Warnings, critical warnings and errors from synthesis and implementation

Created: 2024-08-31 15:12:36

----SYNTHESIS----
WARNING: [Synth 8-7071] port 'locked' of module 'clk_wiz_0' is unconnected for instance 'u_clk' [fpga/rtl/top_vga_basys3.sv:46]
WARNING: [Synth 8-7023] instance 'u_clk' of module 'clk_wiz_0' has 4 connections declared, but only 3 given [fpga/rtl/top_vga_basys3.sv:46]
WARNING: [Synth 8-3848] Net vga_out\.rgb in module/entity vga_timing does not have driver. [rtl/vga_timing.sv:16]
WARNING: [Synth 8-6014] Unused sequential element set_x.inc_reg was removed.  [rtl/MouseCtl.vhd:450]
WARNING: [Synth 8-6014] Unused sequential element set_x.x_inter_reg was removed.  [rtl/MouseCtl.vhd:456]
WARNING: [Synth 8-6014] Unused sequential element set_y.inc_reg was removed.  [rtl/MouseCtl.vhd:514]
WARNING: [Synth 8-6014] Unused sequential element set_y.y_inter_reg was removed.  [rtl/MouseCtl.vhd:520]
WARNING: [Synth 8-689] width (2) of port connection 'dout' does not match port width (24) of module 'delay' [rtl/draw_mouse.sv:21]
WARNING: [Synth 8-689] width (12) of port connection 'xpos_mouse' does not match port width (1) of module 'state_control' [rtl/top_vga.sv:104]
WARNING: [Synth 8-689] width (12) of port connection 'ypos_mouse' does not match port width (1) of module 'state_control' [rtl/top_vga.sv:105]
WARNING: [Synth 8-3848] Net x_pos in module/entity top_vga does not have driver. [rtl/top_vga.sv:97]
WARNING: [Synth 8-3848] Net y_pos in module/entity top_vga does not have driver. [rtl/top_vga.sv:98]
WARNING: [Synth 8-3848] Net ypos_player in module/entity top_vga does not have driver. [rtl/top_vga.sv:107]
WARNING: [Synth 8-3848] Net button_pressed in module/entity top_vga does not have driver. [rtl/top_vga.sv:36]
WARNING: [Synth 8-3848] Net rect2rom_address in module/entity top_vga does not have driver. [rtl/top_vga.sv:40]
WARNING: [Synth 8-7071] port 'xpos' of module 'top_vga' is unconnected for instance 'u_top_vga' [fpga/rtl/top_vga_basys3.sv:81]
WARNING: [Synth 8-7071] port 'ypos' of module 'top_vga' is unconnected for instance 'u_top_vga' [fpga/rtl/top_vga_basys3.sv:81]
WARNING: [Synth 8-7023] instance 'u_top_vga' of module 'top_vga' has 12 connections declared, but only 10 given [fpga/rtl/top_vga_basys3.sv:81]
WARNING: [Synth 8-7129] Port xpos_mouse in module state_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port ypos_mouse in module state_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port ypos_player in module state_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port vga_in\.rgb[11] in module finish_screen is either unconnected or has no load
WARNING: [Synth 8-7129] Port vga_in\.rgb[10] in module finish_screen is either unconnected or has no load
WARNING: [Synth 8-7129] Port vga_in\.rgb[9] in module finish_screen is either unconnected or has no load
WARNING: [Synth 8-7129] Port vga_in\.rgb[8] in module finish_screen is either unconnected or has no load
WARNING: [Synth 8-7129] Port vga_in\.rgb[7] in module finish_screen is either unconnected or has no load
WARNING: [Synth 8-7129] Port vga_in\.rgb[6] in module finish_screen is either unconnected or has no load
WARNING: [Synth 8-7129] Port vga_in\.rgb[5] in module finish_screen is either unconnected or has no load
WARNING: [Synth 8-7129] Port vga_in\.rgb[4] in module finish_screen is either unconnected or has no load
WARNING: [Synth 8-7129] Port vga_in\.rgb[3] in module finish_screen is either unconnected or has no load
WARNING: [Synth 8-7129] Port vga_in\.rgb[2] in module finish_screen is either unconnected or has no load
WARNING: [Synth 8-7129] Port vga_in\.rgb[1] in module finish_screen is either unconnected or has no load
WARNING: [Synth 8-7129] Port vga_in\.rgb[0] in module finish_screen is either unconnected or has no load
WARNING: [Synth 8-7129] Port vga_in\.rgb[11] in module level_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port vga_in\.rgb[10] in module level_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port vga_in\.rgb[9] in module level_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port vga_in\.rgb[8] in module level_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port vga_in\.rgb[7] in module level_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port vga_in\.rgb[6] in module level_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port vga_in\.rgb[5] in module level_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port vga_in\.rgb[4] in module level_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port vga_in\.rgb[3] in module level_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port vga_in\.rgb[2] in module level_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port vga_in\.rgb[1] in module level_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port vga_in\.rgb[0] in module level_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port vga_in\.rgb[11] in module start_screen is either unconnected or has no load
WARNING: [Synth 8-7129] Port vga_in\.rgb[10] in module start_screen is either unconnected or has no load
WARNING: [Synth 8-7129] Port vga_in\.rgb[9] in module start_screen is either unconnected or has no load
WARNING: [Synth 8-7129] Port vga_in\.rgb[8] in module start_screen is either unconnected or has no load
WARNING: [Synth 8-7129] Port vga_in\.rgb[7] in module start_screen is either unconnected or has no load
WARNING: [Synth 8-7129] Port vga_in\.rgb[6] in module start_screen is either unconnected or has no load
WARNING: [Synth 8-7129] Port vga_in\.rgb[5] in module start_screen is either unconnected or has no load
WARNING: [Synth 8-7129] Port vga_in\.rgb[4] in module start_screen is either unconnected or has no load
WARNING: [Synth 8-7129] Port vga_in\.rgb[3] in module start_screen is either unconnected or has no load
WARNING: [Synth 8-7129] Port vga_in\.rgb[2] in module start_screen is either unconnected or has no load
WARNING: [Synth 8-7129] Port vga_in\.rgb[1] in module start_screen is either unconnected or has no load
WARNING: [Synth 8-7129] Port vga_in\.rgb[0] in module start_screen is either unconnected or has no load
WARNING: [Synth 8-7129] Port xpos[11] in module start_game is either unconnected or has no load
WARNING: [Synth 8-7129] Port xpos[10] in module start_game is either unconnected or has no load
WARNING: [Synth 8-7129] Port xpos[9] in module start_game is either unconnected or has no load
WARNING: [Synth 8-7129] Port xpos[8] in module start_game is either unconnected or has no load
WARNING: [Synth 8-7129] Port xpos[7] in module start_game is either unconnected or has no load
WARNING: [Synth 8-7129] Port xpos[6] in module start_game is either unconnected or has no load
WARNING: [Synth 8-7129] Port xpos[5] in module start_game is either unconnected or has no load
WARNING: [Synth 8-7129] Port xpos[4] in module start_game is either unconnected or has no load
WARNING: [Synth 8-7129] Port xpos[3] in module start_game is either unconnected or has no load
WARNING: [Synth 8-7129] Port xpos[2] in module start_game is either unconnected or has no load
WARNING: [Synth 8-7129] Port xpos[1] in module start_game is either unconnected or has no load
WARNING: [Synth 8-7129] Port xpos[0] in module start_game is either unconnected or has no load
WARNING: [Synth 8-7129] Port ypos[11] in module start_game is either unconnected or has no load
WARNING: [Synth 8-7129] Port ypos[10] in module start_game is either unconnected or has no load
WARNING: [Synth 8-7129] Port ypos[9] in module start_game is either unconnected or has no load
WARNING: [Synth 8-7129] Port ypos[8] in module start_game is either unconnected or has no load
WARNING: [Synth 8-7129] Port ypos[7] in module start_game is either unconnected or has no load
WARNING: [Synth 8-7129] Port ypos[6] in module start_game is either unconnected or has no load
WARNING: [Synth 8-7129] Port ypos[5] in module start_game is either unconnected or has no load
WARNING: [Synth 8-7129] Port ypos[4] in module start_game is either unconnected or has no load
WARNING: [Synth 8-7129] Port ypos[3] in module start_game is either unconnected or has no load
WARNING: [Synth 8-7129] Port ypos[2] in module start_game is either unconnected or has no load
WARNING: [Synth 8-7129] Port ypos[1] in module start_game is either unconnected or has no load
WARNING: [Synth 8-7129] Port ypos[0] in module start_game is either unconnected or has no load
WARNING: [Synth 8-7129] Port state[1] in module start_game is either unconnected or has no load
WARNING: [Synth 8-7129] Port state[0] in module start_game is either unconnected or has no load
WARNING: [Synth 8-7129] Port vga_out\.rgb[11] in module vga_timing is either unconnected or has no load
WARNING: [Synth 8-7129] Port vga_out\.rgb[10] in module vga_timing is either unconnected or has no load
WARNING: [Synth 8-7129] Port vga_out\.rgb[9] in module vga_timing is either unconnected or has no load
WARNING: [Synth 8-7129] Port vga_out\.rgb[8] in module vga_timing is either unconnected or has no load
WARNING: [Synth 8-7129] Port vga_out\.rgb[7] in module vga_timing is either unconnected or has no load
WARNING: [Synth 8-7129] Port vga_out\.rgb[6] in module vga_timing is either unconnected or has no load
WARNING: [Synth 8-7129] Port vga_out\.rgb[5] in module vga_timing is either unconnected or has no load
WARNING: [Synth 8-7129] Port vga_out\.rgb[4] in module vga_timing is either unconnected or has no load
WARNING: [Synth 8-7129] Port vga_out\.rgb[3] in module vga_timing is either unconnected or has no load
WARNING: [Synth 8-7129] Port vga_out\.rgb[2] in module vga_timing is either unconnected or has no load
WARNING: [Synth 8-7129] Port vga_out\.rgb[1] in module vga_timing is either unconnected or has no load
WARNING: [Synth 8-7129] Port vga_out\.rgb[0] in module vga_timing is either unconnected or has no load
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port vga_in\.rgb[11] in module level_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port vga_in\.rgb[10] in module level_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port vga_in\.rgb[9] in module level_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port vga_in\.rgb[8] in module level_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port vga_in\.rgb[7] in module level_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port vga_in\.rgb[6] in module level_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port vga_in\.rgb[5] in module level_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port vga_in\.rgb[4] in module level_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port vga_in\.rgb[3] in module level_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port vga_in\.rgb[2] in module level_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port vga_in\.rgb[1] in module level_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port vga_in\.rgb[0] in module level_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port vga_in\.rgb[11] in module start_screen is either unconnected or has no load
WARNING: [Synth 8-7129] Port vga_in\.rgb[10] in module start_screen is either unconnected or has no load
WARNING: [Synth 8-7129] Port vga_in\.rgb[9] in module start_screen is either unconnected or has no load
WARNING: [Synth 8-7129] Port vga_in\.rgb[8] in module start_screen is either unconnected or has no load
WARNING: [Synth 8-7129] Port vga_in\.rgb[7] in module start_screen is either unconnected or has no load
WARNING: [Synth 8-7129] Port vga_in\.rgb[6] in module start_screen is either unconnected or has no load
WARNING: [Synth 8-7129] Port vga_in\.rgb[5] in module start_screen is either unconnected or has no load
WARNING: [Synth 8-7129] Port vga_in\.rgb[4] in module start_screen is either unconnected or has no load
WARNING: [Synth 8-7129] Port vga_in\.rgb[3] in module start_screen is either unconnected or has no load
WARNING: [Synth 8-7129] Port vga_in\.rgb[2] in module start_screen is either unconnected or has no load
WARNING: [Synth 8-7129] Port vga_in\.rgb[1] in module start_screen is either unconnected or has no load
WARNING: [Synth 8-3332] Sequential element (u_top_vga/u_draw_rect_ctl/FSM_sequential_state_reg[1]) is unused and will be removed from module top_vga_basys3.
WARNING: [Synth 8-3332] Sequential element (u_top_vga/u_draw_rect_ctl/FSM_sequential_state_reg[0]) is unused and will be removed from module top_vga_basys3.
WARNING: [Synth 8-3332] Sequential element (u_top_vga/u_draw_player_ctl/FSM_sequential_state_reg[1]) is unused and will be removed from module top_vga_basys3.
WARNING: [Synth 8-3332] Sequential element (u_top_vga/u_draw_player_ctl/FSM_sequential_state_reg[0]) is unused and will be removed from module top_vga_basys3.
WARNING: [Synth 8-3323] Resources of type DSP have been overutilized. Used = 97, Available = 90. Use report_utilization command for details.

----IMPLEMENTATION----
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_vga/u_start_game/u_level_1/rgb_nxt4 input u_top_vga/u_start_game/u_level_1/rgb_nxt4/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_vga/u_start_game/u_level_1/rgb_nxt4 input u_top_vga/u_start_game/u_level_1/rgb_nxt4/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_vga/u_start_game/u_level_1/rgb_nxt4__0 input u_top_vga/u_start_game/u_level_1/rgb_nxt4__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_vga/u_start_game/u_level_1/rgb_nxt4__0 input u_top_vga/u_start_game/u_level_1/rgb_nxt4__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_vga/u_start_game/u_level_1/rgb_nxt4__1 input u_top_vga/u_start_game/u_level_1/rgb_nxt4__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_vga/u_start_game/u_level_1/rgb_nxt4__1 input u_top_vga/u_start_game/u_level_1/rgb_nxt4__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_vga/u_start_game/u_level_1/rgb_nxt4__10 input u_top_vga/u_start_game/u_level_1/rgb_nxt4__10/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_vga/u_start_game/u_level_1/rgb_nxt4__10 input u_top_vga/u_start_game/u_level_1/rgb_nxt4__10/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_vga/u_start_game/u_level_1/rgb_nxt4__11 input u_top_vga/u_start_game/u_level_1/rgb_nxt4__11/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_vga/u_start_game/u_level_1/rgb_nxt4__11 input u_top_vga/u_start_game/u_level_1/rgb_nxt4__11/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_vga/u_start_game/u_level_1/rgb_nxt4__12 input u_top_vga/u_start_game/u_level_1/rgb_nxt4__12/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_vga/u_start_game/u_level_1/rgb_nxt4__12 input u_top_vga/u_start_game/u_level_1/rgb_nxt4__12/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_vga/u_start_game/u_level_1/rgb_nxt4__13 input u_top_vga/u_start_game/u_level_1/rgb_nxt4__13/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_vga/u_start_game/u_level_1/rgb_nxt4__13 input u_top_vga/u_start_game/u_level_1/rgb_nxt4__13/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_vga/u_start_game/u_level_1/rgb_nxt4__14 input u_top_vga/u_start_game/u_level_1/rgb_nxt4__14/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_vga/u_start_game/u_level_1/rgb_nxt4__14 input u_top_vga/u_start_game/u_level_1/rgb_nxt4__14/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_vga/u_start_game/u_level_1/rgb_nxt4__15 input u_top_vga/u_start_game/u_level_1/rgb_nxt4__15/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_vga/u_start_game/u_level_1/rgb_nxt4__15 input u_top_vga/u_start_game/u_level_1/rgb_nxt4__15/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_vga/u_start_game/u_level_1/rgb_nxt4__16 input u_top_vga/u_start_game/u_level_1/rgb_nxt4__16/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_vga/u_start_game/u_level_1/rgb_nxt4__16 input u_top_vga/u_start_game/u_level_1/rgb_nxt4__16/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_vga/u_start_game/u_level_1/rgb_nxt4__17 input u_top_vga/u_start_game/u_level_1/rgb_nxt4__17/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_vga/u_start_game/u_level_1/rgb_nxt4__17 input u_top_vga/u_start_game/u_level_1/rgb_nxt4__17/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_vga/u_start_game/u_level_1/rgb_nxt4__18 input u_top_vga/u_start_game/u_level_1/rgb_nxt4__18/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_vga/u_start_game/u_level_1/rgb_nxt4__18 input u_top_vga/u_start_game/u_level_1/rgb_nxt4__18/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_vga/u_start_game/u_level_1/rgb_nxt4__19 input u_top_vga/u_start_game/u_level_1/rgb_nxt4__19/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_vga/u_start_game/u_level_1/rgb_nxt4__19 input u_top_vga/u_start_game/u_level_1/rgb_nxt4__19/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_vga/u_start_game/u_level_1/rgb_nxt4__2 input u_top_vga/u_start_game/u_level_1/rgb_nxt4__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_vga/u_start_game/u_level_1/rgb_nxt4__2 input u_top_vga/u_start_game/u_level_1/rgb_nxt4__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_vga/u_start_game/u_level_1/rgb_nxt4__20 input u_top_vga/u_start_game/u_level_1/rgb_nxt4__20/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_vga/u_start_game/u_level_1/rgb_nxt4__20 input u_top_vga/u_start_game/u_level_1/rgb_nxt4__20/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_vga/u_start_game/u_level_1/rgb_nxt4__21 input u_top_vga/u_start_game/u_level_1/rgb_nxt4__21/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_vga/u_start_game/u_level_1/rgb_nxt4__21 input u_top_vga/u_start_game/u_level_1/rgb_nxt4__21/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_vga/u_start_game/u_level_1/rgb_nxt4__22 input u_top_vga/u_start_game/u_level_1/rgb_nxt4__22/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_vga/u_start_game/u_level_1/rgb_nxt4__22 input u_top_vga/u_start_game/u_level_1/rgb_nxt4__22/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_vga/u_start_game/u_level_1/rgb_nxt4__23 input u_top_vga/u_start_game/u_level_1/rgb_nxt4__23/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_vga/u_start_game/u_level_1/rgb_nxt4__23 input u_top_vga/u_start_game/u_level_1/rgb_nxt4__23/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_vga/u_start_game/u_level_1/rgb_nxt4__24 input u_top_vga/u_start_game/u_level_1/rgb_nxt4__24/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_vga/u_start_game/u_level_1/rgb_nxt4__24 input u_top_vga/u_start_game/u_level_1/rgb_nxt4__24/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_vga/u_start_game/u_level_1/rgb_nxt4__25 input u_top_vga/u_start_game/u_level_1/rgb_nxt4__25/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_vga/u_start_game/u_level_1/rgb_nxt4__25 input u_top_vga/u_start_game/u_level_1/rgb_nxt4__25/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_vga/u_start_game/u_level_1/rgb_nxt4__26 input u_top_vga/u_start_game/u_level_1/rgb_nxt4__26/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_vga/u_start_game/u_level_1/rgb_nxt4__26 input u_top_vga/u_start_game/u_level_1/rgb_nxt4__26/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_vga/u_start_game/u_level_1/rgb_nxt4__27 input u_top_vga/u_start_game/u_level_1/rgb_nxt4__27/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_vga/u_start_game/u_level_1/rgb_nxt4__27 input u_top_vga/u_start_game/u_level_1/rgb_nxt4__27/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_vga/u_start_game/u_level_1/rgb_nxt4__28 input u_top_vga/u_start_game/u_level_1/rgb_nxt4__28/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_vga/u_start_game/u_level_1/rgb_nxt4__28 input u_top_vga/u_start_game/u_level_1/rgb_nxt4__28/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_vga/u_start_game/u_level_1/rgb_nxt4__3 input u_top_vga/u_start_game/u_level_1/rgb_nxt4__3/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_vga/u_start_game/u_level_1/rgb_nxt4__3 input u_top_vga/u_start_game/u_level_1/rgb_nxt4__3/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_vga/u_start_game/u_level_1/rgb_nxt4__4 input u_top_vga/u_start_game/u_level_1/rgb_nxt4__4/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_vga/u_start_game/u_level_1/rgb_nxt4__4 input u_top_vga/u_start_game/u_level_1/rgb_nxt4__4/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_vga/u_start_game/u_level_1/rgb_nxt4__5 input u_top_vga/u_start_game/u_level_1/rgb_nxt4__5/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_vga/u_start_game/u_level_1/rgb_nxt4__5 input u_top_vga/u_start_game/u_level_1/rgb_nxt4__5/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_vga/u_start_game/u_level_1/rgb_nxt4__6 input u_top_vga/u_start_game/u_level_1/rgb_nxt4__6/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_vga/u_start_game/u_level_1/rgb_nxt4__6 input u_top_vga/u_start_game/u_level_1/rgb_nxt4__6/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_vga/u_start_game/u_level_1/rgb_nxt4__7 input u_top_vga/u_start_game/u_level_1/rgb_nxt4__7/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_vga/u_start_game/u_level_1/rgb_nxt4__7 input u_top_vga/u_start_game/u_level_1/rgb_nxt4__7/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_vga/u_start_game/u_level_1/rgb_nxt4__8 input u_top_vga/u_start_game/u_level_1/rgb_nxt4__8/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_vga/u_start_game/u_level_1/rgb_nxt4__8 input u_top_vga/u_start_game/u_level_1/rgb_nxt4__8/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_vga/u_start_game/u_level_1/rgb_nxt4__9 input u_top_vga/u_start_game/u_level_1/rgb_nxt4__9/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_vga/u_start_game/u_level_1/rgb_nxt4__9 input u_top_vga/u_start_game/u_level_1/rgb_nxt4__9/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_vga/u_start_game/u_level_1/rgb_nxt5 input u_top_vga/u_start_game/u_level_1/rgb_nxt5/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_vga/u_start_game/u_level_1/rgb_nxt5 input u_top_vga/u_start_game/u_level_1/rgb_nxt5/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_vga/u_start_game/u_level_1/rgb_nxt5__0 input u_top_vga/u_start_game/u_level_1/rgb_nxt5__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_vga/u_start_game/u_level_1/rgb_nxt5__0 input u_top_vga/u_start_game/u_level_1/rgb_nxt5__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_vga/u_start_game/u_level_1/rgb_nxt5__1 input u_top_vga/u_start_game/u_level_1/rgb_nxt5__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_vga/u_start_game/u_level_1/rgb_nxt5__1 input u_top_vga/u_start_game/u_level_1/rgb_nxt5__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_vga/u_start_game/u_level_1/rgb_nxt5__10 input u_top_vga/u_start_game/u_level_1/rgb_nxt5__10/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_vga/u_start_game/u_level_1/rgb_nxt5__10 input u_top_vga/u_start_game/u_level_1/rgb_nxt5__10/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_vga/u_start_game/u_level_1/rgb_nxt5__11 input u_top_vga/u_start_game/u_level_1/rgb_nxt5__11/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_vga/u_start_game/u_level_1/rgb_nxt5__11 input u_top_vga/u_start_game/u_level_1/rgb_nxt5__11/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_vga/u_start_game/u_level_1/rgb_nxt5__12 input u_top_vga/u_start_game/u_level_1/rgb_nxt5__12/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_vga/u_start_game/u_level_1/rgb_nxt5__12 input u_top_vga/u_start_game/u_level_1/rgb_nxt5__12/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_vga/u_start_game/u_level_1/rgb_nxt5__13 input u_top_vga/u_start_game/u_level_1/rgb_nxt5__13/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_vga/u_start_game/u_level_1/rgb_nxt5__13 input u_top_vga/u_start_game/u_level_1/rgb_nxt5__13/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_vga/u_start_game/u_level_1/rgb_nxt5__14 input u_top_vga/u_start_game/u_level_1/rgb_nxt5__14/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_vga/u_start_game/u_level_1/rgb_nxt5__14 input u_top_vga/u_start_game/u_level_1/rgb_nxt5__14/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_vga/u_start_game/u_level_1/rgb_nxt5__15 input u_top_vga/u_start_game/u_level_1/rgb_nxt5__15/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_vga/u_start_game/u_level_1/rgb_nxt5__15 input u_top_vga/u_start_game/u_level_1/rgb_nxt5__15/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_vga/u_start_game/u_level_1/rgb_nxt5__16 input u_top_vga/u_start_game/u_level_1/rgb_nxt5__16/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_vga/u_start_game/u_level_1/rgb_nxt5__16 input u_top_vga/u_start_game/u_level_1/rgb_nxt5__16/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_vga/u_start_game/u_level_1/rgb_nxt5__17 input u_top_vga/u_start_game/u_level_1/rgb_nxt5__17/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_vga/u_start_game/u_level_1/rgb_nxt5__17 input u_top_vga/u_start_game/u_level_1/rgb_nxt5__17/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_vga/u_start_game/u_level_1/rgb_nxt5__18 input u_top_vga/u_start_game/u_level_1/rgb_nxt5__18/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_vga/u_start_game/u_level_1/rgb_nxt5__18 input u_top_vga/u_start_game/u_level_1/rgb_nxt5__18/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_vga/u_start_game/u_level_1/rgb_nxt5__19 input u_top_vga/u_start_game/u_level_1/rgb_nxt5__19/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_vga/u_start_game/u_level_1/rgb_nxt5__19 input u_top_vga/u_start_game/u_level_1/rgb_nxt5__19/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_vga/u_start_game/u_level_1/rgb_nxt5__2 input u_top_vga/u_start_game/u_level_1/rgb_nxt5__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_vga/u_start_game/u_level_1/rgb_nxt5__2 input u_top_vga/u_start_game/u_level_1/rgb_nxt5__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_vga/u_start_game/u_level_1/rgb_nxt5__20 input u_top_vga/u_start_game/u_level_1/rgb_nxt5__20/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_vga/u_start_game/u_level_1/rgb_nxt5__20 input u_top_vga/u_start_game/u_level_1/rgb_nxt5__20/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_vga/u_start_game/u_level_1/rgb_nxt5__21 input u_top_vga/u_start_game/u_level_1/rgb_nxt5__21/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_vga/u_start_game/u_level_1/rgb_nxt5__21 input u_top_vga/u_start_game/u_level_1/rgb_nxt5__21/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_vga/u_start_game/u_level_1/rgb_nxt5__22 input u_top_vga/u_start_game/u_level_1/rgb_nxt5__22/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_vga/u_start_game/u_level_1/rgb_nxt5__22 input u_top_vga/u_start_game/u_level_1/rgb_nxt5__22/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_vga/u_start_game/u_level_1/rgb_nxt5__23 input u_top_vga/u_start_game/u_level_1/rgb_nxt5__23/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_vga/u_start_game/u_level_1/rgb_nxt5__23 input u_top_vga/u_start_game/u_level_1/rgb_nxt5__23/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_vga/u_start_game/u_level_1/rgb_nxt5__24 input u_top_vga/u_start_game/u_level_1/rgb_nxt5__24/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_vga/u_start_game/u_level_1/rgb_nxt5__24 input u_top_vga/u_start_game/u_level_1/rgb_nxt5__24/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_vga/u_start_game/u_level_1/rgb_nxt5__25 input u_top_vga/u_start_game/u_level_1/rgb_nxt5__25/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP u_top_vga/u_start_game/u_level_1/rgb_nxt5__25 input u_top_vga/u_start_game/u_level_1/rgb_nxt5__25/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_top_vga/u_start_game/u_level_1/rgb_nxt4 output u_top_vga/u_start_game/u_level_1/rgb_nxt4/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_top_vga/u_start_game/u_level_1/rgb_nxt4__0 output u_top_vga/u_start_game/u_level_1/rgb_nxt4__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_top_vga/u_start_game/u_level_1/rgb_nxt4__1 output u_top_vga/u_start_game/u_level_1/rgb_nxt4__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_top_vga/u_start_game/u_level_1/rgb_nxt4__10 output u_top_vga/u_start_game/u_level_1/rgb_nxt4__10/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_top_vga/u_start_game/u_level_1/rgb_nxt4__11 output u_top_vga/u_start_game/u_level_1/rgb_nxt4__11/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_top_vga/u_start_game/u_level_1/rgb_nxt4__12 output u_top_vga/u_start_game/u_level_1/rgb_nxt4__12/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_top_vga/u_start_game/u_level_1/rgb_nxt4__13 output u_top_vga/u_start_game/u_level_1/rgb_nxt4__13/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_top_vga/u_start_game/u_level_1/rgb_nxt4__14 output u_top_vga/u_start_game/u_level_1/rgb_nxt4__14/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_top_vga/u_start_game/u_level_1/rgb_nxt4__15 output u_top_vga/u_start_game/u_level_1/rgb_nxt4__15/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_top_vga/u_start_game/u_level_1/rgb_nxt4__16 output u_top_vga/u_start_game/u_level_1/rgb_nxt4__16/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_top_vga/u_start_game/u_level_1/rgb_nxt4__17 output u_top_vga/u_start_game/u_level_1/rgb_nxt4__17/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_top_vga/u_start_game/u_level_1/rgb_nxt4__18 output u_top_vga/u_start_game/u_level_1/rgb_nxt4__18/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_top_vga/u_start_game/u_level_1/rgb_nxt4__19 output u_top_vga/u_start_game/u_level_1/rgb_nxt4__19/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_top_vga/u_start_game/u_level_1/rgb_nxt4__2 output u_top_vga/u_start_game/u_level_1/rgb_nxt4__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_top_vga/u_start_game/u_level_1/rgb_nxt4__20 output u_top_vga/u_start_game/u_level_1/rgb_nxt4__20/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_top_vga/u_start_game/u_level_1/rgb_nxt4__21 output u_top_vga/u_start_game/u_level_1/rgb_nxt4__21/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_top_vga/u_start_game/u_level_1/rgb_nxt4__22 output u_top_vga/u_start_game/u_level_1/rgb_nxt4__22/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_top_vga/u_start_game/u_level_1/rgb_nxt4__23 output u_top_vga/u_start_game/u_level_1/rgb_nxt4__23/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_top_vga/u_start_game/u_level_1/rgb_nxt4__24 output u_top_vga/u_start_game/u_level_1/rgb_nxt4__24/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_top_vga/u_start_game/u_level_1/rgb_nxt4__25 output u_top_vga/u_start_game/u_level_1/rgb_nxt4__25/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_top_vga/u_start_game/u_level_1/rgb_nxt4__26 output u_top_vga/u_start_game/u_level_1/rgb_nxt4__26/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_top_vga/u_start_game/u_level_1/rgb_nxt4__27 output u_top_vga/u_start_game/u_level_1/rgb_nxt4__27/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_top_vga/u_start_game/u_level_1/rgb_nxt4__28 output u_top_vga/u_start_game/u_level_1/rgb_nxt4__28/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_top_vga/u_start_game/u_level_1/rgb_nxt4__3 output u_top_vga/u_start_game/u_level_1/rgb_nxt4__3/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_top_vga/u_start_game/u_level_1/rgb_nxt4__4 output u_top_vga/u_start_game/u_level_1/rgb_nxt4__4/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_top_vga/u_start_game/u_level_1/rgb_nxt4__5 output u_top_vga/u_start_game/u_level_1/rgb_nxt4__5/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_top_vga/u_start_game/u_level_1/rgb_nxt4__6 output u_top_vga/u_start_game/u_level_1/rgb_nxt4__6/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_top_vga/u_start_game/u_level_1/rgb_nxt4__7 output u_top_vga/u_start_game/u_level_1/rgb_nxt4__7/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_top_vga/u_start_game/u_level_1/rgb_nxt4__8 output u_top_vga/u_start_game/u_level_1/rgb_nxt4__8/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_top_vga/u_start_game/u_level_1/rgb_nxt4__9 output u_top_vga/u_start_game/u_level_1/rgb_nxt4__9/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_top_vga/u_start_game/u_level_1/rgb_nxt5 output u_top_vga/u_start_game/u_level_1/rgb_nxt5/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_top_vga/u_start_game/u_level_1/rgb_nxt5__0 output u_top_vga/u_start_game/u_level_1/rgb_nxt5__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_top_vga/u_start_game/u_level_1/rgb_nxt5__1 output u_top_vga/u_start_game/u_level_1/rgb_nxt5__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_top_vga/u_start_game/u_level_1/rgb_nxt5__10 output u_top_vga/u_start_game/u_level_1/rgb_nxt5__10/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_top_vga/u_start_game/u_level_1/rgb_nxt5__11 output u_top_vga/u_start_game/u_level_1/rgb_nxt5__11/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_top_vga/u_start_game/u_level_1/rgb_nxt5__12 output u_top_vga/u_start_game/u_level_1/rgb_nxt5__12/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_top_vga/u_start_game/u_level_1/rgb_nxt5__13 output u_top_vga/u_start_game/u_level_1/rgb_nxt5__13/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_top_vga/u_start_game/u_level_1/rgb_nxt5__14 output u_top_vga/u_start_game/u_level_1/rgb_nxt5__14/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_top_vga/u_start_game/u_level_1/rgb_nxt5__15 output u_top_vga/u_start_game/u_level_1/rgb_nxt5__15/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_top_vga/u_start_game/u_level_1/rgb_nxt5__16 output u_top_vga/u_start_game/u_level_1/rgb_nxt5__16/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_top_vga/u_start_game/u_level_1/rgb_nxt5__17 output u_top_vga/u_start_game/u_level_1/rgb_nxt5__17/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_top_vga/u_start_game/u_level_1/rgb_nxt5__18 output u_top_vga/u_start_game/u_level_1/rgb_nxt5__18/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_top_vga/u_start_game/u_level_1/rgb_nxt5__19 output u_top_vga/u_start_game/u_level_1/rgb_nxt5__19/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_top_vga/u_start_game/u_level_1/rgb_nxt5__2 output u_top_vga/u_start_game/u_level_1/rgb_nxt5__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_top_vga/u_start_game/u_level_1/rgb_nxt5__20 output u_top_vga/u_start_game/u_level_1/rgb_nxt5__20/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_top_vga/u_start_game/u_level_1/rgb_nxt5__21 output u_top_vga/u_start_game/u_level_1/rgb_nxt5__21/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_top_vga/u_start_game/u_level_1/rgb_nxt5__22 output u_top_vga/u_start_game/u_level_1/rgb_nxt5__22/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_top_vga/u_start_game/u_level_1/rgb_nxt5__23 output u_top_vga/u_start_game/u_level_1/rgb_nxt5__23/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_top_vga/u_start_game/u_level_1/rgb_nxt5__24 output u_top_vga/u_start_game/u_level_1/rgb_nxt5__24/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_top_vga/u_start_game/u_level_1/rgb_nxt5__25 output u_top_vga/u_start_game/u_level_1/rgb_nxt5__25/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_top_vga/u_start_game/u_level_1/rgb_nxt5__26 output u_top_vga/u_start_game/u_level_1/rgb_nxt5__26/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_top_vga/u_start_game/u_level_1/rgb_nxt5__27 output u_top_vga/u_start_game/u_level_1/rgb_nxt5__27/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_top_vga/u_start_game/u_level_1/rgb_nxt5__28 output u_top_vga/u_start_game/u_level_1/rgb_nxt5__28/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_top_vga/u_start_game/u_level_1/rgb_nxt5__29 output u_top_vga/u_start_game/u_level_1/rgb_nxt5__29/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_top_vga/u_start_game/u_level_1/rgb_nxt5__3 output u_top_vga/u_start_game/u_level_1/rgb_nxt5__3/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_top_vga/u_start_game/u_level_1/rgb_nxt5__30 output u_top_vga/u_start_game/u_level_1/rgb_nxt5__30/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_top_vga/u_start_game/u_level_1/rgb_nxt5__31 output u_top_vga/u_start_game/u_level_1/rgb_nxt5__31/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_top_vga/u_start_game/u_level_1/rgb_nxt5__32 output u_top_vga/u_start_game/u_level_1/rgb_nxt5__32/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_top_vga/u_start_game/u_level_1/rgb_nxt5__33 output u_top_vga/u_start_game/u_level_1/rgb_nxt5__33/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_top_vga/u_start_game/u_level_1/rgb_nxt5__34 output u_top_vga/u_start_game/u_level_1/rgb_nxt5__34/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_top_vga/u_start_game/u_level_1/rgb_nxt5__35 output u_top_vga/u_start_game/u_level_1/rgb_nxt5__35/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_top_vga/u_start_game/u_level_1/rgb_nxt5__36 output u_top_vga/u_start_game/u_level_1/rgb_nxt5__36/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_top_vga/u_start_game/u_level_1/rgb_nxt5__37 output u_top_vga/u_start_game/u_level_1/rgb_nxt5__37/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_top_vga/u_start_game/u_level_1/rgb_nxt5__38 output u_top_vga/u_start_game/u_level_1/rgb_nxt5__38/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_top_vga/u_start_game/u_level_1/rgb_nxt5__4 output u_top_vga/u_start_game/u_level_1/rgb_nxt5__4/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_top_vga/u_start_game/u_level_1/rgb_nxt5__5 output u_top_vga/u_start_game/u_level_1/rgb_nxt5__5/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_top_vga/u_start_game/u_level_1/rgb_nxt5__6 output u_top_vga/u_start_game/u_level_1/rgb_nxt5__6/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_top_vga/u_start_game/u_level_1/rgb_nxt5__7 output u_top_vga/u_start_game/u_level_1/rgb_nxt5__7/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_top_vga/u_start_game/u_level_1/rgb_nxt5__8 output u_top_vga/u_start_game/u_level_1/rgb_nxt5__8/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_top_vga/u_start_game/u_level_1/rgb_nxt5__9 output u_top_vga/u_start_game/u_level_1/rgb_nxt5__9/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_top_vga/u_start_game/u_level_1/rgb_nxt4 multiplier stage u_top_vga/u_start_game/u_level_1/rgb_nxt4/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_top_vga/u_start_game/u_level_1/rgb_nxt4__0 multiplier stage u_top_vga/u_start_game/u_level_1/rgb_nxt4__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_top_vga/u_start_game/u_level_1/rgb_nxt4__1 multiplier stage u_top_vga/u_start_game/u_level_1/rgb_nxt4__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_top_vga/u_start_game/u_level_1/rgb_nxt4__10 multiplier stage u_top_vga/u_start_game/u_level_1/rgb_nxt4__10/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_top_vga/u_start_game/u_level_1/rgb_nxt4__11 multiplier stage u_top_vga/u_start_game/u_level_1/rgb_nxt4__11/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_top_vga/u_start_game/u_level_1/rgb_nxt4__12 multiplier stage u_top_vga/u_start_game/u_level_1/rgb_nxt4__12/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_top_vga/u_start_game/u_level_1/rgb_nxt4__13 multiplier stage u_top_vga/u_start_game/u_level_1/rgb_nxt4__13/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_top_vga/u_start_game/u_level_1/rgb_nxt4__14 multiplier stage u_top_vga/u_start_game/u_level_1/rgb_nxt4__14/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_top_vga/u_start_game/u_level_1/rgb_nxt4__15 multiplier stage u_top_vga/u_start_game/u_level_1/rgb_nxt4__15/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_top_vga/u_start_game/u_level_1/rgb_nxt4__16 multiplier stage u_top_vga/u_start_game/u_level_1/rgb_nxt4__16/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_top_vga/u_start_game/u_level_1/rgb_nxt4__17 multiplier stage u_top_vga/u_start_game/u_level_1/rgb_nxt4__17/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_top_vga/u_start_game/u_level_1/rgb_nxt4__18 multiplier stage u_top_vga/u_start_game/u_level_1/rgb_nxt4__18/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_top_vga/u_start_game/u_level_1/rgb_nxt4__19 multiplier stage u_top_vga/u_start_game/u_level_1/rgb_nxt4__19/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_top_vga/u_start_game/u_level_1/rgb_nxt4__2 multiplier stage u_top_vga/u_start_game/u_level_1/rgb_nxt4__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_top_vga/u_start_game/u_level_1/rgb_nxt4__20 multiplier stage u_top_vga/u_start_game/u_level_1/rgb_nxt4__20/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_top_vga/u_start_game/u_level_1/rgb_nxt4__21 multiplier stage u_top_vga/u_start_game/u_level_1/rgb_nxt4__21/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_top_vga/u_start_game/u_level_1/rgb_nxt4__22 multiplier stage u_top_vga/u_start_game/u_level_1/rgb_nxt4__22/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_top_vga/u_start_game/u_level_1/rgb_nxt4__23 multiplier stage u_top_vga/u_start_game/u_level_1/rgb_nxt4__23/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_top_vga/u_start_game/u_level_1/rgb_nxt4__24 multiplier stage u_top_vga/u_start_game/u_level_1/rgb_nxt4__24/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_top_vga/u_start_game/u_level_1/rgb_nxt4__25 multiplier stage u_top_vga/u_start_game/u_level_1/rgb_nxt4__25/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_top_vga/u_start_game/u_level_1/rgb_nxt4__26 multiplier stage u_top_vga/u_start_game/u_level_1/rgb_nxt4__26/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_top_vga/u_start_game/u_level_1/rgb_nxt4__27 multiplier stage u_top_vga/u_start_game/u_level_1/rgb_nxt4__27/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_top_vga/u_start_game/u_level_1/rgb_nxt4__28 multiplier stage u_top_vga/u_start_game/u_level_1/rgb_nxt4__28/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_top_vga/u_start_game/u_level_1/rgb_nxt4__3 multiplier stage u_top_vga/u_start_game/u_level_1/rgb_nxt4__3/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_top_vga/u_start_game/u_level_1/rgb_nxt4__4 multiplier stage u_top_vga/u_start_game/u_level_1/rgb_nxt4__4/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_top_vga/u_start_game/u_level_1/rgb_nxt4__5 multiplier stage u_top_vga/u_start_game/u_level_1/rgb_nxt4__5/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_top_vga/u_start_game/u_level_1/rgb_nxt4__6 multiplier stage u_top_vga/u_start_game/u_level_1/rgb_nxt4__6/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_top_vga/u_start_game/u_level_1/rgb_nxt4__7 multiplier stage u_top_vga/u_start_game/u_level_1/rgb_nxt4__7/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_top_vga/u_start_game/u_level_1/rgb_nxt4__8 multiplier stage u_top_vga/u_start_game/u_level_1/rgb_nxt4__8/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_top_vga/u_start_game/u_level_1/rgb_nxt4__9 multiplier stage u_top_vga/u_start_game/u_level_1/rgb_nxt4__9/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_top_vga/u_start_game/u_level_1/rgb_nxt5 multiplier stage u_top_vga/u_start_game/u_level_1/rgb_nxt5/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_top_vga/u_start_game/u_level_1/rgb_nxt5__0 multiplier stage u_top_vga/u_start_game/u_level_1/rgb_nxt5__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_top_vga/u_start_game/u_level_1/rgb_nxt5__1 multiplier stage u_top_vga/u_start_game/u_level_1/rgb_nxt5__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_top_vga/u_start_game/u_level_1/rgb_nxt5__10 multiplier stage u_top_vga/u_start_game/u_level_1/rgb_nxt5__10/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_top_vga/u_start_game/u_level_1/rgb_nxt5__11 multiplier stage u_top_vga/u_start_game/u_level_1/rgb_nxt5__11/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_top_vga/u_start_game/u_level_1/rgb_nxt5__12 multiplier stage u_top_vga/u_start_game/u_level_1/rgb_nxt5__12/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_top_vga/u_start_game/u_level_1/rgb_nxt5__13 multiplier stage u_top_vga/u_start_game/u_level_1/rgb_nxt5__13/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_top_vga/u_start_game/u_level_1/rgb_nxt5__14 multiplier stage u_top_vga/u_start_game/u_level_1/rgb_nxt5__14/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_top_vga/u_start_game/u_level_1/rgb_nxt5__15 multiplier stage u_top_vga/u_start_game/u_level_1/rgb_nxt5__15/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_top_vga/u_start_game/u_level_1/rgb_nxt5__16 multiplier stage u_top_vga/u_start_game/u_level_1/rgb_nxt5__16/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_top_vga/u_start_game/u_level_1/rgb_nxt5__17 multiplier stage u_top_vga/u_start_game/u_level_1/rgb_nxt5__17/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_top_vga/u_start_game/u_level_1/rgb_nxt5__18 multiplier stage u_top_vga/u_start_game/u_level_1/rgb_nxt5__18/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_top_vga/u_start_game/u_level_1/rgb_nxt5__19 multiplier stage u_top_vga/u_start_game/u_level_1/rgb_nxt5__19/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_top_vga/u_start_game/u_level_1/rgb_nxt5__2 multiplier stage u_top_vga/u_start_game/u_level_1/rgb_nxt5__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_top_vga/u_start_game/u_level_1/rgb_nxt5__20 multiplier stage u_top_vga/u_start_game/u_level_1/rgb_nxt5__20/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_top_vga/u_start_game/u_level_1/rgb_nxt5__21 multiplier stage u_top_vga/u_start_game/u_level_1/rgb_nxt5__21/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_top_vga/u_start_game/u_level_1/rgb_nxt5__22 multiplier stage u_top_vga/u_start_game/u_level_1/rgb_nxt5__22/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_top_vga/u_start_game/u_level_1/rgb_nxt5__23 multiplier stage u_top_vga/u_start_game/u_level_1/rgb_nxt5__23/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_top_vga/u_start_game/u_level_1/rgb_nxt5__24 multiplier stage u_top_vga/u_start_game/u_level_1/rgb_nxt5__24/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_top_vga/u_start_game/u_level_1/rgb_nxt5__25 multiplier stage u_top_vga/u_start_game/u_level_1/rgb_nxt5__25/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_top_vga/u_start_game/u_level_1/rgb_nxt5__26 multiplier stage u_top_vga/u_start_game/u_level_1/rgb_nxt5__26/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_top_vga/u_start_game/u_level_1/rgb_nxt5__27 multiplier stage u_top_vga/u_start_game/u_level_1/rgb_nxt5__27/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_top_vga/u_start_game/u_level_1/rgb_nxt5__28 multiplier stage u_top_vga/u_start_game/u_level_1/rgb_nxt5__28/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_top_vga/u_start_game/u_level_1/rgb_nxt5__29 multiplier stage u_top_vga/u_start_game/u_level_1/rgb_nxt5__29/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_top_vga/u_start_game/u_level_1/rgb_nxt5__3 multiplier stage u_top_vga/u_start_game/u_level_1/rgb_nxt5__3/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_top_vga/u_start_game/u_level_1/rgb_nxt5__30 multiplier stage u_top_vga/u_start_game/u_level_1/rgb_nxt5__30/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_top_vga/u_start_game/u_level_1/rgb_nxt5__31 multiplier stage u_top_vga/u_start_game/u_level_1/rgb_nxt5__31/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_top_vga/u_start_game/u_level_1/rgb_nxt5__32 multiplier stage u_top_vga/u_start_game/u_level_1/rgb_nxt5__32/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_top_vga/u_start_game/u_level_1/rgb_nxt5__33 multiplier stage u_top_vga/u_start_game/u_level_1/rgb_nxt5__33/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_top_vga/u_start_game/u_level_1/rgb_nxt5__34 multiplier stage u_top_vga/u_start_game/u_level_1/rgb_nxt5__34/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_top_vga/u_start_game/u_level_1/rgb_nxt5__35 multiplier stage u_top_vga/u_start_game/u_level_1/rgb_nxt5__35/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_top_vga/u_start_game/u_level_1/rgb_nxt5__36 multiplier stage u_top_vga/u_start_game/u_level_1/rgb_nxt5__36/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_top_vga/u_start_game/u_level_1/rgb_nxt5__37 multiplier stage u_top_vga/u_start_game/u_level_1/rgb_nxt5__37/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_top_vga/u_start_game/u_level_1/rgb_nxt5__38 multiplier stage u_top_vga/u_start_game/u_level_1/rgb_nxt5__38/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_top_vga/u_start_game/u_level_1/rgb_nxt5__4 multiplier stage u_top_vga/u_start_game/u_level_1/rgb_nxt5__4/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_top_vga/u_start_game/u_level_1/rgb_nxt5__5 multiplier stage u_top_vga/u_start_game/u_level_1/rgb_nxt5__5/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_top_vga/u_start_game/u_level_1/rgb_nxt5__6 multiplier stage u_top_vga/u_start_game/u_level_1/rgb_nxt5__6/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_top_vga/u_start_game/u_level_1/rgb_nxt5__7 multiplier stage u_top_vga/u_start_game/u_level_1/rgb_nxt5__7/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_top_vga/u_start_game/u_level_1/rgb_nxt5__8 multiplier stage u_top_vga/u_start_game/u_level_1/rgb_nxt5__8/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_top_vga/u_start_game/u_level_1/rgb_nxt5__9 multiplier stage u_top_vga/u_start_game/u_level_1/rgb_nxt5__9/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
