##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for Clock_1
		4.2::Critical Path Report for Clock_2
		4.3::Critical Path Report for CyBUS_CLK
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (Clock_1:R vs. Clock_1:R)
		5.2::Critical Path Report for (Clock_2:R vs. Clock_2:R)
		5.3::Critical Path Report for (CyBUS_CLK:R vs. Clock_1:R)
		5.4::Critical Path Report for (CyBUS_CLK:R vs. Clock_2:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 15
Clock: ADC_DelSig_1_Ext_CP_Clk               | N/A                   | Target: 8.00 MHz   | 
Clock: ADC_DelSig_1_Ext_CP_Clk(routed)       | N/A                   | Target: 8.00 MHz   | 
Clock: ADC_DelSig_1_theACLK                  | N/A                   | Target: 2.40 MHz   | 
Clock: ADC_DelSig_1_theACLK(fixed-function)  | N/A                   | Target: 2.40 MHz   | 
Clock: ADC_SAR_2_theACLK                     | N/A                   | Target: 12.00 MHz  | 
Clock: ADC_SAR_2_theACLK(fixed-function)     | N/A                   | Target: 12.00 MHz  | 
Clock: ADC_SAR_V_theACLK                     | N/A                   | Target: 12.00 MHz  | 
Clock: ADC_SAR_V_theACLK(fixed-function)     | N/A                   | Target: 12.00 MHz  | 
Clock: Clock_1                               | Frequency: 44.09 MHz  | Target: 24.00 MHz  | 
Clock: Clock_2                               | Frequency: 41.67 MHz  | Target: 1.00 MHz   | 
Clock: CyBUS_CLK                             | Frequency: 94.21 MHz  | Target: 24.00 MHz  | 
Clock: CyILO                                 | N/A                   | Target: 0.00 MHz   | 
Clock: CyIMO                                 | N/A                   | Target: 3.00 MHz   | 
Clock: CyMASTER_CLK                          | N/A                   | Target: 24.00 MHz  | 
Clock: CyPLL_OUT                             | N/A                   | Target: 24.00 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock  Capture Clock  Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------  -------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
Clock_1       Clock_1        41666.7          18985       N/A              N/A         N/A              N/A         N/A              N/A         
Clock_2       Clock_2        1e+006           976003      N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK     Clock_1        41666.7          31052       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK     Clock_2        41666.7          31867       N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name     Clock to Out  Clock Name:Phase  
------------  ------------  ----------------  
Pin_1(0)_PAD  41168         Clock_1:R         
Pin_1(0)_PAD  36779         CyBUS_CLK:R       
Pin_2(0)_PAD  42038         Clock_1:R         
Pin_2(0)_PAD  37642         CyBUS_CLK:R       
Pin_3(0)_PAD  42182         Clock_2:R         
Pin_3(0)_PAD  35341         CyBUS_CLK:R       
Pin_4(0)_PAD  44273         Clock_2:R         
Pin_4(0)_PAD  37963         CyBUS_CLK:R       
Pin_5(0)_PAD  40987         Clock_2:R         
Pin_5(0)_PAD  36801         CyBUS_CLK:R       
Pin_6(0)_PAD  43086         Clock_2:R         
Pin_6(0)_PAD  38899         CyBUS_CLK:R       


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for Clock_1
*************************************
Clock: Clock_1
Frequency: 44.09 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_BUCK:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_BUCK:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \PWM_BUCK:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 18985p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -5090
--------------------------------------------   ----- 
End-of-path required time (ps)                 36577

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17592
-------------------------------------   ----- 
End-of-path arrival time (ps)           17592
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_BUCK:PWMUDB:sP16:pwmdp:u0\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_BUCK:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell1   2320   2320  18985  RISE       1
\PWM_BUCK:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell2      0   2320  18985  RISE       1
\PWM_BUCK:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell2   2960   5280  18985  RISE       1
\PWM_BUCK:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell1   2602   7882  18985  RISE       1
\PWM_BUCK:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell1   9710  17592  18985  RISE       1
\PWM_BUCK:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell2      0  17592  18985  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_BUCK:PWMUDB:sP16:pwmdp:u1\/clock                      datapathcell2       0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for Clock_2
*************************************
Clock: Clock_2
Frequency: 41.67 MHz | Target: 1.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_UNFOLD_A:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_UNFOLD_A:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \PWM_UNFOLD_A:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 976003p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   1000000
- Setup time                                     -5090
--------------------------------------------   ------- 
End-of-path required time (ps)                  994910

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18907
-------------------------------------   ----- 
End-of-path arrival time (ps)           18907
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_A:PWMUDB:sP16:pwmdp:u0\/clock                  datapathcell3       0      0  RISE       1

Data path
pin name                                       model name     delay     AT   slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_UNFOLD_A:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell3   2320   2320  976003  RISE       1
\PWM_UNFOLD_A:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell4      0   2320  976003  RISE       1
\PWM_UNFOLD_A:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell4   2960   5280  976003  RISE       1
\PWM_UNFOLD_A:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell3   3917   9197  976003  RISE       1
\PWM_UNFOLD_A:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell3   9710  18907  976003  RISE       1
\PWM_UNFOLD_A:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell4      0  18907  976003  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_A:PWMUDB:sP16:pwmdp:u1\/clock                  datapathcell4       0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 94.21 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_BUCK:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7
Path End       : MODIN1_1/main_0
Capture Clock  : MODIN1_1/clock_0
Path slack     : 31052p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#1 vs. Clock_1:R#2)   41667
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7105
-------------------------------------   ---- 
End-of-path arrival time (ps)           7105
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_BUCK:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/busclk          controlcell1        0      0  RISE       1

Data path
pin name                                               model name    delay     AT  slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\PWM_BUCK:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7  controlcell1   2580   2580  31052  RISE       1
MODIN1_1/main_0                                        macrocell2     4525   7105  31052  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell2          0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (Clock_1:R vs. Clock_1:R)
*******************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_BUCK:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_BUCK:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \PWM_BUCK:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 18985p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -5090
--------------------------------------------   ----- 
End-of-path required time (ps)                 36577

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17592
-------------------------------------   ----- 
End-of-path arrival time (ps)           17592
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_BUCK:PWMUDB:sP16:pwmdp:u0\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_BUCK:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell1   2320   2320  18985  RISE       1
\PWM_BUCK:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell2      0   2320  18985  RISE       1
\PWM_BUCK:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell2   2960   5280  18985  RISE       1
\PWM_BUCK:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell1   2602   7882  18985  RISE       1
\PWM_BUCK:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell1   9710  17592  18985  RISE       1
\PWM_BUCK:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell2      0  17592  18985  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_BUCK:PWMUDB:sP16:pwmdp:u1\/clock                      datapathcell2       0      0  RISE       1


5.2::Critical Path Report for (Clock_2:R vs. Clock_2:R)
*******************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_UNFOLD_A:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_UNFOLD_A:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \PWM_UNFOLD_A:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 976003p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   1000000
- Setup time                                     -5090
--------------------------------------------   ------- 
End-of-path required time (ps)                  994910

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18907
-------------------------------------   ----- 
End-of-path arrival time (ps)           18907
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_A:PWMUDB:sP16:pwmdp:u0\/clock                  datapathcell3       0      0  RISE       1

Data path
pin name                                       model name     delay     AT   slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_UNFOLD_A:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell3   2320   2320  976003  RISE       1
\PWM_UNFOLD_A:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell4      0   2320  976003  RISE       1
\PWM_UNFOLD_A:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell4   2960   5280  976003  RISE       1
\PWM_UNFOLD_A:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell3   3917   9197  976003  RISE       1
\PWM_UNFOLD_A:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell3   9710  18907  976003  RISE       1
\PWM_UNFOLD_A:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell4      0  18907  976003  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_A:PWMUDB:sP16:pwmdp:u1\/clock                  datapathcell4       0      0  RISE       1


5.3::Critical Path Report for (CyBUS_CLK:R vs. Clock_1:R)
*********************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_BUCK:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7
Path End       : MODIN1_1/main_0
Capture Clock  : MODIN1_1/clock_0
Path slack     : 31052p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#1 vs. Clock_1:R#2)   41667
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7105
-------------------------------------   ---- 
End-of-path arrival time (ps)           7105
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_BUCK:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/busclk          controlcell1        0      0  RISE       1

Data path
pin name                                               model name    delay     AT  slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\PWM_BUCK:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7  controlcell1   2580   2580  31052  RISE       1
MODIN1_1/main_0                                        macrocell2     4525   7105  31052  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell2          0      0  RISE       1


5.4::Critical Path Report for (CyBUS_CLK:R vs. Clock_2:R)
*********************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_UNFOLD_B:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7
Path End       : \PWM_UNFOLD_B:PWMUDB:db_cnt_1\/main_0
Capture Clock  : \PWM_UNFOLD_B:PWMUDB:db_cnt_1\/clock_0
Path slack     : 31867p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Clock_2:R#2)   41667
- Setup time                                      -3510
-----------------------------------------------   ----- 
End-of-path required time (ps)                    38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6289
-------------------------------------   ---- 
End-of-path arrival time (ps)           6289
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_B:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/busclk      controlcell5        0      0  RISE       1

Data path
pin name                                                   model name    delay     AT  slack  edge  Fanout
---------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\PWM_UNFOLD_B:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7  controlcell5   2580   2580  31867  RISE       1
\PWM_UNFOLD_B:PWMUDB:db_cnt_1\/main_0                      macrocell28    3709   6289  31867  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_B:PWMUDB:db_cnt_1\/clock_0                     macrocell28         0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_BUCK:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_BUCK:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \PWM_BUCK:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 18985p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -5090
--------------------------------------------   ----- 
End-of-path required time (ps)                 36577

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17592
-------------------------------------   ----- 
End-of-path arrival time (ps)           17592
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_BUCK:PWMUDB:sP16:pwmdp:u0\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_BUCK:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell1   2320   2320  18985  RISE       1
\PWM_BUCK:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell2      0   2320  18985  RISE       1
\PWM_BUCK:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell2   2960   5280  18985  RISE       1
\PWM_BUCK:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell1   2602   7882  18985  RISE       1
\PWM_BUCK:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell1   9710  17592  18985  RISE       1
\PWM_BUCK:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell2      0  17592  18985  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_BUCK:PWMUDB:sP16:pwmdp:u1\/clock                      datapathcell2       0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_BUCK:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_BUCK:PWMUDB:sP16:pwmdp:u1\/cs_addr_2
Capture Clock  : \PWM_BUCK:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 22264p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)    41667
- Setup time                                   -11520
--------------------------------------------   ------ 
End-of-path required time (ps)                  30147

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7883
-------------------------------------   ---- 
End-of-path arrival time (ps)           7883
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_BUCK:PWMUDB:sP16:pwmdp:u0\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_BUCK:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell1   2320   2320  18985  RISE       1
\PWM_BUCK:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell2      0   2320  18985  RISE       1
\PWM_BUCK:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell2   2960   5280  18985  RISE       1
\PWM_BUCK:PWMUDB:sP16:pwmdp:u1\/cs_addr_2  datapathcell2   2603   7883  22264  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_BUCK:PWMUDB:sP16:pwmdp:u1\/clock                      datapathcell2       0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_BUCK:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_BUCK:PWMUDB:sP16:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM_BUCK:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 22265p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)    41667
- Setup time                                   -11520
--------------------------------------------   ------ 
End-of-path required time (ps)                  30147

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7882
-------------------------------------   ---- 
End-of-path arrival time (ps)           7882
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_BUCK:PWMUDB:sP16:pwmdp:u0\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_BUCK:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell1   2320   2320  18985  RISE       1
\PWM_BUCK:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell2      0   2320  18985  RISE       1
\PWM_BUCK:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell2   2960   5280  18985  RISE       1
\PWM_BUCK:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell1   2602   7882  22265  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_BUCK:PWMUDB:sP16:pwmdp:u0\/clock                      datapathcell1       0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_BUCK:PWMUDB:runmode_enable\/q
Path End       : \PWM_BUCK:PWMUDB:sP16:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM_BUCK:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 26081p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)    41667
- Setup time                                   -11520
--------------------------------------------   ------ 
End-of-path required time (ps)                  30147

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4066
-------------------------------------   ---- 
End-of-path arrival time (ps)           4066
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_BUCK:PWMUDB:runmode_enable\/clock_0                   macrocell16         0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_BUCK:PWMUDB:runmode_enable\/q         macrocell16     1250   1250  22801  RISE       1
\PWM_BUCK:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell1   2816   4066  26081  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_BUCK:PWMUDB:sP16:pwmdp:u0\/clock                      datapathcell1       0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_BUCK:PWMUDB:runmode_enable\/q
Path End       : \PWM_BUCK:PWMUDB:sP16:pwmdp:u1\/cs_addr_1
Capture Clock  : \PWM_BUCK:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 26092p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)    41667
- Setup time                                   -11520
--------------------------------------------   ------ 
End-of-path required time (ps)                  30147

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4054
-------------------------------------   ---- 
End-of-path arrival time (ps)           4054
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_BUCK:PWMUDB:runmode_enable\/clock_0                   macrocell16         0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_BUCK:PWMUDB:runmode_enable\/q         macrocell16     1250   1250  22801  RISE       1
\PWM_BUCK:PWMUDB:sP16:pwmdp:u1\/cs_addr_1  datapathcell2   2804   4054  26092  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_BUCK:PWMUDB:sP16:pwmdp:u1\/clock                      datapathcell2       0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_BUCK:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : MODIN1_1/main_7
Capture Clock  : MODIN1_1/clock_0
Path slack     : 26318p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11839
-------------------------------------   ----- 
End-of-path arrival time (ps)           11839
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_BUCK:PWMUDB:sP16:pwmdp:u0\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_BUCK:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell1   4140   4140  26318  RISE       1
\PWM_BUCK:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell2      0   4140  26318  RISE       1
\PWM_BUCK:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell2   3040   7180  26318  RISE       1
MODIN1_1/main_7                           macrocell2      4659  11839  26318  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell2          0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_BUCK:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM_BUCK:PWMUDB:db_ph2_run_temp\/main_5
Capture Clock  : \PWM_BUCK:PWMUDB:db_ph2_run_temp\/clock_0
Path slack     : 26322p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11835
-------------------------------------   ----- 
End-of-path arrival time (ps)           11835
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_BUCK:PWMUDB:sP16:pwmdp:u0\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_BUCK:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell1   4140   4140  26318  RISE       1
\PWM_BUCK:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell2      0   4140  26318  RISE       1
\PWM_BUCK:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell2   3040   7180  26318  RISE       1
\PWM_BUCK:PWMUDB:db_ph2_run_temp\/main_5  macrocell12     4655  11835  26322  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_BUCK:PWMUDB:db_ph2_run_temp\/clock_0                  macrocell12         0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_BUCK:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : MODIN1_0/main_7
Capture Clock  : MODIN1_0/clock_0
Path slack     : 26330p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11827
-------------------------------------   ----- 
End-of-path arrival time (ps)           11827
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_BUCK:PWMUDB:sP16:pwmdp:u0\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_BUCK:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell1   4140   4140  26318  RISE       1
\PWM_BUCK:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell2      0   4140  26318  RISE       1
\PWM_BUCK:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell2   3040   7180  26318  RISE       1
MODIN1_0/main_7                           macrocell1      4647  11827  26330  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell1          0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_BUCK:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM_BUCK:PWMUDB:db_ph1_run_temp\/main_5
Capture Clock  : \PWM_BUCK:PWMUDB:db_ph1_run_temp\/clock_0
Path slack     : 26336p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11821
-------------------------------------   ----- 
End-of-path arrival time (ps)           11821
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_BUCK:PWMUDB:sP16:pwmdp:u0\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_BUCK:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell1   4140   4140  26318  RISE       1
\PWM_BUCK:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell2      0   4140  26318  RISE       1
\PWM_BUCK:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell2   3040   7180  26318  RISE       1
\PWM_BUCK:PWMUDB:db_ph1_run_temp\/main_5  macrocell11     4641  11821  26336  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_BUCK:PWMUDB:db_ph1_run_temp\/clock_0                  macrocell11         0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_BUCK:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM_BUCK:PWMUDB:pwm_db_reg\/main_1
Capture Clock  : \PWM_BUCK:PWMUDB:pwm_db_reg\/clock_0
Path slack     : 27713p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10444
-------------------------------------   ----- 
End-of-path arrival time (ps)           10444
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_BUCK:PWMUDB:sP16:pwmdp:u0\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_BUCK:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell1   4140   4140  26318  RISE       1
\PWM_BUCK:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell2      0   4140  26318  RISE       1
\PWM_BUCK:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell2   3040   7180  26318  RISE       1
\PWM_BUCK:PWMUDB:pwm_db_reg\/main_1       macrocell15     3264  10444  27713  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_BUCK:PWMUDB:pwm_db_reg\/clock_0                       macrocell15         0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_BUCK:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM_BUCK:PWMUDB:status_0\/main_0
Capture Clock  : \PWM_BUCK:PWMUDB:status_0\/clock_0
Path slack     : 27714p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10443
-------------------------------------   ----- 
End-of-path arrival time (ps)           10443
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_BUCK:PWMUDB:sP16:pwmdp:u0\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_BUCK:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell1   4140   4140  26318  RISE       1
\PWM_BUCK:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell2      0   4140  26318  RISE       1
\PWM_BUCK:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell2   3040   7180  26318  RISE       1
\PWM_BUCK:PWMUDB:status_0\/main_0         macrocell17     3263  10443  27714  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_BUCK:PWMUDB:status_0\/clock_0                         macrocell17         0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_BUCK:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM_BUCK:PWMUDB:prevCompare1\/main_0
Capture Clock  : \PWM_BUCK:PWMUDB:prevCompare1\/clock_0
Path slack     : 27741p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10415
-------------------------------------   ----- 
End-of-path arrival time (ps)           10415
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_BUCK:PWMUDB:sP16:pwmdp:u0\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_BUCK:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell1   4140   4140  26318  RISE       1
\PWM_BUCK:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell2      0   4140  26318  RISE       1
\PWM_BUCK:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell2   3040   7180  26318  RISE       1
\PWM_BUCK:PWMUDB:prevCompare1\/main_0     macrocell14     3235  10415  27741  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_BUCK:PWMUDB:prevCompare1\/clock_0                     macrocell14         0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_BUCK:PWMUDB:final_kill_reg\/q
Path End       : \PWM_BUCK:PWMUDB:sSTSReg:nrstSts:stsreg\/status_5
Capture Clock  : \PWM_BUCK:PWMUDB:sSTSReg:nrstSts:stsreg\/clock
Path slack     : 30870p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -1570
--------------------------------------------   ----- 
End-of-path required time (ps)                 40097

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9227
-------------------------------------   ---- 
End-of-path arrival time (ps)           9227
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_BUCK:PWMUDB:final_kill_reg\/clock_0                   macrocell13         0      0  RISE       1

Data path
pin name                                           model name    delay     AT  slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  -----  ----  ------
\PWM_BUCK:PWMUDB:final_kill_reg\/q                 macrocell13    1250   1250  30870  RISE       1
\PWM_BUCK:PWMUDB:status_5\/main_0                  macrocell18    2294   3544  30870  RISE       1
\PWM_BUCK:PWMUDB:status_5\/q                       macrocell18    3350   6894  30870  RISE       1
\PWM_BUCK:PWMUDB:sSTSReg:nrstSts:stsreg\/status_5  statusicell1   2333   9227  30870  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_BUCK:PWMUDB:sSTSReg:nrstSts:stsreg\/clock             statusicell1        0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_BUCK:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7
Path End       : MODIN1_1/main_0
Capture Clock  : MODIN1_1/clock_0
Path slack     : 31052p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#1 vs. Clock_1:R#2)   41667
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7105
-------------------------------------   ---- 
End-of-path arrival time (ps)           7105
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_BUCK:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/busclk          controlcell1        0      0  RISE       1

Data path
pin name                                               model name    delay     AT  slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\PWM_BUCK:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7  controlcell1   2580   2580  31052  RISE       1
MODIN1_1/main_0                                        macrocell2     4525   7105  31052  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell2          0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_BUCK:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7
Path End       : \PWM_BUCK:PWMUDB:db_ph1_run_temp\/main_0
Capture Clock  : \PWM_BUCK:PWMUDB:db_ph1_run_temp\/clock_0
Path slack     : 31064p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#1 vs. Clock_1:R#2)   41667
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7093
-------------------------------------   ---- 
End-of-path arrival time (ps)           7093
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_BUCK:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/busclk          controlcell1        0      0  RISE       1

Data path
pin name                                               model name    delay     AT  slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\PWM_BUCK:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7  controlcell1   2580   2580  31052  RISE       1
\PWM_BUCK:PWMUDB:db_ph1_run_temp\/main_0               macrocell11    4513   7093  31064  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_BUCK:PWMUDB:db_ph1_run_temp\/clock_0                  macrocell11         0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_BUCK:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7
Path End       : \PWM_BUCK:PWMUDB:db_ph2_run_temp\/main_0
Capture Clock  : \PWM_BUCK:PWMUDB:db_ph2_run_temp\/clock_0
Path slack     : 31342p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#1 vs. Clock_1:R#2)   41667
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6815
-------------------------------------   ---- 
End-of-path arrival time (ps)           6815
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_BUCK:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/busclk          controlcell1        0      0  RISE       1

Data path
pin name                                               model name    delay     AT  slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\PWM_BUCK:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7  controlcell1   2580   2580  31052  RISE       1
\PWM_BUCK:PWMUDB:db_ph2_run_temp\/main_0               macrocell12    4235   6815  31342  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_BUCK:PWMUDB:db_ph2_run_temp\/clock_0                  macrocell12         0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_BUCK:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7
Path End       : MODIN1_0/main_0
Capture Clock  : MODIN1_0/clock_0
Path slack     : 31353p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#1 vs. Clock_1:R#2)   41667
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6804
-------------------------------------   ---- 
End-of-path arrival time (ps)           6804
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_BUCK:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/busclk          controlcell1        0      0  RISE       1

Data path
pin name                                               model name    delay     AT  slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\PWM_BUCK:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7  controlcell1   2580   2580  31052  RISE       1
MODIN1_0/main_0                                        macrocell1     4224   6804  31353  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell1          0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_BUCK:PWMUDB:pwm_db_reg\/q
Path End       : MODIN1_1/main_1
Capture Clock  : MODIN1_1/clock_0
Path slack     : 31435p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6721
-------------------------------------   ---- 
End-of-path arrival time (ps)           6721
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_BUCK:PWMUDB:pwm_db_reg\/clock_0                       macrocell15         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_BUCK:PWMUDB:pwm_db_reg\/q  macrocell15   1250   1250  31435  RISE       1
MODIN1_1/main_1                 macrocell2    5471   6721  31435  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell2          0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_BUCK:PWMUDB:pwm_db_reg\/q
Path End       : MODIN1_0/main_1
Capture Clock  : MODIN1_0/clock_0
Path slack     : 31444p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6712
-------------------------------------   ---- 
End-of-path arrival time (ps)           6712
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_BUCK:PWMUDB:pwm_db_reg\/clock_0                       macrocell15         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_BUCK:PWMUDB:pwm_db_reg\/q  macrocell15   1250   1250  31435  RISE       1
MODIN1_0/main_1                 macrocell1    5462   6712  31444  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell1          0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_UNFOLD_B:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7
Path End       : \PWM_UNFOLD_B:PWMUDB:db_cnt_1\/main_0
Capture Clock  : \PWM_UNFOLD_B:PWMUDB:db_cnt_1\/clock_0
Path slack     : 31867p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Clock_2:R#2)   41667
- Setup time                                      -3510
-----------------------------------------------   ----- 
End-of-path required time (ps)                    38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6289
-------------------------------------   ---- 
End-of-path arrival time (ps)           6289
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_B:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/busclk      controlcell5        0      0  RISE       1

Data path
pin name                                                   model name    delay     AT  slack  edge  Fanout
---------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\PWM_UNFOLD_B:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7  controlcell5   2580   2580  31867  RISE       1
\PWM_UNFOLD_B:PWMUDB:db_cnt_1\/main_0                      macrocell28    3709   6289  31867  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_B:PWMUDB:db_cnt_1\/clock_0                     macrocell28         0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_BUCK:PWMUDB:pwm_db_reg\/q
Path End       : \PWM_BUCK:PWMUDB:db_ph1_run_temp\/main_1
Capture Clock  : \PWM_BUCK:PWMUDB:db_ph1_run_temp\/clock_0
Path slack     : 32094p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6063
-------------------------------------   ---- 
End-of-path arrival time (ps)           6063
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_BUCK:PWMUDB:pwm_db_reg\/clock_0                       macrocell15         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_BUCK:PWMUDB:pwm_db_reg\/q            macrocell15   1250   1250  31435  RISE       1
\PWM_BUCK:PWMUDB:db_ph1_run_temp\/main_1  macrocell11   4813   6063  32094  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_BUCK:PWMUDB:db_ph1_run_temp\/clock_0                  macrocell11         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_BUCK:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7
Path End       : \PWM_BUCK:PWMUDB:pwm_db_reg\/main_0
Capture Clock  : \PWM_BUCK:PWMUDB:pwm_db_reg\/clock_0
Path slack     : 32117p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#1 vs. Clock_1:R#2)   41667
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6039
-------------------------------------   ---- 
End-of-path arrival time (ps)           6039
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_BUCK:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/busclk          controlcell1        0      0  RISE       1

Data path
pin name                                               model name    delay     AT  slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\PWM_BUCK:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7  controlcell1   2580   2580  31052  RISE       1
\PWM_BUCK:PWMUDB:pwm_db_reg\/main_0                    macrocell15    3459   6039  32117  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_BUCK:PWMUDB:pwm_db_reg\/clock_0                       macrocell15         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_UNFOLD_A:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7
Path End       : MODIN3_1/main_0
Capture Clock  : MODIN3_1/clock_0
Path slack     : 32302p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Clock_2:R#2)   41667
- Setup time                                      -3510
-----------------------------------------------   ----- 
End-of-path required time (ps)                    38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5855
-------------------------------------   ---- 
End-of-path arrival time (ps)           5855
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_A:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/busclk      controlcell3        0      0  RISE       1

Data path
pin name                                                   model name    delay     AT  slack  edge  Fanout
---------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\PWM_UNFOLD_A:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7  controlcell3   2580   2580  32302  RISE       1
MODIN3_1/main_0                                            macrocell4     3275   5855  32302  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN3_1/clock_0                                           macrocell4          0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_UNFOLD_A:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7
Path End       : \PWM_UNFOLD_A:PWMUDB:db_ph2_run_temp\/main_0
Capture Clock  : \PWM_UNFOLD_A:PWMUDB:db_ph2_run_temp\/clock_0
Path slack     : 32304p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Clock_2:R#2)   41667
- Setup time                                      -3510
-----------------------------------------------   ----- 
End-of-path required time (ps)                    38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5853
-------------------------------------   ---- 
End-of-path arrival time (ps)           5853
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_A:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/busclk      controlcell3        0      0  RISE       1

Data path
pin name                                                   model name    delay     AT  slack  edge  Fanout
---------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\PWM_UNFOLD_A:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7  controlcell3   2580   2580  32302  RISE       1
\PWM_UNFOLD_A:PWMUDB:db_ph2_run_temp\/main_0               macrocell20    3273   5853  32304  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_A:PWMUDB:db_ph2_run_temp\/clock_0              macrocell20         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_UNFOLD_A:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7
Path End       : \PWM_UNFOLD_A:PWMUDB:runmode_enable\/main_0
Capture Clock  : \PWM_UNFOLD_A:PWMUDB:runmode_enable\/clock_0
Path slack     : 32304p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Clock_2:R#2)   41667
- Setup time                                      -3510
-----------------------------------------------   ----- 
End-of-path required time (ps)                    38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5853
-------------------------------------   ---- 
End-of-path arrival time (ps)           5853
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_A:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/busclk      controlcell3        0      0  RISE       1

Data path
pin name                                                   model name    delay     AT  slack  edge  Fanout
---------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\PWM_UNFOLD_A:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7  controlcell3   2580   2580  32302  RISE       1
\PWM_UNFOLD_A:PWMUDB:runmode_enable\/main_0                macrocell24    3273   5853  32304  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_A:PWMUDB:runmode_enable\/clock_0               macrocell24         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_UNFOLD_A:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7
Path End       : MODIN3_0/main_0
Capture Clock  : MODIN3_0/clock_0
Path slack     : 32325p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Clock_2:R#2)   41667
- Setup time                                      -3510
-----------------------------------------------   ----- 
End-of-path required time (ps)                    38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5832
-------------------------------------   ---- 
End-of-path arrival time (ps)           5832
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_A:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/busclk      controlcell3        0      0  RISE       1

Data path
pin name                                                   model name    delay     AT  slack  edge  Fanout
---------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\PWM_UNFOLD_A:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7  controlcell3   2580   2580  32302  RISE       1
MODIN3_0/main_0                                            macrocell3     3252   5832  32325  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN3_0/clock_0                                           macrocell3          0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_UNFOLD_A:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7
Path End       : \PWM_UNFOLD_A:PWMUDB:db_ph1_run_temp\/main_0
Capture Clock  : \PWM_UNFOLD_A:PWMUDB:db_ph1_run_temp\/clock_0
Path slack     : 32329p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Clock_2:R#2)   41667
- Setup time                                      -3510
-----------------------------------------------   ----- 
End-of-path required time (ps)                    38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5827
-------------------------------------   ---- 
End-of-path arrival time (ps)           5827
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_A:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/busclk      controlcell3        0      0  RISE       1

Data path
pin name                                                   model name    delay     AT  slack  edge  Fanout
---------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\PWM_UNFOLD_A:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7  controlcell3   2580   2580  32302  RISE       1
\PWM_UNFOLD_A:PWMUDB:db_ph1_run_temp\/main_0               macrocell19    3247   5827  32329  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_A:PWMUDB:db_ph1_run_temp\/clock_0              macrocell19         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_UNFOLD_A:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7
Path End       : \PWM_UNFOLD_A:PWMUDB:pwm_db_reg\/main_0
Capture Clock  : \PWM_UNFOLD_A:PWMUDB:pwm_db_reg\/clock_0
Path slack     : 32329p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Clock_2:R#2)   41667
- Setup time                                      -3510
-----------------------------------------------   ----- 
End-of-path required time (ps)                    38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5827
-------------------------------------   ---- 
End-of-path arrival time (ps)           5827
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_A:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/busclk      controlcell3        0      0  RISE       1

Data path
pin name                                                   model name    delay     AT  slack  edge  Fanout
---------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\PWM_UNFOLD_A:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7  controlcell3   2580   2580  32302  RISE       1
\PWM_UNFOLD_A:PWMUDB:pwm_db_reg\/main_0                    macrocell23    3247   5827  32329  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_A:PWMUDB:pwm_db_reg\/clock_0                   macrocell23         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_BUCK:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7
Path End       : \PWM_BUCK:PWMUDB:runmode_enable\/main_0
Capture Clock  : \PWM_BUCK:PWMUDB:runmode_enable\/clock_0
Path slack     : 32405p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#1 vs. Clock_1:R#2)   41667
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5752
-------------------------------------   ---- 
End-of-path arrival time (ps)           5752
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_BUCK:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/busclk          controlcell1        0      0  RISE       1

Data path
pin name                                               model name    delay     AT  slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\PWM_BUCK:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7  controlcell1   2580   2580  31052  RISE       1
\PWM_BUCK:PWMUDB:runmode_enable\/main_0                macrocell16    3172   5752  32405  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_BUCK:PWMUDB:runmode_enable\/clock_0                   macrocell16         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_BUCK:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_BUCK:PWMUDB:sSTSReg:nrstSts:stsreg\/status_2
Capture Clock  : \PWM_BUCK:PWMUDB:sSTSReg:nrstSts:stsreg\/clock
Path slack     : 32522p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -1570
--------------------------------------------   ----- 
End-of-path required time (ps)                 40097

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7574
-------------------------------------   ---- 
End-of-path arrival time (ps)           7574
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_BUCK:PWMUDB:sP16:pwmdp:u0\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_BUCK:PWMUDB:sP16:pwmdp:u0\/z0                 datapathcell1   2320   2320  18985  RISE       1
\PWM_BUCK:PWMUDB:sP16:pwmdp:u1\/z0i                datapathcell2      0   2320  18985  RISE       1
\PWM_BUCK:PWMUDB:sP16:pwmdp:u1\/z0_comb            datapathcell2   2960   5280  18985  RISE       1
\PWM_BUCK:PWMUDB:sSTSReg:nrstSts:stsreg\/status_2  statusicell1    2294   7574  32522  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_BUCK:PWMUDB:sSTSReg:nrstSts:stsreg\/clock             statusicell1        0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_BUCK:PWMUDB:pwm_db_reg\/q
Path End       : \PWM_BUCK:PWMUDB:db_ph2_run_temp\/main_1
Capture Clock  : \PWM_BUCK:PWMUDB:db_ph2_run_temp\/clock_0
Path slack     : 32607p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5550
-------------------------------------   ---- 
End-of-path arrival time (ps)           5550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_BUCK:PWMUDB:pwm_db_reg\/clock_0                       macrocell15         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_BUCK:PWMUDB:pwm_db_reg\/q            macrocell15   1250   1250  31435  RISE       1
\PWM_BUCK:PWMUDB:db_ph2_run_temp\/main_1  macrocell12   4300   5550  32607  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_BUCK:PWMUDB:db_ph2_run_temp\/clock_0                  macrocell12         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_UNFOLD_B:PWMUDB:sDB3:AsyncCtl:dbctrlreg\/control_0
Path End       : \PWM_UNFOLD_B:PWMUDB:db_cnt_0\/main_4
Capture Clock  : \PWM_UNFOLD_B:PWMUDB:db_cnt_0\/clock_0
Path slack     : 32750p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Clock_2:R#2)   41667
- Setup time                                      -3510
-----------------------------------------------   ----- 
End-of-path required time (ps)                    38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5406
-------------------------------------   ---- 
End-of-path arrival time (ps)           5406
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_B:PWMUDB:sDB3:AsyncCtl:dbctrlreg\/busclk        controlcell6        0      0  RISE       1

Data path
pin name                                                 model name    delay     AT  slack  edge  Fanout
-------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\PWM_UNFOLD_B:PWMUDB:sDB3:AsyncCtl:dbctrlreg\/control_0  controlcell6   2580   2580  32750  RISE       1
\PWM_UNFOLD_B:PWMUDB:db_cnt_0\/main_4                    macrocell27    2826   5406  32750  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_B:PWMUDB:db_cnt_0\/clock_0                     macrocell27         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_UNFOLD_B:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7
Path End       : \PWM_UNFOLD_B:PWMUDB:db_cnt_0\/main_0
Capture Clock  : \PWM_UNFOLD_B:PWMUDB:db_cnt_0\/clock_0
Path slack     : 32920p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Clock_2:R#2)   41667
- Setup time                                      -3510
-----------------------------------------------   ----- 
End-of-path required time (ps)                    38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5237
-------------------------------------   ---- 
End-of-path arrival time (ps)           5237
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_B:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/busclk      controlcell5        0      0  RISE       1

Data path
pin name                                                   model name    delay     AT  slack  edge  Fanout
---------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\PWM_UNFOLD_B:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7  controlcell5   2580   2580  31867  RISE       1
\PWM_UNFOLD_B:PWMUDB:db_cnt_0\/main_0                      macrocell27    2657   5237  32920  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_B:PWMUDB:db_cnt_0\/clock_0                     macrocell27         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_UNFOLD_B:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7
Path End       : \PWM_UNFOLD_B:PWMUDB:pwm_db_reg\/main_0
Capture Clock  : \PWM_UNFOLD_B:PWMUDB:pwm_db_reg\/clock_0
Path slack     : 32920p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Clock_2:R#2)   41667
- Setup time                                      -3510
-----------------------------------------------   ----- 
End-of-path required time (ps)                    38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5237
-------------------------------------   ---- 
End-of-path arrival time (ps)           5237
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_B:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/busclk      controlcell5        0      0  RISE       1

Data path
pin name                                                   model name    delay     AT  slack  edge  Fanout
---------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\PWM_UNFOLD_B:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7  controlcell5   2580   2580  31867  RISE       1
\PWM_UNFOLD_B:PWMUDB:pwm_db_reg\/main_0                    macrocell32    2657   5237  32920  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_B:PWMUDB:pwm_db_reg\/clock_0                   macrocell32         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_UNFOLD_B:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7
Path End       : \PWM_UNFOLD_B:PWMUDB:db_ph1_run_temp\/main_0
Capture Clock  : \PWM_UNFOLD_B:PWMUDB:db_ph1_run_temp\/clock_0
Path slack     : 32929p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Clock_2:R#2)   41667
- Setup time                                      -3510
-----------------------------------------------   ----- 
End-of-path required time (ps)                    38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5227
-------------------------------------   ---- 
End-of-path arrival time (ps)           5227
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_B:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/busclk      controlcell5        0      0  RISE       1

Data path
pin name                                                   model name    delay     AT  slack  edge  Fanout
---------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\PWM_UNFOLD_B:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7  controlcell5   2580   2580  31867  RISE       1
\PWM_UNFOLD_B:PWMUDB:db_ph1_run_temp\/main_0               macrocell29    2647   5227  32929  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_B:PWMUDB:db_ph1_run_temp\/clock_0              macrocell29         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_UNFOLD_B:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7
Path End       : \PWM_UNFOLD_B:PWMUDB:db_ph2_run_temp\/main_0
Capture Clock  : \PWM_UNFOLD_B:PWMUDB:db_ph2_run_temp\/clock_0
Path slack     : 32929p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Clock_2:R#2)   41667
- Setup time                                      -3510
-----------------------------------------------   ----- 
End-of-path required time (ps)                    38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5227
-------------------------------------   ---- 
End-of-path arrival time (ps)           5227
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_B:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/busclk      controlcell5        0      0  RISE       1

Data path
pin name                                                   model name    delay     AT  slack  edge  Fanout
---------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\PWM_UNFOLD_B:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7  controlcell5   2580   2580  31867  RISE       1
\PWM_UNFOLD_B:PWMUDB:db_ph2_run_temp\/main_0               macrocell30    2647   5227  32929  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_B:PWMUDB:db_ph2_run_temp\/clock_0              macrocell30         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_UNFOLD_B:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7
Path End       : \PWM_UNFOLD_B:PWMUDB:runmode_enable\/main_0
Capture Clock  : \PWM_UNFOLD_B:PWMUDB:runmode_enable\/clock_0
Path slack     : 32929p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Clock_2:R#2)   41667
- Setup time                                      -3510
-----------------------------------------------   ----- 
End-of-path required time (ps)                    38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5227
-------------------------------------   ---- 
End-of-path arrival time (ps)           5227
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_B:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/busclk      controlcell5        0      0  RISE       1

Data path
pin name                                                   model name    delay     AT  slack  edge  Fanout
---------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\PWM_UNFOLD_B:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7  controlcell5   2580   2580  31867  RISE       1
\PWM_UNFOLD_B:PWMUDB:runmode_enable\/main_0                macrocell33    2647   5227  32929  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_B:PWMUDB:runmode_enable\/clock_0               macrocell33         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_UNFOLD_A:PWMUDB:sDB3:AsyncCtl:dbctrlreg\/control_0
Path End       : MODIN3_0/main_4
Capture Clock  : MODIN3_0/clock_0
Path slack     : 33265p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Clock_2:R#2)   41667
- Setup time                                      -3510
-----------------------------------------------   ----- 
End-of-path required time (ps)                    38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4892
-------------------------------------   ---- 
End-of-path arrival time (ps)           4892
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_A:PWMUDB:sDB3:AsyncCtl:dbctrlreg\/busclk        controlcell4        0      0  RISE       1

Data path
pin name                                                 model name    delay     AT  slack  edge  Fanout
-------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\PWM_UNFOLD_A:PWMUDB:sDB3:AsyncCtl:dbctrlreg\/control_0  controlcell4   2580   2580  33265  RISE       1
MODIN3_0/main_4                                          macrocell3     2312   4892  33265  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN3_0/clock_0                                           macrocell3          0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_UNFOLD_A:PWMUDB:sDB3:AsyncCtl:dbctrlreg\/control_1
Path End       : MODIN3_1/main_4
Capture Clock  : MODIN3_1/clock_0
Path slack     : 33266p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Clock_2:R#2)   41667
- Setup time                                      -3510
-----------------------------------------------   ----- 
End-of-path required time (ps)                    38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4891
-------------------------------------   ---- 
End-of-path arrival time (ps)           4891
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_A:PWMUDB:sDB3:AsyncCtl:dbctrlreg\/busclk        controlcell4        0      0  RISE       1

Data path
pin name                                                 model name    delay     AT  slack  edge  Fanout
-------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\PWM_UNFOLD_A:PWMUDB:sDB3:AsyncCtl:dbctrlreg\/control_1  controlcell4   2580   2580  33266  RISE       1
MODIN3_1/main_4                                          macrocell4     2311   4891  33266  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN3_1/clock_0                                           macrocell4          0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_BUCK:PWMUDB:sDB3:AsyncCtl:dbctrlreg\/control_1
Path End       : MODIN1_1/main_4
Capture Clock  : MODIN1_1/clock_0
Path slack     : 33325p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#1 vs. Clock_1:R#2)   41667
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4831
-------------------------------------   ---- 
End-of-path arrival time (ps)           4831
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_BUCK:PWMUDB:sDB3:AsyncCtl:dbctrlreg\/busclk            controlcell2        0      0  RISE       1

Data path
pin name                                             model name    delay     AT  slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  -----  ----  ------
\PWM_BUCK:PWMUDB:sDB3:AsyncCtl:dbctrlreg\/control_1  controlcell2   2580   2580  33325  RISE       1
MODIN1_1/main_4                                      macrocell2     2251   4831  33325  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell2          0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_UNFOLD_B:PWMUDB:sDB3:AsyncCtl:dbctrlreg\/control_1
Path End       : \PWM_UNFOLD_B:PWMUDB:db_cnt_1\/main_4
Capture Clock  : \PWM_UNFOLD_B:PWMUDB:db_cnt_1\/clock_0
Path slack     : 33329p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Clock_2:R#2)   41667
- Setup time                                      -3510
-----------------------------------------------   ----- 
End-of-path required time (ps)                    38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4828
-------------------------------------   ---- 
End-of-path arrival time (ps)           4828
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_B:PWMUDB:sDB3:AsyncCtl:dbctrlreg\/busclk        controlcell6        0      0  RISE       1

Data path
pin name                                                 model name    delay     AT  slack  edge  Fanout
-------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\PWM_UNFOLD_B:PWMUDB:sDB3:AsyncCtl:dbctrlreg\/control_1  controlcell6   2580   2580  33329  RISE       1
\PWM_UNFOLD_B:PWMUDB:db_cnt_1\/main_4                    macrocell28    2248   4828  33329  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_B:PWMUDB:db_cnt_1\/clock_0                     macrocell28         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_BUCK:PWMUDB:sDB3:AsyncCtl:dbctrlreg\/control_0
Path End       : MODIN1_0/main_4
Capture Clock  : MODIN1_0/clock_0
Path slack     : 33333p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#1 vs. Clock_1:R#2)   41667
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4824
-------------------------------------   ---- 
End-of-path arrival time (ps)           4824
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_BUCK:PWMUDB:sDB3:AsyncCtl:dbctrlreg\/busclk            controlcell2        0      0  RISE       1

Data path
pin name                                             model name    delay     AT  slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  -----  ----  ------
\PWM_BUCK:PWMUDB:sDB3:AsyncCtl:dbctrlreg\/control_0  controlcell2   2580   2580  33333  RISE       1
MODIN1_0/main_4                                      macrocell1     2244   4824  33333  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell1          0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : \PWM_BUCK:PWMUDB:db_ph1_run_temp\/main_4
Capture Clock  : \PWM_BUCK:PWMUDB:db_ph1_run_temp\/clock_0
Path slack     : 33447p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4709
-------------------------------------   ---- 
End-of-path arrival time (ps)           4709
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell1          0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
MODIN1_0/q                                macrocell1    1250   1250  33447  RISE       1
\PWM_BUCK:PWMUDB:db_ph1_run_temp\/main_4  macrocell11   3459   4709  33447  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_BUCK:PWMUDB:db_ph1_run_temp\/clock_0                  macrocell11         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : \PWM_BUCK:PWMUDB:db_ph2_run_temp\/main_4
Capture Clock  : \PWM_BUCK:PWMUDB:db_ph2_run_temp\/clock_0
Path slack     : 33450p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4707
-------------------------------------   ---- 
End-of-path arrival time (ps)           4707
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell1          0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
MODIN1_0/q                                macrocell1    1250   1250  33447  RISE       1
\PWM_BUCK:PWMUDB:db_ph2_run_temp\/main_4  macrocell12   3457   4707  33450  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_BUCK:PWMUDB:db_ph2_run_temp\/clock_0                  macrocell12         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : MODIN1_1/main_6
Capture Clock  : MODIN1_1/clock_0
Path slack     : 33608p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4549
-------------------------------------   ---- 
End-of-path arrival time (ps)           4549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell1          0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
MODIN1_0/q       macrocell1    1250   1250  33447  RISE       1
MODIN1_1/main_6  macrocell2    3299   4549  33608  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell2          0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : MODIN1_0/main_6
Capture Clock  : MODIN1_0/clock_0
Path slack     : 33620p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4536
-------------------------------------   ---- 
End-of-path arrival time (ps)           4536
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell1          0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
MODIN1_0/q       macrocell1    1250   1250  33447  RISE       1
MODIN1_0/main_6  macrocell1    3286   4536  33620  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell1          0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_1/q
Path End       : \PWM_BUCK:PWMUDB:db_ph1_run_temp\/main_3
Capture Clock  : \PWM_BUCK:PWMUDB:db_ph1_run_temp\/clock_0
Path slack     : 33632p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4525
-------------------------------------   ---- 
End-of-path arrival time (ps)           4525
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell2          0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
MODIN1_1/q                                macrocell2    1250   1250  33632  RISE       1
\PWM_BUCK:PWMUDB:db_ph1_run_temp\/main_3  macrocell11   3275   4525  33632  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_BUCK:PWMUDB:db_ph1_run_temp\/clock_0                  macrocell11         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_1/q
Path End       : MODIN1_0/main_5
Capture Clock  : MODIN1_0/clock_0
Path slack     : 33634p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4523
-------------------------------------   ---- 
End-of-path arrival time (ps)           4523
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell2          0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
MODIN1_1/q       macrocell2    1250   1250  33632  RISE       1
MODIN1_0/main_5  macrocell1    3273   4523  33634  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell1          0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_1/q
Path End       : \PWM_BUCK:PWMUDB:db_ph2_run_temp\/main_3
Capture Clock  : \PWM_BUCK:PWMUDB:db_ph2_run_temp\/clock_0
Path slack     : 33636p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4520
-------------------------------------   ---- 
End-of-path arrival time (ps)           4520
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell2          0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
MODIN1_1/q                                macrocell2    1250   1250  33632  RISE       1
\PWM_BUCK:PWMUDB:db_ph2_run_temp\/main_3  macrocell12   3270   4520  33636  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_BUCK:PWMUDB:db_ph2_run_temp\/clock_0                  macrocell12         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_1/q
Path End       : MODIN1_1/main_5
Capture Clock  : MODIN1_1/clock_0
Path slack     : 33888p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4269
-------------------------------------   ---- 
End-of-path arrival time (ps)           4269
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell2          0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
MODIN1_1/q       macrocell2    1250   1250  33632  RISE       1
MODIN1_1/main_5  macrocell2    3019   4269  33888  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell2          0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_BUCK:PWMUDB:db_ph1_run_temp\/q
Path End       : \PWM_BUCK:PWMUDB:db_ph1_run_temp\/main_2
Capture Clock  : \PWM_BUCK:PWMUDB:db_ph1_run_temp\/clock_0
Path slack     : 33914p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4243
-------------------------------------   ---- 
End-of-path arrival time (ps)           4243
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_BUCK:PWMUDB:db_ph1_run_temp\/clock_0                  macrocell11         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_BUCK:PWMUDB:db_ph1_run_temp\/q       macrocell11   1250   1250  33914  RISE       1
\PWM_BUCK:PWMUDB:db_ph1_run_temp\/main_2  macrocell11   2993   4243  33914  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_BUCK:PWMUDB:db_ph1_run_temp\/clock_0                  macrocell11         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_BUCK:PWMUDB:db_ph1_run_temp\/q
Path End       : MODIN1_1/main_2
Capture Clock  : MODIN1_1/clock_0
Path slack     : 33919p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4238
-------------------------------------   ---- 
End-of-path arrival time (ps)           4238
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_BUCK:PWMUDB:db_ph1_run_temp\/clock_0                  macrocell11         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_BUCK:PWMUDB:db_ph1_run_temp\/q  macrocell11   1250   1250  33914  RISE       1
MODIN1_1/main_2                      macrocell2    2988   4238  33919  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell2          0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_BUCK:PWMUDB:db_ph1_run_temp\/q
Path End       : MODIN1_0/main_2
Capture Clock  : MODIN1_0/clock_0
Path slack     : 34044p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4113
-------------------------------------   ---- 
End-of-path arrival time (ps)           4113
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_BUCK:PWMUDB:db_ph1_run_temp\/clock_0                  macrocell11         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_BUCK:PWMUDB:db_ph1_run_temp\/q  macrocell11   1250   1250  33914  RISE       1
MODIN1_0/main_2                      macrocell1    2863   4113  34044  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell1          0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_BUCK:PWMUDB:db_ph2_run_temp\/q
Path End       : MODIN1_1/main_3
Capture Clock  : MODIN1_1/clock_0
Path slack     : 34072p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4085
-------------------------------------   ---- 
End-of-path arrival time (ps)           4085
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_BUCK:PWMUDB:db_ph2_run_temp\/clock_0                  macrocell12         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_BUCK:PWMUDB:db_ph2_run_temp\/q  macrocell12   1250   1250  34072  RISE       1
MODIN1_1/main_3                      macrocell2    2835   4085  34072  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell2          0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_BUCK:PWMUDB:db_ph2_run_temp\/q
Path End       : \PWM_BUCK:PWMUDB:db_ph2_run_temp\/main_2
Capture Clock  : \PWM_BUCK:PWMUDB:db_ph2_run_temp\/clock_0
Path slack     : 34073p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4084
-------------------------------------   ---- 
End-of-path arrival time (ps)           4084
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_BUCK:PWMUDB:db_ph2_run_temp\/clock_0                  macrocell12         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_BUCK:PWMUDB:db_ph2_run_temp\/q       macrocell12   1250   1250  34072  RISE       1
\PWM_BUCK:PWMUDB:db_ph2_run_temp\/main_2  macrocell12   2834   4084  34073  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_BUCK:PWMUDB:db_ph2_run_temp\/clock_0                  macrocell12         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_BUCK:PWMUDB:db_ph2_run_temp\/q
Path End       : MODIN1_0/main_3
Capture Clock  : MODIN1_0/clock_0
Path slack     : 34075p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4082
-------------------------------------   ---- 
End-of-path arrival time (ps)           4082
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_BUCK:PWMUDB:db_ph2_run_temp\/clock_0                  macrocell12         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_BUCK:PWMUDB:db_ph2_run_temp\/q  macrocell12   1250   1250  34072  RISE       1
MODIN1_0/main_3                      macrocell1    2832   4082  34075  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell1          0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_BUCK:PWMUDB:prevCompare1\/q
Path End       : \PWM_BUCK:PWMUDB:status_0\/main_1
Capture Clock  : \PWM_BUCK:PWMUDB:status_0\/clock_0
Path slack     : 34603p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3553
-------------------------------------   ---- 
End-of-path arrival time (ps)           3553
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_BUCK:PWMUDB:prevCompare1\/clock_0                     macrocell14         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_BUCK:PWMUDB:prevCompare1\/q   macrocell14   1250   1250  34603  RISE       1
\PWM_BUCK:PWMUDB:status_0\/main_1  macrocell17   2303   3553  34603  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_BUCK:PWMUDB:status_0\/clock_0                         macrocell17         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_BUCK:PWMUDB:status_0\/q
Path End       : \PWM_BUCK:PWMUDB:sSTSReg:nrstSts:stsreg\/status_0
Capture Clock  : \PWM_BUCK:PWMUDB:sSTSReg:nrstSts:stsreg\/clock
Path slack     : 36521p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -1570
--------------------------------------------   ----- 
End-of-path required time (ps)                 40097

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3576
-------------------------------------   ---- 
End-of-path arrival time (ps)           3576
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_BUCK:PWMUDB:status_0\/clock_0                         macrocell17         0      0  RISE       1

Data path
pin name                                           model name    delay     AT  slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  -----  ----  ------
\PWM_BUCK:PWMUDB:status_0\/q                       macrocell17    1250   1250  36521  RISE       1
\PWM_BUCK:PWMUDB:sSTSReg:nrstSts:stsreg\/status_0  statusicell1   2326   3576  36521  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_BUCK:PWMUDB:sSTSReg:nrstSts:stsreg\/clock             statusicell1        0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_UNFOLD_A:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_UNFOLD_A:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \PWM_UNFOLD_A:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 976003p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   1000000
- Setup time                                     -5090
--------------------------------------------   ------- 
End-of-path required time (ps)                  994910

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18907
-------------------------------------   ----- 
End-of-path arrival time (ps)           18907
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_A:PWMUDB:sP16:pwmdp:u0\/clock                  datapathcell3       0      0  RISE       1

Data path
pin name                                       model name     delay     AT   slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_UNFOLD_A:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell3   2320   2320  976003  RISE       1
\PWM_UNFOLD_A:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell4      0   2320  976003  RISE       1
\PWM_UNFOLD_A:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell4   2960   5280  976003  RISE       1
\PWM_UNFOLD_A:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell3   3917   9197  976003  RISE       1
\PWM_UNFOLD_A:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell3   9710  18907  976003  RISE       1
\PWM_UNFOLD_A:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell4      0  18907  976003  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_A:PWMUDB:sP16:pwmdp:u1\/clock                  datapathcell4       0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_UNFOLD_B:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_UNFOLD_B:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \PWM_UNFOLD_B:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 976545p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   1000000
- Setup time                                     -5090
--------------------------------------------   ------- 
End-of-path required time (ps)                  994910

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18365
-------------------------------------   ----- 
End-of-path arrival time (ps)           18365
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_B:PWMUDB:sP16:pwmdp:u0\/clock                  datapathcell5       0      0  RISE       1

Data path
pin name                                       model name     delay     AT   slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_UNFOLD_B:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell5   2320   2320  976545  RISE       1
\PWM_UNFOLD_B:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell6      0   2320  976545  RISE       1
\PWM_UNFOLD_B:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell6   2960   5280  976545  RISE       1
\PWM_UNFOLD_B:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell5   3375   8655  976545  RISE       1
\PWM_UNFOLD_B:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell5   9710  18365  976545  RISE       1
\PWM_UNFOLD_B:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell6      0  18365  976545  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_B:PWMUDB:sP16:pwmdp:u1\/clock                  datapathcell6       0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_UNFOLD_A:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_UNFOLD_A:PWMUDB:sP16:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM_UNFOLD_A:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 979283p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   1000000
- Setup time                                    -11520
--------------------------------------------   ------- 
End-of-path required time (ps)                  988480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9197
-------------------------------------   ---- 
End-of-path arrival time (ps)           9197
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_A:PWMUDB:sP16:pwmdp:u0\/clock                  datapathcell3       0      0  RISE       1

Data path
pin name                                       model name     delay     AT   slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_UNFOLD_A:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell3   2320   2320  976003  RISE       1
\PWM_UNFOLD_A:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell4      0   2320  976003  RISE       1
\PWM_UNFOLD_A:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell4   2960   5280  976003  RISE       1
\PWM_UNFOLD_A:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell3   3917   9197  979283  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_A:PWMUDB:sP16:pwmdp:u0\/clock                  datapathcell3       0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_UNFOLD_B:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_UNFOLD_B:PWMUDB:sP16:pwmdp:u1\/cs_addr_2
Capture Clock  : \PWM_UNFOLD_B:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 979440p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   1000000
- Setup time                                    -11520
--------------------------------------------   ------- 
End-of-path required time (ps)                  988480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9040
-------------------------------------   ---- 
End-of-path arrival time (ps)           9040
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_B:PWMUDB:sP16:pwmdp:u0\/clock                  datapathcell5       0      0  RISE       1

Data path
pin name                                       model name     delay     AT   slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_UNFOLD_B:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell5   2320   2320  976545  RISE       1
\PWM_UNFOLD_B:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell6      0   2320  976545  RISE       1
\PWM_UNFOLD_B:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell6   2960   5280  976545  RISE       1
\PWM_UNFOLD_B:PWMUDB:sP16:pwmdp:u1\/cs_addr_2  datapathcell6   3760   9040  979440  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_B:PWMUDB:sP16:pwmdp:u1\/clock                  datapathcell6       0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_UNFOLD_A:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_UNFOLD_A:PWMUDB:sP16:pwmdp:u1\/cs_addr_2
Capture Clock  : \PWM_UNFOLD_A:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 979690p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   1000000
- Setup time                                    -11520
--------------------------------------------   ------- 
End-of-path required time (ps)                  988480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8790
-------------------------------------   ---- 
End-of-path arrival time (ps)           8790
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_A:PWMUDB:sP16:pwmdp:u0\/clock                  datapathcell3       0      0  RISE       1

Data path
pin name                                       model name     delay     AT   slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_UNFOLD_A:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell3   2320   2320  976003  RISE       1
\PWM_UNFOLD_A:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell4      0   2320  976003  RISE       1
\PWM_UNFOLD_A:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell4   2960   5280  976003  RISE       1
\PWM_UNFOLD_A:PWMUDB:sP16:pwmdp:u1\/cs_addr_2  datapathcell4   3510   8790  979690  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_A:PWMUDB:sP16:pwmdp:u1\/clock                  datapathcell4       0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_UNFOLD_B:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_UNFOLD_B:PWMUDB:sP16:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM_UNFOLD_B:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 979825p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   1000000
- Setup time                                    -11520
--------------------------------------------   ------- 
End-of-path required time (ps)                  988480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8655
-------------------------------------   ---- 
End-of-path arrival time (ps)           8655
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_B:PWMUDB:sP16:pwmdp:u0\/clock                  datapathcell5       0      0  RISE       1

Data path
pin name                                       model name     delay     AT   slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_UNFOLD_B:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell5   2320   2320  976545  RISE       1
\PWM_UNFOLD_B:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell6      0   2320  976545  RISE       1
\PWM_UNFOLD_B:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell6   2960   5280  976545  RISE       1
\PWM_UNFOLD_B:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell5   3375   8655  979825  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_B:PWMUDB:sP16:pwmdp:u0\/clock                  datapathcell5       0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_UNFOLD_B:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM_UNFOLD_B:PWMUDB:db_cnt_0\/main_7
Capture Clock  : \PWM_UNFOLD_B:PWMUDB:db_cnt_0\/clock_0
Path slack     : 983651p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12839
-------------------------------------   ----- 
End-of-path arrival time (ps)           12839
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_B:PWMUDB:sP16:pwmdp:u0\/clock                  datapathcell5       0      0  RISE       1

Data path
pin name                                      model name     delay     AT   slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_UNFOLD_B:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell5   4140   4140  983651  RISE       1
\PWM_UNFOLD_B:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell6      0   4140  983651  RISE       1
\PWM_UNFOLD_B:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell6   3040   7180  983651  RISE       1
\PWM_UNFOLD_B:PWMUDB:db_cnt_0\/main_7         macrocell27     5659  12839  983651  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_B:PWMUDB:db_cnt_0\/clock_0                     macrocell27         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_UNFOLD_B:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM_UNFOLD_B:PWMUDB:pwm_db_reg\/main_1
Capture Clock  : \PWM_UNFOLD_B:PWMUDB:pwm_db_reg\/clock_0
Path slack     : 983651p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12839
-------------------------------------   ----- 
End-of-path arrival time (ps)           12839
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_B:PWMUDB:sP16:pwmdp:u0\/clock                  datapathcell5       0      0  RISE       1

Data path
pin name                                      model name     delay     AT   slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_UNFOLD_B:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell5   4140   4140  983651  RISE       1
\PWM_UNFOLD_B:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell6      0   4140  983651  RISE       1
\PWM_UNFOLD_B:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell6   3040   7180  983651  RISE       1
\PWM_UNFOLD_B:PWMUDB:pwm_db_reg\/main_1       macrocell32     5659  12839  983651  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_B:PWMUDB:pwm_db_reg\/clock_0                   macrocell32         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_UNFOLD_A:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM_UNFOLD_A:PWMUDB:db_ph2_run_temp\/main_5
Capture Clock  : \PWM_UNFOLD_A:PWMUDB:db_ph2_run_temp\/clock_0
Path slack     : 983796p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12694
-------------------------------------   ----- 
End-of-path arrival time (ps)           12694
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_A:PWMUDB:sP16:pwmdp:u0\/clock                  datapathcell3       0      0  RISE       1

Data path
pin name                                      model name     delay     AT   slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_UNFOLD_A:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell3   4140   4140  983796  RISE       1
\PWM_UNFOLD_A:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell4      0   4140  983796  RISE       1
\PWM_UNFOLD_A:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell4   3040   7180  983796  RISE       1
\PWM_UNFOLD_A:PWMUDB:db_ph2_run_temp\/main_5  macrocell20     5514  12694  983796  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_A:PWMUDB:db_ph2_run_temp\/clock_0              macrocell20         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_UNFOLD_A:PWMUDB:runmode_enable\/q
Path End       : \PWM_UNFOLD_A:PWMUDB:sP16:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM_UNFOLD_A:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 984146p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   1000000
- Setup time                                    -11520
--------------------------------------------   ------- 
End-of-path required time (ps)                  988480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4334
-------------------------------------   ---- 
End-of-path arrival time (ps)           4334
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_A:PWMUDB:runmode_enable\/clock_0               macrocell24         0      0  RISE       1

Data path
pin name                                       model name     delay     AT   slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_UNFOLD_A:PWMUDB:runmode_enable\/q         macrocell24     1250   1250  980866  RISE       1
\PWM_UNFOLD_A:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell3   3084   4334  984146  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_A:PWMUDB:sP16:pwmdp:u0\/clock                  datapathcell3       0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_UNFOLD_A:PWMUDB:runmode_enable\/q
Path End       : \PWM_UNFOLD_A:PWMUDB:sP16:pwmdp:u1\/cs_addr_1
Capture Clock  : \PWM_UNFOLD_A:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 984147p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   1000000
- Setup time                                    -11520
--------------------------------------------   ------- 
End-of-path required time (ps)                  988480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4333
-------------------------------------   ---- 
End-of-path arrival time (ps)           4333
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_A:PWMUDB:runmode_enable\/clock_0               macrocell24         0      0  RISE       1

Data path
pin name                                       model name     delay     AT   slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_UNFOLD_A:PWMUDB:runmode_enable\/q         macrocell24     1250   1250  980866  RISE       1
\PWM_UNFOLD_A:PWMUDB:sP16:pwmdp:u1\/cs_addr_1  datapathcell4   3083   4333  984147  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_A:PWMUDB:sP16:pwmdp:u1\/clock                  datapathcell4       0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_UNFOLD_B:PWMUDB:runmode_enable\/q
Path End       : \PWM_UNFOLD_B:PWMUDB:sP16:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM_UNFOLD_B:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 984176p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   1000000
- Setup time                                    -11520
--------------------------------------------   ------- 
End-of-path required time (ps)                  988480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4304
-------------------------------------   ---- 
End-of-path arrival time (ps)           4304
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_B:PWMUDB:runmode_enable\/clock_0               macrocell33         0      0  RISE       1

Data path
pin name                                       model name     delay     AT   slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_UNFOLD_B:PWMUDB:runmode_enable\/q         macrocell33     1250   1250  980896  RISE       1
\PWM_UNFOLD_B:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell5   3054   4304  984176  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_B:PWMUDB:sP16:pwmdp:u0\/clock                  datapathcell5       0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_UNFOLD_B:PWMUDB:runmode_enable\/q
Path End       : \PWM_UNFOLD_B:PWMUDB:sP16:pwmdp:u1\/cs_addr_1
Capture Clock  : \PWM_UNFOLD_B:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 984180p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   1000000
- Setup time                                    -11520
--------------------------------------------   ------- 
End-of-path required time (ps)                  988480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4300
-------------------------------------   ---- 
End-of-path arrival time (ps)           4300
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_B:PWMUDB:runmode_enable\/clock_0               macrocell33         0      0  RISE       1

Data path
pin name                                       model name     delay     AT   slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_UNFOLD_B:PWMUDB:runmode_enable\/q         macrocell33     1250   1250  980896  RISE       1
\PWM_UNFOLD_B:PWMUDB:sP16:pwmdp:u1\/cs_addr_1  datapathcell6   3050   4300  984180  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_B:PWMUDB:sP16:pwmdp:u1\/clock                  datapathcell6       0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_UNFOLD_B:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM_UNFOLD_B:PWMUDB:db_ph1_run_temp\/main_5
Capture Clock  : \PWM_UNFOLD_B:PWMUDB:db_ph1_run_temp\/clock_0
Path slack     : 984203p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12287
-------------------------------------   ----- 
End-of-path arrival time (ps)           12287
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_B:PWMUDB:sP16:pwmdp:u0\/clock                  datapathcell5       0      0  RISE       1

Data path
pin name                                      model name     delay     AT   slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_UNFOLD_B:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell5   4140   4140  983651  RISE       1
\PWM_UNFOLD_B:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell6      0   4140  983651  RISE       1
\PWM_UNFOLD_B:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell6   3040   7180  983651  RISE       1
\PWM_UNFOLD_B:PWMUDB:db_ph1_run_temp\/main_5  macrocell29     5107  12287  984203  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_B:PWMUDB:db_ph1_run_temp\/clock_0              macrocell29         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_UNFOLD_B:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM_UNFOLD_B:PWMUDB:db_ph2_run_temp\/main_5
Capture Clock  : \PWM_UNFOLD_B:PWMUDB:db_ph2_run_temp\/clock_0
Path slack     : 984203p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12287
-------------------------------------   ----- 
End-of-path arrival time (ps)           12287
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_B:PWMUDB:sP16:pwmdp:u0\/clock                  datapathcell5       0      0  RISE       1

Data path
pin name                                      model name     delay     AT   slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_UNFOLD_B:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell5   4140   4140  983651  RISE       1
\PWM_UNFOLD_B:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell6      0   4140  983651  RISE       1
\PWM_UNFOLD_B:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell6   3040   7180  983651  RISE       1
\PWM_UNFOLD_B:PWMUDB:db_ph2_run_temp\/main_5  macrocell30     5107  12287  984203  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_B:PWMUDB:db_ph2_run_temp\/clock_0              macrocell30         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_UNFOLD_A:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM_UNFOLD_A:PWMUDB:db_ph1_run_temp\/main_5
Capture Clock  : \PWM_UNFOLD_A:PWMUDB:db_ph1_run_temp\/clock_0
Path slack     : 984353p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12137
-------------------------------------   ----- 
End-of-path arrival time (ps)           12137
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_A:PWMUDB:sP16:pwmdp:u0\/clock                  datapathcell3       0      0  RISE       1

Data path
pin name                                      model name     delay     AT   slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_UNFOLD_A:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell3   4140   4140  983796  RISE       1
\PWM_UNFOLD_A:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell4      0   4140  983796  RISE       1
\PWM_UNFOLD_A:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell4   3040   7180  983796  RISE       1
\PWM_UNFOLD_A:PWMUDB:db_ph1_run_temp\/main_5  macrocell19     4957  12137  984353  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_A:PWMUDB:db_ph1_run_temp\/clock_0              macrocell19         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_UNFOLD_A:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM_UNFOLD_A:PWMUDB:pwm_db_reg\/main_1
Capture Clock  : \PWM_UNFOLD_A:PWMUDB:pwm_db_reg\/clock_0
Path slack     : 984353p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12137
-------------------------------------   ----- 
End-of-path arrival time (ps)           12137
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_A:PWMUDB:sP16:pwmdp:u0\/clock                  datapathcell3       0      0  RISE       1

Data path
pin name                                      model name     delay     AT   slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_UNFOLD_A:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell3   4140   4140  983796  RISE       1
\PWM_UNFOLD_A:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell4      0   4140  983796  RISE       1
\PWM_UNFOLD_A:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell4   3040   7180  983796  RISE       1
\PWM_UNFOLD_A:PWMUDB:pwm_db_reg\/main_1       macrocell23     4957  12137  984353  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_A:PWMUDB:pwm_db_reg\/clock_0                   macrocell23         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_UNFOLD_A:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : MODIN3_0/main_7
Capture Clock  : MODIN3_0/clock_0
Path slack     : 984752p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11738
-------------------------------------   ----- 
End-of-path arrival time (ps)           11738
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_A:PWMUDB:sP16:pwmdp:u0\/clock                  datapathcell3       0      0  RISE       1

Data path
pin name                                      model name     delay     AT   slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_UNFOLD_A:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell3   4140   4140  983796  RISE       1
\PWM_UNFOLD_A:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell4      0   4140  983796  RISE       1
\PWM_UNFOLD_A:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell4   3040   7180  983796  RISE       1
MODIN3_0/main_7                               macrocell3      4558  11738  984752  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN3_0/clock_0                                           macrocell3          0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_UNFOLD_A:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : MODIN3_1/main_7
Capture Clock  : MODIN3_1/clock_0
Path slack     : 984792p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11698
-------------------------------------   ----- 
End-of-path arrival time (ps)           11698
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_A:PWMUDB:sP16:pwmdp:u0\/clock                  datapathcell3       0      0  RISE       1

Data path
pin name                                      model name     delay     AT   slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_UNFOLD_A:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell3   4140   4140  983796  RISE       1
\PWM_UNFOLD_A:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell4      0   4140  983796  RISE       1
\PWM_UNFOLD_A:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell4   3040   7180  983796  RISE       1
MODIN3_1/main_7                               macrocell4      4518  11698  984792  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN3_1/clock_0                                           macrocell4          0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_UNFOLD_B:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM_UNFOLD_B:PWMUDB:db_cnt_1\/main_7
Capture Clock  : \PWM_UNFOLD_B:PWMUDB:db_cnt_1\/clock_0
Path slack     : 986014p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10476
-------------------------------------   ----- 
End-of-path arrival time (ps)           10476
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_B:PWMUDB:sP16:pwmdp:u0\/clock                  datapathcell5       0      0  RISE       1

Data path
pin name                                      model name     delay     AT   slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_UNFOLD_B:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell5   4140   4140  983651  RISE       1
\PWM_UNFOLD_B:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell6      0   4140  983651  RISE       1
\PWM_UNFOLD_B:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell6   3040   7180  983651  RISE       1
\PWM_UNFOLD_B:PWMUDB:db_cnt_1\/main_7         macrocell28     3296  10476  986014  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_B:PWMUDB:db_cnt_1\/clock_0                     macrocell28         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_UNFOLD_B:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM_UNFOLD_B:PWMUDB:prevCompare1\/main_0
Capture Clock  : \PWM_UNFOLD_B:PWMUDB:prevCompare1\/clock_0
Path slack     : 986017p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10473
-------------------------------------   ----- 
End-of-path arrival time (ps)           10473
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_B:PWMUDB:sP16:pwmdp:u0\/clock                  datapathcell5       0      0  RISE       1

Data path
pin name                                      model name     delay     AT   slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_UNFOLD_B:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell5   4140   4140  983651  RISE       1
\PWM_UNFOLD_B:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell6      0   4140  983651  RISE       1
\PWM_UNFOLD_B:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell6   3040   7180  983651  RISE       1
\PWM_UNFOLD_B:PWMUDB:prevCompare1\/main_0     macrocell31     3293  10473  986017  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_B:PWMUDB:prevCompare1\/clock_0                 macrocell31         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_UNFOLD_B:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM_UNFOLD_B:PWMUDB:status_0\/main_0
Capture Clock  : \PWM_UNFOLD_B:PWMUDB:status_0\/clock_0
Path slack     : 986295p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10195
-------------------------------------   ----- 
End-of-path arrival time (ps)           10195
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_B:PWMUDB:sP16:pwmdp:u0\/clock                  datapathcell5       0      0  RISE       1

Data path
pin name                                      model name     delay     AT   slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_UNFOLD_B:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell5   4140   4140  983651  RISE       1
\PWM_UNFOLD_B:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell6      0   4140  983651  RISE       1
\PWM_UNFOLD_B:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell6   3040   7180  983651  RISE       1
\PWM_UNFOLD_B:PWMUDB:status_0\/main_0         macrocell34     3015  10195  986295  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_B:PWMUDB:status_0\/clock_0                     macrocell34         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_UNFOLD_A:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM_UNFOLD_A:PWMUDB:status_0\/main_0
Capture Clock  : \PWM_UNFOLD_A:PWMUDB:status_0\/clock_0
Path slack     : 986488p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10002
-------------------------------------   ----- 
End-of-path arrival time (ps)           10002
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_A:PWMUDB:sP16:pwmdp:u0\/clock                  datapathcell3       0      0  RISE       1

Data path
pin name                                      model name     delay     AT   slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_UNFOLD_A:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell3   4140   4140  983796  RISE       1
\PWM_UNFOLD_A:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell4      0   4140  983796  RISE       1
\PWM_UNFOLD_A:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell4   3040   7180  983796  RISE       1
\PWM_UNFOLD_A:PWMUDB:status_0\/main_0         macrocell25     2822  10002  986488  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_A:PWMUDB:status_0\/clock_0                     macrocell25         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_UNFOLD_A:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM_UNFOLD_A:PWMUDB:prevCompare1\/main_0
Capture Clock  : \PWM_UNFOLD_A:PWMUDB:prevCompare1\/clock_0
Path slack     : 986495p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9995
-------------------------------------   ---- 
End-of-path arrival time (ps)           9995
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_A:PWMUDB:sP16:pwmdp:u0\/clock                  datapathcell3       0      0  RISE       1

Data path
pin name                                      model name     delay     AT   slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_UNFOLD_A:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell3   4140   4140  983796  RISE       1
\PWM_UNFOLD_A:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell4      0   4140  983796  RISE       1
\PWM_UNFOLD_A:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell4   3040   7180  983796  RISE       1
\PWM_UNFOLD_A:PWMUDB:prevCompare1\/main_0     macrocell22     2815   9995  986495  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_A:PWMUDB:prevCompare1\/clock_0                 macrocell22         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_UNFOLD_A:PWMUDB:final_kill_reg\/q
Path End       : \PWM_UNFOLD_A:PWMUDB:sSTSReg:nrstSts:stsreg\/status_5
Capture Clock  : \PWM_UNFOLD_A:PWMUDB:sSTSReg:nrstSts:stsreg\/clock
Path slack     : 988277p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   1000000
- Setup time                                     -1570
--------------------------------------------   ------- 
End-of-path required time (ps)                  998430

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10153
-------------------------------------   ----- 
End-of-path arrival time (ps)           10153
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_A:PWMUDB:final_kill_reg\/clock_0               macrocell21         0      0  RISE       1

Data path
pin name                                               model name    delay     AT   slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\PWM_UNFOLD_A:PWMUDB:final_kill_reg\/q                 macrocell21    1250   1250  988277  RISE       1
\PWM_UNFOLD_A:PWMUDB:status_5\/main_0                  macrocell26    2243   3493  988277  RISE       1
\PWM_UNFOLD_A:PWMUDB:status_5\/q                       macrocell26    3350   6843  988277  RISE       1
\PWM_UNFOLD_A:PWMUDB:sSTSReg:nrstSts:stsreg\/status_5  statusicell2   3309  10153  988277  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_A:PWMUDB:sSTSReg:nrstSts:stsreg\/clock         statusicell2        0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_UNFOLD_A:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_UNFOLD_A:PWMUDB:sSTSReg:nrstSts:stsreg\/status_2
Capture Clock  : \PWM_UNFOLD_A:PWMUDB:sSTSReg:nrstSts:stsreg\/clock
Path slack     : 988683p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   1000000
- Setup time                                     -1570
--------------------------------------------   ------- 
End-of-path required time (ps)                  998430

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9747
-------------------------------------   ---- 
End-of-path arrival time (ps)           9747
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_A:PWMUDB:sP16:pwmdp:u0\/clock                  datapathcell3       0      0  RISE       1

Data path
pin name                                               model name     delay     AT   slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_UNFOLD_A:PWMUDB:sP16:pwmdp:u0\/z0                 datapathcell3   2320   2320  976003  RISE       1
\PWM_UNFOLD_A:PWMUDB:sP16:pwmdp:u1\/z0i                datapathcell4      0   2320  976003  RISE       1
\PWM_UNFOLD_A:PWMUDB:sP16:pwmdp:u1\/z0_comb            datapathcell4   2960   5280  976003  RISE       1
\PWM_UNFOLD_A:PWMUDB:sSTSReg:nrstSts:stsreg\/status_2  statusicell2    4467   9747  988683  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_A:PWMUDB:sSTSReg:nrstSts:stsreg\/clock         statusicell2        0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_UNFOLD_B:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_UNFOLD_B:PWMUDB:sSTSReg:nrstSts:stsreg\/status_2
Capture Clock  : \PWM_UNFOLD_B:PWMUDB:sSTSReg:nrstSts:stsreg\/clock
Path slack     : 988867p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   1000000
- Setup time                                     -1570
--------------------------------------------   ------- 
End-of-path required time (ps)                  998430

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9563
-------------------------------------   ---- 
End-of-path arrival time (ps)           9563
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_B:PWMUDB:sP16:pwmdp:u0\/clock                  datapathcell5       0      0  RISE       1

Data path
pin name                                               model name     delay     AT   slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_UNFOLD_B:PWMUDB:sP16:pwmdp:u0\/z0                 datapathcell5   2320   2320  976545  RISE       1
\PWM_UNFOLD_B:PWMUDB:sP16:pwmdp:u1\/z0i                datapathcell6      0   2320  976545  RISE       1
\PWM_UNFOLD_B:PWMUDB:sP16:pwmdp:u1\/z0_comb            datapathcell6   2960   5280  976545  RISE       1
\PWM_UNFOLD_B:PWMUDB:sSTSReg:nrstSts:stsreg\/status_2  statusicell3    4283   9563  988867  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_B:PWMUDB:sSTSReg:nrstSts:stsreg\/clock         statusicell3        0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_UNFOLD_A:PWMUDB:final_kill_reg\/q
Path End       : \PWM_UNFOLD_B:PWMUDB:sSTSReg:nrstSts:stsreg\/status_5
Capture Clock  : \PWM_UNFOLD_B:PWMUDB:sSTSReg:nrstSts:stsreg\/clock
Path slack     : 989041p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   1000000
- Setup time                                     -1570
--------------------------------------------   ------- 
End-of-path required time (ps)                  998430

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9389
-------------------------------------   ---- 
End-of-path arrival time (ps)           9389
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_A:PWMUDB:final_kill_reg\/clock_0               macrocell21         0      0  RISE       1

Data path
pin name                                               model name    delay     AT   slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\PWM_UNFOLD_A:PWMUDB:final_kill_reg\/q                 macrocell21    1250   1250  988277  RISE       1
\PWM_UNFOLD_A:PWMUDB:status_5\/main_0                  macrocell26    2243   3493  988277  RISE       1
\PWM_UNFOLD_A:PWMUDB:status_5\/q                       macrocell26    3350   6843  988277  RISE       1
\PWM_UNFOLD_B:PWMUDB:sSTSReg:nrstSts:stsreg\/status_5  statusicell3   2546   9389  989041  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_B:PWMUDB:sSTSReg:nrstSts:stsreg\/clock         statusicell3        0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_UNFOLD_B:PWMUDB:db_cnt_1\/q
Path End       : \PWM_UNFOLD_B:PWMUDB:db_cnt_0\/main_5
Capture Clock  : \PWM_UNFOLD_B:PWMUDB:db_cnt_0\/clock_0
Path slack     : 990432p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6058
-------------------------------------   ---- 
End-of-path arrival time (ps)           6058
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_B:PWMUDB:db_cnt_1\/clock_0                     macrocell28         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\PWM_UNFOLD_B:PWMUDB:db_cnt_1\/q       macrocell28   1250   1250  990432  RISE       1
\PWM_UNFOLD_B:PWMUDB:db_cnt_0\/main_5  macrocell27   4808   6058  990432  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_B:PWMUDB:db_cnt_0\/clock_0                     macrocell27         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_UNFOLD_A:PWMUDB:db_ph1_run_temp\/q
Path End       : MODIN3_1/main_2
Capture Clock  : MODIN3_1/clock_0
Path slack     : 990472p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6018
-------------------------------------   ---- 
End-of-path arrival time (ps)           6018
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_A:PWMUDB:db_ph1_run_temp\/clock_0              macrocell19         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\PWM_UNFOLD_A:PWMUDB:db_ph1_run_temp\/q  macrocell19   1250   1250  990472  RISE       1
MODIN3_1/main_2                          macrocell4    4768   6018  990472  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN3_1/clock_0                                           macrocell4          0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_UNFOLD_B:PWMUDB:pwm_db_reg\/q
Path End       : \PWM_UNFOLD_B:PWMUDB:db_cnt_1\/main_1
Capture Clock  : \PWM_UNFOLD_B:PWMUDB:db_cnt_1\/clock_0
Path slack     : 990734p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5756
-------------------------------------   ---- 
End-of-path arrival time (ps)           5756
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_B:PWMUDB:pwm_db_reg\/clock_0                   macrocell32         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\PWM_UNFOLD_B:PWMUDB:pwm_db_reg\/q     macrocell32   1250   1250  990734  RISE       1
\PWM_UNFOLD_B:PWMUDB:db_cnt_1\/main_1  macrocell28   4506   5756  990734  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_B:PWMUDB:db_cnt_1\/clock_0                     macrocell28         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_UNFOLD_B:PWMUDB:db_cnt_1\/q
Path End       : \PWM_UNFOLD_B:PWMUDB:db_ph1_run_temp\/main_3
Capture Clock  : \PWM_UNFOLD_B:PWMUDB:db_ph1_run_temp\/clock_0
Path slack     : 991008p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5482
-------------------------------------   ---- 
End-of-path arrival time (ps)           5482
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_B:PWMUDB:db_cnt_1\/clock_0                     macrocell28         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\PWM_UNFOLD_B:PWMUDB:db_cnt_1\/q              macrocell28   1250   1250  990432  RISE       1
\PWM_UNFOLD_B:PWMUDB:db_ph1_run_temp\/main_3  macrocell29   4232   5482  991008  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_B:PWMUDB:db_ph1_run_temp\/clock_0              macrocell29         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_UNFOLD_B:PWMUDB:db_cnt_1\/q
Path End       : \PWM_UNFOLD_B:PWMUDB:db_ph2_run_temp\/main_3
Capture Clock  : \PWM_UNFOLD_B:PWMUDB:db_ph2_run_temp\/clock_0
Path slack     : 991008p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5482
-------------------------------------   ---- 
End-of-path arrival time (ps)           5482
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_B:PWMUDB:db_cnt_1\/clock_0                     macrocell28         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\PWM_UNFOLD_B:PWMUDB:db_cnt_1\/q              macrocell28   1250   1250  990432  RISE       1
\PWM_UNFOLD_B:PWMUDB:db_ph2_run_temp\/main_3  macrocell30   4232   5482  991008  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_B:PWMUDB:db_ph2_run_temp\/clock_0              macrocell30         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_UNFOLD_A:PWMUDB:db_ph1_run_temp\/q
Path End       : \PWM_UNFOLD_A:PWMUDB:db_ph1_run_temp\/main_2
Capture Clock  : \PWM_UNFOLD_A:PWMUDB:db_ph1_run_temp\/clock_0
Path slack     : 991050p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5440
-------------------------------------   ---- 
End-of-path arrival time (ps)           5440
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_A:PWMUDB:db_ph1_run_temp\/clock_0              macrocell19         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\PWM_UNFOLD_A:PWMUDB:db_ph1_run_temp\/q       macrocell19   1250   1250  990472  RISE       1
\PWM_UNFOLD_A:PWMUDB:db_ph1_run_temp\/main_2  macrocell19   4190   5440  991050  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_A:PWMUDB:db_ph1_run_temp\/clock_0              macrocell19         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_UNFOLD_A:PWMUDB:db_ph1_run_temp\/q
Path End       : MODIN3_0/main_2
Capture Clock  : MODIN3_0/clock_0
Path slack     : 991456p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5034
-------------------------------------   ---- 
End-of-path arrival time (ps)           5034
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_A:PWMUDB:db_ph1_run_temp\/clock_0              macrocell19         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\PWM_UNFOLD_A:PWMUDB:db_ph1_run_temp\/q  macrocell19   1250   1250  990472  RISE       1
MODIN3_0/main_2                          macrocell3    3784   5034  991456  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN3_0/clock_0                                           macrocell3          0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_UNFOLD_B:PWMUDB:db_ph1_run_temp\/q
Path End       : \PWM_UNFOLD_B:PWMUDB:db_cnt_1\/main_2
Capture Clock  : \PWM_UNFOLD_B:PWMUDB:db_cnt_1\/clock_0
Path slack     : 991580p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4910
-------------------------------------   ---- 
End-of-path arrival time (ps)           4910
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_B:PWMUDB:db_ph1_run_temp\/clock_0              macrocell29         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\PWM_UNFOLD_B:PWMUDB:db_ph1_run_temp\/q  macrocell29   1250   1250  991580  RISE       1
\PWM_UNFOLD_B:PWMUDB:db_cnt_1\/main_2    macrocell28   3660   4910  991580  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_B:PWMUDB:db_cnt_1\/clock_0                     macrocell28         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_UNFOLD_B:PWMUDB:db_cnt_0\/q
Path End       : \PWM_UNFOLD_B:PWMUDB:db_cnt_1\/main_6
Capture Clock  : \PWM_UNFOLD_B:PWMUDB:db_cnt_1\/clock_0
Path slack     : 991584p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4906
-------------------------------------   ---- 
End-of-path arrival time (ps)           4906
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_B:PWMUDB:db_cnt_0\/clock_0                     macrocell27         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\PWM_UNFOLD_B:PWMUDB:db_cnt_0\/q       macrocell27   1250   1250  991584  RISE       1
\PWM_UNFOLD_B:PWMUDB:db_cnt_1\/main_6  macrocell28   3656   4906  991584  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_B:PWMUDB:db_cnt_1\/clock_0                     macrocell28         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN3_0/q
Path End       : \PWM_UNFOLD_A:PWMUDB:db_ph1_run_temp\/main_4
Capture Clock  : \PWM_UNFOLD_A:PWMUDB:db_ph1_run_temp\/clock_0
Path slack     : 991658p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4832
-------------------------------------   ---- 
End-of-path arrival time (ps)           4832
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN3_0/clock_0                                           macrocell3          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
MODIN3_0/q                                    macrocell3    1250   1250  991658  RISE       1
\PWM_UNFOLD_A:PWMUDB:db_ph1_run_temp\/main_4  macrocell19   3582   4832  991658  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_A:PWMUDB:db_ph1_run_temp\/clock_0              macrocell19         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN3_0/q
Path End       : \PWM_UNFOLD_A:PWMUDB:db_ph2_run_temp\/main_4
Capture Clock  : \PWM_UNFOLD_A:PWMUDB:db_ph2_run_temp\/clock_0
Path slack     : 991663p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4827
-------------------------------------   ---- 
End-of-path arrival time (ps)           4827
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN3_0/clock_0                                           macrocell3          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
MODIN3_0/q                                    macrocell3    1250   1250  991658  RISE       1
\PWM_UNFOLD_A:PWMUDB:db_ph2_run_temp\/main_4  macrocell20   3577   4827  991663  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_A:PWMUDB:db_ph2_run_temp\/clock_0              macrocell20         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_UNFOLD_B:PWMUDB:db_ph2_run_temp\/q
Path End       : \PWM_UNFOLD_B:PWMUDB:db_cnt_1\/main_3
Capture Clock  : \PWM_UNFOLD_B:PWMUDB:db_cnt_1\/clock_0
Path slack     : 991750p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4740
-------------------------------------   ---- 
End-of-path arrival time (ps)           4740
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_B:PWMUDB:db_ph2_run_temp\/clock_0              macrocell30         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\PWM_UNFOLD_B:PWMUDB:db_ph2_run_temp\/q  macrocell30   1250   1250  991750  RISE       1
\PWM_UNFOLD_B:PWMUDB:db_cnt_1\/main_3    macrocell28   3490   4740  991750  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_B:PWMUDB:db_cnt_1\/clock_0                     macrocell28         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN3_0/q
Path End       : MODIN3_0/main_6
Capture Clock  : MODIN3_0/clock_0
Path slack     : 991812p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4678
-------------------------------------   ---- 
End-of-path arrival time (ps)           4678
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN3_0/clock_0                                           macrocell3          0      0  RISE       1

Data path
pin name         model name   delay     AT   slack  edge  Fanout
---------------  -----------  -----  -----  ------  ----  ------
MODIN3_0/q       macrocell3    1250   1250  991658  RISE       1
MODIN3_0/main_6  macrocell3    3428   4678  991812  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN3_0/clock_0                                           macrocell3          0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN3_0/q
Path End       : MODIN3_1/main_6
Capture Clock  : MODIN3_1/clock_0
Path slack     : 991835p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4655
-------------------------------------   ---- 
End-of-path arrival time (ps)           4655
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN3_0/clock_0                                           macrocell3          0      0  RISE       1

Data path
pin name         model name   delay     AT   slack  edge  Fanout
---------------  -----------  -----  -----  ------  ----  ------
MODIN3_0/q       macrocell3    1250   1250  991658  RISE       1
MODIN3_1/main_6  macrocell4    3405   4655  991835  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN3_1/clock_0                                           macrocell4          0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN3_1/q
Path End       : \PWM_UNFOLD_A:PWMUDB:db_ph1_run_temp\/main_3
Capture Clock  : \PWM_UNFOLD_A:PWMUDB:db_ph1_run_temp\/clock_0
Path slack     : 991863p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4627
-------------------------------------   ---- 
End-of-path arrival time (ps)           4627
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN3_1/clock_0                                           macrocell4          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
MODIN3_1/q                                    macrocell4    1250   1250  991863  RISE       1
\PWM_UNFOLD_A:PWMUDB:db_ph1_run_temp\/main_3  macrocell19   3377   4627  991863  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_A:PWMUDB:db_ph1_run_temp\/clock_0              macrocell19         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN3_1/q
Path End       : MODIN3_0/main_5
Capture Clock  : MODIN3_0/clock_0
Path slack     : 991869p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4621
-------------------------------------   ---- 
End-of-path arrival time (ps)           4621
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN3_1/clock_0                                           macrocell4          0      0  RISE       1

Data path
pin name         model name   delay     AT   slack  edge  Fanout
---------------  -----------  -----  -----  ------  ----  ------
MODIN3_1/q       macrocell4    1250   1250  991863  RISE       1
MODIN3_0/main_5  macrocell3    3371   4621  991869  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN3_0/clock_0                                           macrocell3          0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN3_1/q
Path End       : \PWM_UNFOLD_A:PWMUDB:db_ph2_run_temp\/main_3
Capture Clock  : \PWM_UNFOLD_A:PWMUDB:db_ph2_run_temp\/clock_0
Path slack     : 991874p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4616
-------------------------------------   ---- 
End-of-path arrival time (ps)           4616
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN3_1/clock_0                                           macrocell4          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
MODIN3_1/q                                    macrocell4    1250   1250  991863  RISE       1
\PWM_UNFOLD_A:PWMUDB:db_ph2_run_temp\/main_3  macrocell20   3366   4616  991874  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_A:PWMUDB:db_ph2_run_temp\/clock_0              macrocell20         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_UNFOLD_A:PWMUDB:db_ph2_run_temp\/q
Path End       : MODIN3_1/main_3
Capture Clock  : MODIN3_1/clock_0
Path slack     : 991967p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4523
-------------------------------------   ---- 
End-of-path arrival time (ps)           4523
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_A:PWMUDB:db_ph2_run_temp\/clock_0              macrocell20         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\PWM_UNFOLD_A:PWMUDB:db_ph2_run_temp\/q  macrocell20   1250   1250  991967  RISE       1
MODIN3_1/main_3                          macrocell4    3273   4523  991967  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN3_1/clock_0                                           macrocell4          0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_UNFOLD_A:PWMUDB:db_ph2_run_temp\/q
Path End       : \PWM_UNFOLD_A:PWMUDB:db_ph2_run_temp\/main_2
Capture Clock  : \PWM_UNFOLD_A:PWMUDB:db_ph2_run_temp\/clock_0
Path slack     : 991985p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4505
-------------------------------------   ---- 
End-of-path arrival time (ps)           4505
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_A:PWMUDB:db_ph2_run_temp\/clock_0              macrocell20         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\PWM_UNFOLD_A:PWMUDB:db_ph2_run_temp\/q       macrocell20   1250   1250  991967  RISE       1
\PWM_UNFOLD_A:PWMUDB:db_ph2_run_temp\/main_2  macrocell20   3255   4505  991985  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_A:PWMUDB:db_ph2_run_temp\/clock_0              macrocell20         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_UNFOLD_A:PWMUDB:db_ph2_run_temp\/q
Path End       : MODIN3_0/main_3
Capture Clock  : MODIN3_0/clock_0
Path slack     : 991987p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4503
-------------------------------------   ---- 
End-of-path arrival time (ps)           4503
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_A:PWMUDB:db_ph2_run_temp\/clock_0              macrocell20         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\PWM_UNFOLD_A:PWMUDB:db_ph2_run_temp\/q  macrocell20   1250   1250  991967  RISE       1
MODIN3_0/main_3                          macrocell3    3253   4503  991987  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN3_0/clock_0                                           macrocell3          0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_UNFOLD_A:PWMUDB:pwm_db_reg\/q
Path End       : MODIN3_1/main_1
Capture Clock  : MODIN3_1/clock_0
Path slack     : 991988p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4502
-------------------------------------   ---- 
End-of-path arrival time (ps)           4502
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_A:PWMUDB:pwm_db_reg\/clock_0                   macrocell23         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\PWM_UNFOLD_A:PWMUDB:pwm_db_reg\/q  macrocell23   1250   1250  991988  RISE       1
MODIN3_1/main_1                     macrocell4    3252   4502  991988  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN3_1/clock_0                                           macrocell4          0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_UNFOLD_A:PWMUDB:pwm_db_reg\/q
Path End       : MODIN3_0/main_1
Capture Clock  : MODIN3_0/clock_0
Path slack     : 991988p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4502
-------------------------------------   ---- 
End-of-path arrival time (ps)           4502
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_A:PWMUDB:pwm_db_reg\/clock_0                   macrocell23         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\PWM_UNFOLD_A:PWMUDB:pwm_db_reg\/q  macrocell23   1250   1250  991988  RISE       1
MODIN3_0/main_1                     macrocell3    3252   4502  991988  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN3_0/clock_0                                           macrocell3          0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_UNFOLD_A:PWMUDB:pwm_db_reg\/q
Path End       : \PWM_UNFOLD_A:PWMUDB:db_ph1_run_temp\/main_1
Capture Clock  : \PWM_UNFOLD_A:PWMUDB:db_ph1_run_temp\/clock_0
Path slack     : 992023p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4467
-------------------------------------   ---- 
End-of-path arrival time (ps)           4467
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_A:PWMUDB:pwm_db_reg\/clock_0                   macrocell23         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\PWM_UNFOLD_A:PWMUDB:pwm_db_reg\/q            macrocell23   1250   1250  991988  RISE       1
\PWM_UNFOLD_A:PWMUDB:db_ph1_run_temp\/main_1  macrocell19   3217   4467  992023  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_A:PWMUDB:db_ph1_run_temp\/clock_0              macrocell19         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_UNFOLD_A:PWMUDB:pwm_db_reg\/q
Path End       : \PWM_UNFOLD_A:PWMUDB:db_ph2_run_temp\/main_1
Capture Clock  : \PWM_UNFOLD_A:PWMUDB:db_ph2_run_temp\/clock_0
Path slack     : 992024p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4466
-------------------------------------   ---- 
End-of-path arrival time (ps)           4466
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_A:PWMUDB:pwm_db_reg\/clock_0                   macrocell23         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\PWM_UNFOLD_A:PWMUDB:pwm_db_reg\/q            macrocell23   1250   1250  991988  RISE       1
\PWM_UNFOLD_A:PWMUDB:db_ph2_run_temp\/main_1  macrocell20   3216   4466  992024  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_A:PWMUDB:db_ph2_run_temp\/clock_0              macrocell20         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN3_1/q
Path End       : MODIN3_1/main_5
Capture Clock  : MODIN3_1/clock_0
Path slack     : 992151p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4339
-------------------------------------   ---- 
End-of-path arrival time (ps)           4339
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN3_1/clock_0                                           macrocell4          0      0  RISE       1

Data path
pin name         model name   delay     AT   slack  edge  Fanout
---------------  -----------  -----  -----  ------  ----  ------
MODIN3_1/q       macrocell4    1250   1250  991863  RISE       1
MODIN3_1/main_5  macrocell4    3089   4339  992151  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN3_1/clock_0                                           macrocell4          0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_UNFOLD_B:PWMUDB:db_cnt_0\/q
Path End       : \PWM_UNFOLD_B:PWMUDB:db_ph1_run_temp\/main_4
Capture Clock  : \PWM_UNFOLD_B:PWMUDB:db_ph1_run_temp\/clock_0
Path slack     : 992455p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4035
-------------------------------------   ---- 
End-of-path arrival time (ps)           4035
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_B:PWMUDB:db_cnt_0\/clock_0                     macrocell27         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\PWM_UNFOLD_B:PWMUDB:db_cnt_0\/q              macrocell27   1250   1250  991584  RISE       1
\PWM_UNFOLD_B:PWMUDB:db_ph1_run_temp\/main_4  macrocell29   2785   4035  992455  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_B:PWMUDB:db_ph1_run_temp\/clock_0              macrocell29         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_UNFOLD_B:PWMUDB:db_cnt_0\/q
Path End       : \PWM_UNFOLD_B:PWMUDB:db_ph2_run_temp\/main_4
Capture Clock  : \PWM_UNFOLD_B:PWMUDB:db_ph2_run_temp\/clock_0
Path slack     : 992455p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4035
-------------------------------------   ---- 
End-of-path arrival time (ps)           4035
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_B:PWMUDB:db_cnt_0\/clock_0                     macrocell27         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\PWM_UNFOLD_B:PWMUDB:db_cnt_0\/q              macrocell27   1250   1250  991584  RISE       1
\PWM_UNFOLD_B:PWMUDB:db_ph2_run_temp\/main_4  macrocell30   2785   4035  992455  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_B:PWMUDB:db_ph2_run_temp\/clock_0              macrocell30         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_UNFOLD_B:PWMUDB:db_cnt_0\/q
Path End       : \PWM_UNFOLD_B:PWMUDB:db_cnt_0\/main_6
Capture Clock  : \PWM_UNFOLD_B:PWMUDB:db_cnt_0\/clock_0
Path slack     : 992458p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4032
-------------------------------------   ---- 
End-of-path arrival time (ps)           4032
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_B:PWMUDB:db_cnt_0\/clock_0                     macrocell27         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\PWM_UNFOLD_B:PWMUDB:db_cnt_0\/q       macrocell27   1250   1250  991584  RISE       1
\PWM_UNFOLD_B:PWMUDB:db_cnt_0\/main_6  macrocell27   2782   4032  992458  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_B:PWMUDB:db_cnt_0\/clock_0                     macrocell27         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_UNFOLD_B:PWMUDB:pwm_db_reg\/q
Path End       : \PWM_UNFOLD_B:PWMUDB:db_cnt_0\/main_1
Capture Clock  : \PWM_UNFOLD_B:PWMUDB:db_cnt_0\/clock_0
Path slack     : 992459p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4031
-------------------------------------   ---- 
End-of-path arrival time (ps)           4031
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_B:PWMUDB:pwm_db_reg\/clock_0                   macrocell32         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\PWM_UNFOLD_B:PWMUDB:pwm_db_reg\/q     macrocell32   1250   1250  990734  RISE       1
\PWM_UNFOLD_B:PWMUDB:db_cnt_0\/main_1  macrocell27   2781   4031  992459  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_B:PWMUDB:db_cnt_0\/clock_0                     macrocell27         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_UNFOLD_B:PWMUDB:pwm_db_reg\/q
Path End       : \PWM_UNFOLD_B:PWMUDB:db_ph1_run_temp\/main_1
Capture Clock  : \PWM_UNFOLD_B:PWMUDB:db_ph1_run_temp\/clock_0
Path slack     : 992467p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4023
-------------------------------------   ---- 
End-of-path arrival time (ps)           4023
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_B:PWMUDB:pwm_db_reg\/clock_0                   macrocell32         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\PWM_UNFOLD_B:PWMUDB:pwm_db_reg\/q            macrocell32   1250   1250  990734  RISE       1
\PWM_UNFOLD_B:PWMUDB:db_ph1_run_temp\/main_1  macrocell29   2773   4023  992467  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_B:PWMUDB:db_ph1_run_temp\/clock_0              macrocell29         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_UNFOLD_B:PWMUDB:pwm_db_reg\/q
Path End       : \PWM_UNFOLD_B:PWMUDB:db_ph2_run_temp\/main_1
Capture Clock  : \PWM_UNFOLD_B:PWMUDB:db_ph2_run_temp\/clock_0
Path slack     : 992467p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4023
-------------------------------------   ---- 
End-of-path arrival time (ps)           4023
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_B:PWMUDB:pwm_db_reg\/clock_0                   macrocell32         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\PWM_UNFOLD_B:PWMUDB:pwm_db_reg\/q            macrocell32   1250   1250  990734  RISE       1
\PWM_UNFOLD_B:PWMUDB:db_ph2_run_temp\/main_1  macrocell30   2773   4023  992467  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_B:PWMUDB:db_ph2_run_temp\/clock_0              macrocell30         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_UNFOLD_B:PWMUDB:db_ph2_run_temp\/q
Path End       : \PWM_UNFOLD_B:PWMUDB:db_ph2_run_temp\/main_2
Capture Clock  : \PWM_UNFOLD_B:PWMUDB:db_ph2_run_temp\/clock_0
Path slack     : 992630p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3860
-------------------------------------   ---- 
End-of-path arrival time (ps)           3860
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_B:PWMUDB:db_ph2_run_temp\/clock_0              macrocell30         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\PWM_UNFOLD_B:PWMUDB:db_ph2_run_temp\/q       macrocell30   1250   1250  991750  RISE       1
\PWM_UNFOLD_B:PWMUDB:db_ph2_run_temp\/main_2  macrocell30   2610   3860  992630  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_B:PWMUDB:db_ph2_run_temp\/clock_0              macrocell30         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_UNFOLD_B:PWMUDB:db_ph2_run_temp\/q
Path End       : \PWM_UNFOLD_B:PWMUDB:db_cnt_0\/main_3
Capture Clock  : \PWM_UNFOLD_B:PWMUDB:db_cnt_0\/clock_0
Path slack     : 992632p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3858
-------------------------------------   ---- 
End-of-path arrival time (ps)           3858
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_B:PWMUDB:db_ph2_run_temp\/clock_0              macrocell30         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\PWM_UNFOLD_B:PWMUDB:db_ph2_run_temp\/q  macrocell30   1250   1250  991750  RISE       1
\PWM_UNFOLD_B:PWMUDB:db_cnt_0\/main_3    macrocell27   2608   3858  992632  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_B:PWMUDB:db_cnt_0\/clock_0                     macrocell27         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_UNFOLD_B:PWMUDB:db_ph1_run_temp\/q
Path End       : \PWM_UNFOLD_B:PWMUDB:db_ph1_run_temp\/main_2
Capture Clock  : \PWM_UNFOLD_B:PWMUDB:db_ph1_run_temp\/clock_0
Path slack     : 992634p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3856
-------------------------------------   ---- 
End-of-path arrival time (ps)           3856
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_B:PWMUDB:db_ph1_run_temp\/clock_0              macrocell29         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\PWM_UNFOLD_B:PWMUDB:db_ph1_run_temp\/q       macrocell29   1250   1250  991580  RISE       1
\PWM_UNFOLD_B:PWMUDB:db_ph1_run_temp\/main_2  macrocell29   2606   3856  992634  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_B:PWMUDB:db_ph1_run_temp\/clock_0              macrocell29         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_UNFOLD_B:PWMUDB:db_ph1_run_temp\/q
Path End       : \PWM_UNFOLD_B:PWMUDB:db_cnt_0\/main_2
Capture Clock  : \PWM_UNFOLD_B:PWMUDB:db_cnt_0\/clock_0
Path slack     : 992634p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3856
-------------------------------------   ---- 
End-of-path arrival time (ps)           3856
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_B:PWMUDB:db_ph1_run_temp\/clock_0              macrocell29         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\PWM_UNFOLD_B:PWMUDB:db_ph1_run_temp\/q  macrocell29   1250   1250  991580  RISE       1
\PWM_UNFOLD_B:PWMUDB:db_cnt_0\/main_2    macrocell27   2606   3856  992634  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_B:PWMUDB:db_cnt_0\/clock_0                     macrocell27         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_UNFOLD_B:PWMUDB:db_cnt_1\/q
Path End       : \PWM_UNFOLD_B:PWMUDB:db_cnt_1\/main_5
Capture Clock  : \PWM_UNFOLD_B:PWMUDB:db_cnt_1\/clock_0
Path slack     : 992713p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3777
-------------------------------------   ---- 
End-of-path arrival time (ps)           3777
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_B:PWMUDB:db_cnt_1\/clock_0                     macrocell28         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\PWM_UNFOLD_B:PWMUDB:db_cnt_1\/q       macrocell28   1250   1250  990432  RISE       1
\PWM_UNFOLD_B:PWMUDB:db_cnt_1\/main_5  macrocell28   2527   3777  992713  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_B:PWMUDB:db_cnt_1\/clock_0                     macrocell28         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_UNFOLD_A:PWMUDB:prevCompare1\/q
Path End       : \PWM_UNFOLD_A:PWMUDB:status_0\/main_1
Capture Clock  : \PWM_UNFOLD_A:PWMUDB:status_0\/clock_0
Path slack     : 992957p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3533
-------------------------------------   ---- 
End-of-path arrival time (ps)           3533
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_A:PWMUDB:prevCompare1\/clock_0                 macrocell22         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\PWM_UNFOLD_A:PWMUDB:prevCompare1\/q   macrocell22   1250   1250  992957  RISE       1
\PWM_UNFOLD_A:PWMUDB:status_0\/main_1  macrocell25   2283   3533  992957  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_A:PWMUDB:status_0\/clock_0                     macrocell25         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_UNFOLD_B:PWMUDB:prevCompare1\/q
Path End       : \PWM_UNFOLD_B:PWMUDB:status_0\/main_1
Capture Clock  : \PWM_UNFOLD_B:PWMUDB:status_0\/clock_0
Path slack     : 993017p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3473
-------------------------------------   ---- 
End-of-path arrival time (ps)           3473
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_B:PWMUDB:prevCompare1\/clock_0                 macrocell31         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\PWM_UNFOLD_B:PWMUDB:prevCompare1\/q   macrocell31   1250   1250  993017  RISE       1
\PWM_UNFOLD_B:PWMUDB:status_0\/main_1  macrocell34   2223   3473  993017  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_B:PWMUDB:status_0\/clock_0                     macrocell34         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_UNFOLD_A:PWMUDB:status_0\/q
Path End       : \PWM_UNFOLD_A:PWMUDB:sSTSReg:nrstSts:stsreg\/status_0
Capture Clock  : \PWM_UNFOLD_A:PWMUDB:sSTSReg:nrstSts:stsreg\/clock
Path slack     : 994867p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   1000000
- Setup time                                     -1570
--------------------------------------------   ------- 
End-of-path required time (ps)                  998430

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3563
-------------------------------------   ---- 
End-of-path arrival time (ps)           3563
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_A:PWMUDB:status_0\/clock_0                     macrocell25         0      0  RISE       1

Data path
pin name                                               model name    delay     AT   slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\PWM_UNFOLD_A:PWMUDB:status_0\/q                       macrocell25    1250   1250  994867  RISE       1
\PWM_UNFOLD_A:PWMUDB:sSTSReg:nrstSts:stsreg\/status_0  statusicell2   2313   3563  994867  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_A:PWMUDB:sSTSReg:nrstSts:stsreg\/clock         statusicell2        0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_UNFOLD_B:PWMUDB:status_0\/q
Path End       : \PWM_UNFOLD_B:PWMUDB:sSTSReg:nrstSts:stsreg\/status_0
Capture Clock  : \PWM_UNFOLD_B:PWMUDB:sSTSReg:nrstSts:stsreg\/clock
Path slack     : 994929p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   1000000
- Setup time                                     -1570
--------------------------------------------   ------- 
End-of-path required time (ps)                  998430

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3501
-------------------------------------   ---- 
End-of-path arrival time (ps)           3501
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_B:PWMUDB:status_0\/clock_0                     macrocell34         0      0  RISE       1

Data path
pin name                                               model name    delay     AT   slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\PWM_UNFOLD_B:PWMUDB:status_0\/q                       macrocell34    1250   1250  994929  RISE       1
\PWM_UNFOLD_B:PWMUDB:sSTSReg:nrstSts:stsreg\/status_0  statusicell3   2251   3501  994929  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_UNFOLD_B:PWMUDB:sSTSReg:nrstSts:stsreg\/clock         statusicell3        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

