#!/bin/sh -e
# This file is automatically generated by VCS.  Any changes you make
# to it will be overwritten the next time VCS is run.
vcs '-full64' '-sverilog' '/global/apps/vcs_2020.03-SP2-9/etc/unizfe/verilog/zceiClockPort.v' '-f' '../source/sources.f' 2>&1
