use crate::{
    dbg,
    io::{InterruptSource, IoReg, IrqSource},
    mem::{MemR, MemRW, MemW},
};

pub struct Serial {
    sb: IoReg<u8>,
    sc: IoReg<u8>,
}

impl Default for Serial {
    fn default() -> Serial {
        Serial {
            sb: IoReg(0x00),
            sc: IoReg(0x00),
        }
    }
}

impl Serial {
    pub fn new() -> Serial {
        Serial::default()
    }
}

impl InterruptSource for Serial {
    fn get_and_clear_irq(&mut self) -> Option<IrqSource> {
        None
    }
}

impl MemR for Serial {
    fn read(&self, addr: u16) -> Result<u8, dbg::TraceEvent> {
        // TODO: it's gonna be a while before serial link is implemented :)
        Ok(match addr {
            0xFF01 => self.sb.0,
            0xFF02 => self.sc.0 | 0x7E,
            _ => unreachable!(),
        })
    }
}

impl MemW for Serial {
    fn write(&mut self, addr: u16, val: u8) -> Result<(), dbg::TraceEvent> {
        // TODO: it's gonna be a while before serial link is implemented :)
        match addr {
            0xFF01 => self.sb.0 = val,
            0xFF02 => self.sc.0 = val,
            _ => unreachable!(),
        };
        Ok(())
    }
}

impl MemRW for Serial {}
