#Timing report of worst 6 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: $sdff~1^Q~0.Q[0] (.latch clocked by clk)
Endpoint  : $sdff~1^Q~4.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~1^Q~0.clk[0] (.latch)                                      1.338     1.338
$sdff~1^Q~0.Q[0] (.latch) [clock-to-output]                      0.124     1.462
$add~0^ADD~0-1[1].a[0] (adder)                                   1.338     2.800
$add~0^ADD~0-1[1].cout[0] (adder)                                0.300     3.100
$add~0^ADD~0-2[1].cin[0] (adder)                                 1.338     4.437
$add~0^ADD~0-2[1].cout[0] (adder)                                0.010     4.447
$add~0^ADD~0-3[1].cin[0] (adder)                                 1.338     5.785
$add~0^ADD~0-3[1].cout[0] (adder)                                0.010     5.795
$add~0^ADD~0-4[1].cin[0] (adder)                                 1.338     7.133
$add~0^ADD~0-4[1].cout[0] (adder)                                0.010     7.143
$add~0^ADD~0-5[1].cin[0] (adder)                                 1.338     8.481
$add~0^ADD~0-5[1].sumout[0] (adder)                              0.300     8.781
n39.in[1] (.names)                                               1.338    10.118
n39.out[0] (.names)                                              0.195    10.313
$sdff~1^Q~4.D[0] (.latch)                                        1.338    11.651
data arrival time                                                         11.651

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~1^Q~4.clk[0] (.latch)                                      1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -11.651
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -10.379


#Path 2
Startpoint: $sdff~1^Q~0.Q[0] (.latch clocked by clk)
Endpoint  : $sdff~1^Q~3.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~1^Q~0.clk[0] (.latch)                                      1.338     1.338
$sdff~1^Q~0.Q[0] (.latch) [clock-to-output]                      0.124     1.462
$add~0^ADD~0-1[1].a[0] (adder)                                   1.338     2.800
$add~0^ADD~0-1[1].cout[0] (adder)                                0.300     3.100
$add~0^ADD~0-2[1].cin[0] (adder)                                 1.338     4.437
$add~0^ADD~0-2[1].cout[0] (adder)                                0.010     4.447
$add~0^ADD~0-3[1].cin[0] (adder)                                 1.338     5.785
$add~0^ADD~0-3[1].cout[0] (adder)                                0.010     5.795
$add~0^ADD~0-4[1].cin[0] (adder)                                 1.338     7.133
$add~0^ADD~0-4[1].sumout[0] (adder)                              0.300     7.433
n34.in[1] (.names)                                               1.338     8.771
n34.out[0] (.names)                                              0.195     8.966
$sdff~1^Q~3.D[0] (.latch)                                        1.338    10.303
data arrival time                                                         10.303

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~1^Q~3.clk[0] (.latch)                                      1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -10.303
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.032


#Path 3
Startpoint: $sdff~1^Q~0.Q[0] (.latch clocked by clk)
Endpoint  : $sdff~1^Q~2.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~1^Q~0.clk[0] (.latch)                                      1.338     1.338
$sdff~1^Q~0.Q[0] (.latch) [clock-to-output]                      0.124     1.462
$add~0^ADD~0-1[1].a[0] (adder)                                   1.338     2.800
$add~0^ADD~0-1[1].cout[0] (adder)                                0.300     3.100
$add~0^ADD~0-2[1].cin[0] (adder)                                 1.338     4.437
$add~0^ADD~0-2[1].cout[0] (adder)                                0.010     4.447
$add~0^ADD~0-3[1].cin[0] (adder)                                 1.338     5.785
$add~0^ADD~0-3[1].sumout[0] (adder)                              0.300     6.085
n29.in[1] (.names)                                               1.338     7.423
n29.out[0] (.names)                                              0.195     7.618
$sdff~1^Q~2.D[0] (.latch)                                        1.338     8.956
data arrival time                                                          8.956

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~1^Q~2.clk[0] (.latch)                                      1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -8.956
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.684


#Path 4
Startpoint: $sdff~1^Q~0.Q[0] (.latch clocked by clk)
Endpoint  : $sdff~1^Q~1.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~1^Q~0.clk[0] (.latch)                                      1.338     1.338
$sdff~1^Q~0.Q[0] (.latch) [clock-to-output]                      0.124     1.462
$add~0^ADD~0-1[1].a[0] (adder)                                   1.338     2.800
$add~0^ADD~0-1[1].cout[0] (adder)                                0.300     3.100
$add~0^ADD~0-2[1].cin[0] (adder)                                 1.338     4.437
$add~0^ADD~0-2[1].sumout[0] (adder)                              0.300     4.737
n24.in[1] (.names)                                               1.338     6.075
n24.out[0] (.names)                                              0.195     6.270
$sdff~1^Q~1.D[0] (.latch)                                        1.338     7.608
data arrival time                                                          7.608

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~1^Q~1.clk[0] (.latch)                                      1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -7.608
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.336


#Path 5
Startpoint: $sdff~1^Q~0.Q[0] (.latch clocked by clk)
Endpoint  : $sdff~1^Q~0.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~1^Q~0.clk[0] (.latch)                                      1.338     1.338
$sdff~1^Q~0.Q[0] (.latch) [clock-to-output]                      0.124     1.462
$add~0^ADD~0-1[1].a[0] (adder)                                   1.338     2.800
$add~0^ADD~0-1[1].sumout[0] (adder)                              0.300     3.100
n19.in[1] (.names)                                               1.338     4.437
n19.out[0] (.names)                                              0.195     4.632
$sdff~1^Q~0.D[0] (.latch)                                        1.338     5.970
data arrival time                                                          5.970

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~1^Q~0.clk[0] (.latch)                                      1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -5.970
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.698


#Path 6
Startpoint: $sdff~1^Q~4.Q[0] (.latch clocked by clk)
Endpoint  : out:o_led.outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~1^Q~4.clk[0] (.latch)                                      1.338     1.338
$sdff~1^Q~4.Q[0] (.latch) [clock-to-output]                      0.124     1.462
o_led.in[0] (.names)                                             1.338     2.800
o_led.out[0] (.names)                                            0.195     2.995
out:o_led.outpad[0] (.output)                                    1.338     4.332
data arrival time                                                          4.332

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -4.332
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.332


#End of timing report
