Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date              : Tue Apr 23 23:35:48 2024
| Host              : 7ca2124810b8 running 64-bit unknown
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file logicnet_timing_summary_routed.rpt -pb logicnet_timing_summary_routed.pb -rpx logicnet_timing_summary_routed.rpx -warn_on_violation
| Design            : logicnet
| Device            : xcu280-fsvh2892
| Speed File        : -2L  PRODUCTION 1.29 11-17-2020
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  515         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (375)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (375)
--------------------------------
 There are 375 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.351      -80.677                    585                  971        0.046        0.000                      0                  971        0.225        0.000                       0                  1345  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 0.500}        1.000           1000.000        


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                -0.351      -80.677                    585                  971        0.046        0.000                      0                  971        0.225        0.000                       0                  1345  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :          585  Failing Endpoints,  Worst Slack       -0.351ns,  Total Violation      -80.677ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.046ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.225ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.351ns  (required time - arrival time)
  Source:                 layer0_reg/data_out_reg[248]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            layer1_reg/data_out_reg[225]_fret_fret__1/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk rise@1.000ns - clk rise@0.000ns)
  Data Path Delay:        1.332ns  (logic 0.254ns (19.069%)  route 1.078ns (80.931%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 1.020 - 1.000 ) 
    Source Clock Delay      (SCD):    0.029ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1344, unset)         0.029     0.029    layer0_reg/clk
    SLICE_X125Y229       FDRE                                         r  layer0_reg/data_out_reg[248]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y229       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.108 r  layer0_reg/data_out_reg[248]/Q
                         net (fo=16, routed)          0.627     0.735    layer0_reg/M0w[248]
    SLICE_X127Y230       LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.124     0.859 r  layer0_reg/g0_b0__67__5/O
                         net (fo=6, routed)           0.206     1.065    layer1_inst/layer1_N44_inst/data_out_reg[225]_fret_fret__5_1
    SLICE_X128Y229       LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.051     1.116 r  layer1_inst/layer1_N44_inst/data_out[225]_fret_fret__1_i_1/O
                         net (fo=2, routed)           0.245     1.361    layer1_reg/data_out_reg[225]_fret_fret__1_1
    SLICE_X127Y229       FDRE                                         r  layer1_reg/data_out_reg[225]_fret_fret__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        1.000     1.000 r  
                                                      0.000     1.000 r  clk (IN)
                         net (fo=1344, unset)         0.020     1.020    layer1_reg/clk
    SLICE_X127Y229       FDRE                                         r  layer1_reg/data_out_reg[225]_fret_fret__1/C
                         clock pessimism              0.000     1.020    
                         clock uncertainty           -0.035     0.985    
    SLICE_X127Y229       FDRE (Setup_EFF2_SLICEL_C_D)
                                                      0.025     1.010    layer1_reg/data_out_reg[225]_fret_fret__1
  -------------------------------------------------------------------
                         required time                          1.010    
                         arrival time                          -1.361    
  -------------------------------------------------------------------
                         slack                                 -0.351    

Slack (VIOLATED) :        -0.335ns  (required time - arrival time)
  Source:                 layer2_reg/data_out_reg[20]_bret__0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            layer3_reg/data_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk rise@1.000ns - clk rise@0.000ns)
  Data Path Delay:        1.318ns  (logic 0.615ns (46.662%)  route 0.703ns (53.338%))
  Logic Levels:           7  (LUT5=3 LUT6=1 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 1.021 - 1.000 ) 
    Source Clock Delay      (SCD):    0.028ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1344, unset)         0.028     0.028    layer2_reg/clk
    SLICE_X130Y214       FDRE                                         r  layer2_reg/data_out_reg[20]_bret__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y214       FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.080     0.108 r  layer2_reg/data_out_reg[20]_bret__0/Q
                         net (fo=1, routed)           0.223     0.331    layer1_inst/layer1_N10_inst/data_out_reg[11]_i_5_10
    SLICE_X129Y214       LUT6 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.051     0.382 r  layer1_inst/layer1_N10_inst/data_out[11]_i_15/O
                         net (fo=1, routed)           0.021     0.403    layer1_inst/layer1_N10_inst/data_out[11]_i_15_n_0
    SLICE_X129Y214       MUXF7 (Prop_F7MUX_CD_SLICEM_I1_O)
                                                      0.068     0.471 r  layer1_inst/layer1_N10_inst/data_out_reg[11]_i_5/O
                         net (fo=33, routed)          0.188     0.659    layer2_inst/layer2_N1_inst/M2[0]
    SLICE_X129Y215       LUT5 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.148     0.807 r  layer2_inst/layer2_N1_inst/data_out[2]_i_33/O
                         net (fo=2, routed)           0.100     0.907    layer2_inst/layer2_N1_inst/data_out[2]_i_33_n_0
    SLICE_X130Y215       LUT5 (Prop_F5LUT_SLICEL_I4_O)
                                                      0.143     1.050 r  layer2_inst/layer2_N1_inst/data_out[2]_i_16/O
                         net (fo=1, routed)           0.115     1.165    layer2_inst/layer2_N1_inst/data_out[2]_i_16_n_0
    SLICE_X129Y215       LUT5 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.037     1.202 r  layer2_inst/layer2_N1_inst/data_out[2]_i_6/O
                         net (fo=1, routed)           0.017     1.219    layer2_inst/layer2_N1_inst/data_out[2]_i_6_n_0
    SLICE_X129Y215       MUXF7 (Prop_F7MUX_AB_SLICEM_I0_O)
                                                      0.060     1.279 r  layer2_inst/layer2_N1_inst/data_out_reg[2]_i_3/O
                         net (fo=1, routed)           0.000     1.279    layer2_inst/layer2_N1_inst/data_out_reg[2]_i_3_n_0
    SLICE_X129Y215       MUXF8 (Prop_F8MUX_BOT_SLICEM_I1_O)
                                                      0.028     1.307 r  layer2_inst/layer2_N1_inst/data_out_reg[2]_i_1/O
                         net (fo=1, routed)           0.039     1.346    layer3_reg/M3[0]
    SLICE_X129Y215       FDRE                                         r  layer3_reg/data_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        1.000     1.000 r  
                                                      0.000     1.000 r  clk (IN)
                         net (fo=1344, unset)         0.021     1.021    layer3_reg/clk
    SLICE_X129Y215       FDRE                                         r  layer3_reg/data_out_reg[2]/C
                         clock pessimism              0.000     1.021    
                         clock uncertainty           -0.035     0.986    
    SLICE_X129Y215       FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.025     1.011    layer3_reg/data_out_reg[2]
  -------------------------------------------------------------------
                         required time                          1.011    
                         arrival time                          -1.346    
  -------------------------------------------------------------------
                         slack                                 -0.335    

Slack (VIOLATED) :        -0.316ns  (required time - arrival time)
  Source:                 layer2_reg/data_out_reg[113]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            layer3_reg/data_out_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk rise@1.000ns - clk rise@0.000ns)
  Data Path Delay:        1.298ns  (logic 0.479ns (36.903%)  route 0.819ns (63.097%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 1.021 - 1.000 ) 
    Source Clock Delay      (SCD):    0.029ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1344, unset)         0.029     0.029    layer2_reg/clk
    SLICE_X123Y223       FDRE                                         r  layer2_reg/data_out_reg[113]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y223       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.108 r  layer2_reg/data_out_reg[113]/Q
                         net (fo=59, routed)          0.388     0.496    layer2_inst/layer2_N9_inst/M2w[8]
    SLICE_X125Y220       LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.149     0.645 r  layer2_inst/layer2_N9_inst/data_out[19]_i_33/O
                         net (fo=1, routed)           0.107     0.752    layer2_inst/layer2_N9_inst/data_out[19]_i_33_n_0
    SLICE_X123Y220       LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.123     0.875 r  layer2_inst/layer2_N9_inst/data_out[19]_i_15/O
                         net (fo=1, routed)           0.086     0.961    layer2_inst/layer2_N9_inst/data_out[19]_i_15_n_0
    SLICE_X122Y219       LUT6 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.091     1.052 r  layer2_inst/layer2_N9_inst/data_out[19]_i_5/O
                         net (fo=1, routed)           0.179     1.231    layer2_inst/layer2_N9_inst/data_out[19]_i_5_n_0
    SLICE_X122Y219       LUT5 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.037     1.268 r  layer2_inst/layer2_N9_inst/data_out[19]_i_1/O
                         net (fo=1, routed)           0.059     1.327    layer3_reg/M3[11]
    SLICE_X122Y219       FDRE                                         r  layer3_reg/data_out_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        1.000     1.000 r  
                                                      0.000     1.000 r  clk (IN)
                         net (fo=1344, unset)         0.021     1.021    layer3_reg/clk
    SLICE_X122Y219       FDRE                                         r  layer3_reg/data_out_reg[19]/C
                         clock pessimism              0.000     1.021    
                         clock uncertainty           -0.035     0.986    
    SLICE_X122Y219       FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.025     1.011    layer3_reg/data_out_reg[19]
  -------------------------------------------------------------------
                         required time                          1.011    
                         arrival time                          -1.327    
  -------------------------------------------------------------------
                         slack                                 -0.316    

Slack (VIOLATED) :        -0.312ns  (required time - arrival time)
  Source:                 layer2_reg/data_out_reg[89]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            layer3_reg/data_out_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk rise@1.000ns - clk rise@0.000ns)
  Data Path Delay:        1.292ns  (logic 0.465ns (35.991%)  route 0.827ns (64.009%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 1.020 - 1.000 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1344, unset)         0.030     0.030    layer2_reg/clk
    SLICE_X121Y220       FDRE                                         r  layer2_reg/data_out_reg[89]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y220       FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.076     0.106 r  layer2_reg/data_out_reg[89]/Q
                         net (fo=118, routed)         0.293     0.399    layer2_inst/layer2_N9_inst/M2w[7]
    SLICE_X123Y221       LUT6 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.149     0.548 r  layer2_inst/layer2_N9_inst/data_out[18]_i_27/O
                         net (fo=3, routed)           0.220     0.768    layer2_inst/layer2_N9_inst/data_out_reg[37]
    SLICE_X125Y222       LUT3 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.051     0.819 r  layer2_inst/layer2_N9_inst/data_out[18]_i_46/O
                         net (fo=1, routed)           0.040     0.859    layer2_inst/layer2_N9_inst/data_out[18]_i_46_n_0
    SLICE_X125Y222       LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.088     0.947 r  layer2_inst/layer2_N9_inst/data_out[18]_i_15/O
                         net (fo=1, routed)           0.179     1.126    layer2_inst/layer2_N9_inst/data_out[18]_i_15_n_0
    SLICE_X123Y222       LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.050     1.176 r  layer2_inst/layer2_N9_inst/data_out[18]_i_5/O
                         net (fo=1, routed)           0.044     1.220    layer2_inst/layer2_N9_inst/data_out[18]_i_5_n_0
    SLICE_X123Y222       LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.051     1.271 r  layer2_inst/layer2_N9_inst/data_out[18]_i_1/O
                         net (fo=1, routed)           0.051     1.322    layer3_reg/M3[10]
    SLICE_X123Y222       FDRE                                         r  layer3_reg/data_out_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        1.000     1.000 r  
                                                      0.000     1.000 r  clk (IN)
                         net (fo=1344, unset)         0.020     1.020    layer3_reg/clk
    SLICE_X123Y222       FDRE                                         r  layer3_reg/data_out_reg[18]/C
                         clock pessimism              0.000     1.020    
                         clock uncertainty           -0.035     0.985    
    SLICE_X123Y222       FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.025     1.010    layer3_reg/data_out_reg[18]
  -------------------------------------------------------------------
                         required time                          1.010    
                         arrival time                          -1.322    
  -------------------------------------------------------------------
                         slack                                 -0.312    

Slack (VIOLATED) :        -0.305ns  (required time - arrival time)
  Source:                 layer1_reg/data_out_reg[222]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            layer2_reg/data_out_reg[27]_fret/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk rise@1.000ns - clk rise@0.000ns)
  Data Path Delay:        1.285ns  (logic 0.515ns (40.078%)  route 0.770ns (59.922%))
  Logic Levels:           6  (LUT5=1 LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 1.020 - 1.000 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1344, unset)         0.030     0.030    layer1_reg/clk
    SLICE_X121Y224       FDRE                                         r  layer1_reg/data_out_reg[222]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y224       FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     0.107 r  layer1_reg/data_out_reg[222]/Q
                         net (fo=20, routed)          0.144     0.251    layer1_inst/layer1_N15_inst/M1w[4]
    SLICE_X121Y222       LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.145     0.396 r  layer1_inst/layer1_N15_inst/data_out[30]_i_16/O
                         net (fo=1, routed)           0.025     0.421    layer1_inst/layer1_N15_inst/data_out[30]_i_16_n_0
    SLICE_X121Y222       MUXF7 (Prop_F7MUX_CD_SLICEM_I0_O)
                                                      0.069     0.490 r  layer1_inst/layer1_N15_inst/data_out_reg[30]_i_10/O
                         net (fo=2, routed)           0.245     0.735    layer1_inst/layer1_N15_inst/data_out_reg[30]_i_10_n_0
    SLICE_X122Y220       LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.100     0.835 r  layer1_inst/layer1_N15_inst/data_out[30]_i_6/O
                         net (fo=1, routed)           0.017     0.852    layer1_inst/layer1_N15_inst/data_out[30]_i_6_n_0
    SLICE_X122Y220       MUXF7 (Prop_F7MUX_AB_SLICEM_I0_O)
                                                      0.060     0.912 r  layer1_inst/layer1_N15_inst/data_out_reg[30]_i_3/O
                         net (fo=1, routed)           0.000     0.912    layer1_inst/layer1_N15_inst/data_out_reg[30]_i_3_n_0
    SLICE_X122Y220       MUXF8 (Prop_F8MUX_BOT_SLICEM_I1_O)
                                                      0.028     0.940 r  layer1_inst/layer1_N15_inst/data_out_reg[30]_i_1/O
                         net (fo=3, routed)           0.290     1.230    layer2_inst/layer2_N9_inst/M2[2]
    SLICE_X125Y221       LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.036     1.266 r  layer2_inst/layer2_N9_inst/data_out[27]_fret_i_1/O
                         net (fo=1, routed)           0.049     1.315    layer2_reg/data_out_reg[27]_fret_1
    SLICE_X125Y221       FDRE                                         r  layer2_reg/data_out_reg[27]_fret/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        1.000     1.000 r  
                                                      0.000     1.000 r  clk (IN)
                         net (fo=1344, unset)         0.020     1.020    layer2_reg/clk
    SLICE_X125Y221       FDRE                                         r  layer2_reg/data_out_reg[27]_fret/C
                         clock pessimism              0.000     1.020    
                         clock uncertainty           -0.035     0.985    
    SLICE_X125Y221       FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.025     1.010    layer2_reg/data_out_reg[27]_fret
  -------------------------------------------------------------------
                         required time                          1.010    
                         arrival time                          -1.315    
  -------------------------------------------------------------------
                         slack                                 -0.305    

Slack (VIOLATED) :        -0.302ns  (required time - arrival time)
  Source:                 layer1_reg/data_out_reg[414]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            layer2_reg/data_out_reg[20]_bret__4/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk rise@1.000ns - clk rise@0.000ns)
  Data Path Delay:        1.284ns  (logic 0.366ns (28.505%)  route 0.918ns (71.495%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 1.021 - 1.000 ) 
    Source Clock Delay      (SCD):    0.029ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1344, unset)         0.029     0.029    layer1_reg/clk
    SLICE_X127Y214       FDRE                                         r  layer1_reg/data_out_reg[414]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y214       FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     0.108 r  layer1_reg/data_out_reg[414]/Q
                         net (fo=49, routed)          0.363     0.471    layer1_inst/layer1_N10_inst/M1w[8]
    SLICE_X130Y213       LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.124     0.595 r  layer1_inst/layer1_N10_inst/data_out[20]_bret__4_i_4/O
                         net (fo=1, routed)           0.138     0.733    layer1_inst/layer1_N10_inst/data_out[20]_bret__4_i_4_n_0
    SLICE_X130Y214       LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.099     0.832 r  layer1_inst/layer1_N10_inst/data_out[20]_bret__4_i_2/O
                         net (fo=1, routed)           0.010     0.842    layer1_inst/layer1_N10_inst/data_out[20]_bret__4_i_2_n_0
    SLICE_X130Y214       MUXF7 (Prop_F7MUX_GH_SLICEL_I0_O)
                                                      0.064     0.906 r  layer1_inst/layer1_N10_inst/data_out_reg[20]_bret__4_i_1/O
                         net (fo=1, routed)           0.407     1.313    layer2_reg/data_out_reg[20]_bret__4_1
    SLICE_X129Y214       FDRE                                         r  layer2_reg/data_out_reg[20]_bret__4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        1.000     1.000 r  
                                                      0.000     1.000 r  clk (IN)
                         net (fo=1344, unset)         0.021     1.021    layer2_reg/clk
    SLICE_X129Y214       FDRE                                         r  layer2_reg/data_out_reg[20]_bret__4/C
                         clock pessimism              0.000     1.021    
                         clock uncertainty           -0.035     0.986    
    SLICE_X129Y214       FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.025     1.011    layer2_reg/data_out_reg[20]_bret__4
  -------------------------------------------------------------------
                         required time                          1.011    
                         arrival time                          -1.313    
  -------------------------------------------------------------------
                         slack                                 -0.302    

Slack (VIOLATED) :        -0.294ns  (required time - arrival time)
  Source:                 layer0_reg/data_out_reg[68]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            layer1_reg/data_out_reg[224]_fret__1_fret/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk rise@1.000ns - clk rise@0.000ns)
  Data Path Delay:        1.274ns  (logic 0.351ns (27.551%)  route 0.923ns (72.449%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 1.020 - 1.000 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1344, unset)         0.030     0.030    layer0_reg/clk
    SLICE_X128Y230       FDRE                                         r  layer0_reg/data_out_reg[68]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y230       FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.076     0.106 r  layer0_reg/data_out_reg[68]/Q
                         net (fo=2, routed)           0.152     0.258    layer0_reg/M0w[68]
    SLICE_X128Y230       LUT6 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.122     0.380 f  layer0_reg/g0_b1__42/O
                         net (fo=18, routed)          0.334     0.714    layer0_reg/M1[98]
    SLICE_X126Y229       LUT4 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.052     0.766 r  layer0_reg/g0_b0__67__14/O
                         net (fo=8, routed)           0.265     1.031    layer1_inst/layer1_N44_inst/data_out_reg[224]_fret__3
    SLICE_X127Y229       LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.051     1.082 r  layer1_inst/layer1_N44_inst/data_out[224]_fret__1_fret_i_2/O
                         net (fo=1, routed)           0.123     1.205    layer1_inst/layer1_N44_inst/data_out[224]_fret__1_fret_i_2_n_0
    SLICE_X127Y229       LUT5 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.050     1.255 r  layer1_inst/layer1_N44_inst/data_out[224]_fret__1_fret_i_1/O
                         net (fo=1, routed)           0.049     1.304    layer1_reg/data_out_reg[224]_fret__1_fret_1
    SLICE_X127Y229       FDRE                                         r  layer1_reg/data_out_reg[224]_fret__1_fret/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        1.000     1.000 r  
                                                      0.000     1.000 r  clk (IN)
                         net (fo=1344, unset)         0.020     1.020    layer1_reg/clk
    SLICE_X127Y229       FDRE                                         r  layer1_reg/data_out_reg[224]_fret__1_fret/C
                         clock pessimism              0.000     1.020    
                         clock uncertainty           -0.035     0.985    
    SLICE_X127Y229       FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025     1.010    layer1_reg/data_out_reg[224]_fret__1_fret
  -------------------------------------------------------------------
                         required time                          1.010    
                         arrival time                          -1.304    
  -------------------------------------------------------------------
                         slack                                 -0.294    

Slack (VIOLATED) :        -0.293ns  (required time - arrival time)
  Source:                 layer0_reg/data_out_reg[409]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            layer1_reg/data_out_reg[60]_fret__0_fret__0/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk rise@1.000ns - clk rise@0.000ns)
  Data Path Delay:        1.275ns  (logic 0.468ns (36.706%)  route 0.807ns (63.294%))
  Logic Levels:           5  (LUT5=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 1.021 - 1.000 ) 
    Source Clock Delay      (SCD):    0.029ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1344, unset)         0.029     0.029    layer0_reg/clk
    SLICE_X125Y228       FDRE                                         r  layer0_reg/data_out_reg[409]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y228       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     0.110 r  layer0_reg/data_out_reg[409]/Q
                         net (fo=2, routed)           0.260     0.370    layer0_reg/M0w[409]
    SLICE_X125Y228       LUT5 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.050     0.420 r  layer0_reg/g0_b0__72/O
                         net (fo=60, routed)          0.352     0.772    layer1_inst/layer1_N13_inst/M1[4]
    SLICE_X121Y229       LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.123     0.895 r  layer1_inst/layer1_N13_inst/data_out[60]_fret__0_fret_i_3/O
                         net (fo=2, routed)           0.135     1.030    layer0_reg/data_out_reg[60]_fret__0_fret_0
    SLICE_X121Y229       LUT6 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.123     1.153 r  layer0_reg/data_out[60]_fret__0_fret__0_i_5/O
                         net (fo=1, routed)           0.021     1.174    layer1_inst/layer1_N13_inst/data_out_reg[60]_fret__0_fret__0
    SLICE_X121Y229       MUXF7 (Prop_F7MUX_CD_SLICEM_I1_O)
                                                      0.061     1.235 r  layer1_inst/layer1_N13_inst/data_out_reg[60]_fret__0_fret__0_i_2/O
                         net (fo=1, routed)           0.000     1.235    layer1_inst/layer1_N13_inst/data_out_reg[60]_fret__0_fret__0_i_2_n_0
    SLICE_X121Y229       MUXF8 (Prop_F8MUX_BOT_SLICEM_I0_O)
                                                      0.030     1.265 r  layer1_inst/layer1_N13_inst/data_out_reg[60]_fret__0_fret__0_i_1/O
                         net (fo=1, routed)           0.039     1.304    layer1_reg/data_out_reg[60]_fret__0_fret__0_1
    SLICE_X121Y229       FDRE                                         r  layer1_reg/data_out_reg[60]_fret__0_fret__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        1.000     1.000 r  
                                                      0.000     1.000 r  clk (IN)
                         net (fo=1344, unset)         0.021     1.021    layer1_reg/clk
    SLICE_X121Y229       FDRE                                         r  layer1_reg/data_out_reg[60]_fret__0_fret__0/C
                         clock pessimism              0.000     1.021    
                         clock uncertainty           -0.035     0.986    
    SLICE_X121Y229       FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.025     1.011    layer1_reg/data_out_reg[60]_fret__0_fret__0
  -------------------------------------------------------------------
                         required time                          1.011    
                         arrival time                          -1.304    
  -------------------------------------------------------------------
                         slack                                 -0.293    

Slack (VIOLATED) :        -0.288ns  (required time - arrival time)
  Source:                 layer2_reg/data_out_reg[20]_bret__0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            layer3_reg/data_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk rise@1.000ns - clk rise@0.000ns)
  Data Path Delay:        1.270ns  (logic 0.507ns (39.921%)  route 0.763ns (60.079%))
  Logic Levels:           7  (LUT3=1 LUT5=1 LUT6=1 MUXF7=3 MUXF8=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 1.020 - 1.000 ) 
    Source Clock Delay      (SCD):    0.028ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1344, unset)         0.028     0.028    layer2_reg/clk
    SLICE_X130Y214       FDRE                                         r  layer2_reg/data_out_reg[20]_bret__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y214       FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.080     0.108 r  layer2_reg/data_out_reg[20]_bret__0/Q
                         net (fo=1, routed)           0.223     0.331    layer1_inst/layer1_N10_inst/data_out_reg[11]_i_5_10
    SLICE_X129Y214       LUT6 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.051     0.382 r  layer1_inst/layer1_N10_inst/data_out[11]_i_15/O
                         net (fo=1, routed)           0.021     0.403    layer1_inst/layer1_N10_inst/data_out[11]_i_15_n_0
    SLICE_X129Y214       MUXF7 (Prop_F7MUX_CD_SLICEM_I1_O)
                                                      0.068     0.471 r  layer1_inst/layer1_N10_inst/data_out_reg[11]_i_5/O
                         net (fo=33, routed)          0.192     0.663    layer2_inst/layer2_N1_inst/M2[0]
    SLICE_X129Y213       MUXF7 (Prop_F7MUX_AB_SLICEM_S_O)
                                                      0.076     0.739 r  layer2_inst/layer2_N1_inst/data_out_reg[3]_i_27/O
                         net (fo=1, routed)           0.197     0.936    layer2_inst/layer2_N1_inst/data_out_reg[3]_i_27_n_0
    SLICE_X130Y217       LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.099     1.035 r  layer2_inst/layer2_N1_inst/data_out[3]_i_14/O
                         net (fo=2, routed)           0.087     1.122    layer2_inst/layer2_N1_inst/data_out[3]_i_14_n_0
    SLICE_X130Y217       LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.051     1.173 r  layer2_inst/layer2_N1_inst/data_out[3]_i_7/O
                         net (fo=1, routed)           0.009     1.182    layer2_inst/layer2_N1_inst/data_out[3]_i_7_n_0
    SLICE_X130Y217       MUXF7 (Prop_F7MUX_AB_SLICEL_I0_O)
                                                      0.056     1.238 r  layer2_inst/layer2_N1_inst/data_out_reg[3]_i_4/O
                         net (fo=1, routed)           0.000     1.238    layer2_inst/layer2_N1_inst/data_out_reg[3]_i_4_n_0
    SLICE_X130Y217       MUXF8 (Prop_F8MUX_BOT_SLICEL_I1_O)
                                                      0.026     1.264 r  layer2_inst/layer2_N1_inst/data_out_reg[3]_i_1/O
                         net (fo=1, routed)           0.034     1.298    layer3_reg/M3[1]
    SLICE_X130Y217       FDRE                                         r  layer3_reg/data_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        1.000     1.000 r  
                                                      0.000     1.000 r  clk (IN)
                         net (fo=1344, unset)         0.020     1.020    layer3_reg/clk
    SLICE_X130Y217       FDRE                                         r  layer3_reg/data_out_reg[3]/C
                         clock pessimism              0.000     1.020    
                         clock uncertainty           -0.035     0.985    
    SLICE_X130Y217       FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.025     1.010    layer3_reg/data_out_reg[3]
  -------------------------------------------------------------------
                         required time                          1.010    
                         arrival time                          -1.298    
  -------------------------------------------------------------------
                         slack                                 -0.288    

Slack (VIOLATED) :        -0.286ns  (required time - arrival time)
  Source:                 layer1_reg/data_out_reg[222]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            layer2_reg/data_out_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk rise@1.000ns - clk rise@0.000ns)
  Data Path Delay:        1.267ns  (logic 0.479ns (37.806%)  route 0.788ns (62.194%))
  Logic Levels:           5  (LUT5=1 LUT6=1 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 1.021 - 1.000 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1344, unset)         0.030     0.030    layer1_reg/clk
    SLICE_X121Y224       FDRE                                         r  layer1_reg/data_out_reg[222]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y224       FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     0.107 r  layer1_reg/data_out_reg[222]/Q
                         net (fo=20, routed)          0.144     0.251    layer1_inst/layer1_N15_inst/M1w[4]
    SLICE_X121Y222       LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.145     0.396 r  layer1_inst/layer1_N15_inst/data_out[30]_i_16/O
                         net (fo=1, routed)           0.025     0.421    layer1_inst/layer1_N15_inst/data_out[30]_i_16_n_0
    SLICE_X121Y222       MUXF7 (Prop_F7MUX_CD_SLICEM_I0_O)
                                                      0.069     0.490 r  layer1_inst/layer1_N15_inst/data_out_reg[30]_i_10/O
                         net (fo=2, routed)           0.245     0.735    layer1_inst/layer1_N15_inst/data_out_reg[30]_i_10_n_0
    SLICE_X122Y220       LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.100     0.835 r  layer1_inst/layer1_N15_inst/data_out[30]_i_6/O
                         net (fo=1, routed)           0.017     0.852    layer1_inst/layer1_N15_inst/data_out[30]_i_6_n_0
    SLICE_X122Y220       MUXF7 (Prop_F7MUX_AB_SLICEM_I0_O)
                                                      0.060     0.912 r  layer1_inst/layer1_N15_inst/data_out_reg[30]_i_3/O
                         net (fo=1, routed)           0.000     0.912    layer1_inst/layer1_N15_inst/data_out_reg[30]_i_3_n_0
    SLICE_X122Y220       MUXF8 (Prop_F8MUX_BOT_SLICEM_I1_O)
                                                      0.028     0.940 r  layer1_inst/layer1_N15_inst/data_out_reg[30]_i_1/O
                         net (fo=3, routed)           0.357     1.297    layer2_reg/M2[13]
    SLICE_X121Y220       FDRE                                         r  layer2_reg/data_out_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        1.000     1.000 r  
                                                      0.000     1.000 r  clk (IN)
                         net (fo=1344, unset)         0.021     1.021    layer2_reg/clk
    SLICE_X121Y220       FDRE                                         r  layer2_reg/data_out_reg[30]/C
                         clock pessimism              0.000     1.021    
                         clock uncertainty           -0.035     0.986    
    SLICE_X121Y220       FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.025     1.011    layer2_reg/data_out_reg[30]
  -------------------------------------------------------------------
                         required time                          1.011    
                         arrival time                          -1.297    
  -------------------------------------------------------------------
                         slack                                 -0.286    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 layer1_reg/data_out_reg[241]_fret__3_fret/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            layer2_reg/data_out_reg[153]_bret__7/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.099ns  (logic 0.039ns (39.394%)  route 0.060ns (60.606%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1344, unset)         0.012     0.012    layer1_reg/clk
    SLICE_X134Y233       FDRE                                         r  layer1_reg/data_out_reg[241]_fret__3_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y233       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     0.051 r  layer1_reg/data_out_reg[241]_fret__3_fret/Q
                         net (fo=2, routed)           0.060     0.111    layer2_reg/data_out_reg[153]_bret__7_1
    SLICE_X134Y235       FDRE                                         r  layer2_reg/data_out_reg[153]_bret__7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1344, unset)         0.018     0.018    layer2_reg/clk
    SLICE_X134Y235       FDRE                                         r  layer2_reg/data_out_reg[153]_bret__7/C
                         clock pessimism              0.000     0.018    
    SLICE_X134Y235       FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     0.065    layer2_reg/data_out_reg[153]_bret__7
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.111    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 layer1_reg/data_out_reg[304]_fret_fret/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            layer2_reg/data_out_reg[144]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.100ns  (logic 0.062ns (62.000%)  route 0.038ns (38.000%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1344, unset)         0.012     0.012    layer1_reg/clk
    SLICE_X125Y226       FDSE                                         r  layer1_reg/data_out_reg[304]_fret_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y226       FDSE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  layer1_reg/data_out_reg[304]_fret_fret/Q
                         net (fo=1, routed)           0.023     0.074    layer1_inst/layer1_N72_inst/data_out_reg[144]_0
    SLICE_X125Y226       LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.023     0.097 r  layer1_inst/layer1_N72_inst/data_out[144]_i_1/O
                         net (fo=1, routed)           0.015     0.112    layer2_reg/M2[44]
    SLICE_X125Y226       FDRE                                         r  layer2_reg/data_out_reg[144]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1344, unset)         0.018     0.018    layer2_reg/clk
    SLICE_X125Y226       FDRE                                         r  layer2_reg/data_out_reg[144]/C
                         clock pessimism              0.000     0.018    
    SLICE_X125Y226       FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.064    layer2_reg/data_out_reg[144]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.112    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 layer1_reg/data_out_reg[266]_fret/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            layer2_reg/data_out_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.100ns  (logic 0.061ns (61.000%)  route 0.039ns (39.000%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1344, unset)         0.013     0.013    layer1_reg/clk
    SLICE_X125Y225       FDSE                                         r  layer1_reg/data_out_reg[266]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y225       FDSE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     0.052 r  layer1_reg/data_out_reg[266]_fret/Q
                         net (fo=1, routed)           0.023     0.075    layer1_inst/layer1_N18_inst/data_out_reg[36]_0
    SLICE_X125Y225       LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.022     0.097 r  layer1_inst/layer1_N18_inst/data_out[36]_i_1/O
                         net (fo=1, routed)           0.016     0.113    layer2_reg/M2[15]
    SLICE_X125Y225       FDRE                                         r  layer2_reg/data_out_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1344, unset)         0.018     0.018    layer2_reg/clk
    SLICE_X125Y225       FDRE                                         r  layer2_reg/data_out_reg[36]/C
                         clock pessimism              0.000     0.018    
    SLICE_X125Y225       FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.064    layer2_reg/data_out_reg[36]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.113    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 layer1_reg/data_out_reg[241]_fret__3_fret__0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            layer2_reg/data_out_reg[153]_bret__10/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.103ns  (logic 0.039ns (37.864%)  route 0.064ns (62.136%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1344, unset)         0.012     0.012    layer1_reg/clk
    SLICE_X132Y235       FDRE                                         r  layer1_reg/data_out_reg[241]_fret__3_fret__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y235       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     0.051 r  layer1_reg/data_out_reg[241]_fret__3_fret__0/Q
                         net (fo=1, routed)           0.064     0.115    layer2_reg/data_out_reg[153]_bret__10_1
    SLICE_X134Y235       FDRE                                         r  layer2_reg/data_out_reg[153]_bret__10/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1344, unset)         0.018     0.018    layer2_reg/clk
    SLICE_X134Y235       FDRE                                         r  layer2_reg/data_out_reg[153]_bret__10/C
                         clock pessimism              0.000     0.018    
    SLICE_X134Y235       FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.047     0.065    layer2_reg/data_out_reg[153]_bret__10
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.115    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 layer0_reg/data_out_reg[353]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            layer1_reg/data_out_reg[283]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.102ns  (logic 0.061ns (59.804%)  route 0.041ns (40.196%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1344, unset)         0.013     0.013    layer0_reg/clk
    SLICE_X127Y224       FDRE                                         r  layer0_reg/data_out_reg[353]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y224       FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     0.052 f  layer0_reg/data_out_reg[353]/Q
                         net (fo=2, routed)           0.025     0.077    layer0_reg/M0w[353]
    SLICE_X127Y224       LUT4 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.022     0.099 r  layer0_reg/g0_b1__55/O
                         net (fo=1, routed)           0.016     0.115    layer1_reg/M1[117]
    SLICE_X127Y224       FDRE                                         r  layer1_reg/data_out_reg[283]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1344, unset)         0.018     0.018    layer1_reg/clk
    SLICE_X127Y224       FDRE                                         r  layer1_reg/data_out_reg[283]/C
                         clock pessimism              0.000     0.018    
    SLICE_X127Y224       FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.064    layer1_reg/data_out_reg[283]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.115    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 layer0_reg/data_out_reg[455]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            layer1_reg/data_out_reg[48]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.107ns  (logic 0.062ns (57.944%)  route 0.045ns (42.056%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1344, unset)         0.013     0.013    layer0_reg/clk
    SLICE_X130Y208       FDRE                                         r  layer0_reg/data_out_reg[455]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y208       FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     0.052 r  layer0_reg/data_out_reg[455]/Q
                         net (fo=2, routed)           0.028     0.080    layer0_reg/M0w[455]
    SLICE_X130Y208       LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.023     0.103 r  layer0_reg/g0_b0__9/O
                         net (fo=1, routed)           0.017     0.120    layer1_reg/M1[18]
    SLICE_X130Y208       FDRE                                         r  layer1_reg/data_out_reg[48]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1344, unset)         0.019     0.019    layer1_reg/clk
    SLICE_X130Y208       FDRE                                         r  layer1_reg/data_out_reg[48]/C
                         clock pessimism              0.000     0.019    
    SLICE_X130Y208       FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.046     0.065    layer1_reg/data_out_reg[48]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.120    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 layer1_reg/data_out_reg[241]_fret__1_fret__1/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            layer2_reg/data_out_reg[152]_bret__3/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.107ns  (logic 0.039ns (36.449%)  route 0.068ns (63.551%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1344, unset)         0.013     0.013    layer1_reg/clk
    SLICE_X132Y236       FDRE                                         r  layer1_reg/data_out_reg[241]_fret__1_fret__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y236       FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     0.052 r  layer1_reg/data_out_reg[241]_fret__1_fret__1/Q
                         net (fo=2, routed)           0.068     0.120    layer2_reg/data_out_reg[152]_bret__7_1
    SLICE_X132Y238       FDRE                                         r  layer2_reg/data_out_reg[152]_bret__3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1344, unset)         0.019     0.019    layer2_reg/clk
    SLICE_X132Y238       FDRE                                         r  layer2_reg/data_out_reg[152]_bret__3/C
                         clock pessimism              0.000     0.019    
    SLICE_X132Y238       FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.046     0.065    layer2_reg/data_out_reg[152]_bret__3
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.120    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 layer1_reg/data_out_reg[241]_fret__1_fret__1/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            layer2_reg/data_out_reg[152]_bret__7/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.107ns  (logic 0.039ns (36.449%)  route 0.068ns (63.551%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1344, unset)         0.013     0.013    layer1_reg/clk
    SLICE_X132Y236       FDRE                                         r  layer1_reg/data_out_reg[241]_fret__1_fret__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y236       FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     0.052 r  layer1_reg/data_out_reg[241]_fret__1_fret__1/Q
                         net (fo=2, routed)           0.068     0.120    layer2_reg/data_out_reg[152]_bret__7_1
    SLICE_X132Y238       FDRE                                         r  layer2_reg/data_out_reg[152]_bret__7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1344, unset)         0.019     0.019    layer2_reg/clk
    SLICE_X132Y238       FDRE                                         r  layer2_reg/data_out_reg[152]_bret__7/C
                         clock pessimism              0.000     0.019    
    SLICE_X132Y238       FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.046     0.065    layer2_reg/data_out_reg[152]_bret__7
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.120    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 layer0_reg/data_out_reg[245]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            layer1_reg/data_out_reg[249]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.109ns  (logic 0.059ns (54.128%)  route 0.050ns (45.872%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1344, unset)         0.013     0.013    layer0_reg/clk
    SLICE_X133Y219       FDRE                                         r  layer0_reg/data_out_reg[245]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y219       FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     0.050 r  layer0_reg/data_out_reg[245]/Q
                         net (fo=2, routed)           0.029     0.079    layer0_reg/M0w[245]
    SLICE_X133Y219       LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.022     0.101 r  layer0_reg/g0_b1__48/O
                         net (fo=1, routed)           0.021     0.122    layer1_reg/M1[102]
    SLICE_X133Y219       FDRE                                         r  layer1_reg/data_out_reg[249]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1344, unset)         0.019     0.019    layer1_reg/clk
    SLICE_X133Y219       FDRE                                         r  layer1_reg/data_out_reg[249]/C
                         clock pessimism              0.000     0.019    
    SLICE_X133Y219       FDRE (Hold_GFF_SLICEM_C_D)
                                                      0.046     0.065    layer1_reg/data_out_reg[249]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.122    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 layer0_reg/data_out_reg[245]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            layer1_reg/data_out_reg[248]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.111ns  (logic 0.060ns (54.054%)  route 0.051ns (45.946%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1344, unset)         0.013     0.013    layer0_reg/clk
    SLICE_X133Y219       FDRE                                         r  layer0_reg/data_out_reg[245]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y219       FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     0.050 r  layer0_reg/data_out_reg[245]/Q
                         net (fo=2, routed)           0.030     0.080    layer0_reg/M0w[245]
    SLICE_X133Y219       LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.023     0.103 r  layer0_reg/g0_b0__59/O
                         net (fo=1, routed)           0.021     0.124    layer1_reg/M1[101]
    SLICE_X133Y219       FDRE                                         r  layer1_reg/data_out_reg[248]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1344, unset)         0.019     0.019    layer1_reg/clk
    SLICE_X133Y219       FDRE                                         r  layer1_reg/data_out_reg[248]/C
                         clock pessimism              0.000     0.019    
    SLICE_X133Y219       FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.046     0.065    layer1_reg/data_out_reg[248]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.124    
  -------------------------------------------------------------------
                         slack                                  0.059    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 0.500 }
Period(ns):         1.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     FDRE/C   n/a            0.550         1.000       0.450      SLICE_X127Y231  layer0_reg/data_out_reg[100]/C
Min Period        n/a     FDRE/C   n/a            0.550         1.000       0.450      SLICE_X132Y222  layer0_reg/data_out_reg[102]/C
Min Period        n/a     FDRE/C   n/a            0.550         1.000       0.450      SLICE_X127Y229  layer0_reg/data_out_reg[103]/C
Min Period        n/a     FDRE/C   n/a            0.550         1.000       0.450      SLICE_X130Y215  layer0_reg/data_out_reg[106]/C
Min Period        n/a     FDRE/C   n/a            0.550         1.000       0.450      SLICE_X123Y231  layer0_reg/data_out_reg[108]/C
Min Period        n/a     FDRE/C   n/a            0.550         1.000       0.450      SLICE_X129Y233  layer0_reg/data_out_reg[109]/C
Min Period        n/a     FDRE/C   n/a            0.550         1.000       0.450      SLICE_X127Y224  layer0_reg/data_out_reg[10]/C
Min Period        n/a     FDRE/C   n/a            0.550         1.000       0.450      SLICE_X129Y227  layer0_reg/data_out_reg[110]/C
Min Period        n/a     FDRE/C   n/a            0.550         1.000       0.450      SLICE_X128Y227  layer0_reg/data_out_reg[112]/C
Min Period        n/a     FDRE/C   n/a            0.550         1.000       0.450      SLICE_X130Y228  layer0_reg/data_out_reg[116]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.275         0.500       0.225      SLICE_X127Y231  layer0_reg/data_out_reg[100]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.275         0.500       0.225      SLICE_X127Y231  layer0_reg/data_out_reg[100]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.275         0.500       0.225      SLICE_X132Y222  layer0_reg/data_out_reg[102]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.275         0.500       0.225      SLICE_X132Y222  layer0_reg/data_out_reg[102]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.275         0.500       0.225      SLICE_X127Y229  layer0_reg/data_out_reg[103]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.275         0.500       0.225      SLICE_X127Y229  layer0_reg/data_out_reg[103]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.275         0.500       0.225      SLICE_X130Y215  layer0_reg/data_out_reg[106]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.275         0.500       0.225      SLICE_X130Y215  layer0_reg/data_out_reg[106]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.275         0.500       0.225      SLICE_X123Y231  layer0_reg/data_out_reg[108]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.275         0.500       0.225      SLICE_X123Y231  layer0_reg/data_out_reg[108]/C
High Pulse Width  Slow    FDRE/C   n/a            0.275         0.500       0.225      SLICE_X127Y231  layer0_reg/data_out_reg[100]/C
High Pulse Width  Fast    FDRE/C   n/a            0.275         0.500       0.225      SLICE_X127Y231  layer0_reg/data_out_reg[100]/C
High Pulse Width  Slow    FDRE/C   n/a            0.275         0.500       0.225      SLICE_X132Y222  layer0_reg/data_out_reg[102]/C
High Pulse Width  Fast    FDRE/C   n/a            0.275         0.500       0.225      SLICE_X132Y222  layer0_reg/data_out_reg[102]/C
High Pulse Width  Slow    FDRE/C   n/a            0.275         0.500       0.225      SLICE_X127Y229  layer0_reg/data_out_reg[103]/C
High Pulse Width  Fast    FDRE/C   n/a            0.275         0.500       0.225      SLICE_X127Y229  layer0_reg/data_out_reg[103]/C
High Pulse Width  Slow    FDRE/C   n/a            0.275         0.500       0.225      SLICE_X130Y215  layer0_reg/data_out_reg[106]/C
High Pulse Width  Fast    FDRE/C   n/a            0.275         0.500       0.225      SLICE_X130Y215  layer0_reg/data_out_reg[106]/C
High Pulse Width  Slow    FDRE/C   n/a            0.275         0.500       0.225      SLICE_X123Y231  layer0_reg/data_out_reg[108]/C
High Pulse Width  Fast    FDRE/C   n/a            0.275         0.500       0.225      SLICE_X123Y231  layer0_reg/data_out_reg[108]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 layer3_reg/data_out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            M4[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.630ns  (logic 0.562ns (21.369%)  route 2.068ns (78.631%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1344, unset)         0.030     0.030    layer3_reg/clk
    SLICE_X121Y216       FDRE                                         r  layer3_reg/data_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y216       FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     0.108 r  layer3_reg/data_out_reg[9]/Q
                         net (fo=99, routed)          1.317     1.425    layer3_inst/layer3_N0_inst/M3w[5]
    SLICE_X135Y175       LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.122     1.547 r  layer3_inst/layer3_N0_inst/M4[0]_INST_0_i_71/O
                         net (fo=5, routed)           0.213     1.760    layer3_inst/layer3_N0_inst/M4[0]_INST_0_i_71_n_0
    SLICE_X132Y176       LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.096     1.856 r  layer3_inst/layer3_N0_inst/M4[0]_INST_0_i_33/O
                         net (fo=4, routed)           0.149     2.005    layer3_inst/layer3_N0_inst/M4[0]_INST_0_i_33_n_0
    SLICE_X133Y176       LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.051     2.056 r  layer3_inst/layer3_N0_inst/M4[0]_INST_0_i_14/O
                         net (fo=1, routed)           0.220     2.276    layer3_inst/layer3_N0_inst/M4[0]_INST_0_i_14_n_0
    SLICE_X133Y176       LUT5 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.091     2.367 r  layer3_inst/layer3_N0_inst/M4[0]_INST_0_i_4/O
                         net (fo=1, routed)           0.169     2.536    layer3_inst/layer3_N0_inst/M4[0]_INST_0_i_4_n_0
    SLICE_X131Y176       LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.124     2.660 r  layer3_inst/layer3_N0_inst/M4[0]_INST_0/O
                         net (fo=0)                   0.000     2.660    M4[0]
                                                                      r  M4[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 layer3_reg/data_out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            M4[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.284ns  (logic 0.557ns (24.387%)  route 1.727ns (75.613%))
  Logic Levels:           6  (LUT5=2 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1344, unset)         0.030     0.030    layer3_reg/clk
    SLICE_X121Y216       FDRE                                         r  layer3_reg/data_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y216       FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     0.108 f  layer3_reg/data_out_reg[9]/Q
                         net (fo=99, routed)          1.104     1.212    layer3_inst/layer3_N0_inst/M3w[5]
    SLICE_X131Y177       LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.097     1.309 r  layer3_inst/layer3_N0_inst/M4[1]_INST_0_i_48/O
                         net (fo=2, routed)           0.210     1.519    layer3_inst/layer3_N0_inst/M4[1]_INST_0_i_48_n_0
    SLICE_X132Y179       LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.099     1.618 r  layer3_inst/layer3_N0_inst/M4[1]_INST_0_i_27/O
                         net (fo=3, routed)           0.211     1.829    layer3_inst/layer3_N0_inst/M4[1]_INST_0_i_27_n_0
    SLICE_X131Y180       LUT5 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.150     1.979 r  layer3_inst/layer3_N0_inst/M4[1]_INST_0_i_13/O
                         net (fo=2, routed)           0.153     2.132    layer3_inst/layer3_N0_inst/M4[1]_INST_0_i_13_n_0
    SLICE_X131Y179       LUT5 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.050     2.182 r  layer3_inst/layer3_N0_inst/M4[1]_INST_0_i_6/O
                         net (fo=1, routed)           0.009     2.191    layer3_inst/layer3_N0_inst/M4[1]_INST_0_i_6_n_0
    SLICE_X131Y179       MUXF7 (Prop_F7MUX_AB_SLICEL_I1_O)
                                                      0.057     2.248 r  layer3_inst/layer3_N0_inst/M4[1]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     2.248    layer3_inst/layer3_N0_inst/M4[1]_INST_0_i_2_n_0
    SLICE_X131Y179       MUXF8 (Prop_F8MUX_BOT_SLICEL_I1_O)
                                                      0.026     2.274 r  layer3_inst/layer3_N0_inst/M4[1]_INST_0/O
                         net (fo=0)                   0.040     2.314    M4[1]
                                                                      r  M4[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 layer3_reg/data_out_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            M4[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.422ns  (logic 0.082ns (19.431%)  route 0.340ns (80.569%))
  Logic Levels:           3  (LUT5=1 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1344, unset)         0.013     0.013    layer3_reg/clk
    SLICE_X134Y224       FDRE                                         r  layer3_reg/data_out_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y224       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.052 r  layer3_reg/data_out_reg[16]/Q
                         net (fo=9, routed)           0.317     0.369    layer3_inst/layer3_N0_inst/M3w[8]
    SLICE_X131Y179       LUT5 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.022     0.391 r  layer3_inst/layer3_N0_inst/M4[1]_INST_0_i_4/O
                         net (fo=1, routed)           0.008     0.399    layer3_inst/layer3_N0_inst/M4[1]_INST_0_i_4_n_0
    SLICE_X131Y179       MUXF7 (Prop_F7MUX_CD_SLICEL_I1_O)
                                                      0.010     0.409 r  layer3_inst/layer3_N0_inst/M4[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     0.409    layer3_inst/layer3_N0_inst/M4[1]_INST_0_i_1_n_0
    SLICE_X131Y179       MUXF8 (Prop_F8MUX_BOT_SLICEL_I0_O)
                                                      0.011     0.420 r  layer3_inst/layer3_N0_inst/M4[1]_INST_0/O
                         net (fo=0)                   0.015     0.435    M4[1]
                                                                      r  M4[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 layer3_reg/data_out_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            M4[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.469ns  (logic 0.053ns (11.301%)  route 0.416ns (88.699%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1344, unset)         0.013     0.013    layer3_reg/clk
    SLICE_X122Y219       FDRE                                         r  layer3_reg/data_out_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y219       FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     0.051 r  layer3_reg/data_out_reg[19]/Q
                         net (fo=2, routed)           0.416     0.467    layer3_inst/layer3_N0_inst/M3w[11]
    SLICE_X131Y176       LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.015     0.482 r  layer3_inst/layer3_N0_inst/M4[0]_INST_0/O
                         net (fo=0)                   0.000     0.482    M4[0]
                                                                      r  M4[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay          1719 Endpoints
Min Delay          1719 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 M0[100]
                            (input port)
  Destination:            layer0_reg/data_out_reg[100]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  M0[100] (IN)
                         net (fo=0)                   0.000     0.000    layer0_reg/M0[73]
    SLICE_X127Y231       FDRE                                         r  layer0_reg/data_out_reg[100]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1344, unset)         0.020     0.020    layer0_reg/clk
    SLICE_X127Y231       FDRE                                         r  layer0_reg/data_out_reg[100]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            layer0_reg/data_out_reg[100]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  rst (IN)
                         net (fo=1344, unset)         0.000     0.000    layer0_reg/rst
    SLICE_X127Y231       FDRE                                         r  layer0_reg/data_out_reg[100]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1344, unset)         0.020     0.020    layer0_reg/clk
    SLICE_X127Y231       FDRE                                         r  layer0_reg/data_out_reg[100]/C

Slack:                    inf
  Source:                 M0[102]
                            (input port)
  Destination:            layer0_reg/data_out_reg[102]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  M0[102] (IN)
                         net (fo=0)                   0.000     0.000    layer0_reg/M0[74]
    SLICE_X132Y222       FDRE                                         r  layer0_reg/data_out_reg[102]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1344, unset)         0.020     0.020    layer0_reg/clk
    SLICE_X132Y222       FDRE                                         r  layer0_reg/data_out_reg[102]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            layer0_reg/data_out_reg[102]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  rst (IN)
                         net (fo=1344, unset)         0.000     0.000    layer0_reg/rst
    SLICE_X132Y222       FDRE                                         r  layer0_reg/data_out_reg[102]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1344, unset)         0.020     0.020    layer0_reg/clk
    SLICE_X132Y222       FDRE                                         r  layer0_reg/data_out_reg[102]/C

Slack:                    inf
  Source:                 M0[103]
                            (input port)
  Destination:            layer0_reg/data_out_reg[103]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  M0[103] (IN)
                         net (fo=0)                   0.000     0.000    layer0_reg/M0[75]
    SLICE_X127Y229       FDRE                                         r  layer0_reg/data_out_reg[103]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1344, unset)         0.020     0.020    layer0_reg/clk
    SLICE_X127Y229       FDRE                                         r  layer0_reg/data_out_reg[103]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            layer0_reg/data_out_reg[103]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  rst (IN)
                         net (fo=1344, unset)         0.000     0.000    layer0_reg/rst
    SLICE_X127Y229       FDRE                                         r  layer0_reg/data_out_reg[103]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1344, unset)         0.020     0.020    layer0_reg/clk
    SLICE_X127Y229       FDRE                                         r  layer0_reg/data_out_reg[103]/C

Slack:                    inf
  Source:                 M0[106]
                            (input port)
  Destination:            layer0_reg/data_out_reg[106]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  M0[106] (IN)
                         net (fo=0)                   0.000     0.000    layer0_reg/M0[76]
    SLICE_X130Y215       FDRE                                         r  layer0_reg/data_out_reg[106]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1344, unset)         0.020     0.020    layer0_reg/clk
    SLICE_X130Y215       FDRE                                         r  layer0_reg/data_out_reg[106]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            layer0_reg/data_out_reg[106]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  rst (IN)
                         net (fo=1344, unset)         0.000     0.000    layer0_reg/rst
    SLICE_X130Y215       FDRE                                         r  layer0_reg/data_out_reg[106]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1344, unset)         0.020     0.020    layer0_reg/clk
    SLICE_X130Y215       FDRE                                         r  layer0_reg/data_out_reg[106]/C

Slack:                    inf
  Source:                 M0[108]
                            (input port)
  Destination:            layer0_reg/data_out_reg[108]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  M0[108] (IN)
                         net (fo=0)                   0.000     0.000    layer0_reg/M0[77]
    SLICE_X123Y231       FDRE                                         r  layer0_reg/data_out_reg[108]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1344, unset)         0.020     0.020    layer0_reg/clk
    SLICE_X123Y231       FDRE                                         r  layer0_reg/data_out_reg[108]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            layer0_reg/data_out_reg[108]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  rst (IN)
                         net (fo=1344, unset)         0.000     0.000    layer0_reg/rst
    SLICE_X123Y231       FDRE                                         r  layer0_reg/data_out_reg[108]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1344, unset)         0.020     0.020    layer0_reg/clk
    SLICE_X123Y231       FDRE                                         r  layer0_reg/data_out_reg[108]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 M0[100]
                            (input port)
  Destination:            layer0_reg/data_out_reg[100]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  M0[100] (IN)
                         net (fo=0)                   0.000     0.000    layer0_reg/M0[73]
    SLICE_X127Y231       FDRE                                         r  layer0_reg/data_out_reg[100]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1344, unset)         0.029     0.029    layer0_reg/clk
    SLICE_X127Y231       FDRE                                         r  layer0_reg/data_out_reg[100]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            layer0_reg/data_out_reg[100]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  rst (IN)
                         net (fo=1344, unset)         0.000     0.000    layer0_reg/rst
    SLICE_X127Y231       FDRE                                         r  layer0_reg/data_out_reg[100]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1344, unset)         0.029     0.029    layer0_reg/clk
    SLICE_X127Y231       FDRE                                         r  layer0_reg/data_out_reg[100]/C

Slack:                    inf
  Source:                 M0[102]
                            (input port)
  Destination:            layer0_reg/data_out_reg[102]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  M0[102] (IN)
                         net (fo=0)                   0.000     0.000    layer0_reg/M0[74]
    SLICE_X132Y222       FDRE                                         r  layer0_reg/data_out_reg[102]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1344, unset)         0.029     0.029    layer0_reg/clk
    SLICE_X132Y222       FDRE                                         r  layer0_reg/data_out_reg[102]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            layer0_reg/data_out_reg[102]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  rst (IN)
                         net (fo=1344, unset)         0.000     0.000    layer0_reg/rst
    SLICE_X132Y222       FDRE                                         r  layer0_reg/data_out_reg[102]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1344, unset)         0.029     0.029    layer0_reg/clk
    SLICE_X132Y222       FDRE                                         r  layer0_reg/data_out_reg[102]/C

Slack:                    inf
  Source:                 M0[103]
                            (input port)
  Destination:            layer0_reg/data_out_reg[103]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  M0[103] (IN)
                         net (fo=0)                   0.000     0.000    layer0_reg/M0[75]
    SLICE_X127Y229       FDRE                                         r  layer0_reg/data_out_reg[103]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1344, unset)         0.029     0.029    layer0_reg/clk
    SLICE_X127Y229       FDRE                                         r  layer0_reg/data_out_reg[103]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            layer0_reg/data_out_reg[103]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  rst (IN)
                         net (fo=1344, unset)         0.000     0.000    layer0_reg/rst
    SLICE_X127Y229       FDRE                                         r  layer0_reg/data_out_reg[103]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1344, unset)         0.029     0.029    layer0_reg/clk
    SLICE_X127Y229       FDRE                                         r  layer0_reg/data_out_reg[103]/C

Slack:                    inf
  Source:                 M0[106]
                            (input port)
  Destination:            layer0_reg/data_out_reg[106]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  M0[106] (IN)
                         net (fo=0)                   0.000     0.000    layer0_reg/M0[76]
    SLICE_X130Y215       FDRE                                         r  layer0_reg/data_out_reg[106]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1344, unset)         0.029     0.029    layer0_reg/clk
    SLICE_X130Y215       FDRE                                         r  layer0_reg/data_out_reg[106]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            layer0_reg/data_out_reg[106]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  rst (IN)
                         net (fo=1344, unset)         0.000     0.000    layer0_reg/rst
    SLICE_X130Y215       FDRE                                         r  layer0_reg/data_out_reg[106]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1344, unset)         0.029     0.029    layer0_reg/clk
    SLICE_X130Y215       FDRE                                         r  layer0_reg/data_out_reg[106]/C

Slack:                    inf
  Source:                 M0[108]
                            (input port)
  Destination:            layer0_reg/data_out_reg[108]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  M0[108] (IN)
                         net (fo=0)                   0.000     0.000    layer0_reg/M0[77]
    SLICE_X123Y231       FDRE                                         r  layer0_reg/data_out_reg[108]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1344, unset)         0.029     0.029    layer0_reg/clk
    SLICE_X123Y231       FDRE                                         r  layer0_reg/data_out_reg[108]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            layer0_reg/data_out_reg[108]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  rst (IN)
                         net (fo=1344, unset)         0.000     0.000    layer0_reg/rst
    SLICE_X123Y231       FDRE                                         r  layer0_reg/data_out_reg[108]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1344, unset)         0.029     0.029    layer0_reg/clk
    SLICE_X123Y231       FDRE                                         r  layer0_reg/data_out_reg[108]/C





