#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Fri Dec 20 17:13:28 2019
# Process ID: 8040
# Current directory: E:/GitHub/2019fall_digital_design_project/VGA2.runs/clk_VGA_synth_1
# Command line: vivado.exe -log clk_VGA.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source clk_VGA.tcl
# Log file: E:/GitHub/2019fall_digital_design_project/VGA2.runs/clk_VGA_synth_1/clk_VGA.vds
# Journal file: E:/GitHub/2019fall_digital_design_project/VGA2.runs/clk_VGA_synth_1\vivado.jou
#-----------------------------------------------------------
source clk_VGA.tcl -notrace
