{"vcs1":{"timestamp_begin":1684310719.184561419, "rt":1.40, "ut":0.39, "st":0.21}}
{"vcselab":{"timestamp_begin":1684310720.680170247, "rt":1.23, "ut":0.44, "st":0.18}}
{"link":{"timestamp_begin":1684310721.982268172, "rt":0.46, "ut":0.22, "st":0.16}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1684310718.525791304}
{"VCS_COMP_START_TIME": 1684310718.525791304}
{"VCS_COMP_END_TIME": 1684310724.037265927}
{"VCS_USER_OPTIONS": "testbench.v SRAM.v -full64 -R -debug_access+all +v2k +neg_tchk"}
{"vcs1": {"peak_mem": 330604}}
{"stitch_vcselab": {"peak_mem": 211968}}
