
Lab3Exercises.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000028e4  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000003c  080029f0  080029f0  000129f0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002a2c  08002a2c  0002005c  2**0
                  CONTENTS
  4 .ARM          00000000  08002a2c  08002a2c  0002005c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08002a2c  08002a2c  0002005c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002a2c  08002a2c  00012a2c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002a30  08002a30  00012a30  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000005c  20000000  08002a34  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000009c  2000005c  08002a90  0002005c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200000f8  08002a90  000200f8  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0002005c  2**0
                  CONTENTS, READONLY
 12 .debug_info   000097da  00000000  00000000  00020085  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001b64  00000000  00000000  0002985f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000a88  00000000  00000000  0002b3c8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000980  00000000  00000000  0002be50  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00001a47  00000000  00000000  0002c7d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000bb73  00000000  00000000  0002e217  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000825c5  00000000  00000000  00039d8a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000bc34f  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000294c  00000000  00000000  000bc3a4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	2000005c 	.word	0x2000005c
 8000128:	00000000 	.word	0x00000000
 800012c:	080029d8 	.word	0x080029d8

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000060 	.word	0x20000060
 8000148:	080029d8 	.word	0x080029d8

0800014c <FSMLightModification>:
 */

#include "FSMLightModification.h"

void FSMLightModification()
{
 800014c:	b580      	push	{r7, lr}
 800014e:	af00      	add	r7, sp, #0
	switch(status)
 8000150:	4b8b      	ldr	r3, [pc, #556]	; (8000380 <FSMLightModification+0x234>)
 8000152:	681b      	ldr	r3, [r3, #0]
 8000154:	2b2c      	cmp	r3, #44	; 0x2c
 8000156:	d054      	beq.n	8000202 <FSMLightModification+0xb6>
 8000158:	2b2c      	cmp	r3, #44	; 0x2c
 800015a:	f300 8107 	bgt.w	800036c <FSMLightModification+0x220>
 800015e:	2b2a      	cmp	r3, #42	; 0x2a
 8000160:	d003      	beq.n	800016a <FSMLightModification+0x1e>
 8000162:	2b2b      	cmp	r3, #43	; 0x2b
 8000164:	f000 8098 	beq.w	8000298 <FSMLightModification+0x14c>
				}
			}
		}
		break;
	default:
		break;
 8000168:	e100      	b.n	800036c <FSMLightModification+0x220>
		if(timer4_flag == 1)
 800016a:	4b86      	ldr	r3, [pc, #536]	; (8000384 <FSMLightModification+0x238>)
 800016c:	681b      	ldr	r3, [r3, #0]
 800016e:	2b01      	cmp	r3, #1
 8000170:	d10a      	bne.n	8000188 <FSMLightModification+0x3c>
			setTimer4(25);
 8000172:	2019      	movs	r0, #25
 8000174:	f001 f846 	bl	8001204 <setTimer4>
			HAL_GPIO_TogglePin(RED_LED_GPIO_Port, RED_LED_Pin);
 8000178:	2120      	movs	r1, #32
 800017a:	4883      	ldr	r0, [pc, #524]	; (8000388 <FSMLightModification+0x23c>)
 800017c:	f001 fc23 	bl	80019c6 <HAL_GPIO_TogglePin>
			HAL_GPIO_TogglePin(RED_LED1_GPIO_Port, RED_LED1_Pin);
 8000180:	2104      	movs	r1, #4
 8000182:	4881      	ldr	r0, [pc, #516]	; (8000388 <FSMLightModification+0x23c>)
 8000184:	f001 fc1f 	bl	80019c6 <HAL_GPIO_TogglePin>
		if(timer2_flag == 1)
 8000188:	4b80      	ldr	r3, [pc, #512]	; (800038c <FSMLightModification+0x240>)
 800018a:	681b      	ldr	r3, [r3, #0]
 800018c:	2b01      	cmp	r3, #1
 800018e:	d113      	bne.n	80001b8 <FSMLightModification+0x6c>
			setTimer2(scan_led_time);
 8000190:	4b7f      	ldr	r3, [pc, #508]	; (8000390 <FSMLightModification+0x244>)
 8000192:	681b      	ldr	r3, [r3, #0]
 8000194:	4618      	mov	r0, r3
 8000196:	f001 f80d 	bl	80011b4 <setTimer2>
			if(count > 3)
 800019a:	4b7e      	ldr	r3, [pc, #504]	; (8000394 <FSMLightModification+0x248>)
 800019c:	681b      	ldr	r3, [r3, #0]
 800019e:	2b03      	cmp	r3, #3
 80001a0:	dd02      	ble.n	80001a8 <FSMLightModification+0x5c>
				count = 0;
 80001a2:	4b7c      	ldr	r3, [pc, #496]	; (8000394 <FSMLightModification+0x248>)
 80001a4:	2200      	movs	r2, #0
 80001a6:	601a      	str	r2, [r3, #0]
			sevenSegDisplay(count++);
 80001a8:	4b7a      	ldr	r3, [pc, #488]	; (8000394 <FSMLightModification+0x248>)
 80001aa:	681b      	ldr	r3, [r3, #0]
 80001ac:	1c5a      	adds	r2, r3, #1
 80001ae:	4979      	ldr	r1, [pc, #484]	; (8000394 <FSMLightModification+0x248>)
 80001b0:	600a      	str	r2, [r1, #0]
 80001b2:	4618      	mov	r0, r3
 80001b4:	f000 fdc4 	bl	8000d40 <sevenSegDisplay>
		if(isButton2Pressed() == 1)
 80001b8:	f000 fbc0 	bl	800093c <isButton2Pressed>
 80001bc:	4603      	mov	r3, r0
 80001be:	2b01      	cmp	r3, #1
 80001c0:	d10c      	bne.n	80001dc <FSMLightModification+0x90>
			resetInitialState();
 80001c2:	f000 fe27 	bl	8000e14 <resetInitialState>
			red_time++;
 80001c6:	4b74      	ldr	r3, [pc, #464]	; (8000398 <FSMLightModification+0x24c>)
 80001c8:	681b      	ldr	r3, [r3, #0]
 80001ca:	3301      	adds	r3, #1
 80001cc:	4a72      	ldr	r2, [pc, #456]	; (8000398 <FSMLightModification+0x24c>)
 80001ce:	6013      	str	r3, [r2, #0]
			setLedBuffer(red_time, 1);
 80001d0:	4b71      	ldr	r3, [pc, #452]	; (8000398 <FSMLightModification+0x24c>)
 80001d2:	681b      	ldr	r3, [r3, #0]
 80001d4:	2101      	movs	r1, #1
 80001d6:	4618      	mov	r0, r3
 80001d8:	f000 fd4a 	bl	8000c70 <setLedBuffer>
		if(isButton3Pressed() == 1)
 80001dc:	f000 fbcc 	bl	8000978 <isButton3Pressed>
 80001e0:	4603      	mov	r3, r0
 80001e2:	2b01      	cmp	r3, #1
 80001e4:	f040 80c4 	bne.w	8000370 <FSMLightModification+0x224>
			resetInitialState();
 80001e8:	f000 fe14 	bl	8000e14 <resetInitialState>
			status = MODIFY_YELLOW;	//next mode
 80001ec:	4b64      	ldr	r3, [pc, #400]	; (8000380 <FSMLightModification+0x234>)
 80001ee:	2222      	movs	r2, #34	; 0x22
 80001f0:	601a      	str	r2, [r3, #0]
			setTimer4(25);
 80001f2:	2019      	movs	r0, #25
 80001f4:	f001 f806 	bl	8001204 <setTimer4>
			setLedBuffer(0, 2);
 80001f8:	2102      	movs	r1, #2
 80001fa:	2000      	movs	r0, #0
 80001fc:	f000 fd38 	bl	8000c70 <setLedBuffer>
		break;
 8000200:	e0b6      	b.n	8000370 <FSMLightModification+0x224>
		if(timer4_flag == 1)
 8000202:	4b60      	ldr	r3, [pc, #384]	; (8000384 <FSMLightModification+0x238>)
 8000204:	681b      	ldr	r3, [r3, #0]
 8000206:	2b01      	cmp	r3, #1
 8000208:	d10a      	bne.n	8000220 <FSMLightModification+0xd4>
			setTimer4(25);
 800020a:	2019      	movs	r0, #25
 800020c:	f000 fffa 	bl	8001204 <setTimer4>
			HAL_GPIO_TogglePin(YELLOW_LED_GPIO_Port, YELLOW_LED_Pin);
 8000210:	2180      	movs	r1, #128	; 0x80
 8000212:	485d      	ldr	r0, [pc, #372]	; (8000388 <FSMLightModification+0x23c>)
 8000214:	f001 fbd7 	bl	80019c6 <HAL_GPIO_TogglePin>
			HAL_GPIO_TogglePin(YELLOW_LED1_GPIO_Port, YELLOW_LED1_Pin);
 8000218:	2110      	movs	r1, #16
 800021a:	485b      	ldr	r0, [pc, #364]	; (8000388 <FSMLightModification+0x23c>)
 800021c:	f001 fbd3 	bl	80019c6 <HAL_GPIO_TogglePin>
		if(timer2_flag == 1)
 8000220:	4b5a      	ldr	r3, [pc, #360]	; (800038c <FSMLightModification+0x240>)
 8000222:	681b      	ldr	r3, [r3, #0]
 8000224:	2b01      	cmp	r3, #1
 8000226:	d113      	bne.n	8000250 <FSMLightModification+0x104>
			setTimer2(scan_led_time);
 8000228:	4b59      	ldr	r3, [pc, #356]	; (8000390 <FSMLightModification+0x244>)
 800022a:	681b      	ldr	r3, [r3, #0]
 800022c:	4618      	mov	r0, r3
 800022e:	f000 ffc1 	bl	80011b4 <setTimer2>
			if(count > 3)
 8000232:	4b58      	ldr	r3, [pc, #352]	; (8000394 <FSMLightModification+0x248>)
 8000234:	681b      	ldr	r3, [r3, #0]
 8000236:	2b03      	cmp	r3, #3
 8000238:	dd02      	ble.n	8000240 <FSMLightModification+0xf4>
				count = 0;
 800023a:	4b56      	ldr	r3, [pc, #344]	; (8000394 <FSMLightModification+0x248>)
 800023c:	2200      	movs	r2, #0
 800023e:	601a      	str	r2, [r3, #0]
			sevenSegDisplay(count++);
 8000240:	4b54      	ldr	r3, [pc, #336]	; (8000394 <FSMLightModification+0x248>)
 8000242:	681b      	ldr	r3, [r3, #0]
 8000244:	1c5a      	adds	r2, r3, #1
 8000246:	4953      	ldr	r1, [pc, #332]	; (8000394 <FSMLightModification+0x248>)
 8000248:	600a      	str	r2, [r1, #0]
 800024a:	4618      	mov	r0, r3
 800024c:	f000 fd78 	bl	8000d40 <sevenSegDisplay>
		if(isButton2Pressed() == 1)
 8000250:	f000 fb74 	bl	800093c <isButton2Pressed>
 8000254:	4603      	mov	r3, r0
 8000256:	2b01      	cmp	r3, #1
 8000258:	d10c      	bne.n	8000274 <FSMLightModification+0x128>
			resetInitialState();
 800025a:	f000 fddb 	bl	8000e14 <resetInitialState>
			yellow_time++;
 800025e:	4b4f      	ldr	r3, [pc, #316]	; (800039c <FSMLightModification+0x250>)
 8000260:	681b      	ldr	r3, [r3, #0]
 8000262:	3301      	adds	r3, #1
 8000264:	4a4d      	ldr	r2, [pc, #308]	; (800039c <FSMLightModification+0x250>)
 8000266:	6013      	str	r3, [r2, #0]
			setLedBuffer(yellow_time, 2);
 8000268:	4b4c      	ldr	r3, [pc, #304]	; (800039c <FSMLightModification+0x250>)
 800026a:	681b      	ldr	r3, [r3, #0]
 800026c:	2102      	movs	r1, #2
 800026e:	4618      	mov	r0, r3
 8000270:	f000 fcfe 	bl	8000c70 <setLedBuffer>
		if(isButton3Pressed() == 1)
 8000274:	f000 fb80 	bl	8000978 <isButton3Pressed>
 8000278:	4603      	mov	r3, r0
 800027a:	2b01      	cmp	r3, #1
 800027c:	d17a      	bne.n	8000374 <FSMLightModification+0x228>
			resetInitialState();
 800027e:	f000 fdc9 	bl	8000e14 <resetInitialState>
			status = MODIFY_GREEN;	//next mode
 8000282:	4b3f      	ldr	r3, [pc, #252]	; (8000380 <FSMLightModification+0x234>)
 8000284:	2221      	movs	r2, #33	; 0x21
 8000286:	601a      	str	r2, [r3, #0]
			setTimer4(25);
 8000288:	2019      	movs	r0, #25
 800028a:	f000 ffbb 	bl	8001204 <setTimer4>
			setLedBuffer(0, 3);
 800028e:	2103      	movs	r1, #3
 8000290:	2000      	movs	r0, #0
 8000292:	f000 fced 	bl	8000c70 <setLedBuffer>
		break;
 8000296:	e06d      	b.n	8000374 <FSMLightModification+0x228>
		if(timer4_flag == 1)
 8000298:	4b3a      	ldr	r3, [pc, #232]	; (8000384 <FSMLightModification+0x238>)
 800029a:	681b      	ldr	r3, [r3, #0]
 800029c:	2b01      	cmp	r3, #1
 800029e:	d10a      	bne.n	80002b6 <FSMLightModification+0x16a>
			setTimer4(25);
 80002a0:	2019      	movs	r0, #25
 80002a2:	f000 ffaf 	bl	8001204 <setTimer4>
			HAL_GPIO_TogglePin(GREEN_LED_GPIO_Port, GREEN_LED_Pin);
 80002a6:	2140      	movs	r1, #64	; 0x40
 80002a8:	4837      	ldr	r0, [pc, #220]	; (8000388 <FSMLightModification+0x23c>)
 80002aa:	f001 fb8c 	bl	80019c6 <HAL_GPIO_TogglePin>
			HAL_GPIO_TogglePin(GREEN_LED1_GPIO_Port, GREEN_LED1_Pin);
 80002ae:	2108      	movs	r1, #8
 80002b0:	4835      	ldr	r0, [pc, #212]	; (8000388 <FSMLightModification+0x23c>)
 80002b2:	f001 fb88 	bl	80019c6 <HAL_GPIO_TogglePin>
		if(timer2_flag == 1)
 80002b6:	4b35      	ldr	r3, [pc, #212]	; (800038c <FSMLightModification+0x240>)
 80002b8:	681b      	ldr	r3, [r3, #0]
 80002ba:	2b01      	cmp	r3, #1
 80002bc:	d113      	bne.n	80002e6 <FSMLightModification+0x19a>
			setTimer2(scan_led_time);
 80002be:	4b34      	ldr	r3, [pc, #208]	; (8000390 <FSMLightModification+0x244>)
 80002c0:	681b      	ldr	r3, [r3, #0]
 80002c2:	4618      	mov	r0, r3
 80002c4:	f000 ff76 	bl	80011b4 <setTimer2>
			if(count > 3)
 80002c8:	4b32      	ldr	r3, [pc, #200]	; (8000394 <FSMLightModification+0x248>)
 80002ca:	681b      	ldr	r3, [r3, #0]
 80002cc:	2b03      	cmp	r3, #3
 80002ce:	dd02      	ble.n	80002d6 <FSMLightModification+0x18a>
				count = 0;
 80002d0:	4b30      	ldr	r3, [pc, #192]	; (8000394 <FSMLightModification+0x248>)
 80002d2:	2200      	movs	r2, #0
 80002d4:	601a      	str	r2, [r3, #0]
			sevenSegDisplay(count++);
 80002d6:	4b2f      	ldr	r3, [pc, #188]	; (8000394 <FSMLightModification+0x248>)
 80002d8:	681b      	ldr	r3, [r3, #0]
 80002da:	1c5a      	adds	r2, r3, #1
 80002dc:	492d      	ldr	r1, [pc, #180]	; (8000394 <FSMLightModification+0x248>)
 80002de:	600a      	str	r2, [r1, #0]
 80002e0:	4618      	mov	r0, r3
 80002e2:	f000 fd2d 	bl	8000d40 <sevenSegDisplay>
		if(isButton2Pressed() == 1)
 80002e6:	f000 fb29 	bl	800093c <isButton2Pressed>
 80002ea:	4603      	mov	r3, r0
 80002ec:	2b01      	cmp	r3, #1
 80002ee:	d10c      	bne.n	800030a <FSMLightModification+0x1be>
			resetInitialState();
 80002f0:	f000 fd90 	bl	8000e14 <resetInitialState>
			green_time++;
 80002f4:	4b2a      	ldr	r3, [pc, #168]	; (80003a0 <FSMLightModification+0x254>)
 80002f6:	681b      	ldr	r3, [r3, #0]
 80002f8:	3301      	adds	r3, #1
 80002fa:	4a29      	ldr	r2, [pc, #164]	; (80003a0 <FSMLightModification+0x254>)
 80002fc:	6013      	str	r3, [r2, #0]
			setLedBuffer(green_time, 3);
 80002fe:	4b28      	ldr	r3, [pc, #160]	; (80003a0 <FSMLightModification+0x254>)
 8000300:	681b      	ldr	r3, [r3, #0]
 8000302:	2103      	movs	r1, #3
 8000304:	4618      	mov	r0, r3
 8000306:	f000 fcb3 	bl	8000c70 <setLedBuffer>
		if(isButton3Pressed() == 1)
 800030a:	f000 fb35 	bl	8000978 <isButton3Pressed>
 800030e:	4603      	mov	r3, r0
 8000310:	2b01      	cmp	r3, #1
 8000312:	d131      	bne.n	8000378 <FSMLightModification+0x22c>
			if(red_time == green_time+yellow_time)
 8000314:	4b22      	ldr	r3, [pc, #136]	; (80003a0 <FSMLightModification+0x254>)
 8000316:	681a      	ldr	r2, [r3, #0]
 8000318:	4b20      	ldr	r3, [pc, #128]	; (800039c <FSMLightModification+0x250>)
 800031a:	681b      	ldr	r3, [r3, #0]
 800031c:	441a      	add	r2, r3
 800031e:	4b1e      	ldr	r3, [pc, #120]	; (8000398 <FSMLightModification+0x24c>)
 8000320:	681b      	ldr	r3, [r3, #0]
 8000322:	429a      	cmp	r2, r3
 8000324:	d103      	bne.n	800032e <FSMLightModification+0x1e2>
				status = NORMAL_MODE;
 8000326:	4b16      	ldr	r3, [pc, #88]	; (8000380 <FSMLightModification+0x234>)
 8000328:	2215      	movs	r2, #21
 800032a:	601a      	str	r2, [r3, #0]
		break;
 800032c:	e024      	b.n	8000378 <FSMLightModification+0x22c>
				if(red_time > green_time+yellow_time)
 800032e:	4b1c      	ldr	r3, [pc, #112]	; (80003a0 <FSMLightModification+0x254>)
 8000330:	681a      	ldr	r2, [r3, #0]
 8000332:	4b1a      	ldr	r3, [pc, #104]	; (800039c <FSMLightModification+0x250>)
 8000334:	681b      	ldr	r3, [r3, #0]
 8000336:	441a      	add	r2, r3
 8000338:	4b17      	ldr	r3, [pc, #92]	; (8000398 <FSMLightModification+0x24c>)
 800033a:	681b      	ldr	r3, [r3, #0]
 800033c:	429a      	cmp	r2, r3
 800033e:	da0a      	bge.n	8000356 <FSMLightModification+0x20a>
					green_time = red_time - yellow_time;
 8000340:	4b15      	ldr	r3, [pc, #84]	; (8000398 <FSMLightModification+0x24c>)
 8000342:	681a      	ldr	r2, [r3, #0]
 8000344:	4b15      	ldr	r3, [pc, #84]	; (800039c <FSMLightModification+0x250>)
 8000346:	681b      	ldr	r3, [r3, #0]
 8000348:	1ad3      	subs	r3, r2, r3
 800034a:	4a15      	ldr	r2, [pc, #84]	; (80003a0 <FSMLightModification+0x254>)
 800034c:	6013      	str	r3, [r2, #0]
					status = NORMAL_MODE;
 800034e:	4b0c      	ldr	r3, [pc, #48]	; (8000380 <FSMLightModification+0x234>)
 8000350:	2215      	movs	r2, #21
 8000352:	601a      	str	r2, [r3, #0]
		break;
 8000354:	e010      	b.n	8000378 <FSMLightModification+0x22c>
					red_time = green_time + yellow_time;
 8000356:	4b12      	ldr	r3, [pc, #72]	; (80003a0 <FSMLightModification+0x254>)
 8000358:	681a      	ldr	r2, [r3, #0]
 800035a:	4b10      	ldr	r3, [pc, #64]	; (800039c <FSMLightModification+0x250>)
 800035c:	681b      	ldr	r3, [r3, #0]
 800035e:	4413      	add	r3, r2
 8000360:	4a0d      	ldr	r2, [pc, #52]	; (8000398 <FSMLightModification+0x24c>)
 8000362:	6013      	str	r3, [r2, #0]
					status = NORMAL_MODE;
 8000364:	4b06      	ldr	r3, [pc, #24]	; (8000380 <FSMLightModification+0x234>)
 8000366:	2215      	movs	r2, #21
 8000368:	601a      	str	r2, [r3, #0]
		break;
 800036a:	e005      	b.n	8000378 <FSMLightModification+0x22c>
		break;
 800036c:	bf00      	nop
 800036e:	e004      	b.n	800037a <FSMLightModification+0x22e>
		break;
 8000370:	bf00      	nop
 8000372:	e002      	b.n	800037a <FSMLightModification+0x22e>
		break;
 8000374:	bf00      	nop
 8000376:	e000      	b.n	800037a <FSMLightModification+0x22e>
		break;
 8000378:	bf00      	nop
	}
}
 800037a:	bf00      	nop
 800037c:	bd80      	pop	{r7, pc}
 800037e:	bf00      	nop
 8000380:	20000088 	.word	0x20000088
 8000384:	200000a8 	.word	0x200000a8
 8000388:	40010800 	.word	0x40010800
 800038c:	200000a0 	.word	0x200000a0
 8000390:	08002a04 	.word	0x08002a04
 8000394:	20000084 	.word	0x20000084
 8000398:	20000044 	.word	0x20000044
 800039c:	2000004c 	.word	0x2000004c
 80003a0:	20000048 	.word	0x20000048

080003a4 <FSMModificationModeRun>:
#include "FSMModificationMode.h"



void FSMModificationModeRun()
{
 80003a4:	b580      	push	{r7, lr}
 80003a6:	af00      	add	r7, sp, #0
	switch(status)
 80003a8:	4b9e      	ldr	r3, [pc, #632]	; (8000624 <FSMModificationModeRun+0x280>)
 80003aa:	681b      	ldr	r3, [r3, #0]
 80003ac:	3b1f      	subs	r3, #31
 80003ae:	2b03      	cmp	r3, #3
 80003b0:	f200 812e 	bhi.w	8000610 <FSMModificationModeRun+0x26c>
 80003b4:	a201      	add	r2, pc, #4	; (adr r2, 80003bc <FSMModificationModeRun+0x18>)
 80003b6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80003ba:	bf00      	nop
 80003bc:	080003cd 	.word	0x080003cd
 80003c0:	080003f7 	.word	0x080003f7
 80003c4:	08000537 	.word	0x08000537
 80003c8:	08000497 	.word	0x08000497
	{
	case MODIFICATION_MODE:
		resetInitialState();	// reset all all the varialbles thats affect FSMModificationModeRun
 80003cc:	f000 fd22 	bl	8000e14 <resetInitialState>

		status = MODIFY_RED;	// next mode
 80003d0:	4b94      	ldr	r3, [pc, #592]	; (8000624 <FSMModificationModeRun+0x280>)
 80003d2:	2220      	movs	r2, #32
 80003d4:	601a      	str	r2, [r3, #0]
		//led blinky for 2hz
		setTimer4(25);
 80003d6:	2019      	movs	r0, #25
 80003d8:	f000 ff14 	bl	8001204 <setTimer4>

		// initial setting led 7 seg
		setLedBuffer(0, 1);
 80003dc:	2101      	movs	r1, #1
 80003de:	2000      	movs	r0, #0
 80003e0:	f000 fc46 	bl	8000c70 <setLedBuffer>
		setTimer2(scan_led_time);
 80003e4:	4b90      	ldr	r3, [pc, #576]	; (8000628 <FSMModificationModeRun+0x284>)
 80003e6:	681b      	ldr	r3, [r3, #0]
 80003e8:	4618      	mov	r0, r3
 80003ea:	f000 fee3 	bl	80011b4 <setTimer2>
		timer2_flag = 1;	//run 7 seg led imediately
 80003ee:	4b8f      	ldr	r3, [pc, #572]	; (800062c <FSMModificationModeRun+0x288>)
 80003f0:	2201      	movs	r2, #1
 80003f2:	601a      	str	r2, [r3, #0]
		break;
 80003f4:	e113      	b.n	800061e <FSMModificationModeRun+0x27a>

	case MODIFY_RED:
		if(timer4_flag == 1)
 80003f6:	4b8e      	ldr	r3, [pc, #568]	; (8000630 <FSMModificationModeRun+0x28c>)
 80003f8:	681b      	ldr	r3, [r3, #0]
 80003fa:	2b01      	cmp	r3, #1
 80003fc:	d10a      	bne.n	8000414 <FSMModificationModeRun+0x70>
		{
			setTimer4(25);
 80003fe:	2019      	movs	r0, #25
 8000400:	f000 ff00 	bl	8001204 <setTimer4>
			HAL_GPIO_TogglePin(RED_LED_GPIO_Port, RED_LED_Pin);
 8000404:	2120      	movs	r1, #32
 8000406:	488b      	ldr	r0, [pc, #556]	; (8000634 <FSMModificationModeRun+0x290>)
 8000408:	f001 fadd 	bl	80019c6 <HAL_GPIO_TogglePin>
			HAL_GPIO_TogglePin(RED_LED1_GPIO_Port, RED_LED1_Pin);
 800040c:	2104      	movs	r1, #4
 800040e:	4889      	ldr	r0, [pc, #548]	; (8000634 <FSMModificationModeRun+0x290>)
 8000410:	f001 fad9 	bl	80019c6 <HAL_GPIO_TogglePin>
		}

		if(timer2_flag == 1)
 8000414:	4b85      	ldr	r3, [pc, #532]	; (800062c <FSMModificationModeRun+0x288>)
 8000416:	681b      	ldr	r3, [r3, #0]
 8000418:	2b01      	cmp	r3, #1
 800041a:	d113      	bne.n	8000444 <FSMModificationModeRun+0xa0>
		{
			setTimer2(scan_led_time);
 800041c:	4b82      	ldr	r3, [pc, #520]	; (8000628 <FSMModificationModeRun+0x284>)
 800041e:	681b      	ldr	r3, [r3, #0]
 8000420:	4618      	mov	r0, r3
 8000422:	f000 fec7 	bl	80011b4 <setTimer2>
			if(count > 3)
 8000426:	4b84      	ldr	r3, [pc, #528]	; (8000638 <FSMModificationModeRun+0x294>)
 8000428:	681b      	ldr	r3, [r3, #0]
 800042a:	2b03      	cmp	r3, #3
 800042c:	dd02      	ble.n	8000434 <FSMModificationModeRun+0x90>
			{
				count = 0;
 800042e:	4b82      	ldr	r3, [pc, #520]	; (8000638 <FSMModificationModeRun+0x294>)
 8000430:	2200      	movs	r2, #0
 8000432:	601a      	str	r2, [r3, #0]
			}

			sevenSegDisplay(count++);
 8000434:	4b80      	ldr	r3, [pc, #512]	; (8000638 <FSMModificationModeRun+0x294>)
 8000436:	681b      	ldr	r3, [r3, #0]
 8000438:	1c5a      	adds	r2, r3, #1
 800043a:	497f      	ldr	r1, [pc, #508]	; (8000638 <FSMModificationModeRun+0x294>)
 800043c:	600a      	str	r2, [r1, #0]
 800043e:	4618      	mov	r0, r3
 8000440:	f000 fc7e 	bl	8000d40 <sevenSegDisplay>
		}


		if(isButton1Pressed() == 1)
 8000444:	f000 fa5c 	bl	8000900 <isButton1Pressed>
 8000448:	4603      	mov	r3, r0
 800044a:	2b01      	cmp	r3, #1
 800044c:	d10b      	bne.n	8000466 <FSMModificationModeRun+0xc2>
		{
			resetInitialState();
 800044e:	f000 fce1 	bl	8000e14 <resetInitialState>

			status = MODIFY_YELLOW;	//next mode
 8000452:	4b74      	ldr	r3, [pc, #464]	; (8000624 <FSMModificationModeRun+0x280>)
 8000454:	2222      	movs	r2, #34	; 0x22
 8000456:	601a      	str	r2, [r3, #0]
			setTimer4(25);	//blink led 2hz
 8000458:	2019      	movs	r0, #25
 800045a:	f000 fed3 	bl	8001204 <setTimer4>

			// initial setting led 7 seg
			setLedBuffer(0, 2);
 800045e:	2102      	movs	r1, #2
 8000460:	2000      	movs	r0, #0
 8000462:	f000 fc05 	bl	8000c70 <setLedBuffer>
		}

		if(isButton2Pressed() == 1)
 8000466:	f000 fa69 	bl	800093c <isButton2Pressed>
 800046a:	4603      	mov	r3, r0
 800046c:	2b01      	cmp	r3, #1
 800046e:	f040 80d1 	bne.w	8000614 <FSMModificationModeRun+0x270>
		{
			resetInitialState();
 8000472:	f000 fccf 	bl	8000e14 <resetInitialState>

			status = MODIFY_TIME_RED; //next mode
 8000476:	4b6b      	ldr	r3, [pc, #428]	; (8000624 <FSMModificationModeRun+0x280>)
 8000478:	222a      	movs	r2, #42	; 0x2a
 800047a:	601a      	str	r2, [r3, #0]
			setTimer4(25);
 800047c:	2019      	movs	r0, #25
 800047e:	f000 fec1 	bl	8001204 <setTimer4>

			red_time = 1;
 8000482:	4b6e      	ldr	r3, [pc, #440]	; (800063c <FSMModificationModeRun+0x298>)
 8000484:	2201      	movs	r2, #1
 8000486:	601a      	str	r2, [r3, #0]
			setLedBuffer(red_time, 1);
 8000488:	4b6c      	ldr	r3, [pc, #432]	; (800063c <FSMModificationModeRun+0x298>)
 800048a:	681b      	ldr	r3, [r3, #0]
 800048c:	2101      	movs	r1, #1
 800048e:	4618      	mov	r0, r3
 8000490:	f000 fbee 	bl	8000c70 <setLedBuffer>
		}
		break;
 8000494:	e0be      	b.n	8000614 <FSMModificationModeRun+0x270>

	case MODIFY_YELLOW:
		if(timer4_flag == 1)
 8000496:	4b66      	ldr	r3, [pc, #408]	; (8000630 <FSMModificationModeRun+0x28c>)
 8000498:	681b      	ldr	r3, [r3, #0]
 800049a:	2b01      	cmp	r3, #1
 800049c:	d10a      	bne.n	80004b4 <FSMModificationModeRun+0x110>
		{
			setTimer4(25);
 800049e:	2019      	movs	r0, #25
 80004a0:	f000 feb0 	bl	8001204 <setTimer4>

			HAL_GPIO_TogglePin(YELLOW_LED_GPIO_Port, YELLOW_LED_Pin);
 80004a4:	2180      	movs	r1, #128	; 0x80
 80004a6:	4863      	ldr	r0, [pc, #396]	; (8000634 <FSMModificationModeRun+0x290>)
 80004a8:	f001 fa8d 	bl	80019c6 <HAL_GPIO_TogglePin>
			HAL_GPIO_TogglePin(YELLOW_LED1_GPIO_Port, YELLOW_LED1_Pin);
 80004ac:	2110      	movs	r1, #16
 80004ae:	4861      	ldr	r0, [pc, #388]	; (8000634 <FSMModificationModeRun+0x290>)
 80004b0:	f001 fa89 	bl	80019c6 <HAL_GPIO_TogglePin>
		}

		if(timer2_flag == 1)
 80004b4:	4b5d      	ldr	r3, [pc, #372]	; (800062c <FSMModificationModeRun+0x288>)
 80004b6:	681b      	ldr	r3, [r3, #0]
 80004b8:	2b01      	cmp	r3, #1
 80004ba:	d113      	bne.n	80004e4 <FSMModificationModeRun+0x140>
		{
			setTimer2(scan_led_time);
 80004bc:	4b5a      	ldr	r3, [pc, #360]	; (8000628 <FSMModificationModeRun+0x284>)
 80004be:	681b      	ldr	r3, [r3, #0]
 80004c0:	4618      	mov	r0, r3
 80004c2:	f000 fe77 	bl	80011b4 <setTimer2>
			if(count > 3)
 80004c6:	4b5c      	ldr	r3, [pc, #368]	; (8000638 <FSMModificationModeRun+0x294>)
 80004c8:	681b      	ldr	r3, [r3, #0]
 80004ca:	2b03      	cmp	r3, #3
 80004cc:	dd02      	ble.n	80004d4 <FSMModificationModeRun+0x130>
			{
				count = 0;
 80004ce:	4b5a      	ldr	r3, [pc, #360]	; (8000638 <FSMModificationModeRun+0x294>)
 80004d0:	2200      	movs	r2, #0
 80004d2:	601a      	str	r2, [r3, #0]
			}

			sevenSegDisplay(count++);
 80004d4:	4b58      	ldr	r3, [pc, #352]	; (8000638 <FSMModificationModeRun+0x294>)
 80004d6:	681b      	ldr	r3, [r3, #0]
 80004d8:	1c5a      	adds	r2, r3, #1
 80004da:	4957      	ldr	r1, [pc, #348]	; (8000638 <FSMModificationModeRun+0x294>)
 80004dc:	600a      	str	r2, [r1, #0]
 80004de:	4618      	mov	r0, r3
 80004e0:	f000 fc2e 	bl	8000d40 <sevenSegDisplay>
		}

		if(isButton1Pressed() == 1)
 80004e4:	f000 fa0c 	bl	8000900 <isButton1Pressed>
 80004e8:	4603      	mov	r3, r0
 80004ea:	2b01      	cmp	r3, #1
 80004ec:	d10b      	bne.n	8000506 <FSMModificationModeRun+0x162>
		{
			resetInitialState();
 80004ee:	f000 fc91 	bl	8000e14 <resetInitialState>

			status = MODIFY_GREEN;
 80004f2:	4b4c      	ldr	r3, [pc, #304]	; (8000624 <FSMModificationModeRun+0x280>)
 80004f4:	2221      	movs	r2, #33	; 0x21
 80004f6:	601a      	str	r2, [r3, #0]
			setTimer4(25);
 80004f8:	2019      	movs	r0, #25
 80004fa:	f000 fe83 	bl	8001204 <setTimer4>

			setLedBuffer(0, 3);
 80004fe:	2103      	movs	r1, #3
 8000500:	2000      	movs	r0, #0
 8000502:	f000 fbb5 	bl	8000c70 <setLedBuffer>
		}

		if(isButton2Pressed() == 1)
 8000506:	f000 fa19 	bl	800093c <isButton2Pressed>
 800050a:	4603      	mov	r3, r0
 800050c:	2b01      	cmp	r3, #1
 800050e:	f040 8083 	bne.w	8000618 <FSMModificationModeRun+0x274>
		{
			resetInitialState();
 8000512:	f000 fc7f 	bl	8000e14 <resetInitialState>

			status = MODIFY_TIME_YELLOW;
 8000516:	4b43      	ldr	r3, [pc, #268]	; (8000624 <FSMModificationModeRun+0x280>)
 8000518:	222c      	movs	r2, #44	; 0x2c
 800051a:	601a      	str	r2, [r3, #0]
			setTimer4(25);
 800051c:	2019      	movs	r0, #25
 800051e:	f000 fe71 	bl	8001204 <setTimer4>

			yellow_time = 1;
 8000522:	4b47      	ldr	r3, [pc, #284]	; (8000640 <FSMModificationModeRun+0x29c>)
 8000524:	2201      	movs	r2, #1
 8000526:	601a      	str	r2, [r3, #0]
			setLedBuffer(yellow_time, 2);
 8000528:	4b45      	ldr	r3, [pc, #276]	; (8000640 <FSMModificationModeRun+0x29c>)
 800052a:	681b      	ldr	r3, [r3, #0]
 800052c:	2102      	movs	r1, #2
 800052e:	4618      	mov	r0, r3
 8000530:	f000 fb9e 	bl	8000c70 <setLedBuffer>

		}
		break;
 8000534:	e070      	b.n	8000618 <FSMModificationModeRun+0x274>

	case MODIFY_GREEN:
		if(timer4_flag == 1)
 8000536:	4b3e      	ldr	r3, [pc, #248]	; (8000630 <FSMModificationModeRun+0x28c>)
 8000538:	681b      	ldr	r3, [r3, #0]
 800053a:	2b01      	cmp	r3, #1
 800053c:	d10a      	bne.n	8000554 <FSMModificationModeRun+0x1b0>
		{
			setTimer4(25);
 800053e:	2019      	movs	r0, #25
 8000540:	f000 fe60 	bl	8001204 <setTimer4>

			HAL_GPIO_TogglePin(GREEN_LED_GPIO_Port, GREEN_LED_Pin);
 8000544:	2140      	movs	r1, #64	; 0x40
 8000546:	483b      	ldr	r0, [pc, #236]	; (8000634 <FSMModificationModeRun+0x290>)
 8000548:	f001 fa3d 	bl	80019c6 <HAL_GPIO_TogglePin>
			HAL_GPIO_TogglePin(GREEN_LED1_GPIO_Port, GREEN_LED1_Pin);
 800054c:	2108      	movs	r1, #8
 800054e:	4839      	ldr	r0, [pc, #228]	; (8000634 <FSMModificationModeRun+0x290>)
 8000550:	f001 fa39 	bl	80019c6 <HAL_GPIO_TogglePin>
		}

		if(timer2_flag == 1)
 8000554:	4b35      	ldr	r3, [pc, #212]	; (800062c <FSMModificationModeRun+0x288>)
 8000556:	681b      	ldr	r3, [r3, #0]
 8000558:	2b01      	cmp	r3, #1
 800055a:	d113      	bne.n	8000584 <FSMModificationModeRun+0x1e0>
		{
			setTimer2(scan_led_time);
 800055c:	4b32      	ldr	r3, [pc, #200]	; (8000628 <FSMModificationModeRun+0x284>)
 800055e:	681b      	ldr	r3, [r3, #0]
 8000560:	4618      	mov	r0, r3
 8000562:	f000 fe27 	bl	80011b4 <setTimer2>
			if(count > 3)
 8000566:	4b34      	ldr	r3, [pc, #208]	; (8000638 <FSMModificationModeRun+0x294>)
 8000568:	681b      	ldr	r3, [r3, #0]
 800056a:	2b03      	cmp	r3, #3
 800056c:	dd02      	ble.n	8000574 <FSMModificationModeRun+0x1d0>
			{
				count = 0;
 800056e:	4b32      	ldr	r3, [pc, #200]	; (8000638 <FSMModificationModeRun+0x294>)
 8000570:	2200      	movs	r2, #0
 8000572:	601a      	str	r2, [r3, #0]
			}

			sevenSegDisplay(count++);
 8000574:	4b30      	ldr	r3, [pc, #192]	; (8000638 <FSMModificationModeRun+0x294>)
 8000576:	681b      	ldr	r3, [r3, #0]
 8000578:	1c5a      	adds	r2, r3, #1
 800057a:	492f      	ldr	r1, [pc, #188]	; (8000638 <FSMModificationModeRun+0x294>)
 800057c:	600a      	str	r2, [r1, #0]
 800057e:	4618      	mov	r0, r3
 8000580:	f000 fbde 	bl	8000d40 <sevenSegDisplay>
		}

		if(isButton1Pressed() == 1)
 8000584:	f000 f9bc 	bl	8000900 <isButton1Pressed>
 8000588:	4603      	mov	r3, r0
 800058a:	2b01      	cmp	r3, #1
 800058c:	d12c      	bne.n	80005e8 <FSMModificationModeRun+0x244>
		{
			resetInitialState();
 800058e:	f000 fc41 	bl	8000e14 <resetInitialState>
			if(red_time == green_time+yellow_time)
 8000592:	4b2c      	ldr	r3, [pc, #176]	; (8000644 <FSMModificationModeRun+0x2a0>)
 8000594:	681a      	ldr	r2, [r3, #0]
 8000596:	4b2a      	ldr	r3, [pc, #168]	; (8000640 <FSMModificationModeRun+0x29c>)
 8000598:	681b      	ldr	r3, [r3, #0]
 800059a:	441a      	add	r2, r3
 800059c:	4b27      	ldr	r3, [pc, #156]	; (800063c <FSMModificationModeRun+0x298>)
 800059e:	681b      	ldr	r3, [r3, #0]
 80005a0:	429a      	cmp	r2, r3
 80005a2:	d103      	bne.n	80005ac <FSMModificationModeRun+0x208>
			{
				status = NORMAL_MODE;
 80005a4:	4b1f      	ldr	r3, [pc, #124]	; (8000624 <FSMModificationModeRun+0x280>)
 80005a6:	2215      	movs	r2, #21
 80005a8:	601a      	str	r2, [r3, #0]
 80005aa:	e01d      	b.n	80005e8 <FSMModificationModeRun+0x244>
			}
			else
			{
				if(red_time > green_time+yellow_time)
 80005ac:	4b25      	ldr	r3, [pc, #148]	; (8000644 <FSMModificationModeRun+0x2a0>)
 80005ae:	681a      	ldr	r2, [r3, #0]
 80005b0:	4b23      	ldr	r3, [pc, #140]	; (8000640 <FSMModificationModeRun+0x29c>)
 80005b2:	681b      	ldr	r3, [r3, #0]
 80005b4:	441a      	add	r2, r3
 80005b6:	4b21      	ldr	r3, [pc, #132]	; (800063c <FSMModificationModeRun+0x298>)
 80005b8:	681b      	ldr	r3, [r3, #0]
 80005ba:	429a      	cmp	r2, r3
 80005bc:	da0a      	bge.n	80005d4 <FSMModificationModeRun+0x230>
				{
					green_time = red_time - yellow_time;
 80005be:	4b1f      	ldr	r3, [pc, #124]	; (800063c <FSMModificationModeRun+0x298>)
 80005c0:	681a      	ldr	r2, [r3, #0]
 80005c2:	4b1f      	ldr	r3, [pc, #124]	; (8000640 <FSMModificationModeRun+0x29c>)
 80005c4:	681b      	ldr	r3, [r3, #0]
 80005c6:	1ad3      	subs	r3, r2, r3
 80005c8:	4a1e      	ldr	r2, [pc, #120]	; (8000644 <FSMModificationModeRun+0x2a0>)
 80005ca:	6013      	str	r3, [r2, #0]
					status = NORMAL_MODE;
 80005cc:	4b15      	ldr	r3, [pc, #84]	; (8000624 <FSMModificationModeRun+0x280>)
 80005ce:	2215      	movs	r2, #21
 80005d0:	601a      	str	r2, [r3, #0]
 80005d2:	e009      	b.n	80005e8 <FSMModificationModeRun+0x244>
				}
				else
				{
					red_time = green_time + yellow_time;
 80005d4:	4b1b      	ldr	r3, [pc, #108]	; (8000644 <FSMModificationModeRun+0x2a0>)
 80005d6:	681a      	ldr	r2, [r3, #0]
 80005d8:	4b19      	ldr	r3, [pc, #100]	; (8000640 <FSMModificationModeRun+0x29c>)
 80005da:	681b      	ldr	r3, [r3, #0]
 80005dc:	4413      	add	r3, r2
 80005de:	4a17      	ldr	r2, [pc, #92]	; (800063c <FSMModificationModeRun+0x298>)
 80005e0:	6013      	str	r3, [r2, #0]
					status = NORMAL_MODE;
 80005e2:	4b10      	ldr	r3, [pc, #64]	; (8000624 <FSMModificationModeRun+0x280>)
 80005e4:	2215      	movs	r2, #21
 80005e6:	601a      	str	r2, [r3, #0]
				}
			}
		}

		if(isButton2Pressed() == 1)
 80005e8:	f000 f9a8 	bl	800093c <isButton2Pressed>
 80005ec:	4603      	mov	r3, r0
 80005ee:	2b01      	cmp	r3, #1
 80005f0:	d114      	bne.n	800061c <FSMModificationModeRun+0x278>
		{
			resetInitialState();
 80005f2:	f000 fc0f 	bl	8000e14 <resetInitialState>

			status = MODIFY_TIME_GREEN;
 80005f6:	4b0b      	ldr	r3, [pc, #44]	; (8000624 <FSMModificationModeRun+0x280>)
 80005f8:	222b      	movs	r2, #43	; 0x2b
 80005fa:	601a      	str	r2, [r3, #0]
			green_time = 1;
 80005fc:	4b11      	ldr	r3, [pc, #68]	; (8000644 <FSMModificationModeRun+0x2a0>)
 80005fe:	2201      	movs	r2, #1
 8000600:	601a      	str	r2, [r3, #0]
			setLedBuffer(green_time, 3);
 8000602:	4b10      	ldr	r3, [pc, #64]	; (8000644 <FSMModificationModeRun+0x2a0>)
 8000604:	681b      	ldr	r3, [r3, #0]
 8000606:	2103      	movs	r1, #3
 8000608:	4618      	mov	r0, r3
 800060a:	f000 fb31 	bl	8000c70 <setLedBuffer>
		}
		break;
 800060e:	e005      	b.n	800061c <FSMModificationModeRun+0x278>

	default:
		break;
 8000610:	bf00      	nop
 8000612:	e004      	b.n	800061e <FSMModificationModeRun+0x27a>
		break;
 8000614:	bf00      	nop
 8000616:	e002      	b.n	800061e <FSMModificationModeRun+0x27a>
		break;
 8000618:	bf00      	nop
 800061a:	e000      	b.n	800061e <FSMModificationModeRun+0x27a>
		break;
 800061c:	bf00      	nop
	}
}
 800061e:	bf00      	nop
 8000620:	bd80      	pop	{r7, pc}
 8000622:	bf00      	nop
 8000624:	20000088 	.word	0x20000088
 8000628:	08002a04 	.word	0x08002a04
 800062c:	200000a0 	.word	0x200000a0
 8000630:	200000a8 	.word	0x200000a8
 8000634:	40010800 	.word	0x40010800
 8000638:	20000084 	.word	0x20000084
 800063c:	20000044 	.word	0x20000044
 8000640:	2000004c 	.word	0x2000004c
 8000644:	20000048 	.word	0x20000048

08000648 <FSMNormalModeRun>:

#include "FSMNormalMode.h"


void FSMNormalModeRun()
{
 8000648:	b580      	push	{r7, lr}
 800064a:	af00      	add	r7, sp, #0
	switch(status)
 800064c:	4ba3      	ldr	r3, [pc, #652]	; (80008dc <FSMNormalModeRun+0x294>)
 800064e:	681b      	ldr	r3, [r3, #0]
 8000650:	3b15      	subs	r3, #21
 8000652:	2b04      	cmp	r3, #4
 8000654:	f200 8136 	bhi.w	80008c4 <FSMNormalModeRun+0x27c>
 8000658:	a201      	add	r2, pc, #4	; (adr r2, 8000660 <FSMNormalModeRun+0x18>)
 800065a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800065e:	bf00      	nop
 8000660:	08000675 	.word	0x08000675
 8000664:	080006b1 	.word	0x080006b1
 8000668:	08000737 	.word	0x08000737
 800066c:	080007bd 	.word	0x080007bd
 8000670:	08000841 	.word	0x08000841
	{
	case NORMAL_MODE:
		resetInitialState(); 	// reset all all the varialbles thats affect FSMNormalModeRun
 8000674:	f000 fbce 	bl	8000e14 <resetInitialState>

		status = RED0_GREEN1; 	//next mode
 8000678:	4b98      	ldr	r3, [pc, #608]	; (80008dc <FSMNormalModeRun+0x294>)
 800067a:	2216      	movs	r2, #22
 800067c:	601a      	str	r2, [r3, #0]
		setTimer1(green_time);	//set timer for next state
 800067e:	4b98      	ldr	r3, [pc, #608]	; (80008e0 <FSMNormalModeRun+0x298>)
 8000680:	681b      	ldr	r3, [r3, #0]
 8000682:	4618      	mov	r0, r3
 8000684:	f000 fd2a 	bl	80010dc <setTimer1>

		// initial setting led 7 seg
		setLedBuffer(red_time, green_time);
 8000688:	4b96      	ldr	r3, [pc, #600]	; (80008e4 <FSMNormalModeRun+0x29c>)
 800068a:	681b      	ldr	r3, [r3, #0]
 800068c:	4a94      	ldr	r2, [pc, #592]	; (80008e0 <FSMNormalModeRun+0x298>)
 800068e:	6812      	ldr	r2, [r2, #0]
 8000690:	4611      	mov	r1, r2
 8000692:	4618      	mov	r0, r3
 8000694:	f000 faec 	bl	8000c70 <setLedBuffer>
		setTimer2(scan_led_time);
 8000698:	4b93      	ldr	r3, [pc, #588]	; (80008e8 <FSMNormalModeRun+0x2a0>)
 800069a:	681b      	ldr	r3, [r3, #0]
 800069c:	4618      	mov	r0, r3
 800069e:	f000 fd89 	bl	80011b4 <setTimer2>
		timer2_flag = 1; // ngay lap tuc chay led 7 doan
 80006a2:	4b92      	ldr	r3, [pc, #584]	; (80008ec <FSMNormalModeRun+0x2a4>)
 80006a4:	2201      	movs	r2, #1
 80006a6:	601a      	str	r2, [r3, #0]
		setTimer3(100); // timer update buffer in led 7 seg
 80006a8:	2064      	movs	r0, #100	; 0x64
 80006aa:	f000 fd97 	bl	80011dc <setTimer3>
		break;
 80006ae:	e112      	b.n	80008d6 <FSMNormalModeRun+0x28e>

	case RED0_GREEN1:
		setTrafficRed();
 80006b0:	f000 fa5a 	bl	8000b68 <setTrafficRed>
		setTrafficGreen1();
 80006b4:	f000 fab0 	bl	8000c18 <setTrafficGreen1>

		if(timer2_flag == 1)	// display 4 segment led
 80006b8:	4b8c      	ldr	r3, [pc, #560]	; (80008ec <FSMNormalModeRun+0x2a4>)
 80006ba:	681b      	ldr	r3, [r3, #0]
 80006bc:	2b01      	cmp	r3, #1
 80006be:	d113      	bne.n	80006e8 <FSMNormalModeRun+0xa0>
		{
			setTimer2(scan_led_time);
 80006c0:	4b89      	ldr	r3, [pc, #548]	; (80008e8 <FSMNormalModeRun+0x2a0>)
 80006c2:	681b      	ldr	r3, [r3, #0]
 80006c4:	4618      	mov	r0, r3
 80006c6:	f000 fd75 	bl	80011b4 <setTimer2>
			if(count > 3)
 80006ca:	4b89      	ldr	r3, [pc, #548]	; (80008f0 <FSMNormalModeRun+0x2a8>)
 80006cc:	681b      	ldr	r3, [r3, #0]
 80006ce:	2b03      	cmp	r3, #3
 80006d0:	dd02      	ble.n	80006d8 <FSMNormalModeRun+0x90>
			{
				count = 0;
 80006d2:	4b87      	ldr	r3, [pc, #540]	; (80008f0 <FSMNormalModeRun+0x2a8>)
 80006d4:	2200      	movs	r2, #0
 80006d6:	601a      	str	r2, [r3, #0]
			}
			sevenSegDisplay(count++);
 80006d8:	4b85      	ldr	r3, [pc, #532]	; (80008f0 <FSMNormalModeRun+0x2a8>)
 80006da:	681b      	ldr	r3, [r3, #0]
 80006dc:	1c5a      	adds	r2, r3, #1
 80006de:	4984      	ldr	r1, [pc, #528]	; (80008f0 <FSMNormalModeRun+0x2a8>)
 80006e0:	600a      	str	r2, [r1, #0]
 80006e2:	4618      	mov	r0, r3
 80006e4:	f000 fb2c 	bl	8000d40 <sevenSegDisplay>
		}

		if(timer3_flag == 1)	//update buffer every second
 80006e8:	4b82      	ldr	r3, [pc, #520]	; (80008f4 <FSMNormalModeRun+0x2ac>)
 80006ea:	681b      	ldr	r3, [r3, #0]
 80006ec:	2b01      	cmp	r3, #1
 80006ee:	d104      	bne.n	80006fa <FSMNormalModeRun+0xb2>
		{
			updateLedBuffer();
 80006f0:	f000 fafa 	bl	8000ce8 <updateLedBuffer>
			setTimer3(100);
 80006f4:	2064      	movs	r0, #100	; 0x64
 80006f6:	f000 fd71 	bl	80011dc <setTimer3>
		}

		if(timer1_flag == 1)
 80006fa:	4b7f      	ldr	r3, [pc, #508]	; (80008f8 <FSMNormalModeRun+0x2b0>)
 80006fc:	681b      	ldr	r3, [r3, #0]
 80006fe:	2b01      	cmp	r3, #1
 8000700:	d10f      	bne.n	8000722 <FSMNormalModeRun+0xda>
		{
			status = RED0_YELLOW1;	//next mode
 8000702:	4b76      	ldr	r3, [pc, #472]	; (80008dc <FSMNormalModeRun+0x294>)
 8000704:	2217      	movs	r2, #23
 8000706:	601a      	str	r2, [r3, #0]
			setTimer1(yellow_time);
 8000708:	4b7c      	ldr	r3, [pc, #496]	; (80008fc <FSMNormalModeRun+0x2b4>)
 800070a:	681b      	ldr	r3, [r3, #0]
 800070c:	4618      	mov	r0, r3
 800070e:	f000 fce5 	bl	80010dc <setTimer1>

			setLedBuffer(yellow_time, yellow_time); // set buffer for led 7 seg
 8000712:	4b7a      	ldr	r3, [pc, #488]	; (80008fc <FSMNormalModeRun+0x2b4>)
 8000714:	681b      	ldr	r3, [r3, #0]
 8000716:	4a79      	ldr	r2, [pc, #484]	; (80008fc <FSMNormalModeRun+0x2b4>)
 8000718:	6812      	ldr	r2, [r2, #0]
 800071a:	4611      	mov	r1, r2
 800071c:	4618      	mov	r0, r3
 800071e:	f000 faa7 	bl	8000c70 <setLedBuffer>

		}

		if(isButton1Pressed() == 1)
 8000722:	f000 f8ed 	bl	8000900 <isButton1Pressed>
 8000726:	4603      	mov	r3, r0
 8000728:	2b01      	cmp	r3, #1
 800072a:	f040 80cd 	bne.w	80008c8 <FSMNormalModeRun+0x280>
		{
			status = MODIFICATION_MODE;
 800072e:	4b6b      	ldr	r3, [pc, #428]	; (80008dc <FSMNormalModeRun+0x294>)
 8000730:	221f      	movs	r2, #31
 8000732:	601a      	str	r2, [r3, #0]
		}
		break;
 8000734:	e0c8      	b.n	80008c8 <FSMNormalModeRun+0x280>

	case RED0_YELLOW1:
		setTrafficRed();
 8000736:	f000 fa17 	bl	8000b68 <setTrafficRed>
		setTrafficYellow1();
 800073a:	f000 fa83 	bl	8000c44 <setTrafficYellow1>

		if(timer2_flag == 1)	// display 4 segment led
 800073e:	4b6b      	ldr	r3, [pc, #428]	; (80008ec <FSMNormalModeRun+0x2a4>)
 8000740:	681b      	ldr	r3, [r3, #0]
 8000742:	2b01      	cmp	r3, #1
 8000744:	d113      	bne.n	800076e <FSMNormalModeRun+0x126>
		{
			if(count > 3)
 8000746:	4b6a      	ldr	r3, [pc, #424]	; (80008f0 <FSMNormalModeRun+0x2a8>)
 8000748:	681b      	ldr	r3, [r3, #0]
 800074a:	2b03      	cmp	r3, #3
 800074c:	dd02      	ble.n	8000754 <FSMNormalModeRun+0x10c>
			{
				count = 0;
 800074e:	4b68      	ldr	r3, [pc, #416]	; (80008f0 <FSMNormalModeRun+0x2a8>)
 8000750:	2200      	movs	r2, #0
 8000752:	601a      	str	r2, [r3, #0]
			}

			sevenSegDisplay(count++);
 8000754:	4b66      	ldr	r3, [pc, #408]	; (80008f0 <FSMNormalModeRun+0x2a8>)
 8000756:	681b      	ldr	r3, [r3, #0]
 8000758:	1c5a      	adds	r2, r3, #1
 800075a:	4965      	ldr	r1, [pc, #404]	; (80008f0 <FSMNormalModeRun+0x2a8>)
 800075c:	600a      	str	r2, [r1, #0]
 800075e:	4618      	mov	r0, r3
 8000760:	f000 faee 	bl	8000d40 <sevenSegDisplay>
			setTimer2(scan_led_time);
 8000764:	4b60      	ldr	r3, [pc, #384]	; (80008e8 <FSMNormalModeRun+0x2a0>)
 8000766:	681b      	ldr	r3, [r3, #0]
 8000768:	4618      	mov	r0, r3
 800076a:	f000 fd23 	bl	80011b4 <setTimer2>
		}

		if(timer3_flag == 1)	//update buffer every second
 800076e:	4b61      	ldr	r3, [pc, #388]	; (80008f4 <FSMNormalModeRun+0x2ac>)
 8000770:	681b      	ldr	r3, [r3, #0]
 8000772:	2b01      	cmp	r3, #1
 8000774:	d104      	bne.n	8000780 <FSMNormalModeRun+0x138>
		{
			updateLedBuffer();
 8000776:	f000 fab7 	bl	8000ce8 <updateLedBuffer>
			setTimer3(100);
 800077a:	2064      	movs	r0, #100	; 0x64
 800077c:	f000 fd2e 	bl	80011dc <setTimer3>
		}

		if(timer1_flag == 1)
 8000780:	4b5d      	ldr	r3, [pc, #372]	; (80008f8 <FSMNormalModeRun+0x2b0>)
 8000782:	681b      	ldr	r3, [r3, #0]
 8000784:	2b01      	cmp	r3, #1
 8000786:	d10f      	bne.n	80007a8 <FSMNormalModeRun+0x160>
		{
			status = GREEN0_RED1;	//next mode
 8000788:	4b54      	ldr	r3, [pc, #336]	; (80008dc <FSMNormalModeRun+0x294>)
 800078a:	2218      	movs	r2, #24
 800078c:	601a      	str	r2, [r3, #0]
			setTimer1(green_time);	//set_timer for next mode
 800078e:	4b54      	ldr	r3, [pc, #336]	; (80008e0 <FSMNormalModeRun+0x298>)
 8000790:	681b      	ldr	r3, [r3, #0]
 8000792:	4618      	mov	r0, r3
 8000794:	f000 fca2 	bl	80010dc <setTimer1>

			setLedBuffer(green_time, red_time); // set buffer for led 7 seg
 8000798:	4b51      	ldr	r3, [pc, #324]	; (80008e0 <FSMNormalModeRun+0x298>)
 800079a:	681b      	ldr	r3, [r3, #0]
 800079c:	4a51      	ldr	r2, [pc, #324]	; (80008e4 <FSMNormalModeRun+0x29c>)
 800079e:	6812      	ldr	r2, [r2, #0]
 80007a0:	4611      	mov	r1, r2
 80007a2:	4618      	mov	r0, r3
 80007a4:	f000 fa64 	bl	8000c70 <setLedBuffer>
		}

		if(isButton1Pressed() == 1)
 80007a8:	f000 f8aa 	bl	8000900 <isButton1Pressed>
 80007ac:	4603      	mov	r3, r0
 80007ae:	2b01      	cmp	r3, #1
 80007b0:	f040 808c 	bne.w	80008cc <FSMNormalModeRun+0x284>
		{
			status = MODIFICATION_MODE;
 80007b4:	4b49      	ldr	r3, [pc, #292]	; (80008dc <FSMNormalModeRun+0x294>)
 80007b6:	221f      	movs	r2, #31
 80007b8:	601a      	str	r2, [r3, #0]
		}
		break;
 80007ba:	e087      	b.n	80008cc <FSMNormalModeRun+0x284>

	case GREEN0_RED1:
		setTrafficGreen();
 80007bc:	f000 f9ea 	bl	8000b94 <setTrafficGreen>
		setTrafficRed1();
 80007c0:	f000 fa14 	bl	8000bec <setTrafficRed1>

		//set led 7 seg
		if(timer2_flag == 1)
 80007c4:	4b49      	ldr	r3, [pc, #292]	; (80008ec <FSMNormalModeRun+0x2a4>)
 80007c6:	681b      	ldr	r3, [r3, #0]
 80007c8:	2b01      	cmp	r3, #1
 80007ca:	d113      	bne.n	80007f4 <FSMNormalModeRun+0x1ac>
		{
			if(count > 3)
 80007cc:	4b48      	ldr	r3, [pc, #288]	; (80008f0 <FSMNormalModeRun+0x2a8>)
 80007ce:	681b      	ldr	r3, [r3, #0]
 80007d0:	2b03      	cmp	r3, #3
 80007d2:	dd02      	ble.n	80007da <FSMNormalModeRun+0x192>
			{
				count = 0;
 80007d4:	4b46      	ldr	r3, [pc, #280]	; (80008f0 <FSMNormalModeRun+0x2a8>)
 80007d6:	2200      	movs	r2, #0
 80007d8:	601a      	str	r2, [r3, #0]
			}

			sevenSegDisplay(count++);
 80007da:	4b45      	ldr	r3, [pc, #276]	; (80008f0 <FSMNormalModeRun+0x2a8>)
 80007dc:	681b      	ldr	r3, [r3, #0]
 80007de:	1c5a      	adds	r2, r3, #1
 80007e0:	4943      	ldr	r1, [pc, #268]	; (80008f0 <FSMNormalModeRun+0x2a8>)
 80007e2:	600a      	str	r2, [r1, #0]
 80007e4:	4618      	mov	r0, r3
 80007e6:	f000 faab 	bl	8000d40 <sevenSegDisplay>
			setTimer2(scan_led_time);
 80007ea:	4b3f      	ldr	r3, [pc, #252]	; (80008e8 <FSMNormalModeRun+0x2a0>)
 80007ec:	681b      	ldr	r3, [r3, #0]
 80007ee:	4618      	mov	r0, r3
 80007f0:	f000 fce0 	bl	80011b4 <setTimer2>
		}

		if(timer3_flag == 1)
 80007f4:	4b3f      	ldr	r3, [pc, #252]	; (80008f4 <FSMNormalModeRun+0x2ac>)
 80007f6:	681b      	ldr	r3, [r3, #0]
 80007f8:	2b01      	cmp	r3, #1
 80007fa:	d104      	bne.n	8000806 <FSMNormalModeRun+0x1be>
		{
			updateLedBuffer();
 80007fc:	f000 fa74 	bl	8000ce8 <updateLedBuffer>
			setTimer3(100);
 8000800:	2064      	movs	r0, #100	; 0x64
 8000802:	f000 fceb 	bl	80011dc <setTimer3>
		}

		if(timer1_flag==1)
 8000806:	4b3c      	ldr	r3, [pc, #240]	; (80008f8 <FSMNormalModeRun+0x2b0>)
 8000808:	681b      	ldr	r3, [r3, #0]
 800080a:	2b01      	cmp	r3, #1
 800080c:	d10f      	bne.n	800082e <FSMNormalModeRun+0x1e6>
		{
			status = YELLOW0_RED1;
 800080e:	4b33      	ldr	r3, [pc, #204]	; (80008dc <FSMNormalModeRun+0x294>)
 8000810:	2219      	movs	r2, #25
 8000812:	601a      	str	r2, [r3, #0]
			setTimer1(yellow_time);
 8000814:	4b39      	ldr	r3, [pc, #228]	; (80008fc <FSMNormalModeRun+0x2b4>)
 8000816:	681b      	ldr	r3, [r3, #0]
 8000818:	4618      	mov	r0, r3
 800081a:	f000 fc5f 	bl	80010dc <setTimer1>

			setLedBuffer(yellow_time, yellow_time);	// set buffer for led 7 seg
 800081e:	4b37      	ldr	r3, [pc, #220]	; (80008fc <FSMNormalModeRun+0x2b4>)
 8000820:	681b      	ldr	r3, [r3, #0]
 8000822:	4a36      	ldr	r2, [pc, #216]	; (80008fc <FSMNormalModeRun+0x2b4>)
 8000824:	6812      	ldr	r2, [r2, #0]
 8000826:	4611      	mov	r1, r2
 8000828:	4618      	mov	r0, r3
 800082a:	f000 fa21 	bl	8000c70 <setLedBuffer>
		}

		if(isButton1Pressed() == 1)
 800082e:	f000 f867 	bl	8000900 <isButton1Pressed>
 8000832:	4603      	mov	r3, r0
 8000834:	2b01      	cmp	r3, #1
 8000836:	d14b      	bne.n	80008d0 <FSMNormalModeRun+0x288>
		{
			status = MODIFICATION_MODE;
 8000838:	4b28      	ldr	r3, [pc, #160]	; (80008dc <FSMNormalModeRun+0x294>)
 800083a:	221f      	movs	r2, #31
 800083c:	601a      	str	r2, [r3, #0]
		}
		break;
 800083e:	e047      	b.n	80008d0 <FSMNormalModeRun+0x288>

	case YELLOW0_RED1:
		setTrafficYellow();
 8000840:	f000 f9be 	bl	8000bc0 <setTrafficYellow>
		setTrafficRed1();
 8000844:	f000 f9d2 	bl	8000bec <setTrafficRed1>

		if(timer2_flag == 1)
 8000848:	4b28      	ldr	r3, [pc, #160]	; (80008ec <FSMNormalModeRun+0x2a4>)
 800084a:	681b      	ldr	r3, [r3, #0]
 800084c:	2b01      	cmp	r3, #1
 800084e:	d113      	bne.n	8000878 <FSMNormalModeRun+0x230>
		{
			if(count > 3)
 8000850:	4b27      	ldr	r3, [pc, #156]	; (80008f0 <FSMNormalModeRun+0x2a8>)
 8000852:	681b      	ldr	r3, [r3, #0]
 8000854:	2b03      	cmp	r3, #3
 8000856:	dd02      	ble.n	800085e <FSMNormalModeRun+0x216>
			{
				count = 0;
 8000858:	4b25      	ldr	r3, [pc, #148]	; (80008f0 <FSMNormalModeRun+0x2a8>)
 800085a:	2200      	movs	r2, #0
 800085c:	601a      	str	r2, [r3, #0]
			}

			sevenSegDisplay(count++);
 800085e:	4b24      	ldr	r3, [pc, #144]	; (80008f0 <FSMNormalModeRun+0x2a8>)
 8000860:	681b      	ldr	r3, [r3, #0]
 8000862:	1c5a      	adds	r2, r3, #1
 8000864:	4922      	ldr	r1, [pc, #136]	; (80008f0 <FSMNormalModeRun+0x2a8>)
 8000866:	600a      	str	r2, [r1, #0]
 8000868:	4618      	mov	r0, r3
 800086a:	f000 fa69 	bl	8000d40 <sevenSegDisplay>
			setTimer2(scan_led_time);
 800086e:	4b1e      	ldr	r3, [pc, #120]	; (80008e8 <FSMNormalModeRun+0x2a0>)
 8000870:	681b      	ldr	r3, [r3, #0]
 8000872:	4618      	mov	r0, r3
 8000874:	f000 fc9e 	bl	80011b4 <setTimer2>
		}

		if(timer3_flag == 1)
 8000878:	4b1e      	ldr	r3, [pc, #120]	; (80008f4 <FSMNormalModeRun+0x2ac>)
 800087a:	681b      	ldr	r3, [r3, #0]
 800087c:	2b01      	cmp	r3, #1
 800087e:	d104      	bne.n	800088a <FSMNormalModeRun+0x242>
		{
			updateLedBuffer();
 8000880:	f000 fa32 	bl	8000ce8 <updateLedBuffer>
			setTimer3(100);
 8000884:	2064      	movs	r0, #100	; 0x64
 8000886:	f000 fca9 	bl	80011dc <setTimer3>
		}

		if(timer1_flag == 1)
 800088a:	4b1b      	ldr	r3, [pc, #108]	; (80008f8 <FSMNormalModeRun+0x2b0>)
 800088c:	681b      	ldr	r3, [r3, #0]
 800088e:	2b01      	cmp	r3, #1
 8000890:	d10f      	bne.n	80008b2 <FSMNormalModeRun+0x26a>
		{
			status = RED0_GREEN1;
 8000892:	4b12      	ldr	r3, [pc, #72]	; (80008dc <FSMNormalModeRun+0x294>)
 8000894:	2216      	movs	r2, #22
 8000896:	601a      	str	r2, [r3, #0]
			setTimer1(green_time);
 8000898:	4b11      	ldr	r3, [pc, #68]	; (80008e0 <FSMNormalModeRun+0x298>)
 800089a:	681b      	ldr	r3, [r3, #0]
 800089c:	4618      	mov	r0, r3
 800089e:	f000 fc1d 	bl	80010dc <setTimer1>

			setLedBuffer(red_time, green_time); // set buffer for led 7 seg
 80008a2:	4b10      	ldr	r3, [pc, #64]	; (80008e4 <FSMNormalModeRun+0x29c>)
 80008a4:	681b      	ldr	r3, [r3, #0]
 80008a6:	4a0e      	ldr	r2, [pc, #56]	; (80008e0 <FSMNormalModeRun+0x298>)
 80008a8:	6812      	ldr	r2, [r2, #0]
 80008aa:	4611      	mov	r1, r2
 80008ac:	4618      	mov	r0, r3
 80008ae:	f000 f9df 	bl	8000c70 <setLedBuffer>
		}
		if(isButton1Pressed() == 1)
 80008b2:	f000 f825 	bl	8000900 <isButton1Pressed>
 80008b6:	4603      	mov	r3, r0
 80008b8:	2b01      	cmp	r3, #1
 80008ba:	d10b      	bne.n	80008d4 <FSMNormalModeRun+0x28c>
		{
			status = MODIFICATION_MODE;
 80008bc:	4b07      	ldr	r3, [pc, #28]	; (80008dc <FSMNormalModeRun+0x294>)
 80008be:	221f      	movs	r2, #31
 80008c0:	601a      	str	r2, [r3, #0]
		}
		break;
 80008c2:	e007      	b.n	80008d4 <FSMNormalModeRun+0x28c>

	default:
		break;
 80008c4:	bf00      	nop
 80008c6:	e006      	b.n	80008d6 <FSMNormalModeRun+0x28e>
		break;
 80008c8:	bf00      	nop
 80008ca:	e004      	b.n	80008d6 <FSMNormalModeRun+0x28e>
		break;
 80008cc:	bf00      	nop
 80008ce:	e002      	b.n	80008d6 <FSMNormalModeRun+0x28e>
		break;
 80008d0:	bf00      	nop
 80008d2:	e000      	b.n	80008d6 <FSMNormalModeRun+0x28e>
		break;
 80008d4:	bf00      	nop
	}
}
 80008d6:	bf00      	nop
 80008d8:	bd80      	pop	{r7, pc}
 80008da:	bf00      	nop
 80008dc:	20000088 	.word	0x20000088
 80008e0:	20000048 	.word	0x20000048
 80008e4:	20000044 	.word	0x20000044
 80008e8:	08002a04 	.word	0x08002a04
 80008ec:	200000a0 	.word	0x200000a0
 80008f0:	20000084 	.word	0x20000084
 80008f4:	200000a4 	.word	0x200000a4
 80008f8:	2000009c 	.word	0x2000009c
 80008fc:	2000004c 	.word	0x2000004c

08000900 <isButton1Pressed>:
int button1_flag = 0;
int button2_flag = 0;
int button3_flag = 0;
// PROCESS BUTTON 1 FUNCTION
int isButton1Pressed() // nu nt c nhn th hm tr v 1
{
 8000900:	b480      	push	{r7}
 8000902:	af00      	add	r7, sp, #0
	if(button1_flag == 1){
 8000904:	4b06      	ldr	r3, [pc, #24]	; (8000920 <isButton1Pressed+0x20>)
 8000906:	681b      	ldr	r3, [r3, #0]
 8000908:	2b01      	cmp	r3, #1
 800090a:	d104      	bne.n	8000916 <isButton1Pressed+0x16>
		button1_flag = 0;
 800090c:	4b04      	ldr	r3, [pc, #16]	; (8000920 <isButton1Pressed+0x20>)
 800090e:	2200      	movs	r2, #0
 8000910:	601a      	str	r2, [r3, #0]
		return 1;
 8000912:	2301      	movs	r3, #1
 8000914:	e000      	b.n	8000918 <isButton1Pressed+0x18>
	}
	else return 0;
 8000916:	2300      	movs	r3, #0
}
 8000918:	4618      	mov	r0, r3
 800091a:	46bd      	mov	sp, r7
 800091c:	bc80      	pop	{r7}
 800091e:	4770      	bx	lr
 8000920:	20000078 	.word	0x20000078

08000924 <flag1Process>:
void flag1Process() // hm ny ch  set c khi m nt c nhn
{
 8000924:	b480      	push	{r7}
 8000926:	af00      	add	r7, sp, #0
	button1_flag = 1; // set flag  x l trn while(1)
 8000928:	4b03      	ldr	r3, [pc, #12]	; (8000938 <flag1Process+0x14>)
 800092a:	2201      	movs	r2, #1
 800092c:	601a      	str	r2, [r3, #0]
}
 800092e:	bf00      	nop
 8000930:	46bd      	mov	sp, r7
 8000932:	bc80      	pop	{r7}
 8000934:	4770      	bx	lr
 8000936:	bf00      	nop
 8000938:	20000078 	.word	0x20000078

0800093c <isButton2Pressed>:

// PROCESS BUTTON 2 FUNCTION
int isButton2Pressed()
{
 800093c:	b480      	push	{r7}
 800093e:	af00      	add	r7, sp, #0
	if(button2_flag == 1)
 8000940:	4b06      	ldr	r3, [pc, #24]	; (800095c <isButton2Pressed+0x20>)
 8000942:	681b      	ldr	r3, [r3, #0]
 8000944:	2b01      	cmp	r3, #1
 8000946:	d104      	bne.n	8000952 <isButton2Pressed+0x16>
	{
		button2_flag = 0;
 8000948:	4b04      	ldr	r3, [pc, #16]	; (800095c <isButton2Pressed+0x20>)
 800094a:	2200      	movs	r2, #0
 800094c:	601a      	str	r2, [r3, #0]
		return 1;
 800094e:	2301      	movs	r3, #1
 8000950:	e000      	b.n	8000954 <isButton2Pressed+0x18>
	}
	else return 0;
 8000952:	2300      	movs	r3, #0
}
 8000954:	4618      	mov	r0, r3
 8000956:	46bd      	mov	sp, r7
 8000958:	bc80      	pop	{r7}
 800095a:	4770      	bx	lr
 800095c:	2000007c 	.word	0x2000007c

08000960 <flag2Process>:
void flag2Process()
{
 8000960:	b480      	push	{r7}
 8000962:	af00      	add	r7, sp, #0
	button2_flag = 1;
 8000964:	4b03      	ldr	r3, [pc, #12]	; (8000974 <flag2Process+0x14>)
 8000966:	2201      	movs	r2, #1
 8000968:	601a      	str	r2, [r3, #0]
}
 800096a:	bf00      	nop
 800096c:	46bd      	mov	sp, r7
 800096e:	bc80      	pop	{r7}
 8000970:	4770      	bx	lr
 8000972:	bf00      	nop
 8000974:	2000007c 	.word	0x2000007c

08000978 <isButton3Pressed>:

//PROCESS BUTTON 3 FUNCTION
int isButton3Pressed()
{
 8000978:	b480      	push	{r7}
 800097a:	af00      	add	r7, sp, #0
	if(button3_flag == 1)
 800097c:	4b06      	ldr	r3, [pc, #24]	; (8000998 <isButton3Pressed+0x20>)
 800097e:	681b      	ldr	r3, [r3, #0]
 8000980:	2b01      	cmp	r3, #1
 8000982:	d104      	bne.n	800098e <isButton3Pressed+0x16>
	{
		button3_flag = 0;
 8000984:	4b04      	ldr	r3, [pc, #16]	; (8000998 <isButton3Pressed+0x20>)
 8000986:	2200      	movs	r2, #0
 8000988:	601a      	str	r2, [r3, #0]
		return 1;
 800098a:	2301      	movs	r3, #1
 800098c:	e000      	b.n	8000990 <isButton3Pressed+0x18>
	}
	else return 0;
 800098e:	2300      	movs	r3, #0
}
 8000990:	4618      	mov	r0, r3
 8000992:	46bd      	mov	sp, r7
 8000994:	bc80      	pop	{r7}
 8000996:	4770      	bx	lr
 8000998:	20000080 	.word	0x20000080

0800099c <flag3Process>:
void flag3Process()
{
 800099c:	b480      	push	{r7}
 800099e:	af00      	add	r7, sp, #0
	button3_flag = 1;
 80009a0:	4b03      	ldr	r3, [pc, #12]	; (80009b0 <flag3Process+0x14>)
 80009a2:	2201      	movs	r2, #1
 80009a4:	601a      	str	r2, [r3, #0]
}
 80009a6:	bf00      	nop
 80009a8:	46bd      	mov	sp, r7
 80009aa:	bc80      	pop	{r7}
 80009ac:	4770      	bx	lr
 80009ae:	bf00      	nop
 80009b0:	20000080 	.word	0x20000080

080009b4 <getKeyInput>:

void getKeyInput()  //goi = timer moi 10ms 1 lan
{
 80009b4:	b580      	push	{r7, lr}
 80009b6:	af00      	add	r7, sp, #0
	key1_reg0 = key1_reg1;
 80009b8:	4b5c      	ldr	r3, [pc, #368]	; (8000b2c <getKeyInput+0x178>)
 80009ba:	681b      	ldr	r3, [r3, #0]
 80009bc:	4a5c      	ldr	r2, [pc, #368]	; (8000b30 <getKeyInput+0x17c>)
 80009be:	6013      	str	r3, [r2, #0]
	key1_reg1 = key1_reg2;
 80009c0:	4b5c      	ldr	r3, [pc, #368]	; (8000b34 <getKeyInput+0x180>)
 80009c2:	681b      	ldr	r3, [r3, #0]
 80009c4:	4a59      	ldr	r2, [pc, #356]	; (8000b2c <getKeyInput+0x178>)
 80009c6:	6013      	str	r3, [r2, #0]
	key1_reg2 = HAL_GPIO_ReadPin(BUTTON1_GPIO_Port, BUTTON1_Pin); // key1_reg2 c gi tr ca nt nhn
 80009c8:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80009cc:	485a      	ldr	r0, [pc, #360]	; (8000b38 <getKeyInput+0x184>)
 80009ce:	f000 ffcb 	bl	8001968 <HAL_GPIO_ReadPin>
 80009d2:	4603      	mov	r3, r0
 80009d4:	461a      	mov	r2, r3
 80009d6:	4b57      	ldr	r3, [pc, #348]	; (8000b34 <getKeyInput+0x180>)
 80009d8:	601a      	str	r2, [r3, #0]
	if((key1_reg0 == key1_reg1) && (key1_reg1 == key1_reg2)) // chng rung
 80009da:	4b55      	ldr	r3, [pc, #340]	; (8000b30 <getKeyInput+0x17c>)
 80009dc:	681a      	ldr	r2, [r3, #0]
 80009de:	4b53      	ldr	r3, [pc, #332]	; (8000b2c <getKeyInput+0x178>)
 80009e0:	681b      	ldr	r3, [r3, #0]
 80009e2:	429a      	cmp	r2, r3
 80009e4:	d125      	bne.n	8000a32 <getKeyInput+0x7e>
 80009e6:	4b51      	ldr	r3, [pc, #324]	; (8000b2c <getKeyInput+0x178>)
 80009e8:	681a      	ldr	r2, [r3, #0]
 80009ea:	4b52      	ldr	r3, [pc, #328]	; (8000b34 <getKeyInput+0x180>)
 80009ec:	681b      	ldr	r3, [r3, #0]
 80009ee:	429a      	cmp	r2, r3
 80009f0:	d11f      	bne.n	8000a32 <getKeyInput+0x7e>
	{
		if(key1_reg3 != key1_reg2) // x l khi nhn
 80009f2:	4b52      	ldr	r3, [pc, #328]	; (8000b3c <getKeyInput+0x188>)
 80009f4:	681a      	ldr	r2, [r3, #0]
 80009f6:	4b4f      	ldr	r3, [pc, #316]	; (8000b34 <getKeyInput+0x180>)
 80009f8:	681b      	ldr	r3, [r3, #0]
 80009fa:	429a      	cmp	r2, r3
 80009fc:	d00d      	beq.n	8000a1a <getKeyInput+0x66>
		{
			key1_reg3 = key1_reg2;
 80009fe:	4b4d      	ldr	r3, [pc, #308]	; (8000b34 <getKeyInput+0x180>)
 8000a00:	681b      	ldr	r3, [r3, #0]
 8000a02:	4a4e      	ldr	r2, [pc, #312]	; (8000b3c <getKeyInput+0x188>)
 8000a04:	6013      	str	r3, [r2, #0]
			if(key1_reg2 == PRESSED_STATE)
 8000a06:	4b4b      	ldr	r3, [pc, #300]	; (8000b34 <getKeyInput+0x180>)
 8000a08:	681b      	ldr	r3, [r3, #0]
 8000a0a:	2b00      	cmp	r3, #0
 8000a0c:	d111      	bne.n	8000a32 <getKeyInput+0x7e>
			{
				flag1Process();
 8000a0e:	f7ff ff89 	bl	8000924 <flag1Process>
				timer_for_key_press = 200; // gn li ln 2s
 8000a12:	4b4b      	ldr	r3, [pc, #300]	; (8000b40 <getKeyInput+0x18c>)
 8000a14:	22c8      	movs	r2, #200	; 0xc8
 8000a16:	601a      	str	r2, [r3, #0]
 8000a18:	e00b      	b.n	8000a32 <getKeyInput+0x7e>
			}
		}
		else // x l nhn  (key1_reg3 == key1_reg2)
		{
			timer_for_key_press--;
 8000a1a:	4b49      	ldr	r3, [pc, #292]	; (8000b40 <getKeyInput+0x18c>)
 8000a1c:	681b      	ldr	r3, [r3, #0]
 8000a1e:	3b01      	subs	r3, #1
 8000a20:	4a47      	ldr	r2, [pc, #284]	; (8000b40 <getKeyInput+0x18c>)
 8000a22:	6013      	str	r3, [r2, #0]
			if(timer_for_key_press == 0)
 8000a24:	4b46      	ldr	r3, [pc, #280]	; (8000b40 <getKeyInput+0x18c>)
 8000a26:	681b      	ldr	r3, [r3, #0]
 8000a28:	2b00      	cmp	r3, #0
 8000a2a:	d102      	bne.n	8000a32 <getKeyInput+0x7e>
			{
				key1_reg3 = NORMAL_STATE; // gn key1_reg3 thnh NORMAL_STATE s reset trng hp nhn  ln li trng hp nhn
 8000a2c:	4b43      	ldr	r3, [pc, #268]	; (8000b3c <getKeyInput+0x188>)
 8000a2e:	2201      	movs	r2, #1
 8000a30:	601a      	str	r2, [r3, #0]
			}
		}
	}

	key2_reg0 = key2_reg1;
 8000a32:	4b44      	ldr	r3, [pc, #272]	; (8000b44 <getKeyInput+0x190>)
 8000a34:	681b      	ldr	r3, [r3, #0]
 8000a36:	4a44      	ldr	r2, [pc, #272]	; (8000b48 <getKeyInput+0x194>)
 8000a38:	6013      	str	r3, [r2, #0]
	key2_reg1 = key2_reg2;
 8000a3a:	4b44      	ldr	r3, [pc, #272]	; (8000b4c <getKeyInput+0x198>)
 8000a3c:	681b      	ldr	r3, [r3, #0]
 8000a3e:	4a41      	ldr	r2, [pc, #260]	; (8000b44 <getKeyInput+0x190>)
 8000a40:	6013      	str	r3, [r2, #0]
	key2_reg2 = HAL_GPIO_ReadPin(BUTTON2_GPIO_Port, BUTTON2_Pin);
 8000a42:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000a46:	4842      	ldr	r0, [pc, #264]	; (8000b50 <getKeyInput+0x19c>)
 8000a48:	f000 ff8e 	bl	8001968 <HAL_GPIO_ReadPin>
 8000a4c:	4603      	mov	r3, r0
 8000a4e:	461a      	mov	r2, r3
 8000a50:	4b3e      	ldr	r3, [pc, #248]	; (8000b4c <getKeyInput+0x198>)
 8000a52:	601a      	str	r2, [r3, #0]
	if(key2_reg0 == key2_reg1 && key2_reg1 == key2_reg2)
 8000a54:	4b3c      	ldr	r3, [pc, #240]	; (8000b48 <getKeyInput+0x194>)
 8000a56:	681a      	ldr	r2, [r3, #0]
 8000a58:	4b3a      	ldr	r3, [pc, #232]	; (8000b44 <getKeyInput+0x190>)
 8000a5a:	681b      	ldr	r3, [r3, #0]
 8000a5c:	429a      	cmp	r2, r3
 8000a5e:	d125      	bne.n	8000aac <getKeyInput+0xf8>
 8000a60:	4b38      	ldr	r3, [pc, #224]	; (8000b44 <getKeyInput+0x190>)
 8000a62:	681a      	ldr	r2, [r3, #0]
 8000a64:	4b39      	ldr	r3, [pc, #228]	; (8000b4c <getKeyInput+0x198>)
 8000a66:	681b      	ldr	r3, [r3, #0]
 8000a68:	429a      	cmp	r2, r3
 8000a6a:	d11f      	bne.n	8000aac <getKeyInput+0xf8>
	{
		if(key2_reg3 != key2_reg2)
 8000a6c:	4b39      	ldr	r3, [pc, #228]	; (8000b54 <getKeyInput+0x1a0>)
 8000a6e:	681a      	ldr	r2, [r3, #0]
 8000a70:	4b36      	ldr	r3, [pc, #216]	; (8000b4c <getKeyInput+0x198>)
 8000a72:	681b      	ldr	r3, [r3, #0]
 8000a74:	429a      	cmp	r2, r3
 8000a76:	d00d      	beq.n	8000a94 <getKeyInput+0xe0>
		{
			key2_reg3 = key2_reg2;
 8000a78:	4b34      	ldr	r3, [pc, #208]	; (8000b4c <getKeyInput+0x198>)
 8000a7a:	681b      	ldr	r3, [r3, #0]
 8000a7c:	4a35      	ldr	r2, [pc, #212]	; (8000b54 <getKeyInput+0x1a0>)
 8000a7e:	6013      	str	r3, [r2, #0]
			if(key2_reg2 == PRESSED_STATE)
 8000a80:	4b32      	ldr	r3, [pc, #200]	; (8000b4c <getKeyInput+0x198>)
 8000a82:	681b      	ldr	r3, [r3, #0]
 8000a84:	2b00      	cmp	r3, #0
 8000a86:	d111      	bne.n	8000aac <getKeyInput+0xf8>
			{
				flag2Process();
 8000a88:	f7ff ff6a 	bl	8000960 <flag2Process>
				timer_for_key_press = 200;
 8000a8c:	4b2c      	ldr	r3, [pc, #176]	; (8000b40 <getKeyInput+0x18c>)
 8000a8e:	22c8      	movs	r2, #200	; 0xc8
 8000a90:	601a      	str	r2, [r3, #0]
 8000a92:	e00b      	b.n	8000aac <getKeyInput+0xf8>
			}
		}
		else
		{
			timer_for_key_press--;
 8000a94:	4b2a      	ldr	r3, [pc, #168]	; (8000b40 <getKeyInput+0x18c>)
 8000a96:	681b      	ldr	r3, [r3, #0]
 8000a98:	3b01      	subs	r3, #1
 8000a9a:	4a29      	ldr	r2, [pc, #164]	; (8000b40 <getKeyInput+0x18c>)
 8000a9c:	6013      	str	r3, [r2, #0]
			if(timer_for_key_press == 0)
 8000a9e:	4b28      	ldr	r3, [pc, #160]	; (8000b40 <getKeyInput+0x18c>)
 8000aa0:	681b      	ldr	r3, [r3, #0]
 8000aa2:	2b00      	cmp	r3, #0
 8000aa4:	d102      	bne.n	8000aac <getKeyInput+0xf8>
			{
				key2_reg3 = NORMAL_STATE;
 8000aa6:	4b2b      	ldr	r3, [pc, #172]	; (8000b54 <getKeyInput+0x1a0>)
 8000aa8:	2201      	movs	r2, #1
 8000aaa:	601a      	str	r2, [r3, #0]
			}
		}
	}

	key3_reg0 = key3_reg1;
 8000aac:	4b2a      	ldr	r3, [pc, #168]	; (8000b58 <getKeyInput+0x1a4>)
 8000aae:	681b      	ldr	r3, [r3, #0]
 8000ab0:	4a2a      	ldr	r2, [pc, #168]	; (8000b5c <getKeyInput+0x1a8>)
 8000ab2:	6013      	str	r3, [r2, #0]
	key3_reg1 = key3_reg2;
 8000ab4:	4b2a      	ldr	r3, [pc, #168]	; (8000b60 <getKeyInput+0x1ac>)
 8000ab6:	681b      	ldr	r3, [r3, #0]
 8000ab8:	4a27      	ldr	r2, [pc, #156]	; (8000b58 <getKeyInput+0x1a4>)
 8000aba:	6013      	str	r3, [r2, #0]
	key3_reg2 = HAL_GPIO_ReadPin(BUTTON3_GPIO_Port, BUTTON3_Pin);
 8000abc:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000ac0:	4823      	ldr	r0, [pc, #140]	; (8000b50 <getKeyInput+0x19c>)
 8000ac2:	f000 ff51 	bl	8001968 <HAL_GPIO_ReadPin>
 8000ac6:	4603      	mov	r3, r0
 8000ac8:	461a      	mov	r2, r3
 8000aca:	4b25      	ldr	r3, [pc, #148]	; (8000b60 <getKeyInput+0x1ac>)
 8000acc:	601a      	str	r2, [r3, #0]
	if(key3_reg0 == key3_reg1 && key3_reg1 == key3_reg2)
 8000ace:	4b23      	ldr	r3, [pc, #140]	; (8000b5c <getKeyInput+0x1a8>)
 8000ad0:	681a      	ldr	r2, [r3, #0]
 8000ad2:	4b21      	ldr	r3, [pc, #132]	; (8000b58 <getKeyInput+0x1a4>)
 8000ad4:	681b      	ldr	r3, [r3, #0]
 8000ad6:	429a      	cmp	r2, r3
 8000ad8:	d125      	bne.n	8000b26 <getKeyInput+0x172>
 8000ada:	4b1f      	ldr	r3, [pc, #124]	; (8000b58 <getKeyInput+0x1a4>)
 8000adc:	681a      	ldr	r2, [r3, #0]
 8000ade:	4b20      	ldr	r3, [pc, #128]	; (8000b60 <getKeyInput+0x1ac>)
 8000ae0:	681b      	ldr	r3, [r3, #0]
 8000ae2:	429a      	cmp	r2, r3
 8000ae4:	d11f      	bne.n	8000b26 <getKeyInput+0x172>
	{
		if(key3_reg2 != key3_reg3)
 8000ae6:	4b1e      	ldr	r3, [pc, #120]	; (8000b60 <getKeyInput+0x1ac>)
 8000ae8:	681a      	ldr	r2, [r3, #0]
 8000aea:	4b1e      	ldr	r3, [pc, #120]	; (8000b64 <getKeyInput+0x1b0>)
 8000aec:	681b      	ldr	r3, [r3, #0]
 8000aee:	429a      	cmp	r2, r3
 8000af0:	d00d      	beq.n	8000b0e <getKeyInput+0x15a>
		{
			key3_reg3 = key3_reg2;
 8000af2:	4b1b      	ldr	r3, [pc, #108]	; (8000b60 <getKeyInput+0x1ac>)
 8000af4:	681b      	ldr	r3, [r3, #0]
 8000af6:	4a1b      	ldr	r2, [pc, #108]	; (8000b64 <getKeyInput+0x1b0>)
 8000af8:	6013      	str	r3, [r2, #0]
			if(key3_reg2 == PRESSED_STATE)
 8000afa:	4b19      	ldr	r3, [pc, #100]	; (8000b60 <getKeyInput+0x1ac>)
 8000afc:	681b      	ldr	r3, [r3, #0]
 8000afe:	2b00      	cmp	r3, #0
 8000b00:	d111      	bne.n	8000b26 <getKeyInput+0x172>
			{
				flag3Process();
 8000b02:	f7ff ff4b 	bl	800099c <flag3Process>
				timer_for_key_press = 200;
 8000b06:	4b0e      	ldr	r3, [pc, #56]	; (8000b40 <getKeyInput+0x18c>)
 8000b08:	22c8      	movs	r2, #200	; 0xc8
 8000b0a:	601a      	str	r2, [r3, #0]
			{
				key3_reg3 = NORMAL_STATE;
			}
		}
	}
}
 8000b0c:	e00b      	b.n	8000b26 <getKeyInput+0x172>
			timer_for_key_press--;
 8000b0e:	4b0c      	ldr	r3, [pc, #48]	; (8000b40 <getKeyInput+0x18c>)
 8000b10:	681b      	ldr	r3, [r3, #0]
 8000b12:	3b01      	subs	r3, #1
 8000b14:	4a0a      	ldr	r2, [pc, #40]	; (8000b40 <getKeyInput+0x18c>)
 8000b16:	6013      	str	r3, [r2, #0]
			if(timer_for_key_press == 0)
 8000b18:	4b09      	ldr	r3, [pc, #36]	; (8000b40 <getKeyInput+0x18c>)
 8000b1a:	681b      	ldr	r3, [r3, #0]
 8000b1c:	2b00      	cmp	r3, #0
 8000b1e:	d102      	bne.n	8000b26 <getKeyInput+0x172>
				key3_reg3 = NORMAL_STATE;
 8000b20:	4b10      	ldr	r3, [pc, #64]	; (8000b64 <getKeyInput+0x1b0>)
 8000b22:	2201      	movs	r2, #1
 8000b24:	601a      	str	r2, [r3, #0]
}
 8000b26:	bf00      	nop
 8000b28:	bd80      	pop	{r7, pc}
 8000b2a:	bf00      	nop
 8000b2c:	20000004 	.word	0x20000004
 8000b30:	20000000 	.word	0x20000000
 8000b34:	20000008 	.word	0x20000008
 8000b38:	40011000 	.word	0x40011000
 8000b3c:	2000000c 	.word	0x2000000c
 8000b40:	20000030 	.word	0x20000030
 8000b44:	20000014 	.word	0x20000014
 8000b48:	20000010 	.word	0x20000010
 8000b4c:	20000018 	.word	0x20000018
 8000b50:	40010800 	.word	0x40010800
 8000b54:	2000001c 	.word	0x2000001c
 8000b58:	20000024 	.word	0x20000024
 8000b5c:	20000020 	.word	0x20000020
 8000b60:	20000028 	.word	0x20000028
 8000b64:	2000002c 	.word	0x2000002c

08000b68 <setTrafficRed>:
int green_time = 3;
int yellow_time = 2;

//SET TRAFFIC LIGHT FUNCTION
void setTrafficRed()
{
 8000b68:	b580      	push	{r7, lr}
 8000b6a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(RED_LED_GPIO_Port, RED_LED_Pin, RESET);
 8000b6c:	2200      	movs	r2, #0
 8000b6e:	2120      	movs	r1, #32
 8000b70:	4807      	ldr	r0, [pc, #28]	; (8000b90 <setTrafficRed+0x28>)
 8000b72:	f000 ff10 	bl	8001996 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GREEN_LED_GPIO_Port, GREEN_LED_Pin, SET);
 8000b76:	2201      	movs	r2, #1
 8000b78:	2140      	movs	r1, #64	; 0x40
 8000b7a:	4805      	ldr	r0, [pc, #20]	; (8000b90 <setTrafficRed+0x28>)
 8000b7c:	f000 ff0b 	bl	8001996 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(YELLOW_LED_GPIO_Port, YELLOW_LED_Pin, SET);
 8000b80:	2201      	movs	r2, #1
 8000b82:	2180      	movs	r1, #128	; 0x80
 8000b84:	4802      	ldr	r0, [pc, #8]	; (8000b90 <setTrafficRed+0x28>)
 8000b86:	f000 ff06 	bl	8001996 <HAL_GPIO_WritePin>
}
 8000b8a:	bf00      	nop
 8000b8c:	bd80      	pop	{r7, pc}
 8000b8e:	bf00      	nop
 8000b90:	40010800 	.word	0x40010800

08000b94 <setTrafficGreen>:
void setTrafficGreen()
{
 8000b94:	b580      	push	{r7, lr}
 8000b96:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(RED_LED_GPIO_Port, RED_LED_Pin, SET);
 8000b98:	2201      	movs	r2, #1
 8000b9a:	2120      	movs	r1, #32
 8000b9c:	4807      	ldr	r0, [pc, #28]	; (8000bbc <setTrafficGreen+0x28>)
 8000b9e:	f000 fefa 	bl	8001996 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GREEN_LED_GPIO_Port, GREEN_LED_Pin, RESET);
 8000ba2:	2200      	movs	r2, #0
 8000ba4:	2140      	movs	r1, #64	; 0x40
 8000ba6:	4805      	ldr	r0, [pc, #20]	; (8000bbc <setTrafficGreen+0x28>)
 8000ba8:	f000 fef5 	bl	8001996 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(YELLOW_LED_GPIO_Port, YELLOW_LED_Pin, SET);
 8000bac:	2201      	movs	r2, #1
 8000bae:	2180      	movs	r1, #128	; 0x80
 8000bb0:	4802      	ldr	r0, [pc, #8]	; (8000bbc <setTrafficGreen+0x28>)
 8000bb2:	f000 fef0 	bl	8001996 <HAL_GPIO_WritePin>
}
 8000bb6:	bf00      	nop
 8000bb8:	bd80      	pop	{r7, pc}
 8000bba:	bf00      	nop
 8000bbc:	40010800 	.word	0x40010800

08000bc0 <setTrafficYellow>:
void setTrafficYellow()
{
 8000bc0:	b580      	push	{r7, lr}
 8000bc2:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(RED_LED_GPIO_Port, RED_LED_Pin, SET);
 8000bc4:	2201      	movs	r2, #1
 8000bc6:	2120      	movs	r1, #32
 8000bc8:	4807      	ldr	r0, [pc, #28]	; (8000be8 <setTrafficYellow+0x28>)
 8000bca:	f000 fee4 	bl	8001996 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GREEN_LED_GPIO_Port, GREEN_LED_Pin, SET);
 8000bce:	2201      	movs	r2, #1
 8000bd0:	2140      	movs	r1, #64	; 0x40
 8000bd2:	4805      	ldr	r0, [pc, #20]	; (8000be8 <setTrafficYellow+0x28>)
 8000bd4:	f000 fedf 	bl	8001996 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(YELLOW_LED_GPIO_Port, YELLOW_LED_Pin, RESET);
 8000bd8:	2200      	movs	r2, #0
 8000bda:	2180      	movs	r1, #128	; 0x80
 8000bdc:	4802      	ldr	r0, [pc, #8]	; (8000be8 <setTrafficYellow+0x28>)
 8000bde:	f000 feda 	bl	8001996 <HAL_GPIO_WritePin>
}
 8000be2:	bf00      	nop
 8000be4:	bd80      	pop	{r7, pc}
 8000be6:	bf00      	nop
 8000be8:	40010800 	.word	0x40010800

08000bec <setTrafficRed1>:

void setTrafficRed1()
{
 8000bec:	b580      	push	{r7, lr}
 8000bee:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(RED_LED1_GPIO_Port, RED_LED1_Pin, RESET);
 8000bf0:	2200      	movs	r2, #0
 8000bf2:	2104      	movs	r1, #4
 8000bf4:	4807      	ldr	r0, [pc, #28]	; (8000c14 <setTrafficRed1+0x28>)
 8000bf6:	f000 fece 	bl	8001996 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GREEN_LED1_GPIO_Port, GREEN_LED1_Pin, SET);
 8000bfa:	2201      	movs	r2, #1
 8000bfc:	2108      	movs	r1, #8
 8000bfe:	4805      	ldr	r0, [pc, #20]	; (8000c14 <setTrafficRed1+0x28>)
 8000c00:	f000 fec9 	bl	8001996 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(YELLOW_LED1_GPIO_Port, YELLOW_LED1_Pin, SET);
 8000c04:	2201      	movs	r2, #1
 8000c06:	2110      	movs	r1, #16
 8000c08:	4802      	ldr	r0, [pc, #8]	; (8000c14 <setTrafficRed1+0x28>)
 8000c0a:	f000 fec4 	bl	8001996 <HAL_GPIO_WritePin>
}
 8000c0e:	bf00      	nop
 8000c10:	bd80      	pop	{r7, pc}
 8000c12:	bf00      	nop
 8000c14:	40010800 	.word	0x40010800

08000c18 <setTrafficGreen1>:
void setTrafficGreen1()
{
 8000c18:	b580      	push	{r7, lr}
 8000c1a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(RED_LED1_GPIO_Port, RED_LED1_Pin, SET);
 8000c1c:	2201      	movs	r2, #1
 8000c1e:	2104      	movs	r1, #4
 8000c20:	4807      	ldr	r0, [pc, #28]	; (8000c40 <setTrafficGreen1+0x28>)
 8000c22:	f000 feb8 	bl	8001996 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GREEN_LED1_GPIO_Port, GREEN_LED1_Pin, RESET);
 8000c26:	2200      	movs	r2, #0
 8000c28:	2108      	movs	r1, #8
 8000c2a:	4805      	ldr	r0, [pc, #20]	; (8000c40 <setTrafficGreen1+0x28>)
 8000c2c:	f000 feb3 	bl	8001996 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(YELLOW_LED1_GPIO_Port, YELLOW_LED1_Pin, SET);
 8000c30:	2201      	movs	r2, #1
 8000c32:	2110      	movs	r1, #16
 8000c34:	4802      	ldr	r0, [pc, #8]	; (8000c40 <setTrafficGreen1+0x28>)
 8000c36:	f000 feae 	bl	8001996 <HAL_GPIO_WritePin>
}
 8000c3a:	bf00      	nop
 8000c3c:	bd80      	pop	{r7, pc}
 8000c3e:	bf00      	nop
 8000c40:	40010800 	.word	0x40010800

08000c44 <setTrafficYellow1>:
void setTrafficYellow1()
{
 8000c44:	b580      	push	{r7, lr}
 8000c46:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(RED_LED1_GPIO_Port, RED_LED1_Pin, SET);
 8000c48:	2201      	movs	r2, #1
 8000c4a:	2104      	movs	r1, #4
 8000c4c:	4807      	ldr	r0, [pc, #28]	; (8000c6c <setTrafficYellow1+0x28>)
 8000c4e:	f000 fea2 	bl	8001996 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GREEN_LED1_GPIO_Port, GREEN_LED1_Pin, SET);
 8000c52:	2201      	movs	r2, #1
 8000c54:	2108      	movs	r1, #8
 8000c56:	4805      	ldr	r0, [pc, #20]	; (8000c6c <setTrafficYellow1+0x28>)
 8000c58:	f000 fe9d 	bl	8001996 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(YELLOW_LED1_GPIO_Port, YELLOW_LED1_Pin, RESET);
 8000c5c:	2200      	movs	r2, #0
 8000c5e:	2110      	movs	r1, #16
 8000c60:	4802      	ldr	r0, [pc, #8]	; (8000c6c <setTrafficYellow1+0x28>)
 8000c62:	f000 fe98 	bl	8001996 <HAL_GPIO_WritePin>
}
 8000c66:	bf00      	nop
 8000c68:	bd80      	pop	{r7, pc}
 8000c6a:	bf00      	nop
 8000c6c:	40010800 	.word	0x40010800

08000c70 <setLedBuffer>:

const int scan_led_time = 25;

int led_buffer[4] = {1, 2, 3, 4};
void setLedBuffer(int first_led_time, int second_led_time)
{
 8000c70:	b480      	push	{r7}
 8000c72:	b083      	sub	sp, #12
 8000c74:	af00      	add	r7, sp, #0
 8000c76:	6078      	str	r0, [r7, #4]
 8000c78:	6039      	str	r1, [r7, #0]
	led_buffer[0] = first_led_time / 10;
 8000c7a:	687b      	ldr	r3, [r7, #4]
 8000c7c:	4a18      	ldr	r2, [pc, #96]	; (8000ce0 <setLedBuffer+0x70>)
 8000c7e:	fb82 1203 	smull	r1, r2, r2, r3
 8000c82:	1092      	asrs	r2, r2, #2
 8000c84:	17db      	asrs	r3, r3, #31
 8000c86:	1ad3      	subs	r3, r2, r3
 8000c88:	4a16      	ldr	r2, [pc, #88]	; (8000ce4 <setLedBuffer+0x74>)
 8000c8a:	6013      	str	r3, [r2, #0]
	led_buffer[1] = first_led_time % 10;
 8000c8c:	6879      	ldr	r1, [r7, #4]
 8000c8e:	4b14      	ldr	r3, [pc, #80]	; (8000ce0 <setLedBuffer+0x70>)
 8000c90:	fb83 2301 	smull	r2, r3, r3, r1
 8000c94:	109a      	asrs	r2, r3, #2
 8000c96:	17cb      	asrs	r3, r1, #31
 8000c98:	1ad2      	subs	r2, r2, r3
 8000c9a:	4613      	mov	r3, r2
 8000c9c:	009b      	lsls	r3, r3, #2
 8000c9e:	4413      	add	r3, r2
 8000ca0:	005b      	lsls	r3, r3, #1
 8000ca2:	1aca      	subs	r2, r1, r3
 8000ca4:	4b0f      	ldr	r3, [pc, #60]	; (8000ce4 <setLedBuffer+0x74>)
 8000ca6:	605a      	str	r2, [r3, #4]
	led_buffer[2] = second_led_time / 10;
 8000ca8:	683b      	ldr	r3, [r7, #0]
 8000caa:	4a0d      	ldr	r2, [pc, #52]	; (8000ce0 <setLedBuffer+0x70>)
 8000cac:	fb82 1203 	smull	r1, r2, r2, r3
 8000cb0:	1092      	asrs	r2, r2, #2
 8000cb2:	17db      	asrs	r3, r3, #31
 8000cb4:	1ad3      	subs	r3, r2, r3
 8000cb6:	4a0b      	ldr	r2, [pc, #44]	; (8000ce4 <setLedBuffer+0x74>)
 8000cb8:	6093      	str	r3, [r2, #8]
	led_buffer[3] = second_led_time % 10;
 8000cba:	6839      	ldr	r1, [r7, #0]
 8000cbc:	4b08      	ldr	r3, [pc, #32]	; (8000ce0 <setLedBuffer+0x70>)
 8000cbe:	fb83 2301 	smull	r2, r3, r3, r1
 8000cc2:	109a      	asrs	r2, r3, #2
 8000cc4:	17cb      	asrs	r3, r1, #31
 8000cc6:	1ad2      	subs	r2, r2, r3
 8000cc8:	4613      	mov	r3, r2
 8000cca:	009b      	lsls	r3, r3, #2
 8000ccc:	4413      	add	r3, r2
 8000cce:	005b      	lsls	r3, r3, #1
 8000cd0:	1aca      	subs	r2, r1, r3
 8000cd2:	4b04      	ldr	r3, [pc, #16]	; (8000ce4 <setLedBuffer+0x74>)
 8000cd4:	60da      	str	r2, [r3, #12]
}
 8000cd6:	bf00      	nop
 8000cd8:	370c      	adds	r7, #12
 8000cda:	46bd      	mov	sp, r7
 8000cdc:	bc80      	pop	{r7}
 8000cde:	4770      	bx	lr
 8000ce0:	66666667 	.word	0x66666667
 8000ce4:	20000034 	.word	0x20000034

08000ce8 <updateLedBuffer>:

void updateLedBuffer()
{
 8000ce8:	b480      	push	{r7}
 8000cea:	af00      	add	r7, sp, #0
	//TODO
	if(led_buffer[1] <= 0)
 8000cec:	4b13      	ldr	r3, [pc, #76]	; (8000d3c <updateLedBuffer+0x54>)
 8000cee:	685b      	ldr	r3, [r3, #4]
 8000cf0:	2b00      	cmp	r3, #0
 8000cf2:	dc08      	bgt.n	8000d06 <updateLedBuffer+0x1e>
	{
		led_buffer[0]--;
 8000cf4:	4b11      	ldr	r3, [pc, #68]	; (8000d3c <updateLedBuffer+0x54>)
 8000cf6:	681b      	ldr	r3, [r3, #0]
 8000cf8:	3b01      	subs	r3, #1
 8000cfa:	4a10      	ldr	r2, [pc, #64]	; (8000d3c <updateLedBuffer+0x54>)
 8000cfc:	6013      	str	r3, [r2, #0]
		led_buffer[1] = 9;
 8000cfe:	4b0f      	ldr	r3, [pc, #60]	; (8000d3c <updateLedBuffer+0x54>)
 8000d00:	2209      	movs	r2, #9
 8000d02:	605a      	str	r2, [r3, #4]
 8000d04:	e004      	b.n	8000d10 <updateLedBuffer+0x28>
	}
	else
	{
		led_buffer[1]--;
 8000d06:	4b0d      	ldr	r3, [pc, #52]	; (8000d3c <updateLedBuffer+0x54>)
 8000d08:	685b      	ldr	r3, [r3, #4]
 8000d0a:	3b01      	subs	r3, #1
 8000d0c:	4a0b      	ldr	r2, [pc, #44]	; (8000d3c <updateLedBuffer+0x54>)
 8000d0e:	6053      	str	r3, [r2, #4]
	}
	if(led_buffer[3] <= 0)
 8000d10:	4b0a      	ldr	r3, [pc, #40]	; (8000d3c <updateLedBuffer+0x54>)
 8000d12:	68db      	ldr	r3, [r3, #12]
 8000d14:	2b00      	cmp	r3, #0
 8000d16:	dc08      	bgt.n	8000d2a <updateLedBuffer+0x42>
	{
		led_buffer[2]--;
 8000d18:	4b08      	ldr	r3, [pc, #32]	; (8000d3c <updateLedBuffer+0x54>)
 8000d1a:	689b      	ldr	r3, [r3, #8]
 8000d1c:	3b01      	subs	r3, #1
 8000d1e:	4a07      	ldr	r2, [pc, #28]	; (8000d3c <updateLedBuffer+0x54>)
 8000d20:	6093      	str	r3, [r2, #8]
		led_buffer[3] = 9;
 8000d22:	4b06      	ldr	r3, [pc, #24]	; (8000d3c <updateLedBuffer+0x54>)
 8000d24:	2209      	movs	r2, #9
 8000d26:	60da      	str	r2, [r3, #12]
	}
	else
	{
		led_buffer[3]--;
	}
}
 8000d28:	e004      	b.n	8000d34 <updateLedBuffer+0x4c>
		led_buffer[3]--;
 8000d2a:	4b04      	ldr	r3, [pc, #16]	; (8000d3c <updateLedBuffer+0x54>)
 8000d2c:	68db      	ldr	r3, [r3, #12]
 8000d2e:	3b01      	subs	r3, #1
 8000d30:	4a02      	ldr	r2, [pc, #8]	; (8000d3c <updateLedBuffer+0x54>)
 8000d32:	60d3      	str	r3, [r2, #12]
}
 8000d34:	bf00      	nop
 8000d36:	46bd      	mov	sp, r7
 8000d38:	bc80      	pop	{r7}
 8000d3a:	4770      	bx	lr
 8000d3c:	20000034 	.word	0x20000034

08000d40 <sevenSegDisplay>:


void sevenSegDisplay(int num)
{
 8000d40:	b5b0      	push	{r4, r5, r7, lr}
 8000d42:	b088      	sub	sp, #32
 8000d44:	af00      	add	r7, sp, #0
 8000d46:	6078      	str	r0, [r7, #4]
	uint16_t LED7SEG[10] = {0x003F, 0x0006, 0x005B, 0x004F, 0x0066, 0x006D, 0x007D, 0x0007, 0x007F, 0x006F};
 8000d48:	4b2e      	ldr	r3, [pc, #184]	; (8000e04 <sevenSegDisplay+0xc4>)
 8000d4a:	f107 040c 	add.w	r4, r7, #12
 8000d4e:	461d      	mov	r5, r3
 8000d50:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000d52:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000d54:	682b      	ldr	r3, [r5, #0]
 8000d56:	6023      	str	r3, [r4, #0]
	GPIOB->ODR = ~LED7SEG[led_buffer[num]];
 8000d58:	4a2b      	ldr	r2, [pc, #172]	; (8000e08 <sevenSegDisplay+0xc8>)
 8000d5a:	687b      	ldr	r3, [r7, #4]
 8000d5c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000d60:	005b      	lsls	r3, r3, #1
 8000d62:	f107 0220 	add.w	r2, r7, #32
 8000d66:	4413      	add	r3, r2
 8000d68:	f833 3c14 	ldrh.w	r3, [r3, #-20]
 8000d6c:	43da      	mvns	r2, r3
 8000d6e:	4b27      	ldr	r3, [pc, #156]	; (8000e0c <sevenSegDisplay+0xcc>)
 8000d70:	60da      	str	r2, [r3, #12]
 8000d72:	687b      	ldr	r3, [r7, #4]
 8000d74:	2b03      	cmp	r3, #3
 8000d76:	d83f      	bhi.n	8000df8 <sevenSegDisplay+0xb8>
 8000d78:	a201      	add	r2, pc, #4	; (adr r2, 8000d80 <sevenSegDisplay+0x40>)
 8000d7a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000d7e:	bf00      	nop
 8000d80:	08000d91 	.word	0x08000d91
 8000d84:	08000dab 	.word	0x08000dab
 8000d88:	08000dc5 	.word	0x08000dc5
 8000d8c:	08000ddf 	.word	0x08000ddf
	switch(num)
	{
	case 0:
		HAL_GPIO_WritePin(GPIOA,EN1_Pin|EN2_Pin|EN3_Pin, SET);
 8000d90:	2201      	movs	r2, #1
 8000d92:	f44f 6160 	mov.w	r1, #3584	; 0xe00
 8000d96:	481e      	ldr	r0, [pc, #120]	; (8000e10 <sevenSegDisplay+0xd0>)
 8000d98:	f000 fdfd 	bl	8001996 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN0_GPIO_Port, EN0_Pin, RESET);
 8000d9c:	2200      	movs	r2, #0
 8000d9e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000da2:	481b      	ldr	r0, [pc, #108]	; (8000e10 <sevenSegDisplay+0xd0>)
 8000da4:	f000 fdf7 	bl	8001996 <HAL_GPIO_WritePin>
		break;
 8000da8:	e027      	b.n	8000dfa <sevenSegDisplay+0xba>
	case 1:
		HAL_GPIO_WritePin(GPIOA,EN0_Pin|EN2_Pin|EN3_Pin, SET);
 8000daa:	2201      	movs	r2, #1
 8000dac:	f44f 6150 	mov.w	r1, #3328	; 0xd00
 8000db0:	4817      	ldr	r0, [pc, #92]	; (8000e10 <sevenSegDisplay+0xd0>)
 8000db2:	f000 fdf0 	bl	8001996 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, RESET);
 8000db6:	2200      	movs	r2, #0
 8000db8:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000dbc:	4814      	ldr	r0, [pc, #80]	; (8000e10 <sevenSegDisplay+0xd0>)
 8000dbe:	f000 fdea 	bl	8001996 <HAL_GPIO_WritePin>
		break;
 8000dc2:	e01a      	b.n	8000dfa <sevenSegDisplay+0xba>
	case 2:
		HAL_GPIO_WritePin(GPIOA,EN0_Pin|EN1_Pin|EN3_Pin, SET);
 8000dc4:	2201      	movs	r2, #1
 8000dc6:	f44f 6130 	mov.w	r1, #2816	; 0xb00
 8000dca:	4811      	ldr	r0, [pc, #68]	; (8000e10 <sevenSegDisplay+0xd0>)
 8000dcc:	f000 fde3 	bl	8001996 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, RESET);
 8000dd0:	2200      	movs	r2, #0
 8000dd2:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000dd6:	480e      	ldr	r0, [pc, #56]	; (8000e10 <sevenSegDisplay+0xd0>)
 8000dd8:	f000 fddd 	bl	8001996 <HAL_GPIO_WritePin>
		break;
 8000ddc:	e00d      	b.n	8000dfa <sevenSegDisplay+0xba>
	case 3:
		HAL_GPIO_WritePin(GPIOA,EN0_Pin|EN1_Pin|EN2_Pin, SET);
 8000dde:	2201      	movs	r2, #1
 8000de0:	f44f 61e0 	mov.w	r1, #1792	; 0x700
 8000de4:	480a      	ldr	r0, [pc, #40]	; (8000e10 <sevenSegDisplay+0xd0>)
 8000de6:	f000 fdd6 	bl	8001996 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, RESET);
 8000dea:	2200      	movs	r2, #0
 8000dec:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000df0:	4807      	ldr	r0, [pc, #28]	; (8000e10 <sevenSegDisplay+0xd0>)
 8000df2:	f000 fdd0 	bl	8001996 <HAL_GPIO_WritePin>
		break;
 8000df6:	e000      	b.n	8000dfa <sevenSegDisplay+0xba>
	default:

		break;
 8000df8:	bf00      	nop
	}
}
 8000dfa:	bf00      	nop
 8000dfc:	3720      	adds	r7, #32
 8000dfe:	46bd      	mov	sp, r7
 8000e00:	bdb0      	pop	{r4, r5, r7, pc}
 8000e02:	bf00      	nop
 8000e04:	080029f0 	.word	0x080029f0
 8000e08:	20000034 	.word	0x20000034
 8000e0c:	40010c00 	.word	0x40010c00
 8000e10:	40010800 	.word	0x40010800

08000e14 <resetInitialState>:

void resetInitialState()
{
 8000e14:	b580      	push	{r7, lr}
 8000e16:	af00      	add	r7, sp, #0
	count = 0;
 8000e18:	4b10      	ldr	r3, [pc, #64]	; (8000e5c <resetInitialState+0x48>)
 8000e1a:	2200      	movs	r2, #0
 8000e1c:	601a      	str	r2, [r3, #0]
	HAL_GPIO_WritePin(GPIOA, RED_LED1_Pin|GREEN_LED1_Pin|YELLOW_LED1_Pin|RED_LED_Pin
 8000e1e:	2201      	movs	r2, #1
 8000e20:	f640 71fc 	movw	r1, #4092	; 0xffc
 8000e24:	480e      	ldr	r0, [pc, #56]	; (8000e60 <resetInitialState+0x4c>)
 8000e26:	f000 fdb6 	bl	8001996 <HAL_GPIO_WritePin>
	                          |GREEN_LED_Pin|YELLOW_LED_Pin|EN0_Pin|EN1_Pin
	                          |EN2_Pin|EN3_Pin, SET);
	HAL_GPIO_WritePin(GPIOB, A_LED_Pin|B_LED_Pin|C_LED_Pin|D_LED_Pin
 8000e2a:	2201      	movs	r2, #1
 8000e2c:	217f      	movs	r1, #127	; 0x7f
 8000e2e:	480d      	ldr	r0, [pc, #52]	; (8000e64 <resetInitialState+0x50>)
 8000e30:	f000 fdb1 	bl	8001996 <HAL_GPIO_WritePin>
	                          |E_LED_Pin|F_LED_Pin|G_LED_Pin, SET);

	timer1_flag = 0;
 8000e34:	4b0c      	ldr	r3, [pc, #48]	; (8000e68 <resetInitialState+0x54>)
 8000e36:	2200      	movs	r2, #0
 8000e38:	601a      	str	r2, [r3, #0]
	timer2_flag = 0;
 8000e3a:	4b0c      	ldr	r3, [pc, #48]	; (8000e6c <resetInitialState+0x58>)
 8000e3c:	2200      	movs	r2, #0
 8000e3e:	601a      	str	r2, [r3, #0]
	timer3_flag = 0;
 8000e40:	4b0b      	ldr	r3, [pc, #44]	; (8000e70 <resetInitialState+0x5c>)
 8000e42:	2200      	movs	r2, #0
 8000e44:	601a      	str	r2, [r3, #0]
	timer4_flag = 0;
 8000e46:	4b0b      	ldr	r3, [pc, #44]	; (8000e74 <resetInitialState+0x60>)
 8000e48:	2200      	movs	r2, #0
 8000e4a:	601a      	str	r2, [r3, #0]

	isButton1Pressed(); // delete all button_flag
 8000e4c:	f7ff fd58 	bl	8000900 <isButton1Pressed>
	isButton2Pressed();
 8000e50:	f7ff fd74 	bl	800093c <isButton2Pressed>
	isButton3Pressed();
 8000e54:	f7ff fd90 	bl	8000978 <isButton3Pressed>
}
 8000e58:	bf00      	nop
 8000e5a:	bd80      	pop	{r7, pc}
 8000e5c:	20000084 	.word	0x20000084
 8000e60:	40010800 	.word	0x40010800
 8000e64:	40010c00 	.word	0x40010c00
 8000e68:	2000009c 	.word	0x2000009c
 8000e6c:	200000a0 	.word	0x200000a0
 8000e70:	200000a4 	.word	0x200000a4
 8000e74:	200000a8 	.word	0x200000a8

08000e78 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000e78:	b580      	push	{r7, lr}
 8000e7a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000e7c:	f000 fa8a 	bl	8001394 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000e80:	f000 f816 	bl	8000eb0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000e84:	f000 f89c 	bl	8000fc0 <MX_GPIO_Init>
  MX_TIM2_Init();
 8000e88:	f000 f84e 	bl	8000f28 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim2);
 8000e8c:	4806      	ldr	r0, [pc, #24]	; (8000ea8 <main+0x30>)
 8000e8e:	f001 f9df 	bl	8002250 <HAL_TIM_Base_Start_IT>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  status = NORMAL_MODE;
 8000e92:	4b06      	ldr	r3, [pc, #24]	; (8000eac <main+0x34>)
 8000e94:	2215      	movs	r2, #21
 8000e96:	601a      	str	r2, [r3, #0]
  {
//	  FSMAutomaticRun();
//	  FSMManualRun();


	  FSMNormalModeRun();
 8000e98:	f7ff fbd6 	bl	8000648 <FSMNormalModeRun>
	  FSMModificationModeRun();
 8000e9c:	f7ff fa82 	bl	80003a4 <FSMModificationModeRun>
	  FSMLightModification();
 8000ea0:	f7ff f954 	bl	800014c <FSMLightModification>
	  FSMNormalModeRun();
 8000ea4:	e7f8      	b.n	8000e98 <main+0x20>
 8000ea6:	bf00      	nop
 8000ea8:	200000ac 	.word	0x200000ac
 8000eac:	20000088 	.word	0x20000088

08000eb0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000eb0:	b580      	push	{r7, lr}
 8000eb2:	b090      	sub	sp, #64	; 0x40
 8000eb4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000eb6:	f107 0318 	add.w	r3, r7, #24
 8000eba:	2228      	movs	r2, #40	; 0x28
 8000ebc:	2100      	movs	r1, #0
 8000ebe:	4618      	mov	r0, r3
 8000ec0:	f001 fd82 	bl	80029c8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000ec4:	1d3b      	adds	r3, r7, #4
 8000ec6:	2200      	movs	r2, #0
 8000ec8:	601a      	str	r2, [r3, #0]
 8000eca:	605a      	str	r2, [r3, #4]
 8000ecc:	609a      	str	r2, [r3, #8]
 8000ece:	60da      	str	r2, [r3, #12]
 8000ed0:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000ed2:	2302      	movs	r3, #2
 8000ed4:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000ed6:	2301      	movs	r3, #1
 8000ed8:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000eda:	2310      	movs	r3, #16
 8000edc:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000ede:	2300      	movs	r3, #0
 8000ee0:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000ee2:	f107 0318 	add.w	r3, r7, #24
 8000ee6:	4618      	mov	r0, r3
 8000ee8:	f000 fd86 	bl	80019f8 <HAL_RCC_OscConfig>
 8000eec:	4603      	mov	r3, r0
 8000eee:	2b00      	cmp	r3, #0
 8000ef0:	d001      	beq.n	8000ef6 <SystemClock_Config+0x46>
  {
    Error_Handler();
 8000ef2:	f000 f8ed 	bl	80010d0 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000ef6:	230f      	movs	r3, #15
 8000ef8:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000efa:	2300      	movs	r3, #0
 8000efc:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000efe:	2300      	movs	r3, #0
 8000f00:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000f02:	2300      	movs	r3, #0
 8000f04:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000f06:	2300      	movs	r3, #0
 8000f08:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000f0a:	1d3b      	adds	r3, r7, #4
 8000f0c:	2100      	movs	r1, #0
 8000f0e:	4618      	mov	r0, r3
 8000f10:	f000 fff2 	bl	8001ef8 <HAL_RCC_ClockConfig>
 8000f14:	4603      	mov	r3, r0
 8000f16:	2b00      	cmp	r3, #0
 8000f18:	d001      	beq.n	8000f1e <SystemClock_Config+0x6e>
  {
    Error_Handler();
 8000f1a:	f000 f8d9 	bl	80010d0 <Error_Handler>
  }
}
 8000f1e:	bf00      	nop
 8000f20:	3740      	adds	r7, #64	; 0x40
 8000f22:	46bd      	mov	sp, r7
 8000f24:	bd80      	pop	{r7, pc}
	...

08000f28 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000f28:	b580      	push	{r7, lr}
 8000f2a:	b086      	sub	sp, #24
 8000f2c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000f2e:	f107 0308 	add.w	r3, r7, #8
 8000f32:	2200      	movs	r2, #0
 8000f34:	601a      	str	r2, [r3, #0]
 8000f36:	605a      	str	r2, [r3, #4]
 8000f38:	609a      	str	r2, [r3, #8]
 8000f3a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000f3c:	463b      	mov	r3, r7
 8000f3e:	2200      	movs	r2, #0
 8000f40:	601a      	str	r2, [r3, #0]
 8000f42:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000f44:	4b1d      	ldr	r3, [pc, #116]	; (8000fbc <MX_TIM2_Init+0x94>)
 8000f46:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000f4a:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 7999;
 8000f4c:	4b1b      	ldr	r3, [pc, #108]	; (8000fbc <MX_TIM2_Init+0x94>)
 8000f4e:	f641 723f 	movw	r2, #7999	; 0x1f3f
 8000f52:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000f54:	4b19      	ldr	r3, [pc, #100]	; (8000fbc <MX_TIM2_Init+0x94>)
 8000f56:	2200      	movs	r2, #0
 8000f58:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 9;
 8000f5a:	4b18      	ldr	r3, [pc, #96]	; (8000fbc <MX_TIM2_Init+0x94>)
 8000f5c:	2209      	movs	r2, #9
 8000f5e:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000f60:	4b16      	ldr	r3, [pc, #88]	; (8000fbc <MX_TIM2_Init+0x94>)
 8000f62:	2200      	movs	r2, #0
 8000f64:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000f66:	4b15      	ldr	r3, [pc, #84]	; (8000fbc <MX_TIM2_Init+0x94>)
 8000f68:	2200      	movs	r2, #0
 8000f6a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000f6c:	4813      	ldr	r0, [pc, #76]	; (8000fbc <MX_TIM2_Init+0x94>)
 8000f6e:	f001 f91f 	bl	80021b0 <HAL_TIM_Base_Init>
 8000f72:	4603      	mov	r3, r0
 8000f74:	2b00      	cmp	r3, #0
 8000f76:	d001      	beq.n	8000f7c <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8000f78:	f000 f8aa 	bl	80010d0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000f7c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000f80:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000f82:	f107 0308 	add.w	r3, r7, #8
 8000f86:	4619      	mov	r1, r3
 8000f88:	480c      	ldr	r0, [pc, #48]	; (8000fbc <MX_TIM2_Init+0x94>)
 8000f8a:	f001 fab5 	bl	80024f8 <HAL_TIM_ConfigClockSource>
 8000f8e:	4603      	mov	r3, r0
 8000f90:	2b00      	cmp	r3, #0
 8000f92:	d001      	beq.n	8000f98 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8000f94:	f000 f89c 	bl	80010d0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000f98:	2300      	movs	r3, #0
 8000f9a:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000f9c:	2300      	movs	r3, #0
 8000f9e:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000fa0:	463b      	mov	r3, r7
 8000fa2:	4619      	mov	r1, r3
 8000fa4:	4805      	ldr	r0, [pc, #20]	; (8000fbc <MX_TIM2_Init+0x94>)
 8000fa6:	f001 fc81 	bl	80028ac <HAL_TIMEx_MasterConfigSynchronization>
 8000faa:	4603      	mov	r3, r0
 8000fac:	2b00      	cmp	r3, #0
 8000fae:	d001      	beq.n	8000fb4 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8000fb0:	f000 f88e 	bl	80010d0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8000fb4:	bf00      	nop
 8000fb6:	3718      	adds	r7, #24
 8000fb8:	46bd      	mov	sp, r7
 8000fba:	bd80      	pop	{r7, pc}
 8000fbc:	200000ac 	.word	0x200000ac

08000fc0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000fc0:	b580      	push	{r7, lr}
 8000fc2:	b088      	sub	sp, #32
 8000fc4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fc6:	f107 0310 	add.w	r3, r7, #16
 8000fca:	2200      	movs	r2, #0
 8000fcc:	601a      	str	r2, [r3, #0]
 8000fce:	605a      	str	r2, [r3, #4]
 8000fd0:	609a      	str	r2, [r3, #8]
 8000fd2:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000fd4:	4b34      	ldr	r3, [pc, #208]	; (80010a8 <MX_GPIO_Init+0xe8>)
 8000fd6:	699b      	ldr	r3, [r3, #24]
 8000fd8:	4a33      	ldr	r2, [pc, #204]	; (80010a8 <MX_GPIO_Init+0xe8>)
 8000fda:	f043 0310 	orr.w	r3, r3, #16
 8000fde:	6193      	str	r3, [r2, #24]
 8000fe0:	4b31      	ldr	r3, [pc, #196]	; (80010a8 <MX_GPIO_Init+0xe8>)
 8000fe2:	699b      	ldr	r3, [r3, #24]
 8000fe4:	f003 0310 	and.w	r3, r3, #16
 8000fe8:	60fb      	str	r3, [r7, #12]
 8000fea:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000fec:	4b2e      	ldr	r3, [pc, #184]	; (80010a8 <MX_GPIO_Init+0xe8>)
 8000fee:	699b      	ldr	r3, [r3, #24]
 8000ff0:	4a2d      	ldr	r2, [pc, #180]	; (80010a8 <MX_GPIO_Init+0xe8>)
 8000ff2:	f043 0304 	orr.w	r3, r3, #4
 8000ff6:	6193      	str	r3, [r2, #24]
 8000ff8:	4b2b      	ldr	r3, [pc, #172]	; (80010a8 <MX_GPIO_Init+0xe8>)
 8000ffa:	699b      	ldr	r3, [r3, #24]
 8000ffc:	f003 0304 	and.w	r3, r3, #4
 8001000:	60bb      	str	r3, [r7, #8]
 8001002:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001004:	4b28      	ldr	r3, [pc, #160]	; (80010a8 <MX_GPIO_Init+0xe8>)
 8001006:	699b      	ldr	r3, [r3, #24]
 8001008:	4a27      	ldr	r2, [pc, #156]	; (80010a8 <MX_GPIO_Init+0xe8>)
 800100a:	f043 0308 	orr.w	r3, r3, #8
 800100e:	6193      	str	r3, [r2, #24]
 8001010:	4b25      	ldr	r3, [pc, #148]	; (80010a8 <MX_GPIO_Init+0xe8>)
 8001012:	699b      	ldr	r3, [r3, #24]
 8001014:	f003 0308 	and.w	r3, r3, #8
 8001018:	607b      	str	r3, [r7, #4]
 800101a:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, RED_LED1_Pin|GREEN_LED1_Pin|YELLOW_LED1_Pin|RED_LED_Pin
 800101c:	2200      	movs	r2, #0
 800101e:	f640 71fc 	movw	r1, #4092	; 0xffc
 8001022:	4822      	ldr	r0, [pc, #136]	; (80010ac <MX_GPIO_Init+0xec>)
 8001024:	f000 fcb7 	bl	8001996 <HAL_GPIO_WritePin>
                          |GREEN_LED_Pin|YELLOW_LED_Pin|EN0_Pin|EN1_Pin
                          |EN2_Pin|EN3_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, A_LED_Pin|B_LED_Pin|C_LED_Pin|D_LED_Pin
 8001028:	2200      	movs	r2, #0
 800102a:	217f      	movs	r1, #127	; 0x7f
 800102c:	4820      	ldr	r0, [pc, #128]	; (80010b0 <MX_GPIO_Init+0xf0>)
 800102e:	f000 fcb2 	bl	8001996 <HAL_GPIO_WritePin>
                          |E_LED_Pin|F_LED_Pin|G_LED_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : BUTTON1_Pin */
  GPIO_InitStruct.Pin = BUTTON1_Pin;
 8001032:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001036:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001038:	2300      	movs	r3, #0
 800103a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800103c:	2301      	movs	r3, #1
 800103e:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(BUTTON1_GPIO_Port, &GPIO_InitStruct);
 8001040:	f107 0310 	add.w	r3, r7, #16
 8001044:	4619      	mov	r1, r3
 8001046:	481b      	ldr	r0, [pc, #108]	; (80010b4 <MX_GPIO_Init+0xf4>)
 8001048:	f000 fb14 	bl	8001674 <HAL_GPIO_Init>

  /*Configure GPIO pins : RED_LED1_Pin GREEN_LED1_Pin YELLOW_LED1_Pin RED_LED_Pin
                           GREEN_LED_Pin YELLOW_LED_Pin EN0_Pin EN1_Pin
                           EN2_Pin EN3_Pin */
  GPIO_InitStruct.Pin = RED_LED1_Pin|GREEN_LED1_Pin|YELLOW_LED1_Pin|RED_LED_Pin
 800104c:	f640 73fc 	movw	r3, #4092	; 0xffc
 8001050:	613b      	str	r3, [r7, #16]
                          |GREEN_LED_Pin|YELLOW_LED_Pin|EN0_Pin|EN1_Pin
                          |EN2_Pin|EN3_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001052:	2301      	movs	r3, #1
 8001054:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001056:	2300      	movs	r3, #0
 8001058:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800105a:	2302      	movs	r3, #2
 800105c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800105e:	f107 0310 	add.w	r3, r7, #16
 8001062:	4619      	mov	r1, r3
 8001064:	4811      	ldr	r0, [pc, #68]	; (80010ac <MX_GPIO_Init+0xec>)
 8001066:	f000 fb05 	bl	8001674 <HAL_GPIO_Init>

  /*Configure GPIO pins : A_LED_Pin B_LED_Pin C_LED_Pin D_LED_Pin
                           E_LED_Pin F_LED_Pin G_LED_Pin */
  GPIO_InitStruct.Pin = A_LED_Pin|B_LED_Pin|C_LED_Pin|D_LED_Pin
 800106a:	237f      	movs	r3, #127	; 0x7f
 800106c:	613b      	str	r3, [r7, #16]
                          |E_LED_Pin|F_LED_Pin|G_LED_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800106e:	2301      	movs	r3, #1
 8001070:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001072:	2300      	movs	r3, #0
 8001074:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001076:	2302      	movs	r3, #2
 8001078:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800107a:	f107 0310 	add.w	r3, r7, #16
 800107e:	4619      	mov	r1, r3
 8001080:	480b      	ldr	r0, [pc, #44]	; (80010b0 <MX_GPIO_Init+0xf0>)
 8001082:	f000 faf7 	bl	8001674 <HAL_GPIO_Init>

  /*Configure GPIO pins : BUTTON2_Pin BUTTON3_Pin */
  GPIO_InitStruct.Pin = BUTTON2_Pin|BUTTON3_Pin;
 8001086:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 800108a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800108c:	2300      	movs	r3, #0
 800108e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001090:	2301      	movs	r3, #1
 8001092:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001094:	f107 0310 	add.w	r3, r7, #16
 8001098:	4619      	mov	r1, r3
 800109a:	4804      	ldr	r0, [pc, #16]	; (80010ac <MX_GPIO_Init+0xec>)
 800109c:	f000 faea 	bl	8001674 <HAL_GPIO_Init>

}
 80010a0:	bf00      	nop
 80010a2:	3720      	adds	r7, #32
 80010a4:	46bd      	mov	sp, r7
 80010a6:	bd80      	pop	{r7, pc}
 80010a8:	40021000 	.word	0x40021000
 80010ac:	40010800 	.word	0x40010800
 80010b0:	40010c00 	.word	0x40010c00
 80010b4:	40011000 	.word	0x40011000

080010b8 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80010b8:	b580      	push	{r7, lr}
 80010ba:	b082      	sub	sp, #8
 80010bc:	af00      	add	r7, sp, #0
 80010be:	6078      	str	r0, [r7, #4]
	timerRun(); 	// timer interupt function
 80010c0:	f000 f822 	bl	8001108 <timerRun>
	getKeyInput();  // debouncing function
 80010c4:	f7ff fc76 	bl	80009b4 <getKeyInput>
}
 80010c8:	bf00      	nop
 80010ca:	3708      	adds	r7, #8
 80010cc:	46bd      	mov	sp, r7
 80010ce:	bd80      	pop	{r7, pc}

080010d0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80010d0:	b480      	push	{r7}
 80010d2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80010d4:	b672      	cpsid	i
}
 80010d6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80010d8:	e7fe      	b.n	80010d8 <Error_Handler+0x8>
	...

080010dc <setTimer1>:

int timer1_counter = 0;
int timer1_flag = 0;
// counter for trafic light (already multiple for 100)
void setTimer1(int duration)
{
 80010dc:	b480      	push	{r7}
 80010de:	b083      	sub	sp, #12
 80010e0:	af00      	add	r7, sp, #0
 80010e2:	6078      	str	r0, [r7, #4]
	timer1_counter = duration*100;
 80010e4:	687b      	ldr	r3, [r7, #4]
 80010e6:	2264      	movs	r2, #100	; 0x64
 80010e8:	fb02 f303 	mul.w	r3, r2, r3
 80010ec:	4a04      	ldr	r2, [pc, #16]	; (8001100 <setTimer1+0x24>)
 80010ee:	6013      	str	r3, [r2, #0]
	timer1_flag = 0;
 80010f0:	4b04      	ldr	r3, [pc, #16]	; (8001104 <setTimer1+0x28>)
 80010f2:	2200      	movs	r2, #0
 80010f4:	601a      	str	r2, [r3, #0]
}
 80010f6:	bf00      	nop
 80010f8:	370c      	adds	r7, #12
 80010fa:	46bd      	mov	sp, r7
 80010fc:	bc80      	pop	{r7}
 80010fe:	4770      	bx	lr
 8001100:	2000008c 	.word	0x2000008c
 8001104:	2000009c 	.word	0x2000009c

08001108 <timerRun>:

void timerRun()
{
 8001108:	b480      	push	{r7}
 800110a:	af00      	add	r7, sp, #0
	if(timer1_counter > 0)
 800110c:	4b21      	ldr	r3, [pc, #132]	; (8001194 <timerRun+0x8c>)
 800110e:	681b      	ldr	r3, [r3, #0]
 8001110:	2b00      	cmp	r3, #0
 8001112:	dd0b      	ble.n	800112c <timerRun+0x24>
	{
		timer1_counter--;
 8001114:	4b1f      	ldr	r3, [pc, #124]	; (8001194 <timerRun+0x8c>)
 8001116:	681b      	ldr	r3, [r3, #0]
 8001118:	3b01      	subs	r3, #1
 800111a:	4a1e      	ldr	r2, [pc, #120]	; (8001194 <timerRun+0x8c>)
 800111c:	6013      	str	r3, [r2, #0]

		if(timer1_counter <= 0)
 800111e:	4b1d      	ldr	r3, [pc, #116]	; (8001194 <timerRun+0x8c>)
 8001120:	681b      	ldr	r3, [r3, #0]
 8001122:	2b00      	cmp	r3, #0
 8001124:	dc02      	bgt.n	800112c <timerRun+0x24>
		{
			timer1_flag = 1;
 8001126:	4b1c      	ldr	r3, [pc, #112]	; (8001198 <timerRun+0x90>)
 8001128:	2201      	movs	r2, #1
 800112a:	601a      	str	r2, [r3, #0]
		}
	}

	if(timer2_counter > 0)
 800112c:	4b1b      	ldr	r3, [pc, #108]	; (800119c <timerRun+0x94>)
 800112e:	681b      	ldr	r3, [r3, #0]
 8001130:	2b00      	cmp	r3, #0
 8001132:	dd0b      	ble.n	800114c <timerRun+0x44>
	{
		timer2_counter--;//counter led 7 segment
 8001134:	4b19      	ldr	r3, [pc, #100]	; (800119c <timerRun+0x94>)
 8001136:	681b      	ldr	r3, [r3, #0]
 8001138:	3b01      	subs	r3, #1
 800113a:	4a18      	ldr	r2, [pc, #96]	; (800119c <timerRun+0x94>)
 800113c:	6013      	str	r3, [r2, #0]

		if(timer2_counter <= 0) // counter led 7 segment
 800113e:	4b17      	ldr	r3, [pc, #92]	; (800119c <timerRun+0x94>)
 8001140:	681b      	ldr	r3, [r3, #0]
 8001142:	2b00      	cmp	r3, #0
 8001144:	dc02      	bgt.n	800114c <timerRun+0x44>
		{
			timer2_flag = 1;
 8001146:	4b16      	ldr	r3, [pc, #88]	; (80011a0 <timerRun+0x98>)
 8001148:	2201      	movs	r2, #1
 800114a:	601a      	str	r2, [r3, #0]
		}
	}

	if(timer3_counter > 0)
 800114c:	4b15      	ldr	r3, [pc, #84]	; (80011a4 <timerRun+0x9c>)
 800114e:	681b      	ldr	r3, [r3, #0]
 8001150:	2b00      	cmp	r3, #0
 8001152:	dd0b      	ble.n	800116c <timerRun+0x64>
	{
		timer3_counter--;
 8001154:	4b13      	ldr	r3, [pc, #76]	; (80011a4 <timerRun+0x9c>)
 8001156:	681b      	ldr	r3, [r3, #0]
 8001158:	3b01      	subs	r3, #1
 800115a:	4a12      	ldr	r2, [pc, #72]	; (80011a4 <timerRun+0x9c>)
 800115c:	6013      	str	r3, [r2, #0]

		if(timer3_counter <= 0)
 800115e:	4b11      	ldr	r3, [pc, #68]	; (80011a4 <timerRun+0x9c>)
 8001160:	681b      	ldr	r3, [r3, #0]
 8001162:	2b00      	cmp	r3, #0
 8001164:	dc02      	bgt.n	800116c <timerRun+0x64>
		{
			timer3_flag = 1;
 8001166:	4b10      	ldr	r3, [pc, #64]	; (80011a8 <timerRun+0xa0>)
 8001168:	2201      	movs	r2, #1
 800116a:	601a      	str	r2, [r3, #0]
		}
	}

	if(timer4_counter > 0)
 800116c:	4b0f      	ldr	r3, [pc, #60]	; (80011ac <timerRun+0xa4>)
 800116e:	681b      	ldr	r3, [r3, #0]
 8001170:	2b00      	cmp	r3, #0
 8001172:	dd0b      	ble.n	800118c <timerRun+0x84>
	{
		timer4_counter--;
 8001174:	4b0d      	ldr	r3, [pc, #52]	; (80011ac <timerRun+0xa4>)
 8001176:	681b      	ldr	r3, [r3, #0]
 8001178:	3b01      	subs	r3, #1
 800117a:	4a0c      	ldr	r2, [pc, #48]	; (80011ac <timerRun+0xa4>)
 800117c:	6013      	str	r3, [r2, #0]
		if(timer4_counter <= 0)
 800117e:	4b0b      	ldr	r3, [pc, #44]	; (80011ac <timerRun+0xa4>)
 8001180:	681b      	ldr	r3, [r3, #0]
 8001182:	2b00      	cmp	r3, #0
 8001184:	dc02      	bgt.n	800118c <timerRun+0x84>
		{
			timer4_flag = 1;
 8001186:	4b0a      	ldr	r3, [pc, #40]	; (80011b0 <timerRun+0xa8>)
 8001188:	2201      	movs	r2, #1
 800118a:	601a      	str	r2, [r3, #0]
		}
	}

}
 800118c:	bf00      	nop
 800118e:	46bd      	mov	sp, r7
 8001190:	bc80      	pop	{r7}
 8001192:	4770      	bx	lr
 8001194:	2000008c 	.word	0x2000008c
 8001198:	2000009c 	.word	0x2000009c
 800119c:	20000090 	.word	0x20000090
 80011a0:	200000a0 	.word	0x200000a0
 80011a4:	20000094 	.word	0x20000094
 80011a8:	200000a4 	.word	0x200000a4
 80011ac:	20000098 	.word	0x20000098
 80011b0:	200000a8 	.word	0x200000a8

080011b4 <setTimer2>:
// counter for 7 led segment
int timer2_counter = 0;
int timer2_flag = 0;

void setTimer2(int duration2)
{
 80011b4:	b480      	push	{r7}
 80011b6:	b083      	sub	sp, #12
 80011b8:	af00      	add	r7, sp, #0
 80011ba:	6078      	str	r0, [r7, #4]
	timer2_counter = duration2;
 80011bc:	4a05      	ldr	r2, [pc, #20]	; (80011d4 <setTimer2+0x20>)
 80011be:	687b      	ldr	r3, [r7, #4]
 80011c0:	6013      	str	r3, [r2, #0]
	timer2_flag = 0;
 80011c2:	4b05      	ldr	r3, [pc, #20]	; (80011d8 <setTimer2+0x24>)
 80011c4:	2200      	movs	r2, #0
 80011c6:	601a      	str	r2, [r3, #0]
}
 80011c8:	bf00      	nop
 80011ca:	370c      	adds	r7, #12
 80011cc:	46bd      	mov	sp, r7
 80011ce:	bc80      	pop	{r7}
 80011d0:	4770      	bx	lr
 80011d2:	bf00      	nop
 80011d4:	20000090 	.word	0x20000090
 80011d8:	200000a0 	.word	0x200000a0

080011dc <setTimer3>:

int timer3_counter = 0;
int timer3_flag = 0;

void setTimer3(int duration3)
{
 80011dc:	b480      	push	{r7}
 80011de:	b083      	sub	sp, #12
 80011e0:	af00      	add	r7, sp, #0
 80011e2:	6078      	str	r0, [r7, #4]
	timer3_counter = duration3;
 80011e4:	4a05      	ldr	r2, [pc, #20]	; (80011fc <setTimer3+0x20>)
 80011e6:	687b      	ldr	r3, [r7, #4]
 80011e8:	6013      	str	r3, [r2, #0]
	timer3_flag = 0;
 80011ea:	4b05      	ldr	r3, [pc, #20]	; (8001200 <setTimer3+0x24>)
 80011ec:	2200      	movs	r2, #0
 80011ee:	601a      	str	r2, [r3, #0]
}
 80011f0:	bf00      	nop
 80011f2:	370c      	adds	r7, #12
 80011f4:	46bd      	mov	sp, r7
 80011f6:	bc80      	pop	{r7}
 80011f8:	4770      	bx	lr
 80011fa:	bf00      	nop
 80011fc:	20000094 	.word	0x20000094
 8001200:	200000a4 	.word	0x200000a4

08001204 <setTimer4>:

int timer4_counter = 0;
int timer4_flag = 0;

void setTimer4(int duration4)
{
 8001204:	b480      	push	{r7}
 8001206:	b083      	sub	sp, #12
 8001208:	af00      	add	r7, sp, #0
 800120a:	6078      	str	r0, [r7, #4]
	timer4_counter = duration4;
 800120c:	4a05      	ldr	r2, [pc, #20]	; (8001224 <setTimer4+0x20>)
 800120e:	687b      	ldr	r3, [r7, #4]
 8001210:	6013      	str	r3, [r2, #0]
	timer4_flag = 0;
 8001212:	4b05      	ldr	r3, [pc, #20]	; (8001228 <setTimer4+0x24>)
 8001214:	2200      	movs	r2, #0
 8001216:	601a      	str	r2, [r3, #0]
}
 8001218:	bf00      	nop
 800121a:	370c      	adds	r7, #12
 800121c:	46bd      	mov	sp, r7
 800121e:	bc80      	pop	{r7}
 8001220:	4770      	bx	lr
 8001222:	bf00      	nop
 8001224:	20000098 	.word	0x20000098
 8001228:	200000a8 	.word	0x200000a8

0800122c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800122c:	b480      	push	{r7}
 800122e:	b085      	sub	sp, #20
 8001230:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001232:	4b15      	ldr	r3, [pc, #84]	; (8001288 <HAL_MspInit+0x5c>)
 8001234:	699b      	ldr	r3, [r3, #24]
 8001236:	4a14      	ldr	r2, [pc, #80]	; (8001288 <HAL_MspInit+0x5c>)
 8001238:	f043 0301 	orr.w	r3, r3, #1
 800123c:	6193      	str	r3, [r2, #24]
 800123e:	4b12      	ldr	r3, [pc, #72]	; (8001288 <HAL_MspInit+0x5c>)
 8001240:	699b      	ldr	r3, [r3, #24]
 8001242:	f003 0301 	and.w	r3, r3, #1
 8001246:	60bb      	str	r3, [r7, #8]
 8001248:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800124a:	4b0f      	ldr	r3, [pc, #60]	; (8001288 <HAL_MspInit+0x5c>)
 800124c:	69db      	ldr	r3, [r3, #28]
 800124e:	4a0e      	ldr	r2, [pc, #56]	; (8001288 <HAL_MspInit+0x5c>)
 8001250:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001254:	61d3      	str	r3, [r2, #28]
 8001256:	4b0c      	ldr	r3, [pc, #48]	; (8001288 <HAL_MspInit+0x5c>)
 8001258:	69db      	ldr	r3, [r3, #28]
 800125a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800125e:	607b      	str	r3, [r7, #4]
 8001260:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** DISABLE: JTAG-DP Disabled and SW-DP Disabled
  */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 8001262:	4b0a      	ldr	r3, [pc, #40]	; (800128c <HAL_MspInit+0x60>)
 8001264:	685b      	ldr	r3, [r3, #4]
 8001266:	60fb      	str	r3, [r7, #12]
 8001268:	68fb      	ldr	r3, [r7, #12]
 800126a:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 800126e:	60fb      	str	r3, [r7, #12]
 8001270:	68fb      	ldr	r3, [r7, #12]
 8001272:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8001276:	60fb      	str	r3, [r7, #12]
 8001278:	4a04      	ldr	r2, [pc, #16]	; (800128c <HAL_MspInit+0x60>)
 800127a:	68fb      	ldr	r3, [r7, #12]
 800127c:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800127e:	bf00      	nop
 8001280:	3714      	adds	r7, #20
 8001282:	46bd      	mov	sp, r7
 8001284:	bc80      	pop	{r7}
 8001286:	4770      	bx	lr
 8001288:	40021000 	.word	0x40021000
 800128c:	40010000 	.word	0x40010000

08001290 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001290:	b580      	push	{r7, lr}
 8001292:	b084      	sub	sp, #16
 8001294:	af00      	add	r7, sp, #0
 8001296:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001298:	687b      	ldr	r3, [r7, #4]
 800129a:	681b      	ldr	r3, [r3, #0]
 800129c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80012a0:	d113      	bne.n	80012ca <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80012a2:	4b0c      	ldr	r3, [pc, #48]	; (80012d4 <HAL_TIM_Base_MspInit+0x44>)
 80012a4:	69db      	ldr	r3, [r3, #28]
 80012a6:	4a0b      	ldr	r2, [pc, #44]	; (80012d4 <HAL_TIM_Base_MspInit+0x44>)
 80012a8:	f043 0301 	orr.w	r3, r3, #1
 80012ac:	61d3      	str	r3, [r2, #28]
 80012ae:	4b09      	ldr	r3, [pc, #36]	; (80012d4 <HAL_TIM_Base_MspInit+0x44>)
 80012b0:	69db      	ldr	r3, [r3, #28]
 80012b2:	f003 0301 	and.w	r3, r3, #1
 80012b6:	60fb      	str	r3, [r7, #12]
 80012b8:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80012ba:	2200      	movs	r2, #0
 80012bc:	2100      	movs	r1, #0
 80012be:	201c      	movs	r0, #28
 80012c0:	f000 f9a1 	bl	8001606 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80012c4:	201c      	movs	r0, #28
 80012c6:	f000 f9ba 	bl	800163e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 80012ca:	bf00      	nop
 80012cc:	3710      	adds	r7, #16
 80012ce:	46bd      	mov	sp, r7
 80012d0:	bd80      	pop	{r7, pc}
 80012d2:	bf00      	nop
 80012d4:	40021000 	.word	0x40021000

080012d8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80012d8:	b480      	push	{r7}
 80012da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80012dc:	e7fe      	b.n	80012dc <NMI_Handler+0x4>

080012de <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80012de:	b480      	push	{r7}
 80012e0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80012e2:	e7fe      	b.n	80012e2 <HardFault_Handler+0x4>

080012e4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80012e4:	b480      	push	{r7}
 80012e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80012e8:	e7fe      	b.n	80012e8 <MemManage_Handler+0x4>

080012ea <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80012ea:	b480      	push	{r7}
 80012ec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80012ee:	e7fe      	b.n	80012ee <BusFault_Handler+0x4>

080012f0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80012f0:	b480      	push	{r7}
 80012f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80012f4:	e7fe      	b.n	80012f4 <UsageFault_Handler+0x4>

080012f6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80012f6:	b480      	push	{r7}
 80012f8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80012fa:	bf00      	nop
 80012fc:	46bd      	mov	sp, r7
 80012fe:	bc80      	pop	{r7}
 8001300:	4770      	bx	lr

08001302 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001302:	b480      	push	{r7}
 8001304:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001306:	bf00      	nop
 8001308:	46bd      	mov	sp, r7
 800130a:	bc80      	pop	{r7}
 800130c:	4770      	bx	lr

0800130e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800130e:	b480      	push	{r7}
 8001310:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001312:	bf00      	nop
 8001314:	46bd      	mov	sp, r7
 8001316:	bc80      	pop	{r7}
 8001318:	4770      	bx	lr

0800131a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800131a:	b580      	push	{r7, lr}
 800131c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800131e:	f000 f87f 	bl	8001420 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001322:	bf00      	nop
 8001324:	bd80      	pop	{r7, pc}
	...

08001328 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001328:	b580      	push	{r7, lr}
 800132a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 800132c:	4802      	ldr	r0, [pc, #8]	; (8001338 <TIM2_IRQHandler+0x10>)
 800132e:	f000 ffdb 	bl	80022e8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001332:	bf00      	nop
 8001334:	bd80      	pop	{r7, pc}
 8001336:	bf00      	nop
 8001338:	200000ac 	.word	0x200000ac

0800133c <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800133c:	b480      	push	{r7}
 800133e:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001340:	bf00      	nop
 8001342:	46bd      	mov	sp, r7
 8001344:	bc80      	pop	{r7}
 8001346:	4770      	bx	lr

08001348 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001348:	f7ff fff8 	bl	800133c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800134c:	480b      	ldr	r0, [pc, #44]	; (800137c <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 800134e:	490c      	ldr	r1, [pc, #48]	; (8001380 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001350:	4a0c      	ldr	r2, [pc, #48]	; (8001384 <LoopFillZerobss+0x16>)
  movs r3, #0
 8001352:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001354:	e002      	b.n	800135c <LoopCopyDataInit>

08001356 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001356:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001358:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800135a:	3304      	adds	r3, #4

0800135c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800135c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800135e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001360:	d3f9      	bcc.n	8001356 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001362:	4a09      	ldr	r2, [pc, #36]	; (8001388 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001364:	4c09      	ldr	r4, [pc, #36]	; (800138c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001366:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001368:	e001      	b.n	800136e <LoopFillZerobss>

0800136a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800136a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800136c:	3204      	adds	r2, #4

0800136e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800136e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001370:	d3fb      	bcc.n	800136a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001372:	f001 fb05 	bl	8002980 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001376:	f7ff fd7f 	bl	8000e78 <main>
  bx lr
 800137a:	4770      	bx	lr
  ldr r0, =_sdata
 800137c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001380:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 8001384:	08002a34 	.word	0x08002a34
  ldr r2, =_sbss
 8001388:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 800138c:	200000f8 	.word	0x200000f8

08001390 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001390:	e7fe      	b.n	8001390 <ADC1_2_IRQHandler>
	...

08001394 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001394:	b580      	push	{r7, lr}
 8001396:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001398:	4b08      	ldr	r3, [pc, #32]	; (80013bc <HAL_Init+0x28>)
 800139a:	681b      	ldr	r3, [r3, #0]
 800139c:	4a07      	ldr	r2, [pc, #28]	; (80013bc <HAL_Init+0x28>)
 800139e:	f043 0310 	orr.w	r3, r3, #16
 80013a2:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80013a4:	2003      	movs	r0, #3
 80013a6:	f000 f923 	bl	80015f0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80013aa:	200f      	movs	r0, #15
 80013ac:	f000 f808 	bl	80013c0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80013b0:	f7ff ff3c 	bl	800122c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80013b4:	2300      	movs	r3, #0
}
 80013b6:	4618      	mov	r0, r3
 80013b8:	bd80      	pop	{r7, pc}
 80013ba:	bf00      	nop
 80013bc:	40022000 	.word	0x40022000

080013c0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80013c0:	b580      	push	{r7, lr}
 80013c2:	b082      	sub	sp, #8
 80013c4:	af00      	add	r7, sp, #0
 80013c6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80013c8:	4b12      	ldr	r3, [pc, #72]	; (8001414 <HAL_InitTick+0x54>)
 80013ca:	681a      	ldr	r2, [r3, #0]
 80013cc:	4b12      	ldr	r3, [pc, #72]	; (8001418 <HAL_InitTick+0x58>)
 80013ce:	781b      	ldrb	r3, [r3, #0]
 80013d0:	4619      	mov	r1, r3
 80013d2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80013d6:	fbb3 f3f1 	udiv	r3, r3, r1
 80013da:	fbb2 f3f3 	udiv	r3, r2, r3
 80013de:	4618      	mov	r0, r3
 80013e0:	f000 f93b 	bl	800165a <HAL_SYSTICK_Config>
 80013e4:	4603      	mov	r3, r0
 80013e6:	2b00      	cmp	r3, #0
 80013e8:	d001      	beq.n	80013ee <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80013ea:	2301      	movs	r3, #1
 80013ec:	e00e      	b.n	800140c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80013ee:	687b      	ldr	r3, [r7, #4]
 80013f0:	2b0f      	cmp	r3, #15
 80013f2:	d80a      	bhi.n	800140a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80013f4:	2200      	movs	r2, #0
 80013f6:	6879      	ldr	r1, [r7, #4]
 80013f8:	f04f 30ff 	mov.w	r0, #4294967295
 80013fc:	f000 f903 	bl	8001606 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001400:	4a06      	ldr	r2, [pc, #24]	; (800141c <HAL_InitTick+0x5c>)
 8001402:	687b      	ldr	r3, [r7, #4]
 8001404:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001406:	2300      	movs	r3, #0
 8001408:	e000      	b.n	800140c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800140a:	2301      	movs	r3, #1
}
 800140c:	4618      	mov	r0, r3
 800140e:	3708      	adds	r7, #8
 8001410:	46bd      	mov	sp, r7
 8001412:	bd80      	pop	{r7, pc}
 8001414:	20000050 	.word	0x20000050
 8001418:	20000058 	.word	0x20000058
 800141c:	20000054 	.word	0x20000054

08001420 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001420:	b480      	push	{r7}
 8001422:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001424:	4b05      	ldr	r3, [pc, #20]	; (800143c <HAL_IncTick+0x1c>)
 8001426:	781b      	ldrb	r3, [r3, #0]
 8001428:	461a      	mov	r2, r3
 800142a:	4b05      	ldr	r3, [pc, #20]	; (8001440 <HAL_IncTick+0x20>)
 800142c:	681b      	ldr	r3, [r3, #0]
 800142e:	4413      	add	r3, r2
 8001430:	4a03      	ldr	r2, [pc, #12]	; (8001440 <HAL_IncTick+0x20>)
 8001432:	6013      	str	r3, [r2, #0]
}
 8001434:	bf00      	nop
 8001436:	46bd      	mov	sp, r7
 8001438:	bc80      	pop	{r7}
 800143a:	4770      	bx	lr
 800143c:	20000058 	.word	0x20000058
 8001440:	200000f4 	.word	0x200000f4

08001444 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001444:	b480      	push	{r7}
 8001446:	af00      	add	r7, sp, #0
  return uwTick;
 8001448:	4b02      	ldr	r3, [pc, #8]	; (8001454 <HAL_GetTick+0x10>)
 800144a:	681b      	ldr	r3, [r3, #0]
}
 800144c:	4618      	mov	r0, r3
 800144e:	46bd      	mov	sp, r7
 8001450:	bc80      	pop	{r7}
 8001452:	4770      	bx	lr
 8001454:	200000f4 	.word	0x200000f4

08001458 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001458:	b480      	push	{r7}
 800145a:	b085      	sub	sp, #20
 800145c:	af00      	add	r7, sp, #0
 800145e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001460:	687b      	ldr	r3, [r7, #4]
 8001462:	f003 0307 	and.w	r3, r3, #7
 8001466:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001468:	4b0c      	ldr	r3, [pc, #48]	; (800149c <__NVIC_SetPriorityGrouping+0x44>)
 800146a:	68db      	ldr	r3, [r3, #12]
 800146c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800146e:	68ba      	ldr	r2, [r7, #8]
 8001470:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001474:	4013      	ands	r3, r2
 8001476:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001478:	68fb      	ldr	r3, [r7, #12]
 800147a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800147c:	68bb      	ldr	r3, [r7, #8]
 800147e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001480:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001484:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001488:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800148a:	4a04      	ldr	r2, [pc, #16]	; (800149c <__NVIC_SetPriorityGrouping+0x44>)
 800148c:	68bb      	ldr	r3, [r7, #8]
 800148e:	60d3      	str	r3, [r2, #12]
}
 8001490:	bf00      	nop
 8001492:	3714      	adds	r7, #20
 8001494:	46bd      	mov	sp, r7
 8001496:	bc80      	pop	{r7}
 8001498:	4770      	bx	lr
 800149a:	bf00      	nop
 800149c:	e000ed00 	.word	0xe000ed00

080014a0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80014a0:	b480      	push	{r7}
 80014a2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80014a4:	4b04      	ldr	r3, [pc, #16]	; (80014b8 <__NVIC_GetPriorityGrouping+0x18>)
 80014a6:	68db      	ldr	r3, [r3, #12]
 80014a8:	0a1b      	lsrs	r3, r3, #8
 80014aa:	f003 0307 	and.w	r3, r3, #7
}
 80014ae:	4618      	mov	r0, r3
 80014b0:	46bd      	mov	sp, r7
 80014b2:	bc80      	pop	{r7}
 80014b4:	4770      	bx	lr
 80014b6:	bf00      	nop
 80014b8:	e000ed00 	.word	0xe000ed00

080014bc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80014bc:	b480      	push	{r7}
 80014be:	b083      	sub	sp, #12
 80014c0:	af00      	add	r7, sp, #0
 80014c2:	4603      	mov	r3, r0
 80014c4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80014c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80014ca:	2b00      	cmp	r3, #0
 80014cc:	db0b      	blt.n	80014e6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80014ce:	79fb      	ldrb	r3, [r7, #7]
 80014d0:	f003 021f 	and.w	r2, r3, #31
 80014d4:	4906      	ldr	r1, [pc, #24]	; (80014f0 <__NVIC_EnableIRQ+0x34>)
 80014d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80014da:	095b      	lsrs	r3, r3, #5
 80014dc:	2001      	movs	r0, #1
 80014de:	fa00 f202 	lsl.w	r2, r0, r2
 80014e2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80014e6:	bf00      	nop
 80014e8:	370c      	adds	r7, #12
 80014ea:	46bd      	mov	sp, r7
 80014ec:	bc80      	pop	{r7}
 80014ee:	4770      	bx	lr
 80014f0:	e000e100 	.word	0xe000e100

080014f4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80014f4:	b480      	push	{r7}
 80014f6:	b083      	sub	sp, #12
 80014f8:	af00      	add	r7, sp, #0
 80014fa:	4603      	mov	r3, r0
 80014fc:	6039      	str	r1, [r7, #0]
 80014fe:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001500:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001504:	2b00      	cmp	r3, #0
 8001506:	db0a      	blt.n	800151e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001508:	683b      	ldr	r3, [r7, #0]
 800150a:	b2da      	uxtb	r2, r3
 800150c:	490c      	ldr	r1, [pc, #48]	; (8001540 <__NVIC_SetPriority+0x4c>)
 800150e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001512:	0112      	lsls	r2, r2, #4
 8001514:	b2d2      	uxtb	r2, r2
 8001516:	440b      	add	r3, r1
 8001518:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800151c:	e00a      	b.n	8001534 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800151e:	683b      	ldr	r3, [r7, #0]
 8001520:	b2da      	uxtb	r2, r3
 8001522:	4908      	ldr	r1, [pc, #32]	; (8001544 <__NVIC_SetPriority+0x50>)
 8001524:	79fb      	ldrb	r3, [r7, #7]
 8001526:	f003 030f 	and.w	r3, r3, #15
 800152a:	3b04      	subs	r3, #4
 800152c:	0112      	lsls	r2, r2, #4
 800152e:	b2d2      	uxtb	r2, r2
 8001530:	440b      	add	r3, r1
 8001532:	761a      	strb	r2, [r3, #24]
}
 8001534:	bf00      	nop
 8001536:	370c      	adds	r7, #12
 8001538:	46bd      	mov	sp, r7
 800153a:	bc80      	pop	{r7}
 800153c:	4770      	bx	lr
 800153e:	bf00      	nop
 8001540:	e000e100 	.word	0xe000e100
 8001544:	e000ed00 	.word	0xe000ed00

08001548 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001548:	b480      	push	{r7}
 800154a:	b089      	sub	sp, #36	; 0x24
 800154c:	af00      	add	r7, sp, #0
 800154e:	60f8      	str	r0, [r7, #12]
 8001550:	60b9      	str	r1, [r7, #8]
 8001552:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001554:	68fb      	ldr	r3, [r7, #12]
 8001556:	f003 0307 	and.w	r3, r3, #7
 800155a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800155c:	69fb      	ldr	r3, [r7, #28]
 800155e:	f1c3 0307 	rsb	r3, r3, #7
 8001562:	2b04      	cmp	r3, #4
 8001564:	bf28      	it	cs
 8001566:	2304      	movcs	r3, #4
 8001568:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800156a:	69fb      	ldr	r3, [r7, #28]
 800156c:	3304      	adds	r3, #4
 800156e:	2b06      	cmp	r3, #6
 8001570:	d902      	bls.n	8001578 <NVIC_EncodePriority+0x30>
 8001572:	69fb      	ldr	r3, [r7, #28]
 8001574:	3b03      	subs	r3, #3
 8001576:	e000      	b.n	800157a <NVIC_EncodePriority+0x32>
 8001578:	2300      	movs	r3, #0
 800157a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800157c:	f04f 32ff 	mov.w	r2, #4294967295
 8001580:	69bb      	ldr	r3, [r7, #24]
 8001582:	fa02 f303 	lsl.w	r3, r2, r3
 8001586:	43da      	mvns	r2, r3
 8001588:	68bb      	ldr	r3, [r7, #8]
 800158a:	401a      	ands	r2, r3
 800158c:	697b      	ldr	r3, [r7, #20]
 800158e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001590:	f04f 31ff 	mov.w	r1, #4294967295
 8001594:	697b      	ldr	r3, [r7, #20]
 8001596:	fa01 f303 	lsl.w	r3, r1, r3
 800159a:	43d9      	mvns	r1, r3
 800159c:	687b      	ldr	r3, [r7, #4]
 800159e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80015a0:	4313      	orrs	r3, r2
         );
}
 80015a2:	4618      	mov	r0, r3
 80015a4:	3724      	adds	r7, #36	; 0x24
 80015a6:	46bd      	mov	sp, r7
 80015a8:	bc80      	pop	{r7}
 80015aa:	4770      	bx	lr

080015ac <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80015ac:	b580      	push	{r7, lr}
 80015ae:	b082      	sub	sp, #8
 80015b0:	af00      	add	r7, sp, #0
 80015b2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80015b4:	687b      	ldr	r3, [r7, #4]
 80015b6:	3b01      	subs	r3, #1
 80015b8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80015bc:	d301      	bcc.n	80015c2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80015be:	2301      	movs	r3, #1
 80015c0:	e00f      	b.n	80015e2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80015c2:	4a0a      	ldr	r2, [pc, #40]	; (80015ec <SysTick_Config+0x40>)
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	3b01      	subs	r3, #1
 80015c8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80015ca:	210f      	movs	r1, #15
 80015cc:	f04f 30ff 	mov.w	r0, #4294967295
 80015d0:	f7ff ff90 	bl	80014f4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80015d4:	4b05      	ldr	r3, [pc, #20]	; (80015ec <SysTick_Config+0x40>)
 80015d6:	2200      	movs	r2, #0
 80015d8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80015da:	4b04      	ldr	r3, [pc, #16]	; (80015ec <SysTick_Config+0x40>)
 80015dc:	2207      	movs	r2, #7
 80015de:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80015e0:	2300      	movs	r3, #0
}
 80015e2:	4618      	mov	r0, r3
 80015e4:	3708      	adds	r7, #8
 80015e6:	46bd      	mov	sp, r7
 80015e8:	bd80      	pop	{r7, pc}
 80015ea:	bf00      	nop
 80015ec:	e000e010 	.word	0xe000e010

080015f0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80015f0:	b580      	push	{r7, lr}
 80015f2:	b082      	sub	sp, #8
 80015f4:	af00      	add	r7, sp, #0
 80015f6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80015f8:	6878      	ldr	r0, [r7, #4]
 80015fa:	f7ff ff2d 	bl	8001458 <__NVIC_SetPriorityGrouping>
}
 80015fe:	bf00      	nop
 8001600:	3708      	adds	r7, #8
 8001602:	46bd      	mov	sp, r7
 8001604:	bd80      	pop	{r7, pc}

08001606 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001606:	b580      	push	{r7, lr}
 8001608:	b086      	sub	sp, #24
 800160a:	af00      	add	r7, sp, #0
 800160c:	4603      	mov	r3, r0
 800160e:	60b9      	str	r1, [r7, #8]
 8001610:	607a      	str	r2, [r7, #4]
 8001612:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001614:	2300      	movs	r3, #0
 8001616:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001618:	f7ff ff42 	bl	80014a0 <__NVIC_GetPriorityGrouping>
 800161c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800161e:	687a      	ldr	r2, [r7, #4]
 8001620:	68b9      	ldr	r1, [r7, #8]
 8001622:	6978      	ldr	r0, [r7, #20]
 8001624:	f7ff ff90 	bl	8001548 <NVIC_EncodePriority>
 8001628:	4602      	mov	r2, r0
 800162a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800162e:	4611      	mov	r1, r2
 8001630:	4618      	mov	r0, r3
 8001632:	f7ff ff5f 	bl	80014f4 <__NVIC_SetPriority>
}
 8001636:	bf00      	nop
 8001638:	3718      	adds	r7, #24
 800163a:	46bd      	mov	sp, r7
 800163c:	bd80      	pop	{r7, pc}

0800163e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800163e:	b580      	push	{r7, lr}
 8001640:	b082      	sub	sp, #8
 8001642:	af00      	add	r7, sp, #0
 8001644:	4603      	mov	r3, r0
 8001646:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001648:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800164c:	4618      	mov	r0, r3
 800164e:	f7ff ff35 	bl	80014bc <__NVIC_EnableIRQ>
}
 8001652:	bf00      	nop
 8001654:	3708      	adds	r7, #8
 8001656:	46bd      	mov	sp, r7
 8001658:	bd80      	pop	{r7, pc}

0800165a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800165a:	b580      	push	{r7, lr}
 800165c:	b082      	sub	sp, #8
 800165e:	af00      	add	r7, sp, #0
 8001660:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001662:	6878      	ldr	r0, [r7, #4]
 8001664:	f7ff ffa2 	bl	80015ac <SysTick_Config>
 8001668:	4603      	mov	r3, r0
}
 800166a:	4618      	mov	r0, r3
 800166c:	3708      	adds	r7, #8
 800166e:	46bd      	mov	sp, r7
 8001670:	bd80      	pop	{r7, pc}
	...

08001674 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001674:	b480      	push	{r7}
 8001676:	b08b      	sub	sp, #44	; 0x2c
 8001678:	af00      	add	r7, sp, #0
 800167a:	6078      	str	r0, [r7, #4]
 800167c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800167e:	2300      	movs	r3, #0
 8001680:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001682:	2300      	movs	r3, #0
 8001684:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001686:	e148      	b.n	800191a <HAL_GPIO_Init+0x2a6>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001688:	2201      	movs	r2, #1
 800168a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800168c:	fa02 f303 	lsl.w	r3, r2, r3
 8001690:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001692:	683b      	ldr	r3, [r7, #0]
 8001694:	681b      	ldr	r3, [r3, #0]
 8001696:	69fa      	ldr	r2, [r7, #28]
 8001698:	4013      	ands	r3, r2
 800169a:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 800169c:	69ba      	ldr	r2, [r7, #24]
 800169e:	69fb      	ldr	r3, [r7, #28]
 80016a0:	429a      	cmp	r2, r3
 80016a2:	f040 8137 	bne.w	8001914 <HAL_GPIO_Init+0x2a0>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80016a6:	683b      	ldr	r3, [r7, #0]
 80016a8:	685b      	ldr	r3, [r3, #4]
 80016aa:	4aa3      	ldr	r2, [pc, #652]	; (8001938 <HAL_GPIO_Init+0x2c4>)
 80016ac:	4293      	cmp	r3, r2
 80016ae:	d05e      	beq.n	800176e <HAL_GPIO_Init+0xfa>
 80016b0:	4aa1      	ldr	r2, [pc, #644]	; (8001938 <HAL_GPIO_Init+0x2c4>)
 80016b2:	4293      	cmp	r3, r2
 80016b4:	d875      	bhi.n	80017a2 <HAL_GPIO_Init+0x12e>
 80016b6:	4aa1      	ldr	r2, [pc, #644]	; (800193c <HAL_GPIO_Init+0x2c8>)
 80016b8:	4293      	cmp	r3, r2
 80016ba:	d058      	beq.n	800176e <HAL_GPIO_Init+0xfa>
 80016bc:	4a9f      	ldr	r2, [pc, #636]	; (800193c <HAL_GPIO_Init+0x2c8>)
 80016be:	4293      	cmp	r3, r2
 80016c0:	d86f      	bhi.n	80017a2 <HAL_GPIO_Init+0x12e>
 80016c2:	4a9f      	ldr	r2, [pc, #636]	; (8001940 <HAL_GPIO_Init+0x2cc>)
 80016c4:	4293      	cmp	r3, r2
 80016c6:	d052      	beq.n	800176e <HAL_GPIO_Init+0xfa>
 80016c8:	4a9d      	ldr	r2, [pc, #628]	; (8001940 <HAL_GPIO_Init+0x2cc>)
 80016ca:	4293      	cmp	r3, r2
 80016cc:	d869      	bhi.n	80017a2 <HAL_GPIO_Init+0x12e>
 80016ce:	4a9d      	ldr	r2, [pc, #628]	; (8001944 <HAL_GPIO_Init+0x2d0>)
 80016d0:	4293      	cmp	r3, r2
 80016d2:	d04c      	beq.n	800176e <HAL_GPIO_Init+0xfa>
 80016d4:	4a9b      	ldr	r2, [pc, #620]	; (8001944 <HAL_GPIO_Init+0x2d0>)
 80016d6:	4293      	cmp	r3, r2
 80016d8:	d863      	bhi.n	80017a2 <HAL_GPIO_Init+0x12e>
 80016da:	4a9b      	ldr	r2, [pc, #620]	; (8001948 <HAL_GPIO_Init+0x2d4>)
 80016dc:	4293      	cmp	r3, r2
 80016de:	d046      	beq.n	800176e <HAL_GPIO_Init+0xfa>
 80016e0:	4a99      	ldr	r2, [pc, #612]	; (8001948 <HAL_GPIO_Init+0x2d4>)
 80016e2:	4293      	cmp	r3, r2
 80016e4:	d85d      	bhi.n	80017a2 <HAL_GPIO_Init+0x12e>
 80016e6:	2b12      	cmp	r3, #18
 80016e8:	d82a      	bhi.n	8001740 <HAL_GPIO_Init+0xcc>
 80016ea:	2b12      	cmp	r3, #18
 80016ec:	d859      	bhi.n	80017a2 <HAL_GPIO_Init+0x12e>
 80016ee:	a201      	add	r2, pc, #4	; (adr r2, 80016f4 <HAL_GPIO_Init+0x80>)
 80016f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80016f4:	0800176f 	.word	0x0800176f
 80016f8:	08001749 	.word	0x08001749
 80016fc:	0800175b 	.word	0x0800175b
 8001700:	0800179d 	.word	0x0800179d
 8001704:	080017a3 	.word	0x080017a3
 8001708:	080017a3 	.word	0x080017a3
 800170c:	080017a3 	.word	0x080017a3
 8001710:	080017a3 	.word	0x080017a3
 8001714:	080017a3 	.word	0x080017a3
 8001718:	080017a3 	.word	0x080017a3
 800171c:	080017a3 	.word	0x080017a3
 8001720:	080017a3 	.word	0x080017a3
 8001724:	080017a3 	.word	0x080017a3
 8001728:	080017a3 	.word	0x080017a3
 800172c:	080017a3 	.word	0x080017a3
 8001730:	080017a3 	.word	0x080017a3
 8001734:	080017a3 	.word	0x080017a3
 8001738:	08001751 	.word	0x08001751
 800173c:	08001765 	.word	0x08001765
 8001740:	4a82      	ldr	r2, [pc, #520]	; (800194c <HAL_GPIO_Init+0x2d8>)
 8001742:	4293      	cmp	r3, r2
 8001744:	d013      	beq.n	800176e <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001746:	e02c      	b.n	80017a2 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001748:	683b      	ldr	r3, [r7, #0]
 800174a:	68db      	ldr	r3, [r3, #12]
 800174c:	623b      	str	r3, [r7, #32]
          break;
 800174e:	e029      	b.n	80017a4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001750:	683b      	ldr	r3, [r7, #0]
 8001752:	68db      	ldr	r3, [r3, #12]
 8001754:	3304      	adds	r3, #4
 8001756:	623b      	str	r3, [r7, #32]
          break;
 8001758:	e024      	b.n	80017a4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800175a:	683b      	ldr	r3, [r7, #0]
 800175c:	68db      	ldr	r3, [r3, #12]
 800175e:	3308      	adds	r3, #8
 8001760:	623b      	str	r3, [r7, #32]
          break;
 8001762:	e01f      	b.n	80017a4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001764:	683b      	ldr	r3, [r7, #0]
 8001766:	68db      	ldr	r3, [r3, #12]
 8001768:	330c      	adds	r3, #12
 800176a:	623b      	str	r3, [r7, #32]
          break;
 800176c:	e01a      	b.n	80017a4 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800176e:	683b      	ldr	r3, [r7, #0]
 8001770:	689b      	ldr	r3, [r3, #8]
 8001772:	2b00      	cmp	r3, #0
 8001774:	d102      	bne.n	800177c <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001776:	2304      	movs	r3, #4
 8001778:	623b      	str	r3, [r7, #32]
          break;
 800177a:	e013      	b.n	80017a4 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 800177c:	683b      	ldr	r3, [r7, #0]
 800177e:	689b      	ldr	r3, [r3, #8]
 8001780:	2b01      	cmp	r3, #1
 8001782:	d105      	bne.n	8001790 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001784:	2308      	movs	r3, #8
 8001786:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001788:	687b      	ldr	r3, [r7, #4]
 800178a:	69fa      	ldr	r2, [r7, #28]
 800178c:	611a      	str	r2, [r3, #16]
          break;
 800178e:	e009      	b.n	80017a4 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001790:	2308      	movs	r3, #8
 8001792:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001794:	687b      	ldr	r3, [r7, #4]
 8001796:	69fa      	ldr	r2, [r7, #28]
 8001798:	615a      	str	r2, [r3, #20]
          break;
 800179a:	e003      	b.n	80017a4 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 800179c:	2300      	movs	r3, #0
 800179e:	623b      	str	r3, [r7, #32]
          break;
 80017a0:	e000      	b.n	80017a4 <HAL_GPIO_Init+0x130>
          break;
 80017a2:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80017a4:	69bb      	ldr	r3, [r7, #24]
 80017a6:	2bff      	cmp	r3, #255	; 0xff
 80017a8:	d801      	bhi.n	80017ae <HAL_GPIO_Init+0x13a>
 80017aa:	687b      	ldr	r3, [r7, #4]
 80017ac:	e001      	b.n	80017b2 <HAL_GPIO_Init+0x13e>
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	3304      	adds	r3, #4
 80017b2:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80017b4:	69bb      	ldr	r3, [r7, #24]
 80017b6:	2bff      	cmp	r3, #255	; 0xff
 80017b8:	d802      	bhi.n	80017c0 <HAL_GPIO_Init+0x14c>
 80017ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80017bc:	009b      	lsls	r3, r3, #2
 80017be:	e002      	b.n	80017c6 <HAL_GPIO_Init+0x152>
 80017c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80017c2:	3b08      	subs	r3, #8
 80017c4:	009b      	lsls	r3, r3, #2
 80017c6:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80017c8:	697b      	ldr	r3, [r7, #20]
 80017ca:	681a      	ldr	r2, [r3, #0]
 80017cc:	210f      	movs	r1, #15
 80017ce:	693b      	ldr	r3, [r7, #16]
 80017d0:	fa01 f303 	lsl.w	r3, r1, r3
 80017d4:	43db      	mvns	r3, r3
 80017d6:	401a      	ands	r2, r3
 80017d8:	6a39      	ldr	r1, [r7, #32]
 80017da:	693b      	ldr	r3, [r7, #16]
 80017dc:	fa01 f303 	lsl.w	r3, r1, r3
 80017e0:	431a      	orrs	r2, r3
 80017e2:	697b      	ldr	r3, [r7, #20]
 80017e4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80017e6:	683b      	ldr	r3, [r7, #0]
 80017e8:	685b      	ldr	r3, [r3, #4]
 80017ea:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80017ee:	2b00      	cmp	r3, #0
 80017f0:	f000 8090 	beq.w	8001914 <HAL_GPIO_Init+0x2a0>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80017f4:	4b56      	ldr	r3, [pc, #344]	; (8001950 <HAL_GPIO_Init+0x2dc>)
 80017f6:	699b      	ldr	r3, [r3, #24]
 80017f8:	4a55      	ldr	r2, [pc, #340]	; (8001950 <HAL_GPIO_Init+0x2dc>)
 80017fa:	f043 0301 	orr.w	r3, r3, #1
 80017fe:	6193      	str	r3, [r2, #24]
 8001800:	4b53      	ldr	r3, [pc, #332]	; (8001950 <HAL_GPIO_Init+0x2dc>)
 8001802:	699b      	ldr	r3, [r3, #24]
 8001804:	f003 0301 	and.w	r3, r3, #1
 8001808:	60bb      	str	r3, [r7, #8]
 800180a:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 800180c:	4a51      	ldr	r2, [pc, #324]	; (8001954 <HAL_GPIO_Init+0x2e0>)
 800180e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001810:	089b      	lsrs	r3, r3, #2
 8001812:	3302      	adds	r3, #2
 8001814:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001818:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800181a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800181c:	f003 0303 	and.w	r3, r3, #3
 8001820:	009b      	lsls	r3, r3, #2
 8001822:	220f      	movs	r2, #15
 8001824:	fa02 f303 	lsl.w	r3, r2, r3
 8001828:	43db      	mvns	r3, r3
 800182a:	68fa      	ldr	r2, [r7, #12]
 800182c:	4013      	ands	r3, r2
 800182e:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001830:	687b      	ldr	r3, [r7, #4]
 8001832:	4a49      	ldr	r2, [pc, #292]	; (8001958 <HAL_GPIO_Init+0x2e4>)
 8001834:	4293      	cmp	r3, r2
 8001836:	d00d      	beq.n	8001854 <HAL_GPIO_Init+0x1e0>
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	4a48      	ldr	r2, [pc, #288]	; (800195c <HAL_GPIO_Init+0x2e8>)
 800183c:	4293      	cmp	r3, r2
 800183e:	d007      	beq.n	8001850 <HAL_GPIO_Init+0x1dc>
 8001840:	687b      	ldr	r3, [r7, #4]
 8001842:	4a47      	ldr	r2, [pc, #284]	; (8001960 <HAL_GPIO_Init+0x2ec>)
 8001844:	4293      	cmp	r3, r2
 8001846:	d101      	bne.n	800184c <HAL_GPIO_Init+0x1d8>
 8001848:	2302      	movs	r3, #2
 800184a:	e004      	b.n	8001856 <HAL_GPIO_Init+0x1e2>
 800184c:	2303      	movs	r3, #3
 800184e:	e002      	b.n	8001856 <HAL_GPIO_Init+0x1e2>
 8001850:	2301      	movs	r3, #1
 8001852:	e000      	b.n	8001856 <HAL_GPIO_Init+0x1e2>
 8001854:	2300      	movs	r3, #0
 8001856:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001858:	f002 0203 	and.w	r2, r2, #3
 800185c:	0092      	lsls	r2, r2, #2
 800185e:	4093      	lsls	r3, r2
 8001860:	68fa      	ldr	r2, [r7, #12]
 8001862:	4313      	orrs	r3, r2
 8001864:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001866:	493b      	ldr	r1, [pc, #236]	; (8001954 <HAL_GPIO_Init+0x2e0>)
 8001868:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800186a:	089b      	lsrs	r3, r3, #2
 800186c:	3302      	adds	r3, #2
 800186e:	68fa      	ldr	r2, [r7, #12]
 8001870:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001874:	683b      	ldr	r3, [r7, #0]
 8001876:	685b      	ldr	r3, [r3, #4]
 8001878:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800187c:	2b00      	cmp	r3, #0
 800187e:	d006      	beq.n	800188e <HAL_GPIO_Init+0x21a>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001880:	4b38      	ldr	r3, [pc, #224]	; (8001964 <HAL_GPIO_Init+0x2f0>)
 8001882:	689a      	ldr	r2, [r3, #8]
 8001884:	4937      	ldr	r1, [pc, #220]	; (8001964 <HAL_GPIO_Init+0x2f0>)
 8001886:	69bb      	ldr	r3, [r7, #24]
 8001888:	4313      	orrs	r3, r2
 800188a:	608b      	str	r3, [r1, #8]
 800188c:	e006      	b.n	800189c <HAL_GPIO_Init+0x228>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800188e:	4b35      	ldr	r3, [pc, #212]	; (8001964 <HAL_GPIO_Init+0x2f0>)
 8001890:	689a      	ldr	r2, [r3, #8]
 8001892:	69bb      	ldr	r3, [r7, #24]
 8001894:	43db      	mvns	r3, r3
 8001896:	4933      	ldr	r1, [pc, #204]	; (8001964 <HAL_GPIO_Init+0x2f0>)
 8001898:	4013      	ands	r3, r2
 800189a:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800189c:	683b      	ldr	r3, [r7, #0]
 800189e:	685b      	ldr	r3, [r3, #4]
 80018a0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80018a4:	2b00      	cmp	r3, #0
 80018a6:	d006      	beq.n	80018b6 <HAL_GPIO_Init+0x242>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80018a8:	4b2e      	ldr	r3, [pc, #184]	; (8001964 <HAL_GPIO_Init+0x2f0>)
 80018aa:	68da      	ldr	r2, [r3, #12]
 80018ac:	492d      	ldr	r1, [pc, #180]	; (8001964 <HAL_GPIO_Init+0x2f0>)
 80018ae:	69bb      	ldr	r3, [r7, #24]
 80018b0:	4313      	orrs	r3, r2
 80018b2:	60cb      	str	r3, [r1, #12]
 80018b4:	e006      	b.n	80018c4 <HAL_GPIO_Init+0x250>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80018b6:	4b2b      	ldr	r3, [pc, #172]	; (8001964 <HAL_GPIO_Init+0x2f0>)
 80018b8:	68da      	ldr	r2, [r3, #12]
 80018ba:	69bb      	ldr	r3, [r7, #24]
 80018bc:	43db      	mvns	r3, r3
 80018be:	4929      	ldr	r1, [pc, #164]	; (8001964 <HAL_GPIO_Init+0x2f0>)
 80018c0:	4013      	ands	r3, r2
 80018c2:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80018c4:	683b      	ldr	r3, [r7, #0]
 80018c6:	685b      	ldr	r3, [r3, #4]
 80018c8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80018cc:	2b00      	cmp	r3, #0
 80018ce:	d006      	beq.n	80018de <HAL_GPIO_Init+0x26a>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80018d0:	4b24      	ldr	r3, [pc, #144]	; (8001964 <HAL_GPIO_Init+0x2f0>)
 80018d2:	685a      	ldr	r2, [r3, #4]
 80018d4:	4923      	ldr	r1, [pc, #140]	; (8001964 <HAL_GPIO_Init+0x2f0>)
 80018d6:	69bb      	ldr	r3, [r7, #24]
 80018d8:	4313      	orrs	r3, r2
 80018da:	604b      	str	r3, [r1, #4]
 80018dc:	e006      	b.n	80018ec <HAL_GPIO_Init+0x278>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80018de:	4b21      	ldr	r3, [pc, #132]	; (8001964 <HAL_GPIO_Init+0x2f0>)
 80018e0:	685a      	ldr	r2, [r3, #4]
 80018e2:	69bb      	ldr	r3, [r7, #24]
 80018e4:	43db      	mvns	r3, r3
 80018e6:	491f      	ldr	r1, [pc, #124]	; (8001964 <HAL_GPIO_Init+0x2f0>)
 80018e8:	4013      	ands	r3, r2
 80018ea:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80018ec:	683b      	ldr	r3, [r7, #0]
 80018ee:	685b      	ldr	r3, [r3, #4]
 80018f0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80018f4:	2b00      	cmp	r3, #0
 80018f6:	d006      	beq.n	8001906 <HAL_GPIO_Init+0x292>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80018f8:	4b1a      	ldr	r3, [pc, #104]	; (8001964 <HAL_GPIO_Init+0x2f0>)
 80018fa:	681a      	ldr	r2, [r3, #0]
 80018fc:	4919      	ldr	r1, [pc, #100]	; (8001964 <HAL_GPIO_Init+0x2f0>)
 80018fe:	69bb      	ldr	r3, [r7, #24]
 8001900:	4313      	orrs	r3, r2
 8001902:	600b      	str	r3, [r1, #0]
 8001904:	e006      	b.n	8001914 <HAL_GPIO_Init+0x2a0>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001906:	4b17      	ldr	r3, [pc, #92]	; (8001964 <HAL_GPIO_Init+0x2f0>)
 8001908:	681a      	ldr	r2, [r3, #0]
 800190a:	69bb      	ldr	r3, [r7, #24]
 800190c:	43db      	mvns	r3, r3
 800190e:	4915      	ldr	r1, [pc, #84]	; (8001964 <HAL_GPIO_Init+0x2f0>)
 8001910:	4013      	ands	r3, r2
 8001912:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8001914:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001916:	3301      	adds	r3, #1
 8001918:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800191a:	683b      	ldr	r3, [r7, #0]
 800191c:	681a      	ldr	r2, [r3, #0]
 800191e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001920:	fa22 f303 	lsr.w	r3, r2, r3
 8001924:	2b00      	cmp	r3, #0
 8001926:	f47f aeaf 	bne.w	8001688 <HAL_GPIO_Init+0x14>
  }
}
 800192a:	bf00      	nop
 800192c:	bf00      	nop
 800192e:	372c      	adds	r7, #44	; 0x2c
 8001930:	46bd      	mov	sp, r7
 8001932:	bc80      	pop	{r7}
 8001934:	4770      	bx	lr
 8001936:	bf00      	nop
 8001938:	10320000 	.word	0x10320000
 800193c:	10310000 	.word	0x10310000
 8001940:	10220000 	.word	0x10220000
 8001944:	10210000 	.word	0x10210000
 8001948:	10120000 	.word	0x10120000
 800194c:	10110000 	.word	0x10110000
 8001950:	40021000 	.word	0x40021000
 8001954:	40010000 	.word	0x40010000
 8001958:	40010800 	.word	0x40010800
 800195c:	40010c00 	.word	0x40010c00
 8001960:	40011000 	.word	0x40011000
 8001964:	40010400 	.word	0x40010400

08001968 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001968:	b480      	push	{r7}
 800196a:	b085      	sub	sp, #20
 800196c:	af00      	add	r7, sp, #0
 800196e:	6078      	str	r0, [r7, #4]
 8001970:	460b      	mov	r3, r1
 8001972:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001974:	687b      	ldr	r3, [r7, #4]
 8001976:	689a      	ldr	r2, [r3, #8]
 8001978:	887b      	ldrh	r3, [r7, #2]
 800197a:	4013      	ands	r3, r2
 800197c:	2b00      	cmp	r3, #0
 800197e:	d002      	beq.n	8001986 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001980:	2301      	movs	r3, #1
 8001982:	73fb      	strb	r3, [r7, #15]
 8001984:	e001      	b.n	800198a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001986:	2300      	movs	r3, #0
 8001988:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800198a:	7bfb      	ldrb	r3, [r7, #15]
}
 800198c:	4618      	mov	r0, r3
 800198e:	3714      	adds	r7, #20
 8001990:	46bd      	mov	sp, r7
 8001992:	bc80      	pop	{r7}
 8001994:	4770      	bx	lr

08001996 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001996:	b480      	push	{r7}
 8001998:	b083      	sub	sp, #12
 800199a:	af00      	add	r7, sp, #0
 800199c:	6078      	str	r0, [r7, #4]
 800199e:	460b      	mov	r3, r1
 80019a0:	807b      	strh	r3, [r7, #2]
 80019a2:	4613      	mov	r3, r2
 80019a4:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80019a6:	787b      	ldrb	r3, [r7, #1]
 80019a8:	2b00      	cmp	r3, #0
 80019aa:	d003      	beq.n	80019b4 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80019ac:	887a      	ldrh	r2, [r7, #2]
 80019ae:	687b      	ldr	r3, [r7, #4]
 80019b0:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80019b2:	e003      	b.n	80019bc <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80019b4:	887b      	ldrh	r3, [r7, #2]
 80019b6:	041a      	lsls	r2, r3, #16
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	611a      	str	r2, [r3, #16]
}
 80019bc:	bf00      	nop
 80019be:	370c      	adds	r7, #12
 80019c0:	46bd      	mov	sp, r7
 80019c2:	bc80      	pop	{r7}
 80019c4:	4770      	bx	lr

080019c6 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80019c6:	b480      	push	{r7}
 80019c8:	b085      	sub	sp, #20
 80019ca:	af00      	add	r7, sp, #0
 80019cc:	6078      	str	r0, [r7, #4]
 80019ce:	460b      	mov	r3, r1
 80019d0:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80019d2:	687b      	ldr	r3, [r7, #4]
 80019d4:	68db      	ldr	r3, [r3, #12]
 80019d6:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80019d8:	887a      	ldrh	r2, [r7, #2]
 80019da:	68fb      	ldr	r3, [r7, #12]
 80019dc:	4013      	ands	r3, r2
 80019de:	041a      	lsls	r2, r3, #16
 80019e0:	68fb      	ldr	r3, [r7, #12]
 80019e2:	43d9      	mvns	r1, r3
 80019e4:	887b      	ldrh	r3, [r7, #2]
 80019e6:	400b      	ands	r3, r1
 80019e8:	431a      	orrs	r2, r3
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	611a      	str	r2, [r3, #16]
}
 80019ee:	bf00      	nop
 80019f0:	3714      	adds	r7, #20
 80019f2:	46bd      	mov	sp, r7
 80019f4:	bc80      	pop	{r7}
 80019f6:	4770      	bx	lr

080019f8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80019f8:	b580      	push	{r7, lr}
 80019fa:	b086      	sub	sp, #24
 80019fc:	af00      	add	r7, sp, #0
 80019fe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	2b00      	cmp	r3, #0
 8001a04:	d101      	bne.n	8001a0a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001a06:	2301      	movs	r3, #1
 8001a08:	e26c      	b.n	8001ee4 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	681b      	ldr	r3, [r3, #0]
 8001a0e:	f003 0301 	and.w	r3, r3, #1
 8001a12:	2b00      	cmp	r3, #0
 8001a14:	f000 8087 	beq.w	8001b26 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001a18:	4b92      	ldr	r3, [pc, #584]	; (8001c64 <HAL_RCC_OscConfig+0x26c>)
 8001a1a:	685b      	ldr	r3, [r3, #4]
 8001a1c:	f003 030c 	and.w	r3, r3, #12
 8001a20:	2b04      	cmp	r3, #4
 8001a22:	d00c      	beq.n	8001a3e <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001a24:	4b8f      	ldr	r3, [pc, #572]	; (8001c64 <HAL_RCC_OscConfig+0x26c>)
 8001a26:	685b      	ldr	r3, [r3, #4]
 8001a28:	f003 030c 	and.w	r3, r3, #12
 8001a2c:	2b08      	cmp	r3, #8
 8001a2e:	d112      	bne.n	8001a56 <HAL_RCC_OscConfig+0x5e>
 8001a30:	4b8c      	ldr	r3, [pc, #560]	; (8001c64 <HAL_RCC_OscConfig+0x26c>)
 8001a32:	685b      	ldr	r3, [r3, #4]
 8001a34:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001a38:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001a3c:	d10b      	bne.n	8001a56 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001a3e:	4b89      	ldr	r3, [pc, #548]	; (8001c64 <HAL_RCC_OscConfig+0x26c>)
 8001a40:	681b      	ldr	r3, [r3, #0]
 8001a42:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001a46:	2b00      	cmp	r3, #0
 8001a48:	d06c      	beq.n	8001b24 <HAL_RCC_OscConfig+0x12c>
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	685b      	ldr	r3, [r3, #4]
 8001a4e:	2b00      	cmp	r3, #0
 8001a50:	d168      	bne.n	8001b24 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8001a52:	2301      	movs	r3, #1
 8001a54:	e246      	b.n	8001ee4 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001a56:	687b      	ldr	r3, [r7, #4]
 8001a58:	685b      	ldr	r3, [r3, #4]
 8001a5a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001a5e:	d106      	bne.n	8001a6e <HAL_RCC_OscConfig+0x76>
 8001a60:	4b80      	ldr	r3, [pc, #512]	; (8001c64 <HAL_RCC_OscConfig+0x26c>)
 8001a62:	681b      	ldr	r3, [r3, #0]
 8001a64:	4a7f      	ldr	r2, [pc, #508]	; (8001c64 <HAL_RCC_OscConfig+0x26c>)
 8001a66:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001a6a:	6013      	str	r3, [r2, #0]
 8001a6c:	e02e      	b.n	8001acc <HAL_RCC_OscConfig+0xd4>
 8001a6e:	687b      	ldr	r3, [r7, #4]
 8001a70:	685b      	ldr	r3, [r3, #4]
 8001a72:	2b00      	cmp	r3, #0
 8001a74:	d10c      	bne.n	8001a90 <HAL_RCC_OscConfig+0x98>
 8001a76:	4b7b      	ldr	r3, [pc, #492]	; (8001c64 <HAL_RCC_OscConfig+0x26c>)
 8001a78:	681b      	ldr	r3, [r3, #0]
 8001a7a:	4a7a      	ldr	r2, [pc, #488]	; (8001c64 <HAL_RCC_OscConfig+0x26c>)
 8001a7c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001a80:	6013      	str	r3, [r2, #0]
 8001a82:	4b78      	ldr	r3, [pc, #480]	; (8001c64 <HAL_RCC_OscConfig+0x26c>)
 8001a84:	681b      	ldr	r3, [r3, #0]
 8001a86:	4a77      	ldr	r2, [pc, #476]	; (8001c64 <HAL_RCC_OscConfig+0x26c>)
 8001a88:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001a8c:	6013      	str	r3, [r2, #0]
 8001a8e:	e01d      	b.n	8001acc <HAL_RCC_OscConfig+0xd4>
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	685b      	ldr	r3, [r3, #4]
 8001a94:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001a98:	d10c      	bne.n	8001ab4 <HAL_RCC_OscConfig+0xbc>
 8001a9a:	4b72      	ldr	r3, [pc, #456]	; (8001c64 <HAL_RCC_OscConfig+0x26c>)
 8001a9c:	681b      	ldr	r3, [r3, #0]
 8001a9e:	4a71      	ldr	r2, [pc, #452]	; (8001c64 <HAL_RCC_OscConfig+0x26c>)
 8001aa0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001aa4:	6013      	str	r3, [r2, #0]
 8001aa6:	4b6f      	ldr	r3, [pc, #444]	; (8001c64 <HAL_RCC_OscConfig+0x26c>)
 8001aa8:	681b      	ldr	r3, [r3, #0]
 8001aaa:	4a6e      	ldr	r2, [pc, #440]	; (8001c64 <HAL_RCC_OscConfig+0x26c>)
 8001aac:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001ab0:	6013      	str	r3, [r2, #0]
 8001ab2:	e00b      	b.n	8001acc <HAL_RCC_OscConfig+0xd4>
 8001ab4:	4b6b      	ldr	r3, [pc, #428]	; (8001c64 <HAL_RCC_OscConfig+0x26c>)
 8001ab6:	681b      	ldr	r3, [r3, #0]
 8001ab8:	4a6a      	ldr	r2, [pc, #424]	; (8001c64 <HAL_RCC_OscConfig+0x26c>)
 8001aba:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001abe:	6013      	str	r3, [r2, #0]
 8001ac0:	4b68      	ldr	r3, [pc, #416]	; (8001c64 <HAL_RCC_OscConfig+0x26c>)
 8001ac2:	681b      	ldr	r3, [r3, #0]
 8001ac4:	4a67      	ldr	r2, [pc, #412]	; (8001c64 <HAL_RCC_OscConfig+0x26c>)
 8001ac6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001aca:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	685b      	ldr	r3, [r3, #4]
 8001ad0:	2b00      	cmp	r3, #0
 8001ad2:	d013      	beq.n	8001afc <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ad4:	f7ff fcb6 	bl	8001444 <HAL_GetTick>
 8001ad8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001ada:	e008      	b.n	8001aee <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001adc:	f7ff fcb2 	bl	8001444 <HAL_GetTick>
 8001ae0:	4602      	mov	r2, r0
 8001ae2:	693b      	ldr	r3, [r7, #16]
 8001ae4:	1ad3      	subs	r3, r2, r3
 8001ae6:	2b64      	cmp	r3, #100	; 0x64
 8001ae8:	d901      	bls.n	8001aee <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8001aea:	2303      	movs	r3, #3
 8001aec:	e1fa      	b.n	8001ee4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001aee:	4b5d      	ldr	r3, [pc, #372]	; (8001c64 <HAL_RCC_OscConfig+0x26c>)
 8001af0:	681b      	ldr	r3, [r3, #0]
 8001af2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001af6:	2b00      	cmp	r3, #0
 8001af8:	d0f0      	beq.n	8001adc <HAL_RCC_OscConfig+0xe4>
 8001afa:	e014      	b.n	8001b26 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001afc:	f7ff fca2 	bl	8001444 <HAL_GetTick>
 8001b00:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001b02:	e008      	b.n	8001b16 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001b04:	f7ff fc9e 	bl	8001444 <HAL_GetTick>
 8001b08:	4602      	mov	r2, r0
 8001b0a:	693b      	ldr	r3, [r7, #16]
 8001b0c:	1ad3      	subs	r3, r2, r3
 8001b0e:	2b64      	cmp	r3, #100	; 0x64
 8001b10:	d901      	bls.n	8001b16 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8001b12:	2303      	movs	r3, #3
 8001b14:	e1e6      	b.n	8001ee4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001b16:	4b53      	ldr	r3, [pc, #332]	; (8001c64 <HAL_RCC_OscConfig+0x26c>)
 8001b18:	681b      	ldr	r3, [r3, #0]
 8001b1a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001b1e:	2b00      	cmp	r3, #0
 8001b20:	d1f0      	bne.n	8001b04 <HAL_RCC_OscConfig+0x10c>
 8001b22:	e000      	b.n	8001b26 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001b24:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	681b      	ldr	r3, [r3, #0]
 8001b2a:	f003 0302 	and.w	r3, r3, #2
 8001b2e:	2b00      	cmp	r3, #0
 8001b30:	d063      	beq.n	8001bfa <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001b32:	4b4c      	ldr	r3, [pc, #304]	; (8001c64 <HAL_RCC_OscConfig+0x26c>)
 8001b34:	685b      	ldr	r3, [r3, #4]
 8001b36:	f003 030c 	and.w	r3, r3, #12
 8001b3a:	2b00      	cmp	r3, #0
 8001b3c:	d00b      	beq.n	8001b56 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001b3e:	4b49      	ldr	r3, [pc, #292]	; (8001c64 <HAL_RCC_OscConfig+0x26c>)
 8001b40:	685b      	ldr	r3, [r3, #4]
 8001b42:	f003 030c 	and.w	r3, r3, #12
 8001b46:	2b08      	cmp	r3, #8
 8001b48:	d11c      	bne.n	8001b84 <HAL_RCC_OscConfig+0x18c>
 8001b4a:	4b46      	ldr	r3, [pc, #280]	; (8001c64 <HAL_RCC_OscConfig+0x26c>)
 8001b4c:	685b      	ldr	r3, [r3, #4]
 8001b4e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001b52:	2b00      	cmp	r3, #0
 8001b54:	d116      	bne.n	8001b84 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001b56:	4b43      	ldr	r3, [pc, #268]	; (8001c64 <HAL_RCC_OscConfig+0x26c>)
 8001b58:	681b      	ldr	r3, [r3, #0]
 8001b5a:	f003 0302 	and.w	r3, r3, #2
 8001b5e:	2b00      	cmp	r3, #0
 8001b60:	d005      	beq.n	8001b6e <HAL_RCC_OscConfig+0x176>
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	691b      	ldr	r3, [r3, #16]
 8001b66:	2b01      	cmp	r3, #1
 8001b68:	d001      	beq.n	8001b6e <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8001b6a:	2301      	movs	r3, #1
 8001b6c:	e1ba      	b.n	8001ee4 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001b6e:	4b3d      	ldr	r3, [pc, #244]	; (8001c64 <HAL_RCC_OscConfig+0x26c>)
 8001b70:	681b      	ldr	r3, [r3, #0]
 8001b72:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	695b      	ldr	r3, [r3, #20]
 8001b7a:	00db      	lsls	r3, r3, #3
 8001b7c:	4939      	ldr	r1, [pc, #228]	; (8001c64 <HAL_RCC_OscConfig+0x26c>)
 8001b7e:	4313      	orrs	r3, r2
 8001b80:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001b82:	e03a      	b.n	8001bfa <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	691b      	ldr	r3, [r3, #16]
 8001b88:	2b00      	cmp	r3, #0
 8001b8a:	d020      	beq.n	8001bce <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001b8c:	4b36      	ldr	r3, [pc, #216]	; (8001c68 <HAL_RCC_OscConfig+0x270>)
 8001b8e:	2201      	movs	r2, #1
 8001b90:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b92:	f7ff fc57 	bl	8001444 <HAL_GetTick>
 8001b96:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001b98:	e008      	b.n	8001bac <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001b9a:	f7ff fc53 	bl	8001444 <HAL_GetTick>
 8001b9e:	4602      	mov	r2, r0
 8001ba0:	693b      	ldr	r3, [r7, #16]
 8001ba2:	1ad3      	subs	r3, r2, r3
 8001ba4:	2b02      	cmp	r3, #2
 8001ba6:	d901      	bls.n	8001bac <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001ba8:	2303      	movs	r3, #3
 8001baa:	e19b      	b.n	8001ee4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001bac:	4b2d      	ldr	r3, [pc, #180]	; (8001c64 <HAL_RCC_OscConfig+0x26c>)
 8001bae:	681b      	ldr	r3, [r3, #0]
 8001bb0:	f003 0302 	and.w	r3, r3, #2
 8001bb4:	2b00      	cmp	r3, #0
 8001bb6:	d0f0      	beq.n	8001b9a <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001bb8:	4b2a      	ldr	r3, [pc, #168]	; (8001c64 <HAL_RCC_OscConfig+0x26c>)
 8001bba:	681b      	ldr	r3, [r3, #0]
 8001bbc:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	695b      	ldr	r3, [r3, #20]
 8001bc4:	00db      	lsls	r3, r3, #3
 8001bc6:	4927      	ldr	r1, [pc, #156]	; (8001c64 <HAL_RCC_OscConfig+0x26c>)
 8001bc8:	4313      	orrs	r3, r2
 8001bca:	600b      	str	r3, [r1, #0]
 8001bcc:	e015      	b.n	8001bfa <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001bce:	4b26      	ldr	r3, [pc, #152]	; (8001c68 <HAL_RCC_OscConfig+0x270>)
 8001bd0:	2200      	movs	r2, #0
 8001bd2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001bd4:	f7ff fc36 	bl	8001444 <HAL_GetTick>
 8001bd8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001bda:	e008      	b.n	8001bee <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001bdc:	f7ff fc32 	bl	8001444 <HAL_GetTick>
 8001be0:	4602      	mov	r2, r0
 8001be2:	693b      	ldr	r3, [r7, #16]
 8001be4:	1ad3      	subs	r3, r2, r3
 8001be6:	2b02      	cmp	r3, #2
 8001be8:	d901      	bls.n	8001bee <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8001bea:	2303      	movs	r3, #3
 8001bec:	e17a      	b.n	8001ee4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001bee:	4b1d      	ldr	r3, [pc, #116]	; (8001c64 <HAL_RCC_OscConfig+0x26c>)
 8001bf0:	681b      	ldr	r3, [r3, #0]
 8001bf2:	f003 0302 	and.w	r3, r3, #2
 8001bf6:	2b00      	cmp	r3, #0
 8001bf8:	d1f0      	bne.n	8001bdc <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	681b      	ldr	r3, [r3, #0]
 8001bfe:	f003 0308 	and.w	r3, r3, #8
 8001c02:	2b00      	cmp	r3, #0
 8001c04:	d03a      	beq.n	8001c7c <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	699b      	ldr	r3, [r3, #24]
 8001c0a:	2b00      	cmp	r3, #0
 8001c0c:	d019      	beq.n	8001c42 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001c0e:	4b17      	ldr	r3, [pc, #92]	; (8001c6c <HAL_RCC_OscConfig+0x274>)
 8001c10:	2201      	movs	r2, #1
 8001c12:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001c14:	f7ff fc16 	bl	8001444 <HAL_GetTick>
 8001c18:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001c1a:	e008      	b.n	8001c2e <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001c1c:	f7ff fc12 	bl	8001444 <HAL_GetTick>
 8001c20:	4602      	mov	r2, r0
 8001c22:	693b      	ldr	r3, [r7, #16]
 8001c24:	1ad3      	subs	r3, r2, r3
 8001c26:	2b02      	cmp	r3, #2
 8001c28:	d901      	bls.n	8001c2e <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8001c2a:	2303      	movs	r3, #3
 8001c2c:	e15a      	b.n	8001ee4 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001c2e:	4b0d      	ldr	r3, [pc, #52]	; (8001c64 <HAL_RCC_OscConfig+0x26c>)
 8001c30:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c32:	f003 0302 	and.w	r3, r3, #2
 8001c36:	2b00      	cmp	r3, #0
 8001c38:	d0f0      	beq.n	8001c1c <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8001c3a:	2001      	movs	r0, #1
 8001c3c:	f000 fa9a 	bl	8002174 <RCC_Delay>
 8001c40:	e01c      	b.n	8001c7c <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001c42:	4b0a      	ldr	r3, [pc, #40]	; (8001c6c <HAL_RCC_OscConfig+0x274>)
 8001c44:	2200      	movs	r2, #0
 8001c46:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001c48:	f7ff fbfc 	bl	8001444 <HAL_GetTick>
 8001c4c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001c4e:	e00f      	b.n	8001c70 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001c50:	f7ff fbf8 	bl	8001444 <HAL_GetTick>
 8001c54:	4602      	mov	r2, r0
 8001c56:	693b      	ldr	r3, [r7, #16]
 8001c58:	1ad3      	subs	r3, r2, r3
 8001c5a:	2b02      	cmp	r3, #2
 8001c5c:	d908      	bls.n	8001c70 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8001c5e:	2303      	movs	r3, #3
 8001c60:	e140      	b.n	8001ee4 <HAL_RCC_OscConfig+0x4ec>
 8001c62:	bf00      	nop
 8001c64:	40021000 	.word	0x40021000
 8001c68:	42420000 	.word	0x42420000
 8001c6c:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001c70:	4b9e      	ldr	r3, [pc, #632]	; (8001eec <HAL_RCC_OscConfig+0x4f4>)
 8001c72:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c74:	f003 0302 	and.w	r3, r3, #2
 8001c78:	2b00      	cmp	r3, #0
 8001c7a:	d1e9      	bne.n	8001c50 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	681b      	ldr	r3, [r3, #0]
 8001c80:	f003 0304 	and.w	r3, r3, #4
 8001c84:	2b00      	cmp	r3, #0
 8001c86:	f000 80a6 	beq.w	8001dd6 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001c8a:	2300      	movs	r3, #0
 8001c8c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001c8e:	4b97      	ldr	r3, [pc, #604]	; (8001eec <HAL_RCC_OscConfig+0x4f4>)
 8001c90:	69db      	ldr	r3, [r3, #28]
 8001c92:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001c96:	2b00      	cmp	r3, #0
 8001c98:	d10d      	bne.n	8001cb6 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001c9a:	4b94      	ldr	r3, [pc, #592]	; (8001eec <HAL_RCC_OscConfig+0x4f4>)
 8001c9c:	69db      	ldr	r3, [r3, #28]
 8001c9e:	4a93      	ldr	r2, [pc, #588]	; (8001eec <HAL_RCC_OscConfig+0x4f4>)
 8001ca0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001ca4:	61d3      	str	r3, [r2, #28]
 8001ca6:	4b91      	ldr	r3, [pc, #580]	; (8001eec <HAL_RCC_OscConfig+0x4f4>)
 8001ca8:	69db      	ldr	r3, [r3, #28]
 8001caa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001cae:	60bb      	str	r3, [r7, #8]
 8001cb0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001cb2:	2301      	movs	r3, #1
 8001cb4:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001cb6:	4b8e      	ldr	r3, [pc, #568]	; (8001ef0 <HAL_RCC_OscConfig+0x4f8>)
 8001cb8:	681b      	ldr	r3, [r3, #0]
 8001cba:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001cbe:	2b00      	cmp	r3, #0
 8001cc0:	d118      	bne.n	8001cf4 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001cc2:	4b8b      	ldr	r3, [pc, #556]	; (8001ef0 <HAL_RCC_OscConfig+0x4f8>)
 8001cc4:	681b      	ldr	r3, [r3, #0]
 8001cc6:	4a8a      	ldr	r2, [pc, #552]	; (8001ef0 <HAL_RCC_OscConfig+0x4f8>)
 8001cc8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001ccc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001cce:	f7ff fbb9 	bl	8001444 <HAL_GetTick>
 8001cd2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001cd4:	e008      	b.n	8001ce8 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001cd6:	f7ff fbb5 	bl	8001444 <HAL_GetTick>
 8001cda:	4602      	mov	r2, r0
 8001cdc:	693b      	ldr	r3, [r7, #16]
 8001cde:	1ad3      	subs	r3, r2, r3
 8001ce0:	2b64      	cmp	r3, #100	; 0x64
 8001ce2:	d901      	bls.n	8001ce8 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001ce4:	2303      	movs	r3, #3
 8001ce6:	e0fd      	b.n	8001ee4 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001ce8:	4b81      	ldr	r3, [pc, #516]	; (8001ef0 <HAL_RCC_OscConfig+0x4f8>)
 8001cea:	681b      	ldr	r3, [r3, #0]
 8001cec:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001cf0:	2b00      	cmp	r3, #0
 8001cf2:	d0f0      	beq.n	8001cd6 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	68db      	ldr	r3, [r3, #12]
 8001cf8:	2b01      	cmp	r3, #1
 8001cfa:	d106      	bne.n	8001d0a <HAL_RCC_OscConfig+0x312>
 8001cfc:	4b7b      	ldr	r3, [pc, #492]	; (8001eec <HAL_RCC_OscConfig+0x4f4>)
 8001cfe:	6a1b      	ldr	r3, [r3, #32]
 8001d00:	4a7a      	ldr	r2, [pc, #488]	; (8001eec <HAL_RCC_OscConfig+0x4f4>)
 8001d02:	f043 0301 	orr.w	r3, r3, #1
 8001d06:	6213      	str	r3, [r2, #32]
 8001d08:	e02d      	b.n	8001d66 <HAL_RCC_OscConfig+0x36e>
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	68db      	ldr	r3, [r3, #12]
 8001d0e:	2b00      	cmp	r3, #0
 8001d10:	d10c      	bne.n	8001d2c <HAL_RCC_OscConfig+0x334>
 8001d12:	4b76      	ldr	r3, [pc, #472]	; (8001eec <HAL_RCC_OscConfig+0x4f4>)
 8001d14:	6a1b      	ldr	r3, [r3, #32]
 8001d16:	4a75      	ldr	r2, [pc, #468]	; (8001eec <HAL_RCC_OscConfig+0x4f4>)
 8001d18:	f023 0301 	bic.w	r3, r3, #1
 8001d1c:	6213      	str	r3, [r2, #32]
 8001d1e:	4b73      	ldr	r3, [pc, #460]	; (8001eec <HAL_RCC_OscConfig+0x4f4>)
 8001d20:	6a1b      	ldr	r3, [r3, #32]
 8001d22:	4a72      	ldr	r2, [pc, #456]	; (8001eec <HAL_RCC_OscConfig+0x4f4>)
 8001d24:	f023 0304 	bic.w	r3, r3, #4
 8001d28:	6213      	str	r3, [r2, #32]
 8001d2a:	e01c      	b.n	8001d66 <HAL_RCC_OscConfig+0x36e>
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	68db      	ldr	r3, [r3, #12]
 8001d30:	2b05      	cmp	r3, #5
 8001d32:	d10c      	bne.n	8001d4e <HAL_RCC_OscConfig+0x356>
 8001d34:	4b6d      	ldr	r3, [pc, #436]	; (8001eec <HAL_RCC_OscConfig+0x4f4>)
 8001d36:	6a1b      	ldr	r3, [r3, #32]
 8001d38:	4a6c      	ldr	r2, [pc, #432]	; (8001eec <HAL_RCC_OscConfig+0x4f4>)
 8001d3a:	f043 0304 	orr.w	r3, r3, #4
 8001d3e:	6213      	str	r3, [r2, #32]
 8001d40:	4b6a      	ldr	r3, [pc, #424]	; (8001eec <HAL_RCC_OscConfig+0x4f4>)
 8001d42:	6a1b      	ldr	r3, [r3, #32]
 8001d44:	4a69      	ldr	r2, [pc, #420]	; (8001eec <HAL_RCC_OscConfig+0x4f4>)
 8001d46:	f043 0301 	orr.w	r3, r3, #1
 8001d4a:	6213      	str	r3, [r2, #32]
 8001d4c:	e00b      	b.n	8001d66 <HAL_RCC_OscConfig+0x36e>
 8001d4e:	4b67      	ldr	r3, [pc, #412]	; (8001eec <HAL_RCC_OscConfig+0x4f4>)
 8001d50:	6a1b      	ldr	r3, [r3, #32]
 8001d52:	4a66      	ldr	r2, [pc, #408]	; (8001eec <HAL_RCC_OscConfig+0x4f4>)
 8001d54:	f023 0301 	bic.w	r3, r3, #1
 8001d58:	6213      	str	r3, [r2, #32]
 8001d5a:	4b64      	ldr	r3, [pc, #400]	; (8001eec <HAL_RCC_OscConfig+0x4f4>)
 8001d5c:	6a1b      	ldr	r3, [r3, #32]
 8001d5e:	4a63      	ldr	r2, [pc, #396]	; (8001eec <HAL_RCC_OscConfig+0x4f4>)
 8001d60:	f023 0304 	bic.w	r3, r3, #4
 8001d64:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	68db      	ldr	r3, [r3, #12]
 8001d6a:	2b00      	cmp	r3, #0
 8001d6c:	d015      	beq.n	8001d9a <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001d6e:	f7ff fb69 	bl	8001444 <HAL_GetTick>
 8001d72:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001d74:	e00a      	b.n	8001d8c <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001d76:	f7ff fb65 	bl	8001444 <HAL_GetTick>
 8001d7a:	4602      	mov	r2, r0
 8001d7c:	693b      	ldr	r3, [r7, #16]
 8001d7e:	1ad3      	subs	r3, r2, r3
 8001d80:	f241 3288 	movw	r2, #5000	; 0x1388
 8001d84:	4293      	cmp	r3, r2
 8001d86:	d901      	bls.n	8001d8c <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8001d88:	2303      	movs	r3, #3
 8001d8a:	e0ab      	b.n	8001ee4 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001d8c:	4b57      	ldr	r3, [pc, #348]	; (8001eec <HAL_RCC_OscConfig+0x4f4>)
 8001d8e:	6a1b      	ldr	r3, [r3, #32]
 8001d90:	f003 0302 	and.w	r3, r3, #2
 8001d94:	2b00      	cmp	r3, #0
 8001d96:	d0ee      	beq.n	8001d76 <HAL_RCC_OscConfig+0x37e>
 8001d98:	e014      	b.n	8001dc4 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001d9a:	f7ff fb53 	bl	8001444 <HAL_GetTick>
 8001d9e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001da0:	e00a      	b.n	8001db8 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001da2:	f7ff fb4f 	bl	8001444 <HAL_GetTick>
 8001da6:	4602      	mov	r2, r0
 8001da8:	693b      	ldr	r3, [r7, #16]
 8001daa:	1ad3      	subs	r3, r2, r3
 8001dac:	f241 3288 	movw	r2, #5000	; 0x1388
 8001db0:	4293      	cmp	r3, r2
 8001db2:	d901      	bls.n	8001db8 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001db4:	2303      	movs	r3, #3
 8001db6:	e095      	b.n	8001ee4 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001db8:	4b4c      	ldr	r3, [pc, #304]	; (8001eec <HAL_RCC_OscConfig+0x4f4>)
 8001dba:	6a1b      	ldr	r3, [r3, #32]
 8001dbc:	f003 0302 	and.w	r3, r3, #2
 8001dc0:	2b00      	cmp	r3, #0
 8001dc2:	d1ee      	bne.n	8001da2 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001dc4:	7dfb      	ldrb	r3, [r7, #23]
 8001dc6:	2b01      	cmp	r3, #1
 8001dc8:	d105      	bne.n	8001dd6 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001dca:	4b48      	ldr	r3, [pc, #288]	; (8001eec <HAL_RCC_OscConfig+0x4f4>)
 8001dcc:	69db      	ldr	r3, [r3, #28]
 8001dce:	4a47      	ldr	r2, [pc, #284]	; (8001eec <HAL_RCC_OscConfig+0x4f4>)
 8001dd0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001dd4:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	69db      	ldr	r3, [r3, #28]
 8001dda:	2b00      	cmp	r3, #0
 8001ddc:	f000 8081 	beq.w	8001ee2 <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001de0:	4b42      	ldr	r3, [pc, #264]	; (8001eec <HAL_RCC_OscConfig+0x4f4>)
 8001de2:	685b      	ldr	r3, [r3, #4]
 8001de4:	f003 030c 	and.w	r3, r3, #12
 8001de8:	2b08      	cmp	r3, #8
 8001dea:	d061      	beq.n	8001eb0 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	69db      	ldr	r3, [r3, #28]
 8001df0:	2b02      	cmp	r3, #2
 8001df2:	d146      	bne.n	8001e82 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001df4:	4b3f      	ldr	r3, [pc, #252]	; (8001ef4 <HAL_RCC_OscConfig+0x4fc>)
 8001df6:	2200      	movs	r2, #0
 8001df8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001dfa:	f7ff fb23 	bl	8001444 <HAL_GetTick>
 8001dfe:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001e00:	e008      	b.n	8001e14 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001e02:	f7ff fb1f 	bl	8001444 <HAL_GetTick>
 8001e06:	4602      	mov	r2, r0
 8001e08:	693b      	ldr	r3, [r7, #16]
 8001e0a:	1ad3      	subs	r3, r2, r3
 8001e0c:	2b02      	cmp	r3, #2
 8001e0e:	d901      	bls.n	8001e14 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8001e10:	2303      	movs	r3, #3
 8001e12:	e067      	b.n	8001ee4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001e14:	4b35      	ldr	r3, [pc, #212]	; (8001eec <HAL_RCC_OscConfig+0x4f4>)
 8001e16:	681b      	ldr	r3, [r3, #0]
 8001e18:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001e1c:	2b00      	cmp	r3, #0
 8001e1e:	d1f0      	bne.n	8001e02 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	6a1b      	ldr	r3, [r3, #32]
 8001e24:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001e28:	d108      	bne.n	8001e3c <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001e2a:	4b30      	ldr	r3, [pc, #192]	; (8001eec <HAL_RCC_OscConfig+0x4f4>)
 8001e2c:	685b      	ldr	r3, [r3, #4]
 8001e2e:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	689b      	ldr	r3, [r3, #8]
 8001e36:	492d      	ldr	r1, [pc, #180]	; (8001eec <HAL_RCC_OscConfig+0x4f4>)
 8001e38:	4313      	orrs	r3, r2
 8001e3a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001e3c:	4b2b      	ldr	r3, [pc, #172]	; (8001eec <HAL_RCC_OscConfig+0x4f4>)
 8001e3e:	685b      	ldr	r3, [r3, #4]
 8001e40:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	6a19      	ldr	r1, [r3, #32]
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e4c:	430b      	orrs	r3, r1
 8001e4e:	4927      	ldr	r1, [pc, #156]	; (8001eec <HAL_RCC_OscConfig+0x4f4>)
 8001e50:	4313      	orrs	r3, r2
 8001e52:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001e54:	4b27      	ldr	r3, [pc, #156]	; (8001ef4 <HAL_RCC_OscConfig+0x4fc>)
 8001e56:	2201      	movs	r2, #1
 8001e58:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e5a:	f7ff faf3 	bl	8001444 <HAL_GetTick>
 8001e5e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001e60:	e008      	b.n	8001e74 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001e62:	f7ff faef 	bl	8001444 <HAL_GetTick>
 8001e66:	4602      	mov	r2, r0
 8001e68:	693b      	ldr	r3, [r7, #16]
 8001e6a:	1ad3      	subs	r3, r2, r3
 8001e6c:	2b02      	cmp	r3, #2
 8001e6e:	d901      	bls.n	8001e74 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8001e70:	2303      	movs	r3, #3
 8001e72:	e037      	b.n	8001ee4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001e74:	4b1d      	ldr	r3, [pc, #116]	; (8001eec <HAL_RCC_OscConfig+0x4f4>)
 8001e76:	681b      	ldr	r3, [r3, #0]
 8001e78:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001e7c:	2b00      	cmp	r3, #0
 8001e7e:	d0f0      	beq.n	8001e62 <HAL_RCC_OscConfig+0x46a>
 8001e80:	e02f      	b.n	8001ee2 <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001e82:	4b1c      	ldr	r3, [pc, #112]	; (8001ef4 <HAL_RCC_OscConfig+0x4fc>)
 8001e84:	2200      	movs	r2, #0
 8001e86:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e88:	f7ff fadc 	bl	8001444 <HAL_GetTick>
 8001e8c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001e8e:	e008      	b.n	8001ea2 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001e90:	f7ff fad8 	bl	8001444 <HAL_GetTick>
 8001e94:	4602      	mov	r2, r0
 8001e96:	693b      	ldr	r3, [r7, #16]
 8001e98:	1ad3      	subs	r3, r2, r3
 8001e9a:	2b02      	cmp	r3, #2
 8001e9c:	d901      	bls.n	8001ea2 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8001e9e:	2303      	movs	r3, #3
 8001ea0:	e020      	b.n	8001ee4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001ea2:	4b12      	ldr	r3, [pc, #72]	; (8001eec <HAL_RCC_OscConfig+0x4f4>)
 8001ea4:	681b      	ldr	r3, [r3, #0]
 8001ea6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001eaa:	2b00      	cmp	r3, #0
 8001eac:	d1f0      	bne.n	8001e90 <HAL_RCC_OscConfig+0x498>
 8001eae:	e018      	b.n	8001ee2 <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	69db      	ldr	r3, [r3, #28]
 8001eb4:	2b01      	cmp	r3, #1
 8001eb6:	d101      	bne.n	8001ebc <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8001eb8:	2301      	movs	r3, #1
 8001eba:	e013      	b.n	8001ee4 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001ebc:	4b0b      	ldr	r3, [pc, #44]	; (8001eec <HAL_RCC_OscConfig+0x4f4>)
 8001ebe:	685b      	ldr	r3, [r3, #4]
 8001ec0:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001ec2:	68fb      	ldr	r3, [r7, #12]
 8001ec4:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	6a1b      	ldr	r3, [r3, #32]
 8001ecc:	429a      	cmp	r2, r3
 8001ece:	d106      	bne.n	8001ede <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001ed0:	68fb      	ldr	r3, [r7, #12]
 8001ed2:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001eda:	429a      	cmp	r2, r3
 8001edc:	d001      	beq.n	8001ee2 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8001ede:	2301      	movs	r3, #1
 8001ee0:	e000      	b.n	8001ee4 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8001ee2:	2300      	movs	r3, #0
}
 8001ee4:	4618      	mov	r0, r3
 8001ee6:	3718      	adds	r7, #24
 8001ee8:	46bd      	mov	sp, r7
 8001eea:	bd80      	pop	{r7, pc}
 8001eec:	40021000 	.word	0x40021000
 8001ef0:	40007000 	.word	0x40007000
 8001ef4:	42420060 	.word	0x42420060

08001ef8 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001ef8:	b580      	push	{r7, lr}
 8001efa:	b084      	sub	sp, #16
 8001efc:	af00      	add	r7, sp, #0
 8001efe:	6078      	str	r0, [r7, #4]
 8001f00:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	2b00      	cmp	r3, #0
 8001f06:	d101      	bne.n	8001f0c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001f08:	2301      	movs	r3, #1
 8001f0a:	e0d0      	b.n	80020ae <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001f0c:	4b6a      	ldr	r3, [pc, #424]	; (80020b8 <HAL_RCC_ClockConfig+0x1c0>)
 8001f0e:	681b      	ldr	r3, [r3, #0]
 8001f10:	f003 0307 	and.w	r3, r3, #7
 8001f14:	683a      	ldr	r2, [r7, #0]
 8001f16:	429a      	cmp	r2, r3
 8001f18:	d910      	bls.n	8001f3c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001f1a:	4b67      	ldr	r3, [pc, #412]	; (80020b8 <HAL_RCC_ClockConfig+0x1c0>)
 8001f1c:	681b      	ldr	r3, [r3, #0]
 8001f1e:	f023 0207 	bic.w	r2, r3, #7
 8001f22:	4965      	ldr	r1, [pc, #404]	; (80020b8 <HAL_RCC_ClockConfig+0x1c0>)
 8001f24:	683b      	ldr	r3, [r7, #0]
 8001f26:	4313      	orrs	r3, r2
 8001f28:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001f2a:	4b63      	ldr	r3, [pc, #396]	; (80020b8 <HAL_RCC_ClockConfig+0x1c0>)
 8001f2c:	681b      	ldr	r3, [r3, #0]
 8001f2e:	f003 0307 	and.w	r3, r3, #7
 8001f32:	683a      	ldr	r2, [r7, #0]
 8001f34:	429a      	cmp	r2, r3
 8001f36:	d001      	beq.n	8001f3c <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8001f38:	2301      	movs	r3, #1
 8001f3a:	e0b8      	b.n	80020ae <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	681b      	ldr	r3, [r3, #0]
 8001f40:	f003 0302 	and.w	r3, r3, #2
 8001f44:	2b00      	cmp	r3, #0
 8001f46:	d020      	beq.n	8001f8a <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	681b      	ldr	r3, [r3, #0]
 8001f4c:	f003 0304 	and.w	r3, r3, #4
 8001f50:	2b00      	cmp	r3, #0
 8001f52:	d005      	beq.n	8001f60 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001f54:	4b59      	ldr	r3, [pc, #356]	; (80020bc <HAL_RCC_ClockConfig+0x1c4>)
 8001f56:	685b      	ldr	r3, [r3, #4]
 8001f58:	4a58      	ldr	r2, [pc, #352]	; (80020bc <HAL_RCC_ClockConfig+0x1c4>)
 8001f5a:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8001f5e:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	681b      	ldr	r3, [r3, #0]
 8001f64:	f003 0308 	and.w	r3, r3, #8
 8001f68:	2b00      	cmp	r3, #0
 8001f6a:	d005      	beq.n	8001f78 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001f6c:	4b53      	ldr	r3, [pc, #332]	; (80020bc <HAL_RCC_ClockConfig+0x1c4>)
 8001f6e:	685b      	ldr	r3, [r3, #4]
 8001f70:	4a52      	ldr	r2, [pc, #328]	; (80020bc <HAL_RCC_ClockConfig+0x1c4>)
 8001f72:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8001f76:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001f78:	4b50      	ldr	r3, [pc, #320]	; (80020bc <HAL_RCC_ClockConfig+0x1c4>)
 8001f7a:	685b      	ldr	r3, [r3, #4]
 8001f7c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	689b      	ldr	r3, [r3, #8]
 8001f84:	494d      	ldr	r1, [pc, #308]	; (80020bc <HAL_RCC_ClockConfig+0x1c4>)
 8001f86:	4313      	orrs	r3, r2
 8001f88:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	681b      	ldr	r3, [r3, #0]
 8001f8e:	f003 0301 	and.w	r3, r3, #1
 8001f92:	2b00      	cmp	r3, #0
 8001f94:	d040      	beq.n	8002018 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	685b      	ldr	r3, [r3, #4]
 8001f9a:	2b01      	cmp	r3, #1
 8001f9c:	d107      	bne.n	8001fae <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001f9e:	4b47      	ldr	r3, [pc, #284]	; (80020bc <HAL_RCC_ClockConfig+0x1c4>)
 8001fa0:	681b      	ldr	r3, [r3, #0]
 8001fa2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001fa6:	2b00      	cmp	r3, #0
 8001fa8:	d115      	bne.n	8001fd6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001faa:	2301      	movs	r3, #1
 8001fac:	e07f      	b.n	80020ae <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	685b      	ldr	r3, [r3, #4]
 8001fb2:	2b02      	cmp	r3, #2
 8001fb4:	d107      	bne.n	8001fc6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001fb6:	4b41      	ldr	r3, [pc, #260]	; (80020bc <HAL_RCC_ClockConfig+0x1c4>)
 8001fb8:	681b      	ldr	r3, [r3, #0]
 8001fba:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001fbe:	2b00      	cmp	r3, #0
 8001fc0:	d109      	bne.n	8001fd6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001fc2:	2301      	movs	r3, #1
 8001fc4:	e073      	b.n	80020ae <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001fc6:	4b3d      	ldr	r3, [pc, #244]	; (80020bc <HAL_RCC_ClockConfig+0x1c4>)
 8001fc8:	681b      	ldr	r3, [r3, #0]
 8001fca:	f003 0302 	and.w	r3, r3, #2
 8001fce:	2b00      	cmp	r3, #0
 8001fd0:	d101      	bne.n	8001fd6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001fd2:	2301      	movs	r3, #1
 8001fd4:	e06b      	b.n	80020ae <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001fd6:	4b39      	ldr	r3, [pc, #228]	; (80020bc <HAL_RCC_ClockConfig+0x1c4>)
 8001fd8:	685b      	ldr	r3, [r3, #4]
 8001fda:	f023 0203 	bic.w	r2, r3, #3
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	685b      	ldr	r3, [r3, #4]
 8001fe2:	4936      	ldr	r1, [pc, #216]	; (80020bc <HAL_RCC_ClockConfig+0x1c4>)
 8001fe4:	4313      	orrs	r3, r2
 8001fe6:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001fe8:	f7ff fa2c 	bl	8001444 <HAL_GetTick>
 8001fec:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001fee:	e00a      	b.n	8002006 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001ff0:	f7ff fa28 	bl	8001444 <HAL_GetTick>
 8001ff4:	4602      	mov	r2, r0
 8001ff6:	68fb      	ldr	r3, [r7, #12]
 8001ff8:	1ad3      	subs	r3, r2, r3
 8001ffa:	f241 3288 	movw	r2, #5000	; 0x1388
 8001ffe:	4293      	cmp	r3, r2
 8002000:	d901      	bls.n	8002006 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002002:	2303      	movs	r3, #3
 8002004:	e053      	b.n	80020ae <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002006:	4b2d      	ldr	r3, [pc, #180]	; (80020bc <HAL_RCC_ClockConfig+0x1c4>)
 8002008:	685b      	ldr	r3, [r3, #4]
 800200a:	f003 020c 	and.w	r2, r3, #12
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	685b      	ldr	r3, [r3, #4]
 8002012:	009b      	lsls	r3, r3, #2
 8002014:	429a      	cmp	r2, r3
 8002016:	d1eb      	bne.n	8001ff0 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002018:	4b27      	ldr	r3, [pc, #156]	; (80020b8 <HAL_RCC_ClockConfig+0x1c0>)
 800201a:	681b      	ldr	r3, [r3, #0]
 800201c:	f003 0307 	and.w	r3, r3, #7
 8002020:	683a      	ldr	r2, [r7, #0]
 8002022:	429a      	cmp	r2, r3
 8002024:	d210      	bcs.n	8002048 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002026:	4b24      	ldr	r3, [pc, #144]	; (80020b8 <HAL_RCC_ClockConfig+0x1c0>)
 8002028:	681b      	ldr	r3, [r3, #0]
 800202a:	f023 0207 	bic.w	r2, r3, #7
 800202e:	4922      	ldr	r1, [pc, #136]	; (80020b8 <HAL_RCC_ClockConfig+0x1c0>)
 8002030:	683b      	ldr	r3, [r7, #0]
 8002032:	4313      	orrs	r3, r2
 8002034:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002036:	4b20      	ldr	r3, [pc, #128]	; (80020b8 <HAL_RCC_ClockConfig+0x1c0>)
 8002038:	681b      	ldr	r3, [r3, #0]
 800203a:	f003 0307 	and.w	r3, r3, #7
 800203e:	683a      	ldr	r2, [r7, #0]
 8002040:	429a      	cmp	r2, r3
 8002042:	d001      	beq.n	8002048 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002044:	2301      	movs	r3, #1
 8002046:	e032      	b.n	80020ae <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	681b      	ldr	r3, [r3, #0]
 800204c:	f003 0304 	and.w	r3, r3, #4
 8002050:	2b00      	cmp	r3, #0
 8002052:	d008      	beq.n	8002066 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002054:	4b19      	ldr	r3, [pc, #100]	; (80020bc <HAL_RCC_ClockConfig+0x1c4>)
 8002056:	685b      	ldr	r3, [r3, #4]
 8002058:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	68db      	ldr	r3, [r3, #12]
 8002060:	4916      	ldr	r1, [pc, #88]	; (80020bc <HAL_RCC_ClockConfig+0x1c4>)
 8002062:	4313      	orrs	r3, r2
 8002064:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	681b      	ldr	r3, [r3, #0]
 800206a:	f003 0308 	and.w	r3, r3, #8
 800206e:	2b00      	cmp	r3, #0
 8002070:	d009      	beq.n	8002086 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002072:	4b12      	ldr	r3, [pc, #72]	; (80020bc <HAL_RCC_ClockConfig+0x1c4>)
 8002074:	685b      	ldr	r3, [r3, #4]
 8002076:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	691b      	ldr	r3, [r3, #16]
 800207e:	00db      	lsls	r3, r3, #3
 8002080:	490e      	ldr	r1, [pc, #56]	; (80020bc <HAL_RCC_ClockConfig+0x1c4>)
 8002082:	4313      	orrs	r3, r2
 8002084:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002086:	f000 f821 	bl	80020cc <HAL_RCC_GetSysClockFreq>
 800208a:	4602      	mov	r2, r0
 800208c:	4b0b      	ldr	r3, [pc, #44]	; (80020bc <HAL_RCC_ClockConfig+0x1c4>)
 800208e:	685b      	ldr	r3, [r3, #4]
 8002090:	091b      	lsrs	r3, r3, #4
 8002092:	f003 030f 	and.w	r3, r3, #15
 8002096:	490a      	ldr	r1, [pc, #40]	; (80020c0 <HAL_RCC_ClockConfig+0x1c8>)
 8002098:	5ccb      	ldrb	r3, [r1, r3]
 800209a:	fa22 f303 	lsr.w	r3, r2, r3
 800209e:	4a09      	ldr	r2, [pc, #36]	; (80020c4 <HAL_RCC_ClockConfig+0x1cc>)
 80020a0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80020a2:	4b09      	ldr	r3, [pc, #36]	; (80020c8 <HAL_RCC_ClockConfig+0x1d0>)
 80020a4:	681b      	ldr	r3, [r3, #0]
 80020a6:	4618      	mov	r0, r3
 80020a8:	f7ff f98a 	bl	80013c0 <HAL_InitTick>

  return HAL_OK;
 80020ac:	2300      	movs	r3, #0
}
 80020ae:	4618      	mov	r0, r3
 80020b0:	3710      	adds	r7, #16
 80020b2:	46bd      	mov	sp, r7
 80020b4:	bd80      	pop	{r7, pc}
 80020b6:	bf00      	nop
 80020b8:	40022000 	.word	0x40022000
 80020bc:	40021000 	.word	0x40021000
 80020c0:	08002a08 	.word	0x08002a08
 80020c4:	20000050 	.word	0x20000050
 80020c8:	20000054 	.word	0x20000054

080020cc <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80020cc:	b480      	push	{r7}
 80020ce:	b087      	sub	sp, #28
 80020d0:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80020d2:	2300      	movs	r3, #0
 80020d4:	60fb      	str	r3, [r7, #12]
 80020d6:	2300      	movs	r3, #0
 80020d8:	60bb      	str	r3, [r7, #8]
 80020da:	2300      	movs	r3, #0
 80020dc:	617b      	str	r3, [r7, #20]
 80020de:	2300      	movs	r3, #0
 80020e0:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80020e2:	2300      	movs	r3, #0
 80020e4:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80020e6:	4b1e      	ldr	r3, [pc, #120]	; (8002160 <HAL_RCC_GetSysClockFreq+0x94>)
 80020e8:	685b      	ldr	r3, [r3, #4]
 80020ea:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80020ec:	68fb      	ldr	r3, [r7, #12]
 80020ee:	f003 030c 	and.w	r3, r3, #12
 80020f2:	2b04      	cmp	r3, #4
 80020f4:	d002      	beq.n	80020fc <HAL_RCC_GetSysClockFreq+0x30>
 80020f6:	2b08      	cmp	r3, #8
 80020f8:	d003      	beq.n	8002102 <HAL_RCC_GetSysClockFreq+0x36>
 80020fa:	e027      	b.n	800214c <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80020fc:	4b19      	ldr	r3, [pc, #100]	; (8002164 <HAL_RCC_GetSysClockFreq+0x98>)
 80020fe:	613b      	str	r3, [r7, #16]
      break;
 8002100:	e027      	b.n	8002152 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002102:	68fb      	ldr	r3, [r7, #12]
 8002104:	0c9b      	lsrs	r3, r3, #18
 8002106:	f003 030f 	and.w	r3, r3, #15
 800210a:	4a17      	ldr	r2, [pc, #92]	; (8002168 <HAL_RCC_GetSysClockFreq+0x9c>)
 800210c:	5cd3      	ldrb	r3, [r2, r3]
 800210e:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002110:	68fb      	ldr	r3, [r7, #12]
 8002112:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002116:	2b00      	cmp	r3, #0
 8002118:	d010      	beq.n	800213c <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800211a:	4b11      	ldr	r3, [pc, #68]	; (8002160 <HAL_RCC_GetSysClockFreq+0x94>)
 800211c:	685b      	ldr	r3, [r3, #4]
 800211e:	0c5b      	lsrs	r3, r3, #17
 8002120:	f003 0301 	and.w	r3, r3, #1
 8002124:	4a11      	ldr	r2, [pc, #68]	; (800216c <HAL_RCC_GetSysClockFreq+0xa0>)
 8002126:	5cd3      	ldrb	r3, [r2, r3]
 8002128:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	4a0d      	ldr	r2, [pc, #52]	; (8002164 <HAL_RCC_GetSysClockFreq+0x98>)
 800212e:	fb02 f203 	mul.w	r2, r2, r3
 8002132:	68bb      	ldr	r3, [r7, #8]
 8002134:	fbb2 f3f3 	udiv	r3, r2, r3
 8002138:	617b      	str	r3, [r7, #20]
 800213a:	e004      	b.n	8002146 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	4a0c      	ldr	r2, [pc, #48]	; (8002170 <HAL_RCC_GetSysClockFreq+0xa4>)
 8002140:	fb02 f303 	mul.w	r3, r2, r3
 8002144:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8002146:	697b      	ldr	r3, [r7, #20]
 8002148:	613b      	str	r3, [r7, #16]
      break;
 800214a:	e002      	b.n	8002152 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800214c:	4b05      	ldr	r3, [pc, #20]	; (8002164 <HAL_RCC_GetSysClockFreq+0x98>)
 800214e:	613b      	str	r3, [r7, #16]
      break;
 8002150:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002152:	693b      	ldr	r3, [r7, #16]
}
 8002154:	4618      	mov	r0, r3
 8002156:	371c      	adds	r7, #28
 8002158:	46bd      	mov	sp, r7
 800215a:	bc80      	pop	{r7}
 800215c:	4770      	bx	lr
 800215e:	bf00      	nop
 8002160:	40021000 	.word	0x40021000
 8002164:	007a1200 	.word	0x007a1200
 8002168:	08002a18 	.word	0x08002a18
 800216c:	08002a28 	.word	0x08002a28
 8002170:	003d0900 	.word	0x003d0900

08002174 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002174:	b480      	push	{r7}
 8002176:	b085      	sub	sp, #20
 8002178:	af00      	add	r7, sp, #0
 800217a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 800217c:	4b0a      	ldr	r3, [pc, #40]	; (80021a8 <RCC_Delay+0x34>)
 800217e:	681b      	ldr	r3, [r3, #0]
 8002180:	4a0a      	ldr	r2, [pc, #40]	; (80021ac <RCC_Delay+0x38>)
 8002182:	fba2 2303 	umull	r2, r3, r2, r3
 8002186:	0a5b      	lsrs	r3, r3, #9
 8002188:	687a      	ldr	r2, [r7, #4]
 800218a:	fb02 f303 	mul.w	r3, r2, r3
 800218e:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002190:	bf00      	nop
  }
  while (Delay --);
 8002192:	68fb      	ldr	r3, [r7, #12]
 8002194:	1e5a      	subs	r2, r3, #1
 8002196:	60fa      	str	r2, [r7, #12]
 8002198:	2b00      	cmp	r3, #0
 800219a:	d1f9      	bne.n	8002190 <RCC_Delay+0x1c>
}
 800219c:	bf00      	nop
 800219e:	bf00      	nop
 80021a0:	3714      	adds	r7, #20
 80021a2:	46bd      	mov	sp, r7
 80021a4:	bc80      	pop	{r7}
 80021a6:	4770      	bx	lr
 80021a8:	20000050 	.word	0x20000050
 80021ac:	10624dd3 	.word	0x10624dd3

080021b0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80021b0:	b580      	push	{r7, lr}
 80021b2:	b082      	sub	sp, #8
 80021b4:	af00      	add	r7, sp, #0
 80021b6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	2b00      	cmp	r3, #0
 80021bc:	d101      	bne.n	80021c2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80021be:	2301      	movs	r3, #1
 80021c0:	e041      	b.n	8002246 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80021c8:	b2db      	uxtb	r3, r3
 80021ca:	2b00      	cmp	r3, #0
 80021cc:	d106      	bne.n	80021dc <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	2200      	movs	r2, #0
 80021d2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80021d6:	6878      	ldr	r0, [r7, #4]
 80021d8:	f7ff f85a 	bl	8001290 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	2202      	movs	r2, #2
 80021e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	681a      	ldr	r2, [r3, #0]
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	3304      	adds	r3, #4
 80021ec:	4619      	mov	r1, r3
 80021ee:	4610      	mov	r0, r2
 80021f0:	f000 fa6e 	bl	80026d0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	2201      	movs	r2, #1
 80021f8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	2201      	movs	r2, #1
 8002200:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	2201      	movs	r2, #1
 8002208:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	2201      	movs	r2, #1
 8002210:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	2201      	movs	r2, #1
 8002218:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	2201      	movs	r2, #1
 8002220:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	2201      	movs	r2, #1
 8002228:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	2201      	movs	r2, #1
 8002230:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	2201      	movs	r2, #1
 8002238:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	2201      	movs	r2, #1
 8002240:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002244:	2300      	movs	r3, #0
}
 8002246:	4618      	mov	r0, r3
 8002248:	3708      	adds	r7, #8
 800224a:	46bd      	mov	sp, r7
 800224c:	bd80      	pop	{r7, pc}
	...

08002250 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002250:	b480      	push	{r7}
 8002252:	b085      	sub	sp, #20
 8002254:	af00      	add	r7, sp, #0
 8002256:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800225e:	b2db      	uxtb	r3, r3
 8002260:	2b01      	cmp	r3, #1
 8002262:	d001      	beq.n	8002268 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002264:	2301      	movs	r3, #1
 8002266:	e035      	b.n	80022d4 <HAL_TIM_Base_Start_IT+0x84>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	2202      	movs	r2, #2
 800226c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	681b      	ldr	r3, [r3, #0]
 8002274:	68da      	ldr	r2, [r3, #12]
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	681b      	ldr	r3, [r3, #0]
 800227a:	f042 0201 	orr.w	r2, r2, #1
 800227e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	681b      	ldr	r3, [r3, #0]
 8002284:	4a16      	ldr	r2, [pc, #88]	; (80022e0 <HAL_TIM_Base_Start_IT+0x90>)
 8002286:	4293      	cmp	r3, r2
 8002288:	d009      	beq.n	800229e <HAL_TIM_Base_Start_IT+0x4e>
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	681b      	ldr	r3, [r3, #0]
 800228e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002292:	d004      	beq.n	800229e <HAL_TIM_Base_Start_IT+0x4e>
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	681b      	ldr	r3, [r3, #0]
 8002298:	4a12      	ldr	r2, [pc, #72]	; (80022e4 <HAL_TIM_Base_Start_IT+0x94>)
 800229a:	4293      	cmp	r3, r2
 800229c:	d111      	bne.n	80022c2 <HAL_TIM_Base_Start_IT+0x72>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	681b      	ldr	r3, [r3, #0]
 80022a2:	689b      	ldr	r3, [r3, #8]
 80022a4:	f003 0307 	and.w	r3, r3, #7
 80022a8:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80022aa:	68fb      	ldr	r3, [r7, #12]
 80022ac:	2b06      	cmp	r3, #6
 80022ae:	d010      	beq.n	80022d2 <HAL_TIM_Base_Start_IT+0x82>
    {
      __HAL_TIM_ENABLE(htim);
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	681b      	ldr	r3, [r3, #0]
 80022b4:	681a      	ldr	r2, [r3, #0]
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	681b      	ldr	r3, [r3, #0]
 80022ba:	f042 0201 	orr.w	r2, r2, #1
 80022be:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80022c0:	e007      	b.n	80022d2 <HAL_TIM_Base_Start_IT+0x82>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	681b      	ldr	r3, [r3, #0]
 80022c6:	681a      	ldr	r2, [r3, #0]
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	681b      	ldr	r3, [r3, #0]
 80022cc:	f042 0201 	orr.w	r2, r2, #1
 80022d0:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80022d2:	2300      	movs	r3, #0
}
 80022d4:	4618      	mov	r0, r3
 80022d6:	3714      	adds	r7, #20
 80022d8:	46bd      	mov	sp, r7
 80022da:	bc80      	pop	{r7}
 80022dc:	4770      	bx	lr
 80022de:	bf00      	nop
 80022e0:	40012c00 	.word	0x40012c00
 80022e4:	40000400 	.word	0x40000400

080022e8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80022e8:	b580      	push	{r7, lr}
 80022ea:	b082      	sub	sp, #8
 80022ec:	af00      	add	r7, sp, #0
 80022ee:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	681b      	ldr	r3, [r3, #0]
 80022f4:	691b      	ldr	r3, [r3, #16]
 80022f6:	f003 0302 	and.w	r3, r3, #2
 80022fa:	2b02      	cmp	r3, #2
 80022fc:	d122      	bne.n	8002344 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	681b      	ldr	r3, [r3, #0]
 8002302:	68db      	ldr	r3, [r3, #12]
 8002304:	f003 0302 	and.w	r3, r3, #2
 8002308:	2b02      	cmp	r3, #2
 800230a:	d11b      	bne.n	8002344 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	681b      	ldr	r3, [r3, #0]
 8002310:	f06f 0202 	mvn.w	r2, #2
 8002314:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	2201      	movs	r2, #1
 800231a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	681b      	ldr	r3, [r3, #0]
 8002320:	699b      	ldr	r3, [r3, #24]
 8002322:	f003 0303 	and.w	r3, r3, #3
 8002326:	2b00      	cmp	r3, #0
 8002328:	d003      	beq.n	8002332 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800232a:	6878      	ldr	r0, [r7, #4]
 800232c:	f000 f9b4 	bl	8002698 <HAL_TIM_IC_CaptureCallback>
 8002330:	e005      	b.n	800233e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002332:	6878      	ldr	r0, [r7, #4]
 8002334:	f000 f9a7 	bl	8002686 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002338:	6878      	ldr	r0, [r7, #4]
 800233a:	f000 f9b6 	bl	80026aa <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	2200      	movs	r2, #0
 8002342:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	681b      	ldr	r3, [r3, #0]
 8002348:	691b      	ldr	r3, [r3, #16]
 800234a:	f003 0304 	and.w	r3, r3, #4
 800234e:	2b04      	cmp	r3, #4
 8002350:	d122      	bne.n	8002398 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	681b      	ldr	r3, [r3, #0]
 8002356:	68db      	ldr	r3, [r3, #12]
 8002358:	f003 0304 	and.w	r3, r3, #4
 800235c:	2b04      	cmp	r3, #4
 800235e:	d11b      	bne.n	8002398 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	681b      	ldr	r3, [r3, #0]
 8002364:	f06f 0204 	mvn.w	r2, #4
 8002368:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	2202      	movs	r2, #2
 800236e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	681b      	ldr	r3, [r3, #0]
 8002374:	699b      	ldr	r3, [r3, #24]
 8002376:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800237a:	2b00      	cmp	r3, #0
 800237c:	d003      	beq.n	8002386 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800237e:	6878      	ldr	r0, [r7, #4]
 8002380:	f000 f98a 	bl	8002698 <HAL_TIM_IC_CaptureCallback>
 8002384:	e005      	b.n	8002392 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002386:	6878      	ldr	r0, [r7, #4]
 8002388:	f000 f97d 	bl	8002686 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800238c:	6878      	ldr	r0, [r7, #4]
 800238e:	f000 f98c 	bl	80026aa <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	2200      	movs	r2, #0
 8002396:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	681b      	ldr	r3, [r3, #0]
 800239c:	691b      	ldr	r3, [r3, #16]
 800239e:	f003 0308 	and.w	r3, r3, #8
 80023a2:	2b08      	cmp	r3, #8
 80023a4:	d122      	bne.n	80023ec <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	681b      	ldr	r3, [r3, #0]
 80023aa:	68db      	ldr	r3, [r3, #12]
 80023ac:	f003 0308 	and.w	r3, r3, #8
 80023b0:	2b08      	cmp	r3, #8
 80023b2:	d11b      	bne.n	80023ec <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	681b      	ldr	r3, [r3, #0]
 80023b8:	f06f 0208 	mvn.w	r2, #8
 80023bc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	2204      	movs	r2, #4
 80023c2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	681b      	ldr	r3, [r3, #0]
 80023c8:	69db      	ldr	r3, [r3, #28]
 80023ca:	f003 0303 	and.w	r3, r3, #3
 80023ce:	2b00      	cmp	r3, #0
 80023d0:	d003      	beq.n	80023da <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80023d2:	6878      	ldr	r0, [r7, #4]
 80023d4:	f000 f960 	bl	8002698 <HAL_TIM_IC_CaptureCallback>
 80023d8:	e005      	b.n	80023e6 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80023da:	6878      	ldr	r0, [r7, #4]
 80023dc:	f000 f953 	bl	8002686 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80023e0:	6878      	ldr	r0, [r7, #4]
 80023e2:	f000 f962 	bl	80026aa <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	2200      	movs	r2, #0
 80023ea:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	681b      	ldr	r3, [r3, #0]
 80023f0:	691b      	ldr	r3, [r3, #16]
 80023f2:	f003 0310 	and.w	r3, r3, #16
 80023f6:	2b10      	cmp	r3, #16
 80023f8:	d122      	bne.n	8002440 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	681b      	ldr	r3, [r3, #0]
 80023fe:	68db      	ldr	r3, [r3, #12]
 8002400:	f003 0310 	and.w	r3, r3, #16
 8002404:	2b10      	cmp	r3, #16
 8002406:	d11b      	bne.n	8002440 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	681b      	ldr	r3, [r3, #0]
 800240c:	f06f 0210 	mvn.w	r2, #16
 8002410:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	2208      	movs	r2, #8
 8002416:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	681b      	ldr	r3, [r3, #0]
 800241c:	69db      	ldr	r3, [r3, #28]
 800241e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002422:	2b00      	cmp	r3, #0
 8002424:	d003      	beq.n	800242e <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002426:	6878      	ldr	r0, [r7, #4]
 8002428:	f000 f936 	bl	8002698 <HAL_TIM_IC_CaptureCallback>
 800242c:	e005      	b.n	800243a <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800242e:	6878      	ldr	r0, [r7, #4]
 8002430:	f000 f929 	bl	8002686 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002434:	6878      	ldr	r0, [r7, #4]
 8002436:	f000 f938 	bl	80026aa <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	2200      	movs	r2, #0
 800243e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	681b      	ldr	r3, [r3, #0]
 8002444:	691b      	ldr	r3, [r3, #16]
 8002446:	f003 0301 	and.w	r3, r3, #1
 800244a:	2b01      	cmp	r3, #1
 800244c:	d10e      	bne.n	800246c <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	681b      	ldr	r3, [r3, #0]
 8002452:	68db      	ldr	r3, [r3, #12]
 8002454:	f003 0301 	and.w	r3, r3, #1
 8002458:	2b01      	cmp	r3, #1
 800245a:	d107      	bne.n	800246c <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	681b      	ldr	r3, [r3, #0]
 8002460:	f06f 0201 	mvn.w	r2, #1
 8002464:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002466:	6878      	ldr	r0, [r7, #4]
 8002468:	f7fe fe26 	bl	80010b8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	681b      	ldr	r3, [r3, #0]
 8002470:	691b      	ldr	r3, [r3, #16]
 8002472:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002476:	2b80      	cmp	r3, #128	; 0x80
 8002478:	d10e      	bne.n	8002498 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	681b      	ldr	r3, [r3, #0]
 800247e:	68db      	ldr	r3, [r3, #12]
 8002480:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002484:	2b80      	cmp	r3, #128	; 0x80
 8002486:	d107      	bne.n	8002498 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	681b      	ldr	r3, [r3, #0]
 800248c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8002490:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002492:	6878      	ldr	r0, [r7, #4]
 8002494:	f000 fa6b 	bl	800296e <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	681b      	ldr	r3, [r3, #0]
 800249c:	691b      	ldr	r3, [r3, #16]
 800249e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80024a2:	2b40      	cmp	r3, #64	; 0x40
 80024a4:	d10e      	bne.n	80024c4 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	681b      	ldr	r3, [r3, #0]
 80024aa:	68db      	ldr	r3, [r3, #12]
 80024ac:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80024b0:	2b40      	cmp	r3, #64	; 0x40
 80024b2:	d107      	bne.n	80024c4 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	681b      	ldr	r3, [r3, #0]
 80024b8:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80024bc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80024be:	6878      	ldr	r0, [r7, #4]
 80024c0:	f000 f8fc 	bl	80026bc <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	681b      	ldr	r3, [r3, #0]
 80024c8:	691b      	ldr	r3, [r3, #16]
 80024ca:	f003 0320 	and.w	r3, r3, #32
 80024ce:	2b20      	cmp	r3, #32
 80024d0:	d10e      	bne.n	80024f0 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	681b      	ldr	r3, [r3, #0]
 80024d6:	68db      	ldr	r3, [r3, #12]
 80024d8:	f003 0320 	and.w	r3, r3, #32
 80024dc:	2b20      	cmp	r3, #32
 80024de:	d107      	bne.n	80024f0 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	681b      	ldr	r3, [r3, #0]
 80024e4:	f06f 0220 	mvn.w	r2, #32
 80024e8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80024ea:	6878      	ldr	r0, [r7, #4]
 80024ec:	f000 fa36 	bl	800295c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80024f0:	bf00      	nop
 80024f2:	3708      	adds	r7, #8
 80024f4:	46bd      	mov	sp, r7
 80024f6:	bd80      	pop	{r7, pc}

080024f8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80024f8:	b580      	push	{r7, lr}
 80024fa:	b084      	sub	sp, #16
 80024fc:	af00      	add	r7, sp, #0
 80024fe:	6078      	str	r0, [r7, #4]
 8002500:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002502:	2300      	movs	r3, #0
 8002504:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800250c:	2b01      	cmp	r3, #1
 800250e:	d101      	bne.n	8002514 <HAL_TIM_ConfigClockSource+0x1c>
 8002510:	2302      	movs	r3, #2
 8002512:	e0b4      	b.n	800267e <HAL_TIM_ConfigClockSource+0x186>
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	2201      	movs	r2, #1
 8002518:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	2202      	movs	r2, #2
 8002520:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	681b      	ldr	r3, [r3, #0]
 8002528:	689b      	ldr	r3, [r3, #8]
 800252a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800252c:	68bb      	ldr	r3, [r7, #8]
 800252e:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8002532:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002534:	68bb      	ldr	r3, [r7, #8]
 8002536:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800253a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	681b      	ldr	r3, [r3, #0]
 8002540:	68ba      	ldr	r2, [r7, #8]
 8002542:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002544:	683b      	ldr	r3, [r7, #0]
 8002546:	681b      	ldr	r3, [r3, #0]
 8002548:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800254c:	d03e      	beq.n	80025cc <HAL_TIM_ConfigClockSource+0xd4>
 800254e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002552:	f200 8087 	bhi.w	8002664 <HAL_TIM_ConfigClockSource+0x16c>
 8002556:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800255a:	f000 8086 	beq.w	800266a <HAL_TIM_ConfigClockSource+0x172>
 800255e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002562:	d87f      	bhi.n	8002664 <HAL_TIM_ConfigClockSource+0x16c>
 8002564:	2b70      	cmp	r3, #112	; 0x70
 8002566:	d01a      	beq.n	800259e <HAL_TIM_ConfigClockSource+0xa6>
 8002568:	2b70      	cmp	r3, #112	; 0x70
 800256a:	d87b      	bhi.n	8002664 <HAL_TIM_ConfigClockSource+0x16c>
 800256c:	2b60      	cmp	r3, #96	; 0x60
 800256e:	d050      	beq.n	8002612 <HAL_TIM_ConfigClockSource+0x11a>
 8002570:	2b60      	cmp	r3, #96	; 0x60
 8002572:	d877      	bhi.n	8002664 <HAL_TIM_ConfigClockSource+0x16c>
 8002574:	2b50      	cmp	r3, #80	; 0x50
 8002576:	d03c      	beq.n	80025f2 <HAL_TIM_ConfigClockSource+0xfa>
 8002578:	2b50      	cmp	r3, #80	; 0x50
 800257a:	d873      	bhi.n	8002664 <HAL_TIM_ConfigClockSource+0x16c>
 800257c:	2b40      	cmp	r3, #64	; 0x40
 800257e:	d058      	beq.n	8002632 <HAL_TIM_ConfigClockSource+0x13a>
 8002580:	2b40      	cmp	r3, #64	; 0x40
 8002582:	d86f      	bhi.n	8002664 <HAL_TIM_ConfigClockSource+0x16c>
 8002584:	2b30      	cmp	r3, #48	; 0x30
 8002586:	d064      	beq.n	8002652 <HAL_TIM_ConfigClockSource+0x15a>
 8002588:	2b30      	cmp	r3, #48	; 0x30
 800258a:	d86b      	bhi.n	8002664 <HAL_TIM_ConfigClockSource+0x16c>
 800258c:	2b20      	cmp	r3, #32
 800258e:	d060      	beq.n	8002652 <HAL_TIM_ConfigClockSource+0x15a>
 8002590:	2b20      	cmp	r3, #32
 8002592:	d867      	bhi.n	8002664 <HAL_TIM_ConfigClockSource+0x16c>
 8002594:	2b00      	cmp	r3, #0
 8002596:	d05c      	beq.n	8002652 <HAL_TIM_ConfigClockSource+0x15a>
 8002598:	2b10      	cmp	r3, #16
 800259a:	d05a      	beq.n	8002652 <HAL_TIM_ConfigClockSource+0x15a>
 800259c:	e062      	b.n	8002664 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	6818      	ldr	r0, [r3, #0]
 80025a2:	683b      	ldr	r3, [r7, #0]
 80025a4:	6899      	ldr	r1, [r3, #8]
 80025a6:	683b      	ldr	r3, [r7, #0]
 80025a8:	685a      	ldr	r2, [r3, #4]
 80025aa:	683b      	ldr	r3, [r7, #0]
 80025ac:	68db      	ldr	r3, [r3, #12]
 80025ae:	f000 f95e 	bl	800286e <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	681b      	ldr	r3, [r3, #0]
 80025b6:	689b      	ldr	r3, [r3, #8]
 80025b8:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80025ba:	68bb      	ldr	r3, [r7, #8]
 80025bc:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80025c0:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	681b      	ldr	r3, [r3, #0]
 80025c6:	68ba      	ldr	r2, [r7, #8]
 80025c8:	609a      	str	r2, [r3, #8]
      break;
 80025ca:	e04f      	b.n	800266c <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	6818      	ldr	r0, [r3, #0]
 80025d0:	683b      	ldr	r3, [r7, #0]
 80025d2:	6899      	ldr	r1, [r3, #8]
 80025d4:	683b      	ldr	r3, [r7, #0]
 80025d6:	685a      	ldr	r2, [r3, #4]
 80025d8:	683b      	ldr	r3, [r7, #0]
 80025da:	68db      	ldr	r3, [r3, #12]
 80025dc:	f000 f947 	bl	800286e <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	681b      	ldr	r3, [r3, #0]
 80025e4:	689a      	ldr	r2, [r3, #8]
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	681b      	ldr	r3, [r3, #0]
 80025ea:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80025ee:	609a      	str	r2, [r3, #8]
      break;
 80025f0:	e03c      	b.n	800266c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	6818      	ldr	r0, [r3, #0]
 80025f6:	683b      	ldr	r3, [r7, #0]
 80025f8:	6859      	ldr	r1, [r3, #4]
 80025fa:	683b      	ldr	r3, [r7, #0]
 80025fc:	68db      	ldr	r3, [r3, #12]
 80025fe:	461a      	mov	r2, r3
 8002600:	f000 f8be 	bl	8002780 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	681b      	ldr	r3, [r3, #0]
 8002608:	2150      	movs	r1, #80	; 0x50
 800260a:	4618      	mov	r0, r3
 800260c:	f000 f915 	bl	800283a <TIM_ITRx_SetConfig>
      break;
 8002610:	e02c      	b.n	800266c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	6818      	ldr	r0, [r3, #0]
 8002616:	683b      	ldr	r3, [r7, #0]
 8002618:	6859      	ldr	r1, [r3, #4]
 800261a:	683b      	ldr	r3, [r7, #0]
 800261c:	68db      	ldr	r3, [r3, #12]
 800261e:	461a      	mov	r2, r3
 8002620:	f000 f8dc 	bl	80027dc <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	2160      	movs	r1, #96	; 0x60
 800262a:	4618      	mov	r0, r3
 800262c:	f000 f905 	bl	800283a <TIM_ITRx_SetConfig>
      break;
 8002630:	e01c      	b.n	800266c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	6818      	ldr	r0, [r3, #0]
 8002636:	683b      	ldr	r3, [r7, #0]
 8002638:	6859      	ldr	r1, [r3, #4]
 800263a:	683b      	ldr	r3, [r7, #0]
 800263c:	68db      	ldr	r3, [r3, #12]
 800263e:	461a      	mov	r2, r3
 8002640:	f000 f89e 	bl	8002780 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	681b      	ldr	r3, [r3, #0]
 8002648:	2140      	movs	r1, #64	; 0x40
 800264a:	4618      	mov	r0, r3
 800264c:	f000 f8f5 	bl	800283a <TIM_ITRx_SetConfig>
      break;
 8002650:	e00c      	b.n	800266c <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	681a      	ldr	r2, [r3, #0]
 8002656:	683b      	ldr	r3, [r7, #0]
 8002658:	681b      	ldr	r3, [r3, #0]
 800265a:	4619      	mov	r1, r3
 800265c:	4610      	mov	r0, r2
 800265e:	f000 f8ec 	bl	800283a <TIM_ITRx_SetConfig>
      break;
 8002662:	e003      	b.n	800266c <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8002664:	2301      	movs	r3, #1
 8002666:	73fb      	strb	r3, [r7, #15]
      break;
 8002668:	e000      	b.n	800266c <HAL_TIM_ConfigClockSource+0x174>
      break;
 800266a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	2201      	movs	r2, #1
 8002670:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	2200      	movs	r2, #0
 8002678:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800267c:	7bfb      	ldrb	r3, [r7, #15]
}
 800267e:	4618      	mov	r0, r3
 8002680:	3710      	adds	r7, #16
 8002682:	46bd      	mov	sp, r7
 8002684:	bd80      	pop	{r7, pc}

08002686 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002686:	b480      	push	{r7}
 8002688:	b083      	sub	sp, #12
 800268a:	af00      	add	r7, sp, #0
 800268c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800268e:	bf00      	nop
 8002690:	370c      	adds	r7, #12
 8002692:	46bd      	mov	sp, r7
 8002694:	bc80      	pop	{r7}
 8002696:	4770      	bx	lr

08002698 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002698:	b480      	push	{r7}
 800269a:	b083      	sub	sp, #12
 800269c:	af00      	add	r7, sp, #0
 800269e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80026a0:	bf00      	nop
 80026a2:	370c      	adds	r7, #12
 80026a4:	46bd      	mov	sp, r7
 80026a6:	bc80      	pop	{r7}
 80026a8:	4770      	bx	lr

080026aa <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80026aa:	b480      	push	{r7}
 80026ac:	b083      	sub	sp, #12
 80026ae:	af00      	add	r7, sp, #0
 80026b0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80026b2:	bf00      	nop
 80026b4:	370c      	adds	r7, #12
 80026b6:	46bd      	mov	sp, r7
 80026b8:	bc80      	pop	{r7}
 80026ba:	4770      	bx	lr

080026bc <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80026bc:	b480      	push	{r7}
 80026be:	b083      	sub	sp, #12
 80026c0:	af00      	add	r7, sp, #0
 80026c2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80026c4:	bf00      	nop
 80026c6:	370c      	adds	r7, #12
 80026c8:	46bd      	mov	sp, r7
 80026ca:	bc80      	pop	{r7}
 80026cc:	4770      	bx	lr
	...

080026d0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80026d0:	b480      	push	{r7}
 80026d2:	b085      	sub	sp, #20
 80026d4:	af00      	add	r7, sp, #0
 80026d6:	6078      	str	r0, [r7, #4]
 80026d8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	681b      	ldr	r3, [r3, #0]
 80026de:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	4a25      	ldr	r2, [pc, #148]	; (8002778 <TIM_Base_SetConfig+0xa8>)
 80026e4:	4293      	cmp	r3, r2
 80026e6:	d007      	beq.n	80026f8 <TIM_Base_SetConfig+0x28>
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80026ee:	d003      	beq.n	80026f8 <TIM_Base_SetConfig+0x28>
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	4a22      	ldr	r2, [pc, #136]	; (800277c <TIM_Base_SetConfig+0xac>)
 80026f4:	4293      	cmp	r3, r2
 80026f6:	d108      	bne.n	800270a <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80026f8:	68fb      	ldr	r3, [r7, #12]
 80026fa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80026fe:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002700:	683b      	ldr	r3, [r7, #0]
 8002702:	685b      	ldr	r3, [r3, #4]
 8002704:	68fa      	ldr	r2, [r7, #12]
 8002706:	4313      	orrs	r3, r2
 8002708:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	4a1a      	ldr	r2, [pc, #104]	; (8002778 <TIM_Base_SetConfig+0xa8>)
 800270e:	4293      	cmp	r3, r2
 8002710:	d007      	beq.n	8002722 <TIM_Base_SetConfig+0x52>
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002718:	d003      	beq.n	8002722 <TIM_Base_SetConfig+0x52>
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	4a17      	ldr	r2, [pc, #92]	; (800277c <TIM_Base_SetConfig+0xac>)
 800271e:	4293      	cmp	r3, r2
 8002720:	d108      	bne.n	8002734 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002722:	68fb      	ldr	r3, [r7, #12]
 8002724:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002728:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800272a:	683b      	ldr	r3, [r7, #0]
 800272c:	68db      	ldr	r3, [r3, #12]
 800272e:	68fa      	ldr	r2, [r7, #12]
 8002730:	4313      	orrs	r3, r2
 8002732:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002734:	68fb      	ldr	r3, [r7, #12]
 8002736:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800273a:	683b      	ldr	r3, [r7, #0]
 800273c:	695b      	ldr	r3, [r3, #20]
 800273e:	4313      	orrs	r3, r2
 8002740:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	68fa      	ldr	r2, [r7, #12]
 8002746:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002748:	683b      	ldr	r3, [r7, #0]
 800274a:	689a      	ldr	r2, [r3, #8]
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002750:	683b      	ldr	r3, [r7, #0]
 8002752:	681a      	ldr	r2, [r3, #0]
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	4a07      	ldr	r2, [pc, #28]	; (8002778 <TIM_Base_SetConfig+0xa8>)
 800275c:	4293      	cmp	r3, r2
 800275e:	d103      	bne.n	8002768 <TIM_Base_SetConfig+0x98>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002760:	683b      	ldr	r3, [r7, #0]
 8002762:	691a      	ldr	r2, [r3, #16]
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	2201      	movs	r2, #1
 800276c:	615a      	str	r2, [r3, #20]
}
 800276e:	bf00      	nop
 8002770:	3714      	adds	r7, #20
 8002772:	46bd      	mov	sp, r7
 8002774:	bc80      	pop	{r7}
 8002776:	4770      	bx	lr
 8002778:	40012c00 	.word	0x40012c00
 800277c:	40000400 	.word	0x40000400

08002780 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002780:	b480      	push	{r7}
 8002782:	b087      	sub	sp, #28
 8002784:	af00      	add	r7, sp, #0
 8002786:	60f8      	str	r0, [r7, #12]
 8002788:	60b9      	str	r1, [r7, #8]
 800278a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800278c:	68fb      	ldr	r3, [r7, #12]
 800278e:	6a1b      	ldr	r3, [r3, #32]
 8002790:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002792:	68fb      	ldr	r3, [r7, #12]
 8002794:	6a1b      	ldr	r3, [r3, #32]
 8002796:	f023 0201 	bic.w	r2, r3, #1
 800279a:	68fb      	ldr	r3, [r7, #12]
 800279c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800279e:	68fb      	ldr	r3, [r7, #12]
 80027a0:	699b      	ldr	r3, [r3, #24]
 80027a2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80027a4:	693b      	ldr	r3, [r7, #16]
 80027a6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80027aa:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	011b      	lsls	r3, r3, #4
 80027b0:	693a      	ldr	r2, [r7, #16]
 80027b2:	4313      	orrs	r3, r2
 80027b4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80027b6:	697b      	ldr	r3, [r7, #20]
 80027b8:	f023 030a 	bic.w	r3, r3, #10
 80027bc:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80027be:	697a      	ldr	r2, [r7, #20]
 80027c0:	68bb      	ldr	r3, [r7, #8]
 80027c2:	4313      	orrs	r3, r2
 80027c4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80027c6:	68fb      	ldr	r3, [r7, #12]
 80027c8:	693a      	ldr	r2, [r7, #16]
 80027ca:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80027cc:	68fb      	ldr	r3, [r7, #12]
 80027ce:	697a      	ldr	r2, [r7, #20]
 80027d0:	621a      	str	r2, [r3, #32]
}
 80027d2:	bf00      	nop
 80027d4:	371c      	adds	r7, #28
 80027d6:	46bd      	mov	sp, r7
 80027d8:	bc80      	pop	{r7}
 80027da:	4770      	bx	lr

080027dc <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80027dc:	b480      	push	{r7}
 80027de:	b087      	sub	sp, #28
 80027e0:	af00      	add	r7, sp, #0
 80027e2:	60f8      	str	r0, [r7, #12]
 80027e4:	60b9      	str	r1, [r7, #8]
 80027e6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80027e8:	68fb      	ldr	r3, [r7, #12]
 80027ea:	6a1b      	ldr	r3, [r3, #32]
 80027ec:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80027ee:	68fb      	ldr	r3, [r7, #12]
 80027f0:	6a1b      	ldr	r3, [r3, #32]
 80027f2:	f023 0210 	bic.w	r2, r3, #16
 80027f6:	68fb      	ldr	r3, [r7, #12]
 80027f8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80027fa:	68fb      	ldr	r3, [r7, #12]
 80027fc:	699b      	ldr	r3, [r3, #24]
 80027fe:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002800:	693b      	ldr	r3, [r7, #16]
 8002802:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8002806:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	031b      	lsls	r3, r3, #12
 800280c:	693a      	ldr	r2, [r7, #16]
 800280e:	4313      	orrs	r3, r2
 8002810:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002812:	697b      	ldr	r3, [r7, #20]
 8002814:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8002818:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800281a:	68bb      	ldr	r3, [r7, #8]
 800281c:	011b      	lsls	r3, r3, #4
 800281e:	697a      	ldr	r2, [r7, #20]
 8002820:	4313      	orrs	r3, r2
 8002822:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002824:	68fb      	ldr	r3, [r7, #12]
 8002826:	693a      	ldr	r2, [r7, #16]
 8002828:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800282a:	68fb      	ldr	r3, [r7, #12]
 800282c:	697a      	ldr	r2, [r7, #20]
 800282e:	621a      	str	r2, [r3, #32]
}
 8002830:	bf00      	nop
 8002832:	371c      	adds	r7, #28
 8002834:	46bd      	mov	sp, r7
 8002836:	bc80      	pop	{r7}
 8002838:	4770      	bx	lr

0800283a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800283a:	b480      	push	{r7}
 800283c:	b085      	sub	sp, #20
 800283e:	af00      	add	r7, sp, #0
 8002840:	6078      	str	r0, [r7, #4]
 8002842:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	689b      	ldr	r3, [r3, #8]
 8002848:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800284a:	68fb      	ldr	r3, [r7, #12]
 800284c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002850:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002852:	683a      	ldr	r2, [r7, #0]
 8002854:	68fb      	ldr	r3, [r7, #12]
 8002856:	4313      	orrs	r3, r2
 8002858:	f043 0307 	orr.w	r3, r3, #7
 800285c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	68fa      	ldr	r2, [r7, #12]
 8002862:	609a      	str	r2, [r3, #8]
}
 8002864:	bf00      	nop
 8002866:	3714      	adds	r7, #20
 8002868:	46bd      	mov	sp, r7
 800286a:	bc80      	pop	{r7}
 800286c:	4770      	bx	lr

0800286e <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800286e:	b480      	push	{r7}
 8002870:	b087      	sub	sp, #28
 8002872:	af00      	add	r7, sp, #0
 8002874:	60f8      	str	r0, [r7, #12]
 8002876:	60b9      	str	r1, [r7, #8]
 8002878:	607a      	str	r2, [r7, #4]
 800287a:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800287c:	68fb      	ldr	r3, [r7, #12]
 800287e:	689b      	ldr	r3, [r3, #8]
 8002880:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002882:	697b      	ldr	r3, [r7, #20]
 8002884:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002888:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800288a:	683b      	ldr	r3, [r7, #0]
 800288c:	021a      	lsls	r2, r3, #8
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	431a      	orrs	r2, r3
 8002892:	68bb      	ldr	r3, [r7, #8]
 8002894:	4313      	orrs	r3, r2
 8002896:	697a      	ldr	r2, [r7, #20]
 8002898:	4313      	orrs	r3, r2
 800289a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800289c:	68fb      	ldr	r3, [r7, #12]
 800289e:	697a      	ldr	r2, [r7, #20]
 80028a0:	609a      	str	r2, [r3, #8]
}
 80028a2:	bf00      	nop
 80028a4:	371c      	adds	r7, #28
 80028a6:	46bd      	mov	sp, r7
 80028a8:	bc80      	pop	{r7}
 80028aa:	4770      	bx	lr

080028ac <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80028ac:	b480      	push	{r7}
 80028ae:	b085      	sub	sp, #20
 80028b0:	af00      	add	r7, sp, #0
 80028b2:	6078      	str	r0, [r7, #4]
 80028b4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80028bc:	2b01      	cmp	r3, #1
 80028be:	d101      	bne.n	80028c4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80028c0:	2302      	movs	r3, #2
 80028c2:	e041      	b.n	8002948 <HAL_TIMEx_MasterConfigSynchronization+0x9c>
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	2201      	movs	r2, #1
 80028c8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	2202      	movs	r2, #2
 80028d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	685b      	ldr	r3, [r3, #4]
 80028da:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	681b      	ldr	r3, [r3, #0]
 80028e0:	689b      	ldr	r3, [r3, #8]
 80028e2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80028e4:	68fb      	ldr	r3, [r7, #12]
 80028e6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80028ea:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80028ec:	683b      	ldr	r3, [r7, #0]
 80028ee:	681b      	ldr	r3, [r3, #0]
 80028f0:	68fa      	ldr	r2, [r7, #12]
 80028f2:	4313      	orrs	r3, r2
 80028f4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	681b      	ldr	r3, [r3, #0]
 80028fa:	68fa      	ldr	r2, [r7, #12]
 80028fc:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	681b      	ldr	r3, [r3, #0]
 8002902:	4a14      	ldr	r2, [pc, #80]	; (8002954 <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 8002904:	4293      	cmp	r3, r2
 8002906:	d009      	beq.n	800291c <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	681b      	ldr	r3, [r3, #0]
 800290c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002910:	d004      	beq.n	800291c <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	681b      	ldr	r3, [r3, #0]
 8002916:	4a10      	ldr	r2, [pc, #64]	; (8002958 <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 8002918:	4293      	cmp	r3, r2
 800291a:	d10c      	bne.n	8002936 <HAL_TIMEx_MasterConfigSynchronization+0x8a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800291c:	68bb      	ldr	r3, [r7, #8]
 800291e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002922:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002924:	683b      	ldr	r3, [r7, #0]
 8002926:	685b      	ldr	r3, [r3, #4]
 8002928:	68ba      	ldr	r2, [r7, #8]
 800292a:	4313      	orrs	r3, r2
 800292c:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	681b      	ldr	r3, [r3, #0]
 8002932:	68ba      	ldr	r2, [r7, #8]
 8002934:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	2201      	movs	r2, #1
 800293a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	2200      	movs	r2, #0
 8002942:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8002946:	2300      	movs	r3, #0
}
 8002948:	4618      	mov	r0, r3
 800294a:	3714      	adds	r7, #20
 800294c:	46bd      	mov	sp, r7
 800294e:	bc80      	pop	{r7}
 8002950:	4770      	bx	lr
 8002952:	bf00      	nop
 8002954:	40012c00 	.word	0x40012c00
 8002958:	40000400 	.word	0x40000400

0800295c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800295c:	b480      	push	{r7}
 800295e:	b083      	sub	sp, #12
 8002960:	af00      	add	r7, sp, #0
 8002962:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002964:	bf00      	nop
 8002966:	370c      	adds	r7, #12
 8002968:	46bd      	mov	sp, r7
 800296a:	bc80      	pop	{r7}
 800296c:	4770      	bx	lr

0800296e <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800296e:	b480      	push	{r7}
 8002970:	b083      	sub	sp, #12
 8002972:	af00      	add	r7, sp, #0
 8002974:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002976:	bf00      	nop
 8002978:	370c      	adds	r7, #12
 800297a:	46bd      	mov	sp, r7
 800297c:	bc80      	pop	{r7}
 800297e:	4770      	bx	lr

08002980 <__libc_init_array>:
 8002980:	b570      	push	{r4, r5, r6, lr}
 8002982:	2600      	movs	r6, #0
 8002984:	4d0c      	ldr	r5, [pc, #48]	; (80029b8 <__libc_init_array+0x38>)
 8002986:	4c0d      	ldr	r4, [pc, #52]	; (80029bc <__libc_init_array+0x3c>)
 8002988:	1b64      	subs	r4, r4, r5
 800298a:	10a4      	asrs	r4, r4, #2
 800298c:	42a6      	cmp	r6, r4
 800298e:	d109      	bne.n	80029a4 <__libc_init_array+0x24>
 8002990:	f000 f822 	bl	80029d8 <_init>
 8002994:	2600      	movs	r6, #0
 8002996:	4d0a      	ldr	r5, [pc, #40]	; (80029c0 <__libc_init_array+0x40>)
 8002998:	4c0a      	ldr	r4, [pc, #40]	; (80029c4 <__libc_init_array+0x44>)
 800299a:	1b64      	subs	r4, r4, r5
 800299c:	10a4      	asrs	r4, r4, #2
 800299e:	42a6      	cmp	r6, r4
 80029a0:	d105      	bne.n	80029ae <__libc_init_array+0x2e>
 80029a2:	bd70      	pop	{r4, r5, r6, pc}
 80029a4:	f855 3b04 	ldr.w	r3, [r5], #4
 80029a8:	4798      	blx	r3
 80029aa:	3601      	adds	r6, #1
 80029ac:	e7ee      	b.n	800298c <__libc_init_array+0xc>
 80029ae:	f855 3b04 	ldr.w	r3, [r5], #4
 80029b2:	4798      	blx	r3
 80029b4:	3601      	adds	r6, #1
 80029b6:	e7f2      	b.n	800299e <__libc_init_array+0x1e>
 80029b8:	08002a2c 	.word	0x08002a2c
 80029bc:	08002a2c 	.word	0x08002a2c
 80029c0:	08002a2c 	.word	0x08002a2c
 80029c4:	08002a30 	.word	0x08002a30

080029c8 <memset>:
 80029c8:	4603      	mov	r3, r0
 80029ca:	4402      	add	r2, r0
 80029cc:	4293      	cmp	r3, r2
 80029ce:	d100      	bne.n	80029d2 <memset+0xa>
 80029d0:	4770      	bx	lr
 80029d2:	f803 1b01 	strb.w	r1, [r3], #1
 80029d6:	e7f9      	b.n	80029cc <memset+0x4>

080029d8 <_init>:
 80029d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80029da:	bf00      	nop
 80029dc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80029de:	bc08      	pop	{r3}
 80029e0:	469e      	mov	lr, r3
 80029e2:	4770      	bx	lr

080029e4 <_fini>:
 80029e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80029e6:	bf00      	nop
 80029e8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80029ea:	bc08      	pop	{r3}
 80029ec:	469e      	mov	lr, r3
 80029ee:	4770      	bx	lr
