
---------- Begin Simulation Statistics ----------
final_tick                                 8153049000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 112367                       # Simulator instruction rate (inst/s)
host_mem_usage                                8824096                       # Number of bytes of host memory used
host_op_rate                                   210206                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    97.89                       # Real time elapsed on the host
host_tick_rate                               72555142                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    11000001                       # Number of instructions simulated
sim_ops                                      20577856                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.007103                       # Number of seconds simulated
sim_ticks                                  7102686000                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                    26                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        33763                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         69423                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.cc_regfile_reads          13194791                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          8366753                       # number of cc regfile writes
system.switch_cpus.committedInsts            10000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps              18817440                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.420537                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.420537                       # CPI: Total CPI of All Threads
system.switch_cpus.fp_regfile_reads            246774                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes           133245                       # number of floating regfile writes
system.switch_cpus.idleCycles                  510365                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts       478877                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          2759002                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.909989                       # Inst execution rate
system.switch_cpus.iew.exec_refs              5542151                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            1617481                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles         2078664                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       4652542                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts         2550                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts        33733                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      1938005                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     32209166                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       3924670                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       837735                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      27132111                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents          10061                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents        258546                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles         379054                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles        272386                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.memOrderViolationEvents          636                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect       307291                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect       171586                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          31554674                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              26667754                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.608952                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          19215277                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.877301                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               26863045                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         40079193                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        22280400                       # number of integer regfile writes
system.switch_cpus.ipc                       0.703959                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.703959                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass       528127      1.89%      1.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      21270385     76.05%     77.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult        70005      0.25%     78.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv        169800      0.61%     78.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd        13646      0.05%     78.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     78.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt         1174      0.00%     78.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            2      0.00%     78.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     78.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     78.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     78.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     78.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd         5347      0.02%     78.87% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     78.87% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu        37613      0.13%     79.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp           66      0.00%     79.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt        14517      0.05%     79.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc        20691      0.07%     79.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     79.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     79.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift         3762      0.01%     79.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     79.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     79.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            9      0.00%     79.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt          500      0.00%     79.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            1      0.00%     79.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     79.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult          190      0.00%     79.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            1      0.00%     79.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     79.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     79.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     79.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     79.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     79.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     79.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     79.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     79.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     79.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     79.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     79.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     79.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     79.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     79.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      4078081     14.58%     93.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      1619073      5.79%     99.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead        55769      0.20%     99.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite        81088      0.29%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       27969847                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses          249774                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads       493103                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses       216398                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes       415244                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt              431307                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.015420                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          373898     86.69%     86.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     86.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     86.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     86.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     86.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     86.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     86.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     86.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     86.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     86.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     86.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              3      0.00%     86.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     86.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu            571      0.13%     86.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     86.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt            237      0.05%     86.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc           371      0.09%     86.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     86.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     86.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift          107      0.02%     86.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     86.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     86.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     86.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     86.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     86.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     86.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     86.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     86.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     86.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     86.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     86.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     86.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     86.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     86.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     86.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     86.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     86.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     86.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     86.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     86.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     86.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     86.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     86.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     86.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     86.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     86.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          33869      7.85%     94.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         13256      3.07%     97.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead         3789      0.88%     98.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite         5206      1.21%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       27623253                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     69675347                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     26451356                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     45186216                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           32203194                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          27969847                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded         5972                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined     13391703                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued       102443                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved         5267                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined     18575668                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     13695007                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     2.042339                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.443754                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0      6591209     48.13%     48.13% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      1017886      7.43%     55.56% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      1028209      7.51%     63.07% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      1103300      8.06%     71.13% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      1103867      8.06%     79.19% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      1066702      7.79%     86.97% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       932228      6.81%     93.78% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       569551      4.16%     97.94% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       282055      2.06%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     13695007                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.968963                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.memDep0.conflictingLoads        61967                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores        53282                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      4652542                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      1938005                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        11647101                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes            639                       # number of misc regfile writes
system.switch_cpus.numCycles                 14205372                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.timesIdled                   19033                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests         1158                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            7                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       124900                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1970                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       250596                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1977                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                       0                       # Number of BP lookups
system.cpu.branchPred.condPredicted                 0                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect                 0                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                    0                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct                   nan                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups               0                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                  0                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses                0                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.switch_cpus.data      4680115                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          4680115                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.switch_cpus.data      4680281                       # number of overall hits
system.cpu.dcache.overall_hits::total         4680281                       # number of overall hits
system.cpu.dcache.demand_misses::.switch_cpus.data       120701                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         120701                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.switch_cpus.data       120727                       # number of overall misses
system.cpu.dcache.overall_misses::total        120727                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data   7033063000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   7033063000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data   7033063000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   7033063000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.switch_cpus.data      4800816                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      4800816                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      4801008                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      4801008                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.025142                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.025142                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.025146                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.025146                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 58268.473335                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 58268.473335                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 58255.924524                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 58255.924524                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       200965                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         1308                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              3559                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              15                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    56.466704                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    87.200000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        22840                       # number of writebacks
system.cpu.dcache.writebacks::total             22840                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data        75768                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        75768                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data        75768                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        75768                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data        44933                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        44933                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data        44940                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        44940                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data   2579211000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   2579211000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data   2579581500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   2579581500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.009359                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.009359                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.009361                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.009361                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 57401.264104                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 57401.264104                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 57400.567423                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 57400.567423                       # average overall mshr miss latency
system.cpu.dcache.replacements                  44634                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      3472531                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         3472531                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       104862                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        104862                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data   5903152000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   5903152000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      3577393                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      3577393                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.029312                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.029312                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 56294.482272                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 56294.482272                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data        75745                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        75745                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data        29117                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        29117                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data   1466022500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1466022500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.008139                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.008139                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 50349.366350                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 50349.366350                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      1207584                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1207584                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        15839                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        15839                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   1129911000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1129911000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      1223423                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1223423                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.012946                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.012946                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 71337.268767                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 71337.268767                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data           23                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           23                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        15816                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        15816                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   1113188500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1113188500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.012928                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.012928                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 70383.693728                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 70383.693728                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.switch_cpus.data          166                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           166                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.switch_cpus.data           26                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           26                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus.data          192                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total          192                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus.data     0.135417                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.135417                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus.data            7                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            7                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus.data       370500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       370500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus.data     0.036458                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.036458                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus.data 52928.571429                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 52928.571429                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   8153049000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             4927478                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             45658                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            107.921460                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data    15.671927                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data  1008.328073                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.015305                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.984695                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           70                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          458                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          467                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           29                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           9646650                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          9646650                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   8153049000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   8153049000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   8153049000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   8153049000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.switch_cpus.inst      2925868                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2925868                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.switch_cpus.inst      2925868                       # number of overall hits
system.cpu.icache.overall_hits::total         2925868                       # number of overall hits
system.cpu.icache.demand_misses::.switch_cpus.inst        95212                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          95212                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.switch_cpus.inst        95212                       # number of overall misses
system.cpu.icache.overall_misses::total         95212                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst   1801160498                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   1801160498                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst   1801160498                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   1801160498                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.switch_cpus.inst      3021080                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      3021080                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      3021080                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      3021080                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.031516                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.031516                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.031516                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.031516                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 18917.368588                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 18917.368588                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 18917.368588                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 18917.368588                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         2496                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets          546                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                45                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               2                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    55.466667                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          273                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        80188                       # number of writebacks
system.cpu.icache.writebacks::total             80188                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst        14378                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        14378                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst        14378                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        14378                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst        80834                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        80834                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst        80834                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        80834                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst   1455657999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   1455657999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst   1455657999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   1455657999                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.026757                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.026757                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.026757                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.026757                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 18007.991674                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 18007.991674                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 18007.991674                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 18007.991674                       # average overall mshr miss latency
system.cpu.icache.replacements                  80188                       # number of replacements
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      2925868                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2925868                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.switch_cpus.inst        95212                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         95212                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst   1801160498                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   1801160498                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      3021080                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      3021080                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.031516                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.031516                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 18917.368588                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 18917.368588                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst        14378                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        14378                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst        80834                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        80834                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst   1455657999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   1455657999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.026757                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.026757                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 18007.991674                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 18007.991674                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   8153049000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           964.646833                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             4341475                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             81504                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             53.267018                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   123.368223                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst   841.278610                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.120477                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.821561                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.942038                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024         1008                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           79                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          250                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          270                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          409                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.984375                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           6122994                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          6122994                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   8153049000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   8153049000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   8153049000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   8153049000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF   7102686000                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed
system.cpu.thread_0.numOps                          0                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.switch_cpus.inst        73740                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        15608                       # number of demand (read+write) hits
system.l2.demand_hits::total                    89348                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst        73740                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        15608                       # number of overall hits
system.l2.overall_hits::total                   89348                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst         6641                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data        29026                       # number of demand (read+write) misses
system.l2.demand_misses::total                  35667                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst         6641                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data        29026                       # number of overall misses
system.l2.overall_misses::total                 35667                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst    556072000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data   2342476500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       2898548500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst    556072000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data   2342476500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      2898548500                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst        80381                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data        44634                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               125015                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst        80381                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data        44634                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              125015                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.082619                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.650311                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.285302                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.082619                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.650311                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.285302                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 83733.172715                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 80702.697581                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 81266.955449                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 83733.172715                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 80702.697581                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 81266.955449                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               11678                       # number of writebacks
system.l2.writebacks::total                     11678                       # number of writebacks
system.l2.demand_mshr_hits::.switch_cpus.inst            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus.data            3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   4                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.switch_cpus.inst            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus.data            3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  4                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.switch_cpus.inst         6640                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data        29023                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             35663                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst         6640                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data        29023                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            35663                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst    489624000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data   2052101500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   2541725500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst    489624000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data   2052101500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   2541725500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.082607                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.650244                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.285270                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.082607                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.650244                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.285270                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 73738.554217                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 70706.043483                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 71270.658666                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 73738.554217                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 70706.043483                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 71270.658666                       # average overall mshr miss latency
system.l2.replacements                          35562                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        22840                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            22840                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        22840                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        22840                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        79944                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            79944                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        79944                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        79944                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           48                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            48                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus.data          284                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  284                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.switch_cpus.data           22                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 22                       # number of UpgradeReq misses
system.l2.UpgradeReq_accesses::.switch_cpus.data          306                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              306                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.switch_cpus.data     0.071895                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.071895                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses::.switch_cpus.data           22                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            22                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus.data       435000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       435000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus.data     0.071895                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.071895                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus.data 19772.727273                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19772.727273                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus.data         1936                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1936                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data        13574                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               13574                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   1064810500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1064810500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        15510                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             15510                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.875177                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.875177                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 78444.857816                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 78444.857816                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.switch_cpus.data            3                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total                3                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        13571                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          13571                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data    928955500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    928955500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.874984                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.874984                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 68451.514258                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 68451.514258                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst        73740                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              73740                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst         6641                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             6641                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst    556072000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    556072000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst        80381                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          80381                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.082619                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.082619                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 83733.172715                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 83733.172715                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.switch_cpus.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst         6640                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         6640                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst    489624000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    489624000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.082607                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.082607                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 73738.554217                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 73738.554217                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        13672                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             13672                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data        15452                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           15452                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data   1277666000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   1277666000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data        29124                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         29124                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.530559                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.530559                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 82686.124773                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 82686.124773                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data        15452                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        15452                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data   1123146000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   1123146000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.530559                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.530559                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 72686.124773                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 72686.124773                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   8153049000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8107.295682                       # Cycle average of tags in use
system.l2.tags.total_refs                      264050                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     43754                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      6.034877                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     287.164680                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        48.957688                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       511.831316                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst  1638.291227                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  5621.050770                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.035054                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.005976                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.062479                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.199987                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.686163                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.989660                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           34                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          214                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1929                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         6015                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   2035497                       # Number of tag accesses
system.l2.tags.data_accesses                  2035497                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   8153049000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     11678.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples      6640.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples     29017.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000786462500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          689                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          689                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               83200                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              10965                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       35663                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      11678                       # Number of write requests accepted
system.mem_ctrls.readBursts                     35663                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    11678                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      6                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.13                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.51                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 35663                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                11678                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   26069                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    6620                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    2474                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     474                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      15                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    280                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    297                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    608                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    689                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    702                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    696                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    700                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    702                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    699                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    700                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    701                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    708                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    704                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    703                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    701                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    691                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    691                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    690                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples          689                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      51.714078                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     38.377543                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     54.193461                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31            318     46.15%     46.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63           196     28.45%     74.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95            98     14.22%     88.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127           34      4.93%     93.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159           20      2.90%     96.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191           11      1.60%     98.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223            3      0.44%     98.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255            1      0.15%     98.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287            3      0.44%     99.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351            1      0.15%     99.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-383            1      0.15%     99.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-447            2      0.29%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-735            1      0.15%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           689                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          689                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.905660                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.871615                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.085628                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              393     57.04%     57.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                9      1.31%     58.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              251     36.43%     94.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               33      4.79%     99.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      0.15%     99.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.29%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           689                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     384                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 2282432                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               747392                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    321.35                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    105.23                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                    7101615500                       # Total gap between requests
system.mem_ctrls.avgGap                     150009.83                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.switch_cpus.inst       424960                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus.data      1857088                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks       745472                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.switch_cpus.inst 59830886.512510895729                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus.data 261462776.194808542728                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 104956350.315922737122                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.switch_cpus.inst         6640                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus.data        29023                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        11678                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.inst    216232250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.data    859303000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 166994094000                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.inst     32565.10                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.data     29607.66                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  14299888.17                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.switch_cpus.inst       424960                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus.data      1857472                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       2282432                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus.inst       424960                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       424960                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks       747392                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total       747392                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.inst         6640                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.data        29023                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          35663                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        11678                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         11678                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.switch_cpus.inst     59830887                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus.data    261516840                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        321347727                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus.inst     59830887                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total     59830887                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    105226671                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       105226671                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    105226671                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.inst     59830887                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.data    261516840                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       426574397                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                35657                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               11648                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         2222                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         2177                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         2144                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         2238                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         2300                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         2314                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         2370                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         2093                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         2070                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         2232                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         2365                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         2574                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         2273                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         2039                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         2110                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         2136                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0          671                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1          627                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2          682                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3          547                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4          591                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5          617                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6          747                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7          670                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8          747                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9          730                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         1051                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         1068                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12          789                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13          736                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14          662                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15          713                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               406966500                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             178285000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         1075535250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                11413.37                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           30163.37                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               27718                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits               8388                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            77.74                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           72.01                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        11197                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   270.369563                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   164.340900                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   295.004679                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         4426     39.53%     39.53% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         2941     26.27%     65.79% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         1092      9.75%     75.55% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          649      5.80%     81.34% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          445      3.97%     85.32% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          333      2.97%     88.29% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          278      2.48%     90.77% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          173      1.55%     92.32% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          860      7.68%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        11197                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               2282048                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten             745472                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              321.293663                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              104.956350                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    3.33                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                2.51                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.82                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               76.33                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   8153049000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy        38434620                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        20424690                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      127506120                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy      26893440                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 560551680.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   2275670850                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy    811055520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy    3860536920                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   543.531971                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   2086662000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF    237120000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   4778904000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy        41526240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        22067925                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      127084860                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy      33909120                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 560551680.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   2101157370                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy    957584640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy    3843881835                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   541.187071                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   2467426250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF    237120000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   4398139750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   8153049000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              22092                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        11678                       # Transaction distribution
system.membus.trans_dist::CleanEvict            22060                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               22                       # Transaction distribution
system.membus.trans_dist::ReadExReq             13571                       # Transaction distribution
system.membus.trans_dist::ReadExResp            13571                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         22092                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       105086                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total       105086                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 105086                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      3029824                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total      3029824                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 3029824                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             35685                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   35685    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               35685                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   8153049000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy           124022500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy          189359000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.7                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups         4627888                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted      3326768                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect       397700                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups      2743516                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits         1993296                       # Number of BTB hits
system.switch_cpus.branchPred.BTBHitPct     72.654798                       # BTB Hit Percentage
system.switch_cpus.branchPred.RASUsed          375962                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASIncorrect         1714                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.indirectLookups       362041                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectHits       143925                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectMisses       218116                       # Number of indirect misses.
system.switch_cpus.branchPred.indirectMispredicted        14405                       # Number of mispredicted indirect branches.
system.switch_cpus.commit.commitSquashedInsts     13383116                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls          705                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts       378074                       # The number of times a branch was mispredicted
system.switch_cpus.commit.numCommittedDist::samples     11802312                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::mean     1.594386                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::stdev     2.441301                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::0      6558946     55.57%     55.57% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::1      1476408     12.51%     68.08% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::2       605370      5.13%     73.21% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::3      1192768     10.11%     83.32% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::4       450956      3.82%     87.14% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::5       331300      2.81%     89.95% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::6       142747      1.21%     91.16% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::7       115354      0.98%     92.13% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::8       928463      7.87%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::total     11802312                       # Number of insts commited each cycle
system.switch_cpus.commit.instsCommitted     10000000                       # Number of instructions committed
system.switch_cpus.commit.opsCommitted       18817440                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.memRefs             3839936                       # Number of memory references committed
system.switch_cpus.commit.loads               2617382                       # Number of loads committed
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.membars                  40                       # Number of memory barriers committed
system.switch_cpus.commit.branches            2121361                       # Number of branches committed
system.switch_cpus.commit.vector                    0                       # Number of committed Vector instructions.
system.switch_cpus.commit.floating             157518                       # Number of committed floating point instructions.
system.switch_cpus.commit.integer            18478804                       # Number of committed integer instructions.
system.switch_cpus.commit.functionCalls        178662                       # Number of function calls committed.
system.switch_cpus.commit.committedInstType_0::No_OpClass       274282      1.46%      1.46% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntAlu     14447720     76.78%     78.24% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntMult        62597      0.33%     78.57% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntDiv       133224      0.71%     79.28% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatAdd         6902      0.04%     79.31% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCmp            0      0.00%     79.31% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCvt         1136      0.01%     79.32% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMult            0      0.00%     79.32% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMultAcc            0      0.00%     79.32% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatDiv            0      0.00%     79.32% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMisc            0      0.00%     79.32% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatSqrt            0      0.00%     79.32% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAdd         4026      0.02%     79.34% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAddAcc            0      0.00%     79.34% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAlu        21148      0.11%     79.45% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCmp           60      0.00%     79.45% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCvt        10190      0.05%     79.51% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMisc        14930      0.08%     79.59% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMult            0      0.00%     79.59% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMultAcc            0      0.00%     79.59% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShift         1042      0.01%     79.59% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShiftAcc            0      0.00%     79.59% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdDiv            0      0.00%     79.59% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSqrt            0      0.00%     79.59% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAdd            5      0.00%     79.59% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAlu            0      0.00%     79.59% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCmp            0      0.00%     79.59% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCvt          178      0.00%     79.59% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatDiv            1      0.00%     79.59% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMisc            0      0.00%     79.59% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMult           62      0.00%     79.59% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.59% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatSqrt            1      0.00%     79.59% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.59% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.59% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.59% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.59% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.59% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAes            0      0.00%     79.59% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAesMix            0      0.00%     79.59% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.59% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.59% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.59% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.59% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.59% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.59% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.59% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemRead      2584754     13.74%     93.33% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemWrite      1160959      6.17%     99.50% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemRead        32628      0.17%     99.67% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemWrite        61595      0.33%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::total     18817440                       # Class of committed instruction
system.switch_cpus.commit.commitEligibleSamples       928463                       # number cycles where commit BW limit reached
system.switch_cpus.decode.idleCycles          4130430                       # Number of cycles decode is idle
system.switch_cpus.decode.blockedCycles       3663436                       # Number of cycles decode is blocked
system.switch_cpus.decode.runCycles           5052321                       # Number of cycles decode is running
system.switch_cpus.decode.unblockCycles        469764                       # Number of cycles decode is unblocking
system.switch_cpus.decode.squashCycles         379054                       # Number of cycles decode is squashing
system.switch_cpus.decode.branchResolved      1849274                       # Number of times decode resolved a  branch
system.switch_cpus.decode.branchMispred         27428                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.decodedInsts       36688633                       # Number of instructions handled by decode
system.switch_cpus.decode.squashedInsts        125010                       # Number of squashed instructions handled by decode
system.switch_cpus.dtb.rdAccesses             3920562                       # TLB accesses on read requests
system.switch_cpus.dtb.wrAccesses             1618417                       # TLB accesses on write requests
system.switch_cpus.dtb.rdMisses                  6560                       # TLB misses on read requests
system.switch_cpus.dtb.wrMisses                  1444                       # TLB misses on write requests
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   8153049000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.fetch.icacheStallCycles      4670135                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.insts               20207251                       # Number of instructions fetch has processed
system.switch_cpus.fetch.branches             4627888                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches      2513183                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.cycles               8559466                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.squashCycles          811550                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.miscStallCycles         7009                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus.fetch.pendingTrapStallCycles        52241                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.pendingQuiesceStallCycles           26                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus.fetch.icacheWaitRetryStallCycles          355                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.cacheLines           3021081                       # Number of cache lines fetched
system.switch_cpus.fetch.icacheSquashes        135924                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.nisnDist::samples     13695007                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::mean      2.879391                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::stdev     3.498914                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::0          7382940     53.91%     53.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::1           419840      3.07%     56.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::2           312194      2.28%     59.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::3           327195      2.39%     61.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::4           508337      3.71%     65.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::5           464635      3.39%     68.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::6           374588      2.74%     71.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::7           438803      3.20%     74.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::8          3466475     25.31%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::total     13695007                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.325784                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                1.422508                       # Number of inst fetches per cycle
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.wrAccesses             3030764                       # TLB accesses on write requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrMisses                 38278                       # TLB misses on write requests
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   8153049000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.lsq0.forwLoads              338055                       # Number of loads that had data forwarded from stores
system.switch_cpus.lsq0.squashedLoads         2035150                       # Number of loads squashed
system.switch_cpus.lsq0.ignoredResponses         4486                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.lsq0.memOrderViolation          636                       # Number of memory ordering violations
system.switch_cpus.lsq0.squashedStores         715449                       # Number of stores squashed
system.switch_cpus.lsq0.rescheduledLoads          178                       # Number of loads that were rescheduled
system.switch_cpus.lsq0.blockedByCache           2848                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF   8153049000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.rename.squashCycles         379054                       # Number of cycles rename is squashing
system.switch_cpus.rename.idleCycles          4453440                       # Number of cycles rename is idle
system.switch_cpus.rename.blockCycles         2725738                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles        12784                       # count of cycles rename stalledfor serializing inst
system.switch_cpus.rename.runCycles           5155088                       # Number of cycles rename is running
system.switch_cpus.rename.unblockCycles        968881                       # Number of cycles rename is unblocking
system.switch_cpus.rename.renamedInsts       35076873                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents         16817                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents         313072                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents          44027                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents         562940                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.fullRegistersEvents           55                       # Number of times there has been no free registers
system.switch_cpus.rename.renamedOperands     40865841                       # Number of destination operands rename has renamed
system.switch_cpus.rename.lookups            90073563                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.intLookups         55458145                       # Number of integer rename lookups
system.switch_cpus.rename.fpLookups            386084                       # Number of floating rename lookups
system.switch_cpus.rename.committedMaps      22061476                       # Number of HB maps that are committed
system.switch_cpus.rename.undoneMaps         18804330                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializing             703                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializing          695                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts           1280803                       # count of insts added to the skid buffer
system.switch_cpus.rob.reads                 43068451                       # The number of ROB reads
system.switch_cpus.rob.writes                66303201                       # The number of ROB writes
system.switch_cpus.thread_0.numInsts         10000000                       # Number of Instructions committed
system.switch_cpus.thread_0.numOps           18817440                       # Number of Ops committed
system.switch_cpus.thread_0.numMemRefs              0                       # Number of Memory References
system.tol2bus.trans_dist::ReadResp            109958                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        34518                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        80188                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           45678                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             306                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            306                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            15510                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           15510                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         80834                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        29124                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       241403                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       134514                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                375917                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port     10276416                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      4318336                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               14594752                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           36015                       # Total snoops (count)
system.tol2bus.snoopTraffic                    776384                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           161336                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.019878                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.139891                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 158136     98.02%     98.02% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   3193      1.98%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      7      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             161336                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   8153049000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          228326499                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         121285431                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          67118471                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.9                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
