// Seed: 1574662784
module module_0 (
    input id_0,
    output logic id_1,
    input id_2,
    output logic id_3
);
  logic id_4;
  type_12(
      1, id_5 - 1, 1 == id_1
  );
  assign id_5 = 1;
  logic id_6 = 1 ^ 1'b0;
  logic id_7;
  assign id_3 = id_5;
  type_15(
      1, ~1, id_1, 1
  );
  assign id_5 = 1'b0;
  logic id_8;
endmodule
