{"item": {"ait:process-info": {"ait:status": {"@state": "update", "@type": "core", "@stage": "S300"}, "ait:date-delivered": {"@day": "22", "@year": "2019", "@timestamp": "2019-11-22T12:58:11.000011-05:00", "@month": "11"}, "ait:date-sort": {"@day": "01", "@year": "2003", "@month": "12"}}, "bibrecord": {"head": {"author-group": {"affiliation": {"city-group": "3810-193 Aveiro", "country": "Portugal", "@afid": "60079336", "@country": "prt", "organization": [{"$": "University of Aveiro"}, {"$": "Department of Electronics"}, {"$": "IEETA"}], "affiliation-id": [{"@afid": "60079336", "@dptid": "106542866"}, {"@afid": "60024825"}], "@dptid": "106542866"}, "author": [{"ce:given-name": "Valery", "preferred-name": {"ce:given-name": "Valery", "ce:initials": "V.", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, "@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "@auid": "7003643784", "ce:indexed-name": "Sklyarov V."}, {"ce:given-name": "Iouliia", "preferred-name": {"ce:given-name": "Iouliia", "ce:initials": "I.", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, "@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "@auid": "6602800488", "ce:indexed-name": "Skliarova I."}]}, "citation-title": "Design of Digital Circuits on the Basis of Hardware Templates", "abstracts": "This paper presents a technique for the design of digital systems on the basis of reusable hardware templates (HT), which are circuits with modifiable functionality that might be customized to satisfy requirements of target applications, such as a highly optimized implementation of the selected problem-specific operations. It demonstrates how HTs can be modeled in software with the aid of suggested C++ classes and implemented in hardware (in FPGA in particular). It is shown that the desired functionality of HT-based digital systems might be provided through some changes to the behavior of reprogrammable finite state machines (RFSM) that are considered to be primary customizable blocks. The paper describes a parameterizable VHDL code of RFSM and demonstrates how the respective circuit can be implemented in FPGA.", "correspondence": {"affiliation": {"city-group": "3810-193 Aveiro", "country": "Portugal", "@country": "prt", "organization": [{"$": "University of Aveiro"}, {"$": "Department of Electronics"}, {"$": "IEETA"}]}, "person": {"ce:initials": "V.", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}}, "citation-info": {"author-keywords": {"author-keyword": [{"$": "FPGA", "@xml:lang": "eng"}, {"$": "Hardware template", "@xml:lang": "eng"}, {"$": "Reprogrammable FSM", "@xml:lang": "eng"}, {"$": "Reusable architectures", "@xml:lang": "eng"}]}, "citation-type": {"@code": "cp"}, "citation-language": {"@language": "English", "@xml:lang": "eng"}, "abstract-language": {"@language": "English", "@xml:lang": "eng"}}, "source": {"sourcetitle-abbrev": "Proc. Int. Conf. Embedded Syst. Appl.", "@country": "usa", "issuetitle": "Proceedings of the International Conference on Embedded Systems and Applications, ESA 03", "volisspag": {"pagerange": {"@first": "56", "@last": "62"}}, "@type": "p", "publicationyear": {"@first": "2003"}, "isbn": "1932415157", "additional-srcinfo": {"conferenceinfo": {"confpublication": {"confeditors": {"editors": {"editor": [{"ce:initials": "H.R.", "ce:surname": "Arabnia", "ce:indexed-name": "Arabnia H.R."}, {"ce:initials": "L.T.", "ce:surname": "Yang", "ce:indexed-name": "Yang L.T."}], "@complete": "y"}}, "procpagecount": "316"}, "confevent": {"confname": "Proceedings of the International Conference on Embedded Systems and Applications, ESA'03", "confsponsors": {"confsponsor": [{"$": "CSREA"}, {"$": "ITI"}, {"$": "KSII"}, {"$": "WAS"}], "@complete": "y"}, "conflocation": {"city-group": "Las Vegas, NV", "@country": "usa"}, "confcode": "62526", "confdate": {"enddate": {"@day": "26", "@year": "2003", "@month": "06"}, "startdate": {"@day": "23", "@year": "2003", "@month": "06"}}}}}, "sourcetitle": "Proceedings of the International Conference on Embedded Systems and Applications", "editors": {"editor": [{"ce:initials": "H.R.", "ce:surname": "Arabnia", "ce:indexed-name": "Arabnia H.R."}, {"ce:initials": "L.T.", "ce:surname": "Yang", "ce:indexed-name": "Yang L.T."}], "@complete": "y"}, "@srcid": "32213", "publicationdate": {"year": "2003", "date-text": {"@xfab-added": "true", "$": "2003"}}}, "enhancement": {"classificationgroup": {"classifications": [{"@type": "CPXCLASS", "classification": [{"$": "721.2"}, {"$": "721.3"}, {"$": "722"}, {"$": "722.1"}, {"$": "723.1.1"}, {"$": "921.5"}]}, {"@type": "ASJC", "classification": "2200"}, {"@type": "SUBJABBR", "classification": "ENGI"}]}}}, "item-info": {"copyright": {"$": "Copyright 2008 Elsevier B.V., All rights reserved.", "@type": "Elsevier"}, "dbcollection": [{"$": "CPX"}, {"$": "SCOPUS"}, {"$": "Scopusbase"}], "history": {"date-created": {"@day": "29", "@year": "2004", "@month": "03"}}, "itemidlist": {"itemid": [{"$": "38359624", "@idtype": "PUI"}, {"$": "2004148094599", "@idtype": "CPX"}, {"$": "1642294944", "@idtype": "SCP"}, {"$": "1642294944", "@idtype": "SGR"}]}}, "tail": {"bibliography": {"@refcount": "6", "reference": [{"ref-fulltext": "V.Sklyarov, Reconfigurable models of finite state machines and their implementation in FPGAs. Journal of Systems Architecture, 2002, 47, pp. 1043-1064.", "@id": "88272868", "ref-info": {"ref-publicationyear": {"@first": "2002"}, "ref-title": {"ref-titletext": "Reconfigurable models of finite state machines and their implementation in FPGAs"}, "refd-itemidlist": {"itemid": {"$": "0036684805", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "47"}, "pagerange": {"@first": "1043", "@last": "1064"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}]}, "ref-sourcetitle": "Journal of Systems Architecture"}}, {"ref-fulltext": "V.Sklyarov, I.Skliarova. Architecture of a Reconfigurable Processor for Implementing Search Algorithms over Discrete Matrices. Proceedings of ERSA'2003, Las Vegas, 23-26 June, 2003.", "@id": "88272869", "ref-info": {"ref-publicationyear": {"@first": "2003"}, "ref-title": {"ref-titletext": "Architecture of a Reconfigurable Processor for Implementing Search Algorithms over Discrete Matrices"}, "refd-itemidlist": {"itemid": {"$": "1642322114", "@idtype": "SGR"}}, "ref-text": "Las Vegas, 23-26 June", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}]}, "ref-sourcetitle": "Proceedings of ERSA'2003"}}, {"ref-fulltext": "V.Sklyarov, Synthesis and Implementation of RAM-based Finite State Machines in FPGAs. Proceedings of FPL'2000, Villach, Austria, August, 2000, pp. 718-728.", "@id": "88272870", "ref-info": {"ref-publicationyear": {"@first": "2000"}, "ref-title": {"ref-titletext": "Synthesis and Implementation of RAM-based Finite State Machines in FPGAs"}, "refd-itemidlist": {"itemid": {"$": "84867199814", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "718", "@last": "728"}}, "ref-text": "Villach, Austria, August", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}]}, "ref-sourcetitle": "Proceedings of FPL'2000"}}, {"ref-fulltext": "ISE 5.2; Xilinx FPGAs. [Online] available: http://www.xilinx.com/.", "@id": "88272871", "ref-info": {"ref-website": {"ce:e-address": {"$": "http://www.xilinx.com/", "@type": "url"}}, "refd-itemidlist": {"itemid": {"$": "1642326875", "@idtype": "SGR"}}, "ref-text": "ISE 5.2; Xilinx FPGAs. [Online]"}}, {"ref-fulltext": "S. Baranov, \"Logic Synthesis for Control Automata\". Kluwer Academic Publishers, 1994.", "@id": "88272872", "ref-info": {"ref-publicationyear": {"@first": "1994"}, "refd-itemidlist": {"itemid": {"$": "0003753989", "@idtype": "SGR"}}, "ref-text": "Kluwer Academic Publishers", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "S.", "@_fa": "true", "ce:surname": "Baranov", "ce:indexed-name": "Baranov S."}]}, "ref-sourcetitle": "Logic Synthesis for Control Automata"}}, {"ref-fulltext": "Spartan IIE Development Platform, 2002. Available: www.trenz-electronic.de", "@id": "88272873", "ref-info": {"ref-publicationyear": {"@first": "2002"}, "ref-website": {"ce:e-address": {"$": "www.trenz-electronic.de", "@type": "url"}}, "refd-itemidlist": {"itemid": {"$": "1642370788", "@idtype": "SGR"}}, "ref-sourcetitle": "Spartan IIE Development Platform"}}]}}}}, "affiliation": {"affiliation-city": "Aveiro", "@id": "60079336", "affilname": "Instituto de Engenharia Electr\u00f3nica e Telem\u00e1tica de Aveiro", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60079336", "affiliation-country": "Portugal"}, "coredata": {"srctype": "p", "eid": "2-s2.0-1642294944", "dc:description": "This paper presents a technique for the design of digital systems on the basis of reusable hardware templates (HT), which are circuits with modifiable functionality that might be customized to satisfy requirements of target applications, such as a highly optimized implementation of the selected problem-specific operations. It demonstrates how HTs can be modeled in software with the aid of suggested C++ classes and implemented in hardware (in FPGA in particular). It is shown that the desired functionality of HT-based digital systems might be provided through some changes to the behavior of reprogrammable finite state machines (RFSM) that are considered to be primary customizable blocks. The paper describes a parameterizable VHDL code of RFSM and demonstrates how the respective circuit can be implemented in FPGA.", "prism:coverDate": "2003-12-01", "prism:aggregationType": "Conference Proceeding", "prism:url": "https://api.elsevier.com/content/abstract/scopus_id/1642294944", "subtypeDescription": "Conference Paper", "dc:creator": {"author": [{"ce:given-name": "Valery", "preferred-name": {"ce:given-name": "Valery", "ce:initials": "V.", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, "@seq": "1", "ce:initials": "V.", "@_fa": "true", "affiliation": {"@id": "60079336", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60079336"}, "ce:surname": "Sklyarov", "@auid": "7003643784", "author-url": "https://api.elsevier.com/content/author/author_id/7003643784", "ce:indexed-name": "Sklyarov V."}]}, "link": [{"@_fa": "true", "@rel": "self", "@href": "https://api.elsevier.com/content/abstract/scopus_id/1642294944"}, {"@_fa": "true", "@rel": "scopus", "@href": "https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b&scp=1642294944&origin=inward"}, {"@_fa": "true", "@rel": "scopus-citedby", "@href": "https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b&scp=1642294944&origin=inward"}], "prism:isbn": "1932415157", "prism:publicationName": "Proceedings of the International Conference on Embedded Systems and Applications", "source-id": "32213", "citedby-count": "10", "subtype": "cp", "prism:pageRange": "56-62", "dc:title": "Design of Digital Circuits on the Basis of Hardware Templates", "prism:endingPage": "62", "openaccess": null, "openaccessFlag": null, "prism:startingPage": "56", "dc:identifier": "SCOPUS_ID:1642294944"}, "idxterms": {"mainterm": [{"$": "Harware templates", "@weight": "a", "@candidate": "n"}, {"$": "Reprogrammable finite state machines (RFSM)", "@weight": "a", "@candidate": "n"}, {"$": "Reusable architectures", "@weight": "a", "@candidate": "n"}]}, "language": {"@xml:lang": "eng"}, "authkeywords": {"author-keyword": [{"@_fa": "true", "$": "FPGA"}, {"@_fa": "true", "$": "Hardware template"}, {"@_fa": "true", "$": "Reprogrammable FSM"}, {"@_fa": "true", "$": "Reusable architectures"}]}, "subject-areas": {"subject-area": [{"@_fa": "true", "$": "Engineering (all)", "@code": "2200", "@abbrev": "ENGI"}]}, "authors": {"author": [{"ce:given-name": "Valery", "preferred-name": {"ce:given-name": "Valery", "ce:initials": "V.", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, "@seq": "1", "ce:initials": "V.", "@_fa": "true", "affiliation": {"@id": "60079336", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60079336"}, "ce:surname": "Sklyarov", "@auid": "7003643784", "author-url": "https://api.elsevier.com/content/author/author_id/7003643784", "ce:indexed-name": "Sklyarov V."}, {"ce:given-name": "Iouliia", "preferred-name": {"ce:given-name": "Iouliia", "ce:initials": "I.", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, "@seq": "2", "ce:initials": "I.", "@_fa": "true", "affiliation": {"@id": "60079336", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60079336"}, "ce:surname": "Skliarova", "@auid": "6602800488", "author-url": "https://api.elsevier.com/content/author/author_id/6602800488", "ce:indexed-name": "Skliarova I."}]}}