/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [9:0] celloutsig_0_0z;
  wire [2:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  reg [10:0] celloutsig_0_17z;
  wire [9:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire [10:0] celloutsig_0_4z;
  wire [5:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [3:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire [19:0] celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [9:0] celloutsig_1_1z;
  wire [10:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [3:0] celloutsig_1_4z;
  wire [3:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [3:0] celloutsig_1_7z;
  wire [3:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_1z = ~((in_data[39] | in_data[29]) & (celloutsig_0_0z[6] | celloutsig_0_0z[4]));
  assign celloutsig_1_9z = ~((celloutsig_1_0z | celloutsig_1_3z) & (celloutsig_1_4z[2] | celloutsig_1_1z[7]));
  assign celloutsig_0_13z = celloutsig_0_12z | ~(celloutsig_0_8z);
  assign celloutsig_0_11z = ~(celloutsig_0_6z ^ celloutsig_0_5z[3]);
  assign celloutsig_0_15z = ~(celloutsig_0_0z[6] ^ celloutsig_0_3z);
  assign celloutsig_1_3z = ~(celloutsig_1_2z[4] ^ celloutsig_1_1z[8]);
  assign celloutsig_0_0z = in_data[13:4] + in_data[58:49];
  assign celloutsig_0_12z = { in_data[88:81], celloutsig_0_11z, celloutsig_0_7z } === { celloutsig_0_4z[5:4], celloutsig_0_1z, celloutsig_0_8z, celloutsig_0_9z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_9z, celloutsig_0_9z };
  assign celloutsig_1_6z = celloutsig_1_4z[2:0] > { celloutsig_1_4z[1:0], celloutsig_1_3z };
  assign celloutsig_1_16z = ! { celloutsig_1_15z, celloutsig_1_14z, celloutsig_1_7z, celloutsig_1_6z, celloutsig_1_1z };
  assign celloutsig_0_7z = ! { celloutsig_0_0z[8:0], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_5z };
  assign celloutsig_1_14z = celloutsig_1_7z[3] & ~(celloutsig_1_2z[9]);
  assign celloutsig_1_8z = celloutsig_1_2z[8:5] % { 1'h1, in_data[108:107], celloutsig_1_0z };
  assign celloutsig_0_5z = in_data[70:65] % { 1'h1, celloutsig_0_0z[5:3], celloutsig_0_3z, celloutsig_0_1z };
  assign celloutsig_0_10z = celloutsig_0_0z[9:7] % { 1'h1, celloutsig_0_4z[4], celloutsig_0_9z };
  assign celloutsig_1_7z = { in_data[152], celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_0z } % { 1'h1, celloutsig_1_1z[7:5] };
  assign celloutsig_0_16z = { in_data[70:69], celloutsig_0_9z, celloutsig_0_15z } != { in_data[26:24], celloutsig_0_14z };
  assign celloutsig_0_2z = celloutsig_0_0z[2:0] != { in_data[89:88], celloutsig_0_1z };
  assign celloutsig_1_11z = { celloutsig_1_4z[2:0], celloutsig_1_10z } != { celloutsig_1_10z[1:0], celloutsig_1_9z, celloutsig_1_7z };
  assign celloutsig_0_18z = - celloutsig_0_17z[9:0];
  assign celloutsig_1_19z = { celloutsig_1_10z[3:1], celloutsig_1_16z } !== { celloutsig_1_1z[7:5], celloutsig_1_6z };
  assign celloutsig_0_14z = { in_data[55:54], celloutsig_0_2z, celloutsig_0_11z, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_9z, celloutsig_0_1z, celloutsig_0_13z } !== { in_data[60:49], celloutsig_0_13z, celloutsig_0_5z };
  assign celloutsig_0_19z = in_data[87:67] !== in_data[39:19];
  assign celloutsig_1_12z = { in_data[162:149], celloutsig_1_6z, celloutsig_1_11z, celloutsig_1_7z, celloutsig_1_8z, celloutsig_1_0z } !== { celloutsig_1_7z, celloutsig_1_9z, celloutsig_1_6z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_8z };
  assign celloutsig_1_15z = & { celloutsig_1_11z, celloutsig_1_1z[7:5] };
  assign celloutsig_1_18z = & { celloutsig_1_17z[5], celloutsig_1_10z, celloutsig_1_6z };
  assign celloutsig_0_6z = & { celloutsig_0_4z[3:2], celloutsig_0_3z };
  assign celloutsig_0_9z = & { celloutsig_0_8z, celloutsig_0_5z, celloutsig_0_3z };
  assign celloutsig_1_0z = & in_data[120:113];
  assign celloutsig_0_3z = | in_data[65:58];
  assign celloutsig_0_8z = | { celloutsig_0_7z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_1z, in_data[65:58], celloutsig_0_0z };
  assign celloutsig_0_4z = in_data[61:51] << { celloutsig_0_2z, celloutsig_0_0z };
  assign celloutsig_1_17z = { celloutsig_1_1z[9:6], celloutsig_1_15z, celloutsig_1_3z, celloutsig_1_12z, celloutsig_1_11z, celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_14z, celloutsig_1_11z, celloutsig_1_5z, celloutsig_1_3z } >>> { celloutsig_1_2z[8:0], celloutsig_1_7z, celloutsig_1_14z, celloutsig_1_15z, celloutsig_1_11z, celloutsig_1_7z };
  assign celloutsig_1_1z = in_data[165:156] >>> in_data[186:177];
  assign celloutsig_1_2z = in_data[157:147] >>> in_data[109:99];
  assign celloutsig_1_5z = in_data[172:169] >>> celloutsig_1_2z[8:5];
  assign celloutsig_1_10z = { celloutsig_1_7z[2:1], celloutsig_1_6z, celloutsig_1_3z } >>> celloutsig_1_4z;
  assign celloutsig_1_4z = celloutsig_1_1z[3:0] - in_data[108:105];
  always_latch
    if (celloutsig_1_19z) celloutsig_0_17z = 11'h000;
    else if (clkin_data[0]) celloutsig_0_17z = { celloutsig_0_0z[9:7], celloutsig_0_8z, celloutsig_0_16z, celloutsig_0_11z, celloutsig_0_7z, celloutsig_0_10z, celloutsig_0_6z };
  assign { out_data[128], out_data[96], out_data[41:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_18z, celloutsig_0_19z };
endmodule
