-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2019.1
-- Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity conv_2 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    input_0_V_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    input_0_V_ce0 : OUT STD_LOGIC;
    input_0_V_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
    input_1_V_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    input_1_V_ce0 : OUT STD_LOGIC;
    input_1_V_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
    input_2_V_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    input_2_V_ce0 : OUT STD_LOGIC;
    input_2_V_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
    input_3_V_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    input_3_V_ce0 : OUT STD_LOGIC;
    input_3_V_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
    input_4_V_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    input_4_V_ce0 : OUT STD_LOGIC;
    input_4_V_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
    input_5_V_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    input_5_V_ce0 : OUT STD_LOGIC;
    input_5_V_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
    input_6_V_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    input_6_V_ce0 : OUT STD_LOGIC;
    input_6_V_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
    input_7_V_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    input_7_V_ce0 : OUT STD_LOGIC;
    input_7_V_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
    input_8_V_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    input_8_V_ce0 : OUT STD_LOGIC;
    input_8_V_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
    input_9_V_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    input_9_V_ce0 : OUT STD_LOGIC;
    input_9_V_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
    input_10_V_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    input_10_V_ce0 : OUT STD_LOGIC;
    input_10_V_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
    input_11_V_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    input_11_V_ce0 : OUT STD_LOGIC;
    input_11_V_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
    input_12_V_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    input_12_V_ce0 : OUT STD_LOGIC;
    input_12_V_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
    conv_out_V_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    conv_out_V_ce0 : OUT STD_LOGIC;
    conv_out_V_we0 : OUT STD_LOGIC;
    conv_out_V_d0 : OUT STD_LOGIC_VECTOR (13 downto 0) );
end;


architecture behav of conv_2 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (11 downto 0) := "000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (11 downto 0) := "000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (11 downto 0) := "000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (11 downto 0) := "000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (11 downto 0) := "000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (11 downto 0) := "000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (11 downto 0) := "000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (11 downto 0) := "000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (11 downto 0) := "000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (11 downto 0) := "001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (11 downto 0) := "010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (11 downto 0) := "100000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv14_0 : STD_LOGIC_VECTOR (13 downto 0) := "00000000000000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv7_B : STD_LOGIC_VECTOR (6 downto 0) := "0001011";
    constant ap_const_lv4_B : STD_LOGIC_VECTOR (3 downto 0) := "1011";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv5_10 : STD_LOGIC_VECTOR (4 downto 0) := "10000";
    constant ap_const_lv5_1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv3_6 : STD_LOGIC_VECTOR (2 downto 0) := "110";
    constant ap_const_lv3_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv32_15 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010101";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv18_3FFFF : STD_LOGIC_VECTOR (17 downto 0) := "111111111111111111";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_FFFFFFCB : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111111111111111001011";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv31_0 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000000";
    constant ap_const_lv4_4 : STD_LOGIC_VECTOR (3 downto 0) := "0100";
    constant ap_const_lv14_3FFF : STD_LOGIC_VECTOR (13 downto 0) := "11111111111111";
    constant ap_const_lv14_3FCB : STD_LOGIC_VECTOR (13 downto 0) := "11111111001011";
    constant ap_const_lv32_FFFFFFCA : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111111111111111001010";
    constant ap_const_lv32_36 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110110";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv11_3FF : STD_LOGIC_VECTOR (10 downto 0) := "01111111111";
    constant ap_const_lv11_3FE : STD_LOGIC_VECTOR (10 downto 0) := "01111111110";
    constant ap_const_lv11_6 : STD_LOGIC_VECTOR (10 downto 0) := "00000000110";
    constant ap_const_lv32_34 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110100";
    constant ap_const_lv11_7FF : STD_LOGIC_VECTOR (10 downto 0) := "11111111111";
    constant ap_const_lv52_0 : STD_LOGIC_VECTOR (51 downto 0) := "0000000000000000000000000000000000000000000000000000";
    constant ap_const_lv5_2 : STD_LOGIC_VECTOR (4 downto 0) := "00010";
    constant ap_const_boolean_1 : BOOLEAN := true;

    signal ap_CS_fsm : STD_LOGIC_VECTOR (11 downto 0) := "000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal conv_2_weights_V_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal conv_2_weights_V_ce0 : STD_LOGIC;
    signal conv_2_weights_V_q0 : STD_LOGIC_VECTOR (9 downto 0);
    signal conv_2_bias_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal conv_2_bias_V_ce0 : STD_LOGIC;
    signal conv_2_bias_V_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln8_fu_525_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal add_ln8_reg_1230 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal r_fu_537_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal r_reg_1238 : STD_LOGIC_VECTOR (3 downto 0);
    signal c_fu_549_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal c_reg_1246 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal zext_ln14_fu_573_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln14_reg_1251 : STD_LOGIC_VECTOR (11 downto 0);
    signal icmp_ln11_fu_543_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal f_fu_583_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal f_reg_1259 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal zext_ln26_fu_589_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln26_reg_1264 : STD_LOGIC_VECTOR (63 downto 0);
    signal icmp_ln14_fu_577_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln203_9_fu_593_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln203_9_reg_1269 : STD_LOGIC_VECTOR (10 downto 0);
    signal conv_out_V_addr_reg_1274 : STD_LOGIC_VECTOR (10 downto 0);
    signal wr_fu_621_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal wr_reg_1282 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal sext_ln1116_fu_649_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal sext_ln1116_reg_1287 : STD_LOGIC_VECTOR (5 downto 0);
    signal icmp_ln18_fu_615_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln1117_fu_683_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal sub_ln1117_reg_1292 : STD_LOGIC_VECTOR (7 downto 0);
    signal wc_fu_695_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal wc_reg_1305 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal sub_ln1116_1_fu_730_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal sub_ln1116_1_reg_1310 : STD_LOGIC_VECTOR (6 downto 0);
    signal icmp_ln21_fu_689_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln1117_fu_740_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln1117_reg_1315 : STD_LOGIC_VECTOR (3 downto 0);
    signal ch_fu_752_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal ch_reg_1323 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal icmp_ln24_fu_746_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal tmp_V_4_fu_889_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_V_4_reg_1403 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal icmp_ln885_fu_895_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln885_reg_1411 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_24_fu_901_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_24_reg_1415 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal tmp_V_5_fu_913_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_V_5_reg_1420 : STD_LOGIC_VECTOR (13 downto 0);
    signal sub_ln894_fu_946_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_ln894_reg_1426 : STD_LOGIC_VECTOR (31 downto 0);
    signal or_ln_fu_1056_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal or_ln_reg_1432 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln908_fu_1064_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln908_reg_1437 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln893_fu_1070_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln893_reg_1442 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal icmp_ln924_fu_1201_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln924_reg_1452 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln924_1_fu_1207_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln924_1_reg_1457 : STD_LOGIC_VECTOR (0 downto 0);
    signal r_0_reg_393 : STD_LOGIC_VECTOR (3 downto 0);
    signal phi_mul_reg_405 : STD_LOGIC_VECTOR (6 downto 0);
    signal c_0_reg_417 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln8_fu_531_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal f_0_reg_429 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_CS_fsm_state12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state12 : signal is "none";
    signal p_Val2_s_reg_440 : STD_LOGIC_VECTOR (13 downto 0);
    signal wr_0_reg_452 : STD_LOGIC_VECTOR (1 downto 0);
    signal w_sum_1_reg_463 : STD_LOGIC_VECTOR (13 downto 0);
    signal wc_0_reg_475 : STD_LOGIC_VECTOR (1 downto 0);
    signal p_Val2_19_reg_486 : STD_LOGIC_VECTOR (13 downto 0);
    signal ch_0_reg_498 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_phi_mux_storemerge_phi_fu_512_p4 : STD_LOGIC_VECTOR (13 downto 0);
    signal and_ln924_fu_1217_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln203_11_fu_606_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln1116_5_fu_784_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln1117_fu_794_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_520_p0 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln203_fu_555_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal add_ln203_fu_559_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_4_fu_565_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln203_10_fu_597_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln203_5_fu_601_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_5_fu_631_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal zext_ln1116_1_fu_639_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal zext_ln1116_fu_627_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal sub_ln1116_fu_643_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal zext_ln18_fu_611_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln26_fu_653_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_6_fu_659_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_10_fu_671_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal zext_ln1117_fu_667_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln1117_1_fu_679_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln1116_2_fu_701_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln1116_fu_705_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln1116_fu_710_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_shl_fu_714_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_15_fu_722_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal zext_ln26_1_fu_736_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal zext_ln1116_3_fu_758_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal add_ln1116_1_fu_766_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_26_cast_fu_771_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln1116_2_fu_779_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln1116_4_fu_762_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln1117_1_fu_789_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_2_fu_815_p15 : STD_LOGIC_VECTOR (13 downto 0);
    signal r_V_fu_1223_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal lhs_V_fu_853_p3 : STD_LOGIC_VECTOR (21 downto 0);
    signal sext_ln1118_1_fu_850_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal zext_ln728_fu_861_p1 : STD_LOGIC_VECTOR (28 downto 0);
    signal zext_ln703_fu_865_p1 : STD_LOGIC_VECTOR (28 downto 0);
    signal ret_V_fu_869_p2 : STD_LOGIC_VECTOR (28 downto 0);
    signal sext_ln1265_fu_885_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_V_fu_908_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal p_Result_s_fu_920_p4 : STD_LOGIC_VECTOR (13 downto 0);
    signal p_Result_25_fu_930_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal l_fu_938_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal lsb_index_fu_956_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_12_fu_962_p4 : STD_LOGIC_VECTOR (30 downto 0);
    signal trunc_ln897_fu_978_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal sub_ln897_fu_982_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal zext_ln897_fu_988_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal lshr_ln897_fu_992_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal p_Result_21_fu_998_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal icmp_ln897_fu_972_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln897_1_fu_1004_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_13_fu_1016_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln894_fu_952_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln899_fu_1030_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal p_Result_22_fu_1036_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln899_fu_1024_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln899_fu_1044_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal a_fu_1010_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln899_fu_1050_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln907_1_fu_1077_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln908_fu_1080_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal lshr_ln908_fu_1085_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_ln908_fu_1095_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal m_fu_1074_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln908_1_fu_1100_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln908_fu_1091_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal shl_ln908_fu_1104_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln911_fu_1117_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal m_1_fu_1110_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal m_2_fu_1120_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal m_5_fu_1126_p4 : STD_LOGIC_VECTOR (62 downto 0);
    signal tmp_14_fu_1140_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln915_fu_1156_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal select_ln915_fu_1148_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln915_fu_1161_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal m_6_fu_1136_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_3_fu_1167_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_Result_26_fu_1174_p5 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln4_fu_1191_p4 : STD_LOGIC_VECTOR (51 downto 0);
    signal or_ln924_fu_1213_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_520_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (11 downto 0);

    component cnn_dcmp_64ns_64ndEe IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (63 downto 0);
        din1 : IN STD_LOGIC_VECTOR (63 downto 0);
        ce : IN STD_LOGIC;
        opcode : IN STD_LOGIC_VECTOR (4 downto 0);
        dout : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component cnn_mux_134_14_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        din4_WIDTH : INTEGER;
        din5_WIDTH : INTEGER;
        din6_WIDTH : INTEGER;
        din7_WIDTH : INTEGER;
        din8_WIDTH : INTEGER;
        din9_WIDTH : INTEGER;
        din10_WIDTH : INTEGER;
        din11_WIDTH : INTEGER;
        din12_WIDTH : INTEGER;
        din13_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (13 downto 0);
        din1 : IN STD_LOGIC_VECTOR (13 downto 0);
        din2 : IN STD_LOGIC_VECTOR (13 downto 0);
        din3 : IN STD_LOGIC_VECTOR (13 downto 0);
        din4 : IN STD_LOGIC_VECTOR (13 downto 0);
        din5 : IN STD_LOGIC_VECTOR (13 downto 0);
        din6 : IN STD_LOGIC_VECTOR (13 downto 0);
        din7 : IN STD_LOGIC_VECTOR (13 downto 0);
        din8 : IN STD_LOGIC_VECTOR (13 downto 0);
        din9 : IN STD_LOGIC_VECTOR (13 downto 0);
        din10 : IN STD_LOGIC_VECTOR (13 downto 0);
        din11 : IN STD_LOGIC_VECTOR (13 downto 0);
        din12 : IN STD_LOGIC_VECTOR (13 downto 0);
        din13 : IN STD_LOGIC_VECTOR (3 downto 0);
        dout : OUT STD_LOGIC_VECTOR (13 downto 0) );
    end component;


    component cnn_mul_mul_14s_1hbi IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (13 downto 0);
        din1 : IN STD_LOGIC_VECTOR (9 downto 0);
        dout : OUT STD_LOGIC_VECTOR (24 downto 0) );
    end component;


    component conv_2_conv_2_weifYi IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (9 downto 0) );
    end component;


    component conv_2_conv_2_biag8j IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;



begin
    conv_2_weights_V_U : component conv_2_conv_2_weifYi
    generic map (
        DataWidth => 10,
        AddressRange => 864,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv_2_weights_V_address0,
        ce0 => conv_2_weights_V_ce0,
        q0 => conv_2_weights_V_q0);

    conv_2_bias_V_U : component conv_2_conv_2_biag8j
    generic map (
        DataWidth => 8,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv_2_bias_V_address0,
        ce0 => conv_2_bias_V_ce0,
        q0 => conv_2_bias_V_q0);

    cnn_dcmp_64ns_64ndEe_U73 : component cnn_dcmp_64ns_64ndEe
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_520_p0,
        din1 => ap_const_lv64_0,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_2,
        dout => grp_fu_520_p2);

    cnn_mux_134_14_1_1_U74 : component cnn_mux_134_14_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 14,
        din1_WIDTH => 14,
        din2_WIDTH => 14,
        din3_WIDTH => 14,
        din4_WIDTH => 14,
        din5_WIDTH => 14,
        din6_WIDTH => 14,
        din7_WIDTH => 14,
        din8_WIDTH => 14,
        din9_WIDTH => 14,
        din10_WIDTH => 14,
        din11_WIDTH => 14,
        din12_WIDTH => 14,
        din13_WIDTH => 4,
        dout_WIDTH => 14)
    port map (
        din0 => input_0_V_q0,
        din1 => input_1_V_q0,
        din2 => input_2_V_q0,
        din3 => input_3_V_q0,
        din4 => input_4_V_q0,
        din5 => input_5_V_q0,
        din6 => input_6_V_q0,
        din7 => input_7_V_q0,
        din8 => input_8_V_q0,
        din9 => input_9_V_q0,
        din10 => input_10_V_q0,
        din11 => input_11_V_q0,
        din12 => input_12_V_q0,
        din13 => add_ln1117_reg_1315,
        dout => tmp_2_fu_815_p15);

    cnn_mul_mul_14s_1hbi_U75 : component cnn_mul_mul_14s_1hbi
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 14,
        din1_WIDTH => 10,
        dout_WIDTH => 25)
    port map (
        din0 => tmp_2_fu_815_p15,
        din1 => conv_2_weights_V_q0,
        dout => r_V_fu_1223_p2);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    c_0_reg_417_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state4) and (icmp_ln14_fu_577_p2 = ap_const_lv1_1))) then 
                c_0_reg_417 <= c_reg_1246;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln8_fu_531_p2 = ap_const_lv1_0))) then 
                c_0_reg_417 <= ap_const_lv4_0;
            end if; 
        end if;
    end process;

    ch_0_reg_498_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
                ch_0_reg_498 <= ch_reg_1323;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state6) and (icmp_ln21_fu_689_p2 = ap_const_lv1_0))) then 
                ch_0_reg_498 <= ap_const_lv3_0;
            end if; 
        end if;
    end process;

    f_0_reg_429_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
                f_0_reg_429 <= f_reg_1259;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln11_fu_543_p2 = ap_const_lv1_0))) then 
                f_0_reg_429 <= ap_const_lv5_0;
            end if; 
        end if;
    end process;

    p_Val2_19_reg_486_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
                p_Val2_19_reg_486 <= ret_V_fu_869_p2(21 downto 8);
            elsif (((ap_const_logic_1 = ap_CS_fsm_state6) and (icmp_ln21_fu_689_p2 = ap_const_lv1_0))) then 
                p_Val2_19_reg_486 <= w_sum_1_reg_463;
            end if; 
        end if;
    end process;

    p_Val2_s_reg_440_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state6) and (icmp_ln21_fu_689_p2 = ap_const_lv1_1))) then 
                p_Val2_s_reg_440 <= w_sum_1_reg_463;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (icmp_ln14_fu_577_p2 = ap_const_lv1_0))) then 
                p_Val2_s_reg_440 <= ap_const_lv14_0;
            end if; 
        end if;
    end process;

    phi_mul_reg_405_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln11_fu_543_p2 = ap_const_lv1_1))) then 
                phi_mul_reg_405 <= add_ln8_reg_1230;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                phi_mul_reg_405 <= ap_const_lv7_0;
            end if; 
        end if;
    end process;

    r_0_reg_393_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln11_fu_543_p2 = ap_const_lv1_1))) then 
                r_0_reg_393 <= r_reg_1238;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                r_0_reg_393 <= ap_const_lv4_0;
            end if; 
        end if;
    end process;

    w_sum_1_reg_463_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state7) and (icmp_ln24_fu_746_p2 = ap_const_lv1_1))) then 
                w_sum_1_reg_463 <= p_Val2_19_reg_486;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state5) and (icmp_ln18_fu_615_p2 = ap_const_lv1_0))) then 
                w_sum_1_reg_463 <= p_Val2_s_reg_440;
            end if; 
        end if;
    end process;

    wc_0_reg_475_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state7) and (icmp_ln24_fu_746_p2 = ap_const_lv1_1))) then 
                wc_0_reg_475 <= wc_reg_1305;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state5) and (icmp_ln18_fu_615_p2 = ap_const_lv1_0))) then 
                wc_0_reg_475 <= ap_const_lv2_0;
            end if; 
        end if;
    end process;

    wr_0_reg_452_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state6) and (icmp_ln21_fu_689_p2 = ap_const_lv1_1))) then 
                wr_0_reg_452 <= wr_reg_1282;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (icmp_ln14_fu_577_p2 = ap_const_lv1_0))) then 
                wr_0_reg_452 <= ap_const_lv2_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state6) and (icmp_ln21_fu_689_p2 = ap_const_lv1_0))) then
                add_ln1117_reg_1315 <= add_ln1117_fu_740_p2;
                    sub_ln1116_1_reg_1310(6 downto 1) <= sub_ln1116_1_fu_730_p2(6 downto 1);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                add_ln8_reg_1230 <= add_ln8_fu_525_p2;
                r_reg_1238 <= r_fu_537_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then
                c_reg_1246 <= c_fu_549_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state7)) then
                ch_reg_1323 <= ch_fu_752_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state4) and (icmp_ln14_fu_577_p2 = ap_const_lv1_0))) then
                conv_out_V_addr_reg_1274 <= zext_ln203_11_fu_606_p1(11 - 1 downto 0);
                    zext_ln203_9_reg_1269(4 downto 0) <= zext_ln203_9_fu_593_p1(4 downto 0);
                    zext_ln26_reg_1264(4 downto 0) <= zext_ln26_fu_589_p1(4 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state4)) then
                f_reg_1259 <= f_fu_583_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state9)) then
                icmp_ln885_reg_1411 <= icmp_ln885_fu_895_p2;
                tmp_V_4_reg_1403 <= tmp_V_4_fu_889_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state10)) then
                icmp_ln908_reg_1437 <= icmp_ln908_fu_1064_p2;
                    or_ln_reg_1432(0) <= or_ln_fu_1056_p3(0);
                p_Result_24_reg_1415 <= tmp_V_4_reg_1403(13 downto 13);
                sub_ln894_reg_1426 <= sub_ln894_fu_946_p2;
                tmp_V_5_reg_1420 <= tmp_V_5_fu_913_p3;
                trunc_ln893_reg_1442 <= trunc_ln893_fu_1070_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state11)) then
                icmp_ln924_1_reg_1457 <= icmp_ln924_1_fu_1207_p2;
                icmp_ln924_reg_1452 <= icmp_ln924_fu_1201_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state5) and (icmp_ln18_fu_615_p2 = ap_const_lv1_0))) then
                sext_ln1116_reg_1287 <= sext_ln1116_fu_649_p1;
                    sub_ln1117_reg_1292(7 downto 1) <= sub_ln1117_fu_683_p2(7 downto 1);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state6)) then
                wc_reg_1305 <= wc_fu_695_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state5)) then
                wr_reg_1282 <= wr_fu_621_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln11_fu_543_p2 = ap_const_lv1_0))) then
                    zext_ln14_reg_1251(10 downto 4) <= zext_ln14_fu_573_p1(10 downto 4);
            end if;
        end if;
    end process;
    zext_ln14_reg_1251(3 downto 0) <= "0000";
    zext_ln14_reg_1251(11) <= '0';
    zext_ln26_reg_1264(63 downto 5) <= "00000000000000000000000000000000000000000000000000000000000";
    zext_ln203_9_reg_1269(10 downto 5) <= "000000";
    sub_ln1117_reg_1292(0) <= '0';
    sub_ln1116_1_reg_1310(0) <= '0';
    or_ln_reg_1432(31 downto 1) <= "0000000000000000000000000000000";

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state2, ap_CS_fsm_state3, icmp_ln11_fu_543_p2, ap_CS_fsm_state4, icmp_ln14_fu_577_p2, ap_CS_fsm_state5, icmp_ln18_fu_615_p2, ap_CS_fsm_state6, icmp_ln21_fu_689_p2, ap_CS_fsm_state7, icmp_ln24_fu_746_p2, ap_CS_fsm_state9, icmp_ln885_fu_895_p2, icmp_ln8_fu_531_p2)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln8_fu_531_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state3 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln11_fu_543_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when ap_ST_fsm_state4 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state4) and (icmp_ln14_fu_577_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state5;
                end if;
            when ap_ST_fsm_state5 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state5) and (icmp_ln18_fu_615_p2 = ap_const_lv1_0))) then
                    ap_NS_fsm <= ap_ST_fsm_state6;
                else
                    ap_NS_fsm <= ap_ST_fsm_state9;
                end if;
            when ap_ST_fsm_state6 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state6) and (icmp_ln21_fu_689_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                else
                    ap_NS_fsm <= ap_ST_fsm_state7;
                end if;
            when ap_ST_fsm_state7 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state7) and (icmp_ln24_fu_746_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state6;
                else
                    ap_NS_fsm <= ap_ST_fsm_state8;
                end if;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state9 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state9) and (icmp_ln885_fu_895_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state12;
                else
                    ap_NS_fsm <= ap_ST_fsm_state10;
                end if;
            when ap_ST_fsm_state10 => 
                ap_NS_fsm <= ap_ST_fsm_state11;
            when ap_ST_fsm_state11 => 
                ap_NS_fsm <= ap_ST_fsm_state12;
            when ap_ST_fsm_state12 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXX";
        end case;
    end process;
    a_fu_1010_p2 <= (icmp_ln897_fu_972_p2 and icmp_ln897_1_fu_1004_p2);
    add_ln1116_1_fu_766_p2 <= std_logic_vector(unsigned(zext_ln1116_3_fu_758_p1) + unsigned(sub_ln1116_1_reg_1310));
    add_ln1116_2_fu_779_p2 <= std_logic_vector(unsigned(zext_ln203_9_reg_1269) + unsigned(tmp_26_cast_fu_771_p3));
    add_ln1116_fu_705_p2 <= std_logic_vector(signed(sext_ln1116_reg_1287) + signed(zext_ln1116_2_fu_701_p1));
    add_ln1117_1_fu_789_p2 <= std_logic_vector(unsigned(zext_ln1116_4_fu_762_p1) + unsigned(sub_ln1117_reg_1292));
    add_ln1117_fu_740_p2 <= std_logic_vector(unsigned(c_0_reg_417) + unsigned(zext_ln26_1_fu_736_p1));
    add_ln203_5_fu_601_p2 <= std_logic_vector(unsigned(zext_ln14_reg_1251) + unsigned(zext_ln203_10_fu_597_p1));
    add_ln203_fu_559_p2 <= std_logic_vector(unsigned(phi_mul_reg_405) + unsigned(zext_ln203_fu_555_p1));
    add_ln26_fu_653_p2 <= std_logic_vector(unsigned(zext_ln18_fu_611_p1) + unsigned(r_0_reg_393));
    add_ln899_fu_1030_p2 <= std_logic_vector(signed(ap_const_lv14_3FCB) + signed(trunc_ln894_fu_952_p1));
    add_ln8_fu_525_p2 <= std_logic_vector(unsigned(phi_mul_reg_405) + unsigned(ap_const_lv7_B));
    add_ln908_fu_1080_p2 <= std_logic_vector(signed(ap_const_lv32_FFFFFFCA) + signed(sub_ln894_reg_1426));
    add_ln915_fu_1161_p2 <= std_logic_vector(unsigned(sub_ln915_fu_1156_p2) + unsigned(select_ln915_fu_1148_p3));
    and_ln899_fu_1044_p2 <= (xor_ln899_fu_1024_p2 and p_Result_22_fu_1036_p3);
    and_ln924_fu_1217_p2 <= (or_ln924_fu_1213_p2 and grp_fu_520_p2);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state11 <= ap_CS_fsm(10);
    ap_CS_fsm_state12 <= ap_CS_fsm(11);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);

    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state2, icmp_ln8_fu_531_p2)
    begin
        if ((((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln8_fu_531_p2 = ap_const_lv1_1)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_storemerge_phi_fu_512_p4_assign_proc : process(tmp_V_4_reg_1403, icmp_ln885_reg_1411, ap_CS_fsm_state12, and_ln924_fu_1217_p2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then
            if (((ap_const_lv1_1 = and_ln924_fu_1217_p2) and (icmp_ln885_reg_1411 = ap_const_lv1_0))) then 
                ap_phi_mux_storemerge_phi_fu_512_p4 <= tmp_V_4_reg_1403;
            elsif (((icmp_ln885_reg_1411 = ap_const_lv1_1) or (ap_const_lv1_0 = and_ln924_fu_1217_p2))) then 
                ap_phi_mux_storemerge_phi_fu_512_p4 <= ap_const_lv14_0;
            else 
                ap_phi_mux_storemerge_phi_fu_512_p4 <= "XXXXXXXXXXXXXX";
            end if;
        else 
            ap_phi_mux_storemerge_phi_fu_512_p4 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state2, icmp_ln8_fu_531_p2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln8_fu_531_p2 = ap_const_lv1_1))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    c_fu_549_p2 <= std_logic_vector(unsigned(c_0_reg_417) + unsigned(ap_const_lv4_1));
    ch_fu_752_p2 <= std_logic_vector(unsigned(ch_0_reg_498) + unsigned(ap_const_lv3_1));
    conv_2_bias_V_address0 <= zext_ln26_reg_1264(4 - 1 downto 0);

    conv_2_bias_V_ce0_assign_proc : process(ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            conv_2_bias_V_ce0 <= ap_const_logic_1;
        else 
            conv_2_bias_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    conv_2_weights_V_address0 <= zext_ln1116_5_fu_784_p1(10 - 1 downto 0);

    conv_2_weights_V_ce0_assign_proc : process(ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            conv_2_weights_V_ce0 <= ap_const_logic_1;
        else 
            conv_2_weights_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    conv_out_V_address0 <= conv_out_V_addr_reg_1274;

    conv_out_V_ce0_assign_proc : process(ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            conv_out_V_ce0 <= ap_const_logic_1;
        else 
            conv_out_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    conv_out_V_d0 <= ap_phi_mux_storemerge_phi_fu_512_p4;

    conv_out_V_we0_assign_proc : process(ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            conv_out_V_we0 <= ap_const_logic_1;
        else 
            conv_out_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    f_fu_583_p2 <= std_logic_vector(unsigned(f_0_reg_429) + unsigned(ap_const_lv5_1));
    grp_fu_520_p0 <= p_Result_26_fu_1174_p5;
    icmp_ln11_fu_543_p2 <= "1" when (c_0_reg_417 = ap_const_lv4_B) else "0";
    icmp_ln14_fu_577_p2 <= "1" when (f_0_reg_429 = ap_const_lv5_10) else "0";
    icmp_ln18_fu_615_p2 <= "1" when (wr_0_reg_452 = ap_const_lv2_3) else "0";
    icmp_ln21_fu_689_p2 <= "1" when (wc_0_reg_475 = ap_const_lv2_3) else "0";
    icmp_ln24_fu_746_p2 <= "1" when (ch_0_reg_498 = ap_const_lv3_6) else "0";
    icmp_ln885_fu_895_p2 <= "1" when (tmp_V_4_fu_889_p2 = ap_const_lv14_0) else "0";
    icmp_ln897_1_fu_1004_p2 <= "0" when (p_Result_21_fu_998_p2 = ap_const_lv14_0) else "1";
    icmp_ln897_fu_972_p2 <= "1" when (signed(tmp_12_fu_962_p4) > signed(ap_const_lv31_0)) else "0";
    icmp_ln8_fu_531_p2 <= "1" when (r_0_reg_393 = ap_const_lv4_B) else "0";
    icmp_ln908_fu_1064_p2 <= "1" when (signed(lsb_index_fu_956_p2) > signed(ap_const_lv32_0)) else "0";
    icmp_ln924_1_fu_1207_p2 <= "1" when (trunc_ln4_fu_1191_p4 = ap_const_lv52_0) else "0";
    icmp_ln924_fu_1201_p2 <= "0" when (add_ln915_fu_1161_p2 = ap_const_lv11_7FF) else "1";
    input_0_V_address0 <= sext_ln1117_fu_794_p1(7 - 1 downto 0);

    input_0_V_ce0_assign_proc : process(ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            input_0_V_ce0 <= ap_const_logic_1;
        else 
            input_0_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    input_10_V_address0 <= sext_ln1117_fu_794_p1(7 - 1 downto 0);

    input_10_V_ce0_assign_proc : process(ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            input_10_V_ce0 <= ap_const_logic_1;
        else 
            input_10_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    input_11_V_address0 <= sext_ln1117_fu_794_p1(7 - 1 downto 0);

    input_11_V_ce0_assign_proc : process(ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            input_11_V_ce0 <= ap_const_logic_1;
        else 
            input_11_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    input_12_V_address0 <= sext_ln1117_fu_794_p1(7 - 1 downto 0);

    input_12_V_ce0_assign_proc : process(ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            input_12_V_ce0 <= ap_const_logic_1;
        else 
            input_12_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    input_1_V_address0 <= sext_ln1117_fu_794_p1(7 - 1 downto 0);

    input_1_V_ce0_assign_proc : process(ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            input_1_V_ce0 <= ap_const_logic_1;
        else 
            input_1_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    input_2_V_address0 <= sext_ln1117_fu_794_p1(7 - 1 downto 0);

    input_2_V_ce0_assign_proc : process(ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            input_2_V_ce0 <= ap_const_logic_1;
        else 
            input_2_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    input_3_V_address0 <= sext_ln1117_fu_794_p1(7 - 1 downto 0);

    input_3_V_ce0_assign_proc : process(ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            input_3_V_ce0 <= ap_const_logic_1;
        else 
            input_3_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    input_4_V_address0 <= sext_ln1117_fu_794_p1(7 - 1 downto 0);

    input_4_V_ce0_assign_proc : process(ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            input_4_V_ce0 <= ap_const_logic_1;
        else 
            input_4_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    input_5_V_address0 <= sext_ln1117_fu_794_p1(7 - 1 downto 0);

    input_5_V_ce0_assign_proc : process(ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            input_5_V_ce0 <= ap_const_logic_1;
        else 
            input_5_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    input_6_V_address0 <= sext_ln1117_fu_794_p1(7 - 1 downto 0);

    input_6_V_ce0_assign_proc : process(ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            input_6_V_ce0 <= ap_const_logic_1;
        else 
            input_6_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    input_7_V_address0 <= sext_ln1117_fu_794_p1(7 - 1 downto 0);

    input_7_V_ce0_assign_proc : process(ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            input_7_V_ce0 <= ap_const_logic_1;
        else 
            input_7_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    input_8_V_address0 <= sext_ln1117_fu_794_p1(7 - 1 downto 0);

    input_8_V_ce0_assign_proc : process(ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            input_8_V_ce0 <= ap_const_logic_1;
        else 
            input_8_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    input_9_V_address0 <= sext_ln1117_fu_794_p1(7 - 1 downto 0);

    input_9_V_ce0_assign_proc : process(ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            input_9_V_ce0 <= ap_const_logic_1;
        else 
            input_9_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    
    l_fu_938_p3_proc : process(p_Result_25_fu_930_p3)
    begin
        l_fu_938_p3 <= std_logic_vector(to_unsigned(32, 32));
        for i in 0 to 32 - 1 loop
            if p_Result_25_fu_930_p3(i) = '1' then
                l_fu_938_p3 <= std_logic_vector(to_unsigned(i,32));
                exit;
            end if;
        end loop;
    end process;

    lhs_V_fu_853_p3 <= (p_Val2_19_reg_486 & ap_const_lv8_0);
    lsb_index_fu_956_p2 <= std_logic_vector(signed(ap_const_lv32_FFFFFFCB) + signed(sub_ln894_fu_946_p2));
    lshr_ln897_fu_992_p2 <= std_logic_vector(shift_right(unsigned(ap_const_lv14_3FFF),to_integer(unsigned('0' & zext_ln897_fu_988_p1(14-1 downto 0)))));
    lshr_ln908_fu_1085_p2 <= std_logic_vector(shift_right(unsigned(zext_ln907_1_fu_1077_p1),to_integer(unsigned('0' & add_ln908_fu_1080_p2(31-1 downto 0)))));
    m_1_fu_1110_p3 <= 
        zext_ln908_fu_1091_p1 when (icmp_ln908_reg_1437(0) = '1') else 
        shl_ln908_fu_1104_p2;
    m_2_fu_1120_p2 <= std_logic_vector(unsigned(zext_ln911_fu_1117_p1) + unsigned(m_1_fu_1110_p3));
    m_5_fu_1126_p4 <= m_2_fu_1120_p2(63 downto 1);
    m_6_fu_1136_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(m_5_fu_1126_p4),64));
    m_fu_1074_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_V_5_reg_1420),64));
    or_ln899_fu_1050_p2 <= (and_ln899_fu_1044_p2 or a_fu_1010_p2);
    or_ln924_fu_1213_p2 <= (icmp_ln924_reg_1452 or icmp_ln924_1_reg_1457);
    or_ln_fu_1056_p3 <= (ap_const_lv31_0 & or_ln899_fu_1050_p2);
    p_Result_21_fu_998_p2 <= (tmp_V_5_fu_913_p3 and lshr_ln897_fu_992_p2);
    p_Result_22_fu_1036_p3 <= tmp_V_5_fu_913_p3(to_integer(unsigned(add_ln899_fu_1030_p2)) downto to_integer(unsigned(add_ln899_fu_1030_p2))) when (to_integer(unsigned(add_ln899_fu_1030_p2))>= 0 and to_integer(unsigned(add_ln899_fu_1030_p2))<=13) else "-";
    p_Result_24_fu_901_p3 <= tmp_V_4_reg_1403(13 downto 13);
    p_Result_25_fu_930_p3 <= (ap_const_lv18_3FFFF & p_Result_s_fu_920_p4);
    p_Result_26_fu_1174_p5 <= (tmp_3_fu_1167_p3 & m_6_fu_1136_p1(51 downto 0));
    
    p_Result_s_fu_920_p4_proc : process(tmp_V_5_fu_913_p3)
    variable vlo_cpy : STD_LOGIC_VECTOR(14+32 - 1 downto 0);
    variable vhi_cpy : STD_LOGIC_VECTOR(14+32 - 1 downto 0);
    variable v0_cpy : STD_LOGIC_VECTOR(14 - 1 downto 0);
    variable p_Result_s_fu_920_p4_i : integer;
    variable section : STD_LOGIC_VECTOR(14 - 1 downto 0);
    variable tmp_mask : STD_LOGIC_VECTOR(14 - 1 downto 0);
    variable resvalue, res_value, res_mask : STD_LOGIC_VECTOR(14 - 1 downto 0);
    begin
        vlo_cpy := (others => '0');
        vlo_cpy(4 - 1 downto 0) := ap_const_lv32_D(4 - 1 downto 0);
        vhi_cpy := (others => '0');
        vhi_cpy(4 - 1 downto 0) := ap_const_lv32_0(4 - 1 downto 0);
        v0_cpy := tmp_V_5_fu_913_p3;
        if (vlo_cpy(4 - 1 downto 0) > vhi_cpy(4 - 1 downto 0)) then
            vhi_cpy(4-1 downto 0) := std_logic_vector(14-1-unsigned(ap_const_lv32_0(4-1 downto 0)));
            vlo_cpy(4-1 downto 0) := std_logic_vector(14-1-unsigned(ap_const_lv32_D(4-1 downto 0)));
            for p_Result_s_fu_920_p4_i in 0 to 14-1 loop
                v0_cpy(p_Result_s_fu_920_p4_i) := tmp_V_5_fu_913_p3(14-1-p_Result_s_fu_920_p4_i);
            end loop;
        end if;
        res_value := std_logic_vector(shift_right(unsigned(v0_cpy), to_integer(unsigned('0' & vlo_cpy(4-1 downto 0)))));

        section := (others=>'0');
        section(4-1 downto 0) := std_logic_vector(unsigned(vhi_cpy(4-1 downto 0)) - unsigned(vlo_cpy(4-1 downto 0)));
        tmp_mask := (others => '1');
        res_mask := std_logic_vector(shift_left(unsigned(tmp_mask),to_integer(unsigned('0' & section(14-1 downto 0)))));
        res_mask := res_mask(14-2 downto 0) & '0';
        resvalue := res_value and not res_mask;
        p_Result_s_fu_920_p4 <= resvalue(14-1 downto 0);
    end process;

    p_shl_fu_714_p3 <= (trunc_ln1116_fu_710_p1 & ap_const_lv3_0);
    r_fu_537_p2 <= std_logic_vector(unsigned(r_0_reg_393) + unsigned(ap_const_lv4_1));
    ret_V_fu_869_p2 <= std_logic_vector(unsigned(zext_ln728_fu_861_p1) + unsigned(zext_ln703_fu_865_p1));
    select_ln915_fu_1148_p3 <= 
        ap_const_lv11_3FF when (tmp_14_fu_1140_p3(0) = '1') else 
        ap_const_lv11_3FE;
        sext_ln1116_fu_649_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln1116_fu_643_p2),6));

        sext_ln1117_fu_794_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln1117_1_fu_789_p2),64));

        sext_ln1118_1_fu_850_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_fu_1223_p2),28));

        sext_ln1265_fu_885_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(conv_2_bias_V_q0),14));

    shl_ln908_fu_1104_p2 <= std_logic_vector(shift_left(unsigned(m_fu_1074_p1),to_integer(unsigned('0' & zext_ln908_1_fu_1100_p1(31-1 downto 0)))));
    sub_ln1116_1_fu_730_p2 <= std_logic_vector(unsigned(p_shl_fu_714_p3) - unsigned(tmp_15_fu_722_p3));
    sub_ln1116_fu_643_p2 <= std_logic_vector(unsigned(zext_ln1116_1_fu_639_p1) - unsigned(zext_ln1116_fu_627_p1));
    sub_ln1117_fu_683_p2 <= std_logic_vector(unsigned(zext_ln1117_fu_667_p1) - unsigned(zext_ln1117_1_fu_679_p1));
    sub_ln894_fu_946_p2 <= std_logic_vector(unsigned(ap_const_lv32_E) - unsigned(l_fu_938_p3));
    sub_ln897_fu_982_p2 <= std_logic_vector(unsigned(ap_const_lv4_4) - unsigned(trunc_ln897_fu_978_p1));
    sub_ln908_fu_1095_p2 <= std_logic_vector(unsigned(ap_const_lv32_36) - unsigned(sub_ln894_reg_1426));
    sub_ln915_fu_1156_p2 <= std_logic_vector(unsigned(ap_const_lv11_6) - unsigned(trunc_ln893_reg_1442));
    tmp_10_fu_671_p3 <= (add_ln26_fu_653_p2 & ap_const_lv1_0);
    tmp_12_fu_962_p4 <= lsb_index_fu_956_p2(31 downto 1);
    tmp_13_fu_1016_p3 <= lsb_index_fu_956_p2(31 downto 31);
    tmp_14_fu_1140_p3 <= m_2_fu_1120_p2(54 downto 54);
    tmp_15_fu_722_p3 <= (add_ln1116_fu_705_p2 & ap_const_lv1_0);
    tmp_26_cast_fu_771_p3 <= (add_ln1116_1_fu_766_p2 & ap_const_lv4_0);
    tmp_3_fu_1167_p3 <= (p_Result_24_reg_1415 & add_ln915_fu_1161_p2);
    tmp_4_fu_565_p3 <= (add_ln203_fu_559_p2 & ap_const_lv4_0);
    tmp_5_fu_631_p3 <= (wr_0_reg_452 & ap_const_lv2_0);
    tmp_6_fu_659_p3 <= (add_ln26_fu_653_p2 & ap_const_lv3_0);
    tmp_V_4_fu_889_p2 <= std_logic_vector(signed(sext_ln1265_fu_885_p1) + signed(p_Val2_s_reg_440));
    tmp_V_5_fu_913_p3 <= 
        tmp_V_fu_908_p2 when (p_Result_24_fu_901_p3(0) = '1') else 
        tmp_V_4_reg_1403;
    tmp_V_fu_908_p2 <= std_logic_vector(unsigned(ap_const_lv14_0) - unsigned(tmp_V_4_reg_1403));
    trunc_ln1116_fu_710_p1 <= add_ln1116_fu_705_p2(4 - 1 downto 0);
    trunc_ln4_fu_1191_p4 <= m_2_fu_1120_p2(52 downto 1);
    trunc_ln893_fu_1070_p1 <= l_fu_938_p3(11 - 1 downto 0);
    trunc_ln894_fu_952_p1 <= sub_ln894_fu_946_p2(14 - 1 downto 0);
    trunc_ln897_fu_978_p1 <= sub_ln894_fu_946_p2(4 - 1 downto 0);
    wc_fu_695_p2 <= std_logic_vector(unsigned(wc_0_reg_475) + unsigned(ap_const_lv2_1));
    wr_fu_621_p2 <= std_logic_vector(unsigned(wr_0_reg_452) + unsigned(ap_const_lv2_1));
    xor_ln899_fu_1024_p2 <= (tmp_13_fu_1016_p3 xor ap_const_lv1_1);
    zext_ln1116_1_fu_639_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_5_fu_631_p3),5));
    zext_ln1116_2_fu_701_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(wc_0_reg_475),6));
    zext_ln1116_3_fu_758_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ch_0_reg_498),7));
    zext_ln1116_4_fu_762_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ch_0_reg_498),8));
    zext_ln1116_5_fu_784_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln1116_2_fu_779_p2),64));
    zext_ln1116_fu_627_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(wr_0_reg_452),5));
    zext_ln1117_1_fu_679_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_10_fu_671_p3),8));
    zext_ln1117_fu_667_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_6_fu_659_p3),8));
    zext_ln14_fu_573_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_4_fu_565_p3),12));
    zext_ln18_fu_611_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(wr_0_reg_452),4));
    zext_ln203_10_fu_597_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(f_0_reg_429),12));
    zext_ln203_11_fu_606_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln203_5_fu_601_p2),64));
    zext_ln203_9_fu_593_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(f_0_reg_429),11));
    zext_ln203_fu_555_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(c_0_reg_417),7));
    zext_ln26_1_fu_736_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(wc_0_reg_475),4));
    zext_ln26_fu_589_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(f_0_reg_429),64));
    zext_ln703_fu_865_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln1118_1_fu_850_p1),29));
    zext_ln728_fu_861_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lhs_V_fu_853_p3),29));
    zext_ln897_fu_988_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sub_ln897_fu_982_p2),14));
    zext_ln907_1_fu_1077_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_V_5_reg_1420),32));
    zext_ln908_1_fu_1100_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sub_ln908_fu_1095_p2),64));
    zext_ln908_fu_1091_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln908_fu_1085_p2),64));
    zext_ln911_fu_1117_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln_reg_1432),64));
end behav;
