<!DOCTYPE  html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en" lang="en"><head><meta http-equiv="Content-Type" content="text/html; charset=utf-8"/><title>GDDR6 BFM (BFM Mode Only)</title><link href="navigation.css" rel="stylesheet" type="text/css"/><link href="document.css" rel="stylesheet" type="text/css"/></head><body><p class="top_nav"><a href="part59.htm">&lt; Previous</a><span> | </span><a href="../Speedster7t_GDDR6_Reference_Design_Guide_RD017.html">Contents</a><span> | </span><a href="part61.htm">Next &gt;</a></p><p class="s7" style="padding-top: 14pt;padding-left: 11pt;text-indent: 0pt;text-align: left;"><a name="bookmark63">&zwnj;</a>GDDR6 BFM (BFM Mode Only)</p><p style="padding-top: 7pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">This module is the bus functional model (BFM) for the entire GDDR6 subsystem that mimics the GDDR6 controller, PHY and memory setup. The BFM delay models are also designed to account for delays in each of these corresponding blocks. Each of the eight instantiated GDDR6 BFMs for the 2D NoC use a unique NAP target address that indicates the NAP/2D NoC structure where each of the data packets need to be routed. The target address (indicated at the top-level design file) also has a designated bit to indicate which of the two channels in the GDDR6 subsystem is being used for the transactions. The GDDR6 BFM is configured to run at a data rate of 16 Gbps in this design.</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="padding-left: 71pt;text-indent: 0pt;text-align: left;"><span><img width="495" height="168" alt="image" src="Image_507.png"/></span></p><p style="padding-top: 4pt;text-indent: 0pt;text-align: left;"><br/></p><h1 style="padding-left: 47pt;text-indent: 0pt;text-align: left;">Figure 5 â€¢ Single GDDR6 Subsystem 2D NoC/DC Interface Test Structure Block Diagram</h1><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="nav">&nbsp;&nbsp;</p><p class="nav">&nbsp;</p><p class="nav"><a href="part59.htm">&lt; Previous</a><span> | </span><a href="../Speedster7t_GDDR6_Reference_Design_Guide_RD017.html">Contents</a><span> | </span><a href="part61.htm">Next &gt;</a></p><p class="nav">&nbsp;&nbsp;</p></body></html>
