
==========================================================================
detailed place report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
detailed place report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
detailed place report_worst_slack
--------------------------------------------------------------------------
worst slack 4.37

==========================================================================
detailed place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: core.CPU_rd_a4[3]$_DFF_P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: core.CPU_rd_a5[3]$_DFF_P_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          3.00    3.00   clock network delay (ideal)
                  0.00    0.00    3.00 ^ core.CPU_rd_a4[3]$_DFF_P_/CLK (sky130_fd_sc_hd__dfxtp_1)
     1    0.00    0.04    0.28    3.28 ^ core.CPU_rd_a4[3]$_DFF_P_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         core.CPU_rd_a4[3] (net)
                  0.04    0.00    3.28 ^ core.CPU_rd_a5[3]$_DFF_P_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.28   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          3.00    3.00   clock network delay (ideal)
                          0.76    3.76   clock uncertainty
                          0.00    3.76   clock reconvergence pessimism
                                  3.76 ^ core.CPU_rd_a5[3]$_DFF_P_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.04    3.72   library hold time
                                  3.72   data required time
-----------------------------------------------------------------------------
                                  3.72   data required time
                                 -3.28   data arrival time
-----------------------------------------------------------------------------
                                 -0.44   slack (VIOLATED)



==========================================================================
detailed place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: core.CPU_imm_a3[30]$_DFF_P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: core.CPU_Xreg_value_a4[12][26]$_SDFFE_PP0P_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          3.00    3.00   clock network delay (ideal)
                  0.00    0.00    3.00 ^ core.CPU_imm_a3[30]$_DFF_P_/CLK (sky130_fd_sc_hd__dfxtp_4)
    51    0.33    0.90    0.93    3.93 ^ core.CPU_imm_a3[30]$_DFF_P_/Q (sky130_fd_sc_hd__dfxtp_4)
                                         core.CPU_imm_a3[10] (net)
                  0.90    0.01    3.94 ^ _15765_/B (sky130_fd_sc_hd__ha_2)
     5    0.02    0.09    0.50    4.44 v _15765_/SUM (sky130_fd_sc_hd__ha_2)
                                         _07777_ (net)
                  0.09    0.00    4.44 v _10332_/C (sky130_fd_sc_hd__nor4_1)
     3    0.01    0.51    0.45    4.89 ^ _10332_/Y (sky130_fd_sc_hd__nor4_1)
                                         _04713_ (net)
                  0.51    0.00    4.89 ^ _10433_/C (sky130_fd_sc_hd__nand4_1)
     2    0.01    0.21    0.26    5.15 v _10433_/Y (sky130_fd_sc_hd__nand4_1)
                                         _04809_ (net)
                  0.21    0.00    5.15 v _10436_/C1 (sky130_fd_sc_hd__a211oi_1)
     1    0.01    0.27    0.29    5.44 ^ _10436_/Y (sky130_fd_sc_hd__a211oi_1)
                                         _04812_ (net)
                  0.27    0.00    5.44 ^ _10437_/C (sky130_fd_sc_hd__nor3_2)
     2    0.02    0.10    0.12    5.56 v _10437_/Y (sky130_fd_sc_hd__nor3_2)
                                         _04813_ (net)
                  0.10    0.00    5.56 v _10547_/A1 (sky130_fd_sc_hd__a21oi_2)
     1    0.01    0.20    0.22    5.78 ^ _10547_/Y (sky130_fd_sc_hd__a21oi_2)
                                         _04919_ (net)
                  0.20    0.00    5.78 ^ _10548_/S (sky130_fd_sc_hd__mux2i_4)
     1    0.03    0.27    0.36    6.14 ^ _10548_/Y (sky130_fd_sc_hd__mux2i_4)
                                         _04920_ (net)
                  0.27    0.00    6.14 ^ _10549_/C1 (sky130_fd_sc_hd__o211ai_4)
     3    0.02    0.12    0.16    6.30 v _10549_/Y (sky130_fd_sc_hd__o211ai_4)
                                         _04921_ (net)
                  0.12    0.00    6.30 v _10552_/A2 (sky130_fd_sc_hd__o21ai_4)
    31    0.17    1.11    0.85    7.15 ^ _10552_/Y (sky130_fd_sc_hd__o21ai_4)
                                         _04924_ (net)
                  1.11    0.05    7.20 ^ _10982_/A1 (sky130_fd_sc_hd__o21ai_0)
     1    0.00    0.18    0.23    7.43 v _10982_/Y (sky130_fd_sc_hd__o21ai_0)
                                         _00626_ (net)
                  0.18    0.00    7.43 v core.CPU_Xreg_value_a4[12][26]$_SDFFE_PP0P_/D (sky130_fd_sc_hd__dfxtp_1)
                                  7.43   data arrival time

                  0.00    9.45    9.45   clock clk (rise edge)
                          3.00   12.45   clock network delay (ideal)
                         -0.47   11.98   clock uncertainty
                          0.00   11.98   clock reconvergence pessimism
                                 11.98 ^ core.CPU_Xreg_value_a4[12][26]$_SDFFE_PP0P_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.18   11.80   library setup time
                                 11.80   data required time
-----------------------------------------------------------------------------
                                 11.80   data required time
                                 -7.43   data arrival time
-----------------------------------------------------------------------------
                                  4.37   slack (MET)



==========================================================================
detailed place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: core.CPU_imm_a3[30]$_DFF_P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: core.CPU_Xreg_value_a4[12][26]$_SDFFE_PP0P_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          3.00    3.00   clock network delay (ideal)
                  0.00    0.00    3.00 ^ core.CPU_imm_a3[30]$_DFF_P_/CLK (sky130_fd_sc_hd__dfxtp_4)
    51    0.33    0.90    0.93    3.93 ^ core.CPU_imm_a3[30]$_DFF_P_/Q (sky130_fd_sc_hd__dfxtp_4)
                                         core.CPU_imm_a3[10] (net)
                  0.90    0.01    3.94 ^ _15765_/B (sky130_fd_sc_hd__ha_2)
     5    0.02    0.09    0.50    4.44 v _15765_/SUM (sky130_fd_sc_hd__ha_2)
                                         _07777_ (net)
                  0.09    0.00    4.44 v _10332_/C (sky130_fd_sc_hd__nor4_1)
     3    0.01    0.51    0.45    4.89 ^ _10332_/Y (sky130_fd_sc_hd__nor4_1)
                                         _04713_ (net)
                  0.51    0.00    4.89 ^ _10433_/C (sky130_fd_sc_hd__nand4_1)
     2    0.01    0.21    0.26    5.15 v _10433_/Y (sky130_fd_sc_hd__nand4_1)
                                         _04809_ (net)
                  0.21    0.00    5.15 v _10436_/C1 (sky130_fd_sc_hd__a211oi_1)
     1    0.01    0.27    0.29    5.44 ^ _10436_/Y (sky130_fd_sc_hd__a211oi_1)
                                         _04812_ (net)
                  0.27    0.00    5.44 ^ _10437_/C (sky130_fd_sc_hd__nor3_2)
     2    0.02    0.10    0.12    5.56 v _10437_/Y (sky130_fd_sc_hd__nor3_2)
                                         _04813_ (net)
                  0.10    0.00    5.56 v _10547_/A1 (sky130_fd_sc_hd__a21oi_2)
     1    0.01    0.20    0.22    5.78 ^ _10547_/Y (sky130_fd_sc_hd__a21oi_2)
                                         _04919_ (net)
                  0.20    0.00    5.78 ^ _10548_/S (sky130_fd_sc_hd__mux2i_4)
     1    0.03    0.27    0.36    6.14 ^ _10548_/Y (sky130_fd_sc_hd__mux2i_4)
                                         _04920_ (net)
                  0.27    0.00    6.14 ^ _10549_/C1 (sky130_fd_sc_hd__o211ai_4)
     3    0.02    0.12    0.16    6.30 v _10549_/Y (sky130_fd_sc_hd__o211ai_4)
                                         _04921_ (net)
                  0.12    0.00    6.30 v _10552_/A2 (sky130_fd_sc_hd__o21ai_4)
    31    0.17    1.11    0.85    7.15 ^ _10552_/Y (sky130_fd_sc_hd__o21ai_4)
                                         _04924_ (net)
                  1.11    0.05    7.20 ^ _10982_/A1 (sky130_fd_sc_hd__o21ai_0)
     1    0.00    0.18    0.23    7.43 v _10982_/Y (sky130_fd_sc_hd__o21ai_0)
                                         _00626_ (net)
                  0.18    0.00    7.43 v core.CPU_Xreg_value_a4[12][26]$_SDFFE_PP0P_/D (sky130_fd_sc_hd__dfxtp_1)
                                  7.43   data arrival time

                  0.00    9.45    9.45   clock clk (rise edge)
                          3.00   12.45   clock network delay (ideal)
                         -0.47   11.98   clock uncertainty
                          0.00   11.98   clock reconvergence pessimism
                                 11.98 ^ core.CPU_Xreg_value_a4[12][26]$_SDFFE_PP0P_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.18   11.80   library setup time
                                 11.80   data required time
-----------------------------------------------------------------------------
                                 11.80   data required time
                                 -7.43   data arrival time
-----------------------------------------------------------------------------
                                  4.37   slack (MET)



==========================================================================
detailed place report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
detailed place max_slew_check_slack
--------------------------------------------------------------------------
0.09434131532907486

==========================================================================
detailed place max_slew_check_limit
--------------------------------------------------------------------------
1.5

==========================================================================
detailed place max_slew_check_slack_limit
--------------------------------------------------------------------------
0.0629

==========================================================================
detailed place max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_capacitance_check_slack
--------------------------------------------------------------------------
0.011445081792771816

==========================================================================
detailed place max_capacitance_check_limit
--------------------------------------------------------------------------
0.19410200417041779

==========================================================================
detailed place max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.0590

==========================================================================
detailed place max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
detailed place max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
detailed place max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
detailed place setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
detailed place hold_violation_count
--------------------------------------------------------------------------
hold violation count 1720

==========================================================================
detailed place report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: core.CPU_imm_a3[30]$_DFF_P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: core.CPU_Xreg_value_a4[12][26]$_SDFFE_PP0P_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   3.00    3.00   clock network delay (ideal)
   0.00    3.00 ^ core.CPU_imm_a3[30]$_DFF_P_/CLK (sky130_fd_sc_hd__dfxtp_4)
   0.93    3.93 ^ core.CPU_imm_a3[30]$_DFF_P_/Q (sky130_fd_sc_hd__dfxtp_4)
   0.51    4.44 v _15765_/SUM (sky130_fd_sc_hd__ha_2)
   0.45    4.89 ^ _10332_/Y (sky130_fd_sc_hd__nor4_1)
   0.27    5.15 v _10433_/Y (sky130_fd_sc_hd__nand4_1)
   0.29    5.44 ^ _10436_/Y (sky130_fd_sc_hd__a211oi_1)
   0.12    5.56 v _10437_/Y (sky130_fd_sc_hd__nor3_2)
   0.22    5.78 ^ _10547_/Y (sky130_fd_sc_hd__a21oi_2)
   0.36    6.14 ^ _10548_/Y (sky130_fd_sc_hd__mux2i_4)
   0.16    6.30 v _10549_/Y (sky130_fd_sc_hd__o211ai_4)
   0.85    7.15 ^ _10552_/Y (sky130_fd_sc_hd__o21ai_4)
   0.28    7.43 v _10982_/Y (sky130_fd_sc_hd__o21ai_0)
   0.00    7.43 v core.CPU_Xreg_value_a4[12][26]$_SDFFE_PP0P_/D (sky130_fd_sc_hd__dfxtp_1)
           7.43   data arrival time

   9.45    9.45   clock clk (rise edge)
   3.00   12.45   clock network delay (ideal)
  -0.47   11.98   clock uncertainty
   0.00   11.98   clock reconvergence pessimism
          11.98 ^ core.CPU_Xreg_value_a4[12][26]$_SDFFE_PP0P_/CLK (sky130_fd_sc_hd__dfxtp_1)
  -0.18   11.80   library setup time
          11.80   data required time
---------------------------------------------------------
          11.80   data required time
          -7.43   data arrival time
---------------------------------------------------------
           4.37   slack (MET)



==========================================================================
detailed place report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: core.CPU_rd_a4[3]$_DFF_P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: core.CPU_rd_a5[3]$_DFF_P_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   3.00    3.00   clock network delay (ideal)
   0.00    3.00 ^ core.CPU_rd_a4[3]$_DFF_P_/CLK (sky130_fd_sc_hd__dfxtp_1)
   0.28    3.28 ^ core.CPU_rd_a4[3]$_DFF_P_/Q (sky130_fd_sc_hd__dfxtp_1)
   0.00    3.28 ^ core.CPU_rd_a5[3]$_DFF_P_/D (sky130_fd_sc_hd__dfxtp_1)
           3.28   data arrival time

   0.00    0.00   clock clk (rise edge)
   3.00    3.00   clock network delay (ideal)
   0.76    3.76   clock uncertainty
   0.00    3.76   clock reconvergence pessimism
           3.76 ^ core.CPU_rd_a5[3]$_DFF_P_/CLK (sky130_fd_sc_hd__dfxtp_1)
  -0.04    3.72   library hold time
           3.72   data required time
---------------------------------------------------------
           3.72   data required time
          -3.28   data arrival time
---------------------------------------------------------
          -0.44   slack (VIOLATED)



==========================================================================
detailed place critical path target clock latency max path
--------------------------------------------------------------------------
0

==========================================================================
detailed place critical path target clock latency min path
--------------------------------------------------------------------------
0

==========================================================================
detailed place critical path source clock latency min path
--------------------------------------------------------------------------
0

==========================================================================
detailed place critical path delay
--------------------------------------------------------------------------
7.4295

==========================================================================
detailed place critical path slack
--------------------------------------------------------------------------
4.3677

==========================================================================
detailed place slack div critical path delay
--------------------------------------------------------------------------
58.788613

==========================================================================
detailed place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             8.33e-03   1.29e-03   1.45e-08   9.62e-03  55.5%
Combinational          2.18e-03   5.53e-03   1.45e-08   7.71e-03  44.5%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.05e-02   6.82e-03   2.90e-08   1.73e-02 100.0%
                          60.6%      39.4%       0.0%
