
OLED Basic.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002b04  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001538  08002c10  08002c10  00012c10  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004148  08004148  00020080  2**0
                  CONTENTS
  4 .ARM          00000000  08004148  08004148  00020080  2**0
                  CONTENTS
  5 .preinit_array 00000000  08004148  08004148  00020080  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004148  08004148  00014148  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800414c  0800414c  0001414c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000080  20000000  08004150  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000498  20000080  080041d0  00020080  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000518  080041d0  00020518  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020080  2**0
                  CONTENTS, READONLY
 12 .debug_info   00009b94  00000000  00000000  000200a9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001988  00000000  00000000  00029c3d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000007c0  00000000  00000000  0002b5c8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000720  00000000  00000000  0002bd88  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00016ecf  00000000  00000000  0002c4a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00009e36  00000000  00000000  00043377  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008203b  00000000  00000000  0004d1ad  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000cf1e8  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002298  00000000  00000000  000cf23c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000080 	.word	0x20000080
 8000128:	00000000 	.word	0x00000000
 800012c:	08002bf8 	.word	0x08002bf8

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000084 	.word	0x20000084
 8000148:	08002bf8 	.word	0x08002bf8

0800014c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800014c:	b580      	push	{r7, lr}
 800014e:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000150:	4b08      	ldr	r3, [pc, #32]	; (8000174 <HAL_Init+0x28>)
 8000152:	681b      	ldr	r3, [r3, #0]
 8000154:	4a07      	ldr	r2, [pc, #28]	; (8000174 <HAL_Init+0x28>)
 8000156:	f043 0310 	orr.w	r3, r3, #16
 800015a:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800015c:	2003      	movs	r0, #3
 800015e:	f000 f92b 	bl	80003b8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000162:	200f      	movs	r0, #15
 8000164:	f000 f808 	bl	8000178 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000168:	f001 ffe0 	bl	800212c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800016c:	2300      	movs	r3, #0
}
 800016e:	4618      	mov	r0, r3
 8000170:	bd80      	pop	{r7, pc}
 8000172:	bf00      	nop
 8000174:	40022000 	.word	0x40022000

08000178 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000178:	b580      	push	{r7, lr}
 800017a:	b082      	sub	sp, #8
 800017c:	af00      	add	r7, sp, #0
 800017e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000180:	4b12      	ldr	r3, [pc, #72]	; (80001cc <HAL_InitTick+0x54>)
 8000182:	681a      	ldr	r2, [r3, #0]
 8000184:	4b12      	ldr	r3, [pc, #72]	; (80001d0 <HAL_InitTick+0x58>)
 8000186:	781b      	ldrb	r3, [r3, #0]
 8000188:	4619      	mov	r1, r3
 800018a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800018e:	fbb3 f3f1 	udiv	r3, r3, r1
 8000192:	fbb2 f3f3 	udiv	r3, r2, r3
 8000196:	4618      	mov	r0, r3
 8000198:	f000 f935 	bl	8000406 <HAL_SYSTICK_Config>
 800019c:	4603      	mov	r3, r0
 800019e:	2b00      	cmp	r3, #0
 80001a0:	d001      	beq.n	80001a6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80001a2:	2301      	movs	r3, #1
 80001a4:	e00e      	b.n	80001c4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80001a6:	687b      	ldr	r3, [r7, #4]
 80001a8:	2b0f      	cmp	r3, #15
 80001aa:	d80a      	bhi.n	80001c2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80001ac:	2200      	movs	r2, #0
 80001ae:	6879      	ldr	r1, [r7, #4]
 80001b0:	f04f 30ff 	mov.w	r0, #4294967295
 80001b4:	f000 f90b 	bl	80003ce <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80001b8:	4a06      	ldr	r2, [pc, #24]	; (80001d4 <HAL_InitTick+0x5c>)
 80001ba:	687b      	ldr	r3, [r7, #4]
 80001bc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80001be:	2300      	movs	r3, #0
 80001c0:	e000      	b.n	80001c4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80001c2:	2301      	movs	r3, #1
}
 80001c4:	4618      	mov	r0, r3
 80001c6:	3708      	adds	r7, #8
 80001c8:	46bd      	mov	sp, r7
 80001ca:	bd80      	pop	{r7, pc}
 80001cc:	20000018 	.word	0x20000018
 80001d0:	20000004 	.word	0x20000004
 80001d4:	20000000 	.word	0x20000000

080001d8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80001d8:	b480      	push	{r7}
 80001da:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80001dc:	4b05      	ldr	r3, [pc, #20]	; (80001f4 <HAL_IncTick+0x1c>)
 80001de:	781b      	ldrb	r3, [r3, #0]
 80001e0:	461a      	mov	r2, r3
 80001e2:	4b05      	ldr	r3, [pc, #20]	; (80001f8 <HAL_IncTick+0x20>)
 80001e4:	681b      	ldr	r3, [r3, #0]
 80001e6:	4413      	add	r3, r2
 80001e8:	4a03      	ldr	r2, [pc, #12]	; (80001f8 <HAL_IncTick+0x20>)
 80001ea:	6013      	str	r3, [r2, #0]
}
 80001ec:	bf00      	nop
 80001ee:	46bd      	mov	sp, r7
 80001f0:	bc80      	pop	{r7}
 80001f2:	4770      	bx	lr
 80001f4:	20000004 	.word	0x20000004
 80001f8:	200004b0 	.word	0x200004b0

080001fc <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80001fc:	b480      	push	{r7}
 80001fe:	af00      	add	r7, sp, #0
  return uwTick;
 8000200:	4b02      	ldr	r3, [pc, #8]	; (800020c <HAL_GetTick+0x10>)
 8000202:	681b      	ldr	r3, [r3, #0]
}
 8000204:	4618      	mov	r0, r3
 8000206:	46bd      	mov	sp, r7
 8000208:	bc80      	pop	{r7}
 800020a:	4770      	bx	lr
 800020c:	200004b0 	.word	0x200004b0

08000210 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000210:	b580      	push	{r7, lr}
 8000212:	b084      	sub	sp, #16
 8000214:	af00      	add	r7, sp, #0
 8000216:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000218:	f7ff fff0 	bl	80001fc <HAL_GetTick>
 800021c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800021e:	687b      	ldr	r3, [r7, #4]
 8000220:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000222:	68fb      	ldr	r3, [r7, #12]
 8000224:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000228:	d005      	beq.n	8000236 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800022a:	4b0a      	ldr	r3, [pc, #40]	; (8000254 <HAL_Delay+0x44>)
 800022c:	781b      	ldrb	r3, [r3, #0]
 800022e:	461a      	mov	r2, r3
 8000230:	68fb      	ldr	r3, [r7, #12]
 8000232:	4413      	add	r3, r2
 8000234:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000236:	bf00      	nop
 8000238:	f7ff ffe0 	bl	80001fc <HAL_GetTick>
 800023c:	4602      	mov	r2, r0
 800023e:	68bb      	ldr	r3, [r7, #8]
 8000240:	1ad3      	subs	r3, r2, r3
 8000242:	68fa      	ldr	r2, [r7, #12]
 8000244:	429a      	cmp	r2, r3
 8000246:	d8f7      	bhi.n	8000238 <HAL_Delay+0x28>
  {
  }
}
 8000248:	bf00      	nop
 800024a:	bf00      	nop
 800024c:	3710      	adds	r7, #16
 800024e:	46bd      	mov	sp, r7
 8000250:	bd80      	pop	{r7, pc}
 8000252:	bf00      	nop
 8000254:	20000004 	.word	0x20000004

08000258 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000258:	b480      	push	{r7}
 800025a:	b085      	sub	sp, #20
 800025c:	af00      	add	r7, sp, #0
 800025e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000260:	687b      	ldr	r3, [r7, #4]
 8000262:	f003 0307 	and.w	r3, r3, #7
 8000266:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000268:	4b0c      	ldr	r3, [pc, #48]	; (800029c <__NVIC_SetPriorityGrouping+0x44>)
 800026a:	68db      	ldr	r3, [r3, #12]
 800026c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800026e:	68ba      	ldr	r2, [r7, #8]
 8000270:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000274:	4013      	ands	r3, r2
 8000276:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000278:	68fb      	ldr	r3, [r7, #12]
 800027a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800027c:	68bb      	ldr	r3, [r7, #8]
 800027e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000280:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000284:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000288:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800028a:	4a04      	ldr	r2, [pc, #16]	; (800029c <__NVIC_SetPriorityGrouping+0x44>)
 800028c:	68bb      	ldr	r3, [r7, #8]
 800028e:	60d3      	str	r3, [r2, #12]
}
 8000290:	bf00      	nop
 8000292:	3714      	adds	r7, #20
 8000294:	46bd      	mov	sp, r7
 8000296:	bc80      	pop	{r7}
 8000298:	4770      	bx	lr
 800029a:	bf00      	nop
 800029c:	e000ed00 	.word	0xe000ed00

080002a0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80002a0:	b480      	push	{r7}
 80002a2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80002a4:	4b04      	ldr	r3, [pc, #16]	; (80002b8 <__NVIC_GetPriorityGrouping+0x18>)
 80002a6:	68db      	ldr	r3, [r3, #12]
 80002a8:	0a1b      	lsrs	r3, r3, #8
 80002aa:	f003 0307 	and.w	r3, r3, #7
}
 80002ae:	4618      	mov	r0, r3
 80002b0:	46bd      	mov	sp, r7
 80002b2:	bc80      	pop	{r7}
 80002b4:	4770      	bx	lr
 80002b6:	bf00      	nop
 80002b8:	e000ed00 	.word	0xe000ed00

080002bc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80002bc:	b480      	push	{r7}
 80002be:	b083      	sub	sp, #12
 80002c0:	af00      	add	r7, sp, #0
 80002c2:	4603      	mov	r3, r0
 80002c4:	6039      	str	r1, [r7, #0]
 80002c6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80002c8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80002cc:	2b00      	cmp	r3, #0
 80002ce:	db0a      	blt.n	80002e6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80002d0:	683b      	ldr	r3, [r7, #0]
 80002d2:	b2da      	uxtb	r2, r3
 80002d4:	490c      	ldr	r1, [pc, #48]	; (8000308 <__NVIC_SetPriority+0x4c>)
 80002d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80002da:	0112      	lsls	r2, r2, #4
 80002dc:	b2d2      	uxtb	r2, r2
 80002de:	440b      	add	r3, r1
 80002e0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80002e4:	e00a      	b.n	80002fc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80002e6:	683b      	ldr	r3, [r7, #0]
 80002e8:	b2da      	uxtb	r2, r3
 80002ea:	4908      	ldr	r1, [pc, #32]	; (800030c <__NVIC_SetPriority+0x50>)
 80002ec:	79fb      	ldrb	r3, [r7, #7]
 80002ee:	f003 030f 	and.w	r3, r3, #15
 80002f2:	3b04      	subs	r3, #4
 80002f4:	0112      	lsls	r2, r2, #4
 80002f6:	b2d2      	uxtb	r2, r2
 80002f8:	440b      	add	r3, r1
 80002fa:	761a      	strb	r2, [r3, #24]
}
 80002fc:	bf00      	nop
 80002fe:	370c      	adds	r7, #12
 8000300:	46bd      	mov	sp, r7
 8000302:	bc80      	pop	{r7}
 8000304:	4770      	bx	lr
 8000306:	bf00      	nop
 8000308:	e000e100 	.word	0xe000e100
 800030c:	e000ed00 	.word	0xe000ed00

08000310 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000310:	b480      	push	{r7}
 8000312:	b089      	sub	sp, #36	; 0x24
 8000314:	af00      	add	r7, sp, #0
 8000316:	60f8      	str	r0, [r7, #12]
 8000318:	60b9      	str	r1, [r7, #8]
 800031a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800031c:	68fb      	ldr	r3, [r7, #12]
 800031e:	f003 0307 	and.w	r3, r3, #7
 8000322:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000324:	69fb      	ldr	r3, [r7, #28]
 8000326:	f1c3 0307 	rsb	r3, r3, #7
 800032a:	2b04      	cmp	r3, #4
 800032c:	bf28      	it	cs
 800032e:	2304      	movcs	r3, #4
 8000330:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000332:	69fb      	ldr	r3, [r7, #28]
 8000334:	3304      	adds	r3, #4
 8000336:	2b06      	cmp	r3, #6
 8000338:	d902      	bls.n	8000340 <NVIC_EncodePriority+0x30>
 800033a:	69fb      	ldr	r3, [r7, #28]
 800033c:	3b03      	subs	r3, #3
 800033e:	e000      	b.n	8000342 <NVIC_EncodePriority+0x32>
 8000340:	2300      	movs	r3, #0
 8000342:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000344:	f04f 32ff 	mov.w	r2, #4294967295
 8000348:	69bb      	ldr	r3, [r7, #24]
 800034a:	fa02 f303 	lsl.w	r3, r2, r3
 800034e:	43da      	mvns	r2, r3
 8000350:	68bb      	ldr	r3, [r7, #8]
 8000352:	401a      	ands	r2, r3
 8000354:	697b      	ldr	r3, [r7, #20]
 8000356:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000358:	f04f 31ff 	mov.w	r1, #4294967295
 800035c:	697b      	ldr	r3, [r7, #20]
 800035e:	fa01 f303 	lsl.w	r3, r1, r3
 8000362:	43d9      	mvns	r1, r3
 8000364:	687b      	ldr	r3, [r7, #4]
 8000366:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000368:	4313      	orrs	r3, r2
         );
}
 800036a:	4618      	mov	r0, r3
 800036c:	3724      	adds	r7, #36	; 0x24
 800036e:	46bd      	mov	sp, r7
 8000370:	bc80      	pop	{r7}
 8000372:	4770      	bx	lr

08000374 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000374:	b580      	push	{r7, lr}
 8000376:	b082      	sub	sp, #8
 8000378:	af00      	add	r7, sp, #0
 800037a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800037c:	687b      	ldr	r3, [r7, #4]
 800037e:	3b01      	subs	r3, #1
 8000380:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000384:	d301      	bcc.n	800038a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000386:	2301      	movs	r3, #1
 8000388:	e00f      	b.n	80003aa <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800038a:	4a0a      	ldr	r2, [pc, #40]	; (80003b4 <SysTick_Config+0x40>)
 800038c:	687b      	ldr	r3, [r7, #4]
 800038e:	3b01      	subs	r3, #1
 8000390:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000392:	210f      	movs	r1, #15
 8000394:	f04f 30ff 	mov.w	r0, #4294967295
 8000398:	f7ff ff90 	bl	80002bc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800039c:	4b05      	ldr	r3, [pc, #20]	; (80003b4 <SysTick_Config+0x40>)
 800039e:	2200      	movs	r2, #0
 80003a0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80003a2:	4b04      	ldr	r3, [pc, #16]	; (80003b4 <SysTick_Config+0x40>)
 80003a4:	2207      	movs	r2, #7
 80003a6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80003a8:	2300      	movs	r3, #0
}
 80003aa:	4618      	mov	r0, r3
 80003ac:	3708      	adds	r7, #8
 80003ae:	46bd      	mov	sp, r7
 80003b0:	bd80      	pop	{r7, pc}
 80003b2:	bf00      	nop
 80003b4:	e000e010 	.word	0xe000e010

080003b8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80003b8:	b580      	push	{r7, lr}
 80003ba:	b082      	sub	sp, #8
 80003bc:	af00      	add	r7, sp, #0
 80003be:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80003c0:	6878      	ldr	r0, [r7, #4]
 80003c2:	f7ff ff49 	bl	8000258 <__NVIC_SetPriorityGrouping>
}
 80003c6:	bf00      	nop
 80003c8:	3708      	adds	r7, #8
 80003ca:	46bd      	mov	sp, r7
 80003cc:	bd80      	pop	{r7, pc}

080003ce <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80003ce:	b580      	push	{r7, lr}
 80003d0:	b086      	sub	sp, #24
 80003d2:	af00      	add	r7, sp, #0
 80003d4:	4603      	mov	r3, r0
 80003d6:	60b9      	str	r1, [r7, #8]
 80003d8:	607a      	str	r2, [r7, #4]
 80003da:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80003dc:	2300      	movs	r3, #0
 80003de:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80003e0:	f7ff ff5e 	bl	80002a0 <__NVIC_GetPriorityGrouping>
 80003e4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80003e6:	687a      	ldr	r2, [r7, #4]
 80003e8:	68b9      	ldr	r1, [r7, #8]
 80003ea:	6978      	ldr	r0, [r7, #20]
 80003ec:	f7ff ff90 	bl	8000310 <NVIC_EncodePriority>
 80003f0:	4602      	mov	r2, r0
 80003f2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80003f6:	4611      	mov	r1, r2
 80003f8:	4618      	mov	r0, r3
 80003fa:	f7ff ff5f 	bl	80002bc <__NVIC_SetPriority>
}
 80003fe:	bf00      	nop
 8000400:	3718      	adds	r7, #24
 8000402:	46bd      	mov	sp, r7
 8000404:	bd80      	pop	{r7, pc}

08000406 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000406:	b580      	push	{r7, lr}
 8000408:	b082      	sub	sp, #8
 800040a:	af00      	add	r7, sp, #0
 800040c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800040e:	6878      	ldr	r0, [r7, #4]
 8000410:	f7ff ffb0 	bl	8000374 <SysTick_Config>
 8000414:	4603      	mov	r3, r0
}
 8000416:	4618      	mov	r0, r3
 8000418:	3708      	adds	r7, #8
 800041a:	46bd      	mov	sp, r7
 800041c:	bd80      	pop	{r7, pc}
	...

08000420 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000420:	b480      	push	{r7}
 8000422:	b08b      	sub	sp, #44	; 0x2c
 8000424:	af00      	add	r7, sp, #0
 8000426:	6078      	str	r0, [r7, #4]
 8000428:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800042a:	2300      	movs	r3, #0
 800042c:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800042e:	2300      	movs	r3, #0
 8000430:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000432:	e169      	b.n	8000708 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8000434:	2201      	movs	r2, #1
 8000436:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000438:	fa02 f303 	lsl.w	r3, r2, r3
 800043c:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800043e:	683b      	ldr	r3, [r7, #0]
 8000440:	681b      	ldr	r3, [r3, #0]
 8000442:	69fa      	ldr	r2, [r7, #28]
 8000444:	4013      	ands	r3, r2
 8000446:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8000448:	69ba      	ldr	r2, [r7, #24]
 800044a:	69fb      	ldr	r3, [r7, #28]
 800044c:	429a      	cmp	r2, r3
 800044e:	f040 8158 	bne.w	8000702 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8000452:	683b      	ldr	r3, [r7, #0]
 8000454:	685b      	ldr	r3, [r3, #4]
 8000456:	4a9a      	ldr	r2, [pc, #616]	; (80006c0 <HAL_GPIO_Init+0x2a0>)
 8000458:	4293      	cmp	r3, r2
 800045a:	d05e      	beq.n	800051a <HAL_GPIO_Init+0xfa>
 800045c:	4a98      	ldr	r2, [pc, #608]	; (80006c0 <HAL_GPIO_Init+0x2a0>)
 800045e:	4293      	cmp	r3, r2
 8000460:	d875      	bhi.n	800054e <HAL_GPIO_Init+0x12e>
 8000462:	4a98      	ldr	r2, [pc, #608]	; (80006c4 <HAL_GPIO_Init+0x2a4>)
 8000464:	4293      	cmp	r3, r2
 8000466:	d058      	beq.n	800051a <HAL_GPIO_Init+0xfa>
 8000468:	4a96      	ldr	r2, [pc, #600]	; (80006c4 <HAL_GPIO_Init+0x2a4>)
 800046a:	4293      	cmp	r3, r2
 800046c:	d86f      	bhi.n	800054e <HAL_GPIO_Init+0x12e>
 800046e:	4a96      	ldr	r2, [pc, #600]	; (80006c8 <HAL_GPIO_Init+0x2a8>)
 8000470:	4293      	cmp	r3, r2
 8000472:	d052      	beq.n	800051a <HAL_GPIO_Init+0xfa>
 8000474:	4a94      	ldr	r2, [pc, #592]	; (80006c8 <HAL_GPIO_Init+0x2a8>)
 8000476:	4293      	cmp	r3, r2
 8000478:	d869      	bhi.n	800054e <HAL_GPIO_Init+0x12e>
 800047a:	4a94      	ldr	r2, [pc, #592]	; (80006cc <HAL_GPIO_Init+0x2ac>)
 800047c:	4293      	cmp	r3, r2
 800047e:	d04c      	beq.n	800051a <HAL_GPIO_Init+0xfa>
 8000480:	4a92      	ldr	r2, [pc, #584]	; (80006cc <HAL_GPIO_Init+0x2ac>)
 8000482:	4293      	cmp	r3, r2
 8000484:	d863      	bhi.n	800054e <HAL_GPIO_Init+0x12e>
 8000486:	4a92      	ldr	r2, [pc, #584]	; (80006d0 <HAL_GPIO_Init+0x2b0>)
 8000488:	4293      	cmp	r3, r2
 800048a:	d046      	beq.n	800051a <HAL_GPIO_Init+0xfa>
 800048c:	4a90      	ldr	r2, [pc, #576]	; (80006d0 <HAL_GPIO_Init+0x2b0>)
 800048e:	4293      	cmp	r3, r2
 8000490:	d85d      	bhi.n	800054e <HAL_GPIO_Init+0x12e>
 8000492:	2b12      	cmp	r3, #18
 8000494:	d82a      	bhi.n	80004ec <HAL_GPIO_Init+0xcc>
 8000496:	2b12      	cmp	r3, #18
 8000498:	d859      	bhi.n	800054e <HAL_GPIO_Init+0x12e>
 800049a:	a201      	add	r2, pc, #4	; (adr r2, 80004a0 <HAL_GPIO_Init+0x80>)
 800049c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80004a0:	0800051b 	.word	0x0800051b
 80004a4:	080004f5 	.word	0x080004f5
 80004a8:	08000507 	.word	0x08000507
 80004ac:	08000549 	.word	0x08000549
 80004b0:	0800054f 	.word	0x0800054f
 80004b4:	0800054f 	.word	0x0800054f
 80004b8:	0800054f 	.word	0x0800054f
 80004bc:	0800054f 	.word	0x0800054f
 80004c0:	0800054f 	.word	0x0800054f
 80004c4:	0800054f 	.word	0x0800054f
 80004c8:	0800054f 	.word	0x0800054f
 80004cc:	0800054f 	.word	0x0800054f
 80004d0:	0800054f 	.word	0x0800054f
 80004d4:	0800054f 	.word	0x0800054f
 80004d8:	0800054f 	.word	0x0800054f
 80004dc:	0800054f 	.word	0x0800054f
 80004e0:	0800054f 	.word	0x0800054f
 80004e4:	080004fd 	.word	0x080004fd
 80004e8:	08000511 	.word	0x08000511
 80004ec:	4a79      	ldr	r2, [pc, #484]	; (80006d4 <HAL_GPIO_Init+0x2b4>)
 80004ee:	4293      	cmp	r3, r2
 80004f0:	d013      	beq.n	800051a <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80004f2:	e02c      	b.n	800054e <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80004f4:	683b      	ldr	r3, [r7, #0]
 80004f6:	68db      	ldr	r3, [r3, #12]
 80004f8:	623b      	str	r3, [r7, #32]
          break;
 80004fa:	e029      	b.n	8000550 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80004fc:	683b      	ldr	r3, [r7, #0]
 80004fe:	68db      	ldr	r3, [r3, #12]
 8000500:	3304      	adds	r3, #4
 8000502:	623b      	str	r3, [r7, #32]
          break;
 8000504:	e024      	b.n	8000550 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8000506:	683b      	ldr	r3, [r7, #0]
 8000508:	68db      	ldr	r3, [r3, #12]
 800050a:	3308      	adds	r3, #8
 800050c:	623b      	str	r3, [r7, #32]
          break;
 800050e:	e01f      	b.n	8000550 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8000510:	683b      	ldr	r3, [r7, #0]
 8000512:	68db      	ldr	r3, [r3, #12]
 8000514:	330c      	adds	r3, #12
 8000516:	623b      	str	r3, [r7, #32]
          break;
 8000518:	e01a      	b.n	8000550 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800051a:	683b      	ldr	r3, [r7, #0]
 800051c:	689b      	ldr	r3, [r3, #8]
 800051e:	2b00      	cmp	r3, #0
 8000520:	d102      	bne.n	8000528 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8000522:	2304      	movs	r3, #4
 8000524:	623b      	str	r3, [r7, #32]
          break;
 8000526:	e013      	b.n	8000550 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8000528:	683b      	ldr	r3, [r7, #0]
 800052a:	689b      	ldr	r3, [r3, #8]
 800052c:	2b01      	cmp	r3, #1
 800052e:	d105      	bne.n	800053c <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000530:	2308      	movs	r3, #8
 8000532:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8000534:	687b      	ldr	r3, [r7, #4]
 8000536:	69fa      	ldr	r2, [r7, #28]
 8000538:	611a      	str	r2, [r3, #16]
          break;
 800053a:	e009      	b.n	8000550 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800053c:	2308      	movs	r3, #8
 800053e:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8000540:	687b      	ldr	r3, [r7, #4]
 8000542:	69fa      	ldr	r2, [r7, #28]
 8000544:	615a      	str	r2, [r3, #20]
          break;
 8000546:	e003      	b.n	8000550 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8000548:	2300      	movs	r3, #0
 800054a:	623b      	str	r3, [r7, #32]
          break;
 800054c:	e000      	b.n	8000550 <HAL_GPIO_Init+0x130>
          break;
 800054e:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8000550:	69bb      	ldr	r3, [r7, #24]
 8000552:	2bff      	cmp	r3, #255	; 0xff
 8000554:	d801      	bhi.n	800055a <HAL_GPIO_Init+0x13a>
 8000556:	687b      	ldr	r3, [r7, #4]
 8000558:	e001      	b.n	800055e <HAL_GPIO_Init+0x13e>
 800055a:	687b      	ldr	r3, [r7, #4]
 800055c:	3304      	adds	r3, #4
 800055e:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8000560:	69bb      	ldr	r3, [r7, #24]
 8000562:	2bff      	cmp	r3, #255	; 0xff
 8000564:	d802      	bhi.n	800056c <HAL_GPIO_Init+0x14c>
 8000566:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000568:	009b      	lsls	r3, r3, #2
 800056a:	e002      	b.n	8000572 <HAL_GPIO_Init+0x152>
 800056c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800056e:	3b08      	subs	r3, #8
 8000570:	009b      	lsls	r3, r3, #2
 8000572:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8000574:	697b      	ldr	r3, [r7, #20]
 8000576:	681a      	ldr	r2, [r3, #0]
 8000578:	210f      	movs	r1, #15
 800057a:	693b      	ldr	r3, [r7, #16]
 800057c:	fa01 f303 	lsl.w	r3, r1, r3
 8000580:	43db      	mvns	r3, r3
 8000582:	401a      	ands	r2, r3
 8000584:	6a39      	ldr	r1, [r7, #32]
 8000586:	693b      	ldr	r3, [r7, #16]
 8000588:	fa01 f303 	lsl.w	r3, r1, r3
 800058c:	431a      	orrs	r2, r3
 800058e:	697b      	ldr	r3, [r7, #20]
 8000590:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000592:	683b      	ldr	r3, [r7, #0]
 8000594:	685b      	ldr	r3, [r3, #4]
 8000596:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800059a:	2b00      	cmp	r3, #0
 800059c:	f000 80b1 	beq.w	8000702 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80005a0:	4b4d      	ldr	r3, [pc, #308]	; (80006d8 <HAL_GPIO_Init+0x2b8>)
 80005a2:	699b      	ldr	r3, [r3, #24]
 80005a4:	4a4c      	ldr	r2, [pc, #304]	; (80006d8 <HAL_GPIO_Init+0x2b8>)
 80005a6:	f043 0301 	orr.w	r3, r3, #1
 80005aa:	6193      	str	r3, [r2, #24]
 80005ac:	4b4a      	ldr	r3, [pc, #296]	; (80006d8 <HAL_GPIO_Init+0x2b8>)
 80005ae:	699b      	ldr	r3, [r3, #24]
 80005b0:	f003 0301 	and.w	r3, r3, #1
 80005b4:	60bb      	str	r3, [r7, #8]
 80005b6:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80005b8:	4a48      	ldr	r2, [pc, #288]	; (80006dc <HAL_GPIO_Init+0x2bc>)
 80005ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80005bc:	089b      	lsrs	r3, r3, #2
 80005be:	3302      	adds	r3, #2
 80005c0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80005c4:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80005c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80005c8:	f003 0303 	and.w	r3, r3, #3
 80005cc:	009b      	lsls	r3, r3, #2
 80005ce:	220f      	movs	r2, #15
 80005d0:	fa02 f303 	lsl.w	r3, r2, r3
 80005d4:	43db      	mvns	r3, r3
 80005d6:	68fa      	ldr	r2, [r7, #12]
 80005d8:	4013      	ands	r3, r2
 80005da:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80005dc:	687b      	ldr	r3, [r7, #4]
 80005de:	4a40      	ldr	r2, [pc, #256]	; (80006e0 <HAL_GPIO_Init+0x2c0>)
 80005e0:	4293      	cmp	r3, r2
 80005e2:	d013      	beq.n	800060c <HAL_GPIO_Init+0x1ec>
 80005e4:	687b      	ldr	r3, [r7, #4]
 80005e6:	4a3f      	ldr	r2, [pc, #252]	; (80006e4 <HAL_GPIO_Init+0x2c4>)
 80005e8:	4293      	cmp	r3, r2
 80005ea:	d00d      	beq.n	8000608 <HAL_GPIO_Init+0x1e8>
 80005ec:	687b      	ldr	r3, [r7, #4]
 80005ee:	4a3e      	ldr	r2, [pc, #248]	; (80006e8 <HAL_GPIO_Init+0x2c8>)
 80005f0:	4293      	cmp	r3, r2
 80005f2:	d007      	beq.n	8000604 <HAL_GPIO_Init+0x1e4>
 80005f4:	687b      	ldr	r3, [r7, #4]
 80005f6:	4a3d      	ldr	r2, [pc, #244]	; (80006ec <HAL_GPIO_Init+0x2cc>)
 80005f8:	4293      	cmp	r3, r2
 80005fa:	d101      	bne.n	8000600 <HAL_GPIO_Init+0x1e0>
 80005fc:	2303      	movs	r3, #3
 80005fe:	e006      	b.n	800060e <HAL_GPIO_Init+0x1ee>
 8000600:	2304      	movs	r3, #4
 8000602:	e004      	b.n	800060e <HAL_GPIO_Init+0x1ee>
 8000604:	2302      	movs	r3, #2
 8000606:	e002      	b.n	800060e <HAL_GPIO_Init+0x1ee>
 8000608:	2301      	movs	r3, #1
 800060a:	e000      	b.n	800060e <HAL_GPIO_Init+0x1ee>
 800060c:	2300      	movs	r3, #0
 800060e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000610:	f002 0203 	and.w	r2, r2, #3
 8000614:	0092      	lsls	r2, r2, #2
 8000616:	4093      	lsls	r3, r2
 8000618:	68fa      	ldr	r2, [r7, #12]
 800061a:	4313      	orrs	r3, r2
 800061c:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 800061e:	492f      	ldr	r1, [pc, #188]	; (80006dc <HAL_GPIO_Init+0x2bc>)
 8000620:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000622:	089b      	lsrs	r3, r3, #2
 8000624:	3302      	adds	r3, #2
 8000626:	68fa      	ldr	r2, [r7, #12]
 8000628:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800062c:	683b      	ldr	r3, [r7, #0]
 800062e:	685b      	ldr	r3, [r3, #4]
 8000630:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000634:	2b00      	cmp	r3, #0
 8000636:	d006      	beq.n	8000646 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8000638:	4b2d      	ldr	r3, [pc, #180]	; (80006f0 <HAL_GPIO_Init+0x2d0>)
 800063a:	681a      	ldr	r2, [r3, #0]
 800063c:	492c      	ldr	r1, [pc, #176]	; (80006f0 <HAL_GPIO_Init+0x2d0>)
 800063e:	69bb      	ldr	r3, [r7, #24]
 8000640:	4313      	orrs	r3, r2
 8000642:	600b      	str	r3, [r1, #0]
 8000644:	e006      	b.n	8000654 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8000646:	4b2a      	ldr	r3, [pc, #168]	; (80006f0 <HAL_GPIO_Init+0x2d0>)
 8000648:	681a      	ldr	r2, [r3, #0]
 800064a:	69bb      	ldr	r3, [r7, #24]
 800064c:	43db      	mvns	r3, r3
 800064e:	4928      	ldr	r1, [pc, #160]	; (80006f0 <HAL_GPIO_Init+0x2d0>)
 8000650:	4013      	ands	r3, r2
 8000652:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000654:	683b      	ldr	r3, [r7, #0]
 8000656:	685b      	ldr	r3, [r3, #4]
 8000658:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800065c:	2b00      	cmp	r3, #0
 800065e:	d006      	beq.n	800066e <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8000660:	4b23      	ldr	r3, [pc, #140]	; (80006f0 <HAL_GPIO_Init+0x2d0>)
 8000662:	685a      	ldr	r2, [r3, #4]
 8000664:	4922      	ldr	r1, [pc, #136]	; (80006f0 <HAL_GPIO_Init+0x2d0>)
 8000666:	69bb      	ldr	r3, [r7, #24]
 8000668:	4313      	orrs	r3, r2
 800066a:	604b      	str	r3, [r1, #4]
 800066c:	e006      	b.n	800067c <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800066e:	4b20      	ldr	r3, [pc, #128]	; (80006f0 <HAL_GPIO_Init+0x2d0>)
 8000670:	685a      	ldr	r2, [r3, #4]
 8000672:	69bb      	ldr	r3, [r7, #24]
 8000674:	43db      	mvns	r3, r3
 8000676:	491e      	ldr	r1, [pc, #120]	; (80006f0 <HAL_GPIO_Init+0x2d0>)
 8000678:	4013      	ands	r3, r2
 800067a:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800067c:	683b      	ldr	r3, [r7, #0]
 800067e:	685b      	ldr	r3, [r3, #4]
 8000680:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000684:	2b00      	cmp	r3, #0
 8000686:	d006      	beq.n	8000696 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8000688:	4b19      	ldr	r3, [pc, #100]	; (80006f0 <HAL_GPIO_Init+0x2d0>)
 800068a:	689a      	ldr	r2, [r3, #8]
 800068c:	4918      	ldr	r1, [pc, #96]	; (80006f0 <HAL_GPIO_Init+0x2d0>)
 800068e:	69bb      	ldr	r3, [r7, #24]
 8000690:	4313      	orrs	r3, r2
 8000692:	608b      	str	r3, [r1, #8]
 8000694:	e006      	b.n	80006a4 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8000696:	4b16      	ldr	r3, [pc, #88]	; (80006f0 <HAL_GPIO_Init+0x2d0>)
 8000698:	689a      	ldr	r2, [r3, #8]
 800069a:	69bb      	ldr	r3, [r7, #24]
 800069c:	43db      	mvns	r3, r3
 800069e:	4914      	ldr	r1, [pc, #80]	; (80006f0 <HAL_GPIO_Init+0x2d0>)
 80006a0:	4013      	ands	r3, r2
 80006a2:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80006a4:	683b      	ldr	r3, [r7, #0]
 80006a6:	685b      	ldr	r3, [r3, #4]
 80006a8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80006ac:	2b00      	cmp	r3, #0
 80006ae:	d021      	beq.n	80006f4 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80006b0:	4b0f      	ldr	r3, [pc, #60]	; (80006f0 <HAL_GPIO_Init+0x2d0>)
 80006b2:	68da      	ldr	r2, [r3, #12]
 80006b4:	490e      	ldr	r1, [pc, #56]	; (80006f0 <HAL_GPIO_Init+0x2d0>)
 80006b6:	69bb      	ldr	r3, [r7, #24]
 80006b8:	4313      	orrs	r3, r2
 80006ba:	60cb      	str	r3, [r1, #12]
 80006bc:	e021      	b.n	8000702 <HAL_GPIO_Init+0x2e2>
 80006be:	bf00      	nop
 80006c0:	10320000 	.word	0x10320000
 80006c4:	10310000 	.word	0x10310000
 80006c8:	10220000 	.word	0x10220000
 80006cc:	10210000 	.word	0x10210000
 80006d0:	10120000 	.word	0x10120000
 80006d4:	10110000 	.word	0x10110000
 80006d8:	40021000 	.word	0x40021000
 80006dc:	40010000 	.word	0x40010000
 80006e0:	40010800 	.word	0x40010800
 80006e4:	40010c00 	.word	0x40010c00
 80006e8:	40011000 	.word	0x40011000
 80006ec:	40011400 	.word	0x40011400
 80006f0:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80006f4:	4b0b      	ldr	r3, [pc, #44]	; (8000724 <HAL_GPIO_Init+0x304>)
 80006f6:	68da      	ldr	r2, [r3, #12]
 80006f8:	69bb      	ldr	r3, [r7, #24]
 80006fa:	43db      	mvns	r3, r3
 80006fc:	4909      	ldr	r1, [pc, #36]	; (8000724 <HAL_GPIO_Init+0x304>)
 80006fe:	4013      	ands	r3, r2
 8000700:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8000702:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000704:	3301      	adds	r3, #1
 8000706:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000708:	683b      	ldr	r3, [r7, #0]
 800070a:	681a      	ldr	r2, [r3, #0]
 800070c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800070e:	fa22 f303 	lsr.w	r3, r2, r3
 8000712:	2b00      	cmp	r3, #0
 8000714:	f47f ae8e 	bne.w	8000434 <HAL_GPIO_Init+0x14>
  }
}
 8000718:	bf00      	nop
 800071a:	bf00      	nop
 800071c:	372c      	adds	r7, #44	; 0x2c
 800071e:	46bd      	mov	sp, r7
 8000720:	bc80      	pop	{r7}
 8000722:	4770      	bx	lr
 8000724:	40010400 	.word	0x40010400

08000728 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8000728:	b580      	push	{r7, lr}
 800072a:	b084      	sub	sp, #16
 800072c:	af00      	add	r7, sp, #0
 800072e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8000730:	687b      	ldr	r3, [r7, #4]
 8000732:	2b00      	cmp	r3, #0
 8000734:	d101      	bne.n	800073a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8000736:	2301      	movs	r3, #1
 8000738:	e12b      	b.n	8000992 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800073a:	687b      	ldr	r3, [r7, #4]
 800073c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8000740:	b2db      	uxtb	r3, r3
 8000742:	2b00      	cmp	r3, #0
 8000744:	d106      	bne.n	8000754 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8000746:	687b      	ldr	r3, [r7, #4]
 8000748:	2200      	movs	r2, #0
 800074a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800074e:	6878      	ldr	r0, [r7, #4]
 8000750:	f001 fd1e 	bl	8002190 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8000754:	687b      	ldr	r3, [r7, #4]
 8000756:	2224      	movs	r2, #36	; 0x24
 8000758:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800075c:	687b      	ldr	r3, [r7, #4]
 800075e:	681b      	ldr	r3, [r3, #0]
 8000760:	681a      	ldr	r2, [r3, #0]
 8000762:	687b      	ldr	r3, [r7, #4]
 8000764:	681b      	ldr	r3, [r3, #0]
 8000766:	f022 0201 	bic.w	r2, r2, #1
 800076a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 800076c:	687b      	ldr	r3, [r7, #4]
 800076e:	681b      	ldr	r3, [r3, #0]
 8000770:	681a      	ldr	r2, [r3, #0]
 8000772:	687b      	ldr	r3, [r7, #4]
 8000774:	681b      	ldr	r3, [r3, #0]
 8000776:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800077a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 800077c:	687b      	ldr	r3, [r7, #4]
 800077e:	681b      	ldr	r3, [r3, #0]
 8000780:	681a      	ldr	r2, [r3, #0]
 8000782:	687b      	ldr	r3, [r7, #4]
 8000784:	681b      	ldr	r3, [r3, #0]
 8000786:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800078a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 800078c:	f001 f918 	bl	80019c0 <HAL_RCC_GetPCLK1Freq>
 8000790:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8000792:	687b      	ldr	r3, [r7, #4]
 8000794:	685b      	ldr	r3, [r3, #4]
 8000796:	4a81      	ldr	r2, [pc, #516]	; (800099c <HAL_I2C_Init+0x274>)
 8000798:	4293      	cmp	r3, r2
 800079a:	d807      	bhi.n	80007ac <HAL_I2C_Init+0x84>
 800079c:	68fb      	ldr	r3, [r7, #12]
 800079e:	4a80      	ldr	r2, [pc, #512]	; (80009a0 <HAL_I2C_Init+0x278>)
 80007a0:	4293      	cmp	r3, r2
 80007a2:	bf94      	ite	ls
 80007a4:	2301      	movls	r3, #1
 80007a6:	2300      	movhi	r3, #0
 80007a8:	b2db      	uxtb	r3, r3
 80007aa:	e006      	b.n	80007ba <HAL_I2C_Init+0x92>
 80007ac:	68fb      	ldr	r3, [r7, #12]
 80007ae:	4a7d      	ldr	r2, [pc, #500]	; (80009a4 <HAL_I2C_Init+0x27c>)
 80007b0:	4293      	cmp	r3, r2
 80007b2:	bf94      	ite	ls
 80007b4:	2301      	movls	r3, #1
 80007b6:	2300      	movhi	r3, #0
 80007b8:	b2db      	uxtb	r3, r3
 80007ba:	2b00      	cmp	r3, #0
 80007bc:	d001      	beq.n	80007c2 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80007be:	2301      	movs	r3, #1
 80007c0:	e0e7      	b.n	8000992 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80007c2:	68fb      	ldr	r3, [r7, #12]
 80007c4:	4a78      	ldr	r2, [pc, #480]	; (80009a8 <HAL_I2C_Init+0x280>)
 80007c6:	fba2 2303 	umull	r2, r3, r2, r3
 80007ca:	0c9b      	lsrs	r3, r3, #18
 80007cc:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80007ce:	687b      	ldr	r3, [r7, #4]
 80007d0:	681b      	ldr	r3, [r3, #0]
 80007d2:	685b      	ldr	r3, [r3, #4]
 80007d4:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80007d8:	687b      	ldr	r3, [r7, #4]
 80007da:	681b      	ldr	r3, [r3, #0]
 80007dc:	68ba      	ldr	r2, [r7, #8]
 80007de:	430a      	orrs	r2, r1
 80007e0:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80007e2:	687b      	ldr	r3, [r7, #4]
 80007e4:	681b      	ldr	r3, [r3, #0]
 80007e6:	6a1b      	ldr	r3, [r3, #32]
 80007e8:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80007ec:	687b      	ldr	r3, [r7, #4]
 80007ee:	685b      	ldr	r3, [r3, #4]
 80007f0:	4a6a      	ldr	r2, [pc, #424]	; (800099c <HAL_I2C_Init+0x274>)
 80007f2:	4293      	cmp	r3, r2
 80007f4:	d802      	bhi.n	80007fc <HAL_I2C_Init+0xd4>
 80007f6:	68bb      	ldr	r3, [r7, #8]
 80007f8:	3301      	adds	r3, #1
 80007fa:	e009      	b.n	8000810 <HAL_I2C_Init+0xe8>
 80007fc:	68bb      	ldr	r3, [r7, #8]
 80007fe:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8000802:	fb02 f303 	mul.w	r3, r2, r3
 8000806:	4a69      	ldr	r2, [pc, #420]	; (80009ac <HAL_I2C_Init+0x284>)
 8000808:	fba2 2303 	umull	r2, r3, r2, r3
 800080c:	099b      	lsrs	r3, r3, #6
 800080e:	3301      	adds	r3, #1
 8000810:	687a      	ldr	r2, [r7, #4]
 8000812:	6812      	ldr	r2, [r2, #0]
 8000814:	430b      	orrs	r3, r1
 8000816:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8000818:	687b      	ldr	r3, [r7, #4]
 800081a:	681b      	ldr	r3, [r3, #0]
 800081c:	69db      	ldr	r3, [r3, #28]
 800081e:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8000822:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8000826:	687b      	ldr	r3, [r7, #4]
 8000828:	685b      	ldr	r3, [r3, #4]
 800082a:	495c      	ldr	r1, [pc, #368]	; (800099c <HAL_I2C_Init+0x274>)
 800082c:	428b      	cmp	r3, r1
 800082e:	d819      	bhi.n	8000864 <HAL_I2C_Init+0x13c>
 8000830:	68fb      	ldr	r3, [r7, #12]
 8000832:	1e59      	subs	r1, r3, #1
 8000834:	687b      	ldr	r3, [r7, #4]
 8000836:	685b      	ldr	r3, [r3, #4]
 8000838:	005b      	lsls	r3, r3, #1
 800083a:	fbb1 f3f3 	udiv	r3, r1, r3
 800083e:	1c59      	adds	r1, r3, #1
 8000840:	f640 73fc 	movw	r3, #4092	; 0xffc
 8000844:	400b      	ands	r3, r1
 8000846:	2b00      	cmp	r3, #0
 8000848:	d00a      	beq.n	8000860 <HAL_I2C_Init+0x138>
 800084a:	68fb      	ldr	r3, [r7, #12]
 800084c:	1e59      	subs	r1, r3, #1
 800084e:	687b      	ldr	r3, [r7, #4]
 8000850:	685b      	ldr	r3, [r3, #4]
 8000852:	005b      	lsls	r3, r3, #1
 8000854:	fbb1 f3f3 	udiv	r3, r1, r3
 8000858:	3301      	adds	r3, #1
 800085a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800085e:	e051      	b.n	8000904 <HAL_I2C_Init+0x1dc>
 8000860:	2304      	movs	r3, #4
 8000862:	e04f      	b.n	8000904 <HAL_I2C_Init+0x1dc>
 8000864:	687b      	ldr	r3, [r7, #4]
 8000866:	689b      	ldr	r3, [r3, #8]
 8000868:	2b00      	cmp	r3, #0
 800086a:	d111      	bne.n	8000890 <HAL_I2C_Init+0x168>
 800086c:	68fb      	ldr	r3, [r7, #12]
 800086e:	1e58      	subs	r0, r3, #1
 8000870:	687b      	ldr	r3, [r7, #4]
 8000872:	6859      	ldr	r1, [r3, #4]
 8000874:	460b      	mov	r3, r1
 8000876:	005b      	lsls	r3, r3, #1
 8000878:	440b      	add	r3, r1
 800087a:	fbb0 f3f3 	udiv	r3, r0, r3
 800087e:	3301      	adds	r3, #1
 8000880:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8000884:	2b00      	cmp	r3, #0
 8000886:	bf0c      	ite	eq
 8000888:	2301      	moveq	r3, #1
 800088a:	2300      	movne	r3, #0
 800088c:	b2db      	uxtb	r3, r3
 800088e:	e012      	b.n	80008b6 <HAL_I2C_Init+0x18e>
 8000890:	68fb      	ldr	r3, [r7, #12]
 8000892:	1e58      	subs	r0, r3, #1
 8000894:	687b      	ldr	r3, [r7, #4]
 8000896:	6859      	ldr	r1, [r3, #4]
 8000898:	460b      	mov	r3, r1
 800089a:	009b      	lsls	r3, r3, #2
 800089c:	440b      	add	r3, r1
 800089e:	0099      	lsls	r1, r3, #2
 80008a0:	440b      	add	r3, r1
 80008a2:	fbb0 f3f3 	udiv	r3, r0, r3
 80008a6:	3301      	adds	r3, #1
 80008a8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80008ac:	2b00      	cmp	r3, #0
 80008ae:	bf0c      	ite	eq
 80008b0:	2301      	moveq	r3, #1
 80008b2:	2300      	movne	r3, #0
 80008b4:	b2db      	uxtb	r3, r3
 80008b6:	2b00      	cmp	r3, #0
 80008b8:	d001      	beq.n	80008be <HAL_I2C_Init+0x196>
 80008ba:	2301      	movs	r3, #1
 80008bc:	e022      	b.n	8000904 <HAL_I2C_Init+0x1dc>
 80008be:	687b      	ldr	r3, [r7, #4]
 80008c0:	689b      	ldr	r3, [r3, #8]
 80008c2:	2b00      	cmp	r3, #0
 80008c4:	d10e      	bne.n	80008e4 <HAL_I2C_Init+0x1bc>
 80008c6:	68fb      	ldr	r3, [r7, #12]
 80008c8:	1e58      	subs	r0, r3, #1
 80008ca:	687b      	ldr	r3, [r7, #4]
 80008cc:	6859      	ldr	r1, [r3, #4]
 80008ce:	460b      	mov	r3, r1
 80008d0:	005b      	lsls	r3, r3, #1
 80008d2:	440b      	add	r3, r1
 80008d4:	fbb0 f3f3 	udiv	r3, r0, r3
 80008d8:	3301      	adds	r3, #1
 80008da:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80008de:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80008e2:	e00f      	b.n	8000904 <HAL_I2C_Init+0x1dc>
 80008e4:	68fb      	ldr	r3, [r7, #12]
 80008e6:	1e58      	subs	r0, r3, #1
 80008e8:	687b      	ldr	r3, [r7, #4]
 80008ea:	6859      	ldr	r1, [r3, #4]
 80008ec:	460b      	mov	r3, r1
 80008ee:	009b      	lsls	r3, r3, #2
 80008f0:	440b      	add	r3, r1
 80008f2:	0099      	lsls	r1, r3, #2
 80008f4:	440b      	add	r3, r1
 80008f6:	fbb0 f3f3 	udiv	r3, r0, r3
 80008fa:	3301      	adds	r3, #1
 80008fc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8000900:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8000904:	6879      	ldr	r1, [r7, #4]
 8000906:	6809      	ldr	r1, [r1, #0]
 8000908:	4313      	orrs	r3, r2
 800090a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 800090c:	687b      	ldr	r3, [r7, #4]
 800090e:	681b      	ldr	r3, [r3, #0]
 8000910:	681b      	ldr	r3, [r3, #0]
 8000912:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8000916:	687b      	ldr	r3, [r7, #4]
 8000918:	69da      	ldr	r2, [r3, #28]
 800091a:	687b      	ldr	r3, [r7, #4]
 800091c:	6a1b      	ldr	r3, [r3, #32]
 800091e:	431a      	orrs	r2, r3
 8000920:	687b      	ldr	r3, [r7, #4]
 8000922:	681b      	ldr	r3, [r3, #0]
 8000924:	430a      	orrs	r2, r1
 8000926:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8000928:	687b      	ldr	r3, [r7, #4]
 800092a:	681b      	ldr	r3, [r3, #0]
 800092c:	689b      	ldr	r3, [r3, #8]
 800092e:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8000932:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8000936:	687a      	ldr	r2, [r7, #4]
 8000938:	6911      	ldr	r1, [r2, #16]
 800093a:	687a      	ldr	r2, [r7, #4]
 800093c:	68d2      	ldr	r2, [r2, #12]
 800093e:	4311      	orrs	r1, r2
 8000940:	687a      	ldr	r2, [r7, #4]
 8000942:	6812      	ldr	r2, [r2, #0]
 8000944:	430b      	orrs	r3, r1
 8000946:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8000948:	687b      	ldr	r3, [r7, #4]
 800094a:	681b      	ldr	r3, [r3, #0]
 800094c:	68db      	ldr	r3, [r3, #12]
 800094e:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8000952:	687b      	ldr	r3, [r7, #4]
 8000954:	695a      	ldr	r2, [r3, #20]
 8000956:	687b      	ldr	r3, [r7, #4]
 8000958:	699b      	ldr	r3, [r3, #24]
 800095a:	431a      	orrs	r2, r3
 800095c:	687b      	ldr	r3, [r7, #4]
 800095e:	681b      	ldr	r3, [r3, #0]
 8000960:	430a      	orrs	r2, r1
 8000962:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8000964:	687b      	ldr	r3, [r7, #4]
 8000966:	681b      	ldr	r3, [r3, #0]
 8000968:	681a      	ldr	r2, [r3, #0]
 800096a:	687b      	ldr	r3, [r7, #4]
 800096c:	681b      	ldr	r3, [r3, #0]
 800096e:	f042 0201 	orr.w	r2, r2, #1
 8000972:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8000974:	687b      	ldr	r3, [r7, #4]
 8000976:	2200      	movs	r2, #0
 8000978:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800097a:	687b      	ldr	r3, [r7, #4]
 800097c:	2220      	movs	r2, #32
 800097e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8000982:	687b      	ldr	r3, [r7, #4]
 8000984:	2200      	movs	r2, #0
 8000986:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8000988:	687b      	ldr	r3, [r7, #4]
 800098a:	2200      	movs	r2, #0
 800098c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8000990:	2300      	movs	r3, #0
}
 8000992:	4618      	mov	r0, r3
 8000994:	3710      	adds	r7, #16
 8000996:	46bd      	mov	sp, r7
 8000998:	bd80      	pop	{r7, pc}
 800099a:	bf00      	nop
 800099c:	000186a0 	.word	0x000186a0
 80009a0:	001e847f 	.word	0x001e847f
 80009a4:	003d08ff 	.word	0x003d08ff
 80009a8:	431bde83 	.word	0x431bde83
 80009ac:	10624dd3 	.word	0x10624dd3

080009b0 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80009b0:	b580      	push	{r7, lr}
 80009b2:	b088      	sub	sp, #32
 80009b4:	af02      	add	r7, sp, #8
 80009b6:	60f8      	str	r0, [r7, #12]
 80009b8:	607a      	str	r2, [r7, #4]
 80009ba:	461a      	mov	r2, r3
 80009bc:	460b      	mov	r3, r1
 80009be:	817b      	strh	r3, [r7, #10]
 80009c0:	4613      	mov	r3, r2
 80009c2:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80009c4:	f7ff fc1a 	bl	80001fc <HAL_GetTick>
 80009c8:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 80009ca:	68fb      	ldr	r3, [r7, #12]
 80009cc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80009d0:	b2db      	uxtb	r3, r3
 80009d2:	2b20      	cmp	r3, #32
 80009d4:	f040 80e0 	bne.w	8000b98 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80009d8:	697b      	ldr	r3, [r7, #20]
 80009da:	9300      	str	r3, [sp, #0]
 80009dc:	2319      	movs	r3, #25
 80009de:	2201      	movs	r2, #1
 80009e0:	4970      	ldr	r1, [pc, #448]	; (8000ba4 <HAL_I2C_Master_Transmit+0x1f4>)
 80009e2:	68f8      	ldr	r0, [r7, #12]
 80009e4:	f000 fa92 	bl	8000f0c <I2C_WaitOnFlagUntilTimeout>
 80009e8:	4603      	mov	r3, r0
 80009ea:	2b00      	cmp	r3, #0
 80009ec:	d001      	beq.n	80009f2 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 80009ee:	2302      	movs	r3, #2
 80009f0:	e0d3      	b.n	8000b9a <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80009f2:	68fb      	ldr	r3, [r7, #12]
 80009f4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80009f8:	2b01      	cmp	r3, #1
 80009fa:	d101      	bne.n	8000a00 <HAL_I2C_Master_Transmit+0x50>
 80009fc:	2302      	movs	r3, #2
 80009fe:	e0cc      	b.n	8000b9a <HAL_I2C_Master_Transmit+0x1ea>
 8000a00:	68fb      	ldr	r3, [r7, #12]
 8000a02:	2201      	movs	r2, #1
 8000a04:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8000a08:	68fb      	ldr	r3, [r7, #12]
 8000a0a:	681b      	ldr	r3, [r3, #0]
 8000a0c:	681b      	ldr	r3, [r3, #0]
 8000a0e:	f003 0301 	and.w	r3, r3, #1
 8000a12:	2b01      	cmp	r3, #1
 8000a14:	d007      	beq.n	8000a26 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8000a16:	68fb      	ldr	r3, [r7, #12]
 8000a18:	681b      	ldr	r3, [r3, #0]
 8000a1a:	681a      	ldr	r2, [r3, #0]
 8000a1c:	68fb      	ldr	r3, [r7, #12]
 8000a1e:	681b      	ldr	r3, [r3, #0]
 8000a20:	f042 0201 	orr.w	r2, r2, #1
 8000a24:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8000a26:	68fb      	ldr	r3, [r7, #12]
 8000a28:	681b      	ldr	r3, [r3, #0]
 8000a2a:	681a      	ldr	r2, [r3, #0]
 8000a2c:	68fb      	ldr	r3, [r7, #12]
 8000a2e:	681b      	ldr	r3, [r3, #0]
 8000a30:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8000a34:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8000a36:	68fb      	ldr	r3, [r7, #12]
 8000a38:	2221      	movs	r2, #33	; 0x21
 8000a3a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8000a3e:	68fb      	ldr	r3, [r7, #12]
 8000a40:	2210      	movs	r2, #16
 8000a42:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8000a46:	68fb      	ldr	r3, [r7, #12]
 8000a48:	2200      	movs	r2, #0
 8000a4a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8000a4c:	68fb      	ldr	r3, [r7, #12]
 8000a4e:	687a      	ldr	r2, [r7, #4]
 8000a50:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8000a52:	68fb      	ldr	r3, [r7, #12]
 8000a54:	893a      	ldrh	r2, [r7, #8]
 8000a56:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8000a58:	68fb      	ldr	r3, [r7, #12]
 8000a5a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8000a5c:	b29a      	uxth	r2, r3
 8000a5e:	68fb      	ldr	r3, [r7, #12]
 8000a60:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8000a62:	68fb      	ldr	r3, [r7, #12]
 8000a64:	4a50      	ldr	r2, [pc, #320]	; (8000ba8 <HAL_I2C_Master_Transmit+0x1f8>)
 8000a66:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8000a68:	8979      	ldrh	r1, [r7, #10]
 8000a6a:	697b      	ldr	r3, [r7, #20]
 8000a6c:	6a3a      	ldr	r2, [r7, #32]
 8000a6e:	68f8      	ldr	r0, [r7, #12]
 8000a70:	f000 f9ca 	bl	8000e08 <I2C_MasterRequestWrite>
 8000a74:	4603      	mov	r3, r0
 8000a76:	2b00      	cmp	r3, #0
 8000a78:	d001      	beq.n	8000a7e <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8000a7a:	2301      	movs	r3, #1
 8000a7c:	e08d      	b.n	8000b9a <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8000a7e:	2300      	movs	r3, #0
 8000a80:	613b      	str	r3, [r7, #16]
 8000a82:	68fb      	ldr	r3, [r7, #12]
 8000a84:	681b      	ldr	r3, [r3, #0]
 8000a86:	695b      	ldr	r3, [r3, #20]
 8000a88:	613b      	str	r3, [r7, #16]
 8000a8a:	68fb      	ldr	r3, [r7, #12]
 8000a8c:	681b      	ldr	r3, [r3, #0]
 8000a8e:	699b      	ldr	r3, [r3, #24]
 8000a90:	613b      	str	r3, [r7, #16]
 8000a92:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8000a94:	e066      	b.n	8000b64 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8000a96:	697a      	ldr	r2, [r7, #20]
 8000a98:	6a39      	ldr	r1, [r7, #32]
 8000a9a:	68f8      	ldr	r0, [r7, #12]
 8000a9c:	f000 fb0c 	bl	80010b8 <I2C_WaitOnTXEFlagUntilTimeout>
 8000aa0:	4603      	mov	r3, r0
 8000aa2:	2b00      	cmp	r3, #0
 8000aa4:	d00d      	beq.n	8000ac2 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8000aa6:	68fb      	ldr	r3, [r7, #12]
 8000aa8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000aaa:	2b04      	cmp	r3, #4
 8000aac:	d107      	bne.n	8000abe <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8000aae:	68fb      	ldr	r3, [r7, #12]
 8000ab0:	681b      	ldr	r3, [r3, #0]
 8000ab2:	681a      	ldr	r2, [r3, #0]
 8000ab4:	68fb      	ldr	r3, [r7, #12]
 8000ab6:	681b      	ldr	r3, [r3, #0]
 8000ab8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8000abc:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8000abe:	2301      	movs	r3, #1
 8000ac0:	e06b      	b.n	8000b9a <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8000ac2:	68fb      	ldr	r3, [r7, #12]
 8000ac4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000ac6:	781a      	ldrb	r2, [r3, #0]
 8000ac8:	68fb      	ldr	r3, [r7, #12]
 8000aca:	681b      	ldr	r3, [r3, #0]
 8000acc:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8000ace:	68fb      	ldr	r3, [r7, #12]
 8000ad0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000ad2:	1c5a      	adds	r2, r3, #1
 8000ad4:	68fb      	ldr	r3, [r7, #12]
 8000ad6:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8000ad8:	68fb      	ldr	r3, [r7, #12]
 8000ada:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8000adc:	b29b      	uxth	r3, r3
 8000ade:	3b01      	subs	r3, #1
 8000ae0:	b29a      	uxth	r2, r3
 8000ae2:	68fb      	ldr	r3, [r7, #12]
 8000ae4:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8000ae6:	68fb      	ldr	r3, [r7, #12]
 8000ae8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8000aea:	3b01      	subs	r3, #1
 8000aec:	b29a      	uxth	r2, r3
 8000aee:	68fb      	ldr	r3, [r7, #12]
 8000af0:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8000af2:	68fb      	ldr	r3, [r7, #12]
 8000af4:	681b      	ldr	r3, [r3, #0]
 8000af6:	695b      	ldr	r3, [r3, #20]
 8000af8:	f003 0304 	and.w	r3, r3, #4
 8000afc:	2b04      	cmp	r3, #4
 8000afe:	d11b      	bne.n	8000b38 <HAL_I2C_Master_Transmit+0x188>
 8000b00:	68fb      	ldr	r3, [r7, #12]
 8000b02:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8000b04:	2b00      	cmp	r3, #0
 8000b06:	d017      	beq.n	8000b38 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8000b08:	68fb      	ldr	r3, [r7, #12]
 8000b0a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000b0c:	781a      	ldrb	r2, [r3, #0]
 8000b0e:	68fb      	ldr	r3, [r7, #12]
 8000b10:	681b      	ldr	r3, [r3, #0]
 8000b12:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8000b14:	68fb      	ldr	r3, [r7, #12]
 8000b16:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000b18:	1c5a      	adds	r2, r3, #1
 8000b1a:	68fb      	ldr	r3, [r7, #12]
 8000b1c:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 8000b1e:	68fb      	ldr	r3, [r7, #12]
 8000b20:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8000b22:	b29b      	uxth	r3, r3
 8000b24:	3b01      	subs	r3, #1
 8000b26:	b29a      	uxth	r2, r3
 8000b28:	68fb      	ldr	r3, [r7, #12]
 8000b2a:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8000b2c:	68fb      	ldr	r3, [r7, #12]
 8000b2e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8000b30:	3b01      	subs	r3, #1
 8000b32:	b29a      	uxth	r2, r3
 8000b34:	68fb      	ldr	r3, [r7, #12]
 8000b36:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8000b38:	697a      	ldr	r2, [r7, #20]
 8000b3a:	6a39      	ldr	r1, [r7, #32]
 8000b3c:	68f8      	ldr	r0, [r7, #12]
 8000b3e:	f000 fafc 	bl	800113a <I2C_WaitOnBTFFlagUntilTimeout>
 8000b42:	4603      	mov	r3, r0
 8000b44:	2b00      	cmp	r3, #0
 8000b46:	d00d      	beq.n	8000b64 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8000b48:	68fb      	ldr	r3, [r7, #12]
 8000b4a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b4c:	2b04      	cmp	r3, #4
 8000b4e:	d107      	bne.n	8000b60 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8000b50:	68fb      	ldr	r3, [r7, #12]
 8000b52:	681b      	ldr	r3, [r3, #0]
 8000b54:	681a      	ldr	r2, [r3, #0]
 8000b56:	68fb      	ldr	r3, [r7, #12]
 8000b58:	681b      	ldr	r3, [r3, #0]
 8000b5a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8000b5e:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8000b60:	2301      	movs	r3, #1
 8000b62:	e01a      	b.n	8000b9a <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8000b64:	68fb      	ldr	r3, [r7, #12]
 8000b66:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8000b68:	2b00      	cmp	r3, #0
 8000b6a:	d194      	bne.n	8000a96 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8000b6c:	68fb      	ldr	r3, [r7, #12]
 8000b6e:	681b      	ldr	r3, [r3, #0]
 8000b70:	681a      	ldr	r2, [r3, #0]
 8000b72:	68fb      	ldr	r3, [r7, #12]
 8000b74:	681b      	ldr	r3, [r3, #0]
 8000b76:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8000b7a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8000b7c:	68fb      	ldr	r3, [r7, #12]
 8000b7e:	2220      	movs	r2, #32
 8000b80:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8000b84:	68fb      	ldr	r3, [r7, #12]
 8000b86:	2200      	movs	r2, #0
 8000b88:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8000b8c:	68fb      	ldr	r3, [r7, #12]
 8000b8e:	2200      	movs	r2, #0
 8000b90:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8000b94:	2300      	movs	r3, #0
 8000b96:	e000      	b.n	8000b9a <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8000b98:	2302      	movs	r3, #2
  }
}
 8000b9a:	4618      	mov	r0, r3
 8000b9c:	3718      	adds	r7, #24
 8000b9e:	46bd      	mov	sp, r7
 8000ba0:	bd80      	pop	{r7, pc}
 8000ba2:	bf00      	nop
 8000ba4:	00100002 	.word	0x00100002
 8000ba8:	ffff0000 	.word	0xffff0000

08000bac <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 8000bac:	b580      	push	{r7, lr}
 8000bae:	b08a      	sub	sp, #40	; 0x28
 8000bb0:	af02      	add	r7, sp, #8
 8000bb2:	60f8      	str	r0, [r7, #12]
 8000bb4:	607a      	str	r2, [r7, #4]
 8000bb6:	603b      	str	r3, [r7, #0]
 8000bb8:	460b      	mov	r3, r1
 8000bba:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 8000bbc:	f7ff fb1e 	bl	80001fc <HAL_GetTick>
 8000bc0:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 1U;
 8000bc2:	2301      	movs	r3, #1
 8000bc4:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8000bc6:	68fb      	ldr	r3, [r7, #12]
 8000bc8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8000bcc:	b2db      	uxtb	r3, r3
 8000bce:	2b20      	cmp	r3, #32
 8000bd0:	f040 8111 	bne.w	8000df6 <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8000bd4:	69fb      	ldr	r3, [r7, #28]
 8000bd6:	9300      	str	r3, [sp, #0]
 8000bd8:	2319      	movs	r3, #25
 8000bda:	2201      	movs	r2, #1
 8000bdc:	4988      	ldr	r1, [pc, #544]	; (8000e00 <HAL_I2C_IsDeviceReady+0x254>)
 8000bde:	68f8      	ldr	r0, [r7, #12]
 8000be0:	f000 f994 	bl	8000f0c <I2C_WaitOnFlagUntilTimeout>
 8000be4:	4603      	mov	r3, r0
 8000be6:	2b00      	cmp	r3, #0
 8000be8:	d001      	beq.n	8000bee <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 8000bea:	2302      	movs	r3, #2
 8000bec:	e104      	b.n	8000df8 <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8000bee:	68fb      	ldr	r3, [r7, #12]
 8000bf0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8000bf4:	2b01      	cmp	r3, #1
 8000bf6:	d101      	bne.n	8000bfc <HAL_I2C_IsDeviceReady+0x50>
 8000bf8:	2302      	movs	r3, #2
 8000bfa:	e0fd      	b.n	8000df8 <HAL_I2C_IsDeviceReady+0x24c>
 8000bfc:	68fb      	ldr	r3, [r7, #12]
 8000bfe:	2201      	movs	r2, #1
 8000c00:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8000c04:	68fb      	ldr	r3, [r7, #12]
 8000c06:	681b      	ldr	r3, [r3, #0]
 8000c08:	681b      	ldr	r3, [r3, #0]
 8000c0a:	f003 0301 	and.w	r3, r3, #1
 8000c0e:	2b01      	cmp	r3, #1
 8000c10:	d007      	beq.n	8000c22 <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8000c12:	68fb      	ldr	r3, [r7, #12]
 8000c14:	681b      	ldr	r3, [r3, #0]
 8000c16:	681a      	ldr	r2, [r3, #0]
 8000c18:	68fb      	ldr	r3, [r7, #12]
 8000c1a:	681b      	ldr	r3, [r3, #0]
 8000c1c:	f042 0201 	orr.w	r2, r2, #1
 8000c20:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8000c22:	68fb      	ldr	r3, [r7, #12]
 8000c24:	681b      	ldr	r3, [r3, #0]
 8000c26:	681a      	ldr	r2, [r3, #0]
 8000c28:	68fb      	ldr	r3, [r7, #12]
 8000c2a:	681b      	ldr	r3, [r3, #0]
 8000c2c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8000c30:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8000c32:	68fb      	ldr	r3, [r7, #12]
 8000c34:	2224      	movs	r2, #36	; 0x24
 8000c36:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8000c3a:	68fb      	ldr	r3, [r7, #12]
 8000c3c:	2200      	movs	r2, #0
 8000c3e:	641a      	str	r2, [r3, #64]	; 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8000c40:	68fb      	ldr	r3, [r7, #12]
 8000c42:	4a70      	ldr	r2, [pc, #448]	; (8000e04 <HAL_I2C_IsDeviceReady+0x258>)
 8000c44:	62da      	str	r2, [r3, #44]	; 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8000c46:	68fb      	ldr	r3, [r7, #12]
 8000c48:	681b      	ldr	r3, [r3, #0]
 8000c4a:	681a      	ldr	r2, [r3, #0]
 8000c4c:	68fb      	ldr	r3, [r7, #12]
 8000c4e:	681b      	ldr	r3, [r3, #0]
 8000c50:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8000c54:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 8000c56:	69fb      	ldr	r3, [r7, #28]
 8000c58:	9300      	str	r3, [sp, #0]
 8000c5a:	683b      	ldr	r3, [r7, #0]
 8000c5c:	2200      	movs	r2, #0
 8000c5e:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8000c62:	68f8      	ldr	r0, [r7, #12]
 8000c64:	f000 f952 	bl	8000f0c <I2C_WaitOnFlagUntilTimeout>
 8000c68:	4603      	mov	r3, r0
 8000c6a:	2b00      	cmp	r3, #0
 8000c6c:	d00d      	beq.n	8000c8a <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8000c6e:	68fb      	ldr	r3, [r7, #12]
 8000c70:	681b      	ldr	r3, [r3, #0]
 8000c72:	681b      	ldr	r3, [r3, #0]
 8000c74:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000c78:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8000c7c:	d103      	bne.n	8000c86 <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8000c7e:	68fb      	ldr	r3, [r7, #12]
 8000c80:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000c84:	641a      	str	r2, [r3, #64]	; 0x40
        }
        return HAL_TIMEOUT;
 8000c86:	2303      	movs	r3, #3
 8000c88:	e0b6      	b.n	8000df8 <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8000c8a:	897b      	ldrh	r3, [r7, #10]
 8000c8c:	b2db      	uxtb	r3, r3
 8000c8e:	461a      	mov	r2, r3
 8000c90:	68fb      	ldr	r3, [r7, #12]
 8000c92:	681b      	ldr	r3, [r3, #0]
 8000c94:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8000c98:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 8000c9a:	f7ff faaf 	bl	80001fc <HAL_GetTick>
 8000c9e:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8000ca0:	68fb      	ldr	r3, [r7, #12]
 8000ca2:	681b      	ldr	r3, [r3, #0]
 8000ca4:	695b      	ldr	r3, [r3, #20]
 8000ca6:	f003 0302 	and.w	r3, r3, #2
 8000caa:	2b02      	cmp	r3, #2
 8000cac:	bf0c      	ite	eq
 8000cae:	2301      	moveq	r3, #1
 8000cb0:	2300      	movne	r3, #0
 8000cb2:	b2db      	uxtb	r3, r3
 8000cb4:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8000cb6:	68fb      	ldr	r3, [r7, #12]
 8000cb8:	681b      	ldr	r3, [r3, #0]
 8000cba:	695b      	ldr	r3, [r3, #20]
 8000cbc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000cc0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8000cc4:	bf0c      	ite	eq
 8000cc6:	2301      	moveq	r3, #1
 8000cc8:	2300      	movne	r3, #0
 8000cca:	b2db      	uxtb	r3, r3
 8000ccc:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8000cce:	e025      	b.n	8000d1c <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8000cd0:	f7ff fa94 	bl	80001fc <HAL_GetTick>
 8000cd4:	4602      	mov	r2, r0
 8000cd6:	69fb      	ldr	r3, [r7, #28]
 8000cd8:	1ad3      	subs	r3, r2, r3
 8000cda:	683a      	ldr	r2, [r7, #0]
 8000cdc:	429a      	cmp	r2, r3
 8000cde:	d302      	bcc.n	8000ce6 <HAL_I2C_IsDeviceReady+0x13a>
 8000ce0:	683b      	ldr	r3, [r7, #0]
 8000ce2:	2b00      	cmp	r3, #0
 8000ce4:	d103      	bne.n	8000cee <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 8000ce6:	68fb      	ldr	r3, [r7, #12]
 8000ce8:	22a0      	movs	r2, #160	; 0xa0
 8000cea:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8000cee:	68fb      	ldr	r3, [r7, #12]
 8000cf0:	681b      	ldr	r3, [r3, #0]
 8000cf2:	695b      	ldr	r3, [r3, #20]
 8000cf4:	f003 0302 	and.w	r3, r3, #2
 8000cf8:	2b02      	cmp	r3, #2
 8000cfa:	bf0c      	ite	eq
 8000cfc:	2301      	moveq	r3, #1
 8000cfe:	2300      	movne	r3, #0
 8000d00:	b2db      	uxtb	r3, r3
 8000d02:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8000d04:	68fb      	ldr	r3, [r7, #12]
 8000d06:	681b      	ldr	r3, [r3, #0]
 8000d08:	695b      	ldr	r3, [r3, #20]
 8000d0a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000d0e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8000d12:	bf0c      	ite	eq
 8000d14:	2301      	moveq	r3, #1
 8000d16:	2300      	movne	r3, #0
 8000d18:	b2db      	uxtb	r3, r3
 8000d1a:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8000d1c:	68fb      	ldr	r3, [r7, #12]
 8000d1e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8000d22:	b2db      	uxtb	r3, r3
 8000d24:	2ba0      	cmp	r3, #160	; 0xa0
 8000d26:	d005      	beq.n	8000d34 <HAL_I2C_IsDeviceReady+0x188>
 8000d28:	7dfb      	ldrb	r3, [r7, #23]
 8000d2a:	2b00      	cmp	r3, #0
 8000d2c:	d102      	bne.n	8000d34 <HAL_I2C_IsDeviceReady+0x188>
 8000d2e:	7dbb      	ldrb	r3, [r7, #22]
 8000d30:	2b00      	cmp	r3, #0
 8000d32:	d0cd      	beq.n	8000cd0 <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 8000d34:	68fb      	ldr	r3, [r7, #12]
 8000d36:	2220      	movs	r2, #32
 8000d38:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 8000d3c:	68fb      	ldr	r3, [r7, #12]
 8000d3e:	681b      	ldr	r3, [r3, #0]
 8000d40:	695b      	ldr	r3, [r3, #20]
 8000d42:	f003 0302 	and.w	r3, r3, #2
 8000d46:	2b02      	cmp	r3, #2
 8000d48:	d129      	bne.n	8000d9e <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8000d4a:	68fb      	ldr	r3, [r7, #12]
 8000d4c:	681b      	ldr	r3, [r3, #0]
 8000d4e:	681a      	ldr	r2, [r3, #0]
 8000d50:	68fb      	ldr	r3, [r7, #12]
 8000d52:	681b      	ldr	r3, [r3, #0]
 8000d54:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8000d58:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8000d5a:	2300      	movs	r3, #0
 8000d5c:	613b      	str	r3, [r7, #16]
 8000d5e:	68fb      	ldr	r3, [r7, #12]
 8000d60:	681b      	ldr	r3, [r3, #0]
 8000d62:	695b      	ldr	r3, [r3, #20]
 8000d64:	613b      	str	r3, [r7, #16]
 8000d66:	68fb      	ldr	r3, [r7, #12]
 8000d68:	681b      	ldr	r3, [r3, #0]
 8000d6a:	699b      	ldr	r3, [r3, #24]
 8000d6c:	613b      	str	r3, [r7, #16]
 8000d6e:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8000d70:	69fb      	ldr	r3, [r7, #28]
 8000d72:	9300      	str	r3, [sp, #0]
 8000d74:	2319      	movs	r3, #25
 8000d76:	2201      	movs	r2, #1
 8000d78:	4921      	ldr	r1, [pc, #132]	; (8000e00 <HAL_I2C_IsDeviceReady+0x254>)
 8000d7a:	68f8      	ldr	r0, [r7, #12]
 8000d7c:	f000 f8c6 	bl	8000f0c <I2C_WaitOnFlagUntilTimeout>
 8000d80:	4603      	mov	r3, r0
 8000d82:	2b00      	cmp	r3, #0
 8000d84:	d001      	beq.n	8000d8a <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 8000d86:	2301      	movs	r3, #1
 8000d88:	e036      	b.n	8000df8 <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 8000d8a:	68fb      	ldr	r3, [r7, #12]
 8000d8c:	2220      	movs	r2, #32
 8000d8e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8000d92:	68fb      	ldr	r3, [r7, #12]
 8000d94:	2200      	movs	r2, #0
 8000d96:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_OK;
 8000d9a:	2300      	movs	r3, #0
 8000d9c:	e02c      	b.n	8000df8 <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8000d9e:	68fb      	ldr	r3, [r7, #12]
 8000da0:	681b      	ldr	r3, [r3, #0]
 8000da2:	681a      	ldr	r2, [r3, #0]
 8000da4:	68fb      	ldr	r3, [r7, #12]
 8000da6:	681b      	ldr	r3, [r3, #0]
 8000da8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8000dac:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8000dae:	68fb      	ldr	r3, [r7, #12]
 8000db0:	681b      	ldr	r3, [r3, #0]
 8000db2:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8000db6:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8000db8:	69fb      	ldr	r3, [r7, #28]
 8000dba:	9300      	str	r3, [sp, #0]
 8000dbc:	2319      	movs	r3, #25
 8000dbe:	2201      	movs	r2, #1
 8000dc0:	490f      	ldr	r1, [pc, #60]	; (8000e00 <HAL_I2C_IsDeviceReady+0x254>)
 8000dc2:	68f8      	ldr	r0, [r7, #12]
 8000dc4:	f000 f8a2 	bl	8000f0c <I2C_WaitOnFlagUntilTimeout>
 8000dc8:	4603      	mov	r3, r0
 8000dca:	2b00      	cmp	r3, #0
 8000dcc:	d001      	beq.n	8000dd2 <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 8000dce:	2301      	movs	r3, #1
 8000dd0:	e012      	b.n	8000df8 <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 8000dd2:	69bb      	ldr	r3, [r7, #24]
 8000dd4:	3301      	adds	r3, #1
 8000dd6:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 8000dd8:	69ba      	ldr	r2, [r7, #24]
 8000dda:	687b      	ldr	r3, [r7, #4]
 8000ddc:	429a      	cmp	r2, r3
 8000dde:	f4ff af32 	bcc.w	8000c46 <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 8000de2:	68fb      	ldr	r3, [r7, #12]
 8000de4:	2220      	movs	r2, #32
 8000de6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8000dea:	68fb      	ldr	r3, [r7, #12]
 8000dec:	2200      	movs	r2, #0
 8000dee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8000df2:	2301      	movs	r3, #1
 8000df4:	e000      	b.n	8000df8 <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 8000df6:	2302      	movs	r3, #2
  }
}
 8000df8:	4618      	mov	r0, r3
 8000dfa:	3720      	adds	r7, #32
 8000dfc:	46bd      	mov	sp, r7
 8000dfe:	bd80      	pop	{r7, pc}
 8000e00:	00100002 	.word	0x00100002
 8000e04:	ffff0000 	.word	0xffff0000

08000e08 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8000e08:	b580      	push	{r7, lr}
 8000e0a:	b088      	sub	sp, #32
 8000e0c:	af02      	add	r7, sp, #8
 8000e0e:	60f8      	str	r0, [r7, #12]
 8000e10:	607a      	str	r2, [r7, #4]
 8000e12:	603b      	str	r3, [r7, #0]
 8000e14:	460b      	mov	r3, r1
 8000e16:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8000e18:	68fb      	ldr	r3, [r7, #12]
 8000e1a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000e1c:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8000e1e:	697b      	ldr	r3, [r7, #20]
 8000e20:	2b08      	cmp	r3, #8
 8000e22:	d006      	beq.n	8000e32 <I2C_MasterRequestWrite+0x2a>
 8000e24:	697b      	ldr	r3, [r7, #20]
 8000e26:	2b01      	cmp	r3, #1
 8000e28:	d003      	beq.n	8000e32 <I2C_MasterRequestWrite+0x2a>
 8000e2a:	697b      	ldr	r3, [r7, #20]
 8000e2c:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8000e30:	d108      	bne.n	8000e44 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8000e32:	68fb      	ldr	r3, [r7, #12]
 8000e34:	681b      	ldr	r3, [r3, #0]
 8000e36:	681a      	ldr	r2, [r3, #0]
 8000e38:	68fb      	ldr	r3, [r7, #12]
 8000e3a:	681b      	ldr	r3, [r3, #0]
 8000e3c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8000e40:	601a      	str	r2, [r3, #0]
 8000e42:	e00b      	b.n	8000e5c <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8000e44:	68fb      	ldr	r3, [r7, #12]
 8000e46:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e48:	2b12      	cmp	r3, #18
 8000e4a:	d107      	bne.n	8000e5c <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8000e4c:	68fb      	ldr	r3, [r7, #12]
 8000e4e:	681b      	ldr	r3, [r3, #0]
 8000e50:	681a      	ldr	r2, [r3, #0]
 8000e52:	68fb      	ldr	r3, [r7, #12]
 8000e54:	681b      	ldr	r3, [r3, #0]
 8000e56:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8000e5a:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8000e5c:	683b      	ldr	r3, [r7, #0]
 8000e5e:	9300      	str	r3, [sp, #0]
 8000e60:	687b      	ldr	r3, [r7, #4]
 8000e62:	2200      	movs	r2, #0
 8000e64:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8000e68:	68f8      	ldr	r0, [r7, #12]
 8000e6a:	f000 f84f 	bl	8000f0c <I2C_WaitOnFlagUntilTimeout>
 8000e6e:	4603      	mov	r3, r0
 8000e70:	2b00      	cmp	r3, #0
 8000e72:	d00d      	beq.n	8000e90 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8000e74:	68fb      	ldr	r3, [r7, #12]
 8000e76:	681b      	ldr	r3, [r3, #0]
 8000e78:	681b      	ldr	r3, [r3, #0]
 8000e7a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000e7e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8000e82:	d103      	bne.n	8000e8c <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8000e84:	68fb      	ldr	r3, [r7, #12]
 8000e86:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000e8a:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8000e8c:	2303      	movs	r3, #3
 8000e8e:	e035      	b.n	8000efc <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8000e90:	68fb      	ldr	r3, [r7, #12]
 8000e92:	691b      	ldr	r3, [r3, #16]
 8000e94:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8000e98:	d108      	bne.n	8000eac <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8000e9a:	897b      	ldrh	r3, [r7, #10]
 8000e9c:	b2db      	uxtb	r3, r3
 8000e9e:	461a      	mov	r2, r3
 8000ea0:	68fb      	ldr	r3, [r7, #12]
 8000ea2:	681b      	ldr	r3, [r3, #0]
 8000ea4:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8000ea8:	611a      	str	r2, [r3, #16]
 8000eaa:	e01b      	b.n	8000ee4 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8000eac:	897b      	ldrh	r3, [r7, #10]
 8000eae:	11db      	asrs	r3, r3, #7
 8000eb0:	b2db      	uxtb	r3, r3
 8000eb2:	f003 0306 	and.w	r3, r3, #6
 8000eb6:	b2db      	uxtb	r3, r3
 8000eb8:	f063 030f 	orn	r3, r3, #15
 8000ebc:	b2da      	uxtb	r2, r3
 8000ebe:	68fb      	ldr	r3, [r7, #12]
 8000ec0:	681b      	ldr	r3, [r3, #0]
 8000ec2:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8000ec4:	683b      	ldr	r3, [r7, #0]
 8000ec6:	687a      	ldr	r2, [r7, #4]
 8000ec8:	490e      	ldr	r1, [pc, #56]	; (8000f04 <I2C_MasterRequestWrite+0xfc>)
 8000eca:	68f8      	ldr	r0, [r7, #12]
 8000ecc:	f000 f875 	bl	8000fba <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8000ed0:	4603      	mov	r3, r0
 8000ed2:	2b00      	cmp	r3, #0
 8000ed4:	d001      	beq.n	8000eda <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8000ed6:	2301      	movs	r3, #1
 8000ed8:	e010      	b.n	8000efc <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8000eda:	897b      	ldrh	r3, [r7, #10]
 8000edc:	b2da      	uxtb	r2, r3
 8000ede:	68fb      	ldr	r3, [r7, #12]
 8000ee0:	681b      	ldr	r3, [r3, #0]
 8000ee2:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8000ee4:	683b      	ldr	r3, [r7, #0]
 8000ee6:	687a      	ldr	r2, [r7, #4]
 8000ee8:	4907      	ldr	r1, [pc, #28]	; (8000f08 <I2C_MasterRequestWrite+0x100>)
 8000eea:	68f8      	ldr	r0, [r7, #12]
 8000eec:	f000 f865 	bl	8000fba <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8000ef0:	4603      	mov	r3, r0
 8000ef2:	2b00      	cmp	r3, #0
 8000ef4:	d001      	beq.n	8000efa <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8000ef6:	2301      	movs	r3, #1
 8000ef8:	e000      	b.n	8000efc <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8000efa:	2300      	movs	r3, #0
}
 8000efc:	4618      	mov	r0, r3
 8000efe:	3718      	adds	r7, #24
 8000f00:	46bd      	mov	sp, r7
 8000f02:	bd80      	pop	{r7, pc}
 8000f04:	00010008 	.word	0x00010008
 8000f08:	00010002 	.word	0x00010002

08000f0c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8000f0c:	b580      	push	{r7, lr}
 8000f0e:	b084      	sub	sp, #16
 8000f10:	af00      	add	r7, sp, #0
 8000f12:	60f8      	str	r0, [r7, #12]
 8000f14:	60b9      	str	r1, [r7, #8]
 8000f16:	603b      	str	r3, [r7, #0]
 8000f18:	4613      	mov	r3, r2
 8000f1a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8000f1c:	e025      	b.n	8000f6a <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8000f1e:	683b      	ldr	r3, [r7, #0]
 8000f20:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000f24:	d021      	beq.n	8000f6a <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8000f26:	f7ff f969 	bl	80001fc <HAL_GetTick>
 8000f2a:	4602      	mov	r2, r0
 8000f2c:	69bb      	ldr	r3, [r7, #24]
 8000f2e:	1ad3      	subs	r3, r2, r3
 8000f30:	683a      	ldr	r2, [r7, #0]
 8000f32:	429a      	cmp	r2, r3
 8000f34:	d302      	bcc.n	8000f3c <I2C_WaitOnFlagUntilTimeout+0x30>
 8000f36:	683b      	ldr	r3, [r7, #0]
 8000f38:	2b00      	cmp	r3, #0
 8000f3a:	d116      	bne.n	8000f6a <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8000f3c:	68fb      	ldr	r3, [r7, #12]
 8000f3e:	2200      	movs	r2, #0
 8000f40:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8000f42:	68fb      	ldr	r3, [r7, #12]
 8000f44:	2220      	movs	r2, #32
 8000f46:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8000f4a:	68fb      	ldr	r3, [r7, #12]
 8000f4c:	2200      	movs	r2, #0
 8000f4e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8000f52:	68fb      	ldr	r3, [r7, #12]
 8000f54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f56:	f043 0220 	orr.w	r2, r3, #32
 8000f5a:	68fb      	ldr	r3, [r7, #12]
 8000f5c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8000f5e:	68fb      	ldr	r3, [r7, #12]
 8000f60:	2200      	movs	r2, #0
 8000f62:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8000f66:	2301      	movs	r3, #1
 8000f68:	e023      	b.n	8000fb2 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8000f6a:	68bb      	ldr	r3, [r7, #8]
 8000f6c:	0c1b      	lsrs	r3, r3, #16
 8000f6e:	b2db      	uxtb	r3, r3
 8000f70:	2b01      	cmp	r3, #1
 8000f72:	d10d      	bne.n	8000f90 <I2C_WaitOnFlagUntilTimeout+0x84>
 8000f74:	68fb      	ldr	r3, [r7, #12]
 8000f76:	681b      	ldr	r3, [r3, #0]
 8000f78:	695b      	ldr	r3, [r3, #20]
 8000f7a:	43da      	mvns	r2, r3
 8000f7c:	68bb      	ldr	r3, [r7, #8]
 8000f7e:	4013      	ands	r3, r2
 8000f80:	b29b      	uxth	r3, r3
 8000f82:	2b00      	cmp	r3, #0
 8000f84:	bf0c      	ite	eq
 8000f86:	2301      	moveq	r3, #1
 8000f88:	2300      	movne	r3, #0
 8000f8a:	b2db      	uxtb	r3, r3
 8000f8c:	461a      	mov	r2, r3
 8000f8e:	e00c      	b.n	8000faa <I2C_WaitOnFlagUntilTimeout+0x9e>
 8000f90:	68fb      	ldr	r3, [r7, #12]
 8000f92:	681b      	ldr	r3, [r3, #0]
 8000f94:	699b      	ldr	r3, [r3, #24]
 8000f96:	43da      	mvns	r2, r3
 8000f98:	68bb      	ldr	r3, [r7, #8]
 8000f9a:	4013      	ands	r3, r2
 8000f9c:	b29b      	uxth	r3, r3
 8000f9e:	2b00      	cmp	r3, #0
 8000fa0:	bf0c      	ite	eq
 8000fa2:	2301      	moveq	r3, #1
 8000fa4:	2300      	movne	r3, #0
 8000fa6:	b2db      	uxtb	r3, r3
 8000fa8:	461a      	mov	r2, r3
 8000faa:	79fb      	ldrb	r3, [r7, #7]
 8000fac:	429a      	cmp	r2, r3
 8000fae:	d0b6      	beq.n	8000f1e <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8000fb0:	2300      	movs	r3, #0
}
 8000fb2:	4618      	mov	r0, r3
 8000fb4:	3710      	adds	r7, #16
 8000fb6:	46bd      	mov	sp, r7
 8000fb8:	bd80      	pop	{r7, pc}

08000fba <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8000fba:	b580      	push	{r7, lr}
 8000fbc:	b084      	sub	sp, #16
 8000fbe:	af00      	add	r7, sp, #0
 8000fc0:	60f8      	str	r0, [r7, #12]
 8000fc2:	60b9      	str	r1, [r7, #8]
 8000fc4:	607a      	str	r2, [r7, #4]
 8000fc6:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8000fc8:	e051      	b.n	800106e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8000fca:	68fb      	ldr	r3, [r7, #12]
 8000fcc:	681b      	ldr	r3, [r3, #0]
 8000fce:	695b      	ldr	r3, [r3, #20]
 8000fd0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000fd4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8000fd8:	d123      	bne.n	8001022 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8000fda:	68fb      	ldr	r3, [r7, #12]
 8000fdc:	681b      	ldr	r3, [r3, #0]
 8000fde:	681a      	ldr	r2, [r3, #0]
 8000fe0:	68fb      	ldr	r3, [r7, #12]
 8000fe2:	681b      	ldr	r3, [r3, #0]
 8000fe4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8000fe8:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8000fea:	68fb      	ldr	r3, [r7, #12]
 8000fec:	681b      	ldr	r3, [r3, #0]
 8000fee:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8000ff2:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8000ff4:	68fb      	ldr	r3, [r7, #12]
 8000ff6:	2200      	movs	r2, #0
 8000ff8:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8000ffa:	68fb      	ldr	r3, [r7, #12]
 8000ffc:	2220      	movs	r2, #32
 8000ffe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8001002:	68fb      	ldr	r3, [r7, #12]
 8001004:	2200      	movs	r2, #0
 8001006:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800100a:	68fb      	ldr	r3, [r7, #12]
 800100c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800100e:	f043 0204 	orr.w	r2, r3, #4
 8001012:	68fb      	ldr	r3, [r7, #12]
 8001014:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8001016:	68fb      	ldr	r3, [r7, #12]
 8001018:	2200      	movs	r2, #0
 800101a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800101e:	2301      	movs	r3, #1
 8001020:	e046      	b.n	80010b0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001022:	687b      	ldr	r3, [r7, #4]
 8001024:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001028:	d021      	beq.n	800106e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800102a:	f7ff f8e7 	bl	80001fc <HAL_GetTick>
 800102e:	4602      	mov	r2, r0
 8001030:	683b      	ldr	r3, [r7, #0]
 8001032:	1ad3      	subs	r3, r2, r3
 8001034:	687a      	ldr	r2, [r7, #4]
 8001036:	429a      	cmp	r2, r3
 8001038:	d302      	bcc.n	8001040 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 800103a:	687b      	ldr	r3, [r7, #4]
 800103c:	2b00      	cmp	r3, #0
 800103e:	d116      	bne.n	800106e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8001040:	68fb      	ldr	r3, [r7, #12]
 8001042:	2200      	movs	r2, #0
 8001044:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8001046:	68fb      	ldr	r3, [r7, #12]
 8001048:	2220      	movs	r2, #32
 800104a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800104e:	68fb      	ldr	r3, [r7, #12]
 8001050:	2200      	movs	r2, #0
 8001052:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8001056:	68fb      	ldr	r3, [r7, #12]
 8001058:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800105a:	f043 0220 	orr.w	r2, r3, #32
 800105e:	68fb      	ldr	r3, [r7, #12]
 8001060:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8001062:	68fb      	ldr	r3, [r7, #12]
 8001064:	2200      	movs	r2, #0
 8001066:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800106a:	2301      	movs	r3, #1
 800106c:	e020      	b.n	80010b0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800106e:	68bb      	ldr	r3, [r7, #8]
 8001070:	0c1b      	lsrs	r3, r3, #16
 8001072:	b2db      	uxtb	r3, r3
 8001074:	2b01      	cmp	r3, #1
 8001076:	d10c      	bne.n	8001092 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8001078:	68fb      	ldr	r3, [r7, #12]
 800107a:	681b      	ldr	r3, [r3, #0]
 800107c:	695b      	ldr	r3, [r3, #20]
 800107e:	43da      	mvns	r2, r3
 8001080:	68bb      	ldr	r3, [r7, #8]
 8001082:	4013      	ands	r3, r2
 8001084:	b29b      	uxth	r3, r3
 8001086:	2b00      	cmp	r3, #0
 8001088:	bf14      	ite	ne
 800108a:	2301      	movne	r3, #1
 800108c:	2300      	moveq	r3, #0
 800108e:	b2db      	uxtb	r3, r3
 8001090:	e00b      	b.n	80010aa <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8001092:	68fb      	ldr	r3, [r7, #12]
 8001094:	681b      	ldr	r3, [r3, #0]
 8001096:	699b      	ldr	r3, [r3, #24]
 8001098:	43da      	mvns	r2, r3
 800109a:	68bb      	ldr	r3, [r7, #8]
 800109c:	4013      	ands	r3, r2
 800109e:	b29b      	uxth	r3, r3
 80010a0:	2b00      	cmp	r3, #0
 80010a2:	bf14      	ite	ne
 80010a4:	2301      	movne	r3, #1
 80010a6:	2300      	moveq	r3, #0
 80010a8:	b2db      	uxtb	r3, r3
 80010aa:	2b00      	cmp	r3, #0
 80010ac:	d18d      	bne.n	8000fca <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 80010ae:	2300      	movs	r3, #0
}
 80010b0:	4618      	mov	r0, r3
 80010b2:	3710      	adds	r7, #16
 80010b4:	46bd      	mov	sp, r7
 80010b6:	bd80      	pop	{r7, pc}

080010b8 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80010b8:	b580      	push	{r7, lr}
 80010ba:	b084      	sub	sp, #16
 80010bc:	af00      	add	r7, sp, #0
 80010be:	60f8      	str	r0, [r7, #12]
 80010c0:	60b9      	str	r1, [r7, #8]
 80010c2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80010c4:	e02d      	b.n	8001122 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80010c6:	68f8      	ldr	r0, [r7, #12]
 80010c8:	f000 f878 	bl	80011bc <I2C_IsAcknowledgeFailed>
 80010cc:	4603      	mov	r3, r0
 80010ce:	2b00      	cmp	r3, #0
 80010d0:	d001      	beq.n	80010d6 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80010d2:	2301      	movs	r3, #1
 80010d4:	e02d      	b.n	8001132 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80010d6:	68bb      	ldr	r3, [r7, #8]
 80010d8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80010dc:	d021      	beq.n	8001122 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80010de:	f7ff f88d 	bl	80001fc <HAL_GetTick>
 80010e2:	4602      	mov	r2, r0
 80010e4:	687b      	ldr	r3, [r7, #4]
 80010e6:	1ad3      	subs	r3, r2, r3
 80010e8:	68ba      	ldr	r2, [r7, #8]
 80010ea:	429a      	cmp	r2, r3
 80010ec:	d302      	bcc.n	80010f4 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80010ee:	68bb      	ldr	r3, [r7, #8]
 80010f0:	2b00      	cmp	r3, #0
 80010f2:	d116      	bne.n	8001122 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80010f4:	68fb      	ldr	r3, [r7, #12]
 80010f6:	2200      	movs	r2, #0
 80010f8:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80010fa:	68fb      	ldr	r3, [r7, #12]
 80010fc:	2220      	movs	r2, #32
 80010fe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8001102:	68fb      	ldr	r3, [r7, #12]
 8001104:	2200      	movs	r2, #0
 8001106:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800110a:	68fb      	ldr	r3, [r7, #12]
 800110c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800110e:	f043 0220 	orr.w	r2, r3, #32
 8001112:	68fb      	ldr	r3, [r7, #12]
 8001114:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8001116:	68fb      	ldr	r3, [r7, #12]
 8001118:	2200      	movs	r2, #0
 800111a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800111e:	2301      	movs	r3, #1
 8001120:	e007      	b.n	8001132 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8001122:	68fb      	ldr	r3, [r7, #12]
 8001124:	681b      	ldr	r3, [r3, #0]
 8001126:	695b      	ldr	r3, [r3, #20]
 8001128:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800112c:	2b80      	cmp	r3, #128	; 0x80
 800112e:	d1ca      	bne.n	80010c6 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8001130:	2300      	movs	r3, #0
}
 8001132:	4618      	mov	r0, r3
 8001134:	3710      	adds	r7, #16
 8001136:	46bd      	mov	sp, r7
 8001138:	bd80      	pop	{r7, pc}

0800113a <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800113a:	b580      	push	{r7, lr}
 800113c:	b084      	sub	sp, #16
 800113e:	af00      	add	r7, sp, #0
 8001140:	60f8      	str	r0, [r7, #12]
 8001142:	60b9      	str	r1, [r7, #8]
 8001144:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8001146:	e02d      	b.n	80011a4 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8001148:	68f8      	ldr	r0, [r7, #12]
 800114a:	f000 f837 	bl	80011bc <I2C_IsAcknowledgeFailed>
 800114e:	4603      	mov	r3, r0
 8001150:	2b00      	cmp	r3, #0
 8001152:	d001      	beq.n	8001158 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8001154:	2301      	movs	r3, #1
 8001156:	e02d      	b.n	80011b4 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001158:	68bb      	ldr	r3, [r7, #8]
 800115a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800115e:	d021      	beq.n	80011a4 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001160:	f7ff f84c 	bl	80001fc <HAL_GetTick>
 8001164:	4602      	mov	r2, r0
 8001166:	687b      	ldr	r3, [r7, #4]
 8001168:	1ad3      	subs	r3, r2, r3
 800116a:	68ba      	ldr	r2, [r7, #8]
 800116c:	429a      	cmp	r2, r3
 800116e:	d302      	bcc.n	8001176 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8001170:	68bb      	ldr	r3, [r7, #8]
 8001172:	2b00      	cmp	r3, #0
 8001174:	d116      	bne.n	80011a4 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8001176:	68fb      	ldr	r3, [r7, #12]
 8001178:	2200      	movs	r2, #0
 800117a:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800117c:	68fb      	ldr	r3, [r7, #12]
 800117e:	2220      	movs	r2, #32
 8001180:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8001184:	68fb      	ldr	r3, [r7, #12]
 8001186:	2200      	movs	r2, #0
 8001188:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800118c:	68fb      	ldr	r3, [r7, #12]
 800118e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001190:	f043 0220 	orr.w	r2, r3, #32
 8001194:	68fb      	ldr	r3, [r7, #12]
 8001196:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8001198:	68fb      	ldr	r3, [r7, #12]
 800119a:	2200      	movs	r2, #0
 800119c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80011a0:	2301      	movs	r3, #1
 80011a2:	e007      	b.n	80011b4 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80011a4:	68fb      	ldr	r3, [r7, #12]
 80011a6:	681b      	ldr	r3, [r3, #0]
 80011a8:	695b      	ldr	r3, [r3, #20]
 80011aa:	f003 0304 	and.w	r3, r3, #4
 80011ae:	2b04      	cmp	r3, #4
 80011b0:	d1ca      	bne.n	8001148 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80011b2:	2300      	movs	r3, #0
}
 80011b4:	4618      	mov	r0, r3
 80011b6:	3710      	adds	r7, #16
 80011b8:	46bd      	mov	sp, r7
 80011ba:	bd80      	pop	{r7, pc}

080011bc <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80011bc:	b480      	push	{r7}
 80011be:	b083      	sub	sp, #12
 80011c0:	af00      	add	r7, sp, #0
 80011c2:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80011c4:	687b      	ldr	r3, [r7, #4]
 80011c6:	681b      	ldr	r3, [r3, #0]
 80011c8:	695b      	ldr	r3, [r3, #20]
 80011ca:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80011ce:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80011d2:	d11b      	bne.n	800120c <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80011d4:	687b      	ldr	r3, [r7, #4]
 80011d6:	681b      	ldr	r3, [r3, #0]
 80011d8:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80011dc:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80011de:	687b      	ldr	r3, [r7, #4]
 80011e0:	2200      	movs	r2, #0
 80011e2:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80011e4:	687b      	ldr	r3, [r7, #4]
 80011e6:	2220      	movs	r2, #32
 80011e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80011ec:	687b      	ldr	r3, [r7, #4]
 80011ee:	2200      	movs	r2, #0
 80011f0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80011f4:	687b      	ldr	r3, [r7, #4]
 80011f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80011f8:	f043 0204 	orr.w	r2, r3, #4
 80011fc:	687b      	ldr	r3, [r7, #4]
 80011fe:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001200:	687b      	ldr	r3, [r7, #4]
 8001202:	2200      	movs	r2, #0
 8001204:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8001208:	2301      	movs	r3, #1
 800120a:	e000      	b.n	800120e <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 800120c:	2300      	movs	r3, #0
}
 800120e:	4618      	mov	r0, r3
 8001210:	370c      	adds	r7, #12
 8001212:	46bd      	mov	sp, r7
 8001214:	bc80      	pop	{r7}
 8001216:	4770      	bx	lr

08001218 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001218:	b580      	push	{r7, lr}
 800121a:	b086      	sub	sp, #24
 800121c:	af00      	add	r7, sp, #0
 800121e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001220:	687b      	ldr	r3, [r7, #4]
 8001222:	2b00      	cmp	r3, #0
 8001224:	d101      	bne.n	800122a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001226:	2301      	movs	r3, #1
 8001228:	e26c      	b.n	8001704 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800122a:	687b      	ldr	r3, [r7, #4]
 800122c:	681b      	ldr	r3, [r3, #0]
 800122e:	f003 0301 	and.w	r3, r3, #1
 8001232:	2b00      	cmp	r3, #0
 8001234:	f000 8087 	beq.w	8001346 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001238:	4b92      	ldr	r3, [pc, #584]	; (8001484 <HAL_RCC_OscConfig+0x26c>)
 800123a:	685b      	ldr	r3, [r3, #4]
 800123c:	f003 030c 	and.w	r3, r3, #12
 8001240:	2b04      	cmp	r3, #4
 8001242:	d00c      	beq.n	800125e <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001244:	4b8f      	ldr	r3, [pc, #572]	; (8001484 <HAL_RCC_OscConfig+0x26c>)
 8001246:	685b      	ldr	r3, [r3, #4]
 8001248:	f003 030c 	and.w	r3, r3, #12
 800124c:	2b08      	cmp	r3, #8
 800124e:	d112      	bne.n	8001276 <HAL_RCC_OscConfig+0x5e>
 8001250:	4b8c      	ldr	r3, [pc, #560]	; (8001484 <HAL_RCC_OscConfig+0x26c>)
 8001252:	685b      	ldr	r3, [r3, #4]
 8001254:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001258:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800125c:	d10b      	bne.n	8001276 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800125e:	4b89      	ldr	r3, [pc, #548]	; (8001484 <HAL_RCC_OscConfig+0x26c>)
 8001260:	681b      	ldr	r3, [r3, #0]
 8001262:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001266:	2b00      	cmp	r3, #0
 8001268:	d06c      	beq.n	8001344 <HAL_RCC_OscConfig+0x12c>
 800126a:	687b      	ldr	r3, [r7, #4]
 800126c:	685b      	ldr	r3, [r3, #4]
 800126e:	2b00      	cmp	r3, #0
 8001270:	d168      	bne.n	8001344 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8001272:	2301      	movs	r3, #1
 8001274:	e246      	b.n	8001704 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001276:	687b      	ldr	r3, [r7, #4]
 8001278:	685b      	ldr	r3, [r3, #4]
 800127a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800127e:	d106      	bne.n	800128e <HAL_RCC_OscConfig+0x76>
 8001280:	4b80      	ldr	r3, [pc, #512]	; (8001484 <HAL_RCC_OscConfig+0x26c>)
 8001282:	681b      	ldr	r3, [r3, #0]
 8001284:	4a7f      	ldr	r2, [pc, #508]	; (8001484 <HAL_RCC_OscConfig+0x26c>)
 8001286:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800128a:	6013      	str	r3, [r2, #0]
 800128c:	e02e      	b.n	80012ec <HAL_RCC_OscConfig+0xd4>
 800128e:	687b      	ldr	r3, [r7, #4]
 8001290:	685b      	ldr	r3, [r3, #4]
 8001292:	2b00      	cmp	r3, #0
 8001294:	d10c      	bne.n	80012b0 <HAL_RCC_OscConfig+0x98>
 8001296:	4b7b      	ldr	r3, [pc, #492]	; (8001484 <HAL_RCC_OscConfig+0x26c>)
 8001298:	681b      	ldr	r3, [r3, #0]
 800129a:	4a7a      	ldr	r2, [pc, #488]	; (8001484 <HAL_RCC_OscConfig+0x26c>)
 800129c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80012a0:	6013      	str	r3, [r2, #0]
 80012a2:	4b78      	ldr	r3, [pc, #480]	; (8001484 <HAL_RCC_OscConfig+0x26c>)
 80012a4:	681b      	ldr	r3, [r3, #0]
 80012a6:	4a77      	ldr	r2, [pc, #476]	; (8001484 <HAL_RCC_OscConfig+0x26c>)
 80012a8:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80012ac:	6013      	str	r3, [r2, #0]
 80012ae:	e01d      	b.n	80012ec <HAL_RCC_OscConfig+0xd4>
 80012b0:	687b      	ldr	r3, [r7, #4]
 80012b2:	685b      	ldr	r3, [r3, #4]
 80012b4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80012b8:	d10c      	bne.n	80012d4 <HAL_RCC_OscConfig+0xbc>
 80012ba:	4b72      	ldr	r3, [pc, #456]	; (8001484 <HAL_RCC_OscConfig+0x26c>)
 80012bc:	681b      	ldr	r3, [r3, #0]
 80012be:	4a71      	ldr	r2, [pc, #452]	; (8001484 <HAL_RCC_OscConfig+0x26c>)
 80012c0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80012c4:	6013      	str	r3, [r2, #0]
 80012c6:	4b6f      	ldr	r3, [pc, #444]	; (8001484 <HAL_RCC_OscConfig+0x26c>)
 80012c8:	681b      	ldr	r3, [r3, #0]
 80012ca:	4a6e      	ldr	r2, [pc, #440]	; (8001484 <HAL_RCC_OscConfig+0x26c>)
 80012cc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80012d0:	6013      	str	r3, [r2, #0]
 80012d2:	e00b      	b.n	80012ec <HAL_RCC_OscConfig+0xd4>
 80012d4:	4b6b      	ldr	r3, [pc, #428]	; (8001484 <HAL_RCC_OscConfig+0x26c>)
 80012d6:	681b      	ldr	r3, [r3, #0]
 80012d8:	4a6a      	ldr	r2, [pc, #424]	; (8001484 <HAL_RCC_OscConfig+0x26c>)
 80012da:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80012de:	6013      	str	r3, [r2, #0]
 80012e0:	4b68      	ldr	r3, [pc, #416]	; (8001484 <HAL_RCC_OscConfig+0x26c>)
 80012e2:	681b      	ldr	r3, [r3, #0]
 80012e4:	4a67      	ldr	r2, [pc, #412]	; (8001484 <HAL_RCC_OscConfig+0x26c>)
 80012e6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80012ea:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80012ec:	687b      	ldr	r3, [r7, #4]
 80012ee:	685b      	ldr	r3, [r3, #4]
 80012f0:	2b00      	cmp	r3, #0
 80012f2:	d013      	beq.n	800131c <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80012f4:	f7fe ff82 	bl	80001fc <HAL_GetTick>
 80012f8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80012fa:	e008      	b.n	800130e <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80012fc:	f7fe ff7e 	bl	80001fc <HAL_GetTick>
 8001300:	4602      	mov	r2, r0
 8001302:	693b      	ldr	r3, [r7, #16]
 8001304:	1ad3      	subs	r3, r2, r3
 8001306:	2b64      	cmp	r3, #100	; 0x64
 8001308:	d901      	bls.n	800130e <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800130a:	2303      	movs	r3, #3
 800130c:	e1fa      	b.n	8001704 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800130e:	4b5d      	ldr	r3, [pc, #372]	; (8001484 <HAL_RCC_OscConfig+0x26c>)
 8001310:	681b      	ldr	r3, [r3, #0]
 8001312:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001316:	2b00      	cmp	r3, #0
 8001318:	d0f0      	beq.n	80012fc <HAL_RCC_OscConfig+0xe4>
 800131a:	e014      	b.n	8001346 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800131c:	f7fe ff6e 	bl	80001fc <HAL_GetTick>
 8001320:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001322:	e008      	b.n	8001336 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001324:	f7fe ff6a 	bl	80001fc <HAL_GetTick>
 8001328:	4602      	mov	r2, r0
 800132a:	693b      	ldr	r3, [r7, #16]
 800132c:	1ad3      	subs	r3, r2, r3
 800132e:	2b64      	cmp	r3, #100	; 0x64
 8001330:	d901      	bls.n	8001336 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8001332:	2303      	movs	r3, #3
 8001334:	e1e6      	b.n	8001704 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001336:	4b53      	ldr	r3, [pc, #332]	; (8001484 <HAL_RCC_OscConfig+0x26c>)
 8001338:	681b      	ldr	r3, [r3, #0]
 800133a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800133e:	2b00      	cmp	r3, #0
 8001340:	d1f0      	bne.n	8001324 <HAL_RCC_OscConfig+0x10c>
 8001342:	e000      	b.n	8001346 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001344:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001346:	687b      	ldr	r3, [r7, #4]
 8001348:	681b      	ldr	r3, [r3, #0]
 800134a:	f003 0302 	and.w	r3, r3, #2
 800134e:	2b00      	cmp	r3, #0
 8001350:	d063      	beq.n	800141a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001352:	4b4c      	ldr	r3, [pc, #304]	; (8001484 <HAL_RCC_OscConfig+0x26c>)
 8001354:	685b      	ldr	r3, [r3, #4]
 8001356:	f003 030c 	and.w	r3, r3, #12
 800135a:	2b00      	cmp	r3, #0
 800135c:	d00b      	beq.n	8001376 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800135e:	4b49      	ldr	r3, [pc, #292]	; (8001484 <HAL_RCC_OscConfig+0x26c>)
 8001360:	685b      	ldr	r3, [r3, #4]
 8001362:	f003 030c 	and.w	r3, r3, #12
 8001366:	2b08      	cmp	r3, #8
 8001368:	d11c      	bne.n	80013a4 <HAL_RCC_OscConfig+0x18c>
 800136a:	4b46      	ldr	r3, [pc, #280]	; (8001484 <HAL_RCC_OscConfig+0x26c>)
 800136c:	685b      	ldr	r3, [r3, #4]
 800136e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001372:	2b00      	cmp	r3, #0
 8001374:	d116      	bne.n	80013a4 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001376:	4b43      	ldr	r3, [pc, #268]	; (8001484 <HAL_RCC_OscConfig+0x26c>)
 8001378:	681b      	ldr	r3, [r3, #0]
 800137a:	f003 0302 	and.w	r3, r3, #2
 800137e:	2b00      	cmp	r3, #0
 8001380:	d005      	beq.n	800138e <HAL_RCC_OscConfig+0x176>
 8001382:	687b      	ldr	r3, [r7, #4]
 8001384:	691b      	ldr	r3, [r3, #16]
 8001386:	2b01      	cmp	r3, #1
 8001388:	d001      	beq.n	800138e <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800138a:	2301      	movs	r3, #1
 800138c:	e1ba      	b.n	8001704 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800138e:	4b3d      	ldr	r3, [pc, #244]	; (8001484 <HAL_RCC_OscConfig+0x26c>)
 8001390:	681b      	ldr	r3, [r3, #0]
 8001392:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001396:	687b      	ldr	r3, [r7, #4]
 8001398:	695b      	ldr	r3, [r3, #20]
 800139a:	00db      	lsls	r3, r3, #3
 800139c:	4939      	ldr	r1, [pc, #228]	; (8001484 <HAL_RCC_OscConfig+0x26c>)
 800139e:	4313      	orrs	r3, r2
 80013a0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80013a2:	e03a      	b.n	800141a <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80013a4:	687b      	ldr	r3, [r7, #4]
 80013a6:	691b      	ldr	r3, [r3, #16]
 80013a8:	2b00      	cmp	r3, #0
 80013aa:	d020      	beq.n	80013ee <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80013ac:	4b36      	ldr	r3, [pc, #216]	; (8001488 <HAL_RCC_OscConfig+0x270>)
 80013ae:	2201      	movs	r2, #1
 80013b0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80013b2:	f7fe ff23 	bl	80001fc <HAL_GetTick>
 80013b6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80013b8:	e008      	b.n	80013cc <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80013ba:	f7fe ff1f 	bl	80001fc <HAL_GetTick>
 80013be:	4602      	mov	r2, r0
 80013c0:	693b      	ldr	r3, [r7, #16]
 80013c2:	1ad3      	subs	r3, r2, r3
 80013c4:	2b02      	cmp	r3, #2
 80013c6:	d901      	bls.n	80013cc <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80013c8:	2303      	movs	r3, #3
 80013ca:	e19b      	b.n	8001704 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80013cc:	4b2d      	ldr	r3, [pc, #180]	; (8001484 <HAL_RCC_OscConfig+0x26c>)
 80013ce:	681b      	ldr	r3, [r3, #0]
 80013d0:	f003 0302 	and.w	r3, r3, #2
 80013d4:	2b00      	cmp	r3, #0
 80013d6:	d0f0      	beq.n	80013ba <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80013d8:	4b2a      	ldr	r3, [pc, #168]	; (8001484 <HAL_RCC_OscConfig+0x26c>)
 80013da:	681b      	ldr	r3, [r3, #0]
 80013dc:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80013e0:	687b      	ldr	r3, [r7, #4]
 80013e2:	695b      	ldr	r3, [r3, #20]
 80013e4:	00db      	lsls	r3, r3, #3
 80013e6:	4927      	ldr	r1, [pc, #156]	; (8001484 <HAL_RCC_OscConfig+0x26c>)
 80013e8:	4313      	orrs	r3, r2
 80013ea:	600b      	str	r3, [r1, #0]
 80013ec:	e015      	b.n	800141a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80013ee:	4b26      	ldr	r3, [pc, #152]	; (8001488 <HAL_RCC_OscConfig+0x270>)
 80013f0:	2200      	movs	r2, #0
 80013f2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80013f4:	f7fe ff02 	bl	80001fc <HAL_GetTick>
 80013f8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80013fa:	e008      	b.n	800140e <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80013fc:	f7fe fefe 	bl	80001fc <HAL_GetTick>
 8001400:	4602      	mov	r2, r0
 8001402:	693b      	ldr	r3, [r7, #16]
 8001404:	1ad3      	subs	r3, r2, r3
 8001406:	2b02      	cmp	r3, #2
 8001408:	d901      	bls.n	800140e <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800140a:	2303      	movs	r3, #3
 800140c:	e17a      	b.n	8001704 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800140e:	4b1d      	ldr	r3, [pc, #116]	; (8001484 <HAL_RCC_OscConfig+0x26c>)
 8001410:	681b      	ldr	r3, [r3, #0]
 8001412:	f003 0302 	and.w	r3, r3, #2
 8001416:	2b00      	cmp	r3, #0
 8001418:	d1f0      	bne.n	80013fc <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800141a:	687b      	ldr	r3, [r7, #4]
 800141c:	681b      	ldr	r3, [r3, #0]
 800141e:	f003 0308 	and.w	r3, r3, #8
 8001422:	2b00      	cmp	r3, #0
 8001424:	d03a      	beq.n	800149c <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001426:	687b      	ldr	r3, [r7, #4]
 8001428:	699b      	ldr	r3, [r3, #24]
 800142a:	2b00      	cmp	r3, #0
 800142c:	d019      	beq.n	8001462 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800142e:	4b17      	ldr	r3, [pc, #92]	; (800148c <HAL_RCC_OscConfig+0x274>)
 8001430:	2201      	movs	r2, #1
 8001432:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001434:	f7fe fee2 	bl	80001fc <HAL_GetTick>
 8001438:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800143a:	e008      	b.n	800144e <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800143c:	f7fe fede 	bl	80001fc <HAL_GetTick>
 8001440:	4602      	mov	r2, r0
 8001442:	693b      	ldr	r3, [r7, #16]
 8001444:	1ad3      	subs	r3, r2, r3
 8001446:	2b02      	cmp	r3, #2
 8001448:	d901      	bls.n	800144e <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800144a:	2303      	movs	r3, #3
 800144c:	e15a      	b.n	8001704 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800144e:	4b0d      	ldr	r3, [pc, #52]	; (8001484 <HAL_RCC_OscConfig+0x26c>)
 8001450:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001452:	f003 0302 	and.w	r3, r3, #2
 8001456:	2b00      	cmp	r3, #0
 8001458:	d0f0      	beq.n	800143c <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800145a:	2001      	movs	r0, #1
 800145c:	f000 fac4 	bl	80019e8 <RCC_Delay>
 8001460:	e01c      	b.n	800149c <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001462:	4b0a      	ldr	r3, [pc, #40]	; (800148c <HAL_RCC_OscConfig+0x274>)
 8001464:	2200      	movs	r2, #0
 8001466:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001468:	f7fe fec8 	bl	80001fc <HAL_GetTick>
 800146c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800146e:	e00f      	b.n	8001490 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001470:	f7fe fec4 	bl	80001fc <HAL_GetTick>
 8001474:	4602      	mov	r2, r0
 8001476:	693b      	ldr	r3, [r7, #16]
 8001478:	1ad3      	subs	r3, r2, r3
 800147a:	2b02      	cmp	r3, #2
 800147c:	d908      	bls.n	8001490 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800147e:	2303      	movs	r3, #3
 8001480:	e140      	b.n	8001704 <HAL_RCC_OscConfig+0x4ec>
 8001482:	bf00      	nop
 8001484:	40021000 	.word	0x40021000
 8001488:	42420000 	.word	0x42420000
 800148c:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001490:	4b9e      	ldr	r3, [pc, #632]	; (800170c <HAL_RCC_OscConfig+0x4f4>)
 8001492:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001494:	f003 0302 	and.w	r3, r3, #2
 8001498:	2b00      	cmp	r3, #0
 800149a:	d1e9      	bne.n	8001470 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800149c:	687b      	ldr	r3, [r7, #4]
 800149e:	681b      	ldr	r3, [r3, #0]
 80014a0:	f003 0304 	and.w	r3, r3, #4
 80014a4:	2b00      	cmp	r3, #0
 80014a6:	f000 80a6 	beq.w	80015f6 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80014aa:	2300      	movs	r3, #0
 80014ac:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80014ae:	4b97      	ldr	r3, [pc, #604]	; (800170c <HAL_RCC_OscConfig+0x4f4>)
 80014b0:	69db      	ldr	r3, [r3, #28]
 80014b2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80014b6:	2b00      	cmp	r3, #0
 80014b8:	d10d      	bne.n	80014d6 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80014ba:	4b94      	ldr	r3, [pc, #592]	; (800170c <HAL_RCC_OscConfig+0x4f4>)
 80014bc:	69db      	ldr	r3, [r3, #28]
 80014be:	4a93      	ldr	r2, [pc, #588]	; (800170c <HAL_RCC_OscConfig+0x4f4>)
 80014c0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80014c4:	61d3      	str	r3, [r2, #28]
 80014c6:	4b91      	ldr	r3, [pc, #580]	; (800170c <HAL_RCC_OscConfig+0x4f4>)
 80014c8:	69db      	ldr	r3, [r3, #28]
 80014ca:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80014ce:	60bb      	str	r3, [r7, #8]
 80014d0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80014d2:	2301      	movs	r3, #1
 80014d4:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80014d6:	4b8e      	ldr	r3, [pc, #568]	; (8001710 <HAL_RCC_OscConfig+0x4f8>)
 80014d8:	681b      	ldr	r3, [r3, #0]
 80014da:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80014de:	2b00      	cmp	r3, #0
 80014e0:	d118      	bne.n	8001514 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80014e2:	4b8b      	ldr	r3, [pc, #556]	; (8001710 <HAL_RCC_OscConfig+0x4f8>)
 80014e4:	681b      	ldr	r3, [r3, #0]
 80014e6:	4a8a      	ldr	r2, [pc, #552]	; (8001710 <HAL_RCC_OscConfig+0x4f8>)
 80014e8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80014ec:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80014ee:	f7fe fe85 	bl	80001fc <HAL_GetTick>
 80014f2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80014f4:	e008      	b.n	8001508 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80014f6:	f7fe fe81 	bl	80001fc <HAL_GetTick>
 80014fa:	4602      	mov	r2, r0
 80014fc:	693b      	ldr	r3, [r7, #16]
 80014fe:	1ad3      	subs	r3, r2, r3
 8001500:	2b64      	cmp	r3, #100	; 0x64
 8001502:	d901      	bls.n	8001508 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001504:	2303      	movs	r3, #3
 8001506:	e0fd      	b.n	8001704 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001508:	4b81      	ldr	r3, [pc, #516]	; (8001710 <HAL_RCC_OscConfig+0x4f8>)
 800150a:	681b      	ldr	r3, [r3, #0]
 800150c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001510:	2b00      	cmp	r3, #0
 8001512:	d0f0      	beq.n	80014f6 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	68db      	ldr	r3, [r3, #12]
 8001518:	2b01      	cmp	r3, #1
 800151a:	d106      	bne.n	800152a <HAL_RCC_OscConfig+0x312>
 800151c:	4b7b      	ldr	r3, [pc, #492]	; (800170c <HAL_RCC_OscConfig+0x4f4>)
 800151e:	6a1b      	ldr	r3, [r3, #32]
 8001520:	4a7a      	ldr	r2, [pc, #488]	; (800170c <HAL_RCC_OscConfig+0x4f4>)
 8001522:	f043 0301 	orr.w	r3, r3, #1
 8001526:	6213      	str	r3, [r2, #32]
 8001528:	e02d      	b.n	8001586 <HAL_RCC_OscConfig+0x36e>
 800152a:	687b      	ldr	r3, [r7, #4]
 800152c:	68db      	ldr	r3, [r3, #12]
 800152e:	2b00      	cmp	r3, #0
 8001530:	d10c      	bne.n	800154c <HAL_RCC_OscConfig+0x334>
 8001532:	4b76      	ldr	r3, [pc, #472]	; (800170c <HAL_RCC_OscConfig+0x4f4>)
 8001534:	6a1b      	ldr	r3, [r3, #32]
 8001536:	4a75      	ldr	r2, [pc, #468]	; (800170c <HAL_RCC_OscConfig+0x4f4>)
 8001538:	f023 0301 	bic.w	r3, r3, #1
 800153c:	6213      	str	r3, [r2, #32]
 800153e:	4b73      	ldr	r3, [pc, #460]	; (800170c <HAL_RCC_OscConfig+0x4f4>)
 8001540:	6a1b      	ldr	r3, [r3, #32]
 8001542:	4a72      	ldr	r2, [pc, #456]	; (800170c <HAL_RCC_OscConfig+0x4f4>)
 8001544:	f023 0304 	bic.w	r3, r3, #4
 8001548:	6213      	str	r3, [r2, #32]
 800154a:	e01c      	b.n	8001586 <HAL_RCC_OscConfig+0x36e>
 800154c:	687b      	ldr	r3, [r7, #4]
 800154e:	68db      	ldr	r3, [r3, #12]
 8001550:	2b05      	cmp	r3, #5
 8001552:	d10c      	bne.n	800156e <HAL_RCC_OscConfig+0x356>
 8001554:	4b6d      	ldr	r3, [pc, #436]	; (800170c <HAL_RCC_OscConfig+0x4f4>)
 8001556:	6a1b      	ldr	r3, [r3, #32]
 8001558:	4a6c      	ldr	r2, [pc, #432]	; (800170c <HAL_RCC_OscConfig+0x4f4>)
 800155a:	f043 0304 	orr.w	r3, r3, #4
 800155e:	6213      	str	r3, [r2, #32]
 8001560:	4b6a      	ldr	r3, [pc, #424]	; (800170c <HAL_RCC_OscConfig+0x4f4>)
 8001562:	6a1b      	ldr	r3, [r3, #32]
 8001564:	4a69      	ldr	r2, [pc, #420]	; (800170c <HAL_RCC_OscConfig+0x4f4>)
 8001566:	f043 0301 	orr.w	r3, r3, #1
 800156a:	6213      	str	r3, [r2, #32]
 800156c:	e00b      	b.n	8001586 <HAL_RCC_OscConfig+0x36e>
 800156e:	4b67      	ldr	r3, [pc, #412]	; (800170c <HAL_RCC_OscConfig+0x4f4>)
 8001570:	6a1b      	ldr	r3, [r3, #32]
 8001572:	4a66      	ldr	r2, [pc, #408]	; (800170c <HAL_RCC_OscConfig+0x4f4>)
 8001574:	f023 0301 	bic.w	r3, r3, #1
 8001578:	6213      	str	r3, [r2, #32]
 800157a:	4b64      	ldr	r3, [pc, #400]	; (800170c <HAL_RCC_OscConfig+0x4f4>)
 800157c:	6a1b      	ldr	r3, [r3, #32]
 800157e:	4a63      	ldr	r2, [pc, #396]	; (800170c <HAL_RCC_OscConfig+0x4f4>)
 8001580:	f023 0304 	bic.w	r3, r3, #4
 8001584:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001586:	687b      	ldr	r3, [r7, #4]
 8001588:	68db      	ldr	r3, [r3, #12]
 800158a:	2b00      	cmp	r3, #0
 800158c:	d015      	beq.n	80015ba <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800158e:	f7fe fe35 	bl	80001fc <HAL_GetTick>
 8001592:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001594:	e00a      	b.n	80015ac <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001596:	f7fe fe31 	bl	80001fc <HAL_GetTick>
 800159a:	4602      	mov	r2, r0
 800159c:	693b      	ldr	r3, [r7, #16]
 800159e:	1ad3      	subs	r3, r2, r3
 80015a0:	f241 3288 	movw	r2, #5000	; 0x1388
 80015a4:	4293      	cmp	r3, r2
 80015a6:	d901      	bls.n	80015ac <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80015a8:	2303      	movs	r3, #3
 80015aa:	e0ab      	b.n	8001704 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80015ac:	4b57      	ldr	r3, [pc, #348]	; (800170c <HAL_RCC_OscConfig+0x4f4>)
 80015ae:	6a1b      	ldr	r3, [r3, #32]
 80015b0:	f003 0302 	and.w	r3, r3, #2
 80015b4:	2b00      	cmp	r3, #0
 80015b6:	d0ee      	beq.n	8001596 <HAL_RCC_OscConfig+0x37e>
 80015b8:	e014      	b.n	80015e4 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80015ba:	f7fe fe1f 	bl	80001fc <HAL_GetTick>
 80015be:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80015c0:	e00a      	b.n	80015d8 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80015c2:	f7fe fe1b 	bl	80001fc <HAL_GetTick>
 80015c6:	4602      	mov	r2, r0
 80015c8:	693b      	ldr	r3, [r7, #16]
 80015ca:	1ad3      	subs	r3, r2, r3
 80015cc:	f241 3288 	movw	r2, #5000	; 0x1388
 80015d0:	4293      	cmp	r3, r2
 80015d2:	d901      	bls.n	80015d8 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80015d4:	2303      	movs	r3, #3
 80015d6:	e095      	b.n	8001704 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80015d8:	4b4c      	ldr	r3, [pc, #304]	; (800170c <HAL_RCC_OscConfig+0x4f4>)
 80015da:	6a1b      	ldr	r3, [r3, #32]
 80015dc:	f003 0302 	and.w	r3, r3, #2
 80015e0:	2b00      	cmp	r3, #0
 80015e2:	d1ee      	bne.n	80015c2 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80015e4:	7dfb      	ldrb	r3, [r7, #23]
 80015e6:	2b01      	cmp	r3, #1
 80015e8:	d105      	bne.n	80015f6 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80015ea:	4b48      	ldr	r3, [pc, #288]	; (800170c <HAL_RCC_OscConfig+0x4f4>)
 80015ec:	69db      	ldr	r3, [r3, #28]
 80015ee:	4a47      	ldr	r2, [pc, #284]	; (800170c <HAL_RCC_OscConfig+0x4f4>)
 80015f0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80015f4:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80015f6:	687b      	ldr	r3, [r7, #4]
 80015f8:	69db      	ldr	r3, [r3, #28]
 80015fa:	2b00      	cmp	r3, #0
 80015fc:	f000 8081 	beq.w	8001702 <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001600:	4b42      	ldr	r3, [pc, #264]	; (800170c <HAL_RCC_OscConfig+0x4f4>)
 8001602:	685b      	ldr	r3, [r3, #4]
 8001604:	f003 030c 	and.w	r3, r3, #12
 8001608:	2b08      	cmp	r3, #8
 800160a:	d061      	beq.n	80016d0 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800160c:	687b      	ldr	r3, [r7, #4]
 800160e:	69db      	ldr	r3, [r3, #28]
 8001610:	2b02      	cmp	r3, #2
 8001612:	d146      	bne.n	80016a2 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001614:	4b3f      	ldr	r3, [pc, #252]	; (8001714 <HAL_RCC_OscConfig+0x4fc>)
 8001616:	2200      	movs	r2, #0
 8001618:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800161a:	f7fe fdef 	bl	80001fc <HAL_GetTick>
 800161e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001620:	e008      	b.n	8001634 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001622:	f7fe fdeb 	bl	80001fc <HAL_GetTick>
 8001626:	4602      	mov	r2, r0
 8001628:	693b      	ldr	r3, [r7, #16]
 800162a:	1ad3      	subs	r3, r2, r3
 800162c:	2b02      	cmp	r3, #2
 800162e:	d901      	bls.n	8001634 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8001630:	2303      	movs	r3, #3
 8001632:	e067      	b.n	8001704 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001634:	4b35      	ldr	r3, [pc, #212]	; (800170c <HAL_RCC_OscConfig+0x4f4>)
 8001636:	681b      	ldr	r3, [r3, #0]
 8001638:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800163c:	2b00      	cmp	r3, #0
 800163e:	d1f0      	bne.n	8001622 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001640:	687b      	ldr	r3, [r7, #4]
 8001642:	6a1b      	ldr	r3, [r3, #32]
 8001644:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001648:	d108      	bne.n	800165c <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800164a:	4b30      	ldr	r3, [pc, #192]	; (800170c <HAL_RCC_OscConfig+0x4f4>)
 800164c:	685b      	ldr	r3, [r3, #4]
 800164e:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8001652:	687b      	ldr	r3, [r7, #4]
 8001654:	689b      	ldr	r3, [r3, #8]
 8001656:	492d      	ldr	r1, [pc, #180]	; (800170c <HAL_RCC_OscConfig+0x4f4>)
 8001658:	4313      	orrs	r3, r2
 800165a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800165c:	4b2b      	ldr	r3, [pc, #172]	; (800170c <HAL_RCC_OscConfig+0x4f4>)
 800165e:	685b      	ldr	r3, [r3, #4]
 8001660:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8001664:	687b      	ldr	r3, [r7, #4]
 8001666:	6a19      	ldr	r1, [r3, #32]
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800166c:	430b      	orrs	r3, r1
 800166e:	4927      	ldr	r1, [pc, #156]	; (800170c <HAL_RCC_OscConfig+0x4f4>)
 8001670:	4313      	orrs	r3, r2
 8001672:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001674:	4b27      	ldr	r3, [pc, #156]	; (8001714 <HAL_RCC_OscConfig+0x4fc>)
 8001676:	2201      	movs	r2, #1
 8001678:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800167a:	f7fe fdbf 	bl	80001fc <HAL_GetTick>
 800167e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001680:	e008      	b.n	8001694 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001682:	f7fe fdbb 	bl	80001fc <HAL_GetTick>
 8001686:	4602      	mov	r2, r0
 8001688:	693b      	ldr	r3, [r7, #16]
 800168a:	1ad3      	subs	r3, r2, r3
 800168c:	2b02      	cmp	r3, #2
 800168e:	d901      	bls.n	8001694 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8001690:	2303      	movs	r3, #3
 8001692:	e037      	b.n	8001704 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001694:	4b1d      	ldr	r3, [pc, #116]	; (800170c <HAL_RCC_OscConfig+0x4f4>)
 8001696:	681b      	ldr	r3, [r3, #0]
 8001698:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800169c:	2b00      	cmp	r3, #0
 800169e:	d0f0      	beq.n	8001682 <HAL_RCC_OscConfig+0x46a>
 80016a0:	e02f      	b.n	8001702 <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80016a2:	4b1c      	ldr	r3, [pc, #112]	; (8001714 <HAL_RCC_OscConfig+0x4fc>)
 80016a4:	2200      	movs	r2, #0
 80016a6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80016a8:	f7fe fda8 	bl	80001fc <HAL_GetTick>
 80016ac:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80016ae:	e008      	b.n	80016c2 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80016b0:	f7fe fda4 	bl	80001fc <HAL_GetTick>
 80016b4:	4602      	mov	r2, r0
 80016b6:	693b      	ldr	r3, [r7, #16]
 80016b8:	1ad3      	subs	r3, r2, r3
 80016ba:	2b02      	cmp	r3, #2
 80016bc:	d901      	bls.n	80016c2 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80016be:	2303      	movs	r3, #3
 80016c0:	e020      	b.n	8001704 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80016c2:	4b12      	ldr	r3, [pc, #72]	; (800170c <HAL_RCC_OscConfig+0x4f4>)
 80016c4:	681b      	ldr	r3, [r3, #0]
 80016c6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80016ca:	2b00      	cmp	r3, #0
 80016cc:	d1f0      	bne.n	80016b0 <HAL_RCC_OscConfig+0x498>
 80016ce:	e018      	b.n	8001702 <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80016d0:	687b      	ldr	r3, [r7, #4]
 80016d2:	69db      	ldr	r3, [r3, #28]
 80016d4:	2b01      	cmp	r3, #1
 80016d6:	d101      	bne.n	80016dc <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 80016d8:	2301      	movs	r3, #1
 80016da:	e013      	b.n	8001704 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80016dc:	4b0b      	ldr	r3, [pc, #44]	; (800170c <HAL_RCC_OscConfig+0x4f4>)
 80016de:	685b      	ldr	r3, [r3, #4]
 80016e0:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80016e2:	68fb      	ldr	r3, [r7, #12]
 80016e4:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	6a1b      	ldr	r3, [r3, #32]
 80016ec:	429a      	cmp	r2, r3
 80016ee:	d106      	bne.n	80016fe <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80016f0:	68fb      	ldr	r3, [r7, #12]
 80016f2:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80016f6:	687b      	ldr	r3, [r7, #4]
 80016f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80016fa:	429a      	cmp	r2, r3
 80016fc:	d001      	beq.n	8001702 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 80016fe:	2301      	movs	r3, #1
 8001700:	e000      	b.n	8001704 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8001702:	2300      	movs	r3, #0
}
 8001704:	4618      	mov	r0, r3
 8001706:	3718      	adds	r7, #24
 8001708:	46bd      	mov	sp, r7
 800170a:	bd80      	pop	{r7, pc}
 800170c:	40021000 	.word	0x40021000
 8001710:	40007000 	.word	0x40007000
 8001714:	42420060 	.word	0x42420060

08001718 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001718:	b580      	push	{r7, lr}
 800171a:	b084      	sub	sp, #16
 800171c:	af00      	add	r7, sp, #0
 800171e:	6078      	str	r0, [r7, #4]
 8001720:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001722:	687b      	ldr	r3, [r7, #4]
 8001724:	2b00      	cmp	r3, #0
 8001726:	d101      	bne.n	800172c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001728:	2301      	movs	r3, #1
 800172a:	e0d0      	b.n	80018ce <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800172c:	4b6a      	ldr	r3, [pc, #424]	; (80018d8 <HAL_RCC_ClockConfig+0x1c0>)
 800172e:	681b      	ldr	r3, [r3, #0]
 8001730:	f003 0307 	and.w	r3, r3, #7
 8001734:	683a      	ldr	r2, [r7, #0]
 8001736:	429a      	cmp	r2, r3
 8001738:	d910      	bls.n	800175c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800173a:	4b67      	ldr	r3, [pc, #412]	; (80018d8 <HAL_RCC_ClockConfig+0x1c0>)
 800173c:	681b      	ldr	r3, [r3, #0]
 800173e:	f023 0207 	bic.w	r2, r3, #7
 8001742:	4965      	ldr	r1, [pc, #404]	; (80018d8 <HAL_RCC_ClockConfig+0x1c0>)
 8001744:	683b      	ldr	r3, [r7, #0]
 8001746:	4313      	orrs	r3, r2
 8001748:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800174a:	4b63      	ldr	r3, [pc, #396]	; (80018d8 <HAL_RCC_ClockConfig+0x1c0>)
 800174c:	681b      	ldr	r3, [r3, #0]
 800174e:	f003 0307 	and.w	r3, r3, #7
 8001752:	683a      	ldr	r2, [r7, #0]
 8001754:	429a      	cmp	r2, r3
 8001756:	d001      	beq.n	800175c <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8001758:	2301      	movs	r3, #1
 800175a:	e0b8      	b.n	80018ce <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	681b      	ldr	r3, [r3, #0]
 8001760:	f003 0302 	and.w	r3, r3, #2
 8001764:	2b00      	cmp	r3, #0
 8001766:	d020      	beq.n	80017aa <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001768:	687b      	ldr	r3, [r7, #4]
 800176a:	681b      	ldr	r3, [r3, #0]
 800176c:	f003 0304 	and.w	r3, r3, #4
 8001770:	2b00      	cmp	r3, #0
 8001772:	d005      	beq.n	8001780 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001774:	4b59      	ldr	r3, [pc, #356]	; (80018dc <HAL_RCC_ClockConfig+0x1c4>)
 8001776:	685b      	ldr	r3, [r3, #4]
 8001778:	4a58      	ldr	r2, [pc, #352]	; (80018dc <HAL_RCC_ClockConfig+0x1c4>)
 800177a:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800177e:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001780:	687b      	ldr	r3, [r7, #4]
 8001782:	681b      	ldr	r3, [r3, #0]
 8001784:	f003 0308 	and.w	r3, r3, #8
 8001788:	2b00      	cmp	r3, #0
 800178a:	d005      	beq.n	8001798 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800178c:	4b53      	ldr	r3, [pc, #332]	; (80018dc <HAL_RCC_ClockConfig+0x1c4>)
 800178e:	685b      	ldr	r3, [r3, #4]
 8001790:	4a52      	ldr	r2, [pc, #328]	; (80018dc <HAL_RCC_ClockConfig+0x1c4>)
 8001792:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8001796:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001798:	4b50      	ldr	r3, [pc, #320]	; (80018dc <HAL_RCC_ClockConfig+0x1c4>)
 800179a:	685b      	ldr	r3, [r3, #4]
 800179c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80017a0:	687b      	ldr	r3, [r7, #4]
 80017a2:	689b      	ldr	r3, [r3, #8]
 80017a4:	494d      	ldr	r1, [pc, #308]	; (80018dc <HAL_RCC_ClockConfig+0x1c4>)
 80017a6:	4313      	orrs	r3, r2
 80017a8:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80017aa:	687b      	ldr	r3, [r7, #4]
 80017ac:	681b      	ldr	r3, [r3, #0]
 80017ae:	f003 0301 	and.w	r3, r3, #1
 80017b2:	2b00      	cmp	r3, #0
 80017b4:	d040      	beq.n	8001838 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	685b      	ldr	r3, [r3, #4]
 80017ba:	2b01      	cmp	r3, #1
 80017bc:	d107      	bne.n	80017ce <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80017be:	4b47      	ldr	r3, [pc, #284]	; (80018dc <HAL_RCC_ClockConfig+0x1c4>)
 80017c0:	681b      	ldr	r3, [r3, #0]
 80017c2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80017c6:	2b00      	cmp	r3, #0
 80017c8:	d115      	bne.n	80017f6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80017ca:	2301      	movs	r3, #1
 80017cc:	e07f      	b.n	80018ce <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80017ce:	687b      	ldr	r3, [r7, #4]
 80017d0:	685b      	ldr	r3, [r3, #4]
 80017d2:	2b02      	cmp	r3, #2
 80017d4:	d107      	bne.n	80017e6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80017d6:	4b41      	ldr	r3, [pc, #260]	; (80018dc <HAL_RCC_ClockConfig+0x1c4>)
 80017d8:	681b      	ldr	r3, [r3, #0]
 80017da:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80017de:	2b00      	cmp	r3, #0
 80017e0:	d109      	bne.n	80017f6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80017e2:	2301      	movs	r3, #1
 80017e4:	e073      	b.n	80018ce <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80017e6:	4b3d      	ldr	r3, [pc, #244]	; (80018dc <HAL_RCC_ClockConfig+0x1c4>)
 80017e8:	681b      	ldr	r3, [r3, #0]
 80017ea:	f003 0302 	and.w	r3, r3, #2
 80017ee:	2b00      	cmp	r3, #0
 80017f0:	d101      	bne.n	80017f6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80017f2:	2301      	movs	r3, #1
 80017f4:	e06b      	b.n	80018ce <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80017f6:	4b39      	ldr	r3, [pc, #228]	; (80018dc <HAL_RCC_ClockConfig+0x1c4>)
 80017f8:	685b      	ldr	r3, [r3, #4]
 80017fa:	f023 0203 	bic.w	r2, r3, #3
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	685b      	ldr	r3, [r3, #4]
 8001802:	4936      	ldr	r1, [pc, #216]	; (80018dc <HAL_RCC_ClockConfig+0x1c4>)
 8001804:	4313      	orrs	r3, r2
 8001806:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001808:	f7fe fcf8 	bl	80001fc <HAL_GetTick>
 800180c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800180e:	e00a      	b.n	8001826 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001810:	f7fe fcf4 	bl	80001fc <HAL_GetTick>
 8001814:	4602      	mov	r2, r0
 8001816:	68fb      	ldr	r3, [r7, #12]
 8001818:	1ad3      	subs	r3, r2, r3
 800181a:	f241 3288 	movw	r2, #5000	; 0x1388
 800181e:	4293      	cmp	r3, r2
 8001820:	d901      	bls.n	8001826 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001822:	2303      	movs	r3, #3
 8001824:	e053      	b.n	80018ce <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001826:	4b2d      	ldr	r3, [pc, #180]	; (80018dc <HAL_RCC_ClockConfig+0x1c4>)
 8001828:	685b      	ldr	r3, [r3, #4]
 800182a:	f003 020c 	and.w	r2, r3, #12
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	685b      	ldr	r3, [r3, #4]
 8001832:	009b      	lsls	r3, r3, #2
 8001834:	429a      	cmp	r2, r3
 8001836:	d1eb      	bne.n	8001810 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001838:	4b27      	ldr	r3, [pc, #156]	; (80018d8 <HAL_RCC_ClockConfig+0x1c0>)
 800183a:	681b      	ldr	r3, [r3, #0]
 800183c:	f003 0307 	and.w	r3, r3, #7
 8001840:	683a      	ldr	r2, [r7, #0]
 8001842:	429a      	cmp	r2, r3
 8001844:	d210      	bcs.n	8001868 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001846:	4b24      	ldr	r3, [pc, #144]	; (80018d8 <HAL_RCC_ClockConfig+0x1c0>)
 8001848:	681b      	ldr	r3, [r3, #0]
 800184a:	f023 0207 	bic.w	r2, r3, #7
 800184e:	4922      	ldr	r1, [pc, #136]	; (80018d8 <HAL_RCC_ClockConfig+0x1c0>)
 8001850:	683b      	ldr	r3, [r7, #0]
 8001852:	4313      	orrs	r3, r2
 8001854:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001856:	4b20      	ldr	r3, [pc, #128]	; (80018d8 <HAL_RCC_ClockConfig+0x1c0>)
 8001858:	681b      	ldr	r3, [r3, #0]
 800185a:	f003 0307 	and.w	r3, r3, #7
 800185e:	683a      	ldr	r2, [r7, #0]
 8001860:	429a      	cmp	r2, r3
 8001862:	d001      	beq.n	8001868 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8001864:	2301      	movs	r3, #1
 8001866:	e032      	b.n	80018ce <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001868:	687b      	ldr	r3, [r7, #4]
 800186a:	681b      	ldr	r3, [r3, #0]
 800186c:	f003 0304 	and.w	r3, r3, #4
 8001870:	2b00      	cmp	r3, #0
 8001872:	d008      	beq.n	8001886 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001874:	4b19      	ldr	r3, [pc, #100]	; (80018dc <HAL_RCC_ClockConfig+0x1c4>)
 8001876:	685b      	ldr	r3, [r3, #4]
 8001878:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	68db      	ldr	r3, [r3, #12]
 8001880:	4916      	ldr	r1, [pc, #88]	; (80018dc <HAL_RCC_ClockConfig+0x1c4>)
 8001882:	4313      	orrs	r3, r2
 8001884:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	681b      	ldr	r3, [r3, #0]
 800188a:	f003 0308 	and.w	r3, r3, #8
 800188e:	2b00      	cmp	r3, #0
 8001890:	d009      	beq.n	80018a6 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001892:	4b12      	ldr	r3, [pc, #72]	; (80018dc <HAL_RCC_ClockConfig+0x1c4>)
 8001894:	685b      	ldr	r3, [r3, #4]
 8001896:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800189a:	687b      	ldr	r3, [r7, #4]
 800189c:	691b      	ldr	r3, [r3, #16]
 800189e:	00db      	lsls	r3, r3, #3
 80018a0:	490e      	ldr	r1, [pc, #56]	; (80018dc <HAL_RCC_ClockConfig+0x1c4>)
 80018a2:	4313      	orrs	r3, r2
 80018a4:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80018a6:	f000 f821 	bl	80018ec <HAL_RCC_GetSysClockFreq>
 80018aa:	4602      	mov	r2, r0
 80018ac:	4b0b      	ldr	r3, [pc, #44]	; (80018dc <HAL_RCC_ClockConfig+0x1c4>)
 80018ae:	685b      	ldr	r3, [r3, #4]
 80018b0:	091b      	lsrs	r3, r3, #4
 80018b2:	f003 030f 	and.w	r3, r3, #15
 80018b6:	490a      	ldr	r1, [pc, #40]	; (80018e0 <HAL_RCC_ClockConfig+0x1c8>)
 80018b8:	5ccb      	ldrb	r3, [r1, r3]
 80018ba:	fa22 f303 	lsr.w	r3, r2, r3
 80018be:	4a09      	ldr	r2, [pc, #36]	; (80018e4 <HAL_RCC_ClockConfig+0x1cc>)
 80018c0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80018c2:	4b09      	ldr	r3, [pc, #36]	; (80018e8 <HAL_RCC_ClockConfig+0x1d0>)
 80018c4:	681b      	ldr	r3, [r3, #0]
 80018c6:	4618      	mov	r0, r3
 80018c8:	f7fe fc56 	bl	8000178 <HAL_InitTick>

  return HAL_OK;
 80018cc:	2300      	movs	r3, #0
}
 80018ce:	4618      	mov	r0, r3
 80018d0:	3710      	adds	r7, #16
 80018d2:	46bd      	mov	sp, r7
 80018d4:	bd80      	pop	{r7, pc}
 80018d6:	bf00      	nop
 80018d8:	40022000 	.word	0x40022000
 80018dc:	40021000 	.word	0x40021000
 80018e0:	080040fc 	.word	0x080040fc
 80018e4:	20000018 	.word	0x20000018
 80018e8:	20000000 	.word	0x20000000

080018ec <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80018ec:	b490      	push	{r4, r7}
 80018ee:	b08a      	sub	sp, #40	; 0x28
 80018f0:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 80018f2:	4b2a      	ldr	r3, [pc, #168]	; (800199c <HAL_RCC_GetSysClockFreq+0xb0>)
 80018f4:	1d3c      	adds	r4, r7, #4
 80018f6:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80018f8:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 80018fc:	f240 2301 	movw	r3, #513	; 0x201
 8001900:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001902:	2300      	movs	r3, #0
 8001904:	61fb      	str	r3, [r7, #28]
 8001906:	2300      	movs	r3, #0
 8001908:	61bb      	str	r3, [r7, #24]
 800190a:	2300      	movs	r3, #0
 800190c:	627b      	str	r3, [r7, #36]	; 0x24
 800190e:	2300      	movs	r3, #0
 8001910:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8001912:	2300      	movs	r3, #0
 8001914:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8001916:	4b22      	ldr	r3, [pc, #136]	; (80019a0 <HAL_RCC_GetSysClockFreq+0xb4>)
 8001918:	685b      	ldr	r3, [r3, #4]
 800191a:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800191c:	69fb      	ldr	r3, [r7, #28]
 800191e:	f003 030c 	and.w	r3, r3, #12
 8001922:	2b04      	cmp	r3, #4
 8001924:	d002      	beq.n	800192c <HAL_RCC_GetSysClockFreq+0x40>
 8001926:	2b08      	cmp	r3, #8
 8001928:	d003      	beq.n	8001932 <HAL_RCC_GetSysClockFreq+0x46>
 800192a:	e02d      	b.n	8001988 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800192c:	4b1d      	ldr	r3, [pc, #116]	; (80019a4 <HAL_RCC_GetSysClockFreq+0xb8>)
 800192e:	623b      	str	r3, [r7, #32]
      break;
 8001930:	e02d      	b.n	800198e <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001932:	69fb      	ldr	r3, [r7, #28]
 8001934:	0c9b      	lsrs	r3, r3, #18
 8001936:	f003 030f 	and.w	r3, r3, #15
 800193a:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800193e:	4413      	add	r3, r2
 8001940:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8001944:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001946:	69fb      	ldr	r3, [r7, #28]
 8001948:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800194c:	2b00      	cmp	r3, #0
 800194e:	d013      	beq.n	8001978 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001950:	4b13      	ldr	r3, [pc, #76]	; (80019a0 <HAL_RCC_GetSysClockFreq+0xb4>)
 8001952:	685b      	ldr	r3, [r3, #4]
 8001954:	0c5b      	lsrs	r3, r3, #17
 8001956:	f003 0301 	and.w	r3, r3, #1
 800195a:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800195e:	4413      	add	r3, r2
 8001960:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8001964:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8001966:	697b      	ldr	r3, [r7, #20]
 8001968:	4a0e      	ldr	r2, [pc, #56]	; (80019a4 <HAL_RCC_GetSysClockFreq+0xb8>)
 800196a:	fb02 f203 	mul.w	r2, r2, r3
 800196e:	69bb      	ldr	r3, [r7, #24]
 8001970:	fbb2 f3f3 	udiv	r3, r2, r3
 8001974:	627b      	str	r3, [r7, #36]	; 0x24
 8001976:	e004      	b.n	8001982 <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001978:	697b      	ldr	r3, [r7, #20]
 800197a:	4a0b      	ldr	r2, [pc, #44]	; (80019a8 <HAL_RCC_GetSysClockFreq+0xbc>)
 800197c:	fb02 f303 	mul.w	r3, r2, r3
 8001980:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8001982:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001984:	623b      	str	r3, [r7, #32]
      break;
 8001986:	e002      	b.n	800198e <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001988:	4b06      	ldr	r3, [pc, #24]	; (80019a4 <HAL_RCC_GetSysClockFreq+0xb8>)
 800198a:	623b      	str	r3, [r7, #32]
      break;
 800198c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800198e:	6a3b      	ldr	r3, [r7, #32]
}
 8001990:	4618      	mov	r0, r3
 8001992:	3728      	adds	r7, #40	; 0x28
 8001994:	46bd      	mov	sp, r7
 8001996:	bc90      	pop	{r4, r7}
 8001998:	4770      	bx	lr
 800199a:	bf00      	nop
 800199c:	08002c10 	.word	0x08002c10
 80019a0:	40021000 	.word	0x40021000
 80019a4:	007a1200 	.word	0x007a1200
 80019a8:	003d0900 	.word	0x003d0900

080019ac <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80019ac:	b480      	push	{r7}
 80019ae:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80019b0:	4b02      	ldr	r3, [pc, #8]	; (80019bc <HAL_RCC_GetHCLKFreq+0x10>)
 80019b2:	681b      	ldr	r3, [r3, #0]
}
 80019b4:	4618      	mov	r0, r3
 80019b6:	46bd      	mov	sp, r7
 80019b8:	bc80      	pop	{r7}
 80019ba:	4770      	bx	lr
 80019bc:	20000018 	.word	0x20000018

080019c0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80019c0:	b580      	push	{r7, lr}
 80019c2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80019c4:	f7ff fff2 	bl	80019ac <HAL_RCC_GetHCLKFreq>
 80019c8:	4602      	mov	r2, r0
 80019ca:	4b05      	ldr	r3, [pc, #20]	; (80019e0 <HAL_RCC_GetPCLK1Freq+0x20>)
 80019cc:	685b      	ldr	r3, [r3, #4]
 80019ce:	0a1b      	lsrs	r3, r3, #8
 80019d0:	f003 0307 	and.w	r3, r3, #7
 80019d4:	4903      	ldr	r1, [pc, #12]	; (80019e4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80019d6:	5ccb      	ldrb	r3, [r1, r3]
 80019d8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80019dc:	4618      	mov	r0, r3
 80019de:	bd80      	pop	{r7, pc}
 80019e0:	40021000 	.word	0x40021000
 80019e4:	0800410c 	.word	0x0800410c

080019e8 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80019e8:	b480      	push	{r7}
 80019ea:	b085      	sub	sp, #20
 80019ec:	af00      	add	r7, sp, #0
 80019ee:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80019f0:	4b0a      	ldr	r3, [pc, #40]	; (8001a1c <RCC_Delay+0x34>)
 80019f2:	681b      	ldr	r3, [r3, #0]
 80019f4:	4a0a      	ldr	r2, [pc, #40]	; (8001a20 <RCC_Delay+0x38>)
 80019f6:	fba2 2303 	umull	r2, r3, r2, r3
 80019fa:	0a5b      	lsrs	r3, r3, #9
 80019fc:	687a      	ldr	r2, [r7, #4]
 80019fe:	fb02 f303 	mul.w	r3, r2, r3
 8001a02:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8001a04:	bf00      	nop
  }
  while (Delay --);
 8001a06:	68fb      	ldr	r3, [r7, #12]
 8001a08:	1e5a      	subs	r2, r3, #1
 8001a0a:	60fa      	str	r2, [r7, #12]
 8001a0c:	2b00      	cmp	r3, #0
 8001a0e:	d1f9      	bne.n	8001a04 <RCC_Delay+0x1c>
}
 8001a10:	bf00      	nop
 8001a12:	bf00      	nop
 8001a14:	3714      	adds	r7, #20
 8001a16:	46bd      	mov	sp, r7
 8001a18:	bc80      	pop	{r7}
 8001a1a:	4770      	bx	lr
 8001a1c:	20000018 	.word	0x20000018
 8001a20:	10624dd3 	.word	0x10624dd3

08001a24 <SSD1306_Init>:





uint8_t SSD1306_Init(void) {
 8001a24:	b580      	push	{r7, lr}
 8001a26:	b082      	sub	sp, #8
 8001a28:	af00      	add	r7, sp, #0

	/* Init I2C */
	ssd1306_I2C_Init();
 8001a2a:	f000 fa1f 	bl	8001e6c <ssd1306_I2C_Init>
	
	/* Check if LCD connected to I2C */
	if (HAL_I2C_IsDeviceReady(&hi2c1, SSD1306_I2C_ADDR, 1, 20000) != HAL_OK) {
 8001a2e:	f644 6320 	movw	r3, #20000	; 0x4e20
 8001a32:	2201      	movs	r2, #1
 8001a34:	2178      	movs	r1, #120	; 0x78
 8001a36:	485b      	ldr	r0, [pc, #364]	; (8001ba4 <SSD1306_Init+0x180>)
 8001a38:	f7ff f8b8 	bl	8000bac <HAL_I2C_IsDeviceReady>
 8001a3c:	4603      	mov	r3, r0
 8001a3e:	2b00      	cmp	r3, #0
 8001a40:	d001      	beq.n	8001a46 <SSD1306_Init+0x22>
		/* Return false */
		return 0;
 8001a42:	2300      	movs	r3, #0
 8001a44:	e0a9      	b.n	8001b9a <SSD1306_Init+0x176>
	}
	
	/* A little delay */
	uint32_t p = 2500;
 8001a46:	f640 13c4 	movw	r3, #2500	; 0x9c4
 8001a4a:	607b      	str	r3, [r7, #4]
	while(p>0)
 8001a4c:	e002      	b.n	8001a54 <SSD1306_Init+0x30>
		p--;
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	3b01      	subs	r3, #1
 8001a52:	607b      	str	r3, [r7, #4]
	while(p>0)
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	2b00      	cmp	r3, #0
 8001a58:	d1f9      	bne.n	8001a4e <SSD1306_Init+0x2a>
	
	/* Init LCD */
	SSD1306_WRITECOMMAND(0xAE); //display off
 8001a5a:	22ae      	movs	r2, #174	; 0xae
 8001a5c:	2100      	movs	r1, #0
 8001a5e:	2078      	movs	r0, #120	; 0x78
 8001a60:	f000 fa60 	bl	8001f24 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x20); //Set Memory Addressing Mode   
 8001a64:	2220      	movs	r2, #32
 8001a66:	2100      	movs	r1, #0
 8001a68:	2078      	movs	r0, #120	; 0x78
 8001a6a:	f000 fa5b 	bl	8001f24 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x10); //00,Horizontal Addressing Mode;01,Vertical Addressing Mode;10,Page Addressing Mode (RESET);11,Invalid
 8001a6e:	2210      	movs	r2, #16
 8001a70:	2100      	movs	r1, #0
 8001a72:	2078      	movs	r0, #120	; 0x78
 8001a74:	f000 fa56 	bl	8001f24 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 8001a78:	22b0      	movs	r2, #176	; 0xb0
 8001a7a:	2100      	movs	r1, #0
 8001a7c:	2078      	movs	r0, #120	; 0x78
 8001a7e:	f000 fa51 	bl	8001f24 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xC8); //Set COM Output Scan Direction
 8001a82:	22c8      	movs	r2, #200	; 0xc8
 8001a84:	2100      	movs	r1, #0
 8001a86:	2078      	movs	r0, #120	; 0x78
 8001a88:	f000 fa4c 	bl	8001f24 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x00); //---set low column address
 8001a8c:	2200      	movs	r2, #0
 8001a8e:	2100      	movs	r1, #0
 8001a90:	2078      	movs	r0, #120	; 0x78
 8001a92:	f000 fa47 	bl	8001f24 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x10); //---set high column address
 8001a96:	2210      	movs	r2, #16
 8001a98:	2100      	movs	r1, #0
 8001a9a:	2078      	movs	r0, #120	; 0x78
 8001a9c:	f000 fa42 	bl	8001f24 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x40); //--set start line address
 8001aa0:	2240      	movs	r2, #64	; 0x40
 8001aa2:	2100      	movs	r1, #0
 8001aa4:	2078      	movs	r0, #120	; 0x78
 8001aa6:	f000 fa3d 	bl	8001f24 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x81); //--set contrast control register
 8001aaa:	2281      	movs	r2, #129	; 0x81
 8001aac:	2100      	movs	r1, #0
 8001aae:	2078      	movs	r0, #120	; 0x78
 8001ab0:	f000 fa38 	bl	8001f24 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xFF);
 8001ab4:	22ff      	movs	r2, #255	; 0xff
 8001ab6:	2100      	movs	r1, #0
 8001ab8:	2078      	movs	r0, #120	; 0x78
 8001aba:	f000 fa33 	bl	8001f24 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA1); //--set segment re-map 0 to 127
 8001abe:	22a1      	movs	r2, #161	; 0xa1
 8001ac0:	2100      	movs	r1, #0
 8001ac2:	2078      	movs	r0, #120	; 0x78
 8001ac4:	f000 fa2e 	bl	8001f24 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA6); //--set normal display
 8001ac8:	22a6      	movs	r2, #166	; 0xa6
 8001aca:	2100      	movs	r1, #0
 8001acc:	2078      	movs	r0, #120	; 0x78
 8001ace:	f000 fa29 	bl	8001f24 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA8); //--set multiplex ratio(1 to 64)
 8001ad2:	22a8      	movs	r2, #168	; 0xa8
 8001ad4:	2100      	movs	r1, #0
 8001ad6:	2078      	movs	r0, #120	; 0x78
 8001ad8:	f000 fa24 	bl	8001f24 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x3F); //
 8001adc:	223f      	movs	r2, #63	; 0x3f
 8001ade:	2100      	movs	r1, #0
 8001ae0:	2078      	movs	r0, #120	; 0x78
 8001ae2:	f000 fa1f 	bl	8001f24 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 8001ae6:	22a4      	movs	r2, #164	; 0xa4
 8001ae8:	2100      	movs	r1, #0
 8001aea:	2078      	movs	r0, #120	; 0x78
 8001aec:	f000 fa1a 	bl	8001f24 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD3); //-set display offset
 8001af0:	22d3      	movs	r2, #211	; 0xd3
 8001af2:	2100      	movs	r1, #0
 8001af4:	2078      	movs	r0, #120	; 0x78
 8001af6:	f000 fa15 	bl	8001f24 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x00); //-not offset
 8001afa:	2200      	movs	r2, #0
 8001afc:	2100      	movs	r1, #0
 8001afe:	2078      	movs	r0, #120	; 0x78
 8001b00:	f000 fa10 	bl	8001f24 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD5); //--set display clock divide ratio/oscillator frequency
 8001b04:	22d5      	movs	r2, #213	; 0xd5
 8001b06:	2100      	movs	r1, #0
 8001b08:	2078      	movs	r0, #120	; 0x78
 8001b0a:	f000 fa0b 	bl	8001f24 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xF0); //--set divide ratio
 8001b0e:	22f0      	movs	r2, #240	; 0xf0
 8001b10:	2100      	movs	r1, #0
 8001b12:	2078      	movs	r0, #120	; 0x78
 8001b14:	f000 fa06 	bl	8001f24 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD9); //--set pre-charge period
 8001b18:	22d9      	movs	r2, #217	; 0xd9
 8001b1a:	2100      	movs	r1, #0
 8001b1c:	2078      	movs	r0, #120	; 0x78
 8001b1e:	f000 fa01 	bl	8001f24 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x22); //
 8001b22:	2222      	movs	r2, #34	; 0x22
 8001b24:	2100      	movs	r1, #0
 8001b26:	2078      	movs	r0, #120	; 0x78
 8001b28:	f000 f9fc 	bl	8001f24 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xDA); //--set com pins hardware configuration
 8001b2c:	22da      	movs	r2, #218	; 0xda
 8001b2e:	2100      	movs	r1, #0
 8001b30:	2078      	movs	r0, #120	; 0x78
 8001b32:	f000 f9f7 	bl	8001f24 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x12);
 8001b36:	2212      	movs	r2, #18
 8001b38:	2100      	movs	r1, #0
 8001b3a:	2078      	movs	r0, #120	; 0x78
 8001b3c:	f000 f9f2 	bl	8001f24 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xDB); //--set vcomh
 8001b40:	22db      	movs	r2, #219	; 0xdb
 8001b42:	2100      	movs	r1, #0
 8001b44:	2078      	movs	r0, #120	; 0x78
 8001b46:	f000 f9ed 	bl	8001f24 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x20); //0x20,0.77xVcc
 8001b4a:	2220      	movs	r2, #32
 8001b4c:	2100      	movs	r1, #0
 8001b4e:	2078      	movs	r0, #120	; 0x78
 8001b50:	f000 f9e8 	bl	8001f24 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x8D); //--set DC-DC enable
 8001b54:	228d      	movs	r2, #141	; 0x8d
 8001b56:	2100      	movs	r1, #0
 8001b58:	2078      	movs	r0, #120	; 0x78
 8001b5a:	f000 f9e3 	bl	8001f24 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x14); //
 8001b5e:	2214      	movs	r2, #20
 8001b60:	2100      	movs	r1, #0
 8001b62:	2078      	movs	r0, #120	; 0x78
 8001b64:	f000 f9de 	bl	8001f24 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xAF); //--turn on SSD1306 panel
 8001b68:	22af      	movs	r2, #175	; 0xaf
 8001b6a:	2100      	movs	r1, #0
 8001b6c:	2078      	movs	r0, #120	; 0x78
 8001b6e:	f000 f9d9 	bl	8001f24 <ssd1306_I2C_Write>
	

	SSD1306_WRITECOMMAND(SSD1306_DEACTIVATE_SCROLL);
 8001b72:	222e      	movs	r2, #46	; 0x2e
 8001b74:	2100      	movs	r1, #0
 8001b76:	2078      	movs	r0, #120	; 0x78
 8001b78:	f000 f9d4 	bl	8001f24 <ssd1306_I2C_Write>

	/* Clear screen */
	SSD1306_Fill(SSD1306_COLOR_BLACK);
 8001b7c:	2000      	movs	r0, #0
 8001b7e:	f000 f843 	bl	8001c08 <SSD1306_Fill>
	
	/* Update screen */
	SSD1306_UpdateScreen();
 8001b82:	f000 f813 	bl	8001bac <SSD1306_UpdateScreen>
	
	/* Set default values */
	SSD1306.CurrentX = 0;
 8001b86:	4b08      	ldr	r3, [pc, #32]	; (8001ba8 <SSD1306_Init+0x184>)
 8001b88:	2200      	movs	r2, #0
 8001b8a:	801a      	strh	r2, [r3, #0]
	SSD1306.CurrentY = 0;
 8001b8c:	4b06      	ldr	r3, [pc, #24]	; (8001ba8 <SSD1306_Init+0x184>)
 8001b8e:	2200      	movs	r2, #0
 8001b90:	805a      	strh	r2, [r3, #2]
	
	/* Initialized OK */
	SSD1306.Initialized = 1;
 8001b92:	4b05      	ldr	r3, [pc, #20]	; (8001ba8 <SSD1306_Init+0x184>)
 8001b94:	2201      	movs	r2, #1
 8001b96:	715a      	strb	r2, [r3, #5]
	
	/* Return OK */
	return 1;
 8001b98:	2301      	movs	r3, #1
}
 8001b9a:	4618      	mov	r0, r3
 8001b9c:	3708      	adds	r7, #8
 8001b9e:	46bd      	mov	sp, r7
 8001ba0:	bd80      	pop	{r7, pc}
 8001ba2:	bf00      	nop
 8001ba4:	200004b4 	.word	0x200004b4
 8001ba8:	2000049c 	.word	0x2000049c

08001bac <SSD1306_UpdateScreen>:

void SSD1306_UpdateScreen(void) {
 8001bac:	b580      	push	{r7, lr}
 8001bae:	b082      	sub	sp, #8
 8001bb0:	af00      	add	r7, sp, #0
	uint8_t m;
	
	for (m = 0; m < 8; m++) {
 8001bb2:	2300      	movs	r3, #0
 8001bb4:	71fb      	strb	r3, [r7, #7]
 8001bb6:	e01d      	b.n	8001bf4 <SSD1306_UpdateScreen+0x48>
		SSD1306_WRITECOMMAND(0xB0 + m);
 8001bb8:	79fb      	ldrb	r3, [r7, #7]
 8001bba:	3b50      	subs	r3, #80	; 0x50
 8001bbc:	b2db      	uxtb	r3, r3
 8001bbe:	461a      	mov	r2, r3
 8001bc0:	2100      	movs	r1, #0
 8001bc2:	2078      	movs	r0, #120	; 0x78
 8001bc4:	f000 f9ae 	bl	8001f24 <ssd1306_I2C_Write>
		SSD1306_WRITECOMMAND(0x00);
 8001bc8:	2200      	movs	r2, #0
 8001bca:	2100      	movs	r1, #0
 8001bcc:	2078      	movs	r0, #120	; 0x78
 8001bce:	f000 f9a9 	bl	8001f24 <ssd1306_I2C_Write>
		SSD1306_WRITECOMMAND(0x10);
 8001bd2:	2210      	movs	r2, #16
 8001bd4:	2100      	movs	r1, #0
 8001bd6:	2078      	movs	r0, #120	; 0x78
 8001bd8:	f000 f9a4 	bl	8001f24 <ssd1306_I2C_Write>
		
		/* Write multi data */
		ssd1306_I2C_WriteMulti(SSD1306_I2C_ADDR, 0x40, &SSD1306_Buffer[SSD1306_WIDTH * m], SSD1306_WIDTH);
 8001bdc:	79fb      	ldrb	r3, [r7, #7]
 8001bde:	01db      	lsls	r3, r3, #7
 8001be0:	4a08      	ldr	r2, [pc, #32]	; (8001c04 <SSD1306_UpdateScreen+0x58>)
 8001be2:	441a      	add	r2, r3
 8001be4:	2380      	movs	r3, #128	; 0x80
 8001be6:	2140      	movs	r1, #64	; 0x40
 8001be8:	2078      	movs	r0, #120	; 0x78
 8001bea:	f000 f953 	bl	8001e94 <ssd1306_I2C_WriteMulti>
	for (m = 0; m < 8; m++) {
 8001bee:	79fb      	ldrb	r3, [r7, #7]
 8001bf0:	3301      	adds	r3, #1
 8001bf2:	71fb      	strb	r3, [r7, #7]
 8001bf4:	79fb      	ldrb	r3, [r7, #7]
 8001bf6:	2b07      	cmp	r3, #7
 8001bf8:	d9de      	bls.n	8001bb8 <SSD1306_UpdateScreen+0xc>
	}
}
 8001bfa:	bf00      	nop
 8001bfc:	bf00      	nop
 8001bfe:	3708      	adds	r7, #8
 8001c00:	46bd      	mov	sp, r7
 8001c02:	bd80      	pop	{r7, pc}
 8001c04:	2000009c 	.word	0x2000009c

08001c08 <SSD1306_Fill>:
	for (i = 0; i < sizeof(SSD1306_Buffer); i++) {
		SSD1306_Buffer[i] = ~SSD1306_Buffer[i];
	}
}

void SSD1306_Fill(SSD1306_COLOR_t color) {
 8001c08:	b580      	push	{r7, lr}
 8001c0a:	b082      	sub	sp, #8
 8001c0c:	af00      	add	r7, sp, #0
 8001c0e:	4603      	mov	r3, r0
 8001c10:	71fb      	strb	r3, [r7, #7]
	/* Set memory */
	memset(SSD1306_Buffer, (color == SSD1306_COLOR_BLACK) ? 0x00 : 0xFF, sizeof(SSD1306_Buffer));
 8001c12:	79fb      	ldrb	r3, [r7, #7]
 8001c14:	2b00      	cmp	r3, #0
 8001c16:	d101      	bne.n	8001c1c <SSD1306_Fill+0x14>
 8001c18:	2300      	movs	r3, #0
 8001c1a:	e000      	b.n	8001c1e <SSD1306_Fill+0x16>
 8001c1c:	23ff      	movs	r3, #255	; 0xff
 8001c1e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001c22:	4619      	mov	r1, r3
 8001c24:	4803      	ldr	r0, [pc, #12]	; (8001c34 <SSD1306_Fill+0x2c>)
 8001c26:	f000 fba5 	bl	8002374 <memset>
}
 8001c2a:	bf00      	nop
 8001c2c:	3708      	adds	r7, #8
 8001c2e:	46bd      	mov	sp, r7
 8001c30:	bd80      	pop	{r7, pc}
 8001c32:	bf00      	nop
 8001c34:	2000009c 	.word	0x2000009c

08001c38 <SSD1306_DrawPixel>:

void SSD1306_DrawPixel(uint16_t x, uint16_t y, SSD1306_COLOR_t color) {
 8001c38:	b480      	push	{r7}
 8001c3a:	b083      	sub	sp, #12
 8001c3c:	af00      	add	r7, sp, #0
 8001c3e:	4603      	mov	r3, r0
 8001c40:	80fb      	strh	r3, [r7, #6]
 8001c42:	460b      	mov	r3, r1
 8001c44:	80bb      	strh	r3, [r7, #4]
 8001c46:	4613      	mov	r3, r2
 8001c48:	70fb      	strb	r3, [r7, #3]
	if (
 8001c4a:	88fb      	ldrh	r3, [r7, #6]
 8001c4c:	2b7f      	cmp	r3, #127	; 0x7f
 8001c4e:	d848      	bhi.n	8001ce2 <SSD1306_DrawPixel+0xaa>
		x >= SSD1306_WIDTH ||
 8001c50:	88bb      	ldrh	r3, [r7, #4]
 8001c52:	2b3f      	cmp	r3, #63	; 0x3f
 8001c54:	d845      	bhi.n	8001ce2 <SSD1306_DrawPixel+0xaa>
		/* Error */
		return;
	}
	
	/* Check if pixels are inverted */
	if (SSD1306.Inverted) {
 8001c56:	4b25      	ldr	r3, [pc, #148]	; (8001cec <SSD1306_DrawPixel+0xb4>)
 8001c58:	791b      	ldrb	r3, [r3, #4]
 8001c5a:	2b00      	cmp	r3, #0
 8001c5c:	d006      	beq.n	8001c6c <SSD1306_DrawPixel+0x34>
		color = (SSD1306_COLOR_t)!color;
 8001c5e:	78fb      	ldrb	r3, [r7, #3]
 8001c60:	2b00      	cmp	r3, #0
 8001c62:	bf0c      	ite	eq
 8001c64:	2301      	moveq	r3, #1
 8001c66:	2300      	movne	r3, #0
 8001c68:	b2db      	uxtb	r3, r3
 8001c6a:	70fb      	strb	r3, [r7, #3]
	}
	
	/* Set color */
	if (color == SSD1306_COLOR_WHITE) {
 8001c6c:	78fb      	ldrb	r3, [r7, #3]
 8001c6e:	2b01      	cmp	r3, #1
 8001c70:	d11a      	bne.n	8001ca8 <SSD1306_DrawPixel+0x70>
		SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 8001c72:	88fa      	ldrh	r2, [r7, #6]
 8001c74:	88bb      	ldrh	r3, [r7, #4]
 8001c76:	08db      	lsrs	r3, r3, #3
 8001c78:	b298      	uxth	r0, r3
 8001c7a:	4603      	mov	r3, r0
 8001c7c:	01db      	lsls	r3, r3, #7
 8001c7e:	4413      	add	r3, r2
 8001c80:	4a1b      	ldr	r2, [pc, #108]	; (8001cf0 <SSD1306_DrawPixel+0xb8>)
 8001c82:	5cd3      	ldrb	r3, [r2, r3]
 8001c84:	b25a      	sxtb	r2, r3
 8001c86:	88bb      	ldrh	r3, [r7, #4]
 8001c88:	f003 0307 	and.w	r3, r3, #7
 8001c8c:	2101      	movs	r1, #1
 8001c8e:	fa01 f303 	lsl.w	r3, r1, r3
 8001c92:	b25b      	sxtb	r3, r3
 8001c94:	4313      	orrs	r3, r2
 8001c96:	b259      	sxtb	r1, r3
 8001c98:	88fa      	ldrh	r2, [r7, #6]
 8001c9a:	4603      	mov	r3, r0
 8001c9c:	01db      	lsls	r3, r3, #7
 8001c9e:	4413      	add	r3, r2
 8001ca0:	b2c9      	uxtb	r1, r1
 8001ca2:	4a13      	ldr	r2, [pc, #76]	; (8001cf0 <SSD1306_DrawPixel+0xb8>)
 8001ca4:	54d1      	strb	r1, [r2, r3]
 8001ca6:	e01d      	b.n	8001ce4 <SSD1306_DrawPixel+0xac>
	} else {
		SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 8001ca8:	88fa      	ldrh	r2, [r7, #6]
 8001caa:	88bb      	ldrh	r3, [r7, #4]
 8001cac:	08db      	lsrs	r3, r3, #3
 8001cae:	b298      	uxth	r0, r3
 8001cb0:	4603      	mov	r3, r0
 8001cb2:	01db      	lsls	r3, r3, #7
 8001cb4:	4413      	add	r3, r2
 8001cb6:	4a0e      	ldr	r2, [pc, #56]	; (8001cf0 <SSD1306_DrawPixel+0xb8>)
 8001cb8:	5cd3      	ldrb	r3, [r2, r3]
 8001cba:	b25a      	sxtb	r2, r3
 8001cbc:	88bb      	ldrh	r3, [r7, #4]
 8001cbe:	f003 0307 	and.w	r3, r3, #7
 8001cc2:	2101      	movs	r1, #1
 8001cc4:	fa01 f303 	lsl.w	r3, r1, r3
 8001cc8:	b25b      	sxtb	r3, r3
 8001cca:	43db      	mvns	r3, r3
 8001ccc:	b25b      	sxtb	r3, r3
 8001cce:	4013      	ands	r3, r2
 8001cd0:	b259      	sxtb	r1, r3
 8001cd2:	88fa      	ldrh	r2, [r7, #6]
 8001cd4:	4603      	mov	r3, r0
 8001cd6:	01db      	lsls	r3, r3, #7
 8001cd8:	4413      	add	r3, r2
 8001cda:	b2c9      	uxtb	r1, r1
 8001cdc:	4a04      	ldr	r2, [pc, #16]	; (8001cf0 <SSD1306_DrawPixel+0xb8>)
 8001cde:	54d1      	strb	r1, [r2, r3]
 8001ce0:	e000      	b.n	8001ce4 <SSD1306_DrawPixel+0xac>
		return;
 8001ce2:	bf00      	nop
	}
}
 8001ce4:	370c      	adds	r7, #12
 8001ce6:	46bd      	mov	sp, r7
 8001ce8:	bc80      	pop	{r7}
 8001cea:	4770      	bx	lr
 8001cec:	2000049c 	.word	0x2000049c
 8001cf0:	2000009c 	.word	0x2000009c

08001cf4 <SSD1306_GotoXY>:

void SSD1306_GotoXY(uint16_t x, uint16_t y) {
 8001cf4:	b480      	push	{r7}
 8001cf6:	b083      	sub	sp, #12
 8001cf8:	af00      	add	r7, sp, #0
 8001cfa:	4603      	mov	r3, r0
 8001cfc:	460a      	mov	r2, r1
 8001cfe:	80fb      	strh	r3, [r7, #6]
 8001d00:	4613      	mov	r3, r2
 8001d02:	80bb      	strh	r3, [r7, #4]
	/* Set write pointers */
	SSD1306.CurrentX = x;
 8001d04:	4a05      	ldr	r2, [pc, #20]	; (8001d1c <SSD1306_GotoXY+0x28>)
 8001d06:	88fb      	ldrh	r3, [r7, #6]
 8001d08:	8013      	strh	r3, [r2, #0]
	SSD1306.CurrentY = y;
 8001d0a:	4a04      	ldr	r2, [pc, #16]	; (8001d1c <SSD1306_GotoXY+0x28>)
 8001d0c:	88bb      	ldrh	r3, [r7, #4]
 8001d0e:	8053      	strh	r3, [r2, #2]
}
 8001d10:	bf00      	nop
 8001d12:	370c      	adds	r7, #12
 8001d14:	46bd      	mov	sp, r7
 8001d16:	bc80      	pop	{r7}
 8001d18:	4770      	bx	lr
 8001d1a:	bf00      	nop
 8001d1c:	2000049c 	.word	0x2000049c

08001d20 <SSD1306_Putc>:

char SSD1306_Putc(char ch, FontDef_t* Font, SSD1306_COLOR_t color) {
 8001d20:	b580      	push	{r7, lr}
 8001d22:	b086      	sub	sp, #24
 8001d24:	af00      	add	r7, sp, #0
 8001d26:	4603      	mov	r3, r0
 8001d28:	6039      	str	r1, [r7, #0]
 8001d2a:	71fb      	strb	r3, [r7, #7]
 8001d2c:	4613      	mov	r3, r2
 8001d2e:	71bb      	strb	r3, [r7, #6]
	uint32_t i, b, j;
	
	/* Check available space in LCD */
	if (
		SSD1306_WIDTH <= (SSD1306.CurrentX + Font->FontWidth) ||
 8001d30:	4b3a      	ldr	r3, [pc, #232]	; (8001e1c <SSD1306_Putc+0xfc>)
 8001d32:	881b      	ldrh	r3, [r3, #0]
 8001d34:	461a      	mov	r2, r3
 8001d36:	683b      	ldr	r3, [r7, #0]
 8001d38:	781b      	ldrb	r3, [r3, #0]
 8001d3a:	4413      	add	r3, r2
	if (
 8001d3c:	2b7f      	cmp	r3, #127	; 0x7f
 8001d3e:	dc07      	bgt.n	8001d50 <SSD1306_Putc+0x30>
		SSD1306_HEIGHT <= (SSD1306.CurrentY + Font->FontHeight)
 8001d40:	4b36      	ldr	r3, [pc, #216]	; (8001e1c <SSD1306_Putc+0xfc>)
 8001d42:	885b      	ldrh	r3, [r3, #2]
 8001d44:	461a      	mov	r2, r3
 8001d46:	683b      	ldr	r3, [r7, #0]
 8001d48:	785b      	ldrb	r3, [r3, #1]
 8001d4a:	4413      	add	r3, r2
		SSD1306_WIDTH <= (SSD1306.CurrentX + Font->FontWidth) ||
 8001d4c:	2b3f      	cmp	r3, #63	; 0x3f
 8001d4e:	dd01      	ble.n	8001d54 <SSD1306_Putc+0x34>
	) {
		/* Error */
		return 0;
 8001d50:	2300      	movs	r3, #0
 8001d52:	e05e      	b.n	8001e12 <SSD1306_Putc+0xf2>
	}
	
	/* Go through font */
	for (i = 0; i < Font->FontHeight; i++) {
 8001d54:	2300      	movs	r3, #0
 8001d56:	617b      	str	r3, [r7, #20]
 8001d58:	e04b      	b.n	8001df2 <SSD1306_Putc+0xd2>
		b = Font->data[(ch - 32) * Font->FontHeight + i];
 8001d5a:	683b      	ldr	r3, [r7, #0]
 8001d5c:	685a      	ldr	r2, [r3, #4]
 8001d5e:	79fb      	ldrb	r3, [r7, #7]
 8001d60:	3b20      	subs	r3, #32
 8001d62:	6839      	ldr	r1, [r7, #0]
 8001d64:	7849      	ldrb	r1, [r1, #1]
 8001d66:	fb01 f303 	mul.w	r3, r1, r3
 8001d6a:	4619      	mov	r1, r3
 8001d6c:	697b      	ldr	r3, [r7, #20]
 8001d6e:	440b      	add	r3, r1
 8001d70:	005b      	lsls	r3, r3, #1
 8001d72:	4413      	add	r3, r2
 8001d74:	881b      	ldrh	r3, [r3, #0]
 8001d76:	60fb      	str	r3, [r7, #12]
		for (j = 0; j < Font->FontWidth; j++) {
 8001d78:	2300      	movs	r3, #0
 8001d7a:	613b      	str	r3, [r7, #16]
 8001d7c:	e030      	b.n	8001de0 <SSD1306_Putc+0xc0>
			if ((b << j) & 0x8000) {
 8001d7e:	68fa      	ldr	r2, [r7, #12]
 8001d80:	693b      	ldr	r3, [r7, #16]
 8001d82:	fa02 f303 	lsl.w	r3, r2, r3
 8001d86:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8001d8a:	2b00      	cmp	r3, #0
 8001d8c:	d010      	beq.n	8001db0 <SSD1306_Putc+0x90>
				SSD1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR_t) color);
 8001d8e:	4b23      	ldr	r3, [pc, #140]	; (8001e1c <SSD1306_Putc+0xfc>)
 8001d90:	881a      	ldrh	r2, [r3, #0]
 8001d92:	693b      	ldr	r3, [r7, #16]
 8001d94:	b29b      	uxth	r3, r3
 8001d96:	4413      	add	r3, r2
 8001d98:	b298      	uxth	r0, r3
 8001d9a:	4b20      	ldr	r3, [pc, #128]	; (8001e1c <SSD1306_Putc+0xfc>)
 8001d9c:	885a      	ldrh	r2, [r3, #2]
 8001d9e:	697b      	ldr	r3, [r7, #20]
 8001da0:	b29b      	uxth	r3, r3
 8001da2:	4413      	add	r3, r2
 8001da4:	b29b      	uxth	r3, r3
 8001da6:	79ba      	ldrb	r2, [r7, #6]
 8001da8:	4619      	mov	r1, r3
 8001daa:	f7ff ff45 	bl	8001c38 <SSD1306_DrawPixel>
 8001dae:	e014      	b.n	8001dda <SSD1306_Putc+0xba>
			} else {
				SSD1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR_t)!color);
 8001db0:	4b1a      	ldr	r3, [pc, #104]	; (8001e1c <SSD1306_Putc+0xfc>)
 8001db2:	881a      	ldrh	r2, [r3, #0]
 8001db4:	693b      	ldr	r3, [r7, #16]
 8001db6:	b29b      	uxth	r3, r3
 8001db8:	4413      	add	r3, r2
 8001dba:	b298      	uxth	r0, r3
 8001dbc:	4b17      	ldr	r3, [pc, #92]	; (8001e1c <SSD1306_Putc+0xfc>)
 8001dbe:	885a      	ldrh	r2, [r3, #2]
 8001dc0:	697b      	ldr	r3, [r7, #20]
 8001dc2:	b29b      	uxth	r3, r3
 8001dc4:	4413      	add	r3, r2
 8001dc6:	b299      	uxth	r1, r3
 8001dc8:	79bb      	ldrb	r3, [r7, #6]
 8001dca:	2b00      	cmp	r3, #0
 8001dcc:	bf0c      	ite	eq
 8001dce:	2301      	moveq	r3, #1
 8001dd0:	2300      	movne	r3, #0
 8001dd2:	b2db      	uxtb	r3, r3
 8001dd4:	461a      	mov	r2, r3
 8001dd6:	f7ff ff2f 	bl	8001c38 <SSD1306_DrawPixel>
		for (j = 0; j < Font->FontWidth; j++) {
 8001dda:	693b      	ldr	r3, [r7, #16]
 8001ddc:	3301      	adds	r3, #1
 8001dde:	613b      	str	r3, [r7, #16]
 8001de0:	683b      	ldr	r3, [r7, #0]
 8001de2:	781b      	ldrb	r3, [r3, #0]
 8001de4:	461a      	mov	r2, r3
 8001de6:	693b      	ldr	r3, [r7, #16]
 8001de8:	4293      	cmp	r3, r2
 8001dea:	d3c8      	bcc.n	8001d7e <SSD1306_Putc+0x5e>
	for (i = 0; i < Font->FontHeight; i++) {
 8001dec:	697b      	ldr	r3, [r7, #20]
 8001dee:	3301      	adds	r3, #1
 8001df0:	617b      	str	r3, [r7, #20]
 8001df2:	683b      	ldr	r3, [r7, #0]
 8001df4:	785b      	ldrb	r3, [r3, #1]
 8001df6:	461a      	mov	r2, r3
 8001df8:	697b      	ldr	r3, [r7, #20]
 8001dfa:	4293      	cmp	r3, r2
 8001dfc:	d3ad      	bcc.n	8001d5a <SSD1306_Putc+0x3a>
			}
		}
	}
	
	/* Increase pointer */
	SSD1306.CurrentX += Font->FontWidth;
 8001dfe:	4b07      	ldr	r3, [pc, #28]	; (8001e1c <SSD1306_Putc+0xfc>)
 8001e00:	881a      	ldrh	r2, [r3, #0]
 8001e02:	683b      	ldr	r3, [r7, #0]
 8001e04:	781b      	ldrb	r3, [r3, #0]
 8001e06:	b29b      	uxth	r3, r3
 8001e08:	4413      	add	r3, r2
 8001e0a:	b29a      	uxth	r2, r3
 8001e0c:	4b03      	ldr	r3, [pc, #12]	; (8001e1c <SSD1306_Putc+0xfc>)
 8001e0e:	801a      	strh	r2, [r3, #0]
	
	/* Return character written */
	return ch;
 8001e10:	79fb      	ldrb	r3, [r7, #7]
}
 8001e12:	4618      	mov	r0, r3
 8001e14:	3718      	adds	r7, #24
 8001e16:	46bd      	mov	sp, r7
 8001e18:	bd80      	pop	{r7, pc}
 8001e1a:	bf00      	nop
 8001e1c:	2000049c 	.word	0x2000049c

08001e20 <SSD1306_Puts>:

char SSD1306_Puts(char* str, FontDef_t* Font, SSD1306_COLOR_t color) {
 8001e20:	b580      	push	{r7, lr}
 8001e22:	b084      	sub	sp, #16
 8001e24:	af00      	add	r7, sp, #0
 8001e26:	60f8      	str	r0, [r7, #12]
 8001e28:	60b9      	str	r1, [r7, #8]
 8001e2a:	4613      	mov	r3, r2
 8001e2c:	71fb      	strb	r3, [r7, #7]
	/* Write characters */
	while (*str) {
 8001e2e:	e012      	b.n	8001e56 <SSD1306_Puts+0x36>
		/* Write character by character */
		if (SSD1306_Putc(*str, Font, color) != *str) {
 8001e30:	68fb      	ldr	r3, [r7, #12]
 8001e32:	781b      	ldrb	r3, [r3, #0]
 8001e34:	79fa      	ldrb	r2, [r7, #7]
 8001e36:	68b9      	ldr	r1, [r7, #8]
 8001e38:	4618      	mov	r0, r3
 8001e3a:	f7ff ff71 	bl	8001d20 <SSD1306_Putc>
 8001e3e:	4603      	mov	r3, r0
 8001e40:	461a      	mov	r2, r3
 8001e42:	68fb      	ldr	r3, [r7, #12]
 8001e44:	781b      	ldrb	r3, [r3, #0]
 8001e46:	429a      	cmp	r2, r3
 8001e48:	d002      	beq.n	8001e50 <SSD1306_Puts+0x30>
			/* Return error */
			return *str;
 8001e4a:	68fb      	ldr	r3, [r7, #12]
 8001e4c:	781b      	ldrb	r3, [r3, #0]
 8001e4e:	e008      	b.n	8001e62 <SSD1306_Puts+0x42>
		}
		
		/* Increase string pointer */
		str++;
 8001e50:	68fb      	ldr	r3, [r7, #12]
 8001e52:	3301      	adds	r3, #1
 8001e54:	60fb      	str	r3, [r7, #12]
	while (*str) {
 8001e56:	68fb      	ldr	r3, [r7, #12]
 8001e58:	781b      	ldrb	r3, [r3, #0]
 8001e5a:	2b00      	cmp	r3, #0
 8001e5c:	d1e8      	bne.n	8001e30 <SSD1306_Puts+0x10>
	}
	
	/* Everything OK, zero should be returned */
	return *str;
 8001e5e:	68fb      	ldr	r3, [r7, #12]
 8001e60:	781b      	ldrb	r3, [r3, #0]
}
 8001e62:	4618      	mov	r0, r3
 8001e64:	3710      	adds	r7, #16
 8001e66:	46bd      	mov	sp, r7
 8001e68:	bd80      	pop	{r7, pc}
	...

08001e6c <ssd1306_I2C_Init>:
//  _| |_ / /_| |____ 
// |_____|____|\_____|
//
/////////////////////////////////////////////////////////////////////////////////////////////////////////

void ssd1306_I2C_Init() {
 8001e6c:	b480      	push	{r7}
 8001e6e:	b083      	sub	sp, #12
 8001e70:	af00      	add	r7, sp, #0
	//MX_I2C1_Init();
	uint32_t p = 250000;
 8001e72:	4b07      	ldr	r3, [pc, #28]	; (8001e90 <ssd1306_I2C_Init+0x24>)
 8001e74:	607b      	str	r3, [r7, #4]
	while(p>0)
 8001e76:	e002      	b.n	8001e7e <ssd1306_I2C_Init+0x12>
		p--;
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	3b01      	subs	r3, #1
 8001e7c:	607b      	str	r3, [r7, #4]
	while(p>0)
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	2b00      	cmp	r3, #0
 8001e82:	d1f9      	bne.n	8001e78 <ssd1306_I2C_Init+0xc>
	//HAL_I2C_DeInit(&hi2c1);
	//p = 250000;
	//while(p>0)
	//	p--;
	//MX_I2C1_Init();
}
 8001e84:	bf00      	nop
 8001e86:	bf00      	nop
 8001e88:	370c      	adds	r7, #12
 8001e8a:	46bd      	mov	sp, r7
 8001e8c:	bc80      	pop	{r7}
 8001e8e:	4770      	bx	lr
 8001e90:	0003d090 	.word	0x0003d090

08001e94 <ssd1306_I2C_WriteMulti>:

void ssd1306_I2C_WriteMulti(uint8_t address, uint8_t reg, uint8_t* data, uint16_t count) {
 8001e94:	b590      	push	{r4, r7, lr}
 8001e96:	b0c7      	sub	sp, #284	; 0x11c
 8001e98:	af02      	add	r7, sp, #8
 8001e9a:	4604      	mov	r4, r0
 8001e9c:	4608      	mov	r0, r1
 8001e9e:	4639      	mov	r1, r7
 8001ea0:	600a      	str	r2, [r1, #0]
 8001ea2:	4619      	mov	r1, r3
 8001ea4:	1dfb      	adds	r3, r7, #7
 8001ea6:	4622      	mov	r2, r4
 8001ea8:	701a      	strb	r2, [r3, #0]
 8001eaa:	1dbb      	adds	r3, r7, #6
 8001eac:	4602      	mov	r2, r0
 8001eae:	701a      	strb	r2, [r3, #0]
 8001eb0:	1d3b      	adds	r3, r7, #4
 8001eb2:	460a      	mov	r2, r1
 8001eb4:	801a      	strh	r2, [r3, #0]
uint8_t dt[256];
dt[0] = reg;
 8001eb6:	f107 030c 	add.w	r3, r7, #12
 8001eba:	1dba      	adds	r2, r7, #6
 8001ebc:	7812      	ldrb	r2, [r2, #0]
 8001ebe:	701a      	strb	r2, [r3, #0]
uint8_t i;
for(i = 0; i < count; i++)
 8001ec0:	2300      	movs	r3, #0
 8001ec2:	f887 310f 	strb.w	r3, [r7, #271]	; 0x10f
 8001ec6:	e010      	b.n	8001eea <ssd1306_I2C_WriteMulti+0x56>
dt[i+1] = data[i];
 8001ec8:	f897 310f 	ldrb.w	r3, [r7, #271]	; 0x10f
 8001ecc:	463a      	mov	r2, r7
 8001ece:	6812      	ldr	r2, [r2, #0]
 8001ed0:	441a      	add	r2, r3
 8001ed2:	f897 310f 	ldrb.w	r3, [r7, #271]	; 0x10f
 8001ed6:	3301      	adds	r3, #1
 8001ed8:	7811      	ldrb	r1, [r2, #0]
 8001eda:	f107 020c 	add.w	r2, r7, #12
 8001ede:	54d1      	strb	r1, [r2, r3]
for(i = 0; i < count; i++)
 8001ee0:	f897 310f 	ldrb.w	r3, [r7, #271]	; 0x10f
 8001ee4:	3301      	adds	r3, #1
 8001ee6:	f887 310f 	strb.w	r3, [r7, #271]	; 0x10f
 8001eea:	f897 310f 	ldrb.w	r3, [r7, #271]	; 0x10f
 8001eee:	b29b      	uxth	r3, r3
 8001ef0:	1d3a      	adds	r2, r7, #4
 8001ef2:	8812      	ldrh	r2, [r2, #0]
 8001ef4:	429a      	cmp	r2, r3
 8001ef6:	d8e7      	bhi.n	8001ec8 <ssd1306_I2C_WriteMulti+0x34>
HAL_I2C_Master_Transmit(&hi2c1, address, dt, count+1, 10);
 8001ef8:	1dfb      	adds	r3, r7, #7
 8001efa:	781b      	ldrb	r3, [r3, #0]
 8001efc:	b299      	uxth	r1, r3
 8001efe:	1d3b      	adds	r3, r7, #4
 8001f00:	881b      	ldrh	r3, [r3, #0]
 8001f02:	3301      	adds	r3, #1
 8001f04:	b29b      	uxth	r3, r3
 8001f06:	f107 020c 	add.w	r2, r7, #12
 8001f0a:	200a      	movs	r0, #10
 8001f0c:	9000      	str	r0, [sp, #0]
 8001f0e:	4804      	ldr	r0, [pc, #16]	; (8001f20 <ssd1306_I2C_WriteMulti+0x8c>)
 8001f10:	f7fe fd4e 	bl	80009b0 <HAL_I2C_Master_Transmit>
}
 8001f14:	bf00      	nop
 8001f16:	f507 778a 	add.w	r7, r7, #276	; 0x114
 8001f1a:	46bd      	mov	sp, r7
 8001f1c:	bd90      	pop	{r4, r7, pc}
 8001f1e:	bf00      	nop
 8001f20:	200004b4 	.word	0x200004b4

08001f24 <ssd1306_I2C_Write>:


void ssd1306_I2C_Write(uint8_t address, uint8_t reg, uint8_t data) {
 8001f24:	b580      	push	{r7, lr}
 8001f26:	b086      	sub	sp, #24
 8001f28:	af02      	add	r7, sp, #8
 8001f2a:	4603      	mov	r3, r0
 8001f2c:	71fb      	strb	r3, [r7, #7]
 8001f2e:	460b      	mov	r3, r1
 8001f30:	71bb      	strb	r3, [r7, #6]
 8001f32:	4613      	mov	r3, r2
 8001f34:	717b      	strb	r3, [r7, #5]
	uint8_t dt[2];
	dt[0] = reg;
 8001f36:	79bb      	ldrb	r3, [r7, #6]
 8001f38:	733b      	strb	r3, [r7, #12]
	dt[1] = data;
 8001f3a:	797b      	ldrb	r3, [r7, #5]
 8001f3c:	737b      	strb	r3, [r7, #13]
	HAL_I2C_Master_Transmit(&hi2c1, address, dt, 2, 10);
 8001f3e:	79fb      	ldrb	r3, [r7, #7]
 8001f40:	b299      	uxth	r1, r3
 8001f42:	f107 020c 	add.w	r2, r7, #12
 8001f46:	230a      	movs	r3, #10
 8001f48:	9300      	str	r3, [sp, #0]
 8001f4a:	2302      	movs	r3, #2
 8001f4c:	4803      	ldr	r0, [pc, #12]	; (8001f5c <ssd1306_I2C_Write+0x38>)
 8001f4e:	f7fe fd2f 	bl	80009b0 <HAL_I2C_Master_Transmit>
}
 8001f52:	bf00      	nop
 8001f54:	3710      	adds	r7, #16
 8001f56:	46bd      	mov	sp, r7
 8001f58:	bd80      	pop	{r7, pc}
 8001f5a:	bf00      	nop
 8001f5c:	200004b4 	.word	0x200004b4

08001f60 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001f60:	b580      	push	{r7, lr}
 8001f62:	b084      	sub	sp, #16
 8001f64:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
	uint8_t x_value = 0;
 8001f66:	2300      	movs	r3, #0
 8001f68:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001f6a:	f7fe f8ef 	bl	800014c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001f6e:	f000 f835 	bl	8001fdc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001f72:	f000 f8a7 	bl	80020c4 <MX_GPIO_Init>
  MX_I2C1_Init();
 8001f76:	f000 f877 	bl	8002068 <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */
  SSD1306_Init (); // initialize the display
 8001f7a:	f7ff fd53 	bl	8001a24 <SSD1306_Init>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  SSD1306_GotoXY (10,10); // goto 10, 10
 8001f7e:	210a      	movs	r1, #10
 8001f80:	200a      	movs	r0, #10
 8001f82:	f7ff feb7 	bl	8001cf4 <SSD1306_GotoXY>
	  SSD1306_Puts ("HELLO WORLD", &Font_7x10, 1); // print Hello
 8001f86:	2201      	movs	r2, #1
 8001f88:	4910      	ldr	r1, [pc, #64]	; (8001fcc <main+0x6c>)
 8001f8a:	4811      	ldr	r0, [pc, #68]	; (8001fd0 <main+0x70>)
 8001f8c:	f7ff ff48 	bl	8001e20 <SSD1306_Puts>
	  SSD1306_GotoXY (10, 30);
 8001f90:	211e      	movs	r1, #30
 8001f92:	200a      	movs	r0, #10
 8001f94:	f7ff feae 	bl	8001cf4 <SSD1306_GotoXY>
      sprintf(x_msg, "X = %d",x_value);
 8001f98:	7bfa      	ldrb	r2, [r7, #15]
 8001f9a:	1d3b      	adds	r3, r7, #4
 8001f9c:	490d      	ldr	r1, [pc, #52]	; (8001fd4 <main+0x74>)
 8001f9e:	4618      	mov	r0, r3
 8001fa0:	f000 f9f0 	bl	8002384 <siprintf>
	  SSD1306_Puts (x_msg, &Font_11x18, 1);
 8001fa4:	1d3b      	adds	r3, r7, #4
 8001fa6:	2201      	movs	r2, #1
 8001fa8:	490b      	ldr	r1, [pc, #44]	; (8001fd8 <main+0x78>)
 8001faa:	4618      	mov	r0, r3
 8001fac:	f7ff ff38 	bl	8001e20 <SSD1306_Puts>
	  SSD1306_UpdateScreen(); // update screen
 8001fb0:	f7ff fdfc 	bl	8001bac <SSD1306_UpdateScreen>
	  x_value++;
 8001fb4:	7bfb      	ldrb	r3, [r7, #15]
 8001fb6:	3301      	adds	r3, #1
 8001fb8:	73fb      	strb	r3, [r7, #15]
	  if(x_value>=254)
 8001fba:	7bfb      	ldrb	r3, [r7, #15]
 8001fbc:	2bfd      	cmp	r3, #253	; 0xfd
 8001fbe:	d901      	bls.n	8001fc4 <main+0x64>
	  {
		  x_value = 0;
 8001fc0:	2300      	movs	r3, #0
 8001fc2:	73fb      	strb	r3, [r7, #15]
	  }
	  HAL_Delay(100);
 8001fc4:	2064      	movs	r0, #100	; 0x64
 8001fc6:	f7fe f923 	bl	8000210 <HAL_Delay>
  {
 8001fca:	e7d8      	b.n	8001f7e <main+0x1e>
 8001fcc:	20000008 	.word	0x20000008
 8001fd0:	08002c20 	.word	0x08002c20
 8001fd4:	08002c2c 	.word	0x08002c2c
 8001fd8:	20000010 	.word	0x20000010

08001fdc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001fdc:	b580      	push	{r7, lr}
 8001fde:	b090      	sub	sp, #64	; 0x40
 8001fe0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001fe2:	f107 0318 	add.w	r3, r7, #24
 8001fe6:	2228      	movs	r2, #40	; 0x28
 8001fe8:	2100      	movs	r1, #0
 8001fea:	4618      	mov	r0, r3
 8001fec:	f000 f9c2 	bl	8002374 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001ff0:	1d3b      	adds	r3, r7, #4
 8001ff2:	2200      	movs	r2, #0
 8001ff4:	601a      	str	r2, [r3, #0]
 8001ff6:	605a      	str	r2, [r3, #4]
 8001ff8:	609a      	str	r2, [r3, #8]
 8001ffa:	60da      	str	r2, [r3, #12]
 8001ffc:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001ffe:	2301      	movs	r3, #1
 8002000:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8002002:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002006:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8002008:	2300      	movs	r3, #0
 800200a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800200c:	2301      	movs	r3, #1
 800200e:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002010:	2302      	movs	r3, #2
 8002012:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8002014:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002018:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 800201a:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 800201e:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002020:	f107 0318 	add.w	r3, r7, #24
 8002024:	4618      	mov	r0, r3
 8002026:	f7ff f8f7 	bl	8001218 <HAL_RCC_OscConfig>
 800202a:	4603      	mov	r3, r0
 800202c:	2b00      	cmp	r3, #0
 800202e:	d001      	beq.n	8002034 <SystemClock_Config+0x58>
  {
    Error_Handler();
 8002030:	f000 f876 	bl	8002120 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002034:	230f      	movs	r3, #15
 8002036:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002038:	2302      	movs	r3, #2
 800203a:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800203c:	2300      	movs	r3, #0
 800203e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8002040:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002044:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002046:	2300      	movs	r3, #0
 8002048:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800204a:	1d3b      	adds	r3, r7, #4
 800204c:	2102      	movs	r1, #2
 800204e:	4618      	mov	r0, r3
 8002050:	f7ff fb62 	bl	8001718 <HAL_RCC_ClockConfig>
 8002054:	4603      	mov	r3, r0
 8002056:	2b00      	cmp	r3, #0
 8002058:	d001      	beq.n	800205e <SystemClock_Config+0x82>
  {
    Error_Handler();
 800205a:	f000 f861 	bl	8002120 <Error_Handler>
  }
}
 800205e:	bf00      	nop
 8002060:	3740      	adds	r7, #64	; 0x40
 8002062:	46bd      	mov	sp, r7
 8002064:	bd80      	pop	{r7, pc}
	...

08002068 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8002068:	b580      	push	{r7, lr}
 800206a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800206c:	4b12      	ldr	r3, [pc, #72]	; (80020b8 <MX_I2C1_Init+0x50>)
 800206e:	4a13      	ldr	r2, [pc, #76]	; (80020bc <MX_I2C1_Init+0x54>)
 8002070:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 8002072:	4b11      	ldr	r3, [pc, #68]	; (80020b8 <MX_I2C1_Init+0x50>)
 8002074:	4a12      	ldr	r2, [pc, #72]	; (80020c0 <MX_I2C1_Init+0x58>)
 8002076:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8002078:	4b0f      	ldr	r3, [pc, #60]	; (80020b8 <MX_I2C1_Init+0x50>)
 800207a:	2200      	movs	r2, #0
 800207c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800207e:	4b0e      	ldr	r3, [pc, #56]	; (80020b8 <MX_I2C1_Init+0x50>)
 8002080:	2200      	movs	r2, #0
 8002082:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002084:	4b0c      	ldr	r3, [pc, #48]	; (80020b8 <MX_I2C1_Init+0x50>)
 8002086:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800208a:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800208c:	4b0a      	ldr	r3, [pc, #40]	; (80020b8 <MX_I2C1_Init+0x50>)
 800208e:	2200      	movs	r2, #0
 8002090:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8002092:	4b09      	ldr	r3, [pc, #36]	; (80020b8 <MX_I2C1_Init+0x50>)
 8002094:	2200      	movs	r2, #0
 8002096:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002098:	4b07      	ldr	r3, [pc, #28]	; (80020b8 <MX_I2C1_Init+0x50>)
 800209a:	2200      	movs	r2, #0
 800209c:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800209e:	4b06      	ldr	r3, [pc, #24]	; (80020b8 <MX_I2C1_Init+0x50>)
 80020a0:	2200      	movs	r2, #0
 80020a2:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80020a4:	4804      	ldr	r0, [pc, #16]	; (80020b8 <MX_I2C1_Init+0x50>)
 80020a6:	f7fe fb3f 	bl	8000728 <HAL_I2C_Init>
 80020aa:	4603      	mov	r3, r0
 80020ac:	2b00      	cmp	r3, #0
 80020ae:	d001      	beq.n	80020b4 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80020b0:	f000 f836 	bl	8002120 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80020b4:	bf00      	nop
 80020b6:	bd80      	pop	{r7, pc}
 80020b8:	200004b4 	.word	0x200004b4
 80020bc:	40005400 	.word	0x40005400
 80020c0:	00061a80 	.word	0x00061a80

080020c4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80020c4:	b480      	push	{r7}
 80020c6:	b085      	sub	sp, #20
 80020c8:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80020ca:	4b14      	ldr	r3, [pc, #80]	; (800211c <MX_GPIO_Init+0x58>)
 80020cc:	699b      	ldr	r3, [r3, #24]
 80020ce:	4a13      	ldr	r2, [pc, #76]	; (800211c <MX_GPIO_Init+0x58>)
 80020d0:	f043 0320 	orr.w	r3, r3, #32
 80020d4:	6193      	str	r3, [r2, #24]
 80020d6:	4b11      	ldr	r3, [pc, #68]	; (800211c <MX_GPIO_Init+0x58>)
 80020d8:	699b      	ldr	r3, [r3, #24]
 80020da:	f003 0320 	and.w	r3, r3, #32
 80020de:	60fb      	str	r3, [r7, #12]
 80020e0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80020e2:	4b0e      	ldr	r3, [pc, #56]	; (800211c <MX_GPIO_Init+0x58>)
 80020e4:	699b      	ldr	r3, [r3, #24]
 80020e6:	4a0d      	ldr	r2, [pc, #52]	; (800211c <MX_GPIO_Init+0x58>)
 80020e8:	f043 0304 	orr.w	r3, r3, #4
 80020ec:	6193      	str	r3, [r2, #24]
 80020ee:	4b0b      	ldr	r3, [pc, #44]	; (800211c <MX_GPIO_Init+0x58>)
 80020f0:	699b      	ldr	r3, [r3, #24]
 80020f2:	f003 0304 	and.w	r3, r3, #4
 80020f6:	60bb      	str	r3, [r7, #8]
 80020f8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80020fa:	4b08      	ldr	r3, [pc, #32]	; (800211c <MX_GPIO_Init+0x58>)
 80020fc:	699b      	ldr	r3, [r3, #24]
 80020fe:	4a07      	ldr	r2, [pc, #28]	; (800211c <MX_GPIO_Init+0x58>)
 8002100:	f043 0308 	orr.w	r3, r3, #8
 8002104:	6193      	str	r3, [r2, #24]
 8002106:	4b05      	ldr	r3, [pc, #20]	; (800211c <MX_GPIO_Init+0x58>)
 8002108:	699b      	ldr	r3, [r3, #24]
 800210a:	f003 0308 	and.w	r3, r3, #8
 800210e:	607b      	str	r3, [r7, #4]
 8002110:	687b      	ldr	r3, [r7, #4]

}
 8002112:	bf00      	nop
 8002114:	3714      	adds	r7, #20
 8002116:	46bd      	mov	sp, r7
 8002118:	bc80      	pop	{r7}
 800211a:	4770      	bx	lr
 800211c:	40021000 	.word	0x40021000

08002120 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002120:	b480      	push	{r7}
 8002122:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002124:	b672      	cpsid	i
}
 8002126:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002128:	e7fe      	b.n	8002128 <Error_Handler+0x8>
	...

0800212c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800212c:	b480      	push	{r7}
 800212e:	b085      	sub	sp, #20
 8002130:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8002132:	4b15      	ldr	r3, [pc, #84]	; (8002188 <HAL_MspInit+0x5c>)
 8002134:	699b      	ldr	r3, [r3, #24]
 8002136:	4a14      	ldr	r2, [pc, #80]	; (8002188 <HAL_MspInit+0x5c>)
 8002138:	f043 0301 	orr.w	r3, r3, #1
 800213c:	6193      	str	r3, [r2, #24]
 800213e:	4b12      	ldr	r3, [pc, #72]	; (8002188 <HAL_MspInit+0x5c>)
 8002140:	699b      	ldr	r3, [r3, #24]
 8002142:	f003 0301 	and.w	r3, r3, #1
 8002146:	60bb      	str	r3, [r7, #8]
 8002148:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800214a:	4b0f      	ldr	r3, [pc, #60]	; (8002188 <HAL_MspInit+0x5c>)
 800214c:	69db      	ldr	r3, [r3, #28]
 800214e:	4a0e      	ldr	r2, [pc, #56]	; (8002188 <HAL_MspInit+0x5c>)
 8002150:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002154:	61d3      	str	r3, [r2, #28]
 8002156:	4b0c      	ldr	r3, [pc, #48]	; (8002188 <HAL_MspInit+0x5c>)
 8002158:	69db      	ldr	r3, [r3, #28]
 800215a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800215e:	607b      	str	r3, [r7, #4]
 8002160:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8002162:	4b0a      	ldr	r3, [pc, #40]	; (800218c <HAL_MspInit+0x60>)
 8002164:	685b      	ldr	r3, [r3, #4]
 8002166:	60fb      	str	r3, [r7, #12]
 8002168:	68fb      	ldr	r3, [r7, #12]
 800216a:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 800216e:	60fb      	str	r3, [r7, #12]
 8002170:	68fb      	ldr	r3, [r7, #12]
 8002172:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8002176:	60fb      	str	r3, [r7, #12]
 8002178:	4a04      	ldr	r2, [pc, #16]	; (800218c <HAL_MspInit+0x60>)
 800217a:	68fb      	ldr	r3, [r7, #12]
 800217c:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800217e:	bf00      	nop
 8002180:	3714      	adds	r7, #20
 8002182:	46bd      	mov	sp, r7
 8002184:	bc80      	pop	{r7}
 8002186:	4770      	bx	lr
 8002188:	40021000 	.word	0x40021000
 800218c:	40010000 	.word	0x40010000

08002190 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002190:	b580      	push	{r7, lr}
 8002192:	b088      	sub	sp, #32
 8002194:	af00      	add	r7, sp, #0
 8002196:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002198:	f107 0310 	add.w	r3, r7, #16
 800219c:	2200      	movs	r2, #0
 800219e:	601a      	str	r2, [r3, #0]
 80021a0:	605a      	str	r2, [r3, #4]
 80021a2:	609a      	str	r2, [r3, #8]
 80021a4:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	681b      	ldr	r3, [r3, #0]
 80021aa:	4a15      	ldr	r2, [pc, #84]	; (8002200 <HAL_I2C_MspInit+0x70>)
 80021ac:	4293      	cmp	r3, r2
 80021ae:	d123      	bne.n	80021f8 <HAL_I2C_MspInit+0x68>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80021b0:	4b14      	ldr	r3, [pc, #80]	; (8002204 <HAL_I2C_MspInit+0x74>)
 80021b2:	699b      	ldr	r3, [r3, #24]
 80021b4:	4a13      	ldr	r2, [pc, #76]	; (8002204 <HAL_I2C_MspInit+0x74>)
 80021b6:	f043 0308 	orr.w	r3, r3, #8
 80021ba:	6193      	str	r3, [r2, #24]
 80021bc:	4b11      	ldr	r3, [pc, #68]	; (8002204 <HAL_I2C_MspInit+0x74>)
 80021be:	699b      	ldr	r3, [r3, #24]
 80021c0:	f003 0308 	and.w	r3, r3, #8
 80021c4:	60fb      	str	r3, [r7, #12]
 80021c6:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80021c8:	23c0      	movs	r3, #192	; 0xc0
 80021ca:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80021cc:	2312      	movs	r3, #18
 80021ce:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80021d0:	2303      	movs	r3, #3
 80021d2:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80021d4:	f107 0310 	add.w	r3, r7, #16
 80021d8:	4619      	mov	r1, r3
 80021da:	480b      	ldr	r0, [pc, #44]	; (8002208 <HAL_I2C_MspInit+0x78>)
 80021dc:	f7fe f920 	bl	8000420 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80021e0:	4b08      	ldr	r3, [pc, #32]	; (8002204 <HAL_I2C_MspInit+0x74>)
 80021e2:	69db      	ldr	r3, [r3, #28]
 80021e4:	4a07      	ldr	r2, [pc, #28]	; (8002204 <HAL_I2C_MspInit+0x74>)
 80021e6:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80021ea:	61d3      	str	r3, [r2, #28]
 80021ec:	4b05      	ldr	r3, [pc, #20]	; (8002204 <HAL_I2C_MspInit+0x74>)
 80021ee:	69db      	ldr	r3, [r3, #28]
 80021f0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80021f4:	60bb      	str	r3, [r7, #8]
 80021f6:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 80021f8:	bf00      	nop
 80021fa:	3720      	adds	r7, #32
 80021fc:	46bd      	mov	sp, r7
 80021fe:	bd80      	pop	{r7, pc}
 8002200:	40005400 	.word	0x40005400
 8002204:	40021000 	.word	0x40021000
 8002208:	40010c00 	.word	0x40010c00

0800220c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800220c:	b480      	push	{r7}
 800220e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002210:	e7fe      	b.n	8002210 <NMI_Handler+0x4>

08002212 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002212:	b480      	push	{r7}
 8002214:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002216:	e7fe      	b.n	8002216 <HardFault_Handler+0x4>

08002218 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002218:	b480      	push	{r7}
 800221a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800221c:	e7fe      	b.n	800221c <MemManage_Handler+0x4>

0800221e <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800221e:	b480      	push	{r7}
 8002220:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002222:	e7fe      	b.n	8002222 <BusFault_Handler+0x4>

08002224 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002224:	b480      	push	{r7}
 8002226:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002228:	e7fe      	b.n	8002228 <UsageFault_Handler+0x4>

0800222a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800222a:	b480      	push	{r7}
 800222c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800222e:	bf00      	nop
 8002230:	46bd      	mov	sp, r7
 8002232:	bc80      	pop	{r7}
 8002234:	4770      	bx	lr

08002236 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002236:	b480      	push	{r7}
 8002238:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800223a:	bf00      	nop
 800223c:	46bd      	mov	sp, r7
 800223e:	bc80      	pop	{r7}
 8002240:	4770      	bx	lr

08002242 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002242:	b480      	push	{r7}
 8002244:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002246:	bf00      	nop
 8002248:	46bd      	mov	sp, r7
 800224a:	bc80      	pop	{r7}
 800224c:	4770      	bx	lr

0800224e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800224e:	b580      	push	{r7, lr}
 8002250:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002252:	f7fd ffc1 	bl	80001d8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002256:	bf00      	nop
 8002258:	bd80      	pop	{r7, pc}
	...

0800225c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800225c:	b580      	push	{r7, lr}
 800225e:	b086      	sub	sp, #24
 8002260:	af00      	add	r7, sp, #0
 8002262:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002264:	4a14      	ldr	r2, [pc, #80]	; (80022b8 <_sbrk+0x5c>)
 8002266:	4b15      	ldr	r3, [pc, #84]	; (80022bc <_sbrk+0x60>)
 8002268:	1ad3      	subs	r3, r2, r3
 800226a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800226c:	697b      	ldr	r3, [r7, #20]
 800226e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002270:	4b13      	ldr	r3, [pc, #76]	; (80022c0 <_sbrk+0x64>)
 8002272:	681b      	ldr	r3, [r3, #0]
 8002274:	2b00      	cmp	r3, #0
 8002276:	d102      	bne.n	800227e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002278:	4b11      	ldr	r3, [pc, #68]	; (80022c0 <_sbrk+0x64>)
 800227a:	4a12      	ldr	r2, [pc, #72]	; (80022c4 <_sbrk+0x68>)
 800227c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800227e:	4b10      	ldr	r3, [pc, #64]	; (80022c0 <_sbrk+0x64>)
 8002280:	681a      	ldr	r2, [r3, #0]
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	4413      	add	r3, r2
 8002286:	693a      	ldr	r2, [r7, #16]
 8002288:	429a      	cmp	r2, r3
 800228a:	d207      	bcs.n	800229c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800228c:	f000 f848 	bl	8002320 <__errno>
 8002290:	4603      	mov	r3, r0
 8002292:	220c      	movs	r2, #12
 8002294:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002296:	f04f 33ff 	mov.w	r3, #4294967295
 800229a:	e009      	b.n	80022b0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800229c:	4b08      	ldr	r3, [pc, #32]	; (80022c0 <_sbrk+0x64>)
 800229e:	681b      	ldr	r3, [r3, #0]
 80022a0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80022a2:	4b07      	ldr	r3, [pc, #28]	; (80022c0 <_sbrk+0x64>)
 80022a4:	681a      	ldr	r2, [r3, #0]
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	4413      	add	r3, r2
 80022aa:	4a05      	ldr	r2, [pc, #20]	; (80022c0 <_sbrk+0x64>)
 80022ac:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80022ae:	68fb      	ldr	r3, [r7, #12]
}
 80022b0:	4618      	mov	r0, r3
 80022b2:	3718      	adds	r7, #24
 80022b4:	46bd      	mov	sp, r7
 80022b6:	bd80      	pop	{r7, pc}
 80022b8:	20005000 	.word	0x20005000
 80022bc:	00000400 	.word	0x00000400
 80022c0:	200004a4 	.word	0x200004a4
 80022c4:	20000518 	.word	0x20000518

080022c8 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80022c8:	b480      	push	{r7}
 80022ca:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80022cc:	bf00      	nop
 80022ce:	46bd      	mov	sp, r7
 80022d0:	bc80      	pop	{r7}
 80022d2:	4770      	bx	lr

080022d4 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80022d4:	480c      	ldr	r0, [pc, #48]	; (8002308 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80022d6:	490d      	ldr	r1, [pc, #52]	; (800230c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80022d8:	4a0d      	ldr	r2, [pc, #52]	; (8002310 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80022da:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80022dc:	e002      	b.n	80022e4 <LoopCopyDataInit>

080022de <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80022de:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80022e0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80022e2:	3304      	adds	r3, #4

080022e4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80022e4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80022e6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80022e8:	d3f9      	bcc.n	80022de <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80022ea:	4a0a      	ldr	r2, [pc, #40]	; (8002314 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80022ec:	4c0a      	ldr	r4, [pc, #40]	; (8002318 <LoopFillZerobss+0x22>)
  movs r3, #0
 80022ee:	2300      	movs	r3, #0
  b LoopFillZerobss
 80022f0:	e001      	b.n	80022f6 <LoopFillZerobss>

080022f2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80022f2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80022f4:	3204      	adds	r2, #4

080022f6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80022f6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80022f8:	d3fb      	bcc.n	80022f2 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80022fa:	f7ff ffe5 	bl	80022c8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80022fe:	f000 f815 	bl	800232c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8002302:	f7ff fe2d 	bl	8001f60 <main>
  bx lr
 8002306:	4770      	bx	lr
  ldr r0, =_sdata
 8002308:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800230c:	20000080 	.word	0x20000080
  ldr r2, =_sidata
 8002310:	08004150 	.word	0x08004150
  ldr r2, =_sbss
 8002314:	20000080 	.word	0x20000080
  ldr r4, =_ebss
 8002318:	20000518 	.word	0x20000518

0800231c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800231c:	e7fe      	b.n	800231c <ADC1_2_IRQHandler>
	...

08002320 <__errno>:
 8002320:	4b01      	ldr	r3, [pc, #4]	; (8002328 <__errno+0x8>)
 8002322:	6818      	ldr	r0, [r3, #0]
 8002324:	4770      	bx	lr
 8002326:	bf00      	nop
 8002328:	2000001c 	.word	0x2000001c

0800232c <__libc_init_array>:
 800232c:	b570      	push	{r4, r5, r6, lr}
 800232e:	2600      	movs	r6, #0
 8002330:	4d0c      	ldr	r5, [pc, #48]	; (8002364 <__libc_init_array+0x38>)
 8002332:	4c0d      	ldr	r4, [pc, #52]	; (8002368 <__libc_init_array+0x3c>)
 8002334:	1b64      	subs	r4, r4, r5
 8002336:	10a4      	asrs	r4, r4, #2
 8002338:	42a6      	cmp	r6, r4
 800233a:	d109      	bne.n	8002350 <__libc_init_array+0x24>
 800233c:	f000 fc5c 	bl	8002bf8 <_init>
 8002340:	2600      	movs	r6, #0
 8002342:	4d0a      	ldr	r5, [pc, #40]	; (800236c <__libc_init_array+0x40>)
 8002344:	4c0a      	ldr	r4, [pc, #40]	; (8002370 <__libc_init_array+0x44>)
 8002346:	1b64      	subs	r4, r4, r5
 8002348:	10a4      	asrs	r4, r4, #2
 800234a:	42a6      	cmp	r6, r4
 800234c:	d105      	bne.n	800235a <__libc_init_array+0x2e>
 800234e:	bd70      	pop	{r4, r5, r6, pc}
 8002350:	f855 3b04 	ldr.w	r3, [r5], #4
 8002354:	4798      	blx	r3
 8002356:	3601      	adds	r6, #1
 8002358:	e7ee      	b.n	8002338 <__libc_init_array+0xc>
 800235a:	f855 3b04 	ldr.w	r3, [r5], #4
 800235e:	4798      	blx	r3
 8002360:	3601      	adds	r6, #1
 8002362:	e7f2      	b.n	800234a <__libc_init_array+0x1e>
 8002364:	08004148 	.word	0x08004148
 8002368:	08004148 	.word	0x08004148
 800236c:	08004148 	.word	0x08004148
 8002370:	0800414c 	.word	0x0800414c

08002374 <memset>:
 8002374:	4603      	mov	r3, r0
 8002376:	4402      	add	r2, r0
 8002378:	4293      	cmp	r3, r2
 800237a:	d100      	bne.n	800237e <memset+0xa>
 800237c:	4770      	bx	lr
 800237e:	f803 1b01 	strb.w	r1, [r3], #1
 8002382:	e7f9      	b.n	8002378 <memset+0x4>

08002384 <siprintf>:
 8002384:	b40e      	push	{r1, r2, r3}
 8002386:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800238a:	b500      	push	{lr}
 800238c:	b09c      	sub	sp, #112	; 0x70
 800238e:	ab1d      	add	r3, sp, #116	; 0x74
 8002390:	9002      	str	r0, [sp, #8]
 8002392:	9006      	str	r0, [sp, #24]
 8002394:	9107      	str	r1, [sp, #28]
 8002396:	9104      	str	r1, [sp, #16]
 8002398:	4808      	ldr	r0, [pc, #32]	; (80023bc <siprintf+0x38>)
 800239a:	4909      	ldr	r1, [pc, #36]	; (80023c0 <siprintf+0x3c>)
 800239c:	f853 2b04 	ldr.w	r2, [r3], #4
 80023a0:	9105      	str	r1, [sp, #20]
 80023a2:	6800      	ldr	r0, [r0, #0]
 80023a4:	a902      	add	r1, sp, #8
 80023a6:	9301      	str	r3, [sp, #4]
 80023a8:	f000 f868 	bl	800247c <_svfiprintf_r>
 80023ac:	2200      	movs	r2, #0
 80023ae:	9b02      	ldr	r3, [sp, #8]
 80023b0:	701a      	strb	r2, [r3, #0]
 80023b2:	b01c      	add	sp, #112	; 0x70
 80023b4:	f85d eb04 	ldr.w	lr, [sp], #4
 80023b8:	b003      	add	sp, #12
 80023ba:	4770      	bx	lr
 80023bc:	2000001c 	.word	0x2000001c
 80023c0:	ffff0208 	.word	0xffff0208

080023c4 <__ssputs_r>:
 80023c4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80023c8:	688e      	ldr	r6, [r1, #8]
 80023ca:	4682      	mov	sl, r0
 80023cc:	429e      	cmp	r6, r3
 80023ce:	460c      	mov	r4, r1
 80023d0:	4690      	mov	r8, r2
 80023d2:	461f      	mov	r7, r3
 80023d4:	d838      	bhi.n	8002448 <__ssputs_r+0x84>
 80023d6:	898a      	ldrh	r2, [r1, #12]
 80023d8:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80023dc:	d032      	beq.n	8002444 <__ssputs_r+0x80>
 80023de:	6825      	ldr	r5, [r4, #0]
 80023e0:	6909      	ldr	r1, [r1, #16]
 80023e2:	3301      	adds	r3, #1
 80023e4:	eba5 0901 	sub.w	r9, r5, r1
 80023e8:	6965      	ldr	r5, [r4, #20]
 80023ea:	444b      	add	r3, r9
 80023ec:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80023f0:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80023f4:	106d      	asrs	r5, r5, #1
 80023f6:	429d      	cmp	r5, r3
 80023f8:	bf38      	it	cc
 80023fa:	461d      	movcc	r5, r3
 80023fc:	0553      	lsls	r3, r2, #21
 80023fe:	d531      	bpl.n	8002464 <__ssputs_r+0xa0>
 8002400:	4629      	mov	r1, r5
 8002402:	f000 fb53 	bl	8002aac <_malloc_r>
 8002406:	4606      	mov	r6, r0
 8002408:	b950      	cbnz	r0, 8002420 <__ssputs_r+0x5c>
 800240a:	230c      	movs	r3, #12
 800240c:	f04f 30ff 	mov.w	r0, #4294967295
 8002410:	f8ca 3000 	str.w	r3, [sl]
 8002414:	89a3      	ldrh	r3, [r4, #12]
 8002416:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800241a:	81a3      	strh	r3, [r4, #12]
 800241c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002420:	464a      	mov	r2, r9
 8002422:	6921      	ldr	r1, [r4, #16]
 8002424:	f000 face 	bl	80029c4 <memcpy>
 8002428:	89a3      	ldrh	r3, [r4, #12]
 800242a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800242e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002432:	81a3      	strh	r3, [r4, #12]
 8002434:	6126      	str	r6, [r4, #16]
 8002436:	444e      	add	r6, r9
 8002438:	6026      	str	r6, [r4, #0]
 800243a:	463e      	mov	r6, r7
 800243c:	6165      	str	r5, [r4, #20]
 800243e:	eba5 0509 	sub.w	r5, r5, r9
 8002442:	60a5      	str	r5, [r4, #8]
 8002444:	42be      	cmp	r6, r7
 8002446:	d900      	bls.n	800244a <__ssputs_r+0x86>
 8002448:	463e      	mov	r6, r7
 800244a:	4632      	mov	r2, r6
 800244c:	4641      	mov	r1, r8
 800244e:	6820      	ldr	r0, [r4, #0]
 8002450:	f000 fac6 	bl	80029e0 <memmove>
 8002454:	68a3      	ldr	r3, [r4, #8]
 8002456:	6822      	ldr	r2, [r4, #0]
 8002458:	1b9b      	subs	r3, r3, r6
 800245a:	4432      	add	r2, r6
 800245c:	2000      	movs	r0, #0
 800245e:	60a3      	str	r3, [r4, #8]
 8002460:	6022      	str	r2, [r4, #0]
 8002462:	e7db      	b.n	800241c <__ssputs_r+0x58>
 8002464:	462a      	mov	r2, r5
 8002466:	f000 fb7b 	bl	8002b60 <_realloc_r>
 800246a:	4606      	mov	r6, r0
 800246c:	2800      	cmp	r0, #0
 800246e:	d1e1      	bne.n	8002434 <__ssputs_r+0x70>
 8002470:	4650      	mov	r0, sl
 8002472:	6921      	ldr	r1, [r4, #16]
 8002474:	f000 face 	bl	8002a14 <_free_r>
 8002478:	e7c7      	b.n	800240a <__ssputs_r+0x46>
	...

0800247c <_svfiprintf_r>:
 800247c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002480:	4698      	mov	r8, r3
 8002482:	898b      	ldrh	r3, [r1, #12]
 8002484:	4607      	mov	r7, r0
 8002486:	061b      	lsls	r3, r3, #24
 8002488:	460d      	mov	r5, r1
 800248a:	4614      	mov	r4, r2
 800248c:	b09d      	sub	sp, #116	; 0x74
 800248e:	d50e      	bpl.n	80024ae <_svfiprintf_r+0x32>
 8002490:	690b      	ldr	r3, [r1, #16]
 8002492:	b963      	cbnz	r3, 80024ae <_svfiprintf_r+0x32>
 8002494:	2140      	movs	r1, #64	; 0x40
 8002496:	f000 fb09 	bl	8002aac <_malloc_r>
 800249a:	6028      	str	r0, [r5, #0]
 800249c:	6128      	str	r0, [r5, #16]
 800249e:	b920      	cbnz	r0, 80024aa <_svfiprintf_r+0x2e>
 80024a0:	230c      	movs	r3, #12
 80024a2:	603b      	str	r3, [r7, #0]
 80024a4:	f04f 30ff 	mov.w	r0, #4294967295
 80024a8:	e0d1      	b.n	800264e <_svfiprintf_r+0x1d2>
 80024aa:	2340      	movs	r3, #64	; 0x40
 80024ac:	616b      	str	r3, [r5, #20]
 80024ae:	2300      	movs	r3, #0
 80024b0:	9309      	str	r3, [sp, #36]	; 0x24
 80024b2:	2320      	movs	r3, #32
 80024b4:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80024b8:	2330      	movs	r3, #48	; 0x30
 80024ba:	f04f 0901 	mov.w	r9, #1
 80024be:	f8cd 800c 	str.w	r8, [sp, #12]
 80024c2:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8002668 <_svfiprintf_r+0x1ec>
 80024c6:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80024ca:	4623      	mov	r3, r4
 80024cc:	469a      	mov	sl, r3
 80024ce:	f813 2b01 	ldrb.w	r2, [r3], #1
 80024d2:	b10a      	cbz	r2, 80024d8 <_svfiprintf_r+0x5c>
 80024d4:	2a25      	cmp	r2, #37	; 0x25
 80024d6:	d1f9      	bne.n	80024cc <_svfiprintf_r+0x50>
 80024d8:	ebba 0b04 	subs.w	fp, sl, r4
 80024dc:	d00b      	beq.n	80024f6 <_svfiprintf_r+0x7a>
 80024de:	465b      	mov	r3, fp
 80024e0:	4622      	mov	r2, r4
 80024e2:	4629      	mov	r1, r5
 80024e4:	4638      	mov	r0, r7
 80024e6:	f7ff ff6d 	bl	80023c4 <__ssputs_r>
 80024ea:	3001      	adds	r0, #1
 80024ec:	f000 80aa 	beq.w	8002644 <_svfiprintf_r+0x1c8>
 80024f0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80024f2:	445a      	add	r2, fp
 80024f4:	9209      	str	r2, [sp, #36]	; 0x24
 80024f6:	f89a 3000 	ldrb.w	r3, [sl]
 80024fa:	2b00      	cmp	r3, #0
 80024fc:	f000 80a2 	beq.w	8002644 <_svfiprintf_r+0x1c8>
 8002500:	2300      	movs	r3, #0
 8002502:	f04f 32ff 	mov.w	r2, #4294967295
 8002506:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800250a:	f10a 0a01 	add.w	sl, sl, #1
 800250e:	9304      	str	r3, [sp, #16]
 8002510:	9307      	str	r3, [sp, #28]
 8002512:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8002516:	931a      	str	r3, [sp, #104]	; 0x68
 8002518:	4654      	mov	r4, sl
 800251a:	2205      	movs	r2, #5
 800251c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002520:	4851      	ldr	r0, [pc, #324]	; (8002668 <_svfiprintf_r+0x1ec>)
 8002522:	f000 fa41 	bl	80029a8 <memchr>
 8002526:	9a04      	ldr	r2, [sp, #16]
 8002528:	b9d8      	cbnz	r0, 8002562 <_svfiprintf_r+0xe6>
 800252a:	06d0      	lsls	r0, r2, #27
 800252c:	bf44      	itt	mi
 800252e:	2320      	movmi	r3, #32
 8002530:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8002534:	0711      	lsls	r1, r2, #28
 8002536:	bf44      	itt	mi
 8002538:	232b      	movmi	r3, #43	; 0x2b
 800253a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800253e:	f89a 3000 	ldrb.w	r3, [sl]
 8002542:	2b2a      	cmp	r3, #42	; 0x2a
 8002544:	d015      	beq.n	8002572 <_svfiprintf_r+0xf6>
 8002546:	4654      	mov	r4, sl
 8002548:	2000      	movs	r0, #0
 800254a:	f04f 0c0a 	mov.w	ip, #10
 800254e:	9a07      	ldr	r2, [sp, #28]
 8002550:	4621      	mov	r1, r4
 8002552:	f811 3b01 	ldrb.w	r3, [r1], #1
 8002556:	3b30      	subs	r3, #48	; 0x30
 8002558:	2b09      	cmp	r3, #9
 800255a:	d94e      	bls.n	80025fa <_svfiprintf_r+0x17e>
 800255c:	b1b0      	cbz	r0, 800258c <_svfiprintf_r+0x110>
 800255e:	9207      	str	r2, [sp, #28]
 8002560:	e014      	b.n	800258c <_svfiprintf_r+0x110>
 8002562:	eba0 0308 	sub.w	r3, r0, r8
 8002566:	fa09 f303 	lsl.w	r3, r9, r3
 800256a:	4313      	orrs	r3, r2
 800256c:	46a2      	mov	sl, r4
 800256e:	9304      	str	r3, [sp, #16]
 8002570:	e7d2      	b.n	8002518 <_svfiprintf_r+0x9c>
 8002572:	9b03      	ldr	r3, [sp, #12]
 8002574:	1d19      	adds	r1, r3, #4
 8002576:	681b      	ldr	r3, [r3, #0]
 8002578:	9103      	str	r1, [sp, #12]
 800257a:	2b00      	cmp	r3, #0
 800257c:	bfbb      	ittet	lt
 800257e:	425b      	neglt	r3, r3
 8002580:	f042 0202 	orrlt.w	r2, r2, #2
 8002584:	9307      	strge	r3, [sp, #28]
 8002586:	9307      	strlt	r3, [sp, #28]
 8002588:	bfb8      	it	lt
 800258a:	9204      	strlt	r2, [sp, #16]
 800258c:	7823      	ldrb	r3, [r4, #0]
 800258e:	2b2e      	cmp	r3, #46	; 0x2e
 8002590:	d10c      	bne.n	80025ac <_svfiprintf_r+0x130>
 8002592:	7863      	ldrb	r3, [r4, #1]
 8002594:	2b2a      	cmp	r3, #42	; 0x2a
 8002596:	d135      	bne.n	8002604 <_svfiprintf_r+0x188>
 8002598:	9b03      	ldr	r3, [sp, #12]
 800259a:	3402      	adds	r4, #2
 800259c:	1d1a      	adds	r2, r3, #4
 800259e:	681b      	ldr	r3, [r3, #0]
 80025a0:	9203      	str	r2, [sp, #12]
 80025a2:	2b00      	cmp	r3, #0
 80025a4:	bfb8      	it	lt
 80025a6:	f04f 33ff 	movlt.w	r3, #4294967295
 80025aa:	9305      	str	r3, [sp, #20]
 80025ac:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8002678 <_svfiprintf_r+0x1fc>
 80025b0:	2203      	movs	r2, #3
 80025b2:	4650      	mov	r0, sl
 80025b4:	7821      	ldrb	r1, [r4, #0]
 80025b6:	f000 f9f7 	bl	80029a8 <memchr>
 80025ba:	b140      	cbz	r0, 80025ce <_svfiprintf_r+0x152>
 80025bc:	2340      	movs	r3, #64	; 0x40
 80025be:	eba0 000a 	sub.w	r0, r0, sl
 80025c2:	fa03 f000 	lsl.w	r0, r3, r0
 80025c6:	9b04      	ldr	r3, [sp, #16]
 80025c8:	3401      	adds	r4, #1
 80025ca:	4303      	orrs	r3, r0
 80025cc:	9304      	str	r3, [sp, #16]
 80025ce:	f814 1b01 	ldrb.w	r1, [r4], #1
 80025d2:	2206      	movs	r2, #6
 80025d4:	4825      	ldr	r0, [pc, #148]	; (800266c <_svfiprintf_r+0x1f0>)
 80025d6:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80025da:	f000 f9e5 	bl	80029a8 <memchr>
 80025de:	2800      	cmp	r0, #0
 80025e0:	d038      	beq.n	8002654 <_svfiprintf_r+0x1d8>
 80025e2:	4b23      	ldr	r3, [pc, #140]	; (8002670 <_svfiprintf_r+0x1f4>)
 80025e4:	bb1b      	cbnz	r3, 800262e <_svfiprintf_r+0x1b2>
 80025e6:	9b03      	ldr	r3, [sp, #12]
 80025e8:	3307      	adds	r3, #7
 80025ea:	f023 0307 	bic.w	r3, r3, #7
 80025ee:	3308      	adds	r3, #8
 80025f0:	9303      	str	r3, [sp, #12]
 80025f2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80025f4:	4433      	add	r3, r6
 80025f6:	9309      	str	r3, [sp, #36]	; 0x24
 80025f8:	e767      	b.n	80024ca <_svfiprintf_r+0x4e>
 80025fa:	460c      	mov	r4, r1
 80025fc:	2001      	movs	r0, #1
 80025fe:	fb0c 3202 	mla	r2, ip, r2, r3
 8002602:	e7a5      	b.n	8002550 <_svfiprintf_r+0xd4>
 8002604:	2300      	movs	r3, #0
 8002606:	f04f 0c0a 	mov.w	ip, #10
 800260a:	4619      	mov	r1, r3
 800260c:	3401      	adds	r4, #1
 800260e:	9305      	str	r3, [sp, #20]
 8002610:	4620      	mov	r0, r4
 8002612:	f810 2b01 	ldrb.w	r2, [r0], #1
 8002616:	3a30      	subs	r2, #48	; 0x30
 8002618:	2a09      	cmp	r2, #9
 800261a:	d903      	bls.n	8002624 <_svfiprintf_r+0x1a8>
 800261c:	2b00      	cmp	r3, #0
 800261e:	d0c5      	beq.n	80025ac <_svfiprintf_r+0x130>
 8002620:	9105      	str	r1, [sp, #20]
 8002622:	e7c3      	b.n	80025ac <_svfiprintf_r+0x130>
 8002624:	4604      	mov	r4, r0
 8002626:	2301      	movs	r3, #1
 8002628:	fb0c 2101 	mla	r1, ip, r1, r2
 800262c:	e7f0      	b.n	8002610 <_svfiprintf_r+0x194>
 800262e:	ab03      	add	r3, sp, #12
 8002630:	9300      	str	r3, [sp, #0]
 8002632:	462a      	mov	r2, r5
 8002634:	4638      	mov	r0, r7
 8002636:	4b0f      	ldr	r3, [pc, #60]	; (8002674 <_svfiprintf_r+0x1f8>)
 8002638:	a904      	add	r1, sp, #16
 800263a:	f3af 8000 	nop.w
 800263e:	1c42      	adds	r2, r0, #1
 8002640:	4606      	mov	r6, r0
 8002642:	d1d6      	bne.n	80025f2 <_svfiprintf_r+0x176>
 8002644:	89ab      	ldrh	r3, [r5, #12]
 8002646:	065b      	lsls	r3, r3, #25
 8002648:	f53f af2c 	bmi.w	80024a4 <_svfiprintf_r+0x28>
 800264c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800264e:	b01d      	add	sp, #116	; 0x74
 8002650:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002654:	ab03      	add	r3, sp, #12
 8002656:	9300      	str	r3, [sp, #0]
 8002658:	462a      	mov	r2, r5
 800265a:	4638      	mov	r0, r7
 800265c:	4b05      	ldr	r3, [pc, #20]	; (8002674 <_svfiprintf_r+0x1f8>)
 800265e:	a904      	add	r1, sp, #16
 8002660:	f000 f87c 	bl	800275c <_printf_i>
 8002664:	e7eb      	b.n	800263e <_svfiprintf_r+0x1c2>
 8002666:	bf00      	nop
 8002668:	08004114 	.word	0x08004114
 800266c:	0800411e 	.word	0x0800411e
 8002670:	00000000 	.word	0x00000000
 8002674:	080023c5 	.word	0x080023c5
 8002678:	0800411a 	.word	0x0800411a

0800267c <_printf_common>:
 800267c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002680:	4616      	mov	r6, r2
 8002682:	4699      	mov	r9, r3
 8002684:	688a      	ldr	r2, [r1, #8]
 8002686:	690b      	ldr	r3, [r1, #16]
 8002688:	4607      	mov	r7, r0
 800268a:	4293      	cmp	r3, r2
 800268c:	bfb8      	it	lt
 800268e:	4613      	movlt	r3, r2
 8002690:	6033      	str	r3, [r6, #0]
 8002692:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8002696:	460c      	mov	r4, r1
 8002698:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800269c:	b10a      	cbz	r2, 80026a2 <_printf_common+0x26>
 800269e:	3301      	adds	r3, #1
 80026a0:	6033      	str	r3, [r6, #0]
 80026a2:	6823      	ldr	r3, [r4, #0]
 80026a4:	0699      	lsls	r1, r3, #26
 80026a6:	bf42      	ittt	mi
 80026a8:	6833      	ldrmi	r3, [r6, #0]
 80026aa:	3302      	addmi	r3, #2
 80026ac:	6033      	strmi	r3, [r6, #0]
 80026ae:	6825      	ldr	r5, [r4, #0]
 80026b0:	f015 0506 	ands.w	r5, r5, #6
 80026b4:	d106      	bne.n	80026c4 <_printf_common+0x48>
 80026b6:	f104 0a19 	add.w	sl, r4, #25
 80026ba:	68e3      	ldr	r3, [r4, #12]
 80026bc:	6832      	ldr	r2, [r6, #0]
 80026be:	1a9b      	subs	r3, r3, r2
 80026c0:	42ab      	cmp	r3, r5
 80026c2:	dc28      	bgt.n	8002716 <_printf_common+0x9a>
 80026c4:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80026c8:	1e13      	subs	r3, r2, #0
 80026ca:	6822      	ldr	r2, [r4, #0]
 80026cc:	bf18      	it	ne
 80026ce:	2301      	movne	r3, #1
 80026d0:	0692      	lsls	r2, r2, #26
 80026d2:	d42d      	bmi.n	8002730 <_printf_common+0xb4>
 80026d4:	4649      	mov	r1, r9
 80026d6:	4638      	mov	r0, r7
 80026d8:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80026dc:	47c0      	blx	r8
 80026de:	3001      	adds	r0, #1
 80026e0:	d020      	beq.n	8002724 <_printf_common+0xa8>
 80026e2:	6823      	ldr	r3, [r4, #0]
 80026e4:	68e5      	ldr	r5, [r4, #12]
 80026e6:	f003 0306 	and.w	r3, r3, #6
 80026ea:	2b04      	cmp	r3, #4
 80026ec:	bf18      	it	ne
 80026ee:	2500      	movne	r5, #0
 80026f0:	6832      	ldr	r2, [r6, #0]
 80026f2:	f04f 0600 	mov.w	r6, #0
 80026f6:	68a3      	ldr	r3, [r4, #8]
 80026f8:	bf08      	it	eq
 80026fa:	1aad      	subeq	r5, r5, r2
 80026fc:	6922      	ldr	r2, [r4, #16]
 80026fe:	bf08      	it	eq
 8002700:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8002704:	4293      	cmp	r3, r2
 8002706:	bfc4      	itt	gt
 8002708:	1a9b      	subgt	r3, r3, r2
 800270a:	18ed      	addgt	r5, r5, r3
 800270c:	341a      	adds	r4, #26
 800270e:	42b5      	cmp	r5, r6
 8002710:	d11a      	bne.n	8002748 <_printf_common+0xcc>
 8002712:	2000      	movs	r0, #0
 8002714:	e008      	b.n	8002728 <_printf_common+0xac>
 8002716:	2301      	movs	r3, #1
 8002718:	4652      	mov	r2, sl
 800271a:	4649      	mov	r1, r9
 800271c:	4638      	mov	r0, r7
 800271e:	47c0      	blx	r8
 8002720:	3001      	adds	r0, #1
 8002722:	d103      	bne.n	800272c <_printf_common+0xb0>
 8002724:	f04f 30ff 	mov.w	r0, #4294967295
 8002728:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800272c:	3501      	adds	r5, #1
 800272e:	e7c4      	b.n	80026ba <_printf_common+0x3e>
 8002730:	2030      	movs	r0, #48	; 0x30
 8002732:	18e1      	adds	r1, r4, r3
 8002734:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8002738:	1c5a      	adds	r2, r3, #1
 800273a:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800273e:	4422      	add	r2, r4
 8002740:	3302      	adds	r3, #2
 8002742:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8002746:	e7c5      	b.n	80026d4 <_printf_common+0x58>
 8002748:	2301      	movs	r3, #1
 800274a:	4622      	mov	r2, r4
 800274c:	4649      	mov	r1, r9
 800274e:	4638      	mov	r0, r7
 8002750:	47c0      	blx	r8
 8002752:	3001      	adds	r0, #1
 8002754:	d0e6      	beq.n	8002724 <_printf_common+0xa8>
 8002756:	3601      	adds	r6, #1
 8002758:	e7d9      	b.n	800270e <_printf_common+0x92>
	...

0800275c <_printf_i>:
 800275c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8002760:	460c      	mov	r4, r1
 8002762:	7e27      	ldrb	r7, [r4, #24]
 8002764:	4691      	mov	r9, r2
 8002766:	2f78      	cmp	r7, #120	; 0x78
 8002768:	4680      	mov	r8, r0
 800276a:	469a      	mov	sl, r3
 800276c:	990c      	ldr	r1, [sp, #48]	; 0x30
 800276e:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8002772:	d807      	bhi.n	8002784 <_printf_i+0x28>
 8002774:	2f62      	cmp	r7, #98	; 0x62
 8002776:	d80a      	bhi.n	800278e <_printf_i+0x32>
 8002778:	2f00      	cmp	r7, #0
 800277a:	f000 80d9 	beq.w	8002930 <_printf_i+0x1d4>
 800277e:	2f58      	cmp	r7, #88	; 0x58
 8002780:	f000 80a4 	beq.w	80028cc <_printf_i+0x170>
 8002784:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8002788:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800278c:	e03a      	b.n	8002804 <_printf_i+0xa8>
 800278e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8002792:	2b15      	cmp	r3, #21
 8002794:	d8f6      	bhi.n	8002784 <_printf_i+0x28>
 8002796:	a001      	add	r0, pc, #4	; (adr r0, 800279c <_printf_i+0x40>)
 8002798:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 800279c:	080027f5 	.word	0x080027f5
 80027a0:	08002809 	.word	0x08002809
 80027a4:	08002785 	.word	0x08002785
 80027a8:	08002785 	.word	0x08002785
 80027ac:	08002785 	.word	0x08002785
 80027b0:	08002785 	.word	0x08002785
 80027b4:	08002809 	.word	0x08002809
 80027b8:	08002785 	.word	0x08002785
 80027bc:	08002785 	.word	0x08002785
 80027c0:	08002785 	.word	0x08002785
 80027c4:	08002785 	.word	0x08002785
 80027c8:	08002917 	.word	0x08002917
 80027cc:	08002839 	.word	0x08002839
 80027d0:	080028f9 	.word	0x080028f9
 80027d4:	08002785 	.word	0x08002785
 80027d8:	08002785 	.word	0x08002785
 80027dc:	08002939 	.word	0x08002939
 80027e0:	08002785 	.word	0x08002785
 80027e4:	08002839 	.word	0x08002839
 80027e8:	08002785 	.word	0x08002785
 80027ec:	08002785 	.word	0x08002785
 80027f0:	08002901 	.word	0x08002901
 80027f4:	680b      	ldr	r3, [r1, #0]
 80027f6:	f104 0642 	add.w	r6, r4, #66	; 0x42
 80027fa:	1d1a      	adds	r2, r3, #4
 80027fc:	681b      	ldr	r3, [r3, #0]
 80027fe:	600a      	str	r2, [r1, #0]
 8002800:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8002804:	2301      	movs	r3, #1
 8002806:	e0a4      	b.n	8002952 <_printf_i+0x1f6>
 8002808:	6825      	ldr	r5, [r4, #0]
 800280a:	6808      	ldr	r0, [r1, #0]
 800280c:	062e      	lsls	r6, r5, #24
 800280e:	f100 0304 	add.w	r3, r0, #4
 8002812:	d50a      	bpl.n	800282a <_printf_i+0xce>
 8002814:	6805      	ldr	r5, [r0, #0]
 8002816:	600b      	str	r3, [r1, #0]
 8002818:	2d00      	cmp	r5, #0
 800281a:	da03      	bge.n	8002824 <_printf_i+0xc8>
 800281c:	232d      	movs	r3, #45	; 0x2d
 800281e:	426d      	negs	r5, r5
 8002820:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8002824:	230a      	movs	r3, #10
 8002826:	485e      	ldr	r0, [pc, #376]	; (80029a0 <_printf_i+0x244>)
 8002828:	e019      	b.n	800285e <_printf_i+0x102>
 800282a:	f015 0f40 	tst.w	r5, #64	; 0x40
 800282e:	6805      	ldr	r5, [r0, #0]
 8002830:	600b      	str	r3, [r1, #0]
 8002832:	bf18      	it	ne
 8002834:	b22d      	sxthne	r5, r5
 8002836:	e7ef      	b.n	8002818 <_printf_i+0xbc>
 8002838:	680b      	ldr	r3, [r1, #0]
 800283a:	6825      	ldr	r5, [r4, #0]
 800283c:	1d18      	adds	r0, r3, #4
 800283e:	6008      	str	r0, [r1, #0]
 8002840:	0628      	lsls	r0, r5, #24
 8002842:	d501      	bpl.n	8002848 <_printf_i+0xec>
 8002844:	681d      	ldr	r5, [r3, #0]
 8002846:	e002      	b.n	800284e <_printf_i+0xf2>
 8002848:	0669      	lsls	r1, r5, #25
 800284a:	d5fb      	bpl.n	8002844 <_printf_i+0xe8>
 800284c:	881d      	ldrh	r5, [r3, #0]
 800284e:	2f6f      	cmp	r7, #111	; 0x6f
 8002850:	bf0c      	ite	eq
 8002852:	2308      	moveq	r3, #8
 8002854:	230a      	movne	r3, #10
 8002856:	4852      	ldr	r0, [pc, #328]	; (80029a0 <_printf_i+0x244>)
 8002858:	2100      	movs	r1, #0
 800285a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800285e:	6866      	ldr	r6, [r4, #4]
 8002860:	2e00      	cmp	r6, #0
 8002862:	bfa8      	it	ge
 8002864:	6821      	ldrge	r1, [r4, #0]
 8002866:	60a6      	str	r6, [r4, #8]
 8002868:	bfa4      	itt	ge
 800286a:	f021 0104 	bicge.w	r1, r1, #4
 800286e:	6021      	strge	r1, [r4, #0]
 8002870:	b90d      	cbnz	r5, 8002876 <_printf_i+0x11a>
 8002872:	2e00      	cmp	r6, #0
 8002874:	d04d      	beq.n	8002912 <_printf_i+0x1b6>
 8002876:	4616      	mov	r6, r2
 8002878:	fbb5 f1f3 	udiv	r1, r5, r3
 800287c:	fb03 5711 	mls	r7, r3, r1, r5
 8002880:	5dc7      	ldrb	r7, [r0, r7]
 8002882:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8002886:	462f      	mov	r7, r5
 8002888:	42bb      	cmp	r3, r7
 800288a:	460d      	mov	r5, r1
 800288c:	d9f4      	bls.n	8002878 <_printf_i+0x11c>
 800288e:	2b08      	cmp	r3, #8
 8002890:	d10b      	bne.n	80028aa <_printf_i+0x14e>
 8002892:	6823      	ldr	r3, [r4, #0]
 8002894:	07df      	lsls	r7, r3, #31
 8002896:	d508      	bpl.n	80028aa <_printf_i+0x14e>
 8002898:	6923      	ldr	r3, [r4, #16]
 800289a:	6861      	ldr	r1, [r4, #4]
 800289c:	4299      	cmp	r1, r3
 800289e:	bfde      	ittt	le
 80028a0:	2330      	movle	r3, #48	; 0x30
 80028a2:	f806 3c01 	strble.w	r3, [r6, #-1]
 80028a6:	f106 36ff 	addle.w	r6, r6, #4294967295
 80028aa:	1b92      	subs	r2, r2, r6
 80028ac:	6122      	str	r2, [r4, #16]
 80028ae:	464b      	mov	r3, r9
 80028b0:	4621      	mov	r1, r4
 80028b2:	4640      	mov	r0, r8
 80028b4:	f8cd a000 	str.w	sl, [sp]
 80028b8:	aa03      	add	r2, sp, #12
 80028ba:	f7ff fedf 	bl	800267c <_printf_common>
 80028be:	3001      	adds	r0, #1
 80028c0:	d14c      	bne.n	800295c <_printf_i+0x200>
 80028c2:	f04f 30ff 	mov.w	r0, #4294967295
 80028c6:	b004      	add	sp, #16
 80028c8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80028cc:	4834      	ldr	r0, [pc, #208]	; (80029a0 <_printf_i+0x244>)
 80028ce:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 80028d2:	680e      	ldr	r6, [r1, #0]
 80028d4:	6823      	ldr	r3, [r4, #0]
 80028d6:	f856 5b04 	ldr.w	r5, [r6], #4
 80028da:	061f      	lsls	r7, r3, #24
 80028dc:	600e      	str	r6, [r1, #0]
 80028de:	d514      	bpl.n	800290a <_printf_i+0x1ae>
 80028e0:	07d9      	lsls	r1, r3, #31
 80028e2:	bf44      	itt	mi
 80028e4:	f043 0320 	orrmi.w	r3, r3, #32
 80028e8:	6023      	strmi	r3, [r4, #0]
 80028ea:	b91d      	cbnz	r5, 80028f4 <_printf_i+0x198>
 80028ec:	6823      	ldr	r3, [r4, #0]
 80028ee:	f023 0320 	bic.w	r3, r3, #32
 80028f2:	6023      	str	r3, [r4, #0]
 80028f4:	2310      	movs	r3, #16
 80028f6:	e7af      	b.n	8002858 <_printf_i+0xfc>
 80028f8:	6823      	ldr	r3, [r4, #0]
 80028fa:	f043 0320 	orr.w	r3, r3, #32
 80028fe:	6023      	str	r3, [r4, #0]
 8002900:	2378      	movs	r3, #120	; 0x78
 8002902:	4828      	ldr	r0, [pc, #160]	; (80029a4 <_printf_i+0x248>)
 8002904:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8002908:	e7e3      	b.n	80028d2 <_printf_i+0x176>
 800290a:	065e      	lsls	r6, r3, #25
 800290c:	bf48      	it	mi
 800290e:	b2ad      	uxthmi	r5, r5
 8002910:	e7e6      	b.n	80028e0 <_printf_i+0x184>
 8002912:	4616      	mov	r6, r2
 8002914:	e7bb      	b.n	800288e <_printf_i+0x132>
 8002916:	680b      	ldr	r3, [r1, #0]
 8002918:	6826      	ldr	r6, [r4, #0]
 800291a:	1d1d      	adds	r5, r3, #4
 800291c:	6960      	ldr	r0, [r4, #20]
 800291e:	600d      	str	r5, [r1, #0]
 8002920:	0635      	lsls	r5, r6, #24
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	d501      	bpl.n	800292a <_printf_i+0x1ce>
 8002926:	6018      	str	r0, [r3, #0]
 8002928:	e002      	b.n	8002930 <_printf_i+0x1d4>
 800292a:	0671      	lsls	r1, r6, #25
 800292c:	d5fb      	bpl.n	8002926 <_printf_i+0x1ca>
 800292e:	8018      	strh	r0, [r3, #0]
 8002930:	2300      	movs	r3, #0
 8002932:	4616      	mov	r6, r2
 8002934:	6123      	str	r3, [r4, #16]
 8002936:	e7ba      	b.n	80028ae <_printf_i+0x152>
 8002938:	680b      	ldr	r3, [r1, #0]
 800293a:	1d1a      	adds	r2, r3, #4
 800293c:	600a      	str	r2, [r1, #0]
 800293e:	681e      	ldr	r6, [r3, #0]
 8002940:	2100      	movs	r1, #0
 8002942:	4630      	mov	r0, r6
 8002944:	6862      	ldr	r2, [r4, #4]
 8002946:	f000 f82f 	bl	80029a8 <memchr>
 800294a:	b108      	cbz	r0, 8002950 <_printf_i+0x1f4>
 800294c:	1b80      	subs	r0, r0, r6
 800294e:	6060      	str	r0, [r4, #4]
 8002950:	6863      	ldr	r3, [r4, #4]
 8002952:	6123      	str	r3, [r4, #16]
 8002954:	2300      	movs	r3, #0
 8002956:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800295a:	e7a8      	b.n	80028ae <_printf_i+0x152>
 800295c:	4632      	mov	r2, r6
 800295e:	4649      	mov	r1, r9
 8002960:	4640      	mov	r0, r8
 8002962:	6923      	ldr	r3, [r4, #16]
 8002964:	47d0      	blx	sl
 8002966:	3001      	adds	r0, #1
 8002968:	d0ab      	beq.n	80028c2 <_printf_i+0x166>
 800296a:	6823      	ldr	r3, [r4, #0]
 800296c:	079b      	lsls	r3, r3, #30
 800296e:	d413      	bmi.n	8002998 <_printf_i+0x23c>
 8002970:	68e0      	ldr	r0, [r4, #12]
 8002972:	9b03      	ldr	r3, [sp, #12]
 8002974:	4298      	cmp	r0, r3
 8002976:	bfb8      	it	lt
 8002978:	4618      	movlt	r0, r3
 800297a:	e7a4      	b.n	80028c6 <_printf_i+0x16a>
 800297c:	2301      	movs	r3, #1
 800297e:	4632      	mov	r2, r6
 8002980:	4649      	mov	r1, r9
 8002982:	4640      	mov	r0, r8
 8002984:	47d0      	blx	sl
 8002986:	3001      	adds	r0, #1
 8002988:	d09b      	beq.n	80028c2 <_printf_i+0x166>
 800298a:	3501      	adds	r5, #1
 800298c:	68e3      	ldr	r3, [r4, #12]
 800298e:	9903      	ldr	r1, [sp, #12]
 8002990:	1a5b      	subs	r3, r3, r1
 8002992:	42ab      	cmp	r3, r5
 8002994:	dcf2      	bgt.n	800297c <_printf_i+0x220>
 8002996:	e7eb      	b.n	8002970 <_printf_i+0x214>
 8002998:	2500      	movs	r5, #0
 800299a:	f104 0619 	add.w	r6, r4, #25
 800299e:	e7f5      	b.n	800298c <_printf_i+0x230>
 80029a0:	08004125 	.word	0x08004125
 80029a4:	08004136 	.word	0x08004136

080029a8 <memchr>:
 80029a8:	4603      	mov	r3, r0
 80029aa:	b510      	push	{r4, lr}
 80029ac:	b2c9      	uxtb	r1, r1
 80029ae:	4402      	add	r2, r0
 80029b0:	4293      	cmp	r3, r2
 80029b2:	4618      	mov	r0, r3
 80029b4:	d101      	bne.n	80029ba <memchr+0x12>
 80029b6:	2000      	movs	r0, #0
 80029b8:	e003      	b.n	80029c2 <memchr+0x1a>
 80029ba:	7804      	ldrb	r4, [r0, #0]
 80029bc:	3301      	adds	r3, #1
 80029be:	428c      	cmp	r4, r1
 80029c0:	d1f6      	bne.n	80029b0 <memchr+0x8>
 80029c2:	bd10      	pop	{r4, pc}

080029c4 <memcpy>:
 80029c4:	440a      	add	r2, r1
 80029c6:	4291      	cmp	r1, r2
 80029c8:	f100 33ff 	add.w	r3, r0, #4294967295
 80029cc:	d100      	bne.n	80029d0 <memcpy+0xc>
 80029ce:	4770      	bx	lr
 80029d0:	b510      	push	{r4, lr}
 80029d2:	f811 4b01 	ldrb.w	r4, [r1], #1
 80029d6:	4291      	cmp	r1, r2
 80029d8:	f803 4f01 	strb.w	r4, [r3, #1]!
 80029dc:	d1f9      	bne.n	80029d2 <memcpy+0xe>
 80029de:	bd10      	pop	{r4, pc}

080029e0 <memmove>:
 80029e0:	4288      	cmp	r0, r1
 80029e2:	b510      	push	{r4, lr}
 80029e4:	eb01 0402 	add.w	r4, r1, r2
 80029e8:	d902      	bls.n	80029f0 <memmove+0x10>
 80029ea:	4284      	cmp	r4, r0
 80029ec:	4623      	mov	r3, r4
 80029ee:	d807      	bhi.n	8002a00 <memmove+0x20>
 80029f0:	1e43      	subs	r3, r0, #1
 80029f2:	42a1      	cmp	r1, r4
 80029f4:	d008      	beq.n	8002a08 <memmove+0x28>
 80029f6:	f811 2b01 	ldrb.w	r2, [r1], #1
 80029fa:	f803 2f01 	strb.w	r2, [r3, #1]!
 80029fe:	e7f8      	b.n	80029f2 <memmove+0x12>
 8002a00:	4601      	mov	r1, r0
 8002a02:	4402      	add	r2, r0
 8002a04:	428a      	cmp	r2, r1
 8002a06:	d100      	bne.n	8002a0a <memmove+0x2a>
 8002a08:	bd10      	pop	{r4, pc}
 8002a0a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8002a0e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8002a12:	e7f7      	b.n	8002a04 <memmove+0x24>

08002a14 <_free_r>:
 8002a14:	b538      	push	{r3, r4, r5, lr}
 8002a16:	4605      	mov	r5, r0
 8002a18:	2900      	cmp	r1, #0
 8002a1a:	d043      	beq.n	8002aa4 <_free_r+0x90>
 8002a1c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002a20:	1f0c      	subs	r4, r1, #4
 8002a22:	2b00      	cmp	r3, #0
 8002a24:	bfb8      	it	lt
 8002a26:	18e4      	addlt	r4, r4, r3
 8002a28:	f000 f8d0 	bl	8002bcc <__malloc_lock>
 8002a2c:	4a1e      	ldr	r2, [pc, #120]	; (8002aa8 <_free_r+0x94>)
 8002a2e:	6813      	ldr	r3, [r2, #0]
 8002a30:	4610      	mov	r0, r2
 8002a32:	b933      	cbnz	r3, 8002a42 <_free_r+0x2e>
 8002a34:	6063      	str	r3, [r4, #4]
 8002a36:	6014      	str	r4, [r2, #0]
 8002a38:	4628      	mov	r0, r5
 8002a3a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8002a3e:	f000 b8cb 	b.w	8002bd8 <__malloc_unlock>
 8002a42:	42a3      	cmp	r3, r4
 8002a44:	d90a      	bls.n	8002a5c <_free_r+0x48>
 8002a46:	6821      	ldr	r1, [r4, #0]
 8002a48:	1862      	adds	r2, r4, r1
 8002a4a:	4293      	cmp	r3, r2
 8002a4c:	bf01      	itttt	eq
 8002a4e:	681a      	ldreq	r2, [r3, #0]
 8002a50:	685b      	ldreq	r3, [r3, #4]
 8002a52:	1852      	addeq	r2, r2, r1
 8002a54:	6022      	streq	r2, [r4, #0]
 8002a56:	6063      	str	r3, [r4, #4]
 8002a58:	6004      	str	r4, [r0, #0]
 8002a5a:	e7ed      	b.n	8002a38 <_free_r+0x24>
 8002a5c:	461a      	mov	r2, r3
 8002a5e:	685b      	ldr	r3, [r3, #4]
 8002a60:	b10b      	cbz	r3, 8002a66 <_free_r+0x52>
 8002a62:	42a3      	cmp	r3, r4
 8002a64:	d9fa      	bls.n	8002a5c <_free_r+0x48>
 8002a66:	6811      	ldr	r1, [r2, #0]
 8002a68:	1850      	adds	r0, r2, r1
 8002a6a:	42a0      	cmp	r0, r4
 8002a6c:	d10b      	bne.n	8002a86 <_free_r+0x72>
 8002a6e:	6820      	ldr	r0, [r4, #0]
 8002a70:	4401      	add	r1, r0
 8002a72:	1850      	adds	r0, r2, r1
 8002a74:	4283      	cmp	r3, r0
 8002a76:	6011      	str	r1, [r2, #0]
 8002a78:	d1de      	bne.n	8002a38 <_free_r+0x24>
 8002a7a:	6818      	ldr	r0, [r3, #0]
 8002a7c:	685b      	ldr	r3, [r3, #4]
 8002a7e:	4401      	add	r1, r0
 8002a80:	6011      	str	r1, [r2, #0]
 8002a82:	6053      	str	r3, [r2, #4]
 8002a84:	e7d8      	b.n	8002a38 <_free_r+0x24>
 8002a86:	d902      	bls.n	8002a8e <_free_r+0x7a>
 8002a88:	230c      	movs	r3, #12
 8002a8a:	602b      	str	r3, [r5, #0]
 8002a8c:	e7d4      	b.n	8002a38 <_free_r+0x24>
 8002a8e:	6820      	ldr	r0, [r4, #0]
 8002a90:	1821      	adds	r1, r4, r0
 8002a92:	428b      	cmp	r3, r1
 8002a94:	bf01      	itttt	eq
 8002a96:	6819      	ldreq	r1, [r3, #0]
 8002a98:	685b      	ldreq	r3, [r3, #4]
 8002a9a:	1809      	addeq	r1, r1, r0
 8002a9c:	6021      	streq	r1, [r4, #0]
 8002a9e:	6063      	str	r3, [r4, #4]
 8002aa0:	6054      	str	r4, [r2, #4]
 8002aa2:	e7c9      	b.n	8002a38 <_free_r+0x24>
 8002aa4:	bd38      	pop	{r3, r4, r5, pc}
 8002aa6:	bf00      	nop
 8002aa8:	200004a8 	.word	0x200004a8

08002aac <_malloc_r>:
 8002aac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002aae:	1ccd      	adds	r5, r1, #3
 8002ab0:	f025 0503 	bic.w	r5, r5, #3
 8002ab4:	3508      	adds	r5, #8
 8002ab6:	2d0c      	cmp	r5, #12
 8002ab8:	bf38      	it	cc
 8002aba:	250c      	movcc	r5, #12
 8002abc:	2d00      	cmp	r5, #0
 8002abe:	4606      	mov	r6, r0
 8002ac0:	db01      	blt.n	8002ac6 <_malloc_r+0x1a>
 8002ac2:	42a9      	cmp	r1, r5
 8002ac4:	d903      	bls.n	8002ace <_malloc_r+0x22>
 8002ac6:	230c      	movs	r3, #12
 8002ac8:	6033      	str	r3, [r6, #0]
 8002aca:	2000      	movs	r0, #0
 8002acc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002ace:	f000 f87d 	bl	8002bcc <__malloc_lock>
 8002ad2:	4921      	ldr	r1, [pc, #132]	; (8002b58 <_malloc_r+0xac>)
 8002ad4:	680a      	ldr	r2, [r1, #0]
 8002ad6:	4614      	mov	r4, r2
 8002ad8:	b99c      	cbnz	r4, 8002b02 <_malloc_r+0x56>
 8002ada:	4f20      	ldr	r7, [pc, #128]	; (8002b5c <_malloc_r+0xb0>)
 8002adc:	683b      	ldr	r3, [r7, #0]
 8002ade:	b923      	cbnz	r3, 8002aea <_malloc_r+0x3e>
 8002ae0:	4621      	mov	r1, r4
 8002ae2:	4630      	mov	r0, r6
 8002ae4:	f000 f862 	bl	8002bac <_sbrk_r>
 8002ae8:	6038      	str	r0, [r7, #0]
 8002aea:	4629      	mov	r1, r5
 8002aec:	4630      	mov	r0, r6
 8002aee:	f000 f85d 	bl	8002bac <_sbrk_r>
 8002af2:	1c43      	adds	r3, r0, #1
 8002af4:	d123      	bne.n	8002b3e <_malloc_r+0x92>
 8002af6:	230c      	movs	r3, #12
 8002af8:	4630      	mov	r0, r6
 8002afa:	6033      	str	r3, [r6, #0]
 8002afc:	f000 f86c 	bl	8002bd8 <__malloc_unlock>
 8002b00:	e7e3      	b.n	8002aca <_malloc_r+0x1e>
 8002b02:	6823      	ldr	r3, [r4, #0]
 8002b04:	1b5b      	subs	r3, r3, r5
 8002b06:	d417      	bmi.n	8002b38 <_malloc_r+0x8c>
 8002b08:	2b0b      	cmp	r3, #11
 8002b0a:	d903      	bls.n	8002b14 <_malloc_r+0x68>
 8002b0c:	6023      	str	r3, [r4, #0]
 8002b0e:	441c      	add	r4, r3
 8002b10:	6025      	str	r5, [r4, #0]
 8002b12:	e004      	b.n	8002b1e <_malloc_r+0x72>
 8002b14:	6863      	ldr	r3, [r4, #4]
 8002b16:	42a2      	cmp	r2, r4
 8002b18:	bf0c      	ite	eq
 8002b1a:	600b      	streq	r3, [r1, #0]
 8002b1c:	6053      	strne	r3, [r2, #4]
 8002b1e:	4630      	mov	r0, r6
 8002b20:	f000 f85a 	bl	8002bd8 <__malloc_unlock>
 8002b24:	f104 000b 	add.w	r0, r4, #11
 8002b28:	1d23      	adds	r3, r4, #4
 8002b2a:	f020 0007 	bic.w	r0, r0, #7
 8002b2e:	1ac2      	subs	r2, r0, r3
 8002b30:	d0cc      	beq.n	8002acc <_malloc_r+0x20>
 8002b32:	1a1b      	subs	r3, r3, r0
 8002b34:	50a3      	str	r3, [r4, r2]
 8002b36:	e7c9      	b.n	8002acc <_malloc_r+0x20>
 8002b38:	4622      	mov	r2, r4
 8002b3a:	6864      	ldr	r4, [r4, #4]
 8002b3c:	e7cc      	b.n	8002ad8 <_malloc_r+0x2c>
 8002b3e:	1cc4      	adds	r4, r0, #3
 8002b40:	f024 0403 	bic.w	r4, r4, #3
 8002b44:	42a0      	cmp	r0, r4
 8002b46:	d0e3      	beq.n	8002b10 <_malloc_r+0x64>
 8002b48:	1a21      	subs	r1, r4, r0
 8002b4a:	4630      	mov	r0, r6
 8002b4c:	f000 f82e 	bl	8002bac <_sbrk_r>
 8002b50:	3001      	adds	r0, #1
 8002b52:	d1dd      	bne.n	8002b10 <_malloc_r+0x64>
 8002b54:	e7cf      	b.n	8002af6 <_malloc_r+0x4a>
 8002b56:	bf00      	nop
 8002b58:	200004a8 	.word	0x200004a8
 8002b5c:	200004ac 	.word	0x200004ac

08002b60 <_realloc_r>:
 8002b60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002b62:	4607      	mov	r7, r0
 8002b64:	4614      	mov	r4, r2
 8002b66:	460e      	mov	r6, r1
 8002b68:	b921      	cbnz	r1, 8002b74 <_realloc_r+0x14>
 8002b6a:	4611      	mov	r1, r2
 8002b6c:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8002b70:	f7ff bf9c 	b.w	8002aac <_malloc_r>
 8002b74:	b922      	cbnz	r2, 8002b80 <_realloc_r+0x20>
 8002b76:	f7ff ff4d 	bl	8002a14 <_free_r>
 8002b7a:	4625      	mov	r5, r4
 8002b7c:	4628      	mov	r0, r5
 8002b7e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002b80:	f000 f830 	bl	8002be4 <_malloc_usable_size_r>
 8002b84:	42a0      	cmp	r0, r4
 8002b86:	d20f      	bcs.n	8002ba8 <_realloc_r+0x48>
 8002b88:	4621      	mov	r1, r4
 8002b8a:	4638      	mov	r0, r7
 8002b8c:	f7ff ff8e 	bl	8002aac <_malloc_r>
 8002b90:	4605      	mov	r5, r0
 8002b92:	2800      	cmp	r0, #0
 8002b94:	d0f2      	beq.n	8002b7c <_realloc_r+0x1c>
 8002b96:	4631      	mov	r1, r6
 8002b98:	4622      	mov	r2, r4
 8002b9a:	f7ff ff13 	bl	80029c4 <memcpy>
 8002b9e:	4631      	mov	r1, r6
 8002ba0:	4638      	mov	r0, r7
 8002ba2:	f7ff ff37 	bl	8002a14 <_free_r>
 8002ba6:	e7e9      	b.n	8002b7c <_realloc_r+0x1c>
 8002ba8:	4635      	mov	r5, r6
 8002baa:	e7e7      	b.n	8002b7c <_realloc_r+0x1c>

08002bac <_sbrk_r>:
 8002bac:	b538      	push	{r3, r4, r5, lr}
 8002bae:	2300      	movs	r3, #0
 8002bb0:	4d05      	ldr	r5, [pc, #20]	; (8002bc8 <_sbrk_r+0x1c>)
 8002bb2:	4604      	mov	r4, r0
 8002bb4:	4608      	mov	r0, r1
 8002bb6:	602b      	str	r3, [r5, #0]
 8002bb8:	f7ff fb50 	bl	800225c <_sbrk>
 8002bbc:	1c43      	adds	r3, r0, #1
 8002bbe:	d102      	bne.n	8002bc6 <_sbrk_r+0x1a>
 8002bc0:	682b      	ldr	r3, [r5, #0]
 8002bc2:	b103      	cbz	r3, 8002bc6 <_sbrk_r+0x1a>
 8002bc4:	6023      	str	r3, [r4, #0]
 8002bc6:	bd38      	pop	{r3, r4, r5, pc}
 8002bc8:	20000508 	.word	0x20000508

08002bcc <__malloc_lock>:
 8002bcc:	4801      	ldr	r0, [pc, #4]	; (8002bd4 <__malloc_lock+0x8>)
 8002bce:	f000 b811 	b.w	8002bf4 <__retarget_lock_acquire_recursive>
 8002bd2:	bf00      	nop
 8002bd4:	20000510 	.word	0x20000510

08002bd8 <__malloc_unlock>:
 8002bd8:	4801      	ldr	r0, [pc, #4]	; (8002be0 <__malloc_unlock+0x8>)
 8002bda:	f000 b80c 	b.w	8002bf6 <__retarget_lock_release_recursive>
 8002bde:	bf00      	nop
 8002be0:	20000510 	.word	0x20000510

08002be4 <_malloc_usable_size_r>:
 8002be4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002be8:	1f18      	subs	r0, r3, #4
 8002bea:	2b00      	cmp	r3, #0
 8002bec:	bfbc      	itt	lt
 8002bee:	580b      	ldrlt	r3, [r1, r0]
 8002bf0:	18c0      	addlt	r0, r0, r3
 8002bf2:	4770      	bx	lr

08002bf4 <__retarget_lock_acquire_recursive>:
 8002bf4:	4770      	bx	lr

08002bf6 <__retarget_lock_release_recursive>:
 8002bf6:	4770      	bx	lr

08002bf8 <_init>:
 8002bf8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002bfa:	bf00      	nop
 8002bfc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002bfe:	bc08      	pop	{r3}
 8002c00:	469e      	mov	lr, r3
 8002c02:	4770      	bx	lr

08002c04 <_fini>:
 8002c04:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002c06:	bf00      	nop
 8002c08:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002c0a:	bc08      	pop	{r3}
 8002c0c:	469e      	mov	lr, r3
 8002c0e:	4770      	bx	lr
