verilog xil_defaultlib  \
"../../../bd/scpu_sim/ip/scpu_sim_dist_mem_gen_0_0/sim/scpu_sim_dist_mem_gen_0_0.v" \
"../../../bd/scpu_sim/ip/scpu_sim_RAM_B_0/sim/scpu_sim_RAM_B_0.v" \
"../../../bd/scpu_sim/ip/scpu_sim_xlslice_0_0/sim/scpu_sim_xlslice_0_0.v" \
"../../../bd/scpu_sim/ip/scpu_sim_xlslice_0_1/sim/scpu_sim_xlslice_0_1.v" \
"../../../bd/scpu_sim/ip/scpu_sim_util_vector_logic_0_0/sim/scpu_sim_util_vector_logic_0_0.v" \
"../../../bd/scpu_sim/ipshared/9eb5/src/AND.v" \
"../../../bd/scpu_sim/ipshared/9eb5/src/Alu.v" \
"../../../bd/scpu_sim/ipshared/9eb5/src/Ex_reg_Mem.v" \
"../../../bd/scpu_sim/ipshared/9eb5/src/ID_reg_Ex.v" \
"../../../bd/scpu_sim/ipshared/9eb5/src/IF_reg_ID.v" \
"../../../bd/scpu_sim/ipshared/9eb5/src/ImmGen.v" \
"../../../bd/scpu_sim/ipshared/9eb5/src/Instruction Decoder.v" \
"../../../bd/scpu_sim/ipshared/9eb5/src/Instruction_Fetch.v" \
"../../../bd/scpu_sim/ipshared/9eb5/src/MUX2T1_32.v" \
"../../../bd/scpu_sim/ipshared/9eb5/src/MUX4T1_32.v" \
"../../../bd/scpu_sim/ipshared/9eb5/src/Mem_reg_WB.v" \
"../../../bd/scpu_sim/ipshared/9eb5/src/OR.v" \
"../../../bd/scpu_sim/ipshared/9eb5/src/Pipeline_EX.v" \
"../../../bd/scpu_sim/ipshared/9eb5/src/Pipeline_Mem.v" \
"../../../bd/scpu_sim/ipshared/9eb5/src/Pipeline_WB.v" \
"../../../bd/scpu_sim/ipshared/9eb5/src/REG32.v" \
"../../../bd/scpu_sim/ipshared/9eb5/src/Regs.v" \
"../../../bd/scpu_sim/ipshared/9eb5/src/SCPU_ctrl_more.v" \
"../../../bd/scpu_sim/ipshared/9eb5/src/add_32.v" \
"../../../bd/scpu_sim/ipshared/9eb5/src/stall.v" \
"../../../bd/scpu_sim/ipshared/9eb5/src/Pipeline_CPU.v" \
"../../../bd/scpu_sim/ip/scpu_sim_Pipeline_CPU_0_0/sim/scpu_sim_Pipeline_CPU_0_0.v" \
"../../../bd/scpu_sim/sim/scpu_sim.v" \

verilog xil_defaultlib "glbl.v"

nosort
