# d_flip_flop
CMOS rising edge triggered flip-flop with an asynchronous reset designed using 45 nm static CMOS technology using Cadence Virtuoso
