
C:\Users\aaron\Desktop\git_article\vivadoProjects\bubbleSort\solution1\sim\verilog>call xelab xil_defaultlib.apatb_bubbleSort_top -prj bubbleSort.prj --lib "ieee_proposed=./ieee_proposed" -s bubbleSort -debug wave 
Vivado Simulator 2016.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.1/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_bubbleSort_top -prj bubbleSort.prj --lib ieee_proposed=./ieee_proposed -s bubbleSort -debug wave 
Multi-threading is on. Using 6 slave threads.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/git_article/vivadoProjects/bubbleSort/solution1/sim/verilog/bubbleSort.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_bubbleSort_top
INFO: [VRFC 10-2458] undeclared symbol ap_clk, assumed default net type wire [C:/Users/aaron/Desktop/git_article/vivadoProjects/bubbleSort/solution1/sim/verilog/bubbleSort.autotb.v:83]
INFO: [VRFC 10-2458] undeclared symbol ap_rst, assumed default net type wire [C:/Users/aaron/Desktop/git_article/vivadoProjects/bubbleSort/solution1/sim/verilog/bubbleSort.autotb.v:84]
INFO: [VRFC 10-2458] undeclared symbol ap_rst_n, assumed default net type wire [C:/Users/aaron/Desktop/git_article/vivadoProjects/bubbleSort/solution1/sim/verilog/bubbleSort.autotb.v:96]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/git_article/vivadoProjects/bubbleSort/solution1/sim/verilog/bubbleSort.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bubbleSort
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/git_article/vivadoProjects/bubbleSort/solution1/sim/verilog/bubbleSort_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bubbleSort_A_ram
INFO: [VRFC 10-311] analyzing module bubbleSort_A
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.bubbleSort_A_ram
Compiling module xil_defaultlib.bubbleSort_A(DataWidth=16,Addres...
Compiling module xil_defaultlib.bubbleSort
Compiling module xil_defaultlib.apatb_bubbleSort_top
Built simulation snapshot bubbleSort

****** Webtalk v2016.1 (64-bit)
  **** SW Build 1538259 on Fri Apr  8 15:45:27 MDT 2016
  **** IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/aaron/Desktop/git_article/vivadoProjects/bubbleSort/solution1/sim/verilog/xsim.dir/bubbleSort/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Fri Jul 09 10:47:44 2021...

****** xsim v2016.1 (64-bit)
  **** SW Build 1538259 on Fri Apr  8 15:45:27 MDT 2016
  **** IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source xsim.dir/bubbleSort/xsim_script.tcl
# xsim {bubbleSort} -autoloadwcfg -tclbatch {bubbleSort.tcl}
Vivado Simulator 2016.1
Time resolution is 1 ps
source bubbleSort.tcl
## log_wave -r /
## set designtopgroup [add_wave_group "Design Top Signals"]
## set coutputgroup [add_wave_group "C Outputs" -into $designtopgroup]
## set return_group [add_wave_group return(wire) -into $coutputgroup]
## add_wave /apatb_bubbleSort_top/AESL_inst_bubbleSort/ap_return -into $return_group -radix hex
## set cinputgroup [add_wave_group "C Inputs" -into $designtopgroup]
## set posOutData_group [add_wave_group posOutData(wire) -into $cinputgroup]
## add_wave /apatb_bubbleSort_top/AESL_inst_bubbleSort/posOutData -into $posOutData_group -radix hex
## set dataIn_group [add_wave_group dataIn(wire) -into $cinputgroup]
## add_wave /apatb_bubbleSort_top/AESL_inst_bubbleSort/dataIn -into $dataIn_group -radix hex
## set blocksiggroup [add_wave_group "Block-level IO Handshake" -into $designtopgroup]
## add_wave /apatb_bubbleSort_top/AESL_inst_bubbleSort/ap_start -into $blocksiggroup
## add_wave /apatb_bubbleSort_top/AESL_inst_bubbleSort/ap_done -into $blocksiggroup
## add_wave /apatb_bubbleSort_top/AESL_inst_bubbleSort/ap_idle -into $blocksiggroup
## add_wave /apatb_bubbleSort_top/AESL_inst_bubbleSort/ap_ready -into $blocksiggroup
## set resetgroup [add_wave_group "Reset" -into $designtopgroup]
## add_wave /apatb_bubbleSort_top/AESL_inst_bubbleSort/ap_rst -into $resetgroup
## set clockgroup [add_wave_group "Clock" -into $designtopgroup]
## add_wave /apatb_bubbleSort_top/AESL_inst_bubbleSort/ap_clk -into $clockgroup
## set testbenchgroup [add_wave_group "Test Bench Signals"]
## set tbinternalsiggroup [add_wave_group "Internal Signals" -into $testbenchgroup]
## set tb_simstatus_group [add_wave_group "Simulation Status" -into $tbinternalsiggroup]
## set tb_portdepth_group [add_wave_group "Port Depth" -into $tbinternalsiggroup]
## add_wave /apatb_bubbleSort_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex
## add_wave /apatb_bubbleSort_top/ready_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_bubbleSort_top/done_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_bubbleSort_top/LENGTH_dataIn -into $tb_portdepth_group -radix hex
## add_wave /apatb_bubbleSort_top/LENGTH_posOutData -into $tb_portdepth_group -radix hex
## add_wave /apatb_bubbleSort_top/LENGTH_ap_return -into $tb_portdepth_group -radix hex
## set tbcoutputgroup [add_wave_group "C Outputs" -into $testbenchgroup]
## set tb_return_group [add_wave_group return(wire) -into $tbcoutputgroup]
## add_wave /apatb_bubbleSort_top/ap_return -into $tb_return_group -radix hex
## set tbcinputgroup [add_wave_group "C Inputs" -into $testbenchgroup]
## set tb_posOutData_group [add_wave_group posOutData(wire) -into $tbcinputgroup]
## add_wave /apatb_bubbleSort_top/posOutData -into $tb_posOutData_group -radix hex
## set tb_dataIn_group [add_wave_group dataIn(wire) -into $tbcinputgroup]
## add_wave /apatb_bubbleSort_top/dataIn -into $tb_dataIn_group -radix hex
## save_wave_config bubbleSort.wcfg
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 512 [0.00%] @ "125000"
// RTL Simulation : 512 / 512 [0.00%] @ "673415000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 673455 ns : File "C:/Users/aaron/Desktop/git_article/vivadoProjects/bubbleSort/solution1/sim/verilog/bubbleSort.autotb.v" Line 319
## quit
INFO: [Common 17-206] Exiting xsim at Fri Jul 09 10:47:50 2021...
