#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Thu Jul 12 16:42:08 2018
# Process ID: 1844
# Current directory: C:/Users/hartm391/EE_4301/Labs/07/project_7/project_7.runs/impl_1
# Command line: vivado.exe -log Text_Input_Output.vdi -applog -messageDb vivado.pb -mode batch -source Text_Input_Output.tcl -notrace
# Log file: C:/Users/hartm391/EE_4301/Labs/07/project_7/project_7.runs/impl_1/Text_Input_Output.vdi
# Journal file: C:/Users/hartm391/EE_4301/Labs/07/project_7/project_7.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source Text_Input_Output.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 63 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.2
INFO: [Device 21-403] Loading part xc7vx485tffg1157-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/hartm391/EE_4301/Labs/07/project_7/project_7.srcs/constrs_1/new/Text_Input_Output.xdc]
CRITICAL WARNING: [Common 17-69] Command failed: 'W5' is not a valid site or package pin name. [C:/Users/hartm391/EE_4301/Labs/07/project_7/project_7.srcs/constrs_1/new/Text_Input_Output.xdc:2]
CRITICAL WARNING: [Vivado 12-4470] I/O Standard 'LVCMOS33' is not supported on 'xc7vx485tffg1157-1' part. [C:/Users/hartm391/EE_4301/Labs/07/project_7/project_7.srcs/constrs_1/new/Text_Input_Output.xdc:3]
CRITICAL WARNING: [Common 17-69] Command failed: 'V17' is not a valid site or package pin name. [C:/Users/hartm391/EE_4301/Labs/07/project_7/project_7.srcs/constrs_1/new/Text_Input_Output.xdc:6]
CRITICAL WARNING: [Vivado 12-4470] I/O Standard 'LVCMOS33' is not supported on 'xc7vx485tffg1157-1' part. [C:/Users/hartm391/EE_4301/Labs/07/project_7/project_7.srcs/constrs_1/new/Text_Input_Output.xdc:7]
CRITICAL WARNING: [Common 17-69] Command failed: 'V16' is not a valid site or package pin name. [C:/Users/hartm391/EE_4301/Labs/07/project_7/project_7.srcs/constrs_1/new/Text_Input_Output.xdc:8]
CRITICAL WARNING: [Vivado 12-4470] I/O Standard 'LVCMOS33' is not supported on 'xc7vx485tffg1157-1' part. [C:/Users/hartm391/EE_4301/Labs/07/project_7/project_7.srcs/constrs_1/new/Text_Input_Output.xdc:9]
CRITICAL WARNING: [Common 17-69] Command failed: 'W16' is not a valid site or package pin name. [C:/Users/hartm391/EE_4301/Labs/07/project_7/project_7.srcs/constrs_1/new/Text_Input_Output.xdc:10]
CRITICAL WARNING: [Vivado 12-4470] I/O Standard 'LVCMOS33' is not supported on 'xc7vx485tffg1157-1' part. [C:/Users/hartm391/EE_4301/Labs/07/project_7/project_7.srcs/constrs_1/new/Text_Input_Output.xdc:11]
CRITICAL WARNING: [Common 17-69] Command failed: 'W17' is not a valid site or package pin name. [C:/Users/hartm391/EE_4301/Labs/07/project_7/project_7.srcs/constrs_1/new/Text_Input_Output.xdc:12]
CRITICAL WARNING: [Vivado 12-4470] I/O Standard 'LVCMOS33' is not supported on 'xc7vx485tffg1157-1' part. [C:/Users/hartm391/EE_4301/Labs/07/project_7/project_7.srcs/constrs_1/new/Text_Input_Output.xdc:13]
CRITICAL WARNING: [Common 17-69] Command failed: 'W15' is not a valid site or package pin name. [C:/Users/hartm391/EE_4301/Labs/07/project_7/project_7.srcs/constrs_1/new/Text_Input_Output.xdc:14]
CRITICAL WARNING: [Vivado 12-4470] I/O Standard 'LVCMOS33' is not supported on 'xc7vx485tffg1157-1' part. [C:/Users/hartm391/EE_4301/Labs/07/project_7/project_7.srcs/constrs_1/new/Text_Input_Output.xdc:15]
CRITICAL WARNING: [Common 17-69] Command failed: 'T18' is not a valid site or package pin name. [C:/Users/hartm391/EE_4301/Labs/07/project_7/project_7.srcs/constrs_1/new/Text_Input_Output.xdc:18]
CRITICAL WARNING: [Vivado 12-4470] I/O Standard 'LVCMOS33' is not supported on 'xc7vx485tffg1157-1' part. [C:/Users/hartm391/EE_4301/Labs/07/project_7/project_7.srcs/constrs_1/new/Text_Input_Output.xdc:19]
CRITICAL WARNING: [Common 17-69] Command failed: 'W19' is not a valid site or package pin name. [C:/Users/hartm391/EE_4301/Labs/07/project_7/project_7.srcs/constrs_1/new/Text_Input_Output.xdc:20]
CRITICAL WARNING: [Vivado 12-4470] I/O Standard 'LVCMOS33' is not supported on 'xc7vx485tffg1157-1' part. [C:/Users/hartm391/EE_4301/Labs/07/project_7/project_7.srcs/constrs_1/new/Text_Input_Output.xdc:21]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Cannot place regular IO on system monitor or XADC site [C:/Users/hartm391/EE_4301/Labs/07/project_7/project_7.srcs/constrs_1/new/Text_Input_Output.xdc:22]
CRITICAL WARNING: [Vivado 12-4470] I/O Standard 'LVCMOS33' is not supported on 'xc7vx485tffg1157-1' part. [C:/Users/hartm391/EE_4301/Labs/07/project_7/project_7.srcs/constrs_1/new/Text_Input_Output.xdc:23]
CRITICAL WARNING: [Common 17-69] Command failed: 'V7' is not a valid site or package pin name. [C:/Users/hartm391/EE_4301/Labs/07/project_7/project_7.srcs/constrs_1/new/Text_Input_Output.xdc:27]
CRITICAL WARNING: [Vivado 12-4470] I/O Standard 'LVCMOS33' is not supported on 'xc7vx485tffg1157-1' part. [C:/Users/hartm391/EE_4301/Labs/07/project_7/project_7.srcs/constrs_1/new/Text_Input_Output.xdc:28]
CRITICAL WARNING: [Common 17-69] Command failed: 'U7' is not a valid site or package pin name. [C:/Users/hartm391/EE_4301/Labs/07/project_7/project_7.srcs/constrs_1/new/Text_Input_Output.xdc:29]
CRITICAL WARNING: [Vivado 12-4470] I/O Standard 'LVCMOS33' is not supported on 'xc7vx485tffg1157-1' part. [C:/Users/hartm391/EE_4301/Labs/07/project_7/project_7.srcs/constrs_1/new/Text_Input_Output.xdc:30]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Site location is not valid [C:/Users/hartm391/EE_4301/Labs/07/project_7/project_7.srcs/constrs_1/new/Text_Input_Output.xdc:31]
CRITICAL WARNING: [Vivado 12-4470] I/O Standard 'LVCMOS33' is not supported on 'xc7vx485tffg1157-1' part. [C:/Users/hartm391/EE_4301/Labs/07/project_7/project_7.srcs/constrs_1/new/Text_Input_Output.xdc:32]
CRITICAL WARNING: [Common 17-69] Command failed: 'U5' is not a valid site or package pin name. [C:/Users/hartm391/EE_4301/Labs/07/project_7/project_7.srcs/constrs_1/new/Text_Input_Output.xdc:33]
CRITICAL WARNING: [Vivado 12-4470] I/O Standard 'LVCMOS33' is not supported on 'xc7vx485tffg1157-1' part. [C:/Users/hartm391/EE_4301/Labs/07/project_7/project_7.srcs/constrs_1/new/Text_Input_Output.xdc:34]
CRITICAL WARNING: [Common 17-69] Command failed: 'V8' is not a valid site or package pin name. [C:/Users/hartm391/EE_4301/Labs/07/project_7/project_7.srcs/constrs_1/new/Text_Input_Output.xdc:35]
CRITICAL WARNING: [Vivado 12-4470] I/O Standard 'LVCMOS33' is not supported on 'xc7vx485tffg1157-1' part. [C:/Users/hartm391/EE_4301/Labs/07/project_7/project_7.srcs/constrs_1/new/Text_Input_Output.xdc:36]
CRITICAL WARNING: [Common 17-69] Command failed: 'U8' is not a valid site or package pin name. [C:/Users/hartm391/EE_4301/Labs/07/project_7/project_7.srcs/constrs_1/new/Text_Input_Output.xdc:37]
CRITICAL WARNING: [Vivado 12-4470] I/O Standard 'LVCMOS33' is not supported on 'xc7vx485tffg1157-1' part. [C:/Users/hartm391/EE_4301/Labs/07/project_7/project_7.srcs/constrs_1/new/Text_Input_Output.xdc:38]
CRITICAL WARNING: [Common 17-69] Command failed: 'W6' is not a valid site or package pin name. [C:/Users/hartm391/EE_4301/Labs/07/project_7/project_7.srcs/constrs_1/new/Text_Input_Output.xdc:39]
CRITICAL WARNING: [Vivado 12-4470] I/O Standard 'LVCMOS33' is not supported on 'xc7vx485tffg1157-1' part. [C:/Users/hartm391/EE_4301/Labs/07/project_7/project_7.srcs/constrs_1/new/Text_Input_Output.xdc:40]
CRITICAL WARNING: [Common 17-69] Command failed: 'W7' is not a valid site or package pin name. [C:/Users/hartm391/EE_4301/Labs/07/project_7/project_7.srcs/constrs_1/new/Text_Input_Output.xdc:41]
CRITICAL WARNING: [Designutils 20-970] Unrecognized or unsupported command 'set_property IOSTANDARD LVCMOS33 [get_ports {decoder[7]}
#segment sets
set_property PACKAGE_PIN U2 [get_ports {seg_enable[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {seg_enable[0]}]
set_property ... (truncated) ' found in constraint file. [C:/Users/hartm391/EE_4301/Labs/07/project_7/project_7.srcs/constrs_1/new/Text_Input_Output.xdc:42]
Finished Parsing XDC File [C:/Users/hartm391/EE_4301/Labs/07/project_7/project_7.srcs/constrs_1/new/Text_Input_Output.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 10 instances were transformed.
  RAM16X1S => RAM32X1S (RAMS32): 10 instances

link_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 637.766 ; gain = 392.875
INFO: [Vivado_Tcl 4-424] Cannot write hardware definition file as there are no IPI block design hardware handoff files present
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx485t'
INFO: [Common 17-1223] The version limit for your license is '2017.09' and will expire in -285 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.063 . Memory (MB): peak = 642.285 ; gain = 2.250
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
Implement Debug Cores | Checksum: a07797dc

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: a07797dc

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 1228.754 ; gain = 0.000

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 0 cells.
Phase 2 Constant Propagation | Checksum: a07797dc

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 1228.754 ; gain = 0.000

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 128 unconnected nets.
INFO: [Opt 31-11] Eliminated 0 unconnected cells.
Phase 3 Sweep | Checksum: 10e29a8df

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.063 . Memory (MB): peak = 1228.754 ; gain = 0.000

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1228.754 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 10e29a8df

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.063 . Memory (MB): peak = 1228.754 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 10e29a8df

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 1228.754 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
22 Infos, 0 Warnings, 34 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1228.754 ; gain = 590.988
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/hartm391/EE_4301/Labs/07/project_7/project_7.runs/impl_1/Text_Input_Output_drc_opted.rpt.
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx485t'
INFO: [Common 17-1223] The version limit for your license is '2017.09' and will expire in -285 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1228.754 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1228.754 ; gain = 0.000

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 1.1.1 ParallelPlaceIOClockAndInitTop

Phase 1.1.1.1 Pre-Place Cells
Phase 1.1.1.1 Pre-Place Cells | Checksum: 00000000

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.062 . Memory (MB): peak = 1228.754 ; gain = 0.000

Phase 1.1.1.2 Constructing HAPIClkRuleMgr
Phase 1.1.1.2 Constructing HAPIClkRuleMgr | Checksum: 00000000

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.093 . Memory (MB): peak = 1228.754 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1.1.1.3 IO and Clk Clean Up

Phase 1.1.1.3.1 Constructing HAPIClkRuleMgr
Phase 1.1.1.3.1 Constructing HAPIClkRuleMgr | Checksum: 00000000

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1262.258 ; gain = 33.504
Phase 1.1.1.3 IO and Clk Clean Up | Checksum: 00000000

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1262.258 ; gain = 33.504

Phase 1.1.1.4 Implementation Feasibility check On IDelay
Phase 1.1.1.4 Implementation Feasibility check On IDelay | Checksum: 00000000

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1262.258 ; gain = 33.504

Phase 1.1.1.5 Commit IO Placement
Phase 1.1.1.5 Commit IO Placement | Checksum: b11df0ab

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1262.258 ; gain = 33.504
Phase 1.1.1 ParallelPlaceIOClockAndInitTop | Checksum: b11df0ab

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1262.258 ; gain = 33.504
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: c84b0091

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1262.258 ; gain = 33.504

Phase 1.2 Build Placer Netlist Model

Phase 1.2.1 Place Init Design

Phase 1.2.1.1 Make Others
Phase 1.2.1.1 Make Others | Checksum: 144014108

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1262.258 ; gain = 33.504
Phase 1.2.1 Place Init Design | Checksum: 1a3c431d5

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1262.258 ; gain = 33.504
Phase 1.2 Build Placer Netlist Model | Checksum: 1a3c431d5

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1262.258 ; gain = 33.504

Phase 1.3 Constrain Clocks/Macros
Phase 1.3 Constrain Clocks/Macros | Checksum: 1a3c431d5

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1262.258 ; gain = 33.504
Phase 1 Placer Initialization | Checksum: 1a3c431d5

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1262.258 ; gain = 33.504

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 1394a9a38

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1262.258 ; gain = 33.504

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1394a9a38

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1262.258 ; gain = 33.504

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: f9319a40

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1262.258 ; gain = 33.504

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 196f46a9f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1262.258 ; gain = 33.504

Phase 3.4 Small Shape Detail Placement
Phase 3.4 Small Shape Detail Placement | Checksum: b77ca483

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1262.258 ; gain = 33.504

Phase 3.5 Re-assign LUT pins
Phase 3.5 Re-assign LUT pins | Checksum: b77ca483

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1262.258 ; gain = 33.504

Phase 3.6 Pipeline Register Optimization
Phase 3.6 Pipeline Register Optimization | Checksum: b77ca483

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1262.258 ; gain = 33.504
Phase 3 Detail Placement | Checksum: b77ca483

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1262.258 ; gain = 33.504

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: b77ca483

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1262.258 ; gain = 33.504

Phase 4.2 Sweep Clock Roots: Post-Placement
Phase 4.2 Sweep Clock Roots: Post-Placement | Checksum: b77ca483

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1262.258 ; gain = 33.504

Phase 4.3 Post Placement Cleanup
Phase 4.3 Post Placement Cleanup | Checksum: b77ca483

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1262.258 ; gain = 33.504

Phase 4.4 Placer Reporting
Phase 4.4 Placer Reporting | Checksum: b77ca483

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1262.258 ; gain = 33.504

Phase 4.5 Final Placement Cleanup
Phase 4.5 Final Placement Cleanup | Checksum: c83a6cdd

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1262.258 ; gain = 33.504
Phase 4 Post Placement Optimization and Clean-Up | Checksum: c83a6cdd

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1262.258 ; gain = 33.504
Ending Placer Task | Checksum: 44f8f238

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1262.258 ; gain = 33.504
INFO: [Common 17-83] Releasing license: Implementation
36 Infos, 0 Warnings, 34 Critical Warnings and 0 Errors encountered.
place_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.094 . Memory (MB): peak = 1262.258 ; gain = 0.000
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.094 . Memory (MB): peak = 1262.258 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.062 . Memory (MB): peak = 1262.258 ; gain = 0.000
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1262.258 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx485t'
INFO: [Common 17-1223] The version limit for your license is '2017.09' and will expire in -285 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 1d0e19f8 ConstDB: 0 ShapeSum: 27ead840 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: c223831c

Time (s): cpu = 00:00:47 ; elapsed = 00:00:30 . Memory (MB): peak = 1629.867 ; gain = 367.609

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: c223831c

Time (s): cpu = 00:00:47 ; elapsed = 00:00:30 . Memory (MB): peak = 1632.344 ; gain = 370.086

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: c223831c

Time (s): cpu = 00:00:47 ; elapsed = 00:00:30 . Memory (MB): peak = 1632.344 ; gain = 370.086
 Number of Nodes with overlaps = 0
Phase 2 Router Initialization | Checksum: 1a07ae287

Time (s): cpu = 00:00:48 ; elapsed = 00:00:31 . Memory (MB): peak = 1692.953 ; gain = 430.695

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: fdea28b4

Time (s): cpu = 00:00:49 ; elapsed = 00:00:32 . Memory (MB): peak = 1692.953 ; gain = 430.695

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 0
Phase 4.1 Global Iteration 0 | Checksum: 1211d9176

Time (s): cpu = 00:00:49 ; elapsed = 00:00:32 . Memory (MB): peak = 1692.953 ; gain = 430.695
Phase 4 Rip-up And Reroute | Checksum: 1211d9176

Time (s): cpu = 00:00:49 ; elapsed = 00:00:32 . Memory (MB): peak = 1692.953 ; gain = 430.695

Phase 5 Delay and Skew Optimization
Phase 5 Delay and Skew Optimization | Checksum: 1211d9176

Time (s): cpu = 00:00:49 ; elapsed = 00:00:32 . Memory (MB): peak = 1692.953 ; gain = 430.695

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter
Phase 6.1 Hold Fix Iter | Checksum: 1211d9176

Time (s): cpu = 00:00:49 ; elapsed = 00:00:32 . Memory (MB): peak = 1692.953 ; gain = 430.695
Phase 6 Post Hold Fix | Checksum: 1211d9176

Time (s): cpu = 00:00:49 ; elapsed = 00:00:32 . Memory (MB): peak = 1692.953 ; gain = 430.695

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00517467 %
  Global Horizontal Routing Utilization  = 0.00461117 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 22.5225%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 9.90991%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 16.1765%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 16.1765%, No Congested Regions.
Phase 7 Route finalize | Checksum: 1211d9176

Time (s): cpu = 00:00:50 ; elapsed = 00:00:32 . Memory (MB): peak = 1692.953 ; gain = 430.695

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1211d9176

Time (s): cpu = 00:00:50 ; elapsed = 00:00:32 . Memory (MB): peak = 1692.953 ; gain = 430.695

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 13cfdd828

Time (s): cpu = 00:00:50 ; elapsed = 00:00:32 . Memory (MB): peak = 1692.953 ; gain = 430.695
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:50 ; elapsed = 00:00:32 . Memory (MB): peak = 1692.953 ; gain = 430.695

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
45 Infos, 0 Warnings, 34 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:50 ; elapsed = 00:00:32 . Memory (MB): peak = 1692.953 ; gain = 430.695
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.109 . Memory (MB): peak = 1692.953 ; gain = 0.000
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/hartm391/EE_4301/Labs/07/project_7/project_7.runs/impl_1/Text_Input_Output_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Common 17-206] Exiting Vivado at Thu Jul 12 16:43:13 2018...
