#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x126da40 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x122e320 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x1236250 .functor NOT 1, L_0x129fd70, C4<0>, C4<0>, C4<0>;
L_0x129fb20 .functor XOR 2, L_0x129f9c0, L_0x129fa80, C4<00>, C4<00>;
L_0x129fc60 .functor XOR 2, L_0x129fb20, L_0x129fb90, C4<00>, C4<00>;
v0x1298200_0 .net *"_ivl_10", 1 0, L_0x129fb90;  1 drivers
v0x1298300_0 .net *"_ivl_12", 1 0, L_0x129fc60;  1 drivers
v0x12983e0_0 .net *"_ivl_2", 1 0, L_0x129b4d0;  1 drivers
v0x12984a0_0 .net *"_ivl_4", 1 0, L_0x129f9c0;  1 drivers
v0x1298580_0 .net *"_ivl_6", 1 0, L_0x129fa80;  1 drivers
v0x12986b0_0 .net *"_ivl_8", 1 0, L_0x129fb20;  1 drivers
v0x1298790_0 .net "a", 0 0, v0x1293420_0;  1 drivers
v0x1298830_0 .net "b", 0 0, v0x12934c0_0;  1 drivers
v0x12988d0_0 .net "c", 0 0, v0x1293560_0;  1 drivers
v0x1298970_0 .var "clk", 0 0;
v0x1298a10_0 .net "d", 0 0, v0x12936a0_0;  1 drivers
v0x1298ab0_0 .net "out_pos_dut", 0 0, L_0x129f860;  1 drivers
v0x1298b50_0 .net "out_pos_ref", 0 0, L_0x129a080;  1 drivers
v0x1298bf0_0 .net "out_sop_dut", 0 0, L_0x129d4f0;  1 drivers
v0x1298c90_0 .net "out_sop_ref", 0 0, L_0x126ef50;  1 drivers
v0x1298d30_0 .var/2u "stats1", 223 0;
v0x1298dd0_0 .var/2u "strobe", 0 0;
v0x1298e70_0 .net "tb_match", 0 0, L_0x129fd70;  1 drivers
v0x1298f40_0 .net "tb_mismatch", 0 0, L_0x1236250;  1 drivers
v0x1298fe0_0 .net "wavedrom_enable", 0 0, v0x1293970_0;  1 drivers
v0x12990b0_0 .net "wavedrom_title", 511 0, v0x1293a10_0;  1 drivers
L_0x129b4d0 .concat [ 1 1 0 0], L_0x129a080, L_0x126ef50;
L_0x129f9c0 .concat [ 1 1 0 0], L_0x129a080, L_0x126ef50;
L_0x129fa80 .concat [ 1 1 0 0], L_0x129f860, L_0x129d4f0;
L_0x129fb90 .concat [ 1 1 0 0], L_0x129a080, L_0x126ef50;
L_0x129fd70 .cmp/eeq 2, L_0x129b4d0, L_0x129fc60;
S_0x1232f80 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x122e320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1236630 .functor AND 1, v0x1293560_0, v0x12936a0_0, C4<1>, C4<1>;
L_0x1236a10 .functor NOT 1, v0x1293420_0, C4<0>, C4<0>, C4<0>;
L_0x1236df0 .functor NOT 1, v0x12934c0_0, C4<0>, C4<0>, C4<0>;
L_0x1237070 .functor AND 1, L_0x1236a10, L_0x1236df0, C4<1>, C4<1>;
L_0x12502d0 .functor AND 1, L_0x1237070, v0x1293560_0, C4<1>, C4<1>;
L_0x126ef50 .functor OR 1, L_0x1236630, L_0x12502d0, C4<0>, C4<0>;
L_0x1299500 .functor NOT 1, v0x12934c0_0, C4<0>, C4<0>, C4<0>;
L_0x1299570 .functor OR 1, L_0x1299500, v0x12936a0_0, C4<0>, C4<0>;
L_0x1299680 .functor AND 1, v0x1293560_0, L_0x1299570, C4<1>, C4<1>;
L_0x1299740 .functor NOT 1, v0x1293420_0, C4<0>, C4<0>, C4<0>;
L_0x1299810 .functor OR 1, L_0x1299740, v0x12934c0_0, C4<0>, C4<0>;
L_0x1299880 .functor AND 1, L_0x1299680, L_0x1299810, C4<1>, C4<1>;
L_0x1299a00 .functor NOT 1, v0x12934c0_0, C4<0>, C4<0>, C4<0>;
L_0x1299a70 .functor OR 1, L_0x1299a00, v0x12936a0_0, C4<0>, C4<0>;
L_0x1299990 .functor AND 1, v0x1293560_0, L_0x1299a70, C4<1>, C4<1>;
L_0x1299c00 .functor NOT 1, v0x1293420_0, C4<0>, C4<0>, C4<0>;
L_0x1299d00 .functor OR 1, L_0x1299c00, v0x12936a0_0, C4<0>, C4<0>;
L_0x1299dc0 .functor AND 1, L_0x1299990, L_0x1299d00, C4<1>, C4<1>;
L_0x1299f70 .functor XNOR 1, L_0x1299880, L_0x1299dc0, C4<0>, C4<0>;
v0x1235b80_0 .net *"_ivl_0", 0 0, L_0x1236630;  1 drivers
v0x1235f80_0 .net *"_ivl_12", 0 0, L_0x1299500;  1 drivers
v0x1236360_0 .net *"_ivl_14", 0 0, L_0x1299570;  1 drivers
v0x1236740_0 .net *"_ivl_16", 0 0, L_0x1299680;  1 drivers
v0x1236b20_0 .net *"_ivl_18", 0 0, L_0x1299740;  1 drivers
v0x1236f00_0 .net *"_ivl_2", 0 0, L_0x1236a10;  1 drivers
v0x1237180_0 .net *"_ivl_20", 0 0, L_0x1299810;  1 drivers
v0x1291990_0 .net *"_ivl_24", 0 0, L_0x1299a00;  1 drivers
v0x1291a70_0 .net *"_ivl_26", 0 0, L_0x1299a70;  1 drivers
v0x1291b50_0 .net *"_ivl_28", 0 0, L_0x1299990;  1 drivers
v0x1291c30_0 .net *"_ivl_30", 0 0, L_0x1299c00;  1 drivers
v0x1291d10_0 .net *"_ivl_32", 0 0, L_0x1299d00;  1 drivers
v0x1291df0_0 .net *"_ivl_36", 0 0, L_0x1299f70;  1 drivers
L_0x7f69f9a7a018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1291eb0_0 .net *"_ivl_38", 0 0, L_0x7f69f9a7a018;  1 drivers
v0x1291f90_0 .net *"_ivl_4", 0 0, L_0x1236df0;  1 drivers
v0x1292070_0 .net *"_ivl_6", 0 0, L_0x1237070;  1 drivers
v0x1292150_0 .net *"_ivl_8", 0 0, L_0x12502d0;  1 drivers
v0x1292230_0 .net "a", 0 0, v0x1293420_0;  alias, 1 drivers
v0x12922f0_0 .net "b", 0 0, v0x12934c0_0;  alias, 1 drivers
v0x12923b0_0 .net "c", 0 0, v0x1293560_0;  alias, 1 drivers
v0x1292470_0 .net "d", 0 0, v0x12936a0_0;  alias, 1 drivers
v0x1292530_0 .net "out_pos", 0 0, L_0x129a080;  alias, 1 drivers
v0x12925f0_0 .net "out_sop", 0 0, L_0x126ef50;  alias, 1 drivers
v0x12926b0_0 .net "pos0", 0 0, L_0x1299880;  1 drivers
v0x1292770_0 .net "pos1", 0 0, L_0x1299dc0;  1 drivers
L_0x129a080 .functor MUXZ 1, L_0x7f69f9a7a018, L_0x1299880, L_0x1299f70, C4<>;
S_0x12928f0 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x122e320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x1293420_0 .var "a", 0 0;
v0x12934c0_0 .var "b", 0 0;
v0x1293560_0 .var "c", 0 0;
v0x1293600_0 .net "clk", 0 0, v0x1298970_0;  1 drivers
v0x12936a0_0 .var "d", 0 0;
v0x1293790_0 .var/2u "fail", 0 0;
v0x1293830_0 .var/2u "fail1", 0 0;
v0x12938d0_0 .net "tb_match", 0 0, L_0x129fd70;  alias, 1 drivers
v0x1293970_0 .var "wavedrom_enable", 0 0;
v0x1293a10_0 .var "wavedrom_title", 511 0;
E_0x1243d80/0 .event negedge, v0x1293600_0;
E_0x1243d80/1 .event posedge, v0x1293600_0;
E_0x1243d80 .event/or E_0x1243d80/0, E_0x1243d80/1;
S_0x1292c20 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x12928f0;
 .timescale -12 -12;
v0x1292e60_0 .var/2s "i", 31 0;
E_0x1243c20 .event posedge, v0x1293600_0;
S_0x1292f60 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x12928f0;
 .timescale -12 -12;
v0x1293160_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1293240 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x12928f0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1293bf0 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x122e320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x129a230 .functor NOT 1, v0x1293420_0, C4<0>, C4<0>, C4<0>;
L_0x129a2c0 .functor NOT 1, v0x12934c0_0, C4<0>, C4<0>, C4<0>;
L_0x129a460 .functor AND 1, L_0x129a230, L_0x129a2c0, C4<1>, C4<1>;
L_0x129a570 .functor NOT 1, v0x1293560_0, C4<0>, C4<0>, C4<0>;
L_0x129a720 .functor AND 1, L_0x129a460, L_0x129a570, C4<1>, C4<1>;
L_0x129a830 .functor NOT 1, v0x12936a0_0, C4<0>, C4<0>, C4<0>;
L_0x129a9f0 .functor AND 1, L_0x129a720, L_0x129a830, C4<1>, C4<1>;
L_0x129ab00 .functor NOT 1, v0x1293420_0, C4<0>, C4<0>, C4<0>;
L_0x129acd0 .functor NOT 1, v0x12934c0_0, C4<0>, C4<0>, C4<0>;
L_0x129ad40 .functor AND 1, L_0x129ab00, L_0x129acd0, C4<1>, C4<1>;
L_0x129aeb0 .functor NOT 1, v0x1293560_0, C4<0>, C4<0>, C4<0>;
L_0x129af20 .functor AND 1, L_0x129ad40, L_0x129aeb0, C4<1>, C4<1>;
L_0x129b050 .functor AND 1, L_0x129af20, v0x12936a0_0, C4<1>, C4<1>;
L_0x129b110 .functor NOT 1, v0x1293420_0, C4<0>, C4<0>, C4<0>;
L_0x129afe0 .functor NOT 1, v0x12934c0_0, C4<0>, C4<0>, C4<0>;
L_0x129b200 .functor AND 1, L_0x129b110, L_0x129afe0, C4<1>, C4<1>;
L_0x129b3a0 .functor AND 1, L_0x129b200, v0x1293560_0, C4<1>, C4<1>;
L_0x129b460 .functor NOT 1, v0x12936a0_0, C4<0>, C4<0>, C4<0>;
L_0x129b570 .functor AND 1, L_0x129b3a0, L_0x129b460, C4<1>, C4<1>;
L_0x129b680 .functor NOT 1, v0x1293420_0, C4<0>, C4<0>, C4<0>;
L_0x129b7a0 .functor NOT 1, v0x12934c0_0, C4<0>, C4<0>, C4<0>;
L_0x129b810 .functor AND 1, L_0x129b680, L_0x129b7a0, C4<1>, C4<1>;
L_0x129b9e0 .functor AND 1, L_0x129b810, v0x1293560_0, C4<1>, C4<1>;
L_0x129baa0 .functor AND 1, L_0x129b9e0, v0x12936a0_0, C4<1>, C4<1>;
L_0x129bc30 .functor NOT 1, v0x1293420_0, C4<0>, C4<0>, C4<0>;
L_0x129bca0 .functor AND 1, L_0x129bc30, v0x12934c0_0, C4<1>, C4<1>;
L_0x129be40 .functor NOT 1, v0x1293560_0, C4<0>, C4<0>, C4<0>;
L_0x129beb0 .functor AND 1, L_0x129bca0, L_0x129be40, C4<1>, C4<1>;
L_0x129c0b0 .functor NOT 1, v0x12936a0_0, C4<0>, C4<0>, C4<0>;
L_0x129c120 .functor AND 1, L_0x129beb0, L_0x129c0b0, C4<1>, C4<1>;
L_0x129c330 .functor NOT 1, v0x1293420_0, C4<0>, C4<0>, C4<0>;
L_0x129c3a0 .functor AND 1, L_0x129c330, v0x12934c0_0, C4<1>, C4<1>;
L_0x129c570 .functor NOT 1, v0x1293560_0, C4<0>, C4<0>, C4<0>;
L_0x129c5e0 .functor AND 1, L_0x129c3a0, L_0x129c570, C4<1>, C4<1>;
L_0x129c810 .functor AND 1, L_0x129c5e0, v0x12936a0_0, C4<1>, C4<1>;
L_0x129c8d0 .functor NOT 1, v0x12934c0_0, C4<0>, C4<0>, C4<0>;
L_0x129ca70 .functor AND 1, v0x1293420_0, L_0x129c8d0, C4<1>, C4<1>;
L_0x129cb30 .functor AND 1, L_0x129ca70, v0x1293560_0, C4<1>, C4<1>;
L_0x129c940 .functor NOT 1, v0x12936a0_0, C4<0>, C4<0>, C4<0>;
L_0x129c9b0 .functor AND 1, L_0x129cb30, L_0x129c940, C4<1>, C4<1>;
L_0x129cf20 .functor AND 1, v0x1293420_0, v0x12934c0_0, C4<1>, C4<1>;
L_0x129cf90 .functor AND 1, L_0x129cf20, v0x1293560_0, C4<1>, C4<1>;
L_0x129d1b0 .functor AND 1, L_0x129cf90, v0x12936a0_0, C4<1>, C4<1>;
L_0x129d270 .functor OR 1, L_0x129b050, L_0x129c9b0, C4<0>, C4<0>;
L_0x129d4f0 .functor OR 1, L_0x129d270, L_0x129d1b0, C4<0>, C4<0>;
L_0x129d650 .functor NOT 1, v0x1293420_0, C4<0>, C4<0>, C4<0>;
L_0x129d840 .functor NOT 1, v0x12934c0_0, C4<0>, C4<0>, C4<0>;
L_0x129d8b0 .functor AND 1, L_0x129d650, L_0x129d840, C4<1>, C4<1>;
L_0x129db50 .functor NOT 1, v0x1293560_0, C4<0>, C4<0>, C4<0>;
L_0x129ddd0 .functor AND 1, L_0x129d8b0, L_0x129db50, C4<1>, C4<1>;
L_0x129e080 .functor NOT 1, v0x12936a0_0, C4<0>, C4<0>, C4<0>;
L_0x129e300 .functor AND 1, L_0x129ddd0, L_0x129e080, C4<1>, C4<1>;
L_0x129e5c0 .functor NOT 1, v0x1293420_0, C4<0>, C4<0>, C4<0>;
L_0x129e840 .functor AND 1, L_0x129e5c0, v0x12934c0_0, C4<1>, C4<1>;
L_0x129eac0 .functor AND 1, L_0x129e840, v0x1293560_0, C4<1>, C4<1>;
L_0x129eb80 .functor AND 1, L_0x129eac0, v0x12936a0_0, C4<1>, C4<1>;
L_0x129ee10 .functor OR 1, L_0x129e300, L_0x129eb80, C4<0>, C4<0>;
L_0x129ef20 .functor NOT 1, v0x12934c0_0, C4<0>, C4<0>, C4<0>;
L_0x129f170 .functor AND 1, v0x1293420_0, L_0x129ef20, C4<1>, C4<1>;
L_0x129f230 .functor AND 1, L_0x129f170, v0x1293560_0, C4<1>, C4<1>;
L_0x129f4e0 .functor NOT 1, v0x12936a0_0, C4<0>, C4<0>, C4<0>;
L_0x129f550 .functor AND 1, L_0x129f230, L_0x129f4e0, C4<1>, C4<1>;
L_0x129f860 .functor OR 1, L_0x129ee10, L_0x129f550, C4<0>, C4<0>;
v0x1293db0_0 .net *"_ivl_0", 0 0, L_0x129a230;  1 drivers
v0x1293e90_0 .net *"_ivl_10", 0 0, L_0x129a830;  1 drivers
v0x1293f70_0 .net *"_ivl_100", 0 0, L_0x129e080;  1 drivers
v0x1294060_0 .net *"_ivl_102", 0 0, L_0x129e300;  1 drivers
v0x1294140_0 .net *"_ivl_104", 0 0, L_0x129e5c0;  1 drivers
v0x1294270_0 .net *"_ivl_106", 0 0, L_0x129e840;  1 drivers
v0x1294350_0 .net *"_ivl_108", 0 0, L_0x129eac0;  1 drivers
v0x1294430_0 .net *"_ivl_110", 0 0, L_0x129eb80;  1 drivers
v0x1294510_0 .net *"_ivl_112", 0 0, L_0x129ee10;  1 drivers
v0x1294680_0 .net *"_ivl_114", 0 0, L_0x129ef20;  1 drivers
v0x1294760_0 .net *"_ivl_116", 0 0, L_0x129f170;  1 drivers
v0x1294840_0 .net *"_ivl_118", 0 0, L_0x129f230;  1 drivers
v0x1294920_0 .net *"_ivl_120", 0 0, L_0x129f4e0;  1 drivers
v0x1294a00_0 .net *"_ivl_122", 0 0, L_0x129f550;  1 drivers
v0x1294ae0_0 .net *"_ivl_14", 0 0, L_0x129ab00;  1 drivers
v0x1294bc0_0 .net *"_ivl_16", 0 0, L_0x129acd0;  1 drivers
v0x1294ca0_0 .net *"_ivl_18", 0 0, L_0x129ad40;  1 drivers
v0x1294e90_0 .net *"_ivl_2", 0 0, L_0x129a2c0;  1 drivers
v0x1294f70_0 .net *"_ivl_20", 0 0, L_0x129aeb0;  1 drivers
v0x1295050_0 .net *"_ivl_22", 0 0, L_0x129af20;  1 drivers
v0x1295130_0 .net *"_ivl_26", 0 0, L_0x129b110;  1 drivers
v0x1295210_0 .net *"_ivl_28", 0 0, L_0x129afe0;  1 drivers
v0x12952f0_0 .net *"_ivl_30", 0 0, L_0x129b200;  1 drivers
v0x12953d0_0 .net *"_ivl_32", 0 0, L_0x129b3a0;  1 drivers
v0x12954b0_0 .net *"_ivl_34", 0 0, L_0x129b460;  1 drivers
v0x1295590_0 .net *"_ivl_38", 0 0, L_0x129b680;  1 drivers
v0x1295670_0 .net *"_ivl_4", 0 0, L_0x129a460;  1 drivers
v0x1295750_0 .net *"_ivl_40", 0 0, L_0x129b7a0;  1 drivers
v0x1295830_0 .net *"_ivl_42", 0 0, L_0x129b810;  1 drivers
v0x1295910_0 .net *"_ivl_44", 0 0, L_0x129b9e0;  1 drivers
v0x12959f0_0 .net *"_ivl_48", 0 0, L_0x129bc30;  1 drivers
v0x1295ad0_0 .net *"_ivl_50", 0 0, L_0x129bca0;  1 drivers
v0x1295bb0_0 .net *"_ivl_52", 0 0, L_0x129be40;  1 drivers
v0x1295ea0_0 .net *"_ivl_54", 0 0, L_0x129beb0;  1 drivers
v0x1295f80_0 .net *"_ivl_56", 0 0, L_0x129c0b0;  1 drivers
v0x1296060_0 .net *"_ivl_6", 0 0, L_0x129a570;  1 drivers
v0x1296140_0 .net *"_ivl_60", 0 0, L_0x129c330;  1 drivers
v0x1296220_0 .net *"_ivl_62", 0 0, L_0x129c3a0;  1 drivers
v0x1296300_0 .net *"_ivl_64", 0 0, L_0x129c570;  1 drivers
v0x12963e0_0 .net *"_ivl_66", 0 0, L_0x129c5e0;  1 drivers
v0x12964c0_0 .net *"_ivl_70", 0 0, L_0x129c8d0;  1 drivers
v0x12965a0_0 .net *"_ivl_72", 0 0, L_0x129ca70;  1 drivers
v0x1296680_0 .net *"_ivl_74", 0 0, L_0x129cb30;  1 drivers
v0x1296760_0 .net *"_ivl_76", 0 0, L_0x129c940;  1 drivers
v0x1296840_0 .net *"_ivl_8", 0 0, L_0x129a720;  1 drivers
v0x1296920_0 .net *"_ivl_80", 0 0, L_0x129cf20;  1 drivers
v0x1296a00_0 .net *"_ivl_82", 0 0, L_0x129cf90;  1 drivers
v0x1296ae0_0 .net *"_ivl_86", 0 0, L_0x129d270;  1 drivers
v0x1296bc0_0 .net *"_ivl_90", 0 0, L_0x129d650;  1 drivers
v0x1296ca0_0 .net *"_ivl_92", 0 0, L_0x129d840;  1 drivers
v0x1296d80_0 .net *"_ivl_94", 0 0, L_0x129d8b0;  1 drivers
v0x1296e60_0 .net *"_ivl_96", 0 0, L_0x129db50;  1 drivers
v0x1296f40_0 .net *"_ivl_98", 0 0, L_0x129ddd0;  1 drivers
v0x1297020_0 .net "a", 0 0, v0x1293420_0;  alias, 1 drivers
v0x12970c0_0 .net "b", 0 0, v0x12934c0_0;  alias, 1 drivers
v0x12971b0_0 .net "c", 0 0, v0x1293560_0;  alias, 1 drivers
v0x12972a0_0 .net "d", 0 0, v0x12936a0_0;  alias, 1 drivers
v0x1297390_0 .net "out_pos", 0 0, L_0x129f860;  alias, 1 drivers
v0x1297450_0 .net "out_sop", 0 0, L_0x129d4f0;  alias, 1 drivers
v0x1297510_0 .net "y1", 0 0, L_0x129a9f0;  1 drivers
v0x12975d0_0 .net "y2", 0 0, L_0x129b050;  1 drivers
v0x1297690_0 .net "y3", 0 0, L_0x129b570;  1 drivers
v0x1297750_0 .net "y4", 0 0, L_0x129baa0;  1 drivers
v0x1297810_0 .net "y5", 0 0, L_0x129c120;  1 drivers
v0x12978d0_0 .net "y6", 0 0, L_0x129c810;  1 drivers
v0x1297da0_0 .net "y7", 0 0, L_0x129c9b0;  1 drivers
v0x1297e60_0 .net "y8", 0 0, L_0x129d1b0;  1 drivers
S_0x1297fe0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x122e320;
 .timescale -12 -12;
E_0x122a9f0 .event anyedge, v0x1298dd0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1298dd0_0;
    %nor/r;
    %assign/vec4 v0x1298dd0_0, 0;
    %wait E_0x122a9f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x12928f0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1293790_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1293830_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x12928f0;
T_4 ;
    %wait E_0x1243d80;
    %load/vec4 v0x12938d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1293790_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x12928f0;
T_5 ;
    %wait E_0x1243c20;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x12936a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1293560_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12934c0_0, 0;
    %assign/vec4 v0x1293420_0, 0;
    %wait E_0x1243c20;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x12936a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1293560_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12934c0_0, 0;
    %assign/vec4 v0x1293420_0, 0;
    %wait E_0x1243c20;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x12936a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1293560_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12934c0_0, 0;
    %assign/vec4 v0x1293420_0, 0;
    %wait E_0x1243c20;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x12936a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1293560_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12934c0_0, 0;
    %assign/vec4 v0x1293420_0, 0;
    %wait E_0x1243c20;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x12936a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1293560_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12934c0_0, 0;
    %assign/vec4 v0x1293420_0, 0;
    %wait E_0x1243c20;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x12936a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1293560_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12934c0_0, 0;
    %assign/vec4 v0x1293420_0, 0;
    %wait E_0x1243c20;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x12936a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1293560_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12934c0_0, 0;
    %assign/vec4 v0x1293420_0, 0;
    %wait E_0x1243c20;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x12936a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1293560_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12934c0_0, 0;
    %assign/vec4 v0x1293420_0, 0;
    %wait E_0x1243c20;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x12936a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1293560_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12934c0_0, 0;
    %assign/vec4 v0x1293420_0, 0;
    %wait E_0x1243c20;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x12936a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1293560_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12934c0_0, 0;
    %assign/vec4 v0x1293420_0, 0;
    %wait E_0x1243c20;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x12936a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1293560_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12934c0_0, 0;
    %assign/vec4 v0x1293420_0, 0;
    %wait E_0x1243c20;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x12936a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1293560_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12934c0_0, 0;
    %assign/vec4 v0x1293420_0, 0;
    %wait E_0x1243c20;
    %load/vec4 v0x1293790_0;
    %store/vec4 v0x1293830_0, 0, 1;
    %fork t_1, S_0x1292c20;
    %jmp t_0;
    .scope S_0x1292c20;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1292e60_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x1292e60_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x1243c20;
    %load/vec4 v0x1292e60_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x12936a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1293560_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12934c0_0, 0;
    %assign/vec4 v0x1293420_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1292e60_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x1292e60_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x12928f0;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1243d80;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x12936a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1293560_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12934c0_0, 0;
    %assign/vec4 v0x1293420_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x1293790_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x1293830_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x122e320;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1298970_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1298dd0_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x122e320;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x1298970_0;
    %inv;
    %store/vec4 v0x1298970_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x122e320;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1293600_0, v0x1298f40_0, v0x1298790_0, v0x1298830_0, v0x12988d0_0, v0x1298a10_0, v0x1298c90_0, v0x1298bf0_0, v0x1298b50_0, v0x1298ab0_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x122e320;
T_9 ;
    %load/vec4 v0x1298d30_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x1298d30_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1298d30_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x1298d30_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x1298d30_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1298d30_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x1298d30_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1298d30_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1298d30_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1298d30_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x122e320;
T_10 ;
    %wait E_0x1243d80;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1298d30_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1298d30_0, 4, 32;
    %load/vec4 v0x1298e70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x1298d30_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1298d30_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1298d30_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1298d30_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x1298c90_0;
    %load/vec4 v0x1298c90_0;
    %load/vec4 v0x1298bf0_0;
    %xor;
    %load/vec4 v0x1298c90_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x1298d30_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1298d30_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x1298d30_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1298d30_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x1298b50_0;
    %load/vec4 v0x1298b50_0;
    %load/vec4 v0x1298ab0_0;
    %xor;
    %load/vec4 v0x1298b50_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x1298d30_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1298d30_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x1298d30_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1298d30_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3.5_turbo_16k/ece241_2013_q2/iter3/response0/top_module.sv";
