/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_1z;
  wire [7:0] celloutsig_0_2z;
  wire [13:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [19:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [14:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [45:0] celloutsig_1_3z;
  wire celloutsig_1_5z;
  wire celloutsig_1_7z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  reg [18:0] _00_;
  always_latch
    if (clkin_data[0]) _00_ = 19'h00000;
    else if (celloutsig_1_19z) _00_ = { in_data[33:21], celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_6z };
  assign celloutsig_0_7z[19:1] = _00_;
  assign celloutsig_0_8z = celloutsig_0_5z ^ in_data[49];
  assign celloutsig_1_5z = in_data[163] ^ celloutsig_1_0z[11];
  assign celloutsig_0_1z = in_data[43:39] === { in_data[10:8], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_1_19z = { celloutsig_1_5z, celloutsig_1_16z, celloutsig_1_16z } === celloutsig_1_3z[14:12];
  assign celloutsig_0_10z = { celloutsig_0_7z[16:15], celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_8z } <= { celloutsig_0_6z, celloutsig_0_8z, celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_9z };
  assign celloutsig_1_18z = { celloutsig_1_3z[21:18], celloutsig_1_17z, celloutsig_1_1z } <= in_data[188:183];
  assign celloutsig_1_10z = { celloutsig_1_3z[10:4], celloutsig_1_7z, celloutsig_1_5z } || { in_data[115:108], celloutsig_1_1z };
  assign celloutsig_1_16z = celloutsig_1_3z[37:25] || in_data[172:160];
  assign celloutsig_0_0z = in_data[44] & ~(in_data[32]);
  assign celloutsig_0_9z = celloutsig_0_8z & ~(celloutsig_0_5z);
  assign celloutsig_1_1z = in_data[184] & ~(in_data[164]);
  assign celloutsig_1_17z = celloutsig_1_10z & ~(celloutsig_1_10z);
  assign celloutsig_0_4z = { celloutsig_0_2z[6:2], 1'h0, celloutsig_0_2z } * { in_data[16:12], celloutsig_0_2z, celloutsig_0_0z };
  assign celloutsig_0_2z = in_data[81:74] * in_data[75:68];
  assign celloutsig_0_5z = in_data[53:50] != in_data[64:61];
  assign celloutsig_0_6z = in_data[77:66] != celloutsig_0_4z[13:2];
  assign celloutsig_1_7z = in_data[169:161] != in_data[131:123];
  assign celloutsig_1_0z = ~ in_data[148:134];
  assign celloutsig_1_3z = ~ in_data[157:112];
  assign celloutsig_0_7z[0] = 1'h0;
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_9z, celloutsig_0_10z };
endmodule
