0.6
2019.1
Sep  4 2019
09:57:52
C:/Users/wow_r/OneDrive/Escritorio/Maestria/HLS/FFT_test_3/Pipeline_2ports/sim/verilog/AESL_autobram_Imag.v,1605021414,systemVerilog,,,,AESL_autobram_Imag,C:/Xilinx/Vivado/2019.1/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/wow_r/OneDrive/Escritorio/Maestria/HLS/FFT_test_3/Pipeline_2ports/sim/verilog/AESL_autobram_Real_r.v,1605021414,systemVerilog,,,,AESL_autobram_Real_r,C:/Xilinx/Vivado/2019.1/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/wow_r/OneDrive/Escritorio/Maestria/HLS/FFT_test_3/Pipeline_2ports/sim/verilog/AESL_axi_slave_AXILiteS.v,1605021414,systemVerilog,,,,AESL_axi_slave_AXILiteS,C:/Xilinx/Vivado/2019.1/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/wow_r/OneDrive/Escritorio/Maestria/HLS/FFT_test_3/Pipeline_2ports/sim/verilog/Reorder_fft.autotb.v,1605021414,systemVerilog,,,,apatb_Reorder_fft_top,C:/Xilinx/Vivado/2019.1/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/wow_r/OneDrive/Escritorio/Maestria/HLS/FFT_test_3/Pipeline_2ports/sim/verilog/Reorder_fft.v,1605020895,systemVerilog,,,,Reorder_fft,C:/Xilinx/Vivado/2019.1/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/wow_r/OneDrive/Escritorio/Maestria/HLS/FFT_test_3/Pipeline_2ports/sim/verilog/Reorder_fft_AXILiteS_s_axi.v,1605020896,systemVerilog,,,,Reorder_fft_AXILiteS_s_axi,C:/Xilinx/Vivado/2019.1/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/wow_r/OneDrive/Escritorio/Maestria/HLS/FFT_test_3/Pipeline_2ports/sim/verilog/Reorder_fft_fadd_dEe.v,1605020896,systemVerilog,,,,Reorder_fft_fadd_dEe,C:/Xilinx/Vivado/2019.1/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/wow_r/OneDrive/Escritorio/Maestria/HLS/FFT_test_3/Pipeline_2ports/sim/verilog/Reorder_fft_lut_rbkb.v,1605020896,systemVerilog,,,,Reorder_fft_lut_rbkb;Reorder_fft_lut_rbkb_rom,C:/Xilinx/Vivado/2019.1/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/wow_r/OneDrive/Escritorio/Maestria/HLS/FFT_test_3/Pipeline_2ports/sim/verilog/Reorder_fft_lut_rcud.v,1605020896,systemVerilog,,,,Reorder_fft_lut_rcud;Reorder_fft_lut_rcud_rom,C:/Xilinx/Vivado/2019.1/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/wow_r/OneDrive/Escritorio/Maestria/HLS/FFT_test_3/Pipeline_2ports/sim/verilog/ip/xil_defaultlib/Reorder_fft_ap_fadd_3_full_dsp_32.vhd,1605021431,vhdl,,,,reorder_fft_ap_fadd_3_full_dsp_32,C:/Xilinx/Vivado/2019.1/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
