// Seed: 1472389202
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_1 = {id_3 <= 1{1'b0}};
endmodule
module module_1 (
    input wire id_0,
    output supply0 id_1,
    output logic id_2,
    input supply1 id_3,
    input supply1 id_4,
    input tri id_5,
    input wand id_6,
    input supply0 id_7,
    input wor id_8,
    output wor id_9
);
  always @(id_0 or posedge 1) begin
    forever begin
      id_2 <= (1) == id_3;
    end
  end
  wire id_11;
  wire id_12;
  module_0(
      id_11, id_11, id_11
  );
  wire id_13;
endmodule
