{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1479699711589 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1479699711596 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 21 00:41:51 2016 " "Processing started: Mon Nov 21 00:41:51 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1479699711596 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479699711596 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Contadores -c Contadores " "Command: quartus_map --read_settings_files=on --write_settings_files=off Contadores -c Contadores" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479699711596 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1479699711997 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1479699711997 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "count_1.sv(3) " "Verilog HDL information at count_1.sv(3): always construct contains both blocking and non-blocking assignments" {  } { { "count_1.sv" "" { Text "D:/Users/mrlnr/Documents/Projetos Quartus/count_1.sv" 3 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1479699730797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "count_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file count_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 count_1 " "Found entity 1: count_1" {  } { { "count_1.sv" "" { Text "D:/Users/mrlnr/Documents/Projetos Quartus/count_1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479699730799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479699730799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mrlnr/downloads/aislan_ex01_mb_sv-master/aislan_ex01_mb_sv-master/contador16_ud_q2.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/mrlnr/downloads/aislan_ex01_mb_sv-master/aislan_ex01_mb_sv-master/contador16_ud_q2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Contador16_UD_q2 " "Found entity 1: Contador16_UD_q2" {  } { { "../../Downloads/Aislan_Ex01_MB_SV-master/Aislan_Ex01_MB_SV-master/Contador16_UD_q2.sv" "" { Text "D:/Users/mrlnr/Downloads/Aislan_Ex01_MB_SV-master/Aislan_Ex01_MB_SV-master/Contador16_UD_q2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479699730800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479699730800 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Contador16_UD_q1.sv(3) " "Verilog HDL information at Contador16_UD_q1.sv(3): always construct contains both blocking and non-blocking assignments" {  } { { "../../Downloads/Aislan_Ex01_MB_SV-master/Aislan_Ex01_MB_SV-master/Contador16_UD_q1.sv" "" { Text "D:/Users/mrlnr/Downloads/Aislan_Ex01_MB_SV-master/Aislan_Ex01_MB_SV-master/Contador16_UD_q1.sv" 3 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1479699730802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mrlnr/downloads/aislan_ex01_mb_sv-master/aislan_ex01_mb_sv-master/contador16_ud_q1.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/mrlnr/downloads/aislan_ex01_mb_sv-master/aislan_ex01_mb_sv-master/contador16_ud_q1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Contador16_UD_q1 " "Found entity 1: Contador16_UD_q1" {  } { { "../../Downloads/Aislan_Ex01_MB_SV-master/Aislan_Ex01_MB_SV-master/Contador16_UD_q1.sv" "" { Text "D:/Users/mrlnr/Downloads/Aislan_Ex01_MB_SV-master/Aislan_Ex01_MB_SV-master/Contador16_UD_q1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479699730802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479699730802 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Contador_Modelo.sv(15) " "Verilog HDL information at Contador_Modelo.sv(15): always construct contains both blocking and non-blocking assignments" {  } { { "Contador_Modelo.sv" "" { Text "D:/Users/mrlnr/Documents/Projetos Quartus/Contador_Modelo.sv" 15 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1479699730803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_modelo.sv 1 1 " "Found 1 design units, including 1 entities, in source file contador_modelo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 contador_modelo " "Found entity 1: contador_modelo" {  } { { "Contador_Modelo.sv" "" { Text "D:/Users/mrlnr/Documents/Projetos Quartus/Contador_Modelo.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479699730803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479699730803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "count_2.sv 1 1 " "Found 1 design units, including 1 entities, in source file count_2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 count_2 " "Found entity 1: count_2" {  } { { "count_2.sv" "" { Text "D:/Users/mrlnr/Documents/Projetos Quartus/count_2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479699730805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479699730805 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "count_2 " "Elaborating entity \"count_2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1479699730833 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1479699731633 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Users/mrlnr/Documents/Projetos Quartus/output_files/Contadores.map.smsg " "Generated suppressed messages file D:/Users/mrlnr/Documents/Projetos Quartus/output_files/Contadores.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479699732182 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1479699732409 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479699732409 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "16 " "Implemented 16 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1479699732530 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1479699732530 ""} { "Info" "ICUT_CUT_TM_LCELLS" "10 " "Implemented 10 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1479699732530 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1479699732530 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "624 " "Peak virtual memory: 624 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1479699732607 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 21 00:42:12 2016 " "Processing ended: Mon Nov 21 00:42:12 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1479699732607 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1479699732607 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:45 " "Total CPU time (on all processors): 00:00:45" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1479699732607 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1479699732607 ""}
