{
  "family": "MKW31Z4",
  "architecture": "arm-cortex-m0plus",
  "vendor": "Freescale Semiconductor, Inc.",
  "mcus": {
    "MKW31Z4": {
      "flash": {
        "size_kb": 64,
        "base_address": "0x08000000",
        "page_size_kb": 1
      },
      "ram": {
        "size_kb": 20,
        "base_address": "0x20000000"
      },
      "peripherals": {
        "FLASH": {
          "instances": [
            {
              "name": "FTFA_FlashConfig",
              "base": "0x00000400"
            },
            {
              "name": "FTFA",
              "base": "0x40020000",
              "irq": 5
            }
          ],
          "registers": {
            "BACKKEY3": {
              "offset": "0x00",
              "size": 8,
              "description": "Backdoor Comparison Key 3."
            },
            "BACKKEY2": {
              "offset": "0x01",
              "size": 8,
              "description": "Backdoor Comparison Key 2."
            },
            "BACKKEY1": {
              "offset": "0x02",
              "size": 8,
              "description": "Backdoor Comparison Key 1."
            },
            "BACKKEY0": {
              "offset": "0x03",
              "size": 8,
              "description": "Backdoor Comparison Key 0."
            },
            "BACKKEY7": {
              "offset": "0x04",
              "size": 8,
              "description": "Backdoor Comparison Key 7."
            },
            "BACKKEY6": {
              "offset": "0x05",
              "size": 8,
              "description": "Backdoor Comparison Key 6."
            },
            "BACKKEY5": {
              "offset": "0x06",
              "size": 8,
              "description": "Backdoor Comparison Key 5."
            },
            "BACKKEY4": {
              "offset": "0x07",
              "size": 8,
              "description": "Backdoor Comparison Key 4."
            },
            "FPROT3": {
              "offset": "0x08",
              "size": 8,
              "description": "Non-volatile P-Flash Protection 1 - Low Register"
            },
            "FPROT2": {
              "offset": "0x09",
              "size": 8,
              "description": "Non-volatile P-Flash Protection 1 - High Register"
            },
            "FPROT1": {
              "offset": "0x0A",
              "size": 8,
              "description": "Non-volatile P-Flash Protection 0 - Low Register"
            },
            "FPROT0": {
              "offset": "0x0B",
              "size": 8,
              "description": "Non-volatile P-Flash Protection 0 - High Register"
            },
            "FSEC": {
              "offset": "0x0C",
              "size": 8,
              "description": "Non-volatile Flash Security Register"
            },
            "FOPT": {
              "offset": "0x0D",
              "size": 8,
              "description": "Non-volatile Flash Option Register"
            }
          },
          "bits": {
            "BACKKEY3": {
              "KEY": {
                "bit": 0,
                "description": "Backdoor Comparison Key.",
                "width": 8
              }
            },
            "BACKKEY2": {
              "KEY": {
                "bit": 0,
                "description": "Backdoor Comparison Key.",
                "width": 8
              }
            },
            "BACKKEY1": {
              "KEY": {
                "bit": 0,
                "description": "Backdoor Comparison Key.",
                "width": 8
              }
            },
            "BACKKEY0": {
              "KEY": {
                "bit": 0,
                "description": "Backdoor Comparison Key.",
                "width": 8
              }
            },
            "BACKKEY7": {
              "KEY": {
                "bit": 0,
                "description": "Backdoor Comparison Key.",
                "width": 8
              }
            },
            "BACKKEY6": {
              "KEY": {
                "bit": 0,
                "description": "Backdoor Comparison Key.",
                "width": 8
              }
            },
            "BACKKEY5": {
              "KEY": {
                "bit": 0,
                "description": "Backdoor Comparison Key.",
                "width": 8
              }
            },
            "BACKKEY4": {
              "KEY": {
                "bit": 0,
                "description": "Backdoor Comparison Key.",
                "width": 8
              }
            },
            "FPROT3": {
              "PROT": {
                "bit": 0,
                "description": "P-Flash Region Protect",
                "width": 8
              }
            },
            "FPROT2": {
              "PROT": {
                "bit": 0,
                "description": "P-Flash Region Protect",
                "width": 8
              }
            },
            "FPROT1": {
              "PROT": {
                "bit": 0,
                "description": "P-Flash Region Protect",
                "width": 8
              }
            },
            "FPROT0": {
              "PROT": {
                "bit": 0,
                "description": "P-Flash Region Protect",
                "width": 8
              }
            },
            "FSEC": {
              "SEC": {
                "bit": 0,
                "description": "Flash Security",
                "width": 2
              },
              "FSLACC": {
                "bit": 2,
                "description": "Freescale Failure Analysis Access Code",
                "width": 2
              },
              "MEEN": {
                "bit": 4,
                "description": "no description available",
                "width": 2
              },
              "KEYEN": {
                "bit": 6,
                "description": "Backdoor Key Security Enable",
                "width": 2
              }
            },
            "FOPT": {
              "LPBOOT0": {
                "bit": 0,
                "description": "no description available"
              },
              "NMI_DIS": {
                "bit": 2,
                "description": "no description available"
              },
              "RESET_PIN_CFG": {
                "bit": 3,
                "description": "no description available"
              },
              "LPBOOT1": {
                "bit": 4,
                "description": "no description available"
              },
              "FAST_INIT": {
                "bit": 5,
                "description": "no description available"
              }
            }
          }
        },
        "DMA": {
          "instances": [
            {
              "name": "DMA",
              "base": "0x40008000",
              "irq": 0
            },
            {
              "name": "DMAMUX0",
              "base": "0x40021000"
            }
          ],
          "registers": {
            "CR": {
              "offset": "0x00",
              "size": 32,
              "description": "Control Register"
            },
            "ES": {
              "offset": "0x04",
              "size": 32,
              "description": "Error Status Register"
            },
            "ERQ": {
              "offset": "0x0C",
              "size": 32,
              "description": "Enable Request Register"
            },
            "EEI": {
              "offset": "0x14",
              "size": 32,
              "description": "Enable Error Interrupt Register"
            },
            "CEEI": {
              "offset": "0x18",
              "size": 8,
              "description": "Clear Enable Error Interrupt Register"
            },
            "SEEI": {
              "offset": "0x19",
              "size": 8,
              "description": "Set Enable Error Interrupt Register"
            },
            "CERQ": {
              "offset": "0x1A",
              "size": 8,
              "description": "Clear Enable Request Register"
            },
            "SERQ": {
              "offset": "0x1B",
              "size": 8,
              "description": "Set Enable Request Register"
            },
            "CDNE": {
              "offset": "0x1C",
              "size": 8,
              "description": "Clear DONE Status Bit Register"
            },
            "SSRT": {
              "offset": "0x1D",
              "size": 8,
              "description": "Set START Bit Register"
            },
            "CERR": {
              "offset": "0x1E",
              "size": 8,
              "description": "Clear Error Register"
            },
            "CINT": {
              "offset": "0x1F",
              "size": 8,
              "description": "Clear Interrupt Request Register"
            },
            "INT": {
              "offset": "0x24",
              "size": 32,
              "description": "Interrupt Request Register"
            },
            "ERR": {
              "offset": "0x2C",
              "size": 32,
              "description": "Error Register"
            },
            "HRS": {
              "offset": "0x34",
              "size": 32,
              "description": "Hardware Request Status Register"
            },
            "EARS": {
              "offset": "0x44",
              "size": 32,
              "description": "Enable Asynchronous Request in Stop Register"
            },
            "DCHPRI%s": {
              "offset": "0x100",
              "size": 8,
              "description": "Channel n Priority Register"
            },
            "TCD%s_SADDR": {
              "offset": "0x1000",
              "size": 32,
              "description": "TCD Source Address"
            },
            "TCD%s_SOFF": {
              "offset": "0x1004",
              "size": 16,
              "description": "TCD Signed Source Address Offset"
            },
            "TCD%s_ATTR": {
              "offset": "0x1006",
              "size": 16,
              "description": "TCD Transfer Attributes"
            },
            "TCD%s_NBYTES_MLNO": {
              "offset": "0x1008",
              "size": 32,
              "description": "TCD Minor Byte Count (Minor Loop Mapping Disabled)"
            },
            "TCD%s_NBYTES_MLOFFNO": {
              "offset": "0x1008",
              "size": 32,
              "description": "TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset Disabled)"
            },
            "TCD%s_NBYTES_MLOFFYES": {
              "offset": "0x1008",
              "size": 32,
              "description": "TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)"
            },
            "TCD%s_SLAST": {
              "offset": "0x100C",
              "size": 32,
              "description": "TCD Last Source Address Adjustment"
            },
            "TCD%s_DADDR": {
              "offset": "0x1010",
              "size": 32,
              "description": "TCD Destination Address"
            },
            "TCD%s_DOFF": {
              "offset": "0x1014",
              "size": 16,
              "description": "TCD Signed Destination Address Offset"
            },
            "TCD%s_CITER_ELINKNO": {
              "offset": "0x1016",
              "size": 16,
              "description": "TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)"
            },
            "TCD%s_CITER_ELINKYES": {
              "offset": "0x1016",
              "size": 16,
              "description": "TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled)"
            },
            "TCD%s_DLASTSGA": {
              "offset": "0x1018",
              "size": 32,
              "description": "TCD Last Destination Address Adjustment/Scatter Gather Address"
            },
            "TCD%s_CSR": {
              "offset": "0x101C",
              "size": 16,
              "description": "TCD Control and Status"
            },
            "TCD%s_BITER_ELINKNO": {
              "offset": "0x101E",
              "size": 16,
              "description": "TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled)"
            },
            "TCD%s_BITER_ELINKYES": {
              "offset": "0x101E",
              "size": 16,
              "description": "TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled)"
            }
          },
          "bits": {
            "CR": {
              "EDBG": {
                "bit": 1,
                "description": "Enable Debug"
              },
              "ERCA": {
                "bit": 2,
                "description": "Enable Round Robin Channel Arbitration"
              },
              "HOE": {
                "bit": 4,
                "description": "Halt On Error"
              },
              "HALT": {
                "bit": 5,
                "description": "Halt DMA Operations"
              },
              "CLM": {
                "bit": 6,
                "description": "Continuous Link Mode"
              },
              "EMLM": {
                "bit": 7,
                "description": "Enable Minor Loop Mapping"
              },
              "ECX": {
                "bit": 16,
                "description": "Error Cancel Transfer"
              },
              "CX": {
                "bit": 17,
                "description": "Cancel Transfer"
              },
              "ACTIVE": {
                "bit": 31,
                "description": "DMA Active Status"
              }
            },
            "ES": {
              "DBE": {
                "bit": 0,
                "description": "Destination Bus Error"
              },
              "SBE": {
                "bit": 1,
                "description": "Source Bus Error"
              },
              "SGE": {
                "bit": 2,
                "description": "Scatter/Gather Configuration Error"
              },
              "NCE": {
                "bit": 3,
                "description": "NBYTES/CITER Configuration Error"
              },
              "DOE": {
                "bit": 4,
                "description": "Destination Offset Error"
              },
              "DAE": {
                "bit": 5,
                "description": "Destination Address Error"
              },
              "SOE": {
                "bit": 6,
                "description": "Source Offset Error"
              },
              "SAE": {
                "bit": 7,
                "description": "Source Address Error"
              },
              "ERRCHN": {
                "bit": 8,
                "description": "Error Channel Number or Canceled Channel Number",
                "width": 2
              },
              "CPE": {
                "bit": 14,
                "description": "Channel Priority Error"
              },
              "ECX": {
                "bit": 16,
                "description": "Transfer Canceled"
              },
              "VLD": {
                "bit": 31,
                "description": "Logical OR of all ERR status bits"
              }
            },
            "ERQ": {
              "ERQ0": {
                "bit": 0,
                "description": "Enable DMA Request 0"
              },
              "ERQ1": {
                "bit": 1,
                "description": "Enable DMA Request 1"
              },
              "ERQ2": {
                "bit": 2,
                "description": "Enable DMA Request 2"
              },
              "ERQ3": {
                "bit": 3,
                "description": "Enable DMA Request 3"
              }
            },
            "EEI": {
              "EEI0": {
                "bit": 0,
                "description": "Enable Error Interrupt 0"
              },
              "EEI1": {
                "bit": 1,
                "description": "Enable Error Interrupt 1"
              },
              "EEI2": {
                "bit": 2,
                "description": "Enable Error Interrupt 2"
              },
              "EEI3": {
                "bit": 3,
                "description": "Enable Error Interrupt 3"
              }
            },
            "CEEI": {
              "CEEI": {
                "bit": 0,
                "description": "Clear Enable Error Interrupt",
                "width": 2
              },
              "CAEE": {
                "bit": 6,
                "description": "Clear All Enable Error Interrupts"
              },
              "NOP": {
                "bit": 7,
                "description": "No Op enable"
              }
            },
            "SEEI": {
              "SEEI": {
                "bit": 0,
                "description": "Set Enable Error Interrupt",
                "width": 2
              },
              "SAEE": {
                "bit": 6,
                "description": "Sets All Enable Error Interrupts"
              },
              "NOP": {
                "bit": 7,
                "description": "No Op enable"
              }
            },
            "CERQ": {
              "CERQ": {
                "bit": 0,
                "description": "Clear Enable Request",
                "width": 2
              },
              "CAER": {
                "bit": 6,
                "description": "Clear All Enable Requests"
              },
              "NOP": {
                "bit": 7,
                "description": "No Op enable"
              }
            },
            "SERQ": {
              "SERQ": {
                "bit": 0,
                "description": "Set Enable Request",
                "width": 2
              },
              "SAER": {
                "bit": 6,
                "description": "Set All Enable Requests"
              },
              "NOP": {
                "bit": 7,
                "description": "No Op enable"
              }
            },
            "CDNE": {
              "CDNE": {
                "bit": 0,
                "description": "Clear DONE Bit",
                "width": 2
              },
              "CADN": {
                "bit": 6,
                "description": "Clears All DONE Bits"
              },
              "NOP": {
                "bit": 7,
                "description": "No Op enable"
              }
            },
            "SSRT": {
              "SSRT": {
                "bit": 0,
                "description": "Set START Bit",
                "width": 2
              },
              "SAST": {
                "bit": 6,
                "description": "Set All START Bits (activates all channels)"
              },
              "NOP": {
                "bit": 7,
                "description": "No Op enable"
              }
            },
            "CERR": {
              "CERR": {
                "bit": 0,
                "description": "Clear Error Indicator",
                "width": 2
              },
              "CAEI": {
                "bit": 6,
                "description": "Clear All Error Indicators"
              },
              "NOP": {
                "bit": 7,
                "description": "No Op enable"
              }
            },
            "CINT": {
              "CINT": {
                "bit": 0,
                "description": "Clear Interrupt Request",
                "width": 2
              },
              "CAIR": {
                "bit": 6,
                "description": "Clear All Interrupt Requests"
              },
              "NOP": {
                "bit": 7,
                "description": "No Op enable"
              }
            },
            "INT": {
              "INT0": {
                "bit": 0,
                "description": "Interrupt Request 0"
              },
              "INT1": {
                "bit": 1,
                "description": "Interrupt Request 1"
              },
              "INT2": {
                "bit": 2,
                "description": "Interrupt Request 2"
              },
              "INT3": {
                "bit": 3,
                "description": "Interrupt Request 3"
              }
            },
            "ERR": {
              "ERR0": {
                "bit": 0,
                "description": "Error In Channel 0"
              },
              "ERR1": {
                "bit": 1,
                "description": "Error In Channel 1"
              },
              "ERR2": {
                "bit": 2,
                "description": "Error In Channel 2"
              },
              "ERR3": {
                "bit": 3,
                "description": "Error In Channel 3"
              }
            },
            "HRS": {
              "HRS0": {
                "bit": 0,
                "description": "Hardware Request Status Channel 0"
              },
              "HRS1": {
                "bit": 1,
                "description": "Hardware Request Status Channel 1"
              },
              "HRS2": {
                "bit": 2,
                "description": "Hardware Request Status Channel 2"
              },
              "HRS3": {
                "bit": 3,
                "description": "Hardware Request Status Channel 3"
              }
            },
            "EARS": {
              "EDREQ_0": {
                "bit": 0,
                "description": "Enable asynchronous DMA request in stop mode for channel 0."
              },
              "EDREQ_1": {
                "bit": 1,
                "description": "Enable asynchronous DMA request in stop mode for channel 1."
              },
              "EDREQ_2": {
                "bit": 2,
                "description": "Enable asynchronous DMA request in stop mode for channel 2."
              },
              "EDREQ_3": {
                "bit": 3,
                "description": "Enable asynchronous DMA request in stop mode for channel 3."
              }
            },
            "DCHPRI%s": {
              "CHPRI": {
                "bit": 0,
                "description": "Channel n Arbitration Priority",
                "width": 2
              },
              "DPA": {
                "bit": 6,
                "description": "Disable Preempt Ability."
              },
              "ECP": {
                "bit": 7,
                "description": "Enable Channel Preemption."
              }
            },
            "TCD%s_SADDR": {
              "SADDR": {
                "bit": 0,
                "description": "Source Address",
                "width": 32
              }
            },
            "TCD%s_SOFF": {
              "SOFF": {
                "bit": 0,
                "description": "Source address signed offset",
                "width": 16
              }
            },
            "TCD%s_ATTR": {
              "DSIZE": {
                "bit": 0,
                "description": "Destination data transfer size",
                "width": 3
              },
              "DMOD": {
                "bit": 3,
                "description": "Destination Address Modulo",
                "width": 5
              },
              "SSIZE": {
                "bit": 8,
                "description": "Source data transfer size",
                "width": 3
              },
              "SMOD": {
                "bit": 11,
                "description": "Source Address Modulo",
                "width": 5
              }
            },
            "TCD%s_NBYTES_MLNO": {
              "NBYTES": {
                "bit": 0,
                "description": "Minor Byte Transfer Count",
                "width": 32
              }
            },
            "TCD%s_NBYTES_MLOFFNO": {
              "NBYTES": {
                "bit": 0,
                "description": "Minor Byte Transfer Count",
                "width": 30
              },
              "DMLOE": {
                "bit": 30,
                "description": "Destination Minor Loop Offset enable"
              },
              "SMLOE": {
                "bit": 31,
                "description": "Source Minor Loop Offset Enable"
              }
            },
            "TCD%s_NBYTES_MLOFFYES": {
              "NBYTES": {
                "bit": 0,
                "description": "Minor Byte Transfer Count",
                "width": 10
              },
              "MLOFF": {
                "bit": 10,
                "description": "If SMLOE or DMLOE is set, this field represents a sign-extended offset applied to the source or destination address to form the next-state value after the minor loop completes.",
                "width": 20
              },
              "DMLOE": {
                "bit": 30,
                "description": "Destination Minor Loop Offset enable"
              },
              "SMLOE": {
                "bit": 31,
                "description": "Source Minor Loop Offset Enable"
              }
            },
            "TCD%s_SLAST": {
              "SLAST": {
                "bit": 0,
                "description": "Last Source Address Adjustment",
                "width": 32
              }
            },
            "TCD%s_DADDR": {
              "DADDR": {
                "bit": 0,
                "description": "Destination Address",
                "width": 32
              }
            },
            "TCD%s_DOFF": {
              "DOFF": {
                "bit": 0,
                "description": "Destination Address Signed Offset",
                "width": 16
              }
            },
            "TCD%s_CITER_ELINKNO": {
              "CITER": {
                "bit": 0,
                "description": "Current Major Iteration Count",
                "width": 15
              },
              "ELINK": {
                "bit": 15,
                "description": "Enable channel-to-channel linking on minor-loop complete"
              }
            },
            "TCD%s_CITER_ELINKYES": {
              "CITER": {
                "bit": 0,
                "description": "Current Major Iteration Count",
                "width": 9
              },
              "LINKCH": {
                "bit": 9,
                "description": "Minor Loop Link Channel Number",
                "width": 2
              },
              "ELINK": {
                "bit": 15,
                "description": "Enable channel-to-channel linking on minor-loop complete"
              }
            },
            "TCD%s_DLASTSGA": {
              "DLASTSGA": {
                "bit": 0,
                "description": "Destination last address adjustment or the memory address for the next transfer control descriptor to be loaded into this channel (scatter/gather)",
                "width": 32
              }
            },
            "TCD%s_CSR": {
              "START": {
                "bit": 0,
                "description": "Channel Start"
              },
              "INTMAJOR": {
                "bit": 1,
                "description": "Enable an interrupt when major iteration count completes."
              },
              "INTHALF": {
                "bit": 2,
                "description": "Enable an interrupt when major counter is half complete."
              },
              "DREQ": {
                "bit": 3,
                "description": "Disable Request"
              },
              "ESG": {
                "bit": 4,
                "description": "Enable Scatter/Gather Processing"
              },
              "MAJORELINK": {
                "bit": 5,
                "description": "Enable channel-to-channel linking on major loop complete"
              },
              "ACTIVE": {
                "bit": 6,
                "description": "Channel Active"
              },
              "DONE": {
                "bit": 7,
                "description": "Channel Done"
              },
              "MAJORLINKCH": {
                "bit": 8,
                "description": "Major Loop Link Channel Number",
                "width": 2
              },
              "BWC": {
                "bit": 14,
                "description": "Bandwidth Control",
                "width": 2
              }
            },
            "TCD%s_BITER_ELINKNO": {
              "BITER": {
                "bit": 0,
                "description": "Starting Major Iteration Count",
                "width": 15
              },
              "ELINK": {
                "bit": 15,
                "description": "Enables channel-to-channel linking on minor loop complete"
              }
            },
            "TCD%s_BITER_ELINKYES": {
              "BITER": {
                "bit": 0,
                "description": "Starting major iteration count",
                "width": 9
              },
              "LINKCH": {
                "bit": 9,
                "description": "Link Channel Number",
                "width": 2
              },
              "ELINK": {
                "bit": 15,
                "description": "Enables channel-to-channel linking on minor loop complete"
              }
            }
          }
        },
        "RNG": {
          "instances": [
            {
              "name": "TRNG0",
              "base": "0x40029000",
              "irq": 13
            }
          ],
          "registers": {
            "MCTL": {
              "offset": "0x00",
              "size": 32,
              "description": "Miscellaneous Control Register"
            },
            "SCMISC": {
              "offset": "0x04",
              "size": 32,
              "description": "Statistical Check Miscellaneous Register"
            },
            "PKRRNG": {
              "offset": "0x08",
              "size": 32,
              "description": "Poker Range Register"
            },
            "PKRMAX": {
              "offset": "0x0C",
              "size": 32,
              "description": "Poker Maximum Limit Register"
            },
            "PKRSQ": {
              "offset": "0x0C",
              "size": 32,
              "description": "Poker Square Calculation Result Register"
            },
            "SDCTL": {
              "offset": "0x10",
              "size": 32,
              "description": "Seed Control Register"
            },
            "SBLIM": {
              "offset": "0x14",
              "size": 32,
              "description": "Sparse Bit Limit Register"
            },
            "TOTSAM": {
              "offset": "0x14",
              "size": 32,
              "description": "Total Samples Register"
            },
            "FRQMIN": {
              "offset": "0x18",
              "size": 32,
              "description": "Frequency Count Minimum Limit Register"
            },
            "FRQCNT": {
              "offset": "0x1C",
              "size": 32,
              "description": "Frequency Count Register"
            },
            "FRQMAX": {
              "offset": "0x1C",
              "size": 32,
              "description": "Frequency Count Maximum Limit Register"
            },
            "SCMC": {
              "offset": "0x20",
              "size": 32,
              "description": "Statistical Check Monobit Count Register"
            },
            "SCML": {
              "offset": "0x20",
              "size": 32,
              "description": "Statistical Check Monobit Limit Register"
            },
            "SCR1C": {
              "offset": "0x24",
              "size": 32,
              "description": "Statistical Check Run Length 1 Count Register"
            },
            "SCR1L": {
              "offset": "0x24",
              "size": 32,
              "description": "Statistical Check Run Length 1 Limit Register"
            },
            "SCR2C": {
              "offset": "0x28",
              "size": 32,
              "description": "Statistical Check Run Length 2 Count Register"
            },
            "SCR2L": {
              "offset": "0x28",
              "size": 32,
              "description": "Statistical Check Run Length 2 Limit Register"
            },
            "SCR3C": {
              "offset": "0x2C",
              "size": 32,
              "description": "Statistical Check Run Length 3 Count Register"
            },
            "SCR3L": {
              "offset": "0x2C",
              "size": 32,
              "description": "Statistical Check Run Length 3 Limit Register"
            },
            "SCR4C": {
              "offset": "0x30",
              "size": 32,
              "description": "Statistical Check Run Length 4 Count Register"
            },
            "SCR4L": {
              "offset": "0x30",
              "size": 32,
              "description": "Statistical Check Run Length 4 Limit Register"
            },
            "SCR5C": {
              "offset": "0x34",
              "size": 32,
              "description": "Statistical Check Run Length 5 Count Register"
            },
            "SCR5L": {
              "offset": "0x34",
              "size": 32,
              "description": "Statistical Check Run Length 5 Limit Register"
            },
            "SCR6PC": {
              "offset": "0x38",
              "size": 32,
              "description": "Statistical Check Run Length 6+ Count Register"
            },
            "SCR6PL": {
              "offset": "0x38",
              "size": 32,
              "description": "Statistical Check Run Length 6+ Limit Register"
            },
            "STATUS": {
              "offset": "0x3C",
              "size": 32,
              "description": "Status Register"
            },
            "ENT0": {
              "offset": "0x40",
              "size": 32,
              "description": "Entropy Read Register"
            },
            "ENT1": {
              "offset": "0x44",
              "size": 32,
              "description": "Entropy Read Register"
            },
            "ENT2": {
              "offset": "0x48",
              "size": 32,
              "description": "Entropy Read Register"
            },
            "ENT3": {
              "offset": "0x4C",
              "size": 32,
              "description": "Entropy Read Register"
            },
            "ENT4": {
              "offset": "0x50",
              "size": 32,
              "description": "Entropy Read Register"
            },
            "ENT5": {
              "offset": "0x54",
              "size": 32,
              "description": "Entropy Read Register"
            },
            "ENT6": {
              "offset": "0x58",
              "size": 32,
              "description": "Entropy Read Register"
            },
            "ENT7": {
              "offset": "0x5C",
              "size": 32,
              "description": "Entropy Read Register"
            },
            "ENT8": {
              "offset": "0x60",
              "size": 32,
              "description": "Entropy Read Register"
            },
            "ENT9": {
              "offset": "0x64",
              "size": 32,
              "description": "Entropy Read Register"
            },
            "ENT10": {
              "offset": "0x68",
              "size": 32,
              "description": "Entropy Read Register"
            },
            "ENT11": {
              "offset": "0x6C",
              "size": 32,
              "description": "Entropy Read Register"
            },
            "ENT12": {
              "offset": "0x70",
              "size": 32,
              "description": "Entropy Read Register"
            },
            "ENT13": {
              "offset": "0x74",
              "size": 32,
              "description": "Entropy Read Register"
            },
            "ENT14": {
              "offset": "0x78",
              "size": 32,
              "description": "Entropy Read Register"
            },
            "ENT15": {
              "offset": "0x7C",
              "size": 32,
              "description": "Entropy Read Register"
            },
            "PKRCNT10": {
              "offset": "0x80",
              "size": 32,
              "description": "Statistical Check Poker Count 1 and 0 Register"
            },
            "PKRCNT32": {
              "offset": "0x84",
              "size": 32,
              "description": "Statistical Check Poker Count 3 and 2 Register"
            },
            "PKRCNT54": {
              "offset": "0x88",
              "size": 32,
              "description": "Statistical Check Poker Count 5 and 4 Register"
            },
            "PKRCNT76": {
              "offset": "0x8C",
              "size": 32,
              "description": "Statistical Check Poker Count 7 and 6 Register"
            },
            "PKRCNT98": {
              "offset": "0x90",
              "size": 32,
              "description": "Statistical Check Poker Count 9 and 8 Register"
            },
            "PKRCNTBA": {
              "offset": "0x94",
              "size": 32,
              "description": "Statistical Check Poker Count B and A Register"
            },
            "PKRCNTDC": {
              "offset": "0x98",
              "size": 32,
              "description": "Statistical Check Poker Count D and C Register"
            },
            "PKRCNTFE": {
              "offset": "0x9C",
              "size": 32,
              "description": "Statistical Check Poker Count F and E Register"
            },
            "SEC_CFG": {
              "offset": "0xB0",
              "size": 32,
              "description": "Security Configuration Register"
            },
            "INT_CTRL": {
              "offset": "0xB4",
              "size": 32,
              "description": "Interrupt Control Register"
            },
            "INT_MASK": {
              "offset": "0xB8",
              "size": 32,
              "description": "Mask Register"
            },
            "INT_STATUS": {
              "offset": "0xBC",
              "size": 32,
              "description": "Interrupt Status Register"
            },
            "VID1": {
              "offset": "0xF0",
              "size": 32,
              "description": "Version ID Register (MS)"
            },
            "VID2": {
              "offset": "0xF4",
              "size": 32,
              "description": "Version ID Register (LS)"
            }
          },
          "bits": {
            "MCTL": {
              "SAMP_MODE": {
                "bit": 0,
                "description": "Sample Mode",
                "width": 2
              },
              "OSC_DIV": {
                "bit": 2,
                "description": "Oscillator Divide",
                "width": 2
              },
              "UNUSED": {
                "bit": 4,
                "description": "This bit is unused but write-able. Must be left as zero."
              },
              "TRNG_ACC": {
                "bit": 5,
                "description": "TRNG Access Mode"
              },
              "RST_DEF": {
                "bit": 6,
                "description": "Reset Defaults"
              },
              "FOR_SCLK": {
                "bit": 7,
                "description": "Force System Clock"
              },
              "FCT_FAIL": {
                "bit": 8,
                "description": "Read only: Frequency Count Fail"
              },
              "FCT_VAL": {
                "bit": 9,
                "description": "Read only: Frequency Count Valid. Indicates that a valid frequency count may be read from FRQCNT."
              },
              "ENT_VAL": {
                "bit": 10,
                "description": "Read only: Entropy Valid"
              },
              "TST_OUT": {
                "bit": 11,
                "description": "Read only: Test point inside ring oscillator."
              },
              "ERR": {
                "bit": 12,
                "description": "Read: Error status"
              },
              "TSTOP_OK": {
                "bit": 13,
                "description": "TRNG_OK_TO_STOP"
              },
              "PRGM": {
                "bit": 16,
                "description": "Programming Mode Select"
              }
            },
            "SCMISC": {
              "LRUN_MAX": {
                "bit": 0,
                "description": "LONG RUN MAX LIMIT",
                "width": 8
              },
              "RTY_CT": {
                "bit": 16,
                "description": "RETRY COUNT",
                "width": 4
              }
            },
            "PKRRNG": {
              "PKR_RNG": {
                "bit": 0,
                "description": "Poker Range",
                "width": 16
              }
            },
            "PKRMAX": {
              "PKR_MAX": {
                "bit": 0,
                "description": "Poker Maximum Limit.",
                "width": 24
              }
            },
            "PKRSQ": {
              "PKR_SQ": {
                "bit": 0,
                "description": "Poker Square Calculation Result.",
                "width": 24
              }
            },
            "SDCTL": {
              "SAMP_SIZE": {
                "bit": 0,
                "description": "Sample Size",
                "width": 16
              },
              "ENT_DLY": {
                "bit": 16,
                "description": "Entropy Delay",
                "width": 16
              }
            },
            "SBLIM": {
              "SB_LIM": {
                "bit": 0,
                "description": "Sparse Bit Limit",
                "width": 10
              }
            },
            "TOTSAM": {
              "TOT_SAM": {
                "bit": 0,
                "description": "Total Samples",
                "width": 20
              }
            },
            "FRQMIN": {
              "FRQ_MIN": {
                "bit": 0,
                "description": "Frequency Count Minimum Limit",
                "width": 22
              }
            },
            "FRQCNT": {
              "FRQ_CT": {
                "bit": 0,
                "description": "Frequency Count",
                "width": 22
              }
            },
            "FRQMAX": {
              "FRQ_MAX": {
                "bit": 0,
                "description": "Frequency Counter Maximum Limit",
                "width": 22
              }
            },
            "SCMC": {
              "MONO_CT": {
                "bit": 0,
                "description": "Monobit Count",
                "width": 16
              }
            },
            "SCML": {
              "MONO_MAX": {
                "bit": 0,
                "description": "Monobit Maximum Limit",
                "width": 16
              },
              "MONO_RNG": {
                "bit": 16,
                "description": "Monobit Range",
                "width": 16
              }
            },
            "SCR1C": {
              "R1_0_CT": {
                "bit": 0,
                "description": "Runs of Zero, Length 1 Count",
                "width": 15
              },
              "R1_1_CT": {
                "bit": 16,
                "description": "Runs of One, Length 1 Count",
                "width": 15
              }
            },
            "SCR1L": {
              "RUN1_MAX": {
                "bit": 0,
                "description": "Run Length 1 Maximum Limit",
                "width": 15
              },
              "RUN1_RNG": {
                "bit": 16,
                "description": "Run Length 1 Range",
                "width": 15
              }
            },
            "SCR2C": {
              "R2_0_CT": {
                "bit": 0,
                "description": "Runs of Zero, Length 2 Count",
                "width": 14
              },
              "R2_1_CT": {
                "bit": 16,
                "description": "Runs of One, Length 2 Count",
                "width": 14
              }
            },
            "SCR2L": {
              "RUN2_MAX": {
                "bit": 0,
                "description": "Run Length 2 Maximum Limit",
                "width": 14
              },
              "RUN2_RNG": {
                "bit": 16,
                "description": "Run Length 2 Range",
                "width": 14
              }
            },
            "SCR3C": {
              "R3_0_CT": {
                "bit": 0,
                "description": "Runs of Zeroes, Length 3 Count",
                "width": 13
              },
              "R3_1_CT": {
                "bit": 16,
                "description": "Runs of Ones, Length 3 Count",
                "width": 13
              }
            },
            "SCR3L": {
              "RUN3_MAX": {
                "bit": 0,
                "description": "Run Length 3 Maximum Limit",
                "width": 13
              },
              "RUN3_RNG": {
                "bit": 16,
                "description": "Run Length 3 Range",
                "width": 13
              }
            },
            "SCR4C": {
              "R4_0_CT": {
                "bit": 0,
                "description": "Runs of Zero, Length 4 Count",
                "width": 12
              },
              "R4_1_CT": {
                "bit": 16,
                "description": "Runs of One, Length 4 Count",
                "width": 12
              }
            },
            "SCR4L": {
              "RUN4_MAX": {
                "bit": 0,
                "description": "Run Length 4 Maximum Limit",
                "width": 12
              },
              "RUN4_RNG": {
                "bit": 16,
                "description": "Run Length 4 Range",
                "width": 12
              }
            },
            "SCR5C": {
              "R5_0_CT": {
                "bit": 0,
                "description": "Runs of Zero, Length 5 Count",
                "width": 11
              },
              "R5_1_CT": {
                "bit": 16,
                "description": "Runs of One, Length 5 Count",
                "width": 11
              }
            },
            "SCR5L": {
              "RUN5_MAX": {
                "bit": 0,
                "description": "Run Length 5 Maximum Limit",
                "width": 11
              },
              "RUN5_RNG": {
                "bit": 16,
                "description": "Run Length 5 Range",
                "width": 11
              }
            },
            "SCR6PC": {
              "R6P_0_CT": {
                "bit": 0,
                "description": "Runs of Zero, Length 6+ Count",
                "width": 11
              },
              "R6P_1_CT": {
                "bit": 16,
                "description": "Runs of One, Length 6+ Count",
                "width": 11
              }
            },
            "SCR6PL": {
              "RUN6P_MAX": {
                "bit": 0,
                "description": "Run Length 6+ Maximum Limit",
                "width": 11
              },
              "RUN6P_RNG": {
                "bit": 16,
                "description": "Run Length 6+ Range",
                "width": 11
              }
            },
            "STATUS": {
              "TF1BR0": {
                "bit": 0,
                "description": "Test Fail, 1-Bit Run, Sampling 0s. If TF1BR0=1, the 1-Bit Run, Sampling 0s Test has failed."
              },
              "TF1BR1": {
                "bit": 1,
                "description": "Test Fail, 1-Bit Run, Sampling 1s. If TF1BR1=1, the 1-Bit Run, Sampling 1s Test has failed."
              },
              "TF2BR0": {
                "bit": 2,
                "description": "Test Fail, 2-Bit Run, Sampling 0s. If TF2BR0=1, the 2-Bit Run, Sampling 0s Test has failed."
              },
              "TF2BR1": {
                "bit": 3,
                "description": "Test Fail, 2-Bit Run, Sampling 1s. If TF2BR1=1, the 2-Bit Run, Sampling 1s Test has failed."
              },
              "TF3BR0": {
                "bit": 4,
                "description": "Test Fail, 3-Bit Run, Sampling 0s. If TF3BR0=1, the 3-Bit Run, Sampling 0s Test has failed."
              },
              "TF3BR1": {
                "bit": 5,
                "description": "Test Fail, 3-Bit Run, Sampling 1s. If TF3BR1=1, the 3-Bit Run, Sampling 1s Test has failed."
              },
              "TF4BR0": {
                "bit": 6,
                "description": "Test Fail, 4-Bit Run, Sampling 0s. If TF4BR0=1, the 4-Bit Run, Sampling 0s Test has failed."
              },
              "TF4BR1": {
                "bit": 7,
                "description": "Test Fail, 4-Bit Run, Sampling 1s. If TF4BR1=1, the 4-Bit Run, Sampling 1s Test has failed."
              },
              "TF5BR0": {
                "bit": 8,
                "description": "Test Fail, 5-Bit Run, Sampling 0s. If TF5BR0=1, the 5-Bit Run, Sampling 0s Test has failed."
              },
              "TF5BR1": {
                "bit": 9,
                "description": "Test Fail, 5-Bit Run, Sampling 1s. If TF5BR1=1, the 5-Bit Run, Sampling 1s Test has failed."
              },
              "TF6PBR0": {
                "bit": 10,
                "description": "Test Fail, 6 Plus Bit Run, Sampling 0s"
              },
              "TF6PBR1": {
                "bit": 11,
                "description": "Test Fail, 6 Plus Bit Run, Sampling 1s"
              },
              "TFSB": {
                "bit": 12,
                "description": "Test Fail, Sparse Bit. If TFSB=1, the Sparse Bit Test has failed."
              },
              "TFLR": {
                "bit": 13,
                "description": "Test Fail, Long Run. If TFLR=1, the Long Run Test has failed."
              },
              "TFP": {
                "bit": 14,
                "description": "Test Fail, Poker. If TFP=1, the Poker Test has failed."
              },
              "TFMB": {
                "bit": 15,
                "description": "Test Fail, Mono Bit. If TFMB=1, the Mono Bit Test has failed."
              },
              "RETRY_CT": {
                "bit": 16,
                "description": "RETRY COUNT",
                "width": 4
              }
            },
            "ENT0": {
              "ENT": {
                "bit": 0,
                "description": "Entropy Value",
                "width": 32
              }
            },
            "ENT1": {
              "ENT": {
                "bit": 0,
                "description": "Entropy Value",
                "width": 32
              }
            },
            "ENT2": {
              "ENT": {
                "bit": 0,
                "description": "Entropy Value",
                "width": 32
              }
            },
            "ENT3": {
              "ENT": {
                "bit": 0,
                "description": "Entropy Value",
                "width": 32
              }
            },
            "ENT4": {
              "ENT": {
                "bit": 0,
                "description": "Entropy Value",
                "width": 32
              }
            },
            "ENT5": {
              "ENT": {
                "bit": 0,
                "description": "Entropy Value",
                "width": 32
              }
            },
            "ENT6": {
              "ENT": {
                "bit": 0,
                "description": "Entropy Value",
                "width": 32
              }
            },
            "ENT7": {
              "ENT": {
                "bit": 0,
                "description": "Entropy Value",
                "width": 32
              }
            },
            "ENT8": {
              "ENT": {
                "bit": 0,
                "description": "Entropy Value",
                "width": 32
              }
            },
            "ENT9": {
              "ENT": {
                "bit": 0,
                "description": "Entropy Value",
                "width": 32
              }
            },
            "ENT10": {
              "ENT": {
                "bit": 0,
                "description": "Entropy Value",
                "width": 32
              }
            },
            "ENT11": {
              "ENT": {
                "bit": 0,
                "description": "Entropy Value",
                "width": 32
              }
            },
            "ENT12": {
              "ENT": {
                "bit": 0,
                "description": "Entropy Value",
                "width": 32
              }
            },
            "ENT13": {
              "ENT": {
                "bit": 0,
                "description": "Entropy Value",
                "width": 32
              }
            },
            "ENT14": {
              "ENT": {
                "bit": 0,
                "description": "Entropy Value",
                "width": 32
              }
            },
            "ENT15": {
              "ENT": {
                "bit": 0,
                "description": "Entropy Value",
                "width": 32
              }
            },
            "PKRCNT10": {
              "PKR_0_CT": {
                "bit": 0,
                "description": "Poker 0h Count",
                "width": 16
              },
              "PKR_1_CT": {
                "bit": 16,
                "description": "Poker 1h Count",
                "width": 16
              }
            },
            "PKRCNT32": {
              "PKR_2_CT": {
                "bit": 0,
                "description": "Poker 2h Count",
                "width": 16
              },
              "PKR_3_CT": {
                "bit": 16,
                "description": "Poker 3h Count",
                "width": 16
              }
            },
            "PKRCNT54": {
              "PKR_4_CT": {
                "bit": 0,
                "description": "Poker 4h Count",
                "width": 16
              },
              "PKR_5_CT": {
                "bit": 16,
                "description": "Poker 5h Count",
                "width": 16
              }
            },
            "PKRCNT76": {
              "PKR_6_CT": {
                "bit": 0,
                "description": "Poker 6h Count",
                "width": 16
              },
              "PKR_7_CT": {
                "bit": 16,
                "description": "Poker 7h Count",
                "width": 16
              }
            },
            "PKRCNT98": {
              "PKR_8_CT": {
                "bit": 0,
                "description": "Poker 8h Count",
                "width": 16
              },
              "PKR_9_CT": {
                "bit": 16,
                "description": "Poker 9h Count",
                "width": 16
              }
            },
            "PKRCNTBA": {
              "PKR_A_CT": {
                "bit": 0,
                "description": "Poker Ah Count",
                "width": 16
              },
              "PKR_B_CT": {
                "bit": 16,
                "description": "Poker Bh Count",
                "width": 16
              }
            },
            "PKRCNTDC": {
              "PKR_C_CT": {
                "bit": 0,
                "description": "Poker Ch Count",
                "width": 16
              },
              "PKR_D_CT": {
                "bit": 16,
                "description": "Poker Dh Count",
                "width": 16
              }
            },
            "PKRCNTFE": {
              "PKR_E_CT": {
                "bit": 0,
                "description": "Poker Eh Count",
                "width": 16
              },
              "PKR_F_CT": {
                "bit": 16,
                "description": "Poker Fh Count",
                "width": 16
              }
            },
            "SEC_CFG": {
              "SH0": {
                "bit": 0,
                "description": "Reserved. DRNG specific, not applicable to this version."
              },
              "NO_PRGM": {
                "bit": 1,
                "description": "If set, the TRNG registers cannot be programmed"
              },
              "SK_VAL": {
                "bit": 2,
                "description": "Reserved. DRNG-specific, not applicable to this version."
              }
            },
            "INT_CTRL": {
              "HW_ERR": {
                "bit": 0,
                "description": "Bit position that can be cleared if corresponding bit of INT_STATUS has been asserted."
              },
              "ENT_VAL": {
                "bit": 1,
                "description": "Same behavior as bit 0 above."
              },
              "FRQ_CT_FAIL": {
                "bit": 2,
                "description": "Same behavior as bit 0 above."
              },
              "UNUSED": {
                "bit": 3,
                "description": "Reserved but writeable.",
                "width": 29
              }
            },
            "INT_MASK": {
              "HW_ERR": {
                "bit": 0,
                "description": "Bit position that can be cleared if corresponding bit of INT_STATUS has been asserted."
              },
              "ENT_VAL": {
                "bit": 1,
                "description": "Same behavior as bit 0 above."
              },
              "FRQ_CT_FAIL": {
                "bit": 2,
                "description": "Same behavior as bit 0 above."
              }
            },
            "INT_STATUS": {
              "HW_ERR": {
                "bit": 0,
                "description": "Read: Error status"
              },
              "ENT_VAL": {
                "bit": 1,
                "description": "Read only: Entropy Valid"
              },
              "FRQ_CT_FAIL": {
                "bit": 2,
                "description": "Read only: Frequency Count Fail"
              }
            },
            "VID1": {
              "MIN_REV": {
                "bit": 0,
                "description": "Shows the Freescale IP's Minor revision of the TRNG.",
                "width": 8
              },
              "MAJ_REV": {
                "bit": 8,
                "description": "Shows the Freescale IP's Major revision of the TRNG.",
                "width": 8
              },
              "IP_ID": {
                "bit": 16,
                "description": "Shows the Freescale IP ID.",
                "width": 16
              }
            },
            "VID2": {
              "CONFIG_OPT": {
                "bit": 0,
                "description": "Shows the Freescale IP's Configuaration options for the TRNG.",
                "width": 8
              },
              "ECO_REV": {
                "bit": 8,
                "description": "Shows the Freescale IP's ECO revision of the TRNG.",
                "width": 8
              },
              "INTG_OPT": {
                "bit": 16,
                "description": "Shows the Freescale integration options for the TRNG.",
                "width": 8
              },
              "ERA": {
                "bit": 24,
                "description": "Shows the Freescale compile options for the TRNG.",
                "width": 8
              }
            }
          }
        },
        "SPI": {
          "instances": [
            {
              "name": "SPI0",
              "base": "0x4002C000",
              "irq": 10
            },
            {
              "name": "SPI1",
              "base": "0x4002D000",
              "irq": 29
            }
          ],
          "registers": {
            "MCR": {
              "offset": "0x00",
              "size": 32,
              "description": "Module Configuration Register"
            },
            "TCR": {
              "offset": "0x08",
              "size": 32,
              "description": "Transfer Count Register"
            },
            "CTAR%s": {
              "offset": "0x0C",
              "size": 32,
              "description": "Clock and Transfer Attributes Register (In Master Mode)"
            },
            "CTAR_SLAVE": {
              "offset": "0x0C",
              "size": 32,
              "description": "Clock and Transfer Attributes Register (In Slave Mode)"
            },
            "SR": {
              "offset": "0x2C",
              "size": 32,
              "description": "Status Register"
            },
            "RSER": {
              "offset": "0x30",
              "size": 32,
              "description": "DMA/Interrupt Request Select and Enable Register"
            },
            "PUSHR": {
              "offset": "0x34",
              "size": 32,
              "description": "PUSH TX FIFO Register In Master Mode"
            },
            "PUSHR_SLAVE": {
              "offset": "0x34",
              "size": 32,
              "description": "PUSH TX FIFO Register In Slave Mode"
            },
            "POPR": {
              "offset": "0x38",
              "size": 32,
              "description": "POP RX FIFO Register"
            },
            "TXFR%s": {
              "offset": "0x3C",
              "size": 32,
              "description": "Transmit FIFO Registers"
            },
            "RXFR%s": {
              "offset": "0x7C",
              "size": 32,
              "description": "Receive FIFO Registers"
            }
          },
          "bits": {
            "MCR": {
              "HALT": {
                "bit": 0,
                "description": "Halt"
              },
              "SMPL_PT": {
                "bit": 8,
                "description": "Sample Point",
                "width": 2
              },
              "CLR_RXF": {
                "bit": 10,
                "description": "CLR_RXF"
              },
              "CLR_TXF": {
                "bit": 11,
                "description": "Clear TX FIFO"
              },
              "DIS_RXF": {
                "bit": 12,
                "description": "Disable Receive FIFO"
              },
              "DIS_TXF": {
                "bit": 13,
                "description": "Disable Transmit FIFO"
              },
              "MDIS": {
                "bit": 14,
                "description": "Module Disable"
              },
              "DOZE": {
                "bit": 15,
                "description": "Doze Enable"
              },
              "PCSIS": {
                "bit": 16,
                "description": "Peripheral Chip Select x Inactive State",
                "width": 4
              },
              "ROOE": {
                "bit": 24,
                "description": "Receive FIFO Overflow Overwrite Enable"
              },
              "MTFE": {
                "bit": 26,
                "description": "Modified Transfer Format Enable"
              },
              "FRZ": {
                "bit": 27,
                "description": "Freeze"
              },
              "DCONF": {
                "bit": 28,
                "description": "SPI Configuration.",
                "width": 2
              },
              "CONT_SCKE": {
                "bit": 30,
                "description": "Continuous SCK Enable"
              },
              "MSTR": {
                "bit": 31,
                "description": "Master/Slave Mode Select"
              }
            },
            "TCR": {
              "SPI_TCNT": {
                "bit": 16,
                "description": "SPI Transfer Counter",
                "width": 16
              }
            },
            "CTAR%s": {
              "BR": {
                "bit": 0,
                "description": "Baud Rate Scaler",
                "width": 4
              },
              "DT": {
                "bit": 4,
                "description": "Delay After Transfer Scaler",
                "width": 4
              },
              "ASC": {
                "bit": 8,
                "description": "After SCK Delay Scaler",
                "width": 4
              },
              "CSSCK": {
                "bit": 12,
                "description": "PCS to SCK Delay Scaler",
                "width": 4
              },
              "PBR": {
                "bit": 16,
                "description": "Baud Rate Prescaler",
                "width": 2
              },
              "PDT": {
                "bit": 18,
                "description": "Delay after Transfer Prescaler",
                "width": 2
              },
              "PASC": {
                "bit": 20,
                "description": "After SCK Delay Prescaler",
                "width": 2
              },
              "PCSSCK": {
                "bit": 22,
                "description": "PCS to SCK Delay Prescaler",
                "width": 2
              },
              "LSBFE": {
                "bit": 24,
                "description": "LSB First"
              },
              "CPHA": {
                "bit": 25,
                "description": "Clock Phase"
              },
              "CPOL": {
                "bit": 26,
                "description": "Clock Polarity"
              },
              "FMSZ": {
                "bit": 27,
                "description": "Frame Size",
                "width": 4
              },
              "DBR": {
                "bit": 31,
                "description": "Double Baud Rate"
              }
            },
            "CTAR_SLAVE": {
              "CPHA": {
                "bit": 25,
                "description": "Clock Phase"
              },
              "CPOL": {
                "bit": 26,
                "description": "Clock Polarity"
              },
              "FMSZ": {
                "bit": 27,
                "description": "Frame Size",
                "width": 4
              }
            },
            "SR": {
              "POPNXTPTR": {
                "bit": 0,
                "description": "Pop Next Pointer",
                "width": 4
              },
              "RXCTR": {
                "bit": 4,
                "description": "RX FIFO Counter",
                "width": 4
              },
              "TXNXTPTR": {
                "bit": 8,
                "description": "Transmit Next Pointer",
                "width": 4
              },
              "TXCTR": {
                "bit": 12,
                "description": "TX FIFO Counter",
                "width": 4
              },
              "RFDF": {
                "bit": 17,
                "description": "Receive FIFO Drain Flag"
              },
              "RFOF": {
                "bit": 19,
                "description": "Receive FIFO Overflow Flag"
              },
              "TFFF": {
                "bit": 25,
                "description": "Transmit FIFO Fill Flag"
              },
              "TFUF": {
                "bit": 27,
                "description": "Transmit FIFO Underflow Flag"
              },
              "EOQF": {
                "bit": 28,
                "description": "End of Queue Flag"
              },
              "TXRXS": {
                "bit": 30,
                "description": "TX and RX Status"
              },
              "TCF": {
                "bit": 31,
                "description": "Transfer Complete Flag"
              }
            },
            "RSER": {
              "RFDF_DIRS": {
                "bit": 16,
                "description": "Receive FIFO Drain DMA or Interrupt Request Select"
              },
              "RFDF_RE": {
                "bit": 17,
                "description": "Receive FIFO Drain Request Enable"
              },
              "RFOF_RE": {
                "bit": 19,
                "description": "Receive FIFO Overflow Request Enable"
              },
              "TFFF_DIRS": {
                "bit": 24,
                "description": "Transmit FIFO Fill DMA or Interrupt Request Select"
              },
              "TFFF_RE": {
                "bit": 25,
                "description": "Transmit FIFO Fill Request Enable"
              },
              "TFUF_RE": {
                "bit": 27,
                "description": "Transmit FIFO Underflow Request Enable"
              },
              "EOQF_RE": {
                "bit": 28,
                "description": "Finished Request Enable"
              },
              "TCF_RE": {
                "bit": 31,
                "description": "Transmission Complete Request Enable"
              }
            },
            "PUSHR": {
              "TXDATA": {
                "bit": 0,
                "description": "Transmit Data",
                "width": 16
              },
              "PCS": {
                "bit": 16,
                "description": "Select which PCS signals are to be asserted for the transfer",
                "width": 4
              },
              "CTCNT": {
                "bit": 26,
                "description": "Clear Transfer Counter"
              },
              "EOQ": {
                "bit": 27,
                "description": "End Of Queue"
              },
              "CTAS": {
                "bit": 28,
                "description": "Clock and Transfer Attributes Select",
                "width": 3
              },
              "CONT": {
                "bit": 31,
                "description": "Continuous Peripheral Chip Select Enable"
              }
            },
            "PUSHR_SLAVE": {
              "TXDATA": {
                "bit": 0,
                "description": "Transmit Data",
                "width": 16
              }
            },
            "POPR": {
              "RXDATA": {
                "bit": 0,
                "description": "Received Data",
                "width": 32
              }
            },
            "TXFR%s": {
              "TXDATA": {
                "bit": 0,
                "description": "Transmit Data",
                "width": 16
              },
              "TXCMD_TXDATA": {
                "bit": 16,
                "description": "Transmit Command or Transmit Data",
                "width": 16
              }
            },
            "RXFR%s": {
              "RXDATA": {
                "bit": 0,
                "description": "Receive Data",
                "width": 32
              }
            }
          }
        },
        "TIM": {
          "instances": [
            {
              "name": "PIT",
              "base": "0x40037000",
              "irq": 22
            },
            {
              "name": "TPM0",
              "base": "0x40038000",
              "irq": 17
            },
            {
              "name": "TPM1",
              "base": "0x40039000",
              "irq": 18
            },
            {
              "name": "TPM2",
              "base": "0x4003A000",
              "irq": 19
            },
            {
              "name": "LPTMR0",
              "base": "0x40040000",
              "irq": 28
            }
          ],
          "registers": {
            "MCR": {
              "offset": "0x00",
              "size": 32,
              "description": "PIT Module Control Register"
            },
            "LTMR64H": {
              "offset": "0xE0",
              "size": 32,
              "description": "PIT Upper Lifetime Timer Register"
            },
            "LTMR64L": {
              "offset": "0xE4",
              "size": 32,
              "description": "PIT Lower Lifetime Timer Register"
            },
            "LDVAL%s": {
              "offset": "0x100",
              "size": 32,
              "description": "Timer Load Value Register"
            },
            "CVAL%s": {
              "offset": "0x104",
              "size": 32,
              "description": "Current Timer Value Register"
            },
            "TCTRL%s": {
              "offset": "0x108",
              "size": 32,
              "description": "Timer Control Register"
            },
            "TFLG%s": {
              "offset": "0x10C",
              "size": 32,
              "description": "Timer Flag Register"
            }
          },
          "bits": {
            "MCR": {
              "FRZ": {
                "bit": 0,
                "description": "Freeze"
              },
              "MDIS": {
                "bit": 1,
                "description": "Module Disable - (PIT section)"
              }
            },
            "LTMR64H": {
              "LTH": {
                "bit": 0,
                "description": "Life Timer value",
                "width": 32
              }
            },
            "LTMR64L": {
              "LTL": {
                "bit": 0,
                "description": "Life Timer value",
                "width": 32
              }
            },
            "LDVAL%s": {
              "TSV": {
                "bit": 0,
                "description": "Timer Start Value",
                "width": 32
              }
            },
            "CVAL%s": {
              "TVL": {
                "bit": 0,
                "description": "Current Timer Value",
                "width": 32
              }
            },
            "TCTRL%s": {
              "TEN": {
                "bit": 0,
                "description": "Timer Enable"
              },
              "TIE": {
                "bit": 1,
                "description": "Timer Interrupt Enable"
              },
              "CHN": {
                "bit": 2,
                "description": "Chain Mode"
              }
            },
            "TFLG%s": {
              "TIF": {
                "bit": 0,
                "description": "Timer Interrupt Flag"
              }
            }
          }
        },
        "ADC": {
          "instances": [
            {
              "name": "ADC0",
              "base": "0x4003B000",
              "irq": 15
            }
          ],
          "registers": {
            "SC1%s": {
              "offset": "0x00",
              "size": 32,
              "description": "ADC Status and Control Registers 1"
            },
            "CFG1": {
              "offset": "0x08",
              "size": 32,
              "description": "ADC Configuration Register 1"
            },
            "CFG2": {
              "offset": "0x0C",
              "size": 32,
              "description": "ADC Configuration Register 2"
            },
            "R%s": {
              "offset": "0x10",
              "size": 32,
              "description": "ADC Data Result Register"
            },
            "CV%s": {
              "offset": "0x18",
              "size": 32,
              "description": "Compare Value Registers"
            },
            "SC2": {
              "offset": "0x20",
              "size": 32,
              "description": "Status and Control Register 2"
            },
            "SC3": {
              "offset": "0x24",
              "size": 32,
              "description": "Status and Control Register 3"
            },
            "OFS": {
              "offset": "0x28",
              "size": 32,
              "description": "ADC Offset Correction Register"
            },
            "PG": {
              "offset": "0x2C",
              "size": 32,
              "description": "ADC Plus-Side Gain Register"
            },
            "MG": {
              "offset": "0x30",
              "size": 32,
              "description": "ADC Minus-Side Gain Register"
            },
            "CLPD": {
              "offset": "0x34",
              "size": 32,
              "description": "ADC Plus-Side General Calibration Value Register"
            },
            "CLPS": {
              "offset": "0x38",
              "size": 32,
              "description": "ADC Plus-Side General Calibration Value Register"
            },
            "CLP4": {
              "offset": "0x3C",
              "size": 32,
              "description": "ADC Plus-Side General Calibration Value Register"
            },
            "CLP3": {
              "offset": "0x40",
              "size": 32,
              "description": "ADC Plus-Side General Calibration Value Register"
            },
            "CLP2": {
              "offset": "0x44",
              "size": 32,
              "description": "ADC Plus-Side General Calibration Value Register"
            },
            "CLP1": {
              "offset": "0x48",
              "size": 32,
              "description": "ADC Plus-Side General Calibration Value Register"
            },
            "CLP0": {
              "offset": "0x4C",
              "size": 32,
              "description": "ADC Plus-Side General Calibration Value Register"
            },
            "CLMD": {
              "offset": "0x54",
              "size": 32,
              "description": "ADC Minus-Side General Calibration Value Register"
            },
            "CLMS": {
              "offset": "0x58",
              "size": 32,
              "description": "ADC Minus-Side General Calibration Value Register"
            },
            "CLM4": {
              "offset": "0x5C",
              "size": 32,
              "description": "ADC Minus-Side General Calibration Value Register"
            },
            "CLM3": {
              "offset": "0x60",
              "size": 32,
              "description": "ADC Minus-Side General Calibration Value Register"
            },
            "CLM2": {
              "offset": "0x64",
              "size": 32,
              "description": "ADC Minus-Side General Calibration Value Register"
            },
            "CLM1": {
              "offset": "0x68",
              "size": 32,
              "description": "ADC Minus-Side General Calibration Value Register"
            },
            "CLM0": {
              "offset": "0x6C",
              "size": 32,
              "description": "ADC Minus-Side General Calibration Value Register"
            }
          },
          "bits": {
            "SC1%s": {
              "ADCH": {
                "bit": 0,
                "description": "Input channel select",
                "width": 5
              },
              "DIFF": {
                "bit": 5,
                "description": "Differential Mode Enable"
              },
              "AIEN": {
                "bit": 6,
                "description": "Interrupt Enable"
              },
              "COCO": {
                "bit": 7,
                "description": "Conversion Complete Flag"
              }
            },
            "CFG1": {
              "ADICLK": {
                "bit": 0,
                "description": "Input Clock Select",
                "width": 2
              },
              "MODE": {
                "bit": 2,
                "description": "Conversion mode selection",
                "width": 2
              },
              "ADLSMP": {
                "bit": 4,
                "description": "Sample Time Configuration"
              },
              "ADIV": {
                "bit": 5,
                "description": "Clock Divide Select",
                "width": 2
              },
              "ADLPC": {
                "bit": 7,
                "description": "Low-Power Configuration"
              }
            },
            "CFG2": {
              "ADLSTS": {
                "bit": 0,
                "description": "Long Sample Time Select",
                "width": 2
              },
              "ADHSC": {
                "bit": 2,
                "description": "High-Speed Configuration"
              },
              "ADACKEN": {
                "bit": 3,
                "description": "Asynchronous Clock Output Enable"
              },
              "MUXSEL": {
                "bit": 4,
                "description": "ADC Mux Select"
              }
            },
            "R%s": {
              "D": {
                "bit": 0,
                "description": "Data result",
                "width": 16
              }
            },
            "CV%s": {
              "CV": {
                "bit": 0,
                "description": "Compare Value.",
                "width": 16
              }
            },
            "SC2": {
              "REFSEL": {
                "bit": 0,
                "description": "Voltage Reference Selection",
                "width": 2
              },
              "DMAEN": {
                "bit": 2,
                "description": "DMA Enable"
              },
              "ACREN": {
                "bit": 3,
                "description": "Compare Function Range Enable"
              },
              "ACFGT": {
                "bit": 4,
                "description": "Compare Function Greater Than Enable"
              },
              "ACFE": {
                "bit": 5,
                "description": "Compare Function Enable"
              },
              "ADTRG": {
                "bit": 6,
                "description": "Conversion Trigger Select"
              },
              "ADACT": {
                "bit": 7,
                "description": "Conversion Active"
              }
            },
            "SC3": {
              "AVGS": {
                "bit": 0,
                "description": "Hardware Average Select",
                "width": 2
              },
              "AVGE": {
                "bit": 2,
                "description": "Hardware Average Enable"
              },
              "ADCO": {
                "bit": 3,
                "description": "Continuous Conversion Enable"
              },
              "CALF": {
                "bit": 6,
                "description": "Calibration Failed Flag"
              },
              "CAL": {
                "bit": 7,
                "description": "Calibration"
              }
            },
            "OFS": {
              "OFS": {
                "bit": 0,
                "description": "Offset Error Correction Value",
                "width": 16
              }
            },
            "PG": {
              "PG": {
                "bit": 0,
                "description": "Plus-Side Gain",
                "width": 16
              }
            },
            "MG": {
              "MG": {
                "bit": 0,
                "description": "Minus-Side Gain",
                "width": 16
              }
            },
            "CLPD": {
              "CLPD": {
                "bit": 0,
                "description": "Calibration Value",
                "width": 6
              }
            },
            "CLPS": {
              "CLPS": {
                "bit": 0,
                "description": "Calibration Value",
                "width": 6
              }
            },
            "CLP4": {
              "CLP4": {
                "bit": 0,
                "description": "Calibration Value",
                "width": 10
              }
            },
            "CLP3": {
              "CLP3": {
                "bit": 0,
                "description": "Calibration Value",
                "width": 9
              }
            },
            "CLP2": {
              "CLP2": {
                "bit": 0,
                "description": "Calibration Value",
                "width": 8
              }
            },
            "CLP1": {
              "CLP1": {
                "bit": 0,
                "description": "Calibration Value",
                "width": 7
              }
            },
            "CLP0": {
              "CLP0": {
                "bit": 0,
                "description": "Calibration Value",
                "width": 6
              }
            },
            "CLMD": {
              "CLMD": {
                "bit": 0,
                "description": "Calibration Value",
                "width": 6
              }
            },
            "CLMS": {
              "CLMS": {
                "bit": 0,
                "description": "Calibration Value",
                "width": 6
              }
            },
            "CLM4": {
              "CLM4": {
                "bit": 0,
                "description": "Calibration Value",
                "width": 10
              }
            },
            "CLM3": {
              "CLM3": {
                "bit": 0,
                "description": "Calibration Value",
                "width": 9
              }
            },
            "CLM2": {
              "CLM2": {
                "bit": 0,
                "description": "Calibration Value",
                "width": 8
              }
            },
            "CLM1": {
              "CLM1": {
                "bit": 0,
                "description": "Calibration Value",
                "width": 7
              }
            },
            "CLM0": {
              "CLM0": {
                "bit": 0,
                "description": "Calibration Value",
                "width": 6
              }
            }
          }
        },
        "RTC": {
          "instances": [
            {
              "name": "RTC",
              "base": "0x4003D000",
              "irq": 20
            }
          ],
          "registers": {
            "TSR": {
              "offset": "0x00",
              "size": 32,
              "description": "RTC Time Seconds Register"
            },
            "TPR": {
              "offset": "0x04",
              "size": 32,
              "description": "RTC Time Prescaler Register"
            },
            "TAR": {
              "offset": "0x08",
              "size": 32,
              "description": "RTC Time Alarm Register"
            },
            "TCR": {
              "offset": "0x0C",
              "size": 32,
              "description": "RTC Time Compensation Register"
            },
            "CR": {
              "offset": "0x10",
              "size": 32,
              "description": "RTC Control Register"
            },
            "SR": {
              "offset": "0x14",
              "size": 32,
              "description": "RTC Status Register"
            },
            "LR": {
              "offset": "0x18",
              "size": 32,
              "description": "RTC Lock Register"
            },
            "IER": {
              "offset": "0x1C",
              "size": 32,
              "description": "RTC Interrupt Enable Register"
            }
          },
          "bits": {
            "TSR": {
              "TSR": {
                "bit": 0,
                "description": "Time Seconds Register",
                "width": 32
              }
            },
            "TPR": {
              "TPR": {
                "bit": 0,
                "description": "Time Prescaler Register",
                "width": 16
              }
            },
            "TAR": {
              "TAR": {
                "bit": 0,
                "description": "Time Alarm Register",
                "width": 32
              }
            },
            "TCR": {
              "TCR": {
                "bit": 0,
                "description": "Time Compensation Register",
                "width": 8
              },
              "CIR": {
                "bit": 8,
                "description": "Compensation Interval Register",
                "width": 8
              },
              "TCV": {
                "bit": 16,
                "description": "Time Compensation Value",
                "width": 8
              },
              "CIC": {
                "bit": 24,
                "description": "Compensation Interval Counter",
                "width": 8
              }
            },
            "CR": {
              "SWR": {
                "bit": 0,
                "description": "Software Reset"
              },
              "WPE": {
                "bit": 1,
                "description": "Wakeup Pin Enable"
              },
              "SUP": {
                "bit": 2,
                "description": "Supervisor Access"
              },
              "UM": {
                "bit": 3,
                "description": "Update Mode"
              },
              "WPS": {
                "bit": 4,
                "description": "Wakeup Pin Select"
              },
              "OSCE": {
                "bit": 8,
                "description": "Oscillator Enable"
              },
              "CLKO": {
                "bit": 9,
                "description": "Clock Output"
              },
              "SC16P": {
                "bit": 10,
                "description": "Oscillator 16pF Load Configure"
              },
              "SC8P": {
                "bit": 11,
                "description": "Oscillator 8pF Load Configure"
              },
              "SC4P": {
                "bit": 12,
                "description": "Oscillator 4pF Load Configure"
              },
              "SC2P": {
                "bit": 13,
                "description": "Oscillator 2pF Load Configure"
              }
            },
            "SR": {
              "TIF": {
                "bit": 0,
                "description": "Time Invalid Flag"
              },
              "TOF": {
                "bit": 1,
                "description": "Time Overflow Flag"
              },
              "TAF": {
                "bit": 2,
                "description": "Time Alarm Flag"
              },
              "TCE": {
                "bit": 4,
                "description": "Time Counter Enable"
              }
            },
            "LR": {
              "TCL": {
                "bit": 3,
                "description": "Time Compensation Lock"
              },
              "CRL": {
                "bit": 4,
                "description": "Control Register Lock"
              },
              "SRL": {
                "bit": 5,
                "description": "Status Register Lock"
              },
              "LRL": {
                "bit": 6,
                "description": "Lock Register Lock"
              }
            },
            "IER": {
              "TIIE": {
                "bit": 0,
                "description": "Time Invalid Interrupt Enable"
              },
              "TOIE": {
                "bit": 1,
                "description": "Time Overflow Interrupt Enable"
              },
              "TAIE": {
                "bit": 2,
                "description": "Time Alarm Interrupt Enable"
              },
              "TSIE": {
                "bit": 4,
                "description": "Time Seconds Interrupt Enable"
              },
              "WPON": {
                "bit": 7,
                "description": "Wakeup Pin On"
              }
            }
          }
        },
        "DAC": {
          "instances": [
            {
              "name": "DAC0",
              "base": "0x4003F000",
              "irq": 25
            }
          ],
          "registers": {
            "DAT%sL": {
              "offset": "0x00",
              "size": 8,
              "description": "DAC Data Low Register"
            },
            "DAT%sH": {
              "offset": "0x01",
              "size": 8,
              "description": "DAC Data High Register"
            },
            "SR": {
              "offset": "0x20",
              "size": 8,
              "description": "DAC Status Register"
            },
            "C0": {
              "offset": "0x21",
              "size": 8,
              "description": "DAC Control Register"
            },
            "C1": {
              "offset": "0x22",
              "size": 8,
              "description": "DAC Control Register 1"
            },
            "C2": {
              "offset": "0x23",
              "size": 8,
              "description": "DAC Control Register 2"
            }
          },
          "bits": {
            "DAT%sL": {
              "DATA0": {
                "bit": 0,
                "description": "DATA0",
                "width": 8
              }
            },
            "DAT%sH": {
              "DATA1": {
                "bit": 0,
                "description": "DATA1",
                "width": 4
              }
            },
            "SR": {
              "DACBFRPBF": {
                "bit": 0,
                "description": "DAC Buffer Read Pointer Bottom Position Flag"
              },
              "DACBFRPTF": {
                "bit": 1,
                "description": "DAC Buffer Read Pointer Top Position Flag"
              },
              "DACBFWMF": {
                "bit": 2,
                "description": "DAC Buffer Watermark Flag"
              }
            },
            "C0": {
              "DACBBIEN": {
                "bit": 0,
                "description": "DAC Buffer Read Pointer Bottom Flag Interrupt Enable"
              },
              "DACBTIEN": {
                "bit": 1,
                "description": "DAC Buffer Read Pointer Top Flag Interrupt Enable"
              },
              "DACBWIEN": {
                "bit": 2,
                "description": "DAC Buffer Watermark Interrupt Enable"
              },
              "LPEN": {
                "bit": 3,
                "description": "DAC Low Power Control"
              },
              "DACSWTRG": {
                "bit": 4,
                "description": "DAC Software Trigger"
              },
              "DACTRGSEL": {
                "bit": 5,
                "description": "DAC Trigger Select"
              },
              "DACRFS": {
                "bit": 6,
                "description": "DAC Reference Select"
              },
              "DACEN": {
                "bit": 7,
                "description": "DAC Enable"
              }
            },
            "C1": {
              "DACBFEN": {
                "bit": 0,
                "description": "DAC Buffer Enable"
              },
              "DACBFMD": {
                "bit": 2,
                "description": "DAC Buffer Work Mode Select"
              },
              "DACBFWM": {
                "bit": 3,
                "description": "DAC Buffer Watermark Select",
                "width": 2
              },
              "DMAEN": {
                "bit": 7,
                "description": "DMA Enable Select"
              }
            },
            "C2": {
              "DACBFUP": {
                "bit": 0,
                "description": "DAC Buffer Upper Limit"
              },
              "DACBFRP": {
                "bit": 4,
                "description": "DAC Buffer Read Pointer"
              }
            }
          }
        },
        "RFSYS": {
          "instances": [
            {
              "name": "RFSYS",
              "base": "0x40041000"
            }
          ],
          "registers": {
            "REG%s": {
              "offset": "0x00",
              "size": 32,
              "description": "Register file register"
            }
          },
          "bits": {
            "REG%s": {
              "LL": {
                "bit": 0,
                "description": "Low lower byte",
                "width": 8
              },
              "LH": {
                "bit": 8,
                "description": "Low higher byte",
                "width": 8
              },
              "HL": {
                "bit": 16,
                "description": "High lower byte",
                "width": 8
              },
              "HH": {
                "bit": 24,
                "description": "High higher byte",
                "width": 8
              }
            }
          }
        },
        "TSI0": {
          "instances": [
            {
              "name": "TSI0",
              "base": "0x40045000",
              "irq": 11
            }
          ],
          "registers": {
            "GENCS": {
              "offset": "0x00",
              "size": 32,
              "description": "TSI General Control and Status Register"
            },
            "DATA": {
              "offset": "0x04",
              "size": 32,
              "description": "TSI DATA Register"
            },
            "TSHD": {
              "offset": "0x08",
              "size": 32,
              "description": "TSI Threshold Register"
            }
          },
          "bits": {
            "GENCS": {
              "CURSW": {
                "bit": 1,
                "description": "CURSW"
              },
              "EOSF": {
                "bit": 2,
                "description": "End of Scan Flag"
              },
              "SCNIP": {
                "bit": 3,
                "description": "Scan In Progress Status"
              },
              "STM": {
                "bit": 4,
                "description": "Scan Trigger Mode"
              },
              "STPE": {
                "bit": 5,
                "description": "TSI STOP Enable"
              },
              "TSIIEN": {
                "bit": 6,
                "description": "Touch Sensing Input Interrupt Enable"
              },
              "TSIEN": {
                "bit": 7,
                "description": "Touch Sensing Input Module Enable"
              },
              "NSCN": {
                "bit": 8,
                "description": "NSCN",
                "width": 5
              },
              "PS": {
                "bit": 13,
                "description": "PS",
                "width": 3
              },
              "EXTCHRG": {
                "bit": 16,
                "description": "EXTCHRG",
                "width": 3
              },
              "DVOLT": {
                "bit": 19,
                "description": "DVOLT",
                "width": 2
              },
              "REFCHRG": {
                "bit": 21,
                "description": "REFCHRG",
                "width": 3
              },
              "MODE": {
                "bit": 24,
                "description": "TSI analog modes setup and status bits.",
                "width": 4
              },
              "ESOR": {
                "bit": 28,
                "description": "End-of-scan or Out-of-Range Interrupt Selection"
              },
              "OUTRGF": {
                "bit": 31,
                "description": "Out of Range Flag."
              }
            },
            "DATA": {
              "TSICNT": {
                "bit": 0,
                "description": "TSI Conversion Counter Value",
                "width": 16
              },
              "SWTS": {
                "bit": 22,
                "description": "Software Trigger Start"
              },
              "DMAEN": {
                "bit": 23,
                "description": "DMA Transfer Enabled"
              },
              "TSICH": {
                "bit": 28,
                "description": "TSICH",
                "width": 4
              }
            },
            "TSHD": {
              "THRESL": {
                "bit": 0,
                "description": "TSI Wakeup Channel Low-threshold",
                "width": 16
              },
              "THRESH": {
                "bit": 16,
                "description": "TSI Wakeup Channel High-threshold",
                "width": 16
              }
            }
          }
        },
        "SIM": {
          "instances": [
            {
              "name": "SIM",
              "base": "0x40047000"
            }
          ],
          "registers": {
            "SOPT1": {
              "offset": "0x00",
              "size": 32,
              "description": "System Options Register 1"
            },
            "SOPT2": {
              "offset": "0x1004",
              "size": 32,
              "description": "System Options Register 2"
            },
            "SOPT4": {
              "offset": "0x100C",
              "size": 32,
              "description": "System Options Register 4"
            },
            "SOPT5": {
              "offset": "0x1010",
              "size": 32,
              "description": "System Options Register 5"
            },
            "SOPT7": {
              "offset": "0x1018",
              "size": 32,
              "description": "System Options Register 7"
            },
            "SDID": {
              "offset": "0x1024",
              "size": 32,
              "description": "System Device Identification Register"
            },
            "SCGC4": {
              "offset": "0x1034",
              "size": 32,
              "description": "System Clock Gating Control Register 4"
            },
            "SCGC5": {
              "offset": "0x1038",
              "size": 32,
              "description": "System Clock Gating Control Register 5"
            },
            "SCGC6": {
              "offset": "0x103C",
              "size": 32,
              "description": "System Clock Gating Control Register 6"
            },
            "SCGC7": {
              "offset": "0x1040",
              "size": 32,
              "description": "System Clock Gating Control Register 7"
            },
            "CLKDIV1": {
              "offset": "0x1044",
              "size": 32,
              "description": "System Clock Divider Register 1"
            },
            "FCFG1": {
              "offset": "0x104C",
              "size": 32,
              "description": "Flash Configuration Register 1"
            },
            "FCFG2": {
              "offset": "0x1050",
              "size": 32,
              "description": "Flash Configuration Register 2"
            },
            "UIDMH": {
              "offset": "0x1058",
              "size": 32,
              "description": "Unique Identification Register Mid-High"
            },
            "UIDML": {
              "offset": "0x105C",
              "size": 32,
              "description": "Unique Identification Register Mid Low"
            },
            "UIDL": {
              "offset": "0x1060",
              "size": 32,
              "description": "Unique Identification Register Low"
            },
            "COPC": {
              "offset": "0x1100",
              "size": 32,
              "description": "COP Control Register"
            },
            "SRVCOP": {
              "offset": "0x1104",
              "size": 32,
              "description": "Service COP"
            }
          },
          "bits": {
            "SOPT1": {
              "OSC32KOUT": {
                "bit": 16,
                "description": "32K oscillator clock output",
                "width": 2
              },
              "OSC32KSEL": {
                "bit": 18,
                "description": "32K Oscillator Clock Select",
                "width": 2
              }
            },
            "SOPT2": {
              "CLKOUTSEL": {
                "bit": 5,
                "description": "CLKOUT select",
                "width": 3
              },
              "TPMSRC": {
                "bit": 24,
                "description": "TPM Clock Source Select",
                "width": 2
              },
              "LPUART0SRC": {
                "bit": 26,
                "description": "LPUART0 Clock Source Select",
                "width": 2
              }
            },
            "SOPT4": {
              "TPM1CH0SRC": {
                "bit": 18,
                "description": "TPM1 Channel 0 Input Capture Source Select"
              },
              "TPM2CH0SRC": {
                "bit": 20,
                "description": "TPM2 Channel 0 Input Capture Source Select"
              },
              "TPM0CLKSEL": {
                "bit": 24,
                "description": "TPM0 External Clock Pin Select"
              },
              "TPM1CLKSEL": {
                "bit": 25,
                "description": "TPM1 External Clock Pin Select"
              },
              "TPM2CLKSEL": {
                "bit": 26,
                "description": "TPM2 External Clock Pin Select"
              }
            },
            "SOPT5": {
              "LPUART0TXSRC": {
                "bit": 0,
                "description": "LPUART0 Transmit Data Source Select",
                "width": 2
              },
              "LPUART0RXSRC": {
                "bit": 2,
                "description": "LPUART0 Receive Data Source Select"
              },
              "LPUART0ODE": {
                "bit": 16,
                "description": "LPUART0 Open Drain Enable"
              }
            },
            "SOPT7": {
              "ADC0TRGSEL": {
                "bit": 0,
                "description": "ADC0 Trigger Select",
                "width": 4
              },
              "ADC0PRETRGSEL": {
                "bit": 4,
                "description": "ADC0 Pretrigger Select"
              },
              "ADC0ALTTRGEN": {
                "bit": 7,
                "description": "ADC0 Alternate Trigger Enable"
              }
            },
            "SDID": {
              "PINID": {
                "bit": 0,
                "description": "Pin count Identification",
                "width": 4
              },
              "DIEID": {
                "bit": 7,
                "description": "Device Die Number",
                "width": 5
              },
              "REVID": {
                "bit": 12,
                "description": "Device Revision Number",
                "width": 4
              },
              "SRAMSIZE": {
                "bit": 16,
                "description": "System SRAM Size",
                "width": 4
              },
              "SERIESID": {
                "bit": 20,
                "description": "Kinetis Series ID",
                "width": 4
              },
              "SUBFAMID": {
                "bit": 24,
                "description": "Kinetis Sub-Family ID.",
                "width": 2
              },
              "FAMID": {
                "bit": 28,
                "description": "Kinetis family ID",
                "width": 4
              }
            },
            "SCGC4": {
              "CMT": {
                "bit": 2,
                "description": "CMT Clock Gate Control"
              },
              "I2C0": {
                "bit": 6,
                "description": "I2C0 Clock Gate Control"
              },
              "I2C1": {
                "bit": 7,
                "description": "I2C1 Clock Gate Control"
              },
              "CMP": {
                "bit": 19,
                "description": "Comparator Clock Gate Control"
              },
              "VREF": {
                "bit": 20,
                "description": "VREF Clock Gate Control"
              }
            },
            "SCGC5": {
              "LPTMR": {
                "bit": 0,
                "description": "Low Power Timer Access Control"
              },
              "TSI": {
                "bit": 5,
                "description": "TSI Access Control"
              },
              "PORTA": {
                "bit": 9,
                "description": "Port A Clock Gate Control"
              },
              "PORTB": {
                "bit": 10,
                "description": "Port B Clock Gate Control"
              },
              "PORTC": {
                "bit": 11,
                "description": "Port C Clock Gate Control"
              },
              "LPUART0": {
                "bit": 20,
                "description": "LPUART0 Clock Gate Control"
              },
              "LTC": {
                "bit": 24,
                "description": "LTC Clock Gate Control"
              },
              "RSIM": {
                "bit": 25,
                "description": "RSIM Clock Gate Control"
              },
              "DCDC": {
                "bit": 26,
                "description": "DCDC Clock Gate Control"
              },
              "BTLL": {
                "bit": 27,
                "description": "BTLL System Clock Gate Control"
              },
              "PHYDIG": {
                "bit": 28,
                "description": "PHY Digital Clock Gate Control"
              },
              "ZigBee": {
                "bit": 29,
                "description": "ZigBee Clock Gate Control"
              },
              "ANT": {
                "bit": 30,
                "description": "ANT Clock Gate Control"
              },
              "GEN_FSK": {
                "bit": 31,
                "description": "Generic FSK enabled"
              }
            },
            "SCGC6": {
              "FTF": {
                "bit": 0,
                "description": "Flash Memory Clock Gate Control"
              },
              "DMAMUX": {
                "bit": 1,
                "description": "DMA Mux Clock Gate Control"
              },
              "TRNG": {
                "bit": 9,
                "description": "TRNG Clock Gate Control"
              },
              "SPI0": {
                "bit": 12,
                "description": "SPI0 Clock Gate Control"
              },
              "SPI1": {
                "bit": 13,
                "description": "SPI1 Clock Gate Control"
              },
              "PIT": {
                "bit": 23,
                "description": "PIT Clock Gate Control"
              },
              "TPM0": {
                "bit": 24,
                "description": "TPM0 Clock Gate Control"
              },
              "TPM1": {
                "bit": 25,
                "description": "TPM1 Clock Gate Control"
              },
              "TPM2": {
                "bit": 26,
                "description": "TPM2 Clock Gate Control"
              },
              "ADC0": {
                "bit": 27,
                "description": "ADC0 Clock Gate Control"
              },
              "RTC": {
                "bit": 29,
                "description": "RTC Access Control"
              },
              "DAC0": {
                "bit": 31,
                "description": "DAC0 Clock Gate Control"
              }
            },
            "SCGC7": {
              "DMA": {
                "bit": 8,
                "description": "DMA Clock Gate Control"
              }
            },
            "CLKDIV1": {
              "OUTDIV4": {
                "bit": 16,
                "description": "Clock 4 Output Divider value",
                "width": 3
              },
              "OUTDIV1": {
                "bit": 28,
                "description": "Clock 1 Output Divider value",
                "width": 4
              }
            },
            "FCFG1": {
              "FLASHDIS": {
                "bit": 0,
                "description": "Flash Disable"
              },
              "FLASHDOZE": {
                "bit": 1,
                "description": "Flash Doze"
              },
              "PFSIZE": {
                "bit": 24,
                "description": "Program Flash Size",
                "width": 4
              }
            },
            "FCFG2": {
              "MAXADDR1": {
                "bit": 16,
                "description": "This field concatenated with leading zeros plus the value of the MAXADDR1 field indicates the first invalid address of the second program flash block (flash block 1)",
                "width": 7
              },
              "MAXADDR0": {
                "bit": 24,
                "description": "Max Address lock",
                "width": 7
              }
            },
            "UIDMH": {
              "UID": {
                "bit": 0,
                "description": "Unique Identification",
                "width": 16
              }
            },
            "UIDML": {
              "UID": {
                "bit": 0,
                "description": "Unique Identification",
                "width": 32
              }
            },
            "UIDL": {
              "UID": {
                "bit": 0,
                "description": "Unique Identification",
                "width": 32
              }
            },
            "COPC": {
              "COPW": {
                "bit": 0,
                "description": "COP Windowed Mode"
              },
              "COPCLKS": {
                "bit": 1,
                "description": "COP Clock Select"
              },
              "COPT": {
                "bit": 2,
                "description": "COP Watchdog Timeout",
                "width": 2
              },
              "COPSTPEN": {
                "bit": 4,
                "description": "COP Stop Enable"
              },
              "COPDBGEN": {
                "bit": 5,
                "description": "COP Debug Enable"
              },
              "COPCLKSEL": {
                "bit": 6,
                "description": "COP Clock Select",
                "width": 2
              }
            },
            "SRVCOP": {
              "SRVCOP": {
                "bit": 0,
                "description": "Service COP Register",
                "width": 8
              }
            }
          }
        },
        "GPIO": {
          "instances": [
            {
              "name": "PORTA",
              "base": "0x40049000",
              "irq": 30
            },
            {
              "name": "PORTB",
              "base": "0x4004A000",
              "irq": 31
            },
            {
              "name": "PORTC",
              "base": "0x4004B000",
              "irq": 31
            },
            {
              "name": "GPIOA",
              "base": "0x400FF000",
              "irq": 30
            },
            {
              "name": "GPIOB",
              "base": "0x400FF040",
              "irq": 31
            },
            {
              "name": "GPIOC",
              "base": "0x400FF080",
              "irq": 31
            },
            {
              "name": "FGPIOA",
              "base": "0xF8000000"
            },
            {
              "name": "FGPIOB",
              "base": "0xF8000040"
            },
            {
              "name": "FGPIOC",
              "base": "0xF8000080"
            }
          ],
          "registers": {
            "PCR0": {
              "offset": "0x00",
              "size": 32,
              "description": "Pin Control Register n"
            },
            "PCR1": {
              "offset": "0x04",
              "size": 32,
              "description": "Pin Control Register n"
            },
            "PCR2": {
              "offset": "0x08",
              "size": 32,
              "description": "Pin Control Register n"
            },
            "PCR3": {
              "offset": "0x0C",
              "size": 32,
              "description": "Pin Control Register n"
            },
            "PCR4": {
              "offset": "0x10",
              "size": 32,
              "description": "Pin Control Register n"
            },
            "PCR5": {
              "offset": "0x14",
              "size": 32,
              "description": "Pin Control Register n"
            },
            "PCR6": {
              "offset": "0x18",
              "size": 32,
              "description": "Pin Control Register n"
            },
            "PCR7": {
              "offset": "0x1C",
              "size": 32,
              "description": "Pin Control Register n"
            },
            "PCR8": {
              "offset": "0x20",
              "size": 32,
              "description": "Pin Control Register n"
            },
            "PCR9": {
              "offset": "0x24",
              "size": 32,
              "description": "Pin Control Register n"
            },
            "PCR10": {
              "offset": "0x28",
              "size": 32,
              "description": "Pin Control Register n"
            },
            "PCR11": {
              "offset": "0x2C",
              "size": 32,
              "description": "Pin Control Register n"
            },
            "PCR12": {
              "offset": "0x30",
              "size": 32,
              "description": "Pin Control Register n"
            },
            "PCR13": {
              "offset": "0x34",
              "size": 32,
              "description": "Pin Control Register n"
            },
            "PCR14": {
              "offset": "0x38",
              "size": 32,
              "description": "Pin Control Register n"
            },
            "PCR15": {
              "offset": "0x3C",
              "size": 32,
              "description": "Pin Control Register n"
            },
            "PCR16": {
              "offset": "0x40",
              "size": 32,
              "description": "Pin Control Register n"
            },
            "PCR17": {
              "offset": "0x44",
              "size": 32,
              "description": "Pin Control Register n"
            },
            "PCR18": {
              "offset": "0x48",
              "size": 32,
              "description": "Pin Control Register n"
            },
            "PCR19": {
              "offset": "0x4C",
              "size": 32,
              "description": "Pin Control Register n"
            },
            "PCR20": {
              "offset": "0x50",
              "size": 32,
              "description": "Pin Control Register n"
            },
            "PCR21": {
              "offset": "0x54",
              "size": 32,
              "description": "Pin Control Register n"
            },
            "PCR22": {
              "offset": "0x58",
              "size": 32,
              "description": "Pin Control Register n"
            },
            "PCR23": {
              "offset": "0x5C",
              "size": 32,
              "description": "Pin Control Register n"
            },
            "PCR24": {
              "offset": "0x60",
              "size": 32,
              "description": "Pin Control Register n"
            },
            "PCR25": {
              "offset": "0x64",
              "size": 32,
              "description": "Pin Control Register n"
            },
            "PCR26": {
              "offset": "0x68",
              "size": 32,
              "description": "Pin Control Register n"
            },
            "PCR27": {
              "offset": "0x6C",
              "size": 32,
              "description": "Pin Control Register n"
            },
            "PCR28": {
              "offset": "0x70",
              "size": 32,
              "description": "Pin Control Register n"
            },
            "PCR29": {
              "offset": "0x74",
              "size": 32,
              "description": "Pin Control Register n"
            },
            "PCR30": {
              "offset": "0x78",
              "size": 32,
              "description": "Pin Control Register n"
            },
            "PCR31": {
              "offset": "0x7C",
              "size": 32,
              "description": "Pin Control Register n"
            },
            "GPCLR": {
              "offset": "0x80",
              "size": 32,
              "description": "Global Pin Control Low Register"
            },
            "GPCHR": {
              "offset": "0x84",
              "size": 32,
              "description": "Global Pin Control High Register"
            },
            "ISFR": {
              "offset": "0xA0",
              "size": 32,
              "description": "Interrupt Status Flag Register"
            }
          },
          "bits": {
            "PCR0": {
              "PS": {
                "bit": 0,
                "description": "Pull Select"
              },
              "PE": {
                "bit": 1,
                "description": "Pull Enable"
              },
              "SRE": {
                "bit": 2,
                "description": "Slew Rate Enable"
              },
              "PFE": {
                "bit": 4,
                "description": "Passive Filter Enable"
              },
              "DSE": {
                "bit": 6,
                "description": "Drive Strength Enable"
              },
              "MUX": {
                "bit": 8,
                "description": "Pin Mux Control",
                "width": 3
              },
              "IRQC": {
                "bit": 16,
                "description": "Interrupt Configuration",
                "width": 4
              },
              "ISF": {
                "bit": 24,
                "description": "Interrupt Status Flag"
              }
            },
            "PCR1": {
              "PS": {
                "bit": 0,
                "description": "Pull Select"
              },
              "PE": {
                "bit": 1,
                "description": "Pull Enable"
              },
              "SRE": {
                "bit": 2,
                "description": "Slew Rate Enable"
              },
              "PFE": {
                "bit": 4,
                "description": "Passive Filter Enable"
              },
              "DSE": {
                "bit": 6,
                "description": "Drive Strength Enable"
              },
              "MUX": {
                "bit": 8,
                "description": "Pin Mux Control",
                "width": 3
              },
              "IRQC": {
                "bit": 16,
                "description": "Interrupt Configuration",
                "width": 4
              },
              "ISF": {
                "bit": 24,
                "description": "Interrupt Status Flag"
              }
            },
            "PCR2": {
              "PS": {
                "bit": 0,
                "description": "Pull Select"
              },
              "PE": {
                "bit": 1,
                "description": "Pull Enable"
              },
              "SRE": {
                "bit": 2,
                "description": "Slew Rate Enable"
              },
              "PFE": {
                "bit": 4,
                "description": "Passive Filter Enable"
              },
              "DSE": {
                "bit": 6,
                "description": "Drive Strength Enable"
              },
              "MUX": {
                "bit": 8,
                "description": "Pin Mux Control",
                "width": 3
              },
              "IRQC": {
                "bit": 16,
                "description": "Interrupt Configuration",
                "width": 4
              },
              "ISF": {
                "bit": 24,
                "description": "Interrupt Status Flag"
              }
            },
            "PCR3": {
              "PS": {
                "bit": 0,
                "description": "Pull Select"
              },
              "PE": {
                "bit": 1,
                "description": "Pull Enable"
              },
              "SRE": {
                "bit": 2,
                "description": "Slew Rate Enable"
              },
              "PFE": {
                "bit": 4,
                "description": "Passive Filter Enable"
              },
              "DSE": {
                "bit": 6,
                "description": "Drive Strength Enable"
              },
              "MUX": {
                "bit": 8,
                "description": "Pin Mux Control",
                "width": 3
              },
              "IRQC": {
                "bit": 16,
                "description": "Interrupt Configuration",
                "width": 4
              },
              "ISF": {
                "bit": 24,
                "description": "Interrupt Status Flag"
              }
            },
            "PCR4": {
              "PS": {
                "bit": 0,
                "description": "Pull Select"
              },
              "PE": {
                "bit": 1,
                "description": "Pull Enable"
              },
              "SRE": {
                "bit": 2,
                "description": "Slew Rate Enable"
              },
              "PFE": {
                "bit": 4,
                "description": "Passive Filter Enable"
              },
              "DSE": {
                "bit": 6,
                "description": "Drive Strength Enable"
              },
              "MUX": {
                "bit": 8,
                "description": "Pin Mux Control",
                "width": 3
              },
              "IRQC": {
                "bit": 16,
                "description": "Interrupt Configuration",
                "width": 4
              },
              "ISF": {
                "bit": 24,
                "description": "Interrupt Status Flag"
              }
            },
            "PCR5": {
              "PS": {
                "bit": 0,
                "description": "Pull Select"
              },
              "PE": {
                "bit": 1,
                "description": "Pull Enable"
              },
              "SRE": {
                "bit": 2,
                "description": "Slew Rate Enable"
              },
              "PFE": {
                "bit": 4,
                "description": "Passive Filter Enable"
              },
              "DSE": {
                "bit": 6,
                "description": "Drive Strength Enable"
              },
              "MUX": {
                "bit": 8,
                "description": "Pin Mux Control",
                "width": 3
              },
              "IRQC": {
                "bit": 16,
                "description": "Interrupt Configuration",
                "width": 4
              },
              "ISF": {
                "bit": 24,
                "description": "Interrupt Status Flag"
              }
            },
            "PCR6": {
              "PS": {
                "bit": 0,
                "description": "Pull Select"
              },
              "PE": {
                "bit": 1,
                "description": "Pull Enable"
              },
              "SRE": {
                "bit": 2,
                "description": "Slew Rate Enable"
              },
              "PFE": {
                "bit": 4,
                "description": "Passive Filter Enable"
              },
              "DSE": {
                "bit": 6,
                "description": "Drive Strength Enable"
              },
              "MUX": {
                "bit": 8,
                "description": "Pin Mux Control",
                "width": 3
              },
              "IRQC": {
                "bit": 16,
                "description": "Interrupt Configuration",
                "width": 4
              },
              "ISF": {
                "bit": 24,
                "description": "Interrupt Status Flag"
              }
            },
            "PCR7": {
              "PS": {
                "bit": 0,
                "description": "Pull Select"
              },
              "PE": {
                "bit": 1,
                "description": "Pull Enable"
              },
              "SRE": {
                "bit": 2,
                "description": "Slew Rate Enable"
              },
              "PFE": {
                "bit": 4,
                "description": "Passive Filter Enable"
              },
              "DSE": {
                "bit": 6,
                "description": "Drive Strength Enable"
              },
              "MUX": {
                "bit": 8,
                "description": "Pin Mux Control",
                "width": 3
              },
              "IRQC": {
                "bit": 16,
                "description": "Interrupt Configuration",
                "width": 4
              },
              "ISF": {
                "bit": 24,
                "description": "Interrupt Status Flag"
              }
            },
            "PCR8": {
              "PS": {
                "bit": 0,
                "description": "Pull Select"
              },
              "PE": {
                "bit": 1,
                "description": "Pull Enable"
              },
              "SRE": {
                "bit": 2,
                "description": "Slew Rate Enable"
              },
              "PFE": {
                "bit": 4,
                "description": "Passive Filter Enable"
              },
              "DSE": {
                "bit": 6,
                "description": "Drive Strength Enable"
              },
              "MUX": {
                "bit": 8,
                "description": "Pin Mux Control",
                "width": 3
              },
              "IRQC": {
                "bit": 16,
                "description": "Interrupt Configuration",
                "width": 4
              },
              "ISF": {
                "bit": 24,
                "description": "Interrupt Status Flag"
              }
            },
            "PCR9": {
              "PS": {
                "bit": 0,
                "description": "Pull Select"
              },
              "PE": {
                "bit": 1,
                "description": "Pull Enable"
              },
              "SRE": {
                "bit": 2,
                "description": "Slew Rate Enable"
              },
              "PFE": {
                "bit": 4,
                "description": "Passive Filter Enable"
              },
              "DSE": {
                "bit": 6,
                "description": "Drive Strength Enable"
              },
              "MUX": {
                "bit": 8,
                "description": "Pin Mux Control",
                "width": 3
              },
              "IRQC": {
                "bit": 16,
                "description": "Interrupt Configuration",
                "width": 4
              },
              "ISF": {
                "bit": 24,
                "description": "Interrupt Status Flag"
              }
            },
            "PCR10": {
              "PS": {
                "bit": 0,
                "description": "Pull Select"
              },
              "PE": {
                "bit": 1,
                "description": "Pull Enable"
              },
              "SRE": {
                "bit": 2,
                "description": "Slew Rate Enable"
              },
              "PFE": {
                "bit": 4,
                "description": "Passive Filter Enable"
              },
              "DSE": {
                "bit": 6,
                "description": "Drive Strength Enable"
              },
              "MUX": {
                "bit": 8,
                "description": "Pin Mux Control",
                "width": 3
              },
              "IRQC": {
                "bit": 16,
                "description": "Interrupt Configuration",
                "width": 4
              },
              "ISF": {
                "bit": 24,
                "description": "Interrupt Status Flag"
              }
            },
            "PCR11": {
              "PS": {
                "bit": 0,
                "description": "Pull Select"
              },
              "PE": {
                "bit": 1,
                "description": "Pull Enable"
              },
              "SRE": {
                "bit": 2,
                "description": "Slew Rate Enable"
              },
              "PFE": {
                "bit": 4,
                "description": "Passive Filter Enable"
              },
              "DSE": {
                "bit": 6,
                "description": "Drive Strength Enable"
              },
              "MUX": {
                "bit": 8,
                "description": "Pin Mux Control",
                "width": 3
              },
              "IRQC": {
                "bit": 16,
                "description": "Interrupt Configuration",
                "width": 4
              },
              "ISF": {
                "bit": 24,
                "description": "Interrupt Status Flag"
              }
            },
            "PCR12": {
              "PS": {
                "bit": 0,
                "description": "Pull Select"
              },
              "PE": {
                "bit": 1,
                "description": "Pull Enable"
              },
              "SRE": {
                "bit": 2,
                "description": "Slew Rate Enable"
              },
              "PFE": {
                "bit": 4,
                "description": "Passive Filter Enable"
              },
              "DSE": {
                "bit": 6,
                "description": "Drive Strength Enable"
              },
              "MUX": {
                "bit": 8,
                "description": "Pin Mux Control",
                "width": 3
              },
              "IRQC": {
                "bit": 16,
                "description": "Interrupt Configuration",
                "width": 4
              },
              "ISF": {
                "bit": 24,
                "description": "Interrupt Status Flag"
              }
            },
            "PCR13": {
              "PS": {
                "bit": 0,
                "description": "Pull Select"
              },
              "PE": {
                "bit": 1,
                "description": "Pull Enable"
              },
              "SRE": {
                "bit": 2,
                "description": "Slew Rate Enable"
              },
              "PFE": {
                "bit": 4,
                "description": "Passive Filter Enable"
              },
              "DSE": {
                "bit": 6,
                "description": "Drive Strength Enable"
              },
              "MUX": {
                "bit": 8,
                "description": "Pin Mux Control",
                "width": 3
              },
              "IRQC": {
                "bit": 16,
                "description": "Interrupt Configuration",
                "width": 4
              },
              "ISF": {
                "bit": 24,
                "description": "Interrupt Status Flag"
              }
            },
            "PCR14": {
              "PS": {
                "bit": 0,
                "description": "Pull Select"
              },
              "PE": {
                "bit": 1,
                "description": "Pull Enable"
              },
              "SRE": {
                "bit": 2,
                "description": "Slew Rate Enable"
              },
              "PFE": {
                "bit": 4,
                "description": "Passive Filter Enable"
              },
              "DSE": {
                "bit": 6,
                "description": "Drive Strength Enable"
              },
              "MUX": {
                "bit": 8,
                "description": "Pin Mux Control",
                "width": 3
              },
              "IRQC": {
                "bit": 16,
                "description": "Interrupt Configuration",
                "width": 4
              },
              "ISF": {
                "bit": 24,
                "description": "Interrupt Status Flag"
              }
            },
            "PCR15": {
              "PS": {
                "bit": 0,
                "description": "Pull Select"
              },
              "PE": {
                "bit": 1,
                "description": "Pull Enable"
              },
              "SRE": {
                "bit": 2,
                "description": "Slew Rate Enable"
              },
              "PFE": {
                "bit": 4,
                "description": "Passive Filter Enable"
              },
              "DSE": {
                "bit": 6,
                "description": "Drive Strength Enable"
              },
              "MUX": {
                "bit": 8,
                "description": "Pin Mux Control",
                "width": 3
              },
              "IRQC": {
                "bit": 16,
                "description": "Interrupt Configuration",
                "width": 4
              },
              "ISF": {
                "bit": 24,
                "description": "Interrupt Status Flag"
              }
            },
            "PCR16": {
              "PS": {
                "bit": 0,
                "description": "Pull Select"
              },
              "PE": {
                "bit": 1,
                "description": "Pull Enable"
              },
              "SRE": {
                "bit": 2,
                "description": "Slew Rate Enable"
              },
              "PFE": {
                "bit": 4,
                "description": "Passive Filter Enable"
              },
              "DSE": {
                "bit": 6,
                "description": "Drive Strength Enable"
              },
              "MUX": {
                "bit": 8,
                "description": "Pin Mux Control",
                "width": 3
              },
              "IRQC": {
                "bit": 16,
                "description": "Interrupt Configuration",
                "width": 4
              },
              "ISF": {
                "bit": 24,
                "description": "Interrupt Status Flag"
              }
            },
            "PCR17": {
              "PS": {
                "bit": 0,
                "description": "Pull Select"
              },
              "PE": {
                "bit": 1,
                "description": "Pull Enable"
              },
              "SRE": {
                "bit": 2,
                "description": "Slew Rate Enable"
              },
              "PFE": {
                "bit": 4,
                "description": "Passive Filter Enable"
              },
              "DSE": {
                "bit": 6,
                "description": "Drive Strength Enable"
              },
              "MUX": {
                "bit": 8,
                "description": "Pin Mux Control",
                "width": 3
              },
              "IRQC": {
                "bit": 16,
                "description": "Interrupt Configuration",
                "width": 4
              },
              "ISF": {
                "bit": 24,
                "description": "Interrupt Status Flag"
              }
            },
            "PCR18": {
              "PS": {
                "bit": 0,
                "description": "Pull Select"
              },
              "PE": {
                "bit": 1,
                "description": "Pull Enable"
              },
              "SRE": {
                "bit": 2,
                "description": "Slew Rate Enable"
              },
              "PFE": {
                "bit": 4,
                "description": "Passive Filter Enable"
              },
              "DSE": {
                "bit": 6,
                "description": "Drive Strength Enable"
              },
              "MUX": {
                "bit": 8,
                "description": "Pin Mux Control",
                "width": 3
              },
              "IRQC": {
                "bit": 16,
                "description": "Interrupt Configuration",
                "width": 4
              },
              "ISF": {
                "bit": 24,
                "description": "Interrupt Status Flag"
              }
            },
            "PCR19": {
              "PS": {
                "bit": 0,
                "description": "Pull Select"
              },
              "PE": {
                "bit": 1,
                "description": "Pull Enable"
              },
              "SRE": {
                "bit": 2,
                "description": "Slew Rate Enable"
              },
              "PFE": {
                "bit": 4,
                "description": "Passive Filter Enable"
              },
              "DSE": {
                "bit": 6,
                "description": "Drive Strength Enable"
              },
              "MUX": {
                "bit": 8,
                "description": "Pin Mux Control",
                "width": 3
              },
              "IRQC": {
                "bit": 16,
                "description": "Interrupt Configuration",
                "width": 4
              },
              "ISF": {
                "bit": 24,
                "description": "Interrupt Status Flag"
              }
            },
            "PCR20": {
              "PS": {
                "bit": 0,
                "description": "Pull Select"
              },
              "PE": {
                "bit": 1,
                "description": "Pull Enable"
              },
              "SRE": {
                "bit": 2,
                "description": "Slew Rate Enable"
              },
              "PFE": {
                "bit": 4,
                "description": "Passive Filter Enable"
              },
              "DSE": {
                "bit": 6,
                "description": "Drive Strength Enable"
              },
              "MUX": {
                "bit": 8,
                "description": "Pin Mux Control",
                "width": 3
              },
              "IRQC": {
                "bit": 16,
                "description": "Interrupt Configuration",
                "width": 4
              },
              "ISF": {
                "bit": 24,
                "description": "Interrupt Status Flag"
              }
            },
            "PCR21": {
              "PS": {
                "bit": 0,
                "description": "Pull Select"
              },
              "PE": {
                "bit": 1,
                "description": "Pull Enable"
              },
              "SRE": {
                "bit": 2,
                "description": "Slew Rate Enable"
              },
              "PFE": {
                "bit": 4,
                "description": "Passive Filter Enable"
              },
              "DSE": {
                "bit": 6,
                "description": "Drive Strength Enable"
              },
              "MUX": {
                "bit": 8,
                "description": "Pin Mux Control",
                "width": 3
              },
              "IRQC": {
                "bit": 16,
                "description": "Interrupt Configuration",
                "width": 4
              },
              "ISF": {
                "bit": 24,
                "description": "Interrupt Status Flag"
              }
            },
            "PCR22": {
              "PS": {
                "bit": 0,
                "description": "Pull Select"
              },
              "PE": {
                "bit": 1,
                "description": "Pull Enable"
              },
              "SRE": {
                "bit": 2,
                "description": "Slew Rate Enable"
              },
              "PFE": {
                "bit": 4,
                "description": "Passive Filter Enable"
              },
              "DSE": {
                "bit": 6,
                "description": "Drive Strength Enable"
              },
              "MUX": {
                "bit": 8,
                "description": "Pin Mux Control",
                "width": 3
              },
              "IRQC": {
                "bit": 16,
                "description": "Interrupt Configuration",
                "width": 4
              },
              "ISF": {
                "bit": 24,
                "description": "Interrupt Status Flag"
              }
            },
            "PCR23": {
              "PS": {
                "bit": 0,
                "description": "Pull Select"
              },
              "PE": {
                "bit": 1,
                "description": "Pull Enable"
              },
              "SRE": {
                "bit": 2,
                "description": "Slew Rate Enable"
              },
              "PFE": {
                "bit": 4,
                "description": "Passive Filter Enable"
              },
              "DSE": {
                "bit": 6,
                "description": "Drive Strength Enable"
              },
              "MUX": {
                "bit": 8,
                "description": "Pin Mux Control",
                "width": 3
              },
              "IRQC": {
                "bit": 16,
                "description": "Interrupt Configuration",
                "width": 4
              },
              "ISF": {
                "bit": 24,
                "description": "Interrupt Status Flag"
              }
            },
            "PCR24": {
              "PS": {
                "bit": 0,
                "description": "Pull Select"
              },
              "PE": {
                "bit": 1,
                "description": "Pull Enable"
              },
              "SRE": {
                "bit": 2,
                "description": "Slew Rate Enable"
              },
              "PFE": {
                "bit": 4,
                "description": "Passive Filter Enable"
              },
              "DSE": {
                "bit": 6,
                "description": "Drive Strength Enable"
              },
              "MUX": {
                "bit": 8,
                "description": "Pin Mux Control",
                "width": 3
              },
              "IRQC": {
                "bit": 16,
                "description": "Interrupt Configuration",
                "width": 4
              },
              "ISF": {
                "bit": 24,
                "description": "Interrupt Status Flag"
              }
            },
            "PCR25": {
              "PS": {
                "bit": 0,
                "description": "Pull Select"
              },
              "PE": {
                "bit": 1,
                "description": "Pull Enable"
              },
              "SRE": {
                "bit": 2,
                "description": "Slew Rate Enable"
              },
              "PFE": {
                "bit": 4,
                "description": "Passive Filter Enable"
              },
              "DSE": {
                "bit": 6,
                "description": "Drive Strength Enable"
              },
              "MUX": {
                "bit": 8,
                "description": "Pin Mux Control",
                "width": 3
              },
              "IRQC": {
                "bit": 16,
                "description": "Interrupt Configuration",
                "width": 4
              },
              "ISF": {
                "bit": 24,
                "description": "Interrupt Status Flag"
              }
            },
            "PCR26": {
              "PS": {
                "bit": 0,
                "description": "Pull Select"
              },
              "PE": {
                "bit": 1,
                "description": "Pull Enable"
              },
              "SRE": {
                "bit": 2,
                "description": "Slew Rate Enable"
              },
              "PFE": {
                "bit": 4,
                "description": "Passive Filter Enable"
              },
              "DSE": {
                "bit": 6,
                "description": "Drive Strength Enable"
              },
              "MUX": {
                "bit": 8,
                "description": "Pin Mux Control",
                "width": 3
              },
              "IRQC": {
                "bit": 16,
                "description": "Interrupt Configuration",
                "width": 4
              },
              "ISF": {
                "bit": 24,
                "description": "Interrupt Status Flag"
              }
            },
            "PCR27": {
              "PS": {
                "bit": 0,
                "description": "Pull Select"
              },
              "PE": {
                "bit": 1,
                "description": "Pull Enable"
              },
              "SRE": {
                "bit": 2,
                "description": "Slew Rate Enable"
              },
              "PFE": {
                "bit": 4,
                "description": "Passive Filter Enable"
              },
              "DSE": {
                "bit": 6,
                "description": "Drive Strength Enable"
              },
              "MUX": {
                "bit": 8,
                "description": "Pin Mux Control",
                "width": 3
              },
              "IRQC": {
                "bit": 16,
                "description": "Interrupt Configuration",
                "width": 4
              },
              "ISF": {
                "bit": 24,
                "description": "Interrupt Status Flag"
              }
            },
            "PCR28": {
              "PS": {
                "bit": 0,
                "description": "Pull Select"
              },
              "PE": {
                "bit": 1,
                "description": "Pull Enable"
              },
              "SRE": {
                "bit": 2,
                "description": "Slew Rate Enable"
              },
              "PFE": {
                "bit": 4,
                "description": "Passive Filter Enable"
              },
              "DSE": {
                "bit": 6,
                "description": "Drive Strength Enable"
              },
              "MUX": {
                "bit": 8,
                "description": "Pin Mux Control",
                "width": 3
              },
              "IRQC": {
                "bit": 16,
                "description": "Interrupt Configuration",
                "width": 4
              },
              "ISF": {
                "bit": 24,
                "description": "Interrupt Status Flag"
              }
            },
            "PCR29": {
              "PS": {
                "bit": 0,
                "description": "Pull Select"
              },
              "PE": {
                "bit": 1,
                "description": "Pull Enable"
              },
              "SRE": {
                "bit": 2,
                "description": "Slew Rate Enable"
              },
              "PFE": {
                "bit": 4,
                "description": "Passive Filter Enable"
              },
              "DSE": {
                "bit": 6,
                "description": "Drive Strength Enable"
              },
              "MUX": {
                "bit": 8,
                "description": "Pin Mux Control",
                "width": 3
              },
              "IRQC": {
                "bit": 16,
                "description": "Interrupt Configuration",
                "width": 4
              },
              "ISF": {
                "bit": 24,
                "description": "Interrupt Status Flag"
              }
            },
            "PCR30": {
              "PS": {
                "bit": 0,
                "description": "Pull Select"
              },
              "PE": {
                "bit": 1,
                "description": "Pull Enable"
              },
              "SRE": {
                "bit": 2,
                "description": "Slew Rate Enable"
              },
              "PFE": {
                "bit": 4,
                "description": "Passive Filter Enable"
              },
              "DSE": {
                "bit": 6,
                "description": "Drive Strength Enable"
              },
              "MUX": {
                "bit": 8,
                "description": "Pin Mux Control",
                "width": 3
              },
              "IRQC": {
                "bit": 16,
                "description": "Interrupt Configuration",
                "width": 4
              },
              "ISF": {
                "bit": 24,
                "description": "Interrupt Status Flag"
              }
            },
            "PCR31": {
              "PS": {
                "bit": 0,
                "description": "Pull Select"
              },
              "PE": {
                "bit": 1,
                "description": "Pull Enable"
              },
              "SRE": {
                "bit": 2,
                "description": "Slew Rate Enable"
              },
              "PFE": {
                "bit": 4,
                "description": "Passive Filter Enable"
              },
              "DSE": {
                "bit": 6,
                "description": "Drive Strength Enable"
              },
              "MUX": {
                "bit": 8,
                "description": "Pin Mux Control",
                "width": 3
              },
              "IRQC": {
                "bit": 16,
                "description": "Interrupt Configuration",
                "width": 4
              },
              "ISF": {
                "bit": 24,
                "description": "Interrupt Status Flag"
              }
            },
            "GPCLR": {
              "GPWD": {
                "bit": 0,
                "description": "Global Pin Write Data",
                "width": 16
              },
              "GPWE": {
                "bit": 16,
                "description": "Global Pin Write Enable",
                "width": 16
              }
            },
            "GPCHR": {
              "GPWD": {
                "bit": 0,
                "description": "Global Pin Write Data",
                "width": 16
              },
              "GPWE": {
                "bit": 16,
                "description": "Global Pin Write Enable",
                "width": 16
              }
            },
            "ISFR": {
              "ISF": {
                "bit": 0,
                "description": "Interrupt Status Flag",
                "width": 32
              }
            }
          }
        },
        "USART": {
          "instances": [
            {
              "name": "LPUART0",
              "base": "0x40054000",
              "irq": 12
            }
          ],
          "registers": {
            "BAUD": {
              "offset": "0x00",
              "size": 32,
              "description": "LPUART Baud Rate Register"
            },
            "STAT": {
              "offset": "0x04",
              "size": 32,
              "description": "LPUART Status Register"
            },
            "CTRL": {
              "offset": "0x08",
              "size": 32,
              "description": "LPUART Control Register"
            },
            "DATA": {
              "offset": "0x0C",
              "size": 32,
              "description": "LPUART Data Register"
            },
            "MATCH": {
              "offset": "0x10",
              "size": 32,
              "description": "LPUART Match Address Register"
            },
            "MODIR": {
              "offset": "0x14",
              "size": 32,
              "description": "LPUART Modem IrDA Register"
            }
          },
          "bits": {
            "BAUD": {
              "SBR": {
                "bit": 0,
                "description": "Baud Rate Modulo Divisor.",
                "width": 13
              },
              "SBNS": {
                "bit": 13,
                "description": "Stop Bit Number Select"
              },
              "RXEDGIE": {
                "bit": 14,
                "description": "RX Input Active Edge Interrupt Enable"
              },
              "LBKDIE": {
                "bit": 15,
                "description": "LIN Break Detect Interrupt Enable"
              },
              "RESYNCDIS": {
                "bit": 16,
                "description": "Resynchronization Disable"
              },
              "BOTHEDGE": {
                "bit": 17,
                "description": "Both Edge Sampling"
              },
              "MATCFG": {
                "bit": 18,
                "description": "Match Configuration",
                "width": 2
              },
              "RDMAE": {
                "bit": 21,
                "description": "Receiver Full DMA Enable"
              },
              "TDMAE": {
                "bit": 23,
                "description": "Transmitter DMA Enable"
              },
              "OSR": {
                "bit": 24,
                "description": "Oversampling Ratio",
                "width": 5
              },
              "M10": {
                "bit": 29,
                "description": "10-bit Mode select"
              },
              "MAEN2": {
                "bit": 30,
                "description": "Match Address Mode Enable 2"
              },
              "MAEN1": {
                "bit": 31,
                "description": "Match Address Mode Enable 1"
              }
            },
            "STAT": {
              "MA2F": {
                "bit": 14,
                "description": "Match 2 Flag"
              },
              "MA1F": {
                "bit": 15,
                "description": "Match 1 Flag"
              },
              "PF": {
                "bit": 16,
                "description": "Parity Error Flag"
              },
              "FE": {
                "bit": 17,
                "description": "Framing Error Flag"
              },
              "NF": {
                "bit": 18,
                "description": "Noise Flag"
              },
              "OR": {
                "bit": 19,
                "description": "Receiver Overrun Flag"
              },
              "IDLE": {
                "bit": 20,
                "description": "Idle Line Flag"
              },
              "RDRF": {
                "bit": 21,
                "description": "Receive Data Register Full Flag"
              },
              "TC": {
                "bit": 22,
                "description": "Transmission Complete Flag"
              },
              "TDRE": {
                "bit": 23,
                "description": "Transmit Data Register Empty Flag"
              },
              "RAF": {
                "bit": 24,
                "description": "Receiver Active Flag"
              },
              "LBKDE": {
                "bit": 25,
                "description": "LIN Break Detection Enable"
              },
              "BRK13": {
                "bit": 26,
                "description": "Break Character Generation Length"
              },
              "RWUID": {
                "bit": 27,
                "description": "Receive Wake Up Idle Detect"
              },
              "RXINV": {
                "bit": 28,
                "description": "Receive Data Inversion"
              },
              "MSBF": {
                "bit": 29,
                "description": "MSB First"
              },
              "RXEDGIF": {
                "bit": 30,
                "description": "LPUART_RX Pin Active Edge Interrupt Flag"
              },
              "LBKDIF": {
                "bit": 31,
                "description": "LIN Break Detect Interrupt Flag"
              }
            },
            "CTRL": {
              "PT": {
                "bit": 0,
                "description": "Parity Type"
              },
              "PE": {
                "bit": 1,
                "description": "Parity Enable"
              },
              "ILT": {
                "bit": 2,
                "description": "Idle Line Type Select"
              },
              "WAKE": {
                "bit": 3,
                "description": "Receiver Wakeup Method Select"
              },
              "M": {
                "bit": 4,
                "description": "9-Bit or 8-Bit Mode Select"
              },
              "RSRC": {
                "bit": 5,
                "description": "Receiver Source Select"
              },
              "DOZEEN": {
                "bit": 6,
                "description": "Doze Enable"
              },
              "LOOPS": {
                "bit": 7,
                "description": "Loop Mode Select"
              },
              "IDLECFG": {
                "bit": 8,
                "description": "Idle Configuration",
                "width": 3
              },
              "MA2IE": {
                "bit": 14,
                "description": "Match 2 Interrupt Enable"
              },
              "MA1IE": {
                "bit": 15,
                "description": "Match 1 Interrupt Enable"
              },
              "SBK": {
                "bit": 16,
                "description": "Send Break"
              },
              "RWU": {
                "bit": 17,
                "description": "Receiver Wakeup Control"
              },
              "RE": {
                "bit": 18,
                "description": "Receiver Enable"
              },
              "TE": {
                "bit": 19,
                "description": "Transmitter Enable"
              },
              "ILIE": {
                "bit": 20,
                "description": "Idle Line Interrupt Enable"
              },
              "RIE": {
                "bit": 21,
                "description": "Receiver Interrupt Enable"
              },
              "TCIE": {
                "bit": 22,
                "description": "Transmission Complete Interrupt Enable for"
              },
              "TIE": {
                "bit": 23,
                "description": "Transmit Interrupt Enable"
              },
              "PEIE": {
                "bit": 24,
                "description": "Parity Error Interrupt Enable"
              },
              "FEIE": {
                "bit": 25,
                "description": "Framing Error Interrupt Enable"
              },
              "NEIE": {
                "bit": 26,
                "description": "Noise Error Interrupt Enable"
              },
              "ORIE": {
                "bit": 27,
                "description": "Overrun Interrupt Enable"
              },
              "TXINV": {
                "bit": 28,
                "description": "Transmit Data Inversion"
              },
              "TXDIR": {
                "bit": 29,
                "description": "LPUART_TX Pin Direction in Single-Wire Mode"
              },
              "R9T8": {
                "bit": 30,
                "description": "Receive Bit 9 / Transmit Bit 8"
              },
              "R8T9": {
                "bit": 31,
                "description": "Receive Bit 8 / Transmit Bit 9"
              }
            },
            "DATA": {
              "R0T0": {
                "bit": 0,
                "description": "Read receive data buffer 0 or write transmit data buffer 0."
              },
              "R1T1": {
                "bit": 1,
                "description": "Read receive data buffer 1 or write transmit data buffer 1."
              },
              "R2T2": {
                "bit": 2,
                "description": "Read receive data buffer 2 or write transmit data buffer 2."
              },
              "R3T3": {
                "bit": 3,
                "description": "Read receive data buffer 3 or write transmit data buffer 3."
              },
              "R4T4": {
                "bit": 4,
                "description": "Read receive data buffer 4 or write transmit data buffer 4."
              },
              "R5T5": {
                "bit": 5,
                "description": "Read receive data buffer 5 or write transmit data buffer 5."
              },
              "R6T6": {
                "bit": 6,
                "description": "Read receive data buffer 6 or write transmit data buffer 6."
              },
              "R7T7": {
                "bit": 7,
                "description": "Read receive data buffer 7 or write transmit data buffer 7."
              },
              "R8T8": {
                "bit": 8,
                "description": "Read receive data buffer 8 or write transmit data buffer 8."
              },
              "R9T9": {
                "bit": 9,
                "description": "Read receive data buffer 9 or write transmit data buffer 9."
              },
              "IDLINE": {
                "bit": 11,
                "description": "Idle Line"
              },
              "RXEMPT": {
                "bit": 12,
                "description": "Receive Buffer Empty"
              },
              "FRETSC": {
                "bit": 13,
                "description": "Frame Error / Transmit Special Character"
              },
              "PARITYE": {
                "bit": 14,
                "description": "The current received dataword contained in DATA[R9:R0] was received with a parity error."
              },
              "NOISY": {
                "bit": 15,
                "description": "The current received dataword contained in DATA[R9:R0] was received with noise."
              }
            },
            "MATCH": {
              "MA1": {
                "bit": 0,
                "description": "Match Address 1",
                "width": 10
              },
              "MA2": {
                "bit": 16,
                "description": "Match Address 2",
                "width": 10
              }
            },
            "MODIR": {
              "TXCTSE": {
                "bit": 0,
                "description": "Transmitter clear-to-send enable"
              },
              "TXRTSE": {
                "bit": 1,
                "description": "Transmitter request-to-send enable"
              },
              "TXRTSPOL": {
                "bit": 2,
                "description": "Transmitter request-to-send polarity"
              },
              "RXRTSE": {
                "bit": 3,
                "description": "Receiver request-to-send enable"
              },
              "TXCTSC": {
                "bit": 4,
                "description": "Transmit CTS Configuration"
              },
              "TXCTSSRC": {
                "bit": 5,
                "description": "Transmit CTS Source"
              },
              "TNP": {
                "bit": 16,
                "description": "Transmitter narrow pulse",
                "width": 2
              },
              "IREN": {
                "bit": 18,
                "description": "Infrared enable"
              }
            }
          }
        },
        "LTC0": {
          "instances": [
            {
              "name": "LTC0",
              "base": "0x40058000",
              "irq": 23
            }
          ],
          "registers": {
            "MD": {
              "offset": "0x00",
              "size": 32,
              "description": "Mode Register"
            },
            "KS": {
              "offset": "0x08",
              "size": 32,
              "description": "Key Size Register"
            },
            "DS": {
              "offset": "0x10",
              "size": 32,
              "description": "Data Size Register"
            },
            "ICVS": {
              "offset": "0x18",
              "size": 32,
              "description": "ICV Size Register"
            },
            "COM": {
              "offset": "0x30",
              "size": 32,
              "description": "Command Register"
            },
            "CTL": {
              "offset": "0x34",
              "size": 32,
              "description": "Control Register"
            },
            "CW": {
              "offset": "0x40",
              "size": 32,
              "description": "Clear Written Register"
            },
            "STA": {
              "offset": "0x48",
              "size": 32,
              "description": "Status Register"
            },
            "ESTA": {
              "offset": "0x4C",
              "size": 32,
              "description": "Error Status Register"
            },
            "AADSZ": {
              "offset": "0x58",
              "size": 32,
              "description": "AAD Size Register"
            },
            "CTX_0": {
              "offset": "0x100",
              "size": 32,
              "description": "Context Register"
            },
            "CTX_1": {
              "offset": "0x104",
              "size": 32,
              "description": "Context Register"
            },
            "CTX_2": {
              "offset": "0x108",
              "size": 32,
              "description": "Context Register"
            },
            "CTX_3": {
              "offset": "0x10C",
              "size": 32,
              "description": "Context Register"
            },
            "CTX_4": {
              "offset": "0x110",
              "size": 32,
              "description": "Context Register"
            },
            "CTX_5": {
              "offset": "0x114",
              "size": 32,
              "description": "Context Register"
            },
            "CTX_6": {
              "offset": "0x118",
              "size": 32,
              "description": "Context Register"
            },
            "CTX_7": {
              "offset": "0x11C",
              "size": 32,
              "description": "Context Register"
            },
            "CTX_8": {
              "offset": "0x120",
              "size": 32,
              "description": "Context Register"
            },
            "CTX_9": {
              "offset": "0x124",
              "size": 32,
              "description": "Context Register"
            },
            "CTX_10": {
              "offset": "0x128",
              "size": 32,
              "description": "Context Register"
            },
            "CTX_11": {
              "offset": "0x12C",
              "size": 32,
              "description": "Context Register"
            },
            "CTX_12": {
              "offset": "0x130",
              "size": 32,
              "description": "Context Register"
            },
            "CTX_13": {
              "offset": "0x134",
              "size": 32,
              "description": "Context Register"
            },
            "KEY_0": {
              "offset": "0x200",
              "size": 32,
              "description": "Key Registers"
            },
            "KEY_1": {
              "offset": "0x204",
              "size": 32,
              "description": "Key Registers"
            },
            "KEY_2": {
              "offset": "0x208",
              "size": 32,
              "description": "Key Registers"
            },
            "KEY_3": {
              "offset": "0x20C",
              "size": 32,
              "description": "Key Registers"
            },
            "VID1": {
              "offset": "0x4F0",
              "size": 32,
              "description": "Version ID Register"
            },
            "VID2": {
              "offset": "0x4F4",
              "size": 32,
              "description": "Version ID 2 Register"
            },
            "CHAVID": {
              "offset": "0x4F8",
              "size": 32,
              "description": "CHA Version ID Register"
            },
            "FIFOSTA": {
              "offset": "0x7C0",
              "size": 32,
              "description": "FIFO Status Register"
            },
            "IFIFO": {
              "offset": "0x7E0",
              "size": 32,
              "description": "Input Data FIFO"
            },
            "OFIFO": {
              "offset": "0x7F0",
              "size": 32,
              "description": "Output Data FIFO"
            }
          },
          "bits": {
            "MD": {
              "ENC": {
                "bit": 0,
                "description": "Encrypt/Decrypt."
              },
              "ICV_TEST": {
                "bit": 1,
                "description": "ICV Checking / Test AES fault detection."
              },
              "AS": {
                "bit": 2,
                "description": "Algorithm State",
                "width": 2
              },
              "AAI": {
                "bit": 4,
                "description": "Additional Algorithm information",
                "width": 9
              },
              "ALG": {
                "bit": 16,
                "description": "Algorithm",
                "width": 8
              }
            },
            "KS": {
              "KS": {
                "bit": 0,
                "description": "Key Size",
                "width": 5
              }
            },
            "DS": {
              "DS": {
                "bit": 0,
                "description": "Data Size",
                "width": 12
              }
            },
            "ICVS": {
              "ICVS": {
                "bit": 0,
                "description": "ICV Size, in Bytes",
                "width": 5
              }
            },
            "COM": {
              "ALL": {
                "bit": 0,
                "description": "Reset All Internal Logic"
              },
              "AES": {
                "bit": 1,
                "description": "Reset AESA"
              }
            },
            "CTL": {
              "IM": {
                "bit": 0,
                "description": "Interrupt Mask"
              },
              "IFE": {
                "bit": 8,
                "description": "Input FIFO DMA Enable"
              },
              "IFR": {
                "bit": 9,
                "description": "Input FIFO DMA Request Size"
              },
              "OFE": {
                "bit": 12,
                "description": "Output FIFO DMA Enable"
              },
              "OFR": {
                "bit": 13,
                "description": "Output FIFO DMA Request Size"
              },
              "IFS": {
                "bit": 16,
                "description": "Input FIFO Byte Swap"
              },
              "OFS": {
                "bit": 17,
                "description": "Output FIFO Byte Swap"
              },
              "KIS": {
                "bit": 20,
                "description": "Key Register Input Byte Swap"
              },
              "KOS": {
                "bit": 21,
                "description": "Key Register Output Byte Swap"
              },
              "CIS": {
                "bit": 22,
                "description": "Context Register Input Byte Swap"
              },
              "COS": {
                "bit": 23,
                "description": "Context Register Output Byte Swap"
              },
              "KAL": {
                "bit": 31,
                "description": "Key Register Access Lock"
              }
            },
            "CW": {
              "CM": {
                "bit": 0,
                "description": "Clear the Mode Register"
              },
              "CDS": {
                "bit": 2,
                "description": "Clear the Data Size Register"
              },
              "CICV": {
                "bit": 3,
                "description": "Clear the ICV Size Register"
              },
              "CCR": {
                "bit": 5,
                "description": "Clear the Context Register"
              },
              "CKR": {
                "bit": 6,
                "description": "Clear the Key Register"
              },
              "COF": {
                "bit": 30,
                "description": "Clear Output FIFO"
              },
              "CIF": {
                "bit": 31,
                "description": "Clear Input FIFO"
              }
            },
            "STA": {
              "AB": {
                "bit": 1,
                "description": "AESA Busy"
              },
              "DI": {
                "bit": 16,
                "description": "Done Interrupt"
              },
              "EI": {
                "bit": 20,
                "description": "Error Interrupt"
              }
            },
            "ESTA": {
              "ERRID1": {
                "bit": 0,
                "description": "Error ID 1",
                "width": 4
              },
              "CL1": {
                "bit": 8,
                "description": "algorithms",
                "width": 4
              }
            },
            "AADSZ": {
              "AADSZ": {
                "bit": 0,
                "description": "AAD size in Bytes, mod 16",
                "width": 4
              },
              "AL": {
                "bit": 31,
                "description": "AAD Last"
              }
            },
            "CTX_0": {
              "CTX": {
                "bit": 0,
                "description": "CTX",
                "width": 32
              }
            },
            "CTX_1": {
              "CTX": {
                "bit": 0,
                "description": "CTX",
                "width": 32
              }
            },
            "CTX_2": {
              "CTX": {
                "bit": 0,
                "description": "CTX",
                "width": 32
              }
            },
            "CTX_3": {
              "CTX": {
                "bit": 0,
                "description": "CTX",
                "width": 32
              }
            },
            "CTX_4": {
              "CTX": {
                "bit": 0,
                "description": "CTX",
                "width": 32
              }
            },
            "CTX_5": {
              "CTX": {
                "bit": 0,
                "description": "CTX",
                "width": 32
              }
            },
            "CTX_6": {
              "CTX": {
                "bit": 0,
                "description": "CTX",
                "width": 32
              }
            },
            "CTX_7": {
              "CTX": {
                "bit": 0,
                "description": "CTX",
                "width": 32
              }
            },
            "CTX_8": {
              "CTX": {
                "bit": 0,
                "description": "CTX",
                "width": 32
              }
            },
            "CTX_9": {
              "CTX": {
                "bit": 0,
                "description": "CTX",
                "width": 32
              }
            },
            "CTX_10": {
              "CTX": {
                "bit": 0,
                "description": "CTX",
                "width": 32
              }
            },
            "CTX_11": {
              "CTX": {
                "bit": 0,
                "description": "CTX",
                "width": 32
              }
            },
            "CTX_12": {
              "CTX": {
                "bit": 0,
                "description": "CTX",
                "width": 32
              }
            },
            "CTX_13": {
              "CTX": {
                "bit": 0,
                "description": "CTX",
                "width": 32
              }
            },
            "KEY_0": {
              "KEY": {
                "bit": 0,
                "description": "KEY",
                "width": 32
              }
            },
            "KEY_1": {
              "KEY": {
                "bit": 0,
                "description": "KEY",
                "width": 32
              }
            },
            "KEY_2": {
              "KEY": {
                "bit": 0,
                "description": "KEY",
                "width": 32
              }
            },
            "KEY_3": {
              "KEY": {
                "bit": 0,
                "description": "KEY",
                "width": 32
              }
            },
            "VID1": {
              "MIN_REV": {
                "bit": 0,
                "description": "Minor revision number.",
                "width": 8
              },
              "MAJ_REV": {
                "bit": 8,
                "description": "Major revision number.",
                "width": 8
              },
              "IP_ID": {
                "bit": 16,
                "description": "ID(0x0034).",
                "width": 16
              }
            },
            "VID2": {
              "ECO_REV": {
                "bit": 0,
                "description": "ECO revision number.",
                "width": 8
              },
              "ARCH_ERA": {
                "bit": 8,
                "description": "Architectural ERA.",
                "width": 8
              }
            },
            "CHAVID": {
              "AESREV": {
                "bit": 0,
                "description": "AES Revision Number",
                "width": 4
              },
              "AESVID": {
                "bit": 4,
                "description": "AES Version ID",
                "width": 4
              }
            },
            "FIFOSTA": {
              "IFL": {
                "bit": 0,
                "description": "Input FIFO Level",
                "width": 7
              },
              "IFF": {
                "bit": 15,
                "description": "Input FIFO Full"
              },
              "OFL": {
                "bit": 16,
                "description": "Output FIFO Level",
                "width": 7
              },
              "OFF": {
                "bit": 31,
                "description": "Output FIFO Full"
              }
            },
            "IFIFO": {
              "IFIFO": {
                "bit": 0,
                "description": "IFIFO",
                "width": 32
              }
            },
            "OFIFO": {
              "OFIFO": {
                "bit": 0,
                "description": "Output FIFO",
                "width": 32
              }
            }
          }
        },
        "RSIM": {
          "instances": [
            {
              "name": "RSIM_REGS",
              "base": "0x40059000"
            }
          ],
          "registers": {
            "CONTROL": {
              "offset": "0x00",
              "size": 32,
              "description": "Radio System Control"
            },
            "ACTIVE_DELAY": {
              "offset": "0x04",
              "size": 32,
              "description": "Radio Active Early Warning"
            },
            "MAC_MSB": {
              "offset": "0x08",
              "size": 32,
              "description": "Radio MAC Address"
            },
            "MAC_LSB": {
              "offset": "0x0C",
              "size": 32,
              "description": "Radio MAC Address"
            },
            "MISC": {
              "offset": "0x10",
              "size": 32,
              "description": "Radio Miscellaneous"
            },
            "DSM_TIMER": {
              "offset": "0x100",
              "size": 32,
              "description": "Deep Sleep Timer"
            },
            "DSM_CONTROL": {
              "offset": "0x104",
              "size": 32,
              "description": "Deep Sleep Timer Control"
            },
            "DSM_OSC_OFFSET": {
              "offset": "0x108",
              "size": 32,
              "description": "Deep Sleep Wakeup Time Offset"
            },
            "ANT_SLEEP": {
              "offset": "0x10C",
              "size": 32,
              "description": "ANT Link Layer Sleep Time"
            },
            "ANT_WAKE": {
              "offset": "0x110",
              "size": 32,
              "description": "ANT Link Layer Wake Time"
            },
            "ZIG_SLEEP": {
              "offset": "0x114",
              "size": 32,
              "description": "802.15.4 Link Layer Sleep Time"
            },
            "ZIG_WAKE": {
              "offset": "0x118",
              "size": 32,
              "description": "802.15.4 Link Layer Wake Time"
            },
            "GEN_SLEEP": {
              "offset": "0x11C",
              "size": 32,
              "description": "Generic FSK Link Layer Sleep Time"
            },
            "GEN_WAKE": {
              "offset": "0x120",
              "size": 32,
              "description": "Generic FSK Link Layer Wake Time"
            },
            "RF_OSC_CTRL": {
              "offset": "0x124",
              "size": 32,
              "description": "Radio Oscillator Control"
            },
            "ANA_TEST": {
              "offset": "0x128",
              "size": 32,
              "description": "Radio Analog Test Registers"
            },
            "ANA_TRIM": {
              "offset": "0x12C",
              "size": 32,
              "description": "Radio Analog Trim Registers"
            }
          },
          "bits": {
            "CONTROL": {
              "BLE_RF_OSC_REQ_EN": {
                "bit": 0,
                "description": "BLE Ref Osc (Sysclk) Request Enable"
              },
              "BLE_RF_OSC_REQ_STAT": {
                "bit": 1,
                "description": "BLE Ref Osc (Sysclk) Request Status"
              },
              "BLE_RF_OSC_REQ_INT_EN": {
                "bit": 4,
                "description": "BLE Ref Osc (Sysclk) Request Interrupt Enable"
              },
              "BLE_RF_OSC_REQ_INT": {
                "bit": 5,
                "description": "BLE Ref Osc (Sysclk) Request Interrupt Flag"
              },
              "RF_OSC_EN": {
                "bit": 8,
                "description": "RF Ref Osc Enable Select",
                "width": 4
              },
              "RADIO_GASKET_BYPASS_OVRD_EN": {
                "bit": 12,
                "description": "Radio Gasket Bypass Override Enable"
              },
              "RADIO_GASKET_BYPASS_OVRD": {
                "bit": 13,
                "description": "Radio Gasket Bypass Override"
              },
              "IPP_OBE_3V_BLE_ACTIVE_1": {
                "bit": 16,
                "description": "IPP_OBE_3V_BLE_ACTIVE_1"
              },
              "IPP_OBE_3V_BLE_ACTIVE_2": {
                "bit": 17,
                "description": "IPP_OBE_3V_BLE_ACTIVE_2"
              },
              "RADIO_RAM_ACCESS_OVRD_EN": {
                "bit": 18,
                "description": "Radio RAM Access Override Enable"
              },
              "RADIO_RAM_ACCESS_OVRD": {
                "bit": 19,
                "description": "Radio RAM Access Override"
              },
              "RSIM_DSM_EXIT": {
                "bit": 20,
                "description": "BLE Force Deep Sleep Mode Exit"
              },
              "RSIM_STOP_ACK_OVRD_EN": {
                "bit": 22,
                "description": "Stop Acknowledge Override Enable"
              },
              "RSIM_STOP_ACK_OVRD": {
                "bit": 23,
                "description": "Stop Acknowledge Override"
              },
              "RF_OSC_READY": {
                "bit": 24,
                "description": "RF Ref Osc Ready"
              },
              "RF_OSC_READY_OVRD_EN": {
                "bit": 25,
                "description": "RF Ref Osc Ready Override Enable"
              },
              "RF_OSC_READY_OVRD": {
                "bit": 26,
                "description": "RF Ref Osc Ready Override"
              },
              "BLOCK_SOC_RESETS": {
                "bit": 28,
                "description": "Block SoC Resets of the Radio"
              },
              "BLOCK_RADIO_OUTPUTS": {
                "bit": 29,
                "description": "Block Radio Outputs"
              },
              "ALLOW_DFT_RESETS": {
                "bit": 30,
                "description": "Allow the DFT Reset Pin to Reset the Radio"
              },
              "RADIO_RESET_BIT": {
                "bit": 31,
                "description": "Software Reset for the Radio"
              }
            },
            "ACTIVE_DELAY": {
              "BLE_FINE_DELAY": {
                "bit": 0,
                "description": "BLE Active Fine Delay",
                "width": 6
              },
              "BLE_COARSE_DELAY": {
                "bit": 16,
                "description": "BLE Active Coarse Delay",
                "width": 4
              }
            },
            "MAC_MSB": {
              "MAC_ADDR_MSB": {
                "bit": 0,
                "description": "Radio MAC Address MSB",
                "width": 8
              }
            },
            "MAC_LSB": {
              "MAC_ADDR_LSB": {
                "bit": 0,
                "description": "Radio MAC Address LSB",
                "width": 32
              }
            },
            "MISC": {
              "ANALOG_TEST_EN": {
                "bit": 0,
                "description": "RSIM Analog Test Mux Enables",
                "width": 5
              },
              "RADIO_VERSION": {
                "bit": 24,
                "description": "Radio Version ID number",
                "width": 8
              }
            },
            "DSM_TIMER": {
              "DSM_TIMER": {
                "bit": 0,
                "description": "Deep Sleep Mode Timer",
                "width": 24
              }
            },
            "DSM_CONTROL": {
              "DSM_ANT_READY": {
                "bit": 0,
                "description": "ANT Ready for Deep Sleep Mode"
              },
              "ANT_DEEP_SLEEP_STATUS": {
                "bit": 1,
                "description": "ANT Link Layer Deep Sleep Mode Status"
              },
              "DSM_ANT_FINISHED": {
                "bit": 2,
                "description": "ANT Deep Sleep Time Finished"
              },
              "ANT_SYSCLK_REQUEST_EN": {
                "bit": 3,
                "description": "Enable ANT Link Layer to Request RF OSC"
              },
              "ANT_SLEEP_REQUEST": {
                "bit": 4,
                "description": "ANT Link Layer Deep Sleep Requested"
              },
              "ANT_SYSCLK_REQ": {
                "bit": 5,
                "description": "ANT Link Layer RF OSC Request Status"
              },
              "ANT_SYSCLK_INTERRUPT_EN": {
                "bit": 6,
                "description": "ANT Link Layer RF OSC Request Interrupt Enable"
              },
              "ANT_SYSCLK_REQ_INT": {
                "bit": 7,
                "description": "Interrupt Flag from an ANT Link Layer RF OSC Request"
              },
              "DSM_GEN_READY": {
                "bit": 8,
                "description": "Generic FSK Ready for Deep Sleep Mode"
              },
              "GEN_DEEP_SLEEP_STATUS": {
                "bit": 9,
                "description": "Generic FSK Link Layer Deep Sleep Mode Status"
              },
              "DSM_GEN_FINISHED": {
                "bit": 10,
                "description": "Generic FSK Deep Sleep Time Finished"
              },
              "GEN_SYSCLK_REQUEST_EN": {
                "bit": 11,
                "description": "Enable Generic FSK Link Layer to Request RF OSC"
              },
              "GEN_SLEEP_REQUEST": {
                "bit": 12,
                "description": "Generic FSK Link Layer Deep Sleep Requested"
              },
              "GEN_SYSCLK_REQ": {
                "bit": 13,
                "description": "Generic FSK Link Layer RF OSC Request Status"
              },
              "GEN_SYSCLK_INTERRUPT_EN": {
                "bit": 14,
                "description": "Generic FSK Link Layer RF OSC Request Interrupt Enable"
              },
              "GEN_SYSCLK_REQ_INT": {
                "bit": 15,
                "description": "Interrupt Flag from an Generic FSK Link Layer RF OSC Request"
              },
              "DSM_ZIG_READY": {
                "bit": 16,
                "description": "802.15.4 Ready for Deep Sleep Mode"
              },
              "ZIG_DEEP_SLEEP_STATUS": {
                "bit": 17,
                "description": "802.15.4 Link Layer Deep Sleep Mode Status"
              },
              "DSM_ZIG_FINISHED": {
                "bit": 18,
                "description": "802.15.4 Deep Sleep Time Finished"
              },
              "ZIG_SYSCLK_REQUEST_EN": {
                "bit": 19,
                "description": "Enable 802.15.4 Link Layer to Request RF OSC"
              },
              "ZIG_SLEEP_REQUEST": {
                "bit": 20,
                "description": "802.15.4 Link Layer Deep Sleep Requested"
              },
              "ZIG_SYSCLK_REQ": {
                "bit": 21,
                "description": "802.15.4 Link Layer RF OSC Request Status"
              },
              "ZIG_SYSCLK_INTERRUPT_EN": {
                "bit": 22,
                "description": "802.15.4 Link Layer RF OSC Request Interrupt Enable"
              },
              "ZIG_SYSCLK_REQ_INT": {
                "bit": 23,
                "description": "Interrupt Flag from an 802.15.4 Link Layer RF OSC Request"
              },
              "DSM_TIMER_CLR": {
                "bit": 27,
                "description": "Deep Sleep Mode Timer Clear"
              },
              "DSM_TIMER_EN": {
                "bit": 31,
                "description": "Deep Sleep Mode Timer Enable"
              }
            },
            "DSM_OSC_OFFSET": {
              "DSM_OSC_STABILIZE_TIME": {
                "bit": 0,
                "description": "Deep Sleep Wakeup RF OSC Stabilize Time",
                "width": 10
              }
            },
            "ANT_SLEEP": {
              "ANT_SLEEP_TIME": {
                "bit": 0,
                "description": "ANT Link Layer Sleep Time",
                "width": 24
              }
            },
            "ANT_WAKE": {
              "ANT_WAKE_TIME": {
                "bit": 0,
                "description": "ANT Link Layer Wake Time",
                "width": 24
              }
            },
            "ZIG_SLEEP": {
              "ZIG_SLEEP_TIME": {
                "bit": 0,
                "description": "802.15.4 Link Layer Sleep Time",
                "width": 24
              }
            },
            "ZIG_WAKE": {
              "ZIG_WAKE_TIME": {
                "bit": 0,
                "description": "802.15.4 Link Layer Wake Time",
                "width": 24
              }
            },
            "GEN_SLEEP": {
              "GEN_SLEEP_TIME": {
                "bit": 0,
                "description": "Generic FSK Link Layer Sleep Time",
                "width": 24
              }
            },
            "GEN_WAKE": {
              "GEN_WAKE_TIME": {
                "bit": 0,
                "description": "Generic FSK Link Layer Wake Time",
                "width": 24
              }
            },
            "RF_OSC_CTRL": {
              "BB_XTAL_ALC_COUNT_SEL": {
                "bit": 0,
                "description": "rmap_bb_xtal_alc_count_sel_hv[1:0]",
                "width": 2
              },
              "BB_XTAL_ALC_ON": {
                "bit": 2,
                "description": "rmap_bb_xtal_alc_on_hv"
              },
              "RF_OSC_BYPASS_EN": {
                "bit": 3,
                "description": "RF Ref Osc Bypass Enable"
              },
              "BB_XTAL_COMP_BIAS": {
                "bit": 4,
                "description": "rmap_bb_xtal_comp_bias_hv[4:0]",
                "width": 5
              },
              "BB_XTAL_DC_COUP_MODE_EN": {
                "bit": 9,
                "description": "rmap_bb_xtal_dc_coup_mode_en_hv"
              },
              "BB_XTAL_DIAGSEL": {
                "bit": 10,
                "description": "rmap_bb_xtal_diagsel_hv"
              },
              "BB_XTAL_DIG_CLK_ON": {
                "bit": 11,
                "description": "rmap_bb_xtal_dig_clk_on_hv"
              },
              "BB_XTAL_GM": {
                "bit": 12,
                "description": "rmap_bb_xtal_gm_hv[4:0]",
                "width": 5
              },
              "BB_XTAL_ON_OVRD": {
                "bit": 17,
                "description": "rmap_bb_xtal_on_ovrd_hv"
              },
              "BB_XTAL_ON_OVRD_ON": {
                "bit": 18,
                "description": "rmap_bb_xtal_on_ovrd_on_hv"
              },
              "BB_XTAL_READY_COUNT_SEL": {
                "bit": 20,
                "description": "rmap_bb_xtal_ready_count_sel_hv[1:0]",
                "width": 2
              },
              "RADIO_EXT_OSC_RF_EN_SEL": {
                "bit": 27,
                "description": "Radio External Request for RF OSC Select"
              },
              "RADIO_EXT_OSC_OVRD": {
                "bit": 28,
                "description": "Radio External Request for RF OSC Override"
              },
              "RADIO_EXT_OSC_OVRD_EN": {
                "bit": 29,
                "description": "Radio External Request for RF OSC Override Enable"
              },
              "RADIO_RF_ABORT_OVRD": {
                "bit": 30,
                "description": "Radio RF Abort Override"
              },
              "RADIO_RF_ABORT_OVRD_EN": {
                "bit": 31,
                "description": "Radio RF Abort Override Enable"
              }
            },
            "ANA_TEST": {
              "BB_LDO_LS_BYP": {
                "bit": 0,
                "description": "rmap_bb_ldo_ls_byp_hv"
              },
              "BB_LDO_LS_DIAGSEL": {
                "bit": 1,
                "description": "rmap_bb_ldo_ls_diagsel_hv"
              },
              "BB_LDO_XO_BYP_ON": {
                "bit": 2,
                "description": "rmap_bb_ldo_xo_byp_on_hv"
              },
              "BB_LDO_XO_DIAGSEL": {
                "bit": 3,
                "description": "rmap_bb_ldo_xo_diagsel_hv"
              },
              "BB_XTAL_TEST": {
                "bit": 4,
                "description": "rmap_bb_xtal_test_en_hv"
              },
              "BG_DIAGBUF": {
                "bit": 5,
                "description": "rmap_bg_diagbuf_hv"
              },
              "BG_DIAGSEL": {
                "bit": 6,
                "description": "rmap_bg_diagsel_hv"
              },
              "BG_STARTUPFORCE": {
                "bit": 7,
                "description": "rmap_bg_startupforce_hv"
              },
              "DIAG_1234_ON": {
                "bit": 8,
                "description": "rmap_diag_1234_on_hv"
              },
              "DIAG2SOCADC_DEC": {
                "bit": 9,
                "description": "rmap_diag2socadc_dec_hv[1:0]",
                "width": 2
              },
              "DIAG2SOCADC_DEC_ON": {
                "bit": 11,
                "description": "rmap_diag2socadc_dec_on_hv"
              },
              "DIAGCODE": {
                "bit": 12,
                "description": "rmap_diagcode_hv[2:0]",
                "width": 3
              }
            },
            "ANA_TRIM": {
              "BB_LDO_LS_SPARE": {
                "bit": 0,
                "description": "rmap_bb_ldo_ls_spare_hv[1:0]",
                "width": 2
              },
              "BB_LDO_LS_TRIM": {
                "bit": 3,
                "description": "rmap_bb_ldo_ls_trim_hv[2:0]",
                "width": 3
              },
              "BB_LDO_XO_SPARE": {
                "bit": 6,
                "description": "rmap_bb_ldo_xo_spare_hv[1:0]",
                "width": 2
              },
              "BB_LDO_XO_TRIM": {
                "bit": 8,
                "description": "rmap_bb_ldo_xo_trim_hv[2:0]",
                "width": 3
              },
              "BB_XTAL_SPARE": {
                "bit": 11,
                "description": "rmap_bb_xtal_spare_hv[4:0]",
                "width": 5
              },
              "BB_XTAL_TRIM": {
                "bit": 16,
                "description": "rmap_bb_xtal_trim_hv[7:0]",
                "width": 8
              },
              "BG_1V_TRIM": {
                "bit": 24,
                "description": "rmap_bg_1v_trim_hv[3:0]",
                "width": 4
              },
              "BG_IBIAS_5U_TRIM": {
                "bit": 28,
                "description": "rmap_bg_ibias_5u_trim_hv[3:0]",
                "width": 4
              }
            }
          }
        },
        "DCDC": {
          "instances": [
            {
              "name": "DCDC",
              "base": "0x4005A000",
              "irq": 6
            }
          ],
          "registers": {
            "REG0": {
              "offset": "0x00",
              "size": 32,
              "description": "DCDC REGISTER 0"
            },
            "REG1": {
              "offset": "0x04",
              "size": 32,
              "description": "DCDC REGISTER 1"
            },
            "REG2": {
              "offset": "0x08",
              "size": 32,
              "description": "DCDC REGISTER 2"
            },
            "REG3": {
              "offset": "0x0C",
              "size": 32,
              "description": "DCDC REGISTER 3"
            },
            "REG4": {
              "offset": "0x10",
              "size": 32,
              "description": "DCDC REGISTER 4"
            },
            "REG6": {
              "offset": "0x18",
              "size": 32,
              "description": "DCDC REGISTER 6"
            },
            "REG7": {
              "offset": "0x1C",
              "size": 32,
              "description": "DCDC REGISTER 7"
            }
          },
          "bits": {
            "REG0": {
              "DCDC_DISABLE_AUTO_CLK_SWITCH": {
                "bit": 1,
                "description": "Disable automatic clock switch from internal oscillator to external clock."
              },
              "DCDC_SEL_CLK": {
                "bit": 2,
                "description": "Select external clock for DCDC when DCDC_DISABLE_AUTO_CLK_SWITCH is set."
              },
              "DCDC_PWD_OSC_INT": {
                "bit": 3,
                "description": "Power down internal oscillator. Only set this bit when 32M crystal oscillator is available."
              },
              "DCDC_LP_DF_CMP_ENABLE": {
                "bit": 9,
                "description": "Enable low power differential comparators, to sense lower supply in pulsed mode"
              },
              "DCDC_VBAT_DIV_CTRL": {
                "bit": 10,
                "description": "Controls VBAT voltage divider",
                "width": 2
              },
              "DCDC_LP_STATE_HYS_L": {
                "bit": 17,
                "description": "Configure the hysteretic lower threshold value in low power mode",
                "width": 2
              },
              "DCDC_LP_STATE_HYS_H": {
                "bit": 19,
                "description": "Configure the hysteretic upper threshold value in low power mode",
                "width": 2
              },
              "HYST_LP_COMP_ADJ": {
                "bit": 21,
                "description": "Adjust hysteretic value in low power comparator."
              },
              "HYST_LP_CMP_DISABLE": {
                "bit": 22,
                "description": "Disable hysteresis in low power comparator."
              },
              "OFFSET_RSNS_LP_ADJ": {
                "bit": 23,
                "description": "Adjust hysteretic value in low power voltage sense."
              },
              "OFFSET_RSNS_LP_DISABLE": {
                "bit": 24,
                "description": "Disable hysteresis in low power voltage sense."
              },
              "DCDC_LESS_I": {
                "bit": 25,
                "description": "Reduce DCDC current. It will save approximately 20 uA in RUN."
              },
              "PWD_CMP_OFFSET": {
                "bit": 26,
                "description": "Power down output range comparator"
              },
              "DCDC_XTALOK_DISABLE": {
                "bit": 27,
                "description": "Disable xtalok detection circuit."
              },
              "PSWITCH_STATUS": {
                "bit": 28,
                "description": "Status register to indicate PSWITCH status"
              },
              "VLPS_CONFIG_DCDC_HP": {
                "bit": 29,
                "description": "Selects behavior of DCDC in device VLPS low power mode"
              },
              "VLPR_VLPW_CONFIG_DCDC_HP": {
                "bit": 30,
                "description": "Selects behavior of DCDC in device VLPR and VLPW low power modes"
              },
              "DCDC_STS_DC_OK": {
                "bit": 31,
                "description": "Status register to indicate DCDC lock"
              }
            },
            "REG1": {
              "POSLIMIT_BUCK_IN": {
                "bit": 0,
                "description": "Upper limit duty cycle limit in DC-DC converter",
                "width": 7
              },
              "POSLIMIT_BOOST_IN": {
                "bit": 7,
                "description": "Upper limit duty cycle limit in DC-DC converter",
                "width": 7
              },
              "DCDC_LOOPCTRL_CM_HST_THRESH": {
                "bit": 21,
                "description": "Enable hysteresis in switching converter common mode analog comparators"
              },
              "DCDC_LOOPCTRL_DF_HST_THRESH": {
                "bit": 22,
                "description": "Enable hysteresis in switching converter differential mode analog comparators"
              },
              "DCDC_LOOPCTRL_EN_CM_HYST": {
                "bit": 23,
                "description": "Enable hysteresis in switching converter common mode analog comparators"
              },
              "DCDC_LOOPCTRL_EN_DF_HYST": {
                "bit": 24,
                "description": "Enable hysteresis in switching converter differential mode analog comparators"
              }
            },
            "REG2": {
              "DCDC_LOOPCTRL_HYST_SIGN": {
                "bit": 13,
                "description": "Invert the sign of the hysteresis in DC-DC analog comparators. This bit is set when in Pulsed mode."
              },
              "DCDC_BATTMONITOR_EN_BATADJ": {
                "bit": 15,
                "description": "This bit enables the DC-DC to improve efficiency and minimize ripple using the information from the BATT_VAL field"
              },
              "DCDC_BATTMONITOR_BATT_VAL": {
                "bit": 16,
                "description": "Software should be configured to place the battery voltage in this register measured with an 8 mV LSB resolution through the ADC",
                "width": 10
              }
            },
            "REG3": {
              "DCDC_VDD1P8CTRL_TRG": {
                "bit": 0,
                "description": "Target value of VDD1P8, 25 mV each step in two ranges, from 0x00 to 0x11 and 0x20 to 0x3F.",
                "width": 6
              },
              "DCDC_VDD1P5CTRL_TRG_BUCK": {
                "bit": 6,
                "description": "Target value of VDD1P5 in buck mode, 25 mV each step from 0x00 to 0x0F",
                "width": 5
              },
              "DCDC_VDD1P5CTRL_TRG_BOOST": {
                "bit": 11,
                "description": "Target value of VDD1P5 in boost mode, 25 mV each step from 0x00 to 0x0F",
                "width": 5
              },
              "DCDC_VDD1P5CTRL_ADJTN": {
                "bit": 17,
                "description": "Adjust value of duty cycle when switching between VDD1P5 and VDD1P8. The unit is 1/32 or 3.125%.",
                "width": 4
              },
              "DCDC_MINPWR_DC_HALFCLK_PULSED": {
                "bit": 21,
                "description": "Set DCDC clock to half frequency for the Pulsed mode."
              },
              "DCDC_MINPWR_DOUBLE_FETS_PULSED": {
                "bit": 22,
                "description": "Use double switch FET for the Pulsed mode."
              },
              "DCDC_MINPWR_HALF_FETS_PULSED": {
                "bit": 23,
                "description": "Use half switch FET for the Pulsed mode."
              },
              "DCDC_MINPWR_DC_HALFCLK": {
                "bit": 24,
                "description": "Set DCDC clock to half frequency for the continuous mode."
              },
              "DCDC_MINPWR_DOUBLE_FETS": {
                "bit": 25,
                "description": "Use double switch FET for the continuous mode."
              },
              "DCDC_MINPWR_HALF_FETS": {
                "bit": 26,
                "description": "Use half switch FET for the continuous mode."
              },
              "DCDC_VDD1P5CTRL_DISABLE_STEP": {
                "bit": 29,
                "description": "Disable stepping for VDD1P5. Must set this bit before enter low power modes."
              },
              "DCDC_VDD1P8CTRL_DISABLE_STEP": {
                "bit": 30,
                "description": "Disable stepping for VDD1P8. Must set this bit before enter low power modes."
              }
            },
            "REG4": {
              "DCDC_SW_SHUTDOWN": {
                "bit": 0,
                "description": "Shut down DCDC in buck mode. DCDC can be turned on by pulling PSWITCH to high momentarily (min 50 ms).DCDC_SW_SHUTDOWN should not be used in boost mode because when user write this bit, MCU won't be POR and enters an abnormal state."
              },
              "UNLOCK": {
                "bit": 16,
                "description": "0x3E77 KEY-Key needed to unlock HW_POWER_RESET register",
                "width": 16
              }
            },
            "REG6": {
              "PSWITCH_INT_RISE_EN": {
                "bit": 0,
                "description": "Enable rising edge detect for interrupt."
              },
              "PSWITCH_INT_FALL_EN": {
                "bit": 1,
                "description": "Enable falling edge detect for interrupt."
              },
              "PSWITCH_INT_CLEAR": {
                "bit": 2,
                "description": "Write 1 to clear interrupt. Set to 0 after clear."
              },
              "PSWITCH_INT_MUTE": {
                "bit": 3,
                "description": "Mask interrupt to SoC, edge detection result can be read from PSIWTCH_INT_STS."
              },
              "PSWITCH_INT_STS": {
                "bit": 31,
                "description": "PSWITCH edge detection interrupt status"
              }
            },
            "REG7": {
              "INTEGRATOR_VALUE": {
                "bit": 0,
                "description": "Integrator value which can be loaded in pulsed mode",
                "width": 19
              },
              "INTEGRATOR_VALUE_SEL": {
                "bit": 19,
                "description": "Select the integrator value from above register or saved value in hardware."
              },
              "PULSE_RUN_SPEEDUP": {
                "bit": 20,
                "description": "Enable pulse run speedup"
              }
            }
          }
        },
        "BTLE": {
          "instances": [
            {
              "name": "BTLE_RF_regs",
              "base": "0x4005B000"
            }
          ],
          "registers": {
            "BLE_PART_ID": {
              "offset": "0x600",
              "size": 16,
              "description": "BLUETOOTH LOW ENERGY PART ID"
            },
            "DSM_STATUS": {
              "offset": "0x604",
              "size": 16,
              "description": "BLE DSM STATUS"
            },
            "MISC_CTRL": {
              "offset": "0x608",
              "size": 16,
              "description": "BLUETOOTH LOW ENERGY MISCELLANEOUS CONTROL"
            }
          },
          "bits": {
            "BLE_PART_ID": {
              "BLE_PART_ID": {
                "bit": 0,
                "description": "BLE Part ID",
                "width": 16
              }
            },
            "DSM_STATUS": {
              "ORF_SYSCLK_REQ": {
                "bit": 0,
                "description": "RF Oscillator Requested"
              },
              "RIF_LL_ACTIVE": {
                "bit": 1,
                "description": "Link Layer Active"
              },
              "XCVR_BUSY": {
                "bit": 2,
                "description": "Transceiver Busy Status Bit"
              }
            },
            "MISC_CTRL": {
              "TSM_INTR_EN": {
                "bit": 1,
                "description": "TSM Interrupt Enable"
              }
            }
          }
        },
        "RX": {
          "instances": [
            {
              "name": "RX_DIG",
              "base": "0x4005C000"
            }
          ],
          "registers": {
            "RX_DIG_CTRL": {
              "offset": "0x00",
              "size": 32,
              "description": "RX Digital Control"
            },
            "AGC_CTRL_0": {
              "offset": "0x04",
              "size": 32,
              "description": "AGC Control 0"
            },
            "AGC_CTRL_1": {
              "offset": "0x08",
              "size": 32,
              "description": "AGC Control 1"
            },
            "AGC_CTRL_2": {
              "offset": "0x0C",
              "size": 32,
              "description": "AGC Control 2"
            },
            "AGC_CTRL_3": {
              "offset": "0x10",
              "size": 32,
              "description": "AGC Control 3"
            },
            "AGC_STAT": {
              "offset": "0x14",
              "size": 32,
              "description": "AGC Status"
            },
            "RSSI_CTRL_0": {
              "offset": "0x18",
              "size": 32,
              "description": "RSSI Control 0"
            },
            "RSSI_CTRL_1": {
              "offset": "0x1C",
              "size": 32,
              "description": "RSSI Control 1"
            },
            "RSSI_DFT": {
              "offset": "0x20",
              "size": 32,
              "description": "RSSI DFT"
            },
            "DCOC_CTRL_0": {
              "offset": "0x24",
              "size": 32,
              "description": "DCOC Control 0"
            },
            "DCOC_CTRL_1": {
              "offset": "0x28",
              "size": 32,
              "description": "DCOC Control 1"
            },
            "DCOC_DAC_INIT": {
              "offset": "0x2C",
              "size": 32,
              "description": "DCOC DAC Initialization"
            },
            "DCOC_DIG_MAN": {
              "offset": "0x30",
              "size": 32,
              "description": "DCOC Digital Correction Manual Override"
            },
            "DCOC_CAL_GAIN": {
              "offset": "0x34",
              "size": 32,
              "description": "DCOC Calibration Gain"
            },
            "DCOC_STAT": {
              "offset": "0x38",
              "size": 32,
              "description": "DCOC Status"
            },
            "DCOC_DC_EST": {
              "offset": "0x3C",
              "size": 32,
              "description": "DCOC DC Estimate"
            },
            "DCOC_CAL_RCP": {
              "offset": "0x40",
              "size": 32,
              "description": "DCOC Calibration Reciprocals"
            },
            "IQMC_CTRL": {
              "offset": "0x48",
              "size": 32,
              "description": "IQMC Control"
            },
            "IQMC_CAL": {
              "offset": "0x4C",
              "size": 32,
              "description": "IQMC Calibration"
            },
            "LNA_GAIN_VAL_3_0": {
              "offset": "0x50",
              "size": 32,
              "description": "LNA_GAIN Step Values 3..0"
            },
            "LNA_GAIN_VAL_7_4": {
              "offset": "0x54",
              "size": 32,
              "description": "LNA_GAIN Step Values 7..4"
            },
            "LNA_GAIN_VAL_8": {
              "offset": "0x58",
              "size": 32,
              "description": "LNA_GAIN Step Values 8"
            },
            "BBA_RES_TUNE_VAL_7_0": {
              "offset": "0x5C",
              "size": 32,
              "description": "BBA Resistor Tune Values 7..0"
            },
            "BBA_RES_TUNE_VAL_10_8": {
              "offset": "0x60",
              "size": 32,
              "description": "BBA Resistor Tune Values 10..8"
            },
            "LNA_GAIN_LIN_VAL_2_0": {
              "offset": "0x64",
              "size": 32,
              "description": "LNA Linear Gain Values 2..0"
            },
            "LNA_GAIN_LIN_VAL_5_3": {
              "offset": "0x68",
              "size": 32,
              "description": "LNA Linear Gain Values 5..3"
            },
            "LNA_GAIN_LIN_VAL_8_6": {
              "offset": "0x6C",
              "size": 32,
              "description": "LNA Linear Gain Values 8..6"
            },
            "LNA_GAIN_LIN_VAL_9": {
              "offset": "0x70",
              "size": 32,
              "description": "LNA Linear Gain Values 9"
            },
            "BBA_RES_TUNE_LIN_VAL_3_0": {
              "offset": "0x74",
              "size": 32,
              "description": "BBA Resistor Tune Values 3..0"
            },
            "BBA_RES_TUNE_LIN_VAL_7_4": {
              "offset": "0x78",
              "size": 32,
              "description": "BBA Resistor Tune Values 7..4"
            },
            "BBA_RES_TUNE_LIN_VAL_10_8": {
              "offset": "0x7C",
              "size": 32,
              "description": "BBA Resistor Tune Values 10..8"
            },
            "AGC_GAIN_TBL_03_00": {
              "offset": "0x80",
              "size": 32,
              "description": "AGC Gain Tables Step 03..00"
            },
            "AGC_GAIN_TBL_07_04": {
              "offset": "0x84",
              "size": 32,
              "description": "AGC Gain Tables Step 07..04"
            },
            "AGC_GAIN_TBL_11_08": {
              "offset": "0x88",
              "size": 32,
              "description": "AGC Gain Tables Step 11..08"
            },
            "AGC_GAIN_TBL_15_12": {
              "offset": "0x8C",
              "size": 32,
              "description": "AGC Gain Tables Step 15..12"
            },
            "AGC_GAIN_TBL_19_16": {
              "offset": "0x90",
              "size": 32,
              "description": "AGC Gain Tables Step 19..16"
            },
            "AGC_GAIN_TBL_23_20": {
              "offset": "0x94",
              "size": 32,
              "description": "AGC Gain Tables Step 23..20"
            },
            "AGC_GAIN_TBL_26_24": {
              "offset": "0x98",
              "size": 32,
              "description": "AGC Gain Tables Step 26..24"
            },
            "DCOC_OFFSET_0": {
              "offset": "0xA0",
              "size": 32,
              "description": "DCOC Offset"
            },
            "DCOC_OFFSET_1": {
              "offset": "0xA4",
              "size": 32,
              "description": "DCOC Offset"
            },
            "DCOC_OFFSET_2": {
              "offset": "0xA8",
              "size": 32,
              "description": "DCOC Offset"
            },
            "DCOC_OFFSET_3": {
              "offset": "0xAC",
              "size": 32,
              "description": "DCOC Offset"
            },
            "DCOC_OFFSET_4": {
              "offset": "0xB0",
              "size": 32,
              "description": "DCOC Offset"
            },
            "DCOC_OFFSET_5": {
              "offset": "0xB4",
              "size": 32,
              "description": "DCOC Offset"
            },
            "DCOC_OFFSET_6": {
              "offset": "0xB8",
              "size": 32,
              "description": "DCOC Offset"
            },
            "DCOC_OFFSET_7": {
              "offset": "0xBC",
              "size": 32,
              "description": "DCOC Offset"
            },
            "DCOC_OFFSET_8": {
              "offset": "0xC0",
              "size": 32,
              "description": "DCOC Offset"
            },
            "DCOC_OFFSET_9": {
              "offset": "0xC4",
              "size": 32,
              "description": "DCOC Offset"
            },
            "DCOC_OFFSET_10": {
              "offset": "0xC8",
              "size": 32,
              "description": "DCOC Offset"
            },
            "DCOC_OFFSET_11": {
              "offset": "0xCC",
              "size": 32,
              "description": "DCOC Offset"
            },
            "DCOC_OFFSET_12": {
              "offset": "0xD0",
              "size": 32,
              "description": "DCOC Offset"
            },
            "DCOC_OFFSET_13": {
              "offset": "0xD4",
              "size": 32,
              "description": "DCOC Offset"
            },
            "DCOC_OFFSET_14": {
              "offset": "0xD8",
              "size": 32,
              "description": "DCOC Offset"
            },
            "DCOC_OFFSET_15": {
              "offset": "0xDC",
              "size": 32,
              "description": "DCOC Offset"
            },
            "DCOC_OFFSET_16": {
              "offset": "0xE0",
              "size": 32,
              "description": "DCOC Offset"
            },
            "DCOC_OFFSET_17": {
              "offset": "0xE4",
              "size": 32,
              "description": "DCOC Offset"
            },
            "DCOC_OFFSET_18": {
              "offset": "0xE8",
              "size": 32,
              "description": "DCOC Offset"
            },
            "DCOC_OFFSET_19": {
              "offset": "0xEC",
              "size": 32,
              "description": "DCOC Offset"
            },
            "DCOC_OFFSET_20": {
              "offset": "0xF0",
              "size": 32,
              "description": "DCOC Offset"
            },
            "DCOC_OFFSET_21": {
              "offset": "0xF4",
              "size": 32,
              "description": "DCOC Offset"
            },
            "DCOC_OFFSET_22": {
              "offset": "0xF8",
              "size": 32,
              "description": "DCOC Offset"
            },
            "DCOC_OFFSET_23": {
              "offset": "0xFC",
              "size": 32,
              "description": "DCOC Offset"
            },
            "DCOC_OFFSET_24": {
              "offset": "0x100",
              "size": 32,
              "description": "DCOC Offset"
            },
            "DCOC_OFFSET_25": {
              "offset": "0x104",
              "size": 32,
              "description": "DCOC Offset"
            },
            "DCOC_OFFSET_26": {
              "offset": "0x108",
              "size": 32,
              "description": "DCOC Offset"
            },
            "DCOC_BBA_STEP": {
              "offset": "0x10C",
              "size": 32,
              "description": "DCOC BBA DAC Step"
            },
            "DCOC_TZA_STEP_0": {
              "offset": "0x110",
              "size": 32,
              "description": "DCOC TZA DAC Step 0"
            },
            "DCOC_TZA_STEP_1": {
              "offset": "0x114",
              "size": 32,
              "description": "DCOC TZA DAC Step 1"
            },
            "DCOC_TZA_STEP_2": {
              "offset": "0x118",
              "size": 32,
              "description": "DCOC TZA DAC Step 2"
            },
            "DCOC_TZA_STEP_3": {
              "offset": "0x11C",
              "size": 32,
              "description": "DCOC TZA DAC Step 3"
            },
            "DCOC_TZA_STEP_4": {
              "offset": "0x120",
              "size": 32,
              "description": "DCOC TZA DAC Step 4"
            },
            "DCOC_TZA_STEP_5": {
              "offset": "0x124",
              "size": 32,
              "description": "DCOC TZA DAC Step 5"
            },
            "DCOC_TZA_STEP_6": {
              "offset": "0x128",
              "size": 32,
              "description": "DCOC TZA DAC Step 6"
            },
            "DCOC_TZA_STEP_7": {
              "offset": "0x12C",
              "size": 32,
              "description": "DCOC TZA DAC Step 7"
            },
            "DCOC_TZA_STEP_8": {
              "offset": "0x130",
              "size": 32,
              "description": "DCOC TZA DAC Step 5"
            },
            "DCOC_TZA_STEP_9": {
              "offset": "0x134",
              "size": 32,
              "description": "DCOC TZA DAC Step 9"
            },
            "DCOC_TZA_STEP_10": {
              "offset": "0x138",
              "size": 32,
              "description": "DCOC TZA DAC Step 10"
            },
            "DCOC_CAL_ALPHA": {
              "offset": "0x168",
              "size": 32,
              "description": "DCOC Calibration Alpha"
            },
            "DCOC_CAL_BETA_Q": {
              "offset": "0x16C",
              "size": 32,
              "description": "DCOC Calibration Beta Q"
            },
            "DCOC_CAL_BETA_I": {
              "offset": "0x170",
              "size": 32,
              "description": "DCOC Calibration Beta I"
            },
            "DCOC_CAL_GAMMA": {
              "offset": "0x174",
              "size": 32,
              "description": "DCOC Calibration Gamma"
            },
            "DCOC_CAL_IIR": {
              "offset": "0x178",
              "size": 32,
              "description": "DCOC Calibration IIR"
            },
            "DCOC_CAL1": {
              "offset": "0x180",
              "size": 32,
              "description": "DCOC Calibration Result"
            },
            "DCOC_CAL2": {
              "offset": "0x184",
              "size": 32,
              "description": "DCOC Calibration Result"
            },
            "DCOC_CAL3": {
              "offset": "0x188",
              "size": 32,
              "description": "DCOC Calibration Result"
            },
            "CCA_ED_LQI_CTRL_0": {
              "offset": "0x190",
              "size": 32,
              "description": "RX_DIG CCA ED LQI Control Register 0"
            },
            "CCA_ED_LQI_CTRL_1": {
              "offset": "0x194",
              "size": 32,
              "description": "RX_DIG CCA ED LQI Control Register 1"
            },
            "CCA_ED_LQI_STAT_0": {
              "offset": "0x198",
              "size": 32,
              "description": "RX_DIG CCA ED LQI Status Register 0"
            },
            "RX_CHF_COEF_0": {
              "offset": "0x1A0",
              "size": 32,
              "description": "Receive Channel Filter Coefficient 0"
            },
            "RX_CHF_COEF_1": {
              "offset": "0x1A4",
              "size": 32,
              "description": "Receive Channel Filter Coefficient 1"
            },
            "RX_CHF_COEF_2": {
              "offset": "0x1A8",
              "size": 32,
              "description": "Receive Channel Filter Coefficient 2"
            },
            "RX_CHF_COEF_3": {
              "offset": "0x1AC",
              "size": 32,
              "description": "Receive Channel Filter Coefficient 3"
            },
            "RX_CHF_COEF_4": {
              "offset": "0x1B0",
              "size": 32,
              "description": "Receive Channel Filter Coefficient 4"
            },
            "RX_CHF_COEF_5": {
              "offset": "0x1B4",
              "size": 32,
              "description": "Receive Channel Filter Coefficient 5"
            },
            "RX_CHF_COEF_6": {
              "offset": "0x1B8",
              "size": 32,
              "description": "Receive Channel Filter Coefficient 6"
            },
            "RX_CHF_COEF_7": {
              "offset": "0x1BC",
              "size": 32,
              "description": "Receive Channel Filter Coefficient 7"
            },
            "RX_CHF_COEF_8": {
              "offset": "0x1C0",
              "size": 32,
              "description": "Receive Channel Filter Coefficient 8"
            },
            "RX_CHF_COEF_9": {
              "offset": "0x1C4",
              "size": 32,
              "description": "Receive Channel Filter Coefficient 9"
            },
            "RX_CHF_COEF_10": {
              "offset": "0x1C8",
              "size": 32,
              "description": "Receive Channel Filter Coefficient 10"
            },
            "RX_CHF_COEF_11": {
              "offset": "0x1CC",
              "size": 32,
              "description": "Receive Channel Filter Coefficient 11"
            },
            "AGC_MAN_AGC_IDX": {
              "offset": "0x1D0",
              "size": 32,
              "description": "AGC Manual AGC Index"
            },
            "DC_RESID_CTRL": {
              "offset": "0x1D4",
              "size": 32,
              "description": "DC Residual Control"
            },
            "DC_RESID_EST": {
              "offset": "0x1D8",
              "size": 32,
              "description": "DC Residual Estimate"
            },
            "RX_RCCAL_CTRL0": {
              "offset": "0x1DC",
              "size": 32,
              "description": "RX RC Calibration Control0"
            },
            "RX_RCCAL_CTRL1": {
              "offset": "0x1E0",
              "size": 32,
              "description": "RX RC Calibration Control1"
            },
            "RX_RCCAL_STAT": {
              "offset": "0x1E4",
              "size": 32,
              "description": "RX RC Calibration Status"
            },
            "AUXPLL_FCAL_CTRL": {
              "offset": "0x1E8",
              "size": 32,
              "description": "Aux PLL Frequency Calibration Control"
            },
            "AUXPLL_FCAL_CNT6": {
              "offset": "0x1EC",
              "size": 32,
              "description": "Aux PLL Frequency Calibration Count 6"
            },
            "AUXPLL_FCAL_CNT5_4": {
              "offset": "0x1F0",
              "size": 32,
              "description": "Aux PLL Frequency Calibration Count 5 and 4"
            },
            "AUXPLL_FCAL_CNT3_2": {
              "offset": "0x1F4",
              "size": 32,
              "description": "Aux PLL Frequency Calibration Count 3 and 2"
            },
            "AUXPLL_FCAL_CNT1_0": {
              "offset": "0x1F8",
              "size": 32,
              "description": "Aux PLL Frequency Calibration Count 1 and 0"
            },
            "RXDIG_DFT": {
              "offset": "0x1FC",
              "size": 32,
              "description": "RXDIG DFT"
            }
          },
          "bits": {
            "RX_DIG_CTRL": {
              "RX_ADC_NEGEDGE": {
                "bit": 0,
                "description": "Receive ADC Negative Edge Selection"
              },
              "RX_CH_FILT_BYPASS": {
                "bit": 1,
                "description": "Receive Channel Filter Bypass"
              },
              "RX_ADC_RAW_EN": {
                "bit": 2,
                "description": "ADC Raw Mode selection"
              },
              "RX_ADC_POL": {
                "bit": 3,
                "description": "Receive ADC Polarity"
              },
              "RX_DEC_FILT_OSR": {
                "bit": 4,
                "description": "Decimation Filter Oversampling",
                "width": 3
              },
              "RX_FSK_ZB_SEL": {
                "bit": 8,
                "description": "FSK / 802.15.4 demodulator select"
              },
              "RX_NORM_EN": {
                "bit": 9,
                "description": "Normalizer Enable"
              },
              "RX_RSSI_EN": {
                "bit": 10,
                "description": "RSSI Measurement Enable"
              },
              "RX_AGC_EN": {
                "bit": 11,
                "description": "AGC Global Enable"
              },
              "RX_DCOC_EN": {
                "bit": 12,
                "description": "DCOC Enable"
              },
              "RX_DCOC_CAL_EN": {
                "bit": 13,
                "description": "DCOC Calibration Enable"
              },
              "RX_IQ_SWAP": {
                "bit": 14,
                "description": "RX IQ Swap"
              },
              "RX_DC_RESID_EN": {
                "bit": 15,
                "description": "DC Residual Enable"
              },
              "RX_SRC_EN": {
                "bit": 16,
                "description": "RX Sample Rate Converter Enable"
              },
              "RX_SRC_RATE": {
                "bit": 17,
                "description": "RX Sample Rate Converter Rate Selections"
              },
              "RX_DMA_DTEST_EN": {
                "bit": 18,
                "description": "RX DMA and DTEST enable"
              },
              "RX_DEC_FILT_GAIN": {
                "bit": 20,
                "description": "Decimation Filter Fractional Gain",
                "width": 5
              },
              "RX_DEC_FILT_HZD_CORR_DIS": {
                "bit": 25,
                "description": "Decimator filter hazard correction disable"
              },
              "RX_DEC_FILT_HAZARD": {
                "bit": 28,
                "description": "Decimator output, hazard condition detected"
              },
              "RX_RSSI_FILT_HAZARD": {
                "bit": 29,
                "description": "Decimator output for RSSI, hazard condition detected"
              },
              "RX_DEC_FILT_SAT_I": {
                "bit": 30,
                "description": "Decimator output, saturation detected for I channel"
              },
              "RX_DEC_FILT_SAT_Q": {
                "bit": 31,
                "description": "Decimator output, saturation detected for Q channel"
              }
            },
            "AGC_CTRL_0": {
              "SLOW_AGC_EN": {
                "bit": 0,
                "description": "Slow AGC Enable"
              },
              "SLOW_AGC_SRC": {
                "bit": 1,
                "description": "Slow AGC Source Selection",
                "width": 2
              },
              "AGC_FREEZE_EN": {
                "bit": 3,
                "description": "AGC Freeze Enable"
              },
              "AGC_FREEZE_PRE_OR_AA": {
                "bit": 4,
                "description": "AGC Freeze Source Selection"
              },
              "AGC_UP_EN": {
                "bit": 6,
                "description": "AGC Up Enable"
              },
              "AGC_UP_SRC": {
                "bit": 7,
                "description": "AGC Up Source"
              },
              "AGC_DOWN_BBA_STEP_SZ": {
                "bit": 8,
                "description": "AGC_DOWN_BBA_STEP_SZ",
                "width": 4
              },
              "AGC_DOWN_LNA_STEP_SZ": {
                "bit": 12,
                "description": "AGC_DOWN_LNA_STEP_SZ",
                "width": 4
              },
              "AGC_UP_RSSI_THRESH": {
                "bit": 16,
                "description": "AGC UP RSSI Threshold",
                "width": 8
              },
              "AGC_DOWN_RSSI_THRESH": {
                "bit": 24,
                "description": "AGC DOWN RSSI Threshold",
                "width": 8
              }
            },
            "AGC_CTRL_1": {
              "BBA_ALT_CODE": {
                "bit": 0,
                "description": "BBA_ALT_CODE",
                "width": 4
              },
              "LNA_ALT_CODE": {
                "bit": 4,
                "description": "LNA_ALT_CODE",
                "width": 8
              },
              "LNA_USER_GAIN": {
                "bit": 12,
                "description": "LNA_USER_GAIN",
                "width": 4
              },
              "BBA_USER_GAIN": {
                "bit": 16,
                "description": "BBA_USER_GAIN",
                "width": 4
              },
              "USER_LNA_GAIN_EN": {
                "bit": 20,
                "description": "User LNA Gain Enable"
              },
              "USER_BBA_GAIN_EN": {
                "bit": 21,
                "description": "User BBA Gain Enable"
              },
              "PRESLOW_EN": {
                "bit": 22,
                "description": "Pre-slow Enable"
              },
              "LNA_GAIN_SETTLE_TIME": {
                "bit": 24,
                "description": "LNA_GAIN_SETTLE_TIME",
                "width": 8
              }
            },
            "AGC_CTRL_2": {
              "BBA_PDET_RST": {
                "bit": 0,
                "description": "BBA PDET Reset"
              },
              "TZA_PDET_RST": {
                "bit": 1,
                "description": "TZA PDET Reset"
              },
              "MAN_PDET_RST": {
                "bit": 2,
                "description": "MAN PDET Reset"
              },
              "BBA_GAIN_SETTLE_TIME": {
                "bit": 4,
                "description": "BBA Gain Settle Time",
                "width": 8
              },
              "BBA_PDET_SEL_LO": {
                "bit": 12,
                "description": "BBA PDET Threshold Low",
                "width": 3
              },
              "BBA_PDET_SEL_HI": {
                "bit": 15,
                "description": "BBA PDET Threshold High",
                "width": 3
              },
              "TZA_PDET_SEL_LO": {
                "bit": 18,
                "description": "TZA PDET Threshold Low",
                "width": 3
              },
              "TZA_PDET_SEL_HI": {
                "bit": 21,
                "description": "TZA PDET Threshold High",
                "width": 3
              },
              "AGC_FAST_EXPIRE": {
                "bit": 24,
                "description": "AGC Fast Expire",
                "width": 6
              },
              "LNA_LG_ON_OVR": {
                "bit": 30,
                "description": "LNA_LG_ON override"
              },
              "LNA_HG_ON_OVR": {
                "bit": 31,
                "description": "LNA_HG_ON override"
              }
            },
            "AGC_CTRL_3": {
              "AGC_UNFREEZE_TIME": {
                "bit": 0,
                "description": "AGC Unfreeze Time",
                "width": 13
              },
              "AGC_PDET_LO_DLY": {
                "bit": 13,
                "description": "AGC Peak Detect Low Delay",
                "width": 3
              },
              "AGC_RSSI_DELT_H2S": {
                "bit": 16,
                "description": "AGC_RSSI_DELT_H2S",
                "width": 7
              },
              "AGC_H2S_STEP_SZ": {
                "bit": 23,
                "description": "AGC_H2S_STEP_SZ",
                "width": 5
              },
              "AGC_UP_STEP_SZ": {
                "bit": 28,
                "description": "AGC Up Step Size",
                "width": 4
              }
            },
            "AGC_STAT": {
              "BBA_PDET_LO_STAT": {
                "bit": 0,
                "description": "BBA Peak Detector Low Status"
              },
              "BBA_PDET_HI_STAT": {
                "bit": 1,
                "description": "BBA Peak Detector High Status"
              },
              "TZA_PDET_LO_STAT": {
                "bit": 2,
                "description": "TZA Peak Detector Low Status"
              },
              "TZA_PDET_HI_STAT": {
                "bit": 3,
                "description": "TZA Peak Detector High Status"
              },
              "CURR_AGC_IDX": {
                "bit": 4,
                "description": "Current AGC Gain Index",
                "width": 5
              },
              "AGC_FROZEN": {
                "bit": 9,
                "description": "AGC Frozen Status"
              },
              "RSSI_ADC_RAW": {
                "bit": 16,
                "description": "ADC RAW RSSI Reading",
                "width": 8
              }
            },
            "RSSI_CTRL_0": {
              "RSSI_USE_VALS": {
                "bit": 0,
                "description": "RSSI Values Selection"
              },
              "RSSI_HOLD_SRC": {
                "bit": 1,
                "description": "RSSI Hold Source Selection",
                "width": 2
              },
              "RSSI_HOLD_EN": {
                "bit": 3,
                "description": "RSSI Hold Enable"
              },
              "RSSI_IIR_CW_WEIGHT": {
                "bit": 5,
                "description": "RSSI IIR CW Weighting",
                "width": 2
              },
              "RSSI_N_WINDOW_AVG": {
                "bit": 8,
                "description": "RSSI N Window Average",
                "width": 2
              },
              "RSSI_HOLD_DELAY": {
                "bit": 10,
                "description": "RSSI Hold Delay",
                "width": 6
              },
              "RSSI_IIR_WEIGHT": {
                "bit": 16,
                "description": "RSSI IIR Weighting",
                "width": 4
              },
              "RSSI_VLD_SETTLE": {
                "bit": 20,
                "description": "RSSI Valid Settle",
                "width": 3
              },
              "RSSI_ADJ": {
                "bit": 24,
                "description": "RSSI Adjustment",
                "width": 8
              }
            },
            "RSSI_CTRL_1": {
              "RSSI_OUT": {
                "bit": 24,
                "description": "RSSI Reading",
                "width": 8
              }
            },
            "RSSI_DFT": {
              "DFT_MAG": {
                "bit": 0,
                "description": "RSSI MAG",
                "width": 13
              },
              "DFT_NOISE": {
                "bit": 16,
                "description": "RSSI MAG",
                "width": 13
              }
            },
            "DCOC_CTRL_0": {
              "DCOC_MIDPWR_TRK_DIS": {
                "bit": 0,
                "description": "DCOC Mid Power Tracking Disable"
              },
              "DCOC_MAN": {
                "bit": 1,
                "description": "DCOC Manual Override"
              },
              "DCOC_TRK_EST_OVR": {
                "bit": 2,
                "description": "Override for the DCOC tracking estimator"
              },
              "DCOC_CORRECT_SRC": {
                "bit": 3,
                "description": "DCOC Corrector Source"
              },
              "DCOC_CORRECT_EN": {
                "bit": 4,
                "description": "DCOC Correction Enable"
              },
              "TRACK_FROM_ZERO": {
                "bit": 5,
                "description": "Track from Zero"
              },
              "BBA_CORR_POL": {
                "bit": 6,
                "description": "BBA Correction Polarity"
              },
              "TZA_CORR_POL": {
                "bit": 7,
                "description": "TZA Correction Polarity"
              },
              "DCOC_CAL_DURATION": {
                "bit": 8,
                "description": "DCOC Calibration Duration",
                "width": 5
              },
              "DCOC_CORR_DLY": {
                "bit": 16,
                "description": "DCOC Correction Delay",
                "width": 5
              },
              "DCOC_CORR_HOLD_TIME": {
                "bit": 24,
                "description": "DCOC Correction Hold Time",
                "width": 7
              }
            },
            "DCOC_CTRL_1": {
              "DCOC_SIGN_SCALE_IDX": {
                "bit": 0,
                "description": "DCOC Sign Scaling",
                "width": 2
              },
              "DCOC_ALPHAC_SCALE_IDX": {
                "bit": 2,
                "description": "DCOC Alpha-C Scaling",
                "width": 3
              },
              "DCOC_ALPHA_RADIUS_IDX": {
                "bit": 5,
                "description": "Alpha-R Scaling",
                "width": 3
              },
              "DCOC_TRK_EST_GS_CNT": {
                "bit": 12,
                "description": "DCOC Tracking Estimator Gearshift Count",
                "width": 3
              },
              "DCOC_SIGN_SCALE_GS_IDX": {
                "bit": 16,
                "description": "DCOC Sign Scaling for Gearshift",
                "width": 2
              },
              "DCOC_ALPHAC_SCALE_GS_IDX": {
                "bit": 18,
                "description": "DCOC Alpha-C Scaling for Gearshift",
                "width": 3
              },
              "DCOC_ALPHA_RADIUS_GS_IDX": {
                "bit": 21,
                "description": "Alpha-R Scaling for Gearshift",
                "width": 3
              },
              "DCOC_TRK_MIN_AGC_IDX": {
                "bit": 24,
                "description": "DCOC Tracking Minimum AGC Table Index",
                "width": 5
              }
            },
            "DCOC_DAC_INIT": {
              "BBA_DCOC_INIT_I": {
                "bit": 0,
                "description": "DCOC BBA Init I",
                "width": 6
              },
              "BBA_DCOC_INIT_Q": {
                "bit": 8,
                "description": "DCOC BBA Init Q",
                "width": 6
              },
              "TZA_DCOC_INIT_I": {
                "bit": 16,
                "description": "DCOC TZA Init I",
                "width": 8
              },
              "TZA_DCOC_INIT_Q": {
                "bit": 24,
                "description": "DCOC TZA Init Q",
                "width": 8
              }
            },
            "DCOC_DIG_MAN": {
              "DIG_DCOC_INIT_I": {
                "bit": 0,
                "description": "DCOC DIG Init I",
                "width": 12
              },
              "DIG_DCOC_INIT_Q": {
                "bit": 16,
                "description": "DCOC DIG Init Q",
                "width": 12
              }
            },
            "DCOC_CAL_GAIN": {
              "DCOC_BBA_CAL_GAIN1": {
                "bit": 8,
                "description": "DCOC BBA Calibration Gain 1",
                "width": 4
              },
              "DCOC_LNA_CAL_GAIN1": {
                "bit": 12,
                "description": "DCOC LNA Calibration Gain 1",
                "width": 4
              },
              "DCOC_BBA_CAL_GAIN2": {
                "bit": 16,
                "description": "DCOC BBA Calibration Gain 2",
                "width": 4
              },
              "DCOC_LNA_CAL_GAIN2": {
                "bit": 20,
                "description": "DCOC LNA Calibration Gain 2",
                "width": 4
              },
              "DCOC_BBA_CAL_GAIN3": {
                "bit": 24,
                "description": "DCOC BBA Calibration Gain 3",
                "width": 4
              },
              "DCOC_LNA_CAL_GAIN3": {
                "bit": 28,
                "description": "DCOC LNA Calibration Gain 3",
                "width": 4
              }
            },
            "DCOC_STAT": {
              "BBA_DCOC_I": {
                "bit": 0,
                "description": "DCOC BBA DAC I",
                "width": 6
              },
              "BBA_DCOC_Q": {
                "bit": 8,
                "description": "DCOC BBA DAC Q",
                "width": 6
              },
              "TZA_DCOC_I": {
                "bit": 16,
                "description": "DCOC TZA DAC I",
                "width": 8
              },
              "TZA_DCOC_Q": {
                "bit": 24,
                "description": "DCOC TZA DAC Q",
                "width": 8
              }
            },
            "DCOC_DC_EST": {
              "DC_EST_I": {
                "bit": 0,
                "description": "DCOC DC Estimate I",
                "width": 12
              },
              "DC_EST_Q": {
                "bit": 16,
                "description": "DCOC DC Estimate Q",
                "width": 12
              }
            },
            "DCOC_CAL_RCP": {
              "DCOC_TMP_CALC_RECIP": {
                "bit": 0,
                "description": "DCOC Calculation Reciprocal",
                "width": 11
              },
              "ALPHA_CALC_RECIP": {
                "bit": 16,
                "description": "Alpha Calculation Reciprocal",
                "width": 11
              }
            },
            "IQMC_CTRL": {
              "IQMC_CAL_EN": {
                "bit": 0,
                "description": "IQ Mismatch Cal Enable"
              },
              "IQMC_NUM_ITER": {
                "bit": 8,
                "description": "IQ Mismatch Cal Num Iter",
                "width": 8
              },
              "IQMC_DC_GAIN_ADJ": {
                "bit": 16,
                "description": "IQ Mismatch Correction DC Gain Coeff",
                "width": 11
              }
            },
            "IQMC_CAL": {
              "IQMC_GAIN_ADJ": {
                "bit": 0,
                "description": "IQ Mismatch Correction Gain Coeff",
                "width": 11
              },
              "IQMC_PHASE_ADJ": {
                "bit": 16,
                "description": "IQ Mismatch Correction Phase Coeff",
                "width": 12
              }
            },
            "LNA_GAIN_VAL_3_0": {
              "LNA_GAIN_VAL_0": {
                "bit": 0,
                "description": "LNA_GAIN step 0",
                "width": 8
              },
              "LNA_GAIN_VAL_1": {
                "bit": 8,
                "description": "LNA_GAIN step 1",
                "width": 8
              },
              "LNA_GAIN_VAL_2": {
                "bit": 16,
                "description": "LNA_GAIN step 2",
                "width": 8
              },
              "LNA_GAIN_VAL_3": {
                "bit": 24,
                "description": "LNA_GAIN step 3",
                "width": 8
              }
            },
            "LNA_GAIN_VAL_7_4": {
              "LNA_GAIN_VAL_4": {
                "bit": 0,
                "description": "LNA_GAIN step 4",
                "width": 8
              },
              "LNA_GAIN_VAL_5": {
                "bit": 8,
                "description": "LNA_GAIN step 5",
                "width": 8
              },
              "LNA_GAIN_VAL_6": {
                "bit": 16,
                "description": "LNA_GAIN step 6",
                "width": 8
              },
              "LNA_GAIN_VAL_7": {
                "bit": 24,
                "description": "LNA_GAIN step 7",
                "width": 8
              }
            },
            "LNA_GAIN_VAL_8": {
              "LNA_GAIN_VAL_8": {
                "bit": 0,
                "description": "LNA_GAIN step 8",
                "width": 8
              },
              "LNA_GAIN_VAL_9": {
                "bit": 8,
                "description": "LNA_GAIN step 9",
                "width": 8
              }
            },
            "BBA_RES_TUNE_VAL_7_0": {
              "BBA_RES_TUNE_VAL_0": {
                "bit": 0,
                "description": "BBA Resistor Tune Step 0",
                "width": 4
              },
              "BBA_RES_TUNE_VAL_1": {
                "bit": 4,
                "description": "BBA Resistor Tune Step 1",
                "width": 4
              },
              "BBA_RES_TUNE_VAL_2": {
                "bit": 8,
                "description": "BBA Resistor Tune Step 2",
                "width": 4
              },
              "BBA_RES_TUNE_VAL_3": {
                "bit": 12,
                "description": "BBA Resistor Tune Step 3",
                "width": 4
              },
              "BBA_RES_TUNE_VAL_4": {
                "bit": 16,
                "description": "BBA Resistor Tune Step 4",
                "width": 4
              },
              "BBA_RES_TUNE_VAL_5": {
                "bit": 20,
                "description": "BBA Resistor Tune Step 5",
                "width": 4
              },
              "BBA_RES_TUNE_VAL_6": {
                "bit": 24,
                "description": "BBA Resistor Tune Step 6",
                "width": 4
              },
              "BBA_RES_TUNE_VAL_7": {
                "bit": 28,
                "description": "BBA Resistor Tune Step 7",
                "width": 4
              }
            },
            "BBA_RES_TUNE_VAL_10_8": {
              "BBA_RES_TUNE_VAL_8": {
                "bit": 0,
                "description": "BBA Resistor Tune Step 8",
                "width": 4
              },
              "BBA_RES_TUNE_VAL_9": {
                "bit": 4,
                "description": "BBA Resistor Tune Step 9",
                "width": 4
              },
              "BBA_RES_TUNE_VAL_10": {
                "bit": 8,
                "description": "BBA Resistor Tune Step 10",
                "width": 4
              }
            },
            "LNA_GAIN_LIN_VAL_2_0": {
              "LNA_GAIN_LIN_VAL_0": {
                "bit": 0,
                "description": "LNA Linear Gain Step 0",
                "width": 10
              },
              "LNA_GAIN_LIN_VAL_1": {
                "bit": 10,
                "description": "LNA Linear Gain Step 1",
                "width": 10
              },
              "LNA_GAIN_LIN_VAL_2": {
                "bit": 20,
                "description": "LNA Linear Gain Step 2",
                "width": 10
              }
            },
            "LNA_GAIN_LIN_VAL_5_3": {
              "LNA_GAIN_LIN_VAL_3": {
                "bit": 0,
                "description": "LNA Linear Gain Step 3",
                "width": 10
              },
              "LNA_GAIN_LIN_VAL_4": {
                "bit": 10,
                "description": "LNA Linear Gain Step 4",
                "width": 10
              },
              "LNA_GAIN_LIN_VAL_5": {
                "bit": 20,
                "description": "LNA Linear Gain Step 5",
                "width": 10
              }
            },
            "LNA_GAIN_LIN_VAL_8_6": {
              "LNA_GAIN_LIN_VAL_6": {
                "bit": 0,
                "description": "LNA Linear Gain Step 6",
                "width": 10
              },
              "LNA_GAIN_LIN_VAL_7": {
                "bit": 10,
                "description": "LNA Linear Gain Step 7",
                "width": 10
              },
              "LNA_GAIN_LIN_VAL_8": {
                "bit": 20,
                "description": "LNA Linear Gain Step 8",
                "width": 10
              }
            },
            "LNA_GAIN_LIN_VAL_9": {
              "LNA_GAIN_LIN_VAL_9": {
                "bit": 0,
                "description": "LNA Linear Gain Step 9",
                "width": 10
              }
            },
            "BBA_RES_TUNE_LIN_VAL_3_0": {
              "BBA_RES_TUNE_LIN_VAL_0": {
                "bit": 0,
                "description": "BBA Resistor Tune Linear Gain Step 0",
                "width": 8
              },
              "BBA_RES_TUNE_LIN_VAL_1": {
                "bit": 8,
                "description": "BBA Resistor Tune Linear Gain Step 1",
                "width": 8
              },
              "BBA_RES_TUNE_LIN_VAL_2": {
                "bit": 16,
                "description": "BBA Resistor Tune Linear Gain Step 2",
                "width": 8
              },
              "BBA_RES_TUNE_LIN_VAL_3": {
                "bit": 24,
                "description": "BBA Resistor Tune Linear Gain Step 3",
                "width": 8
              }
            },
            "BBA_RES_TUNE_LIN_VAL_7_4": {
              "BBA_RES_TUNE_LIN_VAL_4": {
                "bit": 0,
                "description": "BBA Resistor Tune Linear Gain Step 4",
                "width": 8
              },
              "BBA_RES_TUNE_LIN_VAL_5": {
                "bit": 8,
                "description": "BBA Resistor Tune Linear Gain Step 5",
                "width": 8
              },
              "BBA_RES_TUNE_LIN_VAL_6": {
                "bit": 16,
                "description": "BBA Resistor Tune Linear Gain Step 6",
                "width": 8
              },
              "BBA_RES_TUNE_LIN_VAL_7": {
                "bit": 24,
                "description": "BBA Resistor Tune Linear Gain Step 7",
                "width": 8
              }
            },
            "BBA_RES_TUNE_LIN_VAL_10_8": {
              "BBA_RES_TUNE_LIN_VAL_8": {
                "bit": 0,
                "description": "BBA Resistor Tune Linear Gain Step 8",
                "width": 10
              },
              "BBA_RES_TUNE_LIN_VAL_9": {
                "bit": 10,
                "description": "BBA Resistor Tune Linear Gain Step 9",
                "width": 10
              },
              "BBA_RES_TUNE_LIN_VAL_10": {
                "bit": 20,
                "description": "BBA Resistor Tune Linear Gain Step 10",
                "width": 10
              }
            },
            "AGC_GAIN_TBL_03_00": {
              "BBA_GAIN_00": {
                "bit": 0,
                "description": "BBA Gain 00",
                "width": 4
              },
              "LNA_GAIN_00": {
                "bit": 4,
                "description": "LNA Gain 00",
                "width": 4
              },
              "BBA_GAIN_01": {
                "bit": 8,
                "description": "BBA Gain 01",
                "width": 4
              },
              "LNA_GAIN_01": {
                "bit": 12,
                "description": "LNA Gain 01",
                "width": 4
              },
              "BBA_GAIN_02": {
                "bit": 16,
                "description": "BBA Gain 02",
                "width": 4
              },
              "LNA_GAIN_02": {
                "bit": 20,
                "description": "LNA Gain 02",
                "width": 4
              },
              "BBA_GAIN_03": {
                "bit": 24,
                "description": "BBA Gain 03",
                "width": 4
              },
              "LNA_GAIN_03": {
                "bit": 28,
                "description": "LNA Gain 03",
                "width": 4
              }
            },
            "AGC_GAIN_TBL_07_04": {
              "BBA_GAIN_04": {
                "bit": 0,
                "description": "BBA Gain 04",
                "width": 4
              },
              "LNA_GAIN_04": {
                "bit": 4,
                "description": "LNA Gain 04",
                "width": 4
              },
              "BBA_GAIN_05": {
                "bit": 8,
                "description": "BBA Gain 05",
                "width": 4
              },
              "LNA_GAIN_05": {
                "bit": 12,
                "description": "LNA Gain 05",
                "width": 4
              },
              "BBA_GAIN_06": {
                "bit": 16,
                "description": "BBA Gain 06",
                "width": 4
              },
              "LNA_GAIN_06": {
                "bit": 20,
                "description": "LNA Gain 06",
                "width": 4
              },
              "BBA_GAIN_07": {
                "bit": 24,
                "description": "BBA Gain 07",
                "width": 4
              },
              "LNA_GAIN_07": {
                "bit": 28,
                "description": "LNA Gain 07",
                "width": 4
              }
            },
            "AGC_GAIN_TBL_11_08": {
              "BBA_GAIN_08": {
                "bit": 0,
                "description": "BBA Gain 08",
                "width": 4
              },
              "LNA_GAIN_08": {
                "bit": 4,
                "description": "LNA Gain 08",
                "width": 4
              },
              "BBA_GAIN_09": {
                "bit": 8,
                "description": "BBA Gain 09",
                "width": 4
              },
              "LNA_GAIN_09": {
                "bit": 12,
                "description": "LNA Gain 09",
                "width": 4
              },
              "BBA_GAIN_10": {
                "bit": 16,
                "description": "BBA Gain 10",
                "width": 4
              },
              "LNA_GAIN_10": {
                "bit": 20,
                "description": "LNA Gain 10",
                "width": 4
              },
              "BBA_GAIN_11": {
                "bit": 24,
                "description": "BBA Gain 11",
                "width": 4
              },
              "LNA_GAIN_11": {
                "bit": 28,
                "description": "LNA Gain 11",
                "width": 4
              }
            },
            "AGC_GAIN_TBL_15_12": {
              "BBA_GAIN_12": {
                "bit": 0,
                "description": "BBA Gain 12",
                "width": 4
              },
              "LNA_GAIN_12": {
                "bit": 4,
                "description": "LNA Gain 12",
                "width": 4
              },
              "BBA_GAIN_13": {
                "bit": 8,
                "description": "BBA Gain 13",
                "width": 4
              },
              "LNA_GAIN_13": {
                "bit": 12,
                "description": "LNA Gain 13",
                "width": 4
              },
              "BBA_GAIN_14": {
                "bit": 16,
                "description": "BBA Gain 14",
                "width": 4
              },
              "LNA_GAIN_14": {
                "bit": 20,
                "description": "LNA Gain 14",
                "width": 4
              },
              "BBA_GAIN_15": {
                "bit": 24,
                "description": "BBA Gain 15",
                "width": 4
              },
              "LNA_GAIN_15": {
                "bit": 28,
                "description": "LNA Gain 15",
                "width": 4
              }
            },
            "AGC_GAIN_TBL_19_16": {
              "BBA_GAIN_16": {
                "bit": 0,
                "description": "BBA Gain 16",
                "width": 4
              },
              "LNA_GAIN_16": {
                "bit": 4,
                "description": "LNA Gain 16",
                "width": 4
              },
              "BBA_GAIN_17": {
                "bit": 8,
                "description": "BBA Gain 17",
                "width": 4
              },
              "LNA_GAIN_17": {
                "bit": 12,
                "description": "LNA Gain 17",
                "width": 4
              },
              "BBA_GAIN_18": {
                "bit": 16,
                "description": "BBA Gain 18",
                "width": 4
              },
              "LNA_GAIN_18": {
                "bit": 20,
                "description": "LNA Gain 18",
                "width": 4
              },
              "BBA_GAIN_19": {
                "bit": 24,
                "description": "BBA Gain 193",
                "width": 4
              },
              "LNA_GAIN_19": {
                "bit": 28,
                "description": "LNA Gain 19",
                "width": 4
              }
            },
            "AGC_GAIN_TBL_23_20": {
              "BBA_GAIN_20": {
                "bit": 0,
                "description": "BBA Gain 20",
                "width": 4
              },
              "LNA_GAIN_20": {
                "bit": 4,
                "description": "LNA Gain 20",
                "width": 4
              },
              "BBA_GAIN_21": {
                "bit": 8,
                "description": "BBA Gain 21",
                "width": 4
              },
              "LNA_GAIN_21": {
                "bit": 12,
                "description": "LNA Gain 21",
                "width": 4
              },
              "BBA_GAIN_22": {
                "bit": 16,
                "description": "BBA Gain 22",
                "width": 4
              },
              "LNA_GAIN_22": {
                "bit": 20,
                "description": "LNA Gain 22",
                "width": 4
              },
              "BBA_GAIN_23": {
                "bit": 24,
                "description": "BBA Gain 23",
                "width": 4
              },
              "LNA_GAIN_23": {
                "bit": 28,
                "description": "LNA Gain 23",
                "width": 4
              }
            },
            "AGC_GAIN_TBL_26_24": {
              "BBA_GAIN_24": {
                "bit": 0,
                "description": "BBA Gain 24",
                "width": 4
              },
              "LNA_GAIN_24": {
                "bit": 4,
                "description": "LNA Gain 24",
                "width": 4
              },
              "BBA_GAIN_25": {
                "bit": 8,
                "description": "BBA Gain 25",
                "width": 4
              },
              "LNA_GAIN_25": {
                "bit": 12,
                "description": "LNA Gain 25",
                "width": 4
              },
              "BBA_GAIN_26": {
                "bit": 16,
                "description": "BBA Gain 26",
                "width": 4
              },
              "LNA_GAIN_26": {
                "bit": 20,
                "description": "LNA Gain 26",
                "width": 4
              }
            },
            "DCOC_OFFSET_0": {
              "DCOC_BBA_OFFSET_I": {
                "bit": 0,
                "description": "DCOC BBA I-channel offset",
                "width": 6
              },
              "DCOC_BBA_OFFSET_Q": {
                "bit": 8,
                "description": "DCOC BBA Q-channel offset",
                "width": 6
              },
              "DCOC_TZA_OFFSET_I": {
                "bit": 16,
                "description": "DCOC TZA I-channel offset",
                "width": 8
              },
              "DCOC_TZA_OFFSET_Q": {
                "bit": 24,
                "description": "DCOC TZA Q-channel offset",
                "width": 8
              }
            },
            "DCOC_OFFSET_1": {
              "DCOC_BBA_OFFSET_I": {
                "bit": 0,
                "description": "DCOC BBA I-channel offset",
                "width": 6
              },
              "DCOC_BBA_OFFSET_Q": {
                "bit": 8,
                "description": "DCOC BBA Q-channel offset",
                "width": 6
              },
              "DCOC_TZA_OFFSET_I": {
                "bit": 16,
                "description": "DCOC TZA I-channel offset",
                "width": 8
              },
              "DCOC_TZA_OFFSET_Q": {
                "bit": 24,
                "description": "DCOC TZA Q-channel offset",
                "width": 8
              }
            },
            "DCOC_OFFSET_2": {
              "DCOC_BBA_OFFSET_I": {
                "bit": 0,
                "description": "DCOC BBA I-channel offset",
                "width": 6
              },
              "DCOC_BBA_OFFSET_Q": {
                "bit": 8,
                "description": "DCOC BBA Q-channel offset",
                "width": 6
              },
              "DCOC_TZA_OFFSET_I": {
                "bit": 16,
                "description": "DCOC TZA I-channel offset",
                "width": 8
              },
              "DCOC_TZA_OFFSET_Q": {
                "bit": 24,
                "description": "DCOC TZA Q-channel offset",
                "width": 8
              }
            },
            "DCOC_OFFSET_3": {
              "DCOC_BBA_OFFSET_I": {
                "bit": 0,
                "description": "DCOC BBA I-channel offset",
                "width": 6
              },
              "DCOC_BBA_OFFSET_Q": {
                "bit": 8,
                "description": "DCOC BBA Q-channel offset",
                "width": 6
              },
              "DCOC_TZA_OFFSET_I": {
                "bit": 16,
                "description": "DCOC TZA I-channel offset",
                "width": 8
              },
              "DCOC_TZA_OFFSET_Q": {
                "bit": 24,
                "description": "DCOC TZA Q-channel offset",
                "width": 8
              }
            },
            "DCOC_OFFSET_4": {
              "DCOC_BBA_OFFSET_I": {
                "bit": 0,
                "description": "DCOC BBA I-channel offset",
                "width": 6
              },
              "DCOC_BBA_OFFSET_Q": {
                "bit": 8,
                "description": "DCOC BBA Q-channel offset",
                "width": 6
              },
              "DCOC_TZA_OFFSET_I": {
                "bit": 16,
                "description": "DCOC TZA I-channel offset",
                "width": 8
              },
              "DCOC_TZA_OFFSET_Q": {
                "bit": 24,
                "description": "DCOC TZA Q-channel offset",
                "width": 8
              }
            },
            "DCOC_OFFSET_5": {
              "DCOC_BBA_OFFSET_I": {
                "bit": 0,
                "description": "DCOC BBA I-channel offset",
                "width": 6
              },
              "DCOC_BBA_OFFSET_Q": {
                "bit": 8,
                "description": "DCOC BBA Q-channel offset",
                "width": 6
              },
              "DCOC_TZA_OFFSET_I": {
                "bit": 16,
                "description": "DCOC TZA I-channel offset",
                "width": 8
              },
              "DCOC_TZA_OFFSET_Q": {
                "bit": 24,
                "description": "DCOC TZA Q-channel offset",
                "width": 8
              }
            },
            "DCOC_OFFSET_6": {
              "DCOC_BBA_OFFSET_I": {
                "bit": 0,
                "description": "DCOC BBA I-channel offset",
                "width": 6
              },
              "DCOC_BBA_OFFSET_Q": {
                "bit": 8,
                "description": "DCOC BBA Q-channel offset",
                "width": 6
              },
              "DCOC_TZA_OFFSET_I": {
                "bit": 16,
                "description": "DCOC TZA I-channel offset",
                "width": 8
              },
              "DCOC_TZA_OFFSET_Q": {
                "bit": 24,
                "description": "DCOC TZA Q-channel offset",
                "width": 8
              }
            },
            "DCOC_OFFSET_7": {
              "DCOC_BBA_OFFSET_I": {
                "bit": 0,
                "description": "DCOC BBA I-channel offset",
                "width": 6
              },
              "DCOC_BBA_OFFSET_Q": {
                "bit": 8,
                "description": "DCOC BBA Q-channel offset",
                "width": 6
              },
              "DCOC_TZA_OFFSET_I": {
                "bit": 16,
                "description": "DCOC TZA I-channel offset",
                "width": 8
              },
              "DCOC_TZA_OFFSET_Q": {
                "bit": 24,
                "description": "DCOC TZA Q-channel offset",
                "width": 8
              }
            },
            "DCOC_OFFSET_8": {
              "DCOC_BBA_OFFSET_I": {
                "bit": 0,
                "description": "DCOC BBA I-channel offset",
                "width": 6
              },
              "DCOC_BBA_OFFSET_Q": {
                "bit": 8,
                "description": "DCOC BBA Q-channel offset",
                "width": 6
              },
              "DCOC_TZA_OFFSET_I": {
                "bit": 16,
                "description": "DCOC TZA I-channel offset",
                "width": 8
              },
              "DCOC_TZA_OFFSET_Q": {
                "bit": 24,
                "description": "DCOC TZA Q-channel offset",
                "width": 8
              }
            },
            "DCOC_OFFSET_9": {
              "DCOC_BBA_OFFSET_I": {
                "bit": 0,
                "description": "DCOC BBA I-channel offset",
                "width": 6
              },
              "DCOC_BBA_OFFSET_Q": {
                "bit": 8,
                "description": "DCOC BBA Q-channel offset",
                "width": 6
              },
              "DCOC_TZA_OFFSET_I": {
                "bit": 16,
                "description": "DCOC TZA I-channel offset",
                "width": 8
              },
              "DCOC_TZA_OFFSET_Q": {
                "bit": 24,
                "description": "DCOC TZA Q-channel offset",
                "width": 8
              }
            },
            "DCOC_OFFSET_10": {
              "DCOC_BBA_OFFSET_I": {
                "bit": 0,
                "description": "DCOC BBA I-channel offset",
                "width": 6
              },
              "DCOC_BBA_OFFSET_Q": {
                "bit": 8,
                "description": "DCOC BBA Q-channel offset",
                "width": 6
              },
              "DCOC_TZA_OFFSET_I": {
                "bit": 16,
                "description": "DCOC TZA I-channel offset",
                "width": 8
              },
              "DCOC_TZA_OFFSET_Q": {
                "bit": 24,
                "description": "DCOC TZA Q-channel offset",
                "width": 8
              }
            },
            "DCOC_OFFSET_11": {
              "DCOC_BBA_OFFSET_I": {
                "bit": 0,
                "description": "DCOC BBA I-channel offset",
                "width": 6
              },
              "DCOC_BBA_OFFSET_Q": {
                "bit": 8,
                "description": "DCOC BBA Q-channel offset",
                "width": 6
              },
              "DCOC_TZA_OFFSET_I": {
                "bit": 16,
                "description": "DCOC TZA I-channel offset",
                "width": 8
              },
              "DCOC_TZA_OFFSET_Q": {
                "bit": 24,
                "description": "DCOC TZA Q-channel offset",
                "width": 8
              }
            },
            "DCOC_OFFSET_12": {
              "DCOC_BBA_OFFSET_I": {
                "bit": 0,
                "description": "DCOC BBA I-channel offset",
                "width": 6
              },
              "DCOC_BBA_OFFSET_Q": {
                "bit": 8,
                "description": "DCOC BBA Q-channel offset",
                "width": 6
              },
              "DCOC_TZA_OFFSET_I": {
                "bit": 16,
                "description": "DCOC TZA I-channel offset",
                "width": 8
              },
              "DCOC_TZA_OFFSET_Q": {
                "bit": 24,
                "description": "DCOC TZA Q-channel offset",
                "width": 8
              }
            },
            "DCOC_OFFSET_13": {
              "DCOC_BBA_OFFSET_I": {
                "bit": 0,
                "description": "DCOC BBA I-channel offset",
                "width": 6
              },
              "DCOC_BBA_OFFSET_Q": {
                "bit": 8,
                "description": "DCOC BBA Q-channel offset",
                "width": 6
              },
              "DCOC_TZA_OFFSET_I": {
                "bit": 16,
                "description": "DCOC TZA I-channel offset",
                "width": 8
              },
              "DCOC_TZA_OFFSET_Q": {
                "bit": 24,
                "description": "DCOC TZA Q-channel offset",
                "width": 8
              }
            },
            "DCOC_OFFSET_14": {
              "DCOC_BBA_OFFSET_I": {
                "bit": 0,
                "description": "DCOC BBA I-channel offset",
                "width": 6
              },
              "DCOC_BBA_OFFSET_Q": {
                "bit": 8,
                "description": "DCOC BBA Q-channel offset",
                "width": 6
              },
              "DCOC_TZA_OFFSET_I": {
                "bit": 16,
                "description": "DCOC TZA I-channel offset",
                "width": 8
              },
              "DCOC_TZA_OFFSET_Q": {
                "bit": 24,
                "description": "DCOC TZA Q-channel offset",
                "width": 8
              }
            },
            "DCOC_OFFSET_15": {
              "DCOC_BBA_OFFSET_I": {
                "bit": 0,
                "description": "DCOC BBA I-channel offset",
                "width": 6
              },
              "DCOC_BBA_OFFSET_Q": {
                "bit": 8,
                "description": "DCOC BBA Q-channel offset",
                "width": 6
              },
              "DCOC_TZA_OFFSET_I": {
                "bit": 16,
                "description": "DCOC TZA I-channel offset",
                "width": 8
              },
              "DCOC_TZA_OFFSET_Q": {
                "bit": 24,
                "description": "DCOC TZA Q-channel offset",
                "width": 8
              }
            },
            "DCOC_OFFSET_16": {
              "DCOC_BBA_OFFSET_I": {
                "bit": 0,
                "description": "DCOC BBA I-channel offset",
                "width": 6
              },
              "DCOC_BBA_OFFSET_Q": {
                "bit": 8,
                "description": "DCOC BBA Q-channel offset",
                "width": 6
              },
              "DCOC_TZA_OFFSET_I": {
                "bit": 16,
                "description": "DCOC TZA I-channel offset",
                "width": 8
              },
              "DCOC_TZA_OFFSET_Q": {
                "bit": 24,
                "description": "DCOC TZA Q-channel offset",
                "width": 8
              }
            },
            "DCOC_OFFSET_17": {
              "DCOC_BBA_OFFSET_I": {
                "bit": 0,
                "description": "DCOC BBA I-channel offset",
                "width": 6
              },
              "DCOC_BBA_OFFSET_Q": {
                "bit": 8,
                "description": "DCOC BBA Q-channel offset",
                "width": 6
              },
              "DCOC_TZA_OFFSET_I": {
                "bit": 16,
                "description": "DCOC TZA I-channel offset",
                "width": 8
              },
              "DCOC_TZA_OFFSET_Q": {
                "bit": 24,
                "description": "DCOC TZA Q-channel offset",
                "width": 8
              }
            },
            "DCOC_OFFSET_18": {
              "DCOC_BBA_OFFSET_I": {
                "bit": 0,
                "description": "DCOC BBA I-channel offset",
                "width": 6
              },
              "DCOC_BBA_OFFSET_Q": {
                "bit": 8,
                "description": "DCOC BBA Q-channel offset",
                "width": 6
              },
              "DCOC_TZA_OFFSET_I": {
                "bit": 16,
                "description": "DCOC TZA I-channel offset",
                "width": 8
              },
              "DCOC_TZA_OFFSET_Q": {
                "bit": 24,
                "description": "DCOC TZA Q-channel offset",
                "width": 8
              }
            },
            "DCOC_OFFSET_19": {
              "DCOC_BBA_OFFSET_I": {
                "bit": 0,
                "description": "DCOC BBA I-channel offset",
                "width": 6
              },
              "DCOC_BBA_OFFSET_Q": {
                "bit": 8,
                "description": "DCOC BBA Q-channel offset",
                "width": 6
              },
              "DCOC_TZA_OFFSET_I": {
                "bit": 16,
                "description": "DCOC TZA I-channel offset",
                "width": 8
              },
              "DCOC_TZA_OFFSET_Q": {
                "bit": 24,
                "description": "DCOC TZA Q-channel offset",
                "width": 8
              }
            },
            "DCOC_OFFSET_20": {
              "DCOC_BBA_OFFSET_I": {
                "bit": 0,
                "description": "DCOC BBA I-channel offset",
                "width": 6
              },
              "DCOC_BBA_OFFSET_Q": {
                "bit": 8,
                "description": "DCOC BBA Q-channel offset",
                "width": 6
              },
              "DCOC_TZA_OFFSET_I": {
                "bit": 16,
                "description": "DCOC TZA I-channel offset",
                "width": 8
              },
              "DCOC_TZA_OFFSET_Q": {
                "bit": 24,
                "description": "DCOC TZA Q-channel offset",
                "width": 8
              }
            },
            "DCOC_OFFSET_21": {
              "DCOC_BBA_OFFSET_I": {
                "bit": 0,
                "description": "DCOC BBA I-channel offset",
                "width": 6
              },
              "DCOC_BBA_OFFSET_Q": {
                "bit": 8,
                "description": "DCOC BBA Q-channel offset",
                "width": 6
              },
              "DCOC_TZA_OFFSET_I": {
                "bit": 16,
                "description": "DCOC TZA I-channel offset",
                "width": 8
              },
              "DCOC_TZA_OFFSET_Q": {
                "bit": 24,
                "description": "DCOC TZA Q-channel offset",
                "width": 8
              }
            },
            "DCOC_OFFSET_22": {
              "DCOC_BBA_OFFSET_I": {
                "bit": 0,
                "description": "DCOC BBA I-channel offset",
                "width": 6
              },
              "DCOC_BBA_OFFSET_Q": {
                "bit": 8,
                "description": "DCOC BBA Q-channel offset",
                "width": 6
              },
              "DCOC_TZA_OFFSET_I": {
                "bit": 16,
                "description": "DCOC TZA I-channel offset",
                "width": 8
              },
              "DCOC_TZA_OFFSET_Q": {
                "bit": 24,
                "description": "DCOC TZA Q-channel offset",
                "width": 8
              }
            },
            "DCOC_OFFSET_23": {
              "DCOC_BBA_OFFSET_I": {
                "bit": 0,
                "description": "DCOC BBA I-channel offset",
                "width": 6
              },
              "DCOC_BBA_OFFSET_Q": {
                "bit": 8,
                "description": "DCOC BBA Q-channel offset",
                "width": 6
              },
              "DCOC_TZA_OFFSET_I": {
                "bit": 16,
                "description": "DCOC TZA I-channel offset",
                "width": 8
              },
              "DCOC_TZA_OFFSET_Q": {
                "bit": 24,
                "description": "DCOC TZA Q-channel offset",
                "width": 8
              }
            },
            "DCOC_OFFSET_24": {
              "DCOC_BBA_OFFSET_I": {
                "bit": 0,
                "description": "DCOC BBA I-channel offset",
                "width": 6
              },
              "DCOC_BBA_OFFSET_Q": {
                "bit": 8,
                "description": "DCOC BBA Q-channel offset",
                "width": 6
              },
              "DCOC_TZA_OFFSET_I": {
                "bit": 16,
                "description": "DCOC TZA I-channel offset",
                "width": 8
              },
              "DCOC_TZA_OFFSET_Q": {
                "bit": 24,
                "description": "DCOC TZA Q-channel offset",
                "width": 8
              }
            },
            "DCOC_OFFSET_25": {
              "DCOC_BBA_OFFSET_I": {
                "bit": 0,
                "description": "DCOC BBA I-channel offset",
                "width": 6
              },
              "DCOC_BBA_OFFSET_Q": {
                "bit": 8,
                "description": "DCOC BBA Q-channel offset",
                "width": 6
              },
              "DCOC_TZA_OFFSET_I": {
                "bit": 16,
                "description": "DCOC TZA I-channel offset",
                "width": 8
              },
              "DCOC_TZA_OFFSET_Q": {
                "bit": 24,
                "description": "DCOC TZA Q-channel offset",
                "width": 8
              }
            },
            "DCOC_OFFSET_26": {
              "DCOC_BBA_OFFSET_I": {
                "bit": 0,
                "description": "DCOC BBA I-channel offset",
                "width": 6
              },
              "DCOC_BBA_OFFSET_Q": {
                "bit": 8,
                "description": "DCOC BBA Q-channel offset",
                "width": 6
              },
              "DCOC_TZA_OFFSET_I": {
                "bit": 16,
                "description": "DCOC TZA I-channel offset",
                "width": 8
              },
              "DCOC_TZA_OFFSET_Q": {
                "bit": 24,
                "description": "DCOC TZA Q-channel offset",
                "width": 8
              }
            },
            "DCOC_BBA_STEP": {
              "BBA_DCOC_STEP_RECIP": {
                "bit": 0,
                "description": "DCOC BBA Reciprocal of Step Size",
                "width": 13
              },
              "BBA_DCOC_STEP": {
                "bit": 16,
                "description": "DCOC BBA Step Size",
                "width": 9
              }
            },
            "DCOC_TZA_STEP_0": {
              "DCOC_TZA_STEP_RCP_0": {
                "bit": 0,
                "description": "DCOC_TZA_STEP_RCP_0",
                "width": 13
              },
              "DCOC_TZA_STEP_GAIN_0": {
                "bit": 16,
                "description": "DCOC_TZA_STEP_GAIN_0",
                "width": 12
              }
            },
            "DCOC_TZA_STEP_1": {
              "DCOC_TZA_STEP_RCP_1": {
                "bit": 0,
                "description": "DCOC_TZA_STEP_RCP_1",
                "width": 13
              },
              "DCOC_TZA_STEP_GAIN_1": {
                "bit": 16,
                "description": "DCOC_TZA_STEP_GAIN_1",
                "width": 12
              }
            },
            "DCOC_TZA_STEP_2": {
              "DCOC_TZA_STEP_RCP_2": {
                "bit": 0,
                "description": "DCOC_TZA_STEP_RCP_2",
                "width": 13
              },
              "DCOC_TZA_STEP_GAIN_2": {
                "bit": 16,
                "description": "DCOC_TZA_STEP_GAIN_2",
                "width": 12
              }
            },
            "DCOC_TZA_STEP_3": {
              "DCOC_TZA_STEP_RCP_3": {
                "bit": 0,
                "description": "DCOC_TZA_STEP_RCP_3",
                "width": 13
              },
              "DCOC_TZA_STEP_GAIN_3": {
                "bit": 16,
                "description": "DCOC_TZA_STEP_GAIN_3",
                "width": 12
              }
            },
            "DCOC_TZA_STEP_4": {
              "DCOC_TZA_STEP_RCP_4": {
                "bit": 0,
                "description": "DCOC_TZA_STEP_RCP_4",
                "width": 13
              },
              "DCOC_TZA_STEP_GAIN_4": {
                "bit": 16,
                "description": "DCOC_TZA_STEP_GAIN_4",
                "width": 12
              }
            },
            "DCOC_TZA_STEP_5": {
              "DCOC_TZA_STEP_RCP_5": {
                "bit": 0,
                "description": "DCOC_TZA_STEP_RCP_5",
                "width": 13
              },
              "DCOC_TZA_STEP_GAIN_5": {
                "bit": 16,
                "description": "DCOC_TZA_STEP_GAIN_5",
                "width": 12
              }
            },
            "DCOC_TZA_STEP_6": {
              "DCOC_TZA_STEP_RCP_6": {
                "bit": 0,
                "description": "DCOC_TZA_STEP_RCP_6",
                "width": 13
              },
              "DCOC_TZA_STEP_GAIN_6": {
                "bit": 16,
                "description": "DCOC_TZA_STEP_GAIN_6",
                "width": 12
              }
            },
            "DCOC_TZA_STEP_7": {
              "DCOC_TZA_STEP_RCP_7": {
                "bit": 0,
                "description": "DCOC_TZA_STEP_RCP_7",
                "width": 13
              },
              "DCOC_TZA_STEP_GAIN_7": {
                "bit": 16,
                "description": "DCOC_TZA_STEP_GAIN_7",
                "width": 13
              }
            },
            "DCOC_TZA_STEP_8": {
              "DCOC_TZA_STEP_RCP_8": {
                "bit": 0,
                "description": "DCOC_TZA_STEP_RCP_8",
                "width": 13
              },
              "DCOC_TZA_STEP_GAIN_8": {
                "bit": 16,
                "description": "DCOC_TZA_STEP_GAIN_8",
                "width": 13
              }
            },
            "DCOC_TZA_STEP_9": {
              "DCOC_TZA_STEP_RCP_9": {
                "bit": 0,
                "description": "DCOC_TZA_STEP_RCP_9",
                "width": 13
              },
              "DCOC_TZA_STEP_GAIN_9": {
                "bit": 16,
                "description": "DCOC_TZA_STEP_GAIN_9",
                "width": 14
              }
            },
            "DCOC_TZA_STEP_10": {
              "DCOC_TZA_STEP_RCP_10": {
                "bit": 0,
                "description": "DCOC_TZA_STEP_RCP_10",
                "width": 13
              },
              "DCOC_TZA_STEP_GAIN_10": {
                "bit": 16,
                "description": "DCOC_TZA_STEP_GAIN_10",
                "width": 14
              }
            },
            "DCOC_CAL_ALPHA": {
              "DCOC_CAL_ALPHA_I": {
                "bit": 0,
                "description": "DCOC Calibration I-channel ALPHA constant",
                "width": 11
              },
              "DCOC_CAL_ALPHA_Q": {
                "bit": 16,
                "description": "DCOC_CAL_ALPHA_Q",
                "width": 11
              }
            },
            "DCOC_CAL_BETA_Q": {
              "DCOC_CAL_BETA_Q": {
                "bit": 0,
                "description": "DCOC_CAL_BETA_Q",
                "width": 17
              }
            },
            "DCOC_CAL_BETA_I": {
              "DCOC_CAL_BETA_I": {
                "bit": 0,
                "description": "DCOC_CAL_BETA_I",
                "width": 17
              }
            },
            "DCOC_CAL_GAMMA": {
              "DCOC_CAL_GAMMA_I": {
                "bit": 0,
                "description": "DCOC_CAL_GAMMA_I",
                "width": 16
              },
              "DCOC_CAL_GAMMA_Q": {
                "bit": 16,
                "description": "DCOC_CAL_GAMMA_Q",
                "width": 16
              }
            },
            "DCOC_CAL_IIR": {
              "DCOC_CAL_IIR1A_IDX": {
                "bit": 0,
                "description": "DCOC Calibration IIR 1A Index",
                "width": 2
              },
              "DCOC_CAL_IIR2A_IDX": {
                "bit": 2,
                "description": "DCOC Calibration IIR 2A Index",
                "width": 2
              },
              "DCOC_CAL_IIR3A_IDX": {
                "bit": 4,
                "description": "DCOC Calibration IIR 3A Index",
                "width": 2
              }
            },
            "DCOC_CAL1": {
              "DCOC_CAL_RES_I": {
                "bit": 0,
                "description": "DCOC Calibration Result - I Channel",
                "width": 12
              },
              "DCOC_CAL_RES_Q": {
                "bit": 16,
                "description": "DCOC Calibration Result - Q Channel",
                "width": 12
              }
            },
            "DCOC_CAL2": {
              "DCOC_CAL_RES_I": {
                "bit": 0,
                "description": "DCOC Calibration Result - I Channel",
                "width": 12
              },
              "DCOC_CAL_RES_Q": {
                "bit": 16,
                "description": "DCOC Calibration Result - Q Channel",
                "width": 12
              }
            },
            "DCOC_CAL3": {
              "DCOC_CAL_RES_I": {
                "bit": 0,
                "description": "DCOC Calibration Result - I Channel",
                "width": 12
              },
              "DCOC_CAL_RES_Q": {
                "bit": 16,
                "description": "DCOC Calibration Result - Q Channel",
                "width": 12
              }
            },
            "CCA_ED_LQI_CTRL_0": {
              "LQI_CORR_THRESH": {
                "bit": 0,
                "description": "LQI Correlation Threshold",
                "width": 8
              },
              "CORR_CNTR_THRESH": {
                "bit": 8,
                "description": "Correlation Count Threshold",
                "width": 8
              },
              "LQI_CNTR": {
                "bit": 16,
                "description": "LQI Counter",
                "width": 8
              },
              "SNR_ADJ": {
                "bit": 24,
                "description": "SNR calculation adjustment",
                "width": 6
              }
            },
            "CCA_ED_LQI_CTRL_1": {
              "RSSI_NOISE_AVG_DELAY": {
                "bit": 0,
                "description": "RSSI Noise Averaging Delay",
                "width": 6
              },
              "RSSI_NOISE_AVG_FACTOR": {
                "bit": 6,
                "description": "RSSI Noise Averaging Factor",
                "width": 3
              },
              "LQI_RSSI_WEIGHT": {
                "bit": 9,
                "description": "LQI RSSI Weight",
                "width": 3
              },
              "LQI_RSSI_SENS": {
                "bit": 12,
                "description": "LQI RSSI Sensitivity",
                "width": 4
              },
              "SNR_LQI_DIS": {
                "bit": 16,
                "description": "SNR LQI Disable"
              },
              "SEL_SNR_MODE": {
                "bit": 17,
                "description": "Select SNR Mode"
              },
              "MEAS_TRANS_TO_IDLE": {
                "bit": 18,
                "description": "Measurement Transition to IDLE"
              },
              "CCA1_ED_EN_DIS": {
                "bit": 19,
                "description": "CCA1_ED_EN Disable"
              },
              "MAN_MEAS_COMPLETE": {
                "bit": 20,
                "description": "Manual measurement complete"
              },
              "MAN_AA_MATCH": {
                "bit": 21,
                "description": "Manual AA Match"
              },
              "SNR_LQI_WEIGHT": {
                "bit": 24,
                "description": "SNR LQI Weight",
                "width": 4
              },
              "LQI_BIAS": {
                "bit": 28,
                "description": "LQI Bias.",
                "width": 4
              }
            },
            "CCA_ED_LQI_STAT_0": {
              "LQI_OUT": {
                "bit": 0,
                "description": "LQI output",
                "width": 8
              },
              "ED_OUT": {
                "bit": 8,
                "description": "ED output",
                "width": 8
              },
              "SNR_OUT": {
                "bit": 16,
                "description": "SNR output",
                "width": 8
              },
              "CCA1_STATE": {
                "bit": 24,
                "description": "CCA1 State"
              },
              "MEAS_COMPLETE": {
                "bit": 25,
                "description": "Measurement Complete"
              }
            },
            "RX_CHF_COEF_0": {
              "RX_CH_FILT_H0": {
                "bit": 0,
                "description": "RX Channel Filter Coefficient 0",
                "width": 6
              }
            },
            "RX_CHF_COEF_1": {
              "RX_CH_FILT_H1": {
                "bit": 0,
                "description": "RX Channel Filter Coefficient 1",
                "width": 6
              }
            },
            "RX_CHF_COEF_2": {
              "RX_CH_FILT_H2": {
                "bit": 0,
                "description": "RX Channel Filter Coefficient 2",
                "width": 7
              }
            },
            "RX_CHF_COEF_3": {
              "RX_CH_FILT_H3": {
                "bit": 0,
                "description": "RX Channel Filter Coefficient 3",
                "width": 7
              }
            },
            "RX_CHF_COEF_4": {
              "RX_CH_FILT_H4": {
                "bit": 0,
                "description": "RX Channel Filter Coefficient 4",
                "width": 7
              }
            },
            "RX_CHF_COEF_5": {
              "RX_CH_FILT_H5": {
                "bit": 0,
                "description": "RX Channel Filter Coefficient 5",
                "width": 7
              }
            },
            "RX_CHF_COEF_6": {
              "RX_CH_FILT_H6": {
                "bit": 0,
                "description": "RX Channel Filter Coefficient 6",
                "width": 8
              }
            },
            "RX_CHF_COEF_7": {
              "RX_CH_FILT_H7": {
                "bit": 0,
                "description": "RX Channel Filter Coefficient 7",
                "width": 8
              }
            },
            "RX_CHF_COEF_8": {
              "RX_CH_FILT_H8": {
                "bit": 0,
                "description": "RX Channel Filter Coefficient 8",
                "width": 9
              }
            },
            "RX_CHF_COEF_9": {
              "RX_CH_FILT_H9": {
                "bit": 0,
                "description": "RX Channel Filter Coefficient 9",
                "width": 9
              }
            },
            "RX_CHF_COEF_10": {
              "RX_CH_FILT_H10": {
                "bit": 0,
                "description": "RX Channel Filter Coefficient 10",
                "width": 10
              }
            },
            "RX_CHF_COEF_11": {
              "RX_CH_FILT_H11": {
                "bit": 0,
                "description": "RX Channel Filter Coefficient 11",
                "width": 10
              }
            },
            "AGC_MAN_AGC_IDX": {
              "AGC_MAN_IDX": {
                "bit": 16,
                "description": "AGC Manual Index",
                "width": 5
              },
              "AGC_MAN_IDX_EN": {
                "bit": 24,
                "description": "AGC Manual Index Enable"
              },
              "AGC_DCOC_START_PT": {
                "bit": 25,
                "description": "AGC DCOC Start Point"
              }
            },
            "DC_RESID_CTRL": {
              "DC_RESID_NWIN": {
                "bit": 0,
                "description": "DC Residual NWIN",
                "width": 7
              },
              "DC_RESID_ITER_FREEZE": {
                "bit": 8,
                "description": "DC Residual Iteration Freeze",
                "width": 4
              },
              "DC_RESID_ALPHA": {
                "bit": 12,
                "description": "DC Residual Alpha",
                "width": 3
              },
              "DC_RESID_DLY": {
                "bit": 16,
                "description": "DC Residual Delay",
                "width": 3
              },
              "DC_RESID_EXT_DC_EN": {
                "bit": 20,
                "description": "DC Residual External DC Enable"
              },
              "DC_RESID_MIN_AGC_IDX": {
                "bit": 24,
                "description": "DC Residual Minimum AGC Table Index",
                "width": 5
              }
            },
            "DC_RESID_EST": {
              "DC_RESID_OFFSET_I": {
                "bit": 0,
                "description": "DC Residual Offset I",
                "width": 13
              },
              "DC_RESID_OFFSET_Q": {
                "bit": 16,
                "description": "DC Residual Offset Q",
                "width": 13
              }
            },
            "RX_RCCAL_CTRL0": {
              "BBA_RCCAL_OFFSET": {
                "bit": 0,
                "description": "BBA RC Calibration value offset",
                "width": 4
              },
              "BBA_RCCAL_MANUAL": {
                "bit": 4,
                "description": "BBA RC Calibration manual value",
                "width": 5
              },
              "BBA_RCCAL_DIS": {
                "bit": 9,
                "description": "BBA RC Calibration Disable"
              },
              "RCCAL_SMP_DLY": {
                "bit": 12,
                "description": "RC Calibration Sample Delay",
                "width": 2
              },
              "RCCAL_COMP_INV": {
                "bit": 15,
                "description": "RC Calibration comp_out Invert"
              },
              "TZA_RCCAL_OFFSET": {
                "bit": 16,
                "description": "TZA RC Calibration value offset",
                "width": 4
              },
              "TZA_RCCAL_MANUAL": {
                "bit": 20,
                "description": "TZA RC Calibration manual value",
                "width": 5
              },
              "TZA_RCCAL_DIS": {
                "bit": 25,
                "description": "TZA RC Calibration Disable"
              }
            },
            "RX_RCCAL_CTRL1": {
              "ADC_RCCAL_OFFSET": {
                "bit": 0,
                "description": "ADC RC Calibration value offset",
                "width": 4
              },
              "ADC_RCCAL_MANUAL": {
                "bit": 4,
                "description": "ADC RC Calibration manual value",
                "width": 5
              },
              "ADC_RCCAL_DIS": {
                "bit": 9,
                "description": "ADC RC Calibration Disable"
              },
              "BBA2_RCCAL_OFFSET": {
                "bit": 16,
                "description": "BBA2 RC Calibration value offset",
                "width": 4
              },
              "BBA2_RCCAL_MANUAL": {
                "bit": 20,
                "description": "BBA2 RC Calibration manual value",
                "width": 5
              },
              "BBA2_RCCAL_DIS": {
                "bit": 25,
                "description": "BBA2 RC Calibration Disable"
              }
            },
            "RX_RCCAL_STAT": {
              "RCCAL_CODE": {
                "bit": 0,
                "description": "RC Calibration code",
                "width": 5
              },
              "ADC_RCCAL": {
                "bit": 5,
                "description": "ADC RC Calibration",
                "width": 5
              },
              "BBA2_RCCAL": {
                "bit": 10,
                "description": "BBA2 RC Calibration",
                "width": 5
              },
              "BBA_RCCAL": {
                "bit": 16,
                "description": "BBA RC Calibration",
                "width": 5
              },
              "TZA_RCCAL": {
                "bit": 21,
                "description": "TZA RC Calibration",
                "width": 5
              }
            },
            "AUXPLL_FCAL_CTRL": {
              "DAC_CAL_ADJUST_MANUAL": {
                "bit": 0,
                "description": "Aux PLL Frequency DAC Calibration Adjust Manual value",
                "width": 7
              },
              "AUXPLL_DAC_CAL_ADJUST_DIS": {
                "bit": 7,
                "description": "Aux PLL Frequency Calibration Disable"
              },
              "FCAL_RUN_CNT": {
                "bit": 8,
                "description": "Aux PLL Frequency Calibration Run Count"
              },
              "FCAL_COMP_INV": {
                "bit": 9,
                "description": "Aux PLL Frequency Calibration Comparison Invert"
              },
              "FCAL_SMP_DLY": {
                "bit": 10,
                "description": "Aux PLL Frequency Calibration Sample Delay",
                "width": 2
              },
              "DAC_CAL_ADJUST": {
                "bit": 16,
                "description": "Aux PLL DAC Calibration Adjust value",
                "width": 7
              }
            },
            "AUXPLL_FCAL_CNT6": {
              "FCAL_COUNT_6": {
                "bit": 0,
                "description": "Aux PLL Frequency Calibration Count 6",
                "width": 10
              },
              "FCAL_BESTDIFF": {
                "bit": 16,
                "description": "Aux PLL Frequency Calibration Best Difference",
                "width": 10
              }
            },
            "AUXPLL_FCAL_CNT5_4": {
              "FCAL_COUNT_4": {
                "bit": 0,
                "description": "Aux PLL Frequency Calibration Count 4",
                "width": 10
              },
              "FCAL_COUNT_5": {
                "bit": 16,
                "description": "Aux PLL Frequency Calibration Count 5",
                "width": 10
              }
            },
            "AUXPLL_FCAL_CNT3_2": {
              "FCAL_COUNT_2": {
                "bit": 0,
                "description": "Aux PLL Frequency Calibration Count 2",
                "width": 10
              },
              "FCAL_COUNT_3": {
                "bit": 16,
                "description": "Aux PLL Frequency Calibration Count 3",
                "width": 10
              }
            },
            "AUXPLL_FCAL_CNT1_0": {
              "FCAL_COUNT_0": {
                "bit": 0,
                "description": "Frequency Calibration Count 0",
                "width": 10
              },
              "FCAL_COUNT_1": {
                "bit": 16,
                "description": "Frequency Calibration Count 1",
                "width": 10
              }
            },
            "RXDIG_DFT": {
              "DFT_TONE_FREQ": {
                "bit": 0,
                "description": "DFT Tone Generator Frequency",
                "width": 3
              },
              "DFT_TONE_SCALE": {
                "bit": 3,
                "description": "DFT Tone Generator Scale"
              },
              "DFT_TONE_TZA_EN": {
                "bit": 4,
                "description": "DFT Tone Generator TZA Enable"
              },
              "DFT_TONE_BBA_EN": {
                "bit": 5,
                "description": "DFT Tone Generator BBA Enable"
              }
            }
          }
        },
        "TX": {
          "instances": [
            {
              "name": "TX_DIG_REGS",
              "base": "0x4005C200"
            }
          ],
          "registers": {
            "CTRL": {
              "offset": "0x00",
              "size": 32,
              "description": "TX Digital Control"
            },
            "DATA_PADDING": {
              "offset": "0x04",
              "size": 32,
              "description": "TX Data Padding"
            },
            "GFSK_CTRL": {
              "offset": "0x08",
              "size": 32,
              "description": "TX GFSK Modulator Control"
            },
            "GFSK_COEFF2": {
              "offset": "0x0C",
              "size": 32,
              "description": "TX GFSK Filter Coefficients 2"
            },
            "GFSK_COEFF1": {
              "offset": "0x10",
              "size": 32,
              "description": "TX GFSK Filter Coefficients 1"
            },
            "FSK_SCALE": {
              "offset": "0x14",
              "size": 32,
              "description": "TX FSK Modulation Levels"
            },
            "DFT_PATTERN": {
              "offset": "0x18",
              "size": 32,
              "description": "TX DFT Modulation Pattern"
            },
            "RF_DFT_BIST_1": {
              "offset": "0x1C",
              "size": 32,
              "description": "TX DFT Control 1"
            },
            "RF_DFT_BIST_2": {
              "offset": "0x20",
              "size": 32,
              "description": "TX DFT Control 2"
            }
          },
          "bits": {
            "CTRL": {
              "RADIO_DFT_MODE": {
                "bit": 0,
                "description": "Radio DFT Modes",
                "width": 4
              },
              "LFSR_LENGTH": {
                "bit": 4,
                "description": "LFSR Length",
                "width": 3
              },
              "LFSR_EN": {
                "bit": 7,
                "description": "LFSR Enable"
              },
              "DFT_CLK_SEL": {
                "bit": 8,
                "description": "DFT Clock Selection",
                "width": 3
              },
              "TX_DFT_EN": {
                "bit": 11,
                "description": "DFT Modulation Enable"
              },
              "SOC_TEST_SEL": {
                "bit": 12,
                "description": "Radio Clock Selector for SoC RF Clock Tests",
                "width": 2
              },
              "TX_CAPTURE_POL": {
                "bit": 16,
                "description": "Polarity of the Input Data for the Transmitter"
              },
              "FREQ_WORD_ADJ": {
                "bit": 22,
                "description": "Frequency Word Adjustment",
                "width": 10
              }
            },
            "DATA_PADDING": {
              "DATA_PADDING_PAT_0": {
                "bit": 0,
                "description": "Data Padding Pattern 0",
                "width": 8
              },
              "DATA_PADDING_PAT_1": {
                "bit": 8,
                "description": "Data Padding Pattern 1",
                "width": 8
              },
              "DFT_LFSR_OUT": {
                "bit": 16,
                "description": "LFSR Output",
                "width": 15
              },
              "LRM": {
                "bit": 31,
                "description": "LFSR Reset Mask"
              }
            },
            "GFSK_CTRL": {
              "GFSK_MULTIPLY_TABLE_MANUAL": {
                "bit": 0,
                "description": "Manual GFSK Multiply Lookup Table Value",
                "width": 16
              },
              "GFSK_MI": {
                "bit": 16,
                "description": "GFSK Modulation Index",
                "width": 2
              },
              "GFSK_MLD": {
                "bit": 20,
                "description": "Disable GFSK Multiply Lookup Table"
              },
              "GFSK_FLD": {
                "bit": 21,
                "description": "Disable GFSK Filter Lookup Table"
              },
              "GFSK_MOD_INDEX_SCALING": {
                "bit": 24,
                "description": "GFSK Modulation Index Scaling Factor",
                "width": 3
              },
              "TX_IMAGE_FILTER_OVRD_EN": {
                "bit": 28,
                "description": "TX Image Filter Override Enable"
              },
              "TX_IMAGE_FILTER_0_OVRD": {
                "bit": 29,
                "description": "TX Image Filter 0 Override Control"
              },
              "TX_IMAGE_FILTER_1_OVRD": {
                "bit": 30,
                "description": "TX Image Filter 1 Override Control"
              },
              "TX_IMAGE_FILTER_2_OVRD": {
                "bit": 31,
                "description": "TX Image Filter 2 Override Control"
              }
            },
            "GFSK_COEFF2": {
              "GFSK_FILTER_COEFF_MANUAL2": {
                "bit": 0,
                "description": "GFSK Manual Filter Coefficients[63:32]",
                "width": 32
              }
            },
            "GFSK_COEFF1": {
              "GFSK_FILTER_COEFF_MANUAL1": {
                "bit": 0,
                "description": "GFSK Manual Filter Coefficient [31:0]",
                "width": 32
              }
            },
            "FSK_SCALE": {
              "FSK_MODULATION_SCALE_0": {
                "bit": 0,
                "description": "FSK Modulation Scale for a data 0",
                "width": 13
              },
              "FSK_MODULATION_SCALE_1": {
                "bit": 16,
                "description": "FSK Modulation Scale for a data 1",
                "width": 13
              }
            },
            "DFT_PATTERN": {
              "DFT_MOD_PATTERN": {
                "bit": 0,
                "description": "DFT Modulation Pattern",
                "width": 32
              }
            },
            "RF_DFT_BIST_1": {
              "CTUNE_BIST_GO": {
                "bit": 0,
                "description": "Start the Coarse Tune BIST"
              },
              "CTUNE_BIST_FINISHED": {
                "bit": 1,
                "description": "Coarse Tune BIST has finished Tuning all Channels"
              },
              "CTUNE_BIST_RESULT": {
                "bit": 2,
                "description": "Coarse Tune BIST Result"
              },
              "CTUNE_BIST_THRSHLD": {
                "bit": 4,
                "description": "Maximum Difference Threshold for Coarse Tune BIST",
                "width": 4
              },
              "CTUNE_MAX_DIFF": {
                "bit": 8,
                "description": "Maximum Frequency Count Difference found by the Coarse Tune BIST",
                "width": 8
              },
              "CTUNE_MAX_DIFF_CH": {
                "bit": 16,
                "description": "Maximum Frequency Count Difference Radio Channel",
                "width": 7
              },
              "PA_AM_MOD_FREQ": {
                "bit": 24,
                "description": "RF Power Amplifier Amplitude Modulation Frequency",
                "width": 3
              },
              "PA_AM_MOD_ENTRIES": {
                "bit": 28,
                "description": "RF Power Amplifier Amplitude Modulation Table Entries",
                "width": 3
              },
              "PA_AM_MOD_EN": {
                "bit": 31,
                "description": "RF Power Amplifier Amplitude Modulation Enable"
              }
            },
            "RF_DFT_BIST_2": {
              "SYN_BIST_GO": {
                "bit": 0,
                "description": "Start the PLL Frequency Synthesizer BIST"
              },
              "SYN_BIST_FINISHED": {
                "bit": 1,
                "description": "PLL Frequency Synthesizer BIST has finished trying to lock to Radio Channels"
              },
              "SYN_BIST_RESULT": {
                "bit": 2,
                "description": "PLL Frequency Synthesizer BIST Result"
              },
              "SYN_BIST_ALL_CHANNELS": {
                "bit": 3,
                "description": "PLL Frequency Synthesizer BIST All Channels"
              },
              "FREQ_COUNT_THRESHOLD": {
                "bit": 4,
                "description": "Frequency Meter Count Difference Threshold",
                "width": 8
              },
              "HPM_INL_BIST_GO": {
                "bit": 12,
                "description": "Start the High Port Modulator DAC INL BIST"
              },
              "HPM_INL_BIST_FINISHED": {
                "bit": 13,
                "description": "High Port Modulator DAC INL BIST has finished measuring the INL of the HPM DAC"
              },
              "HPM_INL_BIST_RESULT": {
                "bit": 14,
                "description": "High Port Modulator DAC INL BIST Result"
              },
              "HPM_DNL_BIST_GO": {
                "bit": 16,
                "description": "Start the High Port Modulator DAC DNL BIST"
              },
              "HPM_DNL_BIST_FINISHED": {
                "bit": 17,
                "description": "High Port Modulator DAC DNL BIST has finished measuring the DNL of the HPM DAC"
              },
              "HPM_DNL_BIST_RESULT": {
                "bit": 18,
                "description": "High Port Modulator DAC DNL BIST Result"
              },
              "DFT_MAX_RAM_SIZE": {
                "bit": 20,
                "description": "Maximum RAM Address to use as Modulation",
                "width": 9
              }
            }
          }
        },
        "PLL": {
          "instances": [
            {
              "name": "PLL_DIG_REGS",
              "base": "0x4005C224"
            }
          ],
          "registers": {
            "HPM_BUMP": {
              "offset": "0x00",
              "size": 32,
              "description": "PLL HPM Analog Bump Control"
            },
            "MOD_CTRL": {
              "offset": "0x04",
              "size": 32,
              "description": "PLL Modulation Control"
            },
            "CHAN_MAP": {
              "offset": "0x08",
              "size": 32,
              "description": "PLL Channel Mapping"
            },
            "LOCK_DETECT": {
              "offset": "0x0C",
              "size": 32,
              "description": "PLL Lock Detect Control"
            },
            "HPM_CTRL": {
              "offset": "0x10",
              "size": 32,
              "description": "PLL High Port Modulator Control"
            },
            "HPMCAL_CTRL": {
              "offset": "0x14",
              "size": 32,
              "description": "PLL High Port Calibration Control"
            },
            "HPM_CAL1": {
              "offset": "0x18",
              "size": 32,
              "description": "PLL High Port Calibration Result 1"
            },
            "HPM_CAL2": {
              "offset": "0x1C",
              "size": 32,
              "description": "PLL High Port Calibration Result 2"
            },
            "HPM_SDM_RES": {
              "offset": "0x20",
              "size": 32,
              "description": "PLL High Port Sigma Delta Results"
            },
            "LPM_CTRL": {
              "offset": "0x24",
              "size": 32,
              "description": "PLL Low Port Modulator Control"
            },
            "LPM_SDM_CTRL1": {
              "offset": "0x28",
              "size": 32,
              "description": "PLL Low Port Sigma Delta Control 1"
            },
            "LPM_SDM_CTRL2": {
              "offset": "0x2C",
              "size": 32,
              "description": "PLL Low Port Sigma Delta Control 2"
            },
            "LPM_SDM_CTRL3": {
              "offset": "0x30",
              "size": 32,
              "description": "PLL Low Port Sigma Delta Control 3"
            },
            "LPM_SDM_RES1": {
              "offset": "0x34",
              "size": 32,
              "description": "PLL Low Port Sigma Delta Result 1"
            },
            "LPM_SDM_RES2": {
              "offset": "0x38",
              "size": 32,
              "description": "PLL Low Port Sigma Delta Result 2"
            },
            "DELAY_MATCH": {
              "offset": "0x3C",
              "size": 32,
              "description": "PLL Delay Matching"
            },
            "CTUNE_CTRL": {
              "offset": "0x40",
              "size": 32,
              "description": "PLL Coarse Tune Control"
            },
            "CTUNE_CNT6": {
              "offset": "0x44",
              "size": 32,
              "description": "PLL Coarse Tune Count 6"
            },
            "CTUNE_CNT5_4": {
              "offset": "0x48",
              "size": 32,
              "description": "PLL Coarse Tune Counts 5 and 4"
            },
            "CTUNE_CNT3_2": {
              "offset": "0x4C",
              "size": 32,
              "description": "PLL Coarse Tune Counts 3 and 2"
            },
            "CTUNE_CNT1_0": {
              "offset": "0x50",
              "size": 32,
              "description": "PLL Coarse Tune Counts 1 and 0"
            },
            "CTUNE_RES": {
              "offset": "0x54",
              "size": 32,
              "description": "PLL Coarse Tune Results"
            }
          },
          "bits": {
            "HPM_BUMP": {
              "HPM_VCM_TX": {
                "bit": 0,
                "description": "rfctrl_tx_dac_bump_vcm[2:0] during Transmission",
                "width": 3
              },
              "HPM_VCM_CAL": {
                "bit": 4,
                "description": "rfctrl_tx_dac_bump_vcm[2:0] during Calibration",
                "width": 3
              },
              "HPM_FDB_RES_TX": {
                "bit": 8,
                "description": "rfctrl_tx_dac_bump_fdb_res[1:0] during Transmission",
                "width": 2
              },
              "HPM_FDB_RES_CAL": {
                "bit": 12,
                "description": "rfctrl_tx_dac_bump_fdb_res[1:0] during Calibration",
                "width": 2
              }
            },
            "MOD_CTRL": {
              "MODULATION_WORD_MANUAL": {
                "bit": 0,
                "description": "Manual Modulation Word",
                "width": 13
              },
              "MOD_DISABLE": {
                "bit": 15,
                "description": "Disable Modulation Word"
              },
              "HPM_MOD_MANUAL": {
                "bit": 16,
                "description": "Manual HPM Modulation",
                "width": 8
              },
              "HPM_MOD_DISABLE": {
                "bit": 27,
                "description": "Disable HPM Modulation"
              },
              "HPM_SDM_OUT_MANUAL": {
                "bit": 28,
                "description": "Manual HPM SDM out",
                "width": 2
              },
              "HPM_SDM_OUT_DISABLE": {
                "bit": 31,
                "description": "Disable HPM SDM out"
              }
            },
            "CHAN_MAP": {
              "CHANNEL_NUM": {
                "bit": 0,
                "description": "Protocol specific Channel Number for PLL Frequency Mapping",
                "width": 7
              },
              "BOC": {
                "bit": 8,
                "description": "BLE Channel Number Override"
              },
              "BMR": {
                "bit": 9,
                "description": "BLE MBAN Channel Remap"
              },
              "ZOC": {
                "bit": 10,
                "description": "802.15.4 Channel Number Override"
              }
            },
            "LOCK_DETECT": {
              "CT_FAIL": {
                "bit": 0,
                "description": "Real time status of Coarse Tune Fail signal"
              },
              "CTFF": {
                "bit": 1,
                "description": "CTUNE Failure Flag, held until cleared"
              },
              "CS_FAIL": {
                "bit": 2,
                "description": "Real time status of Cycle Slip circuit"
              },
              "CSFF": {
                "bit": 3,
                "description": "Cycle Slip Failure Flag, held until cleared"
              },
              "FT_FAIL": {
                "bit": 4,
                "description": "Real time status of Frequency Target Failure"
              },
              "FTFF": {
                "bit": 5,
                "description": "Frequency Target Failure Flag"
              },
              "TAFF": {
                "bit": 7,
                "description": "TSM Abort Failure Flag"
              },
              "CTUNE_LDF_LEV": {
                "bit": 8,
                "description": "CTUNE Lock Detect Fail Level",
                "width": 4
              },
              "FTF_RX_THRSH": {
                "bit": 12,
                "description": "RX Frequency Target Fail Threshold",
                "width": 6
              },
              "FTW_RX": {
                "bit": 19,
                "description": "RX Frequency Target Window time select"
              },
              "FTF_TX_THRSH": {
                "bit": 20,
                "description": "TX Frequency Target Fail Threshold",
                "width": 6
              },
              "FTW_TX": {
                "bit": 27,
                "description": "TX Frequency Target Window time select"
              },
              "FREQ_COUNT_GO": {
                "bit": 28,
                "description": "Start the Frequency Meter"
              },
              "FREQ_COUNT_FINISHED": {
                "bit": 29,
                "description": "Frequency Meter has finished the Count Time"
              },
              "FREQ_COUNT_TIME": {
                "bit": 30,
                "description": "Frequency Meter Count Time",
                "width": 2
              }
            },
            "HPM_CTRL": {
              "HPM_SDM_IN_MANUAL": {
                "bit": 0,
                "description": "Manual High Port SDM Fractional value",
                "width": 10
              },
              "HPFF": {
                "bit": 13,
                "description": "HPM SDM Invalid Flag"
              },
              "HPM_SDM_OUT_INVERT": {
                "bit": 14,
                "description": "Invert HPM SDM Output"
              },
              "HPM_SDM_IN_DISABLE": {
                "bit": 15,
                "description": "Disable HPM SDM Input"
              },
              "HPM_LFSR_SIZE": {
                "bit": 16,
                "description": "HPM LFSR Length",
                "width": 3
              },
              "HPM_DTH_SCL": {
                "bit": 20,
                "description": "HPM Dither Scale"
              },
              "HPM_DTH_EN": {
                "bit": 23,
                "description": "Dither Enable for HPM LFSR"
              },
              "HPM_INTEGER_SCALE": {
                "bit": 24,
                "description": "High Port Modulation Integer Scale",
                "width": 2
              },
              "HPM_INTEGER_INVERT": {
                "bit": 27,
                "description": "Invert High Port Modulation Integer"
              },
              "HPM_CAL_INVERT": {
                "bit": 28,
                "description": "Invert High Port Modulator Calibration"
              },
              "HPM_MOD_IN_INVERT": {
                "bit": 31,
                "description": "Invert High Port Modulation"
              }
            },
            "HPMCAL_CTRL": {
              "HPM_CAL_FACTOR": {
                "bit": 0,
                "description": "High Port Modulation Calibration Factor",
                "width": 13
              },
              "HPM_CAL_NOT_BUMPED": {
                "bit": 13,
                "description": "HPM_CAL_NOT_BUMPED"
              },
              "HPM_CAL_COUNT_SCALE": {
                "bit": 14,
                "description": "HPM_CAL_COUNT_SCALE"
              },
              "HP_CAL_DISABLE": {
                "bit": 15,
                "description": "Disable HPM Manual Calibration"
              },
              "HPM_CAL_FACTOR_MANUAL": {
                "bit": 16,
                "description": "Manual HPM Calibration Factor",
                "width": 13
              },
              "HPM_CAL_ARRAY_SIZE": {
                "bit": 30,
                "description": "High Port Modulation Calibration Array Size"
              },
              "HPM_CAL_TIME": {
                "bit": 31,
                "description": "High Port Modulation Calibration Time"
              }
            },
            "HPM_CAL1": {
              "HPM_COUNT_1": {
                "bit": 0,
                "description": "High Port Modulation Counter Value 1",
                "width": 19
              },
              "CS_WT": {
                "bit": 20,
                "description": "Cycle Slip Wait Time",
                "width": 3
              },
              "CS_FW": {
                "bit": 24,
                "description": "Cycle Slip Flag Window",
                "width": 3
              },
              "CS_FCNT": {
                "bit": 28,
                "description": "Cycle Slip Flag Count",
                "width": 4
              }
            },
            "HPM_CAL2": {
              "HPM_COUNT_2": {
                "bit": 0,
                "description": "High Port Modulation Counter Value 2",
                "width": 19
              },
              "CS_RC": {
                "bit": 20,
                "description": "Cycle Slip Recycle"
              },
              "CS_FT": {
                "bit": 24,
                "description": "Cycle Slip Flag Timeout",
                "width": 5
              }
            },
            "HPM_SDM_RES": {
              "HPM_NUM_SELECTED": {
                "bit": 0,
                "description": "High Port Modulator SDM Numerator",
                "width": 10
              },
              "HPM_DENOM": {
                "bit": 16,
                "description": "High Port Modulator SDM Denominator",
                "width": 10
              },
              "HPM_COUNT_ADJUST": {
                "bit": 28,
                "description": "HPM_COUNT_ADJUST",
                "width": 4
              }
            },
            "LPM_CTRL": {
              "PLL_LD_MANUAL": {
                "bit": 0,
                "description": "Manual PLL Loop Divider value",
                "width": 6
              },
              "PLL_LD_DISABLE": {
                "bit": 11,
                "description": "Disable PLL Loop Divider"
              },
              "LPFF": {
                "bit": 13,
                "description": "LPM SDM Invalid Flag"
              },
              "LPM_SDM_INV": {
                "bit": 14,
                "description": "Invert LPM SDM"
              },
              "LPM_DISABLE": {
                "bit": 15,
                "description": "Disable LPM SDM"
              },
              "LPM_DTH_SCL": {
                "bit": 16,
                "description": "LPM Dither Scale",
                "width": 4
              },
              "LPM_D_CTRL": {
                "bit": 22,
                "description": "LPM Dither Control in Override Mode"
              },
              "LPM_D_OVRD": {
                "bit": 23,
                "description": "LPM Dither Override Mode Select"
              },
              "LPM_SCALE": {
                "bit": 24,
                "description": "LPM Scale Factor",
                "width": 4
              },
              "LPM_SDM_USE_NEG": {
                "bit": 31,
                "description": "Use the Negedge of the Sigma Delta clock"
              }
            },
            "LPM_SDM_CTRL1": {
              "LPM_INTG_SELECTED": {
                "bit": 0,
                "description": "Low Port Modulation Integer Value Selected",
                "width": 7
              },
              "HPM_ARRAY_BIAS": {
                "bit": 8,
                "description": "Bias value for High Port DAC Array Midpoint",
                "width": 7
              },
              "LPM_INTG": {
                "bit": 16,
                "description": "Manual Low Port Modulation Integer Value",
                "width": 7
              },
              "SDM_MAP_DISABLE": {
                "bit": 31,
                "description": "Disable SDM Mapping"
              }
            },
            "LPM_SDM_CTRL2": {
              "LPM_NUM": {
                "bit": 0,
                "description": "Low Port Modulation Numerator",
                "width": 28
              }
            },
            "LPM_SDM_CTRL3": {
              "LPM_DENOM": {
                "bit": 0,
                "description": "Low Port Modulation Denominator",
                "width": 28
              }
            },
            "LPM_SDM_RES1": {
              "LPM_NUM_SELECTED": {
                "bit": 0,
                "description": "Low Port Modulation Numerator Applied",
                "width": 28
              }
            },
            "LPM_SDM_RES2": {
              "LPM_DENOM_SELECTED": {
                "bit": 0,
                "description": "Low Port Modulation Denominator Selected",
                "width": 28
              }
            },
            "DELAY_MATCH": {
              "LPM_SDM_DELAY": {
                "bit": 0,
                "description": "Low Port SDM Delay Matching",
                "width": 4
              },
              "HPM_SDM_DELAY": {
                "bit": 8,
                "description": "High Port SDM Delay Matching",
                "width": 4
              },
              "HPM_INTEGER_DELAY": {
                "bit": 16,
                "description": "High Port Integer Delay Matching",
                "width": 4
              }
            },
            "CTUNE_CTRL": {
              "CTUNE_TARGET_MANUAL": {
                "bit": 0,
                "description": "Manual Coarse Tune Target",
                "width": 12
              },
              "CTUNE_TARGET_DISABLE": {
                "bit": 15,
                "description": "Disable Coarse Tune Target"
              },
              "CTUNE_ADJUST": {
                "bit": 16,
                "description": "Coarse Tune Count Adjustment",
                "width": 4
              },
              "CTUNE_MANUAL": {
                "bit": 24,
                "description": "Manual Coarse Tune Setting",
                "width": 7
              },
              "CTUNE_DISABLE": {
                "bit": 31,
                "description": "Coarse Tune Disable"
              }
            },
            "CTUNE_CNT6": {
              "CTUNE_COUNT_6": {
                "bit": 0,
                "description": "CTUNE Count 6",
                "width": 13
              }
            },
            "CTUNE_CNT5_4": {
              "CTUNE_COUNT_4": {
                "bit": 0,
                "description": "CTUNE Count 4",
                "width": 13
              },
              "CTUNE_COUNT_5": {
                "bit": 16,
                "description": "CTUNE Count 5",
                "width": 13
              }
            },
            "CTUNE_CNT3_2": {
              "CTUNE_COUNT_2": {
                "bit": 0,
                "description": "CTUNE Count 2",
                "width": 13
              },
              "CTUNE_COUNT_3": {
                "bit": 16,
                "description": "CTUNE Count 3",
                "width": 13
              }
            },
            "CTUNE_CNT1_0": {
              "CTUNE_COUNT_0": {
                "bit": 0,
                "description": "CTUNE Count 0",
                "width": 13
              },
              "CTUNE_COUNT_1": {
                "bit": 16,
                "description": "CTUNE Count 1",
                "width": 13
              }
            },
            "CTUNE_RES": {
              "CTUNE_SELECTED": {
                "bit": 0,
                "description": "Coarse Tune Setting to VCO",
                "width": 7
              },
              "CTUNE_BEST_DIFF": {
                "bit": 8,
                "description": "Coarse Tune Absolute Best Difference",
                "width": 8
              },
              "CTUNE_FREQ_SELECTED": {
                "bit": 16,
                "description": "Coarse Tune Frequency Selected",
                "width": 12
              }
            }
          }
        },
        "XCVR": {
          "instances": [
            {
              "name": "XCVR_CTRL_REGS",
              "base": "0x4005C280"
            },
            {
              "name": "XCVR_TSM_REGS",
              "base": "0x4005C2C0"
            },
            {
              "name": "XCVR_PHY_REGS",
              "base": "0x4005C400"
            },
            {
              "name": "XCVR_ZBDEMOD_REGS",
              "base": "0x4005C480"
            },
            {
              "name": "XCVR_ANALOG_REGS",
              "base": "0x4005C500"
            },
            {
              "name": "XCVR_PKT_RAM",
              "base": "0x4005C700"
            }
          ],
          "registers": {
            "XCVR_CTRL": {
              "offset": "0x00",
              "size": 32,
              "description": "TRANSCEIVER CONTROL"
            },
            "XCVR_STATUS": {
              "offset": "0x04",
              "size": 32,
              "description": "TRANSCEIVER STATUS"
            },
            "BLE_ARB_CTRL": {
              "offset": "0x08",
              "size": 32,
              "description": "BLE ARBITRATION CONTROL"
            },
            "OVERWRITE_VER": {
              "offset": "0x10",
              "size": 32,
              "description": "OVERWRITE VERSION"
            },
            "DMA_CTRL": {
              "offset": "0x14",
              "size": 32,
              "description": "TRANSCEIVER DMA CONTROL"
            },
            "DMA_DATA": {
              "offset": "0x18",
              "size": 32,
              "description": "TRANSCEIVER DMA DATA"
            },
            "DTEST_CTRL": {
              "offset": "0x1C",
              "size": 32,
              "description": "DIGITAL TEST MUX CONTROL"
            },
            "PACKET_RAM_CTRL": {
              "offset": "0x20",
              "size": 32,
              "description": "PACKET RAM CONTROL"
            },
            "FAD_CTRL": {
              "offset": "0x24",
              "size": 32,
              "description": "FAD CONTROL"
            },
            "LPPS_CTRL": {
              "offset": "0x28",
              "size": 32,
              "description": "LOW POWER PREAMBLE SEARCH CONTROL"
            },
            "RF_NOT_ALLOWED_CTRL": {
              "offset": "0x2C",
              "size": 32,
              "description": "WIFI COEXISTENCE CONTROL"
            },
            "CRCW_CFG": {
              "offset": "0x30",
              "size": 32,
              "description": "CRC/WHITENER CONTROL"
            },
            "CRC_EC_MASK": {
              "offset": "0x34",
              "size": 32,
              "description": "CRC ERROR CORRECTION MASK"
            },
            "CRC_RES_OUT": {
              "offset": "0x38",
              "size": 32,
              "description": "CRC RESULT"
            }
          },
          "bits": {
            "XCVR_CTRL": {
              "PROTOCOL": {
                "bit": 0,
                "description": "Radio Protocol Selection",
                "width": 4
              },
              "TGT_PWR_SRC": {
                "bit": 4,
                "description": "Target Power Source",
                "width": 3
              },
              "REF_CLK_FREQ": {
                "bit": 8,
                "description": "Radio Reference Clock Frequency",
                "width": 2
              },
              "SOC_RF_OSC_CLK_GATE_EN": {
                "bit": 11,
                "description": "SOC_RF_OSC_CLK_GATE_EN"
              },
              "DEMOD_SEL": {
                "bit": 12,
                "description": "Demodulator Selector",
                "width": 2
              },
              "RADIO0_IRQ_SEL": {
                "bit": 16,
                "description": "RADIO0_IRQ_SEL",
                "width": 3
              },
              "RADIO1_IRQ_SEL": {
                "bit": 20,
                "description": "RADIO1_IRQ_SEL",
                "width": 3
              }
            },
            "XCVR_STATUS": {
              "TSM_COUNT": {
                "bit": 0,
                "description": "TSM_COUNT",
                "width": 8
              },
              "PLL_SEQ_STATE": {
                "bit": 8,
                "description": "PLL Sequence State",
                "width": 4
              },
              "RX_MODE": {
                "bit": 12,
                "description": "Receive Mode"
              },
              "TX_MODE": {
                "bit": 13,
                "description": "Transmit Mode"
              },
              "BTLE_SYSCLK_REQ": {
                "bit": 16,
                "description": "BTLE System Clock Request"
              },
              "RIF_LL_ACTIVE": {
                "bit": 17,
                "description": "Link Layer Active Indication"
              },
              "XTAL_READY": {
                "bit": 18,
                "description": "RF Osciallator Xtal Ready"
              },
              "SOC_USING_RF_OSC_CLK": {
                "bit": 19,
                "description": "SOC Using RF Clock Indication"
              },
              "TSM_IRQ0": {
                "bit": 24,
                "description": "TSM Interrupt #0"
              },
              "TSM_IRQ1": {
                "bit": 25,
                "description": "TSM Interrupt #1"
              }
            },
            "BLE_ARB_CTRL": {
              "BLE_RELINQUISH": {
                "bit": 0,
                "description": "BLE Relinquish Control"
              },
              "XCVR_BUSY": {
                "bit": 1,
                "description": "Transceiver Busy Status Bit"
              }
            },
            "OVERWRITE_VER": {
              "OVERWRITE_VER": {
                "bit": 0,
                "description": "Overwrite Version Number.",
                "width": 8
              }
            },
            "DMA_CTRL": {
              "DMA_PAGE": {
                "bit": 0,
                "description": "Transceiver DMA Page Selector",
                "width": 4
              },
              "SINGLE_REQ_MODE": {
                "bit": 4,
                "description": "DMA Single Request Mode"
              },
              "BYPASS_DMA_SYNC": {
                "bit": 5,
                "description": "Bypass External DMA Synchronization"
              },
              "DMA_TRIGGERRED": {
                "bit": 6,
                "description": "DMA TRIGGERRED"
              },
              "DMA_TIMED_OUT": {
                "bit": 7,
                "description": "DMA Transfer Timed Out"
              },
              "DMA_TIMEOUT": {
                "bit": 8,
                "description": "DMA Timeout",
                "width": 4
              }
            },
            "DMA_DATA": {
              "DMA_DATA": {
                "bit": 0,
                "description": "DMA Data Register",
                "width": 32
              }
            },
            "DTEST_CTRL": {
              "DTEST_PAGE": {
                "bit": 0,
                "description": "DTEST Page Selector",
                "width": 6
              },
              "DTEST_EN": {
                "bit": 7,
                "description": "DTEST Enable"
              },
              "GPIO0_OVLAY_PIN": {
                "bit": 8,
                "description": "GPIO 0 Overlay Pin",
                "width": 4
              },
              "GPIO1_OVLAY_PIN": {
                "bit": 12,
                "description": "GPIO 1 Overlay Pin",
                "width": 4
              },
              "TSM_GPIO_OVLAY": {
                "bit": 16,
                "description": "TSM GPIO Overlay Pin Control",
                "width": 2
              },
              "DTEST_SHFT": {
                "bit": 24,
                "description": "DTEST Shift Control",
                "width": 3
              },
              "RAW_MODE_I": {
                "bit": 28,
                "description": "DTEST Raw Mode Enable for I Channel"
              },
              "RAW_MODE_Q": {
                "bit": 29,
                "description": "DTEST Raw Mode Enable for Q Channel"
              }
            },
            "PACKET_RAM_CTRL": {
              "DBG_PAGE": {
                "bit": 0,
                "description": "Packet RAM Debug Page Selector",
                "width": 4
              },
              "PB_PROTECT": {
                "bit": 4,
                "description": "Packet Buffer Protect"
              },
              "XCVR_RAM_ALLOW": {
                "bit": 5,
                "description": "Allow Packet RAM Transceiver Access"
              },
              "ALL_PROTOCOLS_ALLOW": {
                "bit": 6,
                "description": "Allow IPS bus access to Packet RAM for any protocol at any time."
              },
              "DBG_TRIGGERRED": {
                "bit": 7,
                "description": "DBG_TRIGGERRED"
              },
              "DBG_RAM_FULL": {
                "bit": 8,
                "description": "DBG_RAM_FULL[1:0]",
                "width": 2
              },
              "RAM0_CLK_ON_OVRD_EN": {
                "bit": 10,
                "description": "Override control for RAM0 Clock Gate Enable"
              },
              "RAM0_CLK_ON_OVRD": {
                "bit": 11,
                "description": "Override value for RAM0 Clock Gate Enable"
              },
              "RAM1_CLK_ON_OVRD_EN": {
                "bit": 12,
                "description": "Override control for RAM1 Clock Gate Enable"
              },
              "RAM1_CLK_ON_OVRD": {
                "bit": 13,
                "description": "Override value for RAM1 Clock Gate Enable"
              },
              "RAM0_CE_ON_OVRD_EN": {
                "bit": 14,
                "description": "Override control for RAM0 CE (Chip Enable)"
              },
              "RAM0_CE_ON_OVRD": {
                "bit": 15,
                "description": "Override value for RAM0 CE (Chip Enable)"
              },
              "RAM1_CE_ON_OVRD_EN": {
                "bit": 16,
                "description": "Override control for RAM1 CE (Chip Enable)"
              },
              "RAM1_CE_ON_OVRD": {
                "bit": 17,
                "description": "Override value for RAM1 CE (Chip Enable)"
              }
            },
            "FAD_CTRL": {
              "FAD_EN": {
                "bit": 0,
                "description": "Fast Antenna Diversity Enable"
              },
              "ANTX": {
                "bit": 1,
                "description": "Antenna Selection State"
              },
              "ANTX_EN": {
                "bit": 4,
                "description": "FAD Antenna Controls Enable",
                "width": 2
              },
              "ANTX_HZ": {
                "bit": 6,
                "description": "FAD PAD Tristate Control"
              },
              "ANTX_CTRLMODE": {
                "bit": 7,
                "description": "Antenna Diversity Control Mode"
              },
              "ANTX_POL": {
                "bit": 8,
                "description": "FAD Antenna Controls Polarity",
                "width": 4
              },
              "FAD_NOT_GPIO": {
                "bit": 12,
                "description": "FAD versus GPIO Mode Selector",
                "width": 4
              }
            },
            "LPPS_CTRL": {
              "LPPS_ENABLE": {
                "bit": 0,
                "description": "LPPS_ENABLE"
              },
              "LPPS_TZA_ALLOW": {
                "bit": 1,
                "description": "LPPS_TZA_ALLOW"
              },
              "LPPS_BBA_ALLOW": {
                "bit": 2,
                "description": "LPPS_BBA_ALLOW"
              },
              "LPPS_ADC_ALLOW": {
                "bit": 3,
                "description": "LPPS_ADC_ALLOW"
              },
              "LPPS_DCOC_ALLOW": {
                "bit": 4,
                "description": "LPPS_DCOC_ALLOW"
              },
              "LPPS_PDET_ALLOW": {
                "bit": 5,
                "description": "LPPS_PDET_ALLOW"
              },
              "LPPS_SY_LO_ALLOW": {
                "bit": 6,
                "description": "LPPS_SY_LO_ALLOW"
              },
              "LPPS_SY_LO_BUF_ALLOW": {
                "bit": 7,
                "description": "LPPS_SY_LO_BUF_ALLOW"
              },
              "LPPS_RX_DIG_ALLOW": {
                "bit": 8,
                "description": "LPPS_RX_DIG_ALLOW"
              },
              "LPPS_DCOC_DIG_ALLOW": {
                "bit": 9,
                "description": "LPPS_DCOC_DIG_ALLOW"
              },
              "LPPS_START_RX": {
                "bit": 16,
                "description": "LPPS Fast TSM RX Warmup \"Jump-from\" Point",
                "width": 8
              },
              "LPPS_DEST_RX": {
                "bit": 24,
                "description": "LPPS Fast TSM RX Warmup \"Jump-to\" Point",
                "width": 8
              }
            },
            "RF_NOT_ALLOWED_CTRL": {
              "RF_NOT_ALLOWED_NO_TX": {
                "bit": 0,
                "description": "RF_NOT_ALLOWED_NO_TX"
              },
              "RF_NOT_ALLOWED_NO_RX": {
                "bit": 1,
                "description": "RF_NOT_ALLOWED_NO_RX"
              },
              "RF_NOT_ALLOWED_ASSERTED": {
                "bit": 2,
                "description": "RF_NOT_ALLOWED_ASSERTED"
              },
              "RF_NOT_ALLOWED_TX_ABORT": {
                "bit": 3,
                "description": "RF_NOT_ALLOWED_TX_ABORT"
              },
              "RF_NOT_ALLOWED_RX_ABORT": {
                "bit": 4,
                "description": "RF_NOT_ALLOWED_RX_ABORT"
              },
              "RF_NOT_ALLOWED": {
                "bit": 5,
                "description": "RF_NOT_ALLOWED"
              }
            },
            "CRCW_CFG": {
              "CRCW_EN": {
                "bit": 0,
                "description": "CRC calculation enable"
              },
              "CRC_ZERO": {
                "bit": 1,
                "description": "CRC zero"
              },
              "CRC_EARLY_FAIL": {
                "bit": 2,
                "description": "CRC error correction fail"
              },
              "CRC_RES_OUT_VLD": {
                "bit": 3,
                "description": "CRC result output valid"
              },
              "CRC_EC_OFFSET": {
                "bit": 16,
                "description": "CRC error correction offset",
                "width": 11
              },
              "CRC_EC_DONE": {
                "bit": 28,
                "description": "CRC error correction done"
              },
              "CRC_EC_FAIL": {
                "bit": 29,
                "description": "CRC error correction fail"
              }
            },
            "CRC_EC_MASK": {
              "CRC_EC_MASK": {
                "bit": 0,
                "description": "CRC error correction mask",
                "width": 32
              }
            },
            "CRC_RES_OUT": {
              "CRC_RES_OUT": {
                "bit": 0,
                "description": "CRC result output",
                "width": 32
              }
            }
          }
        },
        "ANT": {
          "instances": [
            {
              "name": "ANT_REGS",
              "base": "0x4005E000"
            }
          ],
          "registers": {
            "IRQ_CTRL": {
              "offset": "0x00",
              "size": 32,
              "description": "IRQ CONTROL"
            },
            "EVENT_TMR": {
              "offset": "0x04",
              "size": 32,
              "description": "EVENT TIMER"
            },
            "T1_CMP": {
              "offset": "0x08",
              "size": 32,
              "description": "T1 COMPARE"
            },
            "T2_CMP": {
              "offset": "0x0C",
              "size": 32,
              "description": "T2 COMPARE"
            },
            "TIMESTAMP": {
              "offset": "0x10",
              "size": 32,
              "description": "TIMESTAMP"
            },
            "XCVR_CTRL": {
              "offset": "0x14",
              "size": 32,
              "description": "TRANSCEIVER CONTROL"
            },
            "XCVR_STS": {
              "offset": "0x18",
              "size": 32,
              "description": "TRANSCEIVER STATUS"
            },
            "XCVR_CFG": {
              "offset": "0x1C",
              "size": 32,
              "description": "TRANSCEIVER CONFIGURATION"
            },
            "CHANNEL_NUM": {
              "offset": "0x20",
              "size": 32,
              "description": "CHANNEL NUMBER"
            },
            "TX_POWER": {
              "offset": "0x24",
              "size": 32,
              "description": "TRANSMIT POWER"
            },
            "NTW_ADR_CTRL": {
              "offset": "0x28",
              "size": 32,
              "description": "NETWORK ADDRESS CONTROL"
            },
            "NTW_ADR_0": {
              "offset": "0x2C",
              "size": 32,
              "description": "NETWORK ADDRESS 0"
            },
            "NTW_ADR_1": {
              "offset": "0x30",
              "size": 32,
              "description": "NETWORK ADDRESS 1"
            },
            "NTW_ADR_2": {
              "offset": "0x34",
              "size": 32,
              "description": "NETWORK ADDRESS 2"
            },
            "NTW_ADR_3": {
              "offset": "0x38",
              "size": 32,
              "description": "NETWORK ADDRESS 3"
            },
            "RX_WATERMARK": {
              "offset": "0x3C",
              "size": 32,
              "description": "RX WATERMARK"
            },
            "DSM_CTRL": {
              "offset": "0x40",
              "size": 32,
              "description": "DSM CONTROL"
            },
            "PART_ID": {
              "offset": "0x44",
              "size": 32,
              "description": "PART ID"
            },
            "PACKET_BUFFER_0": {
              "offset": "0x100",
              "size": 16,
              "description": "PACKET BUFFER"
            },
            "PACKET_BUFFER_1": {
              "offset": "0x102",
              "size": 16,
              "description": "PACKET BUFFER"
            },
            "PACKET_BUFFER_2": {
              "offset": "0x104",
              "size": 16,
              "description": "PACKET BUFFER"
            },
            "PACKET_BUFFER_3": {
              "offset": "0x106",
              "size": 16,
              "description": "PACKET BUFFER"
            },
            "PACKET_BUFFER_4": {
              "offset": "0x108",
              "size": 16,
              "description": "PACKET BUFFER"
            },
            "PACKET_BUFFER_5": {
              "offset": "0x10A",
              "size": 16,
              "description": "PACKET BUFFER"
            },
            "PACKET_BUFFER_6": {
              "offset": "0x10C",
              "size": 16,
              "description": "PACKET BUFFER"
            },
            "PACKET_BUFFER_7": {
              "offset": "0x10E",
              "size": 16,
              "description": "PACKET BUFFER"
            },
            "PACKET_BUFFER_8": {
              "offset": "0x110",
              "size": 16,
              "description": "PACKET BUFFER"
            },
            "PACKET_BUFFER_9": {
              "offset": "0x112",
              "size": 16,
              "description": "PACKET BUFFER"
            },
            "PACKET_BUFFER_10": {
              "offset": "0x114",
              "size": 16,
              "description": "PACKET BUFFER"
            },
            "PACKET_BUFFER_11": {
              "offset": "0x116",
              "size": 16,
              "description": "PACKET BUFFER"
            },
            "PACKET_BUFFER_12": {
              "offset": "0x118",
              "size": 16,
              "description": "PACKET BUFFER"
            },
            "PACKET_BUFFER_13": {
              "offset": "0x11A",
              "size": 16,
              "description": "PACKET BUFFER"
            },
            "PACKET_BUFFER_14": {
              "offset": "0x11C",
              "size": 16,
              "description": "PACKET BUFFER"
            },
            "PACKET_BUFFER_15": {
              "offset": "0x11E",
              "size": 16,
              "description": "PACKET BUFFER"
            },
            "PACKET_BUFFER_16": {
              "offset": "0x120",
              "size": 16,
              "description": "PACKET BUFFER"
            },
            "PACKET_BUFFER_17": {
              "offset": "0x122",
              "size": 16,
              "description": "PACKET BUFFER"
            },
            "PACKET_BUFFER_18": {
              "offset": "0x124",
              "size": 16,
              "description": "PACKET BUFFER"
            },
            "PACKET_BUFFER_19": {
              "offset": "0x126",
              "size": 16,
              "description": "PACKET BUFFER"
            },
            "PACKET_BUFFER_20": {
              "offset": "0x128",
              "size": 16,
              "description": "PACKET BUFFER"
            },
            "PACKET_BUFFER_21": {
              "offset": "0x12A",
              "size": 16,
              "description": "PACKET BUFFER"
            },
            "PACKET_BUFFER_22": {
              "offset": "0x12C",
              "size": 16,
              "description": "PACKET BUFFER"
            },
            "PACKET_BUFFER_23": {
              "offset": "0x12E",
              "size": 16,
              "description": "PACKET BUFFER"
            },
            "PACKET_BUFFER_24": {
              "offset": "0x130",
              "size": 16,
              "description": "PACKET BUFFER"
            },
            "PACKET_BUFFER_25": {
              "offset": "0x132",
              "size": 16,
              "description": "PACKET BUFFER"
            },
            "PACKET_BUFFER_26": {
              "offset": "0x134",
              "size": 16,
              "description": "PACKET BUFFER"
            },
            "PACKET_BUFFER_27": {
              "offset": "0x136",
              "size": 16,
              "description": "PACKET BUFFER"
            },
            "PACKET_BUFFER_28": {
              "offset": "0x138",
              "size": 16,
              "description": "PACKET BUFFER"
            },
            "PACKET_BUFFER_29": {
              "offset": "0x13A",
              "size": 16,
              "description": "PACKET BUFFER"
            },
            "PACKET_BUFFER_30": {
              "offset": "0x13C",
              "size": 16,
              "description": "PACKET BUFFER"
            },
            "PACKET_BUFFER_31": {
              "offset": "0x13E",
              "size": 16,
              "description": "PACKET BUFFER"
            },
            "PACKET_BUFFER_32": {
              "offset": "0x140",
              "size": 16,
              "description": "PACKET BUFFER"
            },
            "PACKET_BUFFER_33": {
              "offset": "0x142",
              "size": 16,
              "description": "PACKET BUFFER"
            },
            "PACKET_BUFFER_34": {
              "offset": "0x144",
              "size": 16,
              "description": "PACKET BUFFER"
            },
            "PACKET_BUFFER_35": {
              "offset": "0x146",
              "size": 16,
              "description": "PACKET BUFFER"
            },
            "PACKET_BUFFER_36": {
              "offset": "0x148",
              "size": 16,
              "description": "PACKET BUFFER"
            },
            "PACKET_BUFFER_37": {
              "offset": "0x14A",
              "size": 16,
              "description": "PACKET BUFFER"
            },
            "PACKET_BUFFER_38": {
              "offset": "0x14C",
              "size": 16,
              "description": "PACKET BUFFER"
            },
            "PACKET_BUFFER_39": {
              "offset": "0x14E",
              "size": 16,
              "description": "PACKET BUFFER"
            },
            "PACKET_BUFFER_40": {
              "offset": "0x150",
              "size": 16,
              "description": "PACKET BUFFER"
            },
            "PACKET_BUFFER_41": {
              "offset": "0x152",
              "size": 16,
              "description": "PACKET BUFFER"
            },
            "PACKET_BUFFER_42": {
              "offset": "0x154",
              "size": 16,
              "description": "PACKET BUFFER"
            },
            "PACKET_BUFFER_43": {
              "offset": "0x156",
              "size": 16,
              "description": "PACKET BUFFER"
            },
            "PACKET_BUFFER_44": {
              "offset": "0x158",
              "size": 16,
              "description": "PACKET BUFFER"
            },
            "PACKET_BUFFER_45": {
              "offset": "0x15A",
              "size": 16,
              "description": "PACKET BUFFER"
            },
            "PACKET_BUFFER_46": {
              "offset": "0x15C",
              "size": 16,
              "description": "PACKET BUFFER"
            },
            "PACKET_BUFFER_47": {
              "offset": "0x15E",
              "size": 16,
              "description": "PACKET BUFFER"
            },
            "PACKET_BUFFER_48": {
              "offset": "0x160",
              "size": 16,
              "description": "PACKET BUFFER"
            },
            "PACKET_BUFFER_49": {
              "offset": "0x162",
              "size": 16,
              "description": "PACKET BUFFER"
            },
            "PACKET_BUFFER_50": {
              "offset": "0x164",
              "size": 16,
              "description": "PACKET BUFFER"
            },
            "PACKET_BUFFER_51": {
              "offset": "0x166",
              "size": 16,
              "description": "PACKET BUFFER"
            },
            "PACKET_BUFFER_52": {
              "offset": "0x168",
              "size": 16,
              "description": "PACKET BUFFER"
            },
            "PACKET_BUFFER_53": {
              "offset": "0x16A",
              "size": 16,
              "description": "PACKET BUFFER"
            },
            "PACKET_BUFFER_54": {
              "offset": "0x16C",
              "size": 16,
              "description": "PACKET BUFFER"
            },
            "PACKET_BUFFER_55": {
              "offset": "0x16E",
              "size": 16,
              "description": "PACKET BUFFER"
            },
            "PACKET_BUFFER_56": {
              "offset": "0x170",
              "size": 16,
              "description": "PACKET BUFFER"
            },
            "PACKET_BUFFER_57": {
              "offset": "0x172",
              "size": 16,
              "description": "PACKET BUFFER"
            },
            "PACKET_BUFFER_58": {
              "offset": "0x174",
              "size": 16,
              "description": "PACKET BUFFER"
            },
            "PACKET_BUFFER_59": {
              "offset": "0x176",
              "size": 16,
              "description": "PACKET BUFFER"
            },
            "PACKET_BUFFER_60": {
              "offset": "0x178",
              "size": 16,
              "description": "PACKET BUFFER"
            },
            "PACKET_BUFFER_61": {
              "offset": "0x17A",
              "size": 16,
              "description": "PACKET BUFFER"
            },
            "PACKET_BUFFER_62": {
              "offset": "0x17C",
              "size": 16,
              "description": "PACKET BUFFER"
            },
            "PACKET_BUFFER_63": {
              "offset": "0x17E",
              "size": 16,
              "description": "PACKET BUFFER"
            }
          },
          "bits": {
            "IRQ_CTRL": {
              "SEQ_END_IRQ": {
                "bit": 0,
                "description": "Sequence End Interrupt"
              },
              "TX_IRQ": {
                "bit": 1,
                "description": "TX Interrupt"
              },
              "RX_IRQ": {
                "bit": 2,
                "description": "RX Interrupt"
              },
              "NTW_ADR_IRQ": {
                "bit": 3,
                "description": "Network Address Match Interrupt"
              },
              "T1_IRQ": {
                "bit": 4,
                "description": "Timer1 (T1) Compare Interrupt"
              },
              "T2_IRQ": {
                "bit": 5,
                "description": "Timer2 (T2) Compare Interrupt"
              },
              "PLL_UNLOCK_IRQ": {
                "bit": 6,
                "description": "PLL Unlock Interrupt"
              },
              "WAKE_IRQ": {
                "bit": 7,
                "description": "Wake Interrrupt"
              },
              "RX_WATERMARK_IRQ": {
                "bit": 8,
                "description": "RX Watermark Interrupt"
              },
              "TSM_IRQ": {
                "bit": 9,
                "description": "TSM Interrupt"
              },
              "SEQ_END_IRQ_EN": {
                "bit": 16,
                "description": "SEQ_END_IRQ Enable"
              },
              "TX_IRQ_EN": {
                "bit": 17,
                "description": "TX_IRQ Enable"
              },
              "RX_IRQ_EN": {
                "bit": 18,
                "description": "RX_IRQ Enable"
              },
              "NTW_ADR_IRQ_EN": {
                "bit": 19,
                "description": "NTW_ADR_IRQ Enable"
              },
              "T1_IRQ_EN": {
                "bit": 20,
                "description": "T1_IRQ Enable"
              },
              "T2_IRQ_EN": {
                "bit": 21,
                "description": "T2_IRQ Enable"
              },
              "PLL_UNLOCK_IRQ_EN": {
                "bit": 22,
                "description": "PLL_UNLOCK_IRQ Enable"
              },
              "WAKE_IRQ_EN": {
                "bit": 23,
                "description": "WAKE_IRQ Enable"
              },
              "RX_WATERMARK_IRQ_EN": {
                "bit": 24,
                "description": "RX_WATERMARK_IRQ Enable"
              },
              "TSM_IRQ_EN": {
                "bit": 25,
                "description": "TSM_IRQ Enable"
              },
              "ANT_IRQ_EN": {
                "bit": 26,
                "description": "ANT_IRQ Master Enable"
              },
              "CRC_IGNORE": {
                "bit": 27,
                "description": "CRC Ignore"
              },
              "CRC_VALID": {
                "bit": 31,
                "description": "CRC Valid"
              }
            },
            "EVENT_TMR": {
              "EVENT_TMR": {
                "bit": 0,
                "description": "Event Timer",
                "width": 24
              },
              "EVENT_TMR_LD": {
                "bit": 24,
                "description": "Event Timer Load"
              },
              "EVENT_TMR_ADD": {
                "bit": 25,
                "description": "Event Timer Add"
              }
            },
            "T1_CMP": {
              "T1_CMP": {
                "bit": 0,
                "description": "Timer1 (T1) Compare Value",
                "width": 24
              },
              "T1_CMP_EN": {
                "bit": 24,
                "description": "Timer1 (T1) Compare Enable"
              }
            },
            "T2_CMP": {
              "T2_CMP": {
                "bit": 0,
                "description": "Timer2 (T2) Compare Value",
                "width": 24
              },
              "T2_CMP_EN": {
                "bit": 24,
                "description": "Timer2 (T2) Compare Enable"
              }
            },
            "TIMESTAMP": {
              "TIMESTAMP": {
                "bit": 0,
                "description": "Received Packet Timestamp",
                "width": 24
              }
            },
            "XCVR_CTRL": {
              "SEQCMD": {
                "bit": 0,
                "description": "Sequence Commands",
                "width": 4
              },
              "TX_PKT_LENGTH": {
                "bit": 8,
                "description": "Transmit Packet Length",
                "width": 6
              },
              "RX_PKT_LENGTH": {
                "bit": 16,
                "description": "Receive Packet Length",
                "width": 6
              },
              "CMDDEC_CS": {
                "bit": 24,
                "description": "Command Decode",
                "width": 3
              },
              "XCVR_BUSY": {
                "bit": 31,
                "description": "Transceiver Busy"
              }
            },
            "XCVR_STS": {
              "TX_START_T1_PEND": {
                "bit": 0,
                "description": "TX T1 Start Pending Status"
              },
              "TX_START_T2_PEND": {
                "bit": 1,
                "description": "TX T2 Start Pending Status"
              },
              "TX_IN_WARMUP": {
                "bit": 2,
                "description": "TX Warmup Status"
              },
              "TX_IN_PROGRESS": {
                "bit": 3,
                "description": "TX in Progress Status"
              },
              "TX_IN_WARMDN": {
                "bit": 4,
                "description": "TX Warmdown Status"
              },
              "RX_START_T1_PEND": {
                "bit": 5,
                "description": "RX T1 Start Pending Status"
              },
              "RX_START_T2_PEND": {
                "bit": 6,
                "description": "RX T2 Start Pending Status"
              },
              "RX_STOP_T1_PEND": {
                "bit": 7,
                "description": "RX T1 Stop Pending Status"
              },
              "RX_STOP_T2_PEND": {
                "bit": 8,
                "description": "RX T2 Start Pending Status"
              },
              "RX_IN_WARMUP": {
                "bit": 9,
                "description": "RX Warmup Status"
              },
              "RX_IN_SEARCH": {
                "bit": 10,
                "description": "RX Search Status"
              },
              "RX_IN_PROGRESS": {
                "bit": 11,
                "description": "RX in Progress Status"
              },
              "RX_IN_WARMDN": {
                "bit": 12,
                "description": "RX Warmdown Status"
              },
              "CRC_VALID": {
                "bit": 15,
                "description": "CRC Valid Indicator"
              },
              "RSSI": {
                "bit": 16,
                "description": "Received Signal Stength Indicator",
                "width": 8
              }
            },
            "XCVR_CFG": {
              "TX_WHITEN_DIS": {
                "bit": 0,
                "description": "TX Whitening Disable"
              },
              "RX_DEWHITEN_DIS": {
                "bit": 1,
                "description": "RX De-Whitening Disable"
              },
              "SW_CRC_EN": {
                "bit": 2,
                "description": "Software CRC Enable"
              },
              "PREAMBLE_SZ": {
                "bit": 4,
                "description": "Preamble Size",
                "width": 2
              },
              "TX_WARMUP": {
                "bit": 8,
                "description": "Transmit Warmup Time",
                "width": 8
              },
              "RX_WARMUP": {
                "bit": 16,
                "description": "Receive Warmup Time",
                "width": 8
              }
            },
            "CHANNEL_NUM": {
              "CHANNEL_NUM": {
                "bit": 0,
                "description": "Channel Number",
                "width": 7
              }
            },
            "TX_POWER": {
              "TX_POWER": {
                "bit": 0,
                "description": "Transmit Power",
                "width": 6
              }
            },
            "NTW_ADR_CTRL": {
              "NTW_ADR_EN": {
                "bit": 0,
                "description": "Network Address Match Enable",
                "width": 4
              },
              "NTW_ADR_MCH": {
                "bit": 4,
                "description": "Network Address Match Status",
                "width": 4
              },
              "NTW_ADR0_SZ": {
                "bit": 8,
                "description": "Network Address Match Size",
                "width": 2
              },
              "NTW_ADR1_SZ": {
                "bit": 10,
                "description": "Network Address Match Size",
                "width": 2
              },
              "NTW_ADR2_SZ": {
                "bit": 12,
                "description": "Network Address Match Size",
                "width": 2
              },
              "NTW_ADR3_SZ": {
                "bit": 14,
                "description": "Network Address Match Size",
                "width": 2
              },
              "NTW_ADR_THR0": {
                "bit": 16,
                "description": "Network Address Match Bit Error Threshold 0",
                "width": 3
              },
              "NTW_ADR_THR1": {
                "bit": 20,
                "description": "Network Address Match Bit Error Threshold 1",
                "width": 3
              },
              "NTW_ADR_THR2": {
                "bit": 24,
                "description": "Network Address Match Bit Error Threshold 2",
                "width": 3
              },
              "NTW_ADR_THR3": {
                "bit": 28,
                "description": "Network Address Match Bit Error Threshold 3",
                "width": 3
              }
            },
            "NTW_ADR_0": {
              "NTW_ADR_0": {
                "bit": 0,
                "description": "Network Address 0",
                "width": 32
              }
            },
            "NTW_ADR_1": {
              "NTW_ADR_1": {
                "bit": 0,
                "description": "Network Address 1",
                "width": 32
              }
            },
            "NTW_ADR_2": {
              "NTW_ADR_2": {
                "bit": 0,
                "description": "Network Address 2",
                "width": 32
              }
            },
            "NTW_ADR_3": {
              "NTW_ADR_3": {
                "bit": 0,
                "description": "Network Address 2",
                "width": 32
              }
            },
            "RX_WATERMARK": {
              "RX_WATERMARK": {
                "bit": 0,
                "description": "RX Watermark",
                "width": 7
              },
              "BYTE_COUNTER": {
                "bit": 16,
                "description": "Byte Counter",
                "width": 7
              }
            },
            "DSM_CTRL": {
              "ANT_SLEEP_EN": {
                "bit": 0,
                "description": "ANT DSM Sleep Enable"
              }
            },
            "PART_ID": {
              "PART_ID": {
                "bit": 0,
                "description": "Part ID",
                "width": 8
              }
            },
            "PACKET_BUFFER_0": {
              "PACKET_BUFFER": {
                "bit": 0,
                "description": "PACKET BUFFER RAM",
                "width": 16
              }
            },
            "PACKET_BUFFER_1": {
              "PACKET_BUFFER": {
                "bit": 0,
                "description": "PACKET BUFFER RAM",
                "width": 16
              }
            },
            "PACKET_BUFFER_2": {
              "PACKET_BUFFER": {
                "bit": 0,
                "description": "PACKET BUFFER RAM",
                "width": 16
              }
            },
            "PACKET_BUFFER_3": {
              "PACKET_BUFFER": {
                "bit": 0,
                "description": "PACKET BUFFER RAM",
                "width": 16
              }
            },
            "PACKET_BUFFER_4": {
              "PACKET_BUFFER": {
                "bit": 0,
                "description": "PACKET BUFFER RAM",
                "width": 16
              }
            },
            "PACKET_BUFFER_5": {
              "PACKET_BUFFER": {
                "bit": 0,
                "description": "PACKET BUFFER RAM",
                "width": 16
              }
            },
            "PACKET_BUFFER_6": {
              "PACKET_BUFFER": {
                "bit": 0,
                "description": "PACKET BUFFER RAM",
                "width": 16
              }
            },
            "PACKET_BUFFER_7": {
              "PACKET_BUFFER": {
                "bit": 0,
                "description": "PACKET BUFFER RAM",
                "width": 16
              }
            },
            "PACKET_BUFFER_8": {
              "PACKET_BUFFER": {
                "bit": 0,
                "description": "PACKET BUFFER RAM",
                "width": 16
              }
            },
            "PACKET_BUFFER_9": {
              "PACKET_BUFFER": {
                "bit": 0,
                "description": "PACKET BUFFER RAM",
                "width": 16
              }
            },
            "PACKET_BUFFER_10": {
              "PACKET_BUFFER": {
                "bit": 0,
                "description": "PACKET BUFFER RAM",
                "width": 16
              }
            },
            "PACKET_BUFFER_11": {
              "PACKET_BUFFER": {
                "bit": 0,
                "description": "PACKET BUFFER RAM",
                "width": 16
              }
            },
            "PACKET_BUFFER_12": {
              "PACKET_BUFFER": {
                "bit": 0,
                "description": "PACKET BUFFER RAM",
                "width": 16
              }
            },
            "PACKET_BUFFER_13": {
              "PACKET_BUFFER": {
                "bit": 0,
                "description": "PACKET BUFFER RAM",
                "width": 16
              }
            },
            "PACKET_BUFFER_14": {
              "PACKET_BUFFER": {
                "bit": 0,
                "description": "PACKET BUFFER RAM",
                "width": 16
              }
            },
            "PACKET_BUFFER_15": {
              "PACKET_BUFFER": {
                "bit": 0,
                "description": "PACKET BUFFER RAM",
                "width": 16
              }
            },
            "PACKET_BUFFER_16": {
              "PACKET_BUFFER": {
                "bit": 0,
                "description": "PACKET BUFFER RAM",
                "width": 16
              }
            },
            "PACKET_BUFFER_17": {
              "PACKET_BUFFER": {
                "bit": 0,
                "description": "PACKET BUFFER RAM",
                "width": 16
              }
            },
            "PACKET_BUFFER_18": {
              "PACKET_BUFFER": {
                "bit": 0,
                "description": "PACKET BUFFER RAM",
                "width": 16
              }
            },
            "PACKET_BUFFER_19": {
              "PACKET_BUFFER": {
                "bit": 0,
                "description": "PACKET BUFFER RAM",
                "width": 16
              }
            },
            "PACKET_BUFFER_20": {
              "PACKET_BUFFER": {
                "bit": 0,
                "description": "PACKET BUFFER RAM",
                "width": 16
              }
            },
            "PACKET_BUFFER_21": {
              "PACKET_BUFFER": {
                "bit": 0,
                "description": "PACKET BUFFER RAM",
                "width": 16
              }
            },
            "PACKET_BUFFER_22": {
              "PACKET_BUFFER": {
                "bit": 0,
                "description": "PACKET BUFFER RAM",
                "width": 16
              }
            },
            "PACKET_BUFFER_23": {
              "PACKET_BUFFER": {
                "bit": 0,
                "description": "PACKET BUFFER RAM",
                "width": 16
              }
            },
            "PACKET_BUFFER_24": {
              "PACKET_BUFFER": {
                "bit": 0,
                "description": "PACKET BUFFER RAM",
                "width": 16
              }
            },
            "PACKET_BUFFER_25": {
              "PACKET_BUFFER": {
                "bit": 0,
                "description": "PACKET BUFFER RAM",
                "width": 16
              }
            },
            "PACKET_BUFFER_26": {
              "PACKET_BUFFER": {
                "bit": 0,
                "description": "PACKET BUFFER RAM",
                "width": 16
              }
            },
            "PACKET_BUFFER_27": {
              "PACKET_BUFFER": {
                "bit": 0,
                "description": "PACKET BUFFER RAM",
                "width": 16
              }
            },
            "PACKET_BUFFER_28": {
              "PACKET_BUFFER": {
                "bit": 0,
                "description": "PACKET BUFFER RAM",
                "width": 16
              }
            },
            "PACKET_BUFFER_29": {
              "PACKET_BUFFER": {
                "bit": 0,
                "description": "PACKET BUFFER RAM",
                "width": 16
              }
            },
            "PACKET_BUFFER_30": {
              "PACKET_BUFFER": {
                "bit": 0,
                "description": "PACKET BUFFER RAM",
                "width": 16
              }
            },
            "PACKET_BUFFER_31": {
              "PACKET_BUFFER": {
                "bit": 0,
                "description": "PACKET BUFFER RAM",
                "width": 16
              }
            },
            "PACKET_BUFFER_32": {
              "PACKET_BUFFER": {
                "bit": 0,
                "description": "PACKET BUFFER RAM",
                "width": 16
              }
            },
            "PACKET_BUFFER_33": {
              "PACKET_BUFFER": {
                "bit": 0,
                "description": "PACKET BUFFER RAM",
                "width": 16
              }
            },
            "PACKET_BUFFER_34": {
              "PACKET_BUFFER": {
                "bit": 0,
                "description": "PACKET BUFFER RAM",
                "width": 16
              }
            },
            "PACKET_BUFFER_35": {
              "PACKET_BUFFER": {
                "bit": 0,
                "description": "PACKET BUFFER RAM",
                "width": 16
              }
            },
            "PACKET_BUFFER_36": {
              "PACKET_BUFFER": {
                "bit": 0,
                "description": "PACKET BUFFER RAM",
                "width": 16
              }
            },
            "PACKET_BUFFER_37": {
              "PACKET_BUFFER": {
                "bit": 0,
                "description": "PACKET BUFFER RAM",
                "width": 16
              }
            },
            "PACKET_BUFFER_38": {
              "PACKET_BUFFER": {
                "bit": 0,
                "description": "PACKET BUFFER RAM",
                "width": 16
              }
            },
            "PACKET_BUFFER_39": {
              "PACKET_BUFFER": {
                "bit": 0,
                "description": "PACKET BUFFER RAM",
                "width": 16
              }
            },
            "PACKET_BUFFER_40": {
              "PACKET_BUFFER": {
                "bit": 0,
                "description": "PACKET BUFFER RAM",
                "width": 16
              }
            },
            "PACKET_BUFFER_41": {
              "PACKET_BUFFER": {
                "bit": 0,
                "description": "PACKET BUFFER RAM",
                "width": 16
              }
            },
            "PACKET_BUFFER_42": {
              "PACKET_BUFFER": {
                "bit": 0,
                "description": "PACKET BUFFER RAM",
                "width": 16
              }
            },
            "PACKET_BUFFER_43": {
              "PACKET_BUFFER": {
                "bit": 0,
                "description": "PACKET BUFFER RAM",
                "width": 16
              }
            },
            "PACKET_BUFFER_44": {
              "PACKET_BUFFER": {
                "bit": 0,
                "description": "PACKET BUFFER RAM",
                "width": 16
              }
            },
            "PACKET_BUFFER_45": {
              "PACKET_BUFFER": {
                "bit": 0,
                "description": "PACKET BUFFER RAM",
                "width": 16
              }
            },
            "PACKET_BUFFER_46": {
              "PACKET_BUFFER": {
                "bit": 0,
                "description": "PACKET BUFFER RAM",
                "width": 16
              }
            },
            "PACKET_BUFFER_47": {
              "PACKET_BUFFER": {
                "bit": 0,
                "description": "PACKET BUFFER RAM",
                "width": 16
              }
            },
            "PACKET_BUFFER_48": {
              "PACKET_BUFFER": {
                "bit": 0,
                "description": "PACKET BUFFER RAM",
                "width": 16
              }
            },
            "PACKET_BUFFER_49": {
              "PACKET_BUFFER": {
                "bit": 0,
                "description": "PACKET BUFFER RAM",
                "width": 16
              }
            },
            "PACKET_BUFFER_50": {
              "PACKET_BUFFER": {
                "bit": 0,
                "description": "PACKET BUFFER RAM",
                "width": 16
              }
            },
            "PACKET_BUFFER_51": {
              "PACKET_BUFFER": {
                "bit": 0,
                "description": "PACKET BUFFER RAM",
                "width": 16
              }
            },
            "PACKET_BUFFER_52": {
              "PACKET_BUFFER": {
                "bit": 0,
                "description": "PACKET BUFFER RAM",
                "width": 16
              }
            },
            "PACKET_BUFFER_53": {
              "PACKET_BUFFER": {
                "bit": 0,
                "description": "PACKET BUFFER RAM",
                "width": 16
              }
            },
            "PACKET_BUFFER_54": {
              "PACKET_BUFFER": {
                "bit": 0,
                "description": "PACKET BUFFER RAM",
                "width": 16
              }
            },
            "PACKET_BUFFER_55": {
              "PACKET_BUFFER": {
                "bit": 0,
                "description": "PACKET BUFFER RAM",
                "width": 16
              }
            },
            "PACKET_BUFFER_56": {
              "PACKET_BUFFER": {
                "bit": 0,
                "description": "PACKET BUFFER RAM",
                "width": 16
              }
            },
            "PACKET_BUFFER_57": {
              "PACKET_BUFFER": {
                "bit": 0,
                "description": "PACKET BUFFER RAM",
                "width": 16
              }
            },
            "PACKET_BUFFER_58": {
              "PACKET_BUFFER": {
                "bit": 0,
                "description": "PACKET BUFFER RAM",
                "width": 16
              }
            },
            "PACKET_BUFFER_59": {
              "PACKET_BUFFER": {
                "bit": 0,
                "description": "PACKET BUFFER RAM",
                "width": 16
              }
            },
            "PACKET_BUFFER_60": {
              "PACKET_BUFFER": {
                "bit": 0,
                "description": "PACKET BUFFER RAM",
                "width": 16
              }
            },
            "PACKET_BUFFER_61": {
              "PACKET_BUFFER": {
                "bit": 0,
                "description": "PACKET BUFFER RAM",
                "width": 16
              }
            },
            "PACKET_BUFFER_62": {
              "PACKET_BUFFER": {
                "bit": 0,
                "description": "PACKET BUFFER RAM",
                "width": 16
              }
            },
            "PACKET_BUFFER_63": {
              "PACKET_BUFFER": {
                "bit": 0,
                "description": "PACKET BUFFER RAM",
                "width": 16
              }
            }
          }
        },
        "GENFSK": {
          "instances": [
            {
              "name": "GENFSK_REGS",
              "base": "0x4005F000"
            }
          ],
          "registers": {
            "IRQ_CTRL": {
              "offset": "0x00",
              "size": 32,
              "description": "IRQ CONTROL"
            },
            "EVENT_TMR": {
              "offset": "0x04",
              "size": 32,
              "description": "EVENT TIMER"
            },
            "T1_CMP": {
              "offset": "0x08",
              "size": 32,
              "description": "T1 COMPARE"
            },
            "T2_CMP": {
              "offset": "0x0C",
              "size": 32,
              "description": "T2 COMPARE"
            },
            "TIMESTAMP": {
              "offset": "0x10",
              "size": 32,
              "description": "TIMESTAMP"
            },
            "XCVR_CTRL": {
              "offset": "0x14",
              "size": 32,
              "description": "TRANSCEIVER CONTROL"
            },
            "XCVR_STS": {
              "offset": "0x18",
              "size": 32,
              "description": "TRANSCEIVER STATUS"
            },
            "XCVR_CFG": {
              "offset": "0x1C",
              "size": 32,
              "description": "TRANSCEIVER CONFIGURATION"
            },
            "CHANNEL_NUM": {
              "offset": "0x20",
              "size": 32,
              "description": "CHANNEL NUMBER"
            },
            "TX_POWER": {
              "offset": "0x24",
              "size": 32,
              "description": "TRANSMIT POWER"
            },
            "NTW_ADR_CTRL": {
              "offset": "0x28",
              "size": 32,
              "description": "NETWORK ADDRESS CONTROL"
            },
            "NTW_ADR_0": {
              "offset": "0x2C",
              "size": 32,
              "description": "NETWORK ADDRESS 0"
            },
            "NTW_ADR_1": {
              "offset": "0x30",
              "size": 32,
              "description": "NETWORK ADDRESS 1"
            },
            "NTW_ADR_2": {
              "offset": "0x34",
              "size": 32,
              "description": "NETWORK ADDRESS 2"
            },
            "NTW_ADR_3": {
              "offset": "0x38",
              "size": 32,
              "description": "NETWORK ADDRESS 3"
            },
            "RX_WATERMARK": {
              "offset": "0x3C",
              "size": 32,
              "description": "RECEIVE WATERMARK"
            },
            "DSM_CTRL": {
              "offset": "0x40",
              "size": 32,
              "description": "DSM CONTROL"
            },
            "PART_ID": {
              "offset": "0x44",
              "size": 32,
              "description": "PART ID"
            },
            "PACKET_CFG": {
              "offset": "0x60",
              "size": 32,
              "description": "PACKET CONFIGURATION"
            },
            "H0_CFG": {
              "offset": "0x64",
              "size": 32,
              "description": "H0 CONFIGURATION"
            },
            "H1_CFG": {
              "offset": "0x68",
              "size": 32,
              "description": "H1 CONFIGURATION"
            },
            "CRC_CFG": {
              "offset": "0x6C",
              "size": 32,
              "description": "CRC CONFIGURATION"
            },
            "CRC_INIT": {
              "offset": "0x70",
              "size": 32,
              "description": "CRC INITIALIZATION"
            },
            "CRC_POLY": {
              "offset": "0x74",
              "size": 32,
              "description": "CRC POLYNOMIAL"
            },
            "CRC_XOR_OUT": {
              "offset": "0x78",
              "size": 32,
              "description": "CRC XOR OUT"
            },
            "WHITEN_CFG": {
              "offset": "0x7C",
              "size": 32,
              "description": "WHITENER CONFIGURATION"
            },
            "WHITEN_POLY": {
              "offset": "0x80",
              "size": 32,
              "description": "WHITENER POLYNOMIAL"
            },
            "WHITEN_SZ_THR": {
              "offset": "0x84",
              "size": 32,
              "description": "WHITENER SIZE THRESHOLD"
            },
            "BITRATE": {
              "offset": "0x88",
              "size": 32,
              "description": "BIT RATE"
            },
            "PB_PARTITION": {
              "offset": "0x8C",
              "size": 32,
              "description": "PACKET BUFFER PARTITION POINT"
            }
          },
          "bits": {
            "IRQ_CTRL": {
              "SEQ_END_IRQ": {
                "bit": 0,
                "description": "Sequence End Interrupt"
              },
              "TX_IRQ": {
                "bit": 1,
                "description": "TX Interrupt"
              },
              "RX_IRQ": {
                "bit": 2,
                "description": "RX Interrupt"
              },
              "NTW_ADR_IRQ": {
                "bit": 3,
                "description": "Network Address Match Interrupt"
              },
              "T1_IRQ": {
                "bit": 4,
                "description": "Timer1 (T1) Compare Interrupt"
              },
              "T2_IRQ": {
                "bit": 5,
                "description": "Timer2 (T2) Compare Interrupt"
              },
              "PLL_UNLOCK_IRQ": {
                "bit": 6,
                "description": "PLL Unlock Interrupt"
              },
              "WAKE_IRQ": {
                "bit": 7,
                "description": "Wake Interrrupt"
              },
              "RX_WATERMARK_IRQ": {
                "bit": 8,
                "description": "RX Watermark Interrupt"
              },
              "TSM_IRQ": {
                "bit": 9,
                "description": "TSM Interrupt"
              },
              "SEQ_END_IRQ_EN": {
                "bit": 16,
                "description": "SEQ_END_IRQ Enable"
              },
              "TX_IRQ_EN": {
                "bit": 17,
                "description": "TX_IRQ Enable"
              },
              "RX_IRQ_EN": {
                "bit": 18,
                "description": "RX_IRQ Enable"
              },
              "NTW_ADR_IRQ_EN": {
                "bit": 19,
                "description": "NTW_ADR_IRQ Enable"
              },
              "T1_IRQ_EN": {
                "bit": 20,
                "description": "T1_IRQ Enable"
              },
              "T2_IRQ_EN": {
                "bit": 21,
                "description": "T2_IRQ Enable"
              },
              "PLL_UNLOCK_IRQ_EN": {
                "bit": 22,
                "description": "PLL_UNLOCK_IRQ Enable"
              },
              "WAKE_IRQ_EN": {
                "bit": 23,
                "description": "WAKE_IRQ Enable"
              },
              "RX_WATERMARK_IRQ_EN": {
                "bit": 24,
                "description": "RX_WATERMARK_IRQ Enable"
              },
              "TSM_IRQ_EN": {
                "bit": 25,
                "description": "TSM_IRQ Enable"
              },
              "GENERIC_FSK_IRQ_EN": {
                "bit": 26,
                "description": "GENERIC_FSK_IRQ Master Enable"
              },
              "CRC_IGNORE": {
                "bit": 27,
                "description": "CRC Ignore"
              },
              "CRC_VALID": {
                "bit": 31,
                "description": "CRC Valid"
              }
            },
            "EVENT_TMR": {
              "EVENT_TMR": {
                "bit": 0,
                "description": "Event Timer",
                "width": 24
              },
              "EVENT_TMR_LD": {
                "bit": 24,
                "description": "Event Timer Load"
              },
              "EVENT_TMR_ADD": {
                "bit": 25,
                "description": "Event Timer Add"
              }
            },
            "T1_CMP": {
              "T1_CMP": {
                "bit": 0,
                "description": "Timer1 (T1) Compare Value",
                "width": 24
              },
              "T1_CMP_EN": {
                "bit": 24,
                "description": "Timer1 (T1) Compare Enable"
              }
            },
            "T2_CMP": {
              "T2_CMP": {
                "bit": 0,
                "description": "Timer2 (T2) Compare Value",
                "width": 24
              },
              "T2_CMP_EN": {
                "bit": 24,
                "description": "Timer2 (T2) Compare Enable"
              }
            },
            "TIMESTAMP": {
              "TIMESTAMP": {
                "bit": 0,
                "description": "Received Packet Timestamp",
                "width": 24
              }
            },
            "XCVR_CTRL": {
              "SEQCMD": {
                "bit": 0,
                "description": "Sequence Commands",
                "width": 4
              },
              "CMDDEC_CS": {
                "bit": 24,
                "description": "Command Decode",
                "width": 3
              },
              "XCVR_BUSY": {
                "bit": 31,
                "description": "Transceiver Busy"
              }
            },
            "XCVR_STS": {
              "TX_START_T1_PEND": {
                "bit": 0,
                "description": "TX T1 Start Pending Status"
              },
              "TX_START_T2_PEND": {
                "bit": 1,
                "description": "TX T2 Start Pending Status"
              },
              "TX_IN_WARMUP": {
                "bit": 2,
                "description": "TX Warmup Status"
              },
              "TX_IN_PROGRESS": {
                "bit": 3,
                "description": "TX in Progress Status"
              },
              "TX_IN_WARMDN": {
                "bit": 4,
                "description": "TX Warmdown Status"
              },
              "RX_START_T1_PEND": {
                "bit": 5,
                "description": "RX T1 Start Pending Status"
              },
              "RX_START_T2_PEND": {
                "bit": 6,
                "description": "RX T2 Start Pending Status"
              },
              "RX_STOP_T1_PEND": {
                "bit": 7,
                "description": "RX T1 Stop Pending Status"
              },
              "RX_STOP_T2_PEND": {
                "bit": 8,
                "description": "RX T2 Start Pending Status"
              },
              "RX_IN_WARMUP": {
                "bit": 9,
                "description": "RX Warmup Status"
              },
              "RX_IN_SEARCH": {
                "bit": 10,
                "description": "RX Search Status"
              },
              "RX_IN_PROGRESS": {
                "bit": 11,
                "description": "RX in Progress Status"
              },
              "RX_IN_WARMDN": {
                "bit": 12,
                "description": "RX Warmdown Status"
              },
              "LQI_VALID": {
                "bit": 14,
                "description": "LQI Valid Indicator"
              },
              "CRC_VALID": {
                "bit": 15,
                "description": "CRC Valid Indicator"
              },
              "RSSI": {
                "bit": 16,
                "description": "Received Signal Stength Indicator, in dBm",
                "width": 8
              },
              "LQI": {
                "bit": 24,
                "description": "Link Quality Indicator",
                "width": 8
              }
            },
            "XCVR_CFG": {
              "TX_WHITEN_DIS": {
                "bit": 0,
                "description": "TX Whitening Disable"
              },
              "RX_DEWHITEN_DIS": {
                "bit": 1,
                "description": "RX De-Whitening Disable"
              },
              "SW_CRC_EN": {
                "bit": 2,
                "description": "Software CRC Enable"
              },
              "PREAMBLE_SZ": {
                "bit": 4,
                "description": "Preamble Size",
                "width": 3
              },
              "TX_WARMUP": {
                "bit": 8,
                "description": "Transmit Warmup Time",
                "width": 8
              },
              "RX_WARMUP": {
                "bit": 16,
                "description": "Receive Warmup Time",
                "width": 8
              }
            },
            "CHANNEL_NUM": {
              "CHANNEL_NUM": {
                "bit": 0,
                "description": "Channel Number",
                "width": 7
              }
            },
            "TX_POWER": {
              "TX_POWER": {
                "bit": 0,
                "description": "Transmit Power",
                "width": 6
              }
            },
            "NTW_ADR_CTRL": {
              "NTW_ADR_EN": {
                "bit": 0,
                "description": "Network Address Enable",
                "width": 4
              },
              "NTW_ADR_MCH": {
                "bit": 4,
                "description": "Network Address Match",
                "width": 4
              },
              "NTW_ADR0_SZ": {
                "bit": 8,
                "description": "Network Address 0 Size",
                "width": 2
              },
              "NTW_ADR1_SZ": {
                "bit": 10,
                "description": "Network Address 1 Size",
                "width": 2
              },
              "NTW_ADR2_SZ": {
                "bit": 12,
                "description": "Network Address 2 Size",
                "width": 2
              },
              "NTW_ADR3_SZ": {
                "bit": 14,
                "description": "Network Address 3 Size",
                "width": 2
              },
              "NTW_ADR_THR0": {
                "bit": 16,
                "description": "Network Address 0 Threshold",
                "width": 3
              },
              "NTW_ADR_THR1": {
                "bit": 20,
                "description": "Network Address 1 Threshold",
                "width": 3
              },
              "NTW_ADR_THR2": {
                "bit": 24,
                "description": "Network Address 2 Threshold",
                "width": 3
              },
              "NTW_ADR_THR3": {
                "bit": 28,
                "description": "Network Address 3 Threshold",
                "width": 3
              }
            },
            "NTW_ADR_0": {
              "NTW_ADR_0": {
                "bit": 0,
                "description": "Network Address 0",
                "width": 32
              }
            },
            "NTW_ADR_1": {
              "NTW_ADR_1": {
                "bit": 0,
                "description": "Network Address 1",
                "width": 32
              }
            },
            "NTW_ADR_2": {
              "NTW_ADR_2": {
                "bit": 0,
                "description": "Network Address 2",
                "width": 32
              }
            },
            "NTW_ADR_3": {
              "NTW_ADR_3": {
                "bit": 0,
                "description": "Network Address 2",
                "width": 32
              }
            },
            "RX_WATERMARK": {
              "RX_WATERMARK": {
                "bit": 0,
                "description": "Receive Watermark",
                "width": 13
              },
              "BYTE_COUNTER": {
                "bit": 16,
                "description": "Byte Counter",
                "width": 13
              }
            },
            "DSM_CTRL": {
              "GENERIC_FSK_SLEEP_EN": {
                "bit": 0,
                "description": "GENERIC_FSK DSM Sleep Enable"
              }
            },
            "PART_ID": {
              "PART_ID": {
                "bit": 0,
                "description": "Part ID",
                "width": 8
              }
            },
            "PACKET_CFG": {
              "LENGTH_SZ": {
                "bit": 0,
                "description": "LENGTH Size",
                "width": 5
              },
              "LENGTH_BIT_ORD": {
                "bit": 5,
                "description": "LENGTH Bit Order"
              },
              "SYNC_ADDR_SZ": {
                "bit": 6,
                "description": "Sync Address Size",
                "width": 2
              },
              "LENGTH_ADJ": {
                "bit": 8,
                "description": "Length Adjustment",
                "width": 6
              },
              "LENGTH_FAIL": {
                "bit": 15,
                "description": "Maximum Length Violated Status Bit"
              },
              "H0_SZ": {
                "bit": 16,
                "description": "H0 Size",
                "width": 5
              },
              "H0_FAIL": {
                "bit": 23,
                "description": "H0 Violated Status Bit"
              },
              "H1_SZ": {
                "bit": 24,
                "description": "H1 Size",
                "width": 5
              },
              "H1_FAIL": {
                "bit": 31,
                "description": "H1 Violated Status Bit"
              }
            },
            "H0_CFG": {
              "H0_MATCH": {
                "bit": 0,
                "description": "H0 Match Register",
                "width": 16
              },
              "H0_MASK": {
                "bit": 16,
                "description": "H0 Mask Register",
                "width": 16
              }
            },
            "H1_CFG": {
              "H1_MATCH": {
                "bit": 0,
                "description": "H1 Match Register",
                "width": 16
              },
              "H1_MASK": {
                "bit": 16,
                "description": "H1 Mask Register",
                "width": 16
              }
            },
            "CRC_CFG": {
              "CRC_SZ": {
                "bit": 0,
                "description": "CRC Size (in octets)",
                "width": 3
              },
              "CRC_START_BYTE": {
                "bit": 8,
                "description": "Configure CRC Start Point",
                "width": 4
              },
              "CRC_REF_IN": {
                "bit": 16,
                "description": "CRC Reflect In"
              },
              "CRC_REF_OUT": {
                "bit": 17,
                "description": "CRC Reflect Out"
              },
              "CRC_BYTE_ORD": {
                "bit": 18,
                "description": "CRC Byte Order"
              }
            },
            "CRC_INIT": {
              "CRC_SEED": {
                "bit": 0,
                "description": "CRC Seed Value",
                "width": 32
              }
            },
            "CRC_POLY": {
              "CRC_POLY": {
                "bit": 0,
                "description": "CRC Polynomial.",
                "width": 32
              }
            },
            "CRC_XOR_OUT": {
              "CRC_XOR_OUT": {
                "bit": 0,
                "description": "CRC XOR OUT Register",
                "width": 32
              }
            },
            "WHITEN_CFG": {
              "WHITEN_START": {
                "bit": 0,
                "description": "Configure Whitener Start Point",
                "width": 2
              },
              "WHITEN_END": {
                "bit": 2,
                "description": "Configure end-of-whitening"
              },
              "WHITEN_B4_CRC": {
                "bit": 3,
                "description": "Congifure for Whitening-before-CRC"
              },
              "WHITEN_POLY_TYPE": {
                "bit": 4,
                "description": "Whiten Polynomial Type"
              },
              "WHITEN_REF_IN": {
                "bit": 5,
                "description": "Whiten Reflect Input"
              },
              "WHITEN_PAYLOAD_REINIT": {
                "bit": 6,
                "description": "Configure for Whitener re-initialization"
              },
              "WHITEN_SIZE": {
                "bit": 8,
                "description": "Length of Whitener LFSR",
                "width": 4
              },
              "MANCHESTER_EN": {
                "bit": 12,
                "description": "Configure for Manchester Encoding/Decoding"
              },
              "MANCHESTER_INV": {
                "bit": 13,
                "description": "Configure for Inverted Manchester Encoding"
              },
              "MANCHESTER_START": {
                "bit": 14,
                "description": "Configure Manchester Encoding Start Point"
              },
              "WHITEN_INIT": {
                "bit": 16,
                "description": "Initialization Value for Whitening/De-whitening",
                "width": 9
              }
            },
            "WHITEN_POLY": {
              "WHITEN_POLY": {
                "bit": 0,
                "description": "Whitener Polynomial",
                "width": 9
              }
            },
            "WHITEN_SZ_THR": {
              "WHITEN_SZ_THR": {
                "bit": 0,
                "description": "Whitener Size Threshold",
                "width": 12
              },
              "LENGTH_MAX": {
                "bit": 16,
                "description": "Maximum Length for Received Packets",
                "width": 7
              },
              "REC_BAD_PKT": {
                "bit": 23,
                "description": "Receive Bad Packets"
              }
            },
            "BITRATE": {
              "BITRATE": {
                "bit": 0,
                "description": "Bit Rate",
                "width": 2
              }
            },
            "PB_PARTITION": {
              "PB_PARTITION": {
                "bit": 0,
                "description": "Packet Buffer Partition Point",
                "width": 11
              }
            }
          }
        },
        "CMT": {
          "instances": [
            {
              "name": "CMT",
              "base": "0x40062000",
              "irq": 14
            }
          ],
          "registers": {
            "CGH1": {
              "offset": "0x00",
              "size": 8,
              "description": "CMT Carrier Generator High Data Register 1"
            },
            "CGL1": {
              "offset": "0x01",
              "size": 8,
              "description": "CMT Carrier Generator Low Data Register 1"
            },
            "CGH2": {
              "offset": "0x02",
              "size": 8,
              "description": "CMT Carrier Generator High Data Register 2"
            },
            "CGL2": {
              "offset": "0x03",
              "size": 8,
              "description": "CMT Carrier Generator Low Data Register 2"
            },
            "OC": {
              "offset": "0x04",
              "size": 8,
              "description": "CMT Output Control Register"
            },
            "MSC": {
              "offset": "0x05",
              "size": 8,
              "description": "CMT Modulator Status and Control Register"
            },
            "CMD1": {
              "offset": "0x06",
              "size": 8,
              "description": "CMT Modulator Data Register Mark High"
            },
            "CMD2": {
              "offset": "0x07",
              "size": 8,
              "description": "CMT Modulator Data Register Mark Low"
            },
            "CMD3": {
              "offset": "0x08",
              "size": 8,
              "description": "CMT Modulator Data Register Space High"
            },
            "CMD4": {
              "offset": "0x09",
              "size": 8,
              "description": "CMT Modulator Data Register Space Low"
            },
            "PPS": {
              "offset": "0x0A",
              "size": 8,
              "description": "CMT Primary Prescaler Register"
            },
            "DMA": {
              "offset": "0x0B",
              "size": 8,
              "description": "CMT Direct Memory Access Register"
            }
          },
          "bits": {
            "CGH1": {
              "PH": {
                "bit": 0,
                "description": "Primary Carrier High Time Data Value",
                "width": 8
              }
            },
            "CGL1": {
              "PL": {
                "bit": 0,
                "description": "Primary Carrier Low Time Data Value",
                "width": 8
              }
            },
            "CGH2": {
              "SH": {
                "bit": 0,
                "description": "Secondary Carrier High Time Data Value",
                "width": 8
              }
            },
            "CGL2": {
              "SL": {
                "bit": 0,
                "description": "Secondary Carrier Low Time Data Value",
                "width": 8
              }
            },
            "OC": {
              "IROPEN": {
                "bit": 5,
                "description": "IRO Pin Enable"
              },
              "CMTPOL": {
                "bit": 6,
                "description": "CMT Output Polarity"
              },
              "IROL": {
                "bit": 7,
                "description": "IRO Latch Control"
              }
            },
            "MSC": {
              "MCGEN": {
                "bit": 0,
                "description": "Modulator and Carrier Generator Enable"
              },
              "EOCIE": {
                "bit": 1,
                "description": "End of Cycle Interrupt Enable"
              },
              "FSK": {
                "bit": 2,
                "description": "FSK Mode Select"
              },
              "BASE": {
                "bit": 3,
                "description": "Baseband Enable"
              },
              "EXSPC": {
                "bit": 4,
                "description": "Extended Space Enable"
              },
              "CMTDIV": {
                "bit": 5,
                "description": "CMT Clock Divide Prescaler",
                "width": 2
              },
              "EOCF": {
                "bit": 7,
                "description": "End Of Cycle Status Flag"
              }
            },
            "CMD1": {
              "MB": {
                "bit": 0,
                "description": "MB[15:8]",
                "width": 8
              }
            },
            "CMD2": {
              "MB": {
                "bit": 0,
                "description": "MB[7:0]",
                "width": 8
              }
            },
            "CMD3": {
              "SB": {
                "bit": 0,
                "description": "SB[15:8]",
                "width": 8
              }
            },
            "CMD4": {
              "SB": {
                "bit": 0,
                "description": "SB[7:0]",
                "width": 8
              }
            },
            "PPS": {
              "PPSDIV": {
                "bit": 0,
                "description": "Primary Prescaler Divider",
                "width": 4
              }
            },
            "DMA": {
              "DMA": {
                "bit": 0,
                "description": "DMA Enable"
              }
            }
          }
        },
        "RCC": {
          "instances": [
            {
              "name": "MCG",
              "base": "0x40064000",
              "irq": 27
            }
          ],
          "registers": {
            "C1": {
              "offset": "0x00",
              "size": 8,
              "description": "MCG Control 1 Register"
            },
            "C2": {
              "offset": "0x01",
              "size": 8,
              "description": "MCG Control 2 Register"
            },
            "C3": {
              "offset": "0x02",
              "size": 8,
              "description": "MCG Control 3 Register"
            },
            "C4": {
              "offset": "0x03",
              "size": 8,
              "description": "MCG Control 4 Register"
            },
            "C5": {
              "offset": "0x04",
              "size": 8,
              "description": "MCG Control 5 Register"
            },
            "C6": {
              "offset": "0x05",
              "size": 8,
              "description": "MCG Control 6 Register"
            },
            "S": {
              "offset": "0x06",
              "size": 8,
              "description": "MCG Status Register"
            },
            "SC": {
              "offset": "0x08",
              "size": 8,
              "description": "MCG Status and Control Register"
            },
            "ATCVH": {
              "offset": "0x0A",
              "size": 8,
              "description": "MCG Auto Trim Compare Value High Register"
            },
            "ATCVL": {
              "offset": "0x0B",
              "size": 8,
              "description": "MCG Auto Trim Compare Value Low Register"
            },
            "C7": {
              "offset": "0x0C",
              "size": 8,
              "description": "MCG Control 7 Register"
            },
            "C8": {
              "offset": "0x0D",
              "size": 8,
              "description": "MCG Control 8 Register"
            }
          },
          "bits": {
            "C1": {
              "IREFSTEN": {
                "bit": 0,
                "description": "Internal Reference Stop Enable"
              },
              "IRCLKEN": {
                "bit": 1,
                "description": "Internal Reference Clock Enable"
              },
              "IREFS": {
                "bit": 2,
                "description": "Internal Reference Select"
              },
              "FRDIV": {
                "bit": 3,
                "description": "FLL External Reference Divider",
                "width": 3
              },
              "CLKS": {
                "bit": 6,
                "description": "Clock Source Select",
                "width": 2
              }
            },
            "C2": {
              "IRCS": {
                "bit": 0,
                "description": "Internal Reference Clock Select"
              },
              "LP": {
                "bit": 1,
                "description": "Low Power Select"
              },
              "EREFS": {
                "bit": 2,
                "description": "External Reference Select"
              },
              "HGO": {
                "bit": 3,
                "description": "High Gain Oscillator Select"
              },
              "RANGE": {
                "bit": 4,
                "description": "Frequency Range Select",
                "width": 2
              },
              "FCFTRIM": {
                "bit": 6,
                "description": "Fast Internal Reference Clock Fine Trim"
              },
              "LOCRE0": {
                "bit": 7,
                "description": "Loss of Clock Reset Enable"
              }
            },
            "C3": {
              "SCTRIM": {
                "bit": 0,
                "description": "Slow Internal Reference Clock Trim Setting",
                "width": 8
              }
            },
            "C4": {
              "SCFTRIM": {
                "bit": 0,
                "description": "Slow Internal Reference Clock Fine Trim"
              },
              "FCTRIM": {
                "bit": 1,
                "description": "Fast Internal Reference Clock Trim Setting",
                "width": 4
              },
              "DRST_DRS": {
                "bit": 5,
                "description": "DCO Range Select",
                "width": 2
              },
              "DMX32": {
                "bit": 7,
                "description": "DCO Maximum Frequency with 32.768 kHz Reference"
              }
            },
            "C6": {
              "CME0": {
                "bit": 5,
                "description": "Clock Monitor Enable"
              }
            },
            "S": {
              "IRCST": {
                "bit": 0,
                "description": "Internal Reference Clock Status"
              },
              "OSCINIT0": {
                "bit": 1,
                "description": "OSC Initialization"
              },
              "CLKST": {
                "bit": 2,
                "description": "Clock Mode Status",
                "width": 2
              },
              "IREFST": {
                "bit": 4,
                "description": "Internal Reference Status"
              }
            },
            "SC": {
              "LOCS0": {
                "bit": 0,
                "description": "OSC0 Loss of Clock Status"
              },
              "FCRDIV": {
                "bit": 1,
                "description": "Fast Clock Internal Reference Divider",
                "width": 3
              },
              "FLTPRSRV": {
                "bit": 4,
                "description": "FLL Filter Preserve Enable"
              },
              "ATMF": {
                "bit": 5,
                "description": "Automatic Trim Machine Fail Flag"
              },
              "ATMS": {
                "bit": 6,
                "description": "Automatic Trim Machine Select"
              },
              "ATME": {
                "bit": 7,
                "description": "Automatic Trim Machine Enable"
              }
            },
            "ATCVH": {
              "ATCVH": {
                "bit": 0,
                "description": "ATM Compare Value High",
                "width": 8
              }
            },
            "ATCVL": {
              "ATCVL": {
                "bit": 0,
                "description": "ATM Compare Value Low",
                "width": 8
              }
            },
            "C7": {
              "OSCSEL": {
                "bit": 0,
                "description": "MCG OSC Clock Select"
              }
            },
            "C8": {
              "LOCS1": {
                "bit": 0,
                "description": "RTC Loss of Clock Status"
              },
              "CME1": {
                "bit": 5,
                "description": "Clock Monitor Enable1"
              },
              "LOCRE1": {
                "bit": 7,
                "description": "Loss of Clock Reset Enable"
              }
            }
          }
        },
        "I2C": {
          "instances": [
            {
              "name": "I2C0",
              "base": "0x40066000",
              "irq": 8
            },
            {
              "name": "I2C1",
              "base": "0x40067000",
              "irq": 9
            }
          ],
          "registers": {
            "A1": {
              "offset": "0x00",
              "size": 8,
              "description": "I2C Address Register 1"
            },
            "F": {
              "offset": "0x01",
              "size": 8,
              "description": "I2C Frequency Divider register"
            },
            "C1": {
              "offset": "0x02",
              "size": 8,
              "description": "I2C Control Register 1"
            },
            "S": {
              "offset": "0x03",
              "size": 8,
              "description": "I2C Status register"
            },
            "D": {
              "offset": "0x04",
              "size": 8,
              "description": "I2C Data I/O register"
            },
            "C2": {
              "offset": "0x05",
              "size": 8,
              "description": "I2C Control Register 2"
            },
            "FLT": {
              "offset": "0x06",
              "size": 8,
              "description": "I2C Programmable Input Glitch Filter Register"
            },
            "RA": {
              "offset": "0x07",
              "size": 8,
              "description": "I2C Range Address register"
            },
            "SMB": {
              "offset": "0x08",
              "size": 8,
              "description": "I2C SMBus Control and Status register"
            },
            "A2": {
              "offset": "0x09",
              "size": 8,
              "description": "I2C Address Register 2"
            },
            "SLTH": {
              "offset": "0x0A",
              "size": 8,
              "description": "I2C SCL Low Timeout Register High"
            },
            "SLTL": {
              "offset": "0x0B",
              "size": 8,
              "description": "I2C SCL Low Timeout Register Low"
            },
            "S2": {
              "offset": "0x0C",
              "size": 8,
              "description": "I2C Status register 2"
            }
          },
          "bits": {
            "A1": {
              "AD": {
                "bit": 1,
                "description": "Address",
                "width": 7
              }
            },
            "F": {
              "ICR": {
                "bit": 0,
                "description": "ClockRate",
                "width": 6
              },
              "MULT": {
                "bit": 6,
                "description": "Multiplier Factor",
                "width": 2
              }
            },
            "C1": {
              "DMAEN": {
                "bit": 0,
                "description": "DMA Enable"
              },
              "WUEN": {
                "bit": 1,
                "description": "Wakeup Enable"
              },
              "RSTA": {
                "bit": 2,
                "description": "Repeat START"
              },
              "TXAK": {
                "bit": 3,
                "description": "Transmit Acknowledge Enable"
              },
              "TX": {
                "bit": 4,
                "description": "Transmit Mode Select"
              },
              "MST": {
                "bit": 5,
                "description": "Master Mode Select"
              },
              "IICIE": {
                "bit": 6,
                "description": "I2C Interrupt Enable"
              },
              "IICEN": {
                "bit": 7,
                "description": "I2C Enable"
              }
            },
            "S": {
              "RXAK": {
                "bit": 0,
                "description": "Receive Acknowledge"
              },
              "IICIF": {
                "bit": 1,
                "description": "Interrupt Flag"
              },
              "SRW": {
                "bit": 2,
                "description": "Slave Read/Write"
              },
              "RAM": {
                "bit": 3,
                "description": "Range Address Match"
              },
              "ARBL": {
                "bit": 4,
                "description": "Arbitration Lost"
              },
              "BUSY": {
                "bit": 5,
                "description": "Bus Busy"
              },
              "IAAS": {
                "bit": 6,
                "description": "Addressed As A Slave"
              },
              "TCF": {
                "bit": 7,
                "description": "Transfer Complete Flag"
              }
            },
            "D": {
              "DATA": {
                "bit": 0,
                "description": "Data",
                "width": 8
              }
            },
            "C2": {
              "AD": {
                "bit": 0,
                "description": "Slave Address",
                "width": 3
              },
              "RMEN": {
                "bit": 3,
                "description": "Range Address Matching Enable"
              },
              "SBRC": {
                "bit": 4,
                "description": "Slave Baud Rate Control"
              },
              "HDRS": {
                "bit": 5,
                "description": "High Drive Select"
              },
              "ADEXT": {
                "bit": 6,
                "description": "Address Extension"
              },
              "GCAEN": {
                "bit": 7,
                "description": "General Call Address Enable"
              }
            },
            "FLT": {
              "FLT": {
                "bit": 0,
                "description": "I2C Programmable Filter Factor",
                "width": 4
              },
              "STARTF": {
                "bit": 4,
                "description": "I2C Bus Start Detect Flag"
              },
              "SSIE": {
                "bit": 5,
                "description": "I2C Bus Stop or Start Interrupt Enable"
              },
              "STOPF": {
                "bit": 6,
                "description": "I2C Bus Stop Detect Flag"
              },
              "SHEN": {
                "bit": 7,
                "description": "Stop Hold Enable"
              }
            },
            "RA": {
              "RAD": {
                "bit": 1,
                "description": "Range Slave Address",
                "width": 7
              }
            },
            "SMB": {
              "SHTF2IE": {
                "bit": 0,
                "description": "SHTF2 Interrupt Enable"
              },
              "SHTF2": {
                "bit": 1,
                "description": "SCL High Timeout Flag 2"
              },
              "SHTF1": {
                "bit": 2,
                "description": "SCL High Timeout Flag 1"
              },
              "SLTF": {
                "bit": 3,
                "description": "SCL Low Timeout Flag"
              },
              "TCKSEL": {
                "bit": 4,
                "description": "Timeout Counter Clock Select"
              },
              "SIICAEN": {
                "bit": 5,
                "description": "Second I2C Address Enable"
              },
              "ALERTEN": {
                "bit": 6,
                "description": "SMBus Alert Response Address Enable"
              },
              "FACK": {
                "bit": 7,
                "description": "Fast NACK/ACK Enable"
              }
            },
            "A2": {
              "SAD": {
                "bit": 1,
                "description": "SMBus Address",
                "width": 7
              }
            },
            "SLTH": {
              "SSLT": {
                "bit": 0,
                "description": "SSLT[15:8]",
                "width": 8
              }
            },
            "SLTL": {
              "SSLT": {
                "bit": 0,
                "description": "SSLT[7:0]",
                "width": 8
              }
            },
            "S2": {
              "EMPTY": {
                "bit": 0,
                "description": "Empty flag"
              },
              "ERROR": {
                "bit": 1,
                "description": "Error flag"
              },
              "DFEN": {
                "bit": 2,
                "description": "Double Buffer Enable"
              }
            }
          }
        },
        "CMP0": {
          "instances": [
            {
              "name": "CMP0",
              "base": "0x40073000",
              "irq": 16
            }
          ],
          "registers": {
            "CR0": {
              "offset": "0x00",
              "size": 8,
              "description": "CMP Control Register 0"
            },
            "CR1": {
              "offset": "0x01",
              "size": 8,
              "description": "CMP Control Register 1"
            },
            "FPR": {
              "offset": "0x02",
              "size": 8,
              "description": "CMP Filter Period Register"
            },
            "SCR": {
              "offset": "0x03",
              "size": 8,
              "description": "CMP Status and Control Register"
            },
            "DACCR": {
              "offset": "0x04",
              "size": 8,
              "description": "DAC Control Register"
            },
            "MUXCR": {
              "offset": "0x05",
              "size": 8,
              "description": "MUX Control Register"
            }
          },
          "bits": {
            "CR0": {
              "HYSTCTR": {
                "bit": 0,
                "description": "Comparator hard block hysteresis control",
                "width": 2
              },
              "FILTER_CNT": {
                "bit": 4,
                "description": "Filter Sample Count",
                "width": 3
              }
            },
            "CR1": {
              "EN": {
                "bit": 0,
                "description": "Comparator Module Enable"
              },
              "OPE": {
                "bit": 1,
                "description": "Comparator Output Pin Enable"
              },
              "COS": {
                "bit": 2,
                "description": "Comparator Output Select"
              },
              "INV": {
                "bit": 3,
                "description": "Comparator INVERT"
              },
              "PMODE": {
                "bit": 4,
                "description": "Power Mode Select"
              },
              "TRIGM": {
                "bit": 5,
                "description": "Trigger Mode Enable"
              },
              "WE": {
                "bit": 6,
                "description": "Windowing Enable"
              },
              "SE": {
                "bit": 7,
                "description": "Sample Enable"
              }
            },
            "FPR": {
              "FILT_PER": {
                "bit": 0,
                "description": "Filter Sample Period",
                "width": 8
              }
            },
            "SCR": {
              "COUT": {
                "bit": 0,
                "description": "Analog Comparator Output"
              },
              "CFF": {
                "bit": 1,
                "description": "Analog Comparator Flag Falling"
              },
              "CFR": {
                "bit": 2,
                "description": "Analog Comparator Flag Rising"
              },
              "IEF": {
                "bit": 3,
                "description": "Comparator Interrupt Enable Falling"
              },
              "IER": {
                "bit": 4,
                "description": "Comparator Interrupt Enable Rising"
              },
              "DMAEN": {
                "bit": 6,
                "description": "DMA Enable Control"
              }
            },
            "DACCR": {
              "VOSEL": {
                "bit": 0,
                "description": "DAC Output Voltage Select",
                "width": 6
              },
              "VRSEL": {
                "bit": 6,
                "description": "Supply Voltage Reference Source Select"
              },
              "DACEN": {
                "bit": 7,
                "description": "DAC Enable"
              }
            },
            "MUXCR": {
              "MSEL": {
                "bit": 0,
                "description": "Minus Input Mux Control",
                "width": 3
              },
              "PSEL": {
                "bit": 3,
                "description": "Plus Input Mux Control",
                "width": 3
              },
              "PSTM": {
                "bit": 7,
                "description": "Pass Through Mode Enable"
              }
            }
          }
        },
        "VREF": {
          "instances": [
            {
              "name": "VREF",
              "base": "0x40074000"
            }
          ],
          "registers": {
            "TRM": {
              "offset": "0x00",
              "size": 8,
              "description": "VREF Trim Register"
            },
            "SC": {
              "offset": "0x01",
              "size": 8,
              "description": "VREF Status and Control Register"
            }
          },
          "bits": {
            "TRM": {
              "TRIM": {
                "bit": 0,
                "description": "Trim bits",
                "width": 6
              },
              "CHOPEN": {
                "bit": 6,
                "description": "Chop oscillator enable. When set, internal chopping operation is enabled and the internal analog offset will be minimized."
              }
            },
            "SC": {
              "MODE_LV": {
                "bit": 0,
                "description": "Buffer Mode selection",
                "width": 2
              },
              "VREFST": {
                "bit": 2,
                "description": "Internal Voltage Reference stable"
              },
              "ICOMPEN": {
                "bit": 5,
                "description": "Second order curvature compensation enable"
              },
              "REGEN": {
                "bit": 6,
                "description": "Regulator enable"
              },
              "VREFEN": {
                "bit": 7,
                "description": "Internal Voltage Reference enable"
              }
            }
          }
        },
        "LLWU": {
          "instances": [
            {
              "name": "LLWU",
              "base": "0x4007C000",
              "irq": 7
            }
          ],
          "registers": {
            "PE1": {
              "offset": "0x00",
              "size": 8,
              "description": "LLWU Pin Enable 1 register"
            },
            "PE2": {
              "offset": "0x01",
              "size": 8,
              "description": "LLWU Pin Enable 2 register"
            },
            "PE3": {
              "offset": "0x02",
              "size": 8,
              "description": "LLWU Pin Enable 3 register"
            },
            "PE4": {
              "offset": "0x03",
              "size": 8,
              "description": "LLWU Pin Enable 4 register"
            },
            "ME": {
              "offset": "0x04",
              "size": 8,
              "description": "LLWU Module Enable register"
            },
            "F1": {
              "offset": "0x05",
              "size": 8,
              "description": "LLWU Flag 1 register"
            },
            "F2": {
              "offset": "0x06",
              "size": 8,
              "description": "LLWU Flag 2 register"
            },
            "F3": {
              "offset": "0x07",
              "size": 8,
              "description": "LLWU Flag 3 register"
            },
            "FILT1": {
              "offset": "0x08",
              "size": 8,
              "description": "LLWU Pin Filter 1 register"
            },
            "FILT2": {
              "offset": "0x09",
              "size": 8,
              "description": "LLWU Pin Filter 2 register"
            }
          },
          "bits": {
            "PE1": {
              "WUPE0": {
                "bit": 0,
                "description": "Wakeup Pin Enable For LLWU_P0",
                "width": 2
              },
              "WUPE1": {
                "bit": 2,
                "description": "Wakeup Pin Enable For LLWU_P1",
                "width": 2
              },
              "WUPE2": {
                "bit": 4,
                "description": "Wakeup Pin Enable For LLWU_P2",
                "width": 2
              },
              "WUPE3": {
                "bit": 6,
                "description": "Wakeup Pin Enable For LLWU_P3",
                "width": 2
              }
            },
            "PE2": {
              "WUPE4": {
                "bit": 0,
                "description": "Wakeup Pin Enable For LLWU_P4",
                "width": 2
              },
              "WUPE5": {
                "bit": 2,
                "description": "Wakeup Pin Enable For LLWU_P5",
                "width": 2
              },
              "WUPE6": {
                "bit": 4,
                "description": "Wakeup Pin Enable For LLWU_P6",
                "width": 2
              },
              "WUPE7": {
                "bit": 6,
                "description": "Wakeup Pin Enable For LLWU_P7",
                "width": 2
              }
            },
            "PE3": {
              "WUPE8": {
                "bit": 0,
                "description": "Wakeup Pin Enable For LLWU_P8",
                "width": 2
              },
              "WUPE9": {
                "bit": 2,
                "description": "Wakeup Pin Enable For LLWU_P9",
                "width": 2
              },
              "WUPE10": {
                "bit": 4,
                "description": "Wakeup Pin Enable For LLWU_P10",
                "width": 2
              },
              "WUPE11": {
                "bit": 6,
                "description": "Wakeup Pin Enable For LLWU_P11",
                "width": 2
              }
            },
            "PE4": {
              "WUPE12": {
                "bit": 0,
                "description": "Wakeup Pin Enable For LLWU_P12",
                "width": 2
              },
              "WUPE13": {
                "bit": 2,
                "description": "Wakeup Pin Enable For LLWU_P13",
                "width": 2
              },
              "WUPE14": {
                "bit": 4,
                "description": "Wakeup Pin Enable For LLWU_P14",
                "width": 2
              },
              "WUPE15": {
                "bit": 6,
                "description": "Wakeup Pin Enable For LLWU_P15",
                "width": 2
              }
            },
            "ME": {
              "WUME0": {
                "bit": 0,
                "description": "Wakeup Module Enable For Module 0"
              },
              "WUME1": {
                "bit": 1,
                "description": "Wakeup Module Enable for Module 1"
              },
              "WUME2": {
                "bit": 2,
                "description": "Wakeup Module Enable For Module 2"
              },
              "WUME3": {
                "bit": 3,
                "description": "Wakeup Module Enable For Module 3"
              },
              "WUME4": {
                "bit": 4,
                "description": "Wakeup Module Enable For Module 4"
              },
              "WUME5": {
                "bit": 5,
                "description": "Wakeup Module Enable For Module 5"
              },
              "WUME6": {
                "bit": 6,
                "description": "Wakeup Module Enable For Module 6"
              },
              "WUME7": {
                "bit": 7,
                "description": "Wakeup Module Enable For Module 7"
              }
            },
            "F1": {
              "WUF0": {
                "bit": 0,
                "description": "Wakeup Flag For LLWU_P0"
              },
              "WUF1": {
                "bit": 1,
                "description": "Wakeup Flag For LLWU_P1"
              },
              "WUF2": {
                "bit": 2,
                "description": "Wakeup Flag For LLWU_P2"
              },
              "WUF3": {
                "bit": 3,
                "description": "Wakeup Flag For LLWU_P3"
              },
              "WUF4": {
                "bit": 4,
                "description": "Wakeup Flag For LLWU_P4"
              },
              "WUF5": {
                "bit": 5,
                "description": "Wakeup Flag For LLWU_P5"
              },
              "WUF6": {
                "bit": 6,
                "description": "Wakeup Flag For LLWU_P6"
              },
              "WUF7": {
                "bit": 7,
                "description": "Wakeup Flag For LLWU_P7"
              }
            },
            "F2": {
              "WUF8": {
                "bit": 0,
                "description": "Wakeup Flag For LLWU_P8"
              },
              "WUF9": {
                "bit": 1,
                "description": "Wakeup Flag For LLWU_P9"
              },
              "WUF10": {
                "bit": 2,
                "description": "Wakeup Flag For LLWU_P10"
              },
              "WUF11": {
                "bit": 3,
                "description": "Wakeup Flag For LLWU_P11"
              },
              "WUF12": {
                "bit": 4,
                "description": "Wakeup Flag For LLWU_P12"
              },
              "WUF13": {
                "bit": 5,
                "description": "Wakeup Flag For LLWU_P13"
              },
              "WUF14": {
                "bit": 6,
                "description": "Wakeup Flag For LLWU_P14"
              },
              "WUF15": {
                "bit": 7,
                "description": "Wakeup Flag For LLWU_P15"
              }
            },
            "F3": {
              "MWUF0": {
                "bit": 0,
                "description": "Wakeup flag For module 0"
              },
              "MWUF1": {
                "bit": 1,
                "description": "Wakeup flag For module 1"
              },
              "MWUF2": {
                "bit": 2,
                "description": "Wakeup flag For module 2"
              },
              "MWUF3": {
                "bit": 3,
                "description": "Wakeup flag For module 3"
              },
              "MWUF4": {
                "bit": 4,
                "description": "Wakeup flag For module 4"
              },
              "MWUF5": {
                "bit": 5,
                "description": "Wakeup flag For module 5"
              },
              "MWUF6": {
                "bit": 6,
                "description": "Wakeup flag For module 6"
              },
              "MWUF7": {
                "bit": 7,
                "description": "Wakeup flag For module 7"
              }
            },
            "FILT1": {
              "FILTSEL": {
                "bit": 0,
                "description": "Filter Pin Select",
                "width": 4
              },
              "FILTE": {
                "bit": 5,
                "description": "Digital Filter On External Pin",
                "width": 2
              },
              "FILTF": {
                "bit": 7,
                "description": "Filter Detect Flag"
              }
            },
            "FILT2": {
              "FILTSEL": {
                "bit": 0,
                "description": "Filter Pin Select",
                "width": 4
              },
              "FILTE": {
                "bit": 5,
                "description": "Digital Filter On External Pin",
                "width": 2
              },
              "FILTF": {
                "bit": 7,
                "description": "Filter Detect Flag"
              }
            }
          }
        },
        "PMC": {
          "instances": [
            {
              "name": "PMC",
              "base": "0x4007D000",
              "irq": 6
            }
          ],
          "registers": {
            "LVDSC1": {
              "offset": "0x00",
              "size": 8,
              "description": "Low Voltage Detect Status And Control 1 register"
            },
            "LVDSC2": {
              "offset": "0x01",
              "size": 8,
              "description": "Low Voltage Detect Status And Control 2 register"
            },
            "REGSC": {
              "offset": "0x02",
              "size": 8,
              "description": "Regulator Status And Control register"
            }
          },
          "bits": {
            "LVDSC1": {
              "LVDV": {
                "bit": 0,
                "description": "Low-Voltage Detect Voltage Select",
                "width": 2
              },
              "LVDRE": {
                "bit": 4,
                "description": "Low-Voltage Detect Reset Enable"
              },
              "LVDIE": {
                "bit": 5,
                "description": "Low-Voltage Detect Interrupt Enable"
              },
              "LVDACK": {
                "bit": 6,
                "description": "Low-Voltage Detect Acknowledge"
              },
              "LVDF": {
                "bit": 7,
                "description": "Low-Voltage Detect Flag"
              }
            },
            "LVDSC2": {
              "LVWV": {
                "bit": 0,
                "description": "Low-Voltage Warning Voltage Select",
                "width": 2
              },
              "LVWIE": {
                "bit": 5,
                "description": "Low-Voltage Warning Interrupt Enable"
              },
              "LVWACK": {
                "bit": 6,
                "description": "Low-Voltage Warning Acknowledge"
              },
              "LVWF": {
                "bit": 7,
                "description": "Low-Voltage Warning Flag"
              }
            },
            "REGSC": {
              "BGBE": {
                "bit": 0,
                "description": "Bandgap Buffer Enable"
              },
              "REGONS": {
                "bit": 2,
                "description": "Regulator In Run Regulation Status"
              },
              "ACKISO": {
                "bit": 3,
                "description": "Acknowledge Isolation"
              },
              "VLPO": {
                "bit": 6,
                "description": "VLPx Option"
              }
            }
          }
        },
        "SMC": {
          "instances": [
            {
              "name": "SMC",
              "base": "0x4007E000"
            }
          ],
          "registers": {
            "PMPROT": {
              "offset": "0x00",
              "size": 8,
              "description": "Power Mode Protection register"
            },
            "PMCTRL": {
              "offset": "0x01",
              "size": 8,
              "description": "Power Mode Control register"
            },
            "STOPCTRL": {
              "offset": "0x02",
              "size": 8,
              "description": "Stop Control Register"
            },
            "PMSTAT": {
              "offset": "0x03",
              "size": 8,
              "description": "Power Mode Status register"
            }
          },
          "bits": {
            "PMPROT": {
              "AVLLS": {
                "bit": 1,
                "description": "Allow Very-Low-Leakage Stop Mode"
              },
              "ALLS": {
                "bit": 3,
                "description": "Allow Low-Leakage Stop Mode"
              },
              "AVLP": {
                "bit": 5,
                "description": "Allow Very-Low-Power Modes"
              }
            },
            "PMCTRL": {
              "STOPM": {
                "bit": 0,
                "description": "Stop Mode Control",
                "width": 3
              },
              "STOPA": {
                "bit": 3,
                "description": "Stop Aborted"
              },
              "RUNM": {
                "bit": 5,
                "description": "Run Mode Control",
                "width": 2
              }
            },
            "STOPCTRL": {
              "LLSM": {
                "bit": 0,
                "description": "LLS or VLLS Mode Control",
                "width": 3
              },
              "RAM2PO": {
                "bit": 4,
                "description": "RAM2 Power Option"
              },
              "PORPO": {
                "bit": 5,
                "description": "POR Power Option"
              },
              "PSTOPO": {
                "bit": 6,
                "description": "Partial Stop Option",
                "width": 2
              }
            },
            "PMSTAT": {
              "PMSTAT": {
                "bit": 0,
                "description": "Power Mode Status",
                "width": 8
              }
            }
          }
        },
        "RCM": {
          "instances": [
            {
              "name": "RCM",
              "base": "0x4007F000"
            }
          ],
          "registers": {
            "SRS0": {
              "offset": "0x00",
              "size": 8,
              "description": "System Reset Status Register 0"
            },
            "SRS1": {
              "offset": "0x01",
              "size": 8,
              "description": "System Reset Status Register 1"
            },
            "RPFC": {
              "offset": "0x04",
              "size": 8,
              "description": "Reset Pin Filter Control register"
            },
            "RPFW": {
              "offset": "0x05",
              "size": 8,
              "description": "Reset Pin Filter Width register"
            }
          },
          "bits": {
            "SRS0": {
              "WAKEUP": {
                "bit": 0,
                "description": "Low Leakage Wakeup Reset"
              },
              "LVD": {
                "bit": 1,
                "description": "Low-Voltage Detect Reset"
              },
              "LOC": {
                "bit": 2,
                "description": "Loss-of-Clock Reset"
              },
              "WDOG": {
                "bit": 5,
                "description": "Watchdog"
              },
              "PIN": {
                "bit": 6,
                "description": "External Reset Pin"
              },
              "POR": {
                "bit": 7,
                "description": "Power-On Reset"
              }
            },
            "SRS1": {
              "LOCKUP": {
                "bit": 1,
                "description": "Core Lockup"
              },
              "SW": {
                "bit": 2,
                "description": "Software"
              },
              "MDM_AP": {
                "bit": 3,
                "description": "MDM-AP System Reset Request"
              },
              "SACKERR": {
                "bit": 5,
                "description": "Stop Mode Acknowledge Error Reset"
              }
            },
            "RPFC": {
              "RSTFLTSRW": {
                "bit": 0,
                "description": "Reset Pin Filter Select in Run and Wait Modes",
                "width": 2
              },
              "RSTFLTSS": {
                "bit": 2,
                "description": "Reset Pin Filter Select in Stop Mode"
              }
            },
            "RPFW": {
              "RSTFLTSEL": {
                "bit": 0,
                "description": "Reset Pin Filter Bus Clock Select",
                "width": 5
              }
            }
          }
        },
        "MTB": {
          "instances": [
            {
              "name": "MTB",
              "base": "0xF0000000"
            }
          ],
          "registers": {
            "POSITION": {
              "offset": "0x00",
              "size": 32,
              "description": "MTB Position Register"
            },
            "MASTER": {
              "offset": "0x04",
              "size": 32,
              "description": "MTB Master Register"
            },
            "FLOW": {
              "offset": "0x08",
              "size": 32,
              "description": "MTB Flow Register"
            },
            "BASE": {
              "offset": "0x0C",
              "size": 32,
              "description": "MTB Base Register"
            },
            "MODECTRL": {
              "offset": "0xF00",
              "size": 32,
              "description": "Integration Mode Control Register"
            },
            "TAGSET": {
              "offset": "0xFA0",
              "size": 32,
              "description": "Claim TAG Set Register"
            },
            "TAGCLEAR": {
              "offset": "0xFA4",
              "size": 32,
              "description": "Claim TAG Clear Register"
            },
            "LOCKACCESS": {
              "offset": "0xFB0",
              "size": 32,
              "description": "Lock Access Register"
            },
            "LOCKSTAT": {
              "offset": "0xFB4",
              "size": 32,
              "description": "Lock Status Register"
            },
            "AUTHSTAT": {
              "offset": "0xFB8",
              "size": 32,
              "description": "Authentication Status Register"
            },
            "DEVICEARCH": {
              "offset": "0xFBC",
              "size": 32,
              "description": "Device Architecture Register"
            },
            "DEVICECFG": {
              "offset": "0xFC8",
              "size": 32,
              "description": "Device Configuration Register"
            },
            "DEVICETYPID": {
              "offset": "0xFCC",
              "size": 32,
              "description": "Device Type Identifier Register"
            },
            "PERIPHID%s": {
              "offset": "0xFD0",
              "size": 32,
              "description": "Peripheral ID Register"
            },
            "COMPID%s": {
              "offset": "0xFF0",
              "size": 32,
              "description": "Component ID Register"
            }
          },
          "bits": {
            "POSITION": {
              "WRAP": {
                "bit": 2,
                "description": "WRAP"
              },
              "POINTER": {
                "bit": 3,
                "description": "Trace Packet Address Pointer[28:0]",
                "width": 29
              }
            },
            "MASTER": {
              "MASK": {
                "bit": 0,
                "description": "Mask",
                "width": 5
              },
              "TSTARTEN": {
                "bit": 5,
                "description": "Trace Start Input Enable"
              },
              "TSTOPEN": {
                "bit": 6,
                "description": "Trace Stop Input Enable"
              },
              "SFRWPRIV": {
                "bit": 7,
                "description": "Special Function Register Write Privilege"
              },
              "RAMPRIV": {
                "bit": 8,
                "description": "RAM Privilege"
              },
              "HALTREQ": {
                "bit": 9,
                "description": "Halt Request"
              },
              "EN": {
                "bit": 31,
                "description": "Main Trace Enable"
              }
            },
            "FLOW": {
              "AUTOSTOP": {
                "bit": 0,
                "description": "AUTOSTOP"
              },
              "AUTOHALT": {
                "bit": 1,
                "description": "AUTOHALT"
              },
              "WATERMARK": {
                "bit": 3,
                "description": "WATERMARK[28:0]",
                "width": 29
              }
            },
            "BASE": {
              "BASEADDR": {
                "bit": 0,
                "description": "BASEADDR",
                "width": 32
              }
            },
            "MODECTRL": {
              "MODECTRL": {
                "bit": 0,
                "description": "MODECTRL",
                "width": 32
              }
            },
            "TAGSET": {
              "TAGSET": {
                "bit": 0,
                "description": "TAGSET",
                "width": 32
              }
            },
            "TAGCLEAR": {
              "TAGCLEAR": {
                "bit": 0,
                "description": "TAGCLEAR",
                "width": 32
              }
            },
            "LOCKACCESS": {
              "LOCKACCESS": {
                "bit": 0,
                "description": "Hardwired to 0x0000_0000",
                "width": 32
              }
            },
            "LOCKSTAT": {
              "LOCKSTAT": {
                "bit": 0,
                "description": "LOCKSTAT",
                "width": 32
              }
            },
            "AUTHSTAT": {
              "BIT0": {
                "bit": 0,
                "description": "Connected to DBGEN."
              },
              "BIT1": {
                "bit": 1,
                "description": "BIT1"
              },
              "BIT2": {
                "bit": 2,
                "description": "BIT2"
              },
              "BIT3": {
                "bit": 3,
                "description": "BIT3"
              }
            },
            "DEVICEARCH": {
              "DEVICEARCH": {
                "bit": 0,
                "description": "DEVICEARCH",
                "width": 32
              }
            },
            "DEVICECFG": {
              "DEVICECFG": {
                "bit": 0,
                "description": "DEVICECFG",
                "width": 32
              }
            },
            "DEVICETYPID": {
              "DEVICETYPID": {
                "bit": 0,
                "description": "DEVICETYPID",
                "width": 32
              }
            },
            "PERIPHID%s": {
              "PERIPHID": {
                "bit": 0,
                "description": "PERIPHID",
                "width": 32
              }
            },
            "COMPID%s": {
              "COMPID": {
                "bit": 0,
                "description": "Component ID",
                "width": 32
              }
            }
          }
        },
        "MTBDWT": {
          "instances": [
            {
              "name": "MTBDWT",
              "base": "0xF0001000"
            }
          ],
          "registers": {
            "CTRL": {
              "offset": "0x00",
              "size": 32,
              "description": "MTB DWT Control Register"
            },
            "COMP%s": {
              "offset": "0x20",
              "size": 32,
              "description": "MTB_DWT Comparator Register"
            },
            "MASK%s": {
              "offset": "0x24",
              "size": 32,
              "description": "MTB_DWT Comparator Mask Register"
            },
            "FCT0": {
              "offset": "0x28",
              "size": 32,
              "description": "MTB_DWT Comparator Function Register 0"
            },
            "FCT1": {
              "offset": "0x38",
              "size": 32,
              "description": "MTB_DWT Comparator Function Register 1"
            },
            "TBCTRL": {
              "offset": "0x200",
              "size": 32,
              "description": "MTB_DWT Trace Buffer Control Register"
            },
            "DEVICECFG": {
              "offset": "0xFC8",
              "size": 32,
              "description": "Device Configuration Register"
            },
            "DEVICETYPID": {
              "offset": "0xFCC",
              "size": 32,
              "description": "Device Type Identifier Register"
            },
            "PERIPHID%s": {
              "offset": "0xFD0",
              "size": 32,
              "description": "Peripheral ID Register"
            },
            "COMPID%s": {
              "offset": "0xFF0",
              "size": 32,
              "description": "Component ID Register"
            }
          },
          "bits": {
            "CTRL": {
              "DWTCFGCTRL": {
                "bit": 0,
                "description": "DWT configuration controls",
                "width": 28
              },
              "NUMCMP": {
                "bit": 28,
                "description": "Number of comparators",
                "width": 4
              }
            },
            "COMP%s": {
              "COMP": {
                "bit": 0,
                "description": "Reference value for comparison",
                "width": 32
              }
            },
            "MASK%s": {
              "MASK": {
                "bit": 0,
                "description": "MASK",
                "width": 5
              }
            },
            "FCT0": {
              "FUNCTION": {
                "bit": 0,
                "description": "Function",
                "width": 4
              },
              "DATAVMATCH": {
                "bit": 8,
                "description": "Data Value Match"
              },
              "DATAVSIZE": {
                "bit": 10,
                "description": "Data Value Size",
                "width": 2
              },
              "DATAVADDR0": {
                "bit": 12,
                "description": "Data Value Address 0",
                "width": 4
              },
              "MATCHED": {
                "bit": 24,
                "description": "Comparator match"
              }
            },
            "FCT1": {
              "FUNCTION": {
                "bit": 0,
                "description": "Function",
                "width": 4
              },
              "MATCHED": {
                "bit": 24,
                "description": "Comparator match"
              }
            },
            "TBCTRL": {
              "ACOMP0": {
                "bit": 0,
                "description": "Action based on Comparator 0 match"
              },
              "ACOMP1": {
                "bit": 1,
                "description": "Action based on Comparator 1 match"
              },
              "NUMCOMP": {
                "bit": 28,
                "description": "Number of Comparators",
                "width": 4
              }
            },
            "DEVICECFG": {
              "DEVICECFG": {
                "bit": 0,
                "description": "DEVICECFG",
                "width": 32
              }
            },
            "DEVICETYPID": {
              "DEVICETYPID": {
                "bit": 0,
                "description": "DEVICETYPID",
                "width": 32
              }
            },
            "PERIPHID%s": {
              "PERIPHID": {
                "bit": 0,
                "description": "PERIPHID",
                "width": 32
              }
            },
            "COMPID%s": {
              "COMPID": {
                "bit": 0,
                "description": "Component ID",
                "width": 32
              }
            }
          }
        },
        "ROM": {
          "instances": [
            {
              "name": "ROM",
              "base": "0xF0002000"
            }
          ],
          "registers": {
            "ENTRY%s": {
              "offset": "0x00",
              "size": 32,
              "description": "Entry"
            },
            "TABLEMARK": {
              "offset": "0x0C",
              "size": 32,
              "description": "End of Table Marker Register"
            },
            "SYSACCESS": {
              "offset": "0xFCC",
              "size": 32,
              "description": "System Access Register"
            },
            "PERIPHID%s": {
              "offset": "0xFD0",
              "size": 32,
              "description": "Peripheral ID Register"
            },
            "COMPID%s": {
              "offset": "0xFF0",
              "size": 32,
              "description": "Component ID Register"
            }
          },
          "bits": {
            "ENTRY%s": {
              "ENTRY": {
                "bit": 0,
                "description": "ENTRY",
                "width": 32
              }
            },
            "TABLEMARK": {
              "MARK": {
                "bit": 0,
                "description": "MARK",
                "width": 32
              }
            },
            "SYSACCESS": {
              "SYSACCESS": {
                "bit": 0,
                "description": "SYSACCESS",
                "width": 32
              }
            },
            "PERIPHID%s": {
              "PERIPHID": {
                "bit": 0,
                "description": "PERIPHID",
                "width": 32
              }
            },
            "COMPID%s": {
              "COMPID": {
                "bit": 0,
                "description": "Component ID",
                "width": 32
              }
            }
          }
        },
        "MCM": {
          "instances": [
            {
              "name": "MCM",
              "base": "0xF0003000"
            }
          ],
          "registers": {
            "PLASC": {
              "offset": "0x08",
              "size": 16,
              "description": "Crossbar Switch (AXBS) Slave Configuration"
            },
            "PLAMC": {
              "offset": "0x0A",
              "size": 16,
              "description": "Crossbar Switch (AXBS) Master Configuration"
            },
            "PLACR": {
              "offset": "0x0C",
              "size": 32,
              "description": "Platform Control Register"
            },
            "CPO": {
              "offset": "0x40",
              "size": 32,
              "description": "Compute Operation Control Register"
            }
          },
          "bits": {
            "PLASC": {
              "ASC": {
                "bit": 0,
                "description": "Each bit in the ASC field indicates whether there is a corresponding connection to the crossbar switch's slave input port.",
                "width": 8
              }
            },
            "PLAMC": {
              "AMC": {
                "bit": 0,
                "description": "Each bit in the AMC field indicates whether there is a corresponding connection to the AXBS master input port.",
                "width": 8
              }
            },
            "PLACR": {
              "ARB": {
                "bit": 9,
                "description": "Arbitration select"
              },
              "CFCC": {
                "bit": 10,
                "description": "Clear Flash Controller Cache"
              },
              "DFCDA": {
                "bit": 11,
                "description": "Disable Flash Controller Data Caching"
              },
              "DFCIC": {
                "bit": 12,
                "description": "Disable Flash Controller Instruction Caching"
              },
              "DFCC": {
                "bit": 13,
                "description": "Disable Flash Controller Cache"
              },
              "EFDS": {
                "bit": 14,
                "description": "Enable Flash Data Speculation"
              },
              "DFCS": {
                "bit": 15,
                "description": "Disable Flash Controller Speculation"
              },
              "ESFC": {
                "bit": 16,
                "description": "Enable Stalling Flash Controller"
              }
            },
            "CPO": {
              "CPOREQ": {
                "bit": 0,
                "description": "Compute Operation Request"
              },
              "CPOACK": {
                "bit": 1,
                "description": "Compute Operation Acknowledge"
              },
              "CPOWOI": {
                "bit": 2,
                "description": "Compute Operation Wake-up on Interrupt"
              }
            }
          }
        }
      },
      "interrupts": {
        "count": 48,
        "vectors": [
          {
            "number": 0,
            "name": "Initial_SP"
          },
          {
            "number": 1,
            "name": "Reset_Handler"
          },
          {
            "number": 2,
            "name": "NMI_Handler"
          },
          {
            "number": 3,
            "name": "HardFault_Handler"
          },
          {
            "number": 4,
            "name": "MemManage_Handler"
          },
          {
            "number": 5,
            "name": "BusFault_Handler"
          },
          {
            "number": 6,
            "name": "UsageFault_Handler"
          },
          {
            "number": 11,
            "name": "SVC_Handler"
          },
          {
            "number": 12,
            "name": "DebugMon_Handler"
          },
          {
            "number": 14,
            "name": "PendSV_Handler"
          },
          {
            "number": 15,
            "name": "SysTick_Handler"
          },
          {
            "number": 16,
            "name": "DMA0_IRQHandler"
          },
          {
            "number": 17,
            "name": "DMA1_IRQHandler"
          },
          {
            "number": 18,
            "name": "DMA2_IRQHandler"
          },
          {
            "number": 19,
            "name": "DMA3_IRQHandler"
          },
          {
            "number": 21,
            "name": "FTFA_IRQHandler"
          },
          {
            "number": 22,
            "name": "LVD_LVW_DCDC_IRQHandler"
          },
          {
            "number": 23,
            "name": "LLWU_IRQHandler"
          },
          {
            "number": 24,
            "name": "I2C0_IRQHandler"
          },
          {
            "number": 25,
            "name": "I2C1_IRQHandler"
          },
          {
            "number": 26,
            "name": "SPI0_IRQHandler"
          },
          {
            "number": 27,
            "name": "TSI0_IRQHandler"
          },
          {
            "number": 28,
            "name": "LPUART0_IRQHandler"
          },
          {
            "number": 29,
            "name": "TRNG0_IRQHandler"
          },
          {
            "number": 30,
            "name": "CMT_IRQHandler"
          },
          {
            "number": 31,
            "name": "ADC0_IRQHandler"
          },
          {
            "number": 32,
            "name": "CMP0_IRQHandler"
          },
          {
            "number": 33,
            "name": "TPM0_IRQHandler"
          },
          {
            "number": 34,
            "name": "TPM1_IRQHandler"
          },
          {
            "number": 35,
            "name": "TPM2_IRQHandler"
          },
          {
            "number": 36,
            "name": "RTC_IRQHandler"
          },
          {
            "number": 37,
            "name": "RTC_Seconds_IRQHandler"
          },
          {
            "number": 38,
            "name": "PIT_IRQHandler"
          },
          {
            "number": 39,
            "name": "LTC0_IRQHandler"
          },
          {
            "number": 41,
            "name": "DAC0_IRQHandler"
          },
          {
            "number": 43,
            "name": "MCG_IRQHandler"
          },
          {
            "number": 44,
            "name": "LPTMR0_IRQHandler"
          },
          {
            "number": 45,
            "name": "SPI1_IRQHandler"
          },
          {
            "number": 46,
            "name": "PORTA_IRQHandler"
          },
          {
            "number": 47,
            "name": "PORTB_PORTC_IRQHandler"
          }
        ]
      }
    }
  }
}