Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Mon Dec 13 16:32:37 2021
| Host         : DESKTOP-C3F5G4E running 64-bit major release  (build 9200)
| Command      : report_utilization -file top_utilization_placed.rpt -pb top_utilization_placed.pb
| Design       : top
| Device       : xcku040ffva1156-2
| Design State : Fully Placed
---------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+------+-------+-----------+-------+
|          Site Type         | Used | Fixed | Available | Util% |
+----------------------------+------+-------+-----------+-------+
| CLB LUTs                   | 4513 |     0 |    242400 |  1.86 |
|   LUT as Logic             | 4364 |     0 |    242400 |  1.80 |
|   LUT as Memory            |  149 |     0 |    112800 |  0.13 |
|     LUT as Distributed RAM |   32 |     0 |           |       |
|     LUT as Shift Register  |  117 |     0 |           |       |
| CLB Registers              | 5558 |     0 |    484800 |  1.15 |
|   Register as Flip Flop    | 5557 |     0 |    484800 |  1.15 |
|   Register as Latch        |    1 |     0 |    484800 | <0.01 |
| CARRY8                     |  234 |     0 |     30300 |  0.77 |
| F7 Muxes                   |   42 |     0 |    121200 |  0.03 |
| F8 Muxes                   |    1 |     0 |     60600 | <0.01 |
| F9 Muxes                   |    0 |     0 |     30300 |  0.00 |
+----------------------------+------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 341   |          Yes |           - |          Set |
| 3176  |          Yes |           - |        Reset |
| 18    |          Yes |         Set |            - |
| 2023  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+-------------------------------------------+------+-------+-----------+-------+
|                 Site Type                 | Used | Fixed | Available | Util% |
+-------------------------------------------+------+-------+-----------+-------+
| CLB                                       | 1042 |     0 |     30300 |  3.44 |
|   CLBL                                    |  487 |     0 |           |       |
|   CLBM                                    |  555 |     0 |           |       |
| LUT as Logic                              | 4364 |     0 |    242400 |  1.80 |
|   using O5 output only                    |  118 |       |           |       |
|   using O6 output only                    | 3241 |       |           |       |
|   using O5 and O6                         | 1005 |       |           |       |
| LUT as Memory                             |  149 |     0 |    112800 |  0.13 |
|   LUT as Distributed RAM                  |   32 |     0 |           |       |
|     using O5 output only                  |    0 |       |           |       |
|     using O6 output only                  |    0 |       |           |       |
|     using O5 and O6                       |   32 |       |           |       |
|   LUT as Shift Register                   |  117 |     0 |           |       |
|     using O5 output only                  |    0 |       |           |       |
|     using O6 output only                  |   41 |       |           |       |
|     using O5 and O6                       |   76 |       |           |       |
| LUT Flip Flop Pairs                       | 2263 |     0 |    242400 |  0.93 |
|   fully used LUT-FF pairs                 |  664 |       |           |       |
|   LUT-FF pairs with one unused LUT output | 1528 |       |           |       |
|   LUT-FF pairs with one unused Flip Flop  | 1292 |       |           |       |
| Unique Control Sets                       |  287 |       |           |       |
+-------------------------------------------+------+-------+-----------+-------+
* Note: Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+------+-------+-----------+-------+
|     Site Type     | Used | Fixed | Available | Util% |
+-------------------+------+-------+-----------+-------+
| Block RAM Tile    |    7 |     0 |       600 |  1.17 |
|   RAMB36/FIFO*    |    4 |     0 |       600 |  0.67 |
|     RAMB36E2 only |    4 |       |           |       |
|   RAMB18          |    6 |     0 |      1200 |  0.50 |
|     RAMB18E2 only |    6 |       |           |       |
+-------------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+-----------+------+-------+-----------+-------+
| Site Type | Used | Fixed | Available | Util% |
+-----------+------+-------+-----------+-------+
| DSPs      |    0 |     0 |      1920 |  0.00 |
+-----------+------+-------+-----------+-------+


5. I/O
------

+------------------+------+-------+-----------+-------+
|     Site Type    | Used | Fixed | Available | Util% |
+------------------+------+-------+-----------+-------+
| Bonded IOB       |   18 |    18 |       520 |  3.46 |
| HPIOB            |   17 |    17 |       416 |  4.09 |
|   INPUT          |    8 |       |           |       |
|   OUTPUT         |    8 |       |           |       |
|   BIDIR          |    1 |       |           |       |
| HRIO             |    1 |     1 |       104 |  0.96 |
|   INPUT          |    1 |       |           |       |
|   OUTPUT         |    0 |       |           |       |
|   BIDIR          |    0 |       |           |       |
| HPIOBDIFFINBUF   |    1 |     1 |       192 |  0.52 |
|   DIFFINBUF      |    1 |     1 |           |       |
| HPIOBDIFFOUTBUF  |    0 |     0 |       192 |  0.00 |
| HRIODIFFINBUF    |    0 |     0 |        48 |  0.00 |
| HRIODIFFOUTBUF   |    0 |     0 |        48 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |        80 |  0.00 |
| BITSLICE_RX_TX   |   11 |    11 |       520 |  2.12 |
|   ISERDES        |    5 |     5 |           |       |
|   OSERDES        |    6 |     6 |           |       |
| BITSLICE_TX      |    0 |     0 |        80 |  0.00 |
| RIU_OR           |    0 |     0 |        40 |  0.00 |
+------------------+------+-------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    5 |     0 |       480 |  1.04 |
|   BUFGCE             |    5 |     0 |       240 |  2.08 |
|   BUFGCE_DIV         |    0 |     0 |        40 |  0.00 |
|   BUFG_GT            |    0 |     0 |       120 |  0.00 |
|   BUFGCTRL*          |    0 |     0 |        80 |  0.00 |
| PLLE3_ADV            |    0 |     0 |        20 |  0.00 |
| MMCME3_ADV           |    1 |     0 |        10 | 10.00 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two global buffer resources. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------------+------+-------+-----------+-------+
|    Site Type    | Used | Fixed | Available | Util% |
+-----------------+------+-------+-----------+-------+
| GTHE3_CHANNEL   |    0 |     0 |        20 |  0.00 |
| GTHE3_COMMON    |    0 |     0 |         5 |  0.00 |
| IBUFDS_GTE3     |    0 |     0 |        10 |  0.00 |
| OBUFDS_GTE3     |    0 |     0 |        10 |  0.00 |
| OBUFDS_GTE3_ADV |    0 |     0 |        10 |  0.00 |
| PCIE_3_1        |    0 |     0 |         3 |  0.00 |
| SYSMONE1        |    0 |     0 |         1 |  0.00 |
+-----------------+------+-------+-----------+-------+


8. CONFIGURATION
----------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    1 |     0 |         4 | 25.00 |
| DNA_PORTE2  |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE3 |    0 |     0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


9. Primitives
-------------

+------------+------+---------------------+
|  Ref Name  | Used | Functional Category |
+------------+------+---------------------+
| FDCE       | 3175 |            Register |
| FDRE       | 2023 |            Register |
| LUT6       | 1435 |                 CLB |
| LUT2       | 1295 |                 CLB |
| LUT4       | 1005 |                 CLB |
| LUT5       |  788 |                 CLB |
| LUT3       |  741 |                 CLB |
| FDPE       |  341 |            Register |
| CARRY8     |  234 |                 CLB |
| LUT1       |  105 |                 CLB |
| SRL16E     |  102 |                 CLB |
| SRLC32E    |   89 |                 CLB |
| RAMD32     |   56 |                 CLB |
| MUXF7      |   42 |                 CLB |
| FDSE       |   18 |            Register |
| IBUFCTRL   |    9 |              Others |
| RAMS32     |    8 |                 CLB |
| OBUF       |    8 |                 I/O |
| INBUF      |    8 |                 I/O |
| RAMB18E2   |    6 |           Block Ram |
| OSERDESE3  |    6 |                 I/O |
| ISERDESE3  |    5 |                 I/O |
| IDELAYE3   |    5 |                 I/O |
| BUFGCE     |    5 |               Clock |
| RAMB36E2   |    4 |           Block Ram |
| SRLC16E    |    2 |                 CLB |
| OBUFT      |    1 |                 I/O |
| MUXF8      |    1 |                 CLB |
| MMCME3_ADV |    1 |               Clock |
| LDCE       |    1 |            Register |
| DIFFINBUF  |    1 |                 I/O |
| BSCANE2    |    1 |       Configuration |
+------------+------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+-------------------+------+
|      Ref Name     | Used |
+-------------------+------+
| len_fifo          |    2 |
| eth_data_fifo     |    2 |
| udp_tx_data_fifo  |    1 |
| udp_rx_ram_8_2048 |    1 |
| udp_checksum_fifo |    1 |
| u_ila_0_CV        |    1 |
| icmp_rx_ram_8_256 |    1 |
| dbg_hub_CV        |    1 |
| clk_wiz_0         |    1 |
+-------------------+------+


