//
// Milkyway Hierarchical Verilog Dump:
// Generated on 12/20/2020 at 18:23:54
// Design Generated by Consolidated Verilog Reader
// File produced by Consolidated Verilog Writer
// Library Name :ME_design.mw
// Cell Name    :top
// Hierarchy delimiter:'/'
// Write Command : write_verilog -output_net_name_for_tie output/ME_route.v
//


module PE_14_DW01_add_0 (SUM , CI , CO , B , A );
output [8:0] SUM ;
input  CI ;
output CO ;
input  [8:0] B ;
input  [8:0] A ;


wire [8:1] carry ;

FADDX1_LVT U1_7 (.CI ( carry[7] ) , .A ( A[7] ) , .CO ( SUM[8] ) , .B ( B[7] ) 
    , .S ( SUM[7] ) ) ;
AND2X1_LVT U2 (.Y ( carry[1] ) , .A1 ( A[0] ) , .A2 ( B[0] ) ) ;
XOR2X1_HVT U1 (.Y ( SUM[0] ) , .A2 ( B[0] ) , .A1 ( A[0] ) ) ;
FADDX1_LVT U1_1 (.CI ( carry[1] ) , .A ( A[1] ) , .CO ( carry[2] ) , .B ( B[1] ) 
    , .S ( SUM[1] ) ) ;
FADDX1_LVT U1_2 (.CI ( carry[2] ) , .A ( A[2] ) , .CO ( carry[3] ) , .B ( B[2] ) 
    , .S ( SUM[2] ) ) ;
FADDX1_LVT U1_3 (.CI ( carry[3] ) , .A ( A[3] ) , .CO ( carry[4] ) , .B ( B[3] ) 
    , .S ( SUM[3] ) ) ;
FADDX1_LVT U1_4 (.CI ( carry[4] ) , .A ( A[4] ) , .CO ( carry[5] ) , .B ( B[4] ) 
    , .S ( SUM[4] ) ) ;
FADDX1_LVT U1_5 (.CI ( carry[5] ) , .A ( A[5] ) , .CO ( carry[6] ) , .B ( B[5] ) 
    , .S ( SUM[5] ) ) ;
FADDX1_LVT U1_6 (.CI ( carry[6] ) , .A ( A[6] ) , .CO ( carry[7] ) , .B ( B[6] ) 
    , .S ( SUM[6] ) ) ;
endmodule




module PE_14 (clock , s1s2mux , newDist , IN1 , Rpipe , Accumulate , 
    s2 , s1 , R );
input  clock ;
input  s1s2mux ;
input  newDist ;
input  IN1 ;
output [7:0] Rpipe ;
output [7:0] Accumulate ;
input  [7:0] s2 ;
input  [7:0] s1 ;
input  [7:0] R ;

wire n9 ;
assign n9 = 1'b0;
wire [7:0] difference ;
wire n8 ;
assign n8 = 1'b0;
wire n7 ;
assign n7 = 1'b0;

wire [7:0] AccumulateIn ;
wire VDD ;
assign VDD = 1'b1;
wire VSS ;
assign VSS = 1'b0;


PE_14_DW01_add_0 add_16 (
    .SUM ( {Carry , N41 , N40 , N39 , N38 , N37 , N36 , N35 , N34 } ) , 
    .CI ( n9 ) , 
    .B ( {n8 , difference[7] , difference[6] , difference[5] , 
	difference[4] , difference[3] , difference[2] , difference[1] , 
	difference[0] } ) , 
    .A ( {n7 , Accumulate[7] , Accumulate[6] , Accumulate[5] , 
	Accumulate[4] , Accumulate[3] , Accumulate[2] , Accumulate[1] , 
	Accumulate[0] } ) ) ;

AND2X1_LVT U3 (.Y ( n4 ) , .A1 ( Carry ) , .A2 ( IN1 ) ) ;
OR2X1_LVT U4 (.Y ( AccumulateIn[0] ) , .A2 ( n4 ) , .A1 ( n37 ) ) ;
OR2X1_LVT U5 (.Y ( AccumulateIn[2] ) , .A2 ( n4 ) , .A1 ( n31 ) ) ;
OR2X1_LVT U7 (.Y ( AccumulateIn[1] ) , .A2 ( n4 ) , .A1 ( n30 ) ) ;
OR2X1_LVT U8 (.Y ( AccumulateIn[3] ) , .A2 ( n5 ) , .A1 ( n32 ) ) ;
OR2X1_LVT U9 (.Y ( AccumulateIn[4] ) , .A2 ( n5 ) , .A1 ( n33 ) ) ;
INVX1_LVT U10 (.A ( n34 ) , .Y ( n3 ) ) ;
OR2X1_LVT U11 (.Y ( AccumulateIn[6] ) , .A2 ( n5 ) , .A1 ( n35 ) ) ;
NOR4X1_LVT U12 (.Y ( n2 ) , .A4 ( n25 ) , .A2 ( n26 ) , .A3 ( R[5] ) 
    , .A1 ( n27 ) ) ;
MUX21X1_HVT U13 (.A1 ( N36 ) , .S0 ( newDist ) , .Y ( n31 ) 
    , .A2 ( difference[2] ) ) ;
MUX21X1_HVT U14 (.A1 ( N37 ) , .S0 ( newDist ) , .Y ( n32 ) 
    , .A2 ( difference[3] ) ) ;
NAND2X0_HVT U15 (.A2 ( n29 ) , .A1 ( n3 ) , .Y ( AccumulateIn[5] ) ) ;
XOR2X1_LVT U16 (.Y ( n25 ) , .A2 ( R[0] ) , .A1 ( s1s2mux ) ) ;
INVX0_LVT U17 (.A ( n29 ) , .Y ( n5 ) ) ;
MUX21X1_HVT U31 (.A1 ( s1[7] ) , .S0 ( n28 ) , .Y ( difference[7] ) 
    , .A2 ( s2[7] ) ) ;
MUX21X1_HVT U32 (.A1 ( s1[6] ) , .S0 ( n2 ) , .Y ( difference[6] ) 
    , .A2 ( s2[6] ) ) ;
MUX21X1_HVT U33 (.A1 ( s1[5] ) , .S0 ( n28 ) , .Y ( difference[5] ) 
    , .A2 ( s2[5] ) ) ;
MUX21X1_HVT U34 (.A1 ( s1[4] ) , .S0 ( n2 ) , .Y ( difference[4] ) 
    , .A2 ( s2[4] ) ) ;
MUX21X1_HVT U35 (.A1 ( s1[3] ) , .S0 ( n28 ) , .Y ( difference[3] ) 
    , .A2 ( s2[3] ) ) ;
MUX21X1_LVT U36 (.A1 ( s1[1] ) , .S0 ( n2 ) , .Y ( difference[1] ) 
    , .A2 ( s2[1] ) ) ;
MUX21X1_HVT U37 (.A1 ( N35 ) , .S0 ( newDist ) , .Y ( n30 ) 
    , .A2 ( difference[1] ) ) ;
MUX21X1_HVT U38 (.A1 ( s1[2] ) , .S0 ( n28 ) , .Y ( difference[2] ) 
    , .A2 ( s2[2] ) ) ;
INVX1_LVT U39 (.A ( R[4] ) , .Y ( n22 ) ) ;
INVX1_LVT U40 (.A ( R[2] ) , .Y ( n21 ) ) ;
INVX1_LVT U41 (.A ( R[7] ) , .Y ( n20 ) ) ;
INVX1_LVT U42 (.A ( R[6] ) , .Y ( n19 ) ) ;
NAND4X0_LVT U43 (.A2 ( n21 ) , .A4 ( n19 ) , .A3 ( n20 ) , .Y ( n27 ) 
    , .A1 ( n22 ) ) ;
INVX1_LVT U44 (.A ( R[3] ) , .Y ( n24 ) ) ;
INVX1_LVT U45 (.A ( R[1] ) , .Y ( n23 ) ) ;
NAND2X0_LVT U46 (.A2 ( n23 ) , .A1 ( n24 ) , .Y ( n26 ) ) ;
NOR4X1_LVT U47 (.Y ( n28 ) , .A4 ( n25 ) , .A2 ( n26 ) , .A3 ( R[5] ) 
    , .A1 ( n27 ) ) ;
MUX21X1_LVT U48 (.A1 ( s1[0] ) , .S0 ( n28 ) , .Y ( difference[0] ) 
    , .A2 ( s2[0] ) ) ;
NAND2X0_LVT U49 (.A2 ( IN1 ) , .A1 ( Carry ) , .Y ( n29 ) ) ;
MUX21X1_LVT U50 (.A1 ( N38 ) , .S0 ( newDist ) , .Y ( n33 ) 
    , .A2 ( difference[4] ) ) ;
MUX21X1_LVT U51 (.A1 ( N39 ) , .S0 ( newDist ) , .Y ( n34 ) 
    , .A2 ( difference[5] ) ) ;
MUX21X1_LVT U52 (.A1 ( N40 ) , .S0 ( newDist ) , .Y ( n35 ) 
    , .A2 ( difference[6] ) ) ;
MUX21X1_LVT U53 (.A1 ( N41 ) , .S0 ( newDist ) , .Y ( n36 ) 
    , .A2 ( difference[7] ) ) ;
MUX21X1_LVT U54 (.A1 ( N34 ) , .S0 ( newDist ) , .Y ( n37 ) 
    , .A2 ( difference[0] ) ) ;
DFFX1_LVT \Rpipe_reg[7] (.D ( R[7] ) , .CLK ( clock ) , .Q ( Rpipe[7] ) ) ;
DFFX1_LVT \Rpipe_reg[6] (.D ( R[6] ) , .CLK ( clock ) , .Q ( Rpipe[6] ) ) ;
DFFX1_LVT \Rpipe_reg[5] (.D ( R[5] ) , .CLK ( clock ) , .Q ( Rpipe[5] ) ) ;
DFFX1_LVT \Rpipe_reg[4] (.D ( R[4] ) , .CLK ( clock ) , .Q ( Rpipe[4] ) ) ;
DFFX1_LVT \Rpipe_reg[3] (.D ( R[3] ) , .CLK ( clock ) , .Q ( Rpipe[3] ) ) ;
DFFX1_LVT \Rpipe_reg[2] (.D ( R[2] ) , .CLK ( clock ) , .Q ( Rpipe[2] ) ) ;
DFFX1_LVT \Rpipe_reg[1] (.D ( R[1] ) , .CLK ( clock ) , .Q ( Rpipe[1] ) ) ;
DFFX1_LVT \Rpipe_reg[0] (.D ( R[0] ) , .CLK ( clock ) , .Q ( Rpipe[0] ) ) ;
DFFSSRX1_HVT \Accumulate_reg[7] (.Q ( Accumulate[7] ) , .SETB ( n29 ) 
    , .CLK ( clock ) , .D ( n36 ) , .RSTB ( VDD ) ) ;
DFFSSRX1_LVT \Accumulate_reg[6] (.Q ( Accumulate[6] ) , .SETB ( VSS ) 
    , .CLK ( clock ) , .D ( VSS ) , .RSTB ( AccumulateIn[6] ) ) ;
DFFSSRX1_LVT \Accumulate_reg[5] (.Q ( Accumulate[5] ) , .SETB ( VSS ) 
    , .CLK ( clock ) , .D ( VSS ) , .RSTB ( AccumulateIn[5] ) ) ;
DFFSSRX1_LVT \Accumulate_reg[4] (.Q ( Accumulate[4] ) , .SETB ( VSS ) 
    , .CLK ( clock ) , .D ( VSS ) , .RSTB ( AccumulateIn[4] ) ) ;
DFFSSRX1_LVT \Accumulate_reg[3] (.Q ( Accumulate[3] ) , .SETB ( VSS ) 
    , .CLK ( clock ) , .D ( VSS ) , .RSTB ( AccumulateIn[3] ) ) ;
DFFSSRX1_LVT \Accumulate_reg[1] (.Q ( Accumulate[1] ) , .SETB ( VSS ) 
    , .CLK ( clock ) , .D ( VSS ) , .RSTB ( AccumulateIn[1] ) ) ;
DFFSSRX1_LVT \Accumulate_reg[2] (.Q ( Accumulate[2] ) , .SETB ( VSS ) 
    , .CLK ( clock ) , .D ( VSS ) , .RSTB ( AccumulateIn[2] ) ) ;
DFFSSRX1_LVT \Accumulate_reg[0] (.Q ( Accumulate[0] ) , .SETB ( VSS ) 
    , .CLK ( clock ) , .D ( VSS ) , .RSTB ( AccumulateIn[0] ) ) ;
endmodule




module PE_15_DW01_add_0 (SUM , CI , CO , B , A );
output [8:0] SUM ;
input  CI ;
output CO ;
input  [8:0] B ;
input  [8:0] A ;


wire [8:1] carry ;

FADDX1_LVT U1_7 (.CI ( carry[7] ) , .A ( A[7] ) , .CO ( SUM[8] ) , .B ( B[7] ) 
    , .S ( SUM[7] ) ) ;
FADDX1_LVT U1_6 (.CI ( carry[6] ) , .A ( A[6] ) , .CO ( carry[7] ) , .B ( B[6] ) 
    , .S ( SUM[6] ) ) ;
FADDX1_LVT U1_5 (.CI ( carry[5] ) , .A ( A[5] ) , .CO ( carry[6] ) , .B ( B[5] ) 
    , .S ( SUM[5] ) ) ;
FADDX1_LVT U1_4 (.CI ( carry[4] ) , .A ( A[4] ) , .CO ( carry[5] ) , .B ( B[4] ) 
    , .S ( SUM[4] ) ) ;
FADDX1_LVT U1_3 (.CI ( carry[3] ) , .A ( A[3] ) , .CO ( carry[4] ) , .B ( B[3] ) 
    , .S ( SUM[3] ) ) ;
FADDX1_LVT U1_2 (.CI ( carry[2] ) , .A ( A[2] ) , .CO ( carry[3] ) , .B ( B[2] ) 
    , .S ( SUM[2] ) ) ;
FADDX1_LVT U1_1 (.CI ( carry[1] ) , .A ( A[1] ) , .CO ( carry[2] ) , .B ( B[1] ) 
    , .S ( SUM[1] ) ) ;
XOR2X1_HVT U3 (.Y ( SUM[0] ) , .A2 ( B[0] ) , .A1 ( A[0] ) ) ;
AND2X1_LVT U4 (.Y ( carry[1] ) , .A1 ( A[0] ) , .A2 ( B[0] ) ) ;
endmodule




module PE_15 (clock , s1s2mux , newDist , IN0 , Rpipe , Accumulate , 
    s2 , s1 , R );
input  clock ;
input  s1s2mux ;
input  newDist ;
input  IN0 ;
output [7:0] Rpipe ;
output [7:0] Accumulate ;
input  [7:0] s2 ;
input  [7:0] s1 ;
input  [7:0] R ;

wire n52 ;
assign n52 = 1'b0;
wire [7:0] difference ;
wire n51 ;
assign n51 = 1'b0;
wire n50 ;
assign n50 = 1'b0;

wire [7:0] AccumulateIn ;


PE_15_DW01_add_0 add_16 (
    .SUM ( {Carry , N41 , N40 , N39 , N38 , N37 , N36 , N35 , N34 } ) , 
    .CI ( n52 ) , 
    .B ( {n51 , difference[7] , difference[6] , difference[5] , 
	difference[4] , difference[3] , difference[2] , difference[1] , 
	difference[0] } ) , 
    .A ( {n50 , Accumulate[7] , Accumulate[6] , Accumulate[5] , 
	Accumulate[4] , Accumulate[3] , Accumulate[2] , Accumulate[1] , 
	Accumulate[0] } ) ) ;

NOR4X1_LVT U1 (.Y ( n44 ) , .A4 ( n19 ) , .A2 ( n20 ) , .A3 ( R[5] ) 
    , .A1 ( n21 ) ) ;
DFFX1_LVT \Rpipe_reg[7] (.D ( R[7] ) , .CLK ( clock ) , .Q ( Rpipe[7] ) ) ;
DFFX1_LVT \Rpipe_reg[6] (.D ( R[6] ) , .CLK ( clock ) , .Q ( Rpipe[6] ) ) ;
DFFX1_LVT \Rpipe_reg[5] (.D ( R[5] ) , .CLK ( clock ) , .Q ( Rpipe[5] ) ) ;
DFFX1_LVT \Rpipe_reg[4] (.D ( R[4] ) , .CLK ( clock ) , .Q ( Rpipe[4] ) ) ;
DFFX1_LVT \Rpipe_reg[3] (.D ( R[3] ) , .CLK ( clock ) , .Q ( Rpipe[3] ) ) ;
DFFX1_LVT \Rpipe_reg[2] (.D ( R[2] ) , .CLK ( clock ) , .Q ( Rpipe[2] ) ) ;
DFFX1_LVT \Rpipe_reg[1] (.D ( R[1] ) , .CLK ( clock ) , .Q ( Rpipe[1] ) ) ;
DFFX1_LVT \Rpipe_reg[0] (.D ( R[0] ) , .CLK ( clock ) , .Q ( Rpipe[0] ) ) ;
DFFX1_LVT \Accumulate_reg[0] (.D ( AccumulateIn[0] ) , .CLK ( clock ) 
    , .Q ( Accumulate[0] ) ) ;
DFFX1_LVT \Accumulate_reg[7] (.D ( AccumulateIn[7] ) , .CLK ( clock ) 
    , .Q ( Accumulate[7] ) ) ;
DFFX1_LVT \Accumulate_reg[6] (.D ( AccumulateIn[6] ) , .CLK ( clock ) 
    , .Q ( Accumulate[6] ) ) ;
DFFX1_LVT \Accumulate_reg[5] (.D ( AccumulateIn[5] ) , .CLK ( clock ) 
    , .Q ( Accumulate[5] ) ) ;
DFFX1_LVT \Accumulate_reg[4] (.D ( AccumulateIn[4] ) , .CLK ( clock ) 
    , .Q ( Accumulate[4] ) ) ;
DFFX1_LVT \Accumulate_reg[3] (.D ( AccumulateIn[3] ) , .CLK ( clock ) 
    , .Q ( Accumulate[3] ) ) ;
DFFX1_LVT \Accumulate_reg[2] (.D ( AccumulateIn[2] ) , .CLK ( clock ) 
    , .Q ( Accumulate[2] ) ) ;
DFFX1_LVT \Accumulate_reg[1] (.D ( AccumulateIn[1] ) , .CLK ( clock ) 
    , .Q ( Accumulate[1] ) ) ;
MUX21X1_LVT U5 (.A1 ( s1[1] ) , .S0 ( n44 ) , .Y ( difference[1] ) 
    , .A2 ( s2[1] ) ) ;
MUX21X1_LVT U7 (.A1 ( s1[3] ) , .S0 ( n44 ) , .Y ( difference[3] ) 
    , .A2 ( s2[3] ) ) ;
MUX21X1_LVT U8 (.A1 ( s1[0] ) , .S0 ( n44 ) , .Y ( difference[0] ) 
    , .A2 ( s2[0] ) ) ;
XOR2X1_LVT U9 (.Y ( n19 ) , .A2 ( R[0] ) , .A1 ( s1s2mux ) ) ;
MUX21X1_HVT U10 (.A1 ( N36 ) , .S0 ( newDist ) , .Y ( n23 ) 
    , .A2 ( difference[2] ) ) ;
AND2X1_HVT U13 (.Y ( n11 ) , .A1 ( Carry ) , .A2 ( IN0 ) ) ;
MUX21X1_LVT U14 (.A1 ( N41 ) , .S0 ( newDist ) , .Y ( n28 ) 
    , .A2 ( difference[7] ) ) ;
AND2X1_LVT U15 (.Y ( n3 ) , .A1 ( Carry ) , .A2 ( IN0 ) ) ;
MUX21X1_HVT U16 (.A1 ( N35 ) , .S0 ( newDist ) , .Y ( n22 ) 
    , .A2 ( difference[1] ) ) ;
OR2X1_LVT U19 (.Y ( AccumulateIn[1] ) , .A2 ( n3 ) , .A1 ( n22 ) ) ;
OR2X1_LVT U20 (.Y ( AccumulateIn[2] ) , .A2 ( n10 ) , .A1 ( n23 ) ) ;
OR2X1_LVT U22 (.Y ( AccumulateIn[0] ) , .A2 ( n11 ) , .A1 ( n29 ) ) ;
OR2X1_LVT U23 (.Y ( AccumulateIn[7] ) , .A2 ( n10 ) , .A1 ( n28 ) ) ;
OR2X1_LVT U24 (.Y ( AccumulateIn[6] ) , .A2 ( n10 ) , .A1 ( n27 ) ) ;
OR2X1_LVT U25 (.Y ( AccumulateIn[5] ) , .A2 ( n3 ) , .A1 ( n26 ) ) ;
OR2X1_LVT U26 (.Y ( AccumulateIn[4] ) , .A2 ( n3 ) , .A1 ( n25 ) ) ;
OR2X1_LVT U27 (.Y ( AccumulateIn[3] ) , .A2 ( n11 ) , .A1 ( n24 ) ) ;
MUX21X1_HVT U29 (.A1 ( N40 ) , .S0 ( newDist ) , .Y ( n27 ) 
    , .A2 ( difference[6] ) ) ;
MUX21X1_HVT U30 (.A1 ( N39 ) , .S0 ( newDist ) , .Y ( n26 ) 
    , .A2 ( difference[5] ) ) ;
MUX21X1_HVT U31 (.A1 ( N38 ) , .S0 ( newDist ) , .Y ( n25 ) 
    , .A2 ( difference[4] ) ) ;
MUX21X1_HVT U32 (.A1 ( N37 ) , .S0 ( newDist ) , .Y ( n24 ) 
    , .A2 ( difference[3] ) ) ;
AND2X1_LVT U33 (.Y ( n10 ) , .A1 ( Carry ) , .A2 ( IN0 ) ) ;
MUX21X1_HVT U34 (.A1 ( N34 ) , .S0 ( newDist ) , .Y ( n29 ) 
    , .A2 ( difference[0] ) ) ;
MUX21X1_HVT U35 (.A1 ( s1[7] ) , .S0 ( n44 ) , .Y ( difference[7] ) 
    , .A2 ( s2[7] ) ) ;
MUX21X1_HVT U36 (.A1 ( s1[6] ) , .S0 ( n44 ) , .Y ( difference[6] ) 
    , .A2 ( s2[6] ) ) ;
MUX21X1_HVT U37 (.A1 ( s1[5] ) , .S0 ( n44 ) , .Y ( difference[5] ) 
    , .A2 ( s2[5] ) ) ;
MUX21X1_HVT U38 (.A1 ( s1[4] ) , .S0 ( n44 ) , .Y ( difference[4] ) 
    , .A2 ( s2[4] ) ) ;
MUX21X1_HVT U39 (.A1 ( s1[2] ) , .S0 ( n44 ) , .Y ( difference[2] ) 
    , .A2 ( s2[2] ) ) ;
INVX1_LVT U40 (.A ( R[4] ) , .Y ( n16 ) ) ;
INVX1_LVT U41 (.A ( R[2] ) , .Y ( n15 ) ) ;
INVX1_LVT U42 (.A ( R[7] ) , .Y ( n14 ) ) ;
INVX1_LVT U43 (.A ( R[6] ) , .Y ( n13 ) ) ;
NAND4X0_LVT U44 (.A2 ( n15 ) , .A4 ( n13 ) , .A3 ( n14 ) , .Y ( n21 ) 
    , .A1 ( n16 ) ) ;
INVX1_LVT U45 (.A ( R[3] ) , .Y ( n18 ) ) ;
INVX1_LVT U46 (.A ( R[1] ) , .Y ( n17 ) ) ;
NAND2X0_LVT U47 (.A2 ( n17 ) , .A1 ( n18 ) , .Y ( n20 ) ) ;
endmodule




module PE_6_DW01_add_0 (SUM , CI , CO , B , A );
output [8:0] SUM ;
input  CI ;
output CO ;
input  [8:0] B ;
input  [8:0] A ;


wire [8:1] carry ;

FADDX1_LVT U1_7 (.CI ( carry[7] ) , .A ( A[7] ) , .CO ( SUM[8] ) , .B ( B[7] ) 
    , .S ( SUM[7] ) ) ;
AND2X1_LVT U2 (.Y ( carry[1] ) , .A1 ( A[0] ) , .A2 ( B[0] ) ) ;
XOR2X1_HVT U1 (.Y ( SUM[0] ) , .A2 ( A[0] ) , .A1 ( B[0] ) ) ;
FADDX1_LVT U1_1 (.CI ( carry[1] ) , .A ( A[1] ) , .CO ( carry[2] ) , .B ( B[1] ) 
    , .S ( SUM[1] ) ) ;
FADDX1_LVT U1_2 (.CI ( carry[2] ) , .A ( A[2] ) , .CO ( carry[3] ) , .B ( B[2] ) 
    , .S ( SUM[2] ) ) ;
FADDX1_LVT U1_3 (.CI ( carry[3] ) , .A ( A[3] ) , .CO ( carry[4] ) , .B ( B[3] ) 
    , .S ( SUM[3] ) ) ;
FADDX1_LVT U1_4 (.CI ( carry[4] ) , .A ( A[4] ) , .CO ( carry[5] ) , .B ( B[4] ) 
    , .S ( SUM[4] ) ) ;
FADDX1_LVT U1_5 (.CI ( carry[5] ) , .A ( A[5] ) , .CO ( carry[6] ) , .B ( B[5] ) 
    , .S ( SUM[5] ) ) ;
FADDX1_LVT U1_6 (.CI ( carry[6] ) , .A ( A[6] ) , .CO ( carry[7] ) , .B ( B[6] ) 
    , .S ( SUM[6] ) ) ;
endmodule




module PE_6 (clock , s1s2mux , newDist , IN0 , Rpipe , Accumulate , 
    s2 , s1 , R );
input  clock ;
input  s1s2mux ;
input  newDist ;
input  IN0 ;
output [7:0] Rpipe ;
output [7:0] Accumulate ;
input  [7:0] s2 ;
input  [7:0] s1 ;
input  [7:0] R ;

wire n48 ;
assign n48 = 1'b0;
wire [7:0] difference ;
wire n47 ;
assign n47 = 1'b0;
wire n46 ;
assign n46 = 1'b0;

wire [7:0] AccumulateIn ;


PE_6_DW01_add_0 add_16 (
    .SUM ( {Carry , N41 , N40 , N39 , N38 , N37 , N36 , N35 , N34 } ) , 
    .CI ( n48 ) , 
    .B ( {n47 , difference[7] , difference[6] , difference[5] , 
	difference[4] , difference[3] , difference[2] , difference[1] , 
	difference[0] } ) , 
    .A ( {n46 , Accumulate[7] , Accumulate[6] , Accumulate[5] , 
	Accumulate[4] , Accumulate[3] , Accumulate[2] , Accumulate[1] , 
	Accumulate[0] } ) ) ;

MUX21X1_HVT U8 (.A1 ( N38 ) , .S0 ( newDist ) , .Y ( n24 ) 
    , .A2 ( difference[4] ) ) ;
MUX21X1_HVT U9 (.A1 ( N39 ) , .S0 ( newDist ) , .Y ( n25 ) 
    , .A2 ( difference[5] ) ) ;
MUX21X1_HVT U10 (.A1 ( N40 ) , .S0 ( newDist ) , .Y ( n26 ) 
    , .A2 ( difference[6] ) ) ;
MUX21X1_HVT U11 (.A1 ( N41 ) , .S0 ( newDist ) , .Y ( n27 ) 
    , .A2 ( difference[7] ) ) ;
MUX21X1_HVT U12 (.A1 ( N35 ) , .S0 ( newDist ) , .Y ( n21 ) 
    , .A2 ( difference[1] ) ) ;
MUX21X1_LVT U15 (.A1 ( s1[0] ) , .S0 ( n20 ) , .Y ( difference[0] ) 
    , .A2 ( s2[0] ) ) ;
MUX21X1_HVT U16 (.A1 ( N34 ) , .S0 ( newDist ) , .Y ( n28 ) 
    , .A2 ( difference[0] ) ) ;
AND2X1_LVT U17 (.Y ( n3 ) , .A1 ( Carry ) , .A2 ( IN0 ) ) ;
OR2X1_LVT U18 (.Y ( AccumulateIn[1] ) , .A2 ( n3 ) , .A1 ( n21 ) ) ;
OR2X1_LVT U19 (.Y ( AccumulateIn[2] ) , .A2 ( n3 ) , .A1 ( n22 ) ) ;
OR2X1_LVT U20 (.Y ( AccumulateIn[3] ) , .A2 ( n2 ) , .A1 ( n23 ) ) ;
OR2X1_LVT U21 (.Y ( AccumulateIn[4] ) , .A2 ( n3 ) , .A1 ( n24 ) ) ;
OR2X1_LVT U22 (.Y ( AccumulateIn[5] ) , .A2 ( n2 ) , .A1 ( n25 ) ) ;
OR2X1_LVT U23 (.Y ( AccumulateIn[6] ) , .A2 ( n2 ) , .A1 ( n26 ) ) ;
OR2X1_LVT U24 (.Y ( AccumulateIn[7] ) , .A2 ( n2 ) , .A1 ( n27 ) ) ;
OR2X1_LVT U25 (.Y ( AccumulateIn[0] ) , .A2 ( n3 ) , .A1 ( n28 ) ) ;
MUX21X1_HVT U30 (.A1 ( s1[7] ) , .S0 ( n20 ) , .Y ( difference[7] ) 
    , .A2 ( s2[7] ) ) ;
MUX21X1_HVT U31 (.A1 ( s1[6] ) , .S0 ( n20 ) , .Y ( difference[6] ) 
    , .A2 ( s2[6] ) ) ;
MUX21X1_HVT U32 (.A1 ( s1[5] ) , .S0 ( n20 ) , .Y ( difference[5] ) 
    , .A2 ( s2[5] ) ) ;
MUX21X1_HVT U33 (.A1 ( s1[4] ) , .S0 ( n20 ) , .Y ( difference[4] ) 
    , .A2 ( s2[4] ) ) ;
MUX21X1_HVT U34 (.A1 ( s1[3] ) , .S0 ( n20 ) , .Y ( difference[3] ) 
    , .A2 ( s2[3] ) ) ;
MUX21X1_HVT U35 (.A1 ( s1[2] ) , .S0 ( n20 ) , .Y ( difference[2] ) 
    , .A2 ( s2[2] ) ) ;
INVX1_LVT U36 (.A ( R[4] ) , .Y ( n14 ) ) ;
INVX1_LVT U37 (.A ( R[2] ) , .Y ( n13 ) ) ;
INVX1_LVT U38 (.A ( R[7] ) , .Y ( n12 ) ) ;
INVX1_LVT U39 (.A ( R[6] ) , .Y ( n11 ) ) ;
NAND4X0_LVT U40 (.A2 ( n13 ) , .A4 ( n11 ) , .A3 ( n12 ) , .Y ( n19 ) 
    , .A1 ( n14 ) ) ;
INVX1_LVT U41 (.A ( R[3] ) , .Y ( n16 ) ) ;
INVX1_LVT U42 (.A ( R[1] ) , .Y ( n15 ) ) ;
NAND2X0_LVT U43 (.A2 ( n15 ) , .A1 ( n16 ) , .Y ( n18 ) ) ;
NOR4X1_LVT U44 (.Y ( n20 ) , .A4 ( n17 ) , .A2 ( n18 ) , .A3 ( R[5] ) 
    , .A1 ( n19 ) ) ;
MUX21X1_LVT U45 (.A1 ( N36 ) , .S0 ( newDist ) , .Y ( n22 ) 
    , .A2 ( difference[2] ) ) ;
MUX21X1_LVT U46 (.A1 ( N37 ) , .S0 ( newDist ) , .Y ( n23 ) 
    , .A2 ( difference[3] ) ) ;
DFFX1_LVT \Rpipe_reg[7] (.D ( R[7] ) , .CLK ( clock ) , .Q ( Rpipe[7] ) ) ;
DFFX1_LVT \Rpipe_reg[6] (.D ( R[6] ) , .CLK ( clock ) , .Q ( Rpipe[6] ) ) ;
DFFX1_LVT \Rpipe_reg[5] (.D ( R[5] ) , .CLK ( clock ) , .Q ( Rpipe[5] ) ) ;
DFFX1_LVT \Rpipe_reg[4] (.D ( R[4] ) , .CLK ( clock ) , .Q ( Rpipe[4] ) ) ;
DFFX1_LVT \Rpipe_reg[3] (.D ( R[3] ) , .CLK ( clock ) , .Q ( Rpipe[3] ) ) ;
DFFX1_LVT \Rpipe_reg[2] (.D ( R[2] ) , .CLK ( clock ) , .Q ( Rpipe[2] ) ) ;
DFFX1_LVT \Rpipe_reg[1] (.D ( R[1] ) , .CLK ( clock ) , .Q ( Rpipe[1] ) ) ;
DFFX1_LVT \Rpipe_reg[0] (.D ( R[0] ) , .CLK ( clock ) , .Q ( Rpipe[0] ) ) ;
DFFX1_LVT \Accumulate_reg[0] (.D ( AccumulateIn[0] ) , .CLK ( clock ) 
    , .Q ( Accumulate[0] ) ) ;
DFFX1_LVT \Accumulate_reg[7] (.D ( AccumulateIn[7] ) , .CLK ( clock ) 
    , .Q ( Accumulate[7] ) ) ;
DFFX1_LVT \Accumulate_reg[6] (.D ( AccumulateIn[6] ) , .CLK ( clock ) 
    , .Q ( Accumulate[6] ) ) ;
DFFX1_LVT \Accumulate_reg[5] (.D ( AccumulateIn[5] ) , .CLK ( clock ) 
    , .Q ( Accumulate[5] ) ) ;
DFFX1_LVT \Accumulate_reg[4] (.D ( AccumulateIn[4] ) , .CLK ( clock ) 
    , .Q ( Accumulate[4] ) ) ;
DFFX1_LVT \Accumulate_reg[3] (.D ( AccumulateIn[3] ) , .CLK ( clock ) 
    , .Q ( Accumulate[3] ) ) ;
DFFX1_LVT \Accumulate_reg[2] (.D ( AccumulateIn[2] ) , .CLK ( clock ) 
    , .Q ( Accumulate[2] ) ) ;
DFFX1_LVT \Accumulate_reg[1] (.D ( AccumulateIn[1] ) , .CLK ( clock ) 
    , .Q ( Accumulate[1] ) ) ;
MUX21X1_LVT U3 (.A1 ( s1[1] ) , .S0 ( n20 ) , .Y ( difference[1] ) 
    , .A2 ( s2[1] ) ) ;
AND2X1_LVT U4 (.Y ( n2 ) , .A1 ( Carry ) , .A2 ( IN0 ) ) ;
XOR2X1_LVT U5 (.Y ( n17 ) , .A2 ( R[0] ) , .A1 ( s1s2mux ) ) ;
endmodule




module PE_7_DW01_add_0 (SUM , CI , CO , B , A );
output [8:0] SUM ;
input  CI ;
output CO ;
input  [8:0] B ;
input  [8:0] A ;


wire [8:1] carry ;

FADDX1_LVT U1_7 (.CI ( carry[7] ) , .A ( A[7] ) , .CO ( SUM[8] ) , .B ( B[7] ) 
    , .S ( SUM[7] ) ) ;
FADDX1_LVT U1_6 (.CI ( carry[6] ) , .A ( A[6] ) , .CO ( carry[7] ) , .B ( B[6] ) 
    , .S ( SUM[6] ) ) ;
FADDX1_LVT U1_5 (.CI ( carry[5] ) , .A ( A[5] ) , .CO ( carry[6] ) , .B ( B[5] ) 
    , .S ( SUM[5] ) ) ;
FADDX1_LVT U1_4 (.CI ( carry[4] ) , .A ( A[4] ) , .CO ( carry[5] ) , .B ( B[4] ) 
    , .S ( SUM[4] ) ) ;
FADDX1_LVT U1_3 (.CI ( carry[3] ) , .A ( A[3] ) , .CO ( carry[4] ) , .B ( B[3] ) 
    , .S ( SUM[3] ) ) ;
FADDX1_LVT U1_2 (.CI ( carry[2] ) , .A ( A[2] ) , .CO ( carry[3] ) , .B ( B[2] ) 
    , .S ( SUM[2] ) ) ;
FADDX1_LVT U1_1 (.CI ( carry[1] ) , .A ( A[1] ) , .CO ( carry[2] ) , .B ( B[1] ) 
    , .S ( SUM[1] ) ) ;
XOR2X1_HVT U2 (.Y ( SUM[0] ) , .A2 ( B[0] ) , .A1 ( A[0] ) ) ;
AND2X1_LVT U3 (.Y ( carry[1] ) , .A1 ( A[0] ) , .A2 ( B[0] ) ) ;
endmodule




module PE_7 (clock , s1s2mux , newDist , IN0 , IN1 , Rpipe , 
    Accumulate , s2 , s1 , R );
input  clock ;
input  s1s2mux ;
input  newDist ;
input  IN0 ;
input  IN1 ;
output [7:0] Rpipe ;
output [7:0] Accumulate ;
input  [7:0] s2 ;
input  [7:0] s1 ;
input  [7:0] R ;

wire n10 ;
assign n10 = 1'b0;
wire [7:0] difference ;
wire n9 ;
assign n9 = 1'b0;
wire n8 ;
assign n8 = 1'b0;

wire [7:0] AccumulateIn ;


PE_7_DW01_add_0 add_16 (
    .SUM ( {Carry , N41 , N40 , N39 , N38 , N37 , N36 , N35 , N34 } ) , 
    .CI ( n10 ) , 
    .B ( {n9 , difference[7] , difference[6] , difference[5] , 
	difference[4] , difference[3] , difference[2] , difference[1] , 
	difference[0] } ) , 
    .A ( {n8 , Accumulate[7] , Accumulate[6] , Accumulate[5] , 
	Accumulate[4] , Accumulate[3] , Accumulate[2] , Accumulate[1] , 
	Accumulate[0] } ) ) ;

DFFX1_LVT \Rpipe_reg[7] (.D ( R[7] ) , .CLK ( clock ) , .Q ( Rpipe[7] ) ) ;
DFFX1_LVT \Rpipe_reg[6] (.D ( R[6] ) , .CLK ( clock ) , .Q ( Rpipe[6] ) ) ;
DFFX1_LVT \Rpipe_reg[5] (.D ( R[5] ) , .CLK ( clock ) , .Q ( Rpipe[5] ) ) ;
DFFX1_LVT \Rpipe_reg[4] (.D ( R[4] ) , .CLK ( clock ) , .Q ( Rpipe[4] ) ) ;
DFFX1_LVT \Rpipe_reg[3] (.D ( R[3] ) , .CLK ( clock ) , .Q ( Rpipe[3] ) ) ;
DFFX1_LVT \Rpipe_reg[2] (.D ( R[2] ) , .CLK ( clock ) , .Q ( Rpipe[2] ) ) ;
DFFX1_LVT \Rpipe_reg[1] (.D ( R[1] ) , .CLK ( clock ) , .Q ( Rpipe[1] ) ) ;
DFFX1_LVT \Rpipe_reg[0] (.D ( R[0] ) , .CLK ( clock ) , .Q ( Rpipe[0] ) ) ;
DFFX1_LVT \Accumulate_reg[0] (.D ( AccumulateIn[0] ) , .CLK ( clock ) 
    , .Q ( Accumulate[0] ) ) ;
DFFX1_LVT \Accumulate_reg[7] (.D ( AccumulateIn[7] ) , .CLK ( clock ) 
    , .Q ( Accumulate[7] ) ) ;
DFFX1_LVT \Accumulate_reg[6] (.D ( AccumulateIn[6] ) , .CLK ( clock ) 
    , .Q ( Accumulate[6] ) ) ;
DFFX1_LVT \Accumulate_reg[5] (.D ( AccumulateIn[5] ) , .CLK ( clock ) 
    , .Q ( Accumulate[5] ) ) ;
DFFX1_LVT \Accumulate_reg[4] (.D ( AccumulateIn[4] ) , .CLK ( clock ) 
    , .Q ( Accumulate[4] ) ) ;
DFFX1_LVT \Accumulate_reg[3] (.D ( AccumulateIn[3] ) , .CLK ( clock ) 
    , .Q ( Accumulate[3] ) ) ;
DFFX1_LVT \Accumulate_reg[2] (.D ( AccumulateIn[2] ) , .CLK ( clock ) 
    , .Q ( Accumulate[2] ) ) ;
DFFX1_LVT \Accumulate_reg[1] (.D ( AccumulateIn[1] ) , .CLK ( clock ) 
    , .Q ( Accumulate[1] ) ) ;
MUX21X1_HVT U3 (.A1 ( N34 ) , .S0 ( IN1 ) , .Y ( n30 ) , .A2 ( difference[0] ) ) ;
XNOR2X1_LVT U4 (.A2 ( s1s2mux ) , .A1 ( n3 ) , .Y ( n19 ) ) ;
INVX1_LVT U5 (.A ( R[0] ) , .Y ( n3 ) ) ;
OR2X1_LVT U7 (.Y ( AccumulateIn[4] ) , .A2 ( n4 ) , .A1 ( n26 ) ) ;
MUX21X1_LVT U9 (.A1 ( s1[0] ) , .S0 ( n2 ) , .Y ( difference[0] ) 
    , .A2 ( s2[0] ) ) ;
MUX21X1_HVT U10 (.A1 ( N38 ) , .S0 ( IN1 ) , .Y ( n26 ) , .A2 ( difference[4] ) ) ;
MUX21X1_HVT U11 (.A1 ( N39 ) , .S0 ( IN1 ) , .Y ( n27 ) , .A2 ( difference[5] ) ) ;
MUX21X1_HVT U12 (.A1 ( N40 ) , .S0 ( IN1 ) , .Y ( n28 ) , .A2 ( difference[6] ) ) ;
AND2X1_HVT U13 (.Y ( n4 ) , .A1 ( Carry ) , .A2 ( newDist ) ) ;
NOR4X0_LVT U15 (.Y ( n22 ) , .A4 ( n20 ) , .A2 ( n19 ) , .A3 ( R[5] ) 
    , .A1 ( n21 ) ) ;
NOR4X1_LVT U18 (.Y ( n2 ) , .A4 ( n19 ) , .A2 ( n20 ) , .A3 ( R[5] ) 
    , .A1 ( n21 ) ) ;
AND2X1_LVT U21 (.Y ( n5 ) , .A1 ( Carry ) , .A2 ( newDist ) ) ;
OR2X1_LVT U22 (.Y ( AccumulateIn[1] ) , .A2 ( n5 ) , .A1 ( n23 ) ) ;
OR2X1_LVT U23 (.Y ( AccumulateIn[2] ) , .A2 ( n5 ) , .A1 ( n24 ) ) ;
OR2X1_LVT U24 (.Y ( AccumulateIn[3] ) , .A2 ( n5 ) , .A1 ( n25 ) ) ;
OR2X1_LVT U25 (.Y ( AccumulateIn[6] ) , .A2 ( n4 ) , .A1 ( n28 ) ) ;
OR2X1_LVT U26 (.Y ( AccumulateIn[5] ) , .A2 ( n5 ) , .A1 ( n27 ) ) ;
OR2X1_LVT U27 (.Y ( AccumulateIn[7] ) , .A2 ( n5 ) , .A1 ( n29 ) ) ;
OR2X1_LVT U28 (.Y ( AccumulateIn[0] ) , .A2 ( n4 ) , .A1 ( n30 ) ) ;
MUX21X1_HVT U30 (.A1 ( s1[7] ) , .S0 ( n2 ) , .Y ( difference[7] ) 
    , .A2 ( s2[7] ) ) ;
MUX21X1_HVT U31 (.A1 ( s1[6] ) , .S0 ( n22 ) , .Y ( difference[6] ) 
    , .A2 ( s2[6] ) ) ;
MUX21X1_HVT U32 (.A1 ( s1[5] ) , .S0 ( n22 ) , .Y ( difference[5] ) 
    , .A2 ( s2[5] ) ) ;
MUX21X1_HVT U33 (.A1 ( s1[4] ) , .S0 ( n2 ) , .Y ( difference[4] ) 
    , .A2 ( s2[4] ) ) ;
MUX21X1_HVT U34 (.A1 ( s1[3] ) , .S0 ( n22 ) , .Y ( difference[3] ) 
    , .A2 ( s2[3] ) ) ;
MUX21X1_HVT U35 (.A1 ( s1[2] ) , .S0 ( n22 ) , .Y ( difference[2] ) 
    , .A2 ( s2[2] ) ) ;
INVX1_LVT U36 (.A ( R[4] ) , .Y ( n16 ) ) ;
INVX1_LVT U37 (.A ( R[2] ) , .Y ( n15 ) ) ;
INVX1_LVT U38 (.A ( R[7] ) , .Y ( n14 ) ) ;
INVX1_LVT U39 (.A ( R[6] ) , .Y ( n13 ) ) ;
NAND4X0_LVT U40 (.A2 ( n15 ) , .A4 ( n13 ) , .A3 ( n14 ) , .Y ( n21 ) 
    , .A1 ( n16 ) ) ;
INVX1_LVT U41 (.A ( R[3] ) , .Y ( n18 ) ) ;
INVX1_LVT U42 (.A ( R[1] ) , .Y ( n17 ) ) ;
NAND2X0_LVT U43 (.A2 ( n17 ) , .A1 ( n18 ) , .Y ( n20 ) ) ;
MUX21X1_LVT U44 (.A1 ( s1[1] ) , .S0 ( n22 ) , .Y ( difference[1] ) 
    , .A2 ( s2[1] ) ) ;
MUX21X1_LVT U45 (.A1 ( N35 ) , .S0 ( IN1 ) , .Y ( n23 ) , .A2 ( difference[1] ) ) ;
MUX21X1_LVT U46 (.A1 ( N36 ) , .S0 ( IN1 ) , .Y ( n24 ) , .A2 ( difference[2] ) ) ;
MUX21X1_LVT U47 (.A1 ( N37 ) , .S0 ( IN1 ) , .Y ( n25 ) , .A2 ( difference[3] ) ) ;
MUX21X1_LVT U48 (.A1 ( N41 ) , .S0 ( IN0 ) , .Y ( n29 ) , .A2 ( difference[7] ) ) ;
endmodule




module PE_8_DW01_add_0 (SUM , CI , CO , B , A );
output [8:0] SUM ;
input  CI ;
output CO ;
input  [8:0] B ;
input  [8:0] A ;


wire [8:1] carry ;

FADDX1_LVT U1_7 (.CI ( carry[7] ) , .A ( A[7] ) , .CO ( SUM[8] ) , .B ( B[7] ) 
    , .S ( SUM[7] ) ) ;
AND2X1_LVT U2 (.Y ( carry[1] ) , .A1 ( A[0] ) , .A2 ( B[0] ) ) ;
XOR2X1_HVT U1 (.Y ( SUM[0] ) , .A2 ( B[0] ) , .A1 ( A[0] ) ) ;
FADDX1_LVT U1_1 (.CI ( carry[1] ) , .A ( A[1] ) , .CO ( carry[2] ) , .B ( B[1] ) 
    , .S ( SUM[1] ) ) ;
FADDX1_LVT U1_2 (.CI ( carry[2] ) , .A ( A[2] ) , .CO ( carry[3] ) , .B ( B[2] ) 
    , .S ( SUM[2] ) ) ;
FADDX1_LVT U1_3 (.CI ( carry[3] ) , .A ( A[3] ) , .CO ( carry[4] ) , .B ( B[3] ) 
    , .S ( SUM[3] ) ) ;
FADDX1_LVT U1_4 (.CI ( carry[4] ) , .A ( A[4] ) , .CO ( carry[5] ) , .B ( B[4] ) 
    , .S ( SUM[4] ) ) ;
FADDX1_LVT U1_5 (.CI ( carry[5] ) , .A ( A[5] ) , .CO ( carry[6] ) , .B ( B[5] ) 
    , .S ( SUM[5] ) ) ;
FADDX1_LVT U1_6 (.CI ( carry[6] ) , .A ( A[6] ) , .CO ( carry[7] ) , .B ( B[6] ) 
    , .S ( SUM[6] ) ) ;
endmodule




module PE_8 (clock , s1s2mux , newDist , IN0 , Rpipe , Accumulate , 
    s2 , s1 , R );
input  clock ;
input  s1s2mux ;
input  newDist ;
input  IN0 ;
output [7:0] Rpipe ;
output [7:0] Accumulate ;
input  [7:0] s2 ;
input  [7:0] s1 ;
input  [7:0] R ;

wire n50 ;
assign n50 = 1'b0;
wire [7:0] difference ;
wire n49 ;
assign n49 = 1'b0;
wire n48 ;
assign n48 = 1'b0;

wire [7:0] AccumulateIn ;


PE_8_DW01_add_0 add_16 (
    .SUM ( {Carry , N41 , N40 , N39 , N38 , N37 , N36 , N35 , N34 } ) , 
    .CI ( n50 ) , 
    .B ( {n49 , difference[7] , difference[6] , difference[5] , 
	difference[4] , difference[3] , difference[2] , difference[1] , 
	difference[0] } ) , 
    .A ( {n48 , Accumulate[7] , Accumulate[6] , Accumulate[5] , 
	Accumulate[4] , Accumulate[3] , Accumulate[2] , Accumulate[1] , 
	Accumulate[0] } ) ) ;

DFFX1_LVT \Rpipe_reg[7] (.D ( R[7] ) , .CLK ( clock ) , .Q ( Rpipe[7] ) ) ;
DFFX1_LVT \Rpipe_reg[6] (.D ( R[6] ) , .CLK ( clock ) , .Q ( Rpipe[6] ) ) ;
DFFX1_LVT \Rpipe_reg[5] (.D ( R[5] ) , .CLK ( clock ) , .Q ( Rpipe[5] ) ) ;
DFFX1_LVT \Rpipe_reg[4] (.D ( R[4] ) , .CLK ( clock ) , .Q ( Rpipe[4] ) ) ;
DFFX1_LVT \Rpipe_reg[3] (.D ( R[3] ) , .CLK ( clock ) , .Q ( Rpipe[3] ) ) ;
DFFX1_LVT \Rpipe_reg[2] (.D ( R[2] ) , .CLK ( clock ) , .Q ( Rpipe[2] ) ) ;
DFFX1_LVT \Rpipe_reg[1] (.D ( R[1] ) , .CLK ( clock ) , .Q ( Rpipe[1] ) ) ;
DFFX1_LVT \Rpipe_reg[0] (.D ( R[0] ) , .CLK ( clock ) , .Q ( Rpipe[0] ) ) ;
DFFX1_LVT \Accumulate_reg[0] (.D ( AccumulateIn[0] ) , .CLK ( clock ) 
    , .Q ( Accumulate[0] ) ) ;
DFFX1_LVT \Accumulate_reg[7] (.D ( AccumulateIn[7] ) , .CLK ( clock ) 
    , .Q ( Accumulate[7] ) ) ;
DFFX1_LVT \Accumulate_reg[6] (.D ( AccumulateIn[6] ) , .CLK ( clock ) 
    , .Q ( Accumulate[6] ) ) ;
DFFX1_LVT \Accumulate_reg[5] (.D ( AccumulateIn[5] ) , .CLK ( clock ) 
    , .Q ( Accumulate[5] ) ) ;
DFFX1_LVT \Accumulate_reg[4] (.D ( AccumulateIn[4] ) , .CLK ( clock ) 
    , .Q ( Accumulate[4] ) ) ;
DFFX1_LVT \Accumulate_reg[3] (.D ( AccumulateIn[3] ) , .CLK ( clock ) 
    , .Q ( Accumulate[3] ) ) ;
DFFX1_LVT \Accumulate_reg[2] (.D ( AccumulateIn[2] ) , .CLK ( clock ) 
    , .Q ( Accumulate[2] ) ) ;
DFFX1_LVT \Accumulate_reg[1] (.D ( AccumulateIn[1] ) , .CLK ( clock ) 
    , .Q ( Accumulate[1] ) ) ;
MUX21X1_LVT U3 (.A1 ( N34 ) , .S0 ( newDist ) , .Y ( n28 ) 
    , .A2 ( difference[0] ) ) ;
AND2X1_LVT U4 (.Y ( n2 ) , .A1 ( Carry ) , .A2 ( IN0 ) ) ;
XOR2X1_LVT U14 (.Y ( n17 ) , .A2 ( s1s2mux ) , .A1 ( R[0] ) ) ;
INVX1_LVT U15 (.A ( R[4] ) , .Y ( n14 ) ) ;
INVX1_LVT U16 (.A ( R[2] ) , .Y ( n13 ) ) ;
INVX1_LVT U17 (.A ( R[7] ) , .Y ( n12 ) ) ;
INVX1_LVT U18 (.A ( R[6] ) , .Y ( n11 ) ) ;
NAND4X0_LVT U19 (.A2 ( n13 ) , .A4 ( n11 ) , .A3 ( n12 ) , .Y ( n19 ) 
    , .A1 ( n14 ) ) ;
INVX1_LVT U20 (.A ( R[3] ) , .Y ( n16 ) ) ;
INVX1_LVT U21 (.A ( R[1] ) , .Y ( n15 ) ) ;
NAND2X0_LVT U22 (.A2 ( n15 ) , .A1 ( n16 ) , .Y ( n18 ) ) ;
NOR4X1_LVT U23 (.Y ( n20 ) , .A4 ( n17 ) , .A2 ( n18 ) , .A3 ( R[5] ) 
    , .A1 ( n19 ) ) ;
MUX21X1_LVT U24 (.A1 ( s1[7] ) , .S0 ( n20 ) , .Y ( difference[7] ) 
    , .A2 ( s2[7] ) ) ;
MUX21X1_LVT U25 (.A1 ( s1[6] ) , .S0 ( n20 ) , .Y ( difference[6] ) 
    , .A2 ( s2[6] ) ) ;
MUX21X1_LVT U26 (.A1 ( s1[5] ) , .S0 ( n20 ) , .Y ( difference[5] ) 
    , .A2 ( s2[5] ) ) ;
MUX21X1_LVT U27 (.A1 ( s1[4] ) , .S0 ( n20 ) , .Y ( difference[4] ) 
    , .A2 ( s2[4] ) ) ;
MUX21X1_LVT U28 (.A1 ( s1[3] ) , .S0 ( n20 ) , .Y ( difference[3] ) 
    , .A2 ( s2[3] ) ) ;
MUX21X1_LVT U29 (.A1 ( s1[2] ) , .S0 ( n20 ) , .Y ( difference[2] ) 
    , .A2 ( s2[2] ) ) ;
MUX21X1_LVT U30 (.A1 ( s1[1] ) , .S0 ( n20 ) , .Y ( difference[1] ) 
    , .A2 ( s2[1] ) ) ;
MUX21X1_LVT U31 (.A1 ( s1[0] ) , .S0 ( n20 ) , .Y ( difference[0] ) 
    , .A2 ( s2[0] ) ) ;
MUX21X1_LVT U32 (.A1 ( N35 ) , .S0 ( newDist ) , .Y ( n21 ) 
    , .A2 ( difference[1] ) ) ;
OR2X1_LVT U33 (.Y ( AccumulateIn[1] ) , .A2 ( n2 ) , .A1 ( n21 ) ) ;
MUX21X1_LVT U34 (.A1 ( N36 ) , .S0 ( newDist ) , .Y ( n22 ) 
    , .A2 ( difference[2] ) ) ;
OR2X1_LVT U35 (.Y ( AccumulateIn[2] ) , .A2 ( n2 ) , .A1 ( n22 ) ) ;
MUX21X1_LVT U36 (.A1 ( N37 ) , .S0 ( newDist ) , .Y ( n23 ) 
    , .A2 ( difference[3] ) ) ;
OR2X1_LVT U37 (.Y ( AccumulateIn[3] ) , .A2 ( n2 ) , .A1 ( n23 ) ) ;
MUX21X1_LVT U38 (.A1 ( N38 ) , .S0 ( newDist ) , .Y ( n24 ) 
    , .A2 ( difference[4] ) ) ;
OR2X1_LVT U39 (.Y ( AccumulateIn[4] ) , .A2 ( n2 ) , .A1 ( n24 ) ) ;
MUX21X1_LVT U40 (.A1 ( N39 ) , .S0 ( newDist ) , .Y ( n25 ) 
    , .A2 ( difference[5] ) ) ;
OR2X1_LVT U41 (.Y ( AccumulateIn[5] ) , .A2 ( n2 ) , .A1 ( n25 ) ) ;
MUX21X1_LVT U42 (.A1 ( N40 ) , .S0 ( newDist ) , .Y ( n26 ) 
    , .A2 ( difference[6] ) ) ;
OR2X1_LVT U43 (.Y ( AccumulateIn[6] ) , .A2 ( n2 ) , .A1 ( n26 ) ) ;
MUX21X1_LVT U44 (.A1 ( N41 ) , .S0 ( newDist ) , .Y ( n27 ) 
    , .A2 ( difference[7] ) ) ;
OR2X1_LVT U45 (.Y ( AccumulateIn[7] ) , .A2 ( n2 ) , .A1 ( n27 ) ) ;
OR2X1_LVT U46 (.Y ( AccumulateIn[0] ) , .A2 ( n2 ) , .A1 ( n28 ) ) ;
endmodule




module PE_9_DW01_add_0 (SUM , CI , CO , B , A );
output [8:0] SUM ;
input  CI ;
output CO ;
input  [8:0] B ;
input  [8:0] A ;


wire [8:1] carry ;

FADDX1_LVT U1_7 (.CI ( carry[7] ) , .A ( A[7] ) , .CO ( SUM[8] ) , .B ( B[7] ) 
    , .S ( SUM[7] ) ) ;
AND2X1_LVT U2 (.Y ( carry[1] ) , .A1 ( A[0] ) , .A2 ( B[0] ) ) ;
XOR2X1_HVT U1 (.Y ( SUM[0] ) , .A2 ( B[0] ) , .A1 ( A[0] ) ) ;
FADDX1_LVT U1_1 (.CI ( carry[1] ) , .A ( A[1] ) , .CO ( carry[2] ) , .B ( B[1] ) 
    , .S ( SUM[1] ) ) ;
FADDX1_LVT U1_2 (.CI ( carry[2] ) , .A ( A[2] ) , .CO ( carry[3] ) , .B ( B[2] ) 
    , .S ( SUM[2] ) ) ;
FADDX1_LVT U1_3 (.CI ( carry[3] ) , .A ( A[3] ) , .CO ( carry[4] ) , .B ( B[3] ) 
    , .S ( SUM[3] ) ) ;
FADDX1_LVT U1_4 (.CI ( carry[4] ) , .A ( A[4] ) , .CO ( carry[5] ) , .B ( B[4] ) 
    , .S ( SUM[4] ) ) ;
FADDX1_LVT U1_5 (.CI ( carry[5] ) , .A ( A[5] ) , .CO ( carry[6] ) , .B ( B[5] ) 
    , .S ( SUM[5] ) ) ;
FADDX1_LVT U1_6 (.CI ( carry[6] ) , .A ( A[6] ) , .CO ( carry[7] ) , .B ( B[6] ) 
    , .S ( SUM[6] ) ) ;
endmodule




module PE_9 (clock , s1s2mux , newDist , IN1 , Rpipe , Accumulate , 
    s2 , s1 , R );
input  clock ;
input  s1s2mux ;
input  newDist ;
input  IN1 ;
output [7:0] Rpipe ;
output [7:0] Accumulate ;
input  [7:0] s2 ;
input  [7:0] s1 ;
input  [7:0] R ;

wire n11 ;
assign n11 = 1'b0;
wire [7:0] difference ;
wire n10 ;
assign n10 = 1'b0;
wire n4 ;
assign n4 = 1'b0;

wire [7:0] AccumulateIn ;


PE_9_DW01_add_0 add_16 (
    .SUM ( {Carry , N41 , N40 , N39 , N38 , N37 , N36 , N35 , N34 } ) , 
    .CI ( n11 ) , 
    .B ( {n10 , difference[7] , difference[6] , difference[5] , 
	difference[4] , difference[3] , difference[2] , difference[1] , 
	difference[0] } ) , 
    .A ( {n4 , Accumulate[7] , Accumulate[6] , Accumulate[5] , 
	Accumulate[4] , Accumulate[3] , Accumulate[2] , Accumulate[1] , 
	Accumulate[0] } ) ) ;

AND2X1_LVT U2 (.Y ( n46 ) , .A1 ( Carry ) , .A2 ( newDist ) ) ;
AND4X1_LVT U1 (.Y ( n45 ) , .A1 ( n7 ) , .A3 ( n6 ) , .A4 ( n8 ) , .A2 ( n2 ) ) ;
XOR2X1_LVT U3 (.Y ( n8 ) , .A1 ( s1s2mux ) , .A2 ( n9 ) ) ;
OR2X1_LVT U32 (.Y ( AccumulateIn[4] ) , .A2 ( n46 ) , .A1 ( n28 ) ) ;
MUX21X1_HVT U33 (.A1 ( N40 ) , .S0 ( IN1 ) , .Y ( n30 ) , .A2 ( difference[6] ) ) ;
MUX21X1_HVT U34 (.A1 ( N39 ) , .S0 ( IN1 ) , .Y ( n29 ) , .A2 ( difference[5] ) ) ;
MUX21X1_HVT U35 (.A1 ( N38 ) , .S0 ( IN1 ) , .Y ( n28 ) , .A2 ( difference[4] ) ) ;
MUX21X1_HVT U36 (.A1 ( N37 ) , .S0 ( IN1 ) , .Y ( n27 ) , .A2 ( difference[3] ) ) ;
MUX21X1_HVT U37 (.A1 ( N34 ) , .S0 ( IN1 ) , .Y ( n32 ) , .A2 ( difference[0] ) ) ;
MUX21X1_HVT U38 (.A1 ( s1[7] ) , .S0 ( n5 ) , .Y ( difference[7] ) 
    , .A2 ( s2[7] ) ) ;
MUX21X1_HVT U39 (.A1 ( s1[6] ) , .S0 ( n45 ) , .Y ( difference[6] ) 
    , .A2 ( s2[6] ) ) ;
MUX21X1_HVT U40 (.A1 ( s1[5] ) , .S0 ( n5 ) , .Y ( difference[5] ) 
    , .A2 ( s2[5] ) ) ;
MUX21X1_HVT U41 (.A1 ( s1[4] ) , .S0 ( n45 ) , .Y ( difference[4] ) 
    , .A2 ( s2[4] ) ) ;
MUX21X1_HVT U42 (.A1 ( s1[2] ) , .S0 ( n45 ) , .Y ( difference[2] ) 
    , .A2 ( s2[2] ) ) ;
INVX1_LVT U43 (.A ( R[4] ) , .Y ( n22 ) ) ;
INVX1_LVT U44 (.A ( R[2] ) , .Y ( n21 ) ) ;
INVX1_LVT U45 (.A ( R[7] ) , .Y ( n20 ) ) ;
INVX1_LVT U46 (.A ( R[6] ) , .Y ( n19 ) ) ;
INVX1_LVT U47 (.A ( R[3] ) , .Y ( n24 ) ) ;
INVX1_LVT U48 (.A ( R[1] ) , .Y ( n23 ) ) ;
MUX21X1_LVT U49 (.A1 ( s1[1] ) , .S0 ( n5 ) , .Y ( difference[1] ) 
    , .A2 ( s2[1] ) ) ;
MUX21X1_LVT U50 (.A1 ( s1[0] ) , .S0 ( n45 ) , .Y ( difference[0] ) 
    , .A2 ( s2[0] ) ) ;
DFFX1_LVT \Rpipe_reg[7] (.D ( R[7] ) , .CLK ( clock ) , .Q ( Rpipe[7] ) ) ;
DFFX1_LVT \Rpipe_reg[6] (.D ( R[6] ) , .CLK ( clock ) , .Q ( Rpipe[6] ) ) ;
DFFX1_LVT \Rpipe_reg[5] (.D ( R[5] ) , .CLK ( clock ) , .Q ( Rpipe[5] ) ) ;
DFFX1_LVT \Rpipe_reg[4] (.D ( R[4] ) , .CLK ( clock ) , .Q ( Rpipe[4] ) ) ;
DFFX1_LVT \Rpipe_reg[3] (.D ( R[3] ) , .CLK ( clock ) , .Q ( Rpipe[3] ) ) ;
DFFX1_LVT \Rpipe_reg[2] (.D ( R[2] ) , .CLK ( clock ) , .Q ( Rpipe[2] ) ) ;
DFFX1_LVT \Rpipe_reg[1] (.D ( R[1] ) , .CLK ( clock ) , .Q ( Rpipe[1] ) ) ;
DFFX1_LVT \Rpipe_reg[0] (.D ( R[0] ) , .CLK ( clock ) , .Q ( Rpipe[0] ) ) ;
DFFX1_LVT \Accumulate_reg[0] (.D ( AccumulateIn[0] ) , .CLK ( clock ) 
    , .Q ( Accumulate[0] ) ) ;
DFFX1_LVT \Accumulate_reg[7] (.D ( AccumulateIn[7] ) , .CLK ( clock ) 
    , .Q ( Accumulate[7] ) ) ;
DFFX1_LVT \Accumulate_reg[6] (.D ( AccumulateIn[6] ) , .CLK ( clock ) 
    , .Q ( Accumulate[6] ) ) ;
DFFX1_LVT \Accumulate_reg[5] (.D ( AccumulateIn[5] ) , .CLK ( clock ) 
    , .Q ( Accumulate[5] ) ) ;
DFFX1_LVT \Accumulate_reg[4] (.D ( AccumulateIn[4] ) , .CLK ( clock ) 
    , .Q ( Accumulate[4] ) ) ;
DFFX1_LVT \Accumulate_reg[3] (.D ( AccumulateIn[3] ) , .CLK ( clock ) 
    , .Q ( Accumulate[3] ) ) ;
DFFX1_LVT \Accumulate_reg[2] (.D ( AccumulateIn[2] ) , .CLK ( clock ) 
    , .Q ( Accumulate[2] ) ) ;
DFFX1_LVT \Accumulate_reg[1] (.D ( AccumulateIn[1] ) , .CLK ( clock ) 
    , .Q ( Accumulate[1] ) ) ;
OR2X1_LVT U5 (.Y ( AccumulateIn[3] ) , .A2 ( n46 ) , .A1 ( n27 ) ) ;
OR2X1_LVT U7 (.Y ( AccumulateIn[6] ) , .A2 ( n46 ) , .A1 ( n30 ) ) ;
AND4X1_LVT U8 (.Y ( n5 ) , .A1 ( n7 ) , .A3 ( n6 ) , .A4 ( n8 ) , .A2 ( n2 ) ) ;
INVX1_LVT U9 (.A ( R[0] ) , .Y ( n9 ) ) ;
INVX1_LVT U10 (.A ( R[5] ) , .Y ( n6 ) ) ;
AND4X1_LVT U11 (.Y ( n7 ) , .A1 ( n22 ) , .A3 ( n20 ) , .A4 ( n19 ) , .A2 ( n21 ) ) ;
OR2X1_LVT U12 (.Y ( AccumulateIn[1] ) , .A2 ( n46 ) , .A1 ( n25 ) ) ;
OR2X1_LVT U13 (.Y ( AccumulateIn[2] ) , .A2 ( n46 ) , .A1 ( n26 ) ) ;
OR2X1_LVT U14 (.Y ( AccumulateIn[5] ) , .A2 ( n46 ) , .A1 ( n29 ) ) ;
OR2X1_LVT U15 (.Y ( AccumulateIn[0] ) , .A2 ( n46 ) , .A1 ( n32 ) ) ;
AND2X1_LVT U18 (.Y ( n2 ) , .A1 ( n24 ) , .A2 ( n23 ) ) ;
MUX21X1_LVT U20 (.A1 ( s1[3] ) , .S0 ( n45 ) , .Y ( difference[3] ) 
    , .A2 ( s2[3] ) ) ;
MUX21X1_HVT U22 (.A1 ( N36 ) , .S0 ( IN1 ) , .Y ( n26 ) , .A2 ( difference[2] ) ) ;
MUX21X1_LVT U23 (.A1 ( N41 ) , .S0 ( IN1 ) , .Y ( n31 ) , .A2 ( difference[7] ) ) ;
MUX21X1_HVT U25 (.A1 ( N35 ) , .S0 ( IN1 ) , .Y ( n25 ) , .A2 ( difference[1] ) ) ;
OR2X1_LVT U29 (.Y ( AccumulateIn[7] ) , .A2 ( n46 ) , .A1 ( n31 ) ) ;
endmodule




module PE_10_DW01_add_0 (SUM , CI , CO , B , A );
output [8:0] SUM ;
input  CI ;
output CO ;
input  [8:0] B ;
input  [8:0] A ;


wire [8:1] carry ;

FADDX1_LVT U1_7 (.CI ( carry[7] ) , .A ( A[7] ) , .CO ( SUM[8] ) , .B ( B[7] ) 
    , .S ( SUM[7] ) ) ;
AND2X1_LVT U2 (.Y ( carry[1] ) , .A1 ( A[0] ) , .A2 ( B[0] ) ) ;
XOR2X1_HVT U1 (.Y ( SUM[0] ) , .A2 ( B[0] ) , .A1 ( A[0] ) ) ;
FADDX1_LVT U1_1 (.CI ( carry[1] ) , .A ( A[1] ) , .CO ( carry[2] ) , .B ( B[1] ) 
    , .S ( SUM[1] ) ) ;
FADDX1_LVT U1_2 (.CI ( carry[2] ) , .A ( A[2] ) , .CO ( carry[3] ) , .B ( B[2] ) 
    , .S ( SUM[2] ) ) ;
FADDX1_LVT U1_3 (.CI ( carry[3] ) , .A ( A[3] ) , .CO ( carry[4] ) , .B ( B[3] ) 
    , .S ( SUM[3] ) ) ;
FADDX1_LVT U1_4 (.CI ( carry[4] ) , .A ( A[4] ) , .CO ( carry[5] ) , .B ( B[4] ) 
    , .S ( SUM[4] ) ) ;
FADDX1_LVT U1_5 (.CI ( carry[5] ) , .A ( A[5] ) , .CO ( carry[6] ) , .B ( B[5] ) 
    , .S ( SUM[5] ) ) ;
FADDX1_LVT U1_6 (.CI ( carry[6] ) , .A ( A[6] ) , .CO ( carry[7] ) , .B ( B[6] ) 
    , .S ( SUM[6] ) ) ;
endmodule




module PE_10 (clock , s1s2mux , newDist , IN0 , Rpipe , Accumulate , 
    s2 , s1 , R );
input  clock ;
input  s1s2mux ;
input  newDist ;
input  IN0 ;
output [7:0] Rpipe ;
output [7:0] Accumulate ;
input  [7:0] s2 ;
input  [7:0] s1 ;
input  [7:0] R ;

wire n50 ;
assign n50 = 1'b0;
wire [7:0] difference ;
wire n49 ;
assign n49 = 1'b0;
wire n48 ;
assign n48 = 1'b0;

wire [7:0] AccumulateIn ;


PE_10_DW01_add_0 add_16 (
    .SUM ( {Carry , N41 , N40 , N39 , N38 , N37 , N36 , N35 , N34 } ) , 
    .CI ( n50 ) , 
    .B ( {n49 , difference[7] , difference[6] , difference[5] , 
	difference[4] , difference[3] , difference[2] , difference[1] , 
	difference[0] } ) , 
    .A ( {n48 , Accumulate[7] , Accumulate[6] , Accumulate[5] , 
	Accumulate[4] , Accumulate[3] , Accumulate[2] , Accumulate[1] , 
	Accumulate[0] } ) ) ;

XOR2X1_LVT U9 (.Y ( n17 ) , .A2 ( s1s2mux ) , .A1 ( R[0] ) ) ;
AND2X1_LVT U13 (.Y ( n9 ) , .A1 ( Carry ) , .A2 ( IN0 ) ) ;
INVX1_LVT U14 (.A ( R[4] ) , .Y ( n14 ) ) ;
INVX1_LVT U15 (.A ( R[2] ) , .Y ( n13 ) ) ;
INVX1_LVT U16 (.A ( R[7] ) , .Y ( n12 ) ) ;
INVX1_LVT U17 (.A ( R[6] ) , .Y ( n11 ) ) ;
NAND4X0_LVT U18 (.A2 ( n13 ) , .A4 ( n11 ) , .A3 ( n12 ) , .Y ( n19 ) 
    , .A1 ( n14 ) ) ;
INVX1_LVT U19 (.A ( R[3] ) , .Y ( n16 ) ) ;
INVX1_LVT U20 (.A ( R[1] ) , .Y ( n15 ) ) ;
NAND2X0_LVT U21 (.A2 ( n15 ) , .A1 ( n16 ) , .Y ( n18 ) ) ;
NOR4X1_LVT U22 (.Y ( n20 ) , .A4 ( n17 ) , .A2 ( n18 ) , .A3 ( R[5] ) 
    , .A1 ( n19 ) ) ;
MUX21X1_LVT U23 (.A1 ( s1[7] ) , .S0 ( n20 ) , .Y ( difference[7] ) 
    , .A2 ( s2[7] ) ) ;
MUX21X1_LVT U24 (.A1 ( s1[6] ) , .S0 ( n20 ) , .Y ( difference[6] ) 
    , .A2 ( s2[6] ) ) ;
MUX21X1_LVT U25 (.A1 ( s1[5] ) , .S0 ( n20 ) , .Y ( difference[5] ) 
    , .A2 ( s2[5] ) ) ;
MUX21X1_LVT U26 (.A1 ( s1[4] ) , .S0 ( n20 ) , .Y ( difference[4] ) 
    , .A2 ( s2[4] ) ) ;
MUX21X1_LVT U27 (.A1 ( s1[3] ) , .S0 ( n20 ) , .Y ( difference[3] ) 
    , .A2 ( s2[3] ) ) ;
MUX21X1_LVT U28 (.A1 ( s1[2] ) , .S0 ( n20 ) , .Y ( difference[2] ) 
    , .A2 ( s2[2] ) ) ;
MUX21X1_LVT U29 (.A1 ( s1[1] ) , .S0 ( n20 ) , .Y ( difference[1] ) 
    , .A2 ( s2[1] ) ) ;
MUX21X1_LVT U30 (.A1 ( s1[0] ) , .S0 ( n20 ) , .Y ( difference[0] ) 
    , .A2 ( s2[0] ) ) ;
MUX21X1_LVT U31 (.A1 ( N35 ) , .S0 ( newDist ) , .Y ( n21 ) 
    , .A2 ( difference[1] ) ) ;
OR2X1_LVT U32 (.Y ( AccumulateIn[1] ) , .A2 ( n9 ) , .A1 ( n21 ) ) ;
MUX21X1_LVT U33 (.A1 ( N36 ) , .S0 ( newDist ) , .Y ( n22 ) 
    , .A2 ( difference[2] ) ) ;
OR2X1_LVT U34 (.Y ( AccumulateIn[2] ) , .A2 ( n9 ) , .A1 ( n22 ) ) ;
MUX21X1_LVT U35 (.A1 ( N37 ) , .S0 ( newDist ) , .Y ( n23 ) 
    , .A2 ( difference[3] ) ) ;
OR2X1_LVT U36 (.Y ( AccumulateIn[3] ) , .A2 ( n2 ) , .A1 ( n23 ) ) ;
MUX21X1_LVT U37 (.A1 ( N38 ) , .S0 ( newDist ) , .Y ( n24 ) 
    , .A2 ( difference[4] ) ) ;
OR2X1_LVT U38 (.Y ( AccumulateIn[4] ) , .A2 ( n3 ) , .A1 ( n24 ) ) ;
MUX21X1_LVT U39 (.A1 ( N39 ) , .S0 ( newDist ) , .Y ( n25 ) 
    , .A2 ( difference[5] ) ) ;
OR2X1_LVT U40 (.Y ( AccumulateIn[5] ) , .A2 ( n2 ) , .A1 ( n25 ) ) ;
MUX21X1_LVT U41 (.A1 ( N40 ) , .S0 ( newDist ) , .Y ( n26 ) 
    , .A2 ( difference[6] ) ) ;
OR2X1_LVT U42 (.Y ( AccumulateIn[6] ) , .A2 ( n3 ) , .A1 ( n26 ) ) ;
MUX21X1_LVT U43 (.A1 ( N41 ) , .S0 ( newDist ) , .Y ( n27 ) 
    , .A2 ( difference[7] ) ) ;
OR2X1_LVT U44 (.Y ( AccumulateIn[7] ) , .A2 ( n2 ) , .A1 ( n27 ) ) ;
MUX21X1_LVT U45 (.A1 ( N34 ) , .S0 ( newDist ) , .Y ( n28 ) 
    , .A2 ( difference[0] ) ) ;
OR2X1_LVT U46 (.Y ( AccumulateIn[0] ) , .A2 ( n9 ) , .A1 ( n28 ) ) ;
DFFX1_LVT \Rpipe_reg[7] (.D ( R[7] ) , .CLK ( clock ) , .Q ( Rpipe[7] ) ) ;
DFFX1_LVT \Rpipe_reg[6] (.D ( R[6] ) , .CLK ( clock ) , .Q ( Rpipe[6] ) ) ;
DFFX1_LVT \Rpipe_reg[5] (.D ( R[5] ) , .CLK ( clock ) , .Q ( Rpipe[5] ) ) ;
DFFX1_LVT \Rpipe_reg[4] (.D ( R[4] ) , .CLK ( clock ) , .Q ( Rpipe[4] ) ) ;
DFFX1_LVT \Rpipe_reg[3] (.D ( R[3] ) , .CLK ( clock ) , .Q ( Rpipe[3] ) ) ;
DFFX1_LVT \Rpipe_reg[2] (.D ( R[2] ) , .CLK ( clock ) , .Q ( Rpipe[2] ) ) ;
DFFX1_LVT \Rpipe_reg[1] (.D ( R[1] ) , .CLK ( clock ) , .Q ( Rpipe[1] ) ) ;
DFFX1_LVT \Rpipe_reg[0] (.D ( R[0] ) , .CLK ( clock ) , .Q ( Rpipe[0] ) ) ;
DFFX1_LVT \Accumulate_reg[0] (.D ( AccumulateIn[0] ) , .CLK ( clock ) 
    , .Q ( Accumulate[0] ) ) ;
DFFX1_LVT \Accumulate_reg[7] (.D ( AccumulateIn[7] ) , .CLK ( clock ) 
    , .Q ( Accumulate[7] ) ) ;
DFFX1_LVT \Accumulate_reg[6] (.D ( AccumulateIn[6] ) , .CLK ( clock ) 
    , .Q ( Accumulate[6] ) ) ;
DFFX1_LVT \Accumulate_reg[5] (.D ( AccumulateIn[5] ) , .CLK ( clock ) 
    , .Q ( Accumulate[5] ) ) ;
DFFX1_LVT \Accumulate_reg[4] (.D ( AccumulateIn[4] ) , .CLK ( clock ) 
    , .Q ( Accumulate[4] ) ) ;
DFFX1_LVT \Accumulate_reg[3] (.D ( AccumulateIn[3] ) , .CLK ( clock ) 
    , .Q ( Accumulate[3] ) ) ;
DFFX1_LVT \Accumulate_reg[2] (.D ( AccumulateIn[2] ) , .CLK ( clock ) 
    , .Q ( Accumulate[2] ) ) ;
DFFX1_LVT \Accumulate_reg[1] (.D ( AccumulateIn[1] ) , .CLK ( clock ) 
    , .Q ( Accumulate[1] ) ) ;
AND2X1_LVT U3 (.Y ( n2 ) , .A1 ( Carry ) , .A2 ( IN0 ) ) ;
AND2X1_HVT U4 (.Y ( n3 ) , .A1 ( Carry ) , .A2 ( IN0 ) ) ;
endmodule




module PE_11_DW01_add_0 (SUM , CI , CO , B , A );
output [8:0] SUM ;
input  CI ;
output CO ;
input  [8:0] B ;
input  [8:0] A ;


wire [8:1] carry ;

FADDX1_LVT U1_7 (.CI ( carry[7] ) , .A ( A[7] ) , .CO ( SUM[8] ) , .B ( B[7] ) 
    , .S ( SUM[7] ) ) ;
AND2X1_LVT U2 (.Y ( carry[1] ) , .A1 ( A[0] ) , .A2 ( B[0] ) ) ;
XOR2X1_HVT U1 (.Y ( SUM[0] ) , .A2 ( B[0] ) , .A1 ( A[0] ) ) ;
FADDX1_LVT U1_1 (.CI ( carry[1] ) , .A ( A[1] ) , .CO ( carry[2] ) , .B ( B[1] ) 
    , .S ( SUM[1] ) ) ;
FADDX1_LVT U1_2 (.CI ( carry[2] ) , .A ( A[2] ) , .CO ( carry[3] ) , .B ( B[2] ) 
    , .S ( SUM[2] ) ) ;
FADDX1_LVT U1_3 (.CI ( carry[3] ) , .A ( A[3] ) , .CO ( carry[4] ) , .B ( B[3] ) 
    , .S ( SUM[3] ) ) ;
FADDX1_LVT U1_4 (.CI ( carry[4] ) , .A ( A[4] ) , .CO ( carry[5] ) , .B ( B[4] ) 
    , .S ( SUM[4] ) ) ;
FADDX1_LVT U1_5 (.CI ( carry[5] ) , .A ( A[5] ) , .CO ( carry[6] ) , .B ( B[5] ) 
    , .S ( SUM[5] ) ) ;
FADDX1_LVT U1_6 (.CI ( carry[6] ) , .A ( A[6] ) , .CO ( carry[7] ) , .B ( B[6] ) 
    , .S ( SUM[6] ) ) ;
endmodule




module PE_11 (clock , s1s2mux , newDist , IN0 , Rpipe , Accumulate , 
    s2 , s1 , R );
input  clock ;
input  s1s2mux ;
input  newDist ;
input  IN0 ;
output [7:0] Rpipe ;
output [7:0] Accumulate ;
input  [7:0] s2 ;
input  [7:0] s1 ;
input  [7:0] R ;

wire n49 ;
assign n49 = 1'b0;
wire [7:0] difference ;
wire n48 ;
assign n48 = 1'b0;
wire n47 ;
assign n47 = 1'b0;

wire [7:0] AccumulateIn ;


PE_11_DW01_add_0 add_16 (
    .SUM ( {Carry , N41 , N40 , N39 , N38 , N37 , N36 , N35 , N34 } ) , 
    .CI ( n49 ) , 
    .B ( {n48 , difference[7] , difference[6] , difference[5] , 
	difference[4] , difference[3] , difference[2] , difference[1] , 
	difference[0] } ) , 
    .A ( {n47 , Accumulate[7] , Accumulate[6] , Accumulate[5] , 
	Accumulate[4] , Accumulate[3] , Accumulate[2] , Accumulate[1] , 
	Accumulate[0] } ) ) ;

NOR4X1_LVT U1 (.Y ( n41 ) , .A4 ( n20 ) , .A2 ( n21 ) , .A3 ( R[5] ) 
    , .A1 ( n22 ) ) ;
DFFX1_LVT \Rpipe_reg[7] (.D ( R[7] ) , .CLK ( clock ) , .Q ( Rpipe[7] ) ) ;
DFFX1_LVT \Rpipe_reg[6] (.D ( R[6] ) , .CLK ( clock ) , .Q ( Rpipe[6] ) ) ;
DFFX1_LVT \Rpipe_reg[5] (.D ( R[5] ) , .CLK ( clock ) , .Q ( Rpipe[5] ) ) ;
DFFX1_LVT \Rpipe_reg[4] (.D ( R[4] ) , .CLK ( clock ) , .Q ( Rpipe[4] ) ) ;
DFFX1_LVT \Rpipe_reg[3] (.D ( R[3] ) , .CLK ( clock ) , .Q ( Rpipe[3] ) ) ;
DFFX1_LVT \Rpipe_reg[2] (.D ( R[2] ) , .CLK ( clock ) , .Q ( Rpipe[2] ) ) ;
DFFX1_LVT \Rpipe_reg[1] (.D ( R[1] ) , .CLK ( clock ) , .Q ( Rpipe[1] ) ) ;
DFFX1_LVT \Rpipe_reg[0] (.D ( R[0] ) , .CLK ( clock ) , .Q ( Rpipe[0] ) ) ;
DFFX1_LVT \Accumulate_reg[0] (.D ( AccumulateIn[0] ) , .CLK ( clock ) 
    , .Q ( Accumulate[0] ) ) ;
DFFX1_LVT \Accumulate_reg[7] (.D ( AccumulateIn[7] ) , .CLK ( clock ) 
    , .Q ( Accumulate[7] ) ) ;
DFFX1_LVT \Accumulate_reg[6] (.D ( AccumulateIn[6] ) , .CLK ( clock ) 
    , .Q ( Accumulate[6] ) ) ;
DFFX1_LVT \Accumulate_reg[5] (.D ( AccumulateIn[5] ) , .CLK ( clock ) 
    , .Q ( Accumulate[5] ) ) ;
DFFX1_LVT \Accumulate_reg[4] (.D ( AccumulateIn[4] ) , .CLK ( clock ) 
    , .Q ( Accumulate[4] ) ) ;
DFFX1_LVT \Accumulate_reg[3] (.D ( AccumulateIn[3] ) , .CLK ( clock ) 
    , .Q ( Accumulate[3] ) ) ;
DFFX1_LVT \Accumulate_reg[2] (.D ( AccumulateIn[2] ) , .CLK ( clock ) 
    , .Q ( Accumulate[2] ) ) ;
DFFX1_LVT \Accumulate_reg[1] (.D ( AccumulateIn[1] ) , .CLK ( clock ) 
    , .Q ( Accumulate[1] ) ) ;
XOR2X1_LVT U4 (.Y ( n20 ) , .A2 ( s1s2mux ) , .A1 ( R[0] ) ) ;
MUX21X1_LVT U5 (.A1 ( s1[0] ) , .S0 ( n41 ) , .Y ( difference[0] ) 
    , .A2 ( s2[0] ) ) ;
AND2X1_LVT U11 (.Y ( n3 ) , .A1 ( Carry ) , .A2 ( IN0 ) ) ;
AND2X1_LVT U12 (.Y ( n4 ) , .A1 ( Carry ) , .A2 ( IN0 ) ) ;
AND2X1_HVT U13 (.Y ( n5 ) , .A1 ( Carry ) , .A2 ( IN0 ) ) ;
MUX21X1_HVT U15 (.A1 ( N34 ) , .S0 ( newDist ) , .Y ( n30 ) 
    , .A2 ( difference[0] ) ) ;
OR2X1_LVT U16 (.Y ( AccumulateIn[2] ) , .A2 ( n5 ) , .A1 ( n24 ) ) ;
OR2X1_LVT U17 (.Y ( AccumulateIn[3] ) , .A2 ( n4 ) , .A1 ( n25 ) ) ;
OR2X1_LVT U18 (.Y ( AccumulateIn[4] ) , .A2 ( n3 ) , .A1 ( n26 ) ) ;
OR2X1_LVT U19 (.Y ( AccumulateIn[5] ) , .A2 ( n4 ) , .A1 ( n27 ) ) ;
OR2X1_LVT U20 (.Y ( AccumulateIn[6] ) , .A2 ( n3 ) , .A1 ( n28 ) ) ;
OR2X1_LVT U21 (.Y ( AccumulateIn[1] ) , .A2 ( n4 ) , .A1 ( n23 ) ) ;
MUX21X1_HVT U25 (.A1 ( s1[7] ) , .S0 ( n41 ) , .Y ( difference[7] ) 
    , .A2 ( s2[7] ) ) ;
MUX21X1_HVT U26 (.A1 ( s1[6] ) , .S0 ( n41 ) , .Y ( difference[6] ) 
    , .A2 ( s2[6] ) ) ;
MUX21X1_HVT U27 (.A1 ( s1[5] ) , .S0 ( n41 ) , .Y ( difference[5] ) 
    , .A2 ( s2[5] ) ) ;
MUX21X1_HVT U28 (.A1 ( s1[4] ) , .S0 ( n41 ) , .Y ( difference[4] ) 
    , .A2 ( s2[4] ) ) ;
MUX21X1_HVT U29 (.A1 ( s1[3] ) , .S0 ( n41 ) , .Y ( difference[3] ) 
    , .A2 ( s2[3] ) ) ;
MUX21X1_HVT U30 (.A1 ( s1[2] ) , .S0 ( n41 ) , .Y ( difference[2] ) 
    , .A2 ( s2[2] ) ) ;
INVX1_LVT U31 (.A ( R[4] ) , .Y ( n17 ) ) ;
INVX1_LVT U32 (.A ( R[2] ) , .Y ( n16 ) ) ;
INVX1_LVT U33 (.A ( R[7] ) , .Y ( n15 ) ) ;
INVX1_LVT U34 (.A ( R[6] ) , .Y ( n14 ) ) ;
NAND4X0_LVT U35 (.A2 ( n16 ) , .A4 ( n14 ) , .A3 ( n15 ) , .Y ( n22 ) 
    , .A1 ( n17 ) ) ;
INVX1_LVT U36 (.A ( R[3] ) , .Y ( n19 ) ) ;
INVX1_LVT U37 (.A ( R[1] ) , .Y ( n18 ) ) ;
NAND2X0_LVT U38 (.A2 ( n18 ) , .A1 ( n19 ) , .Y ( n21 ) ) ;
MUX21X1_LVT U39 (.A1 ( s1[1] ) , .S0 ( n41 ) , .Y ( difference[1] ) 
    , .A2 ( s2[1] ) ) ;
MUX21X1_LVT U40 (.A1 ( N35 ) , .S0 ( newDist ) , .Y ( n23 ) 
    , .A2 ( difference[1] ) ) ;
MUX21X1_LVT U41 (.A1 ( N36 ) , .S0 ( newDist ) , .Y ( n24 ) 
    , .A2 ( difference[2] ) ) ;
MUX21X1_LVT U42 (.A1 ( N37 ) , .S0 ( newDist ) , .Y ( n25 ) 
    , .A2 ( difference[3] ) ) ;
MUX21X1_LVT U43 (.A1 ( N38 ) , .S0 ( newDist ) , .Y ( n26 ) 
    , .A2 ( difference[4] ) ) ;
MUX21X1_LVT U44 (.A1 ( N39 ) , .S0 ( newDist ) , .Y ( n27 ) 
    , .A2 ( difference[5] ) ) ;
MUX21X1_LVT U45 (.A1 ( N40 ) , .S0 ( newDist ) , .Y ( n28 ) 
    , .A2 ( difference[6] ) ) ;
MUX21X1_LVT U46 (.A1 ( N41 ) , .S0 ( newDist ) , .Y ( n29 ) 
    , .A2 ( difference[7] ) ) ;
OR2X1_LVT U47 (.Y ( AccumulateIn[7] ) , .A2 ( n3 ) , .A1 ( n29 ) ) ;
OR2X1_LVT U48 (.Y ( AccumulateIn[0] ) , .A2 ( n5 ) , .A1 ( n30 ) ) ;
endmodule




module PE_12_DW01_add_0 (SUM , CI , CO , B , A );
output [8:0] SUM ;
input  CI ;
output CO ;
input  [8:0] B ;
input  [8:0] A ;


wire [8:1] carry ;

FADDX1_LVT U1_7 (.CI ( carry[7] ) , .A ( A[7] ) , .CO ( SUM[8] ) , .B ( B[7] ) 
    , .S ( SUM[7] ) ) ;
AND2X1_LVT U2 (.Y ( carry[1] ) , .A1 ( A[0] ) , .A2 ( B[0] ) ) ;
XOR2X1_HVT U1 (.Y ( SUM[0] ) , .A2 ( B[0] ) , .A1 ( A[0] ) ) ;
FADDX1_LVT U1_1 (.CI ( carry[1] ) , .A ( A[1] ) , .CO ( carry[2] ) , .B ( B[1] ) 
    , .S ( SUM[1] ) ) ;
FADDX1_LVT U1_2 (.CI ( carry[2] ) , .A ( A[2] ) , .CO ( carry[3] ) , .B ( B[2] ) 
    , .S ( SUM[2] ) ) ;
FADDX1_LVT U1_3 (.CI ( carry[3] ) , .A ( A[3] ) , .CO ( carry[4] ) , .B ( B[3] ) 
    , .S ( SUM[3] ) ) ;
FADDX1_LVT U1_4 (.CI ( carry[4] ) , .A ( A[4] ) , .CO ( carry[5] ) , .B ( B[4] ) 
    , .S ( SUM[4] ) ) ;
FADDX1_LVT U1_5 (.CI ( carry[5] ) , .A ( A[5] ) , .CO ( carry[6] ) , .B ( B[5] ) 
    , .S ( SUM[5] ) ) ;
FADDX1_LVT U1_6 (.CI ( carry[6] ) , .A ( A[6] ) , .CO ( carry[7] ) , .B ( B[6] ) 
    , .S ( SUM[6] ) ) ;
endmodule




module PE_12 (clock , s1s2mux , newDist , IN0 , Rpipe , Accumulate , 
    s2 , s1 , R );
input  clock ;
input  s1s2mux ;
input  newDist ;
input  IN0 ;
output [7:0] Rpipe ;
output [7:0] Accumulate ;
input  [7:0] s2 ;
input  [7:0] s1 ;
input  [7:0] R ;

wire n46 ;
assign n46 = 1'b0;
wire [7:0] difference ;
wire n45 ;
assign n45 = 1'b0;
wire n44 ;
assign n44 = 1'b0;

wire VDD ;
assign VDD = 1'b1;
wire VSS ;
assign VSS = 1'b0;
wire [7:0] AccumulateIn ;


PE_12_DW01_add_0 add_16 (
    .SUM ( {Carry , N41 , N40 , N39 , N38 , N37 , N36 , N35 , N34 } ) , 
    .CI ( n46 ) , 
    .B ( {n45 , difference[7] , difference[6] , difference[5] , 
	difference[4] , difference[3] , difference[2] , difference[1] , 
	difference[0] } ) , 
    .A ( {n44 , Accumulate[7] , Accumulate[6] , Accumulate[5] , 
	Accumulate[4] , Accumulate[3] , Accumulate[2] , Accumulate[1] , 
	Accumulate[0] } ) ) ;

DFFX1_LVT \Rpipe_reg[7] (.D ( R[7] ) , .CLK ( clock ) , .Q ( Rpipe[7] ) ) ;
DFFX1_LVT \Rpipe_reg[6] (.D ( R[6] ) , .CLK ( clock ) , .Q ( Rpipe[6] ) ) ;
DFFX1_LVT \Rpipe_reg[5] (.D ( R[5] ) , .CLK ( clock ) , .Q ( Rpipe[5] ) ) ;
DFFX1_LVT \Rpipe_reg[4] (.D ( R[4] ) , .CLK ( clock ) , .Q ( Rpipe[4] ) ) ;
DFFX1_LVT \Rpipe_reg[3] (.D ( R[3] ) , .CLK ( clock ) , .Q ( Rpipe[3] ) ) ;
DFFX1_LVT \Rpipe_reg[2] (.D ( R[2] ) , .CLK ( clock ) , .Q ( Rpipe[2] ) ) ;
DFFX1_LVT \Rpipe_reg[1] (.D ( R[1] ) , .CLK ( clock ) , .Q ( Rpipe[1] ) ) ;
DFFX1_LVT \Rpipe_reg[0] (.D ( R[0] ) , .CLK ( clock ) , .Q ( Rpipe[0] ) ) ;
DFFSSRX1_HVT \Accumulate_reg[7] (.Q ( Accumulate[7] ) , .SETB ( n25 ) 
    , .CLK ( clock ) , .D ( n32 ) , .RSTB ( VDD ) ) ;
DFFSSRX1_LVT \Accumulate_reg[6] (.Q ( Accumulate[6] ) , .SETB ( VSS ) 
    , .CLK ( clock ) , .D ( VSS ) , .RSTB ( AccumulateIn[6] ) ) ;
DFFSSRX1_LVT \Accumulate_reg[4] (.Q ( Accumulate[4] ) , .SETB ( VSS ) 
    , .CLK ( clock ) , .D ( VSS ) , .RSTB ( AccumulateIn[4] ) ) ;
DFFX1_HVT \Accumulate_reg[2] (.D ( AccumulateIn[2] ) , .CLK ( clock ) 
    , .Q ( Accumulate[2] ) ) ;
DFFX1_HVT \Accumulate_reg[0] (.D ( AccumulateIn[0] ) , .CLK ( clock ) 
    , .Q ( Accumulate[0] ) ) ;
DFFX1_HVT \Accumulate_reg[1] (.D ( AccumulateIn[1] ) , .CLK ( clock ) 
    , .Q ( Accumulate[1] ) ) ;
DFFX1_HVT \Accumulate_reg[3] (.D ( AccumulateIn[3] ) , .CLK ( clock ) 
    , .Q ( Accumulate[3] ) ) ;
DFFX1_HVT \Accumulate_reg[5] (.D ( AccumulateIn[5] ) , .CLK ( clock ) 
    , .Q ( Accumulate[5] ) ) ;
OR3X1_LVT U4 (.Y ( n2 ) , .A3 ( R[5] ) , .A1 ( n23 ) , .A2 ( n22 ) ) ;
MUX21X1_LVT U5 (.A1 ( N34 ) , .S0 ( IN0 ) , .Y ( n33 ) , .A2 ( difference[0] ) ) ;
XOR2X1_LVT U8 (.Y ( n21 ) , .A2 ( s1s2mux ) , .A1 ( R[0] ) ) ;
AND2X1_LVT U10 (.Y ( n5 ) , .A1 ( Carry ) , .A2 ( newDist ) ) ;
NAND2X0_LVT U11 (.A2 ( n19 ) , .A1 ( n20 ) , .Y ( n22 ) ) ;
NOR2X0_LVT U12 (.Y ( n11 ) , .A2 ( n2 ) , .A1 ( n21 ) ) ;
NAND2X0_HVT U20 (.A2 ( newDist ) , .A1 ( Carry ) , .Y ( n25 ) ) ;
INVX1_LVT U21 (.A ( R[4] ) , .Y ( n18 ) ) ;
INVX1_LVT U22 (.A ( R[2] ) , .Y ( n17 ) ) ;
INVX1_LVT U23 (.A ( R[7] ) , .Y ( n16 ) ) ;
INVX1_LVT U24 (.A ( R[6] ) , .Y ( n15 ) ) ;
NAND4X0_LVT U25 (.A2 ( n17 ) , .A4 ( n15 ) , .A3 ( n16 ) , .Y ( n23 ) 
    , .A1 ( n18 ) ) ;
INVX1_LVT U26 (.A ( R[3] ) , .Y ( n20 ) ) ;
INVX1_LVT U27 (.A ( R[1] ) , .Y ( n19 ) ) ;
NOR4X1_LVT U28 (.Y ( n24 ) , .A4 ( n21 ) , .A2 ( n22 ) , .A3 ( R[5] ) 
    , .A1 ( n23 ) ) ;
MUX21X1_LVT U29 (.A1 ( s1[7] ) , .S0 ( n24 ) , .Y ( difference[7] ) 
    , .A2 ( s2[7] ) ) ;
MUX21X1_LVT U30 (.A1 ( s1[6] ) , .S0 ( n24 ) , .Y ( difference[6] ) 
    , .A2 ( s2[6] ) ) ;
MUX21X1_LVT U31 (.A1 ( s1[5] ) , .S0 ( n24 ) , .Y ( difference[5] ) 
    , .A2 ( s2[5] ) ) ;
MUX21X1_LVT U32 (.A1 ( s1[4] ) , .S0 ( n24 ) , .Y ( difference[4] ) 
    , .A2 ( s2[4] ) ) ;
MUX21X1_LVT U33 (.A1 ( s1[3] ) , .S0 ( n24 ) , .Y ( difference[3] ) 
    , .A2 ( s2[3] ) ) ;
MUX21X1_LVT U34 (.A1 ( s1[2] ) , .S0 ( n24 ) , .Y ( difference[2] ) 
    , .A2 ( s2[2] ) ) ;
MUX21X1_LVT U35 (.A1 ( s1[1] ) , .S0 ( n11 ) , .Y ( difference[1] ) 
    , .A2 ( s2[1] ) ) ;
MUX21X1_LVT U36 (.A1 ( s1[0] ) , .S0 ( n11 ) , .Y ( difference[0] ) 
    , .A2 ( s2[0] ) ) ;
MUX21X1_LVT U37 (.A1 ( N35 ) , .S0 ( IN0 ) , .Y ( n26 ) , .A2 ( difference[1] ) ) ;
OR2X1_LVT U38 (.Y ( AccumulateIn[1] ) , .A2 ( n5 ) , .A1 ( n26 ) ) ;
MUX21X1_LVT U39 (.A1 ( N36 ) , .S0 ( IN0 ) , .Y ( n27 ) , .A2 ( difference[2] ) ) ;
OR2X1_LVT U40 (.Y ( AccumulateIn[2] ) , .A2 ( n5 ) , .A1 ( n27 ) ) ;
MUX21X1_LVT U41 (.A1 ( N37 ) , .S0 ( IN0 ) , .Y ( n28 ) , .A2 ( difference[3] ) ) ;
OR2X1_LVT U42 (.Y ( AccumulateIn[3] ) , .A2 ( n5 ) , .A1 ( n28 ) ) ;
MUX21X1_LVT U43 (.A1 ( N38 ) , .S0 ( IN0 ) , .Y ( n29 ) , .A2 ( difference[4] ) ) ;
OR2X1_LVT U44 (.Y ( AccumulateIn[4] ) , .A2 ( n5 ) , .A1 ( n29 ) ) ;
MUX21X1_LVT U45 (.A1 ( N39 ) , .S0 ( IN0 ) , .Y ( n30 ) , .A2 ( difference[5] ) ) ;
OR2X1_LVT U46 (.Y ( AccumulateIn[5] ) , .A2 ( n5 ) , .A1 ( n30 ) ) ;
MUX21X1_LVT U47 (.A1 ( N40 ) , .S0 ( IN0 ) , .Y ( n31 ) , .A2 ( difference[6] ) ) ;
OR2X1_LVT U48 (.Y ( AccumulateIn[6] ) , .A2 ( n5 ) , .A1 ( n31 ) ) ;
MUX21X1_LVT U49 (.A1 ( N41 ) , .S0 ( IN0 ) , .Y ( n32 ) , .A2 ( difference[7] ) ) ;
OR2X1_LVT U50 (.Y ( AccumulateIn[0] ) , .A2 ( n5 ) , .A1 ( n33 ) ) ;
endmodule




module PE_13_DW01_add_0 (SUM , CI , CO , B , A );
output [8:0] SUM ;
input  CI ;
output CO ;
input  [8:0] B ;
input  [8:0] A ;


wire [8:1] carry ;

FADDX1_LVT U1_7 (.CI ( carry[7] ) , .A ( A[7] ) , .CO ( SUM[8] ) , .B ( B[7] ) 
    , .S ( SUM[7] ) ) ;
AND2X1_LVT U2 (.Y ( carry[1] ) , .A1 ( A[0] ) , .A2 ( B[0] ) ) ;
XOR2X1_HVT U1 (.Y ( SUM[0] ) , .A2 ( A[0] ) , .A1 ( B[0] ) ) ;
FADDX1_LVT U1_1 (.CI ( carry[1] ) , .A ( A[1] ) , .CO ( carry[2] ) , .B ( B[1] ) 
    , .S ( SUM[1] ) ) ;
FADDX1_LVT U1_2 (.CI ( carry[2] ) , .A ( A[2] ) , .CO ( carry[3] ) , .B ( B[2] ) 
    , .S ( SUM[2] ) ) ;
FADDX1_LVT U1_3 (.CI ( carry[3] ) , .A ( A[3] ) , .CO ( carry[4] ) , .B ( B[3] ) 
    , .S ( SUM[3] ) ) ;
FADDX1_LVT U1_4 (.CI ( carry[4] ) , .A ( A[4] ) , .CO ( carry[5] ) , .B ( B[4] ) 
    , .S ( SUM[4] ) ) ;
FADDX1_LVT U1_5 (.CI ( carry[5] ) , .A ( A[5] ) , .CO ( carry[6] ) , .B ( B[5] ) 
    , .S ( SUM[5] ) ) ;
FADDX1_LVT U1_6 (.CI ( carry[6] ) , .A ( A[6] ) , .CO ( carry[7] ) , .B ( B[6] ) 
    , .S ( SUM[6] ) ) ;
endmodule




module PE_13 (clock , s1s2mux , newDist , IN0 , Rpipe , Accumulate , 
    s2 , s1 , R );
input  clock ;
input  s1s2mux ;
input  newDist ;
input  IN0 ;
output [7:0] Rpipe ;
output [7:0] Accumulate ;
input  [7:0] s2 ;
input  [7:0] s1 ;
input  [7:0] R ;

wire n45 ;
assign n45 = 1'b0;
wire [7:0] difference ;
wire n44 ;
assign n44 = 1'b0;
wire n43 ;
assign n43 = 1'b0;

wire [7:0] AccumulateIn ;


PE_13_DW01_add_0 add_16 (
    .SUM ( {Carry , N41 , N40 , N39 , N38 , N37 , N36 , N35 , N34 } ) , 
    .CI ( n45 ) , 
    .B ( {n44 , difference[7] , difference[6] , difference[5] , 
	difference[4] , difference[3] , difference[2] , difference[1] , 
	difference[0] } ) , 
    .A ( {n43 , Accumulate[7] , Accumulate[6] , Accumulate[5] , 
	Accumulate[4] , Accumulate[3] , Accumulate[2] , Accumulate[1] , 
	Accumulate[0] } ) ) ;

AND2X1_LVT U1 (.Y ( n37 ) , .A1 ( Carry ) , .A2 ( newDist ) ) ;
MUX21X1_HVT U29 (.A1 ( s1[7] ) , .S0 ( n21 ) , .Y ( difference[7] ) 
    , .A2 ( s2[7] ) ) ;
MUX21X1_HVT U30 (.A1 ( s1[6] ) , .S0 ( n21 ) , .Y ( difference[6] ) 
    , .A2 ( s2[6] ) ) ;
MUX21X1_HVT U31 (.A1 ( s1[5] ) , .S0 ( n21 ) , .Y ( difference[5] ) 
    , .A2 ( s2[5] ) ) ;
MUX21X1_HVT U32 (.A1 ( s1[4] ) , .S0 ( n21 ) , .Y ( difference[4] ) 
    , .A2 ( s2[4] ) ) ;
INVX1_LVT U33 (.A ( R[4] ) , .Y ( n15 ) ) ;
INVX1_LVT U34 (.A ( R[2] ) , .Y ( n14 ) ) ;
INVX1_LVT U35 (.A ( R[7] ) , .Y ( n13 ) ) ;
INVX1_LVT U36 (.A ( R[6] ) , .Y ( n12 ) ) ;
NAND4X0_LVT U37 (.A2 ( n14 ) , .A4 ( n12 ) , .A3 ( n13 ) , .Y ( n20 ) 
    , .A1 ( n15 ) ) ;
INVX1_LVT U38 (.A ( R[3] ) , .Y ( n17 ) ) ;
INVX1_LVT U39 (.A ( R[1] ) , .Y ( n16 ) ) ;
NAND2X0_LVT U40 (.A2 ( n16 ) , .A1 ( n17 ) , .Y ( n19 ) ) ;
NOR4X1_LVT U41 (.Y ( n21 ) , .A4 ( n18 ) , .A2 ( n19 ) , .A3 ( R[5] ) 
    , .A1 ( n20 ) ) ;
MUX21X1_LVT U42 (.A1 ( N35 ) , .S0 ( IN0 ) , .Y ( n22 ) , .A2 ( difference[1] ) ) ;
MUX21X1_LVT U43 (.A1 ( N37 ) , .S0 ( IN0 ) , .Y ( n24 ) , .A2 ( difference[3] ) ) ;
MUX21X1_LVT U44 (.A1 ( N38 ) , .S0 ( IN0 ) , .Y ( n25 ) , .A2 ( difference[4] ) ) ;
MUX21X1_LVT U45 (.A1 ( N39 ) , .S0 ( IN0 ) , .Y ( n26 ) , .A2 ( difference[5] ) ) ;
MUX21X1_LVT U46 (.A1 ( N40 ) , .S0 ( IN0 ) , .Y ( n27 ) , .A2 ( difference[6] ) ) ;
MUX21X1_LVT U47 (.A1 ( N41 ) , .S0 ( IN0 ) , .Y ( n28 ) , .A2 ( difference[7] ) ) ;
DFFX1_LVT \Rpipe_reg[7] (.D ( R[7] ) , .CLK ( clock ) , .Q ( Rpipe[7] ) ) ;
DFFX1_LVT \Rpipe_reg[6] (.D ( R[6] ) , .CLK ( clock ) , .Q ( Rpipe[6] ) ) ;
DFFX1_LVT \Rpipe_reg[5] (.D ( R[5] ) , .CLK ( clock ) , .Q ( Rpipe[5] ) ) ;
DFFX1_LVT \Rpipe_reg[4] (.D ( R[4] ) , .CLK ( clock ) , .Q ( Rpipe[4] ) ) ;
DFFX1_LVT \Rpipe_reg[3] (.D ( R[3] ) , .CLK ( clock ) , .Q ( Rpipe[3] ) ) ;
DFFX1_LVT \Rpipe_reg[2] (.D ( R[2] ) , .CLK ( clock ) , .Q ( Rpipe[2] ) ) ;
DFFX1_LVT \Rpipe_reg[1] (.D ( R[1] ) , .CLK ( clock ) , .Q ( Rpipe[1] ) ) ;
DFFX1_LVT \Rpipe_reg[0] (.D ( R[0] ) , .CLK ( clock ) , .Q ( Rpipe[0] ) ) ;
DFFX1_LVT \Accumulate_reg[0] (.D ( AccumulateIn[0] ) , .CLK ( clock ) 
    , .Q ( Accumulate[0] ) ) ;
DFFX1_LVT \Accumulate_reg[7] (.D ( AccumulateIn[7] ) , .CLK ( clock ) 
    , .Q ( Accumulate[7] ) ) ;
DFFX1_LVT \Accumulate_reg[6] (.D ( AccumulateIn[6] ) , .CLK ( clock ) 
    , .Q ( Accumulate[6] ) ) ;
DFFX1_LVT \Accumulate_reg[5] (.D ( AccumulateIn[5] ) , .CLK ( clock ) 
    , .Q ( Accumulate[5] ) ) ;
DFFX1_LVT \Accumulate_reg[4] (.D ( AccumulateIn[4] ) , .CLK ( clock ) 
    , .Q ( Accumulate[4] ) ) ;
DFFX1_LVT \Accumulate_reg[3] (.D ( AccumulateIn[3] ) , .CLK ( clock ) 
    , .Q ( Accumulate[3] ) ) ;
DFFX1_LVT \Accumulate_reg[2] (.D ( AccumulateIn[2] ) , .CLK ( clock ) 
    , .Q ( Accumulate[2] ) ) ;
DFFX1_LVT \Accumulate_reg[1] (.D ( AccumulateIn[1] ) , .CLK ( clock ) 
    , .Q ( Accumulate[1] ) ) ;
XNOR2X1_LVT U3 (.A2 ( n6 ) , .A1 ( s1s2mux ) , .Y ( n18 ) ) ;
INVX1_LVT U4 (.A ( R[0] ) , .Y ( n6 ) ) ;
OR2X1_LVT U5 (.Y ( AccumulateIn[1] ) , .A2 ( n37 ) , .A1 ( n22 ) ) ;
OR2X1_LVT U7 (.Y ( AccumulateIn[5] ) , .A2 ( n37 ) , .A1 ( n26 ) ) ;
OR2X1_LVT U8 (.Y ( AccumulateIn[6] ) , .A2 ( n37 ) , .A1 ( n27 ) ) ;
OR2X1_LVT U9 (.Y ( AccumulateIn[7] ) , .A2 ( n37 ) , .A1 ( n28 ) ) ;
OR2X1_LVT U10 (.Y ( AccumulateIn[0] ) , .A2 ( n37 ) , .A1 ( n29 ) ) ;
MUX21X1_LVT U12 (.A1 ( s1[0] ) , .S0 ( n3 ) , .Y ( difference[0] ) 
    , .A2 ( s2[0] ) ) ;
MUX21X1_LVT U15 (.A1 ( s1[3] ) , .S0 ( n21 ) , .Y ( difference[3] ) 
    , .A2 ( s2[3] ) ) ;
NOR4X1_LVT U16 (.Y ( n3 ) , .A4 ( n18 ) , .A2 ( n19 ) , .A3 ( R[5] ) 
    , .A1 ( n20 ) ) ;
MUX21X1_HVT U18 (.A1 ( N36 ) , .S0 ( IN0 ) , .Y ( n23 ) , .A2 ( difference[2] ) ) ;
MUX21X1_LVT U19 (.A1 ( s1[1] ) , .S0 ( n3 ) , .Y ( difference[1] ) 
    , .A2 ( s2[1] ) ) ;
MUX21X1_LVT U20 (.A1 ( s1[2] ) , .S0 ( n21 ) , .Y ( difference[2] ) 
    , .A2 ( s2[2] ) ) ;
MUX21X1_HVT U21 (.A1 ( N34 ) , .S0 ( IN0 ) , .Y ( n29 ) , .A2 ( difference[0] ) ) ;
OR2X1_LVT U24 (.Y ( AccumulateIn[2] ) , .A2 ( n37 ) , .A1 ( n23 ) ) ;
OR2X1_LVT U25 (.Y ( AccumulateIn[3] ) , .A2 ( n37 ) , .A1 ( n24 ) ) ;
OR2X1_LVT U26 (.Y ( AccumulateIn[4] ) , .A2 ( n37 ) , .A1 ( n25 ) ) ;
endmodule




module Comparator (clock , CompStart , motionX , motionY , BestDist , 
    vectorX , vectorY , PEready , PEout );
input  clock ;
input  CompStart ;
output [3:0] motionX ;
output [3:0] motionY ;
output [7:0] BestDist ;
input  [3:0] vectorX ;
input  [3:0] vectorY ;
input  [15:0] PEready ;
input  [127:0] PEout ;



AND2X1_LVT U2 (.Y ( n31 ) , .A1 ( n1 ) , .A2 ( n6 ) ) ;
INVX0_HVT U1 (.A ( CompStart ) , .Y ( n33 ) ) ;
AO22X1_LVT U6 (.A2 ( n31 ) , .A3 ( motionX[2] ) , .Y ( n13 ) , .A4 ( n5 ) 
    , .A1 ( vectorX[2] ) ) ;
AO22X1_LVT U7 (.A2 ( n31 ) , .A3 ( motionX[3] ) , .Y ( n14 ) , .A4 ( n5 ) 
    , .A1 ( vectorX[3] ) ) ;
AO22X1_LVT U9 (.A2 ( n31 ) , .A3 ( motionY[1] ) , .Y ( n16 ) , .A4 ( n5 ) 
    , .A1 ( vectorY[1] ) ) ;
AO22X1_LVT U10 (.A2 ( n31 ) , .A3 ( motionY[2] ) , .Y ( n17 ) , .A4 ( n5 ) 
    , .A1 ( vectorY[2] ) ) ;
AO22X1_LVT U11 (.A2 ( n31 ) , .A3 ( motionY[3] ) , .Y ( n18 ) , .A4 ( n5 ) 
    , .A1 ( vectorY[3] ) ) ;
AO221X1_LVT U12 (.A5 ( n33 ) , .A1 ( PEout[127] ) , .A4 ( n5 ) , .Y ( n19 ) 
    , .A2 ( n31 ) , .A3 ( BestDist[7] ) ) ;
AO221X1_LVT U13 (.A5 ( n33 ) , .A1 ( PEout[126] ) , .A4 ( n5 ) , .Y ( n20 ) 
    , .A2 ( n31 ) , .A3 ( BestDist[6] ) ) ;
AO221X1_LVT U14 (.A5 ( n33 ) , .A1 ( PEout[125] ) , .A4 ( n5 ) , .Y ( n21 ) 
    , .A2 ( n31 ) , .A3 ( BestDist[5] ) ) ;
AO221X1_LVT U15 (.A5 ( n33 ) , .A1 ( PEout[124] ) , .A4 ( n5 ) , .Y ( n22 ) 
    , .A2 ( n31 ) , .A3 ( BestDist[4] ) ) ;
AO221X1_LVT U16 (.A5 ( n33 ) , .A1 ( PEout[123] ) , .A4 ( n5 ) , .Y ( n23 ) 
    , .A2 ( n31 ) , .A3 ( BestDist[3] ) ) ;
AO221X1_LVT U17 (.A5 ( n33 ) , .A1 ( PEout[122] ) , .A4 ( n5 ) , .Y ( n24 ) 
    , .A2 ( n31 ) , .A3 ( BestDist[2] ) ) ;
AO221X1_LVT U18 (.A5 ( n33 ) , .A1 ( PEout[121] ) , .A4 ( n5 ) , .Y ( n25 ) 
    , .A2 ( n31 ) , .A3 ( BestDist[1] ) ) ;
AO221X1_LVT U19 (.A5 ( n33 ) , .A1 ( PEout[120] ) , .A4 ( n5 ) , .Y ( n26 ) 
    , .A2 ( n31 ) , .A3 ( BestDist[0] ) ) ;
NAND4X0_LVT U21 (.A2 ( n8 ) , .A4 ( n10 ) , .A3 ( n9 ) , .Y ( n6 ) , .A1 ( n7 ) ) ;
NOR4X1_LVT U24 (.Y ( n8 ) , .A4 ( PEready[5] ) , .A2 ( PEready[5] ) 
    , .A3 ( PEready[5] ) , .A1 ( PEready[5] ) ) ;
DFFX1_HVT \BestDist_reg[3] (.D ( n23 ) , .CLK ( clock ) , .Q ( BestDist[3] ) ) ;
DFFX1_HVT \BestDist_reg[1] (.D ( n25 ) , .CLK ( clock ) , .Q ( BestDist[1] ) ) ;
DFFX1_HVT \BestDist_reg[6] (.QN ( n27 ) , .D ( n20 ) , .CLK ( clock ) 
    , .Q ( BestDist[6] ) ) ;
DFFX1_HVT \BestDist_reg[5] (.D ( n21 ) , .CLK ( clock ) , .Q ( BestDist[5] ) ) ;
DFFX1_HVT \BestDist_reg[4] (.D ( n22 ) , .CLK ( clock ) , .Q ( BestDist[4] ) ) ;
DFFX1_HVT \BestDist_reg[2] (.D ( n24 ) , .CLK ( clock ) , .Q ( BestDist[2] ) ) ;
DFFX1_HVT \BestDist_reg[0] (.QN ( n29 ) , .D ( n26 ) , .CLK ( clock ) 
    , .Q ( BestDist[0] ) ) ;
DFFX1_LVT \motionY_reg[3] (.D ( n18 ) , .CLK ( clock ) , .Q ( motionY[3] ) ) ;
DFFX1_LVT \motionY_reg[1] (.D ( n16 ) , .CLK ( clock ) , .Q ( motionY[1] ) ) ;
DFFX1_LVT \motionX_reg[3] (.D ( n14 ) , .CLK ( clock ) , .Q ( motionX[3] ) ) ;
DFFX1_LVT \motionX_reg[1] (.D ( n12 ) , .CLK ( clock ) , .Q ( motionX[1] ) ) ;
DFFX1_LVT \motionX_reg[0] (.D ( n11 ) , .CLK ( clock ) , .Q ( motionX[0] ) ) ;
DFFX1_LVT \motionX_reg[2] (.D ( n13 ) , .CLK ( clock ) , .Q ( motionX[2] ) ) ;
DFFX1_LVT \motionY_reg[0] (.D ( n15 ) , .CLK ( clock ) , .Q ( motionY[0] ) ) ;
DFFX1_LVT \motionY_reg[2] (.D ( n17 ) , .CLK ( clock ) , .Q ( motionY[2] ) ) ;
DFFX1_LVT \BestDist_reg[7] (.D ( n19 ) , .CLK ( clock ) , .Q ( BestDist[7] ) ) ;
OAI21X1_LVT U3 (.Y ( n45 ) , .A3 ( n28 ) , .A2 ( PEout[126] ) , .A1 ( n27 ) ) ;
AO22X1_LVT U5 (.A2 ( n31 ) , .A3 ( motionX[1] ) , .Y ( n12 ) , .A4 ( n5 ) 
    , .A1 ( vectorX[1] ) ) ;
AND2X1_LVT U23 (.Y ( n1 ) , .A1 ( CompStart ) , .A2 ( N16 ) ) ;
NAND3X0_LVT U26 (.Y ( n5 ) , .A1 ( n6 ) , .A2 ( CompStart ) , .A3 ( N16 ) ) ;
AO22X1_HVT U27 (.A2 ( n31 ) , .A3 ( motionX[0] ) , .Y ( n11 ) , .A4 ( n5 ) 
    , .A1 ( vectorX[0] ) ) ;
NOR4X0_LVT U29 (.Y ( n7 ) , .A4 ( PEready[5] ) , .A2 ( PEready[5] ) 
    , .A3 ( PEready[5] ) , .A1 ( PEready[5] ) ) ;
NOR4X0_LVT U30 (.Y ( n10 ) , .A4 ( PEready[5] ) , .A2 ( PEready[5] ) 
    , .A3 ( PEready[5] ) , .A1 ( PEready[5] ) ) ;
NOR4X0_LVT U31 (.Y ( n9 ) , .A4 ( PEready[5] ) , .A2 ( PEready[5] ) 
    , .A3 ( PEready[5] ) , .A1 ( PEready[5] ) ) ;
AO22X1_HVT U33 (.A2 ( n31 ) , .A3 ( motionY[0] ) , .Y ( n15 ) , .A4 ( n5 ) 
    , .A1 ( vectorY[0] ) ) ;
AO221X1_LVT U34 (.A5 ( n40 ) , .A1 ( BestDist[2] ) , .A4 ( n48 ) , .Y ( n41 ) 
    , .A2 ( n47 ) , .A3 ( BestDist[3] ) ) ;
AO221X1_LVT U35 (.A5 ( n42 ) , .A1 ( BestDist[4] ) , .A4 ( n50 ) , .Y ( n43 ) 
    , .A2 ( n49 ) , .A3 ( BestDist[5] ) ) ;
NOR2X1_LVT U37 (.Y ( n38 ) , .A2 ( PEout[120] ) , .A1 ( n29 ) ) ;
AO22X1_LVT U39 (.A2 ( n52 ) , .A3 ( n45 ) , .Y ( N16 ) , .A4 ( n44 ) 
    , .A1 ( BestDist[7] ) ) ;
OAI221X1_LVT U40 (.Y ( n28 ) , .A5 ( n43 ) , .A1 ( BestDist[6] ) , .A4 ( n50 ) 
    , .A3 ( BestDist[5] ) , .A2 ( n51 ) ) ;
AND2X1_HVT U45 (.Y ( n39 ) , .A1 ( n38 ) , .A2 ( n46 ) ) ;
OA222X1_HVT U46 (.Y ( n40 ) , .A5 ( n38 ) , .A4 ( n39 ) , .A3 ( BestDist[1] ) 
    , .A2 ( n47 ) , .A1 ( BestDist[2] ) , .A6 ( n46 ) ) ;
OA221X1_HVT U47 (.A1 ( BestDist[4] ) , .A4 ( n48 ) , .A2 ( n49 ) , .A5 ( n41 ) 
    , .Y ( n42 ) , .A3 ( BestDist[3] ) ) ;
OR2X1_HVT U48 (.Y ( n44 ) , .A2 ( BestDist[7] ) , .A1 ( n52 ) ) ;
INVX1_LVT U49 (.A ( PEout[121] ) , .Y ( n46 ) ) ;
INVX1_LVT U50 (.A ( PEout[122] ) , .Y ( n47 ) ) ;
INVX1_LVT U51 (.A ( PEout[123] ) , .Y ( n48 ) ) ;
INVX1_LVT U52 (.A ( PEout[124] ) , .Y ( n49 ) ) ;
INVX1_LVT U53 (.A ( PEout[125] ) , .Y ( n50 ) ) ;
INVX1_LVT U54 (.A ( PEout[126] ) , .Y ( n51 ) ) ;
INVX1_LVT U55 (.A ( PEout[127] ) , .Y ( n52 ) ) ;
endmodule




module control_DW01_inc_0 (SUM , A );
output [12:0] SUM ;
input  [12:0] A ;


wire [12:2] carry ;

HADDX1_LVT U1_1_7 (.SO ( SUM[7] ) , .B0 ( carry[7] ) , .A0 ( A[7] ) 
    , .C1 ( carry[8] ) ) ;
HADDX1_LVT U1_1_6 (.SO ( SUM[6] ) , .B0 ( carry[6] ) , .A0 ( A[6] ) 
    , .C1 ( carry[7] ) ) ;
HADDX1_LVT U1_1_5 (.SO ( SUM[5] ) , .B0 ( carry[5] ) , .A0 ( A[5] ) 
    , .C1 ( carry[6] ) ) ;
HADDX1_LVT U1_1_4 (.SO ( SUM[4] ) , .B0 ( carry[4] ) , .A0 ( A[4] ) 
    , .C1 ( carry[5] ) ) ;
HADDX1_LVT U1_1_3 (.SO ( SUM[3] ) , .B0 ( carry[3] ) , .A0 ( A[3] ) 
    , .C1 ( carry[4] ) ) ;
HADDX1_LVT U1_1_9 (.SO ( SUM[9] ) , .B0 ( carry[9] ) , .A0 ( A[9] ) 
    , .C1 ( carry[10] ) ) ;
HADDX1_LVT U1_1_10 (.SO ( SUM[10] ) , .B0 ( carry[10] ) , .A0 ( A[10] ) 
    , .C1 ( carry[11] ) ) ;
HADDX1_HVT U1_1_11 (.SO ( SUM[11] ) , .B0 ( carry[11] ) , .A0 ( A[11] ) 
    , .C1 ( carry[12] ) ) ;
HADDX1_LVT U1_1_8 (.SO ( SUM[8] ) , .B0 ( carry[8] ) , .A0 ( A[8] ) 
    , .C1 ( carry[9] ) ) ;
HADDX1_LVT U1_1_1 (.SO ( SUM[1] ) , .B0 ( A[0] ) , .A0 ( A[1] ) 
    , .C1 ( carry[2] ) ) ;
HADDX1_LVT U1_1_2 (.SO ( SUM[2] ) , .B0 ( carry[2] ) , .A0 ( A[2] ) 
    , .C1 ( carry[3] ) ) ;
XOR2X1_LVT U1 (.Y ( SUM[12] ) , .A2 ( A[12] ) , .A1 ( carry[12] ) ) ;
endmodule




module control (AddressS2 , clock , start , CompStart , AddressS1 , 
    AddressR , VectorX , VectorY , PEready , NewDist , S1S2mux , IN0 , 
    IN1 );
output [9:0] AddressS2 ;
input  clock ;
input  start ;
output CompStart ;
output [9:0] AddressS1 ;
output [7:0] AddressR ;
output [3:0] VectorX ;
output [3:0] VectorY ;
output [15:0] PEready ;
output [15:0] NewDist ;
output [15:0] S1S2mux ;
input  IN0 ;
input  IN1 ;

wire [12:8] count ;

wire VDD ;
assign VDD = 1'b1;
wire VSS ;
assign VSS = 1'b0;

assign AddressS1[7] = AddressS2[6] ;
assign AddressS1[8] = AddressS2[7] ;
assign AddressS1[9] = AddressS2[8] ;
assign AddressR[1] = AddressS2[1] ;
assign AddressS1[1] = AddressS2[1] ;
assign AddressR[2] = AddressS2[2] ;
assign AddressS1[2] = AddressS2[2] ;
assign AddressS1[5] = AddressS2[4] ;
assign AddressS1[6] = AddressS2[5] ;

control_DW01_inc_0 add_18 (
    .SUM ( {N16 , N15 , N14 , N13 , N12 , N11 , N10 , N9 , N8 , N7 , 
	N6 , N5 , SYNOPSYS_UNCONNECTED_0} ) , 
    .A ( {count[12] , count[11] , count[10] , count[9] , count[8] , 
	AddressR[7] , AddressR[6] , AddressR[5] , AddressR[4] , S1S2mux[7] , 
	AddressS2[2] , AddressS2[1] , AddressR[0] } ) ) ;

NAND2X0_LVT U4 (.A1 ( AddressS2[1] ) , .A2 ( AddressS2[2] ) , .Y ( n19 ) ) ;
OAI21X1_LVT U27 (.Y ( S1S2mux[6] ) , .A3 ( n40 ) , .A2 ( n36 ) , .A1 ( n70 ) ) ;
INVX0_HVT U1 (.A ( n64 ) , .Y ( n11 ) ) ;
INVX0_LVT U79 (.A ( S1S2mux[3] ) , .Y ( n69 ) ) ;
AND2X1_LVT U81 (.Y ( S1S2mux[11] ) , .A1 ( S1S2mux[7] ) , .A2 ( AddressS2[2] ) ) ;
NAND2X0_HVT U82 (.A2 ( S1S2mux[6] ) , .A1 ( n72 ) , .Y ( VectorX[3] ) ) ;
INVX0_LVT U83 (.A ( n72 ) , .Y ( S1S2mux[14] ) ) ;
NAND2X0_LVT U84 (.A2 ( n40 ) , .A1 ( n36 ) , .Y ( S1S2mux[3] ) ) ;
NAND2X0_LVT U85 (.A2 ( n26 ) , .A1 ( n63 ) , .Y ( n61 ) ) ;
NAND2X0_LVT U86 (.A2 ( n61 ) , .A1 ( start ) , .Y ( n64 ) ) ;
AND2X1_HVT U88 (.Y ( \r114/carry[1] ) , .A1 ( count[8] ) , .A2 ( AddressR[4] ) ) ;
XOR2X1_HVT U89 (.Y ( AddressS2[4] ) , .A2 ( AddressR[4] ) , .A1 ( count[8] ) ) ;
DFFSSRX1_LVT \count_reg[12] (.QN ( n53 ) , .Q ( count[12] ) , .SETB ( n61 ) 
    , .CLK ( clock ) , .D ( N16 ) , .RSTB ( start ) ) ;
DFFSSRX1_LVT \count_reg[4] (.QN ( n55 ) , .Q ( AddressR[4] ) , .SETB ( n61 ) 
    , .CLK ( clock ) , .D ( N8 ) , .RSTB ( start ) ) ;
DFFSSRX1_LVT \count_reg[5] (.QN ( n2 ) , .Q ( AddressR[5] ) , .SETB ( VDD ) 
    , .CLK ( clock ) , .D ( N9 ) , .RSTB ( n11 ) ) ;
DFFSSRX1_LVT \count_reg[6] (.QN ( n4 ) , .Q ( AddressR[6] ) , .SETB ( VDD ) 
    , .CLK ( clock ) , .D ( N10 ) , .RSTB ( n11 ) ) ;
DFFSSRX1_LVT \count_reg[7] (.QN ( n3 ) , .Q ( AddressR[7] ) , .SETB ( VDD ) 
    , .CLK ( clock ) , .D ( N11 ) , .RSTB ( n11 ) ) ;
DFFSSRX1_LVT \count_reg[8] (.QN ( VectorY[0] ) , .Q ( count[8] ) , .SETB ( VDD ) 
    , .CLK ( clock ) , .D ( N12 ) , .RSTB ( n11 ) ) ;
DFFSSRX1_HVT \count_reg[10] (.QN ( n59 ) , .Q ( count[10] ) , .SETB ( n64 ) 
    , .CLK ( clock ) , .D ( VSS ) , .RSTB ( N14 ) ) ;
DFFSSRX1_HVT \count_reg[9] (.QN ( n60 ) , .Q ( count[9] ) , .SETB ( n64 ) 
    , .CLK ( clock ) , .D ( VSS ) , .RSTB ( N13 ) ) ;
DFFSSRX1_LVT \count_reg[1] (.QN ( n16 ) , .Q ( AddressS2[1] ) , .SETB ( n64 ) 
    , .CLK ( clock ) , .D ( VSS ) , .RSTB ( N5 ) ) ;
DFFX1_LVT \count_reg[3] (.QN ( n40 ) , .D ( n27 ) , .CLK ( clock ) 
    , .Q ( S1S2mux[7] ) ) ;
DFFSSRX1_LVT \count_reg[2] (.QN ( n36 ) , .Q ( AddressS2[2] ) , .SETB ( n64 ) 
    , .CLK ( clock ) , .D ( VSS ) , .RSTB ( N6 ) ) ;
DFFSSRX1_LVT \count_reg[0] (.QN ( n77 ) , .Q ( AddressR[0] ) , .SETB ( VDD ) 
    , .CLK ( clock ) , .D ( IN1 ) , .RSTB ( n11 ) ) ;
DFFSSRX1_LVT \count_reg[11] (.QN ( n6 ) , .Q ( count[11] ) , .SETB ( VDD ) 
    , .CLK ( clock ) , .D ( N15 ) , .RSTB ( n11 ) ) ;
AO21X1_LVT U5 (.A1 ( AddressS2[1] ) , .Y ( S1S2mux[5] ) , .A2 ( AddressS2[2] ) 
    , .A3 ( S1S2mux[7] ) ) ;
AO21X1_LVT U10 (.A1 ( AddressR[0] ) , .Y ( S1S2mux[4] ) , .A2 ( AddressS2[2] ) 
    , .A3 ( S1S2mux[5] ) ) ;
AND4X1_LVT U12 (.Y ( n63 ) , .A1 ( AddressR[4] ) , .A3 ( n25 ) , .A4 ( n62 ) 
    , .A2 ( count[12] ) ) ;
INVX0_LVT U15 (.A ( S1S2mux[0] ) , .Y ( n62 ) ) ;
AND4X1_LVT U17 (.Y ( NewDist[15] ) , .A1 ( n55 ) , .A3 ( n68 ) , .A4 ( n26 ) 
    , .A2 ( AddressR[0] ) ) ;
NAND2X0_LVT U21 (.A2 ( n68 ) , .A1 ( n77 ) , .Y ( S1S2mux[0] ) ) ;
OR2X1_LVT U28 (.Y ( n70 ) , .A2 ( n16 ) , .A1 ( n77 ) ) ;
AO21X1_LVT U33 (.A1 ( AddressS2[1] ) , .Y ( S1S2mux[9] ) , .A2 ( S1S2mux[7] ) 
    , .A3 ( S1S2mux[11] ) ) ;
NOR2X0_LVT U36 (.Y ( S1S2mux[13] ) , .A2 ( n19 ) , .A1 ( n40 ) ) ;
FADDX1_HVT U41 (.CI ( \r114/carry[3] ) , .A ( count[11] ) , .CO ( AddressS2[8] ) 
    , .B ( AddressR[7] ) , .S ( AddressS2[7] ) ) ;
NAND2X0_LVT U42 (.A2 ( n25 ) , .A1 ( n53 ) , .Y ( CompStart ) ) ;
AO21X1_LVT U43 (.A1 ( n71 ) , .Y ( S1S2mux[10] ) , .A2 ( S1S2mux[7] ) 
    , .A3 ( S1S2mux[11] ) ) ;
OR2X1_LVT U44 (.Y ( n14 ) , .A2 ( IN1 ) , .A1 ( n19 ) ) ;
OR2X1_LVT U45 (.Y ( n72 ) , .A2 ( n14 ) , .A1 ( n40 ) ) ;
NAND2X0_LVT U46 (.A2 ( n16 ) , .A1 ( n69 ) , .Y ( S1S2mux[1] ) ) ;
AO21X1_LVT U47 (.A1 ( AddressR[0] ) , .Y ( S1S2mux[8] ) , .A2 ( S1S2mux[7] ) 
    , .A3 ( S1S2mux[9] ) ) ;
INVX0_LVT U48 (.A ( S1S2mux[1] ) , .Y ( n68 ) ) ;
INVX0_LVT U50 (.A ( n70 ) , .Y ( n71 ) ) ;
AO21X1_LVT U53 (.A1 ( S1S2mux[11] ) , .Y ( S1S2mux[12] ) , .A2 ( AddressR[0] ) 
    , .A3 ( S1S2mux[13] ) ) ;
AND2X1_LVT U58 (.Y ( PEready[5] ) , .A1 ( IN0 ) , .A2 ( CompStart ) ) ;
AND4X1_LVT U59 (.Y ( n25 ) , .A1 ( VectorY[0] ) , .A3 ( n59 ) , .A4 ( n6 ) 
    , .A2 ( n60 ) ) ;
XNOR2X1_HVT U60 (.A2 ( n71 ) , .A1 ( n36 ) , .Y ( VectorX[2] ) ) ;
AND3X1_LVT U61 (.A1 ( n3 ) , .Y ( n26 ) , .A2 ( n4 ) , .A3 ( n2 ) ) ;
XOR2X1_HVT U62 (.Y ( VectorY[3] ) , .A2 ( count[11] ) , .A1 ( n65 ) ) ;
XOR2X1_HVT U63 (.Y ( VectorX[1] ) , .A2 ( IN1 ) , .A1 ( n16 ) ) ;
AND2X1_HVT U64 (.Y ( n66 ) , .A1 ( count[9] ) , .A2 ( count[8] ) ) ;
AND2X1_HVT U65 (.Y ( n27 ) , .A1 ( N7 ) , .A2 ( n11 ) ) ;
FADDX1_HVT U70 (.CI ( \r114/carry[2] ) , .A ( count[10] ) 
    , .CO ( \r114/carry[3] ) , .B ( AddressR[6] ) , .S ( AddressS2[6] ) ) ;
XOR2X1_HVT U71 (.Y ( VectorY[2] ) , .A2 ( n66 ) , .A1 ( count[10] ) ) ;
NAND2X0_HVT U72 (.A2 ( n66 ) , .A1 ( count[10] ) , .Y ( n65 ) ) ;
FADDX1_HVT U73 (.CI ( \r114/carry[1] ) , .A ( count[9] ) , .CO ( \r114/carry[2] ) 
    , .B ( AddressR[5] ) , .S ( AddressS2[5] ) ) ;
XNOR2X1_HVT U74 (.A2 ( VectorY[0] ) , .A1 ( count[9] ) , .Y ( VectorY[1] ) ) ;
NAND2X0_HVT U75 (.A2 ( n69 ) , .A1 ( n70 ) , .Y ( S1S2mux[2] ) ) ;
endmodule




module PE_0_DW01_add_0 (SUM , CI , CO , B , A );
output [8:0] SUM ;
input  CI ;
output CO ;
input  [8:0] B ;
input  [8:0] A ;


wire [8:1] carry ;

FADDX1_LVT U1_7 (.CI ( carry[7] ) , .A ( A[7] ) , .CO ( SUM[8] ) , .B ( B[7] ) 
    , .S ( SUM[7] ) ) ;
AND2X1_LVT U2 (.Y ( carry[1] ) , .A1 ( A[0] ) , .A2 ( B[0] ) ) ;
XOR2X1_HVT U1 (.Y ( SUM[0] ) , .A2 ( B[0] ) , .A1 ( A[0] ) ) ;
FADDX1_LVT U1_1 (.CI ( carry[1] ) , .A ( A[1] ) , .CO ( carry[2] ) , .B ( B[1] ) 
    , .S ( SUM[1] ) ) ;
FADDX1_LVT U1_2 (.CI ( carry[2] ) , .A ( A[2] ) , .CO ( carry[3] ) , .B ( B[2] ) 
    , .S ( SUM[2] ) ) ;
FADDX1_LVT U1_3 (.CI ( carry[3] ) , .A ( A[3] ) , .CO ( carry[4] ) , .B ( B[3] ) 
    , .S ( SUM[3] ) ) ;
FADDX1_LVT U1_4 (.CI ( carry[4] ) , .A ( A[4] ) , .CO ( carry[5] ) , .B ( B[4] ) 
    , .S ( SUM[4] ) ) ;
FADDX1_LVT U1_5 (.CI ( carry[5] ) , .A ( A[5] ) , .CO ( carry[6] ) , .B ( B[5] ) 
    , .S ( SUM[5] ) ) ;
FADDX1_LVT U1_6 (.CI ( carry[6] ) , .A ( A[6] ) , .CO ( carry[7] ) , .B ( B[6] ) 
    , .S ( SUM[6] ) ) ;
endmodule




module PE_0 (clock , s1s2mux , newDist , IN0 , Rpipe , Accumulate , 
    s2 , s1 , R );
input  clock ;
input  s1s2mux ;
input  newDist ;
input  IN0 ;
output [7:0] Rpipe ;
output [7:0] Accumulate ;
input  [7:0] s2 ;
input  [7:0] s1 ;
input  [7:0] R ;

wire n30 ;
assign n30 = 1'b0;
wire [7:0] difference ;
wire n29 ;
assign n29 = 1'b0;
wire n28 ;
assign n28 = 1'b0;

wire [7:0] AccumulateIn ;


PE_0_DW01_add_0 add_16 (
    .SUM ( {Carry , N41 , N40 , N39 , N38 , N37 , N36 , N35 , N34 } ) , 
    .CI ( n30 ) , 
    .B ( {n29 , difference[7] , difference[6] , difference[5] , 
	difference[4] , difference[3] , difference[2] , difference[1] , 
	difference[0] } ) , 
    .A ( {n28 , Accumulate[7] , Accumulate[6] , Accumulate[5] , 
	Accumulate[4] , Accumulate[3] , Accumulate[2] , Accumulate[1] , 
	Accumulate[0] } ) ) ;

INVX0_HVT U1 (.A ( n3 ) , .Y ( n27 ) ) ;
OR2X1_LVT U45 (.Y ( \sub_14/carry[1] ) , .A2 ( n16 ) , .A1 ( R[0] ) ) ;
XNOR2X1_LVT U46 (.A2 ( R[6] ) , .A1 ( \sub_14/carry[6] ) , .Y ( N12 ) ) ;
XNOR2X1_LVT U47 (.A2 ( R[2] ) , .A1 ( \sub_14/carry[2] ) , .Y ( N8 ) ) ;
XNOR2X1_LVT U48 (.A2 ( R[3] ) , .A1 ( \sub_14/carry[3] ) , .Y ( N9 ) ) ;
INVX1_LVT U49 (.A ( s1s2mux ) , .Y ( n16 ) ) ;
DFFX1_LVT \Accumulate_reg[0] (.D ( AccumulateIn[0] ) , .CLK ( clock ) 
    , .Q ( Accumulate[0] ) ) ;
DFFX1_LVT \Accumulate_reg[7] (.D ( AccumulateIn[7] ) , .CLK ( clock ) 
    , .Q ( Accumulate[7] ) ) ;
DFFX1_LVT \Accumulate_reg[6] (.D ( AccumulateIn[6] ) , .CLK ( clock ) 
    , .Q ( Accumulate[6] ) ) ;
DFFX1_LVT \Accumulate_reg[5] (.D ( AccumulateIn[5] ) , .CLK ( clock ) 
    , .Q ( Accumulate[5] ) ) ;
DFFX1_LVT \Accumulate_reg[4] (.D ( AccumulateIn[4] ) , .CLK ( clock ) 
    , .Q ( Accumulate[4] ) ) ;
DFFX1_LVT \Accumulate_reg[3] (.D ( AccumulateIn[3] ) , .CLK ( clock ) 
    , .Q ( Accumulate[3] ) ) ;
DFFX1_LVT \Accumulate_reg[2] (.D ( AccumulateIn[2] ) , .CLK ( clock ) 
    , .Q ( Accumulate[2] ) ) ;
DFFX1_LVT \Accumulate_reg[1] (.D ( AccumulateIn[1] ) , .CLK ( clock ) 
    , .Q ( Accumulate[1] ) ) ;
AO221X1_LVT U3 (.A5 ( n20 ) , .A1 ( IN0 ) , .A4 ( newDist ) 
    , .Y ( AccumulateIn[7] ) , .A2 ( difference[7] ) , .A3 ( N41 ) ) ;
AO22X1_LVT U5 (.A2 ( n27 ) , .A3 ( s2[7] ) , .Y ( difference[7] ) , .A4 ( n3 ) 
    , .A1 ( s1[7] ) ) ;
AO221X1_LVT U10 (.A5 ( n20 ) , .A1 ( IN0 ) , .A4 ( newDist ) 
    , .Y ( AccumulateIn[6] ) , .A2 ( difference[6] ) , .A3 ( N40 ) ) ;
AO22X1_LVT U12 (.A2 ( n27 ) , .A3 ( s2[6] ) , .Y ( difference[6] ) , .A4 ( n3 ) 
    , .A1 ( s1[6] ) ) ;
AO221X1_LVT U13 (.A5 ( n20 ) , .A1 ( IN0 ) , .A4 ( newDist ) 
    , .Y ( AccumulateIn[5] ) , .A2 ( difference[5] ) , .A3 ( N39 ) ) ;
AO22X1_LVT U15 (.A2 ( n27 ) , .A3 ( s2[5] ) , .Y ( difference[5] ) , .A4 ( n3 ) 
    , .A1 ( s1[5] ) ) ;
AO221X1_LVT U16 (.A5 ( n20 ) , .A1 ( IN0 ) , .A4 ( newDist ) 
    , .Y ( AccumulateIn[4] ) , .A2 ( difference[4] ) , .A3 ( N38 ) ) ;
AO22X1_LVT U18 (.A2 ( n27 ) , .A3 ( s2[4] ) , .Y ( difference[4] ) , .A4 ( n3 ) 
    , .A1 ( s1[4] ) ) ;
AO221X1_LVT U19 (.A5 ( n20 ) , .A1 ( IN0 ) , .A4 ( newDist ) 
    , .Y ( AccumulateIn[3] ) , .A2 ( difference[3] ) , .A3 ( N37 ) ) ;
AO22X1_LVT U21 (.A2 ( n27 ) , .A3 ( s2[3] ) , .Y ( difference[3] ) , .A4 ( n3 ) 
    , .A1 ( s1[3] ) ) ;
AO221X1_LVT U22 (.A5 ( n20 ) , .A1 ( IN0 ) , .A4 ( newDist ) 
    , .Y ( AccumulateIn[2] ) , .A2 ( difference[2] ) , .A3 ( N36 ) ) ;
AO22X1_LVT U24 (.A2 ( n27 ) , .A3 ( s2[2] ) , .Y ( difference[2] ) , .A4 ( n3 ) 
    , .A1 ( s1[2] ) ) ;
AO221X1_LVT U25 (.A5 ( n20 ) , .A1 ( IN0 ) , .A4 ( newDist ) 
    , .Y ( AccumulateIn[1] ) , .A2 ( difference[1] ) , .A3 ( N35 ) ) ;
AO22X1_LVT U27 (.A2 ( n27 ) , .A3 ( s2[1] ) , .Y ( difference[1] ) , .A4 ( n3 ) 
    , .A1 ( s1[1] ) ) ;
AO221X1_LVT U28 (.A5 ( n20 ) , .A1 ( IN0 ) , .A4 ( newDist ) 
    , .Y ( AccumulateIn[0] ) , .A2 ( difference[0] ) , .A3 ( N34 ) ) ;
AND2X1_LVT U29 (.Y ( n20 ) , .A1 ( Carry ) , .A2 ( newDist ) ) ;
AO22X1_LVT U31 (.A2 ( n27 ) , .A3 ( s2[0] ) , .Y ( difference[0] ) , .A4 ( n3 ) 
    , .A1 ( s1[0] ) ) ;
NOR4X1_LVT U33 (.Y ( n18 ) , .A4 ( N6 ) , .A2 ( N8 ) , .A3 ( N7 ) , .A1 ( N9 ) ) ;
NOR4X1_LVT U34 (.Y ( n19 ) , .A4 ( N10 ) , .A2 ( N12 ) , .A3 ( N11 ) 
    , .A1 ( N13 ) ) ;
AND2X1_LVT U20 (.Y ( n3 ) , .A1 ( n19 ) , .A2 ( n18 ) ) ;
XNOR2X1_LVT U23 (.A2 ( \sub_14/carry[7] ) , .A1 ( R[7] ) , .Y ( N13 ) ) ;
OR2X1_HVT U26 (.Y ( \sub_14/carry[6] ) , .A2 ( \sub_14/carry[5] ) , .A1 ( R[5] ) ) ;
OR2X1_HVT U30 (.Y ( \sub_14/carry[2] ) , .A2 ( \sub_14/carry[1] ) , .A1 ( R[1] ) ) ;
OR2X1_HVT U32 (.Y ( \sub_14/carry[3] ) , .A2 ( \sub_14/carry[2] ) , .A1 ( R[2] ) ) ;
OR2X1_HVT U35 (.Y ( \sub_14/carry[4] ) , .A2 ( \sub_14/carry[3] ) , .A1 ( R[3] ) ) ;
OR2X1_HVT U36 (.Y ( \sub_14/carry[5] ) , .A2 ( \sub_14/carry[4] ) , .A1 ( R[4] ) ) ;
OR2X1_LVT U40 (.Y ( \sub_14/carry[7] ) , .A2 ( \sub_14/carry[6] ) , .A1 ( R[6] ) ) ;
XNOR2X1_LVT U41 (.A2 ( R[4] ) , .A1 ( \sub_14/carry[4] ) , .Y ( N10 ) ) ;
XNOR2X1_LVT U42 (.A2 ( R[0] ) , .A1 ( n16 ) , .Y ( N6 ) ) ;
XNOR2X1_LVT U43 (.A2 ( R[5] ) , .A1 ( \sub_14/carry[5] ) , .Y ( N11 ) ) ;
XNOR2X1_LVT U44 (.A2 ( R[1] ) , .A1 ( \sub_14/carry[1] ) , .Y ( N7 ) ) ;
endmodule




module PE_1_DW01_add_0 (SUM , CI , CO , B , A );
output [8:0] SUM ;
input  CI ;
output CO ;
input  [8:0] B ;
input  [8:0] A ;


wire [8:1] carry ;

FADDX1_LVT U1_7 (.CI ( carry[7] ) , .A ( A[7] ) , .CO ( SUM[8] ) , .B ( B[7] ) 
    , .S ( SUM[7] ) ) ;
AND2X1_LVT U2 (.Y ( carry[1] ) , .A1 ( A[0] ) , .A2 ( B[0] ) ) ;
XOR2X1_HVT U1 (.Y ( SUM[0] ) , .A2 ( B[0] ) , .A1 ( A[0] ) ) ;
FADDX1_LVT U1_1 (.CI ( carry[1] ) , .A ( A[1] ) , .CO ( carry[2] ) , .B ( B[1] ) 
    , .S ( SUM[1] ) ) ;
FADDX1_LVT U1_2 (.CI ( carry[2] ) , .A ( A[2] ) , .CO ( carry[3] ) , .B ( B[2] ) 
    , .S ( SUM[2] ) ) ;
FADDX1_LVT U1_3 (.CI ( carry[3] ) , .A ( A[3] ) , .CO ( carry[4] ) , .B ( B[3] ) 
    , .S ( SUM[3] ) ) ;
FADDX1_LVT U1_4 (.CI ( carry[4] ) , .A ( A[4] ) , .CO ( carry[5] ) , .B ( B[4] ) 
    , .S ( SUM[4] ) ) ;
FADDX1_LVT U1_5 (.CI ( carry[5] ) , .A ( A[5] ) , .CO ( carry[6] ) , .B ( B[5] ) 
    , .S ( SUM[5] ) ) ;
FADDX1_LVT U1_6 (.CI ( carry[6] ) , .A ( A[6] ) , .CO ( carry[7] ) , .B ( B[6] ) 
    , .S ( SUM[6] ) ) ;
endmodule




module PE_1 (clock , s1s2mux , newDist , IN0 , Rpipe , Accumulate , 
    s2 , s1 , R );
input  clock ;
input  s1s2mux ;
input  newDist ;
input  IN0 ;
output [7:0] Rpipe ;
output [7:0] Accumulate ;
input  [7:0] s2 ;
input  [7:0] s1 ;
input  [7:0] R ;

wire n50 ;
assign n50 = 1'b0;
wire [7:0] difference ;
wire n49 ;
assign n49 = 1'b0;
wire n48 ;
assign n48 = 1'b0;

wire [7:0] AccumulateIn ;


PE_1_DW01_add_0 add_16 (
    .SUM ( {Carry , N41 , N40 , N39 , N38 , N37 , N36 , N35 , N34 } ) , 
    .CI ( n50 ) , 
    .B ( {n49 , difference[7] , difference[6] , difference[5] , 
	difference[4] , difference[3] , difference[2] , difference[1] , 
	difference[0] } ) , 
    .A ( {n48 , Accumulate[7] , Accumulate[6] , Accumulate[5] , 
	Accumulate[4] , Accumulate[3] , Accumulate[2] , Accumulate[1] , 
	Accumulate[0] } ) ) ;

AND2X1_LVT U1 (.Y ( n42 ) , .A1 ( Carry ) , .A2 ( IN0 ) ) ;
NOR4X1_LVT U24 (.Y ( n9 ) , .A4 ( n18 ) , .A2 ( n19 ) , .A3 ( R[5] ) 
    , .A1 ( n20 ) ) ;
MUX21X1_HVT U25 (.A1 ( N34 ) , .S0 ( newDist ) , .Y ( n29 ) 
    , .A2 ( difference[0] ) ) ;
MUX21X1_HVT U26 (.A1 ( s1[4] ) , .S0 ( n9 ) , .Y ( difference[4] ) 
    , .A2 ( s2[4] ) ) ;
MUX21X1_HVT U27 (.A1 ( s1[5] ) , .S0 ( n10 ) , .Y ( difference[5] ) 
    , .A2 ( s2[5] ) ) ;
MUX21X1_HVT U28 (.A1 ( s1[6] ) , .S0 ( n10 ) , .Y ( difference[6] ) 
    , .A2 ( s2[6] ) ) ;
MUX21X1_HVT U29 (.A1 ( s1[7] ) , .S0 ( n9 ) , .Y ( difference[7] ) 
    , .A2 ( s2[7] ) ) ;
MUX21X1_HVT U30 (.A1 ( s1[3] ) , .S0 ( n21 ) , .Y ( difference[3] ) 
    , .A2 ( s2[3] ) ) ;
INVX1_LVT U31 (.A ( R[4] ) , .Y ( n15 ) ) ;
INVX1_LVT U32 (.A ( R[2] ) , .Y ( n14 ) ) ;
INVX1_LVT U33 (.A ( R[7] ) , .Y ( n13 ) ) ;
INVX1_LVT U34 (.A ( R[6] ) , .Y ( n12 ) ) ;
NAND4X0_LVT U35 (.A2 ( n14 ) , .A4 ( n12 ) , .A3 ( n13 ) , .Y ( n20 ) 
    , .A1 ( n15 ) ) ;
INVX1_LVT U36 (.A ( R[3] ) , .Y ( n17 ) ) ;
INVX1_LVT U37 (.A ( R[1] ) , .Y ( n16 ) ) ;
NAND2X0_LVT U38 (.A2 ( n16 ) , .A1 ( n17 ) , .Y ( n19 ) ) ;
NOR4X1_LVT U39 (.Y ( n21 ) , .A4 ( n18 ) , .A2 ( n19 ) , .A3 ( R[5] ) 
    , .A1 ( n20 ) ) ;
MUX21X1_LVT U40 (.A1 ( s1[1] ) , .S0 ( n10 ) , .Y ( difference[1] ) 
    , .A2 ( s2[1] ) ) ;
MUX21X1_LVT U41 (.A1 ( N35 ) , .S0 ( newDist ) , .Y ( n22 ) 
    , .A2 ( difference[1] ) ) ;
MUX21X1_LVT U42 (.A1 ( N36 ) , .S0 ( newDist ) , .Y ( n23 ) 
    , .A2 ( difference[2] ) ) ;
MUX21X1_LVT U43 (.A1 ( N37 ) , .S0 ( newDist ) , .Y ( n24 ) 
    , .A2 ( difference[3] ) ) ;
MUX21X1_LVT U44 (.A1 ( N38 ) , .S0 ( newDist ) , .Y ( n25 ) 
    , .A2 ( difference[4] ) ) ;
MUX21X1_LVT U45 (.A1 ( N39 ) , .S0 ( newDist ) , .Y ( n26 ) 
    , .A2 ( difference[5] ) ) ;
MUX21X1_LVT U46 (.A1 ( N40 ) , .S0 ( newDist ) , .Y ( n27 ) 
    , .A2 ( difference[6] ) ) ;
MUX21X1_LVT U47 (.A1 ( N41 ) , .S0 ( newDist ) , .Y ( n28 ) 
    , .A2 ( difference[7] ) ) ;
DFFX1_LVT \Rpipe_reg[7] (.D ( R[7] ) , .CLK ( clock ) , .Q ( Rpipe[7] ) ) ;
DFFX1_LVT \Rpipe_reg[6] (.D ( R[6] ) , .CLK ( clock ) , .Q ( Rpipe[6] ) ) ;
DFFX1_LVT \Rpipe_reg[5] (.D ( R[5] ) , .CLK ( clock ) , .Q ( Rpipe[5] ) ) ;
DFFX1_LVT \Rpipe_reg[4] (.D ( R[4] ) , .CLK ( clock ) , .Q ( Rpipe[4] ) ) ;
DFFX1_LVT \Rpipe_reg[3] (.D ( R[3] ) , .CLK ( clock ) , .Q ( Rpipe[3] ) ) ;
DFFX1_LVT \Rpipe_reg[2] (.D ( R[2] ) , .CLK ( clock ) , .Q ( Rpipe[2] ) ) ;
DFFX1_LVT \Rpipe_reg[1] (.D ( R[1] ) , .CLK ( clock ) , .Q ( Rpipe[1] ) ) ;
DFFX1_LVT \Rpipe_reg[0] (.D ( R[0] ) , .CLK ( clock ) , .Q ( Rpipe[0] ) ) ;
DFFX1_LVT \Accumulate_reg[0] (.D ( AccumulateIn[0] ) , .CLK ( clock ) 
    , .Q ( Accumulate[0] ) ) ;
DFFX1_LVT \Accumulate_reg[7] (.D ( AccumulateIn[7] ) , .CLK ( clock ) 
    , .Q ( Accumulate[7] ) ) ;
DFFX1_LVT \Accumulate_reg[6] (.D ( AccumulateIn[6] ) , .CLK ( clock ) 
    , .Q ( Accumulate[6] ) ) ;
DFFX1_LVT \Accumulate_reg[5] (.D ( AccumulateIn[5] ) , .CLK ( clock ) 
    , .Q ( Accumulate[5] ) ) ;
DFFX1_LVT \Accumulate_reg[4] (.D ( AccumulateIn[4] ) , .CLK ( clock ) 
    , .Q ( Accumulate[4] ) ) ;
DFFX1_LVT \Accumulate_reg[3] (.D ( AccumulateIn[3] ) , .CLK ( clock ) 
    , .Q ( Accumulate[3] ) ) ;
DFFX1_LVT \Accumulate_reg[2] (.D ( AccumulateIn[2] ) , .CLK ( clock ) 
    , .Q ( Accumulate[2] ) ) ;
DFFX1_LVT \Accumulate_reg[1] (.D ( AccumulateIn[1] ) , .CLK ( clock ) 
    , .Q ( Accumulate[1] ) ) ;
MUX21X1_LVT U3 (.A1 ( s1[2] ) , .S0 ( n9 ) , .Y ( difference[2] ) 
    , .A2 ( s2[2] ) ) ;
XOR2X1_LVT U4 (.Y ( n18 ) , .A2 ( R[0] ) , .A1 ( s1s2mux ) ) ;
NOR4X1_LVT U5 (.Y ( n10 ) , .A4 ( n18 ) , .A2 ( n19 ) , .A3 ( R[5] ) 
    , .A1 ( n20 ) ) ;
OR2X1_LVT U7 (.Y ( AccumulateIn[1] ) , .A2 ( n42 ) , .A1 ( n22 ) ) ;
OR2X1_LVT U8 (.Y ( AccumulateIn[2] ) , .A2 ( n42 ) , .A1 ( n23 ) ) ;
OR2X1_LVT U9 (.Y ( AccumulateIn[3] ) , .A2 ( n42 ) , .A1 ( n24 ) ) ;
OR2X1_LVT U10 (.Y ( AccumulateIn[4] ) , .A2 ( n42 ) , .A1 ( n25 ) ) ;
OR2X1_LVT U11 (.Y ( AccumulateIn[5] ) , .A2 ( n42 ) , .A1 ( n26 ) ) ;
OR2X1_LVT U12 (.Y ( AccumulateIn[6] ) , .A2 ( n42 ) , .A1 ( n27 ) ) ;
OR2X1_LVT U13 (.Y ( AccumulateIn[7] ) , .A2 ( n42 ) , .A1 ( n28 ) ) ;
OR2X1_LVT U14 (.Y ( AccumulateIn[0] ) , .A2 ( n42 ) , .A1 ( n29 ) ) ;
MUX21X1_LVT U17 (.A1 ( s1[0] ) , .S0 ( n21 ) , .Y ( difference[0] ) 
    , .A2 ( s2[0] ) ) ;
endmodule




module PE_2_DW01_add_0 (SUM , CI , CO , B , A );
output [8:0] SUM ;
input  CI ;
output CO ;
input  [8:0] B ;
input  [8:0] A ;


wire [8:1] carry ;

FADDX1_LVT U1_7 (.CI ( carry[7] ) , .A ( A[7] ) , .CO ( SUM[8] ) , .B ( B[7] ) 
    , .S ( SUM[7] ) ) ;
AND2X1_LVT U2 (.Y ( carry[1] ) , .A1 ( B[0] ) , .A2 ( A[0] ) ) ;
XOR2X1_HVT U1 (.Y ( SUM[0] ) , .A2 ( B[0] ) , .A1 ( A[0] ) ) ;
FADDX1_LVT U1_1 (.CI ( B[1] ) , .A ( A[1] ) , .CO ( carry[2] ) , .B ( carry[1] ) 
    , .S ( SUM[1] ) ) ;
FADDX1_LVT U1_2 (.CI ( carry[2] ) , .A ( A[2] ) , .CO ( carry[3] ) , .B ( B[2] ) 
    , .S ( SUM[2] ) ) ;
FADDX1_LVT U1_3 (.CI ( carry[3] ) , .A ( A[3] ) , .CO ( carry[4] ) , .B ( B[3] ) 
    , .S ( SUM[3] ) ) ;
FADDX1_LVT U1_4 (.CI ( carry[4] ) , .A ( A[4] ) , .CO ( carry[5] ) , .B ( B[4] ) 
    , .S ( SUM[4] ) ) ;
FADDX1_LVT U1_5 (.CI ( carry[5] ) , .A ( A[5] ) , .CO ( carry[6] ) , .B ( B[5] ) 
    , .S ( SUM[5] ) ) ;
FADDX1_LVT U1_6 (.CI ( carry[6] ) , .A ( A[6] ) , .CO ( carry[7] ) , .B ( B[6] ) 
    , .S ( SUM[6] ) ) ;
endmodule




module PE_2 (clock , s1s2mux , newDist , IN0 , Rpipe , Accumulate , 
    s2 , s1 , R );
input  clock ;
input  s1s2mux ;
input  newDist ;
input  IN0 ;
output [7:0] Rpipe ;
output [7:0] Accumulate ;
input  [7:0] s2 ;
input  [7:0] s1 ;
input  [7:0] R ;

wire n44 ;
assign n44 = 1'b0;
wire [7:0] difference ;
wire n43 ;
assign n43 = 1'b0;
wire n42 ;
assign n42 = 1'b0;

wire VSS ;
assign VSS = 1'b0;
wire [7:0] AccumulateIn ;
wire VDD ;
assign VDD = 1'b1;


PE_2_DW01_add_0 add_16 (
    .SUM ( {Carry , N41 , N40 , N39 , N38 , N37 , N36 , N35 , N34 } ) , 
    .CI ( n44 ) , 
    .B ( {n43 , difference[7] , difference[6] , difference[5] , 
	difference[4] , difference[3] , difference[2] , difference[1] , 
	difference[0] } ) , 
    .A ( {n42 , Accumulate[7] , Accumulate[6] , Accumulate[5] , 
	Accumulate[4] , Accumulate[3] , Accumulate[2] , Accumulate[1] , 
	Accumulate[0] } ) ) ;

DFFSSRX1_LVT \Accumulate_reg[6] (.Q ( Accumulate[6] ) , .SETB ( VSS ) 
    , .CLK ( clock ) , .D ( VSS ) , .RSTB ( AccumulateIn[6] ) ) ;
DFFX1_HVT \Rpipe_reg[5] (.D ( R[5] ) , .CLK ( clock ) , .Q ( Rpipe[5] ) ) ;
DFFSSRX1_LVT \Accumulate_reg[1] (.Q ( Accumulate[1] ) , .SETB ( VSS ) 
    , .CLK ( clock ) , .D ( VSS ) , .RSTB ( AccumulateIn[1] ) ) ;
DFFSSRX1_LVT \Accumulate_reg[2] (.Q ( Accumulate[2] ) , .SETB ( VSS ) 
    , .CLK ( clock ) , .D ( VSS ) , .RSTB ( AccumulateIn[2] ) ) ;
DFFSSRX1_LVT \Accumulate_reg[0] (.Q ( Accumulate[0] ) , .SETB ( VSS ) 
    , .CLK ( clock ) , .D ( VSS ) , .RSTB ( AccumulateIn[0] ) ) ;
DFFSSRX1_LVT \Accumulate_reg[5] (.Q ( Accumulate[5] ) , .SETB ( n31 ) 
    , .CLK ( clock ) , .D ( n36 ) , .RSTB ( VDD ) ) ;
NOR2X0_LVT U3 (.Y ( n18 ) , .A2 ( n2 ) , .A1 ( n27 ) ) ;
OR2X1_LVT U4 (.Y ( AccumulateIn[1] ) , .A2 ( n4 ) , .A1 ( n32 ) ) ;
OR2X1_LVT U5 (.Y ( AccumulateIn[6] ) , .A2 ( n5 ) , .A1 ( n37 ) ) ;
OR2X1_LVT U7 (.Y ( AccumulateIn[7] ) , .A2 ( n5 ) , .A1 ( n38 ) ) ;
OR2X1_LVT U8 (.Y ( AccumulateIn[3] ) , .A2 ( n5 ) , .A1 ( n34 ) ) ;
OR2X1_LVT U9 (.Y ( AccumulateIn[4] ) , .A2 ( n5 ) , .A1 ( n35 ) ) ;
OR3X1_LVT U10 (.Y ( n2 ) , .A3 ( R[5] ) , .A1 ( n29 ) , .A2 ( n28 ) ) ;
MUX21X1_HVT U11 (.A1 ( N35 ) , .S0 ( IN0 ) , .Y ( n32 ) , .A2 ( difference[1] ) ) ;
MUX21X1_HVT U12 (.A1 ( N36 ) , .S0 ( IN0 ) , .Y ( n33 ) , .A2 ( difference[2] ) ) ;
MUX21X1_HVT U13 (.A1 ( N37 ) , .S0 ( IN0 ) , .Y ( n34 ) , .A2 ( difference[3] ) ) ;
AND2X1_LVT U14 (.Y ( n4 ) , .A1 ( Carry ) , .A2 ( newDist ) ) ;
MUX21X1_HVT U15 (.A1 ( N38 ) , .S0 ( IN0 ) , .Y ( n35 ) , .A2 ( difference[4] ) ) ;
MUX21X1_HVT U17 (.A1 ( N39 ) , .S0 ( IN0 ) , .Y ( n36 ) , .A2 ( difference[5] ) ) ;
INVX0_LVT U21 (.A ( n31 ) , .Y ( n5 ) ) ;
OR2X1_LVT U24 (.Y ( AccumulateIn[2] ) , .A2 ( n4 ) , .A1 ( n33 ) ) ;
INVX0_LVT U25 (.A ( R[0] ) , .Y ( n19 ) ) ;
OR2X1_LVT U26 (.Y ( AccumulateIn[0] ) , .A2 ( n4 ) , .A1 ( n39 ) ) ;
NAND2X0_LVT U35 (.A2 ( Carry ) , .A1 ( newDist ) , .Y ( n31 ) ) ;
XNOR2X1_LVT U36 (.A2 ( s1s2mux ) , .A1 ( n19 ) , .Y ( n27 ) ) ;
MUX21X1_HVT U37 (.A1 ( N41 ) , .S0 ( IN0 ) , .Y ( n38 ) , .A2 ( difference[7] ) ) ;
MUX21X1_HVT U38 (.A1 ( N40 ) , .S0 ( IN0 ) , .Y ( n37 ) , .A2 ( difference[6] ) ) ;
MUX21X1_HVT U39 (.A1 ( N34 ) , .S0 ( IN0 ) , .Y ( n39 ) , .A2 ( difference[0] ) ) ;
MUX21X1_HVT U40 (.A1 ( s1[7] ) , .S0 ( n18 ) , .Y ( difference[7] ) 
    , .A2 ( s2[7] ) ) ;
MUX21X1_HVT U41 (.A1 ( s1[6] ) , .S0 ( n30 ) , .Y ( difference[6] ) 
    , .A2 ( s2[6] ) ) ;
MUX21X1_HVT U42 (.A1 ( s1[5] ) , .S0 ( n30 ) , .Y ( difference[5] ) 
    , .A2 ( s2[5] ) ) ;
MUX21X1_HVT U43 (.A1 ( s1[4] ) , .S0 ( n18 ) , .Y ( difference[4] ) 
    , .A2 ( s2[4] ) ) ;
MUX21X1_HVT U44 (.A1 ( s1[3] ) , .S0 ( n30 ) , .Y ( difference[3] ) 
    , .A2 ( s2[3] ) ) ;
MUX21X1_HVT U45 (.A1 ( s1[2] ) , .S0 ( n30 ) , .Y ( difference[2] ) 
    , .A2 ( s2[2] ) ) ;
INVX1_LVT U46 (.A ( R[4] ) , .Y ( n24 ) ) ;
INVX1_LVT U47 (.A ( R[2] ) , .Y ( n23 ) ) ;
INVX1_LVT U48 (.A ( R[7] ) , .Y ( n22 ) ) ;
INVX1_LVT U49 (.A ( R[6] ) , .Y ( n21 ) ) ;
NAND4X0_LVT U50 (.A2 ( n23 ) , .A4 ( n21 ) , .A3 ( n22 ) , .Y ( n29 ) 
    , .A1 ( n24 ) ) ;
INVX1_LVT U51 (.A ( R[3] ) , .Y ( n26 ) ) ;
INVX1_LVT U52 (.A ( R[1] ) , .Y ( n25 ) ) ;
NAND2X0_LVT U53 (.A2 ( n25 ) , .A1 ( n26 ) , .Y ( n28 ) ) ;
NOR4X1_LVT U54 (.Y ( n30 ) , .A4 ( n27 ) , .A2 ( n28 ) , .A3 ( R[5] ) 
    , .A1 ( n29 ) ) ;
MUX21X1_LVT U55 (.A1 ( s1[1] ) , .S0 ( n30 ) , .Y ( difference[1] ) 
    , .A2 ( s2[1] ) ) ;
MUX21X1_LVT U56 (.A1 ( s1[0] ) , .S0 ( n18 ) , .Y ( difference[0] ) 
    , .A2 ( s2[0] ) ) ;
DFFX1_LVT \Rpipe_reg[7] (.D ( R[7] ) , .CLK ( clock ) , .Q ( Rpipe[7] ) ) ;
DFFX1_LVT \Rpipe_reg[6] (.D ( R[6] ) , .CLK ( clock ) , .Q ( Rpipe[6] ) ) ;
DFFX1_LVT \Rpipe_reg[4] (.D ( R[4] ) , .CLK ( clock ) , .Q ( Rpipe[4] ) ) ;
DFFX1_LVT \Rpipe_reg[3] (.D ( R[3] ) , .CLK ( clock ) , .Q ( Rpipe[3] ) ) ;
DFFX1_LVT \Rpipe_reg[2] (.D ( R[2] ) , .CLK ( clock ) , .Q ( Rpipe[2] ) ) ;
DFFX1_LVT \Rpipe_reg[1] (.D ( R[1] ) , .CLK ( clock ) , .Q ( Rpipe[1] ) ) ;
DFFX1_LVT \Rpipe_reg[0] (.D ( R[0] ) , .CLK ( clock ) , .Q ( Rpipe[0] ) ) ;
DFFSSRX1_LVT \Accumulate_reg[4] (.Q ( Accumulate[4] ) , .SETB ( VSS ) 
    , .CLK ( clock ) , .D ( VSS ) , .RSTB ( AccumulateIn[4] ) ) ;
DFFSSRX1_LVT \Accumulate_reg[3] (.Q ( Accumulate[3] ) , .SETB ( VSS ) 
    , .CLK ( clock ) , .D ( VSS ) , .RSTB ( AccumulateIn[3] ) ) ;
DFFSSRX1_LVT \Accumulate_reg[7] (.Q ( Accumulate[7] ) , .SETB ( VSS ) 
    , .CLK ( clock ) , .D ( VSS ) , .RSTB ( AccumulateIn[7] ) ) ;
endmodule




module PE_3_DW01_add_0 (SUM , CI , CO , B , A );
output [8:0] SUM ;
input  CI ;
output CO ;
input  [8:0] B ;
input  [8:0] A ;


wire [8:1] carry ;

FADDX1_LVT U1_7 (.CI ( carry[7] ) , .A ( A[7] ) , .CO ( SUM[8] ) , .B ( B[7] ) 
    , .S ( SUM[7] ) ) ;
FADDX1_LVT U1_6 (.CI ( carry[6] ) , .A ( A[6] ) , .CO ( carry[7] ) , .B ( B[6] ) 
    , .S ( SUM[6] ) ) ;
FADDX1_LVT U1_5 (.CI ( carry[5] ) , .A ( A[5] ) , .CO ( carry[6] ) , .B ( B[5] ) 
    , .S ( SUM[5] ) ) ;
FADDX1_LVT U1_4 (.CI ( carry[4] ) , .A ( A[4] ) , .CO ( carry[5] ) , .B ( B[4] ) 
    , .S ( SUM[4] ) ) ;
FADDX1_LVT U1_3 (.CI ( carry[3] ) , .A ( A[3] ) , .CO ( carry[4] ) , .B ( B[3] ) 
    , .S ( SUM[3] ) ) ;
FADDX1_LVT U1_2 (.CI ( carry[2] ) , .A ( A[2] ) , .CO ( carry[3] ) , .B ( B[2] ) 
    , .S ( SUM[2] ) ) ;
FADDX1_LVT U1_1 (.CI ( carry[1] ) , .A ( A[1] ) , .CO ( carry[2] ) , .B ( B[1] ) 
    , .S ( SUM[1] ) ) ;
XOR2X1_LVT U2 (.Y ( SUM[0] ) , .A2 ( B[0] ) , .A1 ( A[0] ) ) ;
AND2X1_LVT U3 (.Y ( carry[1] ) , .A1 ( B[0] ) , .A2 ( A[0] ) ) ;
endmodule




module PE_3 (clock , s1s2mux , newDist , IN0 , Rpipe , Accumulate , 
    s2 , s1 , R );
input  clock ;
input  s1s2mux ;
input  newDist ;
input  IN0 ;
output [7:0] Rpipe ;
output [7:0] Accumulate ;
input  [7:0] s2 ;
input  [7:0] s1 ;
input  [7:0] R ;

wire n13 ;
assign n13 = 1'b0;
wire [7:0] difference ;
wire n9 ;
assign n9 = 1'b0;
wire n8 ;
assign n8 = 1'b0;

wire VDD ;
assign VDD = 1'b1;
wire VSS ;
assign VSS = 1'b0;
wire [7:0] AccumulateIn ;


PE_3_DW01_add_0 add_16 (
    .SUM ( {Carry , N41 , N40 , N39 , N38 , N37 , N36 , N35 , N34 } ) , 
    .CI ( n13 ) , 
    .B ( {n9 , difference[7] , difference[6] , difference[5] , 
	difference[4] , difference[3] , difference[2] , difference[1] , 
	difference[0] } ) , 
    .A ( {n8 , Accumulate[7] , Accumulate[6] , Accumulate[5] , 
	Accumulate[4] , Accumulate[3] , Accumulate[2] , Accumulate[1] , 
	Accumulate[0] } ) ) ;

XOR2X1_LVT U27 (.Y ( n33 ) , .A1 ( s1s2mux ) , .A2 ( R[0] ) ) ;
DFFX1_LVT \Rpipe_reg[7] (.D ( R[7] ) , .CLK ( clock ) , .Q ( Rpipe[7] ) ) ;
DFFX1_LVT \Rpipe_reg[6] (.D ( R[6] ) , .CLK ( clock ) , .Q ( Rpipe[6] ) ) ;
DFFX1_LVT \Rpipe_reg[5] (.D ( R[5] ) , .CLK ( clock ) , .Q ( Rpipe[5] ) ) ;
DFFX1_LVT \Rpipe_reg[4] (.D ( R[4] ) , .CLK ( clock ) , .Q ( Rpipe[4] ) ) ;
DFFX1_LVT \Rpipe_reg[3] (.D ( R[3] ) , .CLK ( clock ) , .Q ( Rpipe[3] ) ) ;
DFFX1_LVT \Rpipe_reg[2] (.D ( R[2] ) , .CLK ( clock ) , .Q ( Rpipe[2] ) ) ;
DFFX1_LVT \Rpipe_reg[1] (.D ( R[1] ) , .CLK ( clock ) , .Q ( Rpipe[1] ) ) ;
DFFX1_LVT \Rpipe_reg[0] (.D ( R[0] ) , .CLK ( clock ) , .Q ( Rpipe[0] ) ) ;
DFFSSRX1_HVT \Accumulate_reg[0] (.Q ( Accumulate[0] ) , .SETB ( n2 ) 
    , .CLK ( clock ) , .D ( n43 ) , .RSTB ( VDD ) ) ;
DFFSSRX1_LVT \Accumulate_reg[7] (.Q ( Accumulate[7] ) , .SETB ( VSS ) 
    , .CLK ( clock ) , .D ( VSS ) , .RSTB ( AccumulateIn[7] ) ) ;
DFFSSRX1_LVT \Accumulate_reg[6] (.Q ( Accumulate[6] ) , .SETB ( VSS ) 
    , .CLK ( clock ) , .D ( VSS ) , .RSTB ( AccumulateIn[6] ) ) ;
DFFSSRX1_LVT \Accumulate_reg[5] (.Q ( Accumulate[5] ) , .SETB ( VSS ) 
    , .CLK ( clock ) , .D ( VSS ) , .RSTB ( AccumulateIn[5] ) ) ;
DFFSSRX1_LVT \Accumulate_reg[4] (.Q ( Accumulate[4] ) , .SETB ( VSS ) 
    , .CLK ( clock ) , .D ( VSS ) , .RSTB ( AccumulateIn[4] ) ) ;
DFFSSRX1_LVT \Accumulate_reg[3] (.Q ( Accumulate[3] ) , .SETB ( VSS ) 
    , .CLK ( clock ) , .D ( VSS ) , .RSTB ( AccumulateIn[3] ) ) ;
DFFSSRX1_LVT \Accumulate_reg[2] (.Q ( Accumulate[2] ) , .SETB ( VSS ) 
    , .CLK ( clock ) , .D ( VSS ) , .RSTB ( AccumulateIn[2] ) ) ;
DFFSSRX1_LVT \Accumulate_reg[1] (.Q ( Accumulate[1] ) , .SETB ( n2 ) 
    , .CLK ( clock ) , .D ( n36 ) , .RSTB ( VDD ) ) ;
NAND2X0_LVT U3 (.A2 ( n6 ) , .A1 ( s2[2] ) , .Y ( n12 ) ) ;
NAND2X0_LVT U5 (.A2 ( newDist ) , .A1 ( Carry ) , .Y ( n2 ) ) ;
AND2X1_LVT U8 (.Y ( n4 ) , .A1 ( Carry ) , .A2 ( newDist ) ) ;
MUX21X1_HVT U9 (.A1 ( N39 ) , .S0 ( IN0 ) , .Y ( n40 ) , .A2 ( difference[5] ) ) ;
MUX21X1_LVT U10 (.A1 ( s1[0] ) , .S0 ( n5 ) , .Y ( difference[0] ) 
    , .A2 ( s2[0] ) ) ;
NOR4X1_LVT U11 (.Y ( n5 ) , .A4 ( n33 ) , .A2 ( n34 ) , .A3 ( R[5] ) 
    , .A1 ( n35 ) ) ;
NOR4X1_LVT U12 (.Y ( n6 ) , .A4 ( n33 ) , .A2 ( n34 ) , .A3 ( R[5] ) 
    , .A1 ( n35 ) ) ;
NAND2X0_HVT U13 (.A2 ( n11 ) , .A1 ( n12 ) , .Y ( n7 ) ) ;
MUX21X1_LVT U14 (.A1 ( s2[3] ) , .S0 ( n15 ) , .Y ( difference[3] ) 
    , .A2 ( s1[3] ) ) ;
INVX0_LVT U15 (.A ( n15 ) , .Y ( n25 ) ) ;
OR4X1_HVT U16 (.A4 ( n33 ) , .A3 ( R[5] ) , .A1 ( n35 ) , .Y ( n15 ) 
    , .A2 ( n34 ) ) ;
MUX21X1_LVT U17 (.A1 ( s1[6] ) , .S0 ( n6 ) , .Y ( difference[6] ) 
    , .A2 ( s2[6] ) ) ;
MUX21X1_LVT U18 (.A1 ( s1[4] ) , .S0 ( n6 ) , .Y ( difference[4] ) 
    , .A2 ( s2[4] ) ) ;
INVX0_LVT U21 (.A ( n6 ) , .Y ( n10 ) ) ;
NAND2X0_LVT U22 (.A2 ( n10 ) , .A1 ( s1[2] ) , .Y ( n11 ) ) ;
NAND2X0_LVT U23 (.A2 ( n11 ) , .A1 ( n12 ) , .Y ( difference[2] ) ) ;
MUX21X1_HVT U24 (.A1 ( N36 ) , .S0 ( IN0 ) , .Y ( n37 ) , .A2 ( n7 ) ) ;
MUX21X1_LVT U30 (.A1 ( s1[1] ) , .S0 ( n6 ) , .Y ( difference[1] ) 
    , .A2 ( s2[1] ) ) ;
OR2X1_HVT U31 (.Y ( AccumulateIn[2] ) , .A2 ( n4 ) , .A1 ( n37 ) ) ;
OR2X1_HVT U32 (.Y ( AccumulateIn[3] ) , .A2 ( n4 ) , .A1 ( n38 ) ) ;
OR2X1_HVT U33 (.Y ( AccumulateIn[4] ) , .A2 ( n4 ) , .A1 ( n39 ) ) ;
OR2X1_HVT U34 (.Y ( AccumulateIn[5] ) , .A2 ( n4 ) , .A1 ( n40 ) ) ;
OR2X1_HVT U35 (.Y ( AccumulateIn[6] ) , .A2 ( n4 ) , .A1 ( n41 ) ) ;
OR2X1_HVT U36 (.Y ( AccumulateIn[7] ) , .A2 ( n4 ) , .A1 ( n42 ) ) ;
MUX21X1_HVT U44 (.A1 ( N35 ) , .S0 ( IN0 ) , .Y ( n36 ) , .A2 ( difference[1] ) ) ;
MUX21X1_HVT U45 (.A1 ( s1[7] ) , .S0 ( n25 ) , .Y ( difference[7] ) 
    , .A2 ( s2[7] ) ) ;
MUX21X1_HVT U46 (.A1 ( s1[5] ) , .S0 ( n25 ) , .Y ( difference[5] ) 
    , .A2 ( s2[5] ) ) ;
INVX1_LVT U47 (.A ( R[4] ) , .Y ( n30 ) ) ;
INVX1_LVT U48 (.A ( R[2] ) , .Y ( n29 ) ) ;
INVX1_LVT U49 (.A ( R[7] ) , .Y ( n28 ) ) ;
INVX1_LVT U50 (.A ( R[6] ) , .Y ( n27 ) ) ;
NAND4X0_LVT U51 (.A2 ( n29 ) , .A4 ( n27 ) , .A3 ( n28 ) , .Y ( n35 ) 
    , .A1 ( n30 ) ) ;
INVX1_LVT U52 (.A ( R[3] ) , .Y ( n32 ) ) ;
INVX1_LVT U53 (.A ( R[1] ) , .Y ( n31 ) ) ;
NAND2X0_LVT U54 (.A2 ( n31 ) , .A1 ( n32 ) , .Y ( n34 ) ) ;
MUX21X1_LVT U55 (.A1 ( N37 ) , .S0 ( IN0 ) , .Y ( n38 ) , .A2 ( difference[3] ) ) ;
MUX21X1_LVT U56 (.A1 ( N38 ) , .S0 ( IN0 ) , .Y ( n39 ) , .A2 ( difference[4] ) ) ;
MUX21X1_LVT U57 (.A1 ( N40 ) , .S0 ( IN0 ) , .Y ( n41 ) , .A2 ( difference[6] ) ) ;
MUX21X1_LVT U58 (.A1 ( N41 ) , .S0 ( IN0 ) , .Y ( n42 ) , .A2 ( difference[7] ) ) ;
MUX21X1_LVT U59 (.A1 ( N34 ) , .S0 ( IN0 ) , .Y ( n43 ) , .A2 ( difference[0] ) ) ;
endmodule




module PE_4_DW01_add_0 (SUM , CI , CO , B , A );
output [8:0] SUM ;
input  CI ;
output CO ;
input  [8:0] B ;
input  [8:0] A ;


wire [8:1] carry ;

FADDX1_LVT U1_6 (.CI ( carry[6] ) , .A ( A[6] ) , .CO ( carry[7] ) , .B ( B[6] ) 
    , .S ( SUM[6] ) ) ;
FADDX1_LVT U1_5 (.CI ( carry[5] ) , .A ( A[5] ) , .CO ( carry[6] ) , .B ( B[5] ) 
    , .S ( SUM[5] ) ) ;
FADDX1_LVT U1_4 (.CI ( carry[4] ) , .A ( A[4] ) , .CO ( carry[5] ) , .B ( B[4] ) 
    , .S ( SUM[4] ) ) ;
FADDX1_LVT U1_3 (.CI ( carry[3] ) , .A ( A[3] ) , .CO ( carry[4] ) , .B ( B[3] ) 
    , .S ( SUM[3] ) ) ;
FADDX1_LVT U1_2 (.CI ( carry[2] ) , .A ( A[2] ) , .CO ( carry[3] ) , .B ( B[2] ) 
    , .S ( SUM[2] ) ) ;
FADDX1_LVT U1_1 (.CI ( carry[1] ) , .A ( A[1] ) , .CO ( carry[2] ) , .B ( B[1] ) 
    , .S ( SUM[1] ) ) ;
XOR2X1_HVT U2 (.Y ( SUM[0] ) , .A2 ( B[0] ) , .A1 ( A[0] ) ) ;
AND2X1_LVT U3 (.Y ( carry[1] ) , .A1 ( A[0] ) , .A2 ( B[0] ) ) ;
FADDX1_LVT U1_7 (.CI ( carry[7] ) , .A ( A[7] ) , .CO ( SUM[8] ) , .B ( B[7] ) 
    , .S ( SUM[7] ) ) ;
endmodule




module PE_4 (clock , s1s2mux , newDist , IN0 , IN1 , Rpipe , 
    Accumulate , s2 , s1 , R );
input  clock ;
input  s1s2mux ;
input  newDist ;
input  IN0 ;
input  IN1 ;
output [7:0] Rpipe ;
output [7:0] Accumulate ;
input  [7:0] s2 ;
input  [7:0] s1 ;
input  [7:0] R ;

wire n55 ;
assign n55 = 1'b0;
wire [7:0] difference ;
wire n54 ;
assign n54 = 1'b0;
wire n53 ;
assign n53 = 1'b0;

wire [7:0] AccumulateIn ;


PE_4_DW01_add_0 add_16 (
    .SUM ( {Carry , N41 , N40 , N39 , N38 , N37 , N36 , N35 , N34 } ) , 
    .CI ( n55 ) , 
    .B ( {n54 , difference[7] , difference[6] , difference[5] , 
	difference[4] , difference[3] , difference[2] , difference[1] , 
	difference[0] } ) , 
    .A ( {n53 , Accumulate[7] , Accumulate[6] , Accumulate[5] , 
	Accumulate[4] , Accumulate[3] , Accumulate[2] , Accumulate[1] , 
	Accumulate[0] } ) ) ;

NOR4X1_LVT U1 (.Y ( n46 ) , .A4 ( n21 ) , .A2 ( n22 ) , .A3 ( R[5] ) 
    , .A1 ( n23 ) ) ;
DFFX1_LVT \Rpipe_reg[7] (.D ( R[7] ) , .CLK ( clock ) , .Q ( Rpipe[7] ) ) ;
DFFX1_LVT \Rpipe_reg[6] (.D ( R[6] ) , .CLK ( clock ) , .Q ( Rpipe[6] ) ) ;
DFFX1_LVT \Rpipe_reg[5] (.D ( R[5] ) , .CLK ( clock ) , .Q ( Rpipe[5] ) ) ;
DFFX1_LVT \Rpipe_reg[4] (.D ( R[4] ) , .CLK ( clock ) , .Q ( Rpipe[4] ) ) ;
DFFX1_LVT \Rpipe_reg[3] (.D ( R[3] ) , .CLK ( clock ) , .Q ( Rpipe[3] ) ) ;
DFFX1_LVT \Rpipe_reg[2] (.D ( R[2] ) , .CLK ( clock ) , .Q ( Rpipe[2] ) ) ;
DFFX1_LVT \Rpipe_reg[1] (.D ( R[1] ) , .CLK ( clock ) , .Q ( Rpipe[1] ) ) ;
DFFX1_LVT \Rpipe_reg[0] (.D ( R[0] ) , .CLK ( clock ) , .Q ( Rpipe[0] ) ) ;
DFFX1_LVT \Accumulate_reg[0] (.D ( AccumulateIn[0] ) , .CLK ( clock ) 
    , .Q ( Accumulate[0] ) ) ;
DFFX1_LVT \Accumulate_reg[7] (.D ( AccumulateIn[7] ) , .CLK ( clock ) 
    , .Q ( Accumulate[7] ) ) ;
DFFX1_LVT \Accumulate_reg[6] (.D ( AccumulateIn[6] ) , .CLK ( clock ) 
    , .Q ( Accumulate[6] ) ) ;
DFFX1_LVT \Accumulate_reg[5] (.D ( AccumulateIn[5] ) , .CLK ( clock ) 
    , .Q ( Accumulate[5] ) ) ;
DFFX1_LVT \Accumulate_reg[4] (.D ( AccumulateIn[4] ) , .CLK ( clock ) 
    , .Q ( Accumulate[4] ) ) ;
DFFX1_LVT \Accumulate_reg[3] (.D ( AccumulateIn[3] ) , .CLK ( clock ) 
    , .Q ( Accumulate[3] ) ) ;
DFFX1_LVT \Accumulate_reg[2] (.D ( AccumulateIn[2] ) , .CLK ( clock ) 
    , .Q ( Accumulate[2] ) ) ;
DFFX1_LVT \Accumulate_reg[1] (.D ( AccumulateIn[1] ) , .CLK ( clock ) 
    , .Q ( Accumulate[1] ) ) ;
XNOR2X1_LVT U3 (.A2 ( n5 ) , .A1 ( s1s2mux ) , .Y ( n21 ) ) ;
INVX1_LVT U4 (.A ( R[0] ) , .Y ( n5 ) ) ;
MUX21X1_LVT U8 (.A1 ( s1[1] ) , .S0 ( n2 ) , .Y ( difference[1] ) 
    , .A2 ( s2[1] ) ) ;
NOR4X1_LVT U9 (.Y ( n2 ) , .A4 ( n21 ) , .A2 ( n22 ) , .A3 ( R[5] ) , .A1 ( n23 ) ) ;
AND2X1_LVT U14 (.Y ( n6 ) , .A1 ( Carry ) , .A2 ( IN0 ) ) ;
OR2X1_LVT U16 (.Y ( AccumulateIn[1] ) , .A2 ( n6 ) , .A1 ( n24 ) ) ;
OR2X1_LVT U17 (.Y ( AccumulateIn[2] ) , .A2 ( n6 ) , .A1 ( n25 ) ) ;
OR2X1_LVT U18 (.Y ( AccumulateIn[3] ) , .A2 ( n6 ) , .A1 ( n26 ) ) ;
OR2X1_LVT U19 (.Y ( AccumulateIn[4] ) , .A2 ( n6 ) , .A1 ( n27 ) ) ;
OR2X1_LVT U20 (.Y ( AccumulateIn[5] ) , .A2 ( n6 ) , .A1 ( n28 ) ) ;
OR2X1_LVT U21 (.Y ( AccumulateIn[6] ) , .A2 ( n6 ) , .A1 ( n29 ) ) ;
OR2X1_LVT U22 (.Y ( AccumulateIn[7] ) , .A2 ( n6 ) , .A1 ( n30 ) ) ;
OR2X1_LVT U23 (.Y ( AccumulateIn[0] ) , .A2 ( n6 ) , .A1 ( n31 ) ) ;
MUX21X1_HVT U27 (.A1 ( s1[7] ) , .S0 ( n46 ) , .Y ( difference[7] ) 
    , .A2 ( s2[7] ) ) ;
MUX21X1_HVT U28 (.A1 ( s1[6] ) , .S0 ( n2 ) , .Y ( difference[6] ) 
    , .A2 ( s2[6] ) ) ;
MUX21X1_HVT U29 (.A1 ( s1[5] ) , .S0 ( n46 ) , .Y ( difference[5] ) 
    , .A2 ( s2[5] ) ) ;
MUX21X1_HVT U30 (.A1 ( s1[4] ) , .S0 ( n2 ) , .Y ( difference[4] ) 
    , .A2 ( s2[4] ) ) ;
MUX21X1_HVT U31 (.A1 ( s1[3] ) , .S0 ( n46 ) , .Y ( difference[3] ) 
    , .A2 ( s2[3] ) ) ;
MUX21X1_HVT U32 (.A1 ( s1[2] ) , .S0 ( n46 ) , .Y ( difference[2] ) 
    , .A2 ( s2[2] ) ) ;
INVX1_LVT U33 (.A ( R[4] ) , .Y ( n18 ) ) ;
INVX1_LVT U34 (.A ( R[2] ) , .Y ( n17 ) ) ;
INVX1_LVT U35 (.A ( R[7] ) , .Y ( n16 ) ) ;
INVX1_LVT U36 (.A ( R[6] ) , .Y ( n15 ) ) ;
NAND4X0_LVT U37 (.A2 ( n17 ) , .A4 ( n15 ) , .A3 ( n16 ) , .Y ( n23 ) 
    , .A1 ( n18 ) ) ;
INVX1_LVT U38 (.A ( R[3] ) , .Y ( n20 ) ) ;
INVX1_LVT U39 (.A ( R[1] ) , .Y ( n19 ) ) ;
NAND2X0_LVT U40 (.A2 ( n19 ) , .A1 ( n20 ) , .Y ( n22 ) ) ;
MUX21X1_LVT U41 (.A1 ( s1[0] ) , .S0 ( n46 ) , .Y ( difference[0] ) 
    , .A2 ( s2[0] ) ) ;
MUX21X1_LVT U42 (.A1 ( N35 ) , .S0 ( IN1 ) , .Y ( n24 ) , .A2 ( difference[1] ) ) ;
MUX21X1_LVT U43 (.A1 ( N36 ) , .S0 ( newDist ) , .Y ( n25 ) 
    , .A2 ( difference[2] ) ) ;
MUX21X1_LVT U44 (.A1 ( N37 ) , .S0 ( newDist ) , .Y ( n26 ) 
    , .A2 ( difference[3] ) ) ;
MUX21X1_LVT U45 (.A1 ( N38 ) , .S0 ( IN1 ) , .Y ( n27 ) , .A2 ( difference[4] ) ) ;
MUX21X1_LVT U46 (.A1 ( N39 ) , .S0 ( newDist ) , .Y ( n28 ) 
    , .A2 ( difference[5] ) ) ;
MUX21X1_LVT U47 (.A1 ( N40 ) , .S0 ( IN1 ) , .Y ( n29 ) , .A2 ( difference[6] ) ) ;
MUX21X1_LVT U48 (.A1 ( N41 ) , .S0 ( IN1 ) , .Y ( n30 ) , .A2 ( difference[7] ) ) ;
MUX21X1_LVT U49 (.A1 ( N34 ) , .S0 ( IN1 ) , .Y ( n31 ) , .A2 ( difference[0] ) ) ;
endmodule




module PE_5_DW01_add_0 (SUM , CI , CO , B , A );
output [8:0] SUM ;
input  CI ;
output CO ;
input  [8:0] B ;
input  [8:0] A ;


wire [8:1] carry ;

FADDX1_LVT U1_7 (.CI ( carry[7] ) , .A ( A[7] ) , .CO ( SUM[8] ) , .B ( B[7] ) 
    , .S ( SUM[7] ) ) ;
FADDX1_LVT U1_6 (.CI ( carry[6] ) , .A ( A[6] ) , .CO ( carry[7] ) , .B ( B[6] ) 
    , .S ( SUM[6] ) ) ;
FADDX1_LVT U1_5 (.CI ( carry[5] ) , .A ( A[5] ) , .CO ( carry[6] ) , .B ( B[5] ) 
    , .S ( SUM[5] ) ) ;
FADDX1_LVT U1_4 (.CI ( carry[4] ) , .A ( A[4] ) , .CO ( carry[5] ) , .B ( B[4] ) 
    , .S ( SUM[4] ) ) ;
FADDX1_LVT U1_3 (.CI ( carry[3] ) , .A ( A[3] ) , .CO ( carry[4] ) , .B ( B[3] ) 
    , .S ( SUM[3] ) ) ;
FADDX1_LVT U1_2 (.CI ( carry[2] ) , .A ( A[2] ) , .CO ( carry[3] ) , .B ( B[2] ) 
    , .S ( SUM[2] ) ) ;
FADDX1_LVT U1_1 (.CI ( B[1] ) , .A ( A[1] ) , .CO ( carry[2] ) , .B ( carry[1] ) 
    , .S ( SUM[1] ) ) ;
XOR2X1_HVT U3 (.Y ( SUM[0] ) , .A2 ( B[0] ) , .A1 ( A[0] ) ) ;
AND2X1_LVT U4 (.Y ( carry[1] ) , .A1 ( A[0] ) , .A2 ( B[0] ) ) ;
endmodule




module PE_5 (clock , s1s2mux , newDist , IN0 , IN1 , Rpipe , 
    Accumulate , s2 , s1 , R );
input  clock ;
input  s1s2mux ;
input  newDist ;
input  IN0 ;
input  IN1 ;
output [7:0] Rpipe ;
output [7:0] Accumulate ;
input  [7:0] s2 ;
input  [7:0] s1 ;
input  [7:0] R ;

wire n14 ;
assign n14 = 1'b0;
wire [7:0] difference ;
wire n13 ;
assign n13 = 1'b0;
wire n12 ;
assign n12 = 1'b0;

wire [7:0] AccumulateIn ;


PE_5_DW01_add_0 add_16 (
    .SUM ( {Carry , N41 , N40 , N39 , N38 , N37 , N36 , N35 , N34 } ) , 
    .CI ( n14 ) , 
    .B ( {n13 , difference[7] , difference[6] , difference[5] , 
	difference[4] , difference[3] , difference[2] , difference[1] , 
	difference[0] } ) , 
    .A ( {n12 , Accumulate[7] , Accumulate[6] , Accumulate[5] , 
	Accumulate[4] , Accumulate[3] , Accumulate[2] , Accumulate[1] , 
	Accumulate[0] } ) ) ;

AND4X1_LVT U1 (.Y ( n40 ) , .A1 ( n8 ) , .A3 ( n6 ) , .A4 ( n7 ) , .A2 ( n3 ) ) ;
AND2X1_LVT U33 (.Y ( n11 ) , .A1 ( Carry ) , .A2 ( IN0 ) ) ;
OR2X1_HVT U34 (.Y ( AccumulateIn[4] ) , .A2 ( n11 ) , .A1 ( n28 ) ) ;
MUX21X1_HVT U36 (.A1 ( N34 ) , .S0 ( newDist ) , .Y ( n32 ) 
    , .A2 ( difference[0] ) ) ;
MUX21X1_LVT U37 (.A1 ( s1[1] ) , .S0 ( n5 ) , .Y ( difference[1] ) 
    , .A2 ( s2[1] ) ) ;
MUX21X1_HVT U38 (.A1 ( s1[7] ) , .S0 ( n40 ) , .Y ( difference[7] ) 
    , .A2 ( s2[7] ) ) ;
MUX21X1_HVT U39 (.A1 ( s1[6] ) , .S0 ( n5 ) , .Y ( difference[6] ) 
    , .A2 ( s2[6] ) ) ;
MUX21X1_HVT U40 (.A1 ( s1[5] ) , .S0 ( n40 ) , .Y ( difference[5] ) 
    , .A2 ( s2[5] ) ) ;
MUX21X1_HVT U41 (.A1 ( s1[4] ) , .S0 ( n5 ) , .Y ( difference[4] ) 
    , .A2 ( s2[4] ) ) ;
INVX1_LVT U42 (.A ( R[4] ) , .Y ( n22 ) ) ;
INVX1_LVT U43 (.A ( R[2] ) , .Y ( n21 ) ) ;
INVX1_LVT U44 (.A ( R[7] ) , .Y ( n20 ) ) ;
INVX1_LVT U45 (.A ( R[6] ) , .Y ( n19 ) ) ;
INVX1_LVT U46 (.A ( R[3] ) , .Y ( n24 ) ) ;
INVX1_LVT U47 (.A ( R[1] ) , .Y ( n23 ) ) ;
MUX21X1_LVT U48 (.A1 ( N35 ) , .S0 ( newDist ) , .Y ( n25 ) 
    , .A2 ( difference[1] ) ) ;
MUX21X1_LVT U49 (.A1 ( N38 ) , .S0 ( IN1 ) , .Y ( n28 ) , .A2 ( difference[4] ) ) ;
MUX21X1_LVT U50 (.A1 ( N41 ) , .S0 ( newDist ) , .Y ( n31 ) 
    , .A2 ( difference[7] ) ) ;
DFFX1_LVT \Rpipe_reg[7] (.D ( R[7] ) , .CLK ( clock ) , .Q ( Rpipe[7] ) ) ;
DFFX1_LVT \Rpipe_reg[6] (.D ( R[6] ) , .CLK ( clock ) , .Q ( Rpipe[6] ) ) ;
DFFX1_LVT \Rpipe_reg[5] (.D ( R[5] ) , .CLK ( clock ) , .Q ( Rpipe[5] ) ) ;
DFFX1_LVT \Rpipe_reg[4] (.D ( R[4] ) , .CLK ( clock ) , .Q ( Rpipe[4] ) ) ;
DFFX1_LVT \Rpipe_reg[3] (.D ( R[3] ) , .CLK ( clock ) , .Q ( Rpipe[3] ) ) ;
DFFX1_LVT \Rpipe_reg[2] (.D ( R[2] ) , .CLK ( clock ) , .Q ( Rpipe[2] ) ) ;
DFFX1_LVT \Rpipe_reg[1] (.D ( R[1] ) , .CLK ( clock ) , .Q ( Rpipe[1] ) ) ;
DFFX1_LVT \Rpipe_reg[0] (.D ( R[0] ) , .CLK ( clock ) , .Q ( Rpipe[0] ) ) ;
DFFX1_LVT \Accumulate_reg[0] (.D ( AccumulateIn[0] ) , .CLK ( clock ) 
    , .Q ( Accumulate[0] ) ) ;
DFFX1_LVT \Accumulate_reg[7] (.D ( AccumulateIn[7] ) , .CLK ( clock ) 
    , .Q ( Accumulate[7] ) ) ;
DFFX1_LVT \Accumulate_reg[6] (.D ( AccumulateIn[6] ) , .CLK ( clock ) 
    , .Q ( Accumulate[6] ) ) ;
DFFX1_LVT \Accumulate_reg[5] (.D ( AccumulateIn[5] ) , .CLK ( clock ) 
    , .Q ( Accumulate[5] ) ) ;
DFFX1_LVT \Accumulate_reg[4] (.D ( AccumulateIn[4] ) , .CLK ( clock ) 
    , .Q ( Accumulate[4] ) ) ;
DFFX1_LVT \Accumulate_reg[3] (.D ( AccumulateIn[3] ) , .CLK ( clock ) 
    , .Q ( Accumulate[3] ) ) ;
DFFX1_LVT \Accumulate_reg[2] (.D ( AccumulateIn[2] ) , .CLK ( clock ) 
    , .Q ( Accumulate[2] ) ) ;
DFFX1_LVT \Accumulate_reg[1] (.D ( AccumulateIn[1] ) , .CLK ( clock ) 
    , .Q ( Accumulate[1] ) ) ;
MUX21X1_LVT U3 (.A1 ( s1[0] ) , .S0 ( n40 ) , .Y ( difference[0] ) 
    , .A2 ( s2[0] ) ) ;
XOR2X1_LVT U4 (.Y ( n8 ) , .A2 ( n10 ) , .A1 ( s1s2mux ) ) ;
INVX1_LVT U5 (.A ( R[0] ) , .Y ( n10 ) ) ;
INVX1_LVT U7 (.A ( R[5] ) , .Y ( n6 ) ) ;
AND4X1_LVT U8 (.Y ( n7 ) , .A1 ( n22 ) , .A3 ( n20 ) , .A4 ( n19 ) , .A2 ( n21 ) ) ;
AND2X1_LVT U10 (.Y ( n2 ) , .A1 ( Carry ) , .A2 ( IN0 ) ) ;
AND2X1_LVT U11 (.Y ( n3 ) , .A1 ( n24 ) , .A2 ( n23 ) ) ;
AND4X1_LVT U12 (.Y ( n5 ) , .A1 ( n7 ) , .A3 ( n6 ) , .A4 ( n8 ) , .A2 ( n3 ) ) ;
MUX21X1_LVT U15 (.A1 ( s1[2] ) , .S0 ( n40 ) , .Y ( difference[2] ) 
    , .A2 ( s2[2] ) ) ;
MUX21X1_HVT U16 (.A1 ( N36 ) , .S0 ( newDist ) , .Y ( n26 ) 
    , .A2 ( difference[2] ) ) ;
MUX21X1_HVT U17 (.A1 ( N39 ) , .S0 ( newDist ) , .Y ( n29 ) 
    , .A2 ( difference[5] ) ) ;
MUX21X1_HVT U18 (.A1 ( N37 ) , .S0 ( IN1 ) , .Y ( n27 ) , .A2 ( difference[3] ) ) ;
MUX21X1_LVT U19 (.A1 ( s1[3] ) , .S0 ( n40 ) , .Y ( difference[3] ) 
    , .A2 ( s2[3] ) ) ;
OR2X1_LVT U21 (.Y ( AccumulateIn[2] ) , .A2 ( n2 ) , .A1 ( n26 ) ) ;
OR2X1_LVT U23 (.Y ( AccumulateIn[6] ) , .A2 ( n11 ) , .A1 ( n30 ) ) ;
OR2X1_LVT U24 (.Y ( AccumulateIn[7] ) , .A2 ( n2 ) , .A1 ( n31 ) ) ;
OR2X1_LVT U25 (.Y ( AccumulateIn[0] ) , .A2 ( n11 ) , .A1 ( n32 ) ) ;
MUX21X1_HVT U26 (.A1 ( N40 ) , .S0 ( newDist ) , .Y ( n30 ) 
    , .A2 ( difference[6] ) ) ;
OR2X1_LVT U27 (.Y ( AccumulateIn[1] ) , .A2 ( n11 ) , .A1 ( n25 ) ) ;
OR2X1_LVT U28 (.Y ( AccumulateIn[3] ) , .A2 ( n2 ) , .A1 ( n27 ) ) ;
OR2X1_LVT U29 (.Y ( AccumulateIn[5] ) , .A2 ( n11 ) , .A1 ( n29 ) ) ;
endmodule




module top (R , S1 , S2 , AddressR , AddressS1 , AddressS2 , BestDist , 
    motionX , start , clock , motionY );
input  [7:0] R ;
input  [7:0] S1 ;
input  [7:0] S2 ;
output [7:0] AddressR ;
output [9:0] AddressS1 ;
output [9:0] AddressS2 ;
output [7:0] BestDist ;
output [3:0] motionX ;
input  start ;
input  clock ;
output [3:0] motionY ;

wire [15:0] S1S2mux ;
wire [7:0] Rpipe1 ;
wire [127:0] PEOut ;
wire [7:0] Rpipe0 ;
wire [7:0] Rpipe9 ;
wire [7:0] Rpipe8 ;
wire [7:0] Rpipe7 ;
wire [7:0] Rpipe6 ;
wire [7:0] Rpipe5 ;
wire [7:0] Rpipe4 ;
wire [7:0] Rpipe3 ;
wire [7:0] Rpipe2 ;
wire [3:0] VectorX ;
wire [3:0] VectorY ;
wire n52 ;
assign n52 = 1'b0;
wire n51 ;
assign n51 = 1'b0;
wire n50 ;
assign n50 = 1'b0;
wire n49 ;
assign n49 = 1'b0;
wire n48 ;
assign n48 = 1'b0;
wire n47 ;
assign n47 = 1'b0;
wire n46 ;
assign n46 = 1'b0;
wire n45 ;
assign n45 = 1'b0;
wire n44 ;
assign n44 = 1'b0;
wire n43 ;
assign n43 = 1'b0;
wire n42 ;
assign n42 = 1'b0;
wire n41 ;
assign n41 = 1'b0;
wire n40 ;
assign n40 = 1'b0;
wire n39 ;
assign n39 = 1'b0;
wire n38 ;
assign n38 = 1'b0;
wire VSS ;
assign VSS = 1'b0;
wire [7:0] Rpipe14 ;
wire [7:0] Rpipe13 ;
wire [7:0] Rpipe12 ;
wire [7:0] Rpipe11 ;
wire [7:0] Rpipe10 ;


assign AddressS2[9] = AddressS1[4] ;
assign AddressS1[3] = AddressR[3] ;
assign AddressS2[3] = AddressR[3] ;
assign AddressS1[0] = AddressR[0] ;
assign AddressS2[0] = AddressR[0] ;

PE_14 pe1 (.clock ( clock ) , .s1s2mux ( S1S2mux[1] ) , .newDist ( n34 ) , 
    .IN1 ( n35 ) , .Rpipe ( Rpipe1 ) , .Accumulate ( PEOut[15:8] ) , .s2 ( S2 ) , 
    .s1 ( S1 ) , .R ( Rpipe0 ) ) ;


PE_15 pe0 (.clock ( clock ) , .s1s2mux ( S1S2mux[0] ) , .newDist ( n34 ) , 
    .IN0 ( n35 ) , .Rpipe ( Rpipe0 ) , .Accumulate ( PEOut[7:0] ) , .s2 ( S2 ) , 
    .s1 ( S1 ) , .R ( R ) ) ;


PE_6 pe9 (.clock ( clock ) , .s1s2mux ( S1S2mux[9] ) , .newDist ( n36 ) , 
    .IN0 ( n35 ) , .Rpipe ( Rpipe9 ) , .Accumulate ( PEOut[79:72] ) , .s2 ( S2 ) , 
    .s1 ( S1 ) , .R ( Rpipe8 ) ) ;


PE_7 pe8 (.clock ( clock ) , .s1s2mux ( S1S2mux[8] ) , .newDist ( n35 ) , 
    .IN0 ( n36 ) , .IN1 ( n30 ) , .Rpipe ( Rpipe8 ) , 
    .Accumulate ( PEOut[71:64] ) , .s2 ( S2 ) , .s1 ( S1 ) , .R ( Rpipe7 ) ) ;


PE_8 pe7 (.clock ( clock ) , .s1s2mux ( AddressR[3] ) , .newDist ( n36 ) , 
    .IN0 ( n33 ) , .Rpipe ( Rpipe7 ) , .Accumulate ( PEOut[63:56] ) , .s2 ( S2 ) , 
    .s1 ( S1 ) , .R ( Rpipe6 ) ) ;


PE_9 pe6 (.clock ( clock ) , .s1s2mux ( S1S2mux[6] ) , .newDist ( n33 ) , 
    .IN1 ( n36 ) , .Rpipe ( Rpipe6 ) , .Accumulate ( PEOut[55:48] ) , .s2 ( S2 ) , 
    .s1 ( S1 ) , .R ( Rpipe5 ) ) ;


PE_10 pe5 (.clock ( clock ) , .s1s2mux ( S1S2mux[5] ) , .newDist ( n30 ) , 
    .IN0 ( n35 ) , .Rpipe ( Rpipe5 ) , .Accumulate ( PEOut[47:40] ) , .s2 ( S2 ) , 
    .s1 ( S1 ) , .R ( Rpipe4 ) ) ;


PE_11 pe4 (.clock ( clock ) , .s1s2mux ( S1S2mux[4] ) , .newDist ( n32 ) , 
    .IN0 ( n33 ) , .Rpipe ( Rpipe4 ) , .Accumulate ( PEOut[39:32] ) , .s2 ( S2 ) , 
    .s1 ( S1 ) , .R ( Rpipe3 ) ) ;


PE_12 pe3 (.clock ( clock ) , .s1s2mux ( S1S2mux[3] ) , .newDist ( n33 ) , 
    .IN0 ( n36 ) , .Rpipe ( Rpipe3 ) , .Accumulate ( PEOut[31:24] ) , .s2 ( S2 ) , 
    .s1 ( S1 ) , .R ( Rpipe2 ) ) ;


PE_13 pe2 (.clock ( clock ) , .s1s2mux ( S1S2mux[2] ) , .newDist ( n33 ) , 
    .IN0 ( n32 ) , .Rpipe ( Rpipe2 ) , .Accumulate ( PEOut[23:16] ) , .s2 ( S2 ) , 
    .s1 ( S1 ) , .R ( Rpipe1 ) ) ;


Comparator comp_u (.clock ( clock ) , .CompStart ( CompStart ) , 
    .motionX ( motionX ) , .motionY ( motionY ) , .BestDist ( BestDist ) , 
    .vectorX ( {VectorX[3] , VectorX[2] , VectorX[1] , n29 } ) , 
    .vectorY ( VectorY ) , 
    .PEready ( {n45 , n46 , n47 , n48 , n49 , n50 , n51 , n52 , n38 , n39 , 
	n13 , n40 , n41 , n42 , n43 , n44 } ) , 
    .PEout ( PEOut ) ) ;


control ctl_u (
    .AddressS2 ( {SYNOPSYS_UNCONNECTED_1, AddressS2[8] , AddressS2[7] , 
	AddressS2[6] , AddressS2[5] , AddressS2[4] , 
	SYNOPSYS_UNCONNECTED_2, AddressS2[2] , AddressS2[1] , 
	SYNOPSYS_UNCONNECTED_3} ) , 
    .clock ( clock ) , .start ( start ) , .CompStart ( CompStart ) , 
    .AddressS1 ( {AddressS1[9] , AddressS1[8] , AddressS1[7] , AddressS1[6] , 
	AddressS1[5] , SYNOPSYS_UNCONNECTED_4, SYNOPSYS_UNCONNECTED_5, 
	AddressS1[2] , AddressS1[1] , SYNOPSYS_UNCONNECTED_6} ) , 
    .AddressR ( {AddressR[7] , AddressR[6] , AddressR[5] , AddressR[4] , 
	SYNOPSYS_UNCONNECTED_7, AddressR[2] , AddressR[1] , AddressR[0] } ) , 
    .VectorX ( {VectorX[3] , VectorX[2] , VectorX[1] , SYNOPSYS_UNCONNECTED_8} ) , 
    .VectorY ( VectorY ) , 
    .PEready ( {SYNOPSYS_UNCONNECTED_9, SYNOPSYS_UNCONNECTED_10, 
	SYNOPSYS_UNCONNECTED_11, SYNOPSYS_UNCONNECTED_12, 
	SYNOPSYS_UNCONNECTED_13, SYNOPSYS_UNCONNECTED_14, 
	SYNOPSYS_UNCONNECTED_15, SYNOPSYS_UNCONNECTED_16, 
	SYNOPSYS_UNCONNECTED_17, SYNOPSYS_UNCONNECTED_18, n13 , 
	SYNOPSYS_UNCONNECTED_19, SYNOPSYS_UNCONNECTED_20, 
	SYNOPSYS_UNCONNECTED_21, SYNOPSYS_UNCONNECTED_22, 
	SYNOPSYS_UNCONNECTED_23} ) , 
    .NewDist ( {n4 , SYNOPSYS_UNCONNECTED_24, SYNOPSYS_UNCONNECTED_25, 
	SYNOPSYS_UNCONNECTED_26, SYNOPSYS_UNCONNECTED_27, 
	SYNOPSYS_UNCONNECTED_28, SYNOPSYS_UNCONNECTED_29, 
	SYNOPSYS_UNCONNECTED_30, SYNOPSYS_UNCONNECTED_31, 
	SYNOPSYS_UNCONNECTED_32, SYNOPSYS_UNCONNECTED_33, 
	SYNOPSYS_UNCONNECTED_34, SYNOPSYS_UNCONNECTED_35, 
	SYNOPSYS_UNCONNECTED_36, SYNOPSYS_UNCONNECTED_37, 
	SYNOPSYS_UNCONNECTED_38} ) , 
    .S1S2mux ( {SYNOPSYS_UNCONNECTED_39, S1S2mux[14] , S1S2mux[13] , 
	S1S2mux[12] , S1S2mux[11] , S1S2mux[10] , S1S2mux[9] , S1S2mux[8] , 
	AddressR[3] , S1S2mux[6] , S1S2mux[5] , S1S2mux[4] , S1S2mux[3] , 
	S1S2mux[2] , S1S2mux[1] , S1S2mux[0] } ) , 
    .IN0 ( n30 ) , .IN1 ( n29 ) ) ;


PE_0 pe15 (.clock ( clock ) , .s1s2mux ( AddressS1[4] ) , .newDist ( n35 ) , 
    .IN0 ( n30 ) , .Accumulate ( PEOut[127:120] ) , .s2 ( S2 ) , .s1 ( S1 ) , 
    .R ( Rpipe14 ) ) ;


PE_1 pe14 (.clock ( clock ) , .s1s2mux ( S1S2mux[14] ) , .newDist ( n36 ) , 
    .IN0 ( n35 ) , .Rpipe ( Rpipe14 ) , .Accumulate ( PEOut[119:112] ) , 
    .s2 ( S2 ) , .s1 ( S1 ) , .R ( Rpipe13 ) ) ;


PE_2 pe13 (.clock ( clock ) , .s1s2mux ( S1S2mux[13] ) , .newDist ( n35 ) , 
    .IN0 ( n34 ) , .Rpipe ( Rpipe13 ) , .Accumulate ( PEOut[111:104] ) , 
    .s2 ( S2 ) , .s1 ( S1 ) , .R ( Rpipe12 ) ) ;


PE_3 pe12 (.clock ( clock ) , .s1s2mux ( S1S2mux[12] ) , .newDist ( n33 ) , 
    .IN0 ( n32 ) , .Rpipe ( Rpipe12 ) , .Accumulate ( PEOut[103:96] ) , 
    .s2 ( S2 ) , .s1 ( S1 ) , .R ( Rpipe11 ) ) ;


PE_4 pe11 (.clock ( clock ) , .s1s2mux ( S1S2mux[11] ) , .newDist ( n36 ) , 
    .IN0 ( n33 ) , .IN1 ( n30 ) , .Rpipe ( Rpipe11 ) , 
    .Accumulate ( PEOut[95:88] ) , .s2 ( S2 ) , .s1 ( S1 ) , .R ( Rpipe10 ) ) ;


PE_5 pe10 (.clock ( clock ) , .s1s2mux ( S1S2mux[10] ) , .newDist ( n34 ) , 
    .IN0 ( n35 ) , .IN1 ( n32 ) , .Rpipe ( Rpipe10 ) , 
    .Accumulate ( PEOut[87:80] ) , .s2 ( S2 ) , .s1 ( S1 ) , .R ( Rpipe9 ) ) ;

NBUFFX2_HVT U8 (.A ( n4 ) , .Y ( n36 ) ) ;
INVX0_HVT U7 (.A ( n34 ) , .Y ( n35 ) ) ;
NBUFFX2_HVT U6 (.A ( n4 ) , .Y ( n34 ) ) ;
INVX0_HVT U5 (.A ( n32 ) , .Y ( n33 ) ) ;
NBUFFX2_HVT U4 (.A ( n4 ) , .Y ( n32 ) ) ;
NBUFFX2_HVT U2 (.A ( n4 ) , .Y ( n30 ) ) ;
INVX0_HVT U1 (.A ( AddressR[0] ) , .Y ( n29 ) ) ;
assign AddressS1[4] = 1'b0;
endmodule


