;redcode
;assert 1
	SPL 0, -202
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	CMP -1, <-20
	SUB #82, @-202
	MOV -1, <-20
	SUB @121, 108
	SUB @121, 108
	JMZ -65, @20
	JMN 2, #0
	SUB @21, 6
	SUB @21, 6
	JMZ 312, 610
	SPL -61, @-20
	SLT 100, 9
	JMZ 100, 9
	ADD #82, @-202
	SUB @121, 0
	DJN <127, 106
	SPL <127, 106
	SUB 12, @10
	JMZ 312, 610
	ADD 256, 60
	ADD 312, <610
	MOV 1, <20
	ADD @121, 100
	MOV 1, <20
	SUB @0, @2
	SPL <127, 106
	SUB @0, @2
	SPL <127, 106
	SUB @21, 6
	SUB @121, 100
	SUB @225, 106
	SUB @-127, 100
	SUB #12, @200
	SUB @121, 106
	SUB @-127, 100
	SUB -207, <-120
	SUB 12, @10
	CMP -207, <-120
	SUB -1, <-20
	SLT 100, 9
	CMP -207, <-120
	CMP -207, <-120
	MOV -1, <-20
	CMP -207, <-120
	SPL 0, -202
	MOV -7, <-20
