<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>Altera SoCAL: Register : Interrupt Status Register - isr</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="altera-logo.gif"/></td>
  <td style="padding-left: 0.5em;">
   <div id="projectname">Altera SoCAL
   &#160;<span id="projectnumber">18.1</span>
   </div>
   <div id="projectbrief">The Altera SoC Abstraction Layer (SoCAL) API Reference Manual</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.2 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Address&#160;Space</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('group___a_l_t___s_p_i_s___i_s_r.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Groups</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a>  </div>
  <div class="headertitle">
<div class="title">Register : Interrupt Status Register - isr</div>  </div>
<div class="ingroups"><a class="el" href="group___a_l_t___s_p_i_s.html">Component : SPI Slave Module - ALT_SPIS</a></div></div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">Description</h2>
<p>This register reports the status of the SPI Slave interrupts after they have been masked.</p>
<p><b>Register Layout</b></p>
<table class="doxtable">
<tr>
<th align="left">Bits </th><th align="left">Access </th><th align="left">Reset </th><th align="left">Description</th></tr>
<tr>
<td align="left">[0] </td><td align="left">R </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___s_p_i_s___i_s_r.html#ALT_SPIS_ISR_TXEIS">Transmit FIFO Empty Interrupt Status</a> </td></tr>
<tr>
<td align="left">[1] </td><td align="left">R </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___s_p_i_s___i_s_r.html#ALT_SPIS_ISR_TXOIS">Transmit FIFO Overflow Interrupt Status</a> </td></tr>
<tr>
<td align="left">[2] </td><td align="left">R </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___s_p_i_s___i_s_r.html#ALT_SPIS_ISR_RXUIS">Receive FIFO Underflow Interrupt Status</a> </td></tr>
<tr>
<td align="left">[3] </td><td align="left">R </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___s_p_i_s___i_s_r.html#ALT_SPIS_ISR_RXOIS">Receive FIFO Overflow Interrupt Status</a> </td></tr>
<tr>
<td align="left">[4] </td><td align="left">R </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___s_p_i_s___i_s_r.html#ALT_SPIS_ISR_RXFIS">Receive FIFO Full Interrupt Status</a> </td></tr>
<tr>
<td align="left">[31:5] </td><td align="left">??? </td><td align="left">0x0 </td><td align="left"><em>UNDEFINED</em> </td></tr>
</table>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : Transmit FIFO Empty Interrupt Status - txeis </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpcb63248d4e4dbd9c5a9b57930a3be53e"></a><a class="anchor" id="ALT_SPIS_ISR_TXEIS"></a></p>
<p>Empty Status.</p>
<p><b>Field Enumeration Values:</b></p>
<table class="doxtable">
<tr>
<th align="left">Enum </th><th align="left">Value </th><th align="left">Description</th></tr>
<tr>
<td align="left"><a class="el" href="group___a_l_t___s_p_i_s___i_s_r.html#ga6bdcc502812cfd44277d0832ed46131f">ALT_SPIS_ISR_TXEIS_E_INACT</a> </td><td align="left">0x0 </td><td align="left">spi_txe_intr interrupt is not active after </td></tr>
<tr>
<td align="left">: </td><td align="left"></td><td align="left">masking </td></tr>
<tr>
<td align="left"><a class="el" href="group___a_l_t___s_p_i_s___i_s_r.html#ga8ff679f44fff4df8f0d5388bf138c77f">ALT_SPIS_ISR_TXEIS_E_ACT</a> </td><td align="left">0x1 </td><td align="left">spi_txe_intr interrupt is active after masking </td></tr>
</table>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga6bdcc502812cfd44277d0832ed46131f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_s___i_s_r.html#ga6bdcc502812cfd44277d0832ed46131f">ALT_SPIS_ISR_TXEIS_E_INACT</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga6bdcc502812cfd44277d0832ed46131f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ff679f44fff4df8f0d5388bf138c77f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_s___i_s_r.html#ga8ff679f44fff4df8f0d5388bf138c77f">ALT_SPIS_ISR_TXEIS_E_ACT</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:ga8ff679f44fff4df8f0d5388bf138c77f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf02191db1556b1245454ccef9364f616"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_s___i_s_r.html#gaf02191db1556b1245454ccef9364f616">ALT_SPIS_ISR_TXEIS_LSB</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gaf02191db1556b1245454ccef9364f616"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6b0e1f33f111bc32df32b5946a76ded"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_s___i_s_r.html#gaf6b0e1f33f111bc32df32b5946a76ded">ALT_SPIS_ISR_TXEIS_MSB</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gaf6b0e1f33f111bc32df32b5946a76ded"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40f801de1395bf74a01b35da17fbf826"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_s___i_s_r.html#ga40f801de1395bf74a01b35da17fbf826">ALT_SPIS_ISR_TXEIS_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga40f801de1395bf74a01b35da17fbf826"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada4b4ed76b529abf363fa65526f8d08e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_s___i_s_r.html#gada4b4ed76b529abf363fa65526f8d08e">ALT_SPIS_ISR_TXEIS_SET_MSK</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr class="separator:gada4b4ed76b529abf363fa65526f8d08e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8a1e12719a9e6565376fb85764345f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_s___i_s_r.html#gac8a1e12719a9e6565376fb85764345f1">ALT_SPIS_ISR_TXEIS_CLR_MSK</a>&#160;&#160;&#160;0xfffffffe</td></tr>
<tr class="separator:gac8a1e12719a9e6565376fb85764345f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae6157d67c98ddee67ee0efbd7db307d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_s___i_s_r.html#gae6157d67c98ddee67ee0efbd7db307d4">ALT_SPIS_ISR_TXEIS_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:gae6157d67c98ddee67ee0efbd7db307d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab75ba8d221eec0a66983b14a460927d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_s___i_s_r.html#gab75ba8d221eec0a66983b14a460927d9">ALT_SPIS_ISR_TXEIS_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000001) &gt;&gt; 0)</td></tr>
<tr class="separator:gab75ba8d221eec0a66983b14a460927d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d706075a2ef31f411a30e2e13e2776e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_s___i_s_r.html#ga4d706075a2ef31f411a30e2e13e2776e">ALT_SPIS_ISR_TXEIS_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 0) &amp; 0x00000001)</td></tr>
<tr class="separator:ga4d706075a2ef31f411a30e2e13e2776e"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : Transmit FIFO Overflow Interrupt Status - txois </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpc3883254cda459dbde60d3ac7e709bae"></a><a class="anchor" id="ALT_SPIS_ISR_TXOIS"></a></p>
<p>Overflow Status.</p>
<p><b>Field Enumeration Values:</b></p>
<table class="doxtable">
<tr>
<th align="left">Enum </th><th align="left">Value </th><th align="left">Description</th></tr>
<tr>
<td align="left"><a class="el" href="group___a_l_t___s_p_i_s___i_s_r.html#gaa0edf8b152fb30293acc1ba8d9c7c543">ALT_SPIS_ISR_TXOIS_E_INACT</a> </td><td align="left">0x0 </td><td align="left">spi_txo_intr interrupt is not active after </td></tr>
<tr>
<td align="left">: </td><td align="left"></td><td align="left">masking </td></tr>
<tr>
<td align="left"><a class="el" href="group___a_l_t___s_p_i_s___i_s_r.html#ga8a2ef58ea2a56be18fdba96cd8ebed9f">ALT_SPIS_ISR_TXOIS_E_ACT</a> </td><td align="left">0x1 </td><td align="left">spi_txo_intr interrupt is active after masking </td></tr>
</table>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gaa0edf8b152fb30293acc1ba8d9c7c543"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_s___i_s_r.html#gaa0edf8b152fb30293acc1ba8d9c7c543">ALT_SPIS_ISR_TXOIS_E_INACT</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:gaa0edf8b152fb30293acc1ba8d9c7c543"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a2ef58ea2a56be18fdba96cd8ebed9f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_s___i_s_r.html#ga8a2ef58ea2a56be18fdba96cd8ebed9f">ALT_SPIS_ISR_TXOIS_E_ACT</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:ga8a2ef58ea2a56be18fdba96cd8ebed9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f2cc4ca04bf8d4864aec71345e35ae1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_s___i_s_r.html#ga9f2cc4ca04bf8d4864aec71345e35ae1">ALT_SPIS_ISR_TXOIS_LSB</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga9f2cc4ca04bf8d4864aec71345e35ae1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28820a52b9434e6048dff2a416512d6a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_s___i_s_r.html#ga28820a52b9434e6048dff2a416512d6a">ALT_SPIS_ISR_TXOIS_MSB</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga28820a52b9434e6048dff2a416512d6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff352fba31a07558c4ccd11b154faf33"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_s___i_s_r.html#gaff352fba31a07558c4ccd11b154faf33">ALT_SPIS_ISR_TXOIS_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gaff352fba31a07558c4ccd11b154faf33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d762636bcec6fb96942e00f93f97431"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_s___i_s_r.html#ga0d762636bcec6fb96942e00f93f97431">ALT_SPIS_ISR_TXOIS_SET_MSK</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr class="separator:ga0d762636bcec6fb96942e00f93f97431"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a7b41c30bd6b95039db97b810460933"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_s___i_s_r.html#ga3a7b41c30bd6b95039db97b810460933">ALT_SPIS_ISR_TXOIS_CLR_MSK</a>&#160;&#160;&#160;0xfffffffd</td></tr>
<tr class="separator:ga3a7b41c30bd6b95039db97b810460933"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac477b671e75bcceb8f5d5da6bf5d4afc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_s___i_s_r.html#gac477b671e75bcceb8f5d5da6bf5d4afc">ALT_SPIS_ISR_TXOIS_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:gac477b671e75bcceb8f5d5da6bf5d4afc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5726b376e446b562f7526adf4a895653"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_s___i_s_r.html#ga5726b376e446b562f7526adf4a895653">ALT_SPIS_ISR_TXOIS_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000002) &gt;&gt; 1)</td></tr>
<tr class="separator:ga5726b376e446b562f7526adf4a895653"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2dcedc09f59ee82d2399a1361200c1ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_s___i_s_r.html#ga2dcedc09f59ee82d2399a1361200c1ef">ALT_SPIS_ISR_TXOIS_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 1) &amp; 0x00000002)</td></tr>
<tr class="separator:ga2dcedc09f59ee82d2399a1361200c1ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : Receive FIFO Underflow Interrupt Status - rxuis </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp1fc5a1ff785d3f8c68172e20c41ee0ba"></a><a class="anchor" id="ALT_SPIS_ISR_RXUIS"></a></p>
<p>Underflow Status.</p>
<p><b>Field Enumeration Values:</b></p>
<table class="doxtable">
<tr>
<th align="left">Enum </th><th align="left">Value </th><th align="left">Description</th></tr>
<tr>
<td align="left"><a class="el" href="group___a_l_t___s_p_i_s___i_s_r.html#ga83cab11ccb3403028131ae35c08237a4">ALT_SPIS_ISR_RXUIS_E_INACT</a> </td><td align="left">0x0 </td><td align="left">spi_rxu_intr interrupt is not active after </td></tr>
<tr>
<td align="left">: </td><td align="left"></td><td align="left">masking </td></tr>
<tr>
<td align="left"><a class="el" href="group___a_l_t___s_p_i_s___i_s_r.html#gaafba4b2ab554400da267b9b908662f39">ALT_SPIS_ISR_RXUIS_E_ACT</a> </td><td align="left">0x1 </td><td align="left">spi_rxu_intr interrupt is active after masking </td></tr>
</table>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga83cab11ccb3403028131ae35c08237a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_s___i_s_r.html#ga83cab11ccb3403028131ae35c08237a4">ALT_SPIS_ISR_RXUIS_E_INACT</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga83cab11ccb3403028131ae35c08237a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaafba4b2ab554400da267b9b908662f39"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_s___i_s_r.html#gaafba4b2ab554400da267b9b908662f39">ALT_SPIS_ISR_RXUIS_E_ACT</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:gaafba4b2ab554400da267b9b908662f39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2249eb916df220af83ff5ce3bf095881"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_s___i_s_r.html#ga2249eb916df220af83ff5ce3bf095881">ALT_SPIS_ISR_RXUIS_LSB</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ga2249eb916df220af83ff5ce3bf095881"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae5f5b05581e65d9d83f78f12afd53531"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_s___i_s_r.html#gae5f5b05581e65d9d83f78f12afd53531">ALT_SPIS_ISR_RXUIS_MSB</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:gae5f5b05581e65d9d83f78f12afd53531"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga64e3dea9f0afcd9b0990bb4b3c562d97"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_s___i_s_r.html#ga64e3dea9f0afcd9b0990bb4b3c562d97">ALT_SPIS_ISR_RXUIS_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga64e3dea9f0afcd9b0990bb4b3c562d97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga73e0bc6ba6d8a39b8d92da22f8f92825"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_s___i_s_r.html#ga73e0bc6ba6d8a39b8d92da22f8f92825">ALT_SPIS_ISR_RXUIS_SET_MSK</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr class="separator:ga73e0bc6ba6d8a39b8d92da22f8f92825"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7660fc286face3f9937d7981431312fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_s___i_s_r.html#ga7660fc286face3f9937d7981431312fe">ALT_SPIS_ISR_RXUIS_CLR_MSK</a>&#160;&#160;&#160;0xfffffffb</td></tr>
<tr class="separator:ga7660fc286face3f9937d7981431312fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f4141c11f7fc0754f46821c7fa2ad98"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_s___i_s_r.html#ga1f4141c11f7fc0754f46821c7fa2ad98">ALT_SPIS_ISR_RXUIS_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga1f4141c11f7fc0754f46821c7fa2ad98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad436a857e2dc9a9734cfb1ab0f8b4875"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_s___i_s_r.html#gad436a857e2dc9a9734cfb1ab0f8b4875">ALT_SPIS_ISR_RXUIS_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000004) &gt;&gt; 2)</td></tr>
<tr class="separator:gad436a857e2dc9a9734cfb1ab0f8b4875"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga456db45f40a573ae6e09f0eb2f4fc0de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_s___i_s_r.html#ga456db45f40a573ae6e09f0eb2f4fc0de">ALT_SPIS_ISR_RXUIS_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 2) &amp; 0x00000004)</td></tr>
<tr class="separator:ga456db45f40a573ae6e09f0eb2f4fc0de"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : Receive FIFO Overflow Interrupt Status - rxois </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpada11d0b6a8e13ab806096c3f41239c9"></a><a class="anchor" id="ALT_SPIS_ISR_RXOIS"></a></p>
<p>Overflow Status.</p>
<p><b>Field Enumeration Values:</b></p>
<table class="doxtable">
<tr>
<th align="left">Enum </th><th align="left">Value </th><th align="left">Description</th></tr>
<tr>
<td align="left"><a class="el" href="group___a_l_t___s_p_i_s___i_s_r.html#gaf828bbc5122a6f4ad4ace1624ee34f0b">ALT_SPIS_ISR_RXOIS_E_INACT</a> </td><td align="left">0x0 </td><td align="left">spi_rxo_intr interrupt is not active after </td></tr>
<tr>
<td align="left">: </td><td align="left"></td><td align="left">masking </td></tr>
<tr>
<td align="left"><a class="el" href="group___a_l_t___s_p_i_s___i_s_r.html#ga7e515ef6664acf87e6d800acc5b7b7e4">ALT_SPIS_ISR_RXOIS_E_ACT</a> </td><td align="left">0x1 </td><td align="left">spi_rxo_intr interrupt is active after masking </td></tr>
</table>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gaf828bbc5122a6f4ad4ace1624ee34f0b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_s___i_s_r.html#gaf828bbc5122a6f4ad4ace1624ee34f0b">ALT_SPIS_ISR_RXOIS_E_INACT</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:gaf828bbc5122a6f4ad4ace1624ee34f0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e515ef6664acf87e6d800acc5b7b7e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_s___i_s_r.html#ga7e515ef6664acf87e6d800acc5b7b7e4">ALT_SPIS_ISR_RXOIS_E_ACT</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:ga7e515ef6664acf87e6d800acc5b7b7e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacbd1e592afcb48cf61cd30ce68d33867"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_s___i_s_r.html#gacbd1e592afcb48cf61cd30ce68d33867">ALT_SPIS_ISR_RXOIS_LSB</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:gacbd1e592afcb48cf61cd30ce68d33867"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e742fe1b5df4806b48639bcfc44fa02"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_s___i_s_r.html#ga3e742fe1b5df4806b48639bcfc44fa02">ALT_SPIS_ISR_RXOIS_MSB</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:ga3e742fe1b5df4806b48639bcfc44fa02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f768be73ef1f736a45cbd677f7470aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_s___i_s_r.html#ga5f768be73ef1f736a45cbd677f7470aa">ALT_SPIS_ISR_RXOIS_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga5f768be73ef1f736a45cbd677f7470aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f908ebb42f1afb13491ce2bc3bb5c9a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_s___i_s_r.html#ga6f908ebb42f1afb13491ce2bc3bb5c9a">ALT_SPIS_ISR_RXOIS_SET_MSK</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr class="separator:ga6f908ebb42f1afb13491ce2bc3bb5c9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3568122df0b77d643948ace3ee0dd0fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_s___i_s_r.html#ga3568122df0b77d643948ace3ee0dd0fe">ALT_SPIS_ISR_RXOIS_CLR_MSK</a>&#160;&#160;&#160;0xfffffff7</td></tr>
<tr class="separator:ga3568122df0b77d643948ace3ee0dd0fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a63e2765da999564f95751601fc5c41"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_s___i_s_r.html#ga4a63e2765da999564f95751601fc5c41">ALT_SPIS_ISR_RXOIS_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga4a63e2765da999564f95751601fc5c41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaceb2b345c76d2d025035d5e3361a8ff8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_s___i_s_r.html#gaceb2b345c76d2d025035d5e3361a8ff8">ALT_SPIS_ISR_RXOIS_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000008) &gt;&gt; 3)</td></tr>
<tr class="separator:gaceb2b345c76d2d025035d5e3361a8ff8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga73e26109431471168390e6d4dbd56f05"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_s___i_s_r.html#ga73e26109431471168390e6d4dbd56f05">ALT_SPIS_ISR_RXOIS_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 3) &amp; 0x00000008)</td></tr>
<tr class="separator:ga73e26109431471168390e6d4dbd56f05"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : Receive FIFO Full Interrupt Status - rxfis </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpf297d7018b5655706665d4bf1563cd84"></a><a class="anchor" id="ALT_SPIS_ISR_RXFIS"></a></p>
<p>Full Status</p>
<p><b>Field Enumeration Values:</b></p>
<table class="doxtable">
<tr>
<th align="left">Enum </th><th align="left">Value </th><th align="left">Description</th></tr>
<tr>
<td align="left"><a class="el" href="group___a_l_t___s_p_i_s___i_s_r.html#ga45e7e96bfdedb78f7bce342bddaa0089">ALT_SPIS_ISR_RXFIS_E_INACT</a> </td><td align="left">0x0 </td><td align="left">spi_rxf_intr interrupt is not active after </td></tr>
<tr>
<td align="left">: </td><td align="left"></td><td align="left">masking </td></tr>
<tr>
<td align="left"><a class="el" href="group___a_l_t___s_p_i_s___i_s_r.html#gad9167e95feb7b5a27a88a82e25f6beba">ALT_SPIS_ISR_RXFIS_E_ACT</a> </td><td align="left">0x1 </td><td align="left">spi_rxf_intr interrupt is full after masking </td></tr>
</table>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga45e7e96bfdedb78f7bce342bddaa0089"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_s___i_s_r.html#ga45e7e96bfdedb78f7bce342bddaa0089">ALT_SPIS_ISR_RXFIS_E_INACT</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga45e7e96bfdedb78f7bce342bddaa0089"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad9167e95feb7b5a27a88a82e25f6beba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_s___i_s_r.html#gad9167e95feb7b5a27a88a82e25f6beba">ALT_SPIS_ISR_RXFIS_E_ACT</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:gad9167e95feb7b5a27a88a82e25f6beba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02147a5e3ddc7a663f67e36cea993cb2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_s___i_s_r.html#ga02147a5e3ddc7a663f67e36cea993cb2">ALT_SPIS_ISR_RXFIS_LSB</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:ga02147a5e3ddc7a663f67e36cea993cb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf71502d9343c81c852ed2e5371105cd5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_s___i_s_r.html#gaf71502d9343c81c852ed2e5371105cd5">ALT_SPIS_ISR_RXFIS_MSB</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:gaf71502d9343c81c852ed2e5371105cd5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae82e32ae2887205d21144070cf128d4f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_s___i_s_r.html#gae82e32ae2887205d21144070cf128d4f">ALT_SPIS_ISR_RXFIS_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gae82e32ae2887205d21144070cf128d4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga31a4ee4f2297bd28dd877254851794d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_s___i_s_r.html#ga31a4ee4f2297bd28dd877254851794d3">ALT_SPIS_ISR_RXFIS_SET_MSK</a>&#160;&#160;&#160;0x00000010</td></tr>
<tr class="separator:ga31a4ee4f2297bd28dd877254851794d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa729d585abeaecb7870cb2eef8ffb12c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_s___i_s_r.html#gaa729d585abeaecb7870cb2eef8ffb12c">ALT_SPIS_ISR_RXFIS_CLR_MSK</a>&#160;&#160;&#160;0xffffffef</td></tr>
<tr class="separator:gaa729d585abeaecb7870cb2eef8ffb12c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafef0ddfa18e511de93e8894bb69c7afc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_s___i_s_r.html#gafef0ddfa18e511de93e8894bb69c7afc">ALT_SPIS_ISR_RXFIS_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:gafef0ddfa18e511de93e8894bb69c7afc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b5e34e9336b5ee0737a83c647e620b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_s___i_s_r.html#ga4b5e34e9336b5ee0737a83c647e620b5">ALT_SPIS_ISR_RXFIS_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000010) &gt;&gt; 4)</td></tr>
<tr class="separator:ga4b5e34e9336b5ee0737a83c647e620b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81e63c658906ca7ea2a1556e800ab65f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_s___i_s_r.html#ga81e63c658906ca7ea2a1556e800ab65f">ALT_SPIS_ISR_RXFIS_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 4) &amp; 0x00000010)</td></tr>
<tr class="separator:ga81e63c658906ca7ea2a1556e800ab65f"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:struct_a_l_t___s_p_i_s___i_s_r__s"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_s___i_s_r.html#struct_a_l_t___s_p_i_s___i_s_r__s">ALT_SPIS_ISR_s</a></td></tr>
<tr class="separator:struct_a_l_t___s_p_i_s___i_s_r__s"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:gabafa04ab365a78b7b96ddbcb0fc79c12"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_s___i_s_r.html#gabafa04ab365a78b7b96ddbcb0fc79c12">ALT_SPIS_ISR_OFST</a>&#160;&#160;&#160;0x30</td></tr>
<tr class="separator:gabafa04ab365a78b7b96ddbcb0fc79c12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga18f0a9c21b502cc55b4c2cd096e4284d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_s___i_s_r.html#ga18f0a9c21b502cc55b4c2cd096e4284d">ALT_SPIS_ISR_ADDR</a>(base)&#160;&#160;&#160;<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(void *, (<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(char *, (base)) + <a class="el" href="group___a_l_t___s_p_i_s___i_s_r.html#gabafa04ab365a78b7b96ddbcb0fc79c12">ALT_SPIS_ISR_OFST</a>))</td></tr>
<tr class="separator:ga18f0a9c21b502cc55b4c2cd096e4284d"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:ga58f2a84e4e23655eb4f7bc7b00f53247"><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="group___a_l_t___s_p_i_s___i_s_r.html#struct_a_l_t___s_p_i_s___i_s_r__s">ALT_SPIS_ISR_s</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_s___i_s_r.html#ga58f2a84e4e23655eb4f7bc7b00f53247">ALT_SPIS_ISR_t</a></td></tr>
<tr class="separator:ga58f2a84e4e23655eb4f7bc7b00f53247"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<hr/><h2 class="groupheader">Data Structure Documentation</h2>
<a name="struct_a_l_t___s_p_i_s___i_s_r__s" id="struct_a_l_t___s_p_i_s___i_s_r__s"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct ALT_SPIS_ISR_s</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p><b> WARNING: The C register and register group struct declarations are provided for convenience and illustrative purposes. They should, however, be used with caution as the C language standard provides no guarantees about the alignment or atomicity of device memory accesses. The recommended practice for writing hardware drivers is to use the SoCAL access macros and <a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l___r_w___f_u_n_c.html#ga77db76edef8b90adb75eb837325b5d11">alt_read_word()</a> and <a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l___r_w___f_u_n_c.html#gac135ea12921af3aeb033c92ddb82c66c">alt_write_word()</a> functions. </b></p>
<p>The struct declaration for register <a class="el" href="group___a_l_t___s_p_i_s___i_s_r.html">ALT_SPIS_ISR</a>. </p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a class="anchor" id="abdd7f199d5ad00da6dd72d862d95c664"></a>const uint32_t</td>
<td class="fieldname">
txeis: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___s_p_i_s___i_s_r.html#ALT_SPIS_ISR_TXEIS">Transmit FIFO Empty Interrupt Status</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a450784305caa2d6696e72b34b04de070"></a>const uint32_t</td>
<td class="fieldname">
txois: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___s_p_i_s___i_s_r.html#ALT_SPIS_ISR_TXOIS">Transmit FIFO Overflow Interrupt Status</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ae693a04bed2c8bec430ac945da44a4d5"></a>const uint32_t</td>
<td class="fieldname">
rxuis: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___s_p_i_s___i_s_r.html#ALT_SPIS_ISR_RXUIS">Receive FIFO Underflow Interrupt Status</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ab13dfb906a6597a4e6b04e387ecee16c"></a>const uint32_t</td>
<td class="fieldname">
rxois: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___s_p_i_s___i_s_r.html#ALT_SPIS_ISR_RXOIS">Receive FIFO Overflow Interrupt Status</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ab6febe68977f606b927853f0c008df84"></a>const uint32_t</td>
<td class="fieldname">
rxfis: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___s_p_i_s___i_s_r.html#ALT_SPIS_ISR_RXFIS">Receive FIFO Full Interrupt Status</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="abf7fcb4af33a2d872b45f6ad16f91f0e"></a>uint32_t</td>
<td class="fieldname">
__pad0__: 27</td>
<td class="fielddoc">
<em>UNDEFINED</em> </td></tr>
</table>

</div>
</div>
<h2 class="groupheader">Macro Definitions</h2>
<a class="anchor" id="ga6bdcc502812cfd44277d0832ed46131f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIS_ISR_TXEIS_E_INACT&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enumerated value for register field <a class="el" href="group___a_l_t___s_p_i_s___i_s_r.html#ALT_SPIS_ISR_TXEIS">ALT_SPIS_ISR_TXEIS</a></p>
<p>spi_txe_intr interrupt is not active after masking </p>

</div>
</div>
<a class="anchor" id="ga8ff679f44fff4df8f0d5388bf138c77f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIS_ISR_TXEIS_E_ACT&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enumerated value for register field <a class="el" href="group___a_l_t___s_p_i_s___i_s_r.html#ALT_SPIS_ISR_TXEIS">ALT_SPIS_ISR_TXEIS</a></p>
<p>spi_txe_intr interrupt is active after masking </p>

</div>
</div>
<a class="anchor" id="gaf02191db1556b1245454ccef9364f616"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIS_ISR_TXEIS_LSB&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___s_p_i_s___i_s_r.html#ALT_SPIS_ISR_TXEIS">ALT_SPIS_ISR_TXEIS</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaf6b0e1f33f111bc32df32b5946a76ded"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIS_ISR_TXEIS_MSB&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___s_p_i_s___i_s_r.html#ALT_SPIS_ISR_TXEIS">ALT_SPIS_ISR_TXEIS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga40f801de1395bf74a01b35da17fbf826"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIS_ISR_TXEIS_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___s_p_i_s___i_s_r.html#ALT_SPIS_ISR_TXEIS">ALT_SPIS_ISR_TXEIS</a> register field. </p>

</div>
</div>
<a class="anchor" id="gada4b4ed76b529abf363fa65526f8d08e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIS_ISR_TXEIS_SET_MSK&#160;&#160;&#160;0x00000001</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___s_p_i_s___i_s_r.html#ALT_SPIS_ISR_TXEIS">ALT_SPIS_ISR_TXEIS</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gac8a1e12719a9e6565376fb85764345f1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIS_ISR_TXEIS_CLR_MSK&#160;&#160;&#160;0xfffffffe</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___s_p_i_s___i_s_r.html#ALT_SPIS_ISR_TXEIS">ALT_SPIS_ISR_TXEIS</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gae6157d67c98ddee67ee0efbd7db307d4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIS_ISR_TXEIS_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___s_p_i_s___i_s_r.html#ALT_SPIS_ISR_TXEIS">ALT_SPIS_ISR_TXEIS</a> register field. </p>

</div>
</div>
<a class="anchor" id="gab75ba8d221eec0a66983b14a460927d9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIS_ISR_TXEIS_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000001) &gt;&gt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___s_p_i_s___i_s_r.html#ALT_SPIS_ISR_TXEIS">ALT_SPIS_ISR_TXEIS</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga4d706075a2ef31f411a30e2e13e2776e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIS_ISR_TXEIS_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 0) &amp; 0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___s_p_i_s___i_s_r.html#ALT_SPIS_ISR_TXEIS">ALT_SPIS_ISR_TXEIS</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gaa0edf8b152fb30293acc1ba8d9c7c543"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIS_ISR_TXOIS_E_INACT&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enumerated value for register field <a class="el" href="group___a_l_t___s_p_i_s___i_s_r.html#ALT_SPIS_ISR_TXOIS">ALT_SPIS_ISR_TXOIS</a></p>
<p>spi_txo_intr interrupt is not active after masking </p>

</div>
</div>
<a class="anchor" id="ga8a2ef58ea2a56be18fdba96cd8ebed9f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIS_ISR_TXOIS_E_ACT&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enumerated value for register field <a class="el" href="group___a_l_t___s_p_i_s___i_s_r.html#ALT_SPIS_ISR_TXOIS">ALT_SPIS_ISR_TXOIS</a></p>
<p>spi_txo_intr interrupt is active after masking </p>

</div>
</div>
<a class="anchor" id="ga9f2cc4ca04bf8d4864aec71345e35ae1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIS_ISR_TXOIS_LSB&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___s_p_i_s___i_s_r.html#ALT_SPIS_ISR_TXOIS">ALT_SPIS_ISR_TXOIS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga28820a52b9434e6048dff2a416512d6a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIS_ISR_TXOIS_MSB&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___s_p_i_s___i_s_r.html#ALT_SPIS_ISR_TXOIS">ALT_SPIS_ISR_TXOIS</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaff352fba31a07558c4ccd11b154faf33"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIS_ISR_TXOIS_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___s_p_i_s___i_s_r.html#ALT_SPIS_ISR_TXOIS">ALT_SPIS_ISR_TXOIS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga0d762636bcec6fb96942e00f93f97431"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIS_ISR_TXOIS_SET_MSK&#160;&#160;&#160;0x00000002</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___s_p_i_s___i_s_r.html#ALT_SPIS_ISR_TXOIS">ALT_SPIS_ISR_TXOIS</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga3a7b41c30bd6b95039db97b810460933"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIS_ISR_TXOIS_CLR_MSK&#160;&#160;&#160;0xfffffffd</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___s_p_i_s___i_s_r.html#ALT_SPIS_ISR_TXOIS">ALT_SPIS_ISR_TXOIS</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gac477b671e75bcceb8f5d5da6bf5d4afc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIS_ISR_TXOIS_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___s_p_i_s___i_s_r.html#ALT_SPIS_ISR_TXOIS">ALT_SPIS_ISR_TXOIS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga5726b376e446b562f7526adf4a895653"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIS_ISR_TXOIS_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000002) &gt;&gt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___s_p_i_s___i_s_r.html#ALT_SPIS_ISR_TXOIS">ALT_SPIS_ISR_TXOIS</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga2dcedc09f59ee82d2399a1361200c1ef"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIS_ISR_TXOIS_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 1) &amp; 0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___s_p_i_s___i_s_r.html#ALT_SPIS_ISR_TXOIS">ALT_SPIS_ISR_TXOIS</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga83cab11ccb3403028131ae35c08237a4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIS_ISR_RXUIS_E_INACT&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enumerated value for register field <a class="el" href="group___a_l_t___s_p_i_s___i_s_r.html#ALT_SPIS_ISR_RXUIS">ALT_SPIS_ISR_RXUIS</a></p>
<p>spi_rxu_intr interrupt is not active after masking </p>

</div>
</div>
<a class="anchor" id="gaafba4b2ab554400da267b9b908662f39"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIS_ISR_RXUIS_E_ACT&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enumerated value for register field <a class="el" href="group___a_l_t___s_p_i_s___i_s_r.html#ALT_SPIS_ISR_RXUIS">ALT_SPIS_ISR_RXUIS</a></p>
<p>spi_rxu_intr interrupt is active after masking </p>

</div>
</div>
<a class="anchor" id="ga2249eb916df220af83ff5ce3bf095881"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIS_ISR_RXUIS_LSB&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___s_p_i_s___i_s_r.html#ALT_SPIS_ISR_RXUIS">ALT_SPIS_ISR_RXUIS</a> register field. </p>

</div>
</div>
<a class="anchor" id="gae5f5b05581e65d9d83f78f12afd53531"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIS_ISR_RXUIS_MSB&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___s_p_i_s___i_s_r.html#ALT_SPIS_ISR_RXUIS">ALT_SPIS_ISR_RXUIS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga64e3dea9f0afcd9b0990bb4b3c562d97"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIS_ISR_RXUIS_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___s_p_i_s___i_s_r.html#ALT_SPIS_ISR_RXUIS">ALT_SPIS_ISR_RXUIS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga73e0bc6ba6d8a39b8d92da22f8f92825"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIS_ISR_RXUIS_SET_MSK&#160;&#160;&#160;0x00000004</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___s_p_i_s___i_s_r.html#ALT_SPIS_ISR_RXUIS">ALT_SPIS_ISR_RXUIS</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga7660fc286face3f9937d7981431312fe"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIS_ISR_RXUIS_CLR_MSK&#160;&#160;&#160;0xfffffffb</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___s_p_i_s___i_s_r.html#ALT_SPIS_ISR_RXUIS">ALT_SPIS_ISR_RXUIS</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga1f4141c11f7fc0754f46821c7fa2ad98"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIS_ISR_RXUIS_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___s_p_i_s___i_s_r.html#ALT_SPIS_ISR_RXUIS">ALT_SPIS_ISR_RXUIS</a> register field. </p>

</div>
</div>
<a class="anchor" id="gad436a857e2dc9a9734cfb1ab0f8b4875"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIS_ISR_RXUIS_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000004) &gt;&gt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___s_p_i_s___i_s_r.html#ALT_SPIS_ISR_RXUIS">ALT_SPIS_ISR_RXUIS</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga456db45f40a573ae6e09f0eb2f4fc0de"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIS_ISR_RXUIS_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 2) &amp; 0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___s_p_i_s___i_s_r.html#ALT_SPIS_ISR_RXUIS">ALT_SPIS_ISR_RXUIS</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gaf828bbc5122a6f4ad4ace1624ee34f0b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIS_ISR_RXOIS_E_INACT&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enumerated value for register field <a class="el" href="group___a_l_t___s_p_i_s___i_s_r.html#ALT_SPIS_ISR_RXOIS">ALT_SPIS_ISR_RXOIS</a></p>
<p>spi_rxo_intr interrupt is not active after masking </p>

</div>
</div>
<a class="anchor" id="ga7e515ef6664acf87e6d800acc5b7b7e4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIS_ISR_RXOIS_E_ACT&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enumerated value for register field <a class="el" href="group___a_l_t___s_p_i_s___i_s_r.html#ALT_SPIS_ISR_RXOIS">ALT_SPIS_ISR_RXOIS</a></p>
<p>spi_rxo_intr interrupt is active after masking </p>

</div>
</div>
<a class="anchor" id="gacbd1e592afcb48cf61cd30ce68d33867"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIS_ISR_RXOIS_LSB&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___s_p_i_s___i_s_r.html#ALT_SPIS_ISR_RXOIS">ALT_SPIS_ISR_RXOIS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga3e742fe1b5df4806b48639bcfc44fa02"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIS_ISR_RXOIS_MSB&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___s_p_i_s___i_s_r.html#ALT_SPIS_ISR_RXOIS">ALT_SPIS_ISR_RXOIS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga5f768be73ef1f736a45cbd677f7470aa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIS_ISR_RXOIS_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___s_p_i_s___i_s_r.html#ALT_SPIS_ISR_RXOIS">ALT_SPIS_ISR_RXOIS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga6f908ebb42f1afb13491ce2bc3bb5c9a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIS_ISR_RXOIS_SET_MSK&#160;&#160;&#160;0x00000008</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___s_p_i_s___i_s_r.html#ALT_SPIS_ISR_RXOIS">ALT_SPIS_ISR_RXOIS</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga3568122df0b77d643948ace3ee0dd0fe"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIS_ISR_RXOIS_CLR_MSK&#160;&#160;&#160;0xfffffff7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___s_p_i_s___i_s_r.html#ALT_SPIS_ISR_RXOIS">ALT_SPIS_ISR_RXOIS</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga4a63e2765da999564f95751601fc5c41"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIS_ISR_RXOIS_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___s_p_i_s___i_s_r.html#ALT_SPIS_ISR_RXOIS">ALT_SPIS_ISR_RXOIS</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaceb2b345c76d2d025035d5e3361a8ff8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIS_ISR_RXOIS_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000008) &gt;&gt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___s_p_i_s___i_s_r.html#ALT_SPIS_ISR_RXOIS">ALT_SPIS_ISR_RXOIS</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga73e26109431471168390e6d4dbd56f05"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIS_ISR_RXOIS_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 3) &amp; 0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___s_p_i_s___i_s_r.html#ALT_SPIS_ISR_RXOIS">ALT_SPIS_ISR_RXOIS</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga45e7e96bfdedb78f7bce342bddaa0089"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIS_ISR_RXFIS_E_INACT&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enumerated value for register field <a class="el" href="group___a_l_t___s_p_i_s___i_s_r.html#ALT_SPIS_ISR_RXFIS">ALT_SPIS_ISR_RXFIS</a></p>
<p>spi_rxf_intr interrupt is not active after masking </p>

</div>
</div>
<a class="anchor" id="gad9167e95feb7b5a27a88a82e25f6beba"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIS_ISR_RXFIS_E_ACT&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enumerated value for register field <a class="el" href="group___a_l_t___s_p_i_s___i_s_r.html#ALT_SPIS_ISR_RXFIS">ALT_SPIS_ISR_RXFIS</a></p>
<p>spi_rxf_intr interrupt is full after masking </p>

</div>
</div>
<a class="anchor" id="ga02147a5e3ddc7a663f67e36cea993cb2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIS_ISR_RXFIS_LSB&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___s_p_i_s___i_s_r.html#ALT_SPIS_ISR_RXFIS">ALT_SPIS_ISR_RXFIS</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaf71502d9343c81c852ed2e5371105cd5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIS_ISR_RXFIS_MSB&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___s_p_i_s___i_s_r.html#ALT_SPIS_ISR_RXFIS">ALT_SPIS_ISR_RXFIS</a> register field. </p>

</div>
</div>
<a class="anchor" id="gae82e32ae2887205d21144070cf128d4f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIS_ISR_RXFIS_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___s_p_i_s___i_s_r.html#ALT_SPIS_ISR_RXFIS">ALT_SPIS_ISR_RXFIS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga31a4ee4f2297bd28dd877254851794d3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIS_ISR_RXFIS_SET_MSK&#160;&#160;&#160;0x00000010</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___s_p_i_s___i_s_r.html#ALT_SPIS_ISR_RXFIS">ALT_SPIS_ISR_RXFIS</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gaa729d585abeaecb7870cb2eef8ffb12c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIS_ISR_RXFIS_CLR_MSK&#160;&#160;&#160;0xffffffef</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___s_p_i_s___i_s_r.html#ALT_SPIS_ISR_RXFIS">ALT_SPIS_ISR_RXFIS</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gafef0ddfa18e511de93e8894bb69c7afc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIS_ISR_RXFIS_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___s_p_i_s___i_s_r.html#ALT_SPIS_ISR_RXFIS">ALT_SPIS_ISR_RXFIS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga4b5e34e9336b5ee0737a83c647e620b5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIS_ISR_RXFIS_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000010) &gt;&gt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___s_p_i_s___i_s_r.html#ALT_SPIS_ISR_RXFIS">ALT_SPIS_ISR_RXFIS</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga81e63c658906ca7ea2a1556e800ab65f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIS_ISR_RXFIS_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 4) &amp; 0x00000010)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___s_p_i_s___i_s_r.html#ALT_SPIS_ISR_RXFIS">ALT_SPIS_ISR_RXFIS</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gabafa04ab365a78b7b96ddbcb0fc79c12"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIS_ISR_OFST&#160;&#160;&#160;0x30</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The byte offset of the <a class="el" href="group___a_l_t___s_p_i_s___i_s_r.html">ALT_SPIS_ISR</a> register from the beginning of the component. </p>

</div>
</div>
<a class="anchor" id="ga18f0a9c21b502cc55b4c2cd096e4284d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIS_ISR_ADDR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">base</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(void *, (<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(char *, (base)) + <a class="el" href="group___a_l_t___s_p_i_s___i_s_r.html#gabafa04ab365a78b7b96ddbcb0fc79c12">ALT_SPIS_ISR_OFST</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The address of the <a class="el" href="group___a_l_t___s_p_i_s___i_s_r.html">ALT_SPIS_ISR</a> register. </p>

</div>
</div>
<h2 class="groupheader">Typedef Documentation</h2>
<a class="anchor" id="ga58f2a84e4e23655eb4f7bc7b00f53247"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="group___a_l_t___s_p_i_s___i_s_r.html#struct_a_l_t___s_p_i_s___i_s_r__s">ALT_SPIS_ISR_s</a> <a class="el" href="group___a_l_t___s_p_i_s___i_s_r.html#ga58f2a84e4e23655eb4f7bc7b00f53247">ALT_SPIS_ISR_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The typedef declaration for register <a class="el" href="group___a_l_t___s_p_i_s___i_s_r.html">ALT_SPIS_ISR</a>. </p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated on Thu Sep 13 2018 01:55:05 for Altera SoCAL by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.2 </li>
  </ul>
</div>
</body>
</html>
