module d_trigger(input  logic clk,
                    input  logic reset, d,
                    output logic  q);

  always_ff @(posedge clk, posedge reset)
    if (reset) q <= 0;
    else       q <= d;
 
endmodule