Initialize SIGNATURE TABLE
ST_SET: 1
ST_WAY: 256
ST_TAG_BIT: 16
ST_TAG_MASK: ffff

Initialize PATTERN TABLE
PT_SET: 512
PT_WAY: 4
SIG_DELTA_BIT: 7
C_SIG_BIT: 4
C_DELTA_BIT: 4

Initialize PREFETCH FILTER
FILTER_SET: 1024

*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 50000000
Simulation Instructions: 50000000
Number of CPUs: 1
LLC sets: 2048
LLC ways: 16
Off-chip DRAM Size: 4096 MB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

CPU 0 runs /Users/brandon/Documents/CoursesWi22/CSE240C/Homework1/ChampSim/ipc1_public/server_024.champsimtrace.xz
L1I D-JOLT instruction prefetcher has been constructed!
CPU 0 L1D next line prefetcher
Heartbeat CPU 0 instructions: 10000000 cycles: 3497593 heartbeat IPC: 2.85911 cumulative IPC: 2.85911 (Simulation time: 0 hr 1 min 47 sec) 
Heartbeat CPU 0 instructions: 20000002 cycles: 6988237 heartbeat IPC: 2.8648 cumulative IPC: 2.86195 (Simulation time: 0 hr 3 min 35 sec) 
Heartbeat CPU 0 instructions: 30000000 cycles: 10488951 heartbeat IPC: 2.85656 cumulative IPC: 2.86015 (Simulation time: 0 hr 5 min 24 sec) 
Heartbeat CPU 0 instructions: 40000000 cycles: 13986476 heartbeat IPC: 2.85916 cumulative IPC: 2.85991 (Simulation time: 0 hr 7 min 12 sec) 
Heartbeat CPU 0 instructions: 50000001 cycles: 17474314 heartbeat IPC: 2.86711 cumulative IPC: 2.86134 (Simulation time: 0 hr 9 min 2 sec) 

Warmup complete CPU 0 instructions: 50000001 cycles: 17474314 (Simulation time: 0 hr 9 min 2 sec) 

Heartbeat CPU 0 instructions: 60000002 cycles: 24213966 heartbeat IPC: 1.48376 cumulative IPC: 1.48376 (Simulation time: 0 hr 10 min 51 sec) 
Heartbeat CPU 0 instructions: 70000000 cycles: 30979370 heartbeat IPC: 1.47811 cumulative IPC: 1.48093 (Simulation time: 0 hr 12 min 31 sec) 
*** Reached end of trace for Core: 0 Repeating trace: /Users/brandon/Documents/CoursesWi22/CSE240C/Homework1/ChampSim/ipc1_public/server_024.champsimtrace.xz
Heartbeat CPU 0 instructions: 80000003 cycles: 37733604 heartbeat IPC: 1.48055 cumulative IPC: 1.4808 (Simulation time: 0 hr 14 min 9 sec) 
Heartbeat CPU 0 instructions: 90000003 cycles: 44534025 heartbeat IPC: 1.4705 cumulative IPC: 1.47821 (Simulation time: 0 hr 15 min 37 sec) 
Heartbeat CPU 0 instructions: 100000002 cycles: 51291036 heartbeat IPC: 1.47994 cumulative IPC: 1.47856 (Simulation time: 0 hr 16 min 58 sec) 
Finished CPU 0 instructions: 50000001 cycles: 33816722 cumulative IPC: 1.47856 (Simulation time: 0 hr 16 min 58 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 1.47856 instructions: 50000001 cycles: 33816722
L1D TOTAL     ACCESS:   19646828  HIT:   18129364  MISS:    1517464
L1D LOAD      ACCESS:    6915680  HIT:    6234888  MISS:     680792
L1D RFO       ACCESS:    6149295  HIT:    5875371  MISS:     273924
L1D PREFETCH  ACCESS:    6581853  HIT:    6019105  MISS:     562748
L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1D PREFETCH  REQUESTED:    6969936  ISSUED:    6847136  USEFUL:     135349  USELESS:     427404
L1D AVERAGE MISS LATENCY: 25.666 cycles
L1I TOTAL     ACCESS:   15046605  HIT:   12094404  MISS:    2952201
L1I LOAD      ACCESS:    9341923  HIT:    9296609  MISS:      45314
L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  ACCESS:    5704682  HIT:    2797795  MISS:    2906887
L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  REQUESTED:    6061872  ISSUED:    5998670  USEFUL:    2490809  USELESS:     416071
L1I AVERAGE MISS LATENCY: 19.4028 cycles
L2C TOTAL     ACCESS:    6221692  HIT:    5437726  MISS:     783966
L2C LOAD      ACCESS:     659548  HIT:     521382  MISS:     138166
L2C RFO       ACCESS:     272205  HIT:     180619  MISS:      91586
L2C PREFETCH  ACCESS:    4769810  HIT:    4218891  MISS:     550919
L2C WRITEBACK ACCESS:     520129  HIT:     516834  MISS:       3295
L2C PREFETCH  REQUESTED:    4437658  ISSUED:    4429824  USEFUL:      12686  USELESS:     537911
L2C AVERAGE MISS LATENCY: 42.2506 cycles
LLC TOTAL     ACCESS:    2150101  HIT:    2096346  MISS:      53755
LLC LOAD      ACCESS:     137902  HIT:     132259  MISS:       5643
LLC RFO       ACCESS:      91550  HIT:      69418  MISS:      22132
LLC PREFETCH  ACCESS:    1773477  HIT:    1747803  MISS:      25674
LLC WRITEBACK ACCESS:     147172  HIT:     146866  MISS:        306
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:       2101  USELESS:      23705
LLC AVERAGE MISS LATENCY: 197.241 cycles
Major fault: 0 Minor fault: 2372
CPU 0 L1D next line prefetcher final stats

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:      17922  ROW_BUFFER_MISS:      35518
 DBUS_CONGESTED:      37957
 WQ ROW_BUFFER_HIT:       2681  ROW_BUFFER_MISS:      22897  FULL:          0

 AVG_CONGESTED_CYCLE: 6

CPU 0 Branch Prediction Accuracy: 99.7477% MPKI: 0.46156 Average ROB Occupancy at Mispredict: 175.711

Branch types
NOT_BRANCH: 40853613 81.7072%
BRANCH_DIRECT_JUMP: 566815 1.13363%
BRANCH_INDIRECT: 197171 0.394342%
BRANCH_CONDITIONAL: 6308407 12.6168%
BRANCH_DIRECT_CALL: 876400 1.7528%
BRANCH_INDIRECT_CALL: 160491 0.320982%
BRANCH_RETURN: 1036885 2.07377%
BRANCH_OTHER: 0 0%

