{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1559725710678 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1559725710678 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 05 17:08:30 2019 " "Processing started: Wed Jun 05 17:08:30 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1559725710678 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1559725710678 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pipelined_computer -c pipelined_computer " "Command: quartus_map --read_settings_files=on --write_settings_files=off pipelined_computer -c pipelined_computer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1559725710678 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1559725711070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file source/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "source/alu.v" "" { Text "D:/ComputerOrganization/Experiment3/source/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559725711130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559725711130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/sevenseg.v 1 1 " "Found 1 design units, including 1 entities, in source file source/sevenseg.v" { { "Info" "ISGN_ENTITY_NAME" "1 sevenseg " "Found entity 1: sevenseg" {  } { { "source/sevenseg.v" "" { Text "D:/ComputerOrganization/Experiment3/source/sevenseg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559725711130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559725711130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/regfile.v 1 1 " "Found 1 design units, including 1 entities, in source file source/regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "source/regfile.v" "" { Text "D:/ComputerOrganization/Experiment3/source/regfile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559725711130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559725711130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/mux4x32.v 1 1 " "Found 1 design units, including 1 entities, in source file source/mux4x32.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux4x32 " "Found entity 1: mux4x32" {  } { { "source/mux4x32.v" "" { Text "D:/ComputerOrganization/Experiment3/source/mux4x32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559725711130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559725711130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/io_output_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file source/io_output_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 io_output_reg " "Found entity 1: io_output_reg" {  } { { "source/io_output_reg.v" "" { Text "D:/ComputerOrganization/Experiment3/source/io_output_reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559725711140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559725711140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/io_input_reg.v 2 2 " "Found 2 design units, including 2 entities, in source file source/io_input_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 io_input_reg " "Found entity 1: io_input_reg" {  } { { "source/io_input_reg.v" "" { Text "D:/ComputerOrganization/Experiment3/source/io_input_reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559725711140 ""} { "Info" "ISGN_ENTITY_NAME" "2 io_input_mux " "Found entity 2: io_input_mux" {  } { { "source/io_input_reg.v" "" { Text "D:/ComputerOrganization/Experiment3/source/io_input_reg.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559725711140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559725711140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/dram.v 1 1 " "Found 1 design units, including 1 entities, in source file source/dram.v" { { "Info" "ISGN_ENTITY_NAME" "1 dram " "Found entity 1: dram" {  } { { "source/dram.v" "" { Text "D:/ComputerOrganization/Experiment3/source/dram.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559725711140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559725711140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/pipelined_computer.v 1 1 " "Found 1 design units, including 1 entities, in source file source/pipelined_computer.v" { { "Info" "ISGN_ENTITY_NAME" "1 pipelined_computer " "Found entity 1: pipelined_computer" {  } { { "source/pipelined_computer.v" "" { Text "D:/ComputerOrganization/Experiment3/source/pipelined_computer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559725711140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559725711140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/mux2x32.v 1 1 " "Found 1 design units, including 1 entities, in source file source/mux2x32.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2x32 " "Found entity 1: mux2x32" {  } { { "source/mux2x32.v" "" { Text "D:/ComputerOrganization/Experiment3/source/mux2x32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559725711140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559725711140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/pipepc.v 1 1 " "Found 1 design units, including 1 entities, in source file source/pipepc.v" { { "Info" "ISGN_ENTITY_NAME" "1 pipepc " "Found entity 1: pipepc" {  } { { "source/pipepc.v" "" { Text "D:/ComputerOrganization/Experiment3/source/pipepc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559725711150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559725711150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/pipeif.v 1 1 " "Found 1 design units, including 1 entities, in source file source/pipeif.v" { { "Info" "ISGN_ENTITY_NAME" "1 pipeif " "Found entity 1: pipeif" {  } { { "source/pipeif.v" "" { Text "D:/ComputerOrganization/Experiment3/source/pipeif.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559725711150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559725711150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/pipeid.v 1 1 " "Found 1 design units, including 1 entities, in source file source/pipeid.v" { { "Info" "ISGN_ENTITY_NAME" "1 pipeid " "Found entity 1: pipeid" {  } { { "source/pipeid.v" "" { Text "D:/ComputerOrganization/Experiment3/source/pipeid.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559725711150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559725711150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/pipedereg.v 1 1 " "Found 1 design units, including 1 entities, in source file source/pipedereg.v" { { "Info" "ISGN_ENTITY_NAME" "1 pipedereg " "Found entity 1: pipedereg" {  } { { "source/pipedereg.v" "" { Text "D:/ComputerOrganization/Experiment3/source/pipedereg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559725711150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559725711150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/pipeexe.v 1 1 " "Found 1 design units, including 1 entities, in source file source/pipeexe.v" { { "Info" "ISGN_ENTITY_NAME" "1 pipeexe " "Found entity 1: pipeexe" {  } { { "source/pipeexe.v" "" { Text "D:/ComputerOrganization/Experiment3/source/pipeexe.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559725711150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559725711150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/pipeemreg.v 1 1 " "Found 1 design units, including 1 entities, in source file source/pipeemreg.v" { { "Info" "ISGN_ENTITY_NAME" "1 pipeemreg " "Found entity 1: pipeemreg" {  } { { "source/pipeemreg.v" "" { Text "D:/ComputerOrganization/Experiment3/source/pipeemreg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559725711150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559725711150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/pipemem.v 1 1 " "Found 1 design units, including 1 entities, in source file source/pipemem.v" { { "Info" "ISGN_ENTITY_NAME" "1 pipemem " "Found entity 1: pipemem" {  } { { "source/pipemem.v" "" { Text "D:/ComputerOrganization/Experiment3/source/pipemem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559725711160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559725711160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/pipemwreg.v 1 1 " "Found 1 design units, including 1 entities, in source file source/pipemwreg.v" { { "Info" "ISGN_ENTITY_NAME" "1 pipemwreg " "Found entity 1: pipemwreg" {  } { { "source/pipemwreg.v" "" { Text "D:/ComputerOrganization/Experiment3/source/pipemwreg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559725711160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559725711160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/pipefereg.v 1 1 " "Found 1 design units, including 1 entities, in source file source/pipefereg.v" { { "Info" "ISGN_ENTITY_NAME" "1 pipefdreg " "Found entity 1: pipefdreg" {  } { { "source/pipefereg.v" "" { Text "D:/ComputerOrganization/Experiment3/source/pipefereg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559725711160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559725711160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/irom.v 1 1 " "Found 1 design units, including 1 entities, in source file source/irom.v" { { "Info" "ISGN_ENTITY_NAME" "1 irom " "Found entity 1: irom" {  } { { "source/irom.v" "" { Text "D:/ComputerOrganization/Experiment3/source/irom.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559725711160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559725711160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/pipecu.v 1 1 " "Found 1 design units, including 1 entities, in source file source/pipecu.v" { { "Info" "ISGN_ENTITY_NAME" "1 pipecu " "Found entity 1: pipecu" {  } { { "source/pipecu.v" "" { Text "D:/ComputerOrganization/Experiment3/source/pipecu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559725711160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559725711160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipelined_computer_sim.v 1 1 " "Found 1 design units, including 1 entities, in source file pipelined_computer_sim.v" { { "Info" "ISGN_ENTITY_NAME" "1 pipelined_computer_sim " "Found entity 1: pipelined_computer_sim" {  } { { "pipelined_computer_sim.v" "" { Text "D:/ComputerOrganization/Experiment3/pipelined_computer_sim.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559725711170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559725711170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/inverse.v 1 1 " "Found 1 design units, including 1 entities, in source file source/inverse.v" { { "Info" "ISGN_ENTITY_NAME" "1 inverse " "Found entity 1: inverse" {  } { { "source/inverse.v" "" { Text "D:/ComputerOrganization/Experiment3/source/inverse.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559725711170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559725711170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipelined_computer_test.bdf 1 1 " "Found 1 design units, including 1 entities, in source file pipelined_computer_test.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 pipelined_computer_test " "Found entity 1: pipelined_computer_test" {  } { { "pipelined_computer_test.bdf" "" { Schematic "D:/ComputerOrganization/Experiment3/pipelined_computer_test.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559725711170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559725711170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/fiftym2one.v 1 1 " "Found 1 design units, including 1 entities, in source file source/fiftym2one.v" { { "Info" "ISGN_ENTITY_NAME" "1 fiftyM2one " "Found entity 1: fiftyM2one" {  } { { "source/fiftyM2one.v" "" { Text "D:/ComputerOrganization/Experiment3/source/fiftyM2one.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559725711170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559725711170 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "pipelined_computer_test " "Elaborating entity \"pipelined_computer_test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1559725711230 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "testout\[9..0\] " "Pin \"testout\[9..0\]\" is missing source" {  } { { "pipelined_computer_test.bdf" "" { Schematic "D:/ComputerOrganization/Experiment3/pipelined_computer_test.bdf" { { 496 824 1000 512 "testout\[9..0\]" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1559725711230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipelined_computer pipelined_computer:inst " "Elaborating entity \"pipelined_computer\" for hierarchy \"pipelined_computer:inst\"" {  } { { "pipelined_computer_test.bdf" "inst" { Schematic "D:/ComputerOrganization/Experiment3/pipelined_computer_test.bdf" { { 176 560 752 416 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559725711230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipepc pipelined_computer:inst\|pipepc:prog_cnt " "Elaborating entity \"pipepc\" for hierarchy \"pipelined_computer:inst\|pipepc:prog_cnt\"" {  } { { "source/pipelined_computer.v" "prog_cnt" { Text "D:/ComputerOrganization/Experiment3/source/pipelined_computer.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559725711240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeif pipelined_computer:inst\|pipeif:if_stage " "Elaborating entity \"pipeif\" for hierarchy \"pipelined_computer:inst\|pipeif:if_stage\"" {  } { { "source/pipelined_computer.v" "if_stage" { Text "D:/ComputerOrganization/Experiment3/source/pipelined_computer.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559725711240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "irom pipelined_computer:inst\|pipeif:if_stage\|irom:irom_inst " "Elaborating entity \"irom\" for hierarchy \"pipelined_computer:inst\|pipeif:if_stage\|irom:irom_inst\"" {  } { { "source/pipeif.v" "irom_inst" { Text "D:/ComputerOrganization/Experiment3/source/pipeif.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559725711240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram pipelined_computer:inst\|pipeif:if_stage\|irom:irom_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"pipelined_computer:inst\|pipeif:if_stage\|irom:irom_inst\|altsyncram:altsyncram_component\"" {  } { { "source/irom.v" "altsyncram_component" { Text "D:/ComputerOrganization/Experiment3/source/irom.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559725711280 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pipelined_computer:inst\|pipeif:if_stage\|irom:irom_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"pipelined_computer:inst\|pipeif:if_stage\|irom:irom_inst\|altsyncram:altsyncram_component\"" {  } { { "source/irom.v" "" { Text "D:/ComputerOrganization/Experiment3/source/irom.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559725711280 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pipelined_computer:inst\|pipeif:if_stage\|irom:irom_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"pipelined_computer:inst\|pipeif:if_stage\|irom:irom_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559725711280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559725711280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./source/pipelined_instmem.mif " "Parameter \"init_file\" = \"./source/pipelined_instmem.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559725711280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559725711280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559725711280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559725711280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 256 " "Parameter \"maximum_depth\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559725711280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559725711280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559725711280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559725711280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559725711280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M4K " "Parameter \"ram_block_type\" = \"M4K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559725711280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559725711280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559725711280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559725711280 ""}  } { { "source/irom.v" "" { Text "D:/ComputerOrganization/Experiment3/source/irom.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1559725711280 ""}
{ "Warning" "WTDFX_ASSERTION" "Device family Cyclone V does not have M4K blocks -- using available memory blocks " "Assertion warning: Device family Cyclone V does not have M4K blocks -- using available memory blocks" {  } { { "db/altsyncram_shj1.tdf" "" { Text "D:/ComputerOrganization/Experiment3/db/altsyncram_shj1.tdf" 682 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Quartus II" 0 -1 1559725711340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_shj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_shj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_shj1 " "Found entity 1: altsyncram_shj1" {  } { { "db/altsyncram_shj1.tdf" "" { Text "D:/ComputerOrganization/Experiment3/db/altsyncram_shj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559725711340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559725711340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_shj1 pipelined_computer:inst\|pipeif:if_stage\|irom:irom_inst\|altsyncram:altsyncram_component\|altsyncram_shj1:auto_generated " "Elaborating entity \"altsyncram_shj1\" for hierarchy \"pipelined_computer:inst\|pipeif:if_stage\|irom:irom_inst\|altsyncram:altsyncram_component\|altsyncram_shj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559725711340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4x32 pipelined_computer:inst\|pipeif:if_stage\|mux4x32:newpc " "Elaborating entity \"mux4x32\" for hierarchy \"pipelined_computer:inst\|pipeif:if_stage\|mux4x32:newpc\"" {  } { { "source/pipeif.v" "newpc" { Text "D:/ComputerOrganization/Experiment3/source/pipeif.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559725711350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipefdreg pipelined_computer:inst\|pipefdreg:inst_reg " "Elaborating entity \"pipefdreg\" for hierarchy \"pipelined_computer:inst\|pipefdreg:inst_reg\"" {  } { { "source/pipelined_computer.v" "inst_reg" { Text "D:/ComputerOrganization/Experiment3/source/pipelined_computer.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559725711350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeid pipelined_computer:inst\|pipeid:id_stage " "Elaborating entity \"pipeid\" for hierarchy \"pipelined_computer:inst\|pipeid:id_stage\"" {  } { { "source/pipelined_computer.v" "id_stage" { Text "D:/ComputerOrganization/Experiment3/source/pipelined_computer.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559725711350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipecu pipelined_computer:inst\|pipeid:id_stage\|pipecu:pcu " "Elaborating entity \"pipecu\" for hierarchy \"pipelined_computer:inst\|pipeid:id_stage\|pipecu:pcu\"" {  } { { "source/pipeid.v" "pcu" { Text "D:/ComputerOrganization/Experiment3/source/pipeid.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559725711350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile pipelined_computer:inst\|pipeid:id_stage\|regfile:rf " "Elaborating entity \"regfile\" for hierarchy \"pipelined_computer:inst\|pipeid:id_stage\|regfile:rf\"" {  } { { "source/pipeid.v" "rf" { Text "D:/ComputerOrganization/Experiment3/source/pipeid.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559725711360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipedereg pipelined_computer:inst\|pipedereg:de_reg " "Elaborating entity \"pipedereg\" for hierarchy \"pipelined_computer:inst\|pipedereg:de_reg\"" {  } { { "source/pipelined_computer.v" "de_reg" { Text "D:/ComputerOrganization/Experiment3/source/pipelined_computer.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559725711370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeexe pipelined_computer:inst\|pipeexe:exe_stage " "Elaborating entity \"pipeexe\" for hierarchy \"pipelined_computer:inst\|pipeexe:exe_stage\"" {  } { { "source/pipelined_computer.v" "exe_stage" { Text "D:/ComputerOrganization/Experiment3/source/pipelined_computer.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559725711370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2x32 pipelined_computer:inst\|pipeexe:exe_stage\|mux2x32:alu_b " "Elaborating entity \"mux2x32\" for hierarchy \"pipelined_computer:inst\|pipeexe:exe_stage\|mux2x32:alu_b\"" {  } { { "source/pipeexe.v" "alu_b" { Text "D:/ComputerOrganization/Experiment3/source/pipeexe.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559725711380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu pipelined_computer:inst\|pipeexe:exe_stage\|alu:agorithm_logic_unit " "Elaborating entity \"alu\" for hierarchy \"pipelined_computer:inst\|pipeexe:exe_stage\|alu:agorithm_logic_unit\"" {  } { { "source/pipeexe.v" "agorithm_logic_unit" { Text "D:/ComputerOrganization/Experiment3/source/pipeexe.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559725711390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeemreg pipelined_computer:inst\|pipeemreg:em_reg " "Elaborating entity \"pipeemreg\" for hierarchy \"pipelined_computer:inst\|pipeemreg:em_reg\"" {  } { { "source/pipelined_computer.v" "em_reg" { Text "D:/ComputerOrganization/Experiment3/source/pipelined_computer.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559725711390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipemem pipelined_computer:inst\|pipemem:mem_stage " "Elaborating entity \"pipemem\" for hierarchy \"pipelined_computer:inst\|pipemem:mem_stage\"" {  } { { "source/pipelined_computer.v" "mem_stage" { Text "D:/ComputerOrganization/Experiment3/source/pipelined_computer.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559725711390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dram pipelined_computer:inst\|pipemem:mem_stage\|dram:dram_inst " "Elaborating entity \"dram\" for hierarchy \"pipelined_computer:inst\|pipemem:mem_stage\|dram:dram_inst\"" {  } { { "source/pipemem.v" "dram_inst" { Text "D:/ComputerOrganization/Experiment3/source/pipemem.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559725711390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram pipelined_computer:inst\|pipemem:mem_stage\|dram:dram_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"pipelined_computer:inst\|pipemem:mem_stage\|dram:dram_inst\|altsyncram:altsyncram_component\"" {  } { { "source/dram.v" "altsyncram_component" { Text "D:/ComputerOrganization/Experiment3/source/dram.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559725711400 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pipelined_computer:inst\|pipemem:mem_stage\|dram:dram_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"pipelined_computer:inst\|pipemem:mem_stage\|dram:dram_inst\|altsyncram:altsyncram_component\"" {  } { { "source/dram.v" "" { Text "D:/ComputerOrganization/Experiment3/source/dram.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559725711400 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pipelined_computer:inst\|pipemem:mem_stage\|dram:dram_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"pipelined_computer:inst\|pipemem:mem_stage\|dram:dram_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559725711400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559725711400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./source/pipelined_datamem.mif " "Parameter \"init_file\" = \"./source/pipelined_datamem.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559725711400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559725711400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559725711400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559725711400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559725711400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559725711400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559725711400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559725711400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559725711400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M4K " "Parameter \"ram_block_type\" = \"M4K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559725711400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559725711400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559725711400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559725711400 ""}  } { { "source/dram.v" "" { Text "D:/ComputerOrganization/Experiment3/source/dram.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1559725711400 ""}
{ "Warning" "WTDFX_ASSERTION" "Device family Cyclone V does not have M4K blocks -- using available memory blocks " "Assertion warning: Device family Cyclone V does not have M4K blocks -- using available memory blocks" {  } { { "db/altsyncram_90n1.tdf" "" { Text "D:/ComputerOrganization/Experiment3/db/altsyncram_90n1.tdf" 845 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Quartus II" 0 -1 1559725711470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_90n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_90n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_90n1 " "Found entity 1: altsyncram_90n1" {  } { { "db/altsyncram_90n1.tdf" "" { Text "D:/ComputerOrganization/Experiment3/db/altsyncram_90n1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559725711470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559725711470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_90n1 pipelined_computer:inst\|pipemem:mem_stage\|dram:dram_inst\|altsyncram:altsyncram_component\|altsyncram_90n1:auto_generated " "Elaborating entity \"altsyncram_90n1\" for hierarchy \"pipelined_computer:inst\|pipemem:mem_stage\|dram:dram_inst\|altsyncram:altsyncram_component\|altsyncram_90n1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559725711470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "io_output_reg pipelined_computer:inst\|pipemem:mem_stage\|io_output_reg:io_output_regx2 " "Elaborating entity \"io_output_reg\" for hierarchy \"pipelined_computer:inst\|pipemem:mem_stage\|io_output_reg:io_output_regx2\"" {  } { { "source/pipemem.v" "io_output_regx2" { Text "D:/ComputerOrganization/Experiment3/source/pipemem.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559725711470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "io_input_reg pipelined_computer:inst\|pipemem:mem_stage\|io_input_reg:io_input_regx2 " "Elaborating entity \"io_input_reg\" for hierarchy \"pipelined_computer:inst\|pipemem:mem_stage\|io_input_reg:io_input_regx2\"" {  } { { "source/pipemem.v" "io_input_regx2" { Text "D:/ComputerOrganization/Experiment3/source/pipemem.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559725711470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "io_input_mux pipelined_computer:inst\|pipemem:mem_stage\|io_input_reg:io_input_regx2\|io_input_mux:io_input_mux2x32 " "Elaborating entity \"io_input_mux\" for hierarchy \"pipelined_computer:inst\|pipemem:mem_stage\|io_input_reg:io_input_regx2\|io_input_mux:io_input_mux2x32\"" {  } { { "source/io_input_reg.v" "io_input_mux2x32" { Text "D:/ComputerOrganization/Experiment3/source/io_input_reg.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559725711480 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "io_input_reg.v(29) " "Verilog HDL Case Statement warning at io_input_reg.v(29): incomplete case statement has no default case item" {  } { { "source/io_input_reg.v" "" { Text "D:/ComputerOrganization/Experiment3/source/io_input_reg.v" 29 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1559725711480 "|pipelined_computer|pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_input_mux2x32"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "y io_input_reg.v(29) " "Verilog HDL Always Construct warning at io_input_reg.v(29): inferring latch(es) for variable \"y\", which holds its previous value in one or more paths through the always construct" {  } { { "source/io_input_reg.v" "" { Text "D:/ComputerOrganization/Experiment3/source/io_input_reg.v" 29 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1559725711480 "|pipelined_computer|pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_input_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[0\] io_input_reg.v(29) " "Inferred latch for \"y\[0\]\" at io_input_reg.v(29)" {  } { { "source/io_input_reg.v" "" { Text "D:/ComputerOrganization/Experiment3/source/io_input_reg.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559725711480 "|pipelined_computer|pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_input_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[1\] io_input_reg.v(29) " "Inferred latch for \"y\[1\]\" at io_input_reg.v(29)" {  } { { "source/io_input_reg.v" "" { Text "D:/ComputerOrganization/Experiment3/source/io_input_reg.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559725711480 "|pipelined_computer|pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_input_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[2\] io_input_reg.v(29) " "Inferred latch for \"y\[2\]\" at io_input_reg.v(29)" {  } { { "source/io_input_reg.v" "" { Text "D:/ComputerOrganization/Experiment3/source/io_input_reg.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559725711480 "|pipelined_computer|pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_input_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[3\] io_input_reg.v(29) " "Inferred latch for \"y\[3\]\" at io_input_reg.v(29)" {  } { { "source/io_input_reg.v" "" { Text "D:/ComputerOrganization/Experiment3/source/io_input_reg.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559725711480 "|pipelined_computer|pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_input_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[4\] io_input_reg.v(29) " "Inferred latch for \"y\[4\]\" at io_input_reg.v(29)" {  } { { "source/io_input_reg.v" "" { Text "D:/ComputerOrganization/Experiment3/source/io_input_reg.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559725711480 "|pipelined_computer|pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_input_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[5\] io_input_reg.v(29) " "Inferred latch for \"y\[5\]\" at io_input_reg.v(29)" {  } { { "source/io_input_reg.v" "" { Text "D:/ComputerOrganization/Experiment3/source/io_input_reg.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559725711480 "|pipelined_computer|pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_input_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[6\] io_input_reg.v(29) " "Inferred latch for \"y\[6\]\" at io_input_reg.v(29)" {  } { { "source/io_input_reg.v" "" { Text "D:/ComputerOrganization/Experiment3/source/io_input_reg.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559725711480 "|pipelined_computer|pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_input_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[7\] io_input_reg.v(29) " "Inferred latch for \"y\[7\]\" at io_input_reg.v(29)" {  } { { "source/io_input_reg.v" "" { Text "D:/ComputerOrganization/Experiment3/source/io_input_reg.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559725711480 "|pipelined_computer|pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_input_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[8\] io_input_reg.v(29) " "Inferred latch for \"y\[8\]\" at io_input_reg.v(29)" {  } { { "source/io_input_reg.v" "" { Text "D:/ComputerOrganization/Experiment3/source/io_input_reg.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559725711480 "|pipelined_computer|pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_input_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[9\] io_input_reg.v(29) " "Inferred latch for \"y\[9\]\" at io_input_reg.v(29)" {  } { { "source/io_input_reg.v" "" { Text "D:/ComputerOrganization/Experiment3/source/io_input_reg.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559725711480 "|pipelined_computer|pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_input_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[10\] io_input_reg.v(29) " "Inferred latch for \"y\[10\]\" at io_input_reg.v(29)" {  } { { "source/io_input_reg.v" "" { Text "D:/ComputerOrganization/Experiment3/source/io_input_reg.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559725711480 "|pipelined_computer|pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_input_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[11\] io_input_reg.v(29) " "Inferred latch for \"y\[11\]\" at io_input_reg.v(29)" {  } { { "source/io_input_reg.v" "" { Text "D:/ComputerOrganization/Experiment3/source/io_input_reg.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559725711480 "|pipelined_computer|pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_input_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[12\] io_input_reg.v(29) " "Inferred latch for \"y\[12\]\" at io_input_reg.v(29)" {  } { { "source/io_input_reg.v" "" { Text "D:/ComputerOrganization/Experiment3/source/io_input_reg.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559725711480 "|pipelined_computer|pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_input_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[13\] io_input_reg.v(29) " "Inferred latch for \"y\[13\]\" at io_input_reg.v(29)" {  } { { "source/io_input_reg.v" "" { Text "D:/ComputerOrganization/Experiment3/source/io_input_reg.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559725711480 "|pipelined_computer|pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_input_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[14\] io_input_reg.v(29) " "Inferred latch for \"y\[14\]\" at io_input_reg.v(29)" {  } { { "source/io_input_reg.v" "" { Text "D:/ComputerOrganization/Experiment3/source/io_input_reg.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559725711480 "|pipelined_computer|pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_input_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[15\] io_input_reg.v(29) " "Inferred latch for \"y\[15\]\" at io_input_reg.v(29)" {  } { { "source/io_input_reg.v" "" { Text "D:/ComputerOrganization/Experiment3/source/io_input_reg.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559725711480 "|pipelined_computer|pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_input_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[16\] io_input_reg.v(29) " "Inferred latch for \"y\[16\]\" at io_input_reg.v(29)" {  } { { "source/io_input_reg.v" "" { Text "D:/ComputerOrganization/Experiment3/source/io_input_reg.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559725711480 "|pipelined_computer|pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_input_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[17\] io_input_reg.v(29) " "Inferred latch for \"y\[17\]\" at io_input_reg.v(29)" {  } { { "source/io_input_reg.v" "" { Text "D:/ComputerOrganization/Experiment3/source/io_input_reg.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559725711480 "|pipelined_computer|pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_input_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[18\] io_input_reg.v(29) " "Inferred latch for \"y\[18\]\" at io_input_reg.v(29)" {  } { { "source/io_input_reg.v" "" { Text "D:/ComputerOrganization/Experiment3/source/io_input_reg.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559725711480 "|pipelined_computer|pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_input_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[19\] io_input_reg.v(29) " "Inferred latch for \"y\[19\]\" at io_input_reg.v(29)" {  } { { "source/io_input_reg.v" "" { Text "D:/ComputerOrganization/Experiment3/source/io_input_reg.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559725711480 "|pipelined_computer|pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_input_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[20\] io_input_reg.v(29) " "Inferred latch for \"y\[20\]\" at io_input_reg.v(29)" {  } { { "source/io_input_reg.v" "" { Text "D:/ComputerOrganization/Experiment3/source/io_input_reg.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559725711480 "|pipelined_computer|pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_input_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[21\] io_input_reg.v(29) " "Inferred latch for \"y\[21\]\" at io_input_reg.v(29)" {  } { { "source/io_input_reg.v" "" { Text "D:/ComputerOrganization/Experiment3/source/io_input_reg.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559725711480 "|pipelined_computer|pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_input_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[22\] io_input_reg.v(29) " "Inferred latch for \"y\[22\]\" at io_input_reg.v(29)" {  } { { "source/io_input_reg.v" "" { Text "D:/ComputerOrganization/Experiment3/source/io_input_reg.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559725711480 "|pipelined_computer|pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_input_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[23\] io_input_reg.v(29) " "Inferred latch for \"y\[23\]\" at io_input_reg.v(29)" {  } { { "source/io_input_reg.v" "" { Text "D:/ComputerOrganization/Experiment3/source/io_input_reg.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559725711480 "|pipelined_computer|pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_input_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[24\] io_input_reg.v(29) " "Inferred latch for \"y\[24\]\" at io_input_reg.v(29)" {  } { { "source/io_input_reg.v" "" { Text "D:/ComputerOrganization/Experiment3/source/io_input_reg.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559725711480 "|pipelined_computer|pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_input_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[25\] io_input_reg.v(29) " "Inferred latch for \"y\[25\]\" at io_input_reg.v(29)" {  } { { "source/io_input_reg.v" "" { Text "D:/ComputerOrganization/Experiment3/source/io_input_reg.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559725711480 "|pipelined_computer|pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_input_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[26\] io_input_reg.v(29) " "Inferred latch for \"y\[26\]\" at io_input_reg.v(29)" {  } { { "source/io_input_reg.v" "" { Text "D:/ComputerOrganization/Experiment3/source/io_input_reg.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559725711480 "|pipelined_computer|pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_input_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[27\] io_input_reg.v(29) " "Inferred latch for \"y\[27\]\" at io_input_reg.v(29)" {  } { { "source/io_input_reg.v" "" { Text "D:/ComputerOrganization/Experiment3/source/io_input_reg.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559725711480 "|pipelined_computer|pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_input_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[28\] io_input_reg.v(29) " "Inferred latch for \"y\[28\]\" at io_input_reg.v(29)" {  } { { "source/io_input_reg.v" "" { Text "D:/ComputerOrganization/Experiment3/source/io_input_reg.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559725711480 "|pipelined_computer|pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_input_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[29\] io_input_reg.v(29) " "Inferred latch for \"y\[29\]\" at io_input_reg.v(29)" {  } { { "source/io_input_reg.v" "" { Text "D:/ComputerOrganization/Experiment3/source/io_input_reg.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559725711480 "|pipelined_computer|pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_input_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[30\] io_input_reg.v(29) " "Inferred latch for \"y\[30\]\" at io_input_reg.v(29)" {  } { { "source/io_input_reg.v" "" { Text "D:/ComputerOrganization/Experiment3/source/io_input_reg.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559725711480 "|pipelined_computer|pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_input_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[31\] io_input_reg.v(29) " "Inferred latch for \"y\[31\]\" at io_input_reg.v(29)" {  } { { "source/io_input_reg.v" "" { Text "D:/ComputerOrganization/Experiment3/source/io_input_reg.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559725711480 "|pipelined_computer|pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_input_mux2x32"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipemwreg pipelined_computer:inst\|pipemwreg:mw_reg " "Elaborating entity \"pipemwreg\" for hierarchy \"pipelined_computer:inst\|pipemwreg:mw_reg\"" {  } { { "source/pipelined_computer.v" "mw_reg" { Text "D:/ComputerOrganization/Experiment3/source/pipelined_computer.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559725711480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sevenseg pipelined_computer:inst\|sevenseg:sevenseg5 " "Elaborating entity \"sevenseg\" for hierarchy \"pipelined_computer:inst\|sevenseg:sevenseg5\"" {  } { { "source/pipelined_computer.v" "sevenseg5" { Text "D:/ComputerOrganization/Experiment3/source/pipelined_computer.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559725711480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inverse inverse:inst1 " "Elaborating entity \"inverse\" for hierarchy \"inverse:inst1\"" {  } { { "pipelined_computer_test.bdf" "inst1" { Schematic "D:/ComputerOrganization/Experiment3/pipelined_computer_test.bdf" { { 208 256 400 288 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559725711490 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pipelined_computer:inst\|pipemem:mem_stage\|io_input_reg:io_input_regx2\|io_input_mux:io_input_mux2x32\|y\[0\] " "Latch pipelined_computer:inst\|pipemem:mem_stage\|io_input_reg:io_input_regx2\|io_input_mux:io_input_mux2x32\|y\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pipelined_computer:inst\|pipeemreg:em_reg\|malu\[7\] " "Ports D and ENA on the latch are fed by the same signal pipelined_computer:inst\|pipeemreg:em_reg\|malu\[7\]" {  } { { "source/pipeemreg.v" "" { Text "D:/ComputerOrganization/Experiment3/source/pipeemreg.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1559725713160 ""}  } { { "source/io_input_reg.v" "" { Text "D:/ComputerOrganization/Experiment3/source/io_input_reg.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1559725713160 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pipelined_computer:inst\|pipemem:mem_stage\|io_input_reg:io_input_regx2\|io_input_mux:io_input_mux2x32\|y\[1\] " "Latch pipelined_computer:inst\|pipemem:mem_stage\|io_input_reg:io_input_regx2\|io_input_mux:io_input_mux2x32\|y\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pipelined_computer:inst\|pipeemreg:em_reg\|malu\[7\] " "Ports D and ENA on the latch are fed by the same signal pipelined_computer:inst\|pipeemreg:em_reg\|malu\[7\]" {  } { { "source/pipeemreg.v" "" { Text "D:/ComputerOrganization/Experiment3/source/pipeemreg.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1559725713160 ""}  } { { "source/io_input_reg.v" "" { Text "D:/ComputerOrganization/Experiment3/source/io_input_reg.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1559725713160 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pipelined_computer:inst\|pipemem:mem_stage\|io_input_reg:io_input_regx2\|io_input_mux:io_input_mux2x32\|y\[2\] " "Latch pipelined_computer:inst\|pipemem:mem_stage\|io_input_reg:io_input_regx2\|io_input_mux:io_input_mux2x32\|y\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pipelined_computer:inst\|pipeemreg:em_reg\|malu\[7\] " "Ports D and ENA on the latch are fed by the same signal pipelined_computer:inst\|pipeemreg:em_reg\|malu\[7\]" {  } { { "source/pipeemreg.v" "" { Text "D:/ComputerOrganization/Experiment3/source/pipeemreg.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1559725713160 ""}  } { { "source/io_input_reg.v" "" { Text "D:/ComputerOrganization/Experiment3/source/io_input_reg.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1559725713160 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pipelined_computer:inst\|pipemem:mem_stage\|io_input_reg:io_input_regx2\|io_input_mux:io_input_mux2x32\|y\[3\] " "Latch pipelined_computer:inst\|pipemem:mem_stage\|io_input_reg:io_input_regx2\|io_input_mux:io_input_mux2x32\|y\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pipelined_computer:inst\|pipeemreg:em_reg\|malu\[7\] " "Ports D and ENA on the latch are fed by the same signal pipelined_computer:inst\|pipeemreg:em_reg\|malu\[7\]" {  } { { "source/pipeemreg.v" "" { Text "D:/ComputerOrganization/Experiment3/source/pipeemreg.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1559725713160 ""}  } { { "source/io_input_reg.v" "" { Text "D:/ComputerOrganization/Experiment3/source/io_input_reg.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1559725713160 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "testout\[9\] GND " "Pin \"testout\[9\]\" is stuck at GND" {  } { { "pipelined_computer_test.bdf" "" { Schematic "D:/ComputerOrganization/Experiment3/pipelined_computer_test.bdf" { { 496 824 1000 512 "testout\[9..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559725715390 "|pipelined_computer_test|testout[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "testout\[8\] GND " "Pin \"testout\[8\]\" is stuck at GND" {  } { { "pipelined_computer_test.bdf" "" { Schematic "D:/ComputerOrganization/Experiment3/pipelined_computer_test.bdf" { { 496 824 1000 512 "testout\[9..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559725715390 "|pipelined_computer_test|testout[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "testout\[7\] GND " "Pin \"testout\[7\]\" is stuck at GND" {  } { { "pipelined_computer_test.bdf" "" { Schematic "D:/ComputerOrganization/Experiment3/pipelined_computer_test.bdf" { { 496 824 1000 512 "testout\[9..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559725715390 "|pipelined_computer_test|testout[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "testout\[6\] GND " "Pin \"testout\[6\]\" is stuck at GND" {  } { { "pipelined_computer_test.bdf" "" { Schematic "D:/ComputerOrganization/Experiment3/pipelined_computer_test.bdf" { { 496 824 1000 512 "testout\[9..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559725715390 "|pipelined_computer_test|testout[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "testout\[5\] GND " "Pin \"testout\[5\]\" is stuck at GND" {  } { { "pipelined_computer_test.bdf" "" { Schematic "D:/ComputerOrganization/Experiment3/pipelined_computer_test.bdf" { { 496 824 1000 512 "testout\[9..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559725715390 "|pipelined_computer_test|testout[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "testout\[4\] GND " "Pin \"testout\[4\]\" is stuck at GND" {  } { { "pipelined_computer_test.bdf" "" { Schematic "D:/ComputerOrganization/Experiment3/pipelined_computer_test.bdf" { { 496 824 1000 512 "testout\[9..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559725715390 "|pipelined_computer_test|testout[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "testout\[3\] GND " "Pin \"testout\[3\]\" is stuck at GND" {  } { { "pipelined_computer_test.bdf" "" { Schematic "D:/ComputerOrganization/Experiment3/pipelined_computer_test.bdf" { { 496 824 1000 512 "testout\[9..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559725715390 "|pipelined_computer_test|testout[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "testout\[2\] GND " "Pin \"testout\[2\]\" is stuck at GND" {  } { { "pipelined_computer_test.bdf" "" { Schematic "D:/ComputerOrganization/Experiment3/pipelined_computer_test.bdf" { { 496 824 1000 512 "testout\[9..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559725715390 "|pipelined_computer_test|testout[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "testout\[1\] GND " "Pin \"testout\[1\]\" is stuck at GND" {  } { { "pipelined_computer_test.bdf" "" { Schematic "D:/ComputerOrganization/Experiment3/pipelined_computer_test.bdf" { { 496 824 1000 512 "testout\[9..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559725715390 "|pipelined_computer_test|testout[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "testout\[0\] GND " "Pin \"testout\[0\]\" is stuck at GND" {  } { { "pipelined_computer_test.bdf" "" { Schematic "D:/ComputerOrganization/Experiment3/pipelined_computer_test.bdf" { { 496 824 1000 512 "testout\[9..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559725715390 "|pipelined_computer_test|testout[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1559725715390 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1559725716590 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1559725717970 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559725717970 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3155 " "Implemented 3155 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1559725718300 ""} { "Info" "ICUT_CUT_TM_OPINS" "52 " "Implemented 52 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1559725718300 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3029 " "Implemented 3029 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1559725718300 ""} { "Info" "ICUT_CUT_TM_RAMS" "64 " "Implemented 64 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1559725718300 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1559725718300 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 24 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 24 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4747 " "Peak virtual memory: 4747 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1559725718340 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 05 17:08:38 2019 " "Processing ended: Wed Jun 05 17:08:38 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1559725718340 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1559725718340 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1559725718340 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1559725718340 ""}
