#-----------------------------------------------------------
# Vivado v2017.3 (64-bit)
# SW Build 2018833 on Wed Oct  4 19:58:07 MDT 2017
# IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
# Start of session at: Wed Nov 20 11:51:10 2019
# Process ID: 22022
# Current directory: /run/user/1000/gvfs/smb-share:server=10.100.0.3,share=laboratorio/Reserved/Special/Didattica/2019-2020/SED I/Laboratorio/Esercizi/04 - PWM/PWM
# Command line: vivado PWM.xpr
# Log file: /run/user/1000/gvfs/smb-share:server=10.100.0.3,share=laboratorio/Reserved/Special/Didattica/2019-2020/SED I/Laboratorio/Esercizi/04 - PWM/PWM/vivado.log
# Journal file: /run/user/1000/gvfs/smb-share:server=10.100.0.3,share=laboratorio/Reserved/Special/Didattica/2019-2020/SED I/Laboratorio/Esercizi/04 - PWM/PWM/vivado.jou
#-----------------------------------------------------------
start_gui
open_project PWM.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/Fabio/Downloads/04 - PWM/04 - PWM/PWM' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2017.3/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/run/user/1000/gvfs/smb-share:server=10.100.0.3,share=laboratorio/Reserved/Special/Didattica/2019-2020/SED I/Laboratorio/Esercizi/04 - PWM/PWM/PWM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
WARNING: [SIM-utils-18] Failed to change file permissions to executable (/run/user/1000/gvfs/smb-share:server=10.100.0.3,share=laboratorio/Reserved/Special/Didattica/2019-2020/SED I/Laboratorio/Esercizi/04 - PWM/PWM/PWM.sim/sim_1/behav/xsim/compile.sh): chmod: changing permissions of '/run/user/1000/gvfs/smb-share:server=10.100.0.3,share=laboratorio/Reserved/Special/Didattica/2019-2020/SED I/Laboratorio/Esercizi/04 - PWM/PWM/PWM.sim/sim_1/behav/xsim/compile.sh': Operation not supported
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/run/user/1000/gvfs/smb-share:server=10.100.0.3,share=laboratorio/Reserved/Special/Didattica/2019-2020/SED I/Laboratorio/Esercizi/04 - PWM/PWM/PWM.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj top_sim_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/run/user/1000/gvfs/smb-share:server=10.100.0.3,share=laboratorio/Reserved/Special/Didattica/2019-2020/SED I/Laboratorio/Esercizi/04 - PWM/PWM/PWM.srcs/sources_1/new/PWM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PWM
INFO: [VRFC 10-163] Analyzing VHDL file "/run/user/1000/gvfs/smb-share:server=10.100.0.3,share=laboratorio/Reserved/Special/Didattica/2019-2020/SED I/Laboratorio/Esercizi/04 - PWM/PWM/PWM.srcs/sim_1/new/top_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity top_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
WARNING: [SIM-utils-18] Failed to change file permissions to executable (/run/user/1000/gvfs/smb-share:server=10.100.0.3,share=laboratorio/Reserved/Special/Didattica/2019-2020/SED I/Laboratorio/Esercizi/04 - PWM/PWM/PWM.sim/sim_1/behav/xsim/elaborate.sh): chmod: changing permissions of '/run/user/1000/gvfs/smb-share:server=10.100.0.3,share=laboratorio/Reserved/Special/Didattica/2019-2020/SED I/Laboratorio/Esercizi/04 - PWM/PWM/PWM.sim/sim_1/behav/xsim/elaborate.sh': Operation not supported
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/run/user/1000/gvfs/smb-share:server=10.100.0.3,share=laboratorio/Reserved/Special/Didattica/2019-2020/SED I/Laboratorio/Esercizi/04 - PWM/PWM/PWM.sim/sim_1/behav/xsim'
Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2017.3/bin/unwrapped/lnx64.o/xelab -wto dd7d02000480492780302e72459098d8 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot top_sim_behav xil_defaultlib.top_sim -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.PWM [pwm_default]
Compiling architecture behavioral of entity xil_defaultlib.top_sim
/usr/bin/ld: final link failed: Operation not supported
collect2: error: ld returned 1 exit status
ERROR: [XSIM 43-3238] Failed to link the design.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'/run/user/1000/gvfs/smb-share:server=10.100.0.3,share=laboratorio/Reserved/Special/Didattica/2019-2020/SED I/Laboratorio/Esercizi/04 - PWM/PWM/PWM.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/run/user/1000/gvfs/smb-share:server=10.100.0.3,share=laboratorio/Reserved/Special/Didattica/2019-2020/SED I/Laboratorio/Esercizi/04 - PWM/PWM/PWM.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
exit
INFO: [Common 17-206] Exiting Vivado at Wed Nov 20 11:55:13 2019...
