
;; Function gvcalc (gvcalc_, funcdef_no=0, decl_uid=3499, cgraph_uid=0, symbol_order=0)



gvcalc

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;;  hardware regs used 	 7 [sp]
;;  regular block artificial uses 	 6 [bp] 7 [sp]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 17 [flags] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  ref usage 	r0={172d,155u} r1={25d,9u} r2={20d,4u} r4={21d,5u} r5={23d,7u} r6={3d,568u} r7={4d,47u} r8={16d} r9={16d} r10={16d} r11={16d} r12={16d} r13={16d} r14={16d} r15={16d} r17={42d,20u} r18={16d} r19={16d} r20={1d,1u} r21={448d,466u} r22={183d,168u} r23={48d,31u} r24={21d,4u} r25={20d,3u} r26={18d,1u} r27={19d,2u} r28={18d,1u} r29={16d} r30={16d} r31={16d} r32={16d} r33={16d} r34={16d} r35={16d} r36={16d} r37={17d,1u} r38={17d,1u} r39={16d} r40={16d} r45={16d} r46={16d} r47={16d} r48={16d} r49={16d} r50={16d} r51={16d} r52={16d} r53={16d} r54={16d} r55={16d} r56={16d} r57={16d} r58={16d} r59={16d} r60={16d} r61={16d} r62={16d} r63={16d} r64={16d} r65={16d} r66={16d} r67={16d} r68={16d} r69={16d} r70={16d} r71={16d} r72={16d} r73={16d} r74={16d} r75={16d} r76={16d} r77={16d} r78={16d} r79={16d} r80={16d} 
;;    total ref usage 3510{2016d,1494u,0e} in 1035{1019 regular + 16 call} insns.
(note 1 0 10 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 0, next block 3, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 20 [frame] 37 [r8] 38 [r9]
;; lr  use 	 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 37 [r8] 38 [r9]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
(note 10 1 1276 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn/f 1276 10 1277 2 (set (mem:DI (pre_dec:DI (reg/f:DI 7 sp)) [0  S8 A8])
        (reg/f:DI 6 bp)) "../src/gvcalc.f":21 -1
     (nil))
(insn/f 1277 1276 1278 2 (set (reg/f:DI 6 bp)
        (reg/f:DI 7 sp)) "../src/gvcalc.f":21 -1
     (nil))
(insn/f 1278 1277 1279 2 (parallel [
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int -880 [0xfffffffffffffc90])))
            (clobber (reg:CC 17 flags))
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) "../src/gvcalc.f":21 -1
     (nil))
(note 1279 1278 2 2 NOTE_INSN_PROLOGUE_END)
(insn 2 1279 3 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -824 [0xfffffffffffffcc8])) [10 chord+0 S8 A64])
        (reg:DI 5 di [ chord ])) "../src/gvcalc.f":21 81 {*movdi_internal}
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -832 [0xfffffffffffffcc0])) [10 beta+0 S8 A64])
        (reg:DI 4 si [ beta ])) "../src/gvcalc.f":21 81 {*movdi_internal}
     (nil))
(insn 4 3 5 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -840 [0xfffffffffffffcb8])) [10 r+0 S8 A64])
        (reg:DI 1 dx [ r ])) "../src/gvcalc.f":21 81 {*movdi_internal}
     (nil))
(insn 5 4 6 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -848 [0xfffffffffffffcb0])) [10 blds+0 S8 A64])
        (reg:DI 2 cx [ blds ])) "../src/gvcalc.f":21 81 {*movdi_internal}
     (nil))
(insn 6 5 7 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -856 [0xfffffffffffffca8])) [10 rad+0 S8 A64])
        (reg:DI 37 r8 [ rad ])) "../src/gvcalc.f":21 81 {*movdi_internal}
     (nil))
(insn 7 6 8 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -864 [0xfffffffffffffca0])) [10 vel+0 S8 A64])
        (reg:DI 38 r9 [ vel ])) "../src/gvcalc.f":21 81 {*movdi_internal}
     (nil))
(note 8 7 1273 2 NOTE_INSN_FUNCTION_BEG)
(insn 1273 8 13 2 (set (reg:SF 21 xmm0 [475])
        (const_double:SF 0.0 [0x0.0p+0])) "../src/gvcalc.f":74 127 {*movsf_internal}
     (nil))
(insn 13 1273 1274 2 (set (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -96 [0xffffffffffffffa0])) [1 u0a+0 S4 A32])
        (reg:SF 21 xmm0 [475])) "../src/gvcalc.f":74 127 {*movsf_internal}
     (nil))
(insn 1274 13 15 2 (set (reg:SF 21 xmm0 [476])
        (const_double:SF 0.0 [0x0.0p+0])) "../src/gvcalc.f":75 127 {*movsf_internal}
     (nil))
(insn 15 1274 16 2 (set (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -100 [0xffffffffffffff9c])) [1 u0t+0 S4 A32])
        (reg:SF 21 xmm0 [476])) "../src/gvcalc.f":75 127 {*movsf_internal}
     (nil))
(insn 16 15 17 2 (set (reg/f:DI 0 ax [477])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -864 [0xfffffffffffffca0])) [10 vel+0 S8 A64])) "../src/gvcalc.f":78 81 {*movdi_internal}
     (nil))
(insn 17 16 18 2 (set (reg:SF 21 xmm0 [orig:87 _1 ] [87])
        (mem:SF (reg/f:DI 0 ax [477]) [1 *vel_397(D)+0 S4 A32])) "../src/gvcalc.f":78 127 {*movsf_internal}
     (nil))
(insn 18 17 19 2 (set (reg:SF 22 xmm1 [479])
        (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -96 [0xffffffffffffffa0])) [1 u0a+0 S4 A32])) "../src/gvcalc.f":78 127 {*movsf_internal}
     (nil))
(insn 19 18 20 2 (set (reg:SF 21 xmm0 [478])
        (plus:SF (reg:SF 21 xmm0 [orig:87 _1 ] [87])
            (reg:SF 22 xmm1 [479]))) "../src/gvcalc.f":78 802 {*fop_sf_comm}
     (nil))
(insn 20 19 21 2 (set (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -104 [0xffffffffffffff98])) [1 ua+0 S4 A32])
        (reg:SF 21 xmm0 [478])) "../src/gvcalc.f":78 127 {*movsf_internal}
     (nil))
(insn 21 20 22 2 (set (reg:SF 21 xmm0 [480])
        (mem/u/c:SF (symbol_ref/u:DI ("*lC1") [flags 0x2]) [1  S4 A32])) "../src/gvcalc.f":79 127 {*movsf_internal}
     (nil))
(insn 22 21 23 2 (set (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -108 [0xffffffffffffff94])) [1 ua_vel+0 S4 A32])
        (reg:SF 21 xmm0 [480])) "../src/gvcalc.f":79 127 {*movsf_internal}
     (nil))
(insn 23 22 24 2 (set (reg:SF 21 xmm0 [481])
        (mem/u/c:SF (symbol_ref/u:DI ("*lC1") [flags 0x2]) [1  S4 A32])) "../src/gvcalc.f":80 127 {*movsf_internal}
     (nil))
(insn 24 23 25 2 (set (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -112 [0xffffffffffffff90])) [1 ua_u0a+0 S4 A32])
        (reg:SF 21 xmm0 [481])) "../src/gvcalc.f":80 127 {*movsf_internal}
     (nil))
(insn 25 24 26 2 (set (reg/f:DI 0 ax [482])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int 16 [0x10])) [10 omg+0 S8 A64])) "../src/gvcalc.f":82 81 {*movdi_internal}
     (nil))
(insn 26 25 27 2 (set (reg:SF 22 xmm1 [orig:88 _2 ] [88])
        (mem:SF (reg/f:DI 0 ax [482]) [1 *omg_401(D)+0 S4 A32])) "../src/gvcalc.f":82 127 {*movsf_internal}
     (nil))
(insn 27 26 28 2 (set (reg/f:DI 0 ax [483])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -840 [0xfffffffffffffcb8])) [10 r+0 S8 A64])) "../src/gvcalc.f":82 81 {*movdi_internal}
     (nil))
(insn 28 27 29 2 (set (reg:SF 21 xmm0 [orig:89 _3 ] [89])
        (mem:SF (reg/f:DI 0 ax [483]) [1 *r_402(D)+0 S4 A32])) "../src/gvcalc.f":82 127 {*movsf_internal}
     (nil))
(insn 29 28 30 2 (set (reg:SF 21 xmm0 [orig:90 _4 ] [90])
        (mult:SF (reg:SF 21 xmm0 [orig:89 _3 ] [89])
            (reg:SF 22 xmm1 [orig:88 _2 ] [88]))) "../src/gvcalc.f":82 802 {*fop_sf_comm}
     (nil))
(insn 30 29 31 2 (set (reg:SF 21 xmm0 [484])
        (minus:SF (reg:SF 21 xmm0 [orig:90 _4 ] [90])
            (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -100 [0xffffffffffffff9c])) [1 u0t+0 S4 A32]))) "../src/gvcalc.f":82 805 {*fop_sf_1}
     (nil))
(insn 31 30 32 2 (set (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -116 [0xffffffffffffff8c])) [1 ut+0 S4 A32])
        (reg:SF 21 xmm0 [484])) "../src/gvcalc.f":82 127 {*movsf_internal}
     (nil))
(insn 32 31 33 2 (set (reg/f:DI 0 ax [485])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -840 [0xfffffffffffffcb8])) [10 r+0 S8 A64])) "../src/gvcalc.f":83 81 {*movdi_internal}
     (nil))
(insn 33 32 34 2 (set (reg:SF 21 xmm0 [486])
        (mem:SF (reg/f:DI 0 ax [485]) [1 *r_402(D)+0 S4 A32])) "../src/gvcalc.f":83 127 {*movsf_internal}
     (nil))
(insn 34 33 35 2 (set (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -120 [0xffffffffffffff88])) [1 ut_omg+0 S4 A32])
        (reg:SF 21 xmm0 [486])) "../src/gvcalc.f":83 127 {*movsf_internal}
     (nil))
(insn 35 34 36 2 (set (reg:SF 21 xmm0 [487])
        (mem/u/c:SF (symbol_ref/u:DI ("*lC2") [flags 0x2]) [1  S4 A32])) "../src/gvcalc.f":84 127 {*movsf_internal}
     (nil))
(insn 36 35 37 2 (set (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -124 [0xffffffffffffff84])) [1 ut_u0t+0 S4 A32])
        (reg:SF 21 xmm0 [487])) "../src/gvcalc.f":84 127 {*movsf_internal}
     (nil))
(insn 37 36 1119 2 (set (reg:SF 21 xmm0 [orig:444 _406 ] [444])
        (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -104 [0xffffffffffffff98])) [1 ua+0 S4 A32])) "../src/gvcalc.f":87 127 {*movsf_internal}
     (nil))
(insn 1119 37 38 2 (set (reg:SF 22 xmm1 [orig:444 _406 ] [444])
        (reg:SF 21 xmm0 [orig:444 _406 ] [444])) "../src/gvcalc.f":87 127 {*movsf_internal}
     (nil))
(insn 38 1119 39 2 (set (reg:SF 22 xmm1 [orig:444 _406 ] [444])
        (mult:SF (reg:SF 22 xmm1 [orig:444 _406 ] [444])
            (reg:SF 21 xmm0 [orig:444 _406 ] [444]))) "../src/gvcalc.f":87 802 {*fop_sf_comm}
     (nil))
(insn 39 38 40 2 (set (reg:SF 21 xmm0 [orig:446 _408 ] [446])
        (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -116 [0xffffffffffffff8c])) [1 ut+0 S4 A32])) "../src/gvcalc.f":87 127 {*movsf_internal}
     (nil))
(insn 40 39 41 2 (set (reg:SF 21 xmm0 [orig:447 _409 ] [447])
        (mult:SF (reg:SF 21 xmm0 [orig:446 _408 ] [446])
            (reg:SF 21 xmm0 [orig:446 _408 ] [446]))) "../src/gvcalc.f":87 802 {*fop_sf_comm}
     (nil))
(insn 41 40 42 2 (set (reg:SF 21 xmm0 [orig:91 _5 ] [91])
        (plus:SF (reg:SF 21 xmm0 [orig:447 _409 ] [447])
            (reg:SF 22 xmm1 [orig:445 _407 ] [445]))) "../src/gvcalc.f":87 802 {*fop_sf_comm}
     (nil))
(insn 42 41 43 2 (set (reg:SF 21 xmm0 [488])
        (sqrt:SF (reg:SF 21 xmm0 [orig:91 _5 ] [91]))) "../src/gvcalc.f":87 836 {*sqrtsf2_sse}
     (nil))
(insn 43 42 44 2 (set (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -128 [0xffffffffffffff80])) [1 wz+0 S4 A32])
        (reg:SF 21 xmm0 [488])) "../src/gvcalc.f":87 127 {*movsf_internal}
     (nil))
(insn 44 43 45 2 (set (reg:SF 21 xmm0 [489])
        (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -104 [0xffffffffffffff98])) [1 ua+0 S4 A32])) "../src/gvcalc.f":88 127 {*movsf_internal}
     (nil))
(insn 45 44 46 2 (set (reg:SF 21 xmm0 [orig:92 _6 ] [92])
        (div:SF (reg:SF 21 xmm0 [489])
            (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -128 [0xffffffffffffff80])) [1 wz+0 S4 A32]))) "../src/gvcalc.f":88 805 {*fop_sf_1}
     (nil))
(insn 46 45 47 2 (set (reg:SF 22 xmm1 [orig:93 _7 ] [93])
        (reg:SF 21 xmm0 [orig:92 _6 ] [92])) "../src/gvcalc.f":88 127 {*movsf_internal}
     (nil))
(insn 47 46 48 2 (set (reg:SF 21 xmm0 [491])
        (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -108 [0xffffffffffffff94])) [1 ua_vel+0 S4 A32])) "../src/gvcalc.f":88 127 {*movsf_internal}
     (nil))
(insn 48 47 49 2 (set (reg:SF 21 xmm0 [490])
        (mult:SF (reg:SF 21 xmm0 [491])
            (reg:SF 22 xmm1 [orig:93 _7 ] [93]))) "../src/gvcalc.f":88 802 {*fop_sf_comm}
     (nil))
(insn 49 48 50 2 (set (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -132 [0xffffffffffffff7c])) [1 wz_vel+0 S4 A32])
        (reg:SF 21 xmm0 [490])) "../src/gvcalc.f":88 127 {*movsf_internal}
     (nil))
(insn 50 49 51 2 (set (reg:SF 21 xmm0 [492])
        (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -116 [0xffffffffffffff8c])) [1 ut+0 S4 A32])) "../src/gvcalc.f":89 127 {*movsf_internal}
     (nil))
(insn 51 50 52 2 (set (reg:SF 21 xmm0 [orig:94 _8 ] [94])
        (div:SF (reg:SF 21 xmm0 [492])
            (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -128 [0xffffffffffffff80])) [1 wz+0 S4 A32]))) "../src/gvcalc.f":89 805 {*fop_sf_1}
     (nil))
(insn 52 51 53 2 (set (reg:SF 22 xmm1 [orig:95 _9 ] [95])
        (reg:SF 21 xmm0 [orig:94 _8 ] [94])) "../src/gvcalc.f":89 127 {*movsf_internal}
     (nil))
(insn 53 52 54 2 (set (reg:SF 21 xmm0 [494])
        (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -120 [0xffffffffffffff88])) [1 ut_omg+0 S4 A32])) "../src/gvcalc.f":89 127 {*movsf_internal}
     (nil))
(insn 54 53 55 2 (set (reg:SF 21 xmm0 [493])
        (mult:SF (reg:SF 21 xmm0 [494])
            (reg:SF 22 xmm1 [orig:95 _9 ] [95]))) "../src/gvcalc.f":89 802 {*fop_sf_comm}
     (nil))
(insn 55 54 56 2 (set (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -136 [0xffffffffffffff78])) [1 wz_omg+0 S4 A32])
        (reg:SF 21 xmm0 [493])) "../src/gvcalc.f":89 127 {*movsf_internal}
     (nil))
(insn 56 55 57 2 (set (reg:SF 21 xmm0 [495])
        (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -116 [0xffffffffffffff8c])) [1 ut+0 S4 A32])) "../src/gvcalc.f":92 127 {*movsf_internal}
     (nil))
(insn 57 56 58 2 (set (reg:SF 0 ax [496])
        (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -104 [0xffffffffffffff98])) [1 ua+0 S4 A32])) "../src/gvcalc.f":92 127 {*movsf_internal}
     (nil))
(insn 58 57 59 2 (set (reg:SF 22 xmm1)
        (reg:SF 21 xmm0 [495])) "../src/gvcalc.f":92 127 {*movsf_internal}
     (nil))
(insn 59 58 60 2 (set (reg:SF 21 xmm0)
        (reg:SF 0 ax [496])) "../src/gvcalc.f":92 127 {*movsf_internal}
     (nil))
(call_insn/u 60 59 61 2 (set (reg:SF 21 xmm0)
        (call (mem:QI (symbol_ref:DI ("atan2f") [flags 0x41]  <function_decl 0x14263a400 __builtin_atan2f>) [0 __builtin_atan2f S1 A8])
            (const_int 0 [0]))) "../src/gvcalc.f":92 665 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:SF (use (reg:SF 21 xmm0))
        (expr_list:SF (use (reg:SF 22 xmm1))
            (nil))))
(insn 61 60 62 2 (set (reg:SF 0 ax [497])
        (reg:SF 21 xmm0)) "../src/gvcalc.f":92 127 {*movsf_internal}
     (nil))
(insn 62 61 63 2 (set (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -140 [0xffffffffffffff74])) [1 psi1+0 S4 A32])
        (reg:SF 0 ax [497])) "../src/gvcalc.f":92 127 {*movsf_internal}
     (nil))
(insn 63 62 64 2 (set (reg/f:DI 0 ax [498])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -832 [0xfffffffffffffcc0])) [10 beta+0 S8 A64])) "../src/gvcalc.f":93 81 {*movdi_internal}
     (nil))
(insn 64 63 65 2 (set (reg:SF 22 xmm1 [orig:96 _10 ] [96])
        (mem:SF (reg/f:DI 0 ax [498]) [1 *beta_414(D)+0 S4 A32])) "../src/gvcalc.f":93 127 {*movsf_internal}
     (nil))
(insn 65 64 66 2 (set (reg/f:DI 0 ax [499])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int 32 [0x20])) [10 cl0+0 S8 A64])) "../src/gvcalc.f":93 81 {*movdi_internal}
     (nil))
(insn 66 65 67 2 (set (reg:SF 21 xmm0 [orig:97 _11 ] [97])
        (mem:SF (reg/f:DI 0 ax [499]) [1 *cl0_415(D)+0 S4 A32])) "../src/gvcalc.f":93 127 {*movsf_internal}
     (nil))
(insn 67 66 68 2 (set (reg/f:DI 0 ax [500])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int 40 [0x28])) [10 dclda+0 S8 A64])) "../src/gvcalc.f":93 81 {*movdi_internal}
     (nil))
(insn 68 67 69 2 (set (reg:SF 23 xmm2 [orig:98 _12 ] [98])
        (mem:SF (reg/f:DI 0 ax [500]) [1 *dclda_416(D)+0 S4 A32])) "../src/gvcalc.f":93 127 {*movsf_internal}
     (nil))
(insn 69 68 70 2 (set (reg:SF 21 xmm0 [orig:99 _13 ] [99])
        (div:SF (reg:SF 21 xmm0 [orig:97 _11 ] [97])
            (reg:SF 23 xmm2 [orig:98 _12 ] [98]))) "../src/gvcalc.f":93 805 {*fop_sf_1}
     (nil))
(insn 70 69 71 2 (set (reg:SF 21 xmm0 [501])
        (plus:SF (reg:SF 21 xmm0 [orig:99 _13 ] [99])
            (reg:SF 22 xmm1 [orig:96 _10 ] [96]))) "../src/gvcalc.f":93 802 {*fop_sf_comm}
     (nil))
(insn 71 70 72 2 (set (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -144 [0xffffffffffffff70])) [1 psi2+0 S4 A32])
        (reg:SF 21 xmm0 [501])) "../src/gvcalc.f":93 127 {*movsf_internal}
     (nil))
(insn 72 71 73 2 (set (reg:SF 21 xmm0 [orig:440 M.0_387 ] [440])
        (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -140 [0xffffffffffffff74])) [1 psi1+0 S4 A32])) "../src/gvcalc.f":94 127 {*movsf_internal}
     (nil))
(insn 73 72 74 2 (set (reg:SF 22 xmm1 [502])
        (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -144 [0xffffffffffffff70])) [1 psi2+0 S4 A32])) "../src/gvcalc.f":94 127 {*movsf_internal}
     (nil))
(insn 74 73 75 2 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg:SF 22 xmm1 [502])
            (reg:SF 21 xmm0 [orig:440 M.0_387 ] [440]))) "../src/gvcalc.f":94 51 {*cmpiusf}
     (nil))
(insn 75 74 76 2 (set (reg:QI 1 dx [orig:100 _14 ] [100])
        (gt:QI (reg:CCFPU 17 flags)
            (const_int 0 [0]))) "../src/gvcalc.f":94 613 {*setcc_qi}
     (nil))
(insn 76 75 77 2 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg:SF 21 xmm0 [orig:440 M.0_387 ] [440])
            (reg:SF 21 xmm0 [orig:440 M.0_387 ] [440]))) "../src/gvcalc.f":94 51 {*cmpiusf}
     (nil))
(insn 77 76 1275 2 (set (reg:QI 0 ax [orig:101 _15 ] [101])
        (unordered:QI (reg:CCFPU 17 flags)
            (const_int 0 [0]))) "../src/gvcalc.f":94 613 {*setcc_qi}
     (nil))
(insn 1275 77 79 2 (parallel [
            (set (reg:SI 0 ax [orig:102 _16 ] [102])
                (ior:SI (reg:SI 0 ax [orig:101 _15 ] [101])
                    (reg:SI 1 dx [orig:100 _14 ] [100])))
            (clobber (reg:CC 17 flags))
        ]) "../src/gvcalc.f":94 415 {*iorsi_1}
     (nil))
(insn 79 1275 80 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:QI 0 ax [orig:102 _16 ] [102])
            (const_int 0 [0]))) "../src/gvcalc.f":94 1 {*cmpqi_ccno_1}
     (nil))
(jump_insn 80 79 81 2 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 83)
            (pc))) "../src/gvcalc.f":94 617 {*jcc_1}
     (nil)
 -> 83)
;;  succ:       3 (FALLTHRU)
;;              4
;; lr  out 	 6 [bp] 7 [sp] 20 [frame] 21 [xmm0]

;; basic block 3, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 2, next block 4, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       2 (FALLTHRU)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 21 [xmm0]
(note 81 80 82 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 82 81 83 3 (set (reg:SF 21 xmm0 [orig:440 M.0_387 ] [440])
        (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -144 [0xffffffffffffff70])) [1 psi2+0 S4 A32])) "../src/gvcalc.f":94 127 {*movsf_internal}
     (nil))
;;  succ:       4 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 20 [frame] 21 [xmm0]

;; basic block 4, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 3, next block 5, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       2
;;              3 (FALLTHRU)
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 20 [frame] 21 [xmm0]
;; lr  use 	 6 [bp] 7 [sp] 21 [xmm0]
;; lr  def 	 0 [ax]
(code_label 83 82 84 4 2 (nil) [1 uses])
(note 84 83 85 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 85 84 86 4 (set (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -64 [0xffffffffffffffc0])) [1 psi+0 S4 A32])
        (reg:SF 21 xmm0 [orig:440 M.0_387 ] [440])) "../src/gvcalc.f":94 127 {*movsf_internal}
     (nil))
(insn 86 85 87 4 (set (reg/f:DI 0 ax [503])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int 240 [0xf0])) [11 lconv+0 S8 A64])) "../src/gvcalc.f":97 81 {*movdi_internal}
     (nil))
(insn 87 86 88 4 (set (mem:SI (reg/f:DI 0 ax [503]) [12 *lconv_421(D)+0 S4 A32])
        (const_int 0 [0])) "../src/gvcalc.f":97 82 {*movsi_internal}
     (nil))
(insn 88 87 931 4 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -44 [0xffffffffffffffd4])) [2 iter+0 S4 A32])
        (const_int 1 [0x1])) "../src/gvcalc.f":98 82 {*movsi_internal}
     (nil))
;;  succ:       5 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 20 [frame]

;; basic block 5, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 4, next block 6, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       4 (FALLTHRU)
;;              24 [100.0%] 
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 17 [flags]
(code_label 931 88 89 5 19 (nil) [1 uses])
(note 89 931 90 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 90 89 91 5 (set (reg:CCGC 17 flags)
        (compare:CCGC (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                    (const_int -44 [0xffffffffffffffd4])) [2 iter+0 S4 A32])
            (const_int 20 [0x14]))) "../src/gvcalc.f":98 7 {*cmpsi_1}
     (nil))
(insn 91 90 92 5 (set (reg:QI 0 ax [orig:448 _433 ] [448])
        (gt:QI (reg:CCGC 17 flags)
            (const_int 0 [0]))) "../src/gvcalc.f":98 613 {*setcc_qi}
     (nil))
(insn 92 91 93 5 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:QI 0 ax [orig:448 _433 ] [448])
            (const_int 0 [0]))) "../src/gvcalc.f":98 1 {*cmpqi_ccno_1}
     (nil))
(jump_insn 93 92 94 5 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 1116)
            (pc))) "../src/gvcalc.f":98 617 {*jcc_1}
     (nil)
 -> 1116)
;;  succ:       25
;;              6 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 20 [frame]

;; basic block 6, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 5, next block 7, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       5 (FALLTHRU)
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
(note 94 93 95 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 95 94 96 6 (set (reg:SF 0 ax [504])
        (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -64 [0xffffffffffffffc0])) [1 psi+0 S4 A32])) "../src/gvcalc.f":99 127 {*movsf_internal}
     (nil))
(insn 96 95 97 6 (set (reg:SF 21 xmm0)
        (reg:SF 0 ax [504])) "../src/gvcalc.f":99 127 {*movsf_internal}
     (nil))
(call_insn/u 97 96 98 6 (set (reg:SF 21 xmm0)
        (call (mem:QI (symbol_ref:DI ("cosf") [flags 0x41]  <function_decl 0x14263a700 __builtin_cosf>) [0 __builtin_cosf S1 A8])
            (const_int 0 [0]))) "../src/gvcalc.f":99 665 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:SF (use (reg:SF 21 xmm0))
        (nil)))
(insn 98 97 99 6 (set (reg:SF 0 ax [505])
        (reg:SF 21 xmm0)) "../src/gvcalc.f":99 127 {*movsf_internal}
     (nil))
(insn 99 98 100 6 (set (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -148 [0xffffffffffffff6c])) [1 cosp+0 S4 A32])
        (reg:SF 0 ax [505])) "../src/gvcalc.f":99 127 {*movsf_internal}
     (nil))
(insn 100 99 101 6 (set (reg:SF 0 ax [506])
        (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -64 [0xffffffffffffffc0])) [1 psi+0 S4 A32])) "../src/gvcalc.f":100 127 {*movsf_internal}
     (nil))
(insn 101 100 102 6 (set (reg:SF 21 xmm0)
        (reg:SF 0 ax [506])) "../src/gvcalc.f":100 127 {*movsf_internal}
     (nil))
(call_insn/u 102 101 103 6 (set (reg:SF 21 xmm0)
        (call (mem:QI (symbol_ref:DI ("sinf") [flags 0x41]  <function_decl 0x14263c500 __builtin_sinf>) [0 __builtin_sinf S1 A8])
            (const_int 0 [0]))) "../src/gvcalc.f":100 665 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:SF (use (reg:SF 21 xmm0))
        (nil)))
(insn 103 102 104 6 (set (reg:SF 0 ax [507])
        (reg:SF 21 xmm0)) "../src/gvcalc.f":100 127 {*movsf_internal}
     (nil))
(insn 104 103 105 6 (set (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -152 [0xffffffffffffff68])) [1 sinp+0 S4 A32])
        (reg:SF 0 ax [507])) "../src/gvcalc.f":100 127 {*movsf_internal}
     (nil))
(insn 105 104 106 6 (set (reg:SF 22 xmm1 [508])
        (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -104 [0xffffffffffffff98])) [1 ua+0 S4 A32])) "../src/gvcalc.f":103 127 {*movsf_internal}
     (nil))
(insn 106 105 107 6 (set (reg:SF 21 xmm0 [509])
        (mem/u/c:SF (symbol_ref/u:DI ("*lC3") [flags 0x2]) [1  S4 A32])) "../src/gvcalc.f":103 127 {*movsf_internal}
     (expr_list:REG_EQUAL (const_double:SF 5.0e-1 [0x0.8p+0])
        (nil)))
(insn 107 106 108 6 (set (reg:SF 22 xmm1 [orig:103 _17 ] [103])
        (mult:SF (reg:SF 22 xmm1 [508])
            (reg:SF 21 xmm0 [509]))) "../src/gvcalc.f":103 802 {*fop_sf_comm}
     (nil))
(insn 108 107 109 6 (set (reg:SF 23 xmm2 [510])
        (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -128 [0xffffffffffffff80])) [1 wz+0 S4 A32])) "../src/gvcalc.f":103 127 {*movsf_internal}
     (nil))
(insn 109 108 110 6 (set (reg:SF 21 xmm0 [511])
        (mem/u/c:SF (symbol_ref/u:DI ("*lC3") [flags 0x2]) [1  S4 A32])) "../src/gvcalc.f":103 127 {*movsf_internal}
     (expr_list:REG_EQUAL (const_double:SF 5.0e-1 [0x0.8p+0])
        (nil)))
(insn 110 109 111 6 (set (reg:SF 21 xmm0 [orig:104 _18 ] [104])
        (mult:SF (reg:SF 21 xmm0 [511])
            (reg:SF 23 xmm2 [510]))) "../src/gvcalc.f":103 802 {*fop_sf_comm}
     (nil))
(insn 111 110 112 6 (set (reg:SF 21 xmm0 [orig:105 _19 ] [105])
        (mult:SF (reg:SF 21 xmm0 [orig:104 _18 ] [104])
            (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -152 [0xffffffffffffff68])) [1 sinp+0 S4 A32]))) "../src/gvcalc.f":103 802 {*fop_sf_comm}
     (nil))
(insn 112 111 113 6 (set (reg:SF 21 xmm0 [512])
        (plus:SF (reg:SF 21 xmm0 [orig:105 _19 ] [105])
            (reg:SF 22 xmm1 [orig:103 _17 ] [103]))) "../src/gvcalc.f":103 802 {*fop_sf_comm}
     (nil))
(insn 113 112 114 6 (set (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -156 [0xffffffffffffff64])) [1 wa+0 S4 A32])
        (reg:SF 21 xmm0 [512])) "../src/gvcalc.f":103 127 {*movsf_internal}
     (nil))
(insn 114 113 115 6 (set (reg:SF 22 xmm1 [513])
        (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -128 [0xffffffffffffff80])) [1 wz+0 S4 A32])) "../src/gvcalc.f":104 127 {*movsf_internal}
     (nil))
(insn 115 114 116 6 (set (reg:SF 21 xmm0 [514])
        (mem/u/c:SF (symbol_ref/u:DI ("*lC3") [flags 0x2]) [1  S4 A32])) "../src/gvcalc.f":104 127 {*movsf_internal}
     (expr_list:REG_EQUAL (const_double:SF 5.0e-1 [0x0.8p+0])
        (nil)))
(insn 116 115 117 6 (set (reg:SF 21 xmm0 [orig:106 _20 ] [106])
        (mult:SF (reg:SF 21 xmm0 [514])
            (reg:SF 22 xmm1 [513]))) "../src/gvcalc.f":104 802 {*fop_sf_comm}
     (nil))
(insn 117 116 118 6 (set (reg:SF 22 xmm1 [516])
        (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -148 [0xffffffffffffff6c])) [1 cosp+0 S4 A32])) "../src/gvcalc.f":104 127 {*movsf_internal}
     (nil))
(insn 118 117 119 6 (set (reg:SF 21 xmm0 [515])
        (mult:SF (reg:SF 21 xmm0 [orig:106 _20 ] [106])
            (reg:SF 22 xmm1 [516]))) "../src/gvcalc.f":104 802 {*fop_sf_comm}
     (nil))
(insn 119 118 120 6 (set (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -160 [0xffffffffffffff60])) [1 wa_psi+0 S4 A32])
        (reg:SF 21 xmm0 [515])) "../src/gvcalc.f":104 127 {*movsf_internal}
     (nil))
(insn 120 119 121 6 (set (reg:SF 22 xmm1 [517])
        (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -108 [0xffffffffffffff94])) [1 ua_vel+0 S4 A32])) "../src/gvcalc.f":105 127 {*movsf_internal}
     (nil))
(insn 121 120 122 6 (set (reg:SF 21 xmm0 [518])
        (mem/u/c:SF (symbol_ref/u:DI ("*lC3") [flags 0x2]) [1  S4 A32])) "../src/gvcalc.f":105 127 {*movsf_internal}
     (expr_list:REG_EQUAL (const_double:SF 5.0e-1 [0x0.8p+0])
        (nil)))
(insn 122 121 123 6 (set (reg:SF 22 xmm1 [orig:107 _21 ] [107])
        (mult:SF (reg:SF 22 xmm1 [517])
            (reg:SF 21 xmm0 [518]))) "../src/gvcalc.f":105 802 {*fop_sf_comm}
     (nil))
(insn 123 122 124 6 (set (reg:SF 23 xmm2 [519])
        (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -132 [0xffffffffffffff7c])) [1 wz_vel+0 S4 A32])) "../src/gvcalc.f":105 127 {*movsf_internal}
     (nil))
(insn 124 123 125 6 (set (reg:SF 21 xmm0 [520])
        (mem/u/c:SF (symbol_ref/u:DI ("*lC3") [flags 0x2]) [1  S4 A32])) "../src/gvcalc.f":105 127 {*movsf_internal}
     (expr_list:REG_EQUAL (const_double:SF 5.0e-1 [0x0.8p+0])
        (nil)))
(insn 125 124 126 6 (set (reg:SF 21 xmm0 [orig:108 _22 ] [108])
        (mult:SF (reg:SF 21 xmm0 [520])
            (reg:SF 23 xmm2 [519]))) "../src/gvcalc.f":105 802 {*fop_sf_comm}
     (nil))
(insn 126 125 127 6 (set (reg:SF 21 xmm0 [orig:109 _23 ] [109])
        (mult:SF (reg:SF 21 xmm0 [orig:108 _22 ] [108])
            (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -152 [0xffffffffffffff68])) [1 sinp+0 S4 A32]))) "../src/gvcalc.f":105 802 {*fop_sf_comm}
     (nil))
(insn 127 126 128 6 (set (reg:SF 21 xmm0 [521])
        (plus:SF (reg:SF 21 xmm0 [orig:109 _23 ] [109])
            (reg:SF 22 xmm1 [orig:107 _21 ] [107]))) "../src/gvcalc.f":105 802 {*fop_sf_comm}
     (nil))
(insn 128 127 129 6 (set (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -164 [0xffffffffffffff5c])) [1 wa_vel+0 S4 A32])
        (reg:SF 21 xmm0 [521])) "../src/gvcalc.f":105 127 {*movsf_internal}
     (nil))
(insn 129 128 130 6 (set (reg:SF 22 xmm1 [522])
        (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -136 [0xffffffffffffff78])) [1 wz_omg+0 S4 A32])) "../src/gvcalc.f":106 127 {*movsf_internal}
     (nil))
(insn 130 129 131 6 (set (reg:SF 21 xmm0 [523])
        (mem/u/c:SF (symbol_ref/u:DI ("*lC3") [flags 0x2]) [1  S4 A32])) "../src/gvcalc.f":106 127 {*movsf_internal}
     (expr_list:REG_EQUAL (const_double:SF 5.0e-1 [0x0.8p+0])
        (nil)))
(insn 131 130 132 6 (set (reg:SF 21 xmm0 [orig:110 _24 ] [110])
        (mult:SF (reg:SF 21 xmm0 [523])
            (reg:SF 22 xmm1 [522]))) "../src/gvcalc.f":106 802 {*fop_sf_comm}
     (nil))
(insn 132 131 133 6 (set (reg:SF 22 xmm1 [525])
        (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -152 [0xffffffffffffff68])) [1 sinp+0 S4 A32])) "../src/gvcalc.f":106 127 {*movsf_internal}
     (nil))
(insn 133 132 134 6 (set (reg:SF 21 xmm0 [524])
        (mult:SF (reg:SF 21 xmm0 [orig:110 _24 ] [110])
            (reg:SF 22 xmm1 [525]))) "../src/gvcalc.f":106 802 {*fop_sf_comm}
     (nil))
(insn 134 133 135 6 (set (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -168 [0xffffffffffffff58])) [1 wa_omg+0 S4 A32])
        (reg:SF 21 xmm0 [524])) "../src/gvcalc.f":106 127 {*movsf_internal}
     (nil))
(insn 135 134 136 6 (set (reg:SF 22 xmm1 [526])
        (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -116 [0xffffffffffffff8c])) [1 ut+0 S4 A32])) "../src/gvcalc.f":108 127 {*movsf_internal}
     (nil))
(insn 136 135 137 6 (set (reg:SF 21 xmm0 [527])
        (mem/u/c:SF (symbol_ref/u:DI ("*lC3") [flags 0x2]) [1  S4 A32])) "../src/gvcalc.f":108 127 {*movsf_internal}
     (expr_list:REG_EQUAL (const_double:SF 5.0e-1 [0x0.8p+0])
        (nil)))
(insn 137 136 138 6 (set (reg:SF 22 xmm1 [orig:111 _25 ] [111])
        (mult:SF (reg:SF 22 xmm1 [526])
            (reg:SF 21 xmm0 [527]))) "../src/gvcalc.f":108 802 {*fop_sf_comm}
     (nil))
(insn 138 137 139 6 (set (reg:SF 23 xmm2 [528])
        (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -128 [0xffffffffffffff80])) [1 wz+0 S4 A32])) "../src/gvcalc.f":108 127 {*movsf_internal}
     (nil))
(insn 139 138 140 6 (set (reg:SF 21 xmm0 [529])
        (mem/u/c:SF (symbol_ref/u:DI ("*lC3") [flags 0x2]) [1  S4 A32])) "../src/gvcalc.f":108 127 {*movsf_internal}
     (expr_list:REG_EQUAL (const_double:SF 5.0e-1 [0x0.8p+0])
        (nil)))
(insn 140 139 141 6 (set (reg:SF 21 xmm0 [orig:112 _26 ] [112])
        (mult:SF (reg:SF 21 xmm0 [529])
            (reg:SF 23 xmm2 [528]))) "../src/gvcalc.f":108 802 {*fop_sf_comm}
     (nil))
(insn 141 140 142 6 (set (reg:SF 21 xmm0 [orig:113 _27 ] [113])
        (mult:SF (reg:SF 21 xmm0 [orig:112 _26 ] [112])
            (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -148 [0xffffffffffffff6c])) [1 cosp+0 S4 A32]))) "../src/gvcalc.f":108 802 {*fop_sf_comm}
     (nil))
(insn 142 141 143 6 (set (reg:SF 21 xmm0 [530])
        (plus:SF (reg:SF 21 xmm0 [orig:113 _27 ] [113])
            (reg:SF 22 xmm1 [orig:111 _25 ] [111]))) "../src/gvcalc.f":108 802 {*fop_sf_comm}
     (nil))
(insn 143 142 144 6 (set (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -172 [0xffffffffffffff54])) [1 wt+0 S4 A32])
        (reg:SF 21 xmm0 [530])) "../src/gvcalc.f":108 127 {*movsf_internal}
     (nil))
(insn 144 143 145 6 (set (reg:SF 22 xmm1 [531])
        (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -128 [0xffffffffffffff80])) [1 wz+0 S4 A32])) "../src/gvcalc.f":109 127 {*movsf_internal}
     (nil))
(insn 145 144 146 6 (set (reg:SF 21 xmm0 [532])
        (mem/u/c:SF (symbol_ref/u:DI ("*lC3") [flags 0x2]) [1  S4 A32])) "../src/gvcalc.f":109 127 {*movsf_internal}
     (expr_list:REG_EQUAL (const_double:SF 5.0e-1 [0x0.8p+0])
        (nil)))
(insn 146 145 147 6 (set (reg:SF 21 xmm0 [orig:114 _28 ] [114])
        (mult:SF (reg:SF 21 xmm0 [532])
            (reg:SF 22 xmm1 [531]))) "../src/gvcalc.f":109 802 {*fop_sf_comm}
     (nil))
(insn 147 146 1270 6 (set (reg:SF 21 xmm0 [orig:115 _29 ] [115])
        (mult:SF (reg:SF 21 xmm0 [orig:114 _28 ] [114])
            (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -152 [0xffffffffffffff68])) [1 sinp+0 S4 A32]))) "../src/gvcalc.f":109 802 {*fop_sf_comm}
     (nil))
(insn 1270 147 1271 6 (set (reg:V4SF 22 xmm1 [534])
        (vec_merge:V4SF (vec_duplicate:V4SF (mem/u/c:SF (symbol_ref/u:DI ("*lC4") [flags 0x2]) [1  S4 A128]))
            (const_vector:V4SF [
                    (const_double:SF 0.0 [0x0.0p+0])
                    (const_double:SF 0.0 [0x0.0p+0])
                    (const_double:SF 0.0 [0x0.0p+0])
                    (const_double:SF 0.0 [0x0.0p+0])
                ])
            (const_int 1 [0x1]))) "../src/gvcalc.f":109 2453 {vec_setv4sf_0}
     (expr_list:REG_EQUAL (const_vector:V4SF [
                (const_double:SF -0.0 [-0x0.0p+0])
                (const_double:SF 0.0 [0x0.0p+0])
                (const_double:SF 0.0 [0x0.0p+0])
                (const_double:SF 0.0 [0x0.0p+0])
            ])
        (nil)))
(insn 1271 1270 150 6 (set (reg:V4SF 21 xmm0 [533])
        (xor:V4SF (reg:V4SF 21 xmm0 [orig:115 _29 ] [115])
            (reg:V4SF 22 xmm1 [534]))) "../src/gvcalc.f":109 1753 {*xorv4sf3}
     (nil))
(insn 150 1271 151 6 (set (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -176 [0xffffffffffffff50])) [1 wt_psi+0 S4 A32])
        (reg:SF 21 xmm0 [533])) "../src/gvcalc.f":109 127 {*movsf_internal}
     (nil))
(insn 151 150 152 6 (set (reg:SF 22 xmm1 [535])
        (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -132 [0xffffffffffffff7c])) [1 wz_vel+0 S4 A32])) "../src/gvcalc.f":110 127 {*movsf_internal}
     (nil))
(insn 152 151 153 6 (set (reg:SF 21 xmm0 [536])
        (mem/u/c:SF (symbol_ref/u:DI ("*lC3") [flags 0x2]) [1  S4 A32])) "../src/gvcalc.f":110 127 {*movsf_internal}
     (expr_list:REG_EQUAL (const_double:SF 5.0e-1 [0x0.8p+0])
        (nil)))
(insn 153 152 154 6 (set (reg:SF 21 xmm0 [orig:116 _30 ] [116])
        (mult:SF (reg:SF 21 xmm0 [536])
            (reg:SF 22 xmm1 [535]))) "../src/gvcalc.f":110 802 {*fop_sf_comm}
     (nil))
(insn 154 153 155 6 (set (reg:SF 22 xmm1 [538])
        (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -148 [0xffffffffffffff6c])) [1 cosp+0 S4 A32])) "../src/gvcalc.f":110 127 {*movsf_internal}
     (nil))
(insn 155 154 156 6 (set (reg:SF 21 xmm0 [537])
        (mult:SF (reg:SF 21 xmm0 [orig:116 _30 ] [116])
            (reg:SF 22 xmm1 [538]))) "../src/gvcalc.f":110 802 {*fop_sf_comm}
     (nil))
(insn 156 155 157 6 (set (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -180 [0xffffffffffffff4c])) [1 wt_vel+0 S4 A32])
        (reg:SF 21 xmm0 [537])) "../src/gvcalc.f":110 127 {*movsf_internal}
     (nil))
(insn 157 156 158 6 (set (reg:SF 22 xmm1 [539])
        (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -120 [0xffffffffffffff88])) [1 ut_omg+0 S4 A32])) "../src/gvcalc.f":111 127 {*movsf_internal}
     (nil))
(insn 158 157 159 6 (set (reg:SF 21 xmm0 [540])
        (mem/u/c:SF (symbol_ref/u:DI ("*lC3") [flags 0x2]) [1  S4 A32])) "../src/gvcalc.f":111 127 {*movsf_internal}
     (expr_list:REG_EQUAL (const_double:SF 5.0e-1 [0x0.8p+0])
        (nil)))
(insn 159 158 160 6 (set (reg:SF 22 xmm1 [orig:117 _31 ] [117])
        (mult:SF (reg:SF 22 xmm1 [539])
            (reg:SF 21 xmm0 [540]))) "../src/gvcalc.f":111 802 {*fop_sf_comm}
     (nil))
(insn 160 159 161 6 (set (reg:SF 23 xmm2 [541])
        (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -136 [0xffffffffffffff78])) [1 wz_omg+0 S4 A32])) "../src/gvcalc.f":111 127 {*movsf_internal}
     (nil))
(insn 161 160 162 6 (set (reg:SF 21 xmm0 [542])
        (mem/u/c:SF (symbol_ref/u:DI ("*lC3") [flags 0x2]) [1  S4 A32])) "../src/gvcalc.f":111 127 {*movsf_internal}
     (expr_list:REG_EQUAL (const_double:SF 5.0e-1 [0x0.8p+0])
        (nil)))
(insn 162 161 163 6 (set (reg:SF 21 xmm0 [orig:118 _32 ] [118])
        (mult:SF (reg:SF 21 xmm0 [542])
            (reg:SF 23 xmm2 [541]))) "../src/gvcalc.f":111 802 {*fop_sf_comm}
     (nil))
(insn 163 162 164 6 (set (reg:SF 21 xmm0 [orig:119 _33 ] [119])
        (mult:SF (reg:SF 21 xmm0 [orig:118 _32 ] [118])
            (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -148 [0xffffffffffffff6c])) [1 cosp+0 S4 A32]))) "../src/gvcalc.f":111 802 {*fop_sf_comm}
     (nil))
(insn 164 163 165 6 (set (reg:SF 21 xmm0 [543])
        (plus:SF (reg:SF 21 xmm0 [orig:119 _33 ] [119])
            (reg:SF 22 xmm1 [orig:117 _31 ] [117]))) "../src/gvcalc.f":111 802 {*fop_sf_comm}
     (nil))
(insn 165 164 1272 6 (set (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -184 [0xffffffffffffff48])) [1 wt_omg+0 S4 A32])
        (reg:SF 21 xmm0 [543])) "../src/gvcalc.f":111 127 {*movsf_internal}
     (nil))
(insn 1272 165 167 6 (set (reg:SF 21 xmm0 [544])
        (const_double:SF 0.0 [0x0.0p+0])) "../src/gvcalc.f":114 127 {*movsf_internal}
     (expr_list:REG_EQUAL (const_double:SF 0.0 [0x0.0p+0])
        (nil)))
(insn 167 1272 168 6 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg:SF 21 xmm0 [544])
            (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -156 [0xffffffffffffff64])) [1 wa+0 S4 A32]))) "../src/gvcalc.f":114 51 {*cmpiusf}
     (nil))
(jump_insn 168 167 1088 6 (set (pc)
        (if_then_else (unordered (reg:CCFPU 17 flags)
                (const_int 0 [0]))
            (label_ref 194)
            (pc))) "../src/gvcalc.f":114 617 {*jcc_1}
     (nil)
 -> 194)
;;  succ:       9
;;              7 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 20 [frame]

;; basic block 7, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 6, next block 8, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       6 (FALLTHRU)
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 17 [flags] 21 [xmm0]
(note 1088 168 1269 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 1269 1088 170 7 (set (reg:SF 21 xmm0 [545])
        (const_double:SF 0.0 [0x0.0p+0])) "../src/gvcalc.f":114 127 {*movsf_internal}
     (expr_list:REG_EQUAL (const_double:SF 0.0 [0x0.0p+0])
        (nil)))
(insn 170 1269 171 7 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg:SF 21 xmm0 [545])
            (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -156 [0xffffffffffffff64])) [1 wa+0 S4 A32]))) "../src/gvcalc.f":114 51 {*cmpiusf}
     (nil))
(jump_insn 171 170 175 7 (set (pc)
        (if_then_else (ltgt (reg:CCFPU 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 194)
            (pc))) "../src/gvcalc.f":114 617 {*jcc_1}
     (nil)
 -> 194)
;;  succ:       8 (FALLTHRU)
;;              9
;; lr  out 	 6 [bp] 7 [sp] 20 [frame]

;; basic block 8, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 7, next block 9, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       7 (FALLTHRU)
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 21 [xmm0]
(note 175 171 176 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 176 175 177 8 (set (reg:SF 21 xmm0 [546])
        (mem/u/c:SF (symbol_ref/u:DI ("*lC1") [flags 0x2]) [1  S4 A32])) "../src/gvcalc.f":115 127 {*movsf_internal}
     (nil))
(insn 177 176 1262 8 (set (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -24 [0xffffffffffffffe8])) [1 f+0 S4 A32])
        (reg:SF 21 xmm0 [546])) "../src/gvcalc.f":115 127 {*movsf_internal}
     (nil))
(insn 1262 177 179 8 (set (reg:SF 21 xmm0 [547])
        (const_double:SF 0.0 [0x0.0p+0])) "../src/gvcalc.f":116 127 {*movsf_internal}
     (nil))
(insn 179 1262 1263 8 (set (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -32 [0xffffffffffffffe0])) [1 f_psi+0 S4 A32])
        (reg:SF 21 xmm0 [547])) "../src/gvcalc.f":116 127 {*movsf_internal}
     (nil))
(insn 1263 179 181 8 (set (reg:SF 21 xmm0 [548])
        (const_double:SF 0.0 [0x0.0p+0])) "../src/gvcalc.f":117 127 {*movsf_internal}
     (nil))
(insn 181 1263 1264 8 (set (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -36 [0xffffffffffffffdc])) [1 f_vel+0 S4 A32])
        (reg:SF 21 xmm0 [548])) "../src/gvcalc.f":117 127 {*movsf_internal}
     (nil))
(insn 1264 181 183 8 (set (reg:SF 21 xmm0 [549])
        (const_double:SF 0.0 [0x0.0p+0])) "../src/gvcalc.f":118 127 {*movsf_internal}
     (nil))
(insn 183 1264 1265 8 (set (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -28 [0xffffffffffffffe4])) [1 f_omg+0 S4 A32])
        (reg:SF 21 xmm0 [549])) "../src/gvcalc.f":118 127 {*movsf_internal}
     (nil))
(insn 1265 183 185 8 (set (reg:SF 21 xmm0 [550])
        (const_double:SF 0.0 [0x0.0p+0])) "../src/gvcalc.f":120 127 {*movsf_internal}
     (nil))
(insn 185 1265 1266 8 (set (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -4 [0xfffffffffffffffc])) [1 adw+0 S4 A32])
        (reg:SF 21 xmm0 [550])) "../src/gvcalc.f":120 127 {*movsf_internal}
     (nil))
(insn 1266 185 187 8 (set (reg:SF 21 xmm0 [551])
        (const_double:SF 0.0 [0x0.0p+0])) "../src/gvcalc.f":121 127 {*movsf_internal}
     (nil))
(insn 187 1266 1267 8 (set (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -12 [0xfffffffffffffff4])) [1 adw_psi+0 S4 A32])
        (reg:SF 21 xmm0 [551])) "../src/gvcalc.f":121 127 {*movsf_internal}
     (nil))
(insn 1267 187 189 8 (set (reg:SF 21 xmm0 [552])
        (const_double:SF 0.0 [0x0.0p+0])) "../src/gvcalc.f":122 127 {*movsf_internal}
     (nil))
(insn 189 1267 1268 8 (set (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -16 [0xfffffffffffffff0])) [1 adw_vel+0 S4 A32])
        (reg:SF 21 xmm0 [552])) "../src/gvcalc.f":122 127 {*movsf_internal}
     (nil))
(insn 1268 189 191 8 (set (reg:SF 21 xmm0 [553])
        (const_double:SF 0.0 [0x0.0p+0])) "../src/gvcalc.f":123 127 {*movsf_internal}
     (nil))
(insn 191 1268 1105 8 (set (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -8 [0xfffffffffffffff8])) [1 adw_omg+0 S4 A32])
        (reg:SF 21 xmm0 [553])) "../src/gvcalc.f":123 127 {*movsf_internal}
     (nil))
(jump_insn 1105 191 1106 8 (set (pc)
        (label_ref 353)) 649 {jump}
     (nil)
 -> 353)
;;  succ:       12 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 20 [frame]

(barrier 1106 1105 194)
;; basic block 9, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 8, next block 10, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       6
;;              7
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 17 [flags] 21 [xmm0] 22 [xmm1] 23 [xmm2]
(code_label 194 1106 195 9 4 (nil) [2 uses])
(note 195 194 196 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 196 195 197 9 (set (reg:SF 21 xmm0 [554])
        (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -172 [0xffffffffffffff54])) [1 wt+0 S4 A32])) "../src/gvcalc.f":126 127 {*movsf_internal}
     (nil))
(insn 197 196 198 9 (set (reg:SF 21 xmm0 [orig:120 _34 ] [120])
        (div:SF (reg:SF 21 xmm0 [554])
            (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -156 [0xffffffffffffff64])) [1 wa+0 S4 A32]))) "../src/gvcalc.f":126 805 {*fop_sf_1}
     (nil))
(insn 198 197 199 9 (set (reg/f:DI 0 ax [555])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -856 [0xfffffffffffffca8])) [10 rad+0 S8 A64])) "../src/gvcalc.f":126 81 {*movdi_internal}
     (nil))
(insn 199 198 200 9 (set (reg:SF 22 xmm1 [orig:121 _35 ] [121])
        (mem:SF (reg/f:DI 0 ax [555]) [1 *rad_444(D)+0 S4 A32])) "../src/gvcalc.f":126 127 {*movsf_internal}
     (nil))
(insn 200 199 201 9 (set (reg:SF 21 xmm0 [orig:122 _36 ] [122])
        (mult:SF (reg:SF 21 xmm0 [orig:120 _34 ] [120])
            (reg:SF 22 xmm1 [orig:121 _35 ] [121]))) "../src/gvcalc.f":126 802 {*fop_sf_comm}
     (nil))
(insn 201 200 202 9 (set (reg/f:DI 0 ax [556])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -840 [0xfffffffffffffcb8])) [10 r+0 S8 A64])) "../src/gvcalc.f":126 81 {*movdi_internal}
     (nil))
(insn 202 201 203 9 (set (reg:SF 22 xmm1 [orig:123 _37 ] [123])
        (mem:SF (reg/f:DI 0 ax [556]) [1 *r_402(D)+0 S4 A32])) "../src/gvcalc.f":126 127 {*movsf_internal}
     (nil))
(insn 203 202 204 9 (set (reg:SF 21 xmm0 [557])
        (div:SF (reg:SF 21 xmm0 [orig:122 _36 ] [122])
            (reg:SF 22 xmm1 [orig:123 _37 ] [123]))) "../src/gvcalc.f":126 805 {*fop_sf_1}
     (nil))
(insn 204 203 205 9 (set (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -188 [0xffffffffffffff44])) [1 tsr+0 S4 A32])
        (reg:SF 21 xmm0 [557])) "../src/gvcalc.f":126 127 {*movsf_internal}
     (nil))
(insn 205 204 206 9 (set (reg/f:DI 0 ax [558])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -856 [0xfffffffffffffca8])) [10 rad+0 S8 A64])) "../src/gvcalc.f":127 81 {*movdi_internal}
     (nil))
(insn 206 205 207 9 (set (reg:SF 21 xmm0 [orig:124 _38 ] [124])
        (mem:SF (reg/f:DI 0 ax [558]) [1 *rad_444(D)+0 S4 A32])) "../src/gvcalc.f":127 127 {*movsf_internal}
     (nil))
(insn 207 206 208 9 (set (reg:SF 21 xmm0 [orig:125 _39 ] [125])
        (mult:SF (reg:SF 21 xmm0 [orig:124 _38 ] [124])
            (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -176 [0xffffffffffffff50])) [1 wt_psi+0 S4 A32]))) "../src/gvcalc.f":127 802 {*fop_sf_comm}
     (nil))
(insn 208 207 209 9 (set (reg/f:DI 0 ax [559])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -840 [0xfffffffffffffcb8])) [10 r+0 S8 A64])) "../src/gvcalc.f":127 81 {*movdi_internal}
     (nil))
(insn 209 208 210 9 (set (reg:SF 22 xmm1 [orig:126 _40 ] [126])
        (mem:SF (reg/f:DI 0 ax [559]) [1 *r_402(D)+0 S4 A32])) "../src/gvcalc.f":127 127 {*movsf_internal}
     (nil))
(insn 210 209 211 9 (set (reg:SF 21 xmm0 [orig:127 _41 ] [127])
        (div:SF (reg:SF 21 xmm0 [orig:125 _39 ] [125])
            (reg:SF 22 xmm1 [orig:126 _40 ] [126]))) "../src/gvcalc.f":127 805 {*fop_sf_1}
     (nil))
(insn 211 210 212 9 (set (reg:SF 22 xmm1 [560])
        (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -188 [0xffffffffffffff44])) [1 tsr+0 S4 A32])) "../src/gvcalc.f":127 127 {*movsf_internal}
     (nil))
(insn 212 211 213 9 (set (reg:SF 22 xmm1 [orig:128 _42 ] [128])
        (mult:SF (reg:SF 22 xmm1 [560])
            (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -160 [0xffffffffffffff60])) [1 wa_psi+0 S4 A32]))) "../src/gvcalc.f":127 802 {*fop_sf_comm}
     (nil))
(insn 213 212 215 9 (set (reg:SF 21 xmm0 [orig:129 _43 ] [129])
        (minus:SF (reg:SF 21 xmm0 [orig:127 _41 ] [127])
            (reg:SF 22 xmm1 [orig:128 _42 ] [128]))) "../src/gvcalc.f":127 805 {*fop_sf_1}
     (nil))
(insn 215 213 216 9 (set (reg:SF 21 xmm0 [561])
        (div:SF (reg:SF 21 xmm0 [orig:130 _44 ] [130])
            (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -156 [0xffffffffffffff64])) [1 wa+0 S4 A32]))) "../src/gvcalc.f":127 805 {*fop_sf_1}
     (nil))
(insn 216 215 217 9 (set (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -192 [0xffffffffffffff40])) [1 tsr_psi+0 S4 A32])
        (reg:SF 21 xmm0 [561])) "../src/gvcalc.f":127 127 {*movsf_internal}
     (nil))
(insn 217 216 218 9 (set (reg/f:DI 0 ax [562])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -856 [0xfffffffffffffca8])) [10 rad+0 S8 A64])) "../src/gvcalc.f":128 81 {*movdi_internal}
     (nil))
(insn 218 217 219 9 (set (reg:SF 21 xmm0 [orig:131 _45 ] [131])
        (mem:SF (reg/f:DI 0 ax [562]) [1 *rad_444(D)+0 S4 A32])) "../src/gvcalc.f":128 127 {*movsf_internal}
     (nil))
(insn 219 218 220 9 (set (reg:SF 21 xmm0 [orig:132 _46 ] [132])
        (mult:SF (reg:SF 21 xmm0 [orig:131 _45 ] [131])
            (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -180 [0xffffffffffffff4c])) [1 wt_vel+0 S4 A32]))) "../src/gvcalc.f":128 802 {*fop_sf_comm}
     (nil))
(insn 220 219 221 9 (set (reg/f:DI 0 ax [563])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -840 [0xfffffffffffffcb8])) [10 r+0 S8 A64])) "../src/gvcalc.f":128 81 {*movdi_internal}
     (nil))
(insn 221 220 222 9 (set (reg:SF 22 xmm1 [orig:133 _47 ] [133])
        (mem:SF (reg/f:DI 0 ax [563]) [1 *r_402(D)+0 S4 A32])) "../src/gvcalc.f":128 127 {*movsf_internal}
     (nil))
(insn 222 221 223 9 (set (reg:SF 21 xmm0 [orig:134 _48 ] [134])
        (div:SF (reg:SF 21 xmm0 [orig:132 _46 ] [132])
            (reg:SF 22 xmm1 [orig:133 _47 ] [133]))) "../src/gvcalc.f":128 805 {*fop_sf_1}
     (nil))
(insn 223 222 224 9 (set (reg:SF 22 xmm1 [564])
        (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -188 [0xffffffffffffff44])) [1 tsr+0 S4 A32])) "../src/gvcalc.f":128 127 {*movsf_internal}
     (nil))
(insn 224 223 225 9 (set (reg:SF 22 xmm1 [orig:135 _49 ] [135])
        (mult:SF (reg:SF 22 xmm1 [564])
            (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -164 [0xffffffffffffff5c])) [1 wa_vel+0 S4 A32]))) "../src/gvcalc.f":128 802 {*fop_sf_comm}
     (nil))
(insn 225 224 227 9 (set (reg:SF 21 xmm0 [orig:136 _50 ] [136])
        (minus:SF (reg:SF 21 xmm0 [orig:134 _48 ] [134])
            (reg:SF 22 xmm1 [orig:135 _49 ] [135]))) "../src/gvcalc.f":128 805 {*fop_sf_1}
     (nil))
(insn 227 225 228 9 (set (reg:SF 21 xmm0 [565])
        (div:SF (reg:SF 21 xmm0 [orig:137 _51 ] [137])
            (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -156 [0xffffffffffffff64])) [1 wa+0 S4 A32]))) "../src/gvcalc.f":128 805 {*fop_sf_1}
     (nil))
(insn 228 227 229 9 (set (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -196 [0xffffffffffffff3c])) [1 tsr_vel+0 S4 A32])
        (reg:SF 21 xmm0 [565])) "../src/gvcalc.f":128 127 {*movsf_internal}
     (nil))
(insn 229 228 230 9 (set (reg/f:DI 0 ax [566])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -856 [0xfffffffffffffca8])) [10 rad+0 S8 A64])) "../src/gvcalc.f":129 81 {*movdi_internal}
     (nil))
(insn 230 229 231 9 (set (reg:SF 21 xmm0 [orig:138 _52 ] [138])
        (mem:SF (reg/f:DI 0 ax [566]) [1 *rad_444(D)+0 S4 A32])) "../src/gvcalc.f":129 127 {*movsf_internal}
     (nil))
(insn 231 230 232 9 (set (reg:SF 21 xmm0 [orig:139 _53 ] [139])
        (mult:SF (reg:SF 21 xmm0 [orig:138 _52 ] [138])
            (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -184 [0xffffffffffffff48])) [1 wt_omg+0 S4 A32]))) "../src/gvcalc.f":129 802 {*fop_sf_comm}
     (nil))
(insn 232 231 233 9 (set (reg/f:DI 0 ax [567])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -840 [0xfffffffffffffcb8])) [10 r+0 S8 A64])) "../src/gvcalc.f":129 81 {*movdi_internal}
     (nil))
(insn 233 232 234 9 (set (reg:SF 22 xmm1 [orig:140 _54 ] [140])
        (mem:SF (reg/f:DI 0 ax [567]) [1 *r_402(D)+0 S4 A32])) "../src/gvcalc.f":129 127 {*movsf_internal}
     (nil))
(insn 234 233 235 9 (set (reg:SF 21 xmm0 [orig:141 _55 ] [141])
        (div:SF (reg:SF 21 xmm0 [orig:139 _53 ] [139])
            (reg:SF 22 xmm1 [orig:140 _54 ] [140]))) "../src/gvcalc.f":129 805 {*fop_sf_1}
     (nil))
(insn 235 234 236 9 (set (reg:SF 22 xmm1 [568])
        (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -188 [0xffffffffffffff44])) [1 tsr+0 S4 A32])) "../src/gvcalc.f":129 127 {*movsf_internal}
     (nil))
(insn 236 235 237 9 (set (reg:SF 22 xmm1 [orig:142 _56 ] [142])
        (mult:SF (reg:SF 22 xmm1 [568])
            (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -168 [0xffffffffffffff58])) [1 wa_omg+0 S4 A32]))) "../src/gvcalc.f":129 802 {*fop_sf_comm}
     (nil))
(insn 237 236 239 9 (set (reg:SF 21 xmm0 [orig:143 _57 ] [143])
        (minus:SF (reg:SF 21 xmm0 [orig:141 _55 ] [141])
            (reg:SF 22 xmm1 [orig:142 _56 ] [142]))) "../src/gvcalc.f":129 805 {*fop_sf_1}
     (nil))
(insn 239 237 240 9 (set (reg:SF 21 xmm0 [569])
        (div:SF (reg:SF 21 xmm0 [orig:144 _58 ] [144])
            (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -156 [0xffffffffffffff64])) [1 wa+0 S4 A32]))) "../src/gvcalc.f":129 805 {*fop_sf_1}
     (nil))
(insn 240 239 241 9 (set (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -200 [0xffffffffffffff38])) [1 tsr_omg+0 S4 A32])
        (reg:SF 21 xmm0 [569])) "../src/gvcalc.f":129 127 {*movsf_internal}
     (nil))
(insn 241 240 242 9 (set (reg/f:DI 0 ax [570])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -848 [0xfffffffffffffcb0])) [10 blds+0 S8 A64])) "../src/gvcalc.f":131 81 {*movdi_internal}
     (nil))
(insn 242 241 243 9 (set (reg:SF 22 xmm1 [orig:145 _59 ] [145])
        (mem:SF (reg/f:DI 0 ax [570]) [1 *blds_449(D)+0 S4 A32])) "../src/gvcalc.f":131 127 {*movsf_internal}
     (nil))
(insn 243 242 244 9 (set (reg:SF 21 xmm0 [571])
        (mem/u/c:SF (symbol_ref/u:DI ("*lC3") [flags 0x2]) [1  S4 A32])) "../src/gvcalc.f":131 127 {*movsf_internal}
     (expr_list:REG_EQUAL (const_double:SF 5.0e-1 [0x0.8p+0])
        (nil)))
(insn 244 243 245 9 (set (reg:SF 21 xmm0 [orig:146 _60 ] [146])
        (mult:SF (reg:SF 21 xmm0 [571])
            (reg:SF 22 xmm1 [orig:145 _59 ] [145]))) "../src/gvcalc.f":131 802 {*fop_sf_comm}
     (nil))
(insn 245 244 246 9 (set (reg/f:DI 0 ax [572])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -840 [0xfffffffffffffcb8])) [10 r+0 S8 A64])) "../src/gvcalc.f":131 81 {*movdi_internal}
     (nil))
(insn 246 245 247 9 (set (reg:SF 22 xmm1 [orig:147 _61 ] [147])
        (mem:SF (reg/f:DI 0 ax [572]) [1 *r_402(D)+0 S4 A32])) "../src/gvcalc.f":131 127 {*movsf_internal}
     (nil))
(insn 247 246 248 9 (set (reg/f:DI 0 ax [573])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -856 [0xfffffffffffffca8])) [10 rad+0 S8 A64])) "../src/gvcalc.f":131 81 {*movdi_internal}
     (nil))
(insn 248 247 249 9 (set (reg:SF 23 xmm2 [orig:148 _62 ] [148])
        (mem:SF (reg/f:DI 0 ax [573]) [1 *rad_444(D)+0 S4 A32])) "../src/gvcalc.f":131 127 {*movsf_internal}
     (nil))
(insn 249 248 250 9 (set (reg:SF 22 xmm1 [orig:149 _63 ] [149])
        (div:SF (reg:SF 22 xmm1 [orig:147 _61 ] [147])
            (reg:SF 23 xmm2 [orig:148 _62 ] [148]))) "../src/gvcalc.f":131 805 {*fop_sf_1}
     (nil))
(insn 250 249 251 9 (set (reg:SF 23 xmm2 [574])
        (mem/u/c:SF (symbol_ref/u:DI ("*lC1") [flags 0x2]) [1  S4 A32])) "../src/gvcalc.f":131 127 {*movsf_internal}
     (expr_list:REG_EQUAL (const_double:SF 1.0e+0 [0x0.8p+1])
        (nil)))
(insn 251 250 1122 9 (set (reg:SF 23 xmm2 [574])
        (minus:SF (reg:SF 23 xmm2 [574])
            (reg:SF 22 xmm1 [orig:149 _63 ] [149]))) "../src/gvcalc.f":131 805 {*fop_sf_1}
     (nil))
(insn 1122 251 253 9 (set (reg:SF 22 xmm1 [orig:150 _64 ] [150])
        (reg:SF 23 xmm2 [574])) "../src/gvcalc.f":131 127 {*movsf_internal}
     (nil))
(insn 253 1122 254 9 (set (reg:SF 21 xmm0 [orig:152 _66 ] [152])
        (mult:SF (reg:SF 21 xmm0 [orig:146 _60 ] [146])
            (reg:SF 22 xmm1 [orig:151 _65 ] [151]))) "../src/gvcalc.f":131 802 {*fop_sf_comm}
     (nil))
(insn 254 253 255 9 (set (reg:SF 22 xmm1 [576])
        (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -188 [0xffffffffffffff44])) [1 tsr+0 S4 A32])) "../src/gvcalc.f":131 127 {*movsf_internal}
     (nil))
(insn 255 254 256 9 (set (reg:SF 21 xmm0 [575])
        (mult:SF (reg:SF 21 xmm0 [orig:152 _66 ] [152])
            (reg:SF 22 xmm1 [576]))) "../src/gvcalc.f":131 802 {*fop_sf_comm}
     (nil))
(insn 256 255 257 9 (set (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -204 [0xffffffffffffff34])) [1 farg+0 S4 A32])
        (reg:SF 21 xmm0 [575])) "../src/gvcalc.f":131 127 {*movsf_internal}
     (nil))
(insn 257 256 258 9 (set (reg/f:DI 0 ax [577])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -848 [0xfffffffffffffcb0])) [10 blds+0 S8 A64])) "../src/gvcalc.f":132 81 {*movdi_internal}
     (nil))
(insn 258 257 259 9 (set (reg:SF 22 xmm1 [orig:153 _67 ] [153])
        (mem:SF (reg/f:DI 0 ax [577]) [1 *blds_449(D)+0 S4 A32])) "../src/gvcalc.f":132 127 {*movsf_internal}
     (nil))
(insn 259 258 260 9 (set (reg:SF 21 xmm0 [578])
        (mem/u/c:SF (symbol_ref/u:DI ("*lC3") [flags 0x2]) [1  S4 A32])) "../src/gvcalc.f":132 127 {*movsf_internal}
     (expr_list:REG_EQUAL (const_double:SF 5.0e-1 [0x0.8p+0])
        (nil)))
(insn 260 259 261 9 (set (reg:SF 21 xmm0 [orig:154 _68 ] [154])
        (mult:SF (reg:SF 21 xmm0 [578])
            (reg:SF 22 xmm1 [orig:153 _67 ] [153]))) "../src/gvcalc.f":132 802 {*fop_sf_comm}
     (nil))
(insn 261 260 262 9 (set (reg/f:DI 0 ax [579])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -840 [0xfffffffffffffcb8])) [10 r+0 S8 A64])) "../src/gvcalc.f":132 81 {*movdi_internal}
     (nil))
(insn 262 261 263 9 (set (reg:SF 22 xmm1 [orig:155 _69 ] [155])
        (mem:SF (reg/f:DI 0 ax [579]) [1 *r_402(D)+0 S4 A32])) "../src/gvcalc.f":132 127 {*movsf_internal}
     (nil))
(insn 263 262 264 9 (set (reg/f:DI 0 ax [580])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -856 [0xfffffffffffffca8])) [10 rad+0 S8 A64])) "../src/gvcalc.f":132 81 {*movdi_internal}
     (nil))
(insn 264 263 265 9 (set (reg:SF 23 xmm2 [orig:156 _70 ] [156])
        (mem:SF (reg/f:DI 0 ax [580]) [1 *rad_444(D)+0 S4 A32])) "../src/gvcalc.f":132 127 {*movsf_internal}
     (nil))
(insn 265 264 266 9 (set (reg:SF 22 xmm1 [orig:157 _71 ] [157])
        (div:SF (reg:SF 22 xmm1 [orig:155 _69 ] [155])
            (reg:SF 23 xmm2 [orig:156 _70 ] [156]))) "../src/gvcalc.f":132 805 {*fop_sf_1}
     (nil))
(insn 266 265 267 9 (set (reg:SF 23 xmm2 [581])
        (mem/u/c:SF (symbol_ref/u:DI ("*lC1") [flags 0x2]) [1  S4 A32])) "../src/gvcalc.f":132 127 {*movsf_internal}
     (expr_list:REG_EQUAL (const_double:SF 1.0e+0 [0x0.8p+1])
        (nil)))
(insn 267 266 1124 9 (set (reg:SF 23 xmm2 [581])
        (minus:SF (reg:SF 23 xmm2 [581])
            (reg:SF 22 xmm1 [orig:157 _71 ] [157]))) "../src/gvcalc.f":132 805 {*fop_sf_1}
     (nil))
(insn 1124 267 269 9 (set (reg:SF 22 xmm1 [orig:158 _72 ] [158])
        (reg:SF 23 xmm2 [581])) "../src/gvcalc.f":132 127 {*movsf_internal}
     (nil))
(insn 269 1124 270 9 (set (reg:SF 21 xmm0 [582])
        (mult:SF (reg:SF 21 xmm0 [orig:154 _68 ] [154])
            (reg:SF 22 xmm1 [orig:159 _73 ] [159]))) "../src/gvcalc.f":132 802 {*fop_sf_comm}
     (nil))
(insn 270 269 271 9 (set (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -208 [0xffffffffffffff30])) [1 farg_tsr+0 S4 A32])
        (reg:SF 21 xmm0 [582])) "../src/gvcalc.f":132 127 {*movsf_internal}
     (nil))
(insn 271 270 272 9 (set (reg:SF 21 xmm0 [orig:441 M.1_388 ] [441])
        (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -204 [0xffffffffffffff34])) [1 farg+0 S4 A32])) "../src/gvcalc.f":133 127 {*movsf_internal}
     (nil))
(insn 272 271 273 9 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg:SF 21 xmm0 [orig:441 M.1_388 ] [441])
            (mem/u/c:SF (symbol_ref/u:DI ("*lC5") [flags 0x2]) [1  S4 A32]))) "../src/gvcalc.f":133 51 {*cmpiusf}
     (nil))
(insn 273 272 274 9 (set (reg:QI 1 dx [orig:160 _74 ] [160])
        (gt:QI (reg:CCFPU 17 flags)
            (const_int 0 [0]))) "../src/gvcalc.f":133 613 {*setcc_qi}
     (nil))
(insn 274 273 275 9 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg:SF 21 xmm0 [orig:441 M.1_388 ] [441])
            (reg:SF 21 xmm0 [orig:441 M.1_388 ] [441]))) "../src/gvcalc.f":133 51 {*cmpiusf}
     (nil))
(insn 275 274 1261 9 (set (reg:QI 0 ax [orig:161 _75 ] [161])
        (unordered:QI (reg:CCFPU 17 flags)
            (const_int 0 [0]))) "../src/gvcalc.f":133 613 {*setcc_qi}
     (nil))
(insn 1261 275 277 9 (parallel [
            (set (reg:SI 0 ax [orig:162 _76 ] [162])
                (ior:SI (reg:SI 0 ax [orig:161 _75 ] [161])
                    (reg:SI 1 dx [orig:160 _74 ] [160])))
            (clobber (reg:CC 17 flags))
        ]) "../src/gvcalc.f":133 415 {*iorsi_1}
     (nil))
(insn 277 1261 278 9 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:QI 0 ax [orig:162 _76 ] [162])
            (const_int 0 [0]))) "../src/gvcalc.f":133 1 {*cmpqi_ccno_1}
     (nil))
(jump_insn 278 277 279 9 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 281)
            (pc))) "../src/gvcalc.f":133 617 {*jcc_1}
     (nil)
 -> 281)
;;  succ:       10 (FALLTHRU)
;;              11
;; lr  out 	 6 [bp] 7 [sp] 20 [frame] 21 [xmm0]

;; basic block 10, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 9, next block 11, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       9 (FALLTHRU)
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 21 [xmm0]
(note 279 278 280 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 280 279 281 10 (set (reg:SF 21 xmm0 [orig:441 M.1_388 ] [441])
        (mem/u/c:SF (symbol_ref/u:DI ("*lC5") [flags 0x2]) [1  S4 A32])) "../src/gvcalc.f":133 127 {*movsf_internal}
     (expr_list:REG_EQUAL (const_double:SF 2.0e+1 [0x0.ap+5])
        (nil)))
;;  succ:       11 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 20 [frame] 21 [xmm0]

;; basic block 11, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 10, next block 12, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       9
;;              10 (FALLTHRU)
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 20 [frame] 21 [xmm0]
;; lr  use 	 6 [bp] 7 [sp] 21 [xmm0]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
(code_label 281 280 282 11 7 (nil) [1 uses])
(note 282 281 283 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 283 282 284 11 (set (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -204 [0xffffffffffffff34])) [1 farg+0 S4 A32])
        (reg:SF 21 xmm0 [orig:441 M.1_388 ] [441])) "../src/gvcalc.f":133 127 {*movsf_internal}
     (nil))
(insn 284 283 1249 11 (set (reg:SF 22 xmm1 [583])
        (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -204 [0xffffffffffffff34])) [1 farg+0 S4 A32])) "../src/gvcalc.f":135 127 {*movsf_internal}
     (nil))
(insn 1249 284 1250 11 (set (reg:V4SF 21 xmm0 [584])
        (vec_merge:V4SF (vec_duplicate:V4SF (mem/u/c:SF (symbol_ref/u:DI ("*lC4") [flags 0x2]) [1  S4 A128]))
            (const_vector:V4SF [
                    (const_double:SF 0.0 [0x0.0p+0])
                    (const_double:SF 0.0 [0x0.0p+0])
                    (const_double:SF 0.0 [0x0.0p+0])
                    (const_double:SF 0.0 [0x0.0p+0])
                ])
            (const_int 1 [0x1]))) "../src/gvcalc.f":135 2453 {vec_setv4sf_0}
     (expr_list:REG_EQUAL (const_vector:V4SF [
                (const_double:SF -0.0 [-0x0.0p+0])
                (const_double:SF 0.0 [0x0.0p+0])
                (const_double:SF 0.0 [0x0.0p+0])
                (const_double:SF 0.0 [0x0.0p+0])
            ])
        (nil)))
(insn 1250 1249 288 11 (set (reg:V4SF 21 xmm0 [orig:163 _77 ] [163])
        (xor:V4SF (reg:V4SF 21 xmm0 [584])
            (reg:V4SF 22 xmm1 [583]))) "../src/gvcalc.f":135 1753 {*xorv4sf3}
     (nil))
(call_insn/u 288 1250 289 11 (set (reg:SF 21 xmm0)
        (call (mem:QI (symbol_ref:DI ("expf") [flags 0x41]  <function_decl 0x14263b300 __builtin_expf>) [0 __builtin_expf S1 A8])
            (const_int 0 [0]))) "../src/gvcalc.f":135 665 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:SF (use (reg:SF 21 xmm0))
        (nil)))
(insn 289 288 290 11 (set (reg:SF 0 ax [585])
        (reg:SF 21 xmm0)) "../src/gvcalc.f":135 127 {*movsf_internal}
     (nil))
(insn 290 289 291 11 (set (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -212 [0xffffffffffffff2c])) [1 fexp+0 S4 A32])
        (reg:SF 0 ax [585])) "../src/gvcalc.f":135 127 {*movsf_internal}
     (nil))
(insn 291 290 292 11 (set (reg:SF 21 xmm0 [586])
        (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -212 [0xffffffffffffff2c])) [1 fexp+0 S4 A32])) "../src/gvcalc.f":136 127 {*movsf_internal}
     (nil))
(insn 292 291 1251 11 (set (reg:SF 21 xmm0 [orig:164 _78 ] [164])
        (mult:SF (reg:SF 21 xmm0 [586])
            (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -208 [0xffffffffffffff30])) [1 farg_tsr+0 S4 A32]))) "../src/gvcalc.f":136 802 {*fop_sf_comm}
     (nil))
(insn 1251 292 1252 11 (set (reg:V4SF 22 xmm1 [588])
        (vec_merge:V4SF (vec_duplicate:V4SF (mem/u/c:SF (symbol_ref/u:DI ("*lC4") [flags 0x2]) [1  S4 A128]))
            (const_vector:V4SF [
                    (const_double:SF 0.0 [0x0.0p+0])
                    (const_double:SF 0.0 [0x0.0p+0])
                    (const_double:SF 0.0 [0x0.0p+0])
                    (const_double:SF 0.0 [0x0.0p+0])
                ])
            (const_int 1 [0x1]))) "../src/gvcalc.f":136 2453 {vec_setv4sf_0}
     (expr_list:REG_EQUAL (const_vector:V4SF [
                (const_double:SF -0.0 [-0x0.0p+0])
                (const_double:SF 0.0 [0x0.0p+0])
                (const_double:SF 0.0 [0x0.0p+0])
                (const_double:SF 0.0 [0x0.0p+0])
            ])
        (nil)))
(insn 1252 1251 295 11 (set (reg:V4SF 21 xmm0 [587])
        (xor:V4SF (reg:V4SF 21 xmm0 [orig:164 _78 ] [164])
            (reg:V4SF 22 xmm1 [588]))) "../src/gvcalc.f":136 1753 {*xorv4sf3}
     (nil))
(insn 295 1252 296 11 (set (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -216 [0xffffffffffffff28])) [1 fexp_tsr+0 S4 A32])
        (reg:SF 21 xmm0 [587])) "../src/gvcalc.f":136 127 {*movsf_internal}
     (nil))
(insn 296 295 297 11 (set (reg:SF 22 xmm1 [orig:165 pi.5_79 ] [165])
        (mem/c:SF (symbol_ref:DI ("pi.3572") [flags 0x1c02]  <var_decl 0x1427ec000 pi>) [1 pi+0 S4 A32])) "../src/gvcalc.f":138 127 {*movsf_internal}
     (nil))
(insn 297 296 298 11 (set (reg:SF 21 xmm0 [589])
        (mem/u/c:SF (symbol_ref/u:DI ("*lC6") [flags 0x2]) [1  S4 A32])) "../src/gvcalc.f":138 127 {*movsf_internal}
     (expr_list:REG_EQUAL (const_double:SF 2.0e+0 [0x0.8p+2])
        (nil)))
(insn 298 297 299 11 (set (reg:SF 21 xmm0 [orig:166 _80 ] [166])
        (div:SF (reg:SF 21 xmm0 [589])
            (reg:SF 22 xmm1 [orig:165 pi.5_79 ] [165]))) "../src/gvcalc.f":138 805 {*fop_sf_1}
     (nil))
(insn 299 298 1210 11 (set (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -868 [0xfffffffffffffc9c])) [14 %sfp+-868 S4 A32])
        (reg:SF 21 xmm0 [orig:166 _80 ] [166])) "../src/gvcalc.f":138 127 {*movsf_internal}
     (nil))
(note 1210 299 1199 11 NOTE_INSN_DELETED)
(note 1199 1210 300 11 NOTE_INSN_DELETED)
(insn 300 1199 301 11 (set (reg:SF 0 ax [590])
        (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -212 [0xffffffffffffff2c])) [1 fexp+0 S4 A32])) "../src/gvcalc.f":138 127 {*movsf_internal}
     (nil))
(insn 301 300 302 11 (set (reg:SF 21 xmm0)
        (reg:SF 0 ax [590])) "../src/gvcalc.f":138 127 {*movsf_internal}
     (nil))
(call_insn/u 302 301 1125 11 (set (reg:SF 21 xmm0)
        (call (mem:QI (symbol_ref:DI ("acosf") [flags 0x41]  <function_decl 0x142637000 __builtin_acosf>) [0 __builtin_acosf S1 A8])
            (const_int 0 [0]))) "../src/gvcalc.f":138 665 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:SF (use (reg:SF 21 xmm0))
        (nil)))
(note 1125 302 1209 11 NOTE_INSN_DELETED)
(note 1209 1125 304 11 NOTE_INSN_DELETED)
(insn 304 1209 305 11 (set (reg:SF 21 xmm0 [591])
        (mult:SF (reg:SF 21 xmm0 [orig:168 _82 ] [168])
            (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -868 [0xfffffffffffffc9c])) [14 %sfp+-868 S4 A32]))) "../src/gvcalc.f":138 802 {*fop_sf_comm}
     (nil))
(insn 305 304 306 11 (set (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -24 [0xffffffffffffffe8])) [1 f+0 S4 A32])
        (reg:SF 21 xmm0 [591])) "../src/gvcalc.f":138 127 {*movsf_internal}
     (nil))
(insn 306 305 307 11 (set (reg:SF 21 xmm0 [orig:449 _458 ] [449])
        (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -212 [0xffffffffffffff2c])) [1 fexp+0 S4 A32])) "../src/gvcalc.f":139 127 {*movsf_internal}
     (nil))
(insn 307 306 308 11 (set (reg:SF 21 xmm0 [orig:450 _459 ] [450])
        (mult:SF (reg:SF 21 xmm0 [orig:449 _458 ] [449])
            (reg:SF 21 xmm0 [orig:449 _458 ] [449]))) "../src/gvcalc.f":139 802 {*fop_sf_comm}
     (nil))
(insn 308 307 309 11 (set (reg:SF 23 xmm2 [orig:169 pi.6_83 ] [169])
        (mem/c:SF (symbol_ref:DI ("pi.3572") [flags 0x1c02]  <var_decl 0x1427ec000 pi>) [1 pi+0 S4 A32])) "../src/gvcalc.f":139 127 {*movsf_internal}
     (nil))
(insn 309 308 310 11 (set (reg:SF 22 xmm1 [592])
        (mem/u/c:SF (symbol_ref/u:DI ("*lC6") [flags 0x2]) [1  S4 A32])) "../src/gvcalc.f":139 127 {*movsf_internal}
     (expr_list:REG_EQUAL (const_double:SF 2.0e+0 [0x0.8p+2])
        (nil)))
(insn 310 309 311 11 (set (reg:SF 22 xmm1 [orig:170 _84 ] [170])
        (div:SF (reg:SF 22 xmm1 [592])
            (reg:SF 23 xmm2 [orig:169 pi.6_83 ] [169]))) "../src/gvcalc.f":139 805 {*fop_sf_1}
     (nil))
(insn 311 310 312 11 (set (reg:SF 23 xmm2 [orig:171 _85 ] [171])
        (reg:SF 22 xmm1 [orig:170 _84 ] [170])) "../src/gvcalc.f":139 127 {*movsf_internal}
     (nil))
(insn 312 311 313 11 (set (reg:SF 22 xmm1 [593])
        (mem/u/c:SF (symbol_ref/u:DI ("*lC1") [flags 0x2]) [1  S4 A32])) "../src/gvcalc.f":139 127 {*movsf_internal}
     (expr_list:REG_EQUAL (const_double:SF 1.0e+0 [0x0.8p+1])
        (nil)))
(insn 313 312 1127 11 (set (reg:SF 22 xmm1 [593])
        (minus:SF (reg:SF 22 xmm1 [593])
            (reg:SF 21 xmm0 [orig:450 _459 ] [450]))) "../src/gvcalc.f":139 805 {*fop_sf_1}
     (nil))
(insn 1127 313 314 11 (set (reg:SF 21 xmm0 [orig:172 _86 ] [172])
        (reg:SF 22 xmm1 [593])) "../src/gvcalc.f":139 127 {*movsf_internal}
     (nil))
(insn 314 1127 315 11 (set (reg:SF 21 xmm0 [orig:173 _87 ] [173])
        (sqrt:SF (reg:SF 21 xmm0 [orig:172 _86 ] [172]))) "../src/gvcalc.f":139 836 {*sqrtsf2_sse}
     (nil))
(insn 315 314 1129 11 (set (reg:SF 23 xmm2 [orig:171 _85 ] [171])
        (div:SF (reg:SF 23 xmm2 [orig:171 _85 ] [171])
            (reg:SF 21 xmm0 [orig:173 _87 ] [173]))) "../src/gvcalc.f":139 805 {*fop_sf_1}
     (nil))
(insn 1129 315 316 11 (set (reg:SF 21 xmm0 [orig:174 _88 ] [174])
        (reg:SF 23 xmm2 [orig:171 _85 ] [171])) "../src/gvcalc.f":139 127 {*movsf_internal}
     (nil))
(insn 316 1129 1253 11 (set (reg:SF 21 xmm0 [orig:175 _89 ] [175])
        (mult:SF (reg:SF 21 xmm0 [orig:174 _88 ] [174])
            (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -216 [0xffffffffffffff28])) [1 fexp_tsr+0 S4 A32]))) "../src/gvcalc.f":139 802 {*fop_sf_comm}
     (nil))
(insn 1253 316 1254 11 (set (reg:V4SF 22 xmm1 [595])
        (vec_merge:V4SF (vec_duplicate:V4SF (mem/u/c:SF (symbol_ref/u:DI ("*lC4") [flags 0x2]) [1  S4 A128]))
            (const_vector:V4SF [
                    (const_double:SF 0.0 [0x0.0p+0])
                    (const_double:SF 0.0 [0x0.0p+0])
                    (const_double:SF 0.0 [0x0.0p+0])
                    (const_double:SF 0.0 [0x0.0p+0])
                ])
            (const_int 1 [0x1]))) "../src/gvcalc.f":139 2453 {vec_setv4sf_0}
     (expr_list:REG_EQUAL (const_vector:V4SF [
                (const_double:SF -0.0 [-0x0.0p+0])
                (const_double:SF 0.0 [0x0.0p+0])
                (const_double:SF 0.0 [0x0.0p+0])
                (const_double:SF 0.0 [0x0.0p+0])
            ])
        (nil)))
(insn 1254 1253 319 11 (set (reg:V4SF 21 xmm0 [594])
        (xor:V4SF (reg:V4SF 21 xmm0 [orig:175 _89 ] [175])
            (reg:V4SF 22 xmm1 [595]))) "../src/gvcalc.f":139 1753 {*xorv4sf3}
     (nil))
(insn 319 1254 320 11 (set (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -220 [0xffffffffffffff24])) [1 f_tsr+0 S4 A32])
        (reg:SF 21 xmm0 [594])) "../src/gvcalc.f":139 127 {*movsf_internal}
     (nil))
(insn 320 319 321 11 (set (reg:SF 21 xmm0 [597])
        (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -220 [0xffffffffffffff24])) [1 f_tsr+0 S4 A32])) "../src/gvcalc.f":141 127 {*movsf_internal}
     (nil))
(insn 321 320 322 11 (set (reg:SF 21 xmm0 [596])
        (mult:SF (reg:SF 21 xmm0 [597])
            (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -192 [0xffffffffffffff40])) [1 tsr_psi+0 S4 A32]))) "../src/gvcalc.f":141 802 {*fop_sf_comm}
     (nil))
(insn 322 321 323 11 (set (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -32 [0xffffffffffffffe0])) [1 f_psi+0 S4 A32])
        (reg:SF 21 xmm0 [596])) "../src/gvcalc.f":141 127 {*movsf_internal}
     (nil))
(insn 323 322 324 11 (set (reg:SF 21 xmm0 [599])
        (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -220 [0xffffffffffffff24])) [1 f_tsr+0 S4 A32])) "../src/gvcalc.f":142 127 {*movsf_internal}
     (nil))
(insn 324 323 325 11 (set (reg:SF 21 xmm0 [598])
        (mult:SF (reg:SF 21 xmm0 [599])
            (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -196 [0xffffffffffffff3c])) [1 tsr_vel+0 S4 A32]))) "../src/gvcalc.f":142 802 {*fop_sf_comm}
     (nil))
(insn 325 324 326 11 (set (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -36 [0xffffffffffffffdc])) [1 f_vel+0 S4 A32])
        (reg:SF 21 xmm0 [598])) "../src/gvcalc.f":142 127 {*movsf_internal}
     (nil))
(insn 326 325 327 11 (set (reg:SF 21 xmm0 [601])
        (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -220 [0xffffffffffffff24])) [1 f_tsr+0 S4 A32])) "../src/gvcalc.f":143 127 {*movsf_internal}
     (nil))
(insn 327 326 328 11 (set (reg:SF 21 xmm0 [600])
        (mult:SF (reg:SF 21 xmm0 [601])
            (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -200 [0xffffffffffffff38])) [1 tsr_omg+0 S4 A32]))) "../src/gvcalc.f":143 802 {*fop_sf_comm}
     (nil))
(insn 328 327 329 11 (set (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -28 [0xffffffffffffffe4])) [1 f_omg+0 S4 A32])
        (reg:SF 21 xmm0 [600])) "../src/gvcalc.f":143 127 {*movsf_internal}
     (nil))
(insn 329 328 330 11 (set (reg:SF 21 xmm0 [603])
        (mem/u/c:SF (symbol_ref/u:DI ("*lC1") [flags 0x2]) [1  S4 A32])) "../src/gvcalc.f":145 127 {*movsf_internal}
     (expr_list:REG_EQUAL (const_double:SF 1.0e+0 [0x0.8p+1])
        (nil)))
(insn 330 329 331 11 (set (reg:SF 21 xmm0 [602])
        (div:SF (reg:SF 21 xmm0 [603])
            (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -188 [0xffffffffffffff44])) [1 tsr+0 S4 A32]))) "../src/gvcalc.f":145 805 {*fop_sf_1}
     (nil))
(insn 331 330 332 11 (set (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -4 [0xfffffffffffffffc])) [1 adw+0 S4 A32])
        (reg:SF 21 xmm0 [602])) "../src/gvcalc.f":145 127 {*movsf_internal}
     (nil))
(insn 332 331 333 11 (set (reg:SF 21 xmm0 [orig:451 _465 ] [451])
        (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -188 [0xffffffffffffff44])) [1 tsr+0 S4 A32])) "../src/gvcalc.f":146 127 {*movsf_internal}
     (nil))
(insn 333 332 334 11 (set (reg:SF 21 xmm0 [orig:452 _466 ] [452])
        (mult:SF (reg:SF 21 xmm0 [orig:451 _465 ] [451])
            (reg:SF 21 xmm0 [orig:451 _465 ] [451]))) "../src/gvcalc.f":146 802 {*fop_sf_comm}
     (nil))
(insn 334 333 335 11 (set (reg:SF 22 xmm1 [604])
        (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -192 [0xffffffffffffff40])) [1 tsr_psi+0 S4 A32])) "../src/gvcalc.f":146 127 {*movsf_internal}
     (nil))
(insn 335 334 1131 11 (set (reg:SF 22 xmm1 [604])
        (div:SF (reg:SF 22 xmm1 [604])
            (reg:SF 21 xmm0 [orig:452 _466 ] [452]))) "../src/gvcalc.f":146 805 {*fop_sf_1}
     (nil))
(insn 1131 335 1255 11 (set (reg:SF 21 xmm0 [orig:176 _90 ] [176])
        (reg:SF 22 xmm1 [604])) "../src/gvcalc.f":146 127 {*movsf_internal}
     (nil))
(insn 1255 1131 1256 11 (set (reg:V4SF 22 xmm1 [606])
        (vec_merge:V4SF (vec_duplicate:V4SF (mem/u/c:SF (symbol_ref/u:DI ("*lC4") [flags 0x2]) [1  S4 A128]))
            (const_vector:V4SF [
                    (const_double:SF 0.0 [0x0.0p+0])
                    (const_double:SF 0.0 [0x0.0p+0])
                    (const_double:SF 0.0 [0x0.0p+0])
                    (const_double:SF 0.0 [0x0.0p+0])
                ])
            (const_int 1 [0x1]))) "../src/gvcalc.f":146 2453 {vec_setv4sf_0}
     (expr_list:REG_EQUAL (const_vector:V4SF [
                (const_double:SF -0.0 [-0x0.0p+0])
                (const_double:SF 0.0 [0x0.0p+0])
                (const_double:SF 0.0 [0x0.0p+0])
                (const_double:SF 0.0 [0x0.0p+0])
            ])
        (nil)))
(insn 1256 1255 338 11 (set (reg:V4SF 21 xmm0 [605])
        (xor:V4SF (reg:V4SF 21 xmm0 [orig:176 _90 ] [176])
            (reg:V4SF 22 xmm1 [606]))) "../src/gvcalc.f":146 1753 {*xorv4sf3}
     (nil))
(insn 338 1256 339 11 (set (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -12 [0xfffffffffffffff4])) [1 adw_psi+0 S4 A32])
        (reg:SF 21 xmm0 [605])) "../src/gvcalc.f":146 127 {*movsf_internal}
     (nil))
(insn 339 338 340 11 (set (reg:SF 21 xmm0 [orig:453 _468 ] [453])
        (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -188 [0xffffffffffffff44])) [1 tsr+0 S4 A32])) "../src/gvcalc.f":147 127 {*movsf_internal}
     (nil))
(insn 340 339 341 11 (set (reg:SF 21 xmm0 [orig:454 _469 ] [454])
        (mult:SF (reg:SF 21 xmm0 [orig:453 _468 ] [453])
            (reg:SF 21 xmm0 [orig:453 _468 ] [453]))) "../src/gvcalc.f":147 802 {*fop_sf_comm}
     (nil))
(insn 341 340 342 11 (set (reg:SF 22 xmm1 [607])
        (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -196 [0xffffffffffffff3c])) [1 tsr_vel+0 S4 A32])) "../src/gvcalc.f":147 127 {*movsf_internal}
     (nil))
(insn 342 341 1133 11 (set (reg:SF 22 xmm1 [607])
        (div:SF (reg:SF 22 xmm1 [607])
            (reg:SF 21 xmm0 [orig:454 _469 ] [454]))) "../src/gvcalc.f":147 805 {*fop_sf_1}
     (nil))
(insn 1133 342 1257 11 (set (reg:SF 21 xmm0 [orig:177 _91 ] [177])
        (reg:SF 22 xmm1 [607])) "../src/gvcalc.f":147 127 {*movsf_internal}
     (nil))
(insn 1257 1133 1258 11 (set (reg:V4SF 22 xmm1 [609])
        (vec_merge:V4SF (vec_duplicate:V4SF (mem/u/c:SF (symbol_ref/u:DI ("*lC4") [flags 0x2]) [1  S4 A128]))
            (const_vector:V4SF [
                    (const_double:SF 0.0 [0x0.0p+0])
                    (const_double:SF 0.0 [0x0.0p+0])
                    (const_double:SF 0.0 [0x0.0p+0])
                    (const_double:SF 0.0 [0x0.0p+0])
                ])
            (const_int 1 [0x1]))) "../src/gvcalc.f":147 2453 {vec_setv4sf_0}
     (expr_list:REG_EQUAL (const_vector:V4SF [
                (const_double:SF -0.0 [-0x0.0p+0])
                (const_double:SF 0.0 [0x0.0p+0])
                (const_double:SF 0.0 [0x0.0p+0])
                (const_double:SF 0.0 [0x0.0p+0])
            ])
        (nil)))
(insn 1258 1257 345 11 (set (reg:V4SF 21 xmm0 [608])
        (xor:V4SF (reg:V4SF 21 xmm0 [orig:177 _91 ] [177])
            (reg:V4SF 22 xmm1 [609]))) "../src/gvcalc.f":147 1753 {*xorv4sf3}
     (nil))
(insn 345 1258 346 11 (set (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -16 [0xfffffffffffffff0])) [1 adw_vel+0 S4 A32])
        (reg:SF 21 xmm0 [608])) "../src/gvcalc.f":147 127 {*movsf_internal}
     (nil))
(insn 346 345 347 11 (set (reg:SF 21 xmm0 [orig:455 _471 ] [455])
        (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -188 [0xffffffffffffff44])) [1 tsr+0 S4 A32])) "../src/gvcalc.f":148 127 {*movsf_internal}
     (nil))
(insn 347 346 348 11 (set (reg:SF 21 xmm0 [orig:456 _472 ] [456])
        (mult:SF (reg:SF 21 xmm0 [orig:455 _471 ] [455])
            (reg:SF 21 xmm0 [orig:455 _471 ] [455]))) "../src/gvcalc.f":148 802 {*fop_sf_comm}
     (nil))
(insn 348 347 349 11 (set (reg:SF 22 xmm1 [610])
        (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -200 [0xffffffffffffff38])) [1 tsr_omg+0 S4 A32])) "../src/gvcalc.f":148 127 {*movsf_internal}
     (nil))
(insn 349 348 1135 11 (set (reg:SF 22 xmm1 [610])
        (div:SF (reg:SF 22 xmm1 [610])
            (reg:SF 21 xmm0 [orig:456 _472 ] [456]))) "../src/gvcalc.f":148 805 {*fop_sf_1}
     (nil))
(insn 1135 349 1259 11 (set (reg:SF 21 xmm0 [orig:178 _92 ] [178])
        (reg:SF 22 xmm1 [610])) "../src/gvcalc.f":148 127 {*movsf_internal}
     (nil))
(insn 1259 1135 1260 11 (set (reg:V4SF 22 xmm1 [612])
        (vec_merge:V4SF (vec_duplicate:V4SF (mem/u/c:SF (symbol_ref/u:DI ("*lC4") [flags 0x2]) [1  S4 A128]))
            (const_vector:V4SF [
                    (const_double:SF 0.0 [0x0.0p+0])
                    (const_double:SF 0.0 [0x0.0p+0])
                    (const_double:SF 0.0 [0x0.0p+0])
                    (const_double:SF 0.0 [0x0.0p+0])
                ])
            (const_int 1 [0x1]))) "../src/gvcalc.f":148 2453 {vec_setv4sf_0}
     (expr_list:REG_EQUAL (const_vector:V4SF [
                (const_double:SF -0.0 [-0x0.0p+0])
                (const_double:SF 0.0 [0x0.0p+0])
                (const_double:SF 0.0 [0x0.0p+0])
                (const_double:SF 0.0 [0x0.0p+0])
            ])
        (nil)))
(insn 1260 1259 352 11 (set (reg:V4SF 21 xmm0 [611])
        (xor:V4SF (reg:V4SF 21 xmm0 [orig:178 _92 ] [178])
            (reg:V4SF 22 xmm1 [612]))) "../src/gvcalc.f":148 1753 {*xorv4sf3}
     (nil))
(insn 352 1260 353 11 (set (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -8 [0xfffffffffffffff8])) [1 adw_omg+0 S4 A32])
        (reg:SF 21 xmm0 [611])) "../src/gvcalc.f":148 127 {*movsf_internal}
     (nil))
;;  succ:       12 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 20 [frame]

;; basic block 12, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 11, next block 13, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       11 (FALLTHRU)
;;              8 [100.0%] 
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
(code_label 353 352 354 12 6 (nil) [1 uses])
(note 354 353 355 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(insn 355 354 356 12 (set (reg:SF 21 xmm0 [613])
        (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -156 [0xffffffffffffff64])) [1 wa+0 S4 A32])) "../src/gvcalc.f":153 127 {*movsf_internal}
     (nil))
(insn 356 355 357 12 (set (reg:SF 21 xmm0 [orig:179 _93 ] [179])
        (minus:SF (reg:SF 21 xmm0 [613])
            (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -104 [0xffffffffffffff98])) [1 ua+0 S4 A32]))) "../src/gvcalc.f":153 805 {*fop_sf_1}
     (nil))
(insn 357 356 358 12 (set (reg/f:DI 0 ax [614])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int 112 [0x70])) [10 va+0 S8 A64])) "../src/gvcalc.f":153 81 {*movdi_internal}
     (nil))
(insn 358 357 359 12 (set (mem:SF (reg/f:DI 0 ax [614]) [1 *va_482(D)+0 S4 A32])
        (reg:SF 21 xmm0 [orig:179 _93 ] [179])) "../src/gvcalc.f":153 127 {*movsf_internal}
     (nil))
(insn 359 358 360 12 (set (reg:SF 21 xmm0 [615])
        (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -160 [0xffffffffffffff60])) [1 wa_psi+0 S4 A32])) "../src/gvcalc.f":154 127 {*movsf_internal}
     (nil))
(insn 360 359 361 12 (set (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -88 [0xffffffffffffffa8])) [1 va_psi+0 S4 A32])
        (reg:SF 21 xmm0 [615])) "../src/gvcalc.f":154 127 {*movsf_internal}
     (nil))
(insn 361 360 362 12 (set (reg:SF 21 xmm0 [616])
        (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -164 [0xffffffffffffff5c])) [1 wa_vel+0 S4 A32])) "../src/gvcalc.f":155 127 {*movsf_internal}
     (nil))
(insn 362 361 363 12 (set (reg:SF 21 xmm0 [orig:180 _94 ] [180])
        (minus:SF (reg:SF 21 xmm0 [616])
            (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -108 [0xffffffffffffff94])) [1 ua_vel+0 S4 A32]))) "../src/gvcalc.f":155 805 {*fop_sf_1}
     (nil))
(insn 363 362 364 12 (set (reg/f:DI 0 ax [617])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int 120 [0x78])) [10 va_vel+0 S8 A64])) "../src/gvcalc.f":155 81 {*movdi_internal}
     (nil))
(insn 364 363 365 12 (set (mem:SF (reg/f:DI 0 ax [617]) [1 *va_vel_485(D)+0 S4 A32])
        (reg:SF 21 xmm0 [orig:180 _94 ] [180])) "../src/gvcalc.f":155 127 {*movsf_internal}
     (nil))
(insn 365 364 366 12 (set (reg/f:DI 0 ax [618])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int 128 [0x80])) [10 va_omg+0 S8 A64])) "../src/gvcalc.f":156 81 {*movdi_internal}
     (nil))
(insn 366 365 367 12 (set (reg:SF 21 xmm0 [619])
        (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -168 [0xffffffffffffff58])) [1 wa_omg+0 S4 A32])) "../src/gvcalc.f":156 127 {*movsf_internal}
     (nil))
(insn 367 366 368 12 (set (mem:SF (reg/f:DI 0 ax [618]) [1 *va_omg_487(D)+0 S4 A32])
        (reg:SF 21 xmm0 [619])) "../src/gvcalc.f":156 127 {*movsf_internal}
     (nil))
(insn 368 367 369 12 (set (reg:SF 21 xmm0 [620])
        (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -116 [0xffffffffffffff8c])) [1 ut+0 S4 A32])) "../src/gvcalc.f":158 127 {*movsf_internal}
     (nil))
(insn 369 368 370 12 (set (reg:SF 21 xmm0 [orig:181 _95 ] [181])
        (minus:SF (reg:SF 21 xmm0 [620])
            (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -172 [0xffffffffffffff54])) [1 wt+0 S4 A32]))) "../src/gvcalc.f":158 805 {*fop_sf_1}
     (nil))
(insn 370 369 371 12 (set (reg/f:DI 0 ax [621])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int 152 [0x98])) [10 vt+0 S8 A64])) "../src/gvcalc.f":158 81 {*movdi_internal}
     (nil))
(insn 371 370 372 12 (set (mem:SF (reg/f:DI 0 ax [621]) [1 *vt_489(D)+0 S4 A32])
        (reg:SF 21 xmm0 [orig:181 _95 ] [181])) "../src/gvcalc.f":158 127 {*movsf_internal}
     (nil))
(insn 372 371 1245 12 (set (reg:SF 22 xmm1 [623])
        (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -176 [0xffffffffffffff50])) [1 wt_psi+0 S4 A32])) "../src/gvcalc.f":159 127 {*movsf_internal}
     (nil))
(insn 1245 372 1246 12 (set (reg:V4SF 21 xmm0 [624])
        (vec_merge:V4SF (vec_duplicate:V4SF (mem/u/c:SF (symbol_ref/u:DI ("*lC4") [flags 0x2]) [1  S4 A128]))
            (const_vector:V4SF [
                    (const_double:SF 0.0 [0x0.0p+0])
                    (const_double:SF 0.0 [0x0.0p+0])
                    (const_double:SF 0.0 [0x0.0p+0])
                    (const_double:SF 0.0 [0x0.0p+0])
                ])
            (const_int 1 [0x1]))) "../src/gvcalc.f":159 2453 {vec_setv4sf_0}
     (expr_list:REG_EQUAL (const_vector:V4SF [
                (const_double:SF -0.0 [-0x0.0p+0])
                (const_double:SF 0.0 [0x0.0p+0])
                (const_double:SF 0.0 [0x0.0p+0])
                (const_double:SF 0.0 [0x0.0p+0])
            ])
        (nil)))
(insn 1246 1245 375 12 (set (reg:V4SF 21 xmm0 [622])
        (xor:V4SF (reg:V4SF 21 xmm0 [624])
            (reg:V4SF 22 xmm1 [623]))) "../src/gvcalc.f":159 1753 {*xorv4sf3}
     (nil))
(insn 375 1246 376 12 (set (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -92 [0xffffffffffffffa4])) [1 vt_psi+0 S4 A32])
        (reg:SF 21 xmm0 [622])) "../src/gvcalc.f":159 127 {*movsf_internal}
     (nil))
(insn 376 375 1247 12 (set (reg:SF 22 xmm1 [625])
        (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -180 [0xffffffffffffff4c])) [1 wt_vel+0 S4 A32])) "../src/gvcalc.f":160 127 {*movsf_internal}
     (nil))
(insn 1247 376 1248 12 (set (reg:V4SF 21 xmm0 [626])
        (vec_merge:V4SF (vec_duplicate:V4SF (mem/u/c:SF (symbol_ref/u:DI ("*lC4") [flags 0x2]) [1  S4 A128]))
            (const_vector:V4SF [
                    (const_double:SF 0.0 [0x0.0p+0])
                    (const_double:SF 0.0 [0x0.0p+0])
                    (const_double:SF 0.0 [0x0.0p+0])
                    (const_double:SF 0.0 [0x0.0p+0])
                ])
            (const_int 1 [0x1]))) "../src/gvcalc.f":160 2453 {vec_setv4sf_0}
     (expr_list:REG_EQUAL (const_vector:V4SF [
                (const_double:SF -0.0 [-0x0.0p+0])
                (const_double:SF 0.0 [0x0.0p+0])
                (const_double:SF 0.0 [0x0.0p+0])
                (const_double:SF 0.0 [0x0.0p+0])
            ])
        (nil)))
(insn 1248 1247 379 12 (set (reg:V4SF 21 xmm0 [orig:182 _96 ] [182])
        (xor:V4SF (reg:V4SF 21 xmm0 [626])
            (reg:V4SF 22 xmm1 [625]))) "../src/gvcalc.f":160 1753 {*xorv4sf3}
     (nil))
(insn 379 1248 380 12 (set (reg/f:DI 0 ax [627])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int 160 [0xa0])) [10 vt_vel+0 S8 A64])) "../src/gvcalc.f":160 81 {*movdi_internal}
     (nil))
(insn 380 379 381 12 (set (mem:SF (reg/f:DI 0 ax [627]) [1 *vt_vel_492(D)+0 S4 A32])
        (reg:SF 21 xmm0 [orig:182 _96 ] [182])) "../src/gvcalc.f":160 127 {*movsf_internal}
     (nil))
(insn 381 380 382 12 (set (reg:SF 21 xmm0 [628])
        (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -120 [0xffffffffffffff88])) [1 ut_omg+0 S4 A32])) "../src/gvcalc.f":161 127 {*movsf_internal}
     (nil))
(insn 382 381 383 12 (set (reg:SF 21 xmm0 [orig:183 _97 ] [183])
        (minus:SF (reg:SF 21 xmm0 [628])
            (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -184 [0xffffffffffffff48])) [1 wt_omg+0 S4 A32]))) "../src/gvcalc.f":161 805 {*fop_sf_1}
     (nil))
(insn 383 382 384 12 (set (reg/f:DI 0 ax [629])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int 168 [0xa8])) [10 vt_omg+0 S8 A64])) "../src/gvcalc.f":161 81 {*movdi_internal}
     (nil))
(insn 384 383 385 12 (set (mem:SF (reg/f:DI 0 ax [629]) [1 *vt_omg_494(D)+0 S4 A32])
        (reg:SF 21 xmm0 [orig:183 _97 ] [183])) "../src/gvcalc.f":161 127 {*movsf_internal}
     (nil))
(insn 385 384 386 12 (set (reg/f:DI 0 ax [630])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -848 [0xfffffffffffffcb0])) [10 blds+0 S8 A64])) "../src/gvcalc.f":164 81 {*movdi_internal}
     (nil))
(insn 386 385 387 12 (set (reg:SF 22 xmm1 [orig:184 _98 ] [184])
        (mem:SF (reg/f:DI 0 ax [630]) [1 *blds_449(D)+0 S4 A32])) "../src/gvcalc.f":164 127 {*movsf_internal}
     (nil))
(insn 387 386 388 12 (set (reg:SF 21 xmm0 [632])
        (mem/u/c:SF (symbol_ref/u:DI ("*lC7") [flags 0x2]) [1  S4 A32])) "../src/gvcalc.f":164 127 {*movsf_internal}
     (expr_list:REG_EQUAL (const_double:SF 4.0e+0 [0x0.8p+3])
        (nil)))
(insn 388 387 389 12 (set (reg:SF 21 xmm0 [631])
        (div:SF (reg:SF 21 xmm0 [632])
            (reg:SF 22 xmm1 [orig:184 _98 ] [184]))) "../src/gvcalc.f":164 805 {*fop_sf_1}
     (nil))
(insn 389 388 390 12 (set (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -224 [0xffffffffffffff20])) [1 qbi+0 S4 A32])
        (reg:SF 21 xmm0 [631])) "../src/gvcalc.f":164 127 {*movsf_internal}
     (nil))
(insn 390 389 391 12 (set (reg/f:DI 0 ax [633])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -840 [0xfffffffffffffcb8])) [10 r+0 S8 A64])) "../src/gvcalc.f":165 81 {*movdi_internal}
     (nil))
(insn 391 390 392 12 (set (reg:SF 22 xmm1 [orig:185 _99 ] [185])
        (mem:SF (reg/f:DI 0 ax [633]) [1 *r_402(D)+0 S4 A32])) "../src/gvcalc.f":165 127 {*movsf_internal}
     (nil))
(insn 392 391 393 12 (set (reg:SF 21 xmm0 [orig:186 pi.7_100 ] [186])
        (mem/c:SF (symbol_ref:DI ("pi.3572") [flags 0x1c02]  <var_decl 0x1427ec000 pi>) [1 pi+0 S4 A32])) "../src/gvcalc.f":165 127 {*movsf_internal}
     (nil))
(insn 393 392 1136 12 (set (reg:SF 21 xmm0 [orig:187 _101 ] [187])
        (mult:SF (reg:SF 21 xmm0 [orig:186 pi.7_100 ] [186])
            (reg:SF 22 xmm1 [orig:185 _99 ] [185]))) "../src/gvcalc.f":165 802 {*fop_sf_comm}
     (nil))
(insn 1136 393 395 12 (set (reg:SF 22 xmm1 [orig:457 _497 ] [457])
        (reg:SF 21 xmm0 [orig:457 _497 ] [457])) "../src/gvcalc.f":165 127 {*movsf_internal}
     (nil))
(insn 395 1136 396 12 (set (reg:SF 22 xmm1 [orig:457 _497 ] [457])
        (mult:SF (reg:SF 22 xmm1 [orig:457 _497 ] [457])
            (reg:SF 21 xmm0 [orig:457 _497 ] [457]))) "../src/gvcalc.f":165 802 {*fop_sf_comm}
     (nil))
(insn 396 395 397 12 (set (reg/f:DI 0 ax [634])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -856 [0xfffffffffffffca8])) [10 rad+0 S8 A64])) "../src/gvcalc.f":165 81 {*movdi_internal}
     (nil))
(insn 397 396 398 12 (set (reg:SF 21 xmm0 [orig:188 _102 ] [188])
        (mem:SF (reg/f:DI 0 ax [634]) [1 *rad_444(D)+0 S4 A32])) "../src/gvcalc.f":165 127 {*movsf_internal}
     (nil))
(insn 398 397 399 12 (set (reg:SF 21 xmm0 [orig:189 _103 ] [189])
        (mult:SF (reg:SF 21 xmm0 [orig:188 _102 ] [188])
            (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -224 [0xffffffffffffff20])) [1 qbi+0 S4 A32]))) "../src/gvcalc.f":165 802 {*fop_sf_comm}
     (nil))
(insn 399 398 401 12 (set (reg:SF 21 xmm0 [orig:190 _104 ] [190])
        (mult:SF (reg:SF 21 xmm0 [orig:189 _103 ] [189])
            (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -4 [0xfffffffffffffffc])) [1 adw+0 S4 A32]))) "../src/gvcalc.f":165 802 {*fop_sf_comm}
     (nil))
(insn 401 399 402 12 (set (reg:SF 21 xmm0 [orig:460 _500 ] [460])
        (mult:SF (reg:SF 21 xmm0 [orig:459 _499 ] [459])
            (reg:SF 21 xmm0 [orig:459 _499 ] [459]))) "../src/gvcalc.f":165 802 {*fop_sf_comm}
     (nil))
(insn 402 401 403 12 (set (reg:SF 21 xmm0 [orig:191 _105 ] [191])
        (plus:SF (reg:SF 21 xmm0 [orig:460 _500 ] [460])
            (reg:SF 22 xmm1 [orig:458 _498 ] [458]))) "../src/gvcalc.f":165 802 {*fop_sf_comm}
     (nil))
(insn 403 402 404 12 (set (reg:SF 21 xmm0 [635])
        (sqrt:SF (reg:SF 21 xmm0 [orig:191 _105 ] [191]))) "../src/gvcalc.f":165 836 {*sqrtsf2_sse}
     (nil))
(insn 404 403 405 12 (set (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -228 [0xffffffffffffff1c])) [1 pir+0 S4 A32])
        (reg:SF 21 xmm0 [635])) "../src/gvcalc.f":165 127 {*movsf_internal}
     (nil))
(insn 405 404 406 12 (set (reg/f:DI 0 ax [636])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -856 [0xfffffffffffffca8])) [10 rad+0 S8 A64])) "../src/gvcalc.f":166 81 {*movdi_internal}
     (nil))
(insn 406 405 407 12 (set (reg:SF 21 xmm0 [orig:192 _106 ] [192])
        (mem:SF (reg/f:DI 0 ax [636]) [1 *rad_444(D)+0 S4 A32])) "../src/gvcalc.f":166 127 {*movsf_internal}
     (nil))
(insn 407 406 409 12 (set (reg:SF 21 xmm0 [orig:193 _107 ] [193])
        (mult:SF (reg:SF 21 xmm0 [orig:192 _106 ] [192])
            (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -224 [0xffffffffffffff20])) [1 qbi+0 S4 A32]))) "../src/gvcalc.f":166 802 {*fop_sf_comm}
     (nil))
(insn 409 407 410 12 (set (reg:SF 21 xmm0 [orig:462 _503 ] [462])
        (mult:SF (reg:SF 21 xmm0 [orig:461 _502 ] [461])
            (reg:SF 21 xmm0 [orig:461 _502 ] [461]))) "../src/gvcalc.f":166 802 {*fop_sf_comm}
     (nil))
(insn 410 409 411 12 (set (reg:SF 21 xmm0 [orig:194 _108 ] [194])
        (mult:SF (reg:SF 21 xmm0 [orig:462 _503 ] [462])
            (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -4 [0xfffffffffffffffc])) [1 adw+0 S4 A32]))) "../src/gvcalc.f":166 802 {*fop_sf_comm}
     (nil))
(insn 411 410 412 12 (set (reg:SF 21 xmm0 [637])
        (div:SF (reg:SF 21 xmm0 [orig:194 _108 ] [194])
            (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -228 [0xffffffffffffff1c])) [1 pir+0 S4 A32]))) "../src/gvcalc.f":166 805 {*fop_sf_1}
     (nil))
(insn 412 411 413 12 (set (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -232 [0xffffffffffffff18])) [1 pir_adw+0 S4 A32])
        (reg:SF 21 xmm0 [637])) "../src/gvcalc.f":166 127 {*movsf_internal}
     (nil))
(insn 413 412 414 12 (set (reg:SF 21 xmm0 [639])
        (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -232 [0xffffffffffffff18])) [1 pir_adw+0 S4 A32])) "../src/gvcalc.f":167 127 {*movsf_internal}
     (nil))
(insn 414 413 415 12 (set (reg:SF 21 xmm0 [638])
        (mult:SF (reg:SF 21 xmm0 [639])
            (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -12 [0xfffffffffffffff4])) [1 adw_psi+0 S4 A32]))) "../src/gvcalc.f":167 802 {*fop_sf_comm}
     (nil))
(insn 415 414 416 12 (set (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -236 [0xffffffffffffff14])) [1 pir_psi+0 S4 A32])
        (reg:SF 21 xmm0 [638])) "../src/gvcalc.f":167 127 {*movsf_internal}
     (nil))
(insn 416 415 417 12 (set (reg:SF 21 xmm0 [641])
        (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -232 [0xffffffffffffff18])) [1 pir_adw+0 S4 A32])) "../src/gvcalc.f":168 127 {*movsf_internal}
     (nil))
(insn 417 416 418 12 (set (reg:SF 21 xmm0 [640])
        (mult:SF (reg:SF 21 xmm0 [641])
            (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -16 [0xfffffffffffffff0])) [1 adw_vel+0 S4 A32]))) "../src/gvcalc.f":168 802 {*fop_sf_comm}
     (nil))
(insn 418 417 419 12 (set (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -240 [0xffffffffffffff10])) [1 pir_vel+0 S4 A32])
        (reg:SF 21 xmm0 [640])) "../src/gvcalc.f":168 127 {*movsf_internal}
     (nil))
(insn 419 418 420 12 (set (reg:SF 21 xmm0 [643])
        (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -232 [0xffffffffffffff18])) [1 pir_adw+0 S4 A32])) "../src/gvcalc.f":169 127 {*movsf_internal}
     (nil))
(insn 420 419 421 12 (set (reg:SF 21 xmm0 [642])
        (mult:SF (reg:SF 21 xmm0 [643])
            (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -8 [0xfffffffffffffff8])) [1 adw_omg+0 S4 A32]))) "../src/gvcalc.f":169 802 {*fop_sf_comm}
     (nil))
(insn 421 420 422 12 (set (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -244 [0xffffffffffffff0c])) [1 pir_omg+0 S4 A32])
        (reg:SF 21 xmm0 [642])) "../src/gvcalc.f":169 127 {*movsf_internal}
     (nil))
(insn 422 421 423 12 (set (reg:SF 21 xmm0 [644])
        (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -224 [0xffffffffffffff20])) [1 qbi+0 S4 A32])) "../src/gvcalc.f":171 127 {*movsf_internal}
     (nil))
(insn 423 422 424 12 (set (reg:SF 21 xmm0 [orig:195 _109 ] [195])
        (mult:SF (reg:SF 21 xmm0 [644])
            (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -24 [0xffffffffffffffe8])) [1 f+0 S4 A32]))) "../src/gvcalc.f":171 802 {*fop_sf_comm}
     (nil))
(insn 424 423 425 12 (set (reg/f:DI 0 ax [645])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int 152 [0x98])) [10 vt+0 S8 A64])) "../src/gvcalc.f":171 81 {*movdi_internal}
     (nil))
(insn 425 424 426 12 (set (reg:SF 22 xmm1 [orig:196 _110 ] [196])
        (mem:SF (reg/f:DI 0 ax [645]) [1 *vt_489(D)+0 S4 A32])) "../src/gvcalc.f":171 127 {*movsf_internal}
     (nil))
(insn 426 425 427 12 (set (reg:SF 21 xmm0 [orig:197 _111 ] [197])
        (mult:SF (reg:SF 21 xmm0 [orig:195 _109 ] [195])
            (reg:SF 22 xmm1 [orig:196 _110 ] [196]))) "../src/gvcalc.f":171 802 {*fop_sf_comm}
     (nil))
(insn 427 426 428 12 (set (reg:SF 21 xmm0 [orig:198 _112 ] [198])
        (mult:SF (reg:SF 21 xmm0 [orig:197 _111 ] [197])
            (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -228 [0xffffffffffffff1c])) [1 pir+0 S4 A32]))) "../src/gvcalc.f":171 802 {*fop_sf_comm}
     (nil))
(insn 428 427 429 12 (set (reg/f:DI 0 ax [646])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int 72 [0x48])) [10 gam+0 S8 A64])) "../src/gvcalc.f":171 81 {*movdi_internal}
     (nil))
(insn 429 428 430 12 (set (mem:SF (reg/f:DI 0 ax [646]) [1 *gam_508(D)+0 S4 A32])
        (reg:SF 21 xmm0 [orig:198 _112 ] [198])) "../src/gvcalc.f":171 127 {*movsf_internal}
     (nil))
(insn 430 429 1138 12 (set (reg:SF 21 xmm0 [647])
        (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -24 [0xffffffffffffffe8])) [1 f+0 S4 A32])) "../src/gvcalc.f":172 127 {*movsf_internal}
     (nil))
(insn 1138 430 431 12 (set (reg:SF 22 xmm1 [647])
        (reg:SF 21 xmm0 [647])) "../src/gvcalc.f":172 127 {*movsf_internal}
     (nil))
(insn 431 1138 432 12 (set (reg:SF 22 xmm1 [647])
        (mult:SF (reg:SF 22 xmm1 [647])
            (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -92 [0xffffffffffffffa4])) [1 vt_psi+0 S4 A32]))) "../src/gvcalc.f":172 802 {*fop_sf_comm}
     (nil))
(insn 432 431 433 12 (set (reg/f:DI 0 ax [648])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int 152 [0x98])) [10 vt+0 S8 A64])) "../src/gvcalc.f":172 81 {*movdi_internal}
     (nil))
(insn 433 432 434 12 (set (reg:SF 21 xmm0 [orig:200 _114 ] [200])
        (mem:SF (reg/f:DI 0 ax [648]) [1 *vt_489(D)+0 S4 A32])) "../src/gvcalc.f":172 127 {*movsf_internal}
     (nil))
(insn 434 433 435 12 (set (reg:SF 21 xmm0 [orig:201 _115 ] [201])
        (mult:SF (reg:SF 21 xmm0 [orig:200 _114 ] [200])
            (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -32 [0xffffffffffffffe0])) [1 f_psi+0 S4 A32]))) "../src/gvcalc.f":172 802 {*fop_sf_comm}
     (nil))
(insn 435 434 437 12 (set (reg:SF 21 xmm0 [orig:202 _116 ] [202])
        (plus:SF (reg:SF 21 xmm0 [orig:201 _115 ] [201])
            (reg:SF 22 xmm1 [orig:199 _113 ] [199]))) "../src/gvcalc.f":172 802 {*fop_sf_comm}
     (nil))
(insn 437 435 1140 12 (set (reg:SF 21 xmm0 [orig:204 _118 ] [204])
        (mult:SF (reg:SF 21 xmm0 [orig:203 _117 ] [203])
            (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -224 [0xffffffffffffff20])) [1 qbi+0 S4 A32]))) "../src/gvcalc.f":172 802 {*fop_sf_comm}
     (nil))
(insn 1140 437 438 12 (set (reg:SF 22 xmm1 [orig:204 _118 ] [204])
        (reg:SF 21 xmm0 [orig:204 _118 ] [204])) "../src/gvcalc.f":172 127 {*movsf_internal}
     (nil))
(insn 438 1140 439 12 (set (reg:SF 22 xmm1 [orig:204 _118 ] [204])
        (mult:SF (reg:SF 22 xmm1 [orig:204 _118 ] [204])
            (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -228 [0xffffffffffffff1c])) [1 pir+0 S4 A32]))) "../src/gvcalc.f":172 802 {*fop_sf_comm}
     (nil))
(insn 439 438 440 12 (set (reg:SF 21 xmm0 [649])
        (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -224 [0xffffffffffffff20])) [1 qbi+0 S4 A32])) "../src/gvcalc.f":172 127 {*movsf_internal}
     (nil))
(insn 440 439 441 12 (set (reg:SF 21 xmm0 [orig:206 _120 ] [206])
        (mult:SF (reg:SF 21 xmm0 [649])
            (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -24 [0xffffffffffffffe8])) [1 f+0 S4 A32]))) "../src/gvcalc.f":172 802 {*fop_sf_comm}
     (nil))
(insn 441 440 442 12 (set (reg/f:DI 0 ax [650])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int 152 [0x98])) [10 vt+0 S8 A64])) "../src/gvcalc.f":172 81 {*movdi_internal}
     (nil))
(insn 442 441 443 12 (set (reg:SF 23 xmm2 [orig:207 _121 ] [207])
        (mem:SF (reg/f:DI 0 ax [650]) [1 *vt_489(D)+0 S4 A32])) "../src/gvcalc.f":172 127 {*movsf_internal}
     (nil))
(insn 443 442 444 12 (set (reg:SF 21 xmm0 [orig:208 _122 ] [208])
        (mult:SF (reg:SF 21 xmm0 [orig:206 _120 ] [206])
            (reg:SF 23 xmm2 [orig:207 _121 ] [207]))) "../src/gvcalc.f":172 802 {*fop_sf_comm}
     (nil))
(insn 444 443 445 12 (set (reg:SF 21 xmm0 [orig:209 _123 ] [209])
        (mult:SF (reg:SF 21 xmm0 [orig:208 _122 ] [208])
            (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -236 [0xffffffffffffff14])) [1 pir_psi+0 S4 A32]))) "../src/gvcalc.f":172 802 {*fop_sf_comm}
     (nil))
(insn 445 444 446 12 (set (reg:SF 21 xmm0 [651])
        (plus:SF (reg:SF 21 xmm0 [orig:209 _123 ] [209])
            (reg:SF 22 xmm1 [orig:205 _119 ] [205]))) "../src/gvcalc.f":172 802 {*fop_sf_comm}
     (nil))
(insn 446 445 447 12 (set (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -40 [0xffffffffffffffd8])) [1 gam_psi+0 S4 A32])
        (reg:SF 21 xmm0 [651])) "../src/gvcalc.f":172 127 {*movsf_internal}
     (nil))
(insn 447 446 448 12 (set (reg/f:DI 0 ax [652])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int 160 [0xa0])) [10 vt_vel+0 S8 A64])) "../src/gvcalc.f":173 81 {*movdi_internal}
     (nil))
(insn 448 447 1142 12 (set (reg:SF 21 xmm0 [orig:210 _124 ] [210])
        (mem:SF (reg/f:DI 0 ax [652]) [1 *vt_vel_492(D)+0 S4 A32])) "../src/gvcalc.f":173 127 {*movsf_internal}
     (nil))
(insn 1142 448 449 12 (set (reg:SF 22 xmm1 [orig:210 _124 ] [210])
        (reg:SF 21 xmm0 [orig:210 _124 ] [210])) "../src/gvcalc.f":173 127 {*movsf_internal}
     (nil))
(insn 449 1142 450 12 (set (reg:SF 22 xmm1 [orig:210 _124 ] [210])
        (mult:SF (reg:SF 22 xmm1 [orig:210 _124 ] [210])
            (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -24 [0xffffffffffffffe8])) [1 f+0 S4 A32]))) "../src/gvcalc.f":173 802 {*fop_sf_comm}
     (nil))
(insn 450 449 451 12 (set (reg/f:DI 0 ax [653])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int 152 [0x98])) [10 vt+0 S8 A64])) "../src/gvcalc.f":173 81 {*movdi_internal}
     (nil))
(insn 451 450 452 12 (set (reg:SF 21 xmm0 [orig:212 _126 ] [212])
        (mem:SF (reg/f:DI 0 ax [653]) [1 *vt_489(D)+0 S4 A32])) "../src/gvcalc.f":173 127 {*movsf_internal}
     (nil))
(insn 452 451 453 12 (set (reg:SF 21 xmm0 [orig:213 _127 ] [213])
        (mult:SF (reg:SF 21 xmm0 [orig:212 _126 ] [212])
            (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -36 [0xffffffffffffffdc])) [1 f_vel+0 S4 A32]))) "../src/gvcalc.f":173 802 {*fop_sf_comm}
     (nil))
(insn 453 452 455 12 (set (reg:SF 21 xmm0 [orig:214 _128 ] [214])
        (plus:SF (reg:SF 21 xmm0 [orig:213 _127 ] [213])
            (reg:SF 22 xmm1 [orig:211 _125 ] [211]))) "../src/gvcalc.f":173 802 {*fop_sf_comm}
     (nil))
(insn 455 453 1144 12 (set (reg:SF 21 xmm0 [orig:216 _130 ] [216])
        (mult:SF (reg:SF 21 xmm0 [orig:215 _129 ] [215])
            (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -224 [0xffffffffffffff20])) [1 qbi+0 S4 A32]))) "../src/gvcalc.f":173 802 {*fop_sf_comm}
     (nil))
(insn 1144 455 456 12 (set (reg:SF 22 xmm1 [orig:216 _130 ] [216])
        (reg:SF 21 xmm0 [orig:216 _130 ] [216])) "../src/gvcalc.f":173 127 {*movsf_internal}
     (nil))
(insn 456 1144 457 12 (set (reg:SF 22 xmm1 [orig:216 _130 ] [216])
        (mult:SF (reg:SF 22 xmm1 [orig:216 _130 ] [216])
            (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -228 [0xffffffffffffff1c])) [1 pir+0 S4 A32]))) "../src/gvcalc.f":173 802 {*fop_sf_comm}
     (nil))
(insn 457 456 458 12 (set (reg:SF 21 xmm0 [654])
        (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -224 [0xffffffffffffff20])) [1 qbi+0 S4 A32])) "../src/gvcalc.f":173 127 {*movsf_internal}
     (nil))
(insn 458 457 459 12 (set (reg:SF 21 xmm0 [orig:218 _132 ] [218])
        (mult:SF (reg:SF 21 xmm0 [654])
            (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -24 [0xffffffffffffffe8])) [1 f+0 S4 A32]))) "../src/gvcalc.f":173 802 {*fop_sf_comm}
     (nil))
(insn 459 458 460 12 (set (reg/f:DI 0 ax [655])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int 152 [0x98])) [10 vt+0 S8 A64])) "../src/gvcalc.f":173 81 {*movdi_internal}
     (nil))
(insn 460 459 461 12 (set (reg:SF 23 xmm2 [orig:219 _133 ] [219])
        (mem:SF (reg/f:DI 0 ax [655]) [1 *vt_489(D)+0 S4 A32])) "../src/gvcalc.f":173 127 {*movsf_internal}
     (nil))
(insn 461 460 462 12 (set (reg:SF 21 xmm0 [orig:220 _134 ] [220])
        (mult:SF (reg:SF 21 xmm0 [orig:218 _132 ] [218])
            (reg:SF 23 xmm2 [orig:219 _133 ] [219]))) "../src/gvcalc.f":173 802 {*fop_sf_comm}
     (nil))
(insn 462 461 463 12 (set (reg:SF 21 xmm0 [orig:221 _135 ] [221])
        (mult:SF (reg:SF 21 xmm0 [orig:220 _134 ] [220])
            (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -240 [0xffffffffffffff10])) [1 pir_vel+0 S4 A32]))) "../src/gvcalc.f":173 802 {*fop_sf_comm}
     (nil))
(insn 463 462 464 12 (set (reg:SF 21 xmm0 [orig:222 _136 ] [222])
        (plus:SF (reg:SF 21 xmm0 [orig:221 _135 ] [221])
            (reg:SF 22 xmm1 [orig:217 _131 ] [217]))) "../src/gvcalc.f":173 802 {*fop_sf_comm}
     (nil))
(insn 464 463 465 12 (set (reg/f:DI 0 ax [656])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int 80 [0x50])) [10 gam_vel+0 S8 A64])) "../src/gvcalc.f":173 81 {*movdi_internal}
     (nil))
(insn 465 464 466 12 (set (mem:SF (reg/f:DI 0 ax [656]) [1 *gam_vel_511(D)+0 S4 A32])
        (reg:SF 21 xmm0 [orig:222 _136 ] [222])) "../src/gvcalc.f":173 127 {*movsf_internal}
     (nil))
(insn 466 465 467 12 (set (reg/f:DI 0 ax [657])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int 168 [0xa8])) [10 vt_omg+0 S8 A64])) "../src/gvcalc.f":174 81 {*movdi_internal}
     (nil))
(insn 467 466 1146 12 (set (reg:SF 21 xmm0 [orig:223 _137 ] [223])
        (mem:SF (reg/f:DI 0 ax [657]) [1 *vt_omg_494(D)+0 S4 A32])) "../src/gvcalc.f":174 127 {*movsf_internal}
     (nil))
(insn 1146 467 468 12 (set (reg:SF 22 xmm1 [orig:223 _137 ] [223])
        (reg:SF 21 xmm0 [orig:223 _137 ] [223])) "../src/gvcalc.f":174 127 {*movsf_internal}
     (nil))
(insn 468 1146 469 12 (set (reg:SF 22 xmm1 [orig:223 _137 ] [223])
        (mult:SF (reg:SF 22 xmm1 [orig:223 _137 ] [223])
            (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -24 [0xffffffffffffffe8])) [1 f+0 S4 A32]))) "../src/gvcalc.f":174 802 {*fop_sf_comm}
     (nil))
(insn 469 468 470 12 (set (reg/f:DI 0 ax [658])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int 152 [0x98])) [10 vt+0 S8 A64])) "../src/gvcalc.f":174 81 {*movdi_internal}
     (nil))
(insn 470 469 471 12 (set (reg:SF 21 xmm0 [orig:225 _139 ] [225])
        (mem:SF (reg/f:DI 0 ax [658]) [1 *vt_489(D)+0 S4 A32])) "../src/gvcalc.f":174 127 {*movsf_internal}
     (nil))
(insn 471 470 472 12 (set (reg:SF 21 xmm0 [orig:226 _140 ] [226])
        (mult:SF (reg:SF 21 xmm0 [orig:225 _139 ] [225])
            (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -28 [0xffffffffffffffe4])) [1 f_omg+0 S4 A32]))) "../src/gvcalc.f":174 802 {*fop_sf_comm}
     (nil))
(insn 472 471 474 12 (set (reg:SF 21 xmm0 [orig:227 _141 ] [227])
        (plus:SF (reg:SF 21 xmm0 [orig:226 _140 ] [226])
            (reg:SF 22 xmm1 [orig:224 _138 ] [224]))) "../src/gvcalc.f":174 802 {*fop_sf_comm}
     (nil))
(insn 474 472 1148 12 (set (reg:SF 21 xmm0 [orig:229 _143 ] [229])
        (mult:SF (reg:SF 21 xmm0 [orig:228 _142 ] [228])
            (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -224 [0xffffffffffffff20])) [1 qbi+0 S4 A32]))) "../src/gvcalc.f":174 802 {*fop_sf_comm}
     (nil))
(insn 1148 474 475 12 (set (reg:SF 22 xmm1 [orig:229 _143 ] [229])
        (reg:SF 21 xmm0 [orig:229 _143 ] [229])) "../src/gvcalc.f":174 127 {*movsf_internal}
     (nil))
(insn 475 1148 476 12 (set (reg:SF 22 xmm1 [orig:229 _143 ] [229])
        (mult:SF (reg:SF 22 xmm1 [orig:229 _143 ] [229])
            (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -228 [0xffffffffffffff1c])) [1 pir+0 S4 A32]))) "../src/gvcalc.f":174 802 {*fop_sf_comm}
     (nil))
(insn 476 475 477 12 (set (reg:SF 21 xmm0 [659])
        (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -224 [0xffffffffffffff20])) [1 qbi+0 S4 A32])) "../src/gvcalc.f":174 127 {*movsf_internal}
     (nil))
(insn 477 476 478 12 (set (reg:SF 21 xmm0 [orig:231 _145 ] [231])
        (mult:SF (reg:SF 21 xmm0 [659])
            (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -24 [0xffffffffffffffe8])) [1 f+0 S4 A32]))) "../src/gvcalc.f":174 802 {*fop_sf_comm}
     (nil))
(insn 478 477 479 12 (set (reg/f:DI 0 ax [660])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int 152 [0x98])) [10 vt+0 S8 A64])) "../src/gvcalc.f":174 81 {*movdi_internal}
     (nil))
(insn 479 478 480 12 (set (reg:SF 23 xmm2 [orig:232 _146 ] [232])
        (mem:SF (reg/f:DI 0 ax [660]) [1 *vt_489(D)+0 S4 A32])) "../src/gvcalc.f":174 127 {*movsf_internal}
     (nil))
(insn 480 479 481 12 (set (reg:SF 21 xmm0 [orig:233 _147 ] [233])
        (mult:SF (reg:SF 21 xmm0 [orig:231 _145 ] [231])
            (reg:SF 23 xmm2 [orig:232 _146 ] [232]))) "../src/gvcalc.f":174 802 {*fop_sf_comm}
     (nil))
(insn 481 480 482 12 (set (reg:SF 21 xmm0 [orig:234 _148 ] [234])
        (mult:SF (reg:SF 21 xmm0 [orig:233 _147 ] [233])
            (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -244 [0xffffffffffffff0c])) [1 pir_omg+0 S4 A32]))) "../src/gvcalc.f":174 802 {*fop_sf_comm}
     (nil))
(insn 482 481 483 12 (set (reg:SF 21 xmm0 [orig:235 _149 ] [235])
        (plus:SF (reg:SF 21 xmm0 [orig:234 _148 ] [234])
            (reg:SF 22 xmm1 [orig:230 _144 ] [230]))) "../src/gvcalc.f":174 802 {*fop_sf_comm}
     (nil))
(insn 483 482 484 12 (set (reg/f:DI 0 ax [661])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int 88 [0x58])) [10 gam_omg+0 S8 A64])) "../src/gvcalc.f":174 81 {*movdi_internal}
     (nil))
(insn 484 483 485 12 (set (mem:SF (reg/f:DI 0 ax [661]) [1 *gam_omg_513(D)+0 S4 A32])
        (reg:SF 21 xmm0 [orig:235 _149 ] [235])) "../src/gvcalc.f":174 127 {*movsf_internal}
     (nil))
(insn 485 484 1150 12 (set (reg:SF 21 xmm0 [orig:463 _515 ] [463])
        (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -156 [0xffffffffffffff64])) [1 wa+0 S4 A32])) "../src/gvcalc.f":177 127 {*movsf_internal}
     (nil))
(insn 1150 485 486 12 (set (reg:SF 22 xmm1 [orig:463 _515 ] [463])
        (reg:SF 21 xmm0 [orig:463 _515 ] [463])) "../src/gvcalc.f":177 127 {*movsf_internal}
     (nil))
(insn 486 1150 487 12 (set (reg:SF 22 xmm1 [orig:463 _515 ] [463])
        (mult:SF (reg:SF 22 xmm1 [orig:463 _515 ] [463])
            (reg:SF 21 xmm0 [orig:463 _515 ] [463]))) "../src/gvcalc.f":177 802 {*fop_sf_comm}
     (nil))
(insn 487 486 488 12 (set (reg:SF 21 xmm0 [orig:465 _517 ] [465])
        (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -172 [0xffffffffffffff54])) [1 wt+0 S4 A32])) "../src/gvcalc.f":177 127 {*movsf_internal}
     (nil))
(insn 488 487 489 12 (set (reg:SF 21 xmm0 [orig:466 _518 ] [466])
        (mult:SF (reg:SF 21 xmm0 [orig:465 _517 ] [465])
            (reg:SF 21 xmm0 [orig:465 _517 ] [465]))) "../src/gvcalc.f":177 802 {*fop_sf_comm}
     (nil))
(insn 489 488 490 12 (set (reg:SF 21 xmm0 [662])
        (plus:SF (reg:SF 21 xmm0 [orig:466 _518 ] [466])
            (reg:SF 22 xmm1 [orig:464 _516 ] [464]))) "../src/gvcalc.f":177 802 {*fop_sf_comm}
     (nil))
(insn 490 489 491 12 (set (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -248 [0xffffffffffffff08])) [1 wsq+0 S4 A32])
        (reg:SF 21 xmm0 [662])) "../src/gvcalc.f":177 127 {*movsf_internal}
     (nil))
(insn 491 490 492 12 (set (reg:SF 21 xmm0 [663])
        (sqrt:SF (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -248 [0xffffffffffffff08])) [1 wsq+0 S4 A32]))) "../src/gvcalc.f":178 836 {*sqrtsf2_sse}
     (nil))
(insn 492 491 493 12 (set (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -252 [0xffffffffffffff04])) [1 w+0 S4 A32])
        (reg:SF 21 xmm0 [663])) "../src/gvcalc.f":178 127 {*movsf_internal}
     (nil))
(insn 493 492 1152 12 (set (reg:SF 21 xmm0 [664])
        (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -156 [0xffffffffffffff64])) [1 wa+0 S4 A32])) "../src/gvcalc.f":179 127 {*movsf_internal}
     (nil))
(insn 1152 493 494 12 (set (reg:SF 22 xmm1 [664])
        (reg:SF 21 xmm0 [664])) "../src/gvcalc.f":179 127 {*movsf_internal}
     (nil))
(insn 494 1152 495 12 (set (reg:SF 22 xmm1 [664])
        (mult:SF (reg:SF 22 xmm1 [664])
            (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -160 [0xffffffffffffff60])) [1 wa_psi+0 S4 A32]))) "../src/gvcalc.f":179 802 {*fop_sf_comm}
     (nil))
(insn 495 494 496 12 (set (reg:SF 21 xmm0 [665])
        (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -172 [0xffffffffffffff54])) [1 wt+0 S4 A32])) "../src/gvcalc.f":179 127 {*movsf_internal}
     (nil))
(insn 496 495 497 12 (set (reg:SF 21 xmm0 [orig:237 _151 ] [237])
        (mult:SF (reg:SF 21 xmm0 [665])
            (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -176 [0xffffffffffffff50])) [1 wt_psi+0 S4 A32]))) "../src/gvcalc.f":179 802 {*fop_sf_comm}
     (nil))
(insn 497 496 499 12 (set (reg:SF 21 xmm0 [orig:238 _152 ] [238])
        (plus:SF (reg:SF 21 xmm0 [orig:237 _151 ] [237])
            (reg:SF 22 xmm1 [orig:236 _150 ] [236]))) "../src/gvcalc.f":179 802 {*fop_sf_comm}
     (nil))
(insn 499 497 500 12 (set (reg:SF 21 xmm0 [666])
        (div:SF (reg:SF 21 xmm0 [orig:239 _153 ] [239])
            (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -252 [0xffffffffffffff04])) [1 w+0 S4 A32]))) "../src/gvcalc.f":179 805 {*fop_sf_1}
     (nil))
(insn 500 499 501 12 (set (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -256 [0xffffffffffffff00])) [1 w_psi+0 S4 A32])
        (reg:SF 21 xmm0 [666])) "../src/gvcalc.f":179 127 {*movsf_internal}
     (nil))
(insn 501 500 1154 12 (set (reg:SF 21 xmm0 [667])
        (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -156 [0xffffffffffffff64])) [1 wa+0 S4 A32])) "../src/gvcalc.f":180 127 {*movsf_internal}
     (nil))
(insn 1154 501 502 12 (set (reg:SF 22 xmm1 [667])
        (reg:SF 21 xmm0 [667])) "../src/gvcalc.f":180 127 {*movsf_internal}
     (nil))
(insn 502 1154 503 12 (set (reg:SF 22 xmm1 [667])
        (mult:SF (reg:SF 22 xmm1 [667])
            (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -164 [0xffffffffffffff5c])) [1 wa_vel+0 S4 A32]))) "../src/gvcalc.f":180 802 {*fop_sf_comm}
     (nil))
(insn 503 502 504 12 (set (reg:SF 21 xmm0 [668])
        (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -172 [0xffffffffffffff54])) [1 wt+0 S4 A32])) "../src/gvcalc.f":180 127 {*movsf_internal}
     (nil))
(insn 504 503 505 12 (set (reg:SF 21 xmm0 [orig:241 _155 ] [241])
        (mult:SF (reg:SF 21 xmm0 [668])
            (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -180 [0xffffffffffffff4c])) [1 wt_vel+0 S4 A32]))) "../src/gvcalc.f":180 802 {*fop_sf_comm}
     (nil))
(insn 505 504 507 12 (set (reg:SF 21 xmm0 [orig:242 _156 ] [242])
        (plus:SF (reg:SF 21 xmm0 [orig:241 _155 ] [241])
            (reg:SF 22 xmm1 [orig:240 _154 ] [240]))) "../src/gvcalc.f":180 802 {*fop_sf_comm}
     (nil))
(insn 507 505 508 12 (set (reg:SF 21 xmm0 [669])
        (div:SF (reg:SF 21 xmm0 [orig:243 _157 ] [243])
            (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -252 [0xffffffffffffff04])) [1 w+0 S4 A32]))) "../src/gvcalc.f":180 805 {*fop_sf_1}
     (nil))
(insn 508 507 509 12 (set (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -260 [0xfffffffffffffefc])) [1 w_vel+0 S4 A32])
        (reg:SF 21 xmm0 [669])) "../src/gvcalc.f":180 127 {*movsf_internal}
     (nil))
(insn 509 508 1156 12 (set (reg:SF 21 xmm0 [670])
        (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -156 [0xffffffffffffff64])) [1 wa+0 S4 A32])) "../src/gvcalc.f":181 127 {*movsf_internal}
     (nil))
(insn 1156 509 510 12 (set (reg:SF 22 xmm1 [670])
        (reg:SF 21 xmm0 [670])) "../src/gvcalc.f":181 127 {*movsf_internal}
     (nil))
(insn 510 1156 511 12 (set (reg:SF 22 xmm1 [670])
        (mult:SF (reg:SF 22 xmm1 [670])
            (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -168 [0xffffffffffffff58])) [1 wa_omg+0 S4 A32]))) "../src/gvcalc.f":181 802 {*fop_sf_comm}
     (nil))
(insn 511 510 512 12 (set (reg:SF 21 xmm0 [671])
        (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -172 [0xffffffffffffff54])) [1 wt+0 S4 A32])) "../src/gvcalc.f":181 127 {*movsf_internal}
     (nil))
(insn 512 511 513 12 (set (reg:SF 21 xmm0 [orig:245 _159 ] [245])
        (mult:SF (reg:SF 21 xmm0 [671])
            (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -184 [0xffffffffffffff48])) [1 wt_omg+0 S4 A32]))) "../src/gvcalc.f":181 802 {*fop_sf_comm}
     (nil))
(insn 513 512 515 12 (set (reg:SF 21 xmm0 [orig:246 _160 ] [246])
        (plus:SF (reg:SF 21 xmm0 [orig:245 _159 ] [245])
            (reg:SF 22 xmm1 [orig:244 _158 ] [244]))) "../src/gvcalc.f":181 802 {*fop_sf_comm}
     (nil))
(insn 515 513 516 12 (set (reg:SF 21 xmm0 [672])
        (div:SF (reg:SF 21 xmm0 [orig:247 _161 ] [247])
            (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -252 [0xffffffffffffff04])) [1 w+0 S4 A32]))) "../src/gvcalc.f":181 805 {*fop_sf_1}
     (nil))
(insn 516 515 517 12 (set (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -264 [0xfffffffffffffef8])) [1 w_omg+0 S4 A32])
        (reg:SF 21 xmm0 [672])) "../src/gvcalc.f":181 127 {*movsf_internal}
     (nil))
(insn 517 516 518 12 (set (reg/f:DI 0 ax [673])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -832 [0xfffffffffffffcc0])) [10 beta+0 S8 A64])) "../src/gvcalc.f":184 81 {*movdi_internal}
     (nil))
(insn 518 517 1158 12 (set (reg:SF 25 xmm4 [orig:248 _162 ] [248])
        (mem:SF (reg/f:DI 0 ax [673]) [1 *beta_414(D)+0 S4 A32])) "../src/gvcalc.f":184 127 {*movsf_internal}
     (nil))
(insn 1158 518 1211 12 (set (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -868 [0xfffffffffffffc9c])) [14 %sfp+-868 S4 A32])
        (reg:SF 25 xmm4 [orig:248 _162 ] [248])) "../src/gvcalc.f":184 127 {*movsf_internal}
     (nil))
(note 1211 1158 1200 12 NOTE_INSN_DELETED)
(note 1200 1211 519 12 NOTE_INSN_DELETED)
(insn 519 1200 520 12 (set (reg:SF 21 xmm0 [674])
        (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -172 [0xffffffffffffff54])) [1 wt+0 S4 A32])) "../src/gvcalc.f":184 127 {*movsf_internal}
     (nil))
(insn 520 519 521 12 (set (reg:SF 0 ax [675])
        (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -156 [0xffffffffffffff64])) [1 wa+0 S4 A32])) "../src/gvcalc.f":184 127 {*movsf_internal}
     (nil))
(insn 521 520 522 12 (set (reg:SF 22 xmm1)
        (reg:SF 21 xmm0 [674])) "../src/gvcalc.f":184 127 {*movsf_internal}
     (nil))
(insn 522 521 523 12 (set (reg:SF 21 xmm0)
        (reg:SF 0 ax [675])) "../src/gvcalc.f":184 127 {*movsf_internal}
     (nil))
(call_insn/u 523 522 1159 12 (set (reg:SF 21 xmm0)
        (call (mem:QI (symbol_ref:DI ("atan2f") [flags 0x41]  <function_decl 0x14263a400 __builtin_atan2f>) [0 __builtin_atan2f S1 A8])
            (const_int 0 [0]))) "../src/gvcalc.f":184 665 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:SF (use (reg:SF 21 xmm0))
        (expr_list:SF (use (reg:SF 22 xmm1))
            (nil))))
(insn 1159 523 525 12 (set (reg:SF 25 xmm4 [orig:248 _162 ] [248])
        (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -868 [0xfffffffffffffc9c])) [14 %sfp+-868 S4 A32])) "../src/gvcalc.f":184 127 {*movsf_internal}
     (nil))
(insn 525 1159 1160 12 (set (reg:SF 25 xmm4 [orig:248 _162 ] [248])
        (minus:SF (reg:SF 25 xmm4 [orig:248 _162 ] [248])
            (reg:SF 21 xmm0 [orig:249 _163 ] [249]))) "../src/gvcalc.f":184 805 {*fop_sf_1}
     (nil))
(insn 1160 525 526 12 (set (reg:SF 21 xmm0 [orig:250 _164 ] [250])
        (reg:SF 25 xmm4 [orig:248 _162 ] [248])) "../src/gvcalc.f":184 127 {*movsf_internal}
     (nil))
(insn 526 1160 527 12 (set (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -332 [0xfffffffffffffeb4])) [1 a+0 S4 A32])
        (reg:SF 21 xmm0 [orig:250 _164 ] [250])) "../src/gvcalc.f":184 127 {*movsf_internal}
     (nil))
(insn 527 526 528 12 (set (reg:SF 21 xmm0 [676])
        (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -156 [0xffffffffffffff64])) [1 wa+0 S4 A32])) "../src/gvcalc.f":185 127 {*movsf_internal}
     (nil))
(insn 528 527 529 12 (set (reg:SF 21 xmm0 [orig:251 _165 ] [251])
        (mult:SF (reg:SF 21 xmm0 [676])
            (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -176 [0xffffffffffffff50])) [1 wt_psi+0 S4 A32]))) "../src/gvcalc.f":185 802 {*fop_sf_comm}
     (nil))
(insn 529 528 530 12 (set (reg:SF 22 xmm1 [677])
        (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -172 [0xffffffffffffff54])) [1 wt+0 S4 A32])) "../src/gvcalc.f":185 127 {*movsf_internal}
     (nil))
(insn 530 529 531 12 (set (reg:SF 22 xmm1 [orig:252 _166 ] [252])
        (mult:SF (reg:SF 22 xmm1 [677])
            (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -160 [0xffffffffffffff60])) [1 wa_psi+0 S4 A32]))) "../src/gvcalc.f":185 802 {*fop_sf_comm}
     (nil))
(insn 531 530 533 12 (set (reg:SF 21 xmm0 [orig:253 _167 ] [253])
        (minus:SF (reg:SF 21 xmm0 [orig:251 _165 ] [251])
            (reg:SF 22 xmm1 [orig:252 _166 ] [252]))) "../src/gvcalc.f":185 805 {*fop_sf_1}
     (nil))
(insn 533 531 534 12 (set (reg:SF 21 xmm0 [678])
        (div:SF (reg:SF 21 xmm0 [orig:254 _168 ] [254])
            (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -248 [0xffffffffffffff08])) [1 wsq+0 S4 A32]))) "../src/gvcalc.f":185 805 {*fop_sf_1}
     (nil))
(insn 534 533 535 12 (set (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -268 [0xfffffffffffffef4])) [1 a_psi+0 S4 A32])
        (reg:SF 21 xmm0 [678])) "../src/gvcalc.f":185 127 {*movsf_internal}
     (nil))
(insn 535 534 536 12 (set (reg:SF 21 xmm0 [679])
        (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -156 [0xffffffffffffff64])) [1 wa+0 S4 A32])) "../src/gvcalc.f":186 127 {*movsf_internal}
     (nil))
(insn 536 535 537 12 (set (reg:SF 21 xmm0 [orig:255 _169 ] [255])
        (mult:SF (reg:SF 21 xmm0 [679])
            (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -180 [0xffffffffffffff4c])) [1 wt_vel+0 S4 A32]))) "../src/gvcalc.f":186 802 {*fop_sf_comm}
     (nil))
(insn 537 536 538 12 (set (reg:SF 22 xmm1 [680])
        (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -172 [0xffffffffffffff54])) [1 wt+0 S4 A32])) "../src/gvcalc.f":186 127 {*movsf_internal}
     (nil))
(insn 538 537 539 12 (set (reg:SF 22 xmm1 [orig:256 _170 ] [256])
        (mult:SF (reg:SF 22 xmm1 [680])
            (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -164 [0xffffffffffffff5c])) [1 wa_vel+0 S4 A32]))) "../src/gvcalc.f":186 802 {*fop_sf_comm}
     (nil))
(insn 539 538 541 12 (set (reg:SF 21 xmm0 [orig:257 _171 ] [257])
        (minus:SF (reg:SF 21 xmm0 [orig:255 _169 ] [255])
            (reg:SF 22 xmm1 [orig:256 _170 ] [256]))) "../src/gvcalc.f":186 805 {*fop_sf_1}
     (nil))
(insn 541 539 542 12 (set (reg:SF 21 xmm0 [681])
        (div:SF (reg:SF 21 xmm0 [orig:258 _172 ] [258])
            (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -248 [0xffffffffffffff08])) [1 wsq+0 S4 A32]))) "../src/gvcalc.f":186 805 {*fop_sf_1}
     (nil))
(insn 542 541 543 12 (set (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -272 [0xfffffffffffffef0])) [1 a_vel+0 S4 A32])
        (reg:SF 21 xmm0 [681])) "../src/gvcalc.f":186 127 {*movsf_internal}
     (nil))
(insn 543 542 544 12 (set (reg:SF 21 xmm0 [682])
        (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -156 [0xffffffffffffff64])) [1 wa+0 S4 A32])) "../src/gvcalc.f":187 127 {*movsf_internal}
     (nil))
(insn 544 543 545 12 (set (reg:SF 21 xmm0 [orig:259 _173 ] [259])
        (mult:SF (reg:SF 21 xmm0 [682])
            (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -184 [0xffffffffffffff48])) [1 wt_omg+0 S4 A32]))) "../src/gvcalc.f":187 802 {*fop_sf_comm}
     (nil))
(insn 545 544 546 12 (set (reg:SF 22 xmm1 [683])
        (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -172 [0xffffffffffffff54])) [1 wt+0 S4 A32])) "../src/gvcalc.f":187 127 {*movsf_internal}
     (nil))
(insn 546 545 547 12 (set (reg:SF 22 xmm1 [orig:260 _174 ] [260])
        (mult:SF (reg:SF 22 xmm1 [683])
            (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -168 [0xffffffffffffff58])) [1 wa_omg+0 S4 A32]))) "../src/gvcalc.f":187 802 {*fop_sf_comm}
     (nil))
(insn 547 546 549 12 (set (reg:SF 21 xmm0 [orig:261 _175 ] [261])
        (minus:SF (reg:SF 21 xmm0 [orig:259 _173 ] [259])
            (reg:SF 22 xmm1 [orig:260 _174 ] [260]))) "../src/gvcalc.f":187 805 {*fop_sf_1}
     (nil))
(insn 549 547 550 12 (set (reg:SF 21 xmm0 [684])
        (div:SF (reg:SF 21 xmm0 [orig:262 _176 ] [262])
            (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -248 [0xffffffffffffff08])) [1 wsq+0 S4 A32]))) "../src/gvcalc.f":187 805 {*fop_sf_1}
     (nil))
(insn 550 549 551 12 (set (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -276 [0xfffffffffffffeec])) [1 a_omg+0 S4 A32])
        (reg:SF 21 xmm0 [684])) "../src/gvcalc.f":187 127 {*movsf_internal}
     (nil))
(insn 551 550 552 12 (set (reg:SF 21 xmm0 [685])
        (mem/u/c:SF (symbol_ref/u:DI ("*lC1") [flags 0x2]) [1  S4 A32])) "../src/gvcalc.f":188 127 {*movsf_internal}
     (nil))
(insn 552 551 553 12 (set (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -280 [0xfffffffffffffee8])) [1 a_be+0 S4 A32])
        (reg:SF 21 xmm0 [685])) "../src/gvcalc.f":188 127 {*movsf_internal}
     (nil))
(insn 553 552 554 12 (set (reg/f:DI 0 ax [686])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int 24 [0x18])) [10 vso+0 S8 A64])) "../src/gvcalc.f":191 81 {*movdi_internal}
     (nil))
(insn 554 553 555 12 (set (reg:SF 21 xmm0 [orig:467 _530 ] [467])
        (mem:SF (reg/f:DI 0 ax [686]) [1 *vso_529(D)+0 S4 A32])) "../src/gvcalc.f":191 127 {*movsf_internal}
     (nil))
(insn 555 554 556 12 (set (reg:SF 21 xmm0 [orig:468 _531 ] [468])
        (mult:SF (reg:SF 21 xmm0 [orig:467 _530 ] [467])
            (reg:SF 21 xmm0 [orig:467 _530 ] [467]))) "../src/gvcalc.f":191 802 {*fop_sf_comm}
     (nil))
(insn 556 555 557 12 (set (reg:SF 22 xmm1 [688])
        (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -248 [0xffffffffffffff08])) [1 wsq+0 S4 A32])) "../src/gvcalc.f":191 127 {*movsf_internal}
     (nil))
(insn 557 556 1162 12 (set (reg:SF 22 xmm1 [688])
        (div:SF (reg:SF 22 xmm1 [688])
            (reg:SF 21 xmm0 [orig:468 _531 ] [468]))) "../src/gvcalc.f":191 805 {*fop_sf_1}
     (nil))
(insn 1162 557 558 12 (set (reg:SF 21 xmm0 [687])
        (reg:SF 22 xmm1 [688])) "../src/gvcalc.f":191 127 {*movsf_internal}
     (nil))
(insn 558 1162 559 12 (set (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -48 [0xffffffffffffffd0])) [1 msq+0 S4 A32])
        (reg:SF 21 xmm0 [687])) "../src/gvcalc.f":191 127 {*movsf_internal}
     (nil))
(insn 559 558 560 12 (set (reg/f:DI 0 ax [689])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int 24 [0x18])) [10 vso+0 S8 A64])) "../src/gvcalc.f":192 81 {*movdi_internal}
     (nil))
(insn 560 559 1163 12 (set (reg:SF 21 xmm0 [orig:469 _533 ] [469])
        (mem:SF (reg/f:DI 0 ax [689]) [1 *vso_529(D)+0 S4 A32])) "../src/gvcalc.f":192 127 {*movsf_internal}
     (nil))
(insn 1163 560 561 12 (set (reg:SF 22 xmm1 [orig:469 _533 ] [469])
        (reg:SF 21 xmm0 [orig:469 _533 ] [469])) "../src/gvcalc.f":192 127 {*movsf_internal}
     (nil))
(insn 561 1163 562 12 (set (reg:SF 22 xmm1 [orig:469 _533 ] [469])
        (mult:SF (reg:SF 22 xmm1 [orig:469 _533 ] [469])
            (reg:SF 21 xmm0 [orig:469 _533 ] [469]))) "../src/gvcalc.f":192 802 {*fop_sf_comm}
     (nil))
(insn 562 561 563 12 (set (reg:SF 21 xmm0 [690])
        (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -252 [0xffffffffffffff04])) [1 w+0 S4 A32])) "../src/gvcalc.f":192 127 {*movsf_internal}
     (nil))
(insn 563 562 564 12 (set (reg:SF 21 xmm0 [orig:263 _177 ] [263])
        (plus:SF (reg:SF 21 xmm0 [690])
            (reg:SF 21 xmm0 [690]))) "../src/gvcalc.f":192 802 {*fop_sf_comm}
     (nil))
(insn 564 563 565 12 (set (reg:SF 21 xmm0 [orig:264 _178 ] [264])
        (mult:SF (reg:SF 21 xmm0 [orig:263 _177 ] [263])
            (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -256 [0xffffffffffffff00])) [1 w_psi+0 S4 A32]))) "../src/gvcalc.f":192 802 {*fop_sf_comm}
     (nil))
(insn 565 564 566 12 (set (reg:SF 21 xmm0 [691])
        (div:SF (reg:SF 21 xmm0 [orig:264 _178 ] [264])
            (reg:SF 22 xmm1 [orig:470 _534 ] [470]))) "../src/gvcalc.f":192 805 {*fop_sf_1}
     (nil))
(insn 566 565 567 12 (set (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -56 [0xffffffffffffffc8])) [1 msq_psi+0 S4 A32])
        (reg:SF 21 xmm0 [691])) "../src/gvcalc.f":192 127 {*movsf_internal}
     (nil))
(insn 567 566 568 12 (set (reg/f:DI 0 ax [692])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int 24 [0x18])) [10 vso+0 S8 A64])) "../src/gvcalc.f":193 81 {*movdi_internal}
     (nil))
(insn 568 567 1165 12 (set (reg:SF 21 xmm0 [orig:471 _536 ] [471])
        (mem:SF (reg/f:DI 0 ax [692]) [1 *vso_529(D)+0 S4 A32])) "../src/gvcalc.f":193 127 {*movsf_internal}
     (nil))
(insn 1165 568 569 12 (set (reg:SF 22 xmm1 [orig:471 _536 ] [471])
        (reg:SF 21 xmm0 [orig:471 _536 ] [471])) "../src/gvcalc.f":193 127 {*movsf_internal}
     (nil))
(insn 569 1165 570 12 (set (reg:SF 22 xmm1 [orig:471 _536 ] [471])
        (mult:SF (reg:SF 22 xmm1 [orig:471 _536 ] [471])
            (reg:SF 21 xmm0 [orig:471 _536 ] [471]))) "../src/gvcalc.f":193 802 {*fop_sf_comm}
     (nil))
(insn 570 569 571 12 (set (reg:SF 21 xmm0 [693])
        (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -252 [0xffffffffffffff04])) [1 w+0 S4 A32])) "../src/gvcalc.f":193 127 {*movsf_internal}
     (nil))
(insn 571 570 572 12 (set (reg:SF 21 xmm0 [orig:265 _179 ] [265])
        (plus:SF (reg:SF 21 xmm0 [693])
            (reg:SF 21 xmm0 [693]))) "../src/gvcalc.f":193 802 {*fop_sf_comm}
     (nil))
(insn 572 571 573 12 (set (reg:SF 21 xmm0 [orig:266 _180 ] [266])
        (mult:SF (reg:SF 21 xmm0 [orig:265 _179 ] [265])
            (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -260 [0xfffffffffffffefc])) [1 w_vel+0 S4 A32]))) "../src/gvcalc.f":193 802 {*fop_sf_comm}
     (nil))
(insn 573 572 574 12 (set (reg:SF 21 xmm0 [694])
        (div:SF (reg:SF 21 xmm0 [orig:266 _180 ] [266])
            (reg:SF 22 xmm1 [orig:472 _537 ] [472]))) "../src/gvcalc.f":193 805 {*fop_sf_1}
     (nil))
(insn 574 573 575 12 (set (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -60 [0xffffffffffffffc4])) [1 msq_vel+0 S4 A32])
        (reg:SF 21 xmm0 [694])) "../src/gvcalc.f":193 127 {*movsf_internal}
     (nil))
(insn 575 574 576 12 (set (reg/f:DI 0 ax [695])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int 24 [0x18])) [10 vso+0 S8 A64])) "../src/gvcalc.f":194 81 {*movdi_internal}
     (nil))
(insn 576 575 1167 12 (set (reg:SF 21 xmm0 [orig:473 _539 ] [473])
        (mem:SF (reg/f:DI 0 ax [695]) [1 *vso_529(D)+0 S4 A32])) "../src/gvcalc.f":194 127 {*movsf_internal}
     (nil))
(insn 1167 576 577 12 (set (reg:SF 22 xmm1 [orig:473 _539 ] [473])
        (reg:SF 21 xmm0 [orig:473 _539 ] [473])) "../src/gvcalc.f":194 127 {*movsf_internal}
     (nil))
(insn 577 1167 578 12 (set (reg:SF 22 xmm1 [orig:473 _539 ] [473])
        (mult:SF (reg:SF 22 xmm1 [orig:473 _539 ] [473])
            (reg:SF 21 xmm0 [orig:473 _539 ] [473]))) "../src/gvcalc.f":194 802 {*fop_sf_comm}
     (nil))
(insn 578 577 579 12 (set (reg:SF 21 xmm0 [696])
        (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -252 [0xffffffffffffff04])) [1 w+0 S4 A32])) "../src/gvcalc.f":194 127 {*movsf_internal}
     (nil))
(insn 579 578 580 12 (set (reg:SF 21 xmm0 [orig:267 _181 ] [267])
        (plus:SF (reg:SF 21 xmm0 [696])
            (reg:SF 21 xmm0 [696]))) "../src/gvcalc.f":194 802 {*fop_sf_comm}
     (nil))
(insn 580 579 581 12 (set (reg:SF 21 xmm0 [orig:268 _182 ] [268])
        (mult:SF (reg:SF 21 xmm0 [orig:267 _181 ] [267])
            (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -264 [0xfffffffffffffef8])) [1 w_omg+0 S4 A32]))) "../src/gvcalc.f":194 802 {*fop_sf_comm}
     (nil))
(insn 581 580 582 12 (set (reg:SF 21 xmm0 [697])
        (div:SF (reg:SF 21 xmm0 [orig:268 _182 ] [268])
            (reg:SF 22 xmm1 [orig:474 _540 ] [474]))) "../src/gvcalc.f":194 805 {*fop_sf_1}
     (nil))
(insn 582 581 583 12 (set (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -52 [0xffffffffffffffcc])) [1 msq_omg+0 S4 A32])
        (reg:SF 21 xmm0 [697])) "../src/gvcalc.f":194 127 {*movsf_internal}
     (nil))
(insn 583 582 584 12 (set (reg:SF 22 xmm1 [orig:269 msqmax.8_183 ] [269])
        (mem/c:SF (symbol_ref:DI ("msqmax.3566") [flags 0x1c02]  <var_decl 0x1427ebc60 msqmax>) [1 msqmax+0 S4 A32])) "../src/gvcalc.f":195 127 {*movsf_internal}
     (nil))
(insn 584 583 585 12 (set (reg:SF 21 xmm0 [698])
        (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -48 [0xffffffffffffffd0])) [1 msq+0 S4 A32])) "../src/gvcalc.f":195 127 {*movsf_internal}
     (nil))
(insn 585 584 586 12 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg:SF 21 xmm0 [698])
            (reg:SF 22 xmm1 [orig:269 msqmax.8_183 ] [269]))) "../src/gvcalc.f":195 51 {*cmpiusf}
     (nil))
(jump_insn 586 585 590 12 (set (pc)
        (if_then_else (unle (reg:CCFPU 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 599)
            (pc))) "../src/gvcalc.f":195 617 {*jcc_1}
     (nil)
 -> 599)
;;  succ:       13 (FALLTHRU)
;;              14
;; lr  out 	 6 [bp] 7 [sp] 20 [frame]

;; basic block 13, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 12, next block 14, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       12 (FALLTHRU)
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 21 [xmm0]
(note 590 586 591 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(insn 591 590 592 13 (set (reg:SF 21 xmm0 [699])
        (mem/c:SF (symbol_ref:DI ("msqmax.3566") [flags 0x1c02]  <var_decl 0x1427ebc60 msqmax>) [1 msqmax+0 S4 A32])) "../src/gvcalc.f":196 127 {*movsf_internal}
     (nil))
(insn 592 591 1242 13 (set (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -48 [0xffffffffffffffd0])) [1 msq+0 S4 A32])
        (reg:SF 21 xmm0 [699])) "../src/gvcalc.f":196 127 {*movsf_internal}
     (nil))
(insn 1242 592 594 13 (set (reg:SF 21 xmm0 [700])
        (const_double:SF 0.0 [0x0.0p+0])) "../src/gvcalc.f":197 127 {*movsf_internal}
     (nil))
(insn 594 1242 1243 13 (set (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -56 [0xffffffffffffffc8])) [1 msq_psi+0 S4 A32])
        (reg:SF 21 xmm0 [700])) "../src/gvcalc.f":197 127 {*movsf_internal}
     (nil))
(insn 1243 594 596 13 (set (reg:SF 21 xmm0 [701])
        (const_double:SF 0.0 [0x0.0p+0])) "../src/gvcalc.f":198 127 {*movsf_internal}
     (nil))
(insn 596 1243 1244 13 (set (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -60 [0xffffffffffffffc4])) [1 msq_vel+0 S4 A32])
        (reg:SF 21 xmm0 [701])) "../src/gvcalc.f":198 127 {*movsf_internal}
     (nil))
(insn 1244 596 598 13 (set (reg:SF 21 xmm0 [702])
        (const_double:SF 0.0 [0x0.0p+0])) "../src/gvcalc.f":199 127 {*movsf_internal}
     (nil))
(insn 598 1244 599 13 (set (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -52 [0xffffffffffffffcc])) [1 msq_omg+0 S4 A32])
        (reg:SF 21 xmm0 [702])) "../src/gvcalc.f":199 127 {*movsf_internal}
     (nil))
;;  succ:       14 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 20 [frame]

;; basic block 14, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 13, next block 15, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       13 (FALLTHRU)
;;              12
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 17 [flags] 21 [xmm0] 22 [xmm1] 23 [xmm2]
(code_label 599 598 600 14 8 (nil) [1 uses])
(note 600 599 601 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(insn 601 600 602 14 (set (reg:SF 21 xmm0 [703])
        (mem/u/c:SF (symbol_ref/u:DI ("*lC1") [flags 0x2]) [1  S4 A32])) "../src/gvcalc.f":202 127 {*movsf_internal}
     (expr_list:REG_EQUAL (const_double:SF 1.0e+0 [0x0.8p+1])
        (nil)))
(insn 602 601 603 14 (set (reg:SF 21 xmm0 [orig:270 _184 ] [270])
        (minus:SF (reg:SF 21 xmm0 [703])
            (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -48 [0xffffffffffffffd0])) [1 msq+0 S4 A32]))) "../src/gvcalc.f":202 805 {*fop_sf_1}
     (nil))
(insn 603 602 604 14 (set (reg:SF 21 xmm0 [orig:271 _185 ] [271])
        (sqrt:SF (reg:SF 21 xmm0 [orig:270 _184 ] [270]))) "../src/gvcalc.f":202 836 {*sqrtsf2_sse}
     (nil))
(insn 604 603 605 14 (set (reg:SF 22 xmm1 [705])
        (mem/u/c:SF (symbol_ref/u:DI ("*lC1") [flags 0x2]) [1  S4 A32])) "../src/gvcalc.f":202 127 {*movsf_internal}
     (expr_list:REG_EQUAL (const_double:SF 1.0e+0 [0x0.8p+1])
        (nil)))
(insn 605 604 1170 14 (set (reg:SF 22 xmm1 [705])
        (div:SF (reg:SF 22 xmm1 [705])
            (reg:SF 21 xmm0 [orig:271 _185 ] [271]))) "../src/gvcalc.f":202 805 {*fop_sf_1}
     (nil))
(insn 1170 605 606 14 (set (reg:SF 21 xmm0 [704])
        (reg:SF 22 xmm1 [705])) "../src/gvcalc.f":202 127 {*movsf_internal}
     (nil))
(insn 606 1170 607 14 (set (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -284 [0xfffffffffffffee4])) [1 pg+0 S4 A32])
        (reg:SF 21 xmm0 [704])) "../src/gvcalc.f":202 127 {*movsf_internal}
     (nil))
(insn 607 606 608 14 (set (reg:SF 22 xmm1 [706])
        (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -284 [0xfffffffffffffee4])) [1 pg+0 S4 A32])) "../src/gvcalc.f":203 127 {*movsf_internal}
     (nil))
(insn 608 607 609 14 (set (reg:SF 21 xmm0 [707])
        (mem/u/c:SF (symbol_ref/u:DI ("*lC3") [flags 0x2]) [1  S4 A32])) "../src/gvcalc.f":203 127 {*movsf_internal}
     (expr_list:REG_EQUAL (const_double:SF 5.0e-1 [0x0.8p+0])
        (nil)))
(insn 609 608 610 14 (set (reg:SF 21 xmm0 [orig:272 _186 ] [272])
        (mult:SF (reg:SF 21 xmm0 [707])
            (reg:SF 22 xmm1 [706]))) "../src/gvcalc.f":203 802 {*fop_sf_comm}
     (nil))
(insn 610 609 611 14 (set (reg:SF 22 xmm1 [708])
        (mem/u/c:SF (symbol_ref/u:DI ("*lC1") [flags 0x2]) [1  S4 A32])) "../src/gvcalc.f":203 127 {*movsf_internal}
     (expr_list:REG_EQUAL (const_double:SF 1.0e+0 [0x0.8p+1])
        (nil)))
(insn 611 610 613 14 (set (reg:SF 22 xmm1 [orig:273 _187 ] [273])
        (minus:SF (reg:SF 22 xmm1 [708])
            (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -48 [0xffffffffffffffd0])) [1 msq+0 S4 A32]))) "../src/gvcalc.f":203 805 {*fop_sf_1}
     (nil))
(insn 613 611 614 14 (set (reg:SF 21 xmm0 [709])
        (div:SF (reg:SF 21 xmm0 [orig:272 _186 ] [272])
            (reg:SF 22 xmm1 [orig:274 _188 ] [274]))) "../src/gvcalc.f":203 805 {*fop_sf_1}
     (nil))
(insn 614 613 615 14 (set (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -288 [0xfffffffffffffee0])) [1 pg_msq+0 S4 A32])
        (reg:SF 21 xmm0 [709])) "../src/gvcalc.f":203 127 {*movsf_internal}
     (nil))
(insn 615 614 616 14 (set (reg:SF 21 xmm0 [711])
        (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -288 [0xfffffffffffffee0])) [1 pg_msq+0 S4 A32])) "../src/gvcalc.f":205 127 {*movsf_internal}
     (nil))
(insn 616 615 617 14 (set (reg:SF 21 xmm0 [710])
        (mult:SF (reg:SF 21 xmm0 [711])
            (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -56 [0xffffffffffffffc8])) [1 msq_psi+0 S4 A32]))) "../src/gvcalc.f":205 802 {*fop_sf_comm}
     (nil))
(insn 617 616 618 14 (set (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -292 [0xfffffffffffffedc])) [1 pg_psi+0 S4 A32])
        (reg:SF 21 xmm0 [710])) "../src/gvcalc.f":205 127 {*movsf_internal}
     (nil))
(insn 618 617 619 14 (set (reg:SF 21 xmm0 [713])
        (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -288 [0xfffffffffffffee0])) [1 pg_msq+0 S4 A32])) "../src/gvcalc.f":206 127 {*movsf_internal}
     (nil))
(insn 619 618 620 14 (set (reg:SF 21 xmm0 [712])
        (mult:SF (reg:SF 21 xmm0 [713])
            (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -60 [0xffffffffffffffc4])) [1 msq_vel+0 S4 A32]))) "../src/gvcalc.f":206 802 {*fop_sf_comm}
     (nil))
(insn 620 619 621 14 (set (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -296 [0xfffffffffffffed8])) [1 pg_vel+0 S4 A32])
        (reg:SF 21 xmm0 [712])) "../src/gvcalc.f":206 127 {*movsf_internal}
     (nil))
(insn 621 620 622 14 (set (reg:SF 21 xmm0 [715])
        (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -288 [0xfffffffffffffee0])) [1 pg_msq+0 S4 A32])) "../src/gvcalc.f":207 127 {*movsf_internal}
     (nil))
(insn 622 621 623 14 (set (reg:SF 21 xmm0 [714])
        (mult:SF (reg:SF 21 xmm0 [715])
            (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -52 [0xffffffffffffffcc])) [1 msq_omg+0 S4 A32]))) "../src/gvcalc.f":207 802 {*fop_sf_comm}
     (nil))
(insn 623 622 624 14 (set (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -300 [0xfffffffffffffed4])) [1 pg_omg+0 S4 A32])
        (reg:SF 21 xmm0 [714])) "../src/gvcalc.f":207 127 {*movsf_internal}
     (nil))
(insn 624 623 625 14 (set (reg/f:DI 0 ax [716])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int 40 [0x28])) [10 dclda+0 S8 A64])) "../src/gvcalc.f":210 81 {*movdi_internal}
     (nil))
(insn 625 624 626 14 (set (reg:SF 22 xmm1 [orig:275 _189 ] [275])
        (mem:SF (reg/f:DI 0 ax [716]) [1 *dclda_416(D)+0 S4 A32])) "../src/gvcalc.f":210 127 {*movsf_internal}
     (nil))
(insn 626 625 627 14 (set (reg:SF 21 xmm0 [orig:276 a.9_190 ] [276])
        (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -332 [0xfffffffffffffeb4])) [1 a+0 S4 A32])) "../src/gvcalc.f":210 127 {*movsf_internal}
     (nil))
(insn 627 626 628 14 (set (reg:SF 21 xmm0 [orig:277 _191 ] [277])
        (mult:SF (reg:SF 21 xmm0 [orig:276 a.9_190 ] [276])
            (reg:SF 22 xmm1 [orig:275 _189 ] [275]))) "../src/gvcalc.f":210 802 {*fop_sf_comm}
     (nil))
(insn 628 627 629 14 (set (reg/f:DI 0 ax [717])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int 32 [0x20])) [10 cl0+0 S8 A64])) "../src/gvcalc.f":210 81 {*movdi_internal}
     (nil))
(insn 629 628 630 14 (set (reg:SF 22 xmm1 [orig:278 _192 ] [278])
        (mem:SF (reg/f:DI 0 ax [717]) [1 *cl0_415(D)+0 S4 A32])) "../src/gvcalc.f":210 127 {*movsf_internal}
     (nil))
(insn 630 629 632 14 (set (reg:SF 21 xmm0 [orig:279 _193 ] [279])
        (plus:SF (reg:SF 21 xmm0 [orig:277 _191 ] [277])
            (reg:SF 22 xmm1 [orig:278 _192 ] [278]))) "../src/gvcalc.f":210 802 {*fop_sf_comm}
     (nil))
(insn 632 630 633 14 (set (reg:SF 21 xmm0 [orig:281 _195 ] [281])
        (mult:SF (reg:SF 21 xmm0 [orig:280 _194 ] [280])
            (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -284 [0xfffffffffffffee4])) [1 pg+0 S4 A32]))) "../src/gvcalc.f":210 802 {*fop_sf_comm}
     (nil))
(insn 633 632 634 14 (set (reg/f:DI 0 ax [718])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int 192 [0xc0])) [10 cl+0 S8 A64])) "../src/gvcalc.f":210 81 {*movdi_internal}
     (nil))
(insn 634 633 635 14 (set (mem:SF (reg/f:DI 0 ax [718]) [1 *cl_551(D)+0 S4 A32])
        (reg:SF 21 xmm0 [orig:281 _195 ] [281])) "../src/gvcalc.f":210 127 {*movsf_internal}
     (nil))
(insn 635 634 636 14 (set (reg/f:DI 0 ax [719])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int 40 [0x28])) [10 dclda+0 S8 A64])) "../src/gvcalc.f":211 81 {*movdi_internal}
     (nil))
(insn 636 635 637 14 (set (reg:SF 21 xmm0 [orig:282 _196 ] [282])
        (mem:SF (reg/f:DI 0 ax [719]) [1 *dclda_416(D)+0 S4 A32])) "../src/gvcalc.f":211 127 {*movsf_internal}
     (nil))
(insn 637 636 1171 14 (set (reg:SF 21 xmm0 [orig:283 _197 ] [283])
        (mult:SF (reg:SF 21 xmm0 [orig:282 _196 ] [282])
            (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -268 [0xfffffffffffffef4])) [1 a_psi+0 S4 A32]))) "../src/gvcalc.f":211 802 {*fop_sf_comm}
     (nil))
(insn 1171 637 638 14 (set (reg:SF 22 xmm1 [orig:283 _197 ] [283])
        (reg:SF 21 xmm0 [orig:283 _197 ] [283])) "../src/gvcalc.f":211 127 {*movsf_internal}
     (nil))
(insn 638 1171 639 14 (set (reg:SF 22 xmm1 [orig:283 _197 ] [283])
        (mult:SF (reg:SF 22 xmm1 [orig:283 _197 ] [283])
            (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -284 [0xfffffffffffffee4])) [1 pg+0 S4 A32]))) "../src/gvcalc.f":211 802 {*fop_sf_comm}
     (nil))
(insn 639 638 640 14 (set (reg/f:DI 0 ax [720])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int 40 [0x28])) [10 dclda+0 S8 A64])) "../src/gvcalc.f":211 81 {*movdi_internal}
     (nil))
(insn 640 639 641 14 (set (reg:SF 23 xmm2 [orig:285 _199 ] [285])
        (mem:SF (reg/f:DI 0 ax [720]) [1 *dclda_416(D)+0 S4 A32])) "../src/gvcalc.f":211 127 {*movsf_internal}
     (nil))
(insn 641 640 642 14 (set (reg:SF 21 xmm0 [orig:286 a.10_200 ] [286])
        (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -332 [0xfffffffffffffeb4])) [1 a+0 S4 A32])) "../src/gvcalc.f":211 127 {*movsf_internal}
     (nil))
(insn 642 641 643 14 (set (reg:SF 21 xmm0 [orig:287 _201 ] [287])
        (mult:SF (reg:SF 21 xmm0 [orig:286 a.10_200 ] [286])
            (reg:SF 23 xmm2 [orig:285 _199 ] [285]))) "../src/gvcalc.f":211 802 {*fop_sf_comm}
     (nil))
(insn 643 642 644 14 (set (reg/f:DI 0 ax [721])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int 32 [0x20])) [10 cl0+0 S8 A64])) "../src/gvcalc.f":211 81 {*movdi_internal}
     (nil))
(insn 644 643 645 14 (set (reg:SF 23 xmm2 [orig:288 _202 ] [288])
        (mem:SF (reg/f:DI 0 ax [721]) [1 *cl0_415(D)+0 S4 A32])) "../src/gvcalc.f":211 127 {*movsf_internal}
     (nil))
(insn 645 644 647 14 (set (reg:SF 21 xmm0 [orig:289 _203 ] [289])
        (plus:SF (reg:SF 21 xmm0 [orig:287 _201 ] [287])
            (reg:SF 23 xmm2 [orig:288 _202 ] [288]))) "../src/gvcalc.f":211 802 {*fop_sf_comm}
     (nil))
(insn 647 645 648 14 (set (reg:SF 21 xmm0 [orig:291 _205 ] [291])
        (mult:SF (reg:SF 21 xmm0 [orig:290 _204 ] [290])
            (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -292 [0xfffffffffffffedc])) [1 pg_psi+0 S4 A32]))) "../src/gvcalc.f":211 802 {*fop_sf_comm}
     (nil))
(insn 648 647 649 14 (set (reg:SF 21 xmm0 [722])
        (plus:SF (reg:SF 21 xmm0 [orig:291 _205 ] [291])
            (reg:SF 22 xmm1 [orig:284 _198 ] [284]))) "../src/gvcalc.f":211 802 {*fop_sf_comm}
     (nil))
(insn 649 648 650 14 (set (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -20 [0xffffffffffffffec])) [1 cl_psi+0 S4 A32])
        (reg:SF 21 xmm0 [722])) "../src/gvcalc.f":211 127 {*movsf_internal}
     (nil))
(insn 650 649 651 14 (set (reg/f:DI 0 ax [723])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int 40 [0x28])) [10 dclda+0 S8 A64])) "../src/gvcalc.f":212 81 {*movdi_internal}
     (nil))
(insn 651 650 652 14 (set (reg:SF 21 xmm0 [orig:292 _206 ] [292])
        (mem:SF (reg/f:DI 0 ax [723]) [1 *dclda_416(D)+0 S4 A32])) "../src/gvcalc.f":212 127 {*movsf_internal}
     (nil))
(insn 652 651 1173 14 (set (reg:SF 21 xmm0 [orig:293 _207 ] [293])
        (mult:SF (reg:SF 21 xmm0 [orig:292 _206 ] [292])
            (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -272 [0xfffffffffffffef0])) [1 a_vel+0 S4 A32]))) "../src/gvcalc.f":212 802 {*fop_sf_comm}
     (nil))
(insn 1173 652 653 14 (set (reg:SF 22 xmm1 [orig:293 _207 ] [293])
        (reg:SF 21 xmm0 [orig:293 _207 ] [293])) "../src/gvcalc.f":212 127 {*movsf_internal}
     (nil))
(insn 653 1173 654 14 (set (reg:SF 22 xmm1 [orig:293 _207 ] [293])
        (mult:SF (reg:SF 22 xmm1 [orig:293 _207 ] [293])
            (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -284 [0xfffffffffffffee4])) [1 pg+0 S4 A32]))) "../src/gvcalc.f":212 802 {*fop_sf_comm}
     (nil))
(insn 654 653 655 14 (set (reg/f:DI 0 ax [724])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int 40 [0x28])) [10 dclda+0 S8 A64])) "../src/gvcalc.f":212 81 {*movdi_internal}
     (nil))
(insn 655 654 656 14 (set (reg:SF 23 xmm2 [orig:295 _209 ] [295])
        (mem:SF (reg/f:DI 0 ax [724]) [1 *dclda_416(D)+0 S4 A32])) "../src/gvcalc.f":212 127 {*movsf_internal}
     (nil))
(insn 656 655 657 14 (set (reg:SF 21 xmm0 [orig:296 a.11_210 ] [296])
        (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -332 [0xfffffffffffffeb4])) [1 a+0 S4 A32])) "../src/gvcalc.f":212 127 {*movsf_internal}
     (nil))
(insn 657 656 658 14 (set (reg:SF 21 xmm0 [orig:297 _211 ] [297])
        (mult:SF (reg:SF 21 xmm0 [orig:296 a.11_210 ] [296])
            (reg:SF 23 xmm2 [orig:295 _209 ] [295]))) "../src/gvcalc.f":212 802 {*fop_sf_comm}
     (nil))
(insn 658 657 659 14 (set (reg/f:DI 0 ax [725])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int 32 [0x20])) [10 cl0+0 S8 A64])) "../src/gvcalc.f":212 81 {*movdi_internal}
     (nil))
(insn 659 658 660 14 (set (reg:SF 23 xmm2 [orig:298 _212 ] [298])
        (mem:SF (reg/f:DI 0 ax [725]) [1 *cl0_415(D)+0 S4 A32])) "../src/gvcalc.f":212 127 {*movsf_internal}
     (nil))
(insn 660 659 662 14 (set (reg:SF 21 xmm0 [orig:299 _213 ] [299])
        (plus:SF (reg:SF 21 xmm0 [orig:297 _211 ] [297])
            (reg:SF 23 xmm2 [orig:298 _212 ] [298]))) "../src/gvcalc.f":212 802 {*fop_sf_comm}
     (nil))
(insn 662 660 663 14 (set (reg:SF 21 xmm0 [orig:301 _215 ] [301])
        (mult:SF (reg:SF 21 xmm0 [orig:300 _214 ] [300])
            (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -296 [0xfffffffffffffed8])) [1 pg_vel+0 S4 A32]))) "../src/gvcalc.f":212 802 {*fop_sf_comm}
     (nil))
(insn 663 662 664 14 (set (reg:SF 21 xmm0 [orig:302 _216 ] [302])
        (plus:SF (reg:SF 21 xmm0 [orig:301 _215 ] [301])
            (reg:SF 22 xmm1 [orig:294 _208 ] [294]))) "../src/gvcalc.f":212 802 {*fop_sf_comm}
     (nil))
(insn 664 663 665 14 (set (reg/f:DI 0 ax [726])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int 200 [0xc8])) [10 cl_vel+0 S8 A64])) "../src/gvcalc.f":212 81 {*movdi_internal}
     (nil))
(insn 665 664 666 14 (set (mem:SF (reg/f:DI 0 ax [726]) [1 *cl_vel_554(D)+0 S4 A32])
        (reg:SF 21 xmm0 [orig:302 _216 ] [302])) "../src/gvcalc.f":212 127 {*movsf_internal}
     (nil))
(insn 666 665 667 14 (set (reg/f:DI 0 ax [727])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int 40 [0x28])) [10 dclda+0 S8 A64])) "../src/gvcalc.f":213 81 {*movdi_internal}
     (nil))
(insn 667 666 668 14 (set (reg:SF 21 xmm0 [orig:303 _217 ] [303])
        (mem:SF (reg/f:DI 0 ax [727]) [1 *dclda_416(D)+0 S4 A32])) "../src/gvcalc.f":213 127 {*movsf_internal}
     (nil))
(insn 668 667 1175 14 (set (reg:SF 21 xmm0 [orig:304 _218 ] [304])
        (mult:SF (reg:SF 21 xmm0 [orig:303 _217 ] [303])
            (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -276 [0xfffffffffffffeec])) [1 a_omg+0 S4 A32]))) "../src/gvcalc.f":213 802 {*fop_sf_comm}
     (nil))
(insn 1175 668 669 14 (set (reg:SF 22 xmm1 [orig:304 _218 ] [304])
        (reg:SF 21 xmm0 [orig:304 _218 ] [304])) "../src/gvcalc.f":213 127 {*movsf_internal}
     (nil))
(insn 669 1175 670 14 (set (reg:SF 22 xmm1 [orig:304 _218 ] [304])
        (mult:SF (reg:SF 22 xmm1 [orig:304 _218 ] [304])
            (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -284 [0xfffffffffffffee4])) [1 pg+0 S4 A32]))) "../src/gvcalc.f":213 802 {*fop_sf_comm}
     (nil))
(insn 670 669 671 14 (set (reg/f:DI 0 ax [728])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int 40 [0x28])) [10 dclda+0 S8 A64])) "../src/gvcalc.f":213 81 {*movdi_internal}
     (nil))
(insn 671 670 672 14 (set (reg:SF 23 xmm2 [orig:306 _220 ] [306])
        (mem:SF (reg/f:DI 0 ax [728]) [1 *dclda_416(D)+0 S4 A32])) "../src/gvcalc.f":213 127 {*movsf_internal}
     (nil))
(insn 672 671 673 14 (set (reg:SF 21 xmm0 [orig:307 a.12_221 ] [307])
        (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -332 [0xfffffffffffffeb4])) [1 a+0 S4 A32])) "../src/gvcalc.f":213 127 {*movsf_internal}
     (nil))
(insn 673 672 674 14 (set (reg:SF 21 xmm0 [orig:308 _222 ] [308])
        (mult:SF (reg:SF 21 xmm0 [orig:307 a.12_221 ] [307])
            (reg:SF 23 xmm2 [orig:306 _220 ] [306]))) "../src/gvcalc.f":213 802 {*fop_sf_comm}
     (nil))
(insn 674 673 675 14 (set (reg/f:DI 0 ax [729])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int 32 [0x20])) [10 cl0+0 S8 A64])) "../src/gvcalc.f":213 81 {*movdi_internal}
     (nil))
(insn 675 674 676 14 (set (reg:SF 23 xmm2 [orig:309 _223 ] [309])
        (mem:SF (reg/f:DI 0 ax [729]) [1 *cl0_415(D)+0 S4 A32])) "../src/gvcalc.f":213 127 {*movsf_internal}
     (nil))
(insn 676 675 678 14 (set (reg:SF 21 xmm0 [orig:310 _224 ] [310])
        (plus:SF (reg:SF 21 xmm0 [orig:308 _222 ] [308])
            (reg:SF 23 xmm2 [orig:309 _223 ] [309]))) "../src/gvcalc.f":213 802 {*fop_sf_comm}
     (nil))
(insn 678 676 679 14 (set (reg:SF 21 xmm0 [orig:312 _226 ] [312])
        (mult:SF (reg:SF 21 xmm0 [orig:311 _225 ] [311])
            (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -300 [0xfffffffffffffed4])) [1 pg_omg+0 S4 A32]))) "../src/gvcalc.f":213 802 {*fop_sf_comm}
     (nil))
(insn 679 678 680 14 (set (reg:SF 21 xmm0 [orig:313 _227 ] [313])
        (plus:SF (reg:SF 21 xmm0 [orig:312 _226 ] [312])
            (reg:SF 22 xmm1 [orig:305 _219 ] [305]))) "../src/gvcalc.f":213 802 {*fop_sf_comm}
     (nil))
(insn 680 679 681 14 (set (reg/f:DI 0 ax [730])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int 208 [0xd0])) [10 cl_omg+0 S8 A64])) "../src/gvcalc.f":213 81 {*movdi_internal}
     (nil))
(insn 681 680 682 14 (set (mem:SF (reg/f:DI 0 ax [730]) [1 *cl_omg_556(D)+0 S4 A32])
        (reg:SF 21 xmm0 [orig:313 _227 ] [313])) "../src/gvcalc.f":213 127 {*movsf_internal}
     (nil))
(insn 682 681 683 14 (set (reg/f:DI 0 ax [731])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int 40 [0x28])) [10 dclda+0 S8 A64])) "../src/gvcalc.f":214 81 {*movdi_internal}
     (nil))
(insn 683 682 684 14 (set (reg:SF 21 xmm0 [orig:314 _228 ] [314])
        (mem:SF (reg/f:DI 0 ax [731]) [1 *dclda_416(D)+0 S4 A32])) "../src/gvcalc.f":214 127 {*movsf_internal}
     (nil))
(insn 684 683 685 14 (set (reg:SF 21 xmm0 [orig:315 _229 ] [315])
        (mult:SF (reg:SF 21 xmm0 [orig:314 _228 ] [314])
            (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -280 [0xfffffffffffffee8])) [1 a_be+0 S4 A32]))) "../src/gvcalc.f":214 802 {*fop_sf_comm}
     (nil))
(insn 685 684 686 14 (set (reg:SF 21 xmm0 [orig:316 _230 ] [316])
        (mult:SF (reg:SF 21 xmm0 [orig:315 _229 ] [315])
            (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -284 [0xfffffffffffffee4])) [1 pg+0 S4 A32]))) "../src/gvcalc.f":214 802 {*fop_sf_comm}
     (nil))
(insn 686 685 687 14 (set (reg/f:DI 0 ax [732])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int 224 [0xe0])) [10 cl_be+0 S8 A64])) "../src/gvcalc.f":214 81 {*movdi_internal}
     (nil))
(insn 687 686 688 14 (set (mem:SF (reg/f:DI 0 ax [732]) [1 *cl_be_558(D)+0 S4 A32])
        (reg:SF 21 xmm0 [orig:316 _230 ] [316])) "../src/gvcalc.f":214 127 {*movsf_internal}
     (nil))
(insn 688 687 689 14 (set (reg/f:DI 0 ax [733])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int 232 [0xe8])) [11 stall+0 S8 A64])) "../src/gvcalc.f":216 81 {*movdi_internal}
     (nil))
(insn 689 688 690 14 (set (mem:SI (reg/f:DI 0 ax [733]) [12 *stall_560(D)+0 S4 A32])
        (const_int 0 [0])) "../src/gvcalc.f":216 82 {*movsi_internal}
     (nil))
(insn 690 689 691 14 (set (reg/f:DI 0 ax [734])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int 192 [0xc0])) [10 cl+0 S8 A64])) "../src/gvcalc.f":217 81 {*movdi_internal}
     (nil))
(insn 691 690 692 14 (set (reg:SF 21 xmm0 [orig:317 _231 ] [317])
        (mem:SF (reg/f:DI 0 ax [734]) [1 *cl_551(D)+0 S4 A32])) "../src/gvcalc.f":217 127 {*movsf_internal}
     (nil))
(insn 692 691 693 14 (set (reg/f:DI 0 ax [735])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int 56 [0x38])) [10 clmax+0 S8 A64])) "../src/gvcalc.f":217 81 {*movdi_internal}
     (nil))
(insn 693 692 694 14 (set (reg:SF 22 xmm1 [orig:318 _232 ] [318])
        (mem:SF (reg/f:DI 0 ax [735]) [1 *clmax_562(D)+0 S4 A32])) "../src/gvcalc.f":217 127 {*movsf_internal}
     (nil))
(insn 694 693 695 14 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg:SF 21 xmm0 [orig:317 _231 ] [317])
            (reg:SF 22 xmm1 [orig:318 _232 ] [318]))) "../src/gvcalc.f":217 51 {*cmpiusf}
     (nil))
(jump_insn 695 694 699 14 (set (pc)
        (if_then_else (unle (reg:CCFPU 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 1107)
            (pc))) "../src/gvcalc.f":217 617 {*jcc_1}
     (nil)
 -> 1107)
;;  succ:       15 (FALLTHRU)
;;              16
;; lr  out 	 6 [bp] 7 [sp] 20 [frame]

;; basic block 15, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 14, next block 16, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       14 (FALLTHRU)
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
(note 699 695 700 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(insn 700 699 701 15 (set (reg/f:DI 0 ax [736])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int 232 [0xe8])) [11 stall+0 S8 A64])) "../src/gvcalc.f":218 81 {*movdi_internal}
     (nil))
(insn 701 700 702 15 (set (mem:SI (reg/f:DI 0 ax [736]) [12 *stall_560(D)+0 S4 A32])
        (const_int 1 [0x1])) "../src/gvcalc.f":218 82 {*movsi_internal}
     (nil))
(insn 702 701 703 15 (set (reg/f:DI 0 ax [737])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int 32 [0x20])) [10 cl0+0 S8 A64])) "../src/gvcalc.f":219 81 {*movdi_internal}
     (nil))
(insn 703 702 704 15 (set (reg:SF 21 xmm0 [orig:319 _233 ] [319])
        (mem:SF (reg/f:DI 0 ax [737]) [1 *cl0_415(D)+0 S4 A32])) "../src/gvcalc.f":219 127 {*movsf_internal}
     (nil))
(insn 704 703 705 15 (set (reg/f:DI 0 ax [738])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int 40 [0x28])) [10 dclda+0 S8 A64])) "../src/gvcalc.f":219 81 {*movdi_internal}
     (nil))
(insn 705 704 706 15 (set (reg:SF 22 xmm1 [orig:320 _234 ] [320])
        (mem:SF (reg/f:DI 0 ax [738]) [1 *dclda_416(D)+0 S4 A32])) "../src/gvcalc.f":219 127 {*movsf_internal}
     (nil))
(insn 706 705 707 15 (set (reg:SF 21 xmm0 [739])
        (div:SF (reg:SF 21 xmm0 [orig:319 _233 ] [319])
            (reg:SF 22 xmm1 [orig:320 _234 ] [320]))) "../src/gvcalc.f":219 805 {*fop_sf_1}
     (nil))
(insn 707 706 708 15 (set (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -304 [0xfffffffffffffed0])) [1 acl0+0 S4 A32])
        (reg:SF 21 xmm0 [739])) "../src/gvcalc.f":219 127 {*movsf_internal}
     (nil))
(insn 708 707 709 15 (set (reg/f:DI 0 ax [740])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int 56 [0x38])) [10 clmax+0 S8 A64])) "../src/gvcalc.f":221 81 {*movdi_internal}
     (nil))
(insn 709 708 1177 15 (set (reg:SF 27 xmm6 [orig:321 _235 ] [321])
        (mem:SF (reg/f:DI 0 ax [740]) [1 *clmax_562(D)+0 S4 A32])) "../src/gvcalc.f":221 127 {*movsf_internal}
     (nil))
(insn 1177 709 1213 15 (set (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -868 [0xfffffffffffffc9c])) [14 %sfp+-868 S4 A32])
        (reg:SF 27 xmm6 [orig:321 _235 ] [321])) "../src/gvcalc.f":221 127 {*movsf_internal}
     (nil))
(note 1213 1177 1202 15 NOTE_INSN_DELETED)
(note 1202 1213 710 15 NOTE_INSN_DELETED)
(insn 710 1202 711 15 (set (reg:SF 21 xmm0 [orig:322 a.13_236 ] [322])
        (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -332 [0xfffffffffffffeb4])) [1 a+0 S4 A32])) "../src/gvcalc.f":221 127 {*movsf_internal}
     (nil))
(insn 711 710 713 15 (set (reg:SF 21 xmm0 [orig:323 _237 ] [323])
        (minus:SF (reg:SF 21 xmm0 [orig:322 a.13_236 ] [322])
            (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -304 [0xfffffffffffffed0])) [1 acl0+0 S4 A32]))) "../src/gvcalc.f":221 805 {*fop_sf_1}
     (nil))
(call_insn/u 713 711 1178 15 (set (reg:SF 21 xmm0)
        (call (mem:QI (symbol_ref:DI ("cosf") [flags 0x41]  <function_decl 0x14263a700 __builtin_cosf>) [0 __builtin_cosf S1 A8])
            (const_int 0 [0]))) "../src/gvcalc.f":221 665 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:SF (use (reg:SF 21 xmm0))
        (nil)))
(note 1178 713 1208 15 NOTE_INSN_DELETED)
(note 1208 1178 715 15 NOTE_INSN_DELETED)
(insn 715 1208 716 15 (set (reg:SF 21 xmm0 [orig:325 _239 ] [325])
        (mult:SF (reg:SF 21 xmm0 [orig:324 _238 ] [324])
            (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -868 [0xfffffffffffffc9c])) [14 %sfp+-868 S4 A32]))) "../src/gvcalc.f":221 802 {*fop_sf_comm}
     (nil))
(insn 716 715 717 15 (set (reg/f:DI 0 ax [741])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int 192 [0xc0])) [10 cl+0 S8 A64])) "../src/gvcalc.f":221 81 {*movdi_internal}
     (nil))
(insn 717 716 718 15 (set (mem:SF (reg/f:DI 0 ax [741]) [1 *cl_551(D)+0 S4 A32])
        (reg:SF 21 xmm0 [orig:325 _239 ] [325])) "../src/gvcalc.f":221 127 {*movsf_internal}
     (nil))
(insn 718 717 719 15 (set (reg/f:DI 0 ax [742])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int 56 [0x38])) [10 clmax+0 S8 A64])) "../src/gvcalc.f":222 81 {*movdi_internal}
     (nil))
(insn 719 718 1179 15 (set (reg:SF 28 xmm7 [orig:326 _240 ] [326])
        (mem:SF (reg/f:DI 0 ax [742]) [1 *clmax_562(D)+0 S4 A32])) "../src/gvcalc.f":222 127 {*movsf_internal}
     (nil))
(insn 1179 719 1212 15 (set (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -868 [0xfffffffffffffc9c])) [14 %sfp+-868 S4 A32])
        (reg:SF 28 xmm7 [orig:326 _240 ] [326])) "../src/gvcalc.f":222 127 {*movsf_internal}
     (nil))
(note 1212 1179 1201 15 NOTE_INSN_DELETED)
(note 1201 1212 720 15 NOTE_INSN_DELETED)
(insn 720 1201 721 15 (set (reg:SF 22 xmm1 [orig:327 a.14_241 ] [327])
        (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -332 [0xfffffffffffffeb4])) [1 a+0 S4 A32])) "../src/gvcalc.f":222 127 {*movsf_internal}
     (nil))
(insn 721 720 722 15 (set (reg:SF 21 xmm0 [743])
        (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -304 [0xfffffffffffffed0])) [1 acl0+0 S4 A32])) "../src/gvcalc.f":222 127 {*movsf_internal}
     (nil))
(insn 722 721 724 15 (set (reg:SF 21 xmm0 [orig:328 _242 ] [328])
        (minus:SF (reg:SF 21 xmm0 [743])
            (reg:SF 22 xmm1 [orig:327 a.14_241 ] [327]))) "../src/gvcalc.f":222 805 {*fop_sf_1}
     (nil))
(call_insn/u 724 722 1180 15 (set (reg:SF 21 xmm0)
        (call (mem:QI (symbol_ref:DI ("sinf") [flags 0x41]  <function_decl 0x14263c500 __builtin_sinf>) [0 __builtin_sinf S1 A8])
            (const_int 0 [0]))) "../src/gvcalc.f":222 665 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:SF (use (reg:SF 21 xmm0))
        (nil)))
(note 1180 724 1207 15 NOTE_INSN_DELETED)
(note 1207 1180 726 15 NOTE_INSN_DELETED)
(insn 726 1207 727 15 (set (reg:SF 21 xmm0 [744])
        (mult:SF (reg:SF 21 xmm0 [orig:329 _243 ] [329])
            (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -868 [0xfffffffffffffc9c])) [14 %sfp+-868 S4 A32]))) "../src/gvcalc.f":222 802 {*fop_sf_comm}
     (nil))
(insn 727 726 728 15 (set (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -308 [0xfffffffffffffecc])) [1 cl_a+0 S4 A32])
        (reg:SF 21 xmm0 [744])) "../src/gvcalc.f":222 127 {*movsf_internal}
     (nil))
(insn 728 727 729 15 (set (reg:SF 21 xmm0 [746])
        (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -308 [0xfffffffffffffecc])) [1 cl_a+0 S4 A32])) "../src/gvcalc.f":224 127 {*movsf_internal}
     (nil))
(insn 729 728 730 15 (set (reg:SF 21 xmm0 [745])
        (mult:SF (reg:SF 21 xmm0 [746])
            (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -268 [0xfffffffffffffef4])) [1 a_psi+0 S4 A32]))) "../src/gvcalc.f":224 802 {*fop_sf_comm}
     (nil))
(insn 730 729 731 15 (set (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -20 [0xffffffffffffffec])) [1 cl_psi+0 S4 A32])
        (reg:SF 21 xmm0 [745])) "../src/gvcalc.f":224 127 {*movsf_internal}
     (nil))
(insn 731 730 732 15 (set (reg:SF 21 xmm0 [747])
        (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -308 [0xfffffffffffffecc])) [1 cl_a+0 S4 A32])) "../src/gvcalc.f":225 127 {*movsf_internal}
     (nil))
(insn 732 731 733 15 (set (reg:SF 21 xmm0 [orig:330 _244 ] [330])
        (mult:SF (reg:SF 21 xmm0 [747])
            (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -272 [0xfffffffffffffef0])) [1 a_vel+0 S4 A32]))) "../src/gvcalc.f":225 802 {*fop_sf_comm}
     (nil))
(insn 733 732 734 15 (set (reg/f:DI 0 ax [748])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int 200 [0xc8])) [10 cl_vel+0 S8 A64])) "../src/gvcalc.f":225 81 {*movdi_internal}
     (nil))
(insn 734 733 735 15 (set (mem:SF (reg/f:DI 0 ax [748]) [1 *cl_vel_554(D)+0 S4 A32])
        (reg:SF 21 xmm0 [orig:330 _244 ] [330])) "../src/gvcalc.f":225 127 {*movsf_internal}
     (nil))
(insn 735 734 736 15 (set (reg:SF 21 xmm0 [749])
        (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -308 [0xfffffffffffffecc])) [1 cl_a+0 S4 A32])) "../src/gvcalc.f":226 127 {*movsf_internal}
     (nil))
(insn 736 735 737 15 (set (reg:SF 21 xmm0 [orig:331 _245 ] [331])
        (mult:SF (reg:SF 21 xmm0 [749])
            (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -276 [0xfffffffffffffeec])) [1 a_omg+0 S4 A32]))) "../src/gvcalc.f":226 802 {*fop_sf_comm}
     (nil))
(insn 737 736 738 15 (set (reg/f:DI 0 ax [750])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int 208 [0xd0])) [10 cl_omg+0 S8 A64])) "../src/gvcalc.f":226 81 {*movdi_internal}
     (nil))
(insn 738 737 739 15 (set (mem:SF (reg/f:DI 0 ax [750]) [1 *cl_omg_556(D)+0 S4 A32])
        (reg:SF 21 xmm0 [orig:331 _245 ] [331])) "../src/gvcalc.f":226 127 {*movsf_internal}
     (nil))
(insn 739 738 740 15 (set (reg:SF 21 xmm0 [751])
        (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -308 [0xfffffffffffffecc])) [1 cl_a+0 S4 A32])) "../src/gvcalc.f":227 127 {*movsf_internal}
     (nil))
(insn 740 739 741 15 (set (reg:SF 21 xmm0 [orig:332 _246 ] [332])
        (mult:SF (reg:SF 21 xmm0 [751])
            (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -280 [0xfffffffffffffee8])) [1 a_be+0 S4 A32]))) "../src/gvcalc.f":227 802 {*fop_sf_comm}
     (nil))
(insn 741 740 742 15 (set (reg/f:DI 0 ax [752])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int 224 [0xe0])) [10 cl_be+0 S8 A64])) "../src/gvcalc.f":227 81 {*movdi_internal}
     (nil))
(insn 742 741 1108 15 (set (mem:SF (reg/f:DI 0 ax [752]) [1 *cl_be_558(D)+0 S4 A32])
        (reg:SF 21 xmm0 [orig:332 _246 ] [332])) "../src/gvcalc.f":227 127 {*movsf_internal}
     (nil))
(jump_insn 1108 742 1109 15 (set (pc)
        (label_ref 800)) 649 {jump}
     (nil)
 -> 800)
;;  succ:       18 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 20 [frame]

(barrier 1109 1108 1107)
;; basic block 16, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 15, next block 17, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       14
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 17 [flags] 21 [xmm0] 22 [xmm1]
(code_label 1107 1109 746 16 26 (nil) [1 uses])
(note 746 1107 747 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(insn 747 746 748 16 (set (reg/f:DI 0 ax [753])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int 192 [0xc0])) [10 cl+0 S8 A64])) "../src/gvcalc.f":228 81 {*movdi_internal}
     (nil))
(insn 748 747 749 16 (set (reg:SF 22 xmm1 [orig:333 _247 ] [333])
        (mem:SF (reg/f:DI 0 ax [753]) [1 *cl_551(D)+0 S4 A32])) "../src/gvcalc.f":228 127 {*movsf_internal}
     (nil))
(insn 749 748 750 16 (set (reg/f:DI 0 ax [754])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int 48 [0x30])) [10 clmin+0 S8 A64])) "../src/gvcalc.f":228 81 {*movdi_internal}
     (nil))
(insn 750 749 751 16 (set (reg:SF 21 xmm0 [orig:334 _248 ] [334])
        (mem:SF (reg/f:DI 0 ax [754]) [1 *clmin_563(D)+0 S4 A32])) "../src/gvcalc.f":228 127 {*movsf_internal}
     (nil))
(insn 751 750 752 16 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg:SF 21 xmm0 [orig:334 _248 ] [334])
            (reg:SF 22 xmm1 [orig:333 _247 ] [333]))) "../src/gvcalc.f":228 51 {*cmpiusf}
     (nil))
(jump_insn 752 751 756 16 (set (pc)
        (if_then_else (unle (reg:CCFPU 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 800)
            (pc))) "../src/gvcalc.f":228 617 {*jcc_1}
     (nil)
 -> 800)
;;  succ:       17 (FALLTHRU)
;;              18
;; lr  out 	 6 [bp] 7 [sp] 20 [frame]

;; basic block 17, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 16, next block 18, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       16 (FALLTHRU)
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
(note 756 752 757 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(insn 757 756 758 17 (set (reg/f:DI 0 ax [755])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int 232 [0xe8])) [11 stall+0 S8 A64])) "../src/gvcalc.f":229 81 {*movdi_internal}
     (nil))
(insn 758 757 759 17 (set (mem:SI (reg/f:DI 0 ax [755]) [12 *stall_560(D)+0 S4 A32])
        (const_int 1 [0x1])) "../src/gvcalc.f":229 82 {*movsi_internal}
     (nil))
(insn 759 758 760 17 (set (reg/f:DI 0 ax [756])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int 32 [0x20])) [10 cl0+0 S8 A64])) "../src/gvcalc.f":230 81 {*movdi_internal}
     (nil))
(insn 760 759 761 17 (set (reg:SF 21 xmm0 [orig:335 _249 ] [335])
        (mem:SF (reg/f:DI 0 ax [756]) [1 *cl0_415(D)+0 S4 A32])) "../src/gvcalc.f":230 127 {*movsf_internal}
     (nil))
(insn 761 760 762 17 (set (reg/f:DI 0 ax [757])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int 40 [0x28])) [10 dclda+0 S8 A64])) "../src/gvcalc.f":230 81 {*movdi_internal}
     (nil))
(insn 762 761 763 17 (set (reg:SF 22 xmm1 [orig:336 _250 ] [336])
        (mem:SF (reg/f:DI 0 ax [757]) [1 *dclda_416(D)+0 S4 A32])) "../src/gvcalc.f":230 127 {*movsf_internal}
     (nil))
(insn 763 762 764 17 (set (reg:SF 21 xmm0 [758])
        (div:SF (reg:SF 21 xmm0 [orig:335 _249 ] [335])
            (reg:SF 22 xmm1 [orig:336 _250 ] [336]))) "../src/gvcalc.f":230 805 {*fop_sf_1}
     (nil))
(insn 764 763 765 17 (set (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -304 [0xfffffffffffffed0])) [1 acl0+0 S4 A32])
        (reg:SF 21 xmm0 [758])) "../src/gvcalc.f":230 127 {*movsf_internal}
     (nil))
(insn 765 764 766 17 (set (reg/f:DI 0 ax [759])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int 48 [0x30])) [10 clmin+0 S8 A64])) "../src/gvcalc.f":232 81 {*movdi_internal}
     (nil))
(insn 766 765 1181 17 (set (reg:SF 26 xmm5 [orig:337 _251 ] [337])
        (mem:SF (reg/f:DI 0 ax [759]) [1 *clmin_563(D)+0 S4 A32])) "../src/gvcalc.f":232 127 {*movsf_internal}
     (nil))
(insn 1181 766 1215 17 (set (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -868 [0xfffffffffffffc9c])) [14 %sfp+-868 S4 A32])
        (reg:SF 26 xmm5 [orig:337 _251 ] [337])) "../src/gvcalc.f":232 127 {*movsf_internal}
     (nil))
(note 1215 1181 1204 17 NOTE_INSN_DELETED)
(note 1204 1215 767 17 NOTE_INSN_DELETED)
(insn 767 1204 768 17 (set (reg:SF 21 xmm0 [orig:338 a.15_252 ] [338])
        (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -332 [0xfffffffffffffeb4])) [1 a+0 S4 A32])) "../src/gvcalc.f":232 127 {*movsf_internal}
     (nil))
(insn 768 767 770 17 (set (reg:SF 21 xmm0 [orig:339 _253 ] [339])
        (minus:SF (reg:SF 21 xmm0 [orig:338 a.15_252 ] [338])
            (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -304 [0xfffffffffffffed0])) [1 acl0+0 S4 A32]))) "../src/gvcalc.f":232 805 {*fop_sf_1}
     (nil))
(call_insn/u 770 768 1182 17 (set (reg:SF 21 xmm0)
        (call (mem:QI (symbol_ref:DI ("cosf") [flags 0x41]  <function_decl 0x14263a700 __builtin_cosf>) [0 __builtin_cosf S1 A8])
            (const_int 0 [0]))) "../src/gvcalc.f":232 665 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:SF (use (reg:SF 21 xmm0))
        (nil)))
(note 1182 770 1206 17 NOTE_INSN_DELETED)
(note 1206 1182 772 17 NOTE_INSN_DELETED)
(insn 772 1206 773 17 (set (reg:SF 21 xmm0 [orig:341 _255 ] [341])
        (mult:SF (reg:SF 21 xmm0 [orig:340 _254 ] [340])
            (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -868 [0xfffffffffffffc9c])) [14 %sfp+-868 S4 A32]))) "../src/gvcalc.f":232 802 {*fop_sf_comm}
     (nil))
(insn 773 772 774 17 (set (reg/f:DI 0 ax [760])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int 192 [0xc0])) [10 cl+0 S8 A64])) "../src/gvcalc.f":232 81 {*movdi_internal}
     (nil))
(insn 774 773 775 17 (set (mem:SF (reg/f:DI 0 ax [760]) [1 *cl_551(D)+0 S4 A32])
        (reg:SF 21 xmm0 [orig:341 _255 ] [341])) "../src/gvcalc.f":232 127 {*movsf_internal}
     (nil))
(insn 775 774 776 17 (set (reg/f:DI 0 ax [761])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int 48 [0x30])) [10 clmin+0 S8 A64])) "../src/gvcalc.f":233 81 {*movdi_internal}
     (nil))
(insn 776 775 1183 17 (set (reg:SF 27 xmm6 [orig:342 _256 ] [342])
        (mem:SF (reg/f:DI 0 ax [761]) [1 *clmin_563(D)+0 S4 A32])) "../src/gvcalc.f":233 127 {*movsf_internal}
     (nil))
(insn 1183 776 1214 17 (set (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -868 [0xfffffffffffffc9c])) [14 %sfp+-868 S4 A32])
        (reg:SF 27 xmm6 [orig:342 _256 ] [342])) "../src/gvcalc.f":233 127 {*movsf_internal}
     (nil))
(note 1214 1183 1203 17 NOTE_INSN_DELETED)
(note 1203 1214 777 17 NOTE_INSN_DELETED)
(insn 777 1203 778 17 (set (reg:SF 22 xmm1 [orig:343 a.16_257 ] [343])
        (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -332 [0xfffffffffffffeb4])) [1 a+0 S4 A32])) "../src/gvcalc.f":233 127 {*movsf_internal}
     (nil))
(insn 778 777 779 17 (set (reg:SF 21 xmm0 [762])
        (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -304 [0xfffffffffffffed0])) [1 acl0+0 S4 A32])) "../src/gvcalc.f":233 127 {*movsf_internal}
     (nil))
(insn 779 778 781 17 (set (reg:SF 21 xmm0 [orig:344 _258 ] [344])
        (minus:SF (reg:SF 21 xmm0 [762])
            (reg:SF 22 xmm1 [orig:343 a.16_257 ] [343]))) "../src/gvcalc.f":233 805 {*fop_sf_1}
     (nil))
(call_insn/u 781 779 1184 17 (set (reg:SF 21 xmm0)
        (call (mem:QI (symbol_ref:DI ("sinf") [flags 0x41]  <function_decl 0x14263c500 __builtin_sinf>) [0 __builtin_sinf S1 A8])
            (const_int 0 [0]))) "../src/gvcalc.f":233 665 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:SF (use (reg:SF 21 xmm0))
        (nil)))
(note 1184 781 1205 17 NOTE_INSN_DELETED)
(note 1205 1184 783 17 NOTE_INSN_DELETED)
(insn 783 1205 784 17 (set (reg:SF 21 xmm0 [763])
        (mult:SF (reg:SF 21 xmm0 [orig:345 _259 ] [345])
            (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -868 [0xfffffffffffffc9c])) [14 %sfp+-868 S4 A32]))) "../src/gvcalc.f":233 802 {*fop_sf_comm}
     (nil))
(insn 784 783 785 17 (set (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -308 [0xfffffffffffffecc])) [1 cl_a+0 S4 A32])
        (reg:SF 21 xmm0 [763])) "../src/gvcalc.f":233 127 {*movsf_internal}
     (nil))
(insn 785 784 786 17 (set (reg:SF 21 xmm0 [765])
        (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -308 [0xfffffffffffffecc])) [1 cl_a+0 S4 A32])) "../src/gvcalc.f":235 127 {*movsf_internal}
     (nil))
(insn 786 785 787 17 (set (reg:SF 21 xmm0 [764])
        (mult:SF (reg:SF 21 xmm0 [765])
            (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -268 [0xfffffffffffffef4])) [1 a_psi+0 S4 A32]))) "../src/gvcalc.f":235 802 {*fop_sf_comm}
     (nil))
(insn 787 786 788 17 (set (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -20 [0xffffffffffffffec])) [1 cl_psi+0 S4 A32])
        (reg:SF 21 xmm0 [764])) "../src/gvcalc.f":235 127 {*movsf_internal}
     (nil))
(insn 788 787 789 17 (set (reg:SF 21 xmm0 [766])
        (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -308 [0xfffffffffffffecc])) [1 cl_a+0 S4 A32])) "../src/gvcalc.f":236 127 {*movsf_internal}
     (nil))
(insn 789 788 790 17 (set (reg:SF 21 xmm0 [orig:346 _260 ] [346])
        (mult:SF (reg:SF 21 xmm0 [766])
            (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -272 [0xfffffffffffffef0])) [1 a_vel+0 S4 A32]))) "../src/gvcalc.f":236 802 {*fop_sf_comm}
     (nil))
(insn 790 789 791 17 (set (reg/f:DI 0 ax [767])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int 200 [0xc8])) [10 cl_vel+0 S8 A64])) "../src/gvcalc.f":236 81 {*movdi_internal}
     (nil))
(insn 791 790 792 17 (set (mem:SF (reg/f:DI 0 ax [767]) [1 *cl_vel_554(D)+0 S4 A32])
        (reg:SF 21 xmm0 [orig:346 _260 ] [346])) "../src/gvcalc.f":236 127 {*movsf_internal}
     (nil))
(insn 792 791 793 17 (set (reg:SF 21 xmm0 [768])
        (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -308 [0xfffffffffffffecc])) [1 cl_a+0 S4 A32])) "../src/gvcalc.f":237 127 {*movsf_internal}
     (nil))
(insn 793 792 794 17 (set (reg:SF 21 xmm0 [orig:347 _261 ] [347])
        (mult:SF (reg:SF 21 xmm0 [768])
            (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -276 [0xfffffffffffffeec])) [1 a_omg+0 S4 A32]))) "../src/gvcalc.f":237 802 {*fop_sf_comm}
     (nil))
(insn 794 793 795 17 (set (reg/f:DI 0 ax [769])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int 208 [0xd0])) [10 cl_omg+0 S8 A64])) "../src/gvcalc.f":237 81 {*movdi_internal}
     (nil))
(insn 795 794 796 17 (set (mem:SF (reg/f:DI 0 ax [769]) [1 *cl_omg_556(D)+0 S4 A32])
        (reg:SF 21 xmm0 [orig:347 _261 ] [347])) "../src/gvcalc.f":237 127 {*movsf_internal}
     (nil))
(insn 796 795 797 17 (set (reg:SF 21 xmm0 [770])
        (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -308 [0xfffffffffffffecc])) [1 cl_a+0 S4 A32])) "../src/gvcalc.f":238 127 {*movsf_internal}
     (nil))
(insn 797 796 798 17 (set (reg:SF 21 xmm0 [orig:348 _262 ] [348])
        (mult:SF (reg:SF 21 xmm0 [770])
            (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -280 [0xfffffffffffffee8])) [1 a_be+0 S4 A32]))) "../src/gvcalc.f":238 802 {*fop_sf_comm}
     (nil))
(insn 798 797 799 17 (set (reg/f:DI 0 ax [771])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int 224 [0xe0])) [10 cl_be+0 S8 A64])) "../src/gvcalc.f":238 81 {*movdi_internal}
     (nil))
(insn 799 798 800 17 (set (mem:SF (reg/f:DI 0 ax [771]) [1 *cl_be_558(D)+0 S4 A32])
        (reg:SF 21 xmm0 [orig:348 _262 ] [348])) "../src/gvcalc.f":238 127 {*movsf_internal}
     (nil))
;;  succ:       18 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 20 [frame]

;; basic block 18, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 17, next block 19, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       16
;;              17 (FALLTHRU)
;;              15 [100.0%] 
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 1 [dx] 17 [flags] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3]
(code_label 800 799 801 18 12 (nil) [2 uses])
(note 801 800 802 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
(insn 802 801 803 18 (set (reg/f:DI 0 ax [772])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int 72 [0x48])) [10 gam+0 S8 A64])) "../src/gvcalc.f":242 81 {*movdi_internal}
     (nil))
(insn 803 802 804 18 (set (reg:SF 22 xmm1 [orig:349 _263 ] [349])
        (mem:SF (reg/f:DI 0 ax [772]) [1 *gam_508(D)+0 S4 A32])) "../src/gvcalc.f":242 127 {*movsf_internal}
     (nil))
(insn 804 803 805 18 (set (reg/f:DI 0 ax [773])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -824 [0xfffffffffffffcc8])) [10 chord+0 S8 A64])) "../src/gvcalc.f":242 81 {*movdi_internal}
     (nil))
(insn 805 804 806 18 (set (reg:SF 23 xmm2 [orig:350 _264 ] [350])
        (mem:SF (reg/f:DI 0 ax [773]) [1 *chord_580(D)+0 S4 A32])) "../src/gvcalc.f":242 127 {*movsf_internal}
     (nil))
(insn 806 805 807 18 (set (reg:SF 21 xmm0 [774])
        (mem/u/c:SF (symbol_ref/u:DI ("*lC3") [flags 0x2]) [1  S4 A32])) "../src/gvcalc.f":242 127 {*movsf_internal}
     (expr_list:REG_EQUAL (const_double:SF 5.0e-1 [0x0.8p+0])
        (nil)))
(insn 807 806 808 18 (set (reg:SF 21 xmm0 [orig:351 _265 ] [351])
        (mult:SF (reg:SF 21 xmm0 [774])
            (reg:SF 23 xmm2 [orig:350 _264 ] [350]))) "../src/gvcalc.f":242 802 {*fop_sf_comm}
     (nil))
(insn 808 807 809 18 (set (reg/f:DI 0 ax [775])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int 192 [0xc0])) [10 cl+0 S8 A64])) "../src/gvcalc.f":242 81 {*movdi_internal}
     (nil))
(insn 809 808 810 18 (set (reg:SF 23 xmm2 [orig:352 _266 ] [352])
        (mem:SF (reg/f:DI 0 ax [775]) [1 *cl_551(D)+0 S4 A32])) "../src/gvcalc.f":242 127 {*movsf_internal}
     (nil))
(insn 810 809 811 18 (set (reg:SF 21 xmm0 [orig:353 _267 ] [353])
        (mult:SF (reg:SF 21 xmm0 [orig:351 _265 ] [351])
            (reg:SF 23 xmm2 [orig:352 _266 ] [352]))) "../src/gvcalc.f":242 802 {*fop_sf_comm}
     (nil))
(insn 811 810 812 18 (set (reg:SF 21 xmm0 [orig:354 _268 ] [354])
        (mult:SF (reg:SF 21 xmm0 [orig:353 _267 ] [353])
            (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -252 [0xffffffffffffff04])) [1 w+0 S4 A32]))) "../src/gvcalc.f":242 802 {*fop_sf_comm}
     (nil))
(insn 812 811 1186 18 (set (reg:SF 22 xmm1 [orig:349 _263 ] [349])
        (minus:SF (reg:SF 22 xmm1 [orig:349 _263 ] [349])
            (reg:SF 21 xmm0 [orig:354 _268 ] [354]))) "../src/gvcalc.f":242 805 {*fop_sf_1}
     (nil))
(insn 1186 812 813 18 (set (reg:SF 21 xmm0 [orig:355 _269 ] [355])
        (reg:SF 22 xmm1 [orig:349 _263 ] [349])) "../src/gvcalc.f":242 127 {*movsf_internal}
     (nil))
(insn 813 1186 814 18 (set (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -336 [0xfffffffffffffeb0])) [1 res+0 S4 A64])
        (reg:SF 21 xmm0 [orig:355 _269 ] [355])) "../src/gvcalc.f":242 127 {*movsf_internal}
     (nil))
(insn 814 813 815 18 (set (reg/f:DI 0 ax [776])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -824 [0xfffffffffffffcc8])) [10 chord+0 S8 A64])) "../src/gvcalc.f":243 81 {*movdi_internal}
     (nil))
(insn 815 814 816 18 (set (reg:SF 22 xmm1 [orig:356 _270 ] [356])
        (mem:SF (reg/f:DI 0 ax [776]) [1 *chord_580(D)+0 S4 A32])) "../src/gvcalc.f":243 127 {*movsf_internal}
     (nil))
(insn 816 815 817 18 (set (reg:SF 21 xmm0 [777])
        (mem/u/c:SF (symbol_ref/u:DI ("*lC3") [flags 0x2]) [1  S4 A32])) "../src/gvcalc.f":243 127 {*movsf_internal}
     (expr_list:REG_EQUAL (const_double:SF 5.0e-1 [0x0.8p+0])
        (nil)))
(insn 817 816 818 18 (set (reg:SF 21 xmm0 [orig:357 _271 ] [357])
        (mult:SF (reg:SF 21 xmm0 [777])
            (reg:SF 22 xmm1 [orig:356 _270 ] [356]))) "../src/gvcalc.f":243 802 {*fop_sf_comm}
     (nil))
(insn 818 817 819 18 (set (reg/f:DI 0 ax [778])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int 192 [0xc0])) [10 cl+0 S8 A64])) "../src/gvcalc.f":243 81 {*movdi_internal}
     (nil))
(insn 819 818 1187 18 (set (reg:SF 22 xmm1 [orig:358 _272 ] [358])
        (mem:SF (reg/f:DI 0 ax [778]) [1 *cl_551(D)+0 S4 A32])) "../src/gvcalc.f":243 127 {*movsf_internal}
     (nil))
(insn 1187 819 820 18 (set (reg:SF 23 xmm2 [orig:358 _272 ] [358])
        (reg:SF 22 xmm1 [orig:358 _272 ] [358])) "../src/gvcalc.f":243 127 {*movsf_internal}
     (nil))
(insn 820 1187 821 18 (set (reg:SF 23 xmm2 [orig:358 _272 ] [358])
        (mult:SF (reg:SF 23 xmm2 [orig:358 _272 ] [358])
            (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -256 [0xffffffffffffff00])) [1 w_psi+0 S4 A32]))) "../src/gvcalc.f":243 802 {*fop_sf_comm}
     (nil))
(insn 821 820 822 18 (set (reg:SF 22 xmm1 [779])
        (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -20 [0xffffffffffffffec])) [1 cl_psi+0 S4 A32])) "../src/gvcalc.f":243 127 {*movsf_internal}
     (nil))
(insn 822 821 823 18 (set (reg:SF 22 xmm1 [orig:360 _274 ] [360])
        (mult:SF (reg:SF 22 xmm1 [779])
            (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -252 [0xffffffffffffff04])) [1 w+0 S4 A32]))) "../src/gvcalc.f":243 802 {*fop_sf_comm}
     (nil))
(insn 823 822 825 18 (set (reg:SF 22 xmm1 [orig:361 _275 ] [361])
        (plus:SF (reg:SF 22 xmm1 [orig:360 _274 ] [360])
            (reg:SF 23 xmm2 [orig:359 _273 ] [359]))) "../src/gvcalc.f":243 802 {*fop_sf_comm}
     (nil))
(insn 825 823 826 18 (set (reg:SF 21 xmm0 [orig:363 _277 ] [363])
        (mult:SF (reg:SF 21 xmm0 [orig:357 _271 ] [357])
            (reg:SF 22 xmm1 [orig:362 _276 ] [362]))) "../src/gvcalc.f":243 802 {*fop_sf_comm}
     (nil))
(insn 826 825 827 18 (set (reg:SF 22 xmm1 [781])
        (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -40 [0xffffffffffffffd8])) [1 gam_psi+0 S4 A32])) "../src/gvcalc.f":243 127 {*movsf_internal}
     (nil))
(insn 827 826 1190 18 (set (reg:SF 22 xmm1 [781])
        (minus:SF (reg:SF 22 xmm1 [781])
            (reg:SF 21 xmm0 [orig:363 _277 ] [363]))) "../src/gvcalc.f":243 805 {*fop_sf_1}
     (nil))
(insn 1190 827 828 18 (set (reg:SF 21 xmm0 [780])
        (reg:SF 22 xmm1 [781])) "../src/gvcalc.f":243 127 {*movsf_internal}
     (nil))
(insn 828 1190 829 18 (set (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -80 [0xffffffffffffffb0])) [1 res_psi+0 S4 A32])
        (reg:SF 21 xmm0 [780])) "../src/gvcalc.f":243 127 {*movsf_internal}
     (nil))
(insn 829 828 830 18 (set (reg/f:DI 0 ax [782])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int 80 [0x50])) [10 gam_vel+0 S8 A64])) "../src/gvcalc.f":244 81 {*movdi_internal}
     (nil))
(insn 830 829 831 18 (set (reg:SF 24 xmm3 [orig:364 _278 ] [364])
        (mem:SF (reg/f:DI 0 ax [782]) [1 *gam_vel_511(D)+0 S4 A32])) "../src/gvcalc.f":244 127 {*movsf_internal}
     (nil))
(insn 831 830 832 18 (set (reg/f:DI 0 ax [783])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -824 [0xfffffffffffffcc8])) [10 chord+0 S8 A64])) "../src/gvcalc.f":244 81 {*movdi_internal}
     (nil))
(insn 832 831 833 18 (set (reg:SF 22 xmm1 [orig:365 _279 ] [365])
        (mem:SF (reg/f:DI 0 ax [783]) [1 *chord_580(D)+0 S4 A32])) "../src/gvcalc.f":244 127 {*movsf_internal}
     (nil))
(insn 833 832 834 18 (set (reg:SF 21 xmm0 [784])
        (mem/u/c:SF (symbol_ref/u:DI ("*lC3") [flags 0x2]) [1  S4 A32])) "../src/gvcalc.f":244 127 {*movsf_internal}
     (expr_list:REG_EQUAL (const_double:SF 5.0e-1 [0x0.8p+0])
        (nil)))
(insn 834 833 835 18 (set (reg:SF 21 xmm0 [orig:366 _280 ] [366])
        (mult:SF (reg:SF 21 xmm0 [784])
            (reg:SF 22 xmm1 [orig:365 _279 ] [365]))) "../src/gvcalc.f":244 802 {*fop_sf_comm}
     (nil))
(insn 835 834 836 18 (set (reg/f:DI 0 ax [785])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int 192 [0xc0])) [10 cl+0 S8 A64])) "../src/gvcalc.f":244 81 {*movdi_internal}
     (nil))
(insn 836 835 1191 18 (set (reg:SF 22 xmm1 [orig:367 _281 ] [367])
        (mem:SF (reg/f:DI 0 ax [785]) [1 *cl_551(D)+0 S4 A32])) "../src/gvcalc.f":244 127 {*movsf_internal}
     (nil))
(insn 1191 836 837 18 (set (reg:SF 23 xmm2 [orig:367 _281 ] [367])
        (reg:SF 22 xmm1 [orig:367 _281 ] [367])) "../src/gvcalc.f":244 127 {*movsf_internal}
     (nil))
(insn 837 1191 838 18 (set (reg:SF 23 xmm2 [orig:367 _281 ] [367])
        (mult:SF (reg:SF 23 xmm2 [orig:367 _281 ] [367])
            (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -260 [0xfffffffffffffefc])) [1 w_vel+0 S4 A32]))) "../src/gvcalc.f":244 802 {*fop_sf_comm}
     (nil))
(insn 838 837 839 18 (set (reg/f:DI 0 ax [786])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int 200 [0xc8])) [10 cl_vel+0 S8 A64])) "../src/gvcalc.f":244 81 {*movdi_internal}
     (nil))
(insn 839 838 840 18 (set (reg:SF 22 xmm1 [orig:369 _283 ] [369])
        (mem:SF (reg/f:DI 0 ax [786]) [1 *cl_vel_554(D)+0 S4 A32])) "../src/gvcalc.f":244 127 {*movsf_internal}
     (nil))
(insn 840 839 841 18 (set (reg:SF 22 xmm1 [orig:370 _284 ] [370])
        (mult:SF (reg:SF 22 xmm1 [orig:369 _283 ] [369])
            (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -252 [0xffffffffffffff04])) [1 w+0 S4 A32]))) "../src/gvcalc.f":244 802 {*fop_sf_comm}
     (nil))
(insn 841 840 843 18 (set (reg:SF 22 xmm1 [orig:371 _285 ] [371])
        (plus:SF (reg:SF 22 xmm1 [orig:370 _284 ] [370])
            (reg:SF 23 xmm2 [orig:368 _282 ] [368]))) "../src/gvcalc.f":244 802 {*fop_sf_comm}
     (nil))
(insn 843 841 844 18 (set (reg:SF 21 xmm0 [orig:373 _287 ] [373])
        (mult:SF (reg:SF 21 xmm0 [orig:366 _280 ] [366])
            (reg:SF 22 xmm1 [orig:372 _286 ] [372]))) "../src/gvcalc.f":244 802 {*fop_sf_comm}
     (nil))
(insn 844 843 1194 18 (set (reg:SF 24 xmm3 [orig:364 _278 ] [364])
        (minus:SF (reg:SF 24 xmm3 [orig:364 _278 ] [364])
            (reg:SF 21 xmm0 [orig:373 _287 ] [373]))) "../src/gvcalc.f":244 805 {*fop_sf_1}
     (nil))
(insn 1194 844 845 18 (set (reg:SF 21 xmm0 [787])
        (reg:SF 24 xmm3 [orig:364 _278 ] [364])) "../src/gvcalc.f":244 127 {*movsf_internal}
     (nil))
(insn 845 1194 846 18 (set (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -84 [0xffffffffffffffac])) [1 res_vel+0 S4 A32])
        (reg:SF 21 xmm0 [787])) "../src/gvcalc.f":244 127 {*movsf_internal}
     (nil))
(insn 846 845 847 18 (set (reg/f:DI 0 ax [788])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int 88 [0x58])) [10 gam_omg+0 S8 A64])) "../src/gvcalc.f":245 81 {*movdi_internal}
     (nil))
(insn 847 846 848 18 (set (reg:SF 24 xmm3 [orig:374 _288 ] [374])
        (mem:SF (reg/f:DI 0 ax [788]) [1 *gam_omg_513(D)+0 S4 A32])) "../src/gvcalc.f":245 127 {*movsf_internal}
     (nil))
(insn 848 847 849 18 (set (reg/f:DI 0 ax [789])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -824 [0xfffffffffffffcc8])) [10 chord+0 S8 A64])) "../src/gvcalc.f":245 81 {*movdi_internal}
     (nil))
(insn 849 848 850 18 (set (reg:SF 22 xmm1 [orig:375 _289 ] [375])
        (mem:SF (reg/f:DI 0 ax [789]) [1 *chord_580(D)+0 S4 A32])) "../src/gvcalc.f":245 127 {*movsf_internal}
     (nil))
(insn 850 849 851 18 (set (reg:SF 21 xmm0 [790])
        (mem/u/c:SF (symbol_ref/u:DI ("*lC3") [flags 0x2]) [1  S4 A32])) "../src/gvcalc.f":245 127 {*movsf_internal}
     (expr_list:REG_EQUAL (const_double:SF 5.0e-1 [0x0.8p+0])
        (nil)))
(insn 851 850 852 18 (set (reg:SF 21 xmm0 [orig:376 _290 ] [376])
        (mult:SF (reg:SF 21 xmm0 [790])
            (reg:SF 22 xmm1 [orig:375 _289 ] [375]))) "../src/gvcalc.f":245 802 {*fop_sf_comm}
     (nil))
(insn 852 851 853 18 (set (reg/f:DI 0 ax [791])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int 192 [0xc0])) [10 cl+0 S8 A64])) "../src/gvcalc.f":245 81 {*movdi_internal}
     (nil))
(insn 853 852 1195 18 (set (reg:SF 22 xmm1 [orig:377 _291 ] [377])
        (mem:SF (reg/f:DI 0 ax [791]) [1 *cl_551(D)+0 S4 A32])) "../src/gvcalc.f":245 127 {*movsf_internal}
     (nil))
(insn 1195 853 854 18 (set (reg:SF 23 xmm2 [orig:377 _291 ] [377])
        (reg:SF 22 xmm1 [orig:377 _291 ] [377])) "../src/gvcalc.f":245 127 {*movsf_internal}
     (nil))
(insn 854 1195 855 18 (set (reg:SF 23 xmm2 [orig:377 _291 ] [377])
        (mult:SF (reg:SF 23 xmm2 [orig:377 _291 ] [377])
            (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -264 [0xfffffffffffffef8])) [1 w_omg+0 S4 A32]))) "../src/gvcalc.f":245 802 {*fop_sf_comm}
     (nil))
(insn 855 854 856 18 (set (reg/f:DI 0 ax [792])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int 208 [0xd0])) [10 cl_omg+0 S8 A64])) "../src/gvcalc.f":245 81 {*movdi_internal}
     (nil))
(insn 856 855 857 18 (set (reg:SF 22 xmm1 [orig:379 _293 ] [379])
        (mem:SF (reg/f:DI 0 ax [792]) [1 *cl_omg_556(D)+0 S4 A32])) "../src/gvcalc.f":245 127 {*movsf_internal}
     (nil))
(insn 857 856 858 18 (set (reg:SF 22 xmm1 [orig:380 _294 ] [380])
        (mult:SF (reg:SF 22 xmm1 [orig:379 _293 ] [379])
            (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -252 [0xffffffffffffff04])) [1 w+0 S4 A32]))) "../src/gvcalc.f":245 802 {*fop_sf_comm}
     (nil))
(insn 858 857 860 18 (set (reg:SF 22 xmm1 [orig:381 _295 ] [381])
        (plus:SF (reg:SF 22 xmm1 [orig:380 _294 ] [380])
            (reg:SF 23 xmm2 [orig:378 _292 ] [378]))) "../src/gvcalc.f":245 802 {*fop_sf_comm}
     (nil))
(insn 860 858 861 18 (set (reg:SF 21 xmm0 [orig:383 _297 ] [383])
        (mult:SF (reg:SF 21 xmm0 [orig:376 _290 ] [376])
            (reg:SF 22 xmm1 [orig:382 _296 ] [382]))) "../src/gvcalc.f":245 802 {*fop_sf_comm}
     (nil))
(insn 861 860 1198 18 (set (reg:SF 24 xmm3 [orig:374 _288 ] [374])
        (minus:SF (reg:SF 24 xmm3 [orig:374 _288 ] [374])
            (reg:SF 21 xmm0 [orig:383 _297 ] [383]))) "../src/gvcalc.f":245 805 {*fop_sf_1}
     (nil))
(insn 1198 861 862 18 (set (reg:SF 21 xmm0 [793])
        (reg:SF 24 xmm3 [orig:374 _288 ] [374])) "../src/gvcalc.f":245 127 {*movsf_internal}
     (nil))
(insn 862 1198 863 18 (set (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -76 [0xffffffffffffffb4])) [1 res_omg+0 S4 A32])
        (reg:SF 21 xmm0 [793])) "../src/gvcalc.f":245 127 {*movsf_internal}
     (nil))
(insn 863 862 864 18 (set (reg/f:DI 0 ax [794])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int 192 [0xc0])) [10 cl+0 S8 A64])) "../src/gvcalc.f":246 81 {*movdi_internal}
     (nil))
(insn 864 863 865 18 (set (reg:SF 22 xmm1 [orig:384 _298 ] [384])
        (mem:SF (reg/f:DI 0 ax [794]) [1 *cl_551(D)+0 S4 A32])) "../src/gvcalc.f":246 127 {*movsf_internal}
     (nil))
(insn 865 864 866 18 (set (reg:SF 21 xmm0 [795])
        (mem/u/c:SF (symbol_ref/u:DI ("*lC3") [flags 0x2]) [1  S4 A32])) "../src/gvcalc.f":246 127 {*movsf_internal}
     (expr_list:REG_EQUAL (const_double:SF 5.0e-1 [0x0.8p+0])
        (nil)))
(insn 866 865 867 18 (set (reg:SF 21 xmm0 [orig:385 _299 ] [385])
        (mult:SF (reg:SF 21 xmm0 [795])
            (reg:SF 22 xmm1 [orig:384 _298 ] [384]))) "../src/gvcalc.f":246 802 {*fop_sf_comm}
     (nil))
(insn 867 866 1235 18 (set (reg:SF 21 xmm0 [orig:386 _300 ] [386])
        (mult:SF (reg:SF 21 xmm0 [orig:385 _299 ] [385])
            (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -252 [0xffffffffffffff04])) [1 w+0 S4 A32]))) "../src/gvcalc.f":246 802 {*fop_sf_comm}
     (nil))
(insn 1235 867 1236 18 (set (reg:V4SF 22 xmm1 [797])
        (vec_merge:V4SF (vec_duplicate:V4SF (mem/u/c:SF (symbol_ref/u:DI ("*lC4") [flags 0x2]) [1  S4 A128]))
            (const_vector:V4SF [
                    (const_double:SF 0.0 [0x0.0p+0])
                    (const_double:SF 0.0 [0x0.0p+0])
                    (const_double:SF 0.0 [0x0.0p+0])
                    (const_double:SF 0.0 [0x0.0p+0])
                ])
            (const_int 1 [0x1]))) "../src/gvcalc.f":246 2453 {vec_setv4sf_0}
     (expr_list:REG_EQUAL (const_vector:V4SF [
                (const_double:SF -0.0 [-0x0.0p+0])
                (const_double:SF 0.0 [0x0.0p+0])
                (const_double:SF 0.0 [0x0.0p+0])
                (const_double:SF 0.0 [0x0.0p+0])
            ])
        (nil)))
(insn 1236 1235 870 18 (set (reg:V4SF 21 xmm0 [796])
        (xor:V4SF (reg:V4SF 21 xmm0 [orig:386 _300 ] [386])
            (reg:V4SF 22 xmm1 [797]))) "../src/gvcalc.f":246 1753 {*xorv4sf3}
     (nil))
(insn 870 1236 871 18 (set (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -72 [0xffffffffffffffb8])) [1 res_ch+0 S4 A32])
        (reg:SF 21 xmm0 [796])) "../src/gvcalc.f":246 127 {*movsf_internal}
     (nil))
(insn 871 870 872 18 (set (reg/f:DI 0 ax [798])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -824 [0xfffffffffffffcc8])) [10 chord+0 S8 A64])) "../src/gvcalc.f":247 81 {*movdi_internal}
     (nil))
(insn 872 871 873 18 (set (reg:SF 22 xmm1 [orig:387 _301 ] [387])
        (mem:SF (reg/f:DI 0 ax [798]) [1 *chord_580(D)+0 S4 A32])) "../src/gvcalc.f":247 127 {*movsf_internal}
     (nil))
(insn 873 872 874 18 (set (reg:SF 21 xmm0 [799])
        (mem/u/c:SF (symbol_ref/u:DI ("*lC3") [flags 0x2]) [1  S4 A32])) "../src/gvcalc.f":247 127 {*movsf_internal}
     (expr_list:REG_EQUAL (const_double:SF 5.0e-1 [0x0.8p+0])
        (nil)))
(insn 874 873 875 18 (set (reg:SF 21 xmm0 [orig:388 _302 ] [388])
        (mult:SF (reg:SF 21 xmm0 [799])
            (reg:SF 22 xmm1 [orig:387 _301 ] [387]))) "../src/gvcalc.f":247 802 {*fop_sf_comm}
     (nil))
(insn 875 874 876 18 (set (reg/f:DI 0 ax [800])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int 224 [0xe0])) [10 cl_be+0 S8 A64])) "../src/gvcalc.f":247 81 {*movdi_internal}
     (nil))
(insn 876 875 877 18 (set (reg:SF 22 xmm1 [orig:389 _303 ] [389])
        (mem:SF (reg/f:DI 0 ax [800]) [1 *cl_be_558(D)+0 S4 A32])) "../src/gvcalc.f":247 127 {*movsf_internal}
     (nil))
(insn 877 876 878 18 (set (reg:SF 21 xmm0 [orig:390 _304 ] [390])
        (mult:SF (reg:SF 21 xmm0 [orig:388 _302 ] [388])
            (reg:SF 22 xmm1 [orig:389 _303 ] [389]))) "../src/gvcalc.f":247 802 {*fop_sf_comm}
     (nil))
(insn 878 877 1237 18 (set (reg:SF 21 xmm0 [orig:391 _305 ] [391])
        (mult:SF (reg:SF 21 xmm0 [orig:390 _304 ] [390])
            (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -252 [0xffffffffffffff04])) [1 w+0 S4 A32]))) "../src/gvcalc.f":247 802 {*fop_sf_comm}
     (nil))
(insn 1237 878 1238 18 (set (reg:V4SF 22 xmm1 [802])
        (vec_merge:V4SF (vec_duplicate:V4SF (mem/u/c:SF (symbol_ref/u:DI ("*lC4") [flags 0x2]) [1  S4 A128]))
            (const_vector:V4SF [
                    (const_double:SF 0.0 [0x0.0p+0])
                    (const_double:SF 0.0 [0x0.0p+0])
                    (const_double:SF 0.0 [0x0.0p+0])
                    (const_double:SF 0.0 [0x0.0p+0])
                ])
            (const_int 1 [0x1]))) "../src/gvcalc.f":247 2453 {vec_setv4sf_0}
     (expr_list:REG_EQUAL (const_vector:V4SF [
                (const_double:SF -0.0 [-0x0.0p+0])
                (const_double:SF 0.0 [0x0.0p+0])
                (const_double:SF 0.0 [0x0.0p+0])
                (const_double:SF 0.0 [0x0.0p+0])
            ])
        (nil)))
(insn 1238 1237 881 18 (set (reg:V4SF 21 xmm0 [801])
        (xor:V4SF (reg:V4SF 21 xmm0 [orig:391 _305 ] [391])
            (reg:V4SF 22 xmm1 [802]))) "../src/gvcalc.f":247 1753 {*xorv4sf3}
     (nil))
(insn 881 1238 882 18 (set (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -68 [0xffffffffffffffbc])) [1 res_be+0 S4 A32])
        (reg:SF 21 xmm0 [801])) "../src/gvcalc.f":247 127 {*movsf_internal}
     (nil))
(insn 882 881 883 18 (set (reg:SF 21 xmm0 [orig:392 res.17_306 ] [392])
        (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -336 [0xfffffffffffffeb0])) [1 res+0 S4 A64])) "../src/gvcalc.f":258 127 {*movsf_internal}
     (nil))
(insn 883 882 1239 18 (set (reg:SF 21 xmm0 [orig:393 _307 ] [393])
        (div:SF (reg:SF 21 xmm0 [orig:392 res.17_306 ] [392])
            (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -80 [0xffffffffffffffb0])) [1 res_psi+0 S4 A32]))) "../src/gvcalc.f":258 805 {*fop_sf_1}
     (nil))
(insn 1239 883 1240 18 (set (reg:V4SF 22 xmm1 [804])
        (vec_merge:V4SF (vec_duplicate:V4SF (mem/u/c:SF (symbol_ref/u:DI ("*lC4") [flags 0x2]) [1  S4 A128]))
            (const_vector:V4SF [
                    (const_double:SF 0.0 [0x0.0p+0])
                    (const_double:SF 0.0 [0x0.0p+0])
                    (const_double:SF 0.0 [0x0.0p+0])
                    (const_double:SF 0.0 [0x0.0p+0])
                ])
            (const_int 1 [0x1]))) "../src/gvcalc.f":258 2453 {vec_setv4sf_0}
     (expr_list:REG_EQUAL (const_vector:V4SF [
                (const_double:SF -0.0 [-0x0.0p+0])
                (const_double:SF 0.0 [0x0.0p+0])
                (const_double:SF 0.0 [0x0.0p+0])
                (const_double:SF 0.0 [0x0.0p+0])
            ])
        (nil)))
(insn 1240 1239 886 18 (set (reg:V4SF 21 xmm0 [803])
        (xor:V4SF (reg:V4SF 21 xmm0 [orig:393 _307 ] [393])
            (reg:V4SF 22 xmm1 [804]))) "../src/gvcalc.f":258 1753 {*xorv4sf3}
     (nil))
(insn 886 1240 887 18 (set (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -312 [0xfffffffffffffec8])) [1 dpsi+0 S4 A32])
        (reg:SF 21 xmm0 [803])) "../src/gvcalc.f":258 127 {*movsf_internal}
     (nil))
(insn 887 886 888 18 (set (reg:SF 21 xmm0 [orig:442 M.2_389 ] [442])
        (mem/u/c:SF (symbol_ref/u:DI ("*lC8") [flags 0x2]) [1  S4 A32])) "../src/gvcalc.f":259 127 {*movsf_internal}
     (expr_list:REG_EQUAL (const_double:SF 1.00000001490116119384765625e-1 [0x0.cccccdp-3])
        (nil)))
(insn 888 887 889 18 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg:SF 21 xmm0 [orig:442 M.2_389 ] [442])
            (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -312 [0xfffffffffffffec8])) [1 dpsi+0 S4 A32]))) "../src/gvcalc.f":259 51 {*cmpiusf}
     (nil))
(insn 889 888 890 18 (set (reg:QI 1 dx [orig:394 _308 ] [394])
        (gt:QI (reg:CCFPU 17 flags)
            (const_int 0 [0]))) "../src/gvcalc.f":259 613 {*setcc_qi}
     (nil))
(insn 890 889 891 18 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg:SF 21 xmm0 [orig:442 M.2_389 ] [442])
            (reg:SF 21 xmm0 [orig:442 M.2_389 ] [442]))) "../src/gvcalc.f":259 51 {*cmpiusf}
     (nil))
(insn 891 890 1241 18 (set (reg:QI 0 ax [orig:395 _309 ] [395])
        (unordered:QI (reg:CCFPU 17 flags)
            (const_int 0 [0]))) "../src/gvcalc.f":259 613 {*setcc_qi}
     (nil))
(insn 1241 891 893 18 (parallel [
            (set (reg:SI 0 ax [orig:396 _310 ] [396])
                (ior:SI (reg:SI 0 ax [orig:395 _309 ] [395])
                    (reg:SI 1 dx [orig:394 _308 ] [394])))
            (clobber (reg:CC 17 flags))
        ]) "../src/gvcalc.f":259 415 {*iorsi_1}
     (nil))
(insn 893 1241 894 18 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:QI 0 ax [orig:396 _310 ] [396])
            (const_int 0 [0]))) "../src/gvcalc.f":259 1 {*cmpqi_ccno_1}
     (nil))
(jump_insn 894 893 895 18 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 897)
            (pc))) "../src/gvcalc.f":259 617 {*jcc_1}
     (nil)
 -> 897)
;;  succ:       19 (FALLTHRU)
;;              20
;; lr  out 	 6 [bp] 7 [sp] 20 [frame] 21 [xmm0]

;; basic block 19, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 18, next block 20, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       18 (FALLTHRU)
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 21 [xmm0]
(note 895 894 896 19 [bb 19] NOTE_INSN_BASIC_BLOCK)
(insn 896 895 897 19 (set (reg:SF 21 xmm0 [orig:442 M.2_389 ] [442])
        (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -312 [0xfffffffffffffec8])) [1 dpsi+0 S4 A32])) "../src/gvcalc.f":259 127 {*movsf_internal}
     (nil))
;;  succ:       20 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 20 [frame] 21 [xmm0]

;; basic block 20, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 19, next block 21, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       18
;;              19 (FALLTHRU)
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 20 [frame] 21 [xmm0]
;; lr  use 	 6 [bp] 7 [sp] 21 [xmm0]
;; lr  def 	 0 [ax] 1 [dx] 17 [flags] 22 [xmm1]
(code_label 897 896 898 20 14 (nil) [1 uses])
(note 898 897 899 20 [bb 20] NOTE_INSN_BASIC_BLOCK)
(insn 899 898 900 20 (set (reg:SF 22 xmm1 [orig:443 M.3_390 ] [443])
        (mem/u/c:SF (symbol_ref/u:DI ("*lC9") [flags 0x2]) [1  S4 A32])) "../src/gvcalc.f":259 127 {*movsf_internal}
     (expr_list:REG_EQUAL (const_double:SF -1.00000001490116119384765625e-1 [-0x0.cccccdp-3])
        (nil)))
(insn 900 899 901 20 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg:SF 21 xmm0 [orig:442 M.2_389 ] [442])
            (reg:SF 22 xmm1 [orig:443 M.3_390 ] [443]))) "../src/gvcalc.f":259 51 {*cmpiusf}
     (nil))
(insn 901 900 902 20 (set (reg:QI 1 dx [orig:397 _311 ] [397])
        (gt:QI (reg:CCFPU 17 flags)
            (const_int 0 [0]))) "../src/gvcalc.f":259 613 {*setcc_qi}
     (nil))
(insn 902 901 903 20 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg:SF 22 xmm1 [orig:443 M.3_390 ] [443])
            (reg:SF 22 xmm1 [orig:443 M.3_390 ] [443]))) "../src/gvcalc.f":259 51 {*cmpiusf}
     (nil))
(insn 903 902 1234 20 (set (reg:QI 0 ax [orig:398 _312 ] [398])
        (unordered:QI (reg:CCFPU 17 flags)
            (const_int 0 [0]))) "../src/gvcalc.f":259 613 {*setcc_qi}
     (nil))
(insn 1234 903 905 20 (parallel [
            (set (reg:SI 0 ax [orig:399 _313 ] [399])
                (ior:SI (reg:SI 0 ax [orig:398 _312 ] [398])
                    (reg:SI 1 dx [orig:397 _311 ] [397])))
            (clobber (reg:CC 17 flags))
        ]) "../src/gvcalc.f":259 415 {*iorsi_1}
     (nil))
(insn 905 1234 906 20 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:QI 0 ax [orig:399 _313 ] [399])
            (const_int 0 [0]))) "../src/gvcalc.f":259 1 {*cmpqi_ccno_1}
     (nil))
(jump_insn 906 905 907 20 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 908)
            (pc))) "../src/gvcalc.f":259 617 {*jcc_1}
     (nil)
 -> 908)
;;  succ:       21 (FALLTHRU)
;;              22
;; lr  out 	 6 [bp] 7 [sp] 20 [frame] 21 [xmm0] 22 [xmm1]

;; basic block 21, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 20, next block 22, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       20 (FALLTHRU)
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 20 [frame] 21 [xmm0]
;; lr  use 	 6 [bp] 7 [sp] 21 [xmm0]
;; lr  def 	 22 [xmm1]
(note 907 906 9 21 [bb 21] NOTE_INSN_BASIC_BLOCK)
(insn 9 907 908 21 (set (reg:SF 22 xmm1 [orig:443 M.3_390 ] [443])
        (reg:SF 21 xmm0 [orig:442 M.2_389 ] [442])) "../src/gvcalc.f":259 127 {*movsf_internal}
     (nil))
;;  succ:       22 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 20 [frame] 22 [xmm1]

;; basic block 22, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 21, next block 23, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       20
;;              21 (FALLTHRU)
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 20 [frame] 22 [xmm1]
;; lr  use 	 6 [bp] 7 [sp] 22 [xmm1]
;; lr  def 	 17 [flags] 21 [xmm0] 22 [xmm1]
(code_label 908 9 909 22 15 (nil) [1 uses])
(note 909 908 910 22 [bb 22] NOTE_INSN_BASIC_BLOCK)
(insn 910 909 911 22 (set (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -312 [0xfffffffffffffec8])) [1 dpsi+0 S4 A32])
        (reg:SF 22 xmm1 [orig:443 M.3_390 ] [443])) "../src/gvcalc.f":259 127 {*movsf_internal}
     (nil))
(insn 911 910 1232 22 (set (reg:SF 22 xmm1 [805])
        (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -312 [0xfffffffffffffec8])) [1 dpsi+0 S4 A32])) "../src/gvcalc.f":267 127 {*movsf_internal}
     (nil))
(insn 1232 911 1233 22 (set (reg:V4SF 21 xmm0 [806])
        (vec_merge:V4SF (vec_duplicate:V4SF (mem/u/c:SF (symbol_ref/u:DI ("*lC10") [flags 0x2]) [1  S4 A128]))
            (const_vector:V4SF [
                    (const_double:SF 0.0 [0x0.0p+0])
                    (const_double:SF 0.0 [0x0.0p+0])
                    (const_double:SF 0.0 [0x0.0p+0])
                    (const_double:SF 0.0 [0x0.0p+0])
                ])
            (const_int 1 [0x1]))) "../src/gvcalc.f":267 2453 {vec_setv4sf_0}
     (expr_list:REG_EQUAL (const_vector:V4SF [
                (const_double:SF +QNaN [+QNaN])
                (const_double:SF 0.0 [0x0.0p+0])
                (const_double:SF 0.0 [0x0.0p+0])
                (const_double:SF 0.0 [0x0.0p+0])
            ])
        (nil)))
(insn 1233 1232 914 22 (set (reg:V4SF 21 xmm0 [orig:400 _314 ] [400])
        (and:V4SF (reg:V4SF 21 xmm0 [806])
            (reg:V4SF 22 xmm1 [805]))) "../src/gvcalc.f":267 1749 {*andv4sf3}
     (nil))
(insn 914 1233 915 22 (set (reg:SF 22 xmm1 [orig:401 eps.18_315 ] [401])
        (mem/c:SF (symbol_ref:DI ("eps.3550") [flags 0x1c02]  <var_decl 0x1427eb360 eps>) [1 eps+0 S4 A32])) "../src/gvcalc.f":267 127 {*movsf_internal}
     (nil))
(insn 915 914 916 22 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg:SF 22 xmm1 [orig:401 eps.18_315 ] [401])
            (reg:SF 21 xmm0 [orig:400 _314 ] [400]))) "../src/gvcalc.f":267 51 {*cmpiusf}
     (nil))
(jump_insn 916 915 920 22 (set (pc)
        (if_then_else (unle (reg:CCFPU 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 1110)
            (pc))) "../src/gvcalc.f":267 617 {*jcc_1}
     (nil)
 -> 1110)
;;  succ:       23 (FALLTHRU)
;;              24
;; lr  out 	 6 [bp] 7 [sp] 20 [frame]

;; basic block 23, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 22, next block 24, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       22 (FALLTHRU)
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 0 [ax]
(note 920 916 921 23 [bb 23] NOTE_INSN_BASIC_BLOCK)
(insn 921 920 922 23 (set (reg/f:DI 0 ax [807])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int 240 [0xf0])) [11 lconv+0 S8 A64])) "../src/gvcalc.f":268 81 {*movdi_internal}
     (nil))
(insn 922 921 1111 23 (set (mem:SI (reg/f:DI 0 ax [807]) [12 *lconv_421(D)+0 S4 A32])
        (const_int 1 [0x1])) "../src/gvcalc.f":268 82 {*movsi_internal}
     (nil))
(jump_insn 1111 922 1112 23 (set (pc)
        (label_ref 970)) "../src/gvcalc.f":269 649 {jump}
     (nil)
 -> 970)
;;  succ:       26 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 20 [frame]

(barrier 1112 1111 1110)
;; basic block 24, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 23, next block 25, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       22
;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 17 [flags] 21 [xmm0]
(code_label 1110 1112 926 24 27 (nil) [1 uses])
(note 926 1110 927 24 [bb 24] NOTE_INSN_BASIC_BLOCK)
(insn 927 926 928 24 (set (reg:SF 21 xmm0 [809])
        (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -64 [0xffffffffffffffc0])) [1 psi+0 S4 A32])) "../src/gvcalc.f":273 127 {*movsf_internal}
     (nil))
(insn 928 927 929 24 (set (reg:SF 21 xmm0 [808])
        (plus:SF (reg:SF 21 xmm0 [809])
            (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -312 [0xfffffffffffffec8])) [1 dpsi+0 S4 A32]))) "../src/gvcalc.f":273 802 {*fop_sf_comm}
     (nil))
(insn 929 928 930 24 (set (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -64 [0xffffffffffffffc0])) [1 psi+0 S4 A32])
        (reg:SF 21 xmm0 [808])) "../src/gvcalc.f":273 127 {*movsf_internal}
     (nil))
(insn 930 929 1113 24 (parallel [
            (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                        (const_int -44 [0xffffffffffffffd4])) [2 iter+0 S4 A32])
                (plus:SI (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                            (const_int -44 [0xffffffffffffffd4])) [2 iter+0 S4 A32])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) "../src/gvcalc.f":98 217 {*addsi_1}
     (nil))
(jump_insn 1113 930 1114 24 (set (pc)
        (label_ref 931)) "../src/gvcalc.f":98 649 {jump}
     (nil)
 -> 931)
;;  succ:       5 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 20 [frame]

(barrier 1114 1113 1116)
;; basic block 25, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 24, next block 26, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       5
;; bb 25 artificial_defs: { }
;; bb 25 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	
(code_label 1116 1114 1115 25 28 (nil) [1 uses])
(note 1115 1116 1117 25 [bb 25] NOTE_INSN_BASIC_BLOCK)
(insn 1117 1115 936 25 (const_int 0 [0]) "../src/gvcalc.f":273 682 {nop}
     (nil))
(insn 936 1117 937 25 (set (reg/f:DI 0 ax [810])
        (symbol_ref/f:DI ("*lC11") [flags 0x2]  <var_decl 0x1427f8cf0 *lC11>)) "../src/gvcalc.f":275 81 {*movdi_internal}
     (nil))
(insn 937 936 938 25 (set (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int -808 [0xfffffffffffffcd8])) [5 dt_parm.4.common.filename+0 S8 A64])
        (reg/f:DI 0 ax [810])) "../src/gvcalc.f":275 81 {*movdi_internal}
     (nil))
(insn 938 937 939 25 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -800 [0xfffffffffffffce0])) [2 dt_parm.4.common.line+0 S4 A64])
        (const_int 275 [0x113])) "../src/gvcalc.f":275 82 {*movsi_internal}
     (nil))
(insn 939 938 940 25 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -816 [0xfffffffffffffcd0])) [2 dt_parm.4.common.flags+0 S4 A64])
        (const_int 128 [0x80])) "../src/gvcalc.f":275 82 {*movsi_internal}
     (nil))
(insn 940 939 1224 25 (set (mem/c:SI (plus:DI (reg/f:DI 6 bp)
                (const_int -812 [0xfffffffffffffcd4])) [2 dt_parm.4.common.unit+0 S4 A32])
        (const_int 6 [0x6])) "../src/gvcalc.f":275 82 {*movsi_internal}
     (nil))
(insn 1224 940 942 25 (set (reg:DI 0 ax [811])
        (plus:DI (reg/f:DI 6 bp)
            (const_int -816 [0xfffffffffffffcd0]))) "../src/gvcalc.f":275 214 {*leadi}
     (nil))
(insn 942 1224 943 25 (set (reg:DI 5 di)
        (reg:DI 0 ax [811])) "../src/gvcalc.f":275 81 {*movdi_internal}
     (nil))
(call_insn 943 942 1225 25 (call (mem:QI (symbol_ref:DI ("_gfortran_st_write") [flags 0x41]  <function_decl 0x1427e0800 _gfortran_st_write>) [0 _gfortran_st_write S1 A8])
        (const_int 0 [0])) "../src/gvcalc.f":275 655 {*call}
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(insn 1225 943 945 25 (set (reg:DI 0 ax [812])
        (plus:DI (reg/f:DI 6 bp)
            (const_int -816 [0xfffffffffffffcd0]))) "../src/gvcalc.f":275 214 {*leadi}
     (nil))
(insn 945 1225 946 25 (set (reg:SI 1 dx)
        (const_int 34 [0x22])) "../src/gvcalc.f":275 82 {*movsi_internal}
     (nil))
(insn 946 945 947 25 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*lC12") [flags 0x2]  <var_decl 0x1427f8d80 *lC12>)) "../src/gvcalc.f":275 81 {*movdi_internal}
     (nil))
(insn 947 946 948 25 (set (reg:DI 5 di)
        (reg:DI 0 ax [812])) "../src/gvcalc.f":275 81 {*movdi_internal}
     (nil))
(call_insn 948 947 1226 25 (call (mem:QI (symbol_ref:DI ("_gfortran_transfer_character_write") [flags 0x41]  <function_decl 0x1427d4900 _gfortran_transfer_character_write>) [0 _gfortran_transfer_character_write S1 A8])
        (const_int 0 [0])) "../src/gvcalc.f":275 655 {*call}
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:SI (use (reg:SI 1 dx))
                (nil)))))
(insn 1226 948 1227 25 (set (reg:DI 2 cx [813])
        (plus:DI (reg/f:DI 6 bp)
            (const_int -336 [0xfffffffffffffeb0]))) "../src/gvcalc.f":275 214 {*leadi}
     (nil))
(insn 1227 1226 951 25 (set (reg:DI 0 ax [814])
        (plus:DI (reg/f:DI 6 bp)
            (const_int -816 [0xfffffffffffffcd0]))) "../src/gvcalc.f":275 214 {*leadi}
     (nil))
(insn 951 1227 952 25 (set (reg:SI 1 dx)
        (const_int 4 [0x4])) "../src/gvcalc.f":275 82 {*movsi_internal}
     (nil))
(insn 952 951 953 25 (set (reg:DI 4 si)
        (reg:DI 2 cx [813])) "../src/gvcalc.f":275 81 {*movdi_internal}
     (nil))
(insn 953 952 954 25 (set (reg:DI 5 di)
        (reg:DI 0 ax [814])) "../src/gvcalc.f":275 81 {*movdi_internal}
     (nil))
(call_insn 954 953 1228 25 (call (mem:QI (symbol_ref:DI ("_gfortran_transfer_real_write") [flags 0x41]  <function_decl 0x1427d4d00 _gfortran_transfer_real_write>) [0 _gfortran_transfer_real_write S1 A8])
        (const_int 0 [0])) "../src/gvcalc.f":275 655 {*call}
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:SI (use (reg:SI 1 dx))
                (nil)))))
(insn 1228 954 1229 25 (set (reg:DI 2 cx [815])
        (plus:DI (reg/f:DI 6 bp)
            (const_int -332 [0xfffffffffffffeb4]))) "../src/gvcalc.f":275 214 {*leadi}
     (nil))
(insn 1229 1228 957 25 (set (reg:DI 0 ax [816])
        (plus:DI (reg/f:DI 6 bp)
            (const_int -816 [0xfffffffffffffcd0]))) "../src/gvcalc.f":275 214 {*leadi}
     (nil))
(insn 957 1229 958 25 (set (reg:SI 1 dx)
        (const_int 4 [0x4])) "../src/gvcalc.f":275 82 {*movsi_internal}
     (nil))
(insn 958 957 959 25 (set (reg:DI 4 si)
        (reg:DI 2 cx [815])) "../src/gvcalc.f":275 81 {*movdi_internal}
     (nil))
(insn 959 958 960 25 (set (reg:DI 5 di)
        (reg:DI 0 ax [816])) "../src/gvcalc.f":275 81 {*movdi_internal}
     (nil))
(call_insn 960 959 961 25 (call (mem:QI (symbol_ref:DI ("_gfortran_transfer_real_write") [flags 0x41]  <function_decl 0x1427d4d00 _gfortran_transfer_real_write>) [0 _gfortran_transfer_real_write S1 A8])
        (const_int 0 [0])) "../src/gvcalc.f":275 655 {*call}
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:SI (use (reg:SI 1 dx))
                (nil)))))
(insn 961 960 1230 25 (set (reg:DI 2 cx [817])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int 192 [0xc0])) [10 cl+0 S8 A64])) "../src/gvcalc.f":275 81 {*movdi_internal}
     (nil))
(insn 1230 961 963 25 (set (reg:DI 0 ax [818])
        (plus:DI (reg/f:DI 6 bp)
            (const_int -816 [0xfffffffffffffcd0]))) "../src/gvcalc.f":275 214 {*leadi}
     (nil))
(insn 963 1230 964 25 (set (reg:SI 1 dx)
        (const_int 4 [0x4])) "../src/gvcalc.f":275 82 {*movsi_internal}
     (nil))
(insn 964 963 965 25 (set (reg:DI 4 si)
        (reg:DI 2 cx [817])) "../src/gvcalc.f":275 81 {*movdi_internal}
     (nil))
(insn 965 964 966 25 (set (reg:DI 5 di)
        (reg:DI 0 ax [818])) "../src/gvcalc.f":275 81 {*movdi_internal}
     (nil))
(call_insn 966 965 1231 25 (call (mem:QI (symbol_ref:DI ("_gfortran_transfer_real_write") [flags 0x41]  <function_decl 0x1427d4d00 _gfortran_transfer_real_write>) [0 _gfortran_transfer_real_write S1 A8])
        (const_int 0 [0])) "../src/gvcalc.f":275 655 {*call}
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:SI (use (reg:SI 1 dx))
                (nil)))))
(insn 1231 966 968 25 (set (reg:DI 0 ax [819])
        (plus:DI (reg/f:DI 6 bp)
            (const_int -816 [0xfffffffffffffcd0]))) "../src/gvcalc.f":275 214 {*leadi}
     (nil))
(insn 968 1231 969 25 (set (reg:DI 5 di)
        (reg:DI 0 ax [819])) "../src/gvcalc.f":275 81 {*movdi_internal}
     (nil))
(call_insn 969 968 970 25 (call (mem:QI (symbol_ref:DI ("_gfortran_st_write_done") [flags 0x41]  <function_decl 0x1427e4300 _gfortran_st_write_done>) [0 _gfortran_st_write_done S1 A8])
        (const_int 0 [0])) "../src/gvcalc.f":275 655 {*call}
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
;;  succ:       26 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 20 [frame]

;; basic block 26, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 25, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       25 (FALLTHRU)
;;              23 [100.0%] 
;; bb 26 artificial_defs: { }
;; bb 26 artificial_uses: { u-1(6){ }u-1(7){ }}
;; lr  in  	 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp]
;; lr  def 	 0 [ax] 21 [xmm0] 22 [xmm1]
(code_label 970 969 971 26 18 (nil) [1 uses])
(note 971 970 972 26 [bb 26] NOTE_INSN_BASIC_BLOCK)
(insn 972 971 973 26 (set (reg:SF 21 xmm0 [820])
        (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -84 [0xffffffffffffffac])) [1 res_vel+0 S4 A32])) "../src/gvcalc.f":281 127 {*movsf_internal}
     (nil))
(insn 973 972 1216 26 (set (reg:SF 21 xmm0 [orig:402 _316 ] [402])
        (div:SF (reg:SF 21 xmm0 [820])
            (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -80 [0xffffffffffffffb0])) [1 res_psi+0 S4 A32]))) "../src/gvcalc.f":281 805 {*fop_sf_1}
     (nil))
(insn 1216 973 1217 26 (set (reg:V4SF 22 xmm1 [822])
        (vec_merge:V4SF (vec_duplicate:V4SF (mem/u/c:SF (symbol_ref/u:DI ("*lC4") [flags 0x2]) [1  S4 A128]))
            (const_vector:V4SF [
                    (const_double:SF 0.0 [0x0.0p+0])
                    (const_double:SF 0.0 [0x0.0p+0])
                    (const_double:SF 0.0 [0x0.0p+0])
                    (const_double:SF 0.0 [0x0.0p+0])
                ])
            (const_int 1 [0x1]))) "../src/gvcalc.f":281 2453 {vec_setv4sf_0}
     (expr_list:REG_EQUAL (const_vector:V4SF [
                (const_double:SF -0.0 [-0x0.0p+0])
                (const_double:SF 0.0 [0x0.0p+0])
                (const_double:SF 0.0 [0x0.0p+0])
                (const_double:SF 0.0 [0x0.0p+0])
            ])
        (nil)))
(insn 1217 1216 976 26 (set (reg:V4SF 21 xmm0 [821])
        (xor:V4SF (reg:V4SF 21 xmm0 [orig:402 _316 ] [402])
            (reg:V4SF 22 xmm1 [822]))) "../src/gvcalc.f":281 1753 {*xorv4sf3}
     (nil))
(insn 976 1217 977 26 (set (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -316 [0xfffffffffffffec4])) [1 psi_vel+0 S4 A32])
        (reg:SF 21 xmm0 [821])) "../src/gvcalc.f":281 127 {*movsf_internal}
     (nil))
(insn 977 976 978 26 (set (reg:SF 21 xmm0 [823])
        (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -76 [0xffffffffffffffb4])) [1 res_omg+0 S4 A32])) "../src/gvcalc.f":282 127 {*movsf_internal}
     (nil))
(insn 978 977 1218 26 (set (reg:SF 21 xmm0 [orig:403 _317 ] [403])
        (div:SF (reg:SF 21 xmm0 [823])
            (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -80 [0xffffffffffffffb0])) [1 res_psi+0 S4 A32]))) "../src/gvcalc.f":282 805 {*fop_sf_1}
     (nil))
(insn 1218 978 1219 26 (set (reg:V4SF 22 xmm1 [825])
        (vec_merge:V4SF (vec_duplicate:V4SF (mem/u/c:SF (symbol_ref/u:DI ("*lC4") [flags 0x2]) [1  S4 A128]))
            (const_vector:V4SF [
                    (const_double:SF 0.0 [0x0.0p+0])
                    (const_double:SF 0.0 [0x0.0p+0])
                    (const_double:SF 0.0 [0x0.0p+0])
                    (const_double:SF 0.0 [0x0.0p+0])
                ])
            (const_int 1 [0x1]))) "../src/gvcalc.f":282 2453 {vec_setv4sf_0}
     (expr_list:REG_EQUAL (const_vector:V4SF [
                (const_double:SF -0.0 [-0x0.0p+0])
                (const_double:SF 0.0 [0x0.0p+0])
                (const_double:SF 0.0 [0x0.0p+0])
                (const_double:SF 0.0 [0x0.0p+0])
            ])
        (nil)))
(insn 1219 1218 981 26 (set (reg:V4SF 21 xmm0 [824])
        (xor:V4SF (reg:V4SF 21 xmm0 [orig:403 _317 ] [403])
            (reg:V4SF 22 xmm1 [825]))) "../src/gvcalc.f":282 1753 {*xorv4sf3}
     (nil))
(insn 981 1219 982 26 (set (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -320 [0xfffffffffffffec0])) [1 psi_omg+0 S4 A32])
        (reg:SF 21 xmm0 [824])) "../src/gvcalc.f":282 127 {*movsf_internal}
     (nil))
(insn 982 981 983 26 (set (reg:SF 21 xmm0 [826])
        (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -72 [0xffffffffffffffb8])) [1 res_ch+0 S4 A32])) "../src/gvcalc.f":283 127 {*movsf_internal}
     (nil))
(insn 983 982 1220 26 (set (reg:SF 21 xmm0 [orig:404 _318 ] [404])
        (div:SF (reg:SF 21 xmm0 [826])
            (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -80 [0xffffffffffffffb0])) [1 res_psi+0 S4 A32]))) "../src/gvcalc.f":283 805 {*fop_sf_1}
     (nil))
(insn 1220 983 1221 26 (set (reg:V4SF 22 xmm1 [828])
        (vec_merge:V4SF (vec_duplicate:V4SF (mem/u/c:SF (symbol_ref/u:DI ("*lC4") [flags 0x2]) [1  S4 A128]))
            (const_vector:V4SF [
                    (const_double:SF 0.0 [0x0.0p+0])
                    (const_double:SF 0.0 [0x0.0p+0])
                    (const_double:SF 0.0 [0x0.0p+0])
                    (const_double:SF 0.0 [0x0.0p+0])
                ])
            (const_int 1 [0x1]))) "../src/gvcalc.f":283 2453 {vec_setv4sf_0}
     (expr_list:REG_EQUAL (const_vector:V4SF [
                (const_double:SF -0.0 [-0x0.0p+0])
                (const_double:SF 0.0 [0x0.0p+0])
                (const_double:SF 0.0 [0x0.0p+0])
                (const_double:SF 0.0 [0x0.0p+0])
            ])
        (nil)))
(insn 1221 1220 986 26 (set (reg:V4SF 21 xmm0 [827])
        (xor:V4SF (reg:V4SF 21 xmm0 [orig:404 _318 ] [404])
            (reg:V4SF 22 xmm1 [828]))) "../src/gvcalc.f":283 1753 {*xorv4sf3}
     (nil))
(insn 986 1221 987 26 (set (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -324 [0xfffffffffffffebc])) [1 psi_ch+0 S4 A32])
        (reg:SF 21 xmm0 [827])) "../src/gvcalc.f":283 127 {*movsf_internal}
     (nil))
(insn 987 986 988 26 (set (reg:SF 21 xmm0 [829])
        (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -68 [0xffffffffffffffbc])) [1 res_be+0 S4 A32])) "../src/gvcalc.f":284 127 {*movsf_internal}
     (nil))
(insn 988 987 1222 26 (set (reg:SF 21 xmm0 [orig:405 _319 ] [405])
        (div:SF (reg:SF 21 xmm0 [829])
            (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -80 [0xffffffffffffffb0])) [1 res_psi+0 S4 A32]))) "../src/gvcalc.f":284 805 {*fop_sf_1}
     (nil))
(insn 1222 988 1223 26 (set (reg:V4SF 22 xmm1 [831])
        (vec_merge:V4SF (vec_duplicate:V4SF (mem/u/c:SF (symbol_ref/u:DI ("*lC4") [flags 0x2]) [1  S4 A128]))
            (const_vector:V4SF [
                    (const_double:SF 0.0 [0x0.0p+0])
                    (const_double:SF 0.0 [0x0.0p+0])
                    (const_double:SF 0.0 [0x0.0p+0])
                    (const_double:SF 0.0 [0x0.0p+0])
                ])
            (const_int 1 [0x1]))) "../src/gvcalc.f":284 2453 {vec_setv4sf_0}
     (expr_list:REG_EQUAL (const_vector:V4SF [
                (const_double:SF -0.0 [-0x0.0p+0])
                (const_double:SF 0.0 [0x0.0p+0])
                (const_double:SF 0.0 [0x0.0p+0])
                (const_double:SF 0.0 [0x0.0p+0])
            ])
        (nil)))
(insn 1223 1222 991 26 (set (reg:V4SF 21 xmm0 [830])
        (xor:V4SF (reg:V4SF 21 xmm0 [orig:405 _319 ] [405])
            (reg:V4SF 22 xmm1 [831]))) "../src/gvcalc.f":284 1753 {*xorv4sf3}
     (nil))
(insn 991 1223 992 26 (set (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -328 [0xfffffffffffffeb8])) [1 psi_be+0 S4 A32])
        (reg:SF 21 xmm0 [830])) "../src/gvcalc.f":284 127 {*movsf_internal}
     (nil))
(insn 992 991 993 26 (set (reg/f:DI 0 ax [832])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int 80 [0x50])) [10 gam_vel+0 S8 A64])) "../src/gvcalc.f":287 81 {*movdi_internal}
     (nil))
(insn 993 992 994 26 (set (reg:SF 22 xmm1 [orig:406 _320 ] [406])
        (mem:SF (reg/f:DI 0 ax [832]) [1 *gam_vel_511(D)+0 S4 A32])) "../src/gvcalc.f":287 127 {*movsf_internal}
     (nil))
(insn 994 993 995 26 (set (reg:SF 21 xmm0 [833])
        (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -40 [0xffffffffffffffd8])) [1 gam_psi+0 S4 A32])) "../src/gvcalc.f":287 127 {*movsf_internal}
     (nil))
(insn 995 994 996 26 (set (reg:SF 21 xmm0 [orig:407 _321 ] [407])
        (mult:SF (reg:SF 21 xmm0 [833])
            (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -316 [0xfffffffffffffec4])) [1 psi_vel+0 S4 A32]))) "../src/gvcalc.f":287 802 {*fop_sf_comm}
     (nil))
(insn 996 995 997 26 (set (reg:SF 21 xmm0 [orig:408 _322 ] [408])
        (plus:SF (reg:SF 21 xmm0 [orig:407 _321 ] [407])
            (reg:SF 22 xmm1 [orig:406 _320 ] [406]))) "../src/gvcalc.f":287 802 {*fop_sf_comm}
     (nil))
(insn 997 996 998 26 (set (reg/f:DI 0 ax [834])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int 80 [0x50])) [10 gam_vel+0 S8 A64])) "../src/gvcalc.f":287 81 {*movdi_internal}
     (nil))
(insn 998 997 999 26 (set (mem:SF (reg/f:DI 0 ax [834]) [1 *gam_vel_511(D)+0 S4 A32])
        (reg:SF 21 xmm0 [orig:408 _322 ] [408])) "../src/gvcalc.f":287 127 {*movsf_internal}
     (nil))
(insn 999 998 1000 26 (set (reg/f:DI 0 ax [835])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int 88 [0x58])) [10 gam_omg+0 S8 A64])) "../src/gvcalc.f":288 81 {*movdi_internal}
     (nil))
(insn 1000 999 1001 26 (set (reg:SF 22 xmm1 [orig:409 _323 ] [409])
        (mem:SF (reg/f:DI 0 ax [835]) [1 *gam_omg_513(D)+0 S4 A32])) "../src/gvcalc.f":288 127 {*movsf_internal}
     (nil))
(insn 1001 1000 1002 26 (set (reg:SF 21 xmm0 [836])
        (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -40 [0xffffffffffffffd8])) [1 gam_psi+0 S4 A32])) "../src/gvcalc.f":288 127 {*movsf_internal}
     (nil))
(insn 1002 1001 1003 26 (set (reg:SF 21 xmm0 [orig:410 _324 ] [410])
        (mult:SF (reg:SF 21 xmm0 [836])
            (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -320 [0xfffffffffffffec0])) [1 psi_omg+0 S4 A32]))) "../src/gvcalc.f":288 802 {*fop_sf_comm}
     (nil))
(insn 1003 1002 1004 26 (set (reg:SF 21 xmm0 [orig:411 _325 ] [411])
        (plus:SF (reg:SF 21 xmm0 [orig:410 _324 ] [410])
            (reg:SF 22 xmm1 [orig:409 _323 ] [409]))) "../src/gvcalc.f":288 802 {*fop_sf_comm}
     (nil))
(insn 1004 1003 1005 26 (set (reg/f:DI 0 ax [837])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int 88 [0x58])) [10 gam_omg+0 S8 A64])) "../src/gvcalc.f":288 81 {*movdi_internal}
     (nil))
(insn 1005 1004 1006 26 (set (mem:SF (reg/f:DI 0 ax [837]) [1 *gam_omg_513(D)+0 S4 A32])
        (reg:SF 21 xmm0 [orig:411 _325 ] [411])) "../src/gvcalc.f":288 127 {*movsf_internal}
     (nil))
(insn 1006 1005 1007 26 (set (reg:SF 21 xmm0 [838])
        (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -40 [0xffffffffffffffd8])) [1 gam_psi+0 S4 A32])) "../src/gvcalc.f":289 127 {*movsf_internal}
     (nil))
(insn 1007 1006 1008 26 (set (reg:SF 21 xmm0 [orig:412 _326 ] [412])
        (mult:SF (reg:SF 21 xmm0 [838])
            (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -324 [0xfffffffffffffebc])) [1 psi_ch+0 S4 A32]))) "../src/gvcalc.f":289 802 {*fop_sf_comm}
     (nil))
(insn 1008 1007 1009 26 (set (reg/f:DI 0 ax [839])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int 96 [0x60])) [10 gam_ch+0 S8 A64])) "../src/gvcalc.f":289 81 {*movdi_internal}
     (nil))
(insn 1009 1008 1010 26 (set (mem:SF (reg/f:DI 0 ax [839]) [1 *gam_ch_613(D)+0 S4 A32])
        (reg:SF 21 xmm0 [orig:412 _326 ] [412])) "../src/gvcalc.f":289 127 {*movsf_internal}
     (nil))
(insn 1010 1009 1011 26 (set (reg:SF 21 xmm0 [840])
        (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -40 [0xffffffffffffffd8])) [1 gam_psi+0 S4 A32])) "../src/gvcalc.f":290 127 {*movsf_internal}
     (nil))
(insn 1011 1010 1012 26 (set (reg:SF 21 xmm0 [orig:413 _327 ] [413])
        (mult:SF (reg:SF 21 xmm0 [840])
            (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -328 [0xfffffffffffffeb8])) [1 psi_be+0 S4 A32]))) "../src/gvcalc.f":290 802 {*fop_sf_comm}
     (nil))
(insn 1012 1011 1013 26 (set (reg/f:DI 0 ax [841])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int 104 [0x68])) [10 gam_be+0 S8 A64])) "../src/gvcalc.f":290 81 {*movdi_internal}
     (nil))
(insn 1013 1012 1014 26 (set (mem:SF (reg/f:DI 0 ax [841]) [1 *gam_be_615(D)+0 S4 A32])
        (reg:SF 21 xmm0 [orig:413 _327 ] [413])) "../src/gvcalc.f":290 127 {*movsf_internal}
     (nil))
(insn 1014 1013 1015 26 (set (reg/f:DI 0 ax [842])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int 120 [0x78])) [10 va_vel+0 S8 A64])) "../src/gvcalc.f":292 81 {*movdi_internal}
     (nil))
(insn 1015 1014 1016 26 (set (reg:SF 22 xmm1 [orig:414 _328 ] [414])
        (mem:SF (reg/f:DI 0 ax [842]) [1 *va_vel_485(D)+0 S4 A32])) "../src/gvcalc.f":292 127 {*movsf_internal}
     (nil))
(insn 1016 1015 1017 26 (set (reg:SF 21 xmm0 [843])
        (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -88 [0xffffffffffffffa8])) [1 va_psi+0 S4 A32])) "../src/gvcalc.f":292 127 {*movsf_internal}
     (nil))
(insn 1017 1016 1018 26 (set (reg:SF 21 xmm0 [orig:415 _329 ] [415])
        (mult:SF (reg:SF 21 xmm0 [843])
            (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -316 [0xfffffffffffffec4])) [1 psi_vel+0 S4 A32]))) "../src/gvcalc.f":292 802 {*fop_sf_comm}
     (nil))
(insn 1018 1017 1019 26 (set (reg:SF 21 xmm0 [orig:416 _330 ] [416])
        (plus:SF (reg:SF 21 xmm0 [orig:415 _329 ] [415])
            (reg:SF 22 xmm1 [orig:414 _328 ] [414]))) "../src/gvcalc.f":292 802 {*fop_sf_comm}
     (nil))
(insn 1019 1018 1020 26 (set (reg/f:DI 0 ax [844])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int 120 [0x78])) [10 va_vel+0 S8 A64])) "../src/gvcalc.f":292 81 {*movdi_internal}
     (nil))
(insn 1020 1019 1021 26 (set (mem:SF (reg/f:DI 0 ax [844]) [1 *va_vel_485(D)+0 S4 A32])
        (reg:SF 21 xmm0 [orig:416 _330 ] [416])) "../src/gvcalc.f":292 127 {*movsf_internal}
     (nil))
(insn 1021 1020 1022 26 (set (reg/f:DI 0 ax [845])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int 128 [0x80])) [10 va_omg+0 S8 A64])) "../src/gvcalc.f":293 81 {*movdi_internal}
     (nil))
(insn 1022 1021 1023 26 (set (reg:SF 22 xmm1 [orig:417 _331 ] [417])
        (mem:SF (reg/f:DI 0 ax [845]) [1 *va_omg_487(D)+0 S4 A32])) "../src/gvcalc.f":293 127 {*movsf_internal}
     (nil))
(insn 1023 1022 1024 26 (set (reg:SF 21 xmm0 [846])
        (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -88 [0xffffffffffffffa8])) [1 va_psi+0 S4 A32])) "../src/gvcalc.f":293 127 {*movsf_internal}
     (nil))
(insn 1024 1023 1025 26 (set (reg:SF 21 xmm0 [orig:418 _332 ] [418])
        (mult:SF (reg:SF 21 xmm0 [846])
            (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -320 [0xfffffffffffffec0])) [1 psi_omg+0 S4 A32]))) "../src/gvcalc.f":293 802 {*fop_sf_comm}
     (nil))
(insn 1025 1024 1026 26 (set (reg:SF 21 xmm0 [orig:419 _333 ] [419])
        (plus:SF (reg:SF 21 xmm0 [orig:418 _332 ] [418])
            (reg:SF 22 xmm1 [orig:417 _331 ] [417]))) "../src/gvcalc.f":293 802 {*fop_sf_comm}
     (nil))
(insn 1026 1025 1027 26 (set (reg/f:DI 0 ax [847])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int 128 [0x80])) [10 va_omg+0 S8 A64])) "../src/gvcalc.f":293 81 {*movdi_internal}
     (nil))
(insn 1027 1026 1028 26 (set (mem:SF (reg/f:DI 0 ax [847]) [1 *va_omg_487(D)+0 S4 A32])
        (reg:SF 21 xmm0 [orig:419 _333 ] [419])) "../src/gvcalc.f":293 127 {*movsf_internal}
     (nil))
(insn 1028 1027 1029 26 (set (reg:SF 21 xmm0 [848])
        (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -88 [0xffffffffffffffa8])) [1 va_psi+0 S4 A32])) "../src/gvcalc.f":294 127 {*movsf_internal}
     (nil))
(insn 1029 1028 1030 26 (set (reg:SF 21 xmm0 [orig:420 _334 ] [420])
        (mult:SF (reg:SF 21 xmm0 [848])
            (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -324 [0xfffffffffffffebc])) [1 psi_ch+0 S4 A32]))) "../src/gvcalc.f":294 802 {*fop_sf_comm}
     (nil))
(insn 1030 1029 1031 26 (set (reg/f:DI 0 ax [849])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int 136 [0x88])) [10 va_ch+0 S8 A64])) "../src/gvcalc.f":294 81 {*movdi_internal}
     (nil))
(insn 1031 1030 1032 26 (set (mem:SF (reg/f:DI 0 ax [849]) [1 *va_ch_619(D)+0 S4 A32])
        (reg:SF 21 xmm0 [orig:420 _334 ] [420])) "../src/gvcalc.f":294 127 {*movsf_internal}
     (nil))
(insn 1032 1031 1033 26 (set (reg:SF 21 xmm0 [850])
        (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -88 [0xffffffffffffffa8])) [1 va_psi+0 S4 A32])) "../src/gvcalc.f":295 127 {*movsf_internal}
     (nil))
(insn 1033 1032 1034 26 (set (reg:SF 21 xmm0 [orig:421 _335 ] [421])
        (mult:SF (reg:SF 21 xmm0 [850])
            (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -328 [0xfffffffffffffeb8])) [1 psi_be+0 S4 A32]))) "../src/gvcalc.f":295 802 {*fop_sf_comm}
     (nil))
(insn 1034 1033 1035 26 (set (reg/f:DI 0 ax [851])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int 144 [0x90])) [10 va_be+0 S8 A64])) "../src/gvcalc.f":295 81 {*movdi_internal}
     (nil))
(insn 1035 1034 1036 26 (set (mem:SF (reg/f:DI 0 ax [851]) [1 *va_be_621(D)+0 S4 A32])
        (reg:SF 21 xmm0 [orig:421 _335 ] [421])) "../src/gvcalc.f":295 127 {*movsf_internal}
     (nil))
(insn 1036 1035 1037 26 (set (reg/f:DI 0 ax [852])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int 160 [0xa0])) [10 vt_vel+0 S8 A64])) "../src/gvcalc.f":297 81 {*movdi_internal}
     (nil))
(insn 1037 1036 1038 26 (set (reg:SF 22 xmm1 [orig:422 _336 ] [422])
        (mem:SF (reg/f:DI 0 ax [852]) [1 *vt_vel_492(D)+0 S4 A32])) "../src/gvcalc.f":297 127 {*movsf_internal}
     (nil))
(insn 1038 1037 1039 26 (set (reg:SF 21 xmm0 [853])
        (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -92 [0xffffffffffffffa4])) [1 vt_psi+0 S4 A32])) "../src/gvcalc.f":297 127 {*movsf_internal}
     (nil))
(insn 1039 1038 1040 26 (set (reg:SF 21 xmm0 [orig:423 _337 ] [423])
        (mult:SF (reg:SF 21 xmm0 [853])
            (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -316 [0xfffffffffffffec4])) [1 psi_vel+0 S4 A32]))) "../src/gvcalc.f":297 802 {*fop_sf_comm}
     (nil))
(insn 1040 1039 1041 26 (set (reg:SF 21 xmm0 [orig:424 _338 ] [424])
        (plus:SF (reg:SF 21 xmm0 [orig:423 _337 ] [423])
            (reg:SF 22 xmm1 [orig:422 _336 ] [422]))) "../src/gvcalc.f":297 802 {*fop_sf_comm}
     (nil))
(insn 1041 1040 1042 26 (set (reg/f:DI 0 ax [854])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int 160 [0xa0])) [10 vt_vel+0 S8 A64])) "../src/gvcalc.f":297 81 {*movdi_internal}
     (nil))
(insn 1042 1041 1043 26 (set (mem:SF (reg/f:DI 0 ax [854]) [1 *vt_vel_492(D)+0 S4 A32])
        (reg:SF 21 xmm0 [orig:424 _338 ] [424])) "../src/gvcalc.f":297 127 {*movsf_internal}
     (nil))
(insn 1043 1042 1044 26 (set (reg/f:DI 0 ax [855])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int 168 [0xa8])) [10 vt_omg+0 S8 A64])) "../src/gvcalc.f":298 81 {*movdi_internal}
     (nil))
(insn 1044 1043 1045 26 (set (reg:SF 22 xmm1 [orig:425 _339 ] [425])
        (mem:SF (reg/f:DI 0 ax [855]) [1 *vt_omg_494(D)+0 S4 A32])) "../src/gvcalc.f":298 127 {*movsf_internal}
     (nil))
(insn 1045 1044 1046 26 (set (reg:SF 21 xmm0 [856])
        (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -92 [0xffffffffffffffa4])) [1 vt_psi+0 S4 A32])) "../src/gvcalc.f":298 127 {*movsf_internal}
     (nil))
(insn 1046 1045 1047 26 (set (reg:SF 21 xmm0 [orig:426 _340 ] [426])
        (mult:SF (reg:SF 21 xmm0 [856])
            (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -320 [0xfffffffffffffec0])) [1 psi_omg+0 S4 A32]))) "../src/gvcalc.f":298 802 {*fop_sf_comm}
     (nil))
(insn 1047 1046 1048 26 (set (reg:SF 21 xmm0 [orig:427 _341 ] [427])
        (plus:SF (reg:SF 21 xmm0 [orig:426 _340 ] [426])
            (reg:SF 22 xmm1 [orig:425 _339 ] [425]))) "../src/gvcalc.f":298 802 {*fop_sf_comm}
     (nil))
(insn 1048 1047 1049 26 (set (reg/f:DI 0 ax [857])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int 168 [0xa8])) [10 vt_omg+0 S8 A64])) "../src/gvcalc.f":298 81 {*movdi_internal}
     (nil))
(insn 1049 1048 1050 26 (set (mem:SF (reg/f:DI 0 ax [857]) [1 *vt_omg_494(D)+0 S4 A32])
        (reg:SF 21 xmm0 [orig:427 _341 ] [427])) "../src/gvcalc.f":298 127 {*movsf_internal}
     (nil))
(insn 1050 1049 1051 26 (set (reg:SF 21 xmm0 [858])
        (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -92 [0xffffffffffffffa4])) [1 vt_psi+0 S4 A32])) "../src/gvcalc.f":299 127 {*movsf_internal}
     (nil))
(insn 1051 1050 1052 26 (set (reg:SF 21 xmm0 [orig:428 _342 ] [428])
        (mult:SF (reg:SF 21 xmm0 [858])
            (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -324 [0xfffffffffffffebc])) [1 psi_ch+0 S4 A32]))) "../src/gvcalc.f":299 802 {*fop_sf_comm}
     (nil))
(insn 1052 1051 1053 26 (set (reg/f:DI 0 ax [859])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int 176 [0xb0])) [10 vt_ch+0 S8 A64])) "../src/gvcalc.f":299 81 {*movdi_internal}
     (nil))
(insn 1053 1052 1054 26 (set (mem:SF (reg/f:DI 0 ax [859]) [1 *vt_ch_625(D)+0 S4 A32])
        (reg:SF 21 xmm0 [orig:428 _342 ] [428])) "../src/gvcalc.f":299 127 {*movsf_internal}
     (nil))
(insn 1054 1053 1055 26 (set (reg:SF 21 xmm0 [860])
        (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -92 [0xffffffffffffffa4])) [1 vt_psi+0 S4 A32])) "../src/gvcalc.f":300 127 {*movsf_internal}
     (nil))
(insn 1055 1054 1056 26 (set (reg:SF 21 xmm0 [orig:429 _343 ] [429])
        (mult:SF (reg:SF 21 xmm0 [860])
            (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -328 [0xfffffffffffffeb8])) [1 psi_be+0 S4 A32]))) "../src/gvcalc.f":300 802 {*fop_sf_comm}
     (nil))
(insn 1056 1055 1057 26 (set (reg/f:DI 0 ax [861])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int 184 [0xb8])) [10 vt_be+0 S8 A64])) "../src/gvcalc.f":300 81 {*movdi_internal}
     (nil))
(insn 1057 1056 1058 26 (set (mem:SF (reg/f:DI 0 ax [861]) [1 *vt_be_627(D)+0 S4 A32])
        (reg:SF 21 xmm0 [orig:429 _343 ] [429])) "../src/gvcalc.f":300 127 {*movsf_internal}
     (nil))
(insn 1058 1057 1059 26 (set (reg/f:DI 0 ax [862])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int 200 [0xc8])) [10 cl_vel+0 S8 A64])) "../src/gvcalc.f":302 81 {*movdi_internal}
     (nil))
(insn 1059 1058 1060 26 (set (reg:SF 22 xmm1 [orig:430 _344 ] [430])
        (mem:SF (reg/f:DI 0 ax [862]) [1 *cl_vel_554(D)+0 S4 A32])) "../src/gvcalc.f":302 127 {*movsf_internal}
     (nil))
(insn 1060 1059 1061 26 (set (reg:SF 21 xmm0 [863])
        (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -20 [0xffffffffffffffec])) [1 cl_psi+0 S4 A32])) "../src/gvcalc.f":302 127 {*movsf_internal}
     (nil))
(insn 1061 1060 1062 26 (set (reg:SF 21 xmm0 [orig:431 _345 ] [431])
        (mult:SF (reg:SF 21 xmm0 [863])
            (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -316 [0xfffffffffffffec4])) [1 psi_vel+0 S4 A32]))) "../src/gvcalc.f":302 802 {*fop_sf_comm}
     (nil))
(insn 1062 1061 1063 26 (set (reg:SF 21 xmm0 [orig:432 _346 ] [432])
        (plus:SF (reg:SF 21 xmm0 [orig:431 _345 ] [431])
            (reg:SF 22 xmm1 [orig:430 _344 ] [430]))) "../src/gvcalc.f":302 802 {*fop_sf_comm}
     (nil))
(insn 1063 1062 1064 26 (set (reg/f:DI 0 ax [864])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int 200 [0xc8])) [10 cl_vel+0 S8 A64])) "../src/gvcalc.f":302 81 {*movdi_internal}
     (nil))
(insn 1064 1063 1065 26 (set (mem:SF (reg/f:DI 0 ax [864]) [1 *cl_vel_554(D)+0 S4 A32])
        (reg:SF 21 xmm0 [orig:432 _346 ] [432])) "../src/gvcalc.f":302 127 {*movsf_internal}
     (nil))
(insn 1065 1064 1066 26 (set (reg/f:DI 0 ax [865])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int 208 [0xd0])) [10 cl_omg+0 S8 A64])) "../src/gvcalc.f":303 81 {*movdi_internal}
     (nil))
(insn 1066 1065 1067 26 (set (reg:SF 22 xmm1 [orig:433 _347 ] [433])
        (mem:SF (reg/f:DI 0 ax [865]) [1 *cl_omg_556(D)+0 S4 A32])) "../src/gvcalc.f":303 127 {*movsf_internal}
     (nil))
(insn 1067 1066 1068 26 (set (reg:SF 21 xmm0 [866])
        (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -20 [0xffffffffffffffec])) [1 cl_psi+0 S4 A32])) "../src/gvcalc.f":303 127 {*movsf_internal}
     (nil))
(insn 1068 1067 1069 26 (set (reg:SF 21 xmm0 [orig:434 _348 ] [434])
        (mult:SF (reg:SF 21 xmm0 [866])
            (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -320 [0xfffffffffffffec0])) [1 psi_omg+0 S4 A32]))) "../src/gvcalc.f":303 802 {*fop_sf_comm}
     (nil))
(insn 1069 1068 1070 26 (set (reg:SF 21 xmm0 [orig:435 _349 ] [435])
        (plus:SF (reg:SF 21 xmm0 [orig:434 _348 ] [434])
            (reg:SF 22 xmm1 [orig:433 _347 ] [433]))) "../src/gvcalc.f":303 802 {*fop_sf_comm}
     (nil))
(insn 1070 1069 1071 26 (set (reg/f:DI 0 ax [867])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int 208 [0xd0])) [10 cl_omg+0 S8 A64])) "../src/gvcalc.f":303 81 {*movdi_internal}
     (nil))
(insn 1071 1070 1072 26 (set (mem:SF (reg/f:DI 0 ax [867]) [1 *cl_omg_556(D)+0 S4 A32])
        (reg:SF 21 xmm0 [orig:435 _349 ] [435])) "../src/gvcalc.f":303 127 {*movsf_internal}
     (nil))
(insn 1072 1071 1073 26 (set (reg:SF 21 xmm0 [868])
        (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -20 [0xffffffffffffffec])) [1 cl_psi+0 S4 A32])) "../src/gvcalc.f":304 127 {*movsf_internal}
     (nil))
(insn 1073 1072 1074 26 (set (reg:SF 21 xmm0 [orig:436 _350 ] [436])
        (mult:SF (reg:SF 21 xmm0 [868])
            (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -324 [0xfffffffffffffebc])) [1 psi_ch+0 S4 A32]))) "../src/gvcalc.f":304 802 {*fop_sf_comm}
     (nil))
(insn 1074 1073 1075 26 (set (reg/f:DI 0 ax [869])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int 216 [0xd8])) [10 cl_ch+0 S8 A64])) "../src/gvcalc.f":304 81 {*movdi_internal}
     (nil))
(insn 1075 1074 1076 26 (set (mem:SF (reg/f:DI 0 ax [869]) [1 *cl_ch_631(D)+0 S4 A32])
        (reg:SF 21 xmm0 [orig:436 _350 ] [436])) "../src/gvcalc.f":304 127 {*movsf_internal}
     (nil))
(insn 1076 1075 1077 26 (set (reg/f:DI 0 ax [870])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int 224 [0xe0])) [10 cl_be+0 S8 A64])) "../src/gvcalc.f":305 81 {*movdi_internal}
     (nil))
(insn 1077 1076 1078 26 (set (reg:SF 22 xmm1 [orig:437 _351 ] [437])
        (mem:SF (reg/f:DI 0 ax [870]) [1 *cl_be_558(D)+0 S4 A32])) "../src/gvcalc.f":305 127 {*movsf_internal}
     (nil))
(insn 1078 1077 1079 26 (set (reg:SF 21 xmm0 [871])
        (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                (const_int -20 [0xffffffffffffffec])) [1 cl_psi+0 S4 A32])) "../src/gvcalc.f":305 127 {*movsf_internal}
     (nil))
(insn 1079 1078 1080 26 (set (reg:SF 21 xmm0 [orig:438 _352 ] [438])
        (mult:SF (reg:SF 21 xmm0 [871])
            (mem/c:SF (plus:DI (reg/f:DI 6 bp)
                    (const_int -328 [0xfffffffffffffeb8])) [1 psi_be+0 S4 A32]))) "../src/gvcalc.f":305 802 {*fop_sf_comm}
     (nil))
(insn 1080 1079 1081 26 (set (reg:SF 21 xmm0 [orig:439 _353 ] [439])
        (plus:SF (reg:SF 21 xmm0 [orig:438 _352 ] [438])
            (reg:SF 22 xmm1 [orig:437 _351 ] [437]))) "../src/gvcalc.f":305 802 {*fop_sf_comm}
     (nil))
(insn 1081 1080 1082 26 (set (reg/f:DI 0 ax [872])
        (mem/f/c:DI (plus:DI (reg/f:DI 6 bp)
                (const_int 224 [0xe0])) [10 cl_be+0 S8 A64])) "../src/gvcalc.f":305 81 {*movdi_internal}
     (nil))
(insn 1082 1081 1104 26 (set (mem:SF (reg/f:DI 0 ax [872]) [1 *cl_be_558(D)+0 S4 A32])
        (reg:SF 21 xmm0 [orig:439 _353 ] [439])) "../src/gvcalc.f":305 127 {*movsf_internal}
     (nil))
(insn 1104 1082 1280 26 (const_int 0 [0]) "../src/gvcalc.f":307 682 {nop}
     (nil))
(note 1280 1104 1281 26 NOTE_INSN_EPILOGUE_BEG)
(insn/f 1281 1280 1282 26 (parallel [
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 6 bp)
                    (const_int 8 [0x8])))
            (set (reg/f:DI 6 bp)
                (mem:DI (reg/f:DI 6 bp) [0  S8 A8]))
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) "../src/gvcalc.f":308 -1
     (expr_list:REG_CFA_DEF_CFA (plus:DI (reg/f:DI 7 sp)
            (const_int 8 [0x8]))
        (nil)))
(jump_insn 1282 1281 1283 26 (simple_return) "../src/gvcalc.f":308 -1
     (nil)
 -> simple_return)
;;  succ:       EXIT [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 20 [frame]

(barrier 1283 1282 1118)
(note 1118 1283 0 NOTE_INSN_DELETED)
