command	key	type	code	location	functionId	childNum	isCFGNode	operator	baseType	completeType	identifier
ANR	480143	File	/home/p4ultr4n/workplace/ReVeal/raw_code/ahci_port_write_1.c								
ANR	480144	Function	ahci_port_write	1:0:0:3164							
ANR	480145	FunctionDef	"ahci_port_write (AHCIState * s , int port , int offset , uint32_t val)"		480144	0					
ANR	480146	CompoundStatement		3:0:80:3164	480144	0					
ANR	480147	IdentifierDeclStatement	AHCIPortRegs * pr = & s -> dev [ port ] . port_regs ;	5:4:87:129	480144	0	True				
ANR	480148	IdentifierDecl	* pr = & s -> dev [ port ] . port_regs		480144	0					
ANR	480149	IdentifierDeclType	AHCIPortRegs *		480144	0					
ANR	480150	Identifier	pr		480144	1					
ANR	480151	AssignmentExpression	* pr = & s -> dev [ port ] . port_regs		480144	2		=			
ANR	480152	Identifier	pr		480144	0					
ANR	480153	UnaryOperationExpression	& s -> dev [ port ] . port_regs		480144	1					
ANR	480154	UnaryOperator	&		480144	0					
ANR	480155	MemberAccess	s -> dev [ port ] . port_regs		480144	1					
ANR	480156	ArrayIndexing	s -> dev [ port ]		480144	0					
ANR	480157	PtrMemberAccess	s -> dev		480144	0					
ANR	480158	Identifier	s		480144	0					
ANR	480159	Identifier	dev		480144	1					
ANR	480160	Identifier	port		480144	1					
ANR	480161	Identifier	port_regs		480144	1					
ANR	480162	ExpressionStatement	"DPRINTF ( port , ""offset: 0x%x val: 0x%x\\n"" , offset , val )"	9:4:138:192	480144	1	True				
ANR	480163	CallExpression	"DPRINTF ( port , ""offset: 0x%x val: 0x%x\\n"" , offset , val )"		480144	0					
ANR	480164	Callee	DPRINTF		480144	0					
ANR	480165	Identifier	DPRINTF		480144	0					
ANR	480166	ArgumentList	port		480144	1					
ANR	480167	Argument	port		480144	0					
ANR	480168	Identifier	port		480144	0					
ANR	480169	Argument	"""offset: 0x%x val: 0x%x\\n"""		480144	1					
ANR	480170	PrimaryExpression	"""offset: 0x%x val: 0x%x\\n"""		480144	0					
ANR	480171	Argument	offset		480144	2					
ANR	480172	Identifier	offset		480144	0					
ANR	480173	Argument	val		480144	3					
ANR	480174	Identifier	val		480144	0					
ANR	480175	SwitchStatement	switch ( offset )		480144	2					
ANR	480176	Condition	offset	11:12:207:212	480144	0	True				
ANR	480177	Identifier	offset		480144	0					
ANR	480178	CompoundStatement		9:20:134:134	480144	1					
ANR	480179	Label	case PORT_LST_ADDR :	13:8:226:244	480144	0	True				
ANR	480180	Identifier	PORT_LST_ADDR		480144	0					
ANR	480181	ExpressionStatement	pr -> lst_addr = val	15:12:259:277	480144	1	True				
ANR	480182	AssignmentExpression	pr -> lst_addr = val		480144	0		=			
ANR	480183	PtrMemberAccess	pr -> lst_addr		480144	0					
ANR	480184	Identifier	pr		480144	0					
ANR	480185	Identifier	lst_addr		480144	1					
ANR	480186	Identifier	val		480144	1					
ANR	480187	ExpressionStatement	"map_page ( s -> as , & s -> dev [ port ] . lst , ( ( uint64_t ) pr -> lst_addr_hi << 32 ) | pr -> lst_addr , 1024 )"	17:12:292:404	480144	2	True				
ANR	480188	CallExpression	"map_page ( s -> as , & s -> dev [ port ] . lst , ( ( uint64_t ) pr -> lst_addr_hi << 32 ) | pr -> lst_addr , 1024 )"		480144	0					
ANR	480189	Callee	map_page		480144	0					
ANR	480190	Identifier	map_page		480144	0					
ANR	480191	ArgumentList	s -> as		480144	1					
ANR	480192	Argument	s -> as		480144	0					
ANR	480193	PtrMemberAccess	s -> as		480144	0					
ANR	480194	Identifier	s		480144	0					
ANR	480195	Identifier	as		480144	1					
ANR	480196	Argument	& s -> dev [ port ] . lst		480144	1					
ANR	480197	UnaryOperationExpression	& s -> dev [ port ] . lst		480144	0					
ANR	480198	UnaryOperator	&		480144	0					
ANR	480199	MemberAccess	s -> dev [ port ] . lst		480144	1					
ANR	480200	ArrayIndexing	s -> dev [ port ]		480144	0					
ANR	480201	PtrMemberAccess	s -> dev		480144	0					
ANR	480202	Identifier	s		480144	0					
ANR	480203	Identifier	dev		480144	1					
ANR	480204	Identifier	port		480144	1					
ANR	480205	Identifier	lst		480144	1					
ANR	480206	Argument	( ( uint64_t ) pr -> lst_addr_hi << 32 ) | pr -> lst_addr		480144	2					
ANR	480207	InclusiveOrExpression	( ( uint64_t ) pr -> lst_addr_hi << 32 ) | pr -> lst_addr		480144	0		|			
ANR	480208	ShiftExpression	( uint64_t ) pr -> lst_addr_hi << 32		480144	0		<<			
ANR	480209	CastExpression	( uint64_t ) pr -> lst_addr_hi		480144	0					
ANR	480210	CastTarget	uint64_t		480144	0					
ANR	480211	PtrMemberAccess	pr -> lst_addr_hi		480144	1					
ANR	480212	Identifier	pr		480144	0					
ANR	480213	Identifier	lst_addr_hi		480144	1					
ANR	480214	PrimaryExpression	32		480144	1					
ANR	480215	PtrMemberAccess	pr -> lst_addr		480144	1					
ANR	480216	Identifier	pr		480144	0					
ANR	480217	Identifier	lst_addr		480144	1					
ANR	480218	Argument	1024		480144	3					
ANR	480219	PrimaryExpression	1024		480144	0					
ANR	480220	ExpressionStatement	s -> dev [ port ] . cur_cmd = NULL	21:12:419:446	480144	3	True				
ANR	480221	AssignmentExpression	s -> dev [ port ] . cur_cmd = NULL		480144	0		=			
ANR	480222	MemberAccess	s -> dev [ port ] . cur_cmd		480144	0					
ANR	480223	ArrayIndexing	s -> dev [ port ]		480144	0					
ANR	480224	PtrMemberAccess	s -> dev		480144	0					
ANR	480225	Identifier	s		480144	0					
ANR	480226	Identifier	dev		480144	1					
ANR	480227	Identifier	port		480144	1					
ANR	480228	Identifier	cur_cmd		480144	1					
ANR	480229	Identifier	NULL		480144	1					
ANR	480230	BreakStatement	break ;	23:12:461:466	480144	4	True				
ANR	480231	Label	case PORT_LST_ADDR_HI :	25:8:477:498	480144	5	True				
ANR	480232	Identifier	PORT_LST_ADDR_HI		480144	0					
ANR	480233	ExpressionStatement	pr -> lst_addr_hi = val	27:12:513:534	480144	6	True				
ANR	480234	AssignmentExpression	pr -> lst_addr_hi = val		480144	0		=			
ANR	480235	PtrMemberAccess	pr -> lst_addr_hi		480144	0					
ANR	480236	Identifier	pr		480144	0					
ANR	480237	Identifier	lst_addr_hi		480144	1					
ANR	480238	Identifier	val		480144	1					
ANR	480239	ExpressionStatement	"map_page ( s -> as , & s -> dev [ port ] . lst , ( ( uint64_t ) pr -> lst_addr_hi << 32 ) | pr -> lst_addr , 1024 )"	29:12:549:661	480144	7	True				
ANR	480240	CallExpression	"map_page ( s -> as , & s -> dev [ port ] . lst , ( ( uint64_t ) pr -> lst_addr_hi << 32 ) | pr -> lst_addr , 1024 )"		480144	0					
ANR	480241	Callee	map_page		480144	0					
ANR	480242	Identifier	map_page		480144	0					
ANR	480243	ArgumentList	s -> as		480144	1					
ANR	480244	Argument	s -> as		480144	0					
ANR	480245	PtrMemberAccess	s -> as		480144	0					
ANR	480246	Identifier	s		480144	0					
ANR	480247	Identifier	as		480144	1					
ANR	480248	Argument	& s -> dev [ port ] . lst		480144	1					
ANR	480249	UnaryOperationExpression	& s -> dev [ port ] . lst		480144	0					
ANR	480250	UnaryOperator	&		480144	0					
ANR	480251	MemberAccess	s -> dev [ port ] . lst		480144	1					
ANR	480252	ArrayIndexing	s -> dev [ port ]		480144	0					
ANR	480253	PtrMemberAccess	s -> dev		480144	0					
ANR	480254	Identifier	s		480144	0					
ANR	480255	Identifier	dev		480144	1					
ANR	480256	Identifier	port		480144	1					
ANR	480257	Identifier	lst		480144	1					
ANR	480258	Argument	( ( uint64_t ) pr -> lst_addr_hi << 32 ) | pr -> lst_addr		480144	2					
ANR	480259	InclusiveOrExpression	( ( uint64_t ) pr -> lst_addr_hi << 32 ) | pr -> lst_addr		480144	0		|			
ANR	480260	ShiftExpression	( uint64_t ) pr -> lst_addr_hi << 32		480144	0		<<			
ANR	480261	CastExpression	( uint64_t ) pr -> lst_addr_hi		480144	0					
ANR	480262	CastTarget	uint64_t		480144	0					
ANR	480263	PtrMemberAccess	pr -> lst_addr_hi		480144	1					
ANR	480264	Identifier	pr		480144	0					
ANR	480265	Identifier	lst_addr_hi		480144	1					
ANR	480266	PrimaryExpression	32		480144	1					
ANR	480267	PtrMemberAccess	pr -> lst_addr		480144	1					
ANR	480268	Identifier	pr		480144	0					
ANR	480269	Identifier	lst_addr		480144	1					
ANR	480270	Argument	1024		480144	3					
ANR	480271	PrimaryExpression	1024		480144	0					
ANR	480272	ExpressionStatement	s -> dev [ port ] . cur_cmd = NULL	33:12:676:703	480144	8	True				
ANR	480273	AssignmentExpression	s -> dev [ port ] . cur_cmd = NULL		480144	0		=			
ANR	480274	MemberAccess	s -> dev [ port ] . cur_cmd		480144	0					
ANR	480275	ArrayIndexing	s -> dev [ port ]		480144	0					
ANR	480276	PtrMemberAccess	s -> dev		480144	0					
ANR	480277	Identifier	s		480144	0					
ANR	480278	Identifier	dev		480144	1					
ANR	480279	Identifier	port		480144	1					
ANR	480280	Identifier	cur_cmd		480144	1					
ANR	480281	Identifier	NULL		480144	1					
ANR	480282	BreakStatement	break ;	35:12:718:723	480144	9	True				
ANR	480283	Label	case PORT_FIS_ADDR :	37:8:734:752	480144	10	True				
ANR	480284	Identifier	PORT_FIS_ADDR		480144	0					
ANR	480285	ExpressionStatement	pr -> fis_addr = val	39:12:767:785	480144	11	True				
ANR	480286	AssignmentExpression	pr -> fis_addr = val		480144	0		=			
ANR	480287	PtrMemberAccess	pr -> fis_addr		480144	0					
ANR	480288	Identifier	pr		480144	0					
ANR	480289	Identifier	fis_addr		480144	1					
ANR	480290	Identifier	val		480144	1					
ANR	480291	ExpressionStatement	"map_page ( s -> as , & s -> dev [ port ] . res_fis , ( ( uint64_t ) pr -> fis_addr_hi << 32 ) | pr -> fis_addr , 256 )"	41:12:800:915	480144	12	True				
ANR	480292	CallExpression	"map_page ( s -> as , & s -> dev [ port ] . res_fis , ( ( uint64_t ) pr -> fis_addr_hi << 32 ) | pr -> fis_addr , 256 )"		480144	0					
ANR	480293	Callee	map_page		480144	0					
ANR	480294	Identifier	map_page		480144	0					
ANR	480295	ArgumentList	s -> as		480144	1					
ANR	480296	Argument	s -> as		480144	0					
ANR	480297	PtrMemberAccess	s -> as		480144	0					
ANR	480298	Identifier	s		480144	0					
ANR	480299	Identifier	as		480144	1					
ANR	480300	Argument	& s -> dev [ port ] . res_fis		480144	1					
ANR	480301	UnaryOperationExpression	& s -> dev [ port ] . res_fis		480144	0					
ANR	480302	UnaryOperator	&		480144	0					
ANR	480303	MemberAccess	s -> dev [ port ] . res_fis		480144	1					
ANR	480304	ArrayIndexing	s -> dev [ port ]		480144	0					
ANR	480305	PtrMemberAccess	s -> dev		480144	0					
ANR	480306	Identifier	s		480144	0					
ANR	480307	Identifier	dev		480144	1					
ANR	480308	Identifier	port		480144	1					
ANR	480309	Identifier	res_fis		480144	1					
ANR	480310	Argument	( ( uint64_t ) pr -> fis_addr_hi << 32 ) | pr -> fis_addr		480144	2					
ANR	480311	InclusiveOrExpression	( ( uint64_t ) pr -> fis_addr_hi << 32 ) | pr -> fis_addr		480144	0		|			
ANR	480312	ShiftExpression	( uint64_t ) pr -> fis_addr_hi << 32		480144	0		<<			
ANR	480313	CastExpression	( uint64_t ) pr -> fis_addr_hi		480144	0					
ANR	480314	CastTarget	uint64_t		480144	0					
ANR	480315	PtrMemberAccess	pr -> fis_addr_hi		480144	1					
ANR	480316	Identifier	pr		480144	0					
ANR	480317	Identifier	fis_addr_hi		480144	1					
ANR	480318	PrimaryExpression	32		480144	1					
ANR	480319	PtrMemberAccess	pr -> fis_addr		480144	1					
ANR	480320	Identifier	pr		480144	0					
ANR	480321	Identifier	fis_addr		480144	1					
ANR	480322	Argument	256		480144	3					
ANR	480323	PrimaryExpression	256		480144	0					
ANR	480324	BreakStatement	break ;	45:12:930:935	480144	13	True				
ANR	480325	Label	case PORT_FIS_ADDR_HI :	47:8:946:967	480144	14	True				
ANR	480326	Identifier	PORT_FIS_ADDR_HI		480144	0					
ANR	480327	ExpressionStatement	pr -> fis_addr_hi = val	49:12:982:1003	480144	15	True				
ANR	480328	AssignmentExpression	pr -> fis_addr_hi = val		480144	0		=			
ANR	480329	PtrMemberAccess	pr -> fis_addr_hi		480144	0					
ANR	480330	Identifier	pr		480144	0					
ANR	480331	Identifier	fis_addr_hi		480144	1					
ANR	480332	Identifier	val		480144	1					
ANR	480333	ExpressionStatement	"map_page ( s -> as , & s -> dev [ port ] . res_fis , ( ( uint64_t ) pr -> fis_addr_hi << 32 ) | pr -> fis_addr , 256 )"	51:12:1018:1133	480144	16	True				
ANR	480334	CallExpression	"map_page ( s -> as , & s -> dev [ port ] . res_fis , ( ( uint64_t ) pr -> fis_addr_hi << 32 ) | pr -> fis_addr , 256 )"		480144	0					
ANR	480335	Callee	map_page		480144	0					
ANR	480336	Identifier	map_page		480144	0					
ANR	480337	ArgumentList	s -> as		480144	1					
ANR	480338	Argument	s -> as		480144	0					
ANR	480339	PtrMemberAccess	s -> as		480144	0					
ANR	480340	Identifier	s		480144	0					
ANR	480341	Identifier	as		480144	1					
ANR	480342	Argument	& s -> dev [ port ] . res_fis		480144	1					
ANR	480343	UnaryOperationExpression	& s -> dev [ port ] . res_fis		480144	0					
ANR	480344	UnaryOperator	&		480144	0					
ANR	480345	MemberAccess	s -> dev [ port ] . res_fis		480144	1					
ANR	480346	ArrayIndexing	s -> dev [ port ]		480144	0					
ANR	480347	PtrMemberAccess	s -> dev		480144	0					
ANR	480348	Identifier	s		480144	0					
ANR	480349	Identifier	dev		480144	1					
ANR	480350	Identifier	port		480144	1					
ANR	480351	Identifier	res_fis		480144	1					
ANR	480352	Argument	( ( uint64_t ) pr -> fis_addr_hi << 32 ) | pr -> fis_addr		480144	2					
ANR	480353	InclusiveOrExpression	( ( uint64_t ) pr -> fis_addr_hi << 32 ) | pr -> fis_addr		480144	0		|			
ANR	480354	ShiftExpression	( uint64_t ) pr -> fis_addr_hi << 32		480144	0		<<			
ANR	480355	CastExpression	( uint64_t ) pr -> fis_addr_hi		480144	0					
ANR	480356	CastTarget	uint64_t		480144	0					
ANR	480357	PtrMemberAccess	pr -> fis_addr_hi		480144	1					
ANR	480358	Identifier	pr		480144	0					
ANR	480359	Identifier	fis_addr_hi		480144	1					
ANR	480360	PrimaryExpression	32		480144	1					
ANR	480361	PtrMemberAccess	pr -> fis_addr		480144	1					
ANR	480362	Identifier	pr		480144	0					
ANR	480363	Identifier	fis_addr		480144	1					
ANR	480364	Argument	256		480144	3					
ANR	480365	PrimaryExpression	256		480144	0					
ANR	480366	BreakStatement	break ;	55:12:1148:1153	480144	17	True				
ANR	480367	Label	case PORT_IRQ_STAT :	57:8:1164:1182	480144	18	True				
ANR	480368	Identifier	PORT_IRQ_STAT		480144	0					
ANR	480369	ExpressionStatement	pr -> irq_stat &= ~val	59:12:1197:1217	480144	19	True				
ANR	480370	AssignmentExpression	pr -> irq_stat &= ~val		480144	0		&=			
ANR	480371	PtrMemberAccess	pr -> irq_stat		480144	0					
ANR	480372	Identifier	pr		480144	0					
ANR	480373	Identifier	irq_stat		480144	1					
ANR	480374	Identifier	~val		480144	1					
ANR	480375	ExpressionStatement	ahci_check_irq ( s )	61:12:1232:1249	480144	20	True				
ANR	480376	CallExpression	ahci_check_irq ( s )		480144	0					
ANR	480377	Callee	ahci_check_irq		480144	0					
ANR	480378	Identifier	ahci_check_irq		480144	0					
ANR	480379	ArgumentList	s		480144	1					
ANR	480380	Argument	s		480144	0					
ANR	480381	Identifier	s		480144	0					
ANR	480382	BreakStatement	break ;	63:12:1264:1269	480144	21	True				
ANR	480383	Label	case PORT_IRQ_MASK :	65:8:1280:1298	480144	22	True				
ANR	480384	Identifier	PORT_IRQ_MASK		480144	0					
ANR	480385	ExpressionStatement	pr -> irq_mask = val & 0xfdc000ff	67:12:1313:1344	480144	23	True				
ANR	480386	AssignmentExpression	pr -> irq_mask = val & 0xfdc000ff		480144	0		=			
ANR	480387	PtrMemberAccess	pr -> irq_mask		480144	0					
ANR	480388	Identifier	pr		480144	0					
ANR	480389	Identifier	irq_mask		480144	1					
ANR	480390	BitAndExpression	val & 0xfdc000ff		480144	1		&			
ANR	480391	Identifier	val		480144	0					
ANR	480392	PrimaryExpression	0xfdc000ff		480144	1					
ANR	480393	ExpressionStatement	ahci_check_irq ( s )	69:12:1359:1376	480144	24	True				
ANR	480394	CallExpression	ahci_check_irq ( s )		480144	0					
ANR	480395	Callee	ahci_check_irq		480144	0					
ANR	480396	Identifier	ahci_check_irq		480144	0					
ANR	480397	ArgumentList	s		480144	1					
ANR	480398	Argument	s		480144	0					
ANR	480399	Identifier	s		480144	0					
ANR	480400	BreakStatement	break ;	71:12:1391:1396	480144	25	True				
ANR	480401	Label	case PORT_CMD :	73:8:1407:1420	480144	26	True				
ANR	480402	Identifier	PORT_CMD		480144	0					
ANR	480403	ExpressionStatement	pr -> cmd = val & ~ ( PORT_CMD_LIST_ON | PORT_CMD_FIS_ON )	75:12:1435:1488	480144	27	True				
ANR	480404	AssignmentExpression	pr -> cmd = val & ~ ( PORT_CMD_LIST_ON | PORT_CMD_FIS_ON )		480144	0		=			
ANR	480405	PtrMemberAccess	pr -> cmd		480144	0					
ANR	480406	Identifier	pr		480144	0					
ANR	480407	Identifier	cmd		480144	1					
ANR	480408	BitAndExpression	val & ~ ( PORT_CMD_LIST_ON | PORT_CMD_FIS_ON )		480144	1		&			
ANR	480409	Identifier	val		480144	0					
ANR	480410	UnaryOperationExpression	~ ( PORT_CMD_LIST_ON | PORT_CMD_FIS_ON )		480144	1					
ANR	480411	UnaryOperator	~		480144	0					
ANR	480412	InclusiveOrExpression	PORT_CMD_LIST_ON | PORT_CMD_FIS_ON		480144	1		|			
ANR	480413	Identifier	PORT_CMD_LIST_ON		480144	0					
ANR	480414	Identifier	PORT_CMD_FIS_ON		480144	1					
ANR	480415	IfStatement	if ( pr -> cmd & PORT_CMD_START )		480144	28					
ANR	480416	Condition	pr -> cmd & PORT_CMD_START	79:16:1509:1532	480144	0	True				
ANR	480417	BitAndExpression	pr -> cmd & PORT_CMD_START		480144	0		&			
ANR	480418	PtrMemberAccess	pr -> cmd		480144	0					
ANR	480419	Identifier	pr		480144	0					
ANR	480420	Identifier	cmd		480144	1					
ANR	480421	Identifier	PORT_CMD_START		480144	1					
ANR	480422	CompoundStatement		77:42:1454:1454	480144	1					
ANR	480423	ExpressionStatement	pr -> cmd |= PORT_CMD_LIST_ON	81:16:1554:1581	480144	0	True				
ANR	480424	AssignmentExpression	pr -> cmd |= PORT_CMD_LIST_ON		480144	0		|=			
ANR	480425	PtrMemberAccess	pr -> cmd		480144	0					
ANR	480426	Identifier	pr		480144	0					
ANR	480427	Identifier	cmd		480144	1					
ANR	480428	Identifier	PORT_CMD_LIST_ON		480144	1					
ANR	480429	IfStatement	if ( pr -> cmd & PORT_CMD_FIS_RX )		480144	29					
ANR	480430	Condition	pr -> cmd & PORT_CMD_FIS_RX	87:16:1617:1641	480144	0	True				
ANR	480431	BitAndExpression	pr -> cmd & PORT_CMD_FIS_RX		480144	0		&			
ANR	480432	PtrMemberAccess	pr -> cmd		480144	0					
ANR	480433	Identifier	pr		480144	0					
ANR	480434	Identifier	cmd		480144	1					
ANR	480435	Identifier	PORT_CMD_FIS_RX		480144	1					
ANR	480436	CompoundStatement		85:43:1563:1563	480144	1					
ANR	480437	ExpressionStatement	pr -> cmd |= PORT_CMD_FIS_ON	89:16:1663:1689	480144	0	True				
ANR	480438	AssignmentExpression	pr -> cmd |= PORT_CMD_FIS_ON		480144	0		|=			
ANR	480439	PtrMemberAccess	pr -> cmd		480144	0					
ANR	480440	Identifier	pr		480144	0					
ANR	480441	Identifier	cmd		480144	1					
ANR	480442	Identifier	PORT_CMD_FIS_ON		480144	1					
ANR	480443	IfStatement	if ( ( pr -> cmd & PORT_CMD_FIS_ON ) && ! s -> dev [ port ] . init_d2h_sent )		480144	30					
ANR	480444	Condition	( pr -> cmd & PORT_CMD_FIS_ON ) && ! s -> dev [ port ] . init_d2h_sent	103:16:1989:2063	480144	0	True				
ANR	480445	AndExpression	( pr -> cmd & PORT_CMD_FIS_ON ) && ! s -> dev [ port ] . init_d2h_sent		480144	0		&&			
ANR	480446	BitAndExpression	pr -> cmd & PORT_CMD_FIS_ON		480144	0		&			
ANR	480447	PtrMemberAccess	pr -> cmd		480144	0					
ANR	480448	Identifier	pr		480144	0					
ANR	480449	Identifier	cmd		480144	1					
ANR	480450	Identifier	PORT_CMD_FIS_ON		480144	1					
ANR	480451	UnaryOperationExpression	! s -> dev [ port ] . init_d2h_sent		480144	1					
ANR	480452	UnaryOperator	!		480144	0					
ANR	480453	MemberAccess	s -> dev [ port ] . init_d2h_sent		480144	1					
ANR	480454	ArrayIndexing	s -> dev [ port ]		480144	0					
ANR	480455	PtrMemberAccess	s -> dev		480144	0					
ANR	480456	Identifier	s		480144	0					
ANR	480457	Identifier	dev		480144	1					
ANR	480458	Identifier	port		480144	1					
ANR	480459	Identifier	init_d2h_sent		480144	1					
ANR	480460	CompoundStatement		103:45:1985:1985	480144	1					
ANR	480461	ExpressionStatement	ahci_init_d2h ( & s -> dev [ port ] )	107:16:2085:2113	480144	0	True				
ANR	480462	CallExpression	ahci_init_d2h ( & s -> dev [ port ] )		480144	0					
ANR	480463	Callee	ahci_init_d2h		480144	0					
ANR	480464	Identifier	ahci_init_d2h		480144	0					
ANR	480465	ArgumentList	& s -> dev [ port ]		480144	1					
ANR	480466	Argument	& s -> dev [ port ]		480144	0					
ANR	480467	UnaryOperationExpression	& s -> dev [ port ]		480144	0					
ANR	480468	UnaryOperator	&		480144	0					
ANR	480469	ArrayIndexing	s -> dev [ port ]		480144	1					
ANR	480470	PtrMemberAccess	s -> dev		480144	0					
ANR	480471	Identifier	s		480144	0					
ANR	480472	Identifier	dev		480144	1					
ANR	480473	Identifier	port		480144	1					
ANR	480474	ExpressionStatement	s -> dev [ port ] . init_d2h_sent = true	109:16:2132:2165	480144	1	True				
ANR	480475	AssignmentExpression	s -> dev [ port ] . init_d2h_sent = true		480144	0		=			
ANR	480476	MemberAccess	s -> dev [ port ] . init_d2h_sent		480144	0					
ANR	480477	ArrayIndexing	s -> dev [ port ]		480144	0					
ANR	480478	PtrMemberAccess	s -> dev		480144	0					
ANR	480479	Identifier	s		480144	0					
ANR	480480	Identifier	dev		480144	1					
ANR	480481	Identifier	port		480144	1					
ANR	480482	Identifier	init_d2h_sent		480144	1					
ANR	480483	Identifier	true		480144	1					
ANR	480484	ExpressionStatement	"check_cmd ( s , port )"	115:12:2197:2215	480144	31	True				
ANR	480485	CallExpression	"check_cmd ( s , port )"		480144	0					
ANR	480486	Callee	check_cmd		480144	0					
ANR	480487	Identifier	check_cmd		480144	0					
ANR	480488	ArgumentList	s		480144	1					
ANR	480489	Argument	s		480144	0					
ANR	480490	Identifier	s		480144	0					
ANR	480491	Argument	port		480144	1					
ANR	480492	Identifier	port		480144	0					
ANR	480493	BreakStatement	break ;	117:12:2230:2235	480144	32	True				
ANR	480494	Label	case PORT_TFDATA :	119:8:2246:2262	480144	33	True				
ANR	480495	Identifier	PORT_TFDATA		480144	0					
ANR	480496	ExpressionStatement	s -> dev [ port ] . port . ifs [ 0 ] . error = ( val >> 8 ) & 0xff	121:12:2277:2327	480144	34	True				
ANR	480497	AssignmentExpression	s -> dev [ port ] . port . ifs [ 0 ] . error = ( val >> 8 ) & 0xff		480144	0		=			
ANR	480498	MemberAccess	s -> dev [ port ] . port . ifs [ 0 ] . error		480144	0					
ANR	480499	ArrayIndexing	s -> dev [ port ] . port . ifs [ 0 ]		480144	0					
ANR	480500	MemberAccess	s -> dev [ port ] . port . ifs		480144	0					
ANR	480501	MemberAccess	s -> dev [ port ] . port		480144	0					
ANR	480502	ArrayIndexing	s -> dev [ port ]		480144	0					
ANR	480503	PtrMemberAccess	s -> dev		480144	0					
ANR	480504	Identifier	s		480144	0					
ANR	480505	Identifier	dev		480144	1					
ANR	480506	Identifier	port		480144	1					
ANR	480507	Identifier	port		480144	1					
ANR	480508	Identifier	ifs		480144	1					
ANR	480509	PrimaryExpression	0		480144	1					
ANR	480510	Identifier	error		480144	1					
ANR	480511	BitAndExpression	( val >> 8 ) & 0xff		480144	1		&			
ANR	480512	ShiftExpression	val >> 8		480144	0		>>			
ANR	480513	Identifier	val		480144	0					
ANR	480514	PrimaryExpression	8		480144	1					
ANR	480515	PrimaryExpression	0xff		480144	1					
ANR	480516	ExpressionStatement	s -> dev [ port ] . port . ifs [ 0 ] . status = val & 0xff	123:12:2342:2386	480144	35	True				
ANR	480517	AssignmentExpression	s -> dev [ port ] . port . ifs [ 0 ] . status = val & 0xff		480144	0		=			
ANR	480518	MemberAccess	s -> dev [ port ] . port . ifs [ 0 ] . status		480144	0					
ANR	480519	ArrayIndexing	s -> dev [ port ] . port . ifs [ 0 ]		480144	0					
ANR	480520	MemberAccess	s -> dev [ port ] . port . ifs		480144	0					
ANR	480521	MemberAccess	s -> dev [ port ] . port		480144	0					
ANR	480522	ArrayIndexing	s -> dev [ port ]		480144	0					
ANR	480523	PtrMemberAccess	s -> dev		480144	0					
ANR	480524	Identifier	s		480144	0					
ANR	480525	Identifier	dev		480144	1					
ANR	480526	Identifier	port		480144	1					
ANR	480527	Identifier	port		480144	1					
ANR	480528	Identifier	ifs		480144	1					
ANR	480529	PrimaryExpression	0		480144	1					
ANR	480530	Identifier	status		480144	1					
ANR	480531	BitAndExpression	val & 0xff		480144	1		&			
ANR	480532	Identifier	val		480144	0					
ANR	480533	PrimaryExpression	0xff		480144	1					
ANR	480534	BreakStatement	break ;	125:12:2401:2406	480144	36	True				
ANR	480535	Label	case PORT_SIG :	127:8:2417:2430	480144	37	True				
ANR	480536	Identifier	PORT_SIG		480144	0					
ANR	480537	ExpressionStatement	pr -> sig = val	129:12:2445:2458	480144	38	True				
ANR	480538	AssignmentExpression	pr -> sig = val		480144	0		=			
ANR	480539	PtrMemberAccess	pr -> sig		480144	0					
ANR	480540	Identifier	pr		480144	0					
ANR	480541	Identifier	sig		480144	1					
ANR	480542	Identifier	val		480144	1					
ANR	480543	BreakStatement	break ;	131:12:2473:2478	480144	39	True				
ANR	480544	Label	case PORT_SCR_STAT :	133:8:2489:2507	480144	40	True				
ANR	480545	Identifier	PORT_SCR_STAT		480144	0					
ANR	480546	ExpressionStatement	pr -> scr_stat = val	135:12:2522:2540	480144	41	True				
ANR	480547	AssignmentExpression	pr -> scr_stat = val		480144	0		=			
ANR	480548	PtrMemberAccess	pr -> scr_stat		480144	0					
ANR	480549	Identifier	pr		480144	0					
ANR	480550	Identifier	scr_stat		480144	1					
ANR	480551	Identifier	val		480144	1					
ANR	480552	BreakStatement	break ;	137:12:2555:2560	480144	42	True				
ANR	480553	Label	case PORT_SCR_CTL :	139:8:2571:2588	480144	43	True				
ANR	480554	Identifier	PORT_SCR_CTL		480144	0					
ANR	480555	IfStatement	if ( ( ( pr -> scr_ctl & AHCI_SCR_SCTL_DET ) == 1 ) && ( ( val & AHCI_SCR_SCTL_DET ) == 0 ) )		480144	44					
ANR	480556	Condition	( ( pr -> scr_ctl & AHCI_SCR_SCTL_DET ) == 1 ) && ( ( val & AHCI_SCR_SCTL_DET ) == 0 )	141:16:2607:2699	480144	0	True				
ANR	480557	AndExpression	( ( pr -> scr_ctl & AHCI_SCR_SCTL_DET ) == 1 ) && ( ( val & AHCI_SCR_SCTL_DET ) == 0 )		480144	0		&&			
ANR	480558	EqualityExpression	( pr -> scr_ctl & AHCI_SCR_SCTL_DET ) == 1		480144	0		==			
ANR	480559	BitAndExpression	pr -> scr_ctl & AHCI_SCR_SCTL_DET		480144	0		&			
ANR	480560	PtrMemberAccess	pr -> scr_ctl		480144	0					
ANR	480561	Identifier	pr		480144	0					
ANR	480562	Identifier	scr_ctl		480144	1					
ANR	480563	Identifier	AHCI_SCR_SCTL_DET		480144	1					
ANR	480564	PrimaryExpression	1		480144	1					
ANR	480565	EqualityExpression	( val & AHCI_SCR_SCTL_DET ) == 0		480144	1		==			
ANR	480566	BitAndExpression	val & AHCI_SCR_SCTL_DET		480144	0		&			
ANR	480567	Identifier	val		480144	0					
ANR	480568	Identifier	AHCI_SCR_SCTL_DET		480144	1					
ANR	480569	PrimaryExpression	0		480144	1					
ANR	480570	CompoundStatement		141:50:2621:2621	480144	1					
ANR	480571	ExpressionStatement	"ahci_reset_port ( s , port )"	145:16:2721:2745	480144	0	True				
ANR	480572	CallExpression	"ahci_reset_port ( s , port )"		480144	0					
ANR	480573	Callee	ahci_reset_port		480144	0					
ANR	480574	Identifier	ahci_reset_port		480144	0					
ANR	480575	ArgumentList	s		480144	1					
ANR	480576	Argument	s		480144	0					
ANR	480577	Identifier	s		480144	0					
ANR	480578	Argument	port		480144	1					
ANR	480579	Identifier	port		480144	0					
ANR	480580	ExpressionStatement	pr -> scr_ctl = val	149:12:2775:2792	480144	45	True				
ANR	480581	AssignmentExpression	pr -> scr_ctl = val		480144	0		=			
ANR	480582	PtrMemberAccess	pr -> scr_ctl		480144	0					
ANR	480583	Identifier	pr		480144	0					
ANR	480584	Identifier	scr_ctl		480144	1					
ANR	480585	Identifier	val		480144	1					
ANR	480586	BreakStatement	break ;	151:12:2807:2812	480144	46	True				
ANR	480587	Label	case PORT_SCR_ERR :	153:8:2823:2840	480144	47	True				
ANR	480588	Identifier	PORT_SCR_ERR		480144	0					
ANR	480589	ExpressionStatement	pr -> scr_err &= ~val	155:12:2855:2874	480144	48	True				
ANR	480590	AssignmentExpression	pr -> scr_err &= ~val		480144	0		&=			
ANR	480591	PtrMemberAccess	pr -> scr_err		480144	0					
ANR	480592	Identifier	pr		480144	0					
ANR	480593	Identifier	scr_err		480144	1					
ANR	480594	Identifier	~val		480144	1					
ANR	480595	BreakStatement	break ;	157:12:2889:2894	480144	49	True				
ANR	480596	Label	case PORT_SCR_ACT :	159:8:2905:2922	480144	50	True				
ANR	480597	Identifier	PORT_SCR_ACT		480144	0					
ANR	480598	ExpressionStatement	pr -> scr_act |= val	163:12:2960:2978	480144	51	True				
ANR	480599	AssignmentExpression	pr -> scr_act |= val		480144	0		|=			
ANR	480600	PtrMemberAccess	pr -> scr_act		480144	0					
ANR	480601	Identifier	pr		480144	0					
ANR	480602	Identifier	scr_act		480144	1					
ANR	480603	Identifier	val		480144	1					
ANR	480604	BreakStatement	break ;	165:12:2993:2998	480144	52	True				
ANR	480605	Label	case PORT_CMD_ISSUE :	167:8:3009:3028	480144	53	True				
ANR	480606	Identifier	PORT_CMD_ISSUE		480144	0					
ANR	480607	ExpressionStatement	pr -> cmd_issue |= val	169:12:3043:3063	480144	54	True				
ANR	480608	AssignmentExpression	pr -> cmd_issue |= val		480144	0		|=			
ANR	480609	PtrMemberAccess	pr -> cmd_issue		480144	0					
ANR	480610	Identifier	pr		480144	0					
ANR	480611	Identifier	cmd_issue		480144	1					
ANR	480612	Identifier	val		480144	1					
ANR	480613	ExpressionStatement	"check_cmd ( s , port )"	171:12:3078:3096	480144	55	True				
ANR	480614	CallExpression	"check_cmd ( s , port )"		480144	0					
ANR	480615	Callee	check_cmd		480144	0					
ANR	480616	Identifier	check_cmd		480144	0					
ANR	480617	ArgumentList	s		480144	1					
ANR	480618	Argument	s		480144	0					
ANR	480619	Identifier	s		480144	0					
ANR	480620	Argument	port		480144	1					
ANR	480621	Identifier	port		480144	0					
ANR	480622	BreakStatement	break ;	173:12:3111:3116	480144	56	True				
ANR	480623	Label	default :	175:8:3127:3134	480144	57	True				
ANR	480624	Identifier	default		480144	0					
ANR	480625	BreakStatement	break ;	177:12:3149:3154	480144	58	True				
ANR	480626	ReturnType	static void		480144	1					
ANR	480627	Identifier	ahci_port_write		480144	2					
ANR	480628	ParameterList	"AHCIState * s , int port , int offset , uint32_t val"		480144	3					
ANR	480629	Parameter	AHCIState * s	1:29:29:40	480144	0	True				
ANR	480630	ParameterType	AHCIState *		480144	0					
ANR	480631	Identifier	s		480144	1					
ANR	480632	Parameter	int port	1:43:43:50	480144	1	True				
ANR	480633	ParameterType	int		480144	0					
ANR	480634	Identifier	port		480144	1					
ANR	480635	Parameter	int offset	1:53:53:62	480144	2	True				
ANR	480636	ParameterType	int		480144	0					
ANR	480637	Identifier	offset		480144	1					
ANR	480638	Parameter	uint32_t val	1:65:65:76	480144	3	True				
ANR	480639	ParameterType	uint32_t		480144	0					
ANR	480640	Identifier	val		480144	1					
ANR	480641	CFGEntryNode	ENTRY		480144		True				
ANR	480642	CFGExitNode	EXIT		480144		True				
ANR	480643	Symbol	s -> dev [ port ] . port . ifs		480144						
ANR	480644	Symbol	s -> dev		480144						
ANR	480645	Symbol	PORT_CMD_FIS_ON		480144						
ANR	480646	Symbol	pr		480144						
ANR	480647	Symbol	s -> dev [ port ] . cur_cmd		480144						
ANR	480648	Symbol	pr -> sig		480144						
ANR	480649	Symbol	pr -> scr_err		480144						
ANR	480650	Symbol	& s -> dev [ port ] . res_fis		480144						
ANR	480651	Symbol	& s -> dev [ port ] . lst		480144						
ANR	480652	Symbol	s -> as		480144						
ANR	480653	Symbol	pr -> scr_stat		480144						
ANR	480654	Symbol	pr -> fis_addr_hi		480144						
ANR	480655	Symbol	AHCI_SCR_SCTL_DET		480144						
ANR	480656	Symbol	pr -> cmd_issue		480144						
ANR	480657	Symbol	pr -> lst_addr_hi		480144						
ANR	480658	Symbol	PORT_CMD_START		480144						
ANR	480659	Symbol	pr -> scr_act		480144						
ANR	480660	Symbol	* port		480144						
ANR	480661	Symbol	* s -> dev [ port ] . port		480144						
ANR	480662	Symbol	pr -> irq_mask		480144						
ANR	480663	Symbol	* * s -> dev		480144						
ANR	480664	Symbol	* * s		480144						
ANR	480665	Symbol	~val		480144						
ANR	480666	Symbol	pr -> scr_ctl		480144						
ANR	480667	Symbol	pr -> fis_addr		480144						
ANR	480668	Symbol	s -> dev [ port ] . init_d2h_sent		480144						
ANR	480669	Symbol	s -> dev [ port ] . port . ifs [ 0 ] . error		480144						
ANR	480670	Symbol	val		480144						
ANR	480671	Symbol	NULL		480144						
ANR	480672	Symbol	offset		480144						
ANR	480673	Symbol	* s -> dev		480144						
ANR	480674	Symbol	pr -> cmd		480144						
ANR	480675	Symbol	PORT_CMD_FIS_RX		480144						
ANR	480676	Symbol	* pr		480144						
ANR	480677	Symbol	s -> dev [ port ] . port . ifs [ 0 ] . status		480144						
ANR	480678	Symbol	PORT_CMD_LIST_ON		480144						
ANR	480679	Symbol	* * * s		480144						
ANR	480680	Symbol	pr -> lst_addr		480144						
ANR	480681	Symbol	s		480144						
ANR	480682	Symbol	port		480144						
ANR	480683	Symbol	* * port		480144						
ANR	480684	Symbol	* s -> dev [ port ] . port . ifs		480144						
ANR	480685	Symbol	true		480144						
ANR	480686	Symbol	& s -> dev [ port ] . port_regs		480144						
ANR	480687	Symbol	pr -> irq_stat		480144						
ANR	480688	Symbol	* s		480144						
ANR	480689	Symbol	s -> dev [ port ] . port		480144						
