

================================================================
== Vitis HLS Report for 'radix_sort_batch_30_1_Pipeline_1'
================================================================
* Date:           Sun Apr 23 22:11:31 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        sort_seperate_bucket
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  1.094 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       18|       18|  0.180 us|  0.180 us|   18|   18|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |       16|       16|         1|          1|          1|    16|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.09>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%empty = alloca i32 1"   --->   Operation 4 'alloca' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%bucket_sizes = alloca i32 1"   --->   Operation 5 'alloca' 'bucket_sizes' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%bucket_sizes_1756 = alloca i32 1"   --->   Operation 6 'alloca' 'bucket_sizes_1756' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%bucket_sizes_1757 = alloca i32 1"   --->   Operation 7 'alloca' 'bucket_sizes_1757' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%bucket_sizes_1758 = alloca i32 1"   --->   Operation 8 'alloca' 'bucket_sizes_1758' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%bucket_sizes_1759 = alloca i32 1"   --->   Operation 9 'alloca' 'bucket_sizes_1759' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%bucket_sizes_1760 = alloca i32 1"   --->   Operation 10 'alloca' 'bucket_sizes_1760' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%bucket_sizes_1761 = alloca i32 1"   --->   Operation 11 'alloca' 'bucket_sizes_1761' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%bucket_sizes_1762 = alloca i32 1"   --->   Operation 12 'alloca' 'bucket_sizes_1762' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%bucket_sizes_1763 = alloca i32 1"   --->   Operation 13 'alloca' 'bucket_sizes_1763' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%bucket_sizes_1764 = alloca i32 1"   --->   Operation 14 'alloca' 'bucket_sizes_1764' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%bucket_sizes_1765 = alloca i32 1"   --->   Operation 15 'alloca' 'bucket_sizes_1765' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%bucket_sizes_1766 = alloca i32 1"   --->   Operation 16 'alloca' 'bucket_sizes_1766' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%bucket_sizes_1767 = alloca i32 1"   --->   Operation 17 'alloca' 'bucket_sizes_1767' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%bucket_sizes_1768 = alloca i32 1"   --->   Operation 18 'alloca' 'bucket_sizes_1768' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%bucket_sizes_1769 = alloca i32 1"   --->   Operation 19 'alloca' 'bucket_sizes_1769' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%bucket_sizes_1770 = alloca i32 1"   --->   Operation 20 'alloca' 'bucket_sizes_1770' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.38ns)   --->   "%store_ln0 = store i5 0, i5 %empty"   --->   Operation 21 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop.i"   --->   Operation 22 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%p_load = load i5 %empty"   --->   Operation 23 'load' 'p_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 24 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.63ns)   --->   "%exitcond116_i = icmp_eq  i5 %p_load, i5 16"   --->   Operation 25 'icmp' 'exitcond116_i' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%empty_238 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 26 'speclooptripcount' 'empty_238' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.70ns)   --->   "%empty_239 = add i5 %p_load, i5 1"   --->   Operation 27 'add' 'empty_239' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond116_i, void %memset.loop.split.i, void %for.inc.i.preheader.exitStub"   --->   Operation 28 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%empty_240 = trunc i5 %p_load"   --->   Operation 29 'trunc' 'empty_240' <Predicate = (!exitcond116_i)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.34ns)   --->   "%switch_ln0 = switch i4 %empty_240, void %.case.15.i, i4 0, void %memset.loop.split.i..exit.i_crit_edge1, i4 1, void %.case.1.i, i4 2, void %.case.2.i, i4 3, void %.case.3.i, i4 4, void %.case.4.i, i4 5, void %.case.5.i, i4 6, void %.case.6.i, i4 7, void %.case.7.i, i4 8, void %.case.8.i, i4 9, void %.case.9.i, i4 10, void %.case.10.i, i4 11, void %.case.11.i, i4 12, void %.case.12.i, i4 13, void %.case.13.i, i4 14, void %memset.loop.split.i..exit.i_crit_edge"   --->   Operation 30 'switch' 'switch_ln0' <Predicate = (!exitcond116_i)> <Delay = 0.34>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%store_ln0 = store i32 0, i32 %bucket_sizes_1769"   --->   Operation 31 'store' 'store_ln0' <Predicate = (!exitcond116_i & empty_240 == 14)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit.i"   --->   Operation 32 'br' 'br_ln0' <Predicate = (!exitcond116_i & empty_240 == 14)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%store_ln0 = store i32 0, i32 %bucket_sizes_1768"   --->   Operation 33 'store' 'store_ln0' <Predicate = (!exitcond116_i & empty_240 == 13)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit.i"   --->   Operation 34 'br' 'br_ln0' <Predicate = (!exitcond116_i & empty_240 == 13)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%store_ln0 = store i32 0, i32 %bucket_sizes_1767"   --->   Operation 35 'store' 'store_ln0' <Predicate = (!exitcond116_i & empty_240 == 12)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit.i"   --->   Operation 36 'br' 'br_ln0' <Predicate = (!exitcond116_i & empty_240 == 12)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%store_ln0 = store i32 0, i32 %bucket_sizes_1766"   --->   Operation 37 'store' 'store_ln0' <Predicate = (!exitcond116_i & empty_240 == 11)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit.i"   --->   Operation 38 'br' 'br_ln0' <Predicate = (!exitcond116_i & empty_240 == 11)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%store_ln0 = store i32 0, i32 %bucket_sizes_1765"   --->   Operation 39 'store' 'store_ln0' <Predicate = (!exitcond116_i & empty_240 == 10)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit.i"   --->   Operation 40 'br' 'br_ln0' <Predicate = (!exitcond116_i & empty_240 == 10)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%store_ln0 = store i32 0, i32 %bucket_sizes_1764"   --->   Operation 41 'store' 'store_ln0' <Predicate = (!exitcond116_i & empty_240 == 9)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit.i"   --->   Operation 42 'br' 'br_ln0' <Predicate = (!exitcond116_i & empty_240 == 9)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%store_ln0 = store i32 0, i32 %bucket_sizes_1763"   --->   Operation 43 'store' 'store_ln0' <Predicate = (!exitcond116_i & empty_240 == 8)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit.i"   --->   Operation 44 'br' 'br_ln0' <Predicate = (!exitcond116_i & empty_240 == 8)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%store_ln0 = store i32 0, i32 %bucket_sizes_1762"   --->   Operation 45 'store' 'store_ln0' <Predicate = (!exitcond116_i & empty_240 == 7)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit.i"   --->   Operation 46 'br' 'br_ln0' <Predicate = (!exitcond116_i & empty_240 == 7)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%store_ln0 = store i32 0, i32 %bucket_sizes_1761"   --->   Operation 47 'store' 'store_ln0' <Predicate = (!exitcond116_i & empty_240 == 6)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit.i"   --->   Operation 48 'br' 'br_ln0' <Predicate = (!exitcond116_i & empty_240 == 6)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%store_ln0 = store i32 0, i32 %bucket_sizes_1760"   --->   Operation 49 'store' 'store_ln0' <Predicate = (!exitcond116_i & empty_240 == 5)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit.i"   --->   Operation 50 'br' 'br_ln0' <Predicate = (!exitcond116_i & empty_240 == 5)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%store_ln0 = store i32 0, i32 %bucket_sizes_1759"   --->   Operation 51 'store' 'store_ln0' <Predicate = (!exitcond116_i & empty_240 == 4)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit.i"   --->   Operation 52 'br' 'br_ln0' <Predicate = (!exitcond116_i & empty_240 == 4)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%store_ln0 = store i32 0, i32 %bucket_sizes_1758"   --->   Operation 53 'store' 'store_ln0' <Predicate = (!exitcond116_i & empty_240 == 3)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit.i"   --->   Operation 54 'br' 'br_ln0' <Predicate = (!exitcond116_i & empty_240 == 3)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%store_ln0 = store i32 0, i32 %bucket_sizes_1757"   --->   Operation 55 'store' 'store_ln0' <Predicate = (!exitcond116_i & empty_240 == 2)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit.i"   --->   Operation 56 'br' 'br_ln0' <Predicate = (!exitcond116_i & empty_240 == 2)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%store_ln0 = store i32 0, i32 %bucket_sizes_1756"   --->   Operation 57 'store' 'store_ln0' <Predicate = (!exitcond116_i & empty_240 == 1)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit.i"   --->   Operation 58 'br' 'br_ln0' <Predicate = (!exitcond116_i & empty_240 == 1)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%store_ln0 = store i32 0, i32 %bucket_sizes"   --->   Operation 59 'store' 'store_ln0' <Predicate = (!exitcond116_i & empty_240 == 0)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit.i"   --->   Operation 60 'br' 'br_ln0' <Predicate = (!exitcond116_i & empty_240 == 0)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%store_ln0 = store i32 0, i32 %bucket_sizes_1770"   --->   Operation 61 'store' 'store_ln0' <Predicate = (!exitcond116_i & empty_240 == 15)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit.i"   --->   Operation 62 'br' 'br_ln0' <Predicate = (!exitcond116_i & empty_240 == 15)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.38ns)   --->   "%store_ln0 = store i5 %empty_239, i5 %empty"   --->   Operation 63 'store' 'store_ln0' <Predicate = (!exitcond116_i)> <Delay = 0.38>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop.i"   --->   Operation 64 'br' 'br_ln0' <Predicate = (!exitcond116_i)> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%bucket_sizes_load = load i32 %bucket_sizes"   --->   Operation 65 'load' 'bucket_sizes_load' <Predicate = (exitcond116_i)> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%bucket_sizes_1756_load = load i32 %bucket_sizes_1756"   --->   Operation 66 'load' 'bucket_sizes_1756_load' <Predicate = (exitcond116_i)> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%bucket_sizes_1757_load = load i32 %bucket_sizes_1757"   --->   Operation 67 'load' 'bucket_sizes_1757_load' <Predicate = (exitcond116_i)> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%bucket_sizes_1758_load = load i32 %bucket_sizes_1758"   --->   Operation 68 'load' 'bucket_sizes_1758_load' <Predicate = (exitcond116_i)> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%bucket_sizes_1759_load = load i32 %bucket_sizes_1759"   --->   Operation 69 'load' 'bucket_sizes_1759_load' <Predicate = (exitcond116_i)> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%bucket_sizes_1760_load = load i32 %bucket_sizes_1760"   --->   Operation 70 'load' 'bucket_sizes_1760_load' <Predicate = (exitcond116_i)> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%bucket_sizes_1761_load = load i32 %bucket_sizes_1761"   --->   Operation 71 'load' 'bucket_sizes_1761_load' <Predicate = (exitcond116_i)> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%bucket_sizes_1762_load = load i32 %bucket_sizes_1762"   --->   Operation 72 'load' 'bucket_sizes_1762_load' <Predicate = (exitcond116_i)> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%bucket_sizes_1763_load = load i32 %bucket_sizes_1763"   --->   Operation 73 'load' 'bucket_sizes_1763_load' <Predicate = (exitcond116_i)> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%bucket_sizes_1764_load = load i32 %bucket_sizes_1764"   --->   Operation 74 'load' 'bucket_sizes_1764_load' <Predicate = (exitcond116_i)> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%bucket_sizes_1765_load = load i32 %bucket_sizes_1765"   --->   Operation 75 'load' 'bucket_sizes_1765_load' <Predicate = (exitcond116_i)> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%bucket_sizes_1766_load = load i32 %bucket_sizes_1766"   --->   Operation 76 'load' 'bucket_sizes_1766_load' <Predicate = (exitcond116_i)> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%bucket_sizes_1767_load = load i32 %bucket_sizes_1767"   --->   Operation 77 'load' 'bucket_sizes_1767_load' <Predicate = (exitcond116_i)> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%bucket_sizes_1768_load = load i32 %bucket_sizes_1768"   --->   Operation 78 'load' 'bucket_sizes_1768_load' <Predicate = (exitcond116_i)> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%bucket_sizes_1769_load = load i32 %bucket_sizes_1769"   --->   Operation 79 'load' 'bucket_sizes_1769_load' <Predicate = (exitcond116_i)> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%bucket_sizes_1770_load = load i32 %bucket_sizes_1770"   --->   Operation 80 'load' 'bucket_sizes_1770_load' <Predicate = (exitcond116_i)> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %bucket_sizes_5670_out, i32 %bucket_sizes_1770_load"   --->   Operation 81 'write' 'write_ln0' <Predicate = (exitcond116_i)> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %bucket_sizes_5669_out, i32 %bucket_sizes_1769_load"   --->   Operation 82 'write' 'write_ln0' <Predicate = (exitcond116_i)> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %bucket_sizes_5668_out, i32 %bucket_sizes_1768_load"   --->   Operation 83 'write' 'write_ln0' <Predicate = (exitcond116_i)> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %bucket_sizes_5667_out, i32 %bucket_sizes_1767_load"   --->   Operation 84 'write' 'write_ln0' <Predicate = (exitcond116_i)> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %bucket_sizes_5666_out, i32 %bucket_sizes_1766_load"   --->   Operation 85 'write' 'write_ln0' <Predicate = (exitcond116_i)> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %bucket_sizes_5665_out, i32 %bucket_sizes_1765_load"   --->   Operation 86 'write' 'write_ln0' <Predicate = (exitcond116_i)> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %bucket_sizes_5664_out, i32 %bucket_sizes_1764_load"   --->   Operation 87 'write' 'write_ln0' <Predicate = (exitcond116_i)> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %bucket_sizes_5663_out, i32 %bucket_sizes_1763_load"   --->   Operation 88 'write' 'write_ln0' <Predicate = (exitcond116_i)> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %bucket_sizes_5662_out, i32 %bucket_sizes_1762_load"   --->   Operation 89 'write' 'write_ln0' <Predicate = (exitcond116_i)> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %bucket_sizes_5661_out, i32 %bucket_sizes_1761_load"   --->   Operation 90 'write' 'write_ln0' <Predicate = (exitcond116_i)> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %bucket_sizes_5660_out, i32 %bucket_sizes_1760_load"   --->   Operation 91 'write' 'write_ln0' <Predicate = (exitcond116_i)> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %bucket_sizes_5659_out, i32 %bucket_sizes_1759_load"   --->   Operation 92 'write' 'write_ln0' <Predicate = (exitcond116_i)> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %bucket_sizes_5658_out, i32 %bucket_sizes_1758_load"   --->   Operation 93 'write' 'write_ln0' <Predicate = (exitcond116_i)> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %bucket_sizes_5657_out, i32 %bucket_sizes_1757_load"   --->   Operation 94 'write' 'write_ln0' <Predicate = (exitcond116_i)> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %bucket_sizes_5656_out, i32 %bucket_sizes_1756_load"   --->   Operation 95 'write' 'write_ln0' <Predicate = (exitcond116_i)> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %bucket_sizes_out, i32 %bucket_sizes_load"   --->   Operation 96 'write' 'write_ln0' <Predicate = (exitcond116_i)> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 97 'ret' 'ret_ln0' <Predicate = (exitcond116_i)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.09ns
The critical path consists of the following:
	'alloca' operation ('empty') [17]  (0 ns)
	'load' operation ('p_load') on local variable 'empty' [37]  (0 ns)
	'add' operation ('empty_239') [41]  (0.707 ns)
	'store' operation ('store_ln0') of variable 'empty_239' on local variable 'empty' [95]  (0.387 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
