module or_logic(a, b, res);
	input [31:0] a, b;
	output [31:0] res;