============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = D:/eg4s20/TD 5.6.2/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     W1030
   Run Date =   Wed May 15 16:40:28 2024

   Run on =     LMZS
============================================================
RUN-1002 : start command "open_project m0soc.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../../rtl/al_ip/SDRAM.v
HDL-1007 : analyze verilog file ../../../rtl/al_ip/clk_gen.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../../rtl/al_ip/clk_gen.v(93)
HDL-1007 : analyze verilog file ../../../rtl/al_ip/fifo_data.v
HDL-1007 : analyze verilog file ../../al_ip/sd2isp_fifo.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_buf.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/AHBISPSYS.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask4.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask5.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask6.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/demosaic.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/gamma.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/gamma_rom.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/slidingWindow_5X5.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../../../rtl/apb/cmsdk_ahb_to_apb.v
HDL-1007 : analyze verilog file ../../../rtl/apb/cmsdk_apb_slave_mux.v
HDL-1007 : analyze verilog file ../../../rtl/apb_gpio/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/sd_reader.v
HDL-5007 WARNING: identifier 'bcnt' is used before its declaration in ../../../rtl/apb_sdcard/sd_reader.v(158)
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/sdcmd_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/apb_vga/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_vga/vga_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_a_ref.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_arbit.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_init.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_read.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_write.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/fifo_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/sdram_top.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/bypass.v
HDL-1007 : analyze verilog file ../../../rtl/keyboard.v
HDL-1007 : analyze verilog file ../../../rtl/CortexM0_SoC.v
HDL-1007 : undeclared symbol 'row', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(105)
RUN-1001 : Project manager successfully analyzed 38 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/m0soc_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db ../syn_1/m0soc_gate.db" in  1.304220s wall, 0.921875s user + 0.000000s system = 0.921875s CPU (70.7%)

RUN-1004 : used memory is 272 MB, reserved memory is 244 MB, peak memory is 277 MB
RUN-1002 : start command "read_sdc ../../m0soc.sdc"
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "create_clock -name clk -period 41.6 -waveform 20.8 41.6  -add"
RUN-1102 : create_clock: clock name: clk, type: 0, period: 41600, rise: 20800, fall: 0.
RUN-1002 : start command "derive_pll_clocks"
USR-1002 : Gen clock cmd:  create_generated_clock -name {clk_gen_inst/pll_inst.clkc[0]} -source [get_ports {clk}] -master_clock {clk} -multiply_by 7.8750 -phase 270 [get_pins {clk_gen_inst/pll_inst.clkc[0]}]
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "get_pins clk_gen_inst/pll_inst.clkc[0]"
RUN-1002 : start command "create_generated_clock -name clk_gen_inst/pll_inst.clkc[0] -source  -master_clock clk -multiply_by 7.8750 -phase 270 "
USR-1002 : Gen clock cmd:  create_generated_clock -name {clk_gen_inst/pll_inst.clkc[1]} -source [get_ports {clk}] -master_clock {clk} -multiply_by 6.3000 [get_pins {clk_gen_inst/pll_inst.clkc[1]}]
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "get_pins clk_gen_inst/pll_inst.clkc[1]"
RUN-1002 : start command "create_generated_clock -name clk_gen_inst/pll_inst.clkc[1] -source  -master_clock clk -multiply_by 6.3000 "
USR-1002 : Gen clock cmd:  create_generated_clock -name {clk_gen_inst/pll_inst.clkc[3]} -source [get_ports {clk}] -master_clock {clk} -multiply_by 6.3000 [get_pins {clk_gen_inst/pll_inst.clkc[3]}]
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "get_pins clk_gen_inst/pll_inst.clkc[3]"
RUN-1002 : start command "create_generated_clock -name clk_gen_inst/pll_inst.clkc[3] -source  -master_clock clk -multiply_by 6.3000 "
USR-1002 : Gen clock cmd:  create_generated_clock -name {clk_gen_inst/pll_inst.clkc[4]} -source [get_ports {clk}] -master_clock {clk} -multiply_by 7.8750 [get_pins {clk_gen_inst/pll_inst.clkc[4]}]
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "get_pins clk_gen_inst/pll_inst.clkc[4]"
RUN-1002 : start command "create_generated_clock -name clk_gen_inst/pll_inst.clkc[4] -source  -master_clock clk -multiply_by 7.8750 "
RUN-1002 : start command "read_sdc -ip fifo_data ../../../rtl/al_ip/fifo_data.tcl"
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 96039763705856"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4230542786560"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  4.9820000000000002 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 4.9820000000000002"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  4.9820000000000002 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 4.9820000000000002"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4221952851968"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 96039763705856"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  4.9820000000000002 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 4.9820000000000002"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  4.9820000000000002 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 4.9820000000000002"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "read_sdc -ip sd2isp_fifo ../../al_ip/sd2isp_fifo.tcl"
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 85414014615552"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4221952851968"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  6.3029999999999999 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 6.3029999999999999"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  6.3029999999999999 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 6.3029999999999999"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 18 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
SYN-5055 WARNING: The kept net U_APB_VGA_CONTROL/vga_en will be merged to another kept net vga_en
SYN-5055 WARNING: The kept net u_logic/HWDATA[31] will be merged to another kept net ISP/HWDATA[31]
SYN-5055 WARNING: The kept net u_logic/HWDATA[30] will be merged to another kept net ISP/HWDATA[30]
SYN-5055 WARNING: The kept net u_logic/HWDATA[29] will be merged to another kept net ISP/HWDATA[29]
SYN-5055 WARNING: The kept net u_logic/HWDATA[28] will be merged to another kept net ISP/HWDATA[28]
SYN-5055 WARNING: The kept net u_logic/HWDATA[27] will be merged to another kept net ISP/HWDATA[27]
SYN-5055 WARNING: The kept net u_logic/HWDATA[26] will be merged to another kept net ISP/HWDATA[26]
SYN-5055 WARNING: The kept net u_logic/HWDATA[25] will be merged to another kept net ISP/HWDATA[25]
SYN-5055 WARNING: The kept net u_logic/HWDATA[24] will be merged to another kept net ISP/HWDATA[24]
SYN-5055 WARNING: The kept net u_logic/HWDATA[23] will be merged to another kept net ISP/HWDATA[23]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4027 : Net sdram_top_inst/clk_out is clkc0 of pll clk_gen_inst/pll_inst.
SYN-4027 : Net sd_reader/clk is clkc1 of pll clk_gen_inst/pll_inst.
SYN-4027 : Net clk_148m_vga_dup_1 is clkc3 of pll clk_gen_inst/pll_inst.
SYN-4027 : Net sdram_top_inst/fifo_ctrl_inst/sys_clk is clkc4 of pll clk_gen_inst/pll_inst.
SYN-4019 : Net clk_dup_11 is refclk of pll clk_gen_inst/pll_inst.
SYN-4024 : Net "SWCLK_dup_1" drives clk pins.
SYN-4025 : Tag rtl::Net SWCLK_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_148m_vga_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_dup_11 as clock net
SYN-4025 : Tag rtl::Net sd_reader/clk as clock net
SYN-4025 : Tag rtl::Net sdram_top_inst/clk_out as clock net
SYN-4025 : Tag rtl::Net sdram_top_inst/fifo_ctrl_inst/sys_clk as clock net
SYN-4026 : Tagged 6 rtl::Net as clock net
PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 10005 instances
RUN-0007 : 6192 luts, 2960 seqs, 473 mslices, 250 lslices, 100 pads, 23 brams, 3 dsps
RUN-1001 : There are total 11190 nets
RUN-1001 : 6629 nets have 2 pins
RUN-1001 : 3269 nets have [3 - 5] pins
RUN-1001 : 765 nets have [6 - 10] pins
RUN-1001 : 300 nets have [11 - 20] pins
RUN-1001 : 213 nets have [21 - 99] pins
RUN-1001 : 14 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     227     
RUN-1001 :   No   |  No   |  Yes  |    1284     
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |     771     
RUN-1001 :   Yes  |  No   |  Yes  |     646     
RUN-1001 :   Yes  |  Yes  |  No   |     32      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    5    |  60   |     15     
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 79
PHY-3001 : Initial placement ...
PHY-3001 : design contains 10003 instances, 6192 luts, 2960 seqs, 723 slices, 139 macros(723 instances: 473 mslices 250 lslices)
PHY-0007 : Cell area utilization is 38%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 47395, tnet num: 11188, tinst num: 10003, tnode num: 57223, tedge num: 77523.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 11188 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.954229s wall, 0.734375s user + 0.000000s system = 0.734375s CPU (77.0%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 2.65993e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 10003.
PHY-3001 : Level 1 #clusters 1484.
PHY-3001 : End clustering;  0.077441s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (100.9%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 38%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 756860, overlap = 299
PHY-3002 : Step(2): len = 667645, overlap = 319.156
PHY-3002 : Step(3): len = 452817, overlap = 439.188
PHY-3002 : Step(4): len = 397619, overlap = 477.969
PHY-3002 : Step(5): len = 318993, overlap = 553.406
PHY-3002 : Step(6): len = 284169, overlap = 594.344
PHY-3002 : Step(7): len = 231944, overlap = 639.312
PHY-3002 : Step(8): len = 204690, overlap = 660.25
PHY-3002 : Step(9): len = 177149, overlap = 719.219
PHY-3002 : Step(10): len = 162001, overlap = 746.625
PHY-3002 : Step(11): len = 148742, overlap = 748.625
PHY-3002 : Step(12): len = 135795, overlap = 785.438
PHY-3002 : Step(13): len = 123188, overlap = 812.406
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.53353e-06
PHY-3002 : Step(14): len = 142833, overlap = 743.25
PHY-3002 : Step(15): len = 205312, overlap = 634.938
PHY-3002 : Step(16): len = 214549, overlap = 592.5
PHY-3002 : Step(17): len = 211621, overlap = 567.688
PHY-3002 : Step(18): len = 202335, overlap = 589
PHY-3002 : Step(19): len = 197448, overlap = 596.938
PHY-3002 : Step(20): len = 190538, overlap = 604.656
PHY-3002 : Step(21): len = 185234, overlap = 598.094
PHY-3002 : Step(22): len = 180582, overlap = 597.094
PHY-3002 : Step(23): len = 176132, overlap = 587.125
PHY-3002 : Step(24): len = 174271, overlap = 582.969
PHY-3002 : Step(25): len = 173206, overlap = 588.5
PHY-3002 : Step(26): len = 173335, overlap = 585.125
PHY-3002 : Step(27): len = 172645, overlap = 571.594
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.06706e-06
PHY-3002 : Step(28): len = 179955, overlap = 574.531
PHY-3002 : Step(29): len = 192973, overlap = 544.812
PHY-3002 : Step(30): len = 199788, overlap = 505.938
PHY-3002 : Step(31): len = 203586, overlap = 485.281
PHY-3002 : Step(32): len = 203927, overlap = 471.25
PHY-3002 : Step(33): len = 203667, overlap = 467.906
PHY-3002 : Step(34): len = 202522, overlap = 473.312
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.01341e-05
PHY-3002 : Step(35): len = 215855, overlap = 459.438
PHY-3002 : Step(36): len = 235661, overlap = 375.062
PHY-3002 : Step(37): len = 247254, overlap = 330.875
PHY-3002 : Step(38): len = 251748, overlap = 314.938
PHY-3002 : Step(39): len = 249642, overlap = 334.25
PHY-3002 : Step(40): len = 247313, overlap = 341.156
PHY-3002 : Step(41): len = 244296, overlap = 347.125
PHY-3002 : Step(42): len = 242929, overlap = 359.531
PHY-3002 : Step(43): len = 241968, overlap = 357.156
PHY-3002 : Step(44): len = 240882, overlap = 377.438
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 2.02682e-05
PHY-3002 : Step(45): len = 253538, overlap = 362.219
PHY-3002 : Step(46): len = 270239, overlap = 335.75
PHY-3002 : Step(47): len = 279900, overlap = 310.531
PHY-3002 : Step(48): len = 284831, overlap = 278.25
PHY-3002 : Step(49): len = 286613, overlap = 263.906
PHY-3002 : Step(50): len = 287939, overlap = 270.5
PHY-3002 : Step(51): len = 287413, overlap = 269.844
PHY-3002 : Step(52): len = 286811, overlap = 278.188
PHY-3002 : Step(53): len = 285237, overlap = 298.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 4.05365e-05
PHY-3002 : Step(54): len = 300213, overlap = 269.875
PHY-3002 : Step(55): len = 313743, overlap = 234.75
PHY-3002 : Step(56): len = 320084, overlap = 207.031
PHY-3002 : Step(57): len = 323879, overlap = 200.406
PHY-3002 : Step(58): len = 327662, overlap = 192.438
PHY-3002 : Step(59): len = 329601, overlap = 197
PHY-3002 : Step(60): len = 328032, overlap = 190.562
PHY-3002 : Step(61): len = 327738, overlap = 198.562
PHY-3002 : Step(62): len = 327681, overlap = 195.219
PHY-3002 : Step(63): len = 328146, overlap = 190.375
PHY-3002 : Step(64): len = 327455, overlap = 195.812
PHY-3002 : Step(65): len = 327728, overlap = 197.875
PHY-3002 : Step(66): len = 327748, overlap = 196.938
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 8.1073e-05
PHY-3002 : Step(67): len = 341324, overlap = 176.156
PHY-3002 : Step(68): len = 351501, overlap = 172.75
PHY-3002 : Step(69): len = 353219, overlap = 163.188
PHY-3002 : Step(70): len = 356671, overlap = 157.781
PHY-3002 : Step(71): len = 361622, overlap = 147.25
PHY-3002 : Step(72): len = 364346, overlap = 150.469
PHY-3002 : Step(73): len = 363852, overlap = 158.906
PHY-3002 : Step(74): len = 363923, overlap = 151.469
PHY-3002 : Step(75): len = 365019, overlap = 159.375
PHY-3002 : Step(76): len = 365268, overlap = 151.219
PHY-3002 : Step(77): len = 365330, overlap = 140.5
PHY-3002 : Step(78): len = 365823, overlap = 142.438
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000162146
PHY-3002 : Step(79): len = 375973, overlap = 141.5
PHY-3002 : Step(80): len = 382065, overlap = 140.781
PHY-3002 : Step(81): len = 382246, overlap = 136.812
PHY-3002 : Step(82): len = 383633, overlap = 131.469
PHY-3002 : Step(83): len = 388224, overlap = 129.656
PHY-3002 : Step(84): len = 391266, overlap = 120.719
PHY-3002 : Step(85): len = 390032, overlap = 122.094
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000319475
PHY-3002 : Step(86): len = 396956, overlap = 114.969
PHY-3002 : Step(87): len = 401773, overlap = 113.438
PHY-3002 : Step(88): len = 401761, overlap = 103.938
PHY-3002 : Step(89): len = 403209, overlap = 97.2812
PHY-3002 : Step(90): len = 407634, overlap = 91.4375
PHY-3002 : Step(91): len = 411060, overlap = 94.4375
PHY-3002 : Step(92): len = 410086, overlap = 95.9375
PHY-3002 : Step(93): len = 410418, overlap = 89.5938
PHY-3002 : Step(94): len = 413049, overlap = 90.4688
PHY-3002 : Step(95): len = 414160, overlap = 85.5312
PHY-3002 : Step(96): len = 412577, overlap = 82.6562
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000602412
PHY-3002 : Step(97): len = 417234, overlap = 81.2188
PHY-3002 : Step(98): len = 420933, overlap = 77.7812
PHY-3002 : Step(99): len = 421228, overlap = 70.5
PHY-3002 : Step(100): len = 421952, overlap = 68.9375
PHY-3002 : Step(101): len = 424348, overlap = 72.1875
PHY-3002 : Step(102): len = 425962, overlap = 71.875
PHY-3002 : Step(103): len = 425326, overlap = 71.3125
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.00101636
PHY-3002 : Step(104): len = 427908, overlap = 67.375
PHY-3002 : Step(105): len = 430120, overlap = 65.25
PHY-3002 : Step(106): len = 430524, overlap = 66.6875
PHY-3002 : Step(107): len = 432583, overlap = 66.875
PHY-3002 : Step(108): len = 435580, overlap = 67.1875
PHY-3002 : Step(109): len = 437127, overlap = 65.5
PHY-3002 : Step(110): len = 435682, overlap = 65.5
PHY-3002 : Step(111): len = 435435, overlap = 67.7812
PHY-3002 : Step(112): len = 436750, overlap = 67.5938
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.012318s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 46%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/11190.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 590176, over cnt = 1275(3%), over = 7038, worst = 43
PHY-1001 : End global iterations;  0.303860s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (36.0%)

PHY-1001 : Congestion index: top1 = 79.78, top5 = 59.27, top10 = 50.26, top15 = 44.46.
PHY-3001 : End congestion estimation;  0.409406s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (45.8%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11188 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.385661s wall, 0.328125s user + 0.015625s system = 0.343750s CPU (89.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000158156
PHY-3002 : Step(113): len = 496020, overlap = 17.875
PHY-3002 : Step(114): len = 499968, overlap = 13.125
PHY-3002 : Step(115): len = 494665, overlap = 12.9375
PHY-3002 : Step(116): len = 493861, overlap = 16.375
PHY-3002 : Step(117): len = 495900, overlap = 14.125
PHY-3002 : Step(118): len = 493796, overlap = 12.5312
PHY-3002 : Step(119): len = 492729, overlap = 11.4062
PHY-3002 : Step(120): len = 493941, overlap = 8.28125
PHY-3002 : Step(121): len = 491073, overlap = 7.75
PHY-3002 : Step(122): len = 489251, overlap = 7.125
PHY-3002 : Step(123): len = 487194, overlap = 6.5625
PHY-3002 : Step(124): len = 486253, overlap = 3.9375
PHY-3002 : Step(125): len = 483106, overlap = 4.25
PHY-3002 : Step(126): len = 481803, overlap = 4.0625
PHY-3002 : Step(127): len = 478951, overlap = 4
PHY-3002 : Step(128): len = 477660, overlap = 4.0625
PHY-3002 : Step(129): len = 475997, overlap = 3.8125
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 46%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 152/11190.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 571176, over cnt = 1718(4%), over = 6375, worst = 60
PHY-1001 : End global iterations;  0.371836s wall, 0.312500s user + 0.000000s system = 0.312500s CPU (84.0%)

PHY-1001 : Congestion index: top1 = 70.17, top5 = 53.38, top10 = 46.21, top15 = 42.10.
PHY-3001 : End congestion estimation;  0.496226s wall, 0.421875s user + 0.000000s system = 0.421875s CPU (85.0%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11188 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.398345s wall, 0.343750s user + 0.000000s system = 0.343750s CPU (86.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000149851
PHY-3002 : Step(130): len = 476890, overlap = 100.812
PHY-3002 : Step(131): len = 479722, overlap = 85.4375
PHY-3002 : Step(132): len = 476661, overlap = 82.875
PHY-3002 : Step(133): len = 474863, overlap = 73.0625
PHY-3002 : Step(134): len = 472592, overlap = 66.3125
PHY-3002 : Step(135): len = 469986, overlap = 57.4688
PHY-3002 : Step(136): len = 467416, overlap = 54.5312
PHY-3002 : Step(137): len = 465807, overlap = 62.9062
PHY-3002 : Step(138): len = 463704, overlap = 60.8438
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000299702
PHY-3002 : Step(139): len = 465297, overlap = 57.5938
PHY-3002 : Step(140): len = 467570, overlap = 40.6875
PHY-3002 : Step(141): len = 469745, overlap = 39.4062
PHY-3002 : Step(142): len = 470681, overlap = 39.2812
PHY-3002 : Step(143): len = 470097, overlap = 36.9688
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000599403
PHY-3002 : Step(144): len = 473140, overlap = 33.8125
PHY-3002 : Step(145): len = 477957, overlap = 29.9375
PHY-3002 : Step(146): len = 481241, overlap = 27.5625
PHY-3002 : Step(147): len = 483095, overlap = 28.4688
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 47395, tnet num: 11188, tinst num: 10003, tnode num: 57223, tedge num: 77523.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 214.81 peak overflow 2.25
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 860/11190.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 584984, over cnt = 1842(5%), over = 6215, worst = 28
PHY-1001 : End global iterations;  0.418276s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (59.8%)

PHY-1001 : Congestion index: top1 = 62.95, top5 = 50.02, top10 = 44.12, top15 = 40.60.
PHY-1001 : End incremental global routing;  0.553437s wall, 0.328125s user + 0.000000s system = 0.328125s CPU (59.3%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11188 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.407358s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (42.2%)

OPT-1001 : 7 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 100 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 9894 has valid locations, 70 needs to be replaced
PHY-3001 : design contains 10066 instances, 6231 luts, 2984 seqs, 723 slices, 139 macros(723 instances: 473 mslices 250 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 488672
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 46%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 9404/11253.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 590056, over cnt = 1858(5%), over = 6224, worst = 28
PHY-1001 : End global iterations;  0.080818s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (19.3%)

PHY-1001 : Congestion index: top1 = 62.80, top5 = 50.14, top10 = 44.23, top15 = 40.69.
PHY-3001 : End congestion estimation;  0.223002s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (63.1%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 47614, tnet num: 11251, tinst num: 10066, tnode num: 57514, tedge num: 77835.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11251 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.169120s wall, 0.515625s user + 0.000000s system = 0.515625s CPU (44.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(148): len = 488226, overlap = 0
PHY-3002 : Step(149): len = 488064, overlap = 0
PHY-3002 : Step(150): len = 488126, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 46%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Reuse net number 9411/11253.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 588672, over cnt = 1854(5%), over = 6226, worst = 28
PHY-1001 : End global iterations;  0.078071s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (60.0%)

PHY-1001 : Congestion index: top1 = 62.78, top5 = 50.14, top10 = 44.29, top15 = 40.74.
PHY-3001 : End congestion estimation;  0.221420s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (63.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11251 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.427548s wall, 0.328125s user + 0.000000s system = 0.328125s CPU (76.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000921403
PHY-3002 : Step(151): len = 488037, overlap = 28.875
PHY-3002 : Step(152): len = 488186, overlap = 28.5312
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00184281
PHY-3002 : Step(153): len = 488271, overlap = 28.5312
PHY-3002 : Step(154): len = 488488, overlap = 28.5312
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00368561
PHY-3002 : Step(155): len = 488493, overlap = 28.375
PHY-3002 : Step(156): len = 488549, overlap = 28.375
PHY-3001 : Final: Len = 488549, Over = 28.375
PHY-3001 : End incremental placement;  2.412963s wall, 1.218750s user + 0.000000s system = 1.218750s CPU (50.5%)

OPT-1001 : Total overflow 215.41 peak overflow 2.25
OPT-1001 : End high-fanout net optimization;  3.613283s wall, 1.796875s user + 0.000000s system = 1.796875s CPU (49.7%)

OPT-1001 : Current memory(MB): used = 511, reserve = 492, peak = 522.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 9414/11253.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 589400, over cnt = 1857(5%), over = 6123, worst = 28
PHY-1002 : len = 616656, over cnt = 1226(3%), over = 3116, worst = 17
PHY-1002 : len = 637864, over cnt = 389(1%), over = 958, worst = 16
PHY-1002 : len = 646008, over cnt = 39(0%), over = 84, worst = 8
PHY-1002 : len = 647184, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.642045s wall, 0.437500s user + 0.000000s system = 0.437500s CPU (68.1%)

PHY-1001 : Congestion index: top1 = 52.59, top5 = 44.73, top10 = 40.86, top15 = 38.41.
OPT-1001 : End congestion update;  0.793277s wall, 0.546875s user + 0.000000s system = 0.546875s CPU (68.9%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 11251 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.344682s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (72.5%)

OPT-0007 : Start: WNS -4497 TNS -1072271 NUM_FEPS 483
OPT-0007 : Iter 1: improved WNS -3364 TNS -728675 NUM_FEPS 483 with 34 cells processed and 4146 slack improved
OPT-0007 : Iter 2: improved WNS -3364 TNS -728489 NUM_FEPS 483 with 11 cells processed and 186 slack improved
OPT-1001 : End global optimization;  1.156642s wall, 0.796875s user + 0.000000s system = 0.796875s CPU (68.9%)

OPT-1001 : Current memory(MB): used = 508, reserve = 489, peak = 522.
OPT-1001 : End physical optimization;  5.762389s wall, 3.125000s user + 0.015625s system = 3.140625s CPU (54.5%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 6231 LUT to BLE ...
SYN-4008 : Packed 6231 LUT and 1203 SEQ to BLE.
SYN-4003 : Packing 1781 remaining SEQ's ...
SYN-4005 : Packed 1367 SEQ with LUT/SLICE
SYN-4006 : 3796 single LUT's are left
SYN-4006 : 414 single SEQ's are left
SYN-4011 : Packing model "CortexM0_SoC" (AL_USER_NORMAL) with 6645/7812 primitive instances ...
PHY-3001 : End packing;  0.448417s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (59.2%)

PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 4498 instances
RUN-1001 : 2184 mslices, 2184 lslices, 100 pads, 23 brams, 3 dsps
RUN-1001 : There are total 10260 nets
RUN-1001 : 5411 nets have 2 pins
RUN-1001 : 3404 nets have [3 - 5] pins
RUN-1001 : 851 nets have [6 - 10] pins
RUN-1001 : 345 nets have [11 - 20] pins
RUN-1001 : 242 nets have [21 - 99] pins
RUN-1001 : 7 nets have 100+ pins
PHY-3001 : design contains 4496 instances, 4368 slices, 139 macros(723 instances: 473 mslices 250 lslices)
PHY-3001 : Cell area utilization is 51%
PHY-3001 : After packing: Len = 499711, Over = 98.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 51%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 5196/10260.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 634344, over cnt = 1164(3%), over = 1811, worst = 9
PHY-1002 : len = 639256, over cnt = 741(2%), over = 1010, worst = 6
PHY-1002 : len = 646488, over cnt = 270(0%), over = 350, worst = 6
PHY-1002 : len = 649400, over cnt = 97(0%), over = 116, worst = 3
PHY-1002 : len = 651240, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.738278s wall, 0.328125s user + 0.000000s system = 0.328125s CPU (44.4%)

PHY-1001 : Congestion index: top1 = 52.35, top5 = 44.55, top10 = 40.99, top15 = 38.67.
PHY-3001 : End congestion estimation;  0.922009s wall, 0.468750s user + 0.000000s system = 0.468750s CPU (50.8%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 44835, tnet num: 10258, tinst num: 4496, tnode num: 52624, tedge num: 75859.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10258 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.309009s wall, 0.796875s user + 0.000000s system = 0.796875s CPU (60.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 7.01368e-05
PHY-3002 : Step(157): len = 491269, overlap = 103
PHY-3002 : Step(158): len = 486321, overlap = 102.5
PHY-3002 : Step(159): len = 483491, overlap = 102.25
PHY-3002 : Step(160): len = 481268, overlap = 114.75
PHY-3002 : Step(161): len = 479695, overlap = 115
PHY-3002 : Step(162): len = 478706, overlap = 119
PHY-3002 : Step(163): len = 477780, overlap = 121
PHY-3002 : Step(164): len = 477413, overlap = 122
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000140274
PHY-3002 : Step(165): len = 482128, overlap = 108.75
PHY-3002 : Step(166): len = 489501, overlap = 104
PHY-3002 : Step(167): len = 490005, overlap = 101.25
PHY-3002 : Step(168): len = 490877, overlap = 104.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000280547
PHY-3002 : Step(169): len = 500231, overlap = 86.25
PHY-3002 : Step(170): len = 508434, overlap = 79.75
PHY-3002 : Step(171): len = 508592, overlap = 80
PHY-3002 : Step(172): len = 508291, overlap = 78.25
PHY-3002 : Step(173): len = 510104, overlap = 79
PHY-3002 : Step(174): len = 513360, overlap = 77.5
PHY-3002 : Step(175): len = 515905, overlap = 74.75
PHY-3002 : Step(176): len = 516514, overlap = 75
PHY-3002 : Step(177): len = 517034, overlap = 73.75
PHY-3002 : Step(178): len = 517089, overlap = 79
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000561095
PHY-3002 : Step(179): len = 522743, overlap = 77.25
PHY-3002 : Step(180): len = 527090, overlap = 71
PHY-3002 : Step(181): len = 531133, overlap = 64.5
PHY-3002 : Step(182): len = 531442, overlap = 62.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00112219
PHY-3002 : Step(183): len = 535274, overlap = 61
PHY-3002 : Step(184): len = 541240, overlap = 58.5
PHY-3002 : Step(185): len = 549253, overlap = 52.25
PHY-3002 : Step(186): len = 550179, overlap = 52.75
PHY-3002 : Step(187): len = 549949, overlap = 54.75
PHY-3002 : Step(188): len = 549724, overlap = 53.25
PHY-3002 : Step(189): len = 550472, overlap = 54
PHY-3002 : Step(190): len = 551930, overlap = 52.25
PHY-3002 : Step(191): len = 552257, overlap = 50.75
PHY-3002 : Step(192): len = 552370, overlap = 51
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00208443
PHY-3002 : Step(193): len = 555041, overlap = 48.25
PHY-3002 : Step(194): len = 557149, overlap = 49.5
PHY-3002 : Step(195): len = 559437, overlap = 48
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  1.016594s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Trial Legalized: Len = 588454
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 51%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 213/10260.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 702272, over cnt = 1429(4%), over = 2456, worst = 7
PHY-1002 : len = 713056, over cnt = 766(2%), over = 1090, worst = 7
PHY-1002 : len = 722336, over cnt = 195(0%), over = 272, worst = 5
PHY-1002 : len = 724064, over cnt = 82(0%), over = 112, worst = 5
PHY-1002 : len = 725200, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.001988s wall, 0.328125s user + 0.000000s system = 0.328125s CPU (32.7%)

PHY-1001 : Congestion index: top1 = 49.91, top5 = 44.07, top10 = 41.06, top15 = 38.96.
PHY-3001 : End congestion estimation;  1.213861s wall, 0.515625s user + 0.000000s system = 0.515625s CPU (42.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10258 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.430672s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (65.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000251539
PHY-3002 : Step(196): len = 569628, overlap = 8
PHY-3002 : Step(197): len = 559284, overlap = 16
PHY-3002 : Step(198): len = 550509, overlap = 24
PHY-3002 : Step(199): len = 543615, overlap = 34
PHY-3002 : Step(200): len = 538531, overlap = 40.75
PHY-3002 : Step(201): len = 536424, overlap = 39.75
PHY-3002 : Step(202): len = 534931, overlap = 45
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000503078
PHY-3002 : Step(203): len = 540439, overlap = 41.25
PHY-3002 : Step(204): len = 543464, overlap = 37.75
PHY-3002 : Step(205): len = 546206, overlap = 34.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00100616
PHY-3002 : Step(206): len = 549554, overlap = 33.75
PHY-3002 : Step(207): len = 554336, overlap = 30.75
PHY-3002 : Step(208): len = 555554, overlap = 29.5
PHY-3002 : Step(209): len = 557250, overlap = 29
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.010302s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 569212, Over = 0
PHY-3001 : Spreading special nets. 31 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.026392s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (59.2%)

PHY-3001 : 40 instances has been re-located, deltaX = 9, deltaY = 28, maxDist = 2.
PHY-3001 : Final: Len = 569966, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 44835, tnet num: 10258, tinst num: 4496, tnode num: 52624, tedge num: 75859.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 2980/10260.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 697744, over cnt = 1337(3%), over = 2093, worst = 7
PHY-1002 : len = 705456, over cnt = 761(2%), over = 1044, worst = 5
PHY-1002 : len = 713424, over cnt = 214(0%), over = 286, worst = 5
PHY-1002 : len = 716544, over cnt = 16(0%), over = 18, worst = 2
PHY-1002 : len = 716712, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.936152s wall, 0.421875s user + 0.000000s system = 0.421875s CPU (45.1%)

PHY-1001 : Congestion index: top1 = 49.76, top5 = 43.59, top10 = 40.15, top15 = 37.94.
PHY-1001 : End incremental global routing;  1.144324s wall, 0.593750s user + 0.000000s system = 0.593750s CPU (51.9%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10258 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.431998s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (61.5%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  1.829231s wall, 1.015625s user + 0.000000s system = 1.015625s CPU (55.5%)

OPT-1001 : Current memory(MB): used = 520, reserve = 505, peak = 532.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 9429/10260.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 716712, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.084759s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (18.4%)

PHY-1001 : Congestion index: top1 = 49.76, top5 = 43.59, top10 = 40.15, top15 = 37.94.
OPT-1001 : End congestion update;  0.286999s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (16.3%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 10258 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.350829s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (49.0%)

OPT-0007 : Start: WNS -3558 TNS -497964 NUM_FEPS 357
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 100 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 4394 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 4496 instances, 4368 slices, 139 macros(723 instances: 473 mslices 250 lslices)
PHY-3001 : Cell area utilization is 51%
PHY-3001 : Initial: Len = 579724, Over = 0
PHY-3001 : Spreading special nets. 8 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.026274s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 11 instances has been re-located, deltaX = 6, deltaY = 5, maxDist = 1.
PHY-3001 : Final: Len = 579840, Over = 0
PHY-3001 : End incremental legalization;  0.195299s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (40.0%)

OPT-0007 : Iter 1: improved WNS -3458 TNS -425505 NUM_FEPS 357 with 167 cells processed and 28317 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 100 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 4394 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 4496 instances, 4368 slices, 139 macros(723 instances: 473 mslices 250 lslices)
PHY-3001 : Cell area utilization is 51%
PHY-3001 : Initial: Len = 584074, Over = 0
PHY-3001 : Spreading special nets. 8 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.024876s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (62.8%)

PHY-3001 : 10 instances has been re-located, deltaX = 4, deltaY = 1, maxDist = 1.
PHY-3001 : Final: Len = 584252, Over = 0
PHY-3001 : End incremental legalization;  0.195114s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (72.1%)

OPT-0007 : Iter 2: improved WNS -3408 TNS -410100 NUM_FEPS 357 with 79 cells processed and 9084 slack improved
OPT-0007 : Iter 3: improved WNS -3408 TNS -410100 NUM_FEPS 357 with 0 cells processed and 0 slack improved
OPT-1001 : End path based optimization;  1.358720s wall, 0.640625s user + 0.000000s system = 0.640625s CPU (47.1%)

OPT-1001 : Current memory(MB): used = 539, reserve = 525, peak = 541.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 10258 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.347460s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (54.0%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 8841/10260.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 730360, over cnt = 147(0%), over = 230, worst = 5
PHY-1002 : len = 731616, over cnt = 49(0%), over = 57, worst = 3
PHY-1002 : len = 732248, over cnt = 6(0%), over = 9, worst = 3
PHY-1002 : len = 732312, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.442199s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (60.1%)

PHY-1001 : Congestion index: top1 = 50.39, top5 = 44.15, top10 = 40.68, top15 = 38.46.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 10258 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.347976s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (67.4%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS -3408 TNS -402466 NUM_FEPS 357
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 50.034483
RUN-1001 :   Top critical paths
RUN-1001 :       #1 path slack -3408ps with logic level 2 and starts from PAD
RUN-1001 :   0 HFN exist on timing critical paths out of 10260 nets
RUN-1001 :   0 long nets exist on timing critical paths out of 10260 nets
OPT-1001 : End physical optimization;  5.688053s wall, 3.187500s user + 0.000000s system = 3.187500s CPU (56.0%)

RUN-1003 : finish command "place" in  24.870673s wall, 12.437500s user + 0.765625s system = 13.203125s CPU (53.1%)

RUN-1004 : used memory is 449 MB, reserved memory is 430 MB, peak memory is 541 MB
RUN-1002 : start command "export_db m0soc_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db m0soc_place.db" in  1.090845s wall, 1.109375s user + 0.015625s system = 1.125000s CPU (103.1%)

RUN-1004 : used memory is 450 MB, reserved memory is 432 MB, peak memory is 541 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 18 thread(s)
RUN-1001 : There are total 4498 instances
RUN-1001 : 2184 mslices, 2184 lslices, 100 pads, 23 brams, 3 dsps
RUN-1001 : There are total 10260 nets
RUN-1001 : 5411 nets have 2 pins
RUN-1001 : 3404 nets have [3 - 5] pins
RUN-1001 : 851 nets have [6 - 10] pins
RUN-1001 : 345 nets have [11 - 20] pins
RUN-1001 : 242 nets have [21 - 99] pins
RUN-1001 : 7 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 44835, tnet num: 10258, tinst num: 4496, tnode num: 52624, tedge num: 75859.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 2184 mslices, 2184 lslices, 100 pads, 23 brams, 3 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 10258 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 694592, over cnt = 1409(4%), over = 2404, worst = 8
PHY-1002 : len = 704992, over cnt = 737(2%), over = 1086, worst = 7
PHY-1002 : len = 714928, over cnt = 144(0%), over = 201, worst = 6
PHY-1002 : len = 717720, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.735440s wall, 0.312500s user + 0.000000s system = 0.312500s CPU (42.5%)

PHY-1001 : Congestion index: top1 = 49.96, top5 = 43.71, top10 = 40.45, top15 = 38.28.
PHY-1001 : End global routing;  0.927448s wall, 0.437500s user + 0.000000s system = 0.437500s CPU (47.2%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 550, reserve = 536, peak = 550.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net SWCLK_dup_1 will be routed on clock mesh
PHY-1001 : net clk_dup_11 will be routed on clock mesh
PHY-1001 : net clk_148m_vga_dup_1 will be routed on clock mesh
PHY-1001 : net sd_reader/clk will be routed on clock mesh
PHY-1001 : net sdram_top_inst/clk_out will be routed on clock mesh
PHY-1001 : net sdram_top_inst/fifo_ctrl_inst/sys_clk will be routed on clock mesh
PHY-1001 : Current memory(MB): used = 801, reserve = 789, peak = 801.
PHY-1001 : End build detailed router design. 2.799824s wall, 1.328125s user + 0.000000s system = 1.328125s CPU (47.4%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 119024, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 1.467917s wall, 0.453125s user + 0.000000s system = 0.453125s CPU (30.9%)

PHY-1001 : Current memory(MB): used = 835, reserve = 824, peak = 835.
PHY-1001 : End phase 1; 1.473489s wall, 0.500000s user + 0.000000s system = 0.500000s CPU (33.9%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 38% nets.
PHY-1001 : Routed 46% nets.
PHY-1001 : Routed 57% nets.
PHY-1001 : Routed 70% nets.
PHY-1001 : Routed 93% nets.
PHY-1022 : len = 1.89318e+06, over cnt = 986(0%), over = 995, worst = 2, crit = 0
PHY-1001 : Current memory(MB): used = 841, reserve = 829, peak = 841.
PHY-1001 : End initial routed; 24.913391s wall, 10.671875s user + 0.093750s system = 10.765625s CPU (43.2%)

PHY-1001 : Update timing.....
PHY-1001 : 373/9629(3%) critical/total net(s).
RUN-1001 : ----------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |   TNS(ns)   |  FEP  
RUN-1001 : ----------------------------------------
RUN-1001 :   Setup  |  -5.795   |  -1342.869  |  401  
RUN-1001 :   Hold   |   0.146   |    0.000    |   0   
RUN-1001 : ----------------------------------------
PHY-1001 : End update timing; 1.580411s wall, 0.843750s user + 0.000000s system = 0.843750s CPU (53.4%)

PHY-1001 : Current memory(MB): used = 849, reserve = 837, peak = 849.
PHY-1001 : End phase 2; 26.493865s wall, 11.515625s user + 0.093750s system = 11.609375s CPU (43.8%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1001 : ===== OPT Iter 1 =====
PHY-1001 : Processed 29 pins with SWNS -5.525ns STNS -1308.747ns FEP 400.
PHY-1001 : End OPT Iter 1; 0.211761s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (66.4%)

PHY-1022 : len = 1.89345e+06, over cnt = 1009(0%), over = 1019, worst = 2, crit = 0
PHY-1001 : End optimize timing; 0.340849s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (41.3%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 1.85994e+06, over cnt = 298(0%), over = 299, worst = 2, crit = 0
PHY-1001 : End DR Iter 1; 1.304101s wall, 0.859375s user + 0.000000s system = 0.859375s CPU (65.9%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 1.85418e+06, over cnt = 58(0%), over = 58, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.419824s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (40.9%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 1.85403e+06, over cnt = 13(0%), over = 13, worst = 1, crit = 0
PHY-1001 : End DR Iter 3; 0.190852s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (16.4%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 1.85337e+06, over cnt = 2(0%), over = 2, worst = 1, crit = 0
PHY-1001 : End DR Iter 4; 0.126681s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (37.0%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1022 : len = 1.8533e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 5; 0.100664s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (62.1%)

PHY-1001 : Update timing.....
PHY-1001 : 380/9629(3%) critical/total net(s).
RUN-1001 : ----------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |   TNS(ns)   |  FEP  
RUN-1001 : ----------------------------------------
RUN-1001 :   Setup  |  -5.525   |  -1309.549  |  400  
RUN-1001 :   Hold   |   0.146   |    0.000    |   0   
RUN-1001 : ----------------------------------------
PHY-1001 : End update timing; 1.601082s wall, 0.906250s user + 0.000000s system = 0.906250s CPU (56.6%)

PHY-1001 : Commit to database.....
PHY-5014 WARNING: Detail route doesn't find pib for clk_gen_inst/pll_inst.fbclk[0]
PHY-1001 : 320 feed throughs used by 167 nets
PHY-1001 : End commit to database; 1.140564s wall, 0.750000s user + 0.000000s system = 0.750000s CPU (65.8%)

PHY-1001 : Current memory(MB): used = 921, reserve = 912, peak = 921.
PHY-1001 : End phase 3; 5.415746s wall, 3.140625s user + 0.000000s system = 3.140625s CPU (58.0%)

PHY-1001 : ===== Detail Route Phase 4 =====
PHY-1001 : Optimize timing.....
PHY-1001 : ===== OPT Iter 1 =====
PHY-1001 : Processed 27 pins with SWNS -5.525ns STNS -1308.067ns FEP 400.
PHY-1001 : End OPT Iter 1; 0.274696s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (73.9%)

PHY-1022 : len = 1.85334e+06, over cnt = 6(0%), over = 6, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.399669s wall, 0.328125s user + 0.000000s system = 0.328125s CPU (82.1%)

PHY-0007 : Phase: 4; Congestion: {, , , }; Timing: {-5.525ns, -1308.067ns, 400}
PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 1.85328e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.101481s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (61.6%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 1.85328e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 2; 0.102204s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (76.4%)

PHY-1001 : Update timing.....
PHY-1001 : 377/9629(3%) critical/total net(s).
RUN-1001 : ----------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |   TNS(ns)   |  FEP  
RUN-1001 : ----------------------------------------
RUN-1001 :   Setup  |  -5.525   |  -1309.265  |  400  
RUN-1001 :   Hold   |   0.146   |    0.000    |   0   
RUN-1001 : ----------------------------------------
PHY-1001 : End update timing; 1.595679s wall, 0.906250s user + 0.015625s system = 0.921875s CPU (57.8%)

PHY-1001 : Commit to database.....
PHY-5014 WARNING: Detail route doesn't find pib for clk_gen_inst/pll_inst.fbclk[0]
PHY-1001 : 322 feed throughs used by 168 nets
PHY-1001 : End commit to database; 1.226863s wall, 0.625000s user + 0.000000s system = 0.625000s CPU (50.9%)

PHY-1001 : Current memory(MB): used = 929, reserve = 920, peak = 929.
PHY-1001 : End phase 4; 3.456869s wall, 2.000000s user + 0.015625s system = 2.015625s CPU (58.3%)

PHY-1003 : Routed, final wirelength = 1.85328e+06
PHY-1001 : Current memory(MB): used = 932, reserve = 923, peak = 932.
PHY-1001 : End export database. 0.030133s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (103.7%)

PHY-1001 : End detail routing;  39.909220s wall, 18.593750s user + 0.109375s system = 18.703125s CPU (46.9%)

RUN-1003 : finish command "route" in  42.237081s wall, 19.687500s user + 0.125000s system = 19.812500s CPU (46.9%)

RUN-1004 : used memory is 830 MB, reserved memory is 829 MB, peak memory is 932 MB
RUN-1002 : start command "report_area -io_info -file m0soc_phy.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC Device: EG4S20BG256***

IO Statistics
#IO                        45
  #input                   11
  #output                  32
  #inout                    2

Utilization Statistics
#lut                     8058   out of  19600   41.11%
#reg                     3113   out of  19600   15.88%
#le                      8460
  #lut only              5347   out of   8460   63.20%
  #reg only               402   out of   8460    4.75%
  #lut&reg               2711   out of   8460   32.04%
#dsp                        3   out of     29   10.34%
#bram                      15   out of     64   23.44%
  #bram9k                  15
  #fifo9k                   0
#bram32k                    8   out of     16   50.00%
#pad                       45   out of    188   23.94%
  #ireg                     5
  #oreg                     6
  #treg                     1
#pll                        1   out of      4   25.00%
#gclk                       0   out of     16    0.00%

Clock Resource Statistics
Index     ClockNet                                 Type               DriverType         Driver                         Fanout
#1        clk_dup_11                               GCLK               io                 clk_syn_12.di                  1582
#2        sd_reader/clk                            GCLK               pll                clk_gen_inst/pll_inst.clkc1    257
#3        sdram_top_inst/fifo_ctrl_inst/sys_clk    GCLK               pll                clk_gen_inst/pll_inst.clkc4    255
#4        SWCLK_dup_1                              GCLK               io                 SWCLK_syn_2.di                 84
#5        clk_148m_vga_dup_1                       GCLK               pll                clk_gen_inst/pll_inst.clkc3    54
#6        sdram_top_inst/clk_out                   GCLK               pll                clk_gen_inst/pll_inst.clkc0    0


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType     PackReg   
      RSTn          INPUT        G11        LVCMOS33          N/A          PULLUP       NONE     
     SWCLK          INPUT         F9        LVCMOS25          N/A           N/A         NONE     
      clk           INPUT        K14        LVCMOS33          N/A          PULLUP       NONE     
     col[3]         INPUT        G12        LVTTL33           N/A          PULLUP       NONE     
     col[2]         INPUT        J13        LVTTL33           N/A          PULLUP       NONE     
     col[1]         INPUT        L12        LVTTL33           N/A          PULLUP       NONE     
     col[0]         INPUT        H14        LVTTL33           N/A          PULLUP       NONE     
     sddat0         INPUT         P1        LVCMOS33          N/A          PULLUP       IREG     
     sddat1         INPUT         N1        LVCMOS33          N/A          PULLUP       IREG     
     sddat2         INPUT         R2        LVCMOS33          N/A          PULLUP       IREG     
     sddat3         INPUT         R1        LVCMOS33          N/A          PULLUP       IREG     
     LED[3]        OUTPUT         N4        LVCMOS33           8            NONE        OREG     
     LED[2]        OUTPUT         N3        LVCMOS33           8            NONE        OREG     
     LED[1]        OUTPUT         M4        LVCMOS33           8            NONE        OREG     
     LED[0]        OUTPUT         M3        LVCMOS33           8            NONE        OREG     
  clk_148m_vga     OUTPUT         H2        LVCMOS33           8            NONE        NONE     
    rgb_b[7]       OUTPUT         C1        LVCMOS33           8            NONE        NONE     
    rgb_b[6]       OUTPUT         D1        LVCMOS33           8            NONE        NONE     
    rgb_b[5]       OUTPUT         E2        LVCMOS33           8            NONE        NONE     
    rgb_b[4]       OUTPUT         G3        LVCMOS33           8            NONE        NONE     
    rgb_b[3]       OUTPUT         E1        LVCMOS33           8            NONE        NONE     
    rgb_b[2]       OUTPUT         F2        LVCMOS33           8            NONE        NONE     
    rgb_b[1]       OUTPUT         F1        LVCMOS33           8            NONE        NONE     
    rgb_b[0]       OUTPUT         G1        LVCMOS33           8            NONE        NONE     
    rgb_g[7]       OUTPUT         H5        LVCMOS33           8            NONE        NONE     
    rgb_g[6]       OUTPUT         H1        LVCMOS33           8            NONE        NONE     
    rgb_g[5]       OUTPUT         J6        LVCMOS33           8            NONE        NONE     
    rgb_g[4]       OUTPUT         H3        LVCMOS33           8            NONE        NONE     
    rgb_g[3]       OUTPUT         J1        LVCMOS33           8            NONE        NONE     
    rgb_g[2]       OUTPUT         K1        LVCMOS33           8            NONE        NONE     
    rgb_g[1]       OUTPUT         K2        LVCMOS33           8            NONE        NONE     
    rgb_g[0]       OUTPUT         L1        LVCMOS33           8            NONE        NONE     
    rgb_r[7]       OUTPUT         K6        LVCMOS33           8            NONE        NONE     
    rgb_r[6]       OUTPUT         K3        LVCMOS33           8            NONE        NONE     
    rgb_r[5]       OUTPUT         K5        LVCMOS33           8            NONE        NONE     
    rgb_r[4]       OUTPUT         L4        LVCMOS33           8            NONE        NONE     
    rgb_r[3]       OUTPUT         M1        LVCMOS33           8            NONE        NONE     
    rgb_r[2]       OUTPUT         M2        LVCMOS33           8            NONE        NONE     
    rgb_r[1]       OUTPUT         L3        LVCMOS33           8            NONE        NONE     
    rgb_r[0]       OUTPUT         L5        LVCMOS33           8            NONE        NONE     
     sdclk         OUTPUT         M9        LVCMOS33           8            NONE        OREG     
     vga_hs        OUTPUT         J3        LVCMOS33           8            NONE        NONE     
     vga_vs        OUTPUT         J4        LVCMOS33           8            NONE        NONE     
     SWDIO          INOUT        H16        LVCMOS33           8            N/A         IREG     
     sdcmd          INOUT         P2        LVCMOS33           8           PULLUP     OREG;TREG  
      dm0          OUTPUT        S14        LVCMOS25           8            NONE        NONE     
      cke          OUTPUT        S18        LVCMOS25           8            NONE        NONE     
      we_n         OUTPUT        S19        LVCMOS25           8            NONE        NONE     
     cas_n         OUTPUT        S20        LVCMOS25           8            NONE        NONE     
     ras_n         OUTPUT        S21        LVCMOS25           8            NONE        NONE     
      cs_n         OUTPUT        S22        LVCMOS25           8            NONE        NONE     
    addr[9]        OUTPUT        S23        LVCMOS25           8            NONE        NONE     
    addr[8]        OUTPUT        S24        LVCMOS25           8            NONE        NONE     
    addr[7]        OUTPUT        S25        LVCMOS25           8            NONE        NONE     
    addr[6]        OUTPUT        S26        LVCMOS25           8            NONE        NONE     
    addr[5]        OUTPUT        S27        LVCMOS25           8            NONE        NONE     
    addr[4]        OUTPUT        S28        LVCMOS25           8            NONE        NONE     
      dm2          OUTPUT        S29        LVCMOS25           8            NONE        NONE     
      dm3          OUTPUT        S61        LVCMOS25           8            NONE        NONE     
    addr[3]        OUTPUT        S64        LVCMOS25           8            NONE        NONE     
    addr[2]        OUTPUT        S65        LVCMOS25           8            NONE        NONE     
    addr[1]        OUTPUT        S66        LVCMOS25           8            NONE        NONE     
    addr[0]        OUTPUT        S67        LVCMOS25           8            NONE        NONE     
    addr[10]       OUTPUT        S68        LVCMOS25           8            NONE        NONE     
     ba[0]         OUTPUT        S69        LVCMOS25           8            NONE        NONE     
     ba[1]         OUTPUT        S70        LVCMOS25           8            NONE        NONE     
      clk          OUTPUT        S73        LVCMOS25           8            NONE        NONE     
      dm1          OUTPUT        S76        LVCMOS25           8            NONE        NONE     
     dq[0]          INOUT         S1        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[6]          INOUT        S11        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[7]          INOUT        S12        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[1]          INOUT         S2        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[23]         INOUT        S31        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[22]         INOUT        S32        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[21]         INOUT        S35        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[20]         INOUT        S36        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[19]         INOUT        S37        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[18]         INOUT        S38        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[17]         INOUT        S41        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[16]         INOUT        S42        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[31]         INOUT        S48        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[30]         INOUT        S49        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[2]          INOUT         S5        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[29]         INOUT        S52        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[28]         INOUT        S53        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[27]         INOUT        S54        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[26]         INOUT        S55        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[25]         INOUT        S58        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[24]         INOUT        S59        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[3]          INOUT         S6        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[4]          INOUT         S7        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[8]          INOUT        S78        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[9]          INOUT        S79        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[5]          INOUT         S8        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[10]         INOUT        S82        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[11]         INOUT        S83        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[12]         INOUT        S84        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[13]         INOUT        S85        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[14]         INOUT        S88        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[15]         INOUT        S89        LVCMOS25           8           PULLUP     IREG;TREG  

Report Hierarchy Area:
+--------------------------------------------------------------------------------------------------------------------------------+
|Instance                    |Module                                        |le     |lut     |ripple  |seq     |bram    |dsp     |
+--------------------------------------------------------------------------------------------------------------------------------+
|top                         |CortexM0_SoC                                  |8460   |7335    |723     |3125    |23      |3       |
|  ISP                       |AHBISP                                        |1337   |711     |339     |775     |8       |0       |
|    u_5X5Window             |slidingWindow_5X5                             |585    |260     |145     |326     |8       |0       |
|      u_fifo_1              |fifo_buf                                      |70     |29      |18      |41      |2       |0       |
|        ram_inst            |ram_infer_fifo_buf                            |8      |2       |0       |8       |2       |0       |
|      u_fifo_2              |fifo_buf                                      |64     |28      |18      |38      |2       |0       |
|        ram_inst            |ram_infer_fifo_buf                            |4      |2       |0       |4       |2       |0       |
|      u_fifo_3              |fifo_buf                                      |67     |29      |18      |40      |2       |0       |
|        ram_inst            |ram_infer_fifo_buf                            |5      |4       |0       |5       |2       |0       |
|      u_fifo_4              |fifo_buf                                      |64     |32      |18      |35      |2       |0       |
|        ram_inst            |ram_infer_fifo_buf                            |4      |4       |0       |4       |2       |0       |
|    u_bypass                |bypass                                        |124    |84      |40      |41      |0       |0       |
|    u_demosaic              |demosaic                                      |442    |207     |142     |283     |0       |0       |
|      u1_conv_mask5         |conv_mask5                                    |109    |38      |31      |80      |0       |0       |
|      u2_conv_mask5         |conv_mask5                                    |76     |41      |27      |48      |0       |0       |
|      u_conv_mask4          |conv_mask4                                    |77     |34      |27      |49      |0       |0       |
|      u_conv_mask6          |conv_mask6                                    |85     |39      |33      |66      |0       |0       |
|    u_gamma                 |gamma                                         |16     |16      |0       |16      |0       |0       |
|      u_blue_gamma_rom      |gamma_rom                                     |10     |10      |0       |10      |0       |0       |
|      u_green_gamma_rom     |gamma_rom                                     |6      |6       |0       |6       |0       |0       |
|  Interconncet              |AHBlite_Interconnect                          |12     |8       |4       |6       |0       |0       |
|    SlaveMUX                |AHBlite_SlaveMUX                              |12     |8       |4       |6       |0       |0       |
|  RAMCODE_Interface         |AHBlite_Block_RAM                             |10     |10      |0       |10      |0       |0       |
|  RAMDATA_Interface         |AHBlite_Block_RAM                             |23     |22      |0       |12      |0       |0       |
|  RAM_CODE                  |Block_RAM                                     |4      |4       |0       |0       |4       |0       |
|  RAM_DATA                  |Block_RAM                                     |0      |0       |0       |0       |4       |0       |
|  U_APB_GPIO                |APB_GPIO                                      |3      |3       |0       |2       |0       |0       |
|  U_APB_SDCARD_CONTROL      |APB_SDCARD_CONTROL                            |27     |16      |0       |26      |0       |0       |
|  U_APB_VGA_CONTROL         |APB_VGA_CONTROL                               |4      |4       |0       |2       |0       |0       |
|  U_sdram                   |SDRAM                                         |0      |0       |0       |0       |0       |0       |
|  ahb_to_apb                |cmsdk_ahb_to_apb                              |9      |9       |0       |9       |0       |0       |
|  clk_gen_inst              |clk_gen                                       |0      |0       |0       |0       |0       |0       |
|  fifo                      |sd2isp_fifo                                   |133    |61      |18      |105     |1       |0       |
|    ram_inst                |ram_infer_sd2isp_fifo                         |4      |0       |0       |4       |1       |0       |
|    rd_to_wr_cross_inst     |fifo_cross_domain_addr_process_al_sd2isp_fifo |37     |20      |0       |37      |0       |0       |
|    wr_to_rd_cross_inst     |fifo_cross_domain_addr_process_al_sd2isp_fifo |33     |21      |0       |33      |0       |0       |
|  kb                        |Keyboard                                      |90     |74      |16      |45      |0       |0       |
|  sd_reader                 |sd_reader                                     |727    |612     |100     |332     |0       |0       |
|    u_sdcmd_ctrl            |sdcmd_ctrl                                    |321    |279     |34      |147     |0       |0       |
|  sdram_top_inst            |sdram_top                                     |805    |649     |124     |407     |6       |0       |
|    fifo_ctrl_inst          |fifo_ctrl                                     |423    |313     |78      |283     |6       |0       |
|      rd_fifo_data          |fifo_data                                     |162    |120     |24      |121     |2       |0       |
|        ram_inst            |ram_infer_fifo_data                           |17     |17      |0       |17      |2       |0       |
|        rd_to_wr_cross_inst |fifo_cross_domain_addr_process_al_fifo_data   |39     |39      |0       |37      |0       |0       |
|        wr_to_rd_cross_inst |fifo_cross_domain_addr_process_al_fifo_data   |31     |29      |0       |31      |0       |0       |
|      wr_fifo_data          |fifo_data                                     |168    |124     |30      |133     |4       |0       |
|        ram_inst            |ram_infer_fifo_data                           |27     |23      |0       |27      |4       |0       |
|        rd_to_wr_cross_inst |fifo_cross_domain_addr_process_al_fifo_data   |38     |36      |0       |38      |0       |0       |
|        wr_to_rd_cross_inst |fifo_cross_domain_addr_process_al_fifo_data   |36     |32      |0       |36      |0       |0       |
|    sdram_ctrl_inst         |sdram_ctrl                                    |380    |334     |46      |123     |0       |0       |
|      sdram_a_ref_inst      |sdram_a_ref                                   |63     |51      |12      |23      |0       |0       |
|      sdram_arbit_inst      |sdram_arbit                                   |74     |74      |0       |13      |0       |0       |
|      sdram_init_inst       |sdram_init                                    |45     |41      |4       |29      |0       |0       |
|      sdram_read_inst       |sdram_read                                    |115    |97      |18      |30      |0       |0       |
|      sdram_write_inst      |sdram_write                                   |83     |71      |12      |28      |0       |0       |
|  u_logic                   |cortexm0ds_logic                              |5096   |5043    |51      |1348    |0       |3       |
|  vga_ctrl_inst             |vga_ctrl                                      |151    |86      |65      |25      |0       |0       |
+--------------------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       5365  
    #2          2       2065  
    #3          3       736   
    #4          4       603   
    #5        5-10      914   
    #6        11-50     501   
    #7       51-100      22   
    #8       101-500     1    
  Average     3.16            

RUN-1002 : start command "export_db m0soc_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db m0soc_pr.db" in  1.368707s wall, 1.546875s user + 0.000000s system = 1.546875s CPU (113.0%)

RUN-1004 : used memory is 831 MB, reserved memory is 830 MB, peak memory is 932 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 44835, tnet num: 10258, tinst num: 4496, tnode num: 52624, tedge num: 75859.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -rpt_autogen true -file m0soc_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
TMR-2504 : Update delay of 10258 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 5. Number of clock nets = 6 (1 unconstrainted).
TMR-5009 WARNING: No clock constraint on 1 clock net(s): 
		SWCLK_dup_1
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in m0soc_phy.timing, timing summary in m0soc_phy.tsm.
RUN-1002 : start command "export_bid m0soc_inst.bid"
PRG-1000 : <!-- HMAC is: 7419571ecd4dd60b891a51d32c11b39a58f68b625c562a9a9cb03610bf121b46 -->
RUN-1002 : start command "bitgen -bit m0soc.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 18 threads.
BIT-1002 : Init instances completely, inst num: 4496
BIT-1002 : Init pips with 18 threads.
BIT-1002 : Init pips completely, net num: 10260, pip num: 119200
BIT-1002 : Init feedthrough with 18 threads.
BIT-1002 : Init feedthrough completely, num: 322
BIT-1003 : Multithreading accelaration with 18 threads.
BIT-1003 : Generate bitstream completely, there are 3127 valid insts, and 323410 bits set as '1'.
BIT-1004 : the usercode register value: 00000000010011100000000000000000
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file m0soc.bit.
RUN-1003 : finish command "bitgen -bit m0soc.bit" in  16.864046s wall, 89.687500s user + 1.046875s system = 90.734375s CPU (538.0%)

RUN-1004 : used memory is 981 MB, reserved memory is 970 MB, peak memory is 1097 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20240515_164028.log"
