
*** Running vivado
    with args -log CPU_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source CPU_top.tcl



****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source CPU_top.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
Command: synth_design -top CPU_top -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 10492
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1021.703 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'CPU_top' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/CPU_top.vhd:39]
INFO: [Synth 8-3491] module 'CU' declared at 'D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/CU.vhd:34' bound to instance 'MAPPING_CU' of component 'CU' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/CPU_top.vhd:152]
INFO: [Synth 8-638] synthesizing module 'CU' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/CU.vhd:57]
WARNING: [Synth 8-614] signal 'init_state' is read in the process but is not in the sensitivity list [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/CU.vhd:62]
WARNING: [Synth 8-614] signal 'init_state_over' is read in the process but is not in the sensitivity list [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/CU.vhd:62]
INFO: [Synth 8-256] done synthesizing module 'CU' (1#1) [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/CU.vhd:57]
INFO: [Synth 8-3491] module 'bram_wrapper' declared at 'D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/bram_wrapper.vhd:34' bound to instance 'MAPPING_BRAM_WRAPPER' of component 'bram_wrapper' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/CPU_top.vhd:171]
INFO: [Synth 8-638] synthesizing module 'bram_wrapper' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/bram_wrapper.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'bram_wrapper' (2#1) [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/bram_wrapper.vhd:40]
INFO: [Synth 8-3491] module 'pc_wrapper' declared at 'D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/imports/hdl/pc_wrapper.vhd:14' bound to instance 'MAPPING_PC' of component 'pc_wrapper' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/CPU_top.vhd:172]
INFO: [Synth 8-638] synthesizing module 'pc_wrapper' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/imports/hdl/pc_wrapper.vhd:23]
INFO: [Synth 8-3491] module 'pc' declared at 'D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/bd/pc/synth/pc.vhd:14' bound to instance 'pc_i' of component 'pc' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/imports/hdl/pc_wrapper.vhd:35]
INFO: [Synth 8-638] synthesizing module 'pc' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/bd/pc/synth/pc.vhd:28]
INFO: [Synth 8-3491] module 'pc_c_counter_binary_0_0' declared at 'D:/Projects/Xilinx/CPU/CPU.runs/synth_1/.Xil/Vivado-11816-DESKTOP-O6REA7C/realtime/pc_c_counter_binary_0_0_stub.vhdl:5' bound to instance 'c_counter_binary_0' of component 'pc_c_counter_binary_0_0' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/bd/pc/synth/pc.vhd:61]
INFO: [Synth 8-638] synthesizing module 'pc_c_counter_binary_0_0' [D:/Projects/Xilinx/CPU/CPU.runs/synth_1/.Xil/Vivado-11816-DESKTOP-O6REA7C/realtime/pc_c_counter_binary_0_0_stub.vhdl:16]
INFO: [Synth 8-256] done synthesizing module 'pc' (3#1) [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/bd/pc/synth/pc.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'pc_wrapper' (4#1) [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/imports/hdl/pc_wrapper.vhd:23]
INFO: [Synth 8-3491] module 'a_register' declared at 'D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/a_register.vhd:34' bound to instance 'MAPPING_A_REG' of component 'a_register' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/CPU_top.vhd:173]
INFO: [Synth 8-638] synthesizing module 'a_register' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/a_register.vhd:41]
INFO: [Synth 8-3491] module 'one_bit_register' declared at 'D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/register.vhd:34' bound to instance 'MAPPING_ONE_BIT_REGISTER' of component 'one_bit_register' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/a_register.vhd:51]
INFO: [Synth 8-638] synthesizing module 'one_bit_register' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/register.vhd:42]
INFO: [Synth 8-3491] module 'd_flip_flop' declared at 'D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/d_flip_flop.vhd:34' bound to instance 'MAPPING_D_FLIP_FLOP' of component 'd_flip_flop' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/register.vhd:52]
INFO: [Synth 8-638] synthesizing module 'd_flip_flop' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/d_flip_flop.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'd_flip_flop' (5#1) [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/d_flip_flop.vhd:40]
WARNING: [Synth 8-614] signal 'Q' is read in the process but is not in the sensitivity list [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/register.vhd:54]
WARNING: [Synth 8-614] signal 'load' is read in the process but is not in the sensitivity list [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/register.vhd:54]
WARNING: [Synth 8-614] signal 'data' is read in the process but is not in the sensitivity list [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/register.vhd:54]
INFO: [Synth 8-256] done synthesizing module 'one_bit_register' (6#1) [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/register.vhd:42]
INFO: [Synth 8-3491] module 'one_bit_register' declared at 'D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/register.vhd:34' bound to instance 'MAPPING_ONE_BIT_REGISTER' of component 'one_bit_register' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/a_register.vhd:51]
INFO: [Synth 8-3491] module 'one_bit_register' declared at 'D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/register.vhd:34' bound to instance 'MAPPING_ONE_BIT_REGISTER' of component 'one_bit_register' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/a_register.vhd:51]
INFO: [Synth 8-3491] module 'one_bit_register' declared at 'D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/register.vhd:34' bound to instance 'MAPPING_ONE_BIT_REGISTER' of component 'one_bit_register' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/a_register.vhd:51]
INFO: [Synth 8-3491] module 'one_bit_register' declared at 'D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/register.vhd:34' bound to instance 'MAPPING_ONE_BIT_REGISTER' of component 'one_bit_register' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/a_register.vhd:51]
INFO: [Synth 8-3491] module 'one_bit_register' declared at 'D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/register.vhd:34' bound to instance 'MAPPING_ONE_BIT_REGISTER' of component 'one_bit_register' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/a_register.vhd:51]
INFO: [Synth 8-3491] module 'one_bit_register' declared at 'D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/register.vhd:34' bound to instance 'MAPPING_ONE_BIT_REGISTER' of component 'one_bit_register' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/a_register.vhd:51]
INFO: [Synth 8-3491] module 'one_bit_register' declared at 'D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/register.vhd:34' bound to instance 'MAPPING_ONE_BIT_REGISTER' of component 'one_bit_register' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/a_register.vhd:51]
INFO: [Synth 8-256] done synthesizing module 'a_register' (7#1) [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/a_register.vhd:41]
INFO: [Synth 8-3491] module 'b_register' declared at 'D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/b_register.vhd:34' bound to instance 'MAPPING_B_REG' of component 'b_register' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/CPU_top.vhd:174]
INFO: [Synth 8-638] synthesizing module 'b_register' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/b_register.vhd:41]
INFO: [Synth 8-3491] module 'one_bit_register' declared at 'D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/register.vhd:34' bound to instance 'MAPPING_ONE_BIT_REGISTER' of component 'one_bit_register' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/b_register.vhd:50]
INFO: [Synth 8-3491] module 'one_bit_register' declared at 'D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/register.vhd:34' bound to instance 'MAPPING_ONE_BIT_REGISTER' of component 'one_bit_register' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/b_register.vhd:50]
INFO: [Synth 8-3491] module 'one_bit_register' declared at 'D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/register.vhd:34' bound to instance 'MAPPING_ONE_BIT_REGISTER' of component 'one_bit_register' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/b_register.vhd:50]
INFO: [Synth 8-3491] module 'one_bit_register' declared at 'D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/register.vhd:34' bound to instance 'MAPPING_ONE_BIT_REGISTER' of component 'one_bit_register' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/b_register.vhd:50]
INFO: [Synth 8-3491] module 'one_bit_register' declared at 'D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/register.vhd:34' bound to instance 'MAPPING_ONE_BIT_REGISTER' of component 'one_bit_register' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/b_register.vhd:50]
INFO: [Synth 8-3491] module 'one_bit_register' declared at 'D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/register.vhd:34' bound to instance 'MAPPING_ONE_BIT_REGISTER' of component 'one_bit_register' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/b_register.vhd:50]
INFO: [Synth 8-3491] module 'one_bit_register' declared at 'D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/register.vhd:34' bound to instance 'MAPPING_ONE_BIT_REGISTER' of component 'one_bit_register' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/b_register.vhd:50]
INFO: [Synth 8-3491] module 'one_bit_register' declared at 'D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/register.vhd:34' bound to instance 'MAPPING_ONE_BIT_REGISTER' of component 'one_bit_register' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/b_register.vhd:50]
INFO: [Synth 8-256] done synthesizing module 'b_register' (8#1) [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/b_register.vhd:41]
INFO: [Synth 8-3491] module 'alu_out_register' declared at 'D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/alu_out_register.vhd:34' bound to instance 'MAPPING_ALU_OUT_REGISTER' of component 'alu_out_register' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/CPU_top.vhd:175]
INFO: [Synth 8-638] synthesizing module 'alu_out_register' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/alu_out_register.vhd:41]
INFO: [Synth 8-3491] module 'one_bit_register' declared at 'D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/register.vhd:34' bound to instance 'MAPPING_ONE_BIT_REGISTER' of component 'one_bit_register' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/alu_out_register.vhd:50]
INFO: [Synth 8-3491] module 'one_bit_register' declared at 'D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/register.vhd:34' bound to instance 'MAPPING_ONE_BIT_REGISTER' of component 'one_bit_register' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/alu_out_register.vhd:50]
INFO: [Synth 8-3491] module 'one_bit_register' declared at 'D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/register.vhd:34' bound to instance 'MAPPING_ONE_BIT_REGISTER' of component 'one_bit_register' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/alu_out_register.vhd:50]
INFO: [Synth 8-3491] module 'one_bit_register' declared at 'D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/register.vhd:34' bound to instance 'MAPPING_ONE_BIT_REGISTER' of component 'one_bit_register' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/alu_out_register.vhd:50]
INFO: [Synth 8-3491] module 'one_bit_register' declared at 'D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/register.vhd:34' bound to instance 'MAPPING_ONE_BIT_REGISTER' of component 'one_bit_register' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/alu_out_register.vhd:50]
INFO: [Synth 8-3491] module 'one_bit_register' declared at 'D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/register.vhd:34' bound to instance 'MAPPING_ONE_BIT_REGISTER' of component 'one_bit_register' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/alu_out_register.vhd:50]
INFO: [Synth 8-3491] module 'one_bit_register' declared at 'D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/register.vhd:34' bound to instance 'MAPPING_ONE_BIT_REGISTER' of component 'one_bit_register' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/alu_out_register.vhd:50]
INFO: [Synth 8-3491] module 'one_bit_register' declared at 'D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/register.vhd:34' bound to instance 'MAPPING_ONE_BIT_REGISTER' of component 'one_bit_register' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/alu_out_register.vhd:50]
INFO: [Synth 8-256] done synthesizing module 'alu_out_register' (9#1) [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/alu_out_register.vhd:41]
INFO: [Synth 8-3491] module 'alu' declared at 'D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/alu.vhd:34' bound to instance 'MAPPING_ALU' of component 'alu' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/CPU_top.vhd:176]
INFO: [Synth 8-638] synthesizing module 'alu' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/alu.vhd:44]
INFO: [Synth 8-3491] module 'add_sub' declared at 'D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/add_sub.vhd:34' bound to instance 'MAPPING_ADDER' of component 'add_sub' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/alu.vhd:105]
INFO: [Synth 8-638] synthesizing module 'add_sub' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/add_sub.vhd:43]
INFO: [Synth 8-3491] module 'ripple_carry_adder' declared at 'D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/ripple_carry_adder.vhd:34' bound to instance 'RIPPLE_LSB' of component 'ripple_carry_adder' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/add_sub.vhd:55]
INFO: [Synth 8-638] synthesizing module 'ripple_carry_adder' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/ripple_carry_adder.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'ripple_carry_adder' (10#1) [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/ripple_carry_adder.vhd:43]
INFO: [Synth 8-3491] module 'ripple_carry_adder' declared at 'D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/ripple_carry_adder.vhd:34' bound to instance 'RIPPLE_MSB' of component 'ripple_carry_adder' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/add_sub.vhd:56]
INFO: [Synth 8-3491] module 'ripple_carry_adder' declared at 'D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/ripple_carry_adder.vhd:34' bound to instance 'RIPPLE_INTERNAL' of component 'ripple_carry_adder' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/add_sub.vhd:58]
INFO: [Synth 8-3491] module 'ripple_carry_adder' declared at 'D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/ripple_carry_adder.vhd:34' bound to instance 'RIPPLE_INTERNAL' of component 'ripple_carry_adder' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/add_sub.vhd:58]
INFO: [Synth 8-3491] module 'ripple_carry_adder' declared at 'D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/ripple_carry_adder.vhd:34' bound to instance 'RIPPLE_INTERNAL' of component 'ripple_carry_adder' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/add_sub.vhd:58]
INFO: [Synth 8-3491] module 'ripple_carry_adder' declared at 'D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/ripple_carry_adder.vhd:34' bound to instance 'RIPPLE_INTERNAL' of component 'ripple_carry_adder' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/add_sub.vhd:58]
INFO: [Synth 8-3491] module 'ripple_carry_adder' declared at 'D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/ripple_carry_adder.vhd:34' bound to instance 'RIPPLE_INTERNAL' of component 'ripple_carry_adder' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/add_sub.vhd:58]
INFO: [Synth 8-3491] module 'ripple_carry_adder' declared at 'D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/ripple_carry_adder.vhd:34' bound to instance 'RIPPLE_INTERNAL' of component 'ripple_carry_adder' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/add_sub.vhd:58]
INFO: [Synth 8-256] done synthesizing module 'add_sub' (11#1) [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/add_sub.vhd:43]
INFO: [Synth 8-3491] module 'mux' declared at 'D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/mux.vhd:34' bound to instance 'MAPPING_MUX' of component 'mux' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/alu.vhd:106]
INFO: [Synth 8-638] synthesizing module 'mux' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/mux.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'mux' (12#1) [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/mux.vhd:45]
INFO: [Synth 8-3491] module 'and_func' declared at 'D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/and_func.vhd:34' bound to instance 'MAPPING_AND_FUNC' of component 'and_func' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/alu.vhd:108]
INFO: [Synth 8-638] synthesizing module 'and_func' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/and_func.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'and_func' (13#1) [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/and_func.vhd:40]
INFO: [Synth 8-3491] module 'or_func' declared at 'D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/or_func.vhd:34' bound to instance 'MAPPING_OR_FUNC' of component 'or_func' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/alu.vhd:109]
INFO: [Synth 8-638] synthesizing module 'or_func' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/or_func.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'or_func' (14#1) [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/or_func.vhd:40]
INFO: [Synth 8-3491] module 'xor_func' declared at 'D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/xor_func.vhd:34' bound to instance 'MAPPING_XOR_FUNC' of component 'xor_func' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/alu.vhd:110]
INFO: [Synth 8-638] synthesizing module 'xor_func' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/xor_func.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'xor_func' (15#1) [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/xor_func.vhd:40]
WARNING: [Synth 8-614] signal 'c_out_correction' is read in the process but is not in the sensitivity list [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/alu.vhd:113]
WARNING: [Synth 8-614] signal 'negative_temp' is read in the process but is not in the sensitivity list [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/alu.vhd:113]
INFO: [Synth 8-256] done synthesizing module 'alu' (16#1) [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/alu.vhd:44]
INFO: [Synth 8-3491] module 'reg_file_wrapper' declared at 'D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/bd/reg_file/hdl/reg_file_wrapper.vhd:14' bound to instance 'MAPPING_REGISTERS' of component 'reg_file_wrapper' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/CPU_top.vhd:177]
INFO: [Synth 8-638] synthesizing module 'reg_file_wrapper' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/bd/reg_file/hdl/reg_file_wrapper.vhd:26]
INFO: [Synth 8-3491] module 'reg_file' declared at 'D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/bd/reg_file/synth/reg_file.vhd:14' bound to instance 'reg_file_i' of component 'reg_file' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/bd/reg_file/hdl/reg_file_wrapper.vhd:39]
INFO: [Synth 8-638] synthesizing module 'reg_file' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/bd/reg_file/synth/reg_file.vhd:30]
INFO: [Synth 8-3491] module 'reg_file_blk_mem_gen_0_0' declared at 'D:/Projects/Xilinx/CPU/CPU.runs/synth_1/.Xil/Vivado-11816-DESKTOP-O6REA7C/realtime/reg_file_blk_mem_gen_0_0_stub.vhdl:5' bound to instance 'blk_mem_gen_0' of component 'reg_file_blk_mem_gen_0_0' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/bd/reg_file/synth/reg_file.vhd:69]
INFO: [Synth 8-638] synthesizing module 'reg_file_blk_mem_gen_0_0' [D:/Projects/Xilinx/CPU/CPU.runs/synth_1/.Xil/Vivado-11816-DESKTOP-O6REA7C/realtime/reg_file_blk_mem_gen_0_0_stub.vhdl:19]
INFO: [Synth 8-256] done synthesizing module 'reg_file' (17#1) [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/bd/reg_file/synth/reg_file.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'reg_file_wrapper' (18#1) [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/bd/reg_file/hdl/reg_file_wrapper.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'CPU_top' (19#1) [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/CPU_top.vhd:39]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1021.703 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1021.703 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1021.703 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1021.703 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/Projects/Xilinx/CPU/CPU.srcs/sources_1/bd/pc/ip/pc_c_counter_binary_0_0/pc_c_counter_binary_0_0/program_counter_in_context.xdc] for cell 'MAPPING_PC/pc_i/c_counter_binary_0'
Finished Parsing XDC File [d:/Projects/Xilinx/CPU/CPU.srcs/sources_1/bd/pc/ip/pc_c_counter_binary_0_0/pc_c_counter_binary_0_0/program_counter_in_context.xdc] for cell 'MAPPING_PC/pc_i/c_counter_binary_0'
Parsing XDC File [d:/Projects/Xilinx/CPU/CPU.srcs/sources_1/bd/reg_file/ip/reg_file_blk_mem_gen_0_0/reg_file_blk_mem_gen_0_0/reg_file_blk_mem_gen_0_0_in_context.xdc] for cell 'MAPPING_REGISTERS/reg_file_i/blk_mem_gen_0'
Finished Parsing XDC File [d:/Projects/Xilinx/CPU/CPU.srcs/sources_1/bd/reg_file/ip/reg_file_blk_mem_gen_0_0/reg_file_blk_mem_gen_0_0/reg_file_blk_mem_gen_0_0_in_context.xdc] for cell 'MAPPING_REGISTERS/reg_file_i/blk_mem_gen_0'
Parsing XDC File [D:/Projects/Xilinx/CPU/CPU.srcs/constrs_1/new/nexys_con.xdc]
WARNING: [Vivado 12-584] No ports matched 'pc_ce'. [D:/Projects/Xilinx/CPU/CPU.srcs/constrs_1/new/nexys_con.xdc:11]
WARNING: [Vivado 12-584] No ports matched 'pc_ce'. [D:/Projects/Xilinx/CPU/CPU.srcs/constrs_1/new/nexys_con.xdc:12]
Finished Parsing XDC File [D:/Projects/Xilinx/CPU/CPU.srcs/constrs_1/new/nexys_con.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [D:/Projects/Xilinx/CPU/CPU.srcs/constrs_1/new/nexys_con.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/CPU_top_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Projects/Xilinx/CPU/CPU.srcs/constrs_1/new/nexys_con.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/CPU_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/CPU_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [D:/Projects/Xilinx/CPU/CPU.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/Projects/Xilinx/CPU/CPU.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1022.590 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1022.590 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1022.590 ; gain = 0.887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1022.590 ; gain = 0.887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for MAPPING_PC/pc_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for MAPPING_PC/pc_i/c_counter_binary_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for MAPPING_REGISTERS/reg_file_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for MAPPING_REGISTERS/reg_file_i/blk_mem_gen_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1022.590 ; gain = 0.887
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'pc_load_reg' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/CU.vhd:66]
WARNING: [Synth 8-327] inferring latch for variable 'pc_ce_reg' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/CU.vhd:65]
WARNING: [Synth 8-327] inferring latch for variable 'pc_load_data_reg' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/CU.vhd:67]
WARNING: [Synth 8-327] inferring latch for variable 'init_state_reg' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/CU.vhd:64]
WARNING: [Synth 8-327] inferring latch for variable 'init_state_over_reg' [D:/Projects/Xilinx/CPU/CPU.srcs/sources_1/new/CU.vhd:71]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1022.590 ; gain = 0.887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 24    
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 41    
+---Muxes : 
	   2 Input   32 Bit        Muxes := 2     
	   2 Input   16 Bit        Muxes := 1     
	   6 Input   16 Bit        Muxes := 1     
	  16 Input    8 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1022.590 ; gain = 0.887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 1022.590 ; gain = 0.887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 1022.590 ; gain = 0.887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 1028.449 ; gain = 6.746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-3295] tying undriven pin MAPPING_REGISTERS/reg_file_i:BRAM_PORTA_0_addr[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin MAPPING_REGISTERS/reg_file_i:BRAM_PORTA_0_addr[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin MAPPING_REGISTERS/reg_file_i:BRAM_PORTA_0_addr[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin MAPPING_REGISTERS/reg_file_i:BRAM_PORTA_0_addr[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin MAPPING_REGISTERS/reg_file_i:BRAM_PORTA_0_din[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin MAPPING_REGISTERS/reg_file_i:BRAM_PORTA_0_din[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin MAPPING_REGISTERS/reg_file_i:BRAM_PORTA_0_din[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin MAPPING_REGISTERS/reg_file_i:BRAM_PORTA_0_din[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin MAPPING_REGISTERS/reg_file_i:BRAM_PORTA_0_din[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin MAPPING_REGISTERS/reg_file_i:BRAM_PORTA_0_din[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin MAPPING_REGISTERS/reg_file_i:BRAM_PORTA_0_din[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin MAPPING_REGISTERS/reg_file_i:BRAM_PORTA_0_din[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin MAPPING_REGISTERS/reg_file_i:BRAM_PORTA_0_en to constant 0
WARNING: [Synth 8-3295] tying undriven pin MAPPING_REGISTERS/reg_file_i:BRAM_PORTA_0_we[0] to constant 0
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:31 ; elapsed = 00:00:31 . Memory (MB): peak = 1035.234 ; gain = 13.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:31 ; elapsed = 00:00:31 . Memory (MB): peak = 1035.234 ; gain = 13.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:31 ; elapsed = 00:00:31 . Memory (MB): peak = 1035.234 ; gain = 13.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:31 ; elapsed = 00:00:31 . Memory (MB): peak = 1035.234 ; gain = 13.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:31 ; elapsed = 00:00:31 . Memory (MB): peak = 1035.234 ; gain = 13.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:31 ; elapsed = 00:00:31 . Memory (MB): peak = 1035.234 ; gain = 13.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-------------------------+----------+
|      |BlackBox name            |Instances |
+------+-------------------------+----------+
|1     |pc_c_counter_binary_0_0  |         1|
|2     |reg_file_blk_mem_gen_0_0 |         1|
+------+-------------------------+----------+

Report Cell Usage: 
+------+------------------------------+------+
|      |Cell                          |Count |
+------+------------------------------+------+
|1     |pc_c_counter_binary_0_0_bbox  |     1|
|2     |reg_file_blk_mem_gen_0_0_bbox |     1|
|3     |BUFG                          |     1|
|4     |LUT1                          |     1|
|5     |LUT2                          |     1|
|6     |FDRE                          |     8|
|7     |LD                            |     2|
|8     |LDC                           |     1|
|9     |IBUF                          |     1|
|10    |OBUF                          |     8|
+------+------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:31 ; elapsed = 00:00:31 . Memory (MB): peak = 1035.234 ; gain = 13.531
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 19 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:00:29 . Memory (MB): peak = 1035.234 ; gain = 12.645
Synthesis Optimization Complete : Time (s): cpu = 00:00:31 ; elapsed = 00:00:31 . Memory (MB): peak = 1035.234 ; gain = 13.531
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1035.234 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1045.207 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3 instances were transformed.
  LD => LDCE: 2 instances
  LDC => LDCE (inverted pins: G): 1 instance 

INFO: [Common 17-83] Releasing license: Synthesis
108 Infos, 29 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:37 ; elapsed = 00:00:40 . Memory (MB): peak = 1045.207 ; gain = 23.504
INFO: [Common 17-1381] The checkpoint 'D:/Projects/Xilinx/CPU/CPU.runs/synth_1/CPU_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file CPU_top_utilization_synth.rpt -pb CPU_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Oct  4 20:36:30 2020...
