 module CLKCTR(input Clk, Clr, CountClr, output T2); 
    reg [7:0] Count; 
    assign T2 = Count == 2; 
    always @ (posedge Clr or negedge Clk)  
        begin 
            if(Clr) Count <= 0; 
            else begin 
                if(!CountClr) Count <= Count + 1; 
                else Count <= 1; 
            end 
        end 
endmodule
