
ubuntu-preinstalled/sg_readcap:     file format elf32-littlearm


Disassembly of section .init:

000008b4 <.init>:
 8b4:	push	{r3, lr}
 8b8:	bl	12d0 <__snprintf_chk@plt+0x8a0>
 8bc:	pop	{r3, pc}

Disassembly of section .plt:

000008c0 <sg_ll_readcap_10@plt-0x14>:
 8c0:	push	{lr}		; (str lr, [sp, #-4]!)
 8c4:	ldr	lr, [pc, #4]	; 8d0 <sg_ll_readcap_10@plt-0x4>
 8c8:	add	lr, pc, lr
 8cc:	ldr	pc, [lr, #8]!
 8d0:	andeq	r2, r1, r4, lsl #13

000008d4 <sg_ll_readcap_10@plt>:
 8d4:	add	ip, pc, #0, 12
 8d8:	add	ip, ip, #73728	; 0x12000
 8dc:	ldr	pc, [ip, #1668]!	; 0x684

000008e0 <sg_ll_readcap_16@plt>:
 8e0:	add	ip, pc, #0, 12
 8e4:	add	ip, ip, #73728	; 0x12000
 8e8:	ldr	pc, [ip, #1660]!	; 0x67c

000008ec <sg_set_binary_mode@plt>:
 8ec:	add	ip, pc, #0, 12
 8f0:	add	ip, ip, #73728	; 0x12000
 8f4:	ldr	pc, [ip, #1652]!	; 0x674

000008f8 <__cxa_finalize@plt>:
 8f8:	add	ip, pc, #0, 12
 8fc:	add	ip, ip, #73728	; 0x12000
 900:	ldr	pc, [ip, #1644]!	; 0x66c

00000904 <free@plt>:
 904:	add	ip, pc, #0, 12
 908:	add	ip, ip, #73728	; 0x12000
 90c:	ldr	pc, [ip, #1636]!	; 0x664

00000910 <sg_cmds_close_device@plt>:
 910:	add	ip, pc, #0, 12
 914:	add	ip, ip, #73728	; 0x12000
 918:	ldr	pc, [ip, #1628]!	; 0x65c

0000091c <__stack_chk_fail@plt>:
 91c:	add	ip, pc, #0, 12
 920:	add	ip, ip, #73728	; 0x12000
 924:	ldr	pc, [ip, #1620]!	; 0x654

00000928 <pr2serr@plt>:
 928:	add	ip, pc, #0, 12
 92c:	add	ip, ip, #73728	; 0x12000
 930:	ldr	pc, [ip, #1612]!	; 0x64c

00000934 <perror@plt>:
 934:	add	ip, pc, #0, 12
 938:	add	ip, ip, #73728	; 0x12000
 93c:	ldr	pc, [ip, #1604]!	; 0x644

00000940 <hex2stdout@plt>:
 940:	add	ip, pc, #0, 12
 944:	add	ip, ip, #73728	; 0x12000
 948:	ldr	pc, [ip, #1596]!	; 0x63c

0000094c <getenv@plt>:
 94c:	add	ip, pc, #0, 12
 950:	add	ip, ip, #73728	; 0x12000
 954:	ldr	pc, [ip, #1588]!	; 0x634

00000958 <puts@plt>:
 958:	add	ip, pc, #0, 12
 95c:	add	ip, ip, #73728	; 0x12000
 960:	ldr	pc, [ip, #1580]!	; 0x62c

00000964 <__libc_start_main@plt>:
 964:	add	ip, pc, #0, 12
 968:	add	ip, ip, #73728	; 0x12000
 96c:	ldr	pc, [ip, #1572]!	; 0x624

00000970 <__gmon_start__@plt>:
 970:	add	ip, pc, #0, 12
 974:	add	ip, ip, #73728	; 0x12000
 978:	ldr	pc, [ip, #1564]!	; 0x61c

0000097c <getopt_long@plt>:
 97c:	add	ip, pc, #0, 12
 980:	add	ip, ip, #73728	; 0x12000
 984:	ldr	pc, [ip, #1556]!	; 0x614

00000988 <strlen@plt>:
 988:	add	ip, pc, #0, 12
 98c:	add	ip, ip, #73728	; 0x12000
 990:	ldr	pc, [ip, #1548]!	; 0x60c

00000994 <sg_if_can2stderr@plt>:
 994:	add	ip, pc, #0, 12
 998:	add	ip, ip, #73728	; 0x12000
 99c:	ldr	pc, [ip, #1540]!	; 0x604

000009a0 <__isoc99_sscanf@plt>:
 9a0:	add	ip, pc, #0, 12
 9a4:	add	ip, ip, #73728	; 0x12000
 9a8:	ldr	pc, [ip, #1532]!	; 0x5fc

000009ac <memset@plt>:
 9ac:	add	ip, pc, #0, 12
 9b0:	add	ip, ip, #73728	; 0x12000
 9b4:	ldr	pc, [ip, #1524]!	; 0x5f4

000009b8 <putchar@plt>:
 9b8:	add	ip, pc, #0, 12
 9bc:	add	ip, ip, #73728	; 0x12000
 9c0:	ldr	pc, [ip, #1516]!	; 0x5ec

000009c4 <__printf_chk@plt>:
 9c4:	add	ip, pc, #0, 12
 9c8:	add	ip, ip, #73728	; 0x12000
 9cc:	ldr	pc, [ip, #1508]!	; 0x5e4

000009d0 <sg_get_llnum@plt>:
 9d0:	add	ip, pc, #0, 12
 9d4:	add	ip, ip, #73728	; 0x12000
 9d8:	ldr	pc, [ip, #1500]!	; 0x5dc

000009dc <sg_convert_errno@plt>:
 9dc:	add	ip, pc, #0, 12
 9e0:	add	ip, ip, #73728	; 0x12000
 9e4:	ldr	pc, [ip, #1492]!	; 0x5d4

000009e8 <safe_strerror@plt>:
 9e8:	add	ip, pc, #0, 12
 9ec:	add	ip, ip, #73728	; 0x12000
 9f0:	ldr	pc, [ip, #1484]!	; 0x5cc

000009f4 <sg_get_category_sense_str@plt>:
 9f4:	add	ip, pc, #0, 12
 9f8:	add	ip, ip, #73728	; 0x12000
 9fc:	ldr	pc, [ip, #1476]!	; 0x5c4

00000a00 <sg_cmds_open_device@plt>:
 a00:	add	ip, pc, #0, 12
 a04:	add	ip, ip, #73728	; 0x12000
 a08:	ldr	pc, [ip, #1468]!	; 0x5bc

00000a0c <sg_memalign@plt>:
 a0c:	add	ip, pc, #0, 12
 a10:	add	ip, ip, #73728	; 0x12000
 a14:	ldr	pc, [ip, #1460]!	; 0x5b4

00000a18 <strncmp@plt>:
 a18:	add	ip, pc, #0, 12
 a1c:	add	ip, ip, #73728	; 0x12000
 a20:	ldr	pc, [ip, #1452]!	; 0x5ac

00000a24 <abort@plt>:
 a24:	add	ip, pc, #0, 12
 a28:	add	ip, ip, #73728	; 0x12000
 a2c:	ldr	pc, [ip, #1444]!	; 0x5a4

00000a30 <__snprintf_chk@plt>:
 a30:	add	ip, pc, #0, 12
 a34:	add	ip, ip, #73728	; 0x12000
 a38:	ldr	pc, [ip, #1436]!	; 0x59c

Disassembly of section .text:

00000a40 <.text>:
     a40:	svcmi	0x00f0e92d
     a44:	sfm	f2, 4, [sp, #-192]!	; 0xffffff40
     a48:	strmi	r8, [r5], -r4, lsl #22
     a4c:			; <UNDEFINED> instruction: 0x4760f8df
     a50:			; <UNDEFINED> instruction: 0xf8df460e
     a54:	tstcs	r0, r0, ror #14
     a58:	adclt	r4, sp, ip, ror r4
     a5c:	stmiapl	r3!, {r1, r3, r8, r9, sl, fp, sp, pc}^
     a60:	ldmdavs	fp, {r3, r4, r5, r9, sl, lr}
     a64:			; <UNDEFINED> instruction: 0xf04f932b
     a68:			; <UNDEFINED> instruction: 0xf7ff0300
     a6c:			; <UNDEFINED> instruction: 0xf8dfefa0
     a70:	ldrbtmi	r0, [r8], #-1864	; 0xfffff8b8
     a74:	svc	0x006af7ff
     a78:			; <UNDEFINED> instruction: 0x46294632
     a7c:			; <UNDEFINED> instruction: 0xf0002800
     a80:	ldrtmi	r8, [r8], -r2, asr #1
     a84:			; <UNDEFINED> instruction: 0xf88d2300
     a88:			; <UNDEFINED> instruction: 0xf000302e
     a8c:			; <UNDEFINED> instruction: 0x4604fdfd
     a90:			; <UNDEFINED> instruction: 0xf0402800
     a94:			; <UNDEFINED> instruction: 0xf89d80a7
     a98:	blcs	cb58 <__snprintf_chk@plt+0xc128>
     a9c:	rscshi	pc, r8, r0, asr #32
     aa0:	blcs	276dc <__snprintf_chk@plt+0x26cac>
     aa4:	rschi	pc, sp, r0, asr #32
     aa8:	mlacc	pc, sp, r8, pc	; <UNPREDICTABLE>
     aac:			; <UNDEFINED> instruction: 0xf0002b00
     ab0:			; <UNDEFINED> instruction: 0xf89d80c6
     ab4:	blcs	cb7c <__snprintf_chk@plt+0xc14c>
     ab8:	adcshi	pc, ip, r0, asr #32
     abc:	blcs	27714 <__snprintf_chk@plt+0x26ce4>
     ac0:	msrhi	SPSR_sxc, r0
     ac4:	mlacc	fp, sp, r8, pc	; <UNPREDICTABLE>
     ac8:			; <UNDEFINED> instruction: 0xf0402b00
     acc:			; <UNDEFINED> instruction: 0xf89d80e8
     ad0:			; <UNDEFINED> instruction: 0xb12b302d
     ad4:	mlacc	r9, sp, r8, pc	; <UNPREDICTABLE>
     ad8:	movwcs	fp, #6419	; 0x1913
     adc:	eorcc	pc, r9, sp, lsl #17
     ae0:	bge	1c96e8 <__snprintf_chk@plt+0x1c8cb8>
     ae4:	eorcs	r4, r0, r9, lsl r6
     ae8:	svc	0x0090f7ff
     aec:	stmdacs	r0, {r0, r2, r9, sl, lr}
     af0:	cmphi	lr, r0	; <UNPREDICTABLE>
     af4:	mlacc	sl, sp, r8, pc	; <UNPREDICTABLE>
     af8:	ldmib	sp, {r0, r1, r5, r8, fp, ip, sp, pc}^
     afc:	tstmi	r3, #1207959552	; 0x48000000
     b00:	tsthi	sl, r0, asr #32	; <UNPREDICTABLE>
     b04:	mlacc	r9, sp, r8, pc	; <UNPREDICTABLE>
     b08:			; <UNDEFINED> instruction: 0xf0402b00
     b0c:	smlatbcs	r1, r7, r0, r8
     b10:	ldmdals	r4, {r4, r9, fp, ip, pc}
     b14:	svc	0x0074f7ff
     b18:	vmull.p8	<illegal reg q8.5>, d0, d6
     b1c:			; <UNDEFINED> instruction: 0xf89d8128
     b20:			; <UNDEFINED> instruction: 0xb32b3029
     b24:	smladcs	r1, r0, fp, r9
     b28:	mlane	sl, sp, r8, pc	; <UNPREDICTABLE>
     b2c:	stmdaeq	r0!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
     b30:	strls	r4, [r0, #-1584]	; 0xfffff9d0
     b34:	strls	r9, [r2, -r3, lsl #6]
     b38:	tstcs	r2, #3620864	; 0x374000
     b3c:	andhi	pc, r4, sp, asr #17
     b40:	mcr	7, 6, pc, cr14, cr15, {7}	; <UNPREDICTABLE>
     b44:	stmdacs	r0, {r2, r9, sl, lr}
     b48:	sbcshi	pc, r6, r0, asr #32
     b4c:			; <UNDEFINED> instruction: 0xf89d9b0e
     b50:	blcs	8c04 <__snprintf_chk@plt+0x81d4>
     b54:	orrhi	pc, r1, r0, asr #32
     b58:			; <UNDEFINED> instruction: 0xf0002a00
     b5c:	lgnne<illegal precision>	f0, #2.0
     b60:			; <UNDEFINED> instruction: 0xf817351f
     b64:			; <UNDEFINED> instruction: 0xf7ff0f01
     b68:	adcsmi	lr, sp, #40, 30	; 0xa0
     b6c:	strd	sp, [r8], -r9	; <UNPREDICTABLE>
     b70:			; <UNDEFINED> instruction: 0xf04f9a10
     b74:			; <UNDEFINED> instruction: 0xf89d0808
     b78:	strcs	r1, [r1, -sl, lsr #32]
     b7c:	stmib	sp, {r0, r1, r3, r5, r9, sl, lr}^
     b80:	andls	r8, r2, #0, 14
     b84:			; <UNDEFINED> instruction: 0xf7ff9a12
     b88:	strmi	lr, [r4], -r6, lsr #29
     b8c:			; <UNDEFINED> instruction: 0xf0002800
     b90:	stmdacs	r9, {r0, r1, r4, r7, pc}
     b94:	teqhi	r7, r0	; <UNPREDICTABLE>
     b98:	cmpcs	r0, r7, lsl pc
     b9c:			; <UNDEFINED> instruction: 0x463a9b10
     ba0:	svc	0x0028f7ff
     ba4:			; <UNDEFINED> instruction: 0x0614f8df
     ba8:	ldrbtmi	r4, [r8], #-1593	; 0xfffff9c7
     bac:	mrc	7, 5, APSR_nzcv, cr12, cr15, {7}
     bb0:	mlacc	r9, sp, r8, pc	; <UNPREDICTABLE>
     bb4:			; <UNDEFINED> instruction: 0xd1b52b00
     bb8:	mlacc	r8, sp, r8, pc	; <UNPREDICTABLE>
     bbc:			; <UNDEFINED> instruction: 0xf0402b00
     bc0:	stmdals	r7, {r4, r6, r7, pc}
     bc4:			; <UNDEFINED> instruction: 0xf7ffb108
     bc8:			; <UNDEFINED> instruction: 0x4630ee9e
     bcc:	mcr	7, 5, pc, cr0, cr15, {7}	; <UNPREDICTABLE>
     bd0:	vmlal.s8	q9, d0, d0
     bd4:	blls	420fbc <__snprintf_chk@plt+0x42058c>
     bd8:			; <UNDEFINED> instruction: 0xf0002b00
     bdc:	stccs	0, cr8, [r0], {179}	; 0xb3
     be0:	strbtcs	fp, [r3], #-4024	; 0xfffff048
     be4:	ldrbcs	pc, [r8, #2271]	; 0x8df	; <UNPREDICTABLE>
     be8:	strbcc	pc, [r8, #2271]	; 0x8df	; <UNPREDICTABLE>
     bec:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
     bf0:	blls	adac60 <__snprintf_chk@plt+0xada230>
     bf4:			; <UNDEFINED> instruction: 0xf040405a
     bf8:	strtmi	r8, [r0], -r8, asr #5
     bfc:	ldc	0, cr11, [sp], #180	; 0xb4
     c00:	pop	{r2, r8, r9, fp, pc}
     c04:	shsub8mi	r8, r8, r0
     c08:			; <UNDEFINED> instruction: 0xf88d2301
     c0c:			; <UNDEFINED> instruction: 0xf000302e
     c10:	strmi	pc, [r4], -r3, asr #23
     c14:	mvnle	r2, r0, lsl #16
     c18:	mlacc	lr, sp, r8, pc	; <UNPREDICTABLE>
     c1c:	blls	36d850 <__snprintf_chk@plt+0x36ce20>
     c20:			; <UNDEFINED> instruction: 0xf43f2b00
     c24:			; <UNDEFINED> instruction: 0xf8dfaf41
     c28:	strcs	r0, [r0], #-1436	; 0xfffffa64
     c2c:			; <UNDEFINED> instruction: 0xf7ff4478
     c30:			; <UNDEFINED> instruction: 0xe7d7ee7c
     c34:	ldreq	pc, [r0, #2271]	; 0x8df
     c38:			; <UNDEFINED> instruction: 0xf7ff4478
     c3c:			; <UNDEFINED> instruction: 0xf89dee76
     c40:	blcs	cd08 <__snprintf_chk@plt+0xc2d8>
     c44:	svcge	0x003af43f
     c48:	strne	pc, [r0, #2271]	; 0x8df
     c4c:			; <UNDEFINED> instruction: 0xf8df2400
     c50:	ldrbtmi	r0, [r9], #-1408	; 0xfffffa80
     c54:			; <UNDEFINED> instruction: 0xf7ff4478
     c58:	strb	lr, [r3, r8, ror #28]
     c5c:	mlane	ip, sp, r8, pc	; <UNPREDICTABLE>
     c60:			; <UNDEFINED> instruction: 0x4632e756
     c64:	ldrtmi	r4, [r8], -r9, lsr #12
     c68:	stc2	0, cr15, [lr, #-0]
     c6c:	stccs	6, cr4, [r0], {4}
     c70:	blls	375358 <__snprintf_chk@plt+0x374928>
     c74:			; <UNDEFINED> instruction: 0xf43f2b00
     c78:			; <UNDEFINED> instruction: 0xf89daf17
     c7c:	blcs	cd3c <__snprintf_chk@plt+0xc30c>
     c80:			; <UNDEFINED> instruction: 0xf8dfd1d1
     c84:	strcs	r0, [r0], #-1360	; 0xfffffab0
     c88:			; <UNDEFINED> instruction: 0xf7ff4478
     c8c:	str	lr, [r9, lr, asr #28]!
     c90:			; <UNDEFINED> instruction: 0x46294632
     c94:			; <UNDEFINED> instruction: 0xf0004638
     c98:			; <UNDEFINED> instruction: 0x4604fb7f
     c9c:	andcs	lr, r1, r7, ror #15
     ca0:	mcr	7, 1, pc, cr4, cr15, {7}	; <UNPREDICTABLE>
     ca4:			; <UNDEFINED> instruction: 0xf6bf2800
     ca8:			; <UNDEFINED> instruction: 0xf8dfaf12
     cac:	strcs	r0, [pc], #-1324	; cb4 <__snprintf_chk@plt+0x284>
     cb0:			; <UNDEFINED> instruction: 0xf7ff4478
     cb4:	ldr	lr, [r5, r0, asr #28]
     cb8:			; <UNDEFINED> instruction: 0xf89d9b0e
     cbc:	blcs	8d70 <__snprintf_chk@plt+0x8340>
     cc0:	adcshi	pc, r8, r0, asr #32
     cc4:			; <UNDEFINED> instruction: 0xf0402a00
     cc8:	stmdavs	fp!, {r0, r1, r3, r6, r7, pc}
     ccc:			; <UNDEFINED> instruction: 0xf883fa93
     cd0:			; <UNDEFINED> instruction: 0xf0003301
     cd4:			; <UNDEFINED> instruction: 0xf89d81a3
     cd8:	stmdavs	sp!, {r3, r5, ip, sp}^
     cdc:	blcs	2f598 <__snprintf_chk@plt+0x2eb68>
     ce0:	rschi	pc, r3, r0
     ce4:	ldrbtne	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
     ce8:	andeq	pc, r1, #8, 2
     cec:	ldrtmi	r4, [r8], -fp, lsr #12
     cf0:			; <UNDEFINED> instruction: 0xf7ff4479
     cf4:	strb	lr, [r4, -r8, ror #28]!
     cf8:			; <UNDEFINED> instruction: 0xf0002805
     cfc:	ldcge	0, cr8, [r7, #-676]	; 0xfffffd5c
     d00:	cmpcs	r0, r0, lsl fp
     d04:			; <UNDEFINED> instruction: 0xf7ff462a
     d08:			; <UNDEFINED> instruction: 0xf8dfee76
     d0c:			; <UNDEFINED> instruction: 0x462904d4
     d10:			; <UNDEFINED> instruction: 0xf7ff4478
     d14:	strb	lr, [pc, -sl, lsl #28]
     d18:	strbeq	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
     d1c:			; <UNDEFINED> instruction: 0xf7ff4478
     d20:			; <UNDEFINED> instruction: 0xf89dee04
     d24:	blcs	cde4 <__snprintf_chk@plt+0xc3b4>
     d28:			; <UNDEFINED> instruction: 0xf8dfd066
     d2c:	ldrcs	r0, [pc], #-1212	; d34 <__snprintf_chk@plt+0x304>
     d30:			; <UNDEFINED> instruction: 0xf7ff4478
     d34:	stmdals	r7, {r1, r3, r4, r5, r6, r7, r8, sl, fp, sp, lr, pc}
     d38:			; <UNDEFINED> instruction: 0xf43f2800
     d3c:			; <UNDEFINED> instruction: 0xf7ffaf4c
     d40:	strb	lr, [r8, -r2, ror #27]
     d44:	strteq	pc, [r4], #2271	; 0x8df
     d48:	ldrbtmi	r4, [r8], #-1569	; 0xfffff9df
     d4c:	mcr	7, 1, pc, cr2, cr15, {7}	; <UNPREDICTABLE>
     d50:			; <UNDEFINED> instruction: 0xf47f2800
     d54:			; <UNDEFINED> instruction: 0xf8dfaf44
     d58:	ldrbtmi	r0, [r8], #-1176	; 0xfffffb68
     d5c:	stcl	7, cr15, [r4, #1020]!	; 0x3fc
     d60:			; <UNDEFINED> instruction: 0xf8dfe73d
     d64:	ldrbtmi	r0, [r8], #-1168	; 0xfffffb70
     d68:	ldcl	7, cr15, [r6, #1020]!	; 0x3fc
     d6c:	ldmdbls	r4, {r0, r3, r5, r8, r9, sl, sp, lr, pc}
     d70:			; <UNDEFINED> instruction: 0x46304276
     d74:			; <UNDEFINED> instruction: 0xf7ff9105
     d78:	stmdbls	r5, {r3, r4, r5, r9, sl, fp, sp, lr, pc}
     d7c:			; <UNDEFINED> instruction: 0xf8df4602
     d80:	ldrbtmi	r0, [r8], #-1144	; 0xfffffb88
     d84:	ldcl	7, cr15, [r0, #1020]	; 0x3fc
     d88:			; <UNDEFINED> instruction: 0xf7ff4630
     d8c:	strmi	lr, [r4], -r8, lsr #28
     d90:			; <UNDEFINED> instruction: 0xf8dfe7d1
     d94:	ldrbtmi	r0, [r8], #-1128	; 0xfffffb98
     d98:	stcl	7, cr15, [r6, #1020]	; 0x3fc
     d9c:	mlacc	lr, sp, r8, pc	; <UNPREDICTABLE>
     da0:			; <UNDEFINED> instruction: 0xf8dfb31b
     da4:	strcs	r0, [r1], #-1116	; 0xfffffba4
     da8:			; <UNDEFINED> instruction: 0xf7ff4478
     dac:			; <UNDEFINED> instruction: 0xe719edbe
     db0:	ldrbeq	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
     db4:	ldrbtmi	r2, [r8], #-288	; 0xfffffee0
     db8:	ldc	7, cr15, [r6, #1020]!	; 0x3fc
     dbc:			; <UNDEFINED> instruction: 0xf7ff200c
     dc0:	strmi	lr, [r4], -lr, lsl #28
     dc4:	submi	lr, r5, #3670016	; 0x380000
     dc8:			; <UNDEFINED> instruction: 0xf7ff4628
     dcc:	strmi	lr, [r1], -lr, lsl #28
     dd0:	ldrteq	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
     dd4:			; <UNDEFINED> instruction: 0xf7ff4478
     dd8:	stccs	13, cr14, [r0], {168}	; 0xa8
     ddc:	mrcge	4, 7, APSR_nzcv, cr11, cr15, {3}
     de0:			; <UNDEFINED> instruction: 0xf7ff4628
     de4:			; <UNDEFINED> instruction: 0x4604edfc
     de8:			; <UNDEFINED> instruction: 0xf8dfe6f5
     dec:	strcs	r0, [r1], #-1056	; 0xfffffbe0
     df0:			; <UNDEFINED> instruction: 0xf7ff4478
     df4:	usat	lr, #21, sl, lsl #27
     df8:	ldreq	pc, [r4], #-2271	; 0xfffff721
     dfc:	ldrbtmi	r2, [r8], #-1055	; 0xfffffbe1
     e00:	ldc	7, cr15, [r2, #1020]	; 0x3fc
     e04:			; <UNDEFINED> instruction: 0x4630e797
     e08:	eorvc	pc, r9, sp, lsl #17
     e0c:	stc	7, cr15, [r0, #1020]	; 0x3fc
     e10:			; <UNDEFINED> instruction: 0xf89d9a10
     e14:	ldmdals	r4, {r2, r3, r5, ip}
     e18:	ldcl	7, cr15, [r2, #1020]!	; 0x3fc
     e1c:	vmull.p8	<illegal reg q8.5>, d0, d6
     e20:	blls	42139c <__snprintf_chk@plt+0x42096c>
     e24:			; <UNDEFINED> instruction: 0xf43f2b00
     e28:	ldmmi	sl!, {r0, r1, r6, r7, r9, sl, fp, sp, pc}^
     e2c:			; <UNDEFINED> instruction: 0xf7ff4478
     e30:			; <UNDEFINED> instruction: 0xe6bded7c
     e34:	blcs	af4c4 <__snprintf_chk@plt+0xaea94>
     e38:	strbmi	fp, [r1], -r3, asr #31
     e3c:			; <UNDEFINED> instruction: 0xf04f4628
     e40:			; <UNDEFINED> instruction: 0x463a32ff
     e44:			; <UNDEFINED> instruction: 0x4641bfdc
     e48:			; <UNDEFINED> instruction: 0xf7ff4628
     e4c:			; <UNDEFINED> instruction: 0xe6b8ed7a
     e50:	ldrbtmi	r4, [r8], #-2289	; 0xfffff70f
     e54:	stcl	7, cr15, [r8, #-1020]!	; 0xfffffc04
     e58:	bcs	3a918 <__snprintf_chk@plt+0x39ee8>
     e5c:	ldrbt	sp, [lr], -fp, ror #1
     e60:	strcc	r1, [r7, #-3695]	; 0xfffff191
     e64:	svceq	0x0001f817
     e68:	stc	7, cr15, [r6, #1020]!	; 0x3fc
     e6c:	mvnsle	r4, pc, lsr #5
     e70:	stmdavs	r8!, {r0, r1, r2, r5, r7, r9, sl, sp, lr, pc}
     e74:	stmdavs	r9!, {r3, r8, r9, fp, sp, pc}^
     e78:	mlacs	r8, sp, r8, pc	; <UNPREDICTABLE>
     e7c:	blx	fe03f8c4 <__snprintf_chk@plt+0xfe03ee94>
     e80:	ldrdls	pc, [r8], -r5
     e84:	blls	271a98 <__snprintf_chk@plt+0x271068>
     e88:			; <UNDEFINED> instruction: 0xf989fa99
     e8c:			; <UNDEFINED> instruction: 0xf883fa93
     e90:	stmibmi	r2!, {r1, r4, r6, r8, r9, ip, sp, pc}^
     e94:	andeq	pc, r1, #24, 2
     e98:	movweq	pc, #330	; 0x14a	; <UNPREDICTABLE>
     e9c:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
     ea0:	andls	pc, r0, sp, asr #17
     ea4:	stc	7, cr15, [lr, #1020]	; 0x3fc
     ea8:	ldmmi	sp, {r0, r1, r3, r7, r9, sl, sp, lr, pc}^
     eac:			; <UNDEFINED> instruction: 0xf7ff4478
     eb0:			; <UNDEFINED> instruction: 0xf89ded54
     eb4:	blcs	cf64 <__snprintf_chk@plt+0xc534>
     eb8:	adcshi	pc, r7, r0
     ebc:			; <UNDEFINED> instruction: 0x463849d9
     ec0:	tstcs	r2, #3620864	; 0x374000
     ec4:			; <UNDEFINED> instruction: 0xf8cd4479
     ec8:			; <UNDEFINED> instruction: 0xf7ff8000
     ecc:	ldmibmi	r6, {r2, r3, r4, r5, r6, r8, sl, fp, sp, lr, pc}^
     ed0:	andcs	r4, r1, sl, lsr #12
     ed4:			; <UNDEFINED> instruction: 0xf7ff4479
     ed8:			; <UNDEFINED> instruction: 0xf89ded76
     edc:	blcs	cf8c <__snprintf_chk@plt+0xc55c>
     ee0:	sbchi	pc, r6, r0
     ee4:	strbt	r2, [ip], -r0, lsl #8
     ee8:	blvc	b13230 <__snprintf_chk@plt+0xb12800>
     eec:			; <UNDEFINED> instruction: 0xf7ff4478
     ef0:			; <UNDEFINED> instruction: 0xf895ed34
     ef4:			; <UNDEFINED> instruction: 0xf004c00d
     ef8:	stmibmi	sp, {r0, r8, r9, fp}^
     efc:	strbeq	pc, [r2], #-964	; 0xfffffc3c	; <UNPREDICTABLE>
     f00:	b	13d27e8 <__snprintf_chk@plt+0x13d1db8>
     f04:	ldrbtmi	r1, [r9], #-3100	; 0xfffff3e4
     f08:	ldrbmi	r4, [sl], -r3, lsr #12
     f0c:	andgt	pc, r0, sp, asr #17
     f10:	ldcl	7, cr15, [r8, #-1020]	; 0xfffffc04
     f14:	svceq	0x0000f1bb
     f18:	adchi	pc, r6, r0
     f1c:			; <UNDEFINED> instruction: 0x1c6249c5
     f20:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
     f24:	stcl	7, cr15, [lr, #-1020]	; 0xfffffc04
     f28:	mlacc	sp, sp, r8, pc	; <UNPREDICTABLE>
     f2c:			; <UNDEFINED> instruction: 0xf0402b00
     f30:	blvc	feaa12d0 <__snprintf_chk@plt+0xfeaa08a0>
     f34:	stmibmi	r0, {r0, sp}^
     f38:	orrne	pc, r0, #134217731	; 0x8000003
     f3c:	ldmibeq	r2, {r0, r3, r4, r5, r6, sl, lr}^
     f40:	stcl	7, cr15, [r0, #-1020]	; 0xfffffc04
     f44:	mlacc	sl, sp, r8, pc	; <UNPREDICTABLE>
     f48:	rsbsle	r2, sp, r0, lsl #22
     f4c:			; <UNDEFINED> instruction: 0x200149bb
     f50:	tstcs	r2, #3620864	; 0x374000
     f54:			; <UNDEFINED> instruction: 0xf8cd4479
     f58:			; <UNDEFINED> instruction: 0xf8cd8000
     f5c:			; <UNDEFINED> instruction: 0xf7ffa004
     f60:	ldmibmi	r7!, {r1, r4, r5, r8, sl, fp, sp, lr, pc}
     f64:	andcs	r4, r1, sl, asr #12
     f68:			; <UNDEFINED> instruction: 0xf7ff4479
     f6c:	blvc	1b3c424 <__snprintf_chk@plt+0x1b3b9f4>
     f70:			; <UNDEFINED> instruction: 0x200149b4
     f74:	streq	pc, [pc], #-4	; f7c <__snprintf_chk@plt+0x54c>
     f78:			; <UNDEFINED> instruction: 0x46224479
     f7c:	stc	7, cr15, [r2, #-1020]!	; 0xfffffc04
     f80:	subsle	r2, sp, r0, lsl #24
     f84:	blx	25364c <__snprintf_chk@plt+0x252c1c>
     f88:	andcs	pc, r1, r4, lsl #4
     f8c:			; <UNDEFINED> instruction: 0xf7ff4479
     f90:	blvc	feafc400 <__snprintf_chk@plt+0xfeafb9d0>
     f94:	blvc	ffa88fa0 <__snprintf_chk@plt+0xffa88570>
     f98:	andseq	r4, fp, #172, 18	; 0x2b0000
     f9c:	cmnpl	ip, #50331648	; 0x3000000	; <UNPREDICTABLE>
     fa0:	ldrmi	r4, [sl], #-1145	; 0xfffffb87
     fa4:	stc	7, cr15, [lr, #-1020]	; 0xfffffc04
     fa8:	mlacc	sl, sp, r8, pc	; <UNPREDICTABLE>
     fac:	orrsle	r2, r9, r0, lsl #22
     fb0:	stmdaeq	r1, {r3, r4, r8, ip, sp, lr, pc}
     fb4:	beq	3d4e4 <__snprintf_chk@plt+0x3cab4>
     fb8:	ldrbmi	r4, [r1], -r0, asr #12
     fbc:	stc2l	0, cr15, [ip]
     fc0:	bls	fe43c7e4 <__snprintf_chk@plt+0xfe43bdb4>
     fc4:	blvs	19fcaac <__snprintf_chk@plt+0x19fc07c>
     fc8:	blvc	1c7c64c <__snprintf_chk@plt+0x1c7bc1c>
     fcc:	bleq	63c0d8 <__snprintf_chk@plt+0x63b6a8>
     fd0:	mcr	8, 1, r4, cr8, cr15, {4}
     fd4:	ldrbtmi	r8, [r8], #-2822	; 0xfffff4fa
     fd8:	blls	1fca00 <__snprintf_chk@plt+0x1fbfd0>
     fdc:	ldc	7, cr15, [ip], #1020	; 0x3fc
     fe0:	blvc	1b7c664 <__snprintf_chk@plt+0x1b7bc34>
     fe4:	movwcs	pc, #35753	; 0x8ba9	; <UNPREDICTABLE>
     fe8:	mulcs	r1, sl, r9
     fec:	blx	2521da <__snprintf_chk@plt+0x2517aa>
     ff0:	cdp	3, 2, cr3, cr8, cr10, {0}
     ff4:	vstr	d8, [sp, #28]
     ff8:	vstr	d8, [sp]
     ffc:			; <UNDEFINED> instruction: 0xf0009b02
    1000:	ldc	14, cr14, [pc, #144]	; 1098 <__snprintf_chk@plt+0x668>
    1004:	vcmp.f64	d7, d23
    1008:	vsqrt.f64	d25, d7
    100c:	vpmin.u8	d15, d0, d0
    1010:	mulcs	sl, r3, r0
    1014:			; <UNDEFINED> instruction: 0xf7ff2400
    1018:	ldrb	lr, [r2, #3280]	; 0xcd0
    101c:	ldrbtmi	r4, [r8], #-2190	; 0xfffff772
    1020:	ldc	7, cr15, [sl], {255}	; 0xff
    1024:	eorvc	pc, r9, sp, lsl #17
    1028:	stmibmi	ip, {r2, r3, r4, r5, r6, r8, sl, sp, lr, pc}
    102c:	andeq	pc, r1, #8, 2
    1030:	andls	r4, r0, #56, 12	; 0x3800000
    1034:			; <UNDEFINED> instruction: 0x46434479
    1038:			; <UNDEFINED> instruction: 0xf7ff4642
    103c:	strb	lr, [r6, -r4, asr #25]
    1040:			; <UNDEFINED> instruction: 0xf7ff200a
    1044:			; <UNDEFINED> instruction: 0xe7a4ecba
    1048:			; <UNDEFINED> instruction: 0xf1184985
    104c:			; <UNDEFINED> instruction: 0xf14a0201
    1050:	andls	r0, r2, #0, 6
    1054:	ldrbtmi	r9, [r9], #-771	; 0xfffffcfd
    1058:	ldrbmi	r4, [r3], -r2, asr #12
    105c:	bhi	3b798 <__snprintf_chk@plt+0x3ad68>
    1060:			; <UNDEFINED> instruction: 0xf7ff2001
    1064:			; <UNDEFINED> instruction: 0xe77cecb0
    1068:			; <UNDEFINED> instruction: 0xf7ff200a
    106c:	ldrb	lr, [fp, -r6, lsr #25]
    1070:	stmdaeq	r1, {r3, r8, ip, sp, lr, pc}
    1074:	bpl	fe43c898 <__snprintf_chk@plt+0xfe43be68>
    1078:	mcr	8, 0, r4, cr5, cr10, {3}
    107c:			; <UNDEFINED> instruction: 0xeeb88a90
    1080:	ldrbtmi	r6, [r8], #-2919	; 0xfffff499
    1084:	blvc	10bc708 <__snprintf_chk@plt+0x10bbcd8>
    1088:	blhi	197cb70 <__snprintf_chk@plt+0x197c140>
    108c:	blhi	1bc934 <__snprintf_chk@plt+0x1bbf04>
    1090:	blls	1fcab8 <__snprintf_chk@plt+0x1fc088>
    1094:	stcl	7, cr15, [r0], #-1020	; 0xfffffc04
    1098:	blvc	ffc71c <__snprintf_chk@plt+0xffbcec>
    109c:	movwcs	pc, #35749	; 0x8ba5	; <UNPREDICTABLE>
    10a0:	andcs	r4, r1, r1, ror r9
    10a4:	mcr	4, 1, r4, cr8, cr9, {3}
    10a8:	vstr	d8, [sp, #28]
    10ac:	vstr	d8, [sp]
    10b0:			; <UNDEFINED> instruction: 0xf7ff9b02
    10b4:	ldc	12, cr14, [pc, #544]	; 12dc <__snprintf_chk@plt+0x8ac>
    10b8:	vmov.u16	r7, d4[2]
    10bc:	vsqrt.f64	d25, d7
    10c0:			; <UNDEFINED> instruction: 0xdda6fa10
    10c4:	blvc	e3c748 <__snprintf_chk@plt+0xe3bd18>
    10c8:	stmdbmi	r8!, {r0, sp}^
    10cc:	mcr	4, 4, r4, cr9, cr9, {3}
    10d0:	mrrc	11, 0, r7, r3, cr7
    10d4:			; <UNDEFINED> instruction: 0xf7ff2b17
    10d8:			; <UNDEFINED> instruction: 0xe79aec76
    10dc:	rsbsmi	r9, r6, #20, 18	; 0x50000
    10e0:	tstls	r5, r0, lsr r6
    10e4:	stc	7, cr15, [r0], {255}	; 0xff
    10e8:	strmi	r9, [r2], -r5, lsl #18
    10ec:	ldrbtmi	r4, [r8], #-2144	; 0xfffff7a0
    10f0:	ldc	7, cr15, [sl], {255}	; 0xff
    10f4:			; <UNDEFINED> instruction: 0xf7ff4630
    10f8:			; <UNDEFINED> instruction: 0x4604ec72
    10fc:	blvc	afa970 <__snprintf_chk@plt+0xaf9f40>
    1100:	svceq	0x0030f013
    1104:	blne	7e018 <__snprintf_chk@plt+0x7d5e8>
    1108:			; <UNDEFINED> instruction: 0xf1bbd02f
    110c:	andsle	r0, pc, r1, lsl #30
    1110:	svcge	0x00174a58
    1114:			; <UNDEFINED> instruction: 0xf8cd2350
    1118:	ldrbtmi	fp, [sl], #-4
    111c:	andls	r4, r0, #56, 12	; 0x3800000
    1120:	andcs	r4, r1, #26214400	; 0x1900000
    1124:	stc	7, cr15, [r4], {255}	; 0xff
    1128:			; <UNDEFINED> instruction: 0x463b4953
    112c:	andcs	r4, r1, sl, asr r6
    1130:			; <UNDEFINED> instruction: 0xf7ff4479
    1134:	ldrbt	lr, [ip], r8, asr #24
    1138:	blvc	6fc7bc <__snprintf_chk@plt+0x6fbd8c>
    113c:	stmdbmi	pc, {r0, sp}^	; <UNPREDICTABLE>
    1140:	mcr	4, 4, r4, cr9, cr9, {3}
    1144:	mrrc	11, 0, r7, r3, cr7
    1148:			; <UNDEFINED> instruction: 0xf7ff2b17
    114c:			; <UNDEFINED> instruction: 0xe760ec3c
    1150:	ldrdgt	pc, [ip, -pc]!	; <UNPREDICTABLE>
    1154:	ldrbtmi	sl, [ip], #3863	; 0xf17
    1158:	ldm	ip!, {r2, r3, r4, r5, r9, sl, lr}
    115c:	strgt	r0, [pc], #-15	; 1164 <__snprintf_chk@plt+0x734>
    1160:	muleq	r7, ip, r8
    1164:	eorvc	ip, r2, r3, lsl #8
    1168:			; <UNDEFINED> instruction: 0xf8dfe7de
    116c:	svcge	0x0017c118
    1170:			; <UNDEFINED> instruction: 0x463c44fc
    1174:			; <UNDEFINED> instruction: 0x000fe8bc
    1178:	ldm	ip!, {r0, r1, r2, r3, sl, lr, pc}
    117c:	strgt	r0, [pc], #-15	; 1184 <__snprintf_chk@plt+0x754>
    1180:	muleq	pc, ip, r8	; <UNPREDICTABLE>
    1184:	eorhi	ip, r3, r7, lsl #8
    1188:			; <UNDEFINED> instruction: 0xf7ffe7ce
    118c:	svclt	0x0000ebc8
    1190:	andeq	r0, r0, r0
    1194:	bicmi	ip, sp, r5, ror #26
    1198:	andeq	r0, r0, r0
    119c:	cdpcc	0, 11, cr0, cr0, cr0, {0}
    11a0:	andeq	r0, r0, r0
    11a4:	addsmi	r4, pc, r0
    11a8:	andeq	r0, r0, r0
    11ac:	addmi	r4, pc, r0
    11b0:	strdeq	r2, [r1], -r8
    11b4:	muleq	r0, r0, r0
    11b8:	andeq	r1, r0, r2, lsl #15
    11bc:	andeq	r1, r0, r6, lsr #25
    11c0:	andeq	r2, r1, r4, ror #6
    11c4:	andeq	r1, r0, r8, asr r0
    11c8:	andeq	r1, r0, r0, asr #18
    11cc:	andeq	r1, r0, sl, asr r9
    11d0:	andeq	r1, r0, r8, ror #18
    11d4:	andeq	r1, r0, r0, lsl #11
    11d8:	andeq	r1, r0, ip, lsr r9
    11dc:	muleq	r0, ip, r9
    11e0:	andeq	r1, r0, ip, lsr #27
    11e4:	andeq	r1, r0, ip, lsl #18
    11e8:	andeq	r0, r0, r4, asr pc
    11ec:	andeq	r1, r0, lr, lsr #27
    11f0:			; <UNDEFINED> instruction: 0x00001db2
    11f4:	andeq	r1, r0, r6, ror sp
    11f8:	andeq	r1, r0, r2, ror #17
    11fc:	andeq	r1, r0, sl, lsr r8
    1200:	ldrdeq	r0, [r0], -ip
    1204:	andeq	r1, r0, sl, asr #16
    1208:	andeq	r1, r0, r0, lsl sp
    120c:	andeq	r1, r0, r8, lsl r4
    1210:	andeq	r1, r0, sl, lsl #8
    1214:	andeq	r1, r0, r4, ror #19
    1218:	andeq	r1, r0, lr, lsl ip
    121c:	ldrdeq	r1, [r0], -r2
    1220:	andeq	r1, r0, ip, ror #15
    1224:	andeq	r1, r0, ip, ror #15
    1228:	andeq	r1, r0, ip, asr #16
    122c:	andeq	r1, r0, ip, lsr #15
    1230:	andeq	r1, r0, sl, ror r9
    1234:	muleq	r0, r6, r9
    1238:	andeq	r1, r0, ip, lsl #20
    123c:	andeq	r1, r0, r8, lsr #20
    1240:			; <UNDEFINED> instruction: 0x000017b8
    1244:	andeq	r1, r0, r0, lsl #21
    1248:	andeq	r1, r0, r0, lsr #21
    124c:			; <UNDEFINED> instruction: 0x00001ab4
    1250:	andeq	r1, r0, lr, ror #14
    1254:	andeq	r1, r0, r0, ror #14
    1258:	andeq	r1, r0, sl, ror #14
    125c:			; <UNDEFINED> instruction: 0x000016b8
    1260:	andeq	r1, r0, r6, ror #18
    1264:	andeq	r1, r0, r2, asr #13
    1268:	andeq	r1, r0, r8, lsr #13
    126c:			; <UNDEFINED> instruction: 0x000016b0
    1270:	strdeq	r1, [r0], -r2
    1274:	andeq	r1, r0, r2, lsl #16
    1278:	strdeq	r1, [r0], -ip
    127c:	andeq	r1, r0, ip, lsr r6
    1280:	andeq	r1, r0, sl, lsr #15
    1284:	andeq	r1, r0, r0, ror #14
    1288:	bleq	3d3cc <__snprintf_chk@plt+0x3c99c>
    128c:	cdpeq	0, 0, cr15, cr0, cr15, {2}
    1290:	strbtmi	fp, [sl], -r2, lsl #24
    1294:	strlt	fp, [r1], #-1028	; 0xfffffbfc
    1298:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
    129c:	ldrmi	sl, [sl], #776	; 0x308
    12a0:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
    12a4:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
    12a8:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
    12ac:			; <UNDEFINED> instruction: 0xf85a4b06
    12b0:	stmdami	r6, {r0, r1, ip, sp}
    12b4:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
    12b8:	bl	153f2bc <__snprintf_chk@plt+0x153e88c>
    12bc:	bl	fecbf2c0 <__snprintf_chk@plt+0xfecbe890>
    12c0:	muleq	r1, r4, ip
    12c4:	andeq	r0, r0, r4, lsl #1
    12c8:	muleq	r0, ip, r0
    12cc:	andeq	r0, r0, r0, lsr #1
    12d0:	ldr	r3, [pc, #20]	; 12ec <__snprintf_chk@plt+0x8bc>
    12d4:	ldr	r2, [pc, #20]	; 12f0 <__snprintf_chk@plt+0x8c0>
    12d8:	add	r3, pc, r3
    12dc:	ldr	r2, [r3, r2]
    12e0:	cmp	r2, #0
    12e4:	bxeq	lr
    12e8:	b	970 <__gmon_start__@plt>
    12ec:	andeq	r1, r1, r4, ror ip
    12f0:	muleq	r0, r8, r0
    12f4:	blmi	1d3314 <__snprintf_chk@plt+0x1d28e4>
    12f8:	bmi	1d24e0 <__snprintf_chk@plt+0x1d1ab0>
    12fc:	addmi	r4, r3, #2063597568	; 0x7b000000
    1300:	andle	r4, r3, sl, ror r4
    1304:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    1308:	ldrmi	fp, [r8, -r3, lsl #2]
    130c:	svclt	0x00004770
    1310:	strdeq	r1, [r1], -ip
    1314:	strdeq	r1, [r1], -r8
    1318:	andeq	r1, r1, r0, asr ip
    131c:	andeq	r0, r0, ip, lsl #1
    1320:	stmdbmi	r9, {r3, fp, lr}
    1324:	bmi	25250c <__snprintf_chk@plt+0x251adc>
    1328:	bne	252514 <__snprintf_chk@plt+0x251ae4>
    132c:	svceq	0x00cb447a
    1330:			; <UNDEFINED> instruction: 0x01a1eb03
    1334:	andle	r1, r3, r9, asr #32
    1338:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    133c:	ldrmi	fp, [r8, -r3, lsl #2]
    1340:	svclt	0x00004770
    1344:	ldrdeq	r1, [r1], -r0
    1348:	andeq	r1, r1, ip, asr #27
    134c:	andeq	r1, r1, r4, lsr #24
    1350:	andeq	r0, r0, r4, lsr #1
    1354:	blmi	2ae77c <__snprintf_chk@plt+0x2add4c>
    1358:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
    135c:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
    1360:	blmi	26f914 <__snprintf_chk@plt+0x26eee4>
    1364:	ldrdlt	r5, [r3, -r3]!
    1368:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
    136c:			; <UNDEFINED> instruction: 0xf7ff6818
    1370:			; <UNDEFINED> instruction: 0xf7ffeac4
    1374:	blmi	1c1278 <__snprintf_chk@plt+0x1c0848>
    1378:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    137c:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
    1380:	muleq	r1, sl, sp
    1384:	strdeq	r1, [r1], -r4
    1388:	andeq	r0, r0, r8, lsl #1
    138c:	muleq	r1, r6, ip
    1390:	andeq	r1, r1, sl, ror sp
    1394:	svclt	0x0000e7c4
    1398:	svcmi	0x00f0e92d
    139c:	blmi	feb2d5c0 <__snprintf_chk@plt+0xfeb2cb90>
    13a0:	bmi	feb12c00 <__snprintf_chk@plt+0xfeb121d0>
    13a4:	ldrbtmi	sl, [fp], #-3844	; 0xfffff0fc
    13a8:	blmi	feae5fbc <__snprintf_chk@plt+0xfeae558c>
    13ac:			; <UNDEFINED> instruction: 0xf8df447a
    13b0:	strmi	fp, [r4], -ip, lsr #5
    13b4:	adchi	pc, r8, #14614528	; 0xdf0000
    13b8:	ldmpl	r3, {r0, r2, r3, r9, sl, lr}^
    13bc:			; <UNDEFINED> instruction: 0xf8df44fb
    13c0:	ldrbtmi	sl, [r8], #676	; 0x2a4
    13c4:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    13c8:	movwls	r6, #22555	; 0x581b
    13cc:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    13d0:			; <UNDEFINED> instruction: 0x465b44fa
    13d4:	ldrtmi	r4, [r1], -r2, asr #12
    13d8:	strls	r4, [r0, -r8, lsr #12]
    13dc:	stceq	0, cr15, [r0], {79}	; 0x4f
    13e0:	andsgt	pc, r0, sp, asr #17
    13e4:	b	ff2bf3e8 <__snprintf_chk@plt+0xff2be9b8>
    13e8:			; <UNDEFINED> instruction: 0xf0001c43
    13ec:			; <UNDEFINED> instruction: 0xf1a080ff
    13f0:	bcs	1241cbc <__snprintf_chk@plt+0x124128c>
    13f4:	sbcshi	pc, ip, r0, lsl #4
    13f8:			; <UNDEFINED> instruction: 0xf853a302
    13fc:	ldrmi	r2, [r3], #-34	; 0xffffffde
    1400:	svclt	0x00004718
    1404:	andeq	r0, r0, r7, lsr #3
    1408:	andeq	r0, r0, sp, lsr #3
    140c:	andeq	r0, r0, sp, lsr #3
    1410:	andeq	r0, r0, sp, lsr #3
    1414:	andeq	r0, r0, sp, lsr #3
    1418:	andeq	r0, r0, r9, lsr #2
    141c:	andeq	r0, r0, sp, lsr #3
    1420:	andeq	r0, r0, sp, lsr #3
    1424:	andeq	r0, r0, sp, lsr #3
    1428:	andeq	r0, r0, sp, lsr #3
    142c:	andeq	r0, r0, sp, lsr #3
    1430:	andeq	r0, r0, sp, lsr #3
    1434:	andeq	r0, r0, sp, lsr #3
    1438:	andeq	r0, r0, sp, lsr #3
    143c:	muleq	r0, pc, r1	; <UNPREDICTABLE>
    1440:	andeq	r0, r0, sp, lsr #3
    1444:	andeq	r0, r0, sp, lsr #3
    1448:	andeq	r0, r0, sp, lsr #3
    144c:	andeq	r0, r0, sp, lsr #3
    1450:	andeq	r0, r0, sp, lsr #3
    1454:	andeq	r0, r0, sp, lsr #3
    1458:	andeq	r0, r0, sp, lsr #3
    145c:	andeq	r0, r0, sp, lsr #3
    1460:	muleq	r0, r7, r1
    1464:	andeq	r0, r0, sp, lsr #3
    1468:	andeq	r0, r0, sp, lsr #3
    146c:	andeq	r0, r0, sp, lsr #3
    1470:	andeq	r0, r0, r3, ror #2
    1474:	andeq	r0, r0, sp, lsr #3
    1478:			; <UNDEFINED> instruction: 0xffffffcf
    147c:	andeq	r0, r0, r9, asr #2
    1480:	andeq	r0, r0, sp, lsr #3
    1484:	andeq	r0, r0, sp, lsr #3
    1488:	andeq	r0, r0, r3, asr #2
    148c:	andeq	r0, r0, sp, lsr #3
    1490:	andeq	r0, r0, sp, lsr #3
    1494:	andeq	r0, r0, sp, lsr #3
    1498:	andeq	r0, r0, sp, lsr r1
    149c:	andeq	r0, r0, sp, lsr #3
    14a0:	andeq	r0, r0, sp, lsr #3
    14a4:	andeq	r0, r0, sp, lsr #3
    14a8:	andeq	r0, r0, sp, lsr #3
    14ac:	andeq	r0, r0, sp, lsr #3
    14b0:	andeq	r0, r0, sp, lsr #3
    14b4:	andeq	r0, r0, sp, lsr #3
    14b8:	andeq	r0, r0, sp, lsr #3
    14bc:	andeq	r0, r0, sp, lsr #3
    14c0:	andeq	r0, r0, sp, lsr #3
    14c4:	andeq	r0, r0, sp, lsr #3
    14c8:	andeq	r0, r0, r7, lsr r1
    14cc:	andeq	r0, r0, sp, lsr #3
    14d0:	andeq	r0, r0, sp, lsr #3
    14d4:	andeq	r0, r0, sp, lsr #3
    14d8:	andeq	r0, r0, sp, lsr #3
    14dc:	andeq	r0, r0, sp, lsr #3
    14e0:	muleq	r0, pc, r1	; <UNPREDICTABLE>
    14e4:	andeq	r0, r0, sp, lsr #3
    14e8:	andeq	r0, r0, sp, lsr #3
    14ec:	andeq	r0, r0, sp, lsr #3
    14f0:	andeq	r0, r0, r1, lsr r1
    14f4:	andeq	r0, r0, sp, lsr #3
    14f8:	andeq	r0, r0, sp, lsr #3
    14fc:	andeq	r0, r0, sp, lsr #3
    1500:	andeq	r0, r0, r3, ror #3
    1504:	andeq	r0, r0, sp, lsr #3
    1508:	ldrdeq	r0, [r0], -sp
    150c:	andeq	r0, r0, sp, lsr #3
    1510:	andeq	r0, r0, sp, lsr #3
    1514:	andeq	r0, r0, sp, lsr #3
    1518:	ldrdeq	r0, [r0], -r1
    151c:	andeq	r0, r0, sp, lsr #3
    1520:	andeq	r0, r0, sp, lsr #3
    1524:	andeq	r0, r0, sp, lsr #3
    1528:	andeq	r0, r0, fp, asr #3
    152c:	svceq	0x0000f1b9
    1530:	svcge	0x004ff43f
    1534:	rsbvc	r2, r3, r1, lsl #6
    1538:	movwcs	lr, #5963	; 0x174b
    153c:	strb	r7, [r8, -r3, lsr #32]
    1540:	eorvc	r2, r3, #67108864	; 0x4000000
    1544:	movwcs	lr, #5957	; 0x1745
    1548:	strb	r7, [r2, -r3, lsr #2]
    154c:	movvc	r2, r0
    1550:	blmi	1053e6c <__snprintf_chk@plt+0x105343c>
    1554:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    1558:	blls	15b5c8 <__snprintf_chk@plt+0x15ab98>
    155c:	cmnle	r4, sl, asr r0
    1560:	pop	{r0, r1, r2, ip, sp, pc}
    1564:	blmi	106552c <__snprintf_chk@plt+0x1064afc>
    1568:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    156c:			; <UNDEFINED> instruction: 0xf7ff6818
    1570:			; <UNDEFINED> instruction: 0x460bea30
    1574:			; <UNDEFINED> instruction: 0x46021c59
    1578:			; <UNDEFINED> instruction: 0xf1b2bf08
    157c:	ldrshle	r3, [sl], #-255	; 0xffffff01
    1580:	stmib	r4, {r8, r9, fp, sp}^
    1584:	svclt	0x00082308
    1588:	svccc	0x00fff1b2
    158c:	movwcs	fp, #7972	; 0x1f24
    1590:	stmdbvs	r3!, {r0, r1, r5, r6, ip, sp, lr}^
    1594:	cmnvs	r3, r1, lsl #6
    1598:	stmdbvs	r3!, {r0, r1, r3, r4, r8, r9, sl, sp, lr, pc}
    159c:			; <UNDEFINED> instruction: 0x61233301
    15a0:	stmiavs	r3!, {r0, r1, r2, r4, r8, r9, sl, sp, lr, pc}^
    15a4:	rscvs	r3, r3, r1, lsl #6
    15a8:			; <UNDEFINED> instruction: 0xf109e713
    15ac:	ldr	r0, [r0, -r1, lsl #18]
    15b0:	strmi	r4, [r1], -r2, lsl #12
    15b4:			; <UNDEFINED> instruction: 0xf7ff9803
    15b8:	stmiavs	r3!, {r3, r4, r5, r7, r8, fp, sp, lr, pc}^
    15bc:			; <UNDEFINED> instruction: 0xf47f2b00
    15c0:	stmdami	fp!, {r3, r8, r9, sl, fp, sp, pc}
    15c4:			; <UNDEFINED> instruction: 0xf7ff4478
    15c8:			; <UNDEFINED> instruction: 0x2001e9b0
    15cc:	movwcs	lr, #6080	; 0x17c0
    15d0:	ldrbt	r7, [lr], r3, ror #2
    15d4:	andcs	r6, r1, #2670592	; 0x28c000
    15d8:	ldrmi	r7, [r3], #-482	; 0xfffffe1e
    15dc:	ldrbt	r6, [r8], r3, lsr #3
    15e0:	rscvc	r2, r3, r1, lsl #6
    15e4:	movwcs	lr, #5877	; 0x16f5
    15e8:	ldrbt	r7, [r2], r3, lsr #1
    15ec:			; <UNDEFINED> instruction: 0xf85a4b21
    15f0:	ldmdavs	fp!, {r0, r1, ip, sp, lr}
    15f4:	ble	7120a8 <__snprintf_chk@plt+0x711678>
    15f8:	orrslt	r6, sl, r2, lsr #21
    15fc:	ldrbtmi	r4, [ip], #-3102	; 0xfffff3e2
    1600:			; <UNDEFINED> instruction: 0xf856e007
    1604:	strtmi	r1, [r0], -r3, lsr #32
    1608:	stmib	lr, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    160c:	movwcc	r6, #6203	; 0x183b
    1610:	ldmdavs	fp!, {r0, r1, r3, r4, r5, sp, lr}
    1614:	blle	ffd120c8 <__snprintf_chk@plt+0xffd11698>
    1618:	ldrbtmi	r4, [r8], #-2072	; 0xfffff7e8
    161c:	stmib	r4, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1620:	ldr	r2, [r5, r1]
    1624:	eorcs	pc, r3, r6, asr r8	; <UNPREDICTABLE>
    1628:	adcmi	r3, fp, #67108864	; 0x4000000
    162c:	adcvs	r6, r2, #59	; 0x3b
    1630:	andcs	sp, r0, r4, ror #23
    1634:	ldmdami	r2, {r2, r3, r7, r8, r9, sl, sp, lr, pc}
    1638:			; <UNDEFINED> instruction: 0xf7ff4478
    163c:	ldmdami	r1, {r1, r2, r4, r5, r6, r8, fp, sp, lr, pc}
    1640:			; <UNDEFINED> instruction: 0xf7ff4478
    1644:	andcs	lr, r1, r2, ror r9
    1648:			; <UNDEFINED> instruction: 0xf7ffe782
    164c:	svclt	0x0000e968
    1650:	andeq	r0, r0, r2, lsl #27
    1654:	andeq	r1, r1, r4, lsr #23
    1658:	muleq	r0, r0, r0
    165c:	andeq	r1, r1, r8, asr #24
    1660:	muleq	r0, r2, r8
    1664:	andeq	r1, r1, r0, lsl #23
    1668:	strdeq	r1, [r1], -ip
    166c:	andeq	r0, r0, r8, lsr #1
    1670:	andeq	r0, r0, r0, asr #13
    1674:	muleq	r0, r4, r0
    1678:	andeq	r0, r0, lr, asr #22
    167c:	andeq	r0, r0, sl, ror #12
    1680:	andeq	r0, r0, r0, lsr r6
    1684:	andeq	r0, r0, r4, asr #12
    1688:	svcmi	0x00f0e92d
    168c:	ldmdbmi	r2!, {r0, r1, r2, r3, r9, sl, lr}^
    1690:	blmi	1c8d29c <__snprintf_chk@plt+0x1c8c86c>
    1694:	ldrbtmi	fp, [r9], #-133	; 0xffffff7b
    1698:	ldmdavs	fp, {r0, r1, r3, r6, r7, fp, ip, lr}
    169c:			; <UNDEFINED> instruction: 0xf04f9303
    16a0:	vcgt.u8	d16, d0, d0
    16a4:			; <UNDEFINED> instruction: 0xf8df80a9
    16a8:			; <UNDEFINED> instruction: 0x460681b8
    16ac:			; <UNDEFINED> instruction: 0x91b4f8df
    16b0:	ldrbtmi	r4, [r8], #1557	; 0x615
    16b4:	beq	7d7f8 <__snprintf_chk@plt+0x7cdc8>
    16b8:	strd	r4, [r9], -r9
    16bc:	stmdbcs	r0, {r0, r4, r5, r7, r9, fp, sp, lr}
    16c0:	adcshi	pc, r3, r0, asr #32
    16c4:			; <UNDEFINED> instruction: 0xf10a62b4
    16c8:	ldrbmi	r0, [r7, #-2561]	; 0xfffff5ff
    16cc:	addshi	pc, r4, r0
    16d0:	svcmi	0x0004f855
    16d4:			; <UNDEFINED> instruction: 0xf7ff4620
    16d8:	stmdacs	r0, {r3, r4, r6, r8, fp, sp, lr, pc}
    16dc:	stmdavc	r3!, {r0, r1, r4, r5, r6, r7, ip, lr, pc}
    16e0:	mvnle	r2, sp, lsr #22
    16e4:	bleq	7ddac <__snprintf_chk@plt+0x7d37c>
    16e8:	streq	pc, [r1], #-260	; 0xfffffefc
    16ec:	movwcs	sp, #4331	; 0x10eb
    16f0:	bcc	c5f780 <__snprintf_chk@plt+0xc5ed50>
    16f4:	stmdale	r5!, {r0, r3, r6, r9, fp, sp}^
    16f8:			; <UNDEFINED> instruction: 0xf002e8df
    16fc:	strbtvs	r6, [r4], #-1078	; 0xfffffbca
    1700:	strbtvs	r6, [r4], #-1124	; 0xfffffb9c
    1704:	strbtvs	r6, [r4], #-1124	; 0xfffffb9c
    1708:	strtvs	r6, [r5], #-1124	; 0xfffffb9c
    170c:	strbtvs	r6, [r4], #-1124	; 0xfffffb9c
    1710:	cdpmi	4, 6, cr6, cr4, cr4, {3}
    1714:	strbtvs	r6, [r4], #-1124	; 0xfffffb9c
    1718:	strtvs	r4, [r8], #-100	; 0xffffff9c
    171c:	strbtvs	r3, [r4], #-3684	; 0xfffff19c
    1720:	strbtvs	r6, [r4], #-612	; 0xfffffd9c
    1724:	strbtvs	r6, [r4], #-1124	; 0xfffffb9c
    1728:	strbtvs	r6, [r4], #-1124	; 0xfffffb9c
    172c:	strbtvs	r6, [r4], #-100	; 0xffffff9c
    1730:	strbcs	r6, [r4, #-1124]!	; 0xfffffb9c
    1734:	strbtvs	r6, [r4], #-1124	; 0xfffffb9c
    1738:	strbtpl	r6, [r4], #-1124	; 0xfffffb9c
    173c:	strbtvs	r5, [r4], #-612	; 0xfffffd9c
    1740:	strbtvs	r3, [r4], #-356	; 0xfffffe9c
    1744:	ldmvs	r2!, {r2, r5, r6, r8, r9, sl, fp, sp}^
    1748:	rscsvs	r3, r2, r1, lsl #4
    174c:	blcc	ffffdb80 <__snprintf_chk@plt+0xffffd150>
    1750:			; <UNDEFINED> instruction: 0xf1bb3401
    1754:	stclle	15, cr0, [fp], {0}
    1758:	ldrhvc	lr, [r3, #-117]!	; 0xffffff8b
    175c:	ldmibvs	r2!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    1760:	andcc	r7, r1, #-1073741764	; 0xc000003c
    1764:			; <UNDEFINED> instruction: 0xe7f161b2
    1768:	bcs	d9f8f8 <__snprintf_chk@plt+0xd9eec8>
    176c:	strcc	sp, [r1], #-298	; 0xfffffed6
    1770:	blcc	ffffdba4 <__snprintf_chk@plt+0xffffd174>
    1774:			; <UNDEFINED> instruction: 0xe7e97073
    1778:			; <UNDEFINED> instruction: 0xe7e77133
    177c:	movwcs	r2, #4096	; 0x1000
    1780:	bmi	e5de54 <__snprintf_chk@plt+0xe5d424>
    1784:	ldrbtmi	r4, [sl], #-2869	; 0xfffff4cb
    1788:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    178c:	subsmi	r9, sl, r3, lsl #22
    1790:	andlt	sp, r5, r0, ror #2
    1794:	svchi	0x00f0e8bd
    1798:	andcc	r6, r1, #819200	; 0xc8000
    179c:			; <UNDEFINED> instruction: 0xe7d56132
    17a0:			; <UNDEFINED> instruction: 0xe7d370f3
    17a4:	strtmi	r2, [r1], -r3, lsl #4
    17a8:			; <UNDEFINED> instruction: 0xf7ff4640
    17ac:	stmdblt	r8, {r1, r2, r4, r5, r8, fp, sp, lr, pc}^
    17b0:	strcc	r2, [r2], #-769	; 0xfffffcff
    17b4:	bleq	bde68 <__snprintf_chk@plt+0xbd438>
    17b8:			; <UNDEFINED> instruction: 0xe7c770b3
    17bc:			; <UNDEFINED> instruction: 0xe7c57033
    17c0:			; <UNDEFINED> instruction: 0xe7c37233
    17c4:	strtmi	r2, [r1], -r4, lsl #4
    17c8:			; <UNDEFINED> instruction: 0xf7ff4648
    17cc:			; <UNDEFINED> instruction: 0xb1a8e926
    17d0:	andcs	r4, r4, #2490368	; 0x260000
    17d4:	ldrbtmi	r4, [r8], #-1569	; 0xfffff9df
    17d8:	ldmdb	lr, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    17dc:			; <UNDEFINED> instruction: 0xf43f2800
    17e0:	stmdami	r3!, {r1, r4, r5, r6, r8, r9, sl, fp, sp, pc}
    17e4:	ldrbtmi	r4, [r8], #-1569	; 0xfffff9df
    17e8:	ldm	lr, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    17ec:	ldrbtmi	r4, [r8], #-2081	; 0xfffff7df
    17f0:	ldm	sl, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    17f4:	strb	r2, [r4, r1]
    17f8:	strb	r2, [r2, r0]
    17fc:			; <UNDEFINED> instruction: 0x1d20491e
    1800:	ldrbtmi	r4, [r9], #-1642	; 0xfffff996
    1804:	stmia	ip, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1808:	tstle	r9, r1, lsl #16
    180c:	movwcs	lr, #2525	; 0x9dd
    1810:	blcs	1bddc <__snprintf_chk@plt+0x1b3ac>
    1814:			; <UNDEFINED> instruction: 0xf1b2bf08
    1818:			; <UNDEFINED> instruction: 0xf1013fff
    181c:	svclt	0x00280101
    1820:	stmib	r6, {r4, r5, r6, ip, sp, lr}^
    1824:	cmnvs	r1, r8, lsl #6
    1828:	ldmdami	r4, {r0, r2, r3, r6, r8, r9, sl, sp, lr, pc}
    182c:	ldrbtmi	r4, [r8], #-1570	; 0xfffff9de
    1830:	ldmda	sl!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1834:	ldrbtmi	r4, [r8], #-2066	; 0xfffff7ee
    1838:	ldmda	r6!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    183c:	str	r2, [r0, r1]!
    1840:	ldrbtmi	r4, [r8], #-2064	; 0xfffff7f0
    1844:	stm	r8, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1848:	ldrbtmi	r4, [r8], #-2063	; 0xfffff7f1
    184c:	stmda	ip!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1850:	ldr	r2, [r6, r1]
    1854:	stmda	r2!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1858:			; <UNDEFINED> instruction: 0x000118ba
    185c:	muleq	r0, r0, r0
    1860:			; <UNDEFINED> instruction: 0x00000aba
    1864:	andeq	r0, r0, r4, lsr fp
    1868:	andeq	r1, r1, sl, asr #15
    186c:	andeq	r0, r0, r2, asr #19
    1870:			; <UNDEFINED> instruction: 0x000009ba
    1874:	muleq	r0, r6, r4
    1878:	andeq	r0, r0, lr, ror #18
    187c:	andeq	r0, r0, lr, lsl #19
    1880:	andeq	r0, r0, lr, asr #8
    1884:	andeq	r0, r0, r6, lsr r9
    1888:	andeq	r0, r0, sl, lsr r4
    188c:	smlabbmi	r0, r1, r0, pc	; <UNPREDICTABLE>
    1890:	svclt	0x0000e002
    1894:	movwmi	pc, #131	; 0x83	; <UNPREDICTABLE>
    1898:	b	13eed60 <__snprintf_chk@plt+0x13ee330>
    189c:	b	13c29a8 <__snprintf_chk@plt+0x13c1f78>
    18a0:	b	fe502db4 <__snprintf_chk@plt+0xfe502384>
    18a4:	svclt	0x00080f05
    18a8:	svceq	0x0002ea90
    18ac:	b	1531530 <__snprintf_chk@plt+0x1530b00>
    18b0:	b	15448b8 <__snprintf_chk@plt+0x1543e88>
    18b4:	b	1fc48c4 <__snprintf_chk@plt+0x1fc3e94>
    18b8:	b	1fd8a50 <__snprintf_chk@plt+0x1fd8020>
    18bc:			; <UNDEFINED> instruction: 0xf0005c65
    18c0:	b	13e1c50 <__snprintf_chk@plt+0x13e1220>
    18c4:	bl	ff516a1c <__snprintf_chk@plt+0xff515fec>
    18c8:	svclt	0x00b85555
    18cc:	sfmle	f4, 4, [ip, #-436]	; 0xfffffe4c
    18d0:	b	fe012988 <__snprintf_chk@plt+0xfe011f58>
    18d4:	b	fe0420e4 <__snprintf_chk@plt+0xfe0416b4>
    18d8:	b	fe0824ec <__snprintf_chk@plt+0xfe081abc>
    18dc:	b	fe0c18e4 <__snprintf_chk@plt+0xfe0c0eb4>
    18e0:	b	fe001cec <__snprintf_chk@plt+0xfe0012bc>
    18e4:	b	fe0420f4 <__snprintf_chk@plt+0xfe0416c4>
    18e8:	ldccs	3, cr0, [r6, #-12]!
    18ec:	ldclt	15, cr11, [r0, #-544]!	; 0xfffffde0
    18f0:	svcmi	0x0000f011
    18f4:	tstcc	r1, pc, asr #20
    18f8:	cfstrsne	mvf15, [r0], {79}	; 0x4f
    18fc:	tstcc	r1, ip, asr #20
    1900:	submi	sp, r0, #2
    1904:	cmpeq	r1, r1, ror #22
    1908:	svcmi	0x0000f013
    190c:	movwcc	lr, #14927	; 0x3a4f
    1910:	tstcc	r3, #76, 20	; 0x4c000
    1914:	subsmi	sp, r2, #2
    1918:	movteq	lr, #15203	; 0x3b63
    191c:	svceq	0x0005ea94
    1920:	adchi	pc, r7, r0
    1924:	streq	pc, [r1], #-420	; 0xfffffe5c
    1928:	mcreq	1, 1, pc, cr0, cr5, {6}	; <UNPREDICTABLE>
    192c:	blx	b8568 <__snprintf_chk@plt+0xb7b38>
    1930:	blx	8c0970 <__snprintf_chk@plt+0x8bff40>
    1934:	stmne	r0, {r0, r2, r9, ip, sp, lr, pc}
    1938:	tsteq	r0, r1, asr #2	; <UNPREDICTABLE>
    193c:	vpmax.s8	d15, d14, d3
    1940:	blx	10c7b48 <__snprintf_chk@plt+0x10c7118>
    1944:	cmpmi	r9, r5, lsl #6	; <UNPREDICTABLE>
    1948:			; <UNDEFINED> instruction: 0xf1a5e00e
    194c:			; <UNDEFINED> instruction: 0xf10e0520
    1950:	bcs	451d8 <__snprintf_chk@plt+0x447a8>
    1954:	stc2	10, cr15, [lr], {3}	; <UNPREDICTABLE>
    1958:			; <UNDEFINED> instruction: 0xf04cbf28
    195c:	blx	10c496c <__snprintf_chk@plt+0x10c3f3c>
    1960:	stmiane	r0, {r0, r2, r8, r9, ip, sp, lr, pc}^
    1964:	mvnvc	lr, r1, asr fp
    1968:	strmi	pc, [r0, #-1]
    196c:			; <UNDEFINED> instruction: 0xf04fd507
    1970:			; <UNDEFINED> instruction: 0xf1dc0e00
    1974:	bl	1f8497c <__snprintf_chk@plt+0x1f83f4c>
    1978:	bl	1b81980 <__snprintf_chk@plt+0x1b80f50>
    197c:			; <UNDEFINED> instruction: 0xf5b10101
    1980:	tstle	fp, #128, 30	; 0x200
    1984:	svcne	0x0000f5b1
    1988:	stmdaeq	r9, {r2, r3, r8, r9, ip, lr, pc}^
    198c:	eorseq	lr, r0, pc, asr sl
    1990:			; <UNDEFINED> instruction: 0x0c3cea4f
    1994:	streq	pc, [r1], #-260	; 0xfffffefc
    1998:	subpl	lr, r4, #323584	; 0x4f000
    199c:	svceq	0x0080f512
    19a0:	addshi	pc, sl, r0, lsl #1
    19a4:	svcmi	0x0000f1bc
    19a8:	b	17f15d0 <__snprintf_chk@plt+0x17f0ba0>
    19ac:			; <UNDEFINED> instruction: 0xf1500c50
    19b0:	bl	10419b8 <__snprintf_chk@plt+0x1040f88>
    19b4:	b	1055dcc <__snprintf_chk@plt+0x105539c>
    19b8:	ldflts	f0, [r0, #-20]!	; 0xffffffec
    19bc:	mcrreq	10, 5, lr, ip, cr15
    19c0:	bl	1051ec8 <__snprintf_chk@plt+0x1051498>
    19c4:	stfccs	f0, [r1], {1}
    19c8:			; <UNDEFINED> instruction: 0xf5b1bf28
    19cc:	rscle	r1, r9, #128, 30	; 0x200
    19d0:	svceq	0x0000f091
    19d4:	strmi	fp, [r1], -r4, lsl #30
    19d8:	blx	fec499e0 <__snprintf_chk@plt+0xfec48fb0>
    19dc:	svclt	0x0008f381
    19e0:			; <UNDEFINED> instruction: 0xf1a33320
    19e4:			; <UNDEFINED> instruction: 0xf1b3030b
    19e8:	ble	302270 <__snprintf_chk@plt+0x301840>
    19ec:	sfmle	f3, 4, [r8, #-48]	; 0xffffffd0
    19f0:	ldfeqd	f7, [r4], {2}
    19f4:	andeq	pc, ip, #-2147483600	; 0x80000030
    19f8:			; <UNDEFINED> instruction: 0xf00cfa01
    19fc:			; <UNDEFINED> instruction: 0xf102fa21
    1a00:			; <UNDEFINED> instruction: 0xf102e00c
    1a04:	svclt	0x00d80214
    1a08:	stfeqd	f7, [r0], #-776	; 0xfffffcf8
    1a0c:			; <UNDEFINED> instruction: 0xf102fa01
    1a10:	stc2	10, cr15, [ip], {32}	; <UNPREDICTABLE>
    1a14:	b	107198c <__snprintf_chk@plt+0x1070f5c>
    1a18:	addsmi	r0, r0, ip, lsl #2
    1a1c:	svclt	0x00a21ae4
    1a20:	tstpl	r4, r1, lsl #22
    1a24:	ldclt	3, cr4, [r0, #-164]!	; 0xffffff5c
    1a28:	streq	lr, [r4], #-2671	; 0xfffff591
    1a2c:	ble	710ab0 <__snprintf_chk@plt+0x710080>
    1a30:	cfstrsle	mvf3, [lr], {12}
    1a34:	ldreq	pc, [r4], #-260	; 0xfffffefc
    1a38:	eoreq	pc, r0, #196, 2	; 0x31
    1a3c:			; <UNDEFINED> instruction: 0xf004fa20
    1a40:	vpmax.u8	d15, d2, d1
    1a44:	andeq	lr, r3, r0, asr #20
    1a48:	vpmax.u8	d15, d4, d17
    1a4c:	tsteq	r3, r5, asr #20
    1a50:			; <UNDEFINED> instruction: 0xf1c4bd30
    1a54:			; <UNDEFINED> instruction: 0xf1c4040c
    1a58:	blx	8022e0 <__snprintf_chk@plt+0x8018b0>
    1a5c:	blx	7da6c <__snprintf_chk@plt+0x7d03c>
    1a60:	b	103e678 <__snprintf_chk@plt+0x103dc48>
    1a64:	strtmi	r0, [r9], -r3
    1a68:	blx	870f30 <__snprintf_chk@plt+0x870500>
    1a6c:	strtmi	pc, [r9], -r4
    1a70:			; <UNDEFINED> instruction: 0xf094bd30
    1a74:	vst4.<illegal width 64>	{d0[0],d1[0],d2[0],d3[0]}, [r3], r0
    1a78:	svclt	0x00061380
    1a7c:	orrne	pc, r0, r1, lsl #9
    1a80:	cfstrscc	mvf3, [r1, #-4]
    1a84:	b	1ffb7c4 <__snprintf_chk@plt+0x1ffad94>
    1a88:	svclt	0x00185c64
    1a8c:			; <UNDEFINED> instruction: 0x5c65ea7f
    1a90:	b	fe535b3c <__snprintf_chk@plt+0xfe53510c>
    1a94:	svclt	0x00080f05
    1a98:	svceq	0x0002ea90
    1a9c:	b	1535ab8 <__snprintf_chk@plt+0x1535088>
    1aa0:	svclt	0x00040c00
    1aa4:			; <UNDEFINED> instruction: 0x46104619
    1aa8:	b	fe470f70 <__snprintf_chk@plt+0xfe470540>
    1aac:	svclt	0x001e0f03
    1ab0:	andcs	r2, r0, r0, lsl #2
    1ab4:	b	17f0f7c <__snprintf_chk@plt+0x17f054c>
    1ab8:	tstle	r5, r4, asr ip
    1abc:	cmpmi	r9, r0, asr #32
    1ac0:			; <UNDEFINED> instruction: 0xf041bf28
    1ac4:	ldflts	f4, [r0, #-0]
    1ac8:	streq	pc, [r0], #1300	; 0x514
    1acc:			; <UNDEFINED> instruction: 0xf501bf3c
    1ad0:	ldflts	f1, [r0, #-512]!	; 0xfffffe00
    1ad4:	strmi	pc, [r0, #-1]
    1ad8:	mvnsmi	pc, r5, asr #32
    1adc:	cmneq	r0, r1, asr #8	; <UNPREDICTABLE>
    1ae0:	andeq	pc, r0, pc, asr #32
    1ae4:	b	1ff0fac <__snprintf_chk@plt+0x1ff057c>
    1ae8:	svclt	0x001a5c64
    1aec:			; <UNDEFINED> instruction: 0x46104619
    1af0:			; <UNDEFINED> instruction: 0x5c65ea7f
    1af4:			; <UNDEFINED> instruction: 0x460bbf1c
    1af8:	b	1413308 <__snprintf_chk@plt+0x14128d8>
    1afc:	svclt	0x00063401
    1b00:	strcc	lr, [r3, #-2642]	; 0xfffff5ae
    1b04:	svceq	0x0003ea91
    1b08:	tstcs	r0, r1, asr #8	; <UNPREDICTABLE>
    1b0c:	svclt	0x0000bd30
    1b10:	svceq	0x0000f090
    1b14:	tstcs	r0, r4, lsl #30
    1b18:	ldrlt	r4, [r0, #-1904]!	; 0xfffff890
    1b1c:	strvs	pc, [r0], #1103	; 0x44f
    1b20:	ldrteq	pc, [r2], #-260	; 0xfffffefc	; <UNPREDICTABLE>
    1b24:	streq	pc, [r0, #-79]	; 0xffffffb1
    1b28:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
    1b2c:	svclt	0x0000e750
    1b30:	svceq	0x0000f090
    1b34:	tstcs	r0, r4, lsl #30
    1b38:	ldrlt	r4, [r0, #-1904]!	; 0xfffff890
    1b3c:	strvs	pc, [r0], #1103	; 0x44f
    1b40:	ldrteq	pc, [r2], #-260	; 0xfffffefc	; <UNPREDICTABLE>
    1b44:	strmi	pc, [r0, #-16]
    1b48:	submi	fp, r0, #72, 30	; 0x120
    1b4c:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
    1b50:	svclt	0x0000e73e
    1b54:	b	13c1c64 <__snprintf_chk@plt+0x13c1234>
    1b58:	b	13c22e8 <__snprintf_chk@plt+0x13c18b8>
    1b5c:	b	13c2028 <__snprintf_chk@plt+0x13c15f8>
    1b60:	svclt	0x001f7002
    1b64:	cmnmi	pc, #18	; <UNPREDICTABLE>
    1b68:	svcmi	0x007ff093
    1b6c:	msrpl	SPSR_, r1, lsl #1
    1b70:			; <UNDEFINED> instruction: 0xf0324770
    1b74:	svclt	0x0008427f
    1b78:			; <UNDEFINED> instruction: 0xf0934770
    1b7c:	svclt	0x00044f7f
    1b80:	tstcs	r0, r1, asr #8	; <UNPREDICTABLE>
    1b84:	ldrlt	r4, [r0, #-1904]!	; 0xfffff890
    1b88:	strbtvc	pc, [r0], #-1103	; 0xfffffbb1	; <UNPREDICTABLE>
    1b8c:	strmi	pc, [r0, #-1]
    1b90:	tstmi	r0, r1, lsr #32	; <UNPREDICTABLE>
    1b94:	svclt	0x0000e71c
    1b98:	andeq	lr, r1, #80, 20	; 0x50000
    1b9c:	ldrbmi	fp, [r0, -r8, lsl #30]!
    1ba0:			; <UNDEFINED> instruction: 0xf04fb530
    1ba4:	and	r0, sl, r0, lsl #10
    1ba8:	andeq	lr, r1, #80, 20	; 0x50000
    1bac:	ldrbmi	fp, [r0, -r8, lsl #30]!
    1bb0:			; <UNDEFINED> instruction: 0xf011b530
    1bb4:	strle	r4, [r2, #-1280]	; 0xfffffb00
    1bb8:	bl	18524c0 <__snprintf_chk@plt+0x1851a90>
    1bbc:	vst4.16	{d16,d18,d20,d22}, [pc], r1
    1bc0:			; <UNDEFINED> instruction: 0xf1046480
    1bc4:	b	17c2c94 <__snprintf_chk@plt+0x17c2264>
    1bc8:			; <UNDEFINED> instruction: 0xf43f5c91
    1bcc:			; <UNDEFINED> instruction: 0xf04faed8
    1bd0:	b	17c23e4 <__snprintf_chk@plt+0x17c19b4>
    1bd4:	svclt	0x00180cdc
    1bd8:	b	17ce3ec <__snprintf_chk@plt+0x17cd9bc>
    1bdc:	svclt	0x00180cdc
    1be0:	bl	8e3f4 <__snprintf_chk@plt+0x8d9c4>
    1be4:			; <UNDEFINED> instruction: 0xf1c202dc
    1be8:	blx	2870 <__snprintf_chk@plt+0x1e40>
    1bec:	blx	840c00 <__snprintf_chk@plt+0x8401d0>
    1bf0:	blx	7dc00 <__snprintf_chk@plt+0x7d1d0>
    1bf4:	b	1041408 <__snprintf_chk@plt+0x10409d8>
    1bf8:	blx	841c38 <__snprintf_chk@plt+0x841208>
    1bfc:	ldrmi	pc, [r4], #-258	; 0xfffffefe
    1c00:	svclt	0x0000e6bd
    1c04:	mvnsmi	lr, #737280	; 0xb4000
    1c08:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
    1c0c:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
    1c10:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
    1c14:	mcr	7, 2, pc, cr14, cr14, {7}	; <UNPREDICTABLE>
    1c18:	blne	1d92e14 <__snprintf_chk@plt+0x1d923e4>
    1c1c:	strhle	r1, [sl], -r6
    1c20:	strcs	r3, [r0], #-3332	; 0xfffff2fc
    1c24:	svccc	0x0004f855
    1c28:	strbmi	r3, [sl], -r1, lsl #8
    1c2c:	ldrtmi	r4, [r8], -r1, asr #12
    1c30:	adcmi	r4, r6, #152, 14	; 0x2600000
    1c34:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    1c38:	svclt	0x000083f8
    1c3c:	andeq	r1, r1, r2, lsr r2
    1c40:	andeq	r1, r1, r8, lsr #4
    1c44:	svclt	0x00004770
    1c48:	b	9c4 <__printf_chk@plt>

Disassembly of section .fini:

00001c4c <.fini>:
    1c4c:	push	{r3, lr}
    1c50:	pop	{r3, pc}
