#! /usr/bin/vvp
:ivl_version "0.9.7 " "(v0_9_7)";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x12eac70 .scope module, "cpu_tb" "cpu_tb" 2 30;
 .timescale 0 0;
v0x132c110_0 .var "clk", 0 0;
v0x132c190_0 .var/i "i", 31 0;
S_0x12e6960 .scope module, "mips1" "cpu" 2 37, 3 30, S_0x12eac70;
 .timescale 0 0;
P_0x12b84f8 .param/str "IM_DATA" 3 34, "t0005-branch.hex";
P_0x12b8520 .param/l "NMEM" 3 33, +C4<010000>;
L_0x1332a60 .functor XNOR 1, L_0x1332080, C4<1>, C4<0>, C4<0>;
v0x1328580_0 .net *"_s0", 32 0, L_0x132c210; 1 drivers
v0x1328600_0 .net *"_s150", 0 0, C4<1>; 1 drivers
v0x13286a0_0 .net *"_s152", 0 0, L_0x1332a60; 1 drivers
v0x1328740_0 .net *"_s23", 3 0, L_0x132d2e0; 1 drivers
v0x13287f0_0 .net *"_s25", 25 0, L_0x132d470; 1 drivers
v0x1328890_0 .net *"_s26", 1 0, C4<00>; 1 drivers
v0x1328970_0 .net *"_s3", 0 0, C4<0>; 1 drivers
v0x1328a10_0 .net *"_s31", 0 0, L_0x132d710; 1 drivers
v0x1328ab0_0 .net *"_s32", 15 0, L_0x132d7b0; 1 drivers
v0x1328b50_0 .net *"_s35", 15 0, L_0x132d9b0; 1 drivers
v0x1328c50_0 .net *"_s4", 32 0, C4<000000000000000000000000000000100>; 1 drivers
v0x1328cf0_0 .net *"_s53", 29 0, L_0x132e530; 1 drivers
v0x1328d90_0 .net *"_s54", 1 0, C4<00>; 1 drivers
v0x1328e30_0 .net *"_s6", 32 0, L_0x132c7e0; 1 drivers
v0x1328f50_0 .net "aluctl", 3 0, v0x1322860_0; 1 drivers
v0x1328fd0_0 .net "aluop", 1 0, v0x13248a0_0; 1 drivers
v0x1328eb0_0 .net "aluop_s3", 1 0, L_0x132ee50; 1 drivers
v0x13290e0_0 .net "alurslt", 31 0, v0x13223c0_0; 1 drivers
v0x1329200_0 .net "alurslt_s4", 31 0, L_0x132fe40; 1 drivers
v0x1329280_0 .net "alurslt_s5", 31 0, v0x131d540_0; 1 drivers
v0x1329160_0 .net "alusrc", 0 0, v0x1324960_0; 1 drivers
v0x13293e0_0 .net "alusrc_data2", 31 0, L_0x132fda0; 1 drivers
v0x1329330_0 .net "alusrc_s3", 0 0, L_0x132f070; 1 drivers
v0x1329520_0 .net "baddr_s2", 31 0, L_0x132e470; 1 drivers
v0x1329460_0 .net "baddr_s3", 31 0, v0x1323d30_0; 1 drivers
v0x13296c0_0 .net "baddr_s4", 31 0, v0x131f370_0; 1 drivers
v0x13295a0_0 .net "branch_eq_s2", 0 0, v0x1324a00_0; 1 drivers
v0x1329820_0 .net "branch_eq_s3", 0 0, L_0x132f210; 1 drivers
v0x1329740_0 .net "branch_eq_s4", 0 0, L_0x1331ef0; 1 drivers
v0x1329990_0 .net "branch_ne_s2", 0 0, v0x1324aa0_0; 1 drivers
v0x13298a0_0 .net "branch_ne_s3", 0 0, L_0x132f530; 1 drivers
v0x1329b10_0 .net "branch_ne_s4", 0 0, L_0x1331c50; 1 drivers
v0x1329a10_0 .net "clk", 0 0, v0x132c110_0; 1 drivers
v0x1329a90_0 .net "data1", 31 0, v0x1326a70_0; 1 drivers
v0x1329cb0_0 .net "data1_s3", 31 0, L_0x132e000; 1 drivers
v0x1329d30_0 .net "data2", 31 0, v0x1326b30_0; 1 drivers
v0x1329b90_0 .net "data2_s3", 31 0, L_0x132e140; 1 drivers
v0x1329c10_0 .net "data2_s4", 31 0, v0x1320230_0; 1 drivers
v0x1329ef0_0 .var "flush_s1", 0 0;
v0x1329fc0_0 .var "flush_s2", 0 0;
v0x1323f80_0 .var "flush_s3", 0 0;
v0x132a190_0 .var "forward_a", 1 0;
v0x132a040_0 .var "forward_b", 1 0;
v0x132a0c0_0 .net "funct", 5 0, L_0x132fc60; 1 drivers
v0x132a380_0 .var "fw_data1_s3", 31 0;
v0x132a400_0 .var "fw_data2_s3", 31 0;
v0x132a210_0 .net "imm", 15 0, L_0x132d1a0; 1 drivers
v0x132a290_0 .net "inst", 31 0, L_0x132ccf0; 1 drivers
v0x132a610_0 .net "inst_s2", 31 0, v0x1327a60_0; 1 drivers
v0x132a690_0 .net "jaddr_s2", 31 0, L_0x132d620; 1 drivers
v0x132a480_0 .net "jaddr_s3", 31 0, v0x13232d0_0; 1 drivers
v0x132a550_0 .net "jaddr_s4", 31 0, v0x131ea20_0; 1 drivers
v0x132a8c0_0 .net "jump_s2", 0 0, v0x1324b50_0; 1 drivers
v0x132a990_0 .net "jump_s3", 0 0, v0x1323730_0; 1 drivers
v0x132a760_0 .net "jump_s4", 0 0, v0x131eed0_0; 1 drivers
v0x132a7e0_0 .net "memread", 0 0, v0x1324c00_0; 1 drivers
v0x132abe0_0 .net "memread_s3", 0 0, L_0x132ed60; 1 drivers
v0x132ac60_0 .net "memread_s4", 0 0, L_0x132fad0; 1 drivers
v0x132aa10_0 .net "memtoreg", 0 0, v0x1324cc0_0; 1 drivers
v0x132aac0_0 .net "memtoreg_s3", 0 0, L_0x132ef40; 1 drivers
v0x132ab40_0 .net "memtoreg_s4", 0 0, L_0x132f5d0; 1 drivers
v0x132aed0_0 .net "memtoreg_s5", 0 0, L_0x1332080; 1 drivers
v0x132ace0_0 .net "memwrite", 0 0, v0x1324d60_0; 1 drivers
v0x132ad90_0 .net "memwrite_s3", 0 0, L_0x132ec80; 1 drivers
v0x132ae10_0 .net "memwrite_s4", 0 0, L_0x132f990; 1 drivers
v0x132b160_0 .net "opcode", 5 0, L_0x132cda0; 1 drivers
v0x132af50_0 .var "pc", 31 0;
v0x132b000_0 .net "pc4", 31 0, L_0x132ca20; 1 drivers
v0x132b0b0_0 .net "pc4_s2", 31 0, v0x13284d0_0; 1 drivers
v0x132b410_0 .net "pc4_s3", 31 0, v0x13253a0_0; 1 drivers
v0x132b1e0_0 .var "pcsrc", 0 0;
v0x132b260_0 .net "rd", 4 0, L_0x132d100; 1 drivers
v0x132b2e0_0 .net "rd_s3", 4 0, L_0x132e380; 1 drivers
v0x132b360_0 .net "rdata", 31 0, L_0x1332350; 1 drivers
v0x132b740_0 .net "rdata_s5", 31 0, v0x131da50_0; 1 drivers
v0x132b7c0_0 .net "regdst", 0 0, v0x1324ea0_0; 1 drivers
v0x132b490_0 .net "regdst_s3", 0 0, L_0x132e780; 1 drivers
v0x132b510_0 .net "regwrite", 0 0, v0x1324f40_0; 1 drivers
v0x132b590_0 .net "regwrite_s3", 0 0, L_0x132f170; 1 drivers
v0x132b610_0 .net "regwrite_s4", 0 0, L_0x132f8f0; 1 drivers
v0x132bad0_0 .net "regwrite_s5", 0 0, L_0x1331f90; 1 drivers
v0x132bb50_0 .net "rs", 4 0, L_0x132cee0; 1 drivers
v0x132b890_0 .net "rs_s3", 4 0, v0x1326600_0; 1 drivers
v0x132b910_0 .net "rt", 4 0, L_0x132cf80; 1 drivers
v0x132b990_0 .net "rt_s3", 4 0, L_0x132e0a0; 1 drivers
v0x132ba10_0 .net "seimm", 31 0, L_0x132dce0; 1 drivers
v0x132be90_0 .net "seimm_s3", 31 0, v0x1325c50_0; 1 drivers
v0x132bf40_0 .net "seimm_sl2", 31 0, L_0x132e640; 1 drivers
v0x132bbd0_0 .net "shamt", 4 0, L_0x132d240; 1 drivers
v0x132bc50_0 .var "stall_s1_s2", 0 0;
v0x1326050_0 .net "wrdata_s5", 31 0, L_0x1332b60; 1 drivers
v0x132bde0_0 .net "wrreg", 4 0, L_0x1331b00; 1 drivers
v0x132c2b0_0 .net "wrreg_s4", 4 0, v0x131fda0_0; 1 drivers
v0x132c330_0 .net "wrreg_s5", 4 0, v0x131d070_0; 1 drivers
v0x132bfc0_0 .net "zero_s3", 0 0, L_0x132fff0; 1 drivers
v0x132c090_0 .net "zero_s4", 0 0, v0x1320b80_0; 1 drivers
E_0x12d87c0 .event edge, v0x132abe0_0, v0x13273f0_0, v0x132b990_0, v0x1326550_0;
E_0x12de4f0/0 .event edge, v0x132b610_0, v0x131cfc0_0, v0x1326600_0, v0x1327470_0;
E_0x12de4f0/1 .event edge, v0x131d070_0, v0x132b990_0;
E_0x12de4f0 .event/or E_0x12de4f0/0, E_0x12de4f0/1;
E_0x12df7a0 .event edge, v0x1320b80_0, v0x1329740_0, v0x1329b10_0;
E_0x12e0690 .event edge, v0x132a040_0, v0x131d490_0, v0x1327510_0, v0x1329b90_0;
E_0x12e62c0 .event edge, v0x132a190_0, v0x131d490_0, v0x1327510_0, v0x1329cb0_0;
E_0x12e8b40 .event edge, v0x132b1e0_0, v0x131eed0_0;
L_0x132c210 .concat [ 32 1 0 0], v0x132af50_0, C4<0>;
L_0x132c7e0 .arith/sum 33, L_0x132c210, C4<000000000000000000000000000000100>;
L_0x132ca20 .part L_0x132c7e0, 0, 32;
L_0x132cda0 .part v0x1327a60_0, 26, 6;
L_0x132cee0 .part v0x1327a60_0, 21, 5;
L_0x132cf80 .part v0x1327a60_0, 16, 5;
L_0x132d100 .part v0x1327a60_0, 11, 5;
L_0x132d1a0 .part v0x1327a60_0, 0, 16;
L_0x132d240 .part v0x1327a60_0, 6, 5;
L_0x132d2e0 .part v0x132af50_0, 28, 4;
L_0x132d470 .part v0x1327a60_0, 0, 26;
L_0x132d620 .concat [ 2 26 4 0], C4<00>, L_0x132d470, L_0x132d2e0;
L_0x132d710 .part v0x1327a60_0, 15, 1;
LS_0x132d7b0_0_0 .concat [ 1 1 1 1], L_0x132d710, L_0x132d710, L_0x132d710, L_0x132d710;
LS_0x132d7b0_0_4 .concat [ 1 1 1 1], L_0x132d710, L_0x132d710, L_0x132d710, L_0x132d710;
LS_0x132d7b0_0_8 .concat [ 1 1 1 1], L_0x132d710, L_0x132d710, L_0x132d710, L_0x132d710;
LS_0x132d7b0_0_12 .concat [ 1 1 1 1], L_0x132d710, L_0x132d710, L_0x132d710, L_0x132d710;
L_0x132d7b0 .concat [ 4 4 4 4], LS_0x132d7b0_0_0, LS_0x132d7b0_0_4, LS_0x132d7b0_0_8, LS_0x132d7b0_0_12;
L_0x132d9b0 .part v0x1327a60_0, 0, 16;
L_0x132dce0 .concat [ 16 16 0 0], L_0x132d9b0, L_0x132d7b0;
L_0x132df60 .concat [ 32 32 0 0], v0x1326b30_0, v0x1326a70_0;
L_0x132e000 .part v0x1326160_0, 32, 32;
L_0x132e140 .part v0x1326160_0, 0, 32;
L_0x132e1e0 .concat [ 5 5 0 0], L_0x132d100, L_0x132cf80;
L_0x132e0a0 .part v0x13257d0_0, 5, 5;
L_0x132e380 .part v0x13257d0_0, 0, 5;
L_0x132e530 .part L_0x132dce0, 0, 30;
L_0x132e640 .concat [ 2 30 0 0], C4<00>, L_0x132e530;
L_0x132e470 .arith/sum 32, v0x13284d0_0, L_0x132e640;
LS_0x132e960_0_0 .concat [ 1 1 2 1], v0x1324960_0, v0x1324f40_0, v0x13248a0_0, v0x1324cc0_0;
LS_0x132e960_0_4 .concat [ 1 1 1 0], v0x1324d60_0, v0x1324c00_0, v0x1324ea0_0;
L_0x132e960 .concat [ 5 3 0 0], LS_0x132e960_0_0, LS_0x132e960_0_4;
L_0x132e780 .part v0x13246a0_0, 7, 1;
L_0x132ed60 .part v0x13246a0_0, 6, 1;
L_0x132ec80 .part v0x13246a0_0, 5, 1;
L_0x132ef40 .part v0x13246a0_0, 4, 1;
L_0x132ee50 .part v0x13246a0_0, 2, 2;
L_0x132f170 .part v0x13246a0_0, 1, 1;
L_0x132f070 .part v0x13246a0_0, 0, 1;
L_0x132f320 .concat [ 1 1 0 0], v0x1324aa0_0, v0x1324a00_0;
L_0x132f210 .part v0x13241e0_0, 1, 1;
L_0x132f530 .part v0x13241e0_0, 0, 1;
L_0x132f700 .concat [ 1 1 1 1], L_0x132ec80, L_0x132ed60, L_0x132ef40, L_0x132f170;
L_0x132f8f0 .part v0x1322e20_0, 3, 1;
L_0x132f5d0 .part v0x1322e20_0, 2, 1;
L_0x132fad0 .part v0x1322e20_0, 1, 1;
L_0x132f990 .part v0x1322e20_0, 0, 1;
L_0x132fda0 .functor MUXZ 32, v0x132a400_0, v0x1325c50_0, L_0x132f070, C4<>;
L_0x132fc60 .part v0x1325c50_0, 0, 6;
L_0x1331bb0 .concat [ 32 0 0 0], v0x13223c0_0;
L_0x132fe40 .part v0x13206c0_0, 0, 32;
L_0x1331b00 .functor MUXZ 5, L_0x132e0a0, L_0x132e380, L_0x132e780, C4<>;
L_0x132fee0 .concat [ 1 1 0 0], L_0x132f530, L_0x132f210;
L_0x1331ef0 .part v0x131f870_0, 1, 1;
L_0x1331c50 .part v0x131f870_0, 0, 1;
L_0x1331d70 .concat [ 1 1 0 0], L_0x132f5d0, L_0x132f8f0;
L_0x1331f90 .part v0x131e560_0, 1, 1;
L_0x1332080 .part v0x131e560_0, 0, 1;
L_0x1332650 .part L_0x132fe40, 2, 7;
L_0x1332b60 .functor MUXZ 32, v0x131d540_0, v0x131da50_0, L_0x1332a60, C4<>;
S_0x1328130 .scope module, "regr_pc4_s2" "regr" 3 100, 4 31, S_0x12e6960;
 .timescale 0 0;
P_0x1328228 .param/l "N" 4 38, +C4<0100000>;
v0x13282a0_0 .net "clear", 0 0, v0x1329ef0_0; 1 drivers
v0x1328320_0 .alias "clk", 0 0, v0x1329a10_0;
v0x13283a0_0 .net "hold", 0 0, v0x132bc50_0; 1 drivers
v0x1328420_0 .alias "in", 31 0, v0x132b000_0;
v0x13284d0_0 .var "out", 31 0;
S_0x1327b00 .scope module, "im1" "im" 3 108, 5 24, S_0x12e6960;
 .timescale 0 0;
P_0x1327bf8 .param/str "IM_DATA" 5 31, "t0005-branch.hex";
P_0x1327c20 .param/l "NMEM" 5 29, +C4<010000>;
L_0x132ccf0 .functor BUFZ 32, L_0x132cb60, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1327dd0_0 .net *"_s0", 31 0, L_0x132cb60; 1 drivers
v0x1327e70_0 .net *"_s3", 6 0, L_0x132cc00; 1 drivers
v0x1327f10_0 .net "addr", 31 0, v0x132af50_0; 1 drivers
v0x1327fb0_0 .alias "clk", 0 0, v0x1329a10_0;
v0x1328030_0 .alias "data", 31 0, v0x132a290_0;
v0x13280b0 .array "mem", 127 0, 31 0;
L_0x132cb60 .array/port v0x13280b0, L_0x132cc00;
L_0x132cc00 .part v0x132af50_0, 2, 7;
S_0x13276c0 .scope module, "regr_im_s2" "regr" 3 109, 4 31, S_0x12e6960;
 .timescale 0 0;
P_0x1326e28 .param/l "N" 4 38, +C4<0100000>;
v0x1327820_0 .alias "clear", 0 0, v0x13282a0_0;
v0x13278e0_0 .alias "clk", 0 0, v0x1329a10_0;
v0x1327960_0 .alias "hold", 0 0, v0x13283a0_0;
v0x13279e0_0 .alias "in", 31 0, v0x132a290_0;
v0x1327a60_0 .var "out", 31 0;
S_0x13266a0 .scope module, "regm1" "regm" 3 138, 6 27, S_0x12e6960;
 .timescale 0 0;
v0x1326a70_0 .var "_data1", 31 0;
v0x1326b30_0 .var "_data2", 31 0;
v0x1326bd0_0 .alias "clk", 0 0, v0x1329a10_0;
v0x1326c50_0 .alias "data1", 31 0, v0x1329a90_0;
v0x1326d00_0 .alias "data2", 31 0, v0x1329d30_0;
v0x1326da0 .array "mem", 31 0, 31 0;
v0x1327370_0 .alias "read1", 4 0, v0x132bb50_0;
v0x13273f0_0 .alias "read2", 4 0, v0x132b910_0;
v0x1327470_0 .alias "regwrite", 0 0, v0x132bad0_0;
v0x1327510_0 .alias "wrdata", 31 0, v0x1326050_0;
v0x1327610_0 .alias "wrreg", 4 0, v0x132c330_0;
E_0x1326790/0 .event edge, v0x13273f0_0, v0x131d070_0, v0x1327470_0, v0x1327510_0;
v0x1326da0_0 .array/port v0x1326da0, 0;
v0x1326da0_1 .array/port v0x1326da0, 1;
v0x1326da0_2 .array/port v0x1326da0, 2;
v0x1326da0_3 .array/port v0x1326da0, 3;
E_0x1326790/1 .event edge, v0x1326da0_0, v0x1326da0_1, v0x1326da0_2, v0x1326da0_3;
v0x1326da0_4 .array/port v0x1326da0, 4;
v0x1326da0_5 .array/port v0x1326da0, 5;
v0x1326da0_6 .array/port v0x1326da0, 6;
v0x1326da0_7 .array/port v0x1326da0, 7;
E_0x1326790/2 .event edge, v0x1326da0_4, v0x1326da0_5, v0x1326da0_6, v0x1326da0_7;
v0x1326da0_8 .array/port v0x1326da0, 8;
v0x1326da0_9 .array/port v0x1326da0, 9;
v0x1326da0_10 .array/port v0x1326da0, 10;
v0x1326da0_11 .array/port v0x1326da0, 11;
E_0x1326790/3 .event edge, v0x1326da0_8, v0x1326da0_9, v0x1326da0_10, v0x1326da0_11;
v0x1326da0_12 .array/port v0x1326da0, 12;
v0x1326da0_13 .array/port v0x1326da0, 13;
v0x1326da0_14 .array/port v0x1326da0, 14;
v0x1326da0_15 .array/port v0x1326da0, 15;
E_0x1326790/4 .event edge, v0x1326da0_12, v0x1326da0_13, v0x1326da0_14, v0x1326da0_15;
v0x1326da0_16 .array/port v0x1326da0, 16;
v0x1326da0_17 .array/port v0x1326da0, 17;
v0x1326da0_18 .array/port v0x1326da0, 18;
v0x1326da0_19 .array/port v0x1326da0, 19;
E_0x1326790/5 .event edge, v0x1326da0_16, v0x1326da0_17, v0x1326da0_18, v0x1326da0_19;
v0x1326da0_20 .array/port v0x1326da0, 20;
v0x1326da0_21 .array/port v0x1326da0, 21;
v0x1326da0_22 .array/port v0x1326da0, 22;
v0x1326da0_23 .array/port v0x1326da0, 23;
E_0x1326790/6 .event edge, v0x1326da0_20, v0x1326da0_21, v0x1326da0_22, v0x1326da0_23;
v0x1326da0_24 .array/port v0x1326da0, 24;
v0x1326da0_25 .array/port v0x1326da0, 25;
v0x1326da0_26 .array/port v0x1326da0, 26;
v0x1326da0_27 .array/port v0x1326da0, 27;
E_0x1326790/7 .event edge, v0x1326da0_24, v0x1326da0_25, v0x1326da0_26, v0x1326da0_27;
v0x1326da0_28 .array/port v0x1326da0, 28;
v0x1326da0_29 .array/port v0x1326da0, 29;
v0x1326da0_30 .array/port v0x1326da0, 30;
v0x1326da0_31 .array/port v0x1326da0, 31;
E_0x1326790/8 .event edge, v0x1326da0_28, v0x1326da0_29, v0x1326da0_30, v0x1326da0_31;
E_0x1326790 .event/or E_0x1326790/0, E_0x1326790/1, E_0x1326790/2, E_0x1326790/3, E_0x1326790/4, E_0x1326790/5, E_0x1326790/6, E_0x1326790/7, E_0x1326790/8;
E_0x1326910/0 .event edge, v0x1326550_0, v0x131d070_0, v0x1327470_0, v0x1327510_0;
E_0x1326910/1 .event edge, v0x1326da0_0, v0x1326da0_1, v0x1326da0_2, v0x1326da0_3;
E_0x1326910/2 .event edge, v0x1326da0_4, v0x1326da0_5, v0x1326da0_6, v0x1326da0_7;
E_0x1326910/3 .event edge, v0x1326da0_8, v0x1326da0_9, v0x1326da0_10, v0x1326da0_11;
E_0x1326910/4 .event edge, v0x1326da0_12, v0x1326da0_13, v0x1326da0_14, v0x1326da0_15;
E_0x1326910/5 .event edge, v0x1326da0_16, v0x1326da0_17, v0x1326da0_18, v0x1326da0_19;
E_0x1326910/6 .event edge, v0x1326da0_20, v0x1326da0_21, v0x1326da0_22, v0x1326da0_23;
E_0x1326910/7 .event edge, v0x1326da0_24, v0x1326da0_25, v0x1326da0_26, v0x1326da0_27;
E_0x1326910/8 .event edge, v0x1326da0_28, v0x1326da0_29, v0x1326da0_30, v0x1326da0_31;
E_0x1326910 .event/or E_0x1326910/0, E_0x1326910/1, E_0x1326910/2, E_0x1326910/3, E_0x1326910/4, E_0x1326910/5, E_0x1326910/6, E_0x1326910/7, E_0x1326910/8;
S_0x1326200 .scope module, "regr_s2_rs" "regr" 3 145, 4 31, S_0x12e6960;
 .timescale 0 0;
P_0x13262f8 .param/l "N" 4 38, +C4<0101>;
v0x13263b0_0 .net "clear", 0 0, C4<0>; 1 drivers
v0x1326450_0 .alias "clk", 0 0, v0x1329a10_0;
v0x13264d0_0 .alias "hold", 0 0, v0x13283a0_0;
v0x1326550_0 .alias "in", 4 0, v0x132bb50_0;
v0x1326600_0 .var "out", 4 0;
S_0x1325cf0 .scope module, "reg_s2_mem" "regr" 3 150, 4 31, S_0x12e6960;
 .timescale 0 0;
P_0x1325de8 .param/l "N" 4 38, +C4<01000000>;
v0x1325eb0_0 .net "clear", 0 0, v0x1329fc0_0; 1 drivers
v0x1325f50_0 .alias "clk", 0 0, v0x1329a10_0;
v0x1325fd0_0 .alias "hold", 0 0, v0x13283a0_0;
v0x13260e0_0 .net "in", 63 0, L_0x132df60; 1 drivers
v0x1326160_0 .var "out", 63 0;
S_0x1325870 .scope module, "reg_s2_seimm" "regr" 3 158, 4 31, S_0x12e6960;
 .timescale 0 0;
P_0x1325968 .param/l "N" 4 38, +C4<0100000>;
v0x1325a30_0 .alias "clear", 0 0, v0x1325eb0_0;
v0x1325ad0_0 .alias "clk", 0 0, v0x1329a10_0;
v0x1325b50_0 .alias "hold", 0 0, v0x13283a0_0;
v0x1325bd0_0 .alias "in", 31 0, v0x132ba10_0;
v0x1325c50_0 .var "out", 31 0;
S_0x1325420 .scope module, "reg_s2_rt_rd" "regr" 3 160, 4 31, S_0x12e6960;
 .timescale 0 0;
P_0x1325518 .param/l "N" 4 38, +C4<01010>;
v0x13255d0_0 .alias "clear", 0 0, v0x1325eb0_0;
v0x1325650_0 .alias "clk", 0 0, v0x1329a10_0;
v0x13256d0_0 .alias "hold", 0 0, v0x13283a0_0;
v0x1325750_0 .net "in", 9 0, L_0x132e1e0; 1 drivers
v0x13257d0_0 .var "out", 9 0;
S_0x1324fe0 .scope module, "reg_pc4_s2" "regr" 3 165, 4 31, S_0x12e6960;
 .timescale 0 0;
P_0x1324c88 .param/l "N" 4 38, +C4<0100000>;
v0x1325130_0 .net "clear", 0 0, C4<0>; 1 drivers
v0x13251f0_0 .alias "clk", 0 0, v0x1329a10_0;
v0x1325270_0 .alias "hold", 0 0, v0x13283a0_0;
v0x13252f0_0 .alias "in", 31 0, v0x132b0b0_0;
v0x13253a0_0 .var "out", 31 0;
S_0x1324740 .scope module, "ctl1" "control" 3 180, 7 4, S_0x12e6960;
 .timescale 0 0;
v0x13248a0_0 .var "aluop", 1 0;
v0x1324960_0 .var "alusrc", 0 0;
v0x1324a00_0 .var "branch_eq", 0 0;
v0x1324aa0_0 .var "branch_ne", 0 0;
v0x1324b50_0 .var "jump", 0 0;
v0x1324c00_0 .var "memread", 0 0;
v0x1324cc0_0 .var "memtoreg", 0 0;
v0x1324d60_0 .var "memwrite", 0 0;
v0x1324e00_0 .alias "opcode", 5 0, v0x132b160_0;
v0x1324ea0_0 .var "regdst", 0 0;
v0x1324f40_0 .var "regwrite", 0 0;
E_0x1324830 .event edge, v0x1324e00_0;
S_0x1324280 .scope module, "reg_s2_control" "regr" 3 204, 4 31, S_0x12e6960;
 .timescale 0 0;
P_0x1324378 .param/l "N" 4 38, +C4<01000>;
v0x1324430_0 .alias "clear", 0 0, v0x13283a0_0;
v0x13244d0_0 .alias "clk", 0 0, v0x1329a10_0;
v0x1324550_0 .net "hold", 0 0, C4<0>; 1 drivers
v0x13245f0_0 .net "in", 7 0, L_0x132e960; 1 drivers
v0x13246a0_0 .var "out", 7 0;
S_0x1323db0 .scope module, "branch_s2_s3" "regr" 3 211, 4 31, S_0x12e6960;
 .timescale 0 0;
P_0x131f798 .param/l "N" 4 38, +C4<010>;
v0x1323f00_0 .alias "clear", 0 0, v0x1325eb0_0;
v0x1324010_0 .alias "clk", 0 0, v0x1329a10_0;
v0x1324090_0 .net "hold", 0 0, C4<0>; 1 drivers
v0x1324130_0 .net "in", 1 0, L_0x132f320; 1 drivers
v0x13241e0_0 .var "out", 1 0;
S_0x13237e0 .scope module, "baddr_s2_s3" "regr" 3 216, 4 31, S_0x12e6960;
 .timescale 0 0;
P_0x13238d8 .param/l "N" 4 38, +C4<0100000>;
v0x1323980_0 .alias "clear", 0 0, v0x1325eb0_0;
v0x1323a20_0 .alias "clk", 0 0, v0x1329a10_0;
v0x131f6c0_0 .net "hold", 0 0, C4<0>; 1 drivers
v0x1323cb0_0 .alias "in", 31 0, v0x1329520_0;
v0x1323d30_0 .var "out", 31 0;
S_0x1323380 .scope module, "reg_jump_s3" "regr" 3 220, 4 31, S_0x12e6960;
 .timescale 0 0;
P_0x1323478 .param/l "N" 4 38, +C4<01>;
v0x1323510_0 .alias "clear", 0 0, v0x1325eb0_0;
v0x1323590_0 .alias "clk", 0 0, v0x1329a10_0;
v0x1323610_0 .net "hold", 0 0, C4<0>; 1 drivers
v0x13236b0_0 .alias "in", 0 0, v0x132a8c0_0;
v0x1323730_0 .var "out", 0 0;
S_0x1322ec0 .scope module, "reg_jaddr_s3" "regr" 3 225, 4 31, S_0x12e6960;
 .timescale 0 0;
P_0x1322fb8 .param/l "N" 4 38, +C4<0100000>;
v0x1323080_0 .alias "clear", 0 0, v0x1325eb0_0;
v0x1323120_0 .alias "clk", 0 0, v0x1329a10_0;
v0x13231a0_0 .net "hold", 0 0, C4<0>; 1 drivers
v0x1323220_0 .alias "in", 31 0, v0x132a690_0;
v0x13232d0_0 .var "out", 31 0;
S_0x1322a40 .scope module, "reg_s3" "regr" 3 236, 4 31, S_0x12e6960;
 .timescale 0 0;
P_0x1321178 .param/l "N" 4 38, +C4<0100>;
v0x1322bb0_0 .alias "clear", 0 0, v0x1325eb0_0;
v0x1322c50_0 .alias "clk", 0 0, v0x1329a10_0;
v0x1322cd0_0 .net "hold", 0 0, C4<0>; 1 drivers
v0x1322d70_0 .net "in", 3 0, L_0x132f700; 1 drivers
v0x1322e20_0 .var "out", 3 0;
S_0x13226f0 .scope module, "alu_ctl1" "alu_control" 3 250, 8 4, S_0x12e6960;
 .timescale 0 0;
v0x13227e0_0 .var "_funct", 3 0;
v0x1322860_0 .var "aluctl", 3 0;
v0x1322910_0 .alias "aluop", 1 0, v0x1328eb0_0;
v0x1322990_0 .alias "funct", 5 0, v0x132a0c0_0;
E_0x1322360 .event edge, v0x1322910_0, v0x13227e0_0;
E_0x13224c0 .event edge, v0x1322990_0;
S_0x1320c20 .scope module, "alu1" "alu" 3 261, 9 6, S_0x12e6960;
 .timescale 0 0;
L_0x132f410 .functor XNOR 1, L_0x13303c0, L_0x13304f0, C4<0>, C4<0>;
L_0x1330720 .functor XOR 1, L_0x1330590, L_0x1330680, C4<0>, C4<0>;
L_0x1330820 .functor AND 1, L_0x132f410, L_0x1330720, C4<1>, C4<1>;
L_0x1330ce0 .functor XNOR 1, L_0x1330b40, L_0x1330be0, C4<0>, C4<0>;
L_0x1330c80 .functor XOR 1, L_0x1330d90, L_0x1330e80, C4<0>, C4<0>;
L_0x1330fc0 .functor AND 1, L_0x1330ce0, L_0x1330c80, C4<1>, C4<1>;
L_0x1331820 .functor NOT 1, L_0x1331670, C4<0>, C4<0>, C4<0>;
v0x1320da0_0 .net *"_s0", 31 0, C4<00000000000000000000000000000000>; 1 drivers
v0x1320e60_0 .net *"_s11", 0 0, L_0x13304f0; 1 drivers
v0x1320f00_0 .net *"_s12", 0 0, L_0x132f410; 1 drivers
v0x1320fa0_0 .net *"_s15", 0 0, L_0x1330590; 1 drivers
v0x1321050_0 .net *"_s17", 0 0, L_0x1330680; 1 drivers
v0x13210f0_0 .net *"_s18", 0 0, L_0x1330720; 1 drivers
v0x13211d0_0 .net *"_s20", 0 0, L_0x1330820; 1 drivers
v0x1321270_0 .net/s *"_s22", 0 0, C4<1>; 1 drivers
v0x1321310_0 .net/s *"_s24", 0 0, C4<0>; 1 drivers
v0x13213b0_0 .net *"_s29", 0 0, L_0x1330b40; 1 drivers
v0x13214b0_0 .net *"_s31", 0 0, L_0x1330be0; 1 drivers
v0x1321550_0 .net *"_s32", 0 0, L_0x1330ce0; 1 drivers
v0x1321660_0 .net *"_s35", 0 0, L_0x1330d90; 1 drivers
v0x1321700_0 .net *"_s37", 0 0, L_0x1330e80; 1 drivers
v0x1321820_0 .net *"_s38", 0 0, L_0x1330c80; 1 drivers
v0x13218c0_0 .net *"_s40", 0 0, L_0x1330fc0; 1 drivers
v0x1321780_0 .net/s *"_s42", 0 0, C4<1>; 1 drivers
v0x1321a10_0 .net/s *"_s44", 0 0, C4<0>; 1 drivers
v0x1321b30_0 .net *"_s48", 3 0, C4<0010>; 1 drivers
v0x1321bb0_0 .net *"_s50", 0 0, L_0x1331440; 1 drivers
v0x1321a90_0 .net *"_s55", 0 0, L_0x1331670; 1 drivers
v0x1321ce0_0 .net *"_s56", 0 0, L_0x1331820; 1 drivers
v0x1321c30_0 .net *"_s59", 0 0, L_0x13318d0; 1 drivers
v0x1321e20_0 .net *"_s9", 0 0, L_0x13303c0; 1 drivers
v0x1321d80_0 .net "a", 31 0, v0x132a380_0; 1 drivers
v0x1321f70_0 .net "add_ab", 31 0, L_0x1330290; 1 drivers
v0x1321ec0_0 .alias "b", 31 0, v0x13293e0_0;
v0x13220d0_0 .alias "ctl", 3 0, v0x1328f50_0;
v0x1322010_0 .net "oflow", 0 0, L_0x13314e0; 1 drivers
v0x1322240_0 .net "oflow_add", 0 0, L_0x1330960; 1 drivers
v0x1322150_0 .net "oflow_sub", 0 0, L_0x13311d0; 1 drivers
v0x13223c0_0 .var "out", 31 0;
v0x13222c0_0 .net "slt", 0 0, L_0x1331970; 1 drivers
v0x1322550_0 .net "sub_ab", 31 0, L_0x1330130; 1 drivers
v0x1322440_0 .alias "zero", 0 0, v0x132bfc0_0;
E_0x1320d10/0 .event edge, v0x13220d0_0, v0x1321f70_0, v0x1321d80_0, v0x1321ec0_0;
E_0x1320d10/1 .event edge, v0x13222c0_0, v0x1322550_0;
E_0x1320d10 .event/or E_0x1320d10/0, E_0x1320d10/1;
L_0x132fff0 .cmp/eq 32, C4<00000000000000000000000000000000>, v0x13223c0_0;
L_0x1330130 .arith/sub 32, v0x132a380_0, L_0x132fda0;
L_0x1330290 .arith/sum 32, v0x132a380_0, L_0x132fda0;
L_0x13303c0 .part v0x132a380_0, 31, 1;
L_0x13304f0 .part L_0x132fda0, 31, 1;
L_0x1330590 .part L_0x1330290, 31, 1;
L_0x1330680 .part v0x132a380_0, 31, 1;
L_0x1330960 .functor MUXZ 1, C4<0>, C4<1>, L_0x1330820, C4<>;
L_0x1330b40 .part v0x132a380_0, 31, 1;
L_0x1330be0 .part L_0x132fda0, 31, 1;
L_0x1330d90 .part L_0x1330130, 31, 1;
L_0x1330e80 .part v0x132a380_0, 31, 1;
L_0x13311d0 .functor MUXZ 1, C4<0>, C4<1>, L_0x1330fc0, C4<>;
L_0x1331440 .cmp/eq 4, v0x1322860_0, C4<0010>;
L_0x13314e0 .functor MUXZ 1, L_0x13311d0, L_0x1330960, L_0x1331440, C4<>;
L_0x1331670 .part v0x132a380_0, 31, 1;
L_0x13318d0 .part v0x132a380_0, 31, 1;
L_0x1331970 .functor MUXZ 1, L_0x13318d0, L_0x1331820, L_0x13311d0, C4<>;
S_0x1320760 .scope module, "reg_zero_s3_s4" "regr" 3 264, 4 31, S_0x12e6960;
 .timescale 0 0;
P_0x1320858 .param/l "N" 4 38, +C4<01>;
v0x1320910_0 .net "clear", 0 0, C4<0>; 1 drivers
v0x13209b0_0 .alias "clk", 0 0, v0x1329a10_0;
v0x1320a30_0 .net "hold", 0 0, C4<0>; 1 drivers
v0x1320ad0_0 .alias "in", 0 0, v0x132bfc0_0;
v0x1320b80_0 .var "out", 0 0;
S_0x13202e0 .scope module, "reg_alurslt" "regr" 3 269, 4 31, S_0x12e6960;
 .timescale 0 0;
P_0x13203d8 .param/l "N" 4 38, +C4<0100000>;
v0x1320480_0 .net "clear", 0 0, v0x1323f80_0; 1 drivers
v0x1320520_0 .alias "clk", 0 0, v0x1329a10_0;
v0x13205a0_0 .net "hold", 0 0, C4<0>; 1 drivers
v0x1320640_0 .net "in", 31 0, L_0x1331bb0; 1 drivers
v0x13206c0_0 .var "out", 31 0;
S_0x131fe50 .scope module, "reg_data2_s3" "regr" 3 282, 4 31, S_0x12e6960;
 .timescale 0 0;
P_0x131ff48 .param/l "N" 4 38, +C4<0100000>;
v0x131fff0_0 .alias "clear", 0 0, v0x1320480_0;
v0x1320090_0 .alias "clk", 0 0, v0x1329a10_0;
v0x1320110_0 .net "hold", 0 0, C4<0>; 1 drivers
v0x13201b0_0 .net "in", 31 0, v0x132a400_0; 1 drivers
v0x1320230_0 .var "out", 31 0;
S_0x131f910 .scope module, "reg_wrreg" "regr" 3 290, 4 31, S_0x12e6960;
 .timescale 0 0;
P_0x131fa08 .param/l "N" 4 38, +C4<0101>;
v0x131fac0_0 .alias "clear", 0 0, v0x1320480_0;
v0x131fbd0_0 .alias "clk", 0 0, v0x1329a10_0;
v0x131fc50_0 .net "hold", 0 0, C4<0>; 1 drivers
v0x131fcf0_0 .alias "in", 4 0, v0x132bde0_0;
v0x131fda0_0 .var "out", 4 0;
S_0x131f410 .scope module, "branch_s3_s4" "regr" 3 294, 4 31, S_0x12e6960;
 .timescale 0 0;
P_0x131f508 .param/l "N" 4 38, +C4<010>;
v0x131f5c0_0 .alias "clear", 0 0, v0x1320480_0;
v0x131f640_0 .alias "clk", 0 0, v0x1329a10_0;
v0x131e380_0 .net "hold", 0 0, C4<0>; 1 drivers
v0x131f7f0_0 .net "in", 1 0, L_0x132fee0; 1 drivers
v0x131f870_0 .var "out", 1 0;
S_0x131ef70 .scope module, "baddr_s3_s4" "regr" 3 299, 4 31, S_0x12e6960;
 .timescale 0 0;
P_0x131f068 .param/l "N" 4 38, +C4<0100000>;
v0x131f130_0 .alias "clear", 0 0, v0x1320480_0;
v0x131f1d0_0 .alias "clk", 0 0, v0x1329a10_0;
v0x131f250_0 .net "hold", 0 0, C4<0>; 1 drivers
v0x131f2f0_0 .alias "in", 31 0, v0x1329460_0;
v0x131f370_0 .var "out", 31 0;
S_0x131eac0 .scope module, "reg_jump_s4" "regr" 3 303, 4 31, S_0x12e6960;
 .timescale 0 0;
P_0x131ebb8 .param/l "N" 4 38, +C4<01>;
v0x131ec70_0 .alias "clear", 0 0, v0x1320480_0;
v0x131ed20_0 .alias "clk", 0 0, v0x1329a10_0;
v0x131eda0_0 .net "hold", 0 0, C4<0>; 1 drivers
v0x131ee20_0 .alias "in", 0 0, v0x132a990_0;
v0x131eed0_0 .var "out", 0 0;
S_0x131e600 .scope module, "reg_jaddr_s4" "regr" 3 308, 4 31, S_0x12e6960;
 .timescale 0 0;
P_0x131e6f8 .param/l "N" 4 38, +C4<0100000>;
v0x131e7c0_0 .alias "clear", 0 0, v0x1320480_0;
v0x131e880_0 .alias "clk", 0 0, v0x1329a10_0;
v0x131e900_0 .net "hold", 0 0, C4<0>; 1 drivers
v0x131e9a0_0 .alias "in", 31 0, v0x132a480_0;
v0x131ea20_0 .var "out", 31 0;
S_0x131e0f0 .scope module, "reg_regwrite_s4" "regr" 3 316, 4 31, S_0x12e6960;
 .timescale 0 0;
P_0x131df48 .param/l "N" 4 38, +C4<010>;
v0x131e260_0 .net "clear", 0 0, C4<0>; 1 drivers
v0x131e300_0 .alias "clk", 0 0, v0x1329a10_0;
v0x131e410_0 .net "hold", 0 0, C4<0>; 1 drivers
v0x131e4b0_0 .net "in", 1 0, L_0x1331d70; 1 drivers
v0x131e560_0 .var "out", 1 0;
S_0x131daf0 .scope module, "dm1" "dm" 3 322, 10 21, S_0x12e6960;
 .timescale 0 0;
v0x131dbe0_0 .net *"_s0", 31 0, L_0x13322b0; 1 drivers
v0x131dca0_0 .net "addr", 6 0, L_0x1332650; 1 drivers
v0x131dd40_0 .alias "clk", 0 0, v0x1329a10_0;
v0x131ddc0 .array "mem", 127 0, 31 0;
v0x131de40_0 .alias "rd", 0 0, v0x132ac60_0;
v0x131dec0_0 .alias "rdata", 31 0, v0x132b360_0;
v0x131df80_0 .alias "wdata", 31 0, v0x1329c10_0;
v0x131e000_0 .alias "wr", 0 0, v0x132ae10_0;
L_0x13322b0 .array/port v0x131ddc0, L_0x1332650;
L_0x1332350 .functor MUXZ 32, L_0x13322b0, v0x1320230_0, L_0x132f990, C4<>;
S_0x131d5e0 .scope module, "reg_rdata_s4" "regr" 3 326, 4 31, S_0x12e6960;
 .timescale 0 0;
P_0x131d6d8 .param/l "N" 4 38, +C4<0100000>;
v0x131d7a0_0 .net "clear", 0 0, C4<0>; 1 drivers
v0x131d860_0 .alias "clk", 0 0, v0x1329a10_0;
v0x131d930_0 .net "hold", 0 0, C4<0>; 1 drivers
v0x131d9d0_0 .alias "in", 31 0, v0x132b360_0;
v0x131da50_0 .var "out", 31 0;
S_0x131d110 .scope module, "reg_alurslt_s4" "regr" 3 332, 4 31, S_0x12e6960;
 .timescale 0 0;
P_0x131d208 .param/l "N" 4 38, +C4<0100000>;
v0x131d2d0_0 .net "clear", 0 0, C4<0>; 1 drivers
v0x131d390_0 .alias "clk", 0 0, v0x1329a10_0;
v0x131d410_0 .net "hold", 0 0, C4<0>; 1 drivers
v0x131d490_0 .alias "in", 31 0, v0x1329200_0;
v0x131d540_0 .var "out", 31 0;
S_0x12e8650 .scope module, "reg_wrreg_s4" "regr" 3 337, 4 31, S_0x12e6960;
 .timescale 0 0;
P_0x12e1378 .param/l "N" 4 38, +C4<0101>;
v0x12f9070_0 .net "clear", 0 0, C4<0>; 1 drivers
v0x131ce80_0 .alias "clk", 0 0, v0x1329a10_0;
v0x131cf20_0 .net "hold", 0 0, C4<0>; 1 drivers
v0x131cfc0_0 .alias "in", 4 0, v0x132c2b0_0;
v0x131d070_0 .var "out", 4 0;
E_0x12e0c80 .event posedge, v0x131ce80_0;
    .scope S_0x1328130;
T_0 ;
    %wait E_0x12e0c80;
    %load/v 8, v0x13282a0_0, 1;
    %jmp/0xz  T_0.0, 8;
    %ix/load 0, 32, 0;
    %assign/v0 v0x13284d0_0, 0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/v 8, v0x13283a0_0, 1;
    %jmp/0xz  T_0.2, 8;
    %load/v 8, v0x13284d0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x13284d0_0, 0, 8;
    %jmp T_0.3;
T_0.2 ;
    %load/v 8, v0x1328420_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x13284d0_0, 0, 8;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x1327b00;
T_1 ;
    %vpi_call 5 36 "$readmemh", P_0x1327bf8, v0x13280b0, 1'sb0, 5'sb01111;
    %end;
    .thread T_1;
    .scope S_0x13276c0;
T_2 ;
    %wait E_0x12e0c80;
    %load/v 8, v0x1327820_0, 1;
    %jmp/0xz  T_2.0, 8;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1327a60_0, 0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/v 8, v0x1327960_0, 1;
    %jmp/0xz  T_2.2, 8;
    %load/v 8, v0x1327a60_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1327a60_0, 0, 8;
    %jmp T_2.3;
T_2.2 ;
    %load/v 8, v0x13279e0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1327a60_0, 0, 8;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x13266a0;
T_3 ;
    %end;
    .thread T_3;
    .scope S_0x13266a0;
T_4 ;
    %wait E_0x1326910;
    %load/v 8, v0x1327370_0, 5;
    %cmpi/u 8, 0, 5;
    %jmp/0xz  T_4.0, 4;
    %set/v v0x1326a70_0, 0, 32;
    %jmp T_4.1;
T_4.0 ;
    %load/v 8, v0x1327370_0, 5;
    %load/v 13, v0x1327610_0, 5;
    %cmp/u 8, 13, 5;
    %mov 8, 4, 1;
    %load/v 9, v0x1327470_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_4.2, 8;
    %load/v 8, v0x1327510_0, 32;
    %set/v v0x1326a70_0, 8, 32;
    %jmp T_4.3;
T_4.2 ;
    %ix/getv 3, v0x1327370_0;
    %load/av 8, v0x1326da0, 32;
    %set/v v0x1326a70_0, 8, 32;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x13266a0;
T_5 ;
    %wait E_0x1326790;
    %load/v 8, v0x13273f0_0, 5;
    %cmpi/u 8, 0, 5;
    %jmp/0xz  T_5.0, 4;
    %set/v v0x1326b30_0, 0, 32;
    %jmp T_5.1;
T_5.0 ;
    %load/v 8, v0x13273f0_0, 5;
    %load/v 13, v0x1327610_0, 5;
    %cmp/u 8, 13, 5;
    %mov 8, 4, 1;
    %load/v 9, v0x1327470_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_5.2, 8;
    %load/v 8, v0x1327510_0, 32;
    %set/v v0x1326b30_0, 8, 32;
    %jmp T_5.3;
T_5.2 ;
    %ix/getv 3, v0x13273f0_0;
    %load/av 8, v0x1326da0, 32;
    %set/v v0x1326b30_0, 8, 32;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x13266a0;
T_6 ;
    %wait E_0x12e0c80;
    %load/v 8, v0x1327470_0, 1;
    %load/v 9, v0x1327610_0, 5;
    %cmpi/u 9, 0, 5;
    %inv 4, 1;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_6.0, 8;
    %load/v 8, v0x1327510_0, 32;
    %ix/getv 3, v0x1327610_0;
    %jmp/1 t_0, 4;
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1326da0, 0, 8;
t_0 ;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x1326200;
T_7 ;
    %wait E_0x12e0c80;
    %load/v 8, v0x13263b0_0, 1;
    %jmp/0xz  T_7.0, 8;
    %ix/load 0, 5, 0;
    %assign/v0 v0x1326600_0, 0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/v 8, v0x13264d0_0, 1;
    %jmp/0xz  T_7.2, 8;
    %load/v 8, v0x1326600_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0x1326600_0, 0, 8;
    %jmp T_7.3;
T_7.2 ;
    %load/v 8, v0x1326550_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0x1326600_0, 0, 8;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x1325cf0;
T_8 ;
    %wait E_0x12e0c80;
    %load/v 8, v0x1325eb0_0, 1;
    %jmp/0xz  T_8.0, 8;
    %ix/load 0, 64, 0;
    %assign/v0 v0x1326160_0, 0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/v 8, v0x1325fd0_0, 1;
    %jmp/0xz  T_8.2, 8;
    %load/v 8, v0x1326160_0, 64;
    %ix/load 0, 64, 0;
    %assign/v0 v0x1326160_0, 0, 8;
    %jmp T_8.3;
T_8.2 ;
    %load/v 8, v0x13260e0_0, 64;
    %ix/load 0, 64, 0;
    %assign/v0 v0x1326160_0, 0, 8;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x1325870;
T_9 ;
    %wait E_0x12e0c80;
    %load/v 8, v0x1325a30_0, 1;
    %jmp/0xz  T_9.0, 8;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1325c50_0, 0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/v 8, v0x1325b50_0, 1;
    %jmp/0xz  T_9.2, 8;
    %load/v 8, v0x1325c50_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1325c50_0, 0, 8;
    %jmp T_9.3;
T_9.2 ;
    %load/v 8, v0x1325bd0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1325c50_0, 0, 8;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x1325420;
T_10 ;
    %wait E_0x12e0c80;
    %load/v 8, v0x13255d0_0, 1;
    %jmp/0xz  T_10.0, 8;
    %ix/load 0, 10, 0;
    %assign/v0 v0x13257d0_0, 0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/v 8, v0x13256d0_0, 1;
    %jmp/0xz  T_10.2, 8;
    %load/v 8, v0x13257d0_0, 10;
    %ix/load 0, 10, 0;
    %assign/v0 v0x13257d0_0, 0, 8;
    %jmp T_10.3;
T_10.2 ;
    %load/v 8, v0x1325750_0, 10;
    %ix/load 0, 10, 0;
    %assign/v0 v0x13257d0_0, 0, 8;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x1324fe0;
T_11 ;
    %wait E_0x12e0c80;
    %load/v 8, v0x1325130_0, 1;
    %jmp/0xz  T_11.0, 8;
    %ix/load 0, 32, 0;
    %assign/v0 v0x13253a0_0, 0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/v 8, v0x1325270_0, 1;
    %jmp/0xz  T_11.2, 8;
    %load/v 8, v0x13253a0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x13253a0_0, 0, 8;
    %jmp T_11.3;
T_11.2 ;
    %load/v 8, v0x13252f0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x13253a0_0, 0, 8;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x1324740;
T_12 ;
    %wait E_0x1324830;
    %movi 8, 2, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x13248a0_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1324960_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1324a00_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1324aa0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1324c00_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1324cc0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1324d60_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1324ea0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1324f40_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1324b50_0, 0, 0;
    %load/v 8, v0x1324e00_0, 6;
    %cmpi/u 8, 35, 6;
    %jmp/1 T_12.0, 6;
    %cmpi/u 8, 8, 6;
    %jmp/1 T_12.1, 6;
    %cmpi/u 8, 4, 6;
    %jmp/1 T_12.2, 6;
    %cmpi/u 8, 43, 6;
    %jmp/1 T_12.3, 6;
    %cmpi/u 8, 5, 6;
    %jmp/1 T_12.4, 6;
    %cmpi/u 8, 0, 6;
    %jmp/1 T_12.5, 6;
    %cmpi/u 8, 2, 6;
    %jmp/1 T_12.6, 6;
    %jmp T_12.7;
T_12.0 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1324c00_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1324ea0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1324cc0_0, 0, 1;
    %ix/load 0, 1, 0;
    %ix/load 1, 1, 0;
    %assign/v0/x1 v0x13248a0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1324960_0, 0, 1;
    %jmp T_12.7;
T_12.1 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1324ea0_0, 0, 0;
    %ix/load 0, 1, 0;
    %ix/load 1, 1, 0;
    %assign/v0/x1 v0x13248a0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1324960_0, 0, 1;
    %jmp T_12.7;
T_12.2 ;
    %ix/load 0, 1, 0;
    %ix/load 1, 0, 0;
    %assign/v0/x1 v0x13248a0_0, 0, 1;
    %ix/load 0, 1, 0;
    %ix/load 1, 1, 0;
    %assign/v0/x1 v0x13248a0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1324a00_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1324f40_0, 0, 0;
    %jmp T_12.7;
T_12.3 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1324d60_0, 0, 1;
    %ix/load 0, 1, 0;
    %ix/load 1, 1, 0;
    %assign/v0/x1 v0x13248a0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1324960_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1324f40_0, 0, 0;
    %jmp T_12.7;
T_12.4 ;
    %ix/load 0, 1, 0;
    %ix/load 1, 0, 0;
    %assign/v0/x1 v0x13248a0_0, 0, 1;
    %ix/load 0, 1, 0;
    %ix/load 1, 1, 0;
    %assign/v0/x1 v0x13248a0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1324aa0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1324f40_0, 0, 0;
    %jmp T_12.7;
T_12.5 ;
    %jmp T_12.7;
T_12.6 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1324b50_0, 0, 1;
    %jmp T_12.7;
T_12.7 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x1324280;
T_13 ;
    %wait E_0x12e0c80;
    %load/v 8, v0x1324430_0, 1;
    %jmp/0xz  T_13.0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v0x13246a0_0, 0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/v 8, v0x1324550_0, 1;
    %jmp/0xz  T_13.2, 8;
    %load/v 8, v0x13246a0_0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v0x13246a0_0, 0, 8;
    %jmp T_13.3;
T_13.2 ;
    %load/v 8, v0x13245f0_0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v0x13246a0_0, 0, 8;
T_13.3 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x1323db0;
T_14 ;
    %wait E_0x12e0c80;
    %load/v 8, v0x1323f00_0, 1;
    %jmp/0xz  T_14.0, 8;
    %ix/load 0, 2, 0;
    %assign/v0 v0x13241e0_0, 0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/v 8, v0x1324090_0, 1;
    %jmp/0xz  T_14.2, 8;
    %load/v 8, v0x13241e0_0, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x13241e0_0, 0, 8;
    %jmp T_14.3;
T_14.2 ;
    %load/v 8, v0x1324130_0, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x13241e0_0, 0, 8;
T_14.3 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x13237e0;
T_15 ;
    %wait E_0x12e0c80;
    %load/v 8, v0x1323980_0, 1;
    %jmp/0xz  T_15.0, 8;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1323d30_0, 0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/v 8, v0x131f6c0_0, 1;
    %jmp/0xz  T_15.2, 8;
    %load/v 8, v0x1323d30_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1323d30_0, 0, 8;
    %jmp T_15.3;
T_15.2 ;
    %load/v 8, v0x1323cb0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1323d30_0, 0, 8;
T_15.3 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x1323380;
T_16 ;
    %wait E_0x12e0c80;
    %load/v 8, v0x1323510_0, 1;
    %jmp/0xz  T_16.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1323730_0, 0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/v 8, v0x1323610_0, 1;
    %jmp/0xz  T_16.2, 8;
    %load/v 8, v0x1323730_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1323730_0, 0, 8;
    %jmp T_16.3;
T_16.2 ;
    %load/v 8, v0x13236b0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1323730_0, 0, 8;
T_16.3 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x1322ec0;
T_17 ;
    %wait E_0x12e0c80;
    %load/v 8, v0x1323080_0, 1;
    %jmp/0xz  T_17.0, 8;
    %ix/load 0, 32, 0;
    %assign/v0 v0x13232d0_0, 0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/v 8, v0x13231a0_0, 1;
    %jmp/0xz  T_17.2, 8;
    %load/v 8, v0x13232d0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x13232d0_0, 0, 8;
    %jmp T_17.3;
T_17.2 ;
    %load/v 8, v0x1323220_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x13232d0_0, 0, 8;
T_17.3 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x1322a40;
T_18 ;
    %wait E_0x12e0c80;
    %load/v 8, v0x1322bb0_0, 1;
    %jmp/0xz  T_18.0, 8;
    %ix/load 0, 4, 0;
    %assign/v0 v0x1322e20_0, 0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/v 8, v0x1322cd0_0, 1;
    %jmp/0xz  T_18.2, 8;
    %load/v 8, v0x1322e20_0, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x1322e20_0, 0, 8;
    %jmp T_18.3;
T_18.2 ;
    %load/v 8, v0x1322d70_0, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x1322e20_0, 0, 8;
T_18.3 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x13226f0;
T_19 ;
    %wait E_0x13224c0;
    %load/v 8, v0x1322990_0, 4; Only need 4 of 6 bits
; Save base=8 wid=4 in lookaside.
    %cmpi/u 8, 0, 4;
    %jmp/1 T_19.0, 6;
    %cmpi/u 8, 2, 4;
    %jmp/1 T_19.1, 6;
    %cmpi/u 8, 5, 4;
    %jmp/1 T_19.2, 6;
    %cmpi/u 8, 6, 4;
    %jmp/1 T_19.3, 6;
    %cmpi/u 8, 7, 4;
    %jmp/1 T_19.4, 6;
    %cmpi/u 8, 10, 4;
    %jmp/1 T_19.5, 6;
    %set/v v0x13227e0_0, 0, 4;
    %jmp T_19.7;
T_19.0 ;
    %movi 8, 2, 4;
    %set/v v0x13227e0_0, 8, 4;
    %jmp T_19.7;
T_19.1 ;
    %movi 8, 6, 4;
    %set/v v0x13227e0_0, 8, 4;
    %jmp T_19.7;
T_19.2 ;
    %movi 8, 1, 4;
    %set/v v0x13227e0_0, 8, 4;
    %jmp T_19.7;
T_19.3 ;
    %movi 8, 13, 4;
    %set/v v0x13227e0_0, 8, 4;
    %jmp T_19.7;
T_19.4 ;
    %movi 8, 12, 4;
    %set/v v0x13227e0_0, 8, 4;
    %jmp T_19.7;
T_19.5 ;
    %movi 8, 7, 4;
    %set/v v0x13227e0_0, 8, 4;
    %jmp T_19.7;
T_19.7 ;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_0x13226f0;
T_20 ;
    %wait E_0x1322360;
    %load/v 8, v0x1322910_0, 2;
    %cmpi/u 8, 0, 2;
    %jmp/1 T_20.0, 6;
    %cmpi/u 8, 1, 2;
    %jmp/1 T_20.1, 6;
    %cmpi/u 8, 2, 2;
    %jmp/1 T_20.2, 6;
    %cmpi/u 8, 3, 2;
    %jmp/1 T_20.3, 6;
    %set/v v0x1322860_0, 0, 4;
    %jmp T_20.5;
T_20.0 ;
    %movi 8, 2, 4;
    %set/v v0x1322860_0, 8, 4;
    %jmp T_20.5;
T_20.1 ;
    %movi 8, 6, 4;
    %set/v v0x1322860_0, 8, 4;
    %jmp T_20.5;
T_20.2 ;
    %load/v 8, v0x13227e0_0, 4;
    %set/v v0x1322860_0, 8, 4;
    %jmp T_20.5;
T_20.3 ;
    %movi 8, 2, 4;
    %set/v v0x1322860_0, 8, 4;
    %jmp T_20.5;
T_20.5 ;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_0x1320c20;
T_21 ;
    %wait E_0x1320d10;
    %load/v 8, v0x13220d0_0, 4;
    %cmpi/u 8, 2, 4;
    %jmp/1 T_21.0, 6;
    %cmpi/u 8, 0, 4;
    %jmp/1 T_21.1, 6;
    %cmpi/u 8, 12, 4;
    %jmp/1 T_21.2, 6;
    %cmpi/u 8, 1, 4;
    %jmp/1 T_21.3, 6;
    %cmpi/u 8, 7, 4;
    %jmp/1 T_21.4, 6;
    %cmpi/u 8, 6, 4;
    %jmp/1 T_21.5, 6;
    %cmpi/u 8, 13, 4;
    %jmp/1 T_21.6, 6;
    %ix/load 0, 32, 0;
    %assign/v0 v0x13223c0_0, 0, 0;
    %jmp T_21.8;
T_21.0 ;
    %load/v 8, v0x1321f70_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x13223c0_0, 0, 8;
    %jmp T_21.8;
T_21.1 ;
    %load/v 8, v0x1321d80_0, 32;
    %load/v 40, v0x1321ec0_0, 32;
    %and 8, 40, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x13223c0_0, 0, 8;
    %jmp T_21.8;
T_21.2 ;
    %load/v 8, v0x1321d80_0, 32;
    %load/v 40, v0x1321ec0_0, 32;
    %or 8, 40, 32;
    %inv 8, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x13223c0_0, 0, 8;
    %jmp T_21.8;
T_21.3 ;
    %load/v 8, v0x1321d80_0, 32;
    %load/v 40, v0x1321ec0_0, 32;
    %or 8, 40, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x13223c0_0, 0, 8;
    %jmp T_21.8;
T_21.4 ;
    %load/v 8, v0x13222c0_0, 1;
    %mov 9, 0, 31;
    %ix/load 0, 32, 0;
    %assign/v0 v0x13223c0_0, 0, 8;
    %jmp T_21.8;
T_21.5 ;
    %load/v 8, v0x1322550_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x13223c0_0, 0, 8;
    %jmp T_21.8;
T_21.6 ;
    %load/v 8, v0x1321d80_0, 32;
    %load/v 40, v0x1321ec0_0, 32;
    %xor 8, 40, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x13223c0_0, 0, 8;
    %jmp T_21.8;
T_21.8 ;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_0x1320760;
T_22 ;
    %wait E_0x12e0c80;
    %load/v 8, v0x1320910_0, 1;
    %jmp/0xz  T_22.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1320b80_0, 0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/v 8, v0x1320a30_0, 1;
    %jmp/0xz  T_22.2, 8;
    %load/v 8, v0x1320b80_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1320b80_0, 0, 8;
    %jmp T_22.3;
T_22.2 ;
    %load/v 8, v0x1320ad0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1320b80_0, 0, 8;
T_22.3 ;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x13202e0;
T_23 ;
    %wait E_0x12e0c80;
    %load/v 8, v0x1320480_0, 1;
    %jmp/0xz  T_23.0, 8;
    %ix/load 0, 32, 0;
    %assign/v0 v0x13206c0_0, 0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/v 8, v0x13205a0_0, 1;
    %jmp/0xz  T_23.2, 8;
    %load/v 8, v0x13206c0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x13206c0_0, 0, 8;
    %jmp T_23.3;
T_23.2 ;
    %load/v 8, v0x1320640_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x13206c0_0, 0, 8;
T_23.3 ;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x131fe50;
T_24 ;
    %wait E_0x12e0c80;
    %load/v 8, v0x131fff0_0, 1;
    %jmp/0xz  T_24.0, 8;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1320230_0, 0, 0;
    %jmp T_24.1;
T_24.0 ;
    %load/v 8, v0x1320110_0, 1;
    %jmp/0xz  T_24.2, 8;
    %load/v 8, v0x1320230_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1320230_0, 0, 8;
    %jmp T_24.3;
T_24.2 ;
    %load/v 8, v0x13201b0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1320230_0, 0, 8;
T_24.3 ;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x131f910;
T_25 ;
    %wait E_0x12e0c80;
    %load/v 8, v0x131fac0_0, 1;
    %jmp/0xz  T_25.0, 8;
    %ix/load 0, 5, 0;
    %assign/v0 v0x131fda0_0, 0, 0;
    %jmp T_25.1;
T_25.0 ;
    %load/v 8, v0x131fc50_0, 1;
    %jmp/0xz  T_25.2, 8;
    %load/v 8, v0x131fda0_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0x131fda0_0, 0, 8;
    %jmp T_25.3;
T_25.2 ;
    %load/v 8, v0x131fcf0_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0x131fda0_0, 0, 8;
T_25.3 ;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x131f410;
T_26 ;
    %wait E_0x12e0c80;
    %load/v 8, v0x131f5c0_0, 1;
    %jmp/0xz  T_26.0, 8;
    %ix/load 0, 2, 0;
    %assign/v0 v0x131f870_0, 0, 0;
    %jmp T_26.1;
T_26.0 ;
    %load/v 8, v0x131e380_0, 1;
    %jmp/0xz  T_26.2, 8;
    %load/v 8, v0x131f870_0, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x131f870_0, 0, 8;
    %jmp T_26.3;
T_26.2 ;
    %load/v 8, v0x131f7f0_0, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x131f870_0, 0, 8;
T_26.3 ;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x131ef70;
T_27 ;
    %wait E_0x12e0c80;
    %load/v 8, v0x131f130_0, 1;
    %jmp/0xz  T_27.0, 8;
    %ix/load 0, 32, 0;
    %assign/v0 v0x131f370_0, 0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/v 8, v0x131f250_0, 1;
    %jmp/0xz  T_27.2, 8;
    %load/v 8, v0x131f370_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x131f370_0, 0, 8;
    %jmp T_27.3;
T_27.2 ;
    %load/v 8, v0x131f2f0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x131f370_0, 0, 8;
T_27.3 ;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0x131eac0;
T_28 ;
    %wait E_0x12e0c80;
    %load/v 8, v0x131ec70_0, 1;
    %jmp/0xz  T_28.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x131eed0_0, 0, 0;
    %jmp T_28.1;
T_28.0 ;
    %load/v 8, v0x131eda0_0, 1;
    %jmp/0xz  T_28.2, 8;
    %load/v 8, v0x131eed0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x131eed0_0, 0, 8;
    %jmp T_28.3;
T_28.2 ;
    %load/v 8, v0x131ee20_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x131eed0_0, 0, 8;
T_28.3 ;
T_28.1 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0x131e600;
T_29 ;
    %wait E_0x12e0c80;
    %load/v 8, v0x131e7c0_0, 1;
    %jmp/0xz  T_29.0, 8;
    %ix/load 0, 32, 0;
    %assign/v0 v0x131ea20_0, 0, 0;
    %jmp T_29.1;
T_29.0 ;
    %load/v 8, v0x131e900_0, 1;
    %jmp/0xz  T_29.2, 8;
    %load/v 8, v0x131ea20_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x131ea20_0, 0, 8;
    %jmp T_29.3;
T_29.2 ;
    %load/v 8, v0x131e9a0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x131ea20_0, 0, 8;
T_29.3 ;
T_29.1 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0x131e0f0;
T_30 ;
    %wait E_0x12e0c80;
    %load/v 8, v0x131e260_0, 1;
    %jmp/0xz  T_30.0, 8;
    %ix/load 0, 2, 0;
    %assign/v0 v0x131e560_0, 0, 0;
    %jmp T_30.1;
T_30.0 ;
    %load/v 8, v0x131e410_0, 1;
    %jmp/0xz  T_30.2, 8;
    %load/v 8, v0x131e560_0, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x131e560_0, 0, 8;
    %jmp T_30.3;
T_30.2 ;
    %load/v 8, v0x131e4b0_0, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x131e560_0, 0, 8;
T_30.3 ;
T_30.1 ;
    %jmp T_30;
    .thread T_30;
    .scope S_0x131daf0;
T_31 ;
    %wait E_0x12e0c80;
    %load/v 8, v0x131e000_0, 1;
    %jmp/0xz  T_31.0, 8;
    %load/v 8, v0x131df80_0, 32;
    %ix/getv 3, v0x131dca0_0;
    %jmp/1 t_1, 4;
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x131ddc0, 0, 8;
t_1 ;
T_31.0 ;
    %jmp T_31;
    .thread T_31;
    .scope S_0x131d5e0;
T_32 ;
    %wait E_0x12e0c80;
    %load/v 8, v0x131d7a0_0, 1;
    %jmp/0xz  T_32.0, 8;
    %ix/load 0, 32, 0;
    %assign/v0 v0x131da50_0, 0, 0;
    %jmp T_32.1;
T_32.0 ;
    %load/v 8, v0x131d930_0, 1;
    %jmp/0xz  T_32.2, 8;
    %load/v 8, v0x131da50_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x131da50_0, 0, 8;
    %jmp T_32.3;
T_32.2 ;
    %load/v 8, v0x131d9d0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x131da50_0, 0, 8;
T_32.3 ;
T_32.1 ;
    %jmp T_32;
    .thread T_32;
    .scope S_0x131d110;
T_33 ;
    %wait E_0x12e0c80;
    %load/v 8, v0x131d2d0_0, 1;
    %jmp/0xz  T_33.0, 8;
    %ix/load 0, 32, 0;
    %assign/v0 v0x131d540_0, 0, 0;
    %jmp T_33.1;
T_33.0 ;
    %load/v 8, v0x131d410_0, 1;
    %jmp/0xz  T_33.2, 8;
    %load/v 8, v0x131d540_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x131d540_0, 0, 8;
    %jmp T_33.3;
T_33.2 ;
    %load/v 8, v0x131d490_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x131d540_0, 0, 8;
T_33.3 ;
T_33.1 ;
    %jmp T_33;
    .thread T_33;
    .scope S_0x12e8650;
T_34 ;
    %wait E_0x12e0c80;
    %load/v 8, v0x12f9070_0, 1;
    %jmp/0xz  T_34.0, 8;
    %ix/load 0, 5, 0;
    %assign/v0 v0x131d070_0, 0, 0;
    %jmp T_34.1;
T_34.0 ;
    %load/v 8, v0x131cf20_0, 1;
    %jmp/0xz  T_34.2, 8;
    %load/v 8, v0x131d070_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0x131d070_0, 0, 8;
    %jmp T_34.3;
T_34.2 ;
    %load/v 8, v0x131cfc0_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0x131d070_0, 0, 8;
T_34.3 ;
T_34.1 ;
    %jmp T_34;
    .thread T_34;
    .scope S_0x12e6960;
T_35 ;
    %vpi_call 3 44 "$display", "if_pc,    if_instr, id_regrs, id_regrt, ex_alua,  ex_alub,  ex_aluctl, mem_memdata, mem_memread, mem_memwrite, wb_regdata, wb_regwrite";
    %vpi_call 3 45 "$monitor", "%x, %x, %x, %x, %x, %x, %x,         %x,    %x,           %x,            %x,   %x", v0x132af50_0, v0x132a290_0, v0x1329a90_0, v0x1329d30_0, v0x1329cb0_0, v0x13293e0_0, v0x1328f50_0, v0x1329c10_0, v0x132ac60_0, v0x132ae10_0, v0x1326050_0, v0x132bad0_0;
    %end;
    .thread T_35;
    .scope S_0x12e6960;
T_36 ;
    %wait E_0x12e8b40;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1329ef0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1329fc0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1323f80_0, 0, 0;
    %load/v 8, v0x132b1e0_0, 1;
    %load/v 9, v0x132a760_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_36.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1329ef0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1329fc0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1323f80_0, 0, 1;
T_36.0 ;
    %jmp T_36;
    .thread T_36, $push;
    .scope S_0x12e6960;
T_37 ;
    %ix/load 0, 32, 0;
    %assign/v0 v0x132af50_0, 0, 0;
    %end;
    .thread T_37;
    .scope S_0x12e6960;
T_38 ;
    %wait E_0x12e0c80;
    %load/v 8, v0x132bc50_0, 1;
    %jmp/0xz  T_38.0, 8;
    %load/v 8, v0x132af50_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x132af50_0, 0, 8;
    %jmp T_38.1;
T_38.0 ;
    %load/v 8, v0x132b1e0_0, 1;
    %jmp/0xz  T_38.2, 8;
    %load/v 8, v0x13296c0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x132af50_0, 0, 8;
    %jmp T_38.3;
T_38.2 ;
    %load/v 8, v0x132a760_0, 1;
    %jmp/0xz  T_38.4, 8;
    %load/v 8, v0x132a550_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x132af50_0, 0, 8;
    %jmp T_38.5;
T_38.4 ;
    %load/v 8, v0x132b000_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x132af50_0, 0, 8;
T_38.5 ;
T_38.3 ;
T_38.1 ;
    %jmp T_38;
    .thread T_38;
    .scope S_0x12e6960;
T_39 ;
    %wait E_0x12e62c0;
    %load/v 8, v0x132a190_0, 2;
    %cmpi/u 8, 1, 2;
    %jmp/1 T_39.0, 6;
    %cmpi/u 8, 2, 2;
    %jmp/1 T_39.1, 6;
    %load/v 8, v0x1329cb0_0, 32;
    %set/v v0x132a380_0, 8, 32;
    %jmp T_39.3;
T_39.0 ;
    %load/v 8, v0x1329200_0, 32;
    %set/v v0x132a380_0, 8, 32;
    %jmp T_39.3;
T_39.1 ;
    %load/v 8, v0x1326050_0, 32;
    %set/v v0x132a380_0, 8, 32;
    %jmp T_39.3;
T_39.3 ;
    %jmp T_39;
    .thread T_39, $push;
    .scope S_0x12e6960;
T_40 ;
    %wait E_0x12e0690;
    %load/v 8, v0x132a040_0, 2;
    %cmpi/u 8, 1, 2;
    %jmp/1 T_40.0, 6;
    %cmpi/u 8, 2, 2;
    %jmp/1 T_40.1, 6;
    %load/v 8, v0x1329b90_0, 32;
    %set/v v0x132a400_0, 8, 32;
    %jmp T_40.3;
T_40.0 ;
    %load/v 8, v0x1329200_0, 32;
    %set/v v0x132a400_0, 8, 32;
    %jmp T_40.3;
T_40.1 ;
    %load/v 8, v0x1326050_0, 32;
    %set/v v0x132a400_0, 8, 32;
    %jmp T_40.3;
T_40.3 ;
    %jmp T_40;
    .thread T_40, $push;
    .scope S_0x12e6960;
T_41 ;
    %wait E_0x12df7a0;
    %load/v 8, v0x1329740_0, 1;
    %cmp/u 1, 8, 1;
    %jmp/1 T_41.0, 6;
    %load/v 8, v0x1329b10_0, 1;
    %cmp/u 1, 8, 1;
    %jmp/1 T_41.1, 6;
    %ix/load 0, 1, 0;
    %assign/v0 v0x132b1e0_0, 0, 0;
    %jmp T_41.3;
T_41.0 ;
    %load/v 8, v0x132c090_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x132b1e0_0, 0, 8;
    %jmp T_41.3;
T_41.1 ;
    %load/v 8, v0x132c090_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x132b1e0_0, 0, 8;
    %jmp T_41.3;
T_41.3 ;
    %jmp T_41;
    .thread T_41, $push;
    .scope S_0x12e6960;
T_42 ;
    %wait E_0x12de4f0;
    %load/v 8, v0x132b610_0, 1;
    %load/v 9, v0x132c2b0_0, 5;
    %load/v 14, v0x132b890_0, 5;
    %cmp/u 9, 14, 5;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_42.0, 8;
    %movi 8, 1, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x132a190_0, 0, 8;
    %jmp T_42.1;
T_42.0 ;
    %load/v 8, v0x132bad0_0, 1;
    %load/v 9, v0x132c330_0, 5;
    %load/v 14, v0x132b890_0, 5;
    %cmp/u 9, 14, 5;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_42.2, 8;
    %movi 8, 2, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x132a190_0, 0, 8;
    %jmp T_42.3;
T_42.2 ;
    %ix/load 0, 2, 0;
    %assign/v0 v0x132a190_0, 0, 0;
T_42.3 ;
T_42.1 ;
    %load/v 8, v0x132b610_0, 1;
    %load/v 9, v0x132c2b0_0, 5;
    %load/v 14, v0x132b990_0, 5;
    %cmp/u 9, 14, 5;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_42.4, 8;
    %movi 8, 1, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x132a040_0, 0, 8;
    %jmp T_42.5;
T_42.4 ;
    %load/v 8, v0x132bad0_0, 1;
    %load/v 9, v0x132c330_0, 5;
    %load/v 14, v0x132b990_0, 5;
    %cmp/u 9, 14, 5;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_42.6, 8;
    %movi 8, 2, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x132a040_0, 0, 8;
    %jmp T_42.7;
T_42.6 ;
    %ix/load 0, 2, 0;
    %assign/v0 v0x132a040_0, 0, 0;
T_42.7 ;
T_42.5 ;
    %jmp T_42;
    .thread T_42, $push;
    .scope S_0x12e6960;
T_43 ;
    %wait E_0x12d87c0;
    %load/v 8, v0x132abe0_0, 1;
    %load/v 9, v0x132b910_0, 5;
    %load/v 14, v0x132b990_0, 5;
    %cmp/u 9, 14, 5;
    %mov 9, 4, 1;
    %load/v 10, v0x132bb50_0, 5;
    %load/v 15, v0x132b990_0, 5;
    %cmp/u 10, 15, 5;
    %or 9, 4, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_43.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x132bc50_0, 0, 1;
    %jmp T_43.1;
T_43.0 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x132bc50_0, 0, 0;
T_43.1 ;
    %jmp T_43;
    .thread T_43, $push;
    .scope S_0x12eac70;
T_44 ;
    %set/v v0x132c190_0, 0, 32;
    %end;
    .thread T_44;
    .scope S_0x12eac70;
T_45 ;
    %load/v 8, v0x132c110_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x132c110_0, 0, 8;
    %delay 5, 0;
    %jmp T_45;
    .thread T_45;
    .scope S_0x12eac70;
T_46 ;
    %vpi_call 2 45 "$dumpfile", "t0005-branch.vcd";
    %vpi_call 2 46 "$dumpvars", 1'sb0, S_0x12eac70;
    %ix/load 0, 1, 0;
    %assign/v0 v0x132c110_0, 0, 0;
    %set/v v0x132c190_0, 0, 32;
T_46.0 ;
    %load/v 8, v0x132c190_0, 32;
   %cmpi/s 8, 21, 32;
    %jmp/0xz T_46.1, 5;
    %wait E_0x12e0c80;
    %ix/load 0, 1, 0;
    %load/vp0/s 8, v0x132c190_0, 32;
    %set/v v0x132c190_0, 8, 32;
    %jmp T_46.0;
T_46.1 ;
    %vpi_call 2 57 "$finish";
    %end;
    .thread T_46;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "cpu_tb.v";
    "..//cpu.v";
    "..//regr.v";
    "..//im.v";
    "..//regm.v";
    "..//control.v";
    "..//alu_control.v";
    "..//alu.v";
    "..//dm.v";
