Notice 0: Reading LEF file:  liberty1.lef
Notice 0:     Created 2 technology layers
Notice 0:     Created 6 library cells
Notice 0: Finished LEF file:  liberty1.lef
Notice 0: 
Reading DEF file: write_verilog4.def
Notice 0: Design: top
Notice 0:     Created 6 pins.
Notice 0:     Created 5 components and 24 component-terminals.
Notice 0:     Created 2 special nets and 10 connections.
Notice 0:     Created 10 nets and 14 connections.
Notice 0: Finished DEF file: write_verilog4.def
module top (clk1,
    clk2,
    clk3,
    out,
    \in[0] );
 input clk1;
 input clk2;
 input clk3;
 output out;
 input [1:0] \in[0] ;

 snl_ffqx1 r1 (.Q(r1q),
    .D(\in[0] [0]),
    .CP(clk1),
    .VDD(VDD),
    .VSS(VSS));
 snl_ffqx1 r2 (.Q(r2q),
    .D(\in[0] [1]),
    .CP(clk2),
    .VDD(VDD),
    .VSS(VSS));
 snl_ffqx1 r3 (.Q(out),
    .D(u2z),
    .CP(clk3),
    .VDD(VDD),
    .VSS(VSS));
 snl_bufx1 u1 (.Z(u1z),
    .A(r2q),
    .VDD(VDD),
    .VSS(VSS));
 snl_and02x1 u2 (.Z(u2z),
    .A(r1q),
    .B(u1z),
    .VDD(VDD),
    .VSS(VSS));
endmodule
