Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.1 (win64) Build 1846317 Fri Apr 14 18:55:03 MDT 2017
| Date             : Sun Jun 17 21:09:51 2018
| Host             : DESKTOP-GJPCRJL running 64-bit major release  (build 9200)
| Command          : report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
| Design           : top
| Device           : xc7a100tcsg324-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+------------------------------------+
| Total On-Chip Power (W)  | 1431.109 (Junction temp exceeded!) |
| Dynamic (W)              | 1430.311                           |
| Device Static (W)        | 0.798                              |
| Effective TJA (C/W)      | 4.6                                |
| Max Ambient (C)          | 0.0                                |
| Junction Temperature (C) | 125.0                              |
| Confidence Level         | Low                                |
| Setting File             | ---                                |
| Simulation Activity File | ---                                |
| Design Nets Matched      | NA                                 |
+--------------------------+------------------------------------+


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Slice Logic    |   772.996 |    93343 |       --- |             --- |
|   LUT as Logic |   728.839 |    42918 |     63400 |           67.69 |
|   F7/F8 Muxes  |    38.039 |    15368 |     63400 |           24.24 |
|   CARRY4       |     6.103 |     1043 |     15850 |            6.58 |
|   Register     |     0.016 |    25643 |    126800 |           20.22 |
|   BUFG         |     0.006 |       12 |        32 |           37.50 |
|   Others       |     0.000 |      226 |       --- |             --- |
| Signals        |   656.982 |    53988 |       --- |             --- |
| Block RAM      |     0.071 |        1 |       135 |            0.74 |
| I/O            |     0.228 |       14 |       210 |            6.67 |
| Static Power   |     0.798 |          |           |                 |
| Total          |  1431.075 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |  1430.649 |    1430.086 |      0.563 |
| Vccaux    |       1.800 |     0.101 |       0.008 |      0.093 |
| Vcco33    |       3.300 |     0.066 |       0.062 |      0.004 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.024 |       0.005 |      0.018 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+----------------------------------------------+-----------+
| Name                                         | Power (W) |
+----------------------------------------------+-----------+
| top                                          |  1430.278 |
|   AES1                                       |  1425.263 |
|   B0                                         |     3.405 |
|     U0                                       |     3.405 |
|       inst_blk_mem_gen                       |     3.405 |
|         gnbram.gnativebmg.native_blk_mem_gen |     3.405 |
|           valid.cstr                         |     3.405 |
|             ramloop[0].ram.r                 |     3.405 |
|               prim_init.ram                  |     3.405 |
|   B1                                         |     0.232 |
|     U0                                       |     0.232 |
|       inst_blk_mem_gen                       |     0.232 |
|         gnbram.gnativebmg.native_blk_mem_gen |     0.232 |
|           valid.cstr                         |     0.232 |
|             ramloop[0].ram.r                 |     0.232 |
|               prim_init.ram                  |     0.232 |
|   C0                                         |     0.276 |
|   D1                                         |     0.001 |
|   HM1                                        |     0.029 |
|   U1                                         |     0.660 |
+----------------------------------------------+-----------+


