{
  "creator": "Next Generation Place and Route (Version nextpnr-0.7-63-g2dc71213)",
  "modules": {
    "top": {
      "settings": {
        "route": "00000000000000000000000000000001",
        "router/tmg_ripup": "0 ",
        "router1/useEstimate": "1 ",
        "router1/fullCleanupReroute": "1 ",
        "router1/cleanupReroute": "1 ",
        "router1/maxIterCnt": "200",
        "place": "00000000000000000000000000000001",
        "placer1/startTemp": "1.000000",
        "placer1/minBelsForGridPick": "64",
        "placer1/netShareWeight": "0.000000",
        "placer1/constraintWeight": "10.000000",
        "placerHeap/cellPlacementTimeout": "8",
        "placerHeap/netShareWeight": "0.000000",
        "placerHeap/parallelRefine": "0 ",
        "pack": "00000000000000000000000000000001",
        "synth": "00000000000000000000000000000001",
        "placerHeap/timingWeight": "10 ",
        "placerHeap/criticalityExponent": "2",
        "placerHeap/beta": "0.900000",
        "placerHeap/alpha": "0.100000",
        "seed": "01010011010110001001011110010011",
        "arch.type": " ",
        "arch.name": "ARCHNAME",
        "router": "router1",
        "placer": "heap",
        "auto_freq": "00000000000000000000000000000000",
        "slack_redist_iter": "00000000000000000000000000000000",
        "timing_driven": "00000000000000000000000000000001",
        "target_freq": "27000000.000000",
        "cst.filename": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\constraints.cst",
        "packer.partno": "GW2AR-LV18QN88C8/I7",
        "packer.chipdb": "GW2A-18C",
        "packer.arch": "himbaechel/gowin"
      },
      "attributes": {
        "top": "00000000000000000000000000000001",
        "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:4.1-55.10"
      },
      "ports": {
        "uart_tx": {
          "direction": "output",
          "bits": [ 9273 ]
        },
        "uart_rx": {
          "direction": "input",
          "bits": [ 9272 ]
        },
        "led": {
          "direction": "output",
          "bits": [ 9353, 9350, 9347, 9344, 9341, 9338 ]
        },
        "clk": {
          "direction": "input",
          "bits": [ 9270 ]
        },
        "btn1": {
          "direction": "input",
          "bits": [ 9269 ]
        },
        "adcIn": {
          "direction": "input",
          "bits": [ 9333, 9315, 9309, 9303, 9335, 9297, 9291, 9317 ]
        },
        "adcClk": {
          "direction": "output",
          "bits": [ 9267 ]
        }
      },
      "cells": {
        "txIntervalCounter_DFFR_Q_D_ALU_SUM_DUMMY_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "C2L"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y43/ALU3"
          },
          "port_directions": {
          },
          "connections": {
          }
        },
        "txIntervalCounter_DFFR_Q_30_D_ALU_SUM_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "C2L"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y43/ALU0"
          },
          "port_directions": {
            "I2": "input",
            "COUT": "output"
          },
          "connections": {
            "I2": [ 10258 ],
            "COUT": [ 10267 ]
          }
        },
        "u.rxBitNumber_DFFRE_Q_1_D_ALU_SUM_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "C2L"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y41/ALU0"
          },
          "port_directions": {
            "I2": "input",
            "COUT": "output"
          },
          "connections": {
            "I2": [ 10258 ],
            "COUT": [ 10266 ]
          }
        },
        "u.rxCounter_DFFE_Q_11_D_LUT4_F_I1_ALU_SUM_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "C2L"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y38/ALU0"
          },
          "port_directions": {
            "I2": "input",
            "COUT": "output"
          },
          "connections": {
            "I2": [ 10258 ],
            "COUT": [ 10265 ]
          }
        },
        "u.txBitNumber_DFFRE_Q_1_D_ALU_SUM_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "C2L"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y44/ALU0"
          },
          "port_directions": {
            "I2": "input",
            "COUT": "output"
          },
          "connections": {
            "I2": [ 10258 ],
            "COUT": [ 10264 ]
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_3_CIN_ALU_COUT_SUM_ALU_SUM_2_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "C2L"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y40/ALU0"
          },
          "port_directions": {
            "I2": "input",
            "COUT": "output"
          },
          "connections": {
            "I2": [ 10258 ],
            "COUT": [ 10263 ]
          }
        },
        "GSR": {
          "hide_name": 0,
          "type": "GSR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X50Y27/GSR"
          },
          "port_directions": {
            "GSRI": "input"
          },
          "connections": {
            "GSRI": [ 10258 ]
          }
        },
        "uart_tx_OBUF_O": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X49Y0/IOBA",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:13.12-13.19",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001",
            "&PULL_MODE=UP": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 9273 ],
            "I": [ 10214 ]
          }
        },
        "u.uart_rx_LUT4_I0_F_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y39/LUT6",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9633 ],
            "I1": [ 9641 ],
            "I0": [ 9640 ],
            "F": [ 9847 ]
          }
        },
        "u.uart_rx_LUT4_I0_1_F_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y40/LUT2",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9648 ],
            "I1": [ 9646 ],
            "I0": [ 9636 ],
            "F": [ 9651 ]
          }
        },
        "u.uart_rx_LUT4_I0_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y40/LUT1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9648 ],
            "I2": [ 9646 ],
            "I1": [ 9636 ],
            "I0": [ 9652 ],
            "F": [ 9627 ]
          }
        },
        "u.uart_rx_LUT4_I0": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011111100110001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y39/LUT6",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9648 ],
            "I2": [ 9646 ],
            "I1": [ 9636 ],
            "I0": [ 9652 ],
            "F": [ 9706 ]
          }
        },
        "u.uart_rx_IBUF_O": {
          "hide_name": 0,
          "type": "IBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X43Y0/IOBB",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:12.11-12.18",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001",
            "&PULL_MODE=UP": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 9652 ],
            "I": [ 9272 ]
          }
        },
        "u.txState_LUT3_I0_1": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y40/LUT6",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9432 ],
            "I1": [ 9429 ],
            "I0": [ 9422 ],
            "F": [ 9439 ]
          }
        },
        "u.txState_LUT3_I0": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01010100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y41/LUT7",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9432 ],
            "I1": [ 9429 ],
            "I0": [ 9422 ],
            "F": [ 9425 ]
          }
        },
        "u.txState_DFFE_Q_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y38/LUT7",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9432 ],
            "I1": [ 9429 ],
            "I0": [ 9422 ],
            "F": [ 10226 ]
          }
        },
        "u.txState_DFFE_Q_CE_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011010101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y39/LUT3",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9435 ],
            "I2": [ 9952 ],
            "I1": [ 9957 ],
            "I0": [ 9425 ],
            "F": [ 10225 ]
          }
        },
        "u.txState_DFFE_Q_2_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11110001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y41/LUT1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9880 ],
            "I1": [ 9425 ],
            "I0": [ 9439 ],
            "F": [ 10229 ]
          }
        },
        "u.txState_DFFE_Q_2": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y39/DFF5",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:133.1-184.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9432 ],
            "D": [ 10229 ],
            "CLK": [ 9276 ],
            "CE": [ 10225 ]
          }
        },
        "u.txState_DFFE_Q_1": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y39/DFF4",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:133.1-184.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9429 ],
            "D": [ 9878 ],
            "CLK": [ 9276 ],
            "CE": [ 10225 ]
          }
        },
        "u.txState_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y38/DFF5",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:133.1-184.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9422 ],
            "D": [ 10226 ],
            "CLK": [ 9276 ],
            "CE": [ 10225 ]
          }
        },
        "u.txPinRegister_DFFSE_Q_D_MUX2_LUT5_O_S0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000101000001100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y46/LUT6",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9865 ],
            "I2": [ 9860 ],
            "I1": [ 9331 ],
            "I0": [ 9313 ],
            "F": [ 10221 ]
          }
        },
        "u.txPinRegister_DFFSE_Q_D_MUX2_LUT5_O_S0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010000011000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y46/LUT5",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9865 ],
            "I2": [ 9860 ],
            "I1": [ 9307 ],
            "I0": [ 9301 ],
            "F": [ 10220 ]
          }
        },
        "u.txPinRegister_DFFSE_Q_D_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111011111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y44/LUT1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9878 ],
            "I2": [ 10221 ],
            "I1": [ 10220 ],
            "I0": [ 9855 ],
            "F": [ 10217 ]
          }
        },
        "u.txPinRegister_DFFSE_Q_D_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y44/LUT0",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 9878 ],
            "F": [ 10216 ]
          }
        },
        "u.txPinRegister_DFFSE_Q_D_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y44/MUX0",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9897 ],
            "O": [ 10212 ],
            "I1": [ 10217 ],
            "I0": [ 10216 ]
          }
        },
        "u.txPinRegister_DFFSE_Q": {
          "hide_name": 0,
          "type": "DFFSE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y41/DFF0",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:133.1-184.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:67.8-67.66",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "SET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "SET": [ 10259 ],
            "Q": [ 10214 ],
            "D": [ 10212 ],
            "CLK": [ 9276 ],
            "CE": [ 9420 ]
          }
        },
        "u.txCounter_DFFE_Q_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y39/LUT7",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9910 ],
            "I1": [ 9425 ],
            "I0": [ 9439 ],
            "F": [ 9914 ]
          }
        },
        "u.txCounter_DFFE_Q_9_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y41/LUT3",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10069 ],
            "I1": [ 9425 ],
            "I0": [ 9439 ],
            "F": [ 10208 ]
          }
        },
        "u.txCounter_DFFE_Q_9": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y41/DFF3",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:133.1-184.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9482 ],
            "D": [ 10208 ],
            "CLK": [ 9276 ],
            "CE": [ 9486 ]
          }
        },
        "u.txCounter_DFFE_Q_8_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y41/LUT2",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10070 ],
            "I1": [ 9425 ],
            "I0": [ 9439 ],
            "F": [ 10205 ]
          }
        },
        "u.txCounter_DFFE_Q_8": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y41/DFF1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:133.1-184.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9481 ],
            "D": [ 10205 ],
            "CLK": [ 9276 ],
            "CE": [ 9486 ]
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_3_CIN_ALU_COUT_SUM_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_1": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y40/ALU2",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:147.18-147.31|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10258 ],
            "SUM": [ 9959 ],
            "I3": [ 10258 ],
            "I1": [ 9452 ],
            "I0": [ 10259 ],
            "COUT": [ 10202 ],
            "CIN": [ 10200 ]
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_3_CIN_ALU_COUT_SUM_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y40/ALU3",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:147.18-147.31|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10258 ],
            "SUM": [ 9945 ],
            "I3": [ 10258 ],
            "I1": [ 9451 ],
            "I0": [ 10259 ],
            "COUT": [ 10198 ],
            "CIN": [ 10202 ]
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_3_CIN_ALU_COUT_SUM_ALU_SUM_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y40/ALU1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:147.18-147.31|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10258 ],
            "SUM": [ 9975 ],
            "I3": [ 10258 ],
            "I1": [ 9453 ],
            "I0": [ 10259 ],
            "COUT": [ 10200 ],
            "CIN": [ 10180 ]
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_3_CIN_ALU_COUT_SUM_ALU_SUM_5_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y40/ALU4",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:147.18-147.31|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10258 ],
            "SUM": [ 9941 ],
            "I3": [ 10258 ],
            "I1": [ 9450 ],
            "I0": [ 10259 ],
            "COUT": [ 10196 ],
            "CIN": [ 10198 ]
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_3_CIN_ALU_COUT_SUM_ALU_SUM_5": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y40/ALU5",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:147.18-147.31|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10258 ],
            "SUM": [ 9936 ],
            "I3": [ 10258 ],
            "I1": [ 9478 ],
            "I0": [ 10259 ],
            "COUT": [ 10194 ],
            "CIN": [ 10196 ]
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_3_CIN_ALU_COUT_SUM_ALU_SUM_4": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y40/ALU0",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:147.18-147.31|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10258 ],
            "SUM": [ 9932 ],
            "I3": [ 10258 ],
            "I1": [ 9477 ],
            "I0": [ 10259 ],
            "COUT": [ 10192 ],
            "CIN": [ 10194 ]
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_3_CIN_ALU_COUT_SUM_ALU_SUM_3": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y40/ALU1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:147.18-147.31|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10258 ],
            "SUM": [ 9928 ],
            "I3": [ 10258 ],
            "I1": [ 9476 ],
            "I0": [ 10259 ],
            "COUT": [ 10177 ],
            "CIN": [ 10192 ]
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_3_CIN_ALU_COUT_SUM_ALU_SUM_2_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y40/ALU3",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:147.18-147.31|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10258 ],
            "SUM": [ 10024 ],
            "I3": [ 10258 ],
            "I1": [ 9470 ],
            "I0": [ 10259 ],
            "COUT": [ 10182 ],
            "CIN": [ 10187 ]
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_3_CIN_ALU_COUT_SUM_ALU_SUM_2_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y40/ALU1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:147.18-147.31|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10258 ],
            "SUM": [ 10189 ],
            "I3": [ 10258 ],
            "I1": [ 9473 ],
            "I0": [ 10258 ],
            "COUT": [ 10186 ],
            "CIN": [ 10263 ]
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_3_CIN_ALU_COUT_SUM_ALU_SUM_2": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y40/ALU2",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:147.18-147.31|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10258 ],
            "SUM": [ 10035 ],
            "I3": [ 10258 ],
            "I1": [ 9471 ],
            "I0": [ 10259 ],
            "COUT": [ 10187 ],
            "CIN": [ 10186 ]
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_3_CIN_ALU_COUT_SUM_ALU_SUM_1_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y40/ALU5",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:147.18-147.31|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10258 ],
            "SUM": [ 10004 ],
            "I3": [ 10258 ],
            "I1": [ 9445 ],
            "I0": [ 10259 ],
            "COUT": [ 10179 ],
            "CIN": [ 10183 ]
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_3_CIN_ALU_COUT_SUM_ALU_SUM_1": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y40/ALU4",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:147.18-147.31|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10258 ],
            "SUM": [ 10014 ],
            "I3": [ 10258 ],
            "I1": [ 9447 ],
            "I0": [ 10259 ],
            "COUT": [ 10183 ],
            "CIN": [ 10182 ]
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_3_CIN_ALU_COUT_SUM_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y40/ALU0",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:147.18-147.31|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10258 ],
            "SUM": [ 9991 ],
            "I3": [ 10258 ],
            "I1": [ 9469 ],
            "I0": [ 10259 ],
            "COUT": [ 10180 ],
            "CIN": [ 10179 ]
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_3_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y40/ALU2",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:147.18-147.31|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10258 ],
            "SUM": [ 9924 ],
            "I3": [ 10258 ],
            "I1": [ 9475 ],
            "I0": [ 10259 ],
            "COUT": [ 10175 ],
            "CIN": [ 10177 ]
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_3": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y40/ALU3",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:147.18-147.31|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10258 ],
            "SUM": [ 9920 ],
            "I3": [ 10258 ],
            "I1": [ 9483 ],
            "I0": [ 10259 ],
            "COUT": [ 10173 ],
            "CIN": [ 10175 ]
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_2": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y40/ALU4",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:147.18-147.31|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10258 ],
            "SUM": [ 10069 ],
            "I3": [ 10258 ],
            "I1": [ 9482 ],
            "I0": [ 10259 ],
            "COUT": [ 10171 ],
            "CIN": [ 10173 ]
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_1": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y40/ALU5",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:147.18-147.31|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10258 ],
            "SUM": [ 10070 ],
            "I3": [ 10258 ],
            "I1": [ 9481 ],
            "I0": [ 10259 ],
            "COUT": [ 10169 ],
            "CIN": [ 10171 ]
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y40/ALU0",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:147.18-147.31|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10258 ],
            "SUM": [ 10071 ],
            "I3": [ 10258 ],
            "I1": [ 9480 ],
            "I0": [ 10259 ],
            "COUT": [ 10060 ],
            "CIN": [ 10169 ]
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y40/LUT2",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10071 ],
            "I1": [ 9425 ],
            "I0": [ 9439 ],
            "F": [ 10166 ]
          }
        },
        "u.txCounter_DFFE_Q_7": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y40/DFF5",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:133.1-184.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9480 ],
            "D": [ 10166 ],
            "CLK": [ 9276 ],
            "CE": [ 9486 ]
          }
        },
        "u.txCounter_DFFE_Q_6_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y39/LUT0",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10061 ],
            "I1": [ 9425 ],
            "I0": [ 9439 ],
            "F": [ 10163 ]
          }
        },
        "u.txCounter_DFFE_Q_6": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y39/DFF0",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:133.1-184.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9458 ],
            "D": [ 10163 ],
            "CLK": [ 9276 ],
            "CE": [ 9486 ]
          }
        },
        "u.txCounter_DFFE_Q_5_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y39/LUT1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10058 ],
            "I1": [ 9425 ],
            "I0": [ 9439 ],
            "F": [ 10160 ]
          }
        },
        "u.txCounter_DFFE_Q_5": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y39/DFF1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:133.1-184.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9457 ],
            "D": [ 10160 ],
            "CLK": [ 9276 ],
            "CE": [ 9486 ]
          }
        },
        "u.txCounter_DFFE_Q_4_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y39/LUT4",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10055 ],
            "I1": [ 9425 ],
            "I0": [ 9439 ],
            "F": [ 10157 ]
          }
        },
        "u.txCounter_DFFE_Q_4": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y39/DFF4",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:133.1-184.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9456 ],
            "D": [ 10157 ],
            "CLK": [ 9276 ],
            "CE": [ 9486 ]
          }
        },
        "u.txCounter_DFFE_Q_3_D_LUT3_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y39/LUT1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 10153 ]
          }
        },
        "u.txCounter_DFFE_Q_3_D_LUT3_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y39/LUT0",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 10152 ]
          }
        },
        "u.txCounter_DFFE_Q_3_D_LUT3_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y39/MUX0",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9936 ],
            "O": [ 10145 ],
            "I1": [ 10153 ],
            "I0": [ 10152 ]
          }
        },
        "u.txCounter_DFFE_Q_3_D_LUT3_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y39/LUT3",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 10148 ]
          }
        },
        "u.txCounter_DFFE_Q_3_D_LUT3_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y39/LUT2",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 10147 ]
          }
        },
        "u.txCounter_DFFE_Q_3_D_LUT3_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y39/MUX2",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9936 ],
            "O": [ 10144 ],
            "I1": [ 10148 ],
            "I0": [ 10147 ]
          }
        },
        "u.txCounter_DFFE_Q_3_D_LUT3_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y39/MUX1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9932 ],
            "O": [ 10129 ],
            "I1": [ 10145 ],
            "I0": [ 10144 ]
          }
        },
        "u.txCounter_DFFE_Q_3_D_LUT3_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y39/LUT5",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 10140 ]
          }
        },
        "u.txCounter_DFFE_Q_3_D_LUT3_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y39/LUT4",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 10139 ]
          }
        },
        "u.txCounter_DFFE_Q_3_D_LUT3_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y39/MUX4",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9936 ],
            "O": [ 10132 ],
            "I1": [ 10140 ],
            "I0": [ 10139 ]
          }
        },
        "u.txCounter_DFFE_Q_3_D_LUT3_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y39/LUT7",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 10135 ]
          }
        },
        "u.txCounter_DFFE_Q_3_D_LUT3_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y39/LUT6",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 10134 ]
          }
        },
        "u.txCounter_DFFE_Q_3_D_LUT3_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y39/MUX6",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9936 ],
            "O": [ 10131 ],
            "I1": [ 10135 ],
            "I0": [ 10134 ]
          }
        },
        "u.txCounter_DFFE_Q_3_D_LUT3_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y39/MUX5",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9932 ],
            "O": [ 10128 ],
            "I1": [ 10132 ],
            "I0": [ 10131 ]
          }
        },
        "u.txCounter_DFFE_Q_3_D_LUT3_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y39/MUX3",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:166.14-166.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9928 ],
            "O": [ 10097 ],
            "I1": [ 10129 ],
            "I0": [ 10128 ]
          }
        },
        "u.txCounter_DFFE_Q_3_D_LUT3_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y39/LUT1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 10124 ]
          }
        },
        "u.txCounter_DFFE_Q_3_D_LUT3_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y39/LUT0",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 10123 ]
          }
        },
        "u.txCounter_DFFE_Q_3_D_LUT3_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y39/MUX0",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9936 ],
            "O": [ 10116 ],
            "I1": [ 10124 ],
            "I0": [ 10123 ]
          }
        },
        "u.txCounter_DFFE_Q_3_D_LUT3_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y39/LUT3",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 10119 ]
          }
        },
        "u.txCounter_DFFE_Q_3_D_LUT3_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y39/LUT2",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 10118 ]
          }
        },
        "u.txCounter_DFFE_Q_3_D_LUT3_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y39/MUX2",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9936 ],
            "O": [ 10115 ],
            "I1": [ 10119 ],
            "I0": [ 10118 ]
          }
        },
        "u.txCounter_DFFE_Q_3_D_LUT3_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y39/MUX1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9932 ],
            "O": [ 10100 ],
            "I1": [ 10116 ],
            "I0": [ 10115 ]
          }
        },
        "u.txCounter_DFFE_Q_3_D_LUT3_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y39/LUT5",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 10111 ]
          }
        },
        "u.txCounter_DFFE_Q_3_D_LUT3_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y39/LUT4",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 10110 ]
          }
        },
        "u.txCounter_DFFE_Q_3_D_LUT3_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y39/MUX4",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9936 ],
            "O": [ 10103 ],
            "I1": [ 10111 ],
            "I0": [ 10110 ]
          }
        },
        "u.txCounter_DFFE_Q_3_D_LUT3_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y39/LUT7",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 10106 ]
          }
        },
        "u.txCounter_DFFE_Q_3_D_LUT3_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y39/LUT6",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9991 ],
            "I2": [ 10014 ],
            "I1": [ 10035 ],
            "I0": [ 9473 ],
            "F": [ 10105 ]
          }
        },
        "u.txCounter_DFFE_Q_3_D_LUT3_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y39/MUX6",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9936 ],
            "O": [ 10102 ],
            "I1": [ 10106 ],
            "I0": [ 10105 ]
          }
        },
        "u.txCounter_DFFE_Q_3_D_LUT3_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y39/MUX5",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9932 ],
            "O": [ 10099 ],
            "I1": [ 10103 ],
            "I0": [ 10102 ]
          }
        },
        "u.txCounter_DFFE_Q_3_D_LUT3_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y39/MUX3",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:166.14-166.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9928 ],
            "O": [ 10096 ],
            "I1": [ 10100 ],
            "I0": [ 10099 ]
          }
        },
        "u.txCounter_DFFE_Q_3_D_LUT3_F_I2_MUX2_LUT8_O": {
          "hide_name": 0,
          "type": "MUX2_LUT8",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y39/MUX7",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:172.14-172.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9924 ],
            "O": [ 9903 ],
            "I1": [ 10097 ],
            "I0": [ 10096 ]
          }
        },
        "u.txCounter_DFFE_Q_3_D_LUT3_F_I2_MUX2_LUT5_S0_O_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y39/LUT7",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9910 ],
            "I2": [ 9909 ],
            "I1": [ 9908 ],
            "I0": [ 9905 ],
            "F": [ 10092 ]
          }
        },
        "u.txCounter_DFFE_Q_3_D_LUT3_F_I2_MUX2_LUT5_S0_O_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y39/LUT6",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 10091 ]
          }
        },
        "u.txCounter_DFFE_Q_3_D_LUT3_F_I2_MUX2_LUT5_S0_O_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y39/MUX6",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9902 ],
            "O": [ 9952 ],
            "I1": [ 10092 ],
            "I0": [ 10091 ]
          }
        },
        "u.txCounter_DFFE_Q_3_D_LUT3_F_I2_MUX2_LUT5_S0_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y38/LUT2",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 10088 ]
          }
        },
        "u.txCounter_DFFE_Q_3_D_LUT3_F_I2_MUX2_LUT5_S0": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y38/MUX2",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9903 ],
            "O": [ 9957 ],
            "I1": [ 10086 ],
            "I0": [ 10088 ]
          }
        },
        "u.txCounter_DFFE_Q_3_D_LUT3_F_I2_LUT4_I0": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y38/LUT3",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10049 ],
            "I2": [ 10055 ],
            "I1": [ 10058 ],
            "I0": [ 10061 ],
            "F": [ 10086 ]
          }
        },
        "u.txCounter_DFFE_Q_3_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y39/LUT1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 10082 ]
          }
        },
        "u.txCounter_DFFE_Q_3_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y39/LUT0",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 10081 ]
          }
        },
        "u.txCounter_DFFE_Q_3_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y39/MUX0",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9945 ],
            "O": [ 10074 ],
            "I1": [ 10082 ],
            "I0": [ 10081 ]
          }
        },
        "u.txCounter_DFFE_Q_3_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y39/LUT3",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 10077 ]
          }
        },
        "u.txCounter_DFFE_Q_3_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y39/LUT2",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9959 ],
            "I2": [ 9975 ],
            "I1": [ 10004 ],
            "I0": [ 10024 ],
            "F": [ 10076 ]
          }
        },
        "u.txCounter_DFFE_Q_3_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y39/MUX2",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9945 ],
            "O": [ 10073 ],
            "I1": [ 10077 ],
            "I0": [ 10076 ]
          }
        },
        "u.txCounter_DFFE_Q_3_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y39/MUX1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9941 ],
            "O": [ 9902 ],
            "I1": [ 10074 ],
            "I0": [ 10073 ]
          }
        },
        "u.txCounter_DFFE_Q_3_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y40/LUT7",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10071 ],
            "I2": [ 10070 ],
            "I1": [ 10069 ],
            "I0": [ 9920 ],
            "F": [ 9905 ]
          }
        },
        "u.txCounter_DFFE_Q_3_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_1": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y40/ALU0",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:147.18-147.31|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10258 ],
            "SUM": [ 9909 ],
            "I3": [ 10258 ],
            "I1": [ 9466 ],
            "I0": [ 10259 ],
            "COUT": [ 10065 ],
            "CIN": [ 10063 ]
          }
        },
        "u.txCounter_DFFE_Q_3_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y40/ALU1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:147.18-147.31|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10258 ],
            "SUM": [ 9910 ],
            "I3": [ 10258 ],
            "I1": [ 9465 ],
            "I0": [ 10259 ],
            "COUT": [ 10066 ],
            "CIN": [ 10065 ]
          }
        },
        "u.txCounter_DFFE_Q_3_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y40/ALU5",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:147.18-147.31|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10258 ],
            "SUM": [ 9908 ],
            "I3": [ 10258 ],
            "I1": [ 9467 ],
            "I0": [ 10259 ],
            "COUT": [ 10063 ],
            "CIN": [ 10052 ]
          }
        },
        "u.txCounter_DFFE_Q_3_D_LUT3_F_I2_ALU_SUM_3": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y40/ALU1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:147.18-147.31|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10258 ],
            "SUM": [ 10061 ],
            "I3": [ 10258 ],
            "I1": [ 9458 ],
            "I0": [ 10259 ],
            "COUT": [ 10057 ],
            "CIN": [ 10060 ]
          }
        },
        "u.txCounter_DFFE_Q_3_D_LUT3_F_I2_ALU_SUM_2": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y40/ALU2",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:147.18-147.31|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10258 ],
            "SUM": [ 10058 ],
            "I3": [ 10258 ],
            "I1": [ 9457 ],
            "I0": [ 10259 ],
            "COUT": [ 10054 ],
            "CIN": [ 10057 ]
          }
        },
        "u.txCounter_DFFE_Q_3_D_LUT3_F_I2_ALU_SUM_1": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y40/ALU3",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:147.18-147.31|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10258 ],
            "SUM": [ 10055 ],
            "I3": [ 10258 ],
            "I1": [ 9456 ],
            "I0": [ 10259 ],
            "COUT": [ 10051 ],
            "CIN": [ 10054 ]
          }
        },
        "u.txCounter_DFFE_Q_3_D_LUT3_F_I2_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y40/ALU4",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:147.18-147.31|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10258 ],
            "SUM": [ 10049 ],
            "I3": [ 10258 ],
            "I1": [ 9455 ],
            "I0": [ 10259 ],
            "COUT": [ 10052 ],
            "CIN": [ 10051 ]
          }
        },
        "u.txCounter_DFFE_Q_3_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y40/LUT2",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10049 ],
            "I1": [ 9425 ],
            "I0": [ 9439 ],
            "F": [ 10047 ]
          }
        },
        "u.txCounter_DFFE_Q_3": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y39/DFF3",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:133.1-184.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9455 ],
            "D": [ 10047 ],
            "CLK": [ 9276 ],
            "CE": [ 9486 ]
          }
        },
        "u.txCounter_DFFE_Q_2_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y39/LUT0",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9908 ],
            "I1": [ 9425 ],
            "I0": [ 9439 ],
            "F": [ 10000 ]
          }
        },
        "u.txCounter_DFFE_Q_24_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01010100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y41/LUT2",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9425 ],
            "I1": [ 9439 ],
            "I0": [ 9473 ],
            "F": [ 10043 ]
          }
        },
        "u.txCounter_DFFE_Q_24": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y41/DFF1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:133.1-184.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9473 ],
            "D": [ 10043 ],
            "CLK": [ 9276 ],
            "CE": [ 9486 ]
          }
        },
        "u.txCounter_DFFE_Q_23_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y38/LUT5",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10035 ],
            "I2": [ 9432 ],
            "I1": [ 9429 ],
            "I0": [ 9422 ],
            "F": [ 10039 ]
          }
        },
        "u.txCounter_DFFE_Q_23_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101011000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y38/LUT4",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10035 ],
            "I2": [ 9432 ],
            "I1": [ 9429 ],
            "I0": [ 9422 ],
            "F": [ 10038 ]
          }
        },
        "u.txCounter_DFFE_Q_23_D_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y38/MUX4",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9957 ],
            "O": [ 10029 ],
            "I1": [ 10039 ],
            "I0": [ 10038 ]
          }
        },
        "u.txCounter_DFFE_Q_23_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101011000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y38/LUT7",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10035 ],
            "I2": [ 9432 ],
            "I1": [ 9429 ],
            "I0": [ 9422 ],
            "F": [ 10032 ]
          }
        },
        "u.txCounter_DFFE_Q_23_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101011000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y38/LUT6",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10035 ],
            "I2": [ 9432 ],
            "I1": [ 9429 ],
            "I0": [ 9422 ],
            "F": [ 10031 ]
          }
        },
        "u.txCounter_DFFE_Q_23_D_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y38/MUX6",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9957 ],
            "O": [ 10028 ],
            "I1": [ 10032 ],
            "I0": [ 10031 ]
          }
        },
        "u.txCounter_DFFE_Q_23_D_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y38/MUX5",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9952 ],
            "O": [ 10026 ],
            "I1": [ 10029 ],
            "I0": [ 10028 ]
          }
        },
        "u.txCounter_DFFE_Q_23": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y41/DFF0",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:133.1-184.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9471 ],
            "D": [ 10026 ],
            "CLK": [ 9276 ],
            "CE": [ 9486 ]
          }
        },
        "u.txCounter_DFFE_Q_22_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y41/LUT6",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10024 ],
            "I1": [ 9425 ],
            "I0": [ 9439 ],
            "F": [ 10022 ]
          }
        },
        "u.txCounter_DFFE_Q_22": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y41/DFF5",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:133.1-184.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9470 ],
            "D": [ 10022 ],
            "CLK": [ 9276 ],
            "CE": [ 9486 ]
          }
        },
        "u.txCounter_DFFE_Q_21_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y38/LUT1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10014 ],
            "I2": [ 9432 ],
            "I1": [ 9429 ],
            "I0": [ 9422 ],
            "F": [ 10018 ]
          }
        },
        "u.txCounter_DFFE_Q_21_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101011000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y38/LUT0",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10014 ],
            "I2": [ 9432 ],
            "I1": [ 9429 ],
            "I0": [ 9422 ],
            "F": [ 10017 ]
          }
        },
        "u.txCounter_DFFE_Q_21_D_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y38/MUX0",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9957 ],
            "O": [ 10009 ],
            "I1": [ 10018 ],
            "I0": [ 10017 ]
          }
        },
        "u.txCounter_DFFE_Q_21_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101011000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y38/LUT3",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10014 ],
            "I2": [ 9432 ],
            "I1": [ 9429 ],
            "I0": [ 9422 ],
            "F": [ 10012 ]
          }
        },
        "u.txCounter_DFFE_Q_21_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101011000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y38/LUT2",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10014 ],
            "I2": [ 9432 ],
            "I1": [ 9429 ],
            "I0": [ 9422 ],
            "F": [ 10011 ]
          }
        },
        "u.txCounter_DFFE_Q_21_D_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y38/MUX2",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9957 ],
            "O": [ 10008 ],
            "I1": [ 10012 ],
            "I0": [ 10011 ]
          }
        },
        "u.txCounter_DFFE_Q_21_D_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y38/MUX1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9952 ],
            "O": [ 10006 ],
            "I1": [ 10009 ],
            "I0": [ 10008 ]
          }
        },
        "u.txCounter_DFFE_Q_21": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y37/DFF5",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:133.1-184.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9447 ],
            "D": [ 10006 ],
            "CLK": [ 9276 ],
            "CE": [ 9486 ]
          }
        },
        "u.txCounter_DFFE_Q_20_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y39/LUT4",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10004 ],
            "I1": [ 9425 ],
            "I0": [ 9439 ],
            "F": [ 10002 ]
          }
        },
        "u.txCounter_DFFE_Q_20": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y39/DFF4",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:133.1-184.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9445 ],
            "D": [ 10002 ],
            "CLK": [ 9276 ],
            "CE": [ 9486 ]
          }
        },
        "u.txCounter_DFFE_Q_2": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y38/DFF2",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:133.1-184.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9467 ],
            "D": [ 10000 ],
            "CLK": [ 9276 ],
            "CE": [ 9486 ]
          }
        },
        "u.txCounter_DFFE_Q_1_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y39/LUT2",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9909 ],
            "I1": [ 9425 ],
            "I0": [ 9439 ],
            "F": [ 9916 ]
          }
        },
        "u.txCounter_DFFE_Q_19_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y37/LUT1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9991 ],
            "I2": [ 9432 ],
            "I1": [ 9429 ],
            "I0": [ 9422 ],
            "F": [ 9995 ]
          }
        },
        "u.txCounter_DFFE_Q_19_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101011000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y37/LUT0",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9991 ],
            "I2": [ 9432 ],
            "I1": [ 9429 ],
            "I0": [ 9422 ],
            "F": [ 9994 ]
          }
        },
        "u.txCounter_DFFE_Q_19_D_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y37/MUX0",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9957 ],
            "O": [ 9986 ],
            "I1": [ 9995 ],
            "I0": [ 9994 ]
          }
        },
        "u.txCounter_DFFE_Q_19_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101011000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y37/LUT3",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9991 ],
            "I2": [ 9432 ],
            "I1": [ 9429 ],
            "I0": [ 9422 ],
            "F": [ 9989 ]
          }
        },
        "u.txCounter_DFFE_Q_19_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101011000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y37/LUT2",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9991 ],
            "I2": [ 9432 ],
            "I1": [ 9429 ],
            "I0": [ 9422 ],
            "F": [ 9988 ]
          }
        },
        "u.txCounter_DFFE_Q_19_D_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y37/MUX2",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9957 ],
            "O": [ 9985 ],
            "I1": [ 9989 ],
            "I0": [ 9988 ]
          }
        },
        "u.txCounter_DFFE_Q_19_D_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y37/MUX1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9952 ],
            "O": [ 9983 ],
            "I1": [ 9986 ],
            "I0": [ 9985 ]
          }
        },
        "u.txCounter_DFFE_Q_19": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y37/DFF4",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:133.1-184.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9469 ],
            "D": [ 9983 ],
            "CLK": [ 9276 ],
            "CE": [ 9486 ]
          }
        },
        "u.txCounter_DFFE_Q_18_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y38/LUT5",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9975 ],
            "I2": [ 9432 ],
            "I1": [ 9429 ],
            "I0": [ 9422 ],
            "F": [ 9979 ]
          }
        },
        "u.txCounter_DFFE_Q_18_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101011000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y38/LUT4",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9975 ],
            "I2": [ 9432 ],
            "I1": [ 9429 ],
            "I0": [ 9422 ],
            "F": [ 9978 ]
          }
        },
        "u.txCounter_DFFE_Q_18_D_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y38/MUX4",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9957 ],
            "O": [ 9970 ],
            "I1": [ 9979 ],
            "I0": [ 9978 ]
          }
        },
        "u.txCounter_DFFE_Q_18_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101011000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y38/LUT7",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9975 ],
            "I2": [ 9432 ],
            "I1": [ 9429 ],
            "I0": [ 9422 ],
            "F": [ 9973 ]
          }
        },
        "u.txCounter_DFFE_Q_18_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101011000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y38/LUT6",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9975 ],
            "I2": [ 9432 ],
            "I1": [ 9429 ],
            "I0": [ 9422 ],
            "F": [ 9972 ]
          }
        },
        "u.txCounter_DFFE_Q_18_D_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y38/MUX6",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9957 ],
            "O": [ 9969 ],
            "I1": [ 9973 ],
            "I0": [ 9972 ]
          }
        },
        "u.txCounter_DFFE_Q_18_D_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y38/MUX5",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9952 ],
            "O": [ 9967 ],
            "I1": [ 9970 ],
            "I0": [ 9969 ]
          }
        },
        "u.txCounter_DFFE_Q_18": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y39/DFF2",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:133.1-184.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9453 ],
            "D": [ 9967 ],
            "CLK": [ 9276 ],
            "CE": [ 9486 ]
          }
        },
        "u.txCounter_DFFE_Q_17_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y38/LUT1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9959 ],
            "I2": [ 9432 ],
            "I1": [ 9429 ],
            "I0": [ 9422 ],
            "F": [ 9963 ]
          }
        },
        "u.txCounter_DFFE_Q_17_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101011000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y38/LUT0",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9959 ],
            "I2": [ 9432 ],
            "I1": [ 9429 ],
            "I0": [ 9422 ],
            "F": [ 9962 ]
          }
        },
        "u.txCounter_DFFE_Q_17_D_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y38/MUX0",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9957 ],
            "O": [ 9950 ],
            "I1": [ 9963 ],
            "I0": [ 9962 ]
          }
        },
        "u.txCounter_DFFE_Q_17_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101011000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y38/LUT3",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9959 ],
            "I2": [ 9432 ],
            "I1": [ 9429 ],
            "I0": [ 9422 ],
            "F": [ 9955 ]
          }
        },
        "u.txCounter_DFFE_Q_17_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101011000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y38/LUT2",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9959 ],
            "I2": [ 9432 ],
            "I1": [ 9429 ],
            "I0": [ 9422 ],
            "F": [ 9954 ]
          }
        },
        "u.txCounter_DFFE_Q_17_D_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y38/MUX2",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9957 ],
            "O": [ 9949 ],
            "I1": [ 9955 ],
            "I0": [ 9954 ]
          }
        },
        "u.txCounter_DFFE_Q_17_D_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y38/MUX1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9952 ],
            "O": [ 9947 ],
            "I1": [ 9950 ],
            "I0": [ 9949 ]
          }
        },
        "u.txCounter_DFFE_Q_17": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y39/DFF5",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:133.1-184.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9452 ],
            "D": [ 9947 ],
            "CLK": [ 9276 ],
            "CE": [ 9486 ]
          }
        },
        "u.txCounter_DFFE_Q_16_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y37/LUT7",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9945 ],
            "I1": [ 9425 ],
            "I0": [ 9439 ],
            "F": [ 9943 ]
          }
        },
        "u.txCounter_DFFE_Q_16": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y41/DFF4",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:133.1-184.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9451 ],
            "D": [ 9943 ],
            "CLK": [ 9276 ],
            "CE": [ 9486 ]
          }
        },
        "u.txCounter_DFFE_Q_15_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y37/LUT5",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9941 ],
            "I1": [ 9425 ],
            "I0": [ 9439 ],
            "F": [ 9938 ]
          }
        },
        "u.txCounter_DFFE_Q_15": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y37/DFF5",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:133.1-184.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9450 ],
            "D": [ 9938 ],
            "CLK": [ 9276 ],
            "CE": [ 9486 ]
          }
        },
        "u.txCounter_DFFE_Q_14_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y38/LUT3",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9936 ],
            "I1": [ 9425 ],
            "I0": [ 9439 ],
            "F": [ 9934 ]
          }
        },
        "u.txCounter_DFFE_Q_14": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y41/DFF2",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:133.1-184.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9478 ],
            "D": [ 9934 ],
            "CLK": [ 9276 ],
            "CE": [ 9486 ]
          }
        },
        "u.txCounter_DFFE_Q_13_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y37/LUT4",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9932 ],
            "I1": [ 9425 ],
            "I0": [ 9439 ],
            "F": [ 9930 ]
          }
        },
        "u.txCounter_DFFE_Q_13": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y37/DFF0",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:133.1-184.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9477 ],
            "D": [ 9930 ],
            "CLK": [ 9276 ],
            "CE": [ 9486 ]
          }
        },
        "u.txCounter_DFFE_Q_12_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y37/LUT1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9928 ],
            "I1": [ 9425 ],
            "I0": [ 9439 ],
            "F": [ 9926 ]
          }
        },
        "u.txCounter_DFFE_Q_12": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y37/DFF1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:133.1-184.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9476 ],
            "D": [ 9926 ],
            "CLK": [ 9276 ],
            "CE": [ 9486 ]
          }
        },
        "u.txCounter_DFFE_Q_11_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y37/LUT6",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9924 ],
            "I1": [ 9425 ],
            "I0": [ 9439 ],
            "F": [ 9922 ]
          }
        },
        "u.txCounter_DFFE_Q_11": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y37/DFF3",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:133.1-184.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9475 ],
            "D": [ 9922 ],
            "CLK": [ 9276 ],
            "CE": [ 9486 ]
          }
        },
        "u.txCounter_DFFE_Q_10_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y41/LUT7",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9920 ],
            "I1": [ 9425 ],
            "I0": [ 9439 ],
            "F": [ 9918 ]
          }
        },
        "u.txCounter_DFFE_Q_10": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y41/DFF5",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:133.1-184.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9483 ],
            "D": [ 9918 ],
            "CLK": [ 9276 ],
            "CE": [ 9486 ]
          }
        },
        "u.txCounter_DFFE_Q_1": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y39/DFF2",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:133.1-184.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9466 ],
            "D": [ 9916 ],
            "CLK": [ 9276 ],
            "CE": [ 9486 ]
          }
        },
        "u.txCounter_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y39/DFF1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:133.1-184.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9465 ],
            "D": [ 9914 ],
            "CLK": [ 9276 ],
            "CE": [ 9486 ]
          }
        },
        "u.txBitNumber_DFFRE_Q_RESET_MUX2_LUT5_O_I1_LUT4_F_I1_LUT4_I3_I1_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000101000001100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y46/LUT1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9865 ],
            "I2": [ 9860 ],
            "I1": [ 9321 ],
            "I0": [ 9295 ],
            "F": [ 9899 ]
          }
        },
        "u.txBitNumber_DFFRE_Q_RESET_MUX2_LUT5_O_I1_LUT4_F_I1_LUT4_I3_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010000011000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y46/LUT7",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9865 ],
            "I2": [ 9860 ],
            "I1": [ 9289 ],
            "I0": [ 9284 ],
            "F": [ 9898 ]
          }
        },
        "u.txBitNumber_DFFRE_Q_RESET_MUX2_LUT5_O_I1_LUT4_F_I1_LUT4_I3_1_F_LUT3_F_1": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y40/LUT7",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9910 ],
            "I1": [ 9909 ],
            "I0": [ 9908 ],
            "F": [ 9882 ]
          }
        },
        "u.txBitNumber_DFFRE_Q_RESET_MUX2_LUT5_O_I1_LUT4_F_I1_LUT4_I3_1_F_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00010100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y39/LUT4",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9432 ],
            "I1": [ 9429 ],
            "I0": [ 9422 ],
            "F": [ 9878 ]
          }
        },
        "u.txBitNumber_DFFRE_Q_RESET_MUX2_LUT5_O_I1_LUT4_F_I1_LUT4_I3_1_F_LUT2_F_1": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y41/LUT7",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 9905 ],
            "I0": [ 9440 ],
            "F": [ 9874 ]
          }
        },
        "u.txBitNumber_DFFRE_Q_RESET_MUX2_LUT5_O_I1_LUT4_F_I1_LUT4_I3_1_F_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y40/LUT6",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 9903 ],
            "I0": [ 9902 ],
            "F": [ 9884 ]
          }
        },
        "u.txBitNumber_DFFRE_Q_RESET_MUX2_LUT5_O_I1_LUT4_F_I1_LUT4_I3_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y44/LUT7",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9894 ],
            "I2": [ 9865 ],
            "I1": [ 9860 ],
            "I0": [ 9855 ],
            "F": [ 9880 ]
          }
        },
        "u.txBitNumber_DFFRE_Q_RESET_MUX2_LUT5_O_I1_LUT4_F_I1_LUT4_I3": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111110100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y44/LUT5",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9894 ],
            "I2": [ 9899 ],
            "I1": [ 9898 ],
            "I0": [ 9855 ],
            "F": [ 9897 ]
          }
        },
        "u.txBitNumber_DFFRE_Q_RESET_MUX2_LUT5_O_I1_LUT4_F_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y41/LUT0",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 9432 ],
            "I0": [ 9422 ],
            "F": [ 9894 ]
          }
        },
        "u.txBitNumber_DFFRE_Q_RESET_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0010000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y42/LUT1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9884 ],
            "I2": [ 9882 ],
            "I1": [ 9894 ],
            "I0": [ 9878 ],
            "F": [ 9890 ]
          }
        },
        "u.txBitNumber_DFFRE_Q_RESET_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y42/LUT0",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 9889 ]
          }
        },
        "u.txBitNumber_DFFRE_Q_RESET_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y42/MUX0",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9874 ],
            "O": [ 9857 ],
            "I1": [ 9890 ],
            "I0": [ 9889 ]
          }
        },
        "$PACKER_GND_DRV": {
          "hide_name": 1,
          "type": "GOWIN_GND",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X0Y0/GND"
          },
          "port_directions": {
            "G": "output"
          },
          "connections": {
            "G": [ 10259 ]
          }
        },
        "u.txBitNumber_DFFRE_Q_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y44/ALU3",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:161.36-161.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10258 ],
            "SUM": [ 9853 ],
            "I3": [ 10258 ],
            "I1": [ 9855 ],
            "I0": [ 10259 ],
            "COUT": [ 9886 ],
            "CIN": [ 9863 ]
          }
        },
        "u.txBitNumber_DFFRE_Q_CE_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0010000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y42/LUT3",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9884 ],
            "I2": [ 9882 ],
            "I1": [ 9880 ],
            "I0": [ 9878 ],
            "F": [ 9872 ]
          }
        },
        "u.txBitNumber_DFFRE_Q_CE_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y42/LUT2",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 9871 ]
          }
        },
        "u.txBitNumber_DFFRE_Q_CE_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y42/MUX2",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9874 ],
            "O": [ 9852 ],
            "I1": [ 9872 ],
            "I0": [ 9871 ]
          }
        },
        "u.txBitNumber_DFFRE_Q_2_D_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y44/LUT6",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 9865 ],
            "F": [ 9868 ]
          }
        },
        "u.txBitNumber_DFFRE_Q_2": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y44/DFF5",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:133.1-184.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 9857 ],
            "Q": [ 9865 ],
            "D": [ 9868 ],
            "CLK": [ 9276 ],
            "CE": [ 9852 ]
          }
        },
        "u.txBitNumber_DFFRE_Q_1_D_ALU_SUM_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y44/ALU1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:161.36-161.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10258 ],
            "SUM": [ 9866 ],
            "I3": [ 10258 ],
            "I1": [ 9865 ],
            "I0": [ 10258 ],
            "COUT": [ 9862 ],
            "CIN": [ 10264 ]
          }
        },
        "u.txBitNumber_DFFRE_Q_1_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y44/ALU2",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:161.36-161.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10258 ],
            "SUM": [ 9859 ],
            "I3": [ 10258 ],
            "I1": [ 9860 ],
            "I0": [ 10259 ],
            "COUT": [ 9863 ],
            "CIN": [ 9862 ]
          }
        },
        "u.txBitNumber_DFFRE_Q_1": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y44/DFF2",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:133.1-184.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 9857 ],
            "Q": [ 9860 ],
            "D": [ 9859 ],
            "CLK": [ 9276 ],
            "CE": [ 9852 ]
          }
        },
        "u.txBitNumber_DFFRE_Q": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y44/DFF3",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:133.1-184.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 9857 ],
            "Q": [ 9855 ],
            "D": [ 9853 ],
            "CLK": [ 9276 ],
            "CE": [ 9852 ]
          }
        },
        "u.rxState_DFFE_Q_D_LUT2_F_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y41/LUT4",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9697 ],
            "I1": [ 9692 ],
            "I0": [ 9689 ],
            "F": [ 9842 ]
          }
        },
        "u.rxState_DFFE_Q_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y39/LUT3",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 9651 ],
            "I0": [ 9842 ],
            "F": [ 9838 ]
          }
        },
        "u.rxState_DFFE_Q_CE_LUT4_F_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y40/LUT6",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 9623 ],
            "I0": [ 9644 ],
            "F": [ 9763 ]
          }
        },
        "u.rxState_DFFE_Q_CE_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000101000001000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y39/LUT5",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9847 ],
            "I2": [ 9727 ],
            "I1": [ 9763 ],
            "I0": [ 9706 ],
            "F": [ 9837 ]
          }
        },
        "u.rxState_DFFE_Q_2_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100111110001111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y39/LUT7",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9842 ],
            "I2": [ 9648 ],
            "I1": [ 9646 ],
            "I0": [ 9636 ],
            "F": [ 9844 ]
          }
        },
        "u.rxState_DFFE_Q_2": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y39/DFF4",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:194.1-235.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9648 ],
            "D": [ 9844 ],
            "CLK": [ 9276 ],
            "CE": [ 9837 ]
          }
        },
        "u.rxState_DFFE_Q_1_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001010001010100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y39/LUT5",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9842 ],
            "I2": [ 9648 ],
            "I1": [ 9646 ],
            "I0": [ 9636 ],
            "F": [ 9840 ]
          }
        },
        "u.rxState_DFFE_Q_1": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y39/DFF5",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:194.1-235.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9646 ],
            "D": [ 9840 ],
            "CLK": [ 9276 ],
            "CE": [ 9837 ]
          }
        },
        "u.rxState_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y39/DFF3",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:194.1-235.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9636 ],
            "D": [ 9838 ],
            "CLK": [ 9276 ],
            "CE": [ 9837 ]
          }
        },
        "u.rxCounter_DFFE_Q_D_LUT3_F_I1_LUT3_I2_F_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y38/LUT7",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9746 ],
            "I2": [ 9749 ],
            "I1": [ 9719 ],
            "I0": [ 9752 ],
            "F": [ 9833 ]
          }
        },
        "u.rxCounter_DFFE_Q_D_LUT3_F_I1_LUT3_I2_F_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y38/LUT6",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 9832 ]
          }
        },
        "u.rxCounter_DFFE_Q_D_LUT3_F_I1_LUT3_I2_F_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y38/MUX6",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9742 ],
            "O": [ 9640 ],
            "I1": [ 9833 ],
            "I0": [ 9832 ]
          }
        },
        "u.rxCounter_DFFE_Q_D_LUT3_F_I1_LUT3_I2_F_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000001000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y38/LUT6",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9783 ],
            "I2": [ 9787 ],
            "I1": [ 9791 ],
            "I0": [ 9794 ],
            "F": [ 9641 ]
          }
        },
        "u.rxCounter_DFFE_Q_D_LUT3_F_I1_LUT3_I2_F_LUT2_I1_1": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y40/LUT4",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 9638 ],
            "I0": [ 9636 ],
            "F": [ 9623 ]
          }
        },
        "u.rxCounter_DFFE_Q_D_LUT3_F_I1_LUT3_I2_F_LUT2_I1": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y39/LUT2",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 9638 ],
            "I0": [ 9636 ],
            "F": [ 9756 ]
          }
        },
        "u.rxCounter_DFFE_Q_D_LUT3_F_I1_LUT3_I2_F_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y40/LUT6",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 9648 ],
            "I0": [ 9646 ],
            "F": [ 9638 ]
          }
        },
        "u.rxCounter_DFFE_Q_D_LUT3_F_I1_LUT3_I2": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y38/LUT7",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9819 ],
            "I1": [ 9768 ],
            "I0": [ 9777 ],
            "F": [ 9633 ]
          }
        },
        "u.rxCounter_DFFE_Q_D_LUT3_F_I1_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y38/ALU1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:209.30-209.43|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10258 ],
            "SUM": [ 9819 ],
            "I3": [ 10258 ],
            "I1": [ 9709 ],
            "I0": [ 10259 ],
            "COUT": [ 9825 ],
            "CIN": [ 9771 ]
          }
        },
        "u.rxCounter_DFFE_Q_D_LUT3_F_I0_LUT4_F_1_I3_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y35/LUT4",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9793 ],
            "I2": [ 9790 ],
            "I1": [ 9786 ],
            "I0": [ 9782 ],
            "F": [ 9822 ]
          }
        },
        "u.rxCounter_DFFE_Q_D_LUT3_F_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y35/LUT6",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9822 ],
            "I2": [ 9775 ],
            "I1": [ 9713 ],
            "I0": [ 9709 ],
            "F": [ 9758 ]
          }
        },
        "u.rxCounter_DFFE_Q_D_LUT3_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000100000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y37/LUT7",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9716 ],
            "I2": [ 9748 ],
            "I1": [ 9745 ],
            "I0": [ 9741 ],
            "F": [ 9754 ]
          }
        },
        "u.rxCounter_DFFE_Q_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10001100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y35/LUT7",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9763 ],
            "I1": [ 9819 ],
            "I0": [ 9756 ],
            "F": [ 9707 ]
          }
        },
        "u.rxCounter_DFFE_Q_9_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011001000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y37/LUT7",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9629 ],
            "I2": [ 9756 ],
            "I1": [ 9749 ],
            "I0": [ 9644 ],
            "F": [ 9815 ]
          }
        },
        "u.rxCounter_DFFE_Q_9": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y37/DFF0",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:194.1-235.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9748 ],
            "D": [ 9815 ],
            "CLK": [ 9276 ],
            "CE": [ 9706 ]
          }
        },
        "u.rxCounter_DFFE_Q_8_D_LUT2_F_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y37/LUT6",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 9727 ],
            "I0": [ 9763 ],
            "F": [ 9720 ]
          }
        },
        "u.rxCounter_DFFE_Q_8_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y37/LUT5",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 9720 ],
            "I0": [ 9746 ],
            "F": [ 9811 ]
          }
        },
        "u.rxCounter_DFFE_Q_8": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y37/DFF5",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:194.1-235.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9745 ],
            "D": [ 9811 ],
            "CLK": [ 9276 ],
            "CE": [ 9706 ]
          }
        },
        "u.rxCounter_DFFE_Q_7_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011001000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y37/LUT2",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9629 ],
            "I2": [ 9727 ],
            "I1": [ 9742 ],
            "I0": [ 9644 ],
            "F": [ 9808 ]
          }
        },
        "u.rxCounter_DFFE_Q_7": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y37/DFF2",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:194.1-235.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9741 ],
            "D": [ 9808 ],
            "CLK": [ 9276 ],
            "CE": [ 9706 ]
          }
        },
        "u.rxCounter_DFFE_Q_6_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011001000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y37/LUT4",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9629 ],
            "I2": [ 9727 ],
            "I1": [ 9794 ],
            "I0": [ 9644 ],
            "F": [ 9805 ]
          }
        },
        "u.rxCounter_DFFE_Q_6": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y37/DFF4",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:194.1-235.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9793 ],
            "D": [ 9805 ],
            "CLK": [ 9276 ],
            "CE": [ 9706 ]
          }
        },
        "u.rxCounter_DFFE_Q_5_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011001000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y37/LUT0",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9629 ],
            "I2": [ 9756 ],
            "I1": [ 9791 ],
            "I0": [ 9644 ],
            "F": [ 9802 ]
          }
        },
        "u.rxCounter_DFFE_Q_5": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y37/DFF0",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:194.1-235.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9790 ],
            "D": [ 9802 ],
            "CLK": [ 9276 ],
            "CE": [ 9706 ]
          }
        },
        "u.rxCounter_DFFE_Q_4_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y35/LUT7",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9763 ],
            "I1": [ 9756 ],
            "I0": [ 9787 ],
            "F": [ 9799 ]
          }
        },
        "u.rxCounter_DFFE_Q_4": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y35/DFF0",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:194.1-235.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9786 ],
            "D": [ 9799 ],
            "CLK": [ 9276 ],
            "CE": [ 9706 ]
          }
        },
        "u.rxCounter_DFFE_Q_3_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y37/LUT3",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9763 ],
            "I1": [ 9756 ],
            "I0": [ 9783 ],
            "F": [ 9796 ]
          }
        },
        "u.rxCounter_DFFE_Q_3": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y37/DFF3",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:194.1-235.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9782 ],
            "D": [ 9796 ],
            "CLK": [ 9276 ],
            "CE": [ 9706 ]
          }
        },
        "u.rxCounter_DFFE_Q_2_D_LUT3_F_I0_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_2": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y38/ALU1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:209.30-209.43|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10258 ],
            "SUM": [ 9794 ],
            "I3": [ 10258 ],
            "I1": [ 9793 ],
            "I0": [ 10259 ],
            "COUT": [ 9789 ],
            "CIN": [ 9740 ]
          }
        },
        "u.rxCounter_DFFE_Q_2_D_LUT3_F_I0_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_1": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y38/ALU2",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:209.30-209.43|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10258 ],
            "SUM": [ 9791 ],
            "I3": [ 10258 ],
            "I1": [ 9790 ],
            "I0": [ 10259 ],
            "COUT": [ 9785 ],
            "CIN": [ 9789 ]
          }
        },
        "u.rxCounter_DFFE_Q_2_D_LUT3_F_I0_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y38/ALU3",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:209.30-209.43|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10258 ],
            "SUM": [ 9787 ],
            "I3": [ 10258 ],
            "I1": [ 9786 ],
            "I0": [ 10259 ],
            "COUT": [ 9781 ],
            "CIN": [ 9785 ]
          }
        },
        "u.rxCounter_DFFE_Q_2_D_LUT3_F_I0_ALU_SUM_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y38/ALU4",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:209.30-209.43|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10258 ],
            "SUM": [ 9783 ],
            "I3": [ 10258 ],
            "I1": [ 9782 ],
            "I0": [ 10259 ],
            "COUT": [ 9779 ],
            "CIN": [ 9781 ]
          }
        },
        "u.rxCounter_DFFE_Q_2_D_LUT3_F_I0_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y38/ALU5",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:209.30-209.43|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10258 ],
            "SUM": [ 9777 ],
            "I3": [ 10258 ],
            "I1": [ 9775 ],
            "I0": [ 10259 ],
            "COUT": [ 9770 ],
            "CIN": [ 9779 ]
          }
        },
        "u.rxCounter_DFFE_Q_2_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y35/LUT2",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9763 ],
            "I1": [ 9756 ],
            "I0": [ 9777 ],
            "F": [ 9773 ]
          }
        },
        "u.rxCounter_DFFE_Q_2": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y35/DFF3",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:194.1-235.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9775 ],
            "D": [ 9773 ],
            "CLK": [ 9276 ],
            "CE": [ 9706 ]
          }
        },
        "u.rxCounter_DFFE_Q_1_D_LUT3_F_I1_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y38/ALU0",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:209.30-209.43|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10258 ],
            "SUM": [ 9768 ],
            "I3": [ 10258 ],
            "I1": [ 9713 ],
            "I0": [ 10259 ],
            "COUT": [ 9771 ],
            "CIN": [ 9770 ]
          }
        },
        "u.rxCounter_DFFE_Q_1_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10001100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y35/LUT4",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9763 ],
            "I1": [ 9768 ],
            "I0": [ 9756 ],
            "F": [ 9711 ]
          }
        },
        "u.rxCounter_DFFE_Q_12_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01110011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y37/LUT2",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9763 ],
            "I1": [ 9734 ],
            "I0": [ 9727 ],
            "F": [ 9760 ]
          }
        },
        "u.rxCounter_DFFE_Q_12": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y37/DFF2",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:194.1-235.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9734 ],
            "D": [ 9760 ],
            "CLK": [ 9276 ],
            "CE": [ 9706 ]
          }
        },
        "u.rxCounter_DFFE_Q_11_D_LUT4_F_I1_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I0": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111000011110000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y37/LUT1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9758 ],
            "I2": [ 9756 ],
            "I1": [ 9754 ],
            "I0": [ 9752 ],
            "F": [ 9727 ]
          }
        },
        "u.rxCounter_DFFE_Q_11_D_LUT4_F_I1_ALU_SUM_COUT_ALU_CIN_SUM_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y37/LUT3",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 9734 ],
            "I0": [ 9723 ],
            "F": [ 9752 ]
          }
        },
        "u.rxCounter_DFFE_Q_11_D_LUT4_F_I1_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_2": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y38/ALU4",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:209.30-209.43|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10258 ],
            "SUM": [ 9749 ],
            "I3": [ 10258 ],
            "I1": [ 9748 ],
            "I0": [ 10259 ],
            "COUT": [ 9744 ],
            "CIN": [ 9737 ]
          }
        },
        "u.rxCounter_DFFE_Q_11_D_LUT4_F_I1_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_1": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y38/ALU5",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:209.30-209.43|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10258 ],
            "SUM": [ 9746 ],
            "I3": [ 10258 ],
            "I1": [ 9745 ],
            "I0": [ 10259 ],
            "COUT": [ 9739 ],
            "CIN": [ 9744 ]
          }
        },
        "u.rxCounter_DFFE_Q_11_D_LUT4_F_I1_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y38/ALU0",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:209.30-209.43|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10258 ],
            "SUM": [ 9742 ],
            "I3": [ 10258 ],
            "I1": [ 9741 ],
            "I0": [ 10259 ],
            "COUT": [ 9740 ],
            "CIN": [ 9739 ]
          }
        },
        "u.rxCounter_DFFE_Q_11_D_LUT4_F_I1_ALU_SUM_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y38/ALU3",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:209.30-209.43|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10258 ],
            "SUM": [ 9719 ],
            "I3": [ 10258 ],
            "I1": [ 9716 ],
            "I0": [ 10259 ],
            "COUT": [ 9737 ],
            "CIN": [ 9731 ]
          }
        },
        "u.rxCounter_DFFE_Q_11_D_LUT4_F_I1_ALU_SUM_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y38/ALU1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:209.30-209.43|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10258 ],
            "SUM": [ 9735 ],
            "I3": [ 10258 ],
            "I1": [ 9734 ],
            "I0": [ 10258 ],
            "COUT": [ 9730 ],
            "CIN": [ 10265 ]
          }
        },
        "u.rxCounter_DFFE_Q_11_D_LUT4_F_I1_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y38/ALU2",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:209.30-209.43|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10258 ],
            "SUM": [ 9725 ],
            "I3": [ 10258 ],
            "I1": [ 9723 ],
            "I0": [ 10259 ],
            "COUT": [ 9731 ],
            "CIN": [ 9730 ]
          }
        },
        "u.rxCounter_DFFE_Q_11_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011001000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y37/LUT6",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9629 ],
            "I2": [ 9727 ],
            "I1": [ 9725 ],
            "I0": [ 9644 ],
            "F": [ 9722 ]
          }
        },
        "u.rxCounter_DFFE_Q_11": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y37/DFF5",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:194.1-235.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9723 ],
            "D": [ 9722 ],
            "CLK": [ 9276 ],
            "CE": [ 9706 ]
          }
        },
        "u.rxCounter_DFFE_Q_10_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y37/LUT4",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 9720 ],
            "I0": [ 9719 ],
            "F": [ 9715 ]
          }
        },
        "u.rxCounter_DFFE_Q_10": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y37/DFF4",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:194.1-235.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9716 ],
            "D": [ 9715 ],
            "CLK": [ 9276 ],
            "CE": [ 9706 ]
          }
        },
        "u.rxCounter_DFFE_Q_1": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y35/DFF1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:194.1-235.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9713 ],
            "D": [ 9711 ],
            "CLK": [ 9276 ],
            "CE": [ 9706 ]
          }
        },
        "u.rxCounter_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y35/DFF2",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:194.1-235.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9709 ],
            "D": [ 9707 ],
            "CLK": [ 9276 ],
            "CE": [ 9706 ]
          }
        },
        "u.rxBitNumber_DFFRE_Q_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y41/ALU3",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:220.28-220.43|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10258 ],
            "SUM": [ 9688 ],
            "I3": [ 10258 ],
            "I1": [ 9689 ],
            "I0": [ 10259 ],
            "COUT": [ 9704 ],
            "CIN": [ 9695 ]
          }
        },
        "u.rxBitNumber_DFFRE_Q_CE_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y42/LUT6",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 9651 ],
            "I0": [ 9627 ],
            "F": [ 9687 ]
          }
        },
        "u.rxBitNumber_DFFRE_Q_2_D_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y42/LUT7",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 9697 ],
            "F": [ 9700 ]
          }
        },
        "u.rxBitNumber_DFFRE_Q_2": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y42/DFF1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:194.1-235.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 9627 ],
            "Q": [ 9697 ],
            "D": [ 9700 ],
            "CLK": [ 9276 ],
            "CE": [ 9687 ]
          }
        },
        "u.rxBitNumber_DFFRE_Q_1_D_ALU_SUM_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y41/ALU1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:220.28-220.43|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10258 ],
            "SUM": [ 9698 ],
            "I3": [ 10258 ],
            "I1": [ 9697 ],
            "I0": [ 10258 ],
            "COUT": [ 9694 ],
            "CIN": [ 10266 ]
          }
        },
        "u.rxBitNumber_DFFRE_Q_1_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y41/ALU2",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:220.28-220.43|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10258 ],
            "SUM": [ 9691 ],
            "I3": [ 10258 ],
            "I1": [ 9692 ],
            "I0": [ 10259 ],
            "COUT": [ 9695 ],
            "CIN": [ 9694 ]
          }
        },
        "u.rxBitNumber_DFFRE_Q_1": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y41/DFF5",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:194.1-235.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 9627 ],
            "Q": [ 9692 ],
            "D": [ 9691 ],
            "CLK": [ 9276 ],
            "CE": [ 9687 ]
          }
        },
        "u.rxBitNumber_DFFRE_Q": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y41/DFF3",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:194.1-235.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 9627 ],
            "Q": [ 9689 ],
            "D": [ 9688 ],
            "CLK": [ 9276 ],
            "CE": [ 9687 ]
          }
        },
        "u.led_DFFE_Q_D_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y42/LUT4",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 9657 ],
            "F": [ 9669 ]
          }
        },
        "u.led_DFFE_Q_5_D_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y48/LUT1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 9667 ],
            "F": [ 9683 ]
          }
        },
        "u.led_DFFE_Q_5": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y49/DFF3",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:188.1-192.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9352 ],
            "D": [ 9683 ],
            "CLK": [ 9276 ],
            "CE": [ 9624 ]
          }
        },
        "u.led_DFFE_Q_4_D_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y49/LUT5",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 9665 ],
            "F": [ 9680 ]
          }
        },
        "u.led_DFFE_Q_4": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y49/DFF2",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:188.1-192.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9349 ],
            "D": [ 9680 ],
            "CLK": [ 9276 ],
            "CE": [ 9624 ]
          }
        },
        "u.led_DFFE_Q_3_D_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y48/LUT7",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 9663 ],
            "F": [ 9677 ]
          }
        },
        "u.led_DFFE_Q_3": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y48/DFF0",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:188.1-192.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9346 ],
            "D": [ 9677 ],
            "CLK": [ 9276 ],
            "CE": [ 9624 ]
          }
        },
        "u.led_DFFE_Q_2_D_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y47/LUT1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 9661 ],
            "F": [ 9674 ]
          }
        },
        "u.led_DFFE_Q_2": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y47/DFF3",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:188.1-192.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9343 ],
            "D": [ 9674 ],
            "CLK": [ 9276 ],
            "CE": [ 9624 ]
          }
        },
        "u.led_DFFE_Q_1_D_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y43/LUT6",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 9659 ],
            "F": [ 9671 ]
          }
        },
        "u.led_DFFE_Q_1": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y44/DFF0",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:188.1-192.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9340 ],
            "D": [ 9671 ],
            "CLK": [ 9276 ],
            "CE": [ 9624 ]
          }
        },
        "u.led_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y46/DFF0",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:188.1-192.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9337 ],
            "D": [ 9669 ],
            "CLK": [ 9276 ],
            "CE": [ 9624 ]
          }
        },
        "u.dataIn_DFFE_Q_7": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y48/DFF3",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:194.1-235.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9667 ],
            "D": [ 9665 ],
            "CLK": [ 9276 ],
            "CE": [ 9651 ]
          }
        },
        "u.dataIn_DFFE_Q_6": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y48/DFF4",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:194.1-235.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9665 ],
            "D": [ 9663 ],
            "CLK": [ 9276 ],
            "CE": [ 9651 ]
          }
        },
        "u.dataIn_DFFE_Q_5": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y46/DFF2",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:194.1-235.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9663 ],
            "D": [ 9661 ],
            "CLK": [ 9276 ],
            "CE": [ 9651 ]
          }
        },
        "u.dataIn_DFFE_Q_4": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y46/DFF4",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:194.1-235.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9661 ],
            "D": [ 9659 ],
            "CLK": [ 9276 ],
            "CE": [ 9651 ]
          }
        },
        "u.dataIn_DFFE_Q_3": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y42/DFF5",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:194.1-235.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9659 ],
            "D": [ 9657 ],
            "CLK": [ 9276 ],
            "CE": [ 9651 ]
          }
        },
        "u.dataIn_DFFE_Q_2": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y40/DFF0",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:194.1-235.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9657 ],
            "D": [ 9655 ],
            "CLK": [ 9276 ],
            "CE": [ 9651 ]
          }
        },
        "u.dataIn_DFFE_Q_1": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y35/DFF2",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:194.1-235.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9655 ],
            "D": [ 9653 ],
            "CLK": [ 9276 ],
            "CE": [ 9651 ]
          }
        },
        "u.dataIn_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y35/DFF5",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:194.1-235.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9653 ],
            "D": [ 9652 ],
            "CLK": [ 9276 ],
            "CE": [ 9651 ]
          }
        },
        "u.clk_IBUF_O": {
          "hide_name": 0,
          "type": "IBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X0Y6/IOBA",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:10.16-10.19",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001",
            "&PULL_MODE=UP": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 9276 ],
            "I": [ 9270 ]
          }
        },
        "u.byteReady_DFFE_Q_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00000100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y40/LUT7",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9648 ],
            "I1": [ 9646 ],
            "I0": [ 9636 ],
            "F": [ 9644 ]
          }
        },
        "u.byteReady_DFFE_Q_CE_LUT3_F_I2_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000100010001000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y39/LUT1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9641 ],
            "I2": [ 9640 ],
            "I1": [ 9638 ],
            "I0": [ 9636 ],
            "F": [ 9632 ]
          }
        },
        "u.byteReady_DFFE_Q_CE_LUT3_F_I2_MUX2_LUT5_O_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y39/LUT0",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 9638 ],
            "I0": [ 9636 ],
            "F": [ 9631 ]
          }
        },
        "u.byteReady_DFFE_Q_CE_LUT3_F_I2_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y39/MUX0",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9633 ],
            "O": [ 9629 ],
            "I1": [ 9632 ],
            "I0": [ 9631 ]
          }
        },
        "u.byteReady_DFFE_Q_CE_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00001110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y40/LUT7",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9629 ],
            "I1": [ 9623 ],
            "I0": [ 9627 ],
            "F": [ 9621 ]
          }
        },
        "u.byteReady_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y40/DFF3",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:194.1-235.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9624 ],
            "D": [ 9623 ],
            "CLK": [ 9276 ],
            "CE": [ 9621 ]
          }
        },
        "$PACKER_VCC_DRV": {
          "hide_name": 1,
          "type": "GOWIN_VCC",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X0Y0/VCC"
          },
          "port_directions": {
            "V": "output"
          },
          "connections": {
            "V": [ 10258 ]
          }
        },
        "txIntervalCounter_DFFR_Q_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y43/ALU2",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:46.30-46.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10258 ],
            "SUM": [ 9489 ],
            "I3": [ 10258 ],
            "I1": [ 9390 ],
            "I0": [ 10259 ],
            "COUT": [ 9618 ],
            "CIN": [ 9536 ]
          }
        },
        "txIntervalCounter_DFFR_Q_9_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y43/ALU5",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:46.30-46.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10258 ],
            "SUM": [ 9615 ],
            "I3": [ 10258 ],
            "I1": [ 9396 ],
            "I0": [ 10259 ],
            "COUT": [ 9613 ],
            "CIN": [ 9496 ]
          }
        },
        "txIntervalCounter_DFFR_Q_9": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y43/DFF5",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:40.5-49.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 9281 ],
            "Q": [ 9396 ],
            "D": [ 9615 ],
            "CLK": [ 9276 ]
          }
        },
        "txIntervalCounter_DFFR_Q_8_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y43/ALU0",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:46.30-46.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10258 ],
            "SUM": [ 9611 ],
            "I3": [ 10258 ],
            "I1": [ 9395 ],
            "I0": [ 10259 ],
            "COUT": [ 9609 ],
            "CIN": [ 9613 ]
          }
        },
        "txIntervalCounter_DFFR_Q_8": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y43/DFF0",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:40.5-49.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 9281 ],
            "Q": [ 9395 ],
            "D": [ 9611 ],
            "CLK": [ 9276 ]
          }
        },
        "txIntervalCounter_DFFR_Q_7_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y43/ALU1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:46.30-46.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10258 ],
            "SUM": [ 9607 ],
            "I3": [ 10258 ],
            "I1": [ 9383 ],
            "I0": [ 10259 ],
            "COUT": [ 9605 ],
            "CIN": [ 9609 ]
          }
        },
        "txIntervalCounter_DFFR_Q_7": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y44/DFF4",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:40.5-49.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 9281 ],
            "Q": [ 9383 ],
            "D": [ 9607 ],
            "CLK": [ 9276 ]
          }
        },
        "txIntervalCounter_DFFR_Q_6_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y43/ALU2",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:46.30-46.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10258 ],
            "SUM": [ 9603 ],
            "I3": [ 10258 ],
            "I1": [ 9382 ],
            "I0": [ 10259 ],
            "COUT": [ 9601 ],
            "CIN": [ 9605 ]
          }
        },
        "txIntervalCounter_DFFR_Q_6": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y43/DFF4",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:40.5-49.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 9281 ],
            "Q": [ 9382 ],
            "D": [ 9603 ],
            "CLK": [ 9276 ]
          }
        },
        "txIntervalCounter_DFFR_Q_5_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y43/ALU3",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:46.30-46.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10258 ],
            "SUM": [ 9599 ],
            "I3": [ 10258 ],
            "I1": [ 9381 ],
            "I0": [ 10259 ],
            "COUT": [ 9597 ],
            "CIN": [ 9601 ]
          }
        },
        "txIntervalCounter_DFFR_Q_5": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y43/DFF3",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:40.5-49.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 9281 ],
            "Q": [ 9381 ],
            "D": [ 9599 ],
            "CLK": [ 9276 ]
          }
        },
        "txIntervalCounter_DFFR_Q_4_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y43/ALU4",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:46.30-46.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10258 ],
            "SUM": [ 9595 ],
            "I3": [ 10258 ],
            "I1": [ 9380 ],
            "I0": [ 10259 ],
            "COUT": [ 9593 ],
            "CIN": [ 9597 ]
          }
        },
        "txIntervalCounter_DFFR_Q_4": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y43/DFF4",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:40.5-49.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 9281 ],
            "Q": [ 9380 ],
            "D": [ 9595 ],
            "CLK": [ 9276 ]
          }
        },
        "txIntervalCounter_DFFR_Q_3_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y43/ALU5",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:46.30-46.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10258 ],
            "SUM": [ 9582 ],
            "I3": [ 10258 ],
            "I1": [ 9393 ],
            "I0": [ 10259 ],
            "COUT": [ 9580 ],
            "CIN": [ 9593 ]
          }
        },
        "txIntervalCounter_DFFR_Q_31_D_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y44/LUT2",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 9368 ],
            "F": [ 9590 ]
          }
        },
        "txIntervalCounter_DFFR_Q_31": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y44/DFF3",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:40.5-49.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 9281 ],
            "Q": [ 9368 ],
            "D": [ 9590 ],
            "CLK": [ 9276 ]
          }
        },
        "txIntervalCounter_DFFR_Q_30_D_ALU_SUM_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y43/ALU1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:46.30-46.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10258 ],
            "SUM": [ 9588 ],
            "I3": [ 10258 ],
            "I1": [ 9368 ],
            "I0": [ 10258 ],
            "COUT": [ 9586 ],
            "CIN": [ 10267 ]
          }
        },
        "txIntervalCounter_DFFR_Q_30_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y43/ALU2",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:46.30-46.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10258 ],
            "SUM": [ 9584 ],
            "I3": [ 10258 ],
            "I1": [ 9367 ],
            "I0": [ 10259 ],
            "COUT": [ 9578 ],
            "CIN": [ 9586 ]
          }
        },
        "txIntervalCounter_DFFR_Q_30": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y43/DFF2",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:40.5-49.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 9281 ],
            "Q": [ 9367 ],
            "D": [ 9584 ],
            "CLK": [ 9276 ]
          }
        },
        "txIntervalCounter_DFFR_Q_3": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y43/DFF5",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:40.5-49.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 9281 ],
            "Q": [ 9393 ],
            "D": [ 9582 ],
            "CLK": [ 9276 ]
          }
        },
        "txIntervalCounter_DFFR_Q_2_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y43/ALU0",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:46.30-46.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10258 ],
            "SUM": [ 9538 ],
            "I3": [ 10258 ],
            "I1": [ 9392 ],
            "I0": [ 10259 ],
            "COUT": [ 9535 ],
            "CIN": [ 9580 ]
          }
        },
        "txIntervalCounter_DFFR_Q_29_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y43/ALU3",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:46.30-46.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10258 ],
            "SUM": [ 9576 ],
            "I3": [ 10258 ],
            "I1": [ 9366 ],
            "I0": [ 10259 ],
            "COUT": [ 9574 ],
            "CIN": [ 9578 ]
          }
        },
        "txIntervalCounter_DFFR_Q_29": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y43/DFF3",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:40.5-49.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 9281 ],
            "Q": [ 9366 ],
            "D": [ 9576 ],
            "CLK": [ 9276 ]
          }
        },
        "txIntervalCounter_DFFR_Q_28_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y43/ALU4",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:46.30-46.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10258 ],
            "SUM": [ 9572 ],
            "I3": [ 10258 ],
            "I1": [ 9365 ],
            "I0": [ 10259 ],
            "COUT": [ 9570 ],
            "CIN": [ 9574 ]
          }
        },
        "txIntervalCounter_DFFR_Q_28": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y43/DFF4",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:40.5-49.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 9281 ],
            "Q": [ 9365 ],
            "D": [ 9572 ],
            "CLK": [ 9276 ]
          }
        },
        "txIntervalCounter_DFFR_Q_27_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y43/ALU5",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:46.30-46.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10258 ],
            "SUM": [ 9568 ],
            "I3": [ 10258 ],
            "I1": [ 9373 ],
            "I0": [ 10259 ],
            "COUT": [ 9566 ],
            "CIN": [ 9570 ]
          }
        },
        "txIntervalCounter_DFFR_Q_27": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y43/DFF5",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:40.5-49.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 9281 ],
            "Q": [ 9373 ],
            "D": [ 9568 ],
            "CLK": [ 9276 ]
          }
        },
        "txIntervalCounter_DFFR_Q_26_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y43/ALU0",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:46.30-46.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10258 ],
            "SUM": [ 9564 ],
            "I3": [ 10258 ],
            "I1": [ 9372 ],
            "I0": [ 10259 ],
            "COUT": [ 9562 ],
            "CIN": [ 9566 ]
          }
        },
        "txIntervalCounter_DFFR_Q_26": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y43/DFF0",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:40.5-49.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 9281 ],
            "Q": [ 9372 ],
            "D": [ 9564 ],
            "CLK": [ 9276 ]
          }
        },
        "txIntervalCounter_DFFR_Q_25_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y43/ALU1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:46.30-46.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10258 ],
            "SUM": [ 9560 ],
            "I3": [ 10258 ],
            "I1": [ 9371 ],
            "I0": [ 10259 ],
            "COUT": [ 9558 ],
            "CIN": [ 9562 ]
          }
        },
        "txIntervalCounter_DFFR_Q_25": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y43/DFF1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:40.5-49.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 9281 ],
            "Q": [ 9371 ],
            "D": [ 9560 ],
            "CLK": [ 9276 ]
          }
        },
        "txIntervalCounter_DFFR_Q_24_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y43/ALU2",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:46.30-46.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10258 ],
            "SUM": [ 9556 ],
            "I3": [ 10258 ],
            "I1": [ 9370 ],
            "I0": [ 10259 ],
            "COUT": [ 9554 ],
            "CIN": [ 9558 ]
          }
        },
        "txIntervalCounter_DFFR_Q_24": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y43/DFF2",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:40.5-49.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 9281 ],
            "Q": [ 9370 ],
            "D": [ 9556 ],
            "CLK": [ 9276 ]
          }
        },
        "txIntervalCounter_DFFR_Q_23_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y43/ALU3",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:46.30-46.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10258 ],
            "SUM": [ 9552 ],
            "I3": [ 10258 ],
            "I1": [ 9413 ],
            "I0": [ 10259 ],
            "COUT": [ 9550 ],
            "CIN": [ 9554 ]
          }
        },
        "txIntervalCounter_DFFR_Q_23": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y43/DFF3",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:40.5-49.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 9281 ],
            "Q": [ 9413 ],
            "D": [ 9552 ],
            "CLK": [ 9276 ]
          }
        },
        "txIntervalCounter_DFFR_Q_22_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y43/ALU4",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:46.30-46.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10258 ],
            "SUM": [ 9548 ],
            "I3": [ 10258 ],
            "I1": [ 9411 ],
            "I0": [ 10259 ],
            "COUT": [ 9546 ],
            "CIN": [ 9550 ]
          }
        },
        "txIntervalCounter_DFFR_Q_22": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y43/DFF4",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:40.5-49.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 9281 ],
            "Q": [ 9411 ],
            "D": [ 9548 ],
            "CLK": [ 9276 ]
          }
        },
        "txIntervalCounter_DFFR_Q_21_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y43/ALU5",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:46.30-46.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10258 ],
            "SUM": [ 9544 ],
            "I3": [ 10258 ],
            "I1": [ 9409 ],
            "I0": [ 10259 ],
            "COUT": [ 9542 ],
            "CIN": [ 9546 ]
          }
        },
        "txIntervalCounter_DFFR_Q_21": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y44/DFF3",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:40.5-49.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 9281 ],
            "Q": [ 9409 ],
            "D": [ 9544 ],
            "CLK": [ 9276 ]
          }
        },
        "txIntervalCounter_DFFR_Q_20_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y43/ALU0",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:46.30-46.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10258 ],
            "SUM": [ 9540 ],
            "I3": [ 10258 ],
            "I1": [ 9407 ],
            "I0": [ 10259 ],
            "COUT": [ 9533 ],
            "CIN": [ 9542 ]
          }
        },
        "txIntervalCounter_DFFR_Q_20": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y43/DFF0",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:40.5-49.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 9281 ],
            "Q": [ 9407 ],
            "D": [ 9540 ],
            "CLK": [ 9276 ]
          }
        },
        "txIntervalCounter_DFFR_Q_2": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y43/DFF0",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:40.5-49.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 9281 ],
            "Q": [ 9392 ],
            "D": [ 9538 ],
            "CLK": [ 9276 ]
          }
        },
        "txIntervalCounter_DFFR_Q_1_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y43/ALU1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:46.30-46.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10258 ],
            "SUM": [ 9491 ],
            "I3": [ 10258 ],
            "I1": [ 9391 ],
            "I0": [ 10259 ],
            "COUT": [ 9536 ],
            "CIN": [ 9535 ]
          }
        },
        "txIntervalCounter_DFFR_Q_19_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y43/ALU1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:46.30-46.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10258 ],
            "SUM": [ 9531 ],
            "I3": [ 10258 ],
            "I1": [ 9418 ],
            "I0": [ 10259 ],
            "COUT": [ 9529 ],
            "CIN": [ 9533 ]
          }
        },
        "txIntervalCounter_DFFR_Q_19": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y43/DFF1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:40.5-49.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 9281 ],
            "Q": [ 9418 ],
            "D": [ 9531 ],
            "CLK": [ 9276 ]
          }
        },
        "txIntervalCounter_DFFR_Q_18_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y43/ALU2",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:46.30-46.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10258 ],
            "SUM": [ 9527 ],
            "I3": [ 10258 ],
            "I1": [ 9417 ],
            "I0": [ 10259 ],
            "COUT": [ 9525 ],
            "CIN": [ 9529 ]
          }
        },
        "txIntervalCounter_DFFR_Q_18": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y43/DFF2",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:40.5-49.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 9281 ],
            "Q": [ 9417 ],
            "D": [ 9527 ],
            "CLK": [ 9276 ]
          }
        },
        "txIntervalCounter_DFFR_Q_17_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y43/ALU3",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:46.30-46.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10258 ],
            "SUM": [ 9523 ],
            "I3": [ 10258 ],
            "I1": [ 9416 ],
            "I0": [ 10259 ],
            "COUT": [ 9521 ],
            "CIN": [ 9525 ]
          }
        },
        "txIntervalCounter_DFFR_Q_17": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y43/DFF3",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:40.5-49.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 9281 ],
            "Q": [ 9416 ],
            "D": [ 9523 ],
            "CLK": [ 9276 ]
          }
        },
        "txIntervalCounter_DFFR_Q_16_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y43/ALU4",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:46.30-46.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10258 ],
            "SUM": [ 9519 ],
            "I3": [ 10258 ],
            "I1": [ 9415 ],
            "I0": [ 10259 ],
            "COUT": [ 9517 ],
            "CIN": [ 9521 ]
          }
        },
        "txIntervalCounter_DFFR_Q_16": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y43/DFF4",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:40.5-49.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 9281 ],
            "Q": [ 9415 ],
            "D": [ 9519 ],
            "CLK": [ 9276 ]
          }
        },
        "txIntervalCounter_DFFR_Q_15_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y43/ALU5",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:46.30-46.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10258 ],
            "SUM": [ 9515 ],
            "I3": [ 10258 ],
            "I1": [ 9388 ],
            "I0": [ 10259 ],
            "COUT": [ 9513 ],
            "CIN": [ 9517 ]
          }
        },
        "txIntervalCounter_DFFR_Q_15": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y44/DFF2",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:40.5-49.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 9281 ],
            "Q": [ 9388 ],
            "D": [ 9515 ],
            "CLK": [ 9276 ]
          }
        },
        "txIntervalCounter_DFFR_Q_14_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y43/ALU0",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:46.30-46.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10258 ],
            "SUM": [ 9511 ],
            "I3": [ 10258 ],
            "I1": [ 9387 ],
            "I0": [ 10259 ],
            "COUT": [ 9509 ],
            "CIN": [ 9513 ]
          }
        },
        "txIntervalCounter_DFFR_Q_14": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y43/DFF0",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:40.5-49.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 9281 ],
            "Q": [ 9387 ],
            "D": [ 9511 ],
            "CLK": [ 9276 ]
          }
        },
        "txIntervalCounter_DFFR_Q_13_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y43/ALU1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:46.30-46.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10258 ],
            "SUM": [ 9507 ],
            "I3": [ 10258 ],
            "I1": [ 9386 ],
            "I0": [ 10259 ],
            "COUT": [ 9505 ],
            "CIN": [ 9509 ]
          }
        },
        "txIntervalCounter_DFFR_Q_13": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y43/DFF1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:40.5-49.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 9281 ],
            "Q": [ 9386 ],
            "D": [ 9507 ],
            "CLK": [ 9276 ]
          }
        },
        "txIntervalCounter_DFFR_Q_12_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y43/ALU2",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:46.30-46.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10258 ],
            "SUM": [ 9503 ],
            "I3": [ 10258 ],
            "I1": [ 9385 ],
            "I0": [ 10259 ],
            "COUT": [ 9501 ],
            "CIN": [ 9505 ]
          }
        },
        "txIntervalCounter_DFFR_Q_12": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y43/DFF2",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:40.5-49.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 9281 ],
            "Q": [ 9385 ],
            "D": [ 9503 ],
            "CLK": [ 9276 ]
          }
        },
        "txIntervalCounter_DFFR_Q_11_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y43/ALU3",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:46.30-46.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10258 ],
            "SUM": [ 9499 ],
            "I3": [ 10258 ],
            "I1": [ 9398 ],
            "I0": [ 10259 ],
            "COUT": [ 9495 ],
            "CIN": [ 9501 ]
          }
        },
        "txIntervalCounter_DFFR_Q_11": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y43/DFF3",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:40.5-49.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 9281 ],
            "Q": [ 9398 ],
            "D": [ 9499 ],
            "CLK": [ 9276 ]
          }
        },
        "txIntervalCounter_DFFR_Q_10_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y43/ALU4",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:46.30-46.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10258 ],
            "SUM": [ 9493 ],
            "I3": [ 10258 ],
            "I1": [ 9397 ],
            "I0": [ 10259 ],
            "COUT": [ 9496 ],
            "CIN": [ 9495 ]
          }
        },
        "txIntervalCounter_DFFR_Q_10": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y43/DFF4",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:40.5-49.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 9281 ],
            "Q": [ 9397 ],
            "D": [ 9493 ],
            "CLK": [ 9276 ]
          }
        },
        "txIntervalCounter_DFFR_Q_1": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y43/DFF1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:40.5-49.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 9281 ],
            "Q": [ 9391 ],
            "D": [ 9491 ],
            "CLK": [ 9276 ]
          }
        },
        "txIntervalCounter_DFFR_Q": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y43/DFF5",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:40.5-49.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 9281 ],
            "Q": [ 9390 ],
            "D": [ 9489 ],
            "CLK": [ 9276 ]
          }
        },
        "sendOnLow_LUT4_I0_F_MUX2_LUT5_I0_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y41/LUT5",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 9485 ]
          }
        },
        "sendOnLow_LUT4_I0_F_MUX2_LUT5_I0": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y41/MUX4",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9436 ],
            "O": [ 9486 ],
            "I1": [ 9485 ],
            "I0": [ 9427 ]
          }
        },
        "sendOnLow_LUT4_I0_1_I3_LUT4_F_I1_LUT4_F_1_I0_LUT4_F_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y41/LUT6",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9483 ],
            "I2": [ 9482 ],
            "I1": [ 9481 ],
            "I0": [ 9480 ],
            "F": [ 9463 ]
          }
        },
        "sendOnLow_LUT4_I0_1_I3_LUT4_F_I1_LUT4_F_1_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y37/LUT4",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9478 ],
            "I2": [ 9477 ],
            "I1": [ 9476 ],
            "I0": [ 9475 ],
            "F": [ 9462 ]
          }
        },
        "sendOnLow_LUT4_I0_1_I3_LUT4_F_I1_LUT4_F_1_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y41/LUT5",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9473 ],
            "I2": [ 9471 ],
            "I1": [ 9470 ],
            "I0": [ 9469 ],
            "F": [ 9461 ]
          }
        },
        "sendOnLow_LUT4_I0_1_I3_LUT4_F_I1_LUT4_F_1_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y39/LUT6",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9467 ],
            "I1": [ 9466 ],
            "I0": [ 9465 ],
            "F": [ 9460 ]
          }
        },
        "sendOnLow_LUT4_I0_1_I3_LUT4_F_I1_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y41/LUT0",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9463 ],
            "I2": [ 9462 ],
            "I1": [ 9461 ],
            "I0": [ 9460 ],
            "F": [ 9442 ]
          }
        },
        "sendOnLow_LUT4_I0_1_I3_LUT4_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y40/LUT7",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9458 ],
            "I2": [ 9457 ],
            "I1": [ 9456 ],
            "I0": [ 9455 ],
            "F": [ 9440 ]
          }
        },
        "sendOnLow_LUT4_I0_1_I3_LUT4_F_I1_LUT3_F_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y41/LUT6",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9453 ],
            "I2": [ 9452 ],
            "I1": [ 9451 ],
            "I0": [ 9450 ],
            "F": [ 9448 ]
          }
        },
        "sendOnLow_LUT4_I0_1_I3_LUT4_F_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y40/LUT7",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9448 ],
            "I1": [ 9447 ],
            "I0": [ 9445 ],
            "F": [ 9441 ]
          }
        },
        "sendOnLow_LUT4_I0_1_I3_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y41/LUT3",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9442 ],
            "I2": [ 9441 ],
            "I1": [ 9440 ],
            "I0": [ 9439 ],
            "F": [ 9436 ]
          }
        },
        "sendOnLow_LUT4_I0_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000010000001110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y41/LUT2",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9436 ],
            "I2": [ 9425 ],
            "I1": [ 9422 ],
            "I0": [ 9357 ],
            "F": [ 9435 ]
          }
        },
        "sendOnLow_LUT4_I0": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011001100111101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y41/LUT4",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9432 ],
            "I2": [ 9429 ],
            "I1": [ 9422 ],
            "I0": [ 9357 ],
            "F": [ 9427 ]
          }
        },
        "sendOnLow_LUT3_I0": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11110010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y41/LUT6",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9425 ],
            "I1": [ 9422 ],
            "I0": [ 9357 ],
            "F": [ 9420 ]
          }
        },
        "sendOnLow_DFFS_Q_D_LUT4_F_I0_MUX2_LUT5_O_S0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000001000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y43/LUT6",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9418 ],
            "I2": [ 9417 ],
            "I1": [ 9416 ],
            "I0": [ 9415 ],
            "F": [ 9403 ]
          }
        },
        "sendOnLow_DFFS_Q_D_LUT4_F_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y44/LUT7",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9413 ],
            "I2": [ 9411 ],
            "I1": [ 9409 ],
            "I0": [ 9407 ],
            "F": [ 9402 ]
          }
        },
        "sendOnLow_DFFS_Q_D_LUT4_F_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y44/LUT6",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 9401 ]
          }
        },
        "sendOnLow_DFFS_Q_D_LUT4_F_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y44/MUX6",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9403 ],
            "O": [ 9362 ],
            "I1": [ 9402 ],
            "I0": [ 9401 ]
          }
        },
        "sendOnLow_DFFS_Q_D_LUT4_F_I0_LUT4_I0": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y44/LUT5",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9363 ],
            "I2": [ 9362 ],
            "I1": [ 9361 ],
            "I0": [ 9360 ],
            "F": [ 9281 ]
          }
        },
        "sendOnLow_DFFS_Q_D_LUT4_F_I0_LUT4_F_2_I0_LUT4_F_3": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y43/LUT7",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9398 ],
            "I2": [ 9397 ],
            "I1": [ 9396 ],
            "I0": [ 9395 ],
            "F": [ 9378 ]
          }
        },
        "sendOnLow_DFFS_Q_D_LUT4_F_I0_LUT4_F_2_I0_LUT4_F_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y43/LUT6",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9393 ],
            "I2": [ 9392 ],
            "I1": [ 9391 ],
            "I0": [ 9390 ],
            "F": [ 9377 ]
          }
        },
        "sendOnLow_DFFS_Q_D_LUT4_F_I0_LUT4_F_2_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y43/LUT6",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9388 ],
            "I2": [ 9387 ],
            "I1": [ 9386 ],
            "I0": [ 9385 ],
            "F": [ 9376 ]
          }
        },
        "sendOnLow_DFFS_Q_D_LUT4_F_I0_LUT4_F_2_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y43/LUT7",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9383 ],
            "I2": [ 9382 ],
            "I1": [ 9381 ],
            "I0": [ 9380 ],
            "F": [ 9375 ]
          }
        },
        "sendOnLow_DFFS_Q_D_LUT4_F_I0_LUT4_F_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y43/LUT6",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9378 ],
            "I2": [ 9377 ],
            "I1": [ 9376 ],
            "I0": [ 9375 ],
            "F": [ 9363 ]
          }
        },
        "sendOnLow_DFFS_Q_D_LUT4_F_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y43/LUT7",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9373 ],
            "I2": [ 9372 ],
            "I1": [ 9371 ],
            "I0": [ 9370 ],
            "F": [ 9361 ]
          }
        },
        "sendOnLow_DFFS_Q_D_LUT4_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y43/LUT7",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9368 ],
            "I2": [ 9367 ],
            "I1": [ 9366 ],
            "I0": [ 9365 ],
            "F": [ 9360 ]
          }
        },
        "sendOnLow_DFFS_Q_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111111111111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y43/LUT6",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9363 ],
            "I2": [ 9362 ],
            "I1": [ 9361 ],
            "I0": [ 9360 ],
            "F": [ 9355 ]
          }
        },
        "sendOnLow_DFFS_Q": {
          "hide_name": 0,
          "type": "DFFS",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y42/DFF1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:40.5-49.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:55.7-55.57",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "SET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "SET": [ 10259 ],
            "Q": [ 9357 ],
            "D": [ 9355 ],
            "CLK": [ 9276 ]
          }
        },
        "led_OBUF_O_5": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X0Y50/IOBB",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:14.23-14.26",
            "&DRIVE=8": "00000000000000000000000000000001",
            "&IO_TYPE=LVCMOS18": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 9353 ],
            "I": [ 9352 ]
          }
        },
        "led_OBUF_O_4": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X0Y50/IOBA",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:14.23-14.26",
            "&DRIVE=8": "00000000000000000000000000000001",
            "&IO_TYPE=LVCMOS18": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 9350 ],
            "I": [ 9349 ]
          }
        },
        "led_OBUF_O_3": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X0Y48/IOBB",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:14.23-14.26",
            "&DRIVE=8": "00000000000000000000000000000001",
            "&IO_TYPE=LVCMOS18": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 9347 ],
            "I": [ 9346 ]
          }
        },
        "led_OBUF_O_2": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X0Y48/IOBA",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:14.23-14.26",
            "&DRIVE=8": "00000000000000000000000000000001",
            "&IO_TYPE=LVCMOS18": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 9344 ],
            "I": [ 9343 ]
          }
        },
        "led_OBUF_O_1": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X0Y46/IOBB",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:14.23-14.26",
            "&DRIVE=8": "00000000000000000000000000000001",
            "&IO_TYPE=LVCMOS18": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 9341 ],
            "I": [ 9340 ]
          }
        },
        "led_OBUF_O": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X0Y46/IOBA",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:14.23-14.26",
            "&DRIVE=8": "00000000000000000000000000000001",
            "&IO_TYPE=LVCMOS18": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 9338 ],
            "I": [ 9337 ]
          }
        },
        "dataOut_DFFSE_Q_D_IBUF_O": {
          "hide_name": 0,
          "type": "IBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X5Y54/IOBA",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:16.17-16.22",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 9319 ],
            "I": [ 9335 ]
          }
        },
        "dataOut_DFFSE_Q_1_D_IBUF_O": {
          "hide_name": 0,
          "type": "IBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X17Y54/IOBA",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:16.17-16.22",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 9329 ],
            "I": [ 9333 ]
          }
        },
        "dataOut_DFFSE_Q_1": {
          "hide_name": 0,
          "type": "DFFSE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y46/DFF0",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:40.5-49.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:67.8-67.66",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "SET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "SET": [ 10259 ],
            "Q": [ 9331 ],
            "D": [ 9329 ],
            "CLK": [ 9276 ],
            "CE": [ 9281 ]
          }
        },
        "dataOut_DFFSE_Q": {
          "hide_name": 0,
          "type": "DFFSE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y46/DFF2",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:40.5-49.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:67.8-67.66",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "SET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "SET": [ 10259 ],
            "Q": [ 9321 ],
            "D": [ 9319 ],
            "CLK": [ 9276 ],
            "CE": [ 9281 ]
          }
        },
        "dataOut_DFFE_Q_D_IBUF_O": {
          "hide_name": 0,
          "type": "IBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X41Y54/IOBB",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:16.17-16.22",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 9282 ],
            "I": [ 9317 ]
          }
        },
        "dataOut_DFFE_Q_5_D_IBUF_O": {
          "hide_name": 0,
          "type": "IBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X13Y54/IOBB",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:16.17-16.22",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 9311 ],
            "I": [ 9315 ]
          }
        },
        "dataOut_DFFE_Q_5": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y46/DFF3",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:40.5-49.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9313 ],
            "D": [ 9311 ],
            "CLK": [ 9276 ],
            "CE": [ 9281 ]
          }
        },
        "dataOut_DFFE_Q_4_D_IBUF_O": {
          "hide_name": 0,
          "type": "IBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X13Y54/IOBA",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:16.17-16.22",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 9305 ],
            "I": [ 9309 ]
          }
        },
        "dataOut_DFFE_Q_4": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y46/DFF4",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:40.5-49.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9307 ],
            "D": [ 9305 ],
            "CLK": [ 9276 ],
            "CE": [ 9281 ]
          }
        },
        "dataOut_DFFE_Q_3_D_IBUF_O": {
          "hide_name": 0,
          "type": "IBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X5Y54/IOBB",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:16.17-16.22",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 9299 ],
            "I": [ 9303 ]
          }
        },
        "dataOut_DFFE_Q_3": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y47/DFF0",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:40.5-49.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9301 ],
            "D": [ 9299 ],
            "CLK": [ 9276 ],
            "CE": [ 9281 ]
          }
        },
        "dataOut_DFFE_Q_2_D_IBUF_O": {
          "hide_name": 0,
          "type": "IBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X7Y54/IOBB",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:16.17-16.22",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 9293 ],
            "I": [ 9297 ]
          }
        },
        "dataOut_DFFE_Q_2": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y46/DFF4",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:40.5-49.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9295 ],
            "D": [ 9293 ],
            "CLK": [ 9276 ],
            "CE": [ 9281 ]
          }
        },
        "dataOut_DFFE_Q_1_D_IBUF_O": {
          "hide_name": 0,
          "type": "IBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X7Y54/IOBA",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:16.17-16.22",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 9287 ],
            "I": [ 9291 ]
          }
        },
        "dataOut_DFFE_Q_1": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y47/DFF5",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:40.5-49.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9289 ],
            "D": [ 9287 ],
            "CLK": [ 9276 ],
            "CE": [ 9281 ]
          }
        },
        "dataOut_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y47/DFF1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:40.5-49.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9284 ],
            "D": [ 9282 ],
            "CLK": [ 9276 ],
            "CE": [ 9281 ]
          }
        },
        "btn1_IBUF_I": {
          "hide_name": 0,
          "type": "IBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X55Y29/IOBA",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:15.11-15.15",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 9279 ],
            "I": [ 9269 ]
          }
        },
        "adcClk_OBUF_O": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X42Y54/IOBA",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:17.17-17.23",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 9267 ],
            "I": [ 9276 ]
          }
        }
      },
      "netnames": {
        "txIntervalCounter_DFFR_Q_30_D_ALU_SUM_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "bits": [ 10267 ] ,
          "attributes": {
            "ROUTING": "X1Y43/COUT0;;1"
          }
        },
        "u.rxBitNumber_DFFRE_Q_1_D_ALU_SUM_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "bits": [ 10266 ] ,
          "attributes": {
            "ROUTING": "X1Y41/COUT0;;1"
          }
        },
        "u.rxCounter_DFFE_Q_11_D_LUT4_F_I1_ALU_SUM_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "bits": [ 10265 ] ,
          "attributes": {
            "ROUTING": "X1Y38/COUT0;;1"
          }
        },
        "u.txBitNumber_DFFRE_Q_1_D_ALU_SUM_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "bits": [ 10264 ] ,
          "attributes": {
            "ROUTING": "X4Y44/COUT0;;1"
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_3_CIN_ALU_COUT_SUM_ALU_SUM_2_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "bits": [ 10263 ] ,
          "attributes": {
            "ROUTING": "X2Y40/COUT0;;1"
          }
        },
        "uart_tx": {
          "hide_name": 0,
          "bits": [ 9273 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:13.12-13.19"
          }
        },
        "uart_rx": {
          "hide_name": 0,
          "bits": [ 9272 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:12.11-12.18"
          }
        },
        "u.txState_DFFE_Q_2_D": {
          "hide_name": 0,
          "bits": [ 10229 ] ,
          "attributes": {
            "ROUTING": "X5Y41/F1;;1;X5Y41/EW10;X5Y41/EW10/F1;1;X6Y41/N250;X6Y41/N250/E111;1;X6Y39/B5;X6Y39/B5/N252;1;X6Y39/XD5;X6Y39/XD5/B5;1"
          }
        },
        "u.txState_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 10226 ] ,
          "attributes": {
            "ROUTING": "X6Y38/F7;;1;X6Y38/A5;X6Y38/A5/F7;1;X6Y38/XD5;X6Y38/XD5/A5;1"
          }
        },
        "u.txState_DFFE_Q_CE": {
          "hide_name": 0,
          "bits": [ 10225 ] ,
          "attributes": {
            "ROUTING": "X6Y39/X06;X6Y39/X06/F3;1;X6Y39/CE2;X6Y39/CE2/X06;1;X6Y39/F3;;1;X6Y39/N230;X6Y39/N230/F3;1;X6Y38/X08;X6Y38/X08/N231;1;X6Y38/CE2;X6Y38/CE2/X08;1"
          }
        },
        "u.txPinRegister_DFFSE_Q_D_MUX2_LUT5_O_S0[2]": {
          "hide_name": 0,
          "bits": [ 10221 ] ,
          "attributes": {
            "ROUTING": "X5Y46/F6;;1;X5Y46/N260;X5Y46/N260/F6;1;X5Y44/C1;X5Y44/C1/N262;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.txPinRegister_DFFSE_Q_D_MUX2_LUT5_O_S0[1]": {
          "hide_name": 0,
          "bits": [ 10220 ] ,
          "attributes": {
            "ROUTING": "X5Y46/F5;;1;X5Y46/N250;X5Y46/N250/F5;1;X5Y44/X04;X5Y44/X04/N252;1;X5Y44/B1;X5Y44/B1/X04;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.txPinRegister_DFFSE_Q_D_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10217 ] ,
          "attributes": {
            "ROUTING": "X5Y44/F1;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "u.txPinRegister_DFFSE_Q_D_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10216 ] ,
          "attributes": {
            "ROUTING": "X5Y44/F0;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "u.txPinRegister": {
          "hide_name": 0,
          "bits": [ 10214 ] ,
          "attributes": {
            "ROUTING": "X6Y41/Q0;;1;X6Y41/N800;X6Y41/N800/Q0;1;X6Y33/E800;X6Y33/E800/N808;1;X14Y33/N800;X14Y33/N800/E808;1;X14Y25/E800;X14Y25/E800/N808;1;X22Y25/N800;X22Y25/N800/E808;1;X22Y17/N810;X22Y17/N810/N808;1;X22Y9/N810;X22Y9/N810/N818;1;X22Y1/E810;X22Y1/E810/N818;1;X30Y1/E820;X30Y1/E820/E818;1;X38Y1/E820;X38Y1/E820/E828;1;X46Y1/E130;X46Y1/E130/E828;1;X47Y1/E270;X47Y1/E270/E131;1;X49Y1/N270;X49Y1/N270/E272;1;X49Y0/A0;X49Y0/A0/N271;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:11.12-11.19",
            "hdlname": "u uart_tx"
          }
        },
        "u.txPinRegister_DFFSE_Q_D": {
          "hide_name": 0,
          "bits": [ 10212 ] ,
          "attributes": {
            "ROUTING": "X5Y44/OF0;;1;X5Y44/E100;X5Y44/E100/OF0;1;X6Y44/N240;X6Y44/N240/E101;1;X6Y42/N240;X6Y42/N240/N242;1;X6Y41/C0;X6Y41/C0/N241;1;X6Y41/XD0;X6Y41/XD0/C0;1"
          }
        },
        "u.txCounter_DFFE_Q_9_D": {
          "hide_name": 0,
          "bits": [ 10208 ] ,
          "attributes": {
            "ROUTING": "X4Y41/F3;;1;X4Y41/W100;X4Y41/W100/F3;1;X3Y41/C3;X3Y41/C3/W101;1;X3Y41/XD3;X3Y41/XD3/C3;1"
          }
        },
        "u.txCounter_DFFE_Q_8_D": {
          "hide_name": 0,
          "bits": [ 10205 ] ,
          "attributes": {
            "ROUTING": "X4Y41/F2;;1;X4Y41/D1;X4Y41/D1/F2;1;X4Y41/XD1;X4Y41/XD1/D1;1"
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_3_CIN_ALU_COUT_SUM_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_1_COUT": {
          "hide_name": 0,
          "bits": [ 10202 ] ,
          "attributes": {
            "ROUTING": "X3Y40/COUT2;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:147.18-147.31|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_3_CIN_ALU_COUT_SUM_ALU_SUM_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 10200 ] ,
          "attributes": {
            "ROUTING": "X3Y40/COUT1;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:147.18-147.31|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_3_CIN_ALU_COUT_SUM_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 10198 ] ,
          "attributes": {
            "ROUTING": "X3Y40/COUT3;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:147.18-147.31|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_3_CIN_ALU_COUT_SUM_ALU_SUM_5_CIN": {
          "hide_name": 0,
          "bits": [ 10196 ] ,
          "attributes": {
            "ROUTING": "X3Y40/COUT4;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:147.18-147.31|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_3_CIN_ALU_COUT_SUM_ALU_SUM_5_COUT": {
          "hide_name": 0,
          "bits": [ 10194 ] ,
          "attributes": {
            "ROUTING": "X4Y40/CIN0;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:147.18-147.31|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_3_CIN_ALU_COUT_SUM_ALU_SUM_4_COUT": {
          "hide_name": 0,
          "bits": [ 10192 ] ,
          "attributes": {
            "ROUTING": "X4Y40/COUT0;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:147.18-147.31|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_3_CIN_ALU_COUT_SUM_ALU_SUM_2_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 10189 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_3_CIN_ALU_COUT_SUM_ALU_SUM_2_COUT": {
          "hide_name": 0,
          "bits": [ 10187 ] ,
          "attributes": {
            "ROUTING": "X2Y40/COUT2;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:147.18-147.31|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_3_CIN_ALU_COUT_SUM_ALU_SUM_2_CIN": {
          "hide_name": 0,
          "bits": [ 10186 ] ,
          "attributes": {
            "ROUTING": "X2Y40/COUT1;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:147.18-147.31|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_3_CIN_ALU_COUT_SUM_ALU_SUM_1_COUT": {
          "hide_name": 0,
          "bits": [ 10183 ] ,
          "attributes": {
            "ROUTING": "X2Y40/COUT4;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:147.18-147.31|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_3_CIN_ALU_COUT_SUM_ALU_SUM_1_CIN": {
          "hide_name": 0,
          "bits": [ 10182 ] ,
          "attributes": {
            "ROUTING": "X2Y40/COUT3;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:147.18-147.31|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_3_CIN_ALU_COUT_SUM_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 10180 ] ,
          "attributes": {
            "ROUTING": "X3Y40/COUT0;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:147.18-147.31|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_3_CIN_ALU_COUT_SUM_ALU_SUM_CIN": {
          "hide_name": 0,
          "bits": [ 10179 ] ,
          "attributes": {
            "ROUTING": "X3Y40/CIN0;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:147.18-147.31|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_3_CIN_ALU_COUT_SUM_ALU_SUM_3_COUT": {
          "hide_name": 0,
          "bits": [ 10177 ] ,
          "attributes": {
            "ROUTING": "X4Y40/COUT1;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:147.18-147.31|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_3_CIN": {
          "hide_name": 0,
          "bits": [ 10175 ] ,
          "attributes": {
            "ROUTING": "X4Y40/COUT2;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:147.18-147.31|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_3_COUT": {
          "hide_name": 0,
          "bits": [ 10173 ] ,
          "attributes": {
            "ROUTING": "X4Y40/COUT3;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:147.18-147.31|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_2_COUT": {
          "hide_name": 0,
          "bits": [ 10171 ] ,
          "attributes": {
            "ROUTING": "X4Y40/COUT4;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:147.18-147.31|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_1_COUT": {
          "hide_name": 0,
          "bits": [ 10169 ] ,
          "attributes": {
            "ROUTING": "X5Y40/CIN0;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:147.18-147.31|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u.txCounter_DFFE_Q_7_D": {
          "hide_name": 0,
          "bits": [ 10166 ] ,
          "attributes": {
            "ROUTING": "X7Y40/F2;;1;X7Y40/W130;X7Y40/W130/F2;1;X6Y40/A5;X6Y40/A5/W131;1;X6Y40/XD5;X6Y40/XD5/A5;1"
          }
        },
        "u.txCounter_DFFE_Q_6_D": {
          "hide_name": 0,
          "bits": [ 10163 ] ,
          "attributes": {
            "ROUTING": "X5Y39/F0;;1;X5Y39/XD0;X5Y39/XD0/F0;1"
          }
        },
        "u.txCounter_DFFE_Q_5_D": {
          "hide_name": 0,
          "bits": [ 10160 ] ,
          "attributes": {
            "ROUTING": "X5Y39/F1;;1;X5Y39/XD1;X5Y39/XD1/F1;1"
          }
        },
        "u.txCounter_DFFE_Q_4_D": {
          "hide_name": 0,
          "bits": [ 10157 ] ,
          "attributes": {
            "ROUTING": "X5Y39/F4;;1;X5Y39/XD4;X5Y39/XD4/F4;1"
          }
        },
        "u.txCounter_DFFE_Q_3_D_LUT3_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10153 ] ,
          "attributes": {
            "ROUTING": "X3Y39/F1;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "u.txCounter_DFFE_Q_3_D_LUT3_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10152 ] ,
          "attributes": {
            "ROUTING": "X3Y39/F0;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "u.txCounter_DFFE_Q_3_D_LUT3_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10148 ] ,
          "attributes": {
            "ROUTING": "X3Y39/F3;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "u.txCounter_DFFE_Q_3_D_LUT3_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10147 ] ,
          "attributes": {
            "ROUTING": "X3Y39/F2;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "u.txCounter_DFFE_Q_3_D_LUT3_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 10145 ] ,
          "attributes": {
            "ROUTING": "X3Y39/OF0;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "u.txCounter_DFFE_Q_3_D_LUT3_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 10144 ] ,
          "attributes": {
            "ROUTING": "X3Y39/OF2;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "u.txCounter_DFFE_Q_3_D_LUT3_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10140 ] ,
          "attributes": {
            "ROUTING": "X3Y39/F5;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "u.txCounter_DFFE_Q_3_D_LUT3_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10139 ] ,
          "attributes": {
            "ROUTING": "X3Y39/F4;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "u.txCounter_DFFE_Q_3_D_LUT3_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10135 ] ,
          "attributes": {
            "ROUTING": "X3Y39/F7;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "u.txCounter_DFFE_Q_3_D_LUT3_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10134 ] ,
          "attributes": {
            "ROUTING": "X3Y39/F6;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "u.txCounter_DFFE_Q_3_D_LUT3_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 10132 ] ,
          "attributes": {
            "ROUTING": "X3Y39/OF4;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "u.txCounter_DFFE_Q_3_D_LUT3_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 10131 ] ,
          "attributes": {
            "ROUTING": "X3Y39/OF6;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "u.txCounter_DFFE_Q_3_D_LUT3_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 10129 ] ,
          "attributes": {
            "ROUTING": "X3Y39/OF1;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "u.txCounter_DFFE_Q_3_D_LUT3_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 10128 ] ,
          "attributes": {
            "ROUTING": "X3Y39/OF5;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "u.txCounter_DFFE_Q_3_D_LUT3_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10124 ] ,
          "attributes": {
            "ROUTING": "X4Y39/F1;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "u.txCounter_DFFE_Q_3_D_LUT3_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10123 ] ,
          "attributes": {
            "ROUTING": "X4Y39/F0;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "u.txCounter_DFFE_Q_3_D_LUT3_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10119 ] ,
          "attributes": {
            "ROUTING": "X4Y39/F3;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "u.txCounter_DFFE_Q_3_D_LUT3_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10118 ] ,
          "attributes": {
            "ROUTING": "X4Y39/F2;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "u.txCounter_DFFE_Q_3_D_LUT3_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 10116 ] ,
          "attributes": {
            "ROUTING": "X4Y39/OF0;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "u.txCounter_DFFE_Q_3_D_LUT3_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 10115 ] ,
          "attributes": {
            "ROUTING": "X4Y39/OF2;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "u.txCounter_DFFE_Q_3_D_LUT3_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10111 ] ,
          "attributes": {
            "ROUTING": "X4Y39/F5;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "u.txCounter_DFFE_Q_3_D_LUT3_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10110 ] ,
          "attributes": {
            "ROUTING": "X4Y39/F4;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "u.txCounter_DFFE_Q_3_D_LUT3_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10106 ] ,
          "attributes": {
            "ROUTING": "X4Y39/F7;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "u.txCounter_DFFE_Q_3_D_LUT3_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10105 ] ,
          "attributes": {
            "ROUTING": "X4Y39/F6;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "u.txCounter_DFFE_Q_3_D_LUT3_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 10103 ] ,
          "attributes": {
            "ROUTING": "X4Y39/OF4;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "u.txCounter_DFFE_Q_3_D_LUT3_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 10102 ] ,
          "attributes": {
            "ROUTING": "X4Y39/OF6;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "u.txCounter_DFFE_Q_3_D_LUT3_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 10100 ] ,
          "attributes": {
            "ROUTING": "X4Y39/OF1;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "u.txCounter_DFFE_Q_3_D_LUT3_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 10099 ] ,
          "attributes": {
            "ROUTING": "X4Y39/OF5;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "u.txCounter_DFFE_Q_3_D_LUT3_F_I2_MUX2_LUT8_O_I1": {
          "hide_name": 0,
          "bits": [ 10097 ] ,
          "attributes": {
            "ROUTING": "X2Y39/OF30;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:169.13-169.15"
          }
        },
        "u.txCounter_DFFE_Q_3_D_LUT3_F_I2_MUX2_LUT8_O_I0": {
          "hide_name": 0,
          "bits": [ 10096 ] ,
          "attributes": {
            "ROUTING": "X3Y39/OF30;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:169.9-169.11"
          }
        },
        "u.txCounter_DFFE_Q_3_D_LUT3_F_I2_MUX2_LUT5_S0_O_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10092 ] ,
          "attributes": {
            "ROUTING": "X5Y39/F7;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "u.txCounter_DFFE_Q_3_D_LUT3_F_I2_MUX2_LUT5_S0_O_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10091 ] ,
          "attributes": {
            "ROUTING": "X5Y39/F6;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "u.txCounter_DFFE_Q_3_D_LUT3_F_I2_MUX2_LUT5_S0_I0": {
          "hide_name": 0,
          "bits": [ 10088 ] ,
          "attributes": {
            "ROUTING": "X3Y38/F2;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "u.txCounter_DFFE_Q_3_D_LUT3_F_I2_LUT4_I0_F": {
          "hide_name": 0,
          "bits": [ 10086 ] ,
          "attributes": {
            "ROUTING": "X3Y38/F3;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "u.txCounter_DFFE_Q_3_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10082 ] ,
          "attributes": {
            "ROUTING": "X2Y39/F1;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "u.txCounter_DFFE_Q_3_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10081 ] ,
          "attributes": {
            "ROUTING": "X2Y39/F0;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "u.txCounter_DFFE_Q_3_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10077 ] ,
          "attributes": {
            "ROUTING": "X2Y39/F3;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "u.txCounter_DFFE_Q_3_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10076 ] ,
          "attributes": {
            "ROUTING": "X2Y39/F2;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "u.txCounter_DFFE_Q_3_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 10074 ] ,
          "attributes": {
            "ROUTING": "X2Y39/OF0;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "u.txCounter_DFFE_Q_3_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 10073 ] ,
          "attributes": {
            "ROUTING": "X2Y39/OF2;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2[3]": {
          "hide_name": 0,
          "bits": [ 10071 ] ,
          "attributes": {
            "ROUTING": "X5Y40/W200;X5Y40/W200/F0;1;X4Y40/D7;X4Y40/D7/W201;1;X7Y40/C2;X7Y40/C2/X01;1;X5Y40/F0;;1;X5Y40/E200;X5Y40/E200/F0;1;X7Y40/X01;X7Y40/X01/E202;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 10070 ] ,
          "attributes": {
            "ROUTING": "X4Y40/S100;X4Y40/S100/F5;1;X4Y41/C2;X4Y41/C2/S101;1;X4Y40/F5;;1;X4Y40/X08;X4Y40/X08/F5;1;X4Y40/C7;X4Y40/C7/X08;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2[1]": {
          "hide_name": 0,
          "bits": [ 10069 ] ,
          "attributes": {
            "ROUTING": "X4Y40/S240;X4Y40/S240/F4;1;X4Y41/C3;X4Y41/C3/S241;1;X4Y40/F4;;1;X4Y40/X07;X4Y40/X07/F4;1;X4Y40/B7;X4Y40/B7/X07;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.txCounter_DFFE_Q_3_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 10066 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 ",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:147.18-147.31|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u.txCounter_DFFE_Q_3_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_1_COUT": {
          "hide_name": 0,
          "bits": [ 10065 ] ,
          "attributes": {
            "ROUTING": "X6Y40/COUT0;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:147.18-147.31|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u.txCounter_DFFE_Q_3_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 10063 ] ,
          "attributes": {
            "ROUTING": "X6Y40/CIN0;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:147.18-147.31|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u.txCounter_DFFE_Q_3_D_LUT3_F_I2[0]": {
          "hide_name": 0,
          "bits": [ 10061 ] ,
          "attributes": {
            "ROUTING": "X5Y40/N210;X5Y40/N210/F1;1;X5Y39/X02;X5Y39/X02/N211;1;X5Y39/C0;X5Y39/C0/X02;1;X4Y40/N250;X4Y40/N250/W111;1;X4Y38/W250;X4Y38/W250/N252;1;X3Y38/A3;X3Y38/A3/W251;1;X5Y40/EW10;X5Y40/EW10/F1;1;X5Y40/F1;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 10060 ] ,
          "attributes": {
            "ROUTING": "X5Y40/COUT0;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:147.18-147.31|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u.txCounter_DFFE_Q_3_D_LUT3_F_I2[1]": {
          "hide_name": 0,
          "bits": [ 10058 ] ,
          "attributes": {
            "ROUTING": "X5Y40/SN20;X5Y40/SN20/F2;1;X5Y39/C1;X5Y39/C1/N121;1;X5Y40/F2;;1;X5Y40/W220;X5Y40/W220/F2;1;X3Y40/N220;X3Y40/N220/W222;1;X3Y38/X01;X3Y38/X01/N222;1;X3Y38/B3;X3Y38/B3/X01;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.txCounter_DFFE_Q_3_D_LUT3_F_I2_ALU_SUM_3_COUT": {
          "hide_name": 0,
          "bits": [ 10057 ] ,
          "attributes": {
            "ROUTING": "X5Y40/COUT1;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:147.18-147.31|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u.txCounter_DFFE_Q_3_D_LUT3_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 10055 ] ,
          "attributes": {
            "ROUTING": "X5Y40/N130;X5Y40/N130/F3;1;X5Y39/E230;X5Y39/E230/N131;1;X5Y39/C4;X5Y39/C4/E230;1;X5Y40/F3;;1;X5Y40/N230;X5Y40/N230/F3;1;X5Y38/W230;X5Y38/W230/N232;1;X3Y38/X02;X3Y38/X02/W232;1;X3Y38/C3;X3Y38/C3/X02;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.txCounter_DFFE_Q_3_D_LUT3_F_I2_ALU_SUM_2_COUT": {
          "hide_name": 0,
          "bits": [ 10054 ] ,
          "attributes": {
            "ROUTING": "X5Y40/COUT2;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:147.18-147.31|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u.txCounter_DFFE_Q_3_D_LUT3_F_I2_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 10052 ] ,
          "attributes": {
            "ROUTING": "X5Y40/COUT4;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:147.18-147.31|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u.txCounter_DFFE_Q_3_D_LUT3_F_I2_ALU_SUM_1_COUT": {
          "hide_name": 0,
          "bits": [ 10051 ] ,
          "attributes": {
            "ROUTING": "X5Y40/COUT3;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:147.18-147.31|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u.txCounter_DFFE_Q_3_D_LUT3_F_I2[3]": {
          "hide_name": 0,
          "bits": [ 10049 ] ,
          "attributes": {
            "ROUTING": "X5Y40/EW20;X5Y40/EW20/F4;1;X6Y40/C2;X6Y40/C2/E121;1;X5Y40/F4;;1;X5Y40/N240;X5Y40/N240/F4;1;X5Y38/W240;X5Y38/W240/N242;1;X3Y38/X03;X3Y38/X03/W242;1;X3Y38/D3;X3Y38/D3/X03;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.txCounter_DFFE_Q_3_D": {
          "hide_name": 0,
          "bits": [ 10047 ] ,
          "attributes": {
            "ROUTING": "X6Y40/F2;;1;X6Y40/N130;X6Y40/N130/F2;1;X6Y39/W230;X6Y39/W230/N131;1;X5Y39/B3;X5Y39/B3/W231;1;X5Y39/XD3;X5Y39/XD3/B3;1"
          }
        },
        "u.txCounter_DFFE_Q_24_D": {
          "hide_name": 0,
          "bits": [ 10043 ] ,
          "attributes": {
            "ROUTING": "X2Y41/F2;;1;X2Y41/D1;X2Y41/D1/F2;1;X2Y41/XD1;X2Y41/XD1/D1;1"
          }
        },
        "u.txCounter_DFFE_Q_23_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10039 ] ,
          "attributes": {
            "ROUTING": "X3Y38/F5;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "u.txCounter_DFFE_Q_23_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10038 ] ,
          "attributes": {
            "ROUTING": "X3Y38/F4;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "u.txCounter_DFFE_Q_3_D_LUT3_F_I2_MUX2_LUT5_S0_O[3]": {
          "hide_name": 0,
          "bits": [ 10035 ] ,
          "attributes": {
            "ROUTING": "X2Y40/SN10;X2Y40/SN10/F2;1;X2Y39/E210;X2Y39/E210/N111;1;X4Y39/B6;X4Y39/B6/E212;1;X2Y40/N220;X2Y40/N220/F2;1;X2Y38/E220;X2Y38/E220/N222;1;X3Y38/D6;X3Y38/D6/E221;1;X2Y40/F2;;1;X3Y38/D5;X3Y38/D5/E221;1;X3Y38/D7;X3Y38/D7/E221;1;X3Y38/D4;X3Y38/D4/E221;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.txCounter_DFFE_Q_23_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10032 ] ,
          "attributes": {
            "ROUTING": "X3Y38/F7;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "u.txCounter_DFFE_Q_23_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10031 ] ,
          "attributes": {
            "ROUTING": "X3Y38/F6;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "u.txCounter_DFFE_Q_23_D_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 10029 ] ,
          "attributes": {
            "ROUTING": "X3Y38/OF4;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "u.txCounter_DFFE_Q_23_D_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 10028 ] ,
          "attributes": {
            "ROUTING": "X3Y38/OF6;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "u.txCounter_DFFE_Q_23_D": {
          "hide_name": 0,
          "bits": [ 10026 ] ,
          "attributes": {
            "ROUTING": "X3Y38/OF5;;1;X3Y38/S130;X3Y38/S130/OF5;1;X3Y39/S270;X3Y39/S270/S131;1;X3Y41/A0;X3Y41/A0/S272;1;X3Y41/XD0;X3Y41/XD0/A0;1"
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_3_CIN_ALU_COUT_SUM_ALU_SUM_COUT_ALU_CIN_SUM[0]": {
          "hide_name": 0,
          "bits": [ 10024 ] ,
          "attributes": {
            "ROUTING": "X2Y40/S130;X2Y40/S130/F3;1;X2Y41/C6;X2Y41/C6/S131;1;X2Y40/F3;;1;X2Y40/N230;X2Y40/N230/F3;1;X2Y39/X02;X2Y39/X02/N231;1;X2Y39/A2;X2Y39/A2/X02;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.txCounter_DFFE_Q_22_D": {
          "hide_name": 0,
          "bits": [ 10022 ] ,
          "attributes": {
            "ROUTING": "X2Y41/F6;;1;X2Y41/C5;X2Y41/C5/F6;1;X2Y41/XD5;X2Y41/XD5/C5;1"
          }
        },
        "u.txCounter_DFFE_Q_21_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10018 ] ,
          "attributes": {
            "ROUTING": "X4Y38/F1;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "u.txCounter_DFFE_Q_21_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10017 ] ,
          "attributes": {
            "ROUTING": "X4Y38/F0;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_3_CIN_ALU_COUT_SUM[2]": {
          "hide_name": 0,
          "bits": [ 10014 ] ,
          "attributes": {
            "ROUTING": "X4Y38/D2;X4Y38/D2/X03;1;X4Y38/D1;X4Y38/D1/X03;1;X4Y38/D3;X4Y38/D3/X03;1;X2Y40/N240;X2Y40/N240/F4;1;X2Y38/E240;X2Y38/E240/N242;1;X4Y38/X03;X4Y38/X03/E242;1;X4Y38/D0;X4Y38/D0/X03;1;X2Y40/F4;;1;X2Y40/SN20;X2Y40/SN20/F4;1;X2Y39/E260;X2Y39/E260/N121;1;X4Y39/C6;X4Y39/C6/E262;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.txCounter_DFFE_Q_21_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10012 ] ,
          "attributes": {
            "ROUTING": "X4Y38/F3;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "u.txCounter_DFFE_Q_21_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10011 ] ,
          "attributes": {
            "ROUTING": "X4Y38/F2;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "u.txCounter_DFFE_Q_21_D_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 10009 ] ,
          "attributes": {
            "ROUTING": "X4Y38/OF0;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "u.txCounter_DFFE_Q_21_D_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 10008 ] ,
          "attributes": {
            "ROUTING": "X4Y38/OF2;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "u.txCounter_DFFE_Q_21_D": {
          "hide_name": 0,
          "bits": [ 10006 ] ,
          "attributes": {
            "ROUTING": "X4Y38/OF1;;1;X4Y38/SN10;X4Y38/SN10/OF1;1;X4Y37/C5;X4Y37/C5/N111;1;X4Y37/XD5;X4Y37/XD5/C5;1"
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_3_CIN_ALU_COUT_SUM_ALU_SUM_COUT_ALU_CIN_SUM[1]": {
          "hide_name": 0,
          "bits": [ 10004 ] ,
          "attributes": {
            "ROUTING": "X2Y39/E230;X2Y39/E230/N131;1;X2Y39/C4;X2Y39/C4/E230;1;X2Y40/F5;;1;X2Y40/N130;X2Y40/N130/F5;1;X2Y39/B2;X2Y39/B2/N131;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.txCounter_DFFE_Q_20_D": {
          "hide_name": 0,
          "bits": [ 10002 ] ,
          "attributes": {
            "ROUTING": "X2Y39/F4;;1;X2Y39/XD4;X2Y39/XD4/F4;1"
          }
        },
        "u.txCounter_DFFE_Q_2_D": {
          "hide_name": 0,
          "bits": [ 10000 ] ,
          "attributes": {
            "ROUTING": "X6Y39/F0;;1;X6Y39/N200;X6Y39/N200/F0;1;X6Y38/D2;X6Y38/D2/N201;1;X6Y38/XD2;X6Y38/XD2/D2;1"
          }
        },
        "u.txCounter_DFFE_Q_19_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 9995 ] ,
          "attributes": {
            "ROUTING": "X3Y37/F1;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "u.txCounter_DFFE_Q_19_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 9994 ] ,
          "attributes": {
            "ROUTING": "X3Y37/F0;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_3_CIN_ALU_COUT_SUM[3]": {
          "hide_name": 0,
          "bits": [ 9991 ] ,
          "attributes": {
            "ROUTING": "X3Y37/D2;X3Y37/D2/N202;1;X3Y37/D3;X3Y37/D3/N202;1;X4Y39/D6;X4Y39/D6/N241;1;X3Y40/N100;X3Y40/N100/F0;1;X3Y39/N200;X3Y39/N200/N101;1;X4Y40/N240;X4Y40/N240/E101;1;X3Y40/F0;;1;X3Y40/E100;X3Y40/E100/F0;1;X3Y37/D1;X3Y37/D1/N202;1;X3Y37/D0;X3Y37/D0/N202;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.txCounter_DFFE_Q_19_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 9989 ] ,
          "attributes": {
            "ROUTING": "X3Y37/F3;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "u.txCounter_DFFE_Q_19_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 9988 ] ,
          "attributes": {
            "ROUTING": "X3Y37/F2;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "u.txCounter_DFFE_Q_19_D_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 9986 ] ,
          "attributes": {
            "ROUTING": "X3Y37/OF0;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "u.txCounter_DFFE_Q_19_D_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 9985 ] ,
          "attributes": {
            "ROUTING": "X3Y37/OF2;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "u.txCounter_DFFE_Q_19_D": {
          "hide_name": 0,
          "bits": [ 9983 ] ,
          "attributes": {
            "ROUTING": "X3Y37/OF1;;1;X3Y37/W100;X3Y37/W100/OF1;1;X3Y37/B4;X3Y37/B4/W100;1;X3Y37/XD4;X3Y37/XD4/B4;1"
          }
        },
        "u.txCounter_DFFE_Q_18_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 9979 ] ,
          "attributes": {
            "ROUTING": "X4Y38/F5;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "u.txCounter_DFFE_Q_18_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 9978 ] ,
          "attributes": {
            "ROUTING": "X4Y38/F4;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_3_CIN_ALU_COUT_SUM_ALU_SUM_COUT_ALU_CIN_SUM[2]": {
          "hide_name": 0,
          "bits": [ 9975 ] ,
          "attributes": {
            "ROUTING": "X4Y38/D7;X4Y38/D7/N262;1;X4Y38/D4;X4Y38/D4/N262;1;X4Y38/D5;X4Y38/D5/N262;1;X4Y40/N260;X4Y40/N260/E121;1;X4Y38/D6;X4Y38/D6/N262;1;X3Y40/F1;;1;X3Y40/EW20;X3Y40/EW20/F1;1;X2Y40/N260;X2Y40/N260/W121;1;X2Y39/C2;X2Y39/C2/N261;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.txCounter_DFFE_Q_18_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 9973 ] ,
          "attributes": {
            "ROUTING": "X4Y38/F7;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "u.txCounter_DFFE_Q_18_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 9972 ] ,
          "attributes": {
            "ROUTING": "X4Y38/F6;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "u.txCounter_DFFE_Q_18_D_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 9970 ] ,
          "attributes": {
            "ROUTING": "X4Y38/OF4;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "u.txCounter_DFFE_Q_18_D_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 9969 ] ,
          "attributes": {
            "ROUTING": "X4Y38/OF6;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "u.txCounter_DFFE_Q_18_D": {
          "hide_name": 0,
          "bits": [ 9967 ] ,
          "attributes": {
            "ROUTING": "X4Y38/OF5;;1;X4Y38/EW20;X4Y38/EW20/OF5;1;X5Y38/S220;X5Y38/S220/E121;1;X5Y39/D2;X5Y39/D2/S221;1;X5Y39/XD2;X5Y39/XD2/D2;1"
          }
        },
        "u.txCounter_DFFE_Q_17_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 9963 ] ,
          "attributes": {
            "ROUTING": "X5Y38/F1;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "u.txCounter_DFFE_Q_17_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 9962 ] ,
          "attributes": {
            "ROUTING": "X5Y38/F0;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_3_CIN_ALU_COUT_SUM_ALU_SUM_COUT_ALU_CIN_SUM[3]": {
          "hide_name": 0,
          "bits": [ 9959 ] ,
          "attributes": {
            "ROUTING": "X3Y40/W100;X3Y40/W100/F2;1;X2Y40/N200;X2Y40/N200/W101;1;X2Y39/D2;X2Y39/D2/N201;1;X5Y38/D3;X5Y38/D3/N222;1;X5Y38/D1;X5Y38/D1/N222;1;X5Y38/D0;X5Y38/D0/N222;1;X3Y40/F2;;1;X3Y40/E220;X3Y40/E220/F2;1;X5Y38/D2;X5Y38/D2/N222;1;X5Y40/N220;X5Y40/N220/E222;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "sendOnLow_LUT4_I0_1_F[1]": {
          "hide_name": 0,
          "bits": [ 9957 ] ,
          "attributes": {
            "ROUTING": "X3Y38/SEL6;X3Y38/SEL6/X07;1;X3Y38/SEL4;X3Y38/SEL4/X07;1;X3Y39/E200;X3Y39/E200/S101;1;X5Y39/E210;X5Y39/E210/E202;1;X6Y39/B3;X6Y39/B3/E211;1;X3Y38/S100;X3Y38/S100/OF2;1;X3Y38/N100;X3Y38/N100/OF2;1;X3Y38/X07;X3Y38/X07/W241;1;X3Y37/X07;X3Y37/X07/N221;1;X3Y38/N220;X3Y38/N220/OF2;1;X4Y38/SEL0;X4Y38/SEL0/X05;1;X4Y38/SEL2;X4Y38/SEL2/X05;1;X4Y38/SEL4;X4Y38/SEL4/X05;1;X4Y38/X05;X4Y38/X05/E221;1;X4Y38/SEL6;X4Y38/SEL6/X05;1;X5Y38/SEL2;X5Y38/SEL2/X05;1;X3Y38/E220;X3Y38/E220/OF2;1;X5Y38/X05;X5Y38/X05/E222;1;X5Y38/SEL0;X5Y38/SEL0/X05;1;X3Y38/OF2;;1;X3Y37/SEL0;X3Y37/SEL0/X07;1;X3Y37/SEL2;X3Y37/SEL2/X07;1;X3Y38/W820;X3Y38/W820/N100;1;X4Y38/W240;X4Y38/W240/E828;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.txCounter_DFFE_Q_17_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 9955 ] ,
          "attributes": {
            "ROUTING": "X5Y38/F3;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "u.txCounter_DFFE_Q_17_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 9954 ] ,
          "attributes": {
            "ROUTING": "X5Y38/F2;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "sendOnLow_LUT4_I0_1_F[2]": {
          "hide_name": 0,
          "bits": [ 9952 ] ,
          "attributes": {
            "ROUTING": "X5Y39/N260;X5Y39/N260/OF6;1;X5Y38/SEL1;X5Y38/SEL1/N261;1;X5Y39/E260;X5Y39/E260/OF6;1;X6Y39/C3;X6Y39/C3/E261;1;X4Y38/SEL1;X4Y38/SEL1/N261;1;X4Y39/N260;X4Y39/N260/W261;1;X4Y38/SEL5;X4Y38/SEL5/N261;1;X3Y38/SEL5;X3Y38/SEL5/N261;1;X5Y39/OF6;;1;X5Y39/W260;X5Y39/W260/OF6;1;X3Y39/N260;X3Y39/N260/W262;1;X3Y37/SEL1;X3Y37/SEL1/N262;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.txCounter_DFFE_Q_17_D_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 9950 ] ,
          "attributes": {
            "ROUTING": "X5Y38/OF0;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "u.txCounter_DFFE_Q_17_D_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 9949 ] ,
          "attributes": {
            "ROUTING": "X5Y38/OF2;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "u.txCounter_DFFE_Q_17_D": {
          "hide_name": 0,
          "bits": [ 9947 ] ,
          "attributes": {
            "ROUTING": "X5Y38/OF1;;1;X5Y38/SN10;X5Y38/SN10/OF1;1;X5Y39/D5;X5Y39/D5/S111;1;X5Y39/XD5;X5Y39/XD5/D5;1"
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_3_CIN_ALU_COUT_SUM_ALU_SUM_COUT_ALU_CIN_SUM[4]": {
          "hide_name": 0,
          "bits": [ 9945 ] ,
          "attributes": {
            "ROUTING": "X3Y40/N230;X3Y40/N230/F3;1;X3Y38/N260;X3Y38/N260/N232;1;X3Y37/X05;X3Y37/X05/N261;1;X3Y37/C7;X3Y37/C7/X05;1;X2Y39/SEL2;X2Y39/SEL2/X06;1;X2Y39/X06;X2Y39/X06/N271;1;X2Y39/SEL0;X2Y39/SEL0/X06;1;X3Y40/F3;;1;X3Y40/W130;X3Y40/W130/F3;1;X2Y40/N270;X2Y40/N270/W131;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.txCounter_DFFE_Q_16_D": {
          "hide_name": 0,
          "bits": [ 9943 ] ,
          "attributes": {
            "ROUTING": "X3Y37/F7;;1;X3Y37/S820;X3Y37/S820/F7;1;X3Y41/W270;X3Y41/W270/S824;1;X3Y41/D4;X3Y41/D4/W270;1;X3Y41/XD4;X3Y41/XD4/D4;1"
          }
        },
        "sendOnLow_LUT3_I0_I2[2]": {
          "hide_name": 0,
          "bits": [ 9941 ] ,
          "attributes": {
            "ROUTING": "X3Y40/N130;X3Y40/N130/F4;1;X3Y39/N230;X3Y39/N230/N131;1;X3Y37/X08;X3Y37/X08/N232;1;X3Y37/C5;X3Y37/C5/X08;1;X3Y40/F4;;1;X3Y40/EW10;X3Y40/EW10/F4;1;X2Y40/N250;X2Y40/N250/W111;1;X2Y39/X04;X2Y39/X04/N251;1;X2Y39/SEL1;X2Y39/SEL1/X04;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.txCounter_DFFE_Q_15_D": {
          "hide_name": 0,
          "bits": [ 9938 ] ,
          "attributes": {
            "ROUTING": "X3Y37/F5;;1;X3Y37/XD5;X3Y37/XD5/F5;1"
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_3_CIN_ALU_COUT_SUM[4]": {
          "hide_name": 0,
          "bits": [ 9936 ] ,
          "attributes": {
            "ROUTING": "X3Y40/E830;X3Y40/E830/F5;1;X7Y40/N260;X7Y40/N260/E834;1;X7Y38/W260;X7Y38/W260/N262;1;X6Y38/C3;X6Y38/C3/W261;1;X3Y39/SEL4;X3Y39/SEL4/X06;1;X3Y39/SEL2;X3Y39/SEL2/X06;1;X3Y39/SEL0;X3Y39/SEL0/X06;1;X3Y40/N250;X3Y40/N250/F5;1;X3Y39/X06;X3Y39/X06/N251;1;X3Y39/SEL6;X3Y39/SEL6/X06;1;X4Y39/SEL4;X4Y39/SEL4/E261;1;X4Y39/SEL0;X4Y39/SEL0/E261;1;X4Y39/SEL6;X4Y39/SEL6/E261;1;X3Y40/F5;;1;X3Y40/SN20;X3Y40/SN20/F5;1;X3Y39/E260;X3Y39/E260/N121;1;X4Y39/SEL2;X4Y39/SEL2/E261;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.txCounter_DFFE_Q_14_D": {
          "hide_name": 0,
          "bits": [ 9934 ] ,
          "attributes": {
            "ROUTING": "X6Y38/F3;;1;X6Y38/EW20;X6Y38/EW20/F3;1;X5Y38/W260;X5Y38/W260/W121;1;X3Y38/S260;X3Y38/S260/W262;1;X3Y40/S270;X3Y40/S270/S262;1;X3Y41/A2;X3Y41/A2/S271;1;X3Y41/XD2;X3Y41/XD2/A2;1"
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_3_CIN_ALU_COUT_SUM[5]": {
          "hide_name": 0,
          "bits": [ 9932 ] ,
          "attributes": {
            "ROUTING": "X4Y40/EW10;X4Y40/EW10/F0;1;X5Y40/N250;X5Y40/N250/E111;1;X5Y38/N200;X5Y38/N200/N252;1;X5Y37/C4;X5Y37/C4/N201;1;X4Y39/SEL5;X4Y39/SEL5/X01;1;X4Y40/N200;X4Y40/N200/F0;1;X4Y39/X01;X4Y39/X01/N201;1;X4Y39/SEL1;X4Y39/SEL1/X01;1;X3Y39/SEL1;X3Y39/SEL1/N261;1;X4Y40/F0;;1;X4Y40/EW20;X4Y40/EW20/F0;1;X3Y40/N260;X3Y40/N260/W121;1;X3Y39/SEL5;X3Y39/SEL5/N261;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.txCounter_DFFE_Q_13_D": {
          "hide_name": 0,
          "bits": [ 9930 ] ,
          "attributes": {
            "ROUTING": "X5Y37/F4;;1;X5Y37/W100;X5Y37/W100/F4;1;X4Y37/C0;X4Y37/C0/W101;1;X4Y37/XD0;X4Y37/XD0/C0;1"
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_3_CIN_ALU_COUT_SUM[6]": {
          "hide_name": 0,
          "bits": [ 9928 ] ,
          "attributes": {
            "ROUTING": "X4Y38/N240;X4Y38/N240/N212;1;X4Y37/C1;X4Y37/C1/N241;1;X4Y40/N210;X4Y40/N210/F1;1;X4Y39/X02;X4Y39/X02/N211;1;X4Y39/SEL3;X4Y39/SEL3/X02;1;X4Y40/F1;;1;X4Y40/W100;X4Y40/W100/F1;1;X3Y40/N240;X3Y40/N240/W101;1;X3Y39/SEL3;X3Y39/SEL3/N241;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.txCounter_DFFE_Q_12_D": {
          "hide_name": 0,
          "bits": [ 9926 ] ,
          "attributes": {
            "ROUTING": "X4Y37/F1;;1;X4Y37/XD1;X4Y37/XD1/F1;1"
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_3_CIN_ALU_COUT_SUM[7]": {
          "hide_name": 0,
          "bits": [ 9924 ] ,
          "attributes": {
            "ROUTING": "X4Y39/N200;X4Y39/N200/N101;1;X4Y37/C6;X4Y37/C6/N202;1;X4Y40/F2;;1;X4Y40/N100;X4Y40/N100/F2;1;X4Y39/W240;X4Y39/W240/N101;1;X3Y39/SEL7;X3Y39/SEL7/W241;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.txCounter_DFFE_Q_11_D": {
          "hide_name": 0,
          "bits": [ 9922 ] ,
          "attributes": {
            "ROUTING": "X4Y37/F6;;1;X4Y37/C3;X4Y37/C3/F6;1;X4Y37/XD3;X4Y37/XD3/C3;1"
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2[0]": {
          "hide_name": 0,
          "bits": [ 9920 ] ,
          "attributes": {
            "ROUTING": "X4Y40/S130;X4Y40/S130/F3;1;X4Y41/C7;X4Y41/C7/S131;1;X4Y40/F3;;1;X4Y40/X06;X4Y40/X06/F3;1;X4Y40/A7;X4Y40/A7/X06;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.txCounter_DFFE_Q_10_D": {
          "hide_name": 0,
          "bits": [ 9918 ] ,
          "attributes": {
            "ROUTING": "X4Y41/F7;;1;X4Y41/A5;X4Y41/A5/F7;1;X4Y41/XD5;X4Y41/XD5/A5;1"
          }
        },
        "u.txCounter_DFFE_Q_1_D": {
          "hide_name": 0,
          "bits": [ 9916 ] ,
          "attributes": {
            "ROUTING": "X6Y39/F2;;1;X6Y39/XD2;X6Y39/XD2/F2;1"
          }
        },
        "u.txCounter_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 9914 ] ,
          "attributes": {
            "ROUTING": "X6Y39/F7;;1;X6Y39/A1;X6Y39/A1/F7;1;X6Y39/XD1;X6Y39/XD1/A1;1"
          }
        },
        "u.txCounter_DFFE_Q_3_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM[3]": {
          "hide_name": 0,
          "bits": [ 9910 ] ,
          "attributes": {
            "ROUTING": "X6Y40/X06;X6Y40/X06/F1;1;X6Y40/C7;X6Y40/C7/X06;1;X6Y40/SN10;X6Y40/SN10/F1;1;X6Y39/C7;X6Y39/C7/N111;1;X6Y40/F1;;1;X6Y40/N100;X6Y40/N100/F1;1;X6Y39/W200;X6Y39/W200/N101;1;X5Y39/D7;X5Y39/D7/W201;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.txCounter_DFFE_Q_3_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM[2]": {
          "hide_name": 0,
          "bits": [ 9909 ] ,
          "attributes": {
            "ROUTING": "X6Y39/C2;X6Y39/C2/N121;1;X6Y40/X05;X6Y40/X05/F0;1;X6Y40/B7;X6Y40/B7/X05;1;X6Y40/F0;;1;X6Y40/SN20;X6Y40/SN20/F0;1;X6Y39/W260;X6Y39/W260/N121;1;X5Y39/C7;X5Y39/C7/W261;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.txCounter_DFFE_Q_3_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM[1]": {
          "hide_name": 0,
          "bits": [ 9908 ] ,
          "attributes": {
            "ROUTING": "X5Y40/E250;X5Y40/E250/F5;1;X6Y40/A7;X6Y40/A7/E251;1;X5Y40/E100;X5Y40/E100/F5;1;X6Y40/N240;X6Y40/N240/E101;1;X6Y39/C0;X6Y39/C0/N241;1;X5Y40/F5;;1;X5Y40/N100;X5Y40/N100/F5;1;X5Y39/B7;X5Y39/B7/N101;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.txCounter_DFFE_Q_3_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM[0]": {
          "hide_name": 0,
          "bits": [ 9905 ] ,
          "attributes": {
            "ROUTING": "X4Y40/SN10;X4Y40/SN10/F7;1;X4Y39/E250;X4Y39/E250/N111;1;X5Y39/A7;X5Y39/A7/E251;1;X4Y40/F7;;1;X4Y40/E130;X4Y40/E130/F7;1;X5Y40/S270;X5Y40/S270/E131;1;X5Y41/B7;X5Y41/B7/S271;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.txCounter_DFFE_Q_3_D_LUT3_F_I2[4]": {
          "hide_name": 0,
          "bits": [ 9903 ] ,
          "attributes": {
            "ROUTING": "X3Y39/N270;X3Y39/N270/OF7;1;X3Y38/X06;X3Y38/X06/N271;1;X3Y38/SEL2;X3Y38/SEL2/X06;1;X3Y39/OF7;;1;X3Y39/E270;X3Y39/E270/OF7;1;X5Y39/S270;X5Y39/S270/E272;1;X5Y40/B6;X5Y40/B6/S271;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.txCounter_DFFE_Q_3_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM[4]": {
          "hide_name": 0,
          "bits": [ 9902 ] ,
          "attributes": {
            "ROUTING": "X2Y39/SN10;X2Y39/SN10/OF1;1;X2Y40/E250;X2Y40/E250/S111;1;X4Y40/E250;X4Y40/E250/E252;1;X5Y40/A6;X5Y40/A6/E251;1;X2Y39/OF1;;1;X2Y39/E100;X2Y39/E100/OF1;1;X3Y39/E240;X3Y39/E240/E101;1;X5Y39/X07;X5Y39/X07/E242;1;X5Y39/SEL6;X5Y39/SEL6/X07;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.txBitNumber_DFFRE_Q_RESET_MUX2_LUT5_O_I1_LUT4_F_I1_LUT4_I3_I1[2]": {
          "hide_name": 0,
          "bits": [ 9899 ] ,
          "attributes": {
            "ROUTING": "X5Y46/F1;;1;X5Y46/N210;X5Y46/N210/F1;1;X5Y44/X06;X5Y44/X06/N212;1;X5Y44/C5;X5Y44/C5/X06;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.txBitNumber_DFFRE_Q_RESET_MUX2_LUT5_O_I1_LUT4_F_I1_LUT4_I3_I1[1]": {
          "hide_name": 0,
          "bits": [ 9898 ] ,
          "attributes": {
            "ROUTING": "X5Y46/F7;;1;X5Y46/N270;X5Y46/N270/F7;1;X5Y44/B5;X5Y44/B5/N272;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.txPinRegister_DFFSE_Q_D_MUX2_LUT5_O_S0[4]": {
          "hide_name": 0,
          "bits": [ 9897 ] ,
          "attributes": {
            "ROUTING": "X5Y44/F5;;1;X5Y44/X08;X5Y44/X08/F5;1;X5Y44/SEL0;X5Y44/SEL0/X08;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.txBitNumber_DFFRE_Q_RESET_MUX2_LUT5_O_I1_LUT4_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 9894 ] ,
          "attributes": {
            "ROUTING": "X5Y44/D7;X5Y44/D7/S262;1;X5Y41/SN20;X5Y41/SN20/F0;1;X5Y42/S260;X5Y42/S260/S121;1;X5Y44/D5;X5Y44/D5/S262;1;X5Y41/F0;;1;X5Y41/SN10;X5Y41/SN10/F0;1;X5Y42/B1;X5Y42/B1/S111;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.txBitNumber_DFFRE_Q_RESET_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 9890 ] ,
          "attributes": {
            "ROUTING": "X5Y42/F1;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "u.txBitNumber_DFFRE_Q_RESET_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 9889 ] ,
          "attributes": {
            "ROUTING": "X5Y42/F0;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "u.txBitNumber_DFFRE_Q_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9886 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 ",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:161.36-161.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u.txBitNumber_DFFRE_Q_RESET_MUX2_LUT5_O_I1_LUT4_F_I1[3]": {
          "hide_name": 0,
          "bits": [ 9884 ] ,
          "attributes": {
            "ROUTING": "X5Y42/D3;X5Y42/D3/X03;1;X5Y40/F6;;1;X5Y40/S260;X5Y40/S260/F6;1;X5Y42/X03;X5Y42/X03/S262;1;X5Y42/D1;X5Y42/D1/X03;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.txBitNumber_DFFRE_Q_RESET_MUX2_LUT5_O_I1_LUT4_F_I1[2]": {
          "hide_name": 0,
          "bits": [ 9882 ] ,
          "attributes": {
            "ROUTING": "X5Y42/C3;X5Y42/C3/S242;1;X6Y40/F7;;1;X6Y40/W100;X6Y40/W100/F7;1;X5Y40/S240;X5Y40/S240/W101;1;X5Y42/C1;X5Y42/C1/S242;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.txBitNumber_DFFRE_Q_RESET_MUX2_LUT5_O_I1_LUT4_F_I1_LUT4_I3_1_F[1]": {
          "hide_name": 0,
          "bits": [ 9880 ] ,
          "attributes": {
            "ROUTING": "X5Y44/SN20;X5Y44/SN20/F7;1;X5Y43/N260;X5Y43/N260/N121;1;X5Y41/C1;X5Y41/C1/N262;1;X5Y44/F7;;1;X5Y44/N270;X5Y44/N270/F7;1;X5Y42/X04;X5Y42/X04/N272;1;X5Y42/B3;X5Y42/B3/X04;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.txBitNumber_DFFRE_Q_RESET_MUX2_LUT5_O_I1_LUT4_F_I1[0]": {
          "hide_name": 0,
          "bits": [ 9878 ] ,
          "attributes": {
            "ROUTING": "X6Y39/XD4;X6Y39/XD4/F4;1;X5Y42/A3;X5Y42/A3/W271;1;X6Y44/W260;X6Y44/W260/S834;1;X5Y44/X03;X5Y44/X03/W261;1;X5Y44/D1;X5Y44/D1/X03;1;X6Y40/S830;X6Y40/S830/S131;1;X6Y44/W250;X6Y44/W250/S834;1;X5Y44/A0;X5Y44/A0/W251;1;X6Y39/F4;;1;X6Y39/S130;X6Y39/S130/F4;1;X6Y42/W270;X6Y42/W270/S272;1;X6Y40/S270;X6Y40/S270/S131;1;X5Y42/A1;X5Y42/A1/W271;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.txBitNumber_DFFRE_Q_RESET_MUX2_LUT5_O_I1_LUT4_F_I1[4]": {
          "hide_name": 0,
          "bits": [ 9874 ] ,
          "attributes": {
            "ROUTING": "X5Y42/SEL0;X5Y42/SEL0/X06;1;X5Y41/F7;;1;X5Y41/S270;X5Y41/S270/F7;1;X5Y42/X06;X5Y42/X06/S271;1;X5Y42/SEL2;X5Y42/SEL2/X06;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.txBitNumber_DFFRE_Q_CE_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 9872 ] ,
          "attributes": {
            "ROUTING": "X5Y42/F3;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "u.txBitNumber_DFFRE_Q_CE_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 9871 ] ,
          "attributes": {
            "ROUTING": "X5Y42/F2;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "u.txBitNumber_DFFRE_Q_2_D": {
          "hide_name": 0,
          "bits": [ 9868 ] ,
          "attributes": {
            "ROUTING": "X4Y44/F6;;1;X4Y44/C5;X4Y44/C5/F6;1;X4Y44/XD5;X4Y44/XD5/C5;1"
          }
        },
        "u.txBitNumber_DFFRE_Q_1_D_ALU_SUM_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 9866 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "u.txBitNumber[0]": {
          "hide_name": 0,
          "bits": [ 9865 ] ,
          "attributes": {
            "ROUTING": "X4Y44/E130;X4Y44/E130/Q5;1;X4Y44/A6;X4Y44/A6/E130;1;X4Y44/W250;X4Y44/W250/Q5;1;X4Y44/B1;X4Y44/B1/W250;1;X5Y44/C7;X5Y44/C7/E121;1;X5Y46/X03;X5Y46/X03/S262;1;X5Y46/D1;X5Y46/D1/X03;1;X5Y46/D7;X5Y46/D7/S262;1;X5Y46/D6;X5Y46/D6/S262;1;X4Y44/Q5;;1;X4Y44/EW20;X4Y44/EW20/Q5;1;X5Y44/S260;X5Y44/S260/E121;1;X5Y46/D5;X5Y46/D5/S262;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:39.11-39.22",
            "hdlname": "u txBitNumber"
          }
        },
        "u.txBitNumber_DFFRE_Q_D_ALU_SUM_CIN": {
          "hide_name": 0,
          "bits": [ 9863 ] ,
          "attributes": {
            "ROUTING": "X4Y44/COUT2;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:161.36-161.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u.txBitNumber_DFFRE_Q_1_D_ALU_SUM_CIN": {
          "hide_name": 0,
          "bits": [ 9862 ] ,
          "attributes": {
            "ROUTING": "X4Y44/COUT1;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:161.36-161.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u.txBitNumber[1]": {
          "hide_name": 0,
          "bits": [ 9860 ] ,
          "attributes": {
            "ROUTING": "X5Y44/EW10;X5Y44/EW10/Q2;1;X4Y44/B2;X4Y44/B2/W111;1;X5Y44/W130;X5Y44/W130/Q2;1;X5Y44/B7;X5Y44/B7/W130;1;X5Y46/X01;X5Y46/X01/S222;1;X5Y46/C1;X5Y46/C1/X01;1;X5Y46/C7;X5Y46/C7/S222;1;X5Y46/C6;X5Y46/C6/S222;1;X5Y44/Q2;;1;X5Y44/S220;X5Y44/S220/Q2;1;X5Y46/C5;X5Y46/C5/S222;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:39.11-39.22",
            "hdlname": "u txBitNumber"
          }
        },
        "u.txBitNumber_DFFRE_Q_1_D": {
          "hide_name": 0,
          "bits": [ 9859 ] ,
          "attributes": {
            "ROUTING": "X4Y44/F2;;1;X4Y44/E100;X4Y44/E100/F2;1;X5Y44/D2;X5Y44/D2/E101;1;X5Y44/XD2;X5Y44/XD2/D2;1"
          }
        },
        "u.txBitNumber_DFFRE_Q_RESET": {
          "hide_name": 0,
          "bits": [ 9857 ] ,
          "attributes": {
            "ROUTING": "X4Y44/LSR1;X4Y44/LSR1/X07;1;X5Y42/S200;X5Y42/S200/OF0;1;X5Y44/X07;X5Y44/X07/S202;1;X5Y44/LSR1;X5Y44/LSR1/X07;1;X5Y42/OF0;;1;X5Y42/W100;X5Y42/W100/OF0;1;X4Y42/S240;X4Y42/S240/W101;1;X4Y44/X07;X4Y44/X07/S242;1;X4Y44/LSR2;X4Y44/LSR2/X07;1"
          }
        },
        "u.txBitNumber[2]": {
          "hide_name": 0,
          "bits": [ 9855 ] ,
          "attributes": {
            "ROUTING": "X4Y44/B3;X4Y44/B3/Q3;1;X5Y44/A5;X5Y44/A5/E111;1;X5Y44/A1;X5Y44/A1/E111;1;X4Y44/Q3;;1;X4Y44/EW10;X4Y44/EW10/Q3;1;X5Y44/A7;X5Y44/A7/E111;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "u txBitNumber"
          }
        },
        "u.txBitNumber_DFFRE_Q_D": {
          "hide_name": 0,
          "bits": [ 9853 ] ,
          "attributes": {
            "ROUTING": "X4Y44/F3;;1;X4Y44/XD3;X4Y44/XD3/F3;1"
          }
        },
        "u.txBitNumber_DFFRE_Q_CE": {
          "hide_name": 0,
          "bits": [ 9852 ] ,
          "attributes": {
            "ROUTING": "X5Y42/S220;X5Y42/S220/OF2;1;X5Y44/X05;X5Y44/X05/S222;1;X5Y44/CE1;X5Y44/CE1/X05;1;X4Y44/CE1;X4Y44/CE1/S212;1;X5Y42/OF2;;1;X5Y42/EW10;X5Y42/EW10/OF2;1;X4Y42/S210;X4Y42/S210/W111;1;X4Y44/CE2;X4Y44/CE2/S212;1"
          }
        },
        "u.uart_rx_LUT4_I0_F[3]": {
          "hide_name": 0,
          "bits": [ 9847 ] ,
          "attributes": {
            "ROUTING": "X2Y39/F6;;1;X2Y39/N260;X2Y39/N260/F6;1;X2Y39/D5;X2Y39/D5/N260;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.rxState_DFFE_Q_2_D": {
          "hide_name": 0,
          "bits": [ 9844 ] ,
          "attributes": {
            "ROUTING": "X1Y39/F7;;1;X1Y39/A4;X1Y39/A4/F7;1;X1Y39/XD4;X1Y39/XD4/A4;1"
          }
        },
        "u.rxState_DFFE_Q_D_LUT2_F_I0[3]": {
          "hide_name": 0,
          "bits": [ 9842 ] ,
          "attributes": {
            "ROUTING": "X1Y39/D7;X1Y39/D7/N242;1;X1Y39/D5;X1Y39/D5/N242;1;X1Y41/F4;;1;X1Y41/N240;X1Y41/N240/F4;1;X1Y39/X05;X1Y39/X05/N242;1;X1Y39/A3;X1Y39/A3/X05;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.rxState_DFFE_Q_1_D": {
          "hide_name": 0,
          "bits": [ 9840 ] ,
          "attributes": {
            "ROUTING": "X1Y39/F5;;1;X1Y39/XD5;X1Y39/XD5/F5;1"
          }
        },
        "u.rxState_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 9838 ] ,
          "attributes": {
            "ROUTING": "X1Y39/F3;;1;X1Y39/XD3;X1Y39/XD3/F3;1"
          }
        },
        "u.rxState_DFFE_Q_CE": {
          "hide_name": 0,
          "bits": [ 9837 ] ,
          "attributes": {
            "ROUTING": "X1Y39/CE2;X1Y39/CE2/W211;1;X1Y39/CE1;X1Y39/CE1/W211;1;X2Y39/S100;X2Y39/S100/F5;1;X2Y39/F5;;1;X2Y39/W210;X2Y39/W210/S100;1"
          }
        },
        "u.rxCounter_DFFE_Q_D_LUT3_F_I1_LUT3_I2_F_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 9833 ] ,
          "attributes": {
            "ROUTING": "X1Y38/F7;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "u.rxCounter_DFFE_Q_D_LUT3_F_I1_LUT3_I2_F_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 9832 ] ,
          "attributes": {
            "ROUTING": "X1Y38/F6;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "u.rxCounter_DFFE_Q_D_LUT3_F_I1_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9825 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 ",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:209.30-209.43|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u.rxCounter_DFFE_Q_D_LUT3_F_I0_LUT4_F_1_I3[3]": {
          "hide_name": 0,
          "bits": [ 9822 ] ,
          "attributes": {
            "ROUTING": "X2Y35/F4;;1;X2Y35/S130;X2Y35/S130/F4;1;X2Y35/D6;X2Y35/D6/S130;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.rxCounter_DFFE_Q_2_D_LUT3_F_I0[2]": {
          "hide_name": 0,
          "bits": [ 9819 ] ,
          "attributes": {
            "ROUTING": "X3Y38/W100;X3Y38/W100/F1;1;X2Y38/C7;X2Y38/C7/W101;1;X3Y38/F1;;1;X3Y38/SN10;X3Y38/SN10/F1;1;X3Y37/N250;X3Y37/N250/N111;1;X3Y35/B7;X3Y35/B7/N252;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.rxCounter_DFFE_Q_9_D": {
          "hide_name": 0,
          "bits": [ 9815 ] ,
          "attributes": {
            "ROUTING": "X2Y37/F7;;1;X2Y37/A0;X2Y37/A0/F7;1;X2Y37/XD0;X2Y37/XD0/A0;1"
          }
        },
        "u.rxCounter_DFFE_Q_8_D": {
          "hide_name": 0,
          "bits": [ 9811 ] ,
          "attributes": {
            "ROUTING": "X2Y37/F5;;1;X2Y37/XD5;X2Y37/XD5/F5;1"
          }
        },
        "u.rxCounter_DFFE_Q_7_D": {
          "hide_name": 0,
          "bits": [ 9808 ] ,
          "attributes": {
            "ROUTING": "X1Y37/F2;;1;X1Y37/XD2;X1Y37/XD2/F2;1"
          }
        },
        "u.rxCounter_DFFE_Q_6_D": {
          "hide_name": 0,
          "bits": [ 9805 ] ,
          "attributes": {
            "ROUTING": "X2Y37/F4;;1;X2Y37/XD4;X2Y37/XD4/F4;1"
          }
        },
        "u.rxCounter_DFFE_Q_5_D": {
          "hide_name": 0,
          "bits": [ 9802 ] ,
          "attributes": {
            "ROUTING": "X1Y37/F0;;1;X1Y37/XD0;X1Y37/XD0/F0;1"
          }
        },
        "u.rxCounter_DFFE_Q_4_D": {
          "hide_name": 0,
          "bits": [ 9799 ] ,
          "attributes": {
            "ROUTING": "X2Y35/F7;;1;X2Y35/A0;X2Y35/A0/F7;1;X2Y35/XD0;X2Y35/XD0/A0;1"
          }
        },
        "u.rxCounter_DFFE_Q_3_D": {
          "hide_name": 0,
          "bits": [ 9796 ] ,
          "attributes": {
            "ROUTING": "X2Y37/F3;;1;X2Y37/XD3;X2Y37/XD3/F3;1"
          }
        },
        "u.rxCounter_DFFE_Q_2_D_LUT3_F_I0_ALU_SUM_CIN_ALU_COUT_SUM[0]": {
          "hide_name": 0,
          "bits": [ 9794 ] ,
          "attributes": {
            "ROUTING": "X2Y38/E130;X2Y38/E130/F1;1;X2Y38/A6;X2Y38/A6/E130;1;X2Y38/F1;;1;X2Y38/N100;X2Y38/N100/F1;1;X2Y37/B4;X2Y37/B4/N101;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.rxCounter[6]": {
          "hide_name": 0,
          "bits": [ 9793 ] ,
          "attributes": {
            "ROUTING": "X2Y37/SN10;X2Y37/SN10/Q4;1;X2Y38/B1;X2Y38/B1/S111;1;X2Y37/Q4;;1;X2Y37/N240;X2Y37/N240/Q4;1;X2Y35/D4;X2Y35/D4/N242;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:22.12-22.21",
            "hdlname": "u rxCounter"
          }
        },
        "u.rxCounter_DFFE_Q_2_D_LUT3_F_I0_ALU_SUM_CIN_ALU_COUT_SUM[1]": {
          "hide_name": 0,
          "bits": [ 9791 ] ,
          "attributes": {
            "ROUTING": "X2Y38/B6;X2Y38/B6/W130;1;X2Y38/F2;;1;X2Y38/W130;X2Y38/W130/F2;1;X1Y38/N230;X1Y38/N230/W131;1;X1Y37/B0;X1Y37/B0/N231;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.rxCounter[7]": {
          "hide_name": 0,
          "bits": [ 9790 ] ,
          "attributes": {
            "ROUTING": "X1Y37/EW10;X1Y37/EW10/Q0;1;X2Y37/S210;X2Y37/S210/E111;1;X2Y38/B2;X2Y38/B2/S211;1;X1Y37/Q0;;1;X1Y37/E100;X1Y37/E100/Q0;1;X2Y37/N200;X2Y37/N200/E101;1;X2Y35/C4;X2Y35/C4/N202;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:22.12-22.21",
            "hdlname": "u rxCounter"
          }
        },
        "u.rxCounter_DFFE_Q_2_D_LUT3_F_I0_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_2_COUT": {
          "hide_name": 0,
          "bits": [ 9789 ] ,
          "attributes": {
            "ROUTING": "X2Y38/COUT1;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:209.30-209.43|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u.rxCounter_DFFE_Q_2_D_LUT3_F_I0_ALU_SUM_CIN_ALU_COUT_SUM[2]": {
          "hide_name": 0,
          "bits": [ 9787 ] ,
          "attributes": {
            "ROUTING": "X2Y38/X06;X2Y38/X06/F3;1;X2Y38/C6;X2Y38/C6/X06;1;X2Y35/A7;X2Y35/A7/N231;1;X2Y38/F3;;1;X2Y38/N230;X2Y38/N230/F3;1;X2Y36/N230;X2Y36/N230/N232;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.rxCounter[8]": {
          "hide_name": 0,
          "bits": [ 9786 ] ,
          "attributes": {
            "ROUTING": "X2Y35/SN10;X2Y35/SN10/Q0;1;X2Y36/S210;X2Y36/S210/S111;1;X2Y38/B3;X2Y38/B3/S212;1;X2Y35/B4;X2Y35/B4/X01;1;X2Y35/X01;X2Y35/X01/Q0;1;X2Y35/Q0;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:22.12-22.21",
            "hdlname": "u rxCounter"
          }
        },
        "u.rxCounter_DFFE_Q_2_D_LUT3_F_I0_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_1_COUT": {
          "hide_name": 0,
          "bits": [ 9785 ] ,
          "attributes": {
            "ROUTING": "X2Y38/COUT2;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:209.30-209.43|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u.rxCounter_DFFE_Q_2_D_LUT3_F_I0_ALU_SUM_CIN_ALU_COUT_SUM[3]": {
          "hide_name": 0,
          "bits": [ 9783 ] ,
          "attributes": {
            "ROUTING": "X2Y38/SN10;X2Y38/SN10/F4;1;X2Y37/A3;X2Y37/A3/N111;1;X2Y38/F4;;1;X2Y38/X07;X2Y38/X07/F4;1;X2Y38/D6;X2Y38/D6/X07;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.rxCounter[9]": {
          "hide_name": 0,
          "bits": [ 9782 ] ,
          "attributes": {
            "ROUTING": "X2Y37/SN20;X2Y37/SN20/Q3;1;X2Y38/B4;X2Y38/B4/S121;1;X2Y37/Q3;;1;X2Y37/N230;X2Y37/N230/Q3;1;X2Y35/A4;X2Y35/A4/N232;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:22.12-22.21",
            "hdlname": "u rxCounter"
          }
        },
        "u.rxCounter_DFFE_Q_2_D_LUT3_F_I0_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9781 ] ,
          "attributes": {
            "ROUTING": "X2Y38/COUT3;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:209.30-209.43|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u.rxCounter_DFFE_Q_2_D_LUT3_F_I0_ALU_SUM_CIN": {
          "hide_name": 0,
          "bits": [ 9779 ] ,
          "attributes": {
            "ROUTING": "X2Y38/COUT4;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:209.30-209.43|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u.rxCounter_DFFE_Q_2_D_LUT3_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 9777 ] ,
          "attributes": {
            "ROUTING": "X2Y38/A7;X2Y38/A7/F5;1;X2Y38/F5;;1;X2Y38/N250;X2Y38/N250/F5;1;X2Y36/N250;X2Y36/N250/N252;1;X2Y35/A2;X2Y35/A2/N251;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.rxCounter[10]": {
          "hide_name": 0,
          "bits": [ 9775 ] ,
          "attributes": {
            "ROUTING": "X2Y35/S100;X2Y35/S100/Q3;1;X2Y36/S200;X2Y36/S200/S101;1;X2Y38/X01;X2Y38/X01/S202;1;X2Y38/B5;X2Y38/B5/X01;1;X2Y35/Q3;;1;X2Y35/X06;X2Y35/X06/Q3;1;X2Y35/C6;X2Y35/C6/X06;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "u rxCounter"
          }
        },
        "u.rxCounter_DFFE_Q_2_D": {
          "hide_name": 0,
          "bits": [ 9773 ] ,
          "attributes": {
            "ROUTING": "X2Y35/F2;;1;X2Y35/D3;X2Y35/D3/F2;1;X2Y35/XD3;X2Y35/XD3/D3;1"
          }
        },
        "u.rxCounter_DFFE_Q_1_D_LUT3_F_I1_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9771 ] ,
          "attributes": {
            "ROUTING": "X3Y38/COUT0;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:209.30-209.43|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u.rxCounter_DFFE_Q_2_D_LUT3_F_I0_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9770 ] ,
          "attributes": {
            "ROUTING": "X3Y38/CIN0;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:209.30-209.43|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u.rxCounter_DFFE_Q_1_D_LUT3_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 9768 ] ,
          "attributes": {
            "ROUTING": "X3Y38/EW10;X3Y38/EW10/F0;1;X2Y38/B7;X2Y38/B7/W111;1;X3Y38/F0;;1;X3Y38/N130;X3Y38/N130/F0;1;X3Y37/N270;X3Y37/N270/N131;1;X3Y35/B4;X3Y35/B4/N272;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.rxCounter_DFFE_Q_1_D_LUT3_F_I1[2]": {
          "hide_name": 0,
          "bits": [ 9763 ] ,
          "attributes": {
            "ROUTING": "X3Y35/C7;X3Y35/C7/X05;1;X2Y39/B5;X2Y39/B5/N101;1;X2Y40/E100;X2Y40/E100/F6;1;X3Y40/N200;X3Y40/N200/E101;1;X3Y38/N210;X3Y38/N210/N202;1;X3Y37/A6;X3Y37/A6/N211;1;X2Y35/C7;X2Y35/C7/X08;1;X2Y35/X08;X2Y35/X08/N252;1;X2Y39/N800;X2Y39/N800/N101;1;X2Y35/E200;X2Y35/E200/N804;1;X3Y35/X05;X3Y35/X05/E201;1;X3Y35/C4;X3Y35/C4/X05;1;X2Y37/C2;X2Y37/C2/N242;1;X2Y37/N250;X2Y37/N250/N242;1;X2Y35/X04;X2Y35/X04/N252;1;X2Y35/C2;X2Y35/C2/X04;1;X2Y40/F6;;1;X2Y40/N100;X2Y40/N100/F6;1;X2Y39/N240;X2Y39/N240/N101;1;X2Y37/C3;X2Y37/C3/N242;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.rxCounter_DFFE_Q_12_D": {
          "hide_name": 0,
          "bits": [ 9760 ] ,
          "attributes": {
            "ROUTING": "X2Y37/F2;;1;X2Y37/XD2;X2Y37/XD2/F2;1"
          }
        },
        "u.rxCounter_DFFE_Q_D_LUT3_F_I0[3]": {
          "hide_name": 0,
          "bits": [ 9758 ] ,
          "attributes": {
            "ROUTING": "X2Y35/F6;;1;X2Y35/W100;X2Y35/W100/F6;1;X1Y35/S200;X1Y35/S200/W101;1;X1Y37/D1;X1Y37/D1/S202;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.rxCounter_DFFE_Q_1_D_LUT3_F_I1[0]": {
          "hide_name": 0,
          "bits": [ 9756 ] ,
          "attributes": {
            "ROUTING": "X1Y37/C0;X1Y37/C0/N220;1;X2Y37/X03;X2Y37/X03/N222;1;X2Y37/B3;X2Y37/B3/X03;1;X1Y39/N220;X1Y39/N220/F2;1;X1Y37/N220;X1Y37/N220/N222;1;X1Y37/C1;X1Y37/C1/N220;1;X3Y35/X06;X3Y35/X06/E212;1;X3Y35/A4;X3Y35/A4/X06;1;X3Y35/S210;X3Y35/S210/E212;1;X3Y35/A7;X3Y35/A7/S210;1;X1Y39/EW20;X1Y39/EW20/F2;1;X2Y39/N220;X2Y39/N220/E121;1;X2Y37/C7;X2Y37/C7/N222;1;X2Y35/B7;X2Y35/B7/E211;1;X1Y39/F2;;1;X1Y39/N810;X1Y39/N810/F2;1;X1Y35/E210;X1Y35/E210/N814;1;X2Y35/B2;X2Y35/B2/E211;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.rxCounter_DFFE_Q_D_LUT3_F_I0[1]": {
          "hide_name": 0,
          "bits": [ 9754 ] ,
          "attributes": {
            "ROUTING": "X1Y37/F7;;1;X1Y37/X04;X1Y37/X04/F7;1;X1Y37/B1;X1Y37/B1/X04;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.rxCounter_DFFE_Q_11_D_LUT4_F_I1_ALU_SUM_COUT_ALU_CIN_SUM[0]": {
          "hide_name": 0,
          "bits": [ 9752 ] ,
          "attributes": {
            "ROUTING": "X1Y37/S230;X1Y37/S230/F3;1;X1Y38/A7;X1Y38/A7/S231;1;X1Y37/F3;;1;X1Y37/N100;X1Y37/N100/F3;1;X1Y37/A1;X1Y37/A1/N100;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.rxCounter_DFFE_Q_11_D_LUT4_F_I1_ALU_SUM_COUT_ALU_CIN_SUM[2]": {
          "hide_name": 0,
          "bits": [ 9749 ] ,
          "attributes": {
            "ROUTING": "X1Y38/N130;X1Y38/N130/F4;1;X1Y37/E230;X1Y37/E230/N131;1;X2Y37/B7;X2Y37/B7/E231;1;X1Y38/F4;;1;X1Y38/C7;X1Y38/C7/F4;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.rxCounter[3]": {
          "hide_name": 0,
          "bits": [ 9748 ] ,
          "attributes": {
            "ROUTING": "X2Y37/W100;X2Y37/W100/Q0;1;X1Y37/C7;X1Y37/C7/W101;1;X2Y37/Q0;;1;X2Y37/W130;X2Y37/W130/Q0;1;X1Y37/S270;X1Y37/S270/W131;1;X1Y38/B4;X1Y38/B4/S271;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:22.12-22.21",
            "hdlname": "u rxCounter"
          }
        },
        "u.rxCounter_DFFE_Q_11_D_LUT4_F_I1_ALU_SUM_COUT_ALU_CIN_SUM[3]": {
          "hide_name": 0,
          "bits": [ 9746 ] ,
          "attributes": {
            "ROUTING": "X1Y38/SN10;X1Y38/SN10/F5;1;X1Y37/E250;X1Y37/E250/N111;1;X2Y37/A5;X2Y37/A5/E251;1;X1Y38/F5;;1;X1Y38/S130;X1Y38/S130/F5;1;X1Y38/D7;X1Y38/D7/S130;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.rxCounter[4]": {
          "hide_name": 0,
          "bits": [ 9745 ] ,
          "attributes": {
            "ROUTING": "X2Y37/EW10;X2Y37/EW10/Q5;1;X1Y37/B7;X1Y37/B7/W111;1;X1Y37/S250;X1Y37/S250/W251;1;X1Y38/B5;X1Y38/B5/S251;1;X2Y37/Q5;;1;X2Y37/W250;X2Y37/W250/Q5;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:22.12-22.21",
            "hdlname": "u rxCounter"
          }
        },
        "u.rxCounter_DFFE_Q_11_D_LUT4_F_I1_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_2_COUT": {
          "hide_name": 0,
          "bits": [ 9744 ] ,
          "attributes": {
            "ROUTING": "X1Y38/COUT4;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:209.30-209.43|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u.rxCounter_DFFE_Q_11_D_LUT4_F_I1_ALU_SUM_COUT_ALU_CIN_SUM[4]": {
          "hide_name": 0,
          "bits": [ 9742 ] ,
          "attributes": {
            "ROUTING": "X2Y38/N130;X2Y38/N130/F0;1;X2Y37/W230;X2Y37/W230/N131;1;X1Y37/B2;X1Y37/B2/W231;1;X2Y38/F0;;1;X2Y38/W200;X2Y38/W200/F0;1;X1Y38/X05;X1Y38/X05/W201;1;X1Y38/SEL6;X1Y38/SEL6/X05;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.rxCounter[5]": {
          "hide_name": 0,
          "bits": [ 9741 ] ,
          "attributes": {
            "ROUTING": "X1Y37/A7;X1Y37/A7/E130;1;X1Y37/Q2;;1;X1Y37/E130;X1Y37/E130/Q2;1;X2Y37/S230;X2Y37/S230/E131;1;X2Y38/B0;X2Y38/B0/S231;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:22.12-22.21",
            "hdlname": "u rxCounter"
          }
        },
        "u.rxCounter_DFFE_Q_11_D_LUT4_F_I1_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9740 ] ,
          "attributes": {
            "ROUTING": "X2Y38/COUT0;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:209.30-209.43|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u.rxCounter_DFFE_Q_11_D_LUT4_F_I1_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_1_COUT": {
          "hide_name": 0,
          "bits": [ 9739 ] ,
          "attributes": {
            "ROUTING": "X2Y38/CIN0;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:209.30-209.43|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u.rxCounter_DFFE_Q_11_D_LUT4_F_I1_ALU_SUM_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 9737 ] ,
          "attributes": {
            "ROUTING": "X1Y38/COUT3;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:209.30-209.43|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u.rxCounter_DFFE_Q_11_D_LUT4_F_I1_ALU_SUM_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 9735 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "u.rxCounter[0]": {
          "hide_name": 0,
          "bits": [ 9734 ] ,
          "attributes": {
            "ROUTING": "X2Y37/S100;X2Y37/S100/Q2;1;X2Y37/W210;X2Y37/W210/S100;1;X1Y37/B3;X1Y37/B3/W211;1;X2Y37/B2;X2Y37/B2/S130;1;X2Y37/Q2;;1;X2Y37/S130;X2Y37/S130/Q2;1;X2Y38/W230;X2Y38/W230/S131;1;X1Y38/B1;X1Y38/B1/W231;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "u rxCounter"
          }
        },
        "u.rxCounter_DFFE_Q_11_D_LUT4_F_I1_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9731 ] ,
          "attributes": {
            "ROUTING": "X1Y38/COUT2;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:209.30-209.43|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u.rxCounter_DFFE_Q_11_D_LUT4_F_I1_ALU_SUM_CIN": {
          "hide_name": 0,
          "bits": [ 9730 ] ,
          "attributes": {
            "ROUTING": "X1Y38/COUT1;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:209.30-209.43|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u.rxCounter_DFFE_Q_11_D_LUT4_F_I1[2]": {
          "hide_name": 0,
          "bits": [ 9727 ] ,
          "attributes": {
            "ROUTING": "X3Y37/B6;X3Y37/B6/E212;1;X1Y37/X06;X1Y37/X06/F1;1;X1Y37/C6;X1Y37/C6/X06;1;X2Y37/A2;X2Y37/A2/X02;1;X1Y37/E210;X1Y37/E210/F1;1;X2Y37/X02;X2Y37/X02/E211;1;X1Y37/X02;X1Y37/X02/F1;1;X1Y37/C2;X1Y37/C2/X02;1;X2Y37/C4;X2Y37/C4/E121;1;X1Y37/F1;;1;X1Y37/EW20;X1Y37/EW20/F1;1;X2Y37/S220;X2Y37/S220/E121;1;X2Y39/C5;X2Y39/C5/S222;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.rxCounter_DFFE_Q_11_D_LUT4_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 9725 ] ,
          "attributes": {
            "ROUTING": "X1Y38/F2;;1;X1Y38/N100;X1Y38/N100/F2;1;X1Y37/B6;X1Y37/B6/N101;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.rxCounter[1]": {
          "hide_name": 0,
          "bits": [ 9723 ] ,
          "attributes": {
            "ROUTING": "X1Y37/N130;X1Y37/N130/Q5;1;X1Y37/A3;X1Y37/A3/N130;1;X1Y37/Q5;;1;X1Y37/SN10;X1Y37/SN10/Q5;1;X1Y38/B2;X1Y38/B2/S111;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:22.12-22.21",
            "hdlname": "u rxCounter"
          }
        },
        "u.rxCounter_DFFE_Q_11_D": {
          "hide_name": 0,
          "bits": [ 9722 ] ,
          "attributes": {
            "ROUTING": "X1Y37/F6;;1;X1Y37/C5;X1Y37/C5/F6;1;X1Y37/XD5;X1Y37/XD5/C5;1"
          }
        },
        "u.rxCounter_DFFE_Q_8_D_LUT2_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 9720 ] ,
          "attributes": {
            "ROUTING": "X3Y37/EW10;X3Y37/EW10/F6;1;X2Y37/B5;X2Y37/B5/W111;1;X3Y37/F6;;1;X3Y37/W260;X3Y37/W260/F6;1;X1Y37/X03;X1Y37/X03/W262;1;X1Y37/B4;X1Y37/B4/X03;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.rxCounter_DFFE_Q_11_D_LUT4_F_I1_ALU_SUM_COUT_ALU_CIN_SUM[1]": {
          "hide_name": 0,
          "bits": [ 9719 ] ,
          "attributes": {
            "ROUTING": "X1Y38/SN20;X1Y38/SN20/F3;1;X1Y37/A4;X1Y37/A4/N121;1;X1Y38/F3;;1;X1Y38/B7;X1Y38/B7/F3;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.rxCounter[2]": {
          "hide_name": 0,
          "bits": [ 9716 ] ,
          "attributes": {
            "ROUTING": "X1Y37/S130;X1Y37/S130/Q4;1;X1Y37/D7;X1Y37/D7/S130;1;X1Y37/Q4;;1;X1Y37/S100;X1Y37/S100/Q4;1;X1Y38/W240;X1Y38/W240/S101;1;X1Y38/B3;X1Y38/B3/W240;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:22.12-22.21",
            "hdlname": "u rxCounter"
          }
        },
        "u.rxCounter_DFFE_Q_10_D": {
          "hide_name": 0,
          "bits": [ 9715 ] ,
          "attributes": {
            "ROUTING": "X1Y37/F4;;1;X1Y37/XD4;X1Y37/XD4/F4;1"
          }
        },
        "u.rxCounter[11]": {
          "hide_name": 0,
          "bits": [ 9713 ] ,
          "attributes": {
            "ROUTING": "X3Y35/S130;X3Y35/S130/Q1;1;X3Y36/S230;X3Y36/S230/S131;1;X3Y38/B0;X3Y38/B0/S232;1;X3Y35/Q1;;1;X3Y35/EW10;X3Y35/EW10/Q1;1;X2Y35/B6;X2Y35/B6/W111;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "u rxCounter"
          }
        },
        "u.rxCounter_DFFE_Q_1_D": {
          "hide_name": 0,
          "bits": [ 9711 ] ,
          "attributes": {
            "ROUTING": "X3Y35/F4;;1;X3Y35/C1;X3Y35/C1/F4;1;X3Y35/XD1;X3Y35/XD1/C1;1"
          }
        },
        "u.rxCounter[12]": {
          "hide_name": 0,
          "bits": [ 9709 ] ,
          "attributes": {
            "ROUTING": "X3Y35/SN10;X3Y35/SN10/Q2;1;X3Y36/S210;X3Y36/S210/S111;1;X3Y38/B1;X3Y38/B1/S212;1;X3Y35/Q2;;1;X3Y35/W130;X3Y35/W130/Q2;1;X2Y35/A6;X2Y35/A6/W131;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "u rxCounter"
          }
        },
        "u.rxCounter_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 9707 ] ,
          "attributes": {
            "ROUTING": "X3Y35/F7;;1;X3Y35/A2;X3Y35/A2/F7;1;X3Y35/XD2;X3Y35/XD2/A2;1"
          }
        },
        "u.uart_rx_LUT4_I0_F[0]": {
          "hide_name": 0,
          "bits": [ 9706 ] ,
          "attributes": {
            "ROUTING": "X1Y37/CE2;X1Y37/CE2/X05;1;X1Y37/CE0;X1Y37/CE0/X05;1;X1Y39/N260;X1Y39/N260/F6;1;X1Y37/X05;X1Y37/X05/N262;1;X1Y37/CE1;X1Y37/CE1/X05;1;X2Y39/A5;X2Y39/A5/E111;1;X2Y37/CE2;X2Y37/CE2/N212;1;X2Y37/CE0;X2Y37/CE0/N212;1;X1Y39/EW10;X1Y39/EW10/F6;1;X2Y39/N210;X2Y39/N210/E111;1;X2Y37/CE1;X2Y37/CE1/N212;1;X2Y35/CE1;X2Y35/CE1/X07;1;X2Y35/X07;X2Y35/X07/E261;1;X2Y35/CE0;X2Y35/CE0/X07;1;X3Y35/CE0;X3Y35/CE0/X07;1;X1Y39/F6;;1;X1Y39/N830;X1Y39/N830/F6;1;X1Y35/E260;X1Y35/E260/N834;1;X3Y35/X07;X3Y35/X07/E262;1;X3Y35/CE1;X3Y35/CE1/X07;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.rxBitNumber_DFFRE_Q_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9704 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 ",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:220.28-220.43|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u.rxBitNumber_DFFRE_Q_2_D": {
          "hide_name": 0,
          "bits": [ 9700 ] ,
          "attributes": {
            "ROUTING": "X1Y42/F7;;1;X1Y42/A1;X1Y42/A1/F7;1;X1Y42/XD1;X1Y42/XD1/A1;1"
          }
        },
        "u.rxBitNumber_DFFRE_Q_1_D_ALU_SUM_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 9698 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "u.rxBitNumber[0]": {
          "hide_name": 0,
          "bits": [ 9697 ] ,
          "attributes": {
            "ROUTING": "X1Y42/E130;X1Y42/E130/Q1;1;X1Y42/A7;X1Y42/A7/E130;1;X1Y42/SN10;X1Y42/SN10/Q1;1;X1Y41/C4;X1Y41/C4/N111;1;X1Y42/Q1;;1;X1Y42/N130;X1Y42/N130/Q1;1;X1Y41/B1;X1Y41/B1/N131;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:23.11-23.22",
            "hdlname": "u rxBitNumber"
          }
        },
        "u.rxBitNumber_DFFRE_Q_D_ALU_SUM_CIN": {
          "hide_name": 0,
          "bits": [ 9695 ] ,
          "attributes": {
            "ROUTING": "X1Y41/COUT2;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:220.28-220.43|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u.rxBitNumber_DFFRE_Q_1_D_ALU_SUM_CIN": {
          "hide_name": 0,
          "bits": [ 9694 ] ,
          "attributes": {
            "ROUTING": "X1Y41/COUT1;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:220.28-220.43|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u.rxBitNumber[1]": {
          "hide_name": 0,
          "bits": [ 9692 ] ,
          "attributes": {
            "ROUTING": "X1Y41/W100;X1Y41/W100/Q5;1;X1Y41/B4;X1Y41/B4/W100;1;X1Y41/Q5;;1;X1Y41/X04;X1Y41/X04/Q5;1;X1Y41/B2;X1Y41/B2/X04;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:23.11-23.22",
            "hdlname": "u rxBitNumber"
          }
        },
        "u.rxBitNumber_DFFRE_Q_1_D": {
          "hide_name": 0,
          "bits": [ 9691 ] ,
          "attributes": {
            "ROUTING": "X1Y41/F2;;1;X1Y41/D5;X1Y41/D5/F2;1;X1Y41/XD5;X1Y41/XD5/D5;1"
          }
        },
        "u.rxBitNumber[2]": {
          "hide_name": 0,
          "bits": [ 9689 ] ,
          "attributes": {
            "ROUTING": "X1Y41/E100;X1Y41/E100/Q3;1;X1Y41/A4;X1Y41/A4/E100;1;X1Y41/Q3;;1;X1Y41/B3;X1Y41/B3/Q3;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:23.11-23.22",
            "hdlname": "u rxBitNumber"
          }
        },
        "u.rxBitNumber_DFFRE_Q_D": {
          "hide_name": 0,
          "bits": [ 9688 ] ,
          "attributes": {
            "ROUTING": "X1Y41/F3;;1;X1Y41/XD3;X1Y41/XD3/F3;1"
          }
        },
        "u.rxBitNumber_DFFRE_Q_CE": {
          "hide_name": 0,
          "bits": [ 9687 ] ,
          "attributes": {
            "ROUTING": "X1Y41/CE2;X1Y41/CE2/X05;1;X1Y42/N260;X1Y42/N260/F6;1;X1Y41/X05;X1Y41/X05/N261;1;X1Y41/CE1;X1Y41/CE1/X05;1;X1Y42/F6;;1;X1Y42/X07;X1Y42/X07/F6;1;X1Y42/CE0;X1Y42/CE0/X07;1"
          }
        },
        "u.led_DFFE_Q_5_D": {
          "hide_name": 0,
          "bits": [ 9683 ] ,
          "attributes": {
            "ROUTING": "X1Y48/F1;;1;X1Y48/S130;X1Y48/S130/F1;1;X1Y49/A3;X1Y49/A3/S131;1;X1Y49/XD3;X1Y49/XD3/A3;1"
          }
        },
        "u.led_DFFE_Q_4_D": {
          "hide_name": 0,
          "bits": [ 9680 ] ,
          "attributes": {
            "ROUTING": "X1Y49/F5;;1;X1Y49/A2;X1Y49/A2/F5;1;X1Y49/XD2;X1Y49/XD2/A2;1"
          }
        },
        "u.led_DFFE_Q_3_D": {
          "hide_name": 0,
          "bits": [ 9677 ] ,
          "attributes": {
            "ROUTING": "X1Y48/F7;;1;X1Y48/A0;X1Y48/A0/F7;1;X1Y48/XD0;X1Y48/XD0/A0;1"
          }
        },
        "u.led_DFFE_Q_2_D": {
          "hide_name": 0,
          "bits": [ 9674 ] ,
          "attributes": {
            "ROUTING": "X1Y47/F1;;1;X1Y47/B3;X1Y47/B3/F1;1;X1Y47/XD3;X1Y47/XD3/B3;1"
          }
        },
        "u.led_DFFE_Q_1_D": {
          "hide_name": 0,
          "bits": [ 9671 ] ,
          "attributes": {
            "ROUTING": "X1Y43/F6;;1;X1Y43/SN20;X1Y43/SN20/F6;1;X1Y44/D0;X1Y44/D0/S121;1;X1Y44/XD0;X1Y44/XD0/D0;1"
          }
        },
        "u.led_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 9669 ] ,
          "attributes": {
            "ROUTING": "X1Y42/F4;;1;X1Y42/S240;X1Y42/S240/F4;1;X1Y44/S240;X1Y44/S240/S242;1;X1Y46/C0;X1Y46/C0/S242;1;X1Y46/XD0;X1Y46/XD0/C0;1"
          }
        },
        "u.dataIn[0]": {
          "hide_name": 0,
          "bits": [ 9667 ] ,
          "attributes": {
            "ROUTING": "X1Y48/Q3;;1;X1Y48/X02;X1Y48/X02/Q3;1;X1Y48/A1;X1Y48/A1/X02;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:24.11-24.17",
            "hdlname": "u dataIn"
          }
        },
        "u.dataIn[1]": {
          "hide_name": 0,
          "bits": [ 9665 ] ,
          "attributes": {
            "ROUTING": "X1Y48/S100;X1Y48/S100/Q4;1;X1Y49/A5;X1Y49/A5/S101;1;X1Y48/Q4;;1;X1Y48/X03;X1Y48/X03/Q4;1;X1Y48/D3;X1Y48/D3/X03;1;X1Y48/XD3;X1Y48/XD3/D3;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:24.11-24.17",
            "hdlname": "u dataIn"
          }
        },
        "u.dataIn[2]": {
          "hide_name": 0,
          "bits": [ 9663 ] ,
          "attributes": {
            "ROUTING": "X1Y48/X01;X1Y48/X01/S222;1;X1Y48/A7;X1Y48/A7/X01;1;X1Y46/Q2;;1;X1Y46/S220;X1Y46/S220/Q2;1;X1Y48/C4;X1Y48/C4/S222;1;X1Y48/XD4;X1Y48/XD4/C4;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:24.11-24.17",
            "hdlname": "u dataIn"
          }
        },
        "u.dataIn[3]": {
          "hide_name": 0,
          "bits": [ 9661 ] ,
          "attributes": {
            "ROUTING": "X1Y46/S130;X1Y46/S130/Q4;1;X1Y47/A1;X1Y47/A1/S131;1;X1Y46/Q4;;1;X1Y46/X03;X1Y46/X03/Q4;1;X1Y46/D2;X1Y46/D2/X03;1;X1Y46/XD2;X1Y46/XD2/D2;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:24.11-24.17",
            "hdlname": "u dataIn"
          }
        },
        "u.dataIn[4]": {
          "hide_name": 0,
          "bits": [ 9659 ] ,
          "attributes": {
            "ROUTING": "X1Y42/S100;X1Y42/S100/Q5;1;X1Y43/A6;X1Y43/A6/S101;1;X1Y42/Q5;;1;X1Y42/S250;X1Y42/S250/Q5;1;X1Y44/S200;X1Y44/S200/S252;1;X1Y46/C4;X1Y46/C4/S202;1;X1Y46/XD4;X1Y46/XD4/C4;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:24.11-24.17",
            "hdlname": "u dataIn"
          }
        },
        "u.dataIn[5]": {
          "hide_name": 0,
          "bits": [ 9657 ] ,
          "attributes": {
            "ROUTING": "X1Y42/X05;X1Y42/X05/S202;1;X1Y42/A4;X1Y42/A4/X05;1;X1Y40/Q0;;1;X1Y40/S200;X1Y40/S200/Q0;1;X1Y42/C5;X1Y42/C5/S202;1;X1Y42/XD5;X1Y42/XD5/C5;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:24.11-24.17",
            "hdlname": "u dataIn"
          }
        },
        "u.dataIn[6]": {
          "hide_name": 0,
          "bits": [ 9655 ] ,
          "attributes": {
            "ROUTING": "X1Y35/Q2;;1;X1Y35/S100;X1Y35/S100/Q2;1;X1Y36/S240;X1Y36/S240/S101;1;X1Y38/S240;X1Y38/S240/S242;1;X1Y40/C0;X1Y40/C0/S242;1;X1Y40/XD0;X1Y40/XD0/C0;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:24.11-24.17",
            "hdlname": "u dataIn"
          }
        },
        "u.dataIn[7]": {
          "hide_name": 0,
          "bits": [ 9653 ] ,
          "attributes": {
            "ROUTING": "X1Y35/Q5;;1;X1Y35/X04;X1Y35/X04/Q5;1;X1Y35/C2;X1Y35/C2/X04;1;X1Y35/XD2;X1Y35/XD2/C2;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:24.11-24.17",
            "hdlname": "u dataIn"
          }
        },
        "u.uart_rx": {
          "hide_name": 0,
          "bits": [ 9652 ] ,
          "attributes": {
            "ROUTING": "X1Y39/S200;X1Y39/S200/W202;1;X1Y40/X01;X1Y40/X01/S201;1;X1Y40/A1;X1Y40/A1/X01;1;X19Y35/W830;X19Y35/W830/S834;1;X11Y35/W800;X11Y35/W800/W838;1;X3Y35/W200;X3Y35/W200/W808;1;X1Y35/D5;X1Y35/D5/W202;1;X1Y35/XD5;X1Y35/XD5/D5;1;X43Y0/Q6;;1;X43Y0/N830;X43Y0/N830/Q6;1;X43Y7/S800;X43Y7/S800/S838;1;X43Y15/S810;X43Y15/S810/S808;1;X43Y23/S820;X43Y23/S820/S818;1;X43Y31/W820;X43Y31/W820/S828;1;X35Y31/W820;X35Y31/W820/W828;1;X27Y31/W830;X27Y31/W830/W828;1;X19Y31/S830;X19Y31/S830/W838;1;X19Y39/W830;X19Y39/W830/S838;1;X11Y39/W800;X11Y39/W800/W838;1;X3Y39/W200;X3Y39/W200/W808;1;X1Y39/X01;X1Y39/X01/W202;1;X1Y39/A6;X1Y39/A6/X01;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:10.11-10.18",
            "hdlname": "u uart_rx"
          }
        },
        "u.uart_rx_LUT4_I0_1_F[1]": {
          "hide_name": 0,
          "bits": [ 9651 ] ,
          "attributes": {
            "ROUTING": "X1Y46/CE2;X1Y46/CE2/N212;1;X1Y41/S210;X1Y41/S210/S111;1;X1Y42/CE2;X1Y42/CE2/S211;1;X1Y41/S250;X1Y41/S250/S111;1;X1Y42/B6;X1Y42/B6/S251;1;X1Y48/CE2;X1Y48/CE2/N211;1;X1Y40/S810;X1Y40/S810/F2;1;X1Y48/N210;X1Y48/N210/S818;1;X1Y46/CE1;X1Y46/CE1/N212;1;X1Y35/CE2;X1Y35/CE2/N212;1;X1Y40/N130;X1Y40/N130/F2;1;X1Y39/B3;X1Y39/B3/N131;1;X1Y40/X05;X1Y40/X05/F2;1;X1Y40/CE0;X1Y40/CE0/X05;1;X1Y41/S810;X1Y41/S810/S111;1;X1Y49/N210;X1Y49/N210/S818;1;X1Y48/CE1;X1Y48/CE1/N211;1;X1Y40/F2;;1;X1Y40/SN10;X1Y40/SN10/F2;1;X1Y39/N210;X1Y39/N210/N111;1;X1Y37/N210;X1Y37/N210/N212;1;X1Y35/CE1;X1Y35/CE1/N212;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "clk": {
          "hide_name": 0,
          "bits": [ 9270 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:10.16-10.19"
          }
        },
        "u.rxState[0]": {
          "hide_name": 0,
          "bits": [ 9648 ] ,
          "attributes": {
            "ROUTING": "X1Y39/S240;X1Y39/S240/Q4;1;X1Y40/C2;X1Y40/C2/S241;1;X1Y40/E220;X1Y40/E220/S121;1;X1Y40/C7;X1Y40/C7/E220;1;X1Y40/B6;X1Y40/B6/S121;1;X1Y39/N100;X1Y39/N100/Q4;1;X1Y39/C5;X1Y39/C5/N100;1;X1Y39/N130;X1Y39/N130/Q4;1;X1Y39/C7;X1Y39/C7/N130;1;X1Y39/X07;X1Y39/X07/Q4;1;X1Y39/D6;X1Y39/D6/X07;1;X1Y39/Q4;;1;X1Y39/SN20;X1Y39/SN20/Q4;1;X1Y40/D1;X1Y40/D1/S121;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "u rxState"
          }
        },
        "u.rxState[1]": {
          "hide_name": 0,
          "bits": [ 9646 ] ,
          "attributes": {
            "ROUTING": "X1Y40/A6;X1Y40/A6/S101;1;X1Y40/X04;X1Y40/X04/S251;1;X1Y40/B2;X1Y40/B2/X04;1;X1Y39/S250;X1Y39/S250/Q5;1;X1Y40/B7;X1Y40/B7/S251;1;X1Y39/X08;X1Y39/X08/Q5;1;X1Y39/C6;X1Y39/C6/X08;1;X1Y39/W100;X1Y39/W100/Q5;1;X1Y39/B5;X1Y39/B5/W100;1;X1Y39/N250;X1Y39/N250/Q5;1;X1Y39/B7;X1Y39/B7/N250;1;X1Y39/Q5;;1;X1Y39/S100;X1Y39/S100/Q5;1;X1Y40/C1;X1Y40/C1/S101;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "u rxState"
          }
        },
        "u.byteReady_DFFE_Q_D[0]": {
          "hide_name": 0,
          "bits": [ 9644 ] ,
          "attributes": {
            "ROUTING": "X1Y37/A2;X1Y37/A2/N271;1;X2Y37/A7;X2Y37/A7/N232;1;X1Y40/N270;X1Y40/N270/F7;1;X1Y38/N270;X1Y38/N270/N272;1;X1Y37/A0;X1Y37/A0/N271;1;X1Y40/N100;X1Y40/N100/F7;1;X1Y40/N200;X1Y40/N200/N100;1;X1Y38/N210;X1Y38/N210/N202;1;X1Y37/A6;X1Y37/A6/N211;1;X1Y40/E270;X1Y40/E270/F7;1;X2Y40/A6;X2Y40/A6/E271;1;X1Y40/F7;;1;X1Y39/W800;X1Y39/W800/N101;1;X2Y39/N230;X2Y39/N230/E804;1;X2Y37/A4;X2Y37/A4/N232;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.rxCounter_DFFE_Q_D_LUT3_F_I1_LUT3_I2_F[3]": {
          "hide_name": 0,
          "bits": [ 9641 ] ,
          "attributes": {
            "ROUTING": "X2Y39/E240;X2Y39/E240/S101;1;X2Y39/B6;X2Y39/B6/E240;1;X2Y38/F6;;1;X2Y38/S100;X2Y38/S100/F6;1;X2Y39/W200;X2Y39/W200/S101;1;X1Y39/D1;X1Y39/D1/W201;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.rxCounter_DFFE_Q_D_LUT3_F_I1_LUT3_I2_F[2]": {
          "hide_name": 0,
          "bits": [ 9640 ] ,
          "attributes": {
            "ROUTING": "X1Y38/E130;X1Y38/E130/OF6;1;X2Y38/S230;X2Y38/S230/E131;1;X2Y39/A6;X2Y39/A6/S231;1;X1Y38/OF6;;1;X1Y38/S260;X1Y38/S260/OF6;1;X1Y39/C1;X1Y39/C1/S261;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.rxCounter_DFFE_Q_D_LUT3_F_I1_LUT3_I2_F[1]": {
          "hide_name": 0,
          "bits": [ 9638 ] ,
          "attributes": {
            "ROUTING": "X1Y39/B1;X1Y39/B1/N211;1;X1Y39/B2;X1Y39/B2/N211;1;X1Y40/S100;X1Y40/S100/F6;1;X1Y40/N210;X1Y40/N210/S100;1;X1Y39/B0;X1Y39/B0/N211;1;X1Y40/F6;;1;X1Y40/X03;X1Y40/X03/F6;1;X1Y40/B4;X1Y40/B4/X03;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.rxCounter_DFFE_Q_D_LUT3_F_I1_LUT3_I2_F[0]": {
          "hide_name": 0,
          "bits": [ 9636 ] ,
          "attributes": {
            "ROUTING": "X1Y39/S130;X1Y39/S130/Q3;1;X1Y40/A2;X1Y40/A2/S131;1;X1Y39/A0;X1Y39/A0/X02;1;X1Y39/A2;X1Y39/A2/X02;1;X1Y40/A7;X1Y40/A7/S231;1;X1Y39/S230;X1Y39/S230/Q3;1;X1Y40/A4;X1Y40/A4/S231;1;X1Y39/A7;X1Y39/A7/X06;1;X1Y39/X06;X1Y39/X06/Q3;1;X1Y39/A5;X1Y39/A5/X06;1;X1Y39/W130;X1Y39/W130/Q3;1;X1Y39/B6;X1Y39/B6/W130;1;X1Y39/SN10;X1Y39/SN10/Q3;1;X1Y40/B1;X1Y40/B1/S111;1;X1Y39/Q3;;1;X1Y39/X02;X1Y39/X02/Q3;1;X1Y39/A1;X1Y39/A1/X02;1",
            "hdlname": "u rxState",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.rxCounter_DFFE_Q_D_LUT3_F_I1_LUT3_I2_F[4]": {
          "hide_name": 0,
          "bits": [ 9633 ] ,
          "attributes": {
            "ROUTING": "X2Y38/S130;X2Y38/S130/F7;1;X2Y39/C6;X2Y39/C6/S131;1;X2Y38/F7;;1;X2Y38/SN20;X2Y38/SN20/F7;1;X2Y39/W260;X2Y39/W260/S121;1;X1Y39/SEL0;X1Y39/SEL0/W261;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.byteReady_DFFE_Q_CE_LUT3_F_I2_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 9632 ] ,
          "attributes": {
            "ROUTING": "X1Y39/F1;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "u.byteReady_DFFE_Q_CE_LUT3_F_I2_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 9631 ] ,
          "attributes": {
            "ROUTING": "X1Y39/F0;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "u.byteReady_DFFE_Q_CE_LUT3_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 9629 ] ,
          "attributes": {
            "ROUTING": "X1Y39/E100;X1Y39/E100/OF0;1;X2Y39/S200;X2Y39/S200/E101;1;X2Y40/C7;X2Y40/C7/S201;1;X1Y37/X07;X1Y37/X07/N202;1;X1Y37/D6;X1Y37/D6/X07;1;X1Y37/D2;X1Y37/D2/N202;1;X1Y37/D0;X1Y37/D0/N202;1;X2Y37/D7;X2Y37/D7/E201;1;X1Y39/OF0;;1;X1Y39/N200;X1Y39/N200/OF0;1;X1Y37/E200;X1Y37/E200/N202;1;X2Y37/D4;X2Y37/D4/E201;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.byteReady_DFFE_Q_CE_LUT3_F_I2[0]": {
          "hide_name": 0,
          "bits": [ 9627 ] ,
          "attributes": {
            "ROUTING": "X1Y42/A6;X1Y42/A6/S212;1;X1Y40/EW10;X1Y40/EW10/F1;1;X2Y40/A7;X2Y40/A7/E111;1;X1Y41/LSR2;X1Y41/LSR2/X08;1;X1Y41/X08;X1Y41/X08/S211;1;X1Y41/LSR1;X1Y41/LSR1/X08;1;X1Y40/F1;;1;X1Y40/S210;X1Y40/S210/F1;1;X1Y42/X06;X1Y42/X06/S212;1;X1Y42/LSR0;X1Y42/LSR0/X06;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.byteReady": {
          "hide_name": 0,
          "bits": [ 9624 ] ,
          "attributes": {
            "ROUTING": "X1Y40/S230;X1Y40/S230/Q3;1;X1Y42/S260;X1Y42/S260/S232;1;X1Y44/X05;X1Y44/X05/S262;1;X1Y44/CE0;X1Y44/CE0/X05;1;X1Y46/X05;X1Y46/X05/N202;1;X1Y46/CE0;X1Y46/CE0/X05;1;X1Y48/N200;X1Y48/N200/S808;1;X1Y47/X07;X1Y47/X07/N201;1;X1Y47/CE1;X1Y47/CE1/X07;1;X1Y48/W200;X1Y48/W200/S808;1;X0Y48/E210;X0Y48/E210/E202;1;X1Y48/CE0;X1Y48/CE0/E211;1;X1Y40/Q3;;1;X1Y40/S800;X1Y40/S800/Q3;1;X1Y48/S230;X1Y48/S230/S808;1;X1Y49/X08;X1Y49/X08/S231;1;X1Y49/CE1;X1Y49/CE1/X08;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:25.5-25.14",
            "hdlname": "u byteReady"
          }
        },
        "u.byteReady_DFFE_Q_CE_LUT3_F_I2[1]": {
          "hide_name": 0,
          "bits": [ 9623 ] ,
          "attributes": {
            "ROUTING": "X2Y40/B6;X2Y40/B6/E131;1;X1Y40/E130;X1Y40/E130/F4;1;X2Y40/B7;X2Y40/B7/E131;1;X1Y40/F4;;1;X1Y40/C3;X1Y40/C3/F4;1;X1Y40/XD3;X1Y40/XD3/C3;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.byteReady_DFFE_Q_CE": {
          "hide_name": 0,
          "bits": [ 9621 ] ,
          "attributes": {
            "ROUTING": "X2Y40/F7;;1;X2Y40/W270;X2Y40/W270/F7;1;X1Y40/X08;X1Y40/X08/W271;1;X1Y40/CE1;X1Y40/CE1/X08;1"
          }
        },
        "txIntervalCounter_DFFR_Q_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9618 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 ",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:46.30-46.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "txIntervalCounter_DFFR_Q_9_D": {
          "hide_name": 0,
          "bits": [ 9615 ] ,
          "attributes": {
            "ROUTING": "X4Y43/F5;;1;X4Y43/XD5;X4Y43/XD5/F5;1"
          }
        },
        "txIntervalCounter_DFFR_Q_9_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9613 ] ,
          "attributes": {
            "ROUTING": "X5Y43/CIN0;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:46.30-46.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "txIntervalCounter_DFFR_Q_8_D": {
          "hide_name": 0,
          "bits": [ 9611 ] ,
          "attributes": {
            "ROUTING": "X5Y43/F0;;1;X5Y43/XD0;X5Y43/XD0/F0;1"
          }
        },
        "txIntervalCounter_DFFR_Q_8_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9609 ] ,
          "attributes": {
            "ROUTING": "X5Y43/COUT0;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:46.30-46.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "txIntervalCounter_DFFR_Q_7_D": {
          "hide_name": 0,
          "bits": [ 9607 ] ,
          "attributes": {
            "ROUTING": "X5Y43/F1;;1;X5Y43/SN20;X5Y43/SN20/F1;1;X5Y44/B4;X5Y44/B4/S121;1;X5Y44/XD4;X5Y44/XD4/B4;1"
          }
        },
        "txIntervalCounter_DFFR_Q_7_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9605 ] ,
          "attributes": {
            "ROUTING": "X5Y43/COUT1;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:46.30-46.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "txIntervalCounter_DFFR_Q_6_D": {
          "hide_name": 0,
          "bits": [ 9603 ] ,
          "attributes": {
            "ROUTING": "X5Y43/F2;;1;X5Y43/EW20;X5Y43/EW20/F2;1;X6Y43/C4;X6Y43/C4/E121;1;X6Y43/XD4;X6Y43/XD4/C4;1"
          }
        },
        "txIntervalCounter_DFFR_Q_6_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9601 ] ,
          "attributes": {
            "ROUTING": "X5Y43/COUT2;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:46.30-46.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "txIntervalCounter_DFFR_Q_5_D": {
          "hide_name": 0,
          "bits": [ 9599 ] ,
          "attributes": {
            "ROUTING": "X5Y43/F3;;1;X5Y43/XD3;X5Y43/XD3/F3;1"
          }
        },
        "txIntervalCounter_DFFR_Q_5_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9597 ] ,
          "attributes": {
            "ROUTING": "X5Y43/COUT3;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:46.30-46.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "txIntervalCounter_DFFR_Q_4_D": {
          "hide_name": 0,
          "bits": [ 9595 ] ,
          "attributes": {
            "ROUTING": "X5Y43/F4;;1;X5Y43/XD4;X5Y43/XD4/F4;1"
          }
        },
        "txIntervalCounter_DFFR_Q_4_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9593 ] ,
          "attributes": {
            "ROUTING": "X5Y43/COUT4;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:46.30-46.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "txIntervalCounter_DFFR_Q_31_D": {
          "hide_name": 0,
          "bits": [ 9590 ] ,
          "attributes": {
            "ROUTING": "X1Y44/F2;;1;X1Y44/D3;X1Y44/D3/F2;1;X1Y44/XD3;X1Y44/XD3/D3;1"
          }
        },
        "txIntervalCounter_DFFR_Q_30_D_ALU_SUM_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 9588 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "txIntervalCounter_DFFR_Q_30_D_ALU_SUM_CIN": {
          "hide_name": 0,
          "bits": [ 9586 ] ,
          "attributes": {
            "ROUTING": "X1Y43/COUT1;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:46.30-46.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "txIntervalCounter_DFFR_Q_30_D": {
          "hide_name": 0,
          "bits": [ 9584 ] ,
          "attributes": {
            "ROUTING": "X1Y43/F2;;1;X1Y43/XD2;X1Y43/XD2/F2;1"
          }
        },
        "txIntervalCounter_DFFR_Q_3_D": {
          "hide_name": 0,
          "bits": [ 9582 ] ,
          "attributes": {
            "ROUTING": "X5Y43/F5;;1;X5Y43/XD5;X5Y43/XD5/F5;1"
          }
        },
        "txIntervalCounter_DFFR_Q_3_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9580 ] ,
          "attributes": {
            "ROUTING": "X6Y43/CIN0;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:46.30-46.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "txIntervalCounter_DFFR_Q_30_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9578 ] ,
          "attributes": {
            "ROUTING": "X1Y43/COUT2;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:46.30-46.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "txIntervalCounter_DFFR_Q_29_D": {
          "hide_name": 0,
          "bits": [ 9576 ] ,
          "attributes": {
            "ROUTING": "X1Y43/F3;;1;X1Y43/XD3;X1Y43/XD3/F3;1"
          }
        },
        "txIntervalCounter_DFFR_Q_29_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9574 ] ,
          "attributes": {
            "ROUTING": "X1Y43/COUT3;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:46.30-46.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "txIntervalCounter_DFFR_Q_28_D": {
          "hide_name": 0,
          "bits": [ 9572 ] ,
          "attributes": {
            "ROUTING": "X1Y43/F4;;1;X1Y43/XD4;X1Y43/XD4/F4;1"
          }
        },
        "txIntervalCounter_DFFR_Q_28_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9570 ] ,
          "attributes": {
            "ROUTING": "X1Y43/COUT4;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:46.30-46.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "txIntervalCounter_DFFR_Q_27_D": {
          "hide_name": 0,
          "bits": [ 9568 ] ,
          "attributes": {
            "ROUTING": "X1Y43/F5;;1;X1Y43/XD5;X1Y43/XD5/F5;1"
          }
        },
        "txIntervalCounter_DFFR_Q_27_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9566 ] ,
          "attributes": {
            "ROUTING": "X2Y43/CIN0;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:46.30-46.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "txIntervalCounter_DFFR_Q_26_D": {
          "hide_name": 0,
          "bits": [ 9564 ] ,
          "attributes": {
            "ROUTING": "X2Y43/F0;;1;X2Y43/XD0;X2Y43/XD0/F0;1"
          }
        },
        "txIntervalCounter_DFFR_Q_26_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9562 ] ,
          "attributes": {
            "ROUTING": "X2Y43/COUT0;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:46.30-46.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "txIntervalCounter_DFFR_Q_25_D": {
          "hide_name": 0,
          "bits": [ 9560 ] ,
          "attributes": {
            "ROUTING": "X2Y43/F1;;1;X2Y43/XD1;X2Y43/XD1/F1;1"
          }
        },
        "txIntervalCounter_DFFR_Q_25_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9558 ] ,
          "attributes": {
            "ROUTING": "X2Y43/COUT1;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:46.30-46.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "txIntervalCounter_DFFR_Q_24_D": {
          "hide_name": 0,
          "bits": [ 9556 ] ,
          "attributes": {
            "ROUTING": "X2Y43/F2;;1;X2Y43/XD2;X2Y43/XD2/F2;1"
          }
        },
        "txIntervalCounter_DFFR_Q_24_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9554 ] ,
          "attributes": {
            "ROUTING": "X2Y43/COUT2;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:46.30-46.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "txIntervalCounter_DFFR_Q_23_D": {
          "hide_name": 0,
          "bits": [ 9552 ] ,
          "attributes": {
            "ROUTING": "X2Y43/F3;;1;X2Y43/XD3;X2Y43/XD3/F3;1"
          }
        },
        "txIntervalCounter_DFFR_Q_23_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9550 ] ,
          "attributes": {
            "ROUTING": "X2Y43/COUT3;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:46.30-46.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "txIntervalCounter_DFFR_Q_22_D": {
          "hide_name": 0,
          "bits": [ 9548 ] ,
          "attributes": {
            "ROUTING": "X2Y43/F4;;1;X2Y43/XD4;X2Y43/XD4/F4;1"
          }
        },
        "txIntervalCounter_DFFR_Q_22_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9546 ] ,
          "attributes": {
            "ROUTING": "X2Y43/COUT4;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:46.30-46.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "txIntervalCounter_DFFR_Q_21_D": {
          "hide_name": 0,
          "bits": [ 9544 ] ,
          "attributes": {
            "ROUTING": "X2Y43/F5;;1;X2Y43/S100;X2Y43/S100/F5;1;X2Y44/C3;X2Y44/C3/S101;1;X2Y44/XD3;X2Y44/XD3/C3;1"
          }
        },
        "txIntervalCounter_DFFR_Q_21_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9542 ] ,
          "attributes": {
            "ROUTING": "X3Y43/CIN0;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:46.30-46.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "txIntervalCounter_DFFR_Q_20_D": {
          "hide_name": 0,
          "bits": [ 9540 ] ,
          "attributes": {
            "ROUTING": "X3Y43/F0;;1;X3Y43/XD0;X3Y43/XD0/F0;1"
          }
        },
        "txIntervalCounter_DFFR_Q_2_D": {
          "hide_name": 0,
          "bits": [ 9538 ] ,
          "attributes": {
            "ROUTING": "X6Y43/F0;;1;X6Y43/XD0;X6Y43/XD0/F0;1"
          }
        },
        "txIntervalCounter_DFFR_Q_1_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9536 ] ,
          "attributes": {
            "ROUTING": "X6Y43/COUT1;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:46.30-46.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "txIntervalCounter_DFFR_Q_2_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9535 ] ,
          "attributes": {
            "ROUTING": "X6Y43/COUT0;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:46.30-46.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "txIntervalCounter_DFFR_Q_20_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9533 ] ,
          "attributes": {
            "ROUTING": "X3Y43/COUT0;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:46.30-46.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "txIntervalCounter_DFFR_Q_19_D": {
          "hide_name": 0,
          "bits": [ 9531 ] ,
          "attributes": {
            "ROUTING": "X3Y43/F1;;1;X3Y43/XD1;X3Y43/XD1/F1;1"
          }
        },
        "txIntervalCounter_DFFR_Q_19_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9529 ] ,
          "attributes": {
            "ROUTING": "X3Y43/COUT1;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:46.30-46.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "txIntervalCounter_DFFR_Q_18_D": {
          "hide_name": 0,
          "bits": [ 9527 ] ,
          "attributes": {
            "ROUTING": "X3Y43/F2;;1;X3Y43/XD2;X3Y43/XD2/F2;1"
          }
        },
        "txIntervalCounter_DFFR_Q_18_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9525 ] ,
          "attributes": {
            "ROUTING": "X3Y43/COUT2;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:46.30-46.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "txIntervalCounter_DFFR_Q_17_D": {
          "hide_name": 0,
          "bits": [ 9523 ] ,
          "attributes": {
            "ROUTING": "X3Y43/F3;;1;X3Y43/XD3;X3Y43/XD3/F3;1"
          }
        },
        "txIntervalCounter_DFFR_Q_17_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9521 ] ,
          "attributes": {
            "ROUTING": "X3Y43/COUT3;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:46.30-46.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "txIntervalCounter_DFFR_Q_16_D": {
          "hide_name": 0,
          "bits": [ 9519 ] ,
          "attributes": {
            "ROUTING": "X3Y43/F4;;1;X3Y43/XD4;X3Y43/XD4/F4;1"
          }
        },
        "txIntervalCounter_DFFR_Q_16_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9517 ] ,
          "attributes": {
            "ROUTING": "X3Y43/COUT4;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:46.30-46.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "txIntervalCounter_DFFR_Q_15_D": {
          "hide_name": 0,
          "bits": [ 9515 ] ,
          "attributes": {
            "ROUTING": "X3Y43/F5;;1;X3Y43/S100;X3Y43/S100/F5;1;X3Y44/C2;X3Y44/C2/S101;1;X3Y44/XD2;X3Y44/XD2/C2;1"
          }
        },
        "txIntervalCounter_DFFR_Q_15_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9513 ] ,
          "attributes": {
            "ROUTING": "X4Y43/CIN0;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:46.30-46.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "txIntervalCounter_DFFR_Q_14_D": {
          "hide_name": 0,
          "bits": [ 9511 ] ,
          "attributes": {
            "ROUTING": "X4Y43/F0;;1;X4Y43/XD0;X4Y43/XD0/F0;1"
          }
        },
        "txIntervalCounter_DFFR_Q_14_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9509 ] ,
          "attributes": {
            "ROUTING": "X4Y43/COUT0;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:46.30-46.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "txIntervalCounter_DFFR_Q_13_D": {
          "hide_name": 0,
          "bits": [ 9507 ] ,
          "attributes": {
            "ROUTING": "X4Y43/F1;;1;X4Y43/XD1;X4Y43/XD1/F1;1"
          }
        },
        "txIntervalCounter_DFFR_Q_13_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9505 ] ,
          "attributes": {
            "ROUTING": "X4Y43/COUT1;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:46.30-46.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "txIntervalCounter_DFFR_Q_12_D": {
          "hide_name": 0,
          "bits": [ 9503 ] ,
          "attributes": {
            "ROUTING": "X4Y43/F2;;1;X4Y43/XD2;X4Y43/XD2/F2;1"
          }
        },
        "txIntervalCounter_DFFR_Q_12_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9501 ] ,
          "attributes": {
            "ROUTING": "X4Y43/COUT2;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:46.30-46.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "txIntervalCounter_DFFR_Q_11_D": {
          "hide_name": 0,
          "bits": [ 9499 ] ,
          "attributes": {
            "ROUTING": "X4Y43/F3;;1;X4Y43/XD3;X4Y43/XD3/F3;1"
          }
        },
        "$PACKER_GND": {
          "hide_name": 1,
          "bits": [ 10259 ] ,
          "attributes": {
            "ROUTING": "X1Y43/A4;X1Y43/A4/W210;1;X4Y40/A2;X4Y40/A2/E251;1;X3Y40/A3;X3Y40/A3/N210;1;X6Y43/N210;X6Y43/N210/VSS;1;X6Y43/A2;X6Y43/A2/N210;1;X2Y38/A3;X2Y38/A3/N210;1;X5Y43/A5;X5Y43/A5/W210;1;X1Y38/A3;X1Y38/A3/E252;1;X4Y40/A4;X4Y40/A4/W210;1;X4Y43/A4;X4Y43/A4/W210;1;X3Y43/A0;X3Y43/A0/E210;1;X3Y43/A2;X3Y43/A2/N210;1;X4Y43/A2;X4Y43/A2/N210;1;X3Y40/A4;X3Y40/A4/W210;1;X4Y40/A1;X4Y40/A1/E210;1;X6Y40/A1;X6Y40/A1/E210;1;X5Y40/A1;X5Y40/A1/E210;1;X5Y46/LSR1;X5Y46/LSR1/S271;1;X2Y43/A5;X2Y43/A5/W251;1;X6Y43/A1;X6Y43/A1/E210;1;X5Y43/A1;X5Y43/A1/E210;1;X2Y38/A4;X2Y38/A4/W210;1;X0Y38/W250;X0Y38/W250/VSS;1;X1Y38/A2;X1Y38/A2/E252;1;X4Y44/A2;X4Y44/A2/N210;1;X1Y41/A2;X1Y41/A2/N210;1;X2Y40/A2;X2Y40/A2/N210;1;X4Y44/N210;X4Y44/N210/VSS;1;X4Y44/A3;X4Y44/A3/N210;1;X5Y40/A3;X5Y40/A3/S251;1;X1Y43/A2;X1Y43/A2/N210;1;X2Y38/W210;X2Y38/W210/VSS;1;X2Y38/A5;X2Y38/A5/W210;1;X6Y43/E210;X6Y43/E210/VSS;1;X6Y43/A0;X6Y43/A0/E210;1;X4Y40/E210;X4Y40/E210/VSS;1;X4Y40/A0;X4Y40/A0/E210;1;X4Y43/A0;X4Y43/A0/E210;1;X5Y43/A2;X5Y43/A2/N210;1;X2Y43/A2;X2Y43/A2/N210;1;X2Y38/A0;X2Y38/A0/E210;1;X3Y40/N210;X3Y40/N210/VSS;1;X3Y40/A2;X3Y40/A2/N210;1;X5Y45/S270;X5Y45/S270/VSS;1;X5Y46/LSR0;X5Y46/LSR0/S271;1;X3Y38/A1;X3Y38/A1/E210;1;X2Y40/N210;X2Y40/N210/VSS;1;X2Y40/A3;X2Y40/A3/N210;1;X2Y40/A4;X2Y40/A4/W210;1;X2Y43/A4;X2Y43/A4/W251;1;X1Y41/N210;X1Y41/N210/VSS;1;X1Y41/A3;X1Y41/A3/N210;1;X4Y43/N210;X4Y43/N210/VSS;1;X4Y43/A3;X4Y43/A3/N210;1;X1Y38/A4;X1Y38/A4/W210;1;X3Y40/W210;X3Y40/W210/VSS;1;X3Y40/A5;X3Y40/A5/W210;1;X5Y40/A5;X5Y40/A5/N231;1;X4Y43/E210;X4Y43/E210/VSS;1;X4Y43/A1;X4Y43/A1/E210;1;X4Y40/W210;X4Y40/W210/VSS;1;X4Y40/A5;X4Y40/A5/W210;1;X3Y38/E210;X3Y38/E210/VSS;1;X3Y38/A0;X3Y38/A0/E210;1;X2Y38/E210;X2Y38/E210/VSS;1;X2Y38/A1;X2Y38/A1/E210;1;X1Y38/W210;X1Y38/W210/VSS;1;X1Y38/A5;X1Y38/A5/W210;1;X2Y43/A0;X2Y43/A0/W251;1;X4Y43/W210;X4Y43/W210/VSS;1;X4Y43/A5;X4Y43/A5/W210;1;X5Y43/N210;X5Y43/N210/VSS;1;X5Y43/A3;X5Y43/A3/N210;1;X6Y40/E210;X6Y40/E210/VSS;1;X6Y40/A0;X6Y40/A0/E210;1;X3Y43/A4;X3Y43/A4/W210;1;X2Y38/N210;X2Y38/N210/VSS;1;X2Y38/A2;X2Y38/A2/N210;1;X1Y42/E210;X1Y42/E210/VSS;1;X2Y42/LSR0;X2Y42/LSR0/E211;1;X5Y41/N230;X5Y41/N230/VSS;1;X5Y40/A4;X5Y40/A4/N231;1;X3Y43/E210;X3Y43/E210/VSS;1;X3Y43/A1;X3Y43/A1/E210;1;X3Y40/A1;X3Y40/A1/E210;1;X3Y43/W250;X3Y43/W250/VSS;1;X2Y43/A1;X2Y43/A1/W251;1;X5Y41/E210;X5Y41/E210/VSS;1;X6Y41/LSR0;X6Y41/LSR0/E211;1;X5Y43/E210;X5Y43/E210/VSS;1;X5Y43/A0;X5Y43/A0/E210;1;X2Y43/N210;X2Y43/N210/VSS;1;X2Y43/A3;X2Y43/A3/N210;1;X5Y43/W210;X5Y43/W210/VSS;1;X5Y43/A4;X5Y43/A4/W210;1;X5Y39/S250;X5Y39/S250/VSS;1;X5Y40/A2;X5Y40/A2/S251;1;X5Y40/E210;X5Y40/E210/VSS;1;X5Y40/A0;X5Y40/A0/E210;1;X1Y43/N210;X1Y43/N210/VSS;1;X1Y43/A3;X1Y43/A3/N210;1;X1Y43/W210;X1Y43/W210/VSS;1;X1Y43/A5;X1Y43/A5/W210;1;X3Y43/N210;X3Y43/N210/VSS;1;X3Y43/A3;X3Y43/A3/N210;1;X3Y43/W210;X3Y43/W210/VSS;1;X3Y43/A5;X3Y43/A5/W210;1;X3Y40/E250;X3Y40/E250/VSS;1;X4Y40/A3;X4Y40/A3/E251;1;X3Y40/E210;X3Y40/E210/VSS;1;X3Y40/A0;X3Y40/A0/E210;1;X0Y0/VSS;;1;X2Y40/W210;X2Y40/W210/VSS;1;X2Y40/A5;X2Y40/A5/W210;1"
          }
        },
        "txIntervalCounter_DFFR_Q_10_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9496 ] ,
          "attributes": {
            "ROUTING": "X4Y43/COUT4;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:46.30-46.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "txIntervalCounter_DFFR_Q_11_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9495 ] ,
          "attributes": {
            "ROUTING": "X4Y43/COUT3;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:46.30-46.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "txIntervalCounter_DFFR_Q_10_D": {
          "hide_name": 0,
          "bits": [ 9493 ] ,
          "attributes": {
            "ROUTING": "X4Y43/F4;;1;X4Y43/XD4;X4Y43/XD4/F4;1"
          }
        },
        "txIntervalCounter_DFFR_Q_1_D": {
          "hide_name": 0,
          "bits": [ 9491 ] ,
          "attributes": {
            "ROUTING": "X6Y43/F1;;1;X6Y43/XD1;X6Y43/XD1/F1;1"
          }
        },
        "txIntervalCounter_DFFR_Q_D": {
          "hide_name": 0,
          "bits": [ 9489 ] ,
          "attributes": {
            "ROUTING": "X6Y43/F2;;1;X6Y43/D5;X6Y43/D5/F2;1;X6Y43/XD5;X6Y43/XD5/D5;1"
          }
        },
        "sendOnLow_LUT4_I0_F_MUX2_LUT5_I0_O": {
          "hide_name": 0,
          "bits": [ 9486 ] ,
          "attributes": {
            "ROUTING": "X3Y41/CE0;X3Y41/CE0/X07;1;X3Y41/CE1;X3Y41/CE1/X07;1;X3Y37/X06;X3Y37/X06/N252;1;X3Y37/CE2;X3Y37/CE2/X06;1;X2Y41/N260;X2Y41/N260/E838;1;X2Y39/X07;X2Y39/X07/N262;1;X2Y39/CE2;X2Y39/CE2/X07;1;X4Y41/CE0;X4Y41/CE0/X07;1;X6Y39/CE1;X6Y39/CE1/X07;1;X5Y41/W240;X5Y41/W240/OF4;1;X3Y41/N240;X3Y41/N240/W242;1;X3Y39/N250;X3Y39/N250/N242;1;X5Y39/CE1;X5Y39/CE1/X05;1;X5Y41/N240;X5Y41/N240/OF4;1;X5Y39/X05;X5Y39/X05/N242;1;X5Y39/CE2;X5Y39/CE2/X05;1;X2Y41/CE2;X2Y41/CE2/X08;1;X6Y39/CE0;X6Y39/CE0/X07;1;X5Y39/E240;X5Y39/E240/N242;1;X6Y39/X07;X6Y39/X07/E241;1;X2Y41/CE0;X2Y41/CE0/X08;1;X3Y41/W250;X3Y41/W250/W242;1;X2Y41/X08;X2Y41/X08/W251;1;X5Y41/W830;X5Y41/W830/N130;1;X5Y41/N130;X5Y41/N130/OF4;1;X5Y40/N270;X5Y40/N270/N131;1;X5Y38/E270;X5Y38/E270/N272;1;X6Y38/CE1;X6Y38/CE1/E271;1;X5Y41/S130;X5Y41/S130/OF4;1;X5Y37/W250;X5Y37/W250/N834;1;X4Y37/X08;X4Y37/X08/W251;1;X4Y37/CE2;X4Y37/CE2/X08;1;X4Y41/CE2;X4Y41/CE2/X07;1;X4Y37/CE0;X4Y37/CE0/X08;1;X4Y37/CE1;X4Y37/CE1/X08;1;X5Y41/N830;X5Y41/N830/S130;1;X4Y41/X07;X4Y41/X07/W241;1;X5Y41/OF4;;1;X3Y41/CE2;X3Y41/CE2/X07;1;X5Y39/CE0;X5Y39/CE0/X05;1;X5Y40/E270;X5Y40/E270/N131;1;X6Y40/CE2;X6Y40/CE2/E271;1;X3Y41/X07;X3Y41/X07/W242;1"
          }
        },
        "sendOnLow_LUT4_I0_F_MUX2_LUT5_I0_I1": {
          "hide_name": 0,
          "bits": [ 9485 ] ,
          "attributes": {
            "ROUTING": "X5Y41/F5;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "u.txCounter[14]": {
          "hide_name": 0,
          "bits": [ 9483 ] ,
          "attributes": {
            "ROUTING": "X4Y41/E100;X4Y41/E100/Q5;1;X5Y41/D6;X5Y41/D6/E101;1;X4Y41/Q5;;1;X4Y41/N130;X4Y41/N130/Q5;1;X4Y40/B3;X4Y40/B3/N131;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:34.12-34.21",
            "hdlname": "u txCounter"
          }
        },
        "u.txCounter[15]": {
          "hide_name": 0,
          "bits": [ 9482 ] ,
          "attributes": {
            "ROUTING": "X3Y41/E230;X3Y41/E230/Q3;1;X5Y41/S230;X5Y41/S230/E232;1;X5Y41/C6;X5Y41/C6/S230;1;X3Y41/Q3;;1;X3Y41/EW10;X3Y41/EW10/Q3;1;X4Y41/N250;X4Y41/N250/E111;1;X4Y40/B4;X4Y40/B4/N251;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:34.12-34.21",
            "hdlname": "u txCounter"
          }
        },
        "u.txCounter[16]": {
          "hide_name": 0,
          "bits": [ 9481 ] ,
          "attributes": {
            "ROUTING": "X4Y41/E130;X4Y41/E130/Q1;1;X5Y41/B6;X5Y41/B6/E131;1;X4Y41/Q1;;1;X4Y41/N100;X4Y41/N100/Q1;1;X4Y40/B5;X4Y40/B5/N101;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:34.12-34.21",
            "hdlname": "u txCounter"
          }
        },
        "u.txCounter[17]": {
          "hide_name": 0,
          "bits": [ 9480 ] ,
          "attributes": {
            "ROUTING": "X5Y40/B0;X5Y40/B0/W111;1;X6Y40/Q5;;1;X6Y40/EW10;X6Y40/EW10/Q5;1;X5Y40/S210;X5Y40/S210/W111;1;X5Y41/A6;X5Y41/A6/S211;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:34.12-34.21",
            "hdlname": "u txCounter"
          }
        },
        "u.txCounter[10]": {
          "hide_name": 0,
          "bits": [ 9478 ] ,
          "attributes": {
            "ROUTING": "X3Y41/N100;X3Y41/N100/Q2;1;X3Y40/B5;X3Y40/B5/N101;1;X3Y41/Q2;;1;X3Y41/N810;X3Y41/N810/Q2;1;X3Y37/E220;X3Y37/E220/N814;1;X4Y37/D4;X4Y37/D4/E221;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:34.12-34.21",
            "hdlname": "u txCounter"
          }
        },
        "u.txCounter[11]": {
          "hide_name": 0,
          "bits": [ 9477 ] ,
          "attributes": {
            "ROUTING": "X4Y37/X05;X4Y37/X05/Q0;1;X4Y37/C4;X4Y37/C4/X05;1;X4Y37/Q0;;1;X4Y37/S200;X4Y37/S200/Q0;1;X4Y39/S210;X4Y39/S210/S202;1;X4Y40/B0;X4Y40/B0/S211;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:34.12-34.21",
            "hdlname": "u txCounter"
          }
        },
        "u.txCounter[12]": {
          "hide_name": 0,
          "bits": [ 9476 ] ,
          "attributes": {
            "ROUTING": "X4Y37/W100;X4Y37/W100/Q1;1;X4Y37/B4;X4Y37/B4/W100;1;X4Y37/Q1;;1;X4Y37/S130;X4Y37/S130/Q1;1;X4Y38/S230;X4Y38/S230/S131;1;X4Y40/B1;X4Y40/B1/S232;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:34.12-34.21",
            "hdlname": "u txCounter"
          }
        },
        "u.txCounter[13]": {
          "hide_name": 0,
          "bits": [ 9475 ] ,
          "attributes": {
            "ROUTING": "X4Y37/E100;X4Y37/E100/Q3;1;X4Y37/A4;X4Y37/A4/E100;1;X4Y37/Q3;;1;X4Y37/S230;X4Y37/S230/Q3;1;X4Y39/S230;X4Y39/S230/S232;1;X4Y40/B2;X4Y40/B2/S231;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:34.12-34.21",
            "hdlname": "u txCounter"
          }
        },
        "u.txCounter[0]": {
          "hide_name": 0,
          "bits": [ 9473 ] ,
          "attributes": {
            "ROUTING": "X2Y41/A2;X2Y41/A2/N210;1;X2Y41/E100;X2Y41/E100/Q1;1;X3Y41/D5;X3Y41/D5/E101;1;X2Y41/N210;X2Y41/N210/Q1;1;X2Y40/B1;X2Y40/B1/N211;1;X2Y41/Q1;;1;X2Y41/E210;X2Y41/E210/Q1;1;X4Y41/N210;X4Y41/N210/E212;1;X4Y39/A6;X4Y39/A6/N212;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "u txCounter"
          }
        },
        "u.txCounter[1]": {
          "hide_name": 0,
          "bits": [ 9471 ] ,
          "attributes": {
            "ROUTING": "X3Y41/W130;X3Y41/W130/Q0;1;X2Y41/N230;X2Y41/N230/W131;1;X2Y40/B2;X2Y40/B2/N231;1;X3Y41/X05;X3Y41/X05/Q0;1;X3Y41/C5;X3Y41/C5/X05;1;X3Y41/Q0;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:34.12-34.21",
            "hdlname": "u txCounter"
          }
        },
        "u.txCounter[2]": {
          "hide_name": 0,
          "bits": [ 9470 ] ,
          "attributes": {
            "ROUTING": "X2Y41/E130;X2Y41/E130/Q5;1;X3Y41/B5;X3Y41/B5/E131;1;X2Y41/Q5;;1;X2Y41/N130;X2Y41/N130/Q5;1;X2Y40/B3;X2Y40/B3/N131;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:34.12-34.21",
            "hdlname": "u txCounter"
          }
        },
        "u.txCounter[5]": {
          "hide_name": 0,
          "bits": [ 9469 ] ,
          "attributes": {
            "ROUTING": "X3Y40/S230;X3Y40/S230/S232;1;X3Y41/A5;X3Y41/A5/S231;1;X3Y37/Q4;;1;X3Y37/S130;X3Y37/S130/Q4;1;X3Y38/S230;X3Y38/S230/S131;1;X3Y40/B0;X3Y40/B0/S232;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:34.12-34.21",
            "hdlname": "u txCounter"
          }
        },
        "u.txCounter[22]": {
          "hide_name": 0,
          "bits": [ 9467 ] ,
          "attributes": {
            "ROUTING": "X6Y38/S220;X6Y38/S220/Q2;1;X6Y39/C6;X6Y39/C6/S221;1;X6Y38/Q2;;1;X6Y38/EW10;X6Y38/EW10/Q2;1;X5Y38/S250;X5Y38/S250/W111;1;X5Y40/B5;X5Y40/B5/S252;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:34.12-34.21",
            "hdlname": "u txCounter"
          }
        },
        "u.txCounter[23]": {
          "hide_name": 0,
          "bits": [ 9466 ] ,
          "attributes": {
            "ROUTING": "X6Y39/X05;X6Y39/X05/Q2;1;X6Y39/B6;X6Y39/B6/X05;1;X6Y39/Q2;;1;X6Y39/SN10;X6Y39/SN10/Q2;1;X6Y40/B0;X6Y40/B0/S111;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:34.12-34.21",
            "hdlname": "u txCounter"
          }
        },
        "u.txCounter[24]": {
          "hide_name": 0,
          "bits": [ 9465 ] ,
          "attributes": {
            "ROUTING": "X6Y39/A6;X6Y39/A6/S210;1;X6Y39/Q1;;1;X6Y39/S210;X6Y39/S210/Q1;1;X6Y40/B1;X6Y40/B1/S211;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:34.12-34.21",
            "hdlname": "u txCounter"
          }
        },
        "sendOnLow_LUT4_I0_1_I3_LUT4_F_I1_LUT4_F_1_I0[3]": {
          "hide_name": 0,
          "bits": [ 9463 ] ,
          "attributes": {
            "ROUTING": "X5Y41/F6;;1;X5Y41/EW20;X5Y41/EW20/F6;1;X4Y41/D0;X4Y41/D0/W121;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "sendOnLow_LUT4_I0_1_I3_LUT4_F_I1_LUT4_F_1_I0[2]": {
          "hide_name": 0,
          "bits": [ 9462 ] ,
          "attributes": {
            "ROUTING": "X4Y37/F4;;1;X4Y37/S240;X4Y37/S240/F4;1;X4Y39/S240;X4Y39/S240/S242;1;X4Y41/C0;X4Y41/C0/S242;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "sendOnLow_LUT4_I0_1_I3_LUT4_F_I1_LUT4_F_1_I0[1]": {
          "hide_name": 0,
          "bits": [ 9461 ] ,
          "attributes": {
            "ROUTING": "X3Y41/F5;;1;X3Y41/E130;X3Y41/E130/F5;1;X4Y41/B0;X4Y41/B0/E131;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "sendOnLow_LUT4_I0_1_I3_LUT4_F_I1_LUT4_F_1_I0[0]": {
          "hide_name": 0,
          "bits": [ 9460 ] ,
          "attributes": {
            "ROUTING": "X6Y39/F6;;1;X6Y39/S260;X6Y39/S260/F6;1;X6Y41/W260;X6Y41/W260/S262;1;X4Y41/X03;X4Y41/X03/W262;1;X4Y41/A0;X4Y41/A0/X03;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.txCounter[18]": {
          "hide_name": 0,
          "bits": [ 9458 ] ,
          "attributes": {
            "ROUTING": "X5Y40/D7;X5Y40/D7/X07;1;X5Y39/Q0;;1;X5Y39/S200;X5Y39/S200/Q0;1;X5Y40/X07;X5Y40/X07/S201;1;X5Y40/B1;X5Y40/B1/X07;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:34.12-34.21",
            "hdlname": "u txCounter"
          }
        },
        "u.txCounter[19]": {
          "hide_name": 0,
          "bits": [ 9457 ] ,
          "attributes": {
            "ROUTING": "X5Y40/X08;X5Y40/X08/S211;1;X5Y40/C7;X5Y40/C7/X08;1;X5Y39/Q1;;1;X5Y39/S210;X5Y39/S210/Q1;1;X5Y40/B2;X5Y40/B2/S211;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:34.12-34.21",
            "hdlname": "u txCounter"
          }
        },
        "u.txCounter[20]": {
          "hide_name": 0,
          "bits": [ 9456 ] ,
          "attributes": {
            "ROUTING": "X5Y40/E240;X5Y40/E240/S101;1;X5Y40/B7;X5Y40/B7/E240;1;X5Y39/Q4;;1;X5Y39/S100;X5Y39/S100/Q4;1;X5Y40/W240;X5Y40/W240/S101;1;X5Y40/B3;X5Y40/B3/W240;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:34.12-34.21",
            "hdlname": "u txCounter"
          }
        },
        "u.txCounter[21]": {
          "hide_name": 0,
          "bits": [ 9455 ] ,
          "attributes": {
            "ROUTING": "X5Y39/S230;X5Y39/S230/Q3;1;X5Y40/A7;X5Y40/A7/S231;1;X5Y39/Q3;;1;X5Y39/SN20;X5Y39/SN20/Q3;1;X5Y40/B4;X5Y40/B4/S121;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:34.12-34.21",
            "hdlname": "u txCounter"
          }
        },
        "u.txCounter[6]": {
          "hide_name": 0,
          "bits": [ 9453 ] ,
          "attributes": {
            "ROUTING": "X5Y39/S220;X5Y39/S220/Q2;1;X5Y41/W220;X5Y41/W220/S222;1;X3Y41/D6;X3Y41/D6/W222;1;X5Y39/Q2;;1;X5Y39/SN10;X5Y39/SN10/Q2;1;X5Y40/W210;X5Y40/W210/S111;1;X3Y40/B1;X3Y40/B1/W212;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:34.12-34.21",
            "hdlname": "u txCounter"
          }
        },
        "u.txCounter[7]": {
          "hide_name": 0,
          "bits": [ 9452 ] ,
          "attributes": {
            "ROUTING": "X5Y39/EW20;X5Y39/EW20/Q5;1;X4Y39/W220;X4Y39/W220/W121;1;X3Y39/S220;X3Y39/S220/W221;1;X3Y41/C6;X3Y41/C6/S222;1;X5Y39/Q5;;1;X5Y39/S130;X5Y39/S130/Q5;1;X5Y40/W230;X5Y40/W230/S131;1;X3Y40/B2;X3Y40/B2/W232;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:34.12-34.21",
            "hdlname": "u txCounter"
          }
        },
        "u.txCounter[8]": {
          "hide_name": 0,
          "bits": [ 9451 ] ,
          "attributes": {
            "ROUTING": "X3Y41/E240;X3Y41/E240/Q4;1;X3Y41/B6;X3Y41/B6/E240;1;X3Y41/Q4;;1;X3Y41/N130;X3Y41/N130/Q4;1;X3Y40/B3;X3Y40/B3/N131;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:34.12-34.21",
            "hdlname": "u txCounter"
          }
        },
        "u.txCounter[9]": {
          "hide_name": 0,
          "bits": [ 9450 ] ,
          "attributes": {
            "ROUTING": "X3Y38/S210;X3Y38/S210/S111;1;X3Y40/S210;X3Y40/S210/S212;1;X3Y41/A6;X3Y41/A6/S211;1;X3Y37/Q5;;1;X3Y37/SN10;X3Y37/SN10/Q5;1;X3Y38/S250;X3Y38/S250/S111;1;X3Y40/B4;X3Y40/B4/S252;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:34.12-34.21",
            "hdlname": "u txCounter"
          }
        },
        "sendOnLow_LUT4_I0_1_I3_LUT4_F_I1_LUT3_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 9448 ] ,
          "attributes": {
            "ROUTING": "X3Y41/F6;;1;X3Y41/SN10;X3Y41/SN10/F6;1;X3Y40/C7;X3Y40/C7/N111;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "sendOnLow_LUT4_I0_1_I3_LUT4_F_I1_LUT3_F_I2[1]": {
          "hide_name": 0,
          "bits": [ 9447 ] ,
          "attributes": {
            "ROUTING": "X4Y37/SN20;X4Y37/SN20/Q5;1;X4Y38/W820;X4Y38/W820/S121;1;X3Y38/S270;X3Y38/S270/E828;1;X3Y40/B7;X3Y40/B7/S272;1;X4Y37/Q5;;1;X4Y37/W250;X4Y37/W250/Q5;1;X2Y37/S250;X2Y37/S250/W252;1;X2Y39/S250;X2Y39/S250/S252;1;X2Y40/B4;X2Y40/B4/S251;1",
            "hdlname": "u txCounter",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:34.12-34.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "sendOnLow_LUT4_I0_1_I3_LUT4_F_I1_LUT3_F_I2[0]": {
          "hide_name": 0,
          "bits": [ 9445 ] ,
          "attributes": {
            "ROUTING": "X2Y39/EW10;X2Y39/EW10/Q4;1;X3Y39/S210;X3Y39/S210/E111;1;X3Y40/A7;X3Y40/A7/S211;1;X2Y39/Q4;;1;X2Y39/SN20;X2Y39/SN20/Q4;1;X2Y40/B5;X2Y40/B5/S121;1",
            "hdlname": "u txCounter",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:34.12-34.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "sendOnLow_LUT4_I0_1_I3_LUT4_F_I1[3]": {
          "hide_name": 0,
          "bits": [ 9442 ] ,
          "attributes": {
            "ROUTING": "X4Y41/F0;;1;X4Y41/E200;X4Y41/E200/F0;1;X5Y41/D3;X5Y41/D3/E201;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "sendOnLow_LUT4_I0_1_I3_LUT4_F_I1[2]": {
          "hide_name": 0,
          "bits": [ 9441 ] ,
          "attributes": {
            "ROUTING": "X3Y40/F7;;1;X3Y40/S100;X3Y40/S100/F7;1;X3Y41/E200;X3Y41/E200/S101;1;X5Y41/X01;X5Y41/X01/E202;1;X5Y41/C3;X5Y41/C3/X01;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "sendOnLow_LUT4_I0_1_I3_LUT4_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 9440 ] ,
          "attributes": {
            "ROUTING": "X5Y40/S100;X5Y40/S100/F7;1;X5Y41/A7;X5Y41/A7/S101;1;X5Y40/F7;;1;X5Y40/SN10;X5Y40/SN10/F7;1;X5Y41/B3;X5Y41/B3/S111;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "sendOnLow_LUT3_I0_I2[0]": {
          "hide_name": 0,
          "bits": [ 9439 ] ,
          "attributes": {
            "ROUTING": "X2Y41/X06;X2Y41/X06/W211;1;X2Y41/A6;X2Y41/A6/X06;1;X5Y39/N250;X5Y39/N250/E252;1;X5Y37/X06;X5Y37/X06/N252;1;X5Y37/A4;X5Y37/A4/X06;1;X5Y39/A4;X5Y39/A4/E252;1;X3Y41/W210;X3Y41/W210/S111;1;X2Y41/B2;X2Y41/B2/W211;1;X3Y37/A5;X3Y37/A5/N212;1;X5Y39/A0;X5Y39/A0/E252;1;X5Y39/A1;X5Y39/A1/E271;1;X4Y41/A7;X4Y41/A7/E271;1;X4Y41/A2;X4Y41/A2/E271;1;X6Y38/A3;X6Y38/A3/N272;1;X5Y41/A1;X5Y41/A1/E272;1;X6Y40/E270;X6Y40/E270/E272;1;X7Y40/A2;X7Y40/A2/E271;1;X3Y39/W250;X3Y39/W250/N111;1;X2Y39/A4;X2Y39/A4/W251;1;X6Y40/N270;X6Y40/N270/E272;1;X6Y39/A0;X6Y39/A0/N271;1;X4Y40/E230;X4Y40/E230/E131;1;X6Y40/N230;X6Y40/N230/E232;1;X6Y39/A7;X6Y39/A7/N231;1;X3Y40/SN10;X3Y40/SN10/F6;1;X3Y37/A7;X3Y37/A7/N212;1;X4Y39/E270;X4Y39/E270/N271;1;X4Y41/A3;X4Y41/A3/E271;1;X6Y39/A2;X6Y39/A2/N271;1;X3Y39/N210;X3Y39/N210/N111;1;X3Y39/E250;X3Y39/E250/N111;1;X4Y40/E270;X4Y40/E270/E131;1;X6Y40/A2;X6Y40/A2/E272;1;X4Y40/N230;X4Y40/N230/E131;1;X4Y38/N230;X4Y38/N230/N232;1;X4Y37/A6;X4Y37/A6/N231;1;X3Y40/E130;X3Y40/E130/F6;1;X4Y40/N270;X4Y40/N270/E131;1;X4Y38/N270;X4Y38/N270/N272;1;X4Y37/A1;X4Y37/A1/N271;1;X3Y40/F6;;1;X3Y40/S130;X3Y40/S130/F6;1;X3Y41/E270;X3Y41/E270/S131;1;X5Y41/A3;X5Y41/A3/E272;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "sendOnLow_LUT4_I0_1_I3[4]": {
          "hide_name": 0,
          "bits": [ 9436 ] ,
          "attributes": {
            "ROUTING": "X5Y41/X06;X5Y41/X06/F3;1;X5Y41/SEL4;X5Y41/SEL4/X06;1;X5Y41/F3;;1;X5Y41/E100;X5Y41/E100/F3;1;X6Y41/D2;X6Y41/D2/E101;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "sendOnLow_LUT4_I0_1_F[3]": {
          "hide_name": 0,
          "bits": [ 9435 ] ,
          "attributes": {
            "ROUTING": "X6Y41/F2;;1;X6Y41/N220;X6Y41/N220/F2;1;X6Y39/D3;X6Y39/D3/N222;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "sendOnLow_LUT4_I0_1_I3[3]": {
          "hide_name": 0,
          "bits": [ 9432 ] ,
          "attributes": {
            "ROUTING": "X5Y41/X05;X5Y41/X05/S242;1;X5Y41/B0;X5Y41/B0/X05;1;X6Y39/X08;X6Y39/X08/Q5;1;X6Y39/C4;X6Y39/C4/X08;1;X6Y38/E220;X6Y38/E220/N121;1;X6Y38/C7;X6Y38/C7/E220;1;X6Y39/S250;X6Y39/S250/Q5;1;X6Y41/X06;X6Y41/X06/S252;1;X6Y41/C7;X6Y41/C7/X06;1;X5Y39/W200;X5Y39/W200/W101;1;X3Y39/S200;X3Y39/S200/W202;1;X3Y40/C6;X3Y40/C6/S201;1;X5Y38/C1;X5Y38/C1/W261;1;X5Y38/C3;X5Y38/C3/W261;1;X5Y38/C2;X5Y38/C2/N241;1;X5Y38/C0;X5Y38/C0/W261;1;X4Y38/C2;X4Y38/C2/W262;1;X4Y38/C1;X4Y38/C1/W262;1;X4Y38/C0;X4Y38/C0/W262;1;X4Y38/C3;X4Y38/C3/W262;1;X4Y38/C6;X4Y38/C6/W262;1;X4Y38/C4;X4Y38/C4/W262;1;X4Y38/C7;X4Y38/C7/W262;1;X4Y38/C5;X4Y38/C5/W262;1;X5Y39/S240;X5Y39/S240/W101;1;X5Y41/D4;X5Y41/D4/S242;1;X3Y38/C6;X3Y38/C6/W261;1;X3Y38/C7;X3Y38/C7/W261;1;X3Y38/C4;X3Y38/C4/W261;1;X6Y39/SN20;X6Y39/SN20/Q5;1;X6Y38/W260;X6Y38/W260/N121;1;X4Y38/W260;X4Y38/W260/W262;1;X3Y38/C5;X3Y38/C5/W261;1;X3Y37/C3;X3Y37/C3/W242;1;X3Y37/C0;X3Y37/C0/W242;1;X3Y37/C1;X3Y37/C1/W242;1;X6Y39/Q5;;1;X6Y39/W100;X6Y39/W100/Q5;1;X5Y39/N240;X5Y39/N240/W101;1;X5Y37/W240;X5Y37/W240/N242;1;X3Y37/C2;X3Y37/C2/W242;1",
            "hdlname": "u txState",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:35.11-35.18",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "sendOnLow_LUT4_I0_1_I3[2]": {
          "hide_name": 0,
          "bits": [ 9429 ] ,
          "attributes": {
            "ROUTING": "X6Y39/X03;X6Y39/X03/Q4;1;X6Y39/B4;X6Y39/B4/X03;1;X3Y39/S250;X3Y39/S250/W252;1;X3Y40/B6;X3Y40/B6/S251;1;X6Y39/N100;X6Y39/N100/Q4;1;X6Y38/B7;X6Y38/B7/N101;1;X6Y39/S240;X6Y39/S240/Q4;1;X6Y41/W240;X6Y41/W240/S242;1;X5Y41/C4;X5Y41/C4/W241;1;X5Y38/B2;X5Y38/B2/N211;1;X5Y38/B3;X5Y38/B3/N211;1;X5Y38/B1;X5Y38/B1/N211;1;X4Y38/B3;X4Y38/B3/W232;1;X4Y38/B5;X4Y38/B5/W232;1;X4Y38/B7;X4Y38/B7/W232;1;X4Y38/B2;X4Y38/B2/W232;1;X6Y39/N130;X6Y39/N130/Q4;1;X6Y38/W230;X6Y38/W230/N131;1;X4Y38/B6;X4Y38/B6/W232;1;X4Y38/B1;X4Y38/B1/W232;1;X4Y38/B0;X4Y38/B0/W232;1;X4Y38/B4;X4Y38/B4/W232;1;X3Y38/B5;X3Y38/B5/W231;1;X3Y38/B6;X3Y38/B6/W231;1;X5Y38/B0;X5Y38/B0/N211;1;X3Y38/B4;X3Y38/B4/W231;1;X4Y38/W230;X4Y38/W230/W232;1;X3Y38/B7;X3Y38/B7/W231;1;X5Y39/W250;X5Y39/W250/W111;1;X6Y41/X05;X6Y41/X05/S242;1;X6Y41/B7;X6Y41/B7/X05;1;X3Y37/B3;X3Y37/B3/W212;1;X3Y37/B1;X3Y37/B1/W212;1;X3Y37/B2;X3Y37/B2/W212;1;X6Y39/Q4;;1;X6Y39/EW10;X6Y39/EW10/Q4;1;X5Y39/N210;X5Y39/N210/W111;1;X5Y37/W210;X5Y37/W210/N212;1;X3Y37/B0;X3Y37/B0/W212;1",
            "hdlname": "u txState",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:35.11-35.18",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "sendOnLow_LUT4_I0_F": {
          "hide_name": 0,
          "bits": [ 9427 ] ,
          "attributes": {
            "ROUTING": "X5Y41/F4;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "sendOnLow_LUT3_I0_I2[1]": {
          "hide_name": 0,
          "bits": [ 9425 ] ,
          "attributes": {
            "ROUTING": "X6Y39/B0;X6Y39/B0/N211;1;X2Y41/N270;X2Y41/N270/W824;1;X2Y39/B4;X2Y39/B4/N272;1;X4Y41/B2;X4Y41/B2/X04;1;X5Y39/X08;X5Y39/X08/N212;1;X5Y39/B4;X5Y39/B4/X08;1;X1Y41/E240;X1Y41/E240/E828;1;X2Y41/C2;X2Y41/C2/E241;1;X5Y39/B0;X5Y39/B0/N212;1;X4Y37/B6;X4Y37/B6/X07;1;X5Y37/X03;X5Y37/X03/W241;1;X5Y37/B4;X5Y37/B4/X03;1;X6Y41/W820;X6Y41/W820/F7;1;X1Y41/E130;X1Y41/E130/E828;1;X2Y41/B6;X2Y41/B6/E131;1;X4Y37/W820;X4Y37/W820/W242;1;X3Y37/E240;X3Y37/E240/E828;1;X3Y37/B7;X3Y37/B7/E240;1;X6Y39/B2;X6Y39/B2/N211;1;X4Y41/X08;X4Y41/X08/W272;1;X4Y41/B7;X4Y41/B7/X08;1;X6Y41/X04;X6Y41/X04/F7;1;X6Y41/C2;X6Y41/C2/X04;1;X6Y40/B2;X6Y40/B2/N131;1;X6Y41/N130;X6Y41/N130/F7;1;X6Y41/C6;X6Y41/C6/N130;1;X4Y37/W240;X4Y37/W240/W242;1;X3Y37/X03;X3Y37/X03/W241;1;X3Y37/B5;X3Y37/B5/X03;1;X6Y41/W270;X6Y41/W270/F7;1;X4Y41/X04;X4Y41/X04/W272;1;X4Y41/B3;X4Y41/B3/X04;1;X6Y39/A3;X6Y39/A3/N272;1;X6Y41/SN10;X6Y41/SN10/F7;1;X6Y40/N210;X6Y40/N210/N111;1;X6Y38/B3;X6Y38/B3/N212;1;X5Y41/B1;X5Y41/B1/W111;1;X6Y41/N270;X6Y41/N270/F7;1;X6Y39/B7;X6Y39/B7/N272;1;X5Y41/N210;X5Y41/N210/W111;1;X5Y39/B1;X5Y39/B1/N212;1;X6Y41/N820;X6Y41/N820/F7;1;X6Y37/W240;X6Y37/W240/N824;1;X4Y37/X07;X4Y37/X07/W242;1;X4Y37/B1;X4Y37/B1/X07;1;X6Y41/F7;;1;X6Y41/EW10;X6Y41/EW10/F7;1;X7Y41/N210;X7Y41/N210/E111;1;X7Y40/B2;X7Y40/B2/N211;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "sendOnLow_LUT4_I0_1_I3[1]": {
          "hide_name": 0,
          "bits": [ 9422 ] ,
          "attributes": {
            "ROUTING": "X6Y38/E130;X6Y38/E130/Q5;1;X6Y38/A7;X6Y38/A7/E130;1;X6Y41/A7;X6Y41/A7/S232;1;X5Y41/A0;X5Y41/A0/S251;1;X4Y38/S250;X4Y38/S250/W252;1;X4Y40/W250;X4Y40/W250/S252;1;X3Y40/A6;X3Y40/A6/W251;1;X6Y38/S100;X6Y38/S100/Q5;1;X6Y39/A4;X6Y39/A4/S101;1;X6Y41/X08;X6Y41/X08/S232;1;X6Y41/B6;X6Y41/B6/X08;1;X5Y38/A1;X5Y38/A1/W131;1;X5Y38/A2;X5Y38/A2/W131;1;X5Y38/A3;X5Y38/A3/W131;1;X5Y38/A0;X5Y38/A0/W131;1;X4Y38/A0;X4Y38/A0/W252;1;X4Y38/A2;X4Y38/A2/W252;1;X4Y38/A3;X4Y38/A3/W252;1;X4Y38/A1;X4Y38/A1/W252;1;X4Y38/A6;X4Y38/A6/W252;1;X4Y38/A4;X4Y38/A4/W252;1;X4Y38/A5;X4Y38/A5/W252;1;X6Y38/W250;X6Y38/W250/Q5;1;X4Y38/A7;X4Y38/A7/W252;1;X6Y38/S130;X6Y38/S130/Q5;1;X6Y39/S230;X6Y39/S230/S131;1;X6Y41/B2;X6Y41/B2/S232;1;X3Y38/A6;X3Y38/A6/W272;1;X3Y38/A4;X3Y38/A4/W272;1;X3Y38/A5;X3Y38/A5/W272;1;X3Y38/A7;X3Y38/A7/W272;1;X3Y37/A1;X3Y37/A1/N271;1;X3Y37/A0;X3Y37/A0/N271;1;X3Y37/A2;X3Y37/A2/N271;1;X6Y38/W130;X6Y38/W130/Q5;1;X5Y38/W270;X5Y38/W270/W131;1;X3Y38/N270;X3Y38/N270/W272;1;X3Y37/A3;X3Y37/A3/N271;1;X6Y38/Q5;;1;X6Y38/W100;X6Y38/W100/Q5;1;X5Y38/S240;X5Y38/S240/W101;1;X5Y40/S250;X5Y40/S250/S242;1;X5Y41/B4;X5Y41/B4/S251;1",
            "hdlname": "u txState",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:35.11-35.18",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.txPinRegister_DFFSE_Q_CE": {
          "hide_name": 0,
          "bits": [ 9420 ] ,
          "attributes": {
            "ROUTING": "X6Y41/F6;;1;X6Y41/X07;X6Y41/X07/F6;1;X6Y41/CE0;X6Y41/CE0/X07;1"
          }
        },
        "txIntervalCounter[12]": {
          "hide_name": 0,
          "bits": [ 9418 ] ,
          "attributes": {
            "ROUTING": "X3Y43/X02;X3Y43/X02/Q1;1;X3Y43/D6;X3Y43/D6/X02;1;X3Y43/Q1;;1;X3Y43/B1;X3Y43/B1/Q1;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:38.16-38.33"
          }
        },
        "txIntervalCounter[13]": {
          "hide_name": 0,
          "bits": [ 9417 ] ,
          "attributes": {
            "ROUTING": "X3Y43/E220;X3Y43/E220/Q2;1;X3Y43/C6;X3Y43/C6/E220;1;X3Y43/Q2;;1;X3Y43/X01;X3Y43/X01/Q2;1;X3Y43/B2;X3Y43/B2/X01;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:38.16-38.33"
          }
        },
        "txIntervalCounter[14]": {
          "hide_name": 0,
          "bits": [ 9416 ] ,
          "attributes": {
            "ROUTING": "X3Y43/B3;X3Y43/B3/Q3;1;X3Y43/Q3;;1;X3Y43/W130;X3Y43/W130/Q3;1;X3Y43/B6;X3Y43/B6/W130;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:38.16-38.33"
          }
        },
        "txIntervalCounter[15]": {
          "hide_name": 0,
          "bits": [ 9415 ] ,
          "attributes": {
            "ROUTING": "X3Y43/B4;X3Y43/B4/X03;1;X3Y43/Q4;;1;X3Y43/X03;X3Y43/X03/Q4;1;X3Y43/A6;X3Y43/A6/X03;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:38.16-38.33"
          }
        },
        "sendOnLow_DFFS_Q_D_LUT4_F_I0_MUX2_LUT5_O_S0[3]": {
          "hide_name": 0,
          "bits": [ 9413 ] ,
          "attributes": {
            "ROUTING": "X2Y43/B3;X2Y43/B3/Q3;1;X2Y43/Q3;;1;X2Y43/SN10;X2Y43/SN10/Q3;1;X2Y44/D7;X2Y44/D7/S111;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:38.16-38.33",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "sendOnLow_DFFS_Q_D_LUT4_F_I0_MUX2_LUT5_O_S0[2]": {
          "hide_name": 0,
          "bits": [ 9411 ] ,
          "attributes": {
            "ROUTING": "X2Y43/X03;X2Y43/X03/Q4;1;X2Y43/B4;X2Y43/B4/X03;1;X2Y43/Q4;;1;X2Y43/S130;X2Y43/S130/Q4;1;X2Y44/C7;X2Y44/C7/S131;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:38.16-38.33",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "sendOnLow_DFFS_Q_D_LUT4_F_I0_MUX2_LUT5_O_S0[1]": {
          "hide_name": 0,
          "bits": [ 9409 ] ,
          "attributes": {
            "ROUTING": "X2Y44/W130;X2Y44/W130/Q3;1;X2Y44/B7;X2Y44/B7/W130;1;X2Y44/Q3;;1;X2Y44/N100;X2Y44/N100/Q3;1;X2Y43/B5;X2Y43/B5/N101;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:38.16-38.33",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "sendOnLow_DFFS_Q_D_LUT4_F_I0_MUX2_LUT5_O_S0[0]": {
          "hide_name": 0,
          "bits": [ 9407 ] ,
          "attributes": {
            "ROUTING": "X3Y43/S130;X3Y43/S130/Q0;1;X3Y44/W270;X3Y44/W270/S131;1;X2Y44/A7;X2Y44/A7/W271;1;X3Y43/X05;X3Y43/X05/Q0;1;X3Y43/B0;X3Y43/B0/X05;1;X3Y43/Q0;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:38.16-38.33",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "sendOnLow_DFFS_Q_D_LUT4_F_I0_MUX2_LUT5_O_S0[4]": {
          "hide_name": 0,
          "bits": [ 9403 ] ,
          "attributes": {
            "ROUTING": "X3Y43/F6;;1;X3Y43/SN20;X3Y43/SN20/F6;1;X3Y44/W260;X3Y44/W260/S121;1;X2Y44/SEL6;X2Y44/SEL6/W261;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "sendOnLow_DFFS_Q_D_LUT4_F_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 9402 ] ,
          "attributes": {
            "ROUTING": "X2Y44/F7;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "sendOnLow_DFFS_Q_D_LUT4_F_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 9401 ] ,
          "attributes": {
            "ROUTING": "X2Y44/F6;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "txIntervalCounter[20]": {
          "hide_name": 0,
          "bits": [ 9398 ] ,
          "attributes": {
            "ROUTING": "X4Y43/S130;X4Y43/S130/Q3;1;X4Y43/D7;X4Y43/D7/S130;1;X4Y43/B3;X4Y43/B3/Q3;1;X4Y43/Q3;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:38.16-38.33"
          }
        },
        "txIntervalCounter[21]": {
          "hide_name": 0,
          "bits": [ 9397 ] ,
          "attributes": {
            "ROUTING": "X4Y43/W100;X4Y43/W100/Q4;1;X4Y43/B4;X4Y43/B4/W100;1;X4Y43/Q4;;1;X4Y43/N130;X4Y43/N130/Q4;1;X4Y43/C7;X4Y43/C7/N130;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:38.16-38.33"
          }
        },
        "txIntervalCounter[22]": {
          "hide_name": 0,
          "bits": [ 9396 ] ,
          "attributes": {
            "ROUTING": "X4Y43/X08;X4Y43/X08/Q5;1;X4Y43/B5;X4Y43/B5/X08;1;X4Y43/Q5;;1;X4Y43/N250;X4Y43/N250/Q5;1;X4Y43/B7;X4Y43/B7/N250;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:38.16-38.33"
          }
        },
        "txIntervalCounter[23]": {
          "hide_name": 0,
          "bits": [ 9395 ] ,
          "attributes": {
            "ROUTING": "X5Y43/S100;X5Y43/S100/Q0;1;X5Y43/B0;X5Y43/B0/S100;1;X5Y43/Q0;;1;X5Y43/W100;X5Y43/W100/Q0;1;X4Y43/W200;X4Y43/W200/W101;1;X4Y43/A7;X4Y43/A7/W200;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:38.16-38.33"
          }
        },
        "txIntervalCounter[28]": {
          "hide_name": 0,
          "bits": [ 9393 ] ,
          "attributes": {
            "ROUTING": "X5Y43/X08;X5Y43/X08/Q5;1;X5Y43/B5;X5Y43/B5/X08;1;X5Y43/Q5;;1;X5Y43/E100;X5Y43/E100/Q5;1;X6Y43/D6;X6Y43/D6/E101;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:38.16-38.33"
          }
        },
        "txIntervalCounter[29]": {
          "hide_name": 0,
          "bits": [ 9392 ] ,
          "attributes": {
            "ROUTING": "X6Y43/B0;X6Y43/B0/X05;1;X6Y43/Q0;;1;X6Y43/X05;X6Y43/X05/Q0;1;X6Y43/C6;X6Y43/C6/X05;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:38.16-38.33"
          }
        },
        "txIntervalCounter[30]": {
          "hide_name": 0,
          "bits": [ 9391 ] ,
          "attributes": {
            "ROUTING": "X6Y43/B1;X6Y43/B1/Q1;1;X6Y43/Q1;;1;X6Y43/W130;X6Y43/W130/Q1;1;X6Y43/B6;X6Y43/B6/W130;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:38.16-38.33"
          }
        },
        "txIntervalCounter[31]": {
          "hide_name": 0,
          "bits": [ 9390 ] ,
          "attributes": {
            "ROUTING": "X6Y43/S130;X6Y43/S130/Q5;1;X6Y43/B2;X6Y43/B2/S130;1;X6Y43/Q5;;1;X6Y43/E130;X6Y43/E130/Q5;1;X6Y43/A6;X6Y43/A6/E130;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:38.16-38.33"
          }
        },
        "txIntervalCounter[16]": {
          "hide_name": 0,
          "bits": [ 9388 ] ,
          "attributes": {
            "ROUTING": "X3Y43/B5;X3Y43/B5/N101;1;X3Y44/Q2;;1;X3Y44/N100;X3Y44/N100/Q2;1;X3Y43/E200;X3Y43/E200/N101;1;X4Y43/D6;X4Y43/D6/E201;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:38.16-38.33"
          }
        },
        "txIntervalCounter[17]": {
          "hide_name": 0,
          "bits": [ 9387 ] ,
          "attributes": {
            "ROUTING": "X4Y43/B0;X4Y43/B0/X05;1;X4Y43/Q0;;1;X4Y43/X05;X4Y43/X05/Q0;1;X4Y43/C6;X4Y43/C6/X05;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:38.16-38.33"
          }
        },
        "txIntervalCounter[18]": {
          "hide_name": 0,
          "bits": [ 9386 ] ,
          "attributes": {
            "ROUTING": "X4Y43/B1;X4Y43/B1/Q1;1;X4Y43/Q1;;1;X4Y43/W130;X4Y43/W130/Q1;1;X4Y43/B6;X4Y43/B6/W130;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:38.16-38.33"
          }
        },
        "txIntervalCounter[19]": {
          "hide_name": 0,
          "bits": [ 9385 ] ,
          "attributes": {
            "ROUTING": "X4Y43/B2;X4Y43/B2/X01;1;X4Y43/Q2;;1;X4Y43/X01;X4Y43/X01/Q2;1;X4Y43/A6;X4Y43/A6/X01;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:38.16-38.33"
          }
        },
        "txIntervalCounter[24]": {
          "hide_name": 0,
          "bits": [ 9383 ] ,
          "attributes": {
            "ROUTING": "X5Y44/N130;X5Y44/N130/Q4;1;X5Y43/B1;X5Y43/B1/N131;1;X5Y44/Q4;;1;X5Y44/N240;X5Y44/N240/Q4;1;X5Y43/D7;X5Y43/D7/N241;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:38.16-38.33"
          }
        },
        "txIntervalCounter[25]": {
          "hide_name": 0,
          "bits": [ 9382 ] ,
          "attributes": {
            "ROUTING": "X6Y43/EW10;X6Y43/EW10/Q4;1;X5Y43/B2;X5Y43/B2/W111;1;X6Y43/Q4;;1;X6Y43/W240;X6Y43/W240/Q4;1;X5Y43/C7;X5Y43/C7/W241;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:38.16-38.33"
          }
        },
        "txIntervalCounter[26]": {
          "hide_name": 0,
          "bits": [ 9381 ] ,
          "attributes": {
            "ROUTING": "X5Y43/B3;X5Y43/B3/Q3;1;X5Y43/Q3;;1;X5Y43/W130;X5Y43/W130/Q3;1;X5Y43/B7;X5Y43/B7/W130;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:38.16-38.33"
          }
        },
        "txIntervalCounter[27]": {
          "hide_name": 0,
          "bits": [ 9380 ] ,
          "attributes": {
            "ROUTING": "X5Y43/N240;X5Y43/N240/Q4;1;X5Y43/B4;X5Y43/B4/N240;1;X5Y43/A7;X5Y43/A7/E130;1;X5Y43/E130;X5Y43/E130/Q4;1;X5Y43/Q4;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:38.16-38.33"
          }
        },
        "sendOnLow_DFFS_Q_D_LUT4_F_I0_LUT4_F_2_I0[3]": {
          "hide_name": 0,
          "bits": [ 9378 ] ,
          "attributes": {
            "ROUTING": "X4Y43/F7;;1;X4Y43/E100;X4Y43/E100/F7;1;X5Y43/D6;X5Y43/D6/E101;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "sendOnLow_DFFS_Q_D_LUT4_F_I0_LUT4_F_2_I0[2]": {
          "hide_name": 0,
          "bits": [ 9377 ] ,
          "attributes": {
            "ROUTING": "X6Y43/F6;;1;X6Y43/W100;X6Y43/W100/F6;1;X5Y43/C6;X5Y43/C6/W101;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "sendOnLow_DFFS_Q_D_LUT4_F_I0_LUT4_F_2_I0[1]": {
          "hide_name": 0,
          "bits": [ 9376 ] ,
          "attributes": {
            "ROUTING": "X4Y43/F6;;1;X4Y43/E130;X4Y43/E130/F6;1;X5Y43/B6;X5Y43/B6/E131;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "sendOnLow_DFFS_Q_D_LUT4_F_I0_LUT4_F_2_I0[0]": {
          "hide_name": 0,
          "bits": [ 9375 ] ,
          "attributes": {
            "ROUTING": "X5Y43/F7;;1;X5Y43/A6;X5Y43/A6/F7;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txIntervalCounter[4]": {
          "hide_name": 0,
          "bits": [ 9373 ] ,
          "attributes": {
            "ROUTING": "X1Y43/X08;X1Y43/X08/Q5;1;X1Y43/B5;X1Y43/B5/X08;1;X1Y43/Q5;;1;X1Y43/E100;X1Y43/E100/Q5;1;X2Y43/D7;X2Y43/D7/E101;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:38.16-38.33"
          }
        },
        "txIntervalCounter[5]": {
          "hide_name": 0,
          "bits": [ 9372 ] ,
          "attributes": {
            "ROUTING": "X2Y43/C7;X2Y43/C7/X05;1;X2Y43/Q0;;1;X2Y43/X05;X2Y43/X05/Q0;1;X2Y43/B0;X2Y43/B0/X05;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:38.16-38.33"
          }
        },
        "txIntervalCounter[6]": {
          "hide_name": 0,
          "bits": [ 9371 ] ,
          "attributes": {
            "ROUTING": "X2Y43/W130;X2Y43/W130/Q1;1;X2Y43/B7;X2Y43/B7/W130;1;X2Y43/Q1;;1;X2Y43/B1;X2Y43/B1/Q1;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:38.16-38.33"
          }
        },
        "txIntervalCounter[7]": {
          "hide_name": 0,
          "bits": [ 9370 ] ,
          "attributes": {
            "ROUTING": "X2Y43/A7;X2Y43/A7/X01;1;X2Y43/Q2;;1;X2Y43/X01;X2Y43/X01/Q2;1;X2Y43/B2;X2Y43/B2/X01;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:38.16-38.33"
          }
        },
        "txIntervalCounter[0]": {
          "hide_name": 0,
          "bits": [ 9368 ] ,
          "attributes": {
            "ROUTING": "X1Y44/A2;X1Y44/A2/N130;1;X1Y44/N130;X1Y44/N130/Q3;1;X1Y43/D7;X1Y43/D7/N131;1;X1Y44/Q3;;1;X1Y44/N230;X1Y44/N230/Q3;1;X1Y43/B1;X1Y43/B1/N231;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:38.16-38.33"
          }
        },
        "txIntervalCounter[1]": {
          "hide_name": 0,
          "bits": [ 9367 ] ,
          "attributes": {
            "ROUTING": "X1Y43/N130;X1Y43/N130/Q2;1;X1Y43/C7;X1Y43/C7/N130;1;X1Y43/Q2;;1;X1Y43/X01;X1Y43/X01/Q2;1;X1Y43/B2;X1Y43/B2/X01;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:38.16-38.33"
          }
        },
        "txIntervalCounter[2]": {
          "hide_name": 0,
          "bits": [ 9366 ] ,
          "attributes": {
            "ROUTING": "X1Y43/W130;X1Y43/W130/Q3;1;X1Y43/B7;X1Y43/B7/W130;1;X1Y43/Q3;;1;X1Y43/B3;X1Y43/B3/Q3;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:38.16-38.33"
          }
        },
        "txIntervalCounter[3]": {
          "hide_name": 0,
          "bits": [ 9365 ] ,
          "attributes": {
            "ROUTING": "X1Y43/X03;X1Y43/X03/Q4;1;X1Y43/A7;X1Y43/A7/X03;1;X1Y43/Q4;;1;X1Y43/N240;X1Y43/N240/Q4;1;X1Y43/B4;X1Y43/B4/N240;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:38.16-38.33"
          }
        },
        "sendOnLow_DFFS_Q_D_LUT4_F_I0[3]": {
          "hide_name": 0,
          "bits": [ 9363 ] ,
          "attributes": {
            "ROUTING": "X2Y43/W260;X2Y43/W260/E838;1;X2Y43/D6;X2Y43/D6/W260;1;X5Y43/F6;;1;X5Y43/W830;X5Y43/W830/F6;1;X2Y43/S260;X2Y43/S260/E838;1;X2Y44/D5;X2Y44/D5/S261;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "sendOnLow_DFFS_Q_D_LUT4_F_I0[2]": {
          "hide_name": 0,
          "bits": [ 9362 ] ,
          "attributes": {
            "ROUTING": "X2Y44/E260;X2Y44/E260/OF6;1;X4Y44/W830;X4Y44/W830/E262;1;X3Y44/W100;X3Y44/W100/E838;1;X2Y44/C5;X2Y44/C5/W101;1;X2Y44/OF6;;1;X2Y44/SN20;X2Y44/SN20/OF6;1;X2Y43/E220;X2Y43/E220/N121;1;X2Y43/C6;X2Y43/C6/E220;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "sendOnLow_DFFS_Q_D_LUT4_F_I0[1]": {
          "hide_name": 0,
          "bits": [ 9361 ] ,
          "attributes": {
            "ROUTING": "X2Y43/X08;X2Y43/X08/F7;1;X2Y43/B6;X2Y43/B6/X08;1;X2Y43/F7;;1;X2Y43/SN20;X2Y43/SN20/F7;1;X2Y44/B5;X2Y44/B5/S121;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "sendOnLow_DFFS_Q_D_LUT4_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 9360 ] ,
          "attributes": {
            "ROUTING": "X2Y43/A6;X2Y43/A6/E111;1;X1Y43/F7;;1;X1Y43/EW10;X1Y43/EW10/F7;1;X2Y43/S210;X2Y43/S210/E111;1;X2Y44/A5;X2Y44/A5/S211;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "sendOnLow": {
          "hide_name": 0,
          "bits": [ 9357 ] ,
          "attributes": {
            "ROUTING": "X6Y41/X02;X6Y41/X02/N211;1;X6Y41/A2;X6Y41/A2/X02;1;X5Y42/N210;X5Y42/N210/E818;1;X5Y41/A4;X5Y41/A4/N211;1;X2Y42/Q1;;1;X2Y42/E810;X2Y42/E810/Q1;1;X6Y41/A6;X6Y41/A6/N211;1;X6Y42/N210;X6Y42/N210/E814;1;X2Y42/W810;X2Y42/W810/Q1;1",
            "hdlname": "u sendOnLow",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:15.11-15.20"
          }
        },
        "sendOnLow_DFFS_Q_D": {
          "hide_name": 0,
          "bits": [ 9355 ] ,
          "attributes": {
            "ROUTING": "X2Y43/F6;;1;X2Y43/N130;X2Y43/N130/F6;1;X2Y42/B1;X2Y42/B1/N131;1;X2Y42/XD1;X2Y42/XD1/B1;1"
          }
        },
        "led[0]": {
          "hide_name": 0,
          "bits": [ 9353 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:14.23-14.26"
          }
        },
        "u.led[0]": {
          "hide_name": 0,
          "bits": [ 9352 ] ,
          "attributes": {
            "ROUTING": "X1Y49/Q3;;1;X1Y49/S100;X1Y49/S100/Q3;1;X1Y50/W200;X1Y50/W200/S101;1;X0Y50/D1;X0Y50/D1/W201;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:12.22-12.25",
            "hdlname": "u led"
          }
        },
        "led[1]": {
          "hide_name": 0,
          "bits": [ 9350 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:14.23-14.26"
          }
        },
        "u.led[1]": {
          "hide_name": 0,
          "bits": [ 9349 ] ,
          "attributes": {
            "ROUTING": "X1Y49/Q2;;1;X1Y49/W130;X1Y49/W130/Q2;1;X0Y49/S270;X0Y49/S270/W131;1;X0Y50/A0;X0Y50/A0/S271;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:12.22-12.25",
            "hdlname": "u led"
          }
        },
        "led[2]": {
          "hide_name": 0,
          "bits": [ 9347 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:14.23-14.26"
          }
        },
        "u.led[2]": {
          "hide_name": 0,
          "bits": [ 9346 ] ,
          "attributes": {
            "ROUTING": "X1Y48/Q0;;1;X1Y48/EW20;X1Y48/EW20/Q0;1;X0Y48/D1;X0Y48/D1/W121;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:12.22-12.25",
            "hdlname": "u led"
          }
        },
        "led[3]": {
          "hide_name": 0,
          "bits": [ 9344 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:14.23-14.26"
          }
        },
        "u.led[3]": {
          "hide_name": 0,
          "bits": [ 9343 ] ,
          "attributes": {
            "ROUTING": "X1Y47/Q3;;1;X1Y47/SN10;X1Y47/SN10/Q3;1;X1Y48/W250;X1Y48/W250/S111;1;X0Y48/A0;X0Y48/A0/W251;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:12.22-12.25",
            "hdlname": "u led"
          }
        },
        "led[4]": {
          "hide_name": 0,
          "bits": [ 9341 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:14.23-14.26"
          }
        },
        "u.led[4]": {
          "hide_name": 0,
          "bits": [ 9340 ] ,
          "attributes": {
            "ROUTING": "X1Y44/Q0;;1;X1Y44/W100;X1Y44/W100/Q0;1;X0Y44/S200;X0Y44/S200/W101;1;X0Y46/D1;X0Y46/D1/S202;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:12.22-12.25",
            "hdlname": "u led"
          }
        },
        "led[5]": {
          "hide_name": 0,
          "bits": [ 9338 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:14.23-14.26"
          }
        },
        "u.led[5]": {
          "hide_name": 0,
          "bits": [ 9337 ] ,
          "attributes": {
            "ROUTING": "X1Y46/Q0;;1;X1Y46/W130;X1Y46/W130/Q0;1;X0Y46/A0;X0Y46/A0/W131;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:12.22-12.25",
            "hdlname": "u led"
          }
        },
        "adcIn[4]": {
          "hide_name": 0,
          "bits": [ 9335 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:16.17-16.22"
          }
        },
        "adcIn[0]": {
          "hide_name": 0,
          "bits": [ 9333 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:16.17-16.22"
          }
        },
        "dataOut[0]": {
          "hide_name": 0,
          "bits": [ 9331 ] ,
          "attributes": {
            "ROUTING": "X5Y46/Q0;;1;X5Y46/X05;X5Y46/X05/Q0;1;X5Y46/B6;X5Y46/B6/X05;1",
            "hdlname": "u dataOut",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:13.17-13.24"
          }
        },
        "dataOut_DFFSE_Q_1_D": {
          "hide_name": 0,
          "bits": [ 9329 ] ,
          "attributes": {
            "ROUTING": "X17Y54/F6;;1;X17Y54/W830;X17Y54/W830/F6;1;X9Y54/N830;X9Y54/N830/W838;1;X9Y46/W250;X9Y46/W250/N838;1;X7Y46/W200;X7Y46/W200/W252;1;X5Y46/D0;X5Y46/D0/W202;1;X5Y46/XD0;X5Y46/XD0/D0;1"
          }
        },
        "$PACKER_VCC": {
          "hide_name": 1,
          "bits": [ 10258 ] ,
          "attributes": {
            "ROUTING": "X4Y40/D3;X4Y40/D3/X03;1;X5Y43/D0;X5Y43/D0/E270;1;X2Y38/C4;X2Y38/C4/S220;1;X5Y40/D0;X5Y40/D0/X03;1;X2Y40/D1;X2Y40/D1/X08;1;X2Y43/D0;X2Y43/D0/W221;1;X3Y43/C5;X3Y43/C5/X08;1;X3Y43/D0;X3Y43/D0/X08;1;X3Y40/C2;X3Y40/C2/X04;1;X3Y40/C5;X3Y40/C5/X08;1;X3Y43/C2;X3Y43/C2/W220;1;X2Y38/C1;X2Y38/C1/X04;1;X5Y43/E270;X5Y43/E270/VCC;1;X5Y43/D1;X5Y43/D1/E270;1;X2Y43/D1;X2Y43/D1/W221;1;X4Y44/D2;X4Y44/D2/X03;1;X4Y40/D1;X4Y40/D1/X03;1;X5Y40/C2;X5Y40/C2/X04;1;X4Y43/D3;X4Y43/D3/X03;1;X1Y43/C2;X1Y43/C2/X04;1;X2Y38/D5;X2Y38/D5/X04;1;X4Y43/C3;X4Y43/C3/X04;1;X4Y44/D1;X4Y44/D1/X03;1;X5Y40/D1;X5Y40/D1/X03;1;X2Y40/C2;X2Y40/C2/X04;1;X2Y43/C4;X2Y43/C4/S220;1;X50Y27/S220;X50Y27/S220/VCC;1;X50Y27/C4;X50Y27/C4/S220;1;X5Y43/C1;X5Y43/C1/N220;1;X3Y40/D0;X3Y40/D0/X08;1;X2Y38/D3;X2Y38/D3/X03;1;X1Y41/D3;X1Y41/D3/X03;1;X4Y43/D2;X4Y43/D2/X03;1;X2Y43/C0;X2Y43/C0/X04;1;X1Y41/D2;X1Y41/D2/X03;1;X5Y40/C3;X5Y40/C3/X04;1;X1Y43/C5;X1Y43/C5/S220;1;X6Y43/W220;X6Y43/W220/VCC;1;X6Y43/C2;X6Y43/C2/W220;1;X5Y40/C5;X5Y40/C5/S220;1;X4Y44/C1;X4Y44/C1/X04;1;X3Y43/X07;X3Y43/X07/VCC;1;X3Y43/D5;X3Y43/D5/X07;1;X4Y44/A1;X4Y44/A1/X03;1;X2Y40/C3;X2Y40/C3/X04;1;X2Y40/D5;X2Y40/D5/X04;1;X3Y40/D3;X3Y40/D3/X08;1;X3Y40/C3;X3Y40/C3/X04;1;X1Y43/C1;X1Y43/C1/X04;1;X4Y40/C4;X4Y40/C4/S220;1;X2Y43/S220;X2Y43/S220/VCC;1;X2Y43/C5;X2Y43/C5/S220;1;X2Y43/C3;X2Y43/C3/X04;1;X3Y38/C0;X3Y38/C0/X04;1;X1Y41/C0;X1Y41/C0/N220;1;X5Y43/C3;X5Y43/C3/W220;1;X2Y38/C3;X2Y38/C3/X04;1;X2Y38/D0;X2Y38/D0/X03;1;X6Y43/C0;X6Y43/C0/N220;1;X5Y43/D4;X5Y43/D4/X07;1;X1Y38/D5;X1Y38/D5/X07;1;X1Y38/N200;X1Y38/N200/VCC;1;X1Y38/A1;X1Y38/A1/N200;1;X4Y40/C2;X4Y40/C2/X04;1;X4Y40/D5;X4Y40/D5/X04;1;X4Y44/C2;X4Y44/C2/X04;1;X1Y43/C3;X1Y43/C3/X04;1;X4Y40/D4;X4Y40/D4/X04;1;X6Y43/D1;X6Y43/D1/X08;1;X3Y40/D4;X3Y40/D4/X04;1;X1Y41/C2;X1Y41/C2/W220;1;X3Y38/D0;X3Y38/D0/X08;1;X4Y43/C2;X4Y43/C2/X04;1;X1Y38/D1;X1Y38/D1/X08;1;X3Y43/C1;X3Y43/C1/N220;1;X2Y40/C1;X2Y40/C1/X04;1;X5Y40/C0;X5Y40/C0/X04;1;X2Y40/D2;X2Y40/D2/X08;1;X3Y40/D1;X3Y40/D1/X08;1;X4Y40/D2;X4Y40/D2/X03;1;X1Y43/D3;X1Y43/D3/S270;1;X4Y43/C4;X4Y43/C4/S220;1;X2Y40/D3;X2Y40/D3/X03;1;X1Y38/C0;X1Y38/C0/X04;1;X1Y43/X04;X1Y43/X04/VCC;1;X1Y43/C0;X1Y43/C0/X04;1;X4Y40/S220;X4Y40/S220/VCC;1;X4Y40/C5;X4Y40/C5/S220;1;X3Y43/C4;X3Y43/C4/X08;1;X4Y43/C0;X4Y43/C0/X04;1;X2Y43/D2;X2Y43/D2/S270;1;X5Y43/N220;X5Y43/N220/VCC;1;X5Y43/C0;X5Y43/C0/N220;1;X2Y40/X03;X2Y40/X03/VCC;1;X2Y40/A1;X2Y40/A1/X03;1;X1Y43/S260;X1Y43/S260/VCC;1;X1Y43/D1;X1Y43/D1/S260;1;X2Y40/C4;X2Y40/C4/X08;1;X5Y43/X07;X5Y43/X07/VCC;1;X5Y43/D5;X5Y43/D5/X07;1;X3Y43/D3;X3Y43/D3/X08;1;X4Y43/S220;X4Y43/S220/VCC;1;X4Y43/C5;X4Y43/C5/S220;1;X3Y40/X08;X3Y40/X08/VCC;1;X3Y40/C4;X3Y40/C4/X08;1;X5Y43/C5;X5Y43/C5/S220;1;X3Y40/E260;X3Y40/E260/VCC;1;X3Y40/D2;X3Y40/D2/E260;1;X2Y40/D4;X2Y40/D4/X04;1;X3Y43/W220;X3Y43/W220/VCC;1;X3Y43/C3;X3Y43/C3/W220;1;X3Y40/C0;X3Y40/C0/X04;1;X2Y43/S270;X2Y43/S270/VCC;1;X2Y43/D3;X2Y43/D3/S270;1;X1Y43/S270;X1Y43/S270/VCC;1;X1Y43/D2;X1Y43/D2/S270;1;X4Y43/D4;X4Y43/D4/X04;1;X2Y38/C2;X2Y38/C2/X04;1;X2Y38/D2;X2Y38/D2/X03;1;X1Y41/N220;X1Y41/N220/VCC;1;X1Y41/C1;X1Y41/C1/N220;1;X5Y43/W220;X5Y43/W220/VCC;1;X5Y43/C2;X5Y43/C2/W220;1;X6Y40/C0;X6Y40/C0/X04;1;X1Y41/A1;X1Y41/A1/X03;1;X2Y43/D4;X2Y43/D4/X04;1;X6Y40/D1;X6Y40/D1/S260;1;X2Y43/D5;X2Y43/D5/X04;1;X4Y43/D5;X4Y43/D5/X04;1;X1Y38/D3;X1Y38/D3/X08;1;X5Y40/D2;X5Y40/D2/X03;1;X3Y43/D2;X3Y43/D2/X08;1;X2Y40/X04;X2Y40/X04/VCC;1;X2Y40/C0;X2Y40/C0/X04;1;X1Y41/W220;X1Y41/W220/VCC;1;X1Y41/C3;X1Y41/C3/W220;1;X5Y43/D3;X5Y43/D3/S270;1;X1Y41/D1;X1Y41/D1/X03;1;X5Y43/S270;X5Y43/S270/VCC;1;X5Y43/D2;X5Y43/D2/S270;1;X4Y43/X04;X4Y43/X04/VCC;1;X4Y43/C1;X4Y43/C1/X04;1;X1Y38/C2;X1Y38/C2/X04;1;X1Y38/D2;X1Y38/D2/X08;1;X1Y38/C4;X1Y38/C4/X08;1;X4Y40/X03;X4Y40/X03/VCC;1;X4Y40/D0;X4Y40/D0/X03;1;X1Y38/X04;X1Y38/X04/VCC;1;X1Y38/C1;X1Y38/C1/X04;1;X1Y43/N200;X1Y43/N200/VCC;1;X1Y43/A1;X1Y43/A1/N200;1;X3Y40/D5;X3Y40/D5/X04;1;X1Y43/D5;X1Y43/D5/X07;1;X1Y38/W220;X1Y38/W220/VCC;1;X1Y38/C3;X1Y38/C3/W220;1;X4Y43/X03;X4Y43/X03/VCC;1;X4Y43/D0;X4Y43/D0/X03;1;X1Y38/X07;X1Y38/X07/VCC;1;X1Y38/D4;X1Y38/D4/X07;1;X2Y43/C2;X2Y43/C2/X04;1;X3Y38/X04;X3Y38/X04/VCC;1;X3Y38/C1;X3Y38/C1/X04;1;X6Y43/N220;X6Y43/N220/VCC;1;X6Y43/C1;X6Y43/C1/N220;1;X2Y40/X08;X2Y40/X08/VCC;1;X2Y40/C5;X2Y40/C5/X08;1;X5Y40/D5;X5Y40/D5/X04;1;X5Y40/X04;X5Y40/X04/VCC;1;X5Y40/C1;X5Y40/C1/X04;1;X5Y40/W270;X5Y40/W270/VCC;1;X5Y40/D4;X5Y40/D4/W270;1;X1Y38/X08;X1Y38/X08/VCC;1;X1Y38/C5;X1Y38/C5/X08;1;X5Y40/X03;X5Y40/X03/VCC;1;X5Y40/D3;X5Y40/D3/X03;1;X4Y40/C3;X4Y40/C3/X04;1;X3Y43/N220;X3Y43/N220/VCC;1;X3Y43/C0;X3Y43/C0/N220;1;X4Y40/C1;X4Y40/C1/X04;1;X1Y43/S220;X1Y43/S220/VCC;1;X1Y43/C4;X1Y43/C4/S220;1;X3Y38/X08;X3Y38/X08/VCC;1;X3Y38/D1;X3Y38/D1/X08;1;X6Y40/X04;X6Y40/X04/VCC;1;X6Y40/C1;X6Y40/C1/X04;1;X6Y43/D2;X6Y43/D2/X08;1;X1Y43/X07;X1Y43/X07/VCC;1;X1Y43/D4;X1Y43/D4/X07;1;X1Y41/X03;X1Y41/X03/VCC;1;X4Y43/D1;X4Y43/D1/X03;1;X6Y40/S260;X6Y40/S260/VCC;1;X6Y40/D0;X6Y40/D0/S260;1;X3Y40/X04;X3Y40/X04/VCC;1;X3Y40/C1;X3Y40/C1/X04;1;X2Y38/S220;X2Y38/S220/VCC;1;X2Y38/C5;X2Y38/C5/S220;1;X2Y38/D4;X2Y38/D4/X04;1;X2Y38/X04;X2Y38/X04/VCC;1;X2Y38/C0;X2Y38/C0/X04;1;X2Y43/X04;X2Y43/X04/VCC;1;X2Y43/C1;X2Y43/C1/X04;1;X5Y40/S220;X5Y40/S220/VCC;1;X5Y40/C4;X5Y40/C4/S220;1;X2Y38/X03;X2Y38/X03/VCC;1;X2Y38/D1;X2Y38/D1/X03;1;X5Y43/S220;X5Y43/S220/VCC;1;X5Y43/C4;X5Y43/C4/S220;1;X4Y44/C3;X4Y44/C3/X04;1;X4Y40/X04;X4Y40/X04/VCC;1;X4Y40/C0;X4Y40/C0/X04;1;X4Y44/X04;X4Y44/X04/VCC;1;X4Y44/C0;X4Y44/C0/X04;1;X3Y43/X08;X3Y43/X08/VCC;1;X3Y43/D1;X3Y43/D1/X08;1;X3Y43/N260;X3Y43/N260/VCC;1;X3Y43/D4;X3Y43/D4/N260;1;X4Y44/X03;X4Y44/X03/VCC;1;X4Y44/D3;X4Y44/D3/X03;1;X0Y0/VCC;;1;X6Y43/X08;X6Y43/X08/VCC;1;X6Y43/D0;X6Y43/D0/X08;1"
          }
        },
        "dataOut[4]": {
          "hide_name": 0,
          "bits": [ 9321 ] ,
          "attributes": {
            "ROUTING": "X5Y46/Q2;;1;X5Y46/S100;X5Y46/S100/Q2;1;X5Y46/B1;X5Y46/B1/S100;1",
            "hdlname": "u dataOut",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:13.17-13.24"
          }
        },
        "dataOut_DFFSE_Q_D": {
          "hide_name": 0,
          "bits": [ 9319 ] ,
          "attributes": {
            "ROUTING": "X5Y54/F6;;1;X5Y54/S830;X5Y54/S830/F6;1;X5Y47/N130;X5Y47/N130/N838;1;X5Y46/B2;X5Y46/B2/N131;1;X5Y46/XD2;X5Y46/XD2/B2;1"
          }
        },
        "adcIn[7]": {
          "hide_name": 0,
          "bits": [ 9317 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:16.17-16.22"
          }
        },
        "adcIn[1]": {
          "hide_name": 0,
          "bits": [ 9315 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:16.17-16.22"
          }
        },
        "dataOut[1]": {
          "hide_name": 0,
          "bits": [ 9313 ] ,
          "attributes": {
            "ROUTING": "X6Y46/Q3;;1;X6Y46/W130;X6Y46/W130/Q3;1;X5Y46/A6;X5Y46/A6/W131;1",
            "hdlname": "u dataOut",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:13.17-13.24"
          }
        },
        "dataOut_DFFE_Q_5_D": {
          "hide_name": 0,
          "bits": [ 9311 ] ,
          "attributes": {
            "ROUTING": "X13Y54/Q6;;1;X13Y54/N830;X13Y54/N830/Q6;1;X13Y46/W830;X13Y46/W830/N838;1;X5Y46/E130;X5Y46/E130/W838;1;X6Y46/B3;X6Y46/B3/E131;1;X6Y46/XD3;X6Y46/XD3/B3;1"
          }
        },
        "adcIn[2]": {
          "hide_name": 0,
          "bits": [ 9309 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:16.17-16.22"
          }
        },
        "dataOut[2]": {
          "hide_name": 0,
          "bits": [ 9307 ] ,
          "attributes": {
            "ROUTING": "X6Y46/Q4;;1;X6Y46/EW10;X6Y46/EW10/Q4;1;X5Y46/B5;X5Y46/B5/W111;1",
            "hdlname": "u dataOut",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:13.17-13.24"
          }
        },
        "dataOut_DFFE_Q_4_D": {
          "hide_name": 0,
          "bits": [ 9305 ] ,
          "attributes": {
            "ROUTING": "X13Y54/F6;;1;X13Y54/W830;X13Y54/W830/F6;1;X5Y54/E130;X5Y54/E130/W838;1;X6Y54/N830;X6Y54/N830/E131;1;X6Y46/S100;X6Y46/S100/N838;1;X6Y46/D4;X6Y46/D4/S100;1;X6Y46/XD4;X6Y46/XD4/D4;1"
          }
        },
        "adcIn[3]": {
          "hide_name": 0,
          "bits": [ 9303 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:16.17-16.22"
          }
        },
        "dataOut[3]": {
          "hide_name": 0,
          "bits": [ 9301 ] ,
          "attributes": {
            "ROUTING": "X5Y47/Q0;;1;X5Y47/SN20;X5Y47/SN20/Q0;1;X5Y46/A5;X5Y46/A5/N121;1",
            "hdlname": "u dataOut",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:13.17-13.24"
          }
        },
        "dataOut_DFFE_Q_3_D": {
          "hide_name": 0,
          "bits": [ 9299 ] ,
          "attributes": {
            "ROUTING": "X5Y54/Q6;;1;X5Y54/N830;X5Y54/N830/Q6;1;X5Y46/S250;X5Y46/S250/N838;1;X5Y47/A0;X5Y47/A0/S251;1;X5Y47/XD0;X5Y47/XD0/A0;1"
          }
        },
        "adcIn[5]": {
          "hide_name": 0,
          "bits": [ 9297 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:16.17-16.22"
          }
        },
        "dataOut[5]": {
          "hide_name": 0,
          "bits": [ 9295 ] ,
          "attributes": {
            "ROUTING": "X5Y46/Q4;;1;X5Y46/N100;X5Y46/N100/Q4;1;X5Y46/A1;X5Y46/A1/N100;1",
            "hdlname": "u dataOut",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:13.17-13.24"
          }
        },
        "dataOut_DFFE_Q_2_D": {
          "hide_name": 0,
          "bits": [ 9293 ] ,
          "attributes": {
            "ROUTING": "X7Y54/Q6;;1;X7Y54/N830;X7Y54/N830/Q6;1;X7Y46/W260;X7Y46/W260/N838;1;X5Y46/C4;X5Y46/C4/W262;1;X5Y46/XD4;X5Y46/XD4/C4;1"
          }
        },
        "adcIn[6]": {
          "hide_name": 0,
          "bits": [ 9291 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:16.17-16.22"
          }
        },
        "dataOut[6]": {
          "hide_name": 0,
          "bits": [ 9289 ] ,
          "attributes": {
            "ROUTING": "X5Y47/Q5;;1;X5Y47/N100;X5Y47/N100/Q5;1;X5Y46/B7;X5Y46/B7/N101;1",
            "hdlname": "u dataOut",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:13.17-13.24"
          }
        },
        "dataOut_DFFE_Q_1_D": {
          "hide_name": 0,
          "bits": [ 9287 ] ,
          "attributes": {
            "ROUTING": "X7Y54/F6;;1;X7Y54/S830;X7Y54/S830/F6;1;X7Y47/W250;X7Y47/W250/N838;1;X5Y47/A5;X5Y47/A5/W252;1;X5Y47/XD5;X5Y47/XD5/A5;1"
          }
        },
        "dataOut[7]": {
          "hide_name": 0,
          "bits": [ 9284 ] ,
          "attributes": {
            "ROUTING": "X5Y47/Q1;;1;X5Y47/N210;X5Y47/N210/Q1;1;X5Y46/A7;X5Y46/A7/N211;1",
            "hdlname": "u dataOut",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:13.17-13.24"
          }
        },
        "dataOut_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 9282 ] ,
          "attributes": {
            "ROUTING": "X41Y54/Q6;;1;X41Y54/S830;X41Y54/S830/Q6;1;X41Y47/W830;X41Y47/W830/N838;1;X33Y47/W800;X33Y47/W800/W838;1;X25Y47/W800;X25Y47/W800/W808;1;X17Y47/W800;X17Y47/W800/W808;1;X9Y47/W200;X9Y47/W200/W808;1;X7Y47/W210;X7Y47/W210/W202;1;X5Y47/B1;X5Y47/B1/W212;1;X5Y47/XD1;X5Y47/XD1/B1;1"
          }
        },
        "sendOnLow_DFFS_Q_D_LUT4_F_I0_LUT4_I0_F": {
          "hide_name": 0,
          "bits": [ 9281 ] ,
          "attributes": {
            "ROUTING": "X2Y44/X08;X2Y44/X08/F5;1;X2Y44/LSR1;X2Y44/LSR1/X08;1;X2Y43/LSR0;X2Y43/LSR0/X06;1;X2Y44/E250;X2Y44/E250/F5;1;X3Y44/X08;X3Y44/X08/E251;1;X3Y44/LSR1;X3Y44/LSR1/X08;1;X2Y43/LSR2;X2Y43/LSR2/X06;1;X2Y44/N250;X2Y44/N250/F5;1;X2Y43/X06;X2Y43/X06/N251;1;X2Y43/LSR1;X2Y43/LSR1/X06;1;X2Y44/W250;X2Y44/W250/F5;1;X1Y44/X08;X1Y44/X08/W251;1;X1Y44/LSR1;X1Y44/LSR1/X08;1;X3Y43/LSR1;X3Y43/LSR1/E211;1;X3Y43/LSR2;X3Y43/LSR2/E211;1;X1Y43/LSR2;X1Y43/LSR2/W211;1;X2Y43/W210;X2Y43/W210/N111;1;X1Y43/LSR1;X1Y43/LSR1/W211;1;X3Y43/LSR0;X3Y43/LSR0/E211;1;X4Y43/LSR2;X4Y43/LSR2/E212;1;X4Y43/LSR0;X4Y43/LSR0/E212;1;X2Y43/E210;X2Y43/E210/N111;1;X4Y43/LSR1;X4Y43/LSR1/E212;1;X2Y44/EW10;X2Y44/EW10/F5;1;X3Y44/E210;X3Y44/E210/E111;1;X5Y44/LSR2;X5Y44/LSR2/E212;1;X5Y43/LSR0;X5Y43/LSR0/X05;1;X5Y43/LSR2;X5Y43/LSR2/X05;1;X5Y44/N260;X5Y44/N260/E838;1;X5Y43/X05;X5Y43/X05/N261;1;X5Y43/LSR1;X5Y43/LSR1/X05;1;X6Y43/LSR0;X6Y43/LSR0/X06;1;X5Y46/CE1;X5Y46/CE1/X06;1;X6Y44/N250;X6Y44/N250/E834;1;X6Y43/X06;X6Y43/X06/N251;1;X6Y43/LSR2;X6Y43/LSR2/X06;1;X5Y46/CE2;X5Y46/CE2/X06;1;X2Y44/W830;X2Y44/W830/F5;1;X5Y44/S250;X5Y44/S250/E838;1;X5Y46/X06;X5Y46/X06/S252;1;X5Y46/CE0;X5Y46/CE0/X06;1;X5Y47/CE0;X5Y47/CE0/S212;1;X2Y44/SN10;X2Y44/SN10/F5;1;X2Y45/W810;X2Y45/W810/S111;1;X5Y45/S210;X5Y45/S210/E818;1;X5Y47/CE2;X5Y47/CE2/S212;1;X6Y46/CE1;X6Y46/CE1/X06;1;X2Y44/F5;;1;X2Y44/E830;X2Y44/E830/F5;1;X6Y44/S250;X6Y44/S250/E834;1;X6Y46/X06;X6Y46/X06/S252;1;X6Y46/CE2;X6Y46/CE2/X06;1"
          }
        },
        "btn1_IBUF_I_O": {
          "hide_name": 0,
          "bits": [ 9279 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "btn1": {
          "hide_name": 0,
          "bits": [ 9269 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:15.11-15.15"
          }
        },
        "adcClk": {
          "hide_name": 0,
          "bits": [ 9267 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:17.17-17.23"
          }
        },
        "u.clk": {
          "hide_name": 0,
          "bits": [ 9276 ] ,
          "attributes": {
            "ROUTING": "X1Y46/CLK2;X1Y46/CLK2/E241;1;X5Y46/CLK1;X5Y46/CLK1/X02;1;X1Y44/CLK1;X1Y44/CLK1/X01;1;X0Y42/E240;X0Y42/E240/S242;1;X2Y42/CLK0;X2Y42/CLK0/E242;1;X6Y38/CLK1;X6Y38/CLK1/N241;1;X0Y47/W830;X0Y47/W830/S838;1;X7Y47/W260;X7Y47/W260/E838;1;X5Y47/X03;X5Y47/X03/W262;1;X5Y47/CLK2;X5Y47/CLK2/X03;1;X1Y35/CLK2;X1Y35/CLK2/X03;1;X2Y46/W820;X2Y46/W820/E272;1;X5Y46/E240;X5Y46/E240/E828;1;X6Y46/CLK2;X6Y46/CLK2/E241;1;X6Y39/CLK1;X6Y39/CLK1/X04;1;X5Y46/CLK0;X5Y46/CLK0/X04;1;X7Y39/W100;X7Y39/W100/E838;1;X6Y39/N240;X6Y39/N240/W101;1;X6Y38/CLK2;X6Y38/CLK2/N241;1;X1Y39/CLK2;X1Y39/CLK2/X03;1;X2Y44/X01;X2Y44/X01/E202;1;X2Y44/CLK1;X2Y44/CLK1/X01;1;X0Y40/S800;X0Y40/S800/S101;1;X0Y44/E200;X0Y44/E200/S804;1;X1Y44/X01;X1Y44/X01/E201;1;X1Y44/CLK0;X1Y44/CLK0/X01;1;X5Y39/CLK0;X5Y39/CLK0/X04;1;X2Y43/CLK2;X2Y43/CLK2/X02;1;X2Y37/CLK1;X2Y37/CLK1/X01;1;X1Y48/CLK1;X1Y48/CLK1/X04;1;X4Y37/CLK0;X4Y37/CLK0/X02;1;X3Y47/N130;X3Y47/N130/S838;1;X3Y46/E230;X3Y46/E230/N131;1;X5Y46/X02;X5Y46/X02/E232;1;X5Y46/CLK2;X5Y46/CLK2/X02;1;X2Y39/X03;X2Y39/X03/E262;1;X2Y39/CLK2;X2Y39/CLK2/X03;1;X1Y37/CLK2;X1Y37/CLK2/X01;1;X1Y43/CLK2;X1Y43/CLK2/X02;1;X0Y40/W240;X0Y40/W240/S101;1;X1Y40/CLK0;X1Y40/CLK0/E242;1;X3Y43/CLK2;X3Y43/CLK2/X04;1;X0Y47/N100;X0Y47/N100/S808;1;X0Y46/E240;X0Y46/E240/N101;1;X1Y46/CLK0;X1Y46/CLK0/E241;1;X4Y40/E260;X4Y40/E260/S261;1;X6Y40/X03;X6Y40/X03/E262;1;X6Y40/CLK2;X6Y40/CLK2/X03;1;X3Y43/CLK0;X3Y43/CLK0/X04;1;X0Y39/E260;X0Y39/E260/S838;1;X1Y39/X03;X1Y39/X03/E261;1;X1Y39/CLK1;X1Y39/CLK1/X03;1;X5Y44/CLK1;X5Y44/CLK1/X01;1;X2Y37/CLK2;X2Y37/CLK2/X01;1;X1Y41/CLK1;X1Y41/CLK1/E241;1;X6Y39/CLK2;X6Y39/CLK2/X04;1;X3Y43/S230;X3Y43/S230/E804;1;X3Y44/X02;X3Y44/X02/S231;1;X3Y44/CLK1;X3Y44/CLK1/X02;1;X4Y44/CLK1;X4Y44/CLK1/X01;1;X2Y35/CLK0;X2Y35/CLK0/X03;1;X0Y47/N130;X0Y47/N130/S838;1;X0Y46/E270;X0Y46/E270/N131;1;X1Y46/X04;X1Y46/X04/E271;1;X1Y46/CLK1;X1Y46/CLK1/X04;1;X0Y41/E240;X0Y41/E240/S241;1;X1Y41/CLK2;X1Y41/CLK2/E241;1;X4Y43/CLK2;X4Y43/CLK2/X02;1;X3Y35/CLK0;X3Y35/CLK0/X03;1;X4Y47/E250;X4Y47/E250/S838;1;X5Y47/X04;X5Y47/X04/E251;1;X5Y47/CLK0;X5Y47/CLK0/X04;1;X4Y37/CLK1;X4Y37/CLK1/X02;1;X0Y39/S100;X0Y39/S100/S838;1;X0Y40/S240;X0Y40/S240/S101;1;X0Y42/W240;X0Y42/W240/S242;1;X1Y42/CLK0;X1Y42/CLK0/E242;1;X6Y43/X01;X6Y43/X01/W201;1;X6Y43/CLK0;X6Y43/CLK0/X01;1;X3Y41/CLK2;X3Y41/CLK2/X03;1;X1Y43/X02;X1Y43/X02/E231;1;X1Y43/CLK1;X1Y43/CLK1/X02;1;X0Y47/W250;X0Y47/W250/S838;1;X1Y47/X04;X1Y47/X04/E252;1;X1Y47/CLK1;X1Y47/CLK1/X04;1;X0Y43/E800;X0Y43/E800/S804;1;X4Y43/S200;X4Y43/S200/E804;1;X4Y44/X01;X4Y44/X01/S201;1;X4Y44/CLK2;X4Y44/CLK2/X01;1;X4Y47/N130;X4Y47/N130/S838;1;X4Y46/E270;X4Y46/E270/N131;1;X6Y46/X04;X6Y46/X04/E272;1;X6Y46/CLK1;X6Y46/CLK1/X04;1;X2Y43/CLK0;X2Y43/CLK0/X02;1;X4Y43/CLK0;X4Y43/CLK0/X02;1;X1Y48/CLK0;X1Y48/CLK0/X04;1;X3Y41/CLK1;X3Y41/CLK1/X03;1;X4Y41/E260;X4Y41/E260/S262;1;X6Y41/X03;X6Y41/X03/E262;1;X6Y41/CLK0;X6Y41/CLK0/X03;1;X5Y39/CLK2;X5Y39/CLK2/X04;1;X0Y47/S130;X0Y47/S130/S808;1;X0Y48/E270;X0Y48/E270/S131;1;X1Y48/X04;X1Y48/X04/E271;1;X1Y48/CLK2;X1Y48/CLK2/X04;1;X1Y42/CLK2;X1Y42/CLK2/E242;1;X1Y40/CLK1;X1Y40/CLK1/E242;1;X5Y46/X04;X5Y46/X04/E271;1;X3Y39/S260;X3Y39/S260/E834;1;X3Y41/X03;X3Y41/X03/S262;1;X3Y41/CLK0;X3Y41/CLK0/X03;1;X6Y39/X04;X6Y39/X04/W251;1;X6Y39/CLK0;X6Y39/CLK0/X04;1;X4Y39/N250;X4Y39/N250/E834;1;X4Y37/X02;X4Y37/X02/N252;1;X4Y37/CLK2;X4Y37/CLK2/X02;1;X2Y35/E260;X2Y35/E260/E262;1;X3Y35/X03;X3Y35/X03/E261;1;X3Y35/CLK1;X3Y35/CLK1/X03;1;X4Y41/S270;X4Y41/S270/S262;1;X4Y43/X02;X4Y43/X02/S272;1;X4Y43/CLK1;X4Y43/CLK1/X02;1;X5Y43/S200;X5Y43/S200/W202;1;X5Y44/X01;X5Y44/X01/S201;1;X5Y44/CLK2;X5Y44/CLK2/X01;1;X4Y43/E260;X4Y43/E260/S834;1;X5Y43/X03;X5Y43/X03/E261;1;X5Y43/CLK2;X5Y43/CLK2/X03;1;X2Y41/CLK0;X2Y41/CLK0/X04;1;X3Y39/S830;X3Y39/S830/E834;1;X3Y43/E250;X3Y43/E250/S834;1;X5Y43/X04;X5Y43/X04/E252;1;X5Y43/CLK1;X5Y43/CLK1/X04;1;X1Y37/CLK0;X1Y37/CLK0/X01;1;X0Y39/W830;X0Y39/W830/S838;1;X7Y39/W250;X7Y39/W250/E838;1;X5Y39/X04;X5Y39/X04/W252;1;X5Y39/CLK1;X5Y39/CLK1/X04;1;X4Y41/CLK2;X4Y41/CLK2/X01;1;X8Y39/E800;X8Y39/E800/E838;1;X16Y39/S800;X16Y39/S800/E808;1;X16Y47/S810;X16Y47/S810/S808;1;X16Y54/E810;X16Y54/E810/N818;1;X24Y54/E820;X24Y54/E820/E818;1;X32Y54/E820;X32Y54/E820/E828;1;X40Y54/E270;X40Y54/E270/E828;1;X42Y54/A0;X42Y54/A0/E272;1;X1Y35/S260;X1Y35/S260/E261;1;X1Y37/X01;X1Y37/X01/S262;1;X1Y37/CLK1;X1Y37/CLK1/X01;1;X0Y39/S250;X0Y39/S250/S838;1;X0Y41/E250;X0Y41/E250/S252;1;X2Y41/X04;X2Y41/X04/E252;1;X2Y41/CLK2;X2Y41/CLK2/X04;1;X0Y35/W830;X0Y35/W830/S834;1;X3Y35/S260;X3Y35/S260/E834;1;X3Y37/X01;X3Y37/X01/S262;1;X3Y37/CLK2;X3Y37/CLK2/X01;1;X4Y39/S830;X4Y39/S830/E834;1;X4Y43/E250;X4Y43/E250/S834;1;X6Y43/X04;X6Y43/X04/E252;1;X6Y43/CLK2;X6Y43/CLK2/X04;1;X0Y43/W800;X0Y43/W800/S804;1;X7Y43/W200;X7Y43/W200/E808;1;X5Y43/X01;X5Y43/X01/W202;1;X5Y43/CLK0;X5Y43/CLK0/X01;1;X2Y35/S260;X2Y35/S260/E262;1;X2Y37/X01;X2Y37/X01/S262;1;X2Y37/CLK0;X2Y37/CLK0/X01;1;X1Y35/X03;X1Y35/X03/E261;1;X1Y35/CLK1;X1Y35/CLK1/X03;1;X0Y47/W200;X0Y47/W200/S808;1;X1Y47/S200;X1Y47/S200/E202;1;X1Y49/X03;X1Y49/X03/S202;1;X1Y49/CLK1;X1Y49/CLK1/X03;1;X0Y39/E830;X0Y39/E830/S838;1;X4Y39/S260;X4Y39/S260/E834;1;X4Y41/X01;X4Y41/X01/S262;1;X4Y41/CLK0;X4Y41/CLK0/X01;1;X0Y39/S800;X0Y39/S800/S838;1;X0Y43/E230;X0Y43/E230/S804;1;X2Y43/X02;X2Y43/X02/E232;1;X2Y43/CLK1;X2Y43/CLK1/X02;1;X0Y39/S830;X0Y39/S830/S838;1;X0Y43/E260;X0Y43/E260/S834;1;X2Y43/E270;X2Y43/E270/E262;1;X3Y43/X04;X3Y43/X04/E271;1;X3Y43/CLK1;X3Y43/CLK1/X04;1;X0Y6/F6;;1;X0Y6/S830;X0Y6/S830/F6;1;X0Y14/S830;X0Y14/S830/S838;1;X0Y22/S800;X0Y22/S800/S838;1;X0Y30/S130;X0Y30/S130/S808;1;X0Y31/S830;X0Y31/S830/S131;1;X0Y35/E260;X0Y35/E260/S834;1;X2Y35/X03;X2Y35/X03/E262;1;X2Y35/CLK1;X2Y35/CLK1/X03;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:9.11-9.14",
            "hdlname": "u clk"
          }
        }
      }
    }
  }
}
