{
  "design": {
    "design_info": {
      "boundary_crc": "0x380CB5E9FCDABAB4",
      "device": "xc7z020clg484-1",
      "gen_directory": ".",
      "name": "Top_Design",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2021.2"
    },
    "design_tree": {
      "ZmodAWGController_0": "",
      "clk_wiz_0": "",
      "proc_sys_reset_0": "",
      "vio_0": "",
      "Modulator_0": "",
      "AWG_Data_Feeder_0": "",
      "proc_sys_reset_1": "",
      "xlconstant_0": "",
      "xlconstant_1": ""
    },
    "ports": {
      "clk_in1": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "FREQ_HZ": {
            "value": "100000000"
          }
        }
      }
    },
    "components": {
      "ZmodAWGController_0": {
        "vlnv": "digilent.com:user:ZmodAWGController:1.1",
        "xci_name": "Top_Design_ZmodAWGController_0_0",
        "xci_path": "ip\\Top_Design_ZmodAWGController_0_0\\Top_Design_ZmodAWGController_0_0.xci",
        "inst_hier_path": "ZmodAWGController_0"
      },
      "clk_wiz_0": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "xci_name": "Top_Design_clk_wiz_0_0",
        "xci_path": "ip\\Top_Design_clk_wiz_0_0\\Top_Design_clk_wiz_0_0.xci",
        "inst_hier_path": "clk_wiz_0",
        "parameters": {
          "CLKOUT1_JITTER": {
            "value": "151.366"
          },
          "CLKOUT1_PHASE_ERROR": {
            "value": "132.063"
          },
          "CLKOUT2_JITTER": {
            "value": "145.728"
          },
          "CLKOUT2_PHASE_ERROR": {
            "value": "132.063"
          },
          "CLKOUT2_REQUESTED_OUT_FREQ": {
            "value": "120"
          },
          "CLKOUT2_USED": {
            "value": "true"
          },
          "CLKOUT3_JITTER": {
            "value": "145.728"
          },
          "CLKOUT3_PHASE_ERROR": {
            "value": "132.063"
          },
          "CLKOUT3_REQUESTED_OUT_FREQ": {
            "value": "120"
          },
          "CLKOUT3_REQUESTED_PHASE": {
            "value": "90"
          },
          "CLKOUT3_USED": {
            "value": "true"
          },
          "CLK_OUT1_PORT": {
            "value": "clk100"
          },
          "CLK_OUT2_PORT": {
            "value": "clk120"
          },
          "CLK_OUT3_PORT": {
            "value": "clk120_shifted"
          },
          "MMCM_CLKFBOUT_MULT_F": {
            "value": "6.000"
          },
          "MMCM_CLKIN1_PERIOD": {
            "value": "10.0"
          },
          "MMCM_CLKIN2_PERIOD": {
            "value": "10.0"
          },
          "MMCM_CLKOUT0_DIVIDE_F": {
            "value": "6.000"
          },
          "MMCM_CLKOUT1_DIVIDE": {
            "value": "5"
          },
          "MMCM_CLKOUT2_DIVIDE": {
            "value": "5"
          },
          "MMCM_CLKOUT2_PHASE": {
            "value": "90.000"
          },
          "NUM_OUT_CLKS": {
            "value": "3"
          },
          "USE_RESET": {
            "value": "false"
          }
        }
      },
      "proc_sys_reset_0": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "Top_Design_proc_sys_reset_0_0",
        "xci_path": "ip\\Top_Design_proc_sys_reset_0_0\\Top_Design_proc_sys_reset_0_0.xci",
        "inst_hier_path": "proc_sys_reset_0"
      },
      "vio_0": {
        "vlnv": "xilinx.com:ip:vio:3.0",
        "xci_name": "Top_Design_vio_0_0",
        "xci_path": "ip\\Top_Design_vio_0_0\\Top_Design_vio_0_0.xci",
        "inst_hier_path": "vio_0",
        "parameters": {
          "C_NUM_PROBE_IN": {
            "value": "0"
          }
        }
      },
      "Modulator_0": {
        "vlnv": "xilinx.com:module_ref:Modulator:1.0",
        "xci_name": "Top_Design_Modulator_0_0",
        "xci_path": "ip\\Top_Design_Modulator_0_0\\Top_Design_Modulator_0_0.xci",
        "inst_hier_path": "Modulator_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "Modulator",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "resetn",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "120000000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              },
              "CLK_DOMAIN": {
                "value": "/clk_wiz_0_clk_out1",
                "value_src": "ip_prop"
              }
            }
          },
          "resetn": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              }
            }
          },
          "m_sig_tdata": {
            "direction": "O",
            "left": "15",
            "right": "0"
          }
        }
      },
      "AWG_Data_Feeder_0": {
        "vlnv": "xilinx.com:module_ref:AWG_Data_Feeder:1.0",
        "xci_name": "Top_Design_AWG_Data_Feeder_0_0",
        "xci_path": "ip\\Top_Design_AWG_Data_Feeder_0_0\\Top_Design_AWG_Data_Feeder_0_0.xci",
        "inst_hier_path": "AWG_Data_Feeder_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "AWG_Data_Feeder",
          "boundary_crc": "0x0"
        },
        "interface_ports": {
          "m_feed": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0",
            "parameters": {
              "TDATA_NUM_BYTES": {
                "value": "4",
                "value_src": "constant"
              },
              "TDEST_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TID_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TREADY": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_TSTRB": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TKEEP": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TLAST": {
                "value": "0",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "120000000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              },
              "CLK_DOMAIN": {
                "value": "/clk_wiz_0_clk_out1",
                "value_src": "ip_prop"
              }
            },
            "port_maps": {
              "TDATA": {
                "physical_name": "feed_data",
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "TVALID": {
                "physical_name": "feed_valid",
                "direction": "O"
              },
              "TREADY": {
                "physical_name": "feed_ready",
                "direction": "I"
              }
            }
          }
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "m_feed",
                "value_src": "constant"
              },
              "ASSOCIATED_RESET": {
                "value": "resetn",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "120000000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              },
              "CLK_DOMAIN": {
                "value": "/clk_wiz_0_clk_out1",
                "value_src": "ip_prop"
              }
            }
          },
          "resetn": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              }
            }
          },
          "data_1": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "data_2": {
            "direction": "I",
            "left": "15",
            "right": "0"
          }
        }
      },
      "proc_sys_reset_1": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "Top_Design_proc_sys_reset_1_0",
        "xci_path": "ip\\Top_Design_proc_sys_reset_1_0\\Top_Design_proc_sys_reset_1_0.xci",
        "inst_hier_path": "proc_sys_reset_1"
      },
      "xlconstant_0": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "Top_Design_xlconstant_0_0",
        "xci_path": "ip\\Top_Design_xlconstant_0_0\\Top_Design_xlconstant_0_0.xci",
        "inst_hier_path": "xlconstant_0",
        "parameters": {
          "CONST_VAL": {
            "value": "0"
          },
          "CONST_WIDTH": {
            "value": "16"
          }
        }
      },
      "xlconstant_1": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "Top_Design_xlconstant_1_0",
        "xci_path": "ip\\Top_Design_xlconstant_1_0\\Top_Design_xlconstant_1_0.xci",
        "inst_hier_path": "xlconstant_1"
      }
    },
    "interface_nets": {
      "AWG_Data_Feeder_0_m_feed": {
        "interface_ports": [
          "AWG_Data_Feeder_0/m_feed",
          "ZmodAWGController_0/InputDataStream"
        ]
      }
    },
    "nets": {
      "Modulator_0_m_sig_tdata": {
        "ports": [
          "Modulator_0/m_sig_tdata",
          "AWG_Data_Feeder_0/data_1"
        ]
      },
      "clk_in1_1": {
        "ports": [
          "clk_in1",
          "clk_wiz_0/clk_in1"
        ]
      },
      "clk_wiz_0_clk100": {
        "ports": [
          "clk_wiz_0/clk100",
          "ZmodAWGController_0/SysClk100",
          "proc_sys_reset_0/slowest_sync_clk",
          "vio_0/clk"
        ]
      },
      "clk_wiz_0_clk120": {
        "ports": [
          "clk_wiz_0/clk120",
          "ZmodAWGController_0/DAC_InIO_Clk",
          "Modulator_0/clk",
          "AWG_Data_Feeder_0/clk",
          "proc_sys_reset_1/slowest_sync_clk"
        ]
      },
      "clk_wiz_0_clk120_shifted": {
        "ports": [
          "clk_wiz_0/clk120_shifted",
          "ZmodAWGController_0/DAC_Clk"
        ]
      },
      "clk_wiz_0_locked": {
        "ports": [
          "clk_wiz_0/locked",
          "proc_sys_reset_0/dcm_locked",
          "proc_sys_reset_1/dcm_locked"
        ]
      },
      "proc_sys_reset_0_peripheral_aresetn": {
        "ports": [
          "proc_sys_reset_0/peripheral_aresetn",
          "ZmodAWGController_0/aRst_n"
        ]
      },
      "proc_sys_reset_1_peripheral_aresetn": {
        "ports": [
          "proc_sys_reset_1/peripheral_aresetn",
          "Modulator_0/resetn",
          "AWG_Data_Feeder_0/resetn"
        ]
      },
      "vio_0_probe_out0": {
        "ports": [
          "vio_0/probe_out0",
          "ZmodAWGController_0/sTestMode"
        ]
      },
      "xlconstant_0_dout": {
        "ports": [
          "xlconstant_0/dout",
          "AWG_Data_Feeder_0/data_2"
        ]
      },
      "xlconstant_1_dout": {
        "ports": [
          "xlconstant_1/dout",
          "ZmodAWGController_0/sDAC_EnIn"
        ]
      }
    }
  }
}