
ubuntu-preinstalled/gpg-wks-server:     file format elf32-littlearm


Disassembly of section .init:

00002244 <.init>:
    2244:	push	{r3, lr}
    2248:	bl	361c <__assert_fail@plt+0xa88>
    224c:	pop	{r3, pc}

Disassembly of section .plt:

00002250 <gcry_xmalloc@plt-0x14>:
    2250:	push	{lr}		; (str lr, [sp, #-4]!)
    2254:	ldr	lr, [pc, #4]	; 2260 <gcry_xmalloc@plt-0x4>
    2258:	add	lr, pc, lr
    225c:	ldr	pc, [lr, #8]!
    2260:	andeq	ip, r2, r8, ror #20

00002264 <gcry_xmalloc@plt>:
    2264:	add	ip, pc, #0, 12
    2268:	add	ip, ip, #44, 20	; 0x2c000
    226c:	ldr	pc, [ip, #2664]!	; 0xa68

00002270 <gpgrt_bsprintf@plt>:
    2270:	add	ip, pc, #0, 12
    2274:	add	ip, ip, #44, 20	; 0x2c000
    2278:	ldr	pc, [ip, #2656]!	; 0xa60

0000227c <calloc@plt>:
    227c:	add	ip, pc, #0, 12
    2280:	add	ip, ip, #44, 20	; 0x2c000
    2284:	ldr	pc, [ip, #2648]!	; 0xa58

00002288 <strstr@plt>:
    2288:	add	ip, pc, #0, 12
    228c:	add	ip, ip, #44, 20	; 0x2c000
    2290:	ldr	pc, [ip, #2640]!	; 0xa50

00002294 <raise@plt>:
    2294:			; <UNDEFINED> instruction: 0xe7fd4778
    2298:	add	ip, pc, #0, 12
    229c:	add	ip, ip, #44, 20	; 0x2c000
    22a0:	ldr	pc, [ip, #2628]!	; 0xa44

000022a4 <gpgrt_funlockfile@plt>:
    22a4:			; <UNDEFINED> instruction: 0xe7fd4778
    22a8:	add	ip, pc, #0, 12
    22ac:	add	ip, ip, #44, 20	; 0x2c000
    22b0:	ldr	pc, [ip, #2616]!	; 0xa38

000022b4 <gcry_malloc@plt>:
    22b4:	add	ip, pc, #0, 12
    22b8:	add	ip, ip, #44, 20	; 0x2c000
    22bc:	ldr	pc, [ip, #2608]!	; 0xa30

000022c0 <gmtime_r@plt>:
    22c0:			; <UNDEFINED> instruction: 0xe7fd4778
    22c4:	add	ip, pc, #0, 12
    22c8:	add	ip, ip, #44, 20	; 0x2c000
    22cc:	ldr	pc, [ip, #2596]!	; 0xa24

000022d0 <gpgrt_write@plt>:
    22d0:	add	ip, pc, #0, 12
    22d4:	add	ip, ip, #44, 20	; 0x2c000
    22d8:	ldr	pc, [ip, #2588]!	; 0xa1c

000022dc <gpgrt_read_line@plt>:
    22dc:	add	ip, pc, #0, 12
    22e0:	add	ip, ip, #44, 20	; 0x2c000
    22e4:	ldr	pc, [ip, #2580]!	; 0xa14

000022e8 <getpwnam@plt>:
    22e8:	add	ip, pc, #0, 12
    22ec:	add	ip, ip, #44, 20	; 0x2c000
    22f0:	ldr	pc, [ip, #2572]!	; 0xa0c

000022f4 <fsync@plt>:
    22f4:	add	ip, pc, #0, 12
    22f8:	add	ip, ip, #44, 20	; 0x2c000
    22fc:	ldr	pc, [ip, #2564]!	; 0xa04

00002300 <iconv_close@plt>:
    2300:			; <UNDEFINED> instruction: 0xe7fd4778
    2304:	add	ip, pc, #0, 12
    2308:	add	ip, ip, #44, 20	; 0x2c000
    230c:	ldr	pc, [ip, #2552]!	; 0x9f8

00002310 <iconv@plt>:
    2310:			; <UNDEFINED> instruction: 0xe7fd4778
    2314:	add	ip, pc, #0, 12
    2318:	add	ip, ip, #44, 20	; 0x2c000
    231c:	ldr	pc, [ip, #2540]!	; 0x9ec

00002320 <strcmp@plt>:
    2320:			; <UNDEFINED> instruction: 0xe7fd4778
    2324:	add	ip, pc, #0, 12
    2328:	add	ip, ip, #44, 20	; 0x2c000
    232c:	ldr	pc, [ip, #2528]!	; 0x9e0

00002330 <__cxa_finalize@plt>:
    2330:	add	ip, pc, #0, 12
    2334:	add	ip, ip, #44, 20	; 0x2c000
    2338:	ldr	pc, [ip, #2520]!	; 0x9d8

0000233c <gpgrt_vfprintf_unlocked@plt>:
    233c:	add	ip, pc, #0, 12
    2340:	add	ip, ip, #44, 20	; 0x2c000
    2344:	ldr	pc, [ip, #2512]!	; 0x9d0

00002348 <strtol@plt>:
    2348:			; <UNDEFINED> instruction: 0xe7fd4778
    234c:	add	ip, pc, #0, 12
    2350:	add	ip, ip, #44, 20	; 0x2c000
    2354:	ldr	pc, [ip, #2500]!	; 0x9c4

00002358 <gpgrt_set_binary@plt>:
    2358:	add	ip, pc, #0, 12
    235c:	add	ip, ip, #44, 20	; 0x2c000
    2360:	ldr	pc, [ip, #2492]!	; 0x9bc

00002364 <getpwuid@plt>:
    2364:	add	ip, pc, #0, 12
    2368:	add	ip, ip, #44, 20	; 0x2c000
    236c:	ldr	pc, [ip, #2484]!	; 0x9b4

00002370 <strcspn@plt>:
    2370:	add	ip, pc, #0, 12
    2374:	add	ip, ip, #44, 20	; 0x2c000
    2378:	ldr	pc, [ip, #2476]!	; 0x9ac

0000237c <gpgrt_vfprintf@plt>:
    237c:	add	ip, pc, #0, 12
    2380:	add	ip, ip, #44, 20	; 0x2c000
    2384:	ldr	pc, [ip, #2468]!	; 0x9a4

00002388 <setrlimit64@plt>:
    2388:	add	ip, pc, #0, 12
    238c:	add	ip, ip, #44, 20	; 0x2c000
    2390:	ldr	pc, [ip, #2460]!	; 0x99c

00002394 <read@plt>:
    2394:	add	ip, pc, #0, 12
    2398:	add	ip, ip, #44, 20	; 0x2c000
    239c:	ldr	pc, [ip, #2452]!	; 0x994

000023a0 <mktime@plt>:
    23a0:	add	ip, pc, #0, 12
    23a4:	add	ip, ip, #44, 20	; 0x2c000
    23a8:	ldr	pc, [ip, #2444]!	; 0x98c

000023ac <fflush@plt>:
    23ac:			; <UNDEFINED> instruction: 0xe7fd4778
    23b0:	add	ip, pc, #0, 12
    23b4:	add	ip, ip, #44, 20	; 0x2c000
    23b8:	ldr	pc, [ip, #2432]!	; 0x980

000023bc <getuid@plt>:
    23bc:	add	ip, pc, #0, 12
    23c0:	add	ip, ip, #44, 20	; 0x2c000
    23c4:	ldr	pc, [ip, #2424]!	; 0x978

000023c8 <sigprocmask@plt>:
    23c8:	add	ip, pc, #0, 12
    23cc:	add	ip, ip, #44, 20	; 0x2c000
    23d0:	ldr	pc, [ip, #2416]!	; 0x970

000023d4 <memmove@plt>:
    23d4:			; <UNDEFINED> instruction: 0xe7fd4778
    23d8:	add	ip, pc, #0, 12
    23dc:	add	ip, ip, #44, 20	; 0x2c000
    23e0:	ldr	pc, [ip, #2404]!	; 0x964

000023e4 <free@plt>:
    23e4:			; <UNDEFINED> instruction: 0xe7fd4778
    23e8:	add	ip, pc, #0, 12
    23ec:	add	ip, ip, #44, 20	; 0x2c000
    23f0:	ldr	pc, [ip, #2392]!	; 0x958

000023f4 <_gpgrt_putc_overflow@plt>:
    23f4:	add	ip, pc, #0, 12
    23f8:	add	ip, ip, #44, 20	; 0x2c000
    23fc:	ldr	pc, [ip, #2384]!	; 0x950

00002400 <nanosleep@plt>:
    2400:	add	ip, pc, #0, 12
    2404:	add	ip, ip, #44, 20	; 0x2c000
    2408:	ldr	pc, [ip, #2376]!	; 0x948

0000240c <gpgrt_fname_get@plt>:
    240c:	add	ip, pc, #0, 12
    2410:	add	ip, ip, #44, 20	; 0x2c000
    2414:	ldr	pc, [ip, #2368]!	; 0x940

00002418 <ferror@plt>:
    2418:	add	ip, pc, #0, 12
    241c:	add	ip, ip, #44, 20	; 0x2c000
    2420:	ldr	pc, [ip, #2360]!	; 0x938

00002424 <inet_pton@plt>:
    2424:	add	ip, pc, #0, 12
    2428:	add	ip, ip, #44, 20	; 0x2c000
    242c:	ldr	pc, [ip, #2352]!	; 0x930

00002430 <_exit@plt>:
    2430:	add	ip, pc, #0, 12
    2434:	add	ip, ip, #44, 20	; 0x2c000
    2438:	ldr	pc, [ip, #2344]!	; 0x928

0000243c <memcpy@plt>:
    243c:	add	ip, pc, #0, 12
    2440:	add	ip, ip, #44, 20	; 0x2c000
    2444:	ldr	pc, [ip, #2336]!	; 0x920

00002448 <gcry_sexp_sscan@plt>:
    2448:			; <UNDEFINED> instruction: 0xe7fd4778
    244c:	add	ip, pc, #0, 12
    2450:	add	ip, ip, #44, 20	; 0x2c000
    2454:	ldr	pc, [ip, #2324]!	; 0x914

00002458 <gpgrt_read@plt>:
    2458:	add	ip, pc, #0, 12
    245c:	add	ip, ip, #44, 20	; 0x2c000
    2460:	ldr	pc, [ip, #2316]!	; 0x90c

00002464 <time@plt>:
    2464:	add	ip, pc, #0, 12
    2468:	add	ip, ip, #44, 20	; 0x2c000
    246c:	ldr	pc, [ip, #2308]!	; 0x904

00002470 <gcry_free@plt>:
    2470:			; <UNDEFINED> instruction: 0xe7fd4778
    2474:	add	ip, pc, #0, 12
    2478:	add	ip, ip, #44, 20	; 0x2c000
    247c:	ldr	pc, [ip, #2296]!	; 0x8f8

00002480 <memcmp@plt>:
    2480:	add	ip, pc, #0, 12
    2484:	add	ip, ip, #44, 20	; 0x2c000
    2488:	ldr	pc, [ip, #2288]!	; 0x8f0

0000248c <sleep@plt>:
    248c:			; <UNDEFINED> instruction: 0xe7fd4778
    2490:	add	ip, pc, #0, 12
    2494:	add	ip, ip, #44, 20	; 0x2c000
    2498:	ldr	pc, [ip, #2276]!	; 0x8e4

0000249c <stpcpy@plt>:
    249c:	add	ip, pc, #0, 12
    24a0:	add	ip, ip, #44, 20	; 0x2c000
    24a4:	ldr	pc, [ip, #2268]!	; 0x8dc

000024a8 <gpgrt_fwrite@plt>:
    24a8:	add	ip, pc, #0, 12
    24ac:	add	ip, ip, #44, 20	; 0x2c000
    24b0:	ldr	pc, [ip, #2260]!	; 0x8d4

000024b4 <dcgettext@plt>:
    24b4:	add	ip, pc, #0, 12
    24b8:	add	ip, ip, #44, 20	; 0x2c000
    24bc:	ldr	pc, [ip, #2252]!	; 0x8cc

000024c0 <__stack_chk_fail@plt>:
    24c0:	add	ip, pc, #0, 12
    24c4:	add	ip, ip, #44, 20	; 0x2c000
    24c8:	ldr	pc, [ip, #2244]!	; 0x8c4

000024cc <gpgrt_set_alloc_func@plt>:
    24cc:	add	ip, pc, #0, 12
    24d0:	add	ip, ip, #44, 20	; 0x2c000
    24d4:	ldr	pc, [ip, #2236]!	; 0x8bc

000024d8 <sysconf@plt>:
    24d8:	add	ip, pc, #0, 12
    24dc:	add	ip, ip, #44, 20	; 0x2c000
    24e0:	ldr	pc, [ip, #2228]!	; 0x8b4

000024e4 <dup2@plt>:
    24e4:	add	ip, pc, #0, 12
    24e8:	add	ip, ip, #44, 20	; 0x2c000
    24ec:	ldr	pc, [ip, #2220]!	; 0x8ac

000024f0 <gpgrt_ferror@plt>:
    24f0:	add	ip, pc, #0, 12
    24f4:	add	ip, ip, #44, 20	; 0x2c000
    24f8:	ldr	pc, [ip, #2212]!	; 0x8a4

000024fc <getrlimit64@plt>:
    24fc:	add	ip, pc, #0, 12
    2500:	add	ip, ip, #44, 20	; 0x2c000
    2504:	ldr	pc, [ip, #2204]!	; 0x89c

00002508 <realloc@plt>:
    2508:	add	ip, pc, #0, 12
    250c:	add	ip, ip, #44, 20	; 0x2c000
    2510:	ldr	pc, [ip, #2196]!	; 0x894

00002514 <gpgrt_fflush@plt>:
    2514:			; <UNDEFINED> instruction: 0xe7fd4778
    2518:	add	ip, pc, #0, 12
    251c:	add	ip, ip, #44, 20	; 0x2c000
    2520:	ldr	pc, [ip, #2184]!	; 0x888

00002524 <gpgrt_ftello@plt>:
    2524:	add	ip, pc, #0, 12
    2528:	add	ip, ip, #44, 20	; 0x2c000
    252c:	ldr	pc, [ip, #2176]!	; 0x880

00002530 <dup@plt>:
    2530:	add	ip, pc, #0, 12
    2534:	add	ip, ip, #44, 20	; 0x2c000
    2538:	ldr	pc, [ip, #2168]!	; 0x878

0000253c <tmpfile64@plt>:
    253c:			; <UNDEFINED> instruction: 0xe7fd4778
    2540:	add	ip, pc, #0, 12
    2544:	add	ip, ip, #44, 20	; 0x2c000
    2548:	ldr	pc, [ip, #2156]!	; 0x86c

0000254c <chdir@plt>:
    254c:			; <UNDEFINED> instruction: 0xe7fd4778
    2550:	add	ip, pc, #0, 12
    2554:	add	ip, ip, #44, 20	; 0x2c000
    2558:	ldr	pc, [ip, #2144]!	; 0x860

0000255c <strcasecmp@plt>:
    255c:	add	ip, pc, #0, 12
    2560:	add	ip, ip, #44, 20	; 0x2c000
    2564:	ldr	pc, [ip, #2136]!	; 0x858

00002568 <geteuid@plt>:
    2568:	add	ip, pc, #0, 12
    256c:	add	ip, ip, #44, 20	; 0x2c000
    2570:	ldr	pc, [ip, #2128]!	; 0x850

00002574 <gpgrt_fclose_snatch@plt>:
    2574:	add	ip, pc, #0, 12
    2578:	add	ip, ip, #44, 20	; 0x2c000
    257c:	ldr	pc, [ip, #2120]!	; 0x848

00002580 <gpgrt_fputs_unlocked@plt>:
    2580:	add	ip, pc, #0, 12
    2584:	add	ip, ip, #44, 20	; 0x2c000
    2588:	ldr	pc, [ip, #2112]!	; 0x840

0000258c <gpgrt_fread@plt>:
    258c:	add	ip, pc, #0, 12
    2590:	add	ip, ip, #44, 20	; 0x2c000
    2594:	ldr	pc, [ip, #2104]!	; 0x838

00002598 <__fxstat64@plt>:
    2598:	add	ip, pc, #0, 12
    259c:	add	ip, ip, #44, 20	; 0x2c000
    25a0:	ldr	pc, [ip, #2096]!	; 0x830

000025a4 <sigaction@plt>:
    25a4:	add	ip, pc, #0, 12
    25a8:	add	ip, ip, #44, 20	; 0x2c000
    25ac:	ldr	pc, [ip, #2088]!	; 0x828

000025b0 <__memcpy_chk@plt>:
    25b0:	add	ip, pc, #0, 12
    25b4:	add	ip, ip, #44, 20	; 0x2c000
    25b8:	ldr	pc, [ip, #2080]!	; 0x820

000025bc <gpgrt_feof@plt>:
    25bc:	add	ip, pc, #0, 12
    25c0:	add	ip, ip, #44, 20	; 0x2c000
    25c4:	ldr	pc, [ip, #2072]!	; 0x818

000025c8 <gpg_err_code_from_errno@plt>:
    25c8:	add	ip, pc, #0, 12
    25cc:	add	ip, ip, #44, 20	; 0x2c000
    25d0:	ldr	pc, [ip, #2064]!	; 0x810

000025d4 <fwrite@plt>:
    25d4:	add	ip, pc, #0, 12
    25d8:	add	ip, ip, #44, 20	; 0x2c000
    25dc:	ldr	pc, [ip, #2056]!	; 0x808

000025e0 <lseek64@plt>:
    25e0:	add	ip, pc, #0, 12
    25e4:	add	ip, ip, #44, 20	; 0x2c000
    25e8:	ldr	pc, [ip, #2048]!	; 0x800

000025ec <gcry_check_version@plt>:
    25ec:	add	ip, pc, #0, 12
    25f0:	add	ip, ip, #44, 20	; 0x2c000
    25f4:	ldr	pc, [ip, #2040]!	; 0x7f8

000025f8 <waitpid@plt>:
    25f8:	add	ip, pc, #0, 12
    25fc:	add	ip, ip, #44, 20	; 0x2c000
    2600:	ldr	pc, [ip, #2032]!	; 0x7f0

00002604 <gcry_sexp_sprint@plt>:
    2604:	add	ip, pc, #0, 12
    2608:	add	ip, ip, #44, 20	; 0x2c000
    260c:	ldr	pc, [ip, #2024]!	; 0x7e8

00002610 <strcpy@plt>:
    2610:	add	ip, pc, #0, 12
    2614:	add	ip, ip, #44, 20	; 0x2c000
    2618:	ldr	pc, [ip, #2016]!	; 0x7e0

0000261c <gpgrt_fputc@plt>:
    261c:	add	ip, pc, #0, 12
    2620:	add	ip, ip, #44, 20	; 0x2c000
    2624:	ldr	pc, [ip, #2008]!	; 0x7d8

00002628 <gpgrt_flockfile@plt>:
    2628:	add	ip, pc, #0, 12
    262c:	add	ip, ip, #44, 20	; 0x2c000
    2630:	ldr	pc, [ip, #2000]!	; 0x7d0

00002634 <gpgrt_fclose@plt>:
    2634:	add	ip, pc, #0, 12
    2638:	add	ip, ip, #44, 20	; 0x2c000
    263c:	ldr	pc, [ip, #1992]!	; 0x7c8

00002640 <gpgrt_setvbuf@plt>:
    2640:	add	ip, pc, #0, 12
    2644:	add	ip, ip, #44, 20	; 0x2c000
    2648:	ldr	pc, [ip, #1984]!	; 0x7c0

0000264c <gpgrt_printf@plt>:
    264c:	add	ip, pc, #0, 12
    2650:	add	ip, ip, #44, 20	; 0x2c000
    2654:	ldr	pc, [ip, #1976]!	; 0x7b8

00002658 <opendir@plt>:
    2658:	add	ip, pc, #0, 12
    265c:	add	ip, ip, #44, 20	; 0x2c000
    2660:	ldr	pc, [ip, #1968]!	; 0x7b0

00002664 <open64@plt>:
    2664:			; <UNDEFINED> instruction: 0xe7fd4778
    2668:	add	ip, pc, #0, 12
    266c:	add	ip, ip, #44, 20	; 0x2c000
    2670:	ldr	pc, [ip, #1956]!	; 0x7a4

00002674 <getenv@plt>:
    2674:	add	ip, pc, #0, 12
    2678:	add	ip, ip, #44, 20	; 0x2c000
    267c:	ldr	pc, [ip, #1948]!	; 0x79c

00002680 <gcry_malloc_secure@plt>:
    2680:	add	ip, pc, #0, 12
    2684:	add	ip, ip, #44, 20	; 0x2c000
    2688:	ldr	pc, [ip, #1940]!	; 0x794

0000268c <gpgrt_fdopen@plt>:
    268c:	add	ip, pc, #0, 12
    2690:	add	ip, ip, #44, 20	; 0x2c000
    2694:	ldr	pc, [ip, #1932]!	; 0x78c

00002698 <gcry_xrealloc@plt>:
    2698:	add	ip, pc, #0, 12
    269c:	add	ip, ip, #44, 20	; 0x2c000
    26a0:	ldr	pc, [ip, #1924]!	; 0x784

000026a4 <malloc@plt>:
    26a4:	add	ip, pc, #0, 12
    26a8:	add	ip, ip, #44, 20	; 0x2c000
    26ac:	ldr	pc, [ip, #1916]!	; 0x77c

000026b0 <iconv_open@plt>:
    26b0:			; <UNDEFINED> instruction: 0xe7fd4778
    26b4:	add	ip, pc, #0, 12
    26b8:	add	ip, ip, #44, 20	; 0x2c000
    26bc:	ldr	pc, [ip, #1904]!	; 0x770

000026c0 <__libc_start_main@plt>:
    26c0:	add	ip, pc, #0, 12
    26c4:	add	ip, ip, #44, 20	; 0x2c000
    26c8:	ldr	pc, [ip, #1896]!	; 0x768

000026cc <strerror@plt>:
    26cc:	add	ip, pc, #0, 12
    26d0:	add	ip, ip, #44, 20	; 0x2c000
    26d4:	ldr	pc, [ip, #1888]!	; 0x760

000026d8 <gpgrt_poll@plt>:
    26d8:	add	ip, pc, #0, 12
    26dc:	add	ip, ip, #44, 20	; 0x2c000
    26e0:	ldr	pc, [ip, #1880]!	; 0x758

000026e4 <strftime@plt>:
    26e4:	add	ip, pc, #0, 12
    26e8:	add	ip, ip, #44, 20	; 0x2c000
    26ec:	ldr	pc, [ip, #1872]!	; 0x750

000026f0 <localtime@plt>:
    26f0:	add	ip, pc, #0, 12
    26f4:	add	ip, ip, #44, 20	; 0x2c000
    26f8:	ldr	pc, [ip, #1864]!	; 0x748

000026fc <__ctype_tolower_loc@plt>:
    26fc:	add	ip, pc, #0, 12
    2700:	add	ip, ip, #44, 20	; 0x2c000
    2704:	ldr	pc, [ip, #1856]!	; 0x740

00002708 <__ctype_toupper_loc@plt>:
    2708:	add	ip, pc, #0, 12
    270c:	add	ip, ip, #44, 20	; 0x2c000
    2710:	ldr	pc, [ip, #1848]!	; 0x738

00002714 <__gmon_start__@plt>:
    2714:	add	ip, pc, #0, 12
    2718:	add	ip, ip, #44, 20	; 0x2c000
    271c:	ldr	pc, [ip, #1840]!	; 0x730

00002720 <rename@plt>:
    2720:	add	ip, pc, #0, 12
    2724:	add	ip, ip, #44, 20	; 0x2c000
    2728:	ldr	pc, [ip, #1832]!	; 0x728

0000272c <kill@plt>:
    272c:			; <UNDEFINED> instruction: 0xe7fd4778
    2730:	add	ip, pc, #0, 12
    2734:	add	ip, ip, #44, 20	; 0x2c000
    2738:	ldr	pc, [ip, #1820]!	; 0x71c

0000273c <__ctype_b_loc@plt>:
    273c:	add	ip, pc, #0, 12
    2740:	add	ip, ip, #44, 20	; 0x2c000
    2744:	ldr	pc, [ip, #1812]!	; 0x714

00002748 <_gpgrt_get_std_stream@plt>:
    2748:	add	ip, pc, #0, 12
    274c:	add	ip, ip, #44, 20	; 0x2c000
    2750:	ldr	pc, [ip, #1804]!	; 0x70c

00002754 <getcwd@plt>:
    2754:	add	ip, pc, #0, 12
    2758:	add	ip, ip, #44, 20	; 0x2c000
    275c:	ldr	pc, [ip, #1796]!	; 0x704

00002760 <getpid@plt>:
    2760:	add	ip, pc, #0, 12
    2764:	add	ip, ip, #44, 20	; 0x2c000
    2768:	ldr	pc, [ip, #1788]!	; 0x6fc

0000276c <exit@plt>:
    276c:	add	ip, pc, #0, 12
    2770:	add	ip, ip, #44, 20	; 0x2c000
    2774:	ldr	pc, [ip, #1780]!	; 0x6f4

00002778 <gpgrt_fprintf_unlocked@plt>:
    2778:	add	ip, pc, #0, 12
    277c:	add	ip, ip, #44, 20	; 0x2c000
    2780:	ldr	pc, [ip, #1772]!	; 0x6ec

00002784 <strtoul@plt>:
    2784:	add	ip, pc, #0, 12
    2788:	add	ip, ip, #44, 20	; 0x2c000
    278c:	ldr	pc, [ip, #1764]!	; 0x6e4

00002790 <strlen@plt>:
    2790:	add	ip, pc, #0, 12
    2794:	add	ip, ip, #44, 20	; 0x2c000
    2798:	ldr	pc, [ip, #1756]!	; 0x6dc

0000279c <inotify_init@plt>:
    279c:	add	ip, pc, #0, 12
    27a0:	add	ip, ip, #44, 20	; 0x2c000
    27a4:	ldr	pc, [ip, #1748]!	; 0x6d4

000027a8 <setsid@plt>:
    27a8:	add	ip, pc, #0, 12
    27ac:	add	ip, ip, #44, 20	; 0x2c000
    27b0:	ldr	pc, [ip, #1740]!	; 0x6cc

000027b4 <strchr@plt>:
    27b4:	add	ip, pc, #0, 12
    27b8:	add	ip, ip, #44, 20	; 0x2c000
    27bc:	ldr	pc, [ip, #1732]!	; 0x6c4

000027c0 <setenv@plt>:
    27c0:			; <UNDEFINED> instruction: 0xe7fd4778
    27c4:	add	ip, pc, #0, 12
    27c8:	add	ip, ip, #44, 20	; 0x2c000
    27cc:	ldr	pc, [ip, #1720]!	; 0x6b8

000027d0 <gpg_err_code_from_syserror@plt>:
    27d0:	add	ip, pc, #0, 12
    27d4:	add	ip, ip, #44, 20	; 0x2c000
    27d8:	ldr	pc, [ip, #1712]!	; 0x6b0

000027dc <gpgrt_fopenmem@plt>:
    27dc:	add	ip, pc, #0, 12
    27e0:	add	ip, ip, #44, 20	; 0x2c000
    27e4:	ldr	pc, [ip, #1704]!	; 0x6a8

000027e8 <gpgrt_fgets@plt>:
    27e8:	add	ip, pc, #0, 12
    27ec:	add	ip, ip, #44, 20	; 0x2c000
    27f0:	ldr	pc, [ip, #1696]!	; 0x6a0

000027f4 <execv@plt>:
    27f4:	add	ip, pc, #0, 12
    27f8:	add	ip, ip, #44, 20	; 0x2c000
    27fc:	ldr	pc, [ip, #1688]!	; 0x698

00002800 <__open64_2@plt>:
    2800:	add	ip, pc, #0, 12
    2804:	add	ip, ip, #44, 20	; 0x2c000
    2808:	ldr	pc, [ip, #1680]!	; 0x690

0000280c <sigfillset@plt>:
    280c:	add	ip, pc, #0, 12
    2810:	add	ip, ip, #44, 20	; 0x2c000
    2814:	ldr	pc, [ip, #1672]!	; 0x688

00002818 <inotify_add_watch@plt>:
    2818:	add	ip, pc, #0, 12
    281c:	add	ip, ip, #44, 20	; 0x2c000
    2820:	ldr	pc, [ip, #1664]!	; 0x680

00002824 <__errno_location@plt>:
    2824:	add	ip, pc, #0, 12
    2828:	add	ip, ip, #44, 20	; 0x2c000
    282c:	ldr	pc, [ip, #1656]!	; 0x678

00002830 <__strcat_chk@plt>:
    2830:	add	ip, pc, #0, 12
    2834:	add	ip, ip, #44, 20	; 0x2c000
    2838:	ldr	pc, [ip, #1648]!	; 0x670

0000283c <strncasecmp@plt>:
    283c:	add	ip, pc, #0, 12
    2840:	add	ip, ip, #44, 20	; 0x2c000
    2844:	ldr	pc, [ip, #1640]!	; 0x668

00002848 <__sprintf_chk@plt>:
    2848:	add	ip, pc, #0, 12
    284c:	add	ip, ip, #44, 20	; 0x2c000
    2850:	ldr	pc, [ip, #1632]!	; 0x660

00002854 <__cxa_atexit@plt>:
    2854:			; <UNDEFINED> instruction: 0xe7fd4778
    2858:	add	ip, pc, #0, 12
    285c:	add	ip, ip, #44, 20	; 0x2c000
    2860:	ldr	pc, [ip, #1620]!	; 0x654

00002864 <mkdir@plt>:
    2864:			; <UNDEFINED> instruction: 0xe7fd4778
    2868:	add	ip, pc, #0, 12
    286c:	add	ip, ip, #44, 20	; 0x2c000
    2870:	ldr	pc, [ip, #1608]!	; 0x648

00002874 <memset@plt>:
    2874:	add	ip, pc, #0, 12
    2878:	add	ip, ip, #44, 20	; 0x2c000
    287c:	ldr	pc, [ip, #1600]!	; 0x640

00002880 <gcry_calloc@plt>:
    2880:			; <UNDEFINED> instruction: 0xe7fd4778
    2884:	add	ip, pc, #0, 12
    2888:	add	ip, ip, #44, 20	; 0x2c000
    288c:	ldr	pc, [ip, #1588]!	; 0x634

00002890 <strncpy@plt>:
    2890:	add	ip, pc, #0, 12
    2894:	add	ip, ip, #44, 20	; 0x2c000
    2898:	ldr	pc, [ip, #1580]!	; 0x62c

0000289c <gpgrt_vasprintf@plt>:
    289c:	add	ip, pc, #0, 12
    28a0:	add	ip, ip, #44, 20	; 0x2c000
    28a4:	ldr	pc, [ip, #1572]!	; 0x624

000028a8 <gcry_cipher_algo_name@plt>:
    28a8:	add	ip, pc, #0, 12
    28ac:	add	ip, ip, #44, 20	; 0x2c000
    28b0:	ldr	pc, [ip, #1564]!	; 0x61c

000028b4 <gmtime@plt>:
    28b4:	add	ip, pc, #0, 12
    28b8:	add	ip, ip, #44, 20	; 0x2c000
    28bc:	ldr	pc, [ip, #1556]!	; 0x614

000028c0 <gpgrt_write_sanitized@plt>:
    28c0:	add	ip, pc, #0, 12
    28c4:	add	ip, ip, #44, 20	; 0x2c000
    28c8:	ldr	pc, [ip, #1548]!	; 0x60c

000028cc <gpgrt_fopen@plt>:
    28cc:	add	ip, pc, #0, 12
    28d0:	add	ip, ip, #44, 20	; 0x2c000
    28d4:	ldr	pc, [ip, #1540]!	; 0x604

000028d8 <write@plt>:
    28d8:	add	ip, pc, #0, 12
    28dc:	add	ip, ip, #44, 20	; 0x2c000
    28e0:	ldr	pc, [ip, #1532]!	; 0x5fc

000028e4 <gpgrt_fgetc@plt>:
    28e4:	add	ip, pc, #0, 12
    28e8:	add	ip, ip, #44, 20	; 0x2c000
    28ec:	ldr	pc, [ip, #1524]!	; 0x5f4

000028f0 <difftime@plt>:
    28f0:	add	ip, pc, #0, 12
    28f4:	add	ip, ip, #44, 20	; 0x2c000
    28f8:	ldr	pc, [ip, #1516]!	; 0x5ec

000028fc <__fprintf_chk@plt>:
    28fc:	add	ip, pc, #0, 12
    2900:	add	ip, ip, #44, 20	; 0x2c000
    2904:	ldr	pc, [ip, #1508]!	; 0x5e4

00002908 <gcry_xstrdup@plt>:
    2908:			; <UNDEFINED> instruction: 0xe7fd4778
    290c:	add	ip, pc, #0, 12
    2910:	add	ip, ip, #44, 20	; 0x2c000
    2914:	ldr	pc, [ip, #1496]!	; 0x5d8

00002918 <access@plt>:
    2918:	add	ip, pc, #0, 12
    291c:	add	ip, ip, #44, 20	; 0x2c000
    2920:	ldr	pc, [ip, #1488]!	; 0x5d0

00002924 <gcry_realloc@plt>:
    2924:	add	ip, pc, #0, 12
    2928:	add	ip, ip, #44, 20	; 0x2c000
    292c:	ldr	pc, [ip, #1480]!	; 0x5c8

00002930 <gpgrt_fputs@plt>:
    2930:			; <UNDEFINED> instruction: 0xe7fd4778
    2934:	add	ip, pc, #0, 12
    2938:	add	ip, ip, #44, 20	; 0x2c000
    293c:	ldr	pc, [ip, #1468]!	; 0x5bc

00002940 <pipe@plt>:
    2940:	add	ip, pc, #0, 12
    2944:	add	ip, ip, #44, 20	; 0x2c000
    2948:	ldr	pc, [ip, #1460]!	; 0x5b4

0000294c <gpgrt_snprintf@plt>:
    294c:	add	ip, pc, #0, 12
    2950:	add	ip, ip, #44, 20	; 0x2c000
    2954:	ldr	pc, [ip, #1452]!	; 0x5ac

00002958 <gpgrt_getline@plt>:
    2958:	add	ip, pc, #0, 12
    295c:	add	ip, ip, #44, 20	; 0x2c000
    2960:	ldr	pc, [ip, #1444]!	; 0x5a4

00002964 <fcntl64@plt>:
    2964:	add	ip, pc, #0, 12
    2968:	add	ip, ip, #44, 20	; 0x2c000
    296c:	ldr	pc, [ip, #1436]!	; 0x59c

00002970 <gcry_md_hash_buffer@plt>:
    2970:	add	ip, pc, #0, 12
    2974:	add	ip, ip, #44, 20	; 0x2c000
    2978:	ldr	pc, [ip, #1428]!	; 0x594

0000297c <sigemptyset@plt>:
    297c:	add	ip, pc, #0, 12
    2980:	add	ip, ip, #44, 20	; 0x2c000
    2984:	ldr	pc, [ip, #1420]!	; 0x58c

00002988 <fork@plt>:
    2988:	add	ip, pc, #0, 12
    298c:	add	ip, ip, #44, 20	; 0x2c000
    2990:	ldr	pc, [ip, #1412]!	; 0x584

00002994 <putenv@plt>:
    2994:	add	ip, pc, #0, 12
    2998:	add	ip, ip, #44, 20	; 0x2c000
    299c:	ldr	pc, [ip, #1404]!	; 0x57c

000029a0 <__explicit_bzero_chk@plt>:
    29a0:			; <UNDEFINED> instruction: 0xe7fd4778
    29a4:	add	ip, pc, #0, 12
    29a8:	add	ip, ip, #44, 20	; 0x2c000
    29ac:	ldr	pc, [ip, #1392]!	; 0x570

000029b0 <strrchr@plt>:
    29b0:	add	ip, pc, #0, 12
    29b4:	add	ip, ip, #44, 20	; 0x2c000
    29b8:	ldr	pc, [ip, #1384]!	; 0x568

000029bc <gcry_set_outofcore_handler@plt>:
    29bc:			; <UNDEFINED> instruction: 0xe7fd4778
    29c0:	add	ip, pc, #0, 12
    29c4:	add	ip, ip, #44, 20	; 0x2c000
    29c8:	ldr	pc, [ip, #1372]!	; 0x55c

000029cc <nl_langinfo@plt>:
    29cc:	add	ip, pc, #0, 12
    29d0:	add	ip, ip, #44, 20	; 0x2c000
    29d4:	ldr	pc, [ip, #1364]!	; 0x554

000029d8 <gpgrt_free@plt>:
    29d8:	add	ip, pc, #0, 12
    29dc:	add	ip, ip, #44, 20	; 0x2c000
    29e0:	ldr	pc, [ip, #1356]!	; 0x54c

000029e4 <gpg_err_set_errno@plt>:
    29e4:			; <UNDEFINED> instruction: 0xe7fd4778
    29e8:	add	ip, pc, #0, 12
    29ec:	add	ip, ip, #44, 20	; 0x2c000
    29f0:	ldr	pc, [ip, #1344]!	; 0x540

000029f4 <gpgrt_fseek@plt>:
    29f4:	add	ip, pc, #0, 12
    29f8:	add	ip, ip, #44, 20	; 0x2c000
    29fc:	ldr	pc, [ip, #1336]!	; 0x538

00002a00 <readdir64@plt>:
    2a00:	add	ip, pc, #0, 12
    2a04:	add	ip, ip, #44, 20	; 0x2c000
    2a08:	ldr	pc, [ip, #1328]!	; 0x530

00002a0c <timegm@plt>:
    2a0c:	add	ip, pc, #0, 12
    2a10:	add	ip, ip, #44, 20	; 0x2c000
    2a14:	ldr	pc, [ip, #1320]!	; 0x528

00002a18 <gpg_strerror@plt>:
    2a18:	add	ip, pc, #0, 12
    2a1c:	add	ip, ip, #44, 20	; 0x2c000
    2a20:	ldr	pc, [ip, #1312]!	; 0x520

00002a24 <gpgrt_fopencookie@plt>:
    2a24:	add	ip, pc, #0, 12
    2a28:	add	ip, ip, #44, 20	; 0x2c000
    2a2c:	ldr	pc, [ip, #1304]!	; 0x518

00002a30 <putc@plt>:
    2a30:	add	ip, pc, #0, 12
    2a34:	add	ip, ip, #44, 20	; 0x2c000
    2a38:	ldr	pc, [ip, #1296]!	; 0x510

00002a3c <getsockname@plt>:
    2a3c:	add	ip, pc, #0, 12
    2a40:	add	ip, ip, #44, 20	; 0x2c000
    2a44:	ldr	pc, [ip, #1288]!	; 0x508

00002a48 <gpg_err_init@plt>:
    2a48:	add	ip, pc, #0, 12
    2a4c:	add	ip, ip, #44, 20	; 0x2c000
    2a50:	ldr	pc, [ip, #1280]!	; 0x500

00002a54 <remove@plt>:
    2a54:			; <UNDEFINED> instruction: 0xe7fd4778
    2a58:	add	ip, pc, #0, 12
    2a5c:	add	ip, ip, #44, 20	; 0x2c000
    2a60:	ldr	pc, [ip, #1268]!	; 0x4f4

00002a64 <gcry_create_nonce@plt>:
    2a64:	add	ip, pc, #0, 12
    2a68:	add	ip, ip, #44, 20	; 0x2c000
    2a6c:	ldr	pc, [ip, #1260]!	; 0x4ec

00002a70 <gcry_control@plt>:
    2a70:	add	ip, pc, #0, 12
    2a74:	add	ip, ip, #44, 20	; 0x2c000
    2a78:	ldr	pc, [ip, #1252]!	; 0x4e4

00002a7c <strpbrk@plt>:
    2a7c:	add	ip, pc, #0, 12
    2a80:	add	ip, ip, #44, 20	; 0x2c000
    2a84:	ldr	pc, [ip, #1244]!	; 0x4dc

00002a88 <socket@plt>:
    2a88:	add	ip, pc, #0, 12
    2a8c:	add	ip, ip, #44, 20	; 0x2c000
    2a90:	ldr	pc, [ip, #1236]!	; 0x4d4

00002a94 <gpgrt_rewind@plt>:
    2a94:	add	ip, pc, #0, 12
    2a98:	add	ip, ip, #44, 20	; 0x2c000
    2a9c:	ldr	pc, [ip, #1228]!	; 0x4cc

00002aa0 <gpgrt_fprintf@plt>:
    2aa0:	add	ip, pc, #0, 12
    2aa4:	add	ip, ip, #44, 20	; 0x2c000
    2aa8:	ldr	pc, [ip, #1220]!	; 0x4c4

00002aac <gcry_xcalloc@plt>:
    2aac:	add	ip, pc, #0, 12
    2ab0:	add	ip, ip, #44, 20	; 0x2c000
    2ab4:	ldr	pc, [ip, #1212]!	; 0x4bc

00002ab8 <gcry_set_log_handler@plt>:
    2ab8:	add	ip, pc, #0, 12
    2abc:	add	ip, ip, #44, 20	; 0x2c000
    2ac0:	ldr	pc, [ip, #1204]!	; 0x4b4

00002ac4 <gcry_set_fatalerror_handler@plt>:
    2ac4:	add	ip, pc, #0, 12
    2ac8:	add	ip, ip, #44, 20	; 0x2c000
    2acc:	ldr	pc, [ip, #1196]!	; 0x4ac

00002ad0 <chmod@plt>:
    2ad0:			; <UNDEFINED> instruction: 0xe7fd4778
    2ad4:	add	ip, pc, #0, 12
    2ad8:	add	ip, ip, #44, 20	; 0x2c000
    2adc:	ldr	pc, [ip, #1184]!	; 0x4a0

00002ae0 <__xstat64@plt>:
    2ae0:	add	ip, pc, #0, 12
    2ae4:	add	ip, ip, #44, 20	; 0x2c000
    2ae8:	ldr	pc, [ip, #1176]!	; 0x498

00002aec <isatty@plt>:
    2aec:	add	ip, pc, #0, 12
    2af0:	add	ip, ip, #44, 20	; 0x2c000
    2af4:	ldr	pc, [ip, #1168]!	; 0x490

00002af8 <unsetenv@plt>:
    2af8:			; <UNDEFINED> instruction: 0xe7fd4778
    2afc:	add	ip, pc, #0, 12
    2b00:	add	ip, ip, #44, 20	; 0x2c000
    2b04:	ldr	pc, [ip, #1156]!	; 0x484

00002b08 <fputs@plt>:
    2b08:	add	ip, pc, #0, 12
    2b0c:	add	ip, ip, #44, 20	; 0x2c000
    2b10:	ldr	pc, [ip, #1148]!	; 0x47c

00002b14 <strncmp@plt>:
    2b14:	add	ip, pc, #0, 12
    2b18:	add	ip, ip, #44, 20	; 0x2c000
    2b1c:	ldr	pc, [ip, #1140]!	; 0x474

00002b20 <abort@plt>:
    2b20:	add	ip, pc, #0, 12
    2b24:	add	ip, ip, #44, 20	; 0x2c000
    2b28:	ldr	pc, [ip, #1132]!	; 0x46c

00002b2c <getc@plt>:
    2b2c:	add	ip, pc, #0, 12
    2b30:	add	ip, ip, #44, 20	; 0x2c000
    2b34:	ldr	pc, [ip, #1124]!	; 0x464

00002b38 <gpgrt_fileno@plt>:
    2b38:			; <UNDEFINED> instruction: 0xe7fd4778
    2b3c:	add	ip, pc, #0, 12
    2b40:	add	ip, ip, #44, 20	; 0x2c000
    2b44:	ldr	pc, [ip, #1112]!	; 0x458

00002b48 <close@plt>:
    2b48:	add	ip, pc, #0, 12
    2b4c:	add	ip, ip, #44, 20	; 0x2c000
    2b50:	ldr	pc, [ip, #1104]!	; 0x450

00002b54 <gcry_strdup@plt>:
    2b54:			; <UNDEFINED> instruction: 0xe7fd4778
    2b58:	add	ip, pc, #0, 12
    2b5c:	add	ip, ip, #44, 20	; 0x2c000
    2b60:	ldr	pc, [ip, #1092]!	; 0x444

00002b64 <connect@plt>:
    2b64:	add	ip, pc, #0, 12
    2b68:	add	ip, ip, #44, 20	; 0x2c000
    2b6c:	ldr	pc, [ip, #1084]!	; 0x43c

00002b70 <closedir@plt>:
    2b70:	add	ip, pc, #0, 12
    2b74:	add	ip, ip, #44, 20	; 0x2c000
    2b78:	ldr	pc, [ip, #1076]!	; 0x434

00002b7c <gpgrt_mopen@plt>:
    2b7c:	add	ip, pc, #0, 12
    2b80:	add	ip, ip, #44, 20	; 0x2c000
    2b84:	ldr	pc, [ip, #1068]!	; 0x42c

00002b88 <strspn@plt>:
    2b88:	add	ip, pc, #0, 12
    2b8c:	add	ip, ip, #44, 20	; 0x2c000
    2b90:	ldr	pc, [ip, #1060]!	; 0x424

00002b94 <__assert_fail@plt>:
    2b94:	add	ip, pc, #0, 12
    2b98:	add	ip, ip, #44, 20	; 0x2c000
    2b9c:	ldr	pc, [ip, #1052]!	; 0x41c

Disassembly of section .text:

00002ba0 <.text>:
    2ba0:	svcmi	0x00f0e92d
    2ba4:	blhi	13e060 <__assert_fail@plt+0x13b4cc>
    2ba8:	ldmdbcs	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    2bac:	ldmdbcc	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    2bb0:			; <UNDEFINED> instruction: 0xf8df447a
    2bb4:	adcslt	r4, r5, r0, lsl r9
    2bb8:	stmdbhi	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    2bbc:	mcrge	4, 0, r4, cr6, cr12, {3}
    2bc0:	svcge	0x00079106
    2bc4:			; <UNDEFINED> instruction: 0xf10d58d3
    2bc8:			; <UNDEFINED> instruction: 0xf8df0928
    2bcc:	ldrbtmi	r5, [r8], #2304	; 0x900
    2bd0:	teqls	r3, #1769472	; 0x1b0000
    2bd4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    2bd8:	strtmi	r9, [r0], -r7
    2bdc:			; <UNDEFINED> instruction: 0xf00b447d
    2be0:			; <UNDEFINED> instruction: 0xf8dffee9
    2be4:	ldrbtmi	r0, [r8], #-2284	; 0xfffff714
    2be8:	blx	bec1a <__assert_fail@plt+0xbc086>
    2bec:	tstcs	r1, r0, lsr #12
    2bf0:	stmiami	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    2bf4:			; <UNDEFINED> instruction: 0xf934f00b
    2bf8:			; <UNDEFINED> instruction: 0x46394632
    2bfc:			; <UNDEFINED> instruction: 0xf00b2000
    2c00:	smuadls	sl, r3, sp
    2c04:	ldmvc	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    2c08:	strbcc	r4, [r0], #-1148	; 0xfffffb84
    2c0c:	ldrbtmi	r9, [pc], #-1547	; 2c14 <__assert_fail@plt+0x80>
    2c10:	movwcs	r2, #5632	; 0x1600
    2c14:	andcs	r9, r0, #12, 6	; 0x30000000
    2c18:	ldrmi	r4, [r1], -fp, asr #12
    2c1c:	strls	r4, [r0], #-1552	; 0xfffff9f0
    2c20:	cdp2	0, 15, cr15, cr0, cr9, {0}
    2c24:	subsle	r2, r0, r0, lsl #16
    2c28:	vpmax.s8	d25, d0, d14
    2c2c:	addmi	r2, sl, #1073741824	; 0x40000000
    2c30:	adcshi	pc, r9, r0, lsl #6
    2c34:	svcvc	0x00faf5b2
    2c38:			; <UNDEFINED> instruction: 0xf46fdb31
    2c3c:	ldmdane	r1, {r1, r3, r4, r5, r6, r7, r8, ip, sp, lr}^
    2c40:	vmla.i8	d2, d0, d12
    2c44:	ldm	pc, {r3, r5, sl, pc}^	; <UNPREDICTABLE>
    2c48:	strtcs	pc, [r4], #-1
    2c4c:	strtcs	r2, [r4], #-1060	; 0xfffffbdc
    2c50:	andsne	r1, r8, #36, 28	; 0x240
    2c54:	eoreq	r0, r6, sl, lsl #14
    2c58:	eorsvs	r2, fp, r1, lsl #6
    2c5c:			; <UNDEFINED> instruction: 0xf8dfe7db
    2c60:	ldmdbls	r0, {r2, r3, r4, r5, r6, fp, ip, sp}
    2c64:	eorcc	r5, r4, r8, ror #17
    2c68:			; <UNDEFINED> instruction: 0xf8eaf008
    2c6c:			; <UNDEFINED> instruction: 0xf8dfe7d3
    2c70:	bls	410e28 <__assert_fail@plt+0x40e294>
    2c74:	andsvs	r5, sl, #15400960	; 0xeb0000
    2c78:			; <UNDEFINED> instruction: 0xf8dfe7cd
    2c7c:	andcs	r3, r1, #96, 16	; 0x600000
    2c80:	sbcsvs	r5, sl, fp, ror #17
    2c84:			; <UNDEFINED> instruction: 0xf8dfe7c7
    2c88:	bls	410de0 <__assert_fail@plt+0x40e24c>
    2c8c:	orrsvs	r5, sl, fp, ror #17
    2c90:	ldrmi	lr, [r6], -r1, asr #15
    2c94:	movwcs	lr, #6079	; 0x17bf
    2c98:	andcc	pc, r4, r8, asr #17
    2c9c:	bcs	1c7cb90 <__assert_fail@plt+0x1c79ffc>
    2ca0:	stcle	0, cr13, [r8, #-492]	; 0xfffffe14
    2ca4:	cmnle	lr, r6, ror sl
    2ca8:	ldmdacc	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    2cac:	ldmdavs	r3, {r1, r3, r5, r6, r7, fp, ip, lr}
    2cb0:	andsvs	r3, r3, r1, lsl #6
    2cb4:	bcs	10fcb78 <__assert_fail@plt+0x10f9fe4>
    2cb8:	bcs	1bf6ea0 <__assert_fail@plt+0x1bf430c>
    2cbc:			; <UNDEFINED> instruction: 0xf8dfd173
    2cc0:	bls	410d38 <__assert_fail@plt+0x40e1a4>
    2cc4:	cmpvs	sl, fp, ror #17
    2cc8:			; <UNDEFINED> instruction: 0xf00be7a5
    2ccc:			; <UNDEFINED> instruction: 0x4604f89d
    2cd0:			; <UNDEFINED> instruction: 0xf0402800
    2cd4:			; <UNDEFINED> instruction: 0xf8df8389
    2cd8:	blls	30ccf0 <__assert_fail@plt+0x30a15c>
    2cdc:	andhi	pc, r2, r5, asr r8	; <UNPREDICTABLE>
    2ce0:	orrvc	pc, r0, #50331648	; 0x3000000
    2ce4:	ldrdcs	pc, [r8], -r8
    2ce8:	rsble	r4, r5, r3, lsl r3
    2cec:			; <UNDEFINED> instruction: 0x3018f8d8
    2cf0:			; <UNDEFINED> instruction: 0xf0002b00
    2cf4:			; <UNDEFINED> instruction: 0xf8d882b6
    2cf8:	blcs	ed70 <__assert_fail@plt+0xc1dc>
    2cfc:			; <UNDEFINED> instruction: 0xf8d8d074
    2d00:	biclt	r4, r4, r4, lsr #32
    2d04:			; <UNDEFINED> instruction: 0x77d8f8df
    2d08:	and	r4, r1, pc, ror r4
    2d0c:	orrslt	r6, r4, r4, lsr #16
    2d10:	streq	pc, [r8, #-260]	; 0xfffffefc
    2d14:	ldrmi	r2, [r0], -r0, lsl #4
    2d18:			; <UNDEFINED> instruction: 0xf0064629
    2d1c:	stmdacs	r0, {r0, r1, r3, r4, r5, r8, r9, fp, ip, sp, lr, pc}
    2d20:			; <UNDEFINED> instruction: 0xf7ffd0f4
    2d24:			; <UNDEFINED> instruction: 0x4629ee7a
    2d28:	ldrtmi	r4, [r8], -r2, lsl #12
    2d2c:			; <UNDEFINED> instruction: 0xf9b2f00b
    2d30:	stccs	8, cr6, [r0], {36}	; 0x24
    2d34:	andcs	sp, r0, ip, ror #3
    2d38:			; <UNDEFINED> instruction: 0xf866f00b
    2d3c:			; <UNDEFINED> instruction: 0xf0402800
    2d40:			; <UNDEFINED> instruction: 0xf10d8353
    2d44:			; <UNDEFINED> instruction: 0xf8d80b60
    2d48:	andcs	r1, r3, ip, lsl r0
    2d4c:			; <UNDEFINED> instruction: 0xf7ff465a
    2d50:	stmdacs	r0, {r3, r6, r7, r9, sl, fp, sp, lr, pc}
    2d54:	teqhi	r9, #64	; 0x40	; <UNPREDICTABLE>
    2d58:			; <UNDEFINED> instruction: 0xf4039b1c
    2d5c:			; <UNDEFINED> instruction: 0xf5b34370
    2d60:			; <UNDEFINED> instruction: 0xf0404f80
    2d64:	ldcls	3, cr8, [lr], {92}	; 0x5c
    2d68:	bl	a40d6c <__assert_fail@plt+0xa3e1d8>
    2d6c:			; <UNDEFINED> instruction: 0xf0404284
    2d70:	ldcls	3, cr8, [ip], {77}	; 0x4d
    2d74:	streq	pc, [r6], #-20	; 0xffffffec
    2d78:	teqhi	r9, #64	; 0x40	; <UNPREDICTABLE>
    2d7c:	mvnsvc	pc, #1862270976	; 0x6f000000
    2d80:	cfmvdlrcs	mvd6, r4
    2d84:	orrhi	pc, r2, #0, 4
    2d88:			; <UNDEFINED> instruction: 0xf016e8df
    2d8c:	cmpeq	sp, r7, ror r0
    2d90:	teqeq	sp, r6, lsr #1
    2d94:	cmpeq	r5, fp, asr #2
    2d98:			; <UNDEFINED> instruction: 0xf8df0034
    2d9c:	andcs	r3, r1, #64, 14	; 0x1000000
    2da0:	addsvs	r5, sl, fp, ror #17
    2da4:	movwcs	lr, #10039	; 0x2737
    2da8:	ldr	r9, [r4, -sp, lsl #6]!
    2dac:			; <UNDEFINED> instruction: 0x372cf8df
    2db0:	stmiapl	fp!, {r4, r9, fp, ip, pc}^
    2db4:			; <UNDEFINED> instruction: 0xe72e61da
    2db8:	bcs	295dc <__assert_fail@plt+0x26a48>
    2dbc:			; <UNDEFINED> instruction: 0xf8dfdd96
    2dc0:	ldrbtmi	r5, [sp], #-1828	; 0xfffff8dc
    2dc4:	strcc	lr, [r1], #-2
    2dc8:	sfmle	f4, 4, [pc, #648]	; 3058 <__assert_fail@plt+0x4c4>
    2dcc:			; <UNDEFINED> instruction: 0xf8539b06
    2dd0:	stmdavc	fp, {r2, r5, ip}
    2dd4:	mvnsle	r2, sp, lsr #22
    2dd8:	blcs	b60f0c <__assert_fail@plt+0xb5e378>
    2ddc:			; <UNDEFINED> instruction: 0x4628d1f3
    2de0:			; <UNDEFINED> instruction: 0xf926f00b
    2de4:	strb	r9, [lr, r7, lsl #20]!
    2de8:	usatcc	pc, #28, pc, asr #17	; <UNPREDICTABLE>
    2dec:			; <UNDEFINED> instruction: 0xf8c8447b
    2df0:	usada8	r4, ip, r0, r3
    2df4:	blcs	29a18 <__assert_fail@plt+0x26e84>
    2df8:	movthi	pc, #16384	; 0x4000	; <UNPREDICTABLE>
    2dfc:	usatcs	pc, #12, pc, asr #17	; <UNPREDICTABLE>
    2e00:			; <UNDEFINED> instruction: 0xf8dfad09
    2e04:			; <UNDEFINED> instruction: 0xf8df66ec
    2e08:	ldrbtmi	r9, [sl], #-1772	; 0xfffff914
    2e0c:	ldrbtmi	r9, [lr], #-2822	; 0xfffff4fa
    2e10:	mcr	4, 0, r4, cr8, cr9, {7}
    2e14:	ands	r2, r4, r0, lsl sl
    2e18:	ldrdcc	pc, [r0], -r8
    2e1c:			; <UNDEFINED> instruction: 0xf0402b00
    2e20:	ldmdals	r8, {r1, r3, r4, r5, r9, pc}
    2e24:	svclt	0x00082c00
    2e28:			; <UNDEFINED> instruction: 0xf7ff463c
    2e2c:	stmdals	r9, {r2, r5, r8, r9, fp, sp, lr, pc}
    2e30:	bl	840e34 <__assert_fail@plt+0x83e2a0>
    2e34:	andcc	lr, r6, #3620864	; 0x374000
    2e38:	movwcc	r3, #18945	; 0x4a01
    2e3c:	movwls	r9, #25095	; 0x6207
    2e40:	ldmdavs	r8, {r1, r4, r6, r8, r9, ip, sp, pc}
    2e44:	strtmi	r2, [fp], -r0, lsl #2
    2e48:	tstls	r9, sl, asr r6
    2e4c:			; <UNDEFINED> instruction: 0xf0039118
    2e50:	strmi	pc, [r7], -r5, lsr #16
    2e54:	mvnle	r2, r0, lsl #16
    2e58:	tstcs	r4, r8, lsl r8
    2e5c:	ldcl	7, cr15, [ip, #-1020]	; 0xfffffc04
    2e60:			; <UNDEFINED> instruction: 0xf0402800
    2e64:	ldmdavs	r3!, {r1, r3, r5, r9, pc}^
    2e68:	sbcsle	r2, r5, r0, lsl #22
    2e6c:	beq	43e6d4 <__assert_fail@plt+0x43bb40>
    2e70:	stmdbls	r9, {r3, r4, r9, fp, ip, pc}
    2e74:	bl	ffac0e78 <__assert_fail@plt+0xffabe2e4>
    2e78:	bls	1fcdb8 <__assert_fail@plt+0x1fa224>
    2e7c:			; <UNDEFINED> instruction: 0xf0402a00
    2e80:			; <UNDEFINED> instruction: 0x461082fd
    2e84:			; <UNDEFINED> instruction: 0xf7ff9202
    2e88:			; <UNDEFINED> instruction: 0xf8dfec60
    2e8c:	bls	88844 <__assert_fail@plt+0x85cb0>
    2e90:			; <UNDEFINED> instruction: 0xf0044479
    2e94:			; <UNDEFINED> instruction: 0x4604f833
    2e98:	strtmi	fp, [r0], -r4, asr #2
    2e9c:	ldc	7, cr15, [ip, #1020]!	; 0x3fc
    2ea0:			; <UNDEFINED> instruction: 0xf8df4601
    2ea4:	ldrbtmi	r0, [r8], #-1624	; 0xfffff9a8
    2ea8:			; <UNDEFINED> instruction: 0xf8f4f00b
    2eac:			; <UNDEFINED> instruction: 0xf00a2000
    2eb0:			; <UNDEFINED> instruction: 0xf8dfffab
    2eb4:			; <UNDEFINED> instruction: 0xf8df264c
    2eb8:	ldrbtmi	r3, [sl], #-1544	; 0xfffff9f8
    2ebc:	stmdacc	r0, {r0, r1, r4, r6, r7, fp, ip, lr}
    2ec0:	andcs	fp, r1, r8, lsl pc
    2ec4:	blls	cdcf34 <__assert_fail@plt+0xcda3a0>
    2ec8:			; <UNDEFINED> instruction: 0xf040405a
    2ecc:	ldrhtlt	r8, [r5], -r3
    2ed0:	blhi	13e1cc <__assert_fail@plt+0x13b638>
    2ed4:	svchi	0x00f0e8bd
    2ed8:			; <UNDEFINED> instruction: 0xf000a809
    2edc:	strmi	pc, [r4], -pc, ror #27
    2ee0:			; <UNDEFINED> instruction: 0xf0402800
    2ee4:			; <UNDEFINED> instruction: 0xf8df8245
    2ee8:			; <UNDEFINED> instruction: 0xf8df361c
    2eec:	ldrbtmi	sl, [fp], #-1564	; 0xfffff9e4
    2ef0:	tstcc	r4, #201326592	; 0xc000000
    2ef4:			; <UNDEFINED> instruction: 0xf8df9302
    2ef8:	ldrbtmi	r3, [sl], #1556	; 0x614
    2efc:	ldrdls	pc, [r4], -sp	; <UNPREDICTABLE>
    2f00:	mcr	4, 0, r4, cr8, cr11, {3}
    2f04:			; <UNDEFINED> instruction: 0xf8df3a10
    2f08:	ldrbtmi	r3, [fp], #-1544	; 0xfffff9f8
    2f0c:	bcc	fe43e734 <__assert_fail@plt+0xfe43bba0>
    2f10:	svceq	0x0000f1b9
    2f14:	mvnshi	pc, r0
    2f18:	streq	pc, [r8, -r9, lsl #2]
    2f1c:	ldrtmi	r2, [r8], -pc, lsr #2
    2f20:	stcl	7, cr15, [r6, #-1020]	; 0xfffffc04
    2f24:			; <UNDEFINED> instruction: 0xf0002800
    2f28:			; <UNDEFINED> instruction: 0xf8da8292
    2f2c:	marne	acc0, r3, r5
    2f30:			; <UNDEFINED> instruction: 0xf0002b00
    2f34:			; <UNDEFINED> instruction: 0xf8df816e
    2f38:			; <UNDEFINED> instruction: 0x463a05dc
    2f3c:	ldrbtmi	r4, [r8], #-1577	; 0xfffff9d7
    2f40:	bl	fe140f44 <__assert_fail@plt+0xfe13e3b0>
    2f44:	ldrbcc	pc, [r0, #2271]	; 0x8df	; <UNPREDICTABLE>
    2f48:	movwls	r4, #17531	; 0x447b
    2f4c:	vldrne	d9, [lr, #-12]
    2f50:	strbcc	pc, [r8, #2271]	; 0x8df	; <UNPREDICTABLE>
    2f54:	movwls	r4, #21627	; 0x547b
    2f58:			; <UNDEFINED> instruction: 0x46ca4653
    2f5c:			; <UNDEFINED> instruction: 0x46204699
    2f60:	b	fe240f64 <__assert_fail@plt+0xfe23e3d0>
    2f64:	stchi	8, cr15, [r4], {86}	; 0x56
    2f68:	ldrtmi	r2, [r8], -r0, lsl #4
    2f6c:			; <UNDEFINED> instruction: 0xf0074641
    2f70:			; <UNDEFINED> instruction: 0x4604fa35
    2f74:			; <UNDEFINED> instruction: 0xf0002800
    2f78:			; <UNDEFINED> instruction: 0x210281b6
    2f7c:	stcl	7, cr15, [ip], {255}	; 0xff
    2f80:			; <UNDEFINED> instruction: 0xf0402800
    2f84:	blls	a3430 <__assert_fail@plt+0xa089c>
    2f88:	addsmi	r3, lr, #8, 12	; 0x800000
    2f8c:	strbmi	sp, [fp], -r7, ror #3
    2f90:	ldrbmi	r4, [r1], r0, lsr #12
    2f94:			; <UNDEFINED> instruction: 0xf7ff469a
    2f98:			; <UNDEFINED> instruction: 0xf8dfea6e
    2f9c:	andcs	r1, r0, #132, 10	; 0x21000000
    2fa0:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
    2fa4:	blx	6befc8 <__assert_fail@plt+0x6bc434>
    2fa8:	stmdacs	r0, {r2, r9, sl, lr}
    2fac:	orrshi	pc, fp, r0
    2fb0:			; <UNDEFINED> instruction: 0xf7ff2100
    2fb4:	stmdacs	r0, {r1, r4, r5, r7, sl, fp, sp, lr, pc}
    2fb8:	cmphi	r0, r0, asr #32	; <UNPREDICTABLE>
    2fbc:			; <UNDEFINED> instruction: 0xf7ff4620
    2fc0:			; <UNDEFINED> instruction: 0xf8dfea5a
    2fc4:	ldrtmi	r1, [r8], -r0, ror #10
    2fc8:	ldrbtmi	r2, [r9], #-512	; 0xfffffe00
    2fcc:	blx	1beff0 <__assert_fail@plt+0x1bc45c>
    2fd0:	stmdacs	r0, {r2, r9, sl, lr}
    2fd4:	orrhi	pc, r7, r0
    2fd8:	strbne	pc, [ip, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
    2fdc:			; <UNDEFINED> instruction: 0xf7ff4479
    2fe0:			; <UNDEFINED> instruction: 0x4606ec76
    2fe4:			; <UNDEFINED> instruction: 0xf0002800
    2fe8:	strmi	r8, [r1], -r2, asr #2
    2fec:	ldrbmi	r2, [r8], -r0, lsl #4
    2ff0:	cdp2	0, 4, cr15, cr6, cr2, {0}
    2ff4:			; <UNDEFINED> instruction: 0xf7ff4630
    2ff8:			; <UNDEFINED> instruction: 0x4658eb1e
    2ffc:			; <UNDEFINED> instruction: 0xff40f002
    3000:	ldrdls	pc, [r0], -r9
    3004:	stmdbls	r7, {r2, r7, r8, r9, sl, sp, lr, pc}
    3008:			; <UNDEFINED> instruction: 0xf0002900
    300c:	stmdbcs	r2, {r2, r4, r7, r8, pc}
    3010:	eorshi	pc, r0, #64	; 0x40
    3014:	ldmib	r3, {r1, r2, r8, r9, fp, ip, pc}^
    3018:			; <UNDEFINED> instruction: 0xf0030100
    301c:			; <UNDEFINED> instruction: 0x4604f89f
    3020:	blls	1fcd10 <__assert_fail@plt+0x1fa17c>
    3024:			; <UNDEFINED> instruction: 0xf0402b01
    3028:	blls	1a38b4 <__assert_fail@plt+0x1a0d20>
    302c:			; <UNDEFINED> instruction: 0xf0036818
    3030:			; <UNDEFINED> instruction: 0x4604fb15
    3034:	blls	1fccfc <__assert_fail@plt+0x1fa168>
    3038:	rscsle	r2, r6, r1, lsl #22
    303c:	strbteq	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
    3040:			; <UNDEFINED> instruction: 0xf0004478
    3044:	blls	2027f8 <__assert_fail@plt+0x1ffc64>
    3048:			; <UNDEFINED> instruction: 0xf0402b00
    304c:	stmdage	r9, {r0, r1, r3, r9, pc}
    3050:	ldc2	0, cr15, [r4, #-0]
    3054:	stmdacs	r0, {r2, r9, sl, lr}
    3058:	msrhi	SPSR_sc, r0, asr #32
    305c:	blcs	29c88 <__assert_fail@plt+0x270f4>
    3060:			; <UNDEFINED> instruction: 0xf8dfd06a
    3064:	ldrmi	r2, [sl], ip, asr #9
    3068:	mcr	4, 0, r4, cr8, cr10, {3}
    306c:			; <UNDEFINED> instruction: 0xf8df2a10
    3070:	ldrbtmi	r2, [sl], #-1220	; 0xfffffb3c
    3074:	bcs	fe43e8a0 <__assert_fail@plt+0xfe43bd0c>
    3078:	ldrtcs	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
    307c:	mcr	4, 0, r4, cr9, cr10, {3}
    3080:			; <UNDEFINED> instruction: 0xf8df2a10
    3084:	ldrbtmi	r2, [sl], #-1208	; 0xfffffb48
    3088:	bcs	fe43e8b0 <__assert_fail@plt+0xfe43bd1c>
    308c:	streq	pc, [r8, #-266]	; 0xfffffef6
    3090:	strtmi	r2, [r8], -pc, lsr #2
    3094:	stc	7, cr15, [ip], {255}	; 0xff
    3098:	stmdacs	r0, {r2, r9, sl, lr}
    309c:	bichi	pc, ip, r0
    30a0:	cdp2	0, 12, cr15, cr12, cr12, {0}
    30a4:	bne	43e90c <__assert_fail@plt+0x43bd78>
    30a8:	strmi	r2, [r1], r0, lsl #4
    30ac:			; <UNDEFINED> instruction: 0xf0074628
    30b0:			; <UNDEFINED> instruction: 0x4606f995
    30b4:			; <UNDEFINED> instruction: 0xf0002800
    30b8:			; <UNDEFINED> instruction: 0xf7ff80b2
    30bc:	strmi	lr, [r7], -lr, asr #21
    30c0:			; <UNDEFINED> instruction: 0xf0002800
    30c4:	stclne	0, cr8, [r3], #-948	; 0xfffffc4c
    30c8:			; <UNDEFINED> instruction: 0xf8df9302
    30cc:	strcs	r3, [r0, #-1140]	; 0xfffffb8c
    30d0:	movwls	r4, #13435	; 0x347b
    30d4:			; <UNDEFINED> instruction: 0xf7ff4638
    30d8:			; <UNDEFINED> instruction: 0xb1f8ec94
    30dc:	blcs	ba23f0 <__assert_fail@plt+0xb9f85c>
    30e0:			; <UNDEFINED> instruction: 0xf100d0f8
    30e4:			; <UNDEFINED> instruction: 0x46280413
    30e8:	stmib	r4, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    30ec:	strtmi	r2, [r1], -r0, lsl #4
    30f0:			; <UNDEFINED> instruction: 0xf0074630
    30f4:			; <UNDEFINED> instruction: 0x4605f973
    30f8:	subsle	r2, pc, r0, lsl #16
    30fc:			; <UNDEFINED> instruction: 0xf7ff4620
    3100:	stmdacs	r0!, {r3, r6, r8, r9, fp, sp, lr, pc}
    3104:			; <UNDEFINED> instruction: 0xf8dfd01c
    3108:			; <UNDEFINED> instruction: 0x4629043c
    310c:			; <UNDEFINED> instruction: 0xf00a4478
    3110:	ldrtmi	pc, [r8], -pc, lsl #31	; <UNPREDICTABLE>
    3114:	ldcl	7, cr15, [r4], #-1020	; 0xfffffc04
    3118:	bicsle	r2, pc, r0, lsl #16
    311c:			; <UNDEFINED> instruction: 0xf7ff4638
    3120:	ldrtmi	lr, [r0], -r8, lsr #26
    3124:	stmib	r6!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3128:			; <UNDEFINED> instruction: 0xf7ff4628
    312c:			; <UNDEFINED> instruction: 0xf8dae9a4
    3130:			; <UNDEFINED> instruction: 0xf1baa000
    3134:			; <UNDEFINED> instruction: 0xd1a90f00
    3138:			; <UNDEFINED> instruction: 0xf0079809
    313c:			; <UNDEFINED> instruction: 0xe6b5fdf9
    3140:			; <UNDEFINED> instruction: 0x4629465a
    3144:			; <UNDEFINED> instruction: 0xf7ff2003
    3148:	bllt	83e480 <__assert_fail@plt+0x83b8ec>
    314c:			; <UNDEFINED> instruction: 0xf4039b1c
    3150:			; <UNDEFINED> instruction: 0xf5b34370
    3154:	subsle	r4, r7, r0, lsl #31
    3158:			; <UNDEFINED> instruction: 0xf5039b2c
    315c:	orrcc	r3, r0, #-201326591	; 0xf4000001
    3160:	cfldr32le	mvfx4, [r7, #612]!	; 0x264
    3164:	ldrdcc	pc, [r0], -r8
    3168:	strtmi	fp, [r8], -fp, lsl #22
    316c:	ldcl	7, cr15, [r4], #-1020	; 0xfffffc04
    3170:	adcle	r2, pc, r0, lsl #16
    3174:	bl	b41178 <__assert_fail@plt+0xb3e5e4>
    3178:	addlt	fp, r0, #32, 2
    317c:	cmpeq	r1, #72, 4	; 0x80000004	; <UNPREDICTABLE>
    3180:	umlalle	r4, r7, r8, r2
    3184:	mcrr	7, 15, pc, r8, cr15	; <UNPREDICTABLE>
    3188:	strmi	r4, [r2], -r9, lsr #12
    318c:	beq	43e9f8 <__assert_fail@plt+0x43be64>
    3190:			; <UNDEFINED> instruction: 0xff80f00a
    3194:			; <UNDEFINED> instruction: 0xf7ffe79e
    3198:	addlt	lr, r0, #28, 22	; 0x7000
    319c:	ldc	7, cr15, [ip], #-1020	; 0xfffffc04
    31a0:	strmi	r4, [r2], -r9, lsr #12
    31a4:	ldrbtmi	r4, [r8], #-2280	; 0xfffff718
    31a8:			; <UNDEFINED> instruction: 0xff74f00a
    31ac:	mrc	7, 0, lr, cr8, cr2, {4}
    31b0:			; <UNDEFINED> instruction: 0x46220a90
    31b4:			; <UNDEFINED> instruction: 0xf00a9902
    31b8:			; <UNDEFINED> instruction: 0xe7d6ff3b
    31bc:	bl	2411c0 <__assert_fail@plt+0x23e62c>
    31c0:			; <UNDEFINED> instruction: 0xf7ffb280
    31c4:	stmibmi	r1!, {r1, r3, r5, sl, fp, sp, lr, pc}^
    31c8:			; <UNDEFINED> instruction: 0x31a84479
    31cc:	stmiami	r0!, {r1, r9, sl, lr}^
    31d0:			; <UNDEFINED> instruction: 0xf00a4478
    31d4:	sbfx	pc, pc, #30, #2
    31d8:	b	ffec11dc <__assert_fail@plt+0xffebe648>
    31dc:			; <UNDEFINED> instruction: 0xf43f2800
    31e0:	addlt	sl, r0, #3360	; 0xd20
    31e4:	cmpeq	r1, #72, 4	; 0x80000004	; <UNPREDICTABLE>
    31e8:			; <UNDEFINED> instruction: 0xf0004298
    31ec:	stmdacs	r0, {r0, r3, r5, r7, pc}
    31f0:	mcrge	4, 6, pc, cr9, cr15, {1}	; <UNPREDICTABLE>
    31f4:	ldc	7, cr15, [r0], {255}	; 0xff
    31f8:	strtmi	r4, [r9], -r2, asr #12
    31fc:	cfmsub32	mvax0, mvfx4, mvfx8, mvfx3
    3200:			; <UNDEFINED> instruction: 0xf00a0a90
    3204:	ldrt	pc, [lr], r7, asr #30	; <UNPREDICTABLE>
    3208:	strtmi	r9, [r9], -r3, lsl #16
    320c:			; <UNDEFINED> instruction: 0xff10f00a
    3210:	cdp	7, 1, cr14, cr8, cr0, {3}
    3214:			; <UNDEFINED> instruction: 0x46290a10
    3218:	b	64121c <__assert_fail@plt+0x63e688>
    321c:			; <UNDEFINED> instruction: 0xf7ffe692
    3220:			; <UNDEFINED> instruction: 0x4635ead8
    3224:			; <UNDEFINED> instruction: 0xf7ffb280
    3228:	stmibmi	sl, {r3, r4, r5, r6, r7, r8, r9, fp, sp, lr, pc}^
    322c:			; <UNDEFINED> instruction: 0x31a84479
    3230:	stmiami	r9, {r1, r9, sl, lr}^
    3234:			; <UNDEFINED> instruction: 0xf00a4478
    3238:	ldrb	pc, [r2, -sp, lsr #30]!	; <UNPREDICTABLE>
    323c:	b	ff241240 <__assert_fail@plt+0xff23e6ac>
    3240:	addlt	fp, r0, #40, 2
    3244:	cmpeq	r1, #72, 4	; 0x80000004	; <UNPREDICTABLE>
    3248:			; <UNDEFINED> instruction: 0xf0004298
    324c:			; <UNDEFINED> instruction: 0xf7ff8099
    3250:	strtmi	lr, [r2], -r4, ror #23
    3254:	strmi	r4, [r3], -r9, lsr #12
    3258:	ldrbtmi	r4, [r8], #-2240	; 0xfffff740
    325c:			; <UNDEFINED> instruction: 0xff1af00a
    3260:	andcs	lr, r8, ip, lsr #13
    3264:	blx	dbf29c <__assert_fail@plt+0xdbc708>
    3268:	andseq	pc, r8, r8, asr #17
    326c:			; <UNDEFINED> instruction: 0xf7ffe543
    3270:			; <UNDEFINED> instruction: 0x4606eab0
    3274:	addlt	fp, r6, #40, 2
    3278:	cmpeq	r1, #72, 4	; 0x80000004	; <UNPREDICTABLE>
    327c:			; <UNDEFINED> instruction: 0xf000429e
    3280:			; <UNDEFINED> instruction: 0x46308091
    3284:	bl	ff241288 <__assert_fail@plt+0xff23e6f4>
    3288:	strmi	r4, [r2], -r9, lsr #12
    328c:	ldrbtmi	r4, [r8], #-2228	; 0xfffff74c
    3290:			; <UNDEFINED> instruction: 0xff00f00a
    3294:	stmdbls	r9, {r2, r4, r5, r7, r9, sl, sp, lr, pc}
    3298:			; <UNDEFINED> instruction: 0xf00a4648
    329c:	strb	pc, [r0, #3785]	; 0xec9	; <UNPREDICTABLE>
    32a0:	b	fe5c12a4 <__assert_fail@plt+0xfe5be710>
    32a4:	addlt	r4, r0, #63963136	; 0x3d00000
    32a8:	bl	fedc12ac <__assert_fail@plt+0xfedbe718>
    32ac:			; <UNDEFINED> instruction: 0x46024631
    32b0:	beq	fe43eb1c <__assert_fail@plt+0xfe43bf88>
    32b4:	cdp2	0, 14, cr15, cr14, cr10, {0}
    32b8:			; <UNDEFINED> instruction: 0xf7ffe733
    32bc:	strmi	lr, [r2], sl, lsl #21
    32c0:	bmi	fea2fec8 <__assert_fail@plt+0xfea2d334>
    32c4:	blx	fe041b48 <__assert_fail@plt+0xfe03efb4>
    32c8:	ldmdavs	r2, {r1, r3, r4, r5, r6, sl, lr}^
    32cc:	cmple	r8, r0, lsl #20
    32d0:	subseq	pc, r1, #72, 4	; 0x80000004
    32d4:			; <UNDEFINED> instruction: 0xd1194592
    32d8:	ldrdcc	pc, [r8], -r8
    32dc:	subsle	r2, fp, r0, lsl #22
    32e0:	ldc2	0, cr15, [ip, #40]	; 0x28
    32e4:			; <UNDEFINED> instruction: 0xf7ffe59d
    32e8:	hvclt	3748	; 0xea4
    32ec:	andcs	fp, r0, r4, lsl #5
    32f0:	stmia	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    32f4:			; <UNDEFINED> instruction: 0xf0079809
    32f8:	strb	pc, [sp, #3355]	; 0xd1b	; <UNPREDICTABLE>
    32fc:			; <UNDEFINED> instruction: 0xf7ff4620
    3300:			; <UNDEFINED> instruction: 0xe719e8ba
    3304:	ldrbtmi	r4, [sl], #-2712	; 0xfffff568
    3308:	bllt	149d458 <__assert_fail@plt+0x149a8c4>
    330c:			; <UNDEFINED> instruction: 0x46509918
    3310:	tstls	r2, r7, asr r6
    3314:	bl	fe041318 <__assert_fail@plt+0xfe03e784>
    3318:	strmi	r9, [r2], -r2, lsl #18
    331c:	ldrbtmi	r4, [r8], #-2195	; 0xfffff76d
    3320:	cdp2	0, 11, cr15, cr8, cr10, {0}
    3324:			; <UNDEFINED> instruction: 0xf7ffe57d
    3328:			; <UNDEFINED> instruction: 0x4601eb78
    332c:	ldrbtmi	r4, [r8], #-2192	; 0xfffff770
    3330:	cdp2	0, 11, cr15, cr0, cr10, {0}
    3334:			; <UNDEFINED> instruction: 0x4608e5b1
    3338:			; <UNDEFINED> instruction: 0xff10f002
    333c:	str	r4, [fp, #1540]!	; 0x604
    3340:			; <UNDEFINED> instruction: 0x46206831
    3344:	mrrc2	0, 0, pc, r8, cr11	; <UNPREDICTABLE>
    3348:			; <UNDEFINED> instruction: 0xf7ffb300
    334c:	addlt	lr, r0, #270336	; 0x42000
    3350:	bl	18c1354 <__assert_fail@plt+0x18be7c0>
    3354:	strtmi	r4, [r9], -r2, asr #12
    3358:	stmdals	r5, {r0, r1, r9, sl, lr}
    335c:	cdp2	0, 9, cr15, cr10, cr10, {0}
    3360:	stmmi	r4, {r0, r4, r9, sl, sp, lr, pc}
    3364:	stmdbls	r9, {r3, r4, r9, fp, ip, pc}
    3368:			; <UNDEFINED> instruction: 0xf7ff4478
    336c:			; <UNDEFINED> instruction: 0xe7afe970
    3370:	bl	14c1374 <__assert_fail@plt+0x14be7e0>
    3374:	stmmi	r0, {r0, r9, sl, lr}
    3378:			; <UNDEFINED> instruction: 0xf00a4478
    337c:	str	pc, [fp, #3723]	; 0xe8b
    3380:			; <UNDEFINED> instruction: 0x4629487e
    3384:			; <UNDEFINED> instruction: 0xf00a4478
    3388:	ldr	pc, [r7], -r5, lsl #29
    338c:	strbmi	r9, [r2], -r4, lsl #16
    3390:			; <UNDEFINED> instruction: 0xf00a4629
    3394:	ldrb	pc, [r6, #3661]!	; 0xe4d	; <UNPREDICTABLE>
    3398:	stmdbls	r9, {r0, r3, r4, r5, r6, fp, lr}
    339c:			; <UNDEFINED> instruction: 0xf00a4478
    33a0:	ldr	pc, [sp, r7, asr #28]
    33a4:			; <UNDEFINED> instruction: 0x46204977
    33a8:			; <UNDEFINED> instruction: 0xf7ff4479
    33ac:			; <UNDEFINED> instruction: 0xb110ea90
    33b0:	stmdb	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    33b4:	ldrtmi	lr, [r0], -r4, lsr #12
    33b8:	bl	bc13bc <__assert_fail@plt+0xbbe828>
    33bc:	strmi	r4, [r2], -r9, lsr #12
    33c0:	ldrbtmi	r4, [r8], #-2161	; 0xfffff78f
    33c4:	cdp2	0, 6, cr15, cr6, cr10, {0}
    33c8:			; <UNDEFINED> instruction: 0xf7ffe61a
    33cc:	tstlt	r0, r2, lsl #20
    33d0:			; <UNDEFINED> instruction: 0xf8d8b280
    33d4:	tstls	r2, ip, lsl r0
    33d8:	bl	7c13dc <__assert_fail@plt+0x7be848>
    33dc:	strmi	r9, [r2], -r2, lsl #18
    33e0:	ldrbtmi	r4, [r8], #-2154	; 0xfffff796
    33e4:	cdp2	0, 5, cr15, cr6, cr10, {0}
    33e8:			; <UNDEFINED> instruction: 0xf7ff2002
    33ec:	stmdami	r8!, {r6, r7, r8, fp, sp, lr, pc}^
    33f0:			; <UNDEFINED> instruction: 0x101cf8d8
    33f4:			; <UNDEFINED> instruction: 0xf00a4478
    33f8:	stmdami	r6!, {r0, r2, r3, r6, r9, sl, fp, ip, sp, lr, pc}^
    33fc:			; <UNDEFINED> instruction: 0x101cf8d8
    3400:			; <UNDEFINED> instruction: 0xf00a4478
    3404:	andcs	pc, r2, r5, lsl lr	; <UNPREDICTABLE>
    3408:	ldmib	r0!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    340c:			; <UNDEFINED> instruction: 0xf8d84862
    3410:	ldrbtmi	r1, [r8], #-28	; 0xffffffe4
    3414:	cdp2	0, 3, cr15, cr14, cr10, {0}
    3418:			; <UNDEFINED> instruction: 0xf7ff2002
    341c:	bmi	17fdac4 <__assert_fail@plt+0x17faf30>
    3420:			; <UNDEFINED> instruction: 0xf8d8485f
    3424:	ldrbtmi	r1, [sl], #-28	; 0xffffffe4
    3428:			; <UNDEFINED> instruction: 0xf00a4478
    342c:	andcs	pc, r2, r3, lsr lr	; <UNPREDICTABLE>
    3430:	ldmib	ip, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3434:	stmda	r4, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3438:	vpadd.i8	q10, q0, q5
    343c:	ldmdbmi	sl, {r0, r1, r3, r5, r6, r7, r9, sp, lr}^
    3440:	ldrbtmi	r4, [fp], #-2138	; 0xfffff7a6
    3444:	orrcc	r4, r8, #2030043136	; 0x79000000
    3448:			; <UNDEFINED> instruction: 0xf00a4478
    344c:	blmi	1643318 <__assert_fail@plt+0x1640784>
    3450:	andsvc	pc, r3, #64, 4
    3454:	ldmdami	r8, {r0, r1, r2, r4, r6, r8, fp, lr}^
    3458:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    345c:	ldrbtmi	r3, [r8], #-956	; 0xfffffc44
    3460:			; <UNDEFINED> instruction: 0xffa6f00a
    3464:	ldrbtmi	r4, [r8], #-2133	; 0xfffff7ab
    3468:	blx	ff63f472 <__assert_fail@plt+0xff63c8de>
    346c:	ldrbtmi	r4, [r8], #-2132	; 0xfffff7ac
    3470:	blx	ff53f47a <__assert_fail@plt+0xff53c8e6>
    3474:	ldrbtmi	r4, [r8], #-2131	; 0xfffff7ad
    3478:	blx	ff43f482 <__assert_fail@plt+0xff43c8ee>
    347c:	ldrbtmi	r4, [r8], #-2130	; 0xfffff7ae
    3480:	blx	ff33f48a <__assert_fail@plt+0xff33c8f6>
    3484:	ldrbtmi	r4, [r8], #-2129	; 0xfffff7af
    3488:	blx	ff23f492 <__assert_fail@plt+0xff23c8fe>
    348c:	ldrtcs	r2, [fp], #-1
    3490:	cdp2	0, 3, cr15, cr10, cr9, {0}
    3494:	blmi	47c8a0 <__assert_fail@plt+0x479d0c>
    3498:	ldmdals	r0, {r0, r2, r3, r6, r9, fp, lr}
    349c:	ldrbtmi	r5, [sl], #-2281	; 0xfffff717
    34a0:			; <UNDEFINED> instruction: 0xf00e3104
    34a4:	stmdacs	r0, {r0, r6, r8, r9, sl, fp, ip, sp, lr, pc}
    34a8:	blge	fed805ac <__assert_fail@plt+0xfed7da18>
    34ac:			; <UNDEFINED> instruction: 0xf06f2302
    34b0:	stmib	sp, {r0, r1, r3, r9}^
    34b4:			; <UNDEFINED> instruction: 0xf7ff320d
    34b8:	svclt	0x0000bbae
    34bc:	andeq	ip, r2, r4, lsl r1
    34c0:	andeq	r0, r0, r0, lsl #6
    34c4:	andeq	r5, r1, r0, ror #23
    34c8:	andeq	ip, r2, r6, ror #12
    34cc:	andeq	ip, r2, r8, ror #1
    34d0:	strdeq	r0, [r0], -fp
    34d4:	strdeq	ip, [r2], -ip	; <UNPREDICTABLE>
    34d8:	andeq	ip, r2, r6, lsr #12
    34dc:	andeq	r0, r0, r0, lsr r3
    34e0:	andeq	r6, r1, ip, lsl r8
    34e4:	andeq	r6, r1, r6, lsr #14
    34e8:	andeq	r6, r1, r4, lsr #14
    34ec:	andeq	r6, r1, r2, lsr #21
    34f0:	andeq	ip, r2, r6, lsr #8
    34f4:	andeq	r6, r1, r8, lsr #21
    34f8:			; <UNDEFINED> instruction: 0x00000fb9
    34fc:	andeq	r6, r1, lr, lsr #20
    3500:	andeq	fp, r2, sl, lsl #28
    3504:	andeq	fp, r2, sl, lsl #24
    3508:	andeq	ip, r2, sl, lsr r3
    350c:	andeq	r5, r1, r8, lsl sl
    3510:	andeq	r6, r1, r6, lsl r8
    3514:	andeq	r5, r1, r6, asr #18
    3518:			; <UNDEFINED> instruction: 0x000167b8
    351c:	andeq	r6, r1, r0, lsl #15
    3520:	andeq	r5, r1, sl, ror #17
    3524:	andeq	r5, r1, r6, ror #23
    3528:	andeq	r7, r1, r8, lsr ip
    352c:	andeq	r6, r1, r4, ror #15
    3530:	andeq	r7, r1, r8, rrx
    3534:			; <UNDEFINED> instruction: 0x000165be
    3538:	andeq	r6, r1, ip, lsr r6
    353c:	andeq	r6, r1, sl, lsl #12
    3540:	andeq	r6, r1, r0, lsr #11
    3544:	andeq	r6, r1, r8, asr #10
    3548:	andeq	r5, r1, r6, ror r8
    354c:	andeq	r6, r1, r8, ror #19
    3550:	ldrdeq	r5, [r1], -r0
    3554:	andeq	r6, r1, r4, lsl #19
    3558:	andeq	r5, r1, ip, ror #12
    355c:	andeq	r6, r1, r2, lsr #10
    3560:	andeq	r6, r1, r2, asr #10
    3564:	andeq	fp, r2, ip, ror #30
    3568:	andeq	fp, r2, lr, lsr #30
    356c:	andeq	r6, r1, r6, ror r5
    3570:	ldrdeq	r6, [r1], -r6	; <UNPREDICTABLE>
    3574:	andeq	r6, r1, r0, lsl #10
    3578:	andeq	r6, r1, ip, lsl #5
    357c:	andeq	r6, r1, r8, asr #7
    3580:	ldrdeq	r6, [r1], -r8
    3584:	strdeq	r6, [r1], -r8
    3588:	andeq	r6, r1, r2, ror #7
    358c:	andeq	r6, r1, r6, ror #2
    3590:	andeq	r6, r1, ip, lsr #3
    3594:	andeq	r6, r1, ip, asr #3
    3598:	andeq	r6, r1, sl, ror #2
    359c:	andeq	r6, r1, r6, asr #2
    35a0:	andeq	r6, r1, r0, lsr #2
    35a4:	andeq	r6, r1, lr, ror #14
    35a8:			; <UNDEFINED> instruction: 0x000156b0
    35ac:	andeq	r6, r1, r0, ror #3
    35b0:	andeq	r6, r1, r8, asr r7
    35b4:	muleq	r1, sl, r6
    35b8:	andeq	r6, r1, sl, asr #3
    35bc:	muleq	r1, r6, r1
    35c0:	andeq	r6, r1, lr, asr #7
    35c4:	andeq	r6, r1, r2, lsl #7
    35c8:	andeq	r6, r1, r2, ror r1
    35cc:	andeq	r6, r1, lr, asr #7
    35d0:	andeq	fp, r2, r6, ror #22
    35d4:	bleq	3f718 <__assert_fail@plt+0x3cb84>
    35d8:	cdpeq	0, 0, cr15, cr0, cr15, {2}
    35dc:	strbtmi	fp, [sl], -r2, lsl #24
    35e0:	strlt	fp, [r1], #-1028	; 0xfffffbfc
    35e4:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
    35e8:	ldrmi	sl, [sl], #776	; 0x308
    35ec:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
    35f0:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
    35f4:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
    35f8:			; <UNDEFINED> instruction: 0xf85a4b06
    35fc:	stmdami	r6, {r0, r1, ip, sp}
    3600:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
    3604:	ldmda	ip, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3608:	b	fe2c160c <__assert_fail@plt+0xfe2bea78>
    360c:			; <UNDEFINED> instruction: 0x0002b6bc
    3610:	strdeq	r0, [r0], -r4
    3614:	andeq	r0, r0, r0, lsl r3
    3618:	andeq	r0, r0, r0, lsr #6
    361c:	ldr	r3, [pc, #20]	; 3638 <__assert_fail@plt+0xaa4>
    3620:	ldr	r2, [pc, #20]	; 363c <__assert_fail@plt+0xaa8>
    3624:	add	r3, pc, r3
    3628:	ldr	r2, [r3, r2]
    362c:	cmp	r2, #0
    3630:	bxeq	lr
    3634:	b	2714 <__gmon_start__@plt>
    3638:	muleq	r2, ip, r6
    363c:	andeq	r0, r0, ip, lsl #6
    3640:	blmi	1d5660 <__assert_fail@plt+0x1d2acc>
    3644:	bmi	1d482c <__assert_fail@plt+0x1d1c98>
    3648:	addmi	r4, r3, #2063597568	; 0x7b000000
    364c:	andle	r4, r3, sl, ror r4
    3650:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    3654:	ldrmi	fp, [r8, -r3, lsl #2]
    3658:	svclt	0x00004770
    365c:	andeq	fp, r2, ip, ror #23
    3660:	andeq	fp, r2, r8, ror #23
    3664:	andeq	fp, r2, r8, ror r6
    3668:	strdeq	r0, [r0], -ip
    366c:	stmdbmi	r9, {r3, fp, lr}
    3670:	bmi	254858 <__assert_fail@plt+0x251cc4>
    3674:	bne	254860 <__assert_fail@plt+0x251ccc>
    3678:	svceq	0x00cb447a
    367c:			; <UNDEFINED> instruction: 0x01a1eb03
    3680:	andle	r1, r3, r9, asr #32
    3684:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    3688:	ldrmi	fp, [r8, -r3, lsl #2]
    368c:	svclt	0x00004770
    3690:	andeq	fp, r2, r0, asr #23
    3694:			; <UNDEFINED> instruction: 0x0002bbbc
    3698:	andeq	fp, r2, ip, asr #12
    369c:	andeq	r0, r0, r8, lsr #6
    36a0:	blmi	2b0ac8 <__assert_fail@plt+0x2adf34>
    36a4:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
    36a8:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
    36ac:	blmi	271c60 <__assert_fail@plt+0x26f0cc>
    36b0:	ldrdlt	r5, [r3, -r3]!
    36b4:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
    36b8:			; <UNDEFINED> instruction: 0xf7fe6818
    36bc:			; <UNDEFINED> instruction: 0xf7ffee3a
    36c0:	blmi	1c35c4 <__assert_fail@plt+0x1c0a30>
    36c4:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    36c8:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
    36cc:	andeq	fp, r2, sl, lsl #23
    36d0:	andeq	fp, r2, ip, lsl r6
    36d4:	strdeq	r0, [r0], -r8
    36d8:	andeq	fp, r2, sl, asr #18
    36dc:	andeq	fp, r2, sl, ror #22
    36e0:	svclt	0x0000e7c4
    36e4:	stmdacs	r8!, {r0, fp, ip, sp}
    36e8:	ldm	pc, {r1, r2, r4, fp, ip, lr, pc}^	; <UNPREDICTABLE>
    36ec:	ldrne	pc, [r7, #-0]
    36f0:	ldrne	r1, [r5, #-1301]	; 0xfffffaeb
    36f4:	ldrne	r1, [r5, #-1301]	; 0xfffffaeb
    36f8:	ldrne	r2, [sl, #-2342]	; 0xfffff6da
    36fc:	strne	r1, [r3, #-1301]!	; 0xfffffaeb
    3700:	ldrne	r1, [r5, #-1309]	; 0xfffffae3
    3704:	ldrne	r1, [r5, #-1301]	; 0xfffffaeb
    3708:	ldrne	r1, [r5, #-1301]	; 0xfffffaeb
    370c:	ldrne	r1, [r5, #-1301]	; 0xfffffaeb
    3710:	ldrne	r1, [r5, #-1301]	; 0xfffffaeb
    3714:	eoreq	r1, r0, r5, lsl r7
    3718:	ldrbmi	r2, [r0, -r0]!
    371c:	ldrbtmi	r4, [r8], #-2058	; 0xfffff7f6
    3720:	stmdami	sl, {r4, r5, r6, r8, r9, sl, lr}
    3724:			; <UNDEFINED> instruction: 0x47704478
    3728:	ldrbtmi	r4, [r8], #-2057	; 0xfffff7f7
    372c:	stmdami	r9, {r4, r5, r6, r8, r9, sl, lr}
    3730:			; <UNDEFINED> instruction: 0x47704478
    3734:	ldrbtmi	r4, [r8], #-2056	; 0xfffff7f8
    3738:	stmdami	r8, {r4, r5, r6, r8, r9, sl, lr}
    373c:			; <UNDEFINED> instruction: 0x47704478
    3740:	ldrbtmi	r4, [r8], #-2055	; 0xfffff7f9
    3744:	svclt	0x00004770
    3748:	andeq	r5, r1, r6, asr #1
    374c:	andeq	r5, r1, r8, lsl #1
    3750:	muleq	r1, r6, r0
    3754:	andeq	r5, r1, ip, ror #1
    3758:	andeq	r5, r1, lr, ror r0
    375c:	andeq	r5, r1, r0, rrx
    3760:	andeq	r5, r1, lr, lsr #2
    3764:	stmdami	r6, {r0, r2, r8, r9, fp, lr}
    3768:	ldmdapl	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    376c:			; <UNDEFINED> instruction: 0x075b685b
    3770:	ldrbmi	sp, [r0, -r0, lsl #8]!
    3774:	ldrbtmi	r4, [r8], #-2051	; 0xfffff7fd
    3778:	stclt	0, cr15, [r4, #-40]!	; 0xffffffd8
    377c:	andeq	fp, r2, ip, asr r5
    3780:	andeq	r0, r0, r0, lsr r3
    3784:	andeq	r5, r1, r2, lsl #2
    3788:	svclt	0x0000e7ec
    378c:	cmpcs	r0, sp, asr #20
    3790:	ldrbtmi	r4, [sl], #-2893	; 0xfffff4b3
    3794:	strdlt	fp, [r5], r0
    3798:	stclmi	8, cr5, [ip, #-844]	; 0xfffffcb4
    379c:	movwls	r6, #14363	; 0x381b
    37a0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    37a4:	stmda	r6, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    37a8:			; <UNDEFINED> instruction: 0x4604447d
    37ac:	eorsle	r2, r5, r0, lsl #16
    37b0:	stclne	8, cr4, [r6], #-284	; 0xfffffee4
    37b4:	movwcs	r4, #2631	; 0xa47
    37b8:	stmdapl	r8!, {r0, r4, r5, r9, sl, lr}
    37bc:	stmibvs	r0, {r1, r3, r4, r5, r6, sl, lr}^
    37c0:	cdp2	0, 0, cr15, cr12, cr6, {0}
    37c4:	stmdacs	r0, {r2, r9, sl, lr}
    37c8:	stmdbmi	r3, {r0, r3, r6, ip, lr, pc}^
    37cc:			; <UNDEFINED> instruction: 0xf7ff4479
    37d0:			; <UNDEFINED> instruction: 0x4605e87e
    37d4:	suble	r2, pc, r0, lsl #16
    37d8:	stmdbge	r2, {r1, r9, sl, lr}
    37dc:	strcs	sl, [r0, -r1, lsl #16]
    37e0:	strvc	lr, [r1, -sp, asr #19]
    37e4:	ldm	r8!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    37e8:	blle	8942d0 <__assert_fail@plt+0x89173c>
    37ec:			; <UNDEFINED> instruction: 0xf7fe4628
    37f0:	strtmi	lr, [r0], -r2, lsr #30
    37f4:	mrc	7, 1, APSR_nzcv, cr14, cr14, {7}
    37f8:	tstcs	sl, r1, lsl #24
    37fc:			; <UNDEFINED> instruction: 0xf7fe4620
    3800:	ldrdlt	lr, [r8, -sl]
    3804:	stcls	0, cr7, [r1], {7}
    3808:			; <UNDEFINED> instruction: 0xf0064620
    380c:	stmdals	r1, {r0, r4, r5, r6, r7, sl, fp, ip, sp, lr, pc}
    3810:			; <UNDEFINED> instruction: 0xf956f00e
    3814:	stmdacs	r0, {r2, r9, sl, lr}
    3818:	stcls	0, cr13, [r1], {73}	; 0x49
    381c:	blmi	a960e0 <__assert_fail@plt+0xa9354c>
    3820:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    3824:	blls	dd894 <__assert_fail@plt+0xdad00>
    3828:	qdaddle	r4, sl, r9
    382c:	andlt	r4, r5, r0, lsr #12
    3830:			; <UNDEFINED> instruction: 0xf7febdf0
    3834:	addlt	lr, r0, #824	; 0x338
    3838:	stmia	lr!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    383c:	strmi	r4, [r2], -r1, lsr #12
    3840:	ldrbtmi	r4, [r8], #-2087	; 0xfffff7d9
    3844:	stc2	0, cr15, [r6], #-40	; 0xffffffd8
    3848:			; <UNDEFINED> instruction: 0xf7fe9801
    384c:			; <UNDEFINED> instruction: 0x4628ee14
    3850:	mrc	7, 7, APSR_nzcv, cr0, cr14, {7}
    3854:			; <UNDEFINED> instruction: 0xf7fe4620
    3858:	ldrtmi	lr, [ip], -lr, lsl #28
    385c:			; <UNDEFINED> instruction: 0xf7fee7de
    3860:	addlt	lr, r0, #184, 30	; 0x2e0
    3864:	ldm	r8, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3868:	ldrbtmi	r4, [r9], #-2334	; 0xfffff6e2
    386c:	ldmdami	lr, {r1, r9, sl, lr}
    3870:			; <UNDEFINED> instruction: 0xf00a4478
    3874:	ldrb	pc, [r1, pc, lsl #24]	; <UNPREDICTABLE>
    3878:	svc	0x00aaf7fe
    387c:	addlt	fp, r0, #80, 2
    3880:	cmpeq	r1, #72, 4	; 0x80000004	; <UNPREDICTABLE>
    3884:			; <UNDEFINED> instruction: 0xd1054298
    3888:			; <UNDEFINED> instruction: 0x46314818
    388c:			; <UNDEFINED> instruction: 0xf00a4478
    3890:	and	pc, r7, pc, asr #23
    3894:	stmia	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3898:	strmi	r4, [r2], -r1, lsr #12
    389c:	ldrbtmi	r4, [r8], #-2068	; 0xfffff7ec
    38a0:	blx	ffe3f8d2 <__assert_fail@plt+0xffe3cd3e>
    38a4:	strcs	r4, [r0], #-1568	; 0xfffff9e0
    38a8:	stcl	7, cr15, [r4, #1016]!	; 0x3f8
    38ac:	ldmdami	r1, {r1, r2, r4, r5, r7, r8, r9, sl, sp, lr, pc}
    38b0:	ldrbtmi	r4, [r8], #-1585	; 0xfffff9cf
    38b4:	blx	ffbbf8e6 <__assert_fail@plt+0xffbbcd52>
    38b8:			; <UNDEFINED> instruction: 0xf7fe9801
    38bc:	sbfx	lr, ip, #27, #14
    38c0:	ldcl	7, cr15, [lr, #1016]!	; 0x3f8
    38c4:	andeq	fp, r2, r2, lsr r5
    38c8:	andeq	r0, r0, r0, lsl #6
    38cc:	andeq	fp, r2, ip, lsl r5
    38d0:	andeq	r0, r0, r0, lsr r3
    38d4:	ldrdeq	r5, [r1], -r0
    38d8:	andeq	r7, r1, r8, asr #8
    38dc:	andeq	fp, r2, r4, lsr #9
    38e0:	andeq	r5, r1, r2, asr #1
    38e4:	andeq	r6, r1, r6, asr #6
    38e8:	andeq	r5, r1, r0, lsr r0
    38ec:	andeq	r5, r1, r4, lsr r0
    38f0:	andeq	r5, r1, r6, rrx
    38f4:	andeq	r5, r1, sl, rrx
    38f8:	mvnsmi	lr, #737280	; 0xb4000
    38fc:	ldmdbmi	sl, {r3, r7, r9, sl, lr}^
    3900:	blmi	16afb3c <__assert_fail@plt+0x16acfa8>
    3904:	ldrbtmi	r2, [r9], #-1536	; 0xfffffa00
    3908:	ldrtmi	r4, [r0], -r7, lsl #12
    390c:	stmiapl	fp, {r0, r2, r4, r9, sl, lr}^
    3910:	ldmdavs	fp, {r0, r1, r2, r4, r6, r8, fp, lr}
    3914:			; <UNDEFINED> instruction: 0xf04f930b
    3918:	eorsvs	r0, lr, r0, lsl #6
    391c:			; <UNDEFINED> instruction: 0xf8df4479
    3920:			; <UNDEFINED> instruction: 0xf7fe9154
    3924:	ldrbtmi	lr, [r9], #3932	; 0xf5c
    3928:			; <UNDEFINED> instruction: 0xf0002800
    392c:	blge	1e3b5c <__assert_fail@plt+0x1e0fc8>
    3930:			; <UNDEFINED> instruction: 0x46044631
    3934:	ldrmi	r9, [r8], -r5, lsl #6
    3938:	cdp2	0, 5, cr15, cr0, cr14, {0}
    393c:	stmdals	r5, {r1, r2, r3, r6, r8, fp, lr}
    3940:			; <UNDEFINED> instruction: 0xf00e4479
    3944:	blmi	13832e8 <__assert_fail@plt+0x1380754>
    3948:	andls	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    394c:	ldrdcc	pc, [r0], -r9
    3950:	rsbsle	r2, r0, r0, lsl #22
    3954:			; <UNDEFINED> instruction: 0xdc682b01
    3958:	stmdals	r5, {r0, r3, r6, r8, fp, lr}
    395c:			; <UNDEFINED> instruction: 0xf00e4479
    3960:	stmdbmi	r8, {r0, r3, r4, r6, r9, sl, fp, ip, sp, lr, pc}^
    3964:	ldrbtmi	r9, [r9], #-2053	; 0xfffff7fb
    3968:	cdp2	0, 5, cr15, cr4, cr14, {0}
    396c:	stmdals	r5, {r1, r2, r6, r8, fp, lr}
    3970:			; <UNDEFINED> instruction: 0xf00e4479
    3974:	stmdbmi	r5, {r0, r1, r2, r3, r6, r9, sl, fp, ip, sp, lr, pc}^
    3978:	ldrbtmi	r9, [r9], #-2053	; 0xfffff7fb
    397c:	cdp2	0, 4, cr15, cr10, cr14, {0}
    3980:	stmdals	r5, {r0, r1, r6, r8, fp, lr}
    3984:			; <UNDEFINED> instruction: 0xf00e4479
    3988:	stmdbmi	r2, {r0, r2, r6, r9, sl, fp, ip, sp, lr, pc}^
    398c:	ldrbtmi	r9, [r9], #-2053	; 0xfffff7fb
    3990:	cdp2	0, 4, cr15, cr0, cr14, {0}
    3994:	stmdals	r5, {r6, r8, fp, lr}
    3998:			; <UNDEFINED> instruction: 0xf00e4479
    399c:	stmdals	r5, {r0, r1, r3, r4, r5, r9, sl, fp, ip, sp, lr, pc}
    39a0:			; <UNDEFINED> instruction: 0xf00e4629
    39a4:	ldmdbmi	sp!, {r0, r1, r2, r4, r5, r9, sl, fp, ip, sp, lr, pc}
    39a8:	ldrbtmi	r9, [r9], #-2053	; 0xfffff7fb
    39ac:	cdp2	0, 3, cr15, cr2, cr14, {0}
    39b0:	stmdals	r5, {r0, r1, r3, r4, r5, r8, fp, lr}
    39b4:			; <UNDEFINED> instruction: 0xf00e4479
    39b8:	stmdals	r5, {r0, r2, r3, r5, r9, sl, fp, ip, sp, lr, pc}
    39bc:			; <UNDEFINED> instruction: 0xf00e2100
    39c0:	stmdals	r5, {r0, r3, r5, r9, sl, fp, ip, sp, lr, pc}
    39c4:			; <UNDEFINED> instruction: 0xf00e2100
    39c8:	strmi	pc, [r6], -pc, ror #28
    39cc:	suble	r2, r4, r0, lsl #16
    39d0:	movwcs	r4, #2356	; 0x934
    39d4:			; <UNDEFINED> instruction: 0x0018f8d9
    39d8:	ldrbtmi	r4, [r9], #-1602	; 0xfffff9be
    39dc:	stmib	sp, {sl, ip, pc}^
    39e0:	ldrtmi	r1, [r1], -r1, lsl #6
    39e4:			; <UNDEFINED> instruction: 0xf8ecf012
    39e8:	ldmiblt	r0!, {r0, r2, r9, sl, lr}
    39ec:			; <UNDEFINED> instruction: 0xf7ff4620
    39f0:	eorsvs	lr, ip, r2, asr r8
    39f4:	strtmi	r4, [r0], -ip, lsr #12
    39f8:	mrc	7, 0, APSR_nzcv, cr12, cr14, {7}
    39fc:			; <UNDEFINED> instruction: 0xf7fe4630
    3a00:	bmi	a7eef0 <__assert_fail@plt+0xa7c35c>
    3a04:	ldrbtmi	r4, [sl], #-2841	; 0xfffff4e7
    3a08:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    3a0c:	subsmi	r9, sl, fp, lsl #22
    3a10:	strtmi	sp, [r8], -r7, lsr #2
    3a14:	pop	{r0, r2, r3, ip, sp, pc}
    3a18:			; <UNDEFINED> instruction: 0xf7fe83f0
    3a1c:			; <UNDEFINED> instruction: 0x4601effe
    3a20:	ldrbtmi	r4, [r8], #-2082	; 0xfffff7de
    3a24:	blx	dbfa56 <__assert_fail@plt+0xdbcec2>
    3a28:	stmdbmi	r1!, {r0, r2, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    3a2c:	ldrbtmi	r9, [r9], #-2053	; 0xfffff7fb
    3a30:	ldc2l	0, cr15, [r0, #56]!	; 0x38
    3a34:	ldmdbmi	pc, {r4, r7, r8, r9, sl, sp, lr, pc}	; <UNPREDICTABLE>
    3a38:	ldrbtmi	r9, [r9], #-2053	; 0xfffff7fb
    3a3c:	stc2l	0, cr15, [sl, #56]!	; 0x38
    3a40:			; <UNDEFINED> instruction: 0xf7fee78a
    3a44:	addlt	lr, r5, #3168	; 0xc60
    3a48:			; <UNDEFINED> instruction: 0xf7fe4628
    3a4c:	strmi	lr, [r1], -r6, ror #31
    3a50:	ldrbtmi	r4, [r8], #-2073	; 0xfffff7e7
    3a54:	blx	7bfa86 <__assert_fail@plt+0x7bcef2>
    3a58:			; <UNDEFINED> instruction: 0xf7fee7d3
    3a5c:	addlt	lr, r5, #2976	; 0xba0
    3a60:			; <UNDEFINED> instruction: 0xf7fee7c9
    3a64:	svclt	0x0000ed2e
    3a68:			; <UNDEFINED> instruction: 0x0002b3be
    3a6c:	andeq	r0, r0, r0, lsl #6
    3a70:	andeq	r5, r1, r8, lsr r0
    3a74:	muleq	r2, lr, r3
    3a78:	andeq	r5, r1, ip, lsr r0
    3a7c:	andeq	r0, r0, r0, lsr r3
    3a80:	andeq	r5, r1, r4, asr #32
    3a84:	andeq	r5, r1, r2, asr #32
    3a88:	andeq	r5, r1, r8, asr #32
    3a8c:	andeq	r5, r1, lr, asr #32
    3a90:	andeq	r5, r1, r4, asr r0
    3a94:	andeq	r5, r1, r2, asr r0
    3a98:	andeq	r5, r1, ip, asr #32
    3a9c:	andeq	r5, r1, lr, asr #32
    3aa0:	andeq	r5, r1, r0, lsr #16
    3aa4:			; <UNDEFINED> instruction: 0xfffffd87
    3aa8:			; <UNDEFINED> instruction: 0x0002b2be
    3aac:	andeq	r4, r1, r2, ror #31
    3ab0:	andeq	r4, r1, r6, ror #30
    3ab4:	andeq	r4, r1, r2, asr pc
    3ab8:	andeq	r4, r1, r6, lsl #30
    3abc:	mvnsmi	lr, #737280	; 0xb4000
    3ac0:	stmdami	ip, {r7, r9, sl, lr}^
    3ac4:	stmdbmi	ip, {r0, r1, r2, r3, r4, r7, ip, sp, pc}^
    3ac8:	ldrbtmi	r2, [r8], #-1280	; 0xfffffb00
    3acc:	bmi	1316800 <__assert_fail@plt+0x1313c6c>
    3ad0:	ldrbtmi	r5, [fp], #-2113	; 0xfffff7bf
    3ad4:	ldrdls	pc, [ip, -pc]!	; <UNPREDICTABLE>
    3ad8:	tstls	sp, r9, lsl #16
    3adc:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
    3ae0:	andpl	pc, r0, r8, asr #17
    3ae4:	ldrbtmi	r9, [r9], #1281	; 0x501
    3ae8:	ldmibvs	r8!, {r0, r1, r2, r3, r4, r7, fp, ip, lr}^
    3aec:	ldc	7, cr15, [r4, #1016]!	; 0x3f8
    3af0:	stmdacs	r0, {r1, r2, r9, sl, lr}
    3af4:			; <UNDEFINED> instruction: 0x4630d074
    3af8:	svc	0x0082f7fe
    3afc:	suble	r2, r5, r0, lsl #16
    3b00:	blcs	ba2e14 <__assert_fail@plt+0xba0280>
    3b04:			; <UNDEFINED> instruction: 0xf100d0f7
    3b08:			; <UNDEFINED> instruction: 0x212e0413
    3b0c:			; <UNDEFINED> instruction: 0xf7fe4620
    3b10:	stmdacs	r0, {r1, r4, r6, r9, sl, fp, sp, lr, pc}
    3b14:	strtmi	sp, [r8], -pc, ror #1
    3b18:	stc	7, cr15, [ip], #1016	; 0x3f8
    3b1c:			; <UNDEFINED> instruction: 0x462169f8
    3b20:			; <UNDEFINED> instruction: 0xf0062200
    3b24:			; <UNDEFINED> instruction: 0x4605fc5b
    3b28:	suble	r2, sl, r0, lsl #16
    3b2c:	bge	95338 <__assert_fail@plt+0x927a4>
    3b30:			; <UNDEFINED> instruction: 0xf7fe2003
    3b34:	ldmiblt	r0, {r1, r2, r4, r6, r7, r8, r9, sl, fp, sp, lr, pc}^
    3b38:			; <UNDEFINED> instruction: 0xf4039b06
    3b3c:			; <UNDEFINED> instruction: 0xf5b34370
    3b40:	bicsle	r4, r8, r0, lsl #31
    3b44:	strtmi	sl, [r9], -r1, lsl #16
    3b48:			; <UNDEFINED> instruction: 0xf92cf007
    3b4c:	bicsle	r2, r2, r0, lsl #16
    3b50:	mrc	7, 1, APSR_nzcv, cr14, cr14, {7}
    3b54:	strtmi	fp, [r0], -r4, lsl #5
    3b58:	svc	0x005ef7fe
    3b5c:	ldrbtmi	r4, [r9], #-2346	; 0xfffff6d6
    3b60:			; <UNDEFINED> instruction: 0x46023118
    3b64:	ldrbtmi	r4, [r8], #-2089	; 0xfffff7d7
    3b68:	blx	fe53fb98 <__assert_fail@plt+0xfe53d004>
    3b6c:			; <UNDEFINED> instruction: 0xf7fee013
    3b70:	addlt	lr, r0, #48, 28	; 0x300
    3b74:	svc	0x0050f7fe
    3b78:	strmi	r4, [r2], -r9, lsr #12
    3b7c:			; <UNDEFINED> instruction: 0xf00a4648
    3b80:	ldrtmi	pc, [r0], -r9, lsl #21	; <UNPREDICTABLE>
    3b84:	svc	0x003cf7fe
    3b88:			; <UNDEFINED> instruction: 0xd1b92800
    3b8c:	strmi	r9, [r4], -r1, lsl #22
    3b90:			; <UNDEFINED> instruction: 0xf8c89001
    3b94:	stmdals	r1, {ip, sp}
    3b98:			; <UNDEFINED> instruction: 0xf8caf007
    3b9c:			; <UNDEFINED> instruction: 0xf7fe4630
    3ba0:	strtmi	lr, [lr], -r8, ror #31
    3ba4:			; <UNDEFINED> instruction: 0xf7fe4630
    3ba8:	bmi	67ed48 <__assert_fail@plt+0x67c1b4>
    3bac:	ldrbtmi	r4, [sl], #-2834	; 0xfffff4ee
    3bb0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    3bb4:	subsmi	r9, sl, sp, lsl fp
    3bb8:			; <UNDEFINED> instruction: 0x4620d11a
    3bbc:	pop	{r0, r1, r2, r3, r4, ip, sp, pc}
    3bc0:			; <UNDEFINED> instruction: 0xf7fe83f0
    3bc4:	addlt	lr, r4, #6, 28	; 0x60
    3bc8:			; <UNDEFINED> instruction: 0xf7fe4620
    3bcc:	ldmdbmi	r1, {r1, r2, r5, r8, r9, sl, fp, sp, lr, pc}
    3bd0:	tstcc	r8, r9, ror r4
    3bd4:	ldmdami	r0, {r1, r9, sl, lr}
    3bd8:			; <UNDEFINED> instruction: 0xf00a4478
    3bdc:			; <UNDEFINED> instruction: 0xe7dafa5b
    3be0:	ldcl	7, cr15, [r6, #1016]!	; 0x3f8
    3be4:	stmdals	r1, {r2, r9, sl, lr}
    3be8:			; <UNDEFINED> instruction: 0xf007b2a4
    3bec:	ldrb	pc, [r9, r1, lsr #17]	; <UNPREDICTABLE>
    3bf0:	stcl	7, cr15, [r6], #-1016	; 0xfffffc08
    3bf4:	strdeq	fp, [r2], -sl
    3bf8:	andeq	r0, r0, r0, lsl #6
    3bfc:	strdeq	fp, [r2], -r2
    3c00:	andeq	r0, r0, r0, lsr r3
    3c04:	andeq	r4, r1, r6, lsr pc
    3c08:	andeq	r6, r1, r2, asr r0
    3c0c:	ldrdeq	r4, [r1], -r2
    3c10:	andeq	fp, r2, r6, lsl r1
    3c14:	andeq	r5, r1, r0, ror #31
    3c18:	andeq	r4, r1, r8, asr #25
    3c1c:	addlt	fp, r3, r0, lsl #10
    3c20:	andcs	r4, r2, r3, lsl #12
    3c24:			; <UNDEFINED> instruction: 0xf7fe9301
    3c28:			; <UNDEFINED> instruction: 0x4604ed90
    3c2c:			; <UNDEFINED> instruction: 0xf008200b
    3c30:	stmdbmi	r5, {r0, r5, r6, fp, ip, sp, lr, pc}
    3c34:	ldrbtmi	r9, [r9], #-2817	; 0xfffff4ff
    3c38:	strtmi	r4, [r0], -r2, lsl #12
    3c3c:	svc	0x0030f7fe
    3c40:			; <UNDEFINED> instruction: 0xf7fe2002
    3c44:	svclt	0x0000ed94
    3c48:	andeq	r4, r1, r6, lsr #28
    3c4c:	svcmi	0x00f0e92d
    3c50:	sfmmi	f7, 1, [r4, #-692]!	; 0xfffffd4c
    3c54:			; <UNDEFINED> instruction: 0x46884e71
    3c58:	strcs	r4, [r0, #-3185]	; 0xfffff38f
    3c5c:	stmib	sp, {r1, r2, r3, r4, r5, r6, sl, lr}^
    3c60:	ldmdbmi	r0!, {r0, r8, r9, sp}^
    3c64:	ldrbtmi	r5, [r9], #-2356	; 0xfffff6cc
    3c68:			; <UNDEFINED> instruction: 0xf8cd6824
    3c6c:			; <UNDEFINED> instruction: 0xf04f441c
    3c70:	andsvs	r0, r5, r0, lsl #8
    3c74:	andsvs	r4, sp, sl, lsr #12
    3c78:	blx	fec3fc9a <__assert_fail@plt+0xfec3d106>
    3c7c:	stmdacs	r0, {r0, r7, r9, sl, lr}
    3c80:	addshi	pc, sl, r0
    3c84:	tstcs	r4, r7, lsl #24
    3c88:			; <UNDEFINED> instruction: 0xf7fe4620
    3c8c:	strtmi	lr, [r0], -ip, ror #29
    3c90:			; <UNDEFINED> instruction: 0xf00d21a0
    3c94:	eorvs	pc, r5, r5, lsl fp	; <UNPREDICTABLE>
    3c98:	strpl	lr, [r1, #-2500]	; 0xfffff63c
    3c9c:	strpl	lr, [r3, #-2500]	; 0xfffff63c
    3ca0:	stmdacs	r0, {r1, r7, r9, sl, lr}
    3ca4:	addshi	pc, r1, r0
    3ca8:			; <UNDEFINED> instruction: 0x4602495f
    3cac:	strbmi	r4, [r8], -fp, lsr #12
    3cb0:			; <UNDEFINED> instruction: 0xf0064479
    3cb4:			; <UNDEFINED> instruction: 0x4683fdbb
    3cb8:			; <UNDEFINED> instruction: 0xf0002800
    3cbc:	ldmdbmi	fp, {r1, r2, r3, r7, pc}^
    3cc0:			; <UNDEFINED> instruction: 0xf7fe4479
    3cc4:	strmi	lr, [r7], -r4, lsl #28
    3cc8:	rsble	r2, r8, r0, lsl #16
    3ccc:	stcge	6, cr4, [r5, #-256]	; 0xffffff00
    3cd0:	mcr	7, 7, pc, cr0, cr14, {7}	; <UNPREDICTABLE>
    3cd4:	and	sl, sp, r6, lsl #28
    3cd8:			; <UNDEFINED> instruction: 0xb3aa682a
    3cdc:			; <UNDEFINED> instruction: 0x46214633
    3ce0:			; <UNDEFINED> instruction: 0xf7fe4638
    3ce4:	stmdacs	r0, {r1, r2, r4, r5, r6, r7, r9, fp, sp, lr, pc}
    3ce8:	ldmdavs	r2!, {r1, r2, r3, r4, r5, r6, r8, ip, lr, pc}
    3cec:	addsmi	r6, sl, #2818048	; 0x2b0000
    3cf0:	addhi	pc, r7, r0, asr #32
    3cf4:	vst1.8	{d20-d22}, [pc :128], fp
    3cf8:	strtmi	r6, [r1], -r0, lsl #5
    3cfc:			; <UNDEFINED> instruction: 0xf7fe4640
    3d00:	stmdacs	r0, {r2, r3, r5, r7, r8, r9, fp, sp, lr, pc}
    3d04:			; <UNDEFINED> instruction: 0xf7fed0e8
    3d08:	addlt	lr, r4, #100, 26	; 0x1900
    3d0c:			; <UNDEFINED> instruction: 0xf7fe4640
    3d10:	andls	lr, r3, lr, ror fp
    3d14:			; <UNDEFINED> instruction: 0xf7fe4620
    3d18:	stmdbls	r3, {r7, r9, sl, fp, sp, lr, pc}
    3d1c:	stmdami	r4, {r1, r9, sl, lr}^
    3d20:			; <UNDEFINED> instruction: 0xf00a4478
    3d24:	ldrhlt	pc, [ip, #-151]!	; 0xffffff69	; <UNPREDICTABLE>
    3d28:			; <UNDEFINED> instruction: 0xf7fe4638
    3d2c:	ldrbmi	lr, [r8], -r4, lsl #25
    3d30:			; <UNDEFINED> instruction: 0xff06f00a
    3d34:			; <UNDEFINED> instruction: 0xf7fe4650
    3d38:			; <UNDEFINED> instruction: 0x4658eb9e
    3d3c:	bl	fe6c1d3c <__assert_fail@plt+0xfe6bf1a8>
    3d40:	strcs	lr, [r0, -sp]
    3d44:			; <UNDEFINED> instruction: 0x46bb46ba
    3d48:			; <UNDEFINED> instruction: 0xf7fe4638
    3d4c:	ldmiblt	r8!, {r2, r4, r5, r6, sl, fp, sp, lr, pc}
    3d50:	strcs	r9, [r0], #-2817	; 0xfffff4ff
    3d54:	andge	pc, r0, r3, asr #17
    3d58:			; <UNDEFINED> instruction: 0xf8c39b02
    3d5c:	strbmi	fp, [r8], -r0
    3d60:	bl	fe241d60 <__assert_fail@plt+0xfe23f1cc>
    3d64:	blmi	b96638 <__assert_fail@plt+0xb93aa4>
    3d68:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    3d6c:			; <UNDEFINED> instruction: 0xf8dd681a
    3d70:	subsmi	r3, sl, ip, lsl r4
    3d74:	strtmi	sp, [r0], -pc, asr #2
    3d78:	sfmmi	f7, 1, [r4, #-52]!	; 0xffffffcc
    3d7c:	svchi	0x00f0e8bd
    3d80:	stc	7, cr15, [r6, #-1016]!	; 0xfffffc08
    3d84:	strtmi	fp, [r0], -r4, lsl #5
    3d88:	mcr	7, 2, pc, cr6, cr14, {7}	; <UNPREDICTABLE>
    3d8c:			; <UNDEFINED> instruction: 0x46024659
    3d90:	ldrbtmi	r4, [r8], #-2089	; 0xfffff7d7
    3d94:			; <UNDEFINED> instruction: 0xf97ef00a
    3d98:	sbcsle	r2, r9, r0, lsl #24
    3d9c:			; <UNDEFINED> instruction: 0xf7fee7ca
    3da0:	addlt	lr, r4, #24, 26	; 0x600
    3da4:			; <UNDEFINED> instruction: 0xf7fe4620
    3da8:			; <UNDEFINED> instruction: 0x4659ee38
    3dac:	stmdami	r3!, {r1, r9, sl, lr}
    3db0:			; <UNDEFINED> instruction: 0xf00a4478
    3db4:	ldr	pc, [r6, pc, ror #18]!
    3db8:	stc	7, cr15, [sl, #-1016]	; 0xfffffc08
    3dbc:	sbcle	r2, r0, r0, lsl #16
    3dc0:	strbmi	fp, [pc], -r4, lsl #5
    3dc4:	strbmi	r4, [fp], sl, asr #13
    3dc8:			; <UNDEFINED> instruction: 0xf7fee7ad
    3dcc:	stmdacs	r0, {r1, r8, sl, fp, sp, lr, pc}
    3dd0:	addlt	sp, r4, #183	; 0xb7
    3dd4:			; <UNDEFINED> instruction: 0x46d34657
    3dd8:			; <UNDEFINED> instruction: 0xf7fee7a5
    3ddc:			; <UNDEFINED> instruction: 0x465fecfa
    3de0:	stmdacs	r0, {r2, r7, r9, ip, sp, pc}
    3de4:			; <UNDEFINED> instruction: 0xe7afd19f
    3de8:	ldcl	7, cr15, [r2], #1016	; 0x3f8
    3dec:	strtmi	fp, [r0], -r4, lsl #5
    3df0:	mrc	7, 0, APSR_nzcv, cr2, cr14, {7}
    3df4:			; <UNDEFINED> instruction: 0x46024659
    3df8:	ldrbtmi	r4, [r8], #-2065	; 0xfffff7ef
    3dfc:			; <UNDEFINED> instruction: 0xf94af00a
    3e00:	bmi	43dc4c <__assert_fail@plt+0x43b0b8>
    3e04:	ldmdami	r0, {r0, r3, r4, r6, r9, sl, lr}
    3e08:	ldrteq	pc, [r1], #-584	; 0xfffffdb8	; <UNPREDICTABLE>
    3e0c:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
    3e10:			; <UNDEFINED> instruction: 0xf940f00a
    3e14:			; <UNDEFINED> instruction: 0xf7fee788
    3e18:	svclt	0x0000eb54
    3e1c:	andeq	fp, r2, r8, rrx
    3e20:	andeq	r0, r0, r0, lsl #6
    3e24:	andeq	r6, r1, sl, ror #8
    3e28:	andeq	r7, r1, r8, ror #12
    3e2c:			; <UNDEFINED> instruction: 0x00014db4
    3e30:	andeq	r4, r1, r4, ror #23
    3e34:	andeq	sl, r2, ip, asr pc
    3e38:	andeq	r4, r1, r2, lsr sp
    3e3c:	ldrdeq	r4, [r1], -r4	; <UNPREDICTABLE>
    3e40:	andeq	r4, r1, r6, lsr #25
    3e44:	andeq	r4, r1, ip, lsr #25
    3e48:	muleq	r1, r2, ip
    3e4c:	svcmi	0x00f0e92d
    3e50:	stc	6, cr4, [sp, #-56]!	; 0xffffffc8
    3e54:	ldrmi	r8, [r1], r6, lsl #22
    3e58:	stcne	8, cr15, [r8], {223}	; 0xdf
    3e5c:			; <UNDEFINED> instruction: 0xf8df4630
    3e60:	ldrbtmi	r2, [r9], #-3080	; 0xfffff3f8
    3e64:	stmpl	sl, {r0, r1, r5, r7, ip, sp, pc}
    3e68:	ldrbeq	sl, [r9, lr, lsl #24]
    3e6c:	blne	fff421f0 <__assert_fail@plt+0xfff3f65c>
    3e70:	eorls	r6, r1, #1179648	; 0x120000
    3e74:	andeq	pc, r0, #79	; 0x4f
    3e78:	andeq	pc, r0, #79	; 0x4f
    3e7c:	ldrbtmi	r6, [r9], #-98	; 0xffffff9e
    3e80:	adcvs	r9, r2, lr, lsl #4
    3e84:			; <UNDEFINED> instruction: 0xf89dbf48
    3e88:			; <UNDEFINED> instruction: 0xf8df3040
    3e8c:	svclt	0x00482be4
    3e90:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
    3e94:	svclt	0x0048447a
    3e98:	subcc	pc, r0, sp, lsl #17
    3e9c:			; <UNDEFINED> instruction: 0xf7fe9206
    3ea0:	stmdacs	r0, {r1, r6, r9, fp, sp, lr, pc}
    3ea4:	mrshi	pc, (UNDEF: 7)	; <UNPREDICTABLE>
    3ea8:	blne	ff24222c <__assert_fail@plt+0xff23f698>
    3eac:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    3eb0:	b	e41eb0 <__assert_fail@plt+0xe3f31c>
    3eb4:	stmdacs	r0, {r0, r9, sl, lr}
    3eb8:	sbcshi	pc, lr, r0, asr #32
    3ebc:	strbmi	sl, [sl], -ip, lsl #16
    3ec0:			; <UNDEFINED> instruction: 0xff66f012
    3ec4:	stmdacs	r0, {r1, r7, r9, sl, lr}
    3ec8:	adcshi	pc, fp, #64	; 0x40
    3ecc:	blcc	fea42250 <__assert_fail@plt+0xfea3f6bc>
    3ed0:	ldmpl	r5, {r1, r2, r9, fp, ip, pc}^
    3ed4:	blcs	1e088 <__assert_fail@plt+0x1b4f4>
    3ed8:	addhi	pc, sp, #64	; 0x40
    3edc:	blne	fe742260 <__assert_fail@plt+0xfe73f6cc>
    3ee0:	ldrbtmi	r9, [r9], #-2060	; 0xfffff7f4
    3ee4:	stc2	0, cr15, [r6], {18}
    3ee8:			; <UNDEFINED> instruction: 0xf0002800
    3eec:			; <UNDEFINED> instruction: 0xf0128291
    3ef0:			; <UNDEFINED> instruction: 0x4606fbd1
    3ef4:			; <UNDEFINED> instruction: 0xf0002800
    3ef8:			; <UNDEFINED> instruction: 0xf8df828b
    3efc:	ldrbtmi	r1, [r9], #-2948	; 0xfffff47c
    3f00:	b	441f00 <__assert_fail@plt+0x43f36c>
    3f04:			; <UNDEFINED> instruction: 0xf0402800
    3f08:			; <UNDEFINED> instruction: 0xf8df8196
    3f0c:	stmdals	ip, {r3, r4, r5, r6, r8, r9, fp, ip}
    3f10:			; <UNDEFINED> instruction: 0xf0124479
    3f14:	stmdacs	r0, {r0, r1, r2, r3, r5, r6, r7, r8, r9, fp, ip, sp, lr, pc}
    3f18:	addshi	pc, ip, #0
    3f1c:	blx	feebff6e <__assert_fail@plt+0xfeebd3da>
    3f20:			; <UNDEFINED> instruction: 0xf0002800
    3f24:			; <UNDEFINED> instruction: 0xf00d8297
    3f28:	stmdacs	r0, {r0, r1, r3, r6, r7, r8, sl, fp, ip, sp, lr, pc}
    3f2c:	addshi	pc, r2, #0
    3f30:	blne	15422b4 <__assert_fail@plt+0x153f720>
    3f34:	ldrbtmi	r9, [r9], #-2060	; 0xfffff7f4
    3f38:	blx	ff73ff8a <__assert_fail@plt+0xff73d3f6>
    3f3c:			; <UNDEFINED> instruction: 0xf0002800
    3f40:			; <UNDEFINED> instruction: 0xf012829d
    3f44:	strmi	pc, [r6], -r7, lsr #23
    3f48:			; <UNDEFINED> instruction: 0xf0002800
    3f4c:			; <UNDEFINED> instruction: 0xf00d8297
    3f50:	stmdacs	r0, {r0, r1, r2, r4, r5, r7, r8, sl, fp, ip, sp, lr, pc}
    3f54:	addshi	pc, r2, #0
    3f58:	blne	c422dc <__assert_fail@plt+0xc3f748>
    3f5c:	ldrbtmi	r9, [r9], #-2060	; 0xfffff7f4
    3f60:	blx	ff23ffb2 <__assert_fail@plt+0xff23d41e>
    3f64:			; <UNDEFINED> instruction: 0xf0002800
    3f68:			; <UNDEFINED> instruction: 0xf01282d9
    3f6c:			; <UNDEFINED> instruction: 0x4607fb93
    3f70:			; <UNDEFINED> instruction: 0xf0002800
    3f74:			; <UNDEFINED> instruction: 0xf7fe82d3
    3f78:	ldmdacs	r0, {r2, r3, sl, fp, sp, lr, pc}
    3f7c:	sbchi	pc, lr, #64, 4
    3f80:			; <UNDEFINED> instruction: 0xf04f4638
    3f84:			; <UNDEFINED> instruction: 0xf8cd0900
    3f88:			; <UNDEFINED> instruction: 0xf7fe9034
    3f8c:	strmi	lr, [r0], r0, asr #25
    3f90:			; <UNDEFINED> instruction: 0xf95cf006
    3f94:	ldrtmi	r2, [r0], -r0, asr #2
    3f98:	stc	7, cr15, [ip], {254}	; 0xfe
    3f9c:	stmdacs	r0, {r0, r1, r9, sl, lr}
    3fa0:	strbhi	pc, [lr, r0]!	; <UNPREDICTABLE>
    3fa4:	bcs	220b4 <__assert_fail@plt+0x1f520>
    3fa8:	strbhi	pc, [sl, r0]!	; <UNPREDICTABLE>
    3fac:			; <UNDEFINED> instruction: 0xf8df3301
    3fb0:	stmibvs	r8!, {r5, r6, r7, r9, fp, sp}^
    3fb4:	mcr	6, 0, r4, cr8, cr9, {0}
    3fb8:	ldrbtmi	r3, [sl], #-2704	; 0xfffff570
    3fbc:			; <UNDEFINED> instruction: 0xf8cd4643
    3fc0:			; <UNDEFINED> instruction: 0xf0069000
    3fc4:	andls	pc, r5, fp, lsl #20
    3fc8:			; <UNDEFINED> instruction: 0xf0002800
    3fcc:			; <UNDEFINED> instruction: 0xf8df852a
    3fd0:	ldrbtmi	r1, [r9], #-2756	; 0xfffff53c
    3fd4:	ldcl	7, cr15, [sl], #-1016	; 0xfffffc08
    3fd8:	stmdacs	r0, {r0, r1, r7, r9, sl, lr}
    3fdc:	strhi	pc, [sl, #-0]!
    3fe0:			; <UNDEFINED> instruction: 0xf7fe980e
    3fe4:	stmdals	pc, {r3, r6, r9, fp, sp, lr, pc}	; <UNPREDICTABLE>
    3fe8:			; <UNDEFINED> instruction: 0xf9bef001
    3fec:	strtmi	sl, [r1], -pc, lsl #20
    3ff0:			; <UNDEFINED> instruction: 0xf0014658
    3ff4:	strmi	pc, [r2], fp, ror #21
    3ff8:			; <UNDEFINED> instruction: 0xf0402800
    3ffc:	stmdbls	lr, {r6, r7, sl, pc}
    4000:			; <UNDEFINED> instruction: 0xf0002900
    4004:			; <UNDEFINED> instruction: 0xf8df87a7
    4008:	ldrbtmi	r0, [r8], #-2704	; 0xfffff570
    400c:			; <UNDEFINED> instruction: 0xf810f00a
    4010:			; <UNDEFINED> instruction: 0xb1bc9c0f
    4014:	bls	fe142398 <__assert_fail@plt+0xfe13f804>
    4018:	stmiavs	r1!, {r0, r3, r4, r5, r6, r7, sl, lr}
    401c:			; <UNDEFINED> instruction: 0x4648b111
    4020:			; <UNDEFINED> instruction: 0xf806f00a
    4024:	stccs	8, cr6, [r0], {36}	; 0x24
    4028:	svcls	0x000fd1f7
    402c:	ldmvs	r8!, {r0, r1, r2, r4, r6, r8, ip, sp, pc}
    4030:	ldrtmi	fp, [r1], -r8, lsr #2
    4034:	ldmdb	r6!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4038:			; <UNDEFINED> instruction: 0xf0002800
    403c:	ldmdavs	pc!, {r1, r3, r4, r5, r6, r9, pc}	; <UNPREDICTABLE>
    4040:	mvnsle	r2, r0, lsl #30
    4044:	beq	16423c8 <__assert_fail@plt+0x163f834>
    4048:	bls	395914 <__assert_fail@plt+0x392d80>
    404c:	ldrbtmi	r2, [r8], #-1024	; 0xfffffc00
    4050:	beq	280194 <__assert_fail@plt+0x27d600>
    4054:			; <UNDEFINED> instruction: 0xf81ef00a
    4058:			; <UNDEFINED> instruction: 0xf7fe4658
    405c:	strtmi	lr, [r0], -ip, ror #21
    4060:	b	242060 <__assert_fail@plt+0x23f4cc>
    4064:			; <UNDEFINED> instruction: 0xf7fe980d
    4068:	stmdals	r5, {r1, r2, r9, fp, sp, lr, pc}
    406c:	b	c206c <__assert_fail@plt+0xbf4d8>
    4070:			; <UNDEFINED> instruction: 0xf7fe4640
    4074:	rsc	lr, r6, r0, lsl #20
    4078:	beq	a423fc <__assert_fail@plt+0xa3f868>
    407c:			; <UNDEFINED> instruction: 0xf04f4631
    4080:	ldrbtmi	r0, [r8], #-2790	; 0xfffff51a
    4084:			; <UNDEFINED> instruction: 0xffd4f009
    4088:			; <UNDEFINED> instruction: 0xf7fe980e
    408c:	stmdals	pc, {r2, r4, r5, r6, r7, r8, fp, sp, lr, pc}	; <UNPREDICTABLE>
    4090:			; <UNDEFINED> instruction: 0xf96af001
    4094:	bcs	442418 <__assert_fail@plt+0x43f884>
    4098:	stmibcc	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    409c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    40a0:	blls	85e110 <__assert_fail@plt+0x85b57c>
    40a4:			; <UNDEFINED> instruction: 0xf040405a
    40a8:	ldrbmi	r8, [r0], -r0, lsl #14
    40ac:	ldc	0, cr11, [sp], #140	; 0x8c
    40b0:	pop	{r1, r2, r8, r9, fp, pc}
    40b4:	svcge	0x00118ff0
    40b8:	stmib	sp, {r0, r4, ip, pc}^
    40bc:	stmib	r7, {r3}^
    40c0:	rscsvs	r0, r8, r1
    40c4:	ldmib	r6, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    40c8:			; <UNDEFINED> instruction: 0xf001980f
    40cc:	bge	402608 <__assert_fail@plt+0x3ffa74>
    40d0:	strbmi	r4, [r8], -r1, lsr #12
    40d4:	blx	1ec00e0 <__assert_fail@plt+0x1ebd54c>
    40d8:	stmdacs	r0, {r1, r7, r9, sl, lr}
    40dc:	adcshi	pc, r7, r0, asr #32
    40e0:	stmdbcs	r0, {r1, r2, r3, r8, fp, ip, pc}
    40e4:	strhi	pc, [r5, -r0]
    40e8:	stmibeq	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    40ec:			; <UNDEFINED> instruction: 0xf0094478
    40f0:	stcls	15, cr15, [pc, #-636]	; 3e7c <__assert_fail@plt+0x12e8>
    40f4:			; <UNDEFINED> instruction: 0xf0002d00
    40f8:			; <UNDEFINED> instruction: 0xf8df80aa
    40fc:	ldrbtmi	r4, [ip], #-2484	; 0xfffff64c
    4100:	tstlt	r1, r9, lsr #17
    4104:			; <UNDEFINED> instruction: 0xf0094620
    4108:	stmdavs	sp!, {r0, r1, r4, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    410c:	mvnsle	r2, r0, lsl #26
    4110:	stccs	12, cr9, [r0], {15}
    4114:	addshi	pc, fp, r0
    4118:	ldmibcc	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    411c:	bls	fe43f948 <__assert_fail@plt+0xfe43cdb4>
    4120:	ldmibcs	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    4124:	ldrbtmi	r4, [fp], #-1707	; 0xfffff955
    4128:	andsge	pc, ip, sp, asr #17
    412c:	teqcc	r8, #2046820352	; 0x7a000000
    4130:	bcs	43f95c <__assert_fail@plt+0x43cdc8>
    4134:	bcc	43f964 <__assert_fail@plt+0x43cdd0>
    4138:	stmdacs	r0, {r5, r7, fp, sp, lr}
    413c:	qdaddcs	sp, pc, r0	; <UNPREDICTABLE>
    4140:	bl	e42140 <__assert_fail@plt+0xe3f5ac>
    4144:	stmdacs	r0, {r0, r2, r9, sl, lr}
    4148:	strbthi	pc, [r0], #-0	; <UNPREDICTABLE>
    414c:	blcs	22260 <__assert_fail@plt+0x1f6cc>
    4150:	ldrbhi	pc, [ip], #-0	; <UNPREDICTABLE>
    4154:			; <UNDEFINED> instruction: 0xf7fe4658
    4158:	stmdals	r6, {r1, r2, r3, r7, r8, fp, sp, lr, pc}
    415c:	ldmdbcc	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    4160:	andcs	r1, r0, #26880	; 0x6900
    4164:	ldmibvs	r8, {r0, r1, r6, r7, fp, ip, lr}^
    4168:			; <UNDEFINED> instruction: 0xf0069305
    416c:			; <UNDEFINED> instruction: 0x4683f937
    4170:			; <UNDEFINED> instruction: 0xf0002800
    4174:	tstcs	r2, sl, ror r1
    4178:	bl	ff3c2178 <__assert_fail@plt+0xff3bf5e4>
    417c:	stmdacs	r0, {r1, r2, r9, sl, lr}
    4180:	stmiavs	r0!, {r3, r5, r6, r8, ip, lr, pc}
    4184:	stmib	r7, {r6, r8, sp}^
    4188:	stmib	r7, {r9, sl, sp, lr}^
    418c:			; <UNDEFINED> instruction: 0xf7fe6602
    4190:	stmdacs	r0, {r1, r4, r8, r9, fp, sp, lr, pc}
    4194:	rschi	pc, sp, r0
    4198:	stmdals	r5, {r0, r6, sl, fp, ip}
    419c:	bcs	43fa08 <__assert_fail@plt+0x43ce74>
    41a0:	stmibvs	r0, {r0, r1, r4, r5, r9, sl, lr}^
    41a4:			; <UNDEFINED> instruction: 0xf91af006
    41a8:	stmdacs	r0, {r0, r2, r9, sl, lr}
    41ac:	rscshi	pc, r6, r0
    41b0:	stmdbne	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    41b4:			; <UNDEFINED> instruction: 0xf7fe4479
    41b8:	strmi	lr, [r0], sl, lsl #23
    41bc:			; <UNDEFINED> instruction: 0xf0002800
    41c0:			; <UNDEFINED> instruction: 0x463280fc
    41c4:	ldrtmi	r4, [r8], -r1, lsl #12
    41c8:	ldc2l	0, cr15, [sl, #-4]
    41cc:	strbmi	r4, [r0], -r6, lsl #12
    41d0:	b	c421d0 <__assert_fail@plt+0xc3f63c>
    41d4:			; <UNDEFINED> instruction: 0xf7fe4628
    41d8:	vmlscs.f16	s28, s0, s28	; <UNPREDICTABLE>
    41dc:	sbchi	pc, r9, r0, asr #32
    41e0:	umaalcc	pc, r8, sp, r8	; <UNPREDICTABLE>
    41e4:	ldrbeq	r6, [sl, -r1, lsr #17]
    41e8:			; <UNDEFINED> instruction: 0xf8dfd53b
    41ec:	ldrbtmi	r0, [r8], #-2260	; 0xfffff72c
    41f0:			; <UNDEFINED> instruction: 0xff1ef009
    41f4:	stmiaeq	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    41f8:			; <UNDEFINED> instruction: 0xf0094478
    41fc:	stmdavs	r4!, {r0, r1, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    4200:	orrsle	r2, r9, r0, lsl #24
    4204:			; <UNDEFINED> instruction: 0xa01cf8dd
    4208:	teqlt	ip, r8, lsl #24
    420c:			; <UNDEFINED> instruction: 0xf7fe4620
    4210:	strmi	lr, [r1], -r0, asr #21
    4214:			; <UNDEFINED> instruction: 0xf00a4620
    4218:	stcls	8, cr15, [r8], {217}	; 0xd9
    421c:			; <UNDEFINED> instruction: 0xf7fe4620
    4220:	stmdals	r9, {r1, r3, r5, r8, fp, sp, lr, pc}
    4224:	stmdb	r6!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4228:			; <UNDEFINED> instruction: 0xf7fe4658
    422c:	ldrtmi	lr, [r8], -r4, lsr #18
    4230:	cdp2	0, 2, cr15, cr6, cr1, {0}
    4234:			; <UNDEFINED> instruction: 0xf8dfe728
    4238:			; <UNDEFINED> instruction: 0x46310890
    423c:	beq	ff9c0380 <__assert_fail@plt+0xff9bd7ec>
    4240:			; <UNDEFINED> instruction: 0xf0094478
    4244:	stmdals	ip, {r0, r1, r2, r5, r8, r9, sl, fp, ip, sp, lr, pc}
    4248:	blx	3c0298 <__assert_fail@plt+0x3bd704>
    424c:			; <UNDEFINED> instruction: 0xf04fe71c
    4250:	ldrb	r0, [r9, r0, lsl #22]
    4254:	ldmdaeq	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    4258:	ldrbtmi	r6, [r8], #-2209	; 0xfffff75f
    425c:	cdp2	0, 14, cr15, cr8, cr9, {0}
    4260:			; <UNDEFINED> instruction: 0xf8dfe7cd
    4264:	ldrbtmi	r0, [r8], #-2156	; 0xfffff794
    4268:	cdp2	0, 14, cr15, cr2, cr9, {0}
    426c:			; <UNDEFINED> instruction: 0xf7fe9808
    4270:	stmdals	r9, {r1, r8, fp, sp, lr, pc}
    4274:	ldm	lr!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4278:	vnmls.f64	d10, d9, d9
    427c:	bge	20acc4 <__assert_fail@plt+0x208130>
    4280:			; <UNDEFINED> instruction: 0xf7ff4658
    4284:	strmi	pc, [r3], -r3, ror #25
    4288:	cmnle	r0, r0, lsl #16
    428c:	bhi	bf9e4 <__assert_fail@plt+0xbce50>
    4290:	andeq	lr, sl, sp, asr #19
    4294:	stmdbge	r8, {r0, r2, r3, r4, r6, r7, r8, fp, sp, lr, pc}
    4298:	movwcc	lr, #51661	; 0xc9cd
    429c:	beq	fe43fb04 <__assert_fail@plt+0xfe43cf70>
    42a0:	blx	1d422a4 <__assert_fail@plt+0x1d3f710>
    42a4:	beq	43facc <__assert_fail@plt+0x43cf38>
    42a8:	stmdacs	r0, {r7, r9, sl, lr}
    42ac:			; <UNDEFINED> instruction: 0xf8dfd068
    42b0:	andcs	r1, r0, r4, lsr #16
    42b4:			; <UNDEFINED> instruction: 0xf7fe4479
    42b8:			; <UNDEFINED> instruction: 0x4605ea92
    42bc:			; <UNDEFINED> instruction: 0xf0002800
    42c0:			; <UNDEFINED> instruction: 0xf89d80b2
    42c4:	ldrbeq	r3, [fp, r0, asr #32]
    42c8:	addhi	pc, lr, r0, asr #2
    42cc:	strtmi	r9, [r8], -lr, lsl #28
    42d0:	stmdane	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    42d4:	bcc	fe43fb3c <__assert_fail@plt+0xfe43cfa8>
    42d8:	bcs	43fb40 <__assert_fail@plt+0x43cfac>
    42dc:			; <UNDEFINED> instruction: 0xf8cd4479
    42e0:			; <UNDEFINED> instruction: 0xf10da004
    42e4:	strls	r0, [r0], -r8, lsr #20
    42e8:	bl	ff6c22e8 <__assert_fail@plt+0xff6bf754>
    42ec:			; <UNDEFINED> instruction: 0xf7fe4628
    42f0:			; <UNDEFINED> instruction: 0x464aebd2
    42f4:			; <UNDEFINED> instruction: 0x46294650
    42f8:	blx	fffc22fc <__assert_fail@plt+0xfffbf768>
    42fc:	ldmiblt	r8!, {r0, r7, r9, sl, lr}^
    4300:			; <UNDEFINED> instruction: 0xf7fe4628
    4304:			; <UNDEFINED> instruction: 0x4649e998
    4308:			; <UNDEFINED> instruction: 0xf005a80d
    430c:	strmi	pc, [r1], fp, lsl #16
    4310:			; <UNDEFINED> instruction: 0xf8dfb9a8
    4314:	cdp	7, 1, cr1, cr8, cr8, {6}
    4318:	stmdals	sp, {r4, r9, fp, sp}
    431c:			; <UNDEFINED> instruction: 0xf0054479
    4320:			; <UNDEFINED> instruction: 0x4681f839
    4324:			; <UNDEFINED> instruction: 0xf8dfb958
    4328:	mrc	7, 0, r1, cr8, cr8, {5}
    432c:	stmdals	sp, {r4, r7, r9, fp, sp}
    4330:			; <UNDEFINED> instruction: 0xf0054479
    4334:	strmi	pc, [r1], pc, lsr #16
    4338:			; <UNDEFINED> instruction: 0xf0002800
    433c:	strcs	r8, [r0, #-181]	; 0xffffff4b
    4340:			; <UNDEFINED> instruction: 0xf005980d
    4344:	stmdals	ip, {r0, r1, fp, ip, sp, lr, pc}
    4348:	ldmdb	r4!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    434c:			; <UNDEFINED> instruction: 0xf7fe980b
    4350:	stmdals	sl, {r1, r4, r5, r6, r8, fp, sp, lr, pc}
    4354:	stmdb	lr!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4358:			; <UNDEFINED> instruction: 0xf7fe4628
    435c:	strbmi	lr, [r0], -ip, ror #18
    4360:	stm	r8, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4364:	svceq	0x0000f1b9
    4368:	svcge	0x0049f43f
    436c:	ldrmi	r4, [sl], fp, asr #12
    4370:			; <UNDEFINED> instruction: 0xf8dfe74a
    4374:	stmiavs	r1!, {r4, r5, r6, r8, r9, sl}
    4378:			; <UNDEFINED> instruction: 0xf0094478
    437c:			; <UNDEFINED> instruction: 0xe73efe59
    4380:	bvs	6eaf9c <__assert_fail@plt+0x6e8408>
    4384:	bcc	43fbac <__assert_fail@plt+0x43d018>
    4388:			; <UNDEFINED> instruction: 0xf0002b00
    438c:			; <UNDEFINED> instruction: 0xf8df8082
    4390:			; <UNDEFINED> instruction: 0x46190758
    4394:			; <UNDEFINED> instruction: 0xf0094478
    4398:	str	pc, [r8, fp, asr #28]
    439c:	b	64239c <__assert_fail@plt+0x63f808>
    43a0:	ldrtmi	fp, [r0], -r6, lsl #5
    43a4:	bl	e423a4 <__assert_fail@plt+0xe3f810>
    43a8:	bne	43fc18 <__assert_fail@plt+0x43d084>
    43ac:			; <UNDEFINED> instruction: 0xf8df4602
    43b0:	ldrbtmi	r0, [r8], #-1852	; 0xfffff8c4
    43b4:	cdp2	0, 6, cr15, cr14, cr9, {0}
    43b8:			; <UNDEFINED> instruction: 0xf7fee70f
    43bc:	strmi	lr, [r6], -sl, lsl #20
    43c0:	addlt	fp, r6, #32, 2
    43c4:	cmpeq	r1, #72, 4	; 0x80000004	; <UNPREDICTABLE>
    43c8:			; <UNDEFINED> instruction: 0xd053429e
    43cc:			; <UNDEFINED> instruction: 0xf7fe4630
    43d0:	strtmi	lr, [r9], -r4, lsr #22
    43d4:			; <UNDEFINED> instruction: 0xf8df4602
    43d8:	ldrbtmi	r0, [r8], #-1816	; 0xfffff8e8
    43dc:	cdp2	0, 5, cr15, cr10, cr9, {0}
    43e0:			; <UNDEFINED> instruction: 0xf7fe4628
    43e4:	ldrbt	lr, [r8], r8, asr #16
    43e8:			; <UNDEFINED> instruction: 0xf8df4601
    43ec:	ldrbtmi	r0, [r8], #-1800	; 0xfffff8f8
    43f0:	b	fe8423f0 <__assert_fail@plt+0xfe83f85c>
    43f4:			; <UNDEFINED> instruction: 0xf8dfe76a
    43f8:	ldrbtmi	r0, [r8], #-1792	; 0xfffff900
    43fc:	cdp2	0, 14, cr15, cr2, cr9, {0}
    4400:			; <UNDEFINED> instruction: 0xf0099e0c
    4404:	strmi	pc, [r1], -r5, lsr #27
    4408:			; <UNDEFINED> instruction: 0xf0124630
    440c:	strb	pc, [r5, #-3269]!	; 0xfffff33b	; <UNPREDICTABLE>
    4410:	usatne	pc, #8, pc, asr #17	; <UNPREDICTABLE>
    4414:	beq	ff9c0558 <__assert_fail@plt+0xff9bd9c4>
    4418:	usateq	pc, #4, pc, asr #17	; <UNPREDICTABLE>
    441c:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    4420:	cdp2	0, 3, cr15, cr8, cr9, {0}
    4424:			; <UNDEFINED> instruction: 0xf7fee70f
    4428:	blx	7feb80 <__assert_fail@plt+0x7fbfec>
    442c:	strbmi	pc, [r8], -r0, lsl #19	; <UNPREDICTABLE>
    4430:	b	ffcc2430 <__assert_fail@plt+0xffcbf89c>
    4434:			; <UNDEFINED> instruction: 0xf8df4601
    4438:	ldrbtmi	r0, [r8], #-1740	; 0xfffff934
    443c:	cdp2	0, 2, cr15, cr10, cr9, {0}
    4440:			; <UNDEFINED> instruction: 0xf7fee77e
    4444:	strmi	lr, [r1], -sl, ror #21
    4448:	ssateq	pc, #29, pc, asr #17	; <UNPREDICTABLE>
    444c:			; <UNDEFINED> instruction: 0xf0094478
    4450:	ldrbt	pc, [r8], r1, lsr #28	; <UNPREDICTABLE>
    4454:	ssatne	pc, #21, pc, asr #17	; <UNPREDICTABLE>
    4458:	beq	140059c <__assert_fail@plt+0x13fda08>
    445c:	ssateq	pc, #17, pc, asr #17	; <UNPREDICTABLE>
    4460:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    4464:	cdp2	0, 1, cr15, cr6, cr9, {0}
    4468:			; <UNDEFINED> instruction: 0xf7fee6ed
    446c:	blx	7feb3c <__assert_fail@plt+0x7fbfa8>
    4470:	strb	pc, [r9], r0, lsl #21	; <UNPREDICTABLE>
    4474:			; <UNDEFINED> instruction: 0xf7fd4628
    4478:			; <UNDEFINED> instruction: 0xe6b1effe
    447c:			; <UNDEFINED> instruction: 0x1694f8df
    4480:	beq	14005c4 <__assert_fail@plt+0x13fda30>
    4484:			; <UNDEFINED> instruction: 0x0690f8df
    4488:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    448c:	cdp2	0, 0, cr15, cr2, cr9, {0}
    4490:			; <UNDEFINED> instruction: 0xf8dfe6d9
    4494:	strbmi	r0, [r5], -r8, lsl #13
    4498:	bne	fe43fd00 <__assert_fail@plt+0xfe43d16c>
    449c:	ldmdbeq	r3!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}^
    44a0:			; <UNDEFINED> instruction: 0xf0094478
    44a4:			; <UNDEFINED> instruction: 0xe74bfdf7
    44a8:			; <UNDEFINED> instruction: 0x2674f8df
    44ac:			; <UNDEFINED> instruction: 0x1674f8df
    44b0:	ldrbtmi	r9, [sl], #-2061	; 0xfffff7f3
    44b4:			; <UNDEFINED> instruction: 0xf0044479
    44b8:	strmi	pc, [r1], sp, ror #30
    44bc:			; <UNDEFINED> instruction: 0xf47f2800
    44c0:			; <UNDEFINED> instruction: 0xf8dfaf3e
    44c4:			; <UNDEFINED> instruction: 0xf8df2664
    44c8:	stmdals	sp, {r2, r5, r6, r9, sl, ip}
    44cc:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
    44d0:			; <UNDEFINED> instruction: 0xff60f004
    44d4:	stmdacs	r0, {r0, r7, r9, sl, lr}
    44d8:	svcge	0x0031f47f
    44dc:			; <UNDEFINED> instruction: 0x2650f8df
    44e0:			; <UNDEFINED> instruction: 0x1650f8df
    44e4:	ldrbtmi	r9, [sl], #-2061	; 0xfffff7f3
    44e8:			; <UNDEFINED> instruction: 0xf0044479
    44ec:	pkhtbmi	pc, r1, r3, asr #30	; <UNPREDICTABLE>
    44f0:			; <UNDEFINED> instruction: 0xf47f2800
    44f4:	blls	17018c <__assert_fail@plt+0x16d5f8>
    44f8:	stmdblt	r5!, {r0, r2, r3, r4, r6, r9, fp, sp, lr}
    44fc:	stmdavs	sp!, {r1, r6, r9, sp, lr, pc}
    4500:			; <UNDEFINED> instruction: 0xf0002d00
    4504:	stmdals	sp, {r0, r1, r2, r3, r4, r5, r9, pc}
    4508:	tsteq	r8, r5, lsl #2	; <UNPREDICTABLE>
    450c:			; <UNDEFINED> instruction: 0xf0042200
    4510:	stmdacs	r0, {r0, r6, r8, r9, sl, fp, ip, sp, lr, pc}
    4514:			; <UNDEFINED> instruction: 0x4681d0f3
    4518:	ldr	r2, [r1, -r0, lsl #10]
    451c:			; <UNDEFINED> instruction: 0x1618f8df
    4520:	beq	1400664 <__assert_fail@plt+0x13fdad0>
    4524:			; <UNDEFINED> instruction: 0x0614f8df
    4528:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    452c:	ldc2	0, cr15, [r2, #36]!	; 0x24
    4530:	stmdage	sp, {r0, r3, r7, r9, sl, sp, lr, pc}
    4534:			; <UNDEFINED> instruction: 0xf0014631
    4538:	strmi	pc, [r2], r1, asr #26
    453c:			; <UNDEFINED> instruction: 0xf47f2800
    4540:			; <UNDEFINED> instruction: 0xf8dfad8b
    4544:			; <UNDEFINED> instruction: 0x463105fc
    4548:	ldrbtmi	r9, [r8], #-3853	; 0xfffff0f3
    454c:	mrc	7, 4, APSR_nzcv, cr0, cr13, {7}
    4550:	stmdacs	r0, {r0, r7, r9, sl, lr}
    4554:	strbhi	pc, [r1], #0	; <UNPREDICTABLE>
    4558:			; <UNDEFINED> instruction: 0x4651a815
    455c:			; <UNDEFINED> instruction: 0xf00e9006
    4560:			; <UNDEFINED> instruction: 0xf8dff83d
    4564:	stmdals	r6, {r5, r6, r7, r8, sl, ip}
    4568:			; <UNDEFINED> instruction: 0xf00e4479
    456c:	stmdavs	fp!, {r0, r1, r4, r6, fp, ip, sp, lr, pc}
    4570:	blcs	2a590 <__assert_fail@plt+0x279fc>
    4574:	ldrthi	pc, [ip], #-0	; <UNPREDICTABLE>
    4578:	vstrle	d2, [r6, #-4]
    457c:	strbne	pc, [r8, #2271]	; 0x8df	; <UNPREDICTABLE>
    4580:	ldrbtmi	r9, [r9], #-6
    4584:			; <UNDEFINED> instruction: 0xf846f00e
    4588:			; <UNDEFINED> instruction: 0xf8df9806
    458c:	andls	r1, r6, r0, asr #11
    4590:			; <UNDEFINED> instruction: 0xf00e4479
    4594:			; <UNDEFINED> instruction: 0xf8dff83f
    4598:	stmdals	r6, {r3, r4, r5, r7, r8, sl, ip}
    459c:			; <UNDEFINED> instruction: 0xf00e4479
    45a0:			; <UNDEFINED> instruction: 0xf8dff839
    45a4:	stmdals	r6, {r4, r5, r7, r8, sl, ip}
    45a8:			; <UNDEFINED> instruction: 0xf00e4479
    45ac:			; <UNDEFINED> instruction: 0xf8dff833
    45b0:	stmdals	r6, {r3, r5, r7, r8, sl, ip}
    45b4:			; <UNDEFINED> instruction: 0xf00e4479
    45b8:			; <UNDEFINED> instruction: 0xf8dff82d
    45bc:	stmdals	r6, {r5, r7, r8, sl, ip}
    45c0:			; <UNDEFINED> instruction: 0xf00e4479
    45c4:	ldrtmi	pc, [r9], -r7, lsr #16	; <UNPREDICTABLE>
    45c8:			; <UNDEFINED> instruction: 0xf00e9806
    45cc:			; <UNDEFINED> instruction: 0xf8dff823
    45d0:	stmdals	r6, {r4, r7, r8, sl, ip}
    45d4:			; <UNDEFINED> instruction: 0xf00e4479
    45d8:			; <UNDEFINED> instruction: 0xf8dff81d
    45dc:	stmdals	r6, {r3, r7, r8, sl, ip}
    45e0:			; <UNDEFINED> instruction: 0xf00e4479
    45e4:	stmdals	r6, {r0, r1, r2, r4, fp, ip, sp, lr, pc}
    45e8:			; <UNDEFINED> instruction: 0xf00e4649
    45ec:			; <UNDEFINED> instruction: 0xf8dff813
    45f0:	stmdals	r6, {r3, r4, r5, r6, r8, sl, ip}
    45f4:			; <UNDEFINED> instruction: 0xf00e4479
    45f8:			; <UNDEFINED> instruction: 0xf8dff80d
    45fc:	stmdals	r6, {r4, r5, r6, r8, sl, ip}
    4600:			; <UNDEFINED> instruction: 0xf00e4479
    4604:	ldmib	sp, {r0, r1, r2, fp, ip, sp, lr, pc}^
    4608:			; <UNDEFINED> instruction: 0xf00e1005
    460c:	stmdals	r6, {r0, r1, fp, ip, sp, lr, pc}
    4610:			; <UNDEFINED> instruction: 0xf00d2100
    4614:	stmdals	r6, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    4618:			; <UNDEFINED> instruction: 0xf00e2100
    461c:	strmi	pc, [r7], -r5, asr #16
    4620:			; <UNDEFINED> instruction: 0xf0002800
    4624:	movwcs	r8, #1020	; 0x3fc
    4628:	ldrmi	r6, [sl], -r8, lsr #19
    462c:	stmib	sp, {r0, r3, r4, r5, r9, sl, lr}^
    4630:	movwls	r3, #769	; 0x301
    4634:	blx	ff140680 <__assert_fail@plt+0xff13daec>
    4638:			; <UNDEFINED> instruction: 0xf0402800
    463c:			; <UNDEFINED> instruction: 0x46488412
    4640:	svc	0x0018f7fd
    4644:			; <UNDEFINED> instruction: 0xf7fd4638
    4648:			; <UNDEFINED> instruction: 0xf8dfef16
    464c:	stmdals	sp, {r2, r5, r8, sl, ip}
    4650:			; <UNDEFINED> instruction: 0xf00a4479
    4654:	stmdacs	r0, {r0, r1, r2, r5, r6, r7, r9, fp, ip, sp, lr, pc}
    4658:	bicshi	pc, r4, #64	; 0x40
    465c:	ldreq	pc, [r4, #-2271]	; 0xfffff721
    4660:	stmdbls	lr, {r1, r4, r5, r9, sl, lr}
    4664:			; <UNDEFINED> instruction: 0xf0094478
    4668:	bls	3839fc <__assert_fail@plt+0x380e68>
    466c:	movwcs	r4, #1584	; 0x630
    4670:	andls	r9, r7, #1140850688	; 0x44000000
    4674:			; <UNDEFINED> instruction: 0xf7ff9315
    4678:	andls	pc, r6, r9, lsl #17
    467c:			; <UNDEFINED> instruction: 0xf0002800
    4680:	blls	1a552c <__assert_fail@plt+0x1a2998>
    4684:	bcc	43feac <__assert_fail@plt+0x43d318>
    4688:	strbtne	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
    468c:	ldrbtmi	r2, [r9], #-0
    4690:	stmia	r4!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4694:	stmdacs	r0, {r0, r7, r9, sl, lr}
    4698:	mvnshi	pc, #0
    469c:			; <UNDEFINED> instruction: 0xf8df4601
    46a0:	svcge	0x001104dc
    46a4:			; <UNDEFINED> instruction: 0xf7fe4478
    46a8:			; <UNDEFINED> instruction: 0xf8dfe946
    46ac:			; <UNDEFINED> instruction: 0xf8df34d4
    46b0:			; <UNDEFINED> instruction: 0x463214d4
    46b4:			; <UNDEFINED> instruction: 0x4648447b
    46b8:			; <UNDEFINED> instruction: 0xf7fe4479
    46bc:			; <UNDEFINED> instruction: 0x4648e9f2
    46c0:	stmib	r8!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    46c4:	ldrtmi	r9, [r8], -r7, lsl #20
    46c8:			; <UNDEFINED> instruction: 0xf7ff4649
    46cc:	andls	pc, r7, r5, lsl r9	; <UNPREDICTABLE>
    46d0:			; <UNDEFINED> instruction: 0xf0402800
    46d4:	strbmi	r8, [r8], -pc, lsl #1
    46d8:	svc	0x00acf7fd
    46dc:	ldmdage	r5, {r0, r1, r2, r8, fp, ip, pc}
    46e0:	cdp2	0, 2, cr15, cr0, cr4, {0}
    46e4:			; <UNDEFINED> instruction: 0xf0402800
    46e8:			; <UNDEFINED> instruction: 0xf8df838a
    46ec:	cfcmps	r1, mvf8, mvf12
    46f0:	ldmdals	r5, {r4, r9, fp, sp}
    46f4:			; <UNDEFINED> instruction: 0xf0044479
    46f8:	stmdacs	r0, {r0, r2, r3, r6, r9, sl, fp, ip, sp, lr, pc}
    46fc:	cmnhi	pc, #64	; 0x40	; <UNPREDICTABLE>
    4700:	strne	pc, [r8], #2271	; 0x8df
    4704:	ldmdals	r5, {r1, r4, r5, r9, sl, lr}
    4708:			; <UNDEFINED> instruction: 0xf0044479
    470c:	stmdacs	r0, {r0, r1, r6, r9, sl, fp, ip, sp, lr, pc}
    4710:	cmnhi	r5, #64	; 0x40	; <UNPREDICTABLE>
    4714:	ldrbtcs	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    4718:	ldrbtne	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    471c:	ldrbtmi	r9, [sl], #-2069	; 0xfffff7eb
    4720:			; <UNDEFINED> instruction: 0xf0044479
    4724:	stmdacs	r0, {r0, r1, r2, r4, r5, r9, sl, fp, ip, sp, lr, pc}
    4728:	msrhi	SPSR_fc, #64	; 0x40
    472c:	strbtcs	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    4730:	strbtne	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    4734:	ldrbtmi	r9, [sl], #-2069	; 0xfffff7eb
    4738:			; <UNDEFINED> instruction: 0xf0044479
    473c:	stmdacs	r0, {r0, r1, r3, r5, r9, sl, fp, ip, sp, lr, pc}
    4740:	cmphi	sp, #64	; 0x40	; <UNPREDICTABLE>
    4744:	ldrbcs	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    4748:	ldrbne	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    474c:	ldrbtmi	r9, [sl], #-2069	; 0xfffff7eb
    4750:			; <UNDEFINED> instruction: 0xf0044479
    4754:	stmdacs	r0, {r0, r1, r2, r3, r4, r9, sl, fp, ip, sp, lr, pc}
    4758:	cmphi	r1, #64	; 0x40	; <UNPREDICTABLE>
    475c:	ldrdls	pc, [r4], -r5	; <UNPREDICTABLE>
    4760:			; <UNDEFINED> instruction: 0xf109e009
    4764:	andcs	r0, r0, #8, 2
    4768:	cdp2	0, 1, cr15, cr4, cr4, {0}
    476c:			; <UNDEFINED> instruction: 0xf0402800
    4770:			; <UNDEFINED> instruction: 0xf8d98346
    4774:	ldmdals	r5, {ip, pc}
    4778:	svceq	0x0000f1b9
    477c:			; <UNDEFINED> instruction: 0xf8dfd1f1
    4780:			; <UNDEFINED> instruction: 0xf8df3428
    4784:	ldrbtmi	r2, [fp], #-1064	; 0xfffffbd8
    4788:			; <UNDEFINED> instruction: 0x4619447a
    478c:	bcc	43ffb4 <__assert_fail@plt+0x43d420>
    4790:	cdp2	0, 0, cr15, cr0, cr4, {0}
    4794:			; <UNDEFINED> instruction: 0xf0402800
    4798:	ldmdals	r5, {r1, r4, r5, r8, r9, pc}
    479c:	cdp2	0, 13, cr15, cr4, cr4, {0}
    47a0:			; <UNDEFINED> instruction: 0xf0402800
    47a4:			; <UNDEFINED> instruction: 0xf8df832c
    47a8:	cfmuls	mvf2, mvf8, mvf8
    47ac:	ldmdals	r5, {r4, r9, fp, ip}
    47b0:			; <UNDEFINED> instruction: 0xf004447a
    47b4:	stmdacs	r0, {r0, r1, r2, r3, r5, r6, r7, r8, sl, fp, ip, sp, lr, pc}
    47b8:	msrhi	CPSR_c, #64	; 0x40
    47bc:	ldmdals	r5, {r0, r2, r3, r4, r5, r6, r7, r8, fp, lr}
    47c0:			; <UNDEFINED> instruction: 0xf0044479
    47c4:	stmdacs	r0, {r0, r1, r2, r3, r4, r5, r6, r9, sl, fp, ip, sp, lr, pc}
    47c8:	tsthi	r9, #64	; 0x40	; <UNPREDICTABLE>
    47cc:			; <UNDEFINED> instruction: 0xee184afa
    47d0:	ldmdals	r5, {r4, r9, fp, ip}
    47d4:			; <UNDEFINED> instruction: 0xf004447a
    47d8:	stmdacs	r0, {r0, r2, r3, r4, r6, r7, r8, sl, fp, ip, sp, lr, pc}
    47dc:	movwhi	pc, #61504	; 0xf040	; <UNPREDICTABLE>
    47e0:			; <UNDEFINED> instruction: 0x46399815
    47e4:	cdp2	0, 7, cr15, cr14, cr4, {0}
    47e8:			; <UNDEFINED> instruction: 0xf0402800
    47ec:	ldmdals	r5, {r3, r8, r9, pc}
    47f0:			; <UNDEFINED> instruction: 0xf9fcf001
    47f4:			; <UNDEFINED> instruction: 0xf0049815
    47f8:	ldmdals	r1, {r0, r3, r5, r7, r8, sl, fp, ip, sp, lr, pc}
    47fc:	svc	0x001af7fd
    4800:	strbmi	r4, [r8], -lr, ror #23
    4804:	mcr	4, 0, r4, cr8, cr11, {3}
    4808:			; <UNDEFINED> instruction: 0xf7fd3a10
    480c:	stmdals	r6, {r2, r4, r8, r9, sl, fp, sp, lr, pc}
    4810:	mrc	7, 1, APSR_nzcv, cr0, cr13, {7}
    4814:			; <UNDEFINED> instruction: 0xf7fd9805
    4818:	svcls	0x000dee2e
    481c:	bcs	440084 <__assert_fail@plt+0x43d4f0>
    4820:	cdp	3, 1, cr2, cr8, cr0, {0}
    4824:	stmibvs	r8!, {r4, r7, r9, fp, ip}^
    4828:			; <UNDEFINED> instruction: 0xf0059705
    482c:	pkhtbmi	pc, r1, r7, asr #27	; <UNPREDICTABLE>
    4830:	stmdacs	r0, {r0, r2, r3, ip, pc}
    4834:	msrhi	CPSR_sxc, #0
    4838:			; <UNDEFINED> instruction: 0xf7fe2102
    483c:	strmi	lr, [r1], lr, ror #16
    4840:			; <UNDEFINED> instruction: 0xf47f2800
    4844:	cmpcs	r0, r9, lsl #24
    4848:			; <UNDEFINED> instruction: 0xf7fd4630
    484c:	stmdacs	r0, {r2, r4, r5, r7, r8, r9, sl, fp, sp, lr, pc}
    4850:	orrhi	pc, fp, #0
    4854:	blne	fe0ef8c0 <__assert_fail@plt+0xfe0ecd2c>
    4858:	andcs	r4, r8, r2, lsr r6
    485c:			; <UNDEFINED> instruction: 0xf7fe4621
    4860:	strbmi	lr, [r8], -r8, lsl #17
    4864:	mcr	7, 0, pc, cr6, cr13, {7}	; <UNPREDICTABLE>
    4868:	strbmi	r4, [sl], -r0, lsr #12
    486c:			; <UNDEFINED> instruction: 0xf00c211c
    4870:			; <UNDEFINED> instruction: 0x4604ffbd
    4874:			; <UNDEFINED> instruction: 0xf0002800
    4878:	stmdals	sp, {r2, r5, r8, r9, pc}
    487c:	ldcl	7, cr15, [sl, #1012]!	; 0x3f4
    4880:	andls	pc, r0, sp, asr #17
    4884:	bcs	4400ec <__assert_fail@plt+0x43d558>
    4888:	cfmsub32	mvax1, mvfx4, mvfx8, mvfx3
    488c:	stmibvs	r8!, {r4, r7, r9, fp, ip}^
    4890:	stc2	0, cr15, [r4, #20]!
    4894:	andls	r4, sp, r7, lsl #12
    4898:			; <UNDEFINED> instruction: 0xf0002800
    489c:	ldmdage	r5, {r1, r4, r8, r9, pc}
    48a0:	andls	r4, r6, r9, asr #12
    48a4:	cdp2	0, 9, cr15, cr10, cr13, {0}
    48a8:	stmdals	r6, {r0, r2, r6, r7, r8, fp, lr}
    48ac:			; <UNDEFINED> instruction: 0xf00d4479
    48b0:	stmdavs	fp!, {r0, r4, r5, r7, r9, sl, fp, ip, sp, lr, pc}
    48b4:	blcs	2a8d4 <__assert_fail@plt+0x27d40>
    48b8:	movwhi	pc, #36864	; 0x9000	; <UNPREDICTABLE>
    48bc:	vstrle	d2, [r5, #-4]
    48c0:	andls	r4, r6, r0, asr #19
    48c4:			; <UNDEFINED> instruction: 0xf00d4479
    48c8:	stmdals	r6, {r0, r2, r5, r7, r9, sl, fp, ip, sp, lr, pc}
    48cc:			; <UNDEFINED> instruction: 0x900649be
    48d0:			; <UNDEFINED> instruction: 0xf00d4479
    48d4:	ldmibmi	sp!, {r0, r1, r2, r3, r4, r7, r9, sl, fp, ip, sp, lr, pc}
    48d8:	ldrbtmi	r9, [r9], #-2054	; 0xfffff7fa
    48dc:	cdp2	0, 9, cr15, cr10, cr13, {0}
    48e0:	stmdals	r6, {r0, r1, r3, r4, r5, r7, r8, fp, lr}
    48e4:			; <UNDEFINED> instruction: 0xf00d4479
    48e8:	ldmibmi	sl!, {r0, r2, r4, r7, r9, sl, fp, ip, sp, lr, pc}
    48ec:	ldrbtmi	r9, [r9], #-2054	; 0xfffff7fa
    48f0:	cdp2	0, 9, cr15, cr0, cr13, {0}
    48f4:	stmdals	r6, {r3, r4, r5, r7, r8, fp, lr}
    48f8:			; <UNDEFINED> instruction: 0xf00d4479
    48fc:	stmdals	r6, {r0, r1, r3, r7, r9, sl, fp, ip, sp, lr, pc}
    4900:			; <UNDEFINED> instruction: 0xf00d4639
    4904:	ldmibmi	r5!, {r0, r1, r2, r7, r9, sl, fp, ip, sp, lr, pc}
    4908:	ldrbtmi	r9, [r9], #-2054	; 0xfffff7fa
    490c:	cdp2	0, 8, cr15, cr2, cr13, {0}
    4910:	stmdals	r6, {r0, r1, r4, r5, r7, r8, fp, lr}
    4914:			; <UNDEFINED> instruction: 0xf00d4479
    4918:	ldmibmi	r2!, {r0, r2, r3, r4, r5, r6, r9, sl, fp, ip, sp, lr, pc}
    491c:	ldrbtmi	r9, [r9], #-2054	; 0xfffff7fa
    4920:	cdp2	0, 7, cr15, cr8, cr13, {0}
    4924:	stmdals	r6, {r4, r5, r7, r8, fp, lr}
    4928:			; <UNDEFINED> instruction: 0xf00d4479
    492c:	ldmib	sp, {r0, r1, r4, r5, r6, r9, sl, fp, ip, sp, lr, pc}^
    4930:			; <UNDEFINED> instruction: 0xf00d1005
    4934:	stmdals	r6, {r0, r1, r2, r3, r5, r6, r9, sl, fp, ip, sp, lr, pc}
    4938:			; <UNDEFINED> instruction: 0xf00d2100
    493c:	stmdals	r6, {r0, r1, r3, r5, r6, r9, sl, fp, ip, sp, lr, pc}
    4940:			; <UNDEFINED> instruction: 0xf00d2100
    4944:			; <UNDEFINED> instruction: 0x4681feb1
    4948:			; <UNDEFINED> instruction: 0xf0002800
    494c:	movwcs	r8, #750	; 0x2ee
    4950:	stmib	sp, {r0, r9, sl, lr}^
    4954:	ldrmi	r3, [sl], -r1, lsl #6
    4958:	stmibvs	r8!, {r8, r9, ip, pc}
    495c:			; <UNDEFINED> instruction: 0xf930f011
    4960:	stmdacs	r0, {r0, r2, r9, sl, lr}
    4964:	sbcshi	pc, r0, #64	; 0x40
    4968:			; <UNDEFINED> instruction: 0xf7fd4648
    496c:	ldmmi	pc, {r2, r7, r8, sl, fp, sp, lr, pc}	; <UNPREDICTABLE>
    4970:	stmdbls	lr, {r1, r4, r5, r9, sl, lr}
    4974:			; <UNDEFINED> instruction: 0xf0094478
    4978:			; <UNDEFINED> instruction: 0xf7fffb5b
    497c:	strbmi	fp, [ip], -sp, ror #22
    4980:	bllt	1ac2984 <__assert_fail@plt+0x1abfdf0>
    4984:	umaalpl	pc, r0, sp, r8	; <UNPREDICTABLE>
    4988:			; <UNDEFINED> instruction: 0xf015980d
    498c:			; <UNDEFINED> instruction: 0xf0400601
    4990:	ldfmid	f0, [r7, #260]	; 0x104
    4994:	ldrbtmi	r4, [sp], #-2711	; 0xfffff569
    4998:			; <UNDEFINED> instruction: 0x4629447a
    499c:	ldc2l	0, cr15, [sl], #16
    49a0:	stmdacs	r0, {r0, r7, r9, sl, lr}
    49a4:	cfstrdge	mvd15, [fp], {127}	; 0x7f
    49a8:			; <UNDEFINED> instruction: 0xf004980d
    49ac:	strmi	pc, [r1], sp, asr #27
    49b0:			; <UNDEFINED> instruction: 0xf47f2800
    49b4:	bmi	fe42fccc <__assert_fail@plt+0xfe42d138>
    49b8:	stmdals	sp, {r0, r3, r5, r9, sl, lr}
    49bc:			; <UNDEFINED> instruction: 0xf004447a
    49c0:	strmi	pc, [r1], r9, ror #25
    49c4:			; <UNDEFINED> instruction: 0xf47f2800
    49c8:	stmibmi	ip, {r1, r3, r4, r5, r7, sl, fp, sp, pc}
    49cc:	ldrbtmi	r9, [r9], #-2061	; 0xfffff7f3
    49d0:	ldc2l	0, cr15, [r8, #-16]!
    49d4:	stmdacs	r0, {r0, r7, r9, sl, lr}
    49d8:	cfldrsge	mvf15, [r1], #508	; 0x1fc
    49dc:	strtmi	r4, [r9], -r8, lsl #21
    49e0:	ldrbtmi	r9, [sl], #-2061	; 0xfffff7f3
    49e4:	ldc2l	0, cr15, [r6], {4}
    49e8:	stmdacs	r0, {r0, r7, r9, sl, lr}
    49ec:	cfstrsge	mvf15, [r7], #508	; 0x1fc
    49f0:	ldrbmi	r9, [r1], -sp, lsl #16
    49f4:	ldc2l	0, cr15, [r6, #-16]!
    49f8:	stmdacs	r0, {r0, r7, r9, sl, lr}
    49fc:	cfldrsge	mvf15, [pc], {127}	; 0x7f
    4a00:	strcs	r9, [r0, #-2061]	; 0xfffff7f3
    4a04:			; <UNDEFINED> instruction: 0xf8f2f001
    4a08:	ldr	r4, [r9], #1665	; 0x681
    4a0c:	vpadd.i8	q10, q0, <illegal reg q14.5>
    4a10:	ldmdbmi	sp!, {r1, r4, r7, r9, lr}^
    4a14:	ldrbtmi	r4, [fp], #-2173	; 0xfffff783
    4a18:			; <UNDEFINED> instruction: 0x33284479
    4a1c:			; <UNDEFINED> instruction: 0xf0094478
    4a20:			; <UNDEFINED> instruction: 0xf7fdfcc7
    4a24:			; <UNDEFINED> instruction: 0xf8ddeed6
    4a28:			; <UNDEFINED> instruction: 0x465cb014
    4a2c:	blx	fe0432b0 <__assert_fail@plt+0xfe04071c>
    4a30:	bllt	4c2a34 <__assert_fail@plt+0x4bfea0>
    4a34:	mcr	7, 6, pc, cr12, cr13, {7}	; <UNPREDICTABLE>
    4a38:	teqlt	r0, r2, lsl #13
    4a3c:	blx	fe0432c0 <__assert_fail@plt+0xfe04072c>
    4a40:	cmpeq	r1, #72, 4	; 0x80000004	; <UNPREDICTABLE>
    4a44:			; <UNDEFINED> instruction: 0xf000459a
    4a48:			; <UNDEFINED> instruction: 0x46508232
    4a4c:			; <UNDEFINED> instruction: 0xf7fd2400
    4a50:	stmdbls	r5, {r2, r5, r6, r7, r8, r9, sl, fp, sp, lr, pc}
    4a54:	stmdami	lr!, {r1, r9, sl, lr}^
    4a58:			; <UNDEFINED> instruction: 0xf0094478
    4a5c:			; <UNDEFINED> instruction: 0xf7fffb1b
    4a60:	svclt	0x0000bafb
    4a64:	andeq	sl, r2, r2, ror #28
    4a68:	andeq	r0, r0, r0, lsl #6
    4a6c:	andeq	r4, r1, lr, asr ip
    4a70:	andeq	sl, r2, r0, lsr lr
    4a74:	andeq	r5, r1, lr, asr #2
    4a78:	andeq	r0, r0, r0, lsr r3
    4a7c:			; <UNDEFINED> instruction: 0x000151be
    4a80:	andeq	r5, r1, sl, lsr #3
    4a84:			; <UNDEFINED> instruction: 0x000151b0
    4a88:	ldrdeq	r5, [r1], -r2
    4a8c:	ldrdeq	r5, [r1], -r6
    4a90:	andeq	r6, r1, r6, lsl r1
    4a94:	muleq	r1, lr, r1
    4a98:	andeq	r4, r1, r6, lsl fp
    4a9c:	andeq	r4, r1, ip, lsl fp
    4aa0:	andeq	r5, r1, r6, ror #8
    4aa4:			; <UNDEFINED> instruction: 0x000153be
    4aa8:	andeq	sl, r2, r8, lsr #24
    4aac:	andeq	r4, r1, r4, lsr sl
    4ab0:	andeq	r4, r1, r6, lsr sl
    4ab4:	andeq	r5, r1, sl, lsl #21
    4ab8:	andeq	r4, r1, r4, lsl #21
    4abc:	andeq	r6, r1, r0, ror #20
    4ac0:	andeq	r4, r1, sl, asr #19
    4ac4:	ldrdeq	r4, [r1], -ip
    4ac8:	andeq	r5, r1, ip, lsr #4
    4acc:	strdeq	r4, [r1], -sl
    4ad0:	andeq	r4, r1, lr, lsl #19
    4ad4:	andeq	r4, r1, r0, lsr #13
    4ad8:	andeq	r4, r1, ip, asr #19
    4adc:	ldrdeq	r4, [r1], -ip
    4ae0:	ldrdeq	r4, [r1], -r0
    4ae4:	andeq	r4, r1, ip, lsl #16
    4ae8:	muleq	r1, ip, r8
    4aec:	andeq	r4, r1, lr, ror #9
    4af0:	andeq	r4, r1, sl, lsr #10
    4af4:	andeq	r4, r1, lr, ror #16
    4af8:	muleq	r1, r2, ip
    4afc:	andeq	r5, r1, r8, ror r0
    4b00:	andeq	r4, r1, r6, asr #25
    4b04:	andeq	r4, r1, lr, lsl r5
    4b08:	andeq	r4, r1, ip, lsl ip
    4b0c:	andeq	r4, r1, r8, ror #24
    4b10:	andeq	r4, r1, r2, lsl #25
    4b14:	andeq	r4, r1, ip, lsl #25
    4b18:	andeq	r4, r1, sl, asr ip
    4b1c:	andeq	r4, r1, ip, ror #14
    4b20:	andeq	r4, r1, r2, asr r8
    4b24:	andeq	r4, r1, r0, ror r8
    4b28:	andeq	r4, r1, r0, ror #16
    4b2c:	andeq	r4, r1, r2, ror #16
    4b30:	andeq	r4, r1, lr, asr r8
    4b34:	andeq	r4, r1, r4, ror #16
    4b38:	andeq	r4, r1, r4, lsl ip
    4b3c:			; <UNDEFINED> instruction: 0x00014bba
    4b40:	andeq	r4, r1, sl, asr #24
    4b44:	andeq	r4, r1, r4, lsl r4
    4b48:	andeq	r4, r1, r2, lsl r4
    4b4c:	andeq	r4, r1, r0, lsl r4
    4b50:	andeq	r4, r1, r8, lsl lr
    4b54:	andeq	r4, r1, r0, lsl r4
    4b58:	andeq	r4, r1, r4, lsl r4
    4b5c:	strdeq	r4, [r1], -ip
    4b60:	andeq	r4, r1, r4, lsl lr
    4b64:	andeq	r4, r1, r4, asr #29
    4b68:	andeq	r4, r1, r4, lsl lr
    4b6c:	ldrdeq	r4, [r1], -r4	; <UNPREDICTABLE>
    4b70:	andeq	r4, r1, ip, ror fp
    4b74:	muleq	r1, r8, fp
    4b78:	andeq	r4, r1, r6, asr #5
    4b7c:	andeq	r4, r1, r4, ror fp
    4b80:			; <UNDEFINED> instruction: 0x00014bb0
    4b84:	andeq	r4, r1, r8, asr #23
    4b88:	andeq	r4, r1, r4, lsl #12
    4b8c:	strdeq	r4, [r1], -r8
    4b90:	andeq	r4, r1, r2, ror ip
    4b94:	andeq	r4, r1, r4, lsl #12
    4b98:	strdeq	r4, [r1], -r6
    4b9c:	strdeq	r4, [r1], -r8
    4ba0:	andeq	r4, r1, lr, asr ip
    4ba4:	strdeq	r4, [r1], -ip
    4ba8:	andeq	r4, r1, lr, lsl #12
    4bac:	ldrdeq	r4, [r1], -r0
    4bb0:	strdeq	r4, [r1], -r4	; <UNPREDICTABLE>
    4bb4:	andeq	r4, r1, r0, lsl #12
    4bb8:	strdeq	r4, [r1], -r8
    4bbc:	ldrdeq	r4, [r1], -ip
    4bc0:	ldrdeq	r4, [r1], -r0
    4bc4:	ldrdeq	r4, [r1], -r0
    4bc8:	ldrdeq	r4, [r1], -r0
    4bcc:	ldrdeq	r4, [r1], -sl
    4bd0:	ldrdeq	r4, [r1], -r4	; <UNPREDICTABLE>
    4bd4:	ldrdeq	r4, [r1], -sl
    4bd8:	andeq	r4, r1, r4, asr #21
    4bdc:			; <UNDEFINED> instruction: 0x00014abe
    4be0:	ldrdeq	r4, [r1], -r4	; <UNPREDICTABLE>
    4be4:	andeq	r4, r1, sl, ror #21
    4be8:	andeq	r4, r1, ip, lsr #17
    4bec:	andeq	r4, r1, r0, lsr #21
    4bf0:	strdeq	r4, [r1], -lr
    4bf4:	andeq	r4, r1, r0, asr #7
    4bf8:	andeq	r4, r1, r8, ror #7
    4bfc:	strdeq	r4, [r1], -r2
    4c00:	andeq	r4, r1, sl, ror #7
    4c04:	muleq	r1, sl, r1
    4c08:	ldrdeq	r4, [r1], -ip
    4c0c:	andeq	r4, r1, ip, lsr #2
    4c10:	andeq	r3, r1, ip, lsr #29
    4c14:	bmi	ffc583dc <__assert_fail@plt+0xffc55848>
    4c18:	ldrbtmi	r4, [sl], #-1149	; 0xfffffb83
    4c1c:			; <UNDEFINED> instruction: 0xf0044629
    4c20:			; <UNDEFINED> instruction: 0x4681fbb9
    4c24:			; <UNDEFINED> instruction: 0xf47f2800
    4c28:	stmdals	sp, {r1, r3, r7, r8, r9, fp, sp, pc}
    4c2c:	stc2	0, cr15, [ip], {4}
    4c30:	stmdacs	r0, {r0, r7, r9, sl, lr}
    4c34:	blge	fe101e38 <__assert_fail@plt+0xfe0ff2a4>
    4c38:	strtmi	r4, [r9], -r9, ror #21
    4c3c:	ldrbtmi	r9, [sl], #-2061	; 0xfffff7f3
    4c40:	blx	fea40c5a <__assert_fail@plt+0xfea3e0c6>
    4c44:	stmdacs	r0, {r0, r7, r9, sl, lr}
    4c48:	blge	1e81e4c <__assert_fail@plt+0x1e7f2b8>
    4c4c:			; <UNDEFINED> instruction: 0xf004980d
    4c50:	sxtab16mi	pc, r1, fp, ror #24	; <UNPREDICTABLE>
    4c54:			; <UNDEFINED> instruction: 0xf47f2800
    4c58:	stmdals	sp, {r1, r4, r5, r6, r8, r9, fp, sp, pc}
    4c5c:	stc2	0, cr15, [lr, #-16]
    4c60:	strtmi	r4, [r9], -r0, ror #21
    4c64:			; <UNDEFINED> instruction: 0x4606447a
    4c68:			; <UNDEFINED> instruction: 0xf004980d
    4c6c:	pkhbtmi	pc, r1, r3, lsl #23	; <UNPREDICTABLE>
    4c70:			; <UNDEFINED> instruction: 0xf47f2800
    4c74:	ldmibmi	ip, {r2, r5, r6, r8, r9, fp, sp, pc}^
    4c78:	ldrbtmi	r9, [r9], #-2061	; 0xfffff7f3
    4c7c:	stc2	0, cr15, [r2], #-16
    4c80:	stmdacs	r0, {r0, r7, r9, sl, lr}
    4c84:	blge	1701e88 <__assert_fail@plt+0x16ff2f4>
    4c88:			; <UNDEFINED> instruction: 0x46294ad8
    4c8c:	ldrbtmi	r9, [sl], #-2061	; 0xfffff7f3
    4c90:	blx	fe040caa <__assert_fail@plt+0xfe03e116>
    4c94:	stmdacs	r0, {r0, r7, r9, sl, lr}
    4c98:	blge	1481e9c <__assert_fail@plt+0x147f308>
    4c9c:	ldrbmi	r9, [r1], -sp, lsl #16
    4ca0:	stc2	0, cr15, [r0], #-16
    4ca4:	stmdacs	r0, {r0, r7, r9, sl, lr}
    4ca8:	blge	1281eac <__assert_fail@plt+0x127f318>
    4cac:			; <UNDEFINED> instruction: 0xf004980d
    4cb0:			; <UNDEFINED> instruction: 0x4681fcb3
    4cb4:			; <UNDEFINED> instruction: 0xf47f2800
    4cb8:	stmdals	sp, {r1, r6, r8, r9, fp, sp, pc}
    4cbc:	ldrtmi	sl, [r1], -fp, lsl #20
    4cc0:	ldc2l	0, cr15, [ip], #16
    4cc4:	stmdacs	r0, {r0, r7, r9, sl, lr}
    4cc8:	blge	e81ecc <__assert_fail@plt+0xe7f338>
    4ccc:			; <UNDEFINED> instruction: 0xf8dd49c8
    4cd0:	ldrbtmi	sl, [r9], #-44	; 0xffffffd4
    4cd4:			; <UNDEFINED> instruction: 0xf7fd900c
    4cd8:	strmi	lr, [r6], -r2, lsl #27
    4cdc:			; <UNDEFINED> instruction: 0xf0002800
    4ce0:	ldfged	f0, [r5, #-384]	; 0xfffffe80
    4ce4:	strtmi	r4, [r8], -r9, asr #12
    4ce8:	ldc2l	0, cr15, [r8], #-52	; 0xffffffcc
    4cec:	strtmi	r4, [r8], -r1, asr #19
    4cf0:			; <UNDEFINED> instruction: 0xf00d4479
    4cf4:	blls	183f38 <__assert_fail@plt+0x1813a4>
    4cf8:	blcs	1ed6c <__assert_fail@plt+0x1c1d8>
    4cfc:	mrshi	pc, (UNDEF: 75)	; <UNPREDICTABLE>
    4d00:	vstrle	d2, [r4, #-4]
    4d04:			; <UNDEFINED> instruction: 0x462849bc
    4d08:			; <UNDEFINED> instruction: 0xf00d4479
    4d0c:	ldmibmi	fp!, {r0, r1, r7, sl, fp, ip, sp, lr, pc}
    4d10:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    4d14:	ldc2l	0, cr15, [lr], #-52	; 0xffffffcc
    4d18:			; <UNDEFINED> instruction: 0x462849b9
    4d1c:			; <UNDEFINED> instruction: 0xf00d4479
    4d20:	ldmibmi	r8!, {r0, r3, r4, r5, r6, sl, fp, ip, sp, lr, pc}
    4d24:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    4d28:	ldc2l	0, cr15, [r4], #-52	; 0xffffffcc
    4d2c:			; <UNDEFINED> instruction: 0x462849b6
    4d30:			; <UNDEFINED> instruction: 0xf00d4479
    4d34:	strtmi	pc, [r8], -pc, ror #24
    4d38:	bne	4405a0 <__assert_fail@plt+0x43da0c>
    4d3c:	stc2l	0, cr15, [sl], #-52	; 0xffffffcc
    4d40:			; <UNDEFINED> instruction: 0x462849b2
    4d44:			; <UNDEFINED> instruction: 0xf00d4479
    4d48:	ldmibmi	r1!, {r0, r2, r5, r6, sl, fp, ip, sp, lr, pc}
    4d4c:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    4d50:	stc2l	0, cr15, [r0], #-52	; 0xffffffcc
    4d54:	tstcs	r0, r8, lsr #12
    4d58:	mrrc2	0, 0, pc, ip, cr13	; <UNPREDICTABLE>
    4d5c:	tstcs	r0, r8, lsr #12
    4d60:	stc2	0, cr15, [r2], #52	; 0x34
    4d64:	stmdacs	r0, {r0, r2, r9, sl, lr}
    4d68:	teqhi	r0, r0	; <UNPREDICTABLE>
    4d6c:	movwcs	r4, #2473	; 0x9a9
    4d70:	ldrbmi	r9, [r2], -r0, lsl #12
    4d74:	stmib	sp, {r0, r3, r4, r5, r6, sl, lr}^
    4d78:	strmi	r1, [r1], -r1, lsl #6
    4d7c:	stmibvs	r0, {r0, r2, fp, ip, pc}
    4d80:			; <UNDEFINED> instruction: 0xff1ef010
    4d84:	stmdacs	r0, {r0, r7, r9, sl, lr}
    4d88:	tsthi	r8, r0, asr #32	; <UNPREDICTABLE>
    4d8c:			; <UNDEFINED> instruction: 0xf7fd4630
    4d90:	strls	lr, [ip], -r2, lsl #29
    4d94:	ldrtmi	r4, [r0], -lr, asr #12
    4d98:	mcrr	7, 15, pc, ip, cr13	; <UNPREDICTABLE>
    4d9c:			; <UNDEFINED> instruction: 0xf7fd4628
    4da0:			; <UNDEFINED> instruction: 0xf1b9eb6a
    4da4:			; <UNDEFINED> instruction: 0xf47f0f00
    4da8:	bmi	fe6ef8d8 <__assert_fail@plt+0xfe6ecd44>
    4dac:	stmdals	sp, {r0, r1, r3, r4, r7, r8, fp, lr}
    4db0:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
    4db4:	blx	ffbc0dcc <__assert_fail@plt+0xffbbe238>
    4db8:	stmdacs	r0, {r0, r7, r9, sl, lr}
    4dbc:	bge	ff001fc0 <__assert_fail@plt+0xfefff42c>
    4dc0:	stmdbge	ip, {r0, r2, r3, fp, ip, pc}
    4dc4:	blx	fe3c0dde <__assert_fail@plt+0xfe3be24a>
    4dc8:	stmdacs	r0, {r0, r7, r9, sl, lr}
    4dcc:	mrcge	4, 0, APSR_nzcv, cr8, cr15, {1}
    4dd0:	blt	fed82dd4 <__assert_fail@plt+0xfed80240>
    4dd4:	ldrdls	pc, [r0], -r5	; <UNPREDICTABLE>
    4dd8:	svceq	0x0000f1b9
    4ddc:	adcshi	pc, r4, r0
    4de0:	strbmi	r4, [r9], -pc, lsl #17
    4de4:	bls	44060c <__assert_fail@plt+0x43da78>
    4de8:			; <UNDEFINED> instruction: 0xf0094478
    4dec:	strb	pc, [fp], #-2337	; 0xfffff6df	; <UNPREDICTABLE>
    4df0:	ldrbtmi	r4, [r9], #-2444	; 0xfffff674
    4df4:	stc2	0, cr15, [lr], {13}
    4df8:			; <UNDEFINED> instruction: 0xf7ff9806
    4dfc:			; <UNDEFINED> instruction: 0xf04fbbc6
    4e00:	ldrbt	r0, [r7], #2304	; 0x900
    4e04:	tstls	r6, sp, lsl #18
    4e08:	stcl	7, cr15, [r2], #1012	; 0x3f4
    4e0c:	mcr	7, 0, pc, cr4, cr13, {7}	; <UNPREDICTABLE>
    4e10:	strmi	r9, [r2], -r6, lsl #18
    4e14:	ldrbtmi	r4, [r8], #-2180	; 0xfffff77c
    4e18:			; <UNDEFINED> instruction: 0xf93cf009
    4e1c:			; <UNDEFINED> instruction: 0xf7fde41e
    4e20:			; <UNDEFINED> instruction: 0x4607ecd8
    4e24:			; <UNDEFINED> instruction: 0xf43f2800
    4e28:	addlt	sl, r7, #2560	; 0xa00
    4e2c:			; <UNDEFINED> instruction: 0xf7fd4648
    4e30:	andcs	lr, r0, r2, lsr #22
    4e34:	bl	7c2e30 <__assert_fail@plt+0x7c029c>
    4e38:			; <UNDEFINED> instruction: 0xf43f2f00
    4e3c:			; <UNDEFINED> instruction: 0xf7fdac06
    4e40:	bls	380168 <__assert_fail@plt+0x37d5d4>
    4e44:	blx	7e9664 <__assert_fail@plt+0x7e6ad0>
    4e48:	ldrbmi	pc, [r0], -r0, lsl #21	; <UNPREDICTABLE>
    4e4c:	stcl	7, cr15, [r4, #1012]!	; 0x3f4
    4e50:	andne	lr, r5, #3620864	; 0x374000
    4e54:	ldmdami	r5!, {r0, r1, r9, sl, lr}^
    4e58:			; <UNDEFINED> instruction: 0xf0094478
    4e5c:			; <UNDEFINED> instruction: 0xf7fff91b
    4e60:			; <UNDEFINED> instruction: 0xf7fdb8fb
    4e64:	blmi	1cc05d4 <__assert_fail@plt+0x1cbda40>
    4e68:			; <UNDEFINED> instruction: 0xf103447b
    4e6c:	strmi	r0, [r2], -r0, ror #2
    4e70:	ldrbtmi	r4, [r8], #-2160	; 0xfffff790
    4e74:			; <UNDEFINED> instruction: 0xf90ef009
    4e78:			; <UNDEFINED> instruction: 0xf7fd4648
    4e7c:			; <UNDEFINED> instruction: 0x4638eafc
    4e80:	b	ffe42e7c <__assert_fail@plt+0xffe402e8>
    4e84:			; <UNDEFINED> instruction: 0xf7fde7db
    4e88:	strbmi	lr, [ip], -r4, lsr #25
    4e8c:	blx	fe043710 <__assert_fail@plt+0xfe040b7c>
    4e90:	stmialt	r2!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4e94:	ldc	7, cr15, [ip], {253}	; 0xfd
    4e98:			; <UNDEFINED> instruction: 0xf7fdb280
    4e9c:			; <UNDEFINED> instruction: 0x4601edbe
    4ea0:	ldrbtmi	r4, [r8], #-2149	; 0xfffff79b
    4ea4:			; <UNDEFINED> instruction: 0xf8f6f009
    4ea8:			; <UNDEFINED> instruction: 0xf7fde4a4
    4eac:	stmdami	r3!, {r1, r3, r8, r9, fp, sp, lr, pc}^
    4eb0:			; <UNDEFINED> instruction: 0x465c4631
    4eb4:	beq	700ff8 <__assert_fail@plt+0x6fe464>
    4eb8:			; <UNDEFINED> instruction: 0xf0094478
    4ebc:			; <UNDEFINED> instruction: 0xf7fff8b9
    4ec0:			; <UNDEFINED> instruction: 0xf7fdb8cb
    4ec4:	blx	8000e4 <__assert_fail@plt+0x7fd550>
    4ec8:			; <UNDEFINED> instruction: 0xf7fffa80
    4ecc:	ldmdbmi	ip, {r0, r2, r6, r7, fp, ip, sp, pc}^
    4ed0:			; <UNDEFINED> instruction: 0xf00d4479
    4ed4:	stmdals	r6, {r0, r1, r2, r3, r4, r7, r8, r9, fp, ip, sp, lr, pc}
    4ed8:			; <UNDEFINED> instruction: 0xf7fde4f8
    4edc:	addlt	lr, r7, #31232	; 0x7a00
    4ee0:			; <UNDEFINED> instruction: 0xf7fd4638
    4ee4:			; <UNDEFINED> instruction: 0x4601ed9a
    4ee8:	ldrbtmi	r4, [r8], #-2134	; 0xfffff7aa
    4eec:			; <UNDEFINED> instruction: 0xf8d2f009
    4ef0:	blmi	157ed68 <__assert_fail@plt+0x157c1d4>
    4ef4:	addmi	pc, r3, #64, 4
    4ef8:	ldmdami	r5, {r2, r4, r6, r8, fp, lr}^
    4efc:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    4f00:	ldrbtmi	r3, [r8], #-808	; 0xfffffcd8
    4f04:	blx	1540f30 <__assert_fail@plt+0x153e39c>
    4f08:	stc	7, cr15, [r6, #1012]	; 0x3f4
    4f0c:	ssatmi	r4, #11, r1, asr #22
    4f10:			; <UNDEFINED> instruction: 0xf103447b
    4f14:			; <UNDEFINED> instruction: 0x46020174
    4f18:	ldrbtmi	r4, [r8], #-2127	; 0xfffff7b1
    4f1c:			; <UNDEFINED> instruction: 0xf8baf009
    4f20:			; <UNDEFINED> instruction: 0xf7fd4648
    4f24:			; <UNDEFINED> instruction: 0xf7ffeaa8
    4f28:			; <UNDEFINED> instruction: 0xf7fdb897
    4f2c:	stmdacs	r0, {r1, r4, r6, sl, fp, sp, lr, pc}
    4f30:	cfldrsge	mvf15, [sl, #-252]	; 0xffffff04
    4f34:	strbmi	fp, [r8], -r5, lsl #5
    4f38:	b	fe742f34 <__assert_fail@plt+0xfe7403a0>
    4f3c:			; <UNDEFINED> instruction: 0xf43f2d00
    4f40:	ssatmi	sl, #11, r6, lsl #26
    4f44:	stmlt	r8, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4f48:	ldrtmi	r4, [r1], -r4, asr #16
    4f4c:			; <UNDEFINED> instruction: 0xf0094478
    4f50:	strb	pc, [pc], #-2209	; 4f58 <__assert_fail@plt+0x23c4>	; <UNPREDICTABLE>
    4f54:	vqdmulh.s<illegal width 8>	q10, q0, q1
    4f58:	stmdbmi	r2, {r2, r3, r4, r5, r6, r9, ip, lr}^
    4f5c:	ldrbtmi	r4, [fp], #-2114	; 0xfffff7be
    4f60:	movtcc	r4, #50297	; 0xc479
    4f64:			; <UNDEFINED> instruction: 0xf0094478
    4f68:	blmi	10437fc <__assert_fail@plt+0x1040c68>
    4f6c:	adcspl	pc, r4, #64, 4
    4f70:	stmdami	r0, {r0, r1, r2, r3, r4, r5, r8, fp, lr}^
    4f74:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    4f78:	ldrbtmi	r3, [r8], #-844	; 0xfffffcb4
    4f7c:	blx	640fa8 <__assert_fail@plt+0x63e414>
    4f80:	vpadd.i8	d20, d0, d29
    4f84:	ldmdbmi	sp!, {r1, r2, r3, r4, r6, r9, ip, lr}
    4f88:	ldrbtmi	r4, [fp], #-2109	; 0xfffff7c3
    4f8c:	movtcc	r4, #50297	; 0xc479
    4f90:			; <UNDEFINED> instruction: 0xf0094478
    4f94:	ldmdbmi	fp!, {r0, r2, r3, r9, fp, ip, sp, lr, pc}
    4f98:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    4f9c:	blx	ec0fda <__assert_fail@plt+0xebe446>
    4fa0:			; <UNDEFINED> instruction: 0xf7fde6b5
    4fa4:	blx	800004 <__assert_fail@plt+0x7fd470>
    4fa8:	strbmi	pc, [r8], -r0, lsl #19	; <UNPREDICTABLE>
    4fac:	ldc	7, cr15, [r4, #-1012]!	; 0xfffffc0c
    4fb0:	ldmdami	r5!, {r0, r9, sl, lr}
    4fb4:			; <UNDEFINED> instruction: 0xf0094478
    4fb8:	ldrbt	pc, [r2], sp, ror #16	; <UNPREDICTABLE>
    4fbc:	stc	7, cr15, [ip, #-1012]!	; 0xfffffc0c
    4fc0:	ldmdami	r2!, {r0, r9, sl, lr}
    4fc4:			; <UNDEFINED> instruction: 0xf0094478
    4fc8:	strbt	pc, [r4], r5, ror #16	; <UNPREDICTABLE>
    4fcc:	stc	7, cr15, [r0], {253}	; 0xfd
    4fd0:			; <UNDEFINED> instruction: 0xf980fa1f
    4fd4:	svclt	0x0000e6df
    4fd8:	andeq	r4, r1, ip, ror r1
    4fdc:	andeq	r4, r1, lr, asr #3
    4fe0:	andeq	r4, r1, r2, ror #3
    4fe4:	andeq	r4, r1, ip, asr #3
    4fe8:	andeq	r4, r1, r2, asr #3
    4fec:	andeq	r4, r1, lr, ror #6
    4ff0:	andeq	r3, r1, r2, lsl #25
    4ff4:	andeq	r3, r1, ip, lsl #25
    4ff8:	andeq	r3, r1, ip, lsl #25
    4ffc:	andeq	r3, r1, lr, lsl #25
    5000:	andeq	r3, r1, ip, lsl #25
    5004:			; <UNDEFINED> instruction: 0x00013cb2
    5008:	andeq	r4, r1, r8, ror #5
    500c:	andeq	r4, r1, r4, ror #5
    5010:	andeq	r4, r1, r6, lsl #9
    5014:			; <UNDEFINED> instruction: 0xffffea11
    5018:	muleq	r1, ip, r2
    501c:	andeq	r3, r1, r2, ror #31
    5020:	andeq	r3, r1, r8, asr #28
    5024:	muleq	r1, sl, fp
    5028:	andeq	r4, r1, r2, asr #7
    502c:	andeq	r4, r1, r0, asr r3
    5030:	andeq	r4, r1, r8, asr #26
    5034:	andeq	r8, r1, r2, ror sl
    5038:			; <UNDEFINED> instruction: 0x00013ab6
    503c:			; <UNDEFINED> instruction: 0x000142bc
    5040:			; <UNDEFINED> instruction: 0x00013abc
    5044:	andeq	r3, r1, lr, ror #20
    5048:			; <UNDEFINED> instruction: 0x00014cb4
    504c:	strdeq	r3, [r1], -r6
    5050:	andeq	r3, r1, r2, lsl ip
    5054:	andeq	r4, r1, r0, lsr #25
    5058:	andeq	r8, r1, sl, asr #19
    505c:	andeq	r3, r1, r0, asr #25
    5060:	andeq	r4, r1, r2, asr ip
    5064:	muleq	r1, r4, fp
    5068:			; <UNDEFINED> instruction: 0x00013bb0
    506c:	andeq	r4, r1, ip, lsr ip
    5070:	andeq	r3, r1, lr, ror fp
    5074:	andeq	r6, r1, r6, lsl #7
    5078:	andeq	r4, r1, r6, lsr #24
    507c:	andeq	r3, r1, r8, ror #22
    5080:	andeq	r4, r1, ip, asr #3
    5084:	strdeq	r3, [r1], -r2
    5088:	andeq	r3, r1, r4, lsr #19
    508c:	andeq	r4, r1, r4, ror r0
    5090:	stmdami	r6, {r0, r2, r8, r9, fp, lr}
    5094:	ldmdapl	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    5098:			; <UNDEFINED> instruction: 0x075b685b
    509c:	ldrbmi	sp, [r0, -r0, lsl #8]!
    50a0:	ldrbtmi	r4, [r8], #-2051	; 0xfffff7fd
    50a4:	stmlt	lr, {r0, r3, ip, sp, lr, pc}
    50a8:	andeq	r9, r2, r0, lsr ip
    50ac:	andeq	r0, r0, r0, lsr r3
    50b0:	ldrdeq	r3, [r1], -r6
    50b4:	mvnsmi	lr, sp, lsr #18
    50b8:	cfstr32pl	mvfx15, [r0, #692]	; 0x2b4
    50bc:	addlt	r4, r2, fp, lsr ip
    50c0:			; <UNDEFINED> instruction: 0x46884a3b
    50c4:	ldmdbmi	fp!, {r2, r3, r4, r5, r6, sl, lr}
    50c8:	orrpl	pc, r0, #54525952	; 0x3400000
    50cc:	stmiapl	r2!, {r0, r2, r9, sl, lr}
    50d0:			; <UNDEFINED> instruction: 0x46404479
    50d4:	ldmdavs	r2, {r2, r8, r9, ip, sp}
    50d8:			; <UNDEFINED> instruction: 0xf04f601a
    50dc:			; <UNDEFINED> instruction: 0xf7fd0200
    50e0:	stmdacs	r0, {r1, r2, r4, r5, r6, r7, r8, r9, fp, sp, lr, pc}
    50e4:	svcge	0x0001d05b
    50e8:	ands	r4, r3, r6, lsl #12
    50ec:	ldrtmi	r4, [r3], -r2, lsl #12
    50f0:	ldrtmi	r2, [r8], -r1, lsl #2
    50f4:	ldmib	r8, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    50f8:	tstle	r5, r4, lsl #5
    50fc:			; <UNDEFINED> instruction: 0xf7fd4628
    5100:	stmiblt	r8, {r1, r2, r3, r4, r6, r9, fp, sp, lr, pc}
    5104:			; <UNDEFINED> instruction: 0xf7fd4628
    5108:	stmdblt	r8!, {r2, r4, r5, r6, r7, r8, fp, sp, lr, pc}^
    510c:			; <UNDEFINED> instruction: 0xf7fd4630
    5110:	stmdblt	r8, {r4, r5, r6, r7, r8, fp, sp, lr, pc}^
    5114:	vst1.8	{d20-d22}, [pc :128], fp
    5118:	smlabbcs	r1, r0, r2, r5
    511c:			; <UNDEFINED> instruction: 0xf7fd4638
    5120:			; <UNDEFINED> instruction: 0x4604ea36
    5124:	mvnle	r2, r0, lsl #16
    5128:			; <UNDEFINED> instruction: 0xf7fd4628
    512c:	tstlt	r8, r8, asr #20
    5130:			; <UNDEFINED> instruction: 0xf7fd4628
    5134:	ldrsblt	lr, [r0, #158]	; 0x9e
    5138:	bl	12c3134 <__assert_fail@plt+0x12c05a0>
    513c:	ldrtmi	r4, [r0], -r4, lsl #12
    5140:	b	1e4313c <__assert_fail@plt+0x1e405a8>
    5144:	adclt	r4, r4, #64, 12	; 0x4000000
    5148:	ldc2l	0, cr15, [sl], #36	; 0x24
    514c:			; <UNDEFINED> instruction: 0xf50d491a
    5150:	bmi	5d9f58 <__assert_fail@plt+0x5d73c4>
    5154:	ldrbtmi	r3, [r9], #-772	; 0xfffffcfc
    5158:	ldmdavs	r1, {r1, r3, r7, fp, ip, lr}
    515c:	subsmi	r6, r1, sl, lsl r8
    5160:	strtmi	sp, [r0], -r1, lsr #2
    5164:	cfstr32pl	mvfx15, [r0, #52]	; 0x34
    5168:	pop	{r1, ip, sp, pc}
    516c:			; <UNDEFINED> instruction: 0x463081f0
    5170:	ldmib	lr!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5174:	bicsle	r2, pc, r0, lsl #16
    5178:			; <UNDEFINED> instruction: 0xf7fd4630
    517c:			; <UNDEFINED> instruction: 0x4604ea5c
    5180:	rscle	r2, r3, r0, lsl #16
    5184:	bl	943180 <__assert_fail@plt+0x9405ec>
    5188:	strtmi	fp, [r0], -r4, lsl #5
    518c:	mcrr	7, 15, pc, r4, cr13	; <UNPREDICTABLE>
    5190:	strmi	r4, [r2], -r1, asr #12
    5194:	ldrbtmi	r4, [r8], #-2057	; 0xfffff7f7
    5198:			; <UNDEFINED> instruction: 0xff7cf008
    519c:			; <UNDEFINED> instruction: 0xf7fde7d6
    51a0:	addlt	lr, r4, #24, 22	; 0x6000
    51a4:			; <UNDEFINED> instruction: 0xf7fde7d2
    51a8:	svclt	0x0000e98c
    51ac:	andeq	r9, r2, r0, lsl #24
    51b0:	andeq	r0, r0, r0, lsl #6
    51b4:			; <UNDEFINED> instruction: 0x00014bb4
    51b8:	andeq	r9, r2, lr, ror #22
    51bc:	andeq	r3, r1, lr, lsr #18
    51c0:			; <UNDEFINED> instruction: 0x4604b538
    51c4:	stmdbmi	r9, {r3, r9, sl, lr}
    51c8:	ldrbtmi	r4, [r9], #-1557	; 0xfffff9eb
    51cc:	stmia	sl!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    51d0:	ldfltd	f3, [r8, #-0]
    51d4:	strtmi	r6, [r8], -r3, lsr #17
    51d8:	movwcc	r6, #6177	; 0x1821
    51dc:			; <UNDEFINED> instruction: 0xf00560a3
    51e0:	stmdacs	r0, {r0, r2, r3, r4, r5, r9, fp, ip, sp, lr, pc}
    51e4:	movwcs	sp, #4597	; 0x11f5
    51e8:	ldclt	0, cr6, [r8, #-396]!	; 0xfffffe74
    51ec:			; <UNDEFINED> instruction: 0x00014abe
    51f0:	cfstr64ne	mvdx11, [r3], {56}	; 0x38
    51f4:	blmi	bf9288 <__assert_fail@plt+0xbf66f4>
    51f8:	ldrbtmi	r4, [fp], #-1540	; 0xfffff9fc
    51fc:	addmi	r6, r3, #1769472	; 0x1b0000
    5200:	stcmi	0, cr13, [sp, #-112]!	; 0xffffff90
    5204:	stmdavs	fp!, {r0, r2, r3, r4, r5, r6, sl, lr}
    5208:	andcs	fp, r1, fp, lsr r1
    520c:	b	fe743208 <__assert_fail@plt+0xfe740674>
    5210:	addmi	r6, r3, #2818048	; 0x2b0000
    5214:	movwcs	sp, #305	; 0x131
    5218:	stccs	0, cr6, [r1], {43}	; 0x2b
    521c:	stccs	0, cr13, [r2], {55}	; 0x37
    5220:	stmdbmi	r6!, {r2, r5, ip, lr, pc}
    5224:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    5228:	b	c43224 <__assert_fail@plt+0xc40690>
    522c:	ldrbtmi	r4, [fp], #-2852	; 0xfffff4dc
    5230:	stmdacs	r0, {r3, r4, sp, lr}
    5234:	blmi	8f9304 <__assert_fail@plt+0x8f6770>
    5238:	andsvs	r4, ip, fp, ror r4
    523c:	stcmi	13, cr11, [r2], #-224	; 0xffffff20
    5240:	stmdavs	r3!, {r2, r3, r4, r5, r6, sl, lr}
    5244:	rscsle	r2, r9, r0, lsl #22
    5248:			; <UNDEFINED> instruction: 0xf7fd2001
    524c:	stmdavs	r3!, {r1, r2, r3, r4, r5, r6, r9, fp, sp, lr, pc}
    5250:	andle	r4, r8, r3, lsl #5
    5254:			; <UNDEFINED> instruction: 0xf7fd2002
    5258:	stmdavs	r3!, {r3, r4, r5, r6, r9, fp, sp, lr, pc}
    525c:	andle	r4, r2, r3, lsl #5
    5260:			; <UNDEFINED> instruction: 0xf7fd4618
    5264:	movwcs	lr, #2536	; 0x9e8
    5268:	ldclt	0, cr6, [r8, #-140]!	; 0xffffff74
    526c:			; <UNDEFINED> instruction: 0xf7fd4620
    5270:	blmi	5bfc28 <__assert_fail@plt+0x5bd094>
    5274:	andsvs	r4, r8, fp, ror r4
    5278:	ldrdcs	lr, [r2], -fp
    527c:	b	1943278 <__assert_fail@plt+0x19406e4>
    5280:	addmi	r6, r3, #2818048	; 0x2b0000
    5284:	ldrmi	sp, [r8], -r7, asr #1
    5288:	ldmib	r4, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    528c:	strtmi	lr, [r0], -r3, asr #15
    5290:	b	16c328c <__assert_fail@plt+0x16c06f8>
    5294:	ldrbtmi	r4, [fp], #-2830	; 0xfffff4f2
    5298:	bfi	r6, r8, #0, #11
    529c:	b	fe643298 <__assert_fail@plt+0xfe640704>
    52a0:	addlt	fp, r0, #0, 2
    52a4:	bl	fee432a0 <__assert_fail@plt+0xfee4070c>
    52a8:	strmi	r4, [r2], -r1, lsr #12
    52ac:	ldrbtmi	r4, [r8], #-2057	; 0xfffff7f7
    52b0:			; <UNDEFINED> instruction: 0xff2cf008
    52b4:	andeq	r9, r2, sl, ror #31
    52b8:	andeq	sl, r2, r8, lsr r0
    52bc:	andeq	r4, r1, sl, ror r5
    52c0:	andeq	sl, r2, lr
    52c4:	andeq	r9, r2, ip, lsr #31
    52c8:	strdeq	r9, [r2], -ip
    52cc:	andeq	r9, r2, r8, asr #31
    52d0:	andeq	r9, r2, r6, lsr #31
    52d4:	andeq	r4, r1, r6, ror #19
    52d8:	ldrblt	fp, [r0, #-1038]!	; 0xfffffbf2
    52dc:	ldcmi	0, cr11, [ip, #-524]	; 0xfffffdf4
    52e0:	blmi	757b58 <__assert_fail@plt+0x754fc4>
    52e4:	ldrbtmi	r4, [sl], #-1149	; 0xfffffb83
    52e8:	stmdavs	r9!, {r0, r1, r2, r9, sl, fp, ip, pc}
    52ec:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    52f0:			; <UNDEFINED> instruction: 0xf04f9301
    52f4:	bicslt	r0, r9, r0, lsl #6
    52f8:	ldmdami	r8, {r2, r9, sl, lr}
    52fc:			; <UNDEFINED> instruction: 0xf7fd4478
    5300:			; <UNDEFINED> instruction: 0x4620eb1a
    5304:			; <UNDEFINED> instruction: 0xf8aaf009
    5308:			; <UNDEFINED> instruction: 0xf7fd6829
    530c:	cmplt	lr, r4, lsl fp
    5310:	eorcs	r6, r0, r9, lsr #16
    5314:	stmib	r2, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5318:	stmdavs	r8!, {r3, r9, fp, sp, pc}
    531c:	andls	r4, r0, #51380224	; 0x3100000
    5320:	stmda	ip!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5324:	andcs	r4, sl, lr, lsl #22
    5328:	ldmdavs	r9, {r0, r1, r3, r4, r5, r6, sl, lr}
    532c:	ldmdb	r6!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5330:	blmi	257b68 <__assert_fail@plt+0x254fd4>
    5334:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    5338:	blls	5f3a8 <__assert_fail@plt+0x5c814>
    533c:	qaddle	r4, sl, r4
    5340:	pop	{r0, r1, ip, sp, pc}
    5344:	andlt	r4, r3, r0, ror r0
    5348:			; <UNDEFINED> instruction: 0xf7fd4770
    534c:	svclt	0x0000e8ba
    5350:	andeq	r9, r2, r8, asr pc
    5354:	ldrdeq	r9, [r2], -lr
    5358:	andeq	r0, r0, r0, lsl #6
    535c:	andeq	r4, r1, r0, asr #19
    5360:	andeq	r9, r2, r4, lsl pc
    5364:	muleq	r2, r0, r9
    5368:	ldrlt	fp, [r8, #-352]!	; 0xfffffea0
    536c:	strtmi	r4, [r5], -r4, lsl #12
    5370:	stmiavs	r8!, {r2, r5, fp, sp, lr}
    5374:	ldmda	lr!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5378:			; <UNDEFINED> instruction: 0xf7fd4628
    537c:	stccs	8, cr14, [r0], {124}	; 0x7c
    5380:	ldfltd	f5, [r8, #-980]!	; 0xfffffc2c
    5384:	svclt	0x00004770
    5388:	svcmi	0x00f0e92d
    538c:	ldmdami	r6!, {r7, r9, sl, lr}^
    5390:	ldmdbmi	r6!, {r0, r3, r7, r9, sl, lr}^
    5394:	ldrbtmi	fp, [r8], #-141	; 0xffffff73
    5398:			; <UNDEFINED> instruction: 0xf10d2400
    539c:			; <UNDEFINED> instruction: 0x46160a10
    53a0:	strtmi	r5, [r0], -r1, asr #16
    53a4:	svcmi	0x0072469b
    53a8:	tstls	fp, r9, lsl #16
    53ac:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
    53b0:			; <UNDEFINED> instruction: 0xf8c84970
    53b4:	ldrbtmi	r4, [pc], #-0	; 53bc <__assert_fail@plt+0x2828>
    53b8:	strls	r4, [r4], #-1145	; 0xfffffb87
    53bc:	strmi	lr, [r1], #-2506	; 0xfffff636
    53c0:	b	3433bc <__assert_fail@plt+0x340828>
    53c4:	stmdacs	r0, {r0, r2, r9, sl, lr}
    53c8:	adchi	pc, ip, r0
    53cc:	stmdami	sl!, {r0, r9, sl, lr}^
    53d0:			; <UNDEFINED> instruction: 0xf7fd4478
    53d4:			; <UNDEFINED> instruction: 0xf1bbeab0
    53d8:	cmnle	sl, r0, lsl #30
    53dc:	ldrbtmi	r4, [r9], #-2407	; 0xfffff699
    53e0:	ldrtmi	r4, [r2], -r7, ror #16
    53e4:			; <UNDEFINED> instruction: 0xf7fc4478
    53e8:	strmi	lr, [r6], -r4, asr #30
    53ec:			; <UNDEFINED> instruction: 0xf0002800
    53f0:	stcge	0, cr8, [r7], {167}	; 0xa7
    53f4:	strtmi	r2, [r0], -r0, lsl #2
    53f8:			; <UNDEFINED> instruction: 0xf8f0f00d
    53fc:	strtmi	r4, [r0], -r1, ror #18
    5400:			; <UNDEFINED> instruction: 0xf00d4479
    5404:	blmi	1843828 <__assert_fail@plt+0x1840c94>
    5408:	andlt	pc, r3, r7, asr r8	; <UNPREDICTABLE>
    540c:	ldrdcc	pc, [r0], -fp
    5410:	rsbsle	r2, pc, r0, lsl #22
    5414:	vstrle	d2, [r4, #-4]
    5418:			; <UNDEFINED> instruction: 0x4620495c
    541c:			; <UNDEFINED> instruction: 0xf00d4479
    5420:	ldmdbmi	fp, {r0, r3, r4, r5, r6, r7, fp, ip, sp, lr, pc}^
    5424:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    5428:			; <UNDEFINED> instruction: 0xf8f4f00d
    542c:			; <UNDEFINED> instruction: 0x46204959
    5430:			; <UNDEFINED> instruction: 0xf00d4479
    5434:	ldmdbmi	r8, {r0, r1, r2, r3, r5, r6, r7, fp, ip, sp, lr, pc}^
    5438:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    543c:			; <UNDEFINED> instruction: 0xf8eaf00d
    5440:			; <UNDEFINED> instruction: 0x46204956
    5444:			; <UNDEFINED> instruction: 0xf00d4479
    5448:	ldmdbmi	r5, {r0, r2, r5, r6, r7, fp, ip, sp, lr, pc}^
    544c:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    5450:			; <UNDEFINED> instruction: 0xf8e0f00d
    5454:			; <UNDEFINED> instruction: 0x46204953
    5458:			; <UNDEFINED> instruction: 0xf00d4479
    545c:			; <UNDEFINED> instruction: 0x4631f8db
    5460:			; <UNDEFINED> instruction: 0xf00d4620
    5464:	ldmdbmi	r0, {r0, r1, r2, r4, r6, r7, fp, ip, sp, lr, pc}^
    5468:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    546c:			; <UNDEFINED> instruction: 0xf8d2f00d
    5470:	strtmi	r4, [r0], -lr, asr #18
    5474:			; <UNDEFINED> instruction: 0xf00d4479
    5478:	strbmi	pc, [r9], -sp, asr #17	; <UNPREDICTABLE>
    547c:			; <UNDEFINED> instruction: 0xf00d4620
    5480:	smlabtcs	r0, r9, r8, pc	; <UNPREDICTABLE>
    5484:			; <UNDEFINED> instruction: 0xf00d4620
    5488:	strtmi	pc, [r0], -r5, asr #17
    548c:			; <UNDEFINED> instruction: 0xf00d2100
    5490:	strmi	pc, [r7], -fp, lsl #18
    5494:	rsble	r2, r0, r0, lsl #16
    5498:	movwcs	r4, #2373	; 0x945
    549c:			; <UNDEFINED> instruction: 0x0018f8db
    54a0:	ldrbtmi	r4, [r9], #-1562	; 0xfffff9e6
    54a4:	andge	pc, r8, sp, asr #17
    54a8:	smlabtpl	r0, sp, r9, lr
    54ac:			; <UNDEFINED> instruction: 0xf8cd4639
    54b0:			; <UNDEFINED> instruction: 0xf0109010
    54b4:	strmi	pc, [r4], -r5, lsl #23
    54b8:	blls	1b3aa0 <__assert_fail@plt+0x1b0f0c>
    54bc:			; <UNDEFINED> instruction: 0xdc0b2b01
    54c0:	cmnlt	fp, #5120	; 0x1400
    54c4:			; <UNDEFINED> instruction: 0xf7fd4628
    54c8:			; <UNDEFINED> instruction: 0xf8c8eae6
    54cc:	strtmi	r5, [r5], -r0
    54d0:	ldmdbmi	r8!, {r0, r1, r3, sp, lr, pc}
    54d4:			; <UNDEFINED> instruction: 0xe7834479
    54d8:			; <UNDEFINED> instruction: 0x462024b6
    54dc:	b	fe7434d8 <__assert_fail@plt+0xfe740944>
    54e0:	ldmdami	r5!, {r0, r9, sl, lr}
    54e4:			; <UNDEFINED> instruction: 0xf0084478
    54e8:			; <UNDEFINED> instruction: 0x4628fdd5
    54ec:	stmia	r2!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    54f0:			; <UNDEFINED> instruction: 0xf7fc4638
    54f4:	ldrtmi	lr, [r0], -r0, asr #31
    54f8:	svc	0x00bcf7fc
    54fc:	blmi	6d7dc0 <__assert_fail@plt+0x6d522c>
    5500:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    5504:	blls	2df574 <__assert_fail@plt+0x2dc9e0>
    5508:	qsuble	r4, sl, sl
    550c:	andlt	r4, sp, r0, lsr #12
    5510:	svchi	0x00f0e8bd
    5514:	strtmi	r4, [r0], -sl, lsr #18
    5518:			; <UNDEFINED> instruction: 0xf00d4479
    551c:			; <UNDEFINED> instruction: 0xe780f87b
    5520:	bfi	r2, fp, #8, #19
    5524:	ldmdb	r4, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5528:	strtmi	r4, [pc], -lr, lsr #12
    552c:	strtmi	fp, [r0], -r4, lsl #5
    5530:	b	1cc352c <__assert_fail@plt+0x1cc0998>
    5534:	stmdami	r3!, {r0, r9, sl, lr}
    5538:			; <UNDEFINED> instruction: 0xf0084478
    553c:	ldrb	pc, [r4, fp, lsr #27]	; <UNPREDICTABLE>
    5540:	stmdb	r6, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5544:	addlt	r4, r4, #57671680	; 0x3700000
    5548:			; <UNDEFINED> instruction: 0xf7fd4620
    554c:	strmi	lr, [r1], -r6, ror #20
    5550:	ldrbtmi	r4, [r8], #-2077	; 0xfffff7e3
    5554:	ldc2	0, cr15, [lr, #32]
    5558:			; <UNDEFINED> instruction: 0xf7fde7c7
    555c:	addlt	lr, r4, #950272	; 0xe8000
    5560:			; <UNDEFINED> instruction: 0xf7fce7c3
    5564:	svclt	0x0000efae
    5568:	andeq	r9, r2, lr, lsr #18
    556c:	andeq	r0, r0, r0, lsl #6
    5570:	andeq	r9, r2, lr, lsl #18
    5574:	muleq	r1, ip, r5
    5578:	andeq	r4, r1, r4, lsl #18
    557c:	andeq	r4, r1, lr, ror #17
    5580:	andeq	r4, r1, r8, lsl r9
    5584:	andeq	r3, r1, ip, ror r5
    5588:	andeq	r0, r0, r0, lsr r3
    558c:	andeq	r3, r1, r8, ror r5
    5590:	andeq	r3, r1, sl, ror r5
    5594:	andeq	r3, r1, r8, ror r5
    5598:	andeq	r3, r1, lr, ror r5
    559c:	muleq	r1, r4, r5
    55a0:			; <UNDEFINED> instruction: 0x000148be
    55a4:	ldrdeq	r4, [r1], -r4	; <UNPREDICTABLE>
    55a8:	ldrdeq	r4, [r1], -r2
    55ac:	andeq	r3, r1, r0, ror #26
    55b0:			; <UNDEFINED> instruction: 0xfffffd1b
    55b4:	strdeq	r4, [r1], -r4	; <UNPREDICTABLE>
    55b8:	andeq	r4, r1, r4, ror #16
    55bc:	andeq	r9, r2, r4, asr #15
    55c0:	andeq	r3, r1, r4, ror r4
    55c4:	andeq	r3, r1, r0, lsr #8
    55c8:	andeq	r3, r1, r6, lsl #8
    55cc:	svcmi	0x00f0e92d
    55d0:	stc	6, cr4, [sp, #-24]!	; 0xffffffe8
    55d4:	blmi	ffa281ec <__assert_fail@plt+0xffa25658>
    55d8:	movhi	pc, #14614528	; 0xdf0000
    55dc:	ldrbtmi	fp, [r8], #147	; 0x93
    55e0:	bmi	ff9e9e08 <__assert_fail@plt+0xff9e7274>
    55e4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    55e8:	tstls	r1, #1769472	; 0x1b0000
    55ec:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    55f0:	mrsls	r2, (UNDEF: 57)
    55f4:	movwcc	lr, #43469	; 0xa9cd
    55f8:	andvs	fp, fp, r1, lsl #2
    55fc:	strcs	r9, [r0, #-2824]	; 0xfffff4f8
    5600:	strtmi	r4, [r8], -r0, ror #19
    5604:	andsvs	r4, sp, r9, ror r4
    5608:	stmia	r8!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    560c:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
    5610:	cmphi	r8, r0	; <UNPREDICTABLE>
    5614:	strtmi	sl, [r9], -sp, lsl #24
    5618:			; <UNDEFINED> instruction: 0xf00c4620
    561c:	ldmibmi	sl, {r0, r1, r2, r3, r4, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}^
    5620:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    5624:			; <UNDEFINED> instruction: 0xfff6f00c
    5628:			; <UNDEFINED> instruction: 0xf8584bd8
    562c:	stmdavs	fp!, {r0, r1, ip, lr}
    5630:			; <UNDEFINED> instruction: 0xf0002b00
    5634:	blcs	65b40 <__assert_fail@plt+0x62fac>
    5638:	rscshi	pc, sl, r0, lsl #6
    563c:			; <UNDEFINED> instruction: 0x462049d4
    5640:			; <UNDEFINED> instruction: 0xf00c4479
    5644:	ldmibmi	r3, {r0, r1, r2, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}^
    5648:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    564c:			; <UNDEFINED> instruction: 0xffe2f00c
    5650:			; <UNDEFINED> instruction: 0x462049d1
    5654:			; <UNDEFINED> instruction: 0xf00c4479
    5658:	ldmibmi	r0, {r0, r2, r3, r4, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}^
    565c:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    5660:			; <UNDEFINED> instruction: 0xffd8f00c
    5664:	strtmi	r4, [r0], -lr, asr #19
    5668:			; <UNDEFINED> instruction: 0xf00c4479
    566c:	stmibmi	sp, {r0, r1, r4, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}^
    5670:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    5674:			; <UNDEFINED> instruction: 0xffcef00c
    5678:	strtmi	r4, [r0], -fp, asr #19
    567c:			; <UNDEFINED> instruction: 0xf00c4479
    5680:	smlabtcs	r0, r9, pc, pc	; <UNPREDICTABLE>
    5684:			; <UNDEFINED> instruction: 0xf00c4620
    5688:	strtmi	pc, [r0], -r5, asr #31
    568c:			; <UNDEFINED> instruction: 0xf00d2100
    5690:	andls	pc, r6, fp, lsl #16
    5694:			; <UNDEFINED> instruction: 0xf0002800
    5698:	stmibmi	r4, {r1, r5, r8, pc}^
    569c:	stmibvs	r8!, {sl, sp}
    56a0:	ldrbtmi	r4, [r9], #-1586	; 0xfffff9ce
    56a4:	stmib	sp, {r0, r1, r5, r9, sl, lr}^
    56a8:	strls	r1, [r0, -r1, lsl #8]
    56ac:			; <UNDEFINED> instruction: 0xf0109906
    56b0:	strmi	pc, [r1], r7, lsl #21
    56b4:			; <UNDEFINED> instruction: 0xf0402800
    56b8:			; <UNDEFINED> instruction: 0x46388090
    56bc:	andsls	pc, ip, sp, asr #17
    56c0:	stmib	r8!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    56c4:	movwvs	pc, #1103	; 0x44f	; <UNPREDICTABLE>
    56c8:	blge	2ea300 <__assert_fail@plt+0x2e776c>
    56cc:	bleq	c41b08 <__assert_fail@plt+0xc3ef74>
    56d0:	cfmadd32	mvax6, mvfx4, mvfx8, mvfx8
    56d4:	blge	293f1c <__assert_fail@plt+0x291388>
    56d8:	strbmi	r4, [sp], -lr, asr #12
    56dc:	bcc	fe440f04 <__assert_fail@plt+0xfe43e370>
    56e0:			; <UNDEFINED> instruction: 0x464c4bb3
    56e4:	andsls	pc, r0, sp, asr #17
    56e8:	sxtahmi	r4, r9, fp, ror #8
    56ec:	mcr	6, 0, r4, cr9, cr10, {6}
    56f0:	vmov	r3, s16
    56f4:			; <UNDEFINED> instruction: 0x46532a10
    56f8:	bne	fe440f60 <__assert_fail@plt+0xfe43e3cc>
    56fc:			; <UNDEFINED> instruction: 0xf7fc4648
    5700:	stmdacs	r0, {r1, r2, r3, r5, r6, r7, r8, sl, fp, sp, lr, pc}
    5704:	tsthi	r8, r0, asr #6	; <UNPREDICTABLE>
    5708:			; <UNDEFINED> instruction: 0xf1089b0c
    570c:	blcs	7718 <__assert_fail@plt+0x4b84>
    5710:	mrshi	pc, CPSR	; <UNPREDICTABLE>
    5714:	stmdbls	sl, {r0, r1, r6, r9, sl, fp, ip}
    5718:	bcs	35ca48 <__assert_fail@plt+0x359eb4>
    571c:	bcs	2b5384 <__assert_fail@plt+0x2b27f0>
    5720:	strbpl	sp, [sp], #258	; 0x102
    5724:	rscsle	r3, r6, #1024	; 0x400
    5728:			; <UNDEFINED> instruction: 0xf7fc4630
    572c:	cdp	14, 1, cr14, cr9, cr4, {5}
    5730:	stmdals	sl, {r4, r9, fp, ip}
    5734:			; <UNDEFINED> instruction: 0xf934f005
    5738:	stmdacs	r0, {r1, r2, r9, sl, lr}
    573c:	mrshi	pc, (UNDEF: 1)	; <UNPREDICTABLE>
    5740:	svccs	0x00006807
    5744:	adcshi	pc, r4, r0
    5748:			; <UNDEFINED> instruction: 0xf04f4603
    574c:			; <UNDEFINED> instruction: 0xf8530b00
    5750:			; <UNDEFINED> instruction: 0xf10b2f04
    5754:	bcs	8360 <__assert_fail@plt+0x57cc>
    5758:	ldmibmi	r6, {r0, r3, r4, r5, r6, r7, r8, ip, lr, pc}
    575c:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
    5760:	stcl	7, cr15, [r0, #1008]!	; 0x3f0
    5764:			; <UNDEFINED> instruction: 0xf0002800
    5768:			; <UNDEFINED> instruction: 0xf1b880fa
    576c:			; <UNDEFINED> instruction: 0xf0000f01
    5770:	ldmibmi	r1, {r0, r1, r2, r4, r7, pc}
    5774:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
    5778:	ldcl	7, cr15, [r4, #1008]	; 0x3f0
    577c:			; <UNDEFINED> instruction: 0xf0002800
    5780:	stmibmi	lr, {r1, r4, r5, r6, r7, pc}
    5784:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
    5788:	stcl	7, cr15, [ip, #1008]	; 0x3f0
    578c:			; <UNDEFINED> instruction: 0xf0002800
    5790:	stmibmi	fp, {r4, r5, r7, pc}
    5794:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
    5798:	stcl	7, cr15, [r4, #1008]	; 0x3f0
    579c:			; <UNDEFINED> instruction: 0xf0002800
    57a0:	stmibmi	r8, {r3, r5, r7, pc}
    57a4:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
    57a8:	ldc	7, cr15, [ip, #1008]!	; 0x3f0
    57ac:	svceq	0x0009f1bb
    57b0:	svclt	0x00d49a04
    57b4:	movwcs	r2, #4864	; 0x1300
    57b8:	teqle	pc, r2, lsl #6
    57bc:	svceq	0x0009f1bb
    57c0:	bvs	1c3ce24 <__assert_fail@plt+0x1c3a290>
    57c4:	stmib	r8, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    57c8:	stmdacs	r0, {r2, ip, pc}
    57cc:			; <UNDEFINED> instruction: 0xf7fdd191
    57d0:	strbmi	lr, [pc], -r0, lsl #16
    57d4:			; <UNDEFINED> instruction: 0xf980fa1f
    57d8:			; <UNDEFINED> instruction: 0xf7fde009
    57dc:			; <UNDEFINED> instruction: 0x4626e91e
    57e0:	strls	r9, [r4], #-1031	; 0xfffffbf9
    57e4:	ldmdami	r8!, {r0, r9, sl, lr}^
    57e8:			; <UNDEFINED> instruction: 0xf0084478
    57ec:	stmdals	r4, {r0, r1, r4, r6, sl, fp, ip, sp, lr, pc}
    57f0:	mcr	7, 2, pc, cr0, cr12, {7}	; <UNPREDICTABLE>
    57f4:			; <UNDEFINED> instruction: 0xf7ff9807
    57f8:			; <UNDEFINED> instruction: 0x4630fdb7
    57fc:	mrc	7, 1, APSR_nzcv, cr10, cr12, {7}
    5800:			; <UNDEFINED> instruction: 0xf7fd980a
    5804:	stmdals	r6, {r1, r3, r5, r6, r7, fp, sp, lr, pc}
    5808:	mrc	7, 1, APSR_nzcv, cr4, cr12, {7}
    580c:			; <UNDEFINED> instruction: 0xf7fc4638
    5810:	bmi	1bc1460 <__assert_fail@plt+0x1bbe8cc>
    5814:	ldrbtmi	r4, [sl], #-2904	; 0xfffff4a8
    5818:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    581c:	subsmi	r9, sl, r1, lsl fp
    5820:	adchi	pc, r8, r0, asr #32
    5824:	andslt	r4, r3, r8, asr #12
    5828:	blhi	140b24 <__assert_fail@plt+0x13df90>
    582c:	svchi	0x00f0e8bd
    5830:	strtmi	r4, [r0], -r7, ror #18
    5834:			; <UNDEFINED> instruction: 0xf00c4479
    5838:	ldrbt	pc, [pc], sp, ror #29	; <UNPREDICTABLE>
    583c:	ldrtmi	r4, [r8], -r5, ror #18
    5840:	ldrbtmi	r9, [r9], #-773	; 0xfffffcfb
    5844:	stcl	7, cr15, [lr, #-1008]!	; 0xfffffc10
    5848:	stmdacs	r0, {r0, r2, r8, r9, fp, ip, pc}
    584c:	ldrmi	fp, [r8], -ip, lsl #30
    5850:	stmdacs	r0, {sp}
    5854:	svcge	0x004df43f
    5858:	ldmdbvs	r0!, {r8, sp}^
    585c:	ldrdlt	pc, [r4], -r6	; <UNPREDICTABLE>
    5860:	stc2	0, cr15, [lr, #40]!	; 0x28
    5864:	ldrbmi	r4, [r8], -r2, lsl #12
    5868:			; <UNDEFINED> instruction: 0xf7fc9205
    586c:	mulscc	r0, r2, pc	; <UNPREDICTABLE>
    5870:	stc	7, cr15, [r0, #-1008]!	; 0xfffffc10
    5874:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
    5878:	ldrbmi	sp, [r9], -r9, lsr #1
    587c:			; <UNDEFINED> instruction: 0xf7fc300c
    5880:	blls	1813a8 <__assert_fail@plt+0x17e814>
    5884:	rsbsvs	r4, fp, r8, asr r6
    5888:			; <UNDEFINED> instruction: 0xf926f00c
    588c:	eorsvs	r9, sp, r7, lsl #22
    5890:	cmnlt	r3, #184	; 0xb8
    5894:	ldmdavs	fp, {r0, r3, r4, r9, sl, lr}
    5898:	mvnsle	r2, r0, lsl #22
    589c:	str	r6, [r8, -pc]!
    58a0:	ldrtmi	r4, [r8], -sp, asr #18
    58a4:			; <UNDEFINED> instruction: 0xf7fc4479
    58a8:	stmdacs	r0, {r1, r2, r3, r4, r5, r8, sl, fp, sp, lr, pc}
    58ac:	svcge	0x0069f43f
    58b0:			; <UNDEFINED> instruction: 0xf04f464f
    58b4:			; <UNDEFINED> instruction: 0xe79a0996
    58b8:	strtmi	r4, [r0], -r8, asr #18
    58bc:			; <UNDEFINED> instruction: 0xf00c4479
    58c0:	ldrt	pc, [fp], r9, lsr #29	; <UNPREDICTABLE>
    58c4:	svc	0x0084f7fc
    58c8:			; <UNDEFINED> instruction: 0xf980fa1f
    58cc:			; <UNDEFINED> instruction: 0xf7fd4648
    58d0:	strmi	lr, [r1], -r4, lsr #17
    58d4:	ldrbtmi	r4, [r8], #-2114	; 0xfffff7be
    58d8:	blx	ff741902 <__assert_fail@plt+0xff73ed6e>
    58dc:			; <UNDEFINED> instruction: 0xf7fce799
    58e0:	mcrls	15, 0, lr, cr6, cr8, {3}
    58e4:	strls	r9, [r4], -r7, lsl #12
    58e8:			; <UNDEFINED> instruction: 0xf980fa1f
    58ec:	smlsdxls	r7, pc, r7, lr	; <UNPREDICTABLE>
    58f0:			; <UNDEFINED> instruction: 0x464fe6ff
    58f4:	ldrtmi	r4, [r8], -r1, lsr #13
    58f8:	ldcl	7, cr15, [sl, #1008]!	; 0x3f0
    58fc:	blls	133ee4 <__assert_fail@plt+0x131350>
    5900:	bls	2727b4 <__assert_fail@plt+0x26fc20>
    5904:	andsvs	fp, r3, sl, lsl #2
    5908:	blls	229920 <__assert_fail@plt+0x226d8c>
    590c:	blls	1d717c <__assert_fail@plt+0x1d45e8>
    5910:	movwcs	r6, #19
    5914:	strb	r9, [sl, -r7, lsl #6]!
    5918:	strtmi	r4, [r1], pc, asr #12
    591c:			; <UNDEFINED> instruction: 0xf7fcd0eb
    5920:	pkhtbmi	lr, r1, r8, asr #30
    5924:	blx	7d79e8 <__assert_fail@plt+0x7d4e54>
    5928:	ldrbtmi	pc, [r8], #-2441	; 0xfffff677	; <UNPREDICTABLE>
    592c:	blx	fecc1956 <__assert_fail@plt+0xfecbedc2>
    5930:	stmdami	sp!, {r0, r2, r3, r4, r6, r8, r9, sl, sp, lr, pc}
    5934:			; <UNDEFINED> instruction: 0xf04f464f
    5938:	ldrbtmi	r0, [r8], #-2401	; 0xfffff69f
    593c:	blx	feac1966 <__assert_fail@plt+0xfeabedd2>
    5940:			; <UNDEFINED> instruction: 0xf7fce755
    5944:	strbmi	lr, [pc], -r6, asr #30
    5948:			; <UNDEFINED> instruction: 0xf980fa1f
    594c:			; <UNDEFINED> instruction: 0xf7fd4648
    5950:	strmi	lr, [r1], -r4, ror #16
    5954:	ldrbtmi	r4, [r8], #-2085	; 0xfffff7db
    5958:	blx	fe741982 <__assert_fail@plt+0xfe73edee>
    595c:	strbmi	lr, [pc], -r7, asr #14
    5960:	stmdbeq	r9, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    5964:	strbmi	lr, [pc], -r3, asr #14
    5968:	ldmibeq	r6!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    596c:			; <UNDEFINED> instruction: 0xf04fe73f
    5970:	ldr	r0, [ip, -r9, lsl #18]!
    5974:	stc	7, cr15, [r4, #1008]!	; 0x3f0
    5978:	andeq	r0, r0, r0, lsl #6
    597c:	andeq	r9, r2, r6, ror #13
    5980:	andeq	r9, r2, r0, ror #13
    5984:	andeq	r3, r1, r0, asr r3
    5988:	andeq	r3, r1, sl, asr r3
    598c:	andeq	r0, r0, r0, lsr r3
    5990:	andeq	r3, r1, r0, ror #6
    5994:	andeq	r3, r1, lr, asr r3
    5998:	andeq	r3, r1, r4, ror #6
    599c:	strdeq	r4, [r1], -lr
    59a0:	andeq	r4, r1, r4, lsl #14
    59a4:	andeq	r4, r1, r6, lsl #14
    59a8:	andeq	r3, r1, ip, lsl #27
    59ac:			; <UNDEFINED> instruction: 0xfffff9eb
    59b0:	andeq	r4, r1, r8, lsr #28
    59b4:	andeq	r4, r1, sl, lsl #13
    59b8:	andeq	r4, r1, r6, ror r6
    59bc:	andeq	r4, r1, sl, ror #12
    59c0:	andeq	r4, r1, lr, asr r6
    59c4:	andeq	r4, r1, r2, asr r6
    59c8:			; <UNDEFINED> instruction: 0x000145bc
    59cc:	andeq	r9, r2, lr, lsr #9
    59d0:	andeq	r3, r1, r0, ror #2
    59d4:	andeq	r4, r1, r6, lsl #9
    59d8:	andeq	r4, r1, r8, asr #10
    59dc:	ldrdeq	r3, [r1], -r0
    59e0:	andeq	r3, r1, r2, lsl #1
    59e4:	ldrdeq	r4, [r1], -r2
    59e8:	andeq	r4, r1, lr, ror r4
    59ec:	andeq	r4, r1, sl, ror r4
    59f0:	ldrbmi	lr, [r0, sp, lsr #18]!
    59f4:	stclmi	6, cr4, [r7, #-512]!	; 0xfffffe00
    59f8:	stmdami	r7!, {r0, r3, r7, r9, sl, lr}^
    59fc:	ldrbtmi	fp, [sp], #-138	; 0xffffff76
    5a00:	strcs	r4, [r0], #-2406	; 0xfffff69a
    5a04:	stmdapl	r8!, {r0, r1, r2, r3, r4, r9, sl, lr}
    5a08:			; <UNDEFINED> instruction: 0xf8df4479
    5a0c:	stmdavs	r0, {r2, r4, r7, r8, sp, pc}
    5a10:			; <UNDEFINED> instruction: 0xf04f9009
    5a14:	strtmi	r0, [r0], -r0
    5a18:	andmi	pc, r0, r8, asr #17
    5a1c:			; <UNDEFINED> instruction: 0xf7fc4614
    5a20:	ldrbtmi	lr, [sl], #3806	; 0xede
    5a24:			; <UNDEFINED> instruction: 0xf0002800
    5a28:	strmi	r8, [r5], -r7, lsr #1
    5a2c:	rsbsle	r2, lr, r0, lsl #30
    5a30:			; <UNDEFINED> instruction: 0x4621485c
    5a34:			; <UNDEFINED> instruction: 0xf7fc4478
    5a38:			; <UNDEFINED> instruction: 0x4606ec1c
    5a3c:			; <UNDEFINED> instruction: 0xf0002800
    5a40:	stcge	0, cr8, [r5], {138}	; 0x8a
    5a44:	strtmi	r2, [r0], -r0, lsl #2
    5a48:	stc2l	0, cr15, [r8, #48]	; 0x30
    5a4c:			; <UNDEFINED> instruction: 0x46204956
    5a50:			; <UNDEFINED> instruction: 0xf00c4479
    5a54:	blmi	15851d8 <__assert_fail@plt+0x1582644>
    5a58:	andge	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    5a5c:	ldrdcc	pc, [r0], -sl
    5a60:	subsle	r2, lr, r0, lsl #22
    5a64:	vstrle	d2, [r4, #-4]
    5a68:			; <UNDEFINED> instruction: 0x46204951
    5a6c:			; <UNDEFINED> instruction: 0xf00c4479
    5a70:	ldmdbmi	r0, {r0, r4, r6, r7, r8, sl, fp, ip, sp, lr, pc}^
    5a74:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    5a78:	stc2l	0, cr15, [ip, #48]	; 0x30
    5a7c:	strtmi	r4, [r0], -lr, asr #18
    5a80:			; <UNDEFINED> instruction: 0xf00c4479
    5a84:	stmdbmi	sp, {r0, r1, r2, r6, r7, r8, sl, fp, ip, sp, lr, pc}^
    5a88:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    5a8c:	stc2l	0, cr15, [r2, #48]	; 0x30
    5a90:	subsle	r2, r2, r0, lsl #30
    5a94:	strtmi	r4, [r0], -sl, asr #18
    5a98:			; <UNDEFINED> instruction: 0xf00c4479
    5a9c:	stmdbmi	r9, {r0, r1, r3, r4, r5, r7, r8, sl, fp, ip, sp, lr, pc}^
    5aa0:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    5aa4:	ldc2	0, cr15, [r6, #48]!	; 0x30
    5aa8:			; <UNDEFINED> instruction: 0x46204631
    5aac:	ldc2	0, cr15, [r2, #48]!	; 0x30
    5ab0:	strtmi	r4, [r0], -r5, asr #18
    5ab4:			; <UNDEFINED> instruction: 0xf00c4479
    5ab8:	smlatbcs	r0, sp, sp, pc	; <UNPREDICTABLE>
    5abc:			; <UNDEFINED> instruction: 0xf00c4620
    5ac0:	strtmi	pc, [r0], -r9, lsr #27
    5ac4:			; <UNDEFINED> instruction: 0xf00c2100
    5ac8:	strmi	pc, [r7], -pc, ror #27
    5acc:	suble	r2, pc, r0, lsl #16
    5ad0:	movwcs	r4, #2366	; 0x93e
    5ad4:			; <UNDEFINED> instruction: 0x0018f8da
    5ad8:	ldrbtmi	r4, [r9], #-1610	; 0xfffff9b6
    5adc:	stmib	sp, {r8, sl, ip, pc}^
    5ae0:	ldrtmi	r1, [r9], -r1, lsl #6
    5ae4:			; <UNDEFINED> instruction: 0xf86cf010
    5ae8:	bllt	1817300 <__assert_fail@plt+0x181476c>
    5aec:			; <UNDEFINED> instruction: 0xf7fc4628
    5af0:			; <UNDEFINED> instruction: 0xf8c8efd2
    5af4:	strtmi	r5, [r5], -r0
    5af8:			; <UNDEFINED> instruction: 0xf7fc4630
    5afc:			; <UNDEFINED> instruction: 0x4638ecbc
    5b00:	ldc	7, cr15, [r8], #1008	; 0x3f0
    5b04:			; <UNDEFINED> instruction: 0xf7fc4628
    5b08:	bmi	c81168 <__assert_fail@plt+0xc7e5d4>
    5b0c:	ldrbtmi	r4, [sl], #-2850	; 0xfffff4de
    5b10:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    5b14:	subsmi	r9, sl, r9, lsl #22
    5b18:			; <UNDEFINED> instruction: 0x4620d13a
    5b1c:	pop	{r1, r3, ip, sp, pc}
    5b20:	stmdbmi	ip!, {r4, r5, r6, r7, r8, r9, sl, pc}
    5b24:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    5b28:	ldc2l	0, cr15, [r4, #-48]!	; 0xffffffd0
    5b2c:	strmi	lr, [r1], -r1, lsr #15
    5b30:	ldrbtmi	r4, [r8], #-2089	; 0xfffff7d7
    5b34:	mrc	7, 7, APSR_nzcv, cr14, cr12, {7}
    5b38:	stmdbmi	r8!, {r1, r3, r4, r5, r6, r8, r9, sl, sp, lr, pc}
    5b3c:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    5b40:	stc2l	0, cr15, [r8, #-48]!	; 0xffffffd0
    5b44:			; <UNDEFINED> instruction: 0xf7fce7a6
    5b48:	strmi	lr, [r1], -r8, ror #30
    5b4c:	ldrbtmi	r4, [r8], #-2084	; 0xfffff7dc
    5b50:	blx	fe841b78 <__assert_fail@plt+0xfe83efe4>
    5b54:			; <UNDEFINED> instruction: 0xf7fce7d0
    5b58:			; <UNDEFINED> instruction: 0x4637ee3c
    5b5c:	strtmi	fp, [r0], -r4, lsl #5
    5b60:	svc	0x005af7fc
    5b64:	ldmdami	pc, {r0, r9, sl, lr}	; <UNPREDICTABLE>
    5b68:			; <UNDEFINED> instruction: 0xf0084478
    5b6c:	bfi	pc, r3, (invalid: 21:3)	; <UNPREDICTABLE>
    5b70:	mcr	7, 1, pc, cr14, cr12, {7}	; <UNPREDICTABLE>
    5b74:	ldr	fp, [pc, r4, lsl #5]!
    5b78:	mcr	7, 1, pc, cr10, cr12, {7}	; <UNPREDICTABLE>
    5b7c:	strtmi	fp, [r0], -r4, lsl #5
    5b80:	svc	0x004af7fc
    5b84:	ldmdami	r8, {r0, r9, sl, lr}
    5b88:			; <UNDEFINED> instruction: 0xf0084478
    5b8c:	ldr	pc, [ip, r3, lsl #21]!
    5b90:	ldc	7, cr15, [r6], {252}	; 0xfc
    5b94:	andeq	r9, r2, r6, asr #5
    5b98:	andeq	r0, r0, r0, lsl #6
    5b9c:	andeq	r2, r1, ip, asr #30
    5ba0:	andeq	r9, r2, r2, lsr #5
    5ba4:	andeq	r4, r1, r8, ror #7
    5ba8:	andeq	r2, r1, ip, lsr #30
    5bac:	andeq	r0, r0, r0, lsr r3
    5bb0:	andeq	r2, r1, r8, lsr #30
    5bb4:	andeq	r2, r1, sl, lsr #30
    5bb8:	andeq	r2, r1, r8, lsr #30
    5bbc:	andeq	r2, r1, lr, lsr #30
    5bc0:	andeq	r3, r1, r0, asr r9
    5bc4:	andeq	r3, r1, r2, lsl #20
    5bc8:	andeq	r3, r1, r4, asr r9
    5bcc:			; <UNDEFINED> instruction: 0xfffff5b3
    5bd0:			; <UNDEFINED> instruction: 0x000291b6
    5bd4:	andeq	r2, r1, r6, ror #28
    5bd8:	andeq	r4, r1, r2, lsr #3
    5bdc:	muleq	r1, sl, lr
    5be0:	andeq	r4, r1, r2, ror #5
    5be4:	strdeq	r2, [r1], -r0
    5be8:	ldrdeq	r2, [r1], -r0
    5bec:	bmi	898878 <__assert_fail@plt+0x895ce4>
    5bf0:	ldrblt	r4, [r0, #-1147]!	; 0xfffffb85
    5bf4:	ldmpl	lr, {r0, r2, r9, sl, lr}
    5bf8:	stmdblt	fp, {r0, r1, r4, r5, r6, r7, fp, sp, lr}
    5bfc:	cmplt	r3, #1884160	; 0x1cc000
    5c00:	andcs	r4, r0, lr, lsl r9
    5c04:			; <UNDEFINED> instruction: 0xf7fc4479
    5c08:	strmi	lr, [r4], -sl, ror #27
    5c0c:			; <UNDEFINED> instruction: 0x4628b1f0
    5c10:			; <UNDEFINED> instruction: 0xf0034621
    5c14:	strmi	pc, [r5], -r1, asr #26
    5c18:	ldmdbvs	r3!, {r3, r4, r6, r8, fp, ip, sp, pc}^
    5c1c:			; <UNDEFINED> instruction: 0x4620b13b
    5c20:	svc	0x0038f7fc
    5c24:			; <UNDEFINED> instruction: 0x46206971
    5c28:	stc2l	0, cr15, [r8, #12]
    5c2c:	ldmvs	r3!, {r5, r6, r8, fp, ip, sp, pc}^
    5c30:	strtmi	fp, [r0], -r3, lsr #18
    5c34:	ldcl	7, cr15, [lr], #1008	; 0x3f0
    5c38:	ldcllt	6, cr4, [r0, #-160]!	; 0xffffff60
    5c3c:			; <UNDEFINED> instruction: 0xf7fc4620
    5c40:	strtmi	lr, [r0], -sl, lsr #30
    5c44:	stc2l	0, cr15, [lr, #-12]!
    5c48:	ldrb	r4, [r2, r5, lsl #12]!
    5c4c:	stcl	7, cr15, [r0, #1008]	; 0x3f0
    5c50:	strtmi	fp, [r8], -r5, lsl #5
    5c54:	andcs	fp, r1, r0, ror sp
    5c58:	ldcl	7, cr15, [r6, #-1008]!	; 0xfffffc10
    5c5c:	bl	1f43c54 <__assert_fail@plt+0x1f410c0>
    5c60:			; <UNDEFINED> instruction: 0xf7fc2001
    5c64:			; <UNDEFINED> instruction: 0x4601ed72
    5c68:	pop	{r3, r5, r9, sl, lr}
    5c6c:			; <UNDEFINED> instruction: 0xf0034070
    5c70:	svclt	0x0000bd13
    5c74:	ldrdeq	r9, [r2], -r4
    5c78:	andeq	r0, r0, r0, lsr r3
    5c7c:	andeq	r2, r1, r0, asr sp
    5c80:	svcmi	0x00f0e92d
    5c84:	lfmmi	f7, 1, [ip, #-692]	; 0xfffffd4c
    5c88:	ldmdbmi	r6!, {r3, r7, r9, sl, lr}^
    5c8c:	movwcs	r9, #515	; 0x203
    5c90:	ldrbtmi	r4, [r9], #-2677	; 0xfffff58b
    5c94:			; <UNDEFINED> instruction: 0x461e4d75
    5c98:	strmi	sl, [r7], -r5, lsl #24
    5c9c:	ldrbtmi	r5, [sp], #-2186	; 0xfffff776
    5ca0:			; <UNDEFINED> instruction: 0xf8cd6812
    5ca4:			; <UNDEFINED> instruction: 0xf04f2414
    5ca8:	subvs	r0, r3, r0, lsl #4
    5cac:	addvs	r6, r3, r3
    5cb0:	blmi	1bddfc4 <__assert_fail@plt+0x1bdb430>
    5cb4:	movwls	r4, #9339	; 0x247b
    5cb8:	vmax.s8	q10, q0, q1
    5cbc:			; <UNDEFINED> instruction: 0x462031ff
    5cc0:	ldc	7, cr15, [r2, #1008]	; 0x3f0
    5cc4:			; <UNDEFINED> instruction: 0xf0002800
    5cc8:			; <UNDEFINED> instruction: 0x462080ba
    5ccc:			; <UNDEFINED> instruction: 0xf7fc3601
    5cd0:	stmdacs	r0, {r5, r6, r8, sl, fp, sp, lr, pc}
    5cd4:	adcshi	pc, sl, r0
    5cd8:			; <UNDEFINED> instruction: 0xf8104420
    5cdc:	blcs	294ce8 <__assert_fail@plt+0x292154>
    5ce0:	adcshi	pc, r4, r0, asr #32
    5ce4:	strtmi	r4, [r3], r0, lsr #12
    5ce8:	blx	fec41d00 <__assert_fail@plt+0xfec3f16c>
    5cec:	blcs	263d80 <__assert_fail@plt+0x2611ec>
    5cf0:	blcs	835958 <__assert_fail@plt+0x832dc4>
    5cf4:			; <UNDEFINED> instruction: 0xf81bd105
    5cf8:	blcs	255904 <__assert_fail@plt+0x252d70>
    5cfc:	blcs	835964 <__assert_fail@plt+0x832dd0>
    5d00:			; <UNDEFINED> instruction: 0xf1a3d0f9
    5d04:	blx	fec86598 <__assert_fail@plt+0xfec83a04>
    5d08:	ldmdbeq	r2, {r1, r7, r9, ip, sp, lr, pc}^
    5d0c:	svclt	0x00142b00
    5d10:			; <UNDEFINED> instruction: 0xf04f4691
    5d14:			; <UNDEFINED> instruction: 0xf1b90901
    5d18:	bicle	r0, sp, r0, lsl #30
    5d1c:			; <UNDEFINED> instruction: 0xf0002b3a
    5d20:			; <UNDEFINED> instruction: 0x213a809b
    5d24:			; <UNDEFINED> instruction: 0xf7fc4658
    5d28:	strmi	lr, [r2], r6, asr #26
    5d2c:			; <UNDEFINED> instruction: 0xf80ab178
    5d30:	stmdavc	r2, {r0, r8, r9, fp, ip, pc}^
    5d34:	svclt	0x00182a20
    5d38:	tstle	r5, r9, lsl #20
    5d3c:	svccs	0x0001f81a
    5d40:	svclt	0x00182a09
    5d44:	rscsle	r2, r9, r0, lsr #20
    5d48:			; <UNDEFINED> instruction: 0xf0002a00
    5d4c:	blls	a5f70 <__assert_fail@plt+0xa33dc>
    5d50:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    5d54:	and	r9, r2, r1, lsl #6
    5d58:	eorscc	pc, r9, r5, asr r8	; <UNPREDICTABLE>
    5d5c:	stmdals	r1, {r0, r8, r9, ip, pc}
    5d60:			; <UNDEFINED> instruction: 0xf0044659
    5d64:	msrlt	CPSR_, #31488	; 0x7b00
    5d68:	stmdbeq	r1, {r0, r3, r8, ip, sp, lr, pc}
    5d6c:	svceq	0x0006f1b9
    5d70:	blls	fa540 <__assert_fail@plt+0xf79ac>
    5d74:	orrsle	r2, pc, r0, lsl #22
    5d78:			; <UNDEFINED> instruction: 0x46402458
    5d7c:	bl	11c3d74 <__assert_fail@plt+0x11c11e0>
    5d80:	strtmi	r9, [r0], -r1
    5d84:	mcr	7, 2, pc, cr8, cr12, {7}	; <UNPREDICTABLE>
    5d88:	ldrtmi	r9, [r2], -r1, lsl #18
    5d8c:	ldmdami	r9!, {r0, r1, r9, sl, lr}
    5d90:			; <UNDEFINED> instruction: 0xf0084478
    5d94:	bmi	e44398 <__assert_fail@plt+0xe41804>
    5d98:	ldrbtmi	r4, [sl], #-2867	; 0xfffff4cd
    5d9c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    5da0:	ldrcc	pc, [r4], #-2269	; 0xfffff723
    5da4:	cmple	fp, sl, asr r0
    5da8:	vmax.s8	d4, d13, d16
    5dac:	pop	{r2, r3, r4, r8, sl, fp, lr}
    5db0:	ldmdbmi	r2!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    5db4:	bl	56fa0 <__assert_fail@plt+0x5440c>
    5db8:	ldmdavs	r2, {r0, r3, r6, r7, r9}^
    5dbc:			; <UNDEFINED> instruction: 0xf63f2a05
    5dc0:	ldm	pc, {r0, r1, r3, r4, r5, r6, r8, r9, sl, fp, sp, pc}^	; <UNPREDICTABLE>
    5dc4:	msrcs	CPSR_sx, r2
    5dc8:	movweq	r1, #55068	; 0xd71c
    5dcc:	svceq	0x0000f1ba
    5dd0:	ldrbmi	sp, [r0], -r2, asr #32
    5dd4:	tstcs	r0, sl, lsl #4
    5dd8:	b	fee43dd0 <__assert_fail@plt+0xfee4123c>
    5ddc:			; <UNDEFINED> instruction: 0xe76b60b8
    5de0:	svceq	0x0000f1ba
    5de4:			; <UNDEFINED> instruction: 0x4650d038
    5de8:	tstcs	r0, sl, lsl #4
    5dec:	b	febc3de4 <__assert_fail@plt+0xfebc1250>
    5df0:			; <UNDEFINED> instruction: 0xe76160f8
    5df4:			; <UNDEFINED> instruction: 0xf043793b
    5df8:	teqvc	fp, r4, lsl #6
    5dfc:	ldmdbvc	fp!, {r2, r3, r4, r6, r8, r9, sl, sp, lr, pc}
    5e00:	movweq	pc, #8259	; 0x2043	; <UNPREDICTABLE>
    5e04:	smmlar	r7, fp, r1, r7
    5e08:			; <UNDEFINED> instruction: 0xf043793b
    5e0c:	teqvc	fp, r1, lsl #6
    5e10:			; <UNDEFINED> instruction: 0xf1bae752
    5e14:	andsle	r0, pc, r0, lsl #30
    5e18:	mulcs	r0, sl, r8
    5e1c:	ldmdavs	r8!, {r1, r5, r6, r7, r8, ip, sp, pc}
    5e20:	bl	a43e18 <__assert_fail@plt+0xa41284>
    5e24:			; <UNDEFINED> instruction: 0xf7fc4650
    5e28:	mlasvs	r8, r8, lr, lr
    5e2c:			; <UNDEFINED> instruction: 0xf47f2800
    5e30:			; <UNDEFINED> instruction: 0xf7fcaf43
    5e34:	teqlt	r8, lr, asr #25
    5e38:	smlawblt	ip, r4, r2, fp
    5e3c:			; <UNDEFINED> instruction: 0x4640e79d
    5e40:	bl	fef43e38 <__assert_fail@plt+0xfef412a4>
    5e44:	rscsle	r2, r4, r0, lsl #16
    5e48:	str	r2, [r4, r0, lsl #8]!
    5e4c:	blcs	23ee0 <__assert_fail@plt+0x2134c>
    5e50:	strbtcs	fp, [r1], #-3860	; 0xfffff0ec
    5e54:	ldr	r2, [r0, fp, asr #8]
    5e58:	usada8	lr, sp, r4, r2
    5e5c:	str	r2, [ip, r0, lsl #9]
    5e60:	bl	bc3e58 <__assert_fail@plt+0xbc12c4>
    5e64:	andeq	r9, r2, r2, lsr r0
    5e68:	andeq	r0, r0, r0, lsl #6
    5e6c:	andeq	r8, r2, sl, ror #28
    5e70:	ldrdeq	r2, [r1], -r8
    5e74:	strheq	r4, [r1], -ip
    5e78:	andeq	r8, r2, sl, lsr #30
    5e7c:	andeq	r8, r2, r4, asr sp
    5e80:	ldrlt	fp, [r0, #-336]	; 0xfffffeb0
    5e84:	stmdavs	r0, {r2, r9, sl, lr}
    5e88:	b	ffd43e80 <__assert_fail@plt+0xffd412ec>
    5e8c:	eorvs	r2, r3, r0, lsl #6
    5e90:	adcvs	r6, r3, r3, rrx
    5e94:	ldclt	0, cr6, [r0, #-908]	; 0xfffffc74
    5e98:	svclt	0x00004770
    5e9c:	ldrbmi	lr, [r0, sp, lsr #18]!
    5ea0:	ldmdbmi	ip!, {r0, r2, r3, r9, sl, lr}
    5ea4:	bmi	f178f0 <__assert_fail@plt+0xf14d5c>
    5ea8:	ldrbtmi	fp, [r9], #-140	; 0xffffff74
    5eac:	ldrdge	pc, [ip], #143	; 0x8f	; <UNPREDICTABLE>
    5eb0:	ldrmi	r4, [r8], r6, lsl #12
    5eb4:	ldrbtmi	r5, [sl], #2186	; 0x88a
    5eb8:	andls	r6, fp, #1179648	; 0x120000
    5ebc:	andeq	pc, r0, #79	; 0x4f
    5ec0:			; <UNDEFINED> instruction: 0xf8c92200
    5ec4:	mrslt	r2, (UNDEF: 3)
    5ec8:			; <UNDEFINED> instruction: 0x4630601a
    5ecc:	cdp2	0, 0, cr15, cr4, cr11, {0}
    5ed0:	cmnlt	r0, #4, 12	; 0x400000
    5ed4:			; <UNDEFINED> instruction: 0xf7fc2140
    5ed8:	strmi	lr, [r6], -lr, ror #24
    5edc:	suble	r2, sp, r0, lsl #16
    5ee0:	blne	f1af4 <__assert_fail@plt+0xeef60>
    5ee4:	andcs	r4, r2, r2, lsr #12
    5ee8:			; <UNDEFINED> instruction: 0xf7fc4639
    5eec:	ldrtmi	lr, [r8], -r2, asr #26
    5ef0:			; <UNDEFINED> instruction: 0xf00b21a0
    5ef4:	strmi	pc, [r7], -r5, ror #19
    5ef8:	eorsle	r2, fp, r0, lsl #16
    5efc:	smlsdcs	r0, sp, r3, fp
    5f00:	andeq	pc, r0, r9, asr #17
    5f04:			; <UNDEFINED> instruction: 0xf1b8463d
    5f08:	eorle	r0, r0, r0, lsl #30
    5f0c:	andmi	pc, r0, r8, asr #17
    5f10:			; <UNDEFINED> instruction: 0xf7fc4638
    5f14:	bmi	8c09dc <__assert_fail@plt+0x8bde48>
    5f18:	ldrbtmi	r4, [sl], #-2847	; 0xfffff4e1
    5f1c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    5f20:	subsmi	r9, sl, fp, lsl #22
    5f24:			; <UNDEFINED> instruction: 0x4628d134
    5f28:	pop	{r2, r3, ip, sp, pc}
    5f2c:	blmi	767ef4 <__assert_fail@plt+0x765360>
    5f30:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    5f34:			; <UNDEFINED> instruction: 0x432b681b
    5f38:	strmi	fp, [r7], -r4, lsl #30
    5f3c:	andle	r2, r6, r5, lsr #10
    5f40:			; <UNDEFINED> instruction: 0x46314819
    5f44:	strcs	r4, [r5, #-1575]!	; 0xfffff9d9
    5f48:			; <UNDEFINED> instruction: 0xf0084478
    5f4c:			; <UNDEFINED> instruction: 0x4620f871
    5f50:	b	fe443f48 <__assert_fail@plt+0xfe4413b4>
    5f54:	ldmdami	r3, {r2, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}
    5f58:	bmi	50d124 <__assert_fail@plt+0x50a590>
    5f5c:			; <UNDEFINED> instruction: 0xf85a463b
    5f60:	ldrbtmi	r0, [sl], #-0
    5f64:	stmibvs	r0, {r8, sl, ip, pc}^
    5f68:	blx	e41f80 <__assert_fail@plt+0xe3f3ec>
    5f6c:	andeq	pc, r0, r9, asr #17
    5f70:	bicle	r2, r8, r0, lsl #16
    5f74:	stc	7, cr15, [ip], #-1008	; 0xfffffc10
    5f78:	strb	fp, [r4, r5, lsl #5]
    5f7c:	vqdmulh.s<illegal width 8>	d20, d0, d12
    5f80:	stmdbmi	ip, {r0, r2, r3, r9, ip, sp}
    5f84:	ldrbtmi	r4, [fp], #-2060	; 0xfffff7f4
    5f88:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    5f8c:	blx	441fb4 <__assert_fail@plt+0x43f420>
    5f90:	b	fe5c3f88 <__assert_fail@plt+0xfe5c13f4>
    5f94:	andeq	r8, r2, sl, lsl lr
    5f98:	andeq	r0, r0, r0, lsl #6
    5f9c:	andeq	r8, r2, lr, lsl #28
    5fa0:	andeq	r8, r2, sl, lsr #27
    5fa4:	andeq	r0, r0, r0, lsr r3
    5fa8:	andeq	r3, r1, r8, lsr #30
    5fac:	andeq	r3, r1, lr, lsl #19
    5fb0:	andeq	r4, r1, r6, ror #2
    5fb4:	andeq	r3, r1, ip, lsl #30
    5fb8:	muleq	r1, lr, r6
    5fbc:	blmi	1758934 <__assert_fail@plt+0x1755da0>
    5fc0:	push	{r1, r3, r4, r5, r6, sl, lr}
    5fc4:			; <UNDEFINED> instruction: 0x460641f0
    5fc8:	ldrdlt	r5, [r2], r3	; <UNPREDICTABLE>
    5fcc:	ldrdhi	pc, [r8, #-143]!	; 0xffffff71
    5fd0:	ldmdavs	fp, {r0, r2, r3, r9, sl, lr}
    5fd4:			; <UNDEFINED> instruction: 0xf04f9321
    5fd8:	strmi	r0, [r8], -r0, lsl #6
    5fdc:	mrscs	r2, SPSR_irq
    5fe0:	ldrbtmi	r6, [r8], #51	; 0x33
    5fe4:	bl	ff9c3fdc <__assert_fail@plt+0xff9c1448>
    5fe8:	subsle	r2, pc, r0, lsl #16
    5fec:	stmdavc	r3, {r0, r1, r2, r3, r5, r9, fp, ip}^
    5ff0:			; <UNDEFINED> instruction: 0xf787fab7
    5ff4:	ldmdbeq	pc!, {r2, r9, sl, lr}^	; <UNPREDICTABLE>
    5ff8:	svclt	0x00082b00
    5ffc:	svccs	0x00002701
    6000:	blne	10fa558 <__assert_fail@plt+0x10f79c4>
    6004:	ldcge	6, cr4, [ip, #-168]	; 0xffffff58
    6008:	strcc	r2, [r1], #-2
    600c:			; <UNDEFINED> instruction: 0xf7fc4629
    6010:			; <UNDEFINED> instruction: 0x4628ecb0
    6014:			; <UNDEFINED> instruction: 0xf00b21a0
    6018:			; <UNDEFINED> instruction: 0x4605f953
    601c:	suble	r2, r7, r0, lsl #16
    6020:	ldrtmi	r4, [sl], -r6, asr #22
    6024:			; <UNDEFINED> instruction: 0xf8584621
    6028:			; <UNDEFINED> instruction: 0xf8d88003
    602c:			; <UNDEFINED> instruction: 0xf004001c
    6030:			; <UNDEFINED> instruction: 0x4607f9d5
    6034:			; <UNDEFINED> instruction: 0x4601b130
    6038:	andcs	sl, r3, r2, lsl #20
    603c:	ldcl	7, cr15, [r0, #-1008]	; 0xfffffc10
    6040:	cmple	r0, r0, lsl #16
    6044:			; <UNDEFINED> instruction: 0xf7fc4638
    6048:	bmi	f808a8 <__assert_fail@plt+0xf7dd14>
    604c:			; <UNDEFINED> instruction: 0x001cf8d8
    6050:	ldrbtmi	r2, [sl], #-768	; 0xfffffd00
    6054:			; <UNDEFINED> instruction: 0xf0044621
    6058:	strmi	pc, [r7], -r1, asr #19
    605c:	strmi	fp, [r1], -r8, lsr #2
    6060:	andcs	sl, r3, r2, lsl #20
    6064:	ldc	7, cr15, [ip, #-1008]!	; 0xfffffc10
    6068:			; <UNDEFINED> instruction: 0x4638bb30
    606c:	b	c4064 <__assert_fail@plt+0xc14d0>
    6070:			; <UNDEFINED> instruction: 0x001cf8d8
    6074:	andls	r2, r0, #0, 4
    6078:			; <UNDEFINED> instruction: 0x46214a32
    607c:	ldrbtmi	r4, [sl], #-1579	; 0xfffff9d5
    6080:			; <UNDEFINED> instruction: 0xf9acf004
    6084:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
    6088:	strcs	sp, [r0], #-68	; 0xffffffbc
    608c:			; <UNDEFINED> instruction: 0x46286037
    6090:	ldmib	r0!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6094:	blmi	9d894c <__assert_fail@plt+0x9d5db8>
    6098:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    609c:	blls	86010c <__assert_fail@plt+0x85d578>
    60a0:	qdaddle	r4, sl, r2
    60a4:	eorlt	r4, r2, r0, lsr #12
    60a8:	ldrhhi	lr, [r0, #141]!	; 0x8d
    60ac:	ldrb	r2, [r1, sp, lsr #8]!
    60b0:	bl	fe3c40a8 <__assert_fail@plt+0xfe3c1514>
    60b4:	strb	fp, [sp, r4, lsl #5]!
    60b8:	bl	fe2c40b0 <__assert_fail@plt+0xfe2c151c>
    60bc:	cmpeq	r1, #72, 4	; 0x80000004	; <UNPREDICTABLE>
    60c0:			; <UNDEFINED> instruction: 0xd1d24298
    60c4:	ldrtmi	r4, [r8], -r1, lsr #18
    60c8:			; <UNDEFINED> instruction: 0xf0084479
    60cc:	stmdacs	r0, {r0, r2, r4, r7, r8, sl, fp, ip, sp, lr, pc}
    60d0:			; <UNDEFINED> instruction: 0xf8d8d1cb
    60d4:	blcs	120dc <__assert_fail@plt+0xf548>
    60d8:	ldmdami	sp, {r0, r1, r2, r6, r7, ip, lr, pc}
    60dc:	ldrbtmi	r4, [r8], #-1593	; 0xfffff9c7
    60e0:			; <UNDEFINED> instruction: 0xffa6f007
    60e4:			; <UNDEFINED> instruction: 0xf7fce7c1
    60e8:	vpadd.i8	q15, q4, q10
    60ec:	addsmi	r0, r8, #1140850689	; 0x44000001
    60f0:	ldmdbmi	r8, {r3, r5, r7, r8, ip, lr, pc}
    60f4:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
    60f8:	ldc2l	0, cr15, [lr, #-32]!	; 0xffffffe0
    60fc:			; <UNDEFINED> instruction: 0xd1a12800
    6100:	ldrdcc	pc, [r0], -r8
    6104:	addsle	r2, sp, r0, lsl #22
    6108:			; <UNDEFINED> instruction: 0x46394813
    610c:			; <UNDEFINED> instruction: 0xf0074478
    6110:	ldr	pc, [r7, pc, lsl #31]
    6114:	bl	174410c <__assert_fail@plt+0x1741578>
    6118:	adcsle	r2, r6, r0, lsl #16
    611c:	sfmcs	f3, 1, [r0], {132}	; 0x84
    6120:			; <UNDEFINED> instruction: 0x4638d0b3
    6124:	stmib	r6!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6128:			; <UNDEFINED> instruction: 0xf7fce7b1
    612c:	svclt	0x0000e9ca
    6130:	andeq	r8, r2, r4, lsl #26
    6134:	andeq	r0, r0, r0, lsl #6
    6138:	andeq	r8, r2, r2, ror #25
    613c:	andeq	r0, r0, r0, lsr r3
    6140:	muleq	r1, lr, r8
    6144:	andeq	r3, r1, r2, ror r8
    6148:	andeq	r8, r2, ip, lsr #24
    614c:	andeq	r3, r1, r4, lsl #2
    6150:	andeq	r3, r1, lr, asr #27
    6154:	ldrdeq	r3, [r1], -r6
    6158:	andeq	r3, r1, r0, lsr #27
    615c:	svcmi	0x00f0e92d
    6160:	stc	6, cr4, [sp, #-48]!	; 0xffffffd0
    6164:	strmi	r8, [r5], -r2, lsl #22
    6168:	ldrbtcs	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    616c:	ldrbtcc	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    6170:			; <UNDEFINED> instruction: 0xf8df447a
    6174:	addslt	r9, r7, r4, ror r4
    6178:	ldrbtmi	r5, [r9], #2259	; 0x8d3
    617c:	tstls	r5, #1769472	; 0x1b0000
    6180:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    6184:	stmib	sp, {r8, r9, sp}^
    6188:	stmib	sp, {r1, r8, r9, ip, sp}^
    618c:	stmdbcs	r0, {r2, r8, r9, ip, sp}
    6190:	sbcshi	pc, r4, r0
    6194:			; <UNDEFINED> instruction: 0xf00b4608
    6198:			; <UNDEFINED> instruction: 0x4606fc9f
    619c:			; <UNDEFINED> instruction: 0xf0002800
    61a0:	stmdbge	r9, {r5, r8, pc}
    61a4:	strtmi	r2, [r8], -r1, lsl #4
    61a8:			; <UNDEFINED> instruction: 0xffd0f00e
    61ac:	blls	274634 <__assert_fail@plt+0x271aa0>
    61b0:	blcs	54de0 <__assert_fail@plt+0x5224c>
    61b4:	adcshi	pc, r3, r0, asr #4
    61b8:	ldrtne	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    61bc:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    61c0:	bl	fe1441b8 <__assert_fail@plt+0xfe141624>
    61c4:	stmdacs	r0, {r1, ip, pc}
    61c8:	mrshi	pc, (UNDEF: 73)	; <UNPREDICTABLE>
    61cc:	stmdbge	r3, {r2, r9, fp, sp, pc}
    61d0:			; <UNDEFINED> instruction: 0xf9fcf7ff
    61d4:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
    61d8:	addshi	pc, r8, r0, asr #32
    61dc:	stccs	12, cr9, [r0], {4}
    61e0:	tsthi	r7, r0	; <UNPREDICTABLE>
    61e4:	strmi	r4, [r2], r0, lsl #13
    61e8:	smlaltblt	r6, r8, r0, r8
    61ec:			; <UNDEFINED> instruction: 0xf0044631
    61f0:	stmdblt	r8!, {r0, r2, r4, r5, r9, fp, ip, sp, lr, pc}
    61f4:	strcs	r6, [r1, -r3, ror #16]
    61f8:	svclt	0x00c44543
    61fc:	ssatmi	r4, #3, r8, lsl #13
    6200:	stccs	8, cr6, [r0], {36}	; 0x24
    6204:			; <UNDEFINED> instruction: 0xf1bad1f0
    6208:			; <UNDEFINED> instruction: 0xf0000f00
    620c:	svccs	0x00008094
    6210:	rscshi	pc, pc, r0
    6214:			; <UNDEFINED> instruction: 0xf10a4bf6
    6218:			; <UNDEFINED> instruction: 0xf859020c
    621c:	ldmdavs	fp!, {r0, r1, ip, sp, lr}
    6220:			; <UNDEFINED> instruction: 0xf0402b00
    6224:	stmdals	r2, {r1, r2, r3, r5, r6, r7, pc}
    6228:			; <UNDEFINED> instruction: 0xf7fc9201
    622c:	bls	81304 <__assert_fail@plt+0x7e770>
    6230:	stmdbls	r2, {r3, fp, sp, pc}
    6234:			; <UNDEFINED> instruction: 0xf7ff2301
    6238:	stmdacs	r0, {r0, r1, r3, r4, r6, r7, r8, r9, fp, ip, sp, lr, pc}
    623c:	sbcshi	pc, r8, r0, asr #32
    6240:			; <UNDEFINED> instruction: 0xf7fc9802
    6244:	blls	240a2c <__assert_fail@plt+0x23de98>
    6248:	ldrtmi	sl, [r1], -r5, lsl #16
    624c:			; <UNDEFINED> instruction: 0xf7ff9302
    6250:			; <UNDEFINED> instruction: 0x4604feb5
    6254:	stmdals	r5, {r3, r5, r6, r7, r8, ip, sp, pc}
    6258:	stmdb	ip, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    625c:			; <UNDEFINED> instruction: 0xf7ff9804
    6260:	stmdals	r3, {r0, r1, r7, fp, ip, sp, lr, pc}
    6264:	stmdb	r6, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6268:			; <UNDEFINED> instruction: 0xf7fc4630
    626c:	stmdals	r2, {r2, r8, fp, sp, lr, pc}
    6270:	stmib	r0!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6274:	blmi	ff6d8df8 <__assert_fail@plt+0xff6d6264>
    6278:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    627c:	blls	5602ec <__assert_fail@plt+0x55d758>
    6280:			; <UNDEFINED> instruction: 0xf040405a
    6284:	strtmi	r8, [r0], -r5, lsr #3
    6288:	ldc	0, cr11, [sp], #92	; 0x5c
    628c:	pop	{r1, r8, r9, fp, pc}
    6290:	strdcs	r8, [r0, #-240]	; 0xffffff10
    6294:			; <UNDEFINED> instruction: 0xf7fc4630
    6298:	stmdacs	r0, {r1, r2, r3, r7, r9, fp, sp, lr, pc}
    629c:	rschi	pc, ip, r0
    62a0:	addmi	r7, r6, #4390912	; 0x430000
    62a4:	blcs	35f0c <__assert_fail@plt+0x33378>
    62a8:	rschi	pc, r6, r0
    62ac:	bmi	ff48d3c8 <__assert_fail@plt+0xff48a834>
    62b0:			; <UNDEFINED> instruction: 0x462369f8
    62b4:			; <UNDEFINED> instruction: 0x4629447a
    62b8:			; <UNDEFINED> instruction: 0xf890f004
    62bc:	stmdacs	r0, {r7, r9, sl, lr}
    62c0:	rscshi	pc, r6, r0
    62c4:	strbmi	r2, [r0], -r0, lsl #2
    62c8:	bl	9c42c0 <__assert_fail@plt+0x9c172c>
    62cc:			; <UNDEFINED> instruction: 0xf0402800
    62d0:			; <UNDEFINED> instruction: 0x464080d5
    62d4:	stmia	lr, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    62d8:	stmdals	r2, {r0, r2, r8, fp, ip, pc}
    62dc:	mcr2	7, 7, pc, cr10, cr14, {7}	; <UNPREDICTABLE>
    62e0:	stmdacs	r0, {r2, r9, sl, lr}
    62e4:	tsthi	r1, r0, asr #32	; <UNPREDICTABLE>
    62e8:	stmdals	r5, {r2, r6, r7, r8, fp, lr}
    62ec:			; <UNDEFINED> instruction: 0xf0084479
    62f0:	stmdacs	r0, {r0, r3, r4, r7, sl, fp, ip, sp, lr, pc}
    62f4:	tsthi	r1, r0, asr #32	; <UNPREDICTABLE>
    62f8:	blcs	205ec <__assert_fail@plt+0x1da58>
    62fc:	stmiami	r0, {r0, r1, r3, r5, r7, r8, ip, lr, pc}^
    6300:	stmdbls	r3, {r1, r4, r5, r9, sl, lr}
    6304:			; <UNDEFINED> instruction: 0xf0074478
    6308:			; <UNDEFINED> instruction: 0xe7a4fe93
    630c:	bl	fe144304 <__assert_fail@plt+0xfe141770>
    6310:	strmi	r2, [r1], -r9, lsl #8
    6314:	ldrbtmi	r4, [r8], #-2235	; 0xfffff745
    6318:	cdp2	0, 11, cr15, cr12, cr7, {0}
    631c:			; <UNDEFINED> instruction: 0x4603e79b
    6320:	stmdage	r2, {r1, r4, r5, r9, sl, lr}
    6324:			; <UNDEFINED> instruction: 0xf7ff4629
    6328:	strmi	pc, [r4], -pc, lsr #16
    632c:			; <UNDEFINED> instruction: 0xf0402800
    6330:	stmdals	r2, {r1, r4, r6, r7, pc}
    6334:			; <UNDEFINED> instruction: 0xf8dde74a
    6338:			; <UNDEFINED> instruction: 0xe768a010
    633c:	movwvs	pc, #1103	; 0x44f	; <UNPREDICTABLE>
    6340:	stmib	sp, {r1, r2, r8, ip, pc}^
    6344:	tstlt	r8, r7, lsl #6
    6348:	blcs	2435c <__assert_fail@plt+0x217c8>
    634c:	adcshi	pc, sp, r0, asr #32
    6350:			; <UNDEFINED> instruction: 0xf7fc2000
    6354:			; <UNDEFINED> instruction: 0x4607e9fa
    6358:			; <UNDEFINED> instruction: 0xf0002f00
    635c:	blmi	feaa66a8 <__assert_fail@plt+0xfeaa3b14>
    6360:	beq	84279c <__assert_fail@plt+0x83fc08>
    6364:	ldmdbeq	ip, {r0, r2, r3, r8, ip, sp, lr, pc}
    6368:	ldmdaeq	r8, {r0, r2, r3, r8, ip, sp, lr, pc}
    636c:			; <UNDEFINED> instruction: 0xf10d447b
    6370:	strcs	r0, [r0], -r4, lsr #22
    6374:	bcc	441b9c <__assert_fail@plt+0x43f008>
    6378:			; <UNDEFINED> instruction: 0x464a4653
    637c:	ldrtmi	r4, [r8], -r1, asr #12
    6380:	svc	0x00acf7fb
    6384:	stclle	8, cr2, [ip, #-0]
    6388:	blcs	2cfb0 <__assert_fail@plt+0x2a41c>
    638c:	stmdals	r6, {r2, r3, r4, r6, ip, lr, pc}
    6390:			; <UNDEFINED> instruction: 0xf0033601
    6394:	stmdals	r6, {r0, r2, r3, r5, r8, r9, sl, fp, ip, sp, lr, pc}
    6398:	blcs	8e43ac <__assert_fail@plt+0x8e1818>
    639c:	blcs	36004 <__assert_fail@plt+0x33470>
    63a0:	andcs	sp, r2, #234	; 0xea
    63a4:			; <UNDEFINED> instruction: 0xf0044659
    63a8:	stmdacs	r1, {r0, r1, r3, r4, r7, r8, r9, fp, ip, sp, lr, pc}
    63ac:	ldmib	sp, {r1, r4, r8, sl, fp, ip, lr, pc}^
    63b0:			; <UNDEFINED> instruction: 0xf7ff0109
    63b4:			; <UNDEFINED> instruction: 0x4604fed3
    63b8:	sbcsle	r2, sp, r0, lsl #16
    63bc:			; <UNDEFINED> instruction: 0xf7fc2000
    63c0:	addmi	lr, r7, #196, 18	; 0x310000
    63c4:	ldrtmi	sp, [r8], -r2
    63c8:	ldmdb	r4!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    63cc:			; <UNDEFINED> instruction: 0xf7fc9806
    63d0:	strb	lr, [pc, -r4, lsl #22]
    63d4:	beq	441c3c <__assert_fail@plt+0x43f0a8>
    63d8:			; <UNDEFINED> instruction: 0x46294632
    63dc:	cdp2	0, 5, cr15, cr10, cr7, {0}
    63e0:	stmmi	sl, {r1, r3, r6, r7, r8, r9, sl, sp, lr, pc}
    63e4:	strtcs	r4, [r5], #-1569	; 0xfffff9df
    63e8:			; <UNDEFINED> instruction: 0xf0074478
    63ec:			; <UNDEFINED> instruction: 0xe732fe53
    63f0:	bl	4c43e8 <__assert_fail@plt+0x4c1854>
    63f4:	strmi	r2, [r1], -r9, lsl #8
    63f8:	ldrbtmi	r4, [r8], #-2181	; 0xfffff77b
    63fc:	cdp2	0, 4, cr15, cr10, cr7, {0}
    6400:	stmmi	r4, {r0, r3, r5, r8, r9, sl, sp, lr, pc}
    6404:	andls	r4, r1, #17825792	; 0x1100000
    6408:			; <UNDEFINED> instruction: 0xf0074478
    640c:	bls	85c58 <__assert_fail@plt+0x830c4>
    6410:	stmmi	r1, {r0, r3, r8, r9, sl, sp, lr, pc}
    6414:	ldrtmi	r4, [r2], -r9, lsr #12
    6418:	ldrbtmi	r2, [r8], #-1061	; 0xfffffbdb
    641c:	cdp2	0, 3, cr15, cr10, cr7, {0}
    6420:			; <UNDEFINED> instruction: 0x4638e719
    6424:	stmda	r4!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6428:	stmdacs	r0, {r2, r9, sl, lr}
    642c:			; <UNDEFINED> instruction: 0xf7fcd0c6
    6430:	addlt	lr, r4, #208, 18	; 0x340000
    6434:			; <UNDEFINED> instruction: 0xf7fc4620
    6438:			; <UNDEFINED> instruction: 0x4629eaf0
    643c:	ldmdami	r7!, {r1, r9, sl, lr}^
    6440:			; <UNDEFINED> instruction: 0xf0074478
    6444:	ldr	pc, [r9, r7, lsr #28]!
    6448:	strmi	r2, [r4], -r1, rrx
    644c:	b	ff944444 <__assert_fail@plt+0xff9418b0>
    6450:	strmi	r4, [r2], -r9, lsr #12
    6454:	ldrbtmi	r4, [r8], #-2162	; 0xfffff78e
    6458:	cdp2	0, 1, cr15, cr12, cr7, {0}
    645c:			; <UNDEFINED> instruction: 0xf7fce7ae
    6460:	addlt	lr, r4, #184, 18	; 0x2e0000
    6464:			; <UNDEFINED> instruction: 0xf7fc4620
    6468:			; <UNDEFINED> instruction: 0x4629ead8
    646c:	stmdami	sp!, {r1, r9, sl, lr}^
    6470:			; <UNDEFINED> instruction: 0xf0074478
    6474:	strbt	pc, [lr], pc, lsl #28	; <UNPREDICTABLE>
    6478:	strbt	r2, [ip], sp, lsr #8
    647c:	stmib	r8!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6480:			; <UNDEFINED> instruction: 0xb1204604
    6484:	vhsub.s8	d27, d24, d4
    6488:	addsmi	r0, ip, #1140850689	; 0x44000001
    648c:			; <UNDEFINED> instruction: 0x4620d052
    6490:	b	ff0c4488 <__assert_fail@plt+0xff0c18f4>
    6494:	strtmi	r4, [r9], -r2, asr #12
    6498:	stmdami	r3!, {r0, r1, r9, sl, lr}^
    649c:			; <UNDEFINED> instruction: 0xf0074478
    64a0:			; <UNDEFINED> instruction: 0x4640fdf9
    64a4:	svc	0x00e6f7fb
    64a8:			; <UNDEFINED> instruction: 0xf43f2c00
    64ac:			; <UNDEFINED> instruction: 0xe6d2af15
    64b0:	stmib	lr, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    64b4:			; <UNDEFINED> instruction: 0xf43f2800
    64b8:	addlt	sl, r4, #5, 30
    64bc:			; <UNDEFINED> instruction: 0xf43f2c00
    64c0:	strbmi	sl, [r0], -r1, lsl #30
    64c4:	svc	0x00d6f7fb
    64c8:	ldmdbmi	r8, {r0, r2, r6, r7, r9, sl, sp, lr, pc}^
    64cc:			; <UNDEFINED> instruction: 0xf7fc4479
    64d0:			; <UNDEFINED> instruction: 0x4607e9fe
    64d4:			; <UNDEFINED> instruction: 0xf7fce740
    64d8:	ldrtmi	lr, [r2], -r0, lsr #21
    64dc:	strmi	r4, [r3], -r9, lsr #12
    64e0:	ldrbtmi	r4, [r8], #-2131	; 0xfffff7ad
    64e4:	ldc2l	0, cr15, [r6, #28]
    64e8:	stmdbls	r5, {r0, r2, r4, r5, r7, r9, sl, sp, lr, pc}
    64ec:			; <UNDEFINED> instruction: 0xf7fc9101
    64f0:	stmdbls	r1, {r2, r4, r7, r9, fp, sp, lr, pc}
    64f4:	stmdami	pc, {r1, r9, sl, lr}^	; <UNPREDICTABLE>
    64f8:			; <UNDEFINED> instruction: 0xf0074478
    64fc:	strt	pc, [sl], fp, asr #27
    6500:	stmdb	r6!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6504:	strtmi	fp, [r0], -r4, lsl #5
    6508:	b	fe1c4500 <__assert_fail@plt+0xfe1c196c>
    650c:	strmi	r4, [r2], -r9, lsr #12
    6510:	ldrbtmi	r4, [r8], #-2121	; 0xfffff7b7
    6514:	ldc2	0, cr15, [lr, #28]!
    6518:	stmdbls	r5, {r4, r6, r8, r9, sl, sp, lr, pc}
    651c:			; <UNDEFINED> instruction: 0xf7fc9101
    6520:			; <UNDEFINED> instruction: 0xf7fce958
    6524:	stmdbls	r1, {r1, r3, r4, r5, r6, r9, fp, sp, lr, pc}
    6528:	stmdami	r4, {r1, r9, sl, lr}^
    652c:			; <UNDEFINED> instruction: 0xf0074478
    6530:			; <UNDEFINED> instruction: 0xe6e1fdb1
    6534:	strbmi	r4, [r0], -r2, asr #18
    6538:			; <UNDEFINED> instruction: 0xf7fc4479
    653c:	strmi	lr, [r4], -r8, asr #19
    6540:	stmdbmi	r0, {r3, r7, r8, r9, ip, sp, pc}^
    6544:	ldrbtmi	r4, [r9], #-1578	; 0xfffff9d6
    6548:	b	feac4540 <__assert_fail@plt+0xfeac19ac>
    654c:			; <UNDEFINED> instruction: 0xf7fb4620
    6550:	ldmiblt	r8, {r4, r6, r7, r8, r9, sl, fp, sp, lr, pc}^
    6554:			; <UNDEFINED> instruction: 0xf7fc4620
    6558:	ldmiblt	r8!, {r1, r2, r3, r5, r6, fp, sp, lr, pc}
    655c:	blcs	20650 <__assert_fail@plt+0x1dabc>
    6560:	ldmdbmi	r9!, {r3, r4, r5, r8, ip, lr, pc}
    6564:	ldrbtmi	r4, [r9], #-1600	; 0xfffff9c0
    6568:	blx	1742592 <__assert_fail@plt+0x173f9fe>
    656c:			; <UNDEFINED> instruction: 0xf43f2800
    6570:			; <UNDEFINED> instruction: 0xf7fcaeb0
    6574:	addlt	lr, r4, #753664	; 0xb8000
    6578:			; <UNDEFINED> instruction: 0xf7fc4620
    657c:	strbmi	lr, [r1], -lr, asr #20
    6580:	ldmdami	r2!, {r1, r9, sl, lr}
    6584:			; <UNDEFINED> instruction: 0xf0074478
    6588:	str	pc, [sl, r5, lsl #27]
    658c:	stmdb	r0!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6590:	strtmi	fp, [r0], -r4, lsl #5
    6594:	b	104458c <__assert_fail@plt+0x10419f8>
    6598:	strmi	r4, [r2], -r1, asr #12
    659c:	ldrbtmi	r4, [r8], #-2092	; 0xfffff7d4
    65a0:	ldc2l	0, cr15, [r8, #-28]!	; 0xffffffe4
    65a4:			; <UNDEFINED> instruction: 0xf7fce77d
    65a8:			; <UNDEFINED> instruction: 0x4604e914
    65ac:	addlt	fp, r4, #40, 2
    65b0:	msreq	CPSR_xc, #72, 4	; 0x80000004
    65b4:			; <UNDEFINED> instruction: 0xf43f429c
    65b8:	strtmi	sl, [r0], -ip, lsl #29
    65bc:	b	b445b4 <__assert_fail@plt+0xb41a20>
    65c0:	strtmi	r4, [r9], -r2, asr #12
    65c4:	stmdami	r3!, {r0, r1, r9, sl, lr}
    65c8:			; <UNDEFINED> instruction: 0xf0074478
    65cc:	strb	pc, [r8, -r3, ror #26]!	; <UNPREDICTABLE>
    65d0:	svc	0x0076f7fb
    65d4:	strbmi	r4, [r1], -r0, lsr #16
    65d8:			; <UNDEFINED> instruction: 0xf0074478
    65dc:	strb	pc, [r0, r9, lsr #26]	; <UNPREDICTABLE>
    65e0:	andeq	r8, r2, r4, asr fp
    65e4:	andeq	r0, r0, r0, lsl #6
    65e8:	andeq	r8, r2, sl, asr #22
    65ec:			; <UNDEFINED> instruction: 0x00012fb2
    65f0:	andeq	r0, r0, r0, lsr r3
    65f4:	andeq	r8, r2, ip, asr #20
    65f8:	strdeq	r2, [r1], -ip
    65fc:	andeq	r2, r1, r0, ror #29
    6600:	strdeq	r2, [r1], -r8
    6604:	andeq	r3, r1, r6, lsl #24
    6608:	andeq	r3, r1, r8, asr fp
    660c:	andeq	r3, r1, r8, lsl #21
    6610:	andeq	r3, r1, sl, lsl #23
    6614:	andeq	r3, r1, ip, asr fp
    6618:	andeq	r3, r1, sl, lsl fp
    661c:	andeq	r2, r1, r4, asr #9
    6620:	andeq	r2, r1, lr, lsr #9
    6624:	muleq	r1, r4, r4
    6628:	andeq	r3, r1, r0, ror #5
    662c:	andeq	r2, r1, r4, lsr #25
    6630:	andeq	r3, r1, r2, lsl sl
    6634:	andeq	r3, r1, r8, lsl fp
    6638:	strdeq	r2, [r1], -r2	; <UNPREDICTABLE>
    663c:	andeq	r2, r1, ip, lsr #25
    6640:	andeq	r3, r1, r8, ror #20
    6644:	andeq	r3, r1, r2, lsl #21
    6648:	muleq	r1, lr, sl
    664c:	andeq	r2, r1, r4, asr ip
    6650:	andeq	r2, r1, r2, lsl #10
    6654:	ldrdeq	r3, [r1], -ip
    6658:	andeq	r3, r1, r0, lsl sl
    665c:	addlt	fp, r6, r0, ror r5
    6660:	tstcs	r0, fp, lsr #26
    6664:	blge	d9718 <__assert_fail@plt+0xd6b84>
    6668:	bge	117864 <__assert_fail@plt+0x114cd0>
    666c:			; <UNDEFINED> instruction: 0x4d2a592c
    6670:	strls	r6, [r5], #-2084	; 0xfffff7dc
    6674:	streq	pc, [r0], #-79	; 0xffffffb1
    6678:	smlabtne	r3, sp, r9, lr
    667c:	stc2	7, cr15, [lr], {255}	; 0xff
    6680:			; <UNDEFINED> instruction: 0x4604447d
    6684:	stmdals	r4, {r7, r8, ip, sp, pc}
    6688:	mrc	7, 7, APSR_nzcv, cr4, cr11, {7}
    668c:			; <UNDEFINED> instruction: 0xf7fb9803
    6690:	bmi	8c2260 <__assert_fail@plt+0x8bf6cc>
    6694:	ldrbtmi	r4, [sl], #-2847	; 0xfffff4e1
    6698:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    669c:	subsmi	r9, sl, r5, lsl #22
    66a0:			; <UNDEFINED> instruction: 0x4620d134
    66a4:	ldcllt	0, cr11, [r0, #-24]!	; 0xffffffe8
    66a8:			; <UNDEFINED> instruction: 0xf0089804
    66ac:	ldmdblt	r0, {r0, r3, r6, r9, fp, ip, sp, lr, pc}^
    66b0:	stmiapl	fp!, {r0, r1, r3, r4, r8, r9, fp, lr}^
    66b4:	blcs	20728 <__assert_fail@plt+0x1db94>
    66b8:	ldmdami	sl, {r0, r2, r5, r6, r7, ip, lr, pc}
    66bc:	ldrbtmi	r9, [r8], #-2307	; 0xfffff6fd
    66c0:	ldc2	0, cr15, [r6], #28
    66c4:			; <UNDEFINED> instruction: 0xf7fce7df
    66c8:	strmi	lr, [r6], -r4, lsl #17
    66cc:	addlt	fp, r6, #88, 2
    66d0:	cmpeq	r1, #72, 4	; 0x80000004	; <UNPREDICTABLE>
    66d4:			; <UNDEFINED> instruction: 0xd106429e
    66d8:	stmiapl	fp!, {r0, r4, r8, r9, fp, lr}^
    66dc:			; <UNDEFINED> instruction: 0xb17b689b
    66e0:	blx	fe742706 <__assert_fail@plt+0xfe73fb72>
    66e4:	stmdbls	r4, {r0, r1, r2, r3, r6, r7, r8, r9, sl, sp, lr, pc}
    66e8:			; <UNDEFINED> instruction: 0x46344630
    66ec:			; <UNDEFINED> instruction: 0xf7fc9101
    66f0:	stmdbls	r1, {r2, r4, r7, r8, fp, sp, lr, pc}
    66f4:	stmdami	ip, {r1, r9, sl, lr}
    66f8:			; <UNDEFINED> instruction: 0xf0074478
    66fc:	strb	pc, [r2, fp, asr #25]	; <UNPREDICTABLE>
    6700:	stmdbls	r3, {r1, r3, fp, lr}
    6704:			; <UNDEFINED> instruction: 0xf0074478
    6708:			; <UNDEFINED> instruction: 0xe7e9fc93
    670c:	mrc	7, 6, APSR_nzcv, cr8, cr11, {7}
    6710:	andeq	r8, r2, ip, asr r6
    6714:	andeq	r0, r0, r0, lsl #6
    6718:	andeq	r8, r2, r4, asr #12
    671c:	andeq	r8, r2, lr, lsr #12
    6720:	andeq	r0, r0, r0, lsr r3
    6724:	muleq	r1, r2, r9
    6728:	andeq	r2, r1, r0, asr #31
    672c:	andeq	r3, r1, ip, lsr #18
    6730:	ldrsbgt	pc, [r4], #-143	; 0xffffff71	; <UNPREDICTABLE>
    6734:	ldrlt	r2, [r0, #-257]	; 0xfffffeff
    6738:	cfldrsmi	mvf4, [r4], {252}	; 0xfc
    673c:	blge	72954 <__assert_fail@plt+0x6fdc0>
    6740:			; <UNDEFINED> instruction: 0xf85caa02
    6744:	stmdavs	r4!, {r2, lr}
    6748:			; <UNDEFINED> instruction: 0xf04f9403
    674c:			; <UNDEFINED> instruction: 0xf7ff0400
    6750:	strmi	pc, [r4], -r5, lsr #23
    6754:	stmdami	lr, {r3, r4, r6, r8, fp, ip, sp, pc}
    6758:	ldrdcs	lr, [r1, -sp]
    675c:			; <UNDEFINED> instruction: 0xf7fb4478
    6760:	stmdals	r2, {r1, r2, r4, r5, r6, r8, r9, sl, fp, sp, lr, pc}
    6764:	mcr	7, 4, pc, cr6, cr11, {7}	; <UNPREDICTABLE>
    6768:			; <UNDEFINED> instruction: 0xf7fb9801
    676c:	bmi	282184 <__assert_fail@plt+0x27f5f0>
    6770:	ldrbtmi	r4, [sl], #-2822	; 0xfffff4fa
    6774:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    6778:	subsmi	r9, sl, r3, lsl #22
    677c:	strtmi	sp, [r0], -r2, lsl #2
    6780:	ldclt	0, cr11, [r0, #-16]
    6784:	mrc	7, 4, APSR_nzcv, cr12, cr11, {7}
    6788:	andeq	r8, r2, ip, lsl #11
    678c:	andeq	r0, r0, r0, lsl #6
    6790:	andeq	r2, r1, r8, lsr #2
    6794:	andeq	r8, r2, r2, asr r5
    6798:	addlt	fp, r7, r0, lsr r5
    679c:	blge	d9c08 <__assert_fail@plt+0xd7074>
    67a0:	bge	11980c <__assert_fail@plt+0x116c78>
    67a4:	tstcs	r1, sp, ror r4
    67a8:	stmdavs	r4!, {r2, r3, r5, r8, fp, ip, lr}
    67ac:			; <UNDEFINED> instruction: 0xf04f9405
    67b0:			; <UNDEFINED> instruction: 0xf7ff0400
    67b4:			; <UNDEFINED> instruction: 0x4604fb73
    67b8:	vstrls.16	s22, [r3, #-368]	; 0xfffffe90	; <UNPREDICTABLE>
    67bc:	strtmi	r2, [r8], -r0, asr #2
    67c0:	svc	0x00f8f7fb
    67c4:	tstlt	r8, r2, lsr #12
    67c8:			; <UNDEFINED> instruction: 0xf8024602
    67cc:	vstrls	d4, [r3, #-4]
    67d0:	ldrmi	r4, [r1], -lr, lsl #16
    67d4:	ldrbtmi	r9, [r8], #-2820	; 0xfffff4fc
    67d8:			; <UNDEFINED> instruction: 0xf7fb9500
    67dc:	stmdals	r4, {r3, r4, r5, r8, r9, sl, fp, sp, lr, pc}
    67e0:	mcr	7, 2, pc, cr8, cr11, {7}	; <UNPREDICTABLE>
    67e4:			; <UNDEFINED> instruction: 0xf7fb9803
    67e8:	bmi	282108 <__assert_fail@plt+0x27f574>
    67ec:	ldrbtmi	r4, [sl], #-2822	; 0xfffff4fa
    67f0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    67f4:	subsmi	r9, sl, r5, lsl #22
    67f8:	strtmi	sp, [r0], -r2, lsl #2
    67fc:	ldclt	0, cr11, [r0, #-28]!	; 0xffffffe4
    6800:	mrc	7, 2, APSR_nzcv, cr14, cr11, {7}
    6804:	andeq	r8, r2, r0, lsr #10
    6808:	andeq	r0, r0, r0, lsl #6
    680c:	muleq	r1, r2, r8
    6810:	ldrdeq	r8, [r2], -r6
    6814:	stmdami	r6, {r0, r2, r8, r9, fp, lr}
    6818:	ldmdapl	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    681c:			; <UNDEFINED> instruction: 0x075b685b
    6820:	ldrbmi	sp, [r0, -r0, lsl #8]!
    6824:	ldrbtmi	r4, [r8], #-2051	; 0xfffff7fd
    6828:	stcllt	0, cr15, [ip], {7}
    682c:	andeq	r8, r2, ip, lsr #9
    6830:	andeq	r0, r0, r0, lsr r3
    6834:	andeq	r2, r1, r2, asr r0
    6838:	svclt	0x0000e7ec
    683c:			; <UNDEFINED> instruction: 0x4604b5f8
    6840:	vmulmi.f64	d4, d6, d21
    6844:	ldmibpl	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    6848:			; <UNDEFINED> instruction: 0xf003685b
    684c:	stmdbcs	r0, {r0, r8, r9}
    6850:			; <UNDEFINED> instruction: 0x4617d036
    6854:	ldmiblt	fp!, {r0, r2, r3, r9, sl, lr}
    6858:	ldrbeq	r7, [sl, r3, lsr #30]
    685c:	ldreq	sp, [fp, r3, lsl #8]
    6860:	andcs	sp, r0, ip, lsl r4
    6864:	stmdbvs	r0!, {r3, r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}^
    6868:	ldrtmi	r2, [sl], -r0, lsl #6
    686c:			; <UNDEFINED> instruction: 0xf7fb4629
    6870:	bllt	241d38 <__assert_fail@plt+0x23f1a4>
    6874:	stmdbvs	r1!, {r1, r3, r4, fp, lr}^
    6878:			; <UNDEFINED> instruction: 0xf7fc4478
    687c:	ldmiblt	r8, {r2, r3, r4, r6, fp, sp, lr, pc}^
    6880:	ldreq	r7, [fp, r3, lsr #30]
    6884:	strb	sp, [ip, sl, lsl #8]!
    6888:			; <UNDEFINED> instruction: 0x460a4816
    688c:	ldrbtmi	r4, [r8], #-1593	; 0xfffff9c7
    6890:	ldc2	0, cr15, [r8], {7}
    6894:	ldrbeq	r7, [sl, r3, lsr #30]
    6898:	strb	sp, [r4, r1, ror #11]!
    689c:	ldrtmi	r6, [sl], -r0, lsr #19
    68a0:	movwcs	r4, #1577	; 0x629
    68a4:	ldc	7, cr15, [r4, #-1004]	; 0xfffffc14
    68a8:	stmdami	pc, {r4, r5, r8, fp, ip, sp, pc}	; <UNPREDICTABLE>
    68ac:	ldrbtmi	r6, [r8], #-2465	; 0xfffff65f
    68b0:	stmda	r0, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    68b4:	sbcsle	r2, r4, r0, lsl #16
    68b8:	svc	0x008af7fb
    68bc:	lfmlt	f3, 3, [r8, #512]!	; 0x200
    68c0:	svcvc	0x0023b92b
    68c4:			; <UNDEFINED> instruction: 0xf0232000
    68c8:	strvc	r0, [r3, -r3, lsl #6]!
    68cc:	stmdami	r7, {r3, r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}
    68d0:			; <UNDEFINED> instruction: 0xf0074478
    68d4:			; <UNDEFINED> instruction: 0xe7f4fc77
    68d8:	andeq	r8, r2, r0, lsl #9
    68dc:	andeq	r0, r0, r0, lsr r3
    68e0:	andeq	r2, r1, r8, ror #19
    68e4:	andeq	r3, r1, r6, ror r8
    68e8:			; <UNDEFINED> instruction: 0x000129b2
    68ec:	andeq	r3, r1, r8, asr #16
    68f0:			; <UNDEFINED> instruction: 0x4604b570
    68f4:	strmi	r7, [sp], -r3, lsl #30
    68f8:	stmdbmi	r7, {r3, r9, sl, lr}^
    68fc:	movweq	pc, #12323	; 0x3023	; <UNPREDICTABLE>
    6900:	ldrbtmi	r7, [r9], #-1827	; 0xfffff8dd
    6904:			; <UNDEFINED> instruction: 0xf7fb4616
    6908:	ldmdblt	r8, {r1, r2, r3, r8, sl, fp, sp, lr, pc}^
    690c:	ldrtmi	r4, [r0], -r3, asr #18
    6910:			; <UNDEFINED> instruction: 0xf7fb4479
    6914:	teqlt	r0, #8, 26	; 0x200
    6918:	ldrtmi	r4, [r0], -r1, asr #18
    691c:			; <UNDEFINED> instruction: 0xf7fb4479
    6920:	cmnlt	r8, #2, 26	; 0x80
    6924:			; <UNDEFINED> instruction: 0x4628493f
    6928:			; <UNDEFINED> instruction: 0xf7fb4479
    692c:	stmdblt	r0!, {r2, r3, r4, r5, r6, r7, sl, fp, sp, lr, pc}^
    6930:			; <UNDEFINED> instruction: 0x4630493d
    6934:			; <UNDEFINED> instruction: 0xf7fb4479
    6938:	ldmdblt	r0!, {r1, r2, r4, r5, r6, r7, sl, fp, sp, lr, pc}
    693c:	strmi	r7, [r5], -r3, lsr #30
    6940:			; <UNDEFINED> instruction: 0xf0434628
    6944:	strvc	r0, [r3, -r8, lsl #6]!
    6948:	ldmdbmi	r8!, {r4, r5, r6, r8, sl, fp, ip, sp, pc}
    694c:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    6950:	stcl	7, cr15, [r8], #1004	; 0x3ec
    6954:	svcvc	0x0023bb28
    6958:	svceq	0x0008f013
    695c:	strcs	fp, [r0, #-3860]	; 0xfffff0ec
    6960:	strtmi	r2, [r8], -r6, ror #11
    6964:	ldmdami	r2!, {r4, r5, r6, r8, sl, fp, ip, sp, pc}
    6968:			; <UNDEFINED> instruction: 0x46294632
    696c:			; <UNDEFINED> instruction: 0xf0074478
    6970:	stmdbvs	r0!, {r0, r1, r2, r3, r4, r6, r8, r9, fp, ip, sp, lr, pc}^
    6974:	stmdami	pc!, {r3, r4, r5, r6, r7, r8, ip, sp, pc}	; <UNPREDICTABLE>
    6978:	strvc	pc, [r0, #1103]	; 0x44f
    697c:			; <UNDEFINED> instruction: 0xf0074478
    6980:	strb	pc, [lr, r9, lsl #23]!	; <UNPREDICTABLE>
    6984:	ldrtmi	r4, [r2], -ip, lsr #16
    6988:	ldrbtmi	r4, [r8], #-1577	; 0xfffff9d7
    698c:	blx	14429b2 <__assert_fail@plt+0x143fe1e>
    6990:	mvnlt	r6, r0, lsr #19
    6994:	vst2.8	{d20-d21}, [pc :128], r9
    6998:	ldrbtmi	r7, [r8], #-1408	; 0xfffffa80
    699c:	blx	1ec29c2 <__assert_fail@plt+0x1ebfe2e>
    69a0:	stmdami	r7!, {r0, r1, r2, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}
    69a4:	ldrtmi	r4, [r2], -r9, lsr #12
    69a8:	strvc	pc, [r0, #1103]	; 0x44f
    69ac:			; <UNDEFINED> instruction: 0xf0074478
    69b0:			; <UNDEFINED> instruction: 0x4628fb71
    69b4:	stmdbmi	r3!, {r4, r5, r6, r8, sl, fp, ip, sp, pc}
    69b8:			; <UNDEFINED> instruction: 0xf7fb4479
    69bc:	cmnvs	r0, r0, lsl pc
    69c0:	svcvc	0x0023b1e8
    69c4:			; <UNDEFINED> instruction: 0xf04325ff
    69c8:	strvc	r0, [r3, -r1, lsl #6]!
    69cc:	ldmdbmi	lr, {r0, r3, r6, r7, r8, r9, sl, sp, lr, pc}
    69d0:			; <UNDEFINED> instruction: 0xf7fb4479
    69d4:	lslvs	lr, r4, #30
    69d8:	svcvc	0x0023b128
    69dc:			; <UNDEFINED> instruction: 0xf04325ff
    69e0:	strvc	r0, [r3, -r2, lsl #6]!
    69e4:			; <UNDEFINED> instruction: 0xf7fbe7bd
    69e8:	addlt	lr, r5, #244, 28	; 0xf40
    69ec:			; <UNDEFINED> instruction: 0xf7fc4628
    69f0:			; <UNDEFINED> instruction: 0x4601e814
    69f4:	ldrbtmi	r4, [r8], #-2069	; 0xfffff7eb
    69f8:	blx	1342a1e <__assert_fail@plt+0x133fe8a>
    69fc:			; <UNDEFINED> instruction: 0xf7fbe7b1
    6a00:	addlt	lr, r5, #232, 28	; 0xe80
    6a04:			; <UNDEFINED> instruction: 0xf7fc4628
    6a08:	strmi	lr, [r1], -r8, lsl #16
    6a0c:	ldrbtmi	r4, [r8], #-2064	; 0xfffff7f0
    6a10:	blx	1042a36 <__assert_fail@plt+0x103fea2>
    6a14:	svclt	0x0000e7a5
    6a18:	andeq	r3, r1, lr, lsr #16
    6a1c:	ldrdeq	r2, [r1], -r8
    6a20:	andeq	r2, r1, ip, ror #13
    6a24:			; <UNDEFINED> instruction: 0x000138b0
    6a28:			; <UNDEFINED> instruction: 0x000138b0
    6a2c:	muleq	r1, lr, r8
    6a30:	ldrdeq	r3, [r1], -r0
    6a34:	ldrdeq	r3, [r1], -ip
    6a38:			; <UNDEFINED> instruction: 0x000137b2
    6a3c:	andeq	r3, r1, lr, lsl #16
    6a40:	andeq	r3, r1, r8, asr #16
    6a44:	muleq	r1, ip, pc	; <UNPREDICTABLE>
    6a48:	andeq	r1, r1, r4, lsl #31
    6a4c:	andeq	r3, r1, lr, lsl #15
    6a50:	andeq	r3, r1, r6, ror r7
    6a54:	blmi	7d92d4 <__assert_fail@plt+0x7d6740>
    6a58:	ldrblt	r4, [r0, #-1146]!	; 0xfffffb86
    6a5c:	ldmdami	lr, {r0, r2, r9, sl, lr}
    6a60:	ldmpl	r3, {r1, r7, ip, sp, pc}^
    6a64:	ldrbtmi	r4, [r8], #-1548	; 0xfffff9f4
    6a68:	movwls	r6, #6171	; 0x181b
    6a6c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    6a70:	blx	ff7c2a94 <__assert_fail@plt+0xff7bff00>
    6a74:	bmi	672fcc <__assert_fail@plt+0x670438>
    6a78:	ldrbtmi	r4, [sl], #-2838	; 0xfffff4ea
    6a7c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    6a80:	subsmi	r9, sl, r1, lsl #22
    6a84:	andcs	sp, r0, r1, lsr #2
    6a88:	ldcllt	0, cr11, [r0, #-8]!
    6a8c:			; <UNDEFINED> instruction: 0xf0016828
    6a90:	stmdacs	r0, {r0, r5, r6, r8, r9, sl, fp, ip, sp, lr, pc}
    6a94:	ldmdbmi	r2, {r0, r1, r2, r3, r5, r6, r7, ip, lr, pc}
    6a98:			; <UNDEFINED> instruction: 0xf04f466b
    6a9c:	ldrbtmi	r3, [r9], #-767	; 0xfffffd01
    6aa0:	ldc2	0, cr15, [r4, #-0]
    6aa4:	stmdacs	r0, {r1, r2, r9, sl, lr}
    6aa8:	stmdals	r0, {r0, r2, r5, r6, r7, ip, lr, pc}
    6aac:	andcs	r4, sl, #34603008	; 0x2100000
    6ab0:			; <UNDEFINED> instruction: 0xf7fb4430
    6ab4:	stmdacs	r1, {r2, r3, r6, sl, fp, sp, lr, pc}
    6ab8:	svclt	0x00c24630
    6abc:			; <UNDEFINED> instruction: 0xf0437f2b
    6ac0:	strvc	r0, [fp, -r4, lsl #6]!
    6ac4:	ldc	7, cr15, [r0], {251}	; 0xfb
    6ac8:			; <UNDEFINED> instruction: 0xf7fbe7d5
    6acc:	svclt	0x0000ecfa
    6ad0:	andeq	r8, r2, ip, ror #4
    6ad4:	andeq	r0, r0, r0, lsl #6
    6ad8:			; <UNDEFINED> instruction: 0x000137b2
    6adc:	andeq	r8, r2, sl, asr #4
    6ae0:	muleq	r1, r2, r2
    6ae4:			; <UNDEFINED> instruction: 0xf7fbb508
    6ae8:	addlt	lr, r0, #116, 28	; 0x740
    6aec:	svclt	0x0000bd08
    6af0:	blmi	17d9470 <__assert_fail@plt+0x17d68dc>
    6af4:	ldrblt	r4, [r0, #1146]!	; 0x47a
    6af8:	stmdbvs	r0, {r2, r9, sl, lr}
    6afc:	ldmpl	r3, {r0, r1, r3, r7, ip, sp, pc}^
    6b00:	cdpmi	6, 5, cr4, cr12, cr13, {0}
    6b04:	movwls	r6, #38939	; 0x981b
    6b08:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    6b0c:	bicslt	r4, r0, lr, ror r4
    6b10:			; <UNDEFINED> instruction: 0x4601b195
    6b14:			; <UNDEFINED> instruction: 0xf7fb4628
    6b18:	stmdbvs	r0!, {r1, r2, r3, r8, r9, sl, fp, sp, lr, pc}
    6b1c:	stcl	7, cr15, [r8], #1004	; 0x3ec
    6b20:	bmi	15750c8 <__assert_fail@plt+0x1572534>
    6b24:	ldrbtmi	r4, [sl], #-2898	; 0xfffff4ae
    6b28:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    6b2c:	subsmi	r9, sl, r9, lsl #22
    6b30:	addhi	pc, r7, r0, asr #32
    6b34:	ldcllt	0, cr11, [r0, #44]!	; 0x2c
    6b38:	ldcl	7, cr15, [sl], {251}	; 0xfb
    6b3c:			; <UNDEFINED> instruction: 0xf7fbb178
    6b40:	addlt	lr, r0, #72, 28	; 0x480
    6b44:	stmdbmi	sp, {r0, r2, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
    6b48:	andsvc	pc, r0, r2, asr #4
    6b4c:			; <UNDEFINED> instruction: 0xf7fb4479
    6b50:			; <UNDEFINED> instruction: 0x6120ee46
    6b54:	bicsle	r2, fp, r0, lsl #16
    6b58:			; <UNDEFINED> instruction: 0xffc4f7ff
    6b5c:	stmiavs	r0!, {r0, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
    6b60:	rsbsle	r2, r9, r0, lsl #16
    6b64:	blcs	20ff8 <__assert_fail@plt+0x1e464>
    6b68:	svcge	0x0005d06d
    6b6c:	svc	0x0092f7fb
    6b70:			; <UNDEFINED> instruction: 0xf7fb6920
    6b74:	qadd8mi	lr, r9, r0
    6b78:			; <UNDEFINED> instruction: 0xf00b4638
    6b7c:	stmdbmi	r0, {r0, r1, r2, r3, r5, r8, sl, fp, ip, sp, lr, pc}^
    6b80:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
    6b84:	stc2l	0, cr15, [r6, #-44]	; 0xffffffd4
    6b88:			; <UNDEFINED> instruction: 0x4638493e
    6b8c:			; <UNDEFINED> instruction: 0xf00b4479
    6b90:	blmi	f8609c <__assert_fail@plt+0xf83508>
    6b94:	ldmdavs	r3!, {r1, r2, r4, r5, r6, r7, fp, ip, lr}
    6b98:	cmple	r1, r0, lsl #22
    6b9c:			; <UNDEFINED> instruction: 0x4638493b
    6ba0:			; <UNDEFINED> instruction: 0xf00b4479
    6ba4:	ldmdbmi	sl!, {r0, r1, r2, r4, r5, r8, sl, fp, ip, sp, lr, pc}
    6ba8:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
    6bac:	ldc2	0, cr15, [r2, #-44]!	; 0xffffffd4
    6bb0:			; <UNDEFINED> instruction: 0x46384938
    6bb4:			; <UNDEFINED> instruction: 0xf00b4479
    6bb8:	ldmdbmi	r7!, {r0, r2, r3, r5, r8, sl, fp, ip, sp, lr, pc}
    6bbc:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
    6bc0:	stc2	0, cr15, [r8, #-44]!	; 0xffffffd4
    6bc4:			; <UNDEFINED> instruction: 0x46384935
    6bc8:			; <UNDEFINED> instruction: 0xf00b4479
    6bcc:	ldmdbmi	r4!, {r0, r1, r5, r8, sl, fp, ip, sp, lr, pc}
    6bd0:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
    6bd4:	ldc2	0, cr15, [lr, #-44]	; 0xffffffd4
    6bd8:			; <UNDEFINED> instruction: 0x46384932
    6bdc:			; <UNDEFINED> instruction: 0xf00b4479
    6be0:	tstcs	r0, r9, lsl sp	; <UNPREDICTABLE>
    6be4:			; <UNDEFINED> instruction: 0xf00b4638
    6be8:			; <UNDEFINED> instruction: 0x4638fd15
    6bec:			; <UNDEFINED> instruction: 0xf00b2100
    6bf0:			; <UNDEFINED> instruction: 0x4605fd5b
    6bf4:	blmi	b3383c <__assert_fail@plt+0xb30ca8>
    6bf8:	ldmibvs	r0!, {r9, sp}
    6bfc:	ldrbtmi	r4, [fp], #-1577	; 0xfffff9d7
    6c00:	andseq	lr, ip, sp, lsl #17
    6c04:	movwcs	lr, #14804	; 0x39d4
    6c08:			; <UNDEFINED> instruction: 0xffdaf00e
    6c0c:	stmdami	r7!, {r4, r5, r6, r8, fp, ip, sp, pc}
    6c10:			; <UNDEFINED> instruction: 0xf0074478
    6c14:			; <UNDEFINED> instruction: 0x4628fad7
    6c18:	stc	7, cr15, [ip], #-1004	; 0xfffffc14
    6c1c:	str	r2, [r0, r0]
    6c20:	ldrtmi	r4, [r8], -r3, lsr #18
    6c24:			; <UNDEFINED> instruction: 0xf00b4479
    6c28:			; <UNDEFINED> instruction: 0xe7b7fcf5
    6c2c:	mrc	7, 7, APSR_nzcv, cr4, cr11, {7}
    6c30:	stmdami	r0!, {r0, r9, sl, lr}
    6c34:			; <UNDEFINED> instruction: 0xf0074478
    6c38:	strb	pc, [ip, sp, lsr #20]!	; <UNPREDICTABLE>
    6c3c:	stcl	7, cr15, [r8, #1004]	; 0x3ec
    6c40:			; <UNDEFINED> instruction: 0xf7fbe7e9
    6c44:	blmi	741d44 <__assert_fail@plt+0x73f1b0>
    6c48:	ldmdbmi	ip, {r2, r3, r4, r7, r9, sp}
    6c4c:	ldrbtmi	r4, [fp], #-2076	; 0xfffff7e4
    6c50:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    6c54:	blx	feb42c7a <__assert_fail@plt+0xfeb400e6>
    6c58:	addscs	r4, fp, #26624	; 0x6800
    6c5c:	ldmdami	fp, {r1, r3, r4, r8, fp, lr}
    6c60:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    6c64:			; <UNDEFINED> instruction: 0xf0074478
    6c68:	svclt	0x0000fba3
    6c6c:	ldrdeq	r8, [r2], -r0
    6c70:	andeq	r0, r0, r0, lsl #6
    6c74:			; <UNDEFINED> instruction: 0x000281b8
    6c78:	muleq	r2, lr, r1
    6c7c:	andeq	r3, r1, r4, ror #13
    6c80:	strdeq	r1, [r1], -sl
    6c84:	andeq	r1, r1, r4, lsl lr
    6c88:	andeq	r0, r0, r0, lsr r3
    6c8c:	ldrdeq	r3, [r1], -ip
    6c90:	strdeq	r1, [r1], -lr
    6c94:	andeq	r1, r1, r4, lsl #28
    6c98:	ldrdeq	r3, [r1], -sl
    6c9c:	andeq	r2, r1, ip, lsl #12
    6ca0:	ldrdeq	r3, [r1], -r2
    6ca4:	ldrdeq	r3, [r1], -r4
    6ca8:			; <UNDEFINED> instruction: 0xfffffc37
    6cac:	andeq	r3, r1, r0, asr #13
    6cb0:	andeq	r1, r1, r0, ror sp
    6cb4:	andeq	r3, r1, r0, lsl #13
    6cb8:			; <UNDEFINED> instruction: 0x000137b6
    6cbc:	strdeq	r3, [r1], -r0
    6cc0:	andeq	r3, r1, sl, lsl r6
    6cc4:	andeq	r3, r1, r4, lsr #15
    6cc8:	ldrdeq	r3, [r1], -lr
    6ccc:	strdeq	r3, [r1], -r8
    6cd0:			; <UNDEFINED> instruction: 0x4604b538
    6cd4:	strmi	r6, [sp], -r0, asr #17
    6cd8:			; <UNDEFINED> instruction: 0xb125b168
    6cdc:	strtmi	r4, [r8], -r1, lsl #12
    6ce0:	mcr	7, 1, pc, cr8, cr11, {7}	; <UNPREDICTABLE>
    6ce4:			; <UNDEFINED> instruction: 0xf7fb68e0
    6ce8:	stmdblt	r0, {r2, sl, fp, sp, lr, pc}
    6cec:			; <UNDEFINED> instruction: 0xf7fbbd38
    6cf0:	addlt	lr, r0, #112, 26	; 0x1c00
    6cf4:	stmdbmi	r6, {r3, r4, r5, r8, sl, fp, ip, sp, pc}
    6cf8:	andsvc	pc, r0, r2, asr #4
    6cfc:			; <UNDEFINED> instruction: 0xf7fb4479
    6d00:	rscvs	lr, r0, lr, ror #26
    6d04:	mvnle	r2, r0, lsl #16
    6d08:	ldrhtmi	lr, [r8], -sp
    6d0c:	svclt	0x0000e6ea
    6d10:	andeq	r3, r1, r4, lsr r5
    6d14:	blmi	19996b0 <__assert_fail@plt+0x1996b1c>
    6d18:	ldrblt	r4, [r0, #1146]!	; 0x47a
    6d1c:	stmdavs	r1, {r2, r3, r9, sl, lr}^
    6d20:	ldmpl	r3, {r0, r1, r3, r7, ip, sp, pc}^
    6d24:	cdpmi	6, 6, cr4, cr3, cr5, {0}
    6d28:	movwls	r6, #38939	; 0x981b
    6d2c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    6d30:	bicslt	r4, r1, lr, ror r4
    6d34:	strtmi	fp, [r0], -ip, lsl #3
    6d38:	ldcl	7, cr15, [ip, #1004]!	; 0x3ec
    6d3c:			; <UNDEFINED> instruction: 0xf7fb6868
    6d40:	ldmdblt	r0!, {r3, r4, r6, r7, r8, r9, fp, sp, lr, pc}^
    6d44:	blmi	16996bc <__assert_fail@plt+0x1696b28>
    6d48:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    6d4c:	blls	260dbc <__assert_fail@plt+0x25e228>
    6d50:			; <UNDEFINED> instruction: 0xf040405a
    6d54:	andlt	r8, fp, r8, lsr #1
    6d58:			; <UNDEFINED> instruction: 0x4608bdf0
    6d5c:	bl	ff244d50 <__assert_fail@plt+0xff2421bc>
    6d60:			; <UNDEFINED> instruction: 0xf7fbb190
    6d64:	addlt	lr, r0, #3456	; 0xd80
    6d68:	ldmdbmi	r4, {r2, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
    6d6c:	adcvs	pc, r0, r8, asr #4
    6d70:	andeq	pc, r1, r0, asr #5
    6d74:			; <UNDEFINED> instruction: 0xf7fb4479
    6d78:			; <UNDEFINED> instruction: 0x4601ed32
    6d7c:	stmdacs	r0, {r3, r5, r6, sp, lr}
    6d80:			; <UNDEFINED> instruction: 0xf7ffd1d8
    6d84:	ldrb	pc, [sp, pc, lsr #29]	; <UNPREDICTABLE>
    6d88:			; <UNDEFINED> instruction: 0xf7fb6868
    6d8c:	stmiavs	fp!, {r2, r7, r9, sl, fp, sp, lr, pc}
    6d90:	rsble	r2, r9, r0, lsl #22
    6d94:	tstcs	r0, r5, lsl #24
    6d98:			; <UNDEFINED> instruction: 0xf00b4620
    6d9c:	stmdbmi	r8, {r0, r1, r2, r3, r4, sl, fp, ip, sp, lr, pc}^
    6da0:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    6da4:	ldc2	0, cr15, [r6], #-44	; 0xffffffd4
    6da8:	strtmi	r4, [r0], -r6, asr #18
    6dac:			; <UNDEFINED> instruction: 0xf00b4479
    6db0:	stmdbmi	r5, {r0, r4, r5, sl, fp, ip, sp, lr, pc}^
    6db4:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    6db8:	stc2	0, cr15, [ip], #-44	; 0xffffffd4
    6dbc:	ldmpl	r6!, {r0, r1, r6, r8, r9, fp, lr}^
    6dc0:	blcs	20e94 <__assert_fail@plt+0x1e300>
    6dc4:	stmdbmi	r2, {r1, r3, r6, r8, ip, lr, pc}^
    6dc8:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    6dcc:	stc2	0, cr15, [r2], #-44	; 0xffffffd4
    6dd0:	strtmi	r4, [r0], -r0, asr #18
    6dd4:			; <UNDEFINED> instruction: 0xf00b4479
    6dd8:	ldmdbmi	pc!, {r0, r2, r3, r4, sl, fp, ip, sp, lr, pc}	; <UNPREDICTABLE>
    6ddc:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    6de0:	ldc2	0, cr15, [r8], {11}
    6de4:	tstcs	r0, r0, lsr #12
    6de8:	ldc2	0, cr15, [r4], {11}
    6dec:	tstcs	r0, r0, lsr #12
    6df0:	mrrc2	0, 0, pc, sl, cr11	; <UNPREDICTABLE>
    6df4:	stmdacs	r0, {r2, r9, sl, lr}
    6df8:	stmiavs	pc!, {r1, r3, r6, ip, lr, pc}	; <UNPREDICTABLE>
    6dfc:	bmi	dcfa04 <__assert_fail@plt+0xdcce70>
    6e00:	ldmibvs	r0!, {r0, r5, r9, sl, lr}
    6e04:	smlsdxls	r0, sl, r4, r4
    6e08:	strcs	lr, [r1, #-2509]	; 0xfffff633
    6e0c:			; <UNDEFINED> instruction: 0xf00e686a
    6e10:	stmdacs	r0, {r0, r1, r2, r4, r6, r7, r9, sl, fp, ip, sp, lr, pc}
    6e14:	ldmdavs	r3!, {r0, r1, r2, r3, r4, r5, r8, ip, lr, pc}^
    6e18:	ldrbeq	r6, [sl, -r8, lsr #17]
    6e1c:			; <UNDEFINED> instruction: 0xf7fbd406
    6e20:			; <UNDEFINED> instruction: 0x4620ee3a
    6e24:	bl	9c4e18 <__assert_fail@plt+0x9c2284>
    6e28:	str	r2, [fp, r0]
    6e2c:	mrc	7, 1, APSR_nzcv, cr2, cr11, {7}
    6e30:	cdpmi	8, 2, cr4, cr12, cr11, {1}
    6e34:	ldrbtmi	r4, [lr], #-1144	; 0xfffffb88
    6e38:			; <UNDEFINED> instruction: 0xf9c4f007
    6e3c:	ldrtmi	lr, [r0], -r2
    6e40:	blx	942e64 <__assert_fail@plt+0x9402d0>
    6e44:			; <UNDEFINED> instruction: 0xf7fb68a8
    6e48:	mcrrne	13, 4, lr, r3, cr14
    6e4c:	mvnsle	r4, r1, lsl #12
    6e50:	ldrbtmi	r4, [r8], #-2085	; 0xfffff7db
    6e54:	blx	6c2e78 <__assert_fail@plt+0x6c02e4>
    6e58:	strb	r6, [r0, r8, lsr #17]!
    6e5c:	strtmi	r4, [r0], -r3, lsr #18
    6e60:			; <UNDEFINED> instruction: 0xf00b4479
    6e64:	sbfx	pc, r7, #23, #15
    6e68:	strtmi	r4, [r0], -r1, lsr #18
    6e6c:			; <UNDEFINED> instruction: 0xf7fb4479
    6e70:	strhtvs	lr, [r8], r6
    6e74:	orrle	r2, sp, r0, lsl #16
    6e78:	stc	7, cr15, [sl], #1004	; 0x3ec
    6e7c:			; <UNDEFINED> instruction: 0xf7fbb280
    6e80:	strmi	lr, [r1], -ip, asr #27
    6e84:	ldrbtmi	r4, [r8], #-2075	; 0xfffff7e5
    6e88:			; <UNDEFINED> instruction: 0xf904f007
    6e8c:	ldrb	r4, [r9, -r0, lsr #12]
    6e90:	ldc	7, cr15, [lr], {251}	; 0xfb
    6e94:			; <UNDEFINED> instruction: 0xf7fbe7c5
    6e98:	strmi	lr, [r1], -r0, asr #27
    6e9c:	ldrbtmi	r4, [r8], #-2070	; 0xfffff7ea
    6ea0:			; <UNDEFINED> instruction: 0xf8f8f007
    6ea4:			; <UNDEFINED> instruction: 0xf7fbe7bd
    6ea8:	svclt	0x0000eb0c
    6eac:	andeq	r7, r2, ip, lsr #31
    6eb0:	andeq	r0, r0, r0, lsl #6
    6eb4:	muleq	r2, r4, pc	; <UNPREDICTABLE>
    6eb8:	andeq	r7, r2, ip, ror pc
    6ebc:			; <UNDEFINED> instruction: 0x000134bc
    6ec0:	ldrdeq	r1, [r1], -sl
    6ec4:	andeq	r3, r1, r8, ror r5
    6ec8:	andeq	r1, r1, sl, ror #23
    6ecc:	andeq	r0, r0, r0, lsr r3
    6ed0:	andeq	r1, r1, lr, ror #23
    6ed4:	andeq	r3, r1, r8, ror #10
    6ed8:	strdeq	r2, [r1], -r6
    6edc:			; <UNDEFINED> instruction: 0xfffffa0d
    6ee0:	andeq	r3, r1, ip, lsr #10
    6ee4:	andeq	r3, r1, sl, lsr r5
    6ee8:			; <UNDEFINED> instruction: 0x000168be
    6eec:	andeq	r1, r1, r4, lsr fp
    6ef0:	andeq	r1, r1, r8, ror #21
    6ef4:	andeq	r3, r1, r2, ror r4
    6ef8:	andeq	r3, r1, sl, lsr #9
    6efc:	svcmi	0x00f0e92d
    6f00:	bmi	fe558948 <__assert_fail@plt+0xfe555db4>
    6f04:	blmi	fe573118 <__assert_fail@plt+0xfe570584>
    6f08:	ldrbtmi	r4, [sl], #-1542	; 0xfffff9fa
    6f0c:	andcs	r4, r1, pc, lsl #12
    6f10:	ldmpl	r3, {r5, r8, sp}^
    6f14:	subls	pc, r8, #14614528	; 0xdf0000
    6f18:	movwls	r6, #6171	; 0x181b
    6f1c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    6f20:	ldc	7, cr15, [r0], #1004	; 0x3ec
    6f24:	stmdacs	r0, {r0, r3, r4, r5, r6, r7, sl, lr}
    6f28:	tsthi	r2, r0	; <UNPREDICTABLE>
    6f2c:	strmi	r4, [r4], -r1, lsl #12
    6f30:			; <UNDEFINED> instruction: 0xf0014668
    6f34:	strmi	pc, [r5], -fp, asr #25
    6f38:			; <UNDEFINED> instruction: 0xf0402800
    6f3c:	blmi	fe267150 <__assert_fail@plt+0xfe2645bc>
    6f40:			; <UNDEFINED> instruction: 0xf8599800
    6f44:			; <UNDEFINED> instruction: 0xf8daa003
    6f48:	ldreq	r3, [sl, r4]
    6f4c:	adchi	pc, r4, r0, lsl #2
    6f50:	ldrbtmi	r4, [r9], #-2437	; 0xfffff67b
    6f54:	ldc2l	0, cr15, [r2], #4
    6f58:	stmdals	r0, {r2, r7, r8, fp, lr}
    6f5c:			; <UNDEFINED> instruction: 0xf0014479
    6f60:	stmibmi	r3, {r0, r1, r2, r3, r5, r6, r7, sl, fp, ip, sp, lr, pc}
    6f64:	ldrbtmi	r9, [r9], #-2048	; 0xfffff800
    6f68:	stc2l	0, cr15, [ip], #4
    6f6c:	stmdals	r0, {r0, r7, r8, fp, lr}
    6f70:			; <UNDEFINED> instruction: 0xf0014479
    6f74:	stmibmi	r0, {r0, r3, r5, r6, r7, sl, fp, ip, sp, lr, pc}
    6f78:	ldrbtmi	r9, [r9], #-2048	; 0xfffff800
    6f7c:	stc2l	0, cr15, [r6], #4
    6f80:	stmdals	r0, {r1, r2, r3, r4, r5, r6, r8, fp, lr}
    6f84:			; <UNDEFINED> instruction: 0xf0014479
    6f88:	stmdals	r0, {r0, r1, r5, r6, r7, sl, fp, ip, sp, lr, pc}
    6f8c:	eorvs	r4, r0, r1, lsr r6
    6f90:	stc2l	0, cr15, [r2], #4
    6f94:	stmdacs	r0, {r0, r2, r9, sl, lr}
    6f98:	stmdbvs	r3!, {r2, r4, r6, r8, ip, lr, pc}^
    6f9c:	ldmdami	r8!, {r0, r1, r3, r4, r8, ip, sp, pc}^
    6fa0:			; <UNDEFINED> instruction: 0xf0074478
    6fa4:	stmibvs	r3!, {r0, r2, r6, fp, ip, sp, lr, pc}
    6fa8:	ldmdami	r6!, {r0, r1, r3, r4, r8, ip, sp, pc}^
    6fac:			; <UNDEFINED> instruction: 0xf0074478
    6fb0:			; <UNDEFINED> instruction: 0xf894f83f
    6fb4:			; <UNDEFINED> instruction: 0xf019901c
    6fb8:			; <UNDEFINED> instruction: 0xf0400904
    6fbc:	stmiavs	r6!, {r2, r3, r5, r7, pc}
    6fc0:			; <UNDEFINED> instruction: 0xf8dab1ce
    6fc4:	blcs	12fcc <__assert_fail@plt+0x10438>
    6fc8:	adchi	pc, lr, r0, asr #32
    6fcc:	movwcs	r6, #2144	; 0x860
    6fd0:	smlatblt	r8, r3, r0, r6
    6fd4:	ldcl	7, cr15, [lr, #-1004]	; 0xfffffc14
    6fd8:	smlattlt	r8, r0, r8, r6
    6fdc:	ldcl	7, cr15, [sl, #-1004]	; 0xfffffc14
    6fe0:	tstlt	r8, r0, lsr #18
    6fe4:	ldcl	7, cr15, [r6, #-1004]	; 0xfffffc14
    6fe8:	ldrtmi	r9, [r1], -r0, lsl #16
    6fec:	ldc2	0, cr15, [r4], #4
    6ff0:			; <UNDEFINED> instruction: 0xf0402800
    6ff4:	stmdbvs	r0!, {r0, r1, r2, r4, r7, pc}^
    6ff8:			; <UNDEFINED> instruction: 0xf0002800
    6ffc:			; <UNDEFINED> instruction: 0xf8da809b
    7000:	ldrbeq	r3, [fp, r4]
    7004:	cmplt	pc, sp, asr #8
    7008:			; <UNDEFINED> instruction: 0xf7fb6960
    700c:	ldmdbmi	lr, {r2, r6, r8, sl, fp, sp, lr, pc}^
    7010:	strbmi	r6, [fp], -r2, ror #18
    7014:			; <UNDEFINED> instruction: 0x46404479
    7018:	stmdacs	r0, {r3, r4, r5, r7, r8, r9, sl, lr}
    701c:	addshi	pc, r4, r0, asr #32
    7020:	orrlt	r6, r0, r0, lsr #19
    7024:	ldrdcc	pc, [r4], -sl
    7028:	ldrble	r0, [r8], #-2010	; 0xfffff826
    702c:	stmibvs	r0!, {r0, r1, r2, r3, r4, r6, r8, ip, sp, pc}
    7030:	ldc	7, cr15, [r0, #-1004]!	; 0xfffffc14
    7034:	stmibvs	r2!, {r0, r2, r4, r6, r8, fp, lr}
    7038:	ldrbtmi	r4, [r9], #-1611	; 0xfffff9b5
    703c:	ldrmi	r4, [r8, r0, asr #12]!
    7040:	and	r4, r0, r5, lsl #12
    7044:	ldrtmi	r2, [r0], -r0, lsl #12
    7048:	b	ffd4503c <__assert_fail@plt+0xffd424a8>
    704c:			; <UNDEFINED> instruction: 0xf0019800
    7050:	movwcs	pc, #3153	; 0xc51	; <UNPREDICTABLE>
    7054:	eorvs	r6, r3, r0, ror #16
    7058:	b	ffb4504c <__assert_fail@plt+0xffb424b8>
    705c:			; <UNDEFINED> instruction: 0xf7fb68a0
    7060:	stmiavs	r0!, {r1, r3, r5, r6, r7, r9, fp, sp, lr, pc}^
    7064:	b	ff9c5058 <__assert_fail@plt+0xff9c24c4>
    7068:			; <UNDEFINED> instruction: 0xf7fb6920
    706c:	stmdbvs	r0!, {r2, r5, r6, r7, r9, fp, sp, lr, pc}^
    7070:	b	ff845064 <__assert_fail@plt+0xff8424d0>
    7074:			; <UNDEFINED> instruction: 0xf7fb69a0
    7078:			; <UNDEFINED> instruction: 0x4620eade
    707c:	ldmib	sl!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7080:	blmi	d99994 <__assert_fail@plt+0xd96e00>
    7084:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    7088:	blls	610f8 <__assert_fail@plt+0x5e564>
    708c:	cmple	sp, sl, asr r0
    7090:	andlt	r4, r3, r8, lsr #12
    7094:	svchi	0x00f0e8bd
    7098:			; <UNDEFINED> instruction: 0xf0012101
    709c:	stmdals	r0, {r0, r1, r3, r4, r5, sl, fp, ip, sp, lr, pc}
    70a0:			; <UNDEFINED> instruction: 0xf7fbe756
    70a4:	ldmdami	fp!, {r3, r4, r5, r6, r7, sl, fp, sp, lr, pc}
    70a8:	ldrdlt	pc, [ip], #143	; 0x8f	; <UNPREDICTABLE>
    70ac:			; <UNDEFINED> instruction: 0xf0074478
    70b0:	ldmdami	sl!, {r0, r3, r7, fp, ip, sp, lr, pc}
    70b4:	ldrbtmi	r4, [r8], #-1275	; 0xfffffb05
    70b8:			; <UNDEFINED> instruction: 0xf8e8f007
    70bc:	ldrbmi	lr, [r8], -r2
    70c0:			; <UNDEFINED> instruction: 0xf8e4f007
    70c4:			; <UNDEFINED> instruction: 0xf7fb6960
    70c8:	strmi	lr, [r1], -lr, lsl #24
    70cc:	mvnsle	r1, r8, asr #24
    70d0:	ldrbtmi	r4, [r8], #-2099	; 0xfffff7cd
    70d4:			; <UNDEFINED> instruction: 0xf8daf007
    70d8:	orrsle	r2, r5, r0, lsl #30
    70dc:			; <UNDEFINED> instruction: 0xf7fbe7a0
    70e0:	ldmdami	r0!, {r1, r3, r4, r6, r7, sl, fp, sp, lr, pc}
    70e4:	ldrdge	pc, [r0], #143	; 0x8f
    70e8:			; <UNDEFINED> instruction: 0xf0074478
    70ec:	stmdami	pc!, {r0, r1, r3, r5, r6, fp, ip, sp, lr, pc}	; <UNPREDICTABLE>
    70f0:	ldrbtmi	r4, [r8], #-1274	; 0xfffffb06
    70f4:			; <UNDEFINED> instruction: 0xf8caf007
    70f8:	ldrbmi	lr, [r0], -r2
    70fc:			; <UNDEFINED> instruction: 0xf8c6f007
    7100:			; <UNDEFINED> instruction: 0xf7fb69a0
    7104:	mcrrne	11, 15, lr, r3, cr0
    7108:	mvnsle	r4, r1, lsl #12
    710c:	ldrbtmi	r4, [r8], #-2088	; 0xfffff7d8
    7110:			; <UNDEFINED> instruction: 0xf8bcf007
    7114:	stmdami	r7!, {r1, r3, r7, r8, r9, sl, sp, lr, pc}
    7118:	stmdbeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    711c:			; <UNDEFINED> instruction: 0xf0064478
    7120:	strb	pc, [ip, -r7, lsl #31]	; <UNPREDICTABLE>
    7124:	str	r4, [fp, r5, lsl #12]!
    7128:	ldrbtmi	r4, [r8], #-2083	; 0xfffff7dd
    712c:			; <UNDEFINED> instruction: 0xff80f006
    7130:	strb	r6, [fp, -r6, lsr #17]
    7134:	stmdacs	r0, {r5, r7, r8, fp, sp, lr}
    7138:	svcge	0x0074f47f
    713c:	ldrcs	r4, [sl, #-2079]!	; 0xfffff7e1
    7140:			; <UNDEFINED> instruction: 0xf0064478
    7144:	ldrb	pc, [lr, -r7, lsr #31]!	; <UNPREDICTABLE>
    7148:	ldrb	r4, [ip, -r5, lsl #12]!
    714c:	ldmib	r8!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7150:	bl	fc5144 <__assert_fail@plt+0xfc25b0>
    7154:	ldr	fp, [r3, r5, lsl #5]
    7158:			; <UNDEFINED> instruction: 0x00027dba
    715c:	andeq	r0, r0, r0, lsl #6
    7160:	andeq	r7, r2, r0, lsr #27
    7164:	andeq	r0, r0, r0, lsr r3
    7168:			; <UNDEFINED> instruction: 0xfffffaff
    716c:			; <UNDEFINED> instruction: 0xfffff991
    7170:			; <UNDEFINED> instruction: 0xfffff8d3
    7174:			; <UNDEFINED> instruction: 0xfffffda1
    7178:			; <UNDEFINED> instruction: 0xfffffd53
    717c:			; <UNDEFINED> instruction: 0xfffffb69
    7180:	ldrdeq	r3, [r1], -r4
    7184:	ldrdeq	r3, [r1], -r8
    7188:	andeq	r1, r1, r8, asr #21
    718c:	andeq	r1, r1, r2, asr #31
    7190:	andeq	r7, r2, r0, asr #24
    7194:	andeq	r3, r1, r8, asr #6
    7198:			; <UNDEFINED> instruction: 0x000132bc
    719c:	andeq	r2, r1, sl, lsr #3
    71a0:	andeq	r6, r1, lr, lsr r6
    71a4:	andeq	r3, r1, r4, lsl r3
    71a8:	andeq	r3, r1, r0, lsl #5
    71ac:	andeq	r2, r1, lr, ror #2
    71b0:	andeq	r6, r1, r2, lsl #12
    71b4:	andeq	r3, r1, r8, ror r2
    71b8:	andeq	r3, r1, r6, lsl #5
    71bc:	andeq	r3, r1, ip, lsl #5
    71c0:	stmdavs	r4, {r4, r5, r6, r8, sl, ip, sp, pc}^
    71c4:	addmi	fp, ip, #132, 2	; 0x21
    71c8:	strmi	r4, [sp], -r6, lsl #12
    71cc:	and	sp, sp, r2, lsl #2
    71d0:	andle	r4, fp, r5, lsr #5
    71d4:	strtmi	r6, [r0], -r3, ror #16
    71d8:	tstlt	r3, r9, lsr #12
    71dc:			; <UNDEFINED> instruction: 0xfff0f7ff
    71e0:	stmdavs	r4!, {r3, r4, r5, r8, fp, ip, sp, pc}
    71e4:	mvnsle	r2, r0, lsl #24
    71e8:	ldcllt	6, cr4, [r0, #-128]!	; 0xffffff80
    71ec:			; <UNDEFINED> instruction: 0x46204634
    71f0:			; <UNDEFINED> instruction: 0x4604bd70
    71f4:	ldcllt	6, cr4, [r0, #-128]!	; 0xffffff80
    71f8:	ldrblt	fp, [r0, #-448]!	; 0xfffffe40
    71fc:	strtmi	r4, [lr], -r5, lsl #12
    7200:	ldmdavs	r0!, {r0, r2, r3, r5, fp, sp, lr}^
    7204:			; <UNDEFINED> instruction: 0xf7ffb108
    7208:	ldmvs	r4!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    720c:	strtmi	fp, [r0], -ip, lsr #2
    7210:			; <UNDEFINED> instruction: 0xf7fb6824
    7214:	stccs	8, cr14, [r0], {234}	; 0xea
    7218:	ldmdbvs	r0!, {r0, r3, r4, r5, r6, r7, r8, ip, lr, pc}
    721c:	stmia	r4!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7220:			; <UNDEFINED> instruction: 0xf7fb4630
    7224:	stccs	8, cr14, [r0, #-904]	; 0xfffffc78
    7228:	ldfltp	f5, [r0, #-932]!	; 0xfffffc5c
    722c:	svclt	0x00004770
    7230:			; <UNDEFINED> instruction: 0x4607b5f8
    7234:	andseq	pc, r0, r2, lsl #2
    7238:			; <UNDEFINED> instruction: 0x460e4615
    723c:	b	cc5230 <__assert_fail@plt+0xcc269c>
    7240:	cmnlt	r0, r4, lsl #12
    7244:	strcs	r6, [r0, -r7, asr #32]
    7248:	addvs	r6, r7, r7
    724c:	teqlt	r6, r7, lsl #6
    7250:	strtmi	r4, [r5], #-1578	; 0xfffff9d6
    7254:	ldrtmi	r3, [r1], -ip
    7258:	ldm	r0!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    725c:	strtmi	r7, [r0], -pc, lsr #6
    7260:	svclt	0x0000bdf8
    7264:	ldrlt	fp, [r0, #-320]	; 0xfffffec0
    7268:	strtmi	r4, [r0], -r4, lsl #12
    726c:			; <UNDEFINED> instruction: 0xf7fb6824
    7270:	stccs	8, cr14, [r0], {188}	; 0xbc
    7274:	ldfltd	f5, [r0, #-996]	; 0xfffffc1c
    7278:	svclt	0x00004770
    727c:	svcmi	0x00f8e92d
    7280:	stmdacs	r0, {r0, r2, r9, sl, lr}
    7284:	strmi	sp, [r8], -r1, asr #32
    7288:	ldrmi	r4, [r0], lr, lsl #12
    728c:	b	fe045280 <__assert_fail@plt+0xfe0426ec>
    7290:	bllt	1618aa8 <__assert_fail@plt+0x1615f14>
    7294:	stmiavs	sp!, {r0, r1, r2, r9, sl, lr}
    7298:	eorsle	r2, r6, r0, lsl #26
    729c:	beq	433e0 <__assert_fail@plt+0x4084c>
    72a0:	stmdavs	fp!, {r0, r4, r6, r7, r9, sl, lr}^
    72a4:			; <UNDEFINED> instruction: 0xf105b9e3
    72a8:	teqcs	sl, r8, lsl #22
    72ac:			; <UNDEFINED> instruction: 0xf7fb4658
    72b0:			; <UNDEFINED> instruction: 0xb1a8ea82
    72b4:			; <UNDEFINED> instruction: 0x000bebb0
    72b8:	mvnslt	sp, r2, lsl r0
    72bc:	svclt	0x003442a0
    72c0:	andcs	r2, r1, r0
    72c4:	ldrbmi	fp, [r8], -r0, ror #2
    72c8:	ldrtmi	r4, [r1], -r2, lsr #12
    72cc:	ldm	r8, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    72d0:			; <UNDEFINED> instruction: 0xf1b8b930
    72d4:			; <UNDEFINED> instruction: 0xf1093fff
    72d8:	andsle	r0, r4, r1, lsl #18
    72dc:	andsle	r4, r4, r1, asr #11
    72e0:	stccs	8, cr6, [r0, #-180]	; 0xffffff4c
    72e4:			; <UNDEFINED> instruction: 0x4650d1dd
    72e8:	svchi	0x00f8e8bd
    72ec:	ldclpl	14, cr1, [r2], #268	; 0x10c
    72f0:	svclt	0x00122a2a
    72f4:	strcs	r2, [r1, -r0, lsl #14]
    72f8:	bfi	r4, ip, #12, #1
    72fc:	blx	fec0df04 <__assert_fail@plt+0xfec0b370>
    7300:	stmdbeq	r0, {r7, ip, sp, lr, pc}^
    7304:	ssatmi	lr, #11, lr, asr #15
    7308:	strtmi	lr, [sl], sl, ror #15
    730c:	pop	{r4, r6, r9, sl, lr}
    7310:	svclt	0x00008ff8
    7314:	teqcs	sl, r8, lsr r5
    7318:			; <UNDEFINED> instruction: 0xf7fb4605
    731c:	blne	1141c54 <__assert_fail@plt+0x113f0c0>
    7320:	teqlt	r4, r0	; <illegal shifter operand>
    7324:	strtmi	r4, [r8], -fp, lsl #18
    7328:			; <UNDEFINED> instruction: 0xf7fb4479
    732c:	adcmi	lr, r0, #11776	; 0x2e00
    7330:	andcs	sp, r0, r1
    7334:	stmdami	r8, {r3, r4, r5, r8, sl, fp, ip, sp, pc}
    7338:	ldrbtmi	r7, [r8], #-2089	; 0xfffff7d7
    733c:	b	ec5330 <__assert_fail@plt+0xec279c>
    7340:			; <UNDEFINED> instruction: 0xf080fab0
    7344:			; <UNDEFINED> instruction: 0xbd380940
    7348:			; <UNDEFINED> instruction: 0xf7fb4628
    734c:	strmi	lr, [r4], -r2, lsr #20
    7350:	svclt	0x0000e7e7
    7354:	strdeq	r3, [r1], -r0
    7358:	andeq	r3, r1, r2, lsr #2
    735c:	push	{r2, r4, r5, r9, fp, lr}
    7360:	ldrbtmi	r4, [sl], #-1008	; 0xfffffc10
    7364:			; <UNDEFINED> instruction: 0x46044290
    7368:	stmdavc	r3, {r0, r1, r2, r3, r6, ip, lr, pc}
    736c:			; <UNDEFINED> instruction: 0x4610b3d3
    7370:	ldrmi	r4, [sl], -r5, lsr #12
    7374:	addsmi	r2, r1, #1073741843	; 0x40000013
    7378:	stfeqp	f7, [r1], #-648	; 0xfffffd78
    737c:	mulsle	r0, r0, r6
    7380:	svceq	0x0019f1bc
    7384:	lgneqdp	f7, f1
    7388:	svclt	0x00984616
    738c:	strteq	pc, [r0], -r2, lsr #32
    7390:	svceq	0x0019f1be
    7394:	svclt	0x0098460f
    7398:	streq	pc, [r0, -r1, lsr #32]!
    739c:	adcsmi	r4, r7, #143654912	; 0x8900000
    73a0:			; <UNDEFINED> instruction: 0xf815d13d
    73a4:			; <UNDEFINED> instruction: 0xf8102f01
    73a8:	tstlt	sl, #1, 30
    73ac:	mvnle	r2, r0, lsl #18
    73b0:	svclt	0x00182b3a
    73b4:	andsle	r2, r5, r1, lsl #4
    73b8:	svclt	0x00082b2d
    73bc:	andle	r2, fp, r1, lsl #4
    73c0:	rsbeq	pc, r1, r3, lsr #3
    73c4:	smlaltbeq	pc, r1, r3, r1	; <UNPREDICTABLE>
    73c8:	ldmdacs	r9, {r1, r4, r5, r6, r8, ip, sp, pc}
    73cc:	msreq	CPSR_, #-1073741784	; 0xc0000028
    73d0:	andeq	pc, r0, #79	; 0x4f
    73d4:	eorvc	sp, r3, r0, lsl #16
    73d8:	svccc	0x0001f814
    73dc:	svclt	0x00182b00
    73e0:	mvnle	r2, sl, lsr fp
    73e4:	mvnshi	lr, #12386304	; 0xbd0000
    73e8:			; <UNDEFINED> instruction: 0xf1032919
    73ec:	ldmle	r3!, {r5, r8, r9}^
    73f0:	ldrb	r7, [r1, r3, lsr #32]!
    73f4:			; <UNDEFINED> instruction: 0xf1a1b149
    73f8:	ldmdacs	r9, {r0, r5, r6}
    73fc:			; <UNDEFINED> instruction: 0x4690bf98
    7400:			; <UNDEFINED> instruction: 0xf021d8d6
    7404:	strbmi	r0, [r1, #2336]	; 0x920
    7408:	blmi	2bbb58 <__assert_fail@plt+0x2b8fc4>
    740c:	blgt	1d8600 <__assert_fail@plt+0x1d5a6c>
    7410:	eorvs	r7, r0, fp, lsl r8
    7414:			; <UNDEFINED> instruction: 0x73236061
    7418:	pop	{r1, r5, r7, sp, lr}
    741c:			; <UNDEFINED> instruction: 0xf1bc83f0
    7420:	svclt	0x00980f19
    7424:	stmdaeq	r0!, {r1, r5, ip, sp, lr, pc}
    7428:	svceq	0x0019f1be
    742c:	strb	sp, [sl, r9, ror #19]!
    7430:	andeq	r3, r1, r6, lsl #2
    7434:	andeq	r3, r1, ip, asr r0
    7438:			; <UNDEFINED> instruction: 0x4605b5f8
    743c:	andcs	r4, r1, lr, lsl #12
    7440:			; <UNDEFINED> instruction: 0xf7fa2120
    7444:			; <UNDEFINED> instruction: 0x4604ef1c
    7448:	tstcs	r4, r0, ror #3
    744c:			; <UNDEFINED> instruction: 0xf7fa2001
    7450:			; <UNDEFINED> instruction: 0x4603ef16
    7454:			; <UNDEFINED> instruction: 0xf100b1c0
    7458:	lslvs	r0, r8, #4
    745c:	stmib	r4, {r5, r6, r8, sp, lr}^
    7460:	sbcvs	r5, r2, r0, lsl #12
    7464:	stmiavs	r7!, {r0, r2, r4, r5, r6, r8, ip, sp, pc}
    7468:	ldrtmi	fp, [r0], -r7, ror #18
    746c:	tstcs	r1, r2, lsr #12
    7470:	teqlt	r8, r8, lsr #15
    7474:	stmdbvs	r0!, {r5, r7, sp, lr}^
    7478:	mrc2	7, 5, pc, cr14, cr15, {7}
    747c:			; <UNDEFINED> instruction: 0xf7fa4620
    7480:			; <UNDEFINED> instruction: 0x463cefb4
    7484:	ldcllt	6, cr4, [r8, #128]!	; 0x80
    7488:	ldrmi	r4, [ip], -r0, lsr #12
    748c:	svc	0x00acf7fa
    7490:	svclt	0x0000e7f8
    7494:	stmdavs	r3, {r3, r4, r7, r8, ip, sp, pc}
    7498:			; <UNDEFINED> instruction: 0x4604b510
    749c:	stmvs	r2, {r0, r1, r3, r4, r5, r8, ip, sp, pc}
    74a0:	strmi	fp, [r2], -sl, lsr #18
    74a4:	stmdavs	r0, {r0, r1, r8, sp}^
    74a8:			; <UNDEFINED> instruction: 0xb1004798
    74ac:	stmdbvs	r0!, {r5, r7, sp, lr}^
    74b0:	mcr2	7, 5, pc, cr2, cr15, {7}	; <UNPREDICTABLE>
    74b4:	pop	{r5, r9, sl, lr}
    74b8:			; <UNDEFINED> instruction: 0xf7fa4010
    74bc:			; <UNDEFINED> instruction: 0x4770bf93
    74c0:	stmdavs	r3, {r3, r4, r7, r8, ip, sp, pc}
    74c4:			; <UNDEFINED> instruction: 0x4604b510
    74c8:	stmvs	r2, {r0, r1, r3, r4, r5, r8, ip, sp, pc}
    74cc:	strmi	fp, [r2], -sl, lsr #18
    74d0:	stmdavs	r0, {r1, r8, sp}^
    74d4:			; <UNDEFINED> instruction: 0xb1004798
    74d8:	stmdbvs	r0!, {r5, r7, sp, lr}^
    74dc:	mcr2	7, 4, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
    74e0:	pop	{r5, r9, sl, lr}
    74e4:			; <UNDEFINED> instruction: 0xf7fa4010
    74e8:			; <UNDEFINED> instruction: 0x4770bf7d
    74ec:	cmplt	fp, r3, lsl #16
    74f0:	ldrlt	r6, [r0, #-2178]	; 0xfffff77e
    74f4:	andcs	r4, r0, r4, lsl #12
    74f8:	stmdavs	r0!, {r1, r3, r5, r8, fp, ip, sp, pc}^
    74fc:	tstcs	r5, r2, lsr #12
    7500:			; <UNDEFINED> instruction: 0xb1004798
    7504:	ldclt	0, cr6, [r0, #-640]	; 0xfffffd80
    7508:			; <UNDEFINED> instruction: 0x47704618
    750c:	mvnsmi	lr, sp, lsr #18
    7510:	stmibvs	r0, {r0, r2, r3, r4, r9, sl, lr}
    7514:	mrc2	7, 5, pc, cr2, cr15, {7}
    7518:	stmdacs	r0, {r1, r2, r9, sl, lr}
    751c:			; <UNDEFINED> instruction: 0xf100d056
    7520:	strbmi	r0, [r0], -r8, lsl #16
    7524:	ldmdb	r4!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7528:	mcrrne	8, 3, r6, r7, cr4
    752c:	and	fp, sl, r4, lsr r9
    7530:	stmdb	lr!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7534:	mcrrne	8, 2, r6, r3, cr4
    7538:			; <UNDEFINED> instruction: 0xb124441f
    753c:			; <UNDEFINED> instruction: 0xf1046863
    7540:	blcs	7568 <__assert_fail@plt+0x49d4>
    7544:			; <UNDEFINED> instruction: 0x4638d1f4
    7548:	stmia	ip!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    754c:	lslslt	r4, r4, #12
    7550:	strcs	r4, [sl, -r1, asr #12]
    7554:	svc	0x00a2f7fa
    7558:	blvc	85560 <__assert_fail@plt+0x829cc>
    755c:	ldmdblt	r6!, {r1, r2, r4, r5, fp, sp, lr}
    7560:			; <UNDEFINED> instruction: 0xf7fae00a
    7564:			; <UNDEFINED> instruction: 0xf800ef9c
    7568:	ldmdavs	r6!, {r0, r8, r9, fp, ip, sp, lr}
    756c:	ldmdavs	r3!, {r1, r2, r5, r8, ip, sp, pc}^
    7570:	tsteq	r8, r6, lsl #2	; <UNPREDICTABLE>
    7574:	mvnsle	r2, r0, lsl #22
    7578:			; <UNDEFINED> instruction: 0xf8002300
    757c:	bicslt	r3, sp, r1, lsl #24
    7580:			; <UNDEFINED> instruction: 0x4620213a
    7584:	ldmdb	r6, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7588:	stmdavc	r2, {r5, r6, r7, r8, ip, sp, pc}^
    758c:	bcc	24e6a0 <__assert_fail@plt+0x24bb0c>
    7590:	bcs	5f40e0 <__assert_fail@plt+0x5f154c>
    7594:	andscs	sp, r3, lr, lsl #16
    7598:	addeq	pc, r0, r0, asr #5
    759c:	vpmax.s8	d15, d2, d16
    75a0:	strle	r0, [r7, #-2001]	; 0xfffff82f
    75a4:	svccs	0x0001f813
    75a8:	sbcslt	r3, r2, #36864	; 0x9000
    75ac:	blx	811e10 <__assert_fail@plt+0x80f27c>
    75b0:	stmdble	r4, {r1, r8, ip, sp, lr, pc}
    75b4:	eorvs	r1, fp, fp, lsl fp
    75b8:	pop	{r5, r9, sl, lr}
    75bc:			; <UNDEFINED> instruction: 0x07ca81f0
    75c0:	udf	#32064	; 0x7d40
    75c4:	strtmi	r6, [r0], -r8, lsr #32
    75c8:	ldrhhi	lr, [r0, #141]!	; 0x8d
    75cc:	stmdb	sl!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    75d0:	andvs	r4, r6, r4, lsr r6
    75d4:	svclt	0x0000e7f0
    75d8:	stmdavs	sl, {r3, r4, r7, r8, ip, sp, pc}
    75dc:	andsle	r4, r0, r2, lsl #5
    75e0:	teqlt	fp, r3, lsl #19
    75e4:	ldrmi	fp, [r3], -r2, asr #2
    75e8:	blcs	24573c <__assert_fail@plt+0x242ba8>
    75ec:	svclt	0x00082a00
    75f0:	andvs	r4, sl, r2, lsl #12
    75f4:			; <UNDEFINED> instruction: 0x47704618
    75f8:	stmdblt	fp!, {r0, r1, r3, r4, r7, fp, sp, lr}
    75fc:	ldrmi	r6, [r8], -r8
    7600:	movwcs	r4, #1904	; 0x770
    7604:			; <UNDEFINED> instruction: 0x47704618
    7608:			; <UNDEFINED> instruction: 0xe7ec461a
    760c:	svcmi	0x00f0e92d
    7610:	stc	12, cr4, [sp, #-940]!	; 0xfffffc54
    7614:	blmi	ffaea22c <__assert_fail@plt+0xffae7698>
    7618:	stmiapl	r3!, {r2, r3, r4, r5, r6, sl, lr}^
    761c:	ldmdavs	fp, {r0, r3, r7, ip, sp, pc}
    7620:			; <UNDEFINED> instruction: 0xf04f9307
    7624:	orrlt	r0, r2, #0, 6
    7628:			; <UNDEFINED> instruction: 0xf7ff6980
    762c:	strmi	pc, [r3], r7, lsr #28
    7630:			; <UNDEFINED> instruction: 0xf7fbb360
    7634:			; <UNDEFINED> instruction: 0xf10be8f8
    7638:	movwcs	r0, #1544	; 0x608
    763c:	movwls	r2, #24890	; 0x613a
    7640:	andvs	r9, r3, r5
    7644:			; <UNDEFINED> instruction: 0xf7fb4630
    7648:			; <UNDEFINED> instruction: 0x4604e8b6
    764c:	suble	r2, r2, r0, lsl #16
    7650:	suble	r1, r0, r7, lsl #23
    7654:	movwcs	r4, #52700	; 0xcddc
    7658:	ldrbtmi	r4, [sp], #-2524	; 0xfffff624
    765c:	and	r4, r4, r9, ror r4
    7660:	svcne	0x0008f855
    7664:	eorsle	r2, r9, r0, lsl #18
    7668:	addsmi	r6, pc, #7012352	; 0x6b0000
    766c:			; <UNDEFINED> instruction: 0x463ad1f8
    7670:			; <UNDEFINED> instruction: 0xf7fa4630
    7674:	stmdacs	r0, {r1, r2, r8, r9, sl, fp, sp, lr, pc}
    7678:	blmi	ff57be48 <__assert_fail@plt+0xff5792b4>
    767c:	mcr	4, 0, r4, cr8, cr11, {3}
    7680:	movwcc	r3, #51856	; 0xca90
    7684:	bcc	442eb0 <__assert_fail@plt+0x44031c>
    7688:			; <UNDEFINED> instruction: 0x4693e031
    768c:	blmi	ff35a1d8 <__assert_fail@plt+0xff357644>
    7690:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    7694:	blls	1e1704 <__assert_fail@plt+0x1deb70>
    7698:			; <UNDEFINED> instruction: 0xf040405a
    769c:	ldrbmi	r8, [r8], -pc, lsl #3
    76a0:	ldc	0, cr11, [sp], #36	; 0x24
    76a4:	pop	{r2, r8, r9, fp, pc}
    76a8:	mrc	15, 0, r8, cr8, cr0, {7}
    76ac:			; <UNDEFINED> instruction: 0x463a0a10
    76b0:			; <UNDEFINED> instruction: 0xf7ff4629
    76b4:			; <UNDEFINED> instruction: 0x4606fdbd
    76b8:			; <UNDEFINED> instruction: 0xf0402800
    76bc:	ldmib	sp, {r0, r2, r8, pc}^
    76c0:	ldmdavs	sp, {r0, r2, sl, ip, sp}
    76c4:	strtmi	fp, [r0], -ip, lsr #2
    76c8:			; <UNDEFINED> instruction: 0xf7fa6824
    76cc:	stccs	14, cr14, [r0], {142}	; 0x8e
    76d0:	blls	17bebc <__assert_fail@plt+0x179328>
    76d4:			; <UNDEFINED> instruction: 0xf04f601d
    76d8:	ldrb	r0, [r7, r0, lsl #22]
    76dc:	ldrbtmi	r4, [fp], #-3006	; 0xfffff442
    76e0:	andseq	pc, ip, #-1073741824	; 0xc0000000
    76e4:	cdp	3, 0, cr3, cr8, cr4, {1}
    76e8:	vmov	s19, r2
    76ec:	stmdavc	r7!, {r4, r9, fp, ip, sp}^
    76f0:	stclne	3, cr2, [r5], #-76	; 0xffffffb4
    76f4:	orreq	pc, r0, #192, 4
    76f8:	movwls	r2, #13824	; 0x3600
    76fc:	movwls	sl, #6918	; 0x1b06
    7700:	svccs	0x0028b31f
    7704:	stclne	15, cr11, [ip], #-8
    7708:	tstcs	r1, r0, lsl #14
    770c:	svccs	0x005bd03e
    7710:	svccs	0x0022bf18
    7714:	strcs	fp, [r1], #-3852	; 0xfffff0f4
    7718:	rsbsle	r2, sp, r0, lsl #8
    771c:	beq	fe442f84 <__assert_fail@plt+0xfe4403f0>
    7720:			; <UNDEFINED> instruction: 0xf7fb4639
    7724:	stmdacs	r0, {r3, r6, fp, sp, lr, pc}
    7728:	andcs	sp, r1, #100	; 0x64
    772c:	andcs	r4, r4, r9, lsr #12
    7730:	ldc2l	7, cr15, [lr, #-1020]!	; 0xfffffc04
    7734:	sbcle	r2, r2, r0, lsl #16
    7738:	strtmi	r9, [r6], -r1, lsl #22
    773c:	andls	r1, r1, ip, ror #24
    7740:	stmdavc	pc!, {r3, r4, sp, lr}^	; <UNPREDICTABLE>
    7744:	svccs	0x00004625
    7748:			; <UNDEFINED> instruction: 0xf8dbd1db
    774c:			; <UNDEFINED> instruction: 0xf1bbb000
    7750:			; <UNDEFINED> instruction: 0xf0000f00
    7754:			; <UNDEFINED> instruction: 0xf8db8124
    7758:	blcs	13770 <__assert_fail@plt+0x10bdc>
    775c:	tsthi	pc, r0	; <UNPREDICTABLE>
    7760:	streq	pc, [r8], #-267	; 0xfffffef5
    7764:	mulvc	r8, fp, r8
    7768:	strb	r4, [ip, r5, lsr #12]!
    776c:			; <UNDEFINED> instruction: 0xf810b11b
    7770:	stmiblt	sl, {r1, r8, r9, sl, fp, sp}
    7774:	strcs	r4, [r1, -r4, lsl #12]
    7778:	ldrdcc	pc, [r0], -fp
    777c:	ldmdavs	lr, {r0, r1, r3, r6, r8, r9, ip, sp, pc}^
    7780:			; <UNDEFINED> instruction: 0xf0002e00
    7784:			; <UNDEFINED> instruction: 0xf1038109
    7788:	ldrmi	r0, [fp], r8, lsl #8
    778c:	blcs	25820 <__assert_fail@plt+0x22c8c>
    7790:	strdlt	sp, [r7, r2]
    7794:			; <UNDEFINED> instruction: 0x4620461a
    7798:	strmi	r2, [r4], -r2, lsr #20
    779c:	svccc	0x0001f814
    77a0:	bcs	173b838 <__assert_fail@plt+0x1738ca4>
    77a4:	qadd16mi	fp, r0, ip
    77a8:	mvnle	r4, sl, lsl r6
    77ac:	ldrdcc	lr, [r1, -lr]
    77b0:	rscle	r2, r1, r0, lsl #30
    77b4:	blcs	a590a8 <__assert_fail@plt+0xa56514>
    77b8:	svcvc	0x0001f814
    77bc:	blcs	a3b808 <__assert_fail@plt+0xa38c74>
    77c0:	blcs	8bbb9c <__assert_fail@plt+0x8b9008>
    77c4:	svccs	0x0000d009
    77c8:			; <UNDEFINED> instruction: 0xf8dbd1f4
    77cc:	blcs	137d4 <__assert_fail@plt+0x10c40>
    77d0:	stmdavc	r7!, {r0, r2, r4, r6, r7, r8, ip, lr, pc}
    77d4:			; <UNDEFINED> instruction: 0x4625461e
    77d8:			; <UNDEFINED> instruction: 0x463be7b5
    77dc:	bicsle	r2, r9, r0, lsl #30
    77e0:	stmdbcc	r1, {r0, r3, r6, r7, r8, r9, sl, sp, lr, pc}
    77e4:	strcs	sp, [r0], -pc, ror #3
    77e8:	str	r4, [ip, r5, lsr #12]!
    77ec:	mvnle	r2, r0, lsl #22
    77f0:	bfc	r4, (invalid: 12:1)
    77f4:	movweq	pc, #37287	; 0x91a7	; <UNPREDICTABLE>
    77f8:	blcs	5f436c <__assert_fail@plt+0x5f17d8>
    77fc:	addhi	pc, r7, r0, asr #4
    7800:	svccs	0x005e3f21
    7804:	adchi	pc, r6, r0, asr #4
    7808:			; <UNDEFINED> instruction: 0xf0002e00
    780c:	stclne	0, cr8, [ip], #-812	; 0xfffffcd4
    7810:	strcs	r7, [r1], -pc, ror #16
    7814:	ldr	r4, [r6, r5, lsr #12]
    7818:	stmdavc	pc!, {r1, r5, r8, r9, sl, fp, sp}^	; <UNPREDICTABLE>
    781c:	streq	pc, [r1, #-261]	; 0xfffffefb
    7820:	streq	pc, [r0], -pc, asr #32
    7824:			; <UNDEFINED> instruction: 0x2322bf0c
    7828:	blcs	8905a4 <__assert_fail@plt+0x88da10>
    782c:	svclt	0x000c9304
    7830:	movwcs	r2, #13058	; 0x3302
    7834:	bcc	44305c <__assert_fail@plt+0x4404c8>
    7838:	subsle	r2, r2, r0, lsl #30
    783c:	bls	1190f0 <__assert_fail@plt+0x11655c>
    7840:			; <UNDEFINED> instruction: 0xd0554297
    7844:	svccs	0x005c461c
    7848:	svccs	0x0001f814
    784c:	qadd16mi	fp, r3, ip
    7850:	andle	r4, r3, r7, lsl r6
    7854:	mvnsle	r2, r0, lsl #30
    7858:	and	r4, r1, ip, lsl r6
    785c:	cmple	r2, r0, lsl #20
    7860:	vmlscs.f64	d1, d0, d23
    7864:	svcge	0x0021f43f
    7868:	tsteq	ip, r6, lsl #2	; <UNPREDICTABLE>
    786c:	strmi	r9, [r8], -r2, lsl #2
    7870:	svc	0x008ef7fa
    7874:	beq	20247c <__assert_fail@plt+0x1ff8e8>
    7878:			; <UNDEFINED> instruction: 0xf10a4681
    787c:			; <UNDEFINED> instruction: 0xf7fa0010
    7880:	pkhbtmi	lr, r0, r2, lsl #30
    7884:			; <UNDEFINED> instruction: 0xf43f2800
    7888:	ldmdavs	r0!, {r1, r3, r4, r8, r9, sl, fp, sp, pc}
    788c:	movweq	pc, #49416	; 0xc108	; <UNPREDICTABLE>
    7890:	strbmi	r6, [r2], #2162	; 0x872
    7894:	ldrdgt	pc, [r8], -r6
    7898:			; <UNDEFINED> instruction: 0xf8c89902
    789c:	ldrmi	r0, [r8], -r0
    78a0:	andcs	pc, r4, r8, asr #17
    78a4:			; <UNDEFINED> instruction: 0xf8c8464a
    78a8:			; <UNDEFINED> instruction: 0xf7fac008
    78ac:	ldrtmi	lr, [sl], -r8, asr #27
    78b0:	strbmi	r4, [r8], #-1577	; 0xfffff9d7
    78b4:	stcl	7, cr15, [r2, #1000]	; 0x3e8
    78b8:			; <UNDEFINED> instruction: 0xf04f4630
    78bc:			; <UNDEFINED> instruction: 0xf88a0300
    78c0:	strbmi	r3, [r6], -ip
    78c4:	ldc	7, cr15, [r0, #1000]	; 0x3e8
    78c8:	stmiblt	r3!, {r0, r1, r5, fp, ip, sp, lr}
    78cc:	ldrdcc	pc, [r0], -fp
    78d0:	ldmdavs	sl, {r0, r1, r3, r7, r8, ip, sp, pc}^
    78d4:	bvc	7f3ec4 <__assert_fail@plt+0x7f1330>
    78d8:	streq	pc, [r8, #-259]	; 0xfffffefd
    78dc:	svccs	0x0000469b
    78e0:	strtmi	sp, [ip], -ip, lsr #3
    78e4:			; <UNDEFINED> instruction: 0xf813e7bd
    78e8:	svccs	0x00007f02
    78ec:	ldr	sp, [r3, r7, lsr #3]!
    78f0:			; <UNDEFINED> instruction: 0x461c1b5f
    78f4:	blls	817d0 <__assert_fail@plt+0x7ec3c>
    78f8:	andsvs	r9, lr, r1, lsl #12
    78fc:	svccs	0x00007827
    7900:	svcge	0x0071f43f
    7904:	strcc	r7, [r1], #-2151	; 0xfffff799
    7908:	strtmi	r2, [r5], -r0, lsl #12
    790c:	stmdbls	r3, {r0, r1, r3, r4, r8, r9, sl, sp, lr, pc}
    7910:	vpmax.u8	d15, d3, d17
    7914:			; <UNDEFINED> instruction: 0xf01343db
    7918:			; <UNDEFINED> instruction: 0xf47f0301
    791c:	stmdavc	pc!, {r0, r2, r4, r5, r6, r8, r9, sl, fp, sp, pc}^	; <UNPREDICTABLE>
    7920:			; <UNDEFINED> instruction: 0xf1a71c6c
    7924:	sbcslt	r0, r2, #-1879048192	; 0x90000000
    7928:			; <UNDEFINED> instruction: 0xf63f2a17
    792c:	blx	8736a4 <__assert_fail@plt+0x870b10>
    7930:	ldrbeq	pc, [r1, r2, lsl #4]	; <UNPREDICTABLE>
    7934:	svcge	0x0057f57f
    7938:	svcvc	0x0001f814
    793c:	movweq	pc, #37287	; 0x91a7	; <UNPREDICTABLE>
    7940:	blcs	5f44b4 <__assert_fail@plt+0x5f1920>
    7944:	svcge	0x004ff63f
    7948:	blx	8ae15c <__assert_fail@plt+0x8ab5c8>
    794c:	ldrbeq	pc, [sl, r3, lsl #6]	; <UNPREDICTABLE>
    7950:			; <UNDEFINED> instruction: 0xe748d4f2
    7954:	stclne	8, cr7, [ip], #-420	; 0xfffffe5c
    7958:	msreq	CPSR_c, #1073741864	; 0x40000028
    795c:	svclt	0x00882b5e
    7960:	stmdale	lr, {r0, r9, sp}
    7964:	bvs	4431d0 <__assert_fail@plt+0x44063c>
    7968:			; <UNDEFINED> instruction: 0xf814e005
    796c:			; <UNDEFINED> instruction: 0xf1a11f01
    7970:	blcs	17885fc <__assert_fail@plt+0x1785a68>
    7974:	ldrtmi	sp, [r0], -r4, lsl #16
    7978:	svc	0x001cf7fa
    797c:	rscsle	r2, r4, r0, lsl #16
    7980:	strtmi	r1, [r9], -r2, ror #22
    7984:			; <UNDEFINED> instruction: 0xf7ff2001
    7988:	stmdacs	r0, {r0, r1, r4, r6, sl, fp, ip, sp, lr, pc}
    798c:	mrcge	4, 4, APSR_nzcv, cr7, cr15, {1}
    7990:	strcs	r9, [r0], -r1, lsl #22
    7994:	andsvs	r9, r8, r1
    7998:	strtmi	r7, [r5], -r7, lsr #16
    799c:			; <UNDEFINED> instruction: 0xf8dde6d3
    79a0:			; <UNDEFINED> instruction: 0xe673b018
    79a4:			; <UNDEFINED> instruction: 0x46314632
    79a8:			; <UNDEFINED> instruction: 0xf7ff4630
    79ac:	stmdacs	r0, {r0, r6, sl, fp, ip, sp, lr, pc}
    79b0:	mcrge	4, 4, pc, cr5, cr15, {1}	; <UNPREDICTABLE>
    79b4:	andls	r9, r1, r1, lsl #22
    79b8:			; <UNDEFINED> instruction: 0xe7286018
    79bc:	stc	7, cr15, [r0, #1000]	; 0x3e8
    79c0:	andeq	r7, r2, ip, lsr #13
    79c4:	andeq	r0, r0, r0, lsl #6
    79c8:	ldrdeq	r7, [r2], -lr
    79cc:	andeq	r1, r1, r8, lsr r7
    79d0:	ldrdeq	r2, [r1], -r0
    79d4:	andeq	r7, r2, r4, lsr r6
    79d8:	andeq	r2, r1, lr, ror #28
    79dc:	strb	fp, [r1], #-256	; 0xffffff00
    79e0:	svclt	0x00004770
    79e4:	mvnsmi	lr, sp, lsr #18
    79e8:	ldrmi	r4, [r7], -r8, lsl #13
    79ec:	ldmdblt	r0, {r2, r9, sl, lr}
    79f0:	stmdavs	r4!, {r0, r1, r2, r5, sp, lr, pc}
    79f4:	stmdavs	r3!, {r2, r3, r5, r8, r9, ip, sp, pc}^
    79f8:	mvnsle	r2, r4, lsl #22
    79fc:	blcs	ee6690 <__assert_fail@plt+0xee3afc>
    7a00:	stmdavs	r5!, {r0, r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    7a04:	stmdavs	fp!, {r0, r2, r3, r5, r6, r7, r8, ip, sp, pc}^
    7a08:	tstle	r8, r1, lsl #22
    7a0c:			; <UNDEFINED> instruction: 0xb1b3682b
    7a10:	bcs	121b80 <__assert_fail@plt+0x11efec>
    7a14:	blvc	6bbe68 <__assert_fail@plt+0x6b92d4>
    7a18:	tstle	r0, sp, lsr sl
    7a1c:	tstlt	fp, fp, lsl r8
    7a20:	blcc	61b94 <__assert_fail@plt+0x5f000>
    7a24:	stmdale	sl, {r0, r8, r9, fp, sp}
    7a28:			; <UNDEFINED> instruction: 0xf1057a2b
    7a2c:	ldreq	r0, [sl, ip]
    7a30:	strbmi	sp, [r1], -sl, lsl #10
    7a34:	ldcl	7, cr15, [r6], #-1000	; 0xfffffc18
    7a38:	stmdavs	r5!, {r5, r6, r7, r8, ip, sp, pc}
    7a3c:	strtmi	fp, [ip], -sp, lsl #2
    7a40:	ldrdcs	lr, [r0], -r9
    7a44:	ldrhhi	lr, [r0, #141]!	; 0x8d
    7a48:	strmi	r7, [r6], -fp, lsr #22
    7a4c:			; <UNDEFINED> instruction: 0xf1a3b14b
    7a50:			; <UNDEFINED> instruction: 0x33200241
    7a54:	svclt	0x00982a19
    7a58:			; <UNDEFINED> instruction: 0xf8167033
    7a5c:	blcs	17668 <__assert_fail@plt+0x14ad4>
    7a60:	bvc	afc23c <__assert_fail@plt+0xaf96a8>
    7a64:			; <UNDEFINED> instruction: 0xf0434641
    7a68:	eorvc	r0, fp, #134217728	; 0x8000000
    7a6c:	mrrc	7, 15, pc, sl, cr10	; <UNPREDICTABLE>
    7a70:	mvnle	r2, r0, lsl #16
    7a74:	ldmdavs	sl, {r0, r1, r3, r5, fp, sp, lr}
    7a78:	svclt	0x00182f00
    7a7c:	andsle	r2, r6, r0, lsl #20
    7a80:			; <UNDEFINED> instruction: 0xf1027a13
    7a84:	ldreq	r0, [fp, ip]
    7a88:	blvc	4fce00 <__assert_fail@plt+0x4fa26c>
    7a8c:	cmplt	fp, r1, lsl #12
    7a90:	strbeq	pc, [r1], #-419	; 0xfffffe5d	; <UNPREDICTABLE>
    7a94:	ldccs	3, cr3, [r9], {32}
    7a98:	mulvc	fp, r8, pc	; <UNPREDICTABLE>
    7a9c:	svccc	0x0001f811
    7aa0:	mvnsle	r2, r0, lsl #22
    7aa4:			; <UNDEFINED> instruction: 0xf0437a13
    7aa8:	andsvc	r0, r3, #134217728	; 0x8000000
    7aac:			; <UNDEFINED> instruction: 0xf102e7ca
    7ab0:	bcs	7ae8 <__assert_fail@plt+0x4f54>
    7ab4:	stmdami	r1, {r1, r2, r6, r7, r8, ip, lr, pc}
    7ab8:			; <UNDEFINED> instruction: 0xe7c34478
    7abc:	andeq	r2, r1, r0, asr #4
    7ac0:	ldrbtlt	r6, [r0], #-2115	; 0xfffff7bd
    7ac4:	teqle	sp, r1, lsl #22
    7ac8:			; <UNDEFINED> instruction: 0xf1007a03
    7acc:	ldreq	r0, [sl, ip, lsl #10]
    7ad0:	blvc	fcb18 <__assert_fail@plt+0xf9f84>
    7ad4:	cmplt	fp, sl, lsr #12
    7ad8:	strbeq	pc, [r1], #-419	; 0xfffffe5d	; <UNPREDICTABLE>
    7adc:	ldccs	3, cr3, [r9], {32}
    7ae0:	mulsvc	r3, r8, pc	; <UNPREDICTABLE>
    7ae4:	svccc	0x0001f812
    7ae8:	mvnsle	r2, r0, lsl #22
    7aec:			; <UNDEFINED> instruction: 0xf0437a03
    7af0:	andvc	r0, r3, #134217728	; 0x8000000
    7af4:			; <UNDEFINED> instruction: 0xb32b6803
    7af8:	bcs	121c68 <__assert_fail@plt+0x11f0d4>
    7afc:	blvc	6bbf8c <__assert_fail@plt+0x6b93f8>
    7b00:	tstle	pc, pc, lsr #20
    7b04:	mvnlt	r6, r8, lsl r8
    7b08:	blcs	61c1c <__assert_fail@plt+0x5f088>
    7b0c:	bicslt	sp, r1, sl, lsl r1
    7b10:			; <UNDEFINED> instruction: 0xf1007a03
    7b14:	ldreq	r0, [fp, ip, lsl #12]
    7b18:	blvc	fcb60 <__assert_fail@plt+0xf9fcc>
    7b1c:	cmplt	fp, r2, lsr r6
    7b20:	strbeq	pc, [r1], #-419	; 0xfffffe5d	; <UNPREDICTABLE>
    7b24:	ldccs	3, cr3, [r9], {32}
    7b28:	mulsvc	r3, r8, pc	; <UNPREDICTABLE>
    7b2c:	svccc	0x0001f812
    7b30:	mvnsle	r2, r0, lsl #22
    7b34:			; <UNDEFINED> instruction: 0xf0437a03
    7b38:	andvc	r0, r3, #134217728	; 0x8000000
    7b3c:	andvs	r4, lr, r8, lsr #12
    7b40:			; <UNDEFINED> instruction: 0x4770bc70
    7b44:	strtmi	r2, [r8], -r0, lsl #10
    7b48:			; <UNDEFINED> instruction: 0x4770bc70
    7b4c:	svcmi	0x00f8e92d
    7b50:	stmiavs	r7, {r2, r9, sl, lr}^
    7b54:	ldrmi	r4, [r5], -lr, lsl #12
    7b58:	bcs	b41fc <__assert_fail@plt+0xb1668>
    7b5c:	addhi	pc, r4, r0, lsl #4
    7b60:	blcs	21ff4 <__assert_fail@plt+0x1f460>
    7b64:	stmdavs	r3!, {r2, r3, r4, r5, r6, ip, lr, pc}
    7b68:	rsbsle	r2, r9, r0, lsl #22
    7b6c:	bcs	21dfc <__assert_fail@plt+0x1f268>
    7b70:	stmdavs	r0!, {r1, r2, r4, r5, r6, r8, ip, lr, pc}^
    7b74:	tstcs	ip, r2, lsr #12
    7b78:			; <UNDEFINED> instruction: 0x46074798
    7b7c:	rsbsle	r2, r0, r0, lsl #16
    7b80:	rsb	r6, lr, r7, lsr #1
    7b84:	blcs	22198 <__assert_fail@plt+0x1f604>
    7b88:	mrshi	pc, CPSR	; <UNPREDICTABLE>
    7b8c:			; <UNDEFINED> instruction: 0xf0002a00
    7b90:	ldmvs	fp, {r2, r5, r6, r7, pc}
    7b94:			; <UNDEFINED> instruction: 0xf0002b00
    7b98:			; <UNDEFINED> instruction: 0xf8df80cf
    7b9c:	bl	174a64 <__assert_fail@plt+0x171ed0>
    7ba0:	ldrtmi	r0, [r0], r6, lsl #18
    7ba4:	ldrbtmi	r2, [fp], #1792	; 0x700
    7ba8:	svccs	0x0000e004
    7bac:	ldrbmi	fp, [r7], -r8, lsl #30
    7bb0:	andle	r4, ip, r8, asr #11
    7bb4:	mulne	r0, r8, r8
    7bb8:			; <UNDEFINED> instruction: 0x46c24658
    7bbc:	stmdaeq	r1, {r3, r8, ip, sp, lr, pc}
    7bc0:	ldcl	7, cr15, [r8, #1000]!	; 0x3e8
    7bc4:	mvnsle	r2, r0, lsl #16
    7bc8:	strmi	r4, [r7], -r8, asr #11
    7bcc:	strdlt	sp, [r7, -r2]
    7bd0:			; <UNDEFINED> instruction: 0xf1051bbd
    7bd4:			; <UNDEFINED> instruction: 0xf7fa000c
    7bd8:	strmi	lr, [r7], -r6, ror #26
    7bdc:			; <UNDEFINED> instruction: 0xf0002800
    7be0:			; <UNDEFINED> instruction: 0xf8968164
    7be4:			; <UNDEFINED> instruction: 0xf1008000
    7be8:			; <UNDEFINED> instruction: 0xf04f0a08
    7bec:	strtmi	r0, [sl], -r0, lsl #18
    7bf0:	svceq	0x0009f1b8
    7bf4:			; <UNDEFINED> instruction: 0xf1b8bf18
    7bf8:	ldrbmi	r0, [r0], -r0, lsr #30
    7bfc:			; <UNDEFINED> instruction: 0xf8c74631
    7c00:	svclt	0x000c9000
    7c04:	stmdaeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    7c08:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    7c0c:	andhi	pc, r4, r7, asr #17
    7c10:	ldc	7, cr15, [r4], {250}	; 0xfa
    7c14:			; <UNDEFINED> instruction: 0xf883197b
    7c18:			; <UNDEFINED> instruction: 0xf1b89008
    7c1c:	tstle	r7, r0, lsl #30
    7c20:			; <UNDEFINED> instruction: 0x4630213a
    7c24:	stcl	7, cr15, [r6, #1000]	; 0x3e8
    7c28:			; <UNDEFINED> instruction: 0x4650b110
    7c2c:	blx	fe5c5c32 <__assert_fail@plt+0xfe5c309e>
    7c30:	vstrcs.16	s12, [r8, #-326]	; 0xfffffeba	; <UNPREDICTABLE>
    7c34:			; <UNDEFINED> instruction: 0x601768da
    7c38:	ldmdble	r1, {r0, r1, r2, r3, r4, r6, r7, sp, lr}
    7c3c:	ldrtmi	r4, [r0], -r4, asr #19
    7c40:	ldrbtmi	r2, [r9], #-521	; 0xfffffdf7
    7c44:	ldc	7, cr15, [ip], {250}	; 0xfa
    7c48:	stmdavs	r3!, {r4, r6, r8, fp, ip, sp, pc}
    7c4c:	stmiavs	r7!, {r0, r1, r6, r8, ip, sp, pc}
    7c50:	stmdavs	r0!, {r0, r1, r2, r4, r5, r8, fp, ip, sp, pc}^
    7c54:	tstcs	r6, r2, lsr #12
    7c58:	stmdacs	r0, {r3, r4, r7, r8, r9, sl, lr}
    7c5c:	adchi	pc, r3, r0, asr #32
    7c60:	ldrtmi	r2, [r8], -r0, lsl #14
    7c64:	svchi	0x00f8e8bd
    7c68:	blcs	b65c9c <__assert_fail@plt+0xb63108>
    7c6c:	svcge	0x0078f47f
    7c70:	blcs	b65da4 <__assert_fail@plt+0xb63210>
    7c74:	svcge	0x0074f47f
    7c78:			; <UNDEFINED> instruction: 0x901cf8d0
    7c7c:	svceq	0x0000f1b9
    7c80:	svcge	0x006ef43f
    7c84:			; <UNDEFINED> instruction: 0xf7fa4648
    7c88:	stcne	13, cr14, [r3], {132}	; 0x84
    7c8c:	addsmi	r4, sp, #128, 12	; 0x8000000
    7c90:	sbcshi	pc, r7, r0
    7c94:	movweq	pc, #16648	; 0x4108	; <UNPREDICTABLE>
    7c98:			; <UNDEFINED> instruction: 0xf47f429d
    7c9c:	ldrtmi	sl, [r5], #-3937	; 0xfffff09f
    7ca0:	stccc	8, cr15, [r2], {21}
    7ca4:			; <UNDEFINED> instruction: 0xf47f2b2d
    7ca8:			; <UNDEFINED> instruction: 0xf815af5b
    7cac:	blcs	b56cb8 <__assert_fail@plt+0xb54124>
    7cb0:	svcge	0x0056f47f
    7cb4:			; <UNDEFINED> instruction: 0x46421cb0
    7cb8:			; <UNDEFINED> instruction: 0xf7fa4649
    7cbc:	strmi	lr, [r7], -r2, ror #23
    7cc0:			; <UNDEFINED> instruction: 0xf47f2800
    7cc4:	stmdavs	r3!, {r0, r2, r3, r6, r8, r9, sl, fp, sp, pc}
    7cc8:	stmiavs	r2!, {r0, r1, r6, r8, ip, sp, pc}
    7ccc:	stmdavs	r0!, {r1, r4, r5, r8, fp, ip, sp, pc}^
    7cd0:	tstcs	sl, r2, lsr #12
    7cd4:			; <UNDEFINED> instruction: 0x46074798
    7cd8:	adcvs	fp, r0, r0, lsl #2
    7cdc:	movwcs	r6, #2466	; 0x9a2
    7ce0:	bcs	20474 <__assert_fail@plt+0x1d8e0>
    7ce4:	tsthi	r0, r0	; <UNPREDICTABLE>
    7ce8:	ldrmi	r6, [r1], -r5, ror #18
    7cec:			; <UNDEFINED> instruction: 0xf7ff4628
    7cf0:	strmi	pc, [r1], -r7, ror #20
    7cf4:	stmdavs	r3, {r3, r4, r5, r6, r8, ip, sp, pc}^
    7cf8:	rsc	fp, pc, r3, lsr #18
    7cfc:	blcs	21d70 <__assert_fail@plt+0x1f1dc>
    7d00:	rschi	pc, ip, r0
    7d04:			; <UNDEFINED> instruction: 0xd1f9429a
    7d08:			; <UNDEFINED> instruction: 0x61a14628
    7d0c:	blx	1645d10 <__assert_fail@plt+0x164317c>
    7d10:	stmdbvs	r0, {r8, ip, sp, pc}
    7d14:	svccs	0x000061e0
    7d18:	stmdavs	r3!, {r0, r1, r5, r7, r8, ip, lr, pc}
    7d1c:	adcle	r2, r0, r0, lsl #22
    7d20:	bcs	21fb0 <__assert_fail@plt+0x1f41c>
    7d24:	stmdavs	r0!, {r2, r3, r4, r7, r8, ip, lr, pc}^
    7d28:	tstcs	r8, r2, lsr #12
    7d2c:			; <UNDEFINED> instruction: 0x46074798
    7d30:			; <UNDEFINED> instruction: 0xf43f2800
    7d34:			; <UNDEFINED> instruction: 0xe723af15
    7d38:	blcs	21d4c <__assert_fail@plt+0x1f1b8>
    7d3c:	svcge	0x002df43f
    7d40:	bcs	21f50 <__assert_fail@plt+0x1f3bc>
    7d44:	svcge	0x0029f47f
    7d48:	tstcs	fp, r2, lsl #12
    7d4c:	ldrmi	r6, [r8, r0, asr #16]
    7d50:			; <UNDEFINED> instruction: 0xf43f2800
    7d54:	adcvs	sl, r0, r2, lsr #30
    7d58:	stmdavs	r3, {r0, r1, r2, r3, r4, r8, r9, sl, sp, lr, pc}
    7d5c:	sbcvs	r2, r2, r1, lsl #4
    7d60:	stmvs	r2, {r0, r1, r3, r6, r8, ip, sp, pc}
    7d64:			; <UNDEFINED> instruction: 0x4602b93a
    7d68:	stmdavs	r0, {r2, r8, sp}^
    7d6c:			; <UNDEFINED> instruction: 0xb1104798
    7d70:	adcvs	r4, r0, r7, lsl #12
    7d74:	ldmdbmi	r7!, {r0, r2, r4, r5, r6, r8, r9, sl, sp, lr, pc}^
    7d78:	rscscc	pc, pc, #79	; 0x4f
    7d7c:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    7d80:	mcrr2	7, 15, pc, r4, cr15	; <UNPREDICTABLE>
    7d84:	stmdacs	r0, {r0, r2, r9, sl, lr}
    7d88:	svcge	0x006af43f
    7d8c:			; <UNDEFINED> instruction: 0xf7ff2100
    7d90:	msrlt	R8_usr, r7
    7d94:	ldrbtmi	r4, [r9], #-2416	; 0xfffff690
    7d98:	b	ff145d88 <__assert_fail@plt+0xff1431f4>
    7d9c:	strtmi	fp, [r8], -r0, lsl #3
    7da0:	blx	1845da4 <__assert_fail@plt+0x1843210>
    7da4:	adcvs	lr, r0, sp, asr r7
    7da8:	blmi	1b41b1c <__assert_fail@plt+0x1b3ef88>
    7dac:	sbcsne	pc, pc, #64, 4
    7db0:	stmdami	ip!, {r0, r1, r3, r5, r6, r8, fp, lr}^
    7db4:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    7db8:	ldrbtmi	r3, [r8], #-872	; 0xfffffc98
    7dbc:	mcr	7, 7, pc, cr10, cr10, {7}	; <UNPREDICTABLE>
    7dc0:	strmi	r4, [r2], -r9, ror #18
    7dc4:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    7dc8:	mcr2	7, 0, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
    7dcc:	stmdacs	r0, {r1, r2, r9, sl, lr}
    7dd0:			; <UNDEFINED> instruction: 0xf8d4d0e5
    7dd4:			; <UNDEFINED> instruction: 0xf8d88018
    7dd8:			; <UNDEFINED> instruction: 0xf1b99010
    7ddc:	cmnle	r2, r0, lsl #30
    7de0:	ldcl	7, cr15, [r6], {250}	; 0xfa
    7de4:			; <UNDEFINED> instruction: 0xf7fa3001
    7de8:			; <UNDEFINED> instruction: 0xf8c8ec5e
    7dec:	stmdacs	r0, {r4}
    7df0:			; <UNDEFINED> instruction: 0x4631d0d5
    7df4:	stc	7, cr15, [ip], {250}	; 0xfa
    7df8:			; <UNDEFINED> instruction: 0x3010f8d8
    7dfc:	andcs	r2, r1, r4, lsl r1
    7e00:			; <UNDEFINED> instruction: 0xf7fa61e3
    7e04:			; <UNDEFINED> instruction: 0x4606ea3c
    7e08:	subsle	r2, r1, r0, lsl #16
    7e0c:			; <UNDEFINED> instruction: 0xf1006827
    7e10:	sbcvs	r0, r3, r8, lsl #6
    7e14:	stmiavs	r3!, {r0, r1, r2, r3, r4, r6, r8, ip, sp, pc}
    7e18:	teqle	r0, r0, lsl #22
    7e1c:	strtmi	r6, [r2], -r0, ror #16
    7e20:	ldrmi	r2, [r8, r7, lsl #2]!
    7e24:	tstlt	r0, r7, lsl #12
    7e28:			; <UNDEFINED> instruction: 0xf8d460a0
    7e2c:			; <UNDEFINED> instruction: 0xf8d88018
    7e30:	blcs	13e48 <__assert_fail@plt+0x112b4>
    7e34:			; <UNDEFINED> instruction: 0xf8c8d15d
    7e38:	movwcs	r6, #4100	; 0x1004
    7e3c:			; <UNDEFINED> instruction: 0x612361a6
    7e40:	strmi	lr, [r2], -sp, lsr #15
    7e44:	ldcne	6, cr4, [r0], #292	; 0x124
    7e48:	bl	6c5e38 <__assert_fail@plt+0x6c32a4>
    7e4c:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
    7e50:	svcge	0x0020f47f
    7e54:	cmnlt	r3, r3, lsr #16
    7e58:	ldmdblt	r2, {r1, r5, r7, fp, sp, lr}^
    7e5c:	strtmi	r6, [r2], -r0, ror #16
    7e60:	ldrmi	r2, [r8, r9, lsl #2]
    7e64:	movwcs	fp, #296	; 0x128
    7e68:	adcvs	r4, r0, r7, lsl #12
    7e6c:	movwcc	lr, #14788	; 0x39c4
    7e70:	stmdbvs	r2!, {r0, r1, r2, r4, r5, r6, r7, r9, sl, sp, lr, pc}
    7e74:	rscvs	r2, r3, r0, lsl #6
    7e78:			; <UNDEFINED> instruction: 0x6123b11a
    7e7c:			; <UNDEFINED> instruction: 0x464fe6f1
    7e80:	stmibvs	r6!, {r0, r2, r4, r6, r7, r8, r9, sl, sp, lr, pc}
    7e84:	subsle	r2, r5, r0, lsl #28
    7e88:	stccs	8, cr6, [r0, #-212]	; 0xffffff2c
    7e8c:	tstcs	r4, r7, asr #2
    7e90:			; <UNDEFINED> instruction: 0xf7fa2001
    7e94:	teqlt	r8, r4	; <illegal shifter operand>
    7e98:	movweq	pc, #33024	; 0x8100	; <UNPREDICTABLE>
    7e9c:	sbcvs	r4, r3, pc, lsr #12
    7ea0:	lsrvs	r6, r0, r0
    7ea4:	ldrb	r6, [ip], r5, lsr #2
    7ea8:			; <UNDEFINED> instruction: 0xf04f6120
    7eac:			; <UNDEFINED> instruction: 0xe6d837ff
    7eb0:	ldc	7, cr15, [r8], #1000	; 0x3e8
    7eb4:	ldrbcc	pc, [pc, pc, asr #32]!	; <UNPREDICTABLE>
    7eb8:	strtmi	r4, [r8], -r4, lsl #12
    7ebc:			; <UNDEFINED> instruction: 0xf7ff6825
    7ec0:	ldrdvs	pc, [r5], -r1	; <UNPREDICTABLE>
    7ec4:	blmi	a81a00 <__assert_fail@plt+0xa7ee6c>
    7ec8:	adcne	pc, r7, #64, 4
    7ecc:	stmdami	r9!, {r3, r5, r8, fp, lr}
    7ed0:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    7ed4:	ldrbtmi	r3, [r8], #-888	; 0xfffffc88
    7ed8:	mrc	7, 2, APSR_nzcv, cr12, cr10, {7}
    7edc:	vqdmulh.s<illegal width 8>	d20, d0, d22
    7ee0:	stmdbmi	r6!, {r0, r7, r9, ip}
    7ee4:	ldrbtmi	r4, [fp], #-2086	; 0xfffff7da
    7ee8:	movtcc	r4, #50297	; 0xc479
    7eec:			; <UNDEFINED> instruction: 0xf7fa4478
    7ef0:	blmi	943840 <__assert_fail@plt+0x940cac>
    7ef4:	sbcsvc	pc, ip, #1325400064	; 0x4f000000
    7ef8:	stmdami	r4!, {r0, r1, r5, r8, fp, lr}
    7efc:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    7f00:	ldrbtmi	r3, [r8], #-888	; 0xfffffc88
    7f04:	mcr	7, 2, pc, cr6, cr10, {7}	; <UNPREDICTABLE>
    7f08:			; <UNDEFINED> instruction: 0xf44f4b21
    7f0c:	stmdbmi	r1!, {r0, r1, r3, r4, r5, r7, r9, ip, sp, lr}
    7f10:	ldrbtmi	r4, [fp], #-2081	; 0xfffff7df
    7f14:	movtcc	r4, #50297	; 0xc479
    7f18:			; <UNDEFINED> instruction: 0xf7fa4478
    7f1c:	blmi	803814 <__assert_fail@plt+0x800c80>
    7f20:	rscvc	pc, r7, #1325400064	; 0x4f000000
    7f24:	ldmdami	pc, {r1, r2, r3, r4, r8, fp, lr}	; <UNPREDICTABLE>
    7f28:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    7f2c:	ldrbtmi	r3, [r8], #-820	; 0xfffffccc
    7f30:	mrc	7, 1, APSR_nzcv, cr0, cr10, {7}
    7f34:	vpadd.i8	d20, d0, d12
    7f38:	ldmdbmi	ip, {r0, r2, r3, r6, r7, r9, ip}
    7f3c:	ldrbtmi	r4, [fp], #-2076	; 0xfffff7e4
    7f40:	teqcc	r4, #2030043136	; 0x79000000
    7f44:			; <UNDEFINED> instruction: 0xf7fa4478
    7f48:	svclt	0x0000ee26
    7f4c:	andeq	r2, r1, sl, asr r9
    7f50:	andeq	r2, r1, r6, asr #17
    7f54:	andeq	r1, r1, r6, lsl r0
    7f58:	andeq	r2, r1, r2, asr #8
    7f5c:	muleq	r1, r8, r7
    7f60:	andeq	r2, r1, r2, asr #13
    7f64:	ldrdeq	r2, [r1], -sl
    7f68:	andeq	r2, r1, r2, lsl r7
    7f6c:	andeq	r2, r1, ip, ror r6
    7f70:	andeq	r2, r1, r6, lsr #11
    7f74:	andeq	r2, r1, lr, ror #11
    7f78:	andeq	r2, r1, r6, ror #12
    7f7c:	muleq	r1, r0, r5
    7f80:	andeq	r2, r1, r8, lsr #12
    7f84:	andeq	r2, r1, r0, asr r6
    7f88:	andeq	r2, r1, sl, ror r5
    7f8c:	andeq	r2, r1, r2, ror #11
    7f90:	andeq	r2, r1, sl, lsr r6
    7f94:	andeq	r2, r1, r4, ror #10
    7f98:	andeq	r2, r1, ip, ror r5
    7f9c:	andeq	r2, r1, r4, lsr #12
    7fa0:	andeq	r2, r1, lr, asr #10
    7fa4:	andeq	r2, r1, sl, ror r5
    7fa8:	andeq	r2, r1, lr, lsl #12
    7fac:	andeq	r2, r1, r8, lsr r5
    7fb0:	andeq	r2, r1, r0, asr r5
    7fb4:	mvnsmi	lr, sp, lsr #18
    7fb8:			; <UNDEFINED> instruction: 0xf8df460d
    7fbc:			; <UNDEFINED> instruction: 0x46161678
    7fc0:	addlt	r6, r6, r2, asr #3
    7fc4:			; <UNDEFINED> instruction: 0x2670f8df
    7fc8:			; <UNDEFINED> instruction: 0xf8904479
    7fcc:			; <UNDEFINED> instruction: 0x46043030
    7fd0:	ldreq	r5, [pc], sl, lsl #17
    7fd4:	andls	r6, r5, #1179648	; 0x120000
    7fd8:	andeq	pc, r0, #79	; 0x4f
    7fdc:	adchi	pc, r3, r0, lsl #2
    7fe0:	svclt	0x00182d04
    7fe4:			; <UNDEFINED> instruction: 0xf0402d0b
    7fe8:	bvs	ff8e82e8 <__assert_fail@plt+0xff8e5754>
    7fec:			; <UNDEFINED> instruction: 0xf0002b06
    7ff0:	stccs	0, cr8, [r1, #-952]	; 0xfffffc48
    7ff4:	sbchi	pc, r9, r0
    7ff8:			; <UNDEFINED> instruction: 0xf0402d04
    7ffc:	stmdavs	r2!, {r1, r2, r4, r5, r7, pc}^
    8000:	mlascc	r0, r4, r8, pc	; <UNPREDICTABLE>
    8004:	movweq	pc, #57379	; 0xe023	; <UNPREDICTABLE>
    8008:	eorscc	pc, r0, r4, lsl #17
    800c:	bvs	18744bc <__assert_fail@plt+0x1871928>
    8010:	ldrmi	r6, [r0, r0, lsr #16]
    8014:	stmdacs	r0, {r0, r2, r9, sl, lr}
    8018:			; <UNDEFINED> instruction: 0xf8dfd17a
    801c:			; <UNDEFINED> instruction: 0xf04f1620
    8020:			; <UNDEFINED> instruction: 0x463032ff
    8024:			; <UNDEFINED> instruction: 0xf7ff4479
    8028:			; <UNDEFINED> instruction: 0x4605faf1
    802c:			; <UNDEFINED> instruction: 0xf0002800
    8030:	stmdbge	r4, {r0, r2, r5, r6, r7, pc}
    8034:	stc2l	7, cr15, [r4, #-1020]	; 0xfffffc04
    8038:	mlascc	r0, r4, r8, pc	; <UNPREDICTABLE>
    803c:	stmdacs	r0, {r7, r9, sl, lr}
    8040:			; <UNDEFINED> instruction: 0x81bdf000
    8044:			; <UNDEFINED> instruction: 0xf10006d9
    8048:	bvs	ff8e8684 <__assert_fail@plt+0xff8e5af0>
    804c:			; <UNDEFINED> instruction: 0xf0002b01
    8050:	blcs	e8614 <__assert_fail@plt+0xe5a80>
    8054:	andhi	pc, r8, #0
    8058:			; <UNDEFINED> instruction: 0xf0002b08
    805c:			; <UNDEFINED> instruction: 0xf8df8245
    8060:	strbmi	r1, [r0], -r0, ror #11
    8064:			; <UNDEFINED> instruction: 0xf7fa4479
    8068:	ldmiblt	r0, {r1, r2, r3, r4, r6, r8, fp, sp, lr, pc}
    806c:			; <UNDEFINED> instruction: 0xf8df9f04
    8070:			; <UNDEFINED> instruction: 0x463815d4
    8074:			; <UNDEFINED> instruction: 0xf7fa4479
    8078:	stmdacs	r0, {r1, r2, r4, r6, r8, fp, sp, lr, pc}
    807c:	rsbhi	pc, r2, #0
    8080:	strbne	pc, [r4, #2271]	; 0x8df	; <UNPREDICTABLE>
    8084:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
    8088:	stmdb	ip, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    808c:			; <UNDEFINED> instruction: 0xf0002800
    8090:	stmiavs	r3!, {r0, r1, r7, r9, pc}
    8094:	bls	134648 <__assert_fail@plt+0x131ab4>
    8098:	stmdavs	r0!, {r0, r6, r9, sl, lr}
    809c:	eorvs	r4, r0, #152, 14	; 0x2600000
    80a0:			; <UNDEFINED> instruction: 0xf0402800
    80a4:			; <UNDEFINED> instruction: 0xf894819c
    80a8:			; <UNDEFINED> instruction: 0xf0433030
    80ac:			; <UNDEFINED> instruction: 0xf8840302
    80b0:			; <UNDEFINED> instruction: 0x46283030
    80b4:	ldc2	7, cr15, [r2], {255}	; 0xff
    80b8:	mlascc	r0, r4, r8, pc	; <UNPREDICTABLE>
    80bc:	streq	pc, [ip, #-19]	; 0xffffffed
    80c0:			; <UNDEFINED> instruction: 0xf8dfd026
    80c4:	ldrmi	r1, [sl], -r8, lsl #11
    80c8:	vmin.u32	d20, d15, d16
    80cc:	blge	108ae0 <__assert_fail@plt+0x105f4c>
    80d0:	eorscs	pc, r0, r4, lsl #17
    80d4:			; <UNDEFINED> instruction: 0xf04f4479
    80d8:			; <UNDEFINED> instruction: 0xf7ff32ff
    80dc:			; <UNDEFINED> instruction: 0x4606fa17
    80e0:			; <UNDEFINED> instruction: 0xb1a84605
    80e4:			; <UNDEFINED> instruction: 0xf8df9f04
    80e8:	strmi	r1, [r7], #-1384	; 0xfffffa98
    80ec:			; <UNDEFINED> instruction: 0x46384479
    80f0:	b	d460e0 <__assert_fail@plt+0xd4354c>
    80f4:	stmdacs	r0, {r0, r2, r9, sl, lr}
    80f8:	orrshi	pc, r0, r0, asr #32
    80fc:	mlascc	r0, r4, r8, pc	; <UNPREDICTABLE>
    8100:	vhsub.u32	d18, d2, d1
    8104:			; <UNDEFINED> instruction: 0xf8840383
    8108:			; <UNDEFINED> instruction: 0x46303030
    810c:	stmdb	ip!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    8110:	mlascc	r8, r4, r8, pc	; <UNPREDICTABLE>
    8114:	cmnvs	r2, #268435456	; 0x10000000
    8118:	movweq	pc, #12323	; 0x3023	; <UNPREDICTABLE>
    811c:	movweq	pc, #8259	; 0x2043	; <UNPREDICTABLE>
    8120:	eorscc	pc, r8, r4, lsl #17
    8124:	mcrne	0, 3, lr, cr11, cr8, {1}
    8128:	vqdmulh.s<illegal width 8>	d2, d0, d12
    812c:	ldm	pc, {r0, r1, r2, r3, r4, r5, r6, r9, pc}^	; <UNPREDICTABLE>
    8130:	eoreq	pc, r8, r3, lsl r0	; <UNPREDICTABLE>
    8134:	rsceq	r0, fp, sp
    8138:	rsceq	r0, r5, r8, ror #1
    813c:	sbcseq	r0, pc, r2, ror #1
    8140:	ldrsbeq	r0, [r9], #12
    8144:	ldrsbeq	r0, [r3], #6
    8148:	ldrdeq	r0, [sp], #0
    814c:	strne	pc, [r4, #-2271]	; 0xfffff721
    8150:			; <UNDEFINED> instruction: 0xf8df4479
    8154:	ldrbtmi	r0, [r8], #-1284	; 0xfffffafc
    8158:			; <UNDEFINED> instruction: 0xf834f006
    815c:	svclt	0x00182d04
    8160:			; <UNDEFINED> instruction: 0xf43f2d0b
    8164:	stccs	15, cr10, [r1, #-264]	; 0xfffffef8
    8168:	stccs	0, cr13, [ip, #-60]	; 0xffffffc4
    816c:	stccs	0, cr13, [r7, #-248]	; 0xffffff08
    8170:	stccs	0, cr13, [r8, #-140]	; 0xffffff74
    8174:			; <UNDEFINED> instruction: 0xf1a5d06c
    8178:	blcs	48da4 <__assert_fail@plt+0x46210>
    817c:	strcs	sp, [r0, #-2425]	; 0xfffff687
    8180:			; <UNDEFINED> instruction: 0xf8dfe00a
    8184:	ldrbtmi	r1, [r9], #-1240	; 0xfffffb28
    8188:			; <UNDEFINED> instruction: 0xf894e7e3
    818c:	strcs	r3, [r0, #-56]	; 0xffffffc8
    8190:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
    8194:	eorscc	pc, r8, r4, lsl #17
    8198:	strbcs	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
    819c:	mvnvs	r2, r0, lsl #6
    81a0:	ldrcc	pc, [r4], #2271	; 0x8df
    81a4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    81a8:	blls	162218 <__assert_fail@plt+0x15f684>
    81ac:			; <UNDEFINED> instruction: 0xf040405a
    81b0:			; <UNDEFINED> instruction: 0x4628823b
    81b4:	pop	{r1, r2, ip, sp, pc}
    81b8:			; <UNDEFINED> instruction: 0xf89481f0
    81bc:			; <UNDEFINED> instruction: 0x069e3030
    81c0:	rscshi	pc, r8, r0, lsl #2
    81c4:	strcs	r6, [r0, #-2659]	; 0xfffff59d
    81c8:	rsbvs	r3, r3, #67108864	; 0x4000000
    81cc:			; <UNDEFINED> instruction: 0xf894e7e4
    81d0:			; <UNDEFINED> instruction: 0x06983030
    81d4:	bvs	18bd2f8 <__assert_fail@plt+0x18ba764>
    81d8:			; <UNDEFINED> instruction: 0xf8942107
    81dc:	rscvs	r3, r1, #48	; 0x30
    81e0:	movweq	pc, #879	; 0x36f	; <UNPREDICTABLE>
    81e4:			; <UNDEFINED> instruction: 0xf88462a2
    81e8:	smladx	r2, r0, r0, r3
    81ec:	mlascc	r8, r4, r8, pc	; <UNPREDICTABLE>
    81f0:			; <UNDEFINED> instruction: 0xf0432500
    81f4:			; <UNDEFINED> instruction: 0xf8840304
    81f8:			; <UNDEFINED> instruction: 0xe7cd3038
    81fc:	mlascc	r0, r4, r8, pc	; <UNPREDICTABLE>
    8200:			; <UNDEFINED> instruction: 0xf10006df
    8204:	stmiavs	r3!, {r1, r8, pc}
    8208:			; <UNDEFINED> instruction: 0xf43f2b00
    820c:			; <UNDEFINED> instruction: 0xf8dfaf55
    8210:			; <UNDEFINED> instruction: 0xf8df2454
    8214:	stmdavs	r0!, {r2, r4, r6, sl, ip}
    8218:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
    821c:	eorvs	r4, r0, #152, 14	; 0x2600000
    8220:	rsbsle	r2, r4, r0, lsl #16
    8224:			; <UNDEFINED> instruction: 0xf5b0b280
    8228:	svclt	0x00047f80
    822c:	eorvs	r2, r3, #0, 6
    8230:	svcge	0x0042f43f
    8234:			; <UNDEFINED> instruction: 0xf47f28ff
    8238:			; <UNDEFINED> instruction: 0xf894af3f
    823c:	andcs	r3, r0, #48	; 0x30
    8240:			; <UNDEFINED> instruction: 0xf0236222
    8244:			; <UNDEFINED> instruction: 0xf043030e
    8248:			; <UNDEFINED> instruction: 0xf8840306
    824c:			; <UNDEFINED> instruction: 0xe7333030
    8250:	mlascc	r0, r4, r8, pc	; <UNPREDICTABLE>
    8254:	strbtle	r0, [r1], #-1693	; 0xfffff963
    8258:	vstrcs	s12, [r0, #-404]	; 0xfffffe6c
    825c:	cdpne	0, 6, cr13, cr11, cr3, {3}
    8260:	rsbvs	r2, r3, #0, 10
    8264:			; <UNDEFINED> instruction: 0xf8dfe798
    8268:	ldrbtmi	r0, [r8], #-1028	; 0xfffffbfc
    826c:			; <UNDEFINED> instruction: 0xffaaf005
    8270:			; <UNDEFINED> instruction: 0xf894e7b1
    8274:	stccs	0, cr3, [r9, #-224]	; 0xffffff20
    8278:	mlascs	r0, r4, r8, pc	; <UNPREDICTABLE>
    827c:	movweq	pc, #40995	; 0xa023	; <UNPREDICTABLE>
    8280:	movweq	pc, #32835	; 0x8043	; <UNPREDICTABLE>
    8284:	msreq	CPSR_, r2
    8288:	eorscc	pc, r8, r4, lsl #17
    828c:	stmdbcs	r0, {r1, r2, r4, r5, r6, ip, lr, pc}
    8290:	tsthi	r5, r0, asr #32	; <UNPREDICTABLE>
    8294:	blcs	122e28 <__assert_fail@plt+0x120294>
    8298:	addhi	pc, r8, r0
    829c:			; <UNDEFINED> instruction: 0xf0002b07
    82a0:	blcs	268690 <__assert_fail@plt+0x265afc>
    82a4:	tsthi	r0, r0	; <UNPREDICTABLE>
    82a8:			; <UNDEFINED> instruction: 0xf57f0793
    82ac:	stmiavs	r3!, {r3, r5, r6, r8, r9, sl, fp, sp, pc}^
    82b0:	andcs	fp, r0, #-1073741816	; 0xc0000008
    82b4:	ldrmi	r6, [r1], -r0, lsr #16
    82b8:	eorvs	r4, r0, #152, 14	; 0x2600000
    82bc:	mlascc	r0, r4, r8, pc	; <UNPREDICTABLE>
    82c0:	vrshl.u32	d18, d0, d15
    82c4:			; <UNDEFINED> instruction: 0xf8840341
    82c8:			; <UNDEFINED> instruction: 0xe7653030
    82cc:	ldrbtmi	r4, [r9], #-2536	; 0xfffff618
    82d0:	stmibmi	r8!, {r0, r1, r2, r3, r4, r5, r8, r9, sl, sp, lr, pc}^
    82d4:			; <UNDEFINED> instruction: 0xe73c4479
    82d8:	ldrbtmi	r4, [r9], #-2535	; 0xfffff619
    82dc:	stmibmi	r7!, {r0, r3, r4, r5, r8, r9, sl, sp, lr, pc}^
    82e0:			; <UNDEFINED> instruction: 0xe7364479
    82e4:	ldrbtmi	r4, [r9], #-2534	; 0xfffff61a
    82e8:	stmibmi	r6!, {r0, r1, r4, r5, r8, r9, sl, sp, lr, pc}^
    82ec:			; <UNDEFINED> instruction: 0xe7304479
    82f0:	ldrbtmi	r4, [r9], #-2533	; 0xfffff61b
    82f4:	stmibmi	r5!, {r0, r2, r3, r5, r8, r9, sl, sp, lr, pc}^
    82f8:			; <UNDEFINED> instruction: 0xe72a4479
    82fc:	ldrbtmi	r4, [r9], #-2532	; 0xfffff61c
    8300:	stmibmi	r4!, {r0, r1, r2, r5, r8, r9, sl, sp, lr, pc}^
    8304:			; <UNDEFINED> instruction: 0xe7244479
    8308:	ldrbtmi	r4, [r9], #-2531	; 0xfffff61d
    830c:			; <UNDEFINED> instruction: 0xf894e721
    8310:			; <UNDEFINED> instruction: 0xf0433030
    8314:			; <UNDEFINED> instruction: 0xf8840302
    8318:			; <UNDEFINED> instruction: 0xe6cd3030
    831c:	ldrbtmi	r4, [r8], #-2271	; 0xfffff721
    8320:			; <UNDEFINED> instruction: 0xff50f005
    8324:	ldmmi	lr, {r3, r4, r7, r8, r9, sl, sp, lr, pc}^
    8328:			; <UNDEFINED> instruction: 0xf0054478
    832c:			; <UNDEFINED> instruction: 0xe733feb3
    8330:			; <UNDEFINED> instruction: 0x464049dc
    8334:			; <UNDEFINED> instruction: 0xf7f94479
    8338:	blls	144318 <__assert_fail@plt+0x141784>
    833c:			; <UNDEFINED> instruction: 0xf0402800
    8340:	ldmibmi	r9, {r0, r3, r7, pc}^
    8344:	movwls	r4, #13848	; 0x3618
    8348:			; <UNDEFINED> instruction: 0xf7f94479
    834c:	blls	104304 <__assert_fail@plt+0x101770>
    8350:	cmnle	pc, r0, lsl #16
    8354:	mlascc	r0, r4, r8, pc	; <UNPREDICTABLE>
    8358:			; <UNDEFINED> instruction: 0xf100069a
    835c:	movwcs	r8, #8502	; 0x2136
    8360:	strt	r6, [r6], r3, ror #5
    8364:	strmi	r6, [r3], -r1, ror #20
    8368:	bmi	ff42ff80 <__assert_fail@plt+0xff42d3ec>
    836c:	ldrdeq	r4, [r9], #-128	; 0xffffff80
    8370:	smlsdxls	r0, sl, r4, r4
    8374:			; <UNDEFINED> instruction: 0xf0054478
    8378:	strbt	pc, [r6], -r5, lsr #30	; <UNPREDICTABLE>
    837c:	ldrdcs	fp, [r1], -fp	; <UNPREDICTABLE>
    8380:	cmnvs	r0, #201326592	; 0xc000000
    8384:	eorscc	pc, r8, r4, lsl #17
    8388:	addle	r2, r3, r0, lsl #18
    838c:	ldrbtmi	r4, [r8], #-2249	; 0xfffff737
    8390:			; <UNDEFINED> instruction: 0xff18f005
    8394:			; <UNDEFINED> instruction: 0xf8946ae3
    8398:	blcs	110460 <__assert_fail@plt+0x10d8cc>
    839c:	svcge	0x007ef47f
    83a0:	strle	r0, [r3, #-1680]	; 0xfffff970
    83a4:	ldrbtmi	r4, [r8], #-2244	; 0xfffff73c
    83a8:			; <UNDEFINED> instruction: 0xff0cf005
    83ac:	strcs	r2, [r0, #-773]	; 0xfffffcfb
    83b0:	ldrbt	r6, [r1], r3, ror #5
    83b4:	ldrbtmi	r4, [r8], #-2241	; 0xfffff73f
    83b8:			; <UNDEFINED> instruction: 0xff04f005
    83bc:	ldreq	lr, [fp], r2, lsl #14
    83c0:	adchi	pc, r8, r0, lsl #2
    83c4:	blcs	22658 <__assert_fail@plt+0x1fac4>
    83c8:	mrcge	4, 3, APSR_nzcv, cr3, cr15, {1}
    83cc:	stmdavs	r0!, {r2, r3, r4, r5, r7, r9, fp, lr}
    83d0:			; <UNDEFINED> instruction: 0x4611447a
    83d4:	eorvs	r4, r0, #152, 14	; 0x2600000
    83d8:			; <UNDEFINED> instruction: 0xf43f2800
    83dc:	addlt	sl, r0, #100, 28	; 0x640
    83e0:	svcvc	0x0080f5b0
    83e4:	movwcs	fp, #3844	; 0xf04
    83e8:			; <UNDEFINED> instruction: 0xf43f6223
    83ec:	ldmcs	pc!, {r1, r5, r6, r9, sl, fp, sp, pc}^	; <UNPREDICTABLE>
    83f0:	mrcge	4, 2, APSR_nzcv, cr15, cr15, {3}
    83f4:	mlascc	r0, r4, r8, pc	; <UNPREDICTABLE>
    83f8:	eorvs	r2, r2, #0, 4
    83fc:	movweq	pc, #57379	; 0xe023	; <UNPREDICTABLE>
    8400:	movweq	pc, #24643	; 0x6043	; <UNPREDICTABLE>
    8404:	eorscc	pc, r0, r4, lsl #17
    8408:	bvs	1881d5c <__assert_fail@plt+0x187f1c8>
    840c:	stmiami	lr!, {r0, r2, r3, r5, r7, r9, fp, lr}
    8410:	subeq	r4, r9, sl, ror r4
    8414:			; <UNDEFINED> instruction: 0xf0054478
    8418:	usat	pc, #20, r5, asr #29	; <UNPREDICTABLE>
    841c:	ldrtmi	r4, [r8], -fp, lsr #19
    8420:	ldrbtmi	r2, [r9], #-1280	; 0xfffffb00
    8424:	ldm	sl, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    8428:			; <UNDEFINED> instruction: 0xf47f2800
    842c:	blvs	ff833dec <__assert_fail@plt+0xff831258>
    8430:			; <UNDEFINED> instruction: 0xf8942202
    8434:	vqadd.u32	d19, d2, d16
    8438:			; <UNDEFINED> instruction: 0xf8840383
    843c:	stmdacs	r0, {r4, r5, ip, sp}
    8440:	addshi	pc, fp, r0
    8444:			; <UNDEFINED> instruction: 0xff2cf008
    8448:	smlattcs	r0, r0, fp, r6
    844c:	stc2	0, cr15, [r6], #32
    8450:	ldrb	r4, [sl], -r5, lsl #12
    8454:			; <UNDEFINED> instruction: 0x4642499e
    8458:	ldrbtmi	r4, [r9], #-2206	; 0xfffff762
    845c:			; <UNDEFINED> instruction: 0xf0054478
    8460:	movwcs	pc, #48665	; 0xbe19	; <UNPREDICTABLE>
    8464:	strt	r6, [r4], -r3, ror #5
    8468:			; <UNDEFINED> instruction: 0x4640499b
    846c:			; <UNDEFINED> instruction: 0xf7f94479
    8470:	blls	1441e0 <__assert_fail@plt+0x14164c>
    8474:	ldmibmi	r9, {r4, r5, r6, r8, r9, fp, ip, sp, pc}
    8478:	movwls	r4, #13848	; 0x3618
    847c:			; <UNDEFINED> instruction: 0xf7f94479
    8480:	blls	1041d0 <__assert_fail@plt+0x10163c>
    8484:			; <UNDEFINED> instruction: 0xf894bb30
    8488:			; <UNDEFINED> instruction: 0x069b3030
    848c:	adchi	pc, ip, r0, lsl #2
    8490:	rscvs	r2, r3, #4, 6	; 0x10000000
    8494:	ldmib	r4, {r0, r2, r3, r9, sl, sp, lr, pc}^
    8498:	addsmi	r1, r9, #603979776	; 0x24000000
    849c:	svcge	0x0004f47f
    84a0:			; <UNDEFINED> instruction: 0xf1000691
    84a4:	stmdbvs	r3!, {r1, r2, r5, r7, pc}^
    84a8:	rscvs	r2, r2, #8, 4	; 0x80000000
    84ac:			; <UNDEFINED> instruction: 0xf43f2b00
    84b0:	stmdavs	r0!, {r1, r2, r5, r6, r9, sl, fp, sp, pc}
    84b4:	ldrmi	r2, [r8, r0, lsl #2]
    84b8:	eorvs	r2, r0, #0, 10
    84bc:	stmmi	r8, {r2, r3, r5, r6, r9, sl, sp, lr, pc}
    84c0:			; <UNDEFINED> instruction: 0xf0054478
    84c4:			; <UNDEFINED> instruction: 0xe765fe7f
    84c8:	ldrtle	r0, [r6], #-1682	; 0xfffff96e
    84cc:	strcs	r2, [r0, #-778]	; 0xfffffcf6
    84d0:	strbt	r6, [r1], -r3, ror #5
    84d4:	strbmi	r4, [r2], -r3, lsl #19
    84d8:	ldrbtmi	r4, [r9], #-2179	; 0xfffff77d
    84dc:			; <UNDEFINED> instruction: 0xf0054478
    84e0:	movwcs	pc, #48601	; 0xbdd9	; <UNPREDICTABLE>
    84e4:	strb	r6, [r4, #739]!	; 0x2e3
    84e8:	strbmi	r4, [r0], -r0, lsl #19
    84ec:			; <UNDEFINED> instruction: 0xf7f94479
    84f0:	blls	144160 <__assert_fail@plt+0x1415cc>
    84f4:	ldmdbmi	lr!, {r3, r4, r5, r7, r8, fp, ip, sp, pc}^
    84f8:	movwls	r4, #13848	; 0x3618
    84fc:			; <UNDEFINED> instruction: 0xf7f94479
    8500:	blls	104150 <__assert_fail@plt+0x1015bc>
    8504:			; <UNDEFINED> instruction: 0xf894b978
    8508:			; <UNDEFINED> instruction: 0x069f3030
    850c:	movwcs	sp, #38006	; 0x9476
    8510:	strb	r6, [lr, #739]	; 0x2e3
    8514:	bmi	1de2ea0 <__assert_fail@plt+0x1de030c>
    8518:	ldrbtmi	r4, [sl], #-2167	; 0xfffff789
    851c:	ldrbtmi	r0, [r8], #-73	; 0xffffffb7
    8520:	cdp2	0, 5, cr15, cr0, cr5, {0}
    8524:	ldmdbmi	r5!, {r1, r2, r3, r6, r8, r9, sl, sp, lr, pc}^
    8528:	ldmdami	r5!, {r1, r6, r9, sl, lr}^
    852c:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    8530:	ldc2	0, cr15, [r0, #20]!
    8534:	rscvs	r2, r3, #738197504	; 0x2c000000
    8538:	ldmdami	r2!, {r0, r1, r3, r4, r5, r7, r8, sl, sp, lr, pc}^
    853c:			; <UNDEFINED> instruction: 0xf0054478
    8540:	strb	pc, [r3, r1, asr #28]	; <UNPREDICTABLE>
    8544:			; <UNDEFINED> instruction: 0x46024970
    8548:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    854c:	blx	12c6550 <__assert_fail@plt+0x12c39bc>
    8550:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
    8554:	cfstrsge	mvf15, [sp, #252]!	; 0xfc
    8558:	mlascc	r0, r4, r8, pc	; <UNPREDICTABLE>
    855c:	ldrble	r0, [r2], #-1688	; 0xfffff968
    8560:	ldrtmi	r4, [r8], -sl, ror #18
    8564:			; <UNDEFINED> instruction: 0xf7f94479
    8568:	stmdacs	r0, {r1, r2, r3, r4, r6, r7, r9, sl, fp, sp, lr, pc}
    856c:	bvs	ff8fca3c <__assert_fail@plt+0xff8f9ea8>
    8570:	cmple	lr, r0, lsl #22
    8574:	rscvs	r2, r3, #67108864	; 0x4000000
    8578:	mlacs	r8, fp, r5, lr
    857c:	mrc	7, 4, APSR_nzcv, cr10, cr9, {7}
    8580:	stmdacs	r0, {r5, r6, r7, r8, r9, sp, lr}
    8584:	svcge	0x0061f47f
    8588:	stmdb	r2!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    858c:	sfmcs	f3, 1, [r0, #-532]	; 0xfffffdec
    8590:	cfldrsge	mvf15, [fp, #508]!	; 0x1fc
    8594:	ldrb	r6, [r8, -r0, ror #23]
    8598:	andcs	r4, r1, #1523712	; 0x174000
    859c:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    85a0:	blx	8465a4 <__assert_fail@plt+0x843a10>
    85a4:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
    85a8:	cfstrsge	mvf15, [r3, #252]	; 0xfc
    85ac:	mlascc	r0, r4, r8, pc	; <UNPREDICTABLE>
    85b0:	ldrtle	r0, [r3], #-1690	; 0xfffff966
    85b4:			; <UNDEFINED> instruction: 0x46384957
    85b8:			; <UNDEFINED> instruction: 0xf7f94479
    85bc:	stmdblt	r8, {r2, r4, r5, r7, r9, sl, fp, sp, lr, pc}^
    85c0:	bllt	ce3154 <__assert_fail@plt+0xce05c0>
    85c4:	rscvs	r2, r3, #402653184	; 0x18000000
    85c8:	ldmdami	r3, {r0, r1, r4, r5, r6, r8, sl, sp, lr, pc}^
    85cc:			; <UNDEFINED> instruction: 0xf0054478
    85d0:			; <UNDEFINED> instruction: 0xe6c4fdf9
    85d4:	mlascc	r0, r4, r8, pc	; <UNPREDICTABLE>
    85d8:			; <UNDEFINED> instruction: 0xf57f06d9
    85dc:	stmdami	pc, {r1, r3, r5, r6, r8, sl, fp, sp, pc}^	; <UNPREDICTABLE>
    85e0:			; <UNDEFINED> instruction: 0xf0054478
    85e4:	strb	pc, [r4, #-3567]!	; 0xfffff211	; <UNPREDICTABLE>
    85e8:	ldrbtmi	r4, [r8], #-2125	; 0xfffff7b3
    85ec:	stc2l	0, cr15, [sl, #20]!
    85f0:	stmdami	ip, {r1, r2, r3, r6, r8, r9, sl, sp, lr, pc}^
    85f4:			; <UNDEFINED> instruction: 0xf0054478
    85f8:	ldrb	pc, [r4, -r5, ror #27]	; <UNPREDICTABLE>
    85fc:	ldrbtmi	r4, [r8], #-2122	; 0xfffff7b6
    8600:	stc2l	0, cr15, [r0, #20]!
    8604:	stmdami	r9, {r0, r1, r7, r8, r9, sl, sp, lr, pc}^
    8608:	ldrbtmi	r4, [r8], #-1593	; 0xfffff9c7
    860c:	ldc2l	0, cr15, [sl, #20]
    8610:	stmdami	r7, {r1, r2, r5, r7, r8, r9, sl, sp, lr, pc}^
    8614:			; <UNDEFINED> instruction: 0xf0054478
    8618:	strb	pc, [sl, #-3389]	; 0xfffff2c3	; <UNPREDICTABLE>
    861c:	stmdami	r5, {r0, r9, sl, lr}^
    8620:			; <UNDEFINED> instruction: 0xf0054478
    8624:	strb	pc, [r5, pc, asr #27]	; <UNPREDICTABLE>
    8628:	svc	0x004af7f9
    862c:	ldrbtmi	r4, [r9], #-2370	; 0xfffff6be
    8630:	svclt	0x0000e58f
    8634:	strdeq	r6, [r2], -ip
    8638:	andeq	r0, r0, r0, lsl #6
    863c:	andeq	r0, r1, r0, ror sp
    8640:	andeq	r2, r1, r4, ror r1
    8644:	andeq	r0, r1, r0, asr #26
    8648:	andeq	r2, r1, r6, lsl r7
    864c:	andeq	r2, r1, r8, asr #8
    8650:	andeq	r2, r1, r0, lsl r7
    8654:	andeq	r2, r1, r0, lsr #10
    8658:	andeq	r2, r1, r2, lsr #10
    865c:	andeq	r2, r1, r2, ror #8
    8660:	andeq	r6, r2, r0, lsr #22
    8664:	ldrdeq	r2, [r1], -ip
    8668:	ldrdeq	r1, [r1], -r2
    866c:	andeq	r2, r1, r6, lsr #8
    8670:	muleq	r1, r6, r3
    8674:	andeq	r2, r1, r4, lsl #7
    8678:	andeq	r2, r1, lr, ror #6
    867c:	andeq	r2, r1, r8, asr r3
    8680:	andeq	r2, r1, r6, asr #6
    8684:	andeq	r2, r1, r4, lsr r3
    8688:	andeq	r2, r1, r2, lsr #6
    868c:	andeq	r2, r1, r0, lsl r3
    8690:	andeq	r2, r1, r2, lsl #6
    8694:	strdeq	r2, [r1], -r4
    8698:	andeq	r2, r1, r6, ror #5
    869c:	andeq	r2, r1, r2, lsl #10
    86a0:	andeq	r2, r1, r0, lsl #10
    86a4:	strdeq	r1, [r1], -ip
    86a8:	andeq	r0, r1, r8, ror #20
    86ac:	andeq	r1, r1, r8, lsl #19
    86b0:	andeq	r2, r1, r8, lsr #6
    86b4:	andeq	r2, r1, r2, asr #9
    86b8:			; <UNDEFINED> instruction: 0x000124ba
    86bc:	andeq	r2, r1, r2, ror #8
    86c0:	andeq	r1, r1, r8, lsr #18
    86c4:	andeq	r1, r1, r8, ror #17
    86c8:			; <UNDEFINED> instruction: 0x000123bc
    86cc:	andeq	r2, r1, lr, ror #7
    86d0:	andeq	r0, r1, sl, asr #18
    86d4:	andeq	r2, r1, r8, ror #4
    86d8:	andeq	r1, r1, r4, asr #25
    86dc:	andeq	r0, r1, ip, asr r9
    86e0:	muleq	r1, r8, r3
    86e4:	strdeq	r0, [r1], -r2
    86e8:	andeq	r2, r1, r8, ror #3
    86ec:	andeq	r1, r1, r4, asr #24
    86f0:	andeq	r0, r1, ip, asr fp
    86f4:	ldrdeq	r1, [r1], -lr
    86f8:	muleq	r1, lr, r2
    86fc:	andeq	r0, r1, r0, lsr #22
    8700:	muleq	r1, r6, r1
    8704:	andeq	r2, r1, r0, asr #6
    8708:	ldrdeq	r2, [r1], -sl
    870c:	andeq	r0, r1, r0, asr #16
    8710:	andeq	r2, r1, r6, lsl #3
    8714:	muleq	r1, r4, sl
    8718:	andeq	r2, r1, r4, ror #1
    871c:	muleq	r1, r8, r1
    8720:	andeq	r2, r1, r2, lsl r1
    8724:	andeq	r2, r1, ip, ror r2
    8728:	andeq	r2, r1, r2, lsl r1
    872c:	andeq	r2, r1, r6, lsr #2
    8730:	andeq	r2, r1, r8, lsr r1
    8734:	andeq	r2, r1, r4, lsl #3
    8738:	andeq	r1, r1, sl, lsr #31
    873c:	mvnsmi	lr, #737280	; 0xb4000
    8740:	bmi	1719fa0 <__assert_fail@plt+0x171740c>
    8744:	blmi	1719f5c <__assert_fail@plt+0x17173c8>
    8748:	ldrbtmi	fp, [sl], #-131	; 0xffffff7d
    874c:	mlaseq	r0, r0, r8, pc	; <UNPREDICTABLE>
    8750:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    8754:			; <UNDEFINED> instruction: 0xf04f9301
    8758:			; <UNDEFINED> instruction: 0xf0100300
    875c:	andsle	r0, r8, r2, lsl #6
    8760:			; <UNDEFINED> instruction: 0xb1b368e3
    8764:	andeq	pc, ip, r0
    8768:	stmdacs	r4, {r0, r2, r3, r9, sl, lr}
    876c:	stmdacs	r8, {r0, r1, r4, ip, lr, pc}
    8770:	ldmdavs	r2!, {r1, r2, r4, r6, ip, lr, pc}
    8774:	strtmi	r6, [r9], -r0, lsr #16
    8778:	bmi	141a5e0 <__assert_fail@plt+0x1417a4c>
    877c:	ldrbtmi	r4, [sl], #-2894	; 0xfffff4b2
    8780:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    8784:	subsmi	r9, sl, r1, lsl #22
    8788:	addhi	pc, r7, r0, asr #32
    878c:	pop	{r0, r1, ip, sp, pc}
    8790:			; <UNDEFINED> instruction: 0x461883f0
    8794:	ldmdavs	r2!, {r0, r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    8798:	strmi	fp, [r8], -r2, lsr #3
    879c:	stmdavc	r3, {r0, r2, r3, r4, r5, r8, r9, sl, sp}
    87a0:	svclt	0x001c2b3d
    87a4:			; <UNDEFINED> instruction: 0xf8013001
    87a8:	andle	r3, r4, r1, lsl #22
    87ac:	mvnsle	r3, r1, lsl #20
    87b0:	blne	12a2b44 <__assert_fail@plt+0x129ffb0>
    87b4:	bcs	c07d4 <__assert_fail@plt+0xbdc40>
    87b8:	rsble	sp, r8, r6, lsl #16
    87bc:	cmnle	r3, r1, lsl #20
    87c0:	blne	12a2b54 <__assert_fail@plt+0x129ffc0>
    87c4:			; <UNDEFINED> instruction: 0xe7d56032
    87c8:	mulhi	r1, r0, r8
    87cc:	teqeq	r0, #168, 2	; 0x2a	; <UNPREDICTABLE>
    87d0:	stceq	0, cr15, [r0], #-160	; 0xffffff60
    87d4:	stfeqp	f7, [r1], {172}	; 0xac
    87d8:	blcs	27534c <__assert_fail@plt+0x2727b8>
    87dc:			; <UNDEFINED> instruction: 0xf1bcbf88
    87e0:	stmdale	r9!, {r0, r2, r8, r9, sl, fp}
    87e4:	mul	r2, r0, r8
    87e8:	ldfeqd	f7, [r0], #-696	; 0xfffffd48
    87ec:	stmdbeq	r0!, {r1, r2, r3, r5, ip, sp, lr, pc}
    87f0:	stmdbeq	r1, {r0, r3, r5, r7, r8, ip, sp, lr, pc}^
    87f4:	stc2	10, cr15, [ip], {95}	; 0x5f	; <UNPREDICTABLE>
    87f8:	svceq	0x0009f1bc
    87fc:			; <UNDEFINED> instruction: 0xf1b9bf88
    8800:	ldmdale	r9, {r0, r2, r8, r9, sl, fp}
    8804:	svceq	0x0039f1b8
    8808:	tsteq	fp, lr, lsr #16
    880c:			; <UNDEFINED> instruction: 0xf1beb2db
    8810:	ldmdale	pc, {r0, r3, r4, r5, r8, r9, sl, fp}	; <UNPREDICTABLE>
    8814:	andcc	r4, r3, r3, ror #8
    8818:			; <UNDEFINED> instruction: 0xf8013a02
    881c:	strb	r3, [r5, r1, lsl #22]
    8820:	stmdacs	r0, {r5, r6, r7, r8, r9, fp, sp, lr}
    8824:	ldmdavs	r2!, {r0, r1, r3, r4, r5, ip, lr, pc}
    8828:			; <UNDEFINED> instruction: 0xf008466b
    882c:	stmdacs	r0, {r0, r4, r6, r7, r9, fp, ip, sp, lr, pc}
    8830:	bls	3cec4 <__assert_fail@plt+0x3a330>
    8834:	strb	r6, [r5, r3, ror #17]
    8838:	svceq	0x000df1b8
    883c:			; <UNDEFINED> instruction: 0xf1b8d01c
    8840:			; <UNDEFINED> instruction: 0xf1020f0a
    8844:	svclt	0x000832ff
    8848:	adcle	r3, pc, r2
    884c:			; <UNDEFINED> instruction: 0xf8013001
    8850:	str	r7, [r4, r1, lsl #22]!
    8854:	svceq	0x0046f1be
    8858:			; <UNDEFINED> instruction: 0xf1aebf94
    885c:			; <UNDEFINED> instruction: 0xf1ae0c37
    8860:	blx	17cb9c4 <__assert_fail@plt+0x17c8e30>
    8864:	ldrb	pc, [r5, ip, lsl #25]	; <UNPREDICTABLE>
    8868:	svceq	0x0046f1b8
    886c:			; <UNDEFINED> instruction: 0xf1a8d812
    8870:	tsteq	fp, r7, lsr r3
    8874:			; <UNDEFINED> instruction: 0xe7cab2db
    8878:	blcs	2a6a8c <__assert_fail@plt+0x2a3ef8>
    887c:	andcc	fp, r3, r4, lsl #30
    8880:	addsle	r3, r3, r2, lsl #20
    8884:	strb	r3, [r1, r1, lsl #20]!
    8888:	rscscc	pc, pc, #79	; 0x4f
    888c:			; <UNDEFINED> instruction: 0xf890e7de
    8890:	ldrb	r8, [r4, r1]
    8894:	cmpeq	r7, #168, 2	; 0x2a	; <UNPREDICTABLE>
    8898:			; <UNDEFINED> instruction: 0xf7f9e7b7
    889c:	blmi	2440ec <__assert_fail@plt+0x241558>
    88a0:	addscs	pc, r7, #64, 4
    88a4:	stmdami	r8, {r0, r1, r2, r8, fp, lr}
    88a8:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    88ac:			; <UNDEFINED> instruction: 0xf0054478
    88b0:	svclt	0x0000fd7f
    88b4:	andeq	r6, r2, sl, ror r5
    88b8:	andeq	r0, r0, r0, lsl #6
    88bc:	andeq	r6, r2, r6, asr #10
    88c0:	andeq	r2, r1, r8, lsr r1
    88c4:	andeq	r1, r1, r6, ror #31
    88c8:	andeq	r2, r1, r0
    88cc:			; <UNDEFINED> instruction: 0x460eb570
    88d0:	strcs	r4, [r0], #-1541	; 0xfffff9fb
    88d4:	biccc	pc, r8, r1, asr #4
    88d8:	andcs	r6, r1, r4
    88dc:	svc	0x00d2f7f9
    88e0:	strmi	fp, [r3], -r0, lsr #2
    88e4:	andsvs	r4, lr, r0, lsr #12
    88e8:	ldcllt	0, cr6, [r0, #-172]!	; 0xffffff54
    88ec:	svc	0x0070f7f9
    88f0:	lfmlt	f3, 3, [r0, #-512]!	; 0xfffffe00
    88f4:	ldrlt	fp, [r0, #-360]	; 0xfffffe98
    88f8:	blvs	ff01a110 <__assert_fail@plt+0xff01757c>
    88fc:			; <UNDEFINED> instruction: 0xf008b120
    8900:	blvs	ff847c44 <__assert_fail@plt+0xff8450b0>
    8904:	ldc	7, cr15, [r6, #996]!	; 0x3e4
    8908:	pop	{r5, r9, sl, lr}
    890c:			; <UNDEFINED> instruction: 0xf7f94010
    8910:	ldrbmi	fp, [r0, -pc, lsr #27]!
    8914:	mlascc	r0, r0, r8, pc	; <UNPREDICTABLE>
    8918:			; <UNDEFINED> instruction: 0xf023b921
    891c:			; <UNDEFINED> instruction: 0xf8800330
    8920:			; <UNDEFINED> instruction: 0x47703030
    8924:	tsteq	r0, #67	; 0x43	; <UNPREDICTABLE>
    8928:			; <UNDEFINED> instruction: 0xf880290a
    892c:	svclt	0x00c23030
    8930:			; <UNDEFINED> instruction: 0xf043b2db
    8934:			; <UNDEFINED> instruction: 0xf8800320
    8938:			; <UNDEFINED> instruction: 0x47703030
    893c:	ldrbmi	r6, [r0, -r1, asr #32]!
    8940:	ldrbmi	r6, [r0, -r1, lsl #1]!
    8944:	ldrbmi	r6, [r0, -r1, asr #1]!
    8948:	ldrbmi	r6, [r0, -r1, lsl #2]!
    894c:	ldrbmi	r6, [r0, -r1, asr #2]!
    8950:	ldrbmi	r6, [r0, -r1, lsl #3]!
    8954:	ldrbmi	r6, [r0, -r0, asr #19]!
    8958:	blmi	fef5b450 <__assert_fail@plt+0xfef588bc>
    895c:	push	{r1, r3, r4, r5, r6, sl, lr}
    8960:			; <UNDEFINED> instruction: 0x46044ff0
    8964:			; <UNDEFINED> instruction: 0xb08548bb
    8968:	pkhtbmi	r5, r8, r3, asr #17
    896c:			; <UNDEFINED> instruction: 0x46214478
    8970:	movwls	r6, #14363	; 0x381b
    8974:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    8978:	ldc2l	7, cr15, [lr, #-1016]	; 0xfffffc08
    897c:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
    8980:	cmphi	r3, r0	; <UNPREDICTABLE>
    8984:	sbcsge	pc, r0, #14614528	; 0xdf0000
    8988:	strbeq	pc, [r0, #-260]	; 0xfffffefc	; <UNPREDICTABLE>
    898c:	sbclt	pc, ip, #14614528	; 0xdf0000
    8990:			; <UNDEFINED> instruction: 0xf8df2600
    8994:	ldrbtmi	r9, [sl], #716	; 0x2cc
    8998:	ldrbtmi	r4, [r9], #1275	; 0x4fb
    899c:	vmax.s8	q10, <illegal reg q0.5>, q1
    89a0:	strtmi	r3, [r8], -r8, lsl #3
    89a4:	svc	0x0020f7f9
    89a8:	stmdacs	r0, {r0, r1, r9, sl, lr}
    89ac:	strcc	sp, [r1], -r0, rrx
    89b0:			; <UNDEFINED> instruction: 0xf0002e01
    89b4:	strtmi	r8, [r8], -sl, lsl #1
    89b8:	mcr	7, 7, pc, cr10, cr9, {7}	; <UNPREDICTABLE>
    89bc:	teqlt	r8, r2
    89c0:	stcpl	14, cr1, [fp], #264	; 0x108
    89c4:	svclt	0x00022b0a
    89c8:	movwcs	r9, #514	; 0x202
    89cc:	andle	r5, r5, fp, lsr #9
    89d0:	ldrtmi	r4, [r1], -r4, lsr #17
    89d4:			; <UNDEFINED> instruction: 0xf0054478
    89d8:	bls	c7754 <__assert_fail@plt+0xc4bc0>
    89dc:	mrcne	1, 2, fp, cr3, cr10, {1}
    89e0:	stmdbcs	sp, {r0, r3, r5, r6, r7, sl, fp, ip, lr}
    89e4:	movwls	fp, #12033	; 0x2f01
    89e8:	tstcs	r0, sl, lsl r6
    89ec:	movwcs	r5, #1257	; 0x4e9
    89f0:	ldrtmi	r4, [r8], -r9, lsr #12
    89f4:			; <UNDEFINED> instruction: 0xf7ff6223
    89f8:	stmdacs	r0, {r0, r3, r5, r7, fp, ip, sp, lr, pc}
    89fc:	tsthi	r7, r0, asr #32	; <UNPREDICTABLE>
    8a00:	blcs	23294 <__assert_fail@plt+0x20700>
    8a04:			; <UNDEFINED> instruction: 0xf894d174
    8a08:			; <UNDEFINED> instruction: 0x07183038
    8a0c:			; <UNDEFINED> instruction: 0xf894d50a
    8a10:			; <UNDEFINED> instruction: 0x06993030
    8a14:	addshi	pc, sp, r0, lsl #2
    8a18:	mlascc	r8, r4, r8, pc	; <UNPREDICTABLE>
    8a1c:	biceq	pc, r3, #-1140850687	; 0xbc000001
    8a20:	eorscc	pc, r8, r4, lsl #17
    8a24:	movtlt	r6, #47971	; 0xbb63
    8a28:	cmnvs	r3, #1024	; 0x400
    8a2c:	blcs	a35c0 <__assert_fail@plt+0xa0a2c>
    8a30:	blcs	13cb18 <__assert_fail@plt+0x139f84>
    8a34:	blcs	17cb88 <__assert_fail@plt+0x179ff4>
    8a38:	addhi	pc, r2, r0
    8a3c:			; <UNDEFINED> instruction: 0xf0002b07
    8a40:	blcs	268ca4 <__assert_fail@plt+0x266110>
    8a44:	adcshi	pc, sp, r0
    8a48:			; <UNDEFINED> instruction: 0xf0402b0a
    8a4c:	stmdbvs	r3!, {r0, r2, r6, r7, pc}^
    8a50:	rscvs	r2, r1, #0, 2
    8a54:	adcle	r2, r1, r0, lsl #22
    8a58:	stmdavs	r0!, {r0, r1, r5, r7, r8, fp, sp, lr}
    8a5c:			; <UNDEFINED> instruction: 0x46424798
    8a60:	orrcc	pc, r8, r1, asr #4
    8a64:			; <UNDEFINED> instruction: 0xf7f94628
    8a68:	strmi	lr, [r3], -r0, asr #29
    8a6c:	orrsle	r2, lr, r0, lsl #16
    8a70:			; <UNDEFINED> instruction: 0x461f4638
    8a74:	stc2	7, cr15, [r4, #-1016]!	; 0xfffffc08
    8a78:	eors	r4, r9, fp, lsr r6
    8a7c:	mlascc	r8, r4, r8, pc	; <UNPREDICTABLE>
    8a80:	strble	r0, [r7, #-1946]	; 0xfffff866
    8a84:			; <UNDEFINED> instruction: 0xf894075b
    8a88:	strble	r2, [r8, #-48]!	; 0xffffffd0
    8a8c:			; <UNDEFINED> instruction: 0xf10006d0
    8a90:			; <UNDEFINED> instruction: 0xf89480ad
    8a94:	vqadd.u32	d19, d15, d24
    8a98:			; <UNDEFINED> instruction: 0xf8840382
    8a9c:	bvs	ff8d4b84 <__assert_fail@plt+0xff8d1ff0>
    8aa0:	bicle	r2, r6, r2, lsl #22
    8aa4:			; <UNDEFINED> instruction: 0xf0014628
    8aa8:			; <UNDEFINED> instruction: 0xf894fbd1
    8aac:	blcs	14bb4 <__assert_fail@plt+0x12020>
    8ab0:	svcge	0x0074f43f
    8ab4:	strtmi	r4, [r8], -ip, ror #18
    8ab8:			; <UNDEFINED> instruction: 0xf7f94479
    8abc:	stmdacs	r0, {r2, r4, r5, sl, fp, sp, lr, pc}
    8ac0:	addshi	pc, sp, r0, asr #32
    8ac4:	rscvs	r2, r3, #201326592	; 0xc000000
    8ac8:	stmdbmi	r8!, {r3, r5, r6, r8, r9, sl, sp, lr, pc}^
    8acc:	strtmi	r2, [r8], -r5, lsl #4
    8ad0:			; <UNDEFINED> instruction: 0xf7fa4479
    8ad4:	stmdacs	r0, {r5, fp, sp, lr, pc}
    8ad8:	svcge	0x006df47f
    8adc:	stmdbvs	r3!, {r1, r2, r3, r4, r6, r8, r9, sl, sp, lr, pc}
    8ae0:			; <UNDEFINED> instruction: 0xf43f2b00
    8ae4:	stmdavs	r0!, {r0, r1, r3, r4, r6, r8, r9, sl, fp, sp, pc}
    8ae8:	ldrmi	r4, [r8, r9, lsr #12]
    8aec:	mvnlt	r4, r3, lsl #12
    8af0:	movwls	r4, #5688	; 0x1638
    8af4:	stc2l	7, cr15, [lr], {254}	; 0xfe
    8af8:	bmi	155b074 <__assert_fail@plt+0x15584e0>
    8afc:	blls	59ce8 <__assert_fail@plt+0x57154>
    8b00:	ldmdavs	r1, {r1, r3, r7, fp, ip, lr}
    8b04:	subsmi	r9, r1, r3, lsl #20
    8b08:	addshi	pc, sp, r0, asr #32
    8b0c:	andlt	r4, r5, r8, lsl r6
    8b10:	svchi	0x00f0e8bd
    8b14:	strle	r0, [r9, #2010]	; 0x7da
    8b18:	mlascc	r0, r4, r8, pc	; <UNPREDICTABLE>
    8b1c:	strle	r0, [r5, #1755]	; 0x6db
    8b20:			; <UNDEFINED> instruction: 0x46294854
    8b24:			; <UNDEFINED> instruction: 0xf0054478
    8b28:	ldrb	pc, [pc, -sp, asr #22]!	; <UNPREDICTABLE>
    8b2c:	stmdbvs	r3!, {r1, r4, r6, r8, fp, lr}
    8b30:	ldrbtmi	r6, [r9], #-2080	; 0xfffff7e0
    8b34:			; <UNDEFINED> instruction: 0x46034798
    8b38:			; <UNDEFINED> instruction: 0xf43f2800
    8b3c:	ldrb	sl, [r7, pc, lsr #30]
    8b40:	tstcs	r0, r3, lsr #18
    8b44:	blcs	216d0 <__assert_fail@plt+0x1eb3c>
    8b48:	svcge	0x0028f43f
    8b4c:	ldrmi	r6, [r8, r0, lsr #16]
    8b50:	stmdami	sl, {r2, r5, r8, r9, sl, sp, lr, pc}^
    8b54:	ldrbtmi	r4, [r8], #-1577	; 0xfffff9d7
    8b58:	blx	d44b76 <__assert_fail@plt+0xd41fe2>
    8b5c:			; <UNDEFINED> instruction: 0x0691e75c
    8b60:	svcge	0x0064f57f
    8b64:	strtmi	r4, [r9], -r6, asr #16
    8b68:			; <UNDEFINED> instruction: 0xf0054478
    8b6c:	ldrb	pc, [sp, -fp, lsr #22]	; <UNPREDICTABLE>
    8b70:	mlascc	r0, r4, r8, pc	; <UNPREDICTABLE>
    8b74:	strle	r0, [r7, #-1688]	; 0xfffff968
    8b78:	ldrtle	r0, [sp], #-2009	; 0xfffff827
    8b7c:	ldrbtmi	r4, [r9], #-2369	; 0xfffff6bf
    8b80:	strbmi	r4, [r8], -sl, lsr #12
    8b84:	blx	7c4ba2 <__assert_fail@plt+0x7c200e>
    8b88:	cmplt	r3, r3, ror #18
    8b8c:	mlascs	r0, r4, r8, pc	; <UNPREDICTABLE>
    8b90:	ldrbeq	r6, [r2, r0, lsr #16]
    8b94:	ldrbmi	sp, [r9], -r3, lsl #10
    8b98:	stmdbvs	r3!, {r3, r4, r7, r8, r9, sl, lr}^
    8b9c:	strtmi	r6, [r9], -r0, lsr #16
    8ba0:			; <UNDEFINED> instruction: 0xf8944798
    8ba4:	bge	94c6c <__assert_fail@plt+0x920d8>
    8ba8:	strtmi	r4, [r0], -r9, lsr #12
    8bac:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
    8bb0:	eorscc	pc, r0, r4, lsl #17
    8bb4:	stc2l	7, cr15, [r2, #1020]	; 0x3fc
    8bb8:	stmdacs	r0, {r0, r1, r9, sl, lr}
    8bbc:	mcrge	4, 7, pc, cr14, cr15, {1}	; <UNPREDICTABLE>
    8bc0:	stmdbvs	r3!, {r1, r2, r4, r7, r8, r9, sl, sp, lr, pc}^
    8bc4:			; <UNDEFINED> instruction: 0xf43f2b00
    8bc8:	stmibvs	r3!, {r0, r3, r5, r6, r7, r9, sl, fp, sp, pc}
    8bcc:	stmdavs	r0!, {r0, r3, r5, r9, sl, lr}
    8bd0:	stmibvs	r3!, {r3, r4, r7, r8, r9, sl, lr}
    8bd4:	sbfx	r4, r1, #12, #26
    8bd8:	strtmi	sl, [r9], -r2, lsl #20
    8bdc:			; <UNDEFINED> instruction: 0xf7ff4620
    8be0:	strmi	pc, [r3], -sp, lsr #27
    8be4:			; <UNDEFINED> instruction: 0xf43f2800
    8be8:			; <UNDEFINED> instruction: 0xe781aed9
    8bec:	strtmi	r4, [r9], -r6, lsr #16
    8bf0:			; <UNDEFINED> instruction: 0xf0054478
    8bf4:	strb	pc, [ip, -r7, ror #21]	; <UNPREDICTABLE>
    8bf8:	ldrbtmi	r4, [r9], #-2340	; 0xfffff6dc
    8bfc:	stmdami	r4!, {r6, r7, r8, r9, sl, sp, lr, pc}
    8c00:	ldrbtmi	r4, [r8], #-1577	; 0xfffff9d7
    8c04:	blx	11c4c20 <__assert_fail@plt+0x11c208c>
    8c08:	rscvs	r2, r3, #738197504	; 0x2c000000
    8c0c:			; <UNDEFINED> instruction: 0xf7f9e6c6
    8c10:	addlt	lr, r3, #224, 26	; 0x3800
    8c14:	ldrmi	r9, [r8], -r1, lsl #6
    8c18:	mrc	7, 7, APSR_nzcv, cr14, cr9, {7}
    8c1c:	ldmdami	sp, {r0, r9, sl, lr}
    8c20:			; <UNDEFINED> instruction: 0xf0054478
    8c24:	blls	87508 <__assert_fail@plt+0x84974>
    8c28:			; <UNDEFINED> instruction: 0xf7f9e762
    8c2c:	addlt	lr, r3, #13440	; 0x3480
    8c30:	ldrmi	r9, [r8], -r1, lsl #6
    8c34:	mrc	7, 7, APSR_nzcv, cr0, cr9, {7}
    8c38:	ldmdami	r7, {r0, r9, sl, lr}
    8c3c:			; <UNDEFINED> instruction: 0xf0054478
    8c40:	blls	874ec <__assert_fail@plt+0x84958>
    8c44:			; <UNDEFINED> instruction: 0xf7f9e754
    8c48:	svclt	0x0000ec3c
    8c4c:	andeq	r6, r2, r8, ror #6
    8c50:	andeq	r0, r0, r0, lsl #6
    8c54:			; <UNDEFINED> instruction: 0xfffff645
    8c58:	andeq	r2, r1, sl, lsl r1
    8c5c:	andeq	r2, r1, r8, lsl r1
    8c60:	andeq	r2, r1, r2, lsr r0
    8c64:	andeq	r1, r1, r4, lsl pc
    8c68:	andeq	r1, r1, r4, asr #29
    8c6c:	andeq	r1, r1, r0, lsl lr
    8c70:	andeq	r6, r2, r8, asr #3
    8c74:	andeq	r1, r1, r8, asr #28
    8c78:	andeq	r1, r1, lr, ror pc
    8c7c:	andeq	r1, r1, lr, ror #27
    8c80:	strdeq	r1, [r1], -r8
    8c84:	andeq	r1, r1, sl, ror r1
    8c88:	andeq	r1, r1, r4, ror #26
    8c8c:	andeq	r1, r1, r2, asr #25
    8c90:	andeq	r1, r1, r6, lsl #27
    8c94:	andeq	r1, r1, ip, lsl #26
    8c98:	andeq	r1, r1, r8, lsl #25
    8c9c:	stmdavs	r4, {r4, r5, r6, r8, sl, ip, sp, pc}^
    8ca0:	addmi	fp, ip, #116, 2
    8ca4:	strmi	r4, [sp], -r6, lsl #12
    8ca8:	strtmi	sp, [r9], -r8
    8cac:			; <UNDEFINED> instruction: 0xf7ff4620
    8cb0:	stmdblt	r0!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    8cb4:	tstlt	r4, r4, lsr #16
    8cb8:	mvnsle	r4, r5, lsr #5
    8cbc:	ldcllt	6, cr4, [r0, #-192]!	; 0xffffff40
    8cc0:	ldcllt	6, cr4, [r0, #-128]!	; 0xffffff80
    8cc4:	stmdavs	r4, {r4, r5, r6, r8, sl, ip, sp, pc}^
    8cc8:			; <UNDEFINED> instruction: 0x4606b17c
    8ccc:	stmibvs	r3!, {r0, r2, r3, r9, sl, lr}^
    8cd0:	strtmi	r4, [r9], -r0, lsr #12
    8cd4:	andle	r4, r6, fp, lsr #5
    8cd8:			; <UNDEFINED> instruction: 0xfff4f7ff
    8cdc:	stmdavs	r4!, {r4, r8, fp, ip, sp, pc}
    8ce0:	mvnsle	r2, r0, lsl #24
    8ce4:			; <UNDEFINED> instruction: 0x4630bd70
    8ce8:			; <UNDEFINED> instruction: 0x4620bd70
    8cec:	svclt	0x0000bd70
    8cf0:	ldrblt	fp, [r0, #-472]!	; 0xfffffe28
    8cf4:	ldrtmi	r4, [r5], -r6, lsl #12
    8cf8:	stmiavs	ip!, {r1, r2, r4, r5, fp, sp, lr}^
    8cfc:			; <UNDEFINED> instruction: 0x4620b134
    8d00:			; <UNDEFINED> instruction: 0xf7f96824
    8d04:	strhtvs	lr, [ip], #184	; 0xb8
    8d08:	mvnsle	r2, r0, lsl #24
    8d0c:			; <UNDEFINED> instruction: 0xf7ff6868
    8d10:	stmiavs	r8!, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    8d14:	bl	febc6d00 <__assert_fail@plt+0xfebc416c>
    8d18:			; <UNDEFINED> instruction: 0xf7f969a8
    8d1c:	strtmi	lr, [r8], -ip, lsr #23
    8d20:	bl	fea46d0c <__assert_fail@plt+0xfea44178>
    8d24:	mvnle	r2, r0, lsl #28
    8d28:			; <UNDEFINED> instruction: 0x4770bd70
    8d2c:	svcmi	0x00f0e92d
    8d30:	andls	fp, r3, r5, lsl #1
    8d34:	suble	r2, r0, r0, lsl #16
    8d38:	ldrdlt	pc, [r4], pc	; <UNPREDICTABLE>
    8d3c:			; <UNDEFINED> instruction: 0xf8df004e
    8d40:	strmi	sl, [r9], r4, lsl #1
    8d44:	ldrdhi	pc, [r0], pc	; <UNPREDICTABLE>
    8d48:	ldrbtmi	r4, [sl], #1275	; 0x4fb
    8d4c:	cfstrsls	mvf4, [r3], {248}	; 0xf8
    8d50:			; <UNDEFINED> instruction: 0x4631465a
    8d54:	stmibvs	r3!, {r4, r6, r9, sl, lr}^
    8d58:	blx	d44d74 <__assert_fail@plt+0xd421e0>
    8d5c:	cmnlt	ip, r4, ror #17
    8d60:	ldrbtmi	r4, [sp], #-3354	; 0xfffff2e6
    8d64:			; <UNDEFINED> instruction: 0xf1046867
    8d68:	strbmi	r0, [r2], -r8, lsl #6
    8d6c:			; <UNDEFINED> instruction: 0x46284631
    8d70:			; <UNDEFINED> instruction: 0xf0059700
    8d74:	stmdavs	r4!, {r0, r1, r2, r5, r9, fp, ip, sp, lr, pc}
    8d78:	mvnsle	r2, r0, lsl #24
    8d7c:	ldmibvs	r3, {r0, r1, r9, fp, ip, pc}
    8d80:	ldmdbvs	r3, {r0, r1, r3, r4, r5, r8, ip, sp, pc}^
    8d84:	bmi	49a650 <__assert_fail@plt+0x497abc>
    8d88:	ldrbtmi	r4, [sl], #-2066	; 0xfffff7ee
    8d8c:			; <UNDEFINED> instruction: 0xf0054478
    8d90:			; <UNDEFINED> instruction: 0x9c03fa19
    8d94:	cmplt	fp, r3, ror #16
    8d98:	ldrtmi	r4, [r1], -pc, lsl #20
    8d9c:	ldrbtmi	r4, [sl], #-2063	; 0xfffff7f1
    8da0:			; <UNDEFINED> instruction: 0xf0054478
    8da4:	stmdavs	r0!, {r0, r1, r2, r3, r9, fp, ip, sp, lr, pc}^
    8da8:	tsteq	r1, r9, lsl #2	; <UNPREDICTABLE>
    8dac:			; <UNDEFINED> instruction: 0xffbef7ff
    8db0:	ldmdavs	fp, {r0, r1, r8, r9, fp, ip, pc}
    8db4:	blcs	2d9c8 <__assert_fail@plt+0x2ae34>
    8db8:	andlt	sp, r5, r9, asr #3
    8dbc:	svchi	0x00f0e8bd
    8dc0:			; <UNDEFINED> instruction: 0x00010fb0
    8dc4:	andeq	r1, r1, sl, lsr #25
    8dc8:	andeq	r0, r1, ip, lsr #31
    8dcc:	andeq	r1, r1, r2, lsr #25
    8dd0:	andeq	r0, r1, lr, ror #30
    8dd4:	andeq	r1, r1, r4, lsl #25
    8dd8:	andeq	r0, r1, sl, asr pc
    8ddc:	andeq	r1, r1, r8, lsl #25
    8de0:	mvnsmi	lr, #737280	; 0xb4000
    8de4:	strmi	r4, [r9], r5, lsl #12
    8de8:	subsle	r2, r3, r0, lsl #20
    8dec:	ldrmi	r4, [r7], -r8, lsl #12
    8df0:	stcl	7, cr15, [lr], {249}	; 0xf9
    8df4:			; <UNDEFINED> instruction: 0xf1064606
    8df8:			; <UNDEFINED> instruction: 0xf7f9000c
    8dfc:			; <UNDEFINED> instruction: 0x4604ea5c
    8e00:	rsble	r2, r0, r0, lsl #16
    8e04:	ldrtmi	r4, [r2], -r0, lsl #13
    8e08:	strbmi	r4, [r9], -r6, lsr #8
    8e0c:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    8e10:	blls	246f38 <__assert_fail@plt+0x2443a4>
    8e14:			; <UNDEFINED> instruction: 0xf7f94640
    8e18:			; <UNDEFINED> instruction: 0x4640eb12
    8e1c:	andls	pc, r8, r6, lsl #17
    8e20:	blx	1e46e20 <__assert_fail@plt+0x1e4428c>
    8e24:	eorsle	r2, lr, r0, lsl #16
    8e28:			; <UNDEFINED> instruction: 0xf7fe4640
    8e2c:			; <UNDEFINED> instruction: 0x4638fa97
    8e30:	mrc	7, 4, APSR_nzcv, cr2, cr9, {7}
    8e34:	rsbvs	r4, r0, r6, lsl #12
    8e38:	suble	r2, r8, r0, lsl #16
    8e3c:	stc	7, cr15, [r8], #996	; 0x3e4
    8e40:	ldmne	r2!, {r1, r6, r9, sl, fp, ip}
    8e44:			; <UNDEFINED> instruction: 0x2713d21e
    8e48:	streq	pc, [r0, r0, asr #5]
    8e4c:	bcc	5a694 <__assert_fail@plt+0x57b00>
    8e50:	blcc	266e64 <__assert_fail@plt+0x2642d0>
    8e54:	blx	9f59c8 <__assert_fail@plt+0x9f2e34>
    8e58:	blcs	60526c <__assert_fail@plt+0x6026d8>
    8e5c:	movweq	lr, #6767	; 0x1a6f
    8e60:	tsteq	r1, r3	; <UNPREDICTABLE>
    8e64:	addmi	sp, r6, #147456	; 0x24000
    8e68:	tstlt	sp, #12, 16	; 0xc0000
    8e6c:	strcs	r6, [r0], -fp, lsr #18
    8e70:			; <UNDEFINED> instruction: 0x612c601c
    8e74:	pop	{r4, r5, r9, sl, lr}
    8e78:			; <UNDEFINED> instruction: 0x07db83f8
    8e7c:	addsmi	sp, r6, #-218103808	; 0xf3000000
    8e80:	stmible	r3!, {r0, r4, r6, ip, sp, lr}^
    8e84:			; <UNDEFINED> instruction: 0x26374630
    8e88:	b	ffd46e74 <__assert_fail@plt+0xffd442e0>
    8e8c:			; <UNDEFINED> instruction: 0xf7f94620
    8e90:			; <UNDEFINED> instruction: 0xe7efeaf2
    8e94:			; <UNDEFINED> instruction: 0x4648213d
    8e98:	stc	7, cr15, [ip], {249}	; 0xf9
    8e9c:	bl	fe8354c4 <__assert_fail@plt+0xfe832930>
    8ea0:	mcrrne	6, 0, r0, r7, cr9
    8ea4:	strtmi	lr, [r0], -r7, lsr #15
    8ea8:			; <UNDEFINED> instruction: 0xf7f92658
    8eac:	ldrtmi	lr, [r0], -r4, ror #21
    8eb0:	mvnshi	lr, #12386304	; 0xbd0000
    8eb4:	strtmi	r4, [lr], -r0, lsr #12
    8eb8:	b	ff746ea4 <__assert_fail@plt+0xff744310>
    8ebc:	pop	{r4, r5, r9, sl, lr}
    8ec0:			; <UNDEFINED> instruction: 0x262d83f8
    8ec4:			; <UNDEFINED> instruction: 0xf7f9e7d6
    8ec8:	addlt	lr, r6, #132, 24	; 0x8400
    8ecc:			; <UNDEFINED> instruction: 0xf7f9e7d2
    8ed0:	strmi	lr, [r6], -r0, lsl #25
    8ed4:	adcslt	r4, r6, #32, 12	; 0x2000000
    8ed8:	b	ff346ec4 <__assert_fail@plt+0xff344330>
    8edc:	svclt	0x0000e7ca
    8ee0:	ldrblt	r6, [r0, #-2051]!	; 0xfffff7fd
    8ee4:	strmi	r4, [lr], -r5, lsl #12
    8ee8:	cmplt	r3, r4, lsl r6
    8eec:			; <UNDEFINED> instruction: 0xb1b16809
    8ef0:			; <UNDEFINED> instruction: 0xb1244623
    8ef4:			; <UNDEFINED> instruction: 0xf7ff6828
    8ef8:	movwcs	pc, #3793	; 0xed1	; <UNPREDICTABLE>
    8efc:	ldrmi	r6, [r8], -r0, lsr #32
    8f00:			; <UNDEFINED> instruction: 0x2120bd70
    8f04:			; <UNDEFINED> instruction: 0xf7f92001
    8f08:			; <UNDEFINED> instruction: 0x4601ecbe
    8f0c:	bicslt	r6, r0, r8, lsr #32
    8f10:	ldmdblt	r3!, {r0, r1, r4, r5, fp, sp, lr}^
    8f14:	movweq	pc, #49408	; 0xc100	; <UNPREDICTABLE>
    8f18:	tstvs	r3, r0, lsr r0
    8f1c:	blmi	382ec4 <__assert_fail@plt+0x380330>
    8f20:	addvc	pc, r2, #1325400064	; 0x4f000000
    8f24:	stmdami	sp, {r2, r3, r8, fp, lr}
    8f28:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    8f2c:			; <UNDEFINED> instruction: 0xf0054478
    8f30:	blmi	307834 <__assert_fail@plt+0x304ca0>
    8f34:	addvc	pc, r0, #1325400064	; 0x4f000000
    8f38:	stmdami	fp, {r1, r3, r8, fp, lr}
    8f3c:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    8f40:			; <UNDEFINED> instruction: 0xf0054478
    8f44:	tstlt	r4, r5, lsr sl	; <UNPREDICTABLE>
    8f48:			; <UNDEFINED> instruction: 0xf7f96020
    8f4c:	addlt	lr, r3, #16896	; 0x4200
    8f50:	svclt	0x0000e7d5
    8f54:	andeq	r1, r1, r4, ror #23
    8f58:	andeq	r1, r1, lr, lsl #22
    8f5c:	andeq	r1, r1, ip, lsr fp
    8f60:	ldrdeq	r1, [r1], -r0
    8f64:	strdeq	r1, [r1], -sl
    8f68:	andeq	r1, r1, r4, lsl fp
    8f6c:	strdlt	fp, [r3], r0
    8f70:			; <UNDEFINED> instruction: 0x460f4d1b
    8f74:			; <UNDEFINED> instruction: 0xf1004b1b
    8f78:	ldrbtmi	r0, [sp], #-268	; 0xfffffef4
    8f7c:	ldrmi	r4, [r6], -r4, lsl #12
    8f80:	stmiapl	fp!, {r3, ip, sp}^
    8f84:	ldmdavs	fp, {r1, r3, r5, r6, r9, sl, lr}
    8f88:			; <UNDEFINED> instruction: 0xf04f9301
    8f8c:			; <UNDEFINED> instruction: 0xf7ff0300
    8f90:	strmi	pc, [r5], -r7, lsr #31
    8f94:	stmiavs	r4!, {r3, r4, r8, fp, ip, sp, pc}^
    8f98:	cmplt	fp, r3, lsr #19
    8f9c:	bmi	4924bc <__assert_fail@plt+0x48f928>
    8fa0:	ldrbtmi	r4, [sl], #-2832	; 0xfffff4f0
    8fa4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    8fa8:	subsmi	r9, sl, r1, lsl #22
    8fac:			; <UNDEFINED> instruction: 0x4628d112
    8fb0:	ldcllt	0, cr11, [r0, #12]!
    8fb4:	ldrtmi	r2, [r0], -r1, lsl #28
    8fb8:	andcs	fp, r1, r8, lsr pc
    8fbc:	ldmdb	sl!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    8fc0:	smlaltblt	r6, r8, r0, r1
    8fc4:	svccs	0x00006166
    8fc8:	ldrtmi	sp, [r2], -r9, ror #1
    8fcc:			; <UNDEFINED> instruction: 0xf7f94639
    8fd0:			; <UNDEFINED> instruction: 0xe7e4ea36
    8fd4:	b	1d46fc0 <__assert_fail@plt+0x1d4442c>
    8fd8:	bl	ffec6fc4 <__assert_fail@plt+0xffec4430>
    8fdc:	ldrb	fp, [lr, r5, lsl #5]
    8fe0:	andeq	r5, r2, sl, asr #26
    8fe4:	andeq	r0, r0, r0, lsl #6
    8fe8:	andeq	r5, r2, r2, lsr #26
    8fec:	mvnsmi	lr, sp, lsr #18
    8ff0:	ldrdhi	pc, [r0], -r0
    8ff4:	svceq	0x0000f1b8
    8ff8:			; <UNDEFINED> instruction: 0xf8d8d041
    8ffc:	strmi	r5, [r6], -ip
    9000:	svcmi	0x0023b1e5
    9004:	ldrbtmi	r4, [pc], #-1580	; 900c <__assert_fail@plt+0x6478>
    9008:	stmdavs	r4!, {r0, sp, lr, pc}
    900c:			; <UNDEFINED> instruction: 0xf104b1b4
    9010:	ldrtmi	r0, [r9], -r8
    9014:	stmib	r6, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    9018:	mvnsle	r2, r0, lsl #16
    901c:	ldrbtmi	r4, [ip], #-3101	; 0xfffff3e3
    9020:	stmdavs	sp!, {r0, sp, lr, pc}
    9024:			; <UNDEFINED> instruction: 0xf105b1c5
    9028:	strtmi	r0, [r1], -r8
    902c:	ldmdb	sl!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    9030:	mvnsle	r2, r0, lsl #16
    9034:	strtmi	r4, [r0], -r4, lsl #12
    9038:	ldrhhi	lr, [r0, #141]!	; 0x8d
    903c:			; <UNDEFINED> instruction: 0x46404a16
    9040:	ldrbtmi	r4, [sl], #-2326	; 0xfffff6ea
    9044:			; <UNDEFINED> instruction: 0xf7ff4479
    9048:	strmi	pc, [r4], -fp, asr #29
    904c:	mvnsle	r2, r0, lsl #16
    9050:	ldmvs	sp, {r0, r1, r4, r5, fp, sp, lr}^
    9054:	mvnle	r2, r0, lsl #26
    9058:			; <UNDEFINED> instruction: 0xff84f006
    905c:	ldc2	0, cr15, [r0], #-28	; 0xffffffe4
    9060:	orrlt	r4, r0, r5, lsl #12
    9064:	strtmi	r4, [sl], -lr, lsl #18
    9068:	ldrbtmi	r6, [r9], #-2096	; 0xfffff7d0
    906c:	mrc2	7, 5, pc, cr8, cr15, {7}
    9070:	strtmi	r4, [r8], -r4, lsl #12
    9074:	ldmib	lr!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    9078:	pop	{r5, r9, sl, lr}
    907c:	ldrtcs	r8, [sl], #-496	; 0xfffffe10
    9080:	pop	{r5, r9, sl, lr}
    9084:			; <UNDEFINED> instruction: 0xf7f981f0
    9088:	addlt	lr, r4, #164, 22	; 0x29000
    908c:	svclt	0x0000e7f1
    9090:	andeq	r1, r1, r2, ror #8
    9094:	andeq	r1, r1, lr, asr sl
    9098:	andeq	r1, r1, r2, asr #20
    909c:	andeq	r1, r1, r4, lsr #8
    90a0:	andeq	r1, r1, r2, lsl sl
    90a4:	mvnsmi	lr, sp, lsr #18
    90a8:			; <UNDEFINED> instruction: 0x460a4616
    90ac:	strmi	r4, [r5], -r2, lsr #18
    90b0:	ldrbtmi	r6, [r9], #-2048	; 0xfffff800
    90b4:			; <UNDEFINED> instruction: 0xf7f9461f
    90b8:	ldmdavc	r0!, {r2, r4, r5, r6, r7, sl, fp, sp, lr, pc}
    90bc:	eorsle	r2, r6, r0, lsl #16
    90c0:	ldrsbthi	pc, [r8], #-143	; 0xffffff71	; <UNPREDICTABLE>
    90c4:	ldrbtmi	r4, [r8], #1588	; 0x634
    90c8:			; <UNDEFINED> instruction: 0xf7f9e004
    90cc:			; <UNDEFINED> instruction: 0xf814eaa8
    90d0:	cmplt	r8, r1, lsl #30
    90d4:	stmdavs	r9!, {r1, r3, fp, sp}
    90d8:			; <UNDEFINED> instruction: 0x4640d1f7
    90dc:	stc	7, cr15, [sl], #-996	; 0xfffffc1c
    90e0:	svceq	0x0001f814
    90e4:	mvnsle	r2, r0, lsl #16
    90e8:	cmnlt	r7, r9, lsr #16
    90ec:	stmdble	r3, {r2, r4, r5, r7, r9, lr}
    90f0:	stccc	8, cr15, [r1], {20}
    90f4:	tstle	r5, fp, lsr fp
    90f8:	ldmdbmi	r1, {r3, r9, sl, lr}
    90fc:	ldrbtmi	r4, [r9], #-1594	; 0xfffff9c6
    9100:	stcl	7, cr15, [lr], {249}	; 0xf9
    9104:	stmdami	pc, {r0, r3, r5, fp, sp, lr}	; <UNPREDICTABLE>
    9108:			; <UNDEFINED> instruction: 0xf7f94478
    910c:	stmdavs	r8!, {r2, r4, sl, fp, sp, lr, pc}
    9110:	stmib	lr!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    9114:	pop	{r3, r8, fp, ip, sp, pc}
    9118:			; <UNDEFINED> instruction: 0xf7f981f0
    911c:	addlt	lr, r0, #92160	; 0x16800
    9120:	ldrhhi	lr, [r0, #141]!	; 0x8d
    9124:			; <UNDEFINED> instruction: 0xf7f9203b
    9128:	stmdavs	r9!, {r1, r3, r4, r5, r6, r9, fp, sp, lr, pc}
    912c:	stmdavs	r9!, {r2, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    9130:	mvnle	r2, r0, lsl #30
    9134:	svclt	0x0000e7e7
    9138:	ldrdeq	r1, [r1], -r6
    913c:	andeq	r1, r1, sl, asr #19
    9140:	muleq	r1, r6, r9
    9144:	andeq	r1, r1, r8, lsr #19
    9148:			; <UNDEFINED> instruction: 0x4604b510
    914c:	ldmdblt	sl, {fp, sp, lr}^
    9150:	ldrbtmi	r4, [fp], #-2825	; 0xfffff4f7
    9154:	stmdbmi	r9, {r1, r3, r9, sl, lr}
    9158:			; <UNDEFINED> instruction: 0xf7f94479
    915c:	stmdavs	r0!, {r1, r5, r7, sl, fp, sp, lr, pc}
    9160:	stmib	r6, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    9164:	vldrlt.16	s22, [r0, #-48]	; 0xffffffd0	; <UNPREDICTABLE>
    9168:	ldrbtmi	r4, [fp], #-2821	; 0xfffff4fb
    916c:			; <UNDEFINED> instruction: 0xf7f9e7f2
    9170:	addlt	lr, r0, #48, 22	; 0xc000
    9174:	svclt	0x0000bd10
    9178:	andeq	r0, r1, r6, lsr #23
    917c:	andeq	r1, r1, r0, asr r9
    9180:	andeq	r0, r1, sl, rrx
    9184:	svcmi	0x00f0e92d
    9188:	smlabbls	r1, r3, r0, fp
    918c:			; <UNDEFINED> instruction: 0xf0002a00
    9190:	svcmi	0x005c808e
    9194:	strteq	pc, [r0], -r0, lsl #2
    9198:	ldrdge	pc, [ip, #-143]!	; 0xffffff71
    919c:	ldrbtmi	r4, [pc], #-1664	; 91a4 <__assert_fail@plt+0x6610>
    91a0:	ldrbtmi	r4, [sl], #1557	; 0x615
    91a4:			; <UNDEFINED> instruction: 0xb1b468ec
    91a8:			; <UNDEFINED> instruction: 0xf104686b
    91ac:			; <UNDEFINED> instruction: 0xf8d40b08
    91b0:			; <UNDEFINED> instruction: 0xb12b9004
    91b4:			; <UNDEFINED> instruction: 0x46584639
    91b8:	ldm	r4!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    91bc:	subsle	r2, r1, r0, lsl #16
    91c0:	ldrbmi	r4, [r9], -sl, asr #12
    91c4:	ldrtmi	r2, [r0], -r0, lsl #6
    91c8:			; <UNDEFINED> instruction: 0xff6cf7ff
    91cc:	cmple	r6, r0, lsl #16
    91d0:	stccs	8, cr6, [r0], {36}	; 0x24
    91d4:			; <UNDEFINED> instruction: 0xf8d8d1e8
    91d8:	ldrbmi	r1, [r0], -r0, lsr #32
    91dc:	bl	feac71c8 <__assert_fail@plt+0xfeac4634>
    91e0:	ldrdeq	pc, [r0], -r8	; <UNPREDICTABLE>
    91e4:	stmib	r4, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    91e8:	cmnle	r4, r0, lsl #16
    91ec:			; <UNDEFINED> instruction: 0xb018f8d5
    91f0:	svceq	0x0000f1bb
    91f4:	stmdbvs	ip!, {r0, r3, r5, ip, lr, pc}^
    91f8:	stccc	3, cr11, [r1], {12}
    91fc:	ldmibcc	pc!, {r0, r1, r3, r8, ip, sp, lr, pc}^	; <UNPREDICTABLE>
    9200:	and	r4, r5, ip, asr r4
    9204:	ldrdne	pc, [r0], -r8	; <UNPREDICTABLE>
    9208:	b	2471f4 <__assert_fail@plt+0x244660>
    920c:	andsle	r4, r6, r1, lsr #11
    9210:	svceq	0x0001f819
    9214:	mvnsle	r2, sl, lsl #16
    9218:	stmdble	r3, {r0, r3, r4, r6, r7, r8, sl, lr}
    921c:	stccs	8, cr15, [r1], {25}
    9220:	rscle	r2, pc, sp, lsl #20
    9224:	ldrdne	pc, [r0], -r8	; <UNPREDICTABLE>
    9228:			; <UNDEFINED> instruction: 0xf7f9200d
    922c:			; <UNDEFINED> instruction: 0xf899e9f8
    9230:			; <UNDEFINED> instruction: 0xf8d80000
    9234:			; <UNDEFINED> instruction: 0xf7f91020
    9238:	strmi	lr, [r1, #2546]!	; 0x9f2
    923c:			; <UNDEFINED> instruction: 0xf8d8d1e8
    9240:			; <UNDEFINED> instruction: 0xf7f90020
    9244:	stmdacs	r0, {r1, r2, r4, r6, r8, fp, sp, lr, pc}
    9248:	stmdavs	fp!, {r0, r2, r3, r4, r5, r8, ip, lr, pc}^
    924c:	stmiavs	r9!, {r0, r1, r3, r4, r5, r6, r7, r8, ip, sp, pc}
    9250:	suble	r2, fp, r0, lsl #18
    9254:	ldrtmi	r2, [r0], -r0, lsl #4
    9258:			; <UNDEFINED> instruction: 0xff76f7ff
    925c:	andlt	fp, r3, r8, asr #2
    9260:	svchi	0x00f0e8bd
    9264:	strbmi	r6, [sl], -fp, lsr #17
    9268:			; <UNDEFINED> instruction: 0x46304659
    926c:			; <UNDEFINED> instruction: 0xff1af7ff
    9270:	stmdavs	sl!, {r2, r3, r5, r7, r8, r9, sl, sp, lr, pc}^
    9274:	strbmi	r4, [r0], -r9, lsr #12
    9278:			; <UNDEFINED> instruction: 0xff84f7ff
    927c:	mvnle	r2, r0, lsl #16
    9280:	andcs	r6, r1, #11075584	; 0xa90000
    9284:			; <UNDEFINED> instruction: 0xf7ff4630
    9288:	stmdacs	r0, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, sp, lr, pc}
    928c:	stmdavs	fp!, {r0, r1, r2, r5, r6, r7, r8, ip, lr, pc}
    9290:	blls	75844 <__assert_fail@plt+0x72cb0>
    9294:	ldmvs	r9, {r0, r1, r3, r4, r5, r6, r7, r8, ip, sp, pc}
    9298:	andcs	fp, r0, #1073741882	; 0x4000003a
    929c:			; <UNDEFINED> instruction: 0xf7ff4630
    92a0:	stmdacs	r0, {r0, r1, r4, r6, r8, r9, sl, fp, ip, sp, lr, pc}
    92a4:	stmdavs	sp!, {r0, r1, r3, r4, r6, r7, r8, ip, lr, pc}
    92a8:			; <UNDEFINED> instruction: 0xf47f2d00
    92ac:	andcs	sl, r0, fp, ror pc
    92b0:	pop	{r0, r1, ip, sp, pc}
    92b4:			; <UNDEFINED> instruction: 0xf7f98ff0
    92b8:	stmdacs	r0, {r2, r3, r7, r9, fp, sp, lr, pc}
    92bc:	addlt	sp, r0, #150	; 0x96
    92c0:	addsle	r2, r3, r0, lsl #16
    92c4:			; <UNDEFINED> instruction: 0xf7f9e7cb
    92c8:	stmdacs	r0, {r2, r7, r9, fp, sp, lr, pc}
    92cc:	addlt	sp, r0, #189	; 0xbd
    92d0:	adcsle	r2, sl, r0, lsl #16
    92d4:	blmi	3831e8 <__assert_fail@plt+0x380654>
    92d8:	addscs	pc, r7, #64, 4
    92dc:	stmdami	sp, {r2, r3, r8, fp, lr}
    92e0:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    92e4:	ldrbtmi	r3, [r8], #-780	; 0xfffffcf4
    92e8:			; <UNDEFINED> instruction: 0xf862f005
    92ec:	vqdmulh.s<illegal width 8>	d20, d0, d10
    92f0:	stmdbmi	sl, {r0, r1, r3, r7, r9, sp}
    92f4:	ldrbtmi	r4, [fp], #-2058	; 0xfffff7f6
    92f8:	movwcc	r4, #50297	; 0xc479
    92fc:			; <UNDEFINED> instruction: 0xf0054478
    9300:	svclt	0x0000f857
    9304:	strdeq	pc, [r0], -r6
    9308:	andeq	r1, r1, lr, lsl #18
    930c:	andeq	r1, r1, ip, lsr #16
    9310:	andeq	r1, r1, r6, asr r7
    9314:	ldrdeq	r1, [r1], -lr
    9318:	andeq	r1, r1, r6, lsl r8
    931c:	andeq	r1, r1, r0, asr #14
    9320:			; <UNDEFINED> instruction: 0x000117b8
    9324:			; <UNDEFINED> instruction: 0x460eb570
    9328:	strcs	r4, [r0], #-1541	; 0xfffff9fb
    932c:	andvs	r2, r4, r4, lsr #2
    9330:			; <UNDEFINED> instruction: 0xf7f92001
    9334:			; <UNDEFINED> instruction: 0xb120eaa8
    9338:	strtmi	r4, [r0], -r3, lsl #12
    933c:	eorvs	r6, fp, lr, lsl r0
    9340:			; <UNDEFINED> instruction: 0xf7f9bd70
    9344:	addlt	lr, r0, #286720	; 0x46000
    9348:	svclt	0x0000bd70
    934c:	ldrlt	fp, [r0, #-352]	; 0xfffffea0
    9350:	stmvs	r0, {r2, r9, sl, lr}
    9354:	stc2l	7, cr15, [ip], {255}	; 0xff
    9358:			; <UNDEFINED> instruction: 0xf7f969a0
    935c:	strtmi	lr, [r0], -ip, lsl #17
    9360:			; <UNDEFINED> instruction: 0x4010e8bd
    9364:	stmlt	r4, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    9368:	svclt	0x00004770
    936c:	ldmdblt	r9, {r0, r1, r8, fp, ip, sp, lr}
    9370:	movweq	pc, #12323	; 0x3023	; <UNPREDICTABLE>
    9374:	ldrbmi	r7, [r0, -r3, lsl #2]!
    9378:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
    937c:	tstvc	r3, sl, lsl #18
    9380:	sbcslt	fp, fp, #776	; 0x308
    9384:	movweq	pc, #8259	; 0x2043	; <UNPREDICTABLE>
    9388:	ldrbmi	r7, [r0, -r3, lsl #2]!
    938c:	smlabbcs	r0, r0, r8, r6
    9390:	svclt	0x0000e4cc
    9394:	mvnsmi	lr, #737280	; 0xb4000
    9398:	mcrrmi	0, 8, fp, r0, cr3
    939c:	ldrbtmi	r4, [ip], #-2880	; 0xfffff4c0
    93a0:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
    93a4:			; <UNDEFINED> instruction: 0xf04f9301
    93a8:	stmdacs	r0, {r8, r9}
    93ac:	strmi	sp, [r4], -r3, asr #32
    93b0:	ldrmi	r4, [r0], pc, lsl #12
    93b4:	mrseq	pc, (UNDEF: 28)	; <UNPREDICTABLE>
    93b8:	andcc	r4, r8, sl, ror #12
    93bc:	ldc2	7, cr15, [r0, #1020]	; 0x3fc
    93c0:	stmdacs	r0, {r0, r2, r9, sl, lr}
    93c4:	stmiavs	r6!, {r1, r3, r4, r5, r8, ip, lr, pc}^
    93c8:	blcs	23a9c <__assert_fail@plt+0x20f08>
    93cc:	blls	3d4dc <__assert_fail@plt+0x3a948>
    93d0:	suble	r2, r5, r0, lsl #22
    93d4:	andcs	r2, r1, r0, lsr #2
    93d8:	b	15473c4 <__assert_fail@plt+0x1544830>
    93dc:	stmdacs	r0, {r1, r2, r9, sl, lr}
    93e0:	stmiavs	r1!, {r0, r2, r3, r6, ip, lr, pc}^
    93e4:	andeq	pc, ip, #0, 2
    93e8:	stmdbvs	r3!, {r1, r8, sp, lr}
    93ec:	movwcc	r6, #6154	; 0x180a
    93f0:	bicvs	r6, r3, r3, lsr #2
    93f4:	cmple	r6, r0, lsl #20
    93f8:	rscvs	r6, r0, r8
    93fc:	movweq	lr, #35415	; 0x8a57
    9400:	stmdbmi	r8!, {r2, r3, r4, ip, lr, pc}
    9404:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
    9408:			; <UNDEFINED> instruction: 0xf928f001
    940c:			; <UNDEFINED> instruction: 0xf8d4b980
    9410:			; <UNDEFINED> instruction: 0xf8d99008
    9414:			; <UNDEFINED> instruction: 0xb32c400c
    9418:	ldrbtmi	r4, [sp], #-3363	; 0xfffff2dd
    941c:	stmdavs	r4!, {r0, sp, lr, pc}
    9420:			; <UNDEFINED> instruction: 0xf104b304
    9424:	strtmi	r0, [r9], -r8
    9428:	svc	0x007cf7f8
    942c:	mvnsle	r2, r0, lsl #16
    9430:	ldrtmi	r4, [r9], -r2, asr #12
    9434:			; <UNDEFINED> instruction: 0xf7ff4630
    9438:			; <UNDEFINED> instruction: 0x4605fcd3
    943c:	blmi	61bcb0 <__assert_fail@plt+0x61911c>
    9440:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    9444:	blls	634b4 <__assert_fail@plt+0x60920>
    9448:	tstle	r6, sl, asr r0
    944c:	andlt	r4, r3, r8, lsr #12
    9450:	mvnshi	lr, #12386304	; 0xbd0000
    9454:	blcs	23628 <__assert_fail@plt+0x20a94>
    9458:	blls	3d7a0 <__assert_fail@plt+0x3ac0c>
    945c:			; <UNDEFINED> instruction: 0xd1b92b00
    9460:	strb	r2, [fp, r6, asr #10]!
    9464:			; <UNDEFINED> instruction: 0x46484a12
    9468:	ldrbtmi	r4, [sl], #-2322	; 0xfffff6ee
    946c:			; <UNDEFINED> instruction: 0xf7ff4479
    9470:			; <UNDEFINED> instruction: 0x4605fcb7
    9474:	sbcsle	r2, fp, r0, lsl #16
    9478:			; <UNDEFINED> instruction: 0xf7f9e7e0
    947c:			; <UNDEFINED> instruction: 0xf7f9e822
    9480:	addlt	lr, r5, #168, 18	; 0x2a0000
    9484:	blmi	3433f4 <__assert_fail@plt+0x340860>
    9488:	addne	pc, r9, #64, 4
    948c:	stmdami	ip, {r0, r1, r3, r8, fp, lr}
    9490:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    9494:	ldrbtmi	r3, [r8], #-792	; 0xfffffce8
    9498:			; <UNDEFINED> instruction: 0xff8af004
    949c:	andeq	r5, r2, r6, lsr #18
    94a0:	andeq	r0, r0, r0, lsl #6
    94a4:	andeq	pc, r0, lr, lsl #19
    94a8:	andeq	r1, r1, lr, asr #32
    94ac:	andeq	r5, r2, r4, lsl #17
    94b0:	andeq	r1, r1, sl, lsl r6
    94b4:	strdeq	r0, [r1], -ip
    94b8:	andeq	r1, r1, ip, ror r6
    94bc:	andeq	r1, r1, r6, lsr #11
    94c0:	andeq	r1, r1, sl, asr #12
    94c4:	addlt	fp, r2, r0, lsl r5
    94c8:	strmi	r4, [r8], -r4, lsl #12
    94cc:			; <UNDEFINED> instruction: 0xf7f99101
    94d0:	stmdbls	r1, {r5, r6, r8, fp, sp, lr, pc}
    94d4:	strtmi	r4, [r0], -r2, lsl #12
    94d8:	pop	{r1, ip, sp, pc}
    94dc:	strb	r4, [r5, #-16]
    94e0:	svclt	0x0000e544
    94e4:	blmi	59bd40 <__assert_fail@plt+0x5991ac>
    94e8:	ldrlt	r4, [r0, #-1146]!	; 0xfffffb86
    94ec:	ldmpl	r3, {r2, r3, r9, sl, lr}^
    94f0:	strmi	fp, [r5], -r5, lsl #1
    94f4:	ldmdavs	fp, {r3, fp, sp, lr}
    94f8:			; <UNDEFINED> instruction: 0xf04f9303
    94fc:			; <UNDEFINED> instruction: 0xf7f90300
    9500:	stmdavs	r0!, {r1, r3, r6, r7, r9, fp, sp, lr, pc}
    9504:	stmdbge	r1, {r1, r9, fp, sp, pc}
    9508:	ldmda	r4!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    950c:	eorvs	fp, r0, r8, ror r9
    9510:	ldmib	sp, {r3, r5, r9, sl, lr}^
    9514:			; <UNDEFINED> instruction: 0xf7ff1201
    9518:	bmi	2c89c4 <__assert_fail@plt+0x2c5e30>
    951c:	ldrbtmi	r4, [sl], #-2824	; 0xfffff4f8
    9520:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    9524:	subsmi	r9, sl, r3, lsl #22
    9528:	andlt	sp, r5, r5, lsl #2
    952c:			; <UNDEFINED> instruction: 0xf7f9bd30
    9530:	addlt	lr, r0, #80, 18	; 0x140000
    9534:			; <UNDEFINED> instruction: 0xf7f8e7f1
    9538:	svclt	0x0000efc4
    953c:	ldrdeq	r5, [r2], -ip
    9540:	andeq	r0, r0, r0, lsl #6
    9544:	andeq	r5, r2, r6, lsr #15
    9548:			; <UNDEFINED> instruction: 0xf100b570
    954c:	stfmis	f0, [lr, #-48]!	; 0xffffffd0
    9550:	blmi	bb5770 <__assert_fail@plt+0xbb2bdc>
    9554:	ldrbtmi	r2, [sp], #-512	; 0xfffffe00
    9558:	andcc	r4, r8, r4, lsl #12
    955c:	ldmdavs	fp, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    9560:			; <UNDEFINED> instruction: 0xf04f9305
    9564:			; <UNDEFINED> instruction: 0xf7ff0300
    9568:			; <UNDEFINED> instruction: 0x4605fcbb
    956c:	stmiavs	r6!, {r3, r4, r5, r8, fp, ip, sp, pc}^
    9570:	ldmdblt	fp, {r0, r1, r4, r5, r7, r8, fp, sp, lr}
    9574:	stmdblt	fp, {r0, r1, r4, r5, r6, fp, sp, lr}
    9578:	ldrhlt	r6, [fp, #-131]	; 0xffffff7d
    957c:	bmi	912a9c <__assert_fail@plt+0x90ff08>
    9580:	ldrbtmi	r4, [sl], #-2850	; 0xfffff4de
    9584:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    9588:	subsmi	r9, sl, r5, lsl #22
    958c:			; <UNDEFINED> instruction: 0x4628d136
    9590:	ldcllt	0, cr11, [r0, #-24]!	; 0xffffffe8
    9594:	andcs	r2, r1, r0, lsr #2
    9598:	ldmdb	r4!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    959c:	stmdacs	r0, {r4, r5, r6, sp, lr}
    95a0:	stmibvs	r2!, {r1, r2, r3, r5, ip, lr, pc}
    95a4:	movweq	pc, #49408	; 0xc100	; <UNPREDICTABLE>
    95a8:	cmnlt	sl, r3, lsl #2
    95ac:	ldmdami	r9, {r0, r5, r6, r8, fp, sp, lr}
    95b0:	cmnvs	r1, r1, lsl #2
    95b4:			; <UNDEFINED> instruction: 0xf7f84478
    95b8:	adcsvs	lr, r0, ip, asr lr
    95bc:	ldmdavs	r2!, {r5, r7, r8, ip, sp, pc}^
    95c0:	movwcc	r6, #6435	; 0x1923
    95c4:	bicsvs	r6, r3, r3, lsr #2
    95c8:	ldrb	r6, [r8, r2, ror #1]
    95cc:	tstcs	ip, r2, lsl #16
    95d0:			; <UNDEFINED> instruction: 0xf7f99001
    95d4:	stmdals	r1, {r3, r6, r9, fp, sp, lr, pc}
    95d8:			; <UNDEFINED> instruction: 0xf0072160
    95dc:			; <UNDEFINED> instruction: 0x4602fe71
    95e0:	stmdacs	r0, {r5, r7, r8, sp, lr}
    95e4:	adcsvs	sp, r0, r2, ror #3
    95e8:	ldm	r2!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    95ec:	ldmdavs	r0!, {r0, r2, r9, sl, lr}^
    95f0:	svc	0x0040f7f8
    95f4:	movwcs	fp, #685	; 0x2ad
    95f8:			; <UNDEFINED> instruction: 0xe7c06073
    95fc:	svc	0x0060f7f8
    9600:	stmia	r6!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    9604:	ldr	fp, [sl, r5, lsl #5]!
    9608:	andeq	r5, r2, lr, ror #14
    960c:	andeq	r0, r0, r0, lsl #6
    9610:	andeq	r5, r2, r2, asr #14
    9614:	andeq	r1, r1, r8, asr #10
    9618:	ldrsbgt	pc, [r4], #-143	; 0xffffff71	; <UNPREDICTABLE>
    961c:	mrseq	pc, (UNDEF: 28)	; <UNPREDICTABLE>
    9620:	ldrbtmi	r4, [ip], #2836	; 0xb14
    9624:	addlt	fp, r2, r0, lsl r5
    9628:	andcc	pc, r3, ip, asr r8	; <UNPREDICTABLE>
    962c:	strbtmi	r4, [sl], -r4, lsl #12
    9630:	ldmdavs	fp, {r3, ip, sp}
    9634:			; <UNDEFINED> instruction: 0xf04f9301
    9638:			; <UNDEFINED> instruction: 0xf7ff0300
    963c:	stmdblt	r0, {r0, r4, r6, sl, fp, ip, sp, lr, pc}^
    9640:	orrlt	r9, r2, r0, lsl #20
    9644:	tstlt	fp, r3, lsl r8
    9648:	ldmdavs	fp, {r1, r3, r4, r9, sl, lr}
    964c:	mvnsle	r2, r0, lsl #22
    9650:	bmi	2619e0 <__assert_fail@plt+0x25ee4c>
    9654:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
    9658:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    965c:	subsmi	r9, sl, r1, lsl #22
    9660:	andlt	sp, r2, r3, lsl #2
    9664:	subcs	fp, r6, r0, lsl sp
    9668:			; <UNDEFINED> instruction: 0xf7f8e7f3
    966c:	svclt	0x0000ef2a
    9670:	andeq	r5, r2, r2, lsr #13
    9674:	andeq	r0, r0, r0, lsl #6
    9678:	andeq	r5, r2, lr, ror #12
    967c:			; <UNDEFINED> instruction: 0xf100b510
    9680:	strmi	r0, [r4], -ip, lsl #2
    9684:	andcc	r2, r8, r0, lsl #4
    9688:	stc2	7, cr15, [sl], #-1020	; 0xfffffc04
    968c:	stmiavs	r3!, {r4, r8, fp, ip, sp, pc}^
    9690:	vldrlt.16	s12, [r0, #-432]	; 0xfffffe50	; <UNPREDICTABLE>
    9694:	ldclt	0, cr2, [r0, #-0]
    9698:			; <UNDEFINED> instruction: 0x4604b538
    969c:	strmi	r3, [sp], -r8
    96a0:	stc2	7, cr15, [r4], #1020	; 0x3fc
    96a4:	ldfltd	f3, [r8, #-0]
    96a8:	stmiavs	r2!, {r0, r9, sl, lr}
    96ac:	eorvs	r4, r5, #32, 12	; 0x2000000
    96b0:	stc2l	7, cr15, [r8, #-1020]!	; 0xfffffc04
    96b4:	eorvs	r2, r3, #0, 6
    96b8:	svclt	0x0000bd38
    96bc:	movwcs	fp, #1528	; 0x5f8
    96c0:			; <UNDEFINED> instruction: 0x46044617
    96c4:	ldmdblt	r1!, {r0, r1, r4, sp, lr}
    96c8:			; <UNDEFINED> instruction: 0xf7ff3008
    96cc:	strmi	pc, [r5], -pc, lsl #25
    96d0:	stmiavs	r5!, {r3, r6, r7, r8, fp, ip, sp, pc}
    96d4:	stmvs	r0, {r0, r1, sp, lr, pc}
    96d8:	blx	ffd476dc <__assert_fail@plt+0xffd44b48>
    96dc:	ldmdbmi	r0, {r0, r2, r9, sl, lr}
    96e0:	ldrbtmi	r2, [r9], #-0
    96e4:	ldmda	sl!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    96e8:	orrslt	r4, r8, r6, lsl #12
    96ec:	eorvs	r4, r0, #44040192	; 0x2a00000
    96f0:	strtmi	r2, [r0], -r0, lsl #2
    96f4:	stc2l	7, cr15, [r6, #-1020]	; 0xfffffc04
    96f8:	eorvs	r2, r3, #0, 6
    96fc:	ldrtmi	r4, [r0], -r5, lsl #12
    9700:			; <UNDEFINED> instruction: 0xf7f8b11d
    9704:	qadd8mi	lr, r8, r8
    9708:			; <UNDEFINED> instruction: 0xf7f9bdf8
    970c:	strtmi	lr, [r8], -r4, asr #19
    9710:	ldcllt	0, cr6, [r8, #248]!	; 0xf8
    9714:	ldmda	ip, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    9718:	strtmi	fp, [r8], -r5, lsl #5
    971c:	svclt	0x0000bdf8
    9720:	andeq	pc, r0, r2, ror r2	; <UNPREDICTABLE>
    9724:	blmi	7dbfa4 <__assert_fail@plt+0x7d9410>
    9728:	ldrbtmi	fp, [sl], #-1520	; 0xfffffa10
    972c:	addlt	r4, pc, lr, lsl sp	; <UNPREDICTABLE>
    9730:	pkhtbmi	r5, r6, r3, asr #17
    9734:	cfstrsge	mvf4, [r8], {125}	; 0x7d
    9738:	movwls	r6, #55323	; 0xd81b
    973c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    9740:	stcgt	14, cr4, [pc, #-104]	; 96e0 <__assert_fail@plt+0x6b4c>
    9744:			; <UNDEFINED> instruction: 0x4627447e
    9748:	strcs	r9, [r0], -r5, lsl #12
    974c:	strvs	lr, [r1], -sp, asr #19
    9750:	ldrdgt	pc, [r0], -r5
    9754:	strgt	r4, [pc], #-3350	; 975c <__assert_fail@plt+0x6bc8>
    9758:	strls	sl, [r0], -r5, lsl #18
    975c:			; <UNDEFINED> instruction: 0xf8a44672
    9760:	ldrtmi	ip, [r8], -r0
    9764:	ldrbtmi	r4, [sp], #-1587	; 0xfffff9cd
    9768:	strpl	lr, [r6], -sp, asr #19
    976c:	blx	a457a4 <__assert_fail@plt+0xa42c10>
    9770:	ldmdblt	r0, {r2, r9, sl, lr}^
    9774:	blmi	2dbfb8 <__assert_fail@plt+0x2d9424>
    9778:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    977c:	blls	3637ec <__assert_fail@plt+0x360c58>
    9780:	qaddle	r4, sl, fp
    9784:	andlt	r4, pc, r0, lsr #12
    9788:			; <UNDEFINED> instruction: 0xf7f9bdf0
    978c:	ldrtmi	lr, [r9], -r6, asr #18
    9790:	stmdami	r9, {r1, r9, sl, lr}
    9794:			; <UNDEFINED> instruction: 0xf0044478
    9798:			; <UNDEFINED> instruction: 0xe7ebfc7d
    979c:	mrc	7, 4, APSR_nzcv, cr0, cr8, {7}
    97a0:	muleq	r2, sl, r5
    97a4:	andeq	r0, r0, r0, lsl #6
    97a8:	andeq	r1, r1, ip, lsr #8
    97ac:	strdeq	r1, [r1], -r8
    97b0:	ldrdeq	r1, [r1], -sl
    97b4:	andeq	r5, r2, ip, asr #10
    97b8:			; <UNDEFINED> instruction: 0x000113b0
    97bc:	blmi	1adc16c <__assert_fail@plt+0x1ad95d8>
    97c0:	push	{r1, r3, r4, r5, r6, sl, lr}
    97c4:	strdlt	r4, [r7], r0
    97c8:			; <UNDEFINED> instruction: 0x460658d3
    97cc:	movwls	r6, #22555	; 0x581b
    97d0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    97d4:			; <UNDEFINED> instruction: 0xf0002900
    97d8:	vst4.32	{d24-d27}, [pc], r5
    97dc:	strmi	r4, [r9], r0
    97e0:	stcl	7, cr15, [r8, #-992]!	; 0xfffffc20
    97e4:	stmdacs	r0, {r2, r9, sl, lr}
    97e8:	adcshi	pc, r7, r0
    97ec:	mulcc	r0, r9, r8
    97f0:	suble	r2, lr, sp, lsr #22
    97f4:			; <UNDEFINED> instruction: 0x4648495e
    97f8:			; <UNDEFINED> instruction: 0xf7f94479
    97fc:	strmi	lr, [r5], -r8, ror #16
    9800:			; <UNDEFINED> instruction: 0xf0002800
    9804:	svcge	0x00038092
    9808:	ldmdaeq	r0, {r0, r2, r3, r8, ip, sp, lr, pc}
    980c:	bls	101848 <__assert_fail@plt+0xfecb4>
    9810:	suble	r2, ip, r0, lsl #20
    9814:	strtmi	r4, [r1], -r3, asr #12
    9818:			; <UNDEFINED> instruction: 0xf7f84628
    981c:	stmdacs	r0, {r1, r3, r4, r6, r8, sl, fp, sp, lr, pc}
    9820:	ldmib	sp, {r1, r3, r5, r6, r8, ip, lr, pc}^
    9824:	addsmi	r3, sl, #805306368	; 0x30000000
    9828:			; <UNDEFINED> instruction: 0x463bd175
    982c:	strtmi	r2, [r1], -r4, lsl #4
    9830:			; <UNDEFINED> instruction: 0xf7f84630
    9834:	stmdacs	r0, {r1, r4, r9, sl, fp, sp, lr, pc}
    9838:			; <UNDEFINED> instruction: 0xf7f8d0e9
    983c:	addlt	lr, r7, #808	; 0x328
    9840:			; <UNDEFINED> instruction: 0xf7f84630
    9844:	andls	lr, r1, r4, ror #27
    9848:			; <UNDEFINED> instruction: 0xf7f94638
    984c:	stmdbls	r1, {r1, r2, r5, r6, r7, fp, sp, lr, pc}
    9850:	stmdami	r8, {r1, r9, sl, lr}^
    9854:			; <UNDEFINED> instruction: 0xf0044478
    9858:	movtlt	pc, #31773	; 0x7c1d	; <UNPREDICTABLE>
    985c:	andcs	fp, r1, r5, asr r1
    9860:	svc	0x0072f7f8
    9864:	andle	r4, r5, r5, lsl #5
    9868:			; <UNDEFINED> instruction: 0xf7f84628
    986c:	strbmi	lr, [r8], -r4, ror #29
    9870:			; <UNDEFINED> instruction: 0xf966f005
    9874:			; <UNDEFINED> instruction: 0xf7f84620
    9878:	bmi	1005078 <__assert_fail@plt+0x10024e4>
    987c:	ldrbtmi	r4, [sl], #-2875	; 0xfffff4c5
    9880:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    9884:	subsmi	r9, sl, r5, lsl #22
    9888:	ldrtmi	sp, [r8], -fp, ror #2
    988c:	pop	{r0, r1, r2, ip, sp, pc}
    9890:			; <UNDEFINED> instruction: 0xf89983f0
    9894:	blcs	158a0 <__assert_fail@plt+0x12d0c>
    9898:	andcs	sp, r1, ip, lsr #3
    989c:	svc	0x0054f7f8
    98a0:	andcs	r4, r1, r5, lsl #12
    98a4:	svc	0x0050f7f8
    98a8:	ldcl	7, cr15, [r6, #-992]	; 0xfffffc20
    98ac:			; <UNDEFINED> instruction: 0xb1bde7ab
    98b0:			; <UNDEFINED> instruction: 0xf7f82001
    98b4:	addmi	lr, r5, #296	; 0x128
    98b8:			; <UNDEFINED> instruction: 0x4628d012
    98bc:	mrc	7, 5, APSR_nzcv, cr10, cr8, {7}
    98c0:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
    98c4:			; <UNDEFINED> instruction: 0xf7f8d0d6
    98c8:	addlt	lr, r7, #132, 30	; 0x210
    98cc:			; <UNDEFINED> instruction: 0xf7f94638
    98d0:	strbmi	lr, [r9], -r4, lsr #17
    98d4:	stmdami	r9!, {r1, r9, sl, lr}
    98d8:			; <UNDEFINED> instruction: 0xf0044478
    98dc:			; <UNDEFINED> instruction: 0xe7c9fbdb
    98e0:	strb	r2, [r7, r0, lsl #14]
    98e4:	andmi	pc, r0, pc, asr #8
    98e8:	stcl	7, cr15, [r4], #992	; 0x3e0
    98ec:	movlt	r4, #4, 12	; 0x400000
    98f0:	ldrdls	pc, [ip], pc	; <UNPREDICTABLE>
    98f4:			; <UNDEFINED> instruction: 0xe7d044f9
    98f8:	svc	0x006af7f8
    98fc:	ldrtmi	fp, [r8], -r7, lsl #5
    9900:	stm	sl, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    9904:	strmi	r4, [r2], -r9, asr #12
    9908:	ldrbtmi	r4, [r8], #-2078	; 0xfffff7e2
    990c:	blx	ff0c5926 <__assert_fail@plt+0xff0c2d92>
    9910:			; <UNDEFINED> instruction: 0xd1a32f00
    9914:	bmi	743848 <__assert_fail@plt+0x740cb4>
    9918:	ldmdami	ip, {r0, r3, r6, r9, sl, lr}
    991c:	ldreq	pc, [r1, -r8, asr #4]!
    9920:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
    9924:	blx	fedc593e <__assert_fail@plt+0xfedc2daa>
    9928:			; <UNDEFINED> instruction: 0xf7f8e798
    992c:			; <UNDEFINED> instruction: 0x4607ef52
    9930:	addlt	fp, r7, #80, 2
    9934:			; <UNDEFINED> instruction: 0xf7f94638
    9938:			; <UNDEFINED> instruction: 0x4649e870
    993c:	ldmdami	r4, {r1, r9, sl, lr}
    9940:			; <UNDEFINED> instruction: 0xf0044478
    9944:	ldr	pc, [r5, r7, lsr #23]
    9948:	stmda	r6!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    994c:	strmi	r4, [r2], -r9, asr #12
    9950:	ldrbtmi	r4, [r8], #-2064	; 0xfffff7f0
    9954:	blx	fe7c596e <__assert_fail@plt+0xfe7c2dda>
    9958:			; <UNDEFINED> instruction: 0xf7f8e78c
    995c:	addlt	lr, r7, #58, 30	; 0xe8
    9960:			; <UNDEFINED> instruction: 0xf7f8e78b
    9964:	svclt	0x0000edae
    9968:	andeq	r5, r2, r4, lsl #10
    996c:	andeq	r0, r0, r0, lsl #6
    9970:	andeq	r0, r1, ip, lsl #9
    9974:	strheq	pc, [r0], -r0	; <UNPREDICTABLE>
    9978:	andeq	r5, r2, r6, asr #8
    997c:	andeq	pc, r0, ip, ror #3
    9980:			; <UNDEFINED> instruction: 0x000109bc
    9984:	muleq	r0, r6, r1
    9988:	muleq	r0, r8, r1
    998c:	andeq	pc, r0, lr, ror r1	; <UNPREDICTABLE>
    9990:	andeq	pc, r0, r4, asr #2
    9994:	andeq	pc, r0, r2, lsr r1	; <UNPREDICTABLE>
    9998:	stmdavc	r4, {r4, r5, r6, r7, r8, sl, ip, sp, pc}
    999c:	eorsle	r2, lr, r0, lsr ip
    99a0:	ldfeqd	f7, [r0], #-656	; 0xfffffd70
    99a4:	vst3.32			; <UNDEFINED> instruction: 0xf48cfa5f
    99a8:	svclt	0x00882c09
    99ac:	ldmdale	r3, {r8, r9, sl, sp}
    99b0:			; <UNDEFINED> instruction: 0xf1a47844
    99b4:	cfstr64ne	mvdx0, [r6], {48}	; 0x30
    99b8:			; <UNDEFINED> instruction: 0xf04f2700
    99bc:	and	r0, r3, sl, lsl #28
    99c0:	svcmi	0x0001f816
    99c4:	ldreq	pc, [r0, #-420]!	; 0xfffffe5c
    99c8:	ldrtmi	fp, [r0], -sp, ror #5
    99cc:	blx	394dfa <__assert_fail@plt+0x392266>
    99d0:			; <UNDEFINED> instruction: 0xf1a4c707
    99d4:	ldmible	r3!, {r4, r5, sl, fp}^
    99d8:	stmdavc	r1, {r0, r1, r2, r3, sp, lr}
    99dc:			; <UNDEFINED> instruction: 0xd127292e
    99e0:	mcrrne	8, 4, r7, r4, cr5
    99e4:	eorle	r2, r6, r0, lsr sp
    99e8:	teqeq	r0, r5, lsr #3	; <UNPREDICTABLE>
    99ec:	stmdacs	r9, {r3, r6, r7, r9, ip, sp, pc}
    99f0:	andcs	fp, r0, r8, lsl #31
    99f4:	andcs	sp, r0, sl, lsl #16
    99f8:			; <UNDEFINED> instruction: 0xf814260a
    99fc:	blx	1a160a <__assert_fail@plt+0x19ea76>
    9a00:			; <UNDEFINED> instruction: 0xf1a51000
    9a04:	sbclt	r0, sp, #48, 2
    9a08:	ldmible	r6!, {r0, r3, r8, sl, fp, sp}^
    9a0c:	stmdavc	r2!, {r4, sp, lr}
    9a10:	svclt	0x001c2a2e
    9a14:	andsvs	r2, sl, r0, lsl #4
    9a18:			; <UNDEFINED> instruction: 0x4620d013
    9a1c:	stmdavc	r4, {r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}^
    9a20:	ldreq	pc, [r0, #-420]!	; 0xfffffe5c
    9a24:	cdpcs	2, 0, cr11, cr9, cr14, {7}
    9a28:			; <UNDEFINED> instruction: 0xf04fbf88
    9a2c:	stmiale	r2, {sl, fp}^
    9a30:	strtmi	r2, [r0], -r0, lsl #8
    9a34:	stmvc	r1, {r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}
    9a38:	stmdbcs	r9, {r4, r5, r8, fp, ip, sp}
    9a3c:	strdcs	sp, [r0, -r8]
    9a40:	stmdavc	r1!, {r0, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}^
    9a44:	ldmdbcs	r0!, {r5, r6, sl, fp, ip}
    9a48:			; <UNDEFINED> instruction: 0xf1a1d016
    9a4c:	sbcslt	r0, r1, #48, 4
    9a50:	svclt	0x00842909
    9a54:	andcs	r4, r0, r4, lsl #12
    9a58:	strmi	sp, [r4], -fp, lsl #16
    9a5c:	andcs	r2, r0, sl, lsl #10
    9a60:	svcne	0x0001f814
    9a64:	andcs	pc, r0, r5, lsl #22
    9a68:	eorseq	pc, r0, #1073741864	; 0x40000028
    9a6c:	stmdbcs	r9, {r0, r4, r6, r7, r9, ip, sp, pc}
    9a70:			; <UNDEFINED> instruction: 0x6018d9f6
    9a74:	ldcllt	6, cr4, [r0, #128]!	; 0x80
    9a78:	bcc	c27d08 <__assert_fail@plt+0xc25174>
    9a7c:	ldmible	r7, {r0, r3, r9, fp, sp}^
    9a80:	strb	r2, [sl, r0, lsl #4]!
    9a84:			; <UNDEFINED> instruction: 0x4604b510
    9a88:	strmi	fp, [r8], -r9, ror #2
    9a8c:	stc	7, cr15, [ip], #-992	; 0xfffffc20
    9a90:	stmdbvs	r0, {r3, r4, r5, r6, r8, ip, sp, pc}^
    9a94:	pop	{r2, r3, r4, r8, ip, sp, pc}
    9a98:			; <UNDEFINED> instruction: 0xf7f84010
    9a9c:	pop	{r0, r2, r4, r5, r8, r9, sl, fp, ip, sp, pc}
    9aa0:			; <UNDEFINED> instruction: 0xf7f94010
    9aa4:			; <UNDEFINED> instruction: 0xf7f8b857
    9aa8:			; <UNDEFINED> instruction: 0xf7f8ec8a
    9aac:	stmdacs	r0, {r2, r3, r4, r6, sl, fp, sp, lr, pc}
    9ab0:	ldfltd	f5, [r0, #-956]	; 0xfffffc44
    9ab4:	blmi	91c348 <__assert_fail@plt+0x9197b4>
    9ab8:	push	{r1, r3, r4, r5, r6, sl, lr}
    9abc:	ldrshtlt	r4, [r2], r0
    9ac0:			; <UNDEFINED> instruction: 0x460d58d3
    9ac4:	ldmdavs	fp, {r0, r1, r2, r9, sl, lr}
    9ac8:			; <UNDEFINED> instruction: 0xf04f9331
    9acc:			; <UNDEFINED> instruction: 0xf7f80300
    9ad0:			; <UNDEFINED> instruction: 0xf855ee60
    9ad4:	movwls	r3, #11012	; 0x2b04
    9ad8:	orrslt	r4, r3, r6, lsl #12
    9adc:	stcge	6, cr4, [r3], {24}
    9ae0:	mrc	7, 2, APSR_nzcv, cr6, cr8, {7}
    9ae4:	stmiaeq	r4, {r0, r2, r3, r8, ip, sp, lr, pc}^
    9ae8:	and	r4, r4, r6, lsl #8
    9aec:	mrc	7, 2, APSR_nzcv, cr0, cr8, {7}
    9af0:	strmi	r4, [r6], #-1440	; 0xfffffa60
    9af4:			; <UNDEFINED> instruction: 0xf855d01e
    9af8:			; <UNDEFINED> instruction: 0xf8440b04
    9afc:	stmdacs	r0, {r2, r8, r9, fp}
    9b00:	ldfnep	f5, [r0], #-976	; 0xfffffc30
    9b04:	bl	ff5c7aec <__assert_fail@plt+0xff5c4f58>
    9b08:	teqlt	r8, r5, lsl #12
    9b0c:	ldrtmi	sl, [r9], -r2, lsl #24
    9b10:	stcl	7, cr15, [r4], {248}	; 0xf8
    9b14:	blvc	147c6c <__assert_fail@plt+0x1450d8>
    9b18:	mvnsle	r2, r0, lsl #30
    9b1c:	blmi	29c350 <__assert_fail@plt+0x2997bc>
    9b20:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    9b24:	blls	c63b94 <__assert_fail@plt+0xc61000>
    9b28:	qaddle	r4, sl, r8
    9b2c:	eorslt	r4, r2, r8, lsr #12
    9b30:	ldrhhi	lr, [r0, #141]!	; 0x8d
    9b34:	strcs	r2, [r0, #-22]	; 0xffffffea
    9b38:	svc	0x0056f7f8
    9b3c:			; <UNDEFINED> instruction: 0xf7f8e7ee
    9b40:	svclt	0x0000ecc0
    9b44:	andeq	r5, r2, ip, lsl #4
    9b48:	andeq	r0, r0, r0, lsl #6
    9b4c:	andeq	r5, r2, r4, lsr #3
    9b50:	svcmi	0x00f0e92d
    9b54:	bmi	fef5b5a0 <__assert_fail@plt+0xfef58a0c>
    9b58:	blmi	fef75df4 <__assert_fail@plt+0xfef73260>
    9b5c:	ldrbtmi	r4, [sl], #-1543	; 0xfffff9f9
    9b60:	strmi	r4, [lr], -r8, lsl #12
    9b64:	stmdaeq	r1, {r0, r1, r2, ip, sp, lr, pc}
    9b68:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    9b6c:			; <UNDEFINED> instruction: 0xf04f9323
    9b70:			; <UNDEFINED> instruction: 0xf7f80300
    9b74:			; <UNDEFINED> instruction: 0xf859ee0e
    9b78:	blmi	fed9c790 <__assert_fail@plt+0xfed99bfc>
    9b7c:	movwls	r4, #1147	; 0x47b
    9b80:	stccs	6, cr4, [r0], {131}	; 0x83
    9b84:	tsthi	sp, r0	; <UNPREDICTABLE>
    9b88:			; <UNDEFINED> instruction: 0xf10b4620
    9b8c:			; <UNDEFINED> instruction: 0xf7f80b02
    9b90:			; <UNDEFINED> instruction: 0xf10dee00
    9b94:	vstmdbge	r3!, {s0-s15}
    9b98:	and	r4, r7, r3, lsl #9
    9b9c:	ldcl	7, cr15, [r8, #992]!	; 0x3e0
    9ba0:			; <UNDEFINED> instruction: 0xf10045aa
    9ba4:	strmi	r0, [r3], #1
    9ba8:	addshi	pc, ip, r0
    9bac:	bleq	147d18 <__assert_fail@plt+0x145184>
    9bb0:	bleq	147ce0 <__assert_fail@plt+0x14514c>
    9bb4:	mvnsle	r2, r0, lsl #16
    9bb8:			; <UNDEFINED> instruction: 0xf10b7832
    9bbc:	bcs	1f8a7c8 <__assert_fail@plt+0x1f87c34>
    9bc0:			; <UNDEFINED> instruction: 0xf04fbf1e
    9bc4:	strcs	r0, [r1, #-2304]	; 0xfffff700
    9bc8:	suble	r4, fp, fp, asr #13
    9bcc:			; <UNDEFINED> instruction: 0xf1b84618
    9bd0:	eorsle	r0, lr, r0, lsl #30
    9bd4:	bl	11c7bbc <__assert_fail@plt+0x11c5028>
    9bd8:			; <UNDEFINED> instruction: 0xf1b94682
    9bdc:			; <UNDEFINED> instruction: 0xf0000f00
    9be0:			; <UNDEFINED> instruction: 0x464980d5
    9be4:			; <UNDEFINED> instruction: 0xf7f84650
    9be8:	ldmdbne	r1!, {r1, r3, r4, r6, sl, fp, sp, lr, pc}^
    9bec:	mrrc	7, 15, pc, r6, cr8	; <UNPREDICTABLE>
    9bf0:	ldrbmi	r4, [r8], -r5, lsl #12
    9bf4:	ldmdbeq	r0, {r0, r2, r3, r8, ip, sp, lr, pc}
    9bf8:	ldc	7, cr15, [ip], #-992	; 0xfffffc20
    9bfc:	bleq	45d40 <__assert_fail@plt+0x431ac>
    9c00:	orrslt	r2, ip, pc, lsr #12
    9c04:	svceq	0x0000f1bb
    9c08:			; <UNDEFINED> instruction: 0xf89ad103
    9c0c:	bcs	bd1c14 <__assert_fail@plt+0xbcf080>
    9c10:			; <UNDEFINED> instruction: 0x4628d05e
    9c14:			; <UNDEFINED> instruction: 0xf8004621
    9c18:			; <UNDEFINED> instruction: 0xf7f86b01
    9c1c:	strmi	lr, [r5], -r0, asr #24
    9c20:	blmi	147d8c <__assert_fail@plt+0x1451f8>
    9c24:	bleq	86058 <__assert_fail@plt+0x834c4>
    9c28:	mvnle	r2, r0, lsl #24
    9c2c:	strle	r0, [r3, #-1979]	; 0xfffff845
    9c30:	mulcc	r0, sl, r8
    9c34:	cmple	lr, pc, lsr #22
    9c38:	blmi	fe15c65c <__assert_fail@plt+0xfe159ac8>
    9c3c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    9c40:	blls	8e3cb0 <__assert_fail@plt+0x8e111c>
    9c44:			; <UNDEFINED> instruction: 0xf040405a
    9c48:	ldrbmi	r8, [r0], -ip, ror #1
    9c4c:	pop	{r0, r2, r5, ip, sp, pc}
    9c50:			; <UNDEFINED> instruction: 0xf7f88ff0
    9c54:			; <UNDEFINED> instruction: 0x4682eb30
    9c58:			; <UNDEFINED> instruction: 0xd1be2800
    9c5c:			; <UNDEFINED> instruction: 0xf7f84658
    9c60:	strb	lr, [r9, sl, lsl #24]!
    9c64:	bcs	27e34 <__assert_fail@plt+0x252a0>
    9c68:	bcs	bf98d0 <__assert_fail@plt+0xbf6d3c>
    9c6c:	ldclne	0, cr13, [r0], #-480	; 0xfffffe20
    9c70:			; <UNDEFINED> instruction: 0xf1b89301
    9c74:			; <UNDEFINED> instruction: 0xf0000f00
    9c78:			; <UNDEFINED> instruction: 0xf7f8808f
    9c7c:	blls	855a4 <__assert_fail@plt+0x82a10>
    9c80:	smlawbcs	pc, r2, r6, r4	; <UNPREDICTABLE>
    9c84:	movwls	r4, #5712	; 0x1650
    9c88:	ldc	7, cr15, [r4, #992]	; 0x3e0
    9c8c:	tstlt	r8, r1, lsl #22
    9c90:	andvc	r2, r2, r0, lsl #4
    9c94:	movwls	r4, #5712	; 0x1650
    9c98:	ldcl	7, cr15, [sl, #-992]!	; 0xfffffc20
    9c9c:			; <UNDEFINED> instruction: 0x46054651
    9ca0:			; <UNDEFINED> instruction: 0xf7ff4640
    9ca4:	strcc	pc, [r1, #-3823]	; 0xfffff111
    9ca8:	ldrbmi	r4, [r0], -r3, lsl #13
    9cac:	bl	ff8c7c94 <__assert_fail@plt+0xff8c5100>
    9cb0:			; <UNDEFINED> instruction: 0xf1bb9b01
    9cb4:			; <UNDEFINED> instruction: 0xf0000f00
    9cb8:	ldrbmi	r8, [r8], -r7, lsl #1
    9cbc:			; <UNDEFINED> instruction: 0xf7f846d9
    9cc0:	blls	85268 <__assert_fail@plt+0x826d4>
    9cc4:	ldrmi	r4, [r8], -r3, lsl #8
    9cc8:	svceq	0x0000f1b8
    9ccc:	str	sp, [r1, r1, asr #1]
    9cd0:	mulcs	r1, sl, r8
    9cd4:	orrsle	r2, ip, r0, lsl #20
    9cd8:	strtmi	r4, [r1], -r8, lsr #12
    9cdc:	bl	ff7c7cc4 <__assert_fail@plt+0xff7c5130>
    9ce0:	ldr	r4, [sp, r5, lsl #12]
    9ce4:	svceq	0x0000f1b8
    9ce8:	addshi	pc, r3, r0, asr #32
    9cec:			; <UNDEFINED> instruction: 0x46c22016
    9cf0:	mrc	7, 3, APSR_nzcv, cr10, cr8, {7}
    9cf4:			; <UNDEFINED> instruction: 0xf005e7a0
    9cf8:			; <UNDEFINED> instruction: 0x4604f871
    9cfc:	rsbsle	r2, r6, r0, lsl #16
    9d00:	stcl	7, cr15, [r6, #-992]	; 0xfffffc20
    9d04:	ldrbmi	r4, [r0], -r5, lsl #12
    9d08:	stcl	7, cr15, [r2, #-992]	; 0xfffffc20
    9d0c:	andcc	r4, r2, r8, lsr #8
    9d10:	svceq	0x0000f1b8
    9d14:			; <UNDEFINED> instruction: 0xf7f8d048
    9d18:	strmi	lr, [r5], -r6, lsr #21
    9d1c:	blcs	be7db0 <__assert_fail@plt+0xbe521c>
    9d20:	stmdavc	r2!, {r1, r8, ip, lr, pc}^
    9d24:	subsle	r2, r2, r0, lsl #20
    9d28:	strtmi	r4, [r8], -r1, lsr #12
    9d2c:	bl	fedc7d14 <__assert_fail@plt+0xfedc5180>
    9d30:	ldrbmi	r2, [r1], -pc, lsr #6
    9d34:	blcc	87d3c <__assert_fail@plt+0x851a8>
    9d38:	stcl	7, cr15, [sl], #-992	; 0xfffffc20
    9d3c:			; <UNDEFINED> instruction: 0xf7f84620
    9d40:			; <UNDEFINED> instruction: 0x4650eb9a
    9d44:	bl	fe5c7d2c <__assert_fail@plt+0xfe5c5198>
    9d48:			; <UNDEFINED> instruction: 0xf7f84628
    9d4c:	stmdacs	r2, {r1, r5, r8, sl, fp, sp, lr, pc}
    9d50:	vdivne.f16	s26, s6, s8	; <UNPREDICTABLE>
    9d54:	stclpl	8, cr1, [fp], #936	; 0x3a8
    9d58:	eorsle	r2, pc, pc, lsr #22
    9d5c:	strb	r4, [fp, -sl, lsr #13]!
    9d60:			; <UNDEFINED> instruction: 0xf04f483e
    9d64:	movwls	r0, #6912	; 0x1b00
    9d68:			; <UNDEFINED> instruction: 0xf7f84478
    9d6c:	blls	84f84 <__assert_fail@plt+0x823f0>
    9d70:	stmdacs	r0, {r0, r7, r9, sl, lr}
    9d74:			; <UNDEFINED> instruction: 0xf899d043
    9d78:	teqlt	r2, #0
    9d7c:	movwls	r4, #5704	; 0x1648
    9d80:	stc	7, cr15, [r6, #-992]	; 0xfffffc20
    9d84:	strcs	r9, [r1, #-2817]	; 0xfffff4ff
    9d88:	ldr	r4, [pc, -r3, lsl #8]
    9d8c:			; <UNDEFINED> instruction: 0x46504631
    9d90:	bl	fe147d78 <__assert_fail@plt+0xfe1451e4>
    9d94:	str	r4, [ip, -r5, lsl #12]!
    9d98:	mrc	7, 6, APSR_nzcv, cr14, cr8, {7}
    9d9c:	strmi	r9, [r2], r1, lsl #22
    9da0:			; <UNDEFINED> instruction: 0xf47f2800
    9da4:	strb	sl, [r7, -lr, ror #30]
    9da8:	b	fe147d90 <__assert_fail@plt+0xfe1451fc>
    9dac:	stmdacs	r0, {r0, r2, r9, sl, lr}
    9db0:			; <UNDEFINED> instruction: 0x4620d1b4
    9db4:	bl	17c7d9c <__assert_fail@plt+0x17c5208>
    9db8:			; <UNDEFINED> instruction: 0xf7f84650
    9dbc:			; <UNDEFINED> instruction: 0x46c2eb5c
    9dc0:			; <UNDEFINED> instruction: 0xf100e73a
    9dc4:	ldrbt	r0, [r7], r1, lsl #22
    9dc8:	strcs	r4, [r1, #-1753]	; 0xfffff927
    9dcc:			; <UNDEFINED> instruction: 0x4628e6fe
    9dd0:			; <UNDEFINED> instruction: 0xf8004651
    9dd4:			; <UNDEFINED> instruction: 0xf7f83b01
    9dd8:			; <UNDEFINED> instruction: 0xe7afec1c
    9ddc:	strtmi	r4, [sl], r8, lsr #8
    9de0:	stccc	8, cr15, [r1], {16}
    9de4:	svclt	0x00042b2e
    9de8:	andsvc	r2, r3, r0, lsl #6
    9dec:			; <UNDEFINED> instruction: 0xf1b8e724
    9df0:	tstle	r8, r0, lsl #30
    9df4:			; <UNDEFINED> instruction: 0x46c24650
    9df8:	bl	f47de0 <__assert_fail@plt+0xf4524c>
    9dfc:			; <UNDEFINED> instruction: 0x4601e71c
    9e00:			; <UNDEFINED> instruction: 0xf7ff4640
    9e04:	blls	89708 <__assert_fail@plt+0x86b74>
    9e08:	strmi	r4, [r1], r3, lsl #13
    9e0c:	sbcsle	r2, ip, r0, lsl #16
    9e10:	bmi	503cdc <__assert_fail@plt+0x501148>
    9e14:	bicsvc	pc, r8, pc, asr #8
    9e18:	ldrbtmi	r4, [sl], #-2066	; 0xfffff7ee
    9e1c:			; <UNDEFINED> instruction: 0xf0044478
    9e20:			; <UNDEFINED> instruction: 0xf7f8fab7
    9e24:	bls	44b64 <__assert_fail@plt+0x41fd0>
    9e28:	ldmpl	r3, {r0, r1, r2, r3, r8, r9, fp, lr}^
    9e2c:			; <UNDEFINED> instruction: 0xf7f8681c
    9e30:	stmdavs	r0, {r1, r3, r4, r5, r6, r7, sl, fp, sp, lr, pc}
    9e34:	mcrr	7, 15, pc, sl, cr8	; <UNPREDICTABLE>
    9e38:	tstcs	r1, ip, lsl #20
    9e3c:			; <UNDEFINED> instruction: 0x4603447a
    9e40:			; <UNDEFINED> instruction: 0xf7f84620
    9e44:	andcs	lr, r2, ip, asr sp
    9e48:	ldc	7, cr15, [r0], {248}	; 0xf8
    9e4c:	andeq	r5, r2, r6, ror #2
    9e50:	andeq	r0, r0, r0, lsl #6
    9e54:	andeq	r5, r2, r8, asr #2
    9e58:	andeq	r5, r2, r8, lsl #1
    9e5c:	andeq	r0, r1, r8, lsr #28
    9e60:	andeq	r0, r1, r2, lsl #28
    9e64:	andeq	r0, r1, r8, asr sp
    9e68:	andeq	r0, r0, r4, lsl #6
    9e6c:	andeq	r0, r1, ip, asr sp
    9e70:	svcmi	0x00f0e92d
    9e74:	stmdavc	r3, {r1, r2, r9, sl, lr}
    9e78:	strmi	fp, [sl], r3, lsl #1
    9e7c:	blcs	1b6e0 <__assert_fail@plt+0x18b4c>
    9e80:	addshi	pc, fp, r0
    9e84:	stmdaeq	r1, {r6, r7, r8, ip, sp, lr, pc}
    9e88:	strcs	r4, [r0, #-1540]	; 0xfffff9fc
    9e8c:	and	r4, r5, r9, lsl r6
    9e90:	bl	21729c <__assert_fail@plt+0x214708>
    9e94:			; <UNDEFINED> instruction: 0xf8140004
    9e98:	biclt	r1, r9, r1, lsl #30
    9e9c:	svclt	0x00182925
    9ea0:	svclt	0x000c293a
    9ea4:	movwcs	r2, #769	; 0x301
    9ea8:	svclt	0x0008290a
    9eac:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
    9eb0:	mvnle	r2, r0, lsl #22
    9eb4:			; <UNDEFINED> instruction: 0xf1ba4650
    9eb8:	rscle	r0, sl, r0, lsl #30
    9ebc:	ldcl	7, cr15, [sl], #-992	; 0xfffffc20
    9ec0:	mvnle	r2, r0, lsl #16
    9ec4:	andeq	lr, r4, r8, lsl #22
    9ec8:	svcne	0x0001f814
    9ecc:	mvnle	r2, r0, lsl #18
    9ed0:	subeq	lr, r5, r0, lsl #22
    9ed4:	svccs	0x00003001
    9ed8:			; <UNDEFINED> instruction: 0xf7f8d065
    9edc:	ldmdavc	r1!, {r2, r6, r7, r8, fp, sp, lr, pc}
    9ee0:	stmdbcs	r0, {r0, r2, r9, sl, lr}
    9ee4:	strcs	sp, [r0], #-103	; 0xffffff99
    9ee8:	bleq	98602c <__assert_fail@plt+0x983498>
    9eec:	eorscs	r2, r3, #-2080374783	; 0x84000001
    9ef0:	stmdbcs	r5!, {r0, r2, r5, sp, lr, pc}
    9ef4:	stmdbcs	sl, {r0, r2, r3, r4, r5, ip, lr, pc}
    9ef8:			; <UNDEFINED> instruction: 0xf1bad047
    9efc:	suble	r0, lr, r0, lsl #30
    9f00:	tstls	r1, r0, asr r6
    9f04:	mrrc	7, 15, pc, r6, cr8	; <UNPREDICTABLE>
    9f08:	cmncs	r1, #16384	; 0x4000
    9f0c:	stmdacs	r0, {r0, r1, r4, r5, r9, sp}
    9f10:	stmdbeq	r8, {r0, r2, r6, ip, lr, pc}
    9f14:	svclt	0x0094299f
    9f18:	subscc	r3, r7, r0, lsr r0
    9f1c:	andlt	pc, r0, r9, lsl #17
    9f20:	tsteq	pc, r1	; <UNPREDICTABLE>
    9f24:	stcne	0, cr7, [r0], #224	; 0xe0
    9f28:	stmdbcs	r9, {r0, r1, sl, ip, sp}
    9f2c:	streq	lr, [r4, -r5, lsl #22]
    9f30:	teqcc	r0, r4	; <illegal shifter operand>
    9f34:	strtpl	r3, [r9], #-343	; 0xfffffea9
    9f38:	svcne	0x0001f816
    9f3c:	ldmdbcs	sl!, {r0, r3, r4, r7, r8, ip, sp, pc}
    9f40:	stmdaeq	r1, {r2, r8, ip, sp, lr, pc}
    9f44:	stmdbeq	r4, {r0, r2, r8, r9, fp, sp, lr, pc}
    9f48:	streq	lr, [r8, -r5, lsl #22]
    9f4c:	stfned	f5, [r1], #836	; 0x344
    9f50:	andlt	pc, r4, r5, lsl #16
    9f54:	andcs	pc, r8, r5, lsl #16
    9f58:	strbtpl	r3, [fp], #-1027	; 0xfffffbfd
    9f5c:			; <UNDEFINED> instruction: 0xf816192f
    9f60:	stmdbcs	r0, {r0, r8, r9, sl, fp, ip}
    9f64:	movwcs	sp, #491	; 0x1eb
    9f68:			; <UNDEFINED> instruction: 0x4628703b
    9f6c:	pop	{r0, r1, ip, sp, pc}
    9f70:	stcne	15, cr8, [r0], #960	; 0x3c0
    9f74:			; <UNDEFINED> instruction: 0xf8893403
    9f78:			; <UNDEFINED> instruction: 0xf04f1000
    9f7c:	eorsvc	r0, r9, r2, lsr r1
    9f80:	teqeq	r5, pc, asr #32	; <UNPREDICTABLE>
    9f84:	strtpl	r1, [r9], #-2351	; 0xfffff6d1
    9f88:	stcne	7, cr14, [r1], #856	; 0x358
    9f8c:			; <UNDEFINED> instruction: 0xf8893403
    9f90:			; <UNDEFINED> instruction: 0xf04fb000
    9f94:	eorsvc	r0, r8, r0, lsr r0
    9f98:	strbtpl	r1, [fp], #-2351	; 0xfffff6d1
    9f9c:	strbmi	lr, [r4], -ip, asr #15
    9fa0:	andne	pc, r0, r9, lsl #17
    9fa4:			; <UNDEFINED> instruction: 0xf7f8e7c8
    9fa8:	strmi	lr, [r5], -r6, lsl #19
    9fac:	sbcsle	r2, ip, r0, lsl #16
    9fb0:	stmdbcs	r0, {r0, r4, r5, fp, ip, sp, lr}
    9fb4:			; <UNDEFINED> instruction: 0x462fd197
    9fb8:	ldrdcs	lr, [r1], -r5
    9fbc:	svclt	0x0000e78b
    9fc0:	cmnlt	fp, r3, lsl #16
    9fc4:			; <UNDEFINED> instruction: 0xf0032200
    9fc8:	blcs	fe00aed0 <__assert_fail@plt+0xfe00833c>
    9fcc:	andcc	fp, r1, #24, 30	; 0x60
    9fd0:	andle	r1, r1, fp, asr #24
    9fd4:	andle	r3, r3, r1, lsl #18
    9fd8:	svccc	0x0001f810
    9fdc:	mvnsle	r2, r0, lsl #22
    9fe0:			; <UNDEFINED> instruction: 0x47704610
    9fe4:			; <UNDEFINED> instruction: 0xe7fb461a
    9fe8:	strmi	fp, [r2], #-794	; 0xfffffce6
    9fec:	ldrbtlt	r1, [r0], #3651	; 0xe43
    9ff0:	mcrne	14, 2, r1, cr13, cr6, {2}
    9ff4:	svcmi	0x0001f813
    9ff8:	svcne	0x0001f815
    9ffc:	stfeqp	f7, [r1], #-656	; 0xfffffd70
    a000:			; <UNDEFINED> instruction: 0xf1a1428c
    a004:	strtmi	r0, [r2], -r1, ror #14
    a008:	andle	r4, sl, r8, lsl #12
    a00c:	svceq	0x0019f1bc
    a010:			; <UNDEFINED> instruction: 0xf024bf98
    a014:	svccs	0x00190220
    a018:			; <UNDEFINED> instruction: 0xf021bf98
    a01c:	addsmi	r0, r0, #32
    a020:	adcsmi	sp, r3, #4, 2
    a024:	andcs	sp, r0, r6, ror #3
    a028:			; <UNDEFINED> instruction: 0x4770bcf0
    a02c:	vldmialt	r0!, {s3-s18}
    a030:			; <UNDEFINED> instruction: 0x46104770
    a034:	svclt	0x00004770
    a038:	addlt	fp, r3, r0, lsr r5
    a03c:	strmi	r4, [r8], -r4, lsl #12
    a040:			; <UNDEFINED> instruction: 0xf7f89101
    a044:	stmdbls	r1, {r1, r2, r5, r7, r8, r9, fp, sp, lr, pc}
    a048:	strmi	r4, [r2], -r5, lsl #12
    a04c:			; <UNDEFINED> instruction: 0xf7f84620
    a050:	ldmiblt	r0!, {r1, r5, r6, r8, sl, fp, sp, lr, pc}^
    a054:	stmdbne	r0!, {r1, r5, r6, r8, sl, fp, ip, lr}^
    a058:	movweq	pc, #37282	; 0x91a2	; <UNPREDICTABLE>
    a05c:	svceq	0x00dff012
    a060:			; <UNDEFINED> instruction: 0xf383fab3
    a064:	tstcs	r1, r8, lsl #30
    a068:	cmpne	r3, #323584	; 0x4f000
    a06c:	sadd16mi	fp, r9, r8
    a070:	bcs	8365fc <__assert_fail@plt+0x833a68>
    a074:			; <UNDEFINED> instruction: 0xf043bf08
    a078:			; <UNDEFINED> instruction: 0xb12b0301
    a07c:	svccc	0x0001f810
    a080:	svclt	0x00182b09
    a084:	rscsle	r2, r9, r0, lsr #22
    a088:	ldclt	0, cr11, [r0, #-12]!
    a08c:	andlt	r4, r3, r8, lsl #12
    a090:	andcs	fp, r0, r0, lsr sp
    a094:	ldclt	0, cr11, [r0, #-12]!
    a098:	svcmi	0x00f8e92d
    a09c:			; <UNDEFINED> instruction: 0xb1a1460e
    a0a0:	pkhbtmi	r4, r0, r1, lsl #13
    a0a4:	bl	c4808c <__assert_fail@plt+0xc454f8>
    a0a8:			; <UNDEFINED> instruction: 0xf81e46ce
    a0ac:	stmdavs	r4, {r0, r8, r9, fp, ip, sp}
    a0b0:	eorlt	pc, r3, r4, asr r8	; <UNPREDICTABLE>
    a0b4:	cfmadd32cc	mvax2, mvfx4, mvfx1, mvfx5
    a0b8:	blcc	88114 <__assert_fail@plt+0x85580>
    a0bc:	eorcc	pc, r3, r4, asr r8	; <UNPREDICTABLE>
    a0c0:	mulle	r5, fp, r5
    a0c4:	strtmi	fp, [r8], lr, lsl #2
    a0c8:			; <UNDEFINED> instruction: 0x4630e7f4
    a0cc:	svchi	0x00f8e8bd
    a0d0:	mulne	r1, r9, r8
    a0d4:			; <UNDEFINED> instruction: 0xb1a64673
    a0d8:	beq	1c4d18 <__assert_fail@plt+0x1c2184>
    a0dc:	and	r4, r3, r7, asr #12
    a0e0:	svcne	0x0001f813
    a0e4:	andle	r4, r7, r3, asr r5
    a0e8:	svcgt	0x0001f817
    a0ec:	eoreq	pc, r1, r4, asr r8	; <UNPREDICTABLE>
    a0f0:	eorcs	pc, ip, r4, asr r8	; <UNPREDICTABLE>
    a0f4:	rscsle	r4, r3, r2, lsl #5
    a0f8:	mvnle	r2, r0, lsl #18
    a0fc:	pop	{r6, r9, sl, lr}
    a100:	stmdbcs	r0, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    a104:	strbmi	fp, [r0], -ip, lsl #30
    a108:	ldmfd	sp!, {sp}
    a10c:	svclt	0x00008ff8
    a110:	suble	r2, r8, r0, lsl #18
    a114:	svcmi	0x00f0e92d
    a118:			; <UNDEFINED> instruction: 0xf81b4693
    a11c:	addlt	sl, r3, r1, lsl #22
    a120:			; <UNDEFINED> instruction: 0xf1aa1843
    a124:	movwls	r0, #5217	; 0x1461
    a128:	nopeq	{42}	; 0x2a
    a12c:	svclt	0x00982c19
    a130:	stmdavc	r4, {r1, r3, r4, r7, r9, sl, lr}
    a134:	stmdbcc	r1, {r0, r1, r6, sl, fp, ip}
    a138:	strbeq	pc, [r1, #-420]!	; 0xfffffe5c	; <UNPREDICTABLE>
    a13c:	ldccs	6, cr4, [r9, #-608]	; 0xfffffda0
    a140:			; <UNDEFINED> instruction: 0xf024bf98
    a144:	strmi	r0, [r2, #1056]!	; 0x420
    a148:	tstlt	r9, #2
    a14c:	ldrb	r4, [r0, r0, asr #12]!
    a150:	ldrbmi	r9, [lr], -r1, lsl #24
    a154:	addsmi	r7, ip, #5570560	; 0x550000
    a158:	bl	2fe1e0 <__assert_fail@plt+0x2fb64c>
    a15c:	and	r0, r3, r1, lsl #18
    a160:	svcpl	0x0001f816
    a164:	andsle	r4, r2, lr, asr #10
    a168:			; <UNDEFINED> instruction: 0xf1a5781c
    a16c:	strtmi	r0, [pc], -r1, ror #24
    a170:			; <UNDEFINED> instruction: 0xf1a43301
    a174:			; <UNDEFINED> instruction: 0xf1be0e61
    a178:	svclt	0x00980f19
    a17c:	strteq	pc, [r0], #-36	; 0xffffffdc
    a180:	svceq	0x0019f1bc
    a184:			; <UNDEFINED> instruction: 0xf025bf98
    a188:	adcmi	r0, r7, #32, 14	; 0x800000
    a18c:	tstlt	r5, r8, ror #1
    a190:	strb	r4, [lr, r0, asr #12]
    a194:	andlt	r2, r3, r0
    a198:	svchi	0x00f0e8bd
    a19c:	rscsle	r2, sl, r0, lsl #26
    a1a0:	bicsle	r2, r3, r0, lsl #18
    a1a4:	strdcs	lr, [r0], -r6
    a1a8:	svclt	0x00004770
    a1ac:	ldrlt	fp, [r0, #-418]	; 0xfffffe5e
    a1b0:	orrslt	fp, r0, r2, lsl #1
    a1b4:	andsle	r3, r8, r1, lsl #20
    a1b8:	stmne	r4, {r0, r8, fp, ip, sp}
    a1bc:	and	r4, r3, r3, lsl #12
    a1c0:	blcs	881d4 <__assert_fail@plt+0x85640>
    a1c4:	andle	r4, r3, r3, lsr #5
    a1c8:	svccs	0x0001f811
    a1cc:	mvnsle	r2, r0, lsl #20
    a1d0:	andsvc	r2, sl, r0, lsl #4
    a1d4:	ldclt	0, cr11, [r0, #-8]
    a1d8:			; <UNDEFINED> instruction: 0x46104770
    a1dc:	andls	r9, r0, #1073741824	; 0x40000000
    a1e0:	stmda	r0, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    a1e4:	ldrdcs	lr, [r0, -sp]
    a1e8:	strmi	lr, [r3], -r4, ror #15
    a1ec:	svclt	0x0000e7f0
    a1f0:			; <UNDEFINED> instruction: 0x4605b570
    a1f4:			; <UNDEFINED> instruction: 0xb3247804
    a1f8:	b	fe8481e0 <__assert_fail@plt+0xfe84564c>
    a1fc:	stmdavs	r1, {r1, r3, r5, r9, sl, lr}
    a200:			; <UNDEFINED> instruction: 0xf812e002
    a204:	mvnslt	r4, r1, lsl #30
    a208:	andscc	pc, r4, r1, lsr r8	; <UNPREDICTABLE>
    a20c:	movwpl	pc, #1043	; 0x413	; <UNPREDICTABLE>
    a210:	ldmdavc	r1, {r0, r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    a214:	eorvc	r4, r9, ip, lsr #12
    a218:	ldmdavc	r6, {r0, r3, r4, r7, r8, ip, sp, pc}
    a21c:			; <UNDEFINED> instruction: 0xf8316801
    a220:			; <UNDEFINED> instruction: 0xf4111016
    a224:	svclt	0x00085100
    a228:	andle	r4, r2, fp, lsl #12
    a22c:	svclt	0x00082b00
    a230:			; <UNDEFINED> instruction: 0xf8124623
    a234:			; <UNDEFINED> instruction: 0xf8041f01
    a238:	stmdbcs	r0, {r0, r8, r9, sl, fp, ip}
    a23c:	smlattlt	r3, sp, r1, sp
    a240:			; <UNDEFINED> instruction: 0x46287019
    a244:			; <UNDEFINED> instruction: 0x4628bd70
    a248:	ldcllt	0, cr7, [r0, #-176]!	; 0xffffff50
    a24c:			; <UNDEFINED> instruction: 0x4606b570
    a250:			; <UNDEFINED> instruction: 0xb1a47804
    a254:	b	1cc823c <__assert_fail@plt+0x1cc56a8>
    a258:	tstcs	r0, r2, lsr r6
    a25c:			; <UNDEFINED> instruction: 0xf8356805
    a260:			; <UNDEFINED> instruction: 0xf4133014
    a264:	svclt	0x00085300
    a268:	andle	r4, r2, r9, lsl r6
    a26c:	svclt	0x00082900
    a270:			; <UNDEFINED> instruction: 0xf8124611
    a274:	stccs	15, cr4, [r0], {1}
    a278:	strdlt	sp, [r1, -r1]
    a27c:	ldrtmi	r7, [r0], -ip
    a280:	svclt	0x0000bd70
    a284:	ldrbmi	lr, [r0, sp, lsr #18]!
    a288:	mvnlt	r4, r8, lsl #13
    a28c:	strmi	r1, [r1], r7, asr #16
    a290:			; <UNDEFINED> instruction: 0x46044616
    a294:	and	r2, r4, r0, lsl #10
    a298:	svclt	0x00082d00
    a29c:	adcsmi	r4, ip, #89128960	; 0x5500000
    a2a0:	stmdavc	r1!, {r1, r3, ip, lr, pc}
    a2a4:			; <UNDEFINED> instruction: 0x46a24630
    a2a8:			; <UNDEFINED> instruction: 0xf7f83401
    a2ac:	stmdacs	r0, {r2, r7, r9, fp, sp, lr, pc}
    a2b0:	adcsmi	sp, ip, #-2147483588	; 0x8000003c
    a2b4:	mvnsle	r4, r5, lsl #12
    a2b8:	movwcs	fp, #301	; 0x12d
    a2bc:	andeq	lr, r9, r5, lsr #23
    a2c0:	pop	{r0, r1, r3, r5, ip, sp, lr}
    a2c4:			; <UNDEFINED> instruction: 0x464087f0
    a2c8:			; <UNDEFINED> instruction: 0x87f0e8bd
    a2cc:	ldrbtmi	r4, [sl], #-2561	; 0xfffff5ff
    a2d0:	svclt	0x00d8f7ff
    a2d4:	andeq	r0, r1, r2, lsr r2
    a2d8:	ldrbmi	lr, [r0, sp, lsr #18]!
    a2dc:	mvnslt	r4, r8, lsl #13
    a2e0:	strmi	r1, [r1], r7, asr #16
    a2e4:			; <UNDEFINED> instruction: 0x46044616
    a2e8:	beq	4642c <__assert_fail@plt+0x43898>
    a2ec:			; <UNDEFINED> instruction: 0xf1bae005
    a2f0:	svclt	0x00080f00
    a2f4:	adcsmi	r4, ip, #178257920	; 0xaa00000
    a2f8:	stmdavc	r1!, {r1, r3, ip, lr, pc}
    a2fc:			; <UNDEFINED> instruction: 0x46254630
    a300:			; <UNDEFINED> instruction: 0xf7f83401
    a304:	stmdacs	r0, {r3, r4, r6, r9, fp, sp, lr, pc}
    a308:	adcsmi	sp, ip, #1073741884	; 0x4000003c
    a30c:	mvnsle	r4, r2, lsl #13
    a310:	andeq	lr, r9, sl, lsr #23
    a314:	svceq	0x0000f1ba
    a318:	pop	{r0, ip, lr, pc}
    a31c:			; <UNDEFINED> instruction: 0x464087f0
    a320:			; <UNDEFINED> instruction: 0x87f0e8bd
    a324:	ldrbtmi	r4, [sl], #-2561	; 0xfffff5ff
    a328:	svclt	0x00d6f7ff
    a32c:	ldrdeq	r0, [r1], -sl
    a330:			; <UNDEFINED> instruction: 0x212fb510
    a334:			; <UNDEFINED> instruction: 0xf7f84604
    a338:			; <UNDEFINED> instruction: 0xb120eb3c
    a33c:			; <UNDEFINED> instruction: 0x4010e8bd
    a340:			; <UNDEFINED> instruction: 0xf7f83001
    a344:	strtmi	fp, [r0], -r1, ror #21
    a348:			; <UNDEFINED> instruction: 0x4010e8bd
    a34c:	blt	ff748334 <__assert_fail@plt+0xff7457a0>
    a350:			; <UNDEFINED> instruction: 0x212fb538
    a354:			; <UNDEFINED> instruction: 0xf7f84605
    a358:	cmnlt	r0, ip, lsr #22
    a35c:			; <UNDEFINED> instruction: 0x1c601b44
    a360:	svc	0x0080f7f7
    a364:	strtmi	r4, [r2], -r9, lsr #12
    a368:			; <UNDEFINED> instruction: 0xf7f84605
    a36c:	movwcs	lr, #2706	; 0xa92
    a370:	strpl	r4, [fp, #-1576]!	; 0xfffff9d8
    a374:	stmdami	r3, {r3, r4, r5, r8, sl, fp, ip, sp, pc}
    a378:	ldrhtmi	lr, [r8], -sp
    a37c:			; <UNDEFINED> instruction: 0xf7f84478
    a380:	svclt	0x0000bac3
    a384:			; <UNDEFINED> instruction: 0x00010eb4
    a388:	andcs	fp, r1, pc, lsl #8
    a38c:	addlt	fp, r3, r0, lsl #10
    a390:	ldrsbtgt	pc, [ip], -pc	; <UNPREDICTABLE>
    a394:	blmi	3f4bac <__assert_fail@plt+0x3f2018>
    a398:			; <UNDEFINED> instruction: 0xf85244fc
    a39c:			; <UNDEFINED> instruction: 0xf85c1b04
    a3a0:	ldmdavs	fp, {r0, r1, ip, sp}
    a3a4:			; <UNDEFINED> instruction: 0xf04f9301
    a3a8:	andls	r0, r0, #0, 6
    a3ac:	blx	ff4483b2 <__assert_fail@plt+0xff44581e>
    a3b0:	blmi	21cbdc <__assert_fail@plt+0x21a048>
    a3b4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    a3b8:	blls	64428 <__assert_fail@plt+0x61894>
    a3bc:	qaddle	r4, sl, r4
    a3c0:			; <UNDEFINED> instruction: 0xf85db003
    a3c4:	andlt	lr, r4, r4, lsl #22
    a3c8:			; <UNDEFINED> instruction: 0xf7f84770
    a3cc:	svclt	0x0000e87a
    a3d0:	andeq	r4, r2, ip, lsr #18
    a3d4:	andeq	r0, r0, r0, lsl #6
    a3d8:	andeq	r4, r2, r0, lsl r9
    a3dc:	andcs	fp, r0, pc, lsl #8
    a3e0:	addlt	fp, r3, r0, lsl #10
    a3e4:	ldrsbtgt	pc, [ip], -pc	; <UNPREDICTABLE>
    a3e8:	blmi	3f4c00 <__assert_fail@plt+0x3f206c>
    a3ec:			; <UNDEFINED> instruction: 0xf85244fc
    a3f0:			; <UNDEFINED> instruction: 0xf85c1b04
    a3f4:	ldmdavs	fp, {r0, r1, ip, sp}
    a3f8:			; <UNDEFINED> instruction: 0xf04f9301
    a3fc:	andls	r0, r0, #0, 6
    a400:	blx	fe9c8406 <__assert_fail@plt+0xfe9c5872>
    a404:	blmi	21cc30 <__assert_fail@plt+0x21a09c>
    a408:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    a40c:	blls	6447c <__assert_fail@plt+0x618e8>
    a410:	qaddle	r4, sl, r4
    a414:			; <UNDEFINED> instruction: 0xf85db003
    a418:	andlt	lr, r4, r4, lsl #22
    a41c:			; <UNDEFINED> instruction: 0xf7f84770
    a420:	svclt	0x0000e850
    a424:	ldrdeq	r4, [r2], -r8
    a428:	andeq	r0, r0, r0, lsl #6
    a42c:			; <UNDEFINED> instruction: 0x000248bc
    a430:	andcs	fp, r3, pc, lsl #8
    a434:	addlt	fp, r3, r0, lsl #10
    a438:	ldrsbtgt	pc, [ip], -pc	; <UNPREDICTABLE>
    a43c:	blmi	3f4c54 <__assert_fail@plt+0x3f20c0>
    a440:			; <UNDEFINED> instruction: 0xf85244fc
    a444:			; <UNDEFINED> instruction: 0xf85c1b04
    a448:	ldmdavs	fp, {r0, r1, ip, sp}
    a44c:			; <UNDEFINED> instruction: 0xf04f9301
    a450:	andls	r0, r0, #0, 6
    a454:	blx	1f4845a <__assert_fail@plt+0x1f458c6>
    a458:	blmi	21cc84 <__assert_fail@plt+0x21a0f0>
    a45c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    a460:	blls	644d0 <__assert_fail@plt+0x6193c>
    a464:	qaddle	r4, sl, r4
    a468:			; <UNDEFINED> instruction: 0xf85db003
    a46c:	andlt	lr, r4, r4, lsl #22
    a470:			; <UNDEFINED> instruction: 0xf7f84770
    a474:	svclt	0x0000e826
    a478:	andeq	r4, r2, r4, lsl #17
    a47c:	andeq	r0, r0, r0, lsl #6
    a480:	andeq	r4, r2, r8, ror #16
    a484:	andcs	fp, r2, pc, lsl #8
    a488:	addlt	fp, r3, r0, lsl #10
    a48c:	ldrsbtgt	pc, [ip], -pc	; <UNPREDICTABLE>
    a490:	blmi	3f4ca8 <__assert_fail@plt+0x3f2114>
    a494:			; <UNDEFINED> instruction: 0xf85244fc
    a498:			; <UNDEFINED> instruction: 0xf85c1b04
    a49c:	ldmdavs	fp, {r0, r1, ip, sp}
    a4a0:			; <UNDEFINED> instruction: 0xf04f9301
    a4a4:	andls	r0, r0, #0, 6
    a4a8:	blx	14c84ae <__assert_fail@plt+0x14c591a>
    a4ac:	blmi	21ccd8 <__assert_fail@plt+0x21a144>
    a4b0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    a4b4:	blls	64524 <__assert_fail@plt+0x61990>
    a4b8:	qaddle	r4, sl, r4
    a4bc:			; <UNDEFINED> instruction: 0xf85db003
    a4c0:	andlt	lr, r4, r4, lsl #22
    a4c4:			; <UNDEFINED> instruction: 0xf7f74770
    a4c8:	svclt	0x0000effc
    a4cc:	andeq	r4, r2, r0, lsr r8
    a4d0:	andeq	r0, r0, r0, lsl #6
    a4d4:	andeq	r4, r2, r4, lsl r8
    a4d8:	svclt	0x0022f7f7
    a4dc:			; <UNDEFINED> instruction: 0x4607b4f0
    a4e0:	cdpcs	8, 0, cr7, cr9, cr6, {0}
    a4e4:	mcrcs	15, 1, fp, cr0, cr8, {0}
    a4e8:			; <UNDEFINED> instruction: 0xf817d105
    a4ec:	cdpcs	15, 0, cr6, cr9, cr1, {0}
    a4f0:	mcrcs	15, 1, fp, cr0, cr8, {0}
    a4f4:			; <UNDEFINED> instruction: 0xf1a6d0f9
    a4f8:	andcs	r0, r0, r0, lsr ip
    a4fc:	blx	17d2904 <__assert_fail@plt+0x17cfd70>
    a500:	blcs	287338 <__assert_fail@plt+0x2847a4>
    a504:	stmdane	r3, {r1, r2, r4, fp, ip, lr, pc}
    a508:	svcvs	0x0001f817
    a50c:	andeq	lr, r1, #66560	; 0x10400
    a510:	ldrsbmi	r1, [r2, #-139]	; 0xffffff75
    a514:	bl	1050588 <__assert_fail@plt+0x104d9f4>
    a518:	ldmne	ip, {r1, r9}^
    a51c:	streq	lr, [r2, #-2882]	; 0xfffff4be
    a520:	andeq	lr, ip, r4, lsl fp
    a524:	mvnvc	lr, r5, asr #22
    a528:	ldfeqd	f7, [r0], #-664	; 0xfffffd68
    a52c:			; <UNDEFINED> instruction: 0xf38cfa5f
    a530:	stmible	r8!, {r0, r3, r8, r9, fp, sp}^
    a534:			; <UNDEFINED> instruction: 0x4770bcf0
    a538:			; <UNDEFINED> instruction: 0xf1a27802
    a53c:	sbcslt	r0, r9, #48, 6	; 0xc0000000
    a540:	stmdble	sp, {r0, r3, r8, fp, sp}
    a544:	movteq	pc, #4514	; 0x11a2	; <UNPREDICTABLE>
    a548:	svclt	0x009c2b05
    a54c:	teqeq	r7, #-2147483608	; 0x80000028	; <UNPREDICTABLE>
    a550:	stmdble	r6, {r0, r1, r3, r4, r8}
    a554:	msreq	SPSR_c, #-2147483608	; 0x80000028
    a558:	ldmdale	r8, {r0, r2, r8, r9, fp, sp}
    a55c:	cmpeq	r7, #-2147483608	; 0x80000028	; <UNPREDICTABLE>
    a560:	stmdavc	r2, {r0, r1, r3, r4, r8}^
    a564:	eorseq	pc, r0, r2, lsr #3
    a568:	stmdbcs	r9, {r0, r6, r7, r9, ip, sp, pc}
    a56c:			; <UNDEFINED> instruction: 0xf1a2d905
    a570:	stmdbcs	r5, {r0, r6, r8}
    a574:			; <UNDEFINED> instruction: 0xf1a2d803
    a578:	ldrmi	r0, [r8], #-55	; 0xffffffc9
    a57c:			; <UNDEFINED> instruction: 0xf1a24770
    a580:	stmdbcs	r5, {r0, r5, r6, r8}
    a584:			; <UNDEFINED> instruction: 0xf1a2d803
    a588:	ldrmi	r0, [r8], #-87	; 0xffffffa9
    a58c:			; <UNDEFINED> instruction: 0xf04f4770
    a590:			; <UNDEFINED> instruction: 0x477030ff
    a594:	ldr	fp, [r3, #-257]	; 0xfffffeff
    a598:	ldrbmi	r4, [r0, -r8, lsl #12]!
    a59c:	ldmdacs	r9, {r0, r6, fp, ip, sp}
    a5a0:	andcs	fp, r0, ip, lsl #31
    a5a4:	ldrbmi	r2, [r0, -r1]!
    a5a8:	ldmdacs	r9, {r0, r5, r6, fp, ip, sp}
    a5ac:	andcs	fp, r0, ip, lsl #31
    a5b0:	ldrbmi	r2, [r0, -r1]!
    a5b4:	msreq	SPSR_c, #160, 2	; 0x28
    a5b8:	svclt	0x00982b19
    a5bc:	eoreq	pc, r0, r0, lsr #32
    a5c0:	svclt	0x00004770
    a5c4:	movteq	pc, #4512	; 0x11a0	; <UNPREDICTABLE>
    a5c8:	svclt	0x00982b19
    a5cc:	eoreq	pc, r0, r0, asr #32
    a5d0:	svclt	0x00004770
    a5d4:	mvnlt	r7, r3, lsl #16
    a5d8:			; <UNDEFINED> instruction: 0x4604b410
    a5dc:			; <UNDEFINED> instruction: 0xf814e002
    a5e0:			; <UNDEFINED> instruction: 0xb1a33f01
    a5e4:	svceq	0x0080f013
    a5e8:	subeq	pc, r1, #-1073741784	; 0xc0000028
    a5ec:	tstcs	r1, ip, lsl #30
    a5f0:	bcs	6529f8 <__assert_fail@plt+0x64fe64>
    a5f4:	andcs	fp, r0, #140, 30	; 0x230
    a5f8:	andeq	pc, r1, #1
    a5fc:	rscle	r2, lr, r0, lsl #20
    a600:	nopeq	{67}	; 0x43
    a604:			; <UNDEFINED> instruction: 0xf8147023
    a608:	blcs	1a214 <__assert_fail@plt+0x17680>
    a60c:			; <UNDEFINED> instruction: 0xf85dd1ea
    a610:	ldrbmi	r4, [r0, -r4, lsl #22]!
    a614:	svclt	0x00004770
    a618:	mvnlt	r7, r3, lsl #16
    a61c:			; <UNDEFINED> instruction: 0x4604b410
    a620:			; <UNDEFINED> instruction: 0xf814e002
    a624:			; <UNDEFINED> instruction: 0xb1a33f01
    a628:	svceq	0x0080f013
    a62c:	rsbeq	pc, r1, #-1073741784	; 0xc0000028
    a630:	tstcs	r1, ip, lsl #30
    a634:	bcs	652a3c <__assert_fail@plt+0x64fea8>
    a638:	andcs	fp, r0, #140, 30	; 0x230
    a63c:	andeq	pc, r1, #1
    a640:	rscle	r2, lr, r0, lsl #20
    a644:	nopeq	{35}	; 0x23
    a648:			; <UNDEFINED> instruction: 0xf8147023
    a64c:	blcs	1a258 <__assert_fail@plt+0x176c4>
    a650:			; <UNDEFINED> instruction: 0xf85dd1ea
    a654:	ldrbmi	r4, [r0, -r4, lsl #22]!
    a658:	svclt	0x00004770
    a65c:	eorsle	r4, r9, r8, lsl #5
    a660:	stmdavc	r3, {r4, r5, r6, r7, sl, ip, sp, pc}
    a664:	strmi	fp, [sl], -fp, lsr #6
    a668:	ands	r4, r3, r4, lsl #12
    a66c:	mulle	sp, r8, r2
    a670:			; <UNDEFINED> instruction: 0xf1a02919
    a674:	ldrmi	r0, [sp], -r1, ror #14
    a678:			; <UNDEFINED> instruction: 0xf023bf98
    a67c:	svccs	0x00190520
    a680:	svclt	0x00984606
    a684:	strteq	pc, [r0], -r0, lsr #32
    a688:	tstle	lr, lr, lsr #5
    a68c:	svccc	0x0001f814
    a690:	cmnlt	r3, r1, lsl r6
    a694:	bleq	886e4 <__assert_fail@plt+0x85b50>
    a698:	msreq	SPSR_c, r3, lsr #3
    a69c:	stmdacs	r0, {r2, r3, r4, r7, r9, sl, lr}
    a6a0:	ldmdbcs	r9, {r2, r5, r6, r7, r8, ip, lr, pc}
    a6a4:			; <UNDEFINED> instruction: 0xf02cbf98
    a6a8:	bl	feb0d730 <__assert_fail@plt+0xfeb0ab9c>
    a6ac:	ldcllt	0, cr0, [r0]
    a6b0:	stmdavc	r8, {r4, r5, r6, r8, r9, sl, lr}
    a6b4:	stceq	0, cr15, [r0], {79}	; 0x4f
    a6b8:	strbeq	pc, [r1, -r0, lsr #3]!	; <UNPREDICTABLE>
    a6bc:	rscsle	r2, r6, r0, lsl #16
    a6c0:	svclt	0x00982f19
    a6c4:	eoreq	pc, r0, r0, lsr #32
    a6c8:	ldmdbcs	r9, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    a6cc:			; <UNDEFINED> instruction: 0xf023bf98
    a6d0:	ldrb	r0, [r5, r0, lsr #24]!
    a6d4:	ldrbmi	r2, [r0, -r0]!
    a6d8:	svclt	0x00182a00
    a6dc:	andsle	r4, sp, r8, lsl #5
    a6e0:	stmdbcc	r1, {r0, r9, fp, ip, sp}
    a6e4:	stmne	r4, {r4, r5, sl, ip, sp, pc}
    a6e8:			; <UNDEFINED> instruction: 0xb1a3e002
    a6ec:			; <UNDEFINED> instruction: 0xd1124293
    a6f0:			; <UNDEFINED> instruction: 0xf1a37803
    a6f4:	bcs	64b000 <__assert_fail@plt+0x64846c>
    a6f8:	svccs	0x0001f811
    a6fc:			; <UNDEFINED> instruction: 0xf043bf98
    a700:			; <UNDEFINED> instruction: 0xf1a20320
    a704:	cfldr32cs	mvfx0, [r9, #-260]	; 0xfffffefc
    a708:			; <UNDEFINED> instruction: 0xf042bf98
    a70c:	adcmi	r0, r0, #32, 4
    a710:	andeq	pc, r1, r0, lsl #2
    a714:	bne	fe63eec0 <__assert_fail@plt+0xfe63c32c>
    a718:			; <UNDEFINED> instruction: 0x4770bc30
    a71c:	ldrbmi	r2, [r0, -r0]!
    a720:	andle	r4, r0, r1, lsl #5
    a724:	andcs	lr, r0, r0, ror #8
    a728:	svclt	0x00004770
    a72c:	andsle	r4, ip, r8, lsl #5
    a730:	stmdavc	r2, {r4, sl, ip, sp, pc}
    a734:	stmdblt	sl!, {r2, r3, fp, ip, sp, lr}
    a738:			; <UNDEFINED> instruction: 0xf810e00d
    a73c:			; <UNDEFINED> instruction: 0xf8112f01
    a740:	cmplt	r2, r1, lsl #30
    a744:			; <UNDEFINED> instruction: 0xf384fab4
    a748:	adcmi	r0, r2, #1490944	; 0x16c000
    a74c:			; <UNDEFINED> instruction: 0xf043bf18
    a750:	blcs	b35c <__assert_fail@plt+0x87c8>
    a754:	adcmi	sp, r2, #241	; 0xf1
    a758:	andcs	fp, r0, r8, lsl #30
    a75c:	subslt	sp, r2, #2
    a760:	bne	4370e8 <__assert_fail@plt+0x434554>
    a764:	blmi	1488e0 <__assert_fail@plt+0x145d4c>
    a768:	andcs	r4, r0, r0, ror r7
    a76c:	svclt	0x00004770
    a770:			; <UNDEFINED> instruction: 0x4604b5f8
    a774:	addmi	fp, fp, #-1073741778	; 0xc000002e
    a778:	ldmdale	r2, {r0, r1, r2, r3, r4, r9, sl, lr}
    a77c:	stmdbne	r5, {r0, r2, r3, r6, r7, r9, fp, ip}^
    a780:	addsmi	sp, r0, #-268435456	; 0xf0000000
    a784:	andle	r4, lr, r6, lsl r6
    a788:			; <UNDEFINED> instruction: 0x4631463a
    a78c:			; <UNDEFINED> instruction: 0xf7ff4620
    a790:	cmplt	r0, fp, lsr #24	; <UNPREDICTABLE>
    a794:	adcmi	r3, r5, #16777216	; 0x1000000
    a798:	adcmi	sp, r6, #201326592	; 0xc000000
    a79c:			; <UNDEFINED> instruction: 0x4630d1f4
    a7a0:	strdcs	fp, [r0], -r8
    a7a4:			; <UNDEFINED> instruction: 0x4620bdf8
    a7a8:	svclt	0x0000bdf8
    a7ac:			; <UNDEFINED> instruction: 0x4605b538
    a7b0:	cmplt	ip, r4, lsl #16
    a7b4:	svc	0x00a2f7f7
    a7b8:	strmi	r4, [r1], -fp, lsr #12
    a7bc:			; <UNDEFINED> instruction: 0xf852680a
    a7c0:	andsvc	r2, sl, r4, lsr #32
    a7c4:	svcmi	0x0001f813
    a7c8:	mvnsle	r2, r0, lsl #24
    a7cc:	ldclt	6, cr4, [r8, #-160]!	; 0xffffff60
    a7d0:	bcc	76f80 <__assert_fail@plt+0x743ec>
    a7d4:	mvnsmi	lr, sp, lsr #18
    a7d8:	bl	120f4 <__assert_fail@plt+0xf560>
    a7dc:	cdpne	8, 4, cr0, cr15, cr2, {0}
    a7e0:	svcmi	0x0001f815
    a7e4:	svcvs	0x0001f817
    a7e8:			; <UNDEFINED> instruction: 0xd00842b4
    a7ec:	svc	0x008cf7f7
    a7f0:			; <UNDEFINED> instruction: 0xf8536803
    a7f4:			; <UNDEFINED> instruction: 0xf8532026
    a7f8:	addsmi	r3, sl, #36	; 0x24
    a7fc:	strmi	sp, [r8, #260]!	; 0x104
    a800:	andcs	sp, r0, lr, ror #3
    a804:	ldrhhi	lr, [r0, #141]!	; 0x8d
    a808:	pop	{r5, r7, r8, r9, fp, ip}
    a80c:			; <UNDEFINED> instruction: 0x461081f0
    a810:	svclt	0x00004770
    a814:	andcs	fp, r1, #16, 2
    a818:	bllt	ac881c <__assert_fail@plt+0xac5c88>
    a81c:	svclt	0x00004770
    a820:	andcs	fp, r0, #16, 2
    a824:	bllt	948828 <__assert_fail@plt+0x945c94>
    a828:	svclt	0x00004770
    a82c:	bmi	4b7870 <__assert_fail@plt+0x4b4cdc>
    a830:	addlt	fp, r3, r0, lsl #10
    a834:	ldrbtmi	r4, [sl], #-2833	; 0xfffff4ef
    a838:	ldmpl	r3, {r2, fp, ip, pc}^
    a83c:	movwls	r6, #6171	; 0x181b
    a840:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    a844:	stmdbge	r5, {r7, r8, ip, sp, pc}
    a848:			; <UNDEFINED> instruction: 0xf7ff9100
    a84c:	bmi	348d20 <__assert_fail@plt+0x34618c>
    a850:	ldrbtmi	r4, [sl], #-2826	; 0xfffff4f6
    a854:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    a858:	subsmi	r9, sl, r1, lsl #22
    a85c:	andlt	sp, r3, r9, lsl #2
    a860:	bl	1489dc <__assert_fail@plt+0x145e48>
    a864:	ldrbmi	fp, [r0, -r4]!
    a868:	ldrbtmi	r4, [r8], #-2054	; 0xfffff7fa
    a86c:	ldmdb	r4!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    a870:			; <UNDEFINED> instruction: 0xf7f7e7ed
    a874:	svclt	0x0000ee26
    a878:	andeq	r4, r2, lr, lsl #9
    a87c:	andeq	r0, r0, r0, lsl #6
    a880:	andeq	r4, r2, r2, ror r4
    a884:	andeq	pc, r0, lr, lsl #9
    a888:	bmi	7f78cc <__assert_fail@plt+0x7f4d38>
    a88c:	addlt	fp, r2, r0, lsl r5
    a890:	ldrbtmi	r4, [sl], #-2846	; 0xfffff4e2
    a894:	ldcmi	8, cr9, [lr], {4}
    a898:	ldrbtmi	r5, [ip], #-2259	; 0xfffff72d
    a89c:	movwls	r6, #6171	; 0x181b
    a8a0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    a8a4:	stmdbge	r5, {r3, r7, r8, ip, sp, pc}
    a8a8:			; <UNDEFINED> instruction: 0xf7ff9100
    a8ac:	orrslt	pc, r8, r3, lsl #18
    a8b0:	blmi	59d118 <__assert_fail@plt+0x59a584>
    a8b4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    a8b8:	blls	64928 <__assert_fail@plt+0x61d94>
    a8bc:	qaddle	r4, sl, r9
    a8c0:	pop	{r1, ip, sp, pc}
    a8c4:	andlt	r4, r4, r0, lsl r0
    a8c8:	ldmdami	r3, {r4, r5, r6, r8, r9, sl, lr}
    a8cc:			; <UNDEFINED> instruction: 0xf7f84478
    a8d0:			; <UNDEFINED> instruction: 0xe7ece81e
    a8d4:	ldcl	7, cr15, [r4, #988]!	; 0x3dc
    a8d8:	svc	0x00a4f7f7
    a8dc:	stmiapl	r3!, {r0, r1, r2, r3, r8, r9, fp, lr}^
    a8e0:	stmdavs	r2, {r0, r1, r3, r4, fp, sp, lr}
    a8e4:	andle	r2, r8, r6, lsl sl
    a8e8:	andscs	r4, r6, #851968	; 0xd0000
    a8ec:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    a8f0:	mrc	7, 3, APSR_nzcv, cr0, cr7, {7}
    a8f4:			; <UNDEFINED> instruction: 0xf7f72002
    a8f8:	stmdami	sl, {r1, r3, r4, r5, r8, r9, sl, fp, sp, lr, pc}
    a8fc:	tstcs	r1, r5, lsr #4
    a900:			; <UNDEFINED> instruction: 0xf7f74478
    a904:	ldrb	lr, [r5, r8, ror #28]!
    a908:	andeq	r4, r2, r2, lsr r4
    a90c:	andeq	r0, r0, r0, lsl #6
    a910:	andeq	r4, r2, sl, lsr #8
    a914:	andeq	r4, r2, r0, lsl r4
    a918:	andeq	pc, r0, ip, lsr #8
    a91c:	andeq	r0, r0, r4, lsl #6
    a920:	andeq	r0, r1, lr, ror #5
    a924:			; <UNDEFINED> instruction: 0x000102b4
    a928:	mvnsmi	lr, #737280	; 0xb4000
    a92c:	ldrmi	fp, [lr], -r3, lsl #1
    a930:	pkhbtmi	r4, r0, r5, lsl #12
    a934:	andls	r4, r1, #12, 12	; 0xc00000
    a938:	svc	0x003cf7f7
    a93c:	smlsdcs	r1, r8, r3, fp
    a940:	strtmi	r3, [r1], -r1
    a944:	svc	0x0036f7f7
    a948:	smladxcc	r1, fp, r6, r4
    a94c:	mvnsle	r2, r0, lsl #16
    a950:			; <UNDEFINED> instruction: 0x21041c98
    a954:	svc	0x0096f7f7
    a958:	biclt	r4, r0, r7, lsl #12
    a95c:	andhi	pc, r0, r0, asr #17
    a960:	strbmi	r4, [r0], -r1, lsr #12
    a964:	svc	0x0026f7f7
    a968:			; <UNDEFINED> instruction: 0x46b9b1b8
    a96c:	stmdaeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    a970:	andvc	r1, r5, r3, asr #24
    a974:			; <UNDEFINED> instruction: 0xf8494621
    a978:	ldrmi	r3, [r8], -r4, lsl #30
    a97c:	stmdaeq	r1, {r3, r8, ip, sp, lr, pc}
    a980:	svc	0x0018f7f7
    a984:	mvnsle	r2, r0, lsl #16
    a988:			; <UNDEFINED> instruction: 0xf8c6b10e
    a98c:	ldrtmi	r8, [r8], -r0
    a990:	pop	{r0, r1, ip, sp, pc}
    a994:	strdcs	r8, [r2], -r0
    a998:			; <UNDEFINED> instruction: 0xf04fe7db
    a99c:	ldrb	r0, [r3, r1, lsl #16]!
    a9a0:	ldrbmi	lr, [r0, sp, lsr #18]!
    a9a4:	strmi	r4, [sp], -r4, lsl #12
    a9a8:	stmda	r8!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    a9ac:			; <UNDEFINED> instruction: 0xf0002800
    a9b0:	strcs	r8, [r1], -r3, lsl #1
    a9b4:	strtmi	r3, [r9], -r1
    a9b8:	stmda	r0!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    a9bc:			; <UNDEFINED> instruction: 0x36014633
    a9c0:	mvnsle	r2, r0, lsl #16
    a9c4:			; <UNDEFINED> instruction: 0xf0133302
    a9c8:	b	13de6d0 <__assert_fail@plt+0x13dbb3c>
    a9cc:	smulbble	fp, r3, r9
    a9d0:			; <UNDEFINED> instruction: 0xf7f74620
    a9d4:	ldrdcc	lr, [r1], -lr	; <UNPREDICTABLE>
    a9d8:	andeq	lr, r0, r9, lsl fp
    a9dc:	strcs	fp, [r1], -ip, lsr #30
    a9e0:	rsble	r2, r1, #0, 12
    a9e4:	stcl	7, cr15, [r6], #-988	; 0xfffffc24
    a9e8:	stmdacs	r0, {r7, r9, sl, lr}
    a9ec:	strmi	sp, [r1], #89	; 0x59
    a9f0:	svcne	0x00074621
    a9f4:			; <UNDEFINED> instruction: 0x464846b2
    a9f8:			; <UNDEFINED> instruction: 0xf7f7464c
    a9fc:	strtmi	lr, [r9], -sl, lsl #28
    aa00:			; <UNDEFINED> instruction: 0xf7f84620
    aa04:			; <UNDEFINED> instruction: 0xb328e83c
    aa08:	andge	pc, r0, r0, lsl #17
    aa0c:	blcs	268aa0 <__assert_fail@plt+0x265f0c>
    aa10:	blcs	83a678 <__assert_fail@plt+0x837ae4>
    aa14:			; <UNDEFINED> instruction: 0xf814d105
    aa18:	blcs	25a624 <__assert_fail@plt+0x257a90>
    aa1c:	blcs	83a684 <__assert_fail@plt+0x837af0>
    aa20:	mcrne	0, 2, sp, cr3, cr9, {7}
    aa24:	stmdale	fp, {r2, r3, r4, r7, r9, lr}
    aa28:	and	r4, r3, r3, lsl #12
    aa2c:			; <UNDEFINED> instruction: 0xf883429c
    aa30:	andle	sl, r5, r0
    aa34:	stccs	8, cr15, [r1, #-76]	; 0xffffffb4
    aa38:	svclt	0x00182a09
    aa3c:	rscsle	r2, r5, r0, lsr #20
    aa40:	svcmi	0x0004f847
    aa44:	strtmi	r1, [r9], -r4, asr #24
    aa48:	strtmi	r3, [r0], -r1, lsl #12
    aa4c:	ldmda	r6, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    aa50:	bicsle	r2, r9, r0, lsl #16
    aa54:	blcs	268ae8 <__assert_fail@plt+0x265f54>
    aa58:	blcs	83a6c0 <__assert_fail@plt+0x837b2c>
    aa5c:			; <UNDEFINED> instruction: 0xf814d105
    aa60:	blcs	25a66c <__assert_fail@plt+0x257ad8>
    aa64:	blcs	83a6cc <__assert_fail@plt+0x837b38>
    aa68:			; <UNDEFINED> instruction: 0x4620d0f9
    aa6c:	mrc	7, 4, APSR_nzcv, cr0, cr7, {7}
    aa70:	stmdane	r3!, {r0, fp, ip, sp}
    aa74:	tstcs	r0, sl, lsl #4
    aa78:	addsmi	lr, ip, #2
    aa7c:	stmdale	r5, {r0, r3, r4, r6, ip, sp, lr}
    aa80:	stmdbcs	r1, {r0, r1, r4, fp, ip, sp, lr, pc}
    aa84:	svclt	0x00182a09
    aa88:	rscsle	r2, r6, r0, lsr #20
    aa8c:	strhcs	r0, [r0, -r3]
    aa90:	andeq	lr, r3, #8, 22	; 0x2000
    aa94:	strbmi	r3, [r3], #-776	; 0xfffffcf8
    aa98:	eormi	pc, r6, r8, asr #16
    aa9c:			; <UNDEFINED> instruction: 0x60514599
    aaa0:	strbmi	sp, [r0], -sp, lsl #2
    aaa4:			; <UNDEFINED> instruction: 0x87f0e8bd
    aaa8:			; <UNDEFINED> instruction: 0xf04f200c
    aaac:			; <UNDEFINED> instruction: 0xf7f70800
    aab0:			; <UNDEFINED> instruction: 0x4640ef9c
    aab4:			; <UNDEFINED> instruction: 0x87f0e8bd
    aab8:	stmdbeq	r8, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    aabc:	blmi	1848e4 <__assert_fail@plt+0x181d50>
    aac0:	andspl	pc, pc, #64, 4
    aac4:	stmdami	r5, {r2, r8, fp, lr}
    aac8:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    aacc:	ldrbtmi	r3, [r8], #-788	; 0xfffffcec
    aad0:	stmda	r0!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    aad4:	andeq	r0, r1, r4, asr r1
    aad8:	andeq	r0, r1, sl, lsr #1
    aadc:	andeq	r0, r1, r6, lsr #2
    aae0:			; <UNDEFINED> instruction: 0x4616b5f8
    aae4:	blcs	828af8 <__assert_fail@plt+0x825f64>
    aae8:			; <UNDEFINED> instruction: 0xf810d103
    aaec:	blcs	81a6f8 <__assert_fail@plt+0x817b64>
    aaf0:	strcs	sp, [r0], #-251	; 0xffffff05
    aaf4:	strtmi	r1, [r7], -sp, lsl #30
    aaf8:			; <UNDEFINED> instruction: 0xd01242b4
    aafc:			; <UNDEFINED> instruction: 0xf8452120
    ab00:			; <UNDEFINED> instruction: 0xf7f70f04
    ab04:	strcc	lr, [r1], #-3672	; 0xfffff1a8
    ab08:	cmplt	r0, r3, lsl #12
    ab0c:	blvc	88b14 <__assert_fail@plt+0x85f80>
    ab10:	blcs	828c84 <__assert_fail@plt+0x8260f0>
    ab14:			; <UNDEFINED> instruction: 0xf810d103
    ab18:	blcs	81a724 <__assert_fail@plt+0x817b90>
    ab1c:	blcs	3ef10 <__assert_fail@plt+0x3c37c>
    ab20:	strtmi	sp, [r0], -sl, ror #3
    ab24:	svclt	0x0000bdf8
    ab28:	strcs	fp, [r0], #-1528	; 0xfffffa08
    ab2c:	strmi	r1, [r3], -sp, lsl #30
    ab30:			; <UNDEFINED> instruction: 0x46274616
    ab34:			; <UNDEFINED> instruction: 0xf845e00a
    ab38:	strcc	r3, [r1], #-3844	; 0xfffff0fc
    ab3c:	mrc	7, 1, APSR_nzcv, cr10, cr7, {7}
    ab40:	strmi	fp, [r3], -r8, asr #2
    ab44:	blvc	88b58 <__assert_fail@plt+0x85fc4>
    ab48:			; <UNDEFINED> instruction: 0xb1217841
    ab4c:			; <UNDEFINED> instruction: 0x461842b4
    ab50:	teqeq	sl, pc, asr #32	; <UNPREDICTABLE>
    ab54:	strtmi	sp, [r0], -pc, ror #3
    ab58:	svclt	0x0000bdf8
    ab5c:	blmi	8dd3ec <__assert_fail@plt+0x8da858>
    ab60:	ldrlt	r4, [r0, #-1146]!	; 0xfffffb86
    ab64:	ldmpl	r3, {r0, r3, r7, ip, sp, pc}^
    ab68:	movwls	r6, #30747	; 0x781b
    ab6c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    ab70:	eorsle	r2, r3, r0, lsl #16
    ab74:	bge	b5788 <__assert_fail@plt+0xb2bf4>
    ab78:	stmdbge	r1, {r2, r3, r9, sl, lr}
    ab7c:			; <UNDEFINED> instruction: 0xff0cf7fe
    ab80:	cmplt	r8, #5242880	; 0x500000
    ab84:	blge	1b789c <__assert_fail@plt+0x1b4d08>
    ab88:	stmdbge	r4, {r0, r2, r9, fp, sp, pc}
    ab8c:			; <UNDEFINED> instruction: 0xf7fe4620
    ab90:	tstlt	r8, #3, 30	; <UNPREDICTABLE>
    ab94:	bls	1317a0 <__assert_fail@plt+0x12ec0c>
    ab98:	mulle	pc, r3, r2	; <UNPREDICTABLE>
    ab9c:	stmdacs	r0, {r3, r4, r7, r9, fp, ip}
    aba0:			; <UNDEFINED> instruction: 0xf04fbfb4
    aba4:	strdcs	r3, [r1], -pc	; <UNPREDICTABLE>
    aba8:	blmi	41d3f4 <__assert_fail@plt+0x41a860>
    abac:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    abb0:	blls	1e4c20 <__assert_fail@plt+0x1e208c>
    abb4:	tstle	r4, sl, asr r0
    abb8:	ldclt	0, cr11, [r0, #-36]!	; 0xffffffdc
    abbc:	bls	1717cc <__assert_fail@plt+0x16ec38>
    abc0:			; <UNDEFINED> instruction: 0xd1eb4293
    abc4:	bls	1b17d8 <__assert_fail@plt+0x1aec44>
    abc8:			; <UNDEFINED> instruction: 0xd1e74293
    abcc:	strtmi	r4, [r8], -r1, lsl #12
    abd0:	bl	fea48bb4 <__assert_fail@plt+0xfea46020>
    abd4:	mvnle	r2, r0, lsl #16
    abd8:	strb	r2, [r5, r0]!
    abdc:	andmi	pc, r0, pc, asr #32
    abe0:			; <UNDEFINED> instruction: 0xf7f7e7e2
    abe4:	svclt	0x0000ec6e
    abe8:	andeq	r4, r2, r4, ror #2
    abec:	andeq	r0, r0, r0, lsl #6
    abf0:	andeq	r4, r2, r8, lsl r1
    abf4:	svcmi	0x00f0e92d
    abf8:	strmi	fp, [lr], -r3, lsl #1
    abfc:			; <UNDEFINED> instruction: 0xf7f79200
    ac00:	andls	lr, r1, ip, lsr #31
    ac04:			; <UNDEFINED> instruction: 0xf0002800
    ac08:			; <UNDEFINED> instruction: 0xf8df8088
    ac0c:	smladcs	r0, ip, r1, r9
    ac10:	ldrtmi	r4, [sp], -r4, lsl #12
    ac14:			; <UNDEFINED> instruction: 0x46b844f9
    ac18:	ldrbmi	r4, [r8], -r3, lsl #13
    ac1c:			; <UNDEFINED> instruction: 0xf7f74649
    ac20:	bl	305ac8 <__assert_fail@plt+0x302f34>
    ac24:	rfeda	fp
    ac28:			; <UNDEFINED> instruction: 0xf1bbb000
    ac2c:	eorsle	r0, pc, sl, lsl #30
    ac30:			; <UNDEFINED> instruction: 0x0004ebba
    ac34:	strmi	sp, [r1], -r3
    ac38:			; <UNDEFINED> instruction: 0xf7ff4620
    ac3c:	addmi	pc, r6, #3162112	; 0x304000
    ac40:	blls	41ce0 <__assert_fail@plt+0x3f14c>
    ac44:	bl	fe991a5c <__assert_fail@plt+0xfe98eec8>
    ac48:	addmi	r0, r3, #1280	; 0x500
    ac4c:	strbeq	lr, [r4], #-2639	; 0xfffff5b1
    ac50:	bne	ff03ab48 <__assert_fail@plt+0xff037fb4>
    ac54:	streq	lr, [r0], #2820	; 0xb04
    ac58:	svclt	0x00b44564
    ac5c:	strcs	r2, [r1], #-1024	; 0xfffffc00
    ac60:	svclt	0x00142d00
    ac64:	strcs	r4, [r0, #-1573]	; 0xfffff9db
    ac68:			; <UNDEFINED> instruction: 0xf898b115
    ac6c:	strbmi	fp, [r2], r0
    ac70:	svceq	0x0000f1bb
    ac74:			; <UNDEFINED> instruction: 0x46d3d03b
    ac78:			; <UNDEFINED> instruction: 0xf80b210a
    ac7c:			; <UNDEFINED> instruction: 0xf89a1b01
    ac80:	stmdbcs	r0!, {r0, ip}
    ac84:	smladcs	r0, fp, r0, sp
    ac88:			; <UNDEFINED> instruction: 0x463d465c
    ac8c:			; <UNDEFINED> instruction: 0xe7c446b8
    ac90:	svceq	0x0000f1bb
    ac94:			; <UNDEFINED> instruction: 0xf89ad02b
    ac98:			; <UNDEFINED> instruction: 0xf10a1001
    ac9c:	stmdbcs	r0!, {r0, r8, r9, fp}
    aca0:			; <UNDEFINED> instruction: 0xf81bd103
    aca4:	stmdbcs	r0!, {r0, r8, r9, sl, fp, ip}
    aca8:			; <UNDEFINED> instruction: 0x4605d0fb
    acac:	sbfx	r4, r0, #13, #21
    acb0:	bleq	870e0 <__assert_fail@plt+0x8454c>
    acb4:	strtmi	r2, [r8], r0, lsl #10
    acb8:	ldrbmi	r2, [ip], -r1, lsl #14
    acbc:			; <UNDEFINED> instruction: 0xf89ae7ad
    acc0:	stmdbcs	r0!, {r1, ip}
    acc4:			; <UNDEFINED> instruction: 0xf10ad12d
    acc8:	ldrmi	r0, [r4], -r3, lsl #4
    accc:	stmdavc	r1!, {r0, r9, ip, sp}
    acd0:	rscsle	r2, sl, r0, lsr #18
    acd4:	strcs	r4, [r0, -r0, lsr #12]
    acd8:	ldcl	7, cr15, [sl, #-988]	; 0xfffffc24
    acdc:	ldrtmi	r4, [sp], -r1, lsr #12
    ace0:			; <UNDEFINED> instruction: 0x465c46b8
    ace4:	ldrbmi	r1, [r8], -r2, asr #24
    ace8:	bl	1dc8ccc <__assert_fail@plt+0x1dc6138>
    acec:	stcls	7, cr14, [r1], {149}	; 0x95
    acf0:			; <UNDEFINED> instruction: 0xf7f74620
    acf4:	bmi	386234 <__assert_fail@plt+0x3836a0>
    acf8:			; <UNDEFINED> instruction: 0x4601447a
    acfc:			; <UNDEFINED> instruction: 0xf7ff4620
    ad00:	ldmdblt	r7, {r0, r6, r7, r9, fp, ip, sp, lr, pc}^
    ad04:	cmplt	r3, r3, lsr #16
    ad08:			; <UNDEFINED> instruction: 0xf7f74620
    ad0c:	stmdacc	r1, {r1, r6, r8, sl, fp, sp, lr, pc}
    ad10:	blcs	2a1da4 <__assert_fail@plt+0x29f210>
    ad14:	blls	7a92c <__assert_fail@plt+0x77d98>
    ad18:	stmdals	r1, {r0, r1, r2, r3, r4, sl, ip, lr}
    ad1c:	pop	{r0, r1, ip, sp, pc}
    ad20:			; <UNDEFINED> instruction: 0xf10a8ff0
    ad24:	ldrb	r0, [r5, r2, lsl #8]
    ad28:	andeq	r0, r1, r4
    ad2c:	andeq	r0, r1, r0, lsl #13
    ad30:	ldrlt	fp, [r0, #-320]	; 0xfffffec0
    ad34:	strtmi	r4, [r0], -r4, lsl #12
    ad38:			; <UNDEFINED> instruction: 0xf7f76824
    ad3c:			; <UNDEFINED> instruction: 0x2c00eb9c
    ad40:	ldfltd	f5, [r0, #-996]	; 0xfffffc1c
    ad44:	svclt	0x00004770
    ad48:	ldrlt	fp, [r8, #-400]!	; 0xfffffe70
    ad4c:	strtmi	r4, [r5], -r4, lsl #12
    ad50:	andeq	pc, r8, r5, lsl #2
    ad54:	ldc	7, cr15, [ip, #-988]	; 0xfffffc24
    ad58:	strmi	r6, [r1], -r4, lsr #16
    ad5c:	tstcc	ip, r8, lsr #12
    ad60:	blx	d46d76 <__assert_fail@plt+0xd441e2>
    ad64:			; <UNDEFINED> instruction: 0xf7f74628
    ad68:			; <UNDEFINED> instruction: 0x2c00eb86
    ad6c:	ldfltd	f5, [r8, #-956]!	; 0xfffffc44
    ad70:	svclt	0x00004770
    ad74:	addlt	fp, r3, r0, lsr r5
    ad78:	strmi	r4, [r8], -r5, lsl #12
    ad7c:			; <UNDEFINED> instruction: 0xf7f79101
    ad80:	andcc	lr, ip, r8, lsl #26
    ad84:	b	1bc8d68 <__assert_fail@plt+0x1bc61d4>
    ad88:	movwcs	r9, #2305	; 0x901
    ad8c:	andcc	r4, r8, r4, lsl #12
    ad90:			; <UNDEFINED> instruction: 0xf7f76063
    ad94:	stmdavs	fp!, {r1, r2, r3, r4, r5, sl, fp, sp, lr, pc}
    ad98:	eorvs	r4, ip, r0, lsr #12
    ad9c:	andlt	r6, r3, r3, lsr #32
    ada0:	svclt	0x0000bd30
    ada4:	addlt	fp, r3, r0, lsr r5
    ada8:	strmi	r4, [r8], -r5, lsl #12
    adac:			; <UNDEFINED> instruction: 0xf7f79101
    adb0:	strdcc	lr, [ip], -r0
    adb4:	b	1fc8d98 <__assert_fail@plt+0x1fc6204>
    adb8:	cmplt	r0, r4, lsl #12
    adbc:	stmdbls	r1, {r8, r9, sp}
    adc0:	andcc	r6, r8, r3, rrx
    adc4:	stc	7, cr15, [r4], #-988	; 0xfffffc24
    adc8:	eorvs	r6, ip, fp, lsr #16
    adcc:	strtmi	r6, [r0], -r3, lsr #32
    add0:	ldclt	0, cr11, [r0, #-12]!
    add4:			; <UNDEFINED> instruction: 0xf7ffb10a
    add8:	ldrlt	fp, [r8, #-4045]!	; 0xfffff033
    addc:	strmi	r4, [r8], -r4, lsl #12
    ade0:	ldc2	0, cr15, [r4]
    ade4:	strtmi	r4, [r0], -r5, lsl #12
    ade8:			; <UNDEFINED> instruction: 0xf7ff4629
    adec:	strmi	pc, [r4], -r3, asr #31
    adf0:			; <UNDEFINED> instruction: 0xf7f74628
    adf4:	strtmi	lr, [r0], -r0, asr #22
    adf8:	svclt	0x0000bd38
    adfc:	addlt	fp, r2, r0, ror r5
    ae00:	strmi	r4, [r8], -r5, lsl #12
    ae04:			; <UNDEFINED> instruction: 0xf7f79101
    ae08:	andcc	lr, ip, r4, asr #25
    ae0c:	b	14c8df0 <__assert_fail@plt+0x14c625c>
    ae10:	cmnlt	r8, r4, lsl #12
    ae14:	stmdbls	r1, {r9, sl, sp}
    ae18:	rsbvs	r3, r6, r8
    ae1c:	bl	ffe48e00 <__assert_fail@plt+0xffe4626c>
    ae20:	eorvs	r6, r6, fp, lsr #16
    ae24:			; <UNDEFINED> instruction: 0x461ab13b
    ae28:	blcs	24e9c <__assert_fail@plt+0x22308>
    ae2c:			; <UNDEFINED> instruction: 0x6014d1fb
    ae30:	andlt	r4, r2, r0, lsr #12
    ae34:			; <UNDEFINED> instruction: 0x4620bd70
    ae38:	andlt	r6, r2, ip, lsr #32
    ae3c:	svclt	0x0000bd70
    ae40:	addlt	fp, r3, r0, lsl #10
    ae44:			; <UNDEFINED> instruction: 0xffdaf7ff
    ae48:	andlt	fp, r3, r0, lsl r1
    ae4c:	blx	148fca <__assert_fail@plt+0x146436>
    ae50:			; <UNDEFINED> instruction: 0xf0069001
    ae54:	stmdals	r1, {r0, r1, r4, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    ae58:			; <UNDEFINED> instruction: 0xf85db003
    ae5c:	svclt	0x0000fb04
    ae60:			; <UNDEFINED> instruction: 0xb12ab538
    ae64:			; <UNDEFINED> instruction: 0xffcaf7ff
    ae68:	lsllt	r4, r4, #12
    ae6c:	ldclt	6, cr4, [r8, #-128]!	; 0xffffff80
    ae70:	strmi	r4, [r8], -r4, lsl #12
    ae74:	stc2l	0, cr15, [sl], #-0
    ae78:	strtmi	r4, [r0], -r5, lsl #12
    ae7c:			; <UNDEFINED> instruction: 0xf7ff4629
    ae80:			; <UNDEFINED> instruction: 0x4604ffbd
    ae84:	strtmi	fp, [r8], -r0, lsr #2
    ae88:	b	ffd48e6c <__assert_fail@plt+0xffd462d8>
    ae8c:	ldclt	6, cr4, [r8, #-128]!	; 0xffffff80
    ae90:			; <UNDEFINED> instruction: 0xffd4f006
    ae94:			; <UNDEFINED> instruction: 0xf006e7f7
    ae98:	ubfx	pc, r1, #31, #8
    ae9c:	blmi	71d710 <__assert_fail@plt+0x71ab7c>
    aea0:	push	{r1, r3, r4, r5, r6, sl, lr}
    aea4:	strdlt	r4, [r6], r0
    aea8:			; <UNDEFINED> instruction: 0x270058d3
    aeac:	ldmdavs	fp, {r0, r2, r9, sl, lr}
    aeb0:			; <UNDEFINED> instruction: 0xf04f9305
    aeb4:	strls	r0, [r3, -r0, lsl #6]
    aeb8:	fltgedm	f3, fp
    aebc:	ldmdaeq	r0, {r0, r2, r3, r8, ip, sp, lr, pc}
    aec0:	tsteq	r8, r5, lsl #2	; <UNPREDICTABLE>
    aec4:	strmi	r9, [r8], -r1, lsl #2
    aec8:	stcl	7, cr15, [r2], #-988	; 0xfffffc24
    aecc:			; <UNDEFINED> instruction: 0xf7f7300c
    aed0:	stmdavs	fp!, {r1, r3, r6, r7, r8, fp, sp, lr, pc}^
    aed4:	strmi	r9, [r4], -r1, lsl #18
    aed8:	strls	r3, [r4], #-8
    aedc:			; <UNDEFINED> instruction: 0xf7f76063
    aee0:	mlavs	r7, r8, fp, lr
    aee4:	eorsvs	r6, r4, sp, lsr #16
    aee8:	stccs	6, cr4, [r0, #-280]	; 0xfffffee8
    aeec:	stmdals	r3, {r3, r5, r6, r7, r8, ip, lr, pc}
    aef0:	blmi	1dd718 <__assert_fail@plt+0x1dab84>
    aef4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    aef8:	blls	164f68 <__assert_fail@plt+0x1623d4>
    aefc:	qaddle	r4, sl, r2
    af00:	pop	{r1, r2, ip, sp, pc}
    af04:			; <UNDEFINED> instruction: 0xf7f781f0
    af08:	svclt	0x0000eadc
    af0c:	andeq	r3, r2, r4, lsr #28
    af10:	andeq	r0, r0, r0, lsl #6
    af14:	ldrdeq	r3, [r2], -r0
    af18:	svclt	0x00181a43
    af1c:	stmdacs	r0, {r0, r8, r9, sp}
    af20:	movwcs	fp, #3848	; 0xf08
    af24:	strmi	fp, [r3], -fp, lsr #2
    af28:	stmdacs	r0, {fp, sp, lr}
    af2c:	addmi	fp, r1, #24, 30	; 0x60
    af30:			; <UNDEFINED> instruction: 0x4618d1f9
    af34:	svclt	0x00004770
    af38:	tstlt	r8, r3, lsl #12
    af3c:	stmdavs	r0, {r0, r1, r9, sl, lr}
    af40:	mvnsle	r2, r0, lsl #16
    af44:			; <UNDEFINED> instruction: 0x47704618
    af48:	addlt	fp, r2, r0, ror r5
    af4c:	strtmi	r6, [lr], -r5, lsl #16
    af50:			; <UNDEFINED> instruction: 0xf105b195
    af54:	strmi	r0, [r4], -r8, lsl #2
    af58:	strmi	r9, [r8], -r1, lsl #2
    af5c:	ldc	7, cr15, [r8], {247}	; 0xf7
    af60:			; <UNDEFINED> instruction: 0xf7f73001
    af64:	stmdbls	r1, {r7, r8, fp, sp, lr, pc}
    af68:			; <UNDEFINED> instruction: 0xf7f74606
    af6c:	stmdavs	fp!, {r1, r4, r6, r8, r9, fp, sp, lr, pc}
    af70:	eorvs	r4, r3, r8, lsr #12
    af74:	b	1fc8f58 <__assert_fail@plt+0x1fc63c4>
    af78:	andlt	r4, r2, r0, lsr r6
    af7c:	svclt	0x0000bd70
    af80:			; <UNDEFINED> instruction: 0x4604b538
    af84:			; <UNDEFINED> instruction: 0x460db150
    af88:	stmdavs	r4!, {r0, sp, lr, pc}
    af8c:			; <UNDEFINED> instruction: 0xf104b134
    af90:	strtmi	r0, [r9], -r8
    af94:	stmib	r6, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    af98:	mvnsle	r2, r0, lsl #16
    af9c:	ldclt	6, cr4, [r8, #-128]!	; 0xffffff80
    afa0:	movwcs	fp, #304	; 0x130
    afa4:	movwcc	r6, #6144	; 0x1800
    afa8:	mvnsle	r2, r0, lsl #16
    afac:			; <UNDEFINED> instruction: 0x47704618
    afb0:	ldrmi	r4, [r8], -r3, lsl #12
    afb4:	svclt	0x00004770
    afb8:	stmdavs	r0, {r0, r9, sl, lr}
    afbc:	andcs	fp, r0, #56, 2
    afc0:	ldrmi	lr, [r8], -r0
    afc4:	andvs	r6, r2, r3, lsl #16
    afc8:	blcs	1c7d8 <__assert_fail@plt+0x19c44>
    afcc:	strdvs	sp, [r8], -r9
    afd0:	svclt	0x00004770
    afd4:			; <UNDEFINED> instruction: 0x4607b5f8
    afd8:	ldrmi	r4, [r5], -lr, lsl #12
    afdc:	stc	7, cr15, [r2], #-988	; 0xfffffc24
    afe0:	blcs	5a4ff4 <__assert_fail@plt+0x5a2460>
    afe4:	blmi	87f074 <__assert_fail@plt+0x87c4e0>
    afe8:	ldrbtmi	r4, [fp], #-1540	; 0xfffff9fc
    afec:			; <UNDEFINED> instruction: 0xb1786898
    aff0:	andcs	r4, r1, #31744	; 0x7c00
    aff4:	addsvs	r4, sl, fp, ror r4
    aff8:	bmi	7b7534 <__assert_fail@plt+0x7b49a0>
    affc:	blmi	793004 <__assert_fail@plt+0x790470>
    b000:	ldrbtmi	r4, [sl], #-2334	; 0xfffff6e2
    b004:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    b008:	stmib	r3, {r0, r4, sp, lr}^
    b00c:	ldcllt	0, cr0, [r8, #12]!
    b010:	andcs	r4, r5, #442368	; 0x6c000
    b014:			; <UNDEFINED> instruction: 0xf7f74479
    b018:	strmi	lr, [r6], -lr, asr #20
    b01c:			; <UNDEFINED> instruction: 0xf7f76820
    b020:			; <UNDEFINED> instruction: 0x4601eb56
    b024:			; <UNDEFINED> instruction: 0xf0034630
    b028:	strb	pc, [r1, r3, lsl #16]!	; <UNPREDICTABLE>
    b02c:	ldmdbmi	r5, {r0, r1, r2, r4, r5, r7, r8, ip, sp, pc}
    b030:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
    b034:	ldmdb	r6!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    b038:	blmi	4f9640 <__assert_fail@plt+0x4f6aac>
    b03c:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    b040:	andsvs	r6, sl, r8, lsl r8
    b044:	bicsle	r2, r7, r0, lsl #16
    b048:	andcs	r4, r5, #16, 18	; 0x40000
    b04c:			; <UNDEFINED> instruction: 0xf7f74479
    b050:			; <UNDEFINED> instruction: 0x463aea32
    b054:			; <UNDEFINED> instruction: 0xf0024631
    b058:	strb	pc, [sp, fp, ror #31]	; <UNPREDICTABLE>
    b05c:	andcs	r4, r1, #12, 22	; 0x3000
    b060:	ldmdavs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}^
    b064:	stmdacs	r0, {r1, r3, r4, r6, sp, lr}
    b068:	strb	sp, [sp, r6, asr #3]!
    b06c:	andeq	r4, r2, r6, asr r2
    b070:	andeq	r4, r2, ip, asr #4
    b074:	andeq	r4, r2, r6, ror #3
    b078:	andeq	r4, r2, ip, lsr r2
    b07c:	andeq	pc, r0, r6, lsr ip	; <UNPREDICTABLE>
    b080:	andeq	pc, r0, ip, asr ip	; <UNPREDICTABLE>
    b084:	andeq	pc, r0, sl, lsl #24
    b088:	andeq	r4, r2, r2, lsl #4
    b08c:	strdeq	pc, [r0], -r8
    b090:	andeq	r4, r2, r0, ror #3
    b094:	svcmi	0x00f0e92d
    b098:	stc	7, cr2, [sp, #-0]
    b09c:	ldrtmi	r8, [r8], r2, lsl #22
    b0a0:	strbtmi	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
    b0a4:	addslt	r4, r3, ip, ror r4
    b0a8:			; <UNDEFINED> instruction: 0xf8df9204
    b0ac:	movwls	r2, #38116	; 0x94e4
    b0b0:	strbtcc	pc, [r0], #2271	; 0x8df	; <UNPREDICTABLE>
    b0b4:	strls	r4, [r8], #-1146	; 0xfffffb86
    b0b8:	andne	lr, r6, sp, asr #19
    b0bc:	strvc	lr, [r2, -sp, asr #19]
    b0c0:			; <UNDEFINED> instruction: 0xf8df58d3
    b0c4:	ldmdavs	fp, {r2, r4, r6, r7, sl, lr}
    b0c8:			; <UNDEFINED> instruction: 0xf04f9311
    b0cc:	blls	18bcd4 <__assert_fail@plt+0x189140>
    b0d0:	mcr	4, 0, r4, cr8, cr12, {3}
    b0d4:	blcs	1d91c <__assert_fail@plt+0x1ad88>
    b0d8:	bls	1ff208 <__assert_fail@plt+0x1fc674>
    b0dc:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    b0e0:	strbmi	r9, [lr], -r3, lsl #24
    b0e4:	beq	105cf4 <__assert_fail@plt+0x103160>
    b0e8:			; <UNDEFINED> instruction: 0x46431e55
    b0ec:	bcc	751c <__assert_fail@plt+0x4988>
    b0f0:	ldrmi	r4, [pc], -r8, asr #13
    b0f4:	svccc	0x0001f815
    b0f8:			; <UNDEFINED> instruction: 0xf103b157
    b0fc:	ldmibeq	sl, {r6, r8}^
    b100:	ldmdbcs	sp!, {r0, r3, r6, r7, r9, ip, sp, pc}
    b104:	andcs	fp, r0, #148, 30	; 0x250
    b108:	andeq	pc, r1, #2
    b10c:	cmple	ip, r0, lsl #20
    b110:	svceq	0x0000f1b8
    b114:	ldreq	sp, [pc], -r1, ror #2
    b118:	addhi	pc, fp, r0, lsl #2
    b11c:	mrrcne	10, 0, r9, r0, cr4
    b120:	andsle	r4, r1, r1, lsl r6
    b124:	svclt	0x00182b7f
    b128:	vpadd.i8	d18, d0, d15
    b12c:	addsmi	r8, r3, #170	; 0xaa
    b130:	adchi	pc, r7, r0
    b134:	subseq	pc, ip, #-1073741784	; 0xc0000028
    b138:			; <UNDEFINED> instruction: 0xf282fab2
    b13c:	stmdbcs	r0, {r1, r4, r6, r8, fp}
    b140:	andcs	fp, r0, #8, 30
    b144:	cmple	r0, r0, lsl #20
    b148:			; <UNDEFINED> instruction: 0xf804b10c
    b14c:	ldrbmi	r3, [r5, #-2817]	; 0xfffff4ff
    b150:	stmdbeq	r1, {r0, r3, r8, ip, sp, lr, pc}
    b154:	streq	pc, [r0, -pc, asr #32]
    b158:	blls	ff890 <__assert_fail@plt+0xfccfc>
    b15c:	stmdblt	fp!, {r3, r4, r5, r7, r9, sl, lr}^
    b160:	andeq	pc, r1, r9, lsl #2
    b164:	ldmda	lr!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    b168:	andls	r9, r3, r6, lsl #22
    b16c:			; <UNDEFINED> instruction: 0xd1b42b00
    b170:			; <UNDEFINED> instruction: 0x9c039b03
    b174:			; <UNDEFINED> instruction: 0x9018f8dd
    b178:	rscsle	r2, r1, r0, lsl #22
    b17c:	blcs	31da8 <__assert_fail@plt+0x2f214>
    b180:	cmnhi	r0, r0, asr #32	; <UNPREDICTABLE>
    b184:	eorvc	r9, r3, r9, lsl #22
    b188:	ldrcs	pc, [r0], #-2271	; 0xfffff721
    b18c:	strcc	pc, [r4], #-2271	; 0xfffff721
    b190:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    b194:	blls	465204 <__assert_fail@plt+0x462670>
    b198:			; <UNDEFINED> instruction: 0xf040405a
    b19c:	stmdals	r3, {r2, r3, r5, r6, r7, r8, pc}
    b1a0:	ldc	0, cr11, [sp], #76	; 0x4c
    b1a4:	pop	{r1, r8, r9, fp, pc}
    b1a8:	strdlt	r8, [ip, #-240]	; 0xffffff10
    b1ac:	strtmi	r9, [r0], -r0, lsl #6
    b1b0:			; <UNDEFINED> instruction: 0xf04f4bfb
    b1b4:	strdcs	r3, [r1, -pc]
    b1b8:	ldrbtmi	r3, [fp], #-1028	; 0xfffffbfc
    b1bc:	bl	11491a0 <__assert_fail@plt+0x114660c>
    b1c0:	stmdbeq	r4, {r0, r3, r8, ip, sp, lr, pc}
    b1c4:	orrsle	r4, r5, r5, asr r5
    b1c8:	stccs	7, cr14, [r0], {199}	; 0xc7
    b1cc:	teqhi	r7, r0	; <UNPREDICTABLE>
    b1d0:	cmpcs	ip, #32, 12	; 0x2000000
    b1d4:	blcc	891dc <__assert_fail@plt+0x86648>
    b1d8:			; <UNDEFINED> instruction: 0xf083e137
    b1dc:			; <UNDEFINED> instruction: 0xf1060280
    b1e0:	bcs	fcddec <__assert_fail@plt+0xfcb258>
    b1e4:			; <UNDEFINED> instruction: 0x2c00d908
    b1e8:	addshi	pc, r4, r0, asr #32
    b1ec:	bl	2549f4 <__assert_fail@plt+0x251e60>
    b1f0:	ldrtmi	r0, [r0], fp, lsl #19
    b1f4:	strb	r2, [r5, r1, lsl #14]!
    b1f8:			; <UNDEFINED> instruction: 0xf0039902
    b1fc:			; <UNDEFINED> instruction: 0xf1b8023f
    b200:	b	108d20c <__assert_fail@plt+0x108a678>
    b204:	andls	r1, r2, #268435464	; 0x10000008
    b208:	svclt	0x0018aa12
    b20c:	ldrtmi	r2, [r2], #-1792	; 0xfffff900
    b210:	uadd16mi	fp, lr, r8
    b214:	stccc	8, cr15, [ip], {2}
    b218:	blls	23f970 <__assert_fail@plt+0x23cddc>
    b21c:	svccs	0x000068df
    b220:	adchi	pc, fp, r0
    b224:			; <UNDEFINED> instruction: 0xf0402c00
    b228:			; <UNDEFINED> instruction: 0x270080d5
    b22c:			; <UNDEFINED> instruction: 0x463e44d9
    b230:			; <UNDEFINED> instruction: 0xf003e7c8
    b234:	bcs	ff00bdbc <__assert_fail@plt+0xff009228>
    b238:	addshi	pc, r6, r0
    b23c:	rscseq	pc, r0, #3
    b240:			; <UNDEFINED> instruction: 0xf0002ae0
    b244:			; <UNDEFINED> instruction: 0xf00380a2
    b248:	bcs	ffc0be30 <__assert_fail@plt+0xffc0929c>
    b24c:	adcshi	pc, r8, r0
    b250:	rscseq	pc, ip, #3
    b254:			; <UNDEFINED> instruction: 0xf0002af8
    b258:			; <UNDEFINED> instruction: 0xf00380c8
    b25c:	bcs	fff0be5c <__assert_fail@plt+0xfff092c8>
    b260:	rschi	pc, r1, r0
    b264:	movwls	fp, #332	; 0x14c
    b268:	blmi	ff39caf0 <__assert_fail@plt+0xff399f5c>
    b26c:	rscscc	pc, pc, #79	; 0x4f
    b270:	strcc	r2, [r4], #-257	; 0xfffffeff
    b274:			; <UNDEFINED> instruction: 0xf7f7447b
    b278:			; <UNDEFINED> instruction: 0xf109eae8
    b27c:	strcs	r0, [r1, -r4, lsl #18]
    b280:			; <UNDEFINED> instruction: 0xb3bce7a0
    b284:	eorvc	r2, r2, ip, asr r2
    b288:	vqdmulh.s<illegal width 8>	d2, d0, d13
    b28c:	ldm	pc, {r0, r2, r3, r4, r6, r7, pc}^	; <UNPREDICTABLE>
    b290:	blle	ac72a4 <__assert_fail@plt+0xac4710>
    b294:	blle	ff702208 <__assert_fail@plt+0xff6ff674>
    b298:	blle	90220c <__assert_fail@plt+0x8ff678>
    b29c:	smladeq	lr, ip, r5, r1
    b2a0:			; <UNDEFINED> instruction: 0xf1092372
    b2a4:	rsbvc	r0, r3, r2, lsl #18
    b2a8:	strcc	r2, [r2], #-1792	; 0xfffff900
    b2ac:	cmncs	r6, #36175872	; 0x2280000
    b2b0:	stmdbeq	r2, {r0, r3, r8, ip, sp, lr, pc}
    b2b4:	strcs	r7, [r0, -r3, rrx]
    b2b8:	str	r3, [r3, r2, lsl #8]
    b2bc:			; <UNDEFINED> instruction: 0xf1092376
    b2c0:	rsbvc	r0, r3, r2, lsl #18
    b2c4:	strcc	r2, [r2], #-1792	; 0xfffff900
    b2c8:	cmncs	lr, #124, 14	; 0x1f00000
    b2cc:	stmdbeq	r2, {r0, r3, r8, ip, sp, lr, pc}
    b2d0:	strcs	r7, [r0, -r3, rrx]
    b2d4:	ldrb	r3, [r5, -r2, lsl #8]!
    b2d8:			; <UNDEFINED> instruction: 0xf1092362
    b2dc:	rsbvc	r0, r3, r2, lsl #18
    b2e0:	strcc	r2, [r2], #-1792	; 0xfffff900
    b2e4:	teqcs	r0, #28835840	; 0x1b80000
    b2e8:	stmdbeq	r2, {r0, r3, r8, ip, sp, lr, pc}
    b2ec:	strcs	r7, [r0, -r3, rrx]
    b2f0:	strb	r3, [r7, -r2, lsl #8]!
    b2f4:	vqdmulh.s<illegal width 8>	d2, d0, d13
    b2f8:	ldm	pc, {r1, r5, r7, pc}^	; <UNPREDICTABLE>
    b2fc:	andge	pc, r7, r3
    b300:	adcge	sl, r0, r0, lsr #1
    b304:	andge	sl, r7, r0, lsr #1
    b308:	streq	r0, [r7, -r7, lsl #14]
    b30c:	stmdbeq	r2, {r0, r3, r8, ip, sp, lr, pc}
    b310:	ldrb	r2, [r7, -r0, lsl #14]
    b314:			; <UNDEFINED> instruction: 0xf0002e00
    b318:			; <UNDEFINED> instruction: 0xf8df8090
    b31c:	bl	12bd54 <__assert_fail@plt+0x1291c0>
    b320:	svcge	0x000f0686
    b324:	andslt	pc, r4, sp, asr #17
    b328:			; <UNDEFINED> instruction: 0x46d344f8
    b32c:			; <UNDEFINED> instruction: 0xf81746aa
    b330:	strtmi	r5, [r0], -r1, lsl #22
    b334:	strcc	r4, [r4], #-1603	; 0xfffff9bd
    b338:	rscscc	pc, pc, #79	; 0x4f
    b33c:	strls	r2, [r0, #-257]	; 0xfffffeff
    b340:	b	fe0c9324 <__assert_fail@plt+0xfe0c6790>
    b344:	ldrhle	r4, [r2, #36]!	; 0x24
    b348:			; <UNDEFINED> instruction: 0x46da4655
    b34c:			; <UNDEFINED> instruction: 0xf8dd782b
    b350:	movwls	fp, #20
    b354:	blmi	fe55cc1c <__assert_fail@plt+0xfe55a088>
    b358:	rscscc	pc, pc, #79	; 0x4f
    b35c:	ldfnes	f2, [r4, #-4]!
    b360:			; <UNDEFINED> instruction: 0xf7f7447b
    b364:	smlsldx	lr, r1, r2, sl
    b368:	strbmi	r2, [r7], -r1, lsl #12
    b36c:	eorscc	pc, ip, sp, lsl #17
    b370:			; <UNDEFINED> instruction: 0xf00346b0
    b374:	movwls	r0, #8991	; 0x231f
    b378:	blls	285010 <__assert_fail@plt+0x28247c>
    b37c:	stfcsd	f3, [r0], {123}	; 0x7b
    b380:	strcs	sp, [r0], -r6, asr #2
    b384:	ssatmi	r4, #17, r9, asr #9
    b388:			; <UNDEFINED> instruction: 0x4647e71c
    b38c:	eorscc	pc, ip, sp, lsl #17
    b390:			; <UNDEFINED> instruction: 0xf0032601
    b394:			; <UNDEFINED> instruction: 0xf04f030f
    b398:	movwls	r0, #10242	; 0x2802
    b39c:	bls	c4fec <__assert_fail@plt+0xc2458>
    b3a0:	orreq	pc, r0, #-2147483608	; 0x80000028
    b3a4:	stmdale	sl!, {r0, r1, r2, r3, r4, r5, r6, r8, r9, fp, sp}
    b3a8:	stmdbeq	r1, {r0, r3, r8, ip, sp, lr, pc}
    b3ac:	stccs	6, cr4, [r0], {94}	; 0x5e
    b3b0:	adchi	pc, pc, r0
    b3b4:	ldrdhi	pc, [r4], -sp	; <UNPREDICTABLE>
    b3b8:	blcs	893d0 <__assert_fail@plt+0x8683c>
    b3bc:	str	r4, [r1, -r7, asr #12]
    b3c0:			; <UNDEFINED> instruction: 0xf88d4647
    b3c4:			; <UNDEFINED> instruction: 0x2601303c
    b3c8:	movweq	pc, #28675	; 0x7003	; <UNPREDICTABLE>
    b3cc:	stmdaeq	r3, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    b3d0:	ldrbt	r9, [r7], r2, lsl #6
    b3d4:	bge	3dc474 <__assert_fail@plt+0x3d98e0>
    b3d8:			; <UNDEFINED> instruction: 0xf8121e63
    b3dc:			; <UNDEFINED> instruction: 0xf8031b01
    b3e0:	addsmi	r1, lr, #1, 30
    b3e4:	ldrbmi	sp, [ip], #-505	; 0xfffffe07
    b3e8:			; <UNDEFINED> instruction: 0x4647e71f
    b3ec:	eorscc	pc, ip, sp, lsl #17
    b3f0:			; <UNDEFINED> instruction: 0xf0032601
    b3f4:			; <UNDEFINED> instruction: 0xf04f0303
    b3f8:	movwls	r0, #10244	; 0x2804
    b3fc:	b	1404f8c <__assert_fail@plt+0x14023f8>
    b400:			; <UNDEFINED> instruction: 0x2c000b8b
    b404:	strcs	sp, [r0, -pc, ror #2]
    b408:			; <UNDEFINED> instruction: 0x463e44d9
    b40c:			; <UNDEFINED> instruction: 0xe6d946b8
    b410:	bge	3dc4b0 <__assert_fail@plt+0x3d991c>
    b414:			; <UNDEFINED> instruction: 0xf8121e63
    b418:			; <UNDEFINED> instruction: 0xf8031b01
    b41c:	adcsmi	r1, r3, #1, 30
    b420:	ldrbmi	sp, [ip], #-505	; 0xfffffe07
    b424:	strbmi	lr, [r7], -sp, lsr #15
    b428:	eorscc	pc, ip, sp, lsl #17
    b42c:			; <UNDEFINED> instruction: 0xf0032601
    b430:			; <UNDEFINED> instruction: 0xf04f0301
    b434:	movwls	r0, #10245	; 0x2805
    b438:	strtmi	lr, [r6], -r4, asr #13
    b43c:	strcs	lr, [r0, -r9, lsl #15]
    b440:	stmdbeq	r4, {r0, r3, r8, ip, sp, lr, pc}
    b444:			; <UNDEFINED> instruction: 0xe6bd463c
    b448:	movwls	r1, #3168	; 0xc60
    b44c:	rscscc	pc, pc, #79	; 0x4f
    b450:	tstcs	r1, r7, asr fp
    b454:			; <UNDEFINED> instruction: 0xf1091cc4
    b458:	ldrbtmi	r0, [fp], #-2308	; 0xfffff6fc
    b45c:			; <UNDEFINED> instruction: 0xf7f72700
    b460:			; <UNDEFINED> instruction: 0xe6afe9f4
    b464:			; <UNDEFINED> instruction: 0x26004f53
    b468:	ldrdhi	pc, [ip, #-143]	; 0xffffff71
    b46c:	eorvc	r4, r6, pc, ror r4
    b470:			; <UNDEFINED> instruction: 0x463944f8
    b474:	ldrdeq	pc, [r0], -r8
    b478:	ldmdb	ip, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    b47c:	strmi	r1, [r5], -r3, asr #24
    b480:	blls	ff620 <__assert_fail@plt+0xfca8c>
    b484:	strls	r1, [sp], #-2788	; 0xfffff51c
    b488:	stclne	3, cr9, [r3], #-44	; 0xffffffd4
    b48c:	andls	r0, lr, r8, lsl r1
    b490:	svcne	0x0010ebb3
    b494:			; <UNDEFINED> instruction: 0xf7f6d171
    b498:	bge	3c7038 <__assert_fail@plt+0x3c44a4>
    b49c:	andls	sl, r0, #12, 22	; 0x3000
    b4a0:	bge	3758d4 <__assert_fail@plt+0x372d40>
    b4a4:	strtmi	r4, [r8], -r4, lsl #12
    b4a8:			; <UNDEFINED> instruction: 0xf7f6940c
    b4ac:	andcc	lr, r1, r4, lsr pc
    b4b0:	blmi	10bf980 <__assert_fail@plt+0x10bcdec>
    b4b4:	ldmdbvs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}^
    b4b8:	eorsle	r2, r4, r0, lsl #16
    b4bc:	andcs	r4, r1, #64, 22	; 0x10000
    b4c0:	ldrbtmi	r9, [fp], #-2051	; 0xfffff7fd
    b4c4:			; <UNDEFINED> instruction: 0xf7f6615a
    b4c8:			; <UNDEFINED> instruction: 0x4620efd6
    b4cc:	svc	0x00d2f7f6
    b4d0:	ldmib	sp, {r2, r9, fp, ip, pc}^
    b4d4:	movwcs	r1, #6
    b4d8:	ldc2l	7, cr15, [ip, #1020]	; 0x3fc
    b4dc:	strtmi	r9, [r8], -r3
    b4e0:	svc	0x0010f7f6
    b4e4:	strls	lr, [r5, #-1616]	; 0xfffff9b0
    b4e8:	streq	lr, [fp, -r4, lsl #22]
    b4ec:	bpl	446d54 <__assert_fail@plt+0x4441c0>
    b4f0:	ldrtmi	sl, [r8], pc, lsl #28
    b4f4:	blvc	89554 <__assert_fail@plt+0x869c0>
    b4f8:	strtmi	r4, [fp], -r0, lsr #12
    b4fc:			; <UNDEFINED> instruction: 0xf04f3404
    b500:	strdcs	r3, [r1, -pc]
    b504:			; <UNDEFINED> instruction: 0xf7f79700
    b508:	strbmi	lr, [r4, #-2464]	; 0xfffff660
    b50c:	stflsd	f5, [r5, #-968]	; 0xfffffc38
    b510:			; <UNDEFINED> instruction: 0x4627e779
    b514:	ldrb	r4, [r5], -r0, lsr #13
    b518:	stmdals	r3, {r2, r3, r8, r9, fp, ip, pc}
    b51c:	andsvc	r9, lr, r3, lsl #8
    b520:	svc	0x00a8f7f6
    b524:	stmdbmi	r7!, {r0, r1, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}
    b528:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    b52c:	svc	0x00c2f7f6
    b530:			; <UNDEFINED> instruction: 0xf7f74606
    b534:			; <UNDEFINED> instruction: 0xf8d8e978
    b538:	andls	r2, r2, #0
    b53c:			; <UNDEFINED> instruction: 0xf7f76800
    b540:	bls	c5860 <__assert_fail@plt+0xc2ccc>
    b544:			; <UNDEFINED> instruction: 0x46034639
    b548:			; <UNDEFINED> instruction: 0xf0024630
    b54c:			; <UNDEFINED> instruction: 0xe7b5fd71
    b550:	andcs	r4, r1, #59768832	; 0x3900000
    b554:	ldrdeq	pc, [r0], -r8
    b558:	ldc2	7, cr15, [ip, #-1020]!	; 0xfffffc04
    b55c:			; <UNDEFINED> instruction: 0xf7f69803
    b560:	blmi	687390 <__assert_fail@plt+0x6847fc>
    b564:	ldrbtmi	r9, [fp], #-2564	; 0xfffff5fc
    b568:	ldrdne	lr, [r6], -sp
    b56c:			; <UNDEFINED> instruction: 0xf7ff691b
    b570:	mulls	r3, r1, sp
    b574:			; <UNDEFINED> instruction: 0xf7f6e608
    b578:	bmi	547410 <__assert_fail@plt+0x54487c>
    b57c:	orrcs	pc, r3, r0, asr #4
    b580:	ldrbtmi	r4, [sl], #-2067	; 0xfffff7ed
    b584:			; <UNDEFINED> instruction: 0xf0024478
    b588:	svclt	0x0000ff03
    b58c:	muleq	r2, ip, r1
    b590:	andeq	r3, r2, r0, lsl ip
    b594:	andeq	r0, r0, r0, lsl #6
    b598:			; <UNDEFINED> instruction: 0x0000fbb8
    b59c:	andeq	r3, r2, r4, lsr fp
    b5a0:	andeq	pc, r0, lr, asr #21
    b5a4:	andeq	pc, r0, r4, lsl sl	; <UNPREDICTABLE>
    b5a8:	andeq	pc, r0, r0, ror #18
    b5ac:	andeq	pc, r0, r8, lsr #18
    b5b0:	andeq	pc, r0, r6, lsr r8	; <UNPREDICTABLE>
    b5b4:	ldrdeq	pc, [r0], -r0
    b5b8:	andeq	r3, r2, r8, ror sp
    b5bc:	andeq	r3, r2, ip, lsl #27
    b5c0:	andeq	r3, r2, lr, ror sp
    b5c4:	andeq	pc, r0, r6, lsl #15
    b5c8:	ldrdeq	r3, [r2], -sl
    b5cc:	andeq	pc, r0, lr, lsl #15
    b5d0:	andeq	pc, r0, r4, lsl r7	; <UNPREDICTABLE>
    b5d4:			; <UNDEFINED> instruction: 0x4604b570
    b5d8:	subsle	r2, r4, r0, lsl #16
    b5dc:			; <UNDEFINED> instruction: 0xf7f74620
    b5e0:	stmdacs	r3, {r3, r4, r6, r7, fp, sp, lr, pc}
    b5e4:	stmdavc	r3!, {r1, r2, r3, fp, ip, lr, pc}
    b5e8:	stmiblt	fp!, {r0, r2, r5, r9, sl, lr}^
    b5ec:	andcs	r4, r0, #1081344	; 0x108000
    b5f0:	ldrmi	r4, [r0], -r2, asr #22
    b5f4:	cfstrdmi	mvd4, [r2], {121}	; 0x79
    b5f8:	ldrbtmi	r4, [ip], #-1147	; 0xfffffb85
    b5fc:	stmib	r3, {r2, r3, sp, lr}^
    b600:	lfmlt	f2, 2, [r0, #-12]!
    b604:	andcs	r4, r3, #1032192	; 0xfc000
    b608:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    b60c:			; <UNDEFINED> instruction: 0xf888f7ff
    b610:	mvnle	r2, r0, lsl #16
    b614:	blcs	17e99a8 <__assert_fail@plt+0x17e6e14>
    b618:	blcs	b7b280 <__assert_fail@plt+0xb786ec>
    b61c:	stclne	15, cr11, [r5], #72	; 0x48
    b620:	stmdbvc	r3!, {r0, r2, r5, r8, sl, fp, ip}
    b624:	rscle	r2, r1, r0, lsl #22
    b628:			; <UNDEFINED> instruction: 0x46284937
    b62c:			; <UNDEFINED> instruction: 0xf7ff4479
    b630:	stmdacs	r0, {r0, r2, r4, fp, ip, sp, lr, pc}
    b634:	ldmdbmi	r5!, {r1, r3, r4, r6, r7, ip, lr, pc}
    b638:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    b63c:			; <UNDEFINED> instruction: 0xf80ef7ff
    b640:	sbcsle	r2, r3, r0, lsl #16
    b644:			; <UNDEFINED> instruction: 0x46284932
    b648:			; <UNDEFINED> instruction: 0xf7ff4479
    b64c:	stmdacs	r0, {r0, r1, r2, fp, ip, sp, lr, pc}
    b650:	ldmdbmi	r0!, {r2, r3, r6, r7, ip, lr, pc}
    b654:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    b658:			; <UNDEFINED> instruction: 0xf800f7ff
    b65c:	sbcle	r2, r5, r0, lsl #16
    b660:	strtmi	r4, [r8], -sp, lsr #18
    b664:			; <UNDEFINED> instruction: 0xf7fe4479
    b668:	stmiblt	r8, {r0, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    b66c:	strcs	r4, [r0], #-2603	; 0xfffff5d5
    b670:	strcs	r4, [r1, #-2859]	; 0xfffff4d5
    b674:	stmdbmi	fp!, {r1, r3, r4, r5, r6, sl, lr}
    b678:			; <UNDEFINED> instruction: 0x4620447b
    b67c:	andsvs	r4, r1, r9, ror r4
    b680:	strpl	lr, [r3], #-2499	; 0xfffff63d
    b684:	andcs	fp, lr, r0, ror sp
    b688:	stmib	r0!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    b68c:	str	r4, [r5, r4, lsl #12]!
    b690:	strtmi	r4, [r8], -r5, lsr #28
    b694:			; <UNDEFINED> instruction: 0x4631447e
    b698:			; <UNDEFINED> instruction: 0xffe0f7fe
    b69c:	rscle	r2, r5, r0, lsl #16
    b6a0:			; <UNDEFINED> instruction: 0x46204631
    b6a4:	stmda	r6, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    b6a8:	strmi	r1, [r5], -r2, asr #24
    b6ac:			; <UNDEFINED> instruction: 0xf7f6d015
    b6b0:	strtmi	lr, [r1], -sl, lsr #28
    b6b4:			; <UNDEFINED> instruction: 0xf7f64630
    b6b8:	mcrrne	15, 15, lr, r3, cr14
    b6bc:	andsle	r4, r3, r5, lsl #12
    b6c0:	mcr	7, 1, pc, cr0, cr6, {7}	; <UNPREDICTABLE>
    b6c4:	blmi	69df30 <__assert_fail@plt+0x69b39c>
    b6c8:	ldrbtmi	r2, [sl], #-256	; 0xffffff00
    b6cc:	ldrbtmi	r2, [fp], #-1281	; 0xfffffaff
    b6d0:	andsvs	r4, r4, r8, lsl #12
    b6d4:	strne	lr, [r3, #-2499]	; 0xfffff63d
    b6d8:			; <UNDEFINED> instruction: 0x4620bd70
    b6dc:	andcs	r4, r0, #51380224	; 0x3100000
    b6e0:	ldc2l	7, cr15, [r8], #-1020	; 0xfffffc04
    b6e4:	ldcllt	6, cr4, [r0, #-160]!	; 0xffffff60
    b6e8:			; <UNDEFINED> instruction: 0x46214630
    b6ec:			; <UNDEFINED> instruction: 0xf7ff2200
    b6f0:			; <UNDEFINED> instruction: 0x4628fc71
    b6f4:	svclt	0x0000bd70
    b6f8:	strdeq	r3, [r2], -r4
    b6fc:	andeq	r3, r2, r8, asr #24
    b700:	andeq	pc, r0, r6, ror #13
    b704:	ldrdeq	pc, [r0], -r2
    b708:			; <UNDEFINED> instruction: 0x0000f6b8
    b70c:			; <UNDEFINED> instruction: 0x0000f6b2
    b710:	andeq	pc, r0, r8, lsr #13
    b714:	andeq	pc, r0, r2, lsr #13
    b718:	andeq	pc, r0, r4, lsr #13
    b71c:	andeq	r3, r2, r4, ror fp
    b720:	andeq	r3, r2, r8, asr #23
    b724:	andeq	pc, r0, r0, asr #11
    b728:	andeq	pc, r0, r8, lsr #11
    b72c:	andeq	r3, r2, lr, lsl fp
    b730:	andeq	r3, r2, r2, ror fp
    b734:	ldrbtmi	r4, [fp], #-2817	; 0xfffff4ff
    b738:			; <UNDEFINED> instruction: 0x47706818
    b73c:			; <UNDEFINED> instruction: 0x00023ab2
    b740:	ldrbtmi	r4, [fp], #-2817	; 0xfffff4ff
    b744:			; <UNDEFINED> instruction: 0x477068d8
    b748:	strdeq	r3, [r2], -lr
    b74c:	ldmdbmi	lr, {r0, r2, r3, r4, r6, r8, r9, fp, lr}^
    b750:	ldrbtmi	r4, [fp], #-2654	; 0xfffff5a2
    b754:	push	{r0, r3, r4, r5, r6, sl, lr}
    b758:	strdlt	r4, [sl], r0
    b75c:	stmpl	sl, {r1, r2, r3, r4, r6, r7, fp, sp, lr}
    b760:	andls	r6, r9, #1179648	; 0x120000
    b764:	andeq	pc, r0, #79	; 0x4f
    b768:	cmnle	r1, r0, lsl #28
    b76c:	ldmdbvs	r8, {r2, r9, sl, lr}
    b770:	teqle	r7, r0, lsl #16
    b774:	blcs	29808 <__assert_fail@plt+0x26c74>
    b778:	addshi	pc, sp, r0
    b77c:	ldreq	r4, [r9], -r2, lsr #12
    b780:	svccc	0x0001f812
    b784:	andcc	fp, r1, r4, asr pc
    b788:	blcs	17798 <__assert_fail@plt+0x14c04>
    b78c:	strdcc	sp, [r1], -r7
    b790:	stcl	7, cr15, [r8, #-984]!	; 0xfffffc28
    b794:	strmi	r7, [r5], -r3, lsr #16
    b798:			; <UNDEFINED> instruction: 0xb1ab4602
    b79c:	stmdbcs	r0, {r0, r3, r4, r6, r9, ip, sp, pc}
    b7a0:			; <UNDEFINED> instruction: 0xf802bfa8
    b7a4:	ble	2da3b0 <__assert_fail@plt+0x2d781c>
    b7a8:	ldmibeq	fp, {r4, r9, sl, lr}
    b7ac:	teqeq	pc, r1	; <UNPREDICTABLE>
    b7b0:	teqeq	pc, #99	; 0x63	; <UNPREDICTABLE>
    b7b4:	cmneq	pc, r1, rrx	; <UNPREDICTABLE>
    b7b8:	blcc	c97c0 <__assert_fail@plt+0xc6c2c>
    b7bc:			; <UNDEFINED> instruction: 0x46027051
    b7c0:	svccc	0x0001f814
    b7c4:	mvnle	r2, r0, lsl #22
    b7c8:	andsvc	r2, r3, r0, lsl #6
    b7cc:	blmi	fde0d4 <__assert_fail@plt+0xfdb540>
    b7d0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    b7d4:	blls	265844 <__assert_fail@plt+0x262cb0>
    b7d8:	cmnle	r1, sl, asr r0
    b7dc:	andlt	r4, sl, r8, lsr #12
    b7e0:	ldrhhi	lr, [r0, #141]!	; 0x8d
    b7e4:	ldrdhi	pc, [ip], #143	; 0x8f	; <UNPREDICTABLE>
    b7e8:	ldrbtmi	r4, [r8], #3387	; 0xd3b
    b7ec:			; <UNDEFINED> instruction: 0xf8d8447d
    b7f0:	strtmi	r1, [r8], -r0
    b7f4:	svc	0x005ef7f6
    b7f8:	strmi	r1, [r7], -r2, asr #24
    b7fc:	stmdavc	r3!, {r4, r6, ip, lr, pc}
    b800:	blcs	1d090 <__assert_fail@plt+0x1a4fc>
    b804:			; <UNDEFINED> instruction: 0x061bd059
    b808:	svccc	0x0001f812
    b80c:			; <UNDEFINED> instruction: 0x3601bf54
    b810:	blcs	19030 <__assert_fail@plt+0x1649c>
    b814:	ldfnep	f5, [r0], #-988	; 0xfffffc24
    b818:	stc	7, cr15, [r4, #-984]!	; 0xfffffc28
    b81c:	strmi	r9, [r5], -r5, lsl #8
    b820:			; <UNDEFINED> instruction: 0xf7f64620
    b824:	bge	247704 <__assert_fail@plt+0x244b70>
    b828:	andls	sl, r0, #6144	; 0x1800
    b82c:	bge	1f5c48 <__assert_fail@plt+0x1f30b4>
    b830:	strmi	r9, [r4], r6, lsl #10
    b834:	stmib	sp, {r3, r4, r5, r9, sl, lr}^
    b838:			; <UNDEFINED> instruction: 0xf7f6c607
    b83c:	andcc	lr, r1, ip, ror #26
    b840:	blls	1bf870 <__assert_fail@plt+0x1bccdc>
    b844:	andsvc	r2, sl, r0, lsl #4
    b848:			; <UNDEFINED> instruction: 0xf7f64638
    b84c:	sbfx	lr, ip, #26, #30
    b850:	ldmda	ip, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    b854:	ldr	r4, [r9, r5, lsl #12]!
    b858:	ldrbtmi	r4, [fp], #-2848	; 0xfffff4e0
    b85c:			; <UNDEFINED> instruction: 0xb1406998
    b860:			; <UNDEFINED> instruction: 0x46214b1f
    b864:	andcs	r4, r1, #40, 12	; 0x2800000
    b868:	orrsvs	r4, sl, fp, ror r4
    b86c:	mrc	7, 6, APSR_nzcv, cr0, cr6, {7}
    b870:	ldmdbmi	ip, {r1, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    b874:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    b878:	mrc	7, 0, APSR_nzcv, cr12, cr6, {7}
    b87c:	ldrbtmi	r4, [fp], #-2842	; 0xfffff4e6
    b880:	tstls	r3, r9, lsl r8
    b884:			; <UNDEFINED> instruction: 0xf7f64606
    b888:	stmdavs	r0, {r1, r2, r3, r6, r7, r8, r9, sl, fp, sp, lr, pc}
    b88c:	svc	0x001ef7f6
    b890:	stmdbls	r3, {r1, r2, r4, r9, fp, lr}
    b894:			; <UNDEFINED> instruction: 0x4603447a
    b898:			; <UNDEFINED> instruction: 0xf0024630
    b89c:	ldrb	pc, [pc, r9, asr #23]	; <UNPREDICTABLE>
    b8a0:			; <UNDEFINED> instruction: 0xf8d84628
    b8a4:	andcs	r1, r1, #0
    b8a8:	blx	fe5498ae <__assert_fail@plt+0xfe546d1a>
    b8ac:			; <UNDEFINED> instruction: 0xf7ff4620
    b8b0:	strmi	pc, [r5], -sp, asr #30
    b8b4:	andcs	lr, r1, sl, lsl #15
    b8b8:	ldrmi	lr, [lr], -sl, ror #14
    b8bc:	str	r2, [fp, r1]!
    b8c0:	ldcl	7, cr15, [lr, #984]!	; 0x3d8
    b8c4:	andeq	r3, r2, lr, ror #21
    b8c8:	andeq	r3, r2, r0, ror r5
    b8cc:	andeq	r0, r0, r0, lsl #6
    b8d0:	strdeq	r3, [r2], -r4
    b8d4:	strdeq	r3, [r2], -lr
    b8d8:	andeq	pc, r0, r0, asr r4	; <UNPREDICTABLE>
    b8dc:	andeq	r3, r2, r6, ror #19
    b8e0:	ldrdeq	r3, [r2], -r8
    b8e4:	andeq	pc, r0, sl, lsr r4	; <UNPREDICTABLE>
    b8e8:	andeq	r3, r2, sl, ror #18
    b8ec:	andeq	pc, r0, r8, lsr #7
    b8f0:	ldrbtmi	r4, [fp], #-2818	; 0xfffff4fe
    b8f4:			; <UNDEFINED> instruction: 0xf7ff691b
    b8f8:	svclt	0x0000bbcd
    b8fc:	andeq	r3, r2, lr, asr #18
    b900:	mrclt	7, 6, APSR_nzcv, cr6, cr6, {7}
    b904:	stclt	7, cr15, [r4, #-984]	; 0xfffffc28
    b908:	ldcllt	7, cr15, [sl], #984	; 0x3d8
    b90c:			; <UNDEFINED> instruction: 0x4604b570
    b910:			; <UNDEFINED> instruction: 0xf4106880
    b914:	tstle	r1, r0, lsl #6
    b918:	vst2.8	{d22-d23}, [r0 :128], r2
    b91c:	mvnvs	r4, r0
    b920:	stmib	r4, {r5, r7, sp, lr}^
    b924:	rscvs	r3, r3, r8, lsl #6
    b928:	stmib	r4, {r1, r4, fp, sp, lr}^
    b92c:	bcs	1855c <__assert_fail@plt+0x159c8>
    b930:	movwcc	lr, #51652	; 0xc9c4
    b934:	movwcs	sp, #2939	; 0xb7b
    b938:	ldflte	f6, [r0, #-652]!	; 0xfffffd74
    b93c:	blcs	25cd0 <__assert_fail@plt+0x2313c>
    b940:	stmdbvs	r3!, {r0, r3, r4, r5, r6, r7, ip, lr, pc}
    b944:	mvnlt	r4, lr, lsl #12
    b948:			; <UNDEFINED> instruction: 0x46151d99
    b94c:	andeq	pc, r5, #79	; 0x4f
    b950:	ldclne	0, cr13, [r8, #-232]	; 0xffffff18
    b954:	ldcne	0, cr13, [r9, #-308]	; 0xfffffecc
    b958:	ldclne	0, cr13, [r8], {82}	; 0x52
    b95c:			; <UNDEFINED> instruction: 0xf113d06e
    b960:	rsbsle	r0, fp, ip, lsl #30
    b964:			; <UNDEFINED> instruction: 0xf0001dd9
    b968:			; <UNDEFINED> instruction: 0xf1138089
    b96c:			; <UNDEFINED> instruction: 0xf0000f0a
    b970:	movwcc	r8, #45205	; 0xb095
    b974:	ldmdbmi	fp, {r0, r1, r3, r6, ip, lr, pc}^
    b978:	ldrbtmi	r2, [r9], #-0
    b97c:	ldc	7, cr15, [sl, #984]	; 0x3d8
    b980:	eor	r4, r7, r3, lsl #12
    b984:	vstrcs	s12, [r0, #-660]	; 0xfffffd6c
    b988:	ldclne	0, cr13, [lr], {85}	; 0x55
    b98c:	andeq	pc, r5, #79	; 0x4f
    b990:			; <UNDEFINED> instruction: 0xf113d05b
    b994:	rsble	r0, r8, ip, lsl #30
    b998:			; <UNDEFINED> instruction: 0xd0761d98
    b99c:			; <UNDEFINED> instruction: 0xf0001dd9
    b9a0:			; <UNDEFINED> instruction: 0xf1138084
    b9a4:	eorsle	r0, r9, r8, lsl #30
    b9a8:	svceq	0x0009f113
    b9ac:	addshi	pc, r1, r0
    b9b0:			; <UNDEFINED> instruction: 0xf000330b
    b9b4:	stmdbmi	ip, {r0, r1, r7, pc}^
    b9b8:	ldrbtmi	r2, [r9], #-0
    b9bc:	ldcl	7, cr15, [sl, #-984]!	; 0xfffffc28
    b9c0:			; <UNDEFINED> instruction: 0xf0024629
    b9c4:	and	pc, fp, r7, ror #22
    b9c8:	andcs	r4, r0, r8, asr #18
    b9cc:			; <UNDEFINED> instruction: 0xf7f64479
    b9d0:			; <UNDEFINED> instruction: 0x4603ed72
    b9d4:	ldrtmi	r4, [r1], -r6, asr #16
    b9d8:	ldrbtmi	r6, [r8], #-2090	; 0xfffff7d6
    b9dc:	blx	16c79ee <__assert_fail@plt+0x16c4e5a>
    b9e0:	blcs	65d74 <__assert_fail@plt+0x631e0>
    b9e4:	movwcs	fp, #3844	; 0xf04
    b9e8:	adcle	r6, r4, r3, ror #1
    b9ec:			; <UNDEFINED> instruction: 0xf7f62002
    b9f0:	stmdbmi	r0, {r1, r2, r3, r4, r5, r7, r9, sl, fp, sp, lr, pc}^
    b9f4:	ldrbtmi	r2, [r9], #-0
    b9f8:	ldcl	7, cr15, [ip, #-984]	; 0xfffffc28
    b9fc:	strb	r4, [r9, r3, lsl #12]!
    ba00:	andcs	r4, r0, sp, lsr r9
    ba04:			; <UNDEFINED> instruction: 0xf7f64479
    ba08:			; <UNDEFINED> instruction: 0x4603ed56
    ba0c:	ldmdbmi	fp!, {r1, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    ba10:	ldrbtmi	r2, [r9], #-0
    ba14:	stcl	7, cr15, [lr, #-984]	; 0xfffffc28
    ba18:	ldrb	r4, [fp, r3, lsl #12]
    ba1c:	andcs	r4, r0, r8, lsr r9
    ba20:			; <UNDEFINED> instruction: 0xf7f64479
    ba24:	strtmi	lr, [r9], -r8, asr #26
    ba28:	blx	d47a3a <__assert_fail@plt+0xd44ea6>
    ba2c:	ldmdami	r5!, {r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}
    ba30:			; <UNDEFINED> instruction: 0xf0024478
    ba34:	fldmdbxmi	r4!, {d15-d96}	;@ Deprecated
    ba38:			; <UNDEFINED> instruction: 0xe7a6447d
    ba3c:	andcs	r4, r0, r3, lsr r9
    ba40:			; <UNDEFINED> instruction: 0xf7f64479
    ba44:			; <UNDEFINED> instruction: 0x4603ed38
    ba48:	ldmdbmi	r1!, {r2, r6, r7, r8, r9, sl, sp, lr, pc}
    ba4c:	ldrbtmi	r2, [r9], #-0
    ba50:	ldc	7, cr15, [r0, #-984]!	; 0xfffffc28
    ba54:			; <UNDEFINED> instruction: 0xf0024629
    ba58:	bfi	pc, sp, (invalid: 22:1)	; <UNPREDICTABLE>
    ba5c:	andcs	r4, r0, sp, lsr #18
    ba60:			; <UNDEFINED> instruction: 0xf7f64479
    ba64:	strmi	lr, [r3], -r8, lsr #26
    ba68:	stmdbmi	fp!, {r2, r4, r5, r7, r8, r9, sl, sp, lr, pc}
    ba6c:	ldrbtmi	r2, [r9], #-0
    ba70:	stc	7, cr15, [r0, #-984]!	; 0xfffffc28
    ba74:			; <UNDEFINED> instruction: 0xf0024629
    ba78:	ldr	pc, [r1, sp, lsl #22]!
    ba7c:	andcs	r4, r0, r7, lsr #18
    ba80:			; <UNDEFINED> instruction: 0xf7f64479
    ba84:			; <UNDEFINED> instruction: 0x4603ed18
    ba88:	stmdbmi	r5!, {r2, r5, r7, r8, r9, sl, sp, lr, pc}
    ba8c:	ldrbtmi	r2, [r9], #-0
    ba90:	ldc	7, cr15, [r0, #-984]	; 0xfffffc28
    ba94:			; <UNDEFINED> instruction: 0xf0024629
    ba98:			; <UNDEFINED> instruction: 0xe7a1fafd
    ba9c:	andcs	r4, r0, r1, lsr #18
    baa0:			; <UNDEFINED> instruction: 0xf7f64479
    baa4:	strmi	lr, [r3], -r8, lsl #26
    baa8:	ldmdbmi	pc, {r2, r4, r7, r8, r9, sl, sp, lr, pc}	; <UNPREDICTABLE>
    baac:	ldrbtmi	r2, [r9], #-0
    bab0:	stc	7, cr15, [r0, #-984]	; 0xfffffc28
    bab4:			; <UNDEFINED> instruction: 0xf0024629
    bab8:	ldr	pc, [r1, sp, ror #21]
    babc:	andcs	r4, r0, fp, lsl r9
    bac0:			; <UNDEFINED> instruction: 0xf7f64479
    bac4:			; <UNDEFINED> instruction: 0x4601ecf8
    bac8:	ldrbtmi	r4, [r8], #-2073	; 0xfffff7e7
    bacc:	blx	ff8c7adc <__assert_fail@plt+0xff8c4f48>
    bad0:	ldmdbmi	r8, {r1, r2, r7, r8, r9, sl, sp, lr, pc}
    bad4:	ldrbtmi	r2, [r9], #-0
    bad8:	stcl	7, cr15, [ip], #984	; 0x3d8
    badc:			; <UNDEFINED> instruction: 0xf0024629
    bae0:			; <UNDEFINED> instruction: 0xe77dfad9
    bae4:	muleq	r0, r6, r4
    bae8:	andeq	pc, r0, sl, asr r5	; <UNPREDICTABLE>
    baec:	andeq	pc, r0, ip, lsr #7
    baf0:	andeq	pc, r0, r6, asr #8
    baf4:	muleq	r0, sl, r3
    baf8:	muleq	r0, r8, r3
    bafc:	strdeq	pc, [r0], -r2
    bb00:	andeq	pc, r0, r4, lsr #9
    bb04:	andeq	pc, r0, r8, lsr #6
    bb08:	andeq	pc, r0, r8, lsl r3	; <UNPREDICTABLE>
    bb0c:	andeq	pc, r0, r0, ror r3	; <UNPREDICTABLE>
    bb10:	ldrdeq	pc, [r0], -lr
    bb14:	andeq	pc, r0, r4, ror #6
    bb18:	andeq	pc, r0, r6, ror #7
    bb1c:	andeq	pc, r0, r8, asr r3	; <UNPREDICTABLE>
    bb20:	andeq	pc, r0, lr, ror #7
    bb24:	andeq	pc, r0, r8, asr #6
    bb28:	strdeq	pc, [r0], -sl
    bb2c:	andeq	pc, r0, r4, asr #8
    bb30:	andeq	ip, r0, lr, asr #28
    bb34:	andeq	pc, r0, lr, lsl #8
    bb38:	svceq	0x0010f011
    bb3c:	tsteq	r7, r1	; <UNPREDICTABLE>
    bb40:	mvnsmi	lr, sp, lsr #18
    bb44:	smladcs	r0, r4, pc, fp	; <UNPREDICTABLE>
    bb48:	stmdbcs	r3, {r1, r3, r8, r9, sl, sp}
    bb4c:	ldrmi	r4, [r4], -r6, lsl #12
    bb50:	andle	r6, r8, r1, asr #2
    bb54:	andsle	r2, fp, r4, lsl #18
    bb58:	svclt	0x001c2901
    bb5c:	andcs	r6, r1, r2, lsl #3
    bb60:	pop	{r0, ip, lr, pc}
    bb64:			; <UNDEFINED> instruction: 0xf7f681f0
    bb68:	tstcs	r0, lr, asr lr
    bb6c:			; <UNDEFINED> instruction: 0x4605463a
    bb70:	eorvs	r4, r9, r0, lsr #12
    bb74:	bl	ffac9b54 <__assert_fail@plt+0xffac6fc0>
    bb78:	movwmi	pc, #256	; 0x100	; <UNPREDICTABLE>
    bb7c:	movwcc	r3, #15105	; 0x3b01
    bb80:	stmdavs	fp!, {r1, r8, fp, ip, lr, pc}
    bb84:	eorle	r2, r9, r2, lsr #22
    bb88:			; <UNDEFINED> instruction: 0x200061b0
    bb8c:	ldrhhi	lr, [r0, #141]!	; 0x8d
    bb90:			; <UNDEFINED> instruction: 0x06297815
    bb94:			; <UNDEFINED> instruction: 0xf7f6d40b
    bb98:	stmdavs	r1, {r1, r4, r6, r7, r8, sl, fp, sp, lr, pc}
    bb9c:			; <UNDEFINED> instruction: 0xf814e003
    bba0:	strteq	r5, [sl], -r1, lsl #30
    bba4:			; <UNDEFINED> instruction: 0xf831d403
    bba8:	ldreq	r3, [fp], #21
    bbac:	cfstrscs	mvf13, [sp, #-988]!	; 0xfffffc24
    bbb0:			; <UNDEFINED> instruction: 0xf7f6d01a
    bbb4:	strcs	lr, [r0, #-3640]	; 0xfffff1c8
    bbb8:			; <UNDEFINED> instruction: 0x4629463a
    bbbc:	strtmi	r4, [r0], -r0, lsl #13
    bbc0:	andpl	pc, r0, r8, asr #17
    bbc4:	ldcl	7, cr15, [lr, #984]	; 0x3d8
    bbc8:			; <UNDEFINED> instruction: 0x300161b0
    bbcc:	strtmi	sp, [r8], -r2
    bbd0:	ldrhhi	lr, [r0, #141]!	; 0x8d
    bbd4:	ldrdcc	pc, [r0], -r8
    bbd8:	mvnsle	r2, r2, lsr #22
    bbdc:	movweq	pc, #45167	; 0xb06f	; <UNPREDICTABLE>
    bbe0:	rscscc	pc, pc, pc, asr #32
    bbe4:			; <UNDEFINED> instruction: 0xe7bc6133
    bbe8:			; <UNDEFINED> instruction: 0xf06f2200
    bbec:			; <UNDEFINED> instruction: 0xf04f030b
    bbf0:	ldrshvs	r3, [r2, pc]!
    bbf4:	pop	{r0, r1, r4, r5, r8, sp, lr}
    bbf8:	svclt	0x000081f0
    bbfc:	bmi	978c3c <__assert_fail@plt+0x9760a8>
    bc00:	ldrbmi	lr, [r0, sp, lsr #18]!
    bc04:	blmi	937e18 <__assert_fail@plt+0x935284>
    bc08:	cfstrsls	mvf4, [fp], {122}	; 0x7a
    bc0c:	ldrdge	pc, [ip], pc	; <UNPREDICTABLE>
    bc10:	ldrbtmi	r5, [sl], #2259	; 0x8d3
    bc14:	ldmdavs	fp, {r1, r2, r5, r9, sl, lr}
    bc18:			; <UNDEFINED> instruction: 0xf04f9301
    bc1c:	tstlt	ip, #0, 6
    bc20:	svcmi	0x001fab0c
    bc24:	stmdbeq	r1, {r8, ip, sp, lr, pc}
    bc28:	ldrbtmi	r4, [pc], #-1664	; bc30 <__assert_fail@plt+0x909c>
    bc2c:	ldrmi	r2, [sp], -r0, lsl #12
    bc30:	and	r9, fp, r0, lsl #6
    bc34:	strbmi	r4, [r8], -r1, lsr #12
    bc38:			; <UNDEFINED> instruction: 0x46204798
    bc3c:			; <UNDEFINED> instruction: 0xf7f63504
    bc40:	strls	lr, [r0, #-3496]	; 0xfffff258
    bc44:	stcmi	8, cr15, [r4], {85}	; 0x55
    bc48:	cmnlt	ip, r6, lsl #8
    bc4c:	blcs	25d40 <__assert_fail@plt+0x231ac>
    bc50:			; <UNDEFINED> instruction: 0xf1b8d1f0
    bc54:	andsle	r0, r5, r0, lsl #30
    bc58:			; <UNDEFINED> instruction: 0xf85a4b12
    bc5c:	ldmdavs	r9, {r0, r1, ip, sp}
    bc60:			; <UNDEFINED> instruction: 0xf7f64620
    bc64:	ubfx	lr, r2, #30, #9
    bc68:	blmi	2de4ac <__assert_fail@plt+0x2db918>
    bc6c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    bc70:	blls	65ce0 <__assert_fail@plt+0x6314c>
    bc74:	qaddle	r4, sl, sl
    bc78:	andlt	r4, r3, r0, lsr r6
    bc7c:			; <UNDEFINED> instruction: 0x47f0e8bd
    bc80:	ldrbmi	fp, [r0, -r3]!
    bc84:			; <UNDEFINED> instruction: 0xf85a4b09
    bc88:	ldmdavs	r9, {r0, r1, ip, sp}
    bc8c:			; <UNDEFINED> instruction: 0xf7f6e7e8
    bc90:	svclt	0x0000ec18
    bc94:	strheq	r3, [r2], -ip
    bc98:	andeq	r0, r0, r0, lsl #6
    bc9c:	strheq	r3, [r2], -r2
    bca0:	andeq	r3, r2, r2, lsr r6
    bca4:	andeq	r0, r0, r4, lsl #6
    bca8:	andeq	r3, r2, r8, asr r0
    bcac:	andeq	r0, r0, r4, lsl r3
    bcb0:	bmi	29e8dc <__assert_fail@plt+0x29bd48>
    bcb4:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
    bcb8:	tstlt	r3, fp, lsl r8
    bcbc:	tstcs	r0, r1
    bcc0:	stmdblt	r0!, {r3, r4, r8, r9, sl, lr}
    bcc4:	ldmpl	r3, {r1, r2, r8, r9, fp, lr}^
    bcc8:			; <UNDEFINED> instruction: 0xf7f66818
    bccc:	blmi	17aa90 <__assert_fail@plt+0x177efc>
    bcd0:	ldmdavs	r8, {r0, r1, r4, r6, r7, fp, ip, lr}
    bcd4:	bllt	1ac9cb4 <__assert_fail@plt+0x1ac7120>
    bcd8:	andeq	r3, r2, r8, lsr #11
    bcdc:	andeq	r3, r2, lr
    bce0:	andeq	r0, r0, r4, lsl r3
    bce4:	andeq	r0, r0, r4, lsl #6
    bce8:	ldrbtmi	r4, [fp], #-2817	; 0xfffff4ff
    bcec:			; <UNDEFINED> instruction: 0x47706018
    bcf0:	andeq	r3, r2, r2, ror r5
    bcf4:	ldrlt	r4, [r0, #-2844]	; 0xfffff4e4
    bcf8:			; <UNDEFINED> instruction: 0x4604447b
    bcfc:	tstlt	fp, fp, asr r8
    bd00:	ldmiblt	r8!, {r3, r4, r7, r8, r9, sl, lr}
    bd04:	andeq	pc, sl, r4, lsr #3
    bd08:	ldmdale	r1, {r0, r1, r2, r3, r4, fp, sp}
    bd0c:			; <UNDEFINED> instruction: 0xf000e8df
    bd10:			; <UNDEFINED> instruction: 0x1c101928
    bd14:	eorne	r2, r5, pc, lsl r2
    bd18:	andsne	r1, r0, r0, lsl r0
    bd1c:	andsne	r1, r0, r0, lsl r0
    bd20:	andsne	r1, r0, r0, lsl r0
    bd24:	andsne	r1, r0, r0, lsl r0
    bd28:	andsne	r1, r0, r0, lsl r0
    bd2c:			; <UNDEFINED> instruction: 0x16161010
    bd30:	ldclt	0, cr2, [r0, #-0]
    bd34:			; <UNDEFINED> instruction: 0x4010e8bd
    bd38:	svclt	0x00c6f00b
    bd3c:	ldrbtmi	r4, [r8], #-2059	; 0xfffff7f5
    bd40:	stmdami	fp, {r4, r8, sl, fp, ip, sp, pc}
    bd44:	cfldrslt	mvf4, [r0, #-480]	; 0xfffffe20
    bd48:	ldrbtmi	r4, [r8], #-2058	; 0xfffff7f6
    bd4c:	stmdami	sl, {r4, r8, sl, fp, ip, sp, pc}
    bd50:	cfldrslt	mvf4, [r0, #-480]	; 0xfffffe20
    bd54:	ldrbtmi	r4, [r8], #-2057	; 0xfffff7f7
    bd58:	stmdami	r9, {r4, r8, sl, fp, ip, sp, pc}
    bd5c:	cfldrslt	mvf4, [r0, #-480]	; 0xfffffe20
    bd60:	ldrbtmi	r4, [r8], #-2056	; 0xfffff7f8
    bd64:	svclt	0x0000bd10
    bd68:	andeq	r3, r2, r4, ror #10
    bd6c:			; <UNDEFINED> instruction: 0x0000dfba
    bd70:	andeq	pc, r0, r8, ror #3
    bd74:	andeq	pc, r0, sl, ror #9
    bd78:			; <UNDEFINED> instruction: 0x0000f4b0
    bd7c:	andeq	pc, r0, lr, lsr #8
    bd80:	ldrdeq	pc, [r0], -r4
    bd84:	ldrdeq	pc, [r0], -r6
    bd88:	andcs	fp, fp, r0, lsr r5
    bd8c:			; <UNDEFINED> instruction: 0xf7ffb083
    bd90:	andcs	pc, r0, #708	; 0x2c4
    bd94:	ldrmi	r4, [r0], -r1, lsl #12
    bd98:			; <UNDEFINED> instruction: 0xff30f7ff
    bd9c:			; <UNDEFINED> instruction: 0xf7ff200c
    bda0:	smlaltblt	pc, r0, r9, pc	; <UNPREDICTABLE>
    bda4:	strmi	r4, [r2], -lr, lsr #22
    bda8:	andcs	r4, r0, lr, lsr #18
    bdac:	andls	r4, r0, fp, ror r4
    bdb0:			; <UNDEFINED> instruction: 0xf7ff4479
    bdb4:	andcs	pc, sp, r3, lsr #30
    bdb8:			; <UNDEFINED> instruction: 0xf7ff4d2b
    bdbc:	blmi	b0bc30 <__assert_fail@plt+0xb0909c>
    bdc0:	ldrbtmi	r4, [sp], #-2347	; 0xfffff6d5
    bdc4:	ldrcs	r4, [r4], #-1147	; 0xfffffb85
    bdc8:			; <UNDEFINED> instruction: 0x46024479
    bdcc:	andls	r2, r0, r0
    bdd0:			; <UNDEFINED> instruction: 0xff14f7ff
    bdd4:	strcc	r4, [r1], #-1568	; 0xfffff9e0
    bdd8:			; <UNDEFINED> instruction: 0xff8cf7ff
    bddc:	strtmi	r2, [sl], -r0, lsl #6
    bde0:	ldrmi	r4, [r8], -r1, lsl #12
    bde4:			; <UNDEFINED> instruction: 0xf7ffb109
    bde8:	ldccs	15, cr15, [lr], {9}
    bdec:	strdcs	sp, [lr], -r2
    bdf0:			; <UNDEFINED> instruction: 0xff80f7ff
    bdf4:			; <UNDEFINED> instruction: 0xb1284601
    bdf8:	movwcs	r4, #2590	; 0xa1e
    bdfc:	ldrbtmi	r4, [sl], #-1560	; 0xfffff9e8
    be00:	mrc2	7, 7, pc, cr12, cr15, {7}
    be04:			; <UNDEFINED> instruction: 0xf7ff200a
    be08:			; <UNDEFINED> instruction: 0x4601ff75
    be0c:	bmi	6b82b4 <__assert_fail@plt+0x6b5720>
    be10:	ldrmi	r2, [r8], -r0, lsl #6
    be14:			; <UNDEFINED> instruction: 0xf7ff447a
    be18:	strdcs	pc, [pc], -r1
    be1c:			; <UNDEFINED> instruction: 0xff6af7ff
    be20:	tstlt	r8, r1, lsl #12
    be24:	ldrmi	r2, [r0], -r0, lsl #4
    be28:	mcr2	7, 7, pc, cr8, cr15, {7}	; <UNPREDICTABLE>
    be2c:			; <UNDEFINED> instruction: 0xf7ff2012
    be30:	strmi	pc, [r1], -r1, ror #30
    be34:	andcs	fp, r0, #24, 2
    be38:			; <UNDEFINED> instruction: 0xf7ff4610
    be3c:			; <UNDEFINED> instruction: 0x4620fedf
    be40:			; <UNDEFINED> instruction: 0xf7ff3401
    be44:	andcs	pc, r0, #348	; 0x15c
    be48:	ldrmi	r4, [r0], -r1, lsl #12
    be4c:			; <UNDEFINED> instruction: 0xf7ffb109
    be50:	stccs	14, cr15, [r8], #-852	; 0xfffffcac
    be54:	strdcs	sp, [r0], -r3
    be58:	pop	{r0, r1, ip, sp, pc}
    be5c:			; <UNDEFINED> instruction: 0xe7274030
    be60:	andeq	ip, r0, ip, ror #20
    be64:	ldrdeq	pc, [r0], -r8
    be68:	muleq	r0, lr, r4
    be6c:	muleq	r0, ip, r4
    be70:			; <UNDEFINED> instruction: 0x0000f5b0
    be74:	andeq	sp, r0, r2, ror #8
    be78:	andeq	sp, r0, ip, asr #8
    be7c:	svcmi	0x00f0e92d
    be80:	stc	6, cr4, [sp, #-28]!	; 0xffffffe4
    be84:			; <UNDEFINED> instruction: 0xf8df8b02
    be88:			; <UNDEFINED> instruction: 0xf8df2420
    be8c:	ldrbtmi	r3, [sl], #-1056	; 0xfffffbe0
    be90:	ldrmi	pc, [ip], #-2271	; 0xfffff721
    be94:	ldrbtmi	fp, [ip], #-137	; 0xffffff77
    be98:	ldmpl	r3, {r0, r1, r8, ip, pc}^
    be9c:	movwls	r6, #30747	; 0x781b
    bea0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    bea4:			; <UNDEFINED> instruction: 0xff70f7ff
    bea8:	strtmi	r2, [r1], -r0, lsl #4
    beac:			; <UNDEFINED> instruction: 0xf7ff4610
    beb0:	eorcs	pc, sl, r5, lsr #29
    beb4:			; <UNDEFINED> instruction: 0xff1ef7ff
    beb8:	stmdavc	r3, {r3, r4, r8, ip, sp, pc}
    bebc:			; <UNDEFINED> instruction: 0xf0002b31
    bec0:	strhtcs	r8, [r9], -r4
    bec4:			; <UNDEFINED> instruction: 0xff16f7ff
    bec8:	movwcs	r4, #2810	; 0xafa
    becc:			; <UNDEFINED> instruction: 0x4601447a
    bed0:			; <UNDEFINED> instruction: 0xf7ff4618
    bed4:	ldmvs	fp!, {r0, r1, r4, r7, r9, sl, fp, ip, sp, lr, pc}^
    bed8:	eorsle	r2, r4, r0, lsl #22
    bedc:			; <UNDEFINED> instruction: 0xb32a683a
    bee0:			; <UNDEFINED> instruction: 0x2600463c
    bee4:			; <UNDEFINED> instruction: 0xf893e018
    bee8:			; <UNDEFINED> instruction: 0xf1b88000
    beec:	andsle	r0, r0, r0, asr #30
    bef0:	mcrr	7, 15, pc, lr, cr6	; <UNPREDICTABLE>
    bef4:	svceq	0x007cf1b8
    bef8:			; <UNDEFINED> instruction: 0xf0004605
    befc:	stfcsd	f0, [r2, #-168]!	; 0xffffff58
    bf00:	movwcs	fp, #8148	; 0x1fd4
    bf04:	adcsmi	r2, r5, #0, 6
    bf08:	movwcs	fp, #4056	; 0xfd8
    bf0c:	svclt	0x00182b00
    bf10:			; <UNDEFINED> instruction: 0xf854462e
    bf14:	cmnlt	r3, #16, 30	; 0x40
    bf18:	stmdacs	r0, {r5, r6, fp, sp, lr}
    bf1c:	stmiavs	r3!, {r0, r3, r4, r5, r6, r7, ip, lr, pc}^
    bf20:	mvnle	r2, r0, lsl #22
    bf24:	ldc	7, cr15, [r4], #-984	; 0xfffffc28
    bf28:	strb	r4, [r8, r5, lsl #12]!
    bf2c:	blcs	1029fa0 <__assert_fail@plt+0x102740c>
    bf30:	tsthi	r5, r0, asr #32	; <UNPREDICTABLE>
    bf34:	ldreq	r9, [fp], r3, lsl #22
    bf38:	ldmibmi	pc, {r0, r2, r8, sl, ip, lr, pc}^	; <UNPREDICTABLE>
    bf3c:	ldrmi	r2, [r0], -r0, lsl #4
    bf40:			; <UNDEFINED> instruction: 0xf7ff4479
    bf44:	andscs	pc, r3, fp, asr lr	; <UNPREDICTABLE>
    bf48:	mrc2	7, 6, pc, cr4, cr15, {7}
    bf4c:	cmplt	r0, r4, lsl #12
    bf50:	andcs	r4, r0, #3571712	; 0x368000
    bf54:	ldrbtmi	r4, [r9], #-1552	; 0xfffff9f0
    bf58:	mrc2	7, 2, pc, cr0, cr15, {7}
    bf5c:	strtmi	r2, [r1], -r0, lsl #4
    bf60:			; <UNDEFINED> instruction: 0xf7ff4610
    bf64:	andcs	pc, r0, fp, asr #28
    bf68:	mcr2	7, 5, pc, cr2, cr15, {7}	; <UNPREDICTABLE>
    bf6c:			; <UNDEFINED> instruction: 0xf7f62000
    bf70:	ldmvs	fp!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, fp, sp, lr, pc}^
    bf74:	ldmdavc	fp, {r1, r3, r9, sl, ip, sp}
    bf78:			; <UNDEFINED> instruction: 0xf0402b40
    bf7c:	ldmdavs	fp!, {r0, r5, r6, r7, pc}
    bf80:	sbcsle	r2, r7, r0, lsl #22
    bf84:	ldrcc	r4, [r0, -lr, asr #23]
    bf88:	teqlt	r8, #14614528	; 0xdf0000	; <UNPREDICTABLE>
    bf8c:	movwls	r4, #17531	; 0x447b
    bf90:	ldrbtmi	r4, [fp], #3021	; 0xbcd
    bf94:	teqge	r4, #14614528	; 0xdf0000	; <UNPREDICTABLE>
    bf98:	ldrbtmi	r4, [sl], #1147	; 0x47b
    bf9c:	bcc	4477c4 <__assert_fail@plt+0x444c30>
    bfa0:	stcne	8, cr15, [r4], {87}	; 0x57
    bfa4:	andcs	r2, r0, r5, lsl #4
    bfa8:	b	fe149f88 <__assert_fail@plt+0xfe1473f4>
    bfac:	cdp2	0, 8, cr15, cr12, cr11, {0}
    bfb0:	tstlt	r8, r4, lsl #12
    bfb4:	blcs	1029fc8 <__assert_fail@plt+0x1027434>
    bfb8:	addshi	pc, r4, r0
    bfbc:	ldcne	8, cr15, [r0], {87}	; 0x57
    bfc0:	mcrrle	9, 15, r2, pc, cr15	; <UNPREDICTABLE>
    bfc4:	andsne	pc, r8, sp, lsl #17
    bfc8:	ldmdbeq	r8, {r0, r2, r3, r8, ip, sp, lr, pc}
    bfcc:	movwcs	r4, #2496	; 0x9c0
    bfd0:			; <UNDEFINED> instruction: 0x464a4618
    bfd4:			; <UNDEFINED> instruction: 0xf88d4479
    bfd8:			; <UNDEFINED> instruction: 0xf7ff3019
    bfdc:			; <UNDEFINED> instruction: 0xf857fe0f
    bfe0:	strcs	r3, [r3, #-3084]	; 0xfffff3f4
    bfe4:			; <UNDEFINED> instruction: 0xf0002b00
    bfe8:			; <UNDEFINED> instruction: 0xf85780a3
    bfec:			; <UNDEFINED> instruction: 0xf04f2c10
    bff0:	strbmi	r0, [r0], -r0, lsl #16
    bff4:			; <UNDEFINED> instruction: 0xf5b24649
    bff8:	bmi	fedabe00 <__assert_fail@plt+0xfeda926c>
    bffc:	andhi	pc, r0, sp, asr #17
    c000:	svclt	0x00b4447a
    c004:	stceq	0, cr15, [ip], #-316	; 0xfffffec4
    c008:	stceq	0, cr15, [r0], #-316	; 0xfffffec4
    c00c:	andshi	pc, r9, sp, lsl #17
    c010:	andsgt	pc, r8, sp, lsl #17
    c014:	ldc2l	7, cr15, [r2, #1020]!	; 0x3fc
    c018:	tstlt	ip, r5, lsl #8
    c01c:	blcs	1f2a0b0 <__assert_fail@plt+0x1f2751c>
    c020:	adcshi	pc, r3, r0
    c024:	andcs	r4, r0, #172, 18	; 0x2b0000
    c028:	strcc	r4, [r3, #-1552]	; 0xfffff9f0
    c02c:			; <UNDEFINED> instruction: 0xf7ff4479
    c030:	adcsmi	pc, r5, #14656	; 0x3940
    c034:			; <UNDEFINED> instruction: 0xf8dfda0a
    c038:	ldrbtmi	r8, [r8], #676	; 0x2a4
    c03c:	strcc	r2, [r1, #-512]	; 0xfffffe00
    c040:			; <UNDEFINED> instruction: 0x46414610
    c044:	ldc2l	7, cr15, [sl, #1020]	; 0x3fc
    c048:	ldrhle	r4, [r7, #37]!	; 0x25
    c04c:	stmibmi	r4!, {r2, r6, r7, r8, fp, ip, sp, pc}
    c050:	ldrmi	r2, [r0], -r0, lsl #4
    c054:			; <UNDEFINED> instruction: 0xf7ff4479
    c058:			; <UNDEFINED> instruction: 0xf857fdd1
    c05c:	blcs	1aca4 <__assert_fail@plt+0x18110>
    c060:			; <UNDEFINED> instruction: 0xe767d19e
    c064:	andcs	r4, r0, #2605056	; 0x27c000
    c068:			; <UNDEFINED> instruction: 0xf10d4610
    c06c:	ldrbtmi	r0, [r9], #-2328	; 0xfffff6e8
    c070:			; <UNDEFINED> instruction: 0xf7ff2503
    c074:			; <UNDEFINED> instruction: 0xf857fdc3
    c078:	blcs	1b0b0 <__assert_fail@plt+0x1851c>
    c07c:			; <UNDEFINED> instruction: 0xe7dad1b5
    c080:	blcs	2a114 <__assert_fail@plt+0x27580>
    c084:	adcsmi	fp, r5, #24, 30	; 0x60
    c088:	adcshi	pc, sp, r0, lsl #6
    c08c:	sbcsle	r2, lr, r0, lsl #22
    c090:			; <UNDEFINED> instruction: 0xf04f2b0a
    c094:	tstle	r7, r0, lsl #10
    c098:	blcs	2a22c <__assert_fail@plt+0x27698>
    c09c:	andcs	sp, r0, #215	; 0xd7
    c0a0:			; <UNDEFINED> instruction: 0x46104659
    c0a4:			; <UNDEFINED> instruction: 0xf7ff4690
    c0a8:	andcs	pc, r0, #10816	; 0x2a40
    c0ac:	stmdaeq	r1, {r3, r8, ip, sp, lr, pc}
    c0b0:			; <UNDEFINED> instruction: 0x46514610
    c0b4:	stc2	7, cr15, [r2, #1020]!	; 0x3fc
    c0b8:	ldrhle	r4, [r6, #80]!	; 0x50
    c0bc:	strcc	r7, [r1], #-2147	; 0xfffff79d
    c0c0:	sbcle	r2, r4, r0, lsl #22
    c0c4:	rscle	r2, r7, sl, lsl #22
    c0c8:	stmdbge	r6, {r9, sp}
    c0cc:			; <UNDEFINED> instruction: 0xf88d4610
    c0d0:			; <UNDEFINED> instruction: 0xf88d3018
    c0d4:			; <UNDEFINED> instruction: 0xf7ff5019
    c0d8:	stmdavc	r3!, {r0, r4, r7, r8, sl, fp, ip, sp, lr, pc}^
    c0dc:	blcs	190e8 <__assert_fail@plt+0x16554>
    c0e0:			; <UNDEFINED> instruction: 0xe7b4d1f0
    c0e4:	blcs	2a1f8 <__assert_fail@plt+0x27664>
    c0e8:			; <UNDEFINED> instruction: 0xf8dfd0b7
    c0ec:	blcs	2b08e4 <__assert_fail@plt+0x2add50>
    c0f0:	streq	pc, [r1], #-260	; 0xfffffefc
    c0f4:	ldrbtmi	sl, [r9], #3334	; 0xd06
    c0f8:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    c0fc:	stmdavc	r3!, {r0, r2, r3, r8, ip, lr, pc}^
    c100:	adcle	r2, r4, r0, lsl #22
    c104:	strbmi	r2, [r9], -r0, lsl #4
    c108:			; <UNDEFINED> instruction: 0xf7ff4610
    c10c:	stmdavc	r3!, {r0, r1, r2, r4, r5, r6, r8, sl, fp, ip, sp, lr, pc}^
    c110:	blcs	1911c <__assert_fail@plt+0x16588>
    c114:	blcs	2c0388 <__assert_fail@plt+0x2bd7f4>
    c118:	andcs	sp, r0, #241	; 0xf1
    c11c:	ldrmi	r4, [r0], -r9, lsr #12
    c120:	andscc	pc, r8, sp, lsl #17
    c124:	andshi	pc, r9, sp, lsl #17
    c128:	stc2l	7, cr15, [r8, #-1020]!	; 0xfffffc04
    c12c:	strb	r7, [pc, r3, ror #16]!
    c130:	stmdavc	r2!, {r2, r3, r4, r8, ip, sp, pc}
    c134:			; <UNDEFINED> instruction: 0xf0002a7c
    c138:	strcs	r8, [r3, #-139]	; 0xffffff75
    c13c:			; <UNDEFINED> instruction: 0x260ae77b
    c140:	movwcs	r4, #2666	; 0xa6a
    c144:	ldrmi	r4, [r8], -sl, ror #18
    c148:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
    c14c:	ldc2l	7, cr15, [r6, #-1020]	; 0xfffffc04
    c150:			; <UNDEFINED> instruction: 0xf7ffe715
    c154:	stmiavs	r3!, {r0, r2, r4, r5, r6, r7, r9, fp, ip, sp, lr, pc}^
    c158:	ldmdavc	fp, {r1, r3, r4, r6, sl, fp, ip}^
    c15c:	andle	r2, r7, sp, lsr fp
    c160:			; <UNDEFINED> instruction: 0xf1052b7c
    c164:			; <UNDEFINED> instruction: 0xf43f0501
    c168:	blcs	37c98 <__assert_fail@plt+0x35104>
    c16c:	mcrge	4, 6, pc, cr7, cr15, {1}	; <UNPREDICTABLE>
    c170:			; <UNDEFINED> instruction: 0xf003b120
    c174:	blcs	fe00d07c <__assert_fail@plt+0xfe00a4e8>
    c178:	strcc	fp, [r1, #-3864]	; 0xfffff0e8
    c17c:	svccc	0x0001f812
    c180:	svclt	0x00182b00
    c184:	mvnsle	r2, ip, ror fp
    c188:			; <UNDEFINED> instruction: 0xf894e6b9
    c18c:	stclne	0, cr12, [r3], #-4
    c190:			; <UNDEFINED> instruction: 0xf1bc9305
    c194:			; <UNDEFINED> instruction: 0xd1200f3d
    c198:	stmdaeq	r2, {r2, r8, ip, sp, lr, pc}
    c19c:	ldmdbne	ip, {r0, r1, r5, r6, r7, r8, r9, lr}^
    c1a0:	andcs	r2, r0, #0, 10
    c1a4:	ldrmi	r4, [r0], -r9, asr #12
    c1a8:	andsgt	pc, r8, sp, lsl #17
    c1ac:	andspl	pc, r9, sp, lsl #17
    c1b0:	stc2	7, cr15, [r4, #-1020]!	; 0xfffffc04
    c1b4:	andeq	lr, r8, r4, lsl #22
    c1b8:			; <UNDEFINED> instruction: 0xf8184643
    c1bc:			; <UNDEFINED> instruction: 0xf1bccb01
    c1c0:	svclt	0x00180f00
    c1c4:	svceq	0x007cf1bc
    c1c8:	strmi	sp, [r5], -fp, ror #3
    c1cc:			; <UNDEFINED> instruction: 0xf1bc461c
    c1d0:			; <UNDEFINED> instruction: 0xf43f0f00
    c1d4:	strcc	sl, [r1], #-3879	; 0xfffff0d9
    c1d8:	stmdbmi	r6, {r2, r5, r8, r9, sl, sp, lr, pc}^
    c1dc:	strbmi	r4, [r0], -r2, asr #12
    c1e0:	ldrbtmi	r3, [r9], #-1281	; 0xfffffaff
    c1e4:	stc2	7, cr15, [sl, #-1020]	; 0xfffffc04
    c1e8:	mulgt	r1, r4, r8
    c1ec:			; <UNDEFINED> instruction: 0xf1bc9b05
    c1f0:	andle	r0, r2, ip, ror pc
    c1f4:	svceq	0x0000f1bc
    c1f8:	ldrmi	sp, [ip], -lr, asr #3
    c1fc:	svceq	0x0000f1bc
    c200:	svcge	0x0010f43f
    c204:	andcs	lr, r0, #60555264	; 0x39c0000
    c208:	ldrmi	r9, [r0], -r4, lsl #18
    c20c:			; <UNDEFINED> instruction: 0xf7ff4615
    c210:	mrc	12, 0, APSR_nzcv, cr8, cr5, {7}
    c214:	andcs	r8, r0, #16, 20	; 0x10000
    c218:	ldrmi	r3, [r0], -r1, lsl #10
    c21c:			; <UNDEFINED> instruction: 0xf7ff4641
    c220:	adcsmi	pc, r5, #60672	; 0xed00
    c224:	stmdavc	r3!, {r0, r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    c228:	eorcs	lr, r8, r0, lsr r7
    c22c:	stc2l	7, cr15, [r2, #-1020]!	; 0xfffffc04
    c230:	strmi	r2, [r5], -r0, lsl #4
    c234:	andcs	r4, r1, r1, lsl #12
    c238:	stc2l	7, cr15, [r0], #1020	; 0x3fc
    c23c:	blcs	2a2f0 <__assert_fail@plt+0x2775c>
    c240:	mrcge	4, 1, APSR_nzcv, cr15, cr15, {1}
    c244:	andcs	r4, r0, #34603008	; 0x2100000
    c248:			; <UNDEFINED> instruction: 0xf7ff2001
    c24c:			; <UNDEFINED> instruction: 0xe638fcd7
    c250:	ldrmi	r4, [sl], -r9, lsr #18
    c254:			; <UNDEFINED> instruction: 0xf1044618
    c258:	ldrbtmi	r0, [r9], #-2049	; 0xfffff7ff
    c25c:	streq	pc, [r3], #-452	; 0xfffffe3c
    c260:	stc2l	7, cr15, [ip], {255}	; 0xff
    c264:	blcs	1f4429c <__assert_fail@plt+0x1f41708>
    c268:	andcs	sp, r0, #24
    c26c:	ldrmi	r4, [r0], -r9, asr #12
    c270:	andscc	pc, r8, sp, lsl #17
    c274:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    c278:	andscc	pc, r9, sp, lsl #17
    c27c:	ldc2	7, cr15, [lr], #1020	; 0x3fc
    c280:	streq	lr, [r8, #-2820]	; 0xfffff4fc
    c284:			; <UNDEFINED> instruction: 0xf8184642
    c288:	blcs	1ae94 <__assert_fail@plt+0x18300>
    c28c:	ldrmi	sp, [r4], -fp, ror #3
    c290:	stccc	8, cr15, [ip], {87}	; 0x57
    c294:			; <UNDEFINED> instruction: 0xf47f2b00
    c298:	strb	sl, [sl], r8, lsr #29
    c29c:	blcs	1dd14 <__assert_fail@plt+0x1b180>
    c2a0:			; <UNDEFINED> instruction: 0x4644d0f5
    c2a4:	svclt	0x0000e7f4
    c2a8:	andeq	r2, r2, r6, lsr lr
    c2ac:	andeq	r0, r0, r0, lsl #6
    c2b0:	andeq	sp, r0, sl, asr #7
    c2b4:	muleq	r0, r4, r3
    c2b8:	andeq	pc, r0, r4, ror #6
    c2bc:	andeq	sp, r0, sl, lsl #6
    c2c0:	ldrdeq	sp, [r0], -r4
    c2c4:	andeq	sp, r0, lr, asr #5
    c2c8:	andeq	pc, r0, r0, ror #7
    c2cc:	ldrdeq	pc, [r0], -lr
    c2d0:	andeq	pc, r0, r4, asr #5
    c2d4:	andeq	pc, r0, r0, lsr #5
    c2d8:	andeq	pc, r0, r0, ror r2	; <UNPREDICTABLE>
    c2dc:	andeq	pc, r0, lr, lsr r3	; <UNPREDICTABLE>
    c2e0:	andeq	sp, r0, ip, lsl #4
    c2e4:	andeq	pc, r0, lr, lsr #4
    c2e8:	andeq	sp, r0, sl, ror #2
    c2ec:	andeq	sp, r0, r8, lsl r1
    c2f0:	andeq	pc, r0, r2, asr #2
    c2f4:	muleq	r0, r6, r1
    c2f8:	andeq	pc, r0, lr, lsl r1	; <UNPREDICTABLE>
    c2fc:	svcmi	0x00f0e92d
    c300:	stc	6, cr4, [sp, #-560]!	; 0xfffffdd0
    c304:	strmi	r8, [r4], -r2, lsl #22
    c308:			; <UNDEFINED> instruction: 0x56c8f8df
    c30c:	addslt	r4, sp, sp, ror r4
    c310:	ldreq	pc, [r0, -r5, lsl #2]
    c314:	bge	436f4c <__assert_fail@plt+0x4343b8>
    c318:			; <UNDEFINED> instruction: 0xf1059307
    c31c:	andls	r0, r8, #32, 16	; 0x200000
    c320:	logeqs	f7, #5.0
    c324:	muleq	pc, r5, r8	; <UNPREDICTABLE>
    c328:	cfmv64hrls	mvdx7, r3
    c32c:	eor	pc, r4, sp, asr #17
    c330:	andsgt	pc, r0, sp, asr #17
    c334:	andeq	lr, pc, r6, lsl #17
    c338:	muleq	pc, r7, r8	; <UNPREDICTABLE>
    c33c:	mcrls	15, 0, sl, cr8, cr8, {0}
    c340:	stm	r6, {r0, r1, r3, r8, r9, sl, ip, pc}
    c344:	ldm	r8, {r0, r1, r2, r3}
    c348:	cdpls	0, 0, cr0, cr9, cr15, {0}
    c34c:	andeq	lr, pc, r6, lsl #17
    c350:	muleq	pc, r5, r8	; <UNPREDICTABLE>
    c354:	ldrdls	pc, [r0], -ip
    c358:	andeq	lr, pc, r7, lsl #17
    c35c:	svceq	0x0000f1b9
    c360:	cmnhi	ip, r0	; <UNPREDICTABLE>
    c364:	movwls	r2, #21248	; 0x5300
    c368:			; <UNDEFINED> instruction: 0x4699461d
    c36c:			; <UNDEFINED> instruction: 0xf10c9306
    c370:	movwls	r0, #14864	; 0x3a10
    c374:			; <UNDEFINED> instruction: 0x3660f8df
    c378:			; <UNDEFINED> instruction: 0x8660f8df
    c37c:			; <UNDEFINED> instruction: 0xf8df447b
    c380:	ldrbtmi	fp, [r8], #1632	; 0x660
    c384:	bcc	447bac <__assert_fail@plt+0x445018>
    c388:			; <UNDEFINED> instruction: 0x3658f8df
    c38c:	ldrbtmi	r4, [fp], #-1275	; 0xfffffb05
    c390:	ands	r9, sp, sl, lsl #6
    c394:			; <UNDEFINED> instruction: 0x46384659
    c398:	svc	0x00c4f7f5
    c39c:			; <UNDEFINED> instruction: 0xf0002800
    c3a0:	mrc	0, 0, r8, cr8, cr7, {4}
    c3a4:			; <UNDEFINED> instruction: 0x46381a10
    c3a8:	svc	0x00bcf7f5
    c3ac:			; <UNDEFINED> instruction: 0xf0002800
    c3b0:	stmdbls	sl, {r1, r2, r3, r5, r6, r7, pc}
    c3b4:			; <UNDEFINED> instruction: 0xf7f54638
    c3b8:	blls	188298 <__assert_fail@plt+0x185704>
    c3bc:	svclt	0x00082800
    c3c0:	movwls	r2, #21249	; 0x5301
    c3c4:	blcs	44a534 <__assert_fail@plt+0x4479a0>
    c3c8:	stfeqd	f7, [r1], {5}
    c3cc:			; <UNDEFINED> instruction: 0x4665b19a
    c3d0:	stcvc	8, cr15, [ip], {90}	; 0x5a
    c3d4:	svccs	0x00004656
    c3d8:			; <UNDEFINED> instruction: 0x4641d0f4
    c3dc:			; <UNDEFINED> instruction: 0xf7f54638
    c3e0:	stmdacs	r0, {r1, r5, r7, r8, r9, sl, fp, sp, lr, pc}
    c3e4:			; <UNDEFINED> instruction: 0xf85ad1d6
    c3e8:	movwcs	r2, #6928	; 0x1b10
    c3ec:	stfeqd	f7, [r1], {5}
    c3f0:	bcs	31004 <__assert_fail@plt+0x2e470>
    c3f4:	blls	100ba8 <__assert_fail@plt+0xfe014>
    c3f8:			; <UNDEFINED> instruction: 0xf0002b00
    c3fc:			; <UNDEFINED> instruction: 0xf1b980cb
    c400:	tstle	ip, r0, lsl #30
    c404:	strbcc	pc, [r0, #2271]!	; 0x8df	; <UNPREDICTABLE>
    c408:	ldrbtmi	r9, [fp], #-2564	; 0xfffff5fc
    c40c:	blls	231058 <__assert_fail@plt+0x22e4c4>
    c410:	strne	lr, [ip, #-2818]	; 0xfffff4fe
    c414:	stfeqd	f7, [r1], {12}
    c418:	stm	r5, {r0, r1, r2, r3, r8, r9, fp, lr, pc}
    c41c:	blls	18c460 <__assert_fail@plt+0x1898cc>
    c420:			; <UNDEFINED> instruction: 0xf8dfb963
    c424:	bls	119b4c <__assert_fail@plt+0x116fb8>
    c428:	tstls	r5, #2063597568	; 0x7b000000
    c42c:	bl	b3058 <__assert_fail@plt+0xb04c4>
    c430:			; <UNDEFINED> instruction: 0xf10c150c
    c434:	blgt	3cf440 <__assert_fail@plt+0x3cc8ac>
    c438:	andeq	lr, pc, r5, lsl #17
    c43c:	ldmdblt	r3, {r0, r2, r8, r9, fp, ip, pc}^
    c440:	strcc	pc, [ip, #2271]!	; 0x8df
    c444:	ldrbtmi	r9, [fp], #-2564	; 0xfffff5fc
    c448:	blls	2f10b4 <__assert_fail@plt+0x2ee520>
    c44c:			; <UNDEFINED> instruction: 0x1c0ceb02
    c450:	stm	ip, {r0, r1, r2, r3, r8, r9, fp, lr, pc}
    c454:	andcs	r0, r0, #15
    c458:			; <UNDEFINED> instruction: 0x46204611
    c45c:	blx	15ca460 <__assert_fail@plt+0x15c78cc>
    c460:	ldrdlt	pc, [r0], -r4
    c464:			; <UNDEFINED> instruction: 0x901cf8d4
    c468:			; <UNDEFINED> instruction: 0xf8db6863
    c46c:			; <UNDEFINED> instruction: 0xf8cd8000
    c470:			; <UNDEFINED> instruction: 0xf1b8b00c
    c474:	ldmdavs	pc, {r9}	; <UNPREDICTABLE>
    c478:	svclt	0x00189305
    c47c:			; <UNDEFINED> instruction: 0xf1b92201
    c480:	svclt	0x00180f00
    c484:	mrslt	r2, (UNDEF: 98)
    c488:	ldrbeq	r6, [r2], r2, lsr #17
    c48c:	addhi	pc, sp, r0, lsl #2
    c490:	ldmcc	pc!, {r3, r8, ip, sp, lr, pc}^	; <UNPREDICTABLE>
    c494:			; <UNDEFINED> instruction: 0xf04f3704
    c498:			; <UNDEFINED> instruction: 0xf1b80901
    c49c:	rsbsle	r0, r2, r0, lsl #30
    c4a0:	ldmdavs	sp!, {r0, r8, sp}
    c4a4:	adcvs	r6, r5, #417792	; 0x66000
    c4a8:	stmiavs	r3!, {r1, r2, r3, r5, r7, r8, ip, sp, pc}
    c4ac:	movweq	pc, #8211	; 0x2013	; <UNPREDICTABLE>
    c4b0:			; <UNDEFINED> instruction: 0x6123bf08
    c4b4:	blls	100aac <__assert_fail@plt+0xfdf18>
    c4b8:	andhi	pc, r0, r3, asr #17
    c4bc:	stmdbvs	r0!, {r0, r2, r8, r9, fp, ip, pc}
    c4c0:			; <UNDEFINED> instruction: 0xf8c4601f
    c4c4:	andslt	r9, sp, ip, lsl r0
    c4c8:	blhi	c77c4 <__assert_fail@plt+0xc4c30>
    c4cc:	svchi	0x00f0e8bd
    c4d0:	stmdbeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    c4d4:	stmdavc	sl!, {r1, r2, r4, r5, r6, r8, r9, sl, sp, lr, pc}
    c4d8:	andle	r2, r7, sp, lsr #20
    c4dc:	bcs	26d6c <__assert_fail@plt+0x241d8>
    c4e0:	stmiavs	r2!, {r1, r4, r5, r6, r8, ip, lr, pc}
    c4e4:	strbtle	r0, [r3], #-1872	; 0xfffff8b0
    c4e8:	ldrb	r6, [sl, r1, ror #4]
    c4ec:	bcs	b6a69c <__assert_fail@plt+0xb67b08>
    c4f0:	bcs	405cc <__assert_fail@plt+0x3da38>
    c4f4:	bls	1408c4 <__assert_fail@plt+0x13dd30>
    c4f8:	ldrdge	pc, [r0], -r4	; <UNPREDICTABLE>
    c4fc:	tstls	r7, r1, lsl r8
    c500:	svceq	0x0000f1ba
    c504:	subshi	pc, lr, #64	; 0x40
    c508:			; <UNDEFINED> instruction: 0xf04f68a2
    c50c:	bl	14f518 <__assert_fail@plt+0x14c984>
    c510:			; <UNDEFINED> instruction: 0xf8c4000c
    c514:	ldreq	ip, [r2], r0, lsr #32
    c518:			; <UNDEFINED> instruction: 0xf1409006
    c51c:	stmdbls	r7, {r0, r2, r5, r7, pc}
    c520:			; <UNDEFINED> instruction: 0xf0002900
    c524:	bls	12cc84 <__assert_fail@plt+0x12a0f0>
    c528:	strmi	r9, [r6], -r9, lsl #12
    c52c:	ldrbmi	r9, [r5], -sl, lsl #10
    c530:	ldrmi	r9, [sl], r8, lsl #8
    c534:	stmdavs	r0!, {r2, r4, r9, sl, lr}^
    c538:	ldrtmi	fp, [r1], -r8, lsr #2
    c53c:	mrc	7, 7, APSR_nzcv, cr2, cr5, {7}
    c540:			; <UNDEFINED> instruction: 0xf0002800
    c544:			; <UNDEFINED> instruction: 0xf85480c9
    c548:	strcc	r1, [r1, #-3856]	; 0xfffff0f0
    c54c:	mvnsle	r2, r0, lsl #18
    c550:	strvs	lr, [r9, #-2525]	; 0xfffff623
    c554:	stcls	6, cr4, [r8], {83}	; 0x53
    c558:	stmdavc	r8!, {r0, r9, sp}^
    c55c:	eorvs	lr, r6, #62	; 0x3e
    c560:	bcs	2a810 <__assert_fail@plt+0x27c7c>
    c564:	orrhi	pc, r5, r0, asr #32
    c568:	ldreq	r6, [r6, -r2, lsr #17]
    c56c:	adcshi	pc, sl, r0, lsl #2
    c570:	stmdaeq	r1, {r3, r4, r5, r7, r8, ip, sp, lr, pc}
    c574:	addvc	pc, r0, #1107296256	; 0x42000000
    c578:	streq	pc, [r4, -r7, lsl #2]
    c57c:	stmdbeq	r1, {r0, r3, r8, ip, sp, lr, pc}
    c580:	adcvs	r6, r2, r1, ror #4
    c584:	movwcs	sp, #397	; 0x18d
    c588:	ldrmi	r6, [r8], r3, lsr #2
    c58c:	movwcs	lr, #6035	; 0x1793
    c590:	ldr	r9, [r7, -r6, lsl #6]
    c594:	stfeqd	f7, [r2], {5}
    c598:	ldrbcc	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    c59c:	movwls	r4, #54395	; 0xd47b
    c5a0:	blgt	3f31c4 <__assert_fail@plt+0x3f0630>
    c5a4:	andeq	lr, pc, r6, lsl #17
    c5a8:			; <UNDEFINED> instruction: 0xf04fe729
    c5ac:	ldrb	r0, [r7, -r0, lsl #18]!
    c5b0:	rscscc	pc, pc, #79	; 0x4f
    c5b4:			; <UNDEFINED> instruction: 0xf1082302
    c5b8:			; <UNDEFINED> instruction: 0x370438ff
    c5bc:	stmdbeq	r1, {r0, r3, r8, ip, sp, lr, pc}
    c5c0:	stmib	r4, {r0, r2, r5, r7, r8, sp, lr}^
    c5c4:	ldrb	r2, [r6, -r4, lsl #6]!
    c5c8:	stmdavs	r9, {r2, r8, fp, ip, pc}
    c5cc:	stmib	sp, {r3, r5, r7, fp, ip}^
    c5d0:	stmdals	r6, {r1, r2, r8}
    c5d4:	stmdbcs	r0, {fp, ip, sp, lr}
    c5d8:	cmnhi	sp, r0	; <UNPREDICTABLE>
    c5dc:			; <UNDEFINED> instruction: 0xf04f9904
    c5e0:	vstrls	s0, [r7, #-0]
    c5e4:	stmdbvs	sp, {r0, r2, sp, lr, pc}
    c5e8:			; <UNDEFINED> instruction: 0xf10a3110
    c5ec:	vstrcs	s0, [r0, #-4]
    c5f0:	adcmi	sp, r8, #105	; 0x69
    c5f4:	stmdbls	r4, {r0, r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    c5f8:	bne	2c6f3c <__assert_fail@plt+0x2c43a8>
    c5fc:	streq	lr, [sl, #-2817]	; 0xfffff4ff
    c600:	andeq	pc, sl, r1, asr r8	; <UNPREDICTABLE>
    c604:	suble	r2, r6, r0, lsl #16
    c608:			; <UNDEFINED> instruction: 0x612068a9
    c60c:	movweq	pc, #28689	; 0x7011	; <UNPREDICTABLE>
    c610:	bls	1c06c8 <__assert_fail@plt+0x1bdb34>
    c614:	movweq	pc, #4230	; 0x1086	; <UNPREDICTABLE>
    c618:	movweq	pc, #4099	; 0x1003	; <UNPREDICTABLE>
    c61c:	bcs	2a76c <__assert_fail@plt+0x27bd8>
    c620:	movwcs	fp, #3848	; 0xf08
    c624:			; <UNDEFINED> instruction: 0xf0402b00
    c628:	ldmdavs	sl!, {r1, r3, r6, r8, pc}^
    c62c:	suble	r2, ip, r0, lsl #20
    c630:	stmdacs	sp!, {r4, fp, ip, sp, lr}
    c634:	ldmdavc	r0, {r0, r2, r8, ip, lr, pc}^
    c638:	smladeq	sp, r8, r1, fp
    c63c:	cmnvs	r3, r8, asr #30
    c640:			; <UNDEFINED> instruction: 0xf108d421
    c644:			; <UNDEFINED> instruction: 0x370438ff
    c648:	stmdbeq	r1, {r0, r3, r8, ip, sp, lr, pc}
    c64c:			; <UNDEFINED> instruction: 0xf7ff4620
    c650:	stmdavs	r3!, {r0, r1, r4, r5, r6, r9, fp, ip, sp, lr, pc}
    c654:	stmdavs	r3!, {r0, r1, r8, r9, ip, pc}^
    c658:	ands	r9, r4, r5, lsl #6
    c65c:			; <UNDEFINED> instruction: 0xf04f9e04
    c660:	stmib	sp, {r0, sl, fp}^
    c664:	ldr	r9, [r7, r5, lsl #18]
    c668:	ldr	r4, [r2, r2, ror #12]!
    c66c:	cmnvs	r3, r1, lsl #4
    c670:	blls	1a4f00 <__assert_fail@plt+0x1a236c>
    c674:	streq	pc, [r1], -r6
    c678:	blcs	2a7ec <__assert_fail@plt+0x27c58>
    c67c:	strcs	fp, [r1], -r8, lsl #30
    c680:			; <UNDEFINED> instruction: 0xf43f2e00
    c684:	movwcs	sl, #3864	; 0xf18
    c688:	ldmcc	pc!, {r3, r8, ip, sp, lr, pc}^	; <UNPREDICTABLE>
    c68c:			; <UNDEFINED> instruction: 0xf1093704
    c690:	eorvs	r0, r3, #16384	; 0x4000
    c694:	stmdbls	r6, {r0, r1, r2, r3, r8, r9, sl, sp, lr, pc}
    c698:	ldmdacs	pc!, {r3, fp, ip, sp, lr}	; <UNPREDICTABLE>
    c69c:	stmdacs	r8!, {r3, r4, r8, r9, sl, fp, ip, sp, pc}^
    c6a0:	orrshi	pc, r2, r0
    c6a4:	andcc	r6, r1, #11075584	; 0xa90000
    c6a8:			; <UNDEFINED> instruction: 0xf0119806
    c6ac:	movwls	r0, #24448	; 0x5f80
    c6b0:	andlt	pc, ip, sp, asr #17
    c6b4:			; <UNDEFINED> instruction: 0xf06fbf14
    c6b8:			; <UNDEFINED> instruction: 0xf06f0306
    c6bc:	lslvs	r0, r1, #6
    c6c0:			; <UNDEFINED> instruction: 0x61236222
    c6c4:			; <UNDEFINED> instruction: 0x460de7d5
    c6c8:	streq	lr, [lr, -r7, ror #15]
    c6cc:	cmnvs	r2, lr, asr #30
    c6d0:	movweq	pc, #8303	; 0x206f	; <UNPREDICTABLE>
    c6d4:	ldrb	r6, [r6, r3, lsr #2]
    c6d8:	ldrbmi	r2, [r3], -r1, lsl #12
    c6dc:	strtmi	r9, [sl], r8, lsl #24
    c6e0:			; <UNDEFINED> instruction: 0xe7884632
    c6e4:	teqcs	sp, lr, lsr #25
    c6e8:	ldrtmi	r9, [r0], -r5, lsl #6
    c6ec:	stmda	r2!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    c6f0:	andls	r9, r3, r5, lsl #22
    c6f4:	eorsle	r2, lr, r0, lsl #16
    c6f8:	movwcs	r9, #2563	; 0xa03
    c6fc:	stmiavc	fp!, {r0, r1, r4, ip, sp, lr}
    c700:			; <UNDEFINED> instruction: 0xf0002b00
    c704:	blls	12cc74 <__assert_fail@plt+0x12a0e0>
    c708:	movwls	r6, #22555	; 0x581b
    c70c:	blls	1394e0 <__assert_fail@plt+0x13694c>
    c710:	bleq	48854 <__assert_fail@plt+0x45cc0>
    c714:	movwls	r4, #26266	; 0x669a
    c718:	ldrdeq	pc, [r4], -sl
    c71c:	ldrtmi	fp, [r1], -r0, lsr #2
    c720:	mcr	7, 0, pc, cr0, cr5, {7}	; <UNPREDICTABLE>
    c724:	rsble	r2, sp, r0, lsl #16
    c728:	svcpl	0x0010f85a
    c72c:	bleq	88b60 <__assert_fail@plt+0x85fcc>
    c730:	mvnsle	r2, r0, lsl #26
    c734:			; <UNDEFINED> instruction: 0x46a34630
    c738:	stmda	sl!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    c73c:			; <UNDEFINED> instruction: 0xa010f8dd
    c740:	strls	r9, [r7, -r5, lsl #24]
    c744:			; <UNDEFINED> instruction: 0xf8da4607
    c748:			; <UNDEFINED> instruction: 0xb1200004
    c74c:			; <UNDEFINED> instruction: 0x4631463a
    c750:	stmib	r0!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    c754:			; <UNDEFINED> instruction: 0xf85ab1e0
    c758:	strcc	r4, [r1, #-3856]	; 0xfffff0f0
    c75c:	mvnsle	r2, r0, lsl #24
    c760:	ldrbmi	r9, [ip], -r3, lsl #22
    c764:	blcs	34388 <__assert_fail@plt+0x317f4>
    c768:	rschi	pc, r0, r0
    c76c:	teqcs	sp, #12288	; 0x3000
    c770:	ldmib	r4, {r0, r1, r4, ip, sp, lr}^
    c774:			; <UNDEFINED> instruction: 0xf06fb300
    c778:			; <UNDEFINED> instruction: 0x61a60201
    c77c:			; <UNDEFINED> instruction: 0xf1086122
    c780:			; <UNDEFINED> instruction: 0x370438ff
    c784:	stmdbeq	r1, {r0, r3, r8, ip, sp, lr, pc}
    c788:	andlt	pc, ip, sp, asr #17
    c78c:	ldr	r9, [r2], r5, lsl #6
    c790:	stmdbls	r4, {r0, r1, r3, r5, r6, sl, fp, ip}
    c794:			; <UNDEFINED> instruction: 0x46a4463a
    c798:			; <UNDEFINED> instruction: 0x465c011b
    c79c:	bl	743c0 <__assert_fail@plt+0x7182c>
    c7a0:	stmiapl	r8, {r0, r1, r8, r9, fp}^
    c7a4:			; <UNDEFINED> instruction: 0xf0002800
    c7a8:	blcc	42cbfc <__assert_fail@plt+0x42a068>
    c7ac:	andshi	pc, r4, sp, asr #17
    c7b0:			; <UNDEFINED> instruction: 0xf8cd440b
    c7b4:	strls	r9, [r9, #-28]	; 0xffffffe4
    c7b8:	strls	r4, [r8], #-1721	; 0xfffff947
    c7bc:			; <UNDEFINED> instruction: 0x461f4690
    c7c0:	strmi	r4, [r4], -r5, ror #12
    c7c4:	ldrdeq	pc, [r4], -fp
    c7c8:			; <UNDEFINED> instruction: 0x4642b170
    c7cc:			; <UNDEFINED> instruction: 0xf7f64631
    c7d0:	stmdblt	r8, {r1, r5, r7, r8, fp, sp, lr, pc}^
    c7d4:			; <UNDEFINED> instruction: 0xf04042ac
    c7d8:			; <UNDEFINED> instruction: 0xf8db80c7
    c7dc:			; <UNDEFINED> instruction: 0xf8da2008
    c7e0:	addsmi	r3, sl, #8
    c7e4:	sbchi	pc, r0, r0, asr #32
    c7e8:			; <UNDEFINED> instruction: 0xf10b6a3c
    c7ec:			; <UNDEFINED> instruction: 0x37100b10
    c7f0:	mvnle	r2, r0, lsl #24
    c7f4:	strmi	lr, [r8, #-2525]	; 0xfffff623
    c7f8:			; <UNDEFINED> instruction: 0xf8dd464f
    c7fc:			; <UNDEFINED> instruction: 0xf8dd8014
    c800:	ssatmi	r9, #12, ip
    c804:	bcs	33018 <__assert_fail@plt+0x30484>
    c808:			; <UNDEFINED> instruction: 0xf1bbd05d
    c80c:			; <UNDEFINED> instruction: 0xf04f0f00
    c810:	andsvc	r0, r3, sp, lsr r3
    c814:	blls	143da0 <__assert_fail@plt+0x14120c>
    c818:	blne	30715c <__assert_fail@plt+0x3045c8>
    c81c:	andcc	pc, fp, r3, asr r8	; <UNPREDICTABLE>
    c820:	svcmi	0x0000f5b3
    c824:	sbcshi	pc, r0, r0
    c828:	andeq	pc, r1, #72, 4	; 0x80000004
    c82c:	mlasle	ip, r3, r2, r4
    c830:	andeq	pc, r2, #72, 4	; 0x80000004
    c834:			; <UNDEFINED> instruction: 0xf0004293
    c838:	vhadd.s8	d24, d24, d10
    c83c:	addsmi	r0, r3, #805306368	; 0x30000000
    c840:	blls	14099c <__assert_fail@plt+0x13de08>
    c844:	andeq	lr, fp, #3072	; 0xc00
    c848:	andcc	pc, fp, r3, asr r8	; <UNPREDICTABLE>
    c84c:			; <UNDEFINED> instruction: 0x61236891
    c850:	eorle	r0, r0, fp, asr #14
    c854:	blcs	33468 <__assert_fail@plt+0x308d4>
    c858:	addshi	pc, r7, r0
    c85c:	blcs	2a9d0 <__assert_fail@plt+0x27e3c>
    c860:	bls	100a04 <__assert_fail@plt+0xfde70>
    c864:	andcc	r4, r1, #32, 12	; 0x2000000
    c868:			; <UNDEFINED> instruction: 0xf966f7ff
    c86c:	movwlt	lr, #2516	; 0x9d4
    c870:	stcne	7, cr14, [lr], #532	; 0x214
    c874:	movwls	r2, #20797	; 0x513d
    c878:			; <UNDEFINED> instruction: 0xf7f54630
    c87c:	blls	1886f4 <__assert_fail@plt+0x185b60>
    c880:	stmdacs	r0, {r0, r1, ip, pc}
    c884:	svcge	0x0038f47f
    c888:	ldmdavs	r2, {r2, r9, fp, ip, pc}
    c88c:	bcs	310a8 <__assert_fail@plt+0x2e514>
    c890:	svcge	0x003df47f
    c894:	blls	106658 <__assert_fail@plt+0x103ac4>
    c898:	rsbsle	r2, r1, r0, lsl #22
    c89c:	movweq	pc, #20591	; 0x506f	; <UNPREDICTABLE>
    c8a0:	ldrdlt	pc, [r0], -r4
    c8a4:	stmdavs	r3!, {r0, r1, r5, r6, r8, sp, lr}^
    c8a8:	stmiavs	r0!, {r0, r3, r5, r6, r8, r9, sl, sp, lr, pc}
    c8ac:	subeq	pc, r0, r0, lsl r0	; <UNPREDICTABLE>
    c8b0:	andls	sp, r3, r7, asr #3
    c8b4:	blx	1a4a8b8 <__assert_fail@plt+0x1a47d24>
    c8b8:			; <UNDEFINED> instruction: 0xf7f59803
    c8bc:	bls	1c8624 <__assert_fail@plt+0x1c5a90>
    c8c0:	andcc	r4, r1, #32, 12	; 0x2000000
    c8c4:			; <UNDEFINED> instruction: 0xf1bbe6c3
    c8c8:			; <UNDEFINED> instruction: 0xd1a40f00
    c8cc:	bleq	48a10 <__assert_fail@plt+0x45e7c>
    c8d0:	stmdavc	r8!, {r0, r1, r2, r4, r5, r7, r8, r9, sl, sp, lr, pc}^
    c8d4:	stcls	6, cr4, [r4, #-392]	; 0xfffffe78
    c8d8:			; <UNDEFINED> instruction: 0xf11be6df
    c8dc:			; <UNDEFINED> instruction: 0xd1220f02
    c8e0:	movweq	pc, #28783	; 0x706f	; <UNPREDICTABLE>
    c8e4:	ldrdlt	pc, [r0], -r4
    c8e8:	stmdavs	r3!, {r0, r1, r5, r8, sp, lr}^
    c8ec:	blls	146610 <__assert_fail@plt+0x143a7c>
    c8f0:			; <UNDEFINED> instruction: 0xb1ab681b
    c8f4:	mcrrmi	13, 4, r4, r1, cr0
    c8f8:	ldrbtmi	r9, [sp], #-3590	; 0xfffff1fa
    c8fc:	and	r4, r2, ip, ror r4
    c900:	svccs	0x0010f856
    c904:	ldmdavs	r2!, {r1, r5, r6, r8, ip, sp, pc}^
    c908:	rscsle	r2, r9, r0, lsl #20
    c90c:			; <UNDEFINED> instruction: 0xf01068b0
    c910:	mvnsle	r0, r0, asr #32
    c914:	strtmi	r4, [r1], -fp, lsr #12
    c918:			; <UNDEFINED> instruction: 0xf7ff9000
    c91c:	strb	pc, [pc, pc, ror #18]!	; <UNPREDICTABLE>
    c920:			; <UNDEFINED> instruction: 0xf7f52000
    c924:			; <UNDEFINED> instruction: 0xf1bbef24
    c928:	strdle	r3, [pc, #255]	; ca2f <__assert_fail@plt+0x9e9b>
    c92c:	movwlt	lr, #2516	; 0x9d4
    c930:	streq	lr, [sp, -r1, lsr #14]
    c934:	movwcs	fp, #3915	; 0xf4b
    c938:	movweq	pc, #8303	; 0x206f	; <UNPREDICTABLE>
    c93c:			; <UNDEFINED> instruction: 0x61236163
    c940:			; <UNDEFINED> instruction: 0xf8d4bf4c
    c944:			; <UNDEFINED> instruction: 0xf8d4b000
    c948:	stmdavs	r3!, {ip, sp, pc}^
    c94c:	andscs	lr, r0, r7, lsl r7
    c950:			; <UNDEFINED> instruction: 0xf9d0f7ff
    c954:	movwcs	r4, #2602	; 0xa2a
    c958:			; <UNDEFINED> instruction: 0x4601447a
    c95c:			; <UNDEFINED> instruction: 0xf7ff4618
    c960:	andcs	pc, r0, sp, asr #18
    c964:	svc	0x0002f7f5
    c968:	strbmi	r9, [pc], -r3, lsl #22
    c96c:			; <UNDEFINED> instruction: 0x8014f8dd
    c970:	strls	lr, [r7], #-2525	; 0xfffff623
    c974:	adcsle	r2, r3, r0, lsl #22
    c978:	teqcs	sp, #12288	; 0x3000
    c97c:			; <UNDEFINED> instruction: 0xe7af7013
    c980:	ldmib	r4, {r0, r1, r9, fp, ip, pc}^
    c984:	cmnvs	r2, r0, lsl #6
    c988:	ldmdavs	sl!, {r0, r3, r4, r5, r6, r7, r9, sl, sp, lr, pc}^
    c98c:	sbcsle	r2, r0, r0, lsl #20
    c990:	blcs	b6a9e4 <__assert_fail@plt+0xb67e50>
    c994:	strtmi	sp, [r0], -sl
    c998:	ldmcc	pc!, {r3, r8, ip, sp, lr, pc}^	; <UNPREDICTABLE>
    c99c:			; <UNDEFINED> instruction: 0xf8ccf7ff
    c9a0:	ldmib	r4, {r2, r8, r9, sl, ip, sp}^
    c9a4:			; <UNDEFINED> instruction: 0xf109b300
    c9a8:	strbt	r0, [r8], r1, lsl #18
    c9ac:	ldrble	r0, [r2, #1800]!	; 0x708
    c9b0:	cmnvs	r3, r3, lsl #22
    c9b4:	movwlt	lr, #2516	; 0x9d4
    c9b8:	teqcs	sp, #235929600	; 0xe100000
    c9bc:	ldmib	r4, {r0, r1, r4, ip, sp, lr}^
    c9c0:	ldrb	fp, [r8], r0, lsl #6
    c9c4:			; <UNDEFINED> instruction: 0xe6014652
    c9c8:	stmdals	r4, {r0, r5, r7, fp, sp, lr}
    c9cc:	blx	15ca9d0 <__assert_fail@plt+0x15c7e3c>
    c9d0:	ldr	r4, [r7, -fp, lsr #13]
    c9d4:	andeq	r2, r2, r0, ror #29
    c9d8:			; <UNDEFINED> instruction: 0x0000e9b8
    c9dc:	andeq	lr, r0, r2, lsr #19
    c9e0:	andeq	lr, r0, r0, lsr #19
    c9e4:			; <UNDEFINED> instruction: 0x0000e9b2
    c9e8:	andeq	lr, r0, r2, lsr #18
    c9ec:	andeq	lr, r0, ip, lsl #18
    c9f0:	strdeq	lr, [r0], -sl
    c9f4:	andeq	lr, r0, r8, lsl #15
    c9f8:	andeq	ip, r0, r6, ror #18
    c9fc:	ldrdeq	ip, [r0], -r8
    ca00:	andeq	ip, r0, r8, lsl #18
    ca04:	svcmi	0x00f0e92d
    ca08:	blhi	c7ec4 <__assert_fail@plt+0xc5330>
    ca0c:	usatmi	pc, #0, pc, asr #17	; <UNPREDICTABLE>
    ca10:	sbclt	r4, r1, ip, ror r4
    ca14:			; <UNDEFINED> instruction: 0xf8df9300
    ca18:	stmiapl	r3!, {r2, r3, r4, r6, r7, r9, sl, ip, sp}^
    ca1c:	teqls	pc, #1769472	; 0x1b0000
    ca20:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    ca24:	movwls	r9, #6988	; 0x1b4c
    ca28:			; <UNDEFINED> instruction: 0xf0002800
    ca2c:			; <UNDEFINED> instruction: 0x46928174
    ca30:	beq	448258 <__assert_fail@plt+0x4456c4>
    ca34:			; <UNDEFINED> instruction: 0xf7fe9800
    ca38:			; <UNDEFINED> instruction: 0xf8daff69
    ca3c:	blcs	18a44 <__assert_fail@plt+0x15eb0>
    ca40:	tsthi	sp, r0	; <UNPREDICTABLE>
    ca44:	bleq	48b88 <__assert_fail@plt+0x45ff4>
    ca48:	movwls	r2, #17152	; 0x4300
    ca4c:			; <UNDEFINED> instruction: 0x4698461c
    ca50:	stmib	sp, {r0, r3, r4, r7, r9, sl, lr}^
    ca54:			; <UNDEFINED> instruction: 0xf8df3302
    ca58:			; <UNDEFINED> instruction: 0xf64636a0
    ca5c:	vmlal.s<illegal width 8>	q10, d6, d1[4]
    ca60:	andls	r1, r5, #-1879048186	; 0x90000006
    ca64:	movwls	r4, #25723	; 0x647b
    ca68:			; <UNDEFINED> instruction: 0x3690f8df
    ca6c:	mcr	4, 0, r4, cr8, cr11, {3}
    ca70:			; <UNDEFINED> instruction: 0xf1bb3a90
    ca74:	eorle	r0, r8, r0, lsl #30
    ca78:	movweq	pc, #12747	; 0x31cb	; <UNPREDICTABLE>
    ca7c:			; <UNDEFINED> instruction: 0xf10baa40
    ca80:	bl	9ba84 <__assert_fail@plt+0x98ef0>
    ca84:			; <UNDEFINED> instruction: 0xf8530383
    ca88:			; <UNDEFINED> instruction: 0xf1b77cd8
    ca8c:	svclt	0x00183fff
    ca90:			; <UNDEFINED> instruction: 0xd1242f0a
    ca94:	svclt	0x001e1c7a
    ca98:	ldrdcc	pc, [r0], -sl
    ca9c:			; <UNDEFINED> instruction: 0xf8ca3301
    caa0:	stclne	0, cr3, [r3], #-0
    caa4:	teqhi	r4, r0	; <UNPREDICTABLE>
    caa8:	suble	r2, r6, r2, lsl #24
    caac:			; <UNDEFINED> instruction: 0xf0002c03
    cab0:	stfcsd	f0, [r4], {56}	; 0x38
    cab4:	mrshi	pc, (UNDEF: 68)	; <UNPREDICTABLE>
    cab8:			; <UNDEFINED> instruction: 0xf0003701
    cabc:			; <UNDEFINED> instruction: 0xf04f816b
    cac0:	strbmi	r0, [ip], -r0, lsl #18
    cac4:	svceq	0x0000f1bb
    cac8:	mrc	1, 0, sp, cr8, cr6, {6}
    cacc:			; <UNDEFINED> instruction: 0xf7f60a10
    cad0:	strmi	lr, [r7], -lr, lsr #16
    cad4:	svccc	0x00fff1b7
    cad8:	svccs	0x000abf18
    cadc:	stclne	0, cr13, [r6], #-872	; 0xfffffc98
    cae0:	orrlt	sp, r4, r7, asr #1
    cae4:	sbcle	r2, r4, r1, lsl #24
    cae8:	suble	r2, pc, r2, lsl #24
    caec:			; <UNDEFINED> instruction: 0xf0402c03
    caf0:			; <UNDEFINED> instruction: 0xf03780b6
    caf4:			; <UNDEFINED> instruction: 0xf000037f
    caf8:			; <UNDEFINED> instruction: 0xf04f80a4
    cafc:	strcs	r0, [r4], #-2305	; 0xfffff6ff
    cb00:	eorsvc	pc, r4, sp, lsl #17
    cb04:			; <UNDEFINED> instruction: 0xf037e7b5
    cb08:	andle	r0, fp, pc, ror r4
    cb0c:	svceq	0x0062f1b9
    cb10:	addshi	pc, r0, r0, lsl #6
    cb14:	blge	1015b24 <__assert_fail@plt+0x1012f90>
    cb18:			; <UNDEFINED> instruction: 0xf109444b
    cb1c:			; <UNDEFINED> instruction: 0xf8030901
    cb20:	str	r7, [r6, ip, asr #25]!
    cb24:	mcr	7, 0, pc, cr10, cr5, {7}	; <UNPREDICTABLE>
    cb28:			; <UNDEFINED> instruction: 0xf8336803
    cb2c:	ldreq	r3, [sp], #23
    cb30:	svccs	0x0023d49f
    cb34:	strcs	sp, [r1], #-490	; 0xfffffe16
    cb38:	stcls	7, cr14, [r1, #-620]	; 0xfffffd94
    cb3c:	ldrmi	sl, [r9], #2880	; 0xb40
    cb40:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    cb44:			; <UNDEFINED> instruction: 0xf809682c
    cb48:	stccs	12, cr8, [r0], {204}	; 0xcc
    cb4c:	cmphi	r7, r0	; <UNPREDICTABLE>
    cb50:	stmdavs	r8!, {r0, r2, r3, r9, sl, fp, sp, pc}^
    cb54:	ldrtmi	fp, [r1], -r0, lsr #2
    cb58:	bl	ff94ab34 <__assert_fail@plt+0xff947fa0>
    cb5c:	suble	r2, sl, r0, lsl #16
    cb60:	svcmi	0x0010f855
    cb64:	stmdaeq	r1, {r3, r8, ip, sp, lr, pc}
    cb68:	mvnsle	r2, r0, lsl #24
    cb6c:	stmiavs	sp!, {r8, r9, fp, ip, pc}
    cb70:			; <UNDEFINED> instruction: 0x066b611c
    cb74:	svcge	0x000dd408
    cb78:	bne	fe4483e0 <__assert_fail@plt+0xfe44584c>
    cb7c:			; <UNDEFINED> instruction: 0xf7f54638
    cb80:			; <UNDEFINED> instruction: 0x4604ebd2
    cb84:	cmple	r5, r0, lsl #16
    cb88:	ldrb	r4, [r2, -r1, lsr #13]!
    cb8c:	ldrbeq	pc, [pc, #-55]!	; cb5d <__assert_fail@plt+0x9fc9>	; <UNPREDICTABLE>
    cb90:			; <UNDEFINED> instruction: 0xf7f5d1bc
    cb94:	stmdavs	r3, {r2, r4, r6, r7, r8, sl, fp, sp, lr, pc}
    cb98:			; <UNDEFINED> instruction: 0xf8334606
    cb9c:	ldreq	r3, [r8], #23
    cba0:	cfstr32ls	mvfx13, [r1], {180}	; 0xb4
    cba4:	strbmi	sl, [fp], #-2880	; 0xfffff4c0
    cba8:	ldrdls	pc, [r0], -r4
    cbac:	stclpl	8, cr15, [ip], {3}
    cbb0:	svceq	0x0000f1b9
    cbb4:	subhi	pc, r0, #0
    cbb8:	ldrtmi	sl, [r0], sp, lsl #30
    cbbc:	stmdavs	r0!, {r1, r2, r3, r6, r9, sl, lr}^
    cbc0:	ldrtmi	fp, [r9], -r8, lsr #2
    cbc4:	bl	febcaba0 <__assert_fail@plt+0xfebc800c>
    cbc8:			; <UNDEFINED> instruction: 0xf0002800
    cbcc:			; <UNDEFINED> instruction: 0xf854813f
    cbd0:	strcc	r6, [r1, #-3856]	; 0xfffff0f0
    cbd4:	mvnsle	r2, r0, lsl #28
    cbd8:			; <UNDEFINED> instruction: 0x464646b1
    cbdc:	ldrdhi	pc, [r8], -r4
    cbe0:			; <UNDEFINED> instruction: 0xf0189b00
    cbe4:			; <UNDEFINED> instruction: 0xf8c30f40
    cbe8:			; <UNDEFINED> instruction: 0xf0009010
    cbec:			; <UNDEFINED> instruction: 0x46a8813c
    cbf0:	strtmi	r2, [r9], r1, lsl #8
    cbf4:	stmiavs	sl!, {r0, r2, r3, r4, r5, r8, r9, sl, sp, lr, pc}
    cbf8:	blls	1e604 <__assert_fail@plt+0x1ba70>
    cbfc:	cmpeq	r0, r2, lsl r0	; <UNPREDICTABLE>
    cc00:			; <UNDEFINED> instruction: 0xf47f611c
    cc04:			; <UNDEFINED> instruction: 0xf012af5e
    cc08:			; <UNDEFINED> instruction: 0xf0400307
    cc0c:	bls	2d380 <__assert_fail@plt+0x2a7ec>
    cc10:	rsb	r6, sp, r3, asr r1
    cc14:	blvs	17b381c <__assert_fail@plt+0x17b0c88>
    cc18:	rsb	fp, r0, lr, lsl r9
    cc1c:	mcrcs	8, 0, r6, cr0, cr6, {1}
    cc20:	ldcne	0, cr13, [r0, #-372]!	; 0xfffffe8c
    cc24:			; <UNDEFINED> instruction: 0xf7f54639
    cc28:	stmdacs	r0, {r1, r2, r3, r4, r5, r6, r8, r9, fp, sp, lr, pc}
    cc2c:			; <UNDEFINED> instruction: 0x4604d1f6
    cc30:	ldr	r4, [lr, -r1, lsr #13]
    cc34:			; <UNDEFINED> instruction: 0xf06f9a00
    cc38:			; <UNDEFINED> instruction: 0xf04f0303
    cc3c:			; <UNDEFINED> instruction: 0x611334ff
    cc40:			; <UNDEFINED> instruction: 0xf7f5e717
    cc44:	stmdavs	r3, {r2, r3, r4, r5, r6, r8, sl, fp, sp, lr, pc}
    cc48:	andscc	pc, r7, r3, lsr r8	; <UNPREDICTABLE>
    cc4c:			; <UNDEFINED> instruction: 0xf53f049a
    cc50:			; <UNDEFINED> instruction: 0xf04faf10
    cc54:	strcs	r0, [r4], #-2305	; 0xfffff6ff
    cc58:	eorsvc	pc, r4, sp, lsl #17
    cc5c:	stccs	7, cr14, [r4], {9}
    cc60:	svcge	0x0054f47f
    cc64:	strbmi	r9, [sp], -r2, lsl #20
    cc68:			; <UNDEFINED> instruction: 0xf0002a00
    cc6c:	blls	ecf20 <__assert_fail@plt+0xea38c>
    cc70:	ldrmi	r3, [r9, #2817]	; 0xb01
    cc74:			; <UNDEFINED> instruction: 0xf109d224
    cc78:	ldrbpl	r0, [r7, #-2305]	; 0xfffff6ff
    cc7c:	mrc	6, 0, lr, cr8, cr9, {7}
    cc80:			; <UNDEFINED> instruction: 0xf04f0a10
    cc84:			; <UNDEFINED> instruction: 0xf7f50b03
    cc88:			; <UNDEFINED> instruction: 0x4604ef52
    cc8c:	beq	4484f4 <__assert_fail@plt+0x445960>
    cc90:			; <UNDEFINED> instruction: 0xf7f5940a
    cc94:	strmi	lr, [r5], -ip, asr #30
    cc98:	beq	448500 <__assert_fail@plt+0x44596c>
    cc9c:			; <UNDEFINED> instruction: 0xf7f5950b
    cca0:	ldccs	15, cr14, [fp, #280]!	; 0x118
    cca4:	stclcs	15, cr11, [pc], #32	; cccc <__assert_fail@plt+0xa138>
    cca8:	strcs	fp, [r1], #-3860	; 0xfffff0ec
    ccac:	ldmcs	pc!, {sl, sp}	; <UNPREDICTABLE>
    ccb0:			; <UNDEFINED> instruction: 0xf044bf18
    ccb4:	andls	r0, ip, r1, lsl #8
    ccb8:			; <UNDEFINED> instruction: 0xf47f2c00
    ccbc:	strb	sl, [r1], r5, asr #29
    ccc0:	stmdals	r2, {r0, r1, r8, r9, fp, ip, pc}
    ccc4:	movwls	r3, #13106	; 0x3332
    ccc8:			; <UNDEFINED> instruction: 0xf7f54619
    cccc:	stmdacs	r0, {r2, r3, r5, r9, sl, fp, sp, lr, pc}
    ccd0:	bicshi	pc, r9, r0
    ccd4:	stmdbeq	r1, {r0, r3, r8, ip, sp, lr, pc}
    ccd8:	andls	r5, r2, r7, asr #10
    ccdc:			; <UNDEFINED> instruction: 0xf015e6c9
    cce0:	svclt	0x00140f80
    cce4:	streq	pc, [r6], #-111	; 0xffffff91
    cce8:	streq	pc, [r1], #-111	; 0xffffff91
    ccec:	tstvs	ip, r0, lsl #22
    ccf0:	strcs	pc, [ip], #-2271	; 0xfffff721
    ccf4:	ldrbtmi	r4, [sl], #-3071	; 0xfffff401
    ccf8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    ccfc:	subsmi	r9, sl, pc, lsr fp
    cd00:	bicshi	pc, fp, r0, asr #32
    cd04:	sublt	r4, r1, r0, lsr #12
    cd08:	blhi	c8004 <__assert_fail@plt+0xc5470>
    cd0c:	svchi	0x00f0e8bd
    cd10:	ldmdbvs	ip, {r8, r9, fp, ip, pc}
    cd14:	ldmib	sp, {r2, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
    cd18:			; <UNDEFINED> instruction: 0xf7ff0100
    cd1c:	strmi	pc, [r4], -pc, ror #21
    cd20:	blls	146cc0 <__assert_fail@plt+0x14412c>
    cd24:	cmnle	r5, r0, lsl #22
    cd28:	bl	f3934 <__assert_fail@plt+0xf0da0>
    cd2c:			; <UNDEFINED> instruction: 0xf8d81808
    cd30:	ldrbeq	r3, [sl, -r8]
    cd34:	bls	412ac <__assert_fail@plt+0x3e718>
    cd38:	ldmdbvs	r4, {r8, r9, sp}
    cd3c:			; <UNDEFINED> instruction: 0xe7d76153
    cd40:	bicslt	r9, fp, r4, lsl #22
    cd44:	movwlt	r9, #15106	; 0x3b02
    cd48:	strcs	r9, [r0, #-2050]	; 0xfffff7fe
    cd4c:			; <UNDEFINED> instruction: 0xf80049ed
    cd50:	ldrbtmi	r5, [r9], #-9
    cd54:	mrc	7, 4, APSR_nzcv, cr2, cr5, {7}
    cd58:	teqlt	r0, r4, lsl #12
    cd5c:	blpl	8ad64 <__assert_fail@plt+0x881d0>
    cd60:	blx	11cad5c <__assert_fail@plt+0x11c81c8>
    cd64:	blcs	2aef8 <__assert_fail@plt+0x28364>
    cd68:	stmdals	r2, {r1, r4, r6, r7, r8, ip, lr, pc}
    cd6c:	bl	fe0cad48 <__assert_fail@plt+0xfe0c81b4>
    cd70:			; <UNDEFINED> instruction: 0xf06f9a00
    cd74:	ldrmi	r0, [ip], -r9, lsl #6
    cd78:			; <UNDEFINED> instruction: 0xe7b96113
    cd7c:	bl	f3988 <__assert_fail@plt+0xf0df4>
    cd80:			; <UNDEFINED> instruction: 0xf8d81808
    cd84:	ldrbeq	r3, [pc, -r8]
    cd88:	blls	41298 <__assert_fail@plt+0x3e704>
    cd8c:	streq	pc, [r5], #-111	; 0xffffff91
    cd90:			; <UNDEFINED> instruction: 0xe7ad611c
    cd94:	blvs	173399c <__assert_fail@plt+0x1730e08>
    cd98:	strtmi	fp, [r0], -ip, lsr #2
    cd9c:			; <UNDEFINED> instruction: 0xf7f56824
    cda0:			; <UNDEFINED> instruction: 0x2c00eb6a
    cda4:	bls	41590 <__assert_fail@plt+0x3e9fc>
    cda8:	cdp	3, 1, cr2, cr8, cr0, {0}
    cdac:	cmpvs	r3, #16, 20	; 0x10000
    cdb0:	bl	ccad8c <__assert_fail@plt+0xcc81f8>
    cdb4:	stmdacs	r0, {r2, r9, sl, lr}
    cdb8:	blls	41020 <__assert_fail@plt+0x3e48c>
    cdbc:	streq	pc, [r4], #-111	; 0xffffff91
    cdc0:			; <UNDEFINED> instruction: 0xe795611c
    cdc4:	svceq	0x0062f1b9
    cdc8:	mcrge	7, 5, pc, cr5, cr15, {3}	; <UNPREDICTABLE>
    cdcc:			; <UNDEFINED> instruction: 0xf7f52096
    cdd0:			; <UNDEFINED> instruction: 0x4606ea72
    cdd4:	stmdacs	r0, {r1, ip, pc}
    cdd8:	tsthi	pc, r0	; <UNPREDICTABLE>
    cddc:	stmdbge	sp, {r1, r3, r6, r9, sl, lr}
    cde0:	bl	b4adbc <__assert_fail@plt+0xb48228>
    cde4:	stmdbeq	r1, {r0, r3, r8, ip, sp, lr, pc}
    cde8:	ldrbpl	r2, [r7, #-662]!	; 0xfffffd6a
    cdec:	strb	r9, [r0], -r3, lsl #4
    cdf0:	strtle	r0, [r0], #1819	; 0x71b
    cdf4:			; <UNDEFINED> instruction: 0xf06f9b00
    cdf8:	tstvs	ip, r2, lsl #8
    cdfc:	blls	86be4 <__assert_fail@plt+0x84050>
    ce00:	ldmvs	sp, {r5, r7, r9, sl, lr}
    ce04:	strbteq	r9, [lr], -r0, lsl #22
    ce08:			; <UNDEFINED> instruction: 0xf53f611c
    ce0c:			; <UNDEFINED> instruction: 0xe6b2aebd
    ce10:	blcs	33a20 <__assert_fail@plt+0x30e8c>
    ce14:	rscshi	pc, r5, r0
    ce18:	ldrmi	r9, [sl], -r2, lsl #22
    ce1c:			; <UNDEFINED> instruction: 0xf8029b04
    ce20:	stcls	0, cr3, [r2], {9}
    ce24:			; <UNDEFINED> instruction: 0xf7fd4620
    ce28:	stmdavc	r3!, {r0, r1, r5, r6, r7, r8, fp, ip, sp, lr, pc}
    ce2c:	svclt	0x00182b22
    ce30:			; <UNDEFINED> instruction: 0xf0004622
    ce34:	stcls	0, cr8, [r0], {211}	; 0xd3
    ce38:	ldrdne	pc, [r8], -r8
    ce3c:			; <UNDEFINED> instruction: 0xf7fe4620
    ce40:	stmdacs	r0, {r0, r1, r3, r4, r5, r6, r9, sl, fp, ip, sp, lr, pc}
    ce44:	sbchi	pc, r4, r0
    ce48:	ldrb	r6, [r1, -r4, lsr #18]
    ce4c:	strtmi	r6, [r9], r3, lsr #17
    ce50:	ldrbeq	r9, [r9], -r0, lsl #20
    ce54:	svclt	0x00446116
    ce58:	strtmi	r2, [r8], r1, lsl #8
    ce5c:	mcrge	5, 0, pc, cr9, cr15, {1}	; <UNPREDICTABLE>
    ce60:	strbmi	r2, [r8], r3, lsl #8
    ce64:	blls	386680 <__assert_fail@plt+0x383aec>
    ce68:	bls	178aa4 <__assert_fail@plt+0x175f10>
    ce6c:			; <UNDEFINED> instruction: 0xf0004293
    ce70:	stmdbls	r6, {r0, r3, r4, r6, r7, pc}
    ce74:			; <UNDEFINED> instruction: 0xf7f54638
    ce78:			; <UNDEFINED> instruction: 0x4604ea56
    ce7c:			; <UNDEFINED> instruction: 0xf0402800
    ce80:	cdp	0, 1, cr8, cr8, cr7, {7}
    ce84:			; <UNDEFINED> instruction: 0xf7f50a10
    ce88:	ldmdavs	r3!, {r1, r4, r6, r9, sl, fp, sp, lr, pc}
    ce8c:	stmdacs	sl, {r0, r3, sl, ip, pc}
    ce90:			; <UNDEFINED> instruction: 0xf1b0bf18
    ce94:			; <UNDEFINED> instruction: 0x46073fff
    ce98:	strcs	fp, [sl, -r6, lsl #30]
    ce9c:	stmdaeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    cea0:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    cea4:	movwhi	lr, #31181	; 0x79cd
    cea8:			; <UNDEFINED> instruction: 0xf0379b08
    ceac:			; <UNDEFINED> instruction: 0xf833027f
    ceb0:	vst4.8	{d3-d6}, [r3 :64], r7
    ceb4:	cmnle	sp, r0, lsl #6
    ceb8:	teqle	r9, r0, lsl #22
    cebc:	ldrmi	r2, [ip], -r1, lsl #6
    cec0:	ldrmi	sl, [sl], #-2880	; 0xfffff4c0
    cec4:			; <UNDEFINED> instruction: 0xf8029b07
    cec8:	blcs	2c070 <__assert_fail@plt+0x294dc>
    cecc:	tsthi	r6, r0, asr #32	; <UNPREDICTABLE>
    ced0:	beq	448738 <__assert_fail@plt+0x445ba4>
    ced4:	mcr	7, 1, pc, cr10, cr5, {7}	; <UNPREDICTABLE>
    ced8:	strmi	r1, [r7], -r1, asr #24
    cedc:	rscshi	pc, r9, r0
    cee0:			; <UNDEFINED> instruction: 0xf000280a
    cee4:			; <UNDEFINED> instruction: 0xf8dd80f6
    cee8:	subeq	r9, r2, ip, lsl r0
    ceec:	bpl	fe6a6fc0 <__assert_fail@plt+0xfe6a442c>
    cef0:	ldrtle	r0, [r1], #-1170	; 0xfffffb6e
    cef4:			; <UNDEFINED> instruction: 0xf0402c63
    cef8:			; <UNDEFINED> instruction: 0xf1b980e7
    cefc:			; <UNDEFINED> instruction: 0xf0400f00
    cf00:	cdp	0, 1, cr8, cr8, cr13, {7}
    cf04:			; <UNDEFINED> instruction: 0xf7f50a10
    cf08:	mcrrne	14, 1, lr, r4, cr2
    cf0c:	sbcshi	pc, r7, r0
    cf10:			; <UNDEFINED> instruction: 0xf000280a
    cf14:	ldrdeq	r8, [r3], #-4
    cf18:	andcs	r4, r0, #7340032	; 0x700000
    cf1c:	ldmdavs	r2!, {r0, r1, r2, r9, ip, pc}
    cf20:	ldreq	r5, [fp], #2771	; 0xad3
    cf24:	adcshi	pc, r8, r0, asr #2
    cf28:	cmneq	pc, #55	; 0x37	; <UNPREDICTABLE>
    cf2c:	tstle	r7, r8, lsl #4
    cf30:	blcs	33b54 <__assert_fail@plt+0x30fc0>
    cf34:	sbcshi	pc, r2, r0, asr #32
    cf38:	beq	4487a0 <__assert_fail@plt+0x445c0c>
    cf3c:	ldcl	7, cr15, [r6, #980]!	; 0x3d4
    cf40:	movwls	r6, #34867	; 0x8833
    cf44:	svclt	0x0018280a
    cf48:	svccc	0x00fff1b0
    cf4c:			; <UNDEFINED> instruction: 0xd1ab4607
    cf50:	strcs	r2, [sl, -r1, lsl #6]
    cf54:	str	r9, [r7, r7, lsl #6]!
    cf58:	andsls	pc, ip, sp, asr #17
    cf5c:	movwls	r4, #34465	; 0x86a1
    cf60:	blvs	1733b68 <__assert_fail@plt+0x1730fd4>
    cf64:	bl	f7c6c <__assert_fail@plt+0xf50d8>
    cf68:			; <UNDEFINED> instruction: 0xf04f0209
    cf6c:			; <UNDEFINED> instruction: 0xf8020300
    cf70:	cmplt	r4, r8, ror #24
    cf74:	ldmeq	r8, {r0, r2, r3, r8, ip, sp, lr, pc}
    cf78:	strbmi	r1, [r1], -r0, lsr #26
    cf7c:	ldmib	r2, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    cf80:	addsle	r2, r1, r0, lsl #16
    cf84:	stccs	8, cr6, [r0], {36}	; 0x24
    cf88:			; <UNDEFINED> instruction: 0xf109d1f6
    cf8c:			; <UNDEFINED> instruction: 0xf7f50008
    cf90:	pkhbtmi	lr, r1, r2, lsl #19
    cf94:	suble	r2, r0, r0, lsl #16
    cf98:			; <UNDEFINED> instruction: 0xf109a926
    cf9c:			; <UNDEFINED> instruction: 0xf7f50004
    cfa0:	bls	47c88 <__assert_fail@plt+0x450f4>
    cfa4:			; <UNDEFINED> instruction: 0xf8c26b53
    cfa8:	ldmdavs	r2!, {r2, r4, r5, ip, pc}
    cfac:	andcc	pc, r0, r9, asr #17
    cfb0:	ldrb	r9, [r9, -r8, lsl #4]!
    cfb4:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    cfb8:	bicsle	r2, r1, r0, lsl #22
    cfbc:	movwcs	r4, #5658	; 0x161a
    cfc0:			; <UNDEFINED> instruction: 0xe77d461c
    cfc4:			; <UNDEFINED> instruction: 0xf57f0710
    cfc8:	blls	38c24 <__assert_fail@plt+0x36090>
    cfcc:	pkhtb	r6, pc, r9, asr #2	; <UNPREDICTABLE>
    cfd0:			; <UNDEFINED> instruction: 0xf7f59802
    cfd4:	blls	4791c <__assert_fail@plt+0x44d88>
    cfd8:	pkhbt	r6, r9, ip, lsl #18
    cfdc:	ldmdavc	r3, {r1, r9, fp, ip, pc}^
    cfe0:	andcc	r4, r1, #20, 12	; 0x1400000
    cfe4:			; <UNDEFINED> instruction: 0xf43f2b00
    cfe8:	ldrmi	sl, [r0], -r6, lsr #30
    cfec:			; <UNDEFINED> instruction: 0xf7f59201
    cff0:	bls	87f38 <__assert_fail@plt+0x853a4>
    cff4:	blcs	8a4088 <__assert_fail@plt+0x8a14f4>
    cff8:	stmdbls	r2, {r1, r8, r9, sl, fp, ip, sp, pc}
    cffc:	strpl	r2, [fp], #-768	; 0xfffffd00
    d000:	blge	1046c6c <__assert_fail@plt+0x10440d8>
    d004:	ldrmi	sl, [r9], #2061	; 0x80d
    d008:			; <UNDEFINED> instruction: 0xf8099b02
    d00c:			; <UNDEFINED> instruction: 0xf7f53ccc
    d010:	andls	lr, r2, r4, lsr #27
    d014:			; <UNDEFINED> instruction: 0xf47f2800
    d018:	blls	38c30 <__assert_fail@plt+0x3609c>
    d01c:	streq	pc, [sl], #-111	; 0xffffff91
    d020:			; <UNDEFINED> instruction: 0xe665611c
    d024:	blcs	1cef318 <__assert_fail@plt+0x1cec784>
    d028:	svcge	0x0023f47f
    d02c:	strtmi	r2, [r8], r1, lsl #6
    d030:	strcs	r4, [r3], #-1705	; 0xfffff957
    d034:	ldr	r9, [ip, #-772]	; 0xfffffcfc
    d038:			; <UNDEFINED> instruction: 0xf8d39b01
    d03c:	blls	2d064 <__assert_fail@plt+0x2a4d0>
    d040:	svceq	0x0040f018
    d044:	andsls	pc, r0, r3, asr #17
    d048:	svcge	0x000df43f
    d04c:	ldrb	r4, [r2, #-1736]!	; 0xfffff938
    d050:	blvs	1733c58 <__assert_fail@plt+0x17310c4>
    d054:	stfned	f3, [r0, #-304]!	; 0xfffffed0
    d058:			; <UNDEFINED> instruction: 0xf7f54639
    d05c:	stmdacs	r0, {r2, r5, r6, r8, fp, sp, lr, pc}
    d060:	cfstrdge	mvd15, [r5, #252]	; 0xfc
    d064:	stccs	8, cr6, [r0], {36}	; 0x24
    d068:	bls	41844 <__assert_fail@plt+0x3ecb0>
    d06c:	svceq	0x0080f018
    d070:	strtmi	r4, [r8], r9, lsr #13
    d074:			; <UNDEFINED> instruction: 0xf06fbf14
    d078:			; <UNDEFINED> instruction: 0xf06f0306
    d07c:			; <UNDEFINED> instruction: 0xf04f0301
    d080:			; <UNDEFINED> instruction: 0x611334ff
    d084:	stmdals	r2, {r0, r2, r4, r5, r6, r7, sl, sp, lr, pc}
    d088:	ldmib	r4!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    d08c:			; <UNDEFINED> instruction: 0xf06f9a00
    d090:	ldrmi	r0, [ip], -sl, lsl #6
    d094:			; <UNDEFINED> instruction: 0xe62b6113
    d098:	ldmiblt	fp!, {r0, r1, r2, r8, r9, fp, ip, pc}^
    d09c:	beq	448904 <__assert_fail@plt+0x445d70>
    d0a0:			; <UNDEFINED> instruction: 0xf7f5270a
    d0a4:	movwcs	lr, #7492	; 0x1d44
    d0a8:	tstcs	r4, #469762048	; 0x1c000000
    d0ac:	svccc	0x00fff1b0
    d0b0:	adcsmi	fp, r8, #24, 30	; 0x60
    d0b4:	svcge	0x0033f43f
    d0b8:			; <UNDEFINED> instruction: 0xf7f5e72d
    d0bc:	andcs	lr, r1, #8192	; 0x2000
    d0c0:	smladcs	sl, r4, r3, r2
    d0c4:	str	r9, [sl, -r7, lsl #4]!
    d0c8:			; <UNDEFINED> instruction: 0xf8cd4622
    d0cc:	strcc	r9, [r1], #-28	; 0xffffffe4
    d0d0:	andscs	lr, r4, #257949696	; 0xf600000
    d0d4:	stmdbeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    d0d8:	str	r2, [r7, -sl, lsl #14]
    d0dc:	ldrdcc	pc, [r0], -sl
    d0e0:	stcls	6, cr4, [r9], {168}	; 0xa8
    d0e4:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    d0e8:			; <UNDEFINED> instruction: 0xf8ca3301
    d0ec:	strb	r3, [r0], #0
    d0f0:			; <UNDEFINED> instruction: 0x000222b4
    d0f4:	andeq	r0, r0, r0, lsl #6
    d0f8:	andeq	lr, r0, ip, ror r8
    d0fc:	andeq	lr, r0, r4, ror r8
    d100:	andeq	r1, r2, lr, asr #31
    d104:	andeq	lr, r0, r6, lsr #11
    d108:			; <UNDEFINED> instruction: 0x4604b530
    d10c:	smlawblt	r8, r7, r0, fp
    d110:	suble	r2, ip, r1, lsl #16
    d114:	eorle	r2, r3, r2, lsl #16
    d118:	ldclt	0, cr11, [r0, #-28]!	; 0xffffffe4
    d11c:	stcmi	0, cr2, [lr, #-44]!	; 0xffffffd4
    d120:	stc2l	7, cr15, [r8, #1016]!	; 0x3f8
    d124:			; <UNDEFINED> instruction: 0x4601447d
    d128:	tstls	r5, sp
    d12c:	stc2l	7, cr15, [r2, #1016]!	; 0x3f8
    d130:	andcs	r4, lr, r3, lsl #12
    d134:			; <UNDEFINED> instruction: 0xf7fe9304
    d138:	bmi	a4c8b4 <__assert_fail@plt+0xa49d20>
    d13c:	ldrbtmi	r9, [sl], #-2820	; 0xfffff4fc
    d140:	bmi	9f1948 <__assert_fail@plt+0x9eedb4>
    d144:	ldrbtmi	r9, [sl], #-2309	; 0xfffff6fb
    d148:	strpl	lr, [r2], #-2509	; 0xfffff633
    d14c:	andcs	r9, r1, r1
    d150:	ldc2l	7, cr15, [r4, #-1016]	; 0xfffffc08
    d154:	andlt	r2, r7, r1
    d158:	ldrhtmi	lr, [r0], -sp
    d15c:	stclt	7, cr15, [r8, #1016]!	; 0x3f8
    d160:			; <UNDEFINED> instruction: 0xf7fe202a
    d164:	tstlt	r0, r7, asr #27	; <UNPREDICTABLE>
    d168:	blcs	c6b17c <__assert_fail@plt+0xc685e8>
    d16c:	eorcs	sp, r9, ip
    d170:	stc2l	7, cr15, [r0, #1016]	; 0x3f8
    d174:	movwcs	r4, #2587	; 0xa1b
    d178:			; <UNDEFINED> instruction: 0x4601447a
    d17c:			; <UNDEFINED> instruction: 0xf7fe4618
    d180:	andcs	pc, r0, sp, lsr sp	; <UNPREDICTABLE>
    d184:	b	ffccb160 <__assert_fail@plt+0xffcc85cc>
    d188:			; <UNDEFINED> instruction: 0xf7fe2028
    d18c:	andcs	pc, r0, #11456	; 0x2cc0
    d190:	strmi	r4, [r1], -r4, lsl #12
    d194:			; <UNDEFINED> instruction: 0xf7fe2001
    d198:	stmdavc	r3!, {r0, r4, r5, r8, sl, fp, ip, sp, lr, pc}
    d19c:	rscle	r2, r6, r0, lsl #22
    d1a0:	andcs	r4, r0, #278528	; 0x44000
    d1a4:	ldrbtmi	r2, [r9], #-1
    d1a8:	stc2	7, cr15, [r8, #-1016]!	; 0xfffffc08
    d1ac:	ldrdcs	lr, [r8], -pc	; <UNPREDICTABLE>
    d1b0:	stc2	7, cr15, [r0, #1016]!	; 0x3f8
    d1b4:	strmi	r2, [r5], -r0, lsl #4
    d1b8:	strtmi	r4, [r0], -r1, lsl #12
    d1bc:	ldc2	7, cr15, [lr, #-1016]	; 0xfffffc08
    d1c0:			; <UNDEFINED> instruction: 0xb12b782b
    d1c4:	strtmi	r4, [r0], -r9, lsl #18
    d1c8:	ldrbtmi	r2, [r9], #-512	; 0xfffffe00
    d1cc:	ldc2	7, cr15, [r6, #-1016]	; 0xfffffc08
    d1d0:			; <UNDEFINED> instruction: 0xf7f52002
    d1d4:	svclt	0x0000eacc
    d1d8:	andeq	ip, r0, ip, lsr r1
    d1dc:	andeq	lr, r0, r6, asr #3
    d1e0:	andeq	lr, r0, r2, lsr r2
    d1e4:	andeq	ip, r0, r8, ror #1
    d1e8:	strheq	ip, [r0], -sl
    d1ec:	muleq	r0, r6, r0
    d1f0:	ldrbtmi	r4, [fp], #-2817	; 0xfffff4ff
    d1f4:			; <UNDEFINED> instruction: 0x47706058
    d1f8:	andeq	r2, r2, sl, rrx
    d1fc:			; <UNDEFINED> instruction: 0x4604b510
    d200:			; <UNDEFINED> instruction: 0xf1b06800
    d204:	svclt	0x00183fff
    d208:	tstle	r9, r2, lsl #16
    d20c:			; <UNDEFINED> instruction: 0xf7f54620
    d210:	blmi	1876e0 <__assert_fail@plt+0x184b4c>
    d214:	rscscc	pc, pc, #79	; 0x4f
    d218:	ldrbtmi	r2, [fp], #-0
    d21c:	ldclt	0, cr6, [r0, #-104]	; 0xffffff98
    d220:	ldc	7, cr15, [r2], {245}	; 0xf5
    d224:	svclt	0x0000e7f2
    d228:	andeq	r2, r2, r2, lsl r0
    d22c:			; <UNDEFINED> instruction: 0x4606b5f0
    d230:	addlt	r4, r7, r0, asr sp
    d234:	ldrbtmi	r4, [sp], #-1548	; 0xfffff9f4
    d238:	cmnlt	r3, fp, lsr #16
    d23c:			; <UNDEFINED> instruction: 0xf7f52002
    d240:	stmdavs	fp!, {r2, r7, r9, fp, sp, lr, pc}
    d244:	andle	r4, r2, r3, lsl #5
    d248:			; <UNDEFINED> instruction: 0xf7f54618
    d24c:	blmi	12c7a24 <__assert_fail@plt+0x12c4e90>
    d250:	ldrbtmi	r2, [fp], #-512	; 0xfffffe00
    d254:	cmplt	lr, sl, lsl r0
    d258:	blcs	b6b32c <__assert_fail@plt+0xb68798>
    d25c:	ldmdavc	r3!, {r2, r3, r4, r5, r8, ip, lr, pc}^
    d260:	teqle	r9, r0, lsl #22
    d264:			; <UNDEFINED> instruction: 0xf7f52002
    d268:			; <UNDEFINED> instruction: 0xf7f5ea70
    d26c:	strmi	lr, [r4], -r8, ror #24
    d270:			; <UNDEFINED> instruction: 0xf7f42014
    d274:	movwcs	lr, #4088	; 0xff8
    d278:			; <UNDEFINED> instruction: 0x4605461f
    d27c:	strvc	r6, [r3], #-4
    d280:	stmib	r0, {r0, r1, r6, sp, lr}^
    d284:	ldmdbmi	sp!, {r1, r8, r9, ip, sp}
    d288:	bmi	f56a90 <__assert_fail@plt+0xf53efc>
    d28c:	ldrbtmi	sl, [r9], #-2818	; 0xfffff4fe
    d290:	smlabtvs	r4, sp, r9, lr
    d294:	ldrbtmi	sl, [sl], #-2310	; 0xfffff6fa
    d298:	andeq	lr, r3, r1, lsl r9
    d29c:	andvs	lr, r2, #3358720	; 0x334000
    d2a0:	stm	sp, {r3, r4, r5, r9, sl, fp, lr}
    d2a4:	strtmi	r0, [r8], -r3
    d2a8:	ldrbtmi	r4, [lr], #-2359	; 0xfffff6c9
    d2ac:	eorsvs	ip, r4, ip, lsl #22
    d2b0:			; <UNDEFINED> instruction: 0xf7f54479
    d2b4:			; <UNDEFINED> instruction: 0x4604ebb8
    d2b8:	subsle	r2, r5, r0, lsl #16
    d2bc:	andcs	r2, r1, #0, 6
    d2c0:			; <UNDEFINED> instruction: 0x46204619
    d2c4:	ldmib	ip!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    d2c8:	andcs	r4, r0, #48, 22	; 0xc000
    d2cc:	stmib	r3, {r0, r1, r3, r4, r5, r6, sl, lr}^
    d2d0:	addsvs	r4, sl, r0, lsl #14
    d2d4:	ldcllt	0, cr11, [r0, #28]!
    d2d8:	andcs	r4, r6, #737280	; 0xb4000
    d2dc:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    d2e0:	ldc	7, cr15, [r8], {245}	; 0xf5
    d2e4:	ldrtmi	r4, [r0], -r5, lsl #12
    d2e8:	b	14cb2c4 <__assert_fail@plt+0x14c8730>
    d2ec:	ldreq	pc, [r4], #-256	; 0xffffff00
    d2f0:	ldmibvc	r3!, {r0, r2, r4, r7, r8, fp, ip, sp, pc}
    d2f4:	strcs	fp, [r1, -r3, lsl #3]
    d2f8:			; <UNDEFINED> instruction: 0xf04f4620
    d2fc:			; <UNDEFINED> instruction: 0xf7f434ff
    d300:			; <UNDEFINED> instruction: 0x4631efb2
    d304:	andscc	r4, r0, r5, lsl #12
    d308:	stmib	r2, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    d30c:	adcvs	r2, pc, r0, lsl #6
    d310:	movwmi	lr, #2501	; 0x9c5
    d314:	ldr	r6, [r6, fp, ror #1]!
    d318:	andcs	r4, r9, #491520	; 0x78000
    d31c:	smladxcs	r2, r0, r6, r4
    d320:			; <UNDEFINED> instruction: 0xf7f54479
    d324:	stmdacs	r0, {r3, r4, r5, r6, r7, r8, r9, fp, sp, lr, pc}
    d328:	strtmi	sp, [r0], -r6, ror #1
    d32c:	svc	0x009af7f4
    d330:			; <UNDEFINED> instruction: 0x46054631
    d334:			; <UNDEFINED> instruction: 0xf7f53010
    d338:	movwcs	lr, #2412	; 0x96c
    d33c:	stmib	r5, {r0, r1, r3, r5, r6, sp, lr}^
    d340:	and	r3, r4, r2, lsl #6
    d344:	b	1bcb320 <__assert_fail@plt+0x1bc878c>
    d348:	blcs	12735c <__assert_fail@plt+0x1247c8>
    d34c:	vst4.8	{d29,d31,d33,d35}, [pc], sl
    d350:	vqsub.s8	<illegal reg q11.5>, q8, <illegal reg q5.5>
    d354:	ldrtmi	r4, [r0], -r1, asr #2
    d358:	stmib	r6, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    d35c:	strmi	r1, [r4], -r3, asr #24
    d360:	rscle	r6, pc, r8, lsr #32
    d364:	str	r2, [lr, r0, lsl #14]
    d368:			; <UNDEFINED> instruction: 0xf7f52002
    d36c:	strmi	lr, [r4], -lr, ror #19
    d370:	svclt	0x0000e7a4
    d374:	andeq	r2, r2, lr, lsr #32
    d378:	andeq	r2, r2, r2, lsl r0
    d37c:			; <UNDEFINED> instruction: 0xffffff6b
    d380:	andeq	r0, r0, r3, asr #13
    d384:	andeq	r1, r2, r2, lsl #31
    d388:	strdeq	ip, [r0], -r0
    d38c:	muleq	r2, r8, pc	; <UNPREDICTABLE>
    d390:	andeq	lr, r0, sl, lsr #32
    d394:	strdeq	sp, [r0], -r0
    d398:	stmdacs	r1, {r0, r2, r4, r5, r6, r9, fp, lr}
    d39c:	ldrbtmi	r4, [sl], #-2933	; 0xfffff48b
    d3a0:	strdlt	fp, [r9], r0
    d3a4:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    d3a8:			; <UNDEFINED> instruction: 0xf04f9307
    d3ac:	eorsle	r0, lr, r0, lsl #6
    d3b0:			; <UNDEFINED> instruction: 0x46044e71
    d3b4:	ldrbtmi	r4, [lr], #-1549	; 0xfffff9f3
    d3b8:	ldmdavs	r0!, {r0, r1, r4, r5, r6, r7, fp, sp, lr}^
    d3bc:	cmple	r1, r0, lsl #22
    d3c0:	ldrbtmi	r4, [sl], #-2670	; 0xfffff592
    d3c4:	tstmi	r8, #311296	; 0x4c000
    d3c8:	sbchi	pc, r5, r0, asr #32
    d3cc:	ldrbtmi	r4, [lr], #-3692	; 0xfffff194
    d3d0:	movwmi	r6, #15987	; 0x3e73
    d3d4:	addhi	pc, r4, r0, asr #32
    d3d8:	blcs	277ac <__assert_fail@plt+0x24c18>
    d3dc:	ldmiblt	r5!, {r0, r5, r6, ip, lr, pc}
    d3e0:	ldrbtmi	r4, [sl], #-2664	; 0xfffff598
    d3e4:	ldrdcc	lr, [r3, -r2]
    d3e8:	movwmi	r6, #48720	; 0xbe50
    d3ec:	movwmi	r6, #14417	; 0x3851
    d3f0:	andle	r4, ip, fp, lsl #6
    d3f4:	stmvc	fp, {r0, r4, fp, sp, lr}
    d3f8:	strle	r0, [lr, #-2011]!	; 0xfffff825
    d3fc:	stmvs	sl, {r0, r1, r3, r8, fp, sp, lr}
    d400:	eorle	r4, sl, #805306377	; 0x30000009
    d404:	mrrcne	8, 4, r6, r8, cr10
    d408:			; <UNDEFINED> instruction: 0x21206108
    d40c:	cfstrscs	mvf5, [r7], {209}	; 0xd1
    d410:	adchi	pc, r5, r0, lsl #4
    d414:			; <UNDEFINED> instruction: 0xf004e8df
    d418:	bleq	2d004c <__assert_fail@plt+0x2cd4b8>
    d41c:	strteq	r2, [r5], #-3339	; 0xfffff2f5
    d420:	ldmdami	sl, {r0, r3, r4, r6, r8, r9, fp, lr}^
    d424:	ldrbtmi	r4, [r8], #-1147	; 0xfffffb85
    d428:			; <UNDEFINED> instruction: 0xf7f56819
    d42c:	bmi	16476dc <__assert_fail@plt+0x1644b48>
    d430:	ldrbtmi	r4, [sl], #-2896	; 0xfffff4b0
    d434:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    d438:	subsmi	r9, sl, r7, lsl #22
    d43c:	addhi	pc, sp, r0, asr #32
    d440:	ldcllt	0, cr11, [r0, #36]!	; 0x24
    d444:	stmdacs	r0, {r0, r4, r5, fp, sp, lr}
    d448:	cdpmi	0, 5, cr13, cr2, cr3, {3}
    d44c:			; <UNDEFINED> instruction: 0xf106447e
    d450:			; <UNDEFINED> instruction: 0xf7f50014
    d454:	ldmdavs	r0!, {r1, r2, r4, r7, fp, sp, lr, pc}^
    d458:	strhtcs	lr, [r0], -r8
    d45c:	svc	0x00caf7f4
    d460:	blmi	13873bc <__assert_fail@plt+0x1384828>
    d464:	ldrbtmi	r4, [fp], #-2125	; 0xfffff7b3
    d468:	ldmdavs	r9, {r3, r4, r5, r6, sl, lr}
    d46c:	stm	r8, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    d470:	blmi	13073ec <__assert_fail@plt+0x1304858>
    d474:	ldrbtmi	r4, [fp], #-2123	; 0xfffff7b5
    d478:	ldmdavs	r9, {r3, r4, r5, r6, sl, lr}
    d47c:	stm	r0, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    d480:	blmi	12873dc <__assert_fail@plt+0x1284848>
    d484:	ldmdavs	lr, {r0, r1, r3, r4, r5, r6, sl, lr}
    d488:	stmdb	sl!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    d48c:	ldrbtmi	r4, [r9], #-2375	; 0xfffff6b9
    d490:	ldrtmi	r4, [r0], -r2, lsl #12
    d494:	ldmdb	r0!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    d498:	ldrbtmi	r4, [fp], #-2885	; 0xfffff4bb
    d49c:	stmiblt	sl!, {r1, r3, r4, r6, r7, fp, sp, lr}
    d4a0:	bmi	1128e14 <__assert_fail@plt+0x1126280>
    d4a4:	ldmdbvs	r2, {r1, r3, r4, r5, r6, sl, lr}
    d4a8:	andle	r4, pc, r3, lsl r3	; <UNPREDICTABLE>
    d4ac:	ldrbtmi	r4, [fp], #-2882	; 0xfffff4be
    d4b0:	stmvc	fp, {r0, r3, r4, fp, sp, lr}
    d4b4:	strle	r0, [pc, #-2010]	; cce2 <__assert_fail@plt+0xa14e>
    d4b8:	stmvs	sl, {r0, r1, r3, r8, fp, sp, lr}
    d4bc:	andle	r4, fp, #805306377	; 0x30000009
    d4c0:	mrrcne	8, 4, r6, r8, cr10
    d4c4:	teqcs	sl, r8, lsl #2
    d4c8:			; <UNDEFINED> instruction: 0xe78854d1
    d4cc:	ldrbtmi	r4, [fp], #-2875	; 0xfffff4c5
    d4d0:	blcs	27644 <__assert_fail@plt+0x24ab0>
    d4d4:	str	sp, [r2, sl, ror #3]
    d4d8:			; <UNDEFINED> instruction: 0xf7f4203a
    d4dc:	ldrb	lr, [lr, -ip, lsl #31]!
    d4e0:	blcs	28fb4 <__assert_fail@plt+0x26420>
    d4e4:	stmdage	r6, {r0, r2, r3, r6, r7, ip, lr, pc}
    d4e8:	stmdacs	r0, {r3, r4, r7, r8, r9, sl, lr}
    d4ec:	stmdacs	r1, {r0, r3, r6, r7, ip, lr, pc}
    d4f0:	andle	r6, fp, r6, lsr r8
    d4f4:	ldrbtmi	r4, [r9], #-2354	; 0xfffff6ce
    d4f8:			; <UNDEFINED> instruction: 0xf7f59105
    d4fc:	stmdbls	r5, {r1, r4, r5, r8, fp, sp, lr, pc}
    d500:	strmi	r9, [r2], -r6, lsl #22
    d504:			; <UNDEFINED> instruction: 0xf7f54630
    d508:			; <UNDEFINED> instruction: 0xe7c5e938
    d50c:	ldrbtmi	r4, [r9], #-2349	; 0xfffff6d3
    d510:	strdls	lr, [r5, -r2]
    d514:	svc	0x00a6f7f4
    d518:	stmdage	r6, {r0, r1, r9, sl, lr}
    d51c:			; <UNDEFINED> instruction: 0xf7f59306
    d520:	stmdbls	r5, {r3, r5, r6, r7, fp, sp, lr, pc}
    d524:	strmi	r4, [r8], -r4, lsl #13
    d528:	ldrdne	pc, [r0], -ip
    d52c:	andcc	lr, r4, #220, 18	; 0x370000
    d530:	movwcc	r9, #4355	; 0x1103
    d534:	ldrdvc	pc, [r4], -ip
    d538:	rsbvc	pc, ip, #536870912	; 0x20000000
    d53c:	strls	r4, [r2, -r2, lsr #18]
    d540:			; <UNDEFINED> instruction: 0xf8dc4479
    d544:	strls	r7, [r1, -r8]
    d548:	ldrdvc	pc, [ip], -ip
    d54c:			; <UNDEFINED> instruction: 0xf7f59700
    d550:	ldmdavs	r0!, {r2, r4, r8, fp, sp, lr, pc}^
    d554:	ldmdavs	r1, {r2, r4, r5, r8, r9, sl, sp, lr, pc}
    d558:			; <UNDEFINED> instruction: 0xf7f4e777
    d55c:	blmi	70942c <__assert_fail@plt+0x706898>
    d560:	ldmdbmi	fp, {r1, r5, r9, sl, lr}
    d564:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    d568:			; <UNDEFINED> instruction: 0xf7f56818
    d56c:	ldrb	lr, [lr, -r6, lsl #18]
    d570:	andeq	r1, r2, r6, lsr #18
    d574:	andeq	r0, r0, r0, lsl #6
    d578:	andeq	r1, r2, lr, lsr #29
    d57c:	andeq	r1, r2, r2, lsr #29
    d580:	muleq	r2, r6, lr
    d584:	andeq	r1, r2, r2, lsl #29
    d588:	andeq	r1, r2, r0, asr #28
    d58c:	andeq	sp, r0, lr, asr #30
    d590:	muleq	r2, r2, r8
    d594:	andeq	r1, r2, r8, lsl lr
    d598:	strdeq	r1, [r2], -lr
    d59c:	strdeq	sp, [r0], -ip
    d5a0:	andeq	r1, r2, lr, ror #27
    d5a4:	andeq	sp, r0, r4, ror #29
    d5a8:	andeq	r1, r2, r0, ror #27
    d5ac:	andeq	sp, r0, r6, asr #29
    d5b0:	andeq	r1, r2, sl, asr #27
    d5b4:	andeq	r1, r2, r0, asr #27
    d5b8:			; <UNDEFINED> instruction: 0x00021db6
    d5bc:	muleq	r2, r6, sp
    d5c0:	andeq	sp, r0, r2, lsr lr
    d5c4:	andeq	sp, r0, lr, lsl #28
    d5c8:	strdeq	sp, [r0], -r4
    d5cc:	andeq	r1, r2, r0, lsl #26
    d5d0:	andeq	sp, r0, r6, lsl lr
    d5d4:	svcmi	0x00f0e92d
    d5d8:	stc	6, cr4, [sp, #-28]!	; 0xffffffe4
    d5dc:	strmi	r8, [r8], r2, lsl #22
    d5e0:	addlt	r4, r5, ip, lsl r6
    d5e4:			; <UNDEFINED> instruction: 0xf8dd9e10
    d5e8:	andls	sl, r3, #68	; 0x44
    d5ec:	teqlt	lr, r1	; <illegal shifter operand>
    d5f0:	mulls	r0, r6, r8
    d5f4:	stmdbeq	r8, {r0, r3, r5, r7, r8, ip, sp, lr, pc}
    d5f8:			; <UNDEFINED> instruction: 0xf989fab9
    d5fc:	ldmdbne	r9, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}^
    d600:	addlt	pc, r8, #14614528	; 0xdf0000
    d604:			; <UNDEFINED> instruction: 0xf8db44fb
    d608:	stmdacs	r0, {}	; <UNPREDICTABLE>
    d60c:	rschi	pc, lr, r0
    d610:	stmda	sl, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    d614:	ldrbtmi	r4, [fp], #-2974	; 0xfffff462
    d618:	bcs	27888 <__assert_fail@plt+0x24cf4>
    d61c:	svccs	0x0001bf18
    d620:	rscshi	pc, r9, r0, asr #32
    d624:			; <UNDEFINED> instruction: 0x46494b9b
    d628:	andcs	r4, r0, #56, 12	; 0x3800000
    d62c:	addsvs	r4, sl, fp, ror r4
    d630:	mrc2	7, 5, pc, cr2, cr15, {7}
    d634:	svceq	0x0000f1b9
    d638:	mcrcs	1, 0, sp, cr0, cr2, {2}
    d63c:	blls	101b88 <__assert_fail@plt+0xfeff4>
    d640:			; <UNDEFINED> instruction: 0xf0002b00
    d644:	blmi	fe52da44 <__assert_fail@plt+0xfe52aeb0>
    d648:	ldmvs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    d64c:			; <UNDEFINED> instruction: 0xf0402b00
    d650:	ldcmi	0, cr8, [r2], {164}	; 0xa4
    d654:	ldrtmi	r4, [r8], -r9, asr #12
    d658:	ldrbtmi	r9, [ip], #-3331	; 0xfffff2fd
    d65c:	mrc2	7, 4, pc, cr12, cr15, {7}
    d660:	strcs	r4, [r1], -pc, lsl #17
    d664:	ldrbtmi	r6, [r8], #-2081	; 0xfffff7df
    d668:	eorshi	pc, r8, #14614528	; 0xdf0000
    d66c:	svc	0x0088f7f4
    d670:	blcc	8b6cc <__assert_fail@plt+0x88b38>
    d674:	ldrbtmi	r6, [r8], #2081	; 0x821
    d678:	ldmiblt	r3!, {r1, r2, r5, r7, sp, lr}
    d67c:	blcs	385720 <__assert_fail@plt+0x382b8c>
    d680:	addshi	pc, sl, r0
    d684:			; <UNDEFINED> instruction: 0xf0002b0a
    d688:	stmvc	sl, {r0, r2, r3, r4, r7, pc}
    d68c:			; <UNDEFINED> instruction: 0xf14007d2
    d690:	stmdbvs	r8, {r0, r2, r3, r7, pc}
    d694:	addsmi	r6, r0, #9043968	; 0x8a0000
    d698:	addhi	pc, r8, r0, lsl #1
    d69c:	tstvs	sl, r2, asr #24
    d6a0:	ldrpl	r6, [r3], #-2122	; 0xfffff7b6
    d6a4:	blcc	8b700 <__assert_fail@plt+0x88b6c>
    d6a8:	blcs	1739c1c <__assert_fail@plt+0x1737088>
    d6ac:	mvnle	r6, r6, lsr #1
    d6b0:	ldrbtmi	r4, [r8], #-2173	; 0xfffff783
    d6b4:	svc	0x0064f7f4
    d6b8:	blcc	8b714 <__assert_fail@plt+0x88b80>
    d6bc:	blcs	27748 <__assert_fail@plt+0x24bb4>
    d6c0:	blmi	1ec1e94 <__assert_fail@plt+0x1ebf300>
    d6c4:	ldmvs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    d6c8:			; <UNDEFINED> instruction: 0xf0002b00
    d6cc:	andcs	r8, sl, r3, lsl #1
    d6d0:	mrc	7, 4, APSR_nzcv, cr0, cr4, {7}
    d6d4:	andcs	r4, r0, #120832	; 0x1d800
    d6d8:	ldmdavs	r9, {r0, r1, r3, r4, r5, r6, sl, lr}
    d6dc:			; <UNDEFINED> instruction: 0xe079609a
    d6e0:			; <UNDEFINED> instruction: 0xf8df3601
    d6e4:	ldrbtmi	fp, [fp], #464	; 0x1d0
    d6e8:	ldrdpl	pc, [r0], -fp
    d6ec:	strtmi	fp, [r9], -ip, lsr #2
    d6f0:			; <UNDEFINED> instruction: 0xf7f44620
    d6f4:			; <UNDEFINED> instruction: 0xf8dbef46
    d6f8:			; <UNDEFINED> instruction: 0xf1b85000
    d6fc:			; <UNDEFINED> instruction: 0xf0000f00
    d700:			; <UNDEFINED> instruction: 0xf8df809a
    d704:			; <UNDEFINED> instruction: 0x46b381b4
    d708:	asrsge	pc, pc	; <illegal shifter operand>	; <UNPREDICTABLE>
    d70c:			; <UNDEFINED> instruction: 0xf10844f8
    d710:	ldrbtmi	r0, [sl], #788	; 0x314
    d714:	bcc	448f3c <__assert_fail@plt+0x4463a8>
    d718:	ldrmi	lr, [r3, #32]!
    d71c:	andcs	fp, r0, #8, 30
    d720:			; <UNDEFINED> instruction: 0xf8d8d00b
    d724:			; <UNDEFINED> instruction: 0xf8d80010
    d728:	b	1411740 <__assert_fail@plt+0x140ebac>
    d72c:	andle	r0, r4, r1, lsl #4
    d730:	beq	448f98 <__assert_fail@plt+0x446404>
    d734:	stmda	ip!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    d738:	bl	fe914948 <__assert_fail@plt+0xfe911db4>
    d73c:	strtmi	r0, [r8], -fp, lsl #2
    d740:	tstls	r0, r1, lsl #2
    d744:			; <UNDEFINED> instruction: 0x4653495e
    d748:	andlt	pc, r4, sp, asr #17
    d74c:	bleq	89b64 <__assert_fail@plt+0x86fd0>
    d750:			; <UNDEFINED> instruction: 0xf7f54479
    d754:	blmi	17077a4 <__assert_fail@plt+0x1704c10>
    d758:	ldmdavs	sp, {r0, r1, r3, r4, r5, r6, sl, lr}
    d75c:	ldrbmi	r2, [r8], -sl, lsl #2
    d760:	stmda	r8!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    d764:	stmdacs	r0, {r2, r9, sl, lr}
    d768:			; <UNDEFINED> instruction: 0x4629d1d7
    d76c:			; <UNDEFINED> instruction: 0xf7f44658
    d770:	ldmdavc	r3!, {r3, r8, r9, sl, fp, sp, lr, pc}
    d774:			; <UNDEFINED> instruction: 0xf43f2b00
    d778:	ldrtmi	sl, [r0], -r2, ror #30
    d77c:	stmda	r8, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    d780:			; <UNDEFINED> instruction: 0xf8104430
    d784:	blcs	29c790 <__assert_fail@plt+0x299bfc>
    d788:	svcge	0x0059f43f
    d78c:	andcs	r4, r1, #79872	; 0x13800
    d790:	addsvs	r4, sl, fp, ror r4
    d794:	bcs	33fa8 <__assert_fail@plt+0x31414>
    d798:	mcrrmi	0, 6, sp, ip, cr5
    d79c:	ldrbtmi	r2, [ip], #-10
    d7a0:			; <UNDEFINED> instruction: 0xf7f46821
    d7a4:	movwcs	lr, #3624	; 0xe28
    d7a8:	ldrb	r6, [r2, -r3, lsr #1]
    d7ac:			; <UNDEFINED> instruction: 0xf7f44618
    d7b0:			; <UNDEFINED> instruction: 0xf8d8ee22
    d7b4:	ldrb	r1, [r5, -r0]!
    d7b8:	ldrbtmi	r4, [r8], #-2117	; 0xfffff7bb
    d7bc:	mcr	7, 7, pc, cr0, cr4, {7}	; <UNPREDICTABLE>
    d7c0:	strb	r6, [pc, -r1, lsr #16]!
    d7c4:	ldrbtmi	r4, [r8], #-2115	; 0xfffff7bd
    d7c8:	mrc	7, 6, APSR_nzcv, cr10, cr4, {7}
    d7cc:	bllt	eeb880 <__assert_fail@plt+0xee8cec>
    d7d0:	adcvs	r6, r3, r1, lsr #16
    d7d4:	eorsle	r2, lr, r5, lsl #30
    d7d8:	suble	r2, r8, r6, lsl #30
    d7dc:	andlt	r4, r5, r8, lsl #12
    d7e0:	blhi	c8adc <__assert_fail@plt+0xc5f48>
    d7e4:	svcmi	0x00f0e8bd
    d7e8:	ldcllt	7, cr15, [ip, #-976]	; 0xfffffc30
    d7ec:			; <UNDEFINED> instruction: 0xf04f483a
    d7f0:	ldrbtmi	r3, [r8], #-511	; 0xfffffe01
    d7f4:	ldc2	7, cr15, [sl, #-1020]	; 0xfffffc04
    d7f8:	ldrdeq	pc, [r0], -fp
    d7fc:			; <UNDEFINED> instruction: 0xf47f2800
    d800:	blmi	db9424 <__assert_fail@plt+0xdb6890>
    d804:	rscscs	pc, r1, #64, 4
    d808:	ldmdami	r6!, {r0, r2, r4, r5, r8, fp, lr}
    d80c:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    d810:			; <UNDEFINED> instruction: 0xf7f54478
    d814:	ldmdavs	r9, {r6, r7, r8, fp, sp, lr, pc}
    d818:			; <UNDEFINED> instruction: 0xf7f4200a
    d81c:	str	lr, [r1, -ip, ror #27]
    d820:	ldrtmi	r4, [r8], -r9, asr #12
    d824:	ldc2	7, cr15, [r8, #1020]!	; 0x3fc
    d828:	stmdavs	r1!, {r0, r1, r2, r3, r5, fp, lr}
    d82c:			; <UNDEFINED> instruction: 0xf7f44478
    d830:	stmdavs	r1!, {r3, r5, r7, r9, sl, fp, sp, lr, pc}
    d834:			; <UNDEFINED> instruction: 0x4652e736
    d838:	ldrtmi	r4, [r1], -r8, lsr #12
    d83c:	ldcl	7, cr15, [lr, #-976]!	; 0xfffffc30
    d840:	blmi	ac76a4 <__assert_fail@plt+0xac4b10>
    d844:	ldrbtmi	r2, [fp], #-3845	; 0xfffff0fb
    d848:	bicle	r6, r5, r9, lsl r8
    d84c:			; <UNDEFINED> instruction: 0xb113689b
    d850:			; <UNDEFINED> instruction: 0xf7f4200a
    d854:	blmi	9c8f9c <__assert_fail@plt+0x9c6408>
    d858:	ldmdavs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}
    d85c:	stc	7, cr15, [r4, #-976]!	; 0xfffffc30
    d860:			; <UNDEFINED> instruction: 0xf7f42002
    d864:	svccs	0x0005ef84
    d868:			; <UNDEFINED> instruction: 0xd1b56819
    d86c:	blmi	887834 <__assert_fail@plt+0x884ca0>
    d870:	ldmvs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    d874:	blmi	83bd48 <__assert_fail@plt+0x8391b4>
    d878:	ldmdavs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}
    d87c:	ldc	7, cr15, [r4, #-976]	; 0xfffffc30
    d880:	stmdb	lr, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    d884:			; <UNDEFINED> instruction: 0xf7f4200a
    d888:			; <UNDEFINED> instruction: 0xe7f4edb6
    d88c:	andeq	r1, r2, r0, ror #24
    d890:	andeq	r1, r2, lr, asr #24
    d894:	andeq	r1, r2, r8, lsr ip
    d898:	andeq	r1, r2, ip, lsl ip
    d89c:	andeq	r1, r2, sl, lsl #24
    d8a0:	andeq	sp, r0, lr, asr sp
    d8a4:	andeq	r1, r2, lr, ror #23
    d8a8:	andeq	sp, r0, r6, lsl sp
    d8ac:	andeq	r1, r2, r0, lsr #23
    d8b0:	andeq	r1, r2, ip, lsl #23
    d8b4:	andeq	r1, r2, lr, ror fp
    d8b8:	andeq	r1, r2, r8, asr fp
    d8bc:	andeq	ip, r0, r6, ror #11
    d8c0:	andeq	sp, r0, ip, ror #24
    d8c4:	andeq	r1, r2, ip, lsl #22
    d8c8:	ldrdeq	r1, [r2], -r4
    d8cc:	andeq	r1, r2, r6, asr #21
    d8d0:	andeq	sp, r0, r2, lsl ip
    d8d4:	andeq	sp, r0, sl, lsl #24
    d8d8:			; <UNDEFINED> instruction: 0x0000cabe
    d8dc:	strdeq	sp, [r0], -ip
    d8e0:	andeq	sp, r0, sl, lsl #23
    d8e4:	andeq	sp, r0, r0, lsr #23
    d8e8:	muleq	r0, r8, fp
    d8ec:	andeq	r1, r2, lr, lsl sl
    d8f0:	andeq	r1, r2, ip, lsl #20
    d8f4:	strdeq	r1, [r2], -r4
    d8f8:	andeq	r1, r2, ip, ror #19
    d8fc:	movwcs	fp, #1038	; 0x40e
    d900:	addlt	fp, r4, r0, lsr r5
    d904:	ldrd	pc, [r8], #-143	; 0xffffff71
    d908:			; <UNDEFINED> instruction: 0xf8dfac07
    d90c:	ldrmi	ip, [sl], -r8, asr #32
    d910:			; <UNDEFINED> instruction: 0xf85444fe
    d914:	tstcs	r1, r4, lsl #22
    d918:	andgt	pc, ip, lr, asr r8	; <UNPREDICTABLE>
    d91c:	ldrdgt	pc, [r0], -ip
    d920:	andgt	pc, ip, sp, asr #17
    d924:	stceq	0, cr15, [r0], {79}	; 0x4f
    d928:	strpl	lr, [r0], #-2509	; 0xfffff633
    d92c:			; <UNDEFINED> instruction: 0xf7ff9402
    d930:	bmi	28d27c <__assert_fail@plt+0x28a6e8>
    d934:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
    d938:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    d93c:	subsmi	r9, sl, r3, lsl #22
    d940:	andlt	sp, r4, r4, lsl #2
    d944:	ldrhtmi	lr, [r0], -sp
    d948:	ldrbmi	fp, [r0, -r3]!
    d94c:	ldc	7, cr15, [r8, #976]!	; 0x3d0
    d950:			; <UNDEFINED> instruction: 0x000213b4
    d954:	andeq	r0, r0, r0, lsl #6
    d958:	andeq	r1, r2, lr, lsl #7
    d95c:	svcmi	0x00f0e92d
    d960:			; <UNDEFINED> instruction: 0xf8df460d
    d964:	ldrmi	r1, [r6], -r4, asr #8
    d968:	strbcs	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    d96c:	ldrbtmi	fp, [r9], #-173	; 0xffffff53
    d970:			; <UNDEFINED> instruction: 0xf8d06883
    d974:	strmi	r8, [r4], -r0
    d978:	ldmdavs	r2, {r1, r3, r7, fp, ip, lr}
    d97c:			; <UNDEFINED> instruction: 0xf04f922b
    d980:	blcs	e188 <__assert_fail@plt+0xb5f4>
    d984:	adcshi	pc, sp, r0
    d988:	svccc	0x00fff1b8
    d98c:			; <UNDEFINED> instruction: 0xf8dfd056
    d990:	ldrbtmi	r3, [fp], #-1056	; 0xfffffbe0
    d994:	andhi	pc, r0, r3, asr #17
    d998:	suble	r2, r2, r0, lsl #28
    d99c:	and	r4, r2, r7, lsr r6
    d9a0:	strmi	r1, [r5], #-2623	; 0xfffff5c1
    d9a4:			; <UNDEFINED> instruction: 0x463ad03d
    d9a8:	strbmi	r4, [r0], -r9, lsr #12
    d9ac:	svc	0x0094f7f4
    d9b0:	ble	ffd579b8 <__assert_fail@plt+0xffd54e24>
    d9b4:	svc	0x0036f7f4
    d9b8:	blcs	1279cc <__assert_fail@plt+0x124e38>
    d9bc:	blmi	fff81d90 <__assert_fail@plt+0xfff7f1fc>
    d9c0:	svcvs	0x001b447b
    d9c4:	stmdavs	r3!, {r0, r1, r8, r9, fp, ip, sp, pc}
    d9c8:	eorle	r3, sl, r1, lsl #6
    d9cc:			; <UNDEFINED> instruction: 0xf7f42002
    d9d0:			; <UNDEFINED> instruction: 0xf7f5eebc
    d9d4:			; <UNDEFINED> instruction: 0xf7f5e8b4
    d9d8:			; <UNDEFINED> instruction: 0xb1a8e88a
    d9dc:	svc	0x0022f7f4
    d9e0:	strmi	r7, [r5], -r3, lsr #24
    d9e4:	blcs	159f4 <__assert_fail@plt+0x12e60>
    d9e8:	mrshi	pc, (UNDEF: 3)	; <UNPREDICTABLE>
    d9ec:	mcr	7, 5, pc, cr12, cr4, {7}	; <UNPREDICTABLE>
    d9f0:	stmdavs	r8!, {r0, r1, r2, r9, sl, lr}
    d9f4:	mcr	7, 3, pc, cr10, cr4, {7}	; <UNPREDICTABLE>
    d9f8:			; <UNDEFINED> instruction: 0xf10449ef
    d9fc:	ldrbtmi	r0, [r9], #-528	; 0xfffffdf0
    da00:	ldrtmi	r4, [r8], -r3, lsl #12
    da04:	stmda	ip, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    da08:	cmplt	r3, r3, ror #17
    da0c:	mcrrne	8, 2, r6, r3, cr0
    da10:			; <UNDEFINED> instruction: 0xf7f5d007
    da14:	blmi	ffa87c84 <__assert_fail@plt+0xffa850f0>
    da18:	rscscc	pc, pc, #79	; 0x4f
    da1c:	ldrbtmi	r6, [fp], #-34	; 0xffffffde
    da20:	bmi	ff9e5a90 <__assert_fail@plt+0xff9e2efc>
    da24:	ldrbtmi	r4, [sl], #-3041	; 0xfffff41f
    da28:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    da2c:	subsmi	r9, sl, fp, lsr #22
    da30:			; <UNDEFINED> instruction: 0x81aef040
    da34:	eorlt	r4, sp, r0, lsr r6
    da38:	svchi	0x00f0e8bd
    da3c:			; <UNDEFINED> instruction: 0xf10049e1
    da40:	movwcs	r0, #1808	; 0x710
    da44:	sbcvs	r2, r3, r6, lsl #4
    da48:			; <UNDEFINED> instruction: 0x46384479
    da4c:	stmda	r2!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    da50:			; <UNDEFINED> instruction: 0x7da3b910
    da54:	cmple	sp, r0, lsl #22
    da58:	andcs	r4, r9, #3588096	; 0x36c000
    da5c:			; <UNDEFINED> instruction: 0xf1044638
    da60:	ldrbtmi	r0, [r9], #-2073	; 0xfffff7e7
    da64:	ldmda	r6, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    da68:	ldrtmi	fp, [r8], r0, lsl #2
    da6c:	mulge	r0, r8, r8
    da70:	stmdbeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    da74:	eorsls	pc, ip, sp, lsr #17
    da78:	svceq	0x0000f1ba
    da7c:	sbchi	pc, r9, r0, asr #32
    da80:	ldrbtmi	r4, [fp], #-3026	; 0xfffff42e
    da84:			; <UNDEFINED> instruction: 0x47986edb
    da88:	strmi	r7, [r0], r3, lsl #16
    da8c:			; <UNDEFINED> instruction: 0xf0002800
    da90:	blcs	2e020 <__assert_fail@plt+0x2b48c>
    da94:	addshi	pc, r8, r0
    da98:	mrc	7, 3, APSR_nzcv, cr10, cr4, {7}
    da9c:	stmdacs	sl!, {r0, r1, r2, ip, sp}^
    daa0:	addshi	pc, r2, r0, lsl #4
    daa4:	teqeq	lr, #1073741827	; 0x40000003	; <UNPREDICTABLE>
    daa8:	rsbcs	r4, fp, #68157440	; 0x4100000
    daac:			; <UNDEFINED> instruction: 0xf7f44618
    dab0:	stmibmi	r7, {r4, r5, r6, r7, r9, sl, fp, sp, lr, pc}^
    dab4:	ldrbtmi	r2, [r9], #-620	; 0xfffffd94
    dab8:	mrc	7, 5, APSR_nzcv, cr10, cr4, {7}
    dabc:	adcge	pc, r9, sp, lsl #17
    dac0:	beq	f49efc <__assert_fail@plt+0xf47368>
    dac4:			; <UNDEFINED> instruction: 0xf7f44680
    dac8:			; <UNDEFINED> instruction: 0xf100ee64
    dacc:	strbmi	r0, [r8], -r2, lsl #22
    dad0:	mrscs	r2, R9_usr
    dad4:	svc	0x00d8f7f4
    dad8:	movwcc	r4, #5635	; 0x1603
    dadc:	rsbsle	r6, r6, r0, lsr #32
    dae0:			; <UNDEFINED> instruction: 0x4651465a
    dae4:	ldmda	lr!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    dae8:			; <UNDEFINED> instruction: 0xf0003001
    daec:			; <UNDEFINED> instruction: 0xf8d480c5
    daf0:			; <UNDEFINED> instruction: 0xf1b88000
    daf4:			; <UNDEFINED> instruction: 0xf0003fff
    daf8:	movwcs	r8, #339	; 0x153
    dafc:	movwcs	r6, #4195	; 0x1063
    db00:	blmi	fed25e94 <__assert_fail@plt+0xfed23300>
    db04:	svccc	0x00fff1b8
    db08:			; <UNDEFINED> instruction: 0xf8c3447b
    db0c:			; <UNDEFINED> instruction: 0xf43f8000
    db10:	smlsld	sl, r1, r6, pc	; <UNPREDICTABLE>
    db14:	ldmdbeq	r6, {r2, r8, ip, sp, lr, pc}
    db18:			; <UNDEFINED> instruction: 0xf7f44648
    db1c:	andcc	lr, r1, sl, lsr lr
    db20:	bl	ff24baf8 <__assert_fail@plt+0xff248f64>
    db24:	stmdacs	r0, {r7, r9, sl, lr}
    db28:	stcvc	0, cr13, [r3, #276]!	; 0x114
    db2c:			; <UNDEFINED> instruction: 0xf0002b5b
    db30:	strbmi	r8, [r9], -r5, asr #1
    db34:	stcl	7, cr15, [ip, #-976]!	; 0xfffffc30
    db38:			; <UNDEFINED> instruction: 0x4640213a
    db3c:	mrc	7, 1, APSR_nzcv, cr10, cr4, {7}
    db40:	eorsle	r2, fp, r0, lsl #16
    db44:			; <UNDEFINED> instruction: 0xf1007843
    db48:	blcc	c0ff54 <__assert_fail@plt+0xc0d3c0>
    db4c:	bcs	27a6bc <__assert_fail@plt+0x277b28>
    db50:			; <UNDEFINED> instruction: 0xf04fd834
    db54:	and	r0, r4, sl, lsl #28
    db58:	movwcs	pc, #15118	; 0x3b0e	; <UNPREDICTABLE>
    db5c:	svccc	0x0080f5b3
    db60:			; <UNDEFINED> instruction: 0xf819d22c
    db64:			; <UNDEFINED> instruction: 0xf1a11f01
    db68:	blx	17ce430 <__assert_fail@plt+0x17cb89c>
    db6c:			; <UNDEFINED> instruction: 0xf1bcfc82
    db70:	ldmible	r1!, {r0, r3, r8, r9, sl, fp}^
    db74:	svclt	0x00183900
    db78:	blcs	15f84 <__assert_fail@plt+0x133f0>
    db7c:	tstcs	r1, r8, lsl #30
    db80:	blt	16fc30c <__assert_fail@plt+0x16f9778>
    db84:	andscc	pc, r2, sp, lsr #17
    db88:			; <UNDEFINED> instruction: 0xf04fab05
    db8c:			; <UNDEFINED> instruction: 0xf10d0c02
    db90:	usatmi	r0, #1, r0, lsl #20
    db94:			; <UNDEFINED> instruction: 0xf04f461a
    db98:	andvc	r0, r1, r0, lsl fp
    db9c:	stmib	sp, {r0, r2, r8, ip, pc}^
    dba0:			; <UNDEFINED> instruction: 0xf8ad1106
    dba4:			; <UNDEFINED> instruction: 0x4641c010
    dba8:			; <UNDEFINED> instruction: 0xf7f44648
    dbac:	stmdacs	r1, {r2, r3, r4, r5, sl, fp, sp, lr, pc}
    dbb0:			; <UNDEFINED> instruction: 0xf0004640
    dbb4:			; <UNDEFINED> instruction: 0xf7f480ef
    dbb8:	and	lr, r5, lr, asr ip
    dbbc:			; <UNDEFINED> instruction: 0xf7f42016
    dbc0:			; <UNDEFINED> instruction: 0x4640ef14
    dbc4:	mrrc	7, 15, pc, r6, cr4	; <UNPREDICTABLE>
    dbc8:	mvnscc	pc, #79	; 0x4f
    dbcc:	blmi	fe0a5c60 <__assert_fail@plt+0xfe0a30cc>
    dbd0:	ldrbtmi	r6, [fp], #-2146	; 0xfffff79e
    dbd4:	bcs	29848 <__assert_fail@plt+0x26cb4>
    dbd8:	adcshi	pc, r8, r0, asr #32
    dbdc:			; <UNDEFINED> instruction: 0xf8d4b393
    dbe0:			; <UNDEFINED> instruction: 0xf1b88000
    dbe4:	strdle	r3, [r8, pc]
    dbe8:	ldrbtmi	r4, [fp], #-2940	; 0xfffff484
    dbec:	andhi	pc, r0, r3, asr #17
    dbf0:			; <UNDEFINED> instruction: 0xf7f4e6e5
    dbf4:	stmdavs	r2!, {r1, r3, r5, r7, r8, sl, fp, sp, lr, pc}
    dbf8:	strmi	r9, [r7], -r3, lsl #4
    dbfc:			; <UNDEFINED> instruction: 0xf7f46828
    dc00:	ldmdbmi	r7!, {r1, r2, r5, r6, r8, sl, fp, sp, lr, pc}^
    dc04:	ldrbtmi	r9, [r9], #-2563	; 0xfffff5fd
    dc08:	ldrtmi	r4, [r8], -r3, lsl #12
    dc0c:	svc	0x0048f7f4
    dc10:			; <UNDEFINED> instruction: 0x4640e6fa
    dc14:	ldc	7, cr15, [ip, #976]!	; 0x3d0
    dc18:	ldmle	r5, {r1, r3, r5, r6, fp, sp}^
    dc1c:	teqeq	lr, #1073741827	; 0x40000003	; <UNPREDICTABLE>
    dc20:	rsbcs	r4, fp, #68157440	; 0x4100000
    dc24:			; <UNDEFINED> instruction: 0x81bcf8df
    dc28:			; <UNDEFINED> instruction: 0xf10d4618
    dc2c:			; <UNDEFINED> instruction: 0xf7f40a3c
    dc30:	movwcs	lr, #3632	; 0xe30
    dc34:	adccc	pc, r9, sp, lsl #17
    dc38:	stc	7, cr15, [sl, #976]!	; 0x3d0
    dc3c:			; <UNDEFINED> instruction: 0xf10044f8
    dc40:	strb	r0, [r4, -r2, lsl #22]
    dc44:			; <UNDEFINED> instruction: 0xf7f42002
    dc48:			; <UNDEFINED> instruction: 0xf7f4ed80
    dc4c:			; <UNDEFINED> instruction: 0xf7f4ef78
    dc50:	stmdacs	r0, {r1, r2, r3, r6, r8, r9, sl, fp, sp, lr, pc}
    dc54:	svcge	0x004bf43f
    dc58:			; <UNDEFINED> instruction: 0xf7f42002
    dc5c:			; <UNDEFINED> instruction: 0x4607ed76
    dc60:	stcl	7, cr15, [r0, #976]!	; 0x3d0
    dc64:			; <UNDEFINED> instruction: 0xf7f46800
    dc68:	ldmdbmi	pc, {r1, r4, r5, r8, sl, fp, sp, lr, pc}^	; <UNPREDICTABLE>
    dc6c:			; <UNDEFINED> instruction: 0x46024479
    dc70:			; <UNDEFINED> instruction: 0xf7f44638
    dc74:			; <UNDEFINED> instruction: 0xe73aef16
    dc78:	stmdavs	r2!, {r2, r3, r4, r6, r8, r9, fp, lr}^
    dc7c:	svcvs	0x001b447b
    dc80:	rsble	r4, r9, r3, lsl r3
    dc84:			; <UNDEFINED> instruction: 0xf7f46820
    dc88:	blmi	1689a10 <__assert_fail@plt+0x1686e7c>
    dc8c:	rscscc	pc, pc, #79	; 0x4f
    dc90:	ldrbtmi	r6, [fp], #-34	; 0xffffffde
    dc94:	blcs	29908 <__assert_fail@plt+0x26d74>
    dc98:	stmdavs	r3!, {r1, r3, r4, r6, r8, ip, lr, pc}^
    dc9c:	movwcs	fp, #6411	; 0x190b
    dca0:	bmi	1525e34 <__assert_fail@plt+0x15232a0>
    dca4:	mvnscc	pc, pc, asr #32
    dca8:	ldrbtmi	r4, [sl], #-2899	; 0xfffff4ad
    dcac:	ldrbtmi	r6, [fp], #-33	; 0xffffffdf
    dcb0:	andsvs	r6, r9, r2, lsl pc
    dcb4:			; <UNDEFINED> instruction: 0xf47f2a00
    dcb8:	ldrt	sl, [r2], r7, lsr #29
    dcbc:	tsteq	r7, r4, lsl #2	; <UNPREDICTABLE>
    dcc0:	stc	7, cr15, [r6], #976	; 0x3d0
    dcc4:			; <UNDEFINED> instruction: 0x4640215d
    dcc8:	ldcl	7, cr15, [r4, #-976]!	; 0xfffffc30
    dccc:			; <UNDEFINED> instruction: 0xf43f2800
    dcd0:	stmdavc	r3, {r0, r2, r4, r5, r6, r8, r9, sl, fp, sp, pc}^
    dcd4:			; <UNDEFINED> instruction: 0xf47f2b3a
    dcd8:	stmvc	r3, {r0, r4, r5, r6, r8, r9, sl, fp, sp, pc}
    dcdc:	stmdbeq	r2, {r8, ip, sp, lr, pc}
    dce0:	sbcslt	r3, sl, #48, 22	; 0xc000
    dce4:			; <UNDEFINED> instruction: 0xf63f2a09
    dce8:			; <UNDEFINED> instruction: 0xf04faf69
    dcec:	and	r0, r5, sl, lsl #28
    dcf0:	movwcs	pc, #15118	; 0x3b0e	; <UNPREDICTABLE>
    dcf4:	svccc	0x0080f5b3
    dcf8:	svcge	0x0060f4bf
    dcfc:	svcne	0x0001f819
    dd00:	eorseq	pc, r0, #1073741864	; 0x40000028
    dd04:	stc2	10, cr15, [r2], {95}	; 0x5f	; <UNPREDICTABLE>
    dd08:	svceq	0x0009f1bc
    dd0c:	blx	fed044d4 <__assert_fail@plt+0xfed01940>
    dd10:	ldmdbeq	r2, {r0, r1, r7, r9, ip, sp, lr, pc}^
    dd14:	svclt	0x000c2900
    dd18:	tstcs	r1, r1, lsl r6
    dd1c:			; <UNDEFINED> instruction: 0xf47f2900
    dd20:			; <UNDEFINED> instruction: 0xf04faf4d
    dd24:	blt	16d0d54 <__assert_fail@plt+0x16ce1c0>
    dd28:	beq	84a164 <__assert_fail@plt+0x8475d0>
    dd2c:	strbtmi	sl, [r1], sl, lsl #20
    dd30:	bleq	749e74 <__assert_fail@plt+0x7472e0>
    dd34:			; <UNDEFINED> instruction: 0xf8ad7001
    dd38:	tstls	r9, r2, lsr #32
    dd3c:	smlabtne	sl, sp, r9, lr
    dd40:	smlabtne	ip, sp, r9, lr
    dd44:			; <UNDEFINED> instruction: 0xf8ad910e
    dd48:	str	ip, [ip, -r0, lsr #32]!
    dd4c:	adcle	r2, r8, r0, lsl #22
    dd50:	ldrdhi	pc, [r0], -r4
    dd54:	mrcle	6, 7, lr, cr15, cr5, {6}
    dd58:			; <UNDEFINED> instruction: 0xf7f42002
    dd5c:			; <UNDEFINED> instruction: 0xf7f4ecf6
    dd60:			; <UNDEFINED> instruction: 0xf7f4eeee
    dd64:	stmdacs	r0, {r2, r6, r7, r9, sl, fp, sp, lr, pc}
    dd68:	andcs	sp, r2, ip, lsl #1
    dd6c:	stcl	7, cr15, [ip], #976	; 0x3d0
    dd70:			; <UNDEFINED> instruction: 0xf7f44681
    dd74:	stmdavs	r0, {r3, r4, r6, r8, sl, fp, sp, lr, pc}
    dd78:	stc	7, cr15, [r8], #976	; 0x3d0
    dd7c:			; <UNDEFINED> instruction: 0x4643491f
    dd80:			; <UNDEFINED> instruction: 0x46024479
    dd84:	andls	r4, r0, #72, 12	; 0x4800000
    dd88:			; <UNDEFINED> instruction: 0xf7f4463a
    dd8c:	ldrb	lr, [r9, -sl, lsl #29]!
    dd90:	bl	fe5cbd68 <__assert_fail@plt+0xfe5c91d4>
    dd94:	ldrdhi	pc, [r8], #-143	; 0xffffff71	; <UNPREDICTABLE>
    dd98:			; <UNDEFINED> instruction: 0xf7f444f8
    dd9c:	ldr	lr, [r6], ip, ror #22
    dda0:	ldrbtmi	r4, [fp], #-2840	; 0xfffff4e8
    dda4:			; <UNDEFINED> instruction: 0xe7766f1b
    dda8:	andeq	r1, r2, r6, asr r3
    ddac:	andeq	r0, r0, r0, lsl #6
    ddb0:	muleq	r2, sl, r8
    ddb4:	andeq	r1, r2, r4, lsr #17
    ddb8:	andeq	sp, r0, sl, lsr #20
    ddbc:	andeq	r1, r2, lr, lsl #16
    ddc0:	muleq	r2, lr, r2
    ddc4:	andeq	sp, r0, r0, asr #17
    ddc8:	andeq	sp, r0, lr, lsr #17
    ddcc:	andeq	r1, r2, r2, ror #15
    ddd0:	andeq	sp, r0, lr, lsl r9
    ddd4:	andeq	r1, r2, r4, lsr #14
    ddd8:	muleq	r2, r2, r6
    dddc:	andeq	r1, r2, r2, asr #12
    dde0:	andeq	sp, r0, lr, lsr r8
    dde4:	strheq	ip, [r0], -ip	; <UNPREDICTABLE>
    dde8:	andeq	sp, r0, r0, ror r7
    ddec:	andeq	r1, r2, r8, ror #11
    ddf0:	ldrdeq	r1, [r2], -r2
    ddf4:			; <UNDEFINED> instruction: 0x000215ba
    ddf8:	andeq	r1, r2, lr, ror r5
    ddfc:	andeq	sp, r0, r8, lsl #13
    de00:	andeq	fp, r0, r0, ror #30
    de04:	andeq	r1, r2, r2, asr #9
    de08:	ldrbtmi	r4, [fp], #-2819	; 0xfffff4fd
    de0c:	tstlt	r8, sl, asr pc
    de10:	ldrbvs	r2, [r9, -r0, lsl #2]
    de14:			; <UNDEFINED> instruction: 0x47704610
    de18:	andeq	r1, r2, sl, asr r4
    de1c:	ldrbtmi	r4, [sl], #-2562	; 0xfffff5fe
    de20:	movwcc	r6, #8019	; 0x1f53
    de24:			; <UNDEFINED> instruction: 0x47706753
    de28:	andeq	r1, r2, r6, asr #8
    de2c:			; <UNDEFINED> instruction: 0xf04fb118
    de30:			; <UNDEFINED> instruction: 0xf7ff31ff
    de34:	stmdami	r3, {r0, r1, r3, r4, r5, r6, r7, r8, fp, ip, sp, pc}
    de38:	mvnscc	pc, pc, asr #32
    de3c:			; <UNDEFINED> instruction: 0xf7ff4478
    de40:	svclt	0x0000b9f5
    de44:	andeq	ip, r0, r4, ror r4
    de48:	ldrbtmi	r4, [fp], #-2817	; 0xfffff4ff
    de4c:			; <UNDEFINED> instruction: 0x477066d8
    de50:	andeq	r1, r2, sl, lsl r4
    de54:	ldrbtmi	r4, [fp], #-2817	; 0xfffff4ff
    de58:			; <UNDEFINED> instruction: 0x47706698
    de5c:	andeq	r1, r2, lr, lsl #8
    de60:			; <UNDEFINED> instruction: 0x460cb538
    de64:	stfmid	f3, [sp, #-320]	; 0xfffffec0
    de68:	subcs	r4, pc, #1048576	; 0x100000
    de6c:			; <UNDEFINED> instruction: 0xf105447d
    de70:			; <UNDEFINED> instruction: 0xf7f40014
    de74:	movwcs	lr, #3342	; 0xd0e
    de78:	rsbcc	pc, r3, r5, lsl #17
    de7c:			; <UNDEFINED> instruction: 0xf0044b08
    de80:			; <UNDEFINED> instruction: 0xf0040001
    de84:			; <UNDEFINED> instruction: 0xf0040102
    de88:	ldrbtmi	r0, [fp], #-516	; 0xfffffdfc
    de8c:	strvc	pc, [r0], #1028	; 0x404
    de90:	andne	lr, r3, r3, asr #19
    de94:			; <UNDEFINED> instruction: 0x671c665a
    de98:	svclt	0x0000bd38
    de9c:	strdeq	r1, [r2], -r8
    dea0:	ldrdeq	r1, [r2], -sl
    dea4:	blmi	43a60c <__assert_fail@plt+0x437a78>
    dea8:	ldmib	r3, {r0, r1, r3, r4, r5, r6, sl, lr}^
    deac:	blcc	16ac0 <__assert_fail@plt+0x13f2c>
    deb0:	movwcs	fp, #7960	; 0x1f18
    deb4:	tstlt	r2, r3
    deb8:	movweq	pc, #8259	; 0x2043	; <UNPREDICTABLE>
    debc:	blmi	2e5ed0 <__assert_fail@plt+0x2e333c>
    dec0:	mrcvs	4, 2, r4, cr11, cr11, {3}
    dec4:	stmdavs	r3, {r0, r1, r3, r4, r8, ip, sp, pc}
    dec8:	movweq	pc, #16451	; 0x4043	; <UNPREDICTABLE>
    decc:	blmi	225ee0 <__assert_fail@plt+0x22334c>
    ded0:	svcvs	0x001b447b
    ded4:	stmdavs	r3, {r0, r1, r3, r4, r8, ip, sp, pc}
    ded8:	orrvc	pc, r0, #1124073472	; 0x43000000
    dedc:	stmdami	r5, {r0, r1, sp, lr}
    dee0:	andscc	r4, r4, r8, ror r4
    dee4:	svclt	0x00004770
    dee8:			; <UNDEFINED> instruction: 0x000213bc
    deec:	andeq	r1, r2, r4, lsr #7
    def0:	muleq	r2, r4, r3
    def4:	andeq	r1, r2, r4, lsl #7
    def8:	ldrlt	r4, [r0, #-2829]	; 0xfffff4f3
    defc:			; <UNDEFINED> instruction: 0x4604447b
    df00:	cmplt	r0, r8, lsl r8
    df04:	mrc	7, 0, APSR_nzcv, cr10, cr4, {7}
    df08:	svclt	0x00181c43
    df0c:	adcmi	r2, r0, #67108864	; 0x4000000
    df10:	movwcs	fp, #3864	; 0xf18
    df14:	blmi	1fc448 <__assert_fail@plt+0x1f98b4>
    df18:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    df1c:	svclt	0x00181c58
    df20:	adcmi	r2, r3, #1
    df24:	andcs	fp, r0, r8, lsl pc
    df28:	andcs	fp, r1, r0, lsl sp
    df2c:	svclt	0x0000bd10
    df30:	andeq	r1, r2, r8, ror #6
    df34:	andeq	r1, r2, r4, lsl r3
    df38:	ldrbtmi	r4, [fp], #-2820	; 0xfffff4fc
    df3c:	tstlt	r8, r8, lsl r8
    df40:	ldcllt	7, cr15, [sl, #976]!	; 0x3d0
    df44:	rscscc	pc, pc, pc, asr #32
    df48:	svclt	0x00004770
    df4c:	andeq	r1, r2, sl, lsr #6
    df50:	cfstr32mi	mvfx11, [ip], {16}
    df54:	stmdavs	r0!, {r2, r3, r4, r5, r6, sl, lr}
    df58:	ldfltd	f3, [r0, #-0]
    df5c:			; <UNDEFINED> instruction: 0xf04f480a
    df60:	ldrbtmi	r3, [r8], #-511	; 0xfffffe01
    df64:			; <UNDEFINED> instruction: 0xf962f7ff
    df68:	stmdacs	r0, {r5, fp, sp, lr}
    df6c:	blmi	202748 <__assert_fail@plt+0x1ffbb4>
    df70:	eorvc	pc, r8, #1325400064	; 0x4f000000
    df74:	stmdami	r7, {r1, r2, r8, fp, lr}
    df78:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    df7c:	ldrbtmi	r3, [r8], #-776	; 0xfffffcf8
    df80:	mcr	7, 0, pc, cr8, cr4, {7}	; <UNPREDICTABLE>
    df84:	andeq	r1, r2, r0, lsl r3
    df88:	andeq	ip, r0, lr, asr #6
    df8c:	muleq	r0, r0, r5
    df90:	andeq	sp, r0, lr, lsl r4
    df94:	andeq	sp, r0, r2, lsr r4
    df98:	movwcs	fp, #1038	; 0x40e
    df9c:	addlt	fp, r4, r0, lsr r5
    dfa0:	ldrd	pc, [r8], #-143	; 0xffffff71
    dfa4:			; <UNDEFINED> instruction: 0xf8dfac07
    dfa8:	ldrmi	ip, [sl], -r8, asr #32
    dfac:			; <UNDEFINED> instruction: 0xf85444fe
    dfb0:	ldrmi	r5, [r9], -r4, lsl #22
    dfb4:	andgt	pc, ip, lr, asr r8	; <UNPREDICTABLE>
    dfb8:	ldrdgt	pc, [r0], -ip
    dfbc:	andgt	pc, ip, sp, asr #17
    dfc0:	stceq	0, cr15, [r0], {79}	; 0x4f
    dfc4:	strpl	lr, [r0], #-2509	; 0xfffff633
    dfc8:			; <UNDEFINED> instruction: 0xf7ff9402
    dfcc:	bmi	28cbe0 <__assert_fail@plt+0x28a04c>
    dfd0:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
    dfd4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    dfd8:	subsmi	r9, sl, r3, lsl #22
    dfdc:	andlt	sp, r4, r4, lsl #2
    dfe0:	ldrhtmi	lr, [r0], -sp
    dfe4:	ldrbmi	fp, [r0, -r3]!
    dfe8:	b	1acbfc0 <__assert_fail@plt+0x1ac942c>
    dfec:	andeq	r0, r2, r8, lsl sp
    dff0:	andeq	r0, r0, r0, lsl #6
    dff4:	strdeq	r0, [r2], -r2
    dff8:	addlt	fp, r3, r0, lsl #10
    dffc:	stmib	sp, {r8, r9, sp}^
    e000:	ldrmi	r1, [sl], -r0, lsl #4
    e004:			; <UNDEFINED> instruction: 0xf7ff4619
    e008:	andlt	pc, r3, r5, ror #21
    e00c:	blx	14c18a <__assert_fail@plt+0x1495f6>
    e010:	addlt	fp, r3, r0, lsr r5
    e014:			; <UNDEFINED> instruction: 0x460c4615
    e018:	movwls	r2, #4608	; 0x1200
    e01c:			; <UNDEFINED> instruction: 0x46234611
    e020:			; <UNDEFINED> instruction: 0xf7ff9500
    e024:	ldrdlt	pc, [r3], -r7
    e028:	svclt	0x0000bd30
    e02c:	svclt	0x0000e466
    e030:	movwcs	fp, #1039	; 0x40f
    e034:	addlt	fp, r5, r0, lsr r5
    e038:	ldrd	pc, [ip], #-143	; 0xffffff71
    e03c:			; <UNDEFINED> instruction: 0xf8dfac08
    e040:	ldrmi	ip, [sl], -ip, asr #32
    e044:			; <UNDEFINED> instruction: 0xf85444fe
    e048:	ldrmi	r5, [r9], -r4, lsl #22
    e04c:			; <UNDEFINED> instruction: 0xf85e2002
    e050:			; <UNDEFINED> instruction: 0xf8dcc00c
    e054:			; <UNDEFINED> instruction: 0xf8cdc000
    e058:			; <UNDEFINED> instruction: 0xf04fc00c
    e05c:	stmib	sp, {sl, fp}^
    e060:	strls	r5, [r2], #-1024	; 0xfffffc00
    e064:	blx	fedcc068 <__assert_fail@plt+0xfedc94d4>
    e068:	blmi	220894 <__assert_fail@plt+0x21dd00>
    e06c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    e070:	blls	e80e0 <__assert_fail@plt+0xe554c>
    e074:	qaddle	r4, sl, r4
    e078:	pop	{r0, r2, ip, sp, pc}
    e07c:	andlt	r4, r4, r0, lsr r0
    e080:			; <UNDEFINED> instruction: 0xf7f44770
    e084:	svclt	0x0000ea1e
    e088:	andeq	r0, r2, r0, lsl #25
    e08c:	andeq	r0, r0, r0, lsl #6
    e090:	andeq	r0, r2, r8, asr ip
    e094:	movwcs	fp, #1039	; 0x40f
    e098:	addlt	fp, r5, r0, lsr r5
    e09c:	ldrsb	pc, [ip], #-143	; 0xffffff71	; <UNPREDICTABLE>
    e0a0:			; <UNDEFINED> instruction: 0xf8dfac08
    e0a4:			; <UNDEFINED> instruction: 0x461ac05c
    e0a8:			; <UNDEFINED> instruction: 0xf85444fe
    e0ac:	ldrmi	r5, [r9], -r4, lsl #22
    e0b0:			; <UNDEFINED> instruction: 0xf85e2004
    e0b4:			; <UNDEFINED> instruction: 0xf8dcc00c
    e0b8:			; <UNDEFINED> instruction: 0xf8cdc000
    e0bc:			; <UNDEFINED> instruction: 0xf04fc00c
    e0c0:	stmib	sp, {sl, fp}^
    e0c4:	strls	r5, [r2], #-1024	; 0xfffffc00
    e0c8:	blx	fe14c0cc <__assert_fail@plt+0xfe149538>
    e0cc:	vpmax.s8	d20, d7, d13
    e0d0:	ldrbtmi	r5, [sl], #-303	; 0xfffffed1
    e0d4:	addmi	r6, fp, #332	; 0x14c
    e0d8:	movwcc	fp, #8156	; 0x1fdc
    e0dc:	bmi	2a7e30 <__assert_fail@plt+0x2a529c>
    e0e0:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
    e0e4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    e0e8:	subsmi	r9, sl, r3, lsl #22
    e0ec:	andlt	sp, r5, r4, lsl #2
    e0f0:	ldrhtmi	lr, [r0], -sp
    e0f4:	ldrbmi	fp, [r0, -r4]!
    e0f8:	stmib	r2!, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    e0fc:	andeq	r0, r2, ip, lsl ip
    e100:	andeq	r0, r0, r0, lsl #6
    e104:	muleq	r2, r2, r1
    e108:	andeq	r0, r2, r2, ror #23
    e10c:	movwcs	fp, #1039	; 0x40f
    e110:	addlt	fp, r5, r0, lsl #10
    e114:	ldrsbt	pc, [r0], -pc	; <UNPREDICTABLE>
    e118:			; <UNDEFINED> instruction: 0xf8dfac06
    e11c:			; <UNDEFINED> instruction: 0x461ac030
    e120:			; <UNDEFINED> instruction: 0xf85444fe
    e124:	ldrmi	r5, [r9], -r4, lsl #22
    e128:			; <UNDEFINED> instruction: 0xf85e2005
    e12c:			; <UNDEFINED> instruction: 0xf8dcc00c
    e130:			; <UNDEFINED> instruction: 0xf8cdc000
    e134:			; <UNDEFINED> instruction: 0xf04fc00c
    e138:	stmib	sp, {sl, fp}^
    e13c:	strls	r5, [r2], #-1024	; 0xfffffc00
    e140:	blx	124c144 <__assert_fail@plt+0x12495b0>
    e144:	stcl	7, cr15, [ip], #976	; 0x3d0
    e148:	andeq	r0, r2, r4, lsr #23
    e14c:	andeq	r0, r0, r0, lsl #6
    e150:			; <UNDEFINED> instruction: 0x4604b510
    e154:			; <UNDEFINED> instruction: 0xff9ef000
    e158:	strtmi	fp, [r1], -r8, lsr #2
    e15c:	ldmfd	sp!, {sp}
    e160:			; <UNDEFINED> instruction: 0xf7ff4010
    e164:			; <UNDEFINED> instruction: 0xf7f4b863
    e168:	stmdavs	r0, {r1, r2, r3, r4, r6, r8, r9, fp, sp, lr, pc}
    e16c:	b	febcc144 <__assert_fail@plt+0xfebc95b0>
    e170:	stmdami	r2, {r0, r9, sl, lr}
    e174:			; <UNDEFINED> instruction: 0xf7ff4478
    e178:	svclt	0x0000ffc9
    e17c:	strdeq	sp, [r0], -ip
    e180:	movwcs	fp, #1039	; 0x40f
    e184:	addlt	fp, r5, r0, lsl #10
    e188:	ldrsbt	pc, [r0], -pc	; <UNPREDICTABLE>
    e18c:			; <UNDEFINED> instruction: 0xf8dfac06
    e190:			; <UNDEFINED> instruction: 0x461ac030
    e194:			; <UNDEFINED> instruction: 0xf85444fe
    e198:	ldrmi	r5, [r9], -r4, lsl #22
    e19c:			; <UNDEFINED> instruction: 0xf85e2006
    e1a0:			; <UNDEFINED> instruction: 0xf8dcc00c
    e1a4:			; <UNDEFINED> instruction: 0xf8cdc000
    e1a8:			; <UNDEFINED> instruction: 0xf04fc00c
    e1ac:	stmib	sp, {sl, fp}^
    e1b0:	strls	r5, [r2], #-1024	; 0xfffffc00
    e1b4:	blx	3cc1b8 <__assert_fail@plt+0x3c9624>
    e1b8:	ldc	7, cr15, [r2], #976	; 0x3d0
    e1bc:	andeq	r0, r2, r0, lsr fp
    e1c0:	andeq	r0, r0, r0, lsl #6
    e1c4:	movwcs	fp, #1039	; 0x40f
    e1c8:	addlt	fp, r5, r0, lsr r5
    e1cc:	ldrd	pc, [ip], #-143	; 0xffffff71
    e1d0:			; <UNDEFINED> instruction: 0xf8dfac08
    e1d4:	ldrmi	ip, [sl], -ip, asr #32
    e1d8:			; <UNDEFINED> instruction: 0xf85444fe
    e1dc:	ldrmi	r5, [r9], -r4, lsl #22
    e1e0:			; <UNDEFINED> instruction: 0xf85e2007
    e1e4:			; <UNDEFINED> instruction: 0xf8dcc00c
    e1e8:			; <UNDEFINED> instruction: 0xf8cdc000
    e1ec:			; <UNDEFINED> instruction: 0xf04fc00c
    e1f0:	stmib	sp, {sl, fp}^
    e1f4:	strls	r5, [r2], #-1024	; 0xfffffc00
    e1f8:			; <UNDEFINED> instruction: 0xf9ecf7ff
    e1fc:	blmi	220a28 <__assert_fail@plt+0x21de94>
    e200:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    e204:	blls	e8274 <__assert_fail@plt+0xe56e0>
    e208:	qaddle	r4, sl, r4
    e20c:	pop	{r0, r2, ip, sp, pc}
    e210:	andlt	r4, r4, r0, lsr r0
    e214:			; <UNDEFINED> instruction: 0xf7f44770
    e218:	svclt	0x0000e954
    e21c:	andeq	r0, r2, ip, ror #21
    e220:	andeq	r0, r0, r0, lsl #6
    e224:	andeq	r0, r2, r4, asr #21
    e228:	movwcs	fp, #1038	; 0x40e
    e22c:	addlt	fp, r4, r0, lsr r5
    e230:	ldrd	pc, [ip], #-143	; 0xffffff71
    e234:			; <UNDEFINED> instruction: 0xf8dfac07
    e238:	strmi	ip, [r2], -ip, asr #32
    e23c:			; <UNDEFINED> instruction: 0xf85444fe
    e240:	ldrmi	r5, [r9], -r4, lsl #22
    e244:			; <UNDEFINED> instruction: 0xf85e2007
    e248:			; <UNDEFINED> instruction: 0xf8dcc00c
    e24c:			; <UNDEFINED> instruction: 0xf8cdc000
    e250:			; <UNDEFINED> instruction: 0xf04fc00c
    e254:	stmib	sp, {sl, fp}^
    e258:	strls	r5, [r2], #-1024	; 0xfffffc00
    e25c:			; <UNDEFINED> instruction: 0xf9baf7ff
    e260:	blmi	220a8c <__assert_fail@plt+0x21def8>
    e264:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    e268:	blls	e82d8 <__assert_fail@plt+0xe5744>
    e26c:	qaddle	r4, sl, r4
    e270:	pop	{r2, ip, sp, pc}
    e274:	andlt	r4, r3, r0, lsr r0
    e278:			; <UNDEFINED> instruction: 0xf7f44770
    e27c:	svclt	0x0000e922
    e280:	andeq	r0, r2, r8, lsl #21
    e284:	andeq	r0, r0, r0, lsl #6
    e288:	andeq	r0, r2, r0, ror #20
    e28c:	ldrsbgt	pc, [r0], #-143	; 0xffffff71	; <UNPREDICTABLE>
    e290:	ldrbtmi	fp, [ip], #1039	; 0x40f
    e294:	addlt	fp, r5, r0, lsr r5
    e298:	stcge	8, cr4, [r8], {18}
    e29c:			; <UNDEFINED> instruction: 0xf8542300
    e2a0:	ldrmi	r5, [sl], -r4, lsl #22
    e2a4:	andeq	pc, r0, ip, asr r8	; <UNPREDICTABLE>
    e2a8:	stmdavs	r0, {r0, r3, r4, r9, sl, lr}
    e2ac:			; <UNDEFINED> instruction: 0xf04f9003
    e2b0:	bne	ffa0e2b8 <__assert_fail@plt+0xffa0b724>
    e2b4:	strpl	lr, [r0], #-2509	; 0xfffff633
    e2b8:	andcs	fp, r1, r8, lsl pc
    e2bc:			; <UNDEFINED> instruction: 0xf7ff9402
    e2c0:	bmi	28c8ec <__assert_fail@plt+0x289d58>
    e2c4:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
    e2c8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    e2cc:	subsmi	r9, sl, r3, lsl #22
    e2d0:	andlt	sp, r5, r4, lsl #2
    e2d4:	ldrhtmi	lr, [r0], -sp
    e2d8:	ldrbmi	fp, [r0, -r4]!
    e2dc:	ldm	r0!, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    e2e0:	andeq	r0, r2, r2, lsr sl
    e2e4:	andeq	r0, r0, r0, lsl #6
    e2e8:	strdeq	r0, [r2], -lr
    e2ec:	andcs	r2, r1, r0, lsl #2
    e2f0:	bllt	14c2f4 <__assert_fail@plt+0x149760>
    e2f4:			; <UNDEFINED> instruction: 0x460cb5f8
    e2f8:			; <UNDEFINED> instruction: 0x46054616
    e2fc:	stmdavc	r3, {r6, r8, r9, ip, sp, pc}
    e300:	stmdblt	lr!, {r0, r1, r4, r5, r6, r7, r8, fp, ip, sp, pc}
    e304:	pop	{r0, r3, r4, fp, lr}
    e308:	ldrbtmi	r4, [r8], #-248	; 0xffffff08
    e30c:	svclt	0x00bef7ff
    e310:			; <UNDEFINED> instruction: 0xf8144817
    e314:	ldrbtmi	r1, [r8], #-2817	; 0xfffff4ff
    e318:			; <UNDEFINED> instruction: 0xffb8f7ff
    e31c:			; <UNDEFINED> instruction: 0xf1a62e01
    e320:	rscle	r0, pc, r2, lsl #6
    e324:	mrrcne	15, 1, r4, lr, cr3
    e328:	ldrbtmi	r4, [pc], #-1062	; e330 <__assert_fail@plt+0xb79c>
    e32c:	blne	8c384 <__assert_fail@plt+0x897f0>
    e330:			; <UNDEFINED> instruction: 0xf7ff4638
    e334:	adcsmi	pc, r4, #684	; 0x2ac
    e338:	stfcsd	f5, [r0, #-992]	; 0xfffffc20
    e33c:	ldfltp	f5, [r8, #904]!	; 0x388
    e340:	stmdami	sp, {r0, r9, sl, lr}
    e344:			; <UNDEFINED> instruction: 0xf7ff4478
    e348:	mcrcs	15, 0, pc, cr0, cr13, {1}	; <UNPREDICTABLE>
    e34c:			; <UNDEFINED> instruction: 0xe7dfd0da
    e350:	rscsle	r2, r4, r0, lsl #20
    e354:			; <UNDEFINED> instruction: 0xf8144809
    e358:	ldrbtmi	r1, [r8], #-2817	; 0xfffff4ff
    e35c:			; <UNDEFINED> instruction: 0xff96f7ff
    e360:			; <UNDEFINED> instruction: 0xf1a62e01
    e364:	bicsle	r0, sp, r2, lsl #6
    e368:	svclt	0x0000bdf8
    e36c:	andeq	sl, r0, r6, asr pc
    e370:	andeq	sp, r0, r2, lsl #3
    e374:	andeq	sp, r0, r6, ror #2
    e378:	andeq	sp, r0, r8, asr #2
    e37c:	andeq	sp, r0, lr, lsr r1
    e380:	stmdami	r2, {r0, r9, sl, lr}
    e384:			; <UNDEFINED> instruction: 0xf7ff4478
    e388:	svclt	0x0000bf1d
    e38c:	andeq	sp, r0, ip, lsl r1
    e390:	strmi	fp, [fp], -r0, lsl #10
    e394:	stmdbmi	r5, {r0, r1, r7, ip, sp, pc}
    e398:			; <UNDEFINED> instruction: 0x46024614
    e39c:	andcs	r4, r6, r9, ror r4
    e3a0:			; <UNDEFINED> instruction: 0xf7ff9400
    e3a4:			; <UNDEFINED> instruction: 0xf7f4fdf9
    e3a8:	svclt	0x0000ebbc
    e3ac:	andeq	sp, r0, r4, lsr #2
    e3b0:	addlt	fp, r3, r0, lsl #10
    e3b4:	andne	lr, r0, #3358720	; 0x334000
    e3b8:	stmdbmi	r3, {r1, r9, sl, lr}
    e3bc:	ldrbtmi	r2, [r9], #-6
    e3c0:	stc2l	7, cr15, [sl, #1020]!	; 0x3fc
    e3c4:	bl	feb4c39c <__assert_fail@plt+0xfeb49808>
    e3c8:	andeq	sp, r0, r2, lsr #2
    e3cc:	rscscc	pc, pc, #79	; 0x4f
    e3d0:	blt	ff9cc3a8 <__assert_fail@plt+0xff9c9814>
    e3d4:	blmi	7e0c54 <__assert_fail@plt+0x7de0c0>
    e3d8:	ldrlt	r4, [r0, #-1146]!	; 0xfffffb86
    e3dc:	ldmpl	r3, {r0, r1, r2, r4, r5, r7, ip, sp, pc}^
    e3e0:	strmi	r4, [sp], -r4, lsl #12
    e3e4:	teqls	r5, #1769472	; 0x1b0000
    e3e8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    e3ec:			; <UNDEFINED> instruction: 0xf874f7fc
    e3f0:	andcs	fp, r1, r0, asr r9
    e3f4:	blmi	5e0c5c <__assert_fail@plt+0x5de0c8>
    e3f8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    e3fc:	blls	d6846c <__assert_fail@plt+0xd658d8>
    e400:	qsuble	r4, sl, r2
    e404:	ldclt	0, cr11, [r0, #-220]!	; 0xffffff24
    e408:	strbtmi	r4, [sl], -r1, lsr #12
    e40c:			; <UNDEFINED> instruction: 0xf7f42003
    e410:	tstlt	r8, r8, ror #22
    e414:	strb	r2, [sp, r0]!
    e418:			; <UNDEFINED> instruction: 0x4629aa1a
    e41c:			; <UNDEFINED> instruction: 0xf7f42003
    e420:	stmdacs	r0, {r5, r6, r8, r9, fp, sp, lr, pc}
    e424:	ldmib	sp, {r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}^
    e428:	ldmib	sp, {r8}^
    e42c:	addsmi	r2, r9, #1744830464	; 0x68000000
    e430:	addsmi	fp, r0, #8, 30
    e434:	ldmib	sp, {r1, r2, r3, r5, r6, r7, r8, ip, lr, pc}^
    e438:	ldmib	sp, {r3, r4, r8}^
    e43c:	addsmi	r2, r9, #-939524096	; 0xc8000000
    e440:	addsmi	fp, r0, #6, 30
    e444:	andcs	r2, r0, r1
    e448:			; <UNDEFINED> instruction: 0xf7f4e7d4
    e44c:	svclt	0x0000e83a
    e450:	andeq	r0, r2, ip, ror #17
    e454:	andeq	r0, r0, r0, lsl #6
    e458:	andeq	r0, r2, ip, asr #17
    e45c:	stmdale	r7, {r2, r5, r6, fp, sp}
    e460:	ldrbtmi	r4, [sl], #-2565	; 0xfffff5fb
    e464:	orreq	lr, r0, #2048	; 0x800
    e468:	ldrbeq	pc, [ip], #2259	; 0x8d3	; <UNPREDICTABLE>
    e46c:			; <UNDEFINED> instruction: 0x47704410
    e470:	ldrbtmi	r4, [r8], #-2050	; 0xfffff7fe
    e474:	svclt	0x00004770
    e478:	andeq	sp, r0, r6, ror #1
    e47c:	andeq	sp, r0, lr, lsr #1
    e480:	ldmdacs	sp!, {r7, r9, ip, sp, pc}^
    e484:	ldmdacs	r5!, {r0, r2, r3, r4, r5, fp, ip, lr, pc}
    e488:	ldmdacc	r6!, {r2, r4, r5, r8, fp, ip, lr, pc}
    e48c:	stmdale	lr!, {r0, r1, r2, r6, fp, sp}
    e490:			; <UNDEFINED> instruction: 0xf000e8df
    e494:	strmi	r2, [sp, #-3370]!	; 0xfffff2d6
    e498:	stccs	13, cr2, [sp, #-180]!	; 0xffffff4c
    e49c:	stccs	13, cr2, [sp, #-180]!	; 0xffffff4c
    e4a0:	stccs	13, cr2, [sp, #-180]!	; 0xffffff4c
    e4a4:	stccs	13, cr2, [sp, #-180]!	; 0xffffff4c
    e4a8:	stccs	13, cr2, [sp, #-180]!	; 0xffffff4c
    e4ac:	stccs	13, cr2, [sp, #-180]!	; 0xffffff4c
    e4b0:	stccs	13, cr2, [sp, #-180]!	; 0xffffff4c
    e4b4:	stccs	13, cr2, [sp, #-180]!	; 0xffffff4c
    e4b8:	stccs	13, cr2, [sp, #-180]!	; 0xffffff4c
    e4bc:	vstrcs	d20, [lr, #-288]	; 0xfffffee0
    e4c0:	strtpl	r2, [sp], #-3409	; 0xfffff2af
    e4c4:	stccs	13, cr2, [sp, #-180]!	; 0xffffff4c
    e4c8:	stccs	7, cr2, [sp, #-180]!	; 0xffffff4c
    e4cc:	stccs	13, cr2, [sp, #-180]!	; 0xffffff4c
    e4d0:	stclcs	13, cr2, [r2, #-180]	; 0xffffff4c
    e4d4:	stccs	13, cr2, [sp, #-180]!	; 0xffffff4c
    e4d8:	strtcs	r2, [sp], #-3373	; 0xfffff2d3
    e4dc:	ldrbtmi	r4, [r8], #-2074	; 0xfffff7e6
    e4e0:	ldmdami	sl, {r4, r5, r6, r8, r9, sl, lr}
    e4e4:			; <UNDEFINED> instruction: 0x47704478
    e4e8:	ldrbtmi	r4, [r8], #-2073	; 0xfffff7e7
    e4ec:	ldmdami	r9, {r4, r5, r6, r8, r9, sl, lr}
    e4f0:			; <UNDEFINED> instruction: 0x47704478
    e4f4:	andle	r2, r9, r9, lsl #16
    e4f8:			; <UNDEFINED> instruction: 0xd1222811
    e4fc:	ldrbtmi	r4, [r8], #-2070	; 0xfffff7ea
    e500:	ldmcs	r9!, {r4, r5, r6, r8, r9, sl, lr}
    e504:	ldmdami	r5, {r0, r2, r8, ip, lr, pc}
    e508:			; <UNDEFINED> instruction: 0x47704478
    e50c:	ldrbtmi	r4, [r8], #-2068	; 0xfffff7ec
    e510:	ldmdami	r4, {r4, r5, r6, r8, r9, sl, lr}
    e514:			; <UNDEFINED> instruction: 0x47704478
    e518:	ldrbtmi	r4, [r8], #-2067	; 0xfffff7ed
    e51c:	ldmdami	r3, {r4, r5, r6, r8, r9, sl, lr}
    e520:			; <UNDEFINED> instruction: 0x47704478
    e524:	ldrbtmi	r4, [r8], #-2066	; 0xfffff7ee
    e528:	ldmdami	r2, {r4, r5, r6, r8, r9, sl, lr}
    e52c:			; <UNDEFINED> instruction: 0x47704478
    e530:	ldrbtmi	r4, [r8], #-2065	; 0xfffff7ef
    e534:	ldmdami	r1, {r4, r5, r6, r8, r9, sl, lr}
    e538:			; <UNDEFINED> instruction: 0x47704478
    e53c:	ldrbtmi	r4, [r8], #-2064	; 0xfffff7f0
    e540:	ldmdami	r0, {r4, r5, r6, r8, r9, sl, lr}
    e544:			; <UNDEFINED> instruction: 0x47704478
    e548:	andeq	sl, r0, lr, asr #16
    e54c:	muleq	r0, ip, lr
    e550:	andeq	sp, r0, lr, asr #32
    e554:	andeq	sp, r0, ip, asr #13
    e558:	andeq	sp, r0, sl, lsr r0
    e55c:	andeq	sp, r0, ip, lsr r0
    e560:	andeq	sp, r0, r6, lsl r0
    e564:	andeq	sp, r0, r8, lsr #13
    e568:	andeq	ip, r0, r6, lsr #14
    e56c:	andeq	sp, r0, r0, lsr #32
    e570:	andeq	sp, r0, r2
    e574:	andeq	sp, r0, r4
    e578:	andeq	sp, r0, r2
    e57c:	andeq	sp, r0, r4
    e580:	andeq	ip, r0, lr, ror #31
    e584:	andeq	sp, r0, r8, ror r6
    e588:	cfstr32mi	mvfx11, [r7, #-224]	; 0xffffff20
    e58c:	stmdavs	ip!, {r0, r2, r3, r4, r5, r6, sl, lr}
    e590:	strtmi	fp, [r3], -ip, asr #2
    e594:	ldmdavs	fp, {r2, r5, fp, sp, lr}^
    e598:	stmdavs	r8!, {r3, r4, r7, r8, r9, sl, lr}
    e59c:	svc	0x0024f7f3
    e5a0:	stccs	0, cr6, [r0], {44}	; 0x2c
    e5a4:	ldfltd	f5, [r8, #-980]!	; 0xfffffc2c
    e5a8:	andeq	r0, r2, r0, asr sp
    e5ac:	bcs	55ebc <__assert_fail@plt+0x53328>
    e5b0:	ldrlt	sp, [r0, #-2070]	; 0xfffff7ea
    e5b4:	cmplt	r1, ip, lsl #12
    e5b8:	svclt	0x00182801
    e5bc:			; <UNDEFINED> instruction: 0xf7f42002
    e5c0:	strmi	lr, [r1], -r4, asr #17
    e5c4:	pop	{r5, r9, sl, lr}
    e5c8:			; <UNDEFINED> instruction: 0xf7f44010
    e5cc:	stmdacs	r1, {r0, r4, r5, r7, r8, fp, ip, sp, pc}
    e5d0:	andcs	fp, r2, r8, lsl pc
    e5d4:	ldm	r8!, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    e5d8:			; <UNDEFINED> instruction: 0x4010e8bd
    e5dc:	svclt	0x009af7f3
    e5e0:	rscscc	pc, pc, pc, asr #32
    e5e4:	svclt	0x00004770
    e5e8:			; <UNDEFINED> instruction: 0x4604b538
    e5ec:	ldrbtmi	r4, [fp], #-2827	; 0xfffff4f5
    e5f0:	teqlt	sp, sp, lsl r8
    e5f4:	and	r4, r1, fp, lsr #12
    e5f8:	tstlt	fp, fp, lsl r8
    e5fc:	adcmi	r6, r2, #5898240	; 0x5a0000
    e600:	ldfltd	f5, [r8, #-1000]!	; 0xfffffc18
    e604:			; <UNDEFINED> instruction: 0xf7f42008
    e608:	stmdacs	r0, {r1, r2, r3, r6, fp, sp, lr, pc}
    e60c:	blmi	1429f8 <__assert_fail@plt+0x13fe64>
    e610:	strpl	lr, [r0], #-2496	; 0xfffff640
    e614:	andsvs	r4, r8, fp, ror r4
    e618:	svclt	0x0000bd38
    e61c:	andeq	r0, r2, lr, ror #25
    e620:	andeq	r0, r2, r8, asr #25
    e624:	svclt	0x00004770
    e628:			; <UNDEFINED> instruction: 0x46024b1e
    e62c:	ldrbtmi	fp, [fp], #-1392	; 0xfffffa90
    e630:	ldmdami	lr, {r0, r2, r3, r4, r9, sl, fp, lr}
    e634:	subsvs	r4, sl, lr, ror r4
    e638:	cfldrsmi	mvf4, [sp, #-480]	; 0xfffffe20
    e63c:			; <UNDEFINED> instruction: 0xf8a2f00a
    e640:			; <UNDEFINED> instruction: 0xf7fc2000
    e644:	ldrtmi	pc, [r0], -r7, asr #31	; <UNPREDICTABLE>
    e648:			; <UNDEFINED> instruction: 0xf7f3447d
    e64c:	ldrdlt	lr, [r0, #240]	; 0xf0
    e650:	ldmib	sl!, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    e654:	stmiapl	r8!, {r0, r1, r2, r4, r8, r9, fp, lr}^
    e658:	svc	0x0038f7f3
    e65c:			; <UNDEFINED> instruction: 0xf7f42000
    e660:	andcs	lr, r1, r4, ror r8
    e664:	ldmda	r0!, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    e668:			; <UNDEFINED> instruction: 0xf7f42002
    e66c:	ldmdami	r2, {r1, r2, r3, r5, r6, fp, sp, lr, pc}
    e670:			; <UNDEFINED> instruction: 0xf7fd4478
    e674:	blmi	48d360 <__assert_fail@plt+0x48a7cc>
    e678:	pop	{r3, r5, r6, r7, fp, ip, lr}
    e67c:			; <UNDEFINED> instruction: 0xf7ff4070
    e680:	stmdbmi	pc, {r0, r1, r5, r6, r7, r8, r9, fp, ip, sp, pc}	; <UNPREDICTABLE>
    e684:	strmi	r2, [r4], -r5, lsl #4
    e688:			; <UNDEFINED> instruction: 0xf7f34479
    e68c:			; <UNDEFINED> instruction: 0x4605ef14
    e690:			; <UNDEFINED> instruction: 0xf7f34620
    e694:	stmdbmi	fp, {r2, r3, r5, r7, r8, r9, sl, fp, sp, lr, pc}
    e698:	ldrbtmi	r4, [r9], #-1586	; 0xfffff9ce
    e69c:	strtmi	r4, [r8], -r3, lsl #12
    e6a0:	ldc2	7, cr15, [r4, #-1020]!	; 0xfffffc04
    e6a4:	andeq	r0, r2, lr, lsr #25
    e6a8:	andeq	sp, r0, r4, lsl #11
    e6ac:			; <UNDEFINED> instruction: 0xffffff4d
    e6b0:	andeq	r0, r2, ip, ror r6
    e6b4:	andeq	r0, r0, r8, lsl r3
    e6b8:			; <UNDEFINED> instruction: 0xffffff39
    e6bc:	andeq	r0, r0, r4, lsr r3
    e6c0:	andeq	sp, r0, r8, lsr r5
    e6c4:	andeq	sp, r0, sl, asr #10
    e6c8:	orrslt	r7, fp, #4390912	; 0x430000
    e6cc:	blcs	1cac8dc <__assert_fail@plt+0x1ca9d48>
    e6d0:	movwcs	fp, #3860	; 0xf14
    e6d4:	orrvc	pc, r0, #1325400064	; 0x4f000000
    e6d8:	bcs	1dfb468 <__assert_fail@plt+0x1df88d4>
    e6dc:	svclt	0x000878c2
    e6e0:	orreq	pc, r0, #67	; 0x43
    e6e4:	bcs	1e3b3b4 <__assert_fail@plt+0x1e38820>
    e6e8:	svclt	0x00087902
    e6ec:	movteq	pc, #67	; 0x43	; <UNPREDICTABLE>
    e6f0:	bcs	1cbb300 <__assert_fail@plt+0x1cb876c>
    e6f4:	svclt	0x00087942
    e6f8:	nopeq	{67}	; 0x43
    e6fc:	bcs	1dfae4c <__assert_fail@plt+0x1df82b8>
    e700:	svclt	0x00087982
    e704:	tsteq	r0, #67	; 0x43	; <UNPREDICTABLE>
    e708:	bcs	1e3ad98 <__assert_fail@plt+0x1e38204>
    e70c:	svclt	0x000879c2
    e710:	movweq	pc, #32835	; 0x8043	; <UNPREDICTABLE>
    e714:	bcs	1cbace4 <__assert_fail@plt+0x1cb8150>
    e718:	svclt	0x00087a02
    e71c:	movweq	pc, #16451	; 0x4043	; <UNPREDICTABLE>
    e720:	bcs	1dfac30 <__assert_fail@plt+0x1df809c>
    e724:	svclt	0x00087a42
    e728:	movweq	pc, #8259	; 0x2043	; <UNPREDICTABLE>
    e72c:	svclt	0x00082a78
    e730:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
    e734:			; <UNDEFINED> instruction: 0x47704618
    e738:	svclt	0x00004770
    e73c:	andcs	r4, r4, r0, lsr #20
    e740:	ldrbtmi	r4, [sl], #-2848	; 0xfffff4e0
    e744:	addlt	fp, r9, r0, lsr r5
    e748:	stmdbge	r2, {r0, r1, r4, r6, r7, fp, ip, lr}
    e74c:	movwls	r6, #30747	; 0x781b
    e750:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    e754:			; <UNDEFINED> instruction: 0xf7f39101
    e758:	stmdbls	r1, {r1, r4, r6, r7, r9, sl, fp, sp, lr, pc}
    e75c:	andcs	fp, r0, #24, 2
    e760:	stmib	sp, {r8, r9, sp}^
    e764:	andcs	r2, r4, r4, lsl #6
    e768:	movwcs	r2, #512	; 0x200
    e76c:	movwcs	lr, #10701	; 0x29cd
    e770:	mcr	7, 0, pc, cr10, cr3, {7}	; <UNPREDICTABLE>
    e774:			; <UNDEFINED> instruction: 0xf7f4b148
    e778:	stmdavs	r3, {r1, r2, r4, r6, fp, sp, lr, pc}
    e77c:	blcc	59ff94 <__assert_fail@plt+0x59d400>
    e780:	tsteq	r0, #51	; 0x33	; <UNPREDICTABLE>
    e784:	andcs	fp, r1, r8, lsl #30
    e788:	bmi	402bbc <__assert_fail@plt+0x400028>
    e78c:	ldrbtmi	r4, [sl], #-2829	; 0xfffff4f3
    e790:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    e794:	subsmi	r9, sl, r7, lsl #22
    e798:	andlt	sp, r9, r1, lsl #2
    e79c:			; <UNDEFINED> instruction: 0xf7f3bd30
    e7a0:	stmdbmi	sl, {r4, r7, r9, sl, fp, sp, lr, pc}
    e7a4:	andcs	r2, r0, r5, lsl #4
    e7a8:			; <UNDEFINED> instruction: 0xf7f34479
    e7ac:	strmi	lr, [r5], -r4, lsl #29
    e7b0:			; <UNDEFINED> instruction: 0xf7f36820
    e7b4:	strmi	lr, [r1], -ip, lsl #31
    e7b8:			; <UNDEFINED> instruction: 0xf7ff4628
    e7bc:	svclt	0x0000fca7
    e7c0:	andeq	r0, r2, r2, lsl #11
    e7c4:	andeq	r0, r0, r0, lsl #6
    e7c8:	andeq	r0, r2, r6, lsr r5
    e7cc:	andeq	sp, r0, r8, asr #8
    e7d0:	andcs	r4, r4, r2, lsl sl
    e7d4:	ldrbtmi	r4, [sl], #-2834	; 0xfffff4ee
    e7d8:	addlt	fp, r9, r0, lsl #10
    e7dc:	stmdbge	r2, {r0, r1, r4, r6, r7, fp, ip, lr}
    e7e0:	movwls	r6, #30747	; 0x781b
    e7e4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    e7e8:			; <UNDEFINED> instruction: 0xf7f39101
    e7ec:	ldmdblt	r8!, {r3, r7, r9, sl, fp, sp, lr, pc}
    e7f0:	movwcs	lr, #18909	; 0x49dd
    e7f4:	stmdbls	r1, {r2, sp}
    e7f8:	movwcs	lr, #10701	; 0x29cd
    e7fc:	stcl	7, cr15, [r4, #972]	; 0x3cc
    e800:	blmi	1e1028 <__assert_fail@plt+0x1de494>
    e804:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    e808:	blls	1e8878 <__assert_fail@plt+0x1e5ce4>
    e80c:	qaddle	r4, sl, r3
    e810:	andlt	r2, r9, r1
    e814:	blx	14c992 <__assert_fail@plt+0x149dfe>
    e818:	mrc	7, 2, APSR_nzcv, cr2, cr3, {7}
    e81c:	andeq	r0, r2, lr, ror #9
    e820:	andeq	r0, r0, r0, lsl #6
    e824:	andeq	r0, r2, r0, asr #9
    e828:	andcs	r4, r1, #2048	; 0x800
    e82c:	andsvs	r4, sl, fp, ror r4
    e830:	svclt	0x00004770
    e834:			; <UNDEFINED> instruction: 0x00020ab8
    e838:			; <UNDEFINED> instruction: 0x4604b538
    e83c:	ldrbtmi	r4, [sp], #-3336	; 0xfffff2f8
    e840:			; <UNDEFINED> instruction: 0xb12b686b
    e844:	andcs	r4, r8, #7168	; 0x1c00
    e848:	ldrbtmi	r6, [fp], #-34	; 0xffffffde
    e84c:	ldclt	8, cr1, [r8, #-608]!	; 0xfffffda0
    e850:	stmdane	r8!, {r3, r8, sp}^
    e854:	stmdb	r6, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    e858:	rsbvs	r2, fp, r1, lsl #6
    e85c:	svclt	0x0000e7f2
    e860:	andeq	r0, r2, r6, lsr #21
    e864:	muleq	r2, sl, sl
    e868:	tstcs	r4, sp, lsl #20
    e86c:	ldrbtmi	r4, [sl], #-2829	; 0xfffff4f3
    e870:	addlt	fp, r3, r0, lsl #10
    e874:			; <UNDEFINED> instruction: 0x466858d3
    e878:	movwls	r6, #6171	; 0x181b
    e87c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    e880:	ldm	r0!, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    e884:	blmi	1e10ac <__assert_fail@plt+0x1de518>
    e888:	stmdals	r0, {r1, r3, r4, r5, r6, sl, lr}
    e88c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    e890:	subsmi	r9, sl, r1, lsl #22
    e894:	andlt	sp, r3, r2, lsl #2
    e898:	blx	14ca16 <__assert_fail@plt+0x149e82>
    e89c:	mrc	7, 0, APSR_nzcv, cr0, cr3, {7}
    e8a0:	andeq	r0, r2, r6, asr r4
    e8a4:	andeq	r0, r0, r0, lsl #6
    e8a8:	andeq	r0, r2, ip, lsr r4
    e8ac:	stcllt	7, cr15, [lr, #972]!	; 0x3cc
    e8b0:	blmi	7a112c <__assert_fail@plt+0x79e598>
    e8b4:	ldrblt	r4, [r0, #-1146]!	; 0xfffffb86
    e8b8:	ldmpl	r3, {r1, r2, r7, ip, sp, pc}^
    e8bc:	movwls	r6, #22555	; 0x581b
    e8c0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    e8c4:			; <UNDEFINED> instruction: 0xf64db320
    e8c8:	vsubl.s8	q11, d20, d3
    e8cc:	vqsub.s8	d19, d4, d11
    e8d0:	vmlsl.s<illegal width 8>	q9, d0, d0[0]
    e8d4:	blx	fe89011a <__assert_fail@plt+0xfe88d586>
    e8d8:	vst1.8	{d19-d22}, [pc], r0
    e8dc:	stfges	f7, [r3, #-488]	; 0xfffffe18
    e8e0:	ldceq	12, cr10, [r3], {1}
    e8e4:	blx	1b34f2 <__assert_fail@plt+0x1b095e>
    e8e8:	blx	4f53e <__assert_fail@plt+0x4c9aa>
    e8ec:	movwls	pc, #8963	; 0x2303	; <UNPREDICTABLE>
    e8f0:			; <UNDEFINED> instruction: 0xf7f3e008
    e8f4:	stmdavs	r3, {r3, r4, r7, r8, r9, sl, fp, sp, lr, pc}
    e8f8:	tstle	r9, r4, lsl #22
    e8fc:	muleq	r3, r5, r8
    e900:	andeq	lr, r3, r4, lsl #17
    e904:	strtmi	r4, [r0], -r9, lsr #12
    e908:	ldcl	7, cr15, [sl, #-972]!	; 0xfffffc34
    e90c:	blle	ffc18914 <__assert_fail@plt+0xffc15d80>
    e910:	blmi	1a1134 <__assert_fail@plt+0x19e5a0>
    e914:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    e918:	blls	168988 <__assert_fail@plt+0x165df4>
    e91c:	qaddle	r4, sl, r1
    e920:	ldcllt	0, cr11, [r0, #-24]!	; 0xffffffe8
    e924:	stcl	7, cr15, [ip, #972]	; 0x3cc
    e928:	andeq	r0, r2, r0, lsl r4
    e92c:	andeq	r0, r0, r0, lsl #6
    e930:			; <UNDEFINED> instruction: 0x000203b0
    e934:	svclt	0x00004770
    e938:	svclt	0x00004770
    e93c:	ldrbtmi	r4, [fp], #-2843	; 0xfffff4e5
    e940:	blcs	289b4 <__assert_fail@plt+0x25e20>
    e944:	stmdacs	r0, {r3, r4, r8, r9, sl, fp, ip, sp, pc}
    e948:	stmdavc	r3, {r0, r2, r3, r5, ip, lr, pc}
    e94c:			; <UNDEFINED> instruction: 0xd12a2b2d
    e950:	blcs	9aca64 <__assert_fail@plt+0x9a9ed0>
    e954:	stmvc	r3, {r0, r1, r2, r5, r8, ip, lr, pc}
    e958:			; <UNDEFINED> instruction: 0xf1a33002
    e95c:	stmdbcs	r9, {r4, r5, r8}
    e960:	ldrtlt	sp, [r0], #-2071	; 0xfffff7e9
    e964:			; <UNDEFINED> instruction: 0xf8144604
    e968:			; <UNDEFINED> instruction: 0xf1a33f01
    e96c:	cfstr32cs	mvfx0, [r9, #-192]	; 0xffffff40
    e970:	ldmdblt	r3, {r0, r3, r4, r5, r6, r7, r8, fp, ip, lr, pc}^
    e974:	ldfltd	f3, [r0], #-136	; 0xffffff78
    e978:	andcs	r4, sl, #26214400	; 0x1900000
    e97c:	stcllt	7, cr15, [r4], #972	; 0x3cc
    e980:	andcs	r4, sl, #17825792	; 0x1100000
    e984:			; <UNDEFINED> instruction: 0xf7f3bc30
    e988:			; <UNDEFINED> instruction: 0xf04fbcdf
    e98c:	ldclt	0, cr3, [r0], #-1020	; 0xfffffc04
    e990:	stmdblt	r3, {r4, r5, r6, r8, r9, sl, lr}^
    e994:			; <UNDEFINED> instruction: 0x4619b11a
    e998:			; <UNDEFINED> instruction: 0xf7f3220a
    e99c:			; <UNDEFINED> instruction: 0x4611bcd5
    e9a0:			; <UNDEFINED> instruction: 0xf7f3220a
    e9a4:			; <UNDEFINED> instruction: 0xf04fbcd1
    e9a8:			; <UNDEFINED> instruction: 0x477030ff
    e9ac:	andeq	r0, r2, r6, lsr #19
    e9b0:	stcllt	7, cr15, [r4, #972]	; 0x3cc
    e9b4:	mvnsmi	lr, #737280	; 0xb4000
    e9b8:	strmi	r2, [r4], -r1, lsl #2
    e9bc:			; <UNDEFINED> instruction: 0xf7f32000
    e9c0:	mcrmi	15, 2, lr, cr14, cr2, {6}
    e9c4:	andcc	r4, r1, lr, ror r4
    e9c8:	strcs	sp, [r0, -sl, rrx]
    e9cc:	strmi	r2, [r8], -r1, lsl #2
    e9d0:	svc	0x00c8f7f3
    e9d4:	rsbsle	r3, r2, r1
    e9d8:	tstcs	r1, r0, lsl #10
    e9dc:			; <UNDEFINED> instruction: 0xf7f32002
    e9e0:	andcc	lr, r1, r2, asr #31
    e9e4:	blmi	11c2a84 <__assert_fail@plt+0x11bfef0>
    e9e8:	svclt	0x00182d02
    e9ec:			; <UNDEFINED> instruction: 0xf04f2f02
    e9f0:	svclt	0x000c0900
    e9f4:	stmdaeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    e9f8:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    e9fc:	ldmdavs	lr, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
    ea00:	svccs	0x0001b19e
    ea04:	stccs	0, cr13, [r1, #-184]	; 0xffffff48
    ea08:			; <UNDEFINED> instruction: 0xf1b9d035
    ea0c:	eorsle	r0, ip, r1, lsl #30
    ea10:	svceq	0x0000f1b8
    ea14:	bmi	f02a4c <__assert_fail@plt+0xeffeb8>
    ea18:	ldrtmi	r4, [r0], -r3, lsr #12
    ea1c:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    ea20:	svc	0x006cf7f3
    ea24:			; <UNDEFINED> instruction: 0xf7f32003
    ea28:			; <UNDEFINED> instruction: 0xf1b8eea2
    ea2c:	mvnsle	r0, r0, lsl #30
    ea30:	mvnshi	lr, #12386304	; 0xbd0000
    ea34:	mrc	7, 7, APSR_nzcv, cr6, cr3, {7}
    ea38:	blcs	268a4c <__assert_fail@plt+0x265eb8>
    ea3c:	ldmdami	r2!, {r0, r1, r4, r6, r7, r8, ip, lr, pc}
    ea40:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    ea44:	mrc	7, 0, APSR_nzcv, cr0, cr3, {7}
    ea48:	suble	r2, r7, r2, lsl #16
    ea4c:	mvnle	r2, r0, lsl #26
    ea50:	ldmpl	r3!, {r1, r2, r3, r5, r8, r9, fp, lr}^
    ea54:	mcrcs	8, 0, r6, cr0, cr14, {0}
    ea58:	svccs	0x0001d0e4
    ea5c:	ssatmi	sp, #25, fp, asr #3
    ea60:	stmdbeq	r2, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    ea64:	strtmi	r4, [r3], -sl, lsr #20
    ea68:	ldrtmi	r2, [r0], -r1, lsl #2
    ea6c:			; <UNDEFINED> instruction: 0xf7f3447a
    ea70:	stccs	15, cr14, [r1, #-280]	; 0xfffffee8
    ea74:	bmi	a031a0 <__assert_fail@plt+0xa0060c>
    ea78:	strtmi	r4, [r3], -r9, lsr #12
    ea7c:	ldrbtmi	r4, [sl], #-1584	; 0xfffff9d0
    ea80:	svc	0x003cf7f3
    ea84:	svceq	0x0001f1b9
    ea88:	bmi	903198 <__assert_fail@plt+0x900604>
    ea8c:	strtmi	r4, [r3], -r9, asr #12
    ea90:	ldrbtmi	r4, [sl], #-1584	; 0xfffff9d0
    ea94:	svc	0x0032f7f3
    ea98:	svceq	0x0000f1b8
    ea9c:			; <UNDEFINED> instruction: 0xe7c7d1bb
    eaa0:	mcr	7, 6, pc, cr0, cr3, {7}	; <UNPREDICTABLE>
    eaa4:	blcs	268ab8 <__assert_fail@plt+0x265f24>
    eaa8:	ldmdami	ip, {r0, r1, r2, r3, r7, r8, ip, lr, pc}
    eaac:	ldrbtmi	r2, [r8], #-256	; 0xffffff00
    eab0:	ldcl	7, cr15, [sl, #972]	; 0x3cc
    eab4:	svclt	0x000c2800
    eab8:	strcs	r2, [r2, -r1, lsl #14]
    eabc:			; <UNDEFINED> instruction: 0xf7f3e786
    eac0:	stmdavs	r3, {r1, r4, r5, r7, r9, sl, fp, sp, lr, pc}
    eac4:	orrle	r2, r7, r9, lsl #22
    eac8:	tstcs	r1, r5, lsl r8
    eacc:			; <UNDEFINED> instruction: 0xf7f34478
    ead0:	stmdacs	r1, {r2, r3, r6, r7, r8, sl, fp, sp, lr, pc}
    ead4:	svclt	0x00184605
    ead8:	ldrb	r2, [lr, -r2, lsl #10]!
    eadc:	svclt	0x00182d02
    eae0:	svclt	0x000c2f02
    eae4:	stmdaeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    eae8:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    eaec:	orrsle	r2, ip, r0, lsl #26
    eaf0:			; <UNDEFINED> instruction: 0xf04f4b06
    eaf4:	ldmpl	r3!, {r0, r8, fp}^
    eaf8:	usada8	r1, lr, r8, r6
    eafc:	andeq	r0, r2, r0, lsl #6
    eb00:	andeq	r0, r0, r4, lsl #6
    eb04:	andeq	sp, r0, r6, ror r2
    eb08:	andeq	sp, r0, lr, asr #3
    eb0c:	andeq	r0, r0, r4, lsl r3
    eb10:			; <UNDEFINED> instruction: 0x0000d1b0
    eb14:	andeq	sp, r0, r6, asr #3
    eb18:	ldrdeq	sp, [r0], -sl
    eb1c:	andeq	sp, r0, r2, ror #2
    eb20:	andeq	sp, r0, r4, asr #2
    eb24:	ldrbmi	fp, [r0, -r0, lsl #2]!
    eb28:	strmi	r4, [r2], -r3, lsl #18
    eb2c:	ldrbtmi	r4, [r9], #-2051	; 0xfffff7fd
    eb30:			; <UNDEFINED> instruction: 0xf7ff4478
    eb34:	svclt	0x0000ba7d
    eb38:	andeq	sp, r0, r6, lsr #3
    eb3c:	andeq	sp, r0, r8, asr #3
    eb40:	svclt	0x0088f7f3
    eb44:			; <UNDEFINED> instruction: 0x4606b5f8
    eb48:	strmi	r4, [pc], -r8, lsr #26
    eb4c:	bcs	1fd48 <__assert_fail@plt+0x1d1b4>
    eb50:	ldmdavs	r3, {r0, r3, r4, r5, ip, lr, pc}
    eb54:	bllt	1ae03ac <__assert_fail@plt+0x1add818>
    eb58:			; <UNDEFINED> instruction: 0x46304639
    eb5c:	stcl	7, cr15, [r0, #972]!	; 0x3cc
    eb60:	strcs	fp, [r0, #-2320]	; 0xfffff6f0
    eb64:	ldcllt	6, cr4, [r8, #160]!	; 0xa0
    eb68:	stmiapl	fp!, {r0, r5, r8, r9, fp, lr}^
    eb6c:			; <UNDEFINED> instruction: 0xf7f3681d
    eb70:	stmdacs	r0, {r4, r5, r9, sl, fp, sp, lr, pc}
    eb74:	stmdavs	r3!, {r0, r2, r4, r5, r6, r7, ip, lr, pc}
    eb78:			; <UNDEFINED> instruction: 0xf005062d
    eb7c:	addlt	r4, r0, #1065353216	; 0x3f800000
    eb80:	orrlt	r4, r3, #335544320	; 0x14000000
    eb84:	rscle	r2, ip, r0, lsl #26
    eb88:	blx	ff2caba8 <__assert_fail@plt+0xff2c8014>
    eb8c:	eorvs	r2, r3, r0, lsl #6
    eb90:	andcs	r4, r5, #24, 18	; 0x60000
    eb94:	ldrbtmi	r2, [r9], #-0
    eb98:	stc	7, cr15, [ip], {243}	; 0xf3
    eb9c:	strtmi	r4, [r8], -r4, lsl #12
    eba0:	svc	0x003af7f3
    eba4:			; <UNDEFINED> instruction: 0x4631463a
    eba8:	strtmi	r4, [r0], -r3, lsl #12
    ebac:	blx	1cccbb0 <__assert_fail@plt+0x1cca01c>
    ebb0:	ldcllt	6, cr4, [r8, #160]!	; 0xa0
    ebb4:	blx	1fcabd4 <__assert_fail@plt+0x1fc8040>
    ebb8:			; <UNDEFINED> instruction: 0x46304639
    ebbc:	ldc	7, cr15, [r0, #972]!	; 0x3cc
    ebc0:	sbcle	r2, lr, r0, lsl #16
    ebc4:			; <UNDEFINED> instruction: 0xf7f3e7d0
    ebc8:	stmdacs	r0, {r2, r3, r5, r7, r8, sl, fp, sp, lr, pc}
    ebcc:	blmi	242ef8 <__assert_fail@plt+0x240364>
    ebd0:	ldmdavs	sp, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    ebd4:	ldcl	7, cr15, [ip, #972]!	; 0x3cc
    ebd8:	sbcle	r2, r2, r0, lsl #16
    ebdc:	addlt	r0, r0, #47185920	; 0x2d00000
    ebe0:	ldrbmi	pc, [lr, #5]!	; <UNPREDICTABLE>
    ebe4:	stccs	3, cr4, [r0, #-20]	; 0xffffffec
    ebe8:	sbfx	sp, r2, #3, #27
    ebec:	andeq	r0, r2, r8, ror r1
    ebf0:	andeq	r0, r0, r4, lsr #6
    ebf4:	andeq	sp, r0, r2, lsl #3
    ebf8:			; <UNDEFINED> instruction: 0x4604b510
    ebfc:	stmdavc	fp, {r0, r3, r5, r8, ip, sp, pc}
    ec00:	strmi	fp, [r8], -r3, asr #2
    ec04:	stc2l	7, cr15, [r0, #-1020]!	; 0xfffffc04
    ec08:	strtmi	r4, [r0], -r1, lsl #12
    ec0c:			; <UNDEFINED> instruction: 0x4010e8bd
    ec10:	mcrlt	7, 1, pc, cr8, cr3, {7}	; <UNPREDICTABLE>
    ec14:	ldrmi	r4, [r9], -r0, lsr #12
    ec18:			; <UNDEFINED> instruction: 0x4010e8bd
    ec1c:	mcrlt	7, 1, pc, cr2, cr3, {7}	; <UNPREDICTABLE>
    ec20:	ldclt	7, cr15, [r4], {243}	; 0xf3
    ec24:			; <UNDEFINED> instruction: 0x4604b510
    ec28:	stmdavc	fp, {r0, r3, r5, r8, ip, sp, pc}
    ec2c:	strmi	fp, [r8], -r3, asr #2
    ec30:	stc2l	7, cr15, [sl, #-1020]	; 0xfffffc04
    ec34:	strtmi	r4, [r0], -r1, lsl #12
    ec38:			; <UNDEFINED> instruction: 0x4010e8bd
    ec3c:	svclt	0x0048f7f3
    ec40:	ldrmi	r4, [r9], -r0, lsr #12
    ec44:			; <UNDEFINED> instruction: 0x4010e8bd
    ec48:	svclt	0x0042f7f3
    ec4c:	blmi	17215c0 <__assert_fail@plt+0x171ea2c>
    ec50:	push	{r1, r3, r4, r5, r6, sl, lr}
    ec54:	strdlt	r4, [r7], r0
    ec58:	pkhtbmi	r5, r1, r3, asr #17
    ec5c:	movwls	r6, #22555	; 0x581b
    ec60:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    ec64:	ldc	7, cr15, [r4, #972]	; 0x3cc
    ec68:	vadd.i8	d18, d0, d5
    ec6c:	stmdacc	r6, {r1, r2, r3, r4, r7, pc}
    ec70:	bl	2611c8 <__assert_fail@plt+0x25e634>
    ec74:	ldrbtmi	r0, [r9], #-1280	; 0xfffffb00
    ec78:			; <UNDEFINED> instruction: 0xf7f34628
    ec7c:	stmdacs	r0, {r2, r4, r6, r8, r9, fp, sp, lr, pc}
    ec80:	addshi	pc, r3, r0, asr #32
    ec84:	stcl	7, cr15, [lr, #972]	; 0x3cc
    ec88:			; <UNDEFINED> instruction: 0xf8df4e4f
    ec8c:	tstcs	r8, r0, asr #2
    ec90:	ldmcs	r8!, {r1, r3, r6, r9, ip, sp, lr, pc}^
    ec94:	ldrbtmi	r4, [fp], #1150	; 0x47e
    ec98:	stmdaeq	r3, {r6, r7, r9, ip, sp, lr, pc}
    ec9c:	bl	3606ac <__assert_fail@plt+0x35db18>
    eca0:			; <UNDEFINED> instruction: 0xf8da0001
    eca4:	movwls	r3, #4096	; 0x1000
    eca8:	mrc	7, 6, APSR_nzcv, cr12, cr3, {7}
    ecac:	svcls	0x00039c02
    ecb0:			; <UNDEFINED> instruction: 0xf8dae010
    ecb4:	ldmdacs	r1, {}	; <UNPREDICTABLE>
    ecb8:	blls	c32b0 <__assert_fail@plt+0xc071c>
    ecbc:	strbtvs	pc, [r1], #-1601	; 0xfffff9bf	; <UNPREDICTABLE>
    ecc0:	strcs	r9, [r0, -r3, lsl #20]
    ecc4:	strls	r1, [r2], #-2276	; 0xfffff71c
    ecc8:	streq	lr, [r7, -r2, asr #22]
    eccc:	stmdaeq	r1, {r3, r4, r5, r7, r8, ip, sp, lr, pc}
    ecd0:	rsble	r9, fp, r3, lsl #14
    ecd4:	ldrtmi	r4, [r9], -r0, lsr #12
    ecd8:	movwcs	r2, #574	; 0x23e
    ecdc:	stc2	0, cr15, [r4], {9}
    ece0:	ldrtmi	r4, [r9], -r0, lsr #12
    ece4:			; <UNDEFINED> instruction: 0xf8162300
    ece8:	eorscs	ip, lr, #2
    ecec:	andgt	pc, r0, r5, lsl #17
    ecf0:	ldc2l	0, cr15, [sl], #-36	; 0xffffffdc
    ecf4:	movwcs	r2, #574	; 0x23e
    ecf8:	strmi	r4, [ip], -r7, lsl #12
    ecfc:	ldc2l	0, cr15, [r4], #-36	; 0xffffffdc
    ed00:			; <UNDEFINED> instruction: 0x46214638
    ed04:			; <UNDEFINED> instruction: 0xf8162300
    ed08:	eorscs	ip, lr, #2
    ed0c:	andgt	pc, r1, r5, lsl #17
    ed10:	stc2l	0, cr15, [sl], #-36	; 0xffffffdc
    ed14:	movwcs	r2, #574	; 0x23e
    ed18:	strmi	r4, [ip], -r7, lsl #12
    ed1c:	stc2l	0, cr15, [r4], #-36	; 0xffffffdc
    ed20:			; <UNDEFINED> instruction: 0x46214638
    ed24:			; <UNDEFINED> instruction: 0xf8162300
    ed28:	eorscs	ip, lr, #2
    ed2c:	andgt	pc, r2, r5, lsl #17
    ed30:	mrrc2	0, 0, pc, sl, cr9	; <UNPREDICTABLE>
    ed34:	movwcs	r2, #574	; 0x23e
    ed38:	strmi	r4, [ip], -r7, lsl #12
    ed3c:	mrrc2	0, 0, pc, r4, cr9	; <UNPREDICTABLE>
    ed40:			; <UNDEFINED> instruction: 0x46214638
    ed44:			; <UNDEFINED> instruction: 0xf8162300
    ed48:	eorscs	ip, lr, #2
    ed4c:	andgt	pc, r3, r5, lsl #17
    ed50:	mcrr2	0, 0, pc, sl, cr9	; <UNPREDICTABLE>
    ed54:	movwcs	r2, #574	; 0x23e
    ed58:	strmi	r4, [ip], -r7, lsl #12
    ed5c:	mcrr2	0, 0, pc, r4, cr9	; <UNPREDICTABLE>
    ed60:	ldrtmi	r2, [r8], -r0, lsl #6
    ed64:			; <UNDEFINED> instruction: 0xf8164621
    ed68:	eorscs	ip, lr, #2
    ed6c:	andgt	pc, r4, r5, lsl #17
    ed70:	ldc2	0, cr15, [sl], #-36	; 0xffffffdc
    ed74:	movwcs	r2, #574	; 0x23e
    ed78:	ldc2	0, cr15, [r6], #-36	; 0xffffffdc
    ed7c:			; <UNDEFINED> instruction: 0x46484659
    ed80:	strhvc	r5, [fp, #-195]!	; 0xffffff3d
    ed84:			; <UNDEFINED> instruction: 0xff38f7ff
    ed88:	orrsle	r2, r2, r0, lsl #16
    ed8c:			; <UNDEFINED> instruction: 0xf7f39801
    ed90:	strbmi	lr, [r8], -ip, lsr #28
    ed94:	blmi	2a15d4 <__assert_fail@plt+0x29ea40>
    ed98:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    ed9c:	blls	168e0c <__assert_fail@plt+0x166278>
    eda0:	qaddle	r4, sl, r9
    eda4:	pop	{r0, r1, r2, ip, sp, pc}
    eda8:			; <UNDEFINED> instruction: 0x20168ff0
    edac:	mrc	7, 0, APSR_nzcv, cr12, cr3, {7}
    edb0:	strb	r2, [pc, r0]!
    edb4:	strb	r2, [sp, r0]!
    edb8:	bl	fe0ccd8c <__assert_fail@plt+0xfe0ca1f8>
    edbc:	andeq	r0, r2, r4, ror r0
    edc0:	andeq	r0, r0, r0, lsl #6
    edc4:	andeq	sp, r0, r6, asr #1
    edc8:			; <UNDEFINED> instruction: 0x0000d1b4
    edcc:	andeq	sl, r0, r2, asr ip
    edd0:	andeq	pc, r1, ip, lsr #30
    edd4:	ldcllt	7, cr15, [r4], #972	; 0x3cc
    edd8:	mcrlt	7, 4, pc, cr14, cr3, {7}	; <UNPREDICTABLE>
    eddc:	strbcs	fp, [r4, #-1336]!	; 0xfffffac8
    ede0:			; <UNDEFINED> instruction: 0xf7f3e006
    ede4:			; <UNDEFINED> instruction: 0xf7f3eb48
    ede8:	stmdavs	r3, {r1, r2, r3, r4, r8, sl, fp, sp, lr, pc}
    edec:	tstle	lr, r2, lsr #22
    edf0:			; <UNDEFINED> instruction: 0xf7f31c68
    edf4:	strtmi	lr, [r9], -r0, ror #20
    edf8:	cmplt	r0, r4, lsl #12
    edfc:	stc	7, cr15, [sl], #972	; 0x3cc
    ee00:	strmi	r0, [r3], -sp, rrx
    ee04:			; <UNDEFINED> instruction: 0x4620429c
    ee08:	ldrmi	sp, [r8], -fp, ror #3
    ee0c:	movwcs	fp, #3384	; 0xd38
    ee10:	ldclt	6, cr4, [r8, #-96]!	; 0xffffffa0
    ee14:			; <UNDEFINED> instruction: 0xf04fb5f8
    ee18:	svcmi	0x001f33ff
    ee1c:	ldrbtmi	r6, [pc], #-3	; ee24 <__assert_fail@plt+0xc290>
    ee20:			; <UNDEFINED> instruction: 0x4605b191
    ee24:			; <UNDEFINED> instruction: 0xf7f3460c
    ee28:	mcrrne	12, 11, lr, r3, cr10
    ee2c:	eorle	r4, r5, r6, lsl #12
    ee30:	vst1.8	{d20-d22}, [pc :128], r1
    ee34:			; <UNDEFINED> instruction: 0xf7f36280
    ee38:	strdcc	lr, [r1], -r0
    ee3c:	eorvs	fp, lr, ip, lsl pc
    ee40:	andle	r2, fp, r0, lsl #8
    ee44:	ldcllt	6, cr4, [r8, #128]!	; 0x80
    ee48:	ldmpl	fp!, {r2, r4, r8, r9, fp, lr}^
    ee4c:			; <UNDEFINED> instruction: 0x0624681c
    ee50:	ldrbtmi	pc, [lr], #4	; <UNPREDICTABLE>
    ee54:	ldrteq	pc, [r7], #-68	; 0xffffffbc	; <UNPREDICTABLE>
    ee58:	ldcllt	6, cr4, [r8, #128]!	; 0x80
    ee5c:	ldmpl	fp!, {r0, r1, r2, r3, r8, r9, fp, lr}^
    ee60:			; <UNDEFINED> instruction: 0xf7f3681d
    ee64:			; <UNDEFINED> instruction: 0x4604ecb6
    ee68:	strteq	fp, [sp], -r0, lsr #2
    ee6c:			; <UNDEFINED> instruction: 0xf005b284
    ee70:	movwmi	r4, #16638	; 0x40fe
    ee74:			; <UNDEFINED> instruction: 0xf7f34630
    ee78:	strb	lr, [r3, r8, ror #28]!
    ee7c:	ldmpl	fp!, {r0, r1, r2, r8, r9, fp, lr}^
    ee80:			; <UNDEFINED> instruction: 0xf7f3681d
    ee84:	strmi	lr, [r4], -r6, lsr #25
    ee88:	sbcsle	r2, fp, r0, lsl #16
    ee8c:	addlt	r0, r4, #47185920	; 0x2d00000
    ee90:	rscsmi	pc, lr, r5
    ee94:	ldrb	r4, [r5, r4, lsl #6]
    ee98:	andeq	pc, r1, r6, lsr #29
    ee9c:	andeq	r0, r0, r4, lsr #6
    eea0:			; <UNDEFINED> instruction: 0xf04fb5f8
    eea4:	ldcmi	3, cr3, [r1], #-1020	; 0xfffffc04
    eea8:	andvs	r4, r3, r6, lsl #12
    eeac:	tstlt	r1, #124, 8	; 0x7c000000
    eeb0:			; <UNDEFINED> instruction: 0xf7f34608
    eeb4:			; <UNDEFINED> instruction: 0x4605ee52
    eeb8:	suble	r2, r8, r0, lsl #16
    eebc:	stcl	7, cr15, [lr], #-972	; 0xfffffc34
    eec0:	strmi	r1, [r7], -r3, asr #24
    eec4:			; <UNDEFINED> instruction: 0x212fd035
    eec8:			; <UNDEFINED> instruction: 0xf7f34628
    eecc:	tstlt	r8, r2, ror sp
    eed0:	andvc	r2, r3, r0, lsl #6
    eed4:	sbcvs	pc, r0, #1325400064	; 0x4f000000
    eed8:	vsubhn.i16	d20, q0, <illegal reg q12.5>
    eedc:	ldrtmi	r4, [r8], -r0, lsl #4
    eee0:	ldc	7, cr15, [sl], {243}	; 0xf3
    eee4:	andsle	r3, r0, r1
    eee8:	strcs	r4, [r0], #-1576	; 0xfffff9d8
    eeec:	b	ff0ccec0 <__assert_fail@plt+0xff0ca32c>
    eef0:			; <UNDEFINED> instruction: 0x46206037
    eef4:	blmi	7be6dc <__assert_fail@plt+0x7bbb48>
    eef8:	ldmdavs	ip, {r0, r1, r5, r6, r7, fp, ip, lr}
    eefc:			; <UNDEFINED> instruction: 0xf0040624
    ef00:			; <UNDEFINED> instruction: 0xf04444fe
    ef04:			; <UNDEFINED> instruction: 0x46200437
    ef08:	blmi	67e6f0 <__assert_fail@plt+0x67bb5c>
    ef0c:	ldmdavs	lr, {r0, r1, r5, r6, r7, fp, ip, lr}
    ef10:	mrrc	7, 15, pc, lr, cr3	; <UNPREDICTABLE>
    ef14:			; <UNDEFINED> instruction: 0xb1204604
    ef18:	addlt	r0, r4, #56623104	; 0x3600000
    ef1c:	rscsmi	pc, lr, r6
    ef20:	ldrtmi	r4, [r8], -r4, lsl #6
    ef24:	mrc	7, 0, APSR_nzcv, cr0, cr3, {7}
    ef28:			; <UNDEFINED> instruction: 0xf7f34628
    ef2c:	strtmi	lr, [r0], -r4, lsr #21
    ef30:	blmi	3fe718 <__assert_fail@plt+0x3fbb84>
    ef34:	ldmdavs	lr, {r0, r1, r5, r6, r7, fp, ip, lr}
    ef38:	mcrr	7, 15, pc, sl, cr3	; <UNPREDICTABLE>
    ef3c:	stmdacs	r0, {r2, r9, sl, lr}
    ef40:			; <UNDEFINED> instruction: 0x0636d0f2
    ef44:			; <UNDEFINED> instruction: 0xf006b284
    ef48:	movwmi	r4, #16638	; 0x40fe
    ef4c:	blmi	248f04 <__assert_fail@plt+0x246370>
    ef50:	ldmdavs	sp, {r0, r1, r5, r6, r7, fp, ip, lr}
    ef54:	ldc	7, cr15, [ip], #-972	; 0xfffffc34
    ef58:	stmdacs	r0, {r2, r9, sl, lr}
    ef5c:	strteq	sp, [fp], -r9, asr #1
    ef60:			; <UNDEFINED> instruction: 0xf003b284
    ef64:	tstmi	ip, #-134217725	; 0xf8000003
    ef68:	svclt	0x0000e7c3
    ef6c:	andeq	pc, r1, r8, lsl lr	; <UNPREDICTABLE>
    ef70:	andeq	r0, r0, r4, lsr #6
    ef74:	ldrbmi	r2, [r0, -r0]!
    ef78:	mvnsmi	lr, sp, lsr #18
    ef7c:	ldcmi	0, cr11, [fp], #-632	; 0xfffffd88
    ef80:	blmi	ef938c <__assert_fail@plt+0xef67f8>
    ef84:	ldrbtmi	r4, [ip], #-1642	; 0xfffff996
    ef88:	strbcs	r4, [lr, #-1664]!	; 0xfffff980
    ef8c:	stmiapl	r3!, {r0, r3, r4, r5, r8, r9, sl, fp, lr}^
    ef90:	ldmdavs	fp, {r0, r1, r2, r3, r4, r5, r6, sl, lr}
    ef94:			; <UNDEFINED> instruction: 0xf04f931d
    ef98:	strls	r0, [r0, #-768]	; 0xfffffd00
    ef9c:	stcl	7, cr15, [lr, #-972]	; 0xfffffc34
    efa0:			; <UNDEFINED> instruction: 0xf8bdbb80
    efa4:	strmi	r3, [r4], -r4
    efa8:	tstle	sp, r1, lsl #22
    efac:	blcs	b5bb4 <__assert_fail@plt+0xb3020>
    efb0:	blcs	1bc543c <__assert_fail@plt+0x1bc28a8>
    efb4:	mrcne	8, 2, sp, cr8, cr11, {1}
    efb8:			; <UNDEFINED> instruction: 0xf7f31e9d
    efbc:			; <UNDEFINED> instruction: 0x4606e97c
    efc0:	eorsle	r2, lr, r0, lsl #16
    efc4:	tsteq	r6, sp, lsl #2	; <UNPREDICTABLE>
    efc8:			; <UNDEFINED> instruction: 0xf7f3462a
    efcc:	ldrbpl	lr, [r4, #-2616]!	; 0xfffff5c8
    efd0:	blmi	9e187c <__assert_fail@plt+0x9dece8>
    efd4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    efd8:	blls	769048 <__assert_fail@plt+0x7664b4>
    efdc:	qsuble	r4, sl, lr
    efe0:	andslt	r4, lr, r0, lsr r6
    efe4:	ldrhhi	lr, [r0, #141]!	; 0x8d
    efe8:	strbmi	r4, [r1], -r4, lsr #16
    efec:	ldrbtmi	r4, [r8], #-1574	; 0xfffff9da
    eff0:			; <UNDEFINED> instruction: 0xf850f7ff
    eff4:	stmdami	r2!, {r2, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    eff8:	strtmi	r4, [r6], -r1, asr #12
    effc:			; <UNDEFINED> instruction: 0xf7ff4478
    f000:	strb	pc, [r5, r9, asr #16]!	; <UNPREDICTABLE>
    f004:	ldmpl	fp!, {r0, r1, r2, r3, r4, r8, r9, fp, lr}^
    f008:			; <UNDEFINED> instruction: 0xf7f3681c
    f00c:			; <UNDEFINED> instruction: 0xb120ebe2
    f010:	addlt	r0, r0, #36, 12	; 0x2400000
    f014:	ldrbtmi	pc, [lr], #4	; <UNPREDICTABLE>
    f018:			; <UNDEFINED> instruction: 0xf7f34320
    f01c:			; <UNDEFINED> instruction: 0x4641ecfe
    f020:	strmi	r2, [r2], -r0, lsl #12
    f024:	ldrbtmi	r4, [r8], #-2072	; 0xfffff7e8
    f028:			; <UNDEFINED> instruction: 0xf834f7ff
    f02c:	ldmdami	r7, {r4, r6, r7, r8, r9, sl, sp, lr, pc}
    f030:	strbmi	r4, [r1], -sl, lsr #12
    f034:	ldrbtmi	r4, [r8], #-1574	; 0xfffff9da
    f038:			; <UNDEFINED> instruction: 0xf82cf7ff
    f03c:			; <UNDEFINED> instruction: 0xf7f3e7c8
    f040:	blmi	449948 <__assert_fail@plt+0x446db4>
    f044:	ldmdavs	ip, {r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}
    f048:	bl	ff0cd01c <__assert_fail@plt+0xff0ca488>
    f04c:	strteq	fp, [r4], -r0, lsr #2
    f050:			; <UNDEFINED> instruction: 0xf004b280
    f054:			; <UNDEFINED> instruction: 0x432044fe
    f058:	ldcl	7, cr15, [lr], {243}	; 0xf3
    f05c:	strmi	r4, [r2], -r1, asr #12
    f060:	ldrbtmi	r4, [r8], #-2059	; 0xfffff7f5
    f064:			; <UNDEFINED> instruction: 0xf816f7ff
    f068:	svclt	0x0000e7b2
    f06c:	andeq	pc, r1, lr, lsr sp	; <UNPREDICTABLE>
    f070:	andeq	r0, r0, r0, lsl #6
    f074:	andeq	pc, r1, r4, lsr sp	; <UNPREDICTABLE>
    f078:	strdeq	pc, [r1], -r0
    f07c:	andeq	ip, r0, r6, ror sp
    f080:	muleq	r0, r8, sp
    f084:	andeq	r0, r0, r4, lsr #6
    f088:	andeq	ip, r0, lr, lsl sp
    f08c:	andeq	ip, r0, lr, lsl #27
    f090:			; <UNDEFINED> instruction: 0x0000cdb2
    f094:			; <UNDEFINED> instruction: 0xf7f3b508
    f098:	stmdacs	r0, {r2, r3, r6, r9, fp, sp, lr, pc}
    f09c:			; <UNDEFINED> instruction: 0x2000bfb8
    f0a0:			; <UNDEFINED> instruction: 0xf7f3db02
    f0a4:	andcs	lr, r1, r2, asr sp
    f0a8:	svclt	0x0000bd08
    f0ac:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
    f0b0:	svclt	0x00004770
    f0b4:	ldrdeq	ip, [r0], -sl
    f0b8:	tstcs	r0, r8, lsr r5
    f0bc:			; <UNDEFINED> instruction: 0xf9b8f7fb
    f0c0:	strmi	r2, [r4], -r0, lsl #2
    f0c4:	ldrbtmi	r4, [r8], #-2058	; 0xfffff7f6
    f0c8:			; <UNDEFINED> instruction: 0xf9b2f7fb
    f0cc:	strtmi	r4, [r0], -r5, lsl #12
    f0d0:			; <UNDEFINED> instruction: 0xf7fb4629
    f0d4:	strmi	pc, [r3], -r1, lsl #20
    f0d8:	ldrmi	r4, [sp], -r8, lsr #12
    f0dc:	stmib	sl, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    f0e0:			; <UNDEFINED> instruction: 0xf7f34620
    f0e4:	blx	fed8980c <__assert_fail@plt+0xfed86c78>
    f0e8:	stmdbeq	r0, {r0, r2, r7, ip, sp, lr, pc}^
    f0ec:	svclt	0x0000bd38
    f0f0:	andeq	ip, r0, lr, asr #27
    f0f4:	cfldr32mi	mvfx11, [sl, #-448]	; 0xfffffe40
    f0f8:	stmdavs	ip!, {r0, r2, r3, r4, r5, r6, sl, lr}
    f0fc:	teqlt	r4, r0, lsl r9
    f100:	ldcllt	6, cr4, [r0, #-128]!	; 0xffffff80
    f104:			; <UNDEFINED> instruction: 0xf7f34620
    f108:	movwcs	lr, #2486	; 0x9b6
    f10c:			; <UNDEFINED> instruction: 0xf7ff602b
    f110:	ldmdbmi	r4, {r0, r2, r3, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    f114:	ldrbtmi	r2, [r9], #-512	; 0xfffffe00
    f118:			; <UNDEFINED> instruction: 0xf7fb4605
    f11c:			; <UNDEFINED> instruction: 0x2100fbb5
    f120:			; <UNDEFINED> instruction: 0xf7f34604
    f124:			; <UNDEFINED> instruction: 0xb198ebfa
    f128:	strtmi	r4, [r8], -pc, lsl #28
    f12c:	andcs	r4, r0, #245760	; 0x3c000
    f130:	ldrbtmi	r4, [r9], #-1150	; 0xfffffb82
    f134:			; <UNDEFINED> instruction: 0xf7fb6034
    f138:	smlatbcs	r0, r7, fp, pc	; <UNPREDICTABLE>
    f13c:			; <UNDEFINED> instruction: 0xf7f34604
    f140:			; <UNDEFINED> instruction: 0xb128ebec
    f144:			; <UNDEFINED> instruction: 0xf7f34620
    f148:	ldmdavs	r4!, {r1, r2, r4, r7, r8, fp, sp, lr, pc}
    f14c:	ldcllt	6, cr4, [r0, #-128]!	; 0xffffff80
    f150:	ldrbtmi	r4, [sp], #-3335	; 0xfffff2f9
    f154:			; <UNDEFINED> instruction: 0xf7f36828
    f158:	eorvs	lr, ip, lr, lsl #19
    f15c:	svclt	0x0000e7d0
    f160:	strdeq	r0, [r2], -ip
    f164:	andeq	ip, r0, sl, lsl #27
    f168:	andeq	r0, r2, r4, asr #3
    f16c:	andeq	ip, r0, sl, ror sp
    f170:	andeq	r0, r2, r2, lsr #3
    f174:	stmdavc	r4, {r3, r4, r5, r8, sl, ip, sp, pc}
    f178:	strmi	fp, [r5], -ip, asr #2
    f17c:	bl	24d150 <__assert_fail@plt+0x24a5bc>
    f180:			; <UNDEFINED> instruction: 0xf8104428
    f184:	blcs	bde190 <__assert_fail@plt+0xbdb5fc>
    f188:	strcs	fp, [r0], #-3864	; 0xfffff0e8
    f18c:	strtmi	sp, [r0], -r1
    f190:			; <UNDEFINED> instruction: 0x4628bd38
    f194:	bl	feecd168 <__assert_fail@plt+0xfeeca5d4>
    f198:			; <UNDEFINED> instruction: 0xf7f34604
    f19c:			; <UNDEFINED> instruction: 0x1e43eafa
    f1a0:	addsmi	r4, ip, #587202560	; 0x23000000
    f1a4:	stmdane	r3!, {r0, r1, r4, r5, r6, r7, r9, ip, lr, pc}
    f1a8:	stfnee	f2, [r0], #-0
    f1ac:	addmi	lr, r3, #2
    f1b0:	rscle	r7, ip, r9, lsl r0
    f1b4:	stccs	8, cr15, [r1, #-76]	; 0xffffffb4
    f1b8:	rscsle	r2, r8, pc, lsr #20
    f1bc:	ldclt	6, cr4, [r8, #-128]!	; 0xffffff80
    f1c0:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
    f1c4:	svclt	0x00004770
    f1c8:	ldrdeq	ip, [r0], -r2
    f1cc:	ldrlt	r4, [r0, #-2064]	; 0xfffff7f0
    f1d0:			; <UNDEFINED> instruction: 0xf7f34478
    f1d4:	asrslt	lr, r0, sl
    f1d8:	strmi	r7, [r4], -r3, lsl #16
    f1dc:			; <UNDEFINED> instruction: 0x4c0db91b
    f1e0:			; <UNDEFINED> instruction: 0x4620447c
    f1e4:			; <UNDEFINED> instruction: 0xf7ffbd10
    f1e8:	stmdacs	r0, {r0, r2, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    f1ec:			; <UNDEFINED> instruction: 0x4604bf18
    f1f0:			; <UNDEFINED> instruction: 0xf7ff4620
    f1f4:	stmdacs	r0, {r0, r5, r6, r8, r9, sl, fp, ip, sp, lr, pc}
    f1f8:	blmi	2039cc <__assert_fail@plt+0x200e38>
    f1fc:	strtmi	r2, [r0], -r1, lsl #4
    f200:	tstvc	sl, fp, ror r4
    f204:	stcmi	13, cr11, [r5], {16}
    f208:			; <UNDEFINED> instruction: 0x4620447c
    f20c:	svclt	0x0000bd10
    f210:	andeq	ip, r0, ip, ror #25
    f214:			; <UNDEFINED> instruction: 0x0000ccb4
    f218:	strdeq	r0, [r2], -r4
    f21c:	andeq	ip, r0, ip, lsl #25
    f220:	tstlt	r0, r0, ror r5
    f224:	strmi	r7, [r4], -r3, lsl #16
    f228:			; <UNDEFINED> instruction: 0xf7ffb99b
    f22c:	strcs	pc, [r0, #-4047]	; 0xfffff031
    f230:	cfmadd32mi	mvax0, mvfx4, mvfx15, mvfx4
    f234:	ldmvs	r0!, {r1, r2, r3, r4, r5, r6, sl, lr}
    f238:	ldmdb	ip, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    f23c:	tstcs	r0, r0, lsr #12
    f240:			; <UNDEFINED> instruction: 0xf8f6f7fb
    f244:	strtmi	r4, [r8], -r3, lsl #12
    f248:	pop	{r0, r1, r4, r5, r7, sp, lr}
    f24c:			; <UNDEFINED> instruction: 0xf7f34070
    f250:			; <UNDEFINED> instruction: 0xf7ffb90f
    f254:	cdpne	15, 0, cr15, cr5, cr15, {4}
    f258:	qadd16mi	fp, ip, r8
    f25c:			; <UNDEFINED> instruction: 0xf7ff4620
    f260:	stmdacs	r0, {r0, r1, r3, r5, r8, r9, sl, fp, ip, sp, lr, pc}
    f264:	blmi	103a00 <__assert_fail@plt+0x100e6c>
    f268:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    f26c:			; <UNDEFINED> instruction: 0xe7e0711a
    f270:	andeq	r0, r2, r0, asr #1
    f274:	andeq	r0, r2, sl, lsl #1
    f278:	cfstr32mi	mvfx11, [r7, #-224]	; 0xffffff20
    f27c:	stmiavs	ip!, {r0, r2, r3, r4, r5, r6, sl, lr}
    f280:	strtmi	fp, [r0], -ip, lsl #2
    f284:			; <UNDEFINED> instruction: 0xf7ffbd38
    f288:	strtmi	pc, [r1], -r1, lsr #31
    f28c:			; <UNDEFINED> instruction: 0xf8d0f7fb
    f290:	adcvs	r4, r8, r4, lsl #12
    f294:	ldclt	6, cr4, [r8, #-128]!	; 0xffffff80
    f298:	andeq	r0, r2, r8, ror r0
    f29c:	ldrbtmi	r4, [fp], #-2819	; 0xfffff4fd
    f2a0:	blx	fec2d708 <__assert_fail@plt+0xfec2ab74>
    f2a4:	stmdbeq	r0, {r7, ip, sp, lr, pc}^
    f2a8:	svclt	0x00004770
    f2ac:	andeq	r0, r2, r6, asr r0
    f2b0:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
    f2b4:	svclt	0x00004770
    f2b8:	andeq	ip, r0, r6, rrx
    f2bc:	blmi	fe8e1d4c <__assert_fail@plt+0xfe8df1b8>
    f2c0:	push	{r1, r3, r4, r5, r6, sl, lr}
    f2c4:	ldrshtlt	r4, [r0], r0
    f2c8:	pkhtbmi	r5, r9, r3, asr #17
    f2cc:	stcmi	6, cr4, [r0, #520]!	; 0x208
    f2d0:			; <UNDEFINED> instruction: 0x932f681b
    f2d4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    f2d8:	andvs	r2, fp, r0, lsl #6
    f2dc:			; <UNDEFINED> instruction: 0xf7ff447d
    f2e0:	ldcmi	15, cr15, [ip], {203}	; 0xcb
    f2e4:	rsbshi	pc, r0, #14614528	; 0xdf0000
    f2e8:	ldrbtmi	sl, [ip], #-3619	; 0xfffff1dd
    f2ec:	ldrbtmi	sl, [r8], #3844	; 0xf04
    f2f0:			; <UNDEFINED> instruction: 0xf7f33504
    f2f4:	strbmi	lr, [r2], -r4, ror #16
    f2f8:	strtmi	r2, [r3], -pc, lsr #2
    f2fc:	ldrtmi	r9, [r0], -r0
    f300:	bl	94d2d4 <__assert_fail@plt+0x94a740>
    f304:			; <UNDEFINED> instruction: 0x4631463a
    f308:			; <UNDEFINED> instruction: 0xf7f32003
    f30c:	stmdblt	r8!, {r1, r3, r5, r6, r7, r8, r9, fp, sp, lr, pc}
    f310:			; <UNDEFINED> instruction: 0xf4039b08
    f314:			; <UNDEFINED> instruction: 0xf5b34370
    f318:	andsle	r4, sp, r0, lsl #31
    f31c:	blmi	14d478 <__assert_fail@plt+0x14a8e4>
    f320:	mvnle	r2, r0, lsl #24
    f324:	ldrdcc	pc, [r0], -r9
    f328:	movweq	pc, #8259	; 0x2043	; <UNPREDICTABLE>
    f32c:	orreq	pc, r0, #67	; 0x43
    f330:	andcc	pc, r0, r9, asr #17
    f334:			; <UNDEFINED> instruction: 0xffa0f7ff
    f338:	b	ffa4d30c <__assert_fail@plt+0xffa4a778>
    f33c:	bmi	fe1e0b54 <__assert_fail@plt+0xfe1ddfc0>
    f340:	ldrbtmi	r4, [sl], #-2946	; 0xfffff47e
    f344:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    f348:	subsmi	r9, sl, pc, lsr #22
    f34c:	rschi	pc, r7, r0, asr #32
    f350:	eorslt	r4, r0, r0, lsr #12
    f354:			; <UNDEFINED> instruction: 0x87f0e8bd
    f358:			; <UNDEFINED> instruction: 0xf7f39c0a
    f35c:	addmi	lr, r4, #48, 16	; 0x300000
    f360:			; <UNDEFINED> instruction: 0xf8d9d008
    f364:			; <UNDEFINED> instruction: 0xf0433000
    f368:			; <UNDEFINED> instruction: 0xf8c90304
    f36c:			; <UNDEFINED> instruction: 0xf1ba3000
    f370:	sbcsle	r0, fp, r0, lsl #30
    f374:			; <UNDEFINED> instruction: 0xf7f34630
    f378:	vstrne	s29, [r3, #48]	; 0x30
    f37c:	stmdble	r4, {r1, r2, r3, r5, r8, r9, fp, sp}
    f380:	ldrdcc	pc, [r0], -r9
    f384:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
    f388:	ldmdbmi	r5!, {r4, r6, r7, r8, r9, sl, sp, lr, pc}^
    f38c:	msreq	CPSR_fsxc, #192, 2	; 0x30
    f390:	ldrtmi	r2, [r0], #-519	; 0xfffffdf9
    f394:			; <UNDEFINED> instruction: 0xf7f34479
    f398:	ldrtmi	lr, [sl], -ip, lsl #18
    f39c:	andcs	r4, r3, r1, lsr r6
    f3a0:	bl	fe7cd374 <__assert_fail@plt+0xfe7ca7e0>
    f3a4:	cmple	r6, r0, lsl #16
    f3a8:			; <UNDEFINED> instruction: 0xf4039b08
    f3ac:			; <UNDEFINED> instruction: 0xf5b34370
    f3b0:	rsble	r4, sl, r0, lsl #31
    f3b4:	ldrdcc	pc, [r0], -r9
    f3b8:	movweq	pc, #16451	; 0x4043	; <UNPREDICTABLE>
    f3bc:	andcc	pc, r0, r9, asr #17
    f3c0:	svceq	0x0000f1ba
    f3c4:	blmi	1a03694 <__assert_fail@plt+0x1a00b00>
    f3c8:	ldmdbvc	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    f3cc:	subsle	r2, r2, r0, lsl #22
    f3d0:	ldrdcc	pc, [r0], -r9
    f3d4:			; <UNDEFINED> instruction: 0xf043ac1e
    f3d8:			; <UNDEFINED> instruction: 0xf8c90320
    f3dc:			; <UNDEFINED> instruction: 0xf7ff3000
    f3e0:	andls	pc, r3, fp, asr #30
    f3e4:	ldmib	r4, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    f3e8:	strtmi	r9, [r1], -r3, lsl #20
    f3ec:	andcs	r4, r2, r3, lsl #12
    f3f0:	b	fefcd3c4 <__assert_fail@plt+0xfefca830>
    f3f4:	cmncs	r8, r0, lsr #12
    f3f8:			; <UNDEFINED> instruction: 0xff62f001
    f3fc:	stmdacs	r0, {r0, r2, r9, sl, lr}
    f400:	ldmdbmi	r9, {r1, r2, r3, r4, r5, r7, ip, lr, pc}^
    f404:	movwcs	r4, #1538	; 0x602
    f408:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    f40c:	blx	3cd400 <__assert_fail@plt+0x3ca86c>
    f410:	strtmi	r4, [r8], -r4, lsl #12
    f414:	stmda	lr!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    f418:	subsle	r2, r9, r0, lsl #24
    f41c:			; <UNDEFINED> instruction: 0x4621463a
    f420:			; <UNDEFINED> instruction: 0xf7f32003
    f424:	stmdacs	r0, {r1, r2, r3, r4, r6, r8, r9, fp, sp, lr, pc}
    f428:			; <UNDEFINED> instruction: 0xf7f3d041
    f42c:	stmdavs	r3, {r2, r3, r4, r5, r6, r7, r8, fp, sp, lr, pc}
    f430:	blcs	a0c4c <__assert_fail@plt+0x9e0b8>
    f434:			; <UNDEFINED> instruction: 0xf8d9d053
    f438:			; <UNDEFINED> instruction: 0xf0433000
    f43c:			; <UNDEFINED> instruction: 0xf8c90301
    f440:			; <UNDEFINED> instruction: 0xf1ba3000
    f444:			; <UNDEFINED> instruction: 0xf47f0f00
    f448:	qsub16mi	sl, r0, sl
    f44c:	ldmda	r2, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    f450:	ldrdcc	pc, [r0], -r9
    f454:			; <UNDEFINED> instruction: 0xf7f3e76a
    f458:	stmdavs	r3, {r1, r2, r5, r6, r7, r8, fp, sp, lr, pc}
    f45c:	orrle	r2, pc, r2, lsl #22
    f460:	ldrtmi	r4, [r0], -r2, asr #18
    f464:			; <UNDEFINED> instruction: 0xf7ff4479
    f468:			; <UNDEFINED> instruction: 0xb1b8fbc7
    f46c:	ldrdcc	pc, [r0], -r9
    f470:	tsteq	r0, #67	; 0x43	; <UNPREDICTABLE>
    f474:			; <UNDEFINED> instruction: 0x4630e75a
    f478:	b	124d44c <__assert_fail@plt+0x124a8b8>
    f47c:	stccs	6, cr4, [r0], {4}
    f480:	svcge	0x005df47f
    f484:	ldrdcc	pc, [r0], -r9
    f488:	stcls	7, cr14, [sl], {80}	; 0x50
    f48c:	svc	0x0096f7f2
    f490:	orrle	r4, pc, r4, lsl #5
    f494:	ldreq	r9, [sl], r8, lsl #22
    f498:	ldr	sp, [r4, ip, lsl #3]
    f49c:			; <UNDEFINED> instruction: 0x4631463a
    f4a0:			; <UNDEFINED> instruction: 0xf7f32003
    f4a4:	stmdacs	r0, {r1, r2, r3, r4, r8, r9, fp, sp, lr, pc}
    f4a8:	svcge	0x007ef43f
    f4ac:	blls	249254 <__assert_fail@plt+0x2466c0>
    f4b0:	cmnmi	r0, #50331648	; 0x3000000	; <UNPREDICTABLE>
    f4b4:	svcmi	0x0080f5b3
    f4b8:			; <UNDEFINED> instruction: 0xf8d9d01b
    f4bc:			; <UNDEFINED> instruction: 0xf0433000
    f4c0:			; <UNDEFINED> instruction: 0xf8c90308
    f4c4:			; <UNDEFINED> instruction: 0xf1ba3000
    f4c8:			; <UNDEFINED> instruction: 0xf47f0f00
    f4cc:			; <UNDEFINED> instruction: 0xe7bcaf38
    f4d0:	ldrdcc	pc, [r0], -r9
    f4d4:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
    f4d8:	andcc	pc, r0, r9, asr #17
    f4dc:			; <UNDEFINED> instruction: 0xf1bae726
    f4e0:	andle	r0, pc, r0, lsl #30
    f4e4:	ldrdcc	pc, [r0], -r9
    f4e8:	movteq	pc, #67	; 0x43	; <UNPREDICTABLE>
    f4ec:	andcc	pc, r0, r9, asr #17
    f4f0:	stcls	7, cr14, [sl, #-148]	; 0xffffff6c
    f4f4:	svc	0x0062f7f2
    f4f8:	bicsle	r4, lr, r5, lsl #5
    f4fc:	ldreq	r9, [fp], r8, lsl #22
    f500:			; <UNDEFINED> instruction: 0xe71cd1db
    f504:			; <UNDEFINED> instruction: 0x4620491a
    f508:			; <UNDEFINED> instruction: 0xf7ff4479
    f50c:	hvclt	4021	; 0xfb5
    f510:	ldrdcc	pc, [r0], -r9
    f514:	tsteq	r0, #67	; 0x43	; <UNPREDICTABLE>
    f518:	andcc	pc, r0, r9, asr #17
    f51c:			; <UNDEFINED> instruction: 0xf7f2e795
    f520:			; <UNDEFINED> instruction: 0x463aefd0
    f524:	andcs	r4, r3, r1, lsr r6
    f528:	b	ff6cd4fc <__assert_fail@plt+0xff6ca968>
    f52c:	adcle	r2, r6, r0, lsl #16
    f530:	ldrdcc	pc, [r0], -r9
    f534:	bcs	a95e4 <__assert_fail@plt+0xa6a50>
    f538:			; <UNDEFINED> instruction: 0xf043bf14
    f53c:			; <UNDEFINED> instruction: 0xf0430301
    f540:			; <UNDEFINED> instruction: 0xf8c90340
    f544:	str	r3, [r0, r0]
    f548:	andeq	pc, r1, r4, lsl #20
    f54c:	andeq	r0, r0, r0, lsl #6
    f550:	andeq	pc, r1, ip, ror r8	; <UNPREDICTABLE>
    f554:	strdeq	ip, [r0], -r6
    f558:	ldrdeq	ip, [r0], -sl
    f55c:	andeq	pc, r1, r2, lsl #19
    f560:	andeq	ip, r0, r8, asr fp
    f564:	andeq	pc, r1, ip, lsr #30
    f568:	andeq	ip, r0, sl, asr #21
    f56c:	andeq	sl, r0, r4, lsl #9
    f570:	andeq	sl, r0, r0, ror #7
    f574:	addlt	fp, r2, r0, lsl r5
    f578:	bmi	3e25b8 <__assert_fail@plt+0x3dfa24>
    f57c:	ldrbtmi	r4, [ip], #-2831	; 0xfffff4f1
    f580:	stmiavs	r0!, {r1, r3, r4, r5, r6, sl, lr}^
    f584:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    f588:			; <UNDEFINED> instruction: 0xf04f9301
    f58c:	mrslt	r0, (UNDEF: 120)
    f590:	blmi	2a1dc4 <__assert_fail@plt+0x29f230>
    f594:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    f598:	blls	69608 <__assert_fail@plt+0x66a74>
    f59c:	qaddle	r4, sl, r6
    f5a0:	ldclt	0, cr11, [r0, #-8]
    f5a4:			; <UNDEFINED> instruction: 0xf7ff4669
    f5a8:	rscvs	pc, r0, r9, lsl #29
    f5ac:			; <UNDEFINED> instruction: 0xf7f2e7f0
    f5b0:	svclt	0x0000ef88
    f5b4:	andeq	pc, r1, r6, ror sp	; <UNPREDICTABLE>
    f5b8:	andeq	pc, r1, r4, asr #14
    f5bc:	andeq	r0, r0, r0, lsl #6
    f5c0:	andeq	pc, r1, r0, lsr r7	; <UNPREDICTABLE>
    f5c4:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
    f5c8:	svclt	0x00004770
    f5cc:	andeq	ip, r0, r2, lsl r9
    f5d0:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
    f5d4:	svclt	0x00004770
    f5d8:	andeq	ip, r0, r2, lsl r9
    f5dc:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
    f5e0:	svclt	0x00004770
    f5e4:	andeq	ip, r0, r6, lsl r9
    f5e8:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
    f5ec:	svclt	0x00004770
    f5f0:	andeq	ip, r0, lr, lsr #18
    f5f4:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
    f5f8:	svclt	0x00004770
    f5fc:	andeq	ip, r0, r6, lsr r9
    f600:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
    f604:	svclt	0x00004770
    f608:	andeq	ip, r0, lr, lsr r9
    f60c:	addlt	fp, r2, r0, lsl r5
    f610:	bmi	522664 <__assert_fail@plt+0x51fad0>
    f614:	ldrbtmi	r4, [ip], #-2836	; 0xfffff4ec
    f618:	stmdbvs	r0!, {r1, r3, r4, r5, r6, sl, lr}
    f61c:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    f620:			; <UNDEFINED> instruction: 0xf04f9301
    f624:	mrslt	r0, (UNDEF: 120)
    f628:	blmi	3e1e70 <__assert_fail@plt+0x3df2dc>
    f62c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    f630:	blls	696a0 <__assert_fail@plt+0x66b0c>
    f634:	tstle	r1, sl, asr r0
    f638:	ldclt	0, cr11, [r0, #-8]
    f63c:	smlalttlt	r6, r0, r0, r8
    f640:	andcs	r4, r0, #180224	; 0x2c000
    f644:			; <UNDEFINED> instruction: 0xf7fa4479
    f648:	blmi	2cf0cc <__assert_fail@plt+0x2cc538>
    f64c:	tstvs	r8, fp, ror r4
    f650:	strbtmi	lr, [r9], -sl, ror #15
    f654:	mrc2	7, 1, pc, cr2, cr15, {7}
    f658:	ldrb	r6, [r1, r0, ror #1]!
    f65c:	svc	0x0030f7f2
    f660:	ldrdeq	pc, [r1], -lr
    f664:	andeq	pc, r1, ip, lsr #13
    f668:	andeq	r0, r0, r0, lsl #6
    f66c:	muleq	r1, r8, r6
    f670:	andeq	ip, r0, r0, lsl r9
    f674:	andeq	pc, r1, r8, lsr #25
    f678:	cfstr32mi	mvfx11, [pc], {16}
    f67c:	stmdbvs	r3!, {r2, r3, r4, r5, r6, sl, lr}^
    f680:	stmibvs	r3!, {r0, r1, r3, r5, r8, fp, ip, sp, pc}
    f684:			; <UNDEFINED> instruction: 0xf7f3b96b
    f688:	rorvs	lr, r8, #20
    f68c:	blmi	2fead4 <__assert_fail@plt+0x2fbf40>
    f690:	andmi	pc, sp, #64, 4
    f694:	stmdami	fp, {r1, r3, r8, fp, lr}
    f698:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    f69c:			; <UNDEFINED> instruction: 0xf7fe4478
    f6a0:	blmi	28f0c4 <__assert_fail@plt+0x28c530>
    f6a4:	andmi	pc, lr, #64, 4
    f6a8:	stmdami	r9, {r3, r8, fp, lr}
    f6ac:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    f6b0:			; <UNDEFINED> instruction: 0xf7fe4478
    f6b4:	svclt	0x0000fe7d
    f6b8:	andeq	pc, r1, r8, ror ip	; <UNPREDICTABLE>
    f6bc:	andeq	ip, r0, r0, asr sl
    f6c0:	andeq	ip, r0, r6, asr #17
    f6c4:	ldrdeq	ip, [r0], -ip	; <UNPREDICTABLE>
    f6c8:	andeq	ip, r0, ip, lsr sl
    f6cc:			; <UNDEFINED> instruction: 0x0000c8b2
    f6d0:	andeq	ip, r0, r4, ror #17
    f6d4:	stmdacc	r1, {r3, r8, sl, ip, sp, pc}
    f6d8:	andcs	r4, r1, #162816	; 0x27c00
    f6dc:	cmpvs	sl, fp, ror r4
    f6e0:	vadd.i8	d2, d0, d11
    f6e4:	ldm	pc, {r0, r1, r2, r3, r5, r8, pc}^	; <UNPREDICTABLE>
    f6e8:	andseq	pc, r3, r0, lsl r0	; <UNPREDICTABLE>
    f6ec:	eoreq	r0, sl, r6, lsr #32
    f6f0:	subseq	r0, r0, sp, lsr r0
    f6f4:	rsbseq	r0, r6, r3, rrx
    f6f8:	addseq	r0, fp, r9, lsl #1
    f6fc:	sbceq	r0, r1, lr, lsr #1
    f700:	blmi	fe58f738 <__assert_fail@plt+0xfe58cba4>
    f704:	blvs	ff6208f8 <__assert_fail@plt+0xff61dd64>
    f708:			; <UNDEFINED> instruction: 0xf0002800
    f70c:	stclt	0, cr8, [r8, #-772]	; 0xfffffcfc
    f710:	ldrbtmi	r4, [fp], #-2963	; 0xfffff46d
    f714:	stmdacs	r0, {r3, r4, r6, r7, r8, fp, sp, lr}
    f718:	ldmibvs	fp, {r0, r3, r4, r5, r6, r7, r8, ip, lr, pc}
    f71c:	blcs	20f2c <__assert_fail@plt+0x1e398>
    f720:	mrshi	pc, (UNDEF: 9)	; <UNPREDICTABLE>
    f724:	ldrmi	r4, [r8], -pc, lsl #19
    f728:			; <UNDEFINED> instruction: 0xf7fb4479
    f72c:	blmi	fe3cd9e8 <__assert_fail@plt+0xfe3cae54>
    f730:	bicsvs	r4, r8, fp, ror r4
    f734:	pop	{r3, r8, sl, fp, ip, sp, pc}
    f738:	andcs	r4, r0, r8
    f73c:	blmi	fe308aac <__assert_fail@plt+0xfe305f18>
    f740:	bvs	620934 <__assert_fail@plt+0x61dda0>
    f744:	mvnle	r2, r0, lsl #16
    f748:			; <UNDEFINED> instruction: 0x4602699b
    f74c:			; <UNDEFINED> instruction: 0xf0002b00
    f750:	stmibmi	r7, {r0, r1, r3, r5, r6, r7, pc}
    f754:	ldrbtmi	r4, [r9], #-1560	; 0xfffff9e8
    f758:			; <UNDEFINED> instruction: 0xf896f7fb
    f75c:	ldrbtmi	r4, [fp], #-2949	; 0xfffff47b
    f760:	sfmlt	f6, 4, [r8, #-96]	; 0xffffffa0
    f764:	ldrbtmi	r4, [fp], #-2948	; 0xfffff47c
    f768:	stmdacs	r0, {r3, r4, r6, r9, fp, sp, lr}
    f76c:	ldmibvs	fp, {r0, r1, r2, r3, r6, r7, r8, ip, lr, pc}
    f770:	blcs	20f80 <__assert_fail@plt+0x1e3ec>
    f774:	adchi	pc, r0, r0
    f778:	ldrmi	r4, [r8], -r0, lsl #19
    f77c:			; <UNDEFINED> instruction: 0xf7fb4479
    f780:	blmi	200d994 <__assert_fail@plt+0x200ae00>
    f784:	subsvs	r4, r8, #2063597568	; 0x7b000000
    f788:	blmi	1fbebb0 <__assert_fail@plt+0x1fbc01c>
    f78c:	bvs	fe620980 <__assert_fail@plt+0xfe61ddec>
    f790:			; <UNDEFINED> instruction: 0xd1bc2800
    f794:			; <UNDEFINED> instruction: 0x4602699b
    f798:			; <UNDEFINED> instruction: 0xf0002b00
    f79c:	ldmdbmi	sl!, {r1, r5, r7, pc}^
    f7a0:	ldrbtmi	r4, [r9], #-1560	; 0xfffff9e8
    f7a4:			; <UNDEFINED> instruction: 0xf870f7fb
    f7a8:	ldrbtmi	r4, [fp], #-2936	; 0xfffff488
    f7ac:	sfmlt	f6, 4, [r8, #-608]	; 0xfffffda0
    f7b0:	ldrbtmi	r4, [fp], #-2935	; 0xfffff489
    f7b4:	stmdacs	r0, {r3, r4, r8, r9, fp, sp, lr}
    f7b8:	ldmibvs	fp, {r0, r3, r5, r7, r8, ip, lr, pc}
    f7bc:	blcs	20fcc <__assert_fail@plt+0x1e438>
    f7c0:	addshi	pc, sp, r0
    f7c4:			; <UNDEFINED> instruction: 0x46184973
    f7c8:			; <UNDEFINED> instruction: 0xf7fb4479
    f7cc:	blmi	1ccd948 <__assert_fail@plt+0x1ccadb4>
    f7d0:	tstvs	r8, #2063597568	; 0x7b000000
    f7d4:	blmi	1c7ebfc <__assert_fail@plt+0x1c7c068>
    f7d8:	blvs	16209cc <__assert_fail@plt+0x161de38>
    f7dc:	orrsle	r2, r6, r0, lsl #16
    f7e0:			; <UNDEFINED> instruction: 0x4602699b
    f7e4:			; <UNDEFINED> instruction: 0xf0002b00
    f7e8:	stmdbmi	sp!, {r0, r1, r7, pc}^
    f7ec:	ldrbtmi	r4, [r9], #-1560	; 0xfffff9e8
    f7f0:			; <UNDEFINED> instruction: 0xf84af7fb
    f7f4:	ldrbtmi	r4, [fp], #-2923	; 0xfffff495
    f7f8:	stclt	3, cr6, [r8, #-352]	; 0xfffffea0
    f7fc:	ldrbtmi	r4, [fp], #-2922	; 0xfffff496
    f800:	stmdacs	r0, {r3, r4, r7, r8, r9, fp, sp, lr}
    f804:	ldmibvs	fp, {r0, r1, r7, r8, ip, lr, pc}
    f808:	blcs	21018 <__assert_fail@plt+0x1e484>
    f80c:	stmdbmi	r7!, {r1, r2, r3, r4, r5, r6, ip, lr, pc}^
    f810:	ldrbtmi	r4, [r9], #-1560	; 0xfffff9e8
    f814:			; <UNDEFINED> instruction: 0xf838f7fb
    f818:	ldrbtmi	r4, [fp], #-2917	; 0xfffff49b
    f81c:	stclt	3, cr6, [r8, #-608]	; 0xfffffda0
    f820:	ldrbtmi	r4, [fp], #-2916	; 0xfffff49c
    f824:	stmdacs	r0, {r3, r4, sl, fp, sp, lr}
    f828:	svcge	0x0071f47f
    f82c:			; <UNDEFINED> instruction: 0x4602699b
    f830:	suble	r2, pc, r0, lsl #22
    f834:	ldrmi	r4, [r8], -r0, ror #18
    f838:			; <UNDEFINED> instruction: 0xf7fb4479
    f83c:	blmi	180d8d8 <__assert_fail@plt+0x180ad44>
    f840:	ldrvs	r4, [r8], #-1147	; 0xfffffb85
    f844:	blmi	17bec6c <__assert_fail@plt+0x17bc0d8>
    f848:	cfldrdvs	mvd4, [r8], {123}	; 0x7b
    f84c:			; <UNDEFINED> instruction: 0xf47f2800
    f850:	ldmibvs	fp, {r1, r2, r3, r4, r6, r8, r9, sl, fp, sp, pc}
    f854:	blcs	21064 <__assert_fail@plt+0x1e4d0>
    f858:	ldmdbmi	sl, {r0, r2, r4, r5, ip, lr, pc}^
    f85c:	ldrbtmi	r4, [r9], #-1560	; 0xfffff9e8
    f860:			; <UNDEFINED> instruction: 0xf812f7fb
    f864:	ldrbtmi	r4, [fp], #-2904	; 0xfffff4a8
    f868:	cfstrslt	mvf6, [r8, #-352]	; 0xfffffea0
    f86c:	ldrbtmi	r4, [fp], #-2903	; 0xfffff4a9
    f870:	stmdacs	r0, {r3, r4, r6, r7, r9, fp, sp, lr}
    f874:	svcge	0x004bf47f
    f878:			; <UNDEFINED> instruction: 0x4602699b
    f87c:	ldmdbmi	r4, {r0, r1, r3, r5, r7, r8, ip, sp, pc}^
    f880:	ldrbtmi	r4, [r9], #-1560	; 0xfffff9e8
    f884:			; <UNDEFINED> instruction: 0xf800f7fb
    f888:	ldrbtmi	r4, [fp], #-2898	; 0xfffff4ae
    f88c:	sfmlt	f6, 4, [r8, #-864]	; 0xfffffca0
    f890:			; <UNDEFINED> instruction: 0x4602699b
    f894:	suble	r2, r0, r0, lsl #22
    f898:	ldrmi	r4, [r8], -pc, asr #18
    f89c:			; <UNDEFINED> instruction: 0xf7fa4479
    f8a0:	blmi	13cf874 <__assert_fail@plt+0x13ccce0>
    f8a4:	bicsvs	r4, r8, #2063597568	; 0x7b000000
    f8a8:	stmdbmi	sp, {r3, r8, sl, fp, ip, sp, pc}^
    f8ac:	ldrbtmi	r4, [r9], #-2125	; 0xfffff7b3
    f8b0:			; <UNDEFINED> instruction: 0xf7fa4478
    f8b4:	strb	pc, [r7, r9, ror #31]!	; <UNPREDICTABLE>
    f8b8:	stmdami	ip, {r0, r1, r3, r6, r8, fp, lr}^
    f8bc:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    f8c0:			; <UNDEFINED> instruction: 0xffe2f7fa
    f8c4:	stmdbmi	sl, {r0, r2, r3, r4, r6, r8, r9, sl, sp, lr, pc}^
    f8c8:	ldrbtmi	r4, [r9], #-2122	; 0xfffff7b6
    f8cc:			; <UNDEFINED> instruction: 0xf7fa4478
    f8d0:			; <UNDEFINED> instruction: 0xe7c7ffdb
    f8d4:	stmdami	r9, {r3, r6, r8, fp, lr}^
    f8d8:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    f8dc:			; <UNDEFINED> instruction: 0xffd4f7fa
    f8e0:	stmdbmi	r7, {r0, r2, r3, r5, r7, r8, r9, sl, sp, lr, pc}^
    f8e4:	ldrbtmi	r4, [r9], #-2119	; 0xfffff7b9
    f8e8:			; <UNDEFINED> instruction: 0xf7fa4478
    f8ec:	ldrb	pc, [fp, -sp, asr #31]	; <UNPREDICTABLE>
    f8f0:	stmdami	r6, {r0, r2, r6, r8, fp, lr}^
    f8f4:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    f8f8:			; <UNDEFINED> instruction: 0xffc6f7fa
    f8fc:	stmdbmi	r4, {r1, r3, r4, r5, r6, r8, r9, sl, sp, lr, pc}^
    f900:	ldrbtmi	r4, [r9], #-2116	; 0xfffff7bc
    f904:			; <UNDEFINED> instruction: 0xf7fa4478
    f908:			; <UNDEFINED> instruction: 0xe760ffbf
    f90c:	stmdami	r3, {r1, r6, r8, fp, lr}^
    f910:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    f914:			; <UNDEFINED> instruction: 0xffb8f7fa
    f918:	stmdbmi	r1, {r1, r2, r3, r4, r5, r6, r8, r9, sl, sp, lr, pc}^
    f91c:	ldrbtmi	r4, [r9], #-2113	; 0xfffff7bf
    f920:			; <UNDEFINED> instruction: 0xf7fa4478
    f924:			; <UNDEFINED> instruction: 0xe7bcffb1
    f928:	stmdami	r0, {r0, r1, r2, r3, r4, r5, r8, fp, lr}^
    f92c:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    f930:			; <UNDEFINED> instruction: 0xffaaf7fa
    f934:	ldmdbmi	lr!, {r1, r4, r8, r9, sl, sp, lr, pc}
    f938:	ldrbtmi	r4, [r9], #-2110	; 0xfffff7c2
    f93c:			; <UNDEFINED> instruction: 0xf7fa4478
    f940:	ldrbt	pc, [r4], r3, lsr #31	; <UNPREDICTABLE>
    f944:	vpmin.s8	d20, d0, d28
    f948:	ldmdami	ip!, {r1, r2, r3, r4, r5, r6, r8, lr}
    f94c:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
    f950:			; <UNDEFINED> instruction: 0xf7fe3214
    f954:	svclt	0x0000fd1d
    f958:	andeq	pc, r1, r8, lsl ip	; <UNPREDICTABLE>
    f95c:	strdeq	pc, [r1], -r0
    f960:	andeq	pc, r1, r2, ror #23
    f964:	andeq	ip, r0, r4, lsl #17
    f968:	andeq	pc, r1, r4, asr #23
    f96c:			; <UNDEFINED> instruction: 0x0001fbb4
    f970:	andeq	ip, r0, r6, ror r8
    f974:	muleq	r1, r6, fp
    f978:	andeq	pc, r1, lr, lsl #23
    f97c:	andeq	ip, r0, r0, ror #16
    f980:	andeq	pc, r1, r0, ror fp	; <UNPREDICTABLE>
    f984:	andeq	pc, r1, r8, ror #22
    f988:	andeq	ip, r0, lr, asr #16
    f98c:	andeq	pc, r1, sl, asr #22
    f990:	andeq	pc, r1, r2, asr #22
    f994:	andeq	ip, r0, ip, ror #16
    f998:	andeq	pc, r1, r4, lsr #22
    f99c:	andeq	pc, r1, ip, lsl fp	; <UNPREDICTABLE>
    f9a0:	andeq	ip, r0, r6, ror r8
    f9a4:	strdeq	pc, [r1], -lr
    f9a8:	strdeq	pc, [r1], -r6
    f9ac:	andeq	ip, r0, r6, ror #16
    f9b0:	ldrdeq	pc, [r1], -sl
    f9b4:	ldrdeq	pc, [r1], -r2
    f9b8:	andeq	ip, r0, r8, asr r8
    f9bc:			; <UNDEFINED> instruction: 0x0001fab4
    f9c0:	andeq	pc, r1, ip, lsr #21
    f9c4:	andeq	ip, r0, r2, ror #16
    f9c8:	andeq	pc, r1, lr, lsl #21
    f9cc:	andeq	pc, r1, r6, lsl #21
    f9d0:	muleq	r0, sl, r7
    f9d4:	andeq	pc, r1, sl, ror #20
    f9d8:	andeq	ip, r0, r8, ror #15
    f9dc:	andeq	pc, r1, r0, asr sl	; <UNPREDICTABLE>
    f9e0:	andeq	ip, r0, r6, ror r7
    f9e4:	andeq	ip, r0, r4, lsr r6
    f9e8:	andeq	ip, r0, r8, lsr #14
    f9ec:	andeq	ip, r0, sl, asr #11
    f9f0:	andeq	ip, r0, r6, lsl #16
    f9f4:			; <UNDEFINED> instruction: 0x0000c5bc
    f9f8:	ldrdeq	ip, [r0], -r4
    f9fc:	andeq	ip, r0, lr, lsr #11
    fa00:	andeq	ip, r0, r2, lsr #14
    fa04:	strdeq	ip, [r0], -ip	; <UNPREDICTABLE>
    fa08:	andeq	ip, r0, ip, ror r7
    fa0c:	muleq	r0, r2, r5
    fa10:	andeq	ip, r0, lr, asr #14
    fa14:	andeq	ip, r0, r0, ror #11
    fa18:	andeq	ip, r0, ip, ror #14
    fa1c:	andeq	ip, r0, r6, ror r5
    fa20:	andeq	ip, r0, sl, ror #14
    fa24:	andeq	ip, r0, r8, ror #10
    fa28:	andeq	ip, r0, r4, lsr #13
    fa2c:			; <UNDEFINED> instruction: 0x0000c5b6
    fa30:	andeq	ip, r0, r6, lsl #13
    fa34:	andeq	ip, r0, ip, asr #10
    fa38:	muleq	r0, ip, r7
    fa3c:	andeq	ip, r0, r2, lsl r6
    fa40:			; <UNDEFINED> instruction: 0xf7ff2001
    fa44:	svclt	0x0000bb57
    fa48:	mcrne	4, 2, fp, cr12, cr0, {0}
    fa4c:	msrne	SPSR_fsc, #64, 4
    fa50:	bl	ff119e60 <__assert_fail@plt+0xff1172cc>
    fa54:	svclt	0x00c41444
    fa58:	tstcc	r7, r9, lsl #1
    fa5c:	movwmi	pc, #2819	; 0xb03	; <UNPREDICTABLE>
    fa60:			; <UNDEFINED> instruction: 0xf100bfd8
    fa64:	vqadd.s8	<illegal reg q9.5>, q12, <illegal reg q15.5>
    fa68:	vmov.i32	d21, #6225920	; 0x005f0000
    fa6c:	ldrmi	r1, [sl], #-1259	; 0xfffffb15
    fa70:			; <UNDEFINED> instruction: 0xf64cbfc4
    fa74:			; <UNDEFINED> instruction: 0xf6cc43cd
    fa78:			; <UNDEFINED> instruction: 0xf50243cc
    fa7c:	blx	fe1145ce <__assert_fail@plt+0xfe111a3a>
    fa80:			; <UNDEFINED> instruction: 0xf502c400
    fa84:	svclt	0x00c87239
    fa88:	smlatbcc	r1, r3, fp, pc	; <UNPREDICTABLE>
    fa8c:	movweq	pc, #12544	; 0x3100	; <UNPREDICTABLE>
    fa90:	bl	fe8bf9b8 <__assert_fail@plt+0xfe8bce24>
    fa94:			; <UNDEFINED> instruction: 0x17c102d1
    fa98:	cmnne	r4, r1, asr #23
    fa9c:	eoreq	lr, r0, r0, lsr sl
    faa0:	ldrmi	fp, [r8], -r8, lsr #30
    faa4:			; <UNDEFINED> instruction: 0xf85d3101
    faa8:	addne	r4, r3, r4, lsl #22
    faac:	cmpeq	r1, r1, lsl #22
    fab0:	b	c56dd8 <__assert_fail@plt+0xc54244>
    fab4:	svclt	0x00280121
    fab8:	bl	fe8e12c4 <__assert_fail@plt+0xfe8de730>
    fabc:	ldrmi	r0, [r0], #-161	; 0xffffff5f
    fac0:	svclt	0x00004770
    fac4:	svcmi	0x00f0e92d
    fac8:	ldrbne	pc, [r2], #1440	; 0x5a0	; <UNPREDICTABLE>
    facc:	ldrtvc	pc, [r9], #-1444	; 0xfffffa5c	; <UNPREDICTABLE>
    fad0:	ldrbcc	pc, [r3], -r6, asr #4	; <UNPREDICTABLE>
    fad4:	strcc	pc, [pc], -fp, asr #5
    fad8:	addlt	r4, r5, r5, lsl #12
    fadc:	strmi	pc, [r9, -r5, asr #12]!
    fae0:	streq	pc, [r4], #-2982	; 0xfffff45a
    fae4:	stmdbvc	sl, {r0, r2, r3, r6, r9, ip, sp, lr, pc}
    fae8:	strtmi	pc, [r8], -r5, asr #12
    faec:	strcs	pc, [pc, ip, asr #5]
    faf0:	strcs	pc, [pc], r0, asr #5
    faf4:	stmibeq	r3!, {r6, r7, r9, ip, sp, lr, pc}
    faf8:	stmdane	sp!, {r6, r9, ip, sp, lr, pc}^
    fafc:	andne	lr, r1, #3358720	; 0x334000
    fb00:	beq	934714 <__assert_fail@plt+0x931b80>
    fb04:	strcc	lr, [r1], #-0
    fb08:	strtmi	r2, [r0], -r1, lsl #4
    fb0c:			; <UNDEFINED> instruction: 0xf7ff4611
    fb10:	blx	20f986 <__assert_fail@plt+0x20cdf2>
    fb14:			; <UNDEFINED> instruction: 0xf004f304
    fb18:	bl	fed9032c <__assert_fail@plt+0xfed8d798>
    fb1c:	bl	fe9539f0 <__assert_fail@plt+0xfe950e5c>
    fb20:	movwle	r0, #20480	; 0x5000
    fb24:	svcne	0x0033ebb9
    fb28:	vrecps.f32	d27, d0, d24
    fb2c:	movwle	r1, #17261	; 0x436d
    fb30:	svclt	0x000c2a00
    fb34:			; <UNDEFINED> instruction: 0x73b7f44f
    fb38:	addsmi	r4, r8, #70254592	; 0x4300000
    fb3c:			; <UNDEFINED> instruction: 0xf640dce3
    fb40:	vmlal.s<illegal width 8>	q8, d8, d3[0]
    fb44:	strbne	r4, [r3, r1, lsr #4]
    fb48:	ldmdbpl	pc, {r3, r6, r9, ip, sp, lr, pc}	; <UNPREDICTABLE>
    fb4c:	andne	pc, r0, #133120	; 0x20800
    fb50:	stmibne	fp!, {r0, r2, r6, r7, r9, ip, sp, lr, pc}^
    fb54:	bl	ff0e0b9c <__assert_fail@plt+0xff0de008>
    fb58:	movwcc	r1, #4896	; 0x1320
    fb5c:	strcs	pc, [r4], -r9, lsr #23
    fb60:	bleq	8bf74 <__assert_fail@plt+0x893e0>
    fb64:			; <UNDEFINED> instruction: 0xf0042364
    fb68:	ldmdbeq	r7!, {r0, r1, fp}^
    fb6c:	blx	d234e <__assert_fail@plt+0xcf7ba>
    fb70:	vst1.8	{d20}, [pc :64], r7
    fb74:	blx	eca9e <__assert_fail@plt+0xe9f0a>
    fb78:			; <UNDEFINED> instruction: 0xf10b4616
    fb7c:	andcs	r3, r1, #1044480	; 0xff000
    fb80:	ldrbmi	r4, [r1], -r0, lsr #12
    fb84:			; <UNDEFINED> instruction: 0xff60f7ff
    fb88:	mvnscc	pc, #-2147483646	; 0x80000002
    fb8c:	blcs	2d6434 <__assert_fail@plt+0x2d38a0>
    fb90:	ldm	pc, {r1, r2, r5, r6, fp, ip, lr, pc}^	; <UNPREDICTABLE>
    fb94:	blmi	1cbba8 <__assert_fail@plt+0x1c9014>
    fb98:	svceq	0x00060f06
    fb9c:	streq	r0, [pc], -r6, lsl #12
    fba0:	andscs	r0, pc, #15728640	; 0xf00000
    fba4:	sfmle	f4, 4, [r8, #-576]	; 0xfffffdc0
    fba8:	svceq	0x000df1bb
    fbac:			; <UNDEFINED> instruction: 0xf10bd050
    fbb0:	strb	r0, [r2, r1, lsl #22]!
    fbb4:	addsmi	r2, r0, #-536870911	; 0xe0000001
    fbb8:	strdcc	sp, [r1], -r6
    fbbc:	lfmle	f4, 4, [pc, #-576]!	; f984 <__assert_fail@plt+0xcdf0>
    fbc0:	svceq	0x000df1bb
    fbc4:	svclt	0x000146da
    fbc8:	beq	8bd0c <__assert_fail@plt+0x89178>
    fbcc:	ldrbmi	r4, [r0], -r2, lsr #12
    fbd0:	cmple	r2, r4, asr r4
    fbd4:	ldrpl	pc, [pc], -r8, asr #4
    fbd8:	strbtne	pc, [fp], r5, asr #5	; <UNPREDICTABLE>
    fbdc:	blx	fe1b67ea <__assert_fail@plt+0xfe1b3c56>
    fbe0:	andsvs	r1, ip, r2, lsl #14
    fbe4:	stmdbls	r2, {r0, r1, r4, r6, r7, r8, r9, sl, ip}
    fbe8:	strbtne	pc, [sp], -r0, asr #4	; <UNPREDICTABLE>
    fbec:	ldrpl	pc, [r4], #-2822	; 0xfffff4fa
    fbf0:	andge	pc, r0, r1, asr #17
    fbf4:	cmnne	r7, #199680	; 0x30c00
    fbf8:	movwcc	r9, #7427	; 0x1d03
    fbfc:	b	c96f48 <__assert_fail@plt+0xc943b4>
    fc00:	svclt	0x00280222
    fc04:	bl	e1434 <__assert_fail@plt+0xde8a0>
    fc08:	eorvs	r0, r8, r3, asr #6
    fc0c:			; <UNDEFINED> instruction: 0xf5a41cd9
    fc10:	b	cd3f60 <__assert_fail@plt+0xcd13cc>
    fc14:	svclt	0x00280323
    fc18:	addsne	r4, r2, fp, lsl #12
    fc1c:	eorsvc	pc, r9, r0, lsr #11
    fc20:			; <UNDEFINED> instruction: 0x03a3eba2
    fc24:	andlt	r1, r5, r0, asr #21
    fc28:	svchi	0x00f0e8bd
    fc2c:	cmplt	lr, r7, asr r9
    fc30:	addsmi	r2, r0, #28, 4	; 0xc0000001
    fc34:			; <UNDEFINED> instruction: 0x3001dcbb
    fc38:	sfmle	f4, 4, [ip], {144}	; 0x90
    fc3c:	beq	cbd80 <__assert_fail@plt+0xc91ec>
    fc40:	strb	r1, [r7, r2, ror #28]
    fc44:	svceq	0x0000f1b8
    fc48:	andscs	fp, sp, #12, 30	; 0x30
    fc4c:			; <UNDEFINED> instruction: 0xe7f0221c
    fc50:	movwcs	r3, #5121	; 0x1401
    fc54:			; <UNDEFINED> instruction: 0xf04fe782
    fc58:	vmulne.f32	s1, s4, s6
    fc5c:	ldr	r2, [r9, r1]!
    fc60:	vpmax.s8	d20, d0, d3
    fc64:	stmdami	r3, {r0, r1, r4, r8, ip, sp}
    fc68:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
    fc6c:	blx	fe44dc6e <__assert_fail@plt+0xfe44b0da>
    fc70:	andeq	ip, r0, r8, lsl r6
    fc74:	andeq	ip, r0, r6, lsr #9
    fc78:	mrseq	pc, (UNDEF: 24)	; <UNPREDICTABLE>
    fc7c:			; <UNDEFINED> instruction: 0xf8104602
    fc80:	blcc	c1e88c <__assert_fail@plt+0xc1bcf8>
    fc84:	stmdale	r7!, {r0, r3, r8, r9, fp, sp}
    fc88:	mvnsle	r4, r8, lsl #5
    fc8c:	blcs	152dca0 <__assert_fail@plt+0x152b10c>
    fc90:	ldrlt	sp, [r0, #-290]	; 0xfffffede
    fc94:			; <UNDEFINED> instruction: 0xf1021c93
    fc98:	ldrmi	r0, [r8], -r8, lsl #8
    fc9c:	stmdavc	r1, {r0, r8, r9, ip, sp}
    fca0:	stmdbcs	r9, {r4, r5, r8, fp, ip, sp}
    fca4:	addsmi	sp, ip, #28, 16	; 0x1c0000
    fca8:	bvc	54448c <__assert_fail@plt+0x5418f8>
    fcac:	svclt	0x00082c5a
    fcb0:	orrslt	r7, ip, r4, lsl #17
    fcb4:	strle	r0, [r6], #-1570	; 0xfffff9de
    fcb8:	stcl	7, cr15, [r0, #-968]	; 0xfffffc38
    fcbc:			; <UNDEFINED> instruction: 0xf8336803
    fcc0:	ldreq	r3, [fp], #20
    fcc4:	cfstrscs	mvf13, [ip], #-40	; 0xffffffd8
    fcc8:	ldccs	15, cr11, [sl], #-96	; 0xffffffa0
    fccc:	strcs	fp, [r1], #-3860	; 0xfffff0ec
    fcd0:			; <UNDEFINED> instruction: 0xf0842400
    fcd4:	ldclt	0, cr0, [r0, #-4]
    fcd8:	ldrbmi	r2, [r0, -r0]!
    fcdc:	ldclt	0, cr2, [r0, #-4]
    fce0:	ldclt	0, cr2, [r0, #-0]
    fce4:			; <UNDEFINED> instruction: 0xf8101d02
    fce8:	blcc	c1e8f4 <__assert_fail@plt+0xc1bd60>
    fcec:	vqdmulh.s<illegal width 8>	d2, d0, d9
    fcf0:	addsmi	r8, r0, #131	; 0x83
    fcf4:	stmdavc	r3, {r0, r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    fcf8:	cmnle	sp, sp, lsr #22
    fcfc:	blcc	c2de10 <__assert_fail@plt+0xc2b27c>
    fd00:	bcs	27c870 <__assert_fail@plt+0x279cdc>
    fd04:	ldrtlt	sp, [r0], #-2168	; 0xfffff788
    fd08:	bcc	c2df18 <__assert_fail@plt+0xc2b384>
    fd0c:	sfmcs	f3, 1, [r9], {212}	; 0xd4
    fd10:	stmiavc	r4, {r2, r4, r5, r6, fp, ip, lr, pc}^
    fd14:	cmnle	r1, sp, lsr #24
    fd18:	blx	118d4a <__assert_fail@plt+0x1161b6>
    fd1c:	blcc	58930 <__assert_fail@plt+0x55d9c>
    fd20:	stmdale	fp!, {r0, r1, r3, r8, r9, fp, sp}^
    fd24:	blcc	c2e138 <__assert_fail@plt+0xc2b5a4>
    fd28:	bcs	27c898 <__assert_fail@plt+0x279d04>
    fd2c:	stmdbvc	r2, {r1, r2, r5, r6, fp, ip, lr, pc}^
    fd30:	sbcslt	r3, r5, #48, 20	; 0x30000
    fd34:	stmdale	r1!, {r0, r3, r8, sl, fp, sp}^
    fd38:	movwcs	pc, #15108	; 0x3b04	; <UNPREDICTABLE>
    fd3c:	blcs	79e948 <__assert_fail@plt+0x79bdb4>
    fd40:	stmibvc	r2, {r2, r3, r4, r6, fp, ip, lr, pc}
    fd44:	msreq	CPSR_fs, #-2147483608	; 0x80000028
    fd48:			; <UNDEFINED> instruction: 0xf383fab3
    fd4c:	bcs	122c0 <__assert_fail@plt+0xf72c>
    fd50:	movwcs	fp, #7944	; 0x1f08
    fd54:	cmple	r4, r0, lsl #22
    fd58:	svclt	0x00182a20
    fd5c:	cmple	sp, r9, lsl #20
    fd60:	cmple	lr, r0, lsl #18
    fd64:	blcs	26e478 <__assert_fail@plt+0x26b8e4>
    fd68:	blcs	83f9d0 <__assert_fail@plt+0x83ce3c>
    fd6c:	blcc	c43e98 <__assert_fail@plt+0xc41304>
    fd70:	bcs	27c8e0 <__assert_fail@plt+0x279d4c>
    fd74:	bvc	c5e84 <__assert_fail@plt+0xc32f0>
    fd78:	sbcslt	r3, r4, #48, 20	; 0x30000
    fd7c:	ldmdale	sp!, {r0, r3, sl, fp, sp}
    fd80:	blx	118db2 <__assert_fail@plt+0x11621e>
    fd84:	blcs	5d8998 <__assert_fail@plt+0x5d5e04>
    fd88:	bvc	1106e70 <__assert_fail@plt+0x11042dc>
    fd8c:	eorsle	r2, r8, r0, lsl #22
    fd90:	eorsle	r2, r6, ip, lsr #22
    fd94:	teqle	r1, sl, lsr fp
    fd98:	blcc	c2e7ac <__assert_fail@plt+0xc2bc18>
    fd9c:	bcs	27c90c <__assert_fail@plt+0x279d78>
    fda0:	bvc	ff0c5e58 <__assert_fail@plt+0xff0c32c4>
    fda4:	sbcslt	r3, r1, #48, 20	; 0x30000
    fda8:	stmdale	r7!, {r0, r3, r8, fp, sp}
    fdac:	movwcs	pc, #15108	; 0x3b04	; <UNPREDICTABLE>
    fdb0:			; <UNDEFINED> instruction: 0xdc232b3b
    fdb4:			; <UNDEFINED> instruction: 0xb3227b02
    fdb8:	msreq	CPSR_fs, r2, lsr #3
    fdbc:	cmpmi	fp, fp, asr #4
    fdc0:	bcs	ebe5b4 <__assert_fail@plt+0xebba20>
    fdc4:	blvc	10c4234 <__assert_fail@plt+0x10c16a0>
    fdc8:	sbcslt	r3, r1, #48, 20	; 0x30000
    fdcc:	ldmdale	r5, {r0, r3, r8, fp, sp}
    fdd0:	ldmdbcc	r0!, {r0, r7, r8, r9, fp, ip, sp, lr}
    fdd4:	sfmcs	f3, 1, [r9, #-820]	; 0xfffffccc
    fdd8:	blx	145e22 <__assert_fail@plt+0x14328e>
    fddc:	bcs	f145ec <__assert_fail@plt+0xf11a58>
    fde0:	blvc	ff046e18 <__assert_fail@plt+0xff044284>
    fde4:	svceq	0x00dff010
    fde8:	stmdacs	ip!, {r0, r1, r3, ip, lr, pc}
    fdec:			; <UNDEFINED> instruction: 0xf1a0d009
    fdf0:	subsmi	r0, r8, #603979776	; 0x24000000
    fdf4:	and	r4, r2, r8, asr r1
    fdf8:	ldrbmi	r2, [r0, -r0]!
    fdfc:	ldclt	0, cr2, [r0], #-0
    fe00:	andcs	r4, r1, r0, ror r7
    fe04:	svclt	0x0000e7fb
    fe08:	mrseq	pc, (UNDEF: 24)	; <UNPREDICTABLE>
    fe0c:	andcc	r4, r1, r2, lsl #12
    fe10:	blcc	c2de64 <__assert_fail@plt+0xc2b2d0>
    fe14:	stmdale	pc, {r0, r3, r8, r9, fp, sp}	; <UNPREDICTABLE>
    fe18:	mvnsle	r4, r8, lsl #5
    fe1c:	blcs	152de30 <__assert_fail@plt+0x152b29c>
    fe20:	andcc	sp, r7, #-2147483646	; 0x80000002
    fe24:			; <UNDEFINED> instruction: 0xf8114601
    fe28:	blcc	c1fa34 <__assert_fail@plt+0xc1cea0>
    fe2c:	stmdale	r3, {r0, r3, r8, r9, fp, sp}
    fe30:	mvnsle	r4, sl, lsl #5
    fe34:	ldrbmi	r2, [r0, -r0]!
    fe38:	ldrbmi	r2, [r0, -r1, lsr #1]!
    fe3c:	andcs	fp, r0, r8, lsl #10
    fe40:	bl	44de10 <__assert_fail@plt+0x44b27c>
    fe44:	andle	r1, sp, r3, asr #24
    fe48:	ldrbtmi	r4, [sl], #-2568	; 0xfffff5f8
    fe4c:	cmplt	r3, r3, lsl r8
    fe50:	blcs	69fa0 <__assert_fail@plt+0x6740c>
    fe54:	ldrmi	fp, [r0], -r8, lsl #30
    fe58:	blcs	c3e6c <__assert_fail@plt+0xc12d8>
    fe5c:	stmne	r0, {r2, r3, r8, r9, sl, fp, ip, sp, pc}
    fe60:	vstrlt	s2, [r8, #-512]	; 0xfffffe00
    fe64:	ldrbtmi	r4, [r8], #-2050	; 0xfffff7fe
    fe68:			; <UNDEFINED> instruction: 0xf950f7fe
    fe6c:	strdeq	pc, [r1], -r2
    fe70:	andeq	ip, r0, r2, asr #5
    fe74:	blt	94de44 <__assert_fail@plt+0x94b2b0>
    fe78:	blmi	7226ec <__assert_fail@plt+0x71fb58>
    fe7c:	ldrblt	r4, [r0, #-1146]!	; 0xfffffb86
    fe80:	ldmpl	r3, {r2, r4, r7, ip, sp, pc}^
    fe84:	ldmdavs	fp, {r0, r2, r9, sl, lr}
    fe88:			; <UNDEFINED> instruction: 0xf04f9313
    fe8c:			; <UNDEFINED> instruction: 0xf7ff0300
    fe90:	stmdbge	r8, {r0, r2, r4, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    fe94:	stmdage	r7, {r0, r1, r9, sl, lr}
    fe98:			; <UNDEFINED> instruction: 0xf7f29307
    fe9c:			; <UNDEFINED> instruction: 0x4604ea14
    fea0:	stmdavs	r6, {r3, r5, r6, r7, r8, ip, sp, pc}
    fea4:	stmdbvs	r3!, {r3, r5, r9, sl, lr}^
    fea8:	bmi	4582f0 <__assert_fail@plt+0x45575c>
    feac:	vmax.s8	d9, d3, d4
    feb0:	stmdavs	r5!, {r2, r3, r5, r6, r8, r9, ip, sp, lr}^
    feb4:	strls	r4, [r3, #-1146]	; 0xfffffb86
    feb8:	strls	r6, [r2, #-2213]	; 0xfffff75b
    febc:	strls	r6, [r1, #-2277]	; 0xfffff71b
    fec0:	strcc	r6, [r1], #-2340	; 0xfffff6dc
    fec4:			; <UNDEFINED> instruction: 0xf7f29400
    fec8:	bmi	2cb3d8 <__assert_fail@plt+0x2c8844>
    fecc:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
    fed0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    fed4:	subsmi	r9, sl, r3, lsl fp
    fed8:	andslt	sp, r4, r3, lsl #2
    fedc:	eorvc	fp, r8, r0, ror sp
    fee0:			; <UNDEFINED> instruction: 0xf7f2e7f3
    fee4:	svclt	0x0000eaee
    fee8:	andeq	lr, r1, r8, asr #28
    feec:	andeq	r0, r0, r0, lsl #6
    fef0:	andeq	ip, r0, r4, lsl #5
    fef4:	strdeq	lr, [r1], -r6
    fef8:			; <UNDEFINED> instruction: 0x4604b538
    fefc:	strmi	r2, [sp], -r0
    ff00:	b	fec4ded0 <__assert_fail@plt+0xfec4b33c>
    ff04:	svclt	0x001842a0
    ff08:	svccc	0x00fff1b4
    ff0c:	blmi	3c4328 <__assert_fail@plt+0x3c1794>
    ff10:	ldrbtmi	r2, [fp], #-512	; 0xfffffe00
    ff14:	andcs	lr, r0, #3194880	; 0x30c000
    ff18:			; <UNDEFINED> instruction: 0xb12dbd38
    ff1c:	andcs	r4, r1, #11264	; 0x2c00
    ff20:	stmib	r3, {r0, r1, r3, r4, r5, r6, sl, lr}^
    ff24:	cfldrslt	mvf2, [r8, #-0]
    ff28:	ble	1a09b0 <__assert_fail@plt+0x19de1c>
    ff2c:	bne	922b54 <__assert_fail@plt+0x91ffc0>
    ff30:	ldrbtmi	r2, [fp], #-514	; 0xfffffdfe
    ff34:	strcs	lr, [r0], #-2499	; 0xfffff63d
    ff38:	blmi	1bf420 <__assert_fail@plt+0x1bc88c>
    ff3c:	andcs	r1, r3, #4, 22	; 0x1000
    ff40:	stmib	r3, {r0, r1, r3, r4, r5, r6, sl, lr}^
    ff44:	cfldrslt	mvf2, [r8, #-0]
    ff48:	andeq	pc, r1, sl, lsr #8
    ff4c:	andeq	pc, r1, ip, lsl r4	; <UNPREDICTABLE>
    ff50:	andeq	pc, r1, sl, lsl #8
    ff54:	strdeq	pc, [r1], -ip
    ff58:	ldrbtmi	r4, [fp], #-2817	; 0xfffff4ff
    ff5c:			; <UNDEFINED> instruction: 0x47706818
    ff60:	andeq	pc, r1, r2, ror #7
    ff64:	svclt	0x006af7ff
    ff68:	blmi	e62850 <__assert_fail@plt+0xe5fcbc>
    ff6c:	ldrblt	r4, [r0, #-1146]!	; 0xfffffb86
    ff70:	ldmpl	r3, {r2, r3, r7, ip, sp, pc}^
    ff74:	ldmdavs	fp, {r2, r9, sl, lr}
    ff78:			; <UNDEFINED> instruction: 0xf04f930b
    ff7c:			; <UNDEFINED> instruction: 0xf7f20300
    ff80:	stmdacs	sl, {r3, sl, fp, sp, lr, pc}
    ff84:	stmdbvc	r3!, {r1, r8, ip, lr, pc}
    ff88:	andle	r2, sl, sp, lsr #22
    ff8c:	bmi	c57f94 <__assert_fail@plt+0xc55400>
    ff90:	ldrbtmi	r4, [sl], #-2863	; 0xfffff4d1
    ff94:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    ff98:	subsmi	r9, sl, fp, lsl #22
    ff9c:	andlt	sp, ip, r4, asr r1
    ffa0:	stmibvc	r3!, {r4, r5, r6, r8, sl, fp, ip, sp, pc}^
    ffa4:	mvnsle	r2, sp, lsr #22
    ffa8:	stclne	14, cr1, [r1], #392	; 0x188
    ffac:	svccc	0x0001f812
    ffb0:	blcs	25ec78 <__assert_fail@plt+0x25c0e4>
    ffb4:	addmi	sp, sl, #15335424	; 0xea0000
    ffb8:	stmdbvc	r3!, {r3, r4, r5, r6, r7, r8, ip, lr, pc}^
    ffbc:	blcs	25ec84 <__assert_fail@plt+0x25c0f0>
    ffc0:	stmibvc	r3!, {r2, r5, r6, r7, fp, ip, lr, pc}
    ffc4:	blcs	25ec8c <__assert_fail@plt+0x25c0f8>
    ffc8:	bvc	906350 <__assert_fail@plt+0x9037bc>
    ffcc:	blcs	25ec94 <__assert_fail@plt+0x25c100>
    ffd0:	bvc	1906348 <__assert_fail@plt+0x19037b4>
    ffd4:	blcs	25ec9c <__assert_fail@plt+0x25c108>
    ffd8:	andcs	sp, sl, #216, 16	; 0xd80000
    ffdc:	strtmi	r2, [r0], -r0, lsl #2
    ffe0:	ldmib	r4!, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    ffe4:	tstcs	r0, sl, lsl #4
    ffe8:	stclne	6, cr4, [r0, #-20]!	; 0xffffffec
    ffec:	stmib	lr!, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    fff0:	andcs	r2, sl, #0, 2
    fff4:			; <UNDEFINED> instruction: 0xf1044603
    fff8:	ldrmi	r0, [ip], -r8
    fffc:	stmib	r6!, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   10000:			; <UNDEFINED> instruction: 0x71b1f240
   10004:			; <UNDEFINED> instruction: 0xf104428d
   10008:	svclt	0x00cc34ff
   1000c:	mrscs	r2, (UNDEF: 17)
   10010:	svclt	0x00882c0b
   10014:	tsteq	r1, r1, asr #32	; <UNPREDICTABLE>
   10018:	stmdbcs	r0, {r1, r2, r9, sl, lr}
   1001c:	mcrne	1, 2, sp, cr3, cr6, {5}
   10020:	ldmle	r3!, {r1, r2, r3, r4, r8, r9, fp, sp}
   10024:	eorcs	r4, ip, #112197632	; 0x6b00000
   10028:			; <UNDEFINED> instruction: 0xf2a54618
   1002c:			; <UNDEFINED> instruction: 0xf7f2756c
   10030:			; <UNDEFINED> instruction: 0xf04fec22
   10034:			; <UNDEFINED> instruction: 0x960333ff
   10038:	strls	r9, [r5, #-776]	; 0xfffffcf8
   1003c:			; <UNDEFINED> instruction: 0xf7f29404
   10040:	mcrrne	9, 11, lr, r3, cr0	; <UNPREDICTABLE>
   10044:	str	sp, [r1, r3, lsr #3]!
   10048:	b	ece018 <__assert_fail@plt+0xecb484>
   1004c:	andeq	lr, r1, r8, asr sp
   10050:	andeq	r0, r0, r0, lsl #6
   10054:	andeq	lr, r1, r2, lsr sp
   10058:	tstlt	r3, r3, lsl #16
   1005c:	ldrmi	lr, [r8], -ip, lsl #12
   10060:	svclt	0x00004770
   10064:	tstlt	r3, r3, lsl #16
   10068:			; <UNDEFINED> instruction: 0x4618e63c
   1006c:	svclt	0x00004770
   10070:	blmi	11a298c <__assert_fail@plt+0x119fdf8>
   10074:	push	{r1, r3, r4, r5, r6, sl, lr}
   10078:	strdlt	r4, [r6], r0
   1007c:	stcge	8, cr5, [r1], {211}	; 0xd3
   10080:	ldmdavs	fp, {r3, r7, r9, sl, lr}
   10084:			; <UNDEFINED> instruction: 0xf04f9305
   10088:	mrslt	r0, LR_irq
   1008c:	strcs	r4, [r0, -r4, lsl #12]
   10090:			; <UNDEFINED> instruction: 0xf8987027
   10094:	strtmi	r5, [r8], -r0
   10098:			; <UNDEFINED> instruction: 0x4640b155
   1009c:	stc2l	7, cr15, [ip, #1020]!	; 0x3fc
   100a0:	stmdacs	r0, {r1, r2, r9, sl, lr}
   100a4:			; <UNDEFINED> instruction: 0x4601d15c
   100a8:			; <UNDEFINED> instruction: 0xf7ff4640
   100ac:	ldmdblt	r0, {r0, r1, r3, r4, r9, sl, fp, ip, sp, lr, pc}^
   100b0:	blmi	da2994 <__assert_fail@plt+0xd9fe00>
   100b4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   100b8:	blls	16a128 <__assert_fail@plt+0x167594>
   100bc:	qdsuble	r4, sl, r1
   100c0:	pop	{r1, r2, ip, sp, pc}
   100c4:	strdvc	r8, [r5], -r0	; <UNPREDICTABLE>
   100c8:	teqcc	r0, #79	; 0x4f	; <UNPREDICTABLE>
   100cc:	mulcs	r1, r8, r8
   100d0:	rsbvc	r2, r2, r4, asr r1
   100d4:	mulcs	r2, r8, r8
   100d8:			; <UNDEFINED> instruction: 0xf89870a2
   100dc:	rscvc	r2, r2, r3
   100e0:	mulcs	r5, r8, r8
   100e4:			; <UNDEFINED> instruction: 0xf8987122
   100e8:	cmnvc	r2, r6
   100ec:	mulcs	r8, r8, r8
   100f0:			; <UNDEFINED> instruction: 0xf89871a2
   100f4:	mvnvc	r2, #9
   100f8:	mvnvc	r7, r1, lsr #4
   100fc:	andcc	pc, r9, r4, asr #17
   10100:	andcc	pc, sp, r4, lsr #17
   10104:	mulcc	sl, r8, r8
   10108:	svclt	0x00182b20
   1010c:	svclt	0x00182b09
   10110:	bicle	r2, sp, sl
   10114:	mulcc	fp, r8, r8
   10118:	svclt	0x00182b09
   1011c:	svclt	0x00082b20
   10120:	sbcle	r2, r5, fp
   10124:			; <UNDEFINED> instruction: 0xf8987263
   10128:	adcvc	r3, r3, #12
   1012c:	mulcc	sp, r8, r8
   10130:	svclt	0x00182b3a
   10134:			; <UNDEFINED> instruction: 0xd1bb200d
   10138:	mulcc	lr, r8, r8
   1013c:			; <UNDEFINED> instruction: 0xf89872e3
   10140:			; <UNDEFINED> instruction: 0x7323300f
   10144:	mulscc	r0, r8, r8
   10148:	svclt	0x00052b3a
   1014c:	mulscc	r1, r8, r8
   10150:	andscs	r2, r0, r3, lsl r0
   10154:	svclt	0x00047363
   10158:	mulscc	r2, r8, r8
   1015c:	str	r7, [r7, r3, lsr #7]!
   10160:	ldrdcs	pc, [r4], -r8
   10164:			; <UNDEFINED> instruction: 0xf8d8200f
   10168:			; <UNDEFINED> instruction: 0xf8d83008
   1016c:	rsbvs	r1, r2, r0
   10170:	eorvs	r6, r1, r3, lsr #1
   10174:			; <UNDEFINED> instruction: 0x200cf8b8
   10178:	mulcc	lr, r8, r8
   1017c:			; <UNDEFINED> instruction: 0x81a273e7
   10180:	ldr	r7, [r5, r3, lsr #7]
   10184:	ldmib	ip, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   10188:	andeq	lr, r1, r0, asr ip
   1018c:	andeq	r0, r0, r0, lsl #6
   10190:	andeq	lr, r1, r0, lsl ip
   10194:	blmi	1122aa8 <__assert_fail@plt+0x111ff14>
   10198:	push	{r1, r3, r4, r5, r6, sl, lr}
   1019c:	strdlt	r4, [sp], r0
   101a0:	ldmpl	r3, {r0, r2, fp, ip, sp, lr}^
   101a4:	movwls	r6, #47131	; 0xb81b
   101a8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   101ac:	rsbsle	r2, r3, r0, lsl #26
   101b0:			; <UNDEFINED> instruction: 0xf7ff4604
   101b4:	stmdacs	r0, {r0, r5, r6, r8, sl, fp, ip, sp, lr, pc}
   101b8:	stmdavc	r0!, {r1, r2, r3, r5, r6, ip, lr, pc}^
   101bc:	stmiavc	r3!, {r4, r5, r8, sl, fp, ip, sp}
   101c0:	stmiavc	r1!, {r1, r3, r9, sl, sp}^
   101c4:	blcc	c1e28c <__assert_fail@plt+0xc1b6f8>
   101c8:	ldmdbcc	r0!, {r1, r5, r8, fp, ip, sp, lr}
   101cc:	blx	1ae772 <__assert_fail@plt+0x1abbde>
   101d0:	bcc	c115ec <__assert_fail@plt+0xc0ea58>
   101d4:	movwne	pc, #15110	; 0x3b06	; <UNPREDICTABLE>
   101d8:	blx	198772 <__assert_fail@plt+0x195bde>
   101dc:			; <UNDEFINED> instruction: 0xf8947202
   101e0:			; <UNDEFINED> instruction: 0xf8949006
   101e4:	vhadd.s8	d28, d0, d7
   101e8:			; <UNDEFINED> instruction: 0xf1a970b1
   101ec:			; <UNDEFINED> instruction: 0xf8940930
   101f0:	blx	7021e <__assert_fail@plt+0x6d68a>
   101f4:			; <UNDEFINED> instruction: 0xf1ac3505
   101f8:	bvc	fe850ec0 <__assert_fail@plt+0xfe84e32c>
   101fc:	ldreq	pc, [r1, -r2, lsr #3]!
   10200:	mul	fp, r4, r8
   10204:	ldmdaeq	r0!, {r3, r5, r7, r8, ip, sp, lr, pc}
   10208:	blvc	8a0c24 <__assert_fail@plt+0x89e090>
   1020c:	stmdbcc	r9, {r1, r2, r8, r9, fp, ip, sp, lr, pc}
   10210:	blvc	fe92efa4 <__assert_fail@plt+0xfe92c410>
   10214:	teqeq	r0, r1, lsr #3	; <UNPREDICTABLE>
   10218:	rndeqdp	f7, #0.5
   1021c:	eorseq	pc, r0, #-2147483608	; 0x80000028
   10220:	teqeq	r0, #-1073741784	; 0xc0000028	; <UNPREDICTABLE>
   10224:	ldrteq	pc, [r0], #-420	; 0xfffffe5c	; <UNPREDICTABLE>
   10228:	andcs	fp, r0, ip, asr #31
   1022c:	svccs	0x000b2001
   10230:			; <UNDEFINED> instruction: 0xf040bf88
   10234:	blx	190242 <__assert_fail@plt+0x18d6ae>
   10238:	blx	194662 <__assert_fail@plt+0x191ace>
   1023c:	blx	198a7e <__assert_fail@plt+0x195eea>
   10240:	bllt	1220e54 <__assert_fail@plt+0x121e2c0>
   10244:	rscscc	pc, pc, r9, lsl #2
   10248:	stmdale	r5!, {r1, r2, r3, r4, fp, sp}
   1024c:			; <UNDEFINED> instruction: 0xdc232917
   10250:	svclt	0x00d82b3d
   10254:	svclt	0x00cc2a3b
   10258:	strcs	r2, [r0], #-1025	; 0xfffffbff
   1025c:			; <UNDEFINED> instruction: 0x4668dc1c
   10260:	strbvc	pc, [ip, #-677]!	; 0xfffffd5b	; <UNPREDICTABLE>
   10264:	strls	r9, [r5, #-1030]	; 0xfffffbfa
   10268:	ldrbcc	pc, [pc, #79]!	; 102bf <__assert_fail@plt+0xd72b>	; <UNPREDICTABLE>
   1026c:	stmib	sp, {r8, r9, ip, pc}^
   10270:	stmib	sp, {r0, r8, sp}^
   10274:	strls	r9, [r7], #-1795	; 0xfffff8fd
   10278:	strmi	lr, [r9], #-2509	; 0xfffff633
   1027c:			; <UNDEFINED> instruction: 0xf7f29508
   10280:	bmi	2cb1a0 <__assert_fail@plt+0x2c860c>
   10284:	ldrbtmi	r4, [sl], #-2824	; 0xfffff4f8
   10288:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   1028c:	subsmi	r9, sl, fp, lsl #22
   10290:	andlt	sp, sp, r5, lsl #2
   10294:	mvnshi	lr, #12386304	; 0xbd0000
   10298:	rscscc	pc, pc, pc, asr #32
   1029c:			; <UNDEFINED> instruction: 0xf7f2e7f1
   102a0:	svclt	0x0000e910
   102a4:	andeq	lr, r1, ip, lsr #22
   102a8:	andeq	r0, r0, r0, lsl #6
   102ac:	andeq	lr, r1, lr, lsr sl
   102b0:	blmi	6e2b20 <__assert_fail@plt+0x6dff8c>
   102b4:	ldrbtmi	fp, [sl], #-1328	; 0xfffffad0
   102b8:			; <UNDEFINED> instruction: 0x4605b095
   102bc:	tstcc	r1, r7, lsl #2
   102c0:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   102c4:			; <UNDEFINED> instruction: 0xf04f9313
   102c8:	svclt	0x00040300
   102cc:	andvc	r2, r3, r0, lsl #6
   102d0:	stmdbge	r8, {r3, r4, ip, lr, pc}
   102d4:			; <UNDEFINED> instruction: 0xf7f1a807
   102d8:	bmi	4cc2b8 <__assert_fail@plt+0x4c9724>
   102dc:	ldrbtmi	r2, [sl], #-272	; 0xfffffef0
   102e0:	strtmi	r4, [r8], -r4, lsl #12
   102e4:	stmdbvs	r3!, {r0, r2, r5, fp, sp, lr}^
   102e8:	vrshl.s8	d9, d4, d3
   102ec:	stmdavs	r5!, {r2, r3, r5, r6, r8, r9, ip, sp, lr}^
   102f0:	stmiavs	r5!, {r0, r1, r8, sl, ip, pc}
   102f4:	stmiavs	r5!, {r1, r8, sl, ip, pc}^
   102f8:	stmdbvs	r4!, {r0, r8, sl, ip, pc}
   102fc:	strls	r3, [r0], #-1025	; 0xfffffbff
   10300:	bl	94e2d0 <__assert_fail@plt+0x94b73c>
   10304:	blmi	1a2b2c <__assert_fail@plt+0x19ff98>
   10308:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   1030c:	blls	4ea37c <__assert_fail@plt+0x4e77e8>
   10310:	qaddle	r4, sl, r1
   10314:	ldclt	0, cr11, [r0, #-84]!	; 0xffffffac
   10318:	ldm	r2, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1031c:	andeq	lr, r1, lr, lsl #20
   10320:	andeq	r0, r0, r0, lsl #6
   10324:	andeq	fp, r0, sl, asr lr
   10328:			; <UNDEFINED> instruction: 0x0001e9bc
   1032c:	stmdavc	r6, {r3, r4, r5, r6, r7, r8, sl, ip, sp, pc}
   10330:	suble	r2, r2, r0, lsl #28
   10334:	tstcs	r1, ip, lsl #12
   10338:			; <UNDEFINED> instruction: 0xf7ff4605
   1033c:	stmdacs	r0, {r0, r1, r4, r6, r7, sl, fp, ip, sp, lr, pc}
   10340:	stmdavc	sl!, {r0, r1, r3, r4, r5, ip, lr, pc}^
   10344:	stmiavc	fp!, {r4, r5, r9, sl, fp, ip, sp}
   10348:	stmiavc	r9!, {r1, r3, sp}^
   1034c:	blcc	c1ec14 <__assert_fail@plt+0xc1c080>
   10350:	ldmdbcc	r0!, {r0, r1, r2, r3, r5, r7, r8, fp, ip, sp, lr}
   10354:	strcs	pc, [r6], -r0, lsl #22
   10358:	blx	2e90a <__assert_fail@plt+0x2bd76>
   1035c:	bcc	c14f70 <__assert_fail@plt+0xc123dc>
   10360:	blx	188fa <__assert_fail@plt+0x15d66>
   10364:	blx	6cb76 <__assert_fail@plt+0x69fe2>
   10368:	vmax.s8	d19, d0, d6
   1036c:	bvc	a6d238 <__assert_fail@plt+0xa6a6a4>
   10370:	bvc	1b5ec3c <__assert_fail@plt+0x1b5c0a8>
   10374:			; <UNDEFINED> instruction: 0xf1a1429e
   10378:			; <UNDEFINED> instruction: 0xf1a50130
   1037c:	svclt	0x00cc0530
   10380:	movwcs	r2, #4864	; 0x1300
   10384:	svclt	0x00882a0b
   10388:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
   1038c:	tstpl	r1, r0, lsl #22	; <UNPREDICTABLE>
   10390:			; <UNDEFINED> instruction: 0x1e48b99b
   10394:	ldmdale	r0, {r1, r2, r3, r4, fp, sp}
   10398:	strbtvc	pc, [ip], -r6, lsr #5	; <UNPREDICTABLE>
   1039c:	ldrbcc	pc, [pc, #79]!	; 103f3 <__assert_fail@plt+0xd85f>	; <UNPREDICTABLE>
   103a0:			; <UNDEFINED> instruction: 0x61a34618
   103a4:	mvnvs	r6, r6, ror #2
   103a8:	adcvs	r6, r3, #805306374	; 0x30000006
   103ac:	movwcc	lr, #2500	; 0x9c4
   103b0:	smlabtcc	r2, r4, r9, lr
   103b4:	eorvs	r6, r5, #-2147483640	; 0x80000008
   103b8:			; <UNDEFINED> instruction: 0xf04fbdf8
   103bc:	ldcllt	0, cr3, [r8, #1020]!	; 0x3fc
   103c0:	blmi	1122cd4 <__assert_fail@plt+0x1120140>
   103c4:	ldrbtmi	fp, [sl], #-1520	; 0xfffffa10
   103c8:	addlt	r7, sp, r4, lsl #16
   103cc:			; <UNDEFINED> instruction: 0x460558d3
   103d0:	strmi	r2, [lr], -r0, lsr #24
   103d4:	movwls	r6, #47131	; 0xb81b
   103d8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   103dc:			; <UNDEFINED> instruction: 0xf815d103
   103e0:	stccs	15, cr4, [r0], #-4
   103e4:			; <UNDEFINED> instruction: 0x4620d0fb
   103e8:	subsle	r2, pc, r0, lsl #24
   103ec:			; <UNDEFINED> instruction: 0xf7f24628
   103f0:	stmdacs	lr, {r4, r6, r7, r8, fp, sp, lr, pc}
   103f4:	bvc	b0698c <__assert_fail@plt+0xb03df8>
   103f8:	cmnle	r1, r4, asr fp
   103fc:			; <UNDEFINED> instruction: 0xf1a47868
   10400:	stmiavc	sl!, {r4, r5, r8, r9}
   10404:	stmiavc	r9!, {r1, r3, r8, r9, sl, sp}^
   10408:	ldrteq	pc, [r0], #-416	; 0xfffffe60	; <UNPREDICTABLE>
   1040c:	rsbcs	r3, r4, r0, lsr sl
   10410:	blx	1de8da <__assert_fail@plt+0x1dbd46>
   10414:	blx	1e102a <__assert_fail@plt+0x1de496>
   10418:	vhsub.s8	d17, d0, d2
   1041c:	blx	2c9d2 <__assert_fail@plt+0x29e3e>
   10420:	addmi	r2, fp, #201326592	; 0xc000000
   10424:			; <UNDEFINED> instruction: 0xf04fbfd8
   10428:	ldcle	0, cr3, [pc, #-1020]!	; 10034 <__assert_fail@plt+0xd4a0>
   1042c:			; <UNDEFINED> instruction: 0xf105b116
   10430:	eorsvs	r0, r2, pc, lsl #4
   10434:	rscsvc	pc, r5, #64, 4
   10438:	svclt	0x00c44293
   1043c:	rscvs	pc, fp, r0, asr #12
   10440:	rscvc	pc, r8, r7, asr #13
   10444:	bvc	fea87514 <__assert_fail@plt+0xfea84980>
   10448:	msrvc	SPSR_fs, #805306378	; 0x3000000a
   1044c:	andcs	r7, sl, pc, lsr #19
   10450:	bvc	1baec08 <__assert_fail@plt+0x1bac074>
   10454:	stmdbvc	sl!, {r4, r5, r8, r9, sl, fp, ip, sp}
   10458:	movwls	r3, #23600	; 0x5c30
   1045c:	teqeq	r0, #1073741864	; 0x40000028	; <UNPREDICTABLE>
   10460:	bcc	c2ea0c <__assert_fail@plt+0xc2be78>
   10464:			; <UNDEFINED> instruction: 0xf8953e30
   10468:	blx	404a2 <__assert_fail@plt+0x3d90e>
   1046c:	bvc	ffb22090 <__assert_fail@plt+0xffb1f4fc>
   10470:	strcc	pc, [r6], -r0, lsl #22
   10474:	blx	1f53e <__assert_fail@plt+0x1c9aa>
   10478:	blvc	1a55088 <__assert_fail@plt+0x1a524f4>
   1047c:			; <UNDEFINED> instruction: 0xf1ac7baa
   10480:	ldmdbcc	r0!, {r4, r5, sl, fp}
   10484:	bcc	c36098 <__assert_fail@plt+0xc33504>
   10488:	blx	1f156 <__assert_fail@plt+0x1c5c2>
   1048c:	movwls	ip, #17412	; 0x4404
   10490:	tstcs	r1, r0, lsl #22	; <UNPREDICTABLE>
   10494:	andcs	r4, r0, #104, 12	; 0x6800000
   10498:	andls	r9, r7, #2097152	; 0x200000
   1049c:	andls	r9, r6, #16777216	; 0x1000000
   104a0:	stmib	sp, {r8, ip, pc}^
   104a4:	andls	r2, sl, #8, 4	; 0x80000000
   104a8:	b	fec4e478 <__assert_fail@plt+0xfec4b8e4>
   104ac:	blmi	262cdc <__assert_fail@plt+0x260148>
   104b0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   104b4:	blls	2ea524 <__assert_fail@plt+0x2e7990>
   104b8:	qaddle	r4, sl, r7
   104bc:	ldcllt	0, cr11, [r0, #52]!	; 0x34
   104c0:			; <UNDEFINED> instruction: 0x46284631
   104c4:			; <UNDEFINED> instruction: 0xf7f2220a
   104c8:	ubfx	lr, lr, #18, #16
   104cc:	svc	0x00f8f7f1
   104d0:	strdeq	lr, [r1], -lr	; <UNPREDICTABLE>
   104d4:	andeq	r0, r0, r0, lsl #6
   104d8:	andeq	lr, r1, r4, lsl r8
   104dc:			; <UNDEFINED> instruction: 0x43a3f44f
   104e0:	movweq	pc, #4800	; 0x12c0	; <UNPREDICTABLE>
   104e4:	andeq	pc, r1, r3, lsl #22
   104e8:	svclt	0x00004770
   104ec:	mvnsmi	lr, #737280	; 0xb4000
   104f0:	streq	pc, [r9, #1608]	; 0x648
   104f4:	streq	pc, [r8, #1736]	; 0x6c8
   104f8:			; <UNDEFINED> instruction: 0x21abf64a
   104fc:			; <UNDEFINED> instruction: 0x21aaf6ca
   10500:	rsbcc	pc, r1, #-268435452	; 0xf0000004
   10504:	vmlacc.f64	d15, d16, d21
   10508:	andsvc	pc, r9, #1610612748	; 0x6000000c
   1050c:	ldmdaeq	ip!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   10510:	ldceq	0, cr15, [r8], {79}	; 0x4f
   10514:	strbne	pc, [sp, -r0, asr #4]!	; <UNPREDICTABLE>
   10518:	addlt	r4, r5, lr, lsl ip
   1051c:	ldrbtmi	r4, [ip], #-1542	; 0xfffff9fa
   10520:	vnmlane.f32	s29, s28, s30
   10524:	blx	fe95d54e <__assert_fail@plt+0xfe95a9ba>
   10528:	blmi	6dd968 <__assert_fail@plt+0x6dadd4>
   1052c:	ldrbtmi	r4, [fp], #-1568	; 0xfffff9e0
   10530:	blx	fe852aee <__assert_fail@plt+0xfe84ff5a>
   10534:	blx	234952 <__assert_fail@plt+0x231dbe>
   10538:	stmdbeq	r9, {r0, r2, r4, r9, sl, fp, sp, lr, pc}
   1053c:	andhi	pc, r1, #165888	; 0x28800
   10540:	and	pc, ip, sp, asr #17
   10544:			; <UNDEFINED> instruction: 0x5c11fb0c
   10548:	bl	96f84 <__assert_fail@plt+0x943f0>
   1054c:	beq	550ea8 <__assert_fail@plt+0x54e314>
   10550:	andgt	pc, r8, sp, asr #17
   10554:	andls	r4, r0, #44040192	; 0x2a00000
   10558:	ldrne	pc, [r5, #-2823]	; 0xfffff4f9
   1055c:	tstcs	r1, lr, lsl r2
   10560:			; <UNDEFINED> instruction: 0xf7f29501
   10564:	vmul.i8	q15, <illegal reg q1.5>, q9
   10568:	vbic.i32	<illegal reg q9.5>, #3840	; 0x00000f00
   1056c:	strtmi	r1, [r0], -r1, ror #7
   10570:	stmdale	r4, {r1, r2, r3, r4, r7, r9, lr}
   10574:	cmncs	r4, r5, lsr r9
   10578:	ldmdb	ip, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1057c:	andlt	r3, r5, r1
   10580:	mvnshi	lr, #12386304	; 0xbd0000
   10584:			; <UNDEFINED> instruction: 0xf7f22179
   10588:	andcc	lr, r1, r6, lsl r9
   1058c:	pop	{r0, r2, ip, sp, pc}
   10590:	svclt	0x000083f0
   10594:	andeq	lr, r1, lr, lsl lr
   10598:	andeq	fp, r0, r6, lsr #24
   1059c:	strmi	r4, [r1], -fp, lsl #12
   105a0:			; <UNDEFINED> instruction: 0x4618b5f0
   105a4:	blcs	3c7c0 <__assert_fail@plt+0x39c2c>
   105a8:			; <UNDEFINED> instruction: 0xf7f2d046
   105ac:			; <UNDEFINED> instruction: 0xeeb5e9a2
   105b0:	vsqrt.f64	d16, d0
   105b4:	strble	pc, [sl], #-2576	; 0xfffff5f0	; <UNPREDICTABLE>
   105b8:	blvs	e0bc3c <__assert_fail@plt+0xe090a8>
   105bc:	streq	pc, [r9], #1608	; 0x648
   105c0:	streq	pc, [r8], #1736	; 0x6c8
   105c4:	strcs	pc, [fp, #1610]!	; 0x64a
   105c8:	strcs	pc, [sl, #1738]!	; 0x6ca
   105cc:	cdpeq	0, 3, cr15, cr12, cr15, {2}
   105d0:	rsbcc	pc, r1, pc, asr #4
   105d4:	andsvc	pc, r9, r6, asr #5
   105d8:	blvc	1cbfe0 <__assert_fail@plt+0x1c944c>
   105dc:	ldceq	0, cr15, [r8], {79}	; 0x4f
   105e0:	strbne	pc, [sp, -r0, asr #4]!	; <UNPREDICTABLE>
   105e4:	blvs	ff04c1dc <__assert_fail@plt+0xff049648>
   105e8:	bvs	fe44be48 <__assert_fail@plt+0xfe4492b4>
   105ec:	andcc	pc, r6, #164, 22	; 0x29000
   105f0:	blx	392b42 <__assert_fail@plt+0x38ffae>
   105f4:	mrc	2, 7, r6, cr12, cr2, {0}
   105f8:	vnmla.f64	d7, d23, d7
   105fc:	blx	fe91f046 <__assert_fail@plt+0xfe91c4b2>
   10600:	stmdbeq	r1!, {r0, r1, sl, ip}^
   10604:	strvs	pc, [r1, #-2981]	; 0xfffff45b
   10608:	ldrcc	pc, [r1], #-2830	; 0xfffff4f2
   1060c:	blx	fe812ac2 <__assert_fail@plt+0xfe80ff2e>
   10610:	blx	328626 <__assert_fail@plt+0x325a92>
   10614:	bne	655a68 <__assert_fail@plt+0x652ed4>
   10618:	subseq	lr, r1, r0, lsl #22
   1061c:	blx	1d2e2a <__assert_fail@plt+0x1d0296>
   10620:	ldmiblt	r9, {r0, r4, r8, ip, sp}^
   10624:	tstlt	r4, #95232	; 0x17400
   10628:			; <UNDEFINED> instruction: 0x4621481d
   1062c:	andlt	r4, r5, r8, ror r4
   10630:	ldrhtmi	lr, [r0], #141	; 0x8d
   10634:	svclt	0x00a4f001
   10638:			; <UNDEFINED> instruction: 0xf7ff9103
   1063c:	stmdbls	r3, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, fp, ip, sp, lr, pc}
   10640:	ldmdb	r6, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   10644:	bleq	ff04c120 <__assert_fail@plt+0xff04958c>
   10648:	blx	44c214 <__assert_fail@plt+0x449680>
   1064c:	ldmdami	r5, {r2, r4, r5, r7, r8, sl, ip, lr, pc}
   10650:	andlt	r4, r5, r8, ror r4
   10654:	ldrhtmi	lr, [r0], #141	; 0x8d
   10658:	blt	1f4e628 <__assert_fail@plt+0x1f4ba94>
   1065c:			; <UNDEFINED> instruction: 0x46234812
   10660:	strtmi	r9, [sl], -r0, lsl #4
   10664:			; <UNDEFINED> instruction: 0xf0014478
   10668:	andlt	pc, r5, fp, lsl #31
   1066c:	stmdami	pc, {r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}	; <UNPREDICTABLE>
   10670:	ldrbtmi	r4, [r8], #-1553	; 0xfffff9ef
   10674:	pop	{r0, r2, ip, sp, pc}
   10678:			; <UNDEFINED> instruction: 0xf00140f0
   1067c:	stmdami	ip, {r0, r7, r8, r9, sl, fp, ip, sp, pc}
   10680:			; <UNDEFINED> instruction: 0x46294613
   10684:	ldrbtmi	r4, [r8], #-1570	; 0xfffff9de
   10688:	pop	{r0, r2, ip, sp, pc}
   1068c:			; <UNDEFINED> instruction: 0xf00140f0
   10690:	svclt	0x0000bf77
   10694:	andhi	pc, r0, pc, lsr #7
   10698:	andeq	r0, r0, r0
   1069c:	submi	r0, lr, r0
   106a0:	andeq	fp, r0, r0, ror #22
   106a4:	andeq	fp, r0, r4, lsl fp
   106a8:	andeq	fp, r0, ip, lsl #22
   106ac:	andeq	fp, r0, r2, lsr #22
   106b0:	strdeq	fp, [r0], -sl
   106b4:	stmdacs	r0, {r0, r2, r3, r4, r9, fp, lr}
   106b8:	ldrbtmi	r4, [sl], #-2845	; 0xfffff4e3
   106bc:	addlt	fp, r5, r0, lsr r5
   106c0:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   106c4:			; <UNDEFINED> instruction: 0xf04f9303
   106c8:	andls	r0, r2, r0, lsl #6
   106cc:	stmdage	r2, {r5, r8, r9, fp, ip, lr, pc}
   106d0:	ldm	r0!, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   106d4:	tstcs	r0, r7, lsl sl
   106d8:			; <UNDEFINED> instruction: 0x4604447a
   106dc:	stmiavs	r5!, {r1, r2, r4, fp, lr}^
   106e0:	ldrbtmi	r6, [r8], #-2403	; 0xfffff69d
   106e4:	strls	r3, [r1, #-40]	; 0xffffffd8
   106e8:	msrvc	SPSR_fs, #805306368	; 0x30000000
   106ec:	strcc	r6, [r1], #-2340	; 0xfffff6dc
   106f0:			; <UNDEFINED> instruction: 0xf7f29400
   106f4:	bmi	48abac <__assert_fail@plt+0x488018>
   106f8:	ldrbtmi	r4, [sl], #-2829	; 0xfffff4f3
   106fc:	ldmpl	r3, {r4, fp, lr}^
   10700:	eorcc	r4, r8, r8, ror r4
   10704:	blls	ea774 <__assert_fail@plt+0xe7be0>
   10708:	qaddle	r4, sl, sp
   1070c:	ldclt	0, cr11, [r0, #-20]!	; 0xffffffec
   10710:	blmi	362f48 <__assert_fail@plt+0x3603b4>
   10714:	ldrbtmi	r4, [fp], #-1146	; 0xfffffb86
   10718:			; <UNDEFINED> instruction: 0x3328ca07
   1071c:	movwgt	r0, #15380	; 0x3c14
   10720:	blcs	ce7b4 <__assert_fail@plt+0xcbc20>
   10724:			; <UNDEFINED> instruction: 0xe7e6701c
   10728:	mcr	7, 6, pc, cr10, cr1, {7}	; <UNPREDICTABLE>
   1072c:	andeq	lr, r1, sl, lsl #12
   10730:	andeq	r0, r0, r0, lsl #6
   10734:	andeq	fp, r0, ip, asr #21
   10738:	andeq	lr, r1, sl, asr ip
   1073c:	andeq	lr, r1, sl, asr #11
   10740:	andeq	lr, r1, ip, lsr ip
   10744:	andeq	fp, r0, r4, lsl #21
   10748:	andeq	lr, r1, r6, lsr #24
   1074c:	stmdacs	r0, {r0, r1, r2, r3, r4, r9, fp, lr}
   10750:	ldrbtmi	r4, [sl], #-2847	; 0xfffff4e1
   10754:	addlt	fp, r9, r0, lsr r5
   10758:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   1075c:			; <UNDEFINED> instruction: 0xf04f9307
   10760:	andls	r0, r6, r0, lsl #6
   10764:	stmdage	r6, {r1, r2, r5, r8, r9, fp, ip, lr, pc}
   10768:	stmia	r4!, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1076c:	tstcs	lr, r9, lsl sl
   10770:			; <UNDEFINED> instruction: 0x4604447a
   10774:	stmdavs	r5!, {r3, r4, fp, lr}
   10778:	ldrbtmi	r6, [r8], #-2403	; 0xfffff69d
   1077c:	strls	r3, [r4, #-56]	; 0xffffffc8
   10780:	msrvc	SPSR_fs, #805306368	; 0x30000000
   10784:	strls	r6, [r3, #-2149]	; 0xfffff79b
   10788:	strls	r6, [r2, #-2213]	; 0xfffff75b
   1078c:	strls	r6, [r1, #-2277]	; 0xfffff71b
   10790:	strcc	r6, [r1], #-2340	; 0xfffff6dc
   10794:			; <UNDEFINED> instruction: 0xf7f29400
   10798:	bmi	44ab08 <__assert_fail@plt+0x447f74>
   1079c:	ldrbtmi	r4, [sl], #-2828	; 0xfffff4f4
   107a0:	ldmpl	r3, {r0, r1, r2, r3, fp, lr}^
   107a4:	eorscc	r4, r8, r8, ror r4
   107a8:	blls	1ea818 <__assert_fail@plt+0x1e7c84>
   107ac:	qaddle	r4, sl, fp
   107b0:	ldclt	0, cr11, [r0, #-36]!	; 0xffffffdc
   107b4:	stcmi	13, cr4, [ip], {11}
   107b8:	ldrbtmi	r4, [ip], #-1149	; 0xfffffb83
   107bc:	ldrtcc	ip, [r8], #-3343	; 0xfffff2f1
   107c0:	strgt	r6, [pc], #-2093	; 107c8 <__assert_fail@plt+0xdc34>
   107c4:	strb	r6, [r8, r5, lsr #32]!
   107c8:	mrc	7, 3, APSR_nzcv, cr10, cr1, {7}
   107cc:	andeq	lr, r1, r2, ror r5
   107d0:	andeq	r0, r0, r0, lsl #6
   107d4:	andeq	fp, r0, r8, asr sl
   107d8:	andeq	lr, r1, r2, asr #23
   107dc:	andeq	lr, r1, r6, lsr #10
   107e0:	muleq	r1, r8, fp
   107e4:	strdeq	fp, [r0], -ip
   107e8:	andeq	lr, r1, r2, lsl #23
   107ec:	stmdacs	r0, {r1, r3, r5, r9, fp, lr}
   107f0:	ldrbtmi	r4, [sl], #-2858	; 0xfffff4d6
   107f4:	addlt	fp, r4, r0, lsl r5
   107f8:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   107fc:			; <UNDEFINED> instruction: 0xf04f9303
   10800:	andls	r0, r2, r0, lsl #6
   10804:	stmdage	r2, {r0, r4, r5, r8, r9, fp, ip, lr, pc}
   10808:			; <UNDEFINED> instruction: 0xf7f14c25
   1080c:	ldrbtmi	lr, [ip], #-3954	; 0xfffff08e
   10810:	strmi	r3, [r3], -ip, lsl #9
   10814:	vaddl.s8	q9, d0, d24
   10818:	movwls	r0, #4098	; 0x1002
   1081c:	ldm	r6, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   10820:	strmi	r2, [r1], -pc, lsr #4
   10824:			; <UNDEFINED> instruction: 0xf7f94620
   10828:	ldmdbmi	lr, {r0, r6, r7, sl, fp, ip, sp, lr, pc}
   1082c:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   10830:	stc	7, cr15, [sl, #-964]!	; 0xfffffc3c
   10834:			; <UNDEFINED> instruction: 0xb3209b01
   10838:	teqcs	r1, fp, lsl ip
   1083c:			; <UNDEFINED> instruction: 0xf104447c
   10840:			; <UNDEFINED> instruction: 0xf104028c
   10844:			; <UNDEFINED> instruction: 0xf7f10058
   10848:	movwcs	lr, #3918	; 0xf4e
   1084c:	addcc	pc, r9, r4, lsl #17
   10850:	blmi	4a30b0 <__assert_fail@plt+0x4a051c>
   10854:	ldmdami	r6, {r1, r3, r4, r5, r6, sl, lr}
   10858:	ldrbtmi	r5, [r8], #-2259	; 0xfffff72d
   1085c:	ldmdavs	sl, {r3, r4, r6, ip, sp}
   10860:	subsmi	r9, sl, r3, lsl #22
   10864:	andlt	sp, r4, r5, lsl r1
   10868:	bmi	4bfcb0 <__assert_fail@plt+0x4bd11c>
   1086c:	ldrbtmi	r4, [sl], #-2834	; 0xfffff4ee
   10870:	bgt	1e1a64 <__assert_fail@plt+0x1deed0>
   10874:	ldceq	3, cr3, [r4], {88}	; 0x58
   10878:			; <UNDEFINED> instruction: 0xf823c303
   1087c:	andsvc	r2, ip, r2, lsl #22
   10880:	stmdbmi	lr, {r1, r2, r5, r6, r7, r8, r9, sl, sp, lr, pc}
   10884:	eorscs	r4, r2, #32, 12	; 0x2000000
   10888:			; <UNDEFINED> instruction: 0xf7f14479
   1088c:	blls	8c7dc <__assert_fail@plt+0x89c48>
   10890:			; <UNDEFINED> instruction: 0xf7f1e7d2
   10894:	svclt	0x0000ee16
   10898:	ldrdeq	lr, [r1], -r2
   1089c:	andeq	r0, r0, r0, lsl #6
   108a0:	andeq	lr, r1, lr, lsr #22
   108a4:			; <UNDEFINED> instruction: 0x0000b9ba
   108a8:	andeq	lr, r1, r0, lsl #22
   108ac:	andeq	lr, r1, r0, ror r4
   108b0:	andeq	lr, r1, r2, ror #21
   108b4:	andeq	fp, r0, sl, lsr #18
   108b8:	andeq	lr, r1, ip, asr #21
   108bc:	andeq	fp, r0, r4, ror #18
   108c0:	stmdacs	r0, {r0, r1, r3, r5, r9, fp, lr}
   108c4:	ldrbtmi	r4, [sl], #-2859	; 0xfffff4d5
   108c8:			; <UNDEFINED> instruction: 0xb093b5f0
   108cc:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   108d0:			; <UNDEFINED> instruction: 0xf04f9311
   108d4:	andls	r0, r5, r0, lsl #6
   108d8:	stmdbge	r6, {r0, r1, r6, r8, r9, fp, ip, lr, pc}
   108dc:			; <UNDEFINED> instruction: 0xf7f1a805
   108e0:	stmdacs	r0, {r1, r4, r5, r6, r7, sl, fp, sp, lr, pc}
   108e4:	stmdbvs	r2, {r0, r1, r4, r5, ip, lr, pc}
   108e8:	strtcs	pc, [fp], #1610	; 0x64a
   108ec:	strtcs	pc, [sl], #1730	; 0x6c2
   108f0:	vmla.i8	d22, d18, d1
   108f4:	vshl.s64	d20, d3, #9
   108f8:	blx	fe119e26 <__assert_fail@plt+0xfe117292>
   108fc:	ldrbne	r4, [r4, r2, lsl #6]
   10900:	strvs	pc, [r1, #-2949]	; 0xfffff47b
   10904:	bl	ff12a928 <__assert_fail@plt+0xff127d94>
   10908:	stmdane	lr!, {r0, r1, r5, r6, sl}^
   1090c:	strbne	r2, [sp, ip, lsl #6]
   10910:	ldrcs	pc, [r4], #-2819	; 0xfffff4fd
   10914:	streq	lr, [r6, #3013]!	; 0xbc5
   10918:	strls	r6, [r3, -r2, asr #17]
   1091c:	strbeq	lr, [r5, #3013]	; 0xbc5
   10920:	blne	126aa40 <__assert_fail@plt+0x1267eac>
   10924:	bl	12357c <__assert_fail@plt+0x1209e8>
   10928:	bl	51a40 <__assert_fail@plt+0x4eeac>
   1092c:	strls	r0, [r2], -r1, asr #2
   10930:	stmvs	r5, {r0, r1, r3, r4, r5, r6, sl, lr}
   10934:	cfmuldmi	mvd4, mvd1, mvd3
   10938:	ldrbtmi	r9, [lr], #-1281	; 0xfffffaff
   1093c:	ldrtmi	r6, [r1], #-2372	; 0xfffff6bc
   10940:	vadd.i8	d4, d4, d15
   10944:	strls	r7, [r0], #-1132	; 0xfffffb94
   10948:			; <UNDEFINED> instruction: 0xf0014478
   1094c:	bmi	3901b8 <__assert_fail@plt+0x38d624>
   10950:	ldrbtmi	r4, [sl], #-2824	; 0xfffff4f8
   10954:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   10958:	subsmi	r9, sl, r1, lsl fp
   1095c:	andslt	sp, r3, r6, lsl #2
   10960:			; <UNDEFINED> instruction: 0x2016bdf0
   10964:	stmda	r0, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   10968:	ldrb	r2, [r0, r0]!
   1096c:	stc	7, cr15, [r8, #964]!	; 0x3c4
   10970:	strdeq	lr, [r1], -lr	; <UNPREDICTABLE>
   10974:	andeq	r0, r0, r0, lsl #6
   10978:	andeq	fp, r0, r0, asr #17
   1097c:	ldrdeq	fp, [r0], -lr
   10980:	andeq	fp, r0, r8, ror #17
   10984:	andeq	lr, r1, r2, ror r3
   10988:	tstlt	fp, r3, lsl #16
   1098c:	blt	f4e990 <__assert_fail@plt+0xf4bdfc>
   10990:			; <UNDEFINED> instruction: 0x4770201a
   10994:	addlt	fp, r5, r0, lsl #10
   10998:	stmdavc	r3, {r3, r8, ip, sp, pc}
   1099c:	ldmdbmi	r0, {r0, r1, r3, r5, r6, r8, fp, ip, sp, pc}
   109a0:	andcs	r2, r0, r5, lsl #4
   109a4:			; <UNDEFINED> instruction: 0xf7f14479
   109a8:	strmi	lr, [r1], -r6, lsl #27
   109ac:	ldrbtmi	r4, [r8], #-2061	; 0xfffff7f3
   109b0:			; <UNDEFINED> instruction: 0xf85db005
   109b4:			; <UNDEFINED> instruction: 0xf7fdeb04
   109b8:			; <UNDEFINED> instruction: 0xf100bc69
   109bc:			; <UNDEFINED> instruction: 0xf100020d
   109c0:	strmi	r0, [r1], -fp, lsl #6
   109c4:	movwls	r9, #4610	; 0x1202
   109c8:	andeq	pc, r9, #0, 2
   109cc:	andls	r1, r0, #8384	; 0x20c0
   109d0:	stmdami	r5, {r1, r8, sl, fp, ip}
   109d4:			; <UNDEFINED> instruction: 0xf7fd4478
   109d8:	andlt	pc, r5, r9, asr ip	; <UNPREDICTABLE>
   109dc:	blx	14eb5a <__assert_fail@plt+0x14bfc6>
   109e0:			; <UNDEFINED> instruction: 0x0000b8b8
   109e4:	andeq	sp, r0, r6, ror r0
   109e8:	muleq	r0, r0, r8
   109ec:			; <UNDEFINED> instruction: 0x4605b538
   109f0:			; <UNDEFINED> instruction: 0xb1ab780b
   109f4:	strmi	r4, [ip], -r8, lsl #12
   109f8:	mcr	7, 6, pc, cr10, cr1, {7}	; <UNPREDICTABLE>
   109fc:	tstle	r1, pc, lsl #16
   10a00:	blcs	152f294 <__assert_fail@plt+0x152c700>
   10a04:	stmdavs	r2!, {r1, r2, r3, r8, ip, lr, pc}^
   10a08:	stmiavs	r3!, {r8, sp}
   10a0c:	rsbvs	r6, sl, r0, lsr #16
   10a10:	eorvs	r6, r8, fp, lsr #1
   10a14:	blvc	fe8f30a4 <__assert_fail@plt+0xfe8f0510>
   10a18:			; <UNDEFINED> instruction: 0x81aa73e9
   10a1c:	ldclt	3, cr7, [r8, #-684]!	; 0xfffffd54
   10a20:	ldclt	0, cr7, [r8, #-12]!
   10a24:	vpmax.s8	d20, d0, d4
   10a28:	stmdami	r4, {r0, r3, r7, r8, ip, sp}
   10a2c:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
   10a30:			; <UNDEFINED> instruction: 0xf7fd3210
   10a34:	svclt	0x0000fcad
   10a38:	andeq	fp, r0, r4, asr r8
   10a3c:	andeq	fp, r0, r2, ror #13
   10a40:	blmi	1ea342c <__assert_fail@plt+0x1ea0898>
   10a44:	push	{r1, r3, r4, r5, r6, sl, lr}
   10a48:	strdlt	r4, [sp], r0
   10a4c:	ldrcs	r7, [sl], -r7, lsl #16
   10a50:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   10a54:			; <UNDEFINED> instruction: 0xf04f930b
   10a58:	svccs	0x00000300
   10a5c:	sbcshi	pc, r4, r0
   10a60:	strmi	r4, [sp], -r4, lsl #12
   10a64:			; <UNDEFINED> instruction: 0xf9d0f7ff
   10a68:	stmdacs	r0, {r1, r2, r9, sl, lr}
   10a6c:	sbchi	pc, ip, r0, asr #32
   10a70:	bicvc	pc, r1, #82837504	; 0x4f00000
   10a74:	mvnsvc	pc, #208666624	; 0xc700000
   10a78:	vqsub.s8	d4, d16, d13
   10a7c:	stmdavc	r2!, {r0, r4, r6, r7, pc}^
   10a80:	teqeq	r0, #-1073741783	; 0xc0000029	; <UNPREDICTABLE>
   10a84:	mul	r2, r4, r8
   10a88:			; <UNDEFINED> instruction: 0xf894200a
   10a8c:			; <UNDEFINED> instruction: 0xf1a2c003
   10a90:			; <UNDEFINED> instruction: 0xf1ae0730
   10a94:			; <UNDEFINED> instruction: 0xf8940e30
   10a98:			; <UNDEFINED> instruction: 0xf1ac9004
   10a9c:	stmdbvc	r1!, {r4, r5, sl, fp}^
   10aa0:	movwvc	pc, #15104	; 0x3b00	; <UNPREDICTABLE>
   10aa4:	mulhi	r6, r4, r8
   10aa8:			; <UNDEFINED> instruction: 0xcc0efb00
   10aac:			; <UNDEFINED> instruction: 0xf1a979e2
   10ab0:			; <UNDEFINED> instruction: 0xf1a80730
   10ab4:	ldmdbcc	r0!, {r4, r5, fp}
   10ab8:			; <UNDEFINED> instruction: 0xf04f3a30
   10abc:			; <UNDEFINED> instruction: 0xf8940964
   10ac0:	blx	38af6 <__assert_fail@plt+0x35f62>
   10ac4:			; <UNDEFINED> instruction: 0xf8941107
   10ac8:	blx	288af6 <__assert_fail@plt+0x285f62>
   10acc:			; <UNDEFINED> instruction: 0xf894c303
   10ad0:	blx	3cb02 <__assert_fail@plt+0x39f6e>
   10ad4:			; <UNDEFINED> instruction: 0xf8942208
   10ad8:			; <UNDEFINED> instruction: 0xf894800c
   10adc:			; <UNDEFINED> instruction: 0xf1aac00d
   10ae0:			; <UNDEFINED> instruction: 0xf1a80a30
   10ae4:			; <UNDEFINED> instruction: 0xf8940830
   10ae8:			; <UNDEFINED> instruction: 0xf1ae900e
   10aec:			; <UNDEFINED> instruction: 0xf1ab0e30
   10af0:	blx	137ba <__assert_fail@plt+0x10c26>
   10af4:			; <UNDEFINED> instruction: 0xf1ac870a
   10af8:			; <UNDEFINED> instruction: 0xf1a90c30
   10afc:	vmul.i8	d16, d0, d16
   10b00:	strbmi	r6, [r3, #-2094]	; 0xfffff7d2
   10b04:	blx	3572e <__assert_fail@plt+0x32b9a>
   10b08:	stmib	sp, {r1, r2, r3, r9, sl, fp, ip, sp, pc}^
   10b0c:	blx	1533a <__assert_fail@plt+0x127a6>
   10b10:	vhadd.u8	d25, d0, d12
   10b14:	strmi	r8, [r5], #-133	; 0xffffff7b
   10b18:	stceq	6, cr15, [r9], {72}	; 0x48
   10b1c:	stceq	6, cr15, [r8], {200}	; 0xc8
   10b20:	b	13f5744 <__assert_fail@plt+0x13f2bb0>
   10b24:	blx	fe32fac2 <__assert_fail@plt+0xfe32cf2e>
   10b28:	ldrmi	r0, [r8], -r5, lsl #16
   10b2c:	bl	ff2e1dd4 <__assert_fail@plt+0xff2df240>
   10b30:	ldrtmi	r1, [r8], #2152	; 0x868
   10b34:	strcc	pc, [r8, -ip, lsl #23]
   10b38:	bvc	ffa4b47c <__assert_fail@plt+0xffa488e8>
   10b3c:	bl	ff2a1c60 <__assert_fail@plt+0xff29f0cc>
   10b40:	ldrbtmi	r1, [r7], #-1895	; 0xfffff899
   10b44:			; <UNDEFINED> instruction: 0xff80f7fe
   10b48:	adccs	pc, fp, #77594624	; 0x4a00000
   10b4c:	adccs	pc, sl, #203423744	; 0xc200000
   10b50:	stmibvc	r7!, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}^
   10b54:	cmnpl	ip, r1, asr #12	; <UNPREDICTABLE>
   10b58:	andcc	pc, r7, #133120	; 0x20800
   10b5c:	tsteq	r1, r0, asr #5	; <UNPREDICTABLE>
   10b60:	orrvs	pc, sl, #1862270976	; 0x6f000000
   10b64:	adceq	lr, r2, #205824	; 0x32400
   10b68:			; <UNDEFINED> instruction: 0xf5a04410
   10b6c:	ldrmi	r1, [sl], #-722	; 0xfffffd2e
   10b70:	addmi	r9, sl, #7168	; 0x1c00
   10b74:	blge	2c6b90 <__assert_fail@plt+0x2c3ffc>
   10b78:	stmdbge	r8, {r0, r3, r9, fp, sp, pc}
   10b7c:			; <UNDEFINED> instruction: 0xffa2f7fe
   10b80:	vqdmulh.s<illegal width 8>	d25, d2, d8
   10b84:	addsmi	r7, r3, #-268435456	; 0xf0000000
   10b88:	bls	287cb8 <__assert_fail@plt+0x285124>
   10b8c:	mcrrle	10, 0, r2, r7, cr12
   10b90:	ldrd	pc, [r8], -sp	; <UNPREDICTABLE>
   10b94:			; <UNDEFINED> instruction: 0xf10e2a00
   10b98:	svclt	0x00cc30ff
   10b9c:	mrscs	r2, (UNDEF: 17)
   10ba0:	svclt	0x0088281e
   10ba4:	tsteq	r1, r1, asr #32	; <UNPREDICTABLE>
   10ba8:	bicsvc	lr, r3, r1, asr sl
   10bac:			; <UNDEFINED> instruction: 0xf64ad138
   10bb0:			; <UNDEFINED> instruction: 0xf6c221ab
   10bb4:			; <UNDEFINED> instruction: 0xf64821aa
   10bb8:			; <UNDEFINED> instruction: 0xf6c80c89
   10bbc:	blx	fe053de6 <__assert_fail@plt+0xfe051252>
   10bc0:			; <UNDEFINED> instruction: 0xf8cd0107
   10bc4:	andls	lr, r0, #4
   10bc8:	ldrbtmi	r4, [sl], #-2585	; 0xfffff5e7
   10bcc:	blx	fe334ff2 <__assert_fail@plt+0xfe33245e>
   10bd0:	stmdbls	r7, {r0, r2, ip}
   10bd4:			; <UNDEFINED> instruction: 0xec08fb8c
   10bd8:	bl	ff261c80 <__assert_fail@plt+0xff25f0ec>
   10bdc:	teqcs	ip, r1, lsr #19
   10be0:	bl	ff2e1ef8 <__assert_fail@plt+0xff2df364>
   10be4:	strtmi	r1, [r0], -r0, ror #22
   10be8:	bne	1b4bb18 <__assert_fail@plt+0x1b48f84>
   10bec:	ldceq	0, cr15, [r8], {79}	; 0x4f
   10bf0:	ldrpl	pc, [fp, #-2817]	; 0xfffff4ff
   10bf4:	ldrhi	pc, [sl], #-2817	; 0xfffff4ff
   10bf8:	blx	319042 <__assert_fail@plt+0x3164ae>
   10bfc:	stmib	sp, {r0, r3, r4, r8, r9, sl, ip, sp, lr}^
   10c00:	strls	r4, [r2, -r3, lsl #10]
   10c04:	mcr	7, 5, pc, cr2, cr1, {7}	; <UNPREDICTABLE>
   10c08:	blmi	223438 <__assert_fail@plt+0x2208a4>
   10c0c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   10c10:	blls	2eac80 <__assert_fail@plt+0x2e80ec>
   10c14:	qaddle	r4, sl, r5
   10c18:	andlt	r4, sp, r0, lsr r6
   10c1c:	svchi	0x00f0e8bd
   10c20:			; <UNDEFINED> instruction: 0xe7f12637
   10c24:	mcrr	7, 15, pc, ip, cr1	; <UNPREDICTABLE>
   10c28:	andeq	lr, r1, r0, lsl #5
   10c2c:	andeq	r0, r0, r0, lsl #6
   10c30:	andeq	fp, r0, lr, ror #10
   10c34:	strheq	lr, [r1], -r8
   10c38:	blmi	1563590 <__assert_fail@plt+0x15609fc>
   10c3c:	push	{r1, r3, r4, r5, r6, sl, lr}
   10c40:	strdlt	r4, [sp], r0
   10c44:	ldrcs	r7, [sl, -r6, lsl #16]
   10c48:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   10c4c:			; <UNDEFINED> instruction: 0xf04f930b
   10c50:	cdpcs	3, 0, cr0, cr0, cr0, {0}
   10c54:	addhi	pc, r9, r0
   10c58:	strmi	r4, [sp], -r4, lsl #12
   10c5c:			; <UNDEFINED> instruction: 0xf8d4f7ff
   10c60:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
   10c64:	addhi	pc, r1, r0, asr #32
   10c68:	cmnvc	r1, #-805306364	; 0xd0000004	; <UNPREDICTABLE>
   10c6c:	teqeq	r7, #192, 4	; <UNPREDICTABLE>
   10c70:	vqsub.s8	d4, d16, d13
   10c74:	stmdavc	r3!, {r1, r2, r7, pc}^
   10c78:	stmiavc	r0!, {r4, r5, r9, sl, fp, ip, sp}
   10c7c:	stceq	0, cr15, [sl], {79}	; 0x4f
   10c80:	blcc	c2f010 <__assert_fail@plt+0xc2c47c>
   10c84:	stmdbvc	r1!, {r4, r5, fp, ip, sp}
   10c88:			; <UNDEFINED> instruction: 0xf8943a30
   10c8c:	blx	348caa <__assert_fail@plt+0x346116>
   10c90:	ldmdbcc	r0!, {r1, r2, r8, r9, ip, sp}
   10c94:	strcs	pc, [r0], -ip, lsl #22
   10c98:	stmibvc	r0!, {r1, r5, r7, r8, fp, ip, sp, lr}^
   10c9c:	rndeqdp	f7, #0.5
   10ca0:			; <UNDEFINED> instruction: 0xf04f3a30
   10ca4:	ldmdacc	r0!, {r2, r5, r6, fp}
   10ca8:	tst	r1, ip, lsl #22	; <UNPREDICTABLE>
   10cac:	movwvs	pc, #15112	; 0x3b08	; <UNPREDICTABLE>
   10cb0:	strtvs	pc, [lr], -r0, asr #4
   10cb4:	andeq	pc, r2, #12, 22	; 0x3000
   10cb8:	stmib	sp, {r0, r1, r4, r5, r7, r9, lr}^
   10cbc:	andls	r3, sl, #8, 2
   10cc0:			; <UNDEFINED> instruction: 0x4618dd5f
   10cc4:			; <UNDEFINED> instruction: 0xf7fe9307
   10cc8:			; <UNDEFINED> instruction: 0xf46ffebf
   10ccc:			; <UNDEFINED> instruction: 0xf641638a
   10cd0:	vbic.i32	<illegal reg q10.5>, #12	; 0x0000000c
   10cd4:			; <UNDEFINED> instruction: 0xf8940111
   10cd8:			; <UNDEFINED> instruction: 0xf8948009
   10cdc:			; <UNDEFINED> instruction: 0xf894b00a
   10ce0:	blvc	9b4d14 <__assert_fail@plt+0x9b2180>
   10ce4:	mulge	sp, r4, r8
   10ce8:	blvc	fe961d90 <__assert_fail@plt+0xfe95f1fc>
   10cec:	sbcsne	pc, r2, #160, 10	; 0x28000000
   10cf0:	blls	1e1d60 <__assert_fail@plt+0x1df1cc>
   10cf4:	stmdale	r5, {r1, r3, r7, r9, lr}
   10cf8:	bge	27b928 <__assert_fail@plt+0x278d94>
   10cfc:			; <UNDEFINED> instruction: 0xf7fea908
   10d00:	blls	25088c <__assert_fail@plt+0x24dcf8>
   10d04:	andvc	pc, pc, #536870916	; 0x20000004
   10d08:	lfmle	f4, 4, [sl], #-588	; 0xfffffdb4
   10d0c:	stmdbcs	ip, {r0, r3, r8, fp, ip, pc}
   10d10:	stmdals	sl, {r0, r1, r2, r4, r5, sl, fp, ip, lr, pc}
   10d14:			; <UNDEFINED> instruction: 0xf1002900
   10d18:	svclt	0x00cc3cff
   10d1c:	andcs	r2, r1, #0, 4
   10d20:	svceq	0x001ef1bc
   10d24:			; <UNDEFINED> instruction: 0xf042bf88
   10d28:	b	1491534 <__assert_fail@plt+0x148e9a0>
   10d2c:	ldrdle	r7, [r8, -r3]!
   10d30:			; <UNDEFINED> instruction: 0xf1aa3d30
   10d34:			; <UNDEFINED> instruction: 0xf1a90a30
   10d38:			; <UNDEFINED> instruction: 0x3e300930
   10d3c:	ldmdaeq	r0!, {r3, r5, r7, r8, ip, sp, lr, pc}
   10d40:	bleq	c4d3f4 <__assert_fail@plt+0xc4a860>
   10d44:	andls	r2, r1, sl, lsl #4
   10d48:	bpl	2cf958 <__assert_fail@plt+0x2ccdc4>
   10d4c:	blx	b5156 <__assert_fail@plt+0xb25c2>
   10d50:	strtmi	r6, [r0], -r9, lsl #12
   10d54:	strlt	pc, [r8, #-2818]	; 0xfffff4fe
   10d58:	tstcs	r0, lr, lsl #20
   10d5c:	andsge	pc, r0, sp, asr #17
   10d60:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
   10d64:			; <UNDEFINED> instruction: 0xf7f15602
   10d68:	bmi	30c538 <__assert_fail@plt+0x3099a4>
   10d6c:	ldrbtmi	r4, [sl], #-2824	; 0xfffff4f8
   10d70:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   10d74:	subsmi	r9, sl, fp, lsl #22
   10d78:	ldrtmi	sp, [r8], -r5, lsl #2
   10d7c:	pop	{r0, r2, r3, ip, sp, pc}
   10d80:			; <UNDEFINED> instruction: 0x27378ff0
   10d84:			; <UNDEFINED> instruction: 0xf7f1e7f1
   10d88:	svclt	0x0000eb9c
   10d8c:	andeq	lr, r1, r8, lsl #1
   10d90:	andeq	r0, r0, r0, lsl #6
   10d94:	ldrdeq	fp, [r0], -r8
   10d98:	andeq	sp, r1, r6, asr pc
   10d9c:	eorcs	fp, r8, #56, 10	; 0xe000000
   10da0:	tstcs	r0, ip, lsl #12
   10da4:			; <UNDEFINED> instruction: 0xf7f14605
   10da8:	strtmi	lr, [r0], -r6, ror #26
   10dac:			; <UNDEFINED> instruction: 0xf7f1b13c
   10db0:	ldrdvs	lr, [r8, #-228]!	; 0xffffff1c
   10db4:	movwcs	fp, #304	; 0x130
   10db8:	rsbvs	r6, fp, r8, ror #20
   10dbc:	movwcs	fp, #32056	; 0x7d38
   10dc0:	ldclt	0, cr6, [r8, #-428]!	; 0xfffffe54
   10dc4:	stc	7, cr15, [r4, #-964]	; 0xfffffc3c
   10dc8:	rsbvs	fp, r8, #128, 4
   10dcc:	svclt	0x0000bd38
   10dd0:	svcmi	0x00f0e92d
   10dd4:			; <UNDEFINED> instruction: 0xf8d0b089
   10dd8:			; <UNDEFINED> instruction: 0xf1b88024
   10ddc:			; <UNDEFINED> instruction: 0xf0400f00
   10de0:			; <UNDEFINED> instruction: 0xf89080ac
   10de4:	strmi	r7, [r6], -r0, lsr #32
   10de8:			; <UNDEFINED> instruction: 0xf10007f8
   10dec:	rndvcd	f0, f6
   10df0:	andls	r6, r3, r4, ror r8
   10df4:	ldmvs	r0!, {r1, r2, r5, r7, r9, sl, lr}
   10df8:			; <UNDEFINED> instruction: 0xf0002a00
   10dfc:			; <UNDEFINED> instruction: 0xf8df81d7
   10e00:			; <UNDEFINED> instruction: 0xf04f4488
   10e04:	vmov.i16	d16, #768	; 0x0300
   10e08:	strmi	r0, [sp], -r0, lsl #21
   10e0c:	strls	r4, [r4], #-1148	; 0xfffffb84
   10e10:	ldrbtmi	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   10e14:	ldrbtmi	r4, [ip], #-1689	; 0xfffff967
   10e18:			; <UNDEFINED> instruction: 0xf8df9406
   10e1c:	ldrbtmi	r4, [ip], #-1140	; 0xfffffb8c
   10e20:	strne	lr, [r1], #-2509	; 0xfffff633
   10e24:	strbtmi	pc, [ip], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   10e28:	strls	r4, [r7], #-1148	; 0xfffffb84
   10e2c:	svceq	0x000cf1be
   10e30:	eorhi	pc, r1, #0, 4
   10e34:			; <UNDEFINED> instruction: 0xf01ee8df
   10e38:	cmpeq	r4, lr, lsr r0
   10e3c:	adceq	r0, pc, r2, asr #2
   10e40:	smulleq	r0, lr, ip, r0
   10e44:	ldrheq	r0, [r3], -sl
   10e48:	andseq	r0, r3, r3, lsl r0
   10e4c:			; <UNDEFINED> instruction: 0x012f0013
   10e50:	ldrmi	r0, [r9], r5, lsl #2
   10e54:			; <UNDEFINED> instruction: 0xf0002a00
   10e58:			; <UNDEFINED> instruction: 0xf04f81b1
   10e5c:	strtmi	r0, [sl], #-3591	; 0xfffff1f9
   10e60:	strbmi	r4, [fp], -ip, lsr #13
   10e64:	bl	fe8b6a80 <__assert_fail@plt+0xfe8b3eec>
   10e68:	strbtmi	r0, [r5], -ip, lsl #8
   10e6c:	blls	8eee4 <__assert_fail@plt+0x8c350>
   10e70:	svceq	0x002df1b9
   10e74:			; <UNDEFINED> instruction: 0xf1b9d04e
   10e78:			; <UNDEFINED> instruction: 0xf0000f3d
   10e7c:			; <UNDEFINED> instruction: 0xf1a98127
   10e80:	blx	17d3aac <__assert_fail@plt+0x17d0f18>
   10e84:			; <UNDEFINED> instruction: 0xf1bbfb8b
   10e88:	vrecps.f32	d0, d0, d7
   10e8c:	blx	ab1268 <__assert_fail@plt+0xaae6d4>
   10e90:			; <UNDEFINED> instruction: 0xf01bfb0b
   10e94:			; <UNDEFINED> instruction: 0xf0000f01
   10e98:	lgnnesm	f0, #0.5
   10e9c:	ldrmi	r3, [r9], r1, lsl #10
   10ea0:			; <UNDEFINED> instruction: 0xf896b11a
   10ea4:	ldrbeq	r7, [fp, r0, lsr #32]!
   10ea8:	bls	865b0 <__assert_fail@plt+0x83a1c>
   10eac:	ldrbtmi	r4, [r4], -fp, asr #12
   10eb0:	eors	r1, sp, r1, asr sl
   10eb4:	strtmi	r9, [ip], -r2, lsl #22
   10eb8:	blgt	8ef10 <__assert_fail@plt+0x8c37c>
   10ebc:			; <UNDEFINED> instruction: 0xf8133a01
   10ec0:	strbmi	lr, [r6, #0]!
   10ec4:	stmdacs	sl, {r0, r1, r2, r3, r8, ip, lr, pc}
   10ec8:	adchi	pc, pc, r0
   10ecc:	bcs	1ced8 <__assert_fail@plt+0x1a344>
   10ed0:	blls	1c4fec <__assert_fail@plt+0x1c2458>
   10ed4:			; <UNDEFINED> instruction: 0xf81e46a6
   10ed8:	bcc	83ae4 <__assert_fail@plt+0x80f50>
   10edc:	strbmi	r5, [r5, #-3101]!	; 0xfffff3e3
   10ee0:	addshi	pc, sp, r0
   10ee4:			; <UNDEFINED> instruction: 0xf1bc4674
   10ee8:	eorle	r0, sl, sl, lsl #30
   10eec:			; <UNDEFINED> instruction: 0xf0002a00
   10ef0:			; <UNDEFINED> instruction: 0xf0078169
   10ef4:	strbmi	r0, [fp], -r1, lsl #24
   10ef8:	blpl	8ef50 <__assert_fail@plt+0x8c3bc>
   10efc:	vstrcs	s6, [sl, #-4]
   10f00:	addhi	pc, r2, r0
   10f04:			; <UNDEFINED> instruction: 0xf1bcb112
   10f08:	rscsle	r0, r5, r0, lsl #30
   10f0c:	strcs	r9, [r1], #-2561	; 0xfffff5ff
   10f10:	and	r1, sp, r1, asr sl
   10f14:	svccs	0x00006977
   10f18:	mrshi	pc, (UNDEF: 13)	; <UNPREDICTABLE>
   10f1c:	strcc	r9, [r1, #-2561]	; 0xfffff5ff
   10f20:	bne	1478b3c <__assert_fail@plt+0x1475fa8>
   10f24:	andle	r1, r2, r2, ror #28
   10f28:			; <UNDEFINED> instruction: 0xf14007fc
   10f2c:	strcs	r8, [ip], #-141	; 0xffffff73
   10f30:	rsbsvs	r9, r4, r3, lsl #20
   10f34:			; <UNDEFINED> instruction: 0x763260b0
   10f38:			; <UNDEFINED> instruction: 0x46406019
   10f3c:	pop	{r0, r3, ip, sp, pc}
   10f40:	bcs	34f08 <__assert_fail@plt+0x32374>
   10f44:	teqhi	r4, r0	; <UNPREDICTABLE>
   10f48:	blgt	8efa0 <__assert_fail@plt+0x8c40c>
   10f4c:	bcc	58f54 <__assert_fail@plt+0x563c0>
   10f50:	svceq	0x002df1bc
   10f54:	andcs	fp, r1, r8, lsl #30
   10f58:	bcs	45674 <__assert_fail@plt+0x42ae0>
   10f5c:	bls	85648 <__assert_fail@plt+0x82ab4>
   10f60:	strcs	r4, [r2], #-1611	; 0xfffff9b5
   10f64:	ubfx	r1, r1, #20, #4
   10f68:	bcs	229d4 <__assert_fail@plt+0x1fe40>
   10f6c:	sbcshi	pc, r8, r0
   10f70:			; <UNDEFINED> instruction: 0xf815464b
   10f74:	bcc	63b80 <__assert_fail@plt+0x60fec>
   10f78:	eorle	r2, r7, sl, lsl #24
   10f7c:	mvnsle	r2, r0, lsl #20
   10f80:	strcs	r9, [r4], #-2561	; 0xfffff5ff
   10f84:			; <UNDEFINED> instruction: 0xe7d31a51
   10f88:			; <UNDEFINED> instruction: 0xf0002803
   10f8c:	andcc	r8, r1, r6, asr #1
   10f90:			; <UNDEFINED> instruction: 0xf0002a00
   10f94:	blls	1313b4 <__assert_fail@plt+0x12e820>
   10f98:			; <UNDEFINED> instruction: 0xf8153a01
   10f9c:			; <UNDEFINED> instruction: 0xf8134b01
   10fa0:	strmi	ip, [r4, #0]!
   10fa4:	bcs	4536c <__assert_fail@plt+0x427d8>
   10fa8:	tsthi	r1, r0	; <UNPREDICTABLE>
   10fac:	strbmi	r4, [fp], -ip, lsr #12
   10fb0:	blgt	8f008 <__assert_fail@plt+0x8c474>
   10fb4:			; <UNDEFINED> instruction: 0xf1bc3a01
   10fb8:	strtmi	r0, [r5], -sl, lsl #30
   10fbc:	svcge	0x0049f43f
   10fc0:	mvnsle	r2, r0, lsl #20
   10fc4:	strcs	r9, [r6], #-2561	; 0xfffff5ff
   10fc8:	sbfx	r1, r1, #20, #18
   10fcc:	bcs	22a38 <__assert_fail@plt+0x1fea4>
   10fd0:	rschi	pc, r3, r0
   10fd4:	strtmi	r1, [ip], ip, lsr #17
   10fd8:			; <UNDEFINED> instruction: 0xf81c464b
   10fdc:			; <UNDEFINED> instruction: 0xf1beeb01
   10fe0:	bl	fe914c10 <__assert_fail@plt+0xfe91207c>
   10fe4:	strbtmi	r0, [r5], -ip, lsl #4
   10fe8:	svcge	0x0033f43f
   10fec:	ldmibeq	fp!, {r1, r2, r3, ip, sp, lr, pc}^
   10ff0:	svceq	0x0020f1be
   10ff4:			; <UNDEFINED> instruction: 0xf1b9bf18
   10ff8:			; <UNDEFINED> instruction: 0xd1b50f09
   10ffc:	mvnle	r2, r0, lsl #20
   11000:	strcs	r9, [r5], #-2561	; 0xfffff5ff
   11004:			; <UNDEFINED> instruction: 0xe7931a51
   11008:	bcs	22a74 <__assert_fail@plt+0x1fee0>
   1100c:	sbcshi	pc, r0, r0
   11010:	ldrle	r0, [r9, #2045]	; 0x7fd
   11014:	strcs	r9, [r2], #-2561	; 0xfffff5ff
   11018:	bne	1459020 <__assert_fail@plt+0x145648c>
   1101c:	stmdacs	sl, {r3, r7, r8, r9, sl, sp, lr, pc}
   11020:	strtmi	fp, [r5], -r4, lsl #30
   11024:			; <UNDEFINED> instruction: 0xf0404674
   11028:	bcs	312f8 <__assert_fail@plt+0x2e764>
   1102c:	rschi	pc, r1, r0
   11030:	bcc	6f1d8 <__assert_fail@plt+0x6c644>
   11034:	ldmdacs	r0, {r0, r2, r5, r6, sl, fp, ip}^
   11038:	andcs	fp, r1, r8, lsl #30
   1103c:	andcs	sp, r0, r8, lsr #1
   11040:	stcls	7, cr14, [r1], {177}	; 0xb1
   11044:	bne	1862978 <__assert_fail@plt+0x185fde4>
   11048:	and	r4, r5, sl, lsr #8
   1104c:			; <UNDEFINED> instruction: 0xf43f4295
   11050:	ldrbeq	sl, [ip, lr, ror #30]!
   11054:	svcge	0x006bf53f
   11058:	blmi	8f0b4 <__assert_fail@plt+0x8c520>
   1105c:	mvnsle	r2, sl, lsl #24
   11060:	mlami	r0, r6, r8, pc	; <UNPREDICTABLE>
   11064:			; <UNDEFINED> instruction: 0xf0444295
   11068:			; <UNDEFINED> instruction: 0xf8860401
   1106c:			; <UNDEFINED> instruction: 0xf43f4020
   11070:			; <UNDEFINED> instruction: 0xf896af5e
   11074:	strb	r7, [ip, r0, lsr #32]!
   11078:	svceq	0x0080f019
   1107c:	streq	lr, [ip], #-2978	; 0xfffff45e
   11080:	subsle	r4, fp, r5, ror #12
   11084:	mlavc	r0, r6, r8, pc	; <UNPREDICTABLE>
   11088:	ldrmi	r4, [r9], r2, lsr #12
   1108c:	streq	pc, [r2], #-71	; 0xffffffb9
   11090:	eormi	pc, r0, r6, lsl #17
   11094:	stcls	7, cr14, [r1], {4}
   11098:	bne	18629cc <__assert_fail@plt+0x185fe38>
   1109c:	cdpeq	0, 0, cr15, cr1, cr7, {0}
   110a0:			; <UNDEFINED> instruction: 0xf814462c
   110a4:	bcc	83cb0 <__assert_fail@plt+0x8111c>
   110a8:	svceq	0x002df1bc
   110ac:	andle	r4, r9, r5, lsr #12
   110b0:			; <UNDEFINED> instruction: 0xf1beb112
   110b4:	rscsle	r0, r4, r0, lsl #30
   110b8:	ldr	r2, [r9, -fp, lsl #8]!
   110bc:	str	r4, [r8, -ip, lsr #12]
   110c0:	ldr	r4, [r6, -ip, lsr #12]
   110c4:			; <UNDEFINED> instruction: 0xf47f2a00
   110c8:	ldr	sl, [r0, -pc, lsr #30]!
   110cc:	svceq	0x0008f1be
   110d0:	streq	pc, [r1, #-261]	; 0xfffffefb
   110d4:	bls	80ce4 <__assert_fail@plt+0x7e150>
   110d8:			; <UNDEFINED> instruction: 0xf8029f03
   110dc:	ldmdbvs	r7!, {r0, r8, r9, fp, ip, sp, lr}^
   110e0:	andls	fp, r1, #8, 30
   110e4:	stcls	14, cr1, [r1], {98}	; 0x62
   110e8:	mvnslt	r1, r1, ror #20
   110ec:	rscle	r2, r3, r0, lsl #20
   110f0:	mlavc	r0, r6, r8, pc	; <UNPREDICTABLE>
   110f4:	ldrble	r0, [r1, #2044]	; 0x7fc
   110f8:			; <UNDEFINED> instruction: 0xf8c3e7de
   110fc:			; <UNDEFINED> instruction: 0xf6438000
   11100:	ldmdbvs	r0!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, ip, sp, lr}^
   11104:			; <UNDEFINED> instruction: 0xf7f16273
   11108:			; <UNDEFINED> instruction: 0xf8c6e9b6
   1110c:			; <UNDEFINED> instruction: 0xf8d68014
   11110:	strbmi	r8, [r0], -r4, lsr #32
   11114:	pop	{r0, r3, ip, sp, pc}
   11118:	bcs	350e0 <__assert_fail@plt+0x3254c>
   1111c:	svcge	0x0028f47f
   11120:	strbmi	r9, [fp], -r1, lsl #20
   11124:	bne	145a13c <__assert_fail@plt+0x14575a8>
   11128:	bcs	4ad38 <__assert_fail@plt+0x481a4>
   1112c:	mrcge	4, 7, APSR_nzcv, cr15, cr15, {1}
   11130:	mlavc	r0, r6, r8, pc	; <UNPREDICTABLE>
   11134:	bl	fe8cad1c <__assert_fail@plt+0xfe8c8188>
   11138:	strbtmi	r0, [r5], -ip, lsl #8
   1113c:			; <UNDEFINED> instruction: 0xf8179f07
   11140:			; <UNDEFINED> instruction: 0xf1b99009
   11144:			; <UNDEFINED> instruction: 0xd09d0fff
   11148:	svceq	0x0007f1be
   1114c:	svcls	0x0001d044
   11150:	svceq	0x0008f1be
   11154:	mulpl	ip, sp, r9
   11158:	bleq	8d57c <__assert_fail@plt+0x8a9e8>
   1115c:			; <UNDEFINED> instruction: 0xf1bed04f
   11160:	rsble	r0, r2, r9, lsl #30
   11164:			; <UNDEFINED> instruction: 0xf0099f01
   11168:	b	115366c <__assert_fail@plt+0x1150ad8>
   1116c:	blx	17d3598 <__assert_fail@plt+0x17d0a04>
   11170:	strls	pc, [r3, #-1417]	; 0xfffffa77
   11174:	stccs	0, cr7, [r0], {61}	; 0x3d
   11178:			; <UNDEFINED> instruction: 0xf896d071
   1117c:	strbeq	r4, [r5, r0, lsr #32]!
   11180:	strbtle	r9, [ip], #-1029	; 0xfffffbfb
   11184:	cdpeq	0, 0, cr15, cr7, cr15, {2}
   11188:	andlt	pc, r4, sp, asr #17
   1118c:	andcc	lr, r1, fp, ror #12
   11190:	bcs	22b68 <__assert_fail@plt+0x1ffd4>
   11194:	mrcge	4, 4, APSR_nzcv, cr13, cr15, {3}
   11198:	bls	8ad24 <__assert_fail@plt+0x88190>
   1119c:	bne	145a1b8 <__assert_fail@plt+0x1457624>
   111a0:	bls	8acc0 <__assert_fail@plt+0x8812c>
   111a4:	strcs	r4, [r3], #-1611	; 0xfffff9b5
   111a8:			; <UNDEFINED> instruction: 0xe6c11a51
   111ac:	ldrt	r4, [pc], r1, asr #12
   111b0:	strbmi	r9, [fp], -r1, lsl #16
   111b4:	bne	105a1c4 <__assert_fail@plt+0x1057630>
   111b8:	ssat	r4, #26, r0, lsl #12
   111bc:	strcs	r9, [r7], #-2561	; 0xfffff5ff
   111c0:	ssat	r1, #22, r1, asr #20
   111c4:	strbmi	r9, [fp], -r1, lsl #20
   111c8:	bne	145a1d4 <__assert_fail@plt+0x1457640>
   111cc:	bls	8ac94 <__assert_fail@plt+0x88100>
   111d0:	strcs	r4, [r6], #-1611	; 0xfffff9b5
   111d4:	ssat	r1, #12, r1, asr #20
   111d8:	stmibeq	r9, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}
   111dc:			; <UNDEFINED> instruction: 0xf589fa5f
   111e0:	cfstr32cs	mvfx9, [r0], {3}
   111e4:	stcls	0, cr13, [r5], {55}	; 0x37
   111e8:	ldrtle	r0, [r4], #-2021	; 0xfffff81b
   111ec:	cdpeq	0, 0, cr15, cr8, cr15, {2}
   111f0:	stmdals	r1, {r0, r3, r4, r5, r9, sl, sp, lr, pc}
   111f4:	strcs	r4, [r3], #-1611	; 0xfffff9b5
   111f8:	ldrmi	r1, [r0], -r1, asr #20
   111fc:	b	140ac64 <__assert_fail@plt+0x14080d0>
   11200:	vabdl.u8	<illegal reg q8.5>, d9, d9
   11204:	b	1157610 <__assert_fail@plt+0x1154a7c>
   11208:	stcls	14, cr0, [r1, #-36]	; 0xffffffdc
   1120c:	and	pc, r0, r5, lsl #17
   11210:	strls	fp, [r3, #-765]	; 0xfffffd03
   11214:			; <UNDEFINED> instruction: 0xf896b33c
   11218:	strls	r4, [r5], #-32	; 0xffffffe0
   1121c:	strtle	r0, [r2], #-2020	; 0xfffff81c
   11220:	cdpeq	0, 0, cr15, cr9, cr15, {2}
   11224:	andlt	pc, r4, sp, asr #17
   11228:	b	140aaa4 <__assert_fail@plt+0x1407f10>
   1122c:	vabdl.u8	<illegal reg q8.5>, d25, d9
   11230:	b	1153844 <__assert_fail@plt+0x1150cb0>
   11234:	stcls	14, cr0, [r1, #-36]	; 0xffffffdc
   11238:	and	pc, r0, r5, lsl #17
   1123c:	strls	fp, [r3, #-765]	; 0xfffffd03
   11240:			; <UNDEFINED> instruction: 0xf896b1ac
   11244:	strbeq	r4, [r7, r0, lsr #32]!
   11248:	ldrle	r9, [r0], #-1029	; 0xfffffbfb
   1124c:	cdpeq	0, 0, cr15, cr10, cr15, {2}
   11250:	andlt	pc, r4, sp, asr #17
   11254:	bls	8aa78 <__assert_fail@plt+0x87ee4>
   11258:	bne	145a280 <__assert_fail@plt+0x14576ec>
   1125c:	bl	feb0ac04 <__assert_fail@plt+0xfeb08070>
   11260:	strcs	r0, [r7], #-257	; 0xfffffeff
   11264:	bl	feb0abfc <__assert_fail@plt+0xfeb08068>
   11268:	strcs	r0, [r9], #-257	; 0xfffffeff
   1126c:	bl	feb0abf4 <__assert_fail@plt+0xfeb08060>
   11270:	strcs	r0, [sl], #-257	; 0xfffffeff
   11274:	bmi	24abec <__assert_fail@plt+0x248058>
   11278:	stmdami	r8, {r2, r5, r6, r7, r8, sp}
   1127c:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
   11280:			; <UNDEFINED> instruction: 0xf7fd3280
   11284:	svclt	0x0000f885
   11288:	andeq	fp, r0, ip, lsr #9
   1128c:	andeq	fp, r0, sl, lsr #9
   11290:	andeq	fp, r0, r2, lsr #9
   11294:	andeq	fp, r0, r4, lsr #9
   11298:	andeq	fp, r0, r0, asr r0
   1129c:	andeq	fp, r0, r2, lsr #32
   112a0:			; <UNDEFINED> instruction: 0x4604b510
   112a4:			; <UNDEFINED> instruction: 0xf7f16940
   112a8:	bvs	184b648 <__assert_fail@plt+0x1848ab4>
   112ac:	cmnvs	r3, r0, lsl #6
   112b0:			; <UNDEFINED> instruction: 0xf894b928
   112b4:			; <UNDEFINED> instruction: 0xf0133020
   112b8:	svclt	0x00180f02
   112bc:	ldclt	0, cr2, [r0, #-356]	; 0xfffffe9c
   112c0:	svcmi	0x00f0e92d
   112c4:	stmdaeq	r7, {r0, r8, ip, sp, lr, pc}
   112c8:			; <UNDEFINED> instruction: 0xf1b8b083
   112cc:	tstls	r1, r8, lsl #30
   112d0:	sbchi	pc, sl, r0, lsl #1
   112d4:	ldmeq	r8, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}^
   112d8:	bicmi	pc, sp, #76, 12	; 0x4c00000
   112dc:	bicmi	pc, ip, #204, 12	; 0xcc00000
   112e0:	blx	fe8e2cee <__assert_fail@plt+0xfe8e015a>
   112e4:	ldmeq	fp, {r3, r8, r9, sp}
   112e8:	strmi	r0, [r3], #-152	; 0xffffff68
   112ec:	movweq	lr, #15272	; 0x3ba8
   112f0:	blcs	a2358 <__assert_fail@plt+0x9f7c4>
   112f4:	movwcs	fp, #3980	; 0xf8c
   112f8:	bl	d9f04 <__assert_fail@plt+0xd7370>
   112fc:			; <UNDEFINED> instruction: 0xf7f00040
   11300:			; <UNDEFINED> instruction: 0x4603efda
   11304:	stmdacs	r0, {ip, pc}
   11308:	adchi	pc, sl, r0
   1130c:	svceq	0x0004f1b8
   11310:	tsthi	lr, r0, asr #4	; <UNPREDICTABLE>
   11314:			; <UNDEFINED> instruction: 0xf1094c89
   11318:	movwcc	r0, #33029	; 0x8105
   1131c:			; <UNDEFINED> instruction: 0xf811447c
   11320:			; <UNDEFINED> instruction: 0xf1a86c04
   11324:			; <UNDEFINED> instruction: 0xf8110805
   11328:			; <UNDEFINED> instruction: 0xf1b80c02
   1132c:			; <UNDEFINED> instruction: 0xf8110f04
   11330:	strmi	ip, [r9], r5, lsl #24
   11334:	stccs	8, cr15, [r3], {17}
   11338:	strne	lr, [r6, #-2639]	; 0xfffff5b1
   1133c:	stcvc	8, cr15, [r1], {17}
   11340:	ldreq	pc, [r0, #-5]
   11344:			; <UNDEFINED> instruction: 0x0e8cea4f
   11348:	beq	ff04bc8c <__assert_fail@plt+0xff0490f8>
   1134c:	ldrne	lr, [r2, #-2629]	; 0xfffff5bb
   11350:	subeq	lr, r2, #323584	; 0x4f000
   11354:	cdpeq	0, 1, cr15, cr12, cr14, {0}
   11358:	andseq	pc, lr, #2
   1135c:	beq	64d38c <__assert_fail@plt+0x64a7f8>
   11360:	vfnmane.f32	s28, s12, s28
   11364:	sbcsne	lr, r0, #270336	; 0x42000
   11368:	bne	160bc98 <__assert_fail@plt+0x1609104>
   1136c:	vldmiaeq	ip, {s29-s107}
   11370:	strbeq	pc, [r4], -r6, asr #7	; <UNPREDICTABLE>
   11374:	addeq	pc, r4, r0, asr #7
   11378:	ldreq	pc, [pc, -r7]
   1137c:	andgt	pc, ip, r4, lsl r8	; <UNPREDICTABLE>
   11380:			; <UNDEFINED> instruction: 0xf814469b
   11384:			; <UNDEFINED> instruction: 0xf101e00e
   11388:	stfpls	f0, [r6, #20]!
   1138c:	movweq	pc, #33027	; 0x8103	; <UNPREDICTABLE>
   11390:	stcpl	13, cr5, [r2], #404	; 0x194
   11394:			; <UNDEFINED> instruction: 0xf8145c20
   11398:	stclpl	0, cr10, [r7, #40]!	; 0x28
   1139c:	ldcgt	8, cr15, [r0], {3}
   113a0:	stc	8, cr15, [pc], {3}
   113a4:	stcvs	8, cr15, [lr], {3}
   113a8:	stcpl	8, cr15, [sp], {3}
   113ac:	stccs	8, cr15, [ip], {3}
   113b0:	stceq	8, cr15, [fp], {3}
   113b4:	stcge	8, cr15, [sl], {3}
   113b8:	stcvc	8, cr15, [r9], {3}
   113bc:			; <UNDEFINED> instruction: 0xf108d8af
   113c0:			; <UNDEFINED> instruction: 0xf1b838ff
   113c4:	vmax.f32	d0, d0, d3
   113c8:	ldm	pc, {r1, r2, r4, r5, r7, pc}^	; <UNPREDICTABLE>
   113cc:	ldrbvs	pc, [r7, -r8]	; <UNPREDICTABLE>
   113d0:			; <UNDEFINED> instruction: 0xf8990287
   113d4:			; <UNDEFINED> instruction: 0xf10b6000
   113d8:			; <UNDEFINED> instruction: 0xf8990007
   113dc:			; <UNDEFINED> instruction: 0xf8995001
   113e0:	adcseq	r2, r4, r2
   113e4:			; <UNDEFINED> instruction: 0xf8994b56
   113e8:			; <UNDEFINED> instruction: 0x012f1003
   113ec:	ldreq	pc, [ip], #-4
   113f0:	b	11225e4 <__assert_fail@plt+0x111fa50>
   113f4:			; <UNDEFINED> instruction: 0xf0071495
   113f8:	vorr.i32	d16, #-805306368	; 0xd0000000
   113fc:	b	11d2914 <__assert_fail@plt+0x11cfd80>
   11400:	subseq	r1, r2, r2, lsl r7
   11404:			; <UNDEFINED> instruction: 0xf81308f6
   11408:			; <UNDEFINED> instruction: 0xf002c005
   1140c:	sbceq	r0, sp, lr, lsl r2
   11410:	sbcsne	lr, r1, #270336	; 0x42000
   11414:	ldreq	pc, [r8, #-5]
   11418:	orreq	pc, r4, r1, asr #7
   1141c:	and	pc, r2, r3, lsl r8	; <UNPREDICTABLE>
   11420:	ldcpl	13, cr5, [lr, #112]	; 0x70
   11424:	ldclpl	13, cr5, [sl, #-892]	; 0xfffffc84
   11428:			; <UNDEFINED> instruction: 0xf88b5c5b
   1142c:			; <UNDEFINED> instruction: 0xf88b4001
   11430:			; <UNDEFINED> instruction: 0xf88b6000
   11434:			; <UNDEFINED> instruction: 0xf88bc002
   11438:			; <UNDEFINED> instruction: 0xf88b7003
   1143c:			; <UNDEFINED> instruction: 0xf88be004
   11440:			; <UNDEFINED> instruction: 0xf88b2006
   11444:	blls	5d460 <__assert_fail@plt+0x5a8cc>
   11448:	bicmi	pc, sp, ip, asr #12
   1144c:	bicmi	pc, ip, ip, asr #13
   11450:	movwcc	r2, #16896	; 0x4200
   11454:	blx	fe86d466 <__assert_fail@plt+0xfe86a8d2>
   11458:	stmdbls	r0, {r0, r1, r8, r9, ip}
   1145c:	strbpl	r0, [sl], #2203	; 0x89b
   11460:	andlt	r9, r3, r0, lsl #16
   11464:	svchi	0x00f0e8bd
   11468:	ldmib	ip, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1146c:	andls	r2, r0, #0, 4
   11470:	andvs	r2, r3, r6, lsl r3
   11474:	andlt	r9, r3, r0, lsl #16
   11478:	svchi	0x00f0e8bd
   1147c:	mulcs	r0, r9, r8
   11480:	blmi	c22de8 <__assert_fail@plt+0xc20254>
   11484:	ldrbtmi	r0, [fp], #-145	; 0xffffff6f
   11488:			; <UNDEFINED> instruction: 0xf00108d2
   1148c:	ldfpls	f0, [sl], {28}
   11490:			; <UNDEFINED> instruction: 0xf8005c5b
   11494:			; <UNDEFINED> instruction: 0xf88b2b02
   11498:	ldrb	r3, [r4, r1]
   1149c:	mulmi	r0, r9, r8
   114a0:	andeq	pc, r4, fp, lsl #2
   114a4:	mulcs	r1, r9, r8
   114a8:	adceq	r4, r1, r7, lsr #22
   114ac:	tsteq	r5, r4, ror #17
   114b0:	tsteq	ip, r1	; <UNPREDICTABLE>
   114b4:	b	10626a8 <__assert_fail@plt+0x105fb14>
   114b8:			; <UNDEFINED> instruction: 0xf0051192
   114bc:	vorr.i32	d16, #10485760	; 0x00a00000
   114c0:	lfmpl	f0, 2, [lr], {68}	; 0x44
   114c4:	ldclpl	13, cr5, [r9, #-112]	; 0xffffff90
   114c8:			; <UNDEFINED> instruction: 0xf88b5c9b
   114cc:			; <UNDEFINED> instruction: 0xf88b6001
   114d0:			; <UNDEFINED> instruction: 0xf88b4000
   114d4:			; <UNDEFINED> instruction: 0xf88b1003
   114d8:	ldr	r3, [r4, r2]!
   114dc:	mulne	r1, r9, r8
   114e0:	andeq	pc, r5, fp, lsl #2
   114e4:	mulvs	r0, r9, r8
   114e8:	mulcs	r2, r9, r8
   114ec:	blmi	5d1924 <__assert_fail@plt+0x5ced90>
   114f0:			; <UNDEFINED> instruction: 0xf00400b5
   114f4:	b	111253c <__assert_fail@plt+0x110f9a8>
   114f8:			; <UNDEFINED> instruction: 0xf0051412
   114fc:	subseq	r0, r2, ip, lsl r5
   11500:	b	11626f4 <__assert_fail@plt+0x115fb60>
   11504:	ldmeq	r6!, {r0, r4, r7, r8, sl, ip}^
   11508:	smlalbteq	pc, r4, r1, r3	; <UNPREDICTABLE>
   1150c:	andseq	pc, lr, #2
   11510:	ldcpl	13, cr5, [ip, #-380]	; 0xfffffe84
   11514:	ldcpl	13, cr5, [sl], {157}	; 0x9d
   11518:			; <UNDEFINED> instruction: 0xf88b5c5b
   1151c:			; <UNDEFINED> instruction: 0xf88b7001
   11520:			; <UNDEFINED> instruction: 0xf88b5000
   11524:			; <UNDEFINED> instruction: 0xf88b4003
   11528:			; <UNDEFINED> instruction: 0xf88b2004
   1152c:	str	r3, [sl, r2]
   11530:	ldrdlt	pc, [r0], -sp
   11534:	ldrbmi	lr, [r8], -r3, asr #14
   11538:	svclt	0x0000e785
   1153c:	andeq	fp, r0, ip, lsr r0
   11540:	andeq	sl, r0, r8, ror #30
   11544:	ldrdeq	sl, [r0], -r2
   11548:	andeq	sl, r0, r4, lsr #29
   1154c:	andeq	sl, r0, r8, asr lr
   11550:	mvnsmi	lr, sp, lsr #18
   11554:	strmi	r4, [ip], -r6, lsl #12
   11558:			; <UNDEFINED> instruction: 0x4617461d
   1155c:	stmdbcs	r0, {r1, r3, r4, r5, r7, r8, r9, ip, sp, pc}
   11560:			; <UNDEFINED> instruction: 0xf005d04b
   11564:	ldmdbne	r2!, {r0, sl, fp}
   11568:			; <UNDEFINED> instruction: 0x46344639
   1156c:	cdpeq	0, 3, cr15, cr10, cr15, {2}
   11570:	blcc	8f5c8 <__assert_fail@plt+0x8ca34>
   11574:	blcs	fe7d879c <__assert_fail@plt+0xfe7d5c08>
   11578:	ldrne	lr, [r3, #-2639]	; 0xfffff5b1
   1157c:	teqeq	r7, #1073741825	; 0x40000001	; <UNPREDICTABLE>
   11580:			; <UNDEFINED> instruction: 0xf105bf98
   11584:	andvc	r0, fp, r0, lsr r3
   11588:	stccc	8, cr15, [r1], {20}
   1158c:	movweq	pc, #61443	; 0xf003	; <UNPREDICTABLE>
   11590:			; <UNDEFINED> instruction: 0xf1032b09
   11594:	svclt	0x00980537
   11598:	ldreq	pc, [r0, #-259]!	; 0xfffffefd
   1159c:	subvc	r4, sp, r2, lsr #5
   115a0:	adcmi	sp, r6, #16
   115a4:	movwcs	fp, #3852	; 0xf0c
   115a8:	movweq	pc, #4108	; 0x100c	; <UNPREDICTABLE>
   115ac:			; <UNDEFINED> instruction: 0xf881b11b
   115b0:	tstcc	r3, r2
   115b4:			; <UNDEFINED> instruction: 0x4601e7dc
   115b8:			; <UNDEFINED> instruction: 0x4640e7da
   115bc:	mrc	7, 3, APSR_nzcv, cr10, cr0, {7}
   115c0:			; <UNDEFINED> instruction: 0x4607b110
   115c4:	andvc	r2, r3, r0, lsl #6
   115c8:	pop	{r3, r4, r5, r9, sl, lr}
   115cc:	ldfned	f0, [r9], {240}	; 0xf0
   115d0:			; <UNDEFINED> instruction: 0xf004fb01
   115d4:	stmdaeq	r1, {r8, ip, sp, lr, pc}
   115d8:	rscle	r2, lr, r0, lsl #24
   115dc:	stc2	0, cr15, [r0, #-24]!	; 0xffffffe8
   115e0:	smlatble	r6, r0, r2, r4
   115e4:			; <UNDEFINED> instruction: 0xf7f04640
   115e8:	stmdacs	r0, {r1, r2, r5, r6, r9, sl, fp, sp, lr, pc}
   115ec:	strmi	sp, [r7], -ip, ror #1
   115f0:			; <UNDEFINED> instruction: 0x200ce7b7
   115f4:	ldmib	r8!, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   115f8:	ldrmi	lr, [r0], -r6, ror #15
   115fc:	svclt	0x0000e7e2
   11600:	mvnsmi	lr, #737280	; 0xb4000
   11604:			; <UNDEFINED> instruction: 0xf8904606
   11608:	ldrmi	r9, [r0], r0
   1160c:	rsble	r2, fp, r0, lsl #20
   11610:	ldcne	8, cr1, [r5], #544	; 0x220
   11614:	cdpne	8, 4, cr3, cr10, cr1, {0}
   11618:	teqeq	r0, #1073741866	; 0x4000002a	; <UNPREDICTABLE>
   1161c:	strteq	pc, [r0], #-41	; 0xffffffd7
   11620:	sbcslt	r3, fp, #16640	; 0x4100
   11624:	svclt	0x00882c05
   11628:	stmdble	r3, {r0, r3, r8, r9, fp, sp}
   1162c:	rscscc	pc, pc, pc, asr #32
   11630:	mvnshi	lr, #12386304	; 0xbd0000
   11634:	stcgt	8, cr15, [r1], {21}
   11638:			; <UNDEFINED> instruction: 0xf1ac462f
   1163c:			; <UNDEFINED> instruction: 0xf02c0430
   11640:			; <UNDEFINED> instruction: 0xf1ae0e20
   11644:	rsclt	r0, r4, #1040	; 0x410
   11648:	svceq	0x0005f1be
   1164c:	stccs	15, cr11, [r9], {136}	; 0x88
   11650:			; <UNDEFINED> instruction: 0xf1b9d8ec
   11654:	stmdble	r3!, {r0, r3, r4, r5, r8, r9, sl, fp}
   11658:	svceq	0x0046f1b9
   1165c:			; <UNDEFINED> instruction: 0xf1a9d81e
   11660:	tsteq	fp, r7, lsr r3
   11664:			; <UNDEFINED> instruction: 0xf1bcb2db
   11668:	stmdble	r7, {r0, r3, r4, r5, r8, r9, sl, fp}
   1166c:	svceq	0x0046f1bc
   11670:			; <UNDEFINED> instruction: 0xf1acbf94
   11674:			; <UNDEFINED> instruction: 0xf1ac0437
   11678:	rsclt	r0, r4, #1459617792	; 0x57000000
   1167c:	stfeqd	f7, [r1], {2}
   11680:	mvfeqs	f7, f2
   11684:	strtmi	r4, [r3], #-1412	; 0xfffffa7c
   11688:	streq	pc, [r2, #-261]	; 0xfffffefb
   1168c:	streq	lr, [r1], #-2990	; 0xfffff452
   11690:	andle	r7, r8, r3, asr r0
   11694:	stcls	8, cr15, [r2], {21}
   11698:	ldr	r4, [sp, r2, ror #12]!
   1169c:	cmpeq	r7, #1073741866	; 0x4000002a	; <UNPREDICTABLE>
   116a0:	sbcslt	r0, fp, #-1073741818	; 0xc0000006
   116a4:			; <UNDEFINED> instruction: 0xf897e7df
   116a8:			; <UNDEFINED> instruction: 0xf1b99000
   116ac:	andsle	r0, r6, r0, lsl #30
   116b0:	svceq	0x0080f019
   116b4:			; <UNDEFINED> instruction: 0xf7f1d1ba
   116b8:	stmdavs	r3, {r1, r6, fp, sp, lr, pc}
   116bc:	ands	pc, r9, r3, lsr r8	; <UNPREDICTABLE>
   116c0:	cdppl	4, 0, cr15, cr0, cr14, {4}
   116c4:	cdpcc	3, 4, cr15, cr0, cr14, {6}
   116c8:	svclt	0x000c45a0
   116cc:			; <UNDEFINED> instruction: 0xf04e4674
   116d0:	cfstrscs	mvf0, [r0], {1}
   116d4:	strcc	sp, [r1, -sl, lsr #3]
   116d8:	pop	{r3, r4, r5, r7, r8, r9, fp, ip}
   116dc:	strbmi	r8, [r4, #-1016]	; 0xfffffc08
   116e0:	blne	fee45d78 <__assert_fail@plt+0xfee431e4>
   116e4:	mvnshi	lr, #12386304	; 0xbd0000
   116e8:	svceq	0x0000f1b9
   116ec:	strbmi	sp, [r8], -r1, lsl #2
   116f0:			; <UNDEFINED> instruction: 0x4644e79e
   116f4:			; <UNDEFINED> instruction: 0xe7db4637
   116f8:	mvnsmi	lr, #737280	; 0xb4000
   116fc:	ldrmi	r4, [r1], r5, lsl #12
   11700:	rsble	r2, pc, r0, lsl #20
   11704:	cdpne	6, 4, cr2, cr8, cr0, {0}
   11708:	ldrtmi	r4, [r1], -ip, lsr #12
   1170c:			; <UNDEFINED> instruction: 0xf8942901
   11710:	subsle	lr, r8, r0
   11714:			; <UNDEFINED> instruction: 0xf1beb156
   11718:	subsle	r0, sl, sl, lsr pc
   1171c:	rscscc	pc, pc, pc, asr #32
   11720:	mvnshi	lr, #12386304	; 0xbd0000
   11724:	mul	r1, r4, r8
   11728:	strmi	r3, [lr], -r1, lsl #8
   1172c:	teqeq	r0, #-2147483605	; 0x8000002b	; <UNPREDICTABLE>
   11730:	streq	pc, [r0, -lr, lsr #32]!
   11734:	sbcslt	r3, fp, #260	; 0x104
   11738:	svclt	0x00882f05
   1173c:	stmiale	sp!, {r0, r3, r8, r9, fp, sp}^
   11740:	mulgt	r1, r4, r8
   11744:	ldreq	pc, [r0, -ip, lsr #3]!
   11748:	stmdaeq	r0!, {r2, r3, r5, ip, sp, lr, pc}
   1174c:	stmdaeq	r1, {r3, r5, r7, r8, ip, sp, lr, pc}^
   11750:			; <UNDEFINED> instruction: 0xf1b8b2ff
   11754:	svclt	0x00880f05
   11758:	ldmle	pc, {r0, r3, r8, r9, sl, fp, sp}^	; <UNPREDICTABLE>
   1175c:	svceq	0x0039f1be
   11760:			; <UNDEFINED> instruction: 0xf1bed92e
   11764:	stmdale	r9!, {r1, r2, r6, r8, r9, sl, fp}
   11768:	teqeq	r7, #-2147483605	; 0x8000002b	; <UNPREDICTABLE>
   1176c:	sbcslt	r0, fp, #-1073741818	; 0xc0000006
   11770:	svceq	0x0039f1bc
   11774:			; <UNDEFINED> instruction: 0xf1bcd907
   11778:	svclt	0x00940f46
   1177c:	ldreq	pc, [r7, -ip, lsr #3]!
   11780:	ldrbeq	pc, [r7, -ip, lsr #3]	; <UNPREDICTABLE>
   11784:	strdcc	fp, [r1, -pc]
   11788:	strmi	r4, [r9, #1083]	; 0x43b
   1178c:	streq	pc, [r2], #-260	; 0xfffffefc
   11790:			; <UNDEFINED> instruction: 0xf800460f
   11794:			; <UNDEFINED> instruction: 0xd1b93f01
   11798:	cdpcs	8, 3, cr7, cr10, cr6, {1}
   1179c:	strhlt	sp, [r6, #14]!
   117a0:	ldrtle	r0, [fp], #1586	; 0x632
   117a4:	svc	0x00caf7f0
   117a8:			; <UNDEFINED> instruction: 0xf8336803
   117ac:	ldreq	r3, [fp], #22
   117b0:	ldrmi	sp, [r9, #1460]!	; 0x5b4
   117b4:	strcc	fp, [r1], #-3848	; 0xfffff0f8
   117b8:			; <UNDEFINED> instruction: 0xe7afd011
   117bc:	cmpeq	r7, #-2147483605	; 0x8000002b	; <UNPREDICTABLE>
   117c0:	sbcslt	r0, fp, #-1073741818	; 0xc0000006
   117c4:			; <UNDEFINED> instruction: 0xf1bee7d4
   117c8:	adcle	r0, fp, sl, lsr pc
   117cc:			; <UNDEFINED> instruction: 0xd1a52e00
   117d0:			; <UNDEFINED> instruction: 0xf894e7ac
   117d4:	strcc	lr, [r1], #-1
   117d8:	ldrmi	lr, [r9, #1960]!	; 0x7a8
   117dc:	blne	1845e5c <__assert_fail@plt+0x18432c8>
   117e0:	mvnshi	lr, #12386304	; 0xbd0000
   117e4:	ldrmi	r4, [r7], -r4, lsl #12
   117e8:	svclt	0x0000e7d6
   117ec:	strt	r2, [pc], r0, lsl #6
   117f0:	strt	r2, [sp], r1, lsl #6
   117f4:	svcmi	0x00f8e92d
   117f8:	strmi	r4, [sl], r0, lsl #13
   117fc:			; <UNDEFINED> instruction: 0x46994693
   11800:	movwcs	fp, #275	; 0x113
   11804:	andcc	pc, r0, r9, asr #17
   11808:	strcs	r4, [r0, -r5, asr #12]
   1180c:	andsvs	pc, r7, r8, lsl r8	; <UNPREDICTABLE>
   11810:	strteq	pc, [r0], #-38	; 0xffffffda
   11814:	teqeq	r0, #-2147483607	; 0x80000029	; <UNPREDICTABLE>
   11818:	blcs	260924 <__assert_fail@plt+0x25dd90>
   1181c:	stccs	15, cr11, [r5], {136}	; 0x88
   11820:	stmdavc	ip!, {r0, r1, r3, fp, ip, lr, pc}^
   11824:	nopeq	{36}	; 0x24
   11828:	blcc	10608f0 <__assert_fail@plt+0x105dd5c>
   1182c:	svclt	0x00882c09
   11830:	stmdale	r2, {r0, r2, r8, r9, fp, sp}
   11834:	strcc	r3, [r1, -r2, lsl #10]
   11838:	smlalttlt	lr, r6, r8, r7
   1183c:	strbtle	r0, [r4], #-1586	; 0xfffff9ce
   11840:	svc	0x007cf7f0
   11844:			; <UNDEFINED> instruction: 0xf8336803
   11848:	ldreq	r3, [fp], #22
   1184c:	strbmi	sp, [r5, #-1373]	; 0xfffffaa3
   11850:			; <UNDEFINED> instruction: 0xf815d003
   11854:	blcs	c20864 <__assert_fail@plt+0xc1dcd0>
   11858:	strcc	sp, [r1, -lr, asr #32]
   1185c:			; <UNDEFINED> instruction: 0xf1ba2001
   11860:	eorsle	r0, fp, r0, lsl #30
   11864:	ldmdale	r0, {r0, r1, r2, r3, r4, r6, r8, sl, lr}^
   11868:	ldrbtcc	pc, [pc], #266	; 11870 <__assert_fail@plt+0xecdc>	; <UNPREDICTABLE>
   1186c:	tstcs	r0, r5, asr #12
   11870:	andsgt	pc, r1, r8, lsl r8	; <UNPREDICTABLE>
   11874:	eorseq	pc, r0, #172, 2	; 0x2b
   11878:	nopeq	{44}	; 0x2c
   1187c:	sbcslt	r3, r2, #66560	; 0x10400
   11880:	svclt	0x00882a09
   11884:	stmdale	r5!, {r0, r2, r8, r9, fp, sp}
   11888:			; <UNDEFINED> instruction: 0xf1a6786e
   1188c:			; <UNDEFINED> instruction: 0xf0260330
   11890:			; <UNDEFINED> instruction: 0xf1ae0e20
   11894:	sbcslt	r0, fp, #1040	; 0x410
   11898:	svclt	0x00882b09
   1189c:	svceq	0x0005f1be
   118a0:			; <UNDEFINED> instruction: 0xf1bcd818
   118a4:	stmdble	r4!, {r0, r3, r4, r5, r8, r9, sl, fp}
   118a8:	svceq	0x0046f1bc
   118ac:			; <UNDEFINED> instruction: 0xf1acd81f
   118b0:	tsteq	r2, r7, lsr r2
   118b4:	mrccs	2, 1, fp, cr9, cr2, {6}
   118b8:	vmlacs.f16	s27, s12, s12	; <UNPREDICTABLE>
   118bc:			; <UNDEFINED> instruction: 0xf1a6bf94
   118c0:			; <UNDEFINED> instruction: 0xf1a60337
   118c4:	sbcslt	r0, fp, #1543503873	; 0x5c000001
   118c8:	tstcc	r1, sl, lsl r4
   118cc:			; <UNDEFINED> instruction: 0xf8043502
   118d0:	strb	r2, [sp, r1, lsl #30]
   118d4:	movwcs	fp, #272	; 0x110
   118d8:	andcc	pc, r1, sl, lsl #16
   118dc:	svceq	0x0000f1b9
   118e0:	bne	10058f0 <__assert_fail@plt+0x1002d5c>
   118e4:	andvc	pc, r0, r9, asr #17
   118e8:	pop	{r3, r5, r9, sl, lr}
   118ec:			; <UNDEFINED> instruction: 0xf1ac8ff8
   118f0:	tsteq	r2, r7, asr r2
   118f4:			; <UNDEFINED> instruction: 0xe7deb2d2
   118f8:	stccc	8, cr15, [r1], {21}
   118fc:	svclt	0x00082b30
   11900:	adcle	r2, ip, r0
   11904:	andcs	r3, r1, r1, lsl #14
   11908:	andscs	lr, r6, r9, lsr #15
   1190c:			; <UNDEFINED> instruction: 0xf7f12500
   11910:	strtmi	lr, [r8], -ip, ror #16
   11914:	svchi	0x00f8e8bd
   11918:	addlt	fp, r2, r0, ror r5
   1191c:	andcs	r4, r0, #464	; 0x1d0
   11920:			; <UNDEFINED> instruction: 0x460d4c1d
   11924:			; <UNDEFINED> instruction: 0x4611447e
   11928:	ldmdbpl	r4!, {r0, r1, r3, r5, r6, r9, sl, lr}
   1192c:	stmdavs	r4!, {r1, r2, r9, sl, lr}
   11930:			; <UNDEFINED> instruction: 0xf04f9401
   11934:			; <UNDEFINED> instruction: 0xf7ff0400
   11938:			; <UNDEFINED> instruction: 0x4604ff5d
   1193c:	ldrdlt	fp, [sp, -r8]
   11940:	eorvs	r1, ip, r4, lsl #23
   11944:	andcc	r9, r1, r0, lsl #16
   11948:	ldc	7, cr15, [r4], #960	; 0x3c0
   1194c:	strmi	r4, [r4], -r1, lsl #12
   11950:	bls	3dfd8 <__assert_fail@plt+0x3b444>
   11954:	movwcs	r4, #1584	; 0x630
   11958:			; <UNDEFINED> instruction: 0xf7ff3201
   1195c:	orrlt	pc, r8, fp, asr #30
   11960:	blmi	3641a0 <__assert_fail@plt+0x36160c>
   11964:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   11968:	blls	6b9d8 <__assert_fail@plt+0x68e44>
   1196c:	qaddle	r4, sl, r7
   11970:	andlt	r4, r2, r0, lsr #12
   11974:	tstlt	sp, r0, ror sp
   11978:	ldrb	r6, [r1, r8, lsr #32]!
   1197c:	strb	r2, [pc, r0, lsl #8]!
   11980:	ldc	7, cr15, [lr, #960]	; 0x3c0
   11984:	vst1.8	{d20-d21}, [pc], r6
   11988:	stmdami	r6, {r2, r7, r8, ip, sp, lr}
   1198c:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
   11990:	ldc2l	7, cr15, [lr], #1008	; 0x3f0
   11994:	andeq	sp, r1, r0, lsr #7
   11998:	andeq	r0, r0, r0, lsl #6
   1199c:	andeq	sp, r1, r0, ror #6
   119a0:	andeq	sl, r0, r4, lsl #20
   119a4:	andeq	sl, r0, sl, ror #19
   119a8:	ldrbmi	lr, [r0, sp, lsr #18]!
   119ac:			; <UNDEFINED> instruction: 0xf8dfb301
   119b0:	stmdbcc	r1, {r3, r5, r6, ip, pc}
   119b4:	ldrdhi	pc, [r4], #-143	; 0xffffff71	; <UNPREDICTABLE>
   119b8:			; <UNDEFINED> instruction: 0xf8df1e45
   119bc:	stmdane	r7, {r2, r5, r6, sp, pc}^
   119c0:	ldrbtmi	r4, [r8], #1273	; 0x4f9
   119c4:			; <UNDEFINED> instruction: 0x260044fa
   119c8:	strtmi	lr, [r1], -r7
   119cc:	ldmiblt	lr, {r6, r9, sl, lr}
   119d0:	mrc	7, 7, APSR_nzcv, cr0, cr0, {7}
   119d4:	adcsmi	fp, sp, #192, 2	; 0x30
   119d8:			; <UNDEFINED> instruction: 0xf815d00a
   119dc:	teqlt	ip, r1, lsl #30
   119e0:	ldrbtle	r0, [r8], #1571	; 0x623
   119e4:	mvnsle	r2, r0, asr #24
   119e8:			; <UNDEFINED> instruction: 0xf04f42bd
   119ec:	mvnsle	r0, r1, lsl #12
   119f0:	ldrtmi	r2, [r0], -r0, lsl #12
   119f4:			; <UNDEFINED> instruction: 0x87f0e8bd
   119f8:			; <UNDEFINED> instruction: 0xf7f04648
   119fc:	stmdacs	r0, {r2, r3, r4, r6, r7, r9, sl, fp, sp, lr, pc}
   11a00:	ldrtmi	sp, [r0], -r9, ror #3
   11a04:			; <UNDEFINED> instruction: 0x87f0e8bd
   11a08:	ldrbmi	r4, [r0], -r1, lsr #12
   11a0c:	mrc	7, 6, APSR_nzcv, cr2, cr0, {7}
   11a10:	mvnle	r2, r0, lsl #16
   11a14:	strb	r2, [ip, r1, lsl #12]!
   11a18:	andeq	sl, r0, r0, ror #19
   11a1c:	ldrdeq	sl, [r0], -lr
   11a20:	andeq	sl, r0, r0, lsr #20
   11a24:	svclt	0x00181e0b
   11a28:	stmdacs	r0, {r0, r8, r9, sp}
   11a2c:	movwcs	fp, #3848	; 0xf08
   11a30:	eorsle	r2, ip, r0, lsl #22
   11a34:	mvnsmi	lr, sp, lsr #18
   11a38:	strmi	r4, [r4], -sp, lsl #12
   11a3c:			; <UNDEFINED> instruction: 0xffb4f7ff
   11a40:	vmovne.8	d30[5], fp
   11a44:	stmibne	r1!, {r0, r1, r5, r6, r9, sl, fp, ip}
   11a48:			; <UNDEFINED> instruction: 0xf8134607
   11a4c:	bcs	101d658 <__assert_fail@plt+0x101aac4>
   11a50:	strcc	fp, [r1, -r8, lsl #30]
   11a54:	mvnsle	r4, fp, lsl #5
   11a58:			; <UNDEFINED> instruction: 0xd12b2f01
   11a5c:	bcs	102faec <__assert_fail@plt+0x102cf58>
   11a60:	stcpl	0, cr13, [r3, #160]!	; 0xa0
   11a64:	svclt	0x00182b2e
   11a68:	eorle	r2, r3, r0, asr #22
   11a6c:	ldrdhi	pc, [ip], #-143	; 0xffffff71
   11a70:	strd	r4, [r5], -r8
   11a74:			; <UNDEFINED> instruction: 0xf89cb306
   11a78:	ldrtmi	r2, [r5], -r0
   11a7c:	strbtmi	r3, [r4], -r1, lsl #28
   11a80:			; <UNDEFINED> instruction: 0xf1042a2e
   11a84:	mvnsle	r0, r1, lsl #24
   11a88:	blne	fe3fe168 <__assert_fail@plt+0xfe3fb5d4>
   11a8c:	mvfeqs	f7, #0.0
   11a90:	rscmi	lr, r3, #3
   11a94:	svccs	0x0001f81e
   11a98:			; <UNDEFINED> instruction: 0xf817d006
   11a9c:	addsmi	r3, r3, #1, 30
   11aa0:	movweq	lr, #31343	; 0x7a6f
   11aa4:	rscsle	r4, r4, fp, lsr #8
   11aa8:	mvnle	r2, r0, lsl #20
   11aac:	ldrmi	lr, [r8], -r2
   11ab0:	andcs	r4, r0, r0, ror r7
   11ab4:	ldrhhi	lr, [r0, #141]!	; 0x8d
   11ab8:	ldrb	r2, [fp, r1]!
   11abc:	andeq	sl, r0, r8, lsl #19
   11ac0:	ldrlt	fp, [r0, #-328]	; 0xfffffeb8
   11ac4:			; <UNDEFINED> instruction: 0xf7f04604
   11ac8:	strmi	lr, [r1], -r4, ror #28
   11acc:	pop	{r5, r9, sl, lr}
   11ad0:			; <UNDEFINED> instruction: 0xf7ff4010
   11ad4:	ldrbmi	fp, [r0, -r7, lsr #31]!
   11ad8:	teqcs	ip, r0, ror r5
   11adc:			; <UNDEFINED> instruction: 0xf7f04604
   11ae0:	bicslt	lr, r0, #1696	; 0x6a0
   11ae4:	teqcs	lr, r4, asr #24
   11ae8:			; <UNDEFINED> instruction: 0xf7f04620
   11aec:	stmdacs	r0, {r2, r5, r6, r9, sl, fp, sp, lr, pc}
   11af0:	addmi	fp, r4, #24, 30	; 0x60
   11af4:	blne	1863d0 <__assert_fail@plt+0x18383c>
   11af8:			; <UNDEFINED> instruction: 0xf7f01c68
   11afc:			; <UNDEFINED> instruction: 0x4606ebdc
   11b00:			; <UNDEFINED> instruction: 0x462ab398
   11b04:			; <UNDEFINED> instruction: 0xf7f04621
   11b08:	andcs	lr, r0, r4, asr #29
   11b0c:	ldmdavc	r2!, {r4, r5, r6, r8, sl, ip, lr}
   11b10:			; <UNDEFINED> instruction: 0x4631b1d2
   11b14:	blcs	1023368 <__assert_fail@plt+0x10207d4>
   11b18:	svccc	0x0001f811
   11b1c:	andcc	fp, r1, r8, lsl #30
   11b20:	mvnsle	r2, r0, lsl #22
   11b24:	tstle	pc, r1, lsl #16
   11b28:	andle	r2, sp, r0, asr #20
   11b2c:			; <UNDEFINED> instruction: 0xf8154435
   11b30:	blcs	1020b3c <__assert_fail@plt+0x101dfa8>
   11b34:	blcs	bc179c <__assert_fail@plt+0xbbec08>
   11b38:	ldrtmi	sp, [r3], -r6
   11b3c:			; <UNDEFINED> instruction: 0xf813e002
   11b40:	mvnslt	r2, r1, lsl #30
   11b44:	ldmle	sl!, {r5, r9, fp, sp}^
   11b48:			; <UNDEFINED> instruction: 0xf7f04630
   11b4c:			; <UNDEFINED> instruction: 0xf7f0ec94
   11b50:	tstcs	r6, #1696	; 0x6a0
   11b54:	andcs	r6, r0, r3
   11b58:			; <UNDEFINED> instruction: 0x4620bd70
   11b5c:			; <UNDEFINED> instruction: 0xffb0f7ff
   11b60:			; <UNDEFINED> instruction: 0xf7f0b928
   11b64:	tstcs	r6, #96, 28	; 0x600
   11b68:	andcs	r6, r0, r3
   11b6c:			; <UNDEFINED> instruction: 0x4620bd70
   11b70:	svc	0x00f2f7f0
   11b74:	stmdacs	r0, {r1, r2, r9, sl, lr}
   11b78:			; <UNDEFINED> instruction: 0x4630d0f7
   11b7c:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
   11b80:	stclt	7, cr15, [r8, #-992]!	; 0xfffffc20
   11b84:	ldrtmi	r2, [r0], -r0, asr #2
   11b88:	mrc	7, 0, APSR_nzcv, cr4, cr0, {7}
   11b8c:	rscsle	r2, r4, r0, lsl #16
   11b90:	andcc	r4, r1, r3, lsl #18
   11b94:			; <UNDEFINED> instruction: 0xf7f04479
   11b98:	stmdacs	r0, {r3, r4, r5, r6, r8, r9, fp, sp, lr, pc}
   11b9c:	ldrb	sp, [r3, sp, ror #1]
   11ba0:	andeq	sl, r0, r4, ror #16
   11ba4:	stmdavc	r0, {r3, r4, r8, ip, sp, pc}
   11ba8:	svclt	0x00183800
   11bac:	ldrbmi	r2, [r0, -r1]!
   11bb0:	mvnsmi	lr, sp, lsr #18
   11bb4:	mulhi	r0, r0, r8
   11bb8:	svceq	0x0000f1b8
   11bbc:	cdpmi	0, 1, cr13, cr7, cr8, {1}
   11bc0:	strmi	r4, [r5], -r7, lsl #12
   11bc4:	ldrbtmi	r4, [lr], #-1604	; 0xfffff9bc
   11bc8:			; <UNDEFINED> instruction: 0xf7f0e007
   11bcc:	ldrshlt	lr, [r0, #-212]!	; 0xffffff2c
   11bd0:	andle	r2, lr, sp, lsr #24
   11bd4:	svcmi	0x0001f815
   11bd8:	stfcsd	f3, [lr], #-848	; 0xfffffcb0
   11bdc:	ldrtmi	r4, [r0], -r1, lsr #12
   11be0:	adcmi	sp, pc, #-1073741764	; 0xc000003c
   11be4:	stmdavc	fp!, {r1, ip, lr, pc}^
   11be8:	mvnsle	r2, lr, lsr #22
   11bec:	ldmfd	sp!, {sp}
   11bf0:	adcmi	r8, pc, #240, 2	; 0x3c
   11bf4:			; <UNDEFINED> instruction: 0xf815d0fa
   11bf8:	blcs	ba0c04 <__assert_fail@plt+0xb9e070>
   11bfc:	stmdavc	fp!, {r1, r2, r4, r5, r6, r7, ip, lr, pc}^
   11c00:	svclt	0x00182b00
   11c04:	rscsle	r2, r1, lr, lsr #22
   11c08:	svcmi	0x0001f815
   11c0c:	mvnle	r2, r0, lsl #24
   11c10:			; <UNDEFINED> instruction: 0x0000f1b8
   11c14:	andcs	fp, r1, r8, lsl pc
   11c18:	ldrhhi	lr, [r0, #141]!	; 0x8d
   11c1c:	andeq	sl, r0, r6, lsr r8
   11c20:	stmdavc	r4, {r4, r5, r6, r7, r8, sl, ip, sp, pc}
   11c24:	subsle	r2, r1, r0, lsr ip
   11c28:	ldfeqd	f7, [r0], #-656	; 0xfffffd70
   11c2c:	vst3.32			; <UNDEFINED> instruction: 0xf48cfa5f
   11c30:	svclt	0x00882c09
   11c34:	ldmdale	r3, {r8, r9, sl, sp}
   11c38:			; <UNDEFINED> instruction: 0xf1a47844
   11c3c:	cfstr64ne	mvdx0, [r6], {48}	; 0x30
   11c40:			; <UNDEFINED> instruction: 0xf04f2700
   11c44:	and	r0, r3, sl, lsl #28
   11c48:	svcmi	0x0001f816
   11c4c:	ldreq	pc, [r0, #-420]!	; 0xfffffe5c
   11c50:	ldrtmi	fp, [r0], -sp, ror #5
   11c54:	blx	39d082 <__assert_fail@plt+0x39a4ee>
   11c58:			; <UNDEFINED> instruction: 0xf1a4c707
   11c5c:	ldmible	r3!, {r4, r5, sl, fp}^
   11c60:	stmdavc	r1, {r0, r1, r2, r3, sp, lr}
   11c64:	teqle	sl, lr, lsr #18
   11c68:	mcrrne	8, 4, r7, r4, cr5
   11c6c:	eorsle	r2, r8, r0, lsr sp
   11c70:	teqeq	r0, r5, lsr #3	; <UNPREDICTABLE>
   11c74:	stmdacs	r9, {r3, r6, r7, r9, ip, sp, pc}
   11c78:	andcs	fp, r0, r8, lsl #31
   11c7c:	andcs	sp, r0, sl, lsl #16
   11c80:			; <UNDEFINED> instruction: 0xf814260a
   11c84:	blx	1a9892 <__assert_fail@plt+0x1a6cfe>
   11c88:			; <UNDEFINED> instruction: 0xf1a51000
   11c8c:	sbclt	r0, sp, #48, 2
   11c90:	ldmible	r6!, {r0, r3, r8, sl, fp, sp}^
   11c94:	stmdavc	r2!, {r4, sp, lr}
   11c98:			; <UNDEFINED> instruction: 0xd1202a2e
   11c9c:	stclne	8, cr7, [r0], #-388	; 0xfffffe7c
   11ca0:	eorle	r2, r4, r0, lsr r9
   11ca4:	eorseq	pc, r0, #1073741864	; 0x40000028
   11ca8:	stmdbcs	r9, {r0, r4, r6, r7, r9, ip, sp, pc}
   11cac:	strcs	fp, [r0], #-3976	; 0xfffff078
   11cb0:	strcs	sp, [r0], #-2058	; 0xfffff7f6
   11cb4:			; <UNDEFINED> instruction: 0xf810250a
   11cb8:	blx	1598c6 <__assert_fail@plt+0x156d32>
   11cbc:			; <UNDEFINED> instruction: 0xf1a12404
   11cc0:	sbcslt	r0, r1, #48, 4
   11cc4:	ldmible	r6!, {r0, r3, r8, fp, sp}^
   11cc8:	ldcllt	0, cr6, [r0, #112]!	; 0x70
   11ccc:			; <UNDEFINED> instruction: 0xf1a47844
   11cd0:	rsclt	r0, lr, #48, 10	; 0xc000000
   11cd4:	svclt	0x00882e09
   11cd8:	stceq	0, cr15, [r0], {79}	; 0x4f
   11cdc:	andcs	sp, r0, pc, lsr #17
   11ce0:	stmvc	r1, {r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}
   11ce4:	stmdbcs	r9, {r4, r5, r8, fp, ip, sp}
   11ce8:	strdcs	sp, [r0, -r9]
   11cec:	stmiavc	r2!, {r0, r1, r2, r6, r7, r8, r9, sl, sp, lr, pc}
   11cf0:	bcs	2605b8 <__assert_fail@plt+0x25da24>
   11cf4:	andcs	sp, r0, #3981312	; 0x3cc000
   11cf8:	svclt	0x0000e7db
   11cfc:			; <UNDEFINED> instruction: 0xb122b508
   11d00:	ldrmi	r4, [r1], -r4, lsl #16
   11d04:			; <UNDEFINED> instruction: 0xf7fc4478
   11d08:	strmi	pc, [r8], -r1, lsl #20
   11d0c:	mcr	7, 4, pc, cr4, cr0, {7}	; <UNPREDICTABLE>
   11d10:	ldrb	r4, [r5, r2, lsl #12]!
   11d14:	andeq	sl, r0, ip, lsr r7
   11d18:	stmdacs	r8!, {r3, r9, sl, lr}
   11d1c:			; <UNDEFINED> instruction: 0x461a4611
   11d20:	stcle	0, cr13, [sp], {24}
   11d24:	svclt	0x0008280a
   11d28:	andle	r2, r7, r2
   11d2c:	svclt	0x00082814
   11d30:	andle	r2, r3, r3
   11d34:	svclt	0x00142800
   11d38:	andcs	r2, r1, r4
   11d3c:	ldmdblt	ip, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   11d40:	svclt	0x00082832
   11d44:	rscsle	r2, r9, r6
   11d48:	svclt	0x00142864
   11d4c:	andcs	r2, r7, r4
   11d50:	ldmdblt	r2, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   11d54:	ldrb	r2, [r1, r5]!
   11d58:	ldrbtmi	r4, [fp], #-2830	; 0xfffff4f2
   11d5c:	stmdblt	r8!, {r3, r4, fp, sp, lr}^
   11d60:			; <UNDEFINED> instruction: 0x460cb510
   11d64:	andmi	r2, sl, r1, lsl #2
   11d68:	andle	r6, r9, r9, lsl r0
   11d6c:	andcs	r4, r5, #163840	; 0x28000
   11d70:			; <UNDEFINED> instruction: 0xf7f04479
   11d74:	strtmi	lr, [r1], -r0, lsr #23
   11d78:			; <UNDEFINED> instruction: 0xf9c8f7fc
   11d7c:	ldrbmi	r2, [r0, -r0]!
   11d80:	ldrmi	r4, [r0], -r6, lsl #18
   11d84:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   11d88:	bl	fe54fd50 <__assert_fail@plt+0xfe54d1bc>
   11d8c:			; <UNDEFINED> instruction: 0xf7fc4621
   11d90:	svclt	0x0000f9bd
   11d94:	andeq	sp, r1, r2, lsr #13
   11d98:	andeq	sl, r0, r8, ror #13
   11d9c:	andeq	sl, r0, sl, lsl #14
   11da0:	mvnsmi	lr, #737280	; 0xb4000
   11da4:	addlt	r4, r3, r1, lsl #13
   11da8:	ldrmi	r4, [r1], -r8, lsl #12
   11dac:	cdpne	3, 5, cr11, cr6, cr10, {0}
   11db0:	strmi	r1, [r6], #-3652	; 0xfffff1bc
   11db4:	streq	pc, [r1, -r0, asr #3]
   11db8:	adcsmi	lr, r4, #1
   11dbc:	bl	205e28 <__assert_fail@plt+0x203294>
   11dc0:			; <UNDEFINED> instruction: 0xf9140804
   11dc4:	stccs	15, cr5, [r0, #-4]
   11dc8:			; <UNDEFINED> instruction: 0x461adaf7
   11dcc:	ldmdavc	sl, {r0, r1, r8, ip, sp, pc}
   11dd0:	stc2	7, cr15, [lr, #996]	; 0x3e4
   11dd4:	strmi	r4, [r5], -r9, asr #12
   11dd8:	stc	7, cr15, [ip, #960]!	; 0x3c0
   11ddc:	strtmi	r4, [r8], -r4, lsl #12
   11de0:	bl	124fda8 <__assert_fail@plt+0x124d214>
   11de4:	svclt	0x00181c63
   11de8:	strtmi	r4, [r0], -r4, asr #12
   11dec:	pop	{r0, r1, ip, sp, pc}
   11df0:			; <UNDEFINED> instruction: 0x460a83f0
   11df4:	strmi	r2, [r1], -r0, lsl #8
   11df8:	strbmi	r9, [r8], -r0, lsl #8
   11dfc:	stcl	7, cr15, [r0, #-960]!	; 0xfffffc40
   11e00:	strtmi	r4, [r0], -r4, lsl #12
   11e04:	pop	{r0, r1, ip, sp, pc}
   11e08:	svclt	0x000083f0
   11e0c:	tstcs	r0, r8, lsl #16
   11e10:	ldrbtmi	fp, [r8], #-1288	; 0xfffffaf8
   11e14:	mrc	7, 2, APSR_nzcv, cr0, cr0, {7}
   11e18:	tstcs	r0, r6, lsl #16
   11e1c:			; <UNDEFINED> instruction: 0xf7f04478
   11e20:	stmdami	r5, {r1, r4, r6, r9, sl, fp, sp, lr, pc}
   11e24:			; <UNDEFINED> instruction: 0x4008e8bd
   11e28:	tstcs	r0, r8, ror r4
   11e2c:	stcllt	7, cr15, [r6, #960]	; 0x3c0
   11e30:			; <UNDEFINED> instruction: 0xffffff03
   11e34:			; <UNDEFINED> instruction: 0xfffffedd
   11e38:			; <UNDEFINED> instruction: 0xffffff2d
   11e3c:			; <UNDEFINED> instruction: 0xf7f0b538
   11e40:	strmi	lr, [r4], -r8, asr #25
   11e44:	addlt	fp, r4, #0, 2
   11e48:	andcs	r4, r5, #98304	; 0x18000
   11e4c:	ldrbtmi	r2, [r9], #-0
   11e50:	bl	c4fe18 <__assert_fail@plt+0xc4d284>
   11e54:	strtmi	r4, [r0], -r5, lsl #12
   11e58:	ldcl	7, cr15, [lr, #960]	; 0x3c0
   11e5c:	strtmi	r4, [r8], -r1, lsl #12
   11e60:			; <UNDEFINED> instruction: 0xf954f7fc
   11e64:	andeq	sl, r0, sl, ror #12
   11e68:			; <UNDEFINED> instruction: 0xf7f0b510
   11e6c:	stmdbmi	r5, {r1, r2, r3, r4, r8, sl, fp, sp, lr, pc}
   11e70:			; <UNDEFINED> instruction: 0x46044479
   11e74:	b	15cfe3c <__assert_fail@plt+0x15cd2a8>
   11e78:			; <UNDEFINED> instruction: 0x4c03b908
   11e7c:			; <UNDEFINED> instruction: 0x4620447c
   11e80:	svclt	0x0000bd10
   11e84:	andeq	sl, r0, r4, ror r6
   11e88:	andeq	sl, r0, r0, ror #12
   11e8c:	addlt	fp, r3, r0, lsr r5
   11e90:	strmi	fp, [sp], -r0, lsl #3
   11e94:	strmi	r4, [r4], -pc, lsl #18
   11e98:	ldrbtmi	r9, [r9], #-513	; 0xfffffdff
   11e9c:	andcs	r2, r0, r5, lsl #4
   11ea0:	bl	24fe68 <__assert_fail@plt+0x24d2d4>
   11ea4:	strtmi	r9, [sl], -r1, lsl #22
   11ea8:	andlt	r4, r3, r1, lsr #12
   11eac:	ldrhtmi	lr, [r0], -sp
   11eb0:	ldmlt	lr!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   11eb4:	andls	r4, r1, #8, 18	; 0x20000
   11eb8:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   11ebc:	b	ffecfe84 <__assert_fail@plt+0xffecd2f0>
   11ec0:	stmdbmi	r6, {r0, r8, r9, fp, ip, pc}
   11ec4:	ldrbtmi	r4, [r9], #-1562	; 0xfffff9e6
   11ec8:	pop	{r0, r1, ip, sp, pc}
   11ecc:			; <UNDEFINED> instruction: 0xf7fc4030
   11ed0:	svclt	0x0000b8af
   11ed4:	andeq	sl, r0, lr, asr #12
   11ed8:	andeq	sl, r0, lr, asr r6
   11edc:	andeq	r7, r0, lr, lsl #6
   11ee0:	stmdavc	r3, {r3, r6, r8, ip, sp, pc}
   11ee4:	andle	r2, r0, sp, lsr #22
   11ee8:	stmdavc	r3, {r4, r5, r6, r8, r9, sl, lr}^
   11eec:	mvnsle	r2, r0, lsl #22
   11ef0:	ldrbtmi	r4, [r8], #-2050	; 0xfffff7fe
   11ef4:	stmdami	r2, {r4, r5, r6, r8, r9, sl, lr}
   11ef8:			; <UNDEFINED> instruction: 0x47704478
   11efc:	andeq	sl, r0, r2, ror #12
   11f00:	andeq	sl, r0, ip, asr r6
   11f04:	stmdavc	r3, {r3, r6, r8, ip, sp, pc}
   11f08:	andle	r2, r0, sp, lsr #22
   11f0c:	stmdavc	r3, {r4, r5, r6, r8, r9, sl, lr}^
   11f10:	mvnsle	r2, r0, lsl #22
   11f14:	ldrbtmi	r4, [r8], #-2050	; 0xfffff7fe
   11f18:	stmdami	r2, {r4, r5, r6, r8, r9, sl, lr}
   11f1c:			; <UNDEFINED> instruction: 0x47704478
   11f20:	andeq	sl, r0, sl, asr #12
   11f24:	andeq	sl, r0, r4, asr #12
   11f28:	svclt	0x0000e73a
   11f2c:	addlt	fp, r2, r0, lsl r5
   11f30:	ldrsbtgt	pc, [ip], -pc	; <UNPREDICTABLE>
   11f34:			; <UNDEFINED> instruction: 0xf88d461c
   11f38:	strbtmi	r4, [fp], -r0
   11f3c:	ldrbtmi	r4, [ip], #3085	; 0xc0d
   11f40:	andmi	pc, r4, ip, asr r8	; <UNPREDICTABLE>
   11f44:	strls	r6, [r1], #-2084	; 0xfffff7dc
   11f48:	streq	pc, [r0], #-79	; 0xffffffb1
   11f4c:			; <UNDEFINED> instruction: 0xf88d2400
   11f50:			; <UNDEFINED> instruction: 0xf7ff4001
   11f54:	bmi	251bf0 <__assert_fail@plt+0x24f05c>
   11f58:	ldrbtmi	r4, [sl], #-2822	; 0xfffff4fa
   11f5c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   11f60:	subsmi	r9, sl, r1, lsl #22
   11f64:	andlt	sp, r2, r1, lsl #2
   11f68:			; <UNDEFINED> instruction: 0xf7f0bd10
   11f6c:	svclt	0x0000eaaa
   11f70:	andeq	ip, r1, r6, lsl #27
   11f74:	andeq	r0, r0, r0, lsl #6
   11f78:	andeq	ip, r1, sl, ror #26
   11f7c:	str	r2, [pc, -r0, lsl #6]
   11f80:			; <UNDEFINED> instruction: 0x4605b570
   11f84:	cmplt	r9, ip, lsl #12
   11f88:			; <UNDEFINED> instruction: 0xf7f04608
   11f8c:	strtmi	lr, [r1], -r2, lsl #24
   11f90:	strmi	r2, [r2], -r0, lsl #6
   11f94:	pop	{r3, r5, r9, sl, lr}
   11f98:	smlsdx	r1, r0, r0, r4
   11f9c:	strmi	r4, [sl], -r4, lsl #24
   11fa0:	movwcs	r4, #1576	; 0x628
   11fa4:			; <UNDEFINED> instruction: 0x4621447c
   11fa8:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
   11fac:	svclt	0x0000e6f8
   11fb0:	andeq	r7, r0, r4, asr sp
   11fb4:	bcc	7ebc4 <__assert_fail@plt+0x7c030>
   11fb8:	mcrne	5, 2, fp, cr12, cr0, {3}
   11fbc:	strmi	r1, [r6], -sp, lsl #17
   11fc0:	svccc	0x0001f814
   11fc4:	blcs	fe7e3890 <__assert_fail@plt+0xfe7e0cfc>
   11fc8:	andsne	lr, r3, #323584	; 0x4f000
   11fcc:	eorseq	pc, r7, r2, lsl #2
   11fd0:			; <UNDEFINED> instruction: 0xf102bf98
   11fd4:			; <UNDEFINED> instruction: 0xf7f00030
   11fd8:	stmdavc	r3!, {r2, r3, r5, r8, sl, fp, sp, lr, pc}
   11fdc:			; <UNDEFINED> instruction: 0xf0034631
   11fe0:	blcs	252c24 <__assert_fail@plt+0x250090>
   11fe4:	eorseq	pc, r7, r3, lsl #2
   11fe8:			; <UNDEFINED> instruction: 0xf103bf98
   11fec:			; <UNDEFINED> instruction: 0xf7f00030
   11ff0:	adcmi	lr, ip, #32, 26	; 0x800
   11ff4:	ldfltp	f5, [r0, #-912]!	; 0xfffffc70
   11ff8:	svclt	0x00004770
   11ffc:	mvnsmi	lr, #737280	; 0xb4000
   12000:	stmdbcs	r0, {r0, r1, r7, ip, sp, pc}
   12004:	addhi	pc, r7, r0
   12008:	stmdbcc	r1, {r0, r2, r6, r9, sl, fp, ip}
   1200c:	ldrmi	r1, [r7], -r6, asr #16
   12010:	strtmi	r2, [r9], -r1
   12014:	adcsmi	lr, fp, #15
   12018:			; <UNDEFINED> instruction: 0xf1a3d04f
   1201c:	svccs	0x0000035c
   12020:			; <UNDEFINED> instruction: 0xf383fab3
   12024:	cmpne	r3, #323584	; 0x4f000
   12028:	movwcs	fp, #3848	; 0xf08
   1202c:	cmple	r4, r0, lsl #22
   12030:	adcsmi	r3, r1, #1
   12034:			; <UNDEFINED> instruction: 0xf811d00d
   12038:	blcs	1fe1c44 <__assert_fail@plt+0x1fdf0b0>
   1203c:	blcs	801ca4 <__assert_fail@plt+0x7ff110>
   12040:	andeq	pc, sl, #-1073741784	; 0xc0000028
   12044:	bcs	1083e8 <__assert_fail@plt+0x105854>
   12048:	adcsmi	sp, r1, #52, 16	; 0x340000
   1204c:	andeq	pc, r2, r0, lsl #2
   12050:			; <UNDEFINED> instruction: 0xf7f0d1f1
   12054:			; <UNDEFINED> instruction: 0xf8dfe930
   12058:	ldrbtmi	r9, [r9], #212	; 0xd4
   1205c:	strmi	r4, [r4], -r0, lsl #13
   12060:	adcsmi	lr, fp, #14
   12064:			; <UNDEFINED> instruction: 0xf1a3d03d
   12068:	blx	fec929e0 <__assert_fail@plt+0xfec8fe4c>
   1206c:	ldmdbeq	r2, {r1, r7, r9, ip, sp, lr, pc}^
   12070:	svclt	0x00082f00
   12074:	bllt	fe89a87c <__assert_fail@plt+0xfe897ce8>
   12078:	strmi	r7, [r4], -r3, lsr #32
   1207c:			; <UNDEFINED> instruction: 0xd01342b5
   12080:	svccc	0x0001f815
   12084:	blcs	1fd920c <__assert_fail@plt+0x1fd6678>
   12088:	blcs	801cf0 <__assert_fail@plt+0x7ff15c>
   1208c:	blcs	2c8438 <__assert_fail@plt+0x2c58a4>
   12090:	subseq	pc, ip, #79	; 0x4f
   12094:	tstle	r2, r2, lsr #32
   12098:			; <UNDEFINED> instruction: 0xf04f42b5
   1209c:			; <UNDEFINED> instruction: 0xf104036e
   120a0:			; <UNDEFINED> instruction: 0xf8040402
   120a4:	mvnle	r3, r1, lsl #24
   120a8:	strbmi	r2, [r0], -r0, lsl #6
   120ac:	andlt	r7, r3, r3, lsr #32
   120b0:	mvnshi	lr, #12386304	; 0xbd0000
   120b4:	svceq	0x00f7f013
   120b8:	andcc	sp, r5, r7, asr #1
   120bc:	blcs	38bfa8 <__assert_fail@plt+0x389414>
   120c0:	cmncs	r2, #2, 30
   120c4:	strcc	r7, [r2], #-99	; 0xffffff9d
   120c8:	blcs	346430 <__assert_fail@plt+0x34389c>
   120cc:	blcs	306124 <__assert_fail@plt+0x303590>
   120d0:	blcs	246134 <__assert_fail@plt+0x2435a0>
   120d4:	ldmdblt	r3!, {r1, r3, r4, ip, lr, pc}
   120d8:	strcc	r2, [r2], #-816	; 0xfffffcd0
   120dc:	stccc	8, cr15, [r1], {4}
   120e0:	subscs	lr, ip, #204, 14	; 0x3300000
   120e4:	movwls	r7, #34	; 0x22
   120e8:	rscscc	pc, pc, #79	; 0x4f
   120ec:	tstcs	r1, fp, asr #12
   120f0:			; <UNDEFINED> instruction: 0xf7f03404
   120f4:	strb	lr, [r1, sl, lsr #23]
   120f8:	strcc	r2, [r2], #-870	; 0xfffffc9a
   120fc:	stccc	8, cr15, [r1], {4}
   12100:	cmncs	r6, #188, 14	; 0x2f00000
   12104:			; <UNDEFINED> instruction: 0xf8043402
   12108:	ldr	r3, [r7, r1, lsl #24]!
   1210c:	strcc	r2, [r2], #-866	; 0xfffffc9e
   12110:	stccc	8, cr15, [r1], {4}
   12114:			; <UNDEFINED> instruction: 0x2001e7b2
   12118:	stmia	ip, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1211c:	strmi	r2, [r4], -r0, lsl #6
   12120:	strbmi	r4, [r0], -r0, lsl #13
   12124:	andlt	r7, r3, r3, lsr #32
   12128:	mvnshi	lr, #12386304	; 0xbd0000
   1212c:	andeq	r8, r0, r6, lsr ip
   12130:			; <UNDEFINED> instruction: 0xf7ffb508
   12134:	tstlt	r0, r3, ror #30	; <UNPREDICTABLE>
   12138:			; <UNDEFINED> instruction: 0xf7ffbd08
   1213c:	svclt	0x0000fe7f
   12140:			; <UNDEFINED> instruction: 0x4606b5f0
   12144:			; <UNDEFINED> instruction: 0x460f4d3f
   12148:	ldrsbt	pc, [ip], #143	; 0x8f	; <UNPREDICTABLE>
   1214c:	ldrbtmi	fp, [sp], #-139	; 0xffffff75
   12150:	ldrsbtgt	pc, [r8], #143	; 0x8f	; <UNPREDICTABLE>
   12154:	cfstrsge	mvf4, [r1], {254}	; 0xfe
   12158:			; <UNDEFINED> instruction: 0xf85ecd0f
   1215c:			; <UNDEFINED> instruction: 0xf8dcc00c
   12160:			; <UNDEFINED> instruction: 0xf8cdc000
   12164:			; <UNDEFINED> instruction: 0xf04fc024
   12168:	strgt	r0, [pc], #-3072	; 12170 <__assert_fail@plt+0xf5dc>
   1216c:	muleq	r3, r5, r8
   12170:	andeq	lr, r3, r4, lsl #17
   12174:			; <UNDEFINED> instruction: 0xf0014630
   12178:	vmlsne.f64	d15, d4, d21
   1217c:	strcs	fp, [r1], #-3864	; 0xfffff0e8
   12180:	svclt	0x00082f00
   12184:	cmplt	ip, r1, lsl #8
   12188:	bmi	c5b190 <__assert_fail@plt+0xc585fc>
   1218c:	ldrbtmi	r4, [sl], #-2863	; 0xfffff4d1
   12190:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   12194:	subsmi	r9, sl, r9, lsl #22
   12198:			; <UNDEFINED> instruction: 0x4620d152
   1219c:	ldcllt	0, cr11, [r0, #44]!	; 0x2c
   121a0:			; <UNDEFINED> instruction: 0xf0014630
   121a4:	strmi	pc, [r5], -r3, ror #22
   121a8:	eorsle	r2, pc, r0, lsl #16
   121ac:	andcs	r4, r1, #36700160	; 0x2300000
   121b0:			; <UNDEFINED> instruction: 0xf0012103
   121b4:			; <UNDEFINED> instruction: 0x4669fbdd
   121b8:			; <UNDEFINED> instruction: 0xf0024628
   121bc:	stmdacs	r6, {r0, r1, r3, sl, fp, ip, sp, lr, pc}
   121c0:	movweq	pc, #369	; 0x171	; <UNPREDICTABLE>
   121c4:			; <UNDEFINED> instruction: 0x9c00da01
   121c8:	stcge	3, cr11, [r7], {100}	; 0x64
   121cc:	strtmi	r2, [r8], -r6, lsl #4
   121d0:			; <UNDEFINED> instruction: 0xf0014621
   121d4:	andcc	pc, r1, r5, lsr lr	; <UNPREDICTABLE>
   121d8:	bls	86298 <__assert_fail@plt+0x83704>
   121dc:	strtmi	sl, [r0], -r2, lsl #18
   121e0:	stmdb	lr, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   121e4:	bls	fe8cc <__assert_fail@plt+0xfbd38>
   121e8:	strtmi	sl, [r0], -r4, lsl #18
   121ec:	stmdb	r8, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   121f0:	bls	17e818 <__assert_fail@plt+0x17bc84>
   121f4:	strtmi	sl, [r0], -r6, lsl #18
   121f8:	stmdb	r2, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   121fc:			; <UNDEFINED> instruction: 0xf89db158
   12200:			; <UNDEFINED> instruction: 0x0619301c
   12204:			; <UNDEFINED> instruction: 0x065ad510
   12208:			; <UNDEFINED> instruction: 0xf003bf4c
   1220c:	vbic.i32	d16, #48896	; 0x0000bf00
   12210:	blcs	213024 <__assert_fail@plt+0x210490>
   12214:	strcs	sp, [r1], #-264	; 0xfffffef8
   12218:	eorsvs	r2, fp, r0, lsl #6
   1221c:			; <UNDEFINED> instruction: 0xf0014628
   12220:			; <UNDEFINED> instruction: 0xe7b2fa13
   12224:			; <UNDEFINED> instruction: 0xe7f9603c
   12228:	ldrb	r2, [r7, r0, lsl #8]!
   1222c:	b	ff4501f4 <__assert_fail@plt+0xff44d660>
   12230:	addlt	r4, r0, #44, 12	; 0x2c00000
   12234:			; <UNDEFINED> instruction: 0xe7a86038
   12238:	strcs	r6, [r0], #-2987	; 0xfffff455
   1223c:			; <UNDEFINED> instruction: 0xe7ed603b
   12240:	ldmdb	lr!, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   12244:	andeq	sl, r0, lr, lsl #9
   12248:	andeq	ip, r1, r0, ror fp
   1224c:	andeq	r0, r0, r0, lsl #6
   12250:	andeq	ip, r1, r6, lsr fp
   12254:			; <UNDEFINED> instruction: 0x4604b570
   12258:	strmi	r4, [sp], -sp, lsl #28
   1225c:	and	r4, r8, lr, ror r4
   12260:	b	ffb50228 <__assert_fail@plt+0xffb4d694>
   12264:	stmdavc	r0!, {r3, r7, r8, ip, sp, pc}
   12268:	svclt	0x0004287c
   1226c:	strcc	r7, [r1], #-2144	; 0xfffff7a0
   12270:			; <UNDEFINED> instruction: 0x4631b150
   12274:			; <UNDEFINED> instruction: 0xf7f04620
   12278:			; <UNDEFINED> instruction: 0x4629e87c
   1227c:	strtmi	r4, [r0], -r2, lsl #12
   12280:	bcs	232d8 <__assert_fail@plt+0x20744>
   12284:	ldrmi	sp, [r0], -ip, ror #3
   12288:	andcs	fp, r1, r0, ror sp
   1228c:	svclt	0x0000bd70
   12290:	andeq	sl, r0, ip, lsl #6
   12294:	stmdbcs	r0, {r0, r5, r9, fp, lr}
   12298:	stmdacs	r0, {r3, r4, r8, r9, sl, fp, ip, sp, pc}
   1229c:	ldrbtmi	r4, [sl], #-2848	; 0xfffff4e0
   122a0:	addlt	fp, r9, r0, lsr r5
   122a4:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   122a8:			; <UNDEFINED> instruction: 0xf04f9307
   122ac:	mrsle	r0, (UNDEF: 58)
   122b0:	bmi	71a2b8 <__assert_fail@plt+0x717724>
   122b4:	ldrbtmi	r4, [sl], #-2842	; 0xfffff4e6
   122b8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   122bc:	subsmi	r9, sl, r7, lsl #22
   122c0:	andlt	sp, r9, sl, lsr #2
   122c4:	blge	10178c <__assert_fail@plt+0xfebf8>
   122c8:	strmi	sl, [ip], -r2, lsl #20
   122cc:			; <UNDEFINED> instruction: 0xf7ffa901
   122d0:	strmi	pc, [r5], -r7, lsr #25
   122d4:	rscle	r2, fp, r0, lsl #16
   122d8:	bge	17cef8 <__assert_fail@plt+0x17a364>
   122dc:	strtmi	sl, [r0], -r4, lsl #18
   122e0:	ldc2	7, cr15, [lr], {255}	; 0xff
   122e4:	rscle	r2, r3, r0, lsl #16
   122e8:	blls	138af4 <__assert_fail@plt+0x135f60>
   122ec:	sfmle	f4, 4, [r1, #-616]	; 0xfffffd98
   122f0:	ldrb	r2, [lr, r1]
   122f4:	bls	c6a6c <__assert_fail@plt+0xc3ed8>
   122f8:	addsmi	r9, sl, #5120	; 0x1400
   122fc:	ldrshle	sp, [r7, #200]	; 0xc8
   12300:	blls	1b8b14 <__assert_fail@plt+0x1b5f80>
   12304:	lfmle	f4, 2, [r3], #616	; 0x268
   12308:			; <UNDEFINED> instruction: 0x4601d1d2
   1230c:			; <UNDEFINED> instruction: 0xf7f04628
   12310:	stmdacs	r0, {r1, r3, fp, sp, lr, pc}
   12314:	strb	sp, [fp, ip, ror #21]
   12318:	ldm	r2, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1231c:	andeq	ip, r1, r6, lsr #20
   12320:	andeq	r0, r0, r0, lsl #6
   12324:	andeq	ip, r1, lr, lsl #20
   12328:	svcmi	0x00f0e92d
   1232c:	addlt	r4, r3, pc, lsl #12
   12330:	stmdacs	r0, {r1, r2, r4, r9, sl, lr}
   12334:	addhi	pc, pc, r0
   12338:	strmi	r7, [r5], -r4, lsl #16
   1233c:	svclt	0x00182c20
   12340:	tstle	r5, r9, lsl #24
   12344:	svcmi	0x0001f815
   12348:	svclt	0x00182c09
   1234c:	rscsle	r2, r9, r0, lsr #24
   12350:			; <UNDEFINED> instruction: 0xf0002c2d
   12354:	stmdavc	fp!, {r0, r6, r7, pc}
   12358:	eorle	r2, r4, pc, lsr fp
   1235c:	strtmi	r4, [r8], -r2, ror #18
   12360:			; <UNDEFINED> instruction: 0xf7ef4479
   12364:	bllt	44e2ec <__assert_fail@plt+0x44b758>
   12368:	ldrbtmi	r4, [r8], #-2144	; 0xfffff7a0
   1236c:	mcr2	7, 3, pc, cr0, cr11, {7}	; <UNPREDICTABLE>
   12370:	cmnlt	r2, r2, ror r8
   12374:			; <UNDEFINED> instruction: 0xf1064d5e
   12378:	ldrbtmi	r0, [sp], #-1032	; 0xfffffbf8
   1237c:	stcne	8, cr15, [r8], {84}	; 0x54
   12380:	strcc	r4, [r8], #-1574	; 0xfffff9da
   12384:			; <UNDEFINED> instruction: 0xf7fb4628
   12388:			; <UNDEFINED> instruction: 0xf854fe53
   1238c:	bcs	1d3a4 <__assert_fail@plt+0x1a810>
   12390:	ldmdavs	r3!, {r2, r4, r5, r6, r7, r8, ip, lr, pc}
   12394:	svclt	0x00082b4d
   12398:	cmple	sl, sp, lsr r8
   1239c:	andcs	r6, r0, sp, lsr r0
   123a0:	pop	{r0, r1, ip, sp, pc}
   123a4:	stmdavc	fp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}^
   123a8:	sbcsle	r2, sp, r0, lsl #22
   123ac:	ldccc	7, cr14, [r0], #-856	; 0xfffffca8
   123b0:	stmdble	r1, {r0, r3, sl, fp, sp}^
   123b4:	strtmi	r4, [r8], -pc, asr #18
   123b8:			; <UNDEFINED> instruction: 0xf7f84479
   123bc:			; <UNDEFINED> instruction: 0x4680faf1
   123c0:	rsbsle	r2, fp, r0, lsl #16
   123c4:	stccs	8, cr6, [r0, #-20]	; 0xffffffec
   123c8:	addhi	pc, r4, r0
   123cc:			; <UNDEFINED> instruction: 0xf8df2300
   123d0:			; <UNDEFINED> instruction: 0xf8df9128
   123d4:	strmi	sl, [r4], -r8, lsr #2
   123d8:	ldrbtmi	r9, [r9], #768	; 0x300
   123dc:	ldrbtmi	r4, [sl], #2888	; 0xb48
   123e0:	movwls	r4, #5243	; 0x147b
   123e4:			; <UNDEFINED> instruction: 0xf854e002
   123e8:	bicslt	r5, sp, r4, lsl #30
   123ec:	blcs	304a0 <__assert_fail@plt+0x2d90c>
   123f0:	ldmdavs	r1!, {r0, r3, r4, r5, r6, r7, ip, lr, pc}^
   123f4:	suble	r2, ip, r0, lsl #18
   123f8:			; <UNDEFINED> instruction: 0xe00546b3
   123fc:	ldrdne	pc, [ip], -fp
   12400:	bleq	24e834 <__assert_fail@plt+0x24bca0>
   12404:	suble	r2, r4, r0, lsl #18
   12408:			; <UNDEFINED> instruction: 0xf7ef4628
   1240c:	stmdacs	r0, {r2, r3, r7, r8, r9, sl, fp, sp, lr, pc}
   12410:			; <UNDEFINED> instruction: 0xf854d1f4
   12414:	bls	2a02c <__assert_fail@plt+0x27498>
   12418:	ldrdcc	pc, [r0], -fp
   1241c:	andls	r4, r0, #1744830464	; 0x68000000
   12420:	mvnle	r2, r0, lsl #26
   12424:			; <UNDEFINED> instruction: 0xf7f04640
   12428:	ldmdavs	r8!, {r1, r2, r5, fp, sp, lr, pc}
   1242c:	movwmi	r9, #23808	; 0x5d00
   12430:			; <UNDEFINED> instruction: 0x2000e7b4
   12434:	ldmib	sl, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   12438:	ldmib	r4!, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1243c:	ldrmi	r2, [r1], -r0, lsl #4
   12440:	strtmi	r4, [r8], -r4, lsl #12
   12444:			; <UNDEFINED> instruction: 0xf7f06022
   12448:	mcrrne	9, 9, lr, r3, cr14	; <UNPREDICTABLE>
   1244c:	eorsle	r4, r1, r5, lsl #12
   12450:	tstmi	sp, #3866624	; 0x3b0000
   12454:	stmdbcs	r0, {r1, r5, r7, r8, r9, sl, sp, lr, pc}
   12458:	stmdami	sl!, {r0, r5, r7, ip, lr, pc}
   1245c:			; <UNDEFINED> instruction: 0xf7fb4478
   12460:	ldmdavs	r1!, {r0, r1, r2, r5, r6, r7, r8, sl, fp, ip, sp, lr, pc}^
   12464:	stfmid	f3, [r8], #-484	; 0xfffffe1c
   12468:	ldrbtmi	r3, [ip], #-1544	; 0xfffff9f8
   1246c:	ldmdavs	r1!, {r1, sp, lr, pc}^
   12470:	cmplt	r1, r8, lsl #12
   12474:			; <UNDEFINED> instruction: 0xf856683a
   12478:	andsmi	r3, sl, #8, 24	; 0x800
   1247c:			; <UNDEFINED> instruction: 0x4620d0f7
   12480:			; <UNDEFINED> instruction: 0xff04f7fb
   12484:	stmdami	r1!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}
   12488:			; <UNDEFINED> instruction: 0xf7fb4478
   1248c:	strdcs	pc, [r0], -pc	; <UNPREDICTABLE>
   12490:	strbmi	lr, [r9], -r6, lsl #15
   12494:			; <UNDEFINED> instruction: 0xf7ef4628
   12498:	cmplt	r0, r6, asr #30
   1249c:	ldrbmi	r4, [r1], -r8, lsr #12
   124a0:	svc	0x0040f7ef
   124a4:			; <UNDEFINED> instruction: 0xf04fb968
   124a8:	movwls	r3, #1023	; 0x3ff
   124ac:	mlasvs	r8, fp, r7, lr
   124b0:	ldr	r9, [r8, r0]
   124b4:	blcs	8ac548 <__assert_fail@plt+0x8a99b4>
   124b8:	svcge	0x0070f47f
   124bc:	rscscc	pc, pc, pc, asr #32
   124c0:	stmdbls	r1, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr, pc}
   124c4:	andcs	r2, r0, r5, lsl #4
   124c8:	svc	0x00f4f7ef
   124cc:			; <UNDEFINED> instruction: 0xf7fb6821
   124d0:	str	pc, [r8, pc, lsr #27]
   124d4:	str	r9, [r5, r0, lsl #10]!
   124d8:	stmib	r4!, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   124dc:			; <UNDEFINED> instruction: 0x46032216
   124e0:	rscscc	pc, pc, pc, asr #32
   124e4:	smmla	fp, sl, r0, r6
   124e8:	andeq	r8, r0, r4, asr #19
   124ec:	andeq	sl, r0, sl, lsl r2
   124f0:	andeq	sl, r0, r2, lsr #4
   124f4:	strdeq	sl, [r0], -r0
   124f8:	strdeq	sl, [r0], -sl	; <UNPREDICTABLE>
   124fc:	andeq	sl, r0, lr, asr #3
   12500:	ldrdeq	sl, [r0], -r0
   12504:	andeq	sl, r0, r0, lsl r1
   12508:	muleq	r0, lr, r8
   1250c:	ldrdeq	r6, [r0], -r8
   12510:			; <UNDEFINED> instruction: 0xf8dfb40f
   12514:	strlt	ip, [r0, #-92]	; 0xffffffa4
   12518:	bge	1be734 <__assert_fail@plt+0x1bbba0>
   1251c:	ldrbtmi	r4, [ip], #2837	; 0xb15
   12520:			; <UNDEFINED> instruction: 0xf852a802
   12524:			; <UNDEFINED> instruction: 0xf85c1b04
   12528:	ldmdavs	fp, {r0, r1, ip, sp}
   1252c:			; <UNDEFINED> instruction: 0xf04f9303
   12530:	andls	r0, r1, #0, 6
   12534:	ldmib	r2!, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   12538:	blle	35c540 <__assert_fail@plt+0x3599ac>
   1253c:	blmi	364d7c <__assert_fail@plt+0x3621e8>
   12540:	stmdals	r2, {r1, r3, r4, r5, r6, sl, lr}
   12544:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   12548:	subsmi	r9, sl, r3, lsl #22
   1254c:	andlt	sp, r5, lr, lsl #2
   12550:	bl	1506cc <__assert_fail@plt+0x14db38>
   12554:	ldrbmi	fp, [r0, -r4]!
   12558:	stmdb	r4!, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1255c:			; <UNDEFINED> instruction: 0xf7f06800
   12560:			; <UNDEFINED> instruction: 0x4601e8b6
   12564:	ldrbtmi	r4, [r8], #-2053	; 0xfffff7fb
   12568:	ldc2l	7, cr15, [r0, #1004]	; 0x3ec
   1256c:	svc	0x00a8f7ef
   12570:	andeq	ip, r1, r6, lsr #15
   12574:	andeq	r0, r0, r0, lsl #6
   12578:	andeq	ip, r1, r4, lsl #15
   1257c:	andeq	sl, r0, lr, lsl #1
   12580:			; <UNDEFINED> instruction: 0xf8dfb40f
   12584:	strlt	ip, [r0, #-76]	; 0xffffffb4
   12588:	bge	1be7a4 <__assert_fail@plt+0x1bbc10>
   1258c:	ldrbtmi	r4, [ip], #2833	; 0xb11
   12590:			; <UNDEFINED> instruction: 0xf852a802
   12594:			; <UNDEFINED> instruction: 0xf85c1b04
   12598:	ldmdavs	fp, {r0, r1, ip, sp}
   1259c:			; <UNDEFINED> instruction: 0xf04f9303
   125a0:	andls	r0, r1, #0, 6
   125a4:	ldmdb	sl!, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   125a8:	blmi	2a4ddc <__assert_fail@plt+0x2a2248>
   125ac:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   125b0:	svclt	0x00ac2800
   125b4:	andcs	r9, r0, r2, lsl #16
   125b8:	blls	ec628 <__assert_fail@plt+0xe9a94>
   125bc:	qaddle	r4, sl, r4
   125c0:			; <UNDEFINED> instruction: 0xf85db005
   125c4:	andlt	lr, r4, r4, lsl #22
   125c8:			; <UNDEFINED> instruction: 0xf7ef4770
   125cc:	svclt	0x0000ef7a
   125d0:	andeq	ip, r1, r6, lsr r7
   125d4:	andeq	r0, r0, r0, lsl #6
   125d8:	andeq	ip, r1, r8, lsl r7
   125dc:			; <UNDEFINED> instruction: 0x4604b510
   125e0:	andscs	fp, r0, r1, asr r9
   125e4:	movwcs	r6, #96	; 0x60
   125e8:	eorvs	r2, r3, r4, lsl #2
   125ec:			; <UNDEFINED> instruction: 0xf7f060a3
   125f0:	rscvs	lr, r0, sl, asr #18
   125f4:	ldfltd	f3, [r0, #-256]	; 0xffffff00
   125f8:	svccc	0x0080f5b1
   125fc:	svclt	0x00284608
   12600:	addcc	pc, r0, pc, asr #8
   12604:	strb	r6, [lr, r0, rrx]!
   12608:	stmdb	ip, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1260c:	adcvs	r6, r3, r3, lsl #16
   12610:	svclt	0x0000bd10
   12614:	bllt	fe6ec828 <__assert_fail@plt+0xfe6e9c94>
   12618:	mvnsmi	lr, sp, lsr #18
   1261c:	ldmib	r0, {r2, r9, sl, lr}^
   12620:	strmi	r3, [lr], -r0, lsl #14
   12624:	adcsmi	r1, sl, #23040	; 0x5a00
   12628:			; <UNDEFINED> instruction: 0xf8d0bf38
   1262c:	andle	r8, r4, #12
   12630:			; <UNDEFINED> instruction: 0xf8486022
   12634:	pop	{r0, r1, r5, sp, lr}
   12638:	svccs	0x000781f0
   1263c:			; <UNDEFINED> instruction: 0xf5b7d92a
   12640:	svclt	0x00385f80
   12644:	andsle	r0, ip, #127	; 0x7f
   12648:	ldrtmi	r2, [r8], -r4, lsl #2
   1264c:	ldmdb	sl, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   12650:	movwlt	r4, #34432	; 0x8680
   12654:	stmiavs	r0!, {r0, r5, r6, fp, sp, lr}^
   12658:	bl	3eba4 <__assert_fail@plt+0x3c010>
   1265c:			; <UNDEFINED> instruction: 0xf1a80181
   12660:	strmi	r0, [r3], -r4, lsl #4
   12664:	blpl	1507b8 <__assert_fail@plt+0x14dc24>
   12668:			; <UNDEFINED> instruction: 0xf8424299
   1266c:	mvnsle	r5, r4, lsl #30
   12670:	svc	0x0000f7ef
   12674:			; <UNDEFINED> instruction: 0xf8c46823
   12678:	mrrcne	0, 0, r8, sl, cr12
   1267c:	ldrb	r6, [r7, r7, rrx]
   12680:			; <UNDEFINED> instruction: 0xf5b74770
   12684:	svclt	0x00323f80
   12688:	strvs	pc, [r0, -r7, lsl #10]
   1268c:	addvs	r2, r3, ip, lsl #6
   12690:			; <UNDEFINED> instruction: 0xe7d0d3da
   12694:	bfi	r2, r0, #14, #10
   12698:	stmia	r4, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1269c:	blcs	2c6b0 <__assert_fail@plt+0x29b1c>
   126a0:	movwcs	fp, #53000	; 0xcf08
   126a4:	strb	r6, [r6, r3, lsr #1]
   126a8:			; <UNDEFINED> instruction: 0x4604b510
   126ac:	ldrdcc	lr, [r2], -r0
   126b0:	tstlt	r9, fp, lsr r9
   126b4:	andvs	r6, fp, r3, lsr #16
   126b8:	andcs	r2, r0, #12, 6	; 0x30000000
   126bc:	andcc	lr, r2, #196, 18	; 0x310000
   126c0:			; <UNDEFINED> instruction: 0xb120bd10
   126c4:	cdp	7, 13, cr15, cr6, cr15, {7}
   126c8:	andcs	r6, r0, #10682368	; 0xa30000
   126cc:	ldrmi	r6, [r8], -r2, ror #1
   126d0:	stmib	sl, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   126d4:	ldclt	0, cr2, [r0, #-0]
   126d8:	blmi	ae4f88 <__assert_fail@plt+0xae23f4>
   126dc:	ldrlt	r4, [r0, #-1146]!	; 0xfffffb86
   126e0:	ldmpl	r3, {r0, r2, r7, ip, sp, pc}^
   126e4:	bmi	a63efc <__assert_fail@plt+0xa61368>
   126e8:	movwls	r6, #14363	; 0x381b
   126ec:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   126f0:	ldrbtmi	r6, [sl], #-2051	; 0xfffff7fd
   126f4:	eorle	r2, r5, r3, lsl #22
   126f8:	teqle	pc, r2, lsl #22
   126fc:	vstrcs	d6, [r0, #-788]	; 0xfffffcec
   12700:	ldmib	r0, {r3, r4, r5, ip, lr, pc}^
   12704:	bge	93338 <__assert_fail@plt+0x907a4>
   12708:	andls	r2, r0, #4, 2
   1270c:	andls	r6, r2, r2, ror #25
   12710:	strmi	r6, [r8, r0, lsr #24]!
   12714:	movvs	fp, #96, 2
   12718:	rscvs	r2, r3, #0, 6
   1271c:	blmi	6a4f94 <__assert_fail@plt+0x6a2400>
   12720:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   12724:	blls	ec794 <__assert_fail@plt+0xe9c00>
   12728:	qsuble	r4, sl, r1
   1272c:	ldclt	0, cr11, [r0, #-20]!	; 0xffffffec
   12730:	blls	ad2c0 <__assert_fail@plt+0xaa72c>
   12734:	smlalle	r4, pc, sl, r2	; <UNPREDICTABLE>
   12738:	ldrbtmi	r4, [r8], #-2070	; 0xfffff7ea
   1273c:	ldc2l	7, cr15, [r8], #-1004	; 0xfffffc14
   12740:			; <UNDEFINED> instruction: 0xe7e9203f
   12744:	bvs	106539c <__assert_fail@plt+0x1062808>
   12748:			; <UNDEFINED> instruction: 0xf50158d3
   1274c:	ldmdavs	fp, {r8, sl, ip, lr}
   12750:	blvs	840c64 <__assert_fail@plt+0x83e0d0>
   12754:			; <UNDEFINED> instruction: 0xf7ef4629
   12758:	rsbvs	lr, r5, #160, 30	; 0x280
   1275c:	andcs	r4, r0, r3, lsl #12
   12760:	ldrb	r6, [fp, r3, lsr #6]
   12764:	strtmi	r4, [sl], -sp, lsl #16
   12768:			; <UNDEFINED> instruction: 0xf7fb4478
   1276c:	ldrb	pc, [r0, fp, lsr #26]!	; <UNPREDICTABLE>
   12770:	cdp	7, 10, cr15, cr6, cr15, {7}
   12774:	ldrbtmi	r4, [r8], #-2058	; 0xfffff7f6
   12778:	stc2	7, cr15, [r2, #-1004]	; 0xfffffc14
   1277c:	ldrbtmi	r4, [r8], #-2057	; 0xfffff7f7
   12780:	ldc2l	7, cr15, [lr], #1004	; 0x3ec
   12784:	andeq	ip, r1, r8, ror #11
   12788:	andeq	r0, r0, r0, lsl #6
   1278c:	ldrdeq	ip, [r1], -r2
   12790:	andeq	ip, r1, r4, lsr #11
   12794:	andeq	r9, r0, sl, lsr pc
   12798:	andeq	r0, r0, ip, lsr #6
   1279c:	andeq	r9, r0, ip, lsr #29
   127a0:	andeq	r9, r0, r2, ror #29
   127a4:			; <UNDEFINED> instruction: 0x00009ebe
   127a8:	mvnsmi	lr, #737280	; 0xb4000
   127ac:	ldrmi	fp, [sp], -r3, lsl #1
   127b0:	svcls	0x000a2903
   127b4:	blmi	fe0a3fd4 <__assert_fail@plt+0xfe0a1440>
   127b8:	ldrdhi	pc, [r0], -r0
   127bc:			; <UNDEFINED> instruction: 0xf8d7447b
   127c0:	eorle	r9, r3, r0
   127c4:	andle	r2, sp, r4, lsl #18
   127c8:	rsbsle	r2, ip, r1, lsl #18
   127cc:			; <UNDEFINED> instruction: 0xf0002905
   127d0:	stmdbcs	r2, {r3, r4, r7, pc}
   127d4:	movwcs	fp, #3868	; 0xf1c
   127d8:	eorsle	r9, pc, r1, lsl #6
   127dc:	andlt	r9, r3, r1, lsl #16
   127e0:	mvnshi	lr, #12386304	; 0xbd0000
   127e4:	svceq	0x0000f1b9
   127e8:			; <UNDEFINED> instruction: 0x462cd030
   127ec:	strtmi	r4, [r1], -sl, asr #12
   127f0:			; <UNDEFINED> instruction: 0xf7f04640
   127f4:	mcrrne	8, 7, lr, r3, cr2
   127f8:	stmdacs	r0, {r0, r2, r3, r6, ip, lr, pc}
   127fc:	bl	fee89fdc <__assert_fail@plt+0xfee87448>
   12800:	strmi	r0, [r4], #-2304	; 0xfffff700
   12804:			; <UNDEFINED> instruction: 0xf8cdd1f2
   12808:	subs	r9, r9, r4
   1280c:	svceq	0x0000f1b9
   12810:	sbchi	pc, ip, r0
   12814:	movwls	r6, #6339	; 0x18c3
   12818:	adcs	fp, fp, r3, lsr r1
   1281c:	stmda	r2, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   12820:	strmi	r6, [r4], -r3, lsl #16
   12824:	cmple	r7, r4, lsl #22
   12828:	strtmi	r4, [r9], -sl, asr #12
   1282c:			; <UNDEFINED> instruction: 0xf7ef4640
   12830:	mcrrne	13, 11, lr, r2, cr2
   12834:	stmdblt	r0!, {r1, r4, r5, r6, r7, ip, lr, pc}
   12838:	mvnscc	pc, #79	; 0x4f
   1283c:	movwls	r2, #4609	; 0x1201
   12840:	ldrshtvs	r6, [r8], -r2
   12844:	andlt	r9, r3, r1, lsl #16
   12848:	mvnshi	lr, #12386304	; 0xbd0000
   1284c:	andls	pc, r4, sp, asr #17
   12850:			; <UNDEFINED> instruction: 0xf8c79801
   12854:	andlt	r9, r3, r0
   12858:	mvnshi	lr, #12386304	; 0xbd0000
   1285c:	svceq	0x0001f1b8
   12860:	bmi	1648cb4 <__assert_fail@plt+0x1646120>
   12864:	stmdavs	fp!, {r0, r2, r3, r4, r7, fp, ip, lr}
   12868:	cmnle	r4, r0, lsl #22
   1286c:	stmdblt	r3!, {r0, r1, r4, r5, r6, fp, sp, lr}^
   12870:	blcs	2cb44 <__assert_fail@plt+0x29fb0>
   12874:	strbmi	sp, [r0], -lr, asr #32
   12878:	stmdb	r6!, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1287c:			; <UNDEFINED> instruction: 0xb123682b
   12880:			; <UNDEFINED> instruction: 0x46414851
   12884:			; <UNDEFINED> instruction: 0xf7fb4478
   12888:			; <UNDEFINED> instruction: 0x4630fc9d
   1288c:	movwls	r2, #4864	; 0x1300
   12890:	ldcl	7, cr15, [r0, #956]!	; 0x3bc
   12894:			; <UNDEFINED> instruction: 0xf7efe7a2
   12898:	stmdavs	r3, {r1, r2, r6, r7, r8, r9, sl, fp, sp, lr, pc}
   1289c:	adcle	r2, r5, r4, lsl #22
   128a0:	svc	0x0096f7ef
   128a4:	movwls	fp, #4739	; 0x1283
   128a8:	svc	0x00bcf7ef
   128ac:			; <UNDEFINED> instruction: 0xf7ef6800
   128b0:			; <UNDEFINED> instruction: 0xf106ef0e
   128b4:			; <UNDEFINED> instruction: 0x46020114
   128b8:	ldrbtmi	r4, [r8], #-2116	; 0xfffff7bc
   128bc:	blx	ffad08b2 <__assert_fail@plt+0xffacdd1e>
   128c0:	stmdbeq	r5, {r2, r5, r7, r8, r9, fp, sp, lr, pc}
   128c4:	movwcs	lr, #1988	; 0x7c4
   128c8:	sbcvs	r9, r3, r1, lsl #6
   128cc:	addvs	r6, r3, r3, asr #32
   128d0:	andlt	r9, r3, r1, lsl #16
   128d4:	mvnshi	lr, #12386304	; 0xbd0000
   128d8:	svclt	0x00082b20
   128dc:	adcsle	r2, r0, r0
   128e0:	svc	0x0076f7ef
   128e4:	stmdavs	r0!, {r0, r1, r9, sl, lr}
   128e8:	movwls	fp, #4763	; 0x129b
   128ec:	cdp	7, 14, cr15, cr14, cr15, {7}
   128f0:	tsteq	r4, r6, lsl #2	; <UNPREDICTABLE>
   128f4:	ldmdami	r6!, {r1, r9, sl, lr}
   128f8:			; <UNDEFINED> instruction: 0xf7fb4478
   128fc:	andcs	pc, r0, fp, asr #23
   12900:	ldmdbmi	r4!, {r0, r1, r2, r3, r4, r7, r8, r9, sl, sp, lr, pc}
   12904:	strtmi	r4, [r8], -sl, asr #12
   12908:	ldrbtmi	r2, [r9], #-768	; 0xfffffd00
   1290c:			; <UNDEFINED> instruction: 0xf7f79301
   12910:	strb	pc, [r3, -sp, asr #24]!	; <UNPREDICTABLE>
   12914:	blcs	31de8 <__assert_fail@plt+0x2f254>
   12918:	blmi	c06bd4 <__assert_fail@plt+0xc04040>
   1291c:	ldreq	pc, [r4, -r6, lsl #2]
   12920:	ldmdavs	ip, {r0, r1, r3, r4, r5, r6, sl, lr}
   12924:	ands	fp, lr, r4, lsl r9
   12928:	mvnlt	r6, r4, lsr #16
   1292c:	movwcc	r6, #6243	; 0x1863
   12930:			; <UNDEFINED> instruction: 0xf104d1fa
   12934:	ldrtmi	r0, [r9], -r8
   12938:	ldcl	7, cr15, [r4], #956	; 0x3bc
   1293c:	mvnsle	r2, r0, lsl #16
   12940:			; <UNDEFINED> instruction: 0xf8c4682b
   12944:	blcs	3295c <__assert_fail@plt+0x2fdc8>
   12948:	stmdami	r4!, {r0, r1, r2, r3, r4, r7, ip, lr, pc}
   1294c:	ldrbtmi	r4, [r8], #-1593	; 0xfffff9c7
   12950:	ldc2	7, cr15, [r8], #-1004	; 0xfffffc14
   12954:			; <UNDEFINED> instruction: 0xf100e799
   12958:	stmdami	r1!, {r2, r4, r8}
   1295c:	ldrbtmi	r4, [r8], #-1602	; 0xfffff9be
   12960:	ldc2	7, cr15, [r0], #-1004	; 0xfffffc14
   12964:	stmdavs	fp!, {r1, r7, r8, r9, sl, sp, lr, pc}
   12968:			; <UNDEFINED> instruction: 0x4638b9d3
   1296c:	svc	0x0010f7ef
   12970:	andcs	r4, r1, r1, lsl #12
   12974:			; <UNDEFINED> instruction: 0xf7f0310c
   12978:			; <UNDEFINED> instruction: 0x4639e89a
   1297c:	andcc	r4, r8, r4, lsl #12
   12980:	cdp	7, 4, cr15, cr6, cr15, {7}
   12984:			; <UNDEFINED> instruction: 0xf8c44b17
   12988:	ldrbtmi	r8, [fp], #-4
   1298c:	andsvs	r6, ip, sl, lsl r8
   12990:	ldrb	r6, [sl, -r2, lsr #32]!
   12994:	mvnscc	pc, #79	; 0x4f
   12998:	movwcs	r9, #769	; 0x301
   1299c:			; <UNDEFINED> instruction: 0xe71d603b
   129a0:			; <UNDEFINED> instruction: 0x46394811
   129a4:			; <UNDEFINED> instruction: 0xf7fb4478
   129a8:	ldrb	pc, [lr, sp, lsl #24]	; <UNPREDICTABLE>
   129ac:			; <UNDEFINED> instruction: 0xf44f4b0f
   129b0:	stmdbmi	pc, {r0, r1, r5, r6, r7, r9, ip, sp, lr}	; <UNPREDICTABLE>
   129b4:	ldrbtmi	r4, [fp], #-2063	; 0xfffff7f1
   129b8:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   129bc:	stmia	sl!, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   129c0:	andeq	ip, r1, r8, lsl #10
   129c4:	andeq	r0, r0, ip, lsr #6
   129c8:	andeq	r9, r0, r8, ror #28
   129cc:	muleq	r0, lr, lr
   129d0:			; <UNDEFINED> instruction: 0x00009db8
   129d4:			; <UNDEFINED> instruction: 0x00009dba
   129d8:	andeq	ip, r1, r0, ror #21
   129dc:			; <UNDEFINED> instruction: 0x00009dba
   129e0:	andeq	r9, r0, r6, ror sp
   129e4:	andeq	ip, r1, r6, ror sl
   129e8:	andeq	r9, r0, ip, lsl #27
   129ec:	ldrdeq	sl, [r0], -sl	; <UNPREDICTABLE>
   129f0:	andeq	r9, r0, r0, ror #25
   129f4:	andeq	sl, r0, r2, ror #10
   129f8:	stmdbcs	r3, {r0, r1, r2, r3, r4, r6, r9, fp, lr}
   129fc:	svcmi	0x00f0e92d
   12a00:	addlt	r4, r5, pc, lsl r6
   12a04:	ldrbtmi	r4, [sl], #-2909	; 0xfffff4a3
   12a08:			; <UNDEFINED> instruction: 0xf8dd4c5d
   12a0c:			; <UNDEFINED> instruction: 0xf04f9038
   12a10:	ldmpl	r3, {r9, sl}^
   12a14:			; <UNDEFINED> instruction: 0xf8d0447c
   12a18:	strmi	sl, [r5], -r0
   12a1c:	movwls	r6, #14363	; 0x381b
   12a20:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   12a24:	ldrdcs	pc, [r0], -r9
   12a28:	suble	r9, r4, r1, lsl #12
   12a2c:	andsle	r2, r8, r4, lsl #18
   12a30:	svclt	0x00022901
   12a34:	addvs	r6, r6, r6, asr #1
   12a38:	andle	r4, r5, r4, lsr r6
   12a3c:	rsble	r2, r1, r5, lsl #18
   12a40:	svclt	0x00182902
   12a44:	rsble	r4, r4, r4, lsr r6
   12a48:	blmi	1325388 <__assert_fail@plt+0x13227f4>
   12a4c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   12a50:	blls	ecac0 <__assert_fail@plt+0xe9f2c>
   12a54:			; <UNDEFINED> instruction: 0xf040405a
   12a58:	strtmi	r8, [r0], -r2, lsl #1
   12a5c:	pop	{r0, r2, ip, sp, pc}
   12a60:	ssub8mi	r8, r4, r0
   12a64:			; <UNDEFINED> instruction: 0xf10db322
   12a68:	ldrtmi	r0, [r8], r8, lsl #22
   12a6c:	and	r9, r5, r1, lsl #4
   12a70:	movwcs	lr, #6621	; 0x19dd
   12a74:	ldrmi	r1, [r8], #2770	; 0xad2
   12a78:			; <UNDEFINED> instruction: 0xb1ba9201
   12a7c:			; <UNDEFINED> instruction: 0x4641465b
   12a80:			; <UNDEFINED> instruction: 0x96024650
   12a84:	stc	7, cr15, [r4], #-956	; 0xfffffc44
   12a88:	stmdacs	r0, {r2, r9, sl, lr}
   12a8c:			; <UNDEFINED> instruction: 0xf7efd0f0
   12a90:	addlt	lr, r4, #160, 28	; 0xa00
   12a94:	cdp	7, 12, cr15, cr6, cr15, {7}
   12a98:			; <UNDEFINED> instruction: 0xf7ef6800
   12a9c:			; <UNDEFINED> instruction: 0xf105ee18
   12aa0:			; <UNDEFINED> instruction: 0x46020114
   12aa4:	ldrbtmi	r4, [r8], #-2104	; 0xfffff7c8
   12aa8:	blx	ffd50a9c <__assert_fail@plt+0xffd4df08>
   12aac:	andeq	lr, r7, #168, 22	; 0x2a000
   12ab0:	andcs	pc, r0, r9, asr #17
   12ab4:	bcs	4c9dc <__assert_fail@plt+0x49e48>
   12ab8:	stmiavs	r3, {r0, r1, r4, r6, ip, lr, pc}^
   12abc:	teqle	sp, r0, lsl #22
   12ac0:	ldrtmi	sl, [r9], -r1, lsl #22
   12ac4:			; <UNDEFINED> instruction: 0xf7ef4650
   12ac8:	mcrrne	12, 12, lr, r3, cr8
   12acc:	andle	r4, r8, r4, lsl #12
   12ad0:	ldmdblt	fp, {r0, r8, r9, fp, ip, pc}
   12ad4:	ldrbtcc	pc, [pc], #79	; 12adc <__assert_fail@plt+0xff48>	; <UNPREDICTABLE>
   12ad8:	rscvs	r2, sl, r1, lsl #4
   12adc:	andcc	pc, r0, r9, asr #17
   12ae0:			; <UNDEFINED> instruction: 0xf7efe7b2
   12ae4:	addlt	lr, r4, #1888	; 0x760
   12ae8:	cdp	7, 9, cr15, cr12, cr15, {7}
   12aec:			; <UNDEFINED> instruction: 0xf7ef6800
   12af0:			; <UNDEFINED> instruction: 0xf105edee
   12af4:			; <UNDEFINED> instruction: 0x46020114
   12af8:	ldrbtmi	r4, [r8], #-2084	; 0xfffff7dc
   12afc:	blx	ff2d0af0 <__assert_fail@plt+0xff2cdf5c>
   12b00:	strb	r9, [fp, r1, lsl #22]!
   12b04:	ldrtmi	r4, [r8], -r2, lsr #18
   12b08:	ldrbtmi	r4, [r9], #-1588	; 0xfffff9cc
   12b0c:	blx	13d0af2 <__assert_fail@plt+0x13cdf5e>
   12b10:			; <UNDEFINED> instruction: 0x4630e79a
   12b14:	cdp	7, 1, cr15, cr8, cr15, {7}
   12b18:	andle	r4, sl, r2, lsl #11
   12b1c:			; <UNDEFINED> instruction: 0xf7ef2001
   12b20:	strmi	lr, [r2, #3604]	; 0xe14
   12b24:	blmi	706b40 <__assert_fail@plt+0x703fac>
   12b28:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   12b2c:	stmdavs	fp!, {r0, r1, r3, r4, r5, r6, r8, fp, ip, sp, pc}^
   12b30:	strtmi	fp, [r8], -fp, asr #2
   12b34:			; <UNDEFINED> instruction: 0xf7ef2400
   12b38:			; <UNDEFINED> instruction: 0xe785ec9e
   12b3c:	ldrbtcc	pc, [pc], #79	; 12b44 <__assert_fail@plt+0xffb0>	; <UNPREDICTABLE>
   12b40:	andvs	pc, r0, r9, asr #17
   12b44:	ldrbmi	lr, [r0], -r0, lsl #15
   12b48:	ldcl	7, cr15, [r4, #-956]!	; 0xfffffc44
   12b4c:	ldmdami	r2, {r0, r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}
   12b50:	tsteq	r4, r5, lsl #2	; <UNPREDICTABLE>
   12b54:	ldrbtmi	r4, [r8], #-1618	; 0xfffff9ae
   12b58:	blx	d50b4e <__assert_fail@plt+0xd4dfba>
   12b5c:			; <UNDEFINED> instruction: 0xf7efe7e7
   12b60:	blmi	3cde28 <__assert_fail@plt+0x3cb294>
   12b64:	rsbcs	pc, r2, #64, 4
   12b68:	stmdami	lr, {r0, r2, r3, r8, fp, lr}
   12b6c:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   12b70:	ldrbtmi	r3, [r8], #-780	; 0xfffffcf4
   12b74:	stmda	lr, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   12b78:			; <UNDEFINED> instruction: 0x0001c2be
   12b7c:	andeq	r0, r0, r0, lsl #6
   12b80:			; <UNDEFINED> instruction: 0x0001c2b0
   12b84:	andeq	ip, r1, r8, ror r2
   12b88:			; <UNDEFINED> instruction: 0x00009cb2
   12b8c:			; <UNDEFINED> instruction: 0x00009bb6
   12b90:	andeq	r9, r0, r6, ror #24
   12b94:	andeq	r0, r0, ip, lsr #6
   12b98:	andeq	r9, r0, sl, lsr #24
   12b9c:	andeq	sl, r0, r4, lsr #16
   12ba0:	andeq	r9, r0, sl, lsr #22
   12ba4:	andeq	sl, r0, sl, lsr #7
   12ba8:	blmi	5253fc <__assert_fail@plt+0x522868>
   12bac:	ldrlt	r4, [r0, #-1146]!	; 0xfffffb86
   12bb0:	ldmpl	r3, {r0, r2, r7, ip, sp, pc}^
   12bb4:	ldmdavs	fp, {r2, r3, r9, sl, lr}
   12bb8:			; <UNDEFINED> instruction: 0xf04f9303
   12bbc:	nopcs	{0}	; <UNPREDICTABLE>
   12bc0:	orrslt	r9, r8, r2, lsl #6
   12bc4:	orrlt	r6, sp, r5, asr #23
   12bc8:			; <UNDEFINED> instruction: 0x6c00aa02
   12bcc:	andls	r4, r0, #11534336	; 0xb00000
   12bd0:	andcs	r2, r0, #1073741825	; 0x40000001
   12bd4:	bmi	2a4a7c <__assert_fail@plt+0x2a1ee8>
   12bd8:	ldrbtmi	r4, [sl], #-2824	; 0xfffff4f8
   12bdc:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   12be0:	subsmi	r9, sl, r3, lsl #22
   12be4:	strtmi	sp, [r0], -r5, lsl #2
   12be8:	ldclt	0, cr11, [r0, #-20]!	; 0xffffffec
   12bec:	eorhi	r2, r3, pc, lsr r3
   12bf0:			; <UNDEFINED> instruction: 0xf7efe7f1
   12bf4:	svclt	0x0000ec66
   12bf8:	andeq	ip, r1, r8, lsl r1
   12bfc:	andeq	r0, r0, r0, lsl #6
   12c00:	andeq	ip, r1, sl, ror #1
   12c04:	blmi	66546c <__assert_fail@plt+0x6628d8>
   12c08:	ldrblt	r4, [r0, #1146]!	; 0x47a
   12c0c:	ldmpl	r3, {r0, r4, r7, ip, sp, pc}^
   12c10:	movwls	r6, #63515	; 0xf81b
   12c14:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   12c18:	svcmi	0x0015b1c8
   12c1c:	strmi	sl, [r4], -r7, lsl #28
   12c20:	ldmib	r4, {r0, r1, r2, r3, r4, r5, r6, sl, lr}^
   12c24:			; <UNDEFINED> instruction: 0x46315214
   12c28:	andls	r4, r5, #32, 12	; 0x2000000
   12c2c:			; <UNDEFINED> instruction: 0xffbcf7ff
   12c30:	bvs	ff9644dc <__assert_fail@plt+0xff961948>
   12c34:	strls	r9, [r2, #-2565]	; 0xfffff5fb
   12c38:	strls	r6, [r1, #-2725]	; 0xfffff55b
   12c3c:	strls	r6, [r0, #-2917]	; 0xfffff49b
   12c40:	ldrtmi	r4, [r8], -r3, lsl #12
   12c44:	blx	fefd0c38 <__assert_fail@plt+0xfefce0a4>
   12c48:	stccs	12, cr6, [r0], {228}	; 0xe4
   12c4c:	bmi	2873f8 <__assert_fail@plt+0x284864>
   12c50:	ldrbtmi	r4, [sl], #-2822	; 0xfffff4fa
   12c54:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   12c58:	subsmi	r9, sl, pc, lsl #22
   12c5c:	andslt	sp, r1, r1, lsl #2
   12c60:			; <UNDEFINED> instruction: 0xf7efbdf0
   12c64:	svclt	0x0000ec2e
   12c68:	strheq	ip, [r1], -ip	; <UNPREDICTABLE>
   12c6c:	andeq	r0, r0, r0, lsl #6
   12c70:	andeq	r9, r0, r4, ror fp
   12c74:	andeq	ip, r1, r2, ror r0
   12c78:	mvnsmi	lr, sp, lsr #18
   12c7c:	ldcmi	0, cr11, [sp, #544]!	; 0x220
   12c80:	ldcmi	6, cr4, [sp], #56	; 0x38
   12c84:	ldrbtmi	r4, [sp], #-1559	; 0xfffff9e9
   12c88:	stmdbpl	ip!, {r2, r3, r4, r5, r7, r8, r9, fp, lr}
   12c8c:	cfldrsmi	mvf4, [ip, #492]!	; 0x1ec
   12c90:	strls	r6, [r7], #-2084	; 0xfffff7dc
   12c94:	streq	pc, [r0], #-79	; 0xffffffb1
   12c98:			; <UNDEFINED> instruction: 0xf8534604
   12c9c:			; <UNDEFINED> instruction: 0xf8d88005
   12ca0:	blcs	1eca8 <__assert_fail@plt+0x1c114>
   12ca4:	stmdavs	r5!, {r0, r1, r2, r3, r4, r6, r8, ip, lr, pc}
   12ca8:	eorsle	r2, r7, r1, lsl #26
   12cac:			; <UNDEFINED> instruction: 0xf0402d00
   12cb0:	ldmib	r4, {r0, r1, r3, r6, r8, pc}^
   12cb4:	addsmi	r1, r1, #-1610612736	; 0xa0000000
   12cb8:	teqhi	fp, r0, lsl #4	; <UNPREDICTABLE>
   12cbc:	bne	14ad944 <__assert_fail@plt+0x14aadb0>
   12cc0:	strmi	r6, [r1], #-738	; 0xfffffd1e
   12cc4:	bl	fe250c88 <__assert_fail@plt+0xfe24e0f4>
   12cc8:	adcvs	r6, r5, #925696	; 0xe2000
   12ccc:			; <UNDEFINED> instruction: 0x461042ba
   12cd0:	blvs	1907574 <__assert_fail@plt+0x19049e0>
   12cd4:			; <UNDEFINED> instruction: 0xf8d8b32b
   12cd8:	blcs	1ece0 <__assert_fail@plt+0x1c14c>
   12cdc:	addshi	pc, sl, r0, asr #32
   12ce0:	stfvsp	f3, [r5], #920	; 0x398
   12ce4:			; <UNDEFINED> instruction: 0xf0002d00
   12ce8:			; <UNDEFINED> instruction: 0xf8d880e0
   12cec:	blcs	1ecf4 <__assert_fail@plt+0x1c160>
   12cf0:	rschi	pc, r6, r0, asr #32
   12cf4:			; <UNDEFINED> instruction: 0xf7ef6b20
   12cf8:	vstmiavs	r0!, {d14-<overflow reg d44>}
   12cfc:	bl	feed0cc0 <__assert_fail@plt+0xfeece12c>
   12d00:			; <UNDEFINED> instruction: 0x46292258
   12d04:			; <UNDEFINED> instruction: 0xf7ef4620
   12d08:			; <UNDEFINED> instruction: 0x4628eb9a
   12d0c:	bl	fecd0cd0 <__assert_fail@plt+0xfecce13c>
   12d10:	ldrdcc	pc, [r0], -r8
   12d14:			; <UNDEFINED> instruction: 0x4620b113
   12d18:			; <UNDEFINED> instruction: 0xff74f7ff
   12d1c:	rscscc	pc, pc, pc, asr #32
   12d20:	stmiblt	r2!, {r0, r4, sp, lr, pc}^
   12d24:	blcs	2dbb8 <__assert_fail@plt+0x2b024>
   12d28:	rschi	pc, fp, r0, asr #32
   12d2c:	svccs	0x00006be7
   12d30:	blvs	1907108 <__assert_fail@plt+0x1904574>
   12d34:	blvs	fe901168 <__assert_fail@plt+0xfe8fe5d4>
   12d38:	addmi	fp, r5, #-1946157056	; 0x8c000000
   12d3c:	blvs	9078fc <__assert_fail@plt+0x904d68>
   12d40:	adcvs	r1, r2, #27136	; 0x6a00
   12d44:	bmi	fe3ea2ac <__assert_fail@plt+0xfe3e7718>
   12d48:	ldrbtmi	r4, [sl], #-2955	; 0xfffff475
   12d4c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   12d50:	subsmi	r9, sl, r7, lsl #22
   12d54:	rschi	pc, fp, r0, asr #32
   12d58:	pop	{r3, ip, sp, pc}
   12d5c:	blvs	ff9f3524 <__assert_fail@plt+0xff9f0990>
   12d60:	rscle	r2, sl, r0, lsl #30
   12d64:	ldmib	r0, {r0, r2, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
   12d68:	bvs	ff89ed94 <__assert_fail@plt+0xff89c200>
   12d6c:	bne	fe258dd8 <__assert_fail@plt+0xfe256244>
   12d70:	stmmi	r5, {r1, r4, r9, fp, ip}
   12d74:	smlabtcs	r0, sp, r9, lr
   12d78:	ldmib	r4, {r3, r4, r5, r6, sl, lr}^
   12d7c:			; <UNDEFINED> instruction: 0xf7fb1214
   12d80:	ldr	pc, [r0, r1, lsr #20]
   12d84:	ldrdne	pc, [r0], -r8
   12d88:	bne	fe6ed71c <__assert_fail@plt+0xfe6eab88>
   12d8c:	stmdbcs	r0, {r0, r2, r8, r9, ip, pc}
   12d90:	blcs	47364 <__assert_fail@plt+0x447d0>
   12d94:	addshi	pc, r2, r0
   12d98:	tstcs	r3, r3, lsr #22
   12d9c:	strmi	r6, [r3], #-3298	; 0xfffff31e
   12da0:	andls	sl, r0, r5, lsl #16
   12da4:	ldrmi	r6, [r8, r0, lsr #24]!
   12da8:	ldrdcs	pc, [r0], -r8
   12dac:	svcls	0x00056ae3
   12db0:	rscvs	r4, r3, #989855744	; 0x3b000000
   12db4:	bcs	245d0 <__assert_fail@plt+0x21a3c>
   12db8:	stfnep	f5, [r2], {54}	; 0x36
   12dbc:	bge	1c73a8 <__assert_fail@plt+0x1c4814>
   12dc0:	andls	r2, r0, #0, 6
   12dc4:	blvs	ff95b1d4 <__assert_fail@plt+0xff958640>
   12dc8:	stcvs	12, cr6, [r0], #-904	; 0xfffffc78
   12dcc:	strmi	r9, [r8, r6, lsl #6]!
   12dd0:			; <UNDEFINED> instruction: 0xf0402800
   12dd4:	stcvs	0, cr8, [r0], #-544	; 0xfffffde0
   12dd8:	stfvsp	f3, [r3], #-96	; 0xffffffa0
   12ddc:			; <UNDEFINED> instruction: 0xf0402b00
   12de0:	movwcs	r8, #141	; 0x8d
   12de4:	bvs	ff81b5f0 <__assert_fail@plt+0xff818a5c>
   12de8:	movwcc	lr, #63940	; 0xf9c4
   12dec:	cdpcs	3, 0, cr6, cr0, cr2, {3}
   12df0:	stmdacs	r0, {r0, r4, r5, ip, lr, pc}
   12df4:	stfvsp	f5, [r5], #200	; 0xc8
   12df8:	addle	r2, pc, r0, lsl #26
   12dfc:	ldrdcc	pc, [r0], -r8
   12e00:			; <UNDEFINED> instruction: 0xf43f2b00
   12e04:	stmdami	r1!, {r0, r1, r2, r4, r5, r6, r8, r9, sl, fp, sp, pc}^
   12e08:	andsne	lr, r4, #212, 18	; 0x350000
   12e0c:			; <UNDEFINED> instruction: 0xf7fb4478
   12e10:			; <UNDEFINED> instruction: 0xe76ff9d9
   12e14:	ldmib	r4, {r1, r2, r3, r4, r6, fp, lr}^
   12e18:	ldrbtmi	r1, [r8], #-532	; 0xfffffdec
   12e1c:			; <UNDEFINED> instruction: 0xf9d2f7fb
   12e20:			; <UNDEFINED> instruction: 0xf43f2e00
   12e24:			; <UNDEFINED> instruction: 0xe75caf7b
   12e28:	andsne	lr, r4, #212, 18	; 0x350000
   12e2c:			; <UNDEFINED> instruction: 0xf0002800
   12e30:	mcrrne	0, 9, r8, r3, cr6
   12e34:	stmib	sp, {r0, r1, r3, r6, ip, lr, pc}^
   12e38:			; <UNDEFINED> instruction: 0xf7ef1202
   12e3c:	cdpls	13, 0, cr14, cr5, cr14, {7}
   12e40:	bls	e46f4 <__assert_fail@plt+0xe1b60>
   12e44:	strls	r9, [r1], -r2, lsl #18
   12e48:	ldmdami	r2, {ip, pc}^
   12e4c:			; <UNDEFINED> instruction: 0xf7fb4478
   12e50:	bvs	ff85153c <__assert_fail@plt+0xff84e9a8>
   12e54:	stmdacs	r0, {r0, r2, r5, r7, r8, r9, sp, lr}
   12e58:	svcge	0x0060f43f
   12e5c:	addmi	r6, r5, #675840	; 0xa5000
   12e60:	svcge	0x006bf67f
   12e64:	vqdmulh.s<illegal width 8>	q10, q0, q6
   12e68:	stmdbmi	ip, {r2, r4, r5, r6, r9, ip, sp, lr}^
   12e6c:	ldrbtmi	r4, [fp], #-2124	; 0xfffff7b4
   12e70:	tstcc	ip, #2030043136	; 0x79000000
   12e74:			; <UNDEFINED> instruction: 0xf7ef4478
   12e78:	stmdami	sl, {r1, r2, r3, r7, r9, sl, fp, sp, lr, pc}^
   12e7c:	andsne	lr, r4, #212, 18	; 0x350000
   12e80:			; <UNDEFINED> instruction: 0xf7fb4478
   12e84:	blls	191508 <__assert_fail@plt+0x18e974>
   12e88:	teqle	r4, r0, lsl #22
   12e8c:	ldrdcs	pc, [r0], -r8
   12e90:	stmdbmi	r5, {r1, r3, r4, r7, r8, ip, sp, pc}^
   12e94:	ldrbtmi	r4, [r9], #-2117	; 0xfffff7bb
   12e98:	ldrbtmi	r9, [r8], #-769	; 0xfffffcff
   12e9c:	tstls	r0, r2, ror #26
   12ea0:			; <UNDEFINED> instruction: 0xf7fb6d21
   12ea4:	bvs	ff8514e8 <__assert_fail@plt+0xff84e954>
   12ea8:			; <UNDEFINED> instruction: 0xf04fe7d8
   12eac:	cmnvs	r5, #255	; 0xff
   12eb0:	ldrmi	lr, [r8], -r9, asr #14
   12eb4:	bicle	r2, sp, r0, lsl #26
   12eb8:	bvs	ff8cce00 <__assert_fail@plt+0xff8ca26c>
   12ebc:	bfi	r4, r0, #12, #2
   12ec0:	ldmib	r4, {r0, r1, r3, r4, r5, fp, lr}^
   12ec4:	ldrbtmi	r1, [r8], #-532	; 0xfffffdec
   12ec8:			; <UNDEFINED> instruction: 0xf97cf7fb
   12ecc:			; <UNDEFINED> instruction: 0x4603e712
   12ed0:	ldrdgt	pc, [r0], #143	; 0x8f	; <UNPREDICTABLE>
   12ed4:	ldrbtmi	r4, [ip], #2104	; 0x838
   12ed8:	ldrbtmi	r9, [r8], #-1793	; 0xfffff8ff
   12edc:	andgt	pc, r0, sp, asr #17
   12ee0:			; <UNDEFINED> instruction: 0xf970f7fb
   12ee4:			; <UNDEFINED> instruction: 0xf7efe76b
   12ee8:			; <UNDEFINED> instruction: 0x4601ed98
   12eec:	ldrbtmi	r4, [r8], #-2099	; 0xfffff7cd
   12ef0:			; <UNDEFINED> instruction: 0xf8d0f7fb
   12ef4:	blvs	ffa0ccb8 <__assert_fail@plt+0xffa0a124>
   12ef8:	strb	r6, [sp, -r0, ror #21]
   12efc:	b	feed0ec0 <__assert_fail@plt+0xfeece32c>
   12f00:			; <UNDEFINED> instruction: 0xf8d8e76f
   12f04:	bcs	1af0c <__assert_fail@plt+0x18378>
   12f08:	svcge	0x0008f43f
   12f0c:	ldrmi	r6, [r8], -r1, lsr #26
   12f10:	tstls	r3, r2, ror #26
   12f14:			; <UNDEFINED> instruction: 0xf7ef9202
   12f18:	ldmib	sp, {r7, r8, sl, fp, sp, lr, pc}^
   12f1c:	strmi	r2, [r3], -r2, lsl #2
   12f20:	ldrbtmi	r4, [r8], #-2087	; 0xfffff7d9
   12f24:			; <UNDEFINED> instruction: 0xf94ef7fb
   12f28:	rscscc	pc, pc, pc, asr #32
   12f2c:			; <UNDEFINED> instruction: 0xf7efe70b
   12f30:	blmi	94da58 <__assert_fail@plt+0x94aec4>
   12f34:	rscsvs	pc, r4, #64, 4
   12f38:	stmdami	r4!, {r0, r1, r5, r8, fp, lr}
   12f3c:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   12f40:	ldrbtmi	r3, [r8], #-796	; 0xfffffce4
   12f44:	cdp	7, 2, cr15, cr6, cr15, {7}
   12f48:	vqdmulh.s<illegal width 8>	d20, d0, d17
   12f4c:	stmdbmi	r1!, {r0, r1, r2, r3, r5, r6, r7, r9, sp, lr}
   12f50:	ldrbtmi	r4, [fp], #-2081	; 0xfffff7df
   12f54:	tstcc	ip, #2030043136	; 0x79000000
   12f58:			; <UNDEFINED> instruction: 0xf7ef4478
   12f5c:			; <UNDEFINED> instruction: 0x4603ee1c
   12f60:	ldmdami	pc, {r1, r2, r3, r4, r9, sl, fp, lr}	; <UNPREDICTABLE>
   12f64:	smlsdxls	r1, lr, r4, r4
   12f68:			; <UNDEFINED> instruction: 0x96004478
   12f6c:			; <UNDEFINED> instruction: 0xf92af7fb
   12f70:	svclt	0x0000e799
   12f74:	andeq	ip, r1, lr, lsr r0
   12f78:	andeq	r0, r0, r0, lsl #6
   12f7c:	andeq	ip, r1, r8, lsr r0
   12f80:	andeq	r0, r0, ip, lsr #6
   12f84:	andeq	fp, r1, sl, ror pc
   12f88:	andeq	r9, r0, r4, asr sl
   12f8c:	andeq	r9, r0, r0, ror #22
   12f90:	andeq	r9, r0, r6, lsr sl
   12f94:	andeq	r9, r0, r0, asr #21
   12f98:	andeq	sl, r0, r2, lsr #10
   12f9c:	andeq	r9, r0, r8, lsr #16
   12fa0:	andeq	r9, r0, r4, asr #19
   12fa4:	andeq	r9, r0, ip, asr sl
   12fa8:			; <UNDEFINED> instruction: 0x00009ab6
   12fac:	andeq	r9, r0, r2, ror sl
   12fb0:			; <UNDEFINED> instruction: 0x000099b6
   12fb4:	ldrdeq	r9, [r0], -r2
   12fb8:	andeq	r9, r0, r2, lsr sl
   12fbc:	andeq	r9, r0, r2, ror #20
   12fc0:	andeq	r9, r0, lr, lsl #19
   12fc4:	andeq	sl, r0, r4, asr r4
   12fc8:	andeq	r9, r0, sl, asr r7
   12fcc:	strdeq	r9, [r0], -r6
   12fd0:	andeq	sl, r0, lr, lsr r4
   12fd4:	andeq	r9, r0, r4, asr #14
   12fd8:	andeq	r9, r0, r8, asr #17
   12fdc:	andeq	r9, r0, r8, ror #19
   12fe0:	andeq	r9, r0, r4, lsr #19
   12fe4:	svcmi	0x00f8e92d
   12fe8:	ldrbtmi	r4, [fp], #-2851	; 0xfffff4dd
   12fec:	eorsle	r2, r9, r0, lsl #16
   12ff0:	strmi	r4, [r0], r2, lsr #20
   12ff4:	andls	pc, r2, r3, asr r8	; <UNPREDICTABLE>
   12ff8:	ldrdcc	pc, [r0], -r9
   12ffc:	blmi	841d10 <__assert_fail@plt+0x83f17c>
   13000:	ldmdavs	ip, {r0, r1, r3, r4, r5, r6, sl, lr}
   13004:			; <UNDEFINED> instruction: 0xf8dfb354
   13008:	smlsdxcs	r0, ip, r0, fp
   1300c:	bcc	f150 <__assert_fail@plt+0xc5bc>
   13010:	stmdavs	r5!, {r0, r1, r3, r4, r5, r6, r7, sl, lr}^
   13014:	andle	r1, pc, fp, ror #24
   13018:	streq	pc, [r8], -r4, lsl #2
   1301c:	ldrtmi	r4, [r0], -r1, asr #12
   13020:	stmib	r0, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   13024:			; <UNDEFINED> instruction: 0xf8d9b940
   13028:	ldmdblt	fp, {ip, sp}^
   1302c:			; <UNDEFINED> instruction: 0xf7ef4628
   13030:			; <UNDEFINED> instruction: 0xf8c4ed8c
   13034:	strmi	sl, [r7], -r4
   13038:	stccs	8, cr6, [r0], {36}	; 0x24
   1303c:	ldrtmi	sp, [r8], -r9, ror #3
   13040:	svchi	0x00f8e8bd
   13044:			; <UNDEFINED> instruction: 0x46584631
   13048:			; <UNDEFINED> instruction: 0xf8bcf7fb
   1304c:	strb	r6, [sp, r5, ror #16]!
   13050:	stmdami	sp, {r0, r9, sl, lr}
   13054:			; <UNDEFINED> instruction: 0xf7fb4478
   13058:			; <UNDEFINED> instruction: 0xe7d0f8b5
   1305c:	ldrtmi	r4, [r8], -r7, lsr #12
   13060:	svchi	0x00f8e8bd
   13064:	sbccs	r4, ip, #9216	; 0x2400
   13068:	stmdami	sl, {r0, r3, r8, fp, lr}
   1306c:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   13070:	ldrbtmi	r3, [r8], #-816	; 0xfffffcd0
   13074:	stc	7, cr15, [lr, #956]	; 0x3bc
   13078:	ldrdeq	fp, [r1], -sl
   1307c:	andeq	r0, r0, ip, lsr #6
   13080:	andeq	ip, r1, r0, lsl #8
   13084:	andeq	r9, r0, r0, asr #19
   13088:	andeq	r9, r0, r0, ror #18
   1308c:	andeq	sl, r0, r4, lsr #6
   13090:	andeq	r9, r0, sl, lsr #12
   13094:	andeq	r9, r0, sl, lsr r9
   13098:	bcs	40660 <__assert_fail@plt+0x3dacc>
   1309c:	strmi	r4, [r4], -sp, lsl #12
   130a0:	msreq	CPSR_fxc, pc, asr #32
   130a4:	svclt	0x00144628
   130a8:	strbvc	pc, [r0], pc, asr #8	; <UNPREDICTABLE>
   130ac:	ldrbvc	pc, [fp], pc, asr #8	; <UNPREDICTABLE>
   130b0:	bl	fe051074 <__assert_fail@plt+0xfe04e4e0>
   130b4:			; <UNDEFINED> instruction: 0x4620b150
   130b8:			; <UNDEFINED> instruction: 0xff94f7ff
   130bc:	stmiblt	r8!, {r1, r8, sp}^
   130c0:			; <UNDEFINED> instruction: 0x46204632
   130c4:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
   130c8:	blt	ff35108c <__assert_fail@plt+0xff34e4f8>
   130cc:	cmncs	r7, r8, lsr #12
   130d0:	bl	1c51094 <__assert_fail@plt+0x1c4e500>
   130d4:			; <UNDEFINED> instruction: 0x4620b158
   130d8:			; <UNDEFINED> instruction: 0xff84f7ff
   130dc:			; <UNDEFINED> instruction: 0x4632b970
   130e0:	vmax.s8	d20, d0, d16
   130e4:	pop	{r0, r6, r8, sp}
   130e8:			; <UNDEFINED> instruction: 0xf7ef4070
   130ec:			; <UNDEFINED> instruction: 0x4601babb
   130f0:			; <UNDEFINED> instruction: 0x46204632
   130f4:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
   130f8:	blt	fed510bc <__assert_fail@plt+0xfed4e528>
   130fc:	rscscc	pc, pc, pc, asr #32
   13100:	svclt	0x0000bd70
   13104:	ldrbmi	lr, [r0, sp, lsr #18]!
   13108:	bmi	1824968 <__assert_fail@plt+0x1821dd4>
   1310c:	blmi	1824990 <__assert_fail@plt+0x1821dfc>
   13110:	ldrbtmi	fp, [sl], #-142	; 0xffffff72
   13114:	strmi	r2, [r4], -r2, lsl #18
   13118:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   1311c:			; <UNDEFINED> instruction: 0xf04f930d
   13120:	blmi	1713d28 <__assert_fail@plt+0x1711194>
   13124:	rsble	r4, fp, fp, ror r4
   13128:	suble	r2, r9, r3, lsl #18
   1312c:	cmnle	r4, r4, lsl #18
   13130:	b	1425a9c <__assert_fail@plt+0x1422f08>
   13134:	svclt	0x000c0106
   13138:	tstcs	r0, r1, lsl #2
   1313c:	andls	pc, r2, r3, asr r8	; <UNPREDICTABLE>
   13140:	svclt	0x00142f00
   13144:	strcs	r4, [r0], #-1548	; 0xfffff9f4
   13148:	ldrdcc	pc, [r0], -r9
   1314c:	rsbsle	r2, r8, r0, lsl #22
   13150:			; <UNDEFINED> instruction: 0xf0002f00
   13154:	ldmdami	r1, {r2, r3, r7, pc}^
   13158:	ldrbtmi	r4, [r8], #-1593	; 0xfffff9c7
   1315c:			; <UNDEFINED> instruction: 0xf832f7fb
   13160:	suble	r2, sl, r0, lsl #24
   13164:	ldrdcc	pc, [r0], -r9
   13168:	stmdami	sp, {r0, r1, r5, r8, ip, sp, pc}^
   1316c:	ldrbtmi	r4, [r8], #-1593	; 0xfffff9c7
   13170:			; <UNDEFINED> instruction: 0xf828f7fb
   13174:	ldrbtmi	r4, [fp], #-2891	; 0xfffff4b5
   13178:	stccs	8, cr6, [r0], {28}
   1317c:			; <UNDEFINED> instruction: 0xf8dfd07e
   13180:	strcs	sl, [r0, #-296]	; 0xfffffed8
   13184:	strd	r4, [r6], -sl
   13188:			; <UNDEFINED> instruction: 0xf7ef4630
   1318c:			; <UNDEFINED> instruction: 0x4605e8b4
   13190:	stccs	8, cr6, [r0], {36}	; 0x24
   13194:	stmdavs	r6!, {r0, r3, r6, ip, lr, pc}^
   13198:	rscsle	r1, r9, r3, ror ip
   1319c:	stmdaeq	r8, {r2, r8, ip, sp, lr, pc}
   131a0:			; <UNDEFINED> instruction: 0x46404639
   131a4:	ldm	lr!, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   131a8:	mvnsle	r2, r0, lsl #16
   131ac:	ldrdcc	pc, [r0], -r9
   131b0:	rscle	r2, r9, r0, lsl #22
   131b4:	ldrbmi	r4, [r0], -r1, asr #12
   131b8:			; <UNDEFINED> instruction: 0xf804f7fb
   131bc:	strb	r6, [r3, r6, ror #16]!
   131c0:	ldmpl	fp, {r0, r2, r4, r5, r9, fp, lr}
   131c4:	orrlt	r6, r3, fp, lsl r8
   131c8:	subsle	r2, r9, r0, lsl #16
   131cc:	andspl	lr, r4, #208, 18	; 0x340000
   131d0:	strtmi	sl, [r0], -r5, lsl #18
   131d4:			; <UNDEFINED> instruction: 0xf7ff9203
   131d8:	bls	11257c <__assert_fail@plt+0x10f9e8>
   131dc:	strls	r4, [r0], -r9, lsr #12
   131e0:	ldmdami	r2!, {r0, r1, r9, sl, lr}
   131e4:			; <UNDEFINED> instruction: 0xf7fa4478
   131e8:	bmi	c931a4 <__assert_fail@plt+0xc90610>
   131ec:			; <UNDEFINED> instruction: 0xb124447a
   131f0:	movtlt	r6, #56549	; 0xdce5
   131f4:	stccs	6, cr4, [r0], {44}	; 0x2c
   131f8:			; <UNDEFINED> instruction: 0xf04fd1fa
   131fc:			; <UNDEFINED> instruction: 0xe01435ff
   13200:	ldmpl	fp, {r0, r2, r5, r9, fp, lr}
   13204:	bllt	10ed278 <__assert_fail@plt+0x10ea6e4>
   13208:	movweq	lr, #27220	; 0x6a54
   1320c:	movwcs	fp, #7948	; 0x1f0c
   13210:	svccs	0x00002300
   13214:	movwcs	fp, #3848	; 0xf08
   13218:	rscle	r2, lr, r0, lsl #22
   1321c:			; <UNDEFINED> instruction: 0xf7ff4638
   13220:	stmdacc	r0, {r0, r5, r6, r7, r9, sl, fp, ip, sp, lr, pc}
   13224:	andcs	fp, r1, r8, lsl pc
   13228:	bmi	8a3b44 <__assert_fail@plt+0x8a0fb0>
   1322c:	ldrbtmi	r4, [sl], #-2840	; 0xfffff4e8
   13230:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   13234:	subsmi	r9, sl, sp, lsl #22
   13238:	strtmi	sp, [r8], -r6, lsr #2
   1323c:	pop	{r1, r2, r3, ip, sp, pc}
   13240:	stccs	7, cr8, [r0], {240}	; 0xf0
   13244:	bfi	sp, r6, #3, #22
   13248:	addsmi	r6, r1, #230400	; 0x38400
   1324c:	stcvs	15, cr11, [r2], #-16
   13250:	smlalle	r6, sl, r6, r0
   13254:	ldrbcc	pc, [pc, #79]!	; 132ab <__assert_fail@plt+0x10717>	; <UNPREDICTABLE>
   13258:	ldrtmi	lr, [r9], -r7, ror #15
   1325c:	ldmdami	r6, {r0, r1, r2, r5, r8, ip, sp, pc}
   13260:			; <UNDEFINED> instruction: 0xf7fa4478
   13264:	strb	pc, [pc, pc, lsr #31]	; <UNPREDICTABLE>
   13268:	ldrbtmi	r4, [r9], #-2324	; 0xfffff6ec
   1326c:	ldmdbmi	r4, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}
   13270:	ldrbtmi	r4, [r9], #-2068	; 0xfffff7ec
   13274:			; <UNDEFINED> instruction: 0xf7fa4478
   13278:	ldr	pc, [lr, r5, lsr #31]!
   1327c:	ldrb	r4, [r4, r5, lsr #12]
   13280:	ldrbcc	pc, [pc, #79]!	; 132d7 <__assert_fail@plt+0x10743>	; <UNPREDICTABLE>
   13284:	str	r4, [r3, sl, lsr #12]!
   13288:	ldmdb	sl, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1328c:			; <UNDEFINED> instruction: 0x0001bbb2
   13290:	andeq	r0, r0, r0, lsl #6
   13294:	andeq	fp, r1, r0, lsr #23
   13298:	andeq	r0, r0, ip, lsr #6
   1329c:	ldrdeq	r9, [r0], -lr
   132a0:	andeq	r9, r0, sl, ror #17
   132a4:	andeq	ip, r1, sl, lsl #5
   132a8:	strdeq	r9, [r0], -r0
   132ac:	andeq	r9, r0, ip, lsr #16
   132b0:			; <UNDEFINED> instruction: 0xfffff5b9
   132b4:	muleq	r1, r6, sl
   132b8:	andeq	r9, r0, ip, lsl #15
   132bc:			; <UNDEFINED> instruction: 0x000082b6
   132c0:	andeq	r9, r0, lr, lsl r8
   132c4:	andeq	r9, r0, r4, asr #15
   132c8:	ldrbtmi	r4, [sl], #-2569	; 0xfffff5f7
   132cc:	stfvsp	f3, [r3], {32}
   132d0:			; <UNDEFINED> instruction: 0x4618b11b
   132d4:	mvnsle	r2, r0, lsl #16
   132d8:	blvs	ff0650a0 <__assert_fail@plt+0xff06250c>
   132dc:	mulle	r1, r1, r2
   132e0:			; <UNDEFINED> instruction: 0x47704618
   132e4:	stmdbvs	r2, {sl, fp, sp, lr}
   132e8:	mvnsle	r2, r0, lsl #20
   132ec:			; <UNDEFINED> instruction: 0x47703014
   132f0:			; <UNDEFINED> instruction: 0xfffff4db
   132f4:	blmi	18071c <__assert_fail@plt+0x17db88>
   132f8:	ldrbtmi	r4, [fp], #-2565	; 0xfffff5fb
   132fc:	ldmdavs	fp, {r0, r1, r3, r4, r7, fp, ip, lr}
   13300:			; <UNDEFINED> instruction: 0xf7ffb10b
   13304:	andcs	pc, r0, pc, ror ip	; <UNPREDICTABLE>
   13308:	svclt	0x0000bd08
   1330c:	andeq	fp, r1, sl, asr #19
   13310:	andeq	r0, r0, ip, lsr #6
   13314:	ldrblt	r2, [r0, #-2051]!	; 0xfffff7fd
   13318:			; <UNDEFINED> instruction: 0x460dd818
   1331c:	strmi	fp, [r6], -r9, lsl #6
   13320:	andcs	r2, r1, r8, asr r1
   13324:	bl	ff0d12e8 <__assert_fail@plt+0xff0ce754>
   13328:	strtmi	r4, [r8], -r4, lsl #12
   1332c:			; <UNDEFINED> instruction: 0xf7ee6026
   13330:	bmi	3cf1a0 <__assert_fail@plt+0x3cc60c>
   13334:	rsbvs	r2, r5, #0, 2
   13338:	strbvs	r4, [r1, #-1146]!	; 0xfffffb86
   1333c:	ldmdavs	r3, {r0, r5, r7, sl, sp, lr}^
   13340:	subsvs	r3, r3, r1, lsl #6
   13344:			; <UNDEFINED> instruction: 0x63206523
   13348:	ldcllt	6, cr4, [r0, #-128]!	; 0xffffff80
   1334c:	vqdmulh.s<illegal width 8>	d20, d0, d8
   13350:	stmdbmi	r8, {r0, r1, r2, r3, r6, r9, lr}
   13354:	ldrbtmi	r4, [fp], #-2056	; 0xfffff7f8
   13358:	movtcc	r4, #17529	; 0x4479
   1335c:			; <UNDEFINED> instruction: 0xf7ef4478
   13360:	stmdami	r6, {r1, r3, r4, sl, fp, sp, lr, pc}
   13364:			; <UNDEFINED> instruction: 0xf7fa4478
   13368:	svclt	0x0000ff0b
   1336c:	andeq	ip, r1, r8, asr #1
   13370:	andeq	sl, r0, sl, lsr r0
   13374:	andeq	r9, r0, r0, asr #6
   13378:	andeq	r9, r0, ip, lsr r7
   1337c:	muleq	r0, r8, r7
   13380:	mvnsmi	lr, sp, lsr #18
   13384:	ldrmi	fp, [r7], -r4, lsl #1
   13388:	strmi	r9, [r8], -r3
   1338c:	mcrls	1, 0, r2, cr3, cr7, {3}
   13390:	b	451354 <__assert_fail@plt+0x44e7c0>
   13394:	tstpl	r0, pc, asr #8	; <UNPREDICTABLE>
   13398:	svclt	0x00142800
   1339c:	andcs	r2, r0, r2
   133a0:			; <UNDEFINED> instruction: 0xffb8f7ff
   133a4:	eorcs	r4, ip, r5, lsl #12
   133a8:	svc	0x005cf7ee
   133ac:	tstcs	r1, sl, lsl fp
   133b0:	rscscc	pc, pc, #79	; 0x4f
   133b4:			; <UNDEFINED> instruction: 0x9600447b
   133b8:	ldmdaeq	r4, {r8, ip, sp, lr, pc}
   133bc:			; <UNDEFINED> instruction: 0x61214604
   133c0:	stmib	r4, {r6, r9, sl, lr}^
   133c4:			; <UNDEFINED> instruction: 0xf7ef6700
   133c8:	blmi	54dcd0 <__assert_fail@plt+0x54b13c>
   133cc:	tstcs	r0, r4, lsl sl
   133d0:	ldmdami	r4, {r0, r1, r3, r4, r5, r6, sl, lr}
   133d4:	stmib	r5, {r3, r4, r5, r6, sl, lr}^
   133d8:	rscvs	r0, r1, pc, lsl #8
   133dc:	smlabtne	r1, r4, r9, lr
   133e0:	ldmdavs	fp, {r0, r1, r3, r4, r7, fp, ip, lr}
   133e4:	ldmib	r5, {r0, r1, r4, r6, r8, ip, sp, pc}^
   133e8:	stmiblt	pc, {r2, r4, r9, ip}	; <UNPREDICTABLE>
   133ec:	ldrbtmi	r4, [fp], #-2830	; 0xfffff4f2
   133f0:			; <UNDEFINED> instruction: 0xf8cd480e
   133f4:	ldrbtmi	r8, [r8], #-0
   133f8:	mcr2	7, 7, pc, cr4, cr10, {7}	; <UNPREDICTABLE>
   133fc:	andcs	r2, r1, #0, 6
   13400:	strtmi	r2, [r8], -r3, lsl #2
   13404:	mrc2	7, 3, pc, cr14, cr15, {7}
   13408:	andlt	r4, r4, r8, lsr #12
   1340c:	ldrhhi	lr, [r0, #141]!	; 0x8d
   13410:	ldrbtmi	r4, [fp], #-2823	; 0xfffff4f9
   13414:	svclt	0x0000e7ec
   13418:	andeq	r9, r0, r4, ror r7
   1341c:	strdeq	fp, [r1], -r4
   13420:	andeq	r0, r0, ip, lsr #6
   13424:			; <UNDEFINED> instruction: 0xfffff3d1
   13428:	andeq	r6, r0, sl, lsl #18
   1342c:	andeq	r9, r0, sl, lsr r7
   13430:	andeq	r9, r0, r2, lsl r7
   13434:	ldrbmi	lr, [r0, sp, lsr #18]!
   13438:	bmi	1da4c98 <__assert_fail@plt+0x1da2104>
   1343c:	blmi	1da4ea8 <__assert_fail@plt+0x1da2314>
   13440:	ldrbtmi	fp, [sl], #-142	; 0xffffff72
   13444:	ldrsbhi	pc, [r4, #143]	; 0x8f	; <UNPREDICTABLE>
   13448:	ldmpl	r3, {r2, r9, sl, lr}^
   1344c:	ldmdavs	fp, {r3, r4, r5, r6, r7, sl, lr}
   13450:			; <UNDEFINED> instruction: 0xf04f930d
   13454:	stmdbcs	r0, {r8, r9}
   13458:			; <UNDEFINED> instruction: 0x460fd052
   1345c:	eorsle	r2, r0, r0, lsl #16
   13460:	blcs	b71474 <__assert_fail@plt+0xb6e8e0>
   13464:	tstcs	r0, sl, lsr #32
   13468:	strtmi	r2, [r0], -r1, lsl #4
   1346c:	blx	19d1460 <__assert_fail@plt+0x19ce8cc>
   13470:			; <UNDEFINED> instruction: 0xf0401c41
   13474:	mcrcs	0, 0, r8, cr0, cr9, {4}
   13478:	blmi	1a87998 <__assert_fail@plt+0x1a84e04>
   1347c:	ldmdavs	sp, {r0, r1, r3, r4, r5, r6, sl, lr}
   13480:	stmdavs	pc!, {r0, r2, r3, r5, r6, r8, ip, sp, pc}^	; <UNPREDICTABLE>
   13484:	andle	r1, r7, sl, ror ip
   13488:	andeq	pc, r8, r5, lsl #2
   1348c:			; <UNDEFINED> instruction: 0xf7ee4621
   13490:	stmdacs	r0, {r1, r3, r6, r8, r9, sl, fp, sp, lr, pc}
   13494:	addhi	pc, lr, r0
   13498:	stccs	8, cr6, [r0, #-180]	; 0xffffff4c
   1349c:	blmi	1887c68 <__assert_fail@plt+0x18850d4>
   134a0:	andge	pc, r3, r8, asr r8	; <UNPREDICTABLE>
   134a4:	ldrdcc	pc, [r0], -sl
   134a8:			; <UNDEFINED> instruction: 0xf0402b00
   134ac:	strbmi	r8, [r9], -r5, lsr #1
   134b0:	strtmi	r2, [r0], -r0, lsl #4
   134b4:	ldc2l	7, cr15, [r0, #1020]!	; 0x3fc
   134b8:	eor	r4, fp, r7, lsl #12
   134bc:	blcs	315d0 <__assert_fail@plt+0x2ea3c>
   134c0:	mcrcs	1, 0, sp, cr0, cr1, {6}
   134c4:	mrrcmi	0, 6, sp, r8, cr12
   134c8:	vst3.16	{d20-d22}, [pc :256], ip
   134cc:	ldrtmi	r5, [r0], -r0, lsl #2
   134d0:			; <UNDEFINED> instruction: 0xff20f7ff
   134d4:	strtmi	r4, [r0], -r6, lsl #12
   134d8:	ldmdb	sl, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   134dc:	andscc	r4, r8, r1, lsl #13
   134e0:	cdp	7, 12, cr15, cr0, cr14, {7}
   134e4:			; <UNDEFINED> instruction: 0xf1092301
   134e8:	strtmi	r0, [r1], -r1, lsl #4
   134ec:	andvs	r4, r7, r5, lsl #12
   134f0:	andscc	r6, r4, fp, lsr #2
   134f4:	svc	0x00a2f7ee
   134f8:			; <UNDEFINED> instruction: 0xf8584b4a
   134fc:	eor	sl, r6, r3
   13500:			; <UNDEFINED> instruction: 0xd1b82800
   13504:	eor	r2, sp, r0, lsl #12
   13508:			; <UNDEFINED> instruction: 0x46499a16
   1350c:			; <UNDEFINED> instruction: 0xf7ff4620
   13510:	strmi	pc, [r7], -r3, asr #27
   13514:	rscsle	r1, r5, fp, ror ip
   13518:			; <UNDEFINED> instruction: 0xf8584b42
   1351c:	vst4.8	{d26-d29}, [pc], r3
   13520:	ldrtmi	r5, [r0], -r0, lsl #2
   13524:	mrc2	7, 7, pc, cr6, cr15, {7}
   13528:	strtmi	r4, [r0], -r6, lsl #12
   1352c:	ldmdb	r0!, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   13530:			; <UNDEFINED> instruction: 0xf7ee3018
   13534:	movwcs	lr, #3736	; 0xe98
   13538:	strmi	r4, [r5], -r1, lsr #12
   1353c:			; <UNDEFINED> instruction: 0x612b6007
   13540:			; <UNDEFINED> instruction: 0xf7ef3014
   13544:	strtmi	lr, [r0], -r6, ror #16
   13548:	stmib	r0!, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1354c:			; <UNDEFINED> instruction: 0xf8da64b0
   13550:	movwcs	r1, #0
   13554:	ldrbtmi	r4, [sl], #-2613	; 0xfffff5cb
   13558:	strcs	lr, [pc, #-2502]	; 12b9a <__assert_fail@plt+0x10006>
   1355c:	stmib	r5, {r0, r1, r3, r5, r6, r7, sp, lr}^
   13560:	ldmdblt	r9, {r0, r8, r9, ip, sp}^
   13564:	blmi	b25e34 <__assert_fail@plt+0xb232a0>
   13568:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   1356c:	blls	36d5dc <__assert_fail@plt+0x36aa48>
   13570:	qdaddle	r4, sl, sp
   13574:	andlt	r4, lr, r0, lsr r6
   13578:			; <UNDEFINED> instruction: 0x87f0e8bd
   1357c:	andsvc	lr, r4, #3506176	; 0x358000
   13580:	ldrtmi	sl, [r0], -r5, lsl #18
   13584:			; <UNDEFINED> instruction: 0xf7ff9203
   13588:	stmdavs	sp!, {r0, r1, r2, r3, r8, r9, fp, ip, sp, lr, pc}
   1358c:	bls	e4e78 <__assert_fail@plt+0xe22e4>
   13590:	strls	r4, [r1, #-1571]	; 0xfffff9dd
   13594:	stmdami	r7!, {ip, pc}
   13598:			; <UNDEFINED> instruction: 0xf7fa4478
   1359c:			; <UNDEFINED> instruction: 0xe7e1fe13
   135a0:	ldrtmi	r4, [r7], -r5, lsr #24
   135a4:			; <UNDEFINED> instruction: 0xe790447c
   135a8:	andcs	r4, r0, #76546048	; 0x4900000
   135ac:	mcr2	7, 7, pc, cr8, cr15, {7}	; <UNPREDICTABLE>
   135b0:	ldrb	r4, [r7, r6, lsl #12]
   135b4:			; <UNDEFINED> instruction: 0xf04f4b1b
   135b8:	strdvs	r3, [sl], #-47	; 0xffffffd1	; <UNPREDICTABLE>
   135bc:	andge	pc, r3, r8, asr r8	; <UNPREDICTABLE>
   135c0:	ldrdcc	pc, [r0], -sl
   135c4:	strcs	fp, [r0, #-2547]	; 0xfffff60d
   135c8:	movwcs	r2, #512	; 0x200
   135cc:	strls	r4, [r0, #-1592]	; 0xfffff9c8
   135d0:	stmda	r6, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   135d4:	svclt	0x00083101
   135d8:	svccc	0x00fff1b0
   135dc:			; <UNDEFINED> instruction: 0xf7efd19f
   135e0:	strtmi	lr, [lr], -r2, lsr #18
   135e4:			; <UNDEFINED> instruction: 0xf7ef6800
   135e8:			; <UNDEFINED> instruction: 0x4639e872
   135ec:	ldmdami	r3, {r1, r9, sl, lr}
   135f0:			; <UNDEFINED> instruction: 0xf7fa4478
   135f4:	ldr	pc, [r5, pc, asr #26]!
   135f8:			; <UNDEFINED> instruction: 0x46214811
   135fc:			; <UNDEFINED> instruction: 0xf7fa4478
   13600:	ldrb	pc, [r4, -r1, ror #27]	; <UNPREDICTABLE>
   13604:	strtmi	r4, [r1], -pc, lsl #16
   13608:			; <UNDEFINED> instruction: 0xf7fa4478
   1360c:			; <UNDEFINED> instruction: 0xe7dafddb
   13610:	svc	0x0056f7ee
   13614:	andeq	fp, r1, r2, lsl #17
   13618:	andeq	r0, r0, r0, lsl #6
   1361c:	andeq	fp, r1, r8, ror r8
   13620:	andeq	fp, r1, r4, lsl #31
   13624:	andeq	r0, r0, ip, lsr #6
   13628:	andeq	r9, r0, ip, lsl #1
   1362c:			; <UNDEFINED> instruction: 0xfffff24f
   13630:	andeq	fp, r1, ip, asr r7
   13634:	andeq	r9, r0, r0, lsl r6
   13638:			; <UNDEFINED> instruction: 0x00008fbc
   1363c:	andeq	r9, r0, r0, lsl #11
   13640:	andeq	r9, r0, ip, lsl #11
   13644:	andeq	r9, r0, r4, asr #10
   13648:	blmi	f65f40 <__assert_fail@plt+0xf633ac>
   1364c:	push	{r1, r3, r4, r5, r6, sl, lr}
   13650:	strdlt	r4, [pc], r0
   13654:			; <UNDEFINED> instruction: 0x260058d3
   13658:			; <UNDEFINED> instruction: 0x46054a3a
   1365c:	movwls	r6, #55323	; 0xd81b
   13660:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   13664:	ldrbtmi	r9, [sl], #-1540	; 0xfffff9fc
   13668:	subsle	r2, r7, r0, lsl #16
   1366c:			; <UNDEFINED> instruction: 0xf8df4b36
   13670:			; <UNDEFINED> instruction: 0xf8dfa0dc
   13674:			; <UNDEFINED> instruction: 0xf8df90dc
   13678:	ldrbtmi	r8, [sl], #220	; 0xdc
   1367c:	ldrbtmi	r5, [r9], #2263	; 0x8d7
   13680:	strd	r4, [r7], -r8	; <UNPREDICTABLE>
   13684:	ldrsbtlt	pc, [ip], -r4	; <UNPREDICTABLE>
   13688:	svceq	0x0000f1bb
   1368c:	stclvs	0, cr13, [r2], #72	; 0x48
   13690:			; <UNDEFINED> instruction: 0x6c20a904
   13694:	mrsls	r2, LR_irq
   13698:	ldrbmi	r2, [r8, r2, lsl #2]
   1369c:	cmplt	r8, r3, lsl #12
   136a0:	mcrcs	6, 0, r4, cr0, cr0, {1}
   136a4:	ldrmi	fp, [lr], -r8, lsl #30
   136a8:	ldmib	r6!, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   136ac:	strbmi	r4, [r0], -r1, lsl #12
   136b0:	ldc2l	7, cr15, [r0], #1000	; 0x3e8
   136b4:			; <UNDEFINED> instruction: 0xf7ee6ca0
   136b8:	blvs	84f238 <__assert_fail@plt+0x84c6a4>
   136bc:	bvs	18bfb84 <__assert_fail@plt+0x18bcff0>
   136c0:			; <UNDEFINED> instruction: 0xf7ef2100
   136c4:	blvs	84da2c <__assert_fail@plt+0x84ae98>
   136c8:	cdp	7, 13, cr15, cr4, cr14, {7}
   136cc:			; <UNDEFINED> instruction: 0xf7ee4620
   136d0:			; <UNDEFINED> instruction: 0xb325eed2
   136d4:	stclvs	6, cr4, [sp], #176	; 0xb0
   136d8:	blcs	ad76c <__assert_fail@plt+0xaabd8>
   136dc:	ldmdavs	fp!, {r0, r4, ip, lr, pc}
   136e0:	sbcle	r2, pc, r0, lsl #22
   136e4:	stmdbge	r5, {r1, r5, r6, r8, sl, fp, sp, lr}
   136e8:			; <UNDEFINED> instruction: 0xf8d44620
   136ec:	andls	fp, r3, #80	; 0x50
   136f0:	blx	16d16f4 <__assert_fail@plt+0x16ceb60>
   136f4:	ldrbmi	r9, [r9], -r3, lsl #20
   136f8:	strbmi	r4, [r8], -r3, lsl #12
   136fc:	stc2l	7, cr15, [r2, #-1000]!	; 0xfffffc18
   13700:	strtmi	lr, [r0], -r0, asr #15
   13704:			; <UNDEFINED> instruction: 0xffe8f7fe
   13708:	stmdacs	r0, {r1, r2, r9, sl, lr}
   1370c:			; <UNDEFINED> instruction: 0xf7efd0e7
   13710:	strmi	lr, [r1], -r4, lsl #19
   13714:			; <UNDEFINED> instruction: 0xf7fa4650
   13718:			; <UNDEFINED> instruction: 0xe7e0fcbd
   1371c:	bmi	3a4f3c <__assert_fail@plt+0x3a23a8>
   13720:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
   13724:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   13728:	subsmi	r9, sl, sp, lsl #22
   1372c:	ldrtmi	sp, [r0], -r3, lsl #2
   13730:	pop	{r0, r1, r2, r3, ip, sp, pc}
   13734:			; <UNDEFINED> instruction: 0xf7ee8ff0
   13738:	svclt	0x0000eec4
   1373c:	andeq	fp, r1, r8, ror r6
   13740:	andeq	r0, r0, r0, lsl #6
   13744:	andeq	fp, r1, lr, asr r6
   13748:	andeq	r0, r0, ip, lsr #6
   1374c:	andeq	r9, r0, r6, asr r5
   13750:	andeq	r9, r0, r6, ror r5
   13754:	muleq	r0, r0, r5
   13758:	andeq	fp, r1, r2, lsr #11
   1375c:	blmi	7e5fdc <__assert_fail@plt+0x7e3448>
   13760:	ldrblt	r4, [r0, #1146]!	; 0x47a
   13764:	ldmpl	r3, {r0, r2, r7, ip, sp, pc}^
   13768:	ldmdavs	fp, {r1, r2, r9, sl, lr}
   1376c:			; <UNDEFINED> instruction: 0xf04f9303
   13770:	cmnlt	r8, r0, lsl #6
   13774:	blcs	ad788 <__assert_fail@plt+0xaabf4>
   13778:	svcge	0x0002d01d
   1377c:	blvs	ff965054 <__assert_fail@plt+0xff9624c0>
   13780:			; <UNDEFINED> instruction: 0xb1a56ce2
   13784:	movwcs	r6, #3104	; 0xc20
   13788:	strls	r2, [r0, -r6, lsl #2]
   1378c:	stclvs	7, cr4, [r4], #672	; 0x2a0
   13790:	mvnsle	r2, r0, lsl #24
   13794:			; <UNDEFINED> instruction: 0xf7ff4630
   13798:	bmi	4934fc <__assert_fail@plt+0x490968>
   1379c:	ldrbtmi	r4, [sl], #-2831	; 0xfffff4f1
   137a0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   137a4:	subsmi	r9, sl, r3, lsl #22
   137a8:	andlt	sp, r5, r4, lsl r1
   137ac:			; <UNDEFINED> instruction: 0x4614bdf0
   137b0:	mvnle	r2, r0, lsl #24
   137b4:	stcvs	7, cr14, [r3], {238}	; 0xee
   137b8:	ldmdavc	sl, {r0, r1, r4, r5, r8, ip, sp, pc}
   137bc:	sbcsle	r2, ip, r0, lsl #20
   137c0:			; <UNDEFINED> instruction: 0xf7ef4618
   137c4:	ldrb	lr, [r8, sl, asr #18]
   137c8:	ldc2l	7, cr15, [lr, #-1020]!	; 0xfffffc04
   137cc:	stmdacs	r0, {r0, r1, r9, sl, lr}
   137d0:	ubfx	sp, r3, #1, #19
   137d4:	cdp	7, 7, cr15, cr4, cr14, {7}
   137d8:	andeq	fp, r1, r4, ror #10
   137dc:	andeq	r0, r0, r0, lsl #6
   137e0:	andeq	fp, r1, r6, lsr #10
   137e4:	tstpl	r0, pc, asr #8	; <UNPREDICTABLE>
   137e8:			; <UNDEFINED> instruction: 0xf7ff2003
   137ec:	svclt	0x0000bd93
   137f0:			; <UNDEFINED> instruction: 0x4606b5f8
   137f4:	strmi	r2, [ip], -r1
   137f8:	stc2	7, cr15, [ip, #1020]	; 0x3fc
   137fc:	adcmi	r6, r3, #274432	; 0x43000
   13800:	ldmdbne	r7!, {r1, r2, r3, r8, ip, lr, pc}
   13804:	svccc	0x00011e73
   13808:	streq	pc, [r1], -r6, asr #3
   1380c:	ldmne	r2!, {r2, r4, r5, r8, ip, sp, pc}^
   13810:	svcpl	0x0001f813
   13814:	adcsmi	r6, fp, #1024	; 0x400
   13818:	mvnsle	r5, sp, lsl #9
   1381c:	lfmlt	f6, 2, [r8, #784]!	; 0x310
   13820:	vqdmulh.s<illegal width 8>	d20, d0, d5
   13824:	stmdbmi	r5, {r1, r3, r6, r7, r9, lr}
   13828:	ldrbtmi	r4, [fp], #-2053	; 0xfffff7fb
   1382c:	cmpcc	r0, #2030043136	; 0x79000000
   13830:			; <UNDEFINED> instruction: 0xf7ef4478
   13834:	svclt	0x0000e9b0
   13838:	andeq	r9, r0, r6, ror #22
   1383c:	andeq	r8, r0, ip, ror #28
   13840:	andeq	r9, r0, r4, lsl #8
   13844:	strlt	fp, [r8, #-376]	; 0xfffffe88
   13848:	blcs	b7185c <__assert_fail@plt+0xb6ecc8>
   1384c:	stmdavc	r3, {r0, r8, ip, lr, pc}^
   13850:	andcs	fp, r1, #-1073741810	; 0xc000000e
   13854:			; <UNDEFINED> instruction: 0xf7fb2100
   13858:	andcc	pc, r1, r1, ror r8	; <UNPREDICTABLE>
   1385c:	andcs	fp, r1, r8, lsl pc
   13860:	andcs	fp, r1, r8, lsl #26
   13864:	andcs	fp, r1, r8, lsl #26
   13868:	svclt	0x00004770
   1386c:	addlt	fp, r3, r0, lsl #10
   13870:	andcs	r4, r0, #4, 22	; 0x1000
   13874:	andls	r2, r0, #1073741824	; 0x40000000
   13878:			; <UNDEFINED> instruction: 0xf7ff447b
   1387c:	ldrdlt	pc, [r3], -fp
   13880:	blx	1519fe <__assert_fail@plt+0x14ee6a>
   13884:	strdeq	r5, [r0], -r8
   13888:	addlt	fp, r3, r0, lsl #10
   1388c:	andcs	r4, r2, #4, 22	; 0x1000
   13890:	mrscs	r9, (UNDEF: 17)
   13894:			; <UNDEFINED> instruction: 0xf7ff447b
   13898:	andlt	pc, r3, sp, asr #27
   1389c:	blx	151a1a <__assert_fail@plt+0x14ee86>
   138a0:	strdeq	r6, [r0], -r0
   138a4:	addlt	fp, r3, r0, lsl #10
   138a8:	tstcs	r0, r4, lsl #22
   138ac:	tstls	r0, r2, lsl #4
   138b0:			; <UNDEFINED> instruction: 0xf7ff447b
   138b4:			; <UNDEFINED> instruction: 0xb003fdbf
   138b8:	blx	151a36 <__assert_fail@plt+0x14eea2>
   138bc:	muleq	r0, r8, r3
   138c0:	ldrb	r2, [sp, #-512]	; 0xfffffe00
   138c4:	ldrb	r2, [fp, #-513]	; 0xfffffdff
   138c8:	mvnsmi	lr, sp, lsr #18
   138cc:	addlt	r4, r2, r6, lsl #12
   138d0:	cmncs	r7, r8, lsl #12
   138d4:			; <UNDEFINED> instruction: 0xf7ee4617
   138d8:			; <UNDEFINED> instruction: 0xf44fef6e
   138dc:	stmdacs	r0, {r8, ip, lr}
   138e0:	andcs	fp, r2, r4, lsl pc
   138e4:			; <UNDEFINED> instruction: 0xf7ff2000
   138e8:			; <UNDEFINED> instruction: 0x4605fd15
   138ec:			; <UNDEFINED> instruction: 0xf7ee2036
   138f0:	blmi	60ec80 <__assert_fail@plt+0x60c0ec>
   138f4:			; <UNDEFINED> instruction: 0xf04f2101
   138f8:	ldrbtmi	r3, [fp], #-767	; 0xfffffd01
   138fc:			; <UNDEFINED> instruction: 0xf1009600
   13900:			; <UNDEFINED> instruction: 0x46040814
   13904:	strbmi	r6, [r0], -r1, lsr #2
   13908:	strvs	lr, [r0, -r4, asr #19]
   1390c:	svc	0x009cf7ee
   13910:	bmi	466558 <__assert_fail@plt+0x4639c4>
   13914:	ldrbtmi	r2, [fp], #-0
   13918:	ldrbtmi	r4, [r9], #-2320	; 0xfffff6f0
   1391c:	strne	lr, [pc], #-2501	; 13924 <__assert_fail@plt+0x10d90>
   13920:	andeq	lr, r2, r4, asr #19
   13924:	ldmdavs	fp, {r0, r1, r3, r4, r7, fp, ip, lr}
   13928:	ldmib	r5, {r0, r1, r4, r6, r8, ip, sp, pc}^
   1392c:	ldmdblt	pc, {r2, r4, r9, ip}^	; <UNPREDICTABLE>
   13930:	ldrbtmi	r4, [fp], #-2827	; 0xfffff4f5
   13934:			; <UNDEFINED> instruction: 0xf8cd480b
   13938:	ldrbtmi	r8, [r8], #-0
   1393c:	mcrr2	7, 15, pc, r2, cr10	; <UNPREDICTABLE>
   13940:	andlt	r4, r2, r8, lsr #12
   13944:	ldrhhi	lr, [r0, #141]!	; 0x8d
   13948:	ldrbtmi	r4, [fp], #-2823	; 0xfffff4f9
   1394c:	svclt	0x0000e7f2
   13950:	andeq	r9, r0, r2, asr r3
   13954:	andeq	fp, r1, lr, lsr #7
   13958:	andeq	r0, r0, ip, lsr #6
   1395c:			; <UNDEFINED> instruction: 0xfffff0db
   13960:	andeq	r6, r0, r6, asr #7
   13964:	andeq	r9, r0, sl, lsl r3
   13968:	ldrdeq	r9, [r0], -sl
   1396c:	svclt	0x00a8f7ff
   13970:	stmdbcs	r1, {r4, r5, r6, r8, sl, ip, sp, pc}
   13974:	addlt	r4, lr, r3, lsr #26
   13978:	ldrbtmi	r4, [sp], #-3107	; 0xfffff3dd
   1397c:			; <UNDEFINED> instruction: 0x4d23592c
   13980:	strls	r6, [sp], #-2084	; 0xfffff7dc
   13984:	streq	pc, [r0], #-79	; 0xffffffb1
   13988:	andle	r4, fp, sp, ror r4
   1398c:	blx	feed1992 <__assert_fail@plt+0xfeecedfe>
   13990:	blmi	766214 <__assert_fail@plt+0x763680>
   13994:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   13998:	blls	36da08 <__assert_fail@plt+0x36ae74>
   1399c:	qsuble	r4, sl, pc	; <UNPREDICTABLE>
   139a0:	ldcllt	0, cr11, [r0, #-56]!	; 0xffffffc8
   139a4:			; <UNDEFINED> instruction: 0x46044b1b
   139a8:	stmiapl	fp!, {r1, r2, r4, r9, sl, lr}^
   139ac:	cmnlt	fp, fp, lsl r8
   139b0:	ldmib	r0, {r4, r8, r9, ip, sp, pc}^
   139b4:	stmdbge	r5, {r2, r4, r9, ip, lr}
   139b8:	andls	r4, r3, #32, 12	; 0x2000000
   139bc:			; <UNDEFINED> instruction: 0xf8f4f7ff
   139c0:	strtmi	r9, [r9], -r3, lsl #20
   139c4:	strmi	r9, [r3], -r0, lsl #12
   139c8:	ldrbtmi	r4, [r8], #-2067	; 0xfffff7ed
   139cc:	blx	ffed19be <__assert_fail@plt+0xffecee2a>
   139d0:	ldrbtmi	r4, [fp], #-2834	; 0xfffff4ee
   139d4:	stfvsp	f3, [r0], #144	; 0x90
   139d8:	strmi	fp, [r4], -r8, lsr #2
   139dc:	mvnsle	r2, r0, lsl #24
   139e0:	rscscc	pc, pc, pc, asr #32
   139e4:	blvs	ff8cd93c <__assert_fail@plt+0xff8cada8>
   139e8:	svclt	0x0004429a
   139ec:	subsvs	r6, lr, r3, lsr #24
   139f0:			; <UNDEFINED> instruction: 0xf04fd0ce
   139f4:			; <UNDEFINED> instruction: 0xe7cb30ff
   139f8:	ldrbcc	pc, [pc, #79]!	; 13a4f <__assert_fail@plt+0x10ebb>	; <UNPREDICTABLE>
   139fc:	ldrb	r4, [sl, sl, lsr #12]
   13a00:	ldcl	7, cr15, [lr, #-952]	; 0xfffffc48
   13a04:	andeq	fp, r1, sl, asr #6
   13a08:	andeq	r0, r0, r0, lsl #6
   13a0c:	andeq	fp, r1, ip, lsr r3
   13a10:	andeq	fp, r1, r0, lsr r3
   13a14:	andeq	r0, r0, ip, lsr #6
   13a18:	andeq	r9, r0, r6, lsr #5
   13a1c:			; <UNDEFINED> instruction: 0xffffedd3
   13a20:	mvnsmi	lr, #737280	; 0xb4000
   13a24:	bmi	142546c <__assert_fail@plt+0x14228d8>
   13a28:	blmi	14252ac <__assert_fail@plt+0x1422718>
   13a2c:	ldrbtmi	fp, [sl], #-141	; 0xffffff73
   13a30:			; <UNDEFINED> instruction: 0xf8df6805
   13a34:			; <UNDEFINED> instruction: 0x4604913c
   13a38:	stccs	8, cr5, [r2, #-844]	; 0xfffffcb4
   13a3c:			; <UNDEFINED> instruction: 0x460e44f9
   13a40:	movwls	r6, #47131	; 0xb81b
   13a44:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   13a48:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   13a4c:	rsbsle	r9, r3, r2, lsl #6
   13a50:	blcs	feefe4 <__assert_fail@plt+0xfec450>
   13a54:	subscs	sp, r8, r8, ror ip
   13a58:	stc	7, cr15, [r4], {238}	; 0xee
   13a5c:			; <UNDEFINED> instruction: 0x46212258
   13a60:			; <UNDEFINED> instruction: 0xf7ee4605
   13a64:	stcvs	12, cr14, [r0], #944	; 0x3b0
   13a68:			; <UNDEFINED> instruction: 0xf7eeb108
   13a6c:	stmdavs	r2!, {r4, r6, r8, r9, sl, fp, sp, lr, pc}
   13a70:	strtvs	r2, [r8], #768	; 0x300
   13a74:	stmib	r4, {r0, r1, r9, fp, sp}^
   13a78:	strbtvs	r3, [r3], #-783	; 0xfffffcf1
   13a7c:	suble	r6, r2, r3, ror #6
   13a80:	svclt	0x00092a01
   13a84:	bvs	182bb18 <__assert_fail@plt+0x1828f84>
   13a88:	andpl	pc, r0, #1325400064	; 0x4f000000
   13a8c:	svclt	0x00084610
   13a90:			; <UNDEFINED> instruction: 0xf7ee6262
   13a94:	stmdbvs	fp!, {r3, r5, r6, r7, r8, r9, fp, sp, lr, pc}
   13a98:	andcs	r6, r0, #2768896	; 0x2a4000
   13a9c:	stmiane	r9, {r0, r2, r5, r6, r7, sl, sp, lr}^
   13aa0:			; <UNDEFINED> instruction: 0x61a14b34
   13aa4:	stmib	r4, {r0, r3, r5, r6, r8, fp, sp, lr}^
   13aa8:	strbtvs	r6, [r7], #-2063	; 0xfffff7f1
   13aac:	adcvs	r6, r2, #536870926	; 0x2000000e
   13ab0:			; <UNDEFINED> instruction: 0x63206222
   13ab4:			; <UNDEFINED> instruction: 0x6d6d69e8
   13ab8:	tsteq	r1, r0, asr #22
   13abc:	mvnvs	r2, r0
   13ac0:	tstcs	r0, r1, lsl #10
   13ac4:	stmib	r4, {r0, r2, r5, r6, r8, sl, sp, lr}^
   13ac8:	stmib	r4, {r2, r8}^
   13acc:			; <UNDEFINED> instruction: 0xf8590102
   13ad0:	ldmdavs	fp!, {r0, r1, ip, sp, lr}
   13ad4:	ldrtmi	fp, [r5], -fp, ror #19
   13ad8:	bge	c0018 <__assert_fail@plt+0xbd484>
   13adc:	andls	r2, r0, #0, 6
   13ae0:	stfvse	f2, [r2], #4
   13ae4:	ldrmi	r6, [r0, r0, lsr #24]!
   13ae8:	stmdacs	r0, {r0, r2, r9, sl, lr}
   13aec:	bmi	8c7fbc <__assert_fail@plt+0x8c5428>
   13af0:	ldrbtmi	r4, [sl], #-2846	; 0xfffff4e2
   13af4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   13af8:	subsmi	r9, sl, fp, lsl #22
   13afc:			; <UNDEFINED> instruction: 0x4628d132
   13b00:	pop	{r0, r2, r3, ip, sp, pc}
   13b04:	vst2.<illegal width 64>	{d24-d27}, [pc :256], r0
   13b08:	movwcs	r5, #8192	; 0x2000
   13b0c:	eorvs	r6, r3, r0, ror #4
   13b10:	stmdbge	r3, {r0, r1, r2, r3, r4, r5, r7, r8, r9, sl, sp, lr, pc}
   13b14:	stcvs	6, cr4, [r6, #-128]!	; 0xffffff80
   13b18:			; <UNDEFINED> instruction: 0xf846f7ff
   13b1c:	ldrtmi	r4, [r1], -sl, lsr #12
   13b20:	ldmdami	r6, {r0, r1, r9, sl, lr}
   13b24:			; <UNDEFINED> instruction: 0xf7fa4478
   13b28:	ldmdavs	fp!, {r0, r2, r3, r6, r8, r9, fp, ip, sp, lr, pc}
   13b2c:			; <UNDEFINED> instruction: 0x4620b113
   13b30:			; <UNDEFINED> instruction: 0xf868f7ff
   13b34:	strb	r6, [lr, r6, ror #23]
   13b38:	stc2l	7, cr15, [lr, #1016]	; 0x3f8
   13b3c:	stmdacs	r0, {r0, r2, r9, sl, lr}
   13b40:	stfvsp	f5, [r3, #-852]!	; 0xfffffcac
   13b44:	vstrle	d2, [r6, #252]	; 0xfc
   13b48:	ldrbcs	r4, [r9, #-2061]	; 0xfffff7f3
   13b4c:			; <UNDEFINED> instruction: 0xf7fa4478
   13b50:	strb	pc, [ip, r1, lsr #21]	; <UNPREDICTABLE>
   13b54:	svc	0x0060f7ee
   13b58:	stmdami	sl, {r0, r9, sl, lr}
   13b5c:			; <UNDEFINED> instruction: 0xf7fa4478
   13b60:	bfi	pc, r9, (invalid: 21:4)	; <UNPREDICTABLE>
   13b64:	stc	7, cr15, [ip], #952	; 0x3b8
   13b68:	muleq	r1, r6, r2
   13b6c:	andeq	r0, r0, r0, lsl #6
   13b70:	andeq	fp, r1, r8, lsl #5
   13b74:	andeq	r0, r0, ip, lsr #6
   13b78:	ldrdeq	fp, [r1], -r2
   13b7c:	andeq	r9, r0, r4, lsr #3
   13b80:	andeq	r9, r0, ip, asr #2
   13b84:	andeq	r9, r0, r4, lsl #3
   13b88:			; <UNDEFINED> instruction: 0xf7ff2300
   13b8c:	svclt	0x0000bf49
   13b90:	mvnsmi	lr, #737280	; 0xb4000
   13b94:	stclmi	0, cr11, [sl, #-572]!	; 0xfffffdc4
   13b98:	stclmi	6, cr4, [sl], #-56	; 0xffffffc8
   13b9c:	ldrbtmi	r4, [sp], #-1681	; 0xfffff96f
   13ba0:	strmi	r4, [r7], -r9, ror #22
   13ba4:	ldrbtmi	r5, [fp], #-2348	; 0xfffff6d4
   13ba8:	stmdavs	r4!, {r8, sl, sp}
   13bac:			; <UNDEFINED> instruction: 0xf04f940d
   13bb0:	cfstrdmi	mvd0, [r6], #-0
   13bb4:			; <UNDEFINED> instruction: 0xf8539504
   13bb8:			; <UNDEFINED> instruction: 0xf8d88004
   13bbc:	blcs	1fbc4 <__assert_fail@plt+0x1d030>
   13bc0:	ldmdavs	sl!, {r0, r1, r2, r4, r6, r8, ip, lr, pc}
   13bc4:	movweq	pc, #8226	; 0x2022	; <UNPREDICTABLE>
   13bc8:	tstle	r1, r1, lsl #22
   13bcc:	blcs	2efc0 <__assert_fail@plt+0x2c42c>
   13bd0:	addshi	pc, r9, r0, asr #32
   13bd4:	bmi	179cfdc <__assert_fail@plt+0x179a448>
   13bd8:	ldrbtmi	r4, [sl], #-2906	; 0xfffff4a6
   13bdc:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   13be0:	subsmi	r9, sl, sp, lsl #22
   13be4:	addshi	pc, sl, r0, asr #32
   13be8:	andlt	r4, pc, r8, lsr #12
   13bec:	mvnshi	lr, #12386304	; 0xbd0000
   13bf0:			; <UNDEFINED> instruction: 0x463c6bfd
   13bf4:			; <UNDEFINED> instruction: 0x6cfcb9dd
   13bf8:			; <UNDEFINED> instruction: 0xf0002c00
   13bfc:	blvs	e33e48 <__assert_fail@plt+0xe312b4>
   13c00:	ldc	7, cr15, [r8], #-952	; 0xfffffc48
   13c04:			; <UNDEFINED> instruction: 0xf7ee6cb8
   13c08:			; <UNDEFINED> instruction: 0x4638ec36
   13c0c:			; <UNDEFINED> instruction: 0x46212258
   13c10:	ldc	7, cr15, [r4], {238}	; 0xee
   13c14:			; <UNDEFINED> instruction: 0xf7ee4620
   13c18:	ldrb	lr, [ip, lr, lsr #24]
   13c1c:	svceq	0x0000f1b9
   13c20:	stcvs	0, cr13, [r3], #-56	; 0xffffffc8
   13c24:	andle	r4, fp, fp, asr #10
   13c28:			; <UNDEFINED> instruction: 0xb12c6ce4
   13c2c:	adcmi	r6, lr, #234496	; 0x39400
   13c30:	stclvs	0, cr13, [r4], #976	; 0x3d0
   13c34:	mvnsle	r2, r0, lsl #24
   13c38:	ldrbtmi	r4, [r8], #-2118	; 0xfffff7ba
   13c3c:	blx	fe851c2c <__assert_fail@plt+0xfe84f098>
   13c40:	suble	r2, r9, r2, lsl #20
   13c44:	cmplt	sp, r0, lsr #24
   13c48:	stmdbge	r4, {r1, r5, r6, r7, sl, fp, sp, lr}
   13c4c:	mrsls	r2, LR_irq
   13c50:	strmi	r2, [r8, r2, lsl #2]!
   13c54:	stmdacs	r0, {r0, r2, r9, sl, lr}
   13c58:	stfvsd	f5, [r0], #-276	; 0xfffffeec
   13c5c:	stfvsp	f3, [r3], #-32	; 0xffffffe0
   13c60:	adcmi	fp, r7, #3325952	; 0x32c000
   13c64:	andsle	r6, fp, r5, ror #25
   13c68:	ldmdami	fp!, {r0, r2, r3, r7, r8, ip, sp, pc}
   13c6c:			; <UNDEFINED> instruction: 0xf7fa4478
   13c70:	vstrvs	s31, [r2, #-540]	; 0xfffffde4
   13c74:	vstrvs.16	s20, [r4, #-10]	; <UNPREDICTABLE>
   13c78:			; <UNDEFINED> instruction: 0xf7fe9203
   13c7c:	bls	113ad8 <__assert_fail@plt+0x110f44>
   13c80:	strmi	r4, [r3], -r1, lsr #12
   13c84:	ldrbtmi	r4, [r8], #-2101	; 0xfffff7cb
   13c88:	blx	fe751c78 <__assert_fail@plt+0xfe74f0e4>
   13c8c:	ldmdami	r4!, {r0, r3, r4, r7, r8, r9, sl, sp, lr, pc}
   13c90:			; <UNDEFINED> instruction: 0xf7fa4478
   13c94:			; <UNDEFINED> instruction: 0xf7eefa75
   13c98:	movwcs	lr, #3054	; 0xbee
   13c9c:	strb	r6, [r0, r3, lsr #8]!
   13ca0:	suble	r2, r8, r0, lsl #26
   13ca4:			; <UNDEFINED> instruction: 0xf7ee6b38
   13ca8:	vldmiavs	r8!, {d14-<overflow reg d64>}
   13cac:	bl	ff8d1c6c <__assert_fail@plt+0xff8cf0d8>
   13cb0:			; <UNDEFINED> instruction: 0x46292258
   13cb4:			; <UNDEFINED> instruction: 0xf7ee4638
   13cb8:	strtmi	lr, [r8], -r2, asr #23
   13cbc:	bl	ff6d1c7c <__assert_fail@plt+0xff6cf0e8>
   13cc0:	ldrdcc	pc, [r0], -r8
   13cc4:	addle	r2, r5, r0, lsl #22
   13cc8:	strcs	r4, [r0, #-2086]	; 0xfffff7da
   13ccc:	ldcvs	13, cr6, [r9, #-488]!	; 0xfffffe18
   13cd0:			; <UNDEFINED> instruction: 0xf7fa4478
   13cd4:			; <UNDEFINED> instruction: 0xe77efa77
   13cd8:			; <UNDEFINED> instruction: 0xf7fe4620
   13cdc:			; <UNDEFINED> instruction: 0x4605fcfd
   13ce0:	blvs	ff982208 <__assert_fail@plt+0xff97f674>
   13ce4:			; <UNDEFINED> instruction: 0xf7eee7ae
   13ce8:			; <UNDEFINED> instruction: 0x4601ee98
   13cec:	ldrbtmi	r4, [r8], #-2078	; 0xfffff7e2
   13cf0:			; <UNDEFINED> instruction: 0xf9d0f7fa
   13cf4:			; <UNDEFINED> instruction: 0xf7eee76f
   13cf8:			; <UNDEFINED> instruction: 0x4601ee90
   13cfc:	ldrbtmi	r4, [r8], #-2075	; 0xfffff7e5
   13d00:			; <UNDEFINED> instruction: 0xf9c8f7fa
   13d04:	blmi	6cdaa8 <__assert_fail@plt+0x6caf14>
   13d08:	addvs	pc, sl, #64, 4
   13d0c:	ldmdami	sl, {r0, r3, r4, r8, fp, lr}
   13d10:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   13d14:	ldrbtmi	r3, [r8], #-872	; 0xfffffc98
   13d18:	svc	0x003cf7ee
   13d1c:	bl	ff451cdc <__assert_fail@plt+0xff44f148>
   13d20:			; <UNDEFINED> instruction: 0xf44f4b16
   13d24:	ldmdbmi	r6, {r1, r4, r6, r7, r9, sp, lr}
   13d28:	ldrbtmi	r4, [fp], #-2070	; 0xfffff7ea
   13d2c:	cmncc	r8, #2030043136	; 0x79000000
   13d30:			; <UNDEFINED> instruction: 0xf7ee4478
   13d34:	ldmdami	r4, {r4, r5, r8, r9, sl, fp, sp, lr, pc}
   13d38:			; <UNDEFINED> instruction: 0xf7fa4478
   13d3c:	svclt	0x0000fa21
   13d40:	andeq	fp, r1, r6, lsr #2
   13d44:	andeq	r0, r0, r0, lsl #6
   13d48:	andeq	fp, r1, lr, lsl r1
   13d4c:	andeq	r0, r0, ip, lsr #6
   13d50:	andeq	fp, r1, sl, ror #1
   13d54:	andeq	r9, r0, r6, asr #3
   13d58:	andeq	r9, r0, r0, ror #2
   13d5c:	andeq	r9, r0, r6, ror r0
   13d60:	andeq	r9, r0, r0, lsl r1
   13d64:	strheq	r9, [r0], -r4
   13d68:	andeq	r8, r0, r2, ror #24
   13d6c:	andeq	r9, r0, r6, lsr #32
   13d70:	andeq	r9, r0, r0, lsl #13
   13d74:	andeq	r8, r0, r6, lsl #19
   13d78:	strdeq	r8, [r0], -lr
   13d7c:	andeq	r9, r0, r6, ror #12
   13d80:	andeq	r8, r0, ip, ror #18
   13d84:	strdeq	r8, [r0], -r0
   13d88:	andeq	r9, r0, ip, lsl r0
   13d8c:	ldrblt	r6, [r0, #2051]	; 0x803
   13d90:	blcs	629a0 <__assert_fail@plt+0x5fe0c>
   13d94:	ldmib	r0, {r0, r6, r8, fp, ip, lr, pc}^
   13d98:	strmi	r3, [r4], -sl, lsl #4
   13d9c:	ldmdale	r1!, {r0, r1, r4, r7, r9, lr}
   13da0:			; <UNDEFINED> instruction: 0x6702e9d0
   13da4:	tsteq	r7, r6, asr sl
   13da8:	addsmi	sp, r3, #-1073741821	; 0xc0000003
   13dac:	blvs	848608 <__assert_fail@plt+0x845a74>
   13db0:	adcvs	r1, r1, #22784	; 0x5900
   13db4:	addmi	r5, sl, #192, 24	; 0xc000
   13db8:	ldmib	r4, {r0, r3, r4, r8, r9, ip, lr, pc}^
   13dbc:	movwcc	r3, #4612	; 0x1204
   13dc0:			; <UNDEFINED> instruction: 0xf1426123
   13dc4:	cmnvs	r2, r0, lsl #4
   13dc8:	ldmib	r0, {r4, r6, r7, r8, sl, fp, ip, sp, pc}^
   13dcc:	adcsmi	r0, r0, #4, 2
   13dd0:	blle	ffaa44bc <__assert_fail@plt+0xffaa1928>
   13dd4:	rscscc	pc, pc, pc, asr #32
   13dd8:	andcs	fp, r1, #208, 26	; 0x3400
   13ddc:	ldrmi	r4, [r1], -r0, lsr #12
   13de0:			; <UNDEFINED> instruction: 0xff4af7fe
   13de4:	rscsle	r1, r5, r3, asr #24
   13de8:	andne	lr, sl, #212, 18	; 0x350000
   13dec:	blmi	38dd80 <__assert_fail@plt+0x38b1ec>
   13df0:	adcsvc	pc, r9, #64, 4
   13df4:	stmdami	sp, {r2, r3, r8, fp, lr}
   13df8:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   13dfc:	ldrbtmi	r3, [r8], #-892	; 0xfffffc84
   13e00:	cdp	7, 12, cr15, cr8, cr14, {7}
   13e04:	vqdmulh.s<illegal width 8>	d20, d0, d10
   13e08:	stmdbmi	sl, {r0, r2, r3, r5, r7, r9, ip, sp, lr}
   13e0c:	ldrbtmi	r4, [fp], #-2058	; 0xfffff7f6
   13e10:	cmncc	ip, #2030043136	; 0x79000000
   13e14:			; <UNDEFINED> instruction: 0xf7ee4478
   13e18:	stmdami	r8, {r1, r2, r3, r4, r5, r7, r9, sl, fp, sp, lr, pc}
   13e1c:			; <UNDEFINED> instruction: 0xf7fa4478
   13e20:	svclt	0x0000f9af
   13e24:	muleq	r0, r8, r5
   13e28:	muleq	r0, lr, r8
   13e2c:	andeq	r8, r0, sl, lsr sl
   13e30:	andeq	r9, r0, r2, lsl #11
   13e34:	andeq	r8, r0, r8, lsl #17
   13e38:	andeq	r8, r0, r4, lsr #20
   13e3c:	andeq	r9, r0, r4, lsl r0
   13e40:	push	{r0, r1, fp, sp, lr}
   13e44:	blcc	a460c <__assert_fail@plt+0xa1a78>
   13e48:	ldmdble	fp, {r0, r8, r9, fp, sp}^
   13e4c:	ldmib	r0, {r0, r1, r2, r4, r9, sl, lr}^
   13e50:	strmi	r2, [r6], -r2, lsl #6
   13e54:	tstmi	r3, #13631488	; 0xd00000
   13e58:	svccs	0x0000d012
   13e5c:	strcs	sp, [r0], #-80	; 0xffffffb0
   13e60:	tstlt	sp, r5
   13e64:	bleq	91e80 <__assert_fail@plt+0x8f2ec>
   13e68:	adcsmi	r3, ip, #16777216	; 0x1000000
   13e6c:			; <UNDEFINED> instruction: 0x4630d012
   13e70:			; <UNDEFINED> instruction: 0xff8cf7ff
   13e74:	mvnsle	r1, r2, asr #24
   13e78:			; <UNDEFINED> instruction: 0xf04fb964
   13e7c:	strd	r3, [r9], -pc	; <UNPREDICTABLE>
   13e80:	adcmi	r2, r7, #0, 8
   13e84:	ldmib	r6, {r1, r5, fp, ip, lr, pc}^
   13e88:	ldmdbne	r2, {r2, r8, r9, sp}
   13e8c:	mvnvc	lr, #68608	; 0x10c00
   13e90:	movwcs	lr, #18886	; 0x49c6
   13e94:	pop	{r5, r9, sl, lr}
   13e98:	blvs	c74660 <__assert_fail@plt+0xc71acc>
   13e9c:	strtmi	r4, [r8], -r2, asr #12
   13ea0:	ldrmi	r4, [r9], #-1093	; 0xfffffbbb
   13ea4:	b	ff2d1e64 <__assert_fail@plt+0xff2cf2d0>
   13ea8:	strbmi	r6, [r2], #-2738	; 0xfffff54e
   13eac:	adcmi	r6, r7, #536870923	; 0x2000000b
   13eb0:	andcs	sp, r1, #3817472	; 0x3a4000
   13eb4:			; <UNDEFINED> instruction: 0x46114630
   13eb8:	mrc2	7, 6, pc, cr14, cr14, {7}
   13ebc:	andsle	r1, r5, r3, asr #24
   13ec0:			; <UNDEFINED> instruction: 0xf805b10d
   13ec4:	strcc	r0, [r1], #-2817	; 0xfffff4ff
   13ec8:	ldmible	ip, {r0, r1, r2, r5, r7, r9, lr}^
   13ecc:	andcc	lr, sl, #3506176	; 0x358000
   13ed0:	rscle	r4, lr, #805306377	; 0x30000009
   13ed4:	stmdaeq	r4, {r0, r1, r2, r5, r7, r8, r9, fp, sp, lr, pc}
   13ed8:	ldrmi	r1, [r0, #2770]	; 0xad2
   13edc:	ldrmi	fp, [r0], r8, lsr #30
   13ee0:	cfstrscs	mvf4, [r0, #-272]	; 0xfffffef0
   13ee4:	strbmi	sp, [r3], #-473	; 0xfffffe27
   13ee8:			; <UNDEFINED> instruction: 0xe7e062b3
   13eec:	movwcs	lr, #18902	; 0x49d6
   13ef0:	bl	10da340 <__assert_fail@plt+0x10d77ac>
   13ef4:	stmib	r6, {r2, r5, r6, r7, r8, r9, ip, sp, lr}^
   13ef8:	stccs	3, cr2, [r0], {4}
   13efc:	ldr	sp, [ip, sl, asr #3]!
   13f00:			; <UNDEFINED> instruction: 0xe7c7463c
   13f04:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
   13f08:			; <UNDEFINED> instruction: 0xf93af7fa
   13f0c:	andeq	r8, r0, sl, asr pc
   13f10:	bcs	416f8 <__assert_fail@plt+0x3eb64>
   13f14:	stmdavs	r3, {r0, r6, ip, lr, pc}
   13f18:	blcs	65730 <__assert_fail@plt+0x62b9c>
   13f1c:	strmi	sp, [pc], -r8, asr #16
   13f20:	ldrdpl	lr, [r9, -r0]
   13f24:	addsmi	r6, r5, #798720	; 0xc3000
   13f28:	ldrmi	fp, [r5], -r8, lsr #30
   13f2c:	addsmi	r1, r5, #368640	; 0x5a000
   13f30:			; <UNDEFINED> instruction: 0x2600d912
   13f34:	bvs	fe90bf54 <__assert_fail@plt+0xfe9093c0>
   13f38:			; <UNDEFINED> instruction: 0xd1232b01
   13f3c:	adcvs	r6, r6, #925696	; 0xe2000
   13f40:	andsle	r4, r5, #-1610612726	; 0xa000000a
   13f44:	tstcs	r0, sl, lsr #12
   13f48:			; <UNDEFINED> instruction: 0xf7fe4620
   13f4c:	mulcc	r1, r5, lr
   13f50:	ldmib	r4, {r0, r4, r5, r6, r7, r8, ip, lr, pc}^
   13f54:	bne	1498784 <__assert_fail@plt+0x1495bf0>
   13f58:	svclt	0x002842aa
   13f5c:	ldrmi	r4, [r5], -sl, lsr #12
   13f60:	blvs	900510 <__assert_fail@plt+0x8fd97c>
   13f64:	ldrmi	r4, [r9], #-1592	; 0xfffff9c8
   13f68:	b	1a51f28 <__assert_fail@plt+0x1a4f394>
   13f6c:	ldcllt	6, cr4, [r8, #160]!	; 0xa0
   13f70:			; <UNDEFINED> instruction: 0xf04f42aa
   13f74:	svclt	0x00280100
   13f78:	ldrmi	r4, [r5], -sl, lsr #12
   13f7c:			; <UNDEFINED> instruction: 0xf04fe7f1
   13f80:	udf	#13151	; 0x335f
   13f84:			; <UNDEFINED> instruction: 0xf6404b10
   13f88:	ldmdbmi	r0, {r1, r5, r9}
   13f8c:	ldrbtmi	r4, [fp], #-2064	; 0xfffff7f0
   13f90:	orrcc	r4, ip, #2030043136	; 0x79000000
   13f94:			; <UNDEFINED> instruction: 0xf7ee4478
   13f98:	blmi	3cf798 <__assert_fail@plt+0x3ccc04>
   13f9c:	andseq	pc, r1, #64, 12	; 0x4000000
   13fa0:	stmdami	lr, {r0, r2, r3, r8, fp, lr}
   13fa4:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   13fa8:	ldrbtmi	r3, [r8], #-908	; 0xfffffc74
   13fac:	ldcl	7, cr15, [r2, #952]!	; 0x3b8
   13fb0:			; <UNDEFINED> instruction: 0xf6404b0b
   13fb4:	stmdbmi	fp, {r1, r4, r9}
   13fb8:	ldrbtmi	r4, [fp], #-2059	; 0xfffff7f5
   13fbc:	orrcc	r4, ip, #2030043136	; 0x79000000
   13fc0:			; <UNDEFINED> instruction: 0xf7ee4478
   13fc4:	svclt	0x0000ede8
   13fc8:	andeq	r9, r0, r2, lsl #8
   13fcc:	andeq	r8, r0, r8, lsl #14
   13fd0:	andeq	r8, r0, r8, lsr pc
   13fd4:	andeq	r9, r0, ip, ror #7
   13fd8:	strdeq	r8, [r0], -r2
   13fdc:	andeq	r8, r0, r2, ror #29
   13fe0:	ldrdeq	r9, [r0], -r6
   13fe4:	ldrdeq	r8, [r0], -ip
   13fe8:	ldrdeq	r8, [r0], -r8	; <UNPREDICTABLE>
   13fec:	stmdavs	r3, {r3, r4, r5, r8, sl, ip, sp, pc}
   13ff0:	ldmdble	pc, {r0, r8, r9, fp, sp}	; <UNPREDICTABLE>
   13ff4:	strmi	r6, [r4], -r3, asr #21
   13ff8:	strmi	r6, [sp], -r2, asr #20
   13ffc:	mulle	r7, r3, r2
   14000:	stmdble	ip, {r1, r3, r4, r7, r9, lr}
   14004:	andcs	r6, r0, r2, lsr #22
   14008:	rscvs	r1, r1, #22784	; 0x5900
   1400c:	cfldrslt	mvf5, [r8, #-852]!	; 0xfffffcac
   14010:	blx	18d2012 <__assert_fail@plt+0x18cf47e>
   14014:	mvnsle	r2, r0, lsl #16
   14018:	bvs	18aebac <__assert_fail@plt+0x18ac018>
   1401c:	blmi	20dfe4 <__assert_fail@plt+0x20b450>
   14020:	subeq	pc, r5, #64, 12	; 0x4000000
   14024:	stmdami	r7, {r1, r2, r8, fp, lr}
   14028:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   1402c:	ldrbtmi	r3, [r8], #-920	; 0xfffffc68
   14030:	ldc	7, cr15, [r0, #952]!	; 0x3b8
   14034:	ldrbtmi	r4, [r8], #-2052	; 0xfffff7fc
   14038:			; <UNDEFINED> instruction: 0xf8a2f7fa
   1403c:	andeq	r9, r0, r8, ror #6
   14040:	andeq	r8, r0, lr, ror #12
   14044:	ldrdeq	r8, [r0], -lr
   14048:	andeq	r8, r0, r6, lsr #29
   1404c:	ldrblt	r6, [r0, #2051]!	; 0x803
   14050:	addlt	r2, r3, r1, lsl #22
   14054:	strmi	fp, [r5], -r2, lsl #31
   14058:			; <UNDEFINED> instruction: 0x460f4616
   1405c:	ldmdble	sp, {r0, r8, ip, pc}
   14060:	bvs	ffac07a0 <__assert_fail@plt+0xffabdc0c>
   14064:	adcmi	r6, r2, #108, 20	; 0x6c000
   14068:	strtmi	sp, [r8], -r6, lsl #6
   1406c:	blx	d5206e <__assert_fail@plt+0xd4f4da>
   14070:	rscsle	r2, r5, r0, lsl #16
   14074:	ldcllt	0, cr11, [r0, #12]!
   14078:	blvs	a1ab10 <__assert_fail@plt+0xa17f7c>
   1407c:			; <UNDEFINED> instruction: 0x463942b4
   14080:	svclt	0x00284410
   14084:			; <UNDEFINED> instruction: 0x46224634
   14088:	ldmib	r8, {r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1408c:	blne	daec40 <__assert_fail@plt+0xdac0ac>
   14090:	rscvs	r4, fp, #587202560	; 0x23000000
   14094:	andcs	sp, r0, r6, lsl #2
   14098:	ldcllt	0, cr11, [r0, #12]!
   1409c:	ldrbtmi	r4, [r8], #-2050	; 0xfffff7fe
   140a0:			; <UNDEFINED> instruction: 0xf86ef7fa
   140a4:	strb	r4, [r0, r7, lsr #8]!
   140a8:	andeq	r8, r0, r6, lsl #29
   140ac:	svcmi	0x00f8e92d
   140b0:			; <UNDEFINED> instruction: 0xf8dd2903
   140b4:	strmi	r8, [r5], -r8, lsr #32
   140b8:			; <UNDEFINED> instruction: 0x765cf8df
   140bc:			; <UNDEFINED> instruction: 0x461e4692
   140c0:			; <UNDEFINED> instruction: 0xf8d8447f
   140c4:			; <UNDEFINED> instruction: 0xf0004000
   140c8:	stmdbcs	r4, {r0, r2, r7, pc}
   140cc:	stmdbcs	r1, {r1, r2, r3, ip, lr, pc}
   140d0:	andshi	pc, r9, #0
   140d4:			; <UNDEFINED> instruction: 0xf0002905
   140d8:	stmdbcs	r2, {r0, r1, r3, r5, r9, pc}
   140dc:			; <UNDEFINED> instruction: 0xf04fbf18
   140e0:			; <UNDEFINED> instruction: 0xf0000900
   140e4:			; <UNDEFINED> instruction: 0x464880d6
   140e8:	svchi	0x00f8e8bd
   140ec:	blcs	2e400 <__assert_fail@plt+0x2b86c>
   140f0:	sbcshi	pc, sp, #0
   140f4:			; <UNDEFINED> instruction: 0xf5b36943
   140f8:	bl	f3d00 <__assert_fail@plt+0xf116c>
   140fc:	vabd.s8	d0, d0, d4
   14100:			; <UNDEFINED> instruction: 0xf5b78300
   14104:	svclt	0x00287f00
   14108:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   1410c:	adcshi	pc, r0, r0, asr #1
   14110:	svcvs	0x0080f5b7
   14114:	addshi	pc, r0, r0, asr #1
   14118:	orrvs	pc, r0, #1325400064	; 0x4f000000
   1411c:	subseq	r2, fp, sl, lsl #4
   14120:	addsmi	r4, pc, #17825792	; 0x1100000
   14124:	andeq	pc, r1, #-2147483648	; 0x80000000
   14128:	ldmdbcs	pc, {r0, r3, r4, r5, r6, r7, r9, ip, lr, pc}	; <UNPREDICTABLE>
   1412c:	ldrbeq	lr, [r3], #-2639	; 0xfffff5b1
   14130:	sbchi	pc, r6, #0, 6
   14134:	mvneq	pc, r1, asr #32
   14138:			; <UNDEFINED> instruction: 0xf7ff4650
   1413c:	stmdbvs	sl!, {r0, r1, r2, r4, r6, r8, r9, sl, fp, ip, sp, lr, pc}^
   14140:	adcsmi	fp, ip, #124928	; 0x1e800
   14144:	svclt	0x00284691
   14148:			; <UNDEFINED> instruction: 0x4622463c
   1414c:			; <UNDEFINED> instruction: 0x46504631
   14150:			; <UNDEFINED> instruction: 0xff7cf7ff
   14154:	cmnle	sl, r0, lsl #16
   14158:	blx	fee5ae5c <__assert_fail@plt+0xfee582c8>
   1415c:			; <UNDEFINED> instruction: 0xf5b7f389
   14160:	svclt	0x00287f00
   14164:	svceq	0x0000f1b9
   14168:	b	13e5208 <__assert_fail@plt+0x13e2674>
   1416c:	sbcle	r1, pc, r3, asr r3	; <UNPREDICTABLE>
   14170:	svclt	0x00082f00
   14174:	blcs	1cd7c <__assert_fail@plt+0x1a1e8>
   14178:	stmdbvs	fp!, {r0, r2, r4, r5, r7, ip, lr, pc}^
   1417c:			; <UNDEFINED> instruction: 0xf0402b00
   14180:			; <UNDEFINED> instruction: 0xf5b78282
   14184:			; <UNDEFINED> instruction: 0xf0807f00
   14188:	stmdbvs	r8!, {r0, r1, r4, r5, r6, r9, pc}
   1418c:			; <UNDEFINED> instruction: 0xf0002800
   14190:	ldrtmi	r8, [r1], -r2, ror #3
   14194:			; <UNDEFINED> instruction: 0xf7ee463a
   14198:			; <UNDEFINED> instruction: 0xf04fe952
   1419c:	cmnvs	pc, r0, lsl #18
   141a0:			; <UNDEFINED> instruction: 0xf5b2e7a1
   141a4:			; <UNDEFINED> instruction: 0xf0407f00
   141a8:	stmdbvs	r9!, {r1, r2, r4, r7, r9, pc}
   141ac:			; <UNDEFINED> instruction: 0xf7ff4650
   141b0:	strmi	pc, [r1], sp, asr #30
   141b4:			; <UNDEFINED> instruction: 0xf5a7b948
   141b8:			; <UNDEFINED> instruction: 0xf8c57700
   141bc:	adcsmi	r8, ip, #20
   141c0:	ldrtmi	fp, [ip], -r8, lsr #30
   141c4:	sbcle	r2, r7, r0, lsl #24
   141c8:			; <UNDEFINED> instruction: 0xf7eee7bf
   141cc:	blx	80eddc <__assert_fail@plt+0x80c248>
   141d0:	ldrb	pc, [r0, r0, lsl #19]!	; <UNPREDICTABLE>
   141d4:			; <UNDEFINED> instruction: 0xf0002c00
   141d8:			; <UNDEFINED> instruction: 0xf8d08289
   141dc:			; <UNDEFINED> instruction: 0xf1b9901c
   141e0:	cmple	r1, r0, lsl #30
   141e4:	ldrmi	r6, [r7], -r2, asr #16
   141e8:			; <UNDEFINED> instruction: 0x464fb352
   141ec:	adcmi	fp, r2, #134217729	; 0x8000001
   141f0:			; <UNDEFINED> instruction: 0x46504631
   141f4:	strtmi	fp, [r2], -r8, lsr #30
   141f8:			; <UNDEFINED> instruction: 0xf7ff4693
   141fc:	strmi	pc, [r3, #3617]	; 0xe21
   14200:	mcrrne	13, 5, sp, r3, cr11
   14204:	strtmi	r6, [r9], -lr, ror #16
   14208:	ldmdbeq	r9, {r0, r1, r2, r3, r6, ip, sp, lr, pc}^
   1420c:			; <UNDEFINED> instruction: 0x4603bf18
   14210:	streq	pc, [r8, #-2271]	; 0xfffff721
   14214:	stmiane	r4!, {r2, r4, r8, r9, sl, fp, ip, sp, pc}^
   14218:	ldrbtmi	r2, [r8], #-768	; 0xfffffd00
   1421c:			; <UNDEFINED> instruction: 0x46224433
   14220:			; <UNDEFINED> instruction: 0xff38f7f9
   14224:			; <UNDEFINED> instruction: 0xf8c84648
   14228:	pop	{ip, sp, lr}
   1422c:			; <UNDEFINED> instruction: 0xf7ee8ff8
   14230:	blx	80ed78 <__assert_fail@plt+0x80c1e4>
   14234:	str	pc, [pc, r0, lsl #19]
   14238:	vst4.<illegal width 64>	{d18,d20,d22,d24}, [pc :128], r9
   1423c:	ldrb	r7, [fp, -r0, lsl #8]!
   14240:	blcs	ae5f4 <__assert_fail@plt+0xaba60>
   14244:	adchi	pc, ip, r0
   14248:			; <UNDEFINED> instruction: 0xf0002b00
   1424c:	stmibvs	r8!, {r0, r1, r2, r5, r9, pc}
   14250:	eorsle	r2, fp, r0, lsl #16
   14254:			; <UNDEFINED> instruction: 0xf04f28bf
   14258:			; <UNDEFINED> instruction: 0x61ab0300
   1425c:	movwcs	sp, #11352	; 0x2c58
   14260:	rsbvs	r4, r8, r2, lsl #12
   14264:	strb	r6, [r1, fp, ror #1]
   14268:			; <UNDEFINED> instruction: 0xf04f2700
   1426c:			; <UNDEFINED> instruction: 0xe7d939ff
   14270:	stmdacs	r0, {r8, fp, sp, lr}
   14274:			; <UNDEFINED> instruction: 0x81aff000
   14278:			; <UNDEFINED> instruction: 0x46314418
   1427c:			; <UNDEFINED> instruction: 0xf04f4622
   14280:			; <UNDEFINED> instruction: 0xf7ee0900
   14284:	stmdbvs	fp!, {r2, r3, r4, r6, r7, fp, sp, lr, pc}^
   14288:	strtmi	r4, [r3], #-1608	; 0xfffff9b8
   1428c:	pop	{r0, r1, r3, r5, r6, r8, sp, lr}
   14290:	stmdavs	r3, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   14294:			; <UNDEFINED> instruction: 0xf0002b02
   14298:	stmdavs	r3, {r4, r5, r6, r8, pc}^
   1429c:	blcs	25d08 <__assert_fail@plt+0x23174>
   142a0:	cmphi	r2, r0, asr #32	; <UNPREDICTABLE>
   142a4:	ldrbtcc	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   142a8:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}
   142ac:			; <UNDEFINED> instruction: 0xf0402b00
   142b0:			; <UNDEFINED> instruction: 0x4628815e
   142b4:	ldm	lr, {r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   142b8:	stmdavs	sl!, {r0, r2, r4, r8, r9, sl, sp, lr, pc}^
   142bc:	strmi	r1, [r6], #-2596	; 0xfffff5dc
   142c0:	bl	fe8a52e4 <__assert_fail@plt+0xfe8a2750>
   142c4:	rsbvs	r0, sl, r0, lsl #4
   142c8:			; <UNDEFINED> instruction: 0xe7abd190
   142cc:	ldrdcc	pc, [r0], -sl	; <UNPREDICTABLE>
   142d0:	cmple	r2, r0, lsl #22
   142d4:	movwne	lr, #43482	; 0xa9da
   142d8:	eorsle	r4, lr, #-1879048183	; 0x90000009
   142dc:			; <UNDEFINED> instruction: 0x3010f8da
   142e0:			; <UNDEFINED> instruction: 0xf8da1c48
   142e4:	movwcc	r2, #4144	; 0x1030
   142e8:	andscc	pc, r0, sl, asr #17
   142ec:			; <UNDEFINED> instruction: 0x3014f8da
   142f0:	eoreq	pc, r8, sl, asr #17
   142f4:	movweq	pc, #323	; 0x143	; <UNPREDICTABLE>
   142f8:	andscc	pc, r4, sl, asr #17
   142fc:	ldmcs	pc!, {r4, r6, sl, fp, ip, lr}	; <UNPREDICTABLE>
   14300:	movwcs	sp, #11270	; 0x2c06
   14304:	rscvs	r6, fp, r8, rrx
   14308:	suble	r2, r9, r0, lsl #16
   1430c:	strb	r4, [sp, -r2, lsl #12]!
   14310:	stcle	8, cr2, [lr], #-892	; 0xfffffc84
   14314:	ldrdcs	pc, [r0], -sl	; <UNPREDICTABLE>
   14318:	biceq	pc, r0, #160, 2	; 0x28
   1431c:	rsbvs	r0, fp, fp, lsl r2
   14320:	ldmib	sl, {r1, r3, r4, r5, r6, r8, r9, fp, ip, sp, pc}^
   14324:	addsmi	r0, r0, #-1610612736	; 0xa0000000
   14328:			; <UNDEFINED> instruction: 0xf8dad22b
   1432c:	mcrrne	0, 1, r2, r1, cr0
   14330:	eorne	pc, r8, sl, asr #17
   14334:	andcc	r3, r1, #192, 6
   14338:	andscs	pc, r0, sl, asr #17
   1433c:			; <UNDEFINED> instruction: 0x2014f8da
   14340:	tsteq	r2, pc, asr #32	; <UNPREDICTABLE>
   14344:	andeq	pc, r0, #-2147483632	; 0x80000010
   14348:	andscs	pc, r4, sl, asr #17
   1434c:	ldrsbtcs	pc, [r0], -sl	; <UNPREDICTABLE>
   14350:	rscvs	r5, r9, r2, lsl ip
   14354:	rsbvs	r4, sl, sl, lsl r4
   14358:	ldrbmi	lr, [r0], -r8, asr #14
   1435c:	ldc2	7, cr15, [r6, #-1020]	; 0xfffffc04
   14360:	bicle	r1, ip, r3, asr #24
   14364:			; <UNDEFINED> instruction: 0xf04f48ef
   14368:	ldrbtmi	r0, [r8], #-2393	; 0xfffff6a7
   1436c:	mrc2	7, 4, pc, cr2, cr9, {7}
   14370:	ldmcs	pc!, {r3, r4, r6, r8, r9, sl, sp, lr, pc}^	; <UNPREDICTABLE>
   14374:			; <UNDEFINED> instruction: 0xf000d01d
   14378:	andcs	r0, r1, #31
   1437c:	rsbvs	r4, sl, r2, lsl #1
   14380:			; <UNDEFINED> instruction: 0x4650e734
   14384:	stc2	7, cr15, [r2, #-1020]	; 0xfffffc04
   14388:			; <UNDEFINED> instruction: 0xf0001c41
   1438c:	stmdavs	sl!, {r0, r2, r3, r4, r8, pc}^
   14390:	rscvs	r2, fp, r2, lsl #6
   14394:	strmi	r3, [r2], #-704	; 0xfffffd40
   14398:	bcs	2c548 <__assert_fail@plt+0x299b4>
   1439c:	svcge	0x0026f47f
   143a0:			; <UNDEFINED> instruction: 0xf987fab7
   143a4:	mvnvs	r2, r1, lsl #6
   143a8:	ldmdbne	r9, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}^
   143ac:	stmdbeq	r0, {r0, r3, r6, r7, r8, ip, sp, lr, pc}
   143b0:			; <UNDEFINED> instruction: 0xf8dae738
   143b4:	blcs	2043c <__assert_fail@plt+0x1d8a8>
   143b8:	ldmib	sl, {r1, r2, r5, r6, r8, ip, lr, pc}^
   143bc:	addmi	r1, r1, #10
   143c0:			; <UNDEFINED> instruction: 0xf8dad262
   143c4:	mcrrne	0, 1, r3, sl, cr0
   143c8:	eorcs	pc, r8, sl, asr #17
   143cc:			; <UNDEFINED> instruction: 0xf8ca3301
   143d0:			; <UNDEFINED> instruction: 0xf8da3010
   143d4:			; <UNDEFINED> instruction: 0xf1433014
   143d8:			; <UNDEFINED> instruction: 0xf8ca0300
   143dc:			; <UNDEFINED> instruction: 0xf8da3014
   143e0:	mrrcpl	0, 3, r3, sl, cr0
   143e4:	ldrdne	pc, [r8], -sl	; <UNPREDICTABLE>
   143e8:	b	13e4df4 <__assert_fail@plt+0x13e2260>
   143ec:	rsbvs	r6, sl, r2, lsl #4
   143f0:			; <UNDEFINED> instruction: 0xf8dad258
   143f4:			; <UNDEFINED> instruction: 0xf1013010
   143f8:			; <UNDEFINED> instruction: 0xf8ca0e01
   143fc:	movwcc	lr, #4136	; 0x1028
   14400:	andscc	pc, r0, sl, asr #17
   14404:			; <UNDEFINED> instruction: 0x3014f8da
   14408:	movweq	pc, #323	; 0x143	; <UNPREDICTABLE>
   1440c:	andscc	pc, r4, sl, asr #17
   14410:	ldrsbtcc	pc, [r0], -sl	; <UNPREDICTABLE>
   14414:			; <UNDEFINED> instruction: 0xf8da5c5b
   14418:	addmi	r1, r1, #40	; 0x28
   1441c:	andmi	lr, r3, #270336	; 0x42000
   14420:	subsle	r6, r1, #106	; 0x6a
   14424:			; <UNDEFINED> instruction: 0x3010f8da
   14428:	mvfeqs	f7, f1
   1442c:	eor	pc, r8, sl, asr #17
   14430:			; <UNDEFINED> instruction: 0xf8ca3301
   14434:			; <UNDEFINED> instruction: 0xf8da3010
   14438:			; <UNDEFINED> instruction: 0xf1433014
   1443c:			; <UNDEFINED> instruction: 0xf8ca0300
   14440:			; <UNDEFINED> instruction: 0xf8da3014
   14444:	mrrcpl	0, 3, r3, fp, cr0
   14448:	ldrdne	pc, [r8], -sl	; <UNPREDICTABLE>
   1444c:	b	10a4e58 <__assert_fail@plt+0x10a22c4>
   14450:	rsbvs	r2, sl, r3, lsl #4
   14454:			; <UNDEFINED> instruction: 0xf8dad249
   14458:	mcrrne	0, 1, r3, r8, cr0
   1445c:	eoreq	pc, r8, sl, asr #17
   14460:			; <UNDEFINED> instruction: 0xf8ca3301
   14464:			; <UNDEFINED> instruction: 0xf8da3010
   14468:			; <UNDEFINED> instruction: 0xf1433014
   1446c:			; <UNDEFINED> instruction: 0xf8ca0300
   14470:			; <UNDEFINED> instruction: 0xf8da3014
   14474:	mrrcpl	0, 3, r3, r8, cr0
   14478:	movwcs	r4, #8962	; 0x2302
   1447c:	rscvs	r6, fp, sl, rrx
   14480:			; <UNDEFINED> instruction: 0xf47f2a00
   14484:			; <UNDEFINED> instruction: 0xe78baeb3
   14488:			; <UNDEFINED> instruction: 0xf7ff4650
   1448c:			; <UNDEFINED> instruction: 0xf8dafc7f
   14490:	streq	r3, [r2], -r0, lsr #32
   14494:	stmdblt	fp!, {r1, r3, r5, r6, sp, lr}
   14498:	ldrdeq	pc, [ip], -sl	; <UNPREDICTABLE>
   1449c:	ldrdne	pc, [r8], -sl	; <UNPREDICTABLE>
   144a0:			; <UNDEFINED> instruction: 0xd3a64281
   144a4:			; <UNDEFINED> instruction: 0xf7ff4650
   144a8:			; <UNDEFINED> instruction: 0xf8dafc71
   144ac:	stmdavs	fp!, {r5, ip}^
   144b0:	vst3.8	{d0-d2}, [r2], r2
   144b4:	tstmi	sl, #-268435449	; 0xf0000007
   144b8:	stmdblt	r9!, {r1, r3, r5, r6, sp, lr}
   144bc:	ldrdeq	pc, [ip], -sl	; <UNPREDICTABLE>
   144c0:	ldrdne	pc, [r8], -sl	; <UNPREDICTABLE>
   144c4:			; <UNDEFINED> instruction: 0xd3ad4281
   144c8:			; <UNDEFINED> instruction: 0xf7ff4650
   144cc:			; <UNDEFINED> instruction: 0xf8dafc5f
   144d0:	stmdavs	fp!, {r5, ip}^
   144d4:	addslt	r0, r2, #536870912	; 0x20000000
   144d8:	rsbvs	r4, sl, sl, lsl r3
   144dc:			; <UNDEFINED> instruction: 0xf8dab929
   144e0:			; <UNDEFINED> instruction: 0xf8da002c
   144e4:	addmi	r1, r1, #40	; 0x28
   144e8:			; <UNDEFINED> instruction: 0x4650d3b5
   144ec:	mcrr2	7, 15, pc, lr, cr15	; <UNPREDICTABLE>
   144f0:	svclt	0x00181c42
   144f4:			; <UNDEFINED> instruction: 0xd1bf686a
   144f8:			; <UNDEFINED> instruction: 0xf04f488b
   144fc:	ldrbtmi	r0, [r8], #-2393	; 0xfffff6a7
   14500:	stc2l	7, cr15, [r8, #996]	; 0x3e4
   14504:	blmi	fe1cdf44 <__assert_fail@plt+0xfe1cb3b0>
   14508:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}
   1450c:	stmiavs	fp!, {r0, r1, r3, r6, r8, r9, fp, ip, sp, pc}^
   14510:	movwcs	fp, #331	; 0x14b
   14514:	movwcs	r6, #171	; 0xab
   14518:	ldrmi	r6, [r9], fp, ror #3
   1451c:	strbmi	r6, [r8], -fp, lsr #2
   14520:	pop	{r0, r1, r3, r5, r6, r8, sp, lr}
   14524:	stmdavs	fp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   14528:	stmib	r5, {r0, r1, r3, r4, r6, r8, fp, ip, sp, pc}^
   1452c:	ldrb	r3, [r2, r1, lsl #6]!
   14530:			; <UNDEFINED> instruction: 0x4622497e
   14534:			; <UNDEFINED> instruction: 0xf04f4618
   14538:	ldrbtmi	r0, [r9], #-2304	; 0xfffff700
   1453c:	mrc2	7, 1, pc, cr6, cr5, {7}
   14540:	stmdavs	fp!, {r0, r4, r6, r7, r8, sl, sp, lr, pc}^
   14544:	strb	r6, [r6, fp, lsr #1]!
   14548:			; <UNDEFINED> instruction: 0xf04f4879
   1454c:	ldrbtmi	r0, [r8], #-2304	; 0xfffff700
   14550:	stc2	7, cr15, [r0, #996]!	; 0x3e4
   14554:	vst1.32	{d30-d32}, [pc :128], r6
   14558:			; <UNDEFINED> instruction: 0xf7ed7000
   1455c:	smlawbvs	r8, r4, lr, lr
   14560:			; <UNDEFINED> instruction: 0x4601e617
   14564:	ldrbtmi	r4, [r8], #-2163	; 0xfffff78d
   14568:	mcr2	7, 1, pc, cr12, cr9, {7}	; <UNPREDICTABLE>
   1456c:	ldmdami	r2!, {r0, r1, r2, r3, r6, r7, r8, r9, sl, sp, lr, pc}^
   14570:	ldrbtmi	r4, [r8], #-1577	; 0xfffff9d7
   14574:	mcr2	7, 1, pc, cr6, cr9, {7}	; <UNPREDICTABLE>
   14578:	stmiavs	r3, {r0, r1, r3, r4, r7, r9, sl, sp, lr, pc}^
   1457c:	rsble	r2, lr, r0, lsl #22
   14580:			; <UNDEFINED> instruction: 0x2cbf6944
   14584:			; <UNDEFINED> instruction: 0xf5b4d95f
   14588:	eorle	r5, fp, #3, 30
   1458c:	strbeq	pc, [r0], r4, lsr #3	; <UNPREDICTABLE>
   14590:	beq	c65dd8 <__assert_fail@plt+0xc63244>
   14594:			; <UNDEFINED> instruction: 0xf7ff31c0
   14598:	stmdacs	r0, {r0, r3, r5, r8, sl, fp, ip, sp, lr, pc}
   1459c:			; <UNDEFINED> instruction: 0xf7eed059
   145a0:	stmdavs	r0, {r1, r6, r8, fp, sp, lr, pc}
   145a4:	ldm	r2, {r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   145a8:	stmdami	r4!, {r0, r9, sl, lr}^
   145ac:			; <UNDEFINED> instruction: 0xf7f94478
   145b0:			; <UNDEFINED> instruction: 0xf7eefd71
   145b4:	blx	80e9f4 <__assert_fail@plt+0x80be60>
   145b8:	stmdbvs	r8!, {r7, r8, fp, ip, sp, lr, pc}
   145bc:	svc	0x005af7ed
   145c0:	stmib	r5, {r8, r9, sp}^
   145c4:	strbt	r3, [sp], -r4, lsl #6
   145c8:			; <UNDEFINED> instruction: 0xf04f485d
   145cc:	ldrbtmi	r0, [r8], #-2393	; 0xfffff6a7
   145d0:	stc2l	7, cr15, [r0, #-996]!	; 0xfffffc1c
   145d4:	vst1.8	{d30-d32}, [pc :128], r6
   145d8:			; <UNDEFINED> instruction: 0xf7ed7000
   145dc:	stmdbvs	fp!, {r2, r6, r9, sl, fp, sp, lr, pc}^
   145e0:	strb	r6, [r9], -r8, lsr #2
   145e4:			; <UNDEFINED> instruction: 0x461021ff
   145e8:	stc2	7, cr15, [r0, #-1020]	; 0xfffffc04
   145ec:	bicsle	r2, r6, r0, lsl #16
   145f0:	ldrbmi	r0, [r0], -r1, lsr #28
   145f4:	ldc2l	7, cr15, [sl], #1020	; 0x3fc
   145f8:	bicsle	r2, r0, r0, lsl #16
   145fc:	smlabtmi	r7, r4, r3, pc	; <UNPREDICTABLE>
   14600:			; <UNDEFINED> instruction: 0xf7ff4650
   14604:	stmdacs	r0, {r0, r1, r4, r5, r6, r7, sl, fp, ip, sp, lr, pc}
   14608:	vmla.f<illegal width 8>	<illegal reg q14.5>, q10, d1[2]
   1460c:	ldrbmi	r2, [r0], -r7, lsl #2
   14610:	stc2l	7, cr15, [ip], #1020	; 0x3fc
   14614:	bicle	r2, r2, r0, lsl #16
   14618:	ldrbmi	fp, [r0], -r1, ror #5
   1461c:	stc2l	7, cr15, [r6], #1020	; 0x3fc
   14620:	cfmadda32ne	mvax4, mvax4, mvfx3, mvfx1
   14624:	movwcs	fp, #7960	; 0x1f18
   14628:	svceq	0x0000f1b9
   1462c:	movwcs	fp, #3864	; 0xf18
   14630:	stmdbvs	r9!, {r0, r1, r3, r5, r8, ip, sp, pc}
   14634:	ldrbmi	r4, [r0], -r2, lsr #12
   14638:	stc2	7, cr15, [r8, #-1020]	; 0xfffffc04
   1463c:			; <UNDEFINED> instruction: 0xf1b94681
   14640:	adcsle	r0, sl, r0, lsl #30
   14644:	strtmi	lr, [r1], -fp, lsr #15
   14648:			; <UNDEFINED> instruction: 0xf7ff4610
   1464c:	strmi	pc, [r1], pc, asr #25
   14650:	rscslt	lr, r1, #60555264	; 0x39c0000
   14654:			; <UNDEFINED> instruction: 0xf7ff4650
   14658:	strmi	pc, [r1], r9, asr #25
   1465c:	bmi	e8e5e8 <__assert_fail@plt+0xe8ba54>
   14660:	tstmi	r2, r0, asr #4	; <UNPREDICTABLE>
   14664:	ldrbtmi	r4, [sl], #-2104	; 0xfffff7c8
   14668:	adcscc	r4, r8, #120, 8	; 0x78000000
   1466c:	mrc2	7, 4, pc, cr0, cr9, {7}
   14670:	vpadd.i8	d20, d0, d22
   14674:	ldmdbmi	r6!, {r0, r2, r6, r7, r9, ip, sp}
   14678:	ldrbtmi	r4, [fp], #-2102	; 0xfffff7ca
   1467c:			; <UNDEFINED> instruction: 0x33a84479
   14680:			; <UNDEFINED> instruction: 0xf7ee4478
   14684:	blmi	d4f0ac <__assert_fail@plt+0xd4c518>
   14688:	rsbsvc	pc, r1, #1325400064	; 0x4f000000
   1468c:	ldmdami	r4!, {r0, r1, r4, r5, r8, fp, lr}
   14690:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   14694:	ldrbtmi	r3, [r8], #-936	; 0xfffffc58
   14698:	b	1f52658 <__assert_fail@plt+0x1f4fac4>
   1469c:	vpmin.s8	d20, d0, d17
   146a0:	ldmdami	r1!, {r0, r2, r4, r5, r6, r8, ip, sp}
   146a4:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
   146a8:			; <UNDEFINED> instruction: 0xf7f932b8
   146ac:	bmi	c14078 <__assert_fail@plt+0xc114e4>
   146b0:	biccc	pc, lr, r0, asr #4
   146b4:	ldrbtmi	r4, [sl], #-2094	; 0xfffff7d2
   146b8:	adcscc	r4, r8, #120, 8	; 0x78000000
   146bc:	mcr2	7, 3, pc, cr8, cr9, {7}	; <UNPREDICTABLE>
   146c0:	vqdmulh.s<illegal width 8>	d20, d0, d28
   146c4:	stmdbmi	ip!, {r1, r2, r3, r5, r7, r9, ip, sp}
   146c8:	ldrbtmi	r4, [fp], #-2092	; 0xfffff7d4
   146cc:			; <UNDEFINED> instruction: 0x33a84479
   146d0:			; <UNDEFINED> instruction: 0xf7ee4478
   146d4:	blmi	acf05c <__assert_fail@plt+0xacc4c8>
   146d8:	adcscc	pc, r3, #64, 4
   146dc:	stmdami	sl!, {r0, r3, r5, r8, fp, lr}
   146e0:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   146e4:	ldrbtmi	r3, [r8], #-936	; 0xfffffc58
   146e8:	b	15526a8 <__assert_fail@plt+0x154fb14>
   146ec:			; <UNDEFINED> instruction: 0xf44f4b27
   146f0:	stmdbmi	r7!, {r0, r1, r2, r6, r9, ip, sp, lr}
   146f4:	ldrbtmi	r4, [fp], #-2087	; 0xfffff7d9
   146f8:			; <UNDEFINED> instruction: 0x33a84479
   146fc:			; <UNDEFINED> instruction: 0xf7ee4478
   14700:	blmi	98f030 <__assert_fail@plt+0x98c49c>
   14704:	addscc	pc, r6, #64, 4
   14708:	stmdami	r5!, {r2, r5, r8, fp, lr}
   1470c:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   14710:	ldrbtmi	r3, [r8], #-936	; 0xfffffc58
   14714:	b	fd26d4 <__assert_fail@plt+0xfcfb40>
   14718:	andeq	sl, r1, r4, lsl #24
   1471c:	andeq	r8, r0, lr, lsr #27
   14720:	andeq	r0, r0, ip, lsr #6
   14724:	andeq	r8, r0, r6, ror #23
   14728:	andeq	r8, r0, r2, lsr #21
   1472c:	andeq	r8, r0, r2, asr fp
   14730:	andeq	r8, r0, lr, asr #22
   14734:	andeq	r8, r0, lr, lsl #22
   14738:	andeq	r8, r0, sl, asr #22
   1473c:	andeq	r8, r0, r8, lsr #22
   14740:	andeq	r8, r0, sl, lsr #19
   14744:	andeq	r8, r0, sl, lsr #26
   14748:	andeq	r8, r0, r0, lsr r0
   1474c:	andeq	r8, r0, r6, lsl sp
   14750:	andeq	r8, r0, ip, lsl r0
   14754:	ldrdeq	r8, [r0], -r4
   14758:	andeq	r8, r0, r0, lsl #26
   1475c:	andeq	r8, r0, r6
   14760:			; <UNDEFINED> instruction: 0x000089b2
   14764:	andeq	r8, r0, ip, ror #25
   14768:	strdeq	r7, [r0], -r2
   1476c:	ldrdeq	r8, [r0], -sl
   14770:	andeq	r7, r0, r0, ror #31
   14774:	andeq	r8, r0, r6, asr #25
   14778:	andeq	r7, r0, ip, asr #31
   1477c:	andeq	r8, r0, r0, asr r9
   14780:			; <UNDEFINED> instruction: 0x00008cb0
   14784:			; <UNDEFINED> instruction: 0x00007fb6
   14788:	andeq	r8, r0, r6, asr #18
   1478c:	muleq	r0, sl, ip
   14790:	andeq	r7, r0, r0, lsr #31
   14794:	andeq	r8, r0, r0, lsr #16
   14798:	andeq	r8, r0, r4, lsl #25
   1479c:	andeq	r7, r0, sl, lsl #31
   147a0:	andeq	r8, r0, sl, ror #17
   147a4:	ldrlt	r6, [r0, #-2051]	; 0xfffff7fd
   147a8:	addlt	r2, r2, r1, lsl #22
   147ac:	strmi	sp, [r4], -ip, lsl #18
   147b0:	tstls	r1, r8, lsl #12
   147b4:	svc	0x00ecf7ed
   147b8:	strmi	r9, [r2], -r1, lsl #18
   147bc:	andlt	r4, r2, r0, lsr #12
   147c0:			; <UNDEFINED> instruction: 0x4010e8bd
   147c4:	mcrrlt	7, 15, pc, r2, cr15	; <UNPREDICTABLE>
   147c8:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
   147cc:	ldc2l	7, cr15, [r8], {249}	; 0xf9
   147d0:	andeq	r8, r0, sl, lsr #18
   147d4:			; <UNDEFINED> instruction: 0x4615b570
   147d8:	addlt	r4, ip, fp, lsl sl
   147dc:			; <UNDEFINED> instruction: 0x46044b1b
   147e0:			; <UNDEFINED> instruction: 0x460e447a
   147e4:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   147e8:			; <UNDEFINED> instruction: 0xf04f930b
   147ec:	and	r0, r0, r0, lsl #6
   147f0:			; <UNDEFINED> instruction: 0x4620461c
   147f4:			; <UNDEFINED> instruction: 0xff70f7fd
   147f8:			; <UNDEFINED> instruction: 0x6ce3b9b0
   147fc:	mvnsle	r2, r0, lsl #22
   14800:	ldrtmi	r6, [r0], -r3, ror #21
   14804:	addsmi	r6, sp, #33792	; 0x8400
   14808:	ldrmi	fp, [sp], -r8, lsr #30
   1480c:			; <UNDEFINED> instruction: 0xf7ed462a
   14810:	bmi	410070 <__assert_fail@plt+0x40d4dc>
   14814:	ldrbtmi	r4, [sl], #-2829	; 0xfffff4f3
   14818:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   1481c:	subsmi	r9, sl, fp, lsl #22
   14820:			; <UNDEFINED> instruction: 0x4628d110
   14824:	ldcllt	0, cr11, [r0, #-48]!	; 0xffffffd0
   14828:	stmdbge	r3, {r1, r5, r6, r8, sl, fp, sp, lr}
   1482c:	stcvs	6, cr4, [r5, #-128]!	; 0xffffff80
   14830:			; <UNDEFINED> instruction: 0xf7fe9201
   14834:	bls	92f20 <__assert_fail@plt+0x9038c>
   14838:	strmi	r4, [r3], -r9, lsr #12
   1483c:	ldrbtmi	r4, [r8], #-2053	; 0xfffff7fb
   14840:	ldc2	7, cr15, [lr], {249}	; 0xf9
   14844:	cdp	7, 3, cr15, cr12, cr13, {7}
   14848:	andeq	sl, r1, r4, ror #9
   1484c:	andeq	r0, r0, r0, lsl #6
   14850:	andeq	sl, r1, lr, lsr #9
   14854:	andeq	r8, r0, r6, ror #17
   14858:	mvnsmi	lr, #737280	; 0xb4000
   1485c:	blcs	6e890 <__assert_fail@plt+0x6bcfc>
   14860:	stmdavs	r3, {r0, r3, r4, r5, fp, ip, lr, pc}
   14864:	blcs	a626c <__assert_fail@plt+0xa36d8>
   14868:	blvs	fe188d18 <__assert_fail@plt+0xfe186184>
   1486c:	ldrbcc	pc, [pc, pc, asr #32]!	; <UNPREDICTABLE>
   14870:	vst2.<illegal width 64>	{d27,d29}, [pc :256], r5
   14874:	strmi	r4, [r9], r0
   14878:	ldcl	7, cr15, [r4], #948	; 0x3b4
   1487c:	strmi	r4, [r6], -pc, lsr #12
   14880:	adcmi	lr, r5, #9
   14884:	ldrtmi	r4, [r1], -r2, lsl #12
   14888:	svclt	0x00384640
   1488c:			; <UNDEFINED> instruction: 0xf7ff4625
   14890:	stmdblt	r8, {r0, r2, r3, r4, r6, r7, r8, r9, fp, ip, sp, lr, pc}^
   14894:	vst3.8	{d20-d22}, [pc :128], r7
   14898:	ldrtmi	r4, [r1], -r0, lsl #4
   1489c:			; <UNDEFINED> instruction: 0xf7ff4648
   148a0:	mcrrne	10, 12, pc, r3, cr15	; <UNPREDICTABLE>
   148a4:	mvnle	r4, r4, lsl #12
   148a8:	ldrtmi	fp, [r0], -sp, lsr #18
   148ac:	stcl	7, cr15, [r2, #948]!	; 0x3b4
   148b0:	pop	{r3, r4, r5, r9, sl, lr}
   148b4:			; <UNDEFINED> instruction: 0x462983f8
   148b8:			; <UNDEFINED> instruction: 0xf7f94630
   148bc:	ldrb	pc, [r4, r7, lsl #27]!	; <UNPREDICTABLE>
   148c0:			; <UNDEFINED> instruction: 0xf6404b0a
   148c4:	stmdbmi	sl, {r0, r1, r2, r3, r5, r7, r9}
   148c8:	ldrbtmi	r4, [fp], #-2058	; 0xfffff7f6
   148cc:	biccc	r4, r8, #2030043136	; 0x79000000
   148d0:			; <UNDEFINED> instruction: 0xf7ee4478
   148d4:	blmi	24ee5c <__assert_fail@plt+0x24c2c8>
   148d8:	adceq	pc, lr, #64, 12	; 0x4000000
   148dc:	stmdami	r8, {r0, r1, r2, r8, fp, lr}
   148e0:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   148e4:	ldrbtmi	r3, [r8], #-968	; 0xfffffc38
   148e8:	ldmdb	r4, {r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   148ec:	andeq	r8, r0, r6, asr #21
   148f0:	andeq	r7, r0, ip, asr #27
   148f4:	ldrdeq	r8, [r0], -ip
   148f8:			; <UNDEFINED> instruction: 0x00008ab0
   148fc:			; <UNDEFINED> instruction: 0x00007db6
   14900:	andeq	r8, r0, r6, lsl #17
   14904:	ldrlt	r6, [r0, #-2051]	; 0xfffff7fd
   14908:	stmdble	fp, {r0, r8, r9, fp, sp}
   1490c:	strmi	r6, [r4], -r3, asr #25
   14910:	blvs	ff880e04 <__assert_fail@plt+0xff87e270>
   14914:	strtmi	r2, [r0], -r0, lsl #4
   14918:			; <UNDEFINED> instruction: 0xf93af7ff
   1491c:	blcs	2fcb0 <__assert_fail@plt+0x2d11c>
   14920:	ldfltd	f5, [r0, #-988]	; 0xfffffc24
   14924:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
   14928:	stc2	7, cr15, [sl], #-996	; 0xfffffc1c
   1492c:	andeq	r8, r0, r6, asr #17
   14930:	stmdavs	fp, {r3, r4, r5, r8, sl, ip, sp, pc}
   14934:	blcs	63544 <__assert_fail@plt+0x609b0>
   14938:	stmdavs	r3, {r0, r1, r2, r3, fp, ip, lr, pc}
   1493c:	blcc	a6158 <__assert_fail@plt+0xa35c4>
   14940:	ldmdale	r5, {r0, r8, r9, fp, sp}
   14944:	strmi	r4, [r8], -ip, lsl #12
   14948:			; <UNDEFINED> instruction: 0xffdcf7ff
   1494c:	ldrdcs	lr, [fp, -r4]
   14950:	pop	{r3, r5, r9, sl, lr}
   14954:			; <UNDEFINED> instruction: 0xf7ff4038
   14958:	blmi	303744 <__assert_fail@plt+0x300bb0>
   1495c:	andvs	pc, r8, #1325400064	; 0x4f000000
   14960:	stmdami	fp, {r1, r3, r8, fp, lr}
   14964:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   14968:	ldrbtmi	r3, [r8], #-980	; 0xfffffc2c
   1496c:	ldmdb	r2, {r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   14970:			; <UNDEFINED> instruction: 0xf6404b08
   14974:	stmdbmi	r8, {r0, r7, r9}
   14978:	ldrbtmi	r4, [fp], #-2056	; 0xfffff7f8
   1497c:	bicscc	r4, r4, #2030043136	; 0x79000000
   14980:			; <UNDEFINED> instruction: 0xf7ee4478
   14984:	svclt	0x0000e908
   14988:	andeq	r8, r0, ip, lsr #20
   1498c:	andeq	r7, r0, r2, lsr sp
   14990:			; <UNDEFINED> instruction: 0x000088b2
   14994:	andeq	r8, r0, r6, lsl sl
   14998:	andeq	r7, r0, ip, lsl sp
   1499c:	ldrdeq	r8, [r0], -ip
   149a0:	b	14c1b68 <__assert_fail@plt+0x14befd4>
   149a4:	stmdbvs	r5, {r0, r1, sl}
   149a8:	svclt	0x00186981
   149ac:	stmibvs	r4, {r0, r9, sl, sp}^
   149b0:	strcs	fp, [r0], -r8, lsl #30
   149b4:	stmdbne	r9, {r1, r7, sp, lr}^
   149b8:	sbcvs	r6, r3, r2, asr #18
   149bc:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   149c0:	streq	lr, [r4], #-2882	; 0xfffff4be
   149c4:	andcs	r6, r0, #1610612736	; 0x60000000
   149c8:	orrvs	r6, r1, r4, asr #3
   149cc:	stmib	r0, {r4, r5, r6, sl, fp, ip, sp, pc}^
   149d0:	ldrbmi	r2, [r0, -r4, lsl #6]!
   149d4:	blmi	7e7254 <__assert_fail@plt+0x7e46c0>
   149d8:	strlt	r4, [r0, #-1146]	; 0xfffffb86
   149dc:	ldmpl	r3, {r0, r2, r3, r4, r7, ip, sp, pc}^
   149e0:	tstls	fp, #1769472	; 0x1b0000
   149e4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   149e8:	movwcs	fp, #265	; 0x109
   149ec:	strmi	r6, [r3], -fp
   149f0:	stmdacs	r0, {r6, r7, sl, fp, sp, lr}
   149f4:	bmi	6491e8 <__assert_fail@plt+0x646654>
   149f8:	ldrbtmi	r6, [sl], #-3033	; 0xfffff427
   149fc:	svclt	0x001c4291
   14a00:	mrscs	r2, (UNDEF: 0)
   14a04:	bmi	588a34 <__assert_fail@plt+0x585ea0>
   14a08:	ldrbtmi	r4, [sl], #-2834	; 0xfffff4ee
   14a0c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   14a10:	subsmi	r9, sl, fp, lsl fp
   14a14:	andslt	sp, sp, r9, lsl r1
   14a18:	blx	152b96 <__assert_fail@plt+0x150002>
   14a1c:			; <UNDEFINED> instruction: 0x466a6c1b
   14a20:	ldmdavs	r9, {r0, r1, sp}
   14a24:	ldc	7, cr15, [r8, #948]!	; 0x3b4
   14a28:	ldmib	sp, {r4, r8, fp, ip, sp, pc}^
   14a2c:	strb	r0, [sl, ip, lsl #2]!
   14a30:	cdp	7, 15, cr15, cr8, cr13, {7}
   14a34:			; <UNDEFINED> instruction: 0xf7ed6800
   14a38:	strmi	lr, [r1], -sl, asr #28
   14a3c:	ldrbtmi	r4, [r8], #-2056	; 0xfffff7f8
   14a40:	blx	a52a2e <__assert_fail@plt+0xa4fe9a>
   14a44:	mrscs	r2, (UNDEF: 0)
   14a48:			; <UNDEFINED> instruction: 0xf7ede7dd
   14a4c:	svclt	0x0000ed3a
   14a50:	andeq	sl, r1, ip, ror #5
   14a54:	andeq	r0, r0, r0, lsl #6
   14a58:			; <UNDEFINED> instruction: 0xffffddab
   14a5c:			; <UNDEFINED> instruction: 0x0001a2ba
   14a60:	andeq	r8, r0, sl, asr r8
   14a64:	stclvs	6, cr4, [r0], {3}
   14a68:	mvnsle	r2, r0, lsl #16
   14a6c:	blvs	ff667284 <__assert_fail@plt+0xff6646f0>
   14a70:	addsmi	r4, r1, #2046820352	; 0x7a000000
   14a74:	ldcvs	15, cr11, [fp], {6}
   14a78:			; <UNDEFINED> instruction: 0xf04f6818
   14a7c:			; <UNDEFINED> instruction: 0x477030ff
   14a80:			; <UNDEFINED> instruction: 0xffffdd35
   14a84:	stmdbvs	r2, {r0, r1, r7, r8, fp, sp, lr}
   14a88:	ldrlt	r6, [r0], #-2369	; 0xfffff6bf
   14a8c:	ldmne	r8, {r2, r6, r7, r8, fp, sp, lr}
   14a90:	tsteq	r1, r4, asr #22
   14a94:	blmi	152c10 <__assert_fail@plt+0x15007c>
   14a98:	svclt	0x00004770
   14a9c:	ldrblt	r6, [r0, #2049]!	; 0x801
   14aa0:			; <UNDEFINED> instruction: 0xf031461e
   14aa4:	addlt	r0, r3, r2, lsl #6
   14aa8:	ldrmi	r4, [r7], -r4, lsl #12
   14aac:	stclvs	0, cr13, [r2], #120	; 0x78
   14ab0:	andcs	r2, r0, r0, lsl #6
   14ab4:			; <UNDEFINED> instruction: 0x61a72100
   14ab8:	adcvs	r6, r3, #-2147483591	; 0x80000039
   14abc:			; <UNDEFINED> instruction: 0x63a36223
   14ac0:	smlabteq	r4, r4, r9, lr
   14ac4:	smlabteq	r2, r4, r9, lr
   14ac8:	ldmdami	ip, {r1, r3, r5, r6, r8, ip, sp, pc}
   14acc:			; <UNDEFINED> instruction: 0xf7f94478
   14ad0:	fstmiaxvs	r3!, {d31-d90}	;@ Deprecated
   14ad4:	blvs	ff880fc8 <__assert_fail@plt+0xff87e434>
   14ad8:	strtmi	r2, [r0], -r0, lsl #4
   14adc:			; <UNDEFINED> instruction: 0xf858f7ff
   14ae0:	blcs	2fe74 <__assert_fail@plt+0x2d2e0>
   14ae4:	strdcs	sp, [r0], -r7
   14ae8:	ldcllt	0, cr11, [r0, #12]!
   14aec:	stclvs	6, cr4, [r4], #148	; 0x94
   14af0:	mvnsle	r2, r0, lsl #24
   14af4:	blvs	ffaa7744 <__assert_fail@plt+0xffaa4bb0>
   14af8:	addsmi	r4, sl, #2063597568	; 0x7b000000
   14afc:	stfvsd	f5, [r9], #-104	; 0xffffff98
   14b00:			; <UNDEFINED> instruction: 0x4633463a
   14b04:	strls	r6, [r0], #-2056	; 0xfffff7f8
   14b08:	stcl	7, cr15, [sl, #-948]!	; 0xfffffc4c
   14b0c:	svclt	0x000e3101
   14b10:	svccc	0x00fff1b0
   14b14:	strtmi	r6, [ip], -ip, ror #5
   14b18:			; <UNDEFINED> instruction: 0xf7edd1c9
   14b1c:	stmdavs	r0, {r2, r7, r9, sl, fp, sp, lr, pc}
   14b20:	ldcl	7, cr15, [r4, #948]	; 0x3b4
   14b24:	stmdami	r7, {r0, r9, sl, lr}
   14b28:			; <UNDEFINED> instruction: 0xf7f94478
   14b2c:			; <UNDEFINED> instruction: 0xf04ffab3
   14b30:			; <UNDEFINED> instruction: 0xe7d930ff
   14b34:	rscscc	pc, pc, pc, asr #32
   14b38:	svclt	0x0000e7d6
   14b3c:	strdeq	r8, [r0], -r4
   14b40:			; <UNDEFINED> instruction: 0xffffdcad
   14b44:	andeq	r8, r0, r4, lsl #15
   14b48:	smlabblt	fp, r3, ip, r6
   14b4c:			; <UNDEFINED> instruction: 0x47704618
   14b50:	bllt	feed2b50 <__assert_fail@plt+0xfeecffbc>
   14b54:	ldrbtmi	r4, [sl], #-2567	; 0xfffff5f9
   14b58:	stfvsp	f3, [r3], {32}
   14b5c:			; <UNDEFINED> instruction: 0x4618b11b
   14b60:	mvnsle	r2, r0, lsl #16
   14b64:	blvs	ff06692c <__assert_fail@plt+0xff063d98>
   14b68:	svclt	0x00064291
   14b6c:	andscc	r6, r4, r0, lsl #24
   14b70:			; <UNDEFINED> instruction: 0x47704618
   14b74:			; <UNDEFINED> instruction: 0xffffdc4f
   14b78:	ldrbtmi	r4, [sl], #-2568	; 0xfffff5f8
   14b7c:	stfvsp	f3, [r3], {32}
   14b80:	ldrmi	fp, [r8], -fp, lsr #2
   14b84:	mvnsle	r2, r0, lsl #16
   14b88:	ldrbtmi	r4, [r8], #-2053	; 0xfffff7fb
   14b8c:	blvs	ff0e6954 <__assert_fail@plt+0xff0e3dc0>
   14b90:			; <UNDEFINED> instruction: 0xd1f94293
   14b94:	andscc	r6, r4, r0, lsl #24
   14b98:	svclt	0x00004770
   14b9c:			; <UNDEFINED> instruction: 0xffffdc2b
   14ba0:	andeq	r8, r0, lr, ror #14
   14ba4:			; <UNDEFINED> instruction: 0x4604b570
   14ba8:	stmdavs	r3, {r0, r3, r7, r8, fp, ip, sp, pc}
   14bac:	blmi	601100 <__assert_fail@plt+0x5fe56c>
   14bb0:	ldrbtmi	r6, [fp], #-3041	; 0xfffff41f
   14bb4:			; <UNDEFINED> instruction: 0xd11e4299
   14bb8:	andcs	r4, r0, #32, 12	; 0x2000000
   14bbc:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
   14bc0:	svclt	0x00e6f7fe
   14bc4:	ldrbtmi	r4, [r8], #-2066	; 0xfffff7ee
   14bc8:	blx	fff52bb4 <__assert_fail@plt+0xfff50020>
   14bcc:	strmi	lr, [sp], -pc, ror #15
   14bd0:			; <UNDEFINED> instruction: 0x21202001
   14bd4:	svc	0x006af7ed
   14bd8:	tstcs	r1, r6, lsr #16
   14bdc:	strmi	r2, [r2], -r0, lsl #6
   14be0:	sbcsvs	r4, r1, r0, lsr #12
   14be4:	orrsvs	r4, r5, fp, lsl #18
   14be8:	ldrbtmi	r6, [r9], #-22	; 0xffffffea
   14bec:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
   14bf0:			; <UNDEFINED> instruction: 0xf7fe6053
   14bf4:	blmi	244850 <__assert_fail@plt+0x241cbc>
   14bf8:	andsvs	pc, lr, #1325400064	; 0x4f000000
   14bfc:	stmdami	r8, {r0, r1, r2, r8, fp, lr}
   14c00:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   14c04:	ldrbtmi	r3, [r8], #-1000	; 0xfffffc18
   14c08:	blx	ff4d2bf6 <__assert_fail@plt+0xff4d0062>
   14c0c:			; <UNDEFINED> instruction: 0xfffff4f7
   14c10:	andeq	r8, r0, r6, lsr r7
   14c14:			; <UNDEFINED> instruction: 0xfffff4bf
   14c18:	muleq	r0, r0, r7
   14c1c:	muleq	r0, r6, sl
   14c20:	andeq	r8, r0, sl, lsr r7
   14c24:	svcmi	0x00f0e92d
   14c28:			; <UNDEFINED> instruction: 0xf8d1b083
   14c2c:	ldrmi	fp, [r1], r0
   14c30:	ldrdge	pc, [r0], -r2
   14c34:	movwls	r4, #5658	; 0x161a
   14c38:			; <UNDEFINED> instruction: 0xf38bfabb
   14c3c:			; <UNDEFINED> instruction: 0x46046817
   14c40:	tstls	r0, fp, asr r9
   14c44:	svceq	0x0001f1ba
   14c48:	sadd8mi	fp, sl, r4
   14c4c:	andeq	pc, r1, #67	; 0x43
   14c50:	svccs	0x0001b992
   14c54:	adchi	pc, r0, r0, asr #4
   14c58:	svcvc	0x0080f5b7
   14c5c:			; <UNDEFINED> instruction: 0x465846ba
   14c60:			; <UNDEFINED> instruction: 0xf44fbf28
   14c64:	ldrbmi	r7, [r1], -r0, lsl #21
   14c68:	ldc	7, cr15, [r6, #-948]	; 0xfffffc4c
   14c6c:	strmi	r9, [r3], r0, lsl #22
   14c70:			; <UNDEFINED> instruction: 0xf8c96018
   14c74:	and	sl, r6, r0
   14c78:	svceq	0x0001f1ba
   14c7c:			; <UNDEFINED> instruction: 0xf043bf98
   14c80:	blcs	1588c <__assert_fail@plt+0x12cf8>
   14c84:	bvs	90942c <__assert_fail@plt+0x906898>
   14c88:	ldrbmi	r2, [r8], r0, lsl #10
   14c8c:	ldmib	r4, {r0, r1, r3, r5, r6, r7, r8, fp, ip, sp, pc}^
   14c90:	addsmi	r1, r9, #671088640	; 0x28000000
   14c94:	stmdbvs	r3!, {r0, r3, r4, r9, ip, lr, pc}
   14c98:	stmdbvs	r6!, {r3, r6, sl, fp, ip}^
   14c9c:	movwcc	r3, #5377	; 0x1501
   14ca0:	blvs	8ed134 <__assert_fail@plt+0x8ea5a0>
   14ca4:	streq	pc, [r0], -r6, asr #2
   14ca8:	cmnvs	r6, r0, lsr #5
   14cac:	mrrcpl	6, 4, r4, fp, cr6
   14cb0:	stmdacs	sl, {r3, r4, r9, sl, lr}
   14cb4:	blcc	92cd4 <__assert_fail@plt+0x90140>
   14cb8:			; <UNDEFINED> instruction: 0xf10ad014
   14cbc:	adcmi	r3, fp, #-67108861	; 0xfc000003
   14cc0:	ssatmi	sp, #17, r6
   14cc4:	blcs	2f558 <__assert_fail@plt+0x2c9c4>
   14cc8:	strtmi	sp, [r0], -r1, ror #1
   14ccc:			; <UNDEFINED> instruction: 0xf85ef7ff
   14cd0:	suble	r1, r0, r3, asr #24
   14cd4:	strbmi	r2, [r6], -sl, lsl #16
   14cd8:			; <UNDEFINED> instruction: 0xf105b2c3
   14cdc:			; <UNDEFINED> instruction: 0xf8060501
   14ce0:	mvnle	r3, r1, lsl #22
   14ce4:	strtmi	r2, [r8], -r0, lsl #6
   14ce8:	andlt	r7, r3, r3, lsr r0
   14cec:	svchi	0x00f0e8bd
   14cf0:			; <UNDEFINED> instruction: 0xd01d45ba
   14cf4:	svcvs	0x0080f5ba
   14cf8:	svclt	0x00344658
   14cfc:	orrvc	pc, r0, pc, asr #8
   14d00:	orrvs	pc, r0, pc, asr #8
   14d04:	ldrmi	r4, [sl, #1162]!	; 0x48a
   14d08:	ldrtmi	fp, [sl], r8, lsr #30
   14d0c:			; <UNDEFINED> instruction: 0xf7ed4651
   14d10:	blls	50028 <__assert_fail@plt+0x4d494>
   14d14:	andsvs	r1, r8, r6, asr #18
   14d18:			; <UNDEFINED> instruction: 0xf8c94683
   14d1c:	ldrtmi	sl, [r0], r0
   14d20:			; <UNDEFINED> instruction: 0x4620e7d0
   14d24:			; <UNDEFINED> instruction: 0xf832f7ff
   14d28:	andsle	r1, fp, r2, asr #24
   14d2c:	andsle	r2, r9, sl, lsl #16
   14d30:	blcs	2f5c4 <__assert_fail@plt+0x2ca30>
   14d34:	ldmib	r4, {r0, r2, r4, r5, r6, r7, r8, ip, lr, pc}^
   14d38:	addsmi	r0, r8, #671088640	; 0x28000000
   14d3c:	stmdbvs	r3!, {r0, r4, r5, r6, r7, r9, ip, lr, pc}
   14d40:	blvs	85be64 <__assert_fail@plt+0x8592d0>
   14d44:			; <UNDEFINED> instruction: 0x61233301
   14d48:	adcvs	r6, r7, #1622016	; 0x18c000
   14d4c:	movweq	pc, #323	; 0x143	; <UNPREDICTABLE>
   14d50:	stfpls	f6, [r8], {99}	; 0x63
   14d54:	strbmi	lr, [r6], -sl, ror #15
   14d58:	strtmi	r2, [r8], -r0, lsl #6
   14d5c:	andlt	r7, r3, r3, lsr r0
   14d60:	svchi	0x00f0e8bd
   14d64:	andle	r4, fp, #750780416	; 0x2cc00000
   14d68:	tstcs	sl, r1, lsl #20
   14d6c:			; <UNDEFINED> instruction: 0xf8882300
   14d70:	strtmi	r1, [r8], -r0
   14d74:	movwcs	r6, #19
   14d78:	andlt	r7, r3, r3, lsr r0
   14d7c:	svchi	0x00f0e8bd
   14d80:			; <UNDEFINED> instruction: 0xf6404b0b
   14d84:	stmdbmi	fp, {r0, r5, r9, sp}
   14d88:	ldrbtmi	r4, [fp], #-2059	; 0xfffff7f5
   14d8c:			; <UNDEFINED> instruction: 0xf5034479
   14d90:	ldrbtmi	r7, [r8], #-902	; 0xfffffc7a
   14d94:	cdp	7, 15, cr15, cr14, cr13, {7}
   14d98:			; <UNDEFINED> instruction: 0xf44f4b08
   14d9c:	stmdbmi	r8, {r5, r9, sp, lr}
   14da0:	ldrbtmi	r4, [fp], #-2056	; 0xfffff7f8
   14da4:			; <UNDEFINED> instruction: 0xf5034479
   14da8:	ldrbtmi	r7, [r8], #-902	; 0xfffffc7a
   14dac:	cdp	7, 15, cr15, cr2, cr13, {7}
   14db0:	andeq	r8, r0, r6, lsl #12
   14db4:	andeq	r7, r0, ip, lsl #18
   14db8:	strdeq	r8, [r0], -r2
   14dbc:	andeq	r8, r0, lr, ror #11
   14dc0:	strdeq	r7, [r0], -r4
   14dc4:			; <UNDEFINED> instruction: 0x000085b2
   14dc8:			; <UNDEFINED> instruction: 0x4604b538
   14dcc:			; <UNDEFINED> instruction: 0x460dbb9a
   14dd0:	bvs	9014dc <__assert_fail@plt+0x8fe948>
   14dd4:	bllt	fe4e665c <__assert_fail@plt+0xfe4e3ac8>
   14dd8:	andne	lr, sl, #212, 18	; 0x350000
   14ddc:	bl	fe8a5828 <__assert_fail@plt+0xfe8a2c94>
   14de0:	eorle	r0, ip, #67108864	; 0x4000000
   14de4:	svclt	0x002842ab
   14de8:	ldrmi	r4, [r8], -fp, lsr #12
   14dec:	movwcs	lr, #18900	; 0x49d4
   14df0:	strmi	r1, [r1], #-2605	; 0xfffff5d3
   14df4:	adcvs	r1, r1, #1179648	; 0x120000
   14df8:	movweq	pc, #323	; 0x143	; <UNPREDICTABLE>
   14dfc:	movwcs	lr, #18884	; 0x49c4
   14e00:	mvnle	r2, r0, lsl #26
   14e04:	bvs	ff8c42ec <__assert_fail@plt+0xff8c1758>
   14e08:	addsmi	r6, r3, #667648	; 0xa3000
   14e0c:	movweq	lr, #15266	; 0x3ba2
   14e10:	ldmib	r4, {r2, r3, r9, ip, lr, pc}^
   14e14:	adcvs	r0, r2, #4, 2
   14e18:	bvs	fe8db120 <__assert_fail@plt+0xfe8d858c>
   14e1c:	tsteq	r0, r1, asr #2	; <UNPREDICTABLE>
   14e20:	smlabteq	r4, r4, r9, lr
   14e24:	bl	fe8a5878 <__assert_fail@plt+0xfe8a2ce4>
   14e28:	mvnsle	r0, #201326592	; 0xc000000
   14e2c:			; <UNDEFINED> instruction: 0xf7fe4620
   14e30:	andcc	pc, r1, sp, lsr #31
   14e34:	bvs	9091d4 <__assert_fail@plt+0x906640>
   14e38:	mvnsle	r2, r0, lsl #22
   14e3c:			; <UNDEFINED> instruction: 0xf7fee7e3
   14e40:	stccc	15, cr15, [r1, #-660]	; 0xfffffd6c
   14e44:	sbcsle	r3, sp, r1
   14e48:	bicle	r2, r2, r0, lsl #26
   14e4c:	svclt	0x0000e7da
   14e50:	andcs	r4, r1, #2048	; 0x800
   14e54:	andsvs	r4, sl, fp, ror r4
   14e58:	svclt	0x00004770
   14e5c:			; <UNDEFINED> instruction: 0x0001a5b4
   14e60:			; <UNDEFINED> instruction: 0x460db570
   14e64:	sbclt	r4, r8, r4, lsl r9
   14e68:			; <UNDEFINED> instruction: 0x46044b14
   14e6c:	stmiapl	fp, {r0, r3, r4, r5, r6, sl, lr}^
   14e70:	movtls	r6, #30747	; 0x781b
   14e74:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   14e78:	mcrge	1, 0, fp, cr1, cr10, {1}
   14e7c:	ldrtmi	r2, [r2], -r0, lsl #2
   14e80:	bl	fe452e3c <__assert_fail@plt+0xfe4502a8>
   14e84:	blcs	6ef58 <__assert_fail@plt+0x6c3c4>
   14e88:	stmdage	r5!, {r0, r3, ip, lr, pc}
   14e8c:			; <UNDEFINED> instruction: 0xf7ed9524
   14e90:	andcs	lr, r0, #7552	; 0x1d80
   14e94:	strtmi	sl, [r0], -r4, lsr #18
   14e98:			; <UNDEFINED> instruction: 0xf7ed9245
   14e9c:	bmi	24fcb4 <__assert_fail@plt+0x24d120>
   14ea0:	ldrbtmi	r4, [sl], #-2822	; 0xfffff4fa
   14ea4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   14ea8:	subsmi	r9, sl, r7, asr #22
   14eac:	sublt	sp, r8, r1, lsl #2
   14eb0:			; <UNDEFINED> instruction: 0xf7edbd70
   14eb4:	svclt	0x0000eb06
   14eb8:	andeq	r9, r1, r8, asr lr
   14ebc:	andeq	r0, r0, r0, lsl #6
   14ec0:	andeq	r9, r1, r2, lsr #28
   14ec4:	push	{r1, r2, r3, r6, r8, r9, fp, lr}
   14ec8:	ldrbtmi	r4, [fp], #-4080	; 0xfffff010
   14ecc:	addlt	r4, r3, sp, asr #28
   14ed0:			; <UNDEFINED> instruction: 0x4605685b
   14ed4:	blcs	260d4 <__assert_fail@plt+0x23540>
   14ed8:	addhi	pc, r7, r0, asr #32
   14edc:	tstcs	r1, sl, asr #22
   14ee0:	ldmvs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}
   14ee4:	qaddlt	r6, r9, r2
   14ee8:	stmdbmi	r8, {r4, r7, r8, r9, sl, lr}^
   14eec:	andcs	r2, r2, r1, lsl #4
   14ef0:			; <UNDEFINED> instruction: 0xf7ed4479
   14ef4:	strdcs	lr, [r0], -r2
   14ef8:			; <UNDEFINED> instruction: 0xffd4f7f8
   14efc:	teqlt	r0, r4, lsl #12
   14f00:	mcrr	7, 14, pc, r6, cr13	; <UNPREDICTABLE>
   14f04:	strmi	r4, [r2], -r1, lsr #12
   14f08:			; <UNDEFINED> instruction: 0xf7ed2002
   14f0c:	stmdbmi	r0, {r1, r2, r5, r6, r7, sl, fp, sp, lr, pc}^
   14f10:	andcs	r2, r2, r9, lsl #4
   14f14:			; <UNDEFINED> instruction: 0xf7ed4479
   14f18:	stclcs	12, cr14, [r0, #-896]	; 0xfffffc80
   14f1c:	blmi	f8b054 <__assert_fail@plt+0xf884c0>
   14f20:			; <UNDEFINED> instruction: 0xf85358f3
   14f24:	stmdbcs	r0, {r0, r2, r5, ip}
   14f28:	blmi	f094b8 <__assert_fail@plt+0xf06924>
   14f2c:	ldrvc	pc, [r0], #-578	; 0xfffffdbe
   14f30:	ldrdge	pc, [r8], #143	; 0x8f	; <UNPREDICTABLE>
   14f34:	adcsmi	r4, r4, #48234496	; 0x2e00000
   14f38:	vqshl.s8	q10, <illegal reg q13.5>, q3
   14f3c:	strmi	r6, [pc], -r7, ror #18
   14f40:	ldrbtmi	r9, [sl], #769	; 0x301
   14f44:	stmdbvs	r6!, {r1, r2, r6, r7, r9, ip, sp, lr, pc}^
   14f48:	movweq	pc, #4103	; 0x1007	; <UNPREDICTABLE>
   14f4c:	stmdaeq	r5, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   14f50:	stccs	13, cr13, [r1], {34}	; 0x22
   14f54:			; <UNDEFINED> instruction: 0xf043bf08
   14f58:	strtmi	r0, [r1], -r1, lsl #6
   14f5c:	blcs	26824 <__assert_fail@plt+0x23c90>
   14f60:			; <UNDEFINED> instruction: 0xf003d041
   14f64:	andcs	pc, r1, #2506752	; 0x264000
   14f68:			; <UNDEFINED> instruction: 0x46034651
   14f6c:	ldmdblt	r3!, {r1, sp}
   14f70:	ldc	7, cr15, [r2], #948	; 0x3b4
   14f74:			; <UNDEFINED> instruction: 0x46214630
   14f78:	blx	ff650f8c <__assert_fail@plt+0xff64e3f8>
   14f7c:	blx	fe2667be <__assert_fail@plt+0xfe263c2a>
   14f80:			; <UNDEFINED> instruction: 0xf1b82304
   14f84:	b	13d6f90 <__assert_fail@plt+0x13d43fc>
   14f88:	bl	ff132320 <__assert_fail@plt+0xff12f78c>
   14f8c:	andsle	r0, r9, r3, lsr #9
   14f90:			; <UNDEFINED> instruction: 0xf00742b4
   14f94:	ldclle	3, cr0, [ip], {1}
   14f98:	ldrtmi	r4, [r0], -r1, lsr #12
   14f9c:			; <UNDEFINED> instruction: 0xf97cf003
   14fa0:	andcs	r9, r1, #1024	; 0x400
   14fa4:	pkhbtmi	r1, r3, r9, lsl #16
   14fa8:			; <UNDEFINED> instruction: 0xf7ed2002
   14fac:			; <UNDEFINED> instruction: 0xf1bbec96
   14fb0:	svclt	0x00180f00
   14fb4:	ldrb	r2, [sp, r1, lsl #14]
   14fb8:	andcs	r4, r1, #409600	; 0x64000
   14fbc:	andcs	r4, r2, r9, ror r4
   14fc0:	stc	7, cr15, [sl], {237}	; 0xed
   14fc4:	andscs	r4, r4, #376832	; 0x5c000
   14fc8:	ldrbtmi	r2, [r9], #-2
   14fcc:	stc	7, cr15, [r4], {237}	; 0xed
   14fd0:	strtmi	r2, [r8], -r0, lsl #4
   14fd4:			; <UNDEFINED> instruction: 0xf7ff4611
   14fd8:	strtmi	pc, [r8], -r3, asr #30
   14fdc:	pop	{r0, r1, ip, sp, pc}
   14fe0:			; <UNDEFINED> instruction: 0xf7ed4ff0
   14fe4:			; <UNDEFINED> instruction: 0x461fb957
   14fe8:			; <UNDEFINED> instruction: 0xf7ede7c9
   14fec:			; <UNDEFINED> instruction: 0xe775e956
   14ff0:	tstls	r1, r8, lsl #12
   14ff4:	bl	ff352fb0 <__assert_fail@plt+0xff35041c>
   14ff8:	strmi	r9, [r2], -r1, lsl #18
   14ffc:	svclt	0x0000e7df
   15000:	andeq	sl, r1, lr, lsr r5
   15004:	strdeq	r9, [r1], -r0
   15008:	andeq	sl, r1, r8, lsr #10
   1500c:	andeq	r4, r0, r0, ror r3
   15010:	muleq	r0, r8, r5
   15014:	andeq	r0, r0, r8, lsl #6
   15018:	andeq	r8, r0, r0, lsl #11
   1501c:	andeq	r8, r0, r6, ror r5
   15020:	andeq	r6, r0, r4, ror #10
   15024:	strdeq	r8, [r0], -sl
   15028:	addlt	fp, r2, r0, ror r5
   1502c:	blmi	703dd4 <__assert_fail@plt+0x701240>
   15030:	cfmsub32mi	mvax0, mvfx4, mvfx11, mvfx4
   15034:	ldrbtmi	r4, [fp], #-1549	; 0xfffff9f3
   15038:	ldrbtmi	r2, [lr], #-513	; 0xfffffdff
   1503c:	ldrmi	r2, [r9], -r2
   15040:	adcsvs	r9, r5, r1, lsl #6
   15044:			; <UNDEFINED> instruction: 0xff0cf7ff
   15048:	stmdbls	r1, {r0, r9, sp}
   1504c:			; <UNDEFINED> instruction: 0xf7ff4610
   15050:	stmdbls	r1, {r0, r1, r2, r8, r9, sl, fp, ip, sp, lr, pc}
   15054:	andcs	r2, pc, r1, lsl #4
   15058:			; <UNDEFINED> instruction: 0xff02f7ff
   1505c:	andcs	r9, r1, #16384	; 0x4000
   15060:			; <UNDEFINED> instruction: 0xf7ff2003
   15064:	stmdbls	r1, {r0, r2, r3, r4, r5, r6, r7, r9, sl, fp, ip, sp, lr, pc}
   15068:	andcs	r2, fp, r1, lsl #4
   1506c:	mrc2	7, 7, pc, cr8, cr15, {7}
   15070:	strtmi	r4, [r2], -ip, lsl #18
   15074:	ldrbtmi	r2, [r9], #-10
   15078:	mrc2	7, 7, pc, cr2, cr15, {7}
   1507c:	tstcs	r1, r2, lsr #12
   15080:	andlt	r2, r2, sp
   15084:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
   15088:	blmi	20ec38 <__assert_fail@plt+0x20c0a4>
   1508c:	stmdbmi	r7, {r0, r3, r5, r7, r9, sp}
   15090:	ldrbtmi	r4, [fp], #-2055	; 0xfffff7f9
   15094:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   15098:	ldcl	7, cr15, [ip, #-948]!	; 0xfffffc4c
   1509c:			; <UNDEFINED> instruction: 0xfffffe8b
   150a0:	andeq	sl, r1, lr, asr #7
   150a4:			; <UNDEFINED> instruction: 0xfffffdd7
   150a8:	andeq	r8, r0, r6, lsr #9
   150ac:	andeq	r8, r0, r8, asr #8
   150b0:	andeq	r8, r0, lr, asr r4
   150b4:	adclt	fp, r5, r0, lsr r5
   150b8:	bmi	568110 <__assert_fail@plt+0x56557c>
   150bc:	ldrbtmi	r4, [ip], #-2837	; 0xfffff4eb
   150c0:	stmiavs	r5!, {r1, r3, r4, r5, r6, sl, lr}^
   150c4:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   150c8:			; <UNDEFINED> instruction: 0xf04f9323
   150cc:	ldmiblt	r5!, {r8, r9}
   150d0:	tstls	r1, r3, lsl #18
   150d4:			; <UNDEFINED> instruction: 0xf7ed4608
   150d8:			; <UNDEFINED> instruction: 0xf104eb9a
   150dc:	stmdbls	r1, {r4, r9}
   150e0:			; <UNDEFINED> instruction: 0xf7ed4628
   150e4:	bmi	34f6b4 <__assert_fail@plt+0x34cb20>
   150e8:	rscvs	r2, r3, r1, lsl #6
   150ec:	ldrbtmi	r4, [sl], #-2825	; 0xfffff4f7
   150f0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   150f4:	subsmi	r9, sl, r3, lsr #22
   150f8:	eorlt	sp, r5, r5, lsl #2
   150fc:	stmdami	r7, {r4, r5, r8, sl, fp, ip, sp, pc}
   15100:			; <UNDEFINED> instruction: 0xf7f94478
   15104:			; <UNDEFINED> instruction: 0xf7edf83d
   15108:	svclt	0x0000e9dc
   1510c:	andeq	sl, r1, sl, asr #6
   15110:	andeq	r9, r1, r4, lsl #24
   15114:	andeq	r0, r0, r0, lsl #6
   15118:	ldrdeq	r9, [r1], -r6
   1511c:	strdeq	r8, [r0], -ip
   15120:	cfstr32mi	mvfx11, [r8], {16}
   15124:	stmiavs	r3!, {r2, r3, r4, r5, r6, sl, lr}^
   15128:			; <UNDEFINED> instruction: 0xf104b143
   1512c:	andcs	r0, r0, #16, 2
   15130:			; <UNDEFINED> instruction: 0xf7ed2002
   15134:	movwcs	lr, #2378	; 0x94a
   15138:	ldclt	0, cr6, [r0, #-908]	; 0xfffffc74
   1513c:	ldrbtmi	r4, [r8], #-2050	; 0xfffff7fe
   15140:			; <UNDEFINED> instruction: 0xf81ef7f9
   15144:	andeq	sl, r1, r4, ror #5
   15148:	ldrdeq	r8, [r0], -lr
   1514c:	svcmi	0x00f0e92d
   15150:			; <UNDEFINED> instruction: 0xf8df4617
   15154:	addslt	r2, r3, r4, ror r5
   15158:	ldrbcc	pc, [r0, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
   1515c:	ldrbtmi	sl, [sl], #-3586	; 0xfffff1fe
   15160:	ldmpl	r3, {r0, r2, r9, sl, lr}^
   15164:	tstls	r1, #1769472	; 0x1b0000
   15168:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1516c:	strmi	fp, [lr], -r1, lsl #2
   15170:	tstcs	r0, r0, lsr r2
   15174:			; <UNDEFINED> instruction: 0xf7ed4630
   15178:	stmdavc	ip!, {r1, r2, r3, r4, r5, r6, r8, r9, fp, sp, lr, pc}
   1517c:	rsb	fp, r2, r4, lsr #18
   15180:	svcmi	0x0001f815
   15184:	subsle	r2, lr, r0, lsl #24
   15188:	svclt	0x00182c09
   1518c:	rscsle	r2, r7, r0, lsr #24
   15190:			; <UNDEFINED> instruction: 0xf7ed4628
   15194:	strtmi	lr, [r8], #-2814	; 0xfffff502
   15198:	stccc	8, cr15, [r1], {16}
   1519c:	svclt	0x00182b09
   151a0:	svclt	0x00162b20
   151a4:	movwcs	r2, #4864	; 0x1300
   151a8:	subsle	r4, pc, ip, lsl r6	; <UNPREDICTABLE>
   151ac:	blcs	1033260 <__assert_fail@plt+0x10306cc>
   151b0:	ldm	pc, {r0, r1, r2, r5, r6, fp, ip, lr, pc}^	; <UNPREDICTABLE>
   151b4:	subeq	pc, r8, r3, lsl r0	; <UNPREDICTABLE>
   151b8:	rsbeq	r0, r6, r6, rrx
   151bc:	rsbeq	r0, r6, r6, rrx
   151c0:	rsbeq	r0, r6, r6, rrx
   151c4:	rsbeq	r0, r6, r6, rrx
   151c8:	rsbeq	r0, r6, r6, rrx
   151cc:	rsbeq	r0, r6, r6, rrx
   151d0:	rsbeq	r0, r6, r6, rrx
   151d4:	rsbeq	r0, r6, r6, rrx
   151d8:	rsbeq	r0, r6, r6, rrx
   151dc:	rsbeq	r0, r6, r6, rrx
   151e0:	rsbeq	r0, r6, r6, rrx
   151e4:	rsbeq	r0, r6, r6, rrx
   151e8:	rsbeq	r0, r6, r6, rrx
   151ec:	rsbeq	r0, r6, r6, rrx
   151f0:	rsbeq	r0, r6, r6, rrx
   151f4:	rsbeq	r0, r6, r6, rrx
   151f8:	rsbeq	r0, r6, r6, rrx
   151fc:	ldrdeq	r0, [r6], #-3	; <UNPREDICTABLE>
   15200:	rsceq	r0, sp, r6, rrx
   15204:	rsbeq	r0, r6, r6, rrx
   15208:	rscseq	r0, sl, r6, rrx
   1520c:	strdeq	r0, [r6], #-14	; <UNPREDICTABLE>
   15210:	tsteq	r2, r6, rrx
   15214:	rsbeq	r0, r6, r1, asr #32
   15218:	rsbeq	r0, r6, r6, rrx
   1521c:	rsbeq	r0, r6, r6, rrx
   15220:	rsbeq	r0, r6, r6, rrx
   15224:	rsbeq	r0, r6, r6, rrx
   15228:	tsteq	r6, r6, rrx
   1522c:			; <UNDEFINED> instruction: 0x01270066
   15230:	rsbeq	r0, r6, ip, lsr #2
   15234:	teqeq	r0, r6, rrx
   15238:			; <UNDEFINED> instruction: 0xf013786b
   1523c:	ldrdle	r0, [r2], -pc	; <UNPREDICTABLE>
   15240:			; <UNDEFINED> instruction: 0xf0402b09
   15244:	strcs	r8, [r5, #-256]!	; 0xffffff00
   15248:			; <UNDEFINED> instruction: 0xf7ed4620
   1524c:			; <UNDEFINED> instruction: 0xf8dfe914
   15250:			; <UNDEFINED> instruction: 0xf8df2480
   15254:	ldrbtmi	r3, [sl], #-1144	; 0xfffffb88
   15258:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   1525c:	subsmi	r9, sl, r1, lsl fp
   15260:	eorhi	pc, pc, #64	; 0x40
   15264:	andslt	r4, r3, r8, lsr #12
   15268:	svchi	0x00f0e8bd
   1526c:			; <UNDEFINED> instruction: 0xf7ed4628
   15270:			; <UNDEFINED> instruction: 0x4605ec74
   15274:			; <UNDEFINED> instruction: 0xf0002800
   15278:			; <UNDEFINED> instruction: 0xf7f4821f
   1527c:	strtmi	pc, [ip], -r7, ror #31
   15280:	blcs	c4f0d8 <__assert_fail@plt+0xc4c544>
   15284:	cmphi	r7, r0	; <UNPREDICTABLE>
   15288:			; <UNDEFINED> instruction: 0xf8df2700
   1528c:	strtmi	r1, [r8], -r8, asr #8
   15290:			; <UNDEFINED> instruction: 0xf7ed4479
   15294:	stmdacs	r7, {r1, r3, r4, r5, r6, sl, fp, sp, lr, pc}
   15298:	sbchi	pc, r1, r0, lsl #6
   1529c:			; <UNDEFINED> instruction: 0xf0402800
   152a0:	bvs	ffc35a88 <__assert_fail@plt+0xffc32ef4>
   152a4:	movweq	pc, #4231	; 0x1087	; <UNPREDICTABLE>
   152a8:			; <UNDEFINED> instruction: 0xf0402800
   152ac:	stmdacs	r9!, {r0, r1, r2, r6, r7, pc}
   152b0:	movwcs	fp, #3860	; 0xf14
   152b4:	movweq	pc, #4099	; 0x1003	; <UNPREDICTABLE>
   152b8:	stmdavc	fp!, {r0, r1, r3, r4, r8, ip, sp, pc}
   152bc:			; <UNDEFINED> instruction: 0xf0002b30
   152c0:	svccs	0x000080e9
   152c4:			; <UNDEFINED> instruction: 0xf8dfd1bf
   152c8:	movwcs	r1, #1040	; 0x410
   152cc:	rscsvs	r4, r3, #40, 12	; 0x2800000
   152d0:			; <UNDEFINED> instruction: 0xf7ed4479
   152d4:	ldmdacs	fp!, {r1, r3, r4, r6, sl, fp, sp, lr, pc}
   152d8:	cmnhi	sp, r0	; <UNPREDICTABLE>
   152dc:			; <UNDEFINED> instruction: 0x462849ff
   152e0:			; <UNDEFINED> instruction: 0xf7ed4479
   152e4:	stcpl	12, cr14, [fp], #-328	; 0xfffffeb8
   152e8:			; <UNDEFINED> instruction: 0xf013182a
   152ec:			; <UNDEFINED> instruction: 0xf0400fdf
   152f0:	strmi	r8, [r3], -pc, ror #2
   152f4:	cmn	fp, r8, lsl r9
   152f8:			; <UNDEFINED> instruction: 0xf0003b01
   152fc:			; <UNDEFINED> instruction: 0xf8128169
   15300:	stmdbcs	r0!, {r0, r8, sl, fp, ip}
   15304:			; <UNDEFINED> instruction: 0xf1a3d0f8
   15308:	bcs	55bd4 <__assert_fail@plt+0x53040>
   1530c:	msrhi	(UNDEF: 96), r0
   15310:			; <UNDEFINED> instruction: 0xf0135ceb
   15314:			; <UNDEFINED> instruction: 0xf04003df
   15318:			; <UNDEFINED> instruction: 0xf106815b
   1531c:			; <UNDEFINED> instruction: 0x461f0814
   15320:			; <UNDEFINED> instruction: 0xf0002f00
   15324:	ldrbeq	r8, [r9, sl, asr #2]!
   15328:	stmdavc	fp!, {r0, r3, sl, ip, lr, pc}
   1532c:			; <UNDEFINED> instruction: 0xf0402b20
   15330:	stfnep	f0, [fp], #-316	; 0xfffffec4
   15334:	svclt	0x00182f0a
   15338:			; <UNDEFINED> instruction: 0xf000461d
   1533c:			; <UNDEFINED> instruction: 0x46288138
   15340:			; <UNDEFINED> instruction: 0xf8faf7f5
   15344:			; <UNDEFINED> instruction: 0xf0001c42
   15348:	svccs	0x00138143
   1534c:	streq	pc, [r2, #-261]	; 0xfffffefb
   15350:	andeq	pc, r7, r8, lsl #16
   15354:	teqhi	sl, r0	; <UNPREDICTABLE>
   15358:	strb	r3, [r1, r1, lsl #14]!
   1535c:	stmdbcs	pc!, {r0, r3, r5, r6, fp, ip, sp, lr}	; <UNPREDICTABLE>
   15360:	sbcshi	pc, sp, r0
   15364:	strtmi	r3, [pc], -r1, lsl #10
   15368:			; <UNDEFINED> instruction: 0xf0002900
   1536c:			; <UNDEFINED> instruction: 0xf8df80ec
   15370:	ldrbtmi	r8, [r8], #880	; 0x370
   15374:			; <UNDEFINED> instruction: 0xf817e006
   15378:	stmdbcs	r0, {r0, r8, r9, sl, fp, ip}
   1537c:	stmdbcs	pc!, {r3, r4, r8, r9, sl, fp, ip, sp, pc}	; <UNPREDICTABLE>
   15380:	rschi	pc, r1, r0
   15384:			; <UNDEFINED> instruction: 0xf7ed4640
   15388:	stmdacs	r0, {r1, r2, r4, r9, fp, sp, lr, pc}
   1538c:	smmlsr	sl, r3, r1, sp
   15390:	sfmne	f2, 2, [r8], #-80	; 0xffffffb0
   15394:			; <UNDEFINED> instruction: 0xf7fc18b1
   15398:	stmdacs	r0, {r0, r1, r4, r5, r8, fp, ip, sp, lr, pc}
   1539c:	tstcs	r0, #168, 30	; 0x2a0
   153a0:	svcge	0x0051f6ff
   153a4:	eorsvs	r2, r3, r0, lsl #10
   153a8:	strcc	lr, [r1, #-1870]	; 0xfffff8b2
   153ac:	cmnvs	r5, r2, lsl #6
   153b0:	strcc	lr, [r1, #-2040]	; 0xfffff808
   153b4:	cmnvs	r5, r6, lsl #6
   153b8:	strcc	lr, [r1, #-2036]	; 0xfffff80c
   153bc:	cmnvs	r5, r5, lsl #6
   153c0:			; <UNDEFINED> instruction: 0xf105e7f0
   153c4:	teqcs	sl, r1, lsl #16
   153c8:			; <UNDEFINED> instruction: 0xf7ed4640
   153cc:			; <UNDEFINED> instruction: 0x4607e9f4
   153d0:			; <UNDEFINED> instruction: 0xf43f2800
   153d4:	strmi	sl, [r0, #3896]	; 0xf38
   153d8:	svcge	0x0035f4bf
   153dc:	movwlt	pc, #18655	; 0x48df	; <UNPREDICTABLE>
   153e0:	b	1be6ef0 <__assert_fail@plt+0x1be435c>
   153e4:	ldrbtmi	r0, [fp], #2309	; 0x905
   153e8:	ldrbmi	lr, [r7, #-1]
   153ec:	bl	289584 <__assert_fail@plt+0x2869f0>
   153f0:	ldrbmi	r0, [r8], -sl, lsl #6
   153f4:	blne	93464 <__assert_fail@plt+0x908d0>
   153f8:			; <UNDEFINED> instruction: 0xf7ed9301
   153fc:	stmdacs	r0, {r2, r3, r4, r6, r7, r8, fp, sp, lr, pc}
   15400:			; <UNDEFINED> instruction: 0xe720d1f3
   15404:	strcc	fp, [r1, #-2311]	; 0xfffff6f9
   15408:	cmnvs	r5, r3, lsl #6
   1540c:	strcc	lr, [r1, #-1994]	; 0xfffff836
   15410:	cmnvs	r5, r1, lsl #6
   15414:	strcc	lr, [r1, #-1990]	; 0xfffff83a
   15418:	cmnvs	r5, r4, lsl #6
   1541c:	stcpl	7, cr14, [fp], #-776	; 0xfffffcf8
   15420:	andsle	r2, r4, r1, lsr #22
   15424:	blcs	842278 <__assert_fail@plt+0x83f6e4>
   15428:	blcs	285090 <__assert_fail@plt+0x2824fc>
   1542c:	svccs	0x0000d02e
   15430:	svcge	0x0009f47f
   15434:	blcs	30008 <__assert_fail@plt+0x2d474>
   15438:	svcge	0x0045f43f
   1543c:	movweq	pc, #4231	; 0x1087	; <UNPREDICTABLE>
   15440:	rscscc	pc, pc, pc, asr #32
   15444:	strcc	lr, [r1, #-1843]	; 0xfffff8cd
   15448:	cmnvs	r5, pc, lsl #6
   1544c:	mcrrne	7, 10, lr, r2, cr10
   15450:	rscsvs	r2, r3, #67108864	; 0x4000000
   15454:	teqlt	r3, fp, lsr #25
   15458:	svclt	0x00182b09
   1545c:	svclt	0x00082b20
   15460:	mvnle	r4, r0, lsl r6
   15464:	stmdacs	r8, {r0, fp, ip, sp}
   15468:	bvc	b0999c <__assert_fail@plt+0xb06e08>
   1546c:	blcs	881940 <__assert_fail@plt+0x87edac>
   15470:	svcge	0x0027f47f
   15474:	blcs	33e28 <__assert_fail@plt+0x31294>
   15478:	svcge	0x0023f47f
   1547c:	andscs	r4, r0, #40, 12	; 0x2800000
   15480:			; <UNDEFINED> instruction: 0xf7ed2100
   15484:	movwcs	lr, #31104	; 0x7980
   15488:			; <UNDEFINED> instruction: 0xe78b61b0
   1548c:	blcs	30060 <__assert_fail@plt+0x2d4cc>
   15490:	strb	sp, [r7, r9, ror #1]!
   15494:			; <UNDEFINED> instruction: 0xf1063501
   15498:			; <UNDEFINED> instruction: 0xf1050713
   1549c:	and	r0, r5, r8, lsr #16
   154a0:			; <UNDEFINED> instruction: 0xf8073502
   154a4:	strbmi	r0, [r5, #-3841]	; 0xfffff0ff
   154a8:	addshi	pc, r0, r0
   154ac:			; <UNDEFINED> instruction: 0xf7f54628
   154b0:	mcrrne	8, 4, pc, r2, cr3	; <UNPREDICTABLE>
   154b4:			; <UNDEFINED> instruction: 0xe6c6d1f4
   154b8:			; <UNDEFINED> instruction: 0xf1a39b01
   154bc:			; <UNDEFINED> instruction: 0xf039091f
   154c0:			; <UNDEFINED> instruction: 0xf47f0308
   154c4:			; <UNDEFINED> instruction: 0xf106aec0
   154c8:			; <UNDEFINED> instruction: 0x46400913
   154cc:	stmdaeq	r2, {r3, r8, ip, sp, lr, pc}
   154d0:			; <UNDEFINED> instruction: 0xf832f7f5
   154d4:			; <UNDEFINED> instruction: 0xf8094547
   154d8:	ldmle	r6!, {r0, r8, r9, sl, fp}^
   154dc:	movweq	lr, #23466	; 0x5baa
   154e0:	blcs	9640f0 <__assert_fail@plt+0x96155c>
   154e4:	subseq	lr, r3, #323584	; 0x4f000
   154e8:			; <UNDEFINED> instruction: 0xf102d809
   154ec:			; <UNDEFINED> instruction: 0xf1060315
   154f0:	ldrtmi	r0, [r3], #-296	; 0xfffffed8
   154f4:			; <UNDEFINED> instruction: 0xf8032200
   154f8:	addsmi	r2, r9, #1024	; 0x400
   154fc:	movwcs	sp, #45563	; 0xb1fb
   15500:			; <UNDEFINED> instruction: 0xf087e750
   15504:	stmdacs	r9, {r0, r8, r9}
   15508:	andcs	fp, r0, #20, 30	; 0x50
   1550c:	andeq	pc, r1, #3
   15510:	stmdavc	fp!, {r1, r3, r5, r6, r8, r9, ip, sp, pc}
   15514:			; <UNDEFINED> instruction: 0xf47f2b30
   15518:	strcc	sl, [r1, #-3796]	; 0xfffff12c
   1551c:	stmiavc	fp!, {r1, r2, r3, r5, r7, r8, r9, sl, sp, lr, pc}
   15520:	svceq	0x00dff013
   15524:	mcrge	4, 4, pc, cr15, cr15, {1}	; <UNPREDICTABLE>
   15528:			; <UNDEFINED> instruction: 0xf43f2b09
   1552c:	strcc	sl, [r2, #-3724]	; 0xfffff174
   15530:	cmnvs	r5, ip, lsl #6
   15534:	stmdavc	fp!, {r1, r2, r4, r5, r8, r9, sl, sp, lr, pc}^
   15538:	svclt	0x00042b78
   1553c:	strcs	r3, [r1, -r2, lsl #10]
   15540:	mcrge	4, 5, pc, cr2, cr15, {3}	; <UNPREDICTABLE>
   15544:			; <UNDEFINED> instruction: 0xf04fe6a1
   15548:	ldrshtvs	r3, [r5], #63	; 0x3f
   1554c:	ldmdavc	fp!, {r0, r1, r4, r5, r8, sp, lr}
   15550:	ldmdavc	fp!, {r0, r1, r3, r4, r6, r8, ip, sp, pc}^
   15554:	svceq	0x00dff013
   15558:	mrcge	4, 3, APSR_nzcv, cr5, cr15, {1}
   1555c:			; <UNDEFINED> instruction: 0xf43f2b09
   15560:	smlsdxcc	r1, r2, lr, sl
   15564:	cmnvs	r7, sp, lsl #6
   15568:	movwcs	lr, #59164	; 0xe71c
   1556c:	ldmdacs	r0, {r1, r3, r4, r8, r9, sl, sp, lr, pc}
   15570:	stfvcd	f5, [sl], #-372	; 0xfffffe8c
   15574:	bcs	881a44 <__assert_fail@plt+0x87eeb0>
   15578:	mrcge	4, 4, APSR_nzcv, cr9, cr15, {3}
   1557c:	bcs	3472c <__assert_fail@plt+0x31b98>
   15580:	mrcge	4, 4, APSR_nzcv, cr5, cr15, {3}
   15584:	andcs	sl, r9, #14, 30	; 0x38
   15588:	ldrtmi	r4, [r8], -r9, lsr #12
   1558c:	mcr2	7, 0, pc, cr14, cr4, {7}	; <UNPREDICTABLE>
   15590:	tstcs	r0, r0, lsl r2
   15594:			; <UNDEFINED> instruction: 0xf7ed4638
   15598:	andscs	lr, r0, #16121856	; 0xf60000
   1559c:	cmnvs	r0, r0, lsl #2
   155a0:	andeq	pc, r8, r5, lsl #2
   155a4:	stmia	lr!, {r0, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   155a8:	lslsvs	r2, r8, #6
   155ac:	stmdavc	sl!, {r1, r3, r4, r5, r6, r7, r9, sl, sp, lr, pc}^
   155b0:	svclt	0x00082a20
   155b4:	andle	r3, r0, r2, lsl #10
   155b8:			; <UNDEFINED> instruction: 0x4628461d
   155bc:			; <UNDEFINED> instruction: 0xffbcf7f4
   155c0:	andle	r1, r5, r3, asr #24
   155c4:			; <UNDEFINED> instruction: 0xf8083502
   155c8:	strb	r0, [r5], r7
   155cc:	strbt	r2, [r9], sl, lsl #6
   155d0:	cmnvs	r5, r2, lsl #6
   155d4:			; <UNDEFINED> instruction: 0xf895e6e6
   155d8:			; <UNDEFINED> instruction: 0xf013303b
   155dc:	ldrdle	r0, [r2], -pc	; <UNPREDICTABLE>
   155e0:			; <UNDEFINED> instruction: 0xf47f2b09
   155e4:			; <UNDEFINED> instruction: 0xf64fae7b
   155e8:			; <UNDEFINED> instruction: 0xf6cf7bed
   155ec:	bl	feaf45f0 <__assert_fail@plt+0xfeaf1a5c>
   155f0:			; <UNDEFINED> instruction: 0xf1060b06
   155f4:			; <UNDEFINED> instruction: 0xf1050a13
   155f8:			; <UNDEFINED> instruction: 0xf105093c
   155fc:	and	r0, r8, r9, lsr r8
   15600:	blcs	eb38b4 <__assert_fail@plt+0xeb0d20>
   15604:	mcrge	4, 3, pc, cr10, cr15, {3}	; <UNPREDICTABLE>
   15608:			; <UNDEFINED> instruction: 0xf80a3503
   1560c:	strbmi	r0, [sp, #-3841]	; 0xfffff0ff
   15610:			; <UNDEFINED> instruction: 0x4628d0dc
   15614:	streq	lr, [sl, -fp, lsl #22]
   15618:			; <UNDEFINED> instruction: 0xff8ef7f4
   1561c:			; <UNDEFINED> instruction: 0xf43f1c43
   15620:	strmi	sl, [r8, #3677]!	; 0xe5d
   15624:	ldrtmi	sp, [r7], #-492	; 0xfffffe14
   15628:	ldrvc	r2, [r8, #-778]!	; 0xfffffcf6
   1562c:	ldmdacs	r1, {r1, r3, r4, r5, r7, r9, sl, sp, lr, pc}
   15630:			; <UNDEFINED> instruction: 0xb12bd106
   15634:	blcs	c336e8 <__assert_fail@plt+0xc30b54>
   15638:	mcrge	4, 2, pc, cr3, cr15, {3}	; <UNPREDICTABLE>
   1563c:	str	r3, [r1, r1, lsl #10]!
   15640:	tstle	sp, r0, lsr #16
   15644:	mlacc	r0, r5, r8, pc	; <UNPREDICTABLE>
   15648:	blcs	881b3c <__assert_fail@plt+0x87efa8>
   1564c:	mrcge	4, 1, APSR_nzcv, cr9, cr15, {3}
   15650:	mlacc	r1, r5, r8, pc	; <UNPREDICTABLE>
   15654:			; <UNDEFINED> instruction: 0xf47f2b00
   15658:			; <UNDEFINED> instruction: 0xf106ae34
   1565c:			; <UNDEFINED> instruction: 0xf1050713
   15660:	movwcs	r0, #2080	; 0x820
   15664:			; <UNDEFINED> instruction: 0x46286273
   15668:			; <UNDEFINED> instruction: 0xff66f7f4
   1566c:			; <UNDEFINED> instruction: 0xf43f1c41
   15670:	strcc	sl, [r2, #-3562]	; 0xfffff216
   15674:	svceq	0x0001f807
   15678:	mvnsle	r4, r8, lsr #11
   1567c:	ldr	r2, [r1], r9, lsl #6
   15680:	tstle	r8, r1, lsr #16
   15684:	stmdavc	fp!, {r0, r1, r3, r4, r5, r8, ip, sp, pc}
   15688:			; <UNDEFINED> instruction: 0xf47f2b30
   1568c:	strcc	sl, [r1, #-3610]	; 0xfffff1e6
   15690:	stcpl	7, cr14, [fp], #-908	; 0xfffffc74
   15694:	stmdacs	r8!, {r1, r2, r6, r7, r9, sl, sp, lr, pc}
   15698:	mcrge	4, 0, pc, cr9, cr15, {3}	; <UNPREDICTABLE>
   1569c:	mlacc	r8, r5, r8, pc	; <UNPREDICTABLE>
   156a0:			; <UNDEFINED> instruction: 0xf43f2b00
   156a4:	blcs	88128c <__assert_fail@plt+0x87e6f8>
   156a8:	mcrge	4, 0, pc, cr11, cr15, {3}	; <UNPREDICTABLE>
   156ac:	mlacc	r9, r5, r8, pc	; <UNPREDICTABLE>
   156b0:			; <UNDEFINED> instruction: 0xf43f2b00
   156b4:			; <UNDEFINED> instruction: 0xe604aef0
   156b8:	stm	sl, {r0, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   156bc:	addlt	r4, r5, #44, 12	; 0x2c00000
   156c0:			; <UNDEFINED> instruction: 0xf7ece5c2
   156c4:	svclt	0x0000eefe
   156c8:	andeq	r9, r1, r6, ror #22
   156cc:	andeq	r0, r0, r0, lsl #6
   156d0:	andeq	r9, r1, lr, ror #20
   156d4:	ldrdeq	r8, [r0], -r4
   156d8:	andeq	r8, r0, ip, lsr #5
   156dc:			; <UNDEFINED> instruction: 0x000082b4
   156e0:	ldrdeq	r8, [r0], -sl
   156e4:	andeq	r8, r0, r6, ror #2
   156e8:	svclt	0x00004770
   156ec:	ldrdgt	pc, [r4], #143	; 0x8f	; <UNPREDICTABLE>
   156f0:	movweq	pc, #16961	; 0x4241	; <UNPREDICTABLE>
   156f4:	mvnsmi	lr, sp, lsr #18
   156f8:	mrcmi	4, 1, r4, cr7, cr12, {7}
   156fc:			; <UNDEFINED> instruction: 0xf500b082
   15700:	strmi	r5, [r4], -r0, lsl #15
   15704:	stmiapl	r2!, {r0, r2, r3, r9, sl, lr}^
   15708:	andvs	pc, r6, ip, asr r8	; <UNPREDICTABLE>
   1570c:	ldmdavs	r9!, {r3, r5, r9, sl, lr}
   15710:	ldmdavs	r6!, {r0, r1, r3, r5, r6, r9, sl, lr}
   15714:			; <UNDEFINED> instruction: 0xf04f9601
   15718:	strcs	r0, [r0], -r0, lsl #12
   1571c:			; <UNDEFINED> instruction: 0xf7ec9600
   15720:			; <UNDEFINED> instruction: 0xf8dfedd8
   15724:	ldrbtmi	r8, [r8], #184	; 0xb8
   15728:			; <UNDEFINED> instruction: 0xd12f2800
   1572c:	vmax.s8	d18, d1, d0
   15730:	stmdbls	r0, {r2}
   15734:	addmi	r5, sl, #2228224	; 0x220000
   15738:	ldmdavs	fp!, {r1, r2, r4, r5, r8, r9, ip, lr, pc}
   1573c:	strmi	r1, [fp], #-2642	; 0xfffff5ae
   15740:	blne	6ed834 <__assert_fail@plt+0x6eaca0>
   15744:			; <UNDEFINED> instruction: 0xf5b35022
   15748:	ldmdale	r9!, {r7, r8, r9, sl, fp, ip, lr}
   1574c:	bmi	941ccc <__assert_fail@plt+0x93f138>
   15750:	ldrbtmi	r4, [sl], #-2849	; 0xfffff4df
   15754:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   15758:	subsmi	r9, sl, r1, lsl #22
   1575c:	ldrtmi	sp, [r0], -lr, lsr #2
   15760:	pop	{r1, ip, sp, pc}
   15764:			; <UNDEFINED> instruction: 0x462881f0
   15768:	cdp	7, 13, cr15, cr6, cr12, {7}
   1576c:	rscle	r2, lr, r0, lsl #16
   15770:			; <UNDEFINED> instruction: 0xf8584b1c
   15774:	ldmdavs	ip, {r0, r1, ip, sp}
   15778:	stmda	sl!, {r0, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1577c:	rscle	r2, r6, r0, lsl #16
   15780:	addlt	r0, r0, #39845888	; 0x2600000
   15784:	ldrbtmi	pc, [lr], r6	; <UNPREDICTABLE>
   15788:	strb	r4, [r0, r6, lsl #6]!
   1578c:			; <UNDEFINED> instruction: 0xf8584b15
   15790:	ldmdavs	lr, {r0, r1, ip, sp}
   15794:	ldmda	ip, {r0, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   15798:	sbcle	r2, r7, r0, lsl #16
   1579c:	addlt	r0, r0, #56623104	; 0x3600000
   157a0:	ldrbtmi	pc, [lr], r6	; <UNPREDICTABLE>
   157a4:	strb	r4, [r2, r6, lsl #6]
   157a8:			; <UNDEFINED> instruction: 0xf44f4b0f
   157ac:	stmdbmi	pc, {r0, r1, r2, r3, r7, r9, ip, sp, lr}	; <UNPREDICTABLE>
   157b0:	ldrbtmi	r4, [fp], #-2063	; 0xfffff7f1
   157b4:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   157b8:	ldc2l	7, cr15, [sl, #992]!	; 0x3e0
   157bc:	cdp	7, 8, cr15, cr0, cr12, {7}
   157c0:	vqdmulh.s<illegal width 8>	d20, d0, d12
   157c4:	stmdbmi	ip, {r0, r5, r9, ip}
   157c8:	ldrbtmi	r4, [fp], #-2060	; 0xfffff7f4
   157cc:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   157d0:	stc2l	7, cr15, [lr, #992]!	; 0x3e0
   157d4:	andeq	r9, r1, ip, asr #11
   157d8:	andeq	r0, r0, r0, lsl #6
   157dc:	muleq	r1, lr, r5
   157e0:	andeq	r9, r1, r2, ror r5
   157e4:	andeq	r0, r0, r4, lsr #6
   157e8:	andeq	r7, r0, lr, asr #31
   157ec:	strdeq	r7, [r0], -r8
   157f0:	andeq	r7, r0, lr, lsl #28
   157f4:			; <UNDEFINED> instruction: 0x00007fb6
   157f8:	andeq	r7, r0, r0, ror #27
   157fc:	andeq	r7, r0, lr, lsl #28
   15800:	mvnsmi	lr, #737280	; 0xb4000
   15804:	bmi	16e7060 <__assert_fail@plt+0x16e44cc>
   15808:	streq	pc, [r4], -r1, asr #4
   1580c:	addlt	r4, r3, sl, asr fp
   15810:	stmibpl	r7, {r1, r3, r4, r5, r6, sl, lr}
   15814:	ldrdls	pc, [r4, #-143]!	; 0xffffff71
   15818:	stmpl	r0, {r8, sl, ip, sp, lr, pc}
   1581c:			; <UNDEFINED> instruction: 0x460458d3
   15820:	andcs	r4, r0, #-117440512	; 0xf9000000
   15824:	movwls	r6, #6171	; 0x181b
   15828:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1582c:	andls	r1, r0, #2146304	; 0x20c000
   15830:	eorsle	r2, sp, r0, lsl #30
   15834:			; <UNDEFINED> instruction: 0xf8d82300
   15838:	movwls	r1, #0
   1583c:	ldrtmi	fp, [sl], -sp, asr #6
   15840:	strtmi	r4, [r8], -fp, ror #12
   15844:	stcl	7, cr15, [r4, #-944]	; 0xfffffc50
   15848:	cmnle	sp, r0, lsl #16
   1584c:	vhadd.s8	d18, d1, d0
   15850:	stmdbls	r0, {r2, r9, sl}
   15854:	addmi	r5, sl, #2654208	; 0x288000
   15858:			; <UNDEFINED> instruction: 0xf8d8d376
   1585c:	bne	14a1864 <__assert_fail@plt+0x149ecd0>
   15860:			; <UNDEFINED> instruction: 0xf8c8440b
   15864:	blne	6e186c <__assert_fail@plt+0x6decd8>
   15868:			; <UNDEFINED> instruction: 0xf5b351a2
   1586c:	ldmdale	r4, {r7, r8, r9, sl, fp, ip, lr}
   15870:	addlt	fp, r2, #120, 6	; 0xe0000001
   15874:	movweq	pc, #25160	; 0x6248	; <UNPREDICTABLE>
   15878:	mlale	r8, sl, r2, r4
   1587c:	blmi	fa8184 <__assert_fail@plt+0xfa55f0>
   15880:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   15884:	blls	6f8f4 <__assert_fail@plt+0x6cd60>
   15888:	cmple	fp, sl, asr r0
   1588c:	pop	{r0, r1, ip, sp, pc}
   15890:	blne	276858 <__assert_fail@plt+0x273cc4>
   15894:	svcpl	0x0080f5b1
   15898:	blmi	ecbd04 <__assert_fail@plt+0xec9170>
   1589c:	andne	pc, r3, #64, 4
   158a0:	ldmdami	sl!, {r0, r3, r4, r5, r8, fp, lr}
   158a4:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   158a8:	ldrbtmi	r3, [r8], #-788	; 0xfffffcec
   158ac:	stc2	7, cr15, [r0, #992]	; 0x3e0
   158b0:	vst1.8	{d20-d22}, [pc], r8
   158b4:	strtmi	r5, [r1], -r0, lsl #5
   158b8:	andmi	pc, r0, r8, asr #17
   158bc:	stcl	7, cr15, [ip, #944]	; 0x3b0
   158c0:	stmibpl	r7!, {r3, r4, r5, r6, r7, r8, fp, ip, sp, pc}
   158c4:	svcpl	0x0080f5b7
   158c8:	svccs	0x0000d849
   158cc:			; <UNDEFINED> instruction: 0x2000d1b2
   158d0:			; <UNDEFINED> instruction: 0x4628e7d4
   158d4:	cdp	7, 2, cr15, cr0, cr12, {7}
   158d8:	rscsle	r2, r8, r0, lsl #16
   158dc:	svc	0x00a2f7ec
   158e0:	blcs	2ef8f4 <__assert_fail@plt+0x2ecd60>
   158e4:	blmi	ac9cb8 <__assert_fail@plt+0xac7124>
   158e8:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
   158ec:			; <UNDEFINED> instruction: 0xf7ec681c
   158f0:	stmdacs	r0, {r4, r5, r6, r8, r9, sl, fp, sp, lr, pc}
   158f4:	strteq	sp, [r4], -fp, ror #1
   158f8:			; <UNDEFINED> instruction: 0xf004b280
   158fc:			; <UNDEFINED> instruction: 0x432044fe
   15900:	blmi	90f7f8 <__assert_fail@plt+0x90cc64>
   15904:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
   15908:			; <UNDEFINED> instruction: 0xf7ec681c
   1590c:	stmdacs	r0, {r1, r5, r6, r8, r9, sl, fp, sp, lr, pc}
   15910:	addlt	sp, r3, #221	; 0xdd
   15914:	vmax.s8	d16, d8, d20
   15918:	addsmi	r0, r3, #1610612736	; 0x60000000
   1591c:	rscsmi	pc, lr, r4
   15920:	andeq	lr, r3, r0, asr #20
   15924:	sbfx	sp, r3, #1, #10
   15928:			; <UNDEFINED> instruction: 0xf8594b19
   1592c:	ldmdavs	lr, {r0, r1, ip, sp}
   15930:	svc	0x004ef7ec
   15934:	addle	r2, r9, r0, lsl #16
   15938:	addlt	r0, r0, #56623104	; 0x3600000
   1593c:	ldrbtmi	pc, [lr], r6	; <UNPREDICTABLE>
   15940:			; <UNDEFINED> instruction: 0xe7844330
   15944:	ldc	7, cr15, [ip, #944]!	; 0x3b0
   15948:			; <UNDEFINED> instruction: 0xf44f4b12
   1594c:	ldmdbmi	r2, {r7, r9, ip, sp, lr}
   15950:	ldrbtmi	r4, [fp], #-2066	; 0xfffff7ee
   15954:	tstcc	r4, #2030043136	; 0x79000000
   15958:			; <UNDEFINED> instruction: 0xf7f84478
   1595c:	blmi	454e08 <__assert_fail@plt+0x452274>
   15960:	ldmdbmi	r0, {r2, r4, r5, r6, r7, r9, sp}
   15964:	ldrbtmi	r4, [fp], #-2064	; 0xfffff7f0
   15968:	tstcc	r4, #2030043136	; 0x79000000
   1596c:			; <UNDEFINED> instruction: 0xf7f84478
   15970:	svclt	0x0000fd1f
   15974:			; <UNDEFINED> instruction: 0x000194b4
   15978:	andeq	r0, r0, r0, lsl #6
   1597c:	andeq	r9, r1, r4, lsr #9
   15980:	andeq	r9, r1, r4, asr #8
   15984:	ldrdeq	r7, [r0], -ip
   15988:	andeq	r7, r0, r6, lsl #26
   1598c:	andeq	r7, r0, r2, lsr sp
   15990:	andeq	r0, r0, r4, lsr #6
   15994:	andeq	r7, r0, lr, lsr #28
   15998:	andeq	r7, r0, r8, asr ip
   1599c:	andeq	r7, r0, ip, ror #24
   159a0:	andeq	r7, r0, sl, lsl lr
   159a4:	andeq	r7, r0, r4, asr #24
   159a8:	muleq	r0, ip, ip
   159ac:	svcmi	0x00f0e92d
   159b0:			; <UNDEFINED> instruction: 0xf8df4605
   159b4:	strdlt	r8, [r3], r0
   159b8:	ldrbtmi	r4, [r8], #1550	; 0x60e
   159bc:	rsble	r2, r7, r0, lsl #18
   159c0:	ldrdge	pc, [r4, #143]!	; 0x8f
   159c4:	stmdbeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   159c8:	ldmdavs	r0!, {r1, r3, r4, r5, r6, r7, sl, lr}
   159cc:	svc	0x008af7ec
   159d0:	strmi	r1, [r4], -r3, asr #24
   159d4:	stmdacs	sl, {r3, r5, ip, lr, pc}
   159d8:	ldmib	r5, {r0, r4, r5, ip, lr, pc}^
   159dc:	cdpne	0, 4, cr3, cr2, cr4, {0}
   159e0:	svclt	0x00384293
   159e4:	tstle	r6, #2867200	; 0x2bc000
   159e8:	cmnlt	r9, #6881280	; 0x690000
   159ec:	blvc	fe052df4 <__assert_fail@plt+0xfe050260>
   159f0:			; <UNDEFINED> instruction: 0xf7ec4658
   159f4:	strmi	lr, [r7], -r0, ror #24
   159f8:			; <UNDEFINED> instruction: 0xf0002800
   159fc:	stmibvs	r9!, {r0, r2, r4, r5, r7, pc}
   15a00:	tstls	r1, sl, lsr #18
   15a04:	ldc	7, cr15, [sl, #-944]	; 0xfffffc50
   15a08:	strmi	r9, [r8], -r1, lsl #18
   15a0c:	ldc	7, cr15, [r2, #-944]!	; 0xfffffc50
   15a10:	stmib	r5, {r0, r1, r3, r5, r8, fp, sp, lr}^
   15a14:	mrrcne	7, 0, fp, sl, cr5
   15a18:	ldrbtpl	r6, [ip], #298	; 0x12a
   15a1c:			; <UNDEFINED> instruction: 0xf7ec6830
   15a20:	mcrrne	15, 6, lr, r3, cr2
   15a24:	bicsle	r4, r6, r4, lsl #12
   15a28:			; <UNDEFINED> instruction: 0xf7ec6830
   15a2c:	orrslt	lr, r8, r8, asr #27
   15a30:			; <UNDEFINED> instruction: 0xf04379b3
   15a34:			; <UNDEFINED> instruction: 0x71b30380
   15a38:	pop	{r0, r1, ip, sp, pc}
   15a3c:	strdcs	r8, [r0, -r0]
   15a40:			; <UNDEFINED> instruction: 0xf7ff4628
   15a44:			; <UNDEFINED> instruction: 0xe7c0ffb3
   15a48:			; <UNDEFINED> instruction: 0xf7ff4628
   15a4c:	stmibvs	pc!, {r0, r1, r2, r3, r5, r7, r8, r9, sl, fp, ip, sp, lr, pc}	; <UNPREDICTABLE>
   15a50:			; <UNDEFINED> instruction: 0xf8c5692b
   15a54:	ldrb	r9, [lr, ip]
   15a58:			; <UNDEFINED> instruction: 0xf7ec6830
   15a5c:	stmdacs	r0, {r1, r3, r6, r8, sl, fp, sp, lr, pc}
   15a60:	blmi	14c9e10 <__assert_fail@plt+0x14c727c>
   15a64:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
   15a68:			; <UNDEFINED> instruction: 0xf7ec681c
   15a6c:			; <UNDEFINED> instruction: 0xb120eeb2
   15a70:	addlt	r0, r0, #36, 12	; 0x2400000
   15a74:	ldrbtmi	pc, [lr], #4	; <UNPREDICTABLE>
   15a78:	stmdavs	r9!, {r5, r8, r9, lr}
   15a7c:			; <UNDEFINED> instruction: 0xf7ec9101
   15a80:	stmdbls	r1, {r2, r3, r6, r7, r8, r9, sl, fp, sp, lr, pc}
   15a84:	stmdami	sl, {r1, r9, sl, lr}^
   15a88:			; <UNDEFINED> instruction: 0xf7f84478
   15a8c:	strb	pc, [pc, r3, lsl #22]	; <UNPREDICTABLE>
   15a90:	blcs	2fea4 <__assert_fail@plt+0x2d310>
   15a94:	stmibvs	r2, {r0, r2, r4, r5, ip, lr, pc}
   15a98:	ldrbpl	r2, [r6], #303	; 0x12f
   15a9c:	tstvs	r6, r4, lsl #16
   15aa0:			; <UNDEFINED> instruction: 0xf7ec4620
   15aa4:	addmi	lr, r4, #536	; 0x218
   15aa8:	stmdacs	r0, {r3, r4, r8, r9, sl, fp, ip, sp, pc}
   15aac:			; <UNDEFINED> instruction: 0xf8d5d144
   15ab0:	stmibvs	lr!, {r2, pc}
   15ab4:	svceq	0x0000f1b8
   15ab8:	ldmdbmi	lr!, {r3, r5, ip, lr, pc}
   15abc:	ldrtmi	r2, [r0], -r9, lsl #4
   15ac0:			; <UNDEFINED> instruction: 0xf7ed4479
   15ac4:	strmi	lr, [r7], -r8, lsr #16
   15ac8:	ldmiblt	r8!, {r0, ip, pc}^
   15acc:	blcc	10744a0 <__assert_fail@plt+0x107190c>
   15ad0:	ldmdale	fp, {r0, r3, r4, r8, r9, fp, sp}
   15ad4:	streq	pc, [r9], #-262	; 0xfffffefa
   15ad8:	strtmi	r2, [r0], -r0, lsr #2
   15adc:	cdp	7, 6, cr15, cr10, cr12, {7}
   15ae0:	stmdacs	r0, {r0, ip, pc}
   15ae4:			; <UNDEFINED> instruction: 0x4606d035
   15ae8:	blvc	93b08 <__assert_fail@plt+0x90f74>
   15aec:			; <UNDEFINED> instruction: 0xf7f44630
   15af0:	stmibvs	ip!, {r0, r1, r2, r3, r4, r5, r6, r8, r9, fp, ip, sp, lr, pc}
   15af4:	ldrdhi	pc, [r4], -r5
   15af8:	stmiavs	r8!, {r0, r3, sl, ip, sp}
   15afc:			; <UNDEFINED> instruction: 0x46214632
   15b00:	movwcs	r4, #1984	; 0x7c0
   15b04:	andlt	r6, r3, fp, ror #1
   15b08:	svchi	0x00f0e8bd
   15b0c:	stmiblt	r3, {r0, r1, r3, r5, r6, r7, fp, sp, lr}^
   15b10:			; <UNDEFINED> instruction: 0xf7ec4620
   15b14:			; <UNDEFINED> instruction: 0x4621ee3e
   15b18:	strmi	r4, [r2], -r7, lsl #12
   15b1c:			; <UNDEFINED> instruction: 0xf7ec4630
   15b20:	ldmdblt	r8!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, fp, sp, lr, pc}
   15b24:			; <UNDEFINED> instruction: 0xf7ec4630
   15b28:	addmi	lr, r7, #52, 28	; 0x340
   15b2c:	lfmpl	f5, 3, [r3, #8]!
   15b30:	andsle	r2, r3, sl, lsr fp
   15b34:	and	r2, r5, sl, lsr r2
   15b38:	blcs	33c4c <__assert_fail@plt+0x310b8>
   15b3c:	mcrrne	0, 11, sp, r4, cr7
   15b40:	eorcs	lr, fp, #47448064	; 0x2d40000
   15b44:			; <UNDEFINED> instruction: 0x4633481c
   15b48:	ldrbtmi	r4, [r8], #-1569	; 0xfffff9df
   15b4c:	blx	1c53b34 <__assert_fail@plt+0x1c50fa0>
   15b50:			; <UNDEFINED> instruction: 0x4630e7d7
   15b54:	cdp	7, 1, cr15, cr12, cr12, {7}
   15b58:	strb	r4, [lr, r6, lsl #8]
   15b5c:			; <UNDEFINED> instruction: 0x46314817
   15b60:			; <UNDEFINED> instruction: 0xf7f84478
   15b64:	strb	pc, [ip, r5, ror #20]	; <UNPREDICTABLE>
   15b68:			; <UNDEFINED> instruction: 0xf8584b10
   15b6c:	ldmdavs	pc, {r0, r1, ip, sp}	; <UNPREDICTABLE>
   15b70:	cdp	7, 2, cr15, cr14, cr12, {7}
   15b74:	ldrteq	fp, [pc], -r0, lsr #2
   15b78:			; <UNDEFINED> instruction: 0xf007b280
   15b7c:	teqmi	r8, #66584576	; 0x3f80000
   15b80:	svc	0x004af7ec
   15b84:	ldrbmi	r4, [r0], -r1, lsl #12
   15b88:	blx	fe153b70 <__assert_fail@plt+0xfe150fdc>
   15b8c:	ldrmi	r2, [r9], -r0, lsl #6
   15b90:	strtmi	r6, [r8], -fp, rrx
   15b94:			; <UNDEFINED> instruction: 0xff0af7ff
   15b98:	stmdbvs	fp!, {r0, r1, r2, r3, r5, r7, r8, fp, sp, lr}
   15b9c:	andls	pc, ip, r5, asr #17
   15ba0:	svclt	0x0000e739
   15ba4:	andeq	r9, r1, sl, lsl #6
   15ba8:	muleq	r0, r0, ip
   15bac:	andeq	r0, r0, r4, lsr #6
   15bb0:	andeq	r7, r0, ip, lsr #23
   15bb4:	strdeq	r4, [r0], -ip
   15bb8:	ldrdeq	r7, [r0], -lr
   15bbc:			; <UNDEFINED> instruction: 0x00002db8
   15bc0:	svcmi	0x00f0e92d
   15bc4:	stc	6, cr4, [sp, #-60]!	; 0xffffffc4
   15bc8:	strmi	r8, [r4], r4, lsl #22
   15bcc:			; <UNDEFINED> instruction: 0x5604f8df
   15bd0:	strcs	r4, [r0], #-1558	; 0xfffff9ea
   15bd4:	ldrbtmi	r2, [sp], #-544	; 0xfffffde0
   15bd8:	bvs	451400 <__assert_fail@plt+0x44e86c>
   15bdc:			; <UNDEFINED> instruction: 0xf8dfb0ab
   15be0:	ldmdbge	sl, {r3, r4, r5, r6, r7, r8, sl, sp, lr}
   15be4:	smlatbls	r7, r8, sl, r6
   15be8:	bvs	ffa66de8 <__assert_fail@plt+0xffa64254>
   15bec:	beq	1c52028 <__assert_fail@plt+0x1c4f494>
   15bf0:			; <UNDEFINED> instruction: 0xf10d9d07
   15bf4:	strls	r0, [r6, -r4, asr #22]
   15bf8:	bgt	fe451420 <__assert_fail@plt+0xfe44e88c>
   15bfc:	andeq	lr, r3, r5, lsl #17
   15c00:			; <UNDEFINED> instruction: 0xf8df461d
   15c04:			; <UNDEFINED> instruction: 0x462135d8
   15c08:	ldmpl	r3!, {r4, r6, r9, sl, lr}^
   15c0c:			; <UNDEFINED> instruction: 0x9329681b
   15c10:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   15c14:	mvnscc	pc, #79	; 0x4f
   15c18:	blls	e3a850 <__assert_fail@plt+0xe37cbc>
   15c1c:	strmi	lr, [sp], #-2509	; 0xfffff633
   15c20:	strmi	lr, [pc], #-2509	; 15c28 <__assert_fail@plt+0x13094>
   15c24:	bcc	451450 <__assert_fail@plt+0x44e8bc>
   15c28:	movwls	r9, #35641	; 0x8b39
   15c2c:	movwls	r9, #39738	; 0x9b3a
   15c30:	cdp	7, 2, cr15, cr0, cr12, {7}
   15c34:	vqshl.s8	d25, d1, d1
   15c38:	stmib	fp, {r3}^
   15c3c:	stmib	fp, {r0, sl, lr}^
   15c40:	stmib	fp, {r0, r1, sl, lr}^
   15c44:			; <UNDEFINED> instruction: 0xf7ec4405
   15c48:			; <UNDEFINED> instruction: 0xf8dfeb36
   15c4c:	ldrbtmi	r3, [fp], #-1428	; 0xfffffa6c
   15c50:	strmi	r9, [r7], -sl, lsl #6
   15c54:			; <UNDEFINED> instruction: 0xf0002800
   15c58:			; <UNDEFINED> instruction: 0xf50082a7
   15c5c:	vhsub.s8	d21, d17, d0
   15c60:	vmla.i8	d16, d1, d4
   15c64:	andsvs	r0, r7, r8
   15c68:	andmi	pc, r9, r7, asr #16
   15c6c:	bl	8d3c24 <__assert_fail@plt+0x8d1090>
   15c70:	stmdacs	r0, {r7, r9, sl, lr}
   15c74:	addhi	pc, sl, #0
   15c78:	addpl	pc, r0, #0, 10
   15c7c:	andeq	pc, r8, r1, asr #4
   15c80:	andhi	pc, r0, r2, asr #17
   15c84:	andmi	pc, r9, r8, asr #16
   15c88:	bl	553c40 <__assert_fail@plt+0x5510ac>
   15c8c:	stmdacs	r0, {r1, r2, r9, sl, lr}
   15c90:	rsbhi	pc, fp, #0
   15c94:			; <UNDEFINED> instruction: 0xf5009b08
   15c98:	vst1.32	{d21-d24}, [pc], r0
   15c9c:	stcl	0, cr7, [sp, #512]	; 0x200
   15ca0:	andsvs	r8, r6, r1, lsl sl
   15ca4:	blls	27a8f4 <__assert_fail@plt+0x277d60>
   15ca8:	andmi	pc, r9, r6, asr #16
   15cac:	tstls	r3, #22
   15cb0:	bl	53c68 <__assert_fail@plt+0x510d4>
   15cb4:	stmdacs	r0, {r0, r1, r2, r4, ip, pc}
   15cb8:	subshi	pc, r7, #0
   15cbc:	suble	r2, r8, r0, lsl #26
   15cc0:	stmdbge	lr, {r0, r1, r2, fp, ip, pc}
   15cc4:			; <UNDEFINED> instruction: 0xf0012201
   15cc8:	strmi	pc, [r4], -r3, lsr #23
   15ccc:			; <UNDEFINED> instruction: 0xf0402800
   15cd0:	bge	9363fc <__assert_fail@plt+0x933868>
   15cd4:	ldrdgt	pc, [r8], #-141	; 0xffffff73	; <UNPREDICTABLE>
   15cd8:			; <UNDEFINED> instruction: 0xf04f9208
   15cdc:			; <UNDEFINED> instruction: 0x461033ff
   15ce0:	strcs	pc, [r0, #-2271]	; 0xfffff721
   15ce4:	tstcs	r4, r9, lsl r3
   15ce8:	ldrbtmi	r4, [sl], #-1635	; 0xfffff99d
   15cec:	rsbgt	pc, r0, sp, asr #17
   15cf0:	cdp	7, 2, cr15, cr12, cr12, {7}
   15cf4:			; <UNDEFINED> instruction: 0xf8d39b06
   15cf8:			; <UNDEFINED> instruction: 0xf1b99000
   15cfc:			; <UNDEFINED> instruction: 0xf0000f00
   15d00:			; <UNDEFINED> instruction: 0xf8df8212
   15d04:	strtmi	r1, [r2], -r4, ror #9
   15d08:	bpl	fe451534 <__assert_fail@plt+0xfe44e9a0>
   15d0c:	ldrbtmi	r4, [r9], #-1612	; 0xfffff9b4
   15d10:	andslt	pc, ip, sp, asr #17
   15d14:	ssatmi	r4, #28, r9, lsl #13
   15d18:	ldrtmi	r4, [r7], -sp, lsl #12
   15d1c:	and	r4, r5, r6, lsl r6
   15d20:	svcmi	0x0004f859
   15d24:	stccs	6, cr3, [r0], {1}
   15d28:	bicshi	pc, r6, r0
   15d2c:	strtmi	r4, [r0], -r9, lsr #12
   15d30:	b	ffe53ce8 <__assert_fail@plt+0xffe51154>
   15d34:	mvnsle	r2, r0, lsl #16
   15d38:	strtmi	r4, [r1], fp, asr #12
   15d3c:	blls	2275b4 <__assert_fail@plt+0x224a20>
   15d40:	ldrtmi	r9, [lr], -fp, lsl #12
   15d44:	bpl	fe4515b0 <__assert_fail@plt+0xfe44ea1c>
   15d48:	eorvs	r4, r3, pc, asr r6
   15d4c:			; <UNDEFINED> instruction: 0xb01cf8dd
   15d50:	strtmi	lr, [r9], r3
   15d54:	mvnscc	pc, #79	; 0x4f
   15d58:	mrc	3, 0, r9, cr8, cr8, {0}
   15d5c:	tstlt	r3, r0, lsl sl
   15d60:	stmdbls	r6, {r0, r2, r3, r8, r9, fp, sp, pc}
   15d64:	movwls	r2, #4624	; 0x1210
   15d68:	andls	sl, r0, #12, 22	; 0x3000
   15d6c:	movwls	sl, #18968	; 0x4a18
   15d70:	vmov.32	sl, d8[0]
   15d74:	movwls	r0, #14992	; 0x3a90
   15d78:	movwls	sl, #11023	; 0x2b0f
   15d7c:			; <UNDEFINED> instruction: 0xf0012300
   15d80:	blls	6d4ac4 <__assert_fail@plt+0x6d1f30>
   15d84:			; <UNDEFINED> instruction: 0x46041c59
   15d88:	ldrmi	sp, [r8], -r2
   15d8c:	cdp	7, 13, cr15, cr12, cr12, {7}
   15d90:	svceq	0x0000f1b9
   15d94:	blls	1c9da8 <__assert_fail@plt+0x1c7214>
   15d98:			; <UNDEFINED> instruction: 0xf8439a0b
   15d9c:	stccs	0, cr9, [r0], {34}	; 0x22
   15da0:	orrhi	pc, pc, r0, asr #32
   15da4:			; <UNDEFINED> instruction: 0x3074f89d
   15da8:			; <UNDEFINED> instruction: 0xf0439a0d
   15dac:			; <UNDEFINED> instruction: 0xf88d0302
   15db0:	mrc	0, 0, r3, cr8, cr4, {3}
   15db4:	andsls	r3, ip, #16, 20	; 0x10000
   15db8:			; <UNDEFINED> instruction: 0xf0002b00
   15dbc:	bls	3f634c <__assert_fail@plt+0x3f37b8>
   15dc0:			; <UNDEFINED> instruction: 0x307cf89d
   15dc4:	stmdbls	lr, {r4, fp, ip, pc}
   15dc8:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
   15dcc:			; <UNDEFINED> instruction: 0xf88d921e
   15dd0:			; <UNDEFINED> instruction: 0xf89d307c
   15dd4:			; <UNDEFINED> instruction: 0xf89d2084
   15dd8:			; <UNDEFINED> instruction: 0xf042308c
   15ddc:	eorls	r0, r0, r1, lsl #4
   15de0:	movweq	pc, #8259	; 0x2043	; <UNPREDICTABLE>
   15de4:			; <UNDEFINED> instruction: 0xf88d9122
   15de8:			; <UNDEFINED> instruction: 0xf88d2084
   15dec:	stccs	0, cr3, [r0, #-560]	; 0xfffffdd0
   15df0:	mrshi	pc, (UNDEF: 64)	; <UNPREDICTABLE>
   15df4:	stmibeq	r0, {r0, r2, r3, r8, ip, sp, lr, pc}
   15df8:			; <UNDEFINED> instruction: 0x307ef99d
   15dfc:	ble	120a04 <__assert_fail@plt+0x11de70>
   15e00:	umullcc	pc, r6, sp, r9	; <UNPREDICTABLE>
   15e04:	vqdmlsl.s<illegal width 8>	q9, d0, d0
   15e08:			; <UNDEFINED> instruction: 0xf04f8098
   15e0c:	strdcs	r3, [r4, -pc]
   15e10:			; <UNDEFINED> instruction: 0xf7ec4650
   15e14:	mcrrne	12, 6, lr, r2, cr2
   15e18:	teqhi	sl, r0	; <UNPREDICTABLE>
   15e1c:			; <UNDEFINED> instruction: 0xf0002800
   15e20:			; <UNDEFINED> instruction: 0xf89d8086
   15e24:			; <UNDEFINED> instruction: 0x079b3075
   15e28:			; <UNDEFINED> instruction: 0xf89dd421
   15e2c:	ldreq	r3, [ip, sp, lsl #1]
   15e30:	cfstr32cs	mvfx13, [r0, #-64]	; 0xffffffc0
   15e34:	orrhi	pc, lr, r0
   15e38:	strtmi	r9, [r9], -r2, lsr #20
   15e3c:			; <UNDEFINED> instruction: 0xf7ff4630
   15e40:			; <UNDEFINED> instruction: 0x4604fcdf
   15e44:			; <UNDEFINED> instruction: 0xf0402800
   15e48:			; <UNDEFINED> instruction: 0x462880fe
   15e4c:	bl	fedd3e04 <__assert_fail@plt+0xfedd1270>
   15e50:	cmple	r3, r0, lsl #16
   15e54:			; <UNDEFINED> instruction: 0x307df89d
   15e58:	ldrtle	r0, [r0], #-2008	; 0xfffff828
   15e5c:	umullcc	pc, r5, sp, r8	; <UNPREDICTABLE>
   15e60:	strble	r0, [r9, #2009]	; 0x7d9
   15e64:	ldrbmi	r4, [r8], -r9, asr #12
   15e68:	stc2	7, cr15, [r0, #1020]!	; 0x3fc
   15e6c:	cdp	7, 1, cr14, cr8, cr4, {6}
   15e70:			; <UNDEFINED> instruction: 0x46381a10
   15e74:			; <UNDEFINED> instruction: 0xf7ff9a1c
   15e78:	strmi	pc, [r4], -r3, asr #25
   15e7c:			; <UNDEFINED> instruction: 0xf0402800
   15e80:	mrc	1, 0, r8, cr8, cr4, {1}
   15e84:			; <UNDEFINED> instruction: 0xf7ec0a10
   15e88:	stmdacs	r0, {r1, r3, r4, r7, r8, r9, fp, sp, lr, pc}
   15e8c:	ldmdbls	ip, {r0, r2, r3, r6, r7, ip, lr, pc}
   15e90:			; <UNDEFINED> instruction: 0xf7ff4638
   15e94:			; <UNDEFINED> instruction: 0xf248fc2b
   15e98:	addlt	r0, r2, #402653184	; 0x18000000
   15e9c:	addsmi	r4, sl, #4, 12	; 0x400000
   15ea0:	stmdacs	r0, {r1, r3, r5, r7, ip, lr, pc}
   15ea4:	cmphi	ip, r0, asr #32	; <UNPREDICTABLE>
   15ea8:			; <UNDEFINED> instruction: 0x3076f89d
   15eac:			; <UNDEFINED> instruction: 0xf043980d
   15eb0:			; <UNDEFINED> instruction: 0xf88d0380
   15eb4:			; <UNDEFINED> instruction: 0xf7ec3076
   15eb8:	strls	lr, [sp], #-3006	; 0xfffff442
   15ebc:	mrc	7, 0, lr, cr9, cr5, {5}
   15ec0:			; <UNDEFINED> instruction: 0x46402a10
   15ec4:			; <UNDEFINED> instruction: 0xf7ff991e
   15ec8:			; <UNDEFINED> instruction: 0x4604fc9b
   15ecc:			; <UNDEFINED> instruction: 0xf0402800
   15ed0:	ldmdals	lr, {r1, r2, r4, r8, pc}
   15ed4:	bl	1cd3e8c <__assert_fail@plt+0x1cd12f8>
   15ed8:	adcsle	r2, pc, r0, lsl #16
   15edc:	bne	451748 <__assert_fail@plt+0x44ebb4>
   15ee0:			; <UNDEFINED> instruction: 0xf7ff4640
   15ee4:	strmi	pc, [r4], -r3, lsl #24
   15ee8:			; <UNDEFINED> instruction: 0xf0402800
   15eec:			; <UNDEFINED> instruction: 0xf89d811f
   15ef0:			; <UNDEFINED> instruction: 0xf043307e
   15ef4:			; <UNDEFINED> instruction: 0xf88d0380
   15ef8:			; <UNDEFINED> instruction: 0xe7af307e
   15efc:	ldrtmi	r9, [r0], -r2, lsr #18
   15f00:	blx	ffd53f06 <__assert_fail@plt+0xffd51372>
   15f04:	movweq	pc, #25160	; 0x6248	; <UNPREDICTABLE>
   15f08:	strmi	fp, [r4], -r2, lsl #5
   15f0c:			; <UNDEFINED> instruction: 0xf43f429a
   15f10:	stmdacs	r0, {r0, r1, r4, r5, r6, r8, r9, sl, fp, sp, pc}
   15f14:	rscshi	pc, sp, r0, asr #32
   15f18:	umullcc	pc, lr, sp, r8	; <UNPREDICTABLE>
   15f1c:			; <UNDEFINED> instruction: 0xf043980e
   15f20:			; <UNDEFINED> instruction: 0xf88d0380
   15f24:			; <UNDEFINED> instruction: 0xf7ec308e
   15f28:	strls	lr, [lr], #-2950	; 0xfffff47a
   15f2c:	stmiami	pc!, {r1, r4, r7, r8, r9, sl, sp, lr, pc}	; <UNPREDICTABLE>
   15f30:	bne	fe451798 <__assert_fail@plt+0xfe44ec04>
   15f34:			; <UNDEFINED> instruction: 0xf7f84478
   15f38:	tstcs	r0, r5, asr #18	; <UNPREDICTABLE>
   15f3c:			; <UNDEFINED> instruction: 0xf7ff4658
   15f40:	stmdals	sp, {r0, r2, r4, r5, r8, sl, fp, ip, sp, lr, pc}
   15f44:	bl	1dd3efc <__assert_fail@plt+0x1dd1368>
   15f48:	strcs	r9, [r0], #-2062	; 0xfffff7f2
   15f4c:			; <UNDEFINED> instruction: 0xf7ec940d
   15f50:	stmdals	pc, {r1, r4, r5, r6, r8, r9, fp, sp, lr, pc}	; <UNPREDICTABLE>
   15f54:			; <UNDEFINED> instruction: 0xf7ec940e
   15f58:	ldmdals	r0, {r1, r2, r3, r5, r6, r8, r9, fp, sp, lr, pc}
   15f5c:			; <UNDEFINED> instruction: 0xf7ec940f
   15f60:	strtmi	lr, [r3], -sl, ror #22
   15f64:	beq	fe4517cc <__assert_fail@plt+0xfe44ec38>
   15f68:	andcs	r9, r1, #12, 18	; 0x30000
   15f6c:			; <UNDEFINED> instruction: 0xf0019410
   15f70:			; <UNDEFINED> instruction: 0xf04ffbcd
   15f74:	movwls	r3, #50175	; 0xc3ff
   15f78:	stccs	6, cr4, [r0], {4}
   15f7c:	stmdals	sp, {r2, r3, r5, r6, r8, ip, lr, pc}
   15f80:	bl	1653f38 <__assert_fail@plt+0x16513a4>
   15f84:			; <UNDEFINED> instruction: 0xf7ec980e
   15f88:	stmdals	pc, {r1, r2, r4, r6, r8, r9, fp, sp, lr, pc}	; <UNPREDICTABLE>
   15f8c:	bl	14d3f44 <__assert_fail@plt+0x14d13b0>
   15f90:			; <UNDEFINED> instruction: 0xf7ec9810
   15f94:	stmdals	ip, {r4, r6, r8, r9, fp, sp, lr, pc}
   15f98:	andle	r1, r7, r3, asr #24
   15f9c:	movwcs	r4, #1537	; 0x601
   15fa0:	beq	fe451808 <__assert_fail@plt+0xfe44ec74>
   15fa4:			; <UNDEFINED> instruction: 0xf0012201
   15fa8:	stmdals	ip, {r0, r4, r5, r7, r8, r9, fp, ip, sp, lr, pc}
   15fac:	stc2	0, cr15, [sl, #4]
   15fb0:	vst4.16	{d27,d29,d31,d33}, [pc :128]
   15fb4:	ldrtmi	r5, [r8], -r0, lsl #3
   15fb8:	blx	253fa0 <__assert_fail@plt+0x25140c>
   15fbc:	orrpl	pc, r0, #29360128	; 0x1c00000
   15fc0:	andeq	pc, r4, #268435460	; 0x10000004
   15fc4:	andsvs	r2, r9, r0, lsl #2
   15fc8:	mvnscc	pc, #79	; 0x4f
   15fcc:			; <UNDEFINED> instruction: 0x463850bb
   15fd0:	b	1453f88 <__assert_fail@plt+0x14513f4>
   15fd4:	svceq	0x0000f1b8
   15fd8:	vst4.8	{d29-d32}, [pc], lr
   15fdc:	strbmi	r5, [r0], -r0, lsl #3
   15fe0:			; <UNDEFINED> instruction: 0xf9f4f7f8
   15fe4:	orrpl	pc, r0, #8, 10	; 0x2000000
   15fe8:	andeq	pc, r4, #268435460	; 0x10000004
   15fec:	andsvs	r2, r9, r0, lsl #2
   15ff0:	mvnscc	pc, #79	; 0x4f
   15ff4:	andcc	pc, r2, r8, asr #16
   15ff8:			; <UNDEFINED> instruction: 0xf7ec4640
   15ffc:	cmnlt	lr, ip, lsr sl
   16000:	orrpl	pc, r0, pc, asr #8
   16004:			; <UNDEFINED> instruction: 0xf7f84630
   16008:			; <UNDEFINED> instruction: 0xf506f9e1
   1600c:	vcgt.s8	d21, d17, d0
   16010:	tstcs	r0, r4, lsl #4
   16014:			; <UNDEFINED> instruction: 0xf04f6019
   16018:	ldrshtpl	r3, [r3], pc
   1601c:			; <UNDEFINED> instruction: 0xf7ec4630
   16020:	ldmdals	r7, {r1, r3, r5, r9, fp, sp, lr, pc}
   16024:	b	9d3fdc <__assert_fail@plt+0x9d1448>
   16028:	blmi	1b289f4 <__assert_fail@plt+0x1b25e60>
   1602c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   16030:	blls	a700a0 <__assert_fail@plt+0xa6d50c>
   16034:			; <UNDEFINED> instruction: 0xf040405a
   16038:	strtmi	r8, [r0], -r6, asr #1
   1603c:	ldc	0, cr11, [sp], #172	; 0xac
   16040:	pop	{r2, r8, r9, fp, pc}
   16044:			; <UNDEFINED> instruction: 0xf7ec8ff0
   16048:	cdp	12, 1, cr14, cr8, cr8, {7}
   1604c:			; <UNDEFINED> instruction: 0x46021a90
   16050:	ldrbtmi	r4, [r8], #-2152	; 0xfffff798
   16054:			; <UNDEFINED> instruction: 0xf81ef7f8
   16058:	mcrrne	8, 0, r9, r2, cr12
   1605c:			; <UNDEFINED> instruction: 0xf001d08f
   16060:			; <UNDEFINED> instruction: 0xe78cfdd5
   16064:	ldcl	7, cr15, [r8], {236}	; 0xec
   16068:	stmdami	r3!, {r0, r9, sl, lr}^
   1606c:			; <UNDEFINED> instruction: 0xf7f84478
   16070:			; <UNDEFINED> instruction: 0xe7f1f811
   16074:	umullcc	pc, lr, sp, r8	; <UNPREDICTABLE>
   16078:	orreq	pc, r0, #67	; 0x43
   1607c:	addcc	pc, lr, sp, lsl #17
   16080:			; <UNDEFINED> instruction: 0xf89de6b8
   16084:			; <UNDEFINED> instruction: 0xf0433076
   16088:			; <UNDEFINED> instruction: 0xf88d0380
   1608c:			; <UNDEFINED> instruction: 0xe6963076
   16090:	blmi	16bc8c0 <__assert_fail@plt+0x16b9d2c>
   16094:	ldmdavs	sp, {r0, r1, r4, r6, r7, fp, ip, lr}
   16098:	bl	fe6d4050 <__assert_fail@plt+0xfe6d14bc>
   1609c:			; <UNDEFINED> instruction: 0xb1284604
   160a0:	addlt	r0, r0, #45088768	; 0x2b00000
   160a4:	mvnsmi	pc, #3
   160a8:	streq	lr, [r0], #-2627	; 0xfffff5bd
   160ac:			; <UNDEFINED> instruction: 0xf7ec4620
   160b0:	mrc	12, 0, lr, cr8, cr4, {5}
   160b4:			; <UNDEFINED> instruction: 0x46021a90
   160b8:	ldrbtmi	r4, [r8], #-2129	; 0xfffff7af
   160bc:			; <UNDEFINED> instruction: 0xffeaf7f7
   160c0:			; <UNDEFINED> instruction: 0x4620e75b
   160c4:	stc	7, cr15, [r8], #944	; 0x3b0
   160c8:	bne	fe451930 <__assert_fail@plt+0xfe44ed9c>
   160cc:	stmdami	sp, {r1, r9, sl, lr}^
   160d0:			; <UNDEFINED> instruction: 0xf7f74478
   160d4:	sbfx	pc, pc, #31, #32
   160d8:	strtmi	r9, [r1], fp, lsl #12
   160dc:	mrc	6, 0, r4, cr9, cr14, {1}
   160e0:			; <UNDEFINED> instruction: 0x465f5a90
   160e4:			; <UNDEFINED> instruction: 0xb01cf8dd
   160e8:			; <UNDEFINED> instruction: 0xf7ece637
   160ec:	mrc	12, 0, lr, cr8, cr6, {4}
   160f0:			; <UNDEFINED> instruction: 0x46021a90
   160f4:	ldrbtmi	r4, [r8], #-2116	; 0xfffff7bc
   160f8:			; <UNDEFINED> instruction: 0xffccf7f7
   160fc:			; <UNDEFINED> instruction: 0xf7ece7ac
   16100:	cdp	12, 1, cr14, cr8, cr12, {4}
   16104:			; <UNDEFINED> instruction: 0x46021a90
   16108:	ldrbtmi	r4, [r8], #-2112	; 0xfffff7c0
   1610c:			; <UNDEFINED> instruction: 0xffc2f7f7
   16110:			; <UNDEFINED> instruction: 0xf7ece7a2
   16114:	cdp	12, 1, cr14, cr8, cr2, {4}
   16118:			; <UNDEFINED> instruction: 0x46021a90
   1611c:	ldrbtmi	r4, [r8], #-2108	; 0xfffff7c4
   16120:			; <UNDEFINED> instruction: 0xffb8f7f7
   16124:			; <UNDEFINED> instruction: 0xf8cde798
   16128:	ldr	r9, [r6], -ip, lsr #32
   1612c:	ldcl	7, cr15, [r4], #-944	; 0xfffffc50
   16130:	bne	fe451998 <__assert_fail@plt+0xfe44ee04>
   16134:	ldmdami	r7!, {r1, r9, sl, lr}
   16138:			; <UNDEFINED> instruction: 0xf7f74478
   1613c:	str	pc, [fp, fp, lsr #31]
   16140:	stcl	7, cr15, [sl], #-944	; 0xfffffc50
   16144:	bne	fe4519ac <__assert_fail@plt+0xfe44ee18>
   16148:	ldmdami	r3!, {r1, r9, sl, lr}
   1614c:			; <UNDEFINED> instruction: 0xf7f74478
   16150:	str	pc, [r1, r1, lsr #31]
   16154:			; <UNDEFINED> instruction: 0xf44f4b31
   16158:	ldmdbmi	r1!, {r0, r1, r2, r3, r5, r6, r7, r9, ip, sp, lr}
   1615c:	ldrbtmi	r4, [fp], #-2097	; 0xfffff7cf
   16160:	teqcc	r0, #2030043136	; 0x79000000
   16164:			; <UNDEFINED> instruction: 0xf7f84478
   16168:	bls	2d45fc <__assert_fail@plt+0x2d1a68>
   1616c:	ldmpl	r3, {r0, r1, r5, r8, r9, fp, lr}^
   16170:			; <UNDEFINED> instruction: 0xf7ec681d
   16174:	strmi	lr, [r4], -lr, lsr #22
   16178:			; <UNDEFINED> instruction: 0xf43f2800
   1617c:	strteq	sl, [fp], -r0, lsl #30
   16180:			; <UNDEFINED> instruction: 0xf003b280
   16184:	b	10e7184 <__assert_fail@plt+0x10e45f0>
   16188:	ldrbt	r0, [r6], r0, lsl #8
   1618c:	bls	2a8e00 <__assert_fail@plt+0x2a626c>
   16190:	ldmdavs	ip, {r0, r1, r4, r6, r7, fp, ip, lr}
   16194:	bl	75414c <__assert_fail@plt+0x7515b8>
   16198:			; <UNDEFINED> instruction: 0x0624b1b8
   1619c:			; <UNDEFINED> instruction: 0xf004b280
   161a0:			; <UNDEFINED> instruction: 0x464644fe
   161a4:	strbt	r4, [r8], r4, lsl #6
   161a8:	bls	2a8e00 <__assert_fail@plt+0x2a626c>
   161ac:	ldmdavs	ip, {r0, r1, r4, r6, r7, fp, ip, lr}
   161b0:	bl	3d4168 <__assert_fail@plt+0x3d15d4>
   161b4:	strteq	fp, [r4], -r8, asr #2
   161b8:			; <UNDEFINED> instruction: 0xf004b280
   161bc:			; <UNDEFINED> instruction: 0x463e44fe
   161c0:	ldrtmi	r4, [r8], r4, lsl #6
   161c4:			; <UNDEFINED> instruction: 0xf7ece6d9
   161c8:			; <UNDEFINED> instruction: 0x2600e97c
   161cc:			; <UNDEFINED> instruction: 0x463446b0
   161d0:	svclt	0x0000e6d5
   161d4:	andeq	r7, r0, sl, lsr #23
   161d8:	ldrdeq	r9, [r1], -ip
   161dc:	andeq	r0, r0, r0, lsl #6
   161e0:	andeq	r9, r1, r6, ror r0
   161e4:	andeq	r7, r0, sl, asr #19
   161e8:	muleq	r0, r6, r5
   161ec:			; <UNDEFINED> instruction: 0x000077b8
   161f0:	muleq	r1, r8, ip
   161f4:	andeq	r7, r0, r2, asr #13
   161f8:	andeq	r7, r0, r8, lsl r6
   161fc:	andeq	r0, r0, r4, lsr #6
   16200:	andeq	r7, r0, sl, lsl r6
   16204:	andeq	r7, r0, ip, ror #11
   16208:	andeq	r7, r0, lr, lsl r6
   1620c:	andeq	r7, r0, r2, lsr r6
   16210:	strdeq	r7, [r0], -r6
   16214:	andeq	r7, r0, r4, lsl #12
   16218:	andeq	r7, r0, r8, asr #11
   1621c:	andeq	r7, r0, r2, lsr #12
   16220:	andeq	r7, r0, ip, asr #8
   16224:	ldrdeq	r7, [r0], -r0
   16228:	ldrbmi	lr, [r0, sp, lsr #18]!
   1622c:	bmi	1a27a84 <__assert_fail@plt+0x1a24ef0>
   16230:	blmi	1a27ab4 <__assert_fail@plt+0x1a24f20>
   16234:	ldrbtmi	fp, [sl], #-134	; 0xffffff7a
   16238:			; <UNDEFINED> instruction: 0xa19cf8df
   1623c:	ldrsbtls	pc, [r8], -sp	; <UNPREDICTABLE>
   16240:	ldmpl	r3, {r0, r2, r9, sl, lr}^
   16244:	ldrbtmi	r4, [sl], #1672	; 0x688
   16248:	movwls	r6, #22555	; 0x581b
   1624c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   16250:	eorsvs	r2, fp, r0, lsl #6
   16254:	svceq	0x0000f1b9
   16258:			; <UNDEFINED> instruction: 0xf8c9d001
   1625c:	orrslt	r3, r4, r0
   16260:	cdpmi	6, 5, cr4, cr14, cr0, {1}
   16264:	b	fe55421c <__assert_fail@plt+0xfe551688>
   16268:	ldrbtmi	r4, [lr], #-2909	; 0xfffff4a3
   1626c:	movwls	r4, #9339	; 0x247b
   16270:	stmib	sp, {r8, r9, sp}^
   16274:	strmi	r3, [r2], -r0, lsl #12
   16278:	ldrmi	r4, [r1], -r0, lsr #12
   1627c:	ldcl	7, cr15, [lr], #-944	; 0xfffffc50
   16280:	stmdacs	r0, {r2, r9, sl, lr}
   16284:	ldmdbmi	r7, {r0, r1, r2, r3, r5, r6, ip, lr, pc}^
   16288:	ldrbtmi	r2, [r9], #-0
   1628c:	b	fe9d4244 <__assert_fail@plt+0xfe9d16b0>
   16290:	stmdacs	r0, {r1, r2, r9, sl, lr}
   16294:	movwcs	sp, #70	; 0x46
   16298:	strbmi	r9, [r1], -r0
   1629c:	strtmi	r4, [r2], -r8, lsr #12
   162a0:	movwcc	lr, #6605	; 0x19cd
   162a4:	stc2	7, cr15, [ip], {255}	; 0xff
   162a8:	lslslt	r4, r5, #12
   162ac:			; <UNDEFINED> instruction: 0xf7ec4620
   162b0:	ldrtmi	lr, [r0], -r2, asr #19
   162b4:	ldmib	lr!, {r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   162b8:			; <UNDEFINED> instruction: 0xf7ec6838
   162bc:	movwcs	lr, #2268	; 0x8dc
   162c0:	bmi	126e3b4 <__assert_fail@plt+0x126b820>
   162c4:	ldrbtmi	r4, [sl], #-2883	; 0xfffff4bd
   162c8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   162cc:	subsmi	r9, sl, r5, lsl #22
   162d0:			; <UNDEFINED> instruction: 0x4628d175
   162d4:	pop	{r1, r2, ip, sp, pc}
   162d8:			; <UNDEFINED> instruction: 0x463087f0
   162dc:	stmdb	r2!, {r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   162e0:	strtmi	r4, [r9], -sl, lsr #12
   162e4:	ldrtmi	r4, [r0], -r0, lsl #13
   162e8:	bl	fe1542a0 <__assert_fail@plt+0xfe15170c>
   162ec:	stmdacs	r0, {r0, r2, r9, sl, lr}
   162f0:			; <UNDEFINED> instruction: 0xf108d1dc
   162f4:			; <UNDEFINED> instruction: 0xf7eb0001
   162f8:	ldrsbtvs	lr, [r8], -lr
   162fc:	suble	r2, ip, r0, lsl #16
   16300:	svceq	0x0000f1b8
   16304:	movwcs	sp, #317	; 0x13d
   16308:	andcc	pc, r8, r0, lsl #16
   1630c:	svceq	0x0000f1b9
   16310:			; <UNDEFINED> instruction: 0xf8c9d001
   16314:	strtmi	r8, [r0], -r0
   16318:	stmib	ip, {r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1631c:			; <UNDEFINED> instruction: 0xf7ec4630
   16320:	strb	lr, [lr, sl, lsl #19]
   16324:			; <UNDEFINED> instruction: 0xf85a4b31
   16328:			; <UNDEFINED> instruction: 0xf8d33003
   1632c:			; <UNDEFINED> instruction: 0xf7ec8000
   16330:			; <UNDEFINED> instruction: 0x4605ea50
   16334:			; <UNDEFINED> instruction: 0x4620b930
   16338:	ldmdb	ip!, {r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1633c:			; <UNDEFINED> instruction: 0xf7ec4628
   16340:			; <UNDEFINED> instruction: 0xe7bee97a
   16344:	stmdavs	r8, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}
   16348:			; <UNDEFINED> instruction: 0xf008b280
   1634c:	b	122874c <__assert_fail@plt+0x1225bb8>
   16350:	strtmi	r0, [r0], -r0, lsl #10
   16354:	stmdb	lr!, {r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   16358:			; <UNDEFINED> instruction: 0xf7ec4630
   1635c:	vstrcs.16	s28, [r0, #-216]	; 0xffffff28	; <UNPREDICTABLE>
   16360:	strcs	sp, [r0, #-426]	; 0xfffffe56
   16364:	blmi	890220 <__assert_fail@plt+0x88d68c>
   16368:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
   1636c:			; <UNDEFINED> instruction: 0xf7ec681d
   16370:	stmdacs	r0, {r4, r5, r9, fp, sp, lr, pc}
   16374:			; <UNDEFINED> instruction: 0x062dd0f5
   16378:			; <UNDEFINED> instruction: 0xf005b280
   1637c:	movwmi	r4, #22014	; 0x55fe
   16380:			; <UNDEFINED> instruction: 0x4601e79f
   16384:	strbmi	sl, [r2], -r4, lsl #22
   16388:			; <UNDEFINED> instruction: 0xf7ec4630
   1638c:	stmdblt	r0!, {r1, r2, r5, r6, fp, sp, lr, pc}
   16390:	strbmi	r9, [r3, #-2820]	; 0xfffff4fc
   16394:	ldmdavs	r8!, {r0, r2, r4, r8, ip, lr, pc}
   16398:	blmi	550274 <__assert_fail@plt+0x54d6e0>
   1639c:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
   163a0:	ldrdhi	pc, [r0], -r3
   163a4:	b	55435c <__assert_fail@plt+0x5517c8>
   163a8:	stmdacs	r0, {r0, r2, r9, sl, lr}
   163ac:	b	140a680 <__assert_fail@plt+0x1407aec>
   163b0:	addlt	r6, r0, #8, 6	; 0x20000000
   163b4:	mvnsmi	pc, #3
   163b8:	streq	lr, [r0, #-2627]	; 0xfffff5bd
   163bc:			; <UNDEFINED> instruction: 0xf7ece7c9
   163c0:	stmdbmi	fp, {r7, fp, sp, lr, pc}
   163c4:	ldrbtmi	r4, [r9], #-2059	; 0xfffff7f5
   163c8:	hvccc	33864	; 0x8448
   163cc:	mrc2	7, 4, pc, cr14, cr7, {7}
   163d0:	andeq	r8, r1, lr, lsl #21
   163d4:	andeq	r0, r0, r0, lsl #6
   163d8:	andeq	r8, r1, lr, ror sl
   163dc:			; <UNDEFINED> instruction: 0xfffff47b
   163e0:	andeq	r2, r0, r4, lsl #30
   163e4:	strdeq	r3, [r0], -sl
   163e8:	strdeq	r8, [r1], -lr
   163ec:	andeq	r0, r0, r4, lsr #6
   163f0:			; <UNDEFINED> instruction: 0x000073ba
   163f4:	muleq	r0, r8, r3
   163f8:			; <UNDEFINED> instruction: 0x460db5f8
   163fc:	strmi	r7, [r4], -r3, lsl #16
   16400:	ldrmi	r6, [r6], -r9, lsl #16
   16404:	sbcslt	r3, fp, #9216	; 0x2400
   16408:	blcs	603074 <__assert_fail@plt+0x6004e0>
   1640c:	strtmi	sp, [r0], -ip, lsr #18
   16410:	ldmib	lr!, {r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   16414:	ldceq	0, cr15, [r3], {79}	; 0x4f
   16418:	sfmeq	f7, 1, [r0], {192}	; 0xc0
   1641c:	cdpne	8, 4, cr1, cr1, cr2, {1}
   16420:			; <UNDEFINED> instruction: 0xf812b190
   16424:	blcc	265830 <__assert_fail@plt+0x262c9c>
   16428:	blcs	602f9c <__assert_fail@plt+0x600408>
   1642c:			; <UNDEFINED> instruction: 0xf703fa2c
   16430:	movwcs	sp, #2308	; 0x904
   16434:	tstlt	r6, fp, lsr #32
   16438:	ldcllt	0, cr6, [r8, #208]!	; 0xd0
   1643c:	ldrble	r0, [r8, #2043]!	; 0x7fb
   16440:	cdpne	6, 4, cr4, cr1, cr8, {0}
   16444:	mvnle	r2, r0, lsl #16
   16448:	andcs	r4, r1, r0, lsl ip
   1644c:	ldrbtmi	r6, [ip], #-40	; 0xffffffd8
   16450:	blcs	61041c <__assert_fail@plt+0x60d888>
   16454:	andscs	sp, r3, #14352384	; 0xdb0000
   16458:	addeq	pc, r0, #192, 4
   1645c:	vpmax.u8	d15, d3, d18
   16460:	svclt	0x004807da
   16464:	ldrb	r3, [r2, r1, lsl #8]
   16468:	vorr.i32	d18, #3	; 0x00000003
   1646c:	blx	856a74 <__assert_fail@plt+0x853ee0>
   16470:	ldrbeq	pc, [pc, r3, lsl #6]	; <UNPREDICTABLE>
   16474:			; <UNDEFINED> instruction: 0xf814d5cb
   16478:	blcc	266084 <__assert_fail@plt+0x2634f0>
   1647c:	blcs	602ff0 <__assert_fail@plt+0x60045c>
   16480:	vpmax.s8	d15, d3, d17
   16484:	ldrbeq	sp, [r0, r3, asr #17]
   16488:			; <UNDEFINED> instruction: 0xe7c0d4f5
   1648c:	andeq	r2, r0, r2, lsl lr
   16490:			; <UNDEFINED> instruction: 0x4604b510
   16494:	ldmdb	ip!, {r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   16498:			; <UNDEFINED> instruction: 0xf0227822
   1649c:	bcc	1056d24 <__assert_fail@plt+0x1054190>
   164a0:			; <UNDEFINED> instruction: 0xf380fab0
   164a4:	ldmdbeq	fp, {r0, r9, sl, lr}^
   164a8:	svclt	0x00942a19
   164ac:			; <UNDEFINED> instruction: 0xf0434618
   164b0:	tstlt	r8, r1
   164b4:	ldclt	0, cr2, [r0, #-0]
   164b8:	stclpl	14, cr1, [r2], #300	; 0x12c
   164bc:	mvnsle	r2, sl, lsr sl
   164c0:	ldmdble	r1, {r0, r8, r9, fp, sp}
   164c4:	strtmi	r1, [r3], -r0, lsr #29
   164c8:			; <UNDEFINED> instruction: 0xf8134408
   164cc:			; <UNDEFINED> instruction: 0xf0211f01
   164d0:			; <UNDEFINED> instruction: 0xf1a10220
   164d4:	bcc	105759c <__assert_fail@plt+0x1054a08>
   164d8:	stmdble	r3, {r0, r3, r4, r9, fp, sp}
   164dc:	svclt	0x0018292d
   164e0:	stmiale	r7!, {r0, r3, sl, fp, sp}^
   164e4:			; <UNDEFINED> instruction: 0xd1f04298
   164e8:	ldclt	0, cr2, [r0, #-4]
   164ec:			; <UNDEFINED> instruction: 0x4604b570
   164f0:	strmi	r6, [sp], -r0, lsl #17
   164f4:	svc	0x00bef7eb
   164f8:	ldrtmi	r6, [r0], -r6, lsr #18
   164fc:	stmdblt	sp, {r1, r2, r3, r4, r6, r7, r8, ip, sp, pc}^
   16500:	svc	0x00b8f7eb
   16504:			; <UNDEFINED> instruction: 0xf7f468e0
   16508:			; <UNDEFINED> instruction: 0x4620fc13
   1650c:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
   16510:	svclt	0x00aef7eb
   16514:	ldmdb	ip!, {r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   16518:	ldrtmi	r4, [r0], -r1, lsl #12
   1651c:			; <UNDEFINED> instruction: 0xff56f7f7
   16520:			; <UNDEFINED> instruction: 0xf7eb6920
   16524:	stmiavs	r0!, {r3, r5, r7, r8, r9, sl, fp, sp, lr, pc}^
   16528:	stc2	7, cr15, [lr], {244}	; 0xf4
   1652c:	pop	{r5, r9, sl, lr}
   16530:			; <UNDEFINED> instruction: 0xf7eb4070
   16534:			; <UNDEFINED> instruction: 0xf7ebbf9d
   16538:	stccs	15, cr14, [r0, #-632]	; 0xfffffd88
   1653c:			; <UNDEFINED> instruction: 0xe7e1d1f3
   16540:	blmi	ea8e2c <__assert_fail@plt+0xea6298>
   16544:	push	{r1, r3, r4, r5, r6, sl, lr}
   16548:	strdlt	r4, [r4], r0
   1654c:	strcs	r6, [r0, -r4, lsl #16]
   16550:			; <UNDEFINED> instruction: 0x460658d3
   16554:	ldrsbge	pc, [r8], #143	; 0x8f	; <UNPREDICTABLE>
   16558:	ldmdavs	fp, {r0, r3, r7, r9, sl, lr}
   1655c:			; <UNDEFINED> instruction: 0xf04f9303
   16560:	strls	r0, [r1, -r0, lsl #6]
   16564:	cfstrscs	mvf4, [r0], {250}	; 0xfa
   16568:			; <UNDEFINED> instruction: 0xf10dd03f
   1656c:			; <UNDEFINED> instruction: 0xf1040804
   16570:	andcs	r0, r0, #8
   16574:			; <UNDEFINED> instruction: 0xf7ff4641
   16578:	stmdavs	r4!, {r0, r1, r2, r3, r4, r5, r8, r9, sl, fp, ip, sp, lr, pc}
   1657c:	cfstrscs	mvf4, [r0], {7}
   16580:			; <UNDEFINED> instruction: 0x3701d1f5
   16584:			; <UNDEFINED> instruction: 0xf7eb4638
   16588:			; <UNDEFINED> instruction: 0x4605ee96
   1658c:	andeq	pc, r0, r9, asr #17
   16590:	ldmdavs	r6!, {r3, r4, r5, r6, r8, r9, ip, sp, pc}
   16594:	movwls	r2, #4864	; 0x1300
   16598:			; <UNDEFINED> instruction: 0xf10db34e
   1659c:			; <UNDEFINED> instruction: 0xf10d0804
   165a0:			; <UNDEFINED> instruction: 0xf1060a08
   165a4:	ldrbmi	r0, [r2], -r8
   165a8:			; <UNDEFINED> instruction: 0xf7ff4641
   165ac:	stmdbls	r2, {r0, r2, r5, r8, r9, sl, fp, ip, sp, lr, pc}
   165b0:	strmi	r4, [r2], -r4, lsl #12
   165b4:	strtmi	r4, [r5], #-1576	; 0xfffff9d8
   165b8:	svc	0x0040f7eb
   165bc:	mcrcs	8, 0, r6, cr0, cr6, {1}
   165c0:			; <UNDEFINED> instruction: 0xf8d9d1ef
   165c4:	movwcs	r2, #0
   165c8:	blcc	945e4 <__assert_fail@plt+0x91a50>
   165cc:	adcsmi	r1, sp, #708608	; 0xad000
   165d0:	andcs	sp, r0, pc, lsl r1
   165d4:	blmi	568e38 <__assert_fail@plt+0x5662a4>
   165d8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   165dc:	blls	f064c <__assert_fail@plt+0xedab8>
   165e0:	tstle	r4, sl, asr r0
   165e4:	pop	{r2, ip, sp, pc}
   165e8:			; <UNDEFINED> instruction: 0x270187f0
   165ec:	strmi	lr, [r2], -sl, asr #15
   165f0:	blmi	49059c <__assert_fail@plt+0x48da08>
   165f4:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
   165f8:			; <UNDEFINED> instruction: 0xf7ec681c
   165fc:	stmdacs	r0, {r1, r3, r5, r6, r7, fp, sp, lr, pc}
   16600:	strteq	sp, [r4], -r7, ror #1
   16604:			; <UNDEFINED> instruction: 0xf004b283
   16608:	tstmi	r8, #254	; 0xfe
   1660c:			; <UNDEFINED> instruction: 0xf7ebe7e2
   16610:	blmi	2d2378 <__assert_fail@plt+0x2cf7e4>
   16614:	eorsne	pc, pc, #64, 4
   16618:	stmdami	sl, {r0, r3, r8, fp, lr}
   1661c:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   16620:			; <UNDEFINED> instruction: 0xf7ec4478
   16624:	svclt	0x0000eab8
   16628:	andeq	r8, r1, r0, lsl #15
   1662c:	andeq	r0, r0, r0, lsl #6
   16630:	andeq	r8, r1, r0, ror #14
   16634:	andeq	r8, r1, ip, ror #13
   16638:	andeq	r0, r0, r4, lsr #6
   1663c:	andeq	r7, r0, r4, lsl r2
   16640:			; <UNDEFINED> instruction: 0x000071ba
   16644:	ldrdeq	r7, [r0], -r4
   16648:	andcs	r2, r1, ip, lsl #2
   1664c:	ldmdblt	r8, {r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   16650:	tstcs	ip, r8, lsl #10
   16654:			; <UNDEFINED> instruction: 0xf7ec2001
   16658:	tstlt	r8, r6, lsl r9
   1665c:			; <UNDEFINED> instruction: 0xf0437a03
   16660:	andvc	r0, r3, #67108864	; 0x4000000
   16664:	svclt	0x0000bd08
   16668:	ldrlt	fp, [r8, #-392]!	; 0xfffffe78
   1666c:	stmdavs	r4, {r0, r2, r9, sl, lr}
   16670:	bvc	a82b88 <__assert_fail@plt+0xa7fff4>
   16674:	stmdavs	r4!, {r5, r9, sl, lr}^
   16678:	tsteq	r1, r1	; <UNPREDICTABLE>
   1667c:			; <UNDEFINED> instruction: 0xff36f7ff
   16680:	mvnsle	r2, r0, lsl #24
   16684:	pop	{r3, r5, r9, sl, lr}
   16688:			; <UNDEFINED> instruction: 0xf7eb4038
   1668c:			; <UNDEFINED> instruction: 0x4770bef1
   16690:	ldrbmi	r6, [r0, -r0, lsl #17]!
   16694:	stmdbvs	r5, {r3, r4, r5, r8, sl, ip, sp, pc}
   16698:	strtmi	fp, [r8], -sp, lsl #2
   1669c:			; <UNDEFINED> instruction: 0xf100bd38
   166a0:			; <UNDEFINED> instruction: 0x46040110
   166a4:			; <UNDEFINED> instruction: 0xf7ff300c
   166a8:	stmdacs	r0, {r0, r1, r3, r6, r8, r9, sl, fp, ip, sp, lr, pc}
   166ac:	stmdbvs	r5!, {r0, r2, r4, r5, r6, r7, r8, ip, lr, pc}
   166b0:	ldclt	6, cr4, [r8, #-160]!	; 0xffffff60
   166b4:	movwcs	lr, #2513	; 0x9d1
   166b8:	subsvs	fp, r3, r2, asr #2
   166bc:	cmplt	r3, fp, asr #16
   166c0:	bvc	ee730 <__assert_fail@plt+0xebb9c>
   166c4:			; <UNDEFINED> instruction: 0xf0034608
   166c8:	str	r0, [pc, -r1, lsl #2]
   166cc:	blcs	2e6e0 <__assert_fail@plt+0x2bb4c>
   166d0:	bvc	10aeb0 <__assert_fail@plt+0x10831c>
   166d4:	strmi	r6, [r8], -r2, asr #32
   166d8:	tsteq	r1, r3	; <UNPREDICTABLE>
   166dc:	svclt	0x0000e706
   166e0:	ldmdblt	r0, {fp, sp, lr}
   166e4:	stmdavs	r0, {r2, sp, lr, pc}^
   166e8:	stmvs	r3, {r4, r8, ip, sp, pc}
   166ec:	rscsle	r2, sl, r0, lsl #22
   166f0:	svclt	0x00004770
   166f4:	stmdavs	r4, {r3, r4, r5, r8, sl, ip, sp, pc}
   166f8:	strmi	fp, [sp], -ip, asr #2
   166fc:	strtmi	r6, [r9], -r0, lsr #17
   16700:			; <UNDEFINED> instruction: 0xf7f3b110
   16704:	tstlt	r8, fp, lsr #31	; <UNPREDICTABLE>
   16708:	stccs	8, cr6, [r0], {100}	; 0x64
   1670c:	strcs	sp, [r0], #-502	; 0xfffffe0a
   16710:	ldclt	6, cr4, [r8, #-128]!	; 0xffffff80
   16714:	mvnsmi	lr, #737280	; 0xb4000
   16718:	svcmi	0x00534699
   1671c:	movweq	lr, #39506	; 0x9a52
   16720:	ldrbtmi	fp, [pc], #-131	; 16728 <__assert_fail@plt+0x13b94>
   16724:	addhi	pc, r1, r0
   16728:	strmi	r4, [sp], -r0, lsl #13
   1672c:	cmplt	r1, r6, lsl r6
   16730:			; <UNDEFINED> instruction: 0xf7ff4608
   16734:	stmdacs	r0, {r0, r2, r3, r5, r7, r9, sl, fp, ip, sp, lr, pc}
   16738:			; <UNDEFINED> instruction: 0xf898d039
   1673c:	ldrbeq	r3, [fp, r8]
   16740:	tstcs	r4, r7, lsr #8
   16744:			; <UNDEFINED> instruction: 0xf7ec2001
   16748:			; <UNDEFINED> instruction: 0x4604e89e
   1674c:	rsbsle	r2, r7, r0, lsl #16
   16750:	ldrdvc	pc, [r0], -r8
   16754:	stmib	r0, {r0, r2, r7, sp, lr}^
   16758:	svccs	0x00009603
   1675c:	blls	2ca868 <__assert_fail@plt+0x2c7cd4>
   16760:	movweq	pc, #4099	; 0x1003	; <UNPREDICTABLE>
   16764:	svclt	0x00082d00
   16768:	blcs	1f374 <__assert_fail@plt+0x1c7e0>
   1676c:			; <UNDEFINED> instruction: 0xf8d8d03f
   16770:			; <UNDEFINED> instruction: 0xf8d99004
   16774:	cdpcs	0, 0, cr6, cr0, cr4, {0}
   16778:	rsbvs	sp, r6, ip, asr #32
   1677c:			; <UNDEFINED> instruction: 0xf8c42700
   16780:			; <UNDEFINED> instruction: 0xf8c99000
   16784:	stmdavs	r3!, {r2, lr}^
   16788:			; <UNDEFINED> instruction: 0x4638601c
   1678c:	pop	{r0, r1, ip, sp, pc}
   16790:	ldmdbmi	r6!, {r4, r5, r6, r7, r8, r9, pc}
   16794:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
   16798:			; <UNDEFINED> instruction: 0xf7f39101
   1679c:	stmdbls	r1, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, sp, lr, pc}
   167a0:	bicle	r2, lr, r0, lsl #16
   167a4:			; <UNDEFINED> instruction: 0xf7ff4640
   167a8:	stmdacs	r0, {r0, r2, r5, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   167ac:	blmi	c4aad8 <__assert_fail@plt+0xc47f44>
   167b0:	ldmdavs	pc, {r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}	; <UNPREDICTABLE>
   167b4:			; <UNDEFINED> instruction: 0xf007063f
   167b8:			; <UNDEFINED> instruction: 0xf04747fe
   167bc:			; <UNDEFINED> instruction: 0x46280758
   167c0:	cdp	7, 5, cr15, cr8, cr11, {7}
   167c4:			; <UNDEFINED> instruction: 0x4630b136
   167c8:	svc	0x00e2f7eb
   167cc:	ldrtmi	r4, [r0], -r1, lsl #12
   167d0:	ldc2l	7, cr15, [ip, #988]!	; 0x3dc
   167d4:			; <UNDEFINED> instruction: 0xf7eb4630
   167d8:	strbmi	lr, [r8], -lr, asr #28
   167dc:	blx	fed547b4 <__assert_fail@plt+0xfed51c20>
   167e0:	stmib	r8, {r0, r1, r4, r6, r7, r8, r9, sl, sp, lr, pc}^
   167e4:	ldrtmi	r0, [r8], -r0
   167e8:	pop	{r0, r1, ip, sp, pc}
   167ec:			; <UNDEFINED> instruction: 0x462983f0
   167f0:			; <UNDEFINED> instruction: 0xf7ff4640
   167f4:			; <UNDEFINED> instruction: 0x4606ff7f
   167f8:	ldr	fp, [r8, r0, asr #18]!
   167fc:	stmdacs	r0, {r4, r5, r7, fp, sp, lr}
   16800:			; <UNDEFINED> instruction: 0x4629d0bb
   16804:			; <UNDEFINED> instruction: 0xff2af7f3
   16808:			; <UNDEFINED> instruction: 0xd1b22800
   1680c:	ldmdavs	r6!, {r0, r4, r5, r7, r9, sl, lr}^
   16810:	mvnsle	r2, r0, lsl #28
   16814:			; <UNDEFINED> instruction: 0xf8c42700
   16818:	ldrtmi	r9, [r8], -r0
   1681c:	andmi	pc, r4, r9, asr #17
   16820:	andmi	pc, r4, r8, asr #17
   16824:	pop	{r0, r1, ip, sp, pc}
   16828:	blmi	4b77f0 <__assert_fail@plt+0x4b4c5c>
   1682c:	rsbne	pc, r5, #64, 4
   16830:	ldmdami	r2, {r0, r4, r8, fp, lr}
   16834:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   16838:	ldrbtmi	r3, [r8], #-784	; 0xfffffcf0
   1683c:	stmib	sl!, {r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   16840:	ldmpl	fp!, {r0, r1, r3, r8, r9, fp, lr}^
   16844:	movwls	r6, #6171	; 0x181b
   16848:	svc	0x00c2f7eb
   1684c:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
   16850:	blls	8aac4 <__assert_fail@plt+0x87f30>
   16854:	ldreq	fp, [fp], -r7, lsl #5
   16858:	mvnsmi	pc, #3
   1685c:			; <UNDEFINED> instruction: 0xd1ae431f
   16860:	andlt	r4, r3, r8, lsr r6
   16864:	mvnshi	lr, #12386304	; 0xbd0000
   16868:	andeq	r8, r1, r2, lsr #11
   1686c:	andeq	r7, r0, sl, lsl #1
   16870:	andeq	r0, r0, r4, lsr #6
   16874:	strdeq	r6, [r0], -ip
   16878:	andeq	r6, r0, r2, lsr #31
   1687c:	ldrdeq	r6, [r0], -r2
   16880:			; <UNDEFINED> instruction: 0x4605b5f0
   16884:	strmi	fp, [r8], -r3, lsl #1
   16888:			; <UNDEFINED> instruction: 0xf7ec4616
   1688c:	svcmi	0x0011e966
   16890:	orrlt	r4, r0, pc, ror r4
   16894:	ldrtmi	r4, [r0], -r4, lsl #12
   16898:	ldmdb	lr, {r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1689c:	teqlt	r8, r2, lsl #12
   168a0:	strtmi	r2, [r1], -r0, lsl #6
   168a4:	movwls	r4, #1576	; 0x628
   168a8:			; <UNDEFINED> instruction: 0xff34f7ff
   168ac:	ldcllt	0, cr11, [r0, #12]!
   168b0:			; <UNDEFINED> instruction: 0xf7eb4620
   168b4:	blmi	25203c <__assert_fail@plt+0x24f4a8>
   168b8:	ldmdavs	ip, {r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}
   168bc:	svc	0x0088f7eb
   168c0:	andcs	fp, r0, r8, lsl #18
   168c4:			; <UNDEFINED> instruction: 0x0624e7f2
   168c8:			; <UNDEFINED> instruction: 0xf004b283
   168cc:	tstmi	r8, #254	; 0xfe
   168d0:	svclt	0x0000e7ec
   168d4:	andeq	r8, r1, r4, lsr r4
   168d8:	andeq	r0, r0, r4, lsr #6
   168dc:	svcmi	0x00f0e92d
   168e0:	stmibmi	r3, {r0, r1, r2, r3, r9, sl, lr}
   168e4:	bmi	fe0e832c <__assert_fail@plt+0xfe0e5798>
   168e8:	ldrbtmi	fp, [r9], #-139	; 0xffffff75
   168ec:	stmpl	sl, {r2, ip, pc}
   168f0:	andls	r6, r9, #1179648	; 0x120000
   168f4:	andeq	pc, r0, #79	; 0x4f
   168f8:	ldrbtmi	r4, [sl], #-2687	; 0xfffff581
   168fc:	ldrmi	r9, [r1], -r5, lsl #4
   16900:	stmib	sp, {r9, sp}^
   16904:	andls	r2, r8, #1610612736	; 0x60000000
   16908:			; <UNDEFINED> instruction: 0xf0002b00
   1690c:	strmi	r8, [r4], -pc, lsl #1
   16910:	andcs	r2, r1, ip, lsl #2
   16914:	svc	0x00b6f7eb
   16918:			; <UNDEFINED> instruction: 0xf0002800
   1691c:	bvc	f6cbc <__assert_fail@plt+0xf4128>
   16920:			; <UNDEFINED> instruction: 0xf0436020
   16924:	andvc	r0, r3, #67108864	; 0x4000000
   16928:	movwcs	fp, #271	; 0x10f
   1692c:			; <UNDEFINED> instruction: 0x2600603b
   16930:			; <UNDEFINED> instruction: 0xf10d2513
   16934:	vmov.i16	d16, #3072	; 0x0c00
   16938:			; <UNDEFINED> instruction: 0xf10d0580
   1693c:	ssatmi	r0, #20, r8, lsl #18
   16940:	ldrbmi	r2, [r2], -r0, lsl #6
   16944:	strbmi	r4, [r0], -r9, asr #12
   16948:	stcl	7, cr15, [r8], {235}	; 0xeb
   1694c:	vsub.i8	d18, d0, d0
   16950:	tstlt	r7, r1, lsr #1
   16954:	movwcc	r6, #6203	; 0x183b
   16958:	bls	1aea4c <__assert_fail@plt+0x1abeb8>
   1695c:			; <UNDEFINED> instruction: 0x46147810
   16960:	stmdacs	r0, {r0, r9, sl, lr}
   16964:	addhi	pc, r1, r0
   16968:	movweq	pc, #37281	; 0x91a1	; <UNPREDICTABLE>
   1696c:	blcs	6034e0 <__assert_fail@plt+0x60094c>
   16970:	cmplt	lr, r2, ror r9
   16974:	svclt	0x00182809
   16978:	svclt	0x000c2820
   1697c:	andcs	r2, r0, r1
   16980:	svclt	0x00142900
   16984:	tstcs	r1, r1, lsl #12
   16988:	cmnle	r0, r0, lsl #18
   1698c:	cmplt	fp, r8, lsl #22
   16990:	andls	r2, r0, r1
   16994:	ldrtmi	r9, [r1], -r4, lsl #16
   16998:	stmdavs	r0, {r9, sp}
   1699c:	mrc2	7, 5, pc, cr10, cr15, {7}
   169a0:			; <UNDEFINED> instruction: 0xf0402800
   169a4:	bls	1b6c04 <__assert_fail@plt+0x1b4070>
   169a8:	eorlt	pc, r0, sp, asr #17
   169ac:			; <UNDEFINED> instruction: 0xf1b37823
   169b0:	svclt	0x00180623
   169b4:	blcs	201c0 <__assert_fail@plt+0x1d62c>
   169b8:	strcs	fp, [r0], -r8, lsl #30
   169bc:	subsle	r2, r6, r0, lsl #28
   169c0:	teqcs	sl, r0, lsl r6
   169c4:			; <UNDEFINED> instruction: 0xf7eb9202
   169c8:	bls	d25a8 <__assert_fail@plt+0xcfa14>
   169cc:	stmdacs	r0, {r1, r2, r9, sl, lr}
   169d0:	stmdavc	r3, {r1, r4, r5, r6, ip, lr, pc}^
   169d4:			; <UNDEFINED> instruction: 0xf8864620
   169d8:	ldclne	0, cr11, [r1], #-4
   169dc:	movwls	r9, #12546	; 0x3102
   169e0:	ldm	sl!, {r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   169e4:	stmdbls	r2, {r0, r1, r8, r9, fp, ip, pc}
   169e8:			; <UNDEFINED> instruction: 0x46067073
   169ec:	stmdage	r8, {r5, r8, ip, sp, pc}
   169f0:	blx	1549c8 <__assert_fail@plt+0x151e34>
   169f4:			; <UNDEFINED> instruction: 0xd1a32800
   169f8:	blmi	103d214 <__assert_fail@plt+0x103a680>
   169fc:	ldmdavs	ip, {r0, r1, r4, r6, r7, fp, ip, lr}
   16a00:	cdp	7, 14, cr15, cr6, cr11, {7}
   16a04:	stmdacs	r0, {r1, r2, r9, sl, lr}
   16a08:			; <UNDEFINED> instruction: 0x0623d033
   16a0c:			; <UNDEFINED> instruction: 0xf003b286
   16a10:	tstmi	lr, #-134217725	; 0xf8000003
   16a14:			; <UNDEFINED> instruction: 0xf7eb9806
   16a18:	cdpcs	15, 0, cr14, cr0, cr0, {7}
   16a1c:	stcls	0, cr13, [r4], {56}	; 0x38
   16a20:			; <UNDEFINED> instruction: 0xf7ff6820
   16a24:	movwcs	pc, #3617	; 0xe21	; <UNPREDICTABLE>
   16a28:	eor	r6, r5, r3, lsr #32
   16a2c:	andcs	r2, r1, ip, lsl #2
   16a30:	svc	0x0028f7eb
   16a34:	andsvs	r9, r8, r4, lsl #22
   16a38:			; <UNDEFINED> instruction: 0xf47f2800
   16a3c:	blmi	c02818 <__assert_fail@plt+0xbffc84>
   16a40:	ldmpl	r3, {r0, r2, r9, fp, ip, pc}^
   16a44:			; <UNDEFINED> instruction: 0xf7eb681e
   16a48:	movwlt	lr, #36548	; 0x8ec4
   16a4c:	addlt	r0, r0, #56623104	; 0x3600000
   16a50:	ldrbtmi	pc, [lr], r6	; <UNPREDICTABLE>
   16a54:	and	r4, pc, r6, lsl #6
   16a58:	vpmax.u8	d15, d3, d21
   16a5c:	strle	r0, [r8, #2011]	; 0x7db
   16a60:	svcne	0x0001f814
   16a64:			; <UNDEFINED> instruction: 0xf47f2900
   16a68:	mcrcs	15, 0, sl, cr0, cr15, {3}
   16a6c:	ldrmi	sp, [r1], -lr, lsl #1
   16a70:	stmdals	r6, {r0, r2, r3, r4, r5, r7, r8, r9, sl, sp, lr, pc}
   16a74:	svc	0x00b0f7eb
   16a78:	blmi	7a9304 <__assert_fail@plt+0x7a6770>
   16a7c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   16a80:	blls	270af0 <__assert_fail@plt+0x26df5c>
   16a84:	qsuble	r4, sl, lr
   16a88:	andlt	r4, fp, r0, lsr r6
   16a8c:	svchi	0x00f0e8bd
   16a90:	ldrb	r2, [r1, r0, lsl #12]!
   16a94:	blls	24af1c <__assert_fail@plt+0x248388>
   16a98:	strmi	fp, [r2], -fp, asr #2
   16a9c:	andls	r2, r0, r1
   16aa0:	stmdals	r4, {r0, r4, r5, r9, sl, lr}
   16aa4:			; <UNDEFINED> instruction: 0xf7ff6800
   16aa8:			; <UNDEFINED> instruction: 0x4606fe35
   16aac:	stmdals	r6, {r1, r4, r5, r7, r8, r9, sl, sp, lr, pc}
   16ab0:			; <UNDEFINED> instruction: 0xf7eb461e
   16ab4:	bfi	lr, r2, #31, #1
   16ab8:	stmdbls	r5, {r4, r8, r9, fp, lr}
   16abc:	ldmdavs	lr, {r0, r1, r3, r6, r7, fp, ip, lr}
   16ac0:			; <UNDEFINED> instruction: 0xf0060636
   16ac4:			; <UNDEFINED> instruction: 0xf04646fe
   16ac8:			; <UNDEFINED> instruction: 0x46100637
   16acc:	svc	0x0084f7eb
   16ad0:	bls	1d096c <__assert_fail@plt+0x1cddd8>
   16ad4:	ldrb	r4, [r8, r6, lsl #12]!
   16ad8:	cdp	7, 7, cr15, cr10, cr11, {7}
   16adc:	stmdacs	r0, {r1, r2, r9, sl, lr}
   16ae0:	addlt	sp, r6, #199	; 0xc7
   16ae4:			; <UNDEFINED> instruction: 0xf7ebe796
   16ae8:	blls	151ea0 <__assert_fail@plt+0x14f30c>
   16aec:			; <UNDEFINED> instruction: 0xe7a66018
   16af0:	ldrdeq	r8, [r1], -sl
   16af4:	andeq	r0, r0, r0, lsl #6
   16af8:	andeq	r8, r1, sl, asr #7
   16afc:	andeq	r0, r0, r4, lsr #6
   16b00:	andeq	r8, r1, r8, asr #4
   16b04:	mvnsmi	lr, sp, lsr #18
   16b08:	strmi	r4, [r8], -r6, lsl #12
   16b0c:	ldrmi	r4, [r7], -sp, lsl #12
   16b10:	ldc2	7, cr15, [lr], #1020	; 0x3fc
   16b14:	ldrsbthi	pc, [r8], #-143	; 0xffffff71	; <UNPREDICTABLE>
   16b18:	movwlt	r4, #1272	; 0x4f8
   16b1c:	ldrtmi	r4, [r0], -r9, lsr #12
   16b20:	stc2l	7, cr15, [r8, #1020]!	; 0x3fc
   16b24:	mvnlt	r4, r4, lsl #12
   16b28:			; <UNDEFINED> instruction: 0xf7ec4638
   16b2c:			; <UNDEFINED> instruction: 0x4605e816
   16b30:	stmiavs	r0!, {r3, r4, r5, r6, r7, r8, ip, sp, pc}^
   16b34:			; <UNDEFINED> instruction: 0xf908f7f4
   16b38:	movwcs	r6, #2342	; 0x926
   16b3c:	teqlt	lr, r3, ror #1
   16b40:			; <UNDEFINED> instruction: 0xf7eb4630
   16b44:	strmi	lr, [r1], -r6, lsr #28
   16b48:			; <UNDEFINED> instruction: 0xf7f74630
   16b4c:	stmdbvs	r6!, {r0, r1, r2, r3, r4, r5, sl, fp, ip, sp, lr, pc}
   16b50:			; <UNDEFINED> instruction: 0xf7eb4630
   16b54:	mulcs	r0, r0, ip
   16b58:	pop	{r0, r2, r5, r8, sp, lr}
   16b5c:	ldrshcs	r8, [r8], #-16
   16b60:	ldrhhi	lr, [r0, #141]!	; 0x8d
   16b64:			; <UNDEFINED> instruction: 0x4629463a
   16b68:	pop	{r4, r5, r9, sl, lr}
   16b6c:			; <UNDEFINED> instruction: 0xf7ff41f0
   16b70:	blmi	246594 <__assert_fail@plt+0x243a00>
   16b74:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
   16b78:			; <UNDEFINED> instruction: 0xf7eb681c
   16b7c:	stmdacs	r0, {r1, r3, r5, r9, sl, fp, sp, lr, pc}
   16b80:	strteq	sp, [r4], -fp, ror #1
   16b84:			; <UNDEFINED> instruction: 0xf004b280
   16b88:			; <UNDEFINED> instruction: 0x432044fe
   16b8c:	svclt	0x0000e7e5
   16b90:	andeq	r8, r1, ip, lsr #3
   16b94:	andeq	r0, r0, r4, lsr #6
   16b98:	tstlt	r0, r0, asr #16
   16b9c:	blcs	30db0 <__assert_fail@plt+0x2e21c>
   16ba0:			; <UNDEFINED> instruction: 0x4770d0fa
   16ba4:	stmdavs	r4, {r3, r4, r5, r8, sl, ip, sp, pc}^
   16ba8:	strmi	fp, [sp], -ip, asr #2
   16bac:	strtmi	r6, [r9], -r0, lsr #17
   16bb0:			; <UNDEFINED> instruction: 0xf7f3b110
   16bb4:	tstlt	r8, r3, asr sp	; <UNPREDICTABLE>
   16bb8:	stccs	8, cr6, [r0], {100}	; 0x64
   16bbc:	strcs	sp, [r0], #-502	; 0xfffffe0a
   16bc0:	ldclt	6, cr4, [r8, #-128]!	; 0xffffff80
   16bc4:	ldrblt	r7, [r0, #-2563]!	; 0xfffff5fd
   16bc8:	ldcmi	7, cr0, [r5, #-876]	; 0xfffffc94
   16bcc:	strle	r4, [r8], #-1149	; 0xfffffb83
   16bd0:	stmiapl	fp!, {r2, r4, r8, r9, fp, lr}^
   16bd4:			; <UNDEFINED> instruction: 0x06006818
   16bd8:	rscsmi	pc, lr, r0
   16bdc:	adcseq	pc, r5, r0, asr #32
   16be0:			; <UNDEFINED> instruction: 0x460ebd70
   16be4:	ldrbtmi	r4, [r9], #-2320	; 0xfffff6f0
   16be8:	stc2	7, cr15, [r4, #1020]	; 0x3fc
   16bec:	stmdacs	r0, {r2, r9, sl, lr}
   16bf0:	stmdbvs	r5, {r1, r2, r3, r5, r6, r7, ip, lr, pc}
   16bf4:			; <UNDEFINED> instruction: 0x4628b155
   16bf8:	stcl	7, cr15, [sl, #940]	; 0x3ac
   16bfc:	tstcs	r0, sl, lsr #12
   16c00:	ldrtmi	r4, [r0], -r3, lsl #12
   16c04:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
   16c08:	ldclt	7, cr15, [lr], {235}	; 0xeb
   16c0c:	tsteq	r0, r0, lsl #2	; <UNPREDICTABLE>
   16c10:			; <UNDEFINED> instruction: 0xf7ff300c
   16c14:	stmdacs	r0, {r0, r2, r4, r7, sl, fp, ip, sp, lr, pc}
   16c18:	stmdbvs	r5!, {r1, r5, r6, r7, r8, ip, lr, pc}
   16c1c:	svclt	0x0000e7eb
   16c20:	strdeq	r8, [r1], -r8	; <UNPREDICTABLE>
   16c24:	andeq	r0, r0, r4, lsr #6
   16c28:	andeq	r6, r0, sl, lsr ip
   16c2c:	mvnsmi	lr, #737280	; 0xb4000
   16c30:			; <UNDEFINED> instruction: 0xf8df7a03
   16c34:			; <UNDEFINED> instruction: 0x07da9150
   16c38:	strle	r4, [fp], #-1273	; 0xfffffb07
   16c3c:			; <UNDEFINED> instruction: 0xf8594b52
   16c40:	ldmdavs	ip, {r0, r1, ip, sp}
   16c44:			; <UNDEFINED> instruction: 0xf0040624
   16c48:			; <UNDEFINED> instruction: 0xf04444fe
   16c4c:			; <UNDEFINED> instruction: 0x462004b5
   16c50:	mvnshi	lr, #12386304	; 0xbd0000
   16c54:	strmi	r2, [r8], r0, lsl #6
   16c58:	tstcs	r3, sl, lsl r6
   16c5c:	strbmi	r4, [r0], -r5, lsl #12
   16c60:	ldcl	7, cr15, [r0], {235}	; 0xeb
   16c64:			; <UNDEFINED> instruction: 0xf7eb4607
   16c68:	strmi	lr, [r4], -r6, lsr #22
   16c6c:	rsbsle	r2, sl, r0, lsl #16
   16c70:			; <UNDEFINED> instruction: 0xf7eb4638
   16c74:	strmi	lr, [r6], -r0, lsr #22
   16c78:	rsbsle	r2, r1, r0, lsl #16
   16c7c:			; <UNDEFINED> instruction: 0x4622463b
   16c80:	strbmi	r2, [r0], -r3, lsl #2
   16c84:	ldc	7, cr15, [lr], #940	; 0x3ac
   16c88:			; <UNDEFINED> instruction: 0xf7eb4620
   16c8c:	stmdacs	r1, {r1, r7, r8, sl, fp, sp, lr, pc}
   16c90:	svclt	0x001e4602
   16c94:			; <UNDEFINED> instruction: 0x27131912
   16c98:	streq	pc, [r0, r0, asr #5]
   16c9c:			; <UNDEFINED> instruction: 0x4611d012
   16ca0:	stccc	8, cr15, [r1, #-72]	; 0xffffffb8
   16ca4:	blcc	25e6cc <__assert_fail@plt+0x25bb38>
   16ca8:	blx	a0381c <__assert_fail@plt+0xa00c88>
   16cac:	blcs	6130c0 <__assert_fail@plt+0x61052c>
   16cb0:	movweq	lr, #6767	; 0x1a6f
   16cb4:	tsteq	r1, r3	; <UNPREDICTABLE>
   16cb8:	strtmi	sp, [r0], -ip, asr #18
   16cbc:	stcl	7, cr15, [r8, #-940]!	; 0xfffffc54
   16cc0:	movlt	r4, #51380224	; 0x3100000
   16cc4:	cdpeq	0, 1, cr15, cr3, cr15, {2}
   16cc8:	ldfccp	f7, [pc], #16	; 16ce0 <__assert_fail@plt+0x1414c>
   16ccc:	cdpeq	2, 8, cr15, cr0, cr0, {6}
   16cd0:	smladxcs	r0, r1, r6, r4
   16cd4:			; <UNDEFINED> instruction: 0xf003e01b
   16cd8:	bcs	2578cc <__assert_fail@plt+0x254d38>
   16cdc:	movwlt	sp, #61730	; 0xf122
   16ce0:	stchi	8, cr15, [r1], {28}
   16ce4:	andeq	pc, r9, #168, 2	; 0x2a
   16ce8:	stmdaeq	r8!, {r3, r5, r7, r8, ip, sp, lr, pc}
   16cec:	bcs	60383c <__assert_fail@plt+0x600ca8>
   16cf0:	blx	bc6b60 <__assert_fail@plt+0xbc3fcc>
   16cf4:			; <UNDEFINED> instruction: 0xf002f202
   16cf8:	andcs	r0, r0, #268435456	; 0x10000000
   16cfc:	svceq	0x0001f1b8
   16d00:			; <UNDEFINED> instruction: 0xf042bf98
   16d04:	cmplt	r2, r1, lsl #4
   16d08:	adcsmi	r3, r8, #262144	; 0x40000
   16d0c:			; <UNDEFINED> instruction: 0xf81cd90f
   16d10:	blcs	2a691c <__assert_fail@plt+0x2a3d88>
   16d14:	blcs	84697c <__assert_fail@plt+0x843de8>
   16d18:	svccs	0x0000d1dd
   16d1c:	blcs	2cb4a4 <__assert_fail@plt+0x2c8910>
   16d20:			; <UNDEFINED> instruction: 0x2320bf08
   16d24:			; <UNDEFINED> instruction: 0xf8013701
   16d28:	adcsmi	r3, r8, #1024	; 0x400
   16d2c:	movwcs	sp, #2287	; 0x8ef
   16d30:	ldmdbmi	r6, {r0, r1, r3, ip, sp, lr}
   16d34:			; <UNDEFINED> instruction: 0x46284632
   16d38:			; <UNDEFINED> instruction: 0xf7ff4479
   16d3c:	strmi	pc, [r3], -r3, ror #29
   16d40:	ldrmi	r4, [ip], -r0, lsr #12
   16d44:	bl	fe5d4cf8 <__assert_fail@plt+0xfe5d2164>
   16d48:			; <UNDEFINED> instruction: 0xf7eb4630
   16d4c:			; <UNDEFINED> instruction: 0x4620eb94
   16d50:	mvnshi	lr, #12386304	; 0xbd0000
   16d54:	ldrtle	r0, [r0], #2011	; 0x7db
   16d58:	andsvc	r4, r1, r4, lsl #5
   16d5c:			; <UNDEFINED> instruction: 0xe7acd19f
   16d60:			; <UNDEFINED> instruction: 0xf7eb4620
   16d64:	blmi	251b8c <__assert_fail@plt+0x24eff8>
   16d68:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
   16d6c:			; <UNDEFINED> instruction: 0xf7eb681c
   16d70:	stmdblt	r8, {r4, r5, r8, sl, fp, sp, lr, pc}
   16d74:	strb	r2, [sl, -r0, lsl #8]!
   16d78:	addlt	r0, r0, #36, 12	; 0x2400000
   16d7c:	ldrbtmi	pc, [lr], #4	; <UNPREDICTABLE>
   16d80:	strb	r4, [r4, -r4, lsl #6]!
   16d84:	andeq	r8, r1, ip, lsl #1
   16d88:	andeq	r0, r0, r4, lsr #6
   16d8c:	andeq	r6, r0, r8, ror #21
   16d90:	str	r2, [r3, #768]!	; 0x300
   16d94:	str	r2, [r1, #769]!	; 0x301
   16d98:	svcmi	0x00f0e92d
   16d9c:	vpush	{s8-s120}
   16da0:	blmi	1c799b0 <__assert_fail@plt+0x1c76e1c>
   16da4:	stmdavs	r5, {r1, r3, r4, r5, r6, sl, lr}
   16da8:	ldrdlt	pc, [r0, #143]	; 0x8f
   16dac:			; <UNDEFINED> instruction: 0xb09b58d3
   16db0:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, r7, sl, lr}
   16db4:			; <UNDEFINED> instruction: 0xf04f9319
   16db8:	teqlt	sp, #0, 6
   16dbc:			; <UNDEFINED> instruction: 0xf04f4b6c
   16dc0:			; <UNDEFINED> instruction: 0x460f0913
   16dc4:	stmibeq	r0, {r6, r7, r9, ip, sp, lr, pc}
   16dc8:			; <UNDEFINED> instruction: 0xf8cd447b
   16dcc:	mcr	0, 0, r9, cr8, cr4, {0}
   16dd0:	blmi	1a25618 <__assert_fail@plt+0x1a22a84>
   16dd4:			; <UNDEFINED> instruction: 0x4699447b
   16dd8:	tstlt	r0, r8, lsr #17
   16ddc:			; <UNDEFINED> instruction: 0xf7eb4639
   16de0:	stmiavs	fp!, {r1, r3, r5, r7, r8, sl, fp, sp, lr, pc}^
   16de4:	orrslt	r4, fp, lr, lsl r6
   16de8:			; <UNDEFINED> instruction: 0xf106b13e
   16dec:	ldrtmi	r0, [r9], -r8
   16df0:	stc	7, cr15, [r0, #940]!	; 0x3ac
   16df4:	mcrcs	8, 0, r6, cr0, cr6, {1}
   16df8:			; <UNDEFINED> instruction: 0x4638d1f7
   16dfc:	bl	1e54db0 <__assert_fail@plt+0x1e5221c>
   16e00:			; <UNDEFINED> instruction: 0xf0402800
   16e04:	stmdavs	sp!, {r1, r3, r4, r7, pc}^
   16e08:	mvnle	r2, r0, lsl #26
   16e0c:	eors	r2, fp, r0, lsl #8
   16e10:	movwls	r6, #14633	; 0x3929
   16e14:	tstls	r4, r8, lsl #12
   16e18:	ldc	7, cr15, [sl], #940	; 0x3ac
   16e1c:	stmdacs	r0, {r2, r9, sl, lr}
   16e20:	blls	10b1b0 <__assert_fail@plt+0x10861c>
   16e24:	beq	353240 <__assert_fail@plt+0x3506ac>
   16e28:			; <UNDEFINED> instruction: 0xf10d9904
   16e2c:			; <UNDEFINED> instruction: 0xf8cd0818
   16e30:	ldrmi	fp, [lr], -ip
   16e34:	blcs	28868 <__assert_fail@plt+0x25cd4>
   16e38:			; <UNDEFINED> instruction: 0xf04fd038
   16e3c:	strmi	r0, [r4, #3142]!	; 0xc46
   16e40:			; <UNDEFINED> instruction: 0x4659d33e
   16e44:	strmi	r4, [lr], #-1571	; 0xfffff9dd
   16e48:	cmpcs	r9, sl, asr #12
   16e4c:	strls	r4, [r0], -r0, asr #12
   16e50:	ldrdlt	pc, [ip], -sp
   16e54:	ldcl	7, cr15, [sl, #-940]!	; 0xfffffc54
   16e58:	ldrbmi	r4, [r0], -r1, asr #12
   16e5c:			; <UNDEFINED> instruction: 0xffcef7f3
   16e60:	blmi	1185aa8 <__assert_fail@plt+0x1182f14>
   16e64:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
   16e68:			; <UNDEFINED> instruction: 0xf7eb681c
   16e6c:	ldrhlt	lr, [r8, #194]	; 0xc2
   16e70:	addlt	r0, r0, #36700160	; 0x2300000
   16e74:	mvnsmi	pc, #3
   16e78:	streq	lr, [r0], #-2643	; 0xfffff5ad
   16e7c:	stmiavs	r8!, {r2, r4, ip, lr, pc}^
   16e80:			; <UNDEFINED> instruction: 0xff62f7f3
   16e84:	rscvs	r2, fp, r0, lsl #6
   16e88:	blmi	de9780 <__assert_fail@plt+0xde6bec>
   16e8c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   16e90:	blls	670f00 <__assert_fail@plt+0x66e36c>
   16e94:	qdsuble	r4, sl, r0
   16e98:	andslt	r4, fp, r0, lsr #12
   16e9c:	blhi	d2198 <__assert_fail@plt+0xcf604>
   16ea0:	svchi	0x00f0e8bd
   16ea4:	ldrdlt	pc, [ip], -sp
   16ea8:	ldr	r6, [sp, lr, ror #17]
   16eac:			; <UNDEFINED> instruction: 0xf7eb68a8
   16eb0:	stmdacs	r5, {r4, r5, r6, sl, fp, sp, lr, pc}^
   16eb4:			; <UNDEFINED> instruction: 0xf1c0bf98
   16eb8:	ldmle	lr!, {r1, r2, r6, sl, fp}
   16ebc:	sbcle	r4, r0, #164, 10	; 0x29000000
   16ec0:	andeq	lr, r6, ip, lsl #22
   16ec4:			; <UNDEFINED> instruction: 0xf10c9905
   16ec8:	ldrbmi	r3, [r8], #-1023	; 0xfffffc01
   16ecc:	mnfeq<illegal precision>p	f7, #4.0
   16ed0:	blcc	8eee0 <__assert_fail@plt+0x8c34c>
   16ed4:	andsle	r4, pc, r3, ror r5	; <UNPREDICTABLE>
   16ed8:	stccs	8, cr15, [r1, #-64]	; 0xffffffc0
   16edc:	sbcslt	r3, r2, #36864	; 0x9000
   16ee0:	ldmle	r6!, {r0, r1, r2, r4, r9, fp, sp}^
   16ee4:	vpmax.s8	d15, d2, d17
   16ee8:	ldrble	r0, [r2, #2002]!	; 0x7d2
   16eec:	tsteq	r6, fp, lsl #22
   16ef0:	bcs	452758 <__assert_fail@plt+0x44fbc4>
   16ef4:	tstls	r0, r0, asr #12
   16ef8:	movwls	r2, #16713	; 0x4149
   16efc:	stc	7, cr15, [r6, #-940]!	; 0xfffffc54
   16f00:	ldrbmi	r4, [r0], -r1, asr #12
   16f04:			; <UNDEFINED> instruction: 0xff7af7f3
   16f08:	movtlt	r9, #2820	; 0xb04
   16f0c:	ldrmi	r1, [lr], #-2788	; 0xfffff51c
   16f10:	ldmib	r5, {r3, r6, r7, ip, lr, pc}^
   16f14:	str	r3, [lr, r3, lsl #22]
   16f18:	tsteq	r6, fp, lsl #22
   16f1c:	bcc	26e24c <__assert_fail@plt+0x26b6b8>
   16f20:	bcs	603a70 <__assert_fail@plt+0x600edc>
   16f24:	strbtmi	fp, [r3], -r8, lsl #31
   16f28:	stmdals	r5, {r1, r5, r6, r7, fp, ip, lr, pc}
   16f2c:	vpmax.s8	d15, d2, d16
   16f30:	svceq	0x0001f012
   16f34:	strbtmi	fp, [r3], -r8, lsl #30
   16f38:	blmi	410ea8 <__assert_fail@plt+0x40e314>
   16f3c:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
   16f40:			; <UNDEFINED> instruction: 0xf7eb681c
   16f44:	stmdacs	r0, {r1, r2, r6, sl, fp, sp, lr, pc}
   16f48:	svcge	0x0060f43f
   16f4c:	addlt	r0, r0, #36, 12	; 0x2400000
   16f50:	mvnsmi	pc, #4
   16f54:	streq	lr, [r0], #-2627	; 0xfffff5bd
   16f58:			; <UNDEFINED> instruction: 0xf7ebe796
   16f5c:			; <UNDEFINED> instruction: 0xf8ddeab2
   16f60:	ldrb	fp, [lr, -ip]!
   16f64:	andeq	r7, r1, r0, lsr #30
   16f68:	andeq	r0, r0, r0, lsl #6
   16f6c:	andeq	r7, r1, r4, lsl pc
   16f70:	andeq	r6, r0, r0, ror #20
   16f74:	andeq	r6, r0, r4, asr sl
   16f78:	andeq	r0, r0, r4, lsr #6
   16f7c:	andeq	r7, r1, r8, lsr lr
   16f80:	mvnsmi	lr, sp, lsr #18
   16f84:	ldrmi	r4, [r6], -sp, lsl #12
   16f88:			; <UNDEFINED> instruction: 0x46044698
   16f8c:	ldcl	7, cr15, [r8], {235}	; 0xeb
   16f90:	ldrbtmi	r4, [pc], #-3891	; 16f98 <__assert_fail@plt+0x14404>
   16f94:	andsle	r3, fp, r1
   16f98:	stmdavs	r0!, {r1, r2, r3, r5, r6, r8, ip, sp, pc}^
   16f9c:	svceq	0x0000f1b8
   16fa0:	ldmdbmi	r0!, {r4, r8, ip, lr, pc}
   16fa4:			; <UNDEFINED> instruction: 0xf7eb4479
   16fa8:			; <UNDEFINED> instruction: 0x2600eb72
   16fac:	orrslt	r6, r0, #40	; 0x28
   16fb0:	pop	{r4, r5, r9, sl, lr}
   16fb4:	stmdavs	r0!, {r4, r5, r6, r7, r8, pc}
   16fb8:	svceq	0x0000f1b8
   16fbc:	stmdbmi	sl!, {r0, r2, r8, ip, lr, pc}
   16fc0:			; <UNDEFINED> instruction: 0xe7f04479
   16fc4:	ldrbtmi	r4, [r9], #-2345	; 0xfffff6d7
   16fc8:	stmdbmi	r9!, {r0, r2, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}
   16fcc:			; <UNDEFINED> instruction: 0xe7ea4479
   16fd0:	ldmpl	fp!, {r3, r5, r8, r9, fp, lr}^
   16fd4:			; <UNDEFINED> instruction: 0xf7eb681f
   16fd8:			; <UNDEFINED> instruction: 0x4606ebfc
   16fdc:	ldrteq	fp, [pc], -r0, lsr #2
   16fe0:			; <UNDEFINED> instruction: 0xf007b286
   16fe4:	teqmi	lr, #66584576	; 0x3f80000
   16fe8:	andcs	r4, r5, #573440	; 0x8c000
   16fec:	ldrbtmi	r2, [r9], #-0
   16ff0:	b	1854fa4 <__assert_fail@plt+0x1852410>
   16ff4:	ldrtmi	r4, [r0], -r7, lsl #12
   16ff8:	stc	7, cr15, [lr, #-940]	; 0xfffffc54
   16ffc:	ldrtmi	r4, [r8], -r1, lsl #12
   17000:			; <UNDEFINED> instruction: 0xf848f7f7
   17004:	mvnscc	pc, #79	; 0x4f
   17008:	stmib	r4, {r9, sp}^
   1700c:	ldrtmi	r3, [r0], -r0, lsl #6
   17010:	pop	{r1, r3, r5, sp, lr}
   17014:	blmi	5f77dc <__assert_fail@plt+0x5f4c48>
   17018:	ldmdavs	sp, {r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}
   1701c:	bl	ff654fd0 <__assert_fail@plt+0xff65243c>
   17020:			; <UNDEFINED> instruction: 0xb1204606
   17024:	addlt	r0, r6, #47185920	; 0x2d00000
   17028:	ldrbmi	pc, [lr, #5]!	; <UNPREDICTABLE>
   1702c:	ldmdbmi	r3, {r1, r2, r3, r5, r8, r9, lr}
   17030:	andcs	r2, r0, r5, lsl #4
   17034:			; <UNDEFINED> instruction: 0xf7eb4479
   17038:			; <UNDEFINED> instruction: 0x4605ea3e
   1703c:			; <UNDEFINED> instruction: 0xf7eb4630
   17040:	strmi	lr, [r1], -ip, ror #25
   17044:			; <UNDEFINED> instruction: 0xf7f74628
   17048:	stmdavs	r0!, {r0, r2, r5, fp, ip, sp, lr, pc}
   1704c:	ldcl	7, cr15, [ip, #-940]!	; 0xfffffc54
   17050:			; <UNDEFINED> instruction: 0xf7eb6860
   17054:			; <UNDEFINED> instruction: 0xf04fed7a
   17058:	stmib	r4, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, ip, sp}^
   1705c:	str	r3, [r7, r0, lsl #6]!
   17060:	andeq	r7, r1, r2, lsr sp
   17064:	strdeq	r2, [r0], -ip
   17068:	andeq	r3, r0, r4, asr ip
   1706c:	muleq	r0, r2, r8
   17070:	andeq	r6, r0, r0, lsl #17
   17074:	andeq	r0, r0, r4, lsr #6
   17078:	andeq	r6, r0, r6, ror r8
   1707c:	andeq	r6, r0, ip, asr #16
   17080:			; <UNDEFINED> instruction: 0x4605b538
   17084:	mrrc	7, 14, pc, ip, cr11	; <UNPREDICTABLE>
   17088:	ldrbtmi	r4, [ip], #-3083	; 0xfffff3f5
   1708c:	svclt	0x00183001
   17090:	andle	r2, r0, r0
   17094:	blmi	28657c <__assert_fail@plt+0x2839e8>
   17098:	ldmdavs	ip, {r0, r1, r5, r6, r7, fp, ip, lr}
   1709c:	bl	fe655050 <__assert_fail@plt+0xfe6524bc>
   170a0:	strteq	fp, [r4], -r8, lsr #2
   170a4:			; <UNDEFINED> instruction: 0xf004b283
   170a8:	b	11284a8 <__assert_fail@plt+0x1125914>
   170ac:			; <UNDEFINED> instruction: 0xf04f0003
   170b0:	stmib	r5, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, ip, sp}^
   170b4:	ldclt	3, cr3, [r8, #-0]
   170b8:	andeq	r7, r1, sl, lsr ip
   170bc:	andeq	r0, r0, r4, lsr #6
   170c0:	blmi	b69978 <__assert_fail@plt+0xb66de4>
   170c4:	stmdami	sp!, {r1, r3, r4, r5, r6, sl, lr}
   170c8:	addlt	fp, r9, r0, lsr r5
   170cc:	ldrbtmi	r5, [r8], #-2259	; 0xfffff72d
   170d0:	ldrbtcc	pc, [pc], #79	; 170d8 <__assert_fail@plt+0x14544>	; <UNPREDICTABLE>
   170d4:	movwls	r6, #30747	; 0x781b
   170d8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   170dc:	b	fef55090 <__assert_fail@plt+0xfef524fc>
   170e0:			; <UNDEFINED> instruction: 0xb3284605
   170e4:			; <UNDEFINED> instruction: 0xf7eb4628
   170e8:	orrlt	lr, r0, ip, lsl #25
   170ec:	blcc	c36400 <__assert_fail@plt+0xc3386c>
   170f0:	ldmle	r7!, {r0, r3, r8, r9, fp, sp}^
   170f4:	andcs	r3, sl, #19
   170f8:			; <UNDEFINED> instruction: 0xf7eb2100
   170fc:	addmi	lr, r4, #40, 18	; 0xa0000
   17100:			; <UNDEFINED> instruction: 0x4604bfb8
   17104:			; <UNDEFINED> instruction: 0xf7eb4628
   17108:	stmdacs	r0, {r2, r3, r4, r5, r6, sl, fp, sp, lr, pc}
   1710c:	strtmi	sp, [r8], -lr, ror #3
   17110:	stc	7, cr15, [lr, #-940]!	; 0xfffffc54
   17114:	svclt	0x00181c61
   17118:	andle	r1, r9, r0, ror #24
   1711c:	blmi	5a9984 <__assert_fail@plt+0x5a6df0>
   17120:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   17124:	blls	1f1194 <__assert_fail@plt+0x1ee600>
   17128:	qsuble	r4, sl, r1
   1712c:	ldclt	0, cr11, [r0, #-36]!	; 0xffffffdc
   17130:	andcs	sl, r7, r2, lsl #18
   17134:			; <UNDEFINED> instruction: 0xf7eb9101
   17138:	stmdbls	r1, {r1, r5, r6, r7, r8, fp, sp, lr, pc}
   1713c:	stmdals	r4, {r3, r6, r8, fp, ip, sp, pc}
   17140:	andle	r1, r6, r2, asr #24
   17144:	movwmi	pc, #111	; 0x6f	; <UNPREDICTABLE>
   17148:	svclt	0x00084298
   1714c:	addvc	pc, r0, pc, asr #8
   17150:	andcs	lr, r7, r4, ror #15
   17154:	ldmib	r2, {r0, r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   17158:	stmdals	r4, {r4, r8, fp, ip, sp, pc}
   1715c:	mvnsle	r1, r3, asr #24
   17160:			; <UNDEFINED> instruction: 0xf7eb2004
   17164:	stmdacs	r0, {r1, r3, r4, r5, r7, r8, fp, sp, lr, pc}
   17168:			; <UNDEFINED> instruction: 0x2014bfb8
   1716c:	ubfx	sp, r6, #23, #10
   17170:	stmib	r6!, {r0, r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   17174:	andeq	r7, r1, r0, lsl #24
   17178:	andeq	r0, r0, r0, lsl #6
   1717c:	ldrdeq	r6, [r0], -sl
   17180:	andeq	r7, r1, r4, lsr #23
   17184:			; <UNDEFINED> instruction: 0x4604b5f8
   17188:			; <UNDEFINED> instruction: 0xf7ff460d
   1718c:			; <UNDEFINED> instruction: 0x4607ff99
   17190:	adcmi	fp, r0, #1073741887	; 0x4000003f
   17194:	strcs	fp, [r0], -r8, asr #31
   17198:			; <UNDEFINED> instruction: 0xf855dd12
   1719c:	mrrcne	0, 2, r3, sl, cr6
   171a0:	shadd16mi	fp, r2, r8
   171a4:	ands	sp, r0, r4, lsl #2
   171a8:	eorcc	pc, r2, r5, asr r8	; <UNPREDICTABLE>
   171ac:	andle	r1, ip, r9, asr ip
   171b0:			; <UNDEFINED> instruction: 0xf10242a3
   171b4:	mvnsle	r0, r1, lsl #4
   171b8:	strcc	r4, [r1], #-1558	; 0xfffff9ea
   171bc:	mvnle	r4, r7, lsr #5
   171c0:	ldrhtmi	lr, [r8], #141	; 0x8d
   171c4:			; <UNDEFINED> instruction: 0xf7eb2000
   171c8:	strtmi	fp, [r0], -sp, lsl #24
   171cc:	ldc	7, cr15, [ip], #940	; 0x3ac
   171d0:	adcmi	lr, r0, #63700992	; 0x3cc0000
   171d4:			; <UNDEFINED> instruction: 0x4620ddf4
   171d8:			; <UNDEFINED> instruction: 0xf7eb3401
   171dc:	adcmi	lr, r7, #46592	; 0xb600
   171e0:	pop	{r0, r3, r4, r5, r6, r7, r8, ip, lr, pc}
   171e4:	strdcs	r4, [r0], -r8
   171e8:	bllt	fff5519c <__assert_fail@plt+0xfff52608>
   171ec:	svcmi	0x00f0e92d
   171f0:	strmi	fp, [r5], -r7, lsl #1
   171f4:	andls	r4, r2, #4849664	; 0x4a0000
   171f8:	bmi	12a8c40 <__assert_fail@plt+0x12a60ac>
   171fc:	mrcls	4, 0, r4, cr0, cr8, {3}
   17200:	stmpl	r2, {r2, r3, r9, sl, lr}
   17204:	ldmdavs	r2, {r3, r9, sl, lr}
   17208:			; <UNDEFINED> instruction: 0xf04f9205
   1720c:	strls	r0, [r4], -r0, lsl #4
   17210:	ldmib	sp, {r0, r1, r8, r9, ip, pc}^
   17214:	cmplt	r1, r1, lsl r6
   17218:	teqlt	r0, r8, lsl #16
   1721c:	andcs	r4, r0, sl, lsl #12
   17220:	svcne	0x0004f852
   17224:	stmdbcs	r0, {r0, ip, sp}
   17228:	strdcs	sp, [r4, -sl]
   1722c:			; <UNDEFINED> instruction: 0xf7eb3002
   17230:			; <UNDEFINED> instruction: 0x212fec3e
   17234:	strtmi	r4, [r8], -r1, lsl #13
   17238:	bl	feed51ec <__assert_fail@plt+0xfeed2658>
   1723c:	andeq	pc, r0, r9, asr #17
   17240:	subsle	r2, r0, r0, lsl #16
   17244:			; <UNDEFINED> instruction: 0xf8c93001
   17248:	mrslt	r0, (UNDEF: 76)
   1724c:	teqlt	fp, r3, lsr #16
   17250:	strbmi	r4, [sl], -r1, lsr #12
   17254:	svccc	0x0004f842
   17258:	svccc	0x0004f851
   1725c:	mvnsle	r2, r0, lsl #22
   17260:	ldrdlt	pc, [r4], #143	; 0x8f
   17264:	svccc	0x00fff1b8
   17268:	beq	3536a4 <__assert_fail@plt+0x350b10>
   1726c:	streq	pc, [r0], #-79	; 0xffffffb1
   17270:	strdle	r4, [r7], -fp
   17274:	cfstrscs	mvf3, [r3], {1}
   17278:			; <UNDEFINED> instruction: 0xf85ad019
   1727c:			; <UNDEFINED> instruction: 0xf1b88b04
   17280:	ldrshle	r3, [r7, #255]!	; 0xff
   17284:	ldrbmi	r1, [r8], -r1, lsr #28
   17288:	tstcs	r1, r8, lsl pc
   1728c:	b	fee55240 <__assert_fail@plt+0xfee526ac>
   17290:	stceq	8, cr15, [r4], {74}	; 0x4a
   17294:	mvnle	r3, r1
   17298:	b	ff15524c <__assert_fail@plt+0xff1526b8>
   1729c:			; <UNDEFINED> instruction: 0xf7eb6800
   172a0:			; <UNDEFINED> instruction: 0x4659ea16
   172a4:	stmdami	r1!, {r1, r9, sl, lr}
   172a8:			; <UNDEFINED> instruction: 0xf7f64478
   172ac:			; <UNDEFINED> instruction: 0xf10dff2f
   172b0:	strcs	r0, [r0], #-2056	; 0xfffff7f8
   172b4:	bleq	15541c <__assert_fail@plt+0x152888>
   172b8:	andle	r4, r4, r0, lsr #5
   172bc:			; <UNDEFINED> instruction: 0xf7eb4621
   172c0:	andcc	lr, r1, r2, lsl r9
   172c4:	strcc	sp, [r1], #-21	; 0xffffffeb
   172c8:	mvnsle	r2, r3, lsl #24
   172cc:			; <UNDEFINED> instruction: 0x46204639
   172d0:			; <UNDEFINED> instruction: 0xff58f7ff
   172d4:	ldrmi	fp, [r0, r6, lsl #2]!
   172d8:	strtmi	r4, [r8], -r9, asr #12
   172dc:	b	fe2d5290 <__assert_fail@plt+0xfe2d26fc>
   172e0:			; <UNDEFINED> instruction: 0xf7eb207f
   172e4:	strtmi	lr, [r8], -r6, lsr #17
   172e8:	bl	45529c <__assert_fail@plt+0x452708>
   172ec:	andeq	pc, r0, r9, asr #17
   172f0:			; <UNDEFINED> instruction: 0xb124e7ab
   172f4:	andsle	r2, r0, r1, lsl #24
   172f8:	ldrbtmi	r4, [r9], #-2317	; 0xfffff6f3
   172fc:	stmdbmi	sp, {r0, sp, lr, pc}
   17300:	tstls	r1, r9, ror r4
   17304:	b	fe3d52b8 <__assert_fail@plt+0xfe3d2724>
   17308:			; <UNDEFINED> instruction: 0xf7eb6800
   1730c:	stmdbls	r1, {r5, r6, r7, r8, fp, sp, lr, pc}
   17310:	stmdami	r9, {r1, r9, sl, lr}
   17314:			; <UNDEFINED> instruction: 0xf7f64478
   17318:	stmdbmi	r8, {r0, r3, r4, r5, r6, r7, r9, sl, fp, ip, sp, lr, pc}
   1731c:			; <UNDEFINED> instruction: 0xe7f04479
   17320:	andeq	r7, r1, r8, asr #21
   17324:	andeq	r0, r0, r0, lsl #6
   17328:	andeq	r4, r0, r0, lsr #19
   1732c:	andeq	r6, r0, r8, lsl r6
   17330:	andeq	r6, r0, r2, asr #11
   17334:	andeq	r5, r0, ip, lsl sl
   17338:	andeq	r6, r0, r8, asr #11
   1733c:	muleq	r0, ip, r5
   17340:	blmi	ba9bfc <__assert_fail@plt+0xba7068>
   17344:	push	{r1, r3, r4, r5, r6, sl, lr}
   17348:			; <UNDEFINED> instruction: 0xb09c47f0
   1734c:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   17350:			; <UNDEFINED> instruction: 0xf04f931b
   17354:			; <UNDEFINED> instruction: 0xf7ff0300
   17358:			; <UNDEFINED> instruction: 0x2104feb3
   1735c:	eorcs	r4, r0, r1, lsl #13
   17360:	svc	0x008cf7ea
   17364:	orrslt	r4, r0, #128, 12	; 0x8000000
   17368:	svceq	0x0000f1b9
   1736c:	strcs	sp, [r0, #-3387]	; 0xfffff2c5
   17370:	strtmi	r4, [ip], -sl, ror #13
   17374:	ands	r2, r6, r0, lsr #12
   17378:	adcsmi	r1, r7, #28416	; 0x6f00
   1737c:			; <UNDEFINED> instruction: 0xf5b6d30d
   17380:	strbmi	r7, [r0], -r0, lsl #31
   17384:			; <UNDEFINED> instruction: 0x2320bf34
   17388:	orrvc	pc, r0, #1325400064	; 0x4f000000
   1738c:	adcseq	r4, r1, lr, lsl r4
   17390:	ldm	sl!, {r0, r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   17394:	movtlt	r4, #1539	; 0x603
   17398:			; <UNDEFINED> instruction: 0xf8484680
   1739c:	strcc	r4, [r1], #-37	; 0xffffffdb
   173a0:	ldrtmi	r4, [sp], -r1, lsr #11
   173a4:	ldrbmi	sp, [r2], -lr
   173a8:	andcs	r4, r3, r1, lsr #12
   173ac:	ldm	r4!, {r0, r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   173b0:	mvnle	r3, r1
   173b4:	b	dd5368 <__assert_fail@plt+0xdd27d4>
   173b8:	blcs	2713cc <__assert_fail@plt+0x26e838>
   173bc:	strcc	sp, [r1], #-476	; 0xfffffe24
   173c0:	mvnsle	r4, r1, lsr #11
   173c4:	streq	lr, [r5, #2824]	; 0xb08
   173c8:	mvnscc	pc, #79	; 0x4f
   173cc:	bmi	32f480 <__assert_fail@plt+0x32c8ec>
   173d0:	ldrbtmi	r4, [sl], #-2826	; 0xfffff4f6
   173d4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   173d8:	subsmi	r9, sl, fp, lsl fp
   173dc:	strbmi	sp, [r0], -sl, lsl #2
   173e0:	pop	{r2, r3, r4, ip, sp, pc}
   173e4:			; <UNDEFINED> instruction: 0x460587f0
   173e8:	strbmi	lr, [r0], -lr, ror #15
   173ec:			; <UNDEFINED> instruction: 0xf7ea4698
   173f0:			; <UNDEFINED> instruction: 0xe7eceffc
   173f4:	stmda	r4!, {r0, r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   173f8:	andeq	r7, r1, r0, lsl #19
   173fc:	andeq	r0, r0, r0, lsl #6
   17400:	strdeq	r7, [r1], -r2
   17404:	tstlt	r9, r3, lsl r6
   17408:	ldr	r2, [r9, #512]!	; 0x200
   1740c:	svclt	0x0000e638
   17410:	tstlt	r9, r3, lsl r6
   17414:	ldr	r2, [r3, #513]!	; 0x201
   17418:	svclt	0x0000e632
   1741c:	svclt	0x0000e630
   17420:	svcmi	0x00f0e92d
   17424:	mcrmi	0, 4, fp, cr13, cr5, {4}
   17428:	stmib	sp, {r0, r1, r2, r3, r9, sl, lr}^
   1742c:	strmi	r7, [r6], r7, lsl #4
   17430:	bmi	fe2e8630 <__assert_fail@plt+0xfe2e5a9c>
   17434:			; <UNDEFINED> instruction: 0xf10d9309
   17438:	ldm	r6, {r2, r4, r5, sl, fp}
   1743c:	ldrbtmi	r0, [sl], #-3
   17440:			; <UNDEFINED> instruction: 0xf10d4b88
   17444:	vldrls.16	s0, [pc, #-120]	; 173d4 <__assert_fail@plt+0x14840>	; <UNPREDICTABLE>
   17448:	stmdaeq	r4, {r0, r2, r3, r8, ip, sp, lr, pc}^
   1744c:	ands	pc, r8, sp, asr #17
   17450:	andeq	lr, r3, ip, lsl #17
   17454:	ldmpl	r3, {r1, r2, r3, r4, sl, fp, ip, pc}^
   17458:			; <UNDEFINED> instruction: 0xf8df2200
   1745c:	ldmdavs	fp, {r2, r3, r9, ip, sp, pc}
   17460:			; <UNDEFINED> instruction: 0xf04f9313
   17464:	ldmib	sp, {r8, r9}^
   17468:	ldrbtmi	r6, [fp], #1824	; 0x720
   1746c:	ldrdge	pc, [r8], sp
   17470:	movwne	pc, #964	; 0x3c4	; <UNPREDICTABLE>
   17474:	andeq	lr, r3, r9, lsl #17
   17478:	andcs	lr, sl, #3358720	; 0x334000
   1747c:	andeq	lr, r3, r8, lsl #17
   17480:	tstlt	r5, ip, lsl #4
   17484:	tstlt	lr, sl, lsr #32
   17488:	eorsvs	r2, r2, r0, lsl #4
   1748c:	andcs	fp, r0, #-1073741821	; 0xc0000003
   17490:			; <UNDEFINED> instruction: 0xf04f603a
   17494:			; <UNDEFINED> instruction: 0xf8ca32ff
   17498:	mrslt	r2, (UNDEF: 77)
   1749c:	strbtmi	sl, [r0], -sl, lsl #18
   174a0:	movwls	r2, #20993	; 0x5201
   174a4:	stc2l	7, cr15, [ip, #-1020]!	; 0xfffffc04
   174a8:	strmi	r9, [r4], -r5, lsl #22
   174ac:	teqle	r6, r0, lsl #16
   174b0:	stmdbge	fp, {r1, r2, r3, r6, r8, ip, sp, pc}
   174b4:	andcs	r4, r0, #72, 12	; 0x4800000
   174b8:			; <UNDEFINED> instruction: 0xf7ff9305
   174bc:	blls	196a48 <__assert_fail@plt+0x193eb4>
   174c0:	stmdacs	r0, {r2, r9, sl, lr}
   174c4:	teqlt	pc, ip, asr #2
   174c8:	strbmi	sl, [r0], -ip, lsl #18
   174cc:			; <UNDEFINED> instruction: 0xf7ff2200
   174d0:			; <UNDEFINED> instruction: 0x4604fd57
   174d4:			; <UNDEFINED> instruction: 0xd12e2800
   174d8:	b	15d548c <__assert_fail@plt+0x15d28f8>
   174dc:			; <UNDEFINED> instruction: 0xf8ca1c44
   174e0:	suble	r0, r6, r0
   174e4:			; <UNDEFINED> instruction: 0xf0002800
   174e8:	stmdals	sp, {r5, r7, pc}
   174ec:	andle	r1, r1, r1, asr #24
   174f0:	bl	ad54a4 <__assert_fail@plt+0xad2910>
   174f4:	mcrrne	8, 1, r9, r2, cr0
   174f8:			; <UNDEFINED> instruction: 0xf7ebd001
   174fc:	ldmdals	r2, {r1, r2, r5, r8, r9, fp, sp, lr, pc}
   17500:	andle	r1, r1, r3, asr #24
   17504:	bl	8554b8 <__assert_fail@plt+0x852924>
   17508:	blls	2c3944 <__assert_fail@plt+0x2c0db0>
   1750c:	tstlt	lr, fp, lsr #32
   17510:	eorsvs	r9, r3, fp, lsl #22
   17514:	tstlt	r7, ip, lsr r6
   17518:	strcs	r9, [r0], #-2828	; 0xfffff4f4
   1751c:	bmi	14ef610 <__assert_fail@plt+0x14eca7c>
   17520:	ldrbtmi	r4, [sl], #-2896	; 0xfffff4b0
   17524:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   17528:	subsmi	r9, sl, r3, lsl fp
   1752c:			; <UNDEFINED> instruction: 0x4620d17b
   17530:	pop	{r0, r2, r4, ip, sp, pc}
   17534:	stmdals	sl, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   17538:	subsle	r2, r0, r0, lsl #16
   1753c:	ldmda	sl!, {r0, r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   17540:	mcrrne	8, 0, r9, r7, cr13
   17544:			; <UNDEFINED> instruction: 0xf7ebd001
   17548:	stmdals	fp, {r8, r9, fp, sp, lr, pc}
   1754c:	suble	r2, ip, r0, lsl #16
   17550:	ldmda	r0!, {r0, r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   17554:	mcrrne	8, 1, r9, r5, cr0
   17558:			; <UNDEFINED> instruction: 0xf7ebd0e1
   1755c:			; <UNDEFINED> instruction: 0xe7deeaf6
   17560:	stmdacs	r0, {r1, r3, fp, ip, pc}
   17564:			; <UNDEFINED> instruction: 0xf7ebd047
   17568:	stmdals	sp, {r1, r2, r5, r6, fp, sp, lr, pc}
   1756c:	sbcsle	r1, r6, r2, asr #24
   17570:	blmi	1011544 <__assert_fail@plt+0x100e9b0>
   17574:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
   17578:			; <UNDEFINED> instruction: 0xf7eb681d
   1757c:	strmi	lr, [r4], -sl, lsr #18
   17580:	strteq	fp, [sp], -r8, lsr #2
   17584:			; <UNDEFINED> instruction: 0xf005b280
   17588:	b	1168d88 <__assert_fail@plt+0x11661f4>
   1758c:	ldmdbmi	r9!, {sl}
   17590:	andcs	r2, r0, r5, lsl #4
   17594:			; <UNDEFINED> instruction: 0xf7ea4479
   17598:	strmi	lr, [r5], -lr, lsl #31
   1759c:			; <UNDEFINED> instruction: 0xf7eb4620
   175a0:			; <UNDEFINED> instruction: 0x4601ea3c
   175a4:			; <UNDEFINED> instruction: 0xf7f64628
   175a8:	stmdals	sl, {r0, r2, r4, r5, r6, r8, sl, fp, ip, sp, lr, pc}
   175ac:			; <UNDEFINED> instruction: 0xf7ebb348
   175b0:	stmdals	sp, {r1, r6, fp, sp, lr, pc}
   175b4:	andle	r1, r1, r2, asr #24
   175b8:	b	ff1d556c <__assert_fail@plt+0xff1d29d8>
   175bc:	teqlt	r0, #720896	; 0xb0000
   175c0:	ldmda	r8!, {r0, r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   175c4:	mcrrne	8, 1, r9, r7, cr0
   175c8:			; <UNDEFINED> instruction: 0xf7ebd001
   175cc:	stmdals	ip, {r1, r2, r3, r4, r5, r7, r9, fp, sp, lr, pc}
   175d0:			; <UNDEFINED> instruction: 0xf7ebb318
   175d4:	ldmdals	r2, {r4, r5, fp, sp, lr, pc}
   175d8:	adcle	r1, r0, r5, asr #24
   175dc:	stmdals	lr, {r0, r2, r3, r4, r5, r7, r8, r9, sl, sp, lr, pc}
   175e0:	adcle	r1, sp, r3, asr #24
   175e4:	b	fec55598 <__assert_fail@plt+0xfec52a04>
   175e8:	stmdals	pc, {r1, r3, r5, r7, r8, r9, sl, sp, lr, pc}	; <UNPREDICTABLE>
   175ec:	adcsle	r1, r1, r6, asr #24
   175f0:	b	fead55a4 <__assert_fail@plt+0xfead2a10>
   175f4:	stmdals	lr, {r1, r2, r3, r5, r7, r8, r9, sl, sp, lr, pc}
   175f8:	adcsle	r1, r6, r1, asr #24
   175fc:	b	fe9555b0 <__assert_fail@plt+0xfe952a1c>
   17600:	stmdals	lr, {r0, r1, r4, r5, r7, r8, r9, sl, sp, lr, pc}
   17604:	sbcsle	r1, r4, r1, asr #24
   17608:	b	fe7d55bc <__assert_fail@plt+0xfe7d2a28>
   1760c:	stmdals	pc, {r0, r4, r6, r7, r8, r9, sl, sp, lr, pc}	; <UNPREDICTABLE>
   17610:	sbcsle	r1, r7, r3, asr #24
   17614:	b	fe6555c8 <__assert_fail@plt+0xfe652a34>
   17618:	ldmdals	r1, {r2, r4, r6, r7, r8, r9, sl, sp, lr, pc}
   1761c:	sbcsle	r1, sl, r6, asr #24
   17620:	b	fe4d55d4 <__assert_fail@plt+0xfe4d2a40>
   17624:			; <UNDEFINED> instruction: 0xf7eae7d7
   17628:	andscs	lr, r9, ip, asr #30
   1762c:	b	8555e0 <__assert_fail@plt+0x852a4c>
   17630:			; <UNDEFINED> instruction: 0xf7eb980a
   17634:	stmdals	fp, {fp, sp, lr, pc}
   17638:	svc	0x00fcf7ea
   1763c:			; <UNDEFINED> instruction: 0xf7ea980c
   17640:	bls	293630 <__assert_fail@plt+0x290a9c>
   17644:	stmdals	r6, {r1, r4, r8, r9, fp, ip, pc}
   17648:	ldmib	sp, {r1, r9, ip, pc}^
   1764c:	movwls	r1, #519	; 0x207
   17650:	andls	r9, r1, #16, 22	; 0x4000
   17654:			; <UNDEFINED> instruction: 0xf7ff9a0d
   17658:	svclt	0x0000fdc9
   1765c:	strdeq	r6, [r0], -r8
   17660:	andeq	r7, r1, r6, lsl #17
   17664:	andeq	r0, r0, r0, lsl #6
   17668:	andeq	r7, r1, sl, asr r8
   1766c:	andeq	r7, r1, r2, lsr #15
   17670:	andeq	r0, r0, r4, lsr #6
   17674:	andeq	r6, r0, r0, ror #6
   17678:	mvnsmi	lr, #737280	; 0xb4000
   1767c:	ldrmi	fp, [r0], r5, lsl #1
   17680:	mcrls	6, 0, r4, cr13, cr9, {4}
   17684:	strmi	r4, [pc], -r5, lsl #12
   17688:	ldmdb	lr!, {r0, r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1768c:	ldrbtmi	r4, [fp], #-2844	; 0xfffff4e4
   17690:	eorsvs	r1, r0, r2, asr #24
   17694:	strmi	sp, [r4], -r6
   17698:	strcs	fp, [r0], #-800	; 0xfffffce0
   1769c:	andlt	r4, r5, r0, lsr #12
   176a0:	mvnshi	lr, #12386304	; 0xbd0000
   176a4:	ldmpl	fp, {r0, r1, r2, r4, r9, fp, lr}
   176a8:			; <UNDEFINED> instruction: 0xf7eb681d
   176ac:			; <UNDEFINED> instruction: 0x4604e892
   176b0:	strteq	fp, [sp], -r0, lsr #2
   176b4:			; <UNDEFINED> instruction: 0xf005b284
   176b8:	movwmi	r4, #16638	; 0x40fe
   176bc:	andcs	r4, r5, #294912	; 0x48000
   176c0:	ldrbtmi	r2, [r9], #-0
   176c4:	cdp	7, 15, cr15, cr6, cr10, {7}
   176c8:			; <UNDEFINED> instruction: 0xf7eb4605
   176cc:	stmdavs	r0, {r2, r3, r5, r7, fp, sp, lr, pc}
   176d0:	svc	0x00fcf7ea
   176d4:	strtmi	r4, [r8], -r1, lsl #12
   176d8:	ldc2l	7, cr15, [ip], {246}	; 0xf6
   176dc:	andlt	r4, r5, r0, lsr #12
   176e0:	mvnshi	lr, #12386304	; 0xbd0000
   176e4:			; <UNDEFINED> instruction: 0xf7eb2019
   176e8:	bls	351e00 <__assert_fail@plt+0x34f26c>
   176ec:	ldrtmi	r4, [r9], -fp, asr #12
   176f0:	stmib	sp, {r3, r5, r9, sl, lr}^
   176f4:	andls	r4, r0, #16777216	; 0x1000000
   176f8:			; <UNDEFINED> instruction: 0xf7ff4642
   176fc:	svclt	0x0000fd77
   17700:	andeq	r7, r1, r6, lsr r6
   17704:	andeq	r0, r0, r4, lsr #6
   17708:	andeq	r6, r0, r2, lsr r2
   1770c:	mvnsmi	lr, #737280	; 0xb4000
   17710:	stmdami	r2, {r0, r7, r9, sl, lr}^
   17714:	stmdbmi	r2, {r1, r2, r3, r9, sl, lr}^
   17718:	ldrbtmi	fp, [r8], #-131	; 0xffffff7d
   1771c:	stmdapl	r1, {r3, r4, r7, r9, sl, lr}^
   17720:	tstls	r1, r9, lsl #16
   17724:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
   17728:			; <UNDEFINED> instruction: 0xf04fb11b
   1772c:			; <UNDEFINED> instruction: 0xf8c833ff
   17730:	ldclne	0, cr3, [r1], #-0
   17734:	blx	feccb894 <__assert_fail@plt+0xfecc8d00>
   17738:	strbtmi	pc, [pc], -r2, lsl #11	; <UNPREDICTABLE>
   1773c:	and	r0, r5, sp, ror #18
   17740:	ldmda	r0!, {r0, r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   17744:	stmdavs	r0, {r2, r9, sl, lr}
   17748:			; <UNDEFINED> instruction: 0xd12e2804
   1774c:	ldrtmi	r4, [r9], -sl, lsr #12
   17750:			; <UNDEFINED> instruction: 0xf7ea4630
   17754:	mcrrne	15, 5, lr, r3, cr2
   17758:	ldmdblt	r8, {r1, r4, r5, r6, r7, ip, lr, pc}^
   1775c:	bmi	c5f85c <__assert_fail@plt+0xc5ccc8>
   17760:	ldrbtmi	r4, [sl], #-2863	; 0xfffff4d1
   17764:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   17768:	subsmi	r9, sl, r1, lsl #22
   1776c:	andlt	sp, r3, r4, asr r1
   17770:	mvnshi	lr, #12386304	; 0xbd0000
   17774:			; <UNDEFINED> instruction: 0xf0109800
   17778:	tstle	fp, pc, ror r2
   1777c:	andcs	pc, r7, r0, asr #7
   17780:	eorsle	r2, r1, pc, ror r8
   17784:			; <UNDEFINED> instruction: 0xf1b8b340
   17788:	eorsle	r0, r8, r0, lsl #30
   1778c:	andeq	pc, r0, r8, asr #17
   17790:	strb	r2, [r4, r1]!
   17794:	andcs	r4, r5, #36, 18	; 0x90000
   17798:	ldrbtmi	r2, [r9], #-0
   1779c:	cdp	7, 8, cr15, cr10, cr10, {7}
   177a0:			; <UNDEFINED> instruction: 0xf7f64649
   177a4:	andcs	pc, r1, r7, ror ip	; <UNPREDICTABLE>
   177a8:			; <UNDEFINED> instruction: 0xf7eae7d9
   177ac:	ldmdbmi	pc, {r1, r2, r3, r8, r9, sl, fp, sp, lr, pc}	; <UNPREDICTABLE>
   177b0:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   177b4:	andcs	r4, r0, r5, lsl #12
   177b8:	cdp	7, 7, cr15, cr12, cr10, {7}
   177bc:	stmdavs	r0!, {r0, r1, r2, r9, sl, lr}
   177c0:	svc	0x0084f7ea
   177c4:			; <UNDEFINED> instruction: 0x46024631
   177c8:			; <UNDEFINED> instruction: 0xf7f64638
   177cc:	adclt	pc, r8, #25344	; 0x6300
   177d0:	bicle	r2, r4, r0, lsl #26
   177d4:	strb	r2, [r2, r0]
   177d8:	svceq	0x0000f1b8
   177dc:			; <UNDEFINED> instruction: 0xf8c8d0fa
   177e0:	ldr	r0, [ip, r0]!
   177e4:			; <UNDEFINED> instruction: 0xe7ba2037
   177e8:			; <UNDEFINED> instruction: 0x46104911
   177ec:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   177f0:	cdp	7, 6, cr15, cr0, cr10, {7}
   177f4:			; <UNDEFINED> instruction: 0xf7f64649
   177f8:	rsbscs	pc, r3, sp, asr #24
   177fc:	stmdbmi	sp, {r0, r1, r2, r3, r5, r7, r8, r9, sl, sp, lr, pc}
   17800:	strbmi	r2, [r0], -r5, lsl #4
   17804:			; <UNDEFINED> instruction: 0xf7ea4479
   17808:			; <UNDEFINED> instruction: 0xf89dee56
   1780c:	strbmi	r2, [r9], -r1
   17810:	mcrr2	7, 15, pc, r0, cr6	; <UNPREDICTABLE>
   17814:	str	r2, [r2, r1]!
   17818:	cdp	7, 5, cr15, cr2, cr10, {7}
   1781c:	andeq	r7, r1, sl, lsr #11
   17820:	andeq	r0, r0, r0, lsl #6
   17824:	andeq	r7, r1, r2, ror #10
   17828:	andeq	r6, r0, r6, asr #3
   1782c:	andeq	r6, r0, lr, asr #3
   17830:	andeq	r6, r0, r2, lsr #2
   17834:	andeq	r6, r0, r8, lsr r1
   17838:	svcmi	0x00f0e92d
   1783c:	ldrmi	fp, [r1], fp, lsl #1
   17840:	movwls	r4, #23189	; 0x5a95
   17844:	ldcls	6, cr4, [r4, #-48]	; 0xffffffd0
   17848:	blmi	fe528a38 <__assert_fail@plt+0xfe525ea4>
   1784c:	strls	r9, [r2, #-6]
   17850:	sublt	pc, ip, #14614528	; 0xdf0000
   17854:	ldrbtmi	r5, [fp], #2259	; 0x8d3
   17858:	movwls	r6, #38939	; 0x981b
   1785c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   17860:			; <UNDEFINED> instruction: 0xf0002d00
   17864:	movwcs	r8, #247	; 0xf7
   17868:			; <UNDEFINED> instruction: 0xf1b99304
   1786c:			; <UNDEFINED> instruction: 0xf0000f00
   17870:	svcne	0x002680fa
   17874:	strls	r9, [r3], -r2, lsl #22
   17878:			; <UNDEFINED> instruction: 0xf85646ca
   1787c:	blcc	11f494 <__assert_fail@plt+0x11c900>
   17880:	movwls	r2, #29696	; 0x7400
   17884:	ldrmi	r1, [r8], r8, asr #24
   17888:	blmi	fe1cb910 <__assert_fail@plt+0xfe1c8d7c>
   1788c:	andvc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
   17890:			; <UNDEFINED> instruction: 0xb32b683b
   17894:	and	r4, r2, sp, lsr r6
   17898:	streq	pc, [r8, #-256]	; 0xffffff00
   1789c:	ldmdavs	sl, {r0, r1, r8, r9, ip, sp, pc}
   178a0:	ldmvs	fp, {r3, r4, r9, sl, lr}
   178a4:			; <UNDEFINED> instruction: 0xd1f74291
   178a8:	stclne	0, cr6, [r5], #-172	; 0xffffff54
   178ac:			; <UNDEFINED> instruction: 0xf10a6843
   178b0:	movwls	r3, #6911	; 0x1aff
   178b4:	ldcl	7, cr15, [lr, #936]	; 0x3a8
   178b8:	strmi	r9, [r9, #2817]!	; 0xb01
   178bc:	svccc	0x0004f848
   178c0:			; <UNDEFINED> instruction: 0xf856d015
   178c4:	strtmi	r1, [ip], -r4, lsl #30
   178c8:	bicsle	r1, lr, r8, asr #24
   178cc:			; <UNDEFINED> instruction: 0xf85b4b76
   178d0:	ldmdavs	r8, {r0, r1, ip, sp}
   178d4:			; <UNDEFINED> instruction: 0xf0000600
   178d8:			; <UNDEFINED> instruction: 0xf04040fe
   178dc:	adds	r0, r2, r7, lsr r0
   178e0:			; <UNDEFINED> instruction: 0xf04f1c65
   178e4:	strmi	r3, [r9, #1023]!	; 0x3ff
   178e8:	svccc	0x0004f848
   178ec:			; <UNDEFINED> instruction: 0xf1bad1e9
   178f0:	eorsle	r0, r3, r0, lsl #30
   178f4:			; <UNDEFINED> instruction: 0xf10d9b05
   178f8:	blx	fecd9980 <__assert_fail@plt+0xfecd6dec>
   178fc:	ldmdbeq	r6!, {r0, r1, r7, r9, sl, ip, sp, lr, pc}^
   17900:			; <UNDEFINED> instruction: 0xf7eae004
   17904:	stmdavs	r3, {r4, r7, r8, r9, sl, fp, sp, lr, pc}
   17908:			; <UNDEFINED> instruction: 0xd12a2b04
   1790c:			; <UNDEFINED> instruction: 0x46414632
   17910:	rscscc	pc, pc, pc, asr #32
   17914:	cdp	7, 7, cr15, cr0, cr10, {7}
   17918:	svccc	0x00fff1b0
   1791c:	rscsle	r4, r0, r3, lsl #13
   17920:			; <UNDEFINED> instruction: 0xf0002800
   17924:	stmdals	r3, {r1, r5, r7, pc}
   17928:	and	r2, r4, r0, lsl #6
   1792c:			; <UNDEFINED> instruction: 0xf10342a3
   17930:	rsbsle	r0, r8, r1, lsl #4
   17934:			; <UNDEFINED> instruction: 0xf8504613
   17938:	ldrbmi	r2, [sl, #-3844]	; 0xfffff0fc
   1793c:	addsmi	sp, sp, #-2147483587	; 0x8000003d
   17940:	bls	cbb0c <__assert_fail@plt+0xc8f78>
   17944:	eorcs	pc, r3, r2, asr r8	; <UNPREDICTABLE>
   17948:			; <UNDEFINED> instruction: 0xf0403201
   1794c:	bls	237b98 <__assert_fail@plt+0x235004>
   17950:	beq	94040 <__assert_fail@plt+0x914ac>
   17954:			; <UNDEFINED> instruction: 0xf8419902
   17958:	bicsle	r2, r7, r3, lsr #32
   1795c:	bleq	53aa0 <__assert_fail@plt+0x50f0c>
   17960:			; <UNDEFINED> instruction: 0x461ae015
   17964:	ldrmi	r4, [r0], -r3, lsl #12
   17968:			; <UNDEFINED> instruction: 0xf7ea9301
   1796c:	stmdbmi	pc, {r1, r2, r3, r5, r9, sl, fp, sp, lr, pc}^	; <UNPREDICTABLE>
   17970:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   17974:	andcs	r4, r0, r3, lsl #13
   17978:	ldc	7, cr15, [ip, #936]	; 0x3a8
   1797c:	strmi	r9, [r4], -r1, lsl #22
   17980:			; <UNDEFINED> instruction: 0xf7ea6818
   17984:	strmi	lr, [r1], -r4, lsr #29
   17988:			; <UNDEFINED> instruction: 0xf7f64620
   1798c:	vstrmi	d31, [r8, #-524]	; 0xfffffdf4
   17990:	cdpmi	12, 4, cr9, cr8, cr6, {0}
   17994:	svcmi	0x0048447d
   17998:	stmibeq	r9, {r2, r8, r9, fp, sp, lr, pc}
   1799c:			; <UNDEFINED> instruction: 0x801cf8dd
   179a0:	ldrbtmi	r4, [pc], #-1150	; 179a8 <__assert_fail@plt+0x14e14>
   179a4:	strtmi	lr, [r9], -ip
   179a8:	andcs	r2, r0, r5, lsl #4
   179ac:	bleq	93af0 <__assert_fail@plt+0x90f5c>
   179b0:	stc	7, cr15, [r0, #936]	; 0x3a8
   179b4:			; <UNDEFINED> instruction: 0xf7f66821
   179b8:	strcc	pc, [r4], #-2925	; 0xfffff493
   179bc:	andsle	r4, sp, r1, lsr #11
   179c0:	svccc	0x0004f858
   179c4:	rscsle	r1, r8, sl, asr ip
   179c8:	rsbseq	pc, pc, r3, lsl r0	; <UNPREDICTABLE>
   179cc:	vmla.f<illegal width 8>	<illegal reg q14.5>, <illegal reg q9.5>, d3[6]
   179d0:	blcs	1fe05f4 <__assert_fail@plt+0x1fdda60>
   179d4:	blcs	4baac <__assert_fail@plt+0x48f18>
   179d8:	bls	14bd9c <__assert_fail@plt+0x149208>
   179dc:	andcs	fp, r5, #-2147483588	; 0x8000003c
   179e0:			; <UNDEFINED> instruction: 0xf7ea4631
   179e4:	strcc	lr, [r4], #-3432	; 0xfffff298
   179e8:	stcne	8, cr15, [r4], {84}	; 0x54
   179ec:	bleq	93b30 <__assert_fail@plt+0x90f9c>
   179f0:	mulcs	r1, r8, r8
   179f4:	blx	13d59d6 <__assert_fail@plt+0x13d2e42>
   179f8:	mvnle	r4, r1, lsr #11
   179fc:			; <UNDEFINED> instruction: 0xf7ea9804
   17a00:	blx	812ef0 <__assert_fail@plt+0x81035c>
   17a04:	bmi	b93c38 <__assert_fail@plt+0xb910a4>
   17a08:	ldrbtmi	r4, [sl], #-2852	; 0xfffff4dc
   17a0c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   17a10:	subsmi	r9, sl, r9, lsl #22
   17a14:	andlt	sp, fp, r7, lsr r1
   17a18:	svchi	0x00f0e8bd
   17a1c:	bleq	93b60 <__assert_fail@plt+0x90fcc>
   17a20:	andcc	pc, r0, r8, asr #17
   17a24:	bls	251950 <__assert_fail@plt+0x24edbc>
   17a28:	andls	r2, r1, #12
   17a2c:	mcrr	7, 14, pc, r2, cr10	; <UNPREDICTABLE>
   17a30:	cmplt	r0, #4096	; 0x1000
   17a34:	stmib	r0, {r0, r1, r3, r4, r5, fp, sp, lr}^
   17a38:	eorsvs	fp, r8, r0, lsl #4
   17a3c:	strb	r6, [r5, -r3, lsl #1]!
   17a40:	andcs	r4, r5, #59768832	; 0x3900000
   17a44:	ldc	7, cr15, [r6, #-936]!	; 0xfffffc58
   17a48:			; <UNDEFINED> instruction: 0xf04f6821
   17a4c:			; <UNDEFINED> instruction: 0xf7f60b73
   17a50:	ldr	pc, [r2, r1, lsr #22]!
   17a54:	addeq	lr, r9, pc, asr #20
   17a58:	stc	7, cr15, [ip], #-936	; 0xfffffc58
   17a5c:	cmnlt	r8, r2
   17a60:	movwls	r9, #19202	; 0x4b02
   17a64:	strbmi	lr, [fp], r1, lsl #14
   17a68:			; <UNDEFINED> instruction: 0xf04fe7c8
   17a6c:			; <UNDEFINED> instruction: 0xe78e0b3e
   17a70:			; <UNDEFINED> instruction: 0x46594813
   17a74:	bleq	93bb8 <__assert_fail@plt+0x91024>
   17a78:			; <UNDEFINED> instruction: 0xf7f64478
   17a7c:	str	pc, [r6, fp, lsl #22]
   17a80:	cdp	7, 10, cr15, cr6, cr10, {7}
   17a84:			; <UNDEFINED> instruction: 0xf7eae7bf
   17a88:			; <UNDEFINED> instruction: 0xf7eaed1c
   17a8c:	strmi	lr, [r3], r2, lsr #29
   17a90:			; <UNDEFINED> instruction: 0xf47f2800
   17a94:			; <UNDEFINED> instruction: 0xe739af7c
   17a98:	andeq	r7, r1, ip, ror r4
   17a9c:	andeq	r0, r0, r0, lsl #6
   17aa0:	andeq	r7, r1, lr, ror #8
   17aa4:	andeq	r0, r0, ip, lsl r3
   17aa8:	andeq	r0, r0, r4, lsr #6
   17aac:	andeq	r6, r0, r2, asr r0
   17ab0:	andeq	r5, r0, ip, asr #31
   17ab4:	muleq	r0, ip, pc	; <UNPREDICTABLE>
   17ab8:	andeq	r5, r0, lr, ror #30
   17abc:			; <UNDEFINED> instruction: 0x000172ba
   17ac0:	andeq	r5, r0, r8, lsr pc
   17ac4:	svclt	0x00004770
   17ac8:	mvnsmi	lr, sp, lsr #18
   17acc:	strmi	fp, [pc], -r4, lsl #1
   17ad0:			; <UNDEFINED> instruction: 0x46054616
   17ad4:	ldcl	7, cr15, [r2], #-936	; 0xfffffc58
   17ad8:			; <UNDEFINED> instruction: 0x811cf8df
   17adc:			; <UNDEFINED> instruction: 0x460444f8
   17ae0:	stcl	7, cr15, [r2, #-936]	; 0xfffffc58
   17ae4:	andle	r4, fp, r4, lsl #5
   17ae8:			; <UNDEFINED> instruction: 0xf8584b44
   17aec:	ldmdavs	r8, {r0, r1, ip, sp}
   17af0:			; <UNDEFINED> instruction: 0xf0000600
   17af4:			; <UNDEFINED> instruction: 0xf04040fe
   17af8:	andlt	r0, r4, fp, lsr r0
   17afc:	ldrhhi	lr, [r0, #141]!	; 0x8d
   17b00:	strtmi	r2, [r8], -r1, lsl #2
   17b04:	svc	0x0008f7ea
   17b08:	ldmiblt	r8, {r2, r9, sl, lr}^
   17b0c:	svc	0x003cf7ea
   17b10:	eorle	r1, lr, r2, asr #24
   17b14:	andscs	fp, r9, r8, lsl fp
   17b18:	svc	0x00aaf7ea
   17b1c:	cdp	7, 4, cr15, cr4, cr10, {7}
   17b20:	subsle	r3, r0, r1
   17b24:	ldrbtmi	r4, [r8], #-2102	; 0xfffff7ca
   17b28:	ldc	7, cr15, [r2, #-936]	; 0xfffffc58
   17b2c:	stmdacs	r0, {r2, r9, sl, lr}
   17b30:			; <UNDEFINED> instruction: 0xf7ead149
   17b34:	mcrrne	15, 2, lr, r3, cr10
   17b38:	stmdacs	r0, {r0, r2, r6, ip, lr, pc}
   17b3c:	strtmi	sp, [r0], -r6, asr #32
   17b40:	ldcl	7, cr15, [r6], #-936	; 0xfffffc58
   17b44:			; <UNDEFINED> instruction: 0xf8584b2d
   17b48:	ldmdavs	ip, {r0, r1, ip, sp}
   17b4c:	cdp	7, 4, cr15, cr0, cr10, {7}
   17b50:			; <UNDEFINED> instruction: 0x0624b158
   17b54:			; <UNDEFINED> instruction: 0xf004b282
   17b58:	tstmi	r0, #254	; 0xfe
   17b5c:	strtmi	lr, [r2], -sp, asr #15
   17b60:			; <UNDEFINED> instruction: 0xf7ea4621
   17b64:	andcc	lr, r1, sl, asr #26
   17b68:	andcs	sp, r0, r1, lsr #32
   17b6c:	pop	{r2, ip, sp, pc}
   17b70:	stmdbmi	r4!, {r4, r5, r6, r7, r8, pc}
   17b74:	strtmi	r2, [r0], -r5, lsl #4
   17b78:			; <UNDEFINED> instruction: 0xf7ea4479
   17b7c:			; <UNDEFINED> instruction: 0x4604ec9c
   17b80:	cdp	7, 5, cr15, cr0, cr10, {7}
   17b84:			; <UNDEFINED> instruction: 0xf7ea6800
   17b88:	strmi	lr, [r1], -r2, lsr #27
   17b8c:			; <UNDEFINED> instruction: 0xf7f64620
   17b90:	blmi	6d659c <__assert_fail@plt+0x6d3a08>
   17b94:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
   17b98:			; <UNDEFINED> instruction: 0xf7ea681c
   17b9c:	stmdacs	r0, {r1, r3, r4, r9, sl, fp, sp, lr, pc}
   17ba0:	strteq	sp, [r4], -r3, ror #1
   17ba4:			; <UNDEFINED> instruction: 0xf004b283
   17ba8:	tstmi	r8, #254	; 0xfe
   17bac:			; <UNDEFINED> instruction: 0xf7eae7a5
   17bb0:	stmdavs	r0, {r1, r3, r4, r5, r9, sl, fp, sp, lr, pc}
   17bb4:	stc	7, cr15, [sl, #936]	; 0x3a8
   17bb8:	ldmdami	r3, {r0, r9, sl, lr}
   17bbc:			; <UNDEFINED> instruction: 0xf7f64478
   17bc0:	strtmi	pc, [r0], -r9, ror #20
   17bc4:	mulcs	r1, r9, r7
   17bc8:	ldc	7, cr15, [r2], #-936	; 0xfffffc58
   17bcc:	mvfccsm	f3, #0.5
   17bd0:			; <UNDEFINED> instruction: 0xf7eae003
   17bd4:			; <UNDEFINED> instruction: 0xf7eaee9c
   17bd8:			; <UNDEFINED> instruction: 0xf856eede
   17bdc:	stmdacs	r0, {r2, r8, r9, sl, fp}
   17be0:			; <UNDEFINED> instruction: 0xf04fd1f7
   17be4:	strcs	r3, [r0], #-1023	; 0xfffffc01
   17be8:			; <UNDEFINED> instruction: 0x46284639
   17bec:	movwls	r4, #1562	; 0x61a
   17bf0:	strmi	lr, [r1], #-2509	; 0xfffff633
   17bf4:	blx	ffed5bf8 <__assert_fail@plt+0xffed3064>
   17bf8:	andeq	r7, r1, r8, ror #3
   17bfc:	andeq	r0, r0, r4, lsr #6
   17c00:	strdeq	r3, [r0], -r2
   17c04:	andeq	r5, r0, ip, ror sp
   17c08:	andeq	r5, r0, r8, lsr lr
   17c0c:	tstle	r0, r3, asr #24
   17c10:	tstcs	pc, r0, ror r7	; <UNPREDICTABLE>
   17c14:	stclt	7, cr15, [sl, #936]	; 0x3a8
   17c18:	svcmi	0x00f0e92d
   17c1c:	strmi	fp, [fp], r3, lsl #1
   17c20:	stmib	sp, {r6, r8, sp}^
   17c24:			; <UNDEFINED> instruction: 0xf7eab200
   17c28:			; <UNDEFINED> instruction: 0xf8dfedc6
   17c2c:			; <UNDEFINED> instruction: 0xf8df9088
   17c30:	ldrbtmi	r8, [r9], #136	; 0x88
   17c34:			; <UNDEFINED> instruction: 0x460544f8
   17c38:	stfnep	f3, [lr], #-564	; 0xfffffdcc
   17c3c:	ldrtmi	r2, [r0], -r0, asr #2
   17c40:	ldc	7, cr15, [r8, #936]!	; 0x3a8
   17c44:	blcc	1075df8 <__assert_fail@plt+0x1073264>
   17c48:			; <UNDEFINED> instruction: 0x46042b19
   17c4c:	ldmdblt	r8, {r2, fp, ip, lr, pc}^
   17c50:	andlt	r4, r3, r0, lsr #12
   17c54:	svchi	0x00f0e8bd
   17c58:	stccs	6, cr4, [r0, #-148]	; 0xffffff6c
   17c5c:	strtmi	sp, [ip], -sp, ror #3
   17c60:	andlt	r4, r3, r0, lsr #12
   17c64:	svchi	0x00f0e8bd
   17c68:	strbmi	r1, [fp], r7, lsl #23
   17c6c:			; <UNDEFINED> instruction: 0xf04f2005
   17c70:	and	r0, r9, r0, lsl #20
   17c74:	beq	940a4 <__assert_fail@plt+0x91510>
   17c78:	svceq	0x000af1ba
   17c7c:			; <UNDEFINED> instruction: 0xf858d0ec
   17c80:			; <UNDEFINED> instruction: 0x4658b03a
   17c84:	stc	7, cr15, [r4, #936]	; 0x3a8
   17c88:	mvnsle	r4, r7, lsl #5
   17c8c:			; <UNDEFINED> instruction: 0x463a4658
   17c90:			; <UNDEFINED> instruction: 0xf7ea4631
   17c94:	stmdacs	r0, {r1, r2, r4, r5, r6, r7, r8, r9, fp, sp, lr, pc}
   17c98:	blls	4c450 <__assert_fail@plt+0x498bc>
   17c9c:	ldrbtmi	r4, [sl], #-2567	; 0xfffff5f9
   17ca0:	bl	afd1c <__assert_fail@plt+0xad188>
   17ca4:	bls	58bd4 <__assert_fail@plt+0x56040>
   17ca8:	ldmdavs	ip, {r2, r4, sp, lr}^
   17cac:	andlt	r4, r3, r0, lsr #12
   17cb0:	svchi	0x00f0e8bd
   17cb4:	strdeq	r5, [r0], -lr
   17cb8:	andeq	r6, r1, r0, lsr pc
   17cbc:	andeq	r6, r1, r6, asr #29
   17cc0:	str	fp, [r9, r0, lsl #2]!
   17cc4:	svclt	0x00004770
   17cc8:	bmi	eea1b8 <__assert_fail@plt+0xee7624>
   17ccc:	blmi	ee8eb8 <__assert_fail@plt+0xee6324>
   17cd0:	mvnsmi	lr, #737280	; 0xb4000
   17cd4:	stmpl	sl, {r0, r3, r7, ip, sp, pc}
   17cd8:			; <UNDEFINED> instruction: 0x4606447b
   17cdc:	andls	r6, r7, #1179648	; 0x120000
   17ce0:	andeq	pc, r0, #79	; 0x4f
   17ce4:	orrlt	r6, r3, fp, lsl r8
   17ce8:	addsmi	r6, r6, #5898240	; 0x5a0000
   17cec:	ldmvs	ip, {r1, r3, r4, r5, r6, r7, r8, ip, lr, pc}
   17cf0:	bmi	d042a8 <__assert_fail@plt+0xd01714>
   17cf4:	ldrbtmi	r4, [sl], #-2864	; 0xfffff4d0
   17cf8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   17cfc:	subsmi	r9, sl, r7, lsl #22
   17d00:	strtmi	sp, [r0], -ip, asr #2
   17d04:	pop	{r0, r3, ip, sp, pc}
   17d08:	mcrcs	3, 0, r8, cr0, cr0, {7}
   17d0c:			; <UNDEFINED> instruction: 0xf10dd044
   17d10:	svcge	0x00010808
   17d14:			; <UNDEFINED> instruction: 0x46424630
   17d18:			; <UNDEFINED> instruction: 0xf7ff4639
   17d1c:			; <UNDEFINED> instruction: 0x4605ff7d
   17d20:	eorsle	r2, r9, r0, lsl #16
   17d24:			; <UNDEFINED> instruction: 0xf10d4630
   17d28:			; <UNDEFINED> instruction: 0xf7ea090c
   17d2c:			; <UNDEFINED> instruction: 0x4634ed32
   17d30:	strbmi	r4, [r8], -r1, lsl #12
   17d34:			; <UNDEFINED> instruction: 0xf0003164
   17d38:	bls	95eb4 <__assert_fail@plt+0x93320>
   17d3c:	strbmi	r4, [r8], -r1, lsr #12
   17d40:			; <UNDEFINED> instruction: 0xf0001b12
   17d44:	strtmi	pc, [r9], -fp, lsl #17
   17d48:			; <UNDEFINED> instruction: 0xf0004648
   17d4c:	stcls	8, cr15, [r2], {193}	; 0xc1
   17d50:	ldrtmi	r4, [r9], -r2, asr #12
   17d54:	strtmi	r3, [r0], -r1, lsl #8
   17d58:			; <UNDEFINED> instruction: 0xff5ef7ff
   17d5c:	stmdacs	r0, {r0, r2, r9, sl, lr}
   17d60:	strtmi	sp, [r1], -fp, ror #3
   17d64:			; <UNDEFINED> instruction: 0xf0004648
   17d68:	ldmdbmi	r6, {r0, r1, r4, r5, r7, fp, ip, sp, lr, pc}
   17d6c:	strbmi	r2, [r8], -r1, lsl #4
   17d70:			; <UNDEFINED> instruction: 0xf0004479
   17d74:			; <UNDEFINED> instruction: 0x4629f873
   17d78:			; <UNDEFINED> instruction: 0xf0004648
   17d7c:	strmi	pc, [r4], -r9, lsl #18
   17d80:	andcs	fp, ip, r0, ror r1
   17d84:	b	1bd5d34 <__assert_fail@plt+0x1bd31a0>
   17d88:	ldrbtmi	r4, [fp], #-2831	; 0xfffff4f1
   17d8c:	stmib	r0, {r1, r3, r4, fp, sp, lr}^
   17d90:	andsvs	r6, r8, r1, lsl #8
   17d94:	str	r6, [ip, r2]!
   17d98:			; <UNDEFINED> instruction: 0xe7aa4634
   17d9c:	bl	fe455d4c <__assert_fail@plt+0xfe4531b8>
   17da0:	stcl	7, cr15, [r0, #-936]	; 0xfffffc58
   17da4:			; <UNDEFINED> instruction: 0xf7ea6800
   17da8:			; <UNDEFINED> instruction: 0x4601ec92
   17dac:	ldrbtmi	r4, [r8], #-2055	; 0xfffff7f9
   17db0:			; <UNDEFINED> instruction: 0xf9acf7f6
   17db4:	strdeq	r6, [r1], -r8
   17db8:	andeq	r0, r0, r0, lsl #6
   17dbc:	andeq	r7, r1, r0, asr #15
   17dc0:	andeq	r6, r1, lr, asr #31
   17dc4:	andeq	r1, r0, r8, lsl #31
   17dc8:	andeq	r7, r1, lr, lsl #14
   17dcc:	andeq	r5, r0, sl, lsl #25
   17dd0:			; <UNDEFINED> instruction: 0x4604b510
   17dd4:	teqlt	r8, r0, lsl #17
   17dd8:			; <UNDEFINED> instruction: 0xf7f66821
   17ddc:	stmiavs	r0!, {r0, r1, r2, r4, r5, r6, r7, r9, fp, ip, sp, lr, pc}
   17de0:	bl	1255d90 <__assert_fail@plt+0x12531fc>
   17de4:	adcvs	r2, r3, r0, lsl #6
   17de8:			; <UNDEFINED> instruction: 0xf7ea68e0
   17dec:	strdcs	lr, [r0], -lr	; <UNPREDICTABLE>
   17df0:	svclt	0x0000bd10
   17df4:			; <UNDEFINED> instruction: 0x4604b510
   17df8:	strmi	r2, [r8], -r0, lsl #6
   17dfc:	eorvs	r6, r3, r1, rrx
   17e00:			; <UNDEFINED> instruction: 0xf7ea60e3
   17e04:	adcvs	lr, r0, r8, asr sl
   17e08:	ldfltd	f3, [r0, #-0]
   17e0c:	stc	7, cr15, [sl, #-936]	; 0xfffffc58
   17e10:	rscvs	r6, r3, r3, lsl #16
   17e14:	svclt	0x0000bd10
   17e18:			; <UNDEFINED> instruction: 0x4604b510
   17e1c:	strmi	r2, [r8], -r0, lsl #6
   17e20:	eorvs	r6, r3, r1, rrx
   17e24:			; <UNDEFINED> instruction: 0xf7ea60e3
   17e28:	adcvs	lr, r0, ip, lsr #24
   17e2c:	ldfltd	f3, [r0, #-0]
   17e30:	ldcl	7, cr15, [r8], #936	; 0x3a8
   17e34:	rscvs	r6, r3, r3, lsl #16
   17e38:	svclt	0x0000bd10
   17e3c:	stmdblt	r3!, {r0, r1, r6, r7, fp, sp, lr}
   17e40:	addmi	r6, sl, #131072	; 0x20000
   17e44:	andvs	sp, r3, r2, lsl #16
   17e48:			; <UNDEFINED> instruction: 0x47704770
   17e4c:	bne	14b2060 <__assert_fail@plt+0x14af4cc>
   17e50:	ldrmi	r6, [r9], #-2
   17e54:			; <UNDEFINED> instruction: 0xf7ea4618
   17e58:	svclt	0x0000babd
   17e5c:			; <UNDEFINED> instruction: 0xf382fab2
   17e60:			; <UNDEFINED> instruction: 0x4604b570
   17e64:	ldmdbeq	fp, {r6, r7, fp, sp, lr}^
   17e68:	svclt	0x00182800
   17e6c:	tstlt	r3, r1, lsl #6
   17e70:			; <UNDEFINED> instruction: 0x4615bd70
   17e74:	andcc	lr, r0, #212, 18	; 0x350000
   17e78:	stmiavs	r0!, {r1, r2, r3, r9, sl, lr}
   17e7c:	addsmi	r1, r1, #1458176	; 0x164000
   17e80:			; <UNDEFINED> instruction: 0xf505d308
   17e84:	ldrmi	r6, [r1], #-384	; 0xfffffe80
   17e88:			; <UNDEFINED> instruction: 0xf7ea6061
   17e8c:	cmplt	r0, ip, asr #26
   17e90:	adcvs	r6, r0, r3, lsr #16
   17e94:	ldrmi	r4, [r8], #-1578	; 0xfffff9d6
   17e98:			; <UNDEFINED> instruction: 0xf7ea4631
   17e9c:	stmdavs	r2!, {r4, r6, r7, r9, fp, sp, lr, pc}
   17ea0:	eorvs	r4, r2, sl, lsr #8
   17ea4:			; <UNDEFINED> instruction: 0xf7eabd70
   17ea8:	stmdavs	r1!, {r1, r2, r3, r4, r5, r7, sl, fp, sp, lr, pc}
   17eac:	stmiavs	r0!, {r0, r1, fp, sp, lr}
   17eb0:	svclt	0x00082b00
   17eb4:	rscvs	r2, r3, ip, lsl #6
   17eb8:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
   17ebc:	blt	fe1d5e9c <__assert_fail@plt+0xfe1d3308>
   17ec0:	strlt	fp, [r8, #-289]	; 0xfffffedf
   17ec4:			; <UNDEFINED> instruction: 0xffcaf7ff
   17ec8:	stclt	0, cr2, [r8, #-0]
   17ecc:	ldrbmi	r2, [r0, -r0]!
   17ed0:	addlt	fp, r2, r0, lsl r5
   17ed4:	strmi	r4, [r8], -r4, lsl #12
   17ed8:			; <UNDEFINED> instruction: 0xf7ea9101
   17edc:	stmdbls	r1, {r1, r3, r4, r6, sl, fp, sp, lr, pc}
   17ee0:	strtmi	r4, [r0], -r2, lsl #12
   17ee4:	pop	{r1, ip, sp, pc}
   17ee8:			; <UNDEFINED> instruction: 0xf7ff4010
   17eec:	svclt	0x0000bfb7
   17ef0:			; <UNDEFINED> instruction: 0xf8dfb40e
   17ef4:	ldrlt	ip, [r0, #-116]	; 0xffffff8c
   17ef8:	bge	28411c <__assert_fail@plt+0x281588>
   17efc:	ldrbtmi	r4, [ip], #2843	; 0xb1b
   17f00:			; <UNDEFINED> instruction: 0xf8524604
   17f04:	stmdage	r4, {r2, r8, r9, fp, ip}
   17f08:	andcc	pc, r3, ip, asr r8	; <UNPREDICTABLE>
   17f0c:	movwls	r6, #22555	; 0x581b
   17f10:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   17f14:			; <UNDEFINED> instruction: 0xf7ea9203
   17f18:	stmdacs	r0, {r1, r6, r7, sl, fp, sp, lr, pc}
   17f1c:	stmdbls	r4, {r0, r3, r4, r8, r9, fp, ip, lr, pc}
   17f20:	tstls	r1, r8, lsl #12
   17f24:	ldc	7, cr15, [r4], #-936	; 0xfffffc58
   17f28:	strmi	r9, [r2], -r1, lsl #18
   17f2c:			; <UNDEFINED> instruction: 0xf7ff4620
   17f30:	stmdals	r4, {r0, r2, r4, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   17f34:	b	fe7d5ee4 <__assert_fail@plt+0xfe7d3350>
   17f38:	blmi	32a774 <__assert_fail@plt+0x327be0>
   17f3c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   17f40:	blls	171fb0 <__assert_fail@plt+0x16f41c>
   17f44:	qaddle	r4, sl, ip
   17f48:	pop	{r0, r1, r2, ip, sp, pc}
   17f4c:	andlt	r4, r3, r0, lsl r0
   17f50:			; <UNDEFINED> instruction: 0xf7ea4770
   17f54:	stmdavs	r3, {r3, r5, r6, sl, fp, sp, lr, pc}
   17f58:	svclt	0x00082b00
   17f5c:	rscvs	r2, r3, ip, lsl #6
   17f60:			; <UNDEFINED> instruction: 0xf7eae7ea
   17f64:	svclt	0x0000eaae
   17f68:	andeq	r6, r1, r6, asr #27
   17f6c:	andeq	r0, r0, r0, lsl #6
   17f70:	andeq	r6, r1, r8, lsl #27
   17f74:	strmi	r6, [r3], -r2, asr #17
   17f78:	stmvs	r0, {r1, r6, r8, fp, ip, sp, pc}
   17f7c:	ldmdavs	sl, {r0, r3, r8, ip, sp, pc}
   17f80:	tstcs	r0, sl
   17f84:	stmib	r3, {r2, r3, r9, sp}^
   17f88:	ldrbmi	r1, [r0, -r2, lsl #4]!
   17f8c:	svclt	0x0000e720
   17f90:	blmi	6aa7fc <__assert_fail@plt+0x6a7c68>
   17f94:	ldrlt	r4, [r0, #-1146]!	; 0xfffffb86
   17f98:	ldmpl	r3, {r0, r1, r7, ip, sp, pc}^
   17f9c:	ldmdavs	fp, {r0, r2, r3, r9, sl, lr}
   17fa0:			; <UNDEFINED> instruction: 0xf04f9301
   17fa4:	mvnlt	r0, r0, lsl #6
   17fa8:	ldmiblt	r3!, {r0, r1, r6, r7, fp, sp, lr}^
   17fac:	andcs	r6, ip, #65536	; 0x10000
   17fb0:	eorvs	r6, r9, r4, lsl #17
   17fb4:	andcc	lr, r2, #192, 18	; 0x300000
   17fb8:	stmdavs	r9!, {r2, r3, r8, ip, sp, pc}
   17fbc:	bmi	446508 <__assert_fail@plt+0x443974>
   17fc0:	ldrbtmi	r4, [sl], #-2830	; 0xfffff4f2
   17fc4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   17fc8:	subsmi	r9, sl, r1, lsl #22
   17fcc:			; <UNDEFINED> instruction: 0x4620d111
   17fd0:	ldclt	0, cr11, [r0, #-12]!
   17fd4:			; <UNDEFINED> instruction: 0xf7ea4620
   17fd8:	stmdacs	r0, {r1, r2, r5, r7, sl, fp, sp, lr, pc}
   17fdc:			; <UNDEFINED> instruction: 0x4604bf18
   17fe0:	stmiavs	r3, {r0, r2, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
   17fe4:	blcs	299a0 <__assert_fail@plt+0x26e0c>
   17fe8:			; <UNDEFINED> instruction: 0xf7ffd0e0
   17fec:			; <UNDEFINED> instruction: 0x4604fef1
   17ff0:			; <UNDEFINED> instruction: 0xf7eae7e2
   17ff4:	svclt	0x0000ea66
   17ff8:	andeq	r6, r1, r0, lsr sp
   17ffc:	andeq	r0, r0, r0, lsl #6
   18000:	andeq	r6, r1, r2, lsl #26
   18004:	strmi	fp, [r3], -r8, lsl #10
   18008:	stmdblt	r0!, {r6, r7, fp, sp, lr}
   1800c:			; <UNDEFINED> instruction: 0xb1096898
   18010:	andvs	r6, fp, fp, lsl r8
   18014:			; <UNDEFINED> instruction: 0xf7eabd08
   18018:	andcs	lr, r0, r8, ror #25
   1801c:	svclt	0x0000bd08
   18020:	svclt	0x00081e4a
   18024:			; <UNDEFINED> instruction: 0xf0c04770
   18028:	addmi	r8, r8, #36, 2
   1802c:	tsthi	r6, r0, asr #4	; <UNPREDICTABLE>
   18030:			; <UNDEFINED> instruction: 0xf0004211
   18034:	blx	fec38498 <__assert_fail@plt+0xfec35904>
   18038:	blx	fec94e40 <__assert_fail@plt+0xfec922ac>
   1803c:	bl	fe8d4a48 <__assert_fail@plt+0xfe8d1eb4>
   18040:			; <UNDEFINED> instruction: 0xf1c30303
   18044:	andge	r0, r4, #2080374784	; 0x7c000000
   18048:	movwne	lr, #15106	; 0x3b02
   1804c:	andeq	pc, r0, #79	; 0x4f
   18050:	svclt	0x0000469f
   18054:	andhi	pc, r0, pc, lsr #7
   18058:	svcvc	0x00c1ebb0
   1805c:	bl	10c7c64 <__assert_fail@plt+0x10c50d0>
   18060:	svclt	0x00280202
   18064:	sbcvc	lr, r1, r0, lsr #23
   18068:	svcvc	0x0081ebb0
   1806c:	bl	10c7c74 <__assert_fail@plt+0x10c50e0>
   18070:	svclt	0x00280202
   18074:	addvc	lr, r1, r0, lsr #23
   18078:	svcvc	0x0041ebb0
   1807c:	bl	10c7c84 <__assert_fail@plt+0x10c50f0>
   18080:	svclt	0x00280202
   18084:	subvc	lr, r1, r0, lsr #23
   18088:	svcvc	0x0001ebb0
   1808c:	bl	10c7c94 <__assert_fail@plt+0x10c5100>
   18090:	svclt	0x00280202
   18094:	andvc	lr, r1, r0, lsr #23
   18098:	svcvs	0x00c1ebb0
   1809c:	bl	10c7ca4 <__assert_fail@plt+0x10c5110>
   180a0:	svclt	0x00280202
   180a4:	sbcvs	lr, r1, r0, lsr #23
   180a8:	svcvs	0x0081ebb0
   180ac:	bl	10c7cb4 <__assert_fail@plt+0x10c5120>
   180b0:	svclt	0x00280202
   180b4:	addvs	lr, r1, r0, lsr #23
   180b8:	svcvs	0x0041ebb0
   180bc:	bl	10c7cc4 <__assert_fail@plt+0x10c5130>
   180c0:	svclt	0x00280202
   180c4:	subvs	lr, r1, r0, lsr #23
   180c8:	svcvs	0x0001ebb0
   180cc:	bl	10c7cd4 <__assert_fail@plt+0x10c5140>
   180d0:	svclt	0x00280202
   180d4:	andvs	lr, r1, r0, lsr #23
   180d8:	svcpl	0x00c1ebb0
   180dc:	bl	10c7ce4 <__assert_fail@plt+0x10c5150>
   180e0:	svclt	0x00280202
   180e4:	sbcpl	lr, r1, r0, lsr #23
   180e8:	svcpl	0x0081ebb0
   180ec:	bl	10c7cf4 <__assert_fail@plt+0x10c5160>
   180f0:	svclt	0x00280202
   180f4:	addpl	lr, r1, r0, lsr #23
   180f8:	svcpl	0x0041ebb0
   180fc:	bl	10c7d04 <__assert_fail@plt+0x10c5170>
   18100:	svclt	0x00280202
   18104:	subpl	lr, r1, r0, lsr #23
   18108:	svcpl	0x0001ebb0
   1810c:	bl	10c7d14 <__assert_fail@plt+0x10c5180>
   18110:	svclt	0x00280202
   18114:	andpl	lr, r1, r0, lsr #23
   18118:	svcmi	0x00c1ebb0
   1811c:	bl	10c7d24 <__assert_fail@plt+0x10c5190>
   18120:	svclt	0x00280202
   18124:	sbcmi	lr, r1, r0, lsr #23
   18128:	svcmi	0x0081ebb0
   1812c:	bl	10c7d34 <__assert_fail@plt+0x10c51a0>
   18130:	svclt	0x00280202
   18134:	addmi	lr, r1, r0, lsr #23
   18138:	svcmi	0x0041ebb0
   1813c:	bl	10c7d44 <__assert_fail@plt+0x10c51b0>
   18140:	svclt	0x00280202
   18144:	submi	lr, r1, r0, lsr #23
   18148:	svcmi	0x0001ebb0
   1814c:	bl	10c7d54 <__assert_fail@plt+0x10c51c0>
   18150:	svclt	0x00280202
   18154:	andmi	lr, r1, r0, lsr #23
   18158:	svccc	0x00c1ebb0
   1815c:	bl	10c7d64 <__assert_fail@plt+0x10c51d0>
   18160:	svclt	0x00280202
   18164:	sbccc	lr, r1, r0, lsr #23
   18168:	svccc	0x0081ebb0
   1816c:	bl	10c7d74 <__assert_fail@plt+0x10c51e0>
   18170:	svclt	0x00280202
   18174:	addcc	lr, r1, r0, lsr #23
   18178:	svccc	0x0041ebb0
   1817c:	bl	10c7d84 <__assert_fail@plt+0x10c51f0>
   18180:	svclt	0x00280202
   18184:	subcc	lr, r1, r0, lsr #23
   18188:	svccc	0x0001ebb0
   1818c:	bl	10c7d94 <__assert_fail@plt+0x10c5200>
   18190:	svclt	0x00280202
   18194:	andcc	lr, r1, r0, lsr #23
   18198:	svccs	0x00c1ebb0
   1819c:	bl	10c7da4 <__assert_fail@plt+0x10c5210>
   181a0:	svclt	0x00280202
   181a4:	sbccs	lr, r1, r0, lsr #23
   181a8:	svccs	0x0081ebb0
   181ac:	bl	10c7db4 <__assert_fail@plt+0x10c5220>
   181b0:	svclt	0x00280202
   181b4:	addcs	lr, r1, r0, lsr #23
   181b8:	svccs	0x0041ebb0
   181bc:	bl	10c7dc4 <__assert_fail@plt+0x10c5230>
   181c0:	svclt	0x00280202
   181c4:	subcs	lr, r1, r0, lsr #23
   181c8:	svccs	0x0001ebb0
   181cc:	bl	10c7dd4 <__assert_fail@plt+0x10c5240>
   181d0:	svclt	0x00280202
   181d4:	andcs	lr, r1, r0, lsr #23
   181d8:	svcne	0x00c1ebb0
   181dc:	bl	10c7de4 <__assert_fail@plt+0x10c5250>
   181e0:	svclt	0x00280202
   181e4:	sbcne	lr, r1, r0, lsr #23
   181e8:	svcne	0x0081ebb0
   181ec:	bl	10c7df4 <__assert_fail@plt+0x10c5260>
   181f0:	svclt	0x00280202
   181f4:	addne	lr, r1, r0, lsr #23
   181f8:	svcne	0x0041ebb0
   181fc:	bl	10c7e04 <__assert_fail@plt+0x10c5270>
   18200:	svclt	0x00280202
   18204:	subne	lr, r1, r0, lsr #23
   18208:	svcne	0x0001ebb0
   1820c:	bl	10c7e14 <__assert_fail@plt+0x10c5280>
   18210:	svclt	0x00280202
   18214:	andne	lr, r1, r0, lsr #23
   18218:	svceq	0x00c1ebb0
   1821c:	bl	10c7e24 <__assert_fail@plt+0x10c5290>
   18220:	svclt	0x00280202
   18224:	sbceq	lr, r1, r0, lsr #23
   18228:	svceq	0x0081ebb0
   1822c:	bl	10c7e34 <__assert_fail@plt+0x10c52a0>
   18230:	svclt	0x00280202
   18234:	addeq	lr, r1, r0, lsr #23
   18238:	svceq	0x0041ebb0
   1823c:	bl	10c7e44 <__assert_fail@plt+0x10c52b0>
   18240:	svclt	0x00280202
   18244:	subeq	lr, r1, r0, lsr #23
   18248:	svceq	0x0001ebb0
   1824c:	bl	10c7e54 <__assert_fail@plt+0x10c52c0>
   18250:	svclt	0x00280202
   18254:	andeq	lr, r1, r0, lsr #23
   18258:			; <UNDEFINED> instruction: 0x47704610
   1825c:	andcs	fp, r1, ip, lsl #30
   18260:	ldrbmi	r2, [r0, -r0]!
   18264:			; <UNDEFINED> instruction: 0xf281fab1
   18268:	andseq	pc, pc, #-2147483600	; 0x80000030
   1826c:			; <UNDEFINED> instruction: 0xf002fa20
   18270:	tstlt	r8, r0, ror r7
   18274:	rscscc	pc, pc, pc, asr #32
   18278:	stmiblt	lr, {ip, sp, lr, pc}^
   1827c:	rscsle	r2, r8, r0, lsl #18
   18280:	andmi	lr, r3, sp, lsr #18
   18284:	mcr2	7, 6, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
   18288:			; <UNDEFINED> instruction: 0x4006e8bd
   1828c:	vqrdmulh.s<illegal width 8>	d15, d0, d2
   18290:	smlatbeq	r3, r1, fp, lr
   18294:	svclt	0x00004770
   18298:			; <UNDEFINED> instruction: 0xf0002900
   1829c:	b	fe03879c <__assert_fail@plt+0xfe035c08>
   182a0:	svclt	0x00480c01
   182a4:	cdpne	2, 4, cr4, cr10, cr9, {2}
   182a8:	tsthi	pc, r0	; <UNPREDICTABLE>
   182ac:	svclt	0x00480003
   182b0:	addmi	r4, fp, #805306372	; 0x30000004
   182b4:	tsthi	lr, r0, asr #4	; <UNPREDICTABLE>
   182b8:			; <UNDEFINED> instruction: 0xf0004211
   182bc:	blx	fecf8750 <__assert_fail@plt+0xfecf5bbc>
   182c0:	blx	fec94cd4 <__assert_fail@plt+0xfec92140>
   182c4:	bl	fe8544d0 <__assert_fail@plt+0xfe85193c>
   182c8:			; <UNDEFINED> instruction: 0xf1c20202
   182cc:	andge	r0, r4, pc, lsl r2
   182d0:	andne	lr, r2, #0, 22
   182d4:	andeq	pc, r0, pc, asr #32
   182d8:	svclt	0x00004697
   182dc:	andhi	pc, r0, pc, lsr #7
   182e0:	svcvc	0x00c1ebb3
   182e4:	bl	1047eec <__assert_fail@plt+0x1045358>
   182e8:	svclt	0x00280000
   182ec:	bicvc	lr, r1, #166912	; 0x28c00
   182f0:	svcvc	0x0081ebb3
   182f4:	bl	1047efc <__assert_fail@plt+0x1045368>
   182f8:	svclt	0x00280000
   182fc:	orrvc	lr, r1, #166912	; 0x28c00
   18300:	svcvc	0x0041ebb3
   18304:	bl	1047f0c <__assert_fail@plt+0x1045378>
   18308:	svclt	0x00280000
   1830c:	movtvc	lr, #7075	; 0x1ba3
   18310:	svcvc	0x0001ebb3
   18314:	bl	1047f1c <__assert_fail@plt+0x1045388>
   18318:	svclt	0x00280000
   1831c:	movwvc	lr, #7075	; 0x1ba3
   18320:	svcvs	0x00c1ebb3
   18324:	bl	1047f2c <__assert_fail@plt+0x1045398>
   18328:	svclt	0x00280000
   1832c:	bicvs	lr, r1, #166912	; 0x28c00
   18330:	svcvs	0x0081ebb3
   18334:	bl	1047f3c <__assert_fail@plt+0x10453a8>
   18338:	svclt	0x00280000
   1833c:	orrvs	lr, r1, #166912	; 0x28c00
   18340:	svcvs	0x0041ebb3
   18344:	bl	1047f4c <__assert_fail@plt+0x10453b8>
   18348:	svclt	0x00280000
   1834c:	movtvs	lr, #7075	; 0x1ba3
   18350:	svcvs	0x0001ebb3
   18354:	bl	1047f5c <__assert_fail@plt+0x10453c8>
   18358:	svclt	0x00280000
   1835c:	movwvs	lr, #7075	; 0x1ba3
   18360:	svcpl	0x00c1ebb3
   18364:	bl	1047f6c <__assert_fail@plt+0x10453d8>
   18368:	svclt	0x00280000
   1836c:	bicpl	lr, r1, #166912	; 0x28c00
   18370:	svcpl	0x0081ebb3
   18374:	bl	1047f7c <__assert_fail@plt+0x10453e8>
   18378:	svclt	0x00280000
   1837c:	orrpl	lr, r1, #166912	; 0x28c00
   18380:	svcpl	0x0041ebb3
   18384:	bl	1047f8c <__assert_fail@plt+0x10453f8>
   18388:	svclt	0x00280000
   1838c:	movtpl	lr, #7075	; 0x1ba3
   18390:	svcpl	0x0001ebb3
   18394:	bl	1047f9c <__assert_fail@plt+0x1045408>
   18398:	svclt	0x00280000
   1839c:	movwpl	lr, #7075	; 0x1ba3
   183a0:	svcmi	0x00c1ebb3
   183a4:	bl	1047fac <__assert_fail@plt+0x1045418>
   183a8:	svclt	0x00280000
   183ac:	bicmi	lr, r1, #166912	; 0x28c00
   183b0:	svcmi	0x0081ebb3
   183b4:	bl	1047fbc <__assert_fail@plt+0x1045428>
   183b8:	svclt	0x00280000
   183bc:	orrmi	lr, r1, #166912	; 0x28c00
   183c0:	svcmi	0x0041ebb3
   183c4:	bl	1047fcc <__assert_fail@plt+0x1045438>
   183c8:	svclt	0x00280000
   183cc:	movtmi	lr, #7075	; 0x1ba3
   183d0:	svcmi	0x0001ebb3
   183d4:	bl	1047fdc <__assert_fail@plt+0x1045448>
   183d8:	svclt	0x00280000
   183dc:	movwmi	lr, #7075	; 0x1ba3
   183e0:	svccc	0x00c1ebb3
   183e4:	bl	1047fec <__assert_fail@plt+0x1045458>
   183e8:	svclt	0x00280000
   183ec:	biccc	lr, r1, #166912	; 0x28c00
   183f0:	svccc	0x0081ebb3
   183f4:	bl	1047ffc <__assert_fail@plt+0x1045468>
   183f8:	svclt	0x00280000
   183fc:	orrcc	lr, r1, #166912	; 0x28c00
   18400:	svccc	0x0041ebb3
   18404:	bl	104800c <__assert_fail@plt+0x1045478>
   18408:	svclt	0x00280000
   1840c:	movtcc	lr, #7075	; 0x1ba3
   18410:	svccc	0x0001ebb3
   18414:	bl	104801c <__assert_fail@plt+0x1045488>
   18418:	svclt	0x00280000
   1841c:	movwcc	lr, #7075	; 0x1ba3
   18420:	svccs	0x00c1ebb3
   18424:	bl	104802c <__assert_fail@plt+0x1045498>
   18428:	svclt	0x00280000
   1842c:	biccs	lr, r1, #166912	; 0x28c00
   18430:	svccs	0x0081ebb3
   18434:	bl	104803c <__assert_fail@plt+0x10454a8>
   18438:	svclt	0x00280000
   1843c:	orrcs	lr, r1, #166912	; 0x28c00
   18440:	svccs	0x0041ebb3
   18444:	bl	104804c <__assert_fail@plt+0x10454b8>
   18448:	svclt	0x00280000
   1844c:	movtcs	lr, #7075	; 0x1ba3
   18450:	svccs	0x0001ebb3
   18454:	bl	104805c <__assert_fail@plt+0x10454c8>
   18458:	svclt	0x00280000
   1845c:	movwcs	lr, #7075	; 0x1ba3
   18460:	svcne	0x00c1ebb3
   18464:	bl	104806c <__assert_fail@plt+0x10454d8>
   18468:	svclt	0x00280000
   1846c:	bicne	lr, r1, #166912	; 0x28c00
   18470:	svcne	0x0081ebb3
   18474:	bl	104807c <__assert_fail@plt+0x10454e8>
   18478:	svclt	0x00280000
   1847c:	orrne	lr, r1, #166912	; 0x28c00
   18480:	svcne	0x0041ebb3
   18484:	bl	104808c <__assert_fail@plt+0x10454f8>
   18488:	svclt	0x00280000
   1848c:	movtne	lr, #7075	; 0x1ba3
   18490:	svcne	0x0001ebb3
   18494:	bl	104809c <__assert_fail@plt+0x1045508>
   18498:	svclt	0x00280000
   1849c:	movwne	lr, #7075	; 0x1ba3
   184a0:	svceq	0x00c1ebb3
   184a4:	bl	10480ac <__assert_fail@plt+0x1045518>
   184a8:	svclt	0x00280000
   184ac:	biceq	lr, r1, #166912	; 0x28c00
   184b0:	svceq	0x0081ebb3
   184b4:	bl	10480bc <__assert_fail@plt+0x1045528>
   184b8:	svclt	0x00280000
   184bc:	orreq	lr, r1, #166912	; 0x28c00
   184c0:	svceq	0x0041ebb3
   184c4:	bl	10480cc <__assert_fail@plt+0x1045538>
   184c8:	svclt	0x00280000
   184cc:	movteq	lr, #7075	; 0x1ba3
   184d0:	svceq	0x0001ebb3
   184d4:	bl	10480dc <__assert_fail@plt+0x1045548>
   184d8:	svclt	0x00280000
   184dc:	movweq	lr, #7075	; 0x1ba3
   184e0:	svceq	0x0000f1bc
   184e4:	submi	fp, r0, #72, 30	; 0x120
   184e8:	b	fe72a2b0 <__assert_fail@plt+0xfe72771c>
   184ec:	svclt	0x00480f00
   184f0:	ldrbmi	r4, [r0, -r0, asr #4]!
   184f4:	andcs	fp, r0, r8, lsr pc
   184f8:	b	1408110 <__assert_fail@plt+0x140557c>
   184fc:			; <UNDEFINED> instruction: 0xf04070ec
   18500:	ldrbmi	r0, [r0, -r1]!
   18504:			; <UNDEFINED> instruction: 0xf281fab1
   18508:	andseq	pc, pc, #-2147483600	; 0x80000030
   1850c:	svceq	0x0000f1bc
   18510:			; <UNDEFINED> instruction: 0xf002fa23
   18514:	submi	fp, r0, #72, 30	; 0x120
   18518:	stmdacs	r0, {r4, r5, r6, r8, r9, sl, lr}
   1851c:			; <UNDEFINED> instruction: 0xf06fbfc8
   18520:	svclt	0x00b84000
   18524:	andmi	pc, r0, pc, asr #32
   18528:	ldmdalt	r6!, {ip, sp, lr, pc}^
   1852c:	rscsle	r2, r4, r0, lsl #18
   18530:	andmi	lr, r3, sp, lsr #18
   18534:	mrc2	7, 5, pc, cr3, cr15, {7}
   18538:			; <UNDEFINED> instruction: 0x4006e8bd
   1853c:	vqrdmulh.s<illegal width 8>	d15, d0, d2
   18540:	smlatbeq	r3, r1, fp, lr
   18544:	svclt	0x00004770
   18548:	ldmdblt	r2!, {r0, r1, r3, r4, r5, r6, r8, fp, ip, sp, pc}^
   1854c:	svclt	0x00be2900
   18550:			; <UNDEFINED> instruction: 0xf04f2000
   18554:	and	r4, r6, r0, lsl #2
   18558:	stmdacs	r0, {r3, r8, r9, sl, fp, ip, sp, pc}
   1855c:			; <UNDEFINED> instruction: 0xf06fbf1c
   18560:			; <UNDEFINED> instruction: 0xf04f4100
   18564:			; <UNDEFINED> instruction: 0xf00030ff
   18568:			; <UNDEFINED> instruction: 0xf1adb857
   1856c:	stmdb	sp!, {r3, sl, fp}^
   18570:	stmdbcs	r0, {r2, r9, sl, fp, lr, pc}
   18574:	blcs	4f1a0 <__assert_fail@plt+0x4c60c>
   18578:			; <UNDEFINED> instruction: 0xf000db1a
   1857c:			; <UNDEFINED> instruction: 0xf8ddf853
   18580:	ldmib	sp, {r2, sp, lr, pc}^
   18584:	andlt	r2, r4, r2, lsl #6
   18588:	submi	r4, r0, #112, 14	; 0x1c00000
   1858c:	cmpeq	r1, r1, ror #22
   18590:	blle	6e3198 <__assert_fail@plt+0x6e0604>
   18594:			; <UNDEFINED> instruction: 0xf846f000
   18598:	ldrd	pc, [r4], -sp
   1859c:	movwcs	lr, #10717	; 0x29dd
   185a0:	submi	fp, r0, #4
   185a4:	cmpeq	r1, r1, ror #22
   185a8:	bl	18e8ef8 <__assert_fail@plt+0x18e6364>
   185ac:	ldrbmi	r0, [r0, -r3, asr #6]!
   185b0:	bl	18e8f00 <__assert_fail@plt+0x18e636c>
   185b4:			; <UNDEFINED> instruction: 0xf0000343
   185b8:			; <UNDEFINED> instruction: 0xf8ddf835
   185bc:	ldmib	sp, {r2, sp, lr, pc}^
   185c0:	andlt	r2, r4, r2, lsl #6
   185c4:	bl	1868ecc <__assert_fail@plt+0x1866338>
   185c8:	ldrbmi	r0, [r0, -r1, asr #2]!
   185cc:	bl	18e8f1c <__assert_fail@plt+0x18e6388>
   185d0:			; <UNDEFINED> instruction: 0xf0000343
   185d4:			; <UNDEFINED> instruction: 0xf8ddf827
   185d8:	ldmib	sp, {r2, sp, lr, pc}^
   185dc:	andlt	r2, r4, r2, lsl #6
   185e0:	bl	18e8f30 <__assert_fail@plt+0x18e639c>
   185e4:	ldrbmi	r0, [r0, -r3, asr #6]!
   185e8:	stmdblt	sl, {r0, r1, r4, r6, r8, fp, ip, sp, pc}^
   185ec:	svclt	0x00082900
   185f0:	svclt	0x001c2800
   185f4:	mvnscc	pc, pc, asr #32
   185f8:	rscscc	pc, pc, pc, asr #32
   185fc:	stmdalt	ip, {ip, sp, lr, pc}
   18600:	stfeqd	f7, [r8], {173}	; 0xad
   18604:	vmlsgt.f16	s28, s8, s27	; <UNPREDICTABLE>
   18608:			; <UNDEFINED> instruction: 0xf80cf000
   1860c:	ldrd	pc, [r4], -sp
   18610:	movwcs	lr, #10717	; 0x29dd
   18614:	ldrbmi	fp, [r0, -r4]!
   18618:			; <UNDEFINED> instruction: 0xf04fb502
   1861c:			; <UNDEFINED> instruction: 0xf7e90008
   18620:	stclt	14, cr14, [r2, #-240]	; 0xffffff10
   18624:	svclt	0x00084299
   18628:	push	{r4, r7, r9, lr}
   1862c:			; <UNDEFINED> instruction: 0x46044ff0
   18630:	andcs	fp, r0, r8, lsr pc
   18634:			; <UNDEFINED> instruction: 0xf8dd460d
   18638:	svclt	0x0038c024
   1863c:	cmnle	fp, #1048576	; 0x100000
   18640:			; <UNDEFINED> instruction: 0x46994690
   18644:			; <UNDEFINED> instruction: 0xf283fab3
   18648:	rsbsle	r2, r0, r0, lsl #22
   1864c:			; <UNDEFINED> instruction: 0xf385fab5
   18650:	rsble	r2, r8, r0, lsl #26
   18654:			; <UNDEFINED> instruction: 0xf1a21ad2
   18658:	blx	25bee0 <__assert_fail@plt+0x25934c>
   1865c:	blx	25726c <__assert_fail@plt+0x2546d8>
   18660:			; <UNDEFINED> instruction: 0xf1c2f30e
   18664:	b	12da2ec <__assert_fail@plt+0x12d7758>
   18668:	blx	a1b27c <__assert_fail@plt+0xa186e8>
   1866c:	b	1315290 <__assert_fail@plt+0x13126fc>
   18670:	blx	21b284 <__assert_fail@plt+0x2186f0>
   18674:	ldrbmi	pc, [sp, #-2562]	; 0xfffff5fe	; <UNPREDICTABLE>
   18678:	ldrbmi	fp, [r4, #-3848]	; 0xfffff0f8
   1867c:	andcs	fp, r0, ip, lsr pc
   18680:	movwle	r4, #42497	; 0xa601
   18684:	bl	fed20690 <__assert_fail@plt+0xfed1dafc>
   18688:	blx	196b8 <__assert_fail@plt+0x16b24>
   1868c:	blx	854acc <__assert_fail@plt+0x851f38>
   18690:	bl	19952b4 <__assert_fail@plt+0x1992720>
   18694:	tstmi	r9, #46137344	; 0x2c00000
   18698:	bcs	288e0 <__assert_fail@plt+0x25d4c>
   1869c:	b	140c794 <__assert_fail@plt+0x1409c00>
   186a0:	b	13da810 <__assert_fail@plt+0x13d7c7c>
   186a4:	b	121ac18 <__assert_fail@plt+0x1218084>
   186a8:	ldrmi	r7, [r6], -fp, asr #17
   186ac:	bl	fed506e0 <__assert_fail@plt+0xfed4db4c>
   186b0:	bl	19592d8 <__assert_fail@plt+0x1956744>
   186b4:	ldmne	fp, {r0, r3, r9, fp}^
   186b8:	beq	2d33e8 <__assert_fail@plt+0x2d0854>
   186bc:			; <UNDEFINED> instruction: 0xf14a1c5c
   186c0:	cfsh32cc	mvfx0, mvfx1, #0
   186c4:	strbmi	sp, [sp, #-7]
   186c8:	strbmi	fp, [r4, #-3848]	; 0xfffff0f8
   186cc:	stmdbne	r4!, {r0, r1, r2, r3, r5, r6, r7, r9, ip, lr, pc}
   186d0:	adfccsz	f4, f1, #5.0
   186d4:	blx	18ceb8 <__assert_fail@plt+0x18a324>
   186d8:	blx	9562fc <__assert_fail@plt+0x953768>
   186dc:	teqmi	fp, #134217728	; 0x8000000	; <UNPREDICTABLE>
   186e0:	vseleq.f32	s30, s28, s11
   186e4:	blx	95eaec <__assert_fail@plt+0x95bf58>
   186e8:	b	11166f8 <__assert_fail@plt+0x1113b64>
   186ec:			; <UNDEFINED> instruction: 0xf1a2040e
   186f0:			; <UNDEFINED> instruction: 0xf1c20720
   186f4:	blx	219f7c <__assert_fail@plt+0x2173e8>
   186f8:	blx	155308 <__assert_fail@plt+0x152774>
   186fc:	blx	156320 <__assert_fail@plt+0x15378c>
   18700:	b	1114f10 <__assert_fail@plt+0x111237c>
   18704:	blx	919328 <__assert_fail@plt+0x916794>
   18708:	bl	1195f28 <__assert_fail@plt+0x1193394>
   1870c:	teqmi	r3, #1073741824	; 0x40000000
   18710:	strbmi	r1, [r5], -r0, lsl #21
   18714:	tsteq	r3, r1, ror #22
   18718:	svceq	0x0000f1bc
   1871c:	stmib	ip, {r0, ip, lr, pc}^
   18720:	pop	{r8, sl, lr}
   18724:	blx	fed3c6ec <__assert_fail@plt+0xfed39b58>
   18728:	msrcc	CPSR_, #132, 6	; 0x10000002
   1872c:	blx	fee5257c <__assert_fail@plt+0xfee4f9e8>
   18730:	blx	fed95158 <__assert_fail@plt+0xfed925c4>
   18734:	eorcc	pc, r0, #335544322	; 0x14000002
   18738:	orrle	r2, fp, r0, lsl #26
   1873c:	svclt	0x0000e7f3
   18740:	mvnsmi	lr, #737280	; 0xb4000
   18744:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
   18748:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
   1874c:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
   18750:	ldcl	7, cr15, [r8, #-932]!	; 0xfffffc5c
   18754:	blne	1da9950 <__assert_fail@plt+0x1da6dbc>
   18758:	strhle	r1, [sl], -r6
   1875c:	strcs	r3, [r0], #-3332	; 0xfffff2fc
   18760:	svccc	0x0004f855
   18764:	strbmi	r3, [sl], -r1, lsl #8
   18768:	ldrtmi	r4, [r8], -r1, asr #12
   1876c:	adcmi	r4, r6, #152, 14	; 0x2600000
   18770:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
   18774:	svclt	0x000083f8
   18778:	andeq	r6, r1, r6, lsr #7
   1877c:	muleq	r1, ip, r3
   18780:	svclt	0x00004770
   18784:	tstcs	r0, r2, lsl #22
   18788:	ldmdavs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}
   1878c:	stmdalt	r2!, {r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   18790:	andeq	r6, r1, r8, ror r8

Disassembly of section .fini:

00018794 <.fini>:
   18794:	push	{r3, lr}
   18798:	pop	{r3, pc}
