library IEEE;
use IEEE.std_logic_1164.all;

entity BN_to_BCD is
	port(
	
		BN		:		in		std_logic_vector(5 downto 0);
		Dig_1	:		out 	std_logic_vector(3 downto 0);
		Dig_2	:		out 	std_logic_vector(3 downto 0)
	);
	
end BN_to_BCD;


architecture arch of BN_to_BCD is




	begin
	
	
	
	
end arch;