<VitisHLS:BurstInfo>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="detector_solid/abs_solid_detector.cpp:365:2" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 8 has been inferred" OldID="load-store-loop.load.3," ID="inputDataInRamseq" BundleName="gmem" VarName="inputDataInRam" LoopLoc="detector_solid/abs_solid_detector.cpp:365:2" LoopName="anonymous" ParentFunc="read_test(hls::stream&lt;controlStr, 0&gt;&amp;, float (*) [8], float*, controlStr&amp;)" Length="8" Direction="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="AccessInCondBranchMissed" src_info="detector_solid/abs_solid_detector.cpp:365:2" msg_id="214-232" msg_severity="INFO" msg_body="Access store is in the conditional branch" resolution="214-232" ID=".case.6.store.0" VarName="data_6" LoopLoc="detector_solid/abs_solid_detector.cpp:365:2" LoopName="anonymous" ParentFunc="read_test(hls::stream&lt;controlStr, 0&gt;&amp;, float (*) [8], float*, controlStr&amp;)"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="AccessInCondBranchMissed" src_info="detector_solid/abs_solid_detector.cpp:365:2" msg_id="214-232" msg_severity="INFO" msg_body="Access store is in the conditional branch" resolution="214-232" ID=".case.5.store.0" VarName="data_5" LoopLoc="detector_solid/abs_solid_detector.cpp:365:2" LoopName="anonymous" ParentFunc="read_test(hls::stream&lt;controlStr, 0&gt;&amp;, float (*) [8], float*, controlStr&amp;)"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="AccessInCondBranchMissed" src_info="detector_solid/abs_solid_detector.cpp:365:2" msg_id="214-232" msg_severity="INFO" msg_body="Access store is in the conditional branch" resolution="214-232" ID=".case.4.store.0" VarName="data_4" LoopLoc="detector_solid/abs_solid_detector.cpp:365:2" LoopName="anonymous" ParentFunc="read_test(hls::stream&lt;controlStr, 0&gt;&amp;, float (*) [8], float*, controlStr&amp;)"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="AccessInCondBranchMissed" src_info="detector_solid/abs_solid_detector.cpp:365:2" msg_id="214-232" msg_severity="INFO" msg_body="Access store is in the conditional branch" resolution="214-232" ID=".case.3.store.0" VarName="data_3" LoopLoc="detector_solid/abs_solid_detector.cpp:365:2" LoopName="anonymous" ParentFunc="read_test(hls::stream&lt;controlStr, 0&gt;&amp;, float (*) [8], float*, controlStr&amp;)"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="AccessInCondBranchMissed" src_info="detector_solid/abs_solid_detector.cpp:365:2" msg_id="214-232" msg_severity="INFO" msg_body="Access store is in the conditional branch" resolution="214-232" ID=".case.2.store.0" VarName="data_2" LoopLoc="detector_solid/abs_solid_detector.cpp:365:2" LoopName="anonymous" ParentFunc="read_test(hls::stream&lt;controlStr, 0&gt;&amp;, float (*) [8], float*, controlStr&amp;)"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="AccessInCondBranchMissed" src_info="detector_solid/abs_solid_detector.cpp:365:2" msg_id="214-232" msg_severity="INFO" msg_body="Access store is in the conditional branch" resolution="214-232" ID=".case.1.store.0" VarName="data_1" LoopLoc="detector_solid/abs_solid_detector.cpp:365:2" LoopName="anonymous" ParentFunc="read_test(hls::stream&lt;controlStr, 0&gt;&amp;, float (*) [8], float*, controlStr&amp;)"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="AccessInCondBranchMissed" src_info="detector_solid/abs_solid_detector.cpp:365:2" msg_id="214-232" msg_severity="INFO" msg_body="Access store is in the conditional branch" resolution="214-232" ID=".case.0.store.0" VarName="data_0" LoopLoc="detector_solid/abs_solid_detector.cpp:365:2" LoopName="anonymous" ParentFunc="read_test(hls::stream&lt;controlStr, 0&gt;&amp;, float (*) [8], float*, controlStr&amp;)"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="AccessInCondBranchMissed" src_info="detector_solid/abs_solid_detector.cpp:365:2" msg_id="214-232" msg_severity="INFO" msg_body="Access store is in the conditional branch" resolution="214-232" ID=".case.7.store.0" VarName="data_7" LoopLoc="detector_solid/abs_solid_detector.cpp:365:2" LoopName="anonymous" ParentFunc="read_test(hls::stream&lt;controlStr, 0&gt;&amp;, float (*) [8], float*, controlStr&amp;)"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="NonByteSizeMemoryAccessMissed" src_info="detector_solid/abs_solid_detector.cpp:364:7" msg_id="214-226" msg_severity="INFO" msg_body="Non byte size access is unsupported" resolution="214-226" ID="bb0.store.5" VarName="contr_command" ParentFunc="read_test(hls::stream&lt;controlStr, 0&gt;&amp;, float (*) [8], float*, controlStr&amp;)"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="NonByteSizeMemoryAccessMissed" src_info="detector_solid/abs_solid_detector.cpp:422:44" msg_id="214-226" msg_severity="INFO" msg_body="Non byte size access is unsupported" resolution="214-226" ID=".split.load.32" VarName="error" ParentFunc="run(hls::stream&lt;controlStr, 0&gt;&amp;, REGION_T (*) [16], ap_int&lt;8&gt;*, ap_int&lt;16&gt;*, ap_int&lt;32&gt;*, hls::stream&lt;ap_int&lt;8&gt;, 0&gt;&amp;)"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="NonByteSizeMemoryAccessMissed" src_info="detector_solid/abs_solid_detector.cpp:369:8" msg_id="214-226" msg_severity="INFO" msg_body="Non byte size access is unsupported" resolution="214-226" ID="bb18.store.1" VarName="error" ParentFunc="run_test(bool&amp;, float*, REGION_T*)"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstWidenedPassed" src_info="detector_solid/abs_solid_detector.cpp:365:2" msg_id="214-119" msg_severity="INFO" msg_body="Sequential read of 8 x 32bit words has been widened by 8: 1 x 256bit words" OldID="inputDataInRamseq," ID="wseq" BundleName="gmem" VarName="inputDataInRam" LoopLoc="detector_solid/abs_solid_detector.cpp:365:2" LoopName="anonymous" ParentFunc="read_test(hls::stream&lt;controlStr, 0&gt;&amp;, float (*) [8], float*, controlStr&amp;)" Length="1" Direction="read"/>
</VitisHLS:BurstInfo>

