# This script segment is generated automatically by AutoPilot

# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1122 \
    name agg_result_0 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename agg_result_0 \
    op interface \
    ports { agg_result_0_address0 { O 3 vector } agg_result_0_ce0 { O 1 bit } agg_result_0_we0 { O 1 bit } agg_result_0_d0 { O 25 vector } agg_result_0_address1 { O 3 vector } agg_result_0_ce1 { O 1 bit } agg_result_0_we1 { O 1 bit } agg_result_0_d1 { O 25 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'agg_result_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1123 \
    name agg_result_1 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename agg_result_1 \
    op interface \
    ports { agg_result_1_address0 { O 3 vector } agg_result_1_ce0 { O 1 bit } agg_result_1_we0 { O 1 bit } agg_result_1_d0 { O 25 vector } agg_result_1_address1 { O 3 vector } agg_result_1_ce1 { O 1 bit } agg_result_1_we1 { O 1 bit } agg_result_1_d1 { O 25 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'agg_result_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1124 \
    name agg_result_2 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename agg_result_2 \
    op interface \
    ports { agg_result_2_address0 { O 3 vector } agg_result_2_ce0 { O 1 bit } agg_result_2_we0 { O 1 bit } agg_result_2_d0 { O 25 vector } agg_result_2_address1 { O 3 vector } agg_result_2_ce1 { O 1 bit } agg_result_2_we1 { O 1 bit } agg_result_2_d1 { O 25 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'agg_result_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1125 \
    name agg_result_3 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename agg_result_3 \
    op interface \
    ports { agg_result_3_address0 { O 3 vector } agg_result_3_ce0 { O 1 bit } agg_result_3_we0 { O 1 bit } agg_result_3_d0 { O 25 vector } agg_result_3_address1 { O 3 vector } agg_result_3_ce1 { O 1 bit } agg_result_3_we1 { O 1 bit } agg_result_3_d1 { O 25 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'agg_result_3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1126 \
    name agg_result_4 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename agg_result_4 \
    op interface \
    ports { agg_result_4_address0 { O 3 vector } agg_result_4_ce0 { O 1 bit } agg_result_4_we0 { O 1 bit } agg_result_4_d0 { O 25 vector } agg_result_4_address1 { O 3 vector } agg_result_4_ce1 { O 1 bit } agg_result_4_we1 { O 1 bit } agg_result_4_d1 { O 25 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'agg_result_4'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1127 \
    name agg_result_5 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename agg_result_5 \
    op interface \
    ports { agg_result_5_address0 { O 3 vector } agg_result_5_ce0 { O 1 bit } agg_result_5_we0 { O 1 bit } agg_result_5_d0 { O 25 vector } agg_result_5_address1 { O 3 vector } agg_result_5_ce1 { O 1 bit } agg_result_5_we1 { O 1 bit } agg_result_5_d1 { O 25 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'agg_result_5'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1128 \
    name agg_result_6 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename agg_result_6 \
    op interface \
    ports { agg_result_6_address0 { O 3 vector } agg_result_6_ce0 { O 1 bit } agg_result_6_we0 { O 1 bit } agg_result_6_d0 { O 25 vector } agg_result_6_address1 { O 3 vector } agg_result_6_ce1 { O 1 bit } agg_result_6_we1 { O 1 bit } agg_result_6_d1 { O 25 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'agg_result_6'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1129 \
    name agg_result_7 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename agg_result_7 \
    op interface \
    ports { agg_result_7_address0 { O 3 vector } agg_result_7_ce0 { O 1 bit } agg_result_7_we0 { O 1 bit } agg_result_7_d0 { O 25 vector } agg_result_7_address1 { O 3 vector } agg_result_7_ce1 { O 1 bit } agg_result_7_we1 { O 1 bit } agg_result_7_d1 { O 25 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'agg_result_7'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1130 \
    name agg_result_8 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename agg_result_8 \
    op interface \
    ports { agg_result_8_address0 { O 3 vector } agg_result_8_ce0 { O 1 bit } agg_result_8_we0 { O 1 bit } agg_result_8_d0 { O 25 vector } agg_result_8_address1 { O 3 vector } agg_result_8_ce1 { O 1 bit } agg_result_8_we1 { O 1 bit } agg_result_8_d1 { O 25 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'agg_result_8'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1131 \
    name agg_result_9 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename agg_result_9 \
    op interface \
    ports { agg_result_9_address0 { O 3 vector } agg_result_9_ce0 { O 1 bit } agg_result_9_we0 { O 1 bit } agg_result_9_d0 { O 25 vector } agg_result_9_address1 { O 3 vector } agg_result_9_ce1 { O 1 bit } agg_result_9_we1 { O 1 bit } agg_result_9_d1 { O 25 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'agg_result_9'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1132 \
    name agg_result_10 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename agg_result_10 \
    op interface \
    ports { agg_result_10_address0 { O 3 vector } agg_result_10_ce0 { O 1 bit } agg_result_10_we0 { O 1 bit } agg_result_10_d0 { O 25 vector } agg_result_10_address1 { O 3 vector } agg_result_10_ce1 { O 1 bit } agg_result_10_we1 { O 1 bit } agg_result_10_d1 { O 25 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'agg_result_10'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1133 \
    name agg_result_11 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename agg_result_11 \
    op interface \
    ports { agg_result_11_address0 { O 3 vector } agg_result_11_ce0 { O 1 bit } agg_result_11_we0 { O 1 bit } agg_result_11_d0 { O 25 vector } agg_result_11_address1 { O 3 vector } agg_result_11_ce1 { O 1 bit } agg_result_11_we1 { O 1 bit } agg_result_11_d1 { O 25 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'agg_result_11'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1134 \
    name agg_result_12 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename agg_result_12 \
    op interface \
    ports { agg_result_12_address0 { O 3 vector } agg_result_12_ce0 { O 1 bit } agg_result_12_we0 { O 1 bit } agg_result_12_d0 { O 25 vector } agg_result_12_address1 { O 3 vector } agg_result_12_ce1 { O 1 bit } agg_result_12_we1 { O 1 bit } agg_result_12_d1 { O 25 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'agg_result_12'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1135 \
    name agg_result_13 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename agg_result_13 \
    op interface \
    ports { agg_result_13_address0 { O 3 vector } agg_result_13_ce0 { O 1 bit } agg_result_13_we0 { O 1 bit } agg_result_13_d0 { O 25 vector } agg_result_13_address1 { O 3 vector } agg_result_13_ce1 { O 1 bit } agg_result_13_we1 { O 1 bit } agg_result_13_d1 { O 25 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'agg_result_13'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1136 \
    name agg_result_14 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename agg_result_14 \
    op interface \
    ports { agg_result_14_address0 { O 3 vector } agg_result_14_ce0 { O 1 bit } agg_result_14_we0 { O 1 bit } agg_result_14_d0 { O 25 vector } agg_result_14_address1 { O 3 vector } agg_result_14_ce1 { O 1 bit } agg_result_14_we1 { O 1 bit } agg_result_14_d1 { O 25 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'agg_result_14'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1137 \
    name agg_result_15 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename agg_result_15 \
    op interface \
    ports { agg_result_15_address0 { O 3 vector } agg_result_15_ce0 { O 1 bit } agg_result_15_we0 { O 1 bit } agg_result_15_d0 { O 25 vector } agg_result_15_address1 { O 3 vector } agg_result_15_ce1 { O 1 bit } agg_result_15_we1 { O 1 bit } agg_result_15_d1 { O 25 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'agg_result_15'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1138 \
    name agg_result_16 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename agg_result_16 \
    op interface \
    ports { agg_result_16_address0 { O 3 vector } agg_result_16_ce0 { O 1 bit } agg_result_16_we0 { O 1 bit } agg_result_16_d0 { O 25 vector } agg_result_16_address1 { O 3 vector } agg_result_16_ce1 { O 1 bit } agg_result_16_we1 { O 1 bit } agg_result_16_d1 { O 25 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'agg_result_16'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1139 \
    name agg_result_17 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename agg_result_17 \
    op interface \
    ports { agg_result_17_address0 { O 3 vector } agg_result_17_ce0 { O 1 bit } agg_result_17_we0 { O 1 bit } agg_result_17_d0 { O 25 vector } agg_result_17_address1 { O 3 vector } agg_result_17_ce1 { O 1 bit } agg_result_17_we1 { O 1 bit } agg_result_17_d1 { O 25 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'agg_result_17'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1140 \
    name agg_result_18 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename agg_result_18 \
    op interface \
    ports { agg_result_18_address0 { O 3 vector } agg_result_18_ce0 { O 1 bit } agg_result_18_we0 { O 1 bit } agg_result_18_d0 { O 25 vector } agg_result_18_address1 { O 3 vector } agg_result_18_ce1 { O 1 bit } agg_result_18_we1 { O 1 bit } agg_result_18_d1 { O 25 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'agg_result_18'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1141 \
    name agg_result_19 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename agg_result_19 \
    op interface \
    ports { agg_result_19_address0 { O 3 vector } agg_result_19_ce0 { O 1 bit } agg_result_19_we0 { O 1 bit } agg_result_19_d0 { O 25 vector } agg_result_19_address1 { O 3 vector } agg_result_19_ce1 { O 1 bit } agg_result_19_we1 { O 1 bit } agg_result_19_d1 { O 25 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'agg_result_19'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1142 \
    name agg_result_20 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename agg_result_20 \
    op interface \
    ports { agg_result_20_address0 { O 3 vector } agg_result_20_ce0 { O 1 bit } agg_result_20_we0 { O 1 bit } agg_result_20_d0 { O 25 vector } agg_result_20_address1 { O 3 vector } agg_result_20_ce1 { O 1 bit } agg_result_20_we1 { O 1 bit } agg_result_20_d1 { O 25 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'agg_result_20'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1143 \
    name agg_result_21 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename agg_result_21 \
    op interface \
    ports { agg_result_21_address0 { O 3 vector } agg_result_21_ce0 { O 1 bit } agg_result_21_we0 { O 1 bit } agg_result_21_d0 { O 25 vector } agg_result_21_address1 { O 3 vector } agg_result_21_ce1 { O 1 bit } agg_result_21_we1 { O 1 bit } agg_result_21_d1 { O 25 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'agg_result_21'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1144 \
    name agg_result_22 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename agg_result_22 \
    op interface \
    ports { agg_result_22_address0 { O 3 vector } agg_result_22_ce0 { O 1 bit } agg_result_22_we0 { O 1 bit } agg_result_22_d0 { O 25 vector } agg_result_22_address1 { O 3 vector } agg_result_22_ce1 { O 1 bit } agg_result_22_we1 { O 1 bit } agg_result_22_d1 { O 25 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'agg_result_22'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1145 \
    name agg_result_23 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename agg_result_23 \
    op interface \
    ports { agg_result_23_address0 { O 3 vector } agg_result_23_ce0 { O 1 bit } agg_result_23_we0 { O 1 bit } agg_result_23_d0 { O 25 vector } agg_result_23_address1 { O 3 vector } agg_result_23_ce1 { O 1 bit } agg_result_23_we1 { O 1 bit } agg_result_23_d1 { O 25 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'agg_result_23'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1146 \
    name agg_result_24 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename agg_result_24 \
    op interface \
    ports { agg_result_24_address0 { O 3 vector } agg_result_24_ce0 { O 1 bit } agg_result_24_we0 { O 1 bit } agg_result_24_d0 { O 25 vector } agg_result_24_address1 { O 3 vector } agg_result_24_ce1 { O 1 bit } agg_result_24_we1 { O 1 bit } agg_result_24_d1 { O 25 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'agg_result_24'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1147 \
    name agg_result_25 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename agg_result_25 \
    op interface \
    ports { agg_result_25_address0 { O 3 vector } agg_result_25_ce0 { O 1 bit } agg_result_25_we0 { O 1 bit } agg_result_25_d0 { O 25 vector } agg_result_25_address1 { O 3 vector } agg_result_25_ce1 { O 1 bit } agg_result_25_we1 { O 1 bit } agg_result_25_d1 { O 25 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'agg_result_25'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1148 \
    name agg_result_26 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename agg_result_26 \
    op interface \
    ports { agg_result_26_address0 { O 3 vector } agg_result_26_ce0 { O 1 bit } agg_result_26_we0 { O 1 bit } agg_result_26_d0 { O 25 vector } agg_result_26_address1 { O 3 vector } agg_result_26_ce1 { O 1 bit } agg_result_26_we1 { O 1 bit } agg_result_26_d1 { O 25 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'agg_result_26'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1149 \
    name agg_result_27 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename agg_result_27 \
    op interface \
    ports { agg_result_27_address0 { O 3 vector } agg_result_27_ce0 { O 1 bit } agg_result_27_we0 { O 1 bit } agg_result_27_d0 { O 25 vector } agg_result_27_address1 { O 3 vector } agg_result_27_ce1 { O 1 bit } agg_result_27_we1 { O 1 bit } agg_result_27_d1 { O 25 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'agg_result_27'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1150 \
    name agg_result_28 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename agg_result_28 \
    op interface \
    ports { agg_result_28_address0 { O 3 vector } agg_result_28_ce0 { O 1 bit } agg_result_28_we0 { O 1 bit } agg_result_28_d0 { O 25 vector } agg_result_28_address1 { O 3 vector } agg_result_28_ce1 { O 1 bit } agg_result_28_we1 { O 1 bit } agg_result_28_d1 { O 25 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'agg_result_28'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1151 \
    name agg_result_29 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename agg_result_29 \
    op interface \
    ports { agg_result_29_address0 { O 3 vector } agg_result_29_ce0 { O 1 bit } agg_result_29_we0 { O 1 bit } agg_result_29_d0 { O 25 vector } agg_result_29_address1 { O 3 vector } agg_result_29_ce1 { O 1 bit } agg_result_29_we1 { O 1 bit } agg_result_29_d1 { O 25 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'agg_result_29'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1152 \
    name agg_result_30 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename agg_result_30 \
    op interface \
    ports { agg_result_30_address0 { O 3 vector } agg_result_30_ce0 { O 1 bit } agg_result_30_we0 { O 1 bit } agg_result_30_d0 { O 25 vector } agg_result_30_address1 { O 3 vector } agg_result_30_ce1 { O 1 bit } agg_result_30_we1 { O 1 bit } agg_result_30_d1 { O 25 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'agg_result_30'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1153 \
    name agg_result_31 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename agg_result_31 \
    op interface \
    ports { agg_result_31_address0 { O 3 vector } agg_result_31_ce0 { O 1 bit } agg_result_31_we0 { O 1 bit } agg_result_31_d0 { O 25 vector } agg_result_31_address1 { O 3 vector } agg_result_31_ce1 { O 1 bit } agg_result_31_we1 { O 1 bit } agg_result_31_d1 { O 25 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'agg_result_31'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1154 \
    name agg_result_32 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename agg_result_32 \
    op interface \
    ports { agg_result_32_address0 { O 3 vector } agg_result_32_ce0 { O 1 bit } agg_result_32_we0 { O 1 bit } agg_result_32_d0 { O 25 vector } agg_result_32_address1 { O 3 vector } agg_result_32_ce1 { O 1 bit } agg_result_32_we1 { O 1 bit } agg_result_32_d1 { O 25 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'agg_result_32'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1155 \
    name agg_result_33 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename agg_result_33 \
    op interface \
    ports { agg_result_33_address0 { O 3 vector } agg_result_33_ce0 { O 1 bit } agg_result_33_we0 { O 1 bit } agg_result_33_d0 { O 25 vector } agg_result_33_address1 { O 3 vector } agg_result_33_ce1 { O 1 bit } agg_result_33_we1 { O 1 bit } agg_result_33_d1 { O 25 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'agg_result_33'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1156 \
    name agg_result_34 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename agg_result_34 \
    op interface \
    ports { agg_result_34_address0 { O 3 vector } agg_result_34_ce0 { O 1 bit } agg_result_34_we0 { O 1 bit } agg_result_34_d0 { O 25 vector } agg_result_34_address1 { O 3 vector } agg_result_34_ce1 { O 1 bit } agg_result_34_we1 { O 1 bit } agg_result_34_d1 { O 25 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'agg_result_34'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1157 \
    name agg_result_35 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename agg_result_35 \
    op interface \
    ports { agg_result_35_address0 { O 3 vector } agg_result_35_ce0 { O 1 bit } agg_result_35_we0 { O 1 bit } agg_result_35_d0 { O 25 vector } agg_result_35_address1 { O 3 vector } agg_result_35_ce1 { O 1 bit } agg_result_35_we1 { O 1 bit } agg_result_35_d1 { O 25 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'agg_result_35'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1158 \
    name agg_result_36 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename agg_result_36 \
    op interface \
    ports { agg_result_36_address0 { O 3 vector } agg_result_36_ce0 { O 1 bit } agg_result_36_we0 { O 1 bit } agg_result_36_d0 { O 25 vector } agg_result_36_address1 { O 3 vector } agg_result_36_ce1 { O 1 bit } agg_result_36_we1 { O 1 bit } agg_result_36_d1 { O 25 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'agg_result_36'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1159 \
    name agg_result_37 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename agg_result_37 \
    op interface \
    ports { agg_result_37_address0 { O 3 vector } agg_result_37_ce0 { O 1 bit } agg_result_37_we0 { O 1 bit } agg_result_37_d0 { O 25 vector } agg_result_37_address1 { O 3 vector } agg_result_37_ce1 { O 1 bit } agg_result_37_we1 { O 1 bit } agg_result_37_d1 { O 25 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'agg_result_37'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1160 \
    name agg_result_38 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename agg_result_38 \
    op interface \
    ports { agg_result_38_address0 { O 3 vector } agg_result_38_ce0 { O 1 bit } agg_result_38_we0 { O 1 bit } agg_result_38_d0 { O 25 vector } agg_result_38_address1 { O 3 vector } agg_result_38_ce1 { O 1 bit } agg_result_38_we1 { O 1 bit } agg_result_38_d1 { O 25 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'agg_result_38'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1161 \
    name agg_result_39 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename agg_result_39 \
    op interface \
    ports { agg_result_39_address0 { O 3 vector } agg_result_39_ce0 { O 1 bit } agg_result_39_we0 { O 1 bit } agg_result_39_d0 { O 25 vector } agg_result_39_address1 { O 3 vector } agg_result_39_ce1 { O 1 bit } agg_result_39_we1 { O 1 bit } agg_result_39_d1 { O 25 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'agg_result_39'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1162 \
    name agg_result_40 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename agg_result_40 \
    op interface \
    ports { agg_result_40_address0 { O 3 vector } agg_result_40_ce0 { O 1 bit } agg_result_40_we0 { O 1 bit } agg_result_40_d0 { O 25 vector } agg_result_40_address1 { O 3 vector } agg_result_40_ce1 { O 1 bit } agg_result_40_we1 { O 1 bit } agg_result_40_d1 { O 25 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'agg_result_40'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1163 \
    name agg_result_41 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename agg_result_41 \
    op interface \
    ports { agg_result_41_address0 { O 3 vector } agg_result_41_ce0 { O 1 bit } agg_result_41_we0 { O 1 bit } agg_result_41_d0 { O 25 vector } agg_result_41_address1 { O 3 vector } agg_result_41_ce1 { O 1 bit } agg_result_41_we1 { O 1 bit } agg_result_41_d1 { O 25 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'agg_result_41'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1164 \
    name agg_result_42 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename agg_result_42 \
    op interface \
    ports { agg_result_42_address0 { O 3 vector } agg_result_42_ce0 { O 1 bit } agg_result_42_we0 { O 1 bit } agg_result_42_d0 { O 25 vector } agg_result_42_address1 { O 3 vector } agg_result_42_ce1 { O 1 bit } agg_result_42_we1 { O 1 bit } agg_result_42_d1 { O 25 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'agg_result_42'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1165 \
    name agg_result_43 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename agg_result_43 \
    op interface \
    ports { agg_result_43_address0 { O 3 vector } agg_result_43_ce0 { O 1 bit } agg_result_43_we0 { O 1 bit } agg_result_43_d0 { O 25 vector } agg_result_43_address1 { O 3 vector } agg_result_43_ce1 { O 1 bit } agg_result_43_we1 { O 1 bit } agg_result_43_d1 { O 25 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'agg_result_43'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1166 \
    name agg_result_44 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename agg_result_44 \
    op interface \
    ports { agg_result_44_address0 { O 3 vector } agg_result_44_ce0 { O 1 bit } agg_result_44_we0 { O 1 bit } agg_result_44_d0 { O 25 vector } agg_result_44_address1 { O 3 vector } agg_result_44_ce1 { O 1 bit } agg_result_44_we1 { O 1 bit } agg_result_44_d1 { O 25 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'agg_result_44'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1167 \
    name agg_result_45 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename agg_result_45 \
    op interface \
    ports { agg_result_45_address0 { O 3 vector } agg_result_45_ce0 { O 1 bit } agg_result_45_we0 { O 1 bit } agg_result_45_d0 { O 25 vector } agg_result_45_address1 { O 3 vector } agg_result_45_ce1 { O 1 bit } agg_result_45_we1 { O 1 bit } agg_result_45_d1 { O 25 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'agg_result_45'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1168 \
    name agg_result_46 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename agg_result_46 \
    op interface \
    ports { agg_result_46_address0 { O 3 vector } agg_result_46_ce0 { O 1 bit } agg_result_46_we0 { O 1 bit } agg_result_46_d0 { O 25 vector } agg_result_46_address1 { O 3 vector } agg_result_46_ce1 { O 1 bit } agg_result_46_we1 { O 1 bit } agg_result_46_d1 { O 25 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'agg_result_46'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1169 \
    name agg_result_47 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename agg_result_47 \
    op interface \
    ports { agg_result_47_address0 { O 3 vector } agg_result_47_ce0 { O 1 bit } agg_result_47_we0 { O 1 bit } agg_result_47_d0 { O 25 vector } agg_result_47_address1 { O 3 vector } agg_result_47_ce1 { O 1 bit } agg_result_47_we1 { O 1 bit } agg_result_47_d1 { O 25 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'agg_result_47'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1170 \
    name agg_result_48 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename agg_result_48 \
    op interface \
    ports { agg_result_48_address0 { O 3 vector } agg_result_48_ce0 { O 1 bit } agg_result_48_we0 { O 1 bit } agg_result_48_d0 { O 25 vector } agg_result_48_address1 { O 3 vector } agg_result_48_ce1 { O 1 bit } agg_result_48_we1 { O 1 bit } agg_result_48_d1 { O 25 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'agg_result_48'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1171 \
    name agg_result_49 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename agg_result_49 \
    op interface \
    ports { agg_result_49_address0 { O 3 vector } agg_result_49_ce0 { O 1 bit } agg_result_49_we0 { O 1 bit } agg_result_49_d0 { O 25 vector } agg_result_49_address1 { O 3 vector } agg_result_49_ce1 { O 1 bit } agg_result_49_we1 { O 1 bit } agg_result_49_d1 { O 25 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'agg_result_49'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1172 \
    name agg_result_50 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename agg_result_50 \
    op interface \
    ports { agg_result_50_address0 { O 3 vector } agg_result_50_ce0 { O 1 bit } agg_result_50_we0 { O 1 bit } agg_result_50_d0 { O 25 vector } agg_result_50_address1 { O 3 vector } agg_result_50_ce1 { O 1 bit } agg_result_50_we1 { O 1 bit } agg_result_50_d1 { O 25 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'agg_result_50'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1173 \
    name agg_result_51 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename agg_result_51 \
    op interface \
    ports { agg_result_51_address0 { O 3 vector } agg_result_51_ce0 { O 1 bit } agg_result_51_we0 { O 1 bit } agg_result_51_d0 { O 25 vector } agg_result_51_address1 { O 3 vector } agg_result_51_ce1 { O 1 bit } agg_result_51_we1 { O 1 bit } agg_result_51_d1 { O 25 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'agg_result_51'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1174 \
    name agg_result_52 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename agg_result_52 \
    op interface \
    ports { agg_result_52_address0 { O 3 vector } agg_result_52_ce0 { O 1 bit } agg_result_52_we0 { O 1 bit } agg_result_52_d0 { O 25 vector } agg_result_52_address1 { O 3 vector } agg_result_52_ce1 { O 1 bit } agg_result_52_we1 { O 1 bit } agg_result_52_d1 { O 25 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'agg_result_52'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1175 \
    name agg_result_53 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename agg_result_53 \
    op interface \
    ports { agg_result_53_address0 { O 3 vector } agg_result_53_ce0 { O 1 bit } agg_result_53_we0 { O 1 bit } agg_result_53_d0 { O 25 vector } agg_result_53_address1 { O 3 vector } agg_result_53_ce1 { O 1 bit } agg_result_53_we1 { O 1 bit } agg_result_53_d1 { O 25 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'agg_result_53'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1176 \
    name agg_result_54 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename agg_result_54 \
    op interface \
    ports { agg_result_54_address0 { O 3 vector } agg_result_54_ce0 { O 1 bit } agg_result_54_we0 { O 1 bit } agg_result_54_d0 { O 25 vector } agg_result_54_address1 { O 3 vector } agg_result_54_ce1 { O 1 bit } agg_result_54_we1 { O 1 bit } agg_result_54_d1 { O 25 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'agg_result_54'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1177 \
    name agg_result_55 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename agg_result_55 \
    op interface \
    ports { agg_result_55_address0 { O 3 vector } agg_result_55_ce0 { O 1 bit } agg_result_55_we0 { O 1 bit } agg_result_55_d0 { O 25 vector } agg_result_55_address1 { O 3 vector } agg_result_55_ce1 { O 1 bit } agg_result_55_we1 { O 1 bit } agg_result_55_d1 { O 25 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'agg_result_55'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1178 \
    name agg_result_56 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename agg_result_56 \
    op interface \
    ports { agg_result_56_address0 { O 3 vector } agg_result_56_ce0 { O 1 bit } agg_result_56_we0 { O 1 bit } agg_result_56_d0 { O 25 vector } agg_result_56_address1 { O 3 vector } agg_result_56_ce1 { O 1 bit } agg_result_56_we1 { O 1 bit } agg_result_56_d1 { O 25 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'agg_result_56'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1179 \
    name agg_result_57 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename agg_result_57 \
    op interface \
    ports { agg_result_57_address0 { O 3 vector } agg_result_57_ce0 { O 1 bit } agg_result_57_we0 { O 1 bit } agg_result_57_d0 { O 25 vector } agg_result_57_address1 { O 3 vector } agg_result_57_ce1 { O 1 bit } agg_result_57_we1 { O 1 bit } agg_result_57_d1 { O 25 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'agg_result_57'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1180 \
    name agg_result_58 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename agg_result_58 \
    op interface \
    ports { agg_result_58_address0 { O 3 vector } agg_result_58_ce0 { O 1 bit } agg_result_58_we0 { O 1 bit } agg_result_58_d0 { O 25 vector } agg_result_58_address1 { O 3 vector } agg_result_58_ce1 { O 1 bit } agg_result_58_we1 { O 1 bit } agg_result_58_d1 { O 25 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'agg_result_58'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1181 \
    name agg_result_59 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename agg_result_59 \
    op interface \
    ports { agg_result_59_address0 { O 3 vector } agg_result_59_ce0 { O 1 bit } agg_result_59_we0 { O 1 bit } agg_result_59_d0 { O 25 vector } agg_result_59_address1 { O 3 vector } agg_result_59_ce1 { O 1 bit } agg_result_59_we1 { O 1 bit } agg_result_59_d1 { O 25 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'agg_result_59'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1182 \
    name agg_result_60 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename agg_result_60 \
    op interface \
    ports { agg_result_60_address0 { O 3 vector } agg_result_60_ce0 { O 1 bit } agg_result_60_we0 { O 1 bit } agg_result_60_d0 { O 25 vector } agg_result_60_address1 { O 3 vector } agg_result_60_ce1 { O 1 bit } agg_result_60_we1 { O 1 bit } agg_result_60_d1 { O 25 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'agg_result_60'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1183 \
    name agg_result_61 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename agg_result_61 \
    op interface \
    ports { agg_result_61_address0 { O 3 vector } agg_result_61_ce0 { O 1 bit } agg_result_61_we0 { O 1 bit } agg_result_61_d0 { O 25 vector } agg_result_61_address1 { O 3 vector } agg_result_61_ce1 { O 1 bit } agg_result_61_we1 { O 1 bit } agg_result_61_d1 { O 25 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'agg_result_61'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1184 \
    name agg_result_62 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename agg_result_62 \
    op interface \
    ports { agg_result_62_address0 { O 3 vector } agg_result_62_ce0 { O 1 bit } agg_result_62_we0 { O 1 bit } agg_result_62_d0 { O 25 vector } agg_result_62_address1 { O 3 vector } agg_result_62_ce1 { O 1 bit } agg_result_62_we1 { O 1 bit } agg_result_62_d1 { O 25 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'agg_result_62'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1185 \
    name agg_result_63 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename agg_result_63 \
    op interface \
    ports { agg_result_63_address0 { O 3 vector } agg_result_63_ce0 { O 1 bit } agg_result_63_we0 { O 1 bit } agg_result_63_d0 { O 25 vector } agg_result_63_address1 { O 3 vector } agg_result_63_ce1 { O 1 bit } agg_result_63_we1 { O 1 bit } agg_result_63_d1 { O 25 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'agg_result_63'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1186 \
    name A_0 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename A_0 \
    op interface \
    ports { A_0_address0 { O 3 vector } A_0_ce0 { O 1 bit } A_0_q0 { I 25 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'A_0'"
}
}


# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1187 \
    name p_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read \
    op interface \
    ports { p_read { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1188 \
    name p_read1 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read1 \
    op interface \
    ports { p_read1 { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1189 \
    name p_read2 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read2 \
    op interface \
    ports { p_read2 { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1190 \
    name p_read3 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read3 \
    op interface \
    ports { p_read3 { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1191 \
    name p_read4 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read4 \
    op interface \
    ports { p_read4 { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1192 \
    name p_read5 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read5 \
    op interface \
    ports { p_read5 { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1193 \
    name p_read6 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read6 \
    op interface \
    ports { p_read6 { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1194 \
    name p_read7 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read7 \
    op interface \
    ports { p_read7 { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1195 \
    name p_read8 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read8 \
    op interface \
    ports { p_read8 { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1196 \
    name p_read9 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read9 \
    op interface \
    ports { p_read9 { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1197 \
    name p_read10 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read10 \
    op interface \
    ports { p_read10 { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1198 \
    name p_read11 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read11 \
    op interface \
    ports { p_read11 { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1199 \
    name p_read12 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read12 \
    op interface \
    ports { p_read12 { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1200 \
    name p_read13 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read13 \
    op interface \
    ports { p_read13 { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1201 \
    name p_read14 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read14 \
    op interface \
    ports { p_read14 { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1202 \
    name p_read15 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read15 \
    op interface \
    ports { p_read15 { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1203 \
    name p_read16 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read16 \
    op interface \
    ports { p_read16 { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1204 \
    name p_read17 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read17 \
    op interface \
    ports { p_read17 { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1205 \
    name p_read18 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read18 \
    op interface \
    ports { p_read18 { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1206 \
    name p_read19 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read19 \
    op interface \
    ports { p_read19 { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1207 \
    name p_read20 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read20 \
    op interface \
    ports { p_read20 { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1208 \
    name p_read21 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read21 \
    op interface \
    ports { p_read21 { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1209 \
    name p_read22 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read22 \
    op interface \
    ports { p_read22 { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1210 \
    name p_read23 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read23 \
    op interface \
    ports { p_read23 { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1211 \
    name p_read24 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read24 \
    op interface \
    ports { p_read24 { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1212 \
    name p_read25 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read25 \
    op interface \
    ports { p_read25 { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1213 \
    name p_read26 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read26 \
    op interface \
    ports { p_read26 { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1214 \
    name p_read27 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read27 \
    op interface \
    ports { p_read27 { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1215 \
    name p_read28 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read28 \
    op interface \
    ports { p_read28 { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1216 \
    name p_read29 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read29 \
    op interface \
    ports { p_read29 { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1217 \
    name p_read30 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read30 \
    op interface \
    ports { p_read30 { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1218 \
    name p_read31 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read31 \
    op interface \
    ports { p_read31 { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1219 \
    name p_read32 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read32 \
    op interface \
    ports { p_read32 { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1220 \
    name p_read33 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read33 \
    op interface \
    ports { p_read33 { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1221 \
    name p_read34 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read34 \
    op interface \
    ports { p_read34 { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1222 \
    name p_read35 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read35 \
    op interface \
    ports { p_read35 { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1223 \
    name p_read36 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read36 \
    op interface \
    ports { p_read36 { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1224 \
    name p_read37 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read37 \
    op interface \
    ports { p_read37 { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1225 \
    name p_read38 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read38 \
    op interface \
    ports { p_read38 { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1226 \
    name p_read39 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read39 \
    op interface \
    ports { p_read39 { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1227 \
    name p_read40 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read40 \
    op interface \
    ports { p_read40 { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1228 \
    name p_read41 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read41 \
    op interface \
    ports { p_read41 { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1229 \
    name p_read42 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read42 \
    op interface \
    ports { p_read42 { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1230 \
    name p_read43 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read43 \
    op interface \
    ports { p_read43 { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1231 \
    name p_read44 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read44 \
    op interface \
    ports { p_read44 { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1232 \
    name p_read45 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read45 \
    op interface \
    ports { p_read45 { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1233 \
    name p_read46 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read46 \
    op interface \
    ports { p_read46 { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1234 \
    name p_read47 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read47 \
    op interface \
    ports { p_read47 { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1235 \
    name p_read48 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read48 \
    op interface \
    ports { p_read48 { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1236 \
    name p_read49 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read49 \
    op interface \
    ports { p_read49 { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1237 \
    name p_read50 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read50 \
    op interface \
    ports { p_read50 { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1238 \
    name p_read51 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read51 \
    op interface \
    ports { p_read51 { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1239 \
    name p_read52 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read52 \
    op interface \
    ports { p_read52 { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1240 \
    name p_read53 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read53 \
    op interface \
    ports { p_read53 { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1241 \
    name p_read54 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read54 \
    op interface \
    ports { p_read54 { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1242 \
    name p_read55 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read55 \
    op interface \
    ports { p_read55 { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1243 \
    name p_read56 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read56 \
    op interface \
    ports { p_read56 { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1244 \
    name p_read57 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read57 \
    op interface \
    ports { p_read57 { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1245 \
    name p_read58 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read58 \
    op interface \
    ports { p_read58 { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1246 \
    name p_read59 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read59 \
    op interface \
    ports { p_read59 { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1247 \
    name p_read60 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read60 \
    op interface \
    ports { p_read60 { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1248 \
    name p_read61 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read61 \
    op interface \
    ports { p_read61 { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1249 \
    name p_read62 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read62 \
    op interface \
    ports { p_read62 { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1250 \
    name p_read63 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read63 \
    op interface \
    ports { p_read63 { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


