[INF:CM0023] Creating log file ../../build/regression/UnpackedTypespec/slpp_all/surelog.log.

LIB:  work
FILE: dut.sv
n<> u<0> t<Null_rule> p<195> s<194> l<1:1> el<1:0>
n<> u<1> t<Module_keyword> p<5> s<2> l<1:1> el<1:7>
n<top> u<2> t<StringConst> p<5> s<4> l<1:8> el<1:11>
n<> u<3> t<Port> p<4> l<1:12> el<1:12>
n<> u<4> t<List_of_ports> p<5> c<3> l<1:11> el<1:13>
n<> u<5> t<Module_nonansi_header> p<192> c<1> s<27> l<1:1> el<1:14>
n<> u<6> t<IntegerAtomType_Int> p<7> l<4:11> el<4:14>
n<> u<7> t<Data_type> p<20> c<6> s<8> l<4:11> el<4:14>
n<triple> u<8> t<StringConst> p<20> s<19> l<4:15> el<4:21>
n<1> u<9> t<IntConst> p<10> l<4:23> el<4:24>
n<> u<10> t<Primary_literal> p<11> c<9> l<4:23> el<4:24>
n<> u<11> t<Constant_primary> p<12> c<10> l<4:23> el<4:24>
n<> u<12> t<Constant_expression> p<17> c<11> s<16> l<4:23> el<4:24>
n<3> u<13> t<IntConst> p<14> l<4:25> el<4:26>
n<> u<14> t<Primary_literal> p<15> c<13> l<4:25> el<4:26>
n<> u<15> t<Constant_primary> p<16> c<14> l<4:25> el<4:26>
n<> u<16> t<Constant_expression> p<17> c<15> l<4:25> el<4:26>
n<> u<17> t<Constant_range> p<18> c<12> l<4:23> el<4:26>
n<> u<18> t<Unpacked_dimension> p<19> c<17> l<4:22> el<4:27>
n<> u<19> t<Variable_dimension> p<20> c<18> l<4:22> el<4:27>
n<> u<20> t<Type_declaration> p<21> c<7> l<4:3> el<4:28>
n<> u<21> t<Data_declaration> p<22> c<20> l<4:3> el<4:28>
n<> u<22> t<Package_or_generate_item_declaration> p<23> c<21> l<4:3> el<4:28>
n<> u<23> t<Module_or_generate_item_declaration> p<24> c<22> l<4:3> el<4:28>
n<> u<24> t<Module_common_item> p<25> c<23> l<4:3> el<4:28>
n<> u<25> t<Module_or_generate_item> p<26> c<24> l<4:3> el<4:28>
n<> u<26> t<Non_port_module_item> p<27> c<25> l<4:3> el<4:28>
n<> u<27> t<Module_item> p<192> c<26> s<57> l<4:3> el<4:28>
n<triple> u<28> t<StringConst> p<51> s<50> l<5:3> el<5:9>
n<b> u<29> t<StringConst> p<49> s<48> l<5:10> el<5:11>
n<1> u<30> t<IntConst> p<31> l<5:16> el<5:17>
n<> u<31> t<Primary_literal> p<32> c<30> l<5:16> el<5:17>
n<> u<32> t<Constant_primary> p<33> c<31> l<5:16> el<5:17>
n<> u<33> t<Constant_expression> p<34> c<32> l<5:16> el<5:17>
n<> u<34> t<Array_pattern_key> p<45> c<33> s<38> l<5:16> el<5:17>
n<1> u<35> t<IntConst> p<36> l<5:18> el<5:19>
n<> u<36> t<Primary_literal> p<37> c<35> l<5:18> el<5:19>
n<> u<37> t<Primary> p<38> c<36> l<5:18> el<5:19>
n<> u<38> t<Expression> p<45> c<37> s<40> l<5:18> el<5:19>
n<> u<39> t<Assignment_pattern_key> p<40> l<5:21> el<5:28>
n<> u<40> t<Array_pattern_key> p<45> c<39> s<44> l<5:21> el<5:28>
n<0> u<41> t<IntConst> p<42> l<5:29> el<5:30>
n<> u<42> t<Primary_literal> p<43> c<41> l<5:29> el<5:30>
n<> u<43> t<Primary> p<44> c<42> l<5:29> el<5:30>
n<> u<44> t<Expression> p<45> c<43> l<5:29> el<5:30>
n<> u<45> t<Assignment_pattern> p<46> c<34> l<5:14> el<5:31>
n<> u<46> t<Assignment_pattern_expression> p<47> c<45> l<5:14> el<5:31>
n<> u<47> t<Primary> p<48> c<46> l<5:14> el<5:31>
n<> u<48> t<Expression> p<49> c<47> l<5:14> el<5:31>
n<> u<49> t<Net_decl_assignment> p<50> c<29> l<5:10> el<5:31>
n<> u<50> t<List_of_net_decl_assignments> p<51> c<49> l<5:10> el<5:31>
n<> u<51> t<Net_declaration> p<52> c<28> l<5:3> el<5:32>
n<> u<52> t<Package_or_generate_item_declaration> p<53> c<51> l<5:3> el<5:32>
n<> u<53> t<Module_or_generate_item_declaration> p<54> c<52> l<5:3> el<5:32>
n<> u<54> t<Module_common_item> p<55> c<53> l<5:3> el<5:32>
n<> u<55> t<Module_or_generate_item> p<56> c<54> l<5:3> el<5:32>
n<> u<56> t<Non_port_module_item> p<57> c<55> l<5:3> el<5:32>
n<> u<57> t<Module_item> p<192> c<56> s<89> l<5:3> el<5:32>
n<> u<58> t<IntVec_TypeLogic> p<69> s<68> l<7:11> el<7:16>
n<1> u<59> t<IntConst> p<60> l<7:18> el<7:19>
n<> u<60> t<Primary_literal> p<61> c<59> l<7:18> el<7:19>
n<> u<61> t<Constant_primary> p<62> c<60> l<7:18> el<7:19>
n<> u<62> t<Constant_expression> p<67> c<61> s<66> l<7:18> el<7:19>
n<0> u<63> t<IntConst> p<64> l<7:20> el<7:21>
n<> u<64> t<Primary_literal> p<65> c<63> l<7:20> el<7:21>
n<> u<65> t<Constant_primary> p<66> c<64> l<7:20> el<7:21>
n<> u<66> t<Constant_expression> p<67> c<65> l<7:20> el<7:21>
n<> u<67> t<Constant_range> p<68> c<62> l<7:18> el<7:21>
n<> u<68> t<Packed_dimension> p<69> c<67> l<7:17> el<7:22>
n<> u<69> t<Data_type> p<82> c<58> s<70> l<7:11> el<7:22>
n<logic_7_0_t> u<70> t<StringConst> p<82> s<81> l<7:23> el<7:34>
n<7> u<71> t<IntConst> p<72> l<7:36> el<7:37>
n<> u<72> t<Primary_literal> p<73> c<71> l<7:36> el<7:37>
n<> u<73> t<Constant_primary> p<74> c<72> l<7:36> el<7:37>
n<> u<74> t<Constant_expression> p<79> c<73> s<78> l<7:36> el<7:37>
n<0> u<75> t<IntConst> p<76> l<7:38> el<7:39>
n<> u<76> t<Primary_literal> p<77> c<75> l<7:38> el<7:39>
n<> u<77> t<Constant_primary> p<78> c<76> l<7:38> el<7:39>
n<> u<78> t<Constant_expression> p<79> c<77> l<7:38> el<7:39>
n<> u<79> t<Constant_range> p<80> c<74> l<7:36> el<7:39>
n<> u<80> t<Unpacked_dimension> p<81> c<79> l<7:35> el<7:40>
n<> u<81> t<Variable_dimension> p<82> c<80> l<7:35> el<7:40>
n<> u<82> t<Type_declaration> p<83> c<69> l<7:3> el<7:41>
n<> u<83> t<Data_declaration> p<84> c<82> l<7:3> el<7:41>
n<> u<84> t<Package_or_generate_item_declaration> p<85> c<83> l<7:3> el<7:41>
n<> u<85> t<Module_or_generate_item_declaration> p<86> c<84> l<7:3> el<7:41>
n<> u<86> t<Module_common_item> p<87> c<85> l<7:3> el<7:41>
n<> u<87> t<Module_or_generate_item> p<88> c<86> l<7:3> el<7:41>
n<> u<88> t<Non_port_module_item> p<89> c<87> l<7:3> el<7:41>
n<> u<89> t<Module_item> p<192> c<88> s<117> l<7:3> el<7:41>
n<> u<90> t<IntVec_TypeLogic> p<101> s<100> l<10:17> el<10:22>
n<1> u<91> t<IntConst> p<92> l<10:24> el<10:25>
n<> u<92> t<Primary_literal> p<93> c<91> l<10:24> el<10:25>
n<> u<93> t<Constant_primary> p<94> c<92> l<10:24> el<10:25>
n<> u<94> t<Constant_expression> p<99> c<93> s<98> l<10:24> el<10:25>
n<0> u<95> t<IntConst> p<96> l<10:26> el<10:27>
n<> u<96> t<Primary_literal> p<97> c<95> l<10:26> el<10:27>
n<> u<97> t<Constant_primary> p<98> c<96> l<10:26> el<10:27>
n<> u<98> t<Constant_expression> p<99> c<97> l<10:26> el<10:27>
n<> u<99> t<Constant_range> p<100> c<94> l<10:24> el<10:27>
n<> u<100> t<Packed_dimension> p<101> c<99> l<10:23> el<10:28>
n<> u<101> t<Enum_base_type> p<108> c<90> s<103> l<10:17> el<10:28>
n<DISABLED> u<102> t<StringConst> p<103> l<11:5> el<11:13>
n<> u<103> t<Enum_name_declaration> p<108> c<102> s<105> l<11:5> el<11:13>
n<PARALLEL> u<104> t<StringConst> p<105> l<12:5> el<12:13>
n<> u<105> t<Enum_name_declaration> p<108> c<104> s<107> l<12:5> el<12:13>
n<MERGED> u<106> t<StringConst> p<107> l<13:5> el<13:11>
n<> u<107> t<Enum_name_declaration> p<108> c<106> l<13:5> el<13:11>
n<> u<108> t<Data_type> p<110> c<101> s<109> l<10:12> el<14:4>
n<unit_type_t> u<109> t<StringConst> p<110> l<14:5> el<14:16>
n<> u<110> t<Type_declaration> p<111> c<108> l<10:4> el<14:17>
n<> u<111> t<Data_declaration> p<112> c<110> l<10:4> el<14:17>
n<> u<112> t<Package_or_generate_item_declaration> p<113> c<111> l<10:4> el<14:17>
n<> u<113> t<Module_or_generate_item_declaration> p<114> c<112> l<10:4> el<14:17>
n<> u<114> t<Module_common_item> p<115> c<113> l<10:4> el<14:17>
n<> u<115> t<Module_or_generate_item> p<116> c<114> l<10:4> el<14:17>
n<> u<116> t<Non_port_module_item> p<117> c<115> l<10:4> el<14:17>
n<> u<117> t<Module_item> p<192> c<116> s<138> l<10:4> el<14:17>
n<unit_type_t> u<118> t<StringConst> p<129> s<128> l<16:11> el<16:22>
n<0> u<119> t<IntConst> p<120> l<16:24> el<16:25>
n<> u<120> t<Primary_literal> p<121> c<119> l<16:24> el<16:25>
n<> u<121> t<Constant_primary> p<122> c<120> l<16:24> el<16:25>
n<> u<122> t<Constant_expression> p<127> c<121> s<126> l<16:24> el<16:25>
n<4> u<123> t<IntConst> p<124> l<16:26> el<16:27>
n<> u<124> t<Primary_literal> p<125> c<123> l<16:26> el<16:27>
n<> u<125> t<Constant_primary> p<126> c<124> l<16:26> el<16:27>
n<> u<126> t<Constant_expression> p<127> c<125> l<16:26> el<16:27>
n<> u<127> t<Constant_range> p<128> c<122> l<16:24> el<16:27>
n<> u<128> t<Packed_dimension> p<129> c<127> l<16:23> el<16:28>
n<> u<129> t<Data_type> p<131> c<118> s<130> l<16:11> el<16:28>
n<fmt_unit_types_t> u<130> t<StringConst> p<131> l<16:29> el<16:45>
n<> u<131> t<Type_declaration> p<132> c<129> l<16:3> el<16:47>
n<> u<132> t<Data_declaration> p<133> c<131> l<16:3> el<16:47>
n<> u<133> t<Package_or_generate_item_declaration> p<134> c<132> l<16:3> el<16:47>
n<> u<134> t<Module_or_generate_item_declaration> p<135> c<133> l<16:3> el<16:47>
n<> u<135> t<Module_common_item> p<136> c<134> l<16:3> el<16:47>
n<> u<136> t<Module_or_generate_item> p<137> c<135> l<16:3> el<16:47>
n<> u<137> t<Non_port_module_item> p<138> c<136> l<16:3> el<16:47>
n<> u<138> t<Module_item> p<192> c<137> s<170> l<16:3> el<16:47>
n<unit_type_t> u<139> t<StringConst> p<150> s<149> l<18:11> el<18:22>
n<0> u<140> t<IntConst> p<141> l<18:24> el<18:25>
n<> u<141> t<Primary_literal> p<142> c<140> l<18:24> el<18:25>
n<> u<142> t<Constant_primary> p<143> c<141> l<18:24> el<18:25>
n<> u<143> t<Constant_expression> p<148> c<142> s<147> l<18:24> el<18:25>
n<4> u<144> t<IntConst> p<145> l<18:26> el<18:27>
n<> u<145> t<Primary_literal> p<146> c<144> l<18:26> el<18:27>
n<> u<146> t<Constant_primary> p<147> c<145> l<18:26> el<18:27>
n<> u<147> t<Constant_expression> p<148> c<146> l<18:26> el<18:27>
n<> u<148> t<Constant_range> p<149> c<143> l<18:24> el<18:27>
n<> u<149> t<Packed_dimension> p<150> c<148> l<18:23> el<18:28>
n<> u<150> t<Data_type> p<163> c<139> s<151> l<18:11> el<18:28>
n<fmt_unit_types_t_u> u<151> t<StringConst> p<163> s<162> l<18:29> el<18:47>
n<7> u<152> t<IntConst> p<153> l<18:50> el<18:51>
n<> u<153> t<Primary_literal> p<154> c<152> l<18:50> el<18:51>
n<> u<154> t<Constant_primary> p<155> c<153> l<18:50> el<18:51>
n<> u<155> t<Constant_expression> p<160> c<154> s<159> l<18:50> el<18:51>
n<8> u<156> t<IntConst> p<157> l<18:52> el<18:53>
n<> u<157> t<Primary_literal> p<158> c<156> l<18:52> el<18:53>
n<> u<158> t<Constant_primary> p<159> c<157> l<18:52> el<18:53>
n<> u<159> t<Constant_expression> p<160> c<158> l<18:52> el<18:53>
n<> u<160> t<Constant_range> p<161> c<155> l<18:50> el<18:53>
n<> u<161> t<Unpacked_dimension> p<162> c<160> l<18:49> el<18:54>
n<> u<162> t<Variable_dimension> p<163> c<161> l<18:49> el<18:54>
n<> u<163> t<Type_declaration> p<164> c<150> l<18:3> el<18:56>
n<> u<164> t<Data_declaration> p<165> c<163> l<18:3> el<18:56>
n<> u<165> t<Package_or_generate_item_declaration> p<166> c<164> l<18:3> el<18:56>
n<> u<166> t<Module_or_generate_item_declaration> p<167> c<165> l<18:3> el<18:56>
n<> u<167> t<Module_common_item> p<168> c<166> l<18:3> el<18:56>
n<> u<168> t<Module_or_generate_item> p<169> c<167> l<18:3> el<18:56>
n<> u<169> t<Non_port_module_item> p<170> c<168> l<18:3> el<18:56>
n<> u<170> t<Module_item> p<192> c<169> s<191> l<18:3> el<18:56>
n<fmt_unit_types_t> u<171> t<StringConst> p<182> s<181> l<21:11> el<21:27>
n<0> u<172> t<IntConst> p<173> l<21:29> el<21:30>
n<> u<173> t<Primary_literal> p<174> c<172> l<21:29> el<21:30>
n<> u<174> t<Constant_primary> p<175> c<173> l<21:29> el<21:30>
n<> u<175> t<Constant_expression> p<180> c<174> s<179> l<21:29> el<21:30>
n<1> u<176> t<IntConst> p<177> l<21:31> el<21:32>
n<> u<177> t<Primary_literal> p<178> c<176> l<21:31> el<21:32>
n<> u<178> t<Constant_primary> p<179> c<177> l<21:31> el<21:32>
n<> u<179> t<Constant_expression> p<180> c<178> l<21:31> el<21:32>
n<> u<180> t<Constant_range> p<181> c<175> l<21:29> el<21:32>
n<> u<181> t<Packed_dimension> p<182> c<180> l<21:28> el<21:33>
n<> u<182> t<Data_type> p<184> c<171> s<183> l<21:11> el<21:33>
n<opgrp_fmt_unit_types_t> u<183> t<StringConst> p<184> l<21:34> el<21:56>
n<> u<184> t<Type_declaration> p<185> c<182> l<21:3> el<21:59>
n<> u<185> t<Data_declaration> p<186> c<184> l<21:3> el<21:59>
n<> u<186> t<Package_or_generate_item_declaration> p<187> c<185> l<21:3> el<21:59>
n<> u<187> t<Module_or_generate_item_declaration> p<188> c<186> l<21:3> el<21:59>
n<> u<188> t<Module_common_item> p<189> c<187> l<21:3> el<21:59>
n<> u<189> t<Module_or_generate_item> p<190> c<188> l<21:3> el<21:59>
n<> u<190> t<Non_port_module_item> p<191> c<189> l<21:3> el<21:59>
n<> u<191> t<Module_item> p<192> c<190> l<21:3> el<21:59>
n<> u<192> t<Module_declaration> p<193> c<5> l<1:1> el<23:10>
n<> u<193> t<Description> p<194> c<192> l<1:1> el<23:10>
n<> u<194> t<Source_text> p<195> c<193> l<1:1> el<23:10>
n<> u<195> t<Top_level_rule> l<1:1> el<24:1>
[WRN:PA0205] dut.sv:1: No timescale set for "top".

[INF:CP0300] Compilation...

[INF:CP0303] dut.sv:1: Compile module "work@top".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] dut.sv:1: Top level module "work@top".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 1.

[INF:UH0706] Creating UHDM Model...

[INF:UH0707] Elaborating UHDM...

[INF:UH0708] Writing UHDM DB: ../../build/regression/UnpackedTypespec/slpp_all/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ../../build/regression/UnpackedTypespec/slpp_all/surelog.uhdm.chk.html ...

[INF:UH0710] Loading UHDM DB: ../../build/regression/UnpackedTypespec/slpp_all/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@top)
|vpiElaborated:1
|vpiName:work@top
|uhdmallModules:
\_module: work@top (work@top) dut.sv:1:1: , endln:23:10, parent:work@top
  |vpiFullName:work@top
  |vpiTypedef:
  \_packed_array_typespec: (fmt_unit_types_t), line:16:11, endln:16:22, parent:work@top
    |vpiName:fmt_unit_types_t
    |vpiInstance:
    \_module: work@top (work@top) dut.sv:1:1: , endln:23:10, parent:work@top
    |vpiRange:
    \_range: , line:16:24, endln:16:27
      |vpiLeftRange:
      \_constant: , line:16:24, endln:16:25
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiRightRange:
      \_constant: , line:16:26, endln:16:27
        |vpiDecompile:4
        |vpiSize:64
        |UINT:4
        |vpiConstType:9
    |vpiElemTypespec:
    \_enum_typespec: (unit_type_t), line:10:4, endln:14:17, parent:work@top
      |vpiName:unit_type_t
      |vpiInstance:
      \_module: work@top (work@top) dut.sv:1:1: , endln:23:10, parent:work@top
      |vpiBaseTypespec:
      \_logic_typespec: , line:10:17, endln:10:22
        |vpiRange:
        \_range: , line:10:24, endln:10:27
          |vpiLeftRange:
          \_constant: , line:10:24, endln:10:25
            |vpiDecompile:1
            |vpiSize:64
            |UINT:1
            |vpiConstType:9
          |vpiRightRange:
          \_constant: , line:10:26, endln:10:27
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
      |vpiEnumConst:
      \_enum_const: (DISABLED), line:11:5, endln:11:13
        |vpiName:DISABLED
        |INT:0
        |vpiDecompile:0
        |vpiSize:2
      |vpiEnumConst:
      \_enum_const: (PARALLEL), line:12:5, endln:12:13
        |vpiName:PARALLEL
        |INT:1
        |vpiDecompile:1
        |vpiSize:2
      |vpiEnumConst:
      \_enum_const: (MERGED), line:13:5, endln:13:11
        |vpiName:MERGED
        |INT:2
        |vpiDecompile:2
        |vpiSize:2
  |vpiTypedef:
  \_array_typespec: (fmt_unit_types_t_u), parent:work@top
    |vpiName:fmt_unit_types_t_u
    |vpiInstance:
    \_module: work@top (work@top) dut.sv:1:1: , endln:23:10, parent:work@top
    |vpiRange:
    \_range: , line:18:50, endln:18:53, parent:fmt_unit_types_t_u
      |vpiLeftRange:
      \_constant: , line:18:50, endln:18:51
        |vpiDecompile:7
        |vpiSize:64
        |UINT:7
        |vpiConstType:9
      |vpiRightRange:
      \_constant: , line:18:52, endln:18:53
        |vpiDecompile:8
        |vpiSize:64
        |UINT:8
        |vpiConstType:9
    |vpiElemTypespec:
    \_packed_array_typespec: , line:18:11, endln:18:22
      |vpiRange:
      \_range: , line:18:24, endln:18:27
        |vpiLeftRange:
        \_constant: , line:18:24, endln:18:25
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:18:26, endln:18:27
          |vpiDecompile:4
          |vpiSize:64
          |UINT:4
          |vpiConstType:9
      |vpiElemTypespec:
      \_enum_typespec: (unit_type_t), line:10:4, endln:14:17, parent:work@top
  |vpiTypedef:
  \_array_typespec: (logic_7_0_t), parent:work@top
    |vpiName:logic_7_0_t
    |vpiInstance:
    \_module: work@top (work@top) dut.sv:1:1: , endln:23:10, parent:work@top
    |vpiRange:
    \_range: , line:7:36, endln:7:39
      |vpiLeftRange:
      \_constant: , line:7:36, endln:7:37
        |vpiDecompile:7
        |vpiSize:64
        |UINT:7
        |vpiConstType:9
      |vpiRightRange:
      \_constant: , line:7:38, endln:7:39
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
    |vpiElemTypespec:
    \_logic_typespec: , line:7:11, endln:7:16
      |vpiRange:
      \_range: , line:7:18, endln:7:21
        |vpiLeftRange:
        \_constant: , line:7:18, endln:7:19
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:7:20, endln:7:21
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
  |vpiTypedef:
  \_packed_array_typespec: (opgrp_fmt_unit_types_t), line:21:11, endln:21:27, parent:work@top
    |vpiName:opgrp_fmt_unit_types_t
    |vpiInstance:
    \_module: work@top (work@top) dut.sv:1:1: , endln:23:10, parent:work@top
    |vpiRange:
    \_range: , line:21:29, endln:21:32
      |vpiLeftRange:
      \_constant: , line:21:29, endln:21:30
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiRightRange:
      \_constant: , line:21:31, endln:21:32
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiElemTypespec:
    \_packed_array_typespec: (fmt_unit_types_t), line:16:11, endln:16:22, parent:work@top
  |vpiTypedef:
  \_array_typespec: (triple), parent:work@top
    |vpiName:triple
    |vpiInstance:
    \_module: work@top (work@top) dut.sv:1:1: , endln:23:10, parent:work@top
    |vpiRange:
    \_range: , line:4:23, endln:4:26
      |vpiLeftRange:
      \_constant: , line:4:23, endln:4:24
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiRightRange:
      \_constant: , line:4:25, endln:4:26
        |vpiDecompile:3
        |vpiSize:64
        |UINT:3
        |vpiConstType:9
    |vpiElemTypespec:
    \_int_typespec: , line:4:11, endln:4:14
      |vpiSigned:1
  |vpiTypedef:
  \_enum_typespec: (unit_type_t), line:10:4, endln:14:17, parent:work@top
  |vpiDefName:work@top
  |vpiNet:
  \_logic_net: (work@top.b), line:5:10, endln:5:11, parent:work@top
    |vpiName:b
    |vpiFullName:work@top.b
|uhdmtopModules:
\_module: work@top (work@top) dut.sv:1:1: , endln:23:10
  |vpiName:work@top
  |vpiVariables:
  \_array_var: (work@top.b), line:5:10, endln:5:11, parent:work@top
    |vpiTypespec:
    \_array_typespec: (triple)
      |vpiName:triple
      |vpiRange:
      \_range: , line:4:23, endln:4:26, parent:triple
        |vpiLeftRange:
        \_constant: , line:4:23, endln:4:24
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:4:25, endln:4:26
          |vpiDecompile:3
          |vpiSize:64
          |UINT:3
          |vpiConstType:9
      |vpiElemTypespec:
      \_int_typespec: , line:4:11, endln:4:14, parent:triple
        |vpiSigned:1
    |vpiName:b
    |vpiFullName:work@top.b
    |vpiVisibility:1
    |vpiExpr:
    \_operation: , line:5:14, endln:5:31
      |vpiOpType:75
      |vpiOperand:
      \_tagged_pattern: , line:5:18, endln:5:19
        |vpiPattern:
        \_constant: , line:5:18, endln:5:19
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
        |vpiTypespec:
        \_integer_typespec: , line:5:16, endln:5:17
          |INT:1
      |vpiOperand:
      \_tagged_pattern: , line:5:29, endln:5:30
        |vpiPattern:
        \_constant: , line:5:29, endln:5:30
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
        |vpiTypespec:
        \_string_typespec: (default), line:5:21, endln:5:28
          |vpiName:default
  |vpiTypedef:
  \_packed_array_typespec: (fmt_unit_types_t), line:16:11, endln:16:22, parent:work@top
  |vpiTypedef:
  \_array_typespec: (fmt_unit_types_t_u), parent:work@top
  |vpiTypedef:
  \_array_typespec: (logic_7_0_t), parent:work@top
  |vpiTypedef:
  \_packed_array_typespec: (opgrp_fmt_unit_types_t), line:21:11, endln:21:27, parent:work@top
  |vpiTypedef:
  \_array_typespec: (triple), parent:work@top
  |vpiTypedef:
  \_enum_typespec: (unit_type_t), line:10:4, endln:14:17, parent:work@top
  |vpiDefName:work@top
  |vpiTop:1
  |vpiTopModule:1
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5


[roundtrip]: ${SURELOG_DIR}/tests/UnpackedTypespec/dut.sv | ${SURELOG_DIR}/build/regression/UnpackedTypespec/roundtrip/dut_000.sv | 5 | 23 | 

