# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "F:/Xilinx/2025.1/Vivado/data/rsb/busdef" \
"../../../../mux4to1_u2to1.srcs/sources_1/new/mux2to1.v" \
"../../../../mux4to1_u2to1.srcs/sources_1/new/mux4to1.v" \
"../../../../mux4to1_u2to1.srcs/sim_1/new/tb_mux4to1.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
