module tb;
reg [2:0] temp=3'd7;
reg [100:0] a={}

endmodule