 
****************************************
Report : design
Design : fp16MAC
Version: O-2018.06-SP4
Date   : Fri Dec 23 02:46:51 2022
****************************************

Design allows ideal nets on clock nets.

Library(s) Used:

    saed32rvt_ff1p16vn40c (File: /data/SYNOPSYS/lib/32nm/SAED32_EDK/lib/stdcell_rvt/db_ccs/saed32rvt_ff1p16vn40c.db)

Local Link Library:

    {saed32rvt_ff1p16vn40c.db, saed32rvt_ss0p95v125c.db}

Flip-Flop Types:

    No flip-flop types specified.

Latch Types:

    No latch types specified.

Operating Conditions:


    Operating Condition Name : ff1p16vn40c
    Library : saed32rvt_ff1p16vn40c
    Process :   1.01
    Temperature : -40.00
    Voltage :   1.16
    Interconnect Model : best_case_tree

Wire Loading Model:

    Selected automatically from the total cell area.

Name           :   8000
Location       :   saed32rvt_ff1p16vn40c
Resistance     :   0.0014154
Capacitance    :   0.00028
Area           :   0.01
Slope          :   90.6464
Fanout   Length   Points Average Cap Std Deviation
--------------------------------------------------------------
     1    13.94
     2    31.80
     3    51.61
     4    73.61
     5    98.05
     6   125.17
     7   155.23
     8   188.46
     9   225.12
    10   265.45
    11   309.71
    12   358.13
    13   410.96
    14   468.46
    15   530.86
    16   598.42
    17   671.38
    18   749.98
    19   834.49
    20   925.13



Wire Loading Model Mode: enclosed.

Timing Ranges:

    No timing ranges specified.

Pin Input Delays:

    None specified.

Pin Output Delays:

    None specified.

Disabled Timing Arcs:

    No arcs disabled.

Required Licenses:

    None Required

Design Parameters:

    None specified.
1
