# //  ModelSim SE-64 10.2c Jul 18 2013 Linux 3.2.0-4-amd64
# //
# //  Copyright 1991-2013 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
vsim lib_BENCH.test_rom
# vsim lib_BENCH.test_rom 
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.test_rom(test1)#1
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /test_rom/ROM_1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /test_rom/ROM_1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /test_rom/ROM_1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /test_rom/ROM_1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /test_rom/ROM_1
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 20 ns  Iteration: 1  Instance: /test_rom/ROM_1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /test_rom/ROM_1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /test_rom/ROM_1
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 20 ns  Iteration: 1  Instance: /test_rom/ROM_1
# ** Warning: (vsim-WLF-5022) WLF summary optimizations disabled.  This will adversely affect wave draw performance.
run
run
run
# ** Fatal: (vsim-3421) Value 45 is out of range 0 to 44.
#    Time: 3650 ns  Iteration: 1  Process: /test_rom/ROM_1/compute File: rom_cordic.vhd
# Fatal error in Process compute at rom_cordic.vhd line 71
# 
# HDL call sequence:
# Stopped at rom_cordic.vhd 71 Process compute
# 
run
# Cannot continue because of fatal error.
# HDL call sequence:
# Stopped at rom_cordic.vhd 71 Process compute
# 
restart
# ** Warning: (vsim-WLF-5022) WLF summary optimizations disabled.  This will adversely affect wave draw performance.
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /test_rom/ROM_1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /test_rom/ROM_1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /test_rom/ROM_1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /test_rom/ROM_1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /test_rom/ROM_1
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 20 ns  Iteration: 1  Instance: /test_rom/ROM_1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /test_rom/ROM_1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /test_rom/ROM_1
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 20 ns  Iteration: 1  Instance: /test_rom/ROM_1
run
run
run
# ** Fatal: (vsim-3421) Value 45 is out of range 0 to 44.
#    Time: 3650 ns  Iteration: 1  Process: /test_rom/ROM_1/compute File: rom_cordic.vhd
# Fatal error in Process compute at rom_cordic.vhd line 71
# 
# HDL call sequence:
# Stopped at rom_cordic.vhd 71 Process compute
# 
vsim lib_BENCH.test_rom_cordic
# vsim lib_BENCH.test_rom_cordic 
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.test_rom_cordic(test1)#1
# Loading lib_vhd.cordic_top(a)#1
vsim lib_BENCH.test_top_file
# vsim lib_BENCH.test_top_file 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.math_real(body)
# Loading ieee.std_logic_textio(body)
# Loading ieee.numeric_std(body)
# Loading work.test_top_file(test1)#1
# Loading lib_vhd.cordic_top(a)#1
# ** Error: (vsim-7) Failed to open VHDL file "./bench/x_simu.dat" in r mode.
# No such file or directory. (errno = ENOENT)
#    Time: 0 ns  Iteration: 0  Instance: /test_top_file
# ** Error: (vsim-7) Failed to open VHDL file "./bench/y_simu.dat" in r mode.
# No such file or directory. (errno = ENOENT)
#    Time: 0 ns  Iteration: 0  Instance: /test_top_file
# ** Error: (vsim-7) Failed to open VHDL file "./bench/sorties_cordic.dat" in r+ mode.
# No such file or directory. (errno = ENOENT)
#    Time: 0 ns  Iteration: 0  Instance: /test_top_file
run
# ** Fatal: (vsim-7) Failed to open VHDL file "./bench/y_simu.dat" in r mode.
# No such file or directory. (errno = ENOENT)
#    Time: 0 ns  Iteration: 0  Process: /test_top_file/LECTURE_Y File: /tp/xph2app/xph2app003/Prj_conception/Design/bench/bench_top_stimu.vhd
# Fatal error in Process LECTURE_Y at /tp/xph2app/xph2app003/Prj_conception/Design/bench/bench_top_stimu.vhd line 113
# 
# HDL call sequence:
# Stopped at /tp/xph2app/xph2app003/Prj_conception/Design/bench/bench_top_stimu.vhd 113 Process LECTURE_Y
# 
run
# Cannot continue because of fatal error.
# HDL call sequence:
# Stopped at /tp/xph2app/xph2app003/Prj_conception/Design/bench/bench_top_stimu.vhd 113 Process LECTURE_Y
# 
restart
# ** Error: (vsim-7) Failed to open VHDL file "./bench/x_simu.dat" in r mode.
# No such file or directory. (errno = ENOENT)
#    Time: 0 ns  Iteration: 0  Instance: /test_top_file
# ** Error: (vsim-7) Failed to open VHDL file "./bench/y_simu.dat" in r mode.
# No such file or directory. (errno = ENOENT)
#    Time: 0 ns  Iteration: 0  Instance: /test_top_file
# ** Error: (vsim-7) Failed to open VHDL file "./bench/sorties_cordic.dat" in r+ mode.
# No such file or directory. (errno = ENOENT)
#    Time: 0 ns  Iteration: 0  Instance: /test_top_file
add wave -position end  sim:/test_top_file/sig_clk
add wave -position end  sim:/test_top_file/sig_resetn
add wave -position end  sim:/test_top_file/sig_x_in
add wave -position end  sim:/test_top_file/sig_y_in
add wave -position end  sim:/test_top_file/sig_z_out
# ** Warning: (vsim-WLF-5022) WLF summary optimizations disabled.  This will adversely affect wave draw performance.
run
# ** Fatal: (vsim-7) Failed to open VHDL file "./bench/y_simu.dat" in r mode.
# No such file or directory. (errno = ENOENT)
#    Time: 0 ns  Iteration: 0  Process: /test_top_file/LECTURE_Y File: /tp/xph2app/xph2app003/Prj_conception/Design/bench/bench_top_stimu.vhd
# Fatal error in Process LECTURE_Y at /tp/xph2app/xph2app003/Prj_conception/Design/bench/bench_top_stimu.vhd line 113
# 
# HDL call sequence:
# Stopped at /tp/xph2app/xph2app003/Prj_conception/Design/bench/bench_top_stimu.vhd 113 Process LECTURE_Y
# 
run
# Cannot continue because of fatal error.
# HDL call sequence:
# Stopped at /tp/xph2app/xph2app003/Prj_conception/Design/bench/bench_top_stimu.vhd 113 Process LECTURE_Y
# 
run
# Cannot continue because of fatal error.
# HDL call sequence:
# Stopped at /tp/xph2app/xph2app003/Prj_conception/Design/bench/bench_top_stimu.vhd 113 Process LECTURE_Y
# 
run
# Cannot continue because of fatal error.
# HDL call sequence:
# Stopped at /tp/xph2app/xph2app003/Prj_conception/Design/bench/bench_top_stimu.vhd 113 Process LECTURE_Y
# 
run
# Cannot continue because of fatal error.
# HDL call sequence:
# Stopped at /tp/xph2app/xph2app003/Prj_conception/Design/bench/bench_top_stimu.vhd 113 Process LECTURE_Y
# 
restart
# ** Error: (vsim-7) Failed to open VHDL file "./bench/x_simu.dat" in r mode.
# No such file or directory. (errno = ENOENT)
#    Time: 0 ns  Iteration: 0  Instance: /test_top_file
# ** Error: (vsim-7) Failed to open VHDL file "./bench/y_simu.dat" in r mode.
# No such file or directory. (errno = ENOENT)
#    Time: 0 ns  Iteration: 0  Instance: /test_top_file
# ** Error: (vsim-7) Failed to open VHDL file "./bench/sorties_cordic.dat" in r+ mode.
# No such file or directory. (errno = ENOENT)
#    Time: 0 ns  Iteration: 0  Instance: /test_top_file
# ** Warning: (vsim-WLF-5022) WLF summary optimizations disabled.  This will adversely affect wave draw performance.
run
# ** Fatal: (vsim-7) Failed to open VHDL file "./bench/y_simu.dat" in r mode.
# No such file or directory. (errno = ENOENT)
#    Time: 0 ns  Iteration: 0  Process: /test_top_file/LECTURE_Y File: /tp/xph2app/xph2app003/Prj_conception/Design/bench/bench_top_stimu.vhd
# Fatal error in Process LECTURE_Y at /tp/xph2app/xph2app003/Prj_conception/Design/bench/bench_top_stimu.vhd line 113
# 
# HDL call sequence:
# Stopped at /tp/xph2app/xph2app003/Prj_conception/Design/bench/bench_top_stimu.vhd 113 Process LECTURE_Y
# 
run -all
# Cannot continue because of fatal error.
# HDL call sequence:
# Stopped at /tp/xph2app/xph2app003/Prj_conception/Design/bench/bench_top_stimu.vhd 113 Process LECTURE_Y
# 
run -all
# Cannot continue because of fatal error.
# HDL call sequence:
# Stopped at /tp/xph2app/xph2app003/Prj_conception/Design/bench/bench_top_stimu.vhd 113 Process LECTURE_Y
# 
vsim lib_BENCH.test_top
# vsim lib_BENCH.test_top 
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-13) Recompile work.test_top because ieee.std_logic_1164 has changed.
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top.vhd: This version of the compiler is incompatible with the library .dat file.
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top.vhd(1): near "<byte 0x01>": illegal character found in source
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top.vhd(1): near "p": Identifier may not contain non-graphic character.
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top.vhd(1): near "p": syntax error
# ** Error: /home/floriant/Documents/Prj_conception/Design/bench/bench_top.vhd(1): Vopt Compiler exiting
# Error loading design
