

================================================================
== Vitis HLS Report for 'kernel_doitgen'
================================================================
* Date:           Thu Dec 12 11:03:19 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        kernel_doitgen
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.920 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +----------+----------+-----------+-----------+----------+----------+---------+
    |   Latency (cycles)  |   Latency (absolute)  |       Interval      | Pipeline|
    |    min   |    max   |    min    |    max    |    min   |    max   |   Type  |
    +----------+----------+-----------+-----------+----------+----------+---------+
    |  59886152|  59886152|  0.240 sec|  0.240 sec|  59886153|  59886153|       no|
    +----------+----------+-----------+-----------+----------+----------+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------------------+-------------------------------------------+---------+---------+-----------+-----------+-------+-------+---------+
        |                                                      |                                           |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
        |                       Instance                       |                   Module                  |   min   |   max   |    min    |    max    |  min  |  max  |   Type  |
        +------------------------------------------------------+-------------------------------------------+---------+---------+-----------+-----------+-------+-------+---------+
        |grp_kernel_doitgen_Pipeline_L2_fu_360                 |kernel_doitgen_Pipeline_L2                 |    30003|    30003|   0.120 ms|   0.120 ms|  30003|  30003|       no|
        |grp_kernel_doitgen_Pipeline_L21_fu_371                |kernel_doitgen_Pipeline_L21                |      903|      903|   3.612 us|   3.612 us|    903|    903|       no|
        |grp_kernel_doitgen_Pipeline_merlinL4_merlinL3_fu_394  |kernel_doitgen_Pipeline_merlinL4_merlinL3  |      848|      848|   3.392 us|   3.392 us|    848|    848|       no|
        |grp_kernel_doitgen_Pipeline_L22_fu_425                |kernel_doitgen_Pipeline_L22                |       33|       33|   0.132 us|   0.132 us|     33|     33|       no|
        |grp_kernel_doitgen_Pipeline_merlinL1_fu_438           |kernel_doitgen_Pipeline_merlinL1           |       13|       13|  52.000 ns|  52.000 ns|     13|     13|       no|
        |grp_kernel_doitgen_Pipeline_L3_fu_453                 |kernel_doitgen_Pipeline_L3                 |    30004|    30004|   0.120 ms|   0.120 ms|  30004|  30004|       no|
        +------------------------------------------------------+-------------------------------------------+---------+---------+-----------+-----------+-------+-------+---------+

        * Loop: 
        +---------------------+----------+----------+----------+-----------+-----------+------+----------+
        |                     |   Latency (cycles)  | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |    min   |    max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+----------+----------+----------+-----------+-----------+------+----------+
        |- merlinL7_merlinL6  |  59826000|  59826000|     29913|          -|          -|  2000|        no|
        | + merlinL5          |     29790|     29790|       993|          -|          -|    30|        no|
        +---------------------+----------+----------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|     1125|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |       68|     5|    12767|    11450|    0|
|Memory               |      252|     -|      192|      198|    0|
|Multiplexer          |        -|     -|        -|     3506|    -|
|Register             |        -|     -|     1288|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |      320|     5|    14247|    16279|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |       22|    ~0|        1|        4|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        7|    ~0|       ~0|        1|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------------------+-------------------------------------------+---------+----+------+------+-----+
    |                       Instance                       |                   Module                  | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +------------------------------------------------------+-------------------------------------------+---------+----+------+------+-----+
    |control_s_axi_U                                       |control_s_axi                              |        0|   0|   246|   424|    0|
    |grp_kernel_doitgen_Pipeline_L2_fu_360                 |kernel_doitgen_Pipeline_L2                 |        0|   0|  1014|   551|    0|
    |grp_kernel_doitgen_Pipeline_L21_fu_371                |kernel_doitgen_Pipeline_L21                |        0|   0|  1063|   688|    0|
    |grp_kernel_doitgen_Pipeline_L22_fu_425                |kernel_doitgen_Pipeline_L22                |        0|   0|   278|   339|    0|
    |grp_kernel_doitgen_Pipeline_L3_fu_453                 |kernel_doitgen_Pipeline_L3                 |        0|   0|   807|  1249|    0|
    |grp_kernel_doitgen_Pipeline_merlinL1_fu_438           |kernel_doitgen_Pipeline_merlinL1           |        0|   0|    40|   402|    0|
    |grp_kernel_doitgen_Pipeline_merlinL4_merlinL3_fu_394  |kernel_doitgen_Pipeline_merlinL4_merlinL3  |        0|   5|  1096|  1290|    0|
    |merlin_gmem_kernel_doitgen_128_0_m_axi_U              |merlin_gmem_kernel_doitgen_128_0_m_axi     |       30|   0|  3521|  2695|    0|
    |merlin_gmem_kernel_doitgen_128_A_m_axi_U              |merlin_gmem_kernel_doitgen_128_A_m_axi     |       30|   0|  3521|  2695|    0|
    |merlin_gmem_kernel_doitgen_64_sum_m_axi_U             |merlin_gmem_kernel_doitgen_64_sum_m_axi    |        8|   0|  1181|  1117|    0|
    +------------------------------------------------------+-------------------------------------------+---------+----+------+------+-----+
    |Total                                                 |                                           |       68|   5| 12767| 11450|    0|
    +------------------------------------------------------+-------------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +------------------+---------------------------+---------+----+----+-----+-------+-----+------+-------------+
    |      Memory      |           Module          | BRAM_18K| FF | LUT| URAM| Words | Bits| Banks| W*Bits*Banks|
    +------------------+---------------------------+---------+----+----+-----+-------+-----+------+-------------+
    |A_buf_U           |A_buf_RAM_AUTO_1R1W        |       59|   0|   0|    0|  30000|   32|     1|       960000|
    |A_buf_4_U         |A_buf_RAM_AUTO_1R1W        |       59|   0|   0|    0|  30000|   32|     1|       960000|
    |A_buf_5_U         |A_buf_RAM_AUTO_1R1W        |       59|   0|   0|    0|  30000|   32|     1|       960000|
    |A_buf_6_U         |A_buf_RAM_AUTO_1R1W        |       59|   0|   0|    0|  30000|   32|     1|       960000|
    |C4_9_0_buf_U      |C4_9_0_buf_RAM_AUTO_1R1W   |        1|   0|   0|    0|    225|   32|     1|         7200|
    |C4_9_0_buf_16_U   |C4_9_0_buf_RAM_AUTO_1R1W   |        1|   0|   0|    0|    225|   32|     1|         7200|
    |C4_9_0_buf_17_U   |C4_9_0_buf_RAM_AUTO_1R1W   |        1|   0|   0|    0|    225|   32|     1|         7200|
    |C4_9_0_buf_18_U   |C4_9_0_buf_RAM_AUTO_1R1W   |        1|   0|   0|    0|    225|   32|     1|         7200|
    |C4_9_0_buf_19_U   |C4_9_0_buf_RAM_AUTO_1R1W   |        1|   0|   0|    0|    225|   32|     1|         7200|
    |C4_9_0_buf_20_U   |C4_9_0_buf_RAM_AUTO_1R1W   |        1|   0|   0|    0|    225|   32|     1|         7200|
    |C4_9_0_buf_21_U   |C4_9_0_buf_RAM_AUTO_1R1W   |        1|   0|   0|    0|    225|   32|     1|         7200|
    |C4_9_0_buf_22_U   |C4_9_0_buf_RAM_AUTO_1R1W   |        1|   0|   0|    0|    225|   32|     1|         7200|
    |C4_9_0_buf_23_U   |C4_9_0_buf_RAM_AUTO_1R1W   |        1|   0|   0|    0|    225|   32|     1|         7200|
    |C4_9_0_buf_24_U   |C4_9_0_buf_RAM_AUTO_1R1W   |        1|   0|   0|    0|    225|   32|     1|         7200|
    |C4_9_0_buf_25_U   |C4_9_0_buf_RAM_AUTO_1R1W   |        1|   0|   0|    0|    225|   32|     1|         7200|
    |C4_9_0_buf_26_U   |C4_9_0_buf_RAM_AUTO_1R1W   |        1|   0|   0|    0|    225|   32|     1|         7200|
    |C4_9_0_buf_27_U   |C4_9_0_buf_RAM_AUTO_1R1W   |        1|   0|   0|    0|    225|   32|     1|         7200|
    |C4_9_0_buf_28_U   |C4_9_0_buf_RAM_AUTO_1R1W   |        1|   0|   0|    0|    225|   32|     1|         7200|
    |C4_9_0_buf_29_U   |C4_9_0_buf_RAM_AUTO_1R1W   |        1|   0|   0|    0|    225|   32|     1|         7200|
    |C4_9_0_buf_30_U   |C4_9_0_buf_RAM_AUTO_1R1W   |        1|   0|   0|    0|    225|   32|     1|         7200|
    |sum_7_0_buf_U     |sum_7_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|     10|   32|     1|          320|
    |sum_7_0_buf_6_U   |sum_7_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|     10|   32|     1|          320|
    |sum_7_0_buf_7_U   |sum_7_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|     10|   32|     1|          320|
    |sum_7_0_buf_8_U   |sum_7_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|     10|   32|     1|          320|
    |sum_7_0_buf_9_U   |sum_7_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|     10|   32|     1|          320|
    |sum_7_0_buf_10_U  |sum_7_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|     10|   32|     1|          320|
    +------------------+---------------------------+---------+----+----+-----+-------+-----+------+-------------+
    |Total             |                           |      252| 192| 198|    0| 123660|  832|    26|      3957120|
    +------------------+---------------------------+---------+----+----+-----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+-----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+-----+------------+------------+
    |add_ln133_1_fu_621_p2             |         +|   0|  0|   17|          12|          12|
    |add_ln133_fu_611_p2               |         +|   0|  0|   17|          12|          12|
    |add_ln56_fu_673_p2                |         +|   0|  0|   71|          64|          64|
    |add_ln87_1_fu_547_p2              |         +|   0|  0|   18|          11|           1|
    |add_ln87_fu_559_p2                |         +|   0|  0|   13|           6|           1|
    |add_ln89_fu_692_p2                |         +|   0|  0|   13|           6|           1|
    |add_ln94_fu_655_p2                |         +|   0|  0|   12|           5|           1|
    |sub_ln133_fu_643_p2               |         -|   0|  0|   22|          15|          15|
    |icmp_ln87_fu_541_p2               |      icmp|   0|  0|   18|          11|           7|
    |icmp_ln89_fu_565_p2               |      icmp|   0|  0|   13|           6|           6|
    |icmp_ln94_fu_649_p2               |      icmp|   0|  0|   12|           5|           3|
    |lshr_ln56_fu_747_p2               |      lshr|   0|  0|  423|         128|         128|
    |ap_block_state1                   |        or|   0|  0|    2|           1|           1|
    |ap_block_state2_io                |        or|   0|  0|    2|           1|           1|
    |ap_block_state74_on_subcall_done  |        or|   0|  0|    2|           1|           1|
    |select_ln87_1_fu_579_p3           |    select|   0|  0|    6|           1|           6|
    |select_ln87_fu_571_p3             |    select|   0|  0|    6|           1|           1|
    |shl_ln95_1_fu_811_p2              |       shl|   0|  0|  423|         128|         128|
    |shl_ln95_fu_805_p2                |       shl|   0|  0|   35|           8|          16|
    +----------------------------------+----------+----+---+-----+------------+------------+
    |Total                             |          |   0|  0| 1125|         422|         405|
    +----------------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +--------------------------------------------+------+-----------+-----+-----------+
    |                    Name                    |  LUT | Input Size| Bits| Total Bits|
    +--------------------------------------------+------+-----------+-----+-----------+
    |A_buf_4_address0                            |    26|          5|   15|         75|
    |A_buf_4_ce0                                 |    26|          5|    1|          5|
    |A_buf_4_ce1                                 |     9|          2|    1|          2|
    |A_buf_4_d0                                  |    14|          3|   32|         96|
    |A_buf_4_we0                                 |    14|          3|    1|          3|
    |A_buf_4_we1                                 |     9|          2|    1|          2|
    |A_buf_5_address0                            |    26|          5|   15|         75|
    |A_buf_5_ce0                                 |    26|          5|    1|          5|
    |A_buf_5_ce1                                 |     9|          2|    1|          2|
    |A_buf_5_d0                                  |    14|          3|   32|         96|
    |A_buf_5_we0                                 |    14|          3|    1|          3|
    |A_buf_5_we1                                 |     9|          2|    1|          2|
    |A_buf_6_address0                            |    26|          5|   15|         75|
    |A_buf_6_ce0                                 |    26|          5|    1|          5|
    |A_buf_6_ce1                                 |     9|          2|    1|          2|
    |A_buf_6_d0                                  |    14|          3|   32|         96|
    |A_buf_6_we0                                 |    14|          3|    1|          3|
    |A_buf_6_we1                                 |     9|          2|    1|          2|
    |A_buf_address0                              |    26|          5|   15|         75|
    |A_buf_ce0                                   |    26|          5|    1|          5|
    |A_buf_ce1                                   |     9|          2|    1|          2|
    |A_buf_d0                                    |    14|          3|   32|         96|
    |A_buf_we0                                   |    14|          3|    1|          3|
    |A_buf_we1                                   |     9|          2|    1|          2|
    |C4_9_0_buf_16_address0                      |    14|          3|    8|         24|
    |C4_9_0_buf_16_ce0                           |    14|          3|    1|          3|
    |C4_9_0_buf_16_we0                           |     9|          2|    1|          2|
    |C4_9_0_buf_17_address0                      |    14|          3|    8|         24|
    |C4_9_0_buf_17_ce0                           |    14|          3|    1|          3|
    |C4_9_0_buf_17_we0                           |     9|          2|    1|          2|
    |C4_9_0_buf_18_address0                      |    14|          3|    8|         24|
    |C4_9_0_buf_18_ce0                           |    14|          3|    1|          3|
    |C4_9_0_buf_18_we0                           |     9|          2|    1|          2|
    |C4_9_0_buf_19_address0                      |    14|          3|    8|         24|
    |C4_9_0_buf_19_ce0                           |    14|          3|    1|          3|
    |C4_9_0_buf_19_we0                           |     9|          2|    1|          2|
    |C4_9_0_buf_20_address0                      |    14|          3|    8|         24|
    |C4_9_0_buf_20_ce0                           |    14|          3|    1|          3|
    |C4_9_0_buf_20_we0                           |     9|          2|    1|          2|
    |C4_9_0_buf_21_address0                      |    14|          3|    8|         24|
    |C4_9_0_buf_21_ce0                           |    14|          3|    1|          3|
    |C4_9_0_buf_21_we0                           |     9|          2|    1|          2|
    |C4_9_0_buf_22_address0                      |    14|          3|    8|         24|
    |C4_9_0_buf_22_ce0                           |    14|          3|    1|          3|
    |C4_9_0_buf_22_we0                           |     9|          2|    1|          2|
    |C4_9_0_buf_23_address0                      |    14|          3|    8|         24|
    |C4_9_0_buf_23_ce0                           |    14|          3|    1|          3|
    |C4_9_0_buf_23_we0                           |     9|          2|    1|          2|
    |C4_9_0_buf_24_address0                      |    14|          3|    8|         24|
    |C4_9_0_buf_24_ce0                           |    14|          3|    1|          3|
    |C4_9_0_buf_24_we0                           |     9|          2|    1|          2|
    |C4_9_0_buf_25_address0                      |    14|          3|    8|         24|
    |C4_9_0_buf_25_ce0                           |    14|          3|    1|          3|
    |C4_9_0_buf_25_we0                           |     9|          2|    1|          2|
    |C4_9_0_buf_26_address0                      |    14|          3|    8|         24|
    |C4_9_0_buf_26_ce0                           |    14|          3|    1|          3|
    |C4_9_0_buf_26_we0                           |     9|          2|    1|          2|
    |C4_9_0_buf_27_address0                      |    14|          3|    8|         24|
    |C4_9_0_buf_27_ce0                           |    14|          3|    1|          3|
    |C4_9_0_buf_27_we0                           |     9|          2|    1|          2|
    |C4_9_0_buf_28_address0                      |    14|          3|    8|         24|
    |C4_9_0_buf_28_ce0                           |    14|          3|    1|          3|
    |C4_9_0_buf_28_we0                           |     9|          2|    1|          2|
    |C4_9_0_buf_29_address0                      |    14|          3|    8|         24|
    |C4_9_0_buf_29_ce0                           |    14|          3|    1|          3|
    |C4_9_0_buf_29_we0                           |     9|          2|    1|          2|
    |C4_9_0_buf_30_address0                      |    14|          3|    8|         24|
    |C4_9_0_buf_30_ce0                           |    14|          3|    1|          3|
    |C4_9_0_buf_30_we0                           |     9|          2|    1|          2|
    |C4_9_0_buf_address0                         |    14|          3|    8|         24|
    |C4_9_0_buf_ce0                              |    14|          3|    1|          3|
    |C4_9_0_buf_we0                              |     9|          2|    1|          2|
    |ap_NS_fsm                                   |  1939|        367|    1|        367|
    |ap_done                                     |     9|          2|    1|          2|
    |indvar_flatten10_fu_170                     |     9|          2|   11|         22|
    |merlin_gmem_kernel_doitgen_128_0_ARADDR     |    14|          3|   64|        192|
    |merlin_gmem_kernel_doitgen_128_0_ARLEN      |    14|          3|   32|         96|
    |merlin_gmem_kernel_doitgen_128_0_ARVALID    |    14|          3|    1|          3|
    |merlin_gmem_kernel_doitgen_128_0_RREADY     |     9|          2|    1|          2|
    |merlin_gmem_kernel_doitgen_128_0_blk_n_AR   |     9|          2|    1|          2|
    |merlin_gmem_kernel_doitgen_128_A_ARADDR     |    14|          3|   64|        192|
    |merlin_gmem_kernel_doitgen_128_A_ARLEN      |    14|          3|   32|         96|
    |merlin_gmem_kernel_doitgen_128_A_ARVALID    |    14|          3|    1|          3|
    |merlin_gmem_kernel_doitgen_128_A_AWADDR     |    14|          3|   64|        192|
    |merlin_gmem_kernel_doitgen_128_A_AWLEN      |    14|          3|   32|         96|
    |merlin_gmem_kernel_doitgen_128_A_AWVALID    |    14|          3|    1|          3|
    |merlin_gmem_kernel_doitgen_128_A_BREADY     |    14|          3|    1|          3|
    |merlin_gmem_kernel_doitgen_128_A_RREADY     |     9|          2|    1|          2|
    |merlin_gmem_kernel_doitgen_128_A_WVALID     |     9|          2|    1|          2|
    |merlin_gmem_kernel_doitgen_128_A_blk_n_AR   |     9|          2|    1|          2|
    |merlin_gmem_kernel_doitgen_128_A_blk_n_AW   |     9|          2|    1|          2|
    |merlin_gmem_kernel_doitgen_128_A_blk_n_B    |     9|          2|    1|          2|
    |merlin_gmem_kernel_doitgen_64_sum_ARADDR    |    20|          4|   64|        256|
    |merlin_gmem_kernel_doitgen_64_sum_ARLEN     |    20|          4|   32|        128|
    |merlin_gmem_kernel_doitgen_64_sum_ARVALID   |    14|          3|    1|          3|
    |merlin_gmem_kernel_doitgen_64_sum_RREADY    |    14|          3|    1|          3|
    |merlin_gmem_kernel_doitgen_64_sum_blk_n_AR  |     9|          2|    1|          2|
    |merlin_gmem_kernel_doitgen_64_sum_blk_n_AW  |     9|          2|    1|          2|
    |merlin_gmem_kernel_doitgen_64_sum_blk_n_B   |     9|          2|    1|          2|
    |merlin_gmem_kernel_doitgen_64_sum_blk_n_R   |     9|          2|    1|          2|
    |merlin_gmem_kernel_doitgen_64_sum_blk_n_W   |     9|          2|    1|          2|
    |p_reg_348                                   |     9|          2|    5|         10|
    |q_fu_162                                    |     9|          2|    6|         12|
    |r_fu_166                                    |     9|          2|    6|         12|
    |sum_7_0_buf_10_address0                     |    14|          3|    4|         12|
    |sum_7_0_buf_10_ce0                          |    14|          3|    1|          3|
    |sum_7_0_buf_10_we0                          |     9|          2|    1|          2|
    |sum_7_0_buf_6_address0                      |    14|          3|    4|         12|
    |sum_7_0_buf_6_ce0                           |    14|          3|    1|          3|
    |sum_7_0_buf_6_we0                           |     9|          2|    1|          2|
    |sum_7_0_buf_7_address0                      |    14|          3|    4|         12|
    |sum_7_0_buf_7_ce0                           |    14|          3|    1|          3|
    |sum_7_0_buf_7_we0                           |     9|          2|    1|          2|
    |sum_7_0_buf_8_address0                      |    14|          3|    4|         12|
    |sum_7_0_buf_8_ce0                           |    14|          3|    1|          3|
    |sum_7_0_buf_8_we0                           |     9|          2|    1|          2|
    |sum_7_0_buf_9_address0                      |    14|          3|    4|         12|
    |sum_7_0_buf_9_ce0                           |    14|          3|    1|          3|
    |sum_7_0_buf_9_we0                           |     9|          2|    1|          2|
    |sum_7_0_buf_address0                        |    14|          3|    4|         12|
    |sum_7_0_buf_ce0                             |    14|          3|    1|          3|
    |sum_7_0_buf_we0                             |     9|          2|    1|          2|
    +--------------------------------------------+------+-----------+-----+-----------+
    |Total                                       |  3506|        701|  832|       3013|
    +--------------------------------------------+------+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------------------+-----+----+-----+-----------+
    |                                Name                               |  FF | LUT| Bits| Const Bits|
    +-------------------------------------------------------------------+-----+----+-----+-----------+
    |add_ln87_1_reg_891                                                 |   11|   0|   11|          0|
    |add_ln94_reg_915                                                   |    5|   0|    5|          0|
    |ap_CS_fsm                                                          |  366|   0|  366|          0|
    |ap_done_reg                                                        |    1|   0|    1|          0|
    |ap_rst_n_inv                                                       |    1|   0|    1|          0|
    |ap_rst_reg_1                                                       |    1|   0|    1|          0|
    |ap_rst_reg_2                                                       |    1|   0|    1|          0|
    |grp_kernel_doitgen_Pipeline_L21_fu_371_ap_start_reg                |    1|   0|    1|          0|
    |grp_kernel_doitgen_Pipeline_L22_fu_425_ap_start_reg                |    1|   0|    1|          0|
    |grp_kernel_doitgen_Pipeline_L2_fu_360_ap_start_reg                 |    1|   0|    1|          0|
    |grp_kernel_doitgen_Pipeline_L3_fu_453_ap_start_reg                 |    1|   0|    1|          0|
    |grp_kernel_doitgen_Pipeline_merlinL1_fu_438_ap_start_reg           |    1|   0|    1|          0|
    |grp_kernel_doitgen_Pipeline_merlinL4_merlinL3_fu_394_ap_start_reg  |    1|   0|    1|          0|
    |indvar_flatten10_fu_170                                            |   11|   0|   11|          0|
    |lshr_ln_reg_948                                                    |    4|   0|    4|          0|
    |merlin_gmem_kernel_doitgen_128_A_addr_reg_873                      |   64|   0|   64|          0|
    |merlin_gmem_kernel_doitgen_64_sum_addr_1_read_reg_938              |  128|   0|  128|          0|
    |merlin_gmem_kernel_doitgen_64_sum_addr_1_reg_931                   |   64|   0|   64|          0|
    |merlin_gmem_kernel_doitgen_64_sum_addr_reg_883                     |   64|   0|   64|          0|
    |p_reg_348                                                          |    5|   0|    5|          0|
    |q_fu_162                                                           |    6|   0|    6|          0|
    |r_fu_166                                                           |    6|   0|    6|          0|
    |select_ln87_1_reg_901                                              |    6|   0|    6|          0|
    |select_ln87_reg_896                                                |    6|   0|    6|          0|
    |shl_ln95_1_reg_973                                                 |  128|   0|  128|          0|
    |shl_ln95_reg_968                                                   |   16|   0|   16|          0|
    |sub_ln133_reg_906                                                  |   15|   0|   15|          0|
    |sum_buf_3_reg_963                                                  |   32|   0|   32|          0|
    |sum_buf_reg_958                                                    |   32|   0|   32|          0|
    |sum_read_reg_837                                                   |   64|   0|   64|          0|
    |trunc_ln1_reg_861                                                  |   58|   0|   58|          0|
    |trunc_ln2_reg_867                                                  |   60|   0|   60|          0|
    |trunc_ln56_2_reg_920                                               |   60|   0|   60|          0|
    |trunc_ln56_reg_925                                                 |    4|   0|    4|          0|
    |trunc_ln94_reg_943                                                 |    1|   0|    1|          0|
    |trunc_ln_reg_854                                                   |   58|   0|   58|          0|
    |zext_ln56_1_reg_953                                                |    4|   0|  128|        124|
    +-------------------------------------------------------------------+-----+----+-----+-----------+
    |Total                                                              | 1288|   0| 1412|        124|
    +-------------------------------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------------------------+-----+-----+---------------+-----------------------------------+--------------+
|                     RTL Ports                    | Dir | Bits|    Protocol   |           Source Object           |    C Type    |
+--------------------------------------------------+-----+-----+---------------+-----------------------------------+--------------+
|s_axi_control_AWVALID                             |   in|    1|          s_axi|                            control|        scalar|
|s_axi_control_AWREADY                             |  out|    1|          s_axi|                            control|        scalar|
|s_axi_control_AWADDR                              |   in|    6|          s_axi|                            control|        scalar|
|s_axi_control_WVALID                              |   in|    1|          s_axi|                            control|        scalar|
|s_axi_control_WREADY                              |  out|    1|          s_axi|                            control|        scalar|
|s_axi_control_WDATA                               |   in|   32|          s_axi|                            control|        scalar|
|s_axi_control_WSTRB                               |   in|    4|          s_axi|                            control|        scalar|
|s_axi_control_ARVALID                             |   in|    1|          s_axi|                            control|        scalar|
|s_axi_control_ARREADY                             |  out|    1|          s_axi|                            control|        scalar|
|s_axi_control_ARADDR                              |   in|    6|          s_axi|                            control|        scalar|
|s_axi_control_RVALID                              |  out|    1|          s_axi|                            control|        scalar|
|s_axi_control_RREADY                              |   in|    1|          s_axi|                            control|        scalar|
|s_axi_control_RDATA                               |  out|   32|          s_axi|                            control|        scalar|
|s_axi_control_RRESP                               |  out|    2|          s_axi|                            control|        scalar|
|s_axi_control_BVALID                              |  out|    1|          s_axi|                            control|        scalar|
|s_axi_control_BREADY                              |   in|    1|          s_axi|                            control|        scalar|
|s_axi_control_BRESP                               |  out|    2|          s_axi|                            control|        scalar|
|ap_clk                                            |   in|    1|  ap_ctrl_chain|                     kernel_doitgen|  return value|
|ap_rst_n                                          |   in|    1|  ap_ctrl_chain|                     kernel_doitgen|  return value|
|interrupt                                         |  out|    1|  ap_ctrl_chain|                     kernel_doitgen|  return value|
|m_axi_merlin_gmem_kernel_doitgen_128_A_AWVALID    |  out|    1|          m_axi|   merlin_gmem_kernel_doitgen_128_A|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_128_A_AWREADY    |   in|    1|          m_axi|   merlin_gmem_kernel_doitgen_128_A|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_128_A_AWADDR     |  out|   64|          m_axi|   merlin_gmem_kernel_doitgen_128_A|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_128_A_AWID       |  out|    1|          m_axi|   merlin_gmem_kernel_doitgen_128_A|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_128_A_AWLEN      |  out|    8|          m_axi|   merlin_gmem_kernel_doitgen_128_A|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_128_A_AWSIZE     |  out|    3|          m_axi|   merlin_gmem_kernel_doitgen_128_A|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_128_A_AWBURST    |  out|    2|          m_axi|   merlin_gmem_kernel_doitgen_128_A|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_128_A_AWLOCK     |  out|    2|          m_axi|   merlin_gmem_kernel_doitgen_128_A|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_128_A_AWCACHE    |  out|    4|          m_axi|   merlin_gmem_kernel_doitgen_128_A|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_128_A_AWPROT     |  out|    3|          m_axi|   merlin_gmem_kernel_doitgen_128_A|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_128_A_AWQOS      |  out|    4|          m_axi|   merlin_gmem_kernel_doitgen_128_A|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_128_A_AWREGION   |  out|    4|          m_axi|   merlin_gmem_kernel_doitgen_128_A|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_128_A_AWUSER     |  out|    1|          m_axi|   merlin_gmem_kernel_doitgen_128_A|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_128_A_WVALID     |  out|    1|          m_axi|   merlin_gmem_kernel_doitgen_128_A|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_128_A_WREADY     |   in|    1|          m_axi|   merlin_gmem_kernel_doitgen_128_A|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_128_A_WDATA      |  out|  512|          m_axi|   merlin_gmem_kernel_doitgen_128_A|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_128_A_WSTRB      |  out|   64|          m_axi|   merlin_gmem_kernel_doitgen_128_A|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_128_A_WLAST      |  out|    1|          m_axi|   merlin_gmem_kernel_doitgen_128_A|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_128_A_WID        |  out|    1|          m_axi|   merlin_gmem_kernel_doitgen_128_A|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_128_A_WUSER      |  out|    1|          m_axi|   merlin_gmem_kernel_doitgen_128_A|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_128_A_ARVALID    |  out|    1|          m_axi|   merlin_gmem_kernel_doitgen_128_A|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_128_A_ARREADY    |   in|    1|          m_axi|   merlin_gmem_kernel_doitgen_128_A|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_128_A_ARADDR     |  out|   64|          m_axi|   merlin_gmem_kernel_doitgen_128_A|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_128_A_ARID       |  out|    1|          m_axi|   merlin_gmem_kernel_doitgen_128_A|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_128_A_ARLEN      |  out|    8|          m_axi|   merlin_gmem_kernel_doitgen_128_A|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_128_A_ARSIZE     |  out|    3|          m_axi|   merlin_gmem_kernel_doitgen_128_A|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_128_A_ARBURST    |  out|    2|          m_axi|   merlin_gmem_kernel_doitgen_128_A|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_128_A_ARLOCK     |  out|    2|          m_axi|   merlin_gmem_kernel_doitgen_128_A|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_128_A_ARCACHE    |  out|    4|          m_axi|   merlin_gmem_kernel_doitgen_128_A|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_128_A_ARPROT     |  out|    3|          m_axi|   merlin_gmem_kernel_doitgen_128_A|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_128_A_ARQOS      |  out|    4|          m_axi|   merlin_gmem_kernel_doitgen_128_A|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_128_A_ARREGION   |  out|    4|          m_axi|   merlin_gmem_kernel_doitgen_128_A|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_128_A_ARUSER     |  out|    1|          m_axi|   merlin_gmem_kernel_doitgen_128_A|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_128_A_RVALID     |   in|    1|          m_axi|   merlin_gmem_kernel_doitgen_128_A|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_128_A_RREADY     |  out|    1|          m_axi|   merlin_gmem_kernel_doitgen_128_A|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_128_A_RDATA      |   in|  512|          m_axi|   merlin_gmem_kernel_doitgen_128_A|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_128_A_RLAST      |   in|    1|          m_axi|   merlin_gmem_kernel_doitgen_128_A|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_128_A_RID        |   in|    1|          m_axi|   merlin_gmem_kernel_doitgen_128_A|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_128_A_RUSER      |   in|    1|          m_axi|   merlin_gmem_kernel_doitgen_128_A|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_128_A_RRESP      |   in|    2|          m_axi|   merlin_gmem_kernel_doitgen_128_A|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_128_A_BVALID     |   in|    1|          m_axi|   merlin_gmem_kernel_doitgen_128_A|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_128_A_BREADY     |  out|    1|          m_axi|   merlin_gmem_kernel_doitgen_128_A|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_128_A_BRESP      |   in|    2|          m_axi|   merlin_gmem_kernel_doitgen_128_A|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_128_A_BID        |   in|    1|          m_axi|   merlin_gmem_kernel_doitgen_128_A|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_128_A_BUSER      |   in|    1|          m_axi|   merlin_gmem_kernel_doitgen_128_A|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_128_0_AWVALID    |  out|    1|          m_axi|   merlin_gmem_kernel_doitgen_128_0|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_128_0_AWREADY    |   in|    1|          m_axi|   merlin_gmem_kernel_doitgen_128_0|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_128_0_AWADDR     |  out|   64|          m_axi|   merlin_gmem_kernel_doitgen_128_0|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_128_0_AWID       |  out|    1|          m_axi|   merlin_gmem_kernel_doitgen_128_0|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_128_0_AWLEN      |  out|    8|          m_axi|   merlin_gmem_kernel_doitgen_128_0|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_128_0_AWSIZE     |  out|    3|          m_axi|   merlin_gmem_kernel_doitgen_128_0|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_128_0_AWBURST    |  out|    2|          m_axi|   merlin_gmem_kernel_doitgen_128_0|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_128_0_AWLOCK     |  out|    2|          m_axi|   merlin_gmem_kernel_doitgen_128_0|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_128_0_AWCACHE    |  out|    4|          m_axi|   merlin_gmem_kernel_doitgen_128_0|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_128_0_AWPROT     |  out|    3|          m_axi|   merlin_gmem_kernel_doitgen_128_0|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_128_0_AWQOS      |  out|    4|          m_axi|   merlin_gmem_kernel_doitgen_128_0|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_128_0_AWREGION   |  out|    4|          m_axi|   merlin_gmem_kernel_doitgen_128_0|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_128_0_AWUSER     |  out|    1|          m_axi|   merlin_gmem_kernel_doitgen_128_0|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_128_0_WVALID     |  out|    1|          m_axi|   merlin_gmem_kernel_doitgen_128_0|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_128_0_WREADY     |   in|    1|          m_axi|   merlin_gmem_kernel_doitgen_128_0|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_128_0_WDATA      |  out|  512|          m_axi|   merlin_gmem_kernel_doitgen_128_0|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_128_0_WSTRB      |  out|   64|          m_axi|   merlin_gmem_kernel_doitgen_128_0|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_128_0_WLAST      |  out|    1|          m_axi|   merlin_gmem_kernel_doitgen_128_0|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_128_0_WID        |  out|    1|          m_axi|   merlin_gmem_kernel_doitgen_128_0|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_128_0_WUSER      |  out|    1|          m_axi|   merlin_gmem_kernel_doitgen_128_0|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_128_0_ARVALID    |  out|    1|          m_axi|   merlin_gmem_kernel_doitgen_128_0|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_128_0_ARREADY    |   in|    1|          m_axi|   merlin_gmem_kernel_doitgen_128_0|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_128_0_ARADDR     |  out|   64|          m_axi|   merlin_gmem_kernel_doitgen_128_0|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_128_0_ARID       |  out|    1|          m_axi|   merlin_gmem_kernel_doitgen_128_0|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_128_0_ARLEN      |  out|    8|          m_axi|   merlin_gmem_kernel_doitgen_128_0|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_128_0_ARSIZE     |  out|    3|          m_axi|   merlin_gmem_kernel_doitgen_128_0|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_128_0_ARBURST    |  out|    2|          m_axi|   merlin_gmem_kernel_doitgen_128_0|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_128_0_ARLOCK     |  out|    2|          m_axi|   merlin_gmem_kernel_doitgen_128_0|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_128_0_ARCACHE    |  out|    4|          m_axi|   merlin_gmem_kernel_doitgen_128_0|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_128_0_ARPROT     |  out|    3|          m_axi|   merlin_gmem_kernel_doitgen_128_0|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_128_0_ARQOS      |  out|    4|          m_axi|   merlin_gmem_kernel_doitgen_128_0|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_128_0_ARREGION   |  out|    4|          m_axi|   merlin_gmem_kernel_doitgen_128_0|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_128_0_ARUSER     |  out|    1|          m_axi|   merlin_gmem_kernel_doitgen_128_0|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_128_0_RVALID     |   in|    1|          m_axi|   merlin_gmem_kernel_doitgen_128_0|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_128_0_RREADY     |  out|    1|          m_axi|   merlin_gmem_kernel_doitgen_128_0|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_128_0_RDATA      |   in|  512|          m_axi|   merlin_gmem_kernel_doitgen_128_0|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_128_0_RLAST      |   in|    1|          m_axi|   merlin_gmem_kernel_doitgen_128_0|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_128_0_RID        |   in|    1|          m_axi|   merlin_gmem_kernel_doitgen_128_0|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_128_0_RUSER      |   in|    1|          m_axi|   merlin_gmem_kernel_doitgen_128_0|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_128_0_RRESP      |   in|    2|          m_axi|   merlin_gmem_kernel_doitgen_128_0|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_128_0_BVALID     |   in|    1|          m_axi|   merlin_gmem_kernel_doitgen_128_0|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_128_0_BREADY     |  out|    1|          m_axi|   merlin_gmem_kernel_doitgen_128_0|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_128_0_BRESP      |   in|    2|          m_axi|   merlin_gmem_kernel_doitgen_128_0|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_128_0_BID        |   in|    1|          m_axi|   merlin_gmem_kernel_doitgen_128_0|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_128_0_BUSER      |   in|    1|          m_axi|   merlin_gmem_kernel_doitgen_128_0|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_64_sum_AWVALID   |  out|    1|          m_axi|  merlin_gmem_kernel_doitgen_64_sum|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_64_sum_AWREADY   |   in|    1|          m_axi|  merlin_gmem_kernel_doitgen_64_sum|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_64_sum_AWADDR    |  out|   64|          m_axi|  merlin_gmem_kernel_doitgen_64_sum|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_64_sum_AWID      |  out|    1|          m_axi|  merlin_gmem_kernel_doitgen_64_sum|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_64_sum_AWLEN     |  out|    8|          m_axi|  merlin_gmem_kernel_doitgen_64_sum|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_64_sum_AWSIZE    |  out|    3|          m_axi|  merlin_gmem_kernel_doitgen_64_sum|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_64_sum_AWBURST   |  out|    2|          m_axi|  merlin_gmem_kernel_doitgen_64_sum|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_64_sum_AWLOCK    |  out|    2|          m_axi|  merlin_gmem_kernel_doitgen_64_sum|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_64_sum_AWCACHE   |  out|    4|          m_axi|  merlin_gmem_kernel_doitgen_64_sum|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_64_sum_AWPROT    |  out|    3|          m_axi|  merlin_gmem_kernel_doitgen_64_sum|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_64_sum_AWQOS     |  out|    4|          m_axi|  merlin_gmem_kernel_doitgen_64_sum|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_64_sum_AWREGION  |  out|    4|          m_axi|  merlin_gmem_kernel_doitgen_64_sum|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_64_sum_AWUSER    |  out|    1|          m_axi|  merlin_gmem_kernel_doitgen_64_sum|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_64_sum_WVALID    |  out|    1|          m_axi|  merlin_gmem_kernel_doitgen_64_sum|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_64_sum_WREADY    |   in|    1|          m_axi|  merlin_gmem_kernel_doitgen_64_sum|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_64_sum_WDATA     |  out|  128|          m_axi|  merlin_gmem_kernel_doitgen_64_sum|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_64_sum_WSTRB     |  out|   16|          m_axi|  merlin_gmem_kernel_doitgen_64_sum|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_64_sum_WLAST     |  out|    1|          m_axi|  merlin_gmem_kernel_doitgen_64_sum|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_64_sum_WID       |  out|    1|          m_axi|  merlin_gmem_kernel_doitgen_64_sum|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_64_sum_WUSER     |  out|    1|          m_axi|  merlin_gmem_kernel_doitgen_64_sum|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_64_sum_ARVALID   |  out|    1|          m_axi|  merlin_gmem_kernel_doitgen_64_sum|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_64_sum_ARREADY   |   in|    1|          m_axi|  merlin_gmem_kernel_doitgen_64_sum|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_64_sum_ARADDR    |  out|   64|          m_axi|  merlin_gmem_kernel_doitgen_64_sum|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_64_sum_ARID      |  out|    1|          m_axi|  merlin_gmem_kernel_doitgen_64_sum|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_64_sum_ARLEN     |  out|    8|          m_axi|  merlin_gmem_kernel_doitgen_64_sum|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_64_sum_ARSIZE    |  out|    3|          m_axi|  merlin_gmem_kernel_doitgen_64_sum|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_64_sum_ARBURST   |  out|    2|          m_axi|  merlin_gmem_kernel_doitgen_64_sum|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_64_sum_ARLOCK    |  out|    2|          m_axi|  merlin_gmem_kernel_doitgen_64_sum|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_64_sum_ARCACHE   |  out|    4|          m_axi|  merlin_gmem_kernel_doitgen_64_sum|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_64_sum_ARPROT    |  out|    3|          m_axi|  merlin_gmem_kernel_doitgen_64_sum|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_64_sum_ARQOS     |  out|    4|          m_axi|  merlin_gmem_kernel_doitgen_64_sum|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_64_sum_ARREGION  |  out|    4|          m_axi|  merlin_gmem_kernel_doitgen_64_sum|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_64_sum_ARUSER    |  out|    1|          m_axi|  merlin_gmem_kernel_doitgen_64_sum|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_64_sum_RVALID    |   in|    1|          m_axi|  merlin_gmem_kernel_doitgen_64_sum|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_64_sum_RREADY    |  out|    1|          m_axi|  merlin_gmem_kernel_doitgen_64_sum|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_64_sum_RDATA     |   in|  128|          m_axi|  merlin_gmem_kernel_doitgen_64_sum|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_64_sum_RLAST     |   in|    1|          m_axi|  merlin_gmem_kernel_doitgen_64_sum|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_64_sum_RID       |   in|    1|          m_axi|  merlin_gmem_kernel_doitgen_64_sum|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_64_sum_RUSER     |   in|    1|          m_axi|  merlin_gmem_kernel_doitgen_64_sum|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_64_sum_RRESP     |   in|    2|          m_axi|  merlin_gmem_kernel_doitgen_64_sum|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_64_sum_BVALID    |   in|    1|          m_axi|  merlin_gmem_kernel_doitgen_64_sum|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_64_sum_BREADY    |  out|    1|          m_axi|  merlin_gmem_kernel_doitgen_64_sum|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_64_sum_BRESP     |   in|    2|          m_axi|  merlin_gmem_kernel_doitgen_64_sum|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_64_sum_BID       |   in|    1|          m_axi|  merlin_gmem_kernel_doitgen_64_sum|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_64_sum_BUSER     |   in|    1|          m_axi|  merlin_gmem_kernel_doitgen_64_sum|       pointer|
+--------------------------------------------------+-----+-----+---------------+-----------------------------------+--------------+

