 Timing Path to display[2] 
  
 Path Start Point : currentstate_reg[2] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : display[2] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------|
|    clk                           Rise  0.0000 0.0000 0.1000 2.02551  8.47024  10.4958           9       130      c    K        | 
| Data Path:                                                                                                                     | 
|    currentstate_reg[2]/CK DFF_X1 Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
|    currentstate_reg[2]/Q  DFF_X1 Rise  0.1290 0.1290 0.0510 3.31799  17.6669  20.9848           9       87.5     F             | 
|    display[2]                    Rise  0.1300 0.0010 0.0510          5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.1000 1.9000 | 
| source clock cycle shift                  | -1.5000 0.4000 | 
| data required time                        |  0.4000        | 
|                                           |                | 
| data required time                        |  0.4000        | 
| data arrival time                         | -0.1300        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.2700        | 
--------------------------------------------------------------


 Timing Path to display[0] 
  
 Path Start Point : currentstate_reg[0] (DFF_X2) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : display[0] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------|
|    clk                           Rise  0.0000 0.0000 0.1000 2.02551  8.47024  10.4958           9       130      c    K        | 
| Data Path:                                                                                                                     | 
|    currentstate_reg[0]/CK DFF_X2 Rise  0.0000 0.0000 0.0000          0.930494                                    F             | 
|    currentstate_reg[0]/Q  DFF_X2 Rise  0.1260 0.1260 0.0220 2.58455  13.924   16.5086           7       93.0134  F             | 
|    display[0]                    Rise  0.1270 0.0010 0.0220          5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.1000 1.9000 | 
| source clock cycle shift                  | -1.5000 0.4000 | 
| data required time                        |  0.4000        | 
|                                           |                | 
| data required time                        |  0.4000        | 
| data arrival time                         | -0.1270        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.2730        | 
--------------------------------------------------------------


 Timing Path to display[1] 
  
 Path Start Point : currentstate_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : display[1] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------|
|    clk                           Rise  0.0000 0.0000 0.1000 2.02551  8.47024  10.4958           9       130      c    K        | 
| Data Path:                                                                                                                     | 
|    currentstate_reg[1]/CK DFF_X1 Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
|    currentstate_reg[1]/Q  DFF_X1 Rise  0.1210 0.1210 0.0430 3.57443  14.2336  17.8081           7       93.0134  F             | 
|    display[1]                    Rise  0.1210 0.0000 0.0430          5                                           c             | 
----------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.1000 1.9000 | 
| source clock cycle shift                  | -1.5000 0.4000 | 
| data required time                        |  0.4000        | 
|                                           |                | 
| data required time                        |  0.4000        | 
| data arrival time                         | -0.1210        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.2790        | 
--------------------------------------------------------------


 Timing Path to output_signals[4] 
  
 Path Start Point : temp_output_signals_reg[4] (DFF_X2) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : output_signals[4] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                  Rise  0.0000 0.0000 0.1000 2.02551  8.47024  10.4958           9       130      c    K        | 
| Data Path:                                                                                                                            | 
|    temp_output_signals_reg[4]/CK DFF_X2 Rise  0.0000 0.0000 0.0000          0.930494                                    F             | 
|    temp_output_signals_reg[4]/Q  DFF_X2 Rise  0.1160 0.1160 0.0120 0.251276 5        5.25128           1       93.0134  F             | 
|    output_signals[4]                    Rise  0.1160 0.0000 0.0120          5                                           c             | 
-----------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.1000 1.9000 | 
| source clock cycle shift                  | -1.5000 0.4000 | 
| data required time                        |  0.4000        | 
|                                           |                | 
| data required time                        |  0.4000        | 
| data arrival time                         | -0.1160        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.2840        | 
--------------------------------------------------------------


 Timing Path to output_signals[2] 
  
 Path Start Point : temp_output_signals_reg[2] (DFF_X2) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : output_signals[2] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                  Rise  0.0000 0.0000 0.1000 2.02551  8.47024  10.4958           9       130      c    K        | 
| Data Path:                                                                                                                            | 
|    temp_output_signals_reg[2]/CK DFF_X2 Rise  0.0000 0.0000 0.0000          0.930494                                    F             | 
|    temp_output_signals_reg[2]/Q  DFF_X2 Rise  0.1160 0.1160 0.0120 0.175946 5        5.17595           1       93.0134  F             | 
|    output_signals[2]                    Rise  0.1160 0.0000 0.0120          5                                           c             | 
-----------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.1000 1.9000 | 
| source clock cycle shift                  | -1.5000 0.4000 | 
| data required time                        |  0.4000        | 
|                                           |                | 
| data required time                        |  0.4000        | 
| data arrival time                         | -0.1160        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.2840        | 
--------------------------------------------------------------


 Timing Path to output_signals[0] 
  
 Path Start Point : temp_output_signals_reg[0] (DFF_X2) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : output_signals[0] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                  Rise  0.0000 0.0000 0.1000 2.02551  8.47024  10.4958           9       130      c    K        | 
| Data Path:                                                                                                                            | 
|    temp_output_signals_reg[0]/CK DFF_X2 Rise  0.0000 0.0000 0.0000          0.930494                                    F             | 
|    temp_output_signals_reg[0]/Q  DFF_X2 Rise  0.1160 0.1160 0.0120 0.475063 5        5.47506           1       93.0134  F             | 
|    output_signals[0]                    Rise  0.1160 0.0000 0.0120          5                                           c             | 
-----------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.1000 1.9000 | 
| source clock cycle shift                  | -1.5000 0.4000 | 
| data required time                        |  0.4000        | 
|                                           |                | 
| data required time                        |  0.4000        | 
| data arrival time                         | -0.1160        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.2840        | 
--------------------------------------------------------------


 Timing Path to output_signals[3] 
  
 Path Start Point : temp_output_signals_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : output_signals[3] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                  Rise  0.0000 0.0000 0.1000 2.02551  8.47024  10.4958           9       130      c    K        | 
| Data Path:                                                                                                                            | 
|    temp_output_signals_reg[3]/CK DFF_X1 Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
|    temp_output_signals_reg[3]/Q  DFF_X1 Rise  0.0930 0.0930 0.0160 0.564136 5        5.56414           1       93.0134  F             | 
|    output_signals[3]                    Rise  0.0930 0.0000 0.0160          5                                           c             | 
-----------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.1000 1.9000 | 
| source clock cycle shift                  | -1.5000 0.4000 | 
| data required time                        |  0.4000        | 
|                                           |                | 
| data required time                        |  0.4000        | 
| data arrival time                         | -0.0930        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.3070        | 
--------------------------------------------------------------


 Timing Path to output_signals[5] 
  
 Path Start Point : temp_output_signals_reg[5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : output_signals[5] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                  Rise  0.0000 0.0000 0.1000 2.02551  8.47024  10.4958           9       130      c    K        | 
| Data Path:                                                                                                                            | 
|    temp_output_signals_reg[5]/CK DFF_X1 Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
|    temp_output_signals_reg[5]/Q  DFF_X1 Rise  0.0920 0.0920 0.0150 0.17924  5        5.17924           1       87.5     F             | 
|    output_signals[5]                    Rise  0.0920 0.0000 0.0150          5                                           c             | 
-----------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.1000 1.9000 | 
| source clock cycle shift                  | -1.5000 0.4000 | 
| data required time                        |  0.4000        | 
|                                           |                | 
| data required time                        |  0.4000        | 
| data arrival time                         | -0.0920        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.3080        | 
--------------------------------------------------------------


 Timing Path to output_signals[1] 
  
 Path Start Point : temp_output_signals_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : output_signals[1] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                  Rise  0.0000 0.0000 0.1000 2.02551  8.47024  10.4958           9       130      c    K        | 
| Data Path:                                                                                                                            | 
|    temp_output_signals_reg[1]/CK DFF_X1 Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
|    temp_output_signals_reg[1]/Q  DFF_X1 Rise  0.0920 0.0920 0.0150 0.182508 5        5.18251           1       87.5     F             | 
|    output_signals[1]                    Rise  0.0920 0.0000 0.0150          5                                           c             | 
-----------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.1000 1.9000 | 
| source clock cycle shift                  | -1.5000 0.4000 | 
| data required time                        |  0.4000        | 
|                                           |                | 
| data required time                        |  0.4000        | 
| data arrival time                         | -0.0920        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.3080        | 
--------------------------------------------------------------


 Timing Path to temp_output_signals_reg[0]/D 
  
 Path Start Point : sensors[3] 
 Path End Point   : temp_output_signals_reg[0] (DFF_X2) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------|
|    sensors[3]                            Fall  0.7000 0.0000 0.1000 2.15159  4.32623 6.47782           3       130      c             | 
|    i_0_0_59/A                   INV_X1   Fall  0.7000 0.0000 0.1000          1.54936                                                  | 
|    i_0_0_59/ZN                  INV_X1   Rise  0.7710 0.0710 0.0410 1.50741  8.09718 9.60459           5       93.0134                | 
|    i_0_0_39/B1                  AOI21_X1 Rise  0.7710 0.0000 0.0410          1.647                                                    | 
|    i_0_0_39/ZN                  AOI21_X1 Fall  0.7990 0.0280 0.0170 0.600881 3.35157 3.95246           2       93.0134                | 
|    i_0_0_38/A                   INV_X1   Fall  0.7990 0.0000 0.0170          1.54936                                                  | 
|    i_0_0_38/ZN                  INV_X1   Rise  0.8220 0.0230 0.0130 0.757385 3.33789 4.09527           2       93.0134                | 
|    i_0_0_37/A3                  NAND3_X1 Rise  0.8220 0.0000 0.0130          1.65038                                                  | 
|    i_0_0_37/ZN                  NAND3_X1 Fall  0.8440 0.0220 0.0140 0.21399  1.59903 1.81302           1       93.0134                | 
|    i_0_0_34/A1                  NAND2_X1 Fall  0.8440 0.0000 0.0140          1.5292                                                   | 
|    i_0_0_34/ZN                  NAND2_X1 Rise  0.8620 0.0180 0.0110 0.420059 1.67072 2.09078           1       93.0134                | 
|    i_0_0_33/A                   OAI21_X1 Rise  0.8620 0.0000 0.0110          1.67072                                                  | 
|    i_0_0_33/ZN                  OAI21_X1 Fall  0.8810 0.0190 0.0260 0.289906 1.67685 1.96676           1       93.0134                | 
|    i_0_0_24/B2                  AOI21_X1 Fall  0.8810 0.0000 0.0260          1.40993                                                  | 
|    i_0_0_24/ZN                  AOI21_X1 Rise  0.9480 0.0670 0.0530 1.14432  6.16892 7.31324           4       93.0134                | 
|    i_0_1/p_0[1]                          Rise  0.9480 0.0000                                                                          | 
|    i_0_1/i_1/A                  INV_X1   Rise  0.9480 0.0000 0.0530          1.70023                                                  | 
|    i_0_1/i_1/ZN                 INV_X1   Fall  0.9640 0.0160 0.0150 0.455495 3.3284  3.78389           2       93.0134                | 
|    i_0_1/i_3/A2                 NAND2_X1 Fall  0.9640 0.0000 0.0150          1.50228                                                  | 
|    i_0_1/i_3/ZN                 NAND2_X1 Rise  0.9900 0.0260 0.0150 0.623918 3.42894 4.05286           2       93.0134                | 
|    i_0_1/i_7/A1                 NOR2_X1  Rise  0.9900 0.0000 0.0150          1.71447                                                  | 
|    i_0_1/i_7/ZN                 NOR2_X1  Fall  0.9990 0.0090 0.0090 0.192261 1.1276  1.31986           1       93.0134                | 
|    i_0_1/p_1[1]                          Fall  0.9990 0.0000                                                                          | 
|    temp_output_signals_reg[0]/D DFF_X2   Fall  0.9990 0.0000 0.0090          1.05453                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to temp_output_signals_reg[0]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                  Rise  0.0000 0.0000 0.1000 2.02551  7.63434  9.65985           9       130      c    K        | 
|    temp_output_signals_reg[0]/CK DFF_X2 Rise  0.0000 0.0000 0.0000          0.930494                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  1.5000 1.5000 | 
| library setup check                      | -0.0420 1.4580 | 
| data required time                       |  1.4580        | 
|                                          |                | 
| data required time                       |  1.4580        | 
| data arrival time                        | -0.9990        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.4590        | 
-------------------------------------------------------------


info UI33: performed report_timing for 0 sec (CPU time: 0 sec; MEM: RSS - 256M, CVMEM - 1692M, PVMEM - 1839M)
