

================================================================
== Vivado HLS Report for 'dut_bnn_xcel'
================================================================
* Date:           Wed Oct 26 19:06:45 2022

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        bnn.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.34|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+----------+---------+----------+---------+
    |       Latency      |      Interval      | Pipeline|
    |   min   |    max   |   min   |    max   |   Type  |
    +---------+----------+---------+----------+---------+
    |  1876324|  13488000|  1876324|  13488000|   none  |
    +---------+----------+---------+----------+---------+

    + Detail: 
        * Instance: 
        +-------------------------+--------------+-------+---------+-------+---------+---------+
        |                         |              |     Latency     |     Interval    | Pipeline|
        |         Instance        |    Module    |  min  |   max   |  min  |   max   |   Type  |
        +-------------------------+--------------+-------+---------+-------+---------+---------+
        |grp_dut_dense_fu_217     |dut_dense     |  33491|    33491|  33491|    33491|   none  |
        |grp_dut_conv_fu_227      |dut_conv      |  49441|  5801025|  49441|  5801025|   none  |
        |grp_dut_max_pool_fu_252  |dut_max_pool  |  11234|    52866|  11234|    52866|   none  |
        |grp_dut_pad_fu_264       |dut_pad       |   5396|    18018|   5396|    18018|   none  |
        |grp_dut_reshape_fu_278   |dut_reshape   |   1345|     1345|   1345|     1345|   none  |
        +-------------------------+--------------+-------+---------+-------+---------+---------+

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |      Latency      | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1     |  1709312|  1709312|      6677|          -|          -|   256|    no    |
        | + Loop 1.1  |     6656|     6656|        13|          -|          -|   512|    no    |
        |- Loop 2     |       18|       18|         2|          -|          -|     9|    no    |
        +-------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     98|
|FIFO             |        -|      -|       -|      -|
|Instance         |        3|     19|    2610|   4252|
|Memory           |       19|      -|       0|      0|
|Multiplexer      |        -|      -|       -|    459|
|Register         |        -|      -|     349|      -|
+-----------------+---------+-------+--------+-------+
|Total            |       22|     19|    2959|   4809|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        7|      8|       2|      9|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +--------------------------------------+----------------------------------+---------+-------+------+------+
    |               Instance               |              Module              | BRAM_18K| DSP48E|  FF  |  LUT |
    +--------------------------------------+----------------------------------+---------+-------+------+------+
    |grp_dut_conv_fu_227                   |dut_conv                          |        2|      3|   446|   524|
    |grp_dut_dense_fu_217                  |dut_dense                         |        1|      5|  1048|  1876|
    |dut_fadd_32ns_32ns_32_5_full_dsp_U28  |dut_fadd_32ns_32ns_32_5_full_dsp  |        0|      2|   205|   390|
    |dut_fcmp_32ns_32ns_1_1_U31            |dut_fcmp_32ns_32ns_1_1            |        0|      0|    66|   239|
    |dut_fmul_32ns_32ns_32_4_max_dsp_U29   |dut_fmul_32ns_32ns_32_4_max_dsp   |        0|      3|   143|   321|
    |grp_dut_max_pool_fu_252               |dut_max_pool                      |        0|      3|   168|   148|
    |grp_dut_pad_fu_264                    |dut_pad                           |        0|      3|   148|   155|
    |grp_dut_reshape_fu_278                |dut_reshape                       |        0|      0|    46|    45|
    |dut_sitofp_32ns_32_6_U30              |dut_sitofp_32ns_32_6              |        0|      0|   340|   554|
    +--------------------------------------+----------------------------------+---------+-------+------+------+
    |Total                                 |                                  |        3|     19|  2610|  4252|
    +--------------------------------------+----------------------------------+---------+-------+------+------+

    * DSP48: 
    N/A

    * Memory: 
    +----------------+---------------------------+---------+---+----+--------+-----+------+-------------+
    |     Memory     |           Module          | BRAM_18K| FF| LUT|  Words | Bits| Banks| W*Bits*Banks|
    +----------------+---------------------------+---------+---+----+--------+-----+------+-------------+
    |b_fc1_U         |dut_bnn_xcel_b_fc1         |        1|  0|   0|     256|   32|     1|         8192|
    |mem_conv1_U     |dut_bnn_xcel_mem_conv1     |        1|  0|   0|    5184|    1|     1|         5184|
    |mem_conv2_U     |dut_bnn_xcel_mem_conv1     |        1|  0|   0|    5184|    1|     1|         5184|
    |threshold1_V_U  |dut_bnn_xcel_threshold1_V  |        4|  0|   0|    5184|    8|     1|        41472|
    |threshold2_V_U  |dut_bnn_xcel_threshold2_V  |        4|  0|   0|    5184|    8|     1|        41472|
    |w_fc1_U         |dut_bnn_xcel_w_fc1         |        8|  0|   0|  131072|    1|     1|       131072|
    +----------------+---------------------------+---------+---+----+--------+-----+------+-------------+
    |Total           |                           |       19|  0|   0|  152064|   51|     6|       232576|
    +----------------+---------------------------+---------+---+----+--------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |i_fu_449_p2                        |     +    |      0|  0|   4|           4|           1|
    |m_fu_338_p2                        |     +    |      0|  0|  10|          10|           1|
    |n_fu_326_p2                        |     +    |      0|  0|   9|           9|           1|
    |w_index_fu_356_p2                  |     +    |      0|  0|  17|          17|          17|
    |tmp_16_fu_428_p2                   |    and   |      0|  0|   1|           1|           1|
    |exitcond2_fu_332_p2                |   icmp   |      0|  0|   4|          10|          11|
    |exitcond3_fu_320_p2                |   icmp   |      0|  0|   4|           9|          10|
    |exitcond_fu_438_p2                 |   icmp   |      0|  0|   2|           4|           4|
    |notlhs_fu_410_p2                   |   icmp   |      0|  0|   3|           8|           2|
    |notrhs_fu_416_p2                   |   icmp   |      0|  0|   8|          23|           1|
    |tmp_14_fu_422_p2                   |    or    |      0|  0|   1|           1|           1|
    |val_assign_agg_result_V_fu_455_p3  |  select  |      0|  0|  32|           1|          32|
    |tmp1_fu_371_p2                     |    xor   |      0|  0|   2|           1|           2|
    |tmp_20_i_fu_377_p2                 |    xor   |      0|  0|   1|           1|           1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |Total                              |          |      0|  0|  98|          99|          85|
    +-----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------+----+-----------+-----+-----------+
    |                Name                | LUT| Input Size| Bits| Total Bits|
    +------------------------------------+----+-----------+-----+-----------+
    |agg_result_V_reg_194                |  32|          2|   32|         64|
    |ap_NS_fsm                           |  90|         51|    1|         51|
    |ap_return                           |  32|          2|   32|         64|
    |grp_dut_conv_fu_227_I               |   6|          3|    6|         18|
    |grp_dut_conv_fu_227_L               |   1|          3|    1|          3|
    |grp_dut_conv_fu_227_M               |   7|          3|    7|         21|
    |grp_dut_conv_fu_227_N               |   7|          3|    7|         21|
    |grp_dut_conv_fu_227_input_r_q0      |   1|          3|    1|          3|
    |grp_dut_conv_fu_227_threshold_V_q0  |   8|          3|    8|         24|
    |grp_dut_max_pool_fu_252_I           |   6|          3|    6|         18|
    |grp_dut_max_pool_fu_252_M           |   7|          3|    7|         21|
    |grp_dut_max_pool_fu_252_input_r_q0  |   1|          3|    1|          3|
    |grp_dut_pad_fu_264_I                |   6|          3|    6|         18|
    |grp_dut_pad_fu_264_M                |   7|          3|    7|         21|
    |grp_dut_pad_fu_264_input_r_q0       |   1|          3|    1|          3|
    |grp_fu_284_p0                       |  32|          3|   32|         96|
    |grp_fu_284_p1                       |  32|          4|   32|        128|
    |grp_fu_290_p0                       |  32|          3|   32|         96|
    |grp_fu_290_p1                       |  32|          3|   32|         96|
    |m_i_reg_183                         |  10|          2|   10|         20|
    |max_id_V_reg_206                    |   4|          2|    4|          8|
    |mem_conv1_address0                  |  26|         11|   13|        143|
    |mem_conv1_ce0                       |   4|         10|    1|         10|
    |mem_conv1_d0                        |   1|          6|    1|          6|
    |mem_conv1_we0                       |   1|          6|    1|          6|
    |mem_conv2_address0                  |  26|          9|   13|        117|
    |mem_conv2_ce0                       |   4|          9|    1|          9|
    |mem_conv2_d0                        |   1|          5|    1|          5|
    |mem_conv2_we0                       |   1|          5|    1|          5|
    |n_i_reg_159                         |   9|          2|    9|         18|
    |one_out_i_reg_171                   |  32|          2|   32|         64|
    +------------------------------------+----+-----------+-----+-----------+
    |Total                               | 459|        173|  338|       1180|
    +------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------+----+----+-----+-----------+
    |                   Name                  | FF | LUT| Bits| Const Bits|
    +-----------------------------------------+----+----+-----+-----------+
    |agg_result_V_reg_194                     |  32|   0|   32|          0|
    |ap_CS_fsm                                |  50|   0|   50|          0|
    |ap_reg_grp_dut_conv_fu_227_ap_start      |   1|   0|    1|          0|
    |ap_reg_grp_dut_dense_fu_217_ap_start     |   1|   0|    1|          0|
    |ap_reg_grp_dut_max_pool_fu_252_ap_start  |   1|   0|    1|          0|
    |ap_reg_grp_dut_pad_fu_264_ap_start       |   1|   0|    1|          0|
    |ap_reg_grp_dut_reshape_fu_278_ap_start   |   1|   0|    1|          0|
    |ap_return_preg                           |  32|   0|   32|          0|
    |b_fc1_load_reg_523                       |  32|   0|   32|          0|
    |i_reg_546                                |   4|   0|    4|          0|
    |m_i_reg_183                              |  10|   0|   10|          0|
    |m_reg_478                                |  10|   0|   10|          0|
    |max_id_V_cast2_reg_533                   |   4|   0|   32|         28|
    |max_id_V_reg_206                         |   4|   0|    4|          0|
    |n_i_cast6_reg_462                        |   9|   0|   17|          8|
    |n_i_reg_159                              |   9|   0|    9|          0|
    |n_reg_470                                |   9|   0|    9|          0|
    |one_out_i_reg_171                        |  32|   0|   32|          0|
    |reg_305                                  |  32|   0|   32|          0|
    |reg_310                                  |  32|   0|   32|          0|
    |tmp_16_reg_528                           |   1|   0|    1|          0|
    |tmp_20_i_reg_493                         |   1|   0|    1|          0|
    |tmp_22_i_reg_503                         |  32|   0|   32|          0|
    |tmp_25_i_reg_513                         |   9|   0|   64|         55|
    +-----------------------------------------+----+----+-----+-----------+
    |Total                                    | 349|   0|  440|         91|
    +-----------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------+-----+-----+------------+--------------+--------------+
|ap_clk            |  in |    1| ap_ctrl_hs | dut_bnn_xcel | return value |
|ap_rst            |  in |    1| ap_ctrl_hs | dut_bnn_xcel | return value |
|ap_start          |  in |    1| ap_ctrl_hs | dut_bnn_xcel | return value |
|ap_done           | out |    1| ap_ctrl_hs | dut_bnn_xcel | return value |
|ap_idle           | out |    1| ap_ctrl_hs | dut_bnn_xcel | return value |
|ap_ready          | out |    1| ap_ctrl_hs | dut_bnn_xcel | return value |
|ap_return         | out |   32| ap_ctrl_hs | dut_bnn_xcel | return value |
|input_r_address0  | out |   13|  ap_memory |    input_r   |     array    |
|input_r_ce0       | out |    1|  ap_memory |    input_r   |     array    |
|input_r_q0        |  in |    1|  ap_memory |    input_r   |     array    |
+------------------+-----+-----+------------+--------------+--------------+

