<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p369" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_369{left:782px;bottom:68px;letter-spacing:0.09px;word-spacing:-0.09px;}
#t2_369{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_369{left:513px;bottom:1141px;letter-spacing:-0.14px;}
#t4_369{left:70px;bottom:1088px;letter-spacing:-0.12px;}
#t5_369{left:70px;bottom:1065px;letter-spacing:-0.15px;word-spacing:-0.42px;}
#t6_369{left:70px;bottom:1042px;}
#t7_369{left:112px;bottom:1042px;letter-spacing:-0.12px;word-spacing:-0.49px;}
#t8_369{left:109px;bottom:1019px;letter-spacing:-0.15px;word-spacing:-0.52px;}
#t9_369{left:109px;bottom:996px;letter-spacing:-0.15px;}
#ta_369{left:109px;bottom:973px;letter-spacing:-0.14px;word-spacing:-0.53px;}
#tb_369{left:111px;bottom:950px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#tc_369{left:114px;bottom:927px;letter-spacing:-0.14px;word-spacing:-0.52px;}
#td_369{left:109px;bottom:904px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#te_369{left:109px;bottom:881px;letter-spacing:-0.14px;word-spacing:-0.5px;}
#tf_369{left:109px;bottom:859px;letter-spacing:-0.18px;word-spacing:-0.42px;}
#tg_369{left:109px;bottom:836px;letter-spacing:-0.13px;word-spacing:-0.54px;}
#th_369{left:109px;bottom:813px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#ti_369{left:109px;bottom:790px;letter-spacing:-0.15px;word-spacing:-0.42px;}
#tj_369{left:109px;bottom:767px;letter-spacing:-0.15px;word-spacing:-0.52px;}
#tk_369{left:109px;bottom:744px;letter-spacing:-0.15px;word-spacing:-0.43px;}
#tl_369{left:109px;bottom:721px;letter-spacing:-0.23px;}
#tm_369{left:109px;bottom:698px;letter-spacing:-0.15px;word-spacing:-0.52px;}
#tn_369{left:110px;bottom:675px;letter-spacing:-0.14px;}
#to_369{left:70px;bottom:652px;}
#tp_369{left:70px;bottom:629px;letter-spacing:-0.12px;}
#tq_369{left:70px;bottom:606px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tr_369{left:70px;bottom:538px;letter-spacing:0.17px;}
#ts_369{left:151px;bottom:538px;letter-spacing:0.2px;word-spacing:0.01px;}
#tt_369{left:70px;bottom:515px;letter-spacing:-0.13px;}
#tu_369{left:102px;bottom:521px;}
#tv_369{left:117px;bottom:515px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tw_369{left:70px;bottom:498px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#tx_369{left:70px;bottom:475px;letter-spacing:-0.14px;word-spacing:-0.5px;}
#ty_369{left:70px;bottom:458px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#tz_369{left:70px;bottom:441px;letter-spacing:-0.22px;word-spacing:-0.45px;}
#t10_369{left:70px;bottom:383px;letter-spacing:0.13px;}
#t11_369{left:152px;bottom:383px;letter-spacing:0.15px;word-spacing:-0.01px;}
#t12_369{left:70px;bottom:360px;letter-spacing:-0.15px;word-spacing:-0.51px;}
#t13_369{left:70px;bottom:344px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t14_369{left:70px;bottom:327px;letter-spacing:-0.15px;word-spacing:-1.18px;}
#t15_369{left:70px;bottom:310px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t16_369{left:70px;bottom:287px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t17_369{left:70px;bottom:261px;}
#t18_369{left:96px;bottom:264px;letter-spacing:-0.15px;word-spacing:-0.64px;}
#t19_369{left:96px;bottom:247px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1a_369{left:96px;bottom:231px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1b_369{left:96px;bottom:214px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1c_369{left:70px;bottom:187px;}
#t1d_369{left:96px;bottom:191px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1e_369{left:96px;bottom:174px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1f_369{left:96px;bottom:157px;letter-spacing:-0.26px;word-spacing:-0.36px;}
#t1g_369{left:70px;bottom:131px;}
#t1h_369{left:96px;bottom:134px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t1i_369{left:96px;bottom:118px;letter-spacing:-0.14px;word-spacing:-0.51px;}

.s1_369{font-size:12px;font-family:NeoSansIntel_pgv;color:#000;}
.s2_369{font-size:14px;font-family:NeoSansIntel_pgv;color:#0860A8;}
.s3_369{font-size:14px;font-family:Verdana_13-;color:#000;}
.s4_369{font-size:21px;font-family:NeoSansIntelMedium_pgu;color:#0860A8;}
.s5_369{font-size:11px;font-family:Verdana_13-;color:#000;}
.s6_369{font-size:18px;font-family:NeoSansIntelMedium_pgu;color:#0860A8;}
.s7_369{font-size:21px;font-family:TimesNewRoman_143;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts369" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_pgu;
	src: url("fonts/NeoSansIntelMedium_pgu.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_pgv;
	src: url("fonts/NeoSansIntel_pgv.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_143;
	src: url("fonts/TimesNewRoman_143.woff") format("woff");
}

@font-face {
	font-family: Verdana_13-;
	src: url("fonts/Verdana_13-.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg369Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg369" style="-webkit-user-select: none;"><object width="935" height="1210" data="369/369.svg" type="image/svg+xml" id="pdf369" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_369" class="t s1_369">Vol. 1 </span><span id="t2_369" class="t s1_369">14-25 </span>
<span id="t3_369" class="t s2_369">PROGRAMMING WITH INTEL® AVX, FMA, AND INTEL® AVX2 </span>
<span id="t4_369" class="t s3_369">---------------------------------------------------------------------------------------- </span>
<span id="t5_369" class="t s3_369">INT supports_fma() </span>
<span id="t6_369" class="t s3_369">{ </span><span id="t7_369" class="t s3_369">; result in eax </span>
<span id="t8_369" class="t s3_369">mov eax, 1 </span>
<span id="t9_369" class="t s3_369">cpuid </span>
<span id="ta_369" class="t s3_369">and ecx, 018001000H </span>
<span id="tb_369" class="t s3_369">cmp ecx, 018001000H; check OSXSAVE, AVX, FMA feature flags </span>
<span id="tc_369" class="t s3_369">jne not_supported </span>
<span id="td_369" class="t s3_369">; processor supports AVX,FMA instructions and XGETBV is enabled by OS </span>
<span id="te_369" class="t s3_369">mov ecx, 0; specify 0 for XCR0 register </span>
<span id="tf_369" class="t s3_369">XGETBV; result in EDX:EAX </span>
<span id="tg_369" class="t s3_369">and eax, 06H </span>
<span id="th_369" class="t s3_369">cmp eax, 06H; check OS has enabled both XMM and YMM state support </span>
<span id="ti_369" class="t s3_369">jne not_supported </span>
<span id="tj_369" class="t s3_369">mov eax, 1 </span>
<span id="tk_369" class="t s3_369">jmp done </span>
<span id="tl_369" class="t s3_369">NOT_SUPPORTED: </span>
<span id="tm_369" class="t s3_369">mov eax, 0 </span>
<span id="tn_369" class="t s3_369">done: </span>
<span id="to_369" class="t s3_369">} </span>
<span id="tp_369" class="t s3_369">------------------------------------------------------------------------------- </span>
<span id="tq_369" class="t s3_369">Note that FMA comprises 256-bit and 128-bit SIMD instructions operating on YMM states. </span>
<span id="tr_369" class="t s4_369">14.6 </span><span id="ts_369" class="t s4_369">OVERVIEW OF INTEL® ADVANCED VECTOR EXTENSIONS 2 (INTEL® AVX2) </span>
<span id="tt_369" class="t s3_369">Intel </span>
<span id="tu_369" class="t s5_369">® </span>
<span id="tv_369" class="t s3_369">AVX2 extends Intel AVX by promoting most of the 128-bit SIMD integer instructions with 256-bit numeric </span>
<span id="tw_369" class="t s3_369">processing capabilities. AVX2 instructions follow the same programming model as AVX instructions. </span>
<span id="tx_369" class="t s3_369">In addition, AVX2 provide enhanced functionalities for broadcast/permute operations on data elements, vector </span>
<span id="ty_369" class="t s3_369">shift instructions with variable-shift count per data element, and instructions to fetch non-contiguous data </span>
<span id="tz_369" class="t s3_369">elements from memory. </span>
<span id="t10_369" class="t s6_369">14.6.1 </span><span id="t11_369" class="t s6_369">AVX2 and 256-bit Vector Integer Processing </span>
<span id="t12_369" class="t s3_369">AVX2 promotes the vast majority of 128-bit integer SIMD instruction sets to operate with 256-bit wide YMM regis- </span>
<span id="t13_369" class="t s3_369">ters. AVX2 instructions are encoded using the VEX prefix and require the same operating system support as AVX. </span>
<span id="t14_369" class="t s3_369">Generally, most of the promoted 256-bit vector integer instructions follow the 128-bit lane operation, similar to the </span>
<span id="t15_369" class="t s3_369">promoted 256-bit floating-point SIMD instructions in AVX. </span>
<span id="t16_369" class="t s3_369">Newer functionalities in AVX2 generally fall into the following categories: </span>
<span id="t17_369" class="t s7_369">• </span><span id="t18_369" class="t s3_369">Fetching non-contiguous data elements from memory using vector-index memory addressing. These “gather” </span>
<span id="t19_369" class="t s3_369">instructions introduce a new memory-addressing form, consisting of a base register and multiple indices </span>
<span id="t1a_369" class="t s3_369">specified by a vector register (either XMM or YMM). Data elements sizes of 32 and 64-bits are supported, and </span>
<span id="t1b_369" class="t s3_369">data types for floating-point and integer elements are also supported. </span>
<span id="t1c_369" class="t s7_369">• </span><span id="t1d_369" class="t s3_369">Cross-lane functionalities are provided with several new instructions for broadcast and permute operations. </span>
<span id="t1e_369" class="t s3_369">Some of the 256-bit vector integer instructions promoted from legacy SSE instruction sets also exhibit cross- </span>
<span id="t1f_369" class="t s3_369">lane behavior, e.g., VPMOVZ/VPMOVS family. </span>
<span id="t1g_369" class="t s7_369">• </span><span id="t1h_369" class="t s3_369">AVX2 complements the AVX instructions that are typed for floating-point operation with a full compliment of </span>
<span id="t1i_369" class="t s3_369">equivalent set for operating with 32/64-bit integer data elements. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
