Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 051c963eed274561a80f1b35961c2abf --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot cpu_test_func_synth xil_defaultlib.cpu_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2063] Module <dist_mem_gen_0> not found while processing module instance <instruction_and_data> [C:/Users/gp1998/Documents/nuts/alu/alu.srcs/sources_1/new/cpu_main.v:61]
ERROR: [VRFC 10-2063] Module <trigger_D> not found while processing module instance <forRD> [C:/Users/gp1998/Documents/nuts/alu/alu.srcs/sources_1/new/cpu_main.v:62]
ERROR: [VRFC 10-2063] Module <mux2_5bit> not found while processing module instance <forRegDst> [C:/Users/gp1998/Documents/nuts/alu/alu.srcs/sources_1/new/cpu_main.v:64]
ERROR: [VRFC 10-2063] Module <Register> not found while processing module instance <registerfile> [C:/Users/gp1998/Documents/nuts/alu/alu.srcs/sources_1/new/cpu_main.v:66]
ERROR: [VRFC 10-2063] Module <SignImm> not found while processing module instance <addsign> [C:/Users/gp1998/Documents/nuts/alu/alu.srcs/sources_1/new/cpu_main.v:77]
ERROR: [VRFC 10-2063] Module <mux_4> not found while processing module instance <forALUSrcB> [C:/Users/gp1998/Documents/nuts/alu/alu.srcs/sources_1/new/cpu_main.v:79]
ERROR: [VRFC 10-2063] Module <alu> not found while processing module instance <ALU> [C:/Users/gp1998/Documents/nuts/alu/alu.srcs/sources_1/new/cpu_main.v:80]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
