// Seed: 755163890
module module_0 (
    input supply0 id_0,
    input tri0 id_1
);
  logic id_3 = -1;
  assign module_1.id_9 = 0;
endmodule
module module_1 (
    output tri id_0,
    input tri1 id_1,
    input tri1 id_2,
    input uwire id_3,
    output tri0 id_4,
    output wire id_5,
    input wor id_6,
    input wor id_7,
    input uwire id_8,
    input wand id_9,
    input supply1 id_10,
    output supply0 id_11,
    output supply0 id_12
);
  assign id_0 = id_6 & id_3 & -1 & -1'b0;
  module_0 modCall_1 (
      id_8,
      id_7
  );
endmodule
