<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-passed">
description: Tests imported from basejump
rc: 0 (means success: 1)
tags: basejump
incdirs: /tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_noc /tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_misc /tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_misc
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_non_blocking_pkg.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_non_blocking_pkg.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_pkg.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_pkg.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_defines.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_defines.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_counter_clear_up_one_hot.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_counter_clear_up_one_hot.v</a>
defines: 
time_elapsed: 1.783s
ram usage: 46872 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmp308zu2lu/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_noc -I/tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_misc -I/tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_misc <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_non_blocking_pkg.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_non_blocking_pkg.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_pkg.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_pkg.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_defines.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_defines.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_counter_clear_up_one_hot.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_counter_clear_up_one_hot.v</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PP0113] <a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_defines.v.html#l-18" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_defines.v:18</a>:8: Unused macro argument &#34;val&#34;.

[WRN:PP0113] <a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_defines.v.html#l-32" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_defines.v:32</a>:8: Unused macro argument &#34;val&#34;.

[WRN:PP0113] <a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_defines.v.html#l-56" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_defines.v:56</a>:8: Unused macro argument &#34;x&#34;.

[WRN:PA0205] <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_non_blocking_pkg.v.html#l-9" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_non_blocking_pkg.v:9</a>: No timescale set for &#34;bsg_cache_non_blocking_pkg&#34;.

[WRN:PA0205] <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_pkg.v.html#l-9" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_pkg.v:9</a>: No timescale set for &#34;bsg_cache_pkg&#34;.

[WRN:PA0205] <a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_counter_clear_up_one_hot.v.html#l-19" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_counter_clear_up_one_hot.v:19</a>: No timescale set for &#34;bsg_counter_clear_up_one_hot&#34;.

[INF:CP0300] Compilation...

[INF:CP0301] <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_non_blocking_pkg.v.html#l-9" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_non_blocking_pkg.v:9</a>: Compile package &#34;bsg_cache_non_blocking_pkg&#34;.

[INF:CP0301] <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_pkg.v.html#l-9" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_pkg.v:9</a>: Compile package &#34;bsg_cache_pkg&#34;.

[INF:CP0303] <a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_counter_clear_up_one_hot.v.html#l-19" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_counter_clear_up_one_hot.v:19</a>: Compile module &#34;work@bsg_counter_clear_up_one_hot&#34;.

[NTE:CP0309] <a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_counter_clear_up_one_hot.v.html#l-25" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_counter_clear_up_one_hot.v:25</a>: Implicit port type (wire) for &#34;count_r_o&#34;.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_counter_clear_up_one_hot.v.html#l-19" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_counter_clear_up_one_hot.v:19</a>: Top level module &#34;work@bsg_counter_clear_up_one_hot&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 0.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 6
[   NOTE] : 6
+ cat /tmpfs/tmp/tmp308zu2lu/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_bsg_counter_clear_up_one_hot
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmp308zu2lu/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 2c223bb0, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1603058250750/work=/usr/local/src/conda/uhdm-integration-0.0_0151_gd4c942a -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmp308zu2lu/yosys-script&#39; --

1. Executing UHDM frontend.
Generating RTLIL representation for module `\work_bsg_counter_clear_up_one_hot&#39;.
Warning: reg &#39;\count_r_o&#39; is assigned in a continuous assignment at <a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_counter_clear_up_one_hot.v.html#l-47" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_counter_clear_up_one_hot.v:47</a>.0-47.0.
<a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_counter_clear_up_one_hot.v.html#l-37" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_counter_clear_up_one_hot.v:37</a>: Warning: Range [0:-2] select out of bounds on signal `\bits_n&#39;: Setting 1 MSB bits to undef.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Analyzing design hierarchy..
Top module:  \work_bsg_counter_clear_up_one_hot

2.2. Analyzing design hierarchy..
Top module:  \work_bsg_counter_clear_up_one_hot
Removed 0 unused modules.

3. Executing PROC pass (convert processes to netlists).

3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$<a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_counter_clear_up_one_hot.v.html#l-43" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_counter_clear_up_one_hot.v:43</a>$2 in module work_bsg_counter_clear_up_one_hot.
Marked 3 switch rules as full_case in process $proc$<a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_counter_clear_up_one_hot.v.html#l-30" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_counter_clear_up_one_hot.v:30</a>$1 in module work_bsg_counter_clear_up_one_hot.
Removed a total of 0 dead cases.

3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 2 assignments to connections.

3.4. Executing PROC_INIT pass (extract init attributes).

3.5. Executing PROC_ARST pass (detect async resets in processes).

3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\work_bsg_counter_clear_up_one_hot.$proc$<a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_counter_clear_up_one_hot.v.html#l-43" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_counter_clear_up_one_hot.v:43</a>$2&#39;.
     1/1: $1\bits_r[1:0]
Creating decoders for process `\work_bsg_counter_clear_up_one_hot.$proc$<a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_counter_clear_up_one_hot.v.html#l-30" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_counter_clear_up_one_hot.v:30</a>$1&#39;.
     1/3: $3\bits_n[1:0]
     2/3: $2\bits_n[1:0]
     3/3: $1\bits_n[1:0]

3.7. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\work_bsg_counter_clear_up_one_hot.\bits_n&#39; from process `\work_bsg_counter_clear_up_one_hot.$proc$<a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_counter_clear_up_one_hot.v.html#l-30" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_counter_clear_up_one_hot.v:30</a>$1&#39;.

3.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\work_bsg_counter_clear_up_one_hot.\bits_r&#39; using process `\work_bsg_counter_clear_up_one_hot.$proc$<a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_counter_clear_up_one_hot.v.html#l-43" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_counter_clear_up_one_hot.v:43</a>$2&#39;.
  created $dff cell `$procdff$17&#39; with positive edge clock.

3.9. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `\work_bsg_counter_clear_up_one_hot.$proc$<a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_counter_clear_up_one_hot.v.html#l-43" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_counter_clear_up_one_hot.v:43</a>$2&#39;.
Removing empty process `work_bsg_counter_clear_up_one_hot.$proc$<a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_counter_clear_up_one_hot.v.html#l-43" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_counter_clear_up_one_hot.v:43</a>$2&#39;.
Found and cleaned up 3 empty switches in `\work_bsg_counter_clear_up_one_hot.$proc$<a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_counter_clear_up_one_hot.v.html#l-30" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_counter_clear_up_one_hot.v:30</a>$1&#39;.
Removing empty process `work_bsg_counter_clear_up_one_hot.$proc$<a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_counter_clear_up_one_hot.v.html#l-30" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_counter_clear_up_one_hot.v:30</a>$1&#39;.
Cleaned up 4 empty switches.

4. Executing CHECK pass (checking for obvious problems).
checking module work_bsg_counter_clear_up_one_hot..
found and reported 0 problems.

5. Executing MEMORY_DFF pass (merging $dff cells to $memrd and $memwr).

6. Executing MEMORY_COLLECT pass (generating $mem cells).

7. Printing statistics.

=== work_bsg_counter_clear_up_one_hot ===

   Number of wires:                 23
   Number of wire bits:             36
   Number of public wires:           7
   Number of public wire bits:      10
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  7
     $dff                            1
     $mux                            4
     $or                             2

8. Executing CHECK pass (checking for obvious problems).
checking module work_bsg_counter_clear_up_one_hot..
found and reported 0 problems.

9. Executing JSON backend.
{
  &#34;creator&#34;: &#34;Yosys 0.9+2406 (git sha1 2c223bb0, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1603058250750/work=/usr/local/src/conda/uhdm-integration-0.0_0151_gd4c942a -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)&#34;,
  &#34;modules&#34;: {
    &#34;work_bsg_counter_clear_up_one_hot&#34;: {
      &#34;attributes&#34;: {
        &#34;top&#34;: &#34;00000000000000000000000000000001&#34;,
        &#34;src&#34;: &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_counter_clear_up_one_hot.v.html#l-19" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_counter_clear_up_one_hot.v:19</a>.0-19.0&#34;
      },
      &#34;parameter_default_values&#34;: {
        &#34;bsg_cache_pkg::amo_support_level_arithmetic_lp&#34;: &#34;00000000000000000000000111111111&#34;,
        &#34;bsg_cache_pkg::amo_support_level_logical_lp&#34;: &#34;00000000000000000000000000011101&#34;,
        &#34;bsg_cache_pkg::amo_support_level_none_lp&#34;: &#34;00000000000000000000000000000000&#34;,
        &#34;bsg_cache_pkg::amo_support_level_swap_lp&#34;: &#34;00000000000000000000000000000001&#34;,
        &#34;init_val_p&#34;: &#34;00000000000000000000000000000000&#34;,
        &#34;max_val_p&#34;: &#34;11111111111111111111111111111111&#34;,
        &#34;width_lp&#34;: &#34;00000000000000000000000000000000&#34;
      },
      &#34;ports&#34;: {
        &#34;clk_i&#34;: {
          &#34;direction&#34;: &#34;input&#34;,
          &#34;bits&#34;: [ 2 ]
        },
        &#34;reset_i&#34;: {
          &#34;direction&#34;: &#34;input&#34;,
          &#34;bits&#34;: [ 3 ]
        },
        &#34;clear_i&#34;: {
          &#34;direction&#34;: &#34;input&#34;,
          &#34;bits&#34;: [ 4 ]
        },
        &#34;up_i&#34;: {
          &#34;direction&#34;: &#34;input&#34;,
          &#34;bits&#34;: [ 5 ]
        },
        &#34;count_r_o&#34;: {
          &#34;direction&#34;: &#34;output&#34;,
          &#34;offset&#34;: -1,
          &#34;upto&#34;: 1,
          &#34;bits&#34;: [ 6, 7 ]
        }
      },
      &#34;cells&#34;: {
        &#34;$or$<a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_counter_clear_up_one_hot.v.html#l-44" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_counter_clear_up_one_hot.v:44</a>$3&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$or&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;B_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;B_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_counter_clear_up_one_hot.v.html#l-44" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_counter_clear_up_one_hot.v:44</a>.0-44.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 3 ],
            &#34;B&#34;: [ 5 ],
            &#34;Y&#34;: [ 8 ]
          }
        },
        &#34;$or$<a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_counter_clear_up_one_hot.v.html#l-44" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_counter_clear_up_one_hot.v:44</a>$4&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$or&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;B_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;B_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_counter_clear_up_one_hot.v.html#l-44" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_counter_clear_up_one_hot.v:44</a>.0-44.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 8 ],
            &#34;B&#34;: [ 4 ],
            &#34;Y&#34;: [ 9 ]
          }
        },
        &#34;$procdff$17&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$dff&#34;,
          &#34;parameters&#34;: {
            &#34;CLK_POLARITY&#34;: &#34;1&#34;,
            &#34;WIDTH&#34;: &#34;00000000000000000000000000000010&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_counter_clear_up_one_hot.v.html#l-43" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_counter_clear_up_one_hot.v:43</a>.0-43.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;CLK&#34;: &#34;input&#34;,
            &#34;D&#34;: &#34;input&#34;,
            &#34;Q&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;CLK&#34;: [ 2 ],
            &#34;D&#34;: [ 10, 11 ],
            &#34;Q&#34;: [ 6, 7 ]
          }
        },
        &#34;$procmux$12&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$mux&#34;,
          &#34;parameters&#34;: {
            &#34;WIDTH&#34;: &#34;00000000000000000000000000000010&#34;
          },
          &#34;attributes&#34;: {
            &#34;full_case&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;S&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 12, 13 ],
            &#34;B&#34;: [ 13, 12 ],
            &#34;S&#34;: [ 5 ],
            &#34;Y&#34;: [ 14, 15 ]
          }
        },
        &#34;$procmux$15&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$mux&#34;,
          &#34;parameters&#34;: {
            &#34;WIDTH&#34;: &#34;00000000000000000000000000000010&#34;
          },
          &#34;attributes&#34;: {
            &#34;full_case&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;S&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 6, 7 ],
            &#34;B&#34;: [ &#34;1&#34;, &#34;0&#34; ],
            &#34;S&#34;: [ 4 ],
            &#34;Y&#34;: [ 12, 13 ]
          }
        },
        &#34;$procmux$6&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$mux&#34;,
          &#34;parameters&#34;: {
            &#34;WIDTH&#34;: &#34;00000000000000000000000000000010&#34;
          },
          &#34;attributes&#34;: {
            &#34;full_case&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;S&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 6, 7 ],
            &#34;B&#34;: [ 16, 17 ],
            &#34;S&#34;: [ 9 ],
            &#34;Y&#34;: [ 10, 11 ]
          }
        },
        &#34;$procmux$9&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$mux&#34;,
          &#34;parameters&#34;: {
            &#34;WIDTH&#34;: &#34;00000000000000000000000000000010&#34;
          },
          &#34;attributes&#34;: {
            &#34;full_case&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;S&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 14, 15 ],
            &#34;B&#34;: [ &#34;0&#34;, &#34;0&#34; ],
            &#34;S&#34;: [ 3 ],
            &#34;Y&#34;: [ 16, 17 ]
          }
        }
      },
      &#34;netnames&#34;: {
        &#34;$0\\bits_n[1:0]&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 16, 17 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_counter_clear_up_one_hot.v.html#l-30" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_counter_clear_up_one_hot.v:30</a>.0-30.0&#34;
          }
        },
        &#34;$0\\bits_r[1:0]&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 10, 11 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_counter_clear_up_one_hot.v.html#l-43" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_counter_clear_up_one_hot.v:43</a>.0-43.0&#34;
          }
        },
        &#34;$1\\bits_n[1:0]&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 12, 13 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_counter_clear_up_one_hot.v.html#l-30" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_counter_clear_up_one_hot.v:30</a>.0-30.0&#34;
          }
        },
        &#34;$1\\bits_r[1:0]&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 10, 11 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_counter_clear_up_one_hot.v.html#l-43" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_counter_clear_up_one_hot.v:43</a>.0-43.0&#34;
          }
        },
        &#34;$2\\bits_n[1:0]&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 14, 15 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_counter_clear_up_one_hot.v.html#l-30" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_counter_clear_up_one_hot.v:30</a>.0-30.0&#34;
          }
        },
        &#34;$3\\bits_n[1:0]&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 16, 17 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_counter_clear_up_one_hot.v.html#l-30" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_counter_clear_up_one_hot.v:30</a>.0-30.0&#34;
          }
        },
        &#34;$or$<a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_counter_clear_up_one_hot.v.html#l-44" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_counter_clear_up_one_hot.v:44</a>$3_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 8 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_counter_clear_up_one_hot.v.html#l-44" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_counter_clear_up_one_hot.v:44</a>.0-44.0&#34;
          }
        },
        &#34;$or$<a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_counter_clear_up_one_hot.v.html#l-44" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_counter_clear_up_one_hot.v:44</a>$4_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 9 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_counter_clear_up_one_hot.v.html#l-44" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_counter_clear_up_one_hot.v:44</a>.0-44.0&#34;
          }
        },
        &#34;$procmux$10_CMP&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 3 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$procmux$12_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 14, 15 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$procmux$13_CMP&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 5 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$procmux$15_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 12, 13 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$procmux$16_CMP&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 4 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$procmux$6_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 10, 11 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$procmux$7_CMP&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 9 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$procmux$9_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 16, 17 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;bits_n&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 16, 17 ],
          &#34;offset&#34;: -1,
          &#34;upto&#34;: 1,
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_counter_clear_up_one_hot.v.html#l-28" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_counter_clear_up_one_hot.v:28</a>.0-28.0&#34;
          }
        },
        &#34;bits_r&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 6, 7 ],
          &#34;offset&#34;: -1,
          &#34;upto&#34;: 1,
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_counter_clear_up_one_hot.v.html#l-28" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_counter_clear_up_one_hot.v:28</a>.0-28.0&#34;
          }
        },
        &#34;clear_i&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 4 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_counter_clear_up_one_hot.v.html#l-23" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_counter_clear_up_one_hot.v:23</a>.0-23.0&#34;
          }
        },
        &#34;clk_i&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 2 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_counter_clear_up_one_hot.v.html#l-21" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_counter_clear_up_one_hot.v:21</a>.0-21.0&#34;
          }
        },
        &#34;count_r_o&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 6, 7 ],
          &#34;offset&#34;: -1,
          &#34;upto&#34;: 1,
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_counter_clear_up_one_hot.v.html#l-25" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_counter_clear_up_one_hot.v:25</a>.0-25.0&#34;
          }
        },
        &#34;reset_i&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 3 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_counter_clear_up_one_hot.v.html#l-22" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_counter_clear_up_one_hot.v:22</a>.0-22.0&#34;
          }
        },
        &#34;up_i&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 5 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_counter_clear_up_one_hot.v.html#l-24" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_counter_clear_up_one_hot.v:24</a>.0-24.0&#34;
          }
        }
      }
    }
  }
}

10. Executing Verilog backend.
/* Generated by Yosys 0.9+2406 (git sha1 2c223bb0, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1603058250750/work=/usr/local/src/conda/uhdm-integration-0.0_0151_gd4c942a -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os) */
Dumping module `\work_bsg_counter_clear_up_one_hot&#39;.

(* top =  1  *)
(* src = &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_counter_clear_up_one_hot.v.html#l-19" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_counter_clear_up_one_hot.v:19</a>.0-19.0&#34; *)
module work_bsg_counter_clear_up_one_hot(clk_i, reset_i, clear_i, up_i, count_r_o);
  (* src = &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_counter_clear_up_one_hot.v.html#l-30" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_counter_clear_up_one_hot.v:30</a>.0-30.0&#34; *)
  wire [1:0] _00_;
  (* src = &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_counter_clear_up_one_hot.v.html#l-43" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_counter_clear_up_one_hot.v:43</a>.0-43.0&#34; *)
  wire [1:0] _01_;
  (* src = &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_counter_clear_up_one_hot.v.html#l-30" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_counter_clear_up_one_hot.v:30</a>.0-30.0&#34; *)
  wire [1:0] _02_;
  (* src = &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_counter_clear_up_one_hot.v.html#l-43" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_counter_clear_up_one_hot.v:43</a>.0-43.0&#34; *)
  wire [1:0] _03_;
  (* src = &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_counter_clear_up_one_hot.v.html#l-30" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_counter_clear_up_one_hot.v:30</a>.0-30.0&#34; *)
  wire [1:0] _04_;
  (* src = &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_counter_clear_up_one_hot.v.html#l-30" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_counter_clear_up_one_hot.v:30</a>.0-30.0&#34; *)
  wire [1:0] _05_;
  (* src = &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_counter_clear_up_one_hot.v.html#l-44" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_counter_clear_up_one_hot.v:44</a>.0-44.0&#34; *)
  wire _06_;
  (* src = &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_counter_clear_up_one_hot.v.html#l-44" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_counter_clear_up_one_hot.v:44</a>.0-44.0&#34; *)
  wire _07_;
  wire _08_;
  wire [1:0] _09_;
  wire _10_;
  wire [1:0] _11_;
  wire _12_;
  wire [1:0] _13_;
  wire _14_;
  wire [1:0] _15_;
  (* src = &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_counter_clear_up_one_hot.v.html#l-28" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_counter_clear_up_one_hot.v:28</a>.0-28.0&#34; *)
  wire [-1:0] bits_n;
  (* src = &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_counter_clear_up_one_hot.v.html#l-28" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_counter_clear_up_one_hot.v:28</a>.0-28.0&#34; *)
  reg [-1:0] bits_r;
  (* src = &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_counter_clear_up_one_hot.v.html#l-23" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_counter_clear_up_one_hot.v:23</a>.0-23.0&#34; *)
  input clear_i;
  (* src = &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_counter_clear_up_one_hot.v.html#l-21" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_counter_clear_up_one_hot.v:21</a>.0-21.0&#34; *)
  input clk_i;
  (* src = &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_counter_clear_up_one_hot.v.html#l-25" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_counter_clear_up_one_hot.v:25</a>.0-25.0&#34; *)
  output [-1:0] count_r_o;
  (* src = &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_counter_clear_up_one_hot.v.html#l-22" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_counter_clear_up_one_hot.v:22</a>.0-22.0&#34; *)
  input reset_i;
  (* src = &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_counter_clear_up_one_hot.v.html#l-24" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_counter_clear_up_one_hot.v:24</a>.0-24.0&#34; *)
  input up_i;
  assign _06_ = reset_i | (* src = &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_counter_clear_up_one_hot.v.html#l-44" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_counter_clear_up_one_hot.v:44</a>.0-44.0&#34; *) up_i;
  assign _07_ = _06_ | (* src = &#34;<a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_counter_clear_up_one_hot.v.html#l-44" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_counter_clear_up_one_hot.v:44</a>.0-44.0&#34; *) clear_i;
  always @(posedge clk_i)
      bits_r &lt;= _13_;
  assign _09_ = _10_ ? (* full_case = 32&#39;d1 *) (* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *) { _02_[0], _02_[1] } : _02_;
  assign _11_ = _12_ ? (* full_case = 32&#39;d1 *) (* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *) 2&#39;h1 : bits_r;
  assign _13_ = _14_ ? (* full_case = 32&#39;d1 *) (* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *) bits_n : bits_r;
  assign _15_ = _08_ ? (* full_case = 32&#39;d1 *) (* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *) 2&#39;h0 : _04_;
  assign count_r_o = bits_r;
  assign _01_ = _03_;
  assign _00_ = _05_;
  assign _14_ = _07_;
  assign _03_ = _13_;
  assign _08_ = reset_i;
  assign _05_ = _15_;
  assign _10_ = up_i;
  assign _04_ = _09_;
  assign _12_ = clear_i;
  assign _02_ = _11_;
  assign bits_n = _15_;
endmodule

Warnings: 2 unique messages, 2 total
End of script. Logfile hash: 2a46529a1c, CPU: user 0.02s system 0.01s, MEM: 17.68 MB peak
Yosys 0.9+2406 (git sha1 2c223bb0, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1603058250750/work=/usr/local/src/conda/uhdm-integration-0.0_0151_gd4c942a -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)
Time spent: 75% 2x read_uhdm (0 sec), 11% 2x write_verilog (0 sec), ...

</pre>
</body>