$date
	Sun Oct 23 07:03:36 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#755238
b100 &
b100 %
1$
b100 !
1"
#755239
0"
#755242
b10 &
b10 %
#755246
b1 &
1#
b1 %
#755250
b0 &
b0 %
0#
0$
#1777531
b10 !
1"
#1777534
b10 &
b10 %
1$
#1777535
0"
#1777538
b1 &
b1 %
1#
#1777542
b0 &
0#
b0 %
0$
#2725243
b1101 !
1"
#2725246
b1101 &
b1101 %
1$
#2725247
0"
#2725250
b101000 &
b101000 %
#2725254
b10100 &
b10100 %
#2725258
b1010 &
b1010 %
#2725262
b101 &
b101 %
#2725266
b10000 &
b10000 %
#2725270
b1000 &
b1000 %
#2725274
b100 &
b100 %
#2725278
b10 &
b10 %
#2725282
b1 &
b1 %
1#
#2725286
b0 &
0#
b0 %
0$
#4500012
