+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       Launch Clock       |      Capture Clock       |                                                 Pin                                                      |
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|            cfg_bram_clkb |clk_out1_design_1_clk_wiz_0_0 |                                                         nolabel_line283/csi_ctrl_num_lines_to_tx_reg[5]/D|
|               clk_fpga_0 |             adc_data_clk |                                                         nolabel_line374/g_rst_clkdiv_state_complete_reg/D|
|               clk_fpga_0 |             adc_data_clk |                                                                        nolabel_line374/g_rst_clkdiv_reg/D|
|             adc_data_clk |               clk_fpga_0 |                                                     nolabel_line374/nolabel_line229/rst_gen_bitslip_reg/D|
|               clk_fpga_0 |             adc_data_clk |                                                                 nolabel_line374/g_rst_clkdiv_ctr_reg[4]/R|
|               clk_fpga_0 |             adc_data_clk |                                                                 nolabel_line374/g_rst_clkdiv_ctr_reg[5]/R|
|               clk_fpga_0 |             adc_data_clk |                                                                 nolabel_line374/g_rst_clkdiv_ctr_reg[6]/R|
|               clk_fpga_0 |             adc_data_clk |                                                                 nolabel_line374/g_rst_clkdiv_ctr_reg[7]/R|
|               clk_fpga_0 |             adc_data_clk |                                                                 nolabel_line374/g_rst_clkdiv_ctr_reg[1]/R|
|               clk_fpga_0 |             adc_data_clk |                                                                 nolabel_line374/g_rst_clkdiv_ctr_reg[0]/R|
|               clk_fpga_0 |             adc_data_clk |                                                                 nolabel_line374/g_rst_clkdiv_ctr_reg[2]/R|
|               clk_fpga_0 |             adc_data_clk |                                                                 nolabel_line374/g_rst_clkdiv_ctr_reg[3]/R|
|            cfg_bram_clkb |clk_out1_design_1_clk_wiz_0_0 |nolabel_line190/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[16].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[18]/D|
|            cfg_bram_clkb |clk_out1_design_1_clk_wiz_0_0 |nolabel_line190/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[16].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[12]/D|
|               clk_fpga_0 |             adc_data_clk |                                                                         nolabel_line374/g_ce_clkdiv_reg/R|
|            cfg_bram_clkb |clk_out1_design_1_clk_wiz_0_0 |                                                                     nolabel_line283/mipi_tx_size_reg[3]/D|
|            cfg_bram_clkb |clk_out1_design_1_clk_wiz_0_0 |                                                                     nolabel_line283/mipi_tx_size_reg[4]/D|
|            cfg_bram_clkb |clk_out1_design_1_clk_wiz_0_0 |                                nolabel_line190/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][79]_srl8/D|
|            cfg_bram_clkb |clk_out1_design_1_clk_wiz_0_0 |                                                                    nolabel_line283/mipi_tx_size_reg[12]/D|
|            cfg_bram_clkb |clk_out1_design_1_clk_wiz_0_0 |                                                             nolabel_line283/R_csi_data_type_regd_reg[0]/D|
|            cfg_bram_clkb |clk_out1_design_1_clk_wiz_0_0 |                                                             nolabel_line283/R_csi_data_type_regd_reg[2]/D|
|            cfg_bram_clkb |clk_out1_design_1_clk_wiz_0_0 |                                                                    nolabel_line283/mipi_tx_size_reg[15]/D|
|            cfg_bram_clkb |clk_out1_design_1_clk_wiz_0_0 |                                                                    nolabel_line283/mipi_tx_size_reg[11]/D|
|            cfg_bram_clkb |clk_out1_design_1_clk_wiz_0_0 |nolabel_line190/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[16].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/D|
|            cfg_bram_clkb |clk_out1_design_1_clk_wiz_0_0 |                                                            nolabel_line283/R_clk_gating_enable_regd_reg/D|
|            cfg_bram_clkb |clk_out1_design_1_clk_wiz_0_0 |                                                                     nolabel_line283/mipi_tx_size_reg[1]/D|
| clk_out1_design_1_clk_wiz_0_0 |clk_out1_design_1_clk_wiz_0_0 |                                                      nolabel_line283/mipi_csi0/OSERDESE2_lane_d0_inst/OCE|
| clk_out1_design_1_clk_wiz_0_0 |clk_out1_design_1_clk_wiz_0_0 |                                                      nolabel_line283/mipi_csi0/OSERDESE2_lane_d1_inst/OCE|
| clk_out1_design_1_clk_wiz_0_0 |clk_out1_design_1_clk_wiz_0_0 |                                                      nolabel_line283/mipi_csi0/tx_words_counter_reg[13]/D|
| clk_out1_design_1_clk_wiz_0_0 |clk_out1_design_1_clk_wiz_0_0 |                                                      nolabel_line283/mipi_csi0/tx_words_counter_reg[12]/D|
|               clk_fpga_0 |               clk_fpga_0 |nolabel_line190/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_reg[11]/D|
|               clk_fpga_0 |               clk_fpga_0 |nolabel_line190/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_reg[10]/D|
|               clk_fpga_0 |               clk_fpga_0 |nolabel_line190/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out_reg[16]/D|
|               clk_fpga_0 |               clk_fpga_0 |nolabel_line190/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out_reg[12]/D|
| clk_out1_design_1_clk_wiz_0_0 |clk_out1_design_1_clk_wiz_0_0 |                                                      nolabel_line283/mipi_csi0/tx_words_counter_reg[14]/D|
| clk_out1_design_1_clk_wiz_0_0 |clk_out1_design_1_clk_wiz_0_0 |                                                      nolabel_line283/mipi_csi0/tx_words_counter_reg[15]/D|
| clk_out1_design_1_clk_wiz_0_0 |clk_out1_design_1_clk_wiz_0_0 |                            nolabel_line190/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3_reg[13]/D|
| clk_out1_design_1_clk_wiz_0_0 |clk_out1_design_1_clk_wiz_0_0 |                nolabel_line190/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/shadow_reg[14]/D|
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
