INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HP/Desktop/C.O_proj/Register_File/Register_File.srcs/sources_1/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
WARNING: [VRFC 10-1315] redeclaration of ansi port data1 is not allowed [C:/Users/HP/Desktop/C.O_proj/Register_File/Register_File.srcs/sources_1/new/RegisterFile.v:33]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HP/Desktop/C.O_proj/Register_File/Register_File.srcs/sim_1/imports/lab02_verilog/RF_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RF_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HP/Desktop/C.O_proj/Register_File/Register_File.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
