
import { ILSSchematic } from "@/src/cpu/ImportExport";
export const singleBitAdderSchematic: ILSSchematic = {"id":"c-lpuxfl0e","name":"Single Bit Adder","compArgs":{"w":6,"h":4,"ports":[{"id":"a","name":"A","type":1,"x":0,"y":1,"width":1},{"id":"b","name":"B","type":1,"x":0,"y":2,"width":1},{"id":"c_in","name":"Carry In","type":1,"x":0,"y":3,"width":1},{"id":"o","name":"Out","type":2,"x":6,"y":1,"width":1},{"id":"c_out","name":"Carry Out","type":2,"x":6,"y":2,"width":1}]},"model":{"wires":[{"nodes":[{"id":0,"x":18,"y":3,"edges":[1],"ref":{"type":3,"id":"8","compNodeId":"a"}},{"id":1,"x":16,"y":3,"edges":[0,2,4]},{"id":2,"x":16,"y":7,"edges":[1,3]},{"id":3,"x":18,"y":7,"edges":[2],"ref":{"type":3,"id":"7","compNodeId":"a"}},{"id":4,"x":15,"y":3,"edges":[1],"ref":{"type":3,"id":"6","compNodeId":"o"}}]},{"nodes":[{"id":0,"x":5,"y":9,"edges":[1],"ref":{"type":3,"id":"9","compNodeId":"a"}},{"id":1,"x":14,"y":9,"edges":[0,2,3]},{"id":2,"x":14,"y":5,"edges":[1,4]},{"id":3,"x":18,"y":9,"edges":[1],"ref":{"type":3,"id":"7","compNodeId":"b"}},{"id":4,"x":18,"y":5,"edges":[2],"ref":{"type":3,"id":"8","compNodeId":"b"}}]},{"nodes":[{"id":0,"x":22,"y":8,"edges":[1],"ref":{"type":3,"id":"7","compNodeId":"o"}},{"id":1,"x":24,"y":8,"edges":[0],"ref":{"type":3,"id":"10","compNodeId":"a"}}]},{"nodes":[{"id":0,"x":22,"y":4,"edges":[1],"ref":{"type":3,"id":"8","compNodeId":"o"}},{"id":1,"x":29,"y":4,"edges":[0],"ref":{"type":3,"id":"1","compNodeId":"a"}}]},{"nodes":[{"id":0,"x":7,"y":2,"edges":[1,2,3]},{"id":1,"x":5,"y":2,"edges":[0],"ref":{"type":3,"id":"0","compNodeId":"a"}},{"id":2,"x":11,"y":2,"edges":[0],"ref":{"type":3,"id":"6","compNodeId":"a"}},{"id":3,"x":7,"y":11,"edges":[0,4]},{"id":4,"x":18,"y":11,"edges":[3],"ref":{"type":3,"id":"4","compNodeId":"a"}}]},{"nodes":[{"id":0,"x":9,"y":5,"edges":[1,2,3]},{"id":1,"x":5,"y":5,"edges":[0],"ref":{"type":3,"id":"2","compNodeId":"a"}},{"id":2,"x":9,"y":4,"edges":[0,4]},{"id":3,"x":9,"y":13,"edges":[0,5]},{"id":4,"x":11,"y":4,"edges":[2],"ref":{"type":3,"id":"6","compNodeId":"b"}},{"id":5,"x":18,"y":13,"edges":[3],"ref":{"type":3,"id":"4","compNodeId":"b"}}]},{"nodes":[{"id":0,"x":28,"y":9,"edges":[1],"ref":{"type":3,"id":"10","compNodeId":"o"}},{"id":1,"x":29,"y":9,"edges":[0],"ref":{"type":3,"id":"11","compNodeId":"a"}}]},{"nodes":[{"id":0,"x":22,"y":12,"edges":[1],"ref":{"type":3,"id":"4","compNodeId":"o"}},{"id":1,"x":22,"y":10,"edges":[2,0]},{"id":2,"x":24,"y":10,"edges":[1],"ref":{"type":3,"id":"10","compNodeId":"b"}}]}],"comps":[{"id":"0","defId":"core/comp/port","x":1,"y":1,"args":{"portId":"a","name":"A","w":4,"h":2,"type":1,"portPos":0,"rotate":0,"bitWidth":1,"signed":false,"flags":3,"valueMode":1,"inputOverride":true,"inputValueOverride":1}},{"id":"1","defId":"core/comp/port","x":29,"y":3,"args":{"portId":"o","name":"Out","w":4,"h":2,"type":2,"portPos":2,"rotate":2,"bitWidth":1,"signed":false,"flags":2,"valueMode":1,"inputOverride":false,"inputValueOverride":0}},{"id":"2","defId":"core/comp/port","x":1,"y":4,"args":{"portId":"b","name":"B","w":4,"h":2,"type":1,"portPos":0,"rotate":0,"bitWidth":1,"signed":false,"flags":3,"valueMode":1,"inputOverride":true,"inputValueOverride":1}},{"id":"4","defId":"core/gate/and","x":18,"y":10,"args":{"rotate":0,"bitWidth":1}},{"id":"6","defId":"core/gate/xor","x":11,"y":1,"args":{"rotate":0,"bitWidth":1}},{"id":"7","defId":"core/gate/and","x":18,"y":6,"args":{"rotate":0,"bitWidth":1}},{"id":"8","defId":"core/gate/xor","x":18,"y":2,"args":{"rotate":0,"bitWidth":1}},{"id":"9","defId":"core/comp/port","x":1,"y":8,"args":{"portId":"c_in","name":"Carry In","w":4,"h":2,"type":1,"portPos":0,"rotate":0,"bitWidth":1,"signed":false,"flags":3,"valueMode":1,"inputOverride":true,"inputValueOverride":1}},{"id":"10","defId":"core/gate/or","x":24,"y":7,"args":{"rotate":0,"bitWidth":1}},{"id":"11","defId":"core/comp/port","x":29,"y":8,"args":{"portId":"c_out","name":"Carry Out","w":4,"h":2,"type":2,"portPos":2,"rotate":2,"bitWidth":1,"signed":false,"flags":3,"valueMode":1,"inputOverride":false,"inputValueOverride":0}}]}};

export const singleBitAdderSchematicStr = `#wire-schema 1
C 0 core/comp/port p:1,1 c:{"portId":"a","name":"A","w":4,"h":2,"type":1,"portPos":0,"rotate":0,"bitWidth":1,"signed":false,"flags":3,"valueMode":1,"inputOverride":true,"inputValueOverride":1}
C 1 core/comp/port p:29,3 c:{"portId":"o","name":"Out","w":4,"h":2,"type":2,"portPos":2,"rotate":2,"bitWidth":1,"signed":false,"flags":2,"valueMode":1,"inputOverride":false,"inputValueOverride":0}
C 2 core/comp/port p:1,4 c:{"portId":"b","name":"B","w":4,"h":2,"type":1,"portPos":0,"rotate":0,"bitWidth":1,"signed":false,"flags":3,"valueMode":1,"inputOverride":true,"inputValueOverride":1}
C 4 core/gate/and p:18,10 c:{"rotate":0,"bitWidth":1}
C 6 core/gate/xor p:11,1 c:{"rotate":0,"bitWidth":1}
C 7 core/gate/and p:18,6 c:{"rotate":0,"bitWidth":1}
C 8 core/gate/xor p:18,2 c:{"rotate":0,"bitWidth":1}
C 9 core/comp/port p:1,8 c:{"portId":"c_in","name":"Carry In","w":4,"h":2,"type":1,"portPos":0,"rotate":0,"bitWidth":1,"signed":false,"flags":3,"valueMode":1,"inputOverride":true,"inputValueOverride":1}
C 10 core/gate/or p:24,7 c:{"rotate":0,"bitWidth":1}
C 11 core/comp/port p:29,8 c:{"portId":"c_out","name":"Carry Out","w":4,"h":2,"type":2,"portPos":2,"rotate":2,"bitWidth":1,"signed":false,"flags":3,"valueMode":1,"inputOverride":false,"inputValueOverride":0}
W 0 ns:[18,3 p:8/a|16,3,0|16,7,1|18,7,2 p:7/a|15,3,1 p:6/o]
W 1 ns:[5,9 p:9/a|14,9,0|14,5,1|18,9,1 p:7/b|18,5,2 p:8/b]
W 3 ns:[22,8 p:7/o|24,8,0 p:10/a]
W 4 ns:[22,4 p:8/o|29,4,0 p:1/a]
W 5 ns:[7,2|5,2,0 p:0/a|11,2,0 p:6/a|7,11,0|18,11,3 p:4/a]
W 6 ns:[9,5|5,5,0 p:2/a|9,4,0|9,13,0|11,4,2 p:6/b|18,13,3 p:4/b]
W 7 ns:[28,9 p:10/o|29,9,0 p:11/a]
W 8 ns:[22,12 p:4/o|22,10,0|24,10,1 p:10/b]
`;
