{
  "Top": "module1_packet_detect",
  "RtlTop": "module1_packet_detect",
  "RtlPrefix": "",
  "RtlSubPrefix": "module1_packet_detect_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "-clg400",
    "Speed": "-1",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "data_in": {
      "index": "0",
      "direction": "in",
      "srcType": "stream<complex_t, 0>&",
      "srcSize": "32",
      "hwRefs": [{
          "type": "interface",
          "interface": "data_in",
          "name": "",
          "usage": "data",
          "direction": "in"
        }]
    },
    "data_out": {
      "index": "1",
      "direction": "out",
      "srcType": "stream<complex_t, 0>&",
      "srcSize": "32",
      "hwRefs": [{
          "type": "interface",
          "interface": "data_out",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    },
    "startOffset_out": {
      "index": "2",
      "direction": "out",
      "srcType": "stream<ap_int<16>, 0>&",
      "srcSize": "16",
      "hwRefs": [{
          "type": "interface",
          "interface": "startOffset_out",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    },
    "num_samples": {
      "index": "3",
      "direction": "in",
      "srcType": "int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "port",
          "interface": "num_samples",
          "name": "num_samples",
          "usage": "data",
          "direction": "in"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "module1_packet_detect"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "1.25",
    "IsCombinational": "0",
    "II": "undef",
    "Latency": "undef"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "module1_packet_detect",
    "Version": "1.0",
    "DisplayName": "Module1_packet_detect",
    "Revision": "2114465263",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_module1_packet_detect_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/..\/module1_packet_detect.cpp"],
    "TestBench": [
      "..\/..\/module1_packet_detect_tb.cpp",
      "..\/..\/HLS_GENERATION_COMPLETE.txt",
      "..\/..\/HLS_OPTIMIZATION_COMPLETE.txt",
      "..\/..\/module1_packet_detect_p10_waiver.txt"
    ],
    "Vhdl": [
      "impl\/vhdl\/module1_packet_detect_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/module1_packet_detect_mac_muladd_16s_16s_28s_28_4_1.vhd",
      "impl\/vhdl\/module1_packet_detect_mac_muladd_16s_16s_29ns_29_4_1.vhd",
      "impl\/vhdl\/module1_packet_detect_mac_muladd_16s_16s_29s_29_4_1.vhd",
      "impl\/vhdl\/module1_packet_detect_mac_mulsub_16s_16s_28s_28_4_1.vhd",
      "impl\/vhdl\/module1_packet_detect_module1_packet_detect_Pipeline_STREAM_LOOP.vhd",
      "impl\/vhdl\/module1_packet_detect_mul_16s_16s_28_1_1.vhd",
      "impl\/vhdl\/module1_packet_detect_mul_16s_16s_29_1_1.vhd",
      "impl\/vhdl\/module1_packet_detect_mul_32s_32s_54_1_1.vhd",
      "impl\/vhdl\/module1_packet_detect_sparsemux_33_4_16_1_1.vhd",
      "impl\/vhdl\/module1_packet_detect.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/module1_packet_detect_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/module1_packet_detect_mac_muladd_16s_16s_28s_28_4_1.v",
      "impl\/verilog\/module1_packet_detect_mac_muladd_16s_16s_29ns_29_4_1.v",
      "impl\/verilog\/module1_packet_detect_mac_muladd_16s_16s_29s_29_4_1.v",
      "impl\/verilog\/module1_packet_detect_mac_mulsub_16s_16s_28s_28_4_1.v",
      "impl\/verilog\/module1_packet_detect_module1_packet_detect_Pipeline_STREAM_LOOP.v",
      "impl\/verilog\/module1_packet_detect_mul_16s_16s_28_1_1.v",
      "impl\/verilog\/module1_packet_detect_mul_16s_16s_29_1_1.v",
      "impl\/verilog\/module1_packet_detect_mul_32s_32s_54_1_1.v",
      "impl\/verilog\/module1_packet_detect_sparsemux_33_4_16_1_1.v",
      "impl\/verilog\/module1_packet_detect.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/module1_packet_detect.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {"ASSOCIATED_RESET": "ap_rst"},
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_HIGH"},
      "portMap": {"ap_rst": "RST"},
      "ports": ["ap_rst"]
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "busTypeName": "acc_handshake",
      "mode": "slave",
      "portMap": {
        "ap_start": "start",
        "ap_done": "done",
        "ap_idle": "idle",
        "ap_ready": "ready"
      },
      "ports": [
        "ap_done",
        "ap_idle",
        "ap_ready",
        "ap_start"
      ]
    },
    "data_in": {
      "type": "ap_fifo",
      "busTypeName": "acc_fifo_read",
      "mode": "master",
      "direction": "in",
      "dataWidth": "32",
      "portPrefix": "data_in_",
      "portMap": {
        "data_in_dout": "RD_DATA",
        "data_in_empty_n": "EMPTY_N",
        "data_in_read": "RD_EN"
      },
      "ports": [
        "data_in_dout",
        "data_in_empty_n",
        "data_in_read"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_fifo",
          "register_option": "0",
          "argName": "data_in"
        }]
    },
    "data_out": {
      "type": "ap_fifo",
      "busTypeName": "acc_fifo_write",
      "mode": "master",
      "direction": "out",
      "dataWidth": "32",
      "portPrefix": "data_out_",
      "portMap": {
        "data_out_din": "WR_DATA",
        "data_out_full_n": "FULL_N",
        "data_out_write": "WR_EN"
      },
      "ports": [
        "data_out_din",
        "data_out_full_n",
        "data_out_write"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_fifo",
          "register_option": "0",
          "argName": "data_out"
        }]
    },
    "startOffset_out": {
      "type": "ap_fifo",
      "busTypeName": "acc_fifo_write",
      "mode": "master",
      "direction": "out",
      "dataWidth": "16",
      "portPrefix": "startOffset_out_",
      "portMap": {
        "startOffset_out_din": "WR_DATA",
        "startOffset_out_full_n": "FULL_N",
        "startOffset_out_write": "WR_EN"
      },
      "ports": [
        "startOffset_out_din",
        "startOffset_out_full_n",
        "startOffset_out_write"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_fifo",
          "register_option": "0",
          "argName": "startOffset_out"
        }]
    },
    "num_samples": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"num_samples": "DATA"},
      "ports": ["num_samples"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "num_samples"
        }]
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "data_in_dout": {
      "dir": "in",
      "width": "32"
    },
    "data_in_empty_n": {
      "dir": "in",
      "width": "1"
    },
    "data_in_read": {
      "dir": "out",
      "width": "1"
    },
    "data_out_din": {
      "dir": "out",
      "width": "32"
    },
    "data_out_full_n": {
      "dir": "in",
      "width": "1"
    },
    "data_out_write": {
      "dir": "out",
      "width": "1"
    },
    "startOffset_out_din": {
      "dir": "out",
      "width": "16"
    },
    "startOffset_out_full_n": {
      "dir": "in",
      "width": "1"
    },
    "startOffset_out_write": {
      "dir": "out",
      "width": "1"
    },
    "num_samples": {
      "dir": "in",
      "width": "32"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "module1_packet_detect",
      "Instances": [{
          "ModuleName": "module1_packet_detect_Pipeline_STREAM_LOOP",
          "InstanceName": "grp_module1_packet_detect_Pipeline_STREAM_LOOP_fu_55",
          "BindInstances": "icmp_ln51_fu_1004_p2 i_2_fu_1010_p2 sparsemux_33_4_16_1_1_U4 sparsemux_33_4_16_1_1_U5 icmp_ln65_fu_1048_p2 n_fu_1054_p2 mac_muladd_16s_16s_28s_28_4_1_U13 mul_16s_16s_28_1_1_U6 mac_muladd_16s_16s_28s_28_4_1_U13 mul_16s_16s_28_1_1_U7 mac_mulsub_16s_16s_28s_28_4_1_U14 mac_mulsub_16s_16s_28s_28_4_1_U14 mac_muladd_16s_16s_29s_29_4_1_U12 mul_16s_16s_29_1_1_U8 mac_muladd_16s_16s_29s_29_4_1_U12 mac_muladd_16s_16s_29ns_29_4_1_U15 mac_muladd_16s_16s_29ns_29_4_1_U16 mac_muladd_16s_16s_29ns_29_4_1_U15 mac_muladd_16s_16s_29ns_29_4_1_U16 corrSum_re_1_fu_1523_p2 corrSum_im_1_fu_1540_p2 powSumAcc_3_fu_1982_p2 icmp_ln87_fu_1063_p2 mul_32s_32s_54_1_1_U1 mul_32s_32s_54_1_1_U2 add_ln89_fu_2209_p2 mul_32s_32s_54_1_1_U3 icmp_ln95_fu_2262_p2 sustainedCount_3_fu_2273_p2 icmp_ln97_fu_2279_p2 xor_ln98_fu_2294_p2 sparsemux_33_4_16_1_1_U9 corrSum_re_2_fu_1735_p2 sparsemux_33_4_16_1_1_U10 corrSum_im_2_fu_1824_p2 sparsemux_33_4_16_1_1_U11 powSumAcc_2_fu_2134_p2"
        }]
    },
    "Info": {
      "module1_packet_detect_Pipeline_STREAM_LOOP": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "module1_packet_detect": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "module1_packet_detect_Pipeline_STREAM_LOOP": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "8.510"
        },
        "Loops": [{
            "Name": "STREAM_LOOP",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "1",
            "PipelineDepth": "11"
          }],
        "Area": {
          "DSP": "20",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "9",
          "FF": "2422",
          "AVAIL_FF": "106400",
          "UTIL_FF": "2",
          "LUT": "2248",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "4",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "module1_packet_detect": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "8.510"
        },
        "Area": {
          "DSP": "20",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "9",
          "FF": "2458",
          "AVAIL_FF": "106400",
          "UTIL_FF": "2",
          "LUT": "2302",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "4",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2026-02-04 01:43:19 AEDT",
    "ToolName": "vitis_hls",
    "ToolVersion": "2024.2.2"
  }
}
