
*** Running vivado
    with args -log bd_7fd4_r_sync_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_7fd4_r_sync_0.tcl


****** Vivado v2017.3 (64-bit)
  **** SW Build 2018833 on Wed Oct  4 19:58:07 MDT 2017
  **** IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source bd_7fd4_r_sync_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1497.738 ; gain = 0.000 ; free physical = 12974 ; free virtual = 44409
INFO: [Synth 8-638] synthesizing module 'bd_7fd4_r_sync_0' [/home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsystem_0_1/bd_0/ip/ip_0/synth/bd_7fd4_r_sync_0.vhd:74]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [/home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-638] synthesizing module 'lpf' [/home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-638] synthesizing module 'SRL16' [/tools/Xilinx1/Vivado/2017.3/scripts/rt/data/unisim_comp.v:50689]
INFO: [Synth 8-256] done synthesizing module 'SRL16' (1#1) [/tools/Xilinx1/Vivado/2017.3/scripts/rt/data/unisim_comp.v:50689]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [/home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (2#1) [/home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (3#1) [/home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [/home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [/home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (4#1) [/home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (5#1) [/home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (6#1) [/home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'bd_7fd4_r_sync_0' (7#1) [/home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsystem_0_1/bd_0/ip/ip_0/synth/bd_7fd4_r_sync_0.vhd:74]
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1497.738 ; gain = 0.000 ; free physical = 12753 ; free virtual = 44192
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1497.738 ; gain = 0.000 ; free physical = 13060 ; free virtual = 44500
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-i
Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2114.934 ; gain = 0.000 ; free physical = 8564 ; free virtual = 40129
Finished Constraint Validation : Time (s): cpu = 00:00:30 ; elapsed = 00:00:43 . Memory (MB): peak = 2114.934 ; gain = 617.195 ; free physical = 7265 ; free virtual = 38853
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:30 ; elapsed = 00:00:43 . Memory (MB): peak = 2114.934 ; gain = 617.195 ; free physical = 7269 ; free virtual = 38857
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:43 . Memory (MB): peak = 2114.934 ; gain = 617.195 ; free physical = 7275 ; free virtual = 38863
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:30 ; elapsed = 00:00:43 . Memory (MB): peak = 2114.934 ; gain = 617.195 ; free physical = 7918 ; free virtual = 39506
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:43 . Memory (MB): peak = 2114.934 ; gain = 617.195 ; free physical = 8439 ; free virtual = 40028
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:48 ; elapsed = 00:01:22 . Memory (MB): peak = 2729.910 ; gain = 1232.172 ; free physical = 10133 ; free virtual = 41787
Finished Timing Optimization : Time (s): cpu = 00:00:48 ; elapsed = 00:01:22 . Memory (MB): peak = 2729.910 ; gain = 1232.172 ; free physical = 10129 ; free virtual = 41783
Finished Technology Mapping : Time (s): cpu = 00:00:48 ; elapsed = 00:01:22 . Memory (MB): peak = 2748.941 ; gain = 1251.203 ; free physical = 10186 ; free virtual = 41841
Finished IO Insertion : Time (s): cpu = 00:00:49 ; elapsed = 00:01:23 . Memory (MB): peak = 2748.941 ; gain = 1251.203 ; free physical = 10384 ; free virtual = 42038
Finished Renaming Generated Instances : Time (s): cpu = 00:00:49 ; elapsed = 00:01:23 . Memory (MB): peak = 2748.941 ; gain = 1251.203 ; free physical = 10387 ; free virtual = 42042
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:49 ; elapsed = 00:01:23 . Memory (MB): peak = 2748.941 ; gain = 1251.203 ; free physical = 10392 ; free virtual = 42047
Finished Renaming Generated Ports : Time (s): cpu = 00:00:49 ; elapsed = 00:01:23 . Memory (MB): peak = 2748.941 ; gain = 1251.203 ; free physical = 10395 ; free virtual = 42049
Finished Handling Custom Attributes : Time (s): cpu = 00:00:49 ; elapsed = 00:01:23 . Memory (MB): peak = 2748.941 ; gain = 1251.203 ; free physical = 10384 ; free virtual = 42038
Finished Renaming Generated Nets : Time (s): cpu = 00:00:49 ; elapsed = 00:01:23 . Memory (MB): peak = 2748.941 ; gain = 1251.203 ; free physical = 10399 ; free virtual = 42053

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |LUT1  |     5|
|2     |LUT2  |     9|
|3     |LUT3  |     1|
|4     |LUT4  |     6|
|5     |LUT5  |     3|
|6     |LUT6  |     1|
|7     |SRL16 |     1|
|8     |FDR   |     8|
|9     |FDRE  |    28|
|10    |FDSE  |     4|
+------+------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:00:49 ; elapsed = 00:01:23 . Memory (MB): peak = 2748.941 ; gain = 1251.203 ; free physical = 10392 ; free virtual = 42046
synth_design: Time (s): cpu = 00:00:50 ; elapsed = 00:01:24 . Memory (MB): peak = 2804.590 ; gain = 1328.227 ; free physical = 10351 ; free virtual = 42007
