$date
	Thu Sep 16 18:15:54 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 16 ! resultado [15:0] $end
$var wire 1 " pronto $end
$var reg 1 # clk $end
$var reg 1 $ inicio $end
$var reg 1 % rst $end
$scope module proj $end
$var wire 16 & A [15:0] $end
$var wire 16 ' B [15:0] $end
$var wire 16 ( C [15:0] $end
$var wire 8 ) K [7:0] $end
$var wire 1 # clk $end
$var wire 1 $ inicio $end
$var wire 1 % rst $end
$var wire 16 * resultado [15:0] $end
$var wire 1 " pronto $end
$var wire 2 + M2 [1:0] $end
$var wire 2 , M1 [1:0] $end
$var wire 2 - M0 [1:0] $end
$var wire 1 . LX $end
$var wire 1 / LS $end
$var wire 1 0 LH $end
$var wire 1 1 H $end
$scope module BC $end
$var wire 1 # clk $end
$var wire 1 $ inicio $end
$var wire 1 % rst $end
$var wire 1 " pronto $end
$var wire 2 2 M2 [1:0] $end
$var wire 2 3 M1 [1:0] $end
$var wire 2 4 M0 [1:0] $end
$var wire 1 . LX $end
$var wire 1 / LS $end
$var wire 1 0 LH $end
$var wire 1 1 H $end
$var reg 4 5 estado [3:0] $end
$upscope $end
$scope module BO $end
$var wire 16 6 A [15:0] $end
$var wire 16 7 B [15:0] $end
$var wire 16 8 C [15:0] $end
$var wire 1 1 H $end
$var wire 8 9 K [7:0] $end
$var wire 1 0 LH $end
$var wire 1 / LS $end
$var wire 1 . LX $end
$var wire 2 : M0 [1:0] $end
$var wire 2 ; M1 [1:0] $end
$var wire 2 < M2 [1:0] $end
$var wire 1 # clk $end
$var wire 16 = entrada00Mux0 [15:0] $end
$var wire 16 > entradaX [15:0] $end
$var wire 16 ? resultado [15:0] $end
$var wire 16 @ saidaUla [15:0] $end
$var wire 16 A saidaRegX [15:0] $end
$var wire 16 B saidaRegS [15:0] $end
$var wire 16 C saidaRegH [15:0] $end
$var wire 16 D saidaMux2 [15:0] $end
$var wire 16 E saidaMux1 [15:0] $end
$var wire 16 F saidaMux0 [15:0] $end
$scope module m0 $end
$var wire 16 G A [15:0] $end
$var wire 16 H B [15:0] $end
$var wire 16 I C [15:0] $end
$var wire 16 J D [15:0] $end
$var wire 2 K sel [1:0] $end
$var wire 16 L saida [15:0] $end
$upscope $end
$scope module m1 $end
$var wire 16 M A [15:0] $end
$var wire 2 N sel [1:0] $end
$var wire 16 O saida [15:0] $end
$var wire 16 P D [15:0] $end
$var wire 16 Q C [15:0] $end
$var wire 16 R B [15:0] $end
$upscope $end
$scope module m2 $end
$var wire 16 S B [15:0] $end
$var wire 2 T sel [1:0] $end
$var wire 16 U saida [15:0] $end
$var wire 16 V D [15:0] $end
$var wire 16 W C [15:0] $end
$var wire 16 X A [15:0] $end
$upscope $end
$scope module regH $end
$var wire 1 # clk $end
$var wire 1 0 load $end
$var wire 16 Y entrada [15:0] $end
$var reg 16 Z saida [15:0] $end
$upscope $end
$scope module regS $end
$var wire 1 # clk $end
$var wire 1 / load $end
$var wire 16 [ entrada [15:0] $end
$var reg 16 \ saida [15:0] $end
$upscope $end
$scope module regX $end
$var wire 1 # clk $end
$var wire 16 ] entrada [15:0] $end
$var wire 1 . load $end
$var reg 16 ^ saida [15:0] $end
$upscope $end
$scope module ula1 $end
$var wire 16 _ A [15:0] $end
$var wire 16 ` B [15:0] $end
$var wire 1 1 sel $end
$var wire 16 a saida [15:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx a
bx `
b11 _
bx ^
b1000 ]
bx \
bx [
bx Z
bx Y
bx X
bx W
bx V
b11 U
b0 T
b11 S
bx R
bx Q
bx P
bx O
b0 N
b11 M
b11 L
b0 K
b110 J
b100 I
b11 H
b1000 G
b11 F
bx E
b11 D
bx C
bx B
bx A
bx @
bx ?
b1000 >
b0 =
b0 <
b0 ;
b0 :
b1000 9
b110 8
b100 7
b11 6
b0 5
b0 4
b0 3
b0 2
01
00
0/
0.
b0 -
b0 ,
b0 +
bx *
b1000 )
b110 (
b100 '
b11 &
1%
0$
0#
0"
bx !
$end
#1
0%
1#
#2
1$
0#
#3
1.
11
b1 ,
b1 3
b1 ;
b1 N
b1 5
1#
#4
0#
#5
0.
b10 5
b1000 A
b1000 R
b1000 X
b1000 ^
1#
#6
0#
#7
10
b11 5
1#
#8
0#
#9
b100 E
b100 O
b100 `
b11 ,
b11 3
b11 ;
b11 N
b100 F
b100 L
b100 M
b100 S
bx D
bx U
bx _
1/
00
b1 -
b1 4
b1 :
b1 K
b1 +
b1 2
b1 <
b1 T
b100 5
1#
#10
0#
#11
b0 E
b0 O
b0 `
b1 ,
b1 3
b1 ;
b1 N
b0 C
b0 P
b0 V
b0 Z
b0 !
b0 *
b0 ?
b0 B
b0 Q
b0 W
b0 \
b0 @
b0 Y
b0 [
b0 a
10
b1000 F
b1000 L
b1000 M
b1000 S
b1000 D
b1000 U
b1000 _
0/
b10 -
b10 4
b10 :
b10 K
b0 +
b0 2
b0 <
b0 T
b101 5
1#
#12
0#
#13
b1011 !
b1011 *
b1011 ?
b1011 B
b1011 Q
b1011 W
b1011 \
b1011 C
b1011 P
b1011 V
b1011 Z
b1011 @
b1011 Y
b1011 [
b1011 a
01
b11 E
b11 O
b11 `
b11 F
b11 L
b11 M
b11 S
b11 ,
b11 3
b11 ;
b11 N
1/
00
b0 -
b0 4
b0 :
b0 K
b10 +
b10 2
b10 <
b10 T
b110 5
1#
#14
0#
#15
b10000 C
b10000 P
b10000 V
b10000 Z
b10000 !
b10000 *
b10000 ?
b10000 B
b10000 Q
b10000 W
b10000 \
b10000 @
b10000 Y
b10000 [
b10000 a
b1000 E
b1000 O
b1000 `
b0 ,
b0 3
b0 ;
b0 N
b1000 F
b1000 L
b1000 M
b1000 S
b11 -
b11 4
b11 :
b11 K
b111 5
1#
#16
0#
#17
b1011 C
b1011 P
b1011 V
b1011 Z
b1011 !
b1011 *
b1011 ?
b1011 B
b1011 Q
b1011 W
b1011 \
b1011 @
b1011 Y
b1011 [
b1011 a
b11 D
b11 U
b11 _
b11 F
b11 L
b11 M
b11 S
0/
b0 -
b0 4
b0 :
b0 K
b0 +
b0 2
b0 <
b0 T
1"
b1000 5
1#
#18
0#
#19
1#
#20
0#
#21
1#
#22
0#
#23
1#
#24
0#
#25
1#
#26
0#
#27
1#
#28
0#
#29
1#
#30
0#
#31
1#
#32
0#
#33
1#
#34
0#
#35
1#
#36
0#
#37
1#
#38
0#
#39
1#
#40
0#
#41
1#
#42
0#
#43
1#
#44
0#
#45
1#
#46
0#
#47
1#
#48
0#
#49
1#
#50
0#
#51
1#
#52
0#
#53
1#
#54
0#
#55
1#
#56
0#
#57
1#
#58
0#
#59
1#
#60
0#
#61
1#
#62
0#
#63
1#
#64
0#
#65
1#
#66
0#
#67
1#
#68
0#
#69
1#
#70
0#
#71
1#
#72
0#
#73
1#
#74
0#
#75
1#
#76
0#
#77
1#
#78
0#
#79
1#
#80
0#
#81
1#
#82
0#
