Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Fri Dec  6 13:05:47 2024
| Host         : voidhoge running 64-bit Debian GNU/Linux 12 (bookworm)
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1 -file /home/hoge/programming/fpga/pycmpgen/results/vld/default/mul19/timing_report.txt
| Design       : shift_register
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  361         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (361)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (361)
5. checking no_input_delay (37)
6. checking no_output_delay (39)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (361)
--------------------------
 There are 361 register/latch pins with no clock driven by root clock pin: clk (HIGH)

src0_reg[0]/C
src10_reg[0]/C
src10_reg[10]/C
src10_reg[1]/C
src10_reg[2]/C
src10_reg[3]/C
src10_reg[4]/C
src10_reg[5]/C
src10_reg[6]/C
src10_reg[7]/C
src10_reg[8]/C
src10_reg[9]/C
src11_reg[0]/C
src11_reg[10]/C
src11_reg[11]/C
src11_reg[1]/C
src11_reg[2]/C
src11_reg[3]/C
src11_reg[4]/C
src11_reg[5]/C
src11_reg[6]/C
src11_reg[7]/C
src11_reg[8]/C
src11_reg[9]/C
src12_reg[0]/C
src12_reg[10]/C
src12_reg[11]/C
src12_reg[12]/C
src12_reg[1]/C
src12_reg[2]/C
src12_reg[3]/C
src12_reg[4]/C
src12_reg[5]/C
src12_reg[6]/C
src12_reg[7]/C
src12_reg[8]/C
src12_reg[9]/C
src13_reg[0]/C
src13_reg[10]/C
src13_reg[11]/C
src13_reg[12]/C
src13_reg[13]/C
src13_reg[1]/C
src13_reg[2]/C
src13_reg[3]/C
src13_reg[4]/C
src13_reg[5]/C
src13_reg[6]/C
src13_reg[7]/C
src13_reg[8]/C
src13_reg[9]/C
src14_reg[0]/C
src14_reg[10]/C
src14_reg[11]/C
src14_reg[12]/C
src14_reg[13]/C
src14_reg[14]/C
src14_reg[1]/C
src14_reg[2]/C
src14_reg[3]/C
src14_reg[4]/C
src14_reg[5]/C
src14_reg[6]/C
src14_reg[7]/C
src14_reg[8]/C
src14_reg[9]/C
src15_reg[0]/C
src15_reg[10]/C
src15_reg[11]/C
src15_reg[12]/C
src15_reg[13]/C
src15_reg[14]/C
src15_reg[15]/C
src15_reg[1]/C
src15_reg[2]/C
src15_reg[3]/C
src15_reg[4]/C
src15_reg[5]/C
src15_reg[6]/C
src15_reg[7]/C
src15_reg[8]/C
src15_reg[9]/C
src16_reg[0]/C
src16_reg[10]/C
src16_reg[11]/C
src16_reg[12]/C
src16_reg[13]/C
src16_reg[14]/C
src16_reg[15]/C
src16_reg[16]/C
src16_reg[1]/C
src16_reg[2]/C
src16_reg[3]/C
src16_reg[4]/C
src16_reg[5]/C
src16_reg[6]/C
src16_reg[7]/C
src16_reg[8]/C
src16_reg[9]/C
src17_reg[0]/C
src17_reg[10]/C
src17_reg[11]/C
src17_reg[12]/C
src17_reg[13]/C
src17_reg[14]/C
src17_reg[15]/C
src17_reg[16]/C
src17_reg[17]/C
src17_reg[1]/C
src17_reg[2]/C
src17_reg[3]/C
src17_reg[4]/C
src17_reg[5]/C
src17_reg[6]/C
src17_reg[7]/C
src17_reg[8]/C
src17_reg[9]/C
src18_reg[0]/C
src18_reg[10]/C
src18_reg[11]/C
src18_reg[12]/C
src18_reg[13]/C
src18_reg[14]/C
src18_reg[15]/C
src18_reg[16]/C
src18_reg[17]/C
src18_reg[18]/C
src18_reg[1]/C
src18_reg[2]/C
src18_reg[3]/C
src18_reg[4]/C
src18_reg[5]/C
src18_reg[6]/C
src18_reg[7]/C
src18_reg[8]/C
src18_reg[9]/C
src19_reg[0]/C
src19_reg[10]/C
src19_reg[11]/C
src19_reg[12]/C
src19_reg[13]/C
src19_reg[14]/C
src19_reg[15]/C
src19_reg[16]/C
src19_reg[17]/C
src19_reg[1]/C
src19_reg[2]/C
src19_reg[3]/C
src19_reg[4]/C
src19_reg[5]/C
src19_reg[6]/C
src19_reg[7]/C
src19_reg[8]/C
src19_reg[9]/C
src1_reg[0]/C
src1_reg[1]/C
src20_reg[0]/C
src20_reg[10]/C
src20_reg[11]/C
src20_reg[12]/C
src20_reg[13]/C
src20_reg[14]/C
src20_reg[15]/C
src20_reg[16]/C
src20_reg[1]/C
src20_reg[2]/C
src20_reg[3]/C
src20_reg[4]/C
src20_reg[5]/C
src20_reg[6]/C
src20_reg[7]/C
src20_reg[8]/C
src20_reg[9]/C
src21_reg[0]/C
src21_reg[10]/C
src21_reg[11]/C
src21_reg[12]/C
src21_reg[13]/C
src21_reg[14]/C
src21_reg[15]/C
src21_reg[1]/C
src21_reg[2]/C
src21_reg[3]/C
src21_reg[4]/C
src21_reg[5]/C
src21_reg[6]/C
src21_reg[7]/C
src21_reg[8]/C
src21_reg[9]/C
src22_reg[0]/C
src22_reg[10]/C
src22_reg[11]/C
src22_reg[12]/C
src22_reg[13]/C
src22_reg[14]/C
src22_reg[1]/C
src22_reg[2]/C
src22_reg[3]/C
src22_reg[4]/C
src22_reg[5]/C
src22_reg[6]/C
src22_reg[7]/C
src22_reg[8]/C
src22_reg[9]/C
src23_reg[0]/C
src23_reg[10]/C
src23_reg[11]/C
src23_reg[12]/C
src23_reg[13]/C
src23_reg[1]/C
src23_reg[2]/C
src23_reg[3]/C
src23_reg[4]/C
src23_reg[5]/C
src23_reg[6]/C
src23_reg[7]/C
src23_reg[8]/C
src23_reg[9]/C
src24_reg[0]/C
src24_reg[10]/C
src24_reg[11]/C
src24_reg[12]/C
src24_reg[1]/C
src24_reg[2]/C
src24_reg[3]/C
src24_reg[4]/C
src24_reg[5]/C
src24_reg[6]/C
src24_reg[7]/C
src24_reg[8]/C
src24_reg[9]/C
src25_reg[0]/C
src25_reg[10]/C
src25_reg[11]/C
src25_reg[1]/C
src25_reg[2]/C
src25_reg[3]/C
src25_reg[4]/C
src25_reg[5]/C
src25_reg[6]/C
src25_reg[7]/C
src25_reg[8]/C
src25_reg[9]/C
src26_reg[0]/C
src26_reg[10]/C
src26_reg[1]/C
src26_reg[2]/C
src26_reg[3]/C
src26_reg[4]/C
src26_reg[5]/C
src26_reg[6]/C
src26_reg[7]/C
src26_reg[8]/C
src26_reg[9]/C
src27_reg[0]/C
src27_reg[1]/C
src27_reg[2]/C
src27_reg[3]/C
src27_reg[4]/C
src27_reg[5]/C
src27_reg[6]/C
src27_reg[7]/C
src27_reg[8]/C
src27_reg[9]/C
src28_reg[0]/C
src28_reg[1]/C
src28_reg[2]/C
src28_reg[3]/C
src28_reg[4]/C
src28_reg[5]/C
src28_reg[6]/C
src28_reg[7]/C
src28_reg[8]/C
src29_reg[0]/C
src29_reg[1]/C
src29_reg[2]/C
src29_reg[3]/C
src29_reg[4]/C
src29_reg[5]/C
src29_reg[6]/C
src29_reg[7]/C
src2_reg[0]/C
src2_reg[1]/C
src2_reg[2]/C
src30_reg[0]/C
src30_reg[1]/C
src30_reg[2]/C
src30_reg[3]/C
src30_reg[4]/C
src30_reg[5]/C
src30_reg[6]/C
src31_reg[0]/C
src31_reg[1]/C
src31_reg[2]/C
src31_reg[3]/C
src31_reg[4]/C
src31_reg[5]/C
src32_reg[0]/C
src32_reg[1]/C
src32_reg[2]/C
src32_reg[3]/C
src32_reg[4]/C
src33_reg[0]/C
src33_reg[1]/C
src33_reg[2]/C
src33_reg[3]/C
src34_reg[0]/C
src34_reg[1]/C
src34_reg[2]/C
src35_reg[0]/C
src35_reg[1]/C
src36_reg[0]/C
src3_reg[0]/C
src3_reg[1]/C
src3_reg[2]/C
src3_reg[3]/C
src4_reg[0]/C
src4_reg[1]/C
src4_reg[2]/C
src4_reg[3]/C
src4_reg[4]/C
src5_reg[0]/C
src5_reg[1]/C
src5_reg[2]/C
src5_reg[3]/C
src5_reg[4]/C
src5_reg[5]/C
src6_reg[0]/C
src6_reg[1]/C
src6_reg[2]/C
src6_reg[3]/C
src6_reg[4]/C
src6_reg[5]/C
src6_reg[6]/C
src7_reg[0]/C
src7_reg[1]/C
src7_reg[2]/C
src7_reg[3]/C
src7_reg[4]/C
src7_reg[5]/C
src7_reg[6]/C
src7_reg[7]/C
src8_reg[0]/C
src8_reg[1]/C
src8_reg[2]/C
src8_reg[3]/C
src8_reg[4]/C
src8_reg[5]/C
src8_reg[6]/C
src8_reg[7]/C
src8_reg[8]/C
src9_reg[0]/C
src9_reg[1]/C
src9_reg[2]/C
src9_reg[3]/C
src9_reg[4]/C
src9_reg[5]/C
src9_reg[6]/C
src9_reg[7]/C
src9_reg[8]/C
src9_reg[9]/C


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (361)
--------------------------------------------------
 There are 361 pins that are not constrained for maximum delay. (HIGH)

src0_reg[0]/D
src10_reg[0]/D
src10_reg[10]/D
src10_reg[1]/D
src10_reg[2]/D
src10_reg[3]/D
src10_reg[4]/D
src10_reg[5]/D
src10_reg[6]/D
src10_reg[7]/D
src10_reg[8]/D
src10_reg[9]/D
src11_reg[0]/D
src11_reg[10]/D
src11_reg[11]/D
src11_reg[1]/D
src11_reg[2]/D
src11_reg[3]/D
src11_reg[4]/D
src11_reg[5]/D
src11_reg[6]/D
src11_reg[7]/D
src11_reg[8]/D
src11_reg[9]/D
src12_reg[0]/D
src12_reg[10]/D
src12_reg[11]/D
src12_reg[12]/D
src12_reg[1]/D
src12_reg[2]/D
src12_reg[3]/D
src12_reg[4]/D
src12_reg[5]/D
src12_reg[6]/D
src12_reg[7]/D
src12_reg[8]/D
src12_reg[9]/D
src13_reg[0]/D
src13_reg[10]/D
src13_reg[11]/D
src13_reg[12]/D
src13_reg[13]/D
src13_reg[1]/D
src13_reg[2]/D
src13_reg[3]/D
src13_reg[4]/D
src13_reg[5]/D
src13_reg[6]/D
src13_reg[7]/D
src13_reg[8]/D
src13_reg[9]/D
src14_reg[0]/D
src14_reg[10]/D
src14_reg[11]/D
src14_reg[12]/D
src14_reg[13]/D
src14_reg[14]/D
src14_reg[1]/D
src14_reg[2]/D
src14_reg[3]/D
src14_reg[4]/D
src14_reg[5]/D
src14_reg[6]/D
src14_reg[7]/D
src14_reg[8]/D
src14_reg[9]/D
src15_reg[0]/D
src15_reg[10]/D
src15_reg[11]/D
src15_reg[12]/D
src15_reg[13]/D
src15_reg[14]/D
src15_reg[15]/D
src15_reg[1]/D
src15_reg[2]/D
src15_reg[3]/D
src15_reg[4]/D
src15_reg[5]/D
src15_reg[6]/D
src15_reg[7]/D
src15_reg[8]/D
src15_reg[9]/D
src16_reg[0]/D
src16_reg[10]/D
src16_reg[11]/D
src16_reg[12]/D
src16_reg[13]/D
src16_reg[14]/D
src16_reg[15]/D
src16_reg[16]/D
src16_reg[1]/D
src16_reg[2]/D
src16_reg[3]/D
src16_reg[4]/D
src16_reg[5]/D
src16_reg[6]/D
src16_reg[7]/D
src16_reg[8]/D
src16_reg[9]/D
src17_reg[0]/D
src17_reg[10]/D
src17_reg[11]/D
src17_reg[12]/D
src17_reg[13]/D
src17_reg[14]/D
src17_reg[15]/D
src17_reg[16]/D
src17_reg[17]/D
src17_reg[1]/D
src17_reg[2]/D
src17_reg[3]/D
src17_reg[4]/D
src17_reg[5]/D
src17_reg[6]/D
src17_reg[7]/D
src17_reg[8]/D
src17_reg[9]/D
src18_reg[0]/D
src18_reg[10]/D
src18_reg[11]/D
src18_reg[12]/D
src18_reg[13]/D
src18_reg[14]/D
src18_reg[15]/D
src18_reg[16]/D
src18_reg[17]/D
src18_reg[18]/D
src18_reg[1]/D
src18_reg[2]/D
src18_reg[3]/D
src18_reg[4]/D
src18_reg[5]/D
src18_reg[6]/D
src18_reg[7]/D
src18_reg[8]/D
src18_reg[9]/D
src19_reg[0]/D
src19_reg[10]/D
src19_reg[11]/D
src19_reg[12]/D
src19_reg[13]/D
src19_reg[14]/D
src19_reg[15]/D
src19_reg[16]/D
src19_reg[17]/D
src19_reg[1]/D
src19_reg[2]/D
src19_reg[3]/D
src19_reg[4]/D
src19_reg[5]/D
src19_reg[6]/D
src19_reg[7]/D
src19_reg[8]/D
src19_reg[9]/D
src1_reg[0]/D
src1_reg[1]/D
src20_reg[0]/D
src20_reg[10]/D
src20_reg[11]/D
src20_reg[12]/D
src20_reg[13]/D
src20_reg[14]/D
src20_reg[15]/D
src20_reg[16]/D
src20_reg[1]/D
src20_reg[2]/D
src20_reg[3]/D
src20_reg[4]/D
src20_reg[5]/D
src20_reg[6]/D
src20_reg[7]/D
src20_reg[8]/D
src20_reg[9]/D
src21_reg[0]/D
src21_reg[10]/D
src21_reg[11]/D
src21_reg[12]/D
src21_reg[13]/D
src21_reg[14]/D
src21_reg[15]/D
src21_reg[1]/D
src21_reg[2]/D
src21_reg[3]/D
src21_reg[4]/D
src21_reg[5]/D
src21_reg[6]/D
src21_reg[7]/D
src21_reg[8]/D
src21_reg[9]/D
src22_reg[0]/D
src22_reg[10]/D
src22_reg[11]/D
src22_reg[12]/D
src22_reg[13]/D
src22_reg[14]/D
src22_reg[1]/D
src22_reg[2]/D
src22_reg[3]/D
src22_reg[4]/D
src22_reg[5]/D
src22_reg[6]/D
src22_reg[7]/D
src22_reg[8]/D
src22_reg[9]/D
src23_reg[0]/D
src23_reg[10]/D
src23_reg[11]/D
src23_reg[12]/D
src23_reg[13]/D
src23_reg[1]/D
src23_reg[2]/D
src23_reg[3]/D
src23_reg[4]/D
src23_reg[5]/D
src23_reg[6]/D
src23_reg[7]/D
src23_reg[8]/D
src23_reg[9]/D
src24_reg[0]/D
src24_reg[10]/D
src24_reg[11]/D
src24_reg[12]/D
src24_reg[1]/D
src24_reg[2]/D
src24_reg[3]/D
src24_reg[4]/D
src24_reg[5]/D
src24_reg[6]/D
src24_reg[7]/D
src24_reg[8]/D
src24_reg[9]/D
src25_reg[0]/D
src25_reg[10]/D
src25_reg[11]/D
src25_reg[1]/D
src25_reg[2]/D
src25_reg[3]/D
src25_reg[4]/D
src25_reg[5]/D
src25_reg[6]/D
src25_reg[7]/D
src25_reg[8]/D
src25_reg[9]/D
src26_reg[0]/D
src26_reg[10]/D
src26_reg[1]/D
src26_reg[2]/D
src26_reg[3]/D
src26_reg[4]/D
src26_reg[5]/D
src26_reg[6]/D
src26_reg[7]/D
src26_reg[8]/D
src26_reg[9]/D
src27_reg[0]/D
src27_reg[1]/D
src27_reg[2]/D
src27_reg[3]/D
src27_reg[4]/D
src27_reg[5]/D
src27_reg[6]/D
src27_reg[7]/D
src27_reg[8]/D
src27_reg[9]/D
src28_reg[0]/D
src28_reg[1]/D
src28_reg[2]/D
src28_reg[3]/D
src28_reg[4]/D
src28_reg[5]/D
src28_reg[6]/D
src28_reg[7]/D
src28_reg[8]/D
src29_reg[0]/D
src29_reg[1]/D
src29_reg[2]/D
src29_reg[3]/D
src29_reg[4]/D
src29_reg[5]/D
src29_reg[6]/D
src29_reg[7]/D
src2_reg[0]/D
src2_reg[1]/D
src2_reg[2]/D
src30_reg[0]/D
src30_reg[1]/D
src30_reg[2]/D
src30_reg[3]/D
src30_reg[4]/D
src30_reg[5]/D
src30_reg[6]/D
src31_reg[0]/D
src31_reg[1]/D
src31_reg[2]/D
src31_reg[3]/D
src31_reg[4]/D
src31_reg[5]/D
src32_reg[0]/D
src32_reg[1]/D
src32_reg[2]/D
src32_reg[3]/D
src32_reg[4]/D
src33_reg[0]/D
src33_reg[1]/D
src33_reg[2]/D
src33_reg[3]/D
src34_reg[0]/D
src34_reg[1]/D
src34_reg[2]/D
src35_reg[0]/D
src35_reg[1]/D
src36_reg[0]/D
src3_reg[0]/D
src3_reg[1]/D
src3_reg[2]/D
src3_reg[3]/D
src4_reg[0]/D
src4_reg[1]/D
src4_reg[2]/D
src4_reg[3]/D
src4_reg[4]/D
src5_reg[0]/D
src5_reg[1]/D
src5_reg[2]/D
src5_reg[3]/D
src5_reg[4]/D
src5_reg[5]/D
src6_reg[0]/D
src6_reg[1]/D
src6_reg[2]/D
src6_reg[3]/D
src6_reg[4]/D
src6_reg[5]/D
src6_reg[6]/D
src7_reg[0]/D
src7_reg[1]/D
src7_reg[2]/D
src7_reg[3]/D
src7_reg[4]/D
src7_reg[5]/D
src7_reg[6]/D
src7_reg[7]/D
src8_reg[0]/D
src8_reg[1]/D
src8_reg[2]/D
src8_reg[3]/D
src8_reg[4]/D
src8_reg[5]/D
src8_reg[6]/D
src8_reg[7]/D
src8_reg[8]/D
src9_reg[0]/D
src9_reg[1]/D
src9_reg[2]/D
src9_reg[3]/D
src9_reg[4]/D
src9_reg[5]/D
src9_reg[6]/D
src9_reg[7]/D
src9_reg[8]/D
src9_reg[9]/D

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (37)
-------------------------------
 There are 37 input ports with no input delay specified. (HIGH)

src0_
src10_
src11_
src12_
src13_
src14_
src15_
src16_
src17_
src18_
src19_
src1_
src20_
src21_
src22_
src23_
src24_
src25_
src26_
src27_
src28_
src29_
src2_
src30_
src31_
src32_
src33_
src34_
src35_
src36_
src3_
src4_
src5_
src6_
src7_
src8_
src9_

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (39)
--------------------------------
 There are 39 ports with no output delay specified. (HIGH)

dst0[0]
dst10[0]
dst11[0]
dst12[0]
dst13[0]
dst14[0]
dst15[0]
dst16[0]
dst17[0]
dst18[0]
dst19[0]
dst1[0]
dst20[0]
dst21[0]
dst22[0]
dst23[0]
dst24[0]
dst25[0]
dst26[0]
dst27[0]
dst28[0]
dst29[0]
dst2[0]
dst30[0]
dst31[0]
dst32[0]
dst33[0]
dst34[0]
dst35[0]
dst36[0]
dst37[0]
dst38[0]
dst3[0]
dst4[0]
dst5[0]
dst6[0]
dst7[0]
dst8[0]
dst9[0]

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  400          inf        0.000                      0                  400           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           400 Endpoints
Min Delay           400 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 src21_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst29[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.656ns  (logic 5.309ns (49.824%)  route 5.347ns (50.176%))
  Logic Levels:           11  (CARRY4=5 FDRE=1 LUT2=1 LUT4=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y101         FDRE                         0.000     0.000 r  src21_reg[0]/C
    SLICE_X1Y101         FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src21_reg[0]/Q
                         net (fo=3, routed)           1.155     1.496    compressor/comp/gpc13/src21[0]
    SLICE_X5Y91                                                       r  compressor/comp/gpc13/lut4_prop1/I3
    SLICE_X5Y91          LUT4 (Prop_lut4_I3_O)        0.097     1.593 r  compressor/comp/gpc13/lut4_prop1/O
                         net (fo=1, routed)           0.000     1.593    compressor/comp/gpc13/lut4_prop1_n_0
    SLICE_X5Y91                                                       r  compressor/comp/gpc13/carry4_inst0/S[1]
    SLICE_X5Y91          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     2.070 r  compressor/comp/gpc13/carry4_inst0/O[3]
                         net (fo=2, routed)           0.706     2.776    compressor/comp/gpc154/stage1_23[0]
    SLICE_X5Y92                                                       r  compressor/comp/gpc154/lut4_prop0/I3
    SLICE_X5Y92          LUT4 (Prop_lut4_I3_O)        0.234     3.010 r  compressor/comp/gpc154/lut4_prop0/O
                         net (fo=1, routed)           0.000     3.010    compressor/comp/gpc154/lut4_prop0_n_0
    SLICE_X5Y92                                                       r  compressor/comp/gpc154/carry4_inst0/S[0]
    SLICE_X5Y92          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.187     3.197 r  compressor/comp/gpc154/carry4_inst0/O[0]
                         net (fo=6, routed)           1.065     4.261    compressor/comp/gpc223/lut6_2_inst1/I1
    SLICE_X4Y89                                                       r  compressor/comp/gpc223/lut6_2_inst1/LUT6/I1
    SLICE_X4Y89          LUT6 (Prop_lut6_I1_O)        0.224     4.485 r  compressor/comp/gpc223/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     4.485    compressor/comp/gpc223/lut6_2_inst1_n_1
    SLICE_X4Y89                                                       r  compressor/comp/gpc223/carry4_inst0/S[1]
    SLICE_X4Y89          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     4.962 r  compressor/comp/gpc223/carry4_inst0/O[3]
                         net (fo=2, routed)           0.721     5.683    compressor/ra/ra/rowadder_0/cascade_fa_38/lut2_gene26_0[3]
    SLICE_X1Y89                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_38/lut2_prop25/I1
    SLICE_X1Y89          LUT2 (Prop_lut2_I1_O)        0.234     5.917 r  compressor/ra/ra/rowadder_0/cascade_fa_38/lut2_prop25/O
                         net (fo=1, routed)           0.000     5.917    compressor/ra/ra/rowadder_0/cascade_fa_38/prop[25]
    SLICE_X1Y89                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_38/carry4_inst6/S[1]
    SLICE_X1Y89          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     6.329 r  compressor/ra/ra/rowadder_0/cascade_fa_38/carry4_inst6/CO[3]
                         net (fo=1, routed)           0.000     6.329    compressor/ra/ra/rowadder_0/cascade_fa_38/carryout[27]
    SLICE_X1Y90                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_38/carry4_inst7/CI
    SLICE_X1Y90          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     6.559 r  compressor/ra/ra/rowadder_0/cascade_fa_38/carry4_inst7/O[1]
                         net (fo=1, routed)           1.700     8.260    dst29_OBUF[0]
    T14                                                               r  dst29_OBUF[0]_inst/I
    T14                  OBUF (Prop_obuf_I_O)         2.396    10.656 r  dst29_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.656    dst29[0]
    T14                                                               r  dst29[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src21_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst33[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.637ns  (logic 5.370ns (50.484%)  route 5.267ns (49.516%))
  Logic Levels:           12  (CARRY4=6 FDRE=1 LUT2=1 LUT4=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y101         FDRE                         0.000     0.000 r  src21_reg[0]/C
    SLICE_X1Y101         FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src21_reg[0]/Q
                         net (fo=3, routed)           1.155     1.496    compressor/comp/gpc13/src21[0]
    SLICE_X5Y91                                                       r  compressor/comp/gpc13/lut4_prop1/I3
    SLICE_X5Y91          LUT4 (Prop_lut4_I3_O)        0.097     1.593 r  compressor/comp/gpc13/lut4_prop1/O
                         net (fo=1, routed)           0.000     1.593    compressor/comp/gpc13/lut4_prop1_n_0
    SLICE_X5Y91                                                       r  compressor/comp/gpc13/carry4_inst0/S[1]
    SLICE_X5Y91          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     2.070 r  compressor/comp/gpc13/carry4_inst0/O[3]
                         net (fo=2, routed)           0.706     2.776    compressor/comp/gpc154/stage1_23[0]
    SLICE_X5Y92                                                       r  compressor/comp/gpc154/lut4_prop0/I3
    SLICE_X5Y92          LUT4 (Prop_lut4_I3_O)        0.234     3.010 r  compressor/comp/gpc154/lut4_prop0/O
                         net (fo=1, routed)           0.000     3.010    compressor/comp/gpc154/lut4_prop0_n_0
    SLICE_X5Y92                                                       r  compressor/comp/gpc154/carry4_inst0/S[0]
    SLICE_X5Y92          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.187     3.197 r  compressor/comp/gpc154/carry4_inst0/O[0]
                         net (fo=6, routed)           1.065     4.261    compressor/comp/gpc223/lut6_2_inst1/I1
    SLICE_X4Y89                                                       r  compressor/comp/gpc223/lut6_2_inst1/LUT6/I1
    SLICE_X4Y89          LUT6 (Prop_lut6_I1_O)        0.224     4.485 r  compressor/comp/gpc223/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     4.485    compressor/comp/gpc223/lut6_2_inst1_n_1
    SLICE_X4Y89                                                       r  compressor/comp/gpc223/carry4_inst0/S[1]
    SLICE_X4Y89          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     4.962 r  compressor/comp/gpc223/carry4_inst0/O[3]
                         net (fo=2, routed)           0.721     5.683    compressor/ra/ra/rowadder_0/cascade_fa_38/lut2_gene26_0[3]
    SLICE_X1Y89                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_38/lut2_prop25/I1
    SLICE_X1Y89          LUT2 (Prop_lut2_I1_O)        0.234     5.917 r  compressor/ra/ra/rowadder_0/cascade_fa_38/lut2_prop25/O
                         net (fo=1, routed)           0.000     5.917    compressor/ra/ra/rowadder_0/cascade_fa_38/prop[25]
    SLICE_X1Y89                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_38/carry4_inst6/S[1]
    SLICE_X1Y89          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     6.329 r  compressor/ra/ra/rowadder_0/cascade_fa_38/carry4_inst6/CO[3]
                         net (fo=1, routed)           0.000     6.329    compressor/ra/ra/rowadder_0/cascade_fa_38/carryout[27]
    SLICE_X1Y90                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_38/carry4_inst7/CI
    SLICE_X1Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.418 r  compressor/ra/ra/rowadder_0/cascade_fa_38/carry4_inst7/CO[3]
                         net (fo=1, routed)           0.000     6.418    compressor/ra/ra/rowadder_0/cascade_fa_38/carryout[31]
    SLICE_X1Y91                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_38/carry4_inst8/CI
    SLICE_X1Y91          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     6.648 r  compressor/ra/ra/rowadder_0/cascade_fa_38/carry4_inst8/O[1]
                         net (fo=1, routed)           1.621     8.269    dst33_OBUF[0]
    N16                                                               r  dst33_OBUF[0]_inst/I
    N16                  OBUF (Prop_obuf_I_O)         2.368    10.637 r  dst33_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.637    dst33[0]
    N16                                                               r  dst33[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src21_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst30[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.631ns  (logic 5.247ns (49.354%)  route 5.384ns (50.646%))
  Logic Levels:           11  (CARRY4=5 FDRE=1 LUT2=1 LUT4=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y101         FDRE                         0.000     0.000 r  src21_reg[0]/C
    SLICE_X1Y101         FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src21_reg[0]/Q
                         net (fo=3, routed)           1.155     1.496    compressor/comp/gpc13/src21[0]
    SLICE_X5Y91                                                       r  compressor/comp/gpc13/lut4_prop1/I3
    SLICE_X5Y91          LUT4 (Prop_lut4_I3_O)        0.097     1.593 r  compressor/comp/gpc13/lut4_prop1/O
                         net (fo=1, routed)           0.000     1.593    compressor/comp/gpc13/lut4_prop1_n_0
    SLICE_X5Y91                                                       r  compressor/comp/gpc13/carry4_inst0/S[1]
    SLICE_X5Y91          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     2.070 r  compressor/comp/gpc13/carry4_inst0/O[3]
                         net (fo=2, routed)           0.706     2.776    compressor/comp/gpc154/stage1_23[0]
    SLICE_X5Y92                                                       r  compressor/comp/gpc154/lut4_prop0/I3
    SLICE_X5Y92          LUT4 (Prop_lut4_I3_O)        0.234     3.010 r  compressor/comp/gpc154/lut4_prop0/O
                         net (fo=1, routed)           0.000     3.010    compressor/comp/gpc154/lut4_prop0_n_0
    SLICE_X5Y92                                                       r  compressor/comp/gpc154/carry4_inst0/S[0]
    SLICE_X5Y92          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.187     3.197 r  compressor/comp/gpc154/carry4_inst0/O[0]
                         net (fo=6, routed)           1.065     4.261    compressor/comp/gpc223/lut6_2_inst1/I1
    SLICE_X4Y89                                                       r  compressor/comp/gpc223/lut6_2_inst1/LUT6/I1
    SLICE_X4Y89          LUT6 (Prop_lut6_I1_O)        0.224     4.485 r  compressor/comp/gpc223/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     4.485    compressor/comp/gpc223/lut6_2_inst1_n_1
    SLICE_X4Y89                                                       r  compressor/comp/gpc223/carry4_inst0/S[1]
    SLICE_X4Y89          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     4.962 r  compressor/comp/gpc223/carry4_inst0/O[3]
                         net (fo=2, routed)           0.721     5.683    compressor/ra/ra/rowadder_0/cascade_fa_38/lut2_gene26_0[3]
    SLICE_X1Y89                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_38/lut2_prop25/I1
    SLICE_X1Y89          LUT2 (Prop_lut2_I1_O)        0.234     5.917 r  compressor/ra/ra/rowadder_0/cascade_fa_38/lut2_prop25/O
                         net (fo=1, routed)           0.000     5.917    compressor/ra/ra/rowadder_0/cascade_fa_38/prop[25]
    SLICE_X1Y89                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_38/carry4_inst6/S[1]
    SLICE_X1Y89          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     6.329 r  compressor/ra/ra/rowadder_0/cascade_fa_38/carry4_inst6/CO[3]
                         net (fo=1, routed)           0.000     6.329    compressor/ra/ra/rowadder_0/cascade_fa_38/carryout[27]
    SLICE_X1Y90                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_38/carry4_inst7/CI
    SLICE_X1Y90          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     6.510 r  compressor/ra/ra/rowadder_0/cascade_fa_38/carry4_inst7/O[2]
                         net (fo=1, routed)           1.738     8.248    dst30_OBUF[0]
    P15                                                               r  dst30_OBUF[0]_inst/I
    P15                  OBUF (Prop_obuf_I_O)         2.383    10.631 r  dst30_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.631    dst30[0]
    P15                                                               r  dst30[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src21_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst32[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.616ns  (logic 5.317ns (50.084%)  route 5.299ns (49.916%))
  Logic Levels:           12  (CARRY4=6 FDRE=1 LUT2=1 LUT4=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y101         FDRE                         0.000     0.000 r  src21_reg[0]/C
    SLICE_X1Y101         FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src21_reg[0]/Q
                         net (fo=3, routed)           1.155     1.496    compressor/comp/gpc13/src21[0]
    SLICE_X5Y91                                                       r  compressor/comp/gpc13/lut4_prop1/I3
    SLICE_X5Y91          LUT4 (Prop_lut4_I3_O)        0.097     1.593 r  compressor/comp/gpc13/lut4_prop1/O
                         net (fo=1, routed)           0.000     1.593    compressor/comp/gpc13/lut4_prop1_n_0
    SLICE_X5Y91                                                       r  compressor/comp/gpc13/carry4_inst0/S[1]
    SLICE_X5Y91          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     2.070 r  compressor/comp/gpc13/carry4_inst0/O[3]
                         net (fo=2, routed)           0.706     2.776    compressor/comp/gpc154/stage1_23[0]
    SLICE_X5Y92                                                       r  compressor/comp/gpc154/lut4_prop0/I3
    SLICE_X5Y92          LUT4 (Prop_lut4_I3_O)        0.234     3.010 r  compressor/comp/gpc154/lut4_prop0/O
                         net (fo=1, routed)           0.000     3.010    compressor/comp/gpc154/lut4_prop0_n_0
    SLICE_X5Y92                                                       r  compressor/comp/gpc154/carry4_inst0/S[0]
    SLICE_X5Y92          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.187     3.197 r  compressor/comp/gpc154/carry4_inst0/O[0]
                         net (fo=6, routed)           1.065     4.261    compressor/comp/gpc223/lut6_2_inst1/I1
    SLICE_X4Y89                                                       r  compressor/comp/gpc223/lut6_2_inst1/LUT6/I1
    SLICE_X4Y89          LUT6 (Prop_lut6_I1_O)        0.224     4.485 r  compressor/comp/gpc223/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     4.485    compressor/comp/gpc223/lut6_2_inst1_n_1
    SLICE_X4Y89                                                       r  compressor/comp/gpc223/carry4_inst0/S[1]
    SLICE_X4Y89          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     4.962 r  compressor/comp/gpc223/carry4_inst0/O[3]
                         net (fo=2, routed)           0.721     5.683    compressor/ra/ra/rowadder_0/cascade_fa_38/lut2_gene26_0[3]
    SLICE_X1Y89                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_38/lut2_prop25/I1
    SLICE_X1Y89          LUT2 (Prop_lut2_I1_O)        0.234     5.917 r  compressor/ra/ra/rowadder_0/cascade_fa_38/lut2_prop25/O
                         net (fo=1, routed)           0.000     5.917    compressor/ra/ra/rowadder_0/cascade_fa_38/prop[25]
    SLICE_X1Y89                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_38/carry4_inst6/S[1]
    SLICE_X1Y89          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     6.329 r  compressor/ra/ra/rowadder_0/cascade_fa_38/carry4_inst6/CO[3]
                         net (fo=1, routed)           0.000     6.329    compressor/ra/ra/rowadder_0/cascade_fa_38/carryout[27]
    SLICE_X1Y90                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_38/carry4_inst7/CI
    SLICE_X1Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.418 r  compressor/ra/ra/rowadder_0/cascade_fa_38/carry4_inst7/CO[3]
                         net (fo=1, routed)           0.000     6.418    compressor/ra/ra/rowadder_0/cascade_fa_38/carryout[31]
    SLICE_X1Y91                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_38/carry4_inst8/CI
    SLICE_X1Y91          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     6.577 r  compressor/ra/ra/rowadder_0/cascade_fa_38/carry4_inst8/O[0]
                         net (fo=1, routed)           1.653     8.230    dst32_OBUF[0]
    P17                                                               r  dst32_OBUF[0]_inst/I
    P17                  OBUF (Prop_obuf_I_O)         2.386    10.616 r  dst32_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.616    dst32[0]
    P17                                                               r  dst32[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src21_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst37[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.613ns  (logic 5.467ns (51.512%)  route 5.146ns (48.488%))
  Logic Levels:           13  (CARRY4=7 FDRE=1 LUT2=1 LUT4=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y101         FDRE                         0.000     0.000 r  src21_reg[0]/C
    SLICE_X1Y101         FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src21_reg[0]/Q
                         net (fo=3, routed)           1.155     1.496    compressor/comp/gpc13/src21[0]
    SLICE_X5Y91                                                       r  compressor/comp/gpc13/lut4_prop1/I3
    SLICE_X5Y91          LUT4 (Prop_lut4_I3_O)        0.097     1.593 r  compressor/comp/gpc13/lut4_prop1/O
                         net (fo=1, routed)           0.000     1.593    compressor/comp/gpc13/lut4_prop1_n_0
    SLICE_X5Y91                                                       r  compressor/comp/gpc13/carry4_inst0/S[1]
    SLICE_X5Y91          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     2.070 r  compressor/comp/gpc13/carry4_inst0/O[3]
                         net (fo=2, routed)           0.706     2.776    compressor/comp/gpc154/stage1_23[0]
    SLICE_X5Y92                                                       r  compressor/comp/gpc154/lut4_prop0/I3
    SLICE_X5Y92          LUT4 (Prop_lut4_I3_O)        0.234     3.010 r  compressor/comp/gpc154/lut4_prop0/O
                         net (fo=1, routed)           0.000     3.010    compressor/comp/gpc154/lut4_prop0_n_0
    SLICE_X5Y92                                                       r  compressor/comp/gpc154/carry4_inst0/S[0]
    SLICE_X5Y92          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.187     3.197 r  compressor/comp/gpc154/carry4_inst0/O[0]
                         net (fo=6, routed)           1.065     4.261    compressor/comp/gpc223/lut6_2_inst1/I1
    SLICE_X4Y89                                                       r  compressor/comp/gpc223/lut6_2_inst1/LUT6/I1
    SLICE_X4Y89          LUT6 (Prop_lut6_I1_O)        0.224     4.485 r  compressor/comp/gpc223/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     4.485    compressor/comp/gpc223/lut6_2_inst1_n_1
    SLICE_X4Y89                                                       r  compressor/comp/gpc223/carry4_inst0/S[1]
    SLICE_X4Y89          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     4.962 r  compressor/comp/gpc223/carry4_inst0/O[3]
                         net (fo=2, routed)           0.721     5.683    compressor/ra/ra/rowadder_0/cascade_fa_38/lut2_gene26_0[3]
    SLICE_X1Y89                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_38/lut2_prop25/I1
    SLICE_X1Y89          LUT2 (Prop_lut2_I1_O)        0.234     5.917 r  compressor/ra/ra/rowadder_0/cascade_fa_38/lut2_prop25/O
                         net (fo=1, routed)           0.000     5.917    compressor/ra/ra/rowadder_0/cascade_fa_38/prop[25]
    SLICE_X1Y89                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_38/carry4_inst6/S[1]
    SLICE_X1Y89          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     6.329 r  compressor/ra/ra/rowadder_0/cascade_fa_38/carry4_inst6/CO[3]
                         net (fo=1, routed)           0.000     6.329    compressor/ra/ra/rowadder_0/cascade_fa_38/carryout[27]
    SLICE_X1Y90                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_38/carry4_inst7/CI
    SLICE_X1Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.418 r  compressor/ra/ra/rowadder_0/cascade_fa_38/carry4_inst7/CO[3]
                         net (fo=1, routed)           0.000     6.418    compressor/ra/ra/rowadder_0/cascade_fa_38/carryout[31]
    SLICE_X1Y91                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_38/carry4_inst8/CI
    SLICE_X1Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.507 r  compressor/ra/ra/rowadder_0/cascade_fa_38/carry4_inst8/CO[3]
                         net (fo=1, routed)           0.000     6.507    compressor/ra/ra/rowadder_0/cascade_fa_38/carryout[35]
    SLICE_X1Y92                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_38/carry4_inst9/CI
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     6.737 r  compressor/ra/ra/rowadder_0/cascade_fa_38/carry4_inst9/O[1]
                         net (fo=1, routed)           1.499     8.237    dst37_OBUF[0]
    N17                                                               r  dst37_OBUF[0]_inst/I
    N17                  OBUF (Prop_obuf_I_O)         2.376    10.613 r  dst37_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.613    dst37[0]
    N17                                                               r  dst37[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src7_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst25[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.602ns  (logic 5.283ns (49.831%)  route 5.319ns (50.169%))
  Logic Levels:           13  (CARRY4=7 FDRE=1 LUT2=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y104         FDRE                         0.000     0.000 r  src7_reg[0]/C
    SLICE_X0Y104         FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src7_reg[0]/Q
                         net (fo=3, routed)           1.352     1.693    compressor/comp/gpc1/src7[0]
    SLICE_X4Y84                                                       r  compressor/comp/gpc1/lut4_prop0/I3
    SLICE_X4Y84          LUT4 (Prop_lut4_I3_O)        0.097     1.790 r  compressor/comp/gpc1/lut4_prop0/O
                         net (fo=1, routed)           0.000     1.790    compressor/comp/gpc1/lut4_prop0_n_0
    SLICE_X4Y84                                                       r  compressor/comp/gpc1/carry4_inst0/S[0]
    SLICE_X4Y84          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303     2.093 r  compressor/comp/gpc1/carry4_inst0/O[1]
                         net (fo=4, routed)           0.883     2.976    compressor/comp/gpc145/lut6_2_inst1/I3
    SLICE_X2Y84                                                       r  compressor/comp/gpc145/lut6_2_inst1/LUT6/I3
    SLICE_X2Y84          LUT6 (Prop_lut6_I3_O)        0.225     3.201 r  compressor/comp/gpc145/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     3.201    compressor/comp/gpc145/lut6_2_inst1_n_1
    SLICE_X2Y84                                                       r  compressor/comp/gpc145/carry4_inst0/S[1]
    SLICE_X2Y84          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.481     3.682 r  compressor/comp/gpc145/carry4_inst0/O[3]
                         net (fo=4, routed)           0.424     4.106    compressor/comp/gpc218/lut6_2_inst2/I4
    SLICE_X0Y85                                                       r  compressor/comp/gpc218/lut6_2_inst2/LUT6/I4
    SLICE_X0Y85          LUT6 (Prop_lut6_I4_O)        0.222     4.328 r  compressor/comp/gpc218/lut6_2_inst2/LUT6/O
                         net (fo=1, routed)           0.000     4.328    compressor/comp/gpc218/lut6_2_inst2_n_1
    SLICE_X0Y85                                                       r  compressor/comp/gpc218/carry4_inst0/S[2]
    SLICE_X0Y85          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     4.629 r  compressor/comp/gpc218/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.819     5.449    compressor/ra/ra/rowadder_0/cascade_fa_38/lut2_gene13_0[3]
    SLICE_X1Y86                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_38/lut2_prop13/I1
    SLICE_X1Y86          LUT2 (Prop_lut2_I1_O)        0.097     5.546 r  compressor/ra/ra/rowadder_0/cascade_fa_38/lut2_prop13/O
                         net (fo=1, routed)           0.000     5.546    compressor/ra/ra/rowadder_0/cascade_fa_38/prop[13]
    SLICE_X1Y86                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_38/carry4_inst3/S[1]
    SLICE_X1Y86          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     5.958 r  compressor/ra/ra/rowadder_0/cascade_fa_38/carry4_inst3/CO[3]
                         net (fo=1, routed)           0.000     5.958    compressor/ra/ra/rowadder_0/cascade_fa_38/carryout[15]
    SLICE_X1Y87                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_38/carry4_inst4/CI
    SLICE_X1Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.047 r  compressor/ra/ra/rowadder_0/cascade_fa_38/carry4_inst4/CO[3]
                         net (fo=1, routed)           0.000     6.047    compressor/ra/ra/rowadder_0/cascade_fa_38/carryout[19]
    SLICE_X1Y88                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_38/carry4_inst5/CI
    SLICE_X1Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.136 r  compressor/ra/ra/rowadder_0/cascade_fa_38/carry4_inst5/CO[3]
                         net (fo=1, routed)           0.000     6.136    compressor/ra/ra/rowadder_0/cascade_fa_38/carryout[23]
    SLICE_X1Y89                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_38/carry4_inst6/CI
    SLICE_X1Y89          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     6.366 r  compressor/ra/ra/rowadder_0/cascade_fa_38/carry4_inst6/O[1]
                         net (fo=1, routed)           1.840     8.206    dst25_OBUF[0]
    V15                                                               r  dst25_OBUF[0]_inst/I
    V15                  OBUF (Prop_obuf_I_O)         2.396    10.602 r  dst25_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.602    dst25[0]
    V15                                                               r  dst25[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src21_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst28[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.587ns  (logic 5.240ns (49.493%)  route 5.347ns (50.507%))
  Logic Levels:           11  (CARRY4=5 FDRE=1 LUT2=1 LUT4=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y101         FDRE                         0.000     0.000 r  src21_reg[0]/C
    SLICE_X1Y101         FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src21_reg[0]/Q
                         net (fo=3, routed)           1.155     1.496    compressor/comp/gpc13/src21[0]
    SLICE_X5Y91                                                       r  compressor/comp/gpc13/lut4_prop1/I3
    SLICE_X5Y91          LUT4 (Prop_lut4_I3_O)        0.097     1.593 r  compressor/comp/gpc13/lut4_prop1/O
                         net (fo=1, routed)           0.000     1.593    compressor/comp/gpc13/lut4_prop1_n_0
    SLICE_X5Y91                                                       r  compressor/comp/gpc13/carry4_inst0/S[1]
    SLICE_X5Y91          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     2.070 r  compressor/comp/gpc13/carry4_inst0/O[3]
                         net (fo=2, routed)           0.706     2.776    compressor/comp/gpc154/stage1_23[0]
    SLICE_X5Y92                                                       r  compressor/comp/gpc154/lut4_prop0/I3
    SLICE_X5Y92          LUT4 (Prop_lut4_I3_O)        0.234     3.010 r  compressor/comp/gpc154/lut4_prop0/O
                         net (fo=1, routed)           0.000     3.010    compressor/comp/gpc154/lut4_prop0_n_0
    SLICE_X5Y92                                                       r  compressor/comp/gpc154/carry4_inst0/S[0]
    SLICE_X5Y92          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.187     3.197 r  compressor/comp/gpc154/carry4_inst0/O[0]
                         net (fo=6, routed)           1.065     4.261    compressor/comp/gpc223/lut6_2_inst1/I1
    SLICE_X4Y89                                                       r  compressor/comp/gpc223/lut6_2_inst1/LUT6/I1
    SLICE_X4Y89          LUT6 (Prop_lut6_I1_O)        0.224     4.485 r  compressor/comp/gpc223/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     4.485    compressor/comp/gpc223/lut6_2_inst1_n_1
    SLICE_X4Y89                                                       r  compressor/comp/gpc223/carry4_inst0/S[1]
    SLICE_X4Y89          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     4.962 r  compressor/comp/gpc223/carry4_inst0/O[3]
                         net (fo=2, routed)           0.721     5.683    compressor/ra/ra/rowadder_0/cascade_fa_38/lut2_gene26_0[3]
    SLICE_X1Y89                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_38/lut2_prop25/I1
    SLICE_X1Y89          LUT2 (Prop_lut2_I1_O)        0.234     5.917 r  compressor/ra/ra/rowadder_0/cascade_fa_38/lut2_prop25/O
                         net (fo=1, routed)           0.000     5.917    compressor/ra/ra/rowadder_0/cascade_fa_38/prop[25]
    SLICE_X1Y89                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_38/carry4_inst6/S[1]
    SLICE_X1Y89          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     6.329 r  compressor/ra/ra/rowadder_0/cascade_fa_38/carry4_inst6/CO[3]
                         net (fo=1, routed)           0.000     6.329    compressor/ra/ra/rowadder_0/cascade_fa_38/carryout[27]
    SLICE_X1Y90                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_38/carry4_inst7/CI
    SLICE_X1Y90          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     6.488 r  compressor/ra/ra/rowadder_0/cascade_fa_38/carry4_inst7/O[0]
                         net (fo=1, routed)           1.701     8.189    dst28_OBUF[0]
    T15                                                               r  dst28_OBUF[0]_inst/I
    T15                  OBUF (Prop_obuf_I_O)         2.398    10.587 r  dst28_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.587    dst28[0]
    T15                                                               r  dst28[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src21_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst31[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.565ns  (logic 5.318ns (50.334%)  route 5.247ns (49.666%))
  Logic Levels:           11  (CARRY4=5 FDRE=1 LUT2=1 LUT4=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y101         FDRE                         0.000     0.000 r  src21_reg[0]/C
    SLICE_X1Y101         FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src21_reg[0]/Q
                         net (fo=3, routed)           1.155     1.496    compressor/comp/gpc13/src21[0]
    SLICE_X5Y91                                                       r  compressor/comp/gpc13/lut4_prop1/I3
    SLICE_X5Y91          LUT4 (Prop_lut4_I3_O)        0.097     1.593 r  compressor/comp/gpc13/lut4_prop1/O
                         net (fo=1, routed)           0.000     1.593    compressor/comp/gpc13/lut4_prop1_n_0
    SLICE_X5Y91                                                       r  compressor/comp/gpc13/carry4_inst0/S[1]
    SLICE_X5Y91          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     2.070 r  compressor/comp/gpc13/carry4_inst0/O[3]
                         net (fo=2, routed)           0.706     2.776    compressor/comp/gpc154/stage1_23[0]
    SLICE_X5Y92                                                       r  compressor/comp/gpc154/lut4_prop0/I3
    SLICE_X5Y92          LUT4 (Prop_lut4_I3_O)        0.234     3.010 r  compressor/comp/gpc154/lut4_prop0/O
                         net (fo=1, routed)           0.000     3.010    compressor/comp/gpc154/lut4_prop0_n_0
    SLICE_X5Y92                                                       r  compressor/comp/gpc154/carry4_inst0/S[0]
    SLICE_X5Y92          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.187     3.197 r  compressor/comp/gpc154/carry4_inst0/O[0]
                         net (fo=6, routed)           1.065     4.261    compressor/comp/gpc223/lut6_2_inst1/I1
    SLICE_X4Y89                                                       r  compressor/comp/gpc223/lut6_2_inst1/LUT6/I1
    SLICE_X4Y89          LUT6 (Prop_lut6_I1_O)        0.224     4.485 r  compressor/comp/gpc223/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     4.485    compressor/comp/gpc223/lut6_2_inst1_n_1
    SLICE_X4Y89                                                       r  compressor/comp/gpc223/carry4_inst0/S[1]
    SLICE_X4Y89          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     4.962 r  compressor/comp/gpc223/carry4_inst0/O[3]
                         net (fo=2, routed)           0.721     5.683    compressor/ra/ra/rowadder_0/cascade_fa_38/lut2_gene26_0[3]
    SLICE_X1Y89                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_38/lut2_prop25/I1
    SLICE_X1Y89          LUT2 (Prop_lut2_I1_O)        0.234     5.917 r  compressor/ra/ra/rowadder_0/cascade_fa_38/lut2_prop25/O
                         net (fo=1, routed)           0.000     5.917    compressor/ra/ra/rowadder_0/cascade_fa_38/prop[25]
    SLICE_X1Y89                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_38/carry4_inst6/S[1]
    SLICE_X1Y89          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     6.329 r  compressor/ra/ra/rowadder_0/cascade_fa_38/carry4_inst6/CO[3]
                         net (fo=1, routed)           0.000     6.329    compressor/ra/ra/rowadder_0/cascade_fa_38/carryout[27]
    SLICE_X1Y90                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_38/carry4_inst7/CI
    SLICE_X1Y90          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     6.563 r  compressor/ra/ra/rowadder_0/cascade_fa_38/carry4_inst7/O[3]
                         net (fo=1, routed)           1.601     8.164    dst31_OBUF[0]
    R17                                                               r  dst31_OBUF[0]_inst/I
    R17                  OBUF (Prop_obuf_I_O)         2.401    10.565 r  dst31_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.565    dst31[0]
    R17                                                               r  dst31[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src7_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst13[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.545ns  (logic 4.790ns (45.420%)  route 5.755ns (54.580%))
  Logic Levels:           11  (CARRY4=5 FDRE=1 LUT2=2 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y104         FDRE                         0.000     0.000 r  src7_reg[0]/C
    SLICE_X0Y104         FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src7_reg[0]/Q
                         net (fo=3, routed)           1.352     1.693    compressor/comp/gpc1/src7[0]
    SLICE_X4Y84                                                       r  compressor/comp/gpc1/lut4_prop0/I3
    SLICE_X4Y84          LUT4 (Prop_lut4_I3_O)        0.097     1.790 r  compressor/comp/gpc1/lut4_prop0/O
                         net (fo=1, routed)           0.000     1.790    compressor/comp/gpc1/lut4_prop0_n_0
    SLICE_X4Y84                                                       r  compressor/comp/gpc1/carry4_inst0/S[0]
    SLICE_X4Y84          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303     2.093 r  compressor/comp/gpc1/carry4_inst0/O[1]
                         net (fo=4, routed)           0.883     2.976    compressor/comp/gpc145/lut6_2_inst1/I3
    SLICE_X2Y84                                                       r  compressor/comp/gpc145/lut6_2_inst1/LUT6/I3
    SLICE_X2Y84          LUT6 (Prop_lut6_I3_O)        0.225     3.201 r  compressor/comp/gpc145/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     3.201    compressor/comp/gpc145/lut6_2_inst1_n_1
    SLICE_X2Y84                                                       r  compressor/comp/gpc145/carry4_inst0/S[1]
    SLICE_X2Y84          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.171     3.372 r  compressor/comp/gpc145/carry4_inst0/O[1]
                         net (fo=2, routed)           0.585     3.956    compressor/comp/gpc217/lut2_prop3_0[1]
    SLICE_X0Y84                                                       r  compressor/comp/gpc217/lut2_prop3/I1
    SLICE_X0Y84          LUT2 (Prop_lut2_I1_O)        0.216     4.172 r  compressor/comp/gpc217/lut2_prop3/O
                         net (fo=1, routed)           0.000     4.172    compressor/comp/gpc217/lut2_prop3_n_0
    SLICE_X0Y84                                                       r  compressor/comp/gpc217/carry4_inst0/S[3]
    SLICE_X0Y84          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     4.471 r  compressor/comp/gpc217/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.819     5.291    compressor/ra/ra/rowadder_0/cascade_fa_38/lut2_gene9_0[2]
    SLICE_X1Y85                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_38/lut2_prop9/I1
    SLICE_X1Y85          LUT2 (Prop_lut2_I1_O)        0.097     5.388 r  compressor/ra/ra/rowadder_0/cascade_fa_38/lut2_prop9/O
                         net (fo=1, routed)           0.000     5.388    compressor/ra/ra/rowadder_0/cascade_fa_38/prop[9]
    SLICE_X1Y85                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_38/carry4_inst2/S[1]
    SLICE_X1Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     5.800 r  compressor/ra/ra/rowadder_0/cascade_fa_38/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     5.800    compressor/ra/ra/rowadder_0/cascade_fa_38/carryout[11]
    SLICE_X1Y86                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_38/carry4_inst3/CI
    SLICE_X1Y86          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     6.030 r  compressor/ra/ra/rowadder_0/cascade_fa_38/carry4_inst3/O[1]
                         net (fo=1, routed)           2.117     8.146    dst13_OBUF[0]
    V14                                                               r  dst13_OBUF[0]_inst/I
    V14                  OBUF (Prop_obuf_I_O)         2.399    10.545 r  dst13_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.545    dst13[0]
    V14                                                               r  dst13[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src7_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst16[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.543ns  (logic 5.060ns (47.999%)  route 5.482ns (52.001%))
  Logic Levels:           11  (CARRY4=5 FDRE=1 LUT2=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y104         FDRE                         0.000     0.000 r  src7_reg[0]/C
    SLICE_X0Y104         FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src7_reg[0]/Q
                         net (fo=3, routed)           1.352     1.693    compressor/comp/gpc1/src7[0]
    SLICE_X4Y84                                                       r  compressor/comp/gpc1/lut4_prop0/I3
    SLICE_X4Y84          LUT4 (Prop_lut4_I3_O)        0.097     1.790 r  compressor/comp/gpc1/lut4_prop0/O
                         net (fo=1, routed)           0.000     1.790    compressor/comp/gpc1/lut4_prop0_n_0
    SLICE_X4Y84                                                       r  compressor/comp/gpc1/carry4_inst0/S[0]
    SLICE_X4Y84          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303     2.093 r  compressor/comp/gpc1/carry4_inst0/O[1]
                         net (fo=4, routed)           0.883     2.976    compressor/comp/gpc145/lut6_2_inst1/I3
    SLICE_X2Y84                                                       r  compressor/comp/gpc145/lut6_2_inst1/LUT6/I3
    SLICE_X2Y84          LUT6 (Prop_lut6_I3_O)        0.225     3.201 r  compressor/comp/gpc145/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     3.201    compressor/comp/gpc145/lut6_2_inst1_n_1
    SLICE_X2Y84                                                       r  compressor/comp/gpc145/carry4_inst0/S[1]
    SLICE_X2Y84          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.481     3.682 r  compressor/comp/gpc145/carry4_inst0/O[3]
                         net (fo=4, routed)           0.424     4.106    compressor/comp/gpc218/lut6_2_inst2/I4
    SLICE_X0Y85                                                       r  compressor/comp/gpc218/lut6_2_inst2/LUT6/I4
    SLICE_X0Y85          LUT6 (Prop_lut6_I4_O)        0.222     4.328 r  compressor/comp/gpc218/lut6_2_inst2/LUT6/O
                         net (fo=1, routed)           0.000     4.328    compressor/comp/gpc218/lut6_2_inst2_n_1
    SLICE_X0Y85                                                       r  compressor/comp/gpc218/carry4_inst0/S[2]
    SLICE_X0Y85          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     4.629 r  compressor/comp/gpc218/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.819     5.449    compressor/ra/ra/rowadder_0/cascade_fa_38/lut2_gene13_0[3]
    SLICE_X1Y86                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_38/lut2_prop13/I1
    SLICE_X1Y86          LUT2 (Prop_lut2_I1_O)        0.097     5.546 r  compressor/ra/ra/rowadder_0/cascade_fa_38/lut2_prop13/O
                         net (fo=1, routed)           0.000     5.546    compressor/ra/ra/rowadder_0/cascade_fa_38/prop[13]
    SLICE_X1Y86                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_38/carry4_inst3/S[1]
    SLICE_X1Y86          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     5.958 r  compressor/ra/ra/rowadder_0/cascade_fa_38/carry4_inst3/CO[3]
                         net (fo=1, routed)           0.000     5.958    compressor/ra/ra/rowadder_0/cascade_fa_38/carryout[15]
    SLICE_X1Y87                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_38/carry4_inst4/CI
    SLICE_X1Y87          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     6.117 r  compressor/ra/ra/rowadder_0/cascade_fa_38/carry4_inst4/O[0]
                         net (fo=1, routed)           2.004     8.120    dst16_OBUF[0]
    V10                                                               r  dst16_OBUF[0]_inst/I
    V10                  OBUF (Prop_obuf_I_O)         2.422    10.543 r  dst16_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.543    dst16[0]
    V10                                                               r  dst16[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 src12_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src12_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.202ns  (logic 0.128ns (63.262%)  route 0.074ns (36.738%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y83          FDRE                         0.000     0.000 r  src12_reg[9]/C
    SLICE_X5Y83          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src12_reg[9]/Q
                         net (fo=5, routed)           0.074     0.202    src12[9]
    SLICE_X5Y83          FDRE                                         r  src12_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src18_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src18_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.207ns  (logic 0.141ns (68.045%)  route 0.066ns (31.955%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y91          FDRE                         0.000     0.000 r  src18_reg[7]/C
    SLICE_X7Y91          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src18_reg[7]/Q
                         net (fo=5, routed)           0.066     0.207    src18[7]
    SLICE_X6Y91          FDRE                                         r  src18_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src27_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src27_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.239ns  (logic 0.141ns (58.910%)  route 0.098ns (41.090%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y95          FDRE                         0.000     0.000 r  src27_reg[4]/C
    SLICE_X1Y95          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src27_reg[4]/Q
                         net (fo=5, routed)           0.098     0.239    src27[4]
    SLICE_X3Y95          FDRE                                         r  src27_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src22_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src22_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.240ns  (logic 0.128ns (53.435%)  route 0.112ns (46.565%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y91          FDRE                         0.000     0.000 r  src22_reg[5]/C
    SLICE_X4Y91          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src22_reg[5]/Q
                         net (fo=2, routed)           0.112     0.240    src22[5]
    SLICE_X6Y92          FDRE                                         r  src22_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src23_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src23_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.240ns  (logic 0.128ns (53.412%)  route 0.112ns (46.588%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDRE                         0.000     0.000 r  src23_reg[1]/C
    SLICE_X4Y94          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src23_reg[1]/Q
                         net (fo=5, routed)           0.112     0.240    src23[1]
    SLICE_X7Y94          FDRE                                         r  src23_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src21_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src21_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.245ns  (logic 0.128ns (52.269%)  route 0.117ns (47.731%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDRE                         0.000     0.000 r  src21_reg[9]/C
    SLICE_X3Y89          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src21_reg[9]/Q
                         net (fo=5, routed)           0.117     0.245    src21[9]
    SLICE_X3Y89          FDRE                                         r  src21_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src12_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src12_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.246ns  (logic 0.128ns (52.036%)  route 0.118ns (47.964%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y83          FDRE                         0.000     0.000 r  src12_reg[11]/C
    SLICE_X5Y83          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src12_reg[11]/Q
                         net (fo=2, routed)           0.118     0.246    src12[11]
    SLICE_X5Y84          FDRE                                         r  src12_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src19_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src19_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.246ns  (logic 0.141ns (57.298%)  route 0.105ns (42.702%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y89          FDRE                         0.000     0.000 r  src19_reg[12]/C
    SLICE_X1Y89          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src19_reg[12]/Q
                         net (fo=5, routed)           0.105     0.246    src19[12]
    SLICE_X3Y90          FDRE                                         r  src19_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src25_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src25_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.249ns  (logic 0.128ns (51.376%)  route 0.121ns (48.624%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y96          FDRE                         0.000     0.000 r  src25_reg[1]/C
    SLICE_X4Y96          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src25_reg[1]/Q
                         net (fo=5, routed)           0.121     0.249    src25[1]
    SLICE_X4Y96          FDRE                                         r  src25_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src15_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src15_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.250ns  (logic 0.128ns (51.239%)  route 0.122ns (48.761%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y86          FDRE                         0.000     0.000 r  src15_reg[4]/C
    SLICE_X4Y86          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src15_reg[4]/Q
                         net (fo=5, routed)           0.122     0.250    src15[4]
    SLICE_X4Y86          FDRE                                         r  src15_reg[5]/D
  -------------------------------------------------------------------    -------------------





