  **** HLS Build v2025.1 6135595
Sourcing Tcl script '/home/goodkook/ETRI050_DesignKit/devel/Projects/HLS/fxp_sqrt_top/Vitis-HLS.tcl'
fxp_sqrt_top
-DHW_STYLE
./c_untimed/fxp_sqrt_top.cpp
INFO: [HLS 200-1510] Running: open_project fxp_sqrt_top 
WARNING: [HLS 200-2182] The 'fxp_sqrt_top' project will not automatically appear within Vitis IDE workspaces and is meant only for TCL batch use.  Please use open_component instead of open_project/open_solution to generate Vitis IDE compatible component files and directory structure.
Resolution: For help on HLS 200-2182 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-2182.html
INFO: [HLS 200-10] Creating and opening solution '/home/goodkook/ETRI050_DesignKit/devel/Projects/HLS/fxp_sqrt_top/fxp_sqrt_top'.
INFO: [HLS 200-1510] Running: set_top fxp_sqrt_top 
INFO: [HLS 200-1510] Running: add_files ./c_untimed/fxp_sqrt_top.cpp -cflags -DHW_STYLE 
INFO: [HLS 200-10] Adding design file './c_untimed/fxp_sqrt_top.cpp' to the project
INFO: [HLS 200-1510] Running: open_solution hls_component -flow_target vivado 
INFO: [HLS 200-10] Creating and opening solution '/home/goodkook/ETRI050_DesignKit/devel/Projects/HLS/fxp_sqrt_top/fxp_sqrt_top/hls_component'.
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1510] Running: set_part xa7a100tcsg324-2I 
INFO: [HLS 200-1611] Setting target device to 'xa7a100t-csg324-2I'
INFO: [HLS 200-1510] Running: create_clock -period 1000 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 1000ns.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.26 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.3 seconds; current allocated memory: 219.211 MB.
INFO: [HLS 200-10] Analyzing design file 'c_untimed/fxp_sqrt_top.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.5 seconds. CPU system time: 0.32 seconds. Elapsed time: 1.84 seconds; current allocated memory: 221.027 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 2,015 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details (/home/goodkook/ETRI050_DesignKit/devel/Projects/HLS/fxp_sqrt_top/fxp_sqrt_top/hls_component/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 95 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details (/home/goodkook/ETRI050_DesignKit/devel/Projects/HLS/fxp_sqrt_top/fxp_sqrt_top/hls_component/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 77 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details (/home/goodkook/ETRI050_DesignKit/devel/Projects/HLS/fxp_sqrt_top/fxp_sqrt_top/hls_component/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 67 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details (/home/goodkook/ETRI050_DesignKit/devel/Projects/HLS/fxp_sqrt_top/fxp_sqrt_top/hls_component/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 60 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details (/home/goodkook/ETRI050_DesignKit/devel/Projects/HLS/fxp_sqrt_top/fxp_sqrt_top/hls_component/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 60 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details (/home/goodkook/ETRI050_DesignKit/devel/Projects/HLS/fxp_sqrt_top/fxp_sqrt_top/hls_component/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 60 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details (/home/goodkook/ETRI050_DesignKit/devel/Projects/HLS/fxp_sqrt_top/fxp_sqrt_top/hls_component/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 60 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details (/home/goodkook/ETRI050_DesignKit/devel/Projects/HLS/fxp_sqrt_top/fxp_sqrt_top/hls_component/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 60 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details (/home/goodkook/ETRI050_DesignKit/devel/Projects/HLS/fxp_sqrt_top/fxp_sqrt_top/hls_component/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 62 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details (/home/goodkook/ETRI050_DesignKit/devel/Projects/HLS/fxp_sqrt_top/fxp_sqrt_top/hls_component/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 62 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details (/home/goodkook/ETRI050_DesignKit/devel/Projects/HLS/fxp_sqrt_top/fxp_sqrt_top/hls_component/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 60 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details (/home/goodkook/ETRI050_DesignKit/devel/Projects/HLS/fxp_sqrt_top/fxp_sqrt_top/hls_component/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 60 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details (/home/goodkook/ETRI050_DesignKit/devel/Projects/HLS/fxp_sqrt_top/fxp_sqrt_top/hls_component/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 60 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details (/home/goodkook/ETRI050_DesignKit/devel/Projects/HLS/fxp_sqrt_top/fxp_sqrt_top/hls_component/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 63 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details (/home/goodkook/ETRI050_DesignKit/devel/Projects/HLS/fxp_sqrt_top/fxp_sqrt_top/hls_component/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 66 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details (/home/goodkook/ETRI050_DesignKit/devel/Projects/HLS/fxp_sqrt_top/fxp_sqrt_top/hls_component/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 214-178] Inlining function 'void fxp_sqrt<28, 4, 24, 8>(ap_ufixed<28, 4, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<24, 8, (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'fxp_sqrt_top(ap_ufixed<24, 8, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (c_untimed/fxp_sqrt_top.cpp:20:0)
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_104_1> at c_untimed/fxp_sqrt.h:104:23 
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1.3 seconds. CPU system time: 0.42 seconds. Elapsed time: 6.42 seconds; current allocated memory: 230.750 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 230.750 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0 seconds; current allocated memory: 230.863 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 230.863 MB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (c_untimed/fxp_sqrt.h:88:17) to (c_untimed/fxp_sqrt.h:104:23) in function 'fxp_sqrt_top'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 252.133 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 252.496 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fxp_sqrt_top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_104_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_104_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.04 seconds; current allocated memory: 253.551 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 253.551 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fxp_sqrt_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 253.551 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 253.551 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1' pipeline 'VITIS_LOOP_104_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 253.551 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fxp_sqrt_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'fxp_sqrt_top/in_val' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'fxp_sqrt_top' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'fxp_sqrt_top'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 253.551 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 255.051 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.14 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.17 seconds; current allocated memory: 256.031 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for fxp_sqrt_top.
INFO: [VLOG 209-307] Generating Verilog RTL for fxp_sqrt_top.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 110.12 MHz
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:09; Allocated memory: 36.820 MB.
INFO: [HLS 200-1915] Writing HLS config ini file ./fxp_sqrt_top.cfg
INFO: [HLS 200-112] Total CPU user time: 4.33 seconds. Total CPU system time: 1.03 seconds. Total elapsed time: 10.09 seconds; peak allocated memory: 256.031 MB.
INFO: [vitis-run 60-791] Total elapsed time: 0h 0m 11s
INFO: [vitis-run 60-1662] Stopping dispatch session having empty uuid.
