{
  "SolutionType": "OPTIMAL",
  "LockAllDestIds": false,
  "LogicalInstances": [
    {
      "Name": "versal_gen1_platform_i/ConfigNoc/inst/M00_AXI_nsu/bd_e015_M00_AXI_nsu_0_top_INST/NOC_NSU128_INST",
      "DesignName": "/ConfigNoc/M00_AXI",
      "IsMaster": false,
      "CompType": "AIE_NSU",
      "Protocol": "AXI_MM",
      "SysAddresses": [
        {
          "Base": "0x20000000000",
          "Size": "0x100000000"
        }
      ],
      "SimMetaData": {
        "IPName": "bd_e015_M00_AXI_nsu_0"
      },
      "ExternalConn": "versal_gen1_platform_i/ConfigNoc/inst/S00_INI versal_gen1_platform_i/Master_NoC/inst/M06_INI"
    },
    {
      "Name": "versal_gen1_platform_i/Master_NoC/inst/S00_AXI_nmu/bd_9fac_S00_AXI_nmu_0_top_INST/NOC2_NMU128_INST",
      "DesignName": "/Master_NoC/S00_AXI",
      "IsMaster": true,
      "CompType": "PS_CCI_NMU_2",
      "Protocol": "AXI_MM",
      "ReadTC": "BE",
      "WriteTC": "BE",
      "SysAddresses": [],
      "SimMetaData": {
        "IPName": "bd_9fac_S00_AXI_nmu_0"
      }
    },
    {
      "Name": "versal_gen1_platform_i/Master_NoC/inst/S01_AXI_nmu/bd_9fac_S01_AXI_nmu_0_top_INST/NOC2_NMU128_INST",
      "DesignName": "/Master_NoC/S01_AXI",
      "IsMaster": true,
      "CompType": "PS_CCI_NMU_2",
      "Protocol": "AXI_MM",
      "ReadTC": "BE",
      "WriteTC": "BE",
      "SysAddresses": [],
      "SimMetaData": {
        "IPName": "bd_9fac_S01_AXI_nmu_0"
      }
    },
    {
      "Name": "versal_gen1_platform_i/Master_NoC/inst/S02_AXI_nmu/bd_9fac_S02_AXI_nmu_0_top_INST/NOC2_NMU128_INST",
      "DesignName": "/Master_NoC/S02_AXI",
      "IsMaster": true,
      "CompType": "PS_CCI_NMU_2",
      "Protocol": "AXI_MM",
      "ReadTC": "BE",
      "WriteTC": "BE",
      "SysAddresses": [],
      "SimMetaData": {
        "IPName": "bd_9fac_S02_AXI_nmu_0"
      }
    },
    {
      "Name": "versal_gen1_platform_i/Master_NoC/inst/S03_AXI_nmu/bd_9fac_S03_AXI_nmu_0_top_INST/NOC2_NMU128_INST",
      "DesignName": "/Master_NoC/S03_AXI",
      "IsMaster": true,
      "CompType": "PS_CCI_NMU_2",
      "Protocol": "AXI_MM",
      "ReadTC": "BE",
      "WriteTC": "BE",
      "SysAddresses": [],
      "SimMetaData": {
        "IPName": "bd_9fac_S03_AXI_nmu_0"
      }
    },
    {
      "Name": "versal_gen1_platform_i/Master_NoC/inst/S04_AXI_nmu/bd_9fac_S04_AXI_nmu_0_top_INST/NOC2_NMU128_INST",
      "DesignName": "/Master_NoC/S04_AXI",
      "IsMaster": true,
      "CompType": "PS_NCI_NMU_2",
      "Protocol": "AXI_MM",
      "ReadTC": "BE",
      "WriteTC": "BE",
      "SysAddresses": [],
      "SimMetaData": {
        "IPName": "bd_9fac_S04_AXI_nmu_0"
      }
    },
    {
      "Name": "versal_gen1_platform_i/Master_NoC/inst/S05_AXI_nmu/bd_9fac_S05_AXI_nmu_0_top_INST/NOC2_NMU128_INST",
      "DesignName": "/Master_NoC/S05_AXI",
      "IsMaster": true,
      "CompType": "PS_NCI_NMU_2",
      "Protocol": "AXI_MM",
      "ReadTC": "BE",
      "WriteTC": "BE",
      "SysAddresses": [],
      "SimMetaData": {
        "IPName": "bd_9fac_S05_AXI_nmu_0"
      }
    },
    {
      "Name": "versal_gen1_platform_i/Master_NoC/inst/S06_AXI_rpu/bd_9fac_S06_AXI_rpu_0_top_INST/NOC2_NMU128_INST",
      "DesignName": "/Master_NoC/S06_AXI",
      "IsMaster": true,
      "CompType": "RPU_NMU_2",
      "Protocol": "AXI_MM",
      "ReadTC": "BE",
      "WriteTC": "BE",
      "SysAddresses": [],
      "SimMetaData": {
        "IPName": "bd_9fac_S06_AXI_rpu_0"
      }
    },
    {
      "Name": "versal_gen1_platform_i/Master_NoC/inst/S07_AXI_nmu/bd_9fac_S07_AXI_nmu_0_top_INST/NOC2_NMU128_INST",
      "DesignName": "/Master_NoC/S07_AXI",
      "IsMaster": true,
      "CompType": "PMC_NMU_2",
      "Protocol": "AXI_MM",
      "ReadTC": "BE",
      "WriteTC": "BE",
      "SysAddresses": [],
      "SimMetaData": {
        "IPName": "bd_9fac_S07_AXI_nmu_0"
      }
    },
    {
      "Name": "versal_gen1_platform_i/NoC_C0_C1/inst/MC0_ddrc/inst/noc_ddr5_phy/inst/DDRMC5_COMP",
      "DesignName": "/NoC_C0_C1/ddrmc",
      "IsMaster": false,
      "CompType": "DDR5E",
      "Protocol": "AXI_MM",
      "Ports": [
        "PORT0",
        "PORT1"
      ],
      "InterleaveSize": 128,
      "InterleaveSel": 4,
      "SysAddresses": [
        {
          "Base": "0x0",
          "Size": "0x80000000"
        },
        {
          "Base": "0x800000000",
          "Size": "0x180000000"
        }
      ],
      "MemoryParams": {
        "Component_Name": "bd_04ff_MC0_ddrc_0",
        "DDRMC5_CONTROLLERTYPE": "LPDDR5_SDRAM",
        "DDRMC5_DATA_WIDTH": "16",
        "DDRMC5_F0_TCK": "1250",
        "DDRMC5_F1_TCK": "1250",
        "DDRMC5_MEMORY_DENSITY": "2GB",
        "DDRMC5_NUM_CH": "2",
        "MC_CHAN_REGION0": "DDR_CH0_LEGACY",
        "MC_CHAN_REGION0_BASEADDR": "0x0",
        "MC_CHAN_REGION0_RANGE": "0x80000000",
        "MC_CHAN_REGION1": "DDR_CH0_MED",
        "MC_CHAN_REGION1_BASEADDR": "0x800000000",
        "MC_CHAN_REGION1_RANGE": "0x800000000",
        "MC_MEMORY_CAPACITY": "4GB"
      },
      "ExternalConn": "versal_gen1_platform_i/NoC_C0_C1/inst/DDR_INI[0] versal_gen1_platform_i/Master_NoC/inst/M00_INI[0] versal_gen1_platform_i/NoC_C0_C1/inst/S01_INI[0] versal_gen1_platform_i/Master_NoC/inst/M01_INI[0] versal_gen1_platform_i/NoC_C0_C1/inst/S02_INI[0] versal_gen1_platform_i/Master_NoC/inst/M02_INI[0] versal_gen1_platform_i/NoC_C0_C1/inst/S03_INI[0] versal_gen1_platform_i/Master_NoC/inst/M03_INI[0] versal_gen1_platform_i/NoC_C0_C1/inst/S04_INI[0] versal_gen1_platform_i/aggr_noc/inst/M02_INI[0], versal_gen1_platform_i/NoC_C0_C1/inst/DDR_INI[1] versal_gen1_platform_i/Master_NoC/inst/M00_INI[1] versal_gen1_platform_i/NoC_C0_C1/inst/S01_INI[1] versal_gen1_platform_i/Master_NoC/inst/M01_INI[1] versal_gen1_platform_i/NoC_C0_C1/inst/S02_INI[1] versal_gen1_platform_i/Master_NoC/inst/M02_INI[1] versal_gen1_platform_i/NoC_C0_C1/inst/S03_INI[1] versal_gen1_platform_i/Master_NoC/inst/M03_INI[1] versal_gen1_platform_i/NoC_C0_C1/inst/S04_INI[1] versal_gen1_platform_i/aggr_noc/inst/M02_INI[1]"
    },
    {
      "Name": "versal_gen1_platform_i/NoC_C0_C1/inst/MC1_ddrc/inst/noc_ddr5_phy/inst/DDRMC5_COMP",
      "DesignName": "/NoC_C0_C1/ddrmc",
      "IsMaster": false,
      "CompType": "DDR5E",
      "Protocol": "AXI_MM",
      "Ports": [
        "PORT0",
        "PORT1"
      ],
      "InterleaveSize": 128,
      "InterleaveSel": 4,
      "SysAddresses": [
        {
          "Base": "0x0",
          "Size": "0x80000000"
        },
        {
          "Base": "0x800000000",
          "Size": "0x180000000"
        }
      ],
      "MemoryParams": {
        "Component_Name": "bd_04ff_MC1_ddrc_0",
        "DDRMC5_CONTROLLERTYPE": "LPDDR5_SDRAM",
        "DDRMC5_DATA_WIDTH": "16",
        "DDRMC5_F0_TCK": "1250",
        "DDRMC5_F1_TCK": "1250",
        "DDRMC5_MEMORY_DENSITY": "2GB",
        "DDRMC5_NUM_CH": "2",
        "MC_CHAN_REGION0": "DDR_CH0_LEGACY",
        "MC_CHAN_REGION0_BASEADDR": "0x0",
        "MC_CHAN_REGION0_RANGE": "0x80000000",
        "MC_CHAN_REGION1": "DDR_CH0_MED",
        "MC_CHAN_REGION1_BASEADDR": "0x800000000",
        "MC_CHAN_REGION1_RANGE": "0x800000000",
        "MC_MEMORY_CAPACITY": "4GB"
      },
      "ExternalConn": "versal_gen1_platform_i/NoC_C0_C1/inst/DDR_INI[1] versal_gen1_platform_i/Master_NoC/inst/M00_INI[1] versal_gen1_platform_i/NoC_C0_C1/inst/S01_INI[1] versal_gen1_platform_i/Master_NoC/inst/M01_INI[1] versal_gen1_platform_i/NoC_C0_C1/inst/S02_INI[1] versal_gen1_platform_i/Master_NoC/inst/M02_INI[1] versal_gen1_platform_i/NoC_C0_C1/inst/S03_INI[1] versal_gen1_platform_i/Master_NoC/inst/M03_INI[1] versal_gen1_platform_i/NoC_C0_C1/inst/S04_INI[1] versal_gen1_platform_i/aggr_noc/inst/M02_INI[1], versal_gen1_platform_i/NoC_C0_C1/inst/DDR_INI[1] versal_gen1_platform_i/Master_NoC/inst/M00_INI[1] versal_gen1_platform_i/NoC_C0_C1/inst/S01_INI[1] versal_gen1_platform_i/Master_NoC/inst/M01_INI[1] versal_gen1_platform_i/NoC_C0_C1/inst/S02_INI[1] versal_gen1_platform_i/Master_NoC/inst/M02_INI[1] versal_gen1_platform_i/NoC_C0_C1/inst/S03_INI[1] versal_gen1_platform_i/Master_NoC/inst/M03_INI[1] versal_gen1_platform_i/NoC_C0_C1/inst/S04_INI[1] versal_gen1_platform_i/aggr_noc/inst/M02_INI[1]"
    },
    {
      "Name": "versal_gen1_platform_i/NoC_C2/inst/MC0_ddrc/inst/noc_ddr5_phy/inst/DDRMC5_COMP",
      "DesignName": "/NoC_C2/ddrmc",
      "IsMaster": false,
      "CompType": "DDR5E",
      "Protocol": "AXI_MM",
      "Ports": [
        "PORT1"
      ],
      "SysAddresses": [
        {
          "Base": "0x50000000000",
          "Size": "0x100000000"
        }
      ],
      "MemoryParams": {
        "Component_Name": "bd_1178_MC0_ddrc_0",
        "DDRMC5_CONTROLLERTYPE": "LPDDR5_SDRAM",
        "DDRMC5_DATA_WIDTH": "32",
        "DDRMC5_DEVICE_TYPE": "Components",
        "DDRMC5_F0_TCK": "938",
        "DDRMC5_F1_TCK": "938",
        "DDRMC5_MEMORY_DENSITY": "4GB",
        "DDRMC5_NUM_CH": "1",
        "MC_CHAN_REGION0": "DDR_CH1",
        "MC_CHAN_REGION0_BASEADDR": "0x50000000000",
        "MC_CHAN_REGION0_RANGE": "0x8000000000",
        "MC_MEMORY_CAPACITY": "4GB"
      },
      "ExternalConn": "versal_gen1_platform_i/NoC_C2/inst/DDR_INI[0] versal_gen1_platform_i/aggr_noc/inst/M00_INI[0], versal_gen1_platform_i/NoC_C2/inst/DDR_INI[0] versal_gen1_platform_i/Master_NoC/inst/M04_INI[0]"
    },
    {
      "Name": "versal_gen1_platform_i/NoC_C3/inst/MC0_ddrc/inst/noc_ddr5_phy/inst/DDRMC5_COMP",
      "DesignName": "/NoC_C3/ddrmc",
      "IsMaster": false,
      "CompType": "DDR5E",
      "Protocol": "AXI_MM",
      "Ports": [
        "PORT1"
      ],
      "SysAddresses": [
        {
          "Base": "0x60000000000",
          "Size": "0x100000000"
        }
      ],
      "MemoryParams": {
        "Component_Name": "bd_d129_MC0_ddrc_0",
        "DDRMC5_CONTROLLERTYPE": "LPDDR5_SDRAM",
        "DDRMC5_DATA_WIDTH": "32",
        "DDRMC5_F0_TCK": "938",
        "DDRMC5_F1_TCK": "938",
        "DDRMC5_MEMORY_DENSITY": "4GB",
        "DDRMC5_NUM_CH": "1",
        "MC_CHAN_REGION0": "DDR_CH2",
        "MC_CHAN_REGION0_BASEADDR": "0x60000000000",
        "MC_CHAN_REGION0_RANGE": "0x8000000000",
        "MC_MEMORY_CAPACITY": "4GB"
      },
      "ExternalConn": "versal_gen1_platform_i/NoC_C3/inst/DDR_INI[0] versal_gen1_platform_i/aggr_noc/inst/M01_INI[0], versal_gen1_platform_i/NoC_C3/inst/DDR_INI[0] versal_gen1_platform_i/Master_NoC/inst/M05_INI[0]"
    }
  ],
  "Paths": [
    {
      "Phase": 0,
      "From": "versal_gen1_platform_i/Master_NoC/inst/S00_AXI_nmu/bd_9fac_S00_AXI_nmu_0_top_INST/NOC2_NMU128_INST",
      "FromLocked": false,
      "To": "versal_gen1_platform_i/ConfigNoc/inst/M00_AXI_nsu/bd_e015_M00_AXI_nsu_0_top_INST/NOC_NSU128_INST",
      "ToLocked": false,
      "Port": "PORT0",
      "ReadTC": "BE",
      "WriteTC": "BE",
      "ReadBW": 500,
      "WriteBW": 500,
      "ReadAchievedBW": 500,
      "WriteAchievedBW": 500,
      "ReadLatency": 300,
      "WriteLatency": 300,
      "ReadBestPossibleLatency": 300,
      "WriteBestPossibleLatency": 300,
      "PathLocked": true,
      "Nets": [
        {
          "PhyInstanceStart": "NOC2_NMU128_X7Y0",
          "PhyInstanceEnd": "NOC_NSU128_X4Y0",
          "VC": 5,
          "CommType": "WRITE",
          "Connections": [
            "NOC2_NMU128_X7Y0",
            "req_out",
            "NOC2_NPS5555_X7Y2",
            "port1_in",
            "NOC2_NPS5555_X7Y2",
            "port2_out",
            "NOC2_NPS5555_X8Y2",
            "port0_in",
            "NOC2_NPS5555_X8Y2",
            "port2_out",
            "NOC2_NPS5555_X17Y0",
            "port0_in",
            "NOC2_NPS5555_X17Y0",
            "port1_out",
            "NOC2_NPS5555_X19Y4",
            "port2_in",
            "NOC2_NPS5555_X19Y4",
            "port1_out",
            "NOC2_NPS5555_X19Y3",
            "port1_in",
            "NOC2_NPS5555_X19Y3",
            "port2_out",
            "NOC2_NPS5555_X19Y5",
            "port0_in",
            "NOC2_NPS5555_X19Y5",
            "port2_out",
            "NOC2_NPS5555_X19Y7",
            "port0_in",
            "NOC2_NPS5555_X19Y7",
            "port2_out",
            "NOC2_NPS5555_X19Y9",
            "port0_in",
            "NOC2_NPS5555_X19Y9",
            "port2_out",
            "NOC2_NPS5555_X19Y11",
            "port0_in",
            "NOC2_NPS5555_X19Y11",
            "port2_out",
            "NOC2_NPS5555_X19Y13",
            "port0_in",
            "NOC2_NPS5555_X19Y13",
            "port2_out",
            "NOC2_NPS5555_X19Y15",
            "port0_in",
            "NOC2_NPS5555_X19Y15",
            "port2_out",
            "NOC2_NPS5555_X19Y17",
            "port0_in",
            "NOC2_NPS5555_X19Y17",
            "port2_out",
            "NOC_NPS5555_X3Y1",
            "port1_in",
            "NOC_NPS5555_X3Y1",
            "port0_out",
            "NOC_NPS5555_X2Y1",
            "port2_in",
            "NOC_NPS5555_X2Y1",
            "port1_out",
            "NOC_NSU128_X4Y0",
            "req"
          ],
          "RequiredBW": 625,
          "AchievedBW": 625,
          "RequiredLatency": 300,
          "AchievedLatency": 38
        },
        {
          "PhyInstanceStart": "NOC_NSU128_X4Y0",
          "PhyInstanceEnd": "NOC2_NMU128_X7Y0",
          "VC": 7,
          "CommType": "WRITE_RESP",
          "Connections": [
            "NOC_NSU128_X4Y0",
            "resp",
            "NOC_NPS5555_X2Y1",
            "port1_in",
            "NOC_NPS5555_X2Y1",
            "port2_out",
            "NOC_NPS5555_X3Y1",
            "port0_in",
            "NOC_NPS5555_X3Y1",
            "port1_out",
            "NOC2_NPS5555_X19Y17",
            "port2_in",
            "NOC2_NPS5555_X19Y17",
            "port0_out",
            "NOC2_NPS5555_X19Y15",
            "port2_in",
            "NOC2_NPS5555_X19Y15",
            "port1_out",
            "NOC2_NPS5555_X19Y16",
            "port1_in",
            "NOC2_NPS5555_X19Y16",
            "port2_out",
            "NOC2_NPS5555_X19Y14",
            "port0_in",
            "NOC2_NPS5555_X19Y14",
            "port2_out",
            "NOC2_NPS5555_X19Y12",
            "port0_in",
            "NOC2_NPS5555_X19Y12",
            "port2_out",
            "NOC2_NPS5555_X19Y10",
            "port0_in",
            "NOC2_NPS5555_X19Y10",
            "port2_out",
            "NOC2_NPS5555_X19Y8",
            "port0_in",
            "NOC2_NPS5555_X19Y8",
            "port2_out",
            "NOC2_NPS5555_X19Y6",
            "port0_in",
            "NOC2_NPS5555_X19Y6",
            "port2_out",
            "NOC2_NPS5555_X19Y4",
            "port0_in",
            "NOC2_NPS5555_X19Y4",
            "port2_out",
            "NOC2_NPS5555_X17Y0",
            "port1_in",
            "NOC2_NPS5555_X17Y0",
            "port0_out",
            "NOC2_NPS5555_X8Y2",
            "port2_in",
            "NOC2_NPS5555_X8Y2",
            "port0_out",
            "NOC2_NPS5555_X7Y2",
            "port2_in",
            "NOC2_NPS5555_X7Y2",
            "port1_out",
            "NOC2_NMU128_X7Y0",
            "resp_in"
          ],
          "RequiredBW": 125,
          "AchievedBW": 125,
          "RequiredLatency": 300,
          "AchievedLatency": 38
        },
        {
          "PhyInstanceStart": "NOC_NSU128_X4Y0",
          "PhyInstanceEnd": "NOC2_NMU128_X7Y0",
          "VC": 6,
          "CommType": "READ",
          "Connections": [
            "NOC_NSU128_X4Y0",
            "resp",
            "NOC_NPS5555_X2Y1",
            "port1_in",
            "NOC_NPS5555_X2Y1",
            "port2_out",
            "NOC_NPS5555_X3Y1",
            "port0_in",
            "NOC_NPS5555_X3Y1",
            "port1_out",
            "NOC2_NPS5555_X19Y17",
            "port2_in",
            "NOC2_NPS5555_X19Y17",
            "port0_out",
            "NOC2_NPS5555_X19Y15",
            "port2_in",
            "NOC2_NPS5555_X19Y15",
            "port1_out",
            "NOC2_NPS5555_X19Y16",
            "port1_in",
            "NOC2_NPS5555_X19Y16",
            "port2_out",
            "NOC2_NPS5555_X19Y14",
            "port0_in",
            "NOC2_NPS5555_X19Y14",
            "port2_out",
            "NOC2_NPS5555_X19Y12",
            "port0_in",
            "NOC2_NPS5555_X19Y12",
            "port2_out",
            "NOC2_NPS5555_X19Y10",
            "port0_in",
            "NOC2_NPS5555_X19Y10",
            "port2_out",
            "NOC2_NPS5555_X19Y8",
            "port0_in",
            "NOC2_NPS5555_X19Y8",
            "port2_out",
            "NOC2_NPS5555_X19Y6",
            "port0_in",
            "NOC2_NPS5555_X19Y6",
            "port2_out",
            "NOC2_NPS5555_X19Y4",
            "port0_in",
            "NOC2_NPS5555_X19Y4",
            "port2_out",
            "NOC2_NPS5555_X17Y0",
            "port1_in",
            "NOC2_NPS5555_X17Y0",
            "port0_out",
            "NOC2_NPS5555_X8Y2",
            "port2_in",
            "NOC2_NPS5555_X8Y2",
            "port0_out",
            "NOC2_NPS5555_X7Y2",
            "port2_in",
            "NOC2_NPS5555_X7Y2",
            "port1_out",
            "NOC2_NMU128_X7Y0",
            "resp_in"
          ],
          "RequiredBW": 500,
          "AchievedBW": 500,
          "RequiredLatency": 300,
          "AchievedLatency": 38
        },
        {
          "PhyInstanceStart": "NOC2_NMU128_X7Y0",
          "PhyInstanceEnd": "NOC_NSU128_X4Y0",
          "VC": 0,
          "CommType": "READ_REQ",
          "Connections": [
            "NOC2_NMU128_X7Y0",
            "req_out",
            "NOC2_NPS5555_X7Y2",
            "port1_in",
            "NOC2_NPS5555_X7Y2",
            "port2_out",
            "NOC2_NPS5555_X8Y2",
            "port0_in",
            "NOC2_NPS5555_X8Y2",
            "port2_out",
            "NOC2_NPS5555_X17Y0",
            "port0_in",
            "NOC2_NPS5555_X17Y0",
            "port1_out",
            "NOC2_NPS5555_X19Y4",
            "port2_in",
            "NOC2_NPS5555_X19Y4",
            "port1_out",
            "NOC2_NPS5555_X19Y3",
            "port1_in",
            "NOC2_NPS5555_X19Y3",
            "port2_out",
            "NOC2_NPS5555_X19Y5",
            "port0_in",
            "NOC2_NPS5555_X19Y5",
            "port2_out",
            "NOC2_NPS5555_X19Y7",
            "port0_in",
            "NOC2_NPS5555_X19Y7",
            "port2_out",
            "NOC2_NPS5555_X19Y9",
            "port0_in",
            "NOC2_NPS5555_X19Y9",
            "port2_out",
            "NOC2_NPS5555_X19Y11",
            "port0_in",
            "NOC2_NPS5555_X19Y11",
            "port2_out",
            "NOC2_NPS5555_X19Y13",
            "port0_in",
            "NOC2_NPS5555_X19Y13",
            "port2_out",
            "NOC2_NPS5555_X19Y15",
            "port0_in",
            "NOC2_NPS5555_X19Y15",
            "port2_out",
            "NOC2_NPS5555_X19Y17",
            "port0_in",
            "NOC2_NPS5555_X19Y17",
            "port2_out",
            "NOC_NPS5555_X3Y1",
            "port1_in",
            "NOC_NPS5555_X3Y1",
            "port0_out",
            "NOC_NPS5555_X2Y1",
            "port2_in",
            "NOC_NPS5555_X2Y1",
            "port1_out",
            "NOC_NSU128_X4Y0",
            "req"
          ],
          "RequiredBW": 125,
          "AchievedBW": 125,
          "RequiredLatency": 300,
          "AchievedLatency": 38
        }
      ]
    },
    {
      "Phase": 0,
      "From": "versal_gen1_platform_i/Master_NoC/inst/S00_AXI_nmu/bd_9fac_S00_AXI_nmu_0_top_INST/NOC2_NMU128_INST",
      "FromLocked": false,
      "To": "versal_gen1_platform_i/NoC_C2/inst/MC0_ddrc/inst/noc_ddr5_phy/inst/DDRMC5_COMP",
      "ToLocked": false,
      "Port": "PORT1",
      "ReadTC": "BE",
      "WriteTC": "BE",
      "ReadBW": 500,
      "WriteBW": 500,
      "ReadAchievedBW": 500,
      "WriteAchievedBW": 500,
      "ReadLatency": 300,
      "WriteLatency": 300,
      "ReadBestPossibleLatency": 300,
      "WriteBestPossibleLatency": 300,
      "PathLocked": true,
      "Nets": [
        {
          "PhyInstanceStart": "NOC2_NMU128_X7Y0",
          "PhyInstanceEnd": "DDRMC5E_X2Y0",
          "VC": 5,
          "CommType": "WRITE",
          "Connections": [
            "NOC2_NMU128_X7Y0",
            "req_out",
            "NOC2_NPS5555_X7Y2",
            "port1_in",
            "NOC2_NPS5555_X7Y2",
            "port2_out",
            "NOC2_NPS5555_X8Y2",
            "port0_in",
            "NOC2_NPS5555_X8Y2",
            "port2_out",
            "NOC2_NPS5555_X17Y0",
            "port0_in",
            "NOC2_NPS5555_X17Y0",
            "port2_out",
            "NOC2_NPS5555_X21Y0",
            "port0_in",
            "NOC2_NPS5555_X21Y0",
            "port2_out",
            "NOC2_NPS5555_X25Y0",
            "port0_in",
            "NOC2_NPS5555_X25Y0",
            "port3_out",
            "NOC2_XBR4X2_X2Y1",
            "portSideB0_in",
            "NOC2_XBR4X2_X2Y1",
            "portSideA1_out",
            "DDRMC5E_X2Y0",
            "Port1_req"
          ],
          "RequiredBW": 625,
          "AchievedBW": 625,
          "RequiredLatency": 300,
          "AchievedLatency": 22
        },
        {
          "PhyInstanceStart": "DDRMC5E_X2Y0",
          "PhyInstanceEnd": "NOC2_NMU128_X7Y0",
          "VC": 7,
          "CommType": "WRITE_RESP",
          "Connections": [
            "DDRMC5E_X2Y0",
            "Port1_resp",
            "NOC2_XBR4X2_X2Y1",
            "portSideA1_in",
            "NOC2_XBR4X2_X2Y1",
            "portSideB0_out",
            "NOC2_NPS5555_X25Y0",
            "port3_in",
            "NOC2_NPS5555_X25Y0",
            "port0_out",
            "NOC2_NPS5555_X21Y0",
            "port2_in",
            "NOC2_NPS5555_X21Y0",
            "port0_out",
            "NOC2_NPS5555_X17Y0",
            "port2_in",
            "NOC2_NPS5555_X17Y0",
            "port0_out",
            "NOC2_NPS5555_X8Y2",
            "port2_in",
            "NOC2_NPS5555_X8Y2",
            "port0_out",
            "NOC2_NPS5555_X7Y2",
            "port2_in",
            "NOC2_NPS5555_X7Y2",
            "port1_out",
            "NOC2_NMU128_X7Y0",
            "resp_in"
          ],
          "RequiredBW": 125,
          "AchievedBW": 125,
          "RequiredLatency": 300,
          "AchievedLatency": 22
        },
        {
          "PhyInstanceStart": "DDRMC5E_X2Y0",
          "PhyInstanceEnd": "NOC2_NMU128_X7Y0",
          "VC": 6,
          "CommType": "READ",
          "Connections": [
            "DDRMC5E_X2Y0",
            "Port1_resp",
            "NOC2_XBR4X2_X2Y1",
            "portSideA1_in",
            "NOC2_XBR4X2_X2Y1",
            "portSideB0_out",
            "NOC2_NPS5555_X25Y0",
            "port3_in",
            "NOC2_NPS5555_X25Y0",
            "port0_out",
            "NOC2_NPS5555_X21Y0",
            "port2_in",
            "NOC2_NPS5555_X21Y0",
            "port0_out",
            "NOC2_NPS5555_X17Y0",
            "port2_in",
            "NOC2_NPS5555_X17Y0",
            "port0_out",
            "NOC2_NPS5555_X8Y2",
            "port2_in",
            "NOC2_NPS5555_X8Y2",
            "port0_out",
            "NOC2_NPS5555_X7Y2",
            "port2_in",
            "NOC2_NPS5555_X7Y2",
            "port1_out",
            "NOC2_NMU128_X7Y0",
            "resp_in"
          ],
          "RequiredBW": 500,
          "AchievedBW": 500,
          "RequiredLatency": 300,
          "AchievedLatency": 22
        },
        {
          "PhyInstanceStart": "NOC2_NMU128_X7Y0",
          "PhyInstanceEnd": "DDRMC5E_X2Y0",
          "VC": 0,
          "CommType": "READ_REQ",
          "Connections": [
            "NOC2_NMU128_X7Y0",
            "req_out",
            "NOC2_NPS5555_X7Y2",
            "port1_in",
            "NOC2_NPS5555_X7Y2",
            "port2_out",
            "NOC2_NPS5555_X8Y2",
            "port0_in",
            "NOC2_NPS5555_X8Y2",
            "port2_out",
            "NOC2_NPS5555_X17Y0",
            "port0_in",
            "NOC2_NPS5555_X17Y0",
            "port2_out",
            "NOC2_NPS5555_X21Y0",
            "port0_in",
            "NOC2_NPS5555_X21Y0",
            "port2_out",
            "NOC2_NPS5555_X25Y0",
            "port0_in",
            "NOC2_NPS5555_X25Y0",
            "port3_out",
            "NOC2_XBR4X2_X2Y1",
            "portSideB0_in",
            "NOC2_XBR4X2_X2Y1",
            "portSideA1_out",
            "DDRMC5E_X2Y0",
            "Port1_req"
          ],
          "RequiredBW": 125,
          "AchievedBW": 125,
          "RequiredLatency": 300,
          "AchievedLatency": 22
        }
      ]
    },
    {
      "Phase": 0,
      "From": "versal_gen1_platform_i/Master_NoC/inst/S00_AXI_nmu/bd_9fac_S00_AXI_nmu_0_top_INST/NOC2_NMU128_INST",
      "FromLocked": false,
      "To": "versal_gen1_platform_i/NoC_C3/inst/MC0_ddrc/inst/noc_ddr5_phy/inst/DDRMC5_COMP",
      "ToLocked": false,
      "Port": "PORT1",
      "ReadTC": "BE",
      "WriteTC": "BE",
      "ReadBW": 500,
      "WriteBW": 500,
      "ReadAchievedBW": 500,
      "WriteAchievedBW": 500,
      "ReadLatency": 300,
      "WriteLatency": 300,
      "ReadBestPossibleLatency": 300,
      "WriteBestPossibleLatency": 300,
      "PathLocked": true,
      "Nets": [
        {
          "PhyInstanceStart": "NOC2_NMU128_X7Y0",
          "PhyInstanceEnd": "DDRMC5E_X3Y0",
          "VC": 5,
          "CommType": "WRITE",
          "Connections": [
            "NOC2_NMU128_X7Y0",
            "req_out",
            "NOC2_NPS5555_X7Y2",
            "port1_in",
            "NOC2_NPS5555_X7Y2",
            "port2_out",
            "NOC2_NPS5555_X8Y2",
            "port0_in",
            "NOC2_NPS5555_X8Y2",
            "port2_out",
            "NOC2_NPS5555_X17Y0",
            "port0_in",
            "NOC2_NPS5555_X17Y0",
            "port2_out",
            "NOC2_NPS5555_X21Y0",
            "port0_in",
            "NOC2_NPS5555_X21Y0",
            "port2_out",
            "NOC2_NPS5555_X25Y0",
            "port0_in",
            "NOC2_NPS5555_X25Y0",
            "port2_out",
            "NOC2_NPS5555_X27Y0",
            "port2_in",
            "NOC2_NPS5555_X27Y0",
            "port3_out",
            "NOC2_XBR4X2_X3Y1",
            "portSideB1_in",
            "NOC2_XBR4X2_X3Y1",
            "portSideA1_out",
            "DDRMC5E_X3Y0",
            "Port1_req"
          ],
          "RequiredBW": 625,
          "AchievedBW": 625,
          "RequiredLatency": 300,
          "AchievedLatency": 24
        },
        {
          "PhyInstanceStart": "DDRMC5E_X3Y0",
          "PhyInstanceEnd": "NOC2_NMU128_X7Y0",
          "VC": 7,
          "CommType": "WRITE_RESP",
          "Connections": [
            "DDRMC5E_X3Y0",
            "Port1_resp",
            "NOC2_XBR4X2_X3Y1",
            "portSideA1_in",
            "NOC2_XBR4X2_X3Y1",
            "portSideB1_out",
            "NOC2_NPS5555_X27Y0",
            "port3_in",
            "NOC2_NPS5555_X27Y0",
            "port2_out",
            "NOC2_NPS5555_X25Y0",
            "port2_in",
            "NOC2_NPS5555_X25Y0",
            "port0_out",
            "NOC2_NPS5555_X21Y0",
            "port2_in",
            "NOC2_NPS5555_X21Y0",
            "port0_out",
            "NOC2_NPS5555_X17Y0",
            "port2_in",
            "NOC2_NPS5555_X17Y0",
            "port0_out",
            "NOC2_NPS5555_X8Y2",
            "port2_in",
            "NOC2_NPS5555_X8Y2",
            "port0_out",
            "NOC2_NPS5555_X7Y2",
            "port2_in",
            "NOC2_NPS5555_X7Y2",
            "port1_out",
            "NOC2_NMU128_X7Y0",
            "resp_in"
          ],
          "RequiredBW": 125,
          "AchievedBW": 125,
          "RequiredLatency": 300,
          "AchievedLatency": 24
        },
        {
          "PhyInstanceStart": "DDRMC5E_X3Y0",
          "PhyInstanceEnd": "NOC2_NMU128_X7Y0",
          "VC": 6,
          "CommType": "READ",
          "Connections": [
            "DDRMC5E_X3Y0",
            "Port1_resp",
            "NOC2_XBR4X2_X3Y1",
            "portSideA1_in",
            "NOC2_XBR4X2_X3Y1",
            "portSideB1_out",
            "NOC2_NPS5555_X27Y0",
            "port3_in",
            "NOC2_NPS5555_X27Y0",
            "port2_out",
            "NOC2_NPS5555_X25Y0",
            "port2_in",
            "NOC2_NPS5555_X25Y0",
            "port0_out",
            "NOC2_NPS5555_X21Y0",
            "port2_in",
            "NOC2_NPS5555_X21Y0",
            "port0_out",
            "NOC2_NPS5555_X17Y0",
            "port2_in",
            "NOC2_NPS5555_X17Y0",
            "port0_out",
            "NOC2_NPS5555_X8Y2",
            "port2_in",
            "NOC2_NPS5555_X8Y2",
            "port0_out",
            "NOC2_NPS5555_X7Y2",
            "port2_in",
            "NOC2_NPS5555_X7Y2",
            "port1_out",
            "NOC2_NMU128_X7Y0",
            "resp_in"
          ],
          "RequiredBW": 500,
          "AchievedBW": 500,
          "RequiredLatency": 300,
          "AchievedLatency": 24
        },
        {
          "PhyInstanceStart": "NOC2_NMU128_X7Y0",
          "PhyInstanceEnd": "DDRMC5E_X3Y0",
          "VC": 0,
          "CommType": "READ_REQ",
          "Connections": [
            "NOC2_NMU128_X7Y0",
            "req_out",
            "NOC2_NPS5555_X7Y2",
            "port1_in",
            "NOC2_NPS5555_X7Y2",
            "port2_out",
            "NOC2_NPS5555_X8Y2",
            "port0_in",
            "NOC2_NPS5555_X8Y2",
            "port2_out",
            "NOC2_NPS5555_X17Y0",
            "port0_in",
            "NOC2_NPS5555_X17Y0",
            "port2_out",
            "NOC2_NPS5555_X21Y0",
            "port0_in",
            "NOC2_NPS5555_X21Y0",
            "port2_out",
            "NOC2_NPS5555_X25Y0",
            "port0_in",
            "NOC2_NPS5555_X25Y0",
            "port2_out",
            "NOC2_NPS5555_X27Y0",
            "port2_in",
            "NOC2_NPS5555_X27Y0",
            "port3_out",
            "NOC2_XBR4X2_X3Y1",
            "portSideB1_in",
            "NOC2_XBR4X2_X3Y1",
            "portSideA1_out",
            "DDRMC5E_X3Y0",
            "Port1_req"
          ],
          "RequiredBW": 125,
          "AchievedBW": 125,
          "RequiredLatency": 300,
          "AchievedLatency": 24
        }
      ]
    },
    {
      "Phase": 0,
      "From": "versal_gen1_platform_i/Master_NoC/inst/S00_AXI_nmu/bd_9fac_S00_AXI_nmu_0_top_INST/NOC2_NMU128_INST",
      "FromLocked": false,
      "To": "versal_gen1_platform_i/NoC_C0_C1/inst/MC0_ddrc/inst/noc_ddr5_phy/inst/DDRMC5_COMP",
      "ToLocked": false,
      "Port": "PORT0",
      "ReadTC": "BE",
      "WriteTC": "BE",
      "ReadBW": 250,
      "WriteBW": 250,
      "ReadAchievedBW": 250,
      "WriteAchievedBW": 250,
      "ReadLatency": 300,
      "WriteLatency": 300,
      "ReadBestPossibleLatency": 300,
      "WriteBestPossibleLatency": 300,
      "PathLocked": true,
      "Nets": [
        {
          "PhyInstanceStart": "NOC2_NMU128_X7Y0",
          "PhyInstanceEnd": "DDRMC5E_X0Y0",
          "VC": 5,
          "CommType": "WRITE",
          "Connections": [
            "NOC2_NMU128_X7Y0",
            "req_out",
            "NOC2_NPS5555_X7Y2",
            "port1_in",
            "NOC2_NPS5555_X7Y2",
            "port0_out",
            "NOC2_NPS5555_X3Y1",
            "port2_in",
            "NOC2_NPS5555_X3Y1",
            "port3_out",
            "NOC2_XBR4X2_X0Y0",
            "portSideB0_in",
            "NOC2_XBR4X2_X0Y0",
            "portSideA0_out",
            "DDRMC5E_X0Y0",
            "Port0_req"
          ],
          "RequiredBW": 312,
          "AchievedBW": 312,
          "RequiredLatency": 300,
          "AchievedLatency": 16
        },
        {
          "PhyInstanceStart": "DDRMC5E_X0Y0",
          "PhyInstanceEnd": "NOC2_NMU128_X7Y0",
          "VC": 7,
          "CommType": "WRITE_RESP",
          "Connections": [
            "DDRMC5E_X0Y0",
            "Port0_resp",
            "NOC2_XBR4X2_X0Y0",
            "portSideA0_in",
            "NOC2_XBR4X2_X0Y0",
            "portSideB0_out",
            "NOC2_NPS5555_X3Y1",
            "port3_in",
            "NOC2_NPS5555_X3Y1",
            "port2_out",
            "NOC2_NPS5555_X7Y2",
            "port0_in",
            "NOC2_NPS5555_X7Y2",
            "port1_out",
            "NOC2_NMU128_X7Y0",
            "resp_in"
          ],
          "RequiredBW": 63,
          "AchievedBW": 63,
          "RequiredLatency": 300,
          "AchievedLatency": 16
        },
        {
          "PhyInstanceStart": "DDRMC5E_X0Y0",
          "PhyInstanceEnd": "NOC2_NMU128_X7Y0",
          "VC": 6,
          "CommType": "READ",
          "Connections": [
            "DDRMC5E_X0Y0",
            "Port0_resp",
            "NOC2_XBR4X2_X0Y0",
            "portSideA0_in",
            "NOC2_XBR4X2_X0Y0",
            "portSideB0_out",
            "NOC2_NPS5555_X3Y1",
            "port3_in",
            "NOC2_NPS5555_X3Y1",
            "port2_out",
            "NOC2_NPS5555_X7Y2",
            "port0_in",
            "NOC2_NPS5555_X7Y2",
            "port1_out",
            "NOC2_NMU128_X7Y0",
            "resp_in"
          ],
          "RequiredBW": 250,
          "AchievedBW": 250,
          "RequiredLatency": 300,
          "AchievedLatency": 16
        },
        {
          "PhyInstanceStart": "NOC2_NMU128_X7Y0",
          "PhyInstanceEnd": "DDRMC5E_X0Y0",
          "VC": 0,
          "CommType": "READ_REQ",
          "Connections": [
            "NOC2_NMU128_X7Y0",
            "req_out",
            "NOC2_NPS5555_X7Y2",
            "port1_in",
            "NOC2_NPS5555_X7Y2",
            "port0_out",
            "NOC2_NPS5555_X3Y1",
            "port2_in",
            "NOC2_NPS5555_X3Y1",
            "port3_out",
            "NOC2_XBR4X2_X0Y0",
            "portSideB0_in",
            "NOC2_XBR4X2_X0Y0",
            "portSideA0_out",
            "DDRMC5E_X0Y0",
            "Port0_req"
          ],
          "RequiredBW": 63,
          "AchievedBW": 63,
          "RequiredLatency": 300,
          "AchievedLatency": 16
        }
      ]
    },
    {
      "Phase": 0,
      "From": "versal_gen1_platform_i/Master_NoC/inst/S00_AXI_nmu/bd_9fac_S00_AXI_nmu_0_top_INST/NOC2_NMU128_INST",
      "FromLocked": false,
      "To": "versal_gen1_platform_i/NoC_C0_C1/inst/MC1_ddrc/inst/noc_ddr5_phy/inst/DDRMC5_COMP",
      "ToLocked": false,
      "Port": "PORT0",
      "ReadTC": "BE",
      "WriteTC": "BE",
      "ReadBW": 250,
      "WriteBW": 250,
      "ReadAchievedBW": 250,
      "WriteAchievedBW": 250,
      "ReadLatency": 300,
      "WriteLatency": 300,
      "ReadBestPossibleLatency": 300,
      "WriteBestPossibleLatency": 300,
      "PathLocked": true,
      "Nets": [
        {
          "PhyInstanceStart": "NOC2_NMU128_X7Y0",
          "PhyInstanceEnd": "DDRMC5E_X1Y0",
          "VC": 5,
          "CommType": "WRITE",
          "Connections": [
            "NOC2_NMU128_X7Y0",
            "req_out",
            "NOC2_NPS5555_X7Y2",
            "port1_in",
            "NOC2_NPS5555_X7Y2",
            "port3_out",
            "NOC2_XBR4X2_X1Y2",
            "portSideB0_in",
            "NOC2_XBR4X2_X1Y2",
            "portSideA0_out",
            "DDRMC5E_X1Y0",
            "Port0_req"
          ],
          "RequiredBW": 312,
          "AchievedBW": 312,
          "RequiredLatency": 300,
          "AchievedLatency": 14
        },
        {
          "PhyInstanceStart": "DDRMC5E_X1Y0",
          "PhyInstanceEnd": "NOC2_NMU128_X7Y0",
          "VC": 7,
          "CommType": "WRITE_RESP",
          "Connections": [
            "DDRMC5E_X1Y0",
            "Port0_resp",
            "NOC2_XBR4X2_X1Y2",
            "portSideA0_in",
            "NOC2_XBR4X2_X1Y2",
            "portSideB0_out",
            "NOC2_NPS5555_X7Y2",
            "port3_in",
            "NOC2_NPS5555_X7Y2",
            "port1_out",
            "NOC2_NMU128_X7Y0",
            "resp_in"
          ],
          "RequiredBW": 63,
          "AchievedBW": 63,
          "RequiredLatency": 300,
          "AchievedLatency": 14
        },
        {
          "PhyInstanceStart": "DDRMC5E_X1Y0",
          "PhyInstanceEnd": "NOC2_NMU128_X7Y0",
          "VC": 6,
          "CommType": "READ",
          "Connections": [
            "DDRMC5E_X1Y0",
            "Port0_resp",
            "NOC2_XBR4X2_X1Y2",
            "portSideA0_in",
            "NOC2_XBR4X2_X1Y2",
            "portSideB0_out",
            "NOC2_NPS5555_X7Y2",
            "port3_in",
            "NOC2_NPS5555_X7Y2",
            "port1_out",
            "NOC2_NMU128_X7Y0",
            "resp_in"
          ],
          "RequiredBW": 250,
          "AchievedBW": 250,
          "RequiredLatency": 300,
          "AchievedLatency": 14
        },
        {
          "PhyInstanceStart": "NOC2_NMU128_X7Y0",
          "PhyInstanceEnd": "DDRMC5E_X1Y0",
          "VC": 0,
          "CommType": "READ_REQ",
          "Connections": [
            "NOC2_NMU128_X7Y0",
            "req_out",
            "NOC2_NPS5555_X7Y2",
            "port1_in",
            "NOC2_NPS5555_X7Y2",
            "port3_out",
            "NOC2_XBR4X2_X1Y2",
            "portSideB0_in",
            "NOC2_XBR4X2_X1Y2",
            "portSideA0_out",
            "DDRMC5E_X1Y0",
            "Port0_req"
          ],
          "RequiredBW": 63,
          "AchievedBW": 63,
          "RequiredLatency": 300,
          "AchievedLatency": 14
        }
      ]
    },
    {
      "Phase": 0,
      "From": "versal_gen1_platform_i/Master_NoC/inst/S00_AXI_nmu/bd_9fac_S00_AXI_nmu_0_top_INST/NOC2_NMU128_INST",
      "FromLocked": false,
      "To": "versal_gen1_platform_i/NoC_C0_C1/inst/MC0_ddrc/inst/noc_ddr5_phy/inst/DDRMC5_COMP",
      "ToLocked": false,
      "Port": "PORT1",
      "ReadTC": "BE",
      "WriteTC": "BE",
      "ReadBW": 250,
      "WriteBW": 250,
      "ReadAchievedBW": 250,
      "WriteAchievedBW": 250,
      "ReadLatency": 300,
      "WriteLatency": 300,
      "ReadBestPossibleLatency": 300,
      "WriteBestPossibleLatency": 300,
      "PathLocked": true,
      "Nets": [
        {
          "PhyInstanceStart": "NOC2_NMU128_X7Y0",
          "PhyInstanceEnd": "DDRMC5E_X0Y0",
          "VC": 5,
          "CommType": "WRITE",
          "Connections": [
            "NOC2_NMU128_X7Y0",
            "req_out",
            "NOC2_NPS5555_X7Y2",
            "port1_in",
            "NOC2_NPS5555_X7Y2",
            "port0_out",
            "NOC2_NPS5555_X3Y1",
            "port2_in",
            "NOC2_NPS5555_X3Y1",
            "port3_out",
            "NOC2_XBR4X2_X0Y0",
            "portSideB0_in",
            "NOC2_XBR4X2_X0Y0",
            "portSideA1_out",
            "DDRMC5E_X0Y0",
            "Port1_req"
          ],
          "RequiredBW": 312,
          "AchievedBW": 312,
          "RequiredLatency": 300,
          "AchievedLatency": 16
        },
        {
          "PhyInstanceStart": "DDRMC5E_X0Y0",
          "PhyInstanceEnd": "NOC2_NMU128_X7Y0",
          "VC": 7,
          "CommType": "WRITE_RESP",
          "Connections": [
            "DDRMC5E_X0Y0",
            "Port1_resp",
            "NOC2_XBR4X2_X0Y0",
            "portSideA1_in",
            "NOC2_XBR4X2_X0Y0",
            "portSideB0_out",
            "NOC2_NPS5555_X3Y1",
            "port3_in",
            "NOC2_NPS5555_X3Y1",
            "port2_out",
            "NOC2_NPS5555_X7Y2",
            "port0_in",
            "NOC2_NPS5555_X7Y2",
            "port1_out",
            "NOC2_NMU128_X7Y0",
            "resp_in"
          ],
          "RequiredBW": 63,
          "AchievedBW": 63,
          "RequiredLatency": 300,
          "AchievedLatency": 16
        },
        {
          "PhyInstanceStart": "DDRMC5E_X0Y0",
          "PhyInstanceEnd": "NOC2_NMU128_X7Y0",
          "VC": 6,
          "CommType": "READ",
          "Connections": [
            "DDRMC5E_X0Y0",
            "Port1_resp",
            "NOC2_XBR4X2_X0Y0",
            "portSideA1_in",
            "NOC2_XBR4X2_X0Y0",
            "portSideB0_out",
            "NOC2_NPS5555_X3Y1",
            "port3_in",
            "NOC2_NPS5555_X3Y1",
            "port2_out",
            "NOC2_NPS5555_X7Y2",
            "port0_in",
            "NOC2_NPS5555_X7Y2",
            "port1_out",
            "NOC2_NMU128_X7Y0",
            "resp_in"
          ],
          "RequiredBW": 250,
          "AchievedBW": 250,
          "RequiredLatency": 300,
          "AchievedLatency": 16
        },
        {
          "PhyInstanceStart": "NOC2_NMU128_X7Y0",
          "PhyInstanceEnd": "DDRMC5E_X0Y0",
          "VC": 0,
          "CommType": "READ_REQ",
          "Connections": [
            "NOC2_NMU128_X7Y0",
            "req_out",
            "NOC2_NPS5555_X7Y2",
            "port1_in",
            "NOC2_NPS5555_X7Y2",
            "port0_out",
            "NOC2_NPS5555_X3Y1",
            "port2_in",
            "NOC2_NPS5555_X3Y1",
            "port3_out",
            "NOC2_XBR4X2_X0Y0",
            "portSideB0_in",
            "NOC2_XBR4X2_X0Y0",
            "portSideA1_out",
            "DDRMC5E_X0Y0",
            "Port1_req"
          ],
          "RequiredBW": 63,
          "AchievedBW": 63,
          "RequiredLatency": 300,
          "AchievedLatency": 16
        }
      ]
    },
    {
      "Phase": 0,
      "From": "versal_gen1_platform_i/Master_NoC/inst/S00_AXI_nmu/bd_9fac_S00_AXI_nmu_0_top_INST/NOC2_NMU128_INST",
      "FromLocked": false,
      "To": "versal_gen1_platform_i/NoC_C0_C1/inst/MC1_ddrc/inst/noc_ddr5_phy/inst/DDRMC5_COMP",
      "ToLocked": false,
      "Port": "PORT1",
      "ReadTC": "BE",
      "WriteTC": "BE",
      "ReadBW": 250,
      "WriteBW": 250,
      "ReadAchievedBW": 250,
      "WriteAchievedBW": 250,
      "ReadLatency": 300,
      "WriteLatency": 300,
      "ReadBestPossibleLatency": 300,
      "WriteBestPossibleLatency": 300,
      "PathLocked": true,
      "Nets": [
        {
          "PhyInstanceStart": "NOC2_NMU128_X7Y0",
          "PhyInstanceEnd": "DDRMC5E_X1Y0",
          "VC": 5,
          "CommType": "WRITE",
          "Connections": [
            "NOC2_NMU128_X7Y0",
            "req_out",
            "NOC2_NPS5555_X7Y2",
            "port1_in",
            "NOC2_NPS5555_X7Y2",
            "port3_out",
            "NOC2_XBR4X2_X1Y2",
            "portSideB0_in",
            "NOC2_XBR4X2_X1Y2",
            "portSideA1_out",
            "DDRMC5E_X1Y0",
            "Port1_req"
          ],
          "RequiredBW": 312,
          "AchievedBW": 312,
          "RequiredLatency": 300,
          "AchievedLatency": 14
        },
        {
          "PhyInstanceStart": "DDRMC5E_X1Y0",
          "PhyInstanceEnd": "NOC2_NMU128_X7Y0",
          "VC": 7,
          "CommType": "WRITE_RESP",
          "Connections": [
            "DDRMC5E_X1Y0",
            "Port1_resp",
            "NOC2_XBR4X2_X1Y2",
            "portSideA1_in",
            "NOC2_XBR4X2_X1Y2",
            "portSideB0_out",
            "NOC2_NPS5555_X7Y2",
            "port3_in",
            "NOC2_NPS5555_X7Y2",
            "port1_out",
            "NOC2_NMU128_X7Y0",
            "resp_in"
          ],
          "RequiredBW": 63,
          "AchievedBW": 63,
          "RequiredLatency": 300,
          "AchievedLatency": 14
        },
        {
          "PhyInstanceStart": "DDRMC5E_X1Y0",
          "PhyInstanceEnd": "NOC2_NMU128_X7Y0",
          "VC": 6,
          "CommType": "READ",
          "Connections": [
            "DDRMC5E_X1Y0",
            "Port1_resp",
            "NOC2_XBR4X2_X1Y2",
            "portSideA1_in",
            "NOC2_XBR4X2_X1Y2",
            "portSideB0_out",
            "NOC2_NPS5555_X7Y2",
            "port3_in",
            "NOC2_NPS5555_X7Y2",
            "port1_out",
            "NOC2_NMU128_X7Y0",
            "resp_in"
          ],
          "RequiredBW": 250,
          "AchievedBW": 250,
          "RequiredLatency": 300,
          "AchievedLatency": 14
        },
        {
          "PhyInstanceStart": "NOC2_NMU128_X7Y0",
          "PhyInstanceEnd": "DDRMC5E_X1Y0",
          "VC": 0,
          "CommType": "READ_REQ",
          "Connections": [
            "NOC2_NMU128_X7Y0",
            "req_out",
            "NOC2_NPS5555_X7Y2",
            "port1_in",
            "NOC2_NPS5555_X7Y2",
            "port3_out",
            "NOC2_XBR4X2_X1Y2",
            "portSideB0_in",
            "NOC2_XBR4X2_X1Y2",
            "portSideA1_out",
            "DDRMC5E_X1Y0",
            "Port1_req"
          ],
          "RequiredBW": 63,
          "AchievedBW": 63,
          "RequiredLatency": 300,
          "AchievedLatency": 14
        }
      ]
    },
    {
      "Phase": 0,
      "From": "versal_gen1_platform_i/Master_NoC/inst/S01_AXI_nmu/bd_9fac_S01_AXI_nmu_0_top_INST/NOC2_NMU128_INST",
      "FromLocked": false,
      "To": "versal_gen1_platform_i/NoC_C0_C1/inst/MC0_ddrc/inst/noc_ddr5_phy/inst/DDRMC5_COMP",
      "ToLocked": false,
      "Port": "PORT0",
      "ReadTC": "BE",
      "WriteTC": "BE",
      "ReadBW": 250,
      "WriteBW": 250,
      "ReadAchievedBW": 250,
      "WriteAchievedBW": 250,
      "ReadLatency": 300,
      "WriteLatency": 300,
      "ReadBestPossibleLatency": 300,
      "WriteBestPossibleLatency": 300,
      "PathLocked": true,
      "Nets": [
        {
          "PhyInstanceStart": "NOC2_NMU128_X5Y0",
          "PhyInstanceEnd": "DDRMC5E_X0Y0",
          "VC": 5,
          "CommType": "WRITE",
          "Connections": [
            "NOC2_NMU128_X5Y0",
            "req_out",
            "NOC2_NPS5555_X4Y1",
            "port1_in",
            "NOC2_NPS5555_X4Y1",
            "port3_out",
            "NOC2_XBR4X2_X0Y0",
            "portSideB1_in",
            "NOC2_XBR4X2_X0Y0",
            "portSideA0_out",
            "DDRMC5E_X0Y0",
            "Port0_req"
          ],
          "RequiredBW": 312,
          "AchievedBW": 312,
          "RequiredLatency": 300,
          "AchievedLatency": 14
        },
        {
          "PhyInstanceStart": "DDRMC5E_X0Y0",
          "PhyInstanceEnd": "NOC2_NMU128_X5Y0",
          "VC": 7,
          "CommType": "WRITE_RESP",
          "Connections": [
            "DDRMC5E_X0Y0",
            "Port0_resp",
            "NOC2_XBR4X2_X0Y0",
            "portSideA0_in",
            "NOC2_XBR4X2_X0Y0",
            "portSideB1_out",
            "NOC2_NPS5555_X4Y1",
            "port3_in",
            "NOC2_NPS5555_X4Y1",
            "port1_out",
            "NOC2_NMU128_X5Y0",
            "resp_in"
          ],
          "RequiredBW": 63,
          "AchievedBW": 63,
          "RequiredLatency": 300,
          "AchievedLatency": 14
        },
        {
          "PhyInstanceStart": "DDRMC5E_X0Y0",
          "PhyInstanceEnd": "NOC2_NMU128_X5Y0",
          "VC": 6,
          "CommType": "READ",
          "Connections": [
            "DDRMC5E_X0Y0",
            "Port0_resp",
            "NOC2_XBR4X2_X0Y0",
            "portSideA0_in",
            "NOC2_XBR4X2_X0Y0",
            "portSideB1_out",
            "NOC2_NPS5555_X4Y1",
            "port3_in",
            "NOC2_NPS5555_X4Y1",
            "port1_out",
            "NOC2_NMU128_X5Y0",
            "resp_in"
          ],
          "RequiredBW": 250,
          "AchievedBW": 250,
          "RequiredLatency": 300,
          "AchievedLatency": 14
        },
        {
          "PhyInstanceStart": "NOC2_NMU128_X5Y0",
          "PhyInstanceEnd": "DDRMC5E_X0Y0",
          "VC": 0,
          "CommType": "READ_REQ",
          "Connections": [
            "NOC2_NMU128_X5Y0",
            "req_out",
            "NOC2_NPS5555_X4Y1",
            "port1_in",
            "NOC2_NPS5555_X4Y1",
            "port3_out",
            "NOC2_XBR4X2_X0Y0",
            "portSideB1_in",
            "NOC2_XBR4X2_X0Y0",
            "portSideA0_out",
            "DDRMC5E_X0Y0",
            "Port0_req"
          ],
          "RequiredBW": 63,
          "AchievedBW": 63,
          "RequiredLatency": 300,
          "AchievedLatency": 14
        }
      ]
    },
    {
      "Phase": 0,
      "From": "versal_gen1_platform_i/Master_NoC/inst/S01_AXI_nmu/bd_9fac_S01_AXI_nmu_0_top_INST/NOC2_NMU128_INST",
      "FromLocked": false,
      "To": "versal_gen1_platform_i/NoC_C0_C1/inst/MC1_ddrc/inst/noc_ddr5_phy/inst/DDRMC5_COMP",
      "ToLocked": false,
      "Port": "PORT0",
      "ReadTC": "BE",
      "WriteTC": "BE",
      "ReadBW": 250,
      "WriteBW": 250,
      "ReadAchievedBW": 250,
      "WriteAchievedBW": 250,
      "ReadLatency": 300,
      "WriteLatency": 300,
      "ReadBestPossibleLatency": 300,
      "WriteBestPossibleLatency": 300,
      "PathLocked": true,
      "Nets": [
        {
          "PhyInstanceStart": "NOC2_NMU128_X5Y0",
          "PhyInstanceEnd": "DDRMC5E_X1Y0",
          "VC": 5,
          "CommType": "WRITE",
          "Connections": [
            "NOC2_NMU128_X5Y0",
            "req_out",
            "NOC2_NPS5555_X4Y1",
            "port1_in",
            "NOC2_NPS5555_X4Y1",
            "port2_out",
            "NOC2_NPS5555_X9Y2",
            "port0_in",
            "NOC2_NPS5555_X9Y2",
            "port3_out",
            "NOC2_XBR4X2_X1Y2",
            "portSideB1_in",
            "NOC2_XBR4X2_X1Y2",
            "portSideA0_out",
            "DDRMC5E_X1Y0",
            "Port0_req"
          ],
          "RequiredBW": 312,
          "AchievedBW": 312,
          "RequiredLatency": 300,
          "AchievedLatency": 16
        },
        {
          "PhyInstanceStart": "DDRMC5E_X1Y0",
          "PhyInstanceEnd": "NOC2_NMU128_X5Y0",
          "VC": 7,
          "CommType": "WRITE_RESP",
          "Connections": [
            "DDRMC5E_X1Y0",
            "Port0_resp",
            "NOC2_XBR4X2_X1Y2",
            "portSideA0_in",
            "NOC2_XBR4X2_X1Y2",
            "portSideB1_out",
            "NOC2_NPS5555_X9Y2",
            "port3_in",
            "NOC2_NPS5555_X9Y2",
            "port0_out",
            "NOC2_NPS5555_X4Y1",
            "port2_in",
            "NOC2_NPS5555_X4Y1",
            "port1_out",
            "NOC2_NMU128_X5Y0",
            "resp_in"
          ],
          "RequiredBW": 63,
          "AchievedBW": 63,
          "RequiredLatency": 300,
          "AchievedLatency": 16
        },
        {
          "PhyInstanceStart": "DDRMC5E_X1Y0",
          "PhyInstanceEnd": "NOC2_NMU128_X5Y0",
          "VC": 6,
          "CommType": "READ",
          "Connections": [
            "DDRMC5E_X1Y0",
            "Port0_resp",
            "NOC2_XBR4X2_X1Y2",
            "portSideA0_in",
            "NOC2_XBR4X2_X1Y2",
            "portSideB1_out",
            "NOC2_NPS5555_X9Y2",
            "port3_in",
            "NOC2_NPS5555_X9Y2",
            "port0_out",
            "NOC2_NPS5555_X4Y1",
            "port2_in",
            "NOC2_NPS5555_X4Y1",
            "port1_out",
            "NOC2_NMU128_X5Y0",
            "resp_in"
          ],
          "RequiredBW": 250,
          "AchievedBW": 250,
          "RequiredLatency": 300,
          "AchievedLatency": 16
        },
        {
          "PhyInstanceStart": "NOC2_NMU128_X5Y0",
          "PhyInstanceEnd": "DDRMC5E_X1Y0",
          "VC": 0,
          "CommType": "READ_REQ",
          "Connections": [
            "NOC2_NMU128_X5Y0",
            "req_out",
            "NOC2_NPS5555_X4Y1",
            "port1_in",
            "NOC2_NPS5555_X4Y1",
            "port2_out",
            "NOC2_NPS5555_X9Y2",
            "port0_in",
            "NOC2_NPS5555_X9Y2",
            "port3_out",
            "NOC2_XBR4X2_X1Y2",
            "portSideB1_in",
            "NOC2_XBR4X2_X1Y2",
            "portSideA0_out",
            "DDRMC5E_X1Y0",
            "Port0_req"
          ],
          "RequiredBW": 63,
          "AchievedBW": 63,
          "RequiredLatency": 300,
          "AchievedLatency": 16
        }
      ]
    },
    {
      "Phase": 0,
      "From": "versal_gen1_platform_i/Master_NoC/inst/S01_AXI_nmu/bd_9fac_S01_AXI_nmu_0_top_INST/NOC2_NMU128_INST",
      "FromLocked": false,
      "To": "versal_gen1_platform_i/NoC_C0_C1/inst/MC0_ddrc/inst/noc_ddr5_phy/inst/DDRMC5_COMP",
      "ToLocked": false,
      "Port": "PORT1",
      "ReadTC": "BE",
      "WriteTC": "BE",
      "ReadBW": 250,
      "WriteBW": 250,
      "ReadAchievedBW": 250,
      "WriteAchievedBW": 250,
      "ReadLatency": 300,
      "WriteLatency": 300,
      "ReadBestPossibleLatency": 300,
      "WriteBestPossibleLatency": 300,
      "PathLocked": true,
      "Nets": [
        {
          "PhyInstanceStart": "NOC2_NMU128_X5Y0",
          "PhyInstanceEnd": "DDRMC5E_X0Y0",
          "VC": 5,
          "CommType": "WRITE",
          "Connections": [
            "NOC2_NMU128_X5Y0",
            "req_out",
            "NOC2_NPS5555_X4Y1",
            "port1_in",
            "NOC2_NPS5555_X4Y1",
            "port3_out",
            "NOC2_XBR4X2_X0Y0",
            "portSideB1_in",
            "NOC2_XBR4X2_X0Y0",
            "portSideA1_out",
            "DDRMC5E_X0Y0",
            "Port1_req"
          ],
          "RequiredBW": 312,
          "AchievedBW": 312,
          "RequiredLatency": 300,
          "AchievedLatency": 14
        },
        {
          "PhyInstanceStart": "DDRMC5E_X0Y0",
          "PhyInstanceEnd": "NOC2_NMU128_X5Y0",
          "VC": 7,
          "CommType": "WRITE_RESP",
          "Connections": [
            "DDRMC5E_X0Y0",
            "Port1_resp",
            "NOC2_XBR4X2_X0Y0",
            "portSideA1_in",
            "NOC2_XBR4X2_X0Y0",
            "portSideB1_out",
            "NOC2_NPS5555_X4Y1",
            "port3_in",
            "NOC2_NPS5555_X4Y1",
            "port1_out",
            "NOC2_NMU128_X5Y0",
            "resp_in"
          ],
          "RequiredBW": 63,
          "AchievedBW": 63,
          "RequiredLatency": 300,
          "AchievedLatency": 14
        },
        {
          "PhyInstanceStart": "DDRMC5E_X0Y0",
          "PhyInstanceEnd": "NOC2_NMU128_X5Y0",
          "VC": 6,
          "CommType": "READ",
          "Connections": [
            "DDRMC5E_X0Y0",
            "Port1_resp",
            "NOC2_XBR4X2_X0Y0",
            "portSideA1_in",
            "NOC2_XBR4X2_X0Y0",
            "portSideB1_out",
            "NOC2_NPS5555_X4Y1",
            "port3_in",
            "NOC2_NPS5555_X4Y1",
            "port1_out",
            "NOC2_NMU128_X5Y0",
            "resp_in"
          ],
          "RequiredBW": 250,
          "AchievedBW": 250,
          "RequiredLatency": 300,
          "AchievedLatency": 14
        },
        {
          "PhyInstanceStart": "NOC2_NMU128_X5Y0",
          "PhyInstanceEnd": "DDRMC5E_X0Y0",
          "VC": 0,
          "CommType": "READ_REQ",
          "Connections": [
            "NOC2_NMU128_X5Y0",
            "req_out",
            "NOC2_NPS5555_X4Y1",
            "port1_in",
            "NOC2_NPS5555_X4Y1",
            "port3_out",
            "NOC2_XBR4X2_X0Y0",
            "portSideB1_in",
            "NOC2_XBR4X2_X0Y0",
            "portSideA1_out",
            "DDRMC5E_X0Y0",
            "Port1_req"
          ],
          "RequiredBW": 63,
          "AchievedBW": 63,
          "RequiredLatency": 300,
          "AchievedLatency": 14
        }
      ]
    },
    {
      "Phase": 0,
      "From": "versal_gen1_platform_i/Master_NoC/inst/S01_AXI_nmu/bd_9fac_S01_AXI_nmu_0_top_INST/NOC2_NMU128_INST",
      "FromLocked": false,
      "To": "versal_gen1_platform_i/NoC_C0_C1/inst/MC1_ddrc/inst/noc_ddr5_phy/inst/DDRMC5_COMP",
      "ToLocked": false,
      "Port": "PORT1",
      "ReadTC": "BE",
      "WriteTC": "BE",
      "ReadBW": 250,
      "WriteBW": 250,
      "ReadAchievedBW": 250,
      "WriteAchievedBW": 250,
      "ReadLatency": 300,
      "WriteLatency": 300,
      "ReadBestPossibleLatency": 300,
      "WriteBestPossibleLatency": 300,
      "PathLocked": true,
      "Nets": [
        {
          "PhyInstanceStart": "NOC2_NMU128_X5Y0",
          "PhyInstanceEnd": "DDRMC5E_X1Y0",
          "VC": 5,
          "CommType": "WRITE",
          "Connections": [
            "NOC2_NMU128_X5Y0",
            "req_out",
            "NOC2_NPS5555_X4Y1",
            "port1_in",
            "NOC2_NPS5555_X4Y1",
            "port2_out",
            "NOC2_NPS5555_X9Y2",
            "port0_in",
            "NOC2_NPS5555_X9Y2",
            "port3_out",
            "NOC2_XBR4X2_X1Y2",
            "portSideB1_in",
            "NOC2_XBR4X2_X1Y2",
            "portSideA1_out",
            "DDRMC5E_X1Y0",
            "Port1_req"
          ],
          "RequiredBW": 312,
          "AchievedBW": 312,
          "RequiredLatency": 300,
          "AchievedLatency": 16
        },
        {
          "PhyInstanceStart": "DDRMC5E_X1Y0",
          "PhyInstanceEnd": "NOC2_NMU128_X5Y0",
          "VC": 7,
          "CommType": "WRITE_RESP",
          "Connections": [
            "DDRMC5E_X1Y0",
            "Port1_resp",
            "NOC2_XBR4X2_X1Y2",
            "portSideA1_in",
            "NOC2_XBR4X2_X1Y2",
            "portSideB1_out",
            "NOC2_NPS5555_X9Y2",
            "port3_in",
            "NOC2_NPS5555_X9Y2",
            "port0_out",
            "NOC2_NPS5555_X4Y1",
            "port2_in",
            "NOC2_NPS5555_X4Y1",
            "port1_out",
            "NOC2_NMU128_X5Y0",
            "resp_in"
          ],
          "RequiredBW": 63,
          "AchievedBW": 63,
          "RequiredLatency": 300,
          "AchievedLatency": 16
        },
        {
          "PhyInstanceStart": "DDRMC5E_X1Y0",
          "PhyInstanceEnd": "NOC2_NMU128_X5Y0",
          "VC": 6,
          "CommType": "READ",
          "Connections": [
            "DDRMC5E_X1Y0",
            "Port1_resp",
            "NOC2_XBR4X2_X1Y2",
            "portSideA1_in",
            "NOC2_XBR4X2_X1Y2",
            "portSideB1_out",
            "NOC2_NPS5555_X9Y2",
            "port3_in",
            "NOC2_NPS5555_X9Y2",
            "port0_out",
            "NOC2_NPS5555_X4Y1",
            "port2_in",
            "NOC2_NPS5555_X4Y1",
            "port1_out",
            "NOC2_NMU128_X5Y0",
            "resp_in"
          ],
          "RequiredBW": 250,
          "AchievedBW": 250,
          "RequiredLatency": 300,
          "AchievedLatency": 16
        },
        {
          "PhyInstanceStart": "NOC2_NMU128_X5Y0",
          "PhyInstanceEnd": "DDRMC5E_X1Y0",
          "VC": 0,
          "CommType": "READ_REQ",
          "Connections": [
            "NOC2_NMU128_X5Y0",
            "req_out",
            "NOC2_NPS5555_X4Y1",
            "port1_in",
            "NOC2_NPS5555_X4Y1",
            "port2_out",
            "NOC2_NPS5555_X9Y2",
            "port0_in",
            "NOC2_NPS5555_X9Y2",
            "port3_out",
            "NOC2_XBR4X2_X1Y2",
            "portSideB1_in",
            "NOC2_XBR4X2_X1Y2",
            "portSideA1_out",
            "DDRMC5E_X1Y0",
            "Port1_req"
          ],
          "RequiredBW": 63,
          "AchievedBW": 63,
          "RequiredLatency": 300,
          "AchievedLatency": 16
        }
      ]
    },
    {
      "Phase": 0,
      "From": "versal_gen1_platform_i/Master_NoC/inst/S01_AXI_nmu/bd_9fac_S01_AXI_nmu_0_top_INST/NOC2_NMU128_INST",
      "FromLocked": false,
      "To": "versal_gen1_platform_i/ConfigNoc/inst/M00_AXI_nsu/bd_e015_M00_AXI_nsu_0_top_INST/NOC_NSU128_INST",
      "ToLocked": false,
      "Port": "PORT0",
      "ReadTC": "BE",
      "WriteTC": "BE",
      "ReadBW": 500,
      "WriteBW": 500,
      "ReadAchievedBW": 500,
      "WriteAchievedBW": 500,
      "ReadLatency": 300,
      "WriteLatency": 300,
      "ReadBestPossibleLatency": 300,
      "WriteBestPossibleLatency": 300,
      "PathLocked": true,
      "Nets": [
        {
          "PhyInstanceStart": "NOC2_NMU128_X5Y0",
          "PhyInstanceEnd": "NOC_NSU128_X4Y0",
          "VC": 5,
          "CommType": "WRITE",
          "Connections": [
            "NOC2_NMU128_X5Y0",
            "req_out",
            "NOC2_NPS5555_X4Y1",
            "port1_in",
            "NOC2_NPS5555_X4Y1",
            "port2_out",
            "NOC2_NPS5555_X9Y2",
            "port0_in",
            "NOC2_NPS5555_X9Y2",
            "port2_out",
            "NOC2_NPS5555_X10Y2",
            "port0_in",
            "NOC2_NPS5555_X10Y2",
            "port2_out",
            "NOC2_NPS5555_X18Y0",
            "port0_in",
            "NOC2_NPS5555_X18Y0",
            "port1_out",
            "NOC2_NPS5555_X19Y3",
            "port0_in",
            "NOC2_NPS5555_X19Y3",
            "port2_out",
            "NOC2_NPS5555_X19Y5",
            "port0_in",
            "NOC2_NPS5555_X19Y5",
            "port2_out",
            "NOC2_NPS5555_X19Y7",
            "port0_in",
            "NOC2_NPS5555_X19Y7",
            "port2_out",
            "NOC2_NPS5555_X19Y9",
            "port0_in",
            "NOC2_NPS5555_X19Y9",
            "port2_out",
            "NOC2_NPS5555_X19Y11",
            "port0_in",
            "NOC2_NPS5555_X19Y11",
            "port2_out",
            "NOC2_NPS5555_X19Y13",
            "port0_in",
            "NOC2_NPS5555_X19Y13",
            "port2_out",
            "NOC2_NPS5555_X19Y15",
            "port0_in",
            "NOC2_NPS5555_X19Y15",
            "port2_out",
            "NOC2_NPS5555_X19Y17",
            "port0_in",
            "NOC2_NPS5555_X19Y17",
            "port2_out",
            "NOC_NPS5555_X3Y1",
            "port1_in",
            "NOC_NPS5555_X3Y1",
            "port0_out",
            "NOC_NPS5555_X2Y1",
            "port2_in",
            "NOC_NPS5555_X2Y1",
            "port1_out",
            "NOC_NSU128_X4Y0",
            "req"
          ],
          "RequiredBW": 625,
          "AchievedBW": 625,
          "RequiredLatency": 300,
          "AchievedLatency": 38
        },
        {
          "PhyInstanceStart": "NOC_NSU128_X4Y0",
          "PhyInstanceEnd": "NOC2_NMU128_X5Y0",
          "VC": 7,
          "CommType": "WRITE_RESP",
          "Connections": [
            "NOC_NSU128_X4Y0",
            "resp",
            "NOC_NPS5555_X2Y1",
            "port1_in",
            "NOC_NPS5555_X2Y1",
            "port2_out",
            "NOC_NPS5555_X3Y1",
            "port0_in",
            "NOC_NPS5555_X3Y1",
            "port1_out",
            "NOC2_NPS5555_X19Y17",
            "port2_in",
            "NOC2_NPS5555_X19Y17",
            "port0_out",
            "NOC2_NPS5555_X19Y15",
            "port2_in",
            "NOC2_NPS5555_X19Y15",
            "port0_out",
            "NOC2_NPS5555_X19Y13",
            "port2_in",
            "NOC2_NPS5555_X19Y13",
            "port0_out",
            "NOC2_NPS5555_X19Y11",
            "port2_in",
            "NOC2_NPS5555_X19Y11",
            "port0_out",
            "NOC2_NPS5555_X19Y9",
            "port2_in",
            "NOC2_NPS5555_X19Y9",
            "port0_out",
            "NOC2_NPS5555_X19Y7",
            "port2_in",
            "NOC2_NPS5555_X19Y7",
            "port0_out",
            "NOC2_NPS5555_X19Y5",
            "port2_in",
            "NOC2_NPS5555_X19Y5",
            "port0_out",
            "NOC2_NPS5555_X19Y3",
            "port2_in",
            "NOC2_NPS5555_X19Y3",
            "port0_out",
            "NOC2_NPS5555_X18Y0",
            "port1_in",
            "NOC2_NPS5555_X18Y0",
            "port0_out",
            "NOC2_NPS5555_X10Y2",
            "port2_in",
            "NOC2_NPS5555_X10Y2",
            "port0_out",
            "NOC2_NPS5555_X9Y2",
            "port2_in",
            "NOC2_NPS5555_X9Y2",
            "port0_out",
            "NOC2_NPS5555_X4Y1",
            "port2_in",
            "NOC2_NPS5555_X4Y1",
            "port1_out",
            "NOC2_NMU128_X5Y0",
            "resp_in"
          ],
          "RequiredBW": 125,
          "AchievedBW": 125,
          "RequiredLatency": 300,
          "AchievedLatency": 38
        },
        {
          "PhyInstanceStart": "NOC_NSU128_X4Y0",
          "PhyInstanceEnd": "NOC2_NMU128_X5Y0",
          "VC": 6,
          "CommType": "READ",
          "Connections": [
            "NOC_NSU128_X4Y0",
            "resp",
            "NOC_NPS5555_X2Y1",
            "port1_in",
            "NOC_NPS5555_X2Y1",
            "port2_out",
            "NOC_NPS5555_X3Y1",
            "port0_in",
            "NOC_NPS5555_X3Y1",
            "port1_out",
            "NOC2_NPS5555_X19Y17",
            "port2_in",
            "NOC2_NPS5555_X19Y17",
            "port0_out",
            "NOC2_NPS5555_X19Y15",
            "port2_in",
            "NOC2_NPS5555_X19Y15",
            "port0_out",
            "NOC2_NPS5555_X19Y13",
            "port2_in",
            "NOC2_NPS5555_X19Y13",
            "port0_out",
            "NOC2_NPS5555_X19Y11",
            "port2_in",
            "NOC2_NPS5555_X19Y11",
            "port0_out",
            "NOC2_NPS5555_X19Y9",
            "port2_in",
            "NOC2_NPS5555_X19Y9",
            "port0_out",
            "NOC2_NPS5555_X19Y7",
            "port2_in",
            "NOC2_NPS5555_X19Y7",
            "port0_out",
            "NOC2_NPS5555_X19Y5",
            "port2_in",
            "NOC2_NPS5555_X19Y5",
            "port0_out",
            "NOC2_NPS5555_X19Y3",
            "port2_in",
            "NOC2_NPS5555_X19Y3",
            "port0_out",
            "NOC2_NPS5555_X18Y0",
            "port1_in",
            "NOC2_NPS5555_X18Y0",
            "port0_out",
            "NOC2_NPS5555_X10Y2",
            "port2_in",
            "NOC2_NPS5555_X10Y2",
            "port0_out",
            "NOC2_NPS5555_X9Y2",
            "port2_in",
            "NOC2_NPS5555_X9Y2",
            "port0_out",
            "NOC2_NPS5555_X4Y1",
            "port2_in",
            "NOC2_NPS5555_X4Y1",
            "port1_out",
            "NOC2_NMU128_X5Y0",
            "resp_in"
          ],
          "RequiredBW": 500,
          "AchievedBW": 500,
          "RequiredLatency": 300,
          "AchievedLatency": 38
        },
        {
          "PhyInstanceStart": "NOC2_NMU128_X5Y0",
          "PhyInstanceEnd": "NOC_NSU128_X4Y0",
          "VC": 0,
          "CommType": "READ_REQ",
          "Connections": [
            "NOC2_NMU128_X5Y0",
            "req_out",
            "NOC2_NPS5555_X4Y1",
            "port1_in",
            "NOC2_NPS5555_X4Y1",
            "port2_out",
            "NOC2_NPS5555_X9Y2",
            "port0_in",
            "NOC2_NPS5555_X9Y2",
            "port2_out",
            "NOC2_NPS5555_X10Y2",
            "port0_in",
            "NOC2_NPS5555_X10Y2",
            "port2_out",
            "NOC2_NPS5555_X18Y0",
            "port0_in",
            "NOC2_NPS5555_X18Y0",
            "port1_out",
            "NOC2_NPS5555_X19Y3",
            "port0_in",
            "NOC2_NPS5555_X19Y3",
            "port2_out",
            "NOC2_NPS5555_X19Y5",
            "port0_in",
            "NOC2_NPS5555_X19Y5",
            "port2_out",
            "NOC2_NPS5555_X19Y7",
            "port0_in",
            "NOC2_NPS5555_X19Y7",
            "port2_out",
            "NOC2_NPS5555_X19Y9",
            "port0_in",
            "NOC2_NPS5555_X19Y9",
            "port2_out",
            "NOC2_NPS5555_X19Y11",
            "port0_in",
            "NOC2_NPS5555_X19Y11",
            "port2_out",
            "NOC2_NPS5555_X19Y13",
            "port0_in",
            "NOC2_NPS5555_X19Y13",
            "port2_out",
            "NOC2_NPS5555_X19Y15",
            "port0_in",
            "NOC2_NPS5555_X19Y15",
            "port2_out",
            "NOC2_NPS5555_X19Y17",
            "port0_in",
            "NOC2_NPS5555_X19Y17",
            "port2_out",
            "NOC_NPS5555_X3Y1",
            "port1_in",
            "NOC_NPS5555_X3Y1",
            "port0_out",
            "NOC_NPS5555_X2Y1",
            "port2_in",
            "NOC_NPS5555_X2Y1",
            "port1_out",
            "NOC_NSU128_X4Y0",
            "req"
          ],
          "RequiredBW": 125,
          "AchievedBW": 125,
          "RequiredLatency": 300,
          "AchievedLatency": 38
        }
      ]
    },
    {
      "Phase": 0,
      "From": "versal_gen1_platform_i/Master_NoC/inst/S01_AXI_nmu/bd_9fac_S01_AXI_nmu_0_top_INST/NOC2_NMU128_INST",
      "FromLocked": false,
      "To": "versal_gen1_platform_i/NoC_C2/inst/MC0_ddrc/inst/noc_ddr5_phy/inst/DDRMC5_COMP",
      "ToLocked": false,
      "Port": "PORT1",
      "ReadTC": "BE",
      "WriteTC": "BE",
      "ReadBW": 500,
      "WriteBW": 500,
      "ReadAchievedBW": 500,
      "WriteAchievedBW": 500,
      "ReadLatency": 300,
      "WriteLatency": 300,
      "ReadBestPossibleLatency": 300,
      "WriteBestPossibleLatency": 300,
      "PathLocked": true,
      "Nets": [
        {
          "PhyInstanceStart": "NOC2_NMU128_X5Y0",
          "PhyInstanceEnd": "DDRMC5E_X2Y0",
          "VC": 5,
          "CommType": "WRITE",
          "Connections": [
            "NOC2_NMU128_X5Y0",
            "req_out",
            "NOC2_NPS5555_X4Y1",
            "port1_in",
            "NOC2_NPS5555_X4Y1",
            "port2_out",
            "NOC2_NPS5555_X9Y2",
            "port0_in",
            "NOC2_NPS5555_X9Y2",
            "port2_out",
            "NOC2_NPS5555_X10Y2",
            "port0_in",
            "NOC2_NPS5555_X10Y2",
            "port2_out",
            "NOC2_NPS5555_X18Y0",
            "port0_in",
            "NOC2_NPS5555_X18Y0",
            "port2_out",
            "NOC2_NPS5555_X22Y0",
            "port0_in",
            "NOC2_NPS5555_X22Y0",
            "port2_out",
            "NOC2_NPS5555_X26Y0",
            "port0_in",
            "NOC2_NPS5555_X26Y0",
            "port3_out",
            "NOC2_XBR4X2_X2Y1",
            "portSideB1_in",
            "NOC2_XBR4X2_X2Y1",
            "portSideA1_out",
            "DDRMC5E_X2Y0",
            "Port1_req"
          ],
          "RequiredBW": 625,
          "AchievedBW": 625,
          "RequiredLatency": 300,
          "AchievedLatency": 24
        },
        {
          "PhyInstanceStart": "DDRMC5E_X2Y0",
          "PhyInstanceEnd": "NOC2_NMU128_X5Y0",
          "VC": 7,
          "CommType": "WRITE_RESP",
          "Connections": [
            "DDRMC5E_X2Y0",
            "Port1_resp",
            "NOC2_XBR4X2_X2Y1",
            "portSideA1_in",
            "NOC2_XBR4X2_X2Y1",
            "portSideB1_out",
            "NOC2_NPS5555_X26Y0",
            "port3_in",
            "NOC2_NPS5555_X26Y0",
            "port0_out",
            "NOC2_NPS5555_X22Y0",
            "port2_in",
            "NOC2_NPS5555_X22Y0",
            "port0_out",
            "NOC2_NPS5555_X18Y0",
            "port2_in",
            "NOC2_NPS5555_X18Y0",
            "port0_out",
            "NOC2_NPS5555_X10Y2",
            "port2_in",
            "NOC2_NPS5555_X10Y2",
            "port0_out",
            "NOC2_NPS5555_X9Y2",
            "port2_in",
            "NOC2_NPS5555_X9Y2",
            "port0_out",
            "NOC2_NPS5555_X4Y1",
            "port2_in",
            "NOC2_NPS5555_X4Y1",
            "port1_out",
            "NOC2_NMU128_X5Y0",
            "resp_in"
          ],
          "RequiredBW": 125,
          "AchievedBW": 125,
          "RequiredLatency": 300,
          "AchievedLatency": 24
        },
        {
          "PhyInstanceStart": "DDRMC5E_X2Y0",
          "PhyInstanceEnd": "NOC2_NMU128_X5Y0",
          "VC": 6,
          "CommType": "READ",
          "Connections": [
            "DDRMC5E_X2Y0",
            "Port1_resp",
            "NOC2_XBR4X2_X2Y1",
            "portSideA1_in",
            "NOC2_XBR4X2_X2Y1",
            "portSideB1_out",
            "NOC2_NPS5555_X26Y0",
            "port3_in",
            "NOC2_NPS5555_X26Y0",
            "port0_out",
            "NOC2_NPS5555_X22Y0",
            "port2_in",
            "NOC2_NPS5555_X22Y0",
            "port0_out",
            "NOC2_NPS5555_X18Y0",
            "port2_in",
            "NOC2_NPS5555_X18Y0",
            "port0_out",
            "NOC2_NPS5555_X10Y2",
            "port2_in",
            "NOC2_NPS5555_X10Y2",
            "port0_out",
            "NOC2_NPS5555_X9Y2",
            "port2_in",
            "NOC2_NPS5555_X9Y2",
            "port0_out",
            "NOC2_NPS5555_X4Y1",
            "port2_in",
            "NOC2_NPS5555_X4Y1",
            "port1_out",
            "NOC2_NMU128_X5Y0",
            "resp_in"
          ],
          "RequiredBW": 500,
          "AchievedBW": 500,
          "RequiredLatency": 300,
          "AchievedLatency": 24
        },
        {
          "PhyInstanceStart": "NOC2_NMU128_X5Y0",
          "PhyInstanceEnd": "DDRMC5E_X2Y0",
          "VC": 0,
          "CommType": "READ_REQ",
          "Connections": [
            "NOC2_NMU128_X5Y0",
            "req_out",
            "NOC2_NPS5555_X4Y1",
            "port1_in",
            "NOC2_NPS5555_X4Y1",
            "port2_out",
            "NOC2_NPS5555_X9Y2",
            "port0_in",
            "NOC2_NPS5555_X9Y2",
            "port2_out",
            "NOC2_NPS5555_X10Y2",
            "port0_in",
            "NOC2_NPS5555_X10Y2",
            "port2_out",
            "NOC2_NPS5555_X18Y0",
            "port0_in",
            "NOC2_NPS5555_X18Y0",
            "port2_out",
            "NOC2_NPS5555_X22Y0",
            "port0_in",
            "NOC2_NPS5555_X22Y0",
            "port2_out",
            "NOC2_NPS5555_X26Y0",
            "port0_in",
            "NOC2_NPS5555_X26Y0",
            "port3_out",
            "NOC2_XBR4X2_X2Y1",
            "portSideB1_in",
            "NOC2_XBR4X2_X2Y1",
            "portSideA1_out",
            "DDRMC5E_X2Y0",
            "Port1_req"
          ],
          "RequiredBW": 125,
          "AchievedBW": 125,
          "RequiredLatency": 300,
          "AchievedLatency": 24
        }
      ]
    },
    {
      "Phase": 0,
      "From": "versal_gen1_platform_i/Master_NoC/inst/S01_AXI_nmu/bd_9fac_S01_AXI_nmu_0_top_INST/NOC2_NMU128_INST",
      "FromLocked": false,
      "To": "versal_gen1_platform_i/NoC_C3/inst/MC0_ddrc/inst/noc_ddr5_phy/inst/DDRMC5_COMP",
      "ToLocked": false,
      "Port": "PORT1",
      "ReadTC": "BE",
      "WriteTC": "BE",
      "ReadBW": 500,
      "WriteBW": 500,
      "ReadAchievedBW": 500,
      "WriteAchievedBW": 500,
      "ReadLatency": 300,
      "WriteLatency": 300,
      "ReadBestPossibleLatency": 300,
      "WriteBestPossibleLatency": 300,
      "PathLocked": true,
      "Nets": [
        {
          "PhyInstanceStart": "NOC2_NMU128_X5Y0",
          "PhyInstanceEnd": "DDRMC5E_X3Y0",
          "VC": 5,
          "CommType": "WRITE",
          "Connections": [
            "NOC2_NMU128_X5Y0",
            "req_out",
            "NOC2_NPS5555_X4Y1",
            "port1_in",
            "NOC2_NPS5555_X4Y1",
            "port2_out",
            "NOC2_NPS5555_X9Y2",
            "port0_in",
            "NOC2_NPS5555_X9Y2",
            "port2_out",
            "NOC2_NPS5555_X10Y2",
            "port0_in",
            "NOC2_NPS5555_X10Y2",
            "port2_out",
            "NOC2_NPS5555_X18Y0",
            "port0_in",
            "NOC2_NPS5555_X18Y0",
            "port2_out",
            "NOC2_NPS5555_X22Y0",
            "port0_in",
            "NOC2_NPS5555_X22Y0",
            "port2_out",
            "NOC2_NPS5555_X26Y0",
            "port0_in",
            "NOC2_NPS5555_X26Y0",
            "port2_out",
            "NOC2_NPS5555_X28Y0",
            "port2_in",
            "NOC2_NPS5555_X28Y0",
            "port3_out",
            "NOC2_XBR4X2_X3Y1",
            "portSideB0_in",
            "NOC2_XBR4X2_X3Y1",
            "portSideA1_out",
            "DDRMC5E_X3Y0",
            "Port1_req"
          ],
          "RequiredBW": 625,
          "AchievedBW": 625,
          "RequiredLatency": 300,
          "AchievedLatency": 26
        },
        {
          "PhyInstanceStart": "DDRMC5E_X3Y0",
          "PhyInstanceEnd": "NOC2_NMU128_X5Y0",
          "VC": 7,
          "CommType": "WRITE_RESP",
          "Connections": [
            "DDRMC5E_X3Y0",
            "Port1_resp",
            "NOC2_XBR4X2_X3Y1",
            "portSideA1_in",
            "NOC2_XBR4X2_X3Y1",
            "portSideB0_out",
            "NOC2_NPS5555_X28Y0",
            "port3_in",
            "NOC2_NPS5555_X28Y0",
            "port2_out",
            "NOC2_NPS5555_X26Y0",
            "port2_in",
            "NOC2_NPS5555_X26Y0",
            "port0_out",
            "NOC2_NPS5555_X22Y0",
            "port2_in",
            "NOC2_NPS5555_X22Y0",
            "port0_out",
            "NOC2_NPS5555_X18Y0",
            "port2_in",
            "NOC2_NPS5555_X18Y0",
            "port0_out",
            "NOC2_NPS5555_X10Y2",
            "port2_in",
            "NOC2_NPS5555_X10Y2",
            "port0_out",
            "NOC2_NPS5555_X9Y2",
            "port2_in",
            "NOC2_NPS5555_X9Y2",
            "port0_out",
            "NOC2_NPS5555_X4Y1",
            "port2_in",
            "NOC2_NPS5555_X4Y1",
            "port1_out",
            "NOC2_NMU128_X5Y0",
            "resp_in"
          ],
          "RequiredBW": 125,
          "AchievedBW": 125,
          "RequiredLatency": 300,
          "AchievedLatency": 26
        },
        {
          "PhyInstanceStart": "DDRMC5E_X3Y0",
          "PhyInstanceEnd": "NOC2_NMU128_X5Y0",
          "VC": 6,
          "CommType": "READ",
          "Connections": [
            "DDRMC5E_X3Y0",
            "Port1_resp",
            "NOC2_XBR4X2_X3Y1",
            "portSideA1_in",
            "NOC2_XBR4X2_X3Y1",
            "portSideB0_out",
            "NOC2_NPS5555_X28Y0",
            "port3_in",
            "NOC2_NPS5555_X28Y0",
            "port2_out",
            "NOC2_NPS5555_X26Y0",
            "port2_in",
            "NOC2_NPS5555_X26Y0",
            "port0_out",
            "NOC2_NPS5555_X22Y0",
            "port2_in",
            "NOC2_NPS5555_X22Y0",
            "port0_out",
            "NOC2_NPS5555_X18Y0",
            "port2_in",
            "NOC2_NPS5555_X18Y0",
            "port0_out",
            "NOC2_NPS5555_X10Y2",
            "port2_in",
            "NOC2_NPS5555_X10Y2",
            "port0_out",
            "NOC2_NPS5555_X9Y2",
            "port2_in",
            "NOC2_NPS5555_X9Y2",
            "port0_out",
            "NOC2_NPS5555_X4Y1",
            "port2_in",
            "NOC2_NPS5555_X4Y1",
            "port1_out",
            "NOC2_NMU128_X5Y0",
            "resp_in"
          ],
          "RequiredBW": 500,
          "AchievedBW": 500,
          "RequiredLatency": 300,
          "AchievedLatency": 26
        },
        {
          "PhyInstanceStart": "NOC2_NMU128_X5Y0",
          "PhyInstanceEnd": "DDRMC5E_X3Y0",
          "VC": 0,
          "CommType": "READ_REQ",
          "Connections": [
            "NOC2_NMU128_X5Y0",
            "req_out",
            "NOC2_NPS5555_X4Y1",
            "port1_in",
            "NOC2_NPS5555_X4Y1",
            "port2_out",
            "NOC2_NPS5555_X9Y2",
            "port0_in",
            "NOC2_NPS5555_X9Y2",
            "port2_out",
            "NOC2_NPS5555_X10Y2",
            "port0_in",
            "NOC2_NPS5555_X10Y2",
            "port2_out",
            "NOC2_NPS5555_X18Y0",
            "port0_in",
            "NOC2_NPS5555_X18Y0",
            "port2_out",
            "NOC2_NPS5555_X22Y0",
            "port0_in",
            "NOC2_NPS5555_X22Y0",
            "port2_out",
            "NOC2_NPS5555_X26Y0",
            "port0_in",
            "NOC2_NPS5555_X26Y0",
            "port2_out",
            "NOC2_NPS5555_X28Y0",
            "port2_in",
            "NOC2_NPS5555_X28Y0",
            "port3_out",
            "NOC2_XBR4X2_X3Y1",
            "portSideB0_in",
            "NOC2_XBR4X2_X3Y1",
            "portSideA1_out",
            "DDRMC5E_X3Y0",
            "Port1_req"
          ],
          "RequiredBW": 125,
          "AchievedBW": 125,
          "RequiredLatency": 300,
          "AchievedLatency": 26
        }
      ]
    },
    {
      "Phase": 0,
      "From": "versal_gen1_platform_i/Master_NoC/inst/S02_AXI_nmu/bd_9fac_S02_AXI_nmu_0_top_INST/NOC2_NMU128_INST",
      "FromLocked": false,
      "To": "versal_gen1_platform_i/NoC_C0_C1/inst/MC0_ddrc/inst/noc_ddr5_phy/inst/DDRMC5_COMP",
      "ToLocked": false,
      "Port": "PORT0",
      "ReadTC": "BE",
      "WriteTC": "BE",
      "ReadBW": 250,
      "WriteBW": 250,
      "ReadAchievedBW": 250,
      "WriteAchievedBW": 250,
      "ReadLatency": 300,
      "WriteLatency": 300,
      "ReadBestPossibleLatency": 300,
      "WriteBestPossibleLatency": 300,
      "PathLocked": true,
      "Nets": [
        {
          "PhyInstanceStart": "NOC2_NMU128_X6Y0",
          "PhyInstanceEnd": "DDRMC5E_X0Y0",
          "VC": 5,
          "CommType": "WRITE",
          "Connections": [
            "NOC2_NMU128_X6Y0",
            "req_out",
            "NOC2_NPS5555_X13Y2",
            "port3_in",
            "NOC2_NPS5555_X13Y2",
            "port0_out",
            "NOC2_NPS5555_X5Y1",
            "port2_in",
            "NOC2_NPS5555_X5Y1",
            "port1_out",
            "NOC2_XBR4X2_X0Y0",
            "portSideB2_in",
            "NOC2_XBR4X2_X0Y0",
            "portSideA0_out",
            "DDRMC5E_X0Y0",
            "Port0_req"
          ],
          "RequiredBW": 312,
          "AchievedBW": 312,
          "RequiredLatency": 300,
          "AchievedLatency": 16
        },
        {
          "PhyInstanceStart": "DDRMC5E_X0Y0",
          "PhyInstanceEnd": "NOC2_NMU128_X6Y0",
          "VC": 7,
          "CommType": "WRITE_RESP",
          "Connections": [
            "DDRMC5E_X0Y0",
            "Port0_resp",
            "NOC2_XBR4X2_X0Y0",
            "portSideA0_in",
            "NOC2_XBR4X2_X0Y0",
            "portSideB2_out",
            "NOC2_NPS5555_X5Y1",
            "port1_in",
            "NOC2_NPS5555_X5Y1",
            "port2_out",
            "NOC2_NPS5555_X13Y2",
            "port0_in",
            "NOC2_NPS5555_X13Y2",
            "port3_out",
            "NOC2_NMU128_X6Y0",
            "resp_in"
          ],
          "RequiredBW": 63,
          "AchievedBW": 63,
          "RequiredLatency": 300,
          "AchievedLatency": 16
        },
        {
          "PhyInstanceStart": "DDRMC5E_X0Y0",
          "PhyInstanceEnd": "NOC2_NMU128_X6Y0",
          "VC": 2,
          "CommType": "READ",
          "Connections": [
            "DDRMC5E_X0Y0",
            "Port0_resp",
            "NOC2_XBR4X2_X0Y0",
            "portSideA0_in",
            "NOC2_XBR4X2_X0Y0",
            "portSideB2_out",
            "NOC2_NPS5555_X5Y1",
            "port1_in",
            "NOC2_NPS5555_X5Y1",
            "port2_out",
            "NOC2_NPS5555_X13Y2",
            "port0_in",
            "NOC2_NPS5555_X13Y2",
            "port3_out",
            "NOC2_NMU128_X6Y0",
            "resp_in"
          ],
          "RequiredBW": 250,
          "AchievedBW": 250,
          "RequiredLatency": 300,
          "AchievedLatency": 16
        },
        {
          "PhyInstanceStart": "NOC2_NMU128_X6Y0",
          "PhyInstanceEnd": "DDRMC5E_X0Y0",
          "VC": 4,
          "CommType": "READ_REQ",
          "Connections": [
            "NOC2_NMU128_X6Y0",
            "req_out",
            "NOC2_NPS5555_X13Y2",
            "port3_in",
            "NOC2_NPS5555_X13Y2",
            "port0_out",
            "NOC2_NPS5555_X5Y1",
            "port2_in",
            "NOC2_NPS5555_X5Y1",
            "port1_out",
            "NOC2_XBR4X2_X0Y0",
            "portSideB2_in",
            "NOC2_XBR4X2_X0Y0",
            "portSideA0_out",
            "DDRMC5E_X0Y0",
            "Port0_req"
          ],
          "RequiredBW": 63,
          "AchievedBW": 63,
          "RequiredLatency": 300,
          "AchievedLatency": 16
        }
      ]
    },
    {
      "Phase": 0,
      "From": "versal_gen1_platform_i/Master_NoC/inst/S02_AXI_nmu/bd_9fac_S02_AXI_nmu_0_top_INST/NOC2_NMU128_INST",
      "FromLocked": false,
      "To": "versal_gen1_platform_i/NoC_C0_C1/inst/MC1_ddrc/inst/noc_ddr5_phy/inst/DDRMC5_COMP",
      "ToLocked": false,
      "Port": "PORT0",
      "ReadTC": "BE",
      "WriteTC": "BE",
      "ReadBW": 250,
      "WriteBW": 250,
      "ReadAchievedBW": 250,
      "WriteAchievedBW": 250,
      "ReadLatency": 300,
      "WriteLatency": 300,
      "ReadBestPossibleLatency": 300,
      "WriteBestPossibleLatency": 300,
      "PathLocked": true,
      "Nets": [
        {
          "PhyInstanceStart": "NOC2_NMU128_X6Y0",
          "PhyInstanceEnd": "DDRMC5E_X1Y0",
          "VC": 5,
          "CommType": "WRITE",
          "Connections": [
            "NOC2_NMU128_X6Y0",
            "req_out",
            "NOC2_NPS5555_X13Y2",
            "port3_in",
            "NOC2_NPS5555_X13Y2",
            "port1_out",
            "NOC2_XBR4X2_X1Y2",
            "portSideB3_in",
            "NOC2_XBR4X2_X1Y2",
            "portSideA0_out",
            "DDRMC5E_X1Y0",
            "Port0_req"
          ],
          "RequiredBW": 312,
          "AchievedBW": 312,
          "RequiredLatency": 300,
          "AchievedLatency": 14
        },
        {
          "PhyInstanceStart": "DDRMC5E_X1Y0",
          "PhyInstanceEnd": "NOC2_NMU128_X6Y0",
          "VC": 7,
          "CommType": "WRITE_RESP",
          "Connections": [
            "DDRMC5E_X1Y0",
            "Port0_resp",
            "NOC2_XBR4X2_X1Y2",
            "portSideA0_in",
            "NOC2_XBR4X2_X1Y2",
            "portSideB3_out",
            "NOC2_NPS5555_X13Y2",
            "port1_in",
            "NOC2_NPS5555_X13Y2",
            "port3_out",
            "NOC2_NMU128_X6Y0",
            "resp_in"
          ],
          "RequiredBW": 63,
          "AchievedBW": 63,
          "RequiredLatency": 300,
          "AchievedLatency": 14
        },
        {
          "PhyInstanceStart": "DDRMC5E_X1Y0",
          "PhyInstanceEnd": "NOC2_NMU128_X6Y0",
          "VC": 2,
          "CommType": "READ",
          "Connections": [
            "DDRMC5E_X1Y0",
            "Port0_resp",
            "NOC2_XBR4X2_X1Y2",
            "portSideA0_in",
            "NOC2_XBR4X2_X1Y2",
            "portSideB3_out",
            "NOC2_NPS5555_X13Y2",
            "port1_in",
            "NOC2_NPS5555_X13Y2",
            "port3_out",
            "NOC2_NMU128_X6Y0",
            "resp_in"
          ],
          "RequiredBW": 250,
          "AchievedBW": 250,
          "RequiredLatency": 300,
          "AchievedLatency": 14
        },
        {
          "PhyInstanceStart": "NOC2_NMU128_X6Y0",
          "PhyInstanceEnd": "DDRMC5E_X1Y0",
          "VC": 4,
          "CommType": "READ_REQ",
          "Connections": [
            "NOC2_NMU128_X6Y0",
            "req_out",
            "NOC2_NPS5555_X13Y2",
            "port3_in",
            "NOC2_NPS5555_X13Y2",
            "port1_out",
            "NOC2_XBR4X2_X1Y2",
            "portSideB3_in",
            "NOC2_XBR4X2_X1Y2",
            "portSideA0_out",
            "DDRMC5E_X1Y0",
            "Port0_req"
          ],
          "RequiredBW": 63,
          "AchievedBW": 63,
          "RequiredLatency": 300,
          "AchievedLatency": 14
        }
      ]
    },
    {
      "Phase": 0,
      "From": "versal_gen1_platform_i/Master_NoC/inst/S02_AXI_nmu/bd_9fac_S02_AXI_nmu_0_top_INST/NOC2_NMU128_INST",
      "FromLocked": false,
      "To": "versal_gen1_platform_i/NoC_C0_C1/inst/MC0_ddrc/inst/noc_ddr5_phy/inst/DDRMC5_COMP",
      "ToLocked": false,
      "Port": "PORT1",
      "ReadTC": "BE",
      "WriteTC": "BE",
      "ReadBW": 250,
      "WriteBW": 250,
      "ReadAchievedBW": 250,
      "WriteAchievedBW": 250,
      "ReadLatency": 300,
      "WriteLatency": 300,
      "ReadBestPossibleLatency": 300,
      "WriteBestPossibleLatency": 300,
      "PathLocked": true,
      "Nets": [
        {
          "PhyInstanceStart": "NOC2_NMU128_X6Y0",
          "PhyInstanceEnd": "DDRMC5E_X0Y0",
          "VC": 5,
          "CommType": "WRITE",
          "Connections": [
            "NOC2_NMU128_X6Y0",
            "req_out",
            "NOC2_NPS5555_X13Y2",
            "port3_in",
            "NOC2_NPS5555_X13Y2",
            "port0_out",
            "NOC2_NPS5555_X5Y1",
            "port2_in",
            "NOC2_NPS5555_X5Y1",
            "port1_out",
            "NOC2_XBR4X2_X0Y0",
            "portSideB2_in",
            "NOC2_XBR4X2_X0Y0",
            "portSideA1_out",
            "DDRMC5E_X0Y0",
            "Port1_req"
          ],
          "RequiredBW": 312,
          "AchievedBW": 312,
          "RequiredLatency": 300,
          "AchievedLatency": 16
        },
        {
          "PhyInstanceStart": "DDRMC5E_X0Y0",
          "PhyInstanceEnd": "NOC2_NMU128_X6Y0",
          "VC": 7,
          "CommType": "WRITE_RESP",
          "Connections": [
            "DDRMC5E_X0Y0",
            "Port1_resp",
            "NOC2_XBR4X2_X0Y0",
            "portSideA1_in",
            "NOC2_XBR4X2_X0Y0",
            "portSideB2_out",
            "NOC2_NPS5555_X5Y1",
            "port1_in",
            "NOC2_NPS5555_X5Y1",
            "port2_out",
            "NOC2_NPS5555_X13Y2",
            "port0_in",
            "NOC2_NPS5555_X13Y2",
            "port3_out",
            "NOC2_NMU128_X6Y0",
            "resp_in"
          ],
          "RequiredBW": 63,
          "AchievedBW": 63,
          "RequiredLatency": 300,
          "AchievedLatency": 16
        },
        {
          "PhyInstanceStart": "DDRMC5E_X0Y0",
          "PhyInstanceEnd": "NOC2_NMU128_X6Y0",
          "VC": 2,
          "CommType": "READ",
          "Connections": [
            "DDRMC5E_X0Y0",
            "Port1_resp",
            "NOC2_XBR4X2_X0Y0",
            "portSideA1_in",
            "NOC2_XBR4X2_X0Y0",
            "portSideB2_out",
            "NOC2_NPS5555_X5Y1",
            "port1_in",
            "NOC2_NPS5555_X5Y1",
            "port2_out",
            "NOC2_NPS5555_X13Y2",
            "port0_in",
            "NOC2_NPS5555_X13Y2",
            "port3_out",
            "NOC2_NMU128_X6Y0",
            "resp_in"
          ],
          "RequiredBW": 250,
          "AchievedBW": 250,
          "RequiredLatency": 300,
          "AchievedLatency": 16
        },
        {
          "PhyInstanceStart": "NOC2_NMU128_X6Y0",
          "PhyInstanceEnd": "DDRMC5E_X0Y0",
          "VC": 4,
          "CommType": "READ_REQ",
          "Connections": [
            "NOC2_NMU128_X6Y0",
            "req_out",
            "NOC2_NPS5555_X13Y2",
            "port3_in",
            "NOC2_NPS5555_X13Y2",
            "port0_out",
            "NOC2_NPS5555_X5Y1",
            "port2_in",
            "NOC2_NPS5555_X5Y1",
            "port1_out",
            "NOC2_XBR4X2_X0Y0",
            "portSideB2_in",
            "NOC2_XBR4X2_X0Y0",
            "portSideA1_out",
            "DDRMC5E_X0Y0",
            "Port1_req"
          ],
          "RequiredBW": 63,
          "AchievedBW": 63,
          "RequiredLatency": 300,
          "AchievedLatency": 16
        }
      ]
    },
    {
      "Phase": 0,
      "From": "versal_gen1_platform_i/Master_NoC/inst/S02_AXI_nmu/bd_9fac_S02_AXI_nmu_0_top_INST/NOC2_NMU128_INST",
      "FromLocked": false,
      "To": "versal_gen1_platform_i/NoC_C0_C1/inst/MC1_ddrc/inst/noc_ddr5_phy/inst/DDRMC5_COMP",
      "ToLocked": false,
      "Port": "PORT1",
      "ReadTC": "BE",
      "WriteTC": "BE",
      "ReadBW": 250,
      "WriteBW": 250,
      "ReadAchievedBW": 250,
      "WriteAchievedBW": 250,
      "ReadLatency": 300,
      "WriteLatency": 300,
      "ReadBestPossibleLatency": 300,
      "WriteBestPossibleLatency": 300,
      "PathLocked": true,
      "Nets": [
        {
          "PhyInstanceStart": "NOC2_NMU128_X6Y0",
          "PhyInstanceEnd": "DDRMC5E_X1Y0",
          "VC": 5,
          "CommType": "WRITE",
          "Connections": [
            "NOC2_NMU128_X6Y0",
            "req_out",
            "NOC2_NPS5555_X13Y2",
            "port3_in",
            "NOC2_NPS5555_X13Y2",
            "port1_out",
            "NOC2_XBR4X2_X1Y2",
            "portSideB3_in",
            "NOC2_XBR4X2_X1Y2",
            "portSideA1_out",
            "DDRMC5E_X1Y0",
            "Port1_req"
          ],
          "RequiredBW": 312,
          "AchievedBW": 312,
          "RequiredLatency": 300,
          "AchievedLatency": 14
        },
        {
          "PhyInstanceStart": "DDRMC5E_X1Y0",
          "PhyInstanceEnd": "NOC2_NMU128_X6Y0",
          "VC": 7,
          "CommType": "WRITE_RESP",
          "Connections": [
            "DDRMC5E_X1Y0",
            "Port1_resp",
            "NOC2_XBR4X2_X1Y2",
            "portSideA1_in",
            "NOC2_XBR4X2_X1Y2",
            "portSideB3_out",
            "NOC2_NPS5555_X13Y2",
            "port1_in",
            "NOC2_NPS5555_X13Y2",
            "port3_out",
            "NOC2_NMU128_X6Y0",
            "resp_in"
          ],
          "RequiredBW": 63,
          "AchievedBW": 63,
          "RequiredLatency": 300,
          "AchievedLatency": 14
        },
        {
          "PhyInstanceStart": "DDRMC5E_X1Y0",
          "PhyInstanceEnd": "NOC2_NMU128_X6Y0",
          "VC": 2,
          "CommType": "READ",
          "Connections": [
            "DDRMC5E_X1Y0",
            "Port1_resp",
            "NOC2_XBR4X2_X1Y2",
            "portSideA1_in",
            "NOC2_XBR4X2_X1Y2",
            "portSideB3_out",
            "NOC2_NPS5555_X13Y2",
            "port1_in",
            "NOC2_NPS5555_X13Y2",
            "port3_out",
            "NOC2_NMU128_X6Y0",
            "resp_in"
          ],
          "RequiredBW": 250,
          "AchievedBW": 250,
          "RequiredLatency": 300,
          "AchievedLatency": 14
        },
        {
          "PhyInstanceStart": "NOC2_NMU128_X6Y0",
          "PhyInstanceEnd": "DDRMC5E_X1Y0",
          "VC": 4,
          "CommType": "READ_REQ",
          "Connections": [
            "NOC2_NMU128_X6Y0",
            "req_out",
            "NOC2_NPS5555_X13Y2",
            "port3_in",
            "NOC2_NPS5555_X13Y2",
            "port1_out",
            "NOC2_XBR4X2_X1Y2",
            "portSideB3_in",
            "NOC2_XBR4X2_X1Y2",
            "portSideA1_out",
            "DDRMC5E_X1Y0",
            "Port1_req"
          ],
          "RequiredBW": 63,
          "AchievedBW": 63,
          "RequiredLatency": 300,
          "AchievedLatency": 14
        }
      ]
    },
    {
      "Phase": 0,
      "From": "versal_gen1_platform_i/Master_NoC/inst/S02_AXI_nmu/bd_9fac_S02_AXI_nmu_0_top_INST/NOC2_NMU128_INST",
      "FromLocked": false,
      "To": "versal_gen1_platform_i/ConfigNoc/inst/M00_AXI_nsu/bd_e015_M00_AXI_nsu_0_top_INST/NOC_NSU128_INST",
      "ToLocked": false,
      "Port": "PORT0",
      "ReadTC": "BE",
      "WriteTC": "BE",
      "ReadBW": 500,
      "WriteBW": 500,
      "ReadAchievedBW": 500,
      "WriteAchievedBW": 500,
      "ReadLatency": 300,
      "WriteLatency": 300,
      "ReadBestPossibleLatency": 300,
      "WriteBestPossibleLatency": 300,
      "PathLocked": true,
      "Nets": [
        {
          "PhyInstanceStart": "NOC2_NMU128_X6Y0",
          "PhyInstanceEnd": "NOC_NSU128_X4Y0",
          "VC": 5,
          "CommType": "WRITE",
          "Connections": [
            "NOC2_NMU128_X6Y0",
            "req_out",
            "NOC2_NPS5555_X13Y2",
            "port3_in",
            "NOC2_NPS5555_X13Y2",
            "port2_out",
            "NOC2_NPS5555_X12Y2",
            "port0_in",
            "NOC2_NPS5555_X12Y2",
            "port2_out",
            "NOC2_NPS5555_X16Y0",
            "port0_in",
            "NOC2_NPS5555_X16Y0",
            "port1_out",
            "NOC2_NPS5555_X18Y0",
            "port3_in",
            "NOC2_NPS5555_X18Y0",
            "port1_out",
            "NOC2_NPS5555_X19Y3",
            "port0_in",
            "NOC2_NPS5555_X19Y3",
            "port2_out",
            "NOC2_NPS5555_X19Y5",
            "port0_in",
            "NOC2_NPS5555_X19Y5",
            "port2_out",
            "NOC2_NPS5555_X19Y7",
            "port0_in",
            "NOC2_NPS5555_X19Y7",
            "port2_out",
            "NOC2_NPS5555_X19Y9",
            "port0_in",
            "NOC2_NPS5555_X19Y9",
            "port2_out",
            "NOC2_NPS5555_X19Y11",
            "port0_in",
            "NOC2_NPS5555_X19Y11",
            "port2_out",
            "NOC2_NPS5555_X19Y13",
            "port0_in",
            "NOC2_NPS5555_X19Y13",
            "port2_out",
            "NOC2_NPS5555_X19Y15",
            "port0_in",
            "NOC2_NPS5555_X19Y15",
            "port2_out",
            "NOC2_NPS5555_X19Y17",
            "port0_in",
            "NOC2_NPS5555_X19Y17",
            "port2_out",
            "NOC_NPS5555_X3Y1",
            "port1_in",
            "NOC_NPS5555_X3Y1",
            "port0_out",
            "NOC_NPS5555_X2Y1",
            "port2_in",
            "NOC_NPS5555_X2Y1",
            "port1_out",
            "NOC_NSU128_X4Y0",
            "req"
          ],
          "RequiredBW": 625,
          "AchievedBW": 625,
          "RequiredLatency": 300,
          "AchievedLatency": 38
        },
        {
          "PhyInstanceStart": "NOC_NSU128_X4Y0",
          "PhyInstanceEnd": "NOC2_NMU128_X6Y0",
          "VC": 7,
          "CommType": "WRITE_RESP",
          "Connections": [
            "NOC_NSU128_X4Y0",
            "resp",
            "NOC_NPS5555_X2Y1",
            "port1_in",
            "NOC_NPS5555_X2Y1",
            "port2_out",
            "NOC_NPS5555_X3Y1",
            "port0_in",
            "NOC_NPS5555_X3Y1",
            "port1_out",
            "NOC2_NPS5555_X19Y17",
            "port2_in",
            "NOC2_NPS5555_X19Y17",
            "port0_out",
            "NOC2_NPS5555_X19Y15",
            "port2_in",
            "NOC2_NPS5555_X19Y15",
            "port0_out",
            "NOC2_NPS5555_X19Y13",
            "port2_in",
            "NOC2_NPS5555_X19Y13",
            "port0_out",
            "NOC2_NPS5555_X19Y11",
            "port2_in",
            "NOC2_NPS5555_X19Y11",
            "port0_out",
            "NOC2_NPS5555_X19Y9",
            "port2_in",
            "NOC2_NPS5555_X19Y9",
            "port0_out",
            "NOC2_NPS5555_X19Y7",
            "port2_in",
            "NOC2_NPS5555_X19Y7",
            "port0_out",
            "NOC2_NPS5555_X19Y5",
            "port2_in",
            "NOC2_NPS5555_X19Y5",
            "port0_out",
            "NOC2_NPS5555_X19Y3",
            "port2_in",
            "NOC2_NPS5555_X19Y3",
            "port0_out",
            "NOC2_NPS5555_X18Y0",
            "port1_in",
            "NOC2_NPS5555_X18Y0",
            "port0_out",
            "NOC2_NPS5555_X10Y2",
            "port2_in",
            "NOC2_NPS5555_X10Y2",
            "port3_out",
            "NOC2_NPS5555_X12Y2",
            "port1_in",
            "NOC2_NPS5555_X12Y2",
            "port0_out",
            "NOC2_NPS5555_X13Y2",
            "port2_in",
            "NOC2_NPS5555_X13Y2",
            "port3_out",
            "NOC2_NMU128_X6Y0",
            "resp_in"
          ],
          "RequiredBW": 125,
          "AchievedBW": 125,
          "RequiredLatency": 300,
          "AchievedLatency": 38
        },
        {
          "PhyInstanceStart": "NOC_NSU128_X4Y0",
          "PhyInstanceEnd": "NOC2_NMU128_X6Y0",
          "VC": 2,
          "CommType": "READ",
          "Connections": [
            "NOC_NSU128_X4Y0",
            "resp",
            "NOC_NPS5555_X2Y1",
            "port1_in",
            "NOC_NPS5555_X2Y1",
            "port2_out",
            "NOC_NPS5555_X3Y1",
            "port0_in",
            "NOC_NPS5555_X3Y1",
            "port1_out",
            "NOC2_NPS5555_X19Y17",
            "port2_in",
            "NOC2_NPS5555_X19Y17",
            "port0_out",
            "NOC2_NPS5555_X19Y15",
            "port2_in",
            "NOC2_NPS5555_X19Y15",
            "port0_out",
            "NOC2_NPS5555_X19Y13",
            "port2_in",
            "NOC2_NPS5555_X19Y13",
            "port0_out",
            "NOC2_NPS5555_X19Y11",
            "port2_in",
            "NOC2_NPS5555_X19Y11",
            "port0_out",
            "NOC2_NPS5555_X19Y9",
            "port2_in",
            "NOC2_NPS5555_X19Y9",
            "port0_out",
            "NOC2_NPS5555_X19Y7",
            "port2_in",
            "NOC2_NPS5555_X19Y7",
            "port0_out",
            "NOC2_NPS5555_X19Y5",
            "port2_in",
            "NOC2_NPS5555_X19Y5",
            "port0_out",
            "NOC2_NPS5555_X19Y3",
            "port2_in",
            "NOC2_NPS5555_X19Y3",
            "port0_out",
            "NOC2_NPS5555_X18Y0",
            "port1_in",
            "NOC2_NPS5555_X18Y0",
            "port3_out",
            "NOC2_NPS5555_X16Y0",
            "port1_in",
            "NOC2_NPS5555_X16Y0",
            "port0_out",
            "NOC2_NPS5555_X12Y2",
            "port2_in",
            "NOC2_NPS5555_X12Y2",
            "port0_out",
            "NOC2_NPS5555_X13Y2",
            "port2_in",
            "NOC2_NPS5555_X13Y2",
            "port3_out",
            "NOC2_NMU128_X6Y0",
            "resp_in"
          ],
          "RequiredBW": 500,
          "AchievedBW": 500,
          "RequiredLatency": 300,
          "AchievedLatency": 38
        },
        {
          "PhyInstanceStart": "NOC2_NMU128_X6Y0",
          "PhyInstanceEnd": "NOC_NSU128_X4Y0",
          "VC": 4,
          "CommType": "READ_REQ",
          "Connections": [
            "NOC2_NMU128_X6Y0",
            "req_out",
            "NOC2_NPS5555_X13Y2",
            "port3_in",
            "NOC2_NPS5555_X13Y2",
            "port2_out",
            "NOC2_NPS5555_X12Y2",
            "port0_in",
            "NOC2_NPS5555_X12Y2",
            "port2_out",
            "NOC2_NPS5555_X16Y0",
            "port0_in",
            "NOC2_NPS5555_X16Y0",
            "port1_out",
            "NOC2_NPS5555_X18Y0",
            "port3_in",
            "NOC2_NPS5555_X18Y0",
            "port1_out",
            "NOC2_NPS5555_X19Y3",
            "port0_in",
            "NOC2_NPS5555_X19Y3",
            "port2_out",
            "NOC2_NPS5555_X19Y5",
            "port0_in",
            "NOC2_NPS5555_X19Y5",
            "port2_out",
            "NOC2_NPS5555_X19Y7",
            "port0_in",
            "NOC2_NPS5555_X19Y7",
            "port2_out",
            "NOC2_NPS5555_X19Y9",
            "port0_in",
            "NOC2_NPS5555_X19Y9",
            "port2_out",
            "NOC2_NPS5555_X19Y11",
            "port0_in",
            "NOC2_NPS5555_X19Y11",
            "port2_out",
            "NOC2_NPS5555_X19Y13",
            "port0_in",
            "NOC2_NPS5555_X19Y13",
            "port2_out",
            "NOC2_NPS5555_X19Y15",
            "port0_in",
            "NOC2_NPS5555_X19Y15",
            "port2_out",
            "NOC2_NPS5555_X19Y17",
            "port0_in",
            "NOC2_NPS5555_X19Y17",
            "port2_out",
            "NOC_NPS5555_X3Y1",
            "port1_in",
            "NOC_NPS5555_X3Y1",
            "port0_out",
            "NOC_NPS5555_X2Y1",
            "port2_in",
            "NOC_NPS5555_X2Y1",
            "port1_out",
            "NOC_NSU128_X4Y0",
            "req"
          ],
          "RequiredBW": 125,
          "AchievedBW": 125,
          "RequiredLatency": 300,
          "AchievedLatency": 38
        }
      ]
    },
    {
      "Phase": 0,
      "From": "versal_gen1_platform_i/Master_NoC/inst/S02_AXI_nmu/bd_9fac_S02_AXI_nmu_0_top_INST/NOC2_NMU128_INST",
      "FromLocked": false,
      "To": "versal_gen1_platform_i/NoC_C2/inst/MC0_ddrc/inst/noc_ddr5_phy/inst/DDRMC5_COMP",
      "ToLocked": false,
      "Port": "PORT1",
      "ReadTC": "BE",
      "WriteTC": "BE",
      "ReadBW": 500,
      "WriteBW": 500,
      "ReadAchievedBW": 500,
      "WriteAchievedBW": 500,
      "ReadLatency": 300,
      "WriteLatency": 300,
      "ReadBestPossibleLatency": 300,
      "WriteBestPossibleLatency": 300,
      "PathLocked": true,
      "Nets": [
        {
          "PhyInstanceStart": "NOC2_NMU128_X6Y0",
          "PhyInstanceEnd": "DDRMC5E_X2Y0",
          "VC": 5,
          "CommType": "WRITE",
          "Connections": [
            "NOC2_NMU128_X6Y0",
            "req_out",
            "NOC2_NPS5555_X13Y2",
            "port3_in",
            "NOC2_NPS5555_X13Y2",
            "port2_out",
            "NOC2_NPS5555_X12Y2",
            "port0_in",
            "NOC2_NPS5555_X12Y2",
            "port2_out",
            "NOC2_NPS5555_X16Y0",
            "port0_in",
            "NOC2_NPS5555_X16Y0",
            "port2_out",
            "NOC2_NPS5555_X20Y0",
            "port0_in",
            "NOC2_NPS5555_X20Y0",
            "port2_out",
            "NOC2_NPS5555_X24Y0",
            "port0_in",
            "NOC2_NPS5555_X24Y0",
            "port1_out",
            "NOC2_XBR4X2_X2Y1",
            "portSideB2_in",
            "NOC2_XBR4X2_X2Y1",
            "portSideA1_out",
            "DDRMC5E_X2Y0",
            "Port1_req"
          ],
          "RequiredBW": 625,
          "AchievedBW": 625,
          "RequiredLatency": 300,
          "AchievedLatency": 22
        },
        {
          "PhyInstanceStart": "DDRMC5E_X2Y0",
          "PhyInstanceEnd": "NOC2_NMU128_X6Y0",
          "VC": 7,
          "CommType": "WRITE_RESP",
          "Connections": [
            "DDRMC5E_X2Y0",
            "Port1_resp",
            "NOC2_XBR4X2_X2Y1",
            "portSideA1_in",
            "NOC2_XBR4X2_X2Y1",
            "portSideB2_out",
            "NOC2_NPS5555_X24Y0",
            "port1_in",
            "NOC2_NPS5555_X24Y0",
            "port0_out",
            "NOC2_NPS5555_X20Y0",
            "port2_in",
            "NOC2_NPS5555_X20Y0",
            "port0_out",
            "NOC2_NPS5555_X16Y0",
            "port2_in",
            "NOC2_NPS5555_X16Y0",
            "port0_out",
            "NOC2_NPS5555_X12Y2",
            "port2_in",
            "NOC2_NPS5555_X12Y2",
            "port0_out",
            "NOC2_NPS5555_X13Y2",
            "port2_in",
            "NOC2_NPS5555_X13Y2",
            "port3_out",
            "NOC2_NMU128_X6Y0",
            "resp_in"
          ],
          "RequiredBW": 125,
          "AchievedBW": 125,
          "RequiredLatency": 300,
          "AchievedLatency": 22
        },
        {
          "PhyInstanceStart": "DDRMC5E_X2Y0",
          "PhyInstanceEnd": "NOC2_NMU128_X6Y0",
          "VC": 2,
          "CommType": "READ",
          "Connections": [
            "DDRMC5E_X2Y0",
            "Port1_resp",
            "NOC2_XBR4X2_X2Y1",
            "portSideA1_in",
            "NOC2_XBR4X2_X2Y1",
            "portSideB2_out",
            "NOC2_NPS5555_X24Y0",
            "port1_in",
            "NOC2_NPS5555_X24Y0",
            "port0_out",
            "NOC2_NPS5555_X20Y0",
            "port2_in",
            "NOC2_NPS5555_X20Y0",
            "port0_out",
            "NOC2_NPS5555_X16Y0",
            "port2_in",
            "NOC2_NPS5555_X16Y0",
            "port0_out",
            "NOC2_NPS5555_X12Y2",
            "port2_in",
            "NOC2_NPS5555_X12Y2",
            "port0_out",
            "NOC2_NPS5555_X13Y2",
            "port2_in",
            "NOC2_NPS5555_X13Y2",
            "port3_out",
            "NOC2_NMU128_X6Y0",
            "resp_in"
          ],
          "RequiredBW": 500,
          "AchievedBW": 500,
          "RequiredLatency": 300,
          "AchievedLatency": 22
        },
        {
          "PhyInstanceStart": "NOC2_NMU128_X6Y0",
          "PhyInstanceEnd": "DDRMC5E_X2Y0",
          "VC": 4,
          "CommType": "READ_REQ",
          "Connections": [
            "NOC2_NMU128_X6Y0",
            "req_out",
            "NOC2_NPS5555_X13Y2",
            "port3_in",
            "NOC2_NPS5555_X13Y2",
            "port2_out",
            "NOC2_NPS5555_X12Y2",
            "port0_in",
            "NOC2_NPS5555_X12Y2",
            "port2_out",
            "NOC2_NPS5555_X16Y0",
            "port0_in",
            "NOC2_NPS5555_X16Y0",
            "port2_out",
            "NOC2_NPS5555_X20Y0",
            "port0_in",
            "NOC2_NPS5555_X20Y0",
            "port2_out",
            "NOC2_NPS5555_X24Y0",
            "port0_in",
            "NOC2_NPS5555_X24Y0",
            "port1_out",
            "NOC2_XBR4X2_X2Y1",
            "portSideB2_in",
            "NOC2_XBR4X2_X2Y1",
            "portSideA1_out",
            "DDRMC5E_X2Y0",
            "Port1_req"
          ],
          "RequiredBW": 125,
          "AchievedBW": 125,
          "RequiredLatency": 300,
          "AchievedLatency": 22
        }
      ]
    },
    {
      "Phase": 0,
      "From": "versal_gen1_platform_i/Master_NoC/inst/S02_AXI_nmu/bd_9fac_S02_AXI_nmu_0_top_INST/NOC2_NMU128_INST",
      "FromLocked": false,
      "To": "versal_gen1_platform_i/NoC_C3/inst/MC0_ddrc/inst/noc_ddr5_phy/inst/DDRMC5_COMP",
      "ToLocked": false,
      "Port": "PORT1",
      "ReadTC": "BE",
      "WriteTC": "BE",
      "ReadBW": 500,
      "WriteBW": 500,
      "ReadAchievedBW": 500,
      "WriteAchievedBW": 500,
      "ReadLatency": 300,
      "WriteLatency": 300,
      "ReadBestPossibleLatency": 300,
      "WriteBestPossibleLatency": 300,
      "PathLocked": true,
      "Nets": [
        {
          "PhyInstanceStart": "NOC2_NMU128_X6Y0",
          "PhyInstanceEnd": "DDRMC5E_X3Y0",
          "VC": 5,
          "CommType": "WRITE",
          "Connections": [
            "NOC2_NMU128_X6Y0",
            "req_out",
            "NOC2_NPS5555_X13Y2",
            "port3_in",
            "NOC2_NPS5555_X13Y2",
            "port2_out",
            "NOC2_NPS5555_X12Y2",
            "port0_in",
            "NOC2_NPS5555_X12Y2",
            "port2_out",
            "NOC2_NPS5555_X16Y0",
            "port0_in",
            "NOC2_NPS5555_X16Y0",
            "port2_out",
            "NOC2_NPS5555_X20Y0",
            "port0_in",
            "NOC2_NPS5555_X20Y0",
            "port2_out",
            "NOC2_NPS5555_X24Y0",
            "port0_in",
            "NOC2_NPS5555_X24Y0",
            "port2_out",
            "NOC2_NPS5555_X30Y0",
            "port2_in",
            "NOC2_NPS5555_X30Y0",
            "port1_out",
            "NOC2_XBR4X2_X3Y1",
            "portSideB3_in",
            "NOC2_XBR4X2_X3Y1",
            "portSideA1_out",
            "DDRMC5E_X3Y0",
            "Port1_req"
          ],
          "RequiredBW": 625,
          "AchievedBW": 625,
          "RequiredLatency": 300,
          "AchievedLatency": 24
        },
        {
          "PhyInstanceStart": "DDRMC5E_X3Y0",
          "PhyInstanceEnd": "NOC2_NMU128_X6Y0",
          "VC": 7,
          "CommType": "WRITE_RESP",
          "Connections": [
            "DDRMC5E_X3Y0",
            "Port1_resp",
            "NOC2_XBR4X2_X3Y1",
            "portSideA1_in",
            "NOC2_XBR4X2_X3Y1",
            "portSideB3_out",
            "NOC2_NPS5555_X30Y0",
            "port1_in",
            "NOC2_NPS5555_X30Y0",
            "port2_out",
            "NOC2_NPS5555_X24Y0",
            "port2_in",
            "NOC2_NPS5555_X24Y0",
            "port0_out",
            "NOC2_NPS5555_X20Y0",
            "port2_in",
            "NOC2_NPS5555_X20Y0",
            "port0_out",
            "NOC2_NPS5555_X16Y0",
            "port2_in",
            "NOC2_NPS5555_X16Y0",
            "port0_out",
            "NOC2_NPS5555_X12Y2",
            "port2_in",
            "NOC2_NPS5555_X12Y2",
            "port0_out",
            "NOC2_NPS5555_X13Y2",
            "port2_in",
            "NOC2_NPS5555_X13Y2",
            "port3_out",
            "NOC2_NMU128_X6Y0",
            "resp_in"
          ],
          "RequiredBW": 125,
          "AchievedBW": 125,
          "RequiredLatency": 300,
          "AchievedLatency": 24
        },
        {
          "PhyInstanceStart": "DDRMC5E_X3Y0",
          "PhyInstanceEnd": "NOC2_NMU128_X6Y0",
          "VC": 2,
          "CommType": "READ",
          "Connections": [
            "DDRMC5E_X3Y0",
            "Port1_resp",
            "NOC2_XBR4X2_X3Y1",
            "portSideA1_in",
            "NOC2_XBR4X2_X3Y1",
            "portSideB3_out",
            "NOC2_NPS5555_X30Y0",
            "port1_in",
            "NOC2_NPS5555_X30Y0",
            "port2_out",
            "NOC2_NPS5555_X24Y0",
            "port2_in",
            "NOC2_NPS5555_X24Y0",
            "port0_out",
            "NOC2_NPS5555_X20Y0",
            "port2_in",
            "NOC2_NPS5555_X20Y0",
            "port0_out",
            "NOC2_NPS5555_X16Y0",
            "port2_in",
            "NOC2_NPS5555_X16Y0",
            "port0_out",
            "NOC2_NPS5555_X12Y2",
            "port2_in",
            "NOC2_NPS5555_X12Y2",
            "port0_out",
            "NOC2_NPS5555_X13Y2",
            "port2_in",
            "NOC2_NPS5555_X13Y2",
            "port3_out",
            "NOC2_NMU128_X6Y0",
            "resp_in"
          ],
          "RequiredBW": 500,
          "AchievedBW": 500,
          "RequiredLatency": 300,
          "AchievedLatency": 24
        },
        {
          "PhyInstanceStart": "NOC2_NMU128_X6Y0",
          "PhyInstanceEnd": "DDRMC5E_X3Y0",
          "VC": 4,
          "CommType": "READ_REQ",
          "Connections": [
            "NOC2_NMU128_X6Y0",
            "req_out",
            "NOC2_NPS5555_X13Y2",
            "port3_in",
            "NOC2_NPS5555_X13Y2",
            "port2_out",
            "NOC2_NPS5555_X12Y2",
            "port0_in",
            "NOC2_NPS5555_X12Y2",
            "port2_out",
            "NOC2_NPS5555_X16Y0",
            "port0_in",
            "NOC2_NPS5555_X16Y0",
            "port2_out",
            "NOC2_NPS5555_X20Y0",
            "port0_in",
            "NOC2_NPS5555_X20Y0",
            "port2_out",
            "NOC2_NPS5555_X24Y0",
            "port0_in",
            "NOC2_NPS5555_X24Y0",
            "port2_out",
            "NOC2_NPS5555_X30Y0",
            "port2_in",
            "NOC2_NPS5555_X30Y0",
            "port1_out",
            "NOC2_XBR4X2_X3Y1",
            "portSideB3_in",
            "NOC2_XBR4X2_X3Y1",
            "portSideA1_out",
            "DDRMC5E_X3Y0",
            "Port1_req"
          ],
          "RequiredBW": 125,
          "AchievedBW": 125,
          "RequiredLatency": 300,
          "AchievedLatency": 24
        }
      ]
    },
    {
      "Phase": 0,
      "From": "versal_gen1_platform_i/Master_NoC/inst/S03_AXI_nmu/bd_9fac_S03_AXI_nmu_0_top_INST/NOC2_NMU128_INST",
      "FromLocked": false,
      "To": "versal_gen1_platform_i/ConfigNoc/inst/M00_AXI_nsu/bd_e015_M00_AXI_nsu_0_top_INST/NOC_NSU128_INST",
      "ToLocked": false,
      "Port": "PORT0",
      "ReadTC": "BE",
      "WriteTC": "BE",
      "ReadBW": 500,
      "WriteBW": 500,
      "ReadAchievedBW": 500,
      "WriteAchievedBW": 500,
      "ReadLatency": 300,
      "WriteLatency": 300,
      "ReadBestPossibleLatency": 300,
      "WriteBestPossibleLatency": 300,
      "PathLocked": true,
      "Nets": [
        {
          "PhyInstanceStart": "NOC2_NMU128_X4Y0",
          "PhyInstanceEnd": "NOC_NSU128_X4Y0",
          "VC": 5,
          "CommType": "WRITE",
          "Connections": [
            "NOC2_NMU128_X4Y0",
            "req_out",
            "NOC2_NPS5555_X6Y1",
            "port3_in",
            "NOC2_NPS5555_X6Y1",
            "port2_out",
            "NOC2_NPS5555_X11Y2",
            "port0_in",
            "NOC2_NPS5555_X11Y2",
            "port2_out",
            "NOC2_NPS5555_X14Y2",
            "port0_in",
            "NOC2_NPS5555_X14Y2",
            "port2_out",
            "NOC2_NPS5555_X15Y0",
            "port0_in",
            "NOC2_NPS5555_X15Y0",
            "port3_out",
            "NOC2_NPS5555_X16Y0",
            "port3_in",
            "NOC2_NPS5555_X16Y0",
            "port1_out",
            "NOC2_NPS5555_X18Y0",
            "port3_in",
            "NOC2_NPS5555_X18Y0",
            "port1_out",
            "NOC2_NPS5555_X19Y3",
            "port0_in",
            "NOC2_NPS5555_X19Y3",
            "port2_out",
            "NOC2_NPS5555_X19Y5",
            "port0_in",
            "NOC2_NPS5555_X19Y5",
            "port2_out",
            "NOC2_NPS5555_X19Y7",
            "port0_in",
            "NOC2_NPS5555_X19Y7",
            "port2_out",
            "NOC2_NPS5555_X19Y9",
            "port0_in",
            "NOC2_NPS5555_X19Y9",
            "port2_out",
            "NOC2_NPS5555_X19Y11",
            "port0_in",
            "NOC2_NPS5555_X19Y11",
            "port2_out",
            "NOC2_NPS5555_X19Y13",
            "port0_in",
            "NOC2_NPS5555_X19Y13",
            "port2_out",
            "NOC2_NPS5555_X19Y15",
            "port0_in",
            "NOC2_NPS5555_X19Y15",
            "port2_out",
            "NOC2_NPS5555_X19Y17",
            "port0_in",
            "NOC2_NPS5555_X19Y17",
            "port2_out",
            "NOC_NPS5555_X3Y1",
            "port1_in",
            "NOC_NPS5555_X3Y1",
            "port0_out",
            "NOC_NPS5555_X2Y1",
            "port2_in",
            "NOC_NPS5555_X2Y1",
            "port1_out",
            "NOC_NSU128_X4Y0",
            "req"
          ],
          "RequiredBW": 625,
          "AchievedBW": 625,
          "RequiredLatency": 300,
          "AchievedLatency": 42
        },
        {
          "PhyInstanceStart": "NOC_NSU128_X4Y0",
          "PhyInstanceEnd": "NOC2_NMU128_X4Y0",
          "VC": 7,
          "CommType": "WRITE_RESP",
          "Connections": [
            "NOC_NSU128_X4Y0",
            "resp",
            "NOC_NPS5555_X2Y1",
            "port1_in",
            "NOC_NPS5555_X2Y1",
            "port2_out",
            "NOC_NPS5555_X3Y1",
            "port0_in",
            "NOC_NPS5555_X3Y1",
            "port1_out",
            "NOC2_NPS5555_X19Y17",
            "port2_in",
            "NOC2_NPS5555_X19Y17",
            "port0_out",
            "NOC2_NPS5555_X19Y15",
            "port2_in",
            "NOC2_NPS5555_X19Y15",
            "port0_out",
            "NOC2_NPS5555_X19Y13",
            "port2_in",
            "NOC2_NPS5555_X19Y13",
            "port0_out",
            "NOC2_NPS5555_X19Y11",
            "port2_in",
            "NOC2_NPS5555_X19Y11",
            "port0_out",
            "NOC2_NPS5555_X19Y9",
            "port2_in",
            "NOC2_NPS5555_X19Y9",
            "port0_out",
            "NOC2_NPS5555_X19Y7",
            "port2_in",
            "NOC2_NPS5555_X19Y7",
            "port0_out",
            "NOC2_NPS5555_X19Y5",
            "port2_in",
            "NOC2_NPS5555_X19Y5",
            "port0_out",
            "NOC2_NPS5555_X19Y3",
            "port2_in",
            "NOC2_NPS5555_X19Y3",
            "port1_out",
            "NOC2_NPS5555_X19Y4",
            "port1_in",
            "NOC2_NPS5555_X19Y4",
            "port2_out",
            "NOC2_NPS5555_X17Y0",
            "port1_in",
            "NOC2_NPS5555_X17Y0",
            "port0_out",
            "NOC2_NPS5555_X8Y2",
            "port2_in",
            "NOC2_NPS5555_X8Y2",
            "port3_out",
            "NOC2_NPS5555_X14Y2",
            "port1_in",
            "NOC2_NPS5555_X14Y2",
            "port0_out",
            "NOC2_NPS5555_X11Y2",
            "port2_in",
            "NOC2_NPS5555_X11Y2",
            "port0_out",
            "NOC2_NPS5555_X6Y1",
            "port2_in",
            "NOC2_NPS5555_X6Y1",
            "port3_out",
            "NOC2_NMU128_X4Y0",
            "resp_in"
          ],
          "RequiredBW": 125,
          "AchievedBW": 125,
          "RequiredLatency": 300,
          "AchievedLatency": 42
        },
        {
          "PhyInstanceStart": "NOC_NSU128_X4Y0",
          "PhyInstanceEnd": "NOC2_NMU128_X4Y0",
          "VC": 6,
          "CommType": "READ",
          "Connections": [
            "NOC_NSU128_X4Y0",
            "resp",
            "NOC_NPS5555_X2Y1",
            "port1_in",
            "NOC_NPS5555_X2Y1",
            "port2_out",
            "NOC_NPS5555_X3Y1",
            "port0_in",
            "NOC_NPS5555_X3Y1",
            "port1_out",
            "NOC2_NPS5555_X19Y17",
            "port2_in",
            "NOC2_NPS5555_X19Y17",
            "port0_out",
            "NOC2_NPS5555_X19Y15",
            "port2_in",
            "NOC2_NPS5555_X19Y15",
            "port0_out",
            "NOC2_NPS5555_X19Y13",
            "port2_in",
            "NOC2_NPS5555_X19Y13",
            "port0_out",
            "NOC2_NPS5555_X19Y11",
            "port2_in",
            "NOC2_NPS5555_X19Y11",
            "port0_out",
            "NOC2_NPS5555_X19Y9",
            "port2_in",
            "NOC2_NPS5555_X19Y9",
            "port0_out",
            "NOC2_NPS5555_X19Y7",
            "port2_in",
            "NOC2_NPS5555_X19Y7",
            "port0_out",
            "NOC2_NPS5555_X19Y5",
            "port2_in",
            "NOC2_NPS5555_X19Y5",
            "port0_out",
            "NOC2_NPS5555_X19Y3",
            "port2_in",
            "NOC2_NPS5555_X19Y3",
            "port1_out",
            "NOC2_NPS5555_X19Y4",
            "port1_in",
            "NOC2_NPS5555_X19Y4",
            "port2_out",
            "NOC2_NPS5555_X17Y0",
            "port1_in",
            "NOC2_NPS5555_X17Y0",
            "port0_out",
            "NOC2_NPS5555_X8Y2",
            "port2_in",
            "NOC2_NPS5555_X8Y2",
            "port3_out",
            "NOC2_NPS5555_X14Y2",
            "port1_in",
            "NOC2_NPS5555_X14Y2",
            "port0_out",
            "NOC2_NPS5555_X11Y2",
            "port2_in",
            "NOC2_NPS5555_X11Y2",
            "port0_out",
            "NOC2_NPS5555_X6Y1",
            "port2_in",
            "NOC2_NPS5555_X6Y1",
            "port3_out",
            "NOC2_NMU128_X4Y0",
            "resp_in"
          ],
          "RequiredBW": 500,
          "AchievedBW": 500,
          "RequiredLatency": 300,
          "AchievedLatency": 42
        },
        {
          "PhyInstanceStart": "NOC2_NMU128_X4Y0",
          "PhyInstanceEnd": "NOC_NSU128_X4Y0",
          "VC": 0,
          "CommType": "READ_REQ",
          "Connections": [
            "NOC2_NMU128_X4Y0",
            "req_out",
            "NOC2_NPS5555_X6Y1",
            "port3_in",
            "NOC2_NPS5555_X6Y1",
            "port2_out",
            "NOC2_NPS5555_X11Y2",
            "port0_in",
            "NOC2_NPS5555_X11Y2",
            "port2_out",
            "NOC2_NPS5555_X14Y2",
            "port0_in",
            "NOC2_NPS5555_X14Y2",
            "port2_out",
            "NOC2_NPS5555_X15Y0",
            "port0_in",
            "NOC2_NPS5555_X15Y0",
            "port3_out",
            "NOC2_NPS5555_X16Y0",
            "port3_in",
            "NOC2_NPS5555_X16Y0",
            "port1_out",
            "NOC2_NPS5555_X18Y0",
            "port3_in",
            "NOC2_NPS5555_X18Y0",
            "port1_out",
            "NOC2_NPS5555_X19Y3",
            "port0_in",
            "NOC2_NPS5555_X19Y3",
            "port2_out",
            "NOC2_NPS5555_X19Y5",
            "port0_in",
            "NOC2_NPS5555_X19Y5",
            "port2_out",
            "NOC2_NPS5555_X19Y7",
            "port0_in",
            "NOC2_NPS5555_X19Y7",
            "port2_out",
            "NOC2_NPS5555_X19Y9",
            "port0_in",
            "NOC2_NPS5555_X19Y9",
            "port2_out",
            "NOC2_NPS5555_X19Y11",
            "port0_in",
            "NOC2_NPS5555_X19Y11",
            "port2_out",
            "NOC2_NPS5555_X19Y13",
            "port0_in",
            "NOC2_NPS5555_X19Y13",
            "port2_out",
            "NOC2_NPS5555_X19Y15",
            "port0_in",
            "NOC2_NPS5555_X19Y15",
            "port2_out",
            "NOC2_NPS5555_X19Y17",
            "port0_in",
            "NOC2_NPS5555_X19Y17",
            "port2_out",
            "NOC_NPS5555_X3Y1",
            "port1_in",
            "NOC_NPS5555_X3Y1",
            "port0_out",
            "NOC_NPS5555_X2Y1",
            "port2_in",
            "NOC_NPS5555_X2Y1",
            "port1_out",
            "NOC_NSU128_X4Y0",
            "req"
          ],
          "RequiredBW": 125,
          "AchievedBW": 125,
          "RequiredLatency": 300,
          "AchievedLatency": 42
        }
      ]
    },
    {
      "Phase": 0,
      "From": "versal_gen1_platform_i/Master_NoC/inst/S03_AXI_nmu/bd_9fac_S03_AXI_nmu_0_top_INST/NOC2_NMU128_INST",
      "FromLocked": false,
      "To": "versal_gen1_platform_i/NoC_C0_C1/inst/MC0_ddrc/inst/noc_ddr5_phy/inst/DDRMC5_COMP",
      "ToLocked": false,
      "Port": "PORT0",
      "ReadTC": "BE",
      "WriteTC": "BE",
      "ReadBW": 250,
      "WriteBW": 250,
      "ReadAchievedBW": 250,
      "WriteAchievedBW": 250,
      "ReadLatency": 300,
      "WriteLatency": 300,
      "ReadBestPossibleLatency": 300,
      "WriteBestPossibleLatency": 300,
      "PathLocked": true,
      "Nets": [
        {
          "PhyInstanceStart": "NOC2_NMU128_X4Y0",
          "PhyInstanceEnd": "DDRMC5E_X0Y0",
          "VC": 5,
          "CommType": "WRITE",
          "Connections": [
            "NOC2_NMU128_X4Y0",
            "req_out",
            "NOC2_NPS5555_X6Y1",
            "port3_in",
            "NOC2_NPS5555_X6Y1",
            "port1_out",
            "NOC2_XBR4X2_X0Y0",
            "portSideB3_in",
            "NOC2_XBR4X2_X0Y0",
            "portSideA0_out",
            "DDRMC5E_X0Y0",
            "Port0_req"
          ],
          "RequiredBW": 312,
          "AchievedBW": 312,
          "RequiredLatency": 300,
          "AchievedLatency": 14
        },
        {
          "PhyInstanceStart": "DDRMC5E_X0Y0",
          "PhyInstanceEnd": "NOC2_NMU128_X4Y0",
          "VC": 7,
          "CommType": "WRITE_RESP",
          "Connections": [
            "DDRMC5E_X0Y0",
            "Port0_resp",
            "NOC2_XBR4X2_X0Y0",
            "portSideA0_in",
            "NOC2_XBR4X2_X0Y0",
            "portSideB3_out",
            "NOC2_NPS5555_X6Y1",
            "port1_in",
            "NOC2_NPS5555_X6Y1",
            "port3_out",
            "NOC2_NMU128_X4Y0",
            "resp_in"
          ],
          "RequiredBW": 63,
          "AchievedBW": 63,
          "RequiredLatency": 300,
          "AchievedLatency": 14
        },
        {
          "PhyInstanceStart": "DDRMC5E_X0Y0",
          "PhyInstanceEnd": "NOC2_NMU128_X4Y0",
          "VC": 6,
          "CommType": "READ",
          "Connections": [
            "DDRMC5E_X0Y0",
            "Port0_resp",
            "NOC2_XBR4X2_X0Y0",
            "portSideA0_in",
            "NOC2_XBR4X2_X0Y0",
            "portSideB3_out",
            "NOC2_NPS5555_X6Y1",
            "port1_in",
            "NOC2_NPS5555_X6Y1",
            "port3_out",
            "NOC2_NMU128_X4Y0",
            "resp_in"
          ],
          "RequiredBW": 250,
          "AchievedBW": 250,
          "RequiredLatency": 300,
          "AchievedLatency": 14
        },
        {
          "PhyInstanceStart": "NOC2_NMU128_X4Y0",
          "PhyInstanceEnd": "DDRMC5E_X0Y0",
          "VC": 0,
          "CommType": "READ_REQ",
          "Connections": [
            "NOC2_NMU128_X4Y0",
            "req_out",
            "NOC2_NPS5555_X6Y1",
            "port3_in",
            "NOC2_NPS5555_X6Y1",
            "port1_out",
            "NOC2_XBR4X2_X0Y0",
            "portSideB3_in",
            "NOC2_XBR4X2_X0Y0",
            "portSideA0_out",
            "DDRMC5E_X0Y0",
            "Port0_req"
          ],
          "RequiredBW": 63,
          "AchievedBW": 63,
          "RequiredLatency": 300,
          "AchievedLatency": 14
        }
      ]
    },
    {
      "Phase": 0,
      "From": "versal_gen1_platform_i/Master_NoC/inst/S03_AXI_nmu/bd_9fac_S03_AXI_nmu_0_top_INST/NOC2_NMU128_INST",
      "FromLocked": false,
      "To": "versal_gen1_platform_i/NoC_C0_C1/inst/MC1_ddrc/inst/noc_ddr5_phy/inst/DDRMC5_COMP",
      "ToLocked": false,
      "Port": "PORT0",
      "ReadTC": "BE",
      "WriteTC": "BE",
      "ReadBW": 250,
      "WriteBW": 250,
      "ReadAchievedBW": 250,
      "WriteAchievedBW": 250,
      "ReadLatency": 300,
      "WriteLatency": 300,
      "ReadBestPossibleLatency": 300,
      "WriteBestPossibleLatency": 300,
      "PathLocked": true,
      "Nets": [
        {
          "PhyInstanceStart": "NOC2_NMU128_X4Y0",
          "PhyInstanceEnd": "DDRMC5E_X1Y0",
          "VC": 5,
          "CommType": "WRITE",
          "Connections": [
            "NOC2_NMU128_X4Y0",
            "req_out",
            "NOC2_NPS5555_X6Y1",
            "port3_in",
            "NOC2_NPS5555_X6Y1",
            "port2_out",
            "NOC2_NPS5555_X11Y2",
            "port0_in",
            "NOC2_NPS5555_X11Y2",
            "port1_out",
            "NOC2_XBR4X2_X1Y2",
            "portSideB2_in",
            "NOC2_XBR4X2_X1Y2",
            "portSideA0_out",
            "DDRMC5E_X1Y0",
            "Port0_req"
          ],
          "RequiredBW": 312,
          "AchievedBW": 312,
          "RequiredLatency": 300,
          "AchievedLatency": 16
        },
        {
          "PhyInstanceStart": "DDRMC5E_X1Y0",
          "PhyInstanceEnd": "NOC2_NMU128_X4Y0",
          "VC": 7,
          "CommType": "WRITE_RESP",
          "Connections": [
            "DDRMC5E_X1Y0",
            "Port0_resp",
            "NOC2_XBR4X2_X1Y2",
            "portSideA0_in",
            "NOC2_XBR4X2_X1Y2",
            "portSideB2_out",
            "NOC2_NPS5555_X11Y2",
            "port1_in",
            "NOC2_NPS5555_X11Y2",
            "port0_out",
            "NOC2_NPS5555_X6Y1",
            "port2_in",
            "NOC2_NPS5555_X6Y1",
            "port3_out",
            "NOC2_NMU128_X4Y0",
            "resp_in"
          ],
          "RequiredBW": 63,
          "AchievedBW": 63,
          "RequiredLatency": 300,
          "AchievedLatency": 16
        },
        {
          "PhyInstanceStart": "DDRMC5E_X1Y0",
          "PhyInstanceEnd": "NOC2_NMU128_X4Y0",
          "VC": 6,
          "CommType": "READ",
          "Connections": [
            "DDRMC5E_X1Y0",
            "Port0_resp",
            "NOC2_XBR4X2_X1Y2",
            "portSideA0_in",
            "NOC2_XBR4X2_X1Y2",
            "portSideB2_out",
            "NOC2_NPS5555_X11Y2",
            "port1_in",
            "NOC2_NPS5555_X11Y2",
            "port0_out",
            "NOC2_NPS5555_X6Y1",
            "port2_in",
            "NOC2_NPS5555_X6Y1",
            "port3_out",
            "NOC2_NMU128_X4Y0",
            "resp_in"
          ],
          "RequiredBW": 250,
          "AchievedBW": 250,
          "RequiredLatency": 300,
          "AchievedLatency": 16
        },
        {
          "PhyInstanceStart": "NOC2_NMU128_X4Y0",
          "PhyInstanceEnd": "DDRMC5E_X1Y0",
          "VC": 0,
          "CommType": "READ_REQ",
          "Connections": [
            "NOC2_NMU128_X4Y0",
            "req_out",
            "NOC2_NPS5555_X6Y1",
            "port3_in",
            "NOC2_NPS5555_X6Y1",
            "port2_out",
            "NOC2_NPS5555_X11Y2",
            "port0_in",
            "NOC2_NPS5555_X11Y2",
            "port1_out",
            "NOC2_XBR4X2_X1Y2",
            "portSideB2_in",
            "NOC2_XBR4X2_X1Y2",
            "portSideA0_out",
            "DDRMC5E_X1Y0",
            "Port0_req"
          ],
          "RequiredBW": 63,
          "AchievedBW": 63,
          "RequiredLatency": 300,
          "AchievedLatency": 16
        }
      ]
    },
    {
      "Phase": 0,
      "From": "versal_gen1_platform_i/Master_NoC/inst/S03_AXI_nmu/bd_9fac_S03_AXI_nmu_0_top_INST/NOC2_NMU128_INST",
      "FromLocked": false,
      "To": "versal_gen1_platform_i/NoC_C0_C1/inst/MC0_ddrc/inst/noc_ddr5_phy/inst/DDRMC5_COMP",
      "ToLocked": false,
      "Port": "PORT1",
      "ReadTC": "BE",
      "WriteTC": "BE",
      "ReadBW": 250,
      "WriteBW": 250,
      "ReadAchievedBW": 250,
      "WriteAchievedBW": 250,
      "ReadLatency": 300,
      "WriteLatency": 300,
      "ReadBestPossibleLatency": 300,
      "WriteBestPossibleLatency": 300,
      "PathLocked": true,
      "Nets": [
        {
          "PhyInstanceStart": "NOC2_NMU128_X4Y0",
          "PhyInstanceEnd": "DDRMC5E_X0Y0",
          "VC": 5,
          "CommType": "WRITE",
          "Connections": [
            "NOC2_NMU128_X4Y0",
            "req_out",
            "NOC2_NPS5555_X6Y1",
            "port3_in",
            "NOC2_NPS5555_X6Y1",
            "port1_out",
            "NOC2_XBR4X2_X0Y0",
            "portSideB3_in",
            "NOC2_XBR4X2_X0Y0",
            "portSideA1_out",
            "DDRMC5E_X0Y0",
            "Port1_req"
          ],
          "RequiredBW": 312,
          "AchievedBW": 312,
          "RequiredLatency": 300,
          "AchievedLatency": 14
        },
        {
          "PhyInstanceStart": "DDRMC5E_X0Y0",
          "PhyInstanceEnd": "NOC2_NMU128_X4Y0",
          "VC": 7,
          "CommType": "WRITE_RESP",
          "Connections": [
            "DDRMC5E_X0Y0",
            "Port1_resp",
            "NOC2_XBR4X2_X0Y0",
            "portSideA1_in",
            "NOC2_XBR4X2_X0Y0",
            "portSideB3_out",
            "NOC2_NPS5555_X6Y1",
            "port1_in",
            "NOC2_NPS5555_X6Y1",
            "port3_out",
            "NOC2_NMU128_X4Y0",
            "resp_in"
          ],
          "RequiredBW": 63,
          "AchievedBW": 63,
          "RequiredLatency": 300,
          "AchievedLatency": 14
        },
        {
          "PhyInstanceStart": "DDRMC5E_X0Y0",
          "PhyInstanceEnd": "NOC2_NMU128_X4Y0",
          "VC": 6,
          "CommType": "READ",
          "Connections": [
            "DDRMC5E_X0Y0",
            "Port1_resp",
            "NOC2_XBR4X2_X0Y0",
            "portSideA1_in",
            "NOC2_XBR4X2_X0Y0",
            "portSideB3_out",
            "NOC2_NPS5555_X6Y1",
            "port1_in",
            "NOC2_NPS5555_X6Y1",
            "port3_out",
            "NOC2_NMU128_X4Y0",
            "resp_in"
          ],
          "RequiredBW": 250,
          "AchievedBW": 250,
          "RequiredLatency": 300,
          "AchievedLatency": 14
        },
        {
          "PhyInstanceStart": "NOC2_NMU128_X4Y0",
          "PhyInstanceEnd": "DDRMC5E_X0Y0",
          "VC": 0,
          "CommType": "READ_REQ",
          "Connections": [
            "NOC2_NMU128_X4Y0",
            "req_out",
            "NOC2_NPS5555_X6Y1",
            "port3_in",
            "NOC2_NPS5555_X6Y1",
            "port1_out",
            "NOC2_XBR4X2_X0Y0",
            "portSideB3_in",
            "NOC2_XBR4X2_X0Y0",
            "portSideA1_out",
            "DDRMC5E_X0Y0",
            "Port1_req"
          ],
          "RequiredBW": 63,
          "AchievedBW": 63,
          "RequiredLatency": 300,
          "AchievedLatency": 14
        }
      ]
    },
    {
      "Phase": 0,
      "From": "versal_gen1_platform_i/Master_NoC/inst/S03_AXI_nmu/bd_9fac_S03_AXI_nmu_0_top_INST/NOC2_NMU128_INST",
      "FromLocked": false,
      "To": "versal_gen1_platform_i/NoC_C0_C1/inst/MC1_ddrc/inst/noc_ddr5_phy/inst/DDRMC5_COMP",
      "ToLocked": false,
      "Port": "PORT1",
      "ReadTC": "BE",
      "WriteTC": "BE",
      "ReadBW": 250,
      "WriteBW": 250,
      "ReadAchievedBW": 250,
      "WriteAchievedBW": 250,
      "ReadLatency": 300,
      "WriteLatency": 300,
      "ReadBestPossibleLatency": 300,
      "WriteBestPossibleLatency": 300,
      "PathLocked": true,
      "Nets": [
        {
          "PhyInstanceStart": "NOC2_NMU128_X4Y0",
          "PhyInstanceEnd": "DDRMC5E_X1Y0",
          "VC": 5,
          "CommType": "WRITE",
          "Connections": [
            "NOC2_NMU128_X4Y0",
            "req_out",
            "NOC2_NPS5555_X6Y1",
            "port3_in",
            "NOC2_NPS5555_X6Y1",
            "port2_out",
            "NOC2_NPS5555_X11Y2",
            "port0_in",
            "NOC2_NPS5555_X11Y2",
            "port1_out",
            "NOC2_XBR4X2_X1Y2",
            "portSideB2_in",
            "NOC2_XBR4X2_X1Y2",
            "portSideA1_out",
            "DDRMC5E_X1Y0",
            "Port1_req"
          ],
          "RequiredBW": 312,
          "AchievedBW": 312,
          "RequiredLatency": 300,
          "AchievedLatency": 16
        },
        {
          "PhyInstanceStart": "DDRMC5E_X1Y0",
          "PhyInstanceEnd": "NOC2_NMU128_X4Y0",
          "VC": 7,
          "CommType": "WRITE_RESP",
          "Connections": [
            "DDRMC5E_X1Y0",
            "Port1_resp",
            "NOC2_XBR4X2_X1Y2",
            "portSideA1_in",
            "NOC2_XBR4X2_X1Y2",
            "portSideB2_out",
            "NOC2_NPS5555_X11Y2",
            "port1_in",
            "NOC2_NPS5555_X11Y2",
            "port0_out",
            "NOC2_NPS5555_X6Y1",
            "port2_in",
            "NOC2_NPS5555_X6Y1",
            "port3_out",
            "NOC2_NMU128_X4Y0",
            "resp_in"
          ],
          "RequiredBW": 63,
          "AchievedBW": 63,
          "RequiredLatency": 300,
          "AchievedLatency": 16
        },
        {
          "PhyInstanceStart": "DDRMC5E_X1Y0",
          "PhyInstanceEnd": "NOC2_NMU128_X4Y0",
          "VC": 6,
          "CommType": "READ",
          "Connections": [
            "DDRMC5E_X1Y0",
            "Port1_resp",
            "NOC2_XBR4X2_X1Y2",
            "portSideA1_in",
            "NOC2_XBR4X2_X1Y2",
            "portSideB2_out",
            "NOC2_NPS5555_X11Y2",
            "port1_in",
            "NOC2_NPS5555_X11Y2",
            "port0_out",
            "NOC2_NPS5555_X6Y1",
            "port2_in",
            "NOC2_NPS5555_X6Y1",
            "port3_out",
            "NOC2_NMU128_X4Y0",
            "resp_in"
          ],
          "RequiredBW": 250,
          "AchievedBW": 250,
          "RequiredLatency": 300,
          "AchievedLatency": 16
        },
        {
          "PhyInstanceStart": "NOC2_NMU128_X4Y0",
          "PhyInstanceEnd": "DDRMC5E_X1Y0",
          "VC": 0,
          "CommType": "READ_REQ",
          "Connections": [
            "NOC2_NMU128_X4Y0",
            "req_out",
            "NOC2_NPS5555_X6Y1",
            "port3_in",
            "NOC2_NPS5555_X6Y1",
            "port2_out",
            "NOC2_NPS5555_X11Y2",
            "port0_in",
            "NOC2_NPS5555_X11Y2",
            "port1_out",
            "NOC2_XBR4X2_X1Y2",
            "portSideB2_in",
            "NOC2_XBR4X2_X1Y2",
            "portSideA1_out",
            "DDRMC5E_X1Y0",
            "Port1_req"
          ],
          "RequiredBW": 63,
          "AchievedBW": 63,
          "RequiredLatency": 300,
          "AchievedLatency": 16
        }
      ]
    },
    {
      "Phase": 0,
      "From": "versal_gen1_platform_i/Master_NoC/inst/S03_AXI_nmu/bd_9fac_S03_AXI_nmu_0_top_INST/NOC2_NMU128_INST",
      "FromLocked": false,
      "To": "versal_gen1_platform_i/NoC_C2/inst/MC0_ddrc/inst/noc_ddr5_phy/inst/DDRMC5_COMP",
      "ToLocked": false,
      "Port": "PORT1",
      "ReadTC": "BE",
      "WriteTC": "BE",
      "ReadBW": 500,
      "WriteBW": 500,
      "ReadAchievedBW": 500,
      "WriteAchievedBW": 500,
      "ReadLatency": 300,
      "WriteLatency": 300,
      "ReadBestPossibleLatency": 300,
      "WriteBestPossibleLatency": 300,
      "PathLocked": true,
      "Nets": [
        {
          "PhyInstanceStart": "NOC2_NMU128_X4Y0",
          "PhyInstanceEnd": "DDRMC5E_X2Y0",
          "VC": 5,
          "CommType": "WRITE",
          "Connections": [
            "NOC2_NMU128_X4Y0",
            "req_out",
            "NOC2_NPS5555_X6Y1",
            "port3_in",
            "NOC2_NPS5555_X6Y1",
            "port2_out",
            "NOC2_NPS5555_X11Y2",
            "port0_in",
            "NOC2_NPS5555_X11Y2",
            "port2_out",
            "NOC2_NPS5555_X14Y2",
            "port0_in",
            "NOC2_NPS5555_X14Y2",
            "port2_out",
            "NOC2_NPS5555_X15Y0",
            "port0_in",
            "NOC2_NPS5555_X15Y0",
            "port2_out",
            "NOC2_NPS5555_X19Y0",
            "port0_in",
            "NOC2_NPS5555_X19Y0",
            "port2_out",
            "NOC2_NPS5555_X23Y0",
            "port0_in",
            "NOC2_NPS5555_X23Y0",
            "port1_out",
            "NOC2_XBR4X2_X2Y1",
            "portSideB3_in",
            "NOC2_XBR4X2_X2Y1",
            "portSideA1_out",
            "DDRMC5E_X2Y0",
            "Port1_req"
          ],
          "RequiredBW": 625,
          "AchievedBW": 625,
          "RequiredLatency": 300,
          "AchievedLatency": 24
        },
        {
          "PhyInstanceStart": "DDRMC5E_X2Y0",
          "PhyInstanceEnd": "NOC2_NMU128_X4Y0",
          "VC": 7,
          "CommType": "WRITE_RESP",
          "Connections": [
            "DDRMC5E_X2Y0",
            "Port1_resp",
            "NOC2_XBR4X2_X2Y1",
            "portSideA1_in",
            "NOC2_XBR4X2_X2Y1",
            "portSideB3_out",
            "NOC2_NPS5555_X23Y0",
            "port1_in",
            "NOC2_NPS5555_X23Y0",
            "port0_out",
            "NOC2_NPS5555_X19Y0",
            "port2_in",
            "NOC2_NPS5555_X19Y0",
            "port0_out",
            "NOC2_NPS5555_X15Y0",
            "port2_in",
            "NOC2_NPS5555_X15Y0",
            "port0_out",
            "NOC2_NPS5555_X14Y2",
            "port2_in",
            "NOC2_NPS5555_X14Y2",
            "port0_out",
            "NOC2_NPS5555_X11Y2",
            "port2_in",
            "NOC2_NPS5555_X11Y2",
            "port0_out",
            "NOC2_NPS5555_X6Y1",
            "port2_in",
            "NOC2_NPS5555_X6Y1",
            "port3_out",
            "NOC2_NMU128_X4Y0",
            "resp_in"
          ],
          "RequiredBW": 125,
          "AchievedBW": 125,
          "RequiredLatency": 300,
          "AchievedLatency": 24
        },
        {
          "PhyInstanceStart": "DDRMC5E_X2Y0",
          "PhyInstanceEnd": "NOC2_NMU128_X4Y0",
          "VC": 6,
          "CommType": "READ",
          "Connections": [
            "DDRMC5E_X2Y0",
            "Port1_resp",
            "NOC2_XBR4X2_X2Y1",
            "portSideA1_in",
            "NOC2_XBR4X2_X2Y1",
            "portSideB3_out",
            "NOC2_NPS5555_X23Y0",
            "port1_in",
            "NOC2_NPS5555_X23Y0",
            "port0_out",
            "NOC2_NPS5555_X19Y0",
            "port2_in",
            "NOC2_NPS5555_X19Y0",
            "port0_out",
            "NOC2_NPS5555_X15Y0",
            "port2_in",
            "NOC2_NPS5555_X15Y0",
            "port0_out",
            "NOC2_NPS5555_X14Y2",
            "port2_in",
            "NOC2_NPS5555_X14Y2",
            "port0_out",
            "NOC2_NPS5555_X11Y2",
            "port2_in",
            "NOC2_NPS5555_X11Y2",
            "port0_out",
            "NOC2_NPS5555_X6Y1",
            "port2_in",
            "NOC2_NPS5555_X6Y1",
            "port3_out",
            "NOC2_NMU128_X4Y0",
            "resp_in"
          ],
          "RequiredBW": 500,
          "AchievedBW": 500,
          "RequiredLatency": 300,
          "AchievedLatency": 24
        },
        {
          "PhyInstanceStart": "NOC2_NMU128_X4Y0",
          "PhyInstanceEnd": "DDRMC5E_X2Y0",
          "VC": 0,
          "CommType": "READ_REQ",
          "Connections": [
            "NOC2_NMU128_X4Y0",
            "req_out",
            "NOC2_NPS5555_X6Y1",
            "port3_in",
            "NOC2_NPS5555_X6Y1",
            "port2_out",
            "NOC2_NPS5555_X11Y2",
            "port0_in",
            "NOC2_NPS5555_X11Y2",
            "port2_out",
            "NOC2_NPS5555_X14Y2",
            "port0_in",
            "NOC2_NPS5555_X14Y2",
            "port2_out",
            "NOC2_NPS5555_X15Y0",
            "port0_in",
            "NOC2_NPS5555_X15Y0",
            "port2_out",
            "NOC2_NPS5555_X19Y0",
            "port0_in",
            "NOC2_NPS5555_X19Y0",
            "port2_out",
            "NOC2_NPS5555_X23Y0",
            "port0_in",
            "NOC2_NPS5555_X23Y0",
            "port1_out",
            "NOC2_XBR4X2_X2Y1",
            "portSideB3_in",
            "NOC2_XBR4X2_X2Y1",
            "portSideA1_out",
            "DDRMC5E_X2Y0",
            "Port1_req"
          ],
          "RequiredBW": 125,
          "AchievedBW": 125,
          "RequiredLatency": 300,
          "AchievedLatency": 24
        }
      ]
    },
    {
      "Phase": 0,
      "From": "versal_gen1_platform_i/Master_NoC/inst/S03_AXI_nmu/bd_9fac_S03_AXI_nmu_0_top_INST/NOC2_NMU128_INST",
      "FromLocked": false,
      "To": "versal_gen1_platform_i/NoC_C3/inst/MC0_ddrc/inst/noc_ddr5_phy/inst/DDRMC5_COMP",
      "ToLocked": false,
      "Port": "PORT1",
      "ReadTC": "BE",
      "WriteTC": "BE",
      "ReadBW": 500,
      "WriteBW": 500,
      "ReadAchievedBW": 500,
      "WriteAchievedBW": 500,
      "ReadLatency": 300,
      "WriteLatency": 300,
      "ReadBestPossibleLatency": 300,
      "WriteBestPossibleLatency": 300,
      "PathLocked": true,
      "Nets": [
        {
          "PhyInstanceStart": "NOC2_NMU128_X4Y0",
          "PhyInstanceEnd": "DDRMC5E_X3Y0",
          "VC": 5,
          "CommType": "WRITE",
          "Connections": [
            "NOC2_NMU128_X4Y0",
            "req_out",
            "NOC2_NPS5555_X6Y1",
            "port3_in",
            "NOC2_NPS5555_X6Y1",
            "port2_out",
            "NOC2_NPS5555_X11Y2",
            "port0_in",
            "NOC2_NPS5555_X11Y2",
            "port2_out",
            "NOC2_NPS5555_X14Y2",
            "port0_in",
            "NOC2_NPS5555_X14Y2",
            "port2_out",
            "NOC2_NPS5555_X15Y0",
            "port0_in",
            "NOC2_NPS5555_X15Y0",
            "port2_out",
            "NOC2_NPS5555_X19Y0",
            "port0_in",
            "NOC2_NPS5555_X19Y0",
            "port2_out",
            "NOC2_NPS5555_X23Y0",
            "port0_in",
            "NOC2_NPS5555_X23Y0",
            "port2_out",
            "NOC2_NPS5555_X29Y0",
            "port2_in",
            "NOC2_NPS5555_X29Y0",
            "port1_out",
            "NOC2_XBR4X2_X3Y1",
            "portSideB2_in",
            "NOC2_XBR4X2_X3Y1",
            "portSideA1_out",
            "DDRMC5E_X3Y0",
            "Port1_req"
          ],
          "RequiredBW": 625,
          "AchievedBW": 625,
          "RequiredLatency": 300,
          "AchievedLatency": 26
        },
        {
          "PhyInstanceStart": "DDRMC5E_X3Y0",
          "PhyInstanceEnd": "NOC2_NMU128_X4Y0",
          "VC": 7,
          "CommType": "WRITE_RESP",
          "Connections": [
            "DDRMC5E_X3Y0",
            "Port1_resp",
            "NOC2_XBR4X2_X3Y1",
            "portSideA1_in",
            "NOC2_XBR4X2_X3Y1",
            "portSideB2_out",
            "NOC2_NPS5555_X29Y0",
            "port1_in",
            "NOC2_NPS5555_X29Y0",
            "port2_out",
            "NOC2_NPS5555_X23Y0",
            "port2_in",
            "NOC2_NPS5555_X23Y0",
            "port0_out",
            "NOC2_NPS5555_X19Y0",
            "port2_in",
            "NOC2_NPS5555_X19Y0",
            "port0_out",
            "NOC2_NPS5555_X15Y0",
            "port2_in",
            "NOC2_NPS5555_X15Y0",
            "port0_out",
            "NOC2_NPS5555_X14Y2",
            "port2_in",
            "NOC2_NPS5555_X14Y2",
            "port0_out",
            "NOC2_NPS5555_X11Y2",
            "port2_in",
            "NOC2_NPS5555_X11Y2",
            "port0_out",
            "NOC2_NPS5555_X6Y1",
            "port2_in",
            "NOC2_NPS5555_X6Y1",
            "port3_out",
            "NOC2_NMU128_X4Y0",
            "resp_in"
          ],
          "RequiredBW": 125,
          "AchievedBW": 125,
          "RequiredLatency": 300,
          "AchievedLatency": 26
        },
        {
          "PhyInstanceStart": "DDRMC5E_X3Y0",
          "PhyInstanceEnd": "NOC2_NMU128_X4Y0",
          "VC": 6,
          "CommType": "READ",
          "Connections": [
            "DDRMC5E_X3Y0",
            "Port1_resp",
            "NOC2_XBR4X2_X3Y1",
            "portSideA1_in",
            "NOC2_XBR4X2_X3Y1",
            "portSideB2_out",
            "NOC2_NPS5555_X29Y0",
            "port1_in",
            "NOC2_NPS5555_X29Y0",
            "port2_out",
            "NOC2_NPS5555_X23Y0",
            "port2_in",
            "NOC2_NPS5555_X23Y0",
            "port0_out",
            "NOC2_NPS5555_X19Y0",
            "port2_in",
            "NOC2_NPS5555_X19Y0",
            "port0_out",
            "NOC2_NPS5555_X15Y0",
            "port2_in",
            "NOC2_NPS5555_X15Y0",
            "port0_out",
            "NOC2_NPS5555_X14Y2",
            "port2_in",
            "NOC2_NPS5555_X14Y2",
            "port0_out",
            "NOC2_NPS5555_X11Y2",
            "port2_in",
            "NOC2_NPS5555_X11Y2",
            "port0_out",
            "NOC2_NPS5555_X6Y1",
            "port2_in",
            "NOC2_NPS5555_X6Y1",
            "port3_out",
            "NOC2_NMU128_X4Y0",
            "resp_in"
          ],
          "RequiredBW": 500,
          "AchievedBW": 500,
          "RequiredLatency": 300,
          "AchievedLatency": 26
        },
        {
          "PhyInstanceStart": "NOC2_NMU128_X4Y0",
          "PhyInstanceEnd": "DDRMC5E_X3Y0",
          "VC": 0,
          "CommType": "READ_REQ",
          "Connections": [
            "NOC2_NMU128_X4Y0",
            "req_out",
            "NOC2_NPS5555_X6Y1",
            "port3_in",
            "NOC2_NPS5555_X6Y1",
            "port2_out",
            "NOC2_NPS5555_X11Y2",
            "port0_in",
            "NOC2_NPS5555_X11Y2",
            "port2_out",
            "NOC2_NPS5555_X14Y2",
            "port0_in",
            "NOC2_NPS5555_X14Y2",
            "port2_out",
            "NOC2_NPS5555_X15Y0",
            "port0_in",
            "NOC2_NPS5555_X15Y0",
            "port2_out",
            "NOC2_NPS5555_X19Y0",
            "port0_in",
            "NOC2_NPS5555_X19Y0",
            "port2_out",
            "NOC2_NPS5555_X23Y0",
            "port0_in",
            "NOC2_NPS5555_X23Y0",
            "port2_out",
            "NOC2_NPS5555_X29Y0",
            "port2_in",
            "NOC2_NPS5555_X29Y0",
            "port1_out",
            "NOC2_XBR4X2_X3Y1",
            "portSideB2_in",
            "NOC2_XBR4X2_X3Y1",
            "portSideA1_out",
            "DDRMC5E_X3Y0",
            "Port1_req"
          ],
          "RequiredBW": 125,
          "AchievedBW": 125,
          "RequiredLatency": 300,
          "AchievedLatency": 26
        }
      ]
    },
    {
      "Phase": 0,
      "From": "versal_gen1_platform_i/Master_NoC/inst/S04_AXI_nmu/bd_9fac_S04_AXI_nmu_0_top_INST/NOC2_NMU128_INST",
      "FromLocked": false,
      "To": "versal_gen1_platform_i/ConfigNoc/inst/M00_AXI_nsu/bd_e015_M00_AXI_nsu_0_top_INST/NOC_NSU128_INST",
      "ToLocked": false,
      "Port": "PORT0",
      "ReadTC": "BE",
      "WriteTC": "BE",
      "ReadBW": 500,
      "WriteBW": 500,
      "ReadAchievedBW": 500,
      "WriteAchievedBW": 500,
      "ReadLatency": 300,
      "WriteLatency": 300,
      "ReadBestPossibleLatency": 300,
      "WriteBestPossibleLatency": 300,
      "PathLocked": true,
      "Nets": [
        {
          "PhyInstanceStart": "NOC2_NMU128_X8Y0",
          "PhyInstanceEnd": "NOC_NSU128_X4Y0",
          "VC": 5,
          "CommType": "WRITE",
          "Connections": [
            "NOC2_NMU128_X8Y0",
            "req_out",
            "NOC2_NPS5555_X9Y2",
            "port1_in",
            "NOC2_NPS5555_X9Y2",
            "port2_out",
            "NOC2_NPS5555_X10Y2",
            "port0_in",
            "NOC2_NPS5555_X10Y2",
            "port2_out",
            "NOC2_NPS5555_X18Y0",
            "port0_in",
            "NOC2_NPS5555_X18Y0",
            "port1_out",
            "NOC2_NPS5555_X19Y3",
            "port0_in",
            "NOC2_NPS5555_X19Y3",
            "port2_out",
            "NOC2_NPS5555_X19Y5",
            "port0_in",
            "NOC2_NPS5555_X19Y5",
            "port2_out",
            "NOC2_NPS5555_X19Y7",
            "port0_in",
            "NOC2_NPS5555_X19Y7",
            "port2_out",
            "NOC2_NPS5555_X19Y9",
            "port0_in",
            "NOC2_NPS5555_X19Y9",
            "port2_out",
            "NOC2_NPS5555_X19Y11",
            "port0_in",
            "NOC2_NPS5555_X19Y11",
            "port2_out",
            "NOC2_NPS5555_X19Y13",
            "port0_in",
            "NOC2_NPS5555_X19Y13",
            "port2_out",
            "NOC2_NPS5555_X19Y15",
            "port0_in",
            "NOC2_NPS5555_X19Y15",
            "port2_out",
            "NOC2_NPS5555_X19Y17",
            "port0_in",
            "NOC2_NPS5555_X19Y17",
            "port2_out",
            "NOC_NPS5555_X3Y1",
            "port1_in",
            "NOC_NPS5555_X3Y1",
            "port0_out",
            "NOC_NPS5555_X2Y1",
            "port2_in",
            "NOC_NPS5555_X2Y1",
            "port1_out",
            "NOC_NSU128_X4Y0",
            "req"
          ],
          "RequiredBW": 625,
          "AchievedBW": 625,
          "RequiredLatency": 300,
          "AchievedLatency": 36
        },
        {
          "PhyInstanceStart": "NOC_NSU128_X4Y0",
          "PhyInstanceEnd": "NOC2_NMU128_X8Y0",
          "VC": 7,
          "CommType": "WRITE_RESP",
          "Connections": [
            "NOC_NSU128_X4Y0",
            "resp",
            "NOC_NPS5555_X2Y1",
            "port1_in",
            "NOC_NPS5555_X2Y1",
            "port2_out",
            "NOC_NPS5555_X3Y1",
            "port0_in",
            "NOC_NPS5555_X3Y1",
            "port1_out",
            "NOC2_NPS5555_X19Y17",
            "port2_in",
            "NOC2_NPS5555_X19Y17",
            "port0_out",
            "NOC2_NPS5555_X19Y15",
            "port2_in",
            "NOC2_NPS5555_X19Y15",
            "port0_out",
            "NOC2_NPS5555_X19Y13",
            "port2_in",
            "NOC2_NPS5555_X19Y13",
            "port0_out",
            "NOC2_NPS5555_X19Y11",
            "port2_in",
            "NOC2_NPS5555_X19Y11",
            "port0_out",
            "NOC2_NPS5555_X19Y9",
            "port2_in",
            "NOC2_NPS5555_X19Y9",
            "port0_out",
            "NOC2_NPS5555_X19Y7",
            "port2_in",
            "NOC2_NPS5555_X19Y7",
            "port0_out",
            "NOC2_NPS5555_X19Y5",
            "port2_in",
            "NOC2_NPS5555_X19Y5",
            "port0_out",
            "NOC2_NPS5555_X19Y3",
            "port2_in",
            "NOC2_NPS5555_X19Y3",
            "port0_out",
            "NOC2_NPS5555_X18Y0",
            "port1_in",
            "NOC2_NPS5555_X18Y0",
            "port0_out",
            "NOC2_NPS5555_X10Y2",
            "port2_in",
            "NOC2_NPS5555_X10Y2",
            "port0_out",
            "NOC2_NPS5555_X9Y2",
            "port2_in",
            "NOC2_NPS5555_X9Y2",
            "port1_out",
            "NOC2_NMU128_X8Y0",
            "resp_in"
          ],
          "RequiredBW": 125,
          "AchievedBW": 125,
          "RequiredLatency": 300,
          "AchievedLatency": 36
        },
        {
          "PhyInstanceStart": "NOC_NSU128_X4Y0",
          "PhyInstanceEnd": "NOC2_NMU128_X8Y0",
          "VC": 6,
          "CommType": "READ",
          "Connections": [
            "NOC_NSU128_X4Y0",
            "resp",
            "NOC_NPS5555_X2Y1",
            "port1_in",
            "NOC_NPS5555_X2Y1",
            "port2_out",
            "NOC_NPS5555_X3Y1",
            "port0_in",
            "NOC_NPS5555_X3Y1",
            "port1_out",
            "NOC2_NPS5555_X19Y17",
            "port2_in",
            "NOC2_NPS5555_X19Y17",
            "port0_out",
            "NOC2_NPS5555_X19Y15",
            "port2_in",
            "NOC2_NPS5555_X19Y15",
            "port0_out",
            "NOC2_NPS5555_X19Y13",
            "port2_in",
            "NOC2_NPS5555_X19Y13",
            "port0_out",
            "NOC2_NPS5555_X19Y11",
            "port2_in",
            "NOC2_NPS5555_X19Y11",
            "port0_out",
            "NOC2_NPS5555_X19Y9",
            "port2_in",
            "NOC2_NPS5555_X19Y9",
            "port0_out",
            "NOC2_NPS5555_X19Y7",
            "port2_in",
            "NOC2_NPS5555_X19Y7",
            "port0_out",
            "NOC2_NPS5555_X19Y5",
            "port2_in",
            "NOC2_NPS5555_X19Y5",
            "port0_out",
            "NOC2_NPS5555_X19Y3",
            "port2_in",
            "NOC2_NPS5555_X19Y3",
            "port0_out",
            "NOC2_NPS5555_X18Y0",
            "port1_in",
            "NOC2_NPS5555_X18Y0",
            "port0_out",
            "NOC2_NPS5555_X10Y2",
            "port2_in",
            "NOC2_NPS5555_X10Y2",
            "port0_out",
            "NOC2_NPS5555_X9Y2",
            "port2_in",
            "NOC2_NPS5555_X9Y2",
            "port1_out",
            "NOC2_NMU128_X8Y0",
            "resp_in"
          ],
          "RequiredBW": 500,
          "AchievedBW": 500,
          "RequiredLatency": 300,
          "AchievedLatency": 36
        },
        {
          "PhyInstanceStart": "NOC2_NMU128_X8Y0",
          "PhyInstanceEnd": "NOC_NSU128_X4Y0",
          "VC": 0,
          "CommType": "READ_REQ",
          "Connections": [
            "NOC2_NMU128_X8Y0",
            "req_out",
            "NOC2_NPS5555_X9Y2",
            "port1_in",
            "NOC2_NPS5555_X9Y2",
            "port2_out",
            "NOC2_NPS5555_X10Y2",
            "port0_in",
            "NOC2_NPS5555_X10Y2",
            "port2_out",
            "NOC2_NPS5555_X18Y0",
            "port0_in",
            "NOC2_NPS5555_X18Y0",
            "port1_out",
            "NOC2_NPS5555_X19Y3",
            "port0_in",
            "NOC2_NPS5555_X19Y3",
            "port2_out",
            "NOC2_NPS5555_X19Y5",
            "port0_in",
            "NOC2_NPS5555_X19Y5",
            "port2_out",
            "NOC2_NPS5555_X19Y7",
            "port0_in",
            "NOC2_NPS5555_X19Y7",
            "port2_out",
            "NOC2_NPS5555_X19Y9",
            "port0_in",
            "NOC2_NPS5555_X19Y9",
            "port2_out",
            "NOC2_NPS5555_X19Y11",
            "port0_in",
            "NOC2_NPS5555_X19Y11",
            "port2_out",
            "NOC2_NPS5555_X19Y13",
            "port0_in",
            "NOC2_NPS5555_X19Y13",
            "port2_out",
            "NOC2_NPS5555_X19Y15",
            "port0_in",
            "NOC2_NPS5555_X19Y15",
            "port2_out",
            "NOC2_NPS5555_X19Y17",
            "port0_in",
            "NOC2_NPS5555_X19Y17",
            "port2_out",
            "NOC_NPS5555_X3Y1",
            "port1_in",
            "NOC_NPS5555_X3Y1",
            "port0_out",
            "NOC_NPS5555_X2Y1",
            "port2_in",
            "NOC_NPS5555_X2Y1",
            "port1_out",
            "NOC_NSU128_X4Y0",
            "req"
          ],
          "RequiredBW": 125,
          "AchievedBW": 125,
          "RequiredLatency": 300,
          "AchievedLatency": 36
        }
      ]
    },
    {
      "Phase": 0,
      "From": "versal_gen1_platform_i/Master_NoC/inst/S04_AXI_nmu/bd_9fac_S04_AXI_nmu_0_top_INST/NOC2_NMU128_INST",
      "FromLocked": false,
      "To": "versal_gen1_platform_i/NoC_C2/inst/MC0_ddrc/inst/noc_ddr5_phy/inst/DDRMC5_COMP",
      "ToLocked": false,
      "Port": "PORT1",
      "ReadTC": "BE",
      "WriteTC": "BE",
      "ReadBW": 500,
      "WriteBW": 500,
      "ReadAchievedBW": 500,
      "WriteAchievedBW": 500,
      "ReadLatency": 300,
      "WriteLatency": 300,
      "ReadBestPossibleLatency": 300,
      "WriteBestPossibleLatency": 300,
      "PathLocked": true,
      "Nets": [
        {
          "PhyInstanceStart": "NOC2_NMU128_X8Y0",
          "PhyInstanceEnd": "DDRMC5E_X2Y0",
          "VC": 5,
          "CommType": "WRITE",
          "Connections": [
            "NOC2_NMU128_X8Y0",
            "req_out",
            "NOC2_NPS5555_X9Y2",
            "port1_in",
            "NOC2_NPS5555_X9Y2",
            "port2_out",
            "NOC2_NPS5555_X10Y2",
            "port0_in",
            "NOC2_NPS5555_X10Y2",
            "port2_out",
            "NOC2_NPS5555_X18Y0",
            "port0_in",
            "NOC2_NPS5555_X18Y0",
            "port2_out",
            "NOC2_NPS5555_X22Y0",
            "port0_in",
            "NOC2_NPS5555_X22Y0",
            "port2_out",
            "NOC2_NPS5555_X26Y0",
            "port0_in",
            "NOC2_NPS5555_X26Y0",
            "port3_out",
            "NOC2_XBR4X2_X2Y1",
            "portSideB1_in",
            "NOC2_XBR4X2_X2Y1",
            "portSideA1_out",
            "DDRMC5E_X2Y0",
            "Port1_req"
          ],
          "RequiredBW": 625,
          "AchievedBW": 625,
          "RequiredLatency": 300,
          "AchievedLatency": 22
        },
        {
          "PhyInstanceStart": "DDRMC5E_X2Y0",
          "PhyInstanceEnd": "NOC2_NMU128_X8Y0",
          "VC": 7,
          "CommType": "WRITE_RESP",
          "Connections": [
            "DDRMC5E_X2Y0",
            "Port1_resp",
            "NOC2_XBR4X2_X2Y1",
            "portSideA1_in",
            "NOC2_XBR4X2_X2Y1",
            "portSideB1_out",
            "NOC2_NPS5555_X26Y0",
            "port3_in",
            "NOC2_NPS5555_X26Y0",
            "port0_out",
            "NOC2_NPS5555_X22Y0",
            "port2_in",
            "NOC2_NPS5555_X22Y0",
            "port0_out",
            "NOC2_NPS5555_X18Y0",
            "port2_in",
            "NOC2_NPS5555_X18Y0",
            "port0_out",
            "NOC2_NPS5555_X10Y2",
            "port2_in",
            "NOC2_NPS5555_X10Y2",
            "port0_out",
            "NOC2_NPS5555_X9Y2",
            "port2_in",
            "NOC2_NPS5555_X9Y2",
            "port1_out",
            "NOC2_NMU128_X8Y0",
            "resp_in"
          ],
          "RequiredBW": 125,
          "AchievedBW": 125,
          "RequiredLatency": 300,
          "AchievedLatency": 22
        },
        {
          "PhyInstanceStart": "DDRMC5E_X2Y0",
          "PhyInstanceEnd": "NOC2_NMU128_X8Y0",
          "VC": 6,
          "CommType": "READ",
          "Connections": [
            "DDRMC5E_X2Y0",
            "Port1_resp",
            "NOC2_XBR4X2_X2Y1",
            "portSideA1_in",
            "NOC2_XBR4X2_X2Y1",
            "portSideB1_out",
            "NOC2_NPS5555_X26Y0",
            "port3_in",
            "NOC2_NPS5555_X26Y0",
            "port0_out",
            "NOC2_NPS5555_X22Y0",
            "port2_in",
            "NOC2_NPS5555_X22Y0",
            "port0_out",
            "NOC2_NPS5555_X18Y0",
            "port2_in",
            "NOC2_NPS5555_X18Y0",
            "port0_out",
            "NOC2_NPS5555_X10Y2",
            "port2_in",
            "NOC2_NPS5555_X10Y2",
            "port0_out",
            "NOC2_NPS5555_X9Y2",
            "port2_in",
            "NOC2_NPS5555_X9Y2",
            "port1_out",
            "NOC2_NMU128_X8Y0",
            "resp_in"
          ],
          "RequiredBW": 500,
          "AchievedBW": 500,
          "RequiredLatency": 300,
          "AchievedLatency": 22
        },
        {
          "PhyInstanceStart": "NOC2_NMU128_X8Y0",
          "PhyInstanceEnd": "DDRMC5E_X2Y0",
          "VC": 0,
          "CommType": "READ_REQ",
          "Connections": [
            "NOC2_NMU128_X8Y0",
            "req_out",
            "NOC2_NPS5555_X9Y2",
            "port1_in",
            "NOC2_NPS5555_X9Y2",
            "port2_out",
            "NOC2_NPS5555_X10Y2",
            "port0_in",
            "NOC2_NPS5555_X10Y2",
            "port2_out",
            "NOC2_NPS5555_X18Y0",
            "port0_in",
            "NOC2_NPS5555_X18Y0",
            "port2_out",
            "NOC2_NPS5555_X22Y0",
            "port0_in",
            "NOC2_NPS5555_X22Y0",
            "port2_out",
            "NOC2_NPS5555_X26Y0",
            "port0_in",
            "NOC2_NPS5555_X26Y0",
            "port3_out",
            "NOC2_XBR4X2_X2Y1",
            "portSideB1_in",
            "NOC2_XBR4X2_X2Y1",
            "portSideA1_out",
            "DDRMC5E_X2Y0",
            "Port1_req"
          ],
          "RequiredBW": 125,
          "AchievedBW": 125,
          "RequiredLatency": 300,
          "AchievedLatency": 22
        }
      ]
    },
    {
      "Phase": 0,
      "From": "versal_gen1_platform_i/Master_NoC/inst/S04_AXI_nmu/bd_9fac_S04_AXI_nmu_0_top_INST/NOC2_NMU128_INST",
      "FromLocked": false,
      "To": "versal_gen1_platform_i/NoC_C3/inst/MC0_ddrc/inst/noc_ddr5_phy/inst/DDRMC5_COMP",
      "ToLocked": false,
      "Port": "PORT1",
      "ReadTC": "BE",
      "WriteTC": "BE",
      "ReadBW": 500,
      "WriteBW": 500,
      "ReadAchievedBW": 500,
      "WriteAchievedBW": 500,
      "ReadLatency": 300,
      "WriteLatency": 300,
      "ReadBestPossibleLatency": 300,
      "WriteBestPossibleLatency": 300,
      "PathLocked": true,
      "Nets": [
        {
          "PhyInstanceStart": "NOC2_NMU128_X8Y0",
          "PhyInstanceEnd": "DDRMC5E_X3Y0",
          "VC": 5,
          "CommType": "WRITE",
          "Connections": [
            "NOC2_NMU128_X8Y0",
            "req_out",
            "NOC2_NPS5555_X9Y2",
            "port1_in",
            "NOC2_NPS5555_X9Y2",
            "port2_out",
            "NOC2_NPS5555_X10Y2",
            "port0_in",
            "NOC2_NPS5555_X10Y2",
            "port2_out",
            "NOC2_NPS5555_X18Y0",
            "port0_in",
            "NOC2_NPS5555_X18Y0",
            "port2_out",
            "NOC2_NPS5555_X22Y0",
            "port0_in",
            "NOC2_NPS5555_X22Y0",
            "port2_out",
            "NOC2_NPS5555_X26Y0",
            "port0_in",
            "NOC2_NPS5555_X26Y0",
            "port2_out",
            "NOC2_NPS5555_X28Y0",
            "port2_in",
            "NOC2_NPS5555_X28Y0",
            "port3_out",
            "NOC2_XBR4X2_X3Y1",
            "portSideB0_in",
            "NOC2_XBR4X2_X3Y1",
            "portSideA1_out",
            "DDRMC5E_X3Y0",
            "Port1_req"
          ],
          "RequiredBW": 625,
          "AchievedBW": 625,
          "RequiredLatency": 300,
          "AchievedLatency": 24
        },
        {
          "PhyInstanceStart": "DDRMC5E_X3Y0",
          "PhyInstanceEnd": "NOC2_NMU128_X8Y0",
          "VC": 7,
          "CommType": "WRITE_RESP",
          "Connections": [
            "DDRMC5E_X3Y0",
            "Port1_resp",
            "NOC2_XBR4X2_X3Y1",
            "portSideA1_in",
            "NOC2_XBR4X2_X3Y1",
            "portSideB0_out",
            "NOC2_NPS5555_X28Y0",
            "port3_in",
            "NOC2_NPS5555_X28Y0",
            "port2_out",
            "NOC2_NPS5555_X26Y0",
            "port2_in",
            "NOC2_NPS5555_X26Y0",
            "port0_out",
            "NOC2_NPS5555_X22Y0",
            "port2_in",
            "NOC2_NPS5555_X22Y0",
            "port0_out",
            "NOC2_NPS5555_X18Y0",
            "port2_in",
            "NOC2_NPS5555_X18Y0",
            "port0_out",
            "NOC2_NPS5555_X10Y2",
            "port2_in",
            "NOC2_NPS5555_X10Y2",
            "port0_out",
            "NOC2_NPS5555_X9Y2",
            "port2_in",
            "NOC2_NPS5555_X9Y2",
            "port1_out",
            "NOC2_NMU128_X8Y0",
            "resp_in"
          ],
          "RequiredBW": 125,
          "AchievedBW": 125,
          "RequiredLatency": 300,
          "AchievedLatency": 24
        },
        {
          "PhyInstanceStart": "DDRMC5E_X3Y0",
          "PhyInstanceEnd": "NOC2_NMU128_X8Y0",
          "VC": 6,
          "CommType": "READ",
          "Connections": [
            "DDRMC5E_X3Y0",
            "Port1_resp",
            "NOC2_XBR4X2_X3Y1",
            "portSideA1_in",
            "NOC2_XBR4X2_X3Y1",
            "portSideB0_out",
            "NOC2_NPS5555_X28Y0",
            "port3_in",
            "NOC2_NPS5555_X28Y0",
            "port2_out",
            "NOC2_NPS5555_X26Y0",
            "port2_in",
            "NOC2_NPS5555_X26Y0",
            "port0_out",
            "NOC2_NPS5555_X22Y0",
            "port2_in",
            "NOC2_NPS5555_X22Y0",
            "port0_out",
            "NOC2_NPS5555_X18Y0",
            "port2_in",
            "NOC2_NPS5555_X18Y0",
            "port0_out",
            "NOC2_NPS5555_X10Y2",
            "port2_in",
            "NOC2_NPS5555_X10Y2",
            "port0_out",
            "NOC2_NPS5555_X9Y2",
            "port2_in",
            "NOC2_NPS5555_X9Y2",
            "port1_out",
            "NOC2_NMU128_X8Y0",
            "resp_in"
          ],
          "RequiredBW": 500,
          "AchievedBW": 500,
          "RequiredLatency": 300,
          "AchievedLatency": 24
        },
        {
          "PhyInstanceStart": "NOC2_NMU128_X8Y0",
          "PhyInstanceEnd": "DDRMC5E_X3Y0",
          "VC": 0,
          "CommType": "READ_REQ",
          "Connections": [
            "NOC2_NMU128_X8Y0",
            "req_out",
            "NOC2_NPS5555_X9Y2",
            "port1_in",
            "NOC2_NPS5555_X9Y2",
            "port2_out",
            "NOC2_NPS5555_X10Y2",
            "port0_in",
            "NOC2_NPS5555_X10Y2",
            "port2_out",
            "NOC2_NPS5555_X18Y0",
            "port0_in",
            "NOC2_NPS5555_X18Y0",
            "port2_out",
            "NOC2_NPS5555_X22Y0",
            "port0_in",
            "NOC2_NPS5555_X22Y0",
            "port2_out",
            "NOC2_NPS5555_X26Y0",
            "port0_in",
            "NOC2_NPS5555_X26Y0",
            "port2_out",
            "NOC2_NPS5555_X28Y0",
            "port2_in",
            "NOC2_NPS5555_X28Y0",
            "port3_out",
            "NOC2_XBR4X2_X3Y1",
            "portSideB0_in",
            "NOC2_XBR4X2_X3Y1",
            "portSideA1_out",
            "DDRMC5E_X3Y0",
            "Port1_req"
          ],
          "RequiredBW": 125,
          "AchievedBW": 125,
          "RequiredLatency": 300,
          "AchievedLatency": 24
        }
      ]
    },
    {
      "Phase": 0,
      "From": "versal_gen1_platform_i/Master_NoC/inst/S04_AXI_nmu/bd_9fac_S04_AXI_nmu_0_top_INST/NOC2_NMU128_INST",
      "FromLocked": false,
      "To": "versal_gen1_platform_i/NoC_C0_C1/inst/MC0_ddrc/inst/noc_ddr5_phy/inst/DDRMC5_COMP",
      "ToLocked": false,
      "Port": "PORT0",
      "ReadTC": "BE",
      "WriteTC": "BE",
      "ReadBW": 250,
      "WriteBW": 250,
      "ReadAchievedBW": 250,
      "WriteAchievedBW": 250,
      "ReadLatency": 300,
      "WriteLatency": 300,
      "ReadBestPossibleLatency": 300,
      "WriteBestPossibleLatency": 300,
      "PathLocked": true,
      "Nets": [
        {
          "PhyInstanceStart": "NOC2_NMU128_X8Y0",
          "PhyInstanceEnd": "DDRMC5E_X0Y0",
          "VC": 5,
          "CommType": "WRITE",
          "Connections": [
            "NOC2_NMU128_X8Y0",
            "req_out",
            "NOC2_NPS5555_X9Y2",
            "port1_in",
            "NOC2_NPS5555_X9Y2",
            "port0_out",
            "NOC2_NPS5555_X4Y1",
            "port2_in",
            "NOC2_NPS5555_X4Y1",
            "port3_out",
            "NOC2_XBR4X2_X0Y0",
            "portSideB1_in",
            "NOC2_XBR4X2_X0Y0",
            "portSideA0_out",
            "DDRMC5E_X0Y0",
            "Port0_req"
          ],
          "RequiredBW": 312,
          "AchievedBW": 312,
          "RequiredLatency": 300,
          "AchievedLatency": 16
        },
        {
          "PhyInstanceStart": "DDRMC5E_X0Y0",
          "PhyInstanceEnd": "NOC2_NMU128_X8Y0",
          "VC": 7,
          "CommType": "WRITE_RESP",
          "Connections": [
            "DDRMC5E_X0Y0",
            "Port0_resp",
            "NOC2_XBR4X2_X0Y0",
            "portSideA0_in",
            "NOC2_XBR4X2_X0Y0",
            "portSideB1_out",
            "NOC2_NPS5555_X4Y1",
            "port3_in",
            "NOC2_NPS5555_X4Y1",
            "port2_out",
            "NOC2_NPS5555_X9Y2",
            "port0_in",
            "NOC2_NPS5555_X9Y2",
            "port1_out",
            "NOC2_NMU128_X8Y0",
            "resp_in"
          ],
          "RequiredBW": 63,
          "AchievedBW": 63,
          "RequiredLatency": 300,
          "AchievedLatency": 16
        },
        {
          "PhyInstanceStart": "DDRMC5E_X0Y0",
          "PhyInstanceEnd": "NOC2_NMU128_X8Y0",
          "VC": 6,
          "CommType": "READ",
          "Connections": [
            "DDRMC5E_X0Y0",
            "Port0_resp",
            "NOC2_XBR4X2_X0Y0",
            "portSideA0_in",
            "NOC2_XBR4X2_X0Y0",
            "portSideB1_out",
            "NOC2_NPS5555_X4Y1",
            "port3_in",
            "NOC2_NPS5555_X4Y1",
            "port2_out",
            "NOC2_NPS5555_X9Y2",
            "port0_in",
            "NOC2_NPS5555_X9Y2",
            "port1_out",
            "NOC2_NMU128_X8Y0",
            "resp_in"
          ],
          "RequiredBW": 250,
          "AchievedBW": 250,
          "RequiredLatency": 300,
          "AchievedLatency": 16
        },
        {
          "PhyInstanceStart": "NOC2_NMU128_X8Y0",
          "PhyInstanceEnd": "DDRMC5E_X0Y0",
          "VC": 0,
          "CommType": "READ_REQ",
          "Connections": [
            "NOC2_NMU128_X8Y0",
            "req_out",
            "NOC2_NPS5555_X9Y2",
            "port1_in",
            "NOC2_NPS5555_X9Y2",
            "port0_out",
            "NOC2_NPS5555_X4Y1",
            "port2_in",
            "NOC2_NPS5555_X4Y1",
            "port3_out",
            "NOC2_XBR4X2_X0Y0",
            "portSideB1_in",
            "NOC2_XBR4X2_X0Y0",
            "portSideA0_out",
            "DDRMC5E_X0Y0",
            "Port0_req"
          ],
          "RequiredBW": 63,
          "AchievedBW": 63,
          "RequiredLatency": 300,
          "AchievedLatency": 16
        }
      ]
    },
    {
      "Phase": 0,
      "From": "versal_gen1_platform_i/Master_NoC/inst/S04_AXI_nmu/bd_9fac_S04_AXI_nmu_0_top_INST/NOC2_NMU128_INST",
      "FromLocked": false,
      "To": "versal_gen1_platform_i/NoC_C0_C1/inst/MC1_ddrc/inst/noc_ddr5_phy/inst/DDRMC5_COMP",
      "ToLocked": false,
      "Port": "PORT0",
      "ReadTC": "BE",
      "WriteTC": "BE",
      "ReadBW": 250,
      "WriteBW": 250,
      "ReadAchievedBW": 250,
      "WriteAchievedBW": 250,
      "ReadLatency": 300,
      "WriteLatency": 300,
      "ReadBestPossibleLatency": 300,
      "WriteBestPossibleLatency": 300,
      "PathLocked": true,
      "Nets": [
        {
          "PhyInstanceStart": "NOC2_NMU128_X8Y0",
          "PhyInstanceEnd": "DDRMC5E_X1Y0",
          "VC": 5,
          "CommType": "WRITE",
          "Connections": [
            "NOC2_NMU128_X8Y0",
            "req_out",
            "NOC2_NPS5555_X9Y2",
            "port1_in",
            "NOC2_NPS5555_X9Y2",
            "port3_out",
            "NOC2_XBR4X2_X1Y2",
            "portSideB1_in",
            "NOC2_XBR4X2_X1Y2",
            "portSideA0_out",
            "DDRMC5E_X1Y0",
            "Port0_req"
          ],
          "RequiredBW": 312,
          "AchievedBW": 312,
          "RequiredLatency": 300,
          "AchievedLatency": 14
        },
        {
          "PhyInstanceStart": "DDRMC5E_X1Y0",
          "PhyInstanceEnd": "NOC2_NMU128_X8Y0",
          "VC": 7,
          "CommType": "WRITE_RESP",
          "Connections": [
            "DDRMC5E_X1Y0",
            "Port0_resp",
            "NOC2_XBR4X2_X1Y2",
            "portSideA0_in",
            "NOC2_XBR4X2_X1Y2",
            "portSideB1_out",
            "NOC2_NPS5555_X9Y2",
            "port3_in",
            "NOC2_NPS5555_X9Y2",
            "port1_out",
            "NOC2_NMU128_X8Y0",
            "resp_in"
          ],
          "RequiredBW": 63,
          "AchievedBW": 63,
          "RequiredLatency": 300,
          "AchievedLatency": 14
        },
        {
          "PhyInstanceStart": "DDRMC5E_X1Y0",
          "PhyInstanceEnd": "NOC2_NMU128_X8Y0",
          "VC": 6,
          "CommType": "READ",
          "Connections": [
            "DDRMC5E_X1Y0",
            "Port0_resp",
            "NOC2_XBR4X2_X1Y2",
            "portSideA0_in",
            "NOC2_XBR4X2_X1Y2",
            "portSideB1_out",
            "NOC2_NPS5555_X9Y2",
            "port3_in",
            "NOC2_NPS5555_X9Y2",
            "port1_out",
            "NOC2_NMU128_X8Y0",
            "resp_in"
          ],
          "RequiredBW": 250,
          "AchievedBW": 250,
          "RequiredLatency": 300,
          "AchievedLatency": 14
        },
        {
          "PhyInstanceStart": "NOC2_NMU128_X8Y0",
          "PhyInstanceEnd": "DDRMC5E_X1Y0",
          "VC": 0,
          "CommType": "READ_REQ",
          "Connections": [
            "NOC2_NMU128_X8Y0",
            "req_out",
            "NOC2_NPS5555_X9Y2",
            "port1_in",
            "NOC2_NPS5555_X9Y2",
            "port3_out",
            "NOC2_XBR4X2_X1Y2",
            "portSideB1_in",
            "NOC2_XBR4X2_X1Y2",
            "portSideA0_out",
            "DDRMC5E_X1Y0",
            "Port0_req"
          ],
          "RequiredBW": 63,
          "AchievedBW": 63,
          "RequiredLatency": 300,
          "AchievedLatency": 14
        }
      ]
    },
    {
      "Phase": 0,
      "From": "versal_gen1_platform_i/Master_NoC/inst/S04_AXI_nmu/bd_9fac_S04_AXI_nmu_0_top_INST/NOC2_NMU128_INST",
      "FromLocked": false,
      "To": "versal_gen1_platform_i/NoC_C0_C1/inst/MC0_ddrc/inst/noc_ddr5_phy/inst/DDRMC5_COMP",
      "ToLocked": false,
      "Port": "PORT1",
      "ReadTC": "BE",
      "WriteTC": "BE",
      "ReadBW": 250,
      "WriteBW": 250,
      "ReadAchievedBW": 250,
      "WriteAchievedBW": 250,
      "ReadLatency": 300,
      "WriteLatency": 300,
      "ReadBestPossibleLatency": 300,
      "WriteBestPossibleLatency": 300,
      "PathLocked": true,
      "Nets": [
        {
          "PhyInstanceStart": "NOC2_NMU128_X8Y0",
          "PhyInstanceEnd": "DDRMC5E_X0Y0",
          "VC": 5,
          "CommType": "WRITE",
          "Connections": [
            "NOC2_NMU128_X8Y0",
            "req_out",
            "NOC2_NPS5555_X9Y2",
            "port1_in",
            "NOC2_NPS5555_X9Y2",
            "port0_out",
            "NOC2_NPS5555_X4Y1",
            "port2_in",
            "NOC2_NPS5555_X4Y1",
            "port3_out",
            "NOC2_XBR4X2_X0Y0",
            "portSideB1_in",
            "NOC2_XBR4X2_X0Y0",
            "portSideA1_out",
            "DDRMC5E_X0Y0",
            "Port1_req"
          ],
          "RequiredBW": 312,
          "AchievedBW": 312,
          "RequiredLatency": 300,
          "AchievedLatency": 16
        },
        {
          "PhyInstanceStart": "DDRMC5E_X0Y0",
          "PhyInstanceEnd": "NOC2_NMU128_X8Y0",
          "VC": 7,
          "CommType": "WRITE_RESP",
          "Connections": [
            "DDRMC5E_X0Y0",
            "Port1_resp",
            "NOC2_XBR4X2_X0Y0",
            "portSideA1_in",
            "NOC2_XBR4X2_X0Y0",
            "portSideB1_out",
            "NOC2_NPS5555_X4Y1",
            "port3_in",
            "NOC2_NPS5555_X4Y1",
            "port2_out",
            "NOC2_NPS5555_X9Y2",
            "port0_in",
            "NOC2_NPS5555_X9Y2",
            "port1_out",
            "NOC2_NMU128_X8Y0",
            "resp_in"
          ],
          "RequiredBW": 63,
          "AchievedBW": 63,
          "RequiredLatency": 300,
          "AchievedLatency": 16
        },
        {
          "PhyInstanceStart": "DDRMC5E_X0Y0",
          "PhyInstanceEnd": "NOC2_NMU128_X8Y0",
          "VC": 6,
          "CommType": "READ",
          "Connections": [
            "DDRMC5E_X0Y0",
            "Port1_resp",
            "NOC2_XBR4X2_X0Y0",
            "portSideA1_in",
            "NOC2_XBR4X2_X0Y0",
            "portSideB1_out",
            "NOC2_NPS5555_X4Y1",
            "port3_in",
            "NOC2_NPS5555_X4Y1",
            "port2_out",
            "NOC2_NPS5555_X9Y2",
            "port0_in",
            "NOC2_NPS5555_X9Y2",
            "port1_out",
            "NOC2_NMU128_X8Y0",
            "resp_in"
          ],
          "RequiredBW": 250,
          "AchievedBW": 250,
          "RequiredLatency": 300,
          "AchievedLatency": 16
        },
        {
          "PhyInstanceStart": "NOC2_NMU128_X8Y0",
          "PhyInstanceEnd": "DDRMC5E_X0Y0",
          "VC": 0,
          "CommType": "READ_REQ",
          "Connections": [
            "NOC2_NMU128_X8Y0",
            "req_out",
            "NOC2_NPS5555_X9Y2",
            "port1_in",
            "NOC2_NPS5555_X9Y2",
            "port0_out",
            "NOC2_NPS5555_X4Y1",
            "port2_in",
            "NOC2_NPS5555_X4Y1",
            "port3_out",
            "NOC2_XBR4X2_X0Y0",
            "portSideB1_in",
            "NOC2_XBR4X2_X0Y0",
            "portSideA1_out",
            "DDRMC5E_X0Y0",
            "Port1_req"
          ],
          "RequiredBW": 63,
          "AchievedBW": 63,
          "RequiredLatency": 300,
          "AchievedLatency": 16
        }
      ]
    },
    {
      "Phase": 0,
      "From": "versal_gen1_platform_i/Master_NoC/inst/S04_AXI_nmu/bd_9fac_S04_AXI_nmu_0_top_INST/NOC2_NMU128_INST",
      "FromLocked": false,
      "To": "versal_gen1_platform_i/NoC_C0_C1/inst/MC1_ddrc/inst/noc_ddr5_phy/inst/DDRMC5_COMP",
      "ToLocked": false,
      "Port": "PORT1",
      "ReadTC": "BE",
      "WriteTC": "BE",
      "ReadBW": 250,
      "WriteBW": 250,
      "ReadAchievedBW": 250,
      "WriteAchievedBW": 250,
      "ReadLatency": 300,
      "WriteLatency": 300,
      "ReadBestPossibleLatency": 300,
      "WriteBestPossibleLatency": 300,
      "PathLocked": true,
      "Nets": [
        {
          "PhyInstanceStart": "NOC2_NMU128_X8Y0",
          "PhyInstanceEnd": "DDRMC5E_X1Y0",
          "VC": 5,
          "CommType": "WRITE",
          "Connections": [
            "NOC2_NMU128_X8Y0",
            "req_out",
            "NOC2_NPS5555_X9Y2",
            "port1_in",
            "NOC2_NPS5555_X9Y2",
            "port3_out",
            "NOC2_XBR4X2_X1Y2",
            "portSideB1_in",
            "NOC2_XBR4X2_X1Y2",
            "portSideA1_out",
            "DDRMC5E_X1Y0",
            "Port1_req"
          ],
          "RequiredBW": 312,
          "AchievedBW": 312,
          "RequiredLatency": 300,
          "AchievedLatency": 14
        },
        {
          "PhyInstanceStart": "DDRMC5E_X1Y0",
          "PhyInstanceEnd": "NOC2_NMU128_X8Y0",
          "VC": 7,
          "CommType": "WRITE_RESP",
          "Connections": [
            "DDRMC5E_X1Y0",
            "Port1_resp",
            "NOC2_XBR4X2_X1Y2",
            "portSideA1_in",
            "NOC2_XBR4X2_X1Y2",
            "portSideB1_out",
            "NOC2_NPS5555_X9Y2",
            "port3_in",
            "NOC2_NPS5555_X9Y2",
            "port1_out",
            "NOC2_NMU128_X8Y0",
            "resp_in"
          ],
          "RequiredBW": 63,
          "AchievedBW": 63,
          "RequiredLatency": 300,
          "AchievedLatency": 14
        },
        {
          "PhyInstanceStart": "DDRMC5E_X1Y0",
          "PhyInstanceEnd": "NOC2_NMU128_X8Y0",
          "VC": 6,
          "CommType": "READ",
          "Connections": [
            "DDRMC5E_X1Y0",
            "Port1_resp",
            "NOC2_XBR4X2_X1Y2",
            "portSideA1_in",
            "NOC2_XBR4X2_X1Y2",
            "portSideB1_out",
            "NOC2_NPS5555_X9Y2",
            "port3_in",
            "NOC2_NPS5555_X9Y2",
            "port1_out",
            "NOC2_NMU128_X8Y0",
            "resp_in"
          ],
          "RequiredBW": 250,
          "AchievedBW": 250,
          "RequiredLatency": 300,
          "AchievedLatency": 14
        },
        {
          "PhyInstanceStart": "NOC2_NMU128_X8Y0",
          "PhyInstanceEnd": "DDRMC5E_X1Y0",
          "VC": 0,
          "CommType": "READ_REQ",
          "Connections": [
            "NOC2_NMU128_X8Y0",
            "req_out",
            "NOC2_NPS5555_X9Y2",
            "port1_in",
            "NOC2_NPS5555_X9Y2",
            "port3_out",
            "NOC2_XBR4X2_X1Y2",
            "portSideB1_in",
            "NOC2_XBR4X2_X1Y2",
            "portSideA1_out",
            "DDRMC5E_X1Y0",
            "Port1_req"
          ],
          "RequiredBW": 63,
          "AchievedBW": 63,
          "RequiredLatency": 300,
          "AchievedLatency": 14
        }
      ]
    },
    {
      "Phase": 0,
      "From": "versal_gen1_platform_i/Master_NoC/inst/S05_AXI_nmu/bd_9fac_S05_AXI_nmu_0_top_INST/NOC2_NMU128_INST",
      "FromLocked": false,
      "To": "versal_gen1_platform_i/ConfigNoc/inst/M00_AXI_nsu/bd_e015_M00_AXI_nsu_0_top_INST/NOC_NSU128_INST",
      "ToLocked": false,
      "Port": "PORT0",
      "ReadTC": "BE",
      "WriteTC": "BE",
      "ReadBW": 500,
      "WriteBW": 500,
      "ReadAchievedBW": 500,
      "WriteAchievedBW": 500,
      "ReadLatency": 300,
      "WriteLatency": 300,
      "ReadBestPossibleLatency": 300,
      "WriteBestPossibleLatency": 300,
      "PathLocked": true,
      "Nets": [
        {
          "PhyInstanceStart": "NOC2_NMU128_X9Y0",
          "PhyInstanceEnd": "NOC_NSU128_X4Y0",
          "VC": 5,
          "CommType": "WRITE",
          "Connections": [
            "NOC2_NMU128_X9Y0",
            "req_out",
            "NOC2_NPS5555_X11Y2",
            "port3_in",
            "NOC2_NPS5555_X11Y2",
            "port2_out",
            "NOC2_NPS5555_X14Y2",
            "port0_in",
            "NOC2_NPS5555_X14Y2",
            "port2_out",
            "NOC2_NPS5555_X15Y0",
            "port0_in",
            "NOC2_NPS5555_X15Y0",
            "port3_out",
            "NOC2_NPS5555_X16Y0",
            "port3_in",
            "NOC2_NPS5555_X16Y0",
            "port1_out",
            "NOC2_NPS5555_X18Y0",
            "port3_in",
            "NOC2_NPS5555_X18Y0",
            "port1_out",
            "NOC2_NPS5555_X19Y3",
            "port0_in",
            "NOC2_NPS5555_X19Y3",
            "port2_out",
            "NOC2_NPS5555_X19Y5",
            "port0_in",
            "NOC2_NPS5555_X19Y5",
            "port2_out",
            "NOC2_NPS5555_X19Y7",
            "port0_in",
            "NOC2_NPS5555_X19Y7",
            "port2_out",
            "NOC2_NPS5555_X19Y9",
            "port0_in",
            "NOC2_NPS5555_X19Y9",
            "port2_out",
            "NOC2_NPS5555_X19Y11",
            "port0_in",
            "NOC2_NPS5555_X19Y11",
            "port2_out",
            "NOC2_NPS5555_X19Y13",
            "port0_in",
            "NOC2_NPS5555_X19Y13",
            "port2_out",
            "NOC2_NPS5555_X19Y15",
            "port0_in",
            "NOC2_NPS5555_X19Y15",
            "port2_out",
            "NOC2_NPS5555_X19Y17",
            "port0_in",
            "NOC2_NPS5555_X19Y17",
            "port2_out",
            "NOC_NPS5555_X3Y1",
            "port1_in",
            "NOC_NPS5555_X3Y1",
            "port0_out",
            "NOC_NPS5555_X2Y1",
            "port2_in",
            "NOC_NPS5555_X2Y1",
            "port1_out",
            "NOC_NSU128_X4Y0",
            "req"
          ],
          "RequiredBW": 625,
          "AchievedBW": 625,
          "RequiredLatency": 300,
          "AchievedLatency": 40
        },
        {
          "PhyInstanceStart": "NOC_NSU128_X4Y0",
          "PhyInstanceEnd": "NOC2_NMU128_X9Y0",
          "VC": 7,
          "CommType": "WRITE_RESP",
          "Connections": [
            "NOC_NSU128_X4Y0",
            "resp",
            "NOC_NPS5555_X2Y1",
            "port1_in",
            "NOC_NPS5555_X2Y1",
            "port2_out",
            "NOC_NPS5555_X3Y1",
            "port0_in",
            "NOC_NPS5555_X3Y1",
            "port1_out",
            "NOC2_NPS5555_X19Y17",
            "port2_in",
            "NOC2_NPS5555_X19Y17",
            "port0_out",
            "NOC2_NPS5555_X19Y15",
            "port2_in",
            "NOC2_NPS5555_X19Y15",
            "port0_out",
            "NOC2_NPS5555_X19Y13",
            "port2_in",
            "NOC2_NPS5555_X19Y13",
            "port0_out",
            "NOC2_NPS5555_X19Y11",
            "port2_in",
            "NOC2_NPS5555_X19Y11",
            "port0_out",
            "NOC2_NPS5555_X19Y9",
            "port2_in",
            "NOC2_NPS5555_X19Y9",
            "port0_out",
            "NOC2_NPS5555_X19Y7",
            "port2_in",
            "NOC2_NPS5555_X19Y7",
            "port1_out",
            "NOC2_NPS5555_X19Y8",
            "port1_in",
            "NOC2_NPS5555_X19Y8",
            "port2_out",
            "NOC2_NPS5555_X19Y6",
            "port0_in",
            "NOC2_NPS5555_X19Y6",
            "port2_out",
            "NOC2_NPS5555_X19Y4",
            "port0_in",
            "NOC2_NPS5555_X19Y4",
            "port2_out",
            "NOC2_NPS5555_X17Y0",
            "port1_in",
            "NOC2_NPS5555_X17Y0",
            "port3_out",
            "NOC2_NPS5555_X15Y0",
            "port1_in",
            "NOC2_NPS5555_X15Y0",
            "port0_out",
            "NOC2_NPS5555_X14Y2",
            "port2_in",
            "NOC2_NPS5555_X14Y2",
            "port0_out",
            "NOC2_NPS5555_X11Y2",
            "port2_in",
            "NOC2_NPS5555_X11Y2",
            "port3_out",
            "NOC2_NMU128_X9Y0",
            "resp_in"
          ],
          "RequiredBW": 125,
          "AchievedBW": 125,
          "RequiredLatency": 300,
          "AchievedLatency": 40
        },
        {
          "PhyInstanceStart": "NOC_NSU128_X4Y0",
          "PhyInstanceEnd": "NOC2_NMU128_X9Y0",
          "VC": 6,
          "CommType": "READ",
          "Connections": [
            "NOC_NSU128_X4Y0",
            "resp",
            "NOC_NPS5555_X2Y1",
            "port1_in",
            "NOC_NPS5555_X2Y1",
            "port2_out",
            "NOC_NPS5555_X3Y1",
            "port0_in",
            "NOC_NPS5555_X3Y1",
            "port1_out",
            "NOC2_NPS5555_X19Y17",
            "port2_in",
            "NOC2_NPS5555_X19Y17",
            "port0_out",
            "NOC2_NPS5555_X19Y15",
            "port2_in",
            "NOC2_NPS5555_X19Y15",
            "port1_out",
            "NOC2_NPS5555_X19Y16",
            "port1_in",
            "NOC2_NPS5555_X19Y16",
            "port2_out",
            "NOC2_NPS5555_X19Y14",
            "port0_in",
            "NOC2_NPS5555_X19Y14",
            "port2_out",
            "NOC2_NPS5555_X19Y12",
            "port0_in",
            "NOC2_NPS5555_X19Y12",
            "port2_out",
            "NOC2_NPS5555_X19Y10",
            "port0_in",
            "NOC2_NPS5555_X19Y10",
            "port2_out",
            "NOC2_NPS5555_X19Y8",
            "port0_in",
            "NOC2_NPS5555_X19Y8",
            "port2_out",
            "NOC2_NPS5555_X19Y6",
            "port0_in",
            "NOC2_NPS5555_X19Y6",
            "port2_out",
            "NOC2_NPS5555_X19Y4",
            "port0_in",
            "NOC2_NPS5555_X19Y4",
            "port2_out",
            "NOC2_NPS5555_X17Y0",
            "port1_in",
            "NOC2_NPS5555_X17Y0",
            "port3_out",
            "NOC2_NPS5555_X15Y0",
            "port1_in",
            "NOC2_NPS5555_X15Y0",
            "port0_out",
            "NOC2_NPS5555_X14Y2",
            "port2_in",
            "NOC2_NPS5555_X14Y2",
            "port0_out",
            "NOC2_NPS5555_X11Y2",
            "port2_in",
            "NOC2_NPS5555_X11Y2",
            "port3_out",
            "NOC2_NMU128_X9Y0",
            "resp_in"
          ],
          "RequiredBW": 500,
          "AchievedBW": 500,
          "RequiredLatency": 300,
          "AchievedLatency": 40
        },
        {
          "PhyInstanceStart": "NOC2_NMU128_X9Y0",
          "PhyInstanceEnd": "NOC_NSU128_X4Y0",
          "VC": 0,
          "CommType": "READ_REQ",
          "Connections": [
            "NOC2_NMU128_X9Y0",
            "req_out",
            "NOC2_NPS5555_X11Y2",
            "port3_in",
            "NOC2_NPS5555_X11Y2",
            "port2_out",
            "NOC2_NPS5555_X14Y2",
            "port0_in",
            "NOC2_NPS5555_X14Y2",
            "port2_out",
            "NOC2_NPS5555_X15Y0",
            "port0_in",
            "NOC2_NPS5555_X15Y0",
            "port3_out",
            "NOC2_NPS5555_X16Y0",
            "port3_in",
            "NOC2_NPS5555_X16Y0",
            "port1_out",
            "NOC2_NPS5555_X18Y0",
            "port3_in",
            "NOC2_NPS5555_X18Y0",
            "port1_out",
            "NOC2_NPS5555_X19Y3",
            "port0_in",
            "NOC2_NPS5555_X19Y3",
            "port2_out",
            "NOC2_NPS5555_X19Y5",
            "port0_in",
            "NOC2_NPS5555_X19Y5",
            "port2_out",
            "NOC2_NPS5555_X19Y7",
            "port0_in",
            "NOC2_NPS5555_X19Y7",
            "port2_out",
            "NOC2_NPS5555_X19Y9",
            "port0_in",
            "NOC2_NPS5555_X19Y9",
            "port2_out",
            "NOC2_NPS5555_X19Y11",
            "port0_in",
            "NOC2_NPS5555_X19Y11",
            "port2_out",
            "NOC2_NPS5555_X19Y13",
            "port0_in",
            "NOC2_NPS5555_X19Y13",
            "port2_out",
            "NOC2_NPS5555_X19Y15",
            "port0_in",
            "NOC2_NPS5555_X19Y15",
            "port2_out",
            "NOC2_NPS5555_X19Y17",
            "port0_in",
            "NOC2_NPS5555_X19Y17",
            "port2_out",
            "NOC_NPS5555_X3Y1",
            "port1_in",
            "NOC_NPS5555_X3Y1",
            "port0_out",
            "NOC_NPS5555_X2Y1",
            "port2_in",
            "NOC_NPS5555_X2Y1",
            "port1_out",
            "NOC_NSU128_X4Y0",
            "req"
          ],
          "RequiredBW": 125,
          "AchievedBW": 125,
          "RequiredLatency": 300,
          "AchievedLatency": 40
        }
      ]
    },
    {
      "Phase": 0,
      "From": "versal_gen1_platform_i/Master_NoC/inst/S05_AXI_nmu/bd_9fac_S05_AXI_nmu_0_top_INST/NOC2_NMU128_INST",
      "FromLocked": false,
      "To": "versal_gen1_platform_i/NoC_C2/inst/MC0_ddrc/inst/noc_ddr5_phy/inst/DDRMC5_COMP",
      "ToLocked": false,
      "Port": "PORT1",
      "ReadTC": "BE",
      "WriteTC": "BE",
      "ReadBW": 500,
      "WriteBW": 500,
      "ReadAchievedBW": 500,
      "WriteAchievedBW": 500,
      "ReadLatency": 300,
      "WriteLatency": 300,
      "ReadBestPossibleLatency": 300,
      "WriteBestPossibleLatency": 300,
      "PathLocked": true,
      "Nets": [
        {
          "PhyInstanceStart": "NOC2_NMU128_X9Y0",
          "PhyInstanceEnd": "DDRMC5E_X2Y0",
          "VC": 5,
          "CommType": "WRITE",
          "Connections": [
            "NOC2_NMU128_X9Y0",
            "req_out",
            "NOC2_NPS5555_X11Y2",
            "port3_in",
            "NOC2_NPS5555_X11Y2",
            "port2_out",
            "NOC2_NPS5555_X14Y2",
            "port0_in",
            "NOC2_NPS5555_X14Y2",
            "port2_out",
            "NOC2_NPS5555_X15Y0",
            "port0_in",
            "NOC2_NPS5555_X15Y0",
            "port2_out",
            "NOC2_NPS5555_X19Y0",
            "port0_in",
            "NOC2_NPS5555_X19Y0",
            "port2_out",
            "NOC2_NPS5555_X23Y0",
            "port0_in",
            "NOC2_NPS5555_X23Y0",
            "port1_out",
            "NOC2_XBR4X2_X2Y1",
            "portSideB3_in",
            "NOC2_XBR4X2_X2Y1",
            "portSideA1_out",
            "DDRMC5E_X2Y0",
            "Port1_req"
          ],
          "RequiredBW": 625,
          "AchievedBW": 625,
          "RequiredLatency": 300,
          "AchievedLatency": 22
        },
        {
          "PhyInstanceStart": "DDRMC5E_X2Y0",
          "PhyInstanceEnd": "NOC2_NMU128_X9Y0",
          "VC": 7,
          "CommType": "WRITE_RESP",
          "Connections": [
            "DDRMC5E_X2Y0",
            "Port1_resp",
            "NOC2_XBR4X2_X2Y1",
            "portSideA1_in",
            "NOC2_XBR4X2_X2Y1",
            "portSideB3_out",
            "NOC2_NPS5555_X23Y0",
            "port1_in",
            "NOC2_NPS5555_X23Y0",
            "port0_out",
            "NOC2_NPS5555_X19Y0",
            "port2_in",
            "NOC2_NPS5555_X19Y0",
            "port0_out",
            "NOC2_NPS5555_X15Y0",
            "port2_in",
            "NOC2_NPS5555_X15Y0",
            "port0_out",
            "NOC2_NPS5555_X14Y2",
            "port2_in",
            "NOC2_NPS5555_X14Y2",
            "port0_out",
            "NOC2_NPS5555_X11Y2",
            "port2_in",
            "NOC2_NPS5555_X11Y2",
            "port3_out",
            "NOC2_NMU128_X9Y0",
            "resp_in"
          ],
          "RequiredBW": 125,
          "AchievedBW": 125,
          "RequiredLatency": 300,
          "AchievedLatency": 22
        },
        {
          "PhyInstanceStart": "DDRMC5E_X2Y0",
          "PhyInstanceEnd": "NOC2_NMU128_X9Y0",
          "VC": 6,
          "CommType": "READ",
          "Connections": [
            "DDRMC5E_X2Y0",
            "Port1_resp",
            "NOC2_XBR4X2_X2Y1",
            "portSideA1_in",
            "NOC2_XBR4X2_X2Y1",
            "portSideB3_out",
            "NOC2_NPS5555_X23Y0",
            "port1_in",
            "NOC2_NPS5555_X23Y0",
            "port0_out",
            "NOC2_NPS5555_X19Y0",
            "port2_in",
            "NOC2_NPS5555_X19Y0",
            "port0_out",
            "NOC2_NPS5555_X15Y0",
            "port2_in",
            "NOC2_NPS5555_X15Y0",
            "port0_out",
            "NOC2_NPS5555_X14Y2",
            "port2_in",
            "NOC2_NPS5555_X14Y2",
            "port0_out",
            "NOC2_NPS5555_X11Y2",
            "port2_in",
            "NOC2_NPS5555_X11Y2",
            "port3_out",
            "NOC2_NMU128_X9Y0",
            "resp_in"
          ],
          "RequiredBW": 500,
          "AchievedBW": 500,
          "RequiredLatency": 300,
          "AchievedLatency": 22
        },
        {
          "PhyInstanceStart": "NOC2_NMU128_X9Y0",
          "PhyInstanceEnd": "DDRMC5E_X2Y0",
          "VC": 0,
          "CommType": "READ_REQ",
          "Connections": [
            "NOC2_NMU128_X9Y0",
            "req_out",
            "NOC2_NPS5555_X11Y2",
            "port3_in",
            "NOC2_NPS5555_X11Y2",
            "port2_out",
            "NOC2_NPS5555_X14Y2",
            "port0_in",
            "NOC2_NPS5555_X14Y2",
            "port2_out",
            "NOC2_NPS5555_X15Y0",
            "port0_in",
            "NOC2_NPS5555_X15Y0",
            "port2_out",
            "NOC2_NPS5555_X19Y0",
            "port0_in",
            "NOC2_NPS5555_X19Y0",
            "port2_out",
            "NOC2_NPS5555_X23Y0",
            "port0_in",
            "NOC2_NPS5555_X23Y0",
            "port1_out",
            "NOC2_XBR4X2_X2Y1",
            "portSideB3_in",
            "NOC2_XBR4X2_X2Y1",
            "portSideA1_out",
            "DDRMC5E_X2Y0",
            "Port1_req"
          ],
          "RequiredBW": 125,
          "AchievedBW": 125,
          "RequiredLatency": 300,
          "AchievedLatency": 22
        }
      ]
    },
    {
      "Phase": 0,
      "From": "versal_gen1_platform_i/Master_NoC/inst/S05_AXI_nmu/bd_9fac_S05_AXI_nmu_0_top_INST/NOC2_NMU128_INST",
      "FromLocked": false,
      "To": "versal_gen1_platform_i/NoC_C3/inst/MC0_ddrc/inst/noc_ddr5_phy/inst/DDRMC5_COMP",
      "ToLocked": false,
      "Port": "PORT1",
      "ReadTC": "BE",
      "WriteTC": "BE",
      "ReadBW": 500,
      "WriteBW": 500,
      "ReadAchievedBW": 500,
      "WriteAchievedBW": 500,
      "ReadLatency": 300,
      "WriteLatency": 300,
      "ReadBestPossibleLatency": 300,
      "WriteBestPossibleLatency": 300,
      "PathLocked": true,
      "Nets": [
        {
          "PhyInstanceStart": "NOC2_NMU128_X9Y0",
          "PhyInstanceEnd": "DDRMC5E_X3Y0",
          "VC": 5,
          "CommType": "WRITE",
          "Connections": [
            "NOC2_NMU128_X9Y0",
            "req_out",
            "NOC2_NPS5555_X11Y2",
            "port3_in",
            "NOC2_NPS5555_X11Y2",
            "port2_out",
            "NOC2_NPS5555_X14Y2",
            "port0_in",
            "NOC2_NPS5555_X14Y2",
            "port2_out",
            "NOC2_NPS5555_X15Y0",
            "port0_in",
            "NOC2_NPS5555_X15Y0",
            "port2_out",
            "NOC2_NPS5555_X19Y0",
            "port0_in",
            "NOC2_NPS5555_X19Y0",
            "port2_out",
            "NOC2_NPS5555_X23Y0",
            "port0_in",
            "NOC2_NPS5555_X23Y0",
            "port2_out",
            "NOC2_NPS5555_X29Y0",
            "port2_in",
            "NOC2_NPS5555_X29Y0",
            "port1_out",
            "NOC2_XBR4X2_X3Y1",
            "portSideB2_in",
            "NOC2_XBR4X2_X3Y1",
            "portSideA1_out",
            "DDRMC5E_X3Y0",
            "Port1_req"
          ],
          "RequiredBW": 625,
          "AchievedBW": 625,
          "RequiredLatency": 300,
          "AchievedLatency": 24
        },
        {
          "PhyInstanceStart": "DDRMC5E_X3Y0",
          "PhyInstanceEnd": "NOC2_NMU128_X9Y0",
          "VC": 7,
          "CommType": "WRITE_RESP",
          "Connections": [
            "DDRMC5E_X3Y0",
            "Port1_resp",
            "NOC2_XBR4X2_X3Y1",
            "portSideA1_in",
            "NOC2_XBR4X2_X3Y1",
            "portSideB2_out",
            "NOC2_NPS5555_X29Y0",
            "port1_in",
            "NOC2_NPS5555_X29Y0",
            "port2_out",
            "NOC2_NPS5555_X23Y0",
            "port2_in",
            "NOC2_NPS5555_X23Y0",
            "port0_out",
            "NOC2_NPS5555_X19Y0",
            "port2_in",
            "NOC2_NPS5555_X19Y0",
            "port0_out",
            "NOC2_NPS5555_X15Y0",
            "port2_in",
            "NOC2_NPS5555_X15Y0",
            "port0_out",
            "NOC2_NPS5555_X14Y2",
            "port2_in",
            "NOC2_NPS5555_X14Y2",
            "port0_out",
            "NOC2_NPS5555_X11Y2",
            "port2_in",
            "NOC2_NPS5555_X11Y2",
            "port3_out",
            "NOC2_NMU128_X9Y0",
            "resp_in"
          ],
          "RequiredBW": 125,
          "AchievedBW": 125,
          "RequiredLatency": 300,
          "AchievedLatency": 24
        },
        {
          "PhyInstanceStart": "DDRMC5E_X3Y0",
          "PhyInstanceEnd": "NOC2_NMU128_X9Y0",
          "VC": 6,
          "CommType": "READ",
          "Connections": [
            "DDRMC5E_X3Y0",
            "Port1_resp",
            "NOC2_XBR4X2_X3Y1",
            "portSideA1_in",
            "NOC2_XBR4X2_X3Y1",
            "portSideB2_out",
            "NOC2_NPS5555_X29Y0",
            "port1_in",
            "NOC2_NPS5555_X29Y0",
            "port2_out",
            "NOC2_NPS5555_X23Y0",
            "port2_in",
            "NOC2_NPS5555_X23Y0",
            "port0_out",
            "NOC2_NPS5555_X19Y0",
            "port2_in",
            "NOC2_NPS5555_X19Y0",
            "port0_out",
            "NOC2_NPS5555_X15Y0",
            "port2_in",
            "NOC2_NPS5555_X15Y0",
            "port0_out",
            "NOC2_NPS5555_X14Y2",
            "port2_in",
            "NOC2_NPS5555_X14Y2",
            "port0_out",
            "NOC2_NPS5555_X11Y2",
            "port2_in",
            "NOC2_NPS5555_X11Y2",
            "port3_out",
            "NOC2_NMU128_X9Y0",
            "resp_in"
          ],
          "RequiredBW": 500,
          "AchievedBW": 500,
          "RequiredLatency": 300,
          "AchievedLatency": 24
        },
        {
          "PhyInstanceStart": "NOC2_NMU128_X9Y0",
          "PhyInstanceEnd": "DDRMC5E_X3Y0",
          "VC": 0,
          "CommType": "READ_REQ",
          "Connections": [
            "NOC2_NMU128_X9Y0",
            "req_out",
            "NOC2_NPS5555_X11Y2",
            "port3_in",
            "NOC2_NPS5555_X11Y2",
            "port2_out",
            "NOC2_NPS5555_X14Y2",
            "port0_in",
            "NOC2_NPS5555_X14Y2",
            "port2_out",
            "NOC2_NPS5555_X15Y0",
            "port0_in",
            "NOC2_NPS5555_X15Y0",
            "port2_out",
            "NOC2_NPS5555_X19Y0",
            "port0_in",
            "NOC2_NPS5555_X19Y0",
            "port2_out",
            "NOC2_NPS5555_X23Y0",
            "port0_in",
            "NOC2_NPS5555_X23Y0",
            "port2_out",
            "NOC2_NPS5555_X29Y0",
            "port2_in",
            "NOC2_NPS5555_X29Y0",
            "port1_out",
            "NOC2_XBR4X2_X3Y1",
            "portSideB2_in",
            "NOC2_XBR4X2_X3Y1",
            "portSideA1_out",
            "DDRMC5E_X3Y0",
            "Port1_req"
          ],
          "RequiredBW": 125,
          "AchievedBW": 125,
          "RequiredLatency": 300,
          "AchievedLatency": 24
        }
      ]
    },
    {
      "Phase": 0,
      "From": "versal_gen1_platform_i/Master_NoC/inst/S05_AXI_nmu/bd_9fac_S05_AXI_nmu_0_top_INST/NOC2_NMU128_INST",
      "FromLocked": false,
      "To": "versal_gen1_platform_i/NoC_C0_C1/inst/MC0_ddrc/inst/noc_ddr5_phy/inst/DDRMC5_COMP",
      "ToLocked": false,
      "Port": "PORT0",
      "ReadTC": "BE",
      "WriteTC": "BE",
      "ReadBW": 250,
      "WriteBW": 250,
      "ReadAchievedBW": 250,
      "WriteAchievedBW": 250,
      "ReadLatency": 300,
      "WriteLatency": 300,
      "ReadBestPossibleLatency": 300,
      "WriteBestPossibleLatency": 300,
      "PathLocked": true,
      "Nets": [
        {
          "PhyInstanceStart": "NOC2_NMU128_X9Y0",
          "PhyInstanceEnd": "DDRMC5E_X0Y0",
          "VC": 5,
          "CommType": "WRITE",
          "Connections": [
            "NOC2_NMU128_X9Y0",
            "req_out",
            "NOC2_NPS5555_X11Y2",
            "port3_in",
            "NOC2_NPS5555_X11Y2",
            "port0_out",
            "NOC2_NPS5555_X6Y1",
            "port2_in",
            "NOC2_NPS5555_X6Y1",
            "port1_out",
            "NOC2_XBR4X2_X0Y0",
            "portSideB3_in",
            "NOC2_XBR4X2_X0Y0",
            "portSideA0_out",
            "DDRMC5E_X0Y0",
            "Port0_req"
          ],
          "RequiredBW": 312,
          "AchievedBW": 312,
          "RequiredLatency": 300,
          "AchievedLatency": 16
        },
        {
          "PhyInstanceStart": "DDRMC5E_X0Y0",
          "PhyInstanceEnd": "NOC2_NMU128_X9Y0",
          "VC": 7,
          "CommType": "WRITE_RESP",
          "Connections": [
            "DDRMC5E_X0Y0",
            "Port0_resp",
            "NOC2_XBR4X2_X0Y0",
            "portSideA0_in",
            "NOC2_XBR4X2_X0Y0",
            "portSideB3_out",
            "NOC2_NPS5555_X6Y1",
            "port1_in",
            "NOC2_NPS5555_X6Y1",
            "port2_out",
            "NOC2_NPS5555_X11Y2",
            "port0_in",
            "NOC2_NPS5555_X11Y2",
            "port3_out",
            "NOC2_NMU128_X9Y0",
            "resp_in"
          ],
          "RequiredBW": 63,
          "AchievedBW": 63,
          "RequiredLatency": 300,
          "AchievedLatency": 16
        },
        {
          "PhyInstanceStart": "DDRMC5E_X0Y0",
          "PhyInstanceEnd": "NOC2_NMU128_X9Y0",
          "VC": 6,
          "CommType": "READ",
          "Connections": [
            "DDRMC5E_X0Y0",
            "Port0_resp",
            "NOC2_XBR4X2_X0Y0",
            "portSideA0_in",
            "NOC2_XBR4X2_X0Y0",
            "portSideB3_out",
            "NOC2_NPS5555_X6Y1",
            "port1_in",
            "NOC2_NPS5555_X6Y1",
            "port2_out",
            "NOC2_NPS5555_X11Y2",
            "port0_in",
            "NOC2_NPS5555_X11Y2",
            "port3_out",
            "NOC2_NMU128_X9Y0",
            "resp_in"
          ],
          "RequiredBW": 250,
          "AchievedBW": 250,
          "RequiredLatency": 300,
          "AchievedLatency": 16
        },
        {
          "PhyInstanceStart": "NOC2_NMU128_X9Y0",
          "PhyInstanceEnd": "DDRMC5E_X0Y0",
          "VC": 0,
          "CommType": "READ_REQ",
          "Connections": [
            "NOC2_NMU128_X9Y0",
            "req_out",
            "NOC2_NPS5555_X11Y2",
            "port3_in",
            "NOC2_NPS5555_X11Y2",
            "port0_out",
            "NOC2_NPS5555_X6Y1",
            "port2_in",
            "NOC2_NPS5555_X6Y1",
            "port1_out",
            "NOC2_XBR4X2_X0Y0",
            "portSideB3_in",
            "NOC2_XBR4X2_X0Y0",
            "portSideA0_out",
            "DDRMC5E_X0Y0",
            "Port0_req"
          ],
          "RequiredBW": 63,
          "AchievedBW": 63,
          "RequiredLatency": 300,
          "AchievedLatency": 16
        }
      ]
    },
    {
      "Phase": 0,
      "From": "versal_gen1_platform_i/Master_NoC/inst/S05_AXI_nmu/bd_9fac_S05_AXI_nmu_0_top_INST/NOC2_NMU128_INST",
      "FromLocked": false,
      "To": "versal_gen1_platform_i/NoC_C0_C1/inst/MC1_ddrc/inst/noc_ddr5_phy/inst/DDRMC5_COMP",
      "ToLocked": false,
      "Port": "PORT0",
      "ReadTC": "BE",
      "WriteTC": "BE",
      "ReadBW": 250,
      "WriteBW": 250,
      "ReadAchievedBW": 250,
      "WriteAchievedBW": 250,
      "ReadLatency": 300,
      "WriteLatency": 300,
      "ReadBestPossibleLatency": 300,
      "WriteBestPossibleLatency": 300,
      "PathLocked": true,
      "Nets": [
        {
          "PhyInstanceStart": "NOC2_NMU128_X9Y0",
          "PhyInstanceEnd": "DDRMC5E_X1Y0",
          "VC": 5,
          "CommType": "WRITE",
          "Connections": [
            "NOC2_NMU128_X9Y0",
            "req_out",
            "NOC2_NPS5555_X11Y2",
            "port3_in",
            "NOC2_NPS5555_X11Y2",
            "port1_out",
            "NOC2_XBR4X2_X1Y2",
            "portSideB2_in",
            "NOC2_XBR4X2_X1Y2",
            "portSideA0_out",
            "DDRMC5E_X1Y0",
            "Port0_req"
          ],
          "RequiredBW": 312,
          "AchievedBW": 312,
          "RequiredLatency": 300,
          "AchievedLatency": 14
        },
        {
          "PhyInstanceStart": "DDRMC5E_X1Y0",
          "PhyInstanceEnd": "NOC2_NMU128_X9Y0",
          "VC": 7,
          "CommType": "WRITE_RESP",
          "Connections": [
            "DDRMC5E_X1Y0",
            "Port0_resp",
            "NOC2_XBR4X2_X1Y2",
            "portSideA0_in",
            "NOC2_XBR4X2_X1Y2",
            "portSideB2_out",
            "NOC2_NPS5555_X11Y2",
            "port1_in",
            "NOC2_NPS5555_X11Y2",
            "port3_out",
            "NOC2_NMU128_X9Y0",
            "resp_in"
          ],
          "RequiredBW": 63,
          "AchievedBW": 63,
          "RequiredLatency": 300,
          "AchievedLatency": 14
        },
        {
          "PhyInstanceStart": "DDRMC5E_X1Y0",
          "PhyInstanceEnd": "NOC2_NMU128_X9Y0",
          "VC": 6,
          "CommType": "READ",
          "Connections": [
            "DDRMC5E_X1Y0",
            "Port0_resp",
            "NOC2_XBR4X2_X1Y2",
            "portSideA0_in",
            "NOC2_XBR4X2_X1Y2",
            "portSideB2_out",
            "NOC2_NPS5555_X11Y2",
            "port1_in",
            "NOC2_NPS5555_X11Y2",
            "port3_out",
            "NOC2_NMU128_X9Y0",
            "resp_in"
          ],
          "RequiredBW": 250,
          "AchievedBW": 250,
          "RequiredLatency": 300,
          "AchievedLatency": 14
        },
        {
          "PhyInstanceStart": "NOC2_NMU128_X9Y0",
          "PhyInstanceEnd": "DDRMC5E_X1Y0",
          "VC": 0,
          "CommType": "READ_REQ",
          "Connections": [
            "NOC2_NMU128_X9Y0",
            "req_out",
            "NOC2_NPS5555_X11Y2",
            "port3_in",
            "NOC2_NPS5555_X11Y2",
            "port1_out",
            "NOC2_XBR4X2_X1Y2",
            "portSideB2_in",
            "NOC2_XBR4X2_X1Y2",
            "portSideA0_out",
            "DDRMC5E_X1Y0",
            "Port0_req"
          ],
          "RequiredBW": 63,
          "AchievedBW": 63,
          "RequiredLatency": 300,
          "AchievedLatency": 14
        }
      ]
    },
    {
      "Phase": 0,
      "From": "versal_gen1_platform_i/Master_NoC/inst/S05_AXI_nmu/bd_9fac_S05_AXI_nmu_0_top_INST/NOC2_NMU128_INST",
      "FromLocked": false,
      "To": "versal_gen1_platform_i/NoC_C0_C1/inst/MC0_ddrc/inst/noc_ddr5_phy/inst/DDRMC5_COMP",
      "ToLocked": false,
      "Port": "PORT1",
      "ReadTC": "BE",
      "WriteTC": "BE",
      "ReadBW": 250,
      "WriteBW": 250,
      "ReadAchievedBW": 250,
      "WriteAchievedBW": 250,
      "ReadLatency": 300,
      "WriteLatency": 300,
      "ReadBestPossibleLatency": 300,
      "WriteBestPossibleLatency": 300,
      "PathLocked": true,
      "Nets": [
        {
          "PhyInstanceStart": "NOC2_NMU128_X9Y0",
          "PhyInstanceEnd": "DDRMC5E_X0Y0",
          "VC": 5,
          "CommType": "WRITE",
          "Connections": [
            "NOC2_NMU128_X9Y0",
            "req_out",
            "NOC2_NPS5555_X11Y2",
            "port3_in",
            "NOC2_NPS5555_X11Y2",
            "port0_out",
            "NOC2_NPS5555_X6Y1",
            "port2_in",
            "NOC2_NPS5555_X6Y1",
            "port1_out",
            "NOC2_XBR4X2_X0Y0",
            "portSideB3_in",
            "NOC2_XBR4X2_X0Y0",
            "portSideA1_out",
            "DDRMC5E_X0Y0",
            "Port1_req"
          ],
          "RequiredBW": 312,
          "AchievedBW": 312,
          "RequiredLatency": 300,
          "AchievedLatency": 16
        },
        {
          "PhyInstanceStart": "DDRMC5E_X0Y0",
          "PhyInstanceEnd": "NOC2_NMU128_X9Y0",
          "VC": 7,
          "CommType": "WRITE_RESP",
          "Connections": [
            "DDRMC5E_X0Y0",
            "Port1_resp",
            "NOC2_XBR4X2_X0Y0",
            "portSideA1_in",
            "NOC2_XBR4X2_X0Y0",
            "portSideB3_out",
            "NOC2_NPS5555_X6Y1",
            "port1_in",
            "NOC2_NPS5555_X6Y1",
            "port2_out",
            "NOC2_NPS5555_X11Y2",
            "port0_in",
            "NOC2_NPS5555_X11Y2",
            "port3_out",
            "NOC2_NMU128_X9Y0",
            "resp_in"
          ],
          "RequiredBW": 63,
          "AchievedBW": 63,
          "RequiredLatency": 300,
          "AchievedLatency": 16
        },
        {
          "PhyInstanceStart": "DDRMC5E_X0Y0",
          "PhyInstanceEnd": "NOC2_NMU128_X9Y0",
          "VC": 6,
          "CommType": "READ",
          "Connections": [
            "DDRMC5E_X0Y0",
            "Port1_resp",
            "NOC2_XBR4X2_X0Y0",
            "portSideA1_in",
            "NOC2_XBR4X2_X0Y0",
            "portSideB3_out",
            "NOC2_NPS5555_X6Y1",
            "port1_in",
            "NOC2_NPS5555_X6Y1",
            "port2_out",
            "NOC2_NPS5555_X11Y2",
            "port0_in",
            "NOC2_NPS5555_X11Y2",
            "port3_out",
            "NOC2_NMU128_X9Y0",
            "resp_in"
          ],
          "RequiredBW": 250,
          "AchievedBW": 250,
          "RequiredLatency": 300,
          "AchievedLatency": 16
        },
        {
          "PhyInstanceStart": "NOC2_NMU128_X9Y0",
          "PhyInstanceEnd": "DDRMC5E_X0Y0",
          "VC": 0,
          "CommType": "READ_REQ",
          "Connections": [
            "NOC2_NMU128_X9Y0",
            "req_out",
            "NOC2_NPS5555_X11Y2",
            "port3_in",
            "NOC2_NPS5555_X11Y2",
            "port0_out",
            "NOC2_NPS5555_X6Y1",
            "port2_in",
            "NOC2_NPS5555_X6Y1",
            "port1_out",
            "NOC2_XBR4X2_X0Y0",
            "portSideB3_in",
            "NOC2_XBR4X2_X0Y0",
            "portSideA1_out",
            "DDRMC5E_X0Y0",
            "Port1_req"
          ],
          "RequiredBW": 63,
          "AchievedBW": 63,
          "RequiredLatency": 300,
          "AchievedLatency": 16
        }
      ]
    },
    {
      "Phase": 0,
      "From": "versal_gen1_platform_i/Master_NoC/inst/S05_AXI_nmu/bd_9fac_S05_AXI_nmu_0_top_INST/NOC2_NMU128_INST",
      "FromLocked": false,
      "To": "versal_gen1_platform_i/NoC_C0_C1/inst/MC1_ddrc/inst/noc_ddr5_phy/inst/DDRMC5_COMP",
      "ToLocked": false,
      "Port": "PORT1",
      "ReadTC": "BE",
      "WriteTC": "BE",
      "ReadBW": 250,
      "WriteBW": 250,
      "ReadAchievedBW": 250,
      "WriteAchievedBW": 250,
      "ReadLatency": 300,
      "WriteLatency": 300,
      "ReadBestPossibleLatency": 300,
      "WriteBestPossibleLatency": 300,
      "PathLocked": true,
      "Nets": [
        {
          "PhyInstanceStart": "NOC2_NMU128_X9Y0",
          "PhyInstanceEnd": "DDRMC5E_X1Y0",
          "VC": 5,
          "CommType": "WRITE",
          "Connections": [
            "NOC2_NMU128_X9Y0",
            "req_out",
            "NOC2_NPS5555_X11Y2",
            "port3_in",
            "NOC2_NPS5555_X11Y2",
            "port1_out",
            "NOC2_XBR4X2_X1Y2",
            "portSideB2_in",
            "NOC2_XBR4X2_X1Y2",
            "portSideA1_out",
            "DDRMC5E_X1Y0",
            "Port1_req"
          ],
          "RequiredBW": 312,
          "AchievedBW": 312,
          "RequiredLatency": 300,
          "AchievedLatency": 14
        },
        {
          "PhyInstanceStart": "DDRMC5E_X1Y0",
          "PhyInstanceEnd": "NOC2_NMU128_X9Y0",
          "VC": 7,
          "CommType": "WRITE_RESP",
          "Connections": [
            "DDRMC5E_X1Y0",
            "Port1_resp",
            "NOC2_XBR4X2_X1Y2",
            "portSideA1_in",
            "NOC2_XBR4X2_X1Y2",
            "portSideB2_out",
            "NOC2_NPS5555_X11Y2",
            "port1_in",
            "NOC2_NPS5555_X11Y2",
            "port3_out",
            "NOC2_NMU128_X9Y0",
            "resp_in"
          ],
          "RequiredBW": 63,
          "AchievedBW": 63,
          "RequiredLatency": 300,
          "AchievedLatency": 14
        },
        {
          "PhyInstanceStart": "DDRMC5E_X1Y0",
          "PhyInstanceEnd": "NOC2_NMU128_X9Y0",
          "VC": 6,
          "CommType": "READ",
          "Connections": [
            "DDRMC5E_X1Y0",
            "Port1_resp",
            "NOC2_XBR4X2_X1Y2",
            "portSideA1_in",
            "NOC2_XBR4X2_X1Y2",
            "portSideB2_out",
            "NOC2_NPS5555_X11Y2",
            "port1_in",
            "NOC2_NPS5555_X11Y2",
            "port3_out",
            "NOC2_NMU128_X9Y0",
            "resp_in"
          ],
          "RequiredBW": 250,
          "AchievedBW": 250,
          "RequiredLatency": 300,
          "AchievedLatency": 14
        },
        {
          "PhyInstanceStart": "NOC2_NMU128_X9Y0",
          "PhyInstanceEnd": "DDRMC5E_X1Y0",
          "VC": 0,
          "CommType": "READ_REQ",
          "Connections": [
            "NOC2_NMU128_X9Y0",
            "req_out",
            "NOC2_NPS5555_X11Y2",
            "port3_in",
            "NOC2_NPS5555_X11Y2",
            "port1_out",
            "NOC2_XBR4X2_X1Y2",
            "portSideB2_in",
            "NOC2_XBR4X2_X1Y2",
            "portSideA1_out",
            "DDRMC5E_X1Y0",
            "Port1_req"
          ],
          "RequiredBW": 63,
          "AchievedBW": 63,
          "RequiredLatency": 300,
          "AchievedLatency": 14
        }
      ]
    },
    {
      "Phase": 0,
      "From": "versal_gen1_platform_i/Master_NoC/inst/S06_AXI_rpu/bd_9fac_S06_AXI_rpu_0_top_INST/NOC2_NMU128_INST",
      "FromLocked": false,
      "To": "versal_gen1_platform_i/NoC_C0_C1/inst/MC0_ddrc/inst/noc_ddr5_phy/inst/DDRMC5_COMP",
      "ToLocked": false,
      "Port": "PORT0",
      "ReadTC": "BE",
      "WriteTC": "BE",
      "ReadBW": 250,
      "WriteBW": 250,
      "ReadAchievedBW": 250,
      "WriteAchievedBW": 250,
      "ReadLatency": 300,
      "WriteLatency": 300,
      "ReadBestPossibleLatency": 300,
      "WriteBestPossibleLatency": 300,
      "PathLocked": true,
      "Nets": [
        {
          "PhyInstanceStart": "NOC2_NMU128_X3Y0",
          "PhyInstanceEnd": "DDRMC5E_X0Y0",
          "VC": 5,
          "CommType": "WRITE",
          "Connections": [
            "NOC2_NMU128_X3Y0",
            "req_out",
            "NOC2_NPS5555_X2Y2",
            "port3_in",
            "NOC2_NPS5555_X2Y2",
            "port2_out",
            "NOC2_NPS5555_X6Y1",
            "port0_in",
            "NOC2_NPS5555_X6Y1",
            "port1_out",
            "NOC2_XBR4X2_X0Y0",
            "portSideB3_in",
            "NOC2_XBR4X2_X0Y0",
            "portSideA0_out",
            "DDRMC5E_X0Y0",
            "Port0_req"
          ],
          "RequiredBW": 312,
          "AchievedBW": 312,
          "RequiredLatency": 300,
          "AchievedLatency": 16
        },
        {
          "PhyInstanceStart": "DDRMC5E_X0Y0",
          "PhyInstanceEnd": "NOC2_NMU128_X3Y0",
          "VC": 7,
          "CommType": "WRITE_RESP",
          "Connections": [
            "DDRMC5E_X0Y0",
            "Port0_resp",
            "NOC2_XBR4X2_X0Y0",
            "portSideA0_in",
            "NOC2_XBR4X2_X0Y0",
            "portSideB3_out",
            "NOC2_NPS5555_X6Y1",
            "port1_in",
            "NOC2_NPS5555_X6Y1",
            "port0_out",
            "NOC2_NPS5555_X2Y2",
            "port2_in",
            "NOC2_NPS5555_X2Y2",
            "port3_out",
            "NOC2_NMU128_X3Y0",
            "resp_in"
          ],
          "RequiredBW": 63,
          "AchievedBW": 63,
          "RequiredLatency": 300,
          "AchievedLatency": 16
        },
        {
          "PhyInstanceStart": "DDRMC5E_X0Y0",
          "PhyInstanceEnd": "NOC2_NMU128_X3Y0",
          "VC": 6,
          "CommType": "READ",
          "Connections": [
            "DDRMC5E_X0Y0",
            "Port0_resp",
            "NOC2_XBR4X2_X0Y0",
            "portSideA0_in",
            "NOC2_XBR4X2_X0Y0",
            "portSideB3_out",
            "NOC2_NPS5555_X6Y1",
            "port1_in",
            "NOC2_NPS5555_X6Y1",
            "port0_out",
            "NOC2_NPS5555_X2Y2",
            "port2_in",
            "NOC2_NPS5555_X2Y2",
            "port3_out",
            "NOC2_NMU128_X3Y0",
            "resp_in"
          ],
          "RequiredBW": 250,
          "AchievedBW": 250,
          "RequiredLatency": 300,
          "AchievedLatency": 16
        },
        {
          "PhyInstanceStart": "NOC2_NMU128_X3Y0",
          "PhyInstanceEnd": "DDRMC5E_X0Y0",
          "VC": 0,
          "CommType": "READ_REQ",
          "Connections": [
            "NOC2_NMU128_X3Y0",
            "req_out",
            "NOC2_NPS5555_X2Y2",
            "port3_in",
            "NOC2_NPS5555_X2Y2",
            "port2_out",
            "NOC2_NPS5555_X6Y1",
            "port0_in",
            "NOC2_NPS5555_X6Y1",
            "port1_out",
            "NOC2_XBR4X2_X0Y0",
            "portSideB3_in",
            "NOC2_XBR4X2_X0Y0",
            "portSideA0_out",
            "DDRMC5E_X0Y0",
            "Port0_req"
          ],
          "RequiredBW": 63,
          "AchievedBW": 63,
          "RequiredLatency": 300,
          "AchievedLatency": 16
        }
      ]
    },
    {
      "Phase": 0,
      "From": "versal_gen1_platform_i/Master_NoC/inst/S06_AXI_rpu/bd_9fac_S06_AXI_rpu_0_top_INST/NOC2_NMU128_INST",
      "FromLocked": false,
      "To": "versal_gen1_platform_i/NoC_C0_C1/inst/MC1_ddrc/inst/noc_ddr5_phy/inst/DDRMC5_COMP",
      "ToLocked": false,
      "Port": "PORT0",
      "ReadTC": "BE",
      "WriteTC": "BE",
      "ReadBW": 250,
      "WriteBW": 250,
      "ReadAchievedBW": 250,
      "WriteAchievedBW": 250,
      "ReadLatency": 300,
      "WriteLatency": 300,
      "ReadBestPossibleLatency": 300,
      "WriteBestPossibleLatency": 300,
      "PathLocked": true,
      "Nets": [
        {
          "PhyInstanceStart": "NOC2_NMU128_X3Y0",
          "PhyInstanceEnd": "DDRMC5E_X1Y0",
          "VC": 5,
          "CommType": "WRITE",
          "Connections": [
            "NOC2_NMU128_X3Y0",
            "req_out",
            "NOC2_NPS5555_X2Y2",
            "port3_in",
            "NOC2_NPS5555_X2Y2",
            "port2_out",
            "NOC2_NPS5555_X6Y1",
            "port0_in",
            "NOC2_NPS5555_X6Y1",
            "port2_out",
            "NOC2_NPS5555_X11Y2",
            "port0_in",
            "NOC2_NPS5555_X11Y2",
            "port1_out",
            "NOC2_XBR4X2_X1Y2",
            "portSideB2_in",
            "NOC2_XBR4X2_X1Y2",
            "portSideA0_out",
            "DDRMC5E_X1Y0",
            "Port0_req"
          ],
          "RequiredBW": 312,
          "AchievedBW": 312,
          "RequiredLatency": 300,
          "AchievedLatency": 18
        },
        {
          "PhyInstanceStart": "DDRMC5E_X1Y0",
          "PhyInstanceEnd": "NOC2_NMU128_X3Y0",
          "VC": 7,
          "CommType": "WRITE_RESP",
          "Connections": [
            "DDRMC5E_X1Y0",
            "Port0_resp",
            "NOC2_XBR4X2_X1Y2",
            "portSideA0_in",
            "NOC2_XBR4X2_X1Y2",
            "portSideB2_out",
            "NOC2_NPS5555_X11Y2",
            "port1_in",
            "NOC2_NPS5555_X11Y2",
            "port0_out",
            "NOC2_NPS5555_X6Y1",
            "port2_in",
            "NOC2_NPS5555_X6Y1",
            "port0_out",
            "NOC2_NPS5555_X2Y2",
            "port2_in",
            "NOC2_NPS5555_X2Y2",
            "port3_out",
            "NOC2_NMU128_X3Y0",
            "resp_in"
          ],
          "RequiredBW": 63,
          "AchievedBW": 63,
          "RequiredLatency": 300,
          "AchievedLatency": 18
        },
        {
          "PhyInstanceStart": "DDRMC5E_X1Y0",
          "PhyInstanceEnd": "NOC2_NMU128_X3Y0",
          "VC": 6,
          "CommType": "READ",
          "Connections": [
            "DDRMC5E_X1Y0",
            "Port0_resp",
            "NOC2_XBR4X2_X1Y2",
            "portSideA0_in",
            "NOC2_XBR4X2_X1Y2",
            "portSideB2_out",
            "NOC2_NPS5555_X11Y2",
            "port1_in",
            "NOC2_NPS5555_X11Y2",
            "port0_out",
            "NOC2_NPS5555_X6Y1",
            "port2_in",
            "NOC2_NPS5555_X6Y1",
            "port0_out",
            "NOC2_NPS5555_X2Y2",
            "port2_in",
            "NOC2_NPS5555_X2Y2",
            "port3_out",
            "NOC2_NMU128_X3Y0",
            "resp_in"
          ],
          "RequiredBW": 250,
          "AchievedBW": 250,
          "RequiredLatency": 300,
          "AchievedLatency": 18
        },
        {
          "PhyInstanceStart": "NOC2_NMU128_X3Y0",
          "PhyInstanceEnd": "DDRMC5E_X1Y0",
          "VC": 0,
          "CommType": "READ_REQ",
          "Connections": [
            "NOC2_NMU128_X3Y0",
            "req_out",
            "NOC2_NPS5555_X2Y2",
            "port3_in",
            "NOC2_NPS5555_X2Y2",
            "port2_out",
            "NOC2_NPS5555_X6Y1",
            "port0_in",
            "NOC2_NPS5555_X6Y1",
            "port2_out",
            "NOC2_NPS5555_X11Y2",
            "port0_in",
            "NOC2_NPS5555_X11Y2",
            "port1_out",
            "NOC2_XBR4X2_X1Y2",
            "portSideB2_in",
            "NOC2_XBR4X2_X1Y2",
            "portSideA0_out",
            "DDRMC5E_X1Y0",
            "Port0_req"
          ],
          "RequiredBW": 63,
          "AchievedBW": 63,
          "RequiredLatency": 300,
          "AchievedLatency": 18
        }
      ]
    },
    {
      "Phase": 0,
      "From": "versal_gen1_platform_i/Master_NoC/inst/S06_AXI_rpu/bd_9fac_S06_AXI_rpu_0_top_INST/NOC2_NMU128_INST",
      "FromLocked": false,
      "To": "versal_gen1_platform_i/NoC_C0_C1/inst/MC0_ddrc/inst/noc_ddr5_phy/inst/DDRMC5_COMP",
      "ToLocked": false,
      "Port": "PORT1",
      "ReadTC": "BE",
      "WriteTC": "BE",
      "ReadBW": 250,
      "WriteBW": 250,
      "ReadAchievedBW": 250,
      "WriteAchievedBW": 250,
      "ReadLatency": 300,
      "WriteLatency": 300,
      "ReadBestPossibleLatency": 300,
      "WriteBestPossibleLatency": 300,
      "PathLocked": true,
      "Nets": [
        {
          "PhyInstanceStart": "NOC2_NMU128_X3Y0",
          "PhyInstanceEnd": "DDRMC5E_X0Y0",
          "VC": 5,
          "CommType": "WRITE",
          "Connections": [
            "NOC2_NMU128_X3Y0",
            "req_out",
            "NOC2_NPS5555_X2Y2",
            "port3_in",
            "NOC2_NPS5555_X2Y2",
            "port2_out",
            "NOC2_NPS5555_X6Y1",
            "port0_in",
            "NOC2_NPS5555_X6Y1",
            "port1_out",
            "NOC2_XBR4X2_X0Y0",
            "portSideB3_in",
            "NOC2_XBR4X2_X0Y0",
            "portSideA1_out",
            "DDRMC5E_X0Y0",
            "Port1_req"
          ],
          "RequiredBW": 312,
          "AchievedBW": 312,
          "RequiredLatency": 300,
          "AchievedLatency": 16
        },
        {
          "PhyInstanceStart": "DDRMC5E_X0Y0",
          "PhyInstanceEnd": "NOC2_NMU128_X3Y0",
          "VC": 7,
          "CommType": "WRITE_RESP",
          "Connections": [
            "DDRMC5E_X0Y0",
            "Port1_resp",
            "NOC2_XBR4X2_X0Y0",
            "portSideA1_in",
            "NOC2_XBR4X2_X0Y0",
            "portSideB3_out",
            "NOC2_NPS5555_X6Y1",
            "port1_in",
            "NOC2_NPS5555_X6Y1",
            "port0_out",
            "NOC2_NPS5555_X2Y2",
            "port2_in",
            "NOC2_NPS5555_X2Y2",
            "port3_out",
            "NOC2_NMU128_X3Y0",
            "resp_in"
          ],
          "RequiredBW": 63,
          "AchievedBW": 63,
          "RequiredLatency": 300,
          "AchievedLatency": 16
        },
        {
          "PhyInstanceStart": "DDRMC5E_X0Y0",
          "PhyInstanceEnd": "NOC2_NMU128_X3Y0",
          "VC": 6,
          "CommType": "READ",
          "Connections": [
            "DDRMC5E_X0Y0",
            "Port1_resp",
            "NOC2_XBR4X2_X0Y0",
            "portSideA1_in",
            "NOC2_XBR4X2_X0Y0",
            "portSideB3_out",
            "NOC2_NPS5555_X6Y1",
            "port1_in",
            "NOC2_NPS5555_X6Y1",
            "port0_out",
            "NOC2_NPS5555_X2Y2",
            "port2_in",
            "NOC2_NPS5555_X2Y2",
            "port3_out",
            "NOC2_NMU128_X3Y0",
            "resp_in"
          ],
          "RequiredBW": 250,
          "AchievedBW": 250,
          "RequiredLatency": 300,
          "AchievedLatency": 16
        },
        {
          "PhyInstanceStart": "NOC2_NMU128_X3Y0",
          "PhyInstanceEnd": "DDRMC5E_X0Y0",
          "VC": 0,
          "CommType": "READ_REQ",
          "Connections": [
            "NOC2_NMU128_X3Y0",
            "req_out",
            "NOC2_NPS5555_X2Y2",
            "port3_in",
            "NOC2_NPS5555_X2Y2",
            "port2_out",
            "NOC2_NPS5555_X6Y1",
            "port0_in",
            "NOC2_NPS5555_X6Y1",
            "port1_out",
            "NOC2_XBR4X2_X0Y0",
            "portSideB3_in",
            "NOC2_XBR4X2_X0Y0",
            "portSideA1_out",
            "DDRMC5E_X0Y0",
            "Port1_req"
          ],
          "RequiredBW": 63,
          "AchievedBW": 63,
          "RequiredLatency": 300,
          "AchievedLatency": 16
        }
      ]
    },
    {
      "Phase": 0,
      "From": "versal_gen1_platform_i/Master_NoC/inst/S06_AXI_rpu/bd_9fac_S06_AXI_rpu_0_top_INST/NOC2_NMU128_INST",
      "FromLocked": false,
      "To": "versal_gen1_platform_i/NoC_C0_C1/inst/MC1_ddrc/inst/noc_ddr5_phy/inst/DDRMC5_COMP",
      "ToLocked": false,
      "Port": "PORT1",
      "ReadTC": "BE",
      "WriteTC": "BE",
      "ReadBW": 250,
      "WriteBW": 250,
      "ReadAchievedBW": 250,
      "WriteAchievedBW": 250,
      "ReadLatency": 300,
      "WriteLatency": 300,
      "ReadBestPossibleLatency": 300,
      "WriteBestPossibleLatency": 300,
      "PathLocked": true,
      "Nets": [
        {
          "PhyInstanceStart": "NOC2_NMU128_X3Y0",
          "PhyInstanceEnd": "DDRMC5E_X1Y0",
          "VC": 5,
          "CommType": "WRITE",
          "Connections": [
            "NOC2_NMU128_X3Y0",
            "req_out",
            "NOC2_NPS5555_X2Y2",
            "port3_in",
            "NOC2_NPS5555_X2Y2",
            "port2_out",
            "NOC2_NPS5555_X6Y1",
            "port0_in",
            "NOC2_NPS5555_X6Y1",
            "port2_out",
            "NOC2_NPS5555_X11Y2",
            "port0_in",
            "NOC2_NPS5555_X11Y2",
            "port1_out",
            "NOC2_XBR4X2_X1Y2",
            "portSideB2_in",
            "NOC2_XBR4X2_X1Y2",
            "portSideA1_out",
            "DDRMC5E_X1Y0",
            "Port1_req"
          ],
          "RequiredBW": 312,
          "AchievedBW": 312,
          "RequiredLatency": 300,
          "AchievedLatency": 18
        },
        {
          "PhyInstanceStart": "DDRMC5E_X1Y0",
          "PhyInstanceEnd": "NOC2_NMU128_X3Y0",
          "VC": 7,
          "CommType": "WRITE_RESP",
          "Connections": [
            "DDRMC5E_X1Y0",
            "Port1_resp",
            "NOC2_XBR4X2_X1Y2",
            "portSideA1_in",
            "NOC2_XBR4X2_X1Y2",
            "portSideB2_out",
            "NOC2_NPS5555_X11Y2",
            "port1_in",
            "NOC2_NPS5555_X11Y2",
            "port0_out",
            "NOC2_NPS5555_X6Y1",
            "port2_in",
            "NOC2_NPS5555_X6Y1",
            "port0_out",
            "NOC2_NPS5555_X2Y2",
            "port2_in",
            "NOC2_NPS5555_X2Y2",
            "port3_out",
            "NOC2_NMU128_X3Y0",
            "resp_in"
          ],
          "RequiredBW": 63,
          "AchievedBW": 63,
          "RequiredLatency": 300,
          "AchievedLatency": 18
        },
        {
          "PhyInstanceStart": "DDRMC5E_X1Y0",
          "PhyInstanceEnd": "NOC2_NMU128_X3Y0",
          "VC": 6,
          "CommType": "READ",
          "Connections": [
            "DDRMC5E_X1Y0",
            "Port1_resp",
            "NOC2_XBR4X2_X1Y2",
            "portSideA1_in",
            "NOC2_XBR4X2_X1Y2",
            "portSideB2_out",
            "NOC2_NPS5555_X11Y2",
            "port1_in",
            "NOC2_NPS5555_X11Y2",
            "port0_out",
            "NOC2_NPS5555_X6Y1",
            "port2_in",
            "NOC2_NPS5555_X6Y1",
            "port0_out",
            "NOC2_NPS5555_X2Y2",
            "port2_in",
            "NOC2_NPS5555_X2Y2",
            "port3_out",
            "NOC2_NMU128_X3Y0",
            "resp_in"
          ],
          "RequiredBW": 250,
          "AchievedBW": 250,
          "RequiredLatency": 300,
          "AchievedLatency": 18
        },
        {
          "PhyInstanceStart": "NOC2_NMU128_X3Y0",
          "PhyInstanceEnd": "DDRMC5E_X1Y0",
          "VC": 0,
          "CommType": "READ_REQ",
          "Connections": [
            "NOC2_NMU128_X3Y0",
            "req_out",
            "NOC2_NPS5555_X2Y2",
            "port3_in",
            "NOC2_NPS5555_X2Y2",
            "port2_out",
            "NOC2_NPS5555_X6Y1",
            "port0_in",
            "NOC2_NPS5555_X6Y1",
            "port2_out",
            "NOC2_NPS5555_X11Y2",
            "port0_in",
            "NOC2_NPS5555_X11Y2",
            "port1_out",
            "NOC2_XBR4X2_X1Y2",
            "portSideB2_in",
            "NOC2_XBR4X2_X1Y2",
            "portSideA1_out",
            "DDRMC5E_X1Y0",
            "Port1_req"
          ],
          "RequiredBW": 63,
          "AchievedBW": 63,
          "RequiredLatency": 300,
          "AchievedLatency": 18
        }
      ]
    },
    {
      "Phase": 0,
      "From": "versal_gen1_platform_i/Master_NoC/inst/S07_AXI_nmu/bd_9fac_S07_AXI_nmu_0_top_INST/NOC2_NMU128_INST",
      "FromLocked": false,
      "To": "versal_gen1_platform_i/ConfigNoc/inst/M00_AXI_nsu/bd_e015_M00_AXI_nsu_0_top_INST/NOC_NSU128_INST",
      "ToLocked": false,
      "Port": "PORT0",
      "ReadTC": "BE",
      "WriteTC": "BE",
      "ReadBW": 500,
      "WriteBW": 500,
      "ReadAchievedBW": 500,
      "WriteAchievedBW": 500,
      "ReadLatency": 300,
      "WriteLatency": 300,
      "ReadBestPossibleLatency": 300,
      "WriteBestPossibleLatency": 300,
      "PathLocked": true,
      "Nets": [
        {
          "PhyInstanceStart": "NOC2_NMU128_X2Y0",
          "PhyInstanceEnd": "NOC_NSU128_X4Y0",
          "VC": 5,
          "CommType": "WRITE",
          "Connections": [
            "NOC2_NMU128_X2Y0",
            "req_out",
            "NOC2_NPS5555_X1Y2",
            "port1_in",
            "NOC2_NPS5555_X1Y2",
            "port2_out",
            "NOC2_NPS5555_X5Y1",
            "port0_in",
            "NOC2_NPS5555_X5Y1",
            "port2_out",
            "NOC2_NPS5555_X13Y2",
            "port0_in",
            "NOC2_NPS5555_X13Y2",
            "port2_out",
            "NOC2_NPS5555_X12Y2",
            "port0_in",
            "NOC2_NPS5555_X12Y2",
            "port2_out",
            "NOC2_NPS5555_X16Y0",
            "port0_in",
            "NOC2_NPS5555_X16Y0",
            "port1_out",
            "NOC2_NPS5555_X18Y0",
            "port3_in",
            "NOC2_NPS5555_X18Y0",
            "port1_out",
            "NOC2_NPS5555_X19Y3",
            "port0_in",
            "NOC2_NPS5555_X19Y3",
            "port2_out",
            "NOC2_NPS5555_X19Y5",
            "port0_in",
            "NOC2_NPS5555_X19Y5",
            "port2_out",
            "NOC2_NPS5555_X19Y7",
            "port0_in",
            "NOC2_NPS5555_X19Y7",
            "port2_out",
            "NOC2_NPS5555_X19Y9",
            "port0_in",
            "NOC2_NPS5555_X19Y9",
            "port2_out",
            "NOC2_NPS5555_X19Y11",
            "port0_in",
            "NOC2_NPS5555_X19Y11",
            "port2_out",
            "NOC2_NPS5555_X19Y13",
            "port0_in",
            "NOC2_NPS5555_X19Y13",
            "port2_out",
            "NOC2_NPS5555_X19Y15",
            "port0_in",
            "NOC2_NPS5555_X19Y15",
            "port2_out",
            "NOC2_NPS5555_X19Y17",
            "port0_in",
            "NOC2_NPS5555_X19Y17",
            "port2_out",
            "NOC_NPS5555_X3Y1",
            "port1_in",
            "NOC_NPS5555_X3Y1",
            "port0_out",
            "NOC_NPS5555_X2Y1",
            "port2_in",
            "NOC_NPS5555_X2Y1",
            "port1_out",
            "NOC_NSU128_X4Y0",
            "req"
          ],
          "RequiredBW": 625,
          "AchievedBW": 625,
          "RequiredLatency": 300,
          "AchievedLatency": 42
        },
        {
          "PhyInstanceStart": "NOC_NSU128_X4Y0",
          "PhyInstanceEnd": "NOC2_NMU128_X2Y0",
          "VC": 7,
          "CommType": "WRITE_RESP",
          "Connections": [
            "NOC_NSU128_X4Y0",
            "resp",
            "NOC_NPS5555_X2Y1",
            "port1_in",
            "NOC_NPS5555_X2Y1",
            "port2_out",
            "NOC_NPS5555_X3Y1",
            "port0_in",
            "NOC_NPS5555_X3Y1",
            "port1_out",
            "NOC2_NPS5555_X19Y17",
            "port2_in",
            "NOC2_NPS5555_X19Y17",
            "port0_out",
            "NOC2_NPS5555_X19Y15",
            "port2_in",
            "NOC2_NPS5555_X19Y15",
            "port0_out",
            "NOC2_NPS5555_X19Y13",
            "port2_in",
            "NOC2_NPS5555_X19Y13",
            "port0_out",
            "NOC2_NPS5555_X19Y11",
            "port2_in",
            "NOC2_NPS5555_X19Y11",
            "port0_out",
            "NOC2_NPS5555_X19Y9",
            "port2_in",
            "NOC2_NPS5555_X19Y9",
            "port0_out",
            "NOC2_NPS5555_X19Y7",
            "port2_in",
            "NOC2_NPS5555_X19Y7",
            "port0_out",
            "NOC2_NPS5555_X19Y5",
            "port2_in",
            "NOC2_NPS5555_X19Y5",
            "port0_out",
            "NOC2_NPS5555_X19Y3",
            "port2_in",
            "NOC2_NPS5555_X19Y3",
            "port0_out",
            "NOC2_NPS5555_X18Y0",
            "port1_in",
            "NOC2_NPS5555_X18Y0",
            "port0_out",
            "NOC2_NPS5555_X10Y2",
            "port2_in",
            "NOC2_NPS5555_X10Y2",
            "port3_out",
            "NOC2_NPS5555_X12Y2",
            "port1_in",
            "NOC2_NPS5555_X12Y2",
            "port0_out",
            "NOC2_NPS5555_X13Y2",
            "port2_in",
            "NOC2_NPS5555_X13Y2",
            "port0_out",
            "NOC2_NPS5555_X5Y1",
            "port2_in",
            "NOC2_NPS5555_X5Y1",
            "port0_out",
            "NOC2_NPS5555_X1Y2",
            "port2_in",
            "NOC2_NPS5555_X1Y2",
            "port1_out",
            "NOC2_NMU128_X2Y0",
            "resp_in"
          ],
          "RequiredBW": 125,
          "AchievedBW": 125,
          "RequiredLatency": 300,
          "AchievedLatency": 42
        },
        {
          "PhyInstanceStart": "NOC_NSU128_X4Y0",
          "PhyInstanceEnd": "NOC2_NMU128_X2Y0",
          "VC": 2,
          "CommType": "READ",
          "Connections": [
            "NOC_NSU128_X4Y0",
            "resp",
            "NOC_NPS5555_X2Y1",
            "port1_in",
            "NOC_NPS5555_X2Y1",
            "port2_out",
            "NOC_NPS5555_X3Y1",
            "port0_in",
            "NOC_NPS5555_X3Y1",
            "port1_out",
            "NOC2_NPS5555_X19Y17",
            "port2_in",
            "NOC2_NPS5555_X19Y17",
            "port0_out",
            "NOC2_NPS5555_X19Y15",
            "port2_in",
            "NOC2_NPS5555_X19Y15",
            "port0_out",
            "NOC2_NPS5555_X19Y13",
            "port2_in",
            "NOC2_NPS5555_X19Y13",
            "port0_out",
            "NOC2_NPS5555_X19Y11",
            "port2_in",
            "NOC2_NPS5555_X19Y11",
            "port0_out",
            "NOC2_NPS5555_X19Y9",
            "port2_in",
            "NOC2_NPS5555_X19Y9",
            "port0_out",
            "NOC2_NPS5555_X19Y7",
            "port2_in",
            "NOC2_NPS5555_X19Y7",
            "port0_out",
            "NOC2_NPS5555_X19Y5",
            "port2_in",
            "NOC2_NPS5555_X19Y5",
            "port0_out",
            "NOC2_NPS5555_X19Y3",
            "port2_in",
            "NOC2_NPS5555_X19Y3",
            "port0_out",
            "NOC2_NPS5555_X18Y0",
            "port1_in",
            "NOC2_NPS5555_X18Y0",
            "port0_out",
            "NOC2_NPS5555_X10Y2",
            "port2_in",
            "NOC2_NPS5555_X10Y2",
            "port3_out",
            "NOC2_NPS5555_X12Y2",
            "port1_in",
            "NOC2_NPS5555_X12Y2",
            "port0_out",
            "NOC2_NPS5555_X13Y2",
            "port2_in",
            "NOC2_NPS5555_X13Y2",
            "port0_out",
            "NOC2_NPS5555_X5Y1",
            "port2_in",
            "NOC2_NPS5555_X5Y1",
            "port0_out",
            "NOC2_NPS5555_X1Y2",
            "port2_in",
            "NOC2_NPS5555_X1Y2",
            "port1_out",
            "NOC2_NMU128_X2Y0",
            "resp_in"
          ],
          "RequiredBW": 500,
          "AchievedBW": 500,
          "RequiredLatency": 300,
          "AchievedLatency": 42
        },
        {
          "PhyInstanceStart": "NOC2_NMU128_X2Y0",
          "PhyInstanceEnd": "NOC_NSU128_X4Y0",
          "VC": 4,
          "CommType": "READ_REQ",
          "Connections": [
            "NOC2_NMU128_X2Y0",
            "req_out",
            "NOC2_NPS5555_X1Y2",
            "port1_in",
            "NOC2_NPS5555_X1Y2",
            "port2_out",
            "NOC2_NPS5555_X5Y1",
            "port0_in",
            "NOC2_NPS5555_X5Y1",
            "port2_out",
            "NOC2_NPS5555_X13Y2",
            "port0_in",
            "NOC2_NPS5555_X13Y2",
            "port2_out",
            "NOC2_NPS5555_X12Y2",
            "port0_in",
            "NOC2_NPS5555_X12Y2",
            "port2_out",
            "NOC2_NPS5555_X16Y0",
            "port0_in",
            "NOC2_NPS5555_X16Y0",
            "port1_out",
            "NOC2_NPS5555_X18Y0",
            "port3_in",
            "NOC2_NPS5555_X18Y0",
            "port1_out",
            "NOC2_NPS5555_X19Y3",
            "port0_in",
            "NOC2_NPS5555_X19Y3",
            "port2_out",
            "NOC2_NPS5555_X19Y5",
            "port0_in",
            "NOC2_NPS5555_X19Y5",
            "port2_out",
            "NOC2_NPS5555_X19Y7",
            "port0_in",
            "NOC2_NPS5555_X19Y7",
            "port2_out",
            "NOC2_NPS5555_X19Y9",
            "port0_in",
            "NOC2_NPS5555_X19Y9",
            "port2_out",
            "NOC2_NPS5555_X19Y11",
            "port0_in",
            "NOC2_NPS5555_X19Y11",
            "port2_out",
            "NOC2_NPS5555_X19Y13",
            "port0_in",
            "NOC2_NPS5555_X19Y13",
            "port2_out",
            "NOC2_NPS5555_X19Y15",
            "port0_in",
            "NOC2_NPS5555_X19Y15",
            "port2_out",
            "NOC2_NPS5555_X19Y17",
            "port0_in",
            "NOC2_NPS5555_X19Y17",
            "port2_out",
            "NOC_NPS5555_X3Y1",
            "port1_in",
            "NOC_NPS5555_X3Y1",
            "port0_out",
            "NOC_NPS5555_X2Y1",
            "port2_in",
            "NOC_NPS5555_X2Y1",
            "port1_out",
            "NOC_NSU128_X4Y0",
            "req"
          ],
          "RequiredBW": 125,
          "AchievedBW": 125,
          "RequiredLatency": 300,
          "AchievedLatency": 42
        }
      ]
    },
    {
      "Phase": 0,
      "From": "versal_gen1_platform_i/Master_NoC/inst/S07_AXI_nmu/bd_9fac_S07_AXI_nmu_0_top_INST/NOC2_NMU128_INST",
      "FromLocked": false,
      "To": "versal_gen1_platform_i/NoC_C2/inst/MC0_ddrc/inst/noc_ddr5_phy/inst/DDRMC5_COMP",
      "ToLocked": false,
      "Port": "PORT1",
      "ReadTC": "BE",
      "WriteTC": "BE",
      "ReadBW": 500,
      "WriteBW": 500,
      "ReadAchievedBW": 500,
      "WriteAchievedBW": 500,
      "ReadLatency": 300,
      "WriteLatency": 300,
      "ReadBestPossibleLatency": 300,
      "WriteBestPossibleLatency": 300,
      "PathLocked": true,
      "Nets": [
        {
          "PhyInstanceStart": "NOC2_NMU128_X2Y0",
          "PhyInstanceEnd": "DDRMC5E_X2Y0",
          "VC": 5,
          "CommType": "WRITE",
          "Connections": [
            "NOC2_NMU128_X2Y0",
            "req_out",
            "NOC2_NPS5555_X1Y2",
            "port1_in",
            "NOC2_NPS5555_X1Y2",
            "port2_out",
            "NOC2_NPS5555_X5Y1",
            "port0_in",
            "NOC2_NPS5555_X5Y1",
            "port2_out",
            "NOC2_NPS5555_X13Y2",
            "port0_in",
            "NOC2_NPS5555_X13Y2",
            "port2_out",
            "NOC2_NPS5555_X12Y2",
            "port0_in",
            "NOC2_NPS5555_X12Y2",
            "port2_out",
            "NOC2_NPS5555_X16Y0",
            "port0_in",
            "NOC2_NPS5555_X16Y0",
            "port2_out",
            "NOC2_NPS5555_X20Y0",
            "port0_in",
            "NOC2_NPS5555_X20Y0",
            "port2_out",
            "NOC2_NPS5555_X24Y0",
            "port0_in",
            "NOC2_NPS5555_X24Y0",
            "port1_out",
            "NOC2_XBR4X2_X2Y1",
            "portSideB2_in",
            "NOC2_XBR4X2_X2Y1",
            "portSideA1_out",
            "DDRMC5E_X2Y0",
            "Port1_req"
          ],
          "RequiredBW": 625,
          "AchievedBW": 625,
          "RequiredLatency": 300,
          "AchievedLatency": 26
        },
        {
          "PhyInstanceStart": "DDRMC5E_X2Y0",
          "PhyInstanceEnd": "NOC2_NMU128_X2Y0",
          "VC": 7,
          "CommType": "WRITE_RESP",
          "Connections": [
            "DDRMC5E_X2Y0",
            "Port1_resp",
            "NOC2_XBR4X2_X2Y1",
            "portSideA1_in",
            "NOC2_XBR4X2_X2Y1",
            "portSideB2_out",
            "NOC2_NPS5555_X24Y0",
            "port1_in",
            "NOC2_NPS5555_X24Y0",
            "port0_out",
            "NOC2_NPS5555_X20Y0",
            "port2_in",
            "NOC2_NPS5555_X20Y0",
            "port0_out",
            "NOC2_NPS5555_X16Y0",
            "port2_in",
            "NOC2_NPS5555_X16Y0",
            "port0_out",
            "NOC2_NPS5555_X12Y2",
            "port2_in",
            "NOC2_NPS5555_X12Y2",
            "port0_out",
            "NOC2_NPS5555_X13Y2",
            "port2_in",
            "NOC2_NPS5555_X13Y2",
            "port0_out",
            "NOC2_NPS5555_X5Y1",
            "port2_in",
            "NOC2_NPS5555_X5Y1",
            "port0_out",
            "NOC2_NPS5555_X1Y2",
            "port2_in",
            "NOC2_NPS5555_X1Y2",
            "port1_out",
            "NOC2_NMU128_X2Y0",
            "resp_in"
          ],
          "RequiredBW": 125,
          "AchievedBW": 125,
          "RequiredLatency": 300,
          "AchievedLatency": 26
        },
        {
          "PhyInstanceStart": "DDRMC5E_X2Y0",
          "PhyInstanceEnd": "NOC2_NMU128_X2Y0",
          "VC": 2,
          "CommType": "READ",
          "Connections": [
            "DDRMC5E_X2Y0",
            "Port1_resp",
            "NOC2_XBR4X2_X2Y1",
            "portSideA1_in",
            "NOC2_XBR4X2_X2Y1",
            "portSideB2_out",
            "NOC2_NPS5555_X24Y0",
            "port1_in",
            "NOC2_NPS5555_X24Y0",
            "port0_out",
            "NOC2_NPS5555_X20Y0",
            "port2_in",
            "NOC2_NPS5555_X20Y0",
            "port0_out",
            "NOC2_NPS5555_X16Y0",
            "port2_in",
            "NOC2_NPS5555_X16Y0",
            "port0_out",
            "NOC2_NPS5555_X12Y2",
            "port2_in",
            "NOC2_NPS5555_X12Y2",
            "port0_out",
            "NOC2_NPS5555_X13Y2",
            "port2_in",
            "NOC2_NPS5555_X13Y2",
            "port0_out",
            "NOC2_NPS5555_X5Y1",
            "port2_in",
            "NOC2_NPS5555_X5Y1",
            "port0_out",
            "NOC2_NPS5555_X1Y2",
            "port2_in",
            "NOC2_NPS5555_X1Y2",
            "port1_out",
            "NOC2_NMU128_X2Y0",
            "resp_in"
          ],
          "RequiredBW": 500,
          "AchievedBW": 500,
          "RequiredLatency": 300,
          "AchievedLatency": 26
        },
        {
          "PhyInstanceStart": "NOC2_NMU128_X2Y0",
          "PhyInstanceEnd": "DDRMC5E_X2Y0",
          "VC": 4,
          "CommType": "READ_REQ",
          "Connections": [
            "NOC2_NMU128_X2Y0",
            "req_out",
            "NOC2_NPS5555_X1Y2",
            "port1_in",
            "NOC2_NPS5555_X1Y2",
            "port2_out",
            "NOC2_NPS5555_X5Y1",
            "port0_in",
            "NOC2_NPS5555_X5Y1",
            "port2_out",
            "NOC2_NPS5555_X13Y2",
            "port0_in",
            "NOC2_NPS5555_X13Y2",
            "port2_out",
            "NOC2_NPS5555_X12Y2",
            "port0_in",
            "NOC2_NPS5555_X12Y2",
            "port2_out",
            "NOC2_NPS5555_X16Y0",
            "port0_in",
            "NOC2_NPS5555_X16Y0",
            "port2_out",
            "NOC2_NPS5555_X20Y0",
            "port0_in",
            "NOC2_NPS5555_X20Y0",
            "port2_out",
            "NOC2_NPS5555_X24Y0",
            "port0_in",
            "NOC2_NPS5555_X24Y0",
            "port1_out",
            "NOC2_XBR4X2_X2Y1",
            "portSideB2_in",
            "NOC2_XBR4X2_X2Y1",
            "portSideA1_out",
            "DDRMC5E_X2Y0",
            "Port1_req"
          ],
          "RequiredBW": 125,
          "AchievedBW": 125,
          "RequiredLatency": 300,
          "AchievedLatency": 26
        }
      ]
    },
    {
      "Phase": 0,
      "From": "versal_gen1_platform_i/Master_NoC/inst/S07_AXI_nmu/bd_9fac_S07_AXI_nmu_0_top_INST/NOC2_NMU128_INST",
      "FromLocked": false,
      "To": "versal_gen1_platform_i/NoC_C3/inst/MC0_ddrc/inst/noc_ddr5_phy/inst/DDRMC5_COMP",
      "ToLocked": false,
      "Port": "PORT1",
      "ReadTC": "BE",
      "WriteTC": "BE",
      "ReadBW": 500,
      "WriteBW": 500,
      "ReadAchievedBW": 500,
      "WriteAchievedBW": 500,
      "ReadLatency": 300,
      "WriteLatency": 300,
      "ReadBestPossibleLatency": 300,
      "WriteBestPossibleLatency": 300,
      "PathLocked": true,
      "Nets": [
        {
          "PhyInstanceStart": "NOC2_NMU128_X2Y0",
          "PhyInstanceEnd": "DDRMC5E_X3Y0",
          "VC": 5,
          "CommType": "WRITE",
          "Connections": [
            "NOC2_NMU128_X2Y0",
            "req_out",
            "NOC2_NPS5555_X1Y2",
            "port1_in",
            "NOC2_NPS5555_X1Y2",
            "port2_out",
            "NOC2_NPS5555_X5Y1",
            "port0_in",
            "NOC2_NPS5555_X5Y1",
            "port2_out",
            "NOC2_NPS5555_X13Y2",
            "port0_in",
            "NOC2_NPS5555_X13Y2",
            "port2_out",
            "NOC2_NPS5555_X12Y2",
            "port0_in",
            "NOC2_NPS5555_X12Y2",
            "port2_out",
            "NOC2_NPS5555_X16Y0",
            "port0_in",
            "NOC2_NPS5555_X16Y0",
            "port2_out",
            "NOC2_NPS5555_X20Y0",
            "port0_in",
            "NOC2_NPS5555_X20Y0",
            "port2_out",
            "NOC2_NPS5555_X24Y0",
            "port0_in",
            "NOC2_NPS5555_X24Y0",
            "port2_out",
            "NOC2_NPS5555_X30Y0",
            "port2_in",
            "NOC2_NPS5555_X30Y0",
            "port1_out",
            "NOC2_XBR4X2_X3Y1",
            "portSideB3_in",
            "NOC2_XBR4X2_X3Y1",
            "portSideA1_out",
            "DDRMC5E_X3Y0",
            "Port1_req"
          ],
          "RequiredBW": 625,
          "AchievedBW": 625,
          "RequiredLatency": 300,
          "AchievedLatency": 28
        },
        {
          "PhyInstanceStart": "DDRMC5E_X3Y0",
          "PhyInstanceEnd": "NOC2_NMU128_X2Y0",
          "VC": 7,
          "CommType": "WRITE_RESP",
          "Connections": [
            "DDRMC5E_X3Y0",
            "Port1_resp",
            "NOC2_XBR4X2_X3Y1",
            "portSideA1_in",
            "NOC2_XBR4X2_X3Y1",
            "portSideB3_out",
            "NOC2_NPS5555_X30Y0",
            "port1_in",
            "NOC2_NPS5555_X30Y0",
            "port2_out",
            "NOC2_NPS5555_X24Y0",
            "port2_in",
            "NOC2_NPS5555_X24Y0",
            "port0_out",
            "NOC2_NPS5555_X20Y0",
            "port2_in",
            "NOC2_NPS5555_X20Y0",
            "port0_out",
            "NOC2_NPS5555_X16Y0",
            "port2_in",
            "NOC2_NPS5555_X16Y0",
            "port0_out",
            "NOC2_NPS5555_X12Y2",
            "port2_in",
            "NOC2_NPS5555_X12Y2",
            "port0_out",
            "NOC2_NPS5555_X13Y2",
            "port2_in",
            "NOC2_NPS5555_X13Y2",
            "port0_out",
            "NOC2_NPS5555_X5Y1",
            "port2_in",
            "NOC2_NPS5555_X5Y1",
            "port0_out",
            "NOC2_NPS5555_X1Y2",
            "port2_in",
            "NOC2_NPS5555_X1Y2",
            "port1_out",
            "NOC2_NMU128_X2Y0",
            "resp_in"
          ],
          "RequiredBW": 125,
          "AchievedBW": 125,
          "RequiredLatency": 300,
          "AchievedLatency": 28
        },
        {
          "PhyInstanceStart": "DDRMC5E_X3Y0",
          "PhyInstanceEnd": "NOC2_NMU128_X2Y0",
          "VC": 2,
          "CommType": "READ",
          "Connections": [
            "DDRMC5E_X3Y0",
            "Port1_resp",
            "NOC2_XBR4X2_X3Y1",
            "portSideA1_in",
            "NOC2_XBR4X2_X3Y1",
            "portSideB3_out",
            "NOC2_NPS5555_X30Y0",
            "port1_in",
            "NOC2_NPS5555_X30Y0",
            "port2_out",
            "NOC2_NPS5555_X24Y0",
            "port2_in",
            "NOC2_NPS5555_X24Y0",
            "port0_out",
            "NOC2_NPS5555_X20Y0",
            "port2_in",
            "NOC2_NPS5555_X20Y0",
            "port0_out",
            "NOC2_NPS5555_X16Y0",
            "port2_in",
            "NOC2_NPS5555_X16Y0",
            "port0_out",
            "NOC2_NPS5555_X12Y2",
            "port2_in",
            "NOC2_NPS5555_X12Y2",
            "port0_out",
            "NOC2_NPS5555_X13Y2",
            "port2_in",
            "NOC2_NPS5555_X13Y2",
            "port0_out",
            "NOC2_NPS5555_X5Y1",
            "port2_in",
            "NOC2_NPS5555_X5Y1",
            "port0_out",
            "NOC2_NPS5555_X1Y2",
            "port2_in",
            "NOC2_NPS5555_X1Y2",
            "port1_out",
            "NOC2_NMU128_X2Y0",
            "resp_in"
          ],
          "RequiredBW": 500,
          "AchievedBW": 500,
          "RequiredLatency": 300,
          "AchievedLatency": 28
        },
        {
          "PhyInstanceStart": "NOC2_NMU128_X2Y0",
          "PhyInstanceEnd": "DDRMC5E_X3Y0",
          "VC": 4,
          "CommType": "READ_REQ",
          "Connections": [
            "NOC2_NMU128_X2Y0",
            "req_out",
            "NOC2_NPS5555_X1Y2",
            "port1_in",
            "NOC2_NPS5555_X1Y2",
            "port2_out",
            "NOC2_NPS5555_X5Y1",
            "port0_in",
            "NOC2_NPS5555_X5Y1",
            "port2_out",
            "NOC2_NPS5555_X13Y2",
            "port0_in",
            "NOC2_NPS5555_X13Y2",
            "port2_out",
            "NOC2_NPS5555_X12Y2",
            "port0_in",
            "NOC2_NPS5555_X12Y2",
            "port2_out",
            "NOC2_NPS5555_X16Y0",
            "port0_in",
            "NOC2_NPS5555_X16Y0",
            "port2_out",
            "NOC2_NPS5555_X20Y0",
            "port0_in",
            "NOC2_NPS5555_X20Y0",
            "port2_out",
            "NOC2_NPS5555_X24Y0",
            "port0_in",
            "NOC2_NPS5555_X24Y0",
            "port2_out",
            "NOC2_NPS5555_X30Y0",
            "port2_in",
            "NOC2_NPS5555_X30Y0",
            "port1_out",
            "NOC2_XBR4X2_X3Y1",
            "portSideB3_in",
            "NOC2_XBR4X2_X3Y1",
            "portSideA1_out",
            "DDRMC5E_X3Y0",
            "Port1_req"
          ],
          "RequiredBW": 125,
          "AchievedBW": 125,
          "RequiredLatency": 300,
          "AchievedLatency": 28
        }
      ]
    },
    {
      "Phase": 0,
      "From": "versal_gen1_platform_i/Master_NoC/inst/S07_AXI_nmu/bd_9fac_S07_AXI_nmu_0_top_INST/NOC2_NMU128_INST",
      "FromLocked": false,
      "To": "versal_gen1_platform_i/NoC_C0_C1/inst/MC0_ddrc/inst/noc_ddr5_phy/inst/DDRMC5_COMP",
      "ToLocked": false,
      "Port": "PORT0",
      "ReadTC": "BE",
      "WriteTC": "BE",
      "ReadBW": 250,
      "WriteBW": 250,
      "ReadAchievedBW": 250,
      "WriteAchievedBW": 250,
      "ReadLatency": 300,
      "WriteLatency": 300,
      "ReadBestPossibleLatency": 300,
      "WriteBestPossibleLatency": 300,
      "PathLocked": true,
      "Nets": [
        {
          "PhyInstanceStart": "NOC2_NMU128_X2Y0",
          "PhyInstanceEnd": "DDRMC5E_X0Y0",
          "VC": 5,
          "CommType": "WRITE",
          "Connections": [
            "NOC2_NMU128_X2Y0",
            "req_out",
            "NOC2_NPS5555_X1Y2",
            "port1_in",
            "NOC2_NPS5555_X1Y2",
            "port2_out",
            "NOC2_NPS5555_X5Y1",
            "port0_in",
            "NOC2_NPS5555_X5Y1",
            "port1_out",
            "NOC2_XBR4X2_X0Y0",
            "portSideB2_in",
            "NOC2_XBR4X2_X0Y0",
            "portSideA0_out",
            "DDRMC5E_X0Y0",
            "Port0_req"
          ],
          "RequiredBW": 312,
          "AchievedBW": 312,
          "RequiredLatency": 300,
          "AchievedLatency": 16
        },
        {
          "PhyInstanceStart": "DDRMC5E_X0Y0",
          "PhyInstanceEnd": "NOC2_NMU128_X2Y0",
          "VC": 7,
          "CommType": "WRITE_RESP",
          "Connections": [
            "DDRMC5E_X0Y0",
            "Port0_resp",
            "NOC2_XBR4X2_X0Y0",
            "portSideA0_in",
            "NOC2_XBR4X2_X0Y0",
            "portSideB2_out",
            "NOC2_NPS5555_X5Y1",
            "port1_in",
            "NOC2_NPS5555_X5Y1",
            "port0_out",
            "NOC2_NPS5555_X1Y2",
            "port2_in",
            "NOC2_NPS5555_X1Y2",
            "port1_out",
            "NOC2_NMU128_X2Y0",
            "resp_in"
          ],
          "RequiredBW": 63,
          "AchievedBW": 63,
          "RequiredLatency": 300,
          "AchievedLatency": 16
        },
        {
          "PhyInstanceStart": "DDRMC5E_X0Y0",
          "PhyInstanceEnd": "NOC2_NMU128_X2Y0",
          "VC": 2,
          "CommType": "READ",
          "Connections": [
            "DDRMC5E_X0Y0",
            "Port0_resp",
            "NOC2_XBR4X2_X0Y0",
            "portSideA0_in",
            "NOC2_XBR4X2_X0Y0",
            "portSideB2_out",
            "NOC2_NPS5555_X5Y1",
            "port1_in",
            "NOC2_NPS5555_X5Y1",
            "port0_out",
            "NOC2_NPS5555_X1Y2",
            "port2_in",
            "NOC2_NPS5555_X1Y2",
            "port1_out",
            "NOC2_NMU128_X2Y0",
            "resp_in"
          ],
          "RequiredBW": 250,
          "AchievedBW": 250,
          "RequiredLatency": 300,
          "AchievedLatency": 16
        },
        {
          "PhyInstanceStart": "NOC2_NMU128_X2Y0",
          "PhyInstanceEnd": "DDRMC5E_X0Y0",
          "VC": 4,
          "CommType": "READ_REQ",
          "Connections": [
            "NOC2_NMU128_X2Y0",
            "req_out",
            "NOC2_NPS5555_X1Y2",
            "port1_in",
            "NOC2_NPS5555_X1Y2",
            "port2_out",
            "NOC2_NPS5555_X5Y1",
            "port0_in",
            "NOC2_NPS5555_X5Y1",
            "port1_out",
            "NOC2_XBR4X2_X0Y0",
            "portSideB2_in",
            "NOC2_XBR4X2_X0Y0",
            "portSideA0_out",
            "DDRMC5E_X0Y0",
            "Port0_req"
          ],
          "RequiredBW": 63,
          "AchievedBW": 63,
          "RequiredLatency": 300,
          "AchievedLatency": 16
        }
      ]
    },
    {
      "Phase": 0,
      "From": "versal_gen1_platform_i/Master_NoC/inst/S07_AXI_nmu/bd_9fac_S07_AXI_nmu_0_top_INST/NOC2_NMU128_INST",
      "FromLocked": false,
      "To": "versal_gen1_platform_i/NoC_C0_C1/inst/MC1_ddrc/inst/noc_ddr5_phy/inst/DDRMC5_COMP",
      "ToLocked": false,
      "Port": "PORT0",
      "ReadTC": "BE",
      "WriteTC": "BE",
      "ReadBW": 250,
      "WriteBW": 250,
      "ReadAchievedBW": 250,
      "WriteAchievedBW": 250,
      "ReadLatency": 300,
      "WriteLatency": 300,
      "ReadBestPossibleLatency": 300,
      "WriteBestPossibleLatency": 300,
      "PathLocked": true,
      "Nets": [
        {
          "PhyInstanceStart": "NOC2_NMU128_X2Y0",
          "PhyInstanceEnd": "DDRMC5E_X1Y0",
          "VC": 5,
          "CommType": "WRITE",
          "Connections": [
            "NOC2_NMU128_X2Y0",
            "req_out",
            "NOC2_NPS5555_X1Y2",
            "port1_in",
            "NOC2_NPS5555_X1Y2",
            "port2_out",
            "NOC2_NPS5555_X5Y1",
            "port0_in",
            "NOC2_NPS5555_X5Y1",
            "port2_out",
            "NOC2_NPS5555_X13Y2",
            "port0_in",
            "NOC2_NPS5555_X13Y2",
            "port1_out",
            "NOC2_XBR4X2_X1Y2",
            "portSideB3_in",
            "NOC2_XBR4X2_X1Y2",
            "portSideA0_out",
            "DDRMC5E_X1Y0",
            "Port0_req"
          ],
          "RequiredBW": 312,
          "AchievedBW": 312,
          "RequiredLatency": 300,
          "AchievedLatency": 18
        },
        {
          "PhyInstanceStart": "DDRMC5E_X1Y0",
          "PhyInstanceEnd": "NOC2_NMU128_X2Y0",
          "VC": 7,
          "CommType": "WRITE_RESP",
          "Connections": [
            "DDRMC5E_X1Y0",
            "Port0_resp",
            "NOC2_XBR4X2_X1Y2",
            "portSideA0_in",
            "NOC2_XBR4X2_X1Y2",
            "portSideB3_out",
            "NOC2_NPS5555_X13Y2",
            "port1_in",
            "NOC2_NPS5555_X13Y2",
            "port0_out",
            "NOC2_NPS5555_X5Y1",
            "port2_in",
            "NOC2_NPS5555_X5Y1",
            "port0_out",
            "NOC2_NPS5555_X1Y2",
            "port2_in",
            "NOC2_NPS5555_X1Y2",
            "port1_out",
            "NOC2_NMU128_X2Y0",
            "resp_in"
          ],
          "RequiredBW": 63,
          "AchievedBW": 63,
          "RequiredLatency": 300,
          "AchievedLatency": 18
        },
        {
          "PhyInstanceStart": "DDRMC5E_X1Y0",
          "PhyInstanceEnd": "NOC2_NMU128_X2Y0",
          "VC": 2,
          "CommType": "READ",
          "Connections": [
            "DDRMC5E_X1Y0",
            "Port0_resp",
            "NOC2_XBR4X2_X1Y2",
            "portSideA0_in",
            "NOC2_XBR4X2_X1Y2",
            "portSideB3_out",
            "NOC2_NPS5555_X13Y2",
            "port1_in",
            "NOC2_NPS5555_X13Y2",
            "port0_out",
            "NOC2_NPS5555_X5Y1",
            "port2_in",
            "NOC2_NPS5555_X5Y1",
            "port0_out",
            "NOC2_NPS5555_X1Y2",
            "port2_in",
            "NOC2_NPS5555_X1Y2",
            "port1_out",
            "NOC2_NMU128_X2Y0",
            "resp_in"
          ],
          "RequiredBW": 250,
          "AchievedBW": 250,
          "RequiredLatency": 300,
          "AchievedLatency": 18
        },
        {
          "PhyInstanceStart": "NOC2_NMU128_X2Y0",
          "PhyInstanceEnd": "DDRMC5E_X1Y0",
          "VC": 4,
          "CommType": "READ_REQ",
          "Connections": [
            "NOC2_NMU128_X2Y0",
            "req_out",
            "NOC2_NPS5555_X1Y2",
            "port1_in",
            "NOC2_NPS5555_X1Y2",
            "port2_out",
            "NOC2_NPS5555_X5Y1",
            "port0_in",
            "NOC2_NPS5555_X5Y1",
            "port2_out",
            "NOC2_NPS5555_X13Y2",
            "port0_in",
            "NOC2_NPS5555_X13Y2",
            "port1_out",
            "NOC2_XBR4X2_X1Y2",
            "portSideB3_in",
            "NOC2_XBR4X2_X1Y2",
            "portSideA0_out",
            "DDRMC5E_X1Y0",
            "Port0_req"
          ],
          "RequiredBW": 63,
          "AchievedBW": 63,
          "RequiredLatency": 300,
          "AchievedLatency": 18
        }
      ]
    },
    {
      "Phase": 0,
      "From": "versal_gen1_platform_i/Master_NoC/inst/S07_AXI_nmu/bd_9fac_S07_AXI_nmu_0_top_INST/NOC2_NMU128_INST",
      "FromLocked": false,
      "To": "versal_gen1_platform_i/NoC_C0_C1/inst/MC0_ddrc/inst/noc_ddr5_phy/inst/DDRMC5_COMP",
      "ToLocked": false,
      "Port": "PORT1",
      "ReadTC": "BE",
      "WriteTC": "BE",
      "ReadBW": 250,
      "WriteBW": 250,
      "ReadAchievedBW": 250,
      "WriteAchievedBW": 250,
      "ReadLatency": 300,
      "WriteLatency": 300,
      "ReadBestPossibleLatency": 300,
      "WriteBestPossibleLatency": 300,
      "PathLocked": true,
      "Nets": [
        {
          "PhyInstanceStart": "NOC2_NMU128_X2Y0",
          "PhyInstanceEnd": "DDRMC5E_X0Y0",
          "VC": 5,
          "CommType": "WRITE",
          "Connections": [
            "NOC2_NMU128_X2Y0",
            "req_out",
            "NOC2_NPS5555_X1Y2",
            "port1_in",
            "NOC2_NPS5555_X1Y2",
            "port2_out",
            "NOC2_NPS5555_X5Y1",
            "port0_in",
            "NOC2_NPS5555_X5Y1",
            "port1_out",
            "NOC2_XBR4X2_X0Y0",
            "portSideB2_in",
            "NOC2_XBR4X2_X0Y0",
            "portSideA1_out",
            "DDRMC5E_X0Y0",
            "Port1_req"
          ],
          "RequiredBW": 312,
          "AchievedBW": 312,
          "RequiredLatency": 300,
          "AchievedLatency": 16
        },
        {
          "PhyInstanceStart": "DDRMC5E_X0Y0",
          "PhyInstanceEnd": "NOC2_NMU128_X2Y0",
          "VC": 7,
          "CommType": "WRITE_RESP",
          "Connections": [
            "DDRMC5E_X0Y0",
            "Port1_resp",
            "NOC2_XBR4X2_X0Y0",
            "portSideA1_in",
            "NOC2_XBR4X2_X0Y0",
            "portSideB2_out",
            "NOC2_NPS5555_X5Y1",
            "port1_in",
            "NOC2_NPS5555_X5Y1",
            "port0_out",
            "NOC2_NPS5555_X1Y2",
            "port2_in",
            "NOC2_NPS5555_X1Y2",
            "port1_out",
            "NOC2_NMU128_X2Y0",
            "resp_in"
          ],
          "RequiredBW": 63,
          "AchievedBW": 63,
          "RequiredLatency": 300,
          "AchievedLatency": 16
        },
        {
          "PhyInstanceStart": "DDRMC5E_X0Y0",
          "PhyInstanceEnd": "NOC2_NMU128_X2Y0",
          "VC": 2,
          "CommType": "READ",
          "Connections": [
            "DDRMC5E_X0Y0",
            "Port1_resp",
            "NOC2_XBR4X2_X0Y0",
            "portSideA1_in",
            "NOC2_XBR4X2_X0Y0",
            "portSideB2_out",
            "NOC2_NPS5555_X5Y1",
            "port1_in",
            "NOC2_NPS5555_X5Y1",
            "port0_out",
            "NOC2_NPS5555_X1Y2",
            "port2_in",
            "NOC2_NPS5555_X1Y2",
            "port1_out",
            "NOC2_NMU128_X2Y0",
            "resp_in"
          ],
          "RequiredBW": 250,
          "AchievedBW": 250,
          "RequiredLatency": 300,
          "AchievedLatency": 16
        },
        {
          "PhyInstanceStart": "NOC2_NMU128_X2Y0",
          "PhyInstanceEnd": "DDRMC5E_X0Y0",
          "VC": 4,
          "CommType": "READ_REQ",
          "Connections": [
            "NOC2_NMU128_X2Y0",
            "req_out",
            "NOC2_NPS5555_X1Y2",
            "port1_in",
            "NOC2_NPS5555_X1Y2",
            "port2_out",
            "NOC2_NPS5555_X5Y1",
            "port0_in",
            "NOC2_NPS5555_X5Y1",
            "port1_out",
            "NOC2_XBR4X2_X0Y0",
            "portSideB2_in",
            "NOC2_XBR4X2_X0Y0",
            "portSideA1_out",
            "DDRMC5E_X0Y0",
            "Port1_req"
          ],
          "RequiredBW": 63,
          "AchievedBW": 63,
          "RequiredLatency": 300,
          "AchievedLatency": 16
        }
      ]
    },
    {
      "Phase": 0,
      "From": "versal_gen1_platform_i/Master_NoC/inst/S07_AXI_nmu/bd_9fac_S07_AXI_nmu_0_top_INST/NOC2_NMU128_INST",
      "FromLocked": false,
      "To": "versal_gen1_platform_i/NoC_C0_C1/inst/MC1_ddrc/inst/noc_ddr5_phy/inst/DDRMC5_COMP",
      "ToLocked": false,
      "Port": "PORT1",
      "ReadTC": "BE",
      "WriteTC": "BE",
      "ReadBW": 250,
      "WriteBW": 250,
      "ReadAchievedBW": 250,
      "WriteAchievedBW": 250,
      "ReadLatency": 300,
      "WriteLatency": 300,
      "ReadBestPossibleLatency": 300,
      "WriteBestPossibleLatency": 300,
      "PathLocked": true,
      "Nets": [
        {
          "PhyInstanceStart": "NOC2_NMU128_X2Y0",
          "PhyInstanceEnd": "DDRMC5E_X1Y0",
          "VC": 5,
          "CommType": "WRITE",
          "Connections": [
            "NOC2_NMU128_X2Y0",
            "req_out",
            "NOC2_NPS5555_X1Y2",
            "port1_in",
            "NOC2_NPS5555_X1Y2",
            "port2_out",
            "NOC2_NPS5555_X5Y1",
            "port0_in",
            "NOC2_NPS5555_X5Y1",
            "port2_out",
            "NOC2_NPS5555_X13Y2",
            "port0_in",
            "NOC2_NPS5555_X13Y2",
            "port1_out",
            "NOC2_XBR4X2_X1Y2",
            "portSideB3_in",
            "NOC2_XBR4X2_X1Y2",
            "portSideA1_out",
            "DDRMC5E_X1Y0",
            "Port1_req"
          ],
          "RequiredBW": 312,
          "AchievedBW": 312,
          "RequiredLatency": 300,
          "AchievedLatency": 18
        },
        {
          "PhyInstanceStart": "DDRMC5E_X1Y0",
          "PhyInstanceEnd": "NOC2_NMU128_X2Y0",
          "VC": 7,
          "CommType": "WRITE_RESP",
          "Connections": [
            "DDRMC5E_X1Y0",
            "Port1_resp",
            "NOC2_XBR4X2_X1Y2",
            "portSideA1_in",
            "NOC2_XBR4X2_X1Y2",
            "portSideB3_out",
            "NOC2_NPS5555_X13Y2",
            "port1_in",
            "NOC2_NPS5555_X13Y2",
            "port0_out",
            "NOC2_NPS5555_X5Y1",
            "port2_in",
            "NOC2_NPS5555_X5Y1",
            "port0_out",
            "NOC2_NPS5555_X1Y2",
            "port2_in",
            "NOC2_NPS5555_X1Y2",
            "port1_out",
            "NOC2_NMU128_X2Y0",
            "resp_in"
          ],
          "RequiredBW": 63,
          "AchievedBW": 63,
          "RequiredLatency": 300,
          "AchievedLatency": 18
        },
        {
          "PhyInstanceStart": "DDRMC5E_X1Y0",
          "PhyInstanceEnd": "NOC2_NMU128_X2Y0",
          "VC": 2,
          "CommType": "READ",
          "Connections": [
            "DDRMC5E_X1Y0",
            "Port1_resp",
            "NOC2_XBR4X2_X1Y2",
            "portSideA1_in",
            "NOC2_XBR4X2_X1Y2",
            "portSideB3_out",
            "NOC2_NPS5555_X13Y2",
            "port1_in",
            "NOC2_NPS5555_X13Y2",
            "port0_out",
            "NOC2_NPS5555_X5Y1",
            "port2_in",
            "NOC2_NPS5555_X5Y1",
            "port0_out",
            "NOC2_NPS5555_X1Y2",
            "port2_in",
            "NOC2_NPS5555_X1Y2",
            "port1_out",
            "NOC2_NMU128_X2Y0",
            "resp_in"
          ],
          "RequiredBW": 250,
          "AchievedBW": 250,
          "RequiredLatency": 300,
          "AchievedLatency": 18
        },
        {
          "PhyInstanceStart": "NOC2_NMU128_X2Y0",
          "PhyInstanceEnd": "DDRMC5E_X1Y0",
          "VC": 4,
          "CommType": "READ_REQ",
          "Connections": [
            "NOC2_NMU128_X2Y0",
            "req_out",
            "NOC2_NPS5555_X1Y2",
            "port1_in",
            "NOC2_NPS5555_X1Y2",
            "port2_out",
            "NOC2_NPS5555_X5Y1",
            "port0_in",
            "NOC2_NPS5555_X5Y1",
            "port2_out",
            "NOC2_NPS5555_X13Y2",
            "port0_in",
            "NOC2_NPS5555_X13Y2",
            "port1_out",
            "NOC2_XBR4X2_X1Y2",
            "portSideB3_in",
            "NOC2_XBR4X2_X1Y2",
            "portSideA1_out",
            "DDRMC5E_X1Y0",
            "Port1_req"
          ],
          "RequiredBW": 63,
          "AchievedBW": 63,
          "RequiredLatency": 300,
          "AchievedLatency": 18
        }
      ]
    }
  ],
  "Components": [
    {
      "Name": "NOC2_NMU512_X0Y8",
      "DestId": 0
    },
    {
      "Name": "NOC2_NMU512_X4Y8",
      "DestId": 0
    },
    {
      "Name": "NOC2_NSU512_X0Y7",
      "DestId": 0
    },
    {
      "Name": "NOC2_NSU512_X1Y7",
      "DestId": 0
    },
    {
      "Name": "NOC2_NMU512_X0Y7",
      "DestId": 0
    },
    {
      "Name": "NOC2_NMU512_X4Y7",
      "DestId": 0
    },
    {
      "Name": "NOC2_NSU512_X0Y6",
      "DestId": 0
    },
    {
      "Name": "NOC2_NSU512_X1Y6",
      "DestId": 0
    },
    {
      "Name": "NOC2_NMU512_X0Y6",
      "DestId": 0
    },
    {
      "Name": "NOC2_NMU512_X4Y6",
      "DestId": 0
    },
    {
      "Name": "NOC2_NSU512_X0Y5",
      "DestId": 0
    },
    {
      "Name": "NOC2_NSU512_X1Y5",
      "DestId": 0
    },
    {
      "Name": "NOC2_NMU512_X0Y5",
      "DestId": 0
    },
    {
      "Name": "NOC2_NMU512_X4Y5",
      "DestId": 0
    },
    {
      "Name": "NOC2_NSU512_X0Y4",
      "DestId": 0
    },
    {
      "Name": "NOC2_NSU512_X1Y4",
      "DestId": 0
    },
    {
      "Name": "NOC2_NMU512_X0Y4",
      "DestId": 0
    },
    {
      "Name": "NOC2_NMU512_X4Y4",
      "DestId": 0
    },
    {
      "Name": "NOC2_NSU512_X0Y3",
      "DestId": 0
    },
    {
      "Name": "NOC2_NSU512_X1Y3",
      "DestId": 0
    },
    {
      "Name": "NOC2_NMU512_X0Y3",
      "DestId": 0
    },
    {
      "Name": "NOC2_NMU512_X4Y3",
      "DestId": 0
    },
    {
      "Name": "NOC2_NSU512_X0Y2",
      "DestId": 0
    },
    {
      "Name": "NOC2_NSU512_X1Y2",
      "DestId": 0
    },
    {
      "Name": "NOC2_NMU512_X0Y2",
      "DestId": 0
    },
    {
      "Name": "NOC2_NMU512_X4Y2",
      "DestId": 0
    },
    {
      "Name": "NOC2_NSU512_X0Y1",
      "DestId": 0
    },
    {
      "Name": "NOC2_NSU512_X1Y1",
      "DestId": 0
    },
    {
      "Name": "NOC2_NMU512_X0Y1",
      "DestId": 0
    },
    {
      "Name": "NOC2_NMU512_X4Y1",
      "DestId": 0
    },
    {
      "Name": "NOC2_NSU512_X0Y0",
      "DestId": 0
    },
    {
      "Name": "NOC2_NSU512_X1Y0",
      "DestId": 0
    },
    {
      "Name": "NOC2_NMU512_X1Y0",
      "DestId": 0
    },
    {
      "Name": "NOC2_NMU512_X2Y0",
      "DestId": 0
    },
    {
      "Name": "NOC2_NMU512_X3Y0",
      "DestId": 0
    },
    {
      "Name": "NOC2_NMU512_X4Y0",
      "DestId": 0
    },
    {
      "Name": "NOC2_NMU512_X5Y0",
      "DestId": 0
    },
    {
      "Name": "NOC2_NMU512_X6Y0",
      "DestId": 0
    },
    {
      "Name": "NOC_NMU128_X0Y0",
      "DestId": 0
    },
    {
      "Name": "NOC_NSU128_X0Y0",
      "DestId": 0
    },
    {
      "Name": "NOC_NMU128_X1Y0",
      "DestId": 0
    },
    {
      "Name": "NOC_NSU128_X1Y0",
      "DestId": 0
    },
    {
      "Name": "NOC_NMU128_X2Y0",
      "DestId": 0
    },
    {
      "Name": "NOC_NSU128_X2Y0",
      "DestId": 0
    },
    {
      "Name": "NOC_NMU128_X3Y0",
      "DestId": 0
    },
    {
      "Name": "NOC_NSU128_X3Y0",
      "DestId": 0
    },
    {
      "Name": "NOC_NMU128_X4Y0",
      "DestId": 0
    },
    {
      "Name": "NOC_NSU128_X4Y0",
      "TrafficLInst": "versal_gen1_platform_i/ConfigNoc/inst/M00_AXI_nsu/bd_e015_M00_AXI_nsu_0_top_INST/NOC_NSU128_INST",
      "DestId": 0
    },
    {
      "Name": "NOC_NMU128_X5Y0",
      "DestId": 0
    },
    {
      "Name": "NOC_NSU128_X5Y0",
      "DestId": 0
    },
    {
      "Name": "NOC_NMU128_X6Y0",
      "DestId": 0
    },
    {
      "Name": "NOC_NSU128_X6Y0",
      "DestId": 0
    },
    {
      "Name": "NOC_NMU128_X7Y0",
      "DestId": 0
    },
    {
      "Name": "NOC_NSU128_X7Y0",
      "DestId": 0
    },
    {
      "Name": "NOC_NMU128_X8Y0",
      "DestId": 0
    },
    {
      "Name": "NOC_NSU128_X8Y0",
      "DestId": 0
    },
    {
      "Name": "NOC_NMU128_X9Y0",
      "DestId": 0
    },
    {
      "Name": "NOC_NSU128_X9Y0",
      "DestId": 0
    },
    {
      "Name": "NOC_NMU128_X10Y0",
      "DestId": 0
    },
    {
      "Name": "NOC_NSU128_X10Y0",
      "DestId": 0
    },
    {
      "Name": "NOC_NMU128_X11Y0",
      "DestId": 0
    },
    {
      "Name": "NOC_NSU128_X11Y0",
      "DestId": 0
    },
    {
      "Name": "NOC_NMU128_X12Y0",
      "DestId": 0
    },
    {
      "Name": "NOC_NSU128_X12Y0",
      "DestId": 0
    },
    {
      "Name": "NOC_NMU128_X13Y0",
      "DestId": 0
    },
    {
      "Name": "NOC_NSU128_X13Y0",
      "DestId": 0
    },
    {
      "Name": "NOC_NMU128_X14Y0",
      "DestId": 0
    },
    {
      "Name": "NOC_NSU128_X14Y0",
      "DestId": 0
    },
    {
      "Name": "NOC_NMU128_X15Y0",
      "DestId": 0
    },
    {
      "Name": "NOC_NSU128_X15Y0",
      "DestId": 0
    },
    {
      "Name": "NOC_NPS5555_X0Y0",
      "DestId": 0
    },
    {
      "Name": "NOC_NPS5555_X0Y1",
      "DestId": 0
    },
    {
      "Name": "NOC_NPS5555_X1Y0",
      "DestId": 0
    },
    {
      "Name": "NOC_NPS5555_X1Y1",
      "DestId": 0
    },
    {
      "Name": "NOC_NPS5555_X2Y0",
      "DestId": 0
    },
    {
      "Name": "NOC_NPS5555_X2Y1",
      "DestId": 0
    },
    {
      "Name": "NOC_NPS5555_X3Y0",
      "DestId": 0
    },
    {
      "Name": "NOC_NPS5555_X3Y1",
      "DestId": 0
    },
    {
      "Name": "NOC_NCRB_X0Y0",
      "DestId": 0
    },
    {
      "Name": "NOC_NCRB_X0Y1",
      "DestId": 0
    },
    {
      "Name": "NOC_NPS5555_X4Y0",
      "DestId": 0
    },
    {
      "Name": "NOC_NPS5555_X4Y1",
      "DestId": 0
    },
    {
      "Name": "NOC_NPS5555_X5Y0",
      "DestId": 0
    },
    {
      "Name": "NOC_NPS5555_X5Y1",
      "DestId": 0
    },
    {
      "Name": "NOC_NPS5555_X6Y0",
      "DestId": 0
    },
    {
      "Name": "NOC_NPS5555_X6Y1",
      "DestId": 0
    },
    {
      "Name": "NOC_NPS5555_X7Y0",
      "DestId": 0
    },
    {
      "Name": "NOC_NPS5555_X7Y1",
      "DestId": 0
    },
    {
      "Name": "NOC_NPS5555_X8Y0",
      "DestId": 0
    },
    {
      "Name": "NOC_NPS5555_X8Y1",
      "DestId": 0
    },
    {
      "Name": "NOC_NPS5555_X9Y0",
      "DestId": 0
    },
    {
      "Name": "NOC_NPS5555_X9Y1",
      "DestId": 0
    },
    {
      "Name": "NOC2_NPS5555_X19Y18",
      "DestId": 0
    },
    {
      "Name": "NOC2_NPS5555_X30Y18",
      "DestId": 0
    },
    {
      "Name": "NOC2_NPS5555_X19Y17",
      "DestId": 0
    },
    {
      "Name": "NOC2_NPS5555_X30Y17",
      "DestId": 0
    },
    {
      "Name": "NOC2_NPS5555_X19Y16",
      "DestId": 0
    },
    {
      "Name": "NOC2_NPS5555_X30Y16",
      "DestId": 0
    },
    {
      "Name": "NOC2_NPS5555_X19Y15",
      "DestId": 0
    },
    {
      "Name": "NOC2_NPS5555_X30Y15",
      "DestId": 0
    },
    {
      "Name": "NOC2_NPS5555_X19Y14",
      "DestId": 0
    },
    {
      "Name": "NOC2_NPS5555_X30Y14",
      "DestId": 0
    },
    {
      "Name": "NOC2_NPS5555_X19Y13",
      "DestId": 0
    },
    {
      "Name": "NOC2_NPS5555_X30Y13",
      "DestId": 0
    },
    {
      "Name": "NOC2_NPS5555_X19Y12",
      "DestId": 0
    },
    {
      "Name": "NOC2_NPS5555_X30Y12",
      "DestId": 0
    },
    {
      "Name": "NOC2_NPS5555_X19Y11",
      "DestId": 0
    },
    {
      "Name": "NOC2_NPS5555_X30Y11",
      "DestId": 0
    },
    {
      "Name": "NOC2_NPS5555_X19Y10",
      "DestId": 0
    },
    {
      "Name": "NOC2_NPS5555_X30Y10",
      "DestId": 0
    },
    {
      "Name": "NOC2_NPS5555_X19Y9",
      "DestId": 0
    },
    {
      "Name": "NOC2_NPS5555_X30Y9",
      "DestId": 0
    },
    {
      "Name": "NOC2_NPS5555_X19Y8",
      "DestId": 0
    },
    {
      "Name": "NOC2_NPS5555_X30Y8",
      "DestId": 0
    },
    {
      "Name": "NOC2_NPS5555_X19Y7",
      "DestId": 0
    },
    {
      "Name": "NOC2_NPS5555_X30Y7",
      "DestId": 0
    },
    {
      "Name": "NOC2_NPS5555_X19Y6",
      "DestId": 0
    },
    {
      "Name": "NOC2_NPS5555_X30Y6",
      "DestId": 0
    },
    {
      "Name": "NOC2_NPS5555_X19Y5",
      "DestId": 0
    },
    {
      "Name": "NOC2_NPS5555_X30Y5",
      "DestId": 0
    },
    {
      "Name": "NOC2_NPS5555_X19Y4",
      "DestId": 0
    },
    {
      "Name": "NOC2_NPS5555_X30Y4",
      "DestId": 0
    },
    {
      "Name": "NOC2_NPS5555_X19Y3",
      "DestId": 0
    },
    {
      "Name": "NOC2_NPS5555_X30Y3",
      "DestId": 0
    },
    {
      "Name": "NOC2_NPS5555_X0Y2",
      "DestId": 0
    },
    {
      "Name": "NOC2_NPS5555_X1Y2",
      "DestId": 0
    },
    {
      "Name": "NOC2_NPS5555_X2Y2",
      "DestId": 0
    },
    {
      "Name": "NOC2_NPS5555_X7Y2",
      "DestId": 0
    },
    {
      "Name": "NOC2_NPS5555_X8Y2",
      "DestId": 0
    },
    {
      "Name": "NOC2_NPS5555_X9Y2",
      "DestId": 0
    },
    {
      "Name": "NOC2_NPS5555_X10Y2",
      "DestId": 0
    },
    {
      "Name": "NOC2_NPS5555_X11Y2",
      "DestId": 0
    },
    {
      "Name": "NOC2_NPS5555_X12Y2",
      "DestId": 0
    },
    {
      "Name": "NOC2_NPS5555_X13Y2",
      "DestId": 0
    },
    {
      "Name": "NOC2_NPS5555_X14Y2",
      "DestId": 0
    },
    {
      "Name": "NOC2_XBR4X2_X1Y2",
      "DestId": 0
    },
    {
      "Name": "NOC2_NPS5555_X3Y1",
      "DestId": 0
    },
    {
      "Name": "NOC2_NPS5555_X4Y1",
      "DestId": 0
    },
    {
      "Name": "NOC2_NPS5555_X5Y1",
      "DestId": 0
    },
    {
      "Name": "NOC2_NPS5555_X6Y1",
      "DestId": 0
    },
    {
      "Name": "NOC2_XBR4X2_X2Y1",
      "DestId": 0
    },
    {
      "Name": "NOC2_XBR4X2_X3Y1",
      "DestId": 0
    },
    {
      "Name": "NOC2_XBR4X2_X4Y1",
      "DestId": 0
    },
    {
      "Name": "NOC2_XBR4X2_X5Y1",
      "DestId": 0
    },
    {
      "Name": "NOC2_XBR4X2_X0Y0",
      "DestId": 0
    },
    {
      "Name": "NOC2_NPS5555_X15Y0",
      "DestId": 0
    },
    {
      "Name": "NOC2_NPS5555_X16Y0",
      "DestId": 0
    },
    {
      "Name": "NOC2_NPS5555_X17Y0",
      "DestId": 0
    },
    {
      "Name": "NOC2_NPS5555_X18Y0",
      "DestId": 0
    },
    {
      "Name": "NOC2_NPS5555_X19Y0",
      "DestId": 0
    },
    {
      "Name": "NOC2_NPS5555_X20Y0",
      "DestId": 0
    },
    {
      "Name": "NOC2_NPS5555_X21Y0",
      "DestId": 0
    },
    {
      "Name": "NOC2_NPS5555_X22Y0",
      "DestId": 0
    },
    {
      "Name": "NOC2_NPS5555_X23Y0",
      "DestId": 0
    },
    {
      "Name": "NOC2_NPS5555_X24Y0",
      "DestId": 0
    },
    {
      "Name": "NOC2_NPS5555_X25Y0",
      "DestId": 0
    },
    {
      "Name": "NOC2_NPS5555_X26Y0",
      "DestId": 0
    },
    {
      "Name": "NOC2_NPS5555_X27Y0",
      "DestId": 0
    },
    {
      "Name": "NOC2_NPS5555_X28Y0",
      "DestId": 0
    },
    {
      "Name": "NOC2_NPS5555_X29Y0",
      "DestId": 0
    },
    {
      "Name": "NOC2_NPS5555_X30Y0",
      "DestId": 0
    },
    {
      "Name": "NOC2_NPS5555_X31Y0",
      "DestId": 0
    },
    {
      "Name": "NOC2_NPS5555_X32Y0",
      "DestId": 0
    },
    {
      "Name": "NOC2_NPS5555_X33Y0",
      "DestId": 0
    },
    {
      "Name": "NOC2_NPS5555_X34Y0",
      "DestId": 0
    },
    {
      "Name": "NOC2_NPS5555_X35Y0",
      "DestId": 0
    },
    {
      "Name": "NOC2_NPS5555_X36Y0",
      "DestId": 0
    },
    {
      "Name": "NOC2_NPS5555_X37Y0",
      "DestId": 0
    },
    {
      "Name": "NOC2_NPS5555_X38Y0",
      "DestId": 0
    },
    {
      "Name": "NOC2_NPS5555_X39Y0",
      "DestId": 0
    },
    {
      "Name": "NOC2_NPS5555_X40Y0",
      "DestId": 0
    },
    {
      "Name": "NOC2_NPS5555_X41Y0",
      "DestId": 0
    },
    {
      "Name": "NOC2_NPS5555_X42Y0",
      "DestId": 0
    },
    {
      "Name": "NOC2_NPS5555_X43Y0",
      "DestId": 0
    },
    {
      "Name": "NOC2_NPS5555_X44Y0",
      "DestId": 0
    },
    {
      "Name": "NOC2_NPS5555_X45Y0",
      "DestId": 0
    },
    {
      "Name": "NOC2_NPS5555_X46Y0",
      "DestId": 0
    },
    {
      "Name": "NOC2_NPS5555_X47Y0",
      "DestId": 0
    },
    {
      "Name": "NOC2_NPS5555_X48Y0",
      "DestId": 0
    },
    {
      "Name": "NOC2_NPS5555_X49Y0",
      "DestId": 0
    },
    {
      "Name": "NOC2_NPS5555_X50Y0",
      "DestId": 0
    },
    {
      "Name": "NOC2_NSU128_X0Y0",
      "DestId": 0
    },
    {
      "Name": "NOC2_NSU128_X1Y0",
      "DestId": 0
    },
    {
      "Name": "NOC2_NSU128_X2Y0",
      "DestId": 0
    },
    {
      "Name": "NOC2_NSU128_X3Y0",
      "DestId": 0
    },
    {
      "Name": "NOC2_NSU128_X4Y0",
      "DestId": 0
    },
    {
      "Name": "NOC2_NSU128_X5Y0",
      "DestId": 0
    },
    {
      "Name": "NOC2_NMU128_X0Y0",
      "DestId": 0
    },
    {
      "Name": "NOC2_NMU128_X1Y0",
      "DestId": 0
    },
    {
      "Name": "NOC2_NMU128_X2Y0",
      "TrafficLInst": "versal_gen1_platform_i/Master_NoC/inst/S07_AXI_nmu/bd_9fac_S07_AXI_nmu_0_top_INST/NOC2_NMU128_INST",
      "DestId": 64
    },
    {
      "Name": "NOC2_NMU128_X3Y0",
      "TrafficLInst": "versal_gen1_platform_i/Master_NoC/inst/S06_AXI_rpu/bd_9fac_S06_AXI_rpu_0_top_INST/NOC2_NMU128_INST",
      "DestId": 128
    },
    {
      "Name": "NOC2_NMU128_X4Y0",
      "TrafficLInst": "versal_gen1_platform_i/Master_NoC/inst/S03_AXI_nmu/bd_9fac_S03_AXI_nmu_0_top_INST/NOC2_NMU128_INST",
      "DestId": 192
    },
    {
      "Name": "NOC2_NMU128_X5Y0",
      "TrafficLInst": "versal_gen1_platform_i/Master_NoC/inst/S01_AXI_nmu/bd_9fac_S01_AXI_nmu_0_top_INST/NOC2_NMU128_INST",
      "DestId": 256
    },
    {
      "Name": "NOC2_NMU128_X6Y0",
      "TrafficLInst": "versal_gen1_platform_i/Master_NoC/inst/S02_AXI_nmu/bd_9fac_S02_AXI_nmu_0_top_INST/NOC2_NMU128_INST",
      "DestId": 320
    },
    {
      "Name": "NOC2_NMU128_X7Y0",
      "TrafficLInst": "versal_gen1_platform_i/Master_NoC/inst/S00_AXI_nmu/bd_9fac_S00_AXI_nmu_0_top_INST/NOC2_NMU128_INST",
      "DestId": 384
    },
    {
      "Name": "NOC2_NMU128_X8Y0",
      "TrafficLInst": "versal_gen1_platform_i/Master_NoC/inst/S04_AXI_nmu/bd_9fac_S04_AXI_nmu_0_top_INST/NOC2_NMU128_INST",
      "DestId": 448
    },
    {
      "Name": "NOC2_NMU128_X9Y0",
      "TrafficLInst": "versal_gen1_platform_i/Master_NoC/inst/S05_AXI_nmu/bd_9fac_S05_AXI_nmu_0_top_INST/NOC2_NMU128_INST",
      "DestId": 512
    },
    {
      "Name": "DDRMC5E_X0Y0",
      "TrafficLInst": "versal_gen1_platform_i/NoC_C0_C1/inst/MC0_ddrc/inst/noc_ddr5_phy/inst/DDRMC5_COMP",
      "DestId": 576,
      "PortIndex": 0
    },
    {
      "Name": "DDRMC5E_X0Y0",
      "TrafficLInst": "versal_gen1_platform_i/NoC_C0_C1/inst/MC0_ddrc/inst/noc_ddr5_phy/inst/DDRMC5_COMP",
      "DestId": 640,
      "PortIndex": 1
    },
    {
      "Name": "DDRMC5E_X1Y0",
      "TrafficLInst": "versal_gen1_platform_i/NoC_C0_C1/inst/MC1_ddrc/inst/noc_ddr5_phy/inst/DDRMC5_COMP",
      "DestId": 704,
      "PortIndex": 0
    },
    {
      "Name": "DDRMC5E_X1Y0",
      "TrafficLInst": "versal_gen1_platform_i/NoC_C0_C1/inst/MC1_ddrc/inst/noc_ddr5_phy/inst/DDRMC5_COMP",
      "DestId": 768,
      "PortIndex": 1
    },
    {
      "Name": "DDRMC5E_X2Y0",
      "TrafficLInst": "versal_gen1_platform_i/NoC_C2/inst/MC0_ddrc/inst/noc_ddr5_phy/inst/DDRMC5_COMP",
      "DestId": 0,
      "PortIndex": 0
    },
    {
      "Name": "DDRMC5E_X2Y0",
      "TrafficLInst": "versal_gen1_platform_i/NoC_C2/inst/MC0_ddrc/inst/noc_ddr5_phy/inst/DDRMC5_COMP",
      "DestId": 832,
      "PortIndex": 1
    },
    {
      "Name": "DDRMC5E_X3Y0",
      "TrafficLInst": "versal_gen1_platform_i/NoC_C3/inst/MC0_ddrc/inst/noc_ddr5_phy/inst/DDRMC5_COMP",
      "DestId": 0,
      "PortIndex": 0
    },
    {
      "Name": "DDRMC5E_X3Y0",
      "TrafficLInst": "versal_gen1_platform_i/NoC_C3/inst/MC0_ddrc/inst/noc_ddr5_phy/inst/DDRMC5_COMP",
      "DestId": 896,
      "PortIndex": 1
    },
    {
      "Name": "DDRMC5E_X4Y0",
      "DestId": 0,
      "PortIndex": 0
    },
    {
      "Name": "DDRMC5E_X4Y0",
      "DestId": 0,
      "PortIndex": 1
    },
    {
      "Name": "DDRMC5E_X5Y0",
      "DestId": 0,
      "PortIndex": 0
    },
    {
      "Name": "DDRMC5E_X5Y0",
      "DestId": 0,
      "PortIndex": 1
    }
  ]
}