Analysis & Synthesis report for CastleChaos
Thu Apr  4 15:24:53 2019
Quartus Prime Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. State Machine - |CastleChaos|game_controller_fsm:main|curr_state
 10. State Machine - |CastleChaos|Selector_Drawer_FSM:selector_drawer|curr_state
 11. State Machine - |CastleChaos|Draw_Grid_FSM:grid_drawer|curr_state
 12. Registers Removed During Synthesis
 13. General Register Statistics
 14. Inverted Register Statistics
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_60g1:auto_generated
 17. Parameter Settings for User Entity Instance: vga_adapter:VGA
 18. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_address_translator:user_input_translator
 19. Parameter Settings for User Entity Instance: vga_adapter:VGA|altsyncram:VideoMemory
 20. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component
 21. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller
 22. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator
 23. Parameter Settings for User Entity Instance: Draw_Grid_FSM:grid_drawer
 24. Parameter Settings for User Entity Instance: Selector_Drawer_FSM:selector_drawer
 25. Parameter Settings for User Entity Instance: game_controller_fsm:main
 26. altsyncram Parameter Settings by Entity Instance
 27. altpll Parameter Settings by Entity Instance
 28. Port Connectivity Checks: "hex_decoder:hex7"
 29. Port Connectivity Checks: "hex_decoder:hex5"
 30. Port Connectivity Checks: "hex_decoder:hex3"
 31. Port Connectivity Checks: "hex_decoder:hex2"
 32. Port Connectivity Checks: "hex_decoder:hex1"
 33. Port Connectivity Checks: "hex_decoder:hex0"
 34. Port Connectivity Checks: "Selector_Drawer_FSM:selector_drawer"
 35. Post-Synthesis Netlist Statistics for Top Partition
 36. Elapsed Time Per Partition
 37. Analysis & Synthesis Messages
 38. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Apr  4 15:24:53 2019       ;
; Quartus Prime Version              ; 16.0.0 Build 211 04/27/2016 SJ Lite Edition ;
; Revision Name                      ; CastleChaos                                 ;
; Top-level Entity Name              ; CastleChaos                                 ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 977                                         ;
;     Total combinational functions  ; 962                                         ;
;     Dedicated logic registers      ; 233                                         ;
; Total registers                    ; 233                                         ;
; Total pins                         ; 114                                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 57,600                                      ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; CastleChaos        ; CastleChaos        ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                          ;
+----------------------------------+-----------------+-----------------------------------+----------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                         ; File Name with Absolute Path                                                                 ; Library ;
+----------------------------------+-----------------+-----------------------------------+----------------------------------------------------------------------------------------------+---------+
; CastleChaos.v                    ; yes             ; User Verilog HDL File             ; /cmshome/ilinasof/Desktop/Castle_Chaos_Week_3.1/Castle-Chaos-master/CastleChaos.v            ;         ;
; vga_adapter.v                    ; yes             ; Auto-Found Verilog HDL File       ; /cmshome/ilinasof/Desktop/Castle_Chaos_Week_3.1/Castle-Chaos-master/vga_adapter.v            ;         ;
; vga_address_translator.v         ; yes             ; Auto-Found Verilog HDL File       ; /cmshome/ilinasof/Desktop/Castle_Chaos_Week_3.1/Castle-Chaos-master/vga_address_translator.v ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                      ; /usr/local/cms/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf               ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                      ; /usr/local/cms/altera_lite/16.0/quartus/libraries/megafunctions/stratix_ram_block.inc        ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                      ; /usr/local/cms/altera_lite/16.0/quartus/libraries/megafunctions/lpm_mux.inc                  ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                      ; /usr/local/cms/altera_lite/16.0/quartus/libraries/megafunctions/lpm_decode.inc               ;         ;
; aglobal160.inc                   ; yes             ; Megafunction                      ; /usr/local/cms/altera_lite/16.0/quartus/libraries/megafunctions/aglobal160.inc               ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                      ; /usr/local/cms/altera_lite/16.0/quartus/libraries/megafunctions/a_rdenreg.inc                ;         ;
; altrom.inc                       ; yes             ; Megafunction                      ; /usr/local/cms/altera_lite/16.0/quartus/libraries/megafunctions/altrom.inc                   ;         ;
; altram.inc                       ; yes             ; Megafunction                      ; /usr/local/cms/altera_lite/16.0/quartus/libraries/megafunctions/altram.inc                   ;         ;
; altdpram.inc                     ; yes             ; Megafunction                      ; /usr/local/cms/altera_lite/16.0/quartus/libraries/megafunctions/altdpram.inc                 ;         ;
; db/altsyncram_60g1.tdf           ; yes             ; Auto-Generated Megafunction       ; /cmshome/ilinasof/Desktop/Castle_Chaos_Week_3.1/Castle-Chaos-master/db/altsyncram_60g1.tdf   ;         ;
; db/decode_lsa.tdf                ; yes             ; Auto-Generated Megafunction       ; /cmshome/ilinasof/Desktop/Castle_Chaos_Week_3.1/Castle-Chaos-master/db/decode_lsa.tdf        ;         ;
; db/decode_e8a.tdf                ; yes             ; Auto-Generated Megafunction       ; /cmshome/ilinasof/Desktop/Castle_Chaos_Week_3.1/Castle-Chaos-master/db/decode_e8a.tdf        ;         ;
; db/mux_0nb.tdf                   ; yes             ; Auto-Generated Megafunction       ; /cmshome/ilinasof/Desktop/Castle_Chaos_Week_3.1/Castle-Chaos-master/db/mux_0nb.tdf           ;         ;
; vga_pll.v                        ; yes             ; Auto-Found Wizard-Generated File  ; /cmshome/ilinasof/Desktop/Castle_Chaos_Week_3.1/Castle-Chaos-master/vga_pll.v                ;         ;
; altpll.tdf                       ; yes             ; Megafunction                      ; /usr/local/cms/altera_lite/16.0/quartus/libraries/megafunctions/altpll.tdf                   ;         ;
; stratix_pll.inc                  ; yes             ; Megafunction                      ; /usr/local/cms/altera_lite/16.0/quartus/libraries/megafunctions/stratix_pll.inc              ;         ;
; stratixii_pll.inc                ; yes             ; Megafunction                      ; /usr/local/cms/altera_lite/16.0/quartus/libraries/megafunctions/stratixii_pll.inc            ;         ;
; cycloneii_pll.inc                ; yes             ; Megafunction                      ; /usr/local/cms/altera_lite/16.0/quartus/libraries/megafunctions/cycloneii_pll.inc            ;         ;
; vga_controller.v                 ; yes             ; Auto-Found Verilog HDL File       ; /cmshome/ilinasof/Desktop/Castle_Chaos_Week_3.1/Castle-Chaos-master/vga_controller.v         ;         ;
+----------------------------------+-----------------+-----------------------------------+----------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                            ;
+---------------------------------------------+--------------------------+
; Resource                                    ; Usage                    ;
+---------------------------------------------+--------------------------+
; Estimated Total logic elements              ; 977                      ;
;                                             ;                          ;
; Total combinational functions               ; 962                      ;
; Logic element usage by number of LUT inputs ;                          ;
;     -- 4 input functions                    ; 506                      ;
;     -- 3 input functions                    ; 215                      ;
;     -- <=2 input functions                  ; 241                      ;
;                                             ;                          ;
; Logic elements by mode                      ;                          ;
;     -- normal mode                          ; 834                      ;
;     -- arithmetic mode                      ; 128                      ;
;                                             ;                          ;
; Total registers                             ; 233                      ;
;     -- Dedicated logic registers            ; 233                      ;
;     -- I/O registers                        ; 0                        ;
;                                             ;                          ;
; I/O pins                                    ; 114                      ;
; Total memory bits                           ; 57600                    ;
;                                             ;                          ;
; Embedded Multiplier 9-bit elements          ; 0                        ;
;                                             ;                          ;
; Total PLLs                                  ; 1                        ;
;     -- PLLs                                 ; 1                        ;
;                                             ;                          ;
; Maximum fan-out node                        ; rate_dividor:rate|clkout ;
; Maximum fan-out                             ; 178                      ;
; Total fan-out                               ; 4236                     ;
; Average fan-out                             ; 2.96                     ;
+---------------------------------------------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                       ;
+---------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------+------------------------+--------------+
; Compilation Hierarchy Node                              ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                         ; Entity Name            ; Library Name ;
+---------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------+------------------------+--------------+
; |CastleChaos                                            ; 962 (0)           ; 233 (0)      ; 57600       ; 0            ; 0       ; 0         ; 114  ; 0            ; |CastleChaos                                                                                                ; CastleChaos            ; work         ;
;    |Draw_Grid_FSM:grid_drawer|                          ; 53 (53)           ; 31 (31)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CastleChaos|Draw_Grid_FSM:grid_drawer                                                                      ; Draw_Grid_FSM          ; work         ;
;    |Selector_Drawer_FSM:selector_drawer|                ; 90 (90)           ; 35 (35)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CastleChaos|Selector_Drawer_FSM:selector_drawer                                                            ; Selector_Drawer_FSM    ; work         ;
;    |game_controller_fsm:main|                           ; 610 (610)         ; 111 (111)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CastleChaos|game_controller_fsm:main                                                                       ; game_controller_fsm    ; work         ;
;    |hex_decoder:hex2|                                   ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CastleChaos|hex_decoder:hex2                                                                               ; hex_decoder            ; work         ;
;    |hex_decoder:hex4|                                   ; 15 (15)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CastleChaos|hex_decoder:hex4                                                                               ; hex_decoder            ; work         ;
;    |hex_decoder:hex6|                                   ; 15 (15)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CastleChaos|hex_decoder:hex6                                                                               ; hex_decoder            ; work         ;
;    |pixel_drawing_MUX:mux|                              ; 18 (18)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CastleChaos|pixel_drawing_MUX:mux                                                                          ; pixel_drawing_MUX      ; work         ;
;    |rate_dividor:rate|                                  ; 59 (59)           ; 26 (26)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CastleChaos|rate_dividor:rate                                                                              ; rate_dividor           ; work         ;
;    |vga_adapter:VGA|                                    ; 99 (3)            ; 30 (0)       ; 57600       ; 0            ; 0       ; 0         ; 0    ; 0            ; |CastleChaos|vga_adapter:VGA                                                                                ; vga_adapter            ; work         ;
;       |altsyncram:VideoMemory|                          ; 12 (0)            ; 4 (0)        ; 57600       ; 0            ; 0       ; 0         ; 0    ; 0            ; |CastleChaos|vga_adapter:VGA|altsyncram:VideoMemory                                                         ; altsyncram             ; work         ;
;          |altsyncram_60g1:auto_generated|               ; 12 (0)            ; 4 (4)        ; 57600       ; 0            ; 0       ; 0         ; 0    ; 0            ; |CastleChaos|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_60g1:auto_generated                          ; altsyncram_60g1        ; work         ;
;             |decode_e8a:rden_decode_b|                  ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CastleChaos|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_60g1:auto_generated|decode_e8a:rden_decode_b ; decode_e8a             ; work         ;
;             |decode_lsa:decode2|                        ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CastleChaos|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_60g1:auto_generated|decode_lsa:decode2       ; decode_lsa             ; work         ;
;             |mux_0nb:mux3|                              ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CastleChaos|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_60g1:auto_generated|mux_0nb:mux3             ; mux_0nb                ; work         ;
;       |vga_address_translator:user_input_translator|    ; 18 (18)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CastleChaos|vga_adapter:VGA|vga_address_translator:user_input_translator                                   ; vga_address_translator ; work         ;
;       |vga_controller:controller|                       ; 66 (48)           ; 26 (26)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CastleChaos|vga_adapter:VGA|vga_controller:controller                                                      ; vga_controller         ; work         ;
;          |vga_address_translator:controller_translator| ; 18 (18)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CastleChaos|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator         ; vga_address_translator ; work         ;
;       |vga_pll:mypll|                                   ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CastleChaos|vga_adapter:VGA|vga_pll:mypll                                                                  ; vga_pll                ; work         ;
;          |altpll:altpll_component|                      ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CastleChaos|vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component                                          ; altpll                 ; work         ;
+---------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------+------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                      ;
+----------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                             ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+----------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_60g1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 19200        ; 3            ; 19200        ; 3            ; 57600 ; None ;
+----------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |CastleChaos|game_controller_fsm:main|curr_state                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------------------------------+---------------------+---------------------+---------------------------+------------------------+-------------------------------+--------------------------+--------------------------+--------------------------+--------------------------+--------------------------+--------------------------+--------------------------+--------------------------+--------------------------+--------------------------+--------------------------+--------------------------+--------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+------------------+
; Name                          ; curr_state.CLEAN_UP ; curr_state.DO_LOGIC ; curr_state.WAIT_PLAYER_UP ; curr_state.WAIT_PLAYER ; curr_state.WAIT_SELECTOR_DONE ; curr_state.DRAW_SELECTOR ; curr_state.WAIT_BOARD_15 ; curr_state.DRAW_BOARD_15 ; curr_state.WAIT_BOARD_14 ; curr_state.DRAW_BOARD_14 ; curr_state.WAIT_BOARD_13 ; curr_state.DRAW_BOARD_13 ; curr_state.WAIT_BOARD_12 ; curr_state.DRAW_BOARD_12 ; curr_state.WAIT_BOARD_11 ; curr_state.DRAW_BOARD_11 ; curr_state.WAIT_BOARD_10 ; curr_state.DRAW_BOARD_10 ; curr_state.WAIT_BOARD_9 ; curr_state.DRAW_BOARD_9 ; curr_state.WAIT_BOARD_8 ; curr_state.DRAW_BOARD_8 ; curr_state.WAIT_BOARD_7 ; curr_state.DRAW_BOARD_7 ; curr_state.WAIT_BOARD_6 ; curr_state.DRAW_BOARD_6 ; curr_state.WAIT_BOARD_5 ; curr_state.DRAW_BOARD_5 ; curr_state.WAIT_BOARD_4 ; curr_state.DRAW_BOARD_4 ; curr_state.WAIT_BOARD_3 ; curr_state.DRAW_BOARD_3 ; curr_state.WAIT_BOARD_2 ; curr_state.DRAW_BOARD_2 ; curr_state.WAIT_BOARD_1 ; curr_state.DRAW_BOARD_1 ; curr_state.WAIT_BOARD_0 ; curr_state.DRAW_BOARD_0 ; curr_state.RESET ;
+-------------------------------+---------------------+---------------------+---------------------------+------------------------+-------------------------------+--------------------------+--------------------------+--------------------------+--------------------------+--------------------------+--------------------------+--------------------------+--------------------------+--------------------------+--------------------------+--------------------------+--------------------------+--------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+------------------+
; curr_state.RESET              ; 0                   ; 0                   ; 0                         ; 0                      ; 0                             ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                ;
; curr_state.DRAW_BOARD_0       ; 0                   ; 0                   ; 0                         ; 0                      ; 0                             ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 1                       ; 1                ;
; curr_state.WAIT_BOARD_0       ; 0                   ; 0                   ; 0                         ; 0                      ; 0                             ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 1                       ; 0                       ; 1                ;
; curr_state.DRAW_BOARD_1       ; 0                   ; 0                   ; 0                         ; 0                      ; 0                             ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 1                       ; 0                       ; 0                       ; 1                ;
; curr_state.WAIT_BOARD_1       ; 0                   ; 0                   ; 0                         ; 0                      ; 0                             ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 1                       ; 0                       ; 0                       ; 0                       ; 1                ;
; curr_state.DRAW_BOARD_2       ; 0                   ; 0                   ; 0                         ; 0                      ; 0                             ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 1                       ; 0                       ; 0                       ; 0                       ; 0                       ; 1                ;
; curr_state.WAIT_BOARD_2       ; 0                   ; 0                   ; 0                         ; 0                      ; 0                             ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 1                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 1                ;
; curr_state.DRAW_BOARD_3       ; 0                   ; 0                   ; 0                         ; 0                      ; 0                             ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 1                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 1                ;
; curr_state.WAIT_BOARD_3       ; 0                   ; 0                   ; 0                         ; 0                      ; 0                             ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 1                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 1                ;
; curr_state.DRAW_BOARD_4       ; 0                   ; 0                   ; 0                         ; 0                      ; 0                             ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 1                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 1                ;
; curr_state.WAIT_BOARD_4       ; 0                   ; 0                   ; 0                         ; 0                      ; 0                             ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 1                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 1                ;
; curr_state.DRAW_BOARD_5       ; 0                   ; 0                   ; 0                         ; 0                      ; 0                             ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 1                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 1                ;
; curr_state.WAIT_BOARD_5       ; 0                   ; 0                   ; 0                         ; 0                      ; 0                             ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 1                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 1                ;
; curr_state.DRAW_BOARD_6       ; 0                   ; 0                   ; 0                         ; 0                      ; 0                             ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 1                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 1                ;
; curr_state.WAIT_BOARD_6       ; 0                   ; 0                   ; 0                         ; 0                      ; 0                             ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 1                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 1                ;
; curr_state.DRAW_BOARD_7       ; 0                   ; 0                   ; 0                         ; 0                      ; 0                             ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 1                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 1                ;
; curr_state.WAIT_BOARD_7       ; 0                   ; 0                   ; 0                         ; 0                      ; 0                             ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                       ; 0                       ; 0                       ; 0                       ; 1                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 1                ;
; curr_state.DRAW_BOARD_8       ; 0                   ; 0                   ; 0                         ; 0                      ; 0                             ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                       ; 0                       ; 0                       ; 1                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 1                ;
; curr_state.WAIT_BOARD_8       ; 0                   ; 0                   ; 0                         ; 0                      ; 0                             ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                       ; 0                       ; 1                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 1                ;
; curr_state.DRAW_BOARD_9       ; 0                   ; 0                   ; 0                         ; 0                      ; 0                             ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                       ; 1                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 1                ;
; curr_state.WAIT_BOARD_9       ; 0                   ; 0                   ; 0                         ; 0                      ; 0                             ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 1                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 1                ;
; curr_state.DRAW_BOARD_10      ; 0                   ; 0                   ; 0                         ; 0                      ; 0                             ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 1                        ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 1                ;
; curr_state.WAIT_BOARD_10      ; 0                   ; 0                   ; 0                         ; 0                      ; 0                             ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 1                        ; 0                        ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 1                ;
; curr_state.DRAW_BOARD_11      ; 0                   ; 0                   ; 0                         ; 0                      ; 0                             ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 1                        ; 0                        ; 0                        ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 1                ;
; curr_state.WAIT_BOARD_11      ; 0                   ; 0                   ; 0                         ; 0                      ; 0                             ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 1                        ; 0                        ; 0                        ; 0                        ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 1                ;
; curr_state.DRAW_BOARD_12      ; 0                   ; 0                   ; 0                         ; 0                      ; 0                             ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 1                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 1                ;
; curr_state.WAIT_BOARD_12      ; 0                   ; 0                   ; 0                         ; 0                      ; 0                             ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 1                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 1                ;
; curr_state.DRAW_BOARD_13      ; 0                   ; 0                   ; 0                         ; 0                      ; 0                             ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 1                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 1                ;
; curr_state.WAIT_BOARD_13      ; 0                   ; 0                   ; 0                         ; 0                      ; 0                             ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 1                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 1                ;
; curr_state.DRAW_BOARD_14      ; 0                   ; 0                   ; 0                         ; 0                      ; 0                             ; 0                        ; 0                        ; 0                        ; 0                        ; 1                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 1                ;
; curr_state.WAIT_BOARD_14      ; 0                   ; 0                   ; 0                         ; 0                      ; 0                             ; 0                        ; 0                        ; 0                        ; 1                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 1                ;
; curr_state.DRAW_BOARD_15      ; 0                   ; 0                   ; 0                         ; 0                      ; 0                             ; 0                        ; 0                        ; 1                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 1                ;
; curr_state.WAIT_BOARD_15      ; 0                   ; 0                   ; 0                         ; 0                      ; 0                             ; 0                        ; 1                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 1                ;
; curr_state.DRAW_SELECTOR      ; 0                   ; 0                   ; 0                         ; 0                      ; 0                             ; 1                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 1                ;
; curr_state.WAIT_SELECTOR_DONE ; 0                   ; 0                   ; 0                         ; 0                      ; 1                             ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 1                ;
; curr_state.WAIT_PLAYER        ; 0                   ; 0                   ; 0                         ; 1                      ; 0                             ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 1                ;
; curr_state.WAIT_PLAYER_UP     ; 0                   ; 0                   ; 1                         ; 0                      ; 0                             ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 1                ;
; curr_state.DO_LOGIC           ; 0                   ; 1                   ; 0                         ; 0                      ; 0                             ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 1                ;
; curr_state.CLEAN_UP           ; 1                   ; 0                   ; 0                         ; 0                      ; 0                             ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 1                ;
+-------------------------------+---------------------+---------------------+---------------------------+------------------------+-------------------------------+--------------------------+--------------------------+--------------------------+--------------------------+--------------------------+--------------------------+--------------------------+--------------------------+--------------------------+--------------------------+--------------------------+--------------------------+--------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |CastleChaos|Selector_Drawer_FSM:selector_drawer|curr_state                                                                                                                               ;
+---------------------------+----------------+----------------+-----------------+--------------------------+------------------------+-------------------------+---------------------------+-----------------+
; Name                      ; curr_state.X_b ; curr_state.X_a ; curr_state.DONE ; curr_state.RIGHT_BOARDER ; curr_state.TOP_BOARDER ; curr_state.LEFT_BOARDER ; curr_state.BOTTOM_BOARDER ; curr_state.WAIT ;
+---------------------------+----------------+----------------+-----------------+--------------------------+------------------------+-------------------------+---------------------------+-----------------+
; curr_state.WAIT           ; 0              ; 0              ; 0               ; 0                        ; 0                      ; 0                       ; 0                         ; 0               ;
; curr_state.BOTTOM_BOARDER ; 0              ; 0              ; 0               ; 0                        ; 0                      ; 0                       ; 1                         ; 1               ;
; curr_state.LEFT_BOARDER   ; 0              ; 0              ; 0               ; 0                        ; 0                      ; 1                       ; 0                         ; 1               ;
; curr_state.TOP_BOARDER    ; 0              ; 0              ; 0               ; 0                        ; 1                      ; 0                       ; 0                         ; 1               ;
; curr_state.RIGHT_BOARDER  ; 0              ; 0              ; 0               ; 1                        ; 0                      ; 0                       ; 0                         ; 1               ;
; curr_state.DONE           ; 0              ; 0              ; 1               ; 0                        ; 0                      ; 0                       ; 0                         ; 1               ;
; curr_state.X_a            ; 0              ; 1              ; 0               ; 0                        ; 0                      ; 0                       ; 0                         ; 1               ;
; curr_state.X_b            ; 1              ; 0              ; 0               ; 0                        ; 0                      ; 0                       ; 0                         ; 1               ;
+---------------------------+----------------+----------------+-----------------+--------------------------+------------------------+-------------------------+---------------------------+-----------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------+
; State Machine - |CastleChaos|Draw_Grid_FSM:grid_drawer|curr_state               ;
+----------------------+----------------------+-----------------+-----------------+
; Name                 ; curr_state.INCREMENT ; curr_state.DONE ; curr_state.WAIT ;
+----------------------+----------------------+-----------------+-----------------+
; curr_state.WAIT      ; 0                    ; 0               ; 0               ;
; curr_state.INCREMENT ; 1                    ; 0               ; 1               ;
; curr_state.DONE      ; 0                    ; 1               ; 1               ;
+----------------------+----------------------+-----------------+-----------------+


+----------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                       ;
+----------------------------------------------------+-----------------------------------------------------+
; Register name                                      ; Reason for Removal                                  ;
+----------------------------------------------------+-----------------------------------------------------+
; game_controller_fsm:main|hex_state[2..5]           ; Stuck at GND due to stuck port data_in              ;
; game_controller_fsm:main|x_out[7]                  ; Stuck at GND due to stuck port data_in              ;
; game_controller_fsm:main|cells[2]                  ; Stuck at GND due to stuck port data_in              ;
; game_controller_fsm:main|cells[5]                  ; Stuck at VCC due to stuck port data_in              ;
; game_controller_fsm:main|cells[8]                  ; Stuck at GND due to stuck port data_in              ;
; game_controller_fsm:main|cells[11,14]              ; Stuck at VCC due to stuck port data_in              ;
; game_controller_fsm:main|cells[17]                 ; Stuck at GND due to stuck port data_in              ;
; game_controller_fsm:main|cells[20]                 ; Stuck at VCC due to stuck port data_in              ;
; game_controller_fsm:main|cells[23,26]              ; Stuck at GND due to stuck port data_in              ;
; game_controller_fsm:main|cells[29]                 ; Stuck at VCC due to stuck port data_in              ;
; game_controller_fsm:main|cells[32]                 ; Stuck at GND due to stuck port data_in              ;
; game_controller_fsm:main|cells[35,38]              ; Stuck at VCC due to stuck port data_in              ;
; game_controller_fsm:main|cells[41]                 ; Stuck at GND due to stuck port data_in              ;
; game_controller_fsm:main|cells[44]                 ; Stuck at VCC due to stuck port data_in              ;
; game_controller_fsm:main|cells[47]                 ; Stuck at GND due to stuck port data_in              ;
; Draw_Grid_FSM:grid_drawer|wait_one_cycle           ; Stuck at GND due to stuck port data_in              ;
; Draw_Grid_FSM:grid_drawer|draw                     ; Stuck at VCC due to stuck port data_in              ;
; Draw_Grid_FSM:grid_drawer|colour_out[2]            ; Merged with Draw_Grid_FSM:grid_drawer|colour_out[1] ;
; game_controller_fsm:main|y_out[4]                  ; Merged with game_controller_fsm:main|y_out[2]       ;
; game_controller_fsm:main|x_out[5]                  ; Merged with game_controller_fsm:main|x_out[0]       ;
; game_controller_fsm:main|x_out[2]                  ; Merged with game_controller_fsm:main|x_out[1]       ;
; Selector_Drawer_FSM:selector_drawer|wait_one_cycle ; Stuck at GND due to stuck port data_in              ;
; game_controller_fsm:main|curr_state~2              ; Lost fanout                                         ;
; game_controller_fsm:main|curr_state~3              ; Lost fanout                                         ;
; game_controller_fsm:main|curr_state~4              ; Lost fanout                                         ;
; game_controller_fsm:main|curr_state~5              ; Lost fanout                                         ;
; game_controller_fsm:main|curr_state~6              ; Lost fanout                                         ;
; game_controller_fsm:main|curr_state~7              ; Lost fanout                                         ;
; Selector_Drawer_FSM:selector_drawer|curr_state~2   ; Lost fanout                                         ;
; Selector_Drawer_FSM:selector_drawer|curr_state~3   ; Lost fanout                                         ;
; Selector_Drawer_FSM:selector_drawer|curr_state~4   ; Lost fanout                                         ;
; Total Number of Removed Registers = 37             ;                                                     ;
+----------------------------------------------------+-----------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 233   ;
; Number of registers using Synchronous Clear  ; 27    ;
; Number of registers using Synchronous Load   ; 41    ;
; Number of registers using Asynchronous Clear ; 20    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 71    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; rate_dividor:rate|counter[1]           ; 2       ;
; rate_dividor:rate|counter[3]           ; 2       ;
; Total number of inverted registers = 2 ;         ;
+----------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------+
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |CastleChaos|vga_adapter:VGA|vga_controller:controller|yCounter[1]                                             ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |CastleChaos|Draw_Grid_FSM:grid_drawer|y_incr[4]                                                               ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |CastleChaos|Draw_Grid_FSM:grid_drawer|x_incr[4]                                                               ;
; 9:1                ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |CastleChaos|Draw_Grid_FSM:grid_drawer|colour_out[0]                                                           ;
; 6:1                ; 3 bits    ; 12 LEs        ; 3 LEs                ; 9 LEs                  ; Yes        ; |CastleChaos|Selector_Drawer_FSM:selector_drawer|x_pos[1]                                                      ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |CastleChaos|Selector_Drawer_FSM:selector_drawer|y_incr[2]                                                     ;
; 6:1                ; 3 bits    ; 12 LEs        ; 3 LEs                ; 9 LEs                  ; Yes        ; |CastleChaos|Selector_Drawer_FSM:selector_drawer|y_pos[1]                                                      ;
; 7:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |CastleChaos|Selector_Drawer_FSM:selector_drawer|y_pos[3]                                                      ;
; 7:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |CastleChaos|Selector_Drawer_FSM:selector_drawer|x_pos[4]                                                      ;
; 6:1                ; 5 bits    ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |CastleChaos|Selector_Drawer_FSM:selector_drawer|x_incr[0]                                                     ;
; 21:1               ; 2 bits    ; 28 LEs        ; 6 LEs                ; 22 LEs                 ; Yes        ; |CastleChaos|game_controller_fsm:main|cells[3]                                                                 ;
; 21:1               ; 2 bits    ; 28 LEs        ; 6 LEs                ; 22 LEs                 ; Yes        ; |CastleChaos|game_controller_fsm:main|cells[43]                                                                ;
; 22:1               ; 2 bits    ; 28 LEs        ; 8 LEs                ; 20 LEs                 ; Yes        ; |CastleChaos|game_controller_fsm:main|cells[18]                                                                ;
; 22:1               ; 2 bits    ; 28 LEs        ; 8 LEs                ; 20 LEs                 ; Yes        ; |CastleChaos|game_controller_fsm:main|cells[28]                                                                ;
; 17:1               ; 2 bits    ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; Yes        ; |CastleChaos|game_controller_fsm:main|fg_colour[0]                                                             ;
; 18:1               ; 2 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |CastleChaos|game_controller_fsm:main|bg_colour[1]                                                             ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |CastleChaos|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_60g1:auto_generated|mux_0nb:mux3|result_node[1] ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |CastleChaos|game_controller_fsm:main|score_b                                                                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |CastleChaos|game_controller_fsm:main|score_y                                                                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |CastleChaos|game_controller_fsm:main|score_y                                                                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |CastleChaos|game_controller_fsm:main|score_b                                                                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |CastleChaos|game_controller_fsm:main|score_y                                                                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |CastleChaos|game_controller_fsm:main|score_y                                                                  ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |CastleChaos|game_controller_fsm:main|score_y                                                                  ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; No         ; |CastleChaos|Selector_Drawer_FSM:selector_drawer|Add7                                                          ;
; 20:1               ; 2 bits    ; 26 LEs        ; 6 LEs                ; 20 LEs                 ; No         ; |CastleChaos|game_controller_fsm:main|Mux37                                                                    ;
; 20:1               ; 2 bits    ; 26 LEs        ; 6 LEs                ; 20 LEs                 ; No         ; |CastleChaos|game_controller_fsm:main|Mux15                                                                    ;
; 21:1               ; 2 bits    ; 28 LEs        ; 8 LEs                ; 20 LEs                 ; No         ; |CastleChaos|game_controller_fsm:main|Mux32                                                                    ;
; 21:1               ; 2 bits    ; 28 LEs        ; 8 LEs                ; 20 LEs                 ; No         ; |CastleChaos|game_controller_fsm:main|Mux22                                                                    ;
; 32:1               ; 5 bits    ; 105 LEs       ; 5 LEs                ; 100 LEs                ; No         ; |CastleChaos|game_controller_fsm:main|Mux1                                                                     ;
; 32:1               ; 5 bits    ; 105 LEs       ; 5 LEs                ; 100 LEs                ; No         ; |CastleChaos|game_controller_fsm:main|Mux6                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Source assignments for vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_60g1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------+
; Assignment                      ; Value              ; From ; To                             ;
+---------------------------------+--------------------+------+--------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                              ;
+---------------------------------+--------------------+------+--------------------------------+


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA ;
+-------------------------+-----------+------------------------+
; Parameter Name          ; Value     ; Type                   ;
+-------------------------+-----------+------------------------+
; BITS_PER_COLOUR_CHANNEL ; 1         ; Signed Integer         ;
; MONOCHROME              ; FALSE     ; String                 ;
; RESOLUTION              ; 160x120   ; String                 ;
; BACKGROUND_IMAGE        ; black.mif ; String                 ;
+-------------------------+-----------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_address_translator:user_input_translator ;
+----------------+---------+--------------------------------------------------------------------------------+
; Parameter Name ; Value   ; Type                                                                           ;
+----------------+---------+--------------------------------------------------------------------------------+
; RESOLUTION     ; 160x120 ; String                                                                         ;
+----------------+---------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|altsyncram:VideoMemory ;
+------------------------------------+----------------------+-------------------------+
; Parameter Name                     ; Value                ; Type                    ;
+------------------------------------+----------------------+-------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                 ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                 ;
; WIDTH_A                            ; 3                    ; Signed Integer          ;
; WIDTHAD_A                          ; 15                   ; Signed Integer          ;
; NUMWORDS_A                         ; 19200                ; Signed Integer          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                 ;
; WIDTH_B                            ; 3                    ; Signed Integer          ;
; WIDTHAD_B                          ; 15                   ; Signed Integer          ;
; NUMWORDS_B                         ; 19200                ; Signed Integer          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                 ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                 ;
; INIT_FILE                          ; black.mif            ; Untyped                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                 ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                 ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                 ;
; CBXI_PARAMETER                     ; altsyncram_60g1      ; Untyped                 ;
+------------------------------------+----------------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component ;
+-------------------------------+-------------------+------------------------------------------------+
; Parameter Name                ; Value             ; Type                                           ;
+-------------------------------+-------------------+------------------------------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                                        ;
; PLL_TYPE                      ; FAST              ; Untyped                                        ;
; LPM_HINT                      ; UNUSED            ; Untyped                                        ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                                        ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                                        ;
; SCAN_CHAIN                    ; LONG              ; Untyped                                        ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                                        ;
; INCLK0_INPUT_FREQUENCY        ; 20000             ; Signed Integer                                 ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                                        ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                                        ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                                        ;
; LOCK_HIGH                     ; 1                 ; Untyped                                        ;
; LOCK_LOW                      ; 1                 ; Untyped                                        ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Untyped                                        ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Untyped                                        ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                                        ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                                        ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                                        ;
; SKIP_VCO                      ; OFF               ; Untyped                                        ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                                        ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                                        ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                                        ;
; BANDWIDTH                     ; 0                 ; Untyped                                        ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                                        ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                                        ;
; DOWN_SPREAD                   ; 0                 ; Untyped                                        ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                                        ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                                        ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK2_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK1_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK0_MULTIPLY_BY              ; 1                 ; Signed Integer                                 ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK2_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK1_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK0_DIVIDE_BY                ; 2                 ; Signed Integer                                 ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK1_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK2_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK1_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer                                 ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                                        ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                                        ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                                        ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                                        ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                                        ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                                        ;
; DPA_DIVIDER                   ; 0                 ; Untyped                                        ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                                        ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                                        ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                                        ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                                        ;
; VCO_MIN                       ; 0                 ; Untyped                                        ;
; VCO_MAX                       ; 0                 ; Untyped                                        ;
; VCO_CENTER                    ; 0                 ; Untyped                                        ;
; PFD_MIN                       ; 0                 ; Untyped                                        ;
; PFD_MAX                       ; 0                 ; Untyped                                        ;
; M_INITIAL                     ; 0                 ; Untyped                                        ;
; M                             ; 0                 ; Untyped                                        ;
; N                             ; 1                 ; Untyped                                        ;
; M2                            ; 1                 ; Untyped                                        ;
; N2                            ; 1                 ; Untyped                                        ;
; SS                            ; 1                 ; Untyped                                        ;
; C0_HIGH                       ; 0                 ; Untyped                                        ;
; C1_HIGH                       ; 0                 ; Untyped                                        ;
; C2_HIGH                       ; 0                 ; Untyped                                        ;
; C3_HIGH                       ; 0                 ; Untyped                                        ;
; C4_HIGH                       ; 0                 ; Untyped                                        ;
; C5_HIGH                       ; 0                 ; Untyped                                        ;
; C6_HIGH                       ; 0                 ; Untyped                                        ;
; C7_HIGH                       ; 0                 ; Untyped                                        ;
; C8_HIGH                       ; 0                 ; Untyped                                        ;
; C9_HIGH                       ; 0                 ; Untyped                                        ;
; C0_LOW                        ; 0                 ; Untyped                                        ;
; C1_LOW                        ; 0                 ; Untyped                                        ;
; C2_LOW                        ; 0                 ; Untyped                                        ;
; C3_LOW                        ; 0                 ; Untyped                                        ;
; C4_LOW                        ; 0                 ; Untyped                                        ;
; C5_LOW                        ; 0                 ; Untyped                                        ;
; C6_LOW                        ; 0                 ; Untyped                                        ;
; C7_LOW                        ; 0                 ; Untyped                                        ;
; C8_LOW                        ; 0                 ; Untyped                                        ;
; C9_LOW                        ; 0                 ; Untyped                                        ;
; C0_INITIAL                    ; 0                 ; Untyped                                        ;
; C1_INITIAL                    ; 0                 ; Untyped                                        ;
; C2_INITIAL                    ; 0                 ; Untyped                                        ;
; C3_INITIAL                    ; 0                 ; Untyped                                        ;
; C4_INITIAL                    ; 0                 ; Untyped                                        ;
; C5_INITIAL                    ; 0                 ; Untyped                                        ;
; C6_INITIAL                    ; 0                 ; Untyped                                        ;
; C7_INITIAL                    ; 0                 ; Untyped                                        ;
; C8_INITIAL                    ; 0                 ; Untyped                                        ;
; C9_INITIAL                    ; 0                 ; Untyped                                        ;
; C0_MODE                       ; BYPASS            ; Untyped                                        ;
; C1_MODE                       ; BYPASS            ; Untyped                                        ;
; C2_MODE                       ; BYPASS            ; Untyped                                        ;
; C3_MODE                       ; BYPASS            ; Untyped                                        ;
; C4_MODE                       ; BYPASS            ; Untyped                                        ;
; C5_MODE                       ; BYPASS            ; Untyped                                        ;
; C6_MODE                       ; BYPASS            ; Untyped                                        ;
; C7_MODE                       ; BYPASS            ; Untyped                                        ;
; C8_MODE                       ; BYPASS            ; Untyped                                        ;
; C9_MODE                       ; BYPASS            ; Untyped                                        ;
; C0_PH                         ; 0                 ; Untyped                                        ;
; C1_PH                         ; 0                 ; Untyped                                        ;
; C2_PH                         ; 0                 ; Untyped                                        ;
; C3_PH                         ; 0                 ; Untyped                                        ;
; C4_PH                         ; 0                 ; Untyped                                        ;
; C5_PH                         ; 0                 ; Untyped                                        ;
; C6_PH                         ; 0                 ; Untyped                                        ;
; C7_PH                         ; 0                 ; Untyped                                        ;
; C8_PH                         ; 0                 ; Untyped                                        ;
; C9_PH                         ; 0                 ; Untyped                                        ;
; L0_HIGH                       ; 1                 ; Untyped                                        ;
; L1_HIGH                       ; 1                 ; Untyped                                        ;
; G0_HIGH                       ; 1                 ; Untyped                                        ;
; G1_HIGH                       ; 1                 ; Untyped                                        ;
; G2_HIGH                       ; 1                 ; Untyped                                        ;
; G3_HIGH                       ; 1                 ; Untyped                                        ;
; E0_HIGH                       ; 1                 ; Untyped                                        ;
; E1_HIGH                       ; 1                 ; Untyped                                        ;
; E2_HIGH                       ; 1                 ; Untyped                                        ;
; E3_HIGH                       ; 1                 ; Untyped                                        ;
; L0_LOW                        ; 1                 ; Untyped                                        ;
; L1_LOW                        ; 1                 ; Untyped                                        ;
; G0_LOW                        ; 1                 ; Untyped                                        ;
; G1_LOW                        ; 1                 ; Untyped                                        ;
; G2_LOW                        ; 1                 ; Untyped                                        ;
; G3_LOW                        ; 1                 ; Untyped                                        ;
; E0_LOW                        ; 1                 ; Untyped                                        ;
; E1_LOW                        ; 1                 ; Untyped                                        ;
; E2_LOW                        ; 1                 ; Untyped                                        ;
; E3_LOW                        ; 1                 ; Untyped                                        ;
; L0_INITIAL                    ; 1                 ; Untyped                                        ;
; L1_INITIAL                    ; 1                 ; Untyped                                        ;
; G0_INITIAL                    ; 1                 ; Untyped                                        ;
; G1_INITIAL                    ; 1                 ; Untyped                                        ;
; G2_INITIAL                    ; 1                 ; Untyped                                        ;
; G3_INITIAL                    ; 1                 ; Untyped                                        ;
; E0_INITIAL                    ; 1                 ; Untyped                                        ;
; E1_INITIAL                    ; 1                 ; Untyped                                        ;
; E2_INITIAL                    ; 1                 ; Untyped                                        ;
; E3_INITIAL                    ; 1                 ; Untyped                                        ;
; L0_MODE                       ; BYPASS            ; Untyped                                        ;
; L1_MODE                       ; BYPASS            ; Untyped                                        ;
; G0_MODE                       ; BYPASS            ; Untyped                                        ;
; G1_MODE                       ; BYPASS            ; Untyped                                        ;
; G2_MODE                       ; BYPASS            ; Untyped                                        ;
; G3_MODE                       ; BYPASS            ; Untyped                                        ;
; E0_MODE                       ; BYPASS            ; Untyped                                        ;
; E1_MODE                       ; BYPASS            ; Untyped                                        ;
; E2_MODE                       ; BYPASS            ; Untyped                                        ;
; E3_MODE                       ; BYPASS            ; Untyped                                        ;
; L0_PH                         ; 0                 ; Untyped                                        ;
; L1_PH                         ; 0                 ; Untyped                                        ;
; G0_PH                         ; 0                 ; Untyped                                        ;
; G1_PH                         ; 0                 ; Untyped                                        ;
; G2_PH                         ; 0                 ; Untyped                                        ;
; G3_PH                         ; 0                 ; Untyped                                        ;
; E0_PH                         ; 0                 ; Untyped                                        ;
; E1_PH                         ; 0                 ; Untyped                                        ;
; E2_PH                         ; 0                 ; Untyped                                        ;
; E3_PH                         ; 0                 ; Untyped                                        ;
; M_PH                          ; 0                 ; Untyped                                        ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; CLK0_COUNTER                  ; G0                ; Untyped                                        ;
; CLK1_COUNTER                  ; G0                ; Untyped                                        ;
; CLK2_COUNTER                  ; G0                ; Untyped                                        ;
; CLK3_COUNTER                  ; G0                ; Untyped                                        ;
; CLK4_COUNTER                  ; G0                ; Untyped                                        ;
; CLK5_COUNTER                  ; G0                ; Untyped                                        ;
; CLK6_COUNTER                  ; E0                ; Untyped                                        ;
; CLK7_COUNTER                  ; E1                ; Untyped                                        ;
; CLK8_COUNTER                  ; E2                ; Untyped                                        ;
; CLK9_COUNTER                  ; E3                ; Untyped                                        ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; M_TIME_DELAY                  ; 0                 ; Untyped                                        ;
; N_TIME_DELAY                  ; 0                 ; Untyped                                        ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                                        ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                                        ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                                        ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                                        ;
; ENABLE0_COUNTER               ; L0                ; Untyped                                        ;
; ENABLE1_COUNTER               ; L0                ; Untyped                                        ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                                        ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                                        ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                                        ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                                        ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                                        ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                                        ;
; VCO_POST_SCALE                ; 0                 ; Untyped                                        ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                        ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                        ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                        ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II        ; Untyped                                        ;
; PORT_CLKENA0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA2                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA3                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA4                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA5                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK2                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK3                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKBAD0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKBAD1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK0                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK1                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK2                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK3                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK4                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK5                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_SCANDATA                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANDATAOUT              ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANDONE                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ACTIVECLOCK              ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKLOSS                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_INCLK1                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_INCLK0                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_FBIN                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PLLENA                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKSWITCH                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ARESET                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PFDENA                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANCLK                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANACLR                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANREAD                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANWRITE                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_LOCKED                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CONFIGUPDATE             ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASEDONE                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASESTEP                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASEUPDOWN              ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANCLKENA               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASECOUNTERSELECT       ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                                        ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                                        ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; CBXI_PARAMETER                ; NOTHING           ; Untyped                                        ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                                        ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                                        ;
; WIDTH_CLOCK                   ; 6                 ; Untyped                                        ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                                        ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                                        ;
; DEVICE_FAMILY                 ; Cyclone IV E      ; Untyped                                        ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                                        ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                                        ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                                 ;
+-------------------------------+-------------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller ;
+-------------------------+------------+-------------------------------------------------+
; Parameter Name          ; Value      ; Type                                            ;
+-------------------------+------------+-------------------------------------------------+
; BITS_PER_COLOUR_CHANNEL ; 1          ; Signed Integer                                  ;
; MONOCHROME              ; FALSE      ; String                                          ;
; RESOLUTION              ; 160x120    ; String                                          ;
; C_VERT_NUM_PIXELS       ; 0111100000 ; Unsigned Binary                                 ;
; C_VERT_SYNC_START       ; 0111101101 ; Unsigned Binary                                 ;
; C_VERT_SYNC_END         ; 0111101110 ; Unsigned Binary                                 ;
; C_VERT_TOTAL_COUNT      ; 1000001101 ; Unsigned Binary                                 ;
; C_HORZ_NUM_PIXELS       ; 1010000000 ; Unsigned Binary                                 ;
; C_HORZ_SYNC_START       ; 1010010011 ; Unsigned Binary                                 ;
; C_HORZ_SYNC_END         ; 1011110010 ; Unsigned Binary                                 ;
; C_HORZ_TOTAL_COUNT      ; 1100100000 ; Unsigned Binary                                 ;
+-------------------------+------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator ;
+----------------+---------+----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value   ; Type                                                                                                     ;
+----------------+---------+----------------------------------------------------------------------------------------------------------+
; RESOLUTION     ; 160x120 ; String                                                                                                   ;
+----------------+---------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Draw_Grid_FSM:grid_drawer ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; WAIT           ; 00    ; Unsigned Binary                               ;
; INCREMENT      ; 01    ; Unsigned Binary                               ;
; DONE           ; 11    ; Unsigned Binary                               ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Selector_Drawer_FSM:selector_drawer ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; WAIT           ; 000   ; Unsigned Binary                                         ;
; BOTTOM_BOARDER ; 001   ; Unsigned Binary                                         ;
; LEFT_BOARDER   ; 010   ; Unsigned Binary                                         ;
; TOP_BOARDER    ; 011   ; Unsigned Binary                                         ;
; RIGHT_BOARDER  ; 100   ; Unsigned Binary                                         ;
; DONE           ; 101   ; Unsigned Binary                                         ;
; X_a            ; 110   ; Unsigned Binary                                         ;
; X_b            ; 111   ; Unsigned Binary                                         ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: game_controller_fsm:main ;
+--------------------+--------+-----------------------------------------+
; Parameter Name     ; Value  ; Type                                    ;
+--------------------+--------+-----------------------------------------+
; UP                 ; 00     ; Unsigned Binary                         ;
; DOWN               ; 01     ; Unsigned Binary                         ;
; LEFT               ; 10     ; Unsigned Binary                         ;
; RIGHT              ; 11     ; Unsigned Binary                         ;
; RESET              ; 000000 ; Unsigned Binary                         ;
; DRAW_BOARD_0       ; 000001 ; Unsigned Binary                         ;
; WAIT_BOARD_0       ; 000010 ; Unsigned Binary                         ;
; DRAW_BOARD_1       ; 000011 ; Unsigned Binary                         ;
; WAIT_BOARD_1       ; 000100 ; Unsigned Binary                         ;
; DRAW_BOARD_2       ; 000101 ; Unsigned Binary                         ;
; WAIT_BOARD_2       ; 000110 ; Unsigned Binary                         ;
; DRAW_BOARD_3       ; 000111 ; Unsigned Binary                         ;
; WAIT_BOARD_3       ; 001000 ; Unsigned Binary                         ;
; DRAW_BOARD_4       ; 001001 ; Unsigned Binary                         ;
; WAIT_BOARD_4       ; 001010 ; Unsigned Binary                         ;
; DRAW_BOARD_5       ; 001011 ; Unsigned Binary                         ;
; WAIT_BOARD_5       ; 001100 ; Unsigned Binary                         ;
; DRAW_BOARD_6       ; 001101 ; Unsigned Binary                         ;
; WAIT_BOARD_6       ; 001110 ; Unsigned Binary                         ;
; DRAW_BOARD_7       ; 001111 ; Unsigned Binary                         ;
; WAIT_BOARD_7       ; 010000 ; Unsigned Binary                         ;
; DRAW_BOARD_8       ; 010001 ; Unsigned Binary                         ;
; WAIT_BOARD_8       ; 010010 ; Unsigned Binary                         ;
; DRAW_BOARD_9       ; 010011 ; Unsigned Binary                         ;
; WAIT_BOARD_9       ; 010100 ; Unsigned Binary                         ;
; DRAW_BOARD_10      ; 010101 ; Unsigned Binary                         ;
; WAIT_BOARD_10      ; 010110 ; Unsigned Binary                         ;
; DRAW_BOARD_11      ; 010111 ; Unsigned Binary                         ;
; WAIT_BOARD_11      ; 011000 ; Unsigned Binary                         ;
; DRAW_BOARD_12      ; 011001 ; Unsigned Binary                         ;
; WAIT_BOARD_12      ; 011010 ; Unsigned Binary                         ;
; DRAW_BOARD_13      ; 011011 ; Unsigned Binary                         ;
; WAIT_BOARD_13      ; 011100 ; Unsigned Binary                         ;
; DRAW_BOARD_14      ; 011101 ; Unsigned Binary                         ;
; WAIT_BOARD_14      ; 011110 ; Unsigned Binary                         ;
; DRAW_BOARD_15      ; 011111 ; Unsigned Binary                         ;
; WAIT_BOARD_15      ; 100000 ; Unsigned Binary                         ;
; DRAW_SELECTOR      ; 100001 ; Unsigned Binary                         ;
; WAIT_SELECTOR_DONE ; 100010 ; Unsigned Binary                         ;
; WAIT_PLAYER        ; 100011 ; Unsigned Binary                         ;
; WAIT_PLAYER_UP     ; 100100 ; Unsigned Binary                         ;
; DO_LOGIC           ; 100101 ; Unsigned Binary                         ;
; CLEAN_UP           ; 100110 ; Unsigned Binary                         ;
+--------------------+--------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                   ;
+-------------------------------------------+----------------------------------------+
; Name                                      ; Value                                  ;
+-------------------------------------------+----------------------------------------+
; Number of entity instances                ; 1                                      ;
; Entity Instance                           ; vga_adapter:VGA|altsyncram:VideoMemory ;
;     -- OPERATION_MODE                     ; DUAL_PORT                              ;
;     -- WIDTH_A                            ; 3                                      ;
;     -- NUMWORDS_A                         ; 19200                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                           ;
;     -- WIDTH_B                            ; 3                                      ;
;     -- NUMWORDS_B                         ; 19200                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                 ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                              ;
+-------------------------------------------+----------------------------------------+


+---------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                          ;
+-------------------------------+-------------------------------------------------------+
; Name                          ; Value                                                 ;
+-------------------------------+-------------------------------------------------------+
; Number of entity instances    ; 1                                                     ;
; Entity Instance               ; vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                                ;
;     -- PLL_TYPE               ; FAST                                                  ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                 ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                     ;
;     -- VCO_MULTIPLY_BY        ; 0                                                     ;
;     -- VCO_DIVIDE_BY          ; 0                                                     ;
+-------------------------------+-------------------------------------------------------+


+---------------------------------------------------+
; Port Connectivity Checks: "hex_decoder:hex7"      ;
+-----------------+-------+----------+--------------+
; Port            ; Type  ; Severity ; Details      ;
+-----------------+-------+----------+--------------+
; hex_digit[3..0] ; Input ; Info     ; Stuck at GND ;
; hex_digit[4]    ; Input ; Info     ; Stuck at VCC ;
+-----------------+-------+----------+--------------+


+---------------------------------------------------+
; Port Connectivity Checks: "hex_decoder:hex5"      ;
+-----------------+-------+----------+--------------+
; Port            ; Type  ; Severity ; Details      ;
+-----------------+-------+----------+--------------+
; hex_digit[1..0] ; Input ; Info     ; Stuck at VCC ;
; hex_digit[4]    ; Input ; Info     ; Stuck at GND ;
; hex_digit[3]    ; Input ; Info     ; Stuck at VCC ;
; hex_digit[2]    ; Input ; Info     ; Stuck at GND ;
+-----------------+-------+----------+--------------+


+---------------------------------------------------+
; Port Connectivity Checks: "hex_decoder:hex3"      ;
+-----------------+-------+----------+--------------+
; Port            ; Type  ; Severity ; Details      ;
+-----------------+-------+----------+--------------+
; hex_digit[4..2] ; Input ; Info     ; Stuck at GND ;
+-----------------+-------+----------+--------------+


+------------------------------------------------+
; Port Connectivity Checks: "hex_decoder:hex2"   ;
+--------------+-------+----------+--------------+
; Port         ; Type  ; Severity ; Details      ;
+--------------+-------+----------+--------------+
; hex_digit[4] ; Input ; Info     ; Stuck at GND ;
+--------------+-------+----------+--------------+


+---------------------------------------------------+
; Port Connectivity Checks: "hex_decoder:hex1"      ;
+-----------------+-------+----------+--------------+
; Port            ; Type  ; Severity ; Details      ;
+-----------------+-------+----------+--------------+
; hex_digit[4..1] ; Input ; Info     ; Stuck at GND ;
+-----------------+-------+----------+--------------+


+---------------------------------------------------+
; Port Connectivity Checks: "hex_decoder:hex0"      ;
+-----------------+-------+----------+--------------+
; Port            ; Type  ; Severity ; Details      ;
+-----------------+-------+----------+--------------+
; hex_digit[4..1] ; Input ; Info     ; Stuck at GND ;
+-----------------+-------+----------+--------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Selector_Drawer_FSM:selector_drawer"                                                     ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; hex_state ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 114                         ;
; cycloneiii_ff         ; 233                         ;
;     CLR               ; 20                          ;
;     ENA               ; 42                          ;
;     ENA SCLR          ; 6                           ;
;     ENA SCLR SLD      ; 2                           ;
;     ENA SLD           ; 21                          ;
;     SCLR              ; 19                          ;
;     SLD               ; 18                          ;
;     plain             ; 105                         ;
; cycloneiii_lcell_comb ; 967                         ;
;     arith             ; 128                         ;
;         2 data inputs ; 86                          ;
;         3 data inputs ; 42                          ;
;     normal            ; 839                         ;
;         0 data inputs ; 6                           ;
;         1 data inputs ; 19                          ;
;         2 data inputs ; 135                         ;
;         3 data inputs ; 173                         ;
;         4 data inputs ; 506                         ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 9                           ;
;                       ;                             ;
; Max LUT depth         ; 8.40                        ;
; Average LUT depth     ; 4.06                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:03     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition
    Info: Processing started: Thu Apr  4 15:24:37 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off CastleChaos -c CastleChaos
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 9 design units, including 9 entities, in source file CastleChaos.v
    Info (12023): Found entity 1: CastleChaos File: /cmshome/ilinasof/Desktop/Castle_Chaos_Week_3.1/Castle-Chaos-master/CastleChaos.v Line: 1
    Info (12023): Found entity 2: rate_dividor File: /cmshome/ilinasof/Desktop/Castle_Chaos_Week_3.1/Castle-Chaos-master/CastleChaos.v Line: 114
    Info (12023): Found entity 3: Draw_Grid_FSM File: /cmshome/ilinasof/Desktop/Castle_Chaos_Week_3.1/Castle-Chaos-master/CastleChaos.v Line: 143
    Info (12023): Found entity 4: Selector_Drawer_FSM File: /cmshome/ilinasof/Desktop/Castle_Chaos_Week_3.1/Castle-Chaos-master/CastleChaos.v Line: 237
    Info (12023): Found entity 5: game_controller_fsm File: /cmshome/ilinasof/Desktop/Castle_Chaos_Week_3.1/Castle-Chaos-master/CastleChaos.v Line: 378
    Info (12023): Found entity 6: bg_colour_decoder File: /cmshome/ilinasof/Desktop/Castle_Chaos_Week_3.1/Castle-Chaos-master/CastleChaos.v Line: 1414
    Info (12023): Found entity 7: fg_colour_decoder File: /cmshome/ilinasof/Desktop/Castle_Chaos_Week_3.1/Castle-Chaos-master/CastleChaos.v Line: 1432
    Info (12023): Found entity 8: pixel_drawing_MUX File: /cmshome/ilinasof/Desktop/Castle_Chaos_Week_3.1/Castle-Chaos-master/CastleChaos.v Line: 1457
    Info (12023): Found entity 9: hex_decoder File: /cmshome/ilinasof/Desktop/Castle_Chaos_Week_3.1/Castle-Chaos-master/CastleChaos.v Line: 1488
Info (12127): Elaborating entity "CastleChaos" for the top level hierarchy
Warning (12125): Using design file vga_adapter.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: vga_adapter File: /cmshome/ilinasof/Desktop/Castle_Chaos_Week_3.1/Castle-Chaos-master/vga_adapter.v Line: 78
Info (12128): Elaborating entity "vga_adapter" for hierarchy "vga_adapter:VGA" File: /cmshome/ilinasof/Desktop/Castle_Chaos_Week_3.1/Castle-Chaos-master/CastleChaos.v Line: 68
Warning (12125): Using design file vga_address_translator.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: vga_address_translator File: /cmshome/ilinasof/Desktop/Castle_Chaos_Week_3.1/Castle-Chaos-master/vga_address_translator.v Line: 4
Info (12128): Elaborating entity "vga_address_translator" for hierarchy "vga_adapter:VGA|vga_address_translator:user_input_translator" File: /cmshome/ilinasof/Desktop/Castle_Chaos_Week_3.1/Castle-Chaos-master/vga_adapter.v Line: 192
Info (12128): Elaborating entity "altsyncram" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory" File: /cmshome/ilinasof/Desktop/Castle_Chaos_Week_3.1/Castle-Chaos-master/vga_adapter.v Line: 213
Info (12130): Elaborated megafunction instantiation "vga_adapter:VGA|altsyncram:VideoMemory" File: /cmshome/ilinasof/Desktop/Castle_Chaos_Week_3.1/Castle-Chaos-master/vga_adapter.v Line: 213
Info (12133): Instantiated megafunction "vga_adapter:VGA|altsyncram:VideoMemory" with the following parameter: File: /cmshome/ilinasof/Desktop/Castle_Chaos_Week_3.1/Castle-Chaos-master/vga_adapter.v Line: 213
    Info (12134): Parameter "WIDTH_A" = "3"
    Info (12134): Parameter "WIDTH_B" = "3"
    Info (12134): Parameter "INTENDED_DEVICE_FAMILY" = "Cyclone II"
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTHAD_A" = "15"
    Info (12134): Parameter "NUMWORDS_A" = "19200"
    Info (12134): Parameter "WIDTHAD_B" = "15"
    Info (12134): Parameter "NUMWORDS_B" = "19200"
    Info (12134): Parameter "OUTDATA_REG_B" = "CLOCK1"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "CLOCK_ENABLE_INPUT_A" = "BYPASS"
    Info (12134): Parameter "CLOCK_ENABLE_INPUT_B" = "BYPASS"
    Info (12134): Parameter "CLOCK_ENABLE_OUTPUT_B" = "BYPASS"
    Info (12134): Parameter "POWER_UP_UNINITIALIZED" = "FALSE"
    Info (12134): Parameter "INIT_FILE" = "black.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_60g1.tdf
    Info (12023): Found entity 1: altsyncram_60g1 File: /cmshome/ilinasof/Desktop/Castle_Chaos_Week_3.1/Castle-Chaos-master/db/altsyncram_60g1.tdf Line: 34
Info (12128): Elaborating entity "altsyncram_60g1" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_60g1:auto_generated" File: /usr/local/cms/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_lsa.tdf
    Info (12023): Found entity 1: decode_lsa File: /cmshome/ilinasof/Desktop/Castle_Chaos_Week_3.1/Castle-Chaos-master/db/decode_lsa.tdf Line: 23
Info (12128): Elaborating entity "decode_lsa" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_60g1:auto_generated|decode_lsa:decode2" File: /cmshome/ilinasof/Desktop/Castle_Chaos_Week_3.1/Castle-Chaos-master/db/altsyncram_60g1.tdf Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_e8a.tdf
    Info (12023): Found entity 1: decode_e8a File: /cmshome/ilinasof/Desktop/Castle_Chaos_Week_3.1/Castle-Chaos-master/db/decode_e8a.tdf Line: 23
Info (12128): Elaborating entity "decode_e8a" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_60g1:auto_generated|decode_e8a:rden_decode_b" File: /cmshome/ilinasof/Desktop/Castle_Chaos_Week_3.1/Castle-Chaos-master/db/altsyncram_60g1.tdf Line: 48
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_0nb.tdf
    Info (12023): Found entity 1: mux_0nb File: /cmshome/ilinasof/Desktop/Castle_Chaos_Week_3.1/Castle-Chaos-master/db/mux_0nb.tdf Line: 23
Info (12128): Elaborating entity "mux_0nb" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_60g1:auto_generated|mux_0nb:mux3" File: /cmshome/ilinasof/Desktop/Castle_Chaos_Week_3.1/Castle-Chaos-master/db/altsyncram_60g1.tdf Line: 50
Warning (12125): Using design file vga_pll.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: vga_pll File: /cmshome/ilinasof/Desktop/Castle_Chaos_Week_3.1/Castle-Chaos-master/vga_pll.v Line: 36
Info (12128): Elaborating entity "vga_pll" for hierarchy "vga_adapter:VGA|vga_pll:mypll" File: /cmshome/ilinasof/Desktop/Castle_Chaos_Week_3.1/Castle-Chaos-master/vga_adapter.v Line: 231
Info (12128): Elaborating entity "altpll" for hierarchy "vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component" File: /cmshome/ilinasof/Desktop/Castle_Chaos_Week_3.1/Castle-Chaos-master/vga_pll.v Line: 53
Info (12130): Elaborated megafunction instantiation "vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component" File: /cmshome/ilinasof/Desktop/Castle_Chaos_Week_3.1/Castle-Chaos-master/vga_pll.v Line: 53
Info (12133): Instantiated megafunction "vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component" with the following parameter: File: /cmshome/ilinasof/Desktop/Castle_Chaos_Week_3.1/Castle-Chaos-master/vga_pll.v Line: 53
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "pll_type" = "FAST"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "primary_clock" = "INCLK0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk0_divide_by" = "2"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
Warning (12125): Using design file vga_controller.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: vga_controller File: /cmshome/ilinasof/Desktop/Castle_Chaos_Week_3.1/Castle-Chaos-master/vga_controller.v Line: 9
Info (12128): Elaborating entity "vga_controller" for hierarchy "vga_adapter:VGA|vga_controller:controller" File: /cmshome/ilinasof/Desktop/Castle_Chaos_Week_3.1/Castle-Chaos-master/vga_adapter.v Line: 252
Info (12128): Elaborating entity "rate_dividor" for hierarchy "rate_dividor:rate" File: /cmshome/ilinasof/Desktop/Castle_Chaos_Week_3.1/Castle-Chaos-master/CastleChaos.v Line: 92
Info (12128): Elaborating entity "Draw_Grid_FSM" for hierarchy "Draw_Grid_FSM:grid_drawer" File: /cmshome/ilinasof/Desktop/Castle_Chaos_Week_3.1/Castle-Chaos-master/CastleChaos.v Line: 93
Info (12128): Elaborating entity "Selector_Drawer_FSM" for hierarchy "Selector_Drawer_FSM:selector_drawer" File: /cmshome/ilinasof/Desktop/Castle_Chaos_Week_3.1/Castle-Chaos-master/CastleChaos.v Line: 94
Info (12128): Elaborating entity "game_controller_fsm" for hierarchy "game_controller_fsm:main" File: /cmshome/ilinasof/Desktop/Castle_Chaos_Week_3.1/Castle-Chaos-master/CastleChaos.v Line: 95
Info (10264): Verilog HDL Case Statement information at CastleChaos.v(805): all case item expressions in this case statement are onehot File: /cmshome/ilinasof/Desktop/Castle_Chaos_Week_3.1/Castle-Chaos-master/CastleChaos.v Line: 805
Info (12128): Elaborating entity "fg_colour_decoder" for hierarchy "game_controller_fsm:main|fg_colour_decoder:myfg" File: /cmshome/ilinasof/Desktop/Castle_Chaos_Week_3.1/Castle-Chaos-master/CastleChaos.v Line: 400
Info (12128): Elaborating entity "bg_colour_decoder" for hierarchy "game_controller_fsm:main|bg_colour_decoder:mybg" File: /cmshome/ilinasof/Desktop/Castle_Chaos_Week_3.1/Castle-Chaos-master/CastleChaos.v Line: 401
Info (12128): Elaborating entity "pixel_drawing_MUX" for hierarchy "pixel_drawing_MUX:mux" File: /cmshome/ilinasof/Desktop/Castle_Chaos_Week_3.1/Castle-Chaos-master/CastleChaos.v Line: 97
Info (12128): Elaborating entity "hex_decoder" for hierarchy "hex_decoder:hex0" File: /cmshome/ilinasof/Desktop/Castle_Chaos_Week_3.1/Castle-Chaos-master/CastleChaos.v Line: 99
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "VGA_SYNC_N" is stuck at VCC File: /cmshome/ilinasof/Desktop/Castle_Chaos_Week_3.1/Castle-Chaos-master/CastleChaos.v Line: 36
    Warning (13410): Pin "HEX0[1]" is stuck at GND File: /cmshome/ilinasof/Desktop/Castle_Chaos_Week_3.1/Castle-Chaos-master/CastleChaos.v Line: 40
    Warning (13410): Pin "HEX0[2]" is stuck at GND File: /cmshome/ilinasof/Desktop/Castle_Chaos_Week_3.1/Castle-Chaos-master/CastleChaos.v Line: 40
    Warning (13410): Pin "HEX0[6]" is stuck at VCC File: /cmshome/ilinasof/Desktop/Castle_Chaos_Week_3.1/Castle-Chaos-master/CastleChaos.v Line: 40
    Warning (13410): Pin "HEX1[1]" is stuck at GND File: /cmshome/ilinasof/Desktop/Castle_Chaos_Week_3.1/Castle-Chaos-master/CastleChaos.v Line: 40
    Warning (13410): Pin "HEX1[2]" is stuck at GND File: /cmshome/ilinasof/Desktop/Castle_Chaos_Week_3.1/Castle-Chaos-master/CastleChaos.v Line: 40
    Warning (13410): Pin "HEX1[6]" is stuck at VCC File: /cmshome/ilinasof/Desktop/Castle_Chaos_Week_3.1/Castle-Chaos-master/CastleChaos.v Line: 40
    Warning (13410): Pin "HEX2[1]" is stuck at GND File: /cmshome/ilinasof/Desktop/Castle_Chaos_Week_3.1/Castle-Chaos-master/CastleChaos.v Line: 40
    Warning (13410): Pin "HEX3[0]" is stuck at GND File: /cmshome/ilinasof/Desktop/Castle_Chaos_Week_3.1/Castle-Chaos-master/CastleChaos.v Line: 40
    Warning (13410): Pin "HEX3[1]" is stuck at GND File: /cmshome/ilinasof/Desktop/Castle_Chaos_Week_3.1/Castle-Chaos-master/CastleChaos.v Line: 40
    Warning (13410): Pin "HEX3[2]" is stuck at GND File: /cmshome/ilinasof/Desktop/Castle_Chaos_Week_3.1/Castle-Chaos-master/CastleChaos.v Line: 40
    Warning (13410): Pin "HEX3[3]" is stuck at GND File: /cmshome/ilinasof/Desktop/Castle_Chaos_Week_3.1/Castle-Chaos-master/CastleChaos.v Line: 40
    Warning (13410): Pin "HEX3[4]" is stuck at GND File: /cmshome/ilinasof/Desktop/Castle_Chaos_Week_3.1/Castle-Chaos-master/CastleChaos.v Line: 40
    Warning (13410): Pin "HEX3[5]" is stuck at GND File: /cmshome/ilinasof/Desktop/Castle_Chaos_Week_3.1/Castle-Chaos-master/CastleChaos.v Line: 40
    Warning (13410): Pin "HEX3[6]" is stuck at VCC File: /cmshome/ilinasof/Desktop/Castle_Chaos_Week_3.1/Castle-Chaos-master/CastleChaos.v Line: 40
    Warning (13410): Pin "HEX5[0]" is stuck at VCC File: /cmshome/ilinasof/Desktop/Castle_Chaos_Week_3.1/Castle-Chaos-master/CastleChaos.v Line: 40
    Warning (13410): Pin "HEX5[1]" is stuck at VCC File: /cmshome/ilinasof/Desktop/Castle_Chaos_Week_3.1/Castle-Chaos-master/CastleChaos.v Line: 40
    Warning (13410): Pin "HEX5[2]" is stuck at GND File: /cmshome/ilinasof/Desktop/Castle_Chaos_Week_3.1/Castle-Chaos-master/CastleChaos.v Line: 40
    Warning (13410): Pin "HEX5[3]" is stuck at GND File: /cmshome/ilinasof/Desktop/Castle_Chaos_Week_3.1/Castle-Chaos-master/CastleChaos.v Line: 40
    Warning (13410): Pin "HEX5[4]" is stuck at GND File: /cmshome/ilinasof/Desktop/Castle_Chaos_Week_3.1/Castle-Chaos-master/CastleChaos.v Line: 40
    Warning (13410): Pin "HEX5[5]" is stuck at GND File: /cmshome/ilinasof/Desktop/Castle_Chaos_Week_3.1/Castle-Chaos-master/CastleChaos.v Line: 40
    Warning (13410): Pin "HEX5[6]" is stuck at GND File: /cmshome/ilinasof/Desktop/Castle_Chaos_Week_3.1/Castle-Chaos-master/CastleChaos.v Line: 40
    Warning (13410): Pin "HEX7[0]" is stuck at VCC File: /cmshome/ilinasof/Desktop/Castle_Chaos_Week_3.1/Castle-Chaos-master/CastleChaos.v Line: 40
    Warning (13410): Pin "HEX7[1]" is stuck at GND File: /cmshome/ilinasof/Desktop/Castle_Chaos_Week_3.1/Castle-Chaos-master/CastleChaos.v Line: 40
    Warning (13410): Pin "HEX7[2]" is stuck at GND File: /cmshome/ilinasof/Desktop/Castle_Chaos_Week_3.1/Castle-Chaos-master/CastleChaos.v Line: 40
    Warning (13410): Pin "HEX7[3]" is stuck at GND File: /cmshome/ilinasof/Desktop/Castle_Chaos_Week_3.1/Castle-Chaos-master/CastleChaos.v Line: 40
    Warning (13410): Pin "HEX7[4]" is stuck at VCC File: /cmshome/ilinasof/Desktop/Castle_Chaos_Week_3.1/Castle-Chaos-master/CastleChaos.v Line: 40
    Warning (13410): Pin "HEX7[5]" is stuck at GND File: /cmshome/ilinasof/Desktop/Castle_Chaos_Week_3.1/Castle-Chaos-master/CastleChaos.v Line: 40
    Warning (13410): Pin "HEX7[6]" is stuck at GND File: /cmshome/ilinasof/Desktop/Castle_Chaos_Week_3.1/Castle-Chaos-master/CastleChaos.v Line: 40
Info (286030): Timing-Driven Synthesis is running
Info (17049): 9 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file /cmshome/ilinasof/Desktop/Castle_Chaos_Week_3.1/Castle-Chaos-master/output_files/CastleChaos.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 12 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "KEY[1]" File: /cmshome/ilinasof/Desktop/Castle_Chaos_Week_3.1/Castle-Chaos-master/CastleChaos.v Line: 28
    Warning (15610): No output dependent on input pin "KEY[2]" File: /cmshome/ilinasof/Desktop/Castle_Chaos_Week_3.1/Castle-Chaos-master/CastleChaos.v Line: 28
    Warning (15610): No output dependent on input pin "KEY[3]" File: /cmshome/ilinasof/Desktop/Castle_Chaos_Week_3.1/Castle-Chaos-master/CastleChaos.v Line: 28
    Warning (15610): No output dependent on input pin "SW[0]" File: /cmshome/ilinasof/Desktop/Castle_Chaos_Week_3.1/Castle-Chaos-master/CastleChaos.v Line: 27
    Warning (15610): No output dependent on input pin "SW[5]" File: /cmshome/ilinasof/Desktop/Castle_Chaos_Week_3.1/Castle-Chaos-master/CastleChaos.v Line: 27
    Warning (15610): No output dependent on input pin "SW[10]" File: /cmshome/ilinasof/Desktop/Castle_Chaos_Week_3.1/Castle-Chaos-master/CastleChaos.v Line: 27
    Warning (15610): No output dependent on input pin "SW[11]" File: /cmshome/ilinasof/Desktop/Castle_Chaos_Week_3.1/Castle-Chaos-master/CastleChaos.v Line: 27
    Warning (15610): No output dependent on input pin "SW[12]" File: /cmshome/ilinasof/Desktop/Castle_Chaos_Week_3.1/Castle-Chaos-master/CastleChaos.v Line: 27
    Warning (15610): No output dependent on input pin "SW[13]" File: /cmshome/ilinasof/Desktop/Castle_Chaos_Week_3.1/Castle-Chaos-master/CastleChaos.v Line: 27
    Warning (15610): No output dependent on input pin "SW[14]" File: /cmshome/ilinasof/Desktop/Castle_Chaos_Week_3.1/Castle-Chaos-master/CastleChaos.v Line: 27
    Warning (15610): No output dependent on input pin "SW[15]" File: /cmshome/ilinasof/Desktop/Castle_Chaos_Week_3.1/Castle-Chaos-master/CastleChaos.v Line: 27
    Warning (15610): No output dependent on input pin "SW[16]" File: /cmshome/ilinasof/Desktop/Castle_Chaos_Week_3.1/Castle-Chaos-master/CastleChaos.v Line: 27
Info (21057): Implemented 1105 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 23 input pins
    Info (21059): Implemented 91 output pins
    Info (21061): Implemented 981 logic cells
    Info (21064): Implemented 9 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 48 warnings
    Info: Peak virtual memory: 1262 megabytes
    Info: Processing ended: Thu Apr  4 15:24:53 2019
    Info: Elapsed time: 00:00:16
    Info: Total CPU time (on all processors): 00:00:24


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in /cmshome/ilinasof/Desktop/Castle_Chaos_Week_3.1/Castle-Chaos-master/output_files/CastleChaos.map.smsg.


