<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="IDS_Lab09.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="IDS_Lab09.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="IDS_Lab09.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="IDS_Lab09.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="IDS_Lab09.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="IDS_Lab09.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="IDS_Lab09.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="IDS_Lab09.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="IDS_Lab09.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="IDS_Lab09.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="IDS_Lab09.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="IDS_Lab09.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="IDS_Lab09.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="IDS_Lab09.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="IDS_Lab09.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="IDS_Lab09.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="IDS_Lab09.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="IDS_Lab09.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="IDS_Lab09.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="IDS_Lab09.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="IDS_Lab09.xst"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="IDS_Lab09_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="IDS_Lab09_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="IDS_Lab09_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="IDS_Lab09_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="IDS_Lab09_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="IDS_Lab09_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="IDS_Lab09_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="IDS_Lab09_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="IDS_Lab09_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="IDS_Lab09_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="IDS_Lab09_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="IDS_Lab09_summary.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="IDS_Lab09_test_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="IDS_Lab09_test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="IDS_Lab09_test_isim_beh.wdb"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="IDS_Lab09_test_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="IDS_Lab09_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="IDS_Lab09_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="ids_lab09.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="ids_lab09.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="ids_lab09.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1480642425" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1480642425">
      <status xil_pn:value="SuccessfullyRun"/>
    </transform>
    <transform xil_pn:end_ts="1480643629" xil_pn:in_ck="-4593696038521494140" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1480643629">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="IDS_Lab09.v"/>
      <outfile xil_pn:name="IDS_Lab09_test.v"/>
      <outfile xil_pn:name="MUX4to1.v"/>
      <outfile xil_pn:name="dff_v.v"/>
    </transform>
    <transform xil_pn:end_ts="1480642425" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-566966269177414483" xil_pn:start_ts="1480642425">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1480642425" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="8515864245534539311" xil_pn:start_ts="1480642425">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1480642425" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="1475304396615890809" xil_pn:start_ts="1480642425">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1480643630" xil_pn:in_ck="-4593696038521494140" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1480643629">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="IDS_Lab09.v"/>
      <outfile xil_pn:name="IDS_Lab09_test.v"/>
      <outfile xil_pn:name="MUX4to1.v"/>
      <outfile xil_pn:name="dff_v.v"/>
    </transform>
    <transform xil_pn:end_ts="1480643647" xil_pn:in_ck="-4593696038521494140" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-3826111218147208133" xil_pn:start_ts="1480643630">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="IDS_Lab09_test_beh.prj"/>
      <outfile xil_pn:name="IDS_Lab09_test_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1480643649" xil_pn:in_ck="4136320588234328229" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="3013937278242225982" xil_pn:start_ts="1480643647">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="IDS_Lab09_test_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1480640677" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1480640676">
      <status xil_pn:value="SuccessfullyRun"/>
    </transform>
    <transform xil_pn:end_ts="1480640677" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="327216588037428048" xil_pn:start_ts="1480640677">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1480640677" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="1475304396615890809" xil_pn:start_ts="1480640677">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1480640677" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1480640677">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1480640677" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-5585429745016613938" xil_pn:start_ts="1480640677">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1480640677" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="2988080280822507185" xil_pn:start_ts="1480640677">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1480640677" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-8185474100687112765" xil_pn:start_ts="1480640677">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1480643481" xil_pn:in_ck="-5569064144407838006" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="-358782230883866848" xil_pn:start_ts="1480643460">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="IDS_Lab09.lso"/>
      <outfile xil_pn:name="IDS_Lab09.ngc"/>
      <outfile xil_pn:name="IDS_Lab09.ngr"/>
      <outfile xil_pn:name="IDS_Lab09.prj"/>
      <outfile xil_pn:name="IDS_Lab09.stx"/>
      <outfile xil_pn:name="IDS_Lab09.syr"/>
      <outfile xil_pn:name="IDS_Lab09.xst"/>
      <outfile xil_pn:name="IDS_Lab09_test_beh.prj"/>
      <outfile xil_pn:name="IDS_Lab09_test_stx_beh.prj"/>
      <outfile xil_pn:name="IDS_Lab09_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1480642588" xil_pn:in_ck="-3802769385114704509" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-8119249341079440519" xil_pn:start_ts="1480642588">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1480643495" xil_pn:in_ck="-4382028322126272288" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="2427964975193173084" xil_pn:start_ts="1480643481">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="IDS_Lab09.bld"/>
      <outfile xil_pn:name="IDS_Lab09.ngd"/>
      <outfile xil_pn:name="IDS_Lab09_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1480643510" xil_pn:in_ck="-4681906549806423423" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="-1303429204059397298" xil_pn:start_ts="1480643495">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="IDS_Lab09.pcf"/>
      <outfile xil_pn:name="IDS_Lab09_map.map"/>
      <outfile xil_pn:name="IDS_Lab09_map.mrp"/>
      <outfile xil_pn:name="IDS_Lab09_map.ncd"/>
      <outfile xil_pn:name="IDS_Lab09_map.ngm"/>
      <outfile xil_pn:name="IDS_Lab09_map.xrpt"/>
      <outfile xil_pn:name="IDS_Lab09_summary.xml"/>
      <outfile xil_pn:name="IDS_Lab09_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1480643539" xil_pn:in_ck="-3615905439560465862" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="1934304854298957634" xil_pn:start_ts="1480643510">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="IDS_Lab09.ncd"/>
      <outfile xil_pn:name="IDS_Lab09.pad"/>
      <outfile xil_pn:name="IDS_Lab09.par"/>
      <outfile xil_pn:name="IDS_Lab09.ptwx"/>
      <outfile xil_pn:name="IDS_Lab09.unroutes"/>
      <outfile xil_pn:name="IDS_Lab09.xpi"/>
      <outfile xil_pn:name="IDS_Lab09_pad.csv"/>
      <outfile xil_pn:name="IDS_Lab09_pad.txt"/>
      <outfile xil_pn:name="IDS_Lab09_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1480643559" xil_pn:in_ck="-3802769385114712134" xil_pn:name="TRANEXT_bitFile_spartan3e" xil_pn:prop_ck="5775731546441462550" xil_pn:start_ts="1480643539">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="IDS_Lab09.ut"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="ids_lab09.bgn"/>
      <outfile xil_pn:name="ids_lab09.bit"/>
      <outfile xil_pn:name="ids_lab09.drc"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1480643539" xil_pn:in_ck="-1991468643445576835" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416186" xil_pn:start_ts="1480643531">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="IDS_Lab09.twr"/>
      <outfile xil_pn:name="IDS_Lab09.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
  </transforms>

</generated_project>
