
 PARAMETER VERSION = 2.1.0


 PORT processing_system7_0_MIO = processing_system7_0_MIO, DIR = IO, VEC = [53:0]
 PORT processing_system7_0_PS_SRSTB_pin = processing_system7_0_PS_SRSTB, DIR = I
 PORT processing_system7_0_PS_CLK_pin = processing_system7_0_PS_CLK, DIR = I, SIGIS = CLK
 PORT processing_system7_0_PS_PORB_pin = processing_system7_0_PS_PORB, DIR = I
 PORT processing_system7_0_DDR_Clk = processing_system7_0_DDR_Clk, DIR = IO, SIGIS = CLK
 PORT processing_system7_0_DDR_Clk_n = processing_system7_0_DDR_Clk_n, DIR = IO, SIGIS = CLK
 PORT processing_system7_0_DDR_CKE = processing_system7_0_DDR_CKE, DIR = IO
 PORT processing_system7_0_DDR_CS_n = processing_system7_0_DDR_CS_n, DIR = IO
 PORT processing_system7_0_DDR_RAS_n = processing_system7_0_DDR_RAS_n, DIR = IO
 PORT processing_system7_0_DDR_CAS_n = processing_system7_0_DDR_CAS_n, DIR = IO
 PORT processing_system7_0_DDR_WEB_pin = processing_system7_0_DDR_WEB, DIR = O
 PORT processing_system7_0_DDR_BankAddr = processing_system7_0_DDR_BankAddr, DIR = IO, VEC = [2:0]
 PORT processing_system7_0_DDR_Addr = processing_system7_0_DDR_Addr, DIR = IO, VEC = [14:0]
 PORT processing_system7_0_DDR_ODT = processing_system7_0_DDR_ODT, DIR = IO
 PORT processing_system7_0_DDR_DRSTB = processing_system7_0_DDR_DRSTB, DIR = IO, SIGIS = RST
 PORT processing_system7_0_DDR_DQ = processing_system7_0_DDR_DQ, DIR = IO, VEC = [31:0]
 PORT processing_system7_0_DDR_DM = processing_system7_0_DDR_DM, DIR = IO, VEC = [3:0]
 PORT processing_system7_0_DDR_DQS = processing_system7_0_DDR_DQS, DIR = IO, VEC = [3:0]
 PORT processing_system7_0_DDR_DQS_n = processing_system7_0_DDR_DQS_n, DIR = IO, VEC = [3:0]
 PORT processing_system7_0_DDR_VRN = processing_system7_0_DDR_VRN, DIR = IO
 PORT processing_system7_0_DDR_VRP = processing_system7_0_DDR_VRP, DIR = IO
 PORT axi_gpio_led_GPIO_IO_pin = axi_gpio_led_GPIO_IO, DIR = IO
 PORT axi_gpio_led_GPIO2_IO_pin = axi_gpio_led_GPIO2_IO, DIR = IO
 PORT axi_uartlite_0_RX_pin = axi_uartlite_0_RX, DIR = I
 PORT axi_uartlite_0_TX_pin = axi_uartlite_0_TX, DIR = O
 PORT adc_driver_axiw_0_rx_iq_sel_pin = net_adc_driver_axiw_0_rx_iq_sel_pin, DIR = I
 PORT adc_driver_axiw_0_rxd_pin = net_adc_driver_axiw_0_rxd_pin, DIR = I, VEC = [11:0]
 PORT adc_driver_axiw_0_blinky_adc_driver_pin = adc_driver_axiw_0_blinky_adc_driver, DIR = O
 PORT mcu_axiw_0_init_done_pin = net_mcu_axiw_0_init_done_pin, DIR = I
 PORT mcu_axiw_0_blinky_mcu_pin = mcu_axiw_0_blinky_mcu, DIR = O
 PORT mcu_axiw_0_mcu_reset_pin = mcu_axiw_0_mcu_reset, DIR = O
 PORT mcu_axiw_0_pa_en_pin = mcu_axiw_0_pa_en, DIR = O
 PORT mcu_axiw_0_rx_en_pin = mcu_axiw_0_rx_en, DIR = O
 PORT mcu_axiw_0_tr_sw_pin = mcu_axiw_0_tr_sw, DIR = O
 PORT mcu_axiw_0_tx_en_pin = mcu_axiw_0_tx_en, DIR = O
 PORT clock_generator_0_tx_clk_pin = clock_generator_0_CLKOUT4, DIR = O, SIGIS = CLK, CLK_FREQ = 40000000
 PORT clock_generator_0_rx_clk_pin = clock_generator_0_CLKOUT3, DIR = O, SIGIS = CLK, CLK_FREQ = 40000000
 PORT clock_generator_0_LOCKED_pin = clock_generator_0_LOCKED, DIR = O
 PORT clock_generator_0_pll_pin = net_clock_generator_0_pll_pin, DIR = I, SIGIS = CLK


BEGIN processing_system7
 PARAMETER INSTANCE = processing_system7_0
 PARAMETER HW_VER = 4.02.a
 PARAMETER C_DDR_RAM_HIGHADDR = 0x1FFFFFFF
 PARAMETER C_EN_EMIO_CAN0 = 0
 PARAMETER C_EN_EMIO_CAN1 = 0
 PARAMETER C_EN_EMIO_ENET0 = 0
 PARAMETER C_EN_EMIO_ENET1 = 0
 PARAMETER C_EN_EMIO_I2C0 = 0
 PARAMETER C_EN_EMIO_I2C1 = 0
 PARAMETER C_EN_EMIO_PJTAG = 0
 PARAMETER C_EN_EMIO_SDIO0 = 0
 PARAMETER C_EN_EMIO_CD_SDIO0 = 0
 PARAMETER C_EN_EMIO_WP_SDIO0 = 0
 PARAMETER C_EN_EMIO_SDIO1 = 0
 PARAMETER C_EN_EMIO_CD_SDIO1 = 0
 PARAMETER C_EN_EMIO_WP_SDIO1 = 0
 PARAMETER C_EN_EMIO_SPI0 = 0
 PARAMETER C_EN_EMIO_SPI1 = 0
 PARAMETER C_EN_EMIO_SRAM_INT = 0
 PARAMETER C_EN_EMIO_TRACE = 0
 PARAMETER C_EN_EMIO_TTC0 = 1
 PARAMETER C_EN_EMIO_TTC1 = 0
 PARAMETER C_EN_EMIO_UART0 = 0
 PARAMETER C_EN_EMIO_UART1 = 0
 PARAMETER C_EN_EMIO_MODEM_UART0 = 0
 PARAMETER C_EN_EMIO_MODEM_UART1 = 0
 PARAMETER C_EN_EMIO_WDT = 0
 PARAMETER C_EN_EMIO_GPIO = 0
 PARAMETER C_EMIO_GPIO_WIDTH = 64
 PARAMETER C_EN_QSPI = 1
 PARAMETER C_EN_SMC = 0
 PARAMETER C_EN_CAN0 = 0
 PARAMETER C_EN_CAN1 = 0
 PARAMETER C_EN_ENET0 = 1
 PARAMETER C_EN_ENET1 = 0
 PARAMETER C_EN_I2C0 = 0
 PARAMETER C_EN_I2C1 = 0
 PARAMETER C_EN_PJTAG = 0
 PARAMETER C_EN_SDIO0 = 1
 PARAMETER C_EN_SDIO1 = 0
 PARAMETER C_EN_SPI0 = 0
 PARAMETER C_EN_SPI1 = 0
 PARAMETER C_EN_TRACE = 0
 PARAMETER C_EN_TTC0 = 1
 PARAMETER C_EN_TTC1 = 0
 PARAMETER C_EN_UART0 = 0
 PARAMETER C_EN_UART1 = 1
 PARAMETER C_EN_MODEM_UART0 = 0
 PARAMETER C_EN_MODEM_UART1 = 0
 PARAMETER C_EN_USB0 = 1
 PARAMETER C_EN_USB1 = 0
 PARAMETER C_EN_WDT = 0
 PARAMETER C_EN_DDR = 1
 PARAMETER C_EN_GPIO = 1
 PARAMETER C_FCLK_CLK0_FREQ = 100000000
 PARAMETER C_FCLK_CLK1_FREQ = 142857132
 PARAMETER C_FCLK_CLK2_FREQ = 50000000
 PARAMETER C_FCLK_CLK3_FREQ = 50000000
 PARAMETER C_USE_CR_FABRIC = 1
 PARAMETER C_USE_M_AXI_GP0 = 1
 BUS_INTERFACE M_AXI_GP0 = axi_interconnect_1
 PORT MIO = processing_system7_0_MIO
 PORT PS_SRSTB = processing_system7_0_PS_SRSTB
 PORT PS_CLK = processing_system7_0_PS_CLK
 PORT PS_PORB = processing_system7_0_PS_PORB
 PORT DDR_Clk = processing_system7_0_DDR_Clk
 PORT DDR_Clk_n = processing_system7_0_DDR_Clk_n
 PORT DDR_CKE = processing_system7_0_DDR_CKE
 PORT DDR_CS_n = processing_system7_0_DDR_CS_n
 PORT DDR_RAS_n = processing_system7_0_DDR_RAS_n
 PORT DDR_CAS_n = processing_system7_0_DDR_CAS_n
 PORT DDR_WEB = processing_system7_0_DDR_WEB
 PORT DDR_BankAddr = processing_system7_0_DDR_BankAddr
 PORT DDR_Addr = processing_system7_0_DDR_Addr
 PORT DDR_ODT = processing_system7_0_DDR_ODT
 PORT DDR_DRSTB = processing_system7_0_DDR_DRSTB
 PORT DDR_DQ = processing_system7_0_DDR_DQ
 PORT DDR_DM = processing_system7_0_DDR_DM
 PORT DDR_DQS = processing_system7_0_DDR_DQS
 PORT DDR_DQS_n = processing_system7_0_DDR_DQS_n
 PORT DDR_VRN = processing_system7_0_DDR_VRN
 PORT DDR_VRP = processing_system7_0_DDR_VRP
 PORT FCLK_CLK0 = processing_system7_0_FCLK_CLK0
 PORT FCLK_RESET0_N = processing_system7_0_FCLK_RESET0_N
 PORT M_AXI_GP0_ACLK = processing_system7_0_FCLK_CLK0
END

BEGIN adc_driver_axiw
 PARAMETER INSTANCE = adc_driver_axiw_0
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_BASEADDR = 0x70e00000
 PARAMETER C_HIGHADDR = 0x70e0ffff
 BUS_INTERFACE S_AXI = axi_interconnect_1
 PORT axi_aclk = processing_system7_0_FCLK_CLK0
 PORT rx_iq_sel = net_adc_driver_axiw_0_rx_iq_sel_pin
 PORT rxd = net_adc_driver_axiw_0_rxd_pin
 PORT blinky_adc_driver = adc_driver_axiw_0_blinky_adc_driver
 PORT rx_i = adc_driver_axiw_0_rx_i
 PORT rx_q = adc_driver_axiw_0_rx_q
 PORT sysgen_clk = clock_generator_0_CLKOUT1
END

BEGIN axi_interconnect
 PARAMETER INSTANCE = axi_interconnect_1
 PARAMETER HW_VER = 1.06.a
 PARAMETER C_INTERCONNECT_CONNECTIVITY_MODE = 0
 PORT INTERCONNECT_ACLK = processing_system7_0_FCLK_CLK0
 PORT INTERCONNECT_ARESETN = processing_system7_0_FCLK_RESET0_N
END

BEGIN dc_offset_axiw
 PARAMETER INSTANCE = dc_offset_axiw_0
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_BASEADDR = 0x6fc00000
 PARAMETER C_HIGHADDR = 0x6fc0ffff
 BUS_INTERFACE S_AXI = axi_interconnect_1
 PORT axi_aclk = processing_system7_0_FCLK_CLK0
 PORT i_in = adc_driver_axiw_0_rx_i
 PORT q_in = adc_driver_axiw_0_rx_q
 PORT i_out = dc_offset_axiw_0_i_out
 PORT q_out = dc_offset_axiw_0_q_out
 PORT sysgen_clk = clock_generator_0_CLKOUT2
END

BEGIN mcu_axiw
 PARAMETER INSTANCE = mcu_axiw_0
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_BASEADDR = 0x61600000
 PARAMETER C_HIGHADDR = 0x6160ffff
 BUS_INTERFACE S_AXI = axi_interconnect_1
 PORT axi_aclk = processing_system7_0_FCLK_CLK0
 PORT init_done = net_mcu_axiw_0_init_done_pin
 PORT blinky_mcu = mcu_axiw_0_blinky_mcu
 PORT mcu_reset = mcu_axiw_0_mcu_reset
 PORT pa_en = mcu_axiw_0_pa_en
 PORT rx_en = mcu_axiw_0_rx_en
 PORT tr_sw = mcu_axiw_0_tr_sw
 PORT tx_en = mcu_axiw_0_tx_en
 PORT sysgen_clk = clock_generator_0_CLKOUT0
END

BEGIN rx_axiw
 PARAMETER INSTANCE = rx_axiw_0
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_BASEADDR = 0x72400000
 PARAMETER C_HIGHADDR = 0x7240ffff
 BUS_INTERFACE S_AXI = axi_interconnect_1
 PORT axi_aclk = processing_system7_0_FCLK_CLK0
 PORT i_in = dc_offset_axiw_0_i_out
 PORT q_in = dc_offset_axiw_0_q_out
 PORT sysgen_clk = clock_generator_0_CLKOUT2
END

BEGIN clock_generator
 PARAMETER INSTANCE = clock_generator_0
 PARAMETER HW_VER = 4.03.a
 PARAMETER C_CLKIN_FREQ = 40000000
 PARAMETER C_CLKFBIN_FREQ = 40000000
 PARAMETER C_CLKFBOUT_FREQ = 40000000
 PARAMETER C_CLKFBOUT_GROUP = PLLE0
 PARAMETER C_CLKOUT0_FREQ = 20000000
 PARAMETER C_CLKOUT0_GROUP = PLLE0
 PARAMETER C_CLKOUT1_FREQ = 40000000
 PARAMETER C_CLKOUT1_GROUP = PLLE0
 PARAMETER C_CLKOUT2_FREQ = 20000000
 PARAMETER C_CLKOUT2_GROUP = PLLE0
 PARAMETER C_CLKOUT3_FREQ = 40000000
 PARAMETER C_CLKOUT3_PHASE = 90
 PARAMETER C_CLKOUT3_GROUP = PLLE0
 PARAMETER C_CLKOUT4_FREQ = 40000000
 PORT CLKOUT0 = clock_generator_0_CLKOUT0
 PORT CLKOUT1 = clock_generator_0_CLKOUT1
 PORT CLKOUT2 = clock_generator_0_CLKOUT2
 PORT CLKOUT3 = clock_generator_0_CLKOUT3
 PORT CLKOUT4 = clock_generator_0_CLKOUT4
 PORT CLKFBOUT = clock_generator_0_CLKFBOUT
 PORT CLKFBIN = clock_generator_0_CLKFBOUT
 PORT RST = net_gnd
 PORT LOCKED = clock_generator_0_LOCKED
 PORT CLKIN = net_clock_generator_0_pll_pin
END

BEGIN axi_gpio
 PARAMETER INSTANCE = axi_gpio_led
 PARAMETER HW_VER = 1.01.b
 PARAMETER C_IS_DUAL = 1
 PARAMETER C_GPIO_WIDTH = 1
 PARAMETER C_GPIO2_WIDTH = 1
 PARAMETER C_BASEADDR = 0x41200000
 PARAMETER C_HIGHADDR = 0x4120ffff
 BUS_INTERFACE S_AXI = axi_interconnect_1
 PORT S_AXI_ACLK = processing_system7_0_FCLK_CLK0
 PORT GPIO_IO = axi_gpio_led_GPIO_IO
 PORT GPIO2_IO = axi_gpio_led_GPIO2_IO
END

BEGIN axi_uartlite
 PARAMETER INSTANCE = axi_uartlite_0
 PARAMETER HW_VER = 1.02.a
 PARAMETER C_BASEADDR = 0x42c00000
 PARAMETER C_HIGHADDR = 0x42c0ffff
 BUS_INTERFACE S_AXI = axi_interconnect_1
 PORT S_AXI_ACLK = processing_system7_0_FCLK_CLK0
 PORT RX = axi_uartlite_0_RX
 PORT TX = axi_uartlite_0_TX
END

