test_vmul0 #() d1 (.p(2),.n(0),.x(a),.y(b));
resistor #(.r(1)) r1 (.p(2),.n(0));
vsource #(.dc(va)) v1 (.p(a),.n(0));
vsource #(.dc(vb)) v2 (.p(b),.n(0));
parameter va=1 
parameter vb=1 
#           v(2)       v(a)       v(b)       iter(0)   
 0.         0.         0.         0.         3.        
 0.5        0.         0.5        0.         4.        
 1.         0.         1.         0.         4.        
 1.5        0.         1.5        0.         4.        
 2.         0.         2.         0.         4.        
 0.         0.         0.         1.         4.        
 0.5        0.5        0.5        1.         4.        
 1.         0.99999    1.         1.         4.        
 1.5        1.5        1.5        1.         4.        
 2.         2.         2.         1.         4.        
 0.         0.         0.         2.         4.        
 0.5        0.99999    0.5        2.         4.        
 1.         2.         1.         2.         4.        
 1.5        3.         1.5        2.         4.        
 2.         4.         2.         2.         4.        
