Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Wed Nov 15 21:18:35 2023
| Host         : DESKTOP-M3IS96G running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     24          
TIMING-20  Warning           Non-clocked latch               2           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (30)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (46)
5. checking no_input_delay (1)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (1)

1. checking no_clock (30)
-------------------------
 There are 21 register/latch pins with no clock driven by root clock pin: GCLK (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Timer_connections/my_clock_out_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: debouncer_connections/delay1_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: debouncer_connections/delay2_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: debouncer_connections/delay3_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (46)
-------------------------------------------------
 There are 46 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (1)
----------------------------
 There is 1 combinational latch loop in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   48          inf        0.000                      0                   48           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            48 Endpoints
Min Delay            48 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Timer_connections/Output_CLOCK_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            LD7
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.616ns  (logic 3.958ns (59.824%)  route 2.658ns (40.176%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y26        FDRE                         0.000     0.000 r  Timer_connections/Output_CLOCK_reg/C
    SLICE_X113Y26        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  Timer_connections/Output_CLOCK_reg/Q
                         net (fo=1, routed)           2.658     3.114    LD7_OBUF
    U14                  OBUF (Prop_obuf_I_O)         3.502     6.616 r  LD7_OBUF_inst/O
                         net (fo=0)                   0.000     6.616    LD7
    U14                                                               r  LD7 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debouncer_connections/LED_out_reg/G
                            (positive level-sensitive latch)
  Destination:            LD0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.815ns  (logic 4.147ns (71.320%)  route 1.668ns (28.680%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y45        LDCE                         0.000     0.000 r  debouncer_connections/LED_out_reg/G
    SLICE_X112Y45        LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  debouncer_connections/LED_out_reg/Q
                         net (fo=1, routed)           1.668     2.293    LD0_OBUF
    T22                  OBUF (Prop_obuf_I_O)         3.522     5.815 r  LD0_OBUF_inst/O
                         net (fo=0)                   0.000     5.815    LD0
    T22                                                               r  LD0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Timer_connections/clock_counter_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Timer_connections/my_clock_out_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.451ns  (logic 1.792ns (51.932%)  route 1.659ns (48.068%))
  Logic Levels:           6  (CARRY4=3 FDRE=1 LUT2=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y25        FDRE                         0.000     0.000 r  Timer_connections/clock_counter_reg[3]/C
    SLICE_X112Y25        FDRE (Prop_fdre_C_Q)         0.518     0.518 f  Timer_connections/clock_counter_reg[3]/Q
                         net (fo=3, routed)           0.810     1.328    Timer_connections/clock_counter_reg[3]
    SLICE_X113Y26        LUT2 (Prop_lut2_I1_O)        0.124     1.452 r  Timer_connections/clock_counter0_carry_i_7/O
                         net (fo=1, routed)           0.000     1.452    Timer_connections/clock_counter0_carry_i_7_n_0
    SLICE_X113Y26        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.002 r  Timer_connections/clock_counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.002    Timer_connections/clock_counter0_carry_n_0
    SLICE_X113Y27        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.116 r  Timer_connections/clock_counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.116    Timer_connections/clock_counter0_carry__0_n_0
    SLICE_X113Y28        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     2.273 r  Timer_connections/clock_counter0_carry__1/CO[1]
                         net (fo=21, routed)          0.849     3.122    Timer_connections/clear
    SLICE_X111Y28        LUT2 (Prop_lut2_I0_O)        0.329     3.451 r  Timer_connections/my_clock_out_i_1/O
                         net (fo=1, routed)           0.000     3.451    Timer_connections/my_clock_out_i_1_n_0
    SLICE_X111Y28        FDRE                                         r  Timer_connections/my_clock_out_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Timer_connections/clock_counter_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Timer_connections/clock_counter_reg[0]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.123ns  (logic 1.463ns (46.842%)  route 1.660ns (53.158%))
  Logic Levels:           5  (CARRY4=3 FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y25        FDRE                         0.000     0.000 r  Timer_connections/clock_counter_reg[3]/C
    SLICE_X112Y25        FDRE (Prop_fdre_C_Q)         0.518     0.518 f  Timer_connections/clock_counter_reg[3]/Q
                         net (fo=3, routed)           0.810     1.328    Timer_connections/clock_counter_reg[3]
    SLICE_X113Y26        LUT2 (Prop_lut2_I1_O)        0.124     1.452 r  Timer_connections/clock_counter0_carry_i_7/O
                         net (fo=1, routed)           0.000     1.452    Timer_connections/clock_counter0_carry_i_7_n_0
    SLICE_X113Y26        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.002 r  Timer_connections/clock_counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.002    Timer_connections/clock_counter0_carry_n_0
    SLICE_X113Y27        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.116 r  Timer_connections/clock_counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.116    Timer_connections/clock_counter0_carry__0_n_0
    SLICE_X113Y28        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     2.273 r  Timer_connections/clock_counter0_carry__1/CO[1]
                         net (fo=21, routed)          0.851     3.123    Timer_connections/clear
    SLICE_X112Y25        FDRE                                         r  Timer_connections/clock_counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Timer_connections/clock_counter_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Timer_connections/clock_counter_reg[1]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.123ns  (logic 1.463ns (46.842%)  route 1.660ns (53.158%))
  Logic Levels:           5  (CARRY4=3 FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y25        FDRE                         0.000     0.000 r  Timer_connections/clock_counter_reg[3]/C
    SLICE_X112Y25        FDRE (Prop_fdre_C_Q)         0.518     0.518 f  Timer_connections/clock_counter_reg[3]/Q
                         net (fo=3, routed)           0.810     1.328    Timer_connections/clock_counter_reg[3]
    SLICE_X113Y26        LUT2 (Prop_lut2_I1_O)        0.124     1.452 r  Timer_connections/clock_counter0_carry_i_7/O
                         net (fo=1, routed)           0.000     1.452    Timer_connections/clock_counter0_carry_i_7_n_0
    SLICE_X113Y26        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.002 r  Timer_connections/clock_counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.002    Timer_connections/clock_counter0_carry_n_0
    SLICE_X113Y27        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.116 r  Timer_connections/clock_counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.116    Timer_connections/clock_counter0_carry__0_n_0
    SLICE_X113Y28        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     2.273 r  Timer_connections/clock_counter0_carry__1/CO[1]
                         net (fo=21, routed)          0.851     3.123    Timer_connections/clear
    SLICE_X112Y25        FDRE                                         r  Timer_connections/clock_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Timer_connections/clock_counter_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Timer_connections/clock_counter_reg[2]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.123ns  (logic 1.463ns (46.842%)  route 1.660ns (53.158%))
  Logic Levels:           5  (CARRY4=3 FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y25        FDRE                         0.000     0.000 r  Timer_connections/clock_counter_reg[3]/C
    SLICE_X112Y25        FDRE (Prop_fdre_C_Q)         0.518     0.518 f  Timer_connections/clock_counter_reg[3]/Q
                         net (fo=3, routed)           0.810     1.328    Timer_connections/clock_counter_reg[3]
    SLICE_X113Y26        LUT2 (Prop_lut2_I1_O)        0.124     1.452 r  Timer_connections/clock_counter0_carry_i_7/O
                         net (fo=1, routed)           0.000     1.452    Timer_connections/clock_counter0_carry_i_7_n_0
    SLICE_X113Y26        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.002 r  Timer_connections/clock_counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.002    Timer_connections/clock_counter0_carry_n_0
    SLICE_X113Y27        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.116 r  Timer_connections/clock_counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.116    Timer_connections/clock_counter0_carry__0_n_0
    SLICE_X113Y28        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     2.273 r  Timer_connections/clock_counter0_carry__1/CO[1]
                         net (fo=21, routed)          0.851     3.123    Timer_connections/clear
    SLICE_X112Y25        FDRE                                         r  Timer_connections/clock_counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Timer_connections/clock_counter_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Timer_connections/clock_counter_reg[3]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.123ns  (logic 1.463ns (46.842%)  route 1.660ns (53.158%))
  Logic Levels:           5  (CARRY4=3 FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y25        FDRE                         0.000     0.000 r  Timer_connections/clock_counter_reg[3]/C
    SLICE_X112Y25        FDRE (Prop_fdre_C_Q)         0.518     0.518 f  Timer_connections/clock_counter_reg[3]/Q
                         net (fo=3, routed)           0.810     1.328    Timer_connections/clock_counter_reg[3]
    SLICE_X113Y26        LUT2 (Prop_lut2_I1_O)        0.124     1.452 r  Timer_connections/clock_counter0_carry_i_7/O
                         net (fo=1, routed)           0.000     1.452    Timer_connections/clock_counter0_carry_i_7_n_0
    SLICE_X113Y26        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.002 r  Timer_connections/clock_counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.002    Timer_connections/clock_counter0_carry_n_0
    SLICE_X113Y27        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.116 r  Timer_connections/clock_counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.116    Timer_connections/clock_counter0_carry__0_n_0
    SLICE_X113Y28        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     2.273 r  Timer_connections/clock_counter0_carry__1/CO[1]
                         net (fo=21, routed)          0.851     3.123    Timer_connections/clear
    SLICE_X112Y25        FDRE                                         r  Timer_connections/clock_counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Timer_connections/clock_counter_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Timer_connections/clock_counter_reg[4]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.011ns  (logic 1.463ns (48.596%)  route 1.548ns (51.404%))
  Logic Levels:           5  (CARRY4=3 FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y25        FDRE                         0.000     0.000 r  Timer_connections/clock_counter_reg[3]/C
    SLICE_X112Y25        FDRE (Prop_fdre_C_Q)         0.518     0.518 f  Timer_connections/clock_counter_reg[3]/Q
                         net (fo=3, routed)           0.810     1.328    Timer_connections/clock_counter_reg[3]
    SLICE_X113Y26        LUT2 (Prop_lut2_I1_O)        0.124     1.452 r  Timer_connections/clock_counter0_carry_i_7/O
                         net (fo=1, routed)           0.000     1.452    Timer_connections/clock_counter0_carry_i_7_n_0
    SLICE_X113Y26        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.002 r  Timer_connections/clock_counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.002    Timer_connections/clock_counter0_carry_n_0
    SLICE_X113Y27        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.116 r  Timer_connections/clock_counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.116    Timer_connections/clock_counter0_carry__0_n_0
    SLICE_X113Y28        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     2.273 r  Timer_connections/clock_counter0_carry__1/CO[1]
                         net (fo=21, routed)          0.738     3.011    Timer_connections/clear
    SLICE_X112Y26        FDRE                                         r  Timer_connections/clock_counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Timer_connections/clock_counter_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Timer_connections/clock_counter_reg[5]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.011ns  (logic 1.463ns (48.596%)  route 1.548ns (51.404%))
  Logic Levels:           5  (CARRY4=3 FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y25        FDRE                         0.000     0.000 r  Timer_connections/clock_counter_reg[3]/C
    SLICE_X112Y25        FDRE (Prop_fdre_C_Q)         0.518     0.518 f  Timer_connections/clock_counter_reg[3]/Q
                         net (fo=3, routed)           0.810     1.328    Timer_connections/clock_counter_reg[3]
    SLICE_X113Y26        LUT2 (Prop_lut2_I1_O)        0.124     1.452 r  Timer_connections/clock_counter0_carry_i_7/O
                         net (fo=1, routed)           0.000     1.452    Timer_connections/clock_counter0_carry_i_7_n_0
    SLICE_X113Y26        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.002 r  Timer_connections/clock_counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.002    Timer_connections/clock_counter0_carry_n_0
    SLICE_X113Y27        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.116 r  Timer_connections/clock_counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.116    Timer_connections/clock_counter0_carry__0_n_0
    SLICE_X113Y28        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     2.273 r  Timer_connections/clock_counter0_carry__1/CO[1]
                         net (fo=21, routed)          0.738     3.011    Timer_connections/clear
    SLICE_X112Y26        FDRE                                         r  Timer_connections/clock_counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Timer_connections/clock_counter_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Timer_connections/clock_counter_reg[6]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.011ns  (logic 1.463ns (48.596%)  route 1.548ns (51.404%))
  Logic Levels:           5  (CARRY4=3 FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y25        FDRE                         0.000     0.000 r  Timer_connections/clock_counter_reg[3]/C
    SLICE_X112Y25        FDRE (Prop_fdre_C_Q)         0.518     0.518 f  Timer_connections/clock_counter_reg[3]/Q
                         net (fo=3, routed)           0.810     1.328    Timer_connections/clock_counter_reg[3]
    SLICE_X113Y26        LUT2 (Prop_lut2_I1_O)        0.124     1.452 r  Timer_connections/clock_counter0_carry_i_7/O
                         net (fo=1, routed)           0.000     1.452    Timer_connections/clock_counter0_carry_i_7_n_0
    SLICE_X113Y26        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.002 r  Timer_connections/clock_counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.002    Timer_connections/clock_counter0_carry_n_0
    SLICE_X113Y27        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.116 r  Timer_connections/clock_counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.116    Timer_connections/clock_counter0_carry__0_n_0
    SLICE_X113Y28        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     2.273 r  Timer_connections/clock_counter0_carry__1/CO[1]
                         net (fo=21, routed)          0.738     3.011    Timer_connections/clear
    SLICE_X112Y26        FDRE                                         r  Timer_connections/clock_counter_reg[6]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 debouncer_connections/LED_buffer_reg/G
                            (positive level-sensitive latch)
  Destination:            debouncer_connections/LED_out_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.305ns  (logic 0.178ns (58.309%)  route 0.127ns (41.691%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y45        LDCE                         0.000     0.000 r  debouncer_connections/LED_buffer_reg/G
    SLICE_X112Y45        LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  debouncer_connections/LED_buffer_reg/Q
                         net (fo=2, routed)           0.127     0.305    debouncer_connections/LED_buffer
    SLICE_X112Y45        LDCE                                         r  debouncer_connections/LED_out_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Timer_connections/my_clock_out_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            Timer_connections/Output_CLOCK_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.320ns  (logic 0.141ns (44.116%)  route 0.179ns (55.884%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y28        FDRE                         0.000     0.000 r  Timer_connections/my_clock_out_reg/C
    SLICE_X111Y28        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Timer_connections/my_clock_out_reg/Q
                         net (fo=5, routed)           0.179     0.320    Timer_connections/my_clock_out
    SLICE_X113Y26        FDRE                                         r  Timer_connections/Output_CLOCK_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debouncer_connections/delay1_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            debouncer_connections/delay2_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.349ns  (logic 0.141ns (40.425%)  route 0.208ns (59.575%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y45        FDRE                         0.000     0.000 r  debouncer_connections/delay1_reg/C
    SLICE_X113Y45        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  debouncer_connections/delay1_reg/Q
                         net (fo=2, routed)           0.208     0.349    debouncer_connections/delay1
    SLICE_X113Y45        FDRE                                         r  debouncer_connections/delay2_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Timer_connections/my_clock_out_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            Timer_connections/my_clock_out_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.186ns (50.452%)  route 0.183ns (49.548%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y28        FDRE                         0.000     0.000 r  Timer_connections/my_clock_out_reg/C
    SLICE_X111Y28        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Timer_connections/my_clock_out_reg/Q
                         net (fo=5, routed)           0.183     0.324    Timer_connections/my_clock_out
    SLICE_X111Y28        LUT2 (Prop_lut2_I1_O)        0.045     0.369 r  Timer_connections/my_clock_out_i_1/O
                         net (fo=1, routed)           0.000     0.369    Timer_connections/my_clock_out_i_1_n_0
    SLICE_X111Y28        FDRE                                         r  Timer_connections/my_clock_out_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debouncer_connections/LED_buffer_reg/G
                            (positive level-sensitive latch)
  Destination:            debouncer_connections/LED_buffer_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.397ns  (logic 0.223ns (56.171%)  route 0.174ns (43.829%))
  Logic Levels:           2  (LDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y45        LDCE                         0.000     0.000 r  debouncer_connections/LED_buffer_reg/G
    SLICE_X112Y45        LDCE (EnToQ_ldce_G_Q)        0.178     0.178 f  debouncer_connections/LED_buffer_reg/Q
                         net (fo=2, routed)           0.174     0.352    debouncer_connections/LED_buffer
    SLICE_X112Y45        LUT1 (Prop_lut1_I0_O)        0.045     0.397 r  debouncer_connections/LED_buffer_reg_i_1/O
                         net (fo=1, routed)           0.000     0.397    debouncer_connections/LED_buffer_reg_i_1_n_0
    SLICE_X112Y45        LDCE                                         r  debouncer_connections/LED_buffer_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Timer_connections/clock_counter_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Timer_connections/clock_counter_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y26        FDRE                         0.000     0.000 r  Timer_connections/clock_counter_reg[6]/C
    SLICE_X112Y26        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  Timer_connections/clock_counter_reg[6]/Q
                         net (fo=3, routed)           0.125     0.289    Timer_connections/clock_counter_reg[6]
    SLICE_X112Y26        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.399 r  Timer_connections/clock_counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.399    Timer_connections/clock_counter_reg[4]_i_1_n_5
    SLICE_X112Y26        FDRE                                         r  Timer_connections/clock_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Timer_connections/clock_counter_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Timer_connections/clock_counter_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y27        FDRE                         0.000     0.000 r  Timer_connections/clock_counter_reg[10]/C
    SLICE_X112Y27        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  Timer_connections/clock_counter_reg[10]/Q
                         net (fo=3, routed)           0.126     0.290    Timer_connections/clock_counter_reg[10]
    SLICE_X112Y27        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.400 r  Timer_connections/clock_counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.400    Timer_connections/clock_counter_reg[8]_i_1_n_5
    SLICE_X112Y27        FDRE                                         r  Timer_connections/clock_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Timer_connections/clock_counter_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Timer_connections/clock_counter_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y28        FDRE                         0.000     0.000 r  Timer_connections/clock_counter_reg[14]/C
    SLICE_X112Y28        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  Timer_connections/clock_counter_reg[14]/Q
                         net (fo=3, routed)           0.127     0.291    Timer_connections/clock_counter_reg[14]
    SLICE_X112Y28        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.401 r  Timer_connections/clock_counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.401    Timer_connections/clock_counter_reg[12]_i_1_n_5
    SLICE_X112Y28        FDRE                                         r  Timer_connections/clock_counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Timer_connections/clock_counter_reg[18]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Timer_connections/clock_counter_reg[18]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y29        FDRE                         0.000     0.000 r  Timer_connections/clock_counter_reg[18]/C
    SLICE_X112Y29        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  Timer_connections/clock_counter_reg[18]/Q
                         net (fo=2, routed)           0.127     0.291    Timer_connections/clock_counter_reg[18]
    SLICE_X112Y29        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.401 r  Timer_connections/clock_counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.401    Timer_connections/clock_counter_reg[16]_i_1_n_5
    SLICE_X112Y29        FDRE                                         r  Timer_connections/clock_counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Timer_connections/clock_counter_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Timer_connections/clock_counter_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y25        FDRE                         0.000     0.000 r  Timer_connections/clock_counter_reg[2]/C
    SLICE_X112Y25        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  Timer_connections/clock_counter_reg[2]/Q
                         net (fo=3, routed)           0.127     0.291    Timer_connections/clock_counter_reg[2]
    SLICE_X112Y25        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.401 r  Timer_connections/clock_counter_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.401    Timer_connections/clock_counter_reg[0]_i_1_n_5
    SLICE_X112Y25        FDRE                                         r  Timer_connections/clock_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------





