<stg><name>sobel_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2</name>


<trans_list>

<trans id="680" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="681" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="682" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="683" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="684" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="685" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="686" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="687" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="688" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="689" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="690" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="691" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="692" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="693" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="694" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="695" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="696" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="697" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="698" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="699" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="700" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="701" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="702" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="703" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="704" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="705" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="777" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="706" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="707" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="708" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="709" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="710" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="711" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="712" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="713" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="714" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="715" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="716" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="717" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="718" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="719" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="720" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="721" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="722" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="723" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="724" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="725" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="726" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="727" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="728" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="729" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="730" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="731" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="732" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="733" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="734" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="735" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="736" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="737" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="738" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="739" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="740" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="741" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="742" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="743" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="744" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="745" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="746" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="747" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="748" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="749" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="750" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="751" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="752" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="753" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="754" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="755" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="756" from="78" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="757" from="79" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="758" from="80" to="81">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="759" from="81" to="82">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="760" from="82" to="83">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="761" from="83" to="84">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="762" from="84" to="85">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="763" from="85" to="86">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="764" from="86" to="87">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="765" from="87" to="88">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="766" from="88" to="89">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="767" from="89" to="90">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="768" from="90" to="91">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="769" from="91" to="92">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="770" from="92" to="93">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="771" from="93" to="94">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="772" from="94" to="95">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="773" from="95" to="96">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="774" from="96" to="97">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="504" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %shiftreg = alloca i32 1

]]></Node>
<StgValue><ssdm name="shiftreg"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %pix_v_sobel_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="pix_v_sobel_1"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %empty = alloca i32 1

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:3 %empty_33 = alloca i32 1

]]></Node>
<StgValue><ssdm name="empty_33"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="10" op_0_bw="32">
<![CDATA[
newFuncRoot:4 %xi = alloca i32 1

]]></Node>
<StgValue><ssdm name="xi"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="10" op_0_bw="32">
<![CDATA[
newFuncRoot:5 %yi = alloca i32 1

]]></Node>
<StgValue><ssdm name="yi"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="19" op_0_bw="32">
<![CDATA[
newFuncRoot:6 %indvar_flatten = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:7 %empty_34 = alloca i32 1

]]></Node>
<StgValue><ssdm name="empty_34"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:8 %empty_35 = alloca i32 1

]]></Node>
<StgValue><ssdm name="empty_35"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:9 %empty_36 = alloca i32 1

]]></Node>
<StgValue><ssdm name="empty_36"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="24">
<![CDATA[
newFuncRoot:10 %specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i24 %line_buf

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln0"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:11 %out_r_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %out_r

]]></Node>
<StgValue><ssdm name="out_r_read"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
newFuncRoot:12 %sext_ln45_read = read i58 @_ssdm_op_Read.ap_auto.i58, i58 %sext_ln45

]]></Node>
<StgValue><ssdm name="sext_ln45_read"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="64" op_0_bw="58">
<![CDATA[
newFuncRoot:13 %sext_ln45_cast = sext i58 %sext_ln45_read

]]></Node>
<StgValue><ssdm name="sext_ln45_cast"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:14 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gmem1, void @empty_11, i32 0, i32 0, void @empty, i32 64, i32 0, void @empty_2, void @empty_1, void @empty, i32 16, i32 16, i32 16, i32 16, void @empty, void @empty, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:15 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem0, void @empty_11, i32 0, i32 0, void @empty, i32 64, i32 0, void @empty_0, void @empty_1, void @empty, i32 16, i32 16, i32 16, i32 16, void @empty, void @empty, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:16 %store_ln0 = store i8 0, i8 %empty_36

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:17 %store_ln0 = store i8 0, i8 %empty_35

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:18 %store_ln0 = store i8 0, i8 %empty_34

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="19" op_1_bw="19">
<![CDATA[
newFuncRoot:19 %store_ln0 = store i19 0, i19 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:20 %store_ln0 = store i10 0, i10 %yi

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:21 %store_ln0 = store i10 0, i10 %xi

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:22 %store_ln0 = store i8 0, i8 %empty_33

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:23 %store_ln0 = store i8 0, i8 %empty

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:24 %store_ln0 = store i8 0, i8 %pix_v_sobel_1

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="125" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="504" op_1_bw="504">
<![CDATA[
newFuncRoot:25 %store_ln0 = store i504 0, i504 %shiftreg

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="126" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:26 %br_ln0 = br void %for.inc106.2

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="127" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="19" op_0_bw="19" op_1_bw="0">
<![CDATA[
for.inc106.2:1 %indvar_flatten_load = load i19 %indvar_flatten

]]></Node>
<StgValue><ssdm name="indvar_flatten_load"/></StgValue>
</operation>

<operation id="128" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="19" op_1_bw="19">
<![CDATA[
for.inc106.2:14 %icmp_ln45 = icmp_eq  i19 %indvar_flatten_load, i19 262144

]]></Node>
<StgValue><ssdm name="icmp_ln45"/></StgValue>
</operation>

<operation id="129" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
for.inc106.2:15 %add_ln45 = add i19 %indvar_flatten_load, i19 1

]]></Node>
<StgValue><ssdm name="add_ln45"/></StgValue>
</operation>

<operation id="130" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc106.2:16 %br_ln45 = br i1 %icmp_ln45, void %for.inc171, void %for.end173.exitStub

]]></Node>
<StgValue><ssdm name="br_ln45"/></StgValue>
</operation>

<operation id="131" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
for.inc171:1 %xi_load = load i10 %xi

]]></Node>
<StgValue><ssdm name="xi_load"/></StgValue>
</operation>

<operation id="132" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc171:4 %icmp_ln46 = icmp_eq  i10 %xi_load, i10 512

]]></Node>
<StgValue><ssdm name="icmp_ln46"/></StgValue>
</operation>

<operation id="133" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
for.inc171:5 %select_ln45 = select i1 %icmp_ln46, i10 0, i10 %xi_load

]]></Node>
<StgValue><ssdm name="select_ln45"/></StgValue>
</operation>

<operation id="134" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="64" op_0_bw="10">
<![CDATA[
for.inc171:23 %zext_ln46_1 = zext i10 %select_ln45

]]></Node>
<StgValue><ssdm name="zext_ln46_1"/></StgValue>
</operation>

<operation id="135" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="6" op_0_bw="10">
<![CDATA[
for.inc171:24 %trunc_ln46 = trunc i10 %select_ln45

]]></Node>
<StgValue><ssdm name="trunc_ln46"/></StgValue>
</operation>

<operation id="136" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc171:27 %line_buf_addr = getelementptr i24 %line_buf, i64 0, i64 %zext_ln46_1

]]></Node>
<StgValue><ssdm name="line_buf_addr"/></StgValue>
</operation>

<operation id="137" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="24" op_0_bw="9">
<![CDATA[
for.inc171:28 %line_buf_load = load i9 %line_buf_addr

]]></Node>
<StgValue><ssdm name="line_buf_load"/></StgValue>
</operation>

<operation id="138" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="9" op_0_bw="10">
<![CDATA[
for.inc171:31 %trunc_ln59 = trunc i10 %select_ln45

]]></Node>
<StgValue><ssdm name="trunc_ln59"/></StgValue>
</operation>

<operation id="139" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc171:32 %icmp_ln59 = icmp_eq  i6 %trunc_ln46, i6 0

]]></Node>
<StgValue><ssdm name="icmp_ln59"/></StgValue>
</operation>

<operation id="140" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="10" op_0_bw="9">
<![CDATA[
if.end121_ifconv:17 %zext_ln124 = zext i9 %trunc_ln59

]]></Node>
<StgValue><ssdm name="zext_ln124"/></StgValue>
</operation>

<operation id="141" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
if.end121_ifconv:18 %add_ln124 = add i10 %zext_ln124, i10 1020

]]></Node>
<StgValue><ssdm name="add_ln124"/></StgValue>
</operation>

<operation id="142" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
if.end121_ifconv:19 %icmp_ln124 = icmp_ugt  i10 %add_ln124, i10 504

]]></Node>
<StgValue><ssdm name="icmp_ln124"/></StgValue>
</operation>

<operation id="143" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="9" op_0_bw="19">
<![CDATA[
if.end121_ifconv:27 %empty_38 = trunc i19 %indvar_flatten_load

]]></Node>
<StgValue><ssdm name="empty_38"/></StgValue>
</operation>

<operation id="144" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="19" op_0_bw="19" op_1_bw="10" op_2_bw="9">
<![CDATA[
if.end121_ifconv:28 %tmp_17 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i10.i9, i10 0, i9 %empty_38

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="145" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="1" op_0_bw="19" op_1_bw="19">
<![CDATA[
if.end121_ifconv:29 %empty_39 = icmp_eq  i19 %tmp_17, i19 0

]]></Node>
<StgValue><ssdm name="empty_39"/></StgValue>
</operation>

<operation id="146" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end121_ifconv:30 %br_ln0 = br i1 %empty_39, void %BurstBB, void %ReqBB

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="147" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
BurstBB:1 %add_ln46 = add i10 %select_ln45, i10 1

]]></Node>
<StgValue><ssdm name="add_ln46"/></StgValue>
</operation>

<operation id="148" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="9" op_0_bw="19">
<![CDATA[
BurstBB:2 %empty_40 = trunc i19 %add_ln45

]]></Node>
<StgValue><ssdm name="empty_40"/></StgValue>
</operation>

<operation id="149" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="19" op_0_bw="19" op_1_bw="10" op_2_bw="9">
<![CDATA[
BurstBB:3 %tmp_18 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i10.i9, i10 0, i9 %empty_40

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="150" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="1" op_0_bw="19" op_1_bw="19">
<![CDATA[
BurstBB:4 %empty_41 = icmp_eq  i19 %tmp_18, i19 0

]]></Node>
<StgValue><ssdm name="empty_41"/></StgValue>
</operation>

<operation id="151" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
BurstBB:5 %br_ln45 = br i1 %empty_41, void %BurstBB21, void %RespBB

]]></Node>
<StgValue><ssdm name="br_ln45"/></StgValue>
</operation>

<operation id="152" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="0" op_0_bw="19" op_1_bw="19" op_2_bw="0" op_3_bw="0">
<![CDATA[
BurstBB21:3 %store_ln46 = store i19 %add_ln45, i19 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln46"/></StgValue>
</operation>

<operation id="153" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
BurstBB21:5 %store_ln46 = store i10 %add_ln46, i10 %xi

]]></Node>
<StgValue><ssdm name="store_ln46"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="154" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
for.inc106.2:7 %gmem0_addr = getelementptr i512 %gmem0, i64 %sext_ln45_cast

]]></Node>
<StgValue><ssdm name="gmem0_addr"/></StgValue>
</operation>

<operation id="155" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="24" op_0_bw="9">
<![CDATA[
for.inc171:28 %line_buf_load = load i9 %line_buf_addr

]]></Node>
<StgValue><ssdm name="line_buf_load"/></StgValue>
</operation>

<operation id="156" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="8" op_0_bw="8" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc171:29 %tmp_4 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %line_buf_load, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="157" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="8" op_0_bw="8" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc171:30 %tmp_7 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %line_buf_load, i32 16, i32 23

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="158" st_id="2" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
<literal name="icmp_ln59" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
:0 %gmem0_addr_read = read i512 @_ssdm_op_Read.m_axi.p1i512, i512 %gmem0_addr

]]></Node>
<StgValue><ssdm name="gmem0_addr_read"/></StgValue>
</operation>

<operation id="159" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc106.2.split._crit_edge:6 %tmp_3 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %line_buf_load, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="160" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.inc106.2:2 %p_load38 = load i8 %empty_34

]]></Node>
<StgValue><ssdm name="p_load38"/></StgValue>
</operation>

<operation id="161" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.inc106.2:3 %p_load37 = load i8 %empty_35

]]></Node>
<StgValue><ssdm name="p_load37"/></StgValue>
</operation>

<operation id="162" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.inc106.2:4 %p_load = load i8 %empty_36

]]></Node>
<StgValue><ssdm name="p_load"/></StgValue>
</operation>

<operation id="163" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
<literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="504" op_0_bw="504" op_1_bw="0">
<![CDATA[
for.inc171:0 %shiftreg_load = load i504 %shiftreg

]]></Node>
<StgValue><ssdm name="shiftreg_load"/></StgValue>
</operation>

<operation id="164" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="504" op_0_bw="1" op_1_bw="504" op_2_bw="504">
<![CDATA[
for.inc171:6 %select_ln45_1 = select i1 %icmp_ln46, i504 0, i504 %shiftreg_load

]]></Node>
<StgValue><ssdm name="select_ln45_1"/></StgValue>
</operation>

<operation id="165" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="512" op_0_bw="504">
<![CDATA[
for.inc171:22 %zext_ln46 = zext i504 %select_ln45_1

]]></Node>
<StgValue><ssdm name="zext_ln46"/></StgValue>
</operation>

<operation id="166" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc171:33 %br_ln59 = br i1 %icmp_ln59, void %for.inc106.2.split._crit_edge, void

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="167" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
<literal name="icmp_ln59" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln59 = br void %for.inc106.2.split._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="168" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="512" op_0_bw="512" op_1_bw="0" op_2_bw="512" op_3_bw="0">
<![CDATA[
for.inc106.2.split._crit_edge:0 %empty_42 = phi i512 %gmem0_addr_read, void, i512 %zext_ln46, void %for.inc171

]]></Node>
<StgValue><ssdm name="empty_42"/></StgValue>
</operation>

<operation id="169" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.inc106.2.split._crit_edge:1 %pix_v_sobel_1_load = load i8 %pix_v_sobel_1

]]></Node>
<StgValue><ssdm name="pix_v_sobel_1_load"/></StgValue>
</operation>

<operation id="170" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.inc106.2.split._crit_edge:2 %p_load40 = load i8 %empty

]]></Node>
<StgValue><ssdm name="p_load40"/></StgValue>
</operation>

<operation id="171" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.inc106.2.split._crit_edge:3 %p_load39 = load i8 %empty_33

]]></Node>
<StgValue><ssdm name="p_load39"/></StgValue>
</operation>

<operation id="172" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="8" op_0_bw="512">
<![CDATA[
for.inc106.2.split._crit_edge:4 %trunc_ln59_1 = trunc i512 %empty_42

]]></Node>
<StgValue><ssdm name="trunc_ln59_1"/></StgValue>
</operation>

<operation id="173" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="504" op_0_bw="504" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc106.2.split._crit_edge:5 %trunc_ln59_3 = partselect i504 @_ssdm_op_PartSelect.i504.i512.i32.i32, i512 %empty_42, i32 8, i32 511

]]></Node>
<StgValue><ssdm name="trunc_ln59_3"/></StgValue>
</operation>

<operation id="174" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="24" op_0_bw="24" op_1_bw="8" op_2_bw="16">
<![CDATA[
for.inc106.2.split._crit_edge:7 %tmp_5 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i8.i16, i8 %trunc_ln59_1, i16 %tmp_3

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="175" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="24" op_3_bw="3" op_4_bw="0">
<![CDATA[
for.inc106.2.split._crit_edge:8 %store_ln59 = store void @_ssdm_op_Write.bram.i24, i9 %line_buf_addr, i24 %tmp_5, i3 7

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="176" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="9" op_0_bw="8">
<![CDATA[
for.inc106.2.split._crit_edge:9 %zext_ln73 = zext i8 %pix_v_sobel_1_load

]]></Node>
<StgValue><ssdm name="zext_ln73"/></StgValue>
</operation>

<operation id="177" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="11" op_0_bw="8">
<![CDATA[
for.inc106.2.split._crit_edge:10 %tmp_2_cast1 = zext i8 %tmp_4

]]></Node>
<StgValue><ssdm name="tmp_2_cast1"/></StgValue>
</operation>

<operation id="178" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="10" op_0_bw="8">
<![CDATA[
for.inc106.2.split._crit_edge:11 %tmp_2_cast = zext i8 %tmp_4

]]></Node>
<StgValue><ssdm name="tmp_2_cast"/></StgValue>
</operation>

<operation id="179" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="9" op_0_bw="8">
<![CDATA[
for.inc106.2.split._crit_edge:12 %zext_ln73_1 = zext i8 %p_load40

]]></Node>
<StgValue><ssdm name="zext_ln73_1"/></StgValue>
</operation>

<operation id="180" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="9" op_0_bw="8">
<![CDATA[
for.inc106.2.split._crit_edge:13 %tmp_4_cast = zext i8 %tmp_7

]]></Node>
<StgValue><ssdm name="tmp_4_cast"/></StgValue>
</operation>

<operation id="181" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc106.2.split._crit_edge:14 %tmp = sub i9 %zext_ln73_1, i9 %tmp_4_cast

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="182" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="10" op_0_bw="10" op_1_bw="9" op_2_bw="1">
<![CDATA[
for.inc106.2.split._crit_edge:15 %tmp_9 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %tmp, i1 0

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="183" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="11" op_0_bw="10">
<![CDATA[
for.inc106.2.split._crit_edge:16 %sext_ln73 = sext i10 %tmp_9

]]></Node>
<StgValue><ssdm name="sext_ln73"/></StgValue>
</operation>

<operation id="184" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="9" op_0_bw="8">
<![CDATA[
for.inc106.2.split._crit_edge:17 %zext_ln79 = zext i8 %p_load39

]]></Node>
<StgValue><ssdm name="zext_ln79"/></StgValue>
</operation>

<operation id="185" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc106.2.split._crit_edge:18 %pix_h_sobel_3 = add i9 %zext_ln73, i9 %zext_ln79

]]></Node>
<StgValue><ssdm name="pix_h_sobel_3"/></StgValue>
</operation>

<operation id="186" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="10" op_0_bw="9">
<![CDATA[
for.inc106.2.split._crit_edge:19 %zext_ln79_1 = zext i9 %pix_h_sobel_3

]]></Node>
<StgValue><ssdm name="zext_ln79_1"/></StgValue>
</operation>

<operation id="187" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc106.2.split._crit_edge:20 %pix_h_sobel_4 = sub i10 %zext_ln79_1, i10 %tmp_2_cast

]]></Node>
<StgValue><ssdm name="pix_h_sobel_4"/></StgValue>
</operation>

<operation id="188" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="11" op_0_bw="10">
<![CDATA[
for.inc106.2.split._crit_edge:21 %sext_ln79 = sext i10 %pix_h_sobel_4

]]></Node>
<StgValue><ssdm name="sext_ln79"/></StgValue>
</operation>

<operation id="189" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc106.2.split._crit_edge:22 %pix_h_sobel = add i11 %sext_ln79, i11 %sext_ln73

]]></Node>
<StgValue><ssdm name="pix_h_sobel"/></StgValue>
</operation>

<operation id="190" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="11" op_0_bw="8">
<![CDATA[
for.inc106.2.split._crit_edge:23 %zext_ln79_2 = zext i8 %trunc_ln59_1

]]></Node>
<StgValue><ssdm name="zext_ln79_2"/></StgValue>
</operation>

<operation id="191" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="9" op_0_bw="8">
<![CDATA[
for.inc106.2.split._crit_edge:26 %zext_ln74 = zext i8 %p_load38

]]></Node>
<StgValue><ssdm name="zext_ln74"/></StgValue>
</operation>

<operation id="192" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="9" op_0_bw="8">
<![CDATA[
for.inc106.2.split._crit_edge:27 %zext_ln74_1 = zext i8 %p_load

]]></Node>
<StgValue><ssdm name="zext_ln74_1"/></StgValue>
</operation>

<operation id="193" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc106.2.split._crit_edge:28 %tmp16 = sub i9 %zext_ln74, i9 %zext_ln74_1

]]></Node>
<StgValue><ssdm name="tmp16"/></StgValue>
</operation>

<operation id="194" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="10" op_0_bw="10" op_1_bw="9" op_2_bw="1">
<![CDATA[
for.inc106.2.split._crit_edge:29 %tmp_8 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %tmp16, i1 0

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="195" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="11" op_0_bw="10">
<![CDATA[
for.inc106.2.split._crit_edge:30 %sext_ln86 = sext i10 %tmp_8

]]></Node>
<StgValue><ssdm name="sext_ln86"/></StgValue>
</operation>

<operation id="196" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc106.2.split._crit_edge:31 %pix_v_sobel_4 = sub i9 %zext_ln73, i9 %zext_ln79

]]></Node>
<StgValue><ssdm name="pix_v_sobel_4"/></StgValue>
</operation>

<operation id="197" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="11" op_0_bw="9">
<![CDATA[
for.inc106.2.split._crit_edge:32 %sext_ln86_1 = sext i9 %pix_v_sobel_4

]]></Node>
<StgValue><ssdm name="sext_ln86_1"/></StgValue>
</operation>

<operation id="198" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc106.2.split._crit_edge:33 %add_ln86 = add i11 %sext_ln86, i11 %tmp_2_cast1

]]></Node>
<StgValue><ssdm name="add_ln86"/></StgValue>
</operation>

<operation id="199" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc106.2.split._crit_edge:34 %pix_v_sobel_5 = add i11 %add_ln86, i11 %sext_ln86_1

]]></Node>
<StgValue><ssdm name="pix_v_sobel_5"/></StgValue>
</operation>

<operation id="200" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc106.2.split._crit_edge:35 %pix_v_sobel = sub i11 %pix_v_sobel_5, i11 %zext_ln79_2

]]></Node>
<StgValue><ssdm name="pix_v_sobel"/></StgValue>
</operation>

<operation id="201" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
BurstBB21:0 %store_ln46 = store i8 %trunc_ln59_1, i8 %empty_36

]]></Node>
<StgValue><ssdm name="store_ln46"/></StgValue>
</operation>

<operation id="202" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
BurstBB21:1 %store_ln46 = store i8 %tmp_7, i8 %empty_35

]]></Node>
<StgValue><ssdm name="store_ln46"/></StgValue>
</operation>

<operation id="203" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
BurstBB21:2 %store_ln46 = store i8 %tmp_4, i8 %empty_34

]]></Node>
<StgValue><ssdm name="store_ln46"/></StgValue>
</operation>

<operation id="204" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
BurstBB21:6 %store_ln46 = store i8 %p_load, i8 %empty_33

]]></Node>
<StgValue><ssdm name="store_ln46"/></StgValue>
</operation>

<operation id="205" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
BurstBB21:7 %store_ln46 = store i8 %p_load37, i8 %empty

]]></Node>
<StgValue><ssdm name="store_ln46"/></StgValue>
</operation>

<operation id="206" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
BurstBB21:8 %store_ln46 = store i8 %p_load38, i8 %pix_v_sobel_1

]]></Node>
<StgValue><ssdm name="store_ln46"/></StgValue>
</operation>

<operation id="207" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="0" op_0_bw="504" op_1_bw="504" op_2_bw="0" op_3_bw="0">
<![CDATA[
BurstBB21:9 %store_ln46 = store i504 %trunc_ln59_3, i504 %shiftreg

]]></Node>
<StgValue><ssdm name="store_ln46"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="208" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc106.2.split._crit_edge:24 %pix_h_sobel_2 = sub i11 %pix_h_sobel, i11 %zext_ln79_2

]]></Node>
<StgValue><ssdm name="pix_h_sobel_2"/></StgValue>
</operation>

<operation id="209" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc106.2.split._crit_edge:67 %icmp_ln99 = icmp_eq  i11 %pix_h_sobel, i11 %zext_ln79_2

]]></Node>
<StgValue><ssdm name="icmp_ln99"/></StgValue>
</operation>

<operation id="210" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc106.2.split._crit_edge:68 %br_ln99 = br i1 %icmp_ln99, void %if.then119, void %if.end121_ifconv

]]></Node>
<StgValue><ssdm name="br_ln99"/></StgValue>
</operation>

<operation id="211" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
<literal name="icmp_ln99" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="19" op_0_bw="19" op_1_bw="11" op_2_bw="8">
<![CDATA[
if.then119:0 %tmp_16 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i11.i8, i11 %pix_v_sobel, i8 0

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="212" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
<literal name="icmp_ln99" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="20" op_0_bw="19">
<![CDATA[
if.then119:1 %sext_ln100_1 = sext i19 %tmp_16

]]></Node>
<StgValue><ssdm name="sext_ln100_1"/></StgValue>
</operation>

<operation id="213" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
<literal name="icmp_ln99" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="20" op_0_bw="11">
<![CDATA[
if.then119:2 %sext_ln100_2 = sext i11 %pix_h_sobel_2

]]></Node>
<StgValue><ssdm name="sext_ln100_2"/></StgValue>
</operation>

<operation id="214" st_id="4" stage="24" lat="24">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
<literal name="icmp_ln99" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
if.then119:3 %t_int = sdiv i20 %sext_ln100_1, i20 %sext_ln100_2

]]></Node>
<StgValue><ssdm name="t_int"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="215" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="22" op_0_bw="11">
<![CDATA[
for.inc106.2.split._crit_edge:36 %sext_ln74 = sext i11 %pix_v_sobel

]]></Node>
<StgValue><ssdm name="sext_ln74"/></StgValue>
</operation>

<operation id="216" st_id="5" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
for.inc106.2.split._crit_edge:38 %mul_ln90_1 = mul i22 %sext_ln74, i22 %sext_ln74

]]></Node>
<StgValue><ssdm name="mul_ln90_1"/></StgValue>
</operation>

<operation id="217" st_id="5" stage="23" lat="24">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
<literal name="icmp_ln99" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
if.then119:3 %t_int = sdiv i20 %sext_ln100_1, i20 %sext_ln100_2

]]></Node>
<StgValue><ssdm name="t_int"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="218" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="22" op_0_bw="11">
<![CDATA[
for.inc106.2.split._crit_edge:25 %sext_ln73_1 = sext i11 %pix_h_sobel_2

]]></Node>
<StgValue><ssdm name="sext_ln73_1"/></StgValue>
</operation>

<operation id="219" st_id="6" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
for.inc106.2.split._crit_edge:37 %mul_ln90 = mul i22 %sext_ln73_1, i22 %sext_ln73_1

]]></Node>
<StgValue><ssdm name="mul_ln90"/></StgValue>
</operation>

<operation id="220" st_id="6" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
for.inc106.2.split._crit_edge:38 %mul_ln90_1 = mul i22 %sext_ln74, i22 %sext_ln74

]]></Node>
<StgValue><ssdm name="mul_ln90_1"/></StgValue>
</operation>

<operation id="221" st_id="6" stage="22" lat="24">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
<literal name="icmp_ln99" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
if.then119:3 %t_int = sdiv i20 %sext_ln100_1, i20 %sext_ln100_2

]]></Node>
<StgValue><ssdm name="t_int"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="222" st_id="7" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
for.inc106.2.split._crit_edge:37 %mul_ln90 = mul i22 %sext_ln73_1, i22 %sext_ln73_1

]]></Node>
<StgValue><ssdm name="mul_ln90"/></StgValue>
</operation>

<operation id="223" st_id="7" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
for.inc106.2.split._crit_edge:38 %mul_ln90_1 = mul i22 %sext_ln74, i22 %sext_ln74

]]></Node>
<StgValue><ssdm name="mul_ln90_1"/></StgValue>
</operation>

<operation id="224" st_id="7" stage="21" lat="24">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
<literal name="icmp_ln99" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
if.then119:3 %t_int = sdiv i20 %sext_ln100_1, i20 %sext_ln100_2

]]></Node>
<StgValue><ssdm name="t_int"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="225" st_id="8" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
for.inc106.2.split._crit_edge:37 %mul_ln90 = mul i22 %sext_ln73_1, i22 %sext_ln73_1

]]></Node>
<StgValue><ssdm name="mul_ln90"/></StgValue>
</operation>

<operation id="226" st_id="8" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
for.inc106.2.split._crit_edge:38 %mul_ln90_1 = mul i22 %sext_ln74, i22 %sext_ln74

]]></Node>
<StgValue><ssdm name="mul_ln90_1"/></StgValue>
</operation>

<operation id="227" st_id="8" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
for.inc106.2.split._crit_edge:39 %add_ln90 = add i22 %mul_ln90_1, i22 %mul_ln90

]]></Node>
<StgValue><ssdm name="add_ln90"/></StgValue>
</operation>

<operation id="228" st_id="8" stage="20" lat="24">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
<literal name="icmp_ln99" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
if.then119:3 %t_int = sdiv i20 %sext_ln100_1, i20 %sext_ln100_2

]]></Node>
<StgValue><ssdm name="t_int"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="229" st_id="9" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
for.inc106.2.split._crit_edge:39 %add_ln90 = add i22 %mul_ln90_1, i22 %mul_ln90

]]></Node>
<StgValue><ssdm name="add_ln90"/></StgValue>
</operation>

<operation id="230" st_id="9" stage="19" lat="24">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
<literal name="icmp_ln99" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
if.then119:3 %t_int = sdiv i20 %sext_ln100_1, i20 %sext_ln100_2

]]></Node>
<StgValue><ssdm name="t_int"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="231" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="22">
<![CDATA[
for.inc106.2.split._crit_edge:40 %sext_ln90 = sext i22 %add_ln90

]]></Node>
<StgValue><ssdm name="sext_ln90"/></StgValue>
</operation>

<operation id="232" st_id="10" stage="5" lat="5">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32">
<![CDATA[
for.inc106.2.split._crit_edge:41 %x_assign = sitofp i32 %sext_ln90

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>

<operation id="233" st_id="10" stage="18" lat="24">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
<literal name="icmp_ln99" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
if.then119:3 %t_int = sdiv i20 %sext_ln100_1, i20 %sext_ln100_2

]]></Node>
<StgValue><ssdm name="t_int"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="234" st_id="11" stage="4" lat="5">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32">
<![CDATA[
for.inc106.2.split._crit_edge:41 %x_assign = sitofp i32 %sext_ln90

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>

<operation id="235" st_id="11" stage="17" lat="24">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
<literal name="icmp_ln99" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
if.then119:3 %t_int = sdiv i20 %sext_ln100_1, i20 %sext_ln100_2

]]></Node>
<StgValue><ssdm name="t_int"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="236" st_id="12" stage="3" lat="5">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32">
<![CDATA[
for.inc106.2.split._crit_edge:41 %x_assign = sitofp i32 %sext_ln90

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>

<operation id="237" st_id="12" stage="16" lat="24">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
<literal name="icmp_ln99" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
if.then119:3 %t_int = sdiv i20 %sext_ln100_1, i20 %sext_ln100_2

]]></Node>
<StgValue><ssdm name="t_int"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="238" st_id="13" stage="2" lat="5">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32">
<![CDATA[
for.inc106.2.split._crit_edge:41 %x_assign = sitofp i32 %sext_ln90

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>

<operation id="239" st_id="13" stage="15" lat="24">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
<literal name="icmp_ln99" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
if.then119:3 %t_int = sdiv i20 %sext_ln100_1, i20 %sext_ln100_2

]]></Node>
<StgValue><ssdm name="t_int"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="240" st_id="14" stage="1" lat="5">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32">
<![CDATA[
for.inc106.2.split._crit_edge:41 %x_assign = sitofp i32 %sext_ln90

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>

<operation id="241" st_id="14" stage="14" lat="24">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
<literal name="icmp_ln99" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
if.then119:3 %t_int = sdiv i20 %sext_ln100_1, i20 %sext_ln100_2

]]></Node>
<StgValue><ssdm name="t_int"/></StgValue>
</operation>
</state>

<state id="15" st_id="16">

<operation id="242" st_id="15" stage="12" lat="12">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc106.2.split._crit_edge:42 %dc = fsqrt i32 @llvm.sqrt.f32, i32 %x_assign

]]></Node>
<StgValue><ssdm name="dc"/></StgValue>
</operation>

<operation id="243" st_id="15" stage="13" lat="24">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
<literal name="icmp_ln99" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
if.then119:3 %t_int = sdiv i20 %sext_ln100_1, i20 %sext_ln100_2

]]></Node>
<StgValue><ssdm name="t_int"/></StgValue>
</operation>
</state>

<state id="16" st_id="17">

<operation id="244" st_id="16" stage="11" lat="12">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc106.2.split._crit_edge:42 %dc = fsqrt i32 @llvm.sqrt.f32, i32 %x_assign

]]></Node>
<StgValue><ssdm name="dc"/></StgValue>
</operation>

<operation id="245" st_id="16" stage="12" lat="24">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
<literal name="icmp_ln99" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
if.then119:3 %t_int = sdiv i20 %sext_ln100_1, i20 %sext_ln100_2

]]></Node>
<StgValue><ssdm name="t_int"/></StgValue>
</operation>
</state>

<state id="17" st_id="18">

<operation id="246" st_id="17" stage="10" lat="12">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc106.2.split._crit_edge:42 %dc = fsqrt i32 @llvm.sqrt.f32, i32 %x_assign

]]></Node>
<StgValue><ssdm name="dc"/></StgValue>
</operation>

<operation id="247" st_id="17" stage="11" lat="24">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
<literal name="icmp_ln99" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
if.then119:3 %t_int = sdiv i20 %sext_ln100_1, i20 %sext_ln100_2

]]></Node>
<StgValue><ssdm name="t_int"/></StgValue>
</operation>
</state>

<state id="18" st_id="19">

<operation id="248" st_id="18" stage="9" lat="12">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc106.2.split._crit_edge:42 %dc = fsqrt i32 @llvm.sqrt.f32, i32 %x_assign

]]></Node>
<StgValue><ssdm name="dc"/></StgValue>
</operation>

<operation id="249" st_id="18" stage="10" lat="24">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
<literal name="icmp_ln99" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
if.then119:3 %t_int = sdiv i20 %sext_ln100_1, i20 %sext_ln100_2

]]></Node>
<StgValue><ssdm name="t_int"/></StgValue>
</operation>
</state>

<state id="19" st_id="20">

<operation id="250" st_id="19" stage="8" lat="12">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc106.2.split._crit_edge:42 %dc = fsqrt i32 @llvm.sqrt.f32, i32 %x_assign

]]></Node>
<StgValue><ssdm name="dc"/></StgValue>
</operation>

<operation id="251" st_id="19" stage="9" lat="24">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
<literal name="icmp_ln99" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
if.then119:3 %t_int = sdiv i20 %sext_ln100_1, i20 %sext_ln100_2

]]></Node>
<StgValue><ssdm name="t_int"/></StgValue>
</operation>
</state>

<state id="20" st_id="21">

<operation id="252" st_id="20" stage="7" lat="12">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc106.2.split._crit_edge:42 %dc = fsqrt i32 @llvm.sqrt.f32, i32 %x_assign

]]></Node>
<StgValue><ssdm name="dc"/></StgValue>
</operation>

<operation id="253" st_id="20" stage="8" lat="24">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
<literal name="icmp_ln99" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
if.then119:3 %t_int = sdiv i20 %sext_ln100_1, i20 %sext_ln100_2

]]></Node>
<StgValue><ssdm name="t_int"/></StgValue>
</operation>
</state>

<state id="21" st_id="22">

<operation id="254" st_id="21" stage="6" lat="12">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc106.2.split._crit_edge:42 %dc = fsqrt i32 @llvm.sqrt.f32, i32 %x_assign

]]></Node>
<StgValue><ssdm name="dc"/></StgValue>
</operation>

<operation id="255" st_id="21" stage="7" lat="24">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
<literal name="icmp_ln99" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
if.then119:3 %t_int = sdiv i20 %sext_ln100_1, i20 %sext_ln100_2

]]></Node>
<StgValue><ssdm name="t_int"/></StgValue>
</operation>
</state>

<state id="22" st_id="23">

<operation id="256" st_id="22" stage="5" lat="12">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc106.2.split._crit_edge:42 %dc = fsqrt i32 @llvm.sqrt.f32, i32 %x_assign

]]></Node>
<StgValue><ssdm name="dc"/></StgValue>
</operation>

<operation id="257" st_id="22" stage="6" lat="24">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
<literal name="icmp_ln99" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
if.then119:3 %t_int = sdiv i20 %sext_ln100_1, i20 %sext_ln100_2

]]></Node>
<StgValue><ssdm name="t_int"/></StgValue>
</operation>
</state>

<state id="23" st_id="24">

<operation id="258" st_id="23" stage="4" lat="12">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc106.2.split._crit_edge:42 %dc = fsqrt i32 @llvm.sqrt.f32, i32 %x_assign

]]></Node>
<StgValue><ssdm name="dc"/></StgValue>
</operation>

<operation id="259" st_id="23" stage="5" lat="24">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
<literal name="icmp_ln99" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
if.then119:3 %t_int = sdiv i20 %sext_ln100_1, i20 %sext_ln100_2

]]></Node>
<StgValue><ssdm name="t_int"/></StgValue>
</operation>
</state>

<state id="24" st_id="25">

<operation id="260" st_id="24" stage="3" lat="12">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc106.2.split._crit_edge:42 %dc = fsqrt i32 @llvm.sqrt.f32, i32 %x_assign

]]></Node>
<StgValue><ssdm name="dc"/></StgValue>
</operation>

<operation id="261" st_id="24" stage="4" lat="24">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
<literal name="icmp_ln99" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
if.then119:3 %t_int = sdiv i20 %sext_ln100_1, i20 %sext_ln100_2

]]></Node>
<StgValue><ssdm name="t_int"/></StgValue>
</operation>
</state>

<state id="25" st_id="26">

<operation id="262" st_id="25" stage="2" lat="12">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc106.2.split._crit_edge:42 %dc = fsqrt i32 @llvm.sqrt.f32, i32 %x_assign

]]></Node>
<StgValue><ssdm name="dc"/></StgValue>
</operation>

<operation id="263" st_id="25" stage="3" lat="24">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
<literal name="icmp_ln99" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
if.then119:3 %t_int = sdiv i20 %sext_ln100_1, i20 %sext_ln100_2

]]></Node>
<StgValue><ssdm name="t_int"/></StgValue>
</operation>
</state>

<state id="26" st_id="27">

<operation id="264" st_id="26" stage="1" lat="12">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc106.2.split._crit_edge:42 %dc = fsqrt i32 @llvm.sqrt.f32, i32 %x_assign

]]></Node>
<StgValue><ssdm name="dc"/></StgValue>
</operation>

<operation id="265" st_id="26" stage="2" lat="24">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
<literal name="icmp_ln99" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
if.then119:3 %t_int = sdiv i20 %sext_ln100_1, i20 %sext_ln100_2

]]></Node>
<StgValue><ssdm name="t_int"/></StgValue>
</operation>
</state>

<state id="27" st_id="28">

<operation id="266" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
for.inc106.2:0 %yi_1 = load i10 %yi

]]></Node>
<StgValue><ssdm name="yi_1"/></StgValue>
</operation>

<operation id="267" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
for.inc106.2:5 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %gmem1

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="268" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="512">
<![CDATA[
for.inc106.2:6 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i512 %gmem0

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="269" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="9" op_0_bw="10">
<![CDATA[
for.inc106.2:8 %empty_37 = trunc i10 %yi_1

]]></Node>
<StgValue><ssdm name="empty_37"/></StgValue>
</operation>

<operation id="270" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="8" op_0_bw="8" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc106.2:9 %tmp_1 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %yi_1, i32 2, i32 9

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="271" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc106.2:10 %icmp = icmp_eq  i8 %tmp_1, i8 0

]]></Node>
<StgValue><ssdm name="icmp"/></StgValue>
</operation>

<operation id="272" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc106.2:11 %cmp145_not = icmp_ugt  i10 %yi_1, i10 508

]]></Node>
<StgValue><ssdm name="cmp145_not"/></StgValue>
</operation>

<operation id="273" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="18" op_0_bw="18" op_1_bw="9" op_2_bw="9">
<![CDATA[
for.inc106.2:12 %tmp_6 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i9.i9, i9 %empty_37, i9 0

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="274" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc106.2:13 %or_ln124 = or i1 %icmp, i1 %cmp145_not

]]></Node>
<StgValue><ssdm name="or_ln124"/></StgValue>
</operation>

<operation id="275" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc171:2 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_45_1_VITIS_LOOP_46_2_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="276" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc171:3 %empty_43 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 262144, i64 262144, i64 262144

]]></Node>
<StgValue><ssdm name="empty_43"/></StgValue>
</operation>

<operation id="277" st_id="27" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc171:7 %add_ln45_2 = add i10 %yi_1, i10 1

]]></Node>
<StgValue><ssdm name="add_ln45_2"/></StgValue>
</operation>

<operation id="278" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
<literal name="icmp_ln46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="9" op_0_bw="10">
<![CDATA[
for.inc171:8 %empty_44 = trunc i10 %add_ln45_2

]]></Node>
<StgValue><ssdm name="empty_44"/></StgValue>
</operation>

<operation id="279" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
<literal name="icmp_ln46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="8" op_0_bw="8" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc171:9 %tmp_2 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %add_ln45_2, i32 2, i32 9

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="280" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
<literal name="icmp_ln46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc171:10 %icmp34 = icmp_eq  i8 %tmp_2, i8 0

]]></Node>
<StgValue><ssdm name="icmp34"/></StgValue>
</operation>

<operation id="281" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
<literal name="icmp_ln46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc171:11 %cmp145_not_mid1 = icmp_ugt  i10 %add_ln45_2, i10 508

]]></Node>
<StgValue><ssdm name="cmp145_not_mid1"/></StgValue>
</operation>

<operation id="282" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
<literal name="icmp_ln46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="18" op_0_bw="18" op_1_bw="9" op_2_bw="9">
<![CDATA[
for.inc171:12 %tmp_6_mid1 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i9.i9, i9 %empty_44, i9 0

]]></Node>
<StgValue><ssdm name="tmp_6_mid1"/></StgValue>
</operation>

<operation id="283" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
for.inc171:13 %select_ln45_2 = select i1 %icmp_ln46, i18 %tmp_6_mid1, i18 %tmp_6

]]></Node>
<StgValue><ssdm name="select_ln45_2"/></StgValue>
</operation>

<operation id="284" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="19" op_0_bw="19" op_1_bw="18" op_2_bw="1">
<![CDATA[
for.inc171:14 %sext_ln127_1_mid2_v_v_v_v_v = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i18.i1, i18 %select_ln45_2, i1 0

]]></Node>
<StgValue><ssdm name="sext_ln127_1_mid2_v_v_v_v_v"/></StgValue>
</operation>

<operation id="285" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="64" op_0_bw="19">
<![CDATA[
for.inc171:15 %zext_ln45 = zext i19 %sext_ln127_1_mid2_v_v_v_v_v

]]></Node>
<StgValue><ssdm name="zext_ln45"/></StgValue>
</operation>

<operation id="286" st_id="27" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc171:16 %add_ln45_1 = add i64 %zext_ln45, i64 %out_r_read

]]></Node>
<StgValue><ssdm name="add_ln45_1"/></StgValue>
</operation>

<operation id="287" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="63" op_0_bw="63" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc171:17 %sext_ln127_1_mid2_v = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %add_ln45_1, i32 1, i32 63

]]></Node>
<StgValue><ssdm name="sext_ln127_1_mid2_v"/></StgValue>
</operation>

<operation id="288" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="64" op_0_bw="63">
<![CDATA[
for.inc171:18 %sext_ln45_1 = sext i63 %sext_ln127_1_mid2_v

]]></Node>
<StgValue><ssdm name="sext_ln45_1"/></StgValue>
</operation>

<operation id="289" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
<literal name="icmp_ln46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc171:19 %or_ln124_2 = or i1 %icmp34, i1 %cmp145_not_mid1

]]></Node>
<StgValue><ssdm name="or_ln124_2"/></StgValue>
</operation>

<operation id="290" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc171:20 %select_ln45_3 = select i1 %icmp_ln46, i1 %or_ln124_2, i1 %or_ln124

]]></Node>
<StgValue><ssdm name="select_ln45_3"/></StgValue>
</operation>

<operation id="291" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
for.inc171:21 %select_ln45_4 = select i1 %icmp_ln46, i10 %add_ln45_2, i10 %yi_1

]]></Node>
<StgValue><ssdm name="select_ln45_4"/></StgValue>
</operation>

<operation id="292" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc171:25 %specpipeline_ln47 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty

]]></Node>
<StgValue><ssdm name="specpipeline_ln47"/></StgValue>
</operation>

<operation id="293" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc171:26 %specloopname_ln46 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10

]]></Node>
<StgValue><ssdm name="specloopname_ln46"/></StgValue>
</operation>

<operation id="294" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="32">
<![CDATA[
for.inc106.2.split._crit_edge:43 %data_V = bitcast i32 %dc

]]></Node>
<StgValue><ssdm name="data_V"/></StgValue>
</operation>

<operation id="295" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc106.2.split._crit_edge:44 %p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_V, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="296" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc106.2.split._crit_edge:45 %xs_exp_V = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data_V, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="xs_exp_V"/></StgValue>
</operation>

<operation id="297" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="23" op_0_bw="32">
<![CDATA[
for.inc106.2.split._crit_edge:46 %p_Result_1 = trunc i32 %data_V

]]></Node>
<StgValue><ssdm name="p_Result_1"/></StgValue>
</operation>

<operation id="298" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="25" op_0_bw="25" op_1_bw="1" op_2_bw="23" op_3_bw="1">
<![CDATA[
for.inc106.2.split._crit_edge:47 %mantissa = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1, i1 1, i23 %p_Result_1, i1 0

]]></Node>
<StgValue><ssdm name="mantissa"/></StgValue>
</operation>

<operation id="299" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="79" op_0_bw="25">
<![CDATA[
for.inc106.2.split._crit_edge:48 %zext_ln15 = zext i25 %mantissa

]]></Node>
<StgValue><ssdm name="zext_ln15"/></StgValue>
</operation>

<operation id="300" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="9" op_0_bw="8">
<![CDATA[
for.inc106.2.split._crit_edge:49 %zext_ln346 = zext i8 %xs_exp_V

]]></Node>
<StgValue><ssdm name="zext_ln346"/></StgValue>
</operation>

<operation id="301" st_id="27" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc106.2.split._crit_edge:50 %add_ln346 = add i9 %zext_ln346, i9 385

]]></Node>
<StgValue><ssdm name="add_ln346"/></StgValue>
</operation>

<operation id="302" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.inc106.2.split._crit_edge:51 %isNeg = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln346, i32 8

]]></Node>
<StgValue><ssdm name="isNeg"/></StgValue>
</operation>

<operation id="303" st_id="27" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc106.2.split._crit_edge:52 %sub_ln1512 = sub i8 127, i8 %xs_exp_V

]]></Node>
<StgValue><ssdm name="sub_ln1512"/></StgValue>
</operation>

<operation id="304" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="9" op_0_bw="8">
<![CDATA[
for.inc106.2.split._crit_edge:53 %sext_ln1512 = sext i8 %sub_ln1512

]]></Node>
<StgValue><ssdm name="sext_ln1512"/></StgValue>
</operation>

<operation id="305" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
for.inc106.2.split._crit_edge:54 %ush = select i1 %isNeg, i9 %sext_ln1512, i9 %add_ln346

]]></Node>
<StgValue><ssdm name="ush"/></StgValue>
</operation>

<operation id="306" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="9">
<![CDATA[
for.inc106.2.split._crit_edge:55 %sext_ln1488 = sext i9 %ush

]]></Node>
<StgValue><ssdm name="sext_ln1488"/></StgValue>
</operation>

<operation id="307" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="79" op_0_bw="32">
<![CDATA[
for.inc106.2.split._crit_edge:56 %zext_ln1488 = zext i32 %sext_ln1488

]]></Node>
<StgValue><ssdm name="zext_ln1488"/></StgValue>
</operation>

<operation id="308" st_id="27" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="79" op_0_bw="79" op_1_bw="79">
<![CDATA[
for.inc106.2.split._crit_edge:57 %r_V = lshr i79 %zext_ln15, i79 %zext_ln1488

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="309" st_id="27" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="79" op_0_bw="79" op_1_bw="79">
<![CDATA[
for.inc106.2.split._crit_edge:58 %r_V_1 = shl i79 %zext_ln15, i79 %zext_ln1488

]]></Node>
<StgValue><ssdm name="r_V_1"/></StgValue>
</operation>

<operation id="310" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="1" op_0_bw="1" op_1_bw="79" op_2_bw="32">
<![CDATA[
for.inc106.2.split._crit_edge:59 %tmp_14 = bitselect i1 @_ssdm_op_BitSelect.i1.i79.i32, i79 %r_V, i32 24

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="311" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="1">
<![CDATA[
for.inc106.2.split._crit_edge:60 %zext_ln818 = zext i1 %tmp_14

]]></Node>
<StgValue><ssdm name="zext_ln818"/></StgValue>
</operation>

<operation id="312" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="79" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc106.2.split._crit_edge:61 %tmp_10 = partselect i32 @_ssdm_op_PartSelect.i32.i79.i32.i32, i79 %r_V_1, i32 24, i32 55

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="313" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc106.2.split._crit_edge:62 %val = select i1 %isNeg, i32 %zext_ln818, i32 %tmp_10

]]></Node>
<StgValue><ssdm name="val"/></StgValue>
</operation>

<operation id="314" st_id="27" stage="1" lat="24">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
<literal name="icmp_ln99" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
if.then119:3 %t_int = sdiv i20 %sext_ln100_1, i20 %sext_ln100_2

]]></Node>
<StgValue><ssdm name="t_int"/></StgValue>
</operation>

<operation id="315" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
<literal name="icmp_ln99" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="20">
<![CDATA[
if.then119:4 %sext_ln100 = sext i20 %t_int

]]></Node>
<StgValue><ssdm name="sext_ln100"/></StgValue>
</operation>

<operation id="316" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
<literal name="icmp_ln99" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="0">
<![CDATA[
if.then119:5 %br_ln101 = br void %if.end121_ifconv

]]></Node>
<StgValue><ssdm name="br_ln101"/></StgValue>
</operation>

<operation id="317" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
if.end121_ifconv:26 %gmem1_addr = getelementptr i16 %gmem1, i64 %sext_ln45_1

]]></Node>
<StgValue><ssdm name="gmem1_addr"/></StgValue>
</operation>

<operation id="318" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
BurstBB21:4 %store_ln46 = store i10 %select_ln45_4, i10 %yi

]]></Node>
<StgValue><ssdm name="store_ln46"/></StgValue>
</operation>

<operation id="319" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="0" op_0_bw="0">
<![CDATA[
BurstBB21:10 %br_ln46 = br void %for.inc106.2

]]></Node>
<StgValue><ssdm name="br_ln46"/></StgValue>
</operation>
</state>

<state id="28" st_id="29">

<operation id="320" st_id="28" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
<literal name="p_Result_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc106.2.split._crit_edge:63 %result_V_2 = sub i32 0, i32 %val

]]></Node>
<StgValue><ssdm name="result_V_2"/></StgValue>
</operation>

<operation id="321" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc106.2.split._crit_edge:64 %result_V = select i1 %p_Result_s, i32 %result_V_2, i32 %val

]]></Node>
<StgValue><ssdm name="result_V"/></StgValue>
</operation>

<operation id="322" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc106.2.split._crit_edge:65 %tmp_15 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %result_V, i32 8, i32 31

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="323" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc106.2.split._crit_edge:66 %icmp_ln93 = icmp_sgt  i24 %tmp_15, i24 0

]]></Node>
<StgValue><ssdm name="icmp_ln93"/></StgValue>
</operation>

<operation id="324" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
if.end121_ifconv:0 %t_int_1 = phi i32 %sext_ln100, void %if.then119, i32 2147483647, void %for.inc106.2.split._crit_edge

]]></Node>
<StgValue><ssdm name="t_int_1"/></StgValue>
</operation>

<operation id="325" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end121_ifconv:1 %icmp_ln107 = icmp_sgt  i32 %t_int_1, i32 4294966678

]]></Node>
<StgValue><ssdm name="icmp_ln107"/></StgValue>
</operation>

<operation id="326" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end121_ifconv:2 %icmp_ln107_1 = icmp_slt  i32 %t_int_1, i32 4294967191

]]></Node>
<StgValue><ssdm name="icmp_ln107_1"/></StgValue>
</operation>

<operation id="327" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end121_ifconv:3 %and_ln107 = and i1 %icmp_ln107, i1 %icmp_ln107_1

]]></Node>
<StgValue><ssdm name="and_ln107"/></StgValue>
</operation>

<operation id="328" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end121_ifconv:4 %icmp_ln111 = icmp_sgt  i32 %t_int_1, i32 4294967190

]]></Node>
<StgValue><ssdm name="icmp_ln111"/></StgValue>
</operation>

<operation id="329" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end121_ifconv:5 %icmp_ln111_1 = icmp_slt  i32 %t_int_1, i32 107

]]></Node>
<StgValue><ssdm name="icmp_ln111_1"/></StgValue>
</operation>

<operation id="330" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end121_ifconv:6 %icmp_ln115 = icmp_sgt  i32 %t_int_1, i32 106

]]></Node>
<StgValue><ssdm name="icmp_ln115"/></StgValue>
</operation>

<operation id="331" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end121_ifconv:7 %icmp_ln115_1 = icmp_slt  i32 %t_int_1, i32 618

]]></Node>
<StgValue><ssdm name="icmp_ln115_1"/></StgValue>
</operation>

<operation id="332" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end121_ifconv:8 %and_ln115 = and i1 %icmp_ln115, i1 %icmp_ln115_1

]]></Node>
<StgValue><ssdm name="and_ln115"/></StgValue>
</operation>

<operation id="333" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
if.end121_ifconv:9 %select_ln107 = select i1 %and_ln115, i8 45, i8 90

]]></Node>
<StgValue><ssdm name="select_ln107"/></StgValue>
</operation>

<operation id="334" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end121_ifconv:10 %and_ln107_1 = and i1 %icmp_ln107, i1 %icmp_ln107_1

]]></Node>
<StgValue><ssdm name="and_ln107_1"/></StgValue>
</operation>

<operation id="335" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end121_ifconv:11 %xor_ln107 = xor i1 %and_ln107_1, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107"/></StgValue>
</operation>

<operation id="336" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end121_ifconv:12 %and_ln111 = and i1 %icmp_ln111_1, i1 %xor_ln107

]]></Node>
<StgValue><ssdm name="and_ln111"/></StgValue>
</operation>

<operation id="337" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end121_ifconv:13 %and_ln111_1 = and i1 %and_ln111, i1 %icmp_ln111

]]></Node>
<StgValue><ssdm name="and_ln111_1"/></StgValue>
</operation>

<operation id="338" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
if.end121_ifconv:14 %select_ln111 = select i1 %and_ln111_1, i8 0, i8 135

]]></Node>
<StgValue><ssdm name="select_ln111"/></StgValue>
</operation>

<operation id="339" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end121_ifconv:15 %or_ln111 = or i1 %and_ln111_1, i1 %and_ln107

]]></Node>
<StgValue><ssdm name="or_ln111"/></StgValue>
</operation>

<operation id="340" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
if.end121_ifconv:16 %grad_sobel = select i1 %or_ln111, i8 %select_ln111, i8 %select_ln107

]]></Node>
<StgValue><ssdm name="grad_sobel"/></StgValue>
</operation>

<operation id="341" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end121_ifconv:20 %or_ln124_1 = or i1 %select_ln45_3, i1 %icmp_ln124

]]></Node>
<StgValue><ssdm name="or_ln124_1"/></StgValue>
</operation>

<operation id="342" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
if.end121_ifconv:21 %shl_ln2 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %grad_sobel, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln2"/></StgValue>
</operation>

<operation id="343" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="8" op_0_bw="32">
<![CDATA[
if.end121_ifconv:22 %trunc_ln126 = trunc i32 %result_V

]]></Node>
<StgValue><ssdm name="trunc_ln126"/></StgValue>
</operation>

<operation id="344" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
if.end121_ifconv:23 %select_ln126 = select i1 %icmp_ln93, i8 255, i8 %trunc_ln126

]]></Node>
<StgValue><ssdm name="select_ln126"/></StgValue>
</operation>

<operation id="345" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
if.end121_ifconv:24 %tmp_s = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %grad_sobel, i8 %select_ln126

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="346" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
if.end121_ifconv:25 %select_ln124 = select i1 %or_ln124_1, i16 %shl_ln2, i16 %tmp_s

]]></Node>
<StgValue><ssdm name="select_ln124"/></StgValue>
</operation>

<operation id="347" st_id="28" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
ReqBB:0 %gmem1_addr_1_wr_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i16P1A, i16 %gmem1_addr, i32 512

]]></Node>
<StgValue><ssdm name="gmem1_addr_1_wr_req"/></StgValue>
</operation>

<operation id="348" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="0" op_0_bw="0">
<![CDATA[
ReqBB:1 %br_ln0 = br void %BurstBB

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="29" st_id="30">

<operation id="349" st_id="29" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="2" op_4_bw="0">
<![CDATA[
BurstBB:0 %write_ln127 = write void @_ssdm_op_Write.m_axi.i16P1A, i16 %gmem1_addr, i16 %select_ln124, i2 3

]]></Node>
<StgValue><ssdm name="write_ln127"/></StgValue>
</operation>
</state>

<state id="30" st_id="31">

<operation id="350" st_id="30" stage="68" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="0">
<![CDATA[
RespBB:0 %gmem1_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem1_addr

]]></Node>
<StgValue><ssdm name="gmem1_addr_1_wr_resp"/></StgValue>
</operation>
</state>

<state id="31" st_id="32">

<operation id="351" st_id="31" stage="67" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="0">
<![CDATA[
RespBB:0 %gmem1_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem1_addr

]]></Node>
<StgValue><ssdm name="gmem1_addr_1_wr_resp"/></StgValue>
</operation>
</state>

<state id="32" st_id="33">

<operation id="352" st_id="32" stage="66" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="0">
<![CDATA[
RespBB:0 %gmem1_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem1_addr

]]></Node>
<StgValue><ssdm name="gmem1_addr_1_wr_resp"/></StgValue>
</operation>
</state>

<state id="33" st_id="34">

<operation id="353" st_id="33" stage="65" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="0">
<![CDATA[
RespBB:0 %gmem1_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem1_addr

]]></Node>
<StgValue><ssdm name="gmem1_addr_1_wr_resp"/></StgValue>
</operation>
</state>

<state id="34" st_id="35">

<operation id="354" st_id="34" stage="64" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="0">
<![CDATA[
RespBB:0 %gmem1_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem1_addr

]]></Node>
<StgValue><ssdm name="gmem1_addr_1_wr_resp"/></StgValue>
</operation>
</state>

<state id="35" st_id="36">

<operation id="355" st_id="35" stage="63" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="0">
<![CDATA[
RespBB:0 %gmem1_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem1_addr

]]></Node>
<StgValue><ssdm name="gmem1_addr_1_wr_resp"/></StgValue>
</operation>
</state>

<state id="36" st_id="37">

<operation id="356" st_id="36" stage="62" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="0">
<![CDATA[
RespBB:0 %gmem1_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem1_addr

]]></Node>
<StgValue><ssdm name="gmem1_addr_1_wr_resp"/></StgValue>
</operation>
</state>

<state id="37" st_id="38">

<operation id="357" st_id="37" stage="61" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="0">
<![CDATA[
RespBB:0 %gmem1_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem1_addr

]]></Node>
<StgValue><ssdm name="gmem1_addr_1_wr_resp"/></StgValue>
</operation>
</state>

<state id="38" st_id="39">

<operation id="358" st_id="38" stage="60" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="0">
<![CDATA[
RespBB:0 %gmem1_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem1_addr

]]></Node>
<StgValue><ssdm name="gmem1_addr_1_wr_resp"/></StgValue>
</operation>
</state>

<state id="39" st_id="40">

<operation id="359" st_id="39" stage="59" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="0">
<![CDATA[
RespBB:0 %gmem1_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem1_addr

]]></Node>
<StgValue><ssdm name="gmem1_addr_1_wr_resp"/></StgValue>
</operation>
</state>

<state id="40" st_id="41">

<operation id="360" st_id="40" stage="58" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="0">
<![CDATA[
RespBB:0 %gmem1_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem1_addr

]]></Node>
<StgValue><ssdm name="gmem1_addr_1_wr_resp"/></StgValue>
</operation>
</state>

<state id="41" st_id="42">

<operation id="361" st_id="41" stage="57" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="0">
<![CDATA[
RespBB:0 %gmem1_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem1_addr

]]></Node>
<StgValue><ssdm name="gmem1_addr_1_wr_resp"/></StgValue>
</operation>
</state>

<state id="42" st_id="43">

<operation id="362" st_id="42" stage="56" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="0">
<![CDATA[
RespBB:0 %gmem1_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem1_addr

]]></Node>
<StgValue><ssdm name="gmem1_addr_1_wr_resp"/></StgValue>
</operation>
</state>

<state id="43" st_id="44">

<operation id="363" st_id="43" stage="55" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="0">
<![CDATA[
RespBB:0 %gmem1_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem1_addr

]]></Node>
<StgValue><ssdm name="gmem1_addr_1_wr_resp"/></StgValue>
</operation>
</state>

<state id="44" st_id="45">

<operation id="364" st_id="44" stage="54" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="0">
<![CDATA[
RespBB:0 %gmem1_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem1_addr

]]></Node>
<StgValue><ssdm name="gmem1_addr_1_wr_resp"/></StgValue>
</operation>
</state>

<state id="45" st_id="46">

<operation id="365" st_id="45" stage="53" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="0">
<![CDATA[
RespBB:0 %gmem1_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem1_addr

]]></Node>
<StgValue><ssdm name="gmem1_addr_1_wr_resp"/></StgValue>
</operation>
</state>

<state id="46" st_id="47">

<operation id="366" st_id="46" stage="52" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="0">
<![CDATA[
RespBB:0 %gmem1_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem1_addr

]]></Node>
<StgValue><ssdm name="gmem1_addr_1_wr_resp"/></StgValue>
</operation>
</state>

<state id="47" st_id="48">

<operation id="367" st_id="47" stage="51" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="0">
<![CDATA[
RespBB:0 %gmem1_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem1_addr

]]></Node>
<StgValue><ssdm name="gmem1_addr_1_wr_resp"/></StgValue>
</operation>
</state>

<state id="48" st_id="49">

<operation id="368" st_id="48" stage="50" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="0">
<![CDATA[
RespBB:0 %gmem1_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem1_addr

]]></Node>
<StgValue><ssdm name="gmem1_addr_1_wr_resp"/></StgValue>
</operation>
</state>

<state id="49" st_id="50">

<operation id="369" st_id="49" stage="49" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="0">
<![CDATA[
RespBB:0 %gmem1_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem1_addr

]]></Node>
<StgValue><ssdm name="gmem1_addr_1_wr_resp"/></StgValue>
</operation>
</state>

<state id="50" st_id="51">

<operation id="370" st_id="50" stage="48" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="0">
<![CDATA[
RespBB:0 %gmem1_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem1_addr

]]></Node>
<StgValue><ssdm name="gmem1_addr_1_wr_resp"/></StgValue>
</operation>
</state>

<state id="51" st_id="52">

<operation id="371" st_id="51" stage="47" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="0">
<![CDATA[
RespBB:0 %gmem1_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem1_addr

]]></Node>
<StgValue><ssdm name="gmem1_addr_1_wr_resp"/></StgValue>
</operation>
</state>

<state id="52" st_id="53">

<operation id="372" st_id="52" stage="46" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="0">
<![CDATA[
RespBB:0 %gmem1_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem1_addr

]]></Node>
<StgValue><ssdm name="gmem1_addr_1_wr_resp"/></StgValue>
</operation>
</state>

<state id="53" st_id="54">

<operation id="373" st_id="53" stage="45" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="0">
<![CDATA[
RespBB:0 %gmem1_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem1_addr

]]></Node>
<StgValue><ssdm name="gmem1_addr_1_wr_resp"/></StgValue>
</operation>
</state>

<state id="54" st_id="55">

<operation id="374" st_id="54" stage="44" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="0">
<![CDATA[
RespBB:0 %gmem1_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem1_addr

]]></Node>
<StgValue><ssdm name="gmem1_addr_1_wr_resp"/></StgValue>
</operation>
</state>

<state id="55" st_id="56">

<operation id="375" st_id="55" stage="43" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="0">
<![CDATA[
RespBB:0 %gmem1_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem1_addr

]]></Node>
<StgValue><ssdm name="gmem1_addr_1_wr_resp"/></StgValue>
</operation>
</state>

<state id="56" st_id="57">

<operation id="376" st_id="56" stage="42" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="0">
<![CDATA[
RespBB:0 %gmem1_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem1_addr

]]></Node>
<StgValue><ssdm name="gmem1_addr_1_wr_resp"/></StgValue>
</operation>
</state>

<state id="57" st_id="58">

<operation id="377" st_id="57" stage="41" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="0">
<![CDATA[
RespBB:0 %gmem1_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem1_addr

]]></Node>
<StgValue><ssdm name="gmem1_addr_1_wr_resp"/></StgValue>
</operation>
</state>

<state id="58" st_id="59">

<operation id="378" st_id="58" stage="40" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="0">
<![CDATA[
RespBB:0 %gmem1_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem1_addr

]]></Node>
<StgValue><ssdm name="gmem1_addr_1_wr_resp"/></StgValue>
</operation>
</state>

<state id="59" st_id="60">

<operation id="379" st_id="59" stage="39" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="0">
<![CDATA[
RespBB:0 %gmem1_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem1_addr

]]></Node>
<StgValue><ssdm name="gmem1_addr_1_wr_resp"/></StgValue>
</operation>
</state>

<state id="60" st_id="61">

<operation id="380" st_id="60" stage="38" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="0">
<![CDATA[
RespBB:0 %gmem1_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem1_addr

]]></Node>
<StgValue><ssdm name="gmem1_addr_1_wr_resp"/></StgValue>
</operation>
</state>

<state id="61" st_id="62">

<operation id="381" st_id="61" stage="37" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="0">
<![CDATA[
RespBB:0 %gmem1_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem1_addr

]]></Node>
<StgValue><ssdm name="gmem1_addr_1_wr_resp"/></StgValue>
</operation>
</state>

<state id="62" st_id="63">

<operation id="382" st_id="62" stage="36" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="0">
<![CDATA[
RespBB:0 %gmem1_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem1_addr

]]></Node>
<StgValue><ssdm name="gmem1_addr_1_wr_resp"/></StgValue>
</operation>
</state>

<state id="63" st_id="64">

<operation id="383" st_id="63" stage="35" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="0">
<![CDATA[
RespBB:0 %gmem1_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem1_addr

]]></Node>
<StgValue><ssdm name="gmem1_addr_1_wr_resp"/></StgValue>
</operation>
</state>

<state id="64" st_id="65">

<operation id="384" st_id="64" stage="34" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="0">
<![CDATA[
RespBB:0 %gmem1_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem1_addr

]]></Node>
<StgValue><ssdm name="gmem1_addr_1_wr_resp"/></StgValue>
</operation>
</state>

<state id="65" st_id="66">

<operation id="385" st_id="65" stage="33" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="0">
<![CDATA[
RespBB:0 %gmem1_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem1_addr

]]></Node>
<StgValue><ssdm name="gmem1_addr_1_wr_resp"/></StgValue>
</operation>
</state>

<state id="66" st_id="67">

<operation id="386" st_id="66" stage="32" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="0">
<![CDATA[
RespBB:0 %gmem1_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem1_addr

]]></Node>
<StgValue><ssdm name="gmem1_addr_1_wr_resp"/></StgValue>
</operation>
</state>

<state id="67" st_id="68">

<operation id="387" st_id="67" stage="31" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="0">
<![CDATA[
RespBB:0 %gmem1_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem1_addr

]]></Node>
<StgValue><ssdm name="gmem1_addr_1_wr_resp"/></StgValue>
</operation>
</state>

<state id="68" st_id="69">

<operation id="388" st_id="68" stage="30" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="0">
<![CDATA[
RespBB:0 %gmem1_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem1_addr

]]></Node>
<StgValue><ssdm name="gmem1_addr_1_wr_resp"/></StgValue>
</operation>
</state>

<state id="69" st_id="70">

<operation id="389" st_id="69" stage="29" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="0">
<![CDATA[
RespBB:0 %gmem1_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem1_addr

]]></Node>
<StgValue><ssdm name="gmem1_addr_1_wr_resp"/></StgValue>
</operation>
</state>

<state id="70" st_id="71">

<operation id="390" st_id="70" stage="28" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="0">
<![CDATA[
RespBB:0 %gmem1_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem1_addr

]]></Node>
<StgValue><ssdm name="gmem1_addr_1_wr_resp"/></StgValue>
</operation>
</state>

<state id="71" st_id="72">

<operation id="391" st_id="71" stage="27" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="0">
<![CDATA[
RespBB:0 %gmem1_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem1_addr

]]></Node>
<StgValue><ssdm name="gmem1_addr_1_wr_resp"/></StgValue>
</operation>
</state>

<state id="72" st_id="73">

<operation id="392" st_id="72" stage="26" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="0">
<![CDATA[
RespBB:0 %gmem1_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem1_addr

]]></Node>
<StgValue><ssdm name="gmem1_addr_1_wr_resp"/></StgValue>
</operation>
</state>

<state id="73" st_id="74">

<operation id="393" st_id="73" stage="25" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="0">
<![CDATA[
RespBB:0 %gmem1_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem1_addr

]]></Node>
<StgValue><ssdm name="gmem1_addr_1_wr_resp"/></StgValue>
</operation>
</state>

<state id="74" st_id="75">

<operation id="394" st_id="74" stage="24" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="0">
<![CDATA[
RespBB:0 %gmem1_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem1_addr

]]></Node>
<StgValue><ssdm name="gmem1_addr_1_wr_resp"/></StgValue>
</operation>
</state>

<state id="75" st_id="76">

<operation id="395" st_id="75" stage="23" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="0">
<![CDATA[
RespBB:0 %gmem1_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem1_addr

]]></Node>
<StgValue><ssdm name="gmem1_addr_1_wr_resp"/></StgValue>
</operation>
</state>

<state id="76" st_id="77">

<operation id="396" st_id="76" stage="22" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="0">
<![CDATA[
RespBB:0 %gmem1_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem1_addr

]]></Node>
<StgValue><ssdm name="gmem1_addr_1_wr_resp"/></StgValue>
</operation>
</state>

<state id="77" st_id="78">

<operation id="397" st_id="77" stage="21" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="0">
<![CDATA[
RespBB:0 %gmem1_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem1_addr

]]></Node>
<StgValue><ssdm name="gmem1_addr_1_wr_resp"/></StgValue>
</operation>
</state>

<state id="78" st_id="79">

<operation id="398" st_id="78" stage="20" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="0">
<![CDATA[
RespBB:0 %gmem1_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem1_addr

]]></Node>
<StgValue><ssdm name="gmem1_addr_1_wr_resp"/></StgValue>
</operation>
</state>

<state id="79" st_id="80">

<operation id="399" st_id="79" stage="19" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="0">
<![CDATA[
RespBB:0 %gmem1_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem1_addr

]]></Node>
<StgValue><ssdm name="gmem1_addr_1_wr_resp"/></StgValue>
</operation>
</state>

<state id="80" st_id="81">

<operation id="400" st_id="80" stage="18" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="0">
<![CDATA[
RespBB:0 %gmem1_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem1_addr

]]></Node>
<StgValue><ssdm name="gmem1_addr_1_wr_resp"/></StgValue>
</operation>
</state>

<state id="81" st_id="82">

<operation id="401" st_id="81" stage="17" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="0">
<![CDATA[
RespBB:0 %gmem1_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem1_addr

]]></Node>
<StgValue><ssdm name="gmem1_addr_1_wr_resp"/></StgValue>
</operation>
</state>

<state id="82" st_id="83">

<operation id="402" st_id="82" stage="16" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="0">
<![CDATA[
RespBB:0 %gmem1_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem1_addr

]]></Node>
<StgValue><ssdm name="gmem1_addr_1_wr_resp"/></StgValue>
</operation>
</state>

<state id="83" st_id="84">

<operation id="403" st_id="83" stage="15" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="0">
<![CDATA[
RespBB:0 %gmem1_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem1_addr

]]></Node>
<StgValue><ssdm name="gmem1_addr_1_wr_resp"/></StgValue>
</operation>
</state>

<state id="84" st_id="85">

<operation id="404" st_id="84" stage="14" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="0">
<![CDATA[
RespBB:0 %gmem1_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem1_addr

]]></Node>
<StgValue><ssdm name="gmem1_addr_1_wr_resp"/></StgValue>
</operation>
</state>

<state id="85" st_id="86">

<operation id="405" st_id="85" stage="13" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="0">
<![CDATA[
RespBB:0 %gmem1_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem1_addr

]]></Node>
<StgValue><ssdm name="gmem1_addr_1_wr_resp"/></StgValue>
</operation>
</state>

<state id="86" st_id="87">

<operation id="406" st_id="86" stage="12" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="0">
<![CDATA[
RespBB:0 %gmem1_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem1_addr

]]></Node>
<StgValue><ssdm name="gmem1_addr_1_wr_resp"/></StgValue>
</operation>
</state>

<state id="87" st_id="88">

<operation id="407" st_id="87" stage="11" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="0">
<![CDATA[
RespBB:0 %gmem1_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem1_addr

]]></Node>
<StgValue><ssdm name="gmem1_addr_1_wr_resp"/></StgValue>
</operation>
</state>

<state id="88" st_id="89">

<operation id="408" st_id="88" stage="10" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="0">
<![CDATA[
RespBB:0 %gmem1_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem1_addr

]]></Node>
<StgValue><ssdm name="gmem1_addr_1_wr_resp"/></StgValue>
</operation>
</state>

<state id="89" st_id="90">

<operation id="409" st_id="89" stage="9" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="0">
<![CDATA[
RespBB:0 %gmem1_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem1_addr

]]></Node>
<StgValue><ssdm name="gmem1_addr_1_wr_resp"/></StgValue>
</operation>
</state>

<state id="90" st_id="91">

<operation id="410" st_id="90" stage="8" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="0">
<![CDATA[
RespBB:0 %gmem1_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem1_addr

]]></Node>
<StgValue><ssdm name="gmem1_addr_1_wr_resp"/></StgValue>
</operation>
</state>

<state id="91" st_id="92">

<operation id="411" st_id="91" stage="7" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="0">
<![CDATA[
RespBB:0 %gmem1_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem1_addr

]]></Node>
<StgValue><ssdm name="gmem1_addr_1_wr_resp"/></StgValue>
</operation>
</state>

<state id="92" st_id="93">

<operation id="412" st_id="92" stage="6" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="0">
<![CDATA[
RespBB:0 %gmem1_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem1_addr

]]></Node>
<StgValue><ssdm name="gmem1_addr_1_wr_resp"/></StgValue>
</operation>
</state>

<state id="93" st_id="94">

<operation id="413" st_id="93" stage="5" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="0">
<![CDATA[
RespBB:0 %gmem1_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem1_addr

]]></Node>
<StgValue><ssdm name="gmem1_addr_1_wr_resp"/></StgValue>
</operation>
</state>

<state id="94" st_id="95">

<operation id="414" st_id="94" stage="4" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="0">
<![CDATA[
RespBB:0 %gmem1_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem1_addr

]]></Node>
<StgValue><ssdm name="gmem1_addr_1_wr_resp"/></StgValue>
</operation>
</state>

<state id="95" st_id="96">

<operation id="415" st_id="95" stage="3" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="0">
<![CDATA[
RespBB:0 %gmem1_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem1_addr

]]></Node>
<StgValue><ssdm name="gmem1_addr_1_wr_resp"/></StgValue>
</operation>
</state>

<state id="96" st_id="97">

<operation id="416" st_id="96" stage="2" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="0">
<![CDATA[
RespBB:0 %gmem1_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem1_addr

]]></Node>
<StgValue><ssdm name="gmem1_addr_1_wr_resp"/></StgValue>
</operation>

<operation id="419" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="0">
<![CDATA[
for.end173.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="97" st_id="98">

<operation id="417" st_id="97" stage="1" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="0">
<![CDATA[
RespBB:0 %gmem1_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem1_addr

]]></Node>
<StgValue><ssdm name="gmem1_addr_1_wr_resp"/></StgValue>
</operation>

<operation id="418" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="0" op_0_bw="0">
<![CDATA[
RespBB:1 %br_ln0 = br void %BurstBB21

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
