{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1731880713972 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1731880713980 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 18 00:58:33 2024 " "Processing started: Mon Nov 18 00:58:33 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1731880713980 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731880713980 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab_QMS1 -c lab_QMS1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab_QMS1 -c lab_QMS1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731880713980 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1731880714687 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1731880714687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cnt_adr.v 1 1 " "Found 1 design units, including 1 entities, in source file cnt_adr.v" { { "Info" "ISGN_ENTITY_NAME" "1 cnt_adr " "Found entity 1: cnt_adr" {  } { { "cnt_adr.v" "" { Text "D:/repos/verilog/lab_QMS/lab_QMS1/cnt_adr.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731880722745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731880722745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_8d.v 1 1 " "Found 1 design units, including 1 entities, in source file rom_8d.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROM_8D " "Found entity 1: ROM_8D" {  } { { "ROM_8D.v" "" { Text "D:/repos/verilog/lab_QMS/lab_QMS1/ROM_8D.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731880722748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731880722748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dff_chain.v 1 1 " "Found 1 design units, including 1 entities, in source file dff_chain.v" { { "Info" "ISGN_ENTITY_NAME" "1 DFF_chain " "Found entity 1: DFF_chain" {  } { { "DFF_chain.v" "" { Text "D:/repos/verilog/lab_QMS/lab_QMS1/DFF_chain.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731880722751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731880722751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cnt_div.v 1 1 " "Found 1 design units, including 1 entities, in source file cnt_div.v" { { "Info" "ISGN_ENTITY_NAME" "1 cnt_div " "Found entity 1: cnt_div" {  } { { "cnt_div.v" "" { Text "D:/repos/verilog/lab_QMS/lab_QMS1/cnt_div.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731880722755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731880722755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab_qms1.v 1 1 " "Found 1 design units, including 1 entities, in source file lab_qms1.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab_QMS1 " "Found entity 1: lab_QMS1" {  } { { "lab_QMS1.v" "" { Text "D:/repos/verilog/lab_QMS/lab_QMS1/lab_QMS1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731880722758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731880722758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_lab_qms1.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_lab_qms1.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_lab_QMS1 " "Found entity 1: tb_lab_QMS1" {  } { { "tb_lab_QMS1.v" "" { Text "D:/repos/verilog/lab_QMS/lab_QMS1/tb_lab_QMS1.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731880722761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731880722761 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab_QMS1 " "Elaborating entity \"lab_QMS1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1731880722844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DFF_chain DFF_chain:DFF_chain_inst " "Elaborating entity \"DFF_chain\" for hierarchy \"DFF_chain:DFF_chain_inst\"" {  } { { "lab_QMS1.v" "DFF_chain_inst" { Text "D:/repos/verilog/lab_QMS/lab_QMS1/lab_QMS1.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731880722845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cnt_div cnt_div:cnt_div_inst " "Elaborating entity \"cnt_div\" for hierarchy \"cnt_div:cnt_div_inst\"" {  } { { "lab_QMS1.v" "cnt_div_inst" { Text "D:/repos/verilog/lab_QMS/lab_QMS1/lab_QMS1.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731880722847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cnt_adr cnt_adr:cnt_adr_inst " "Elaborating entity \"cnt_adr\" for hierarchy \"cnt_adr:cnt_adr_inst\"" {  } { { "lab_QMS1.v" "cnt_adr_inst" { Text "D:/repos/verilog/lab_QMS/lab_QMS1/lab_QMS1.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731880722855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter cnt_adr:cnt_adr_inst\|lpm_counter:LPM_COUNTER_component " "Elaborating entity \"lpm_counter\" for hierarchy \"cnt_adr:cnt_adr_inst\|lpm_counter:LPM_COUNTER_component\"" {  } { { "cnt_adr.v" "LPM_COUNTER_component" { Text "D:/repos/verilog/lab_QMS/lab_QMS1/cnt_adr.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731880722912 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cnt_adr:cnt_adr_inst\|lpm_counter:LPM_COUNTER_component " "Elaborated megafunction instantiation \"cnt_adr:cnt_adr_inst\|lpm_counter:LPM_COUNTER_component\"" {  } { { "cnt_adr.v" "" { Text "D:/repos/verilog/lab_QMS/lab_QMS1/cnt_adr.v" 68 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731880722914 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cnt_adr:cnt_adr_inst\|lpm_counter:LPM_COUNTER_component " "Instantiated megafunction \"cnt_adr:cnt_adr_inst\|lpm_counter:LPM_COUNTER_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731880722914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731880722914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731880722914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 5 " "Parameter \"lpm_width\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731880722914 ""}  } { { "cnt_adr.v" "" { Text "D:/repos/verilog/lab_QMS/lab_QMS1/cnt_adr.v" 68 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1731880722914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_bsi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_bsi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_bsi " "Found entity 1: cntr_bsi" {  } { { "db/cntr_bsi.tdf" "" { Text "D:/repos/verilog/lab_QMS/lab_QMS1/db/cntr_bsi.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731880722966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731880722966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_bsi cnt_adr:cnt_adr_inst\|lpm_counter:LPM_COUNTER_component\|cntr_bsi:auto_generated " "Elaborating entity \"cntr_bsi\" for hierarchy \"cnt_adr:cnt_adr_inst\|lpm_counter:LPM_COUNTER_component\|cntr_bsi:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731880722966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM_8D ROM_8D:ROM_8D_inst " "Elaborating entity \"ROM_8D\" for hierarchy \"ROM_8D:ROM_8D_inst\"" {  } { { "lab_QMS1.v" "ROM_8D_inst" { Text "D:/repos/verilog/lab_QMS/lab_QMS1/lab_QMS1.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731880722980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ROM_8D:ROM_8D_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ROM_8D:ROM_8D_inst\|altsyncram:altsyncram_component\"" {  } { { "ROM_8D.v" "altsyncram_component" { Text "D:/repos/verilog/lab_QMS/lab_QMS1/ROM_8D.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731880723040 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ROM_8D:ROM_8D_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ROM_8D:ROM_8D_inst\|altsyncram:altsyncram_component\"" {  } { { "ROM_8D.v" "" { Text "D:/repos/verilog/lab_QMS/lab_QMS1/ROM_8D.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731880723041 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ROM_8D:ROM_8D_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"ROM_8D:ROM_8D_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731880723041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731880723041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731880723041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ROM_8D.hex " "Parameter \"init_file\" = \"ROM_8D.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731880723041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731880723041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731880723041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731880723041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731880723041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731880723041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731880723041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731880723041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731880723041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731880723041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731880723041 ""}  } { { "ROM_8D.v" "" { Text "D:/repos/verilog/lab_QMS/lab_QMS1/ROM_8D.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1731880723041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_n491.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_n491.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_n491 " "Found entity 1: altsyncram_n491" {  } { { "db/altsyncram_n491.tdf" "" { Text "D:/repos/verilog/lab_QMS/lab_QMS1/db/altsyncram_n491.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731880723097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731880723097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_n491 ROM_8D:ROM_8D_inst\|altsyncram:altsyncram_component\|altsyncram_n491:auto_generated " "Elaborating entity \"altsyncram_n491\" for hierarchy \"ROM_8D:ROM_8D_inst\|altsyncram:altsyncram_component\|altsyncram_n491:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731880723097 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1731880723552 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1731880723953 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731880723953 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "69 " "Implemented 69 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1731880724006 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1731880724006 ""} { "Info" "ICUT_CUT_TM_LCELLS" "51 " "Implemented 51 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1731880724006 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1731880724006 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1731880724006 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4827 " "Peak virtual memory: 4827 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1731880724024 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 18 00:58:44 2024 " "Processing ended: Mon Nov 18 00:58:44 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1731880724024 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1731880724024 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1731880724024 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1731880724024 ""}
