
fobos.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000059cc  080002a0  080002a0  000102a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000b8  08005c6c  08005c6c  00015c6c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08005d24  08005d24  00015d24  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08005d2c  08005d2c  00015d2c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  08005d30  08005d30  00015d30  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         000000a4  20000000  08005d34  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          0000400c  200000a4  08005dd8  000200a4  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  200040b0  08005dd8  000240b0  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  000200a4  2**0
                  CONTENTS, READONLY
 10 .debug_info   0002ec07  00000000  00000000  000200d2  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 00005115  00000000  00000000  0004ecd9  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    0001200d  00000000  00000000  00053dee  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_aranges 00001510  00000000  00000000  00065e00  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_ranges 00001ca8  00000000  00000000  00067310  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_line   0000bb8e  00000000  00000000  00068fb8  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_str    00009b83  00000000  00000000  00074b46  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .comment      0000007c  00000000  00000000  0007e6c9  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00003f6c  00000000  00000000  0007e748  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	; (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	; (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	; (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	200000a4 	.word	0x200000a4
 80002bc:	00000000 	.word	0x00000000
 80002c0:	08005c54 	.word	0x08005c54

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	; (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	; (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	; (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	200000a8 	.word	0x200000a8
 80002dc:	08005c54 	.word	0x08005c54

080002e0 <__aeabi_uldivmod>:
 80002e0:	b953      	cbnz	r3, 80002f8 <__aeabi_uldivmod+0x18>
 80002e2:	b94a      	cbnz	r2, 80002f8 <__aeabi_uldivmod+0x18>
 80002e4:	2900      	cmp	r1, #0
 80002e6:	bf08      	it	eq
 80002e8:	2800      	cmpeq	r0, #0
 80002ea:	bf1c      	itt	ne
 80002ec:	f04f 31ff 	movne.w	r1, #4294967295
 80002f0:	f04f 30ff 	movne.w	r0, #4294967295
 80002f4:	f000 b97a 	b.w	80005ec <__aeabi_idiv0>
 80002f8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002fc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000300:	f000 f806 	bl	8000310 <__udivmoddi4>
 8000304:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000308:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800030c:	b004      	add	sp, #16
 800030e:	4770      	bx	lr

08000310 <__udivmoddi4>:
 8000310:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000314:	468c      	mov	ip, r1
 8000316:	460d      	mov	r5, r1
 8000318:	4604      	mov	r4, r0
 800031a:	9e08      	ldr	r6, [sp, #32]
 800031c:	2b00      	cmp	r3, #0
 800031e:	d151      	bne.n	80003c4 <__udivmoddi4+0xb4>
 8000320:	428a      	cmp	r2, r1
 8000322:	4617      	mov	r7, r2
 8000324:	d96d      	bls.n	8000402 <__udivmoddi4+0xf2>
 8000326:	fab2 fe82 	clz	lr, r2
 800032a:	f1be 0f00 	cmp.w	lr, #0
 800032e:	d00b      	beq.n	8000348 <__udivmoddi4+0x38>
 8000330:	f1ce 0c20 	rsb	ip, lr, #32
 8000334:	fa01 f50e 	lsl.w	r5, r1, lr
 8000338:	fa20 fc0c 	lsr.w	ip, r0, ip
 800033c:	fa02 f70e 	lsl.w	r7, r2, lr
 8000340:	ea4c 0c05 	orr.w	ip, ip, r5
 8000344:	fa00 f40e 	lsl.w	r4, r0, lr
 8000348:	ea4f 4a17 	mov.w	sl, r7, lsr #16
 800034c:	0c25      	lsrs	r5, r4, #16
 800034e:	fbbc f8fa 	udiv	r8, ip, sl
 8000352:	fa1f f987 	uxth.w	r9, r7
 8000356:	fb0a cc18 	mls	ip, sl, r8, ip
 800035a:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 800035e:	fb08 f309 	mul.w	r3, r8, r9
 8000362:	42ab      	cmp	r3, r5
 8000364:	d90a      	bls.n	800037c <__udivmoddi4+0x6c>
 8000366:	19ed      	adds	r5, r5, r7
 8000368:	f108 32ff 	add.w	r2, r8, #4294967295
 800036c:	f080 8123 	bcs.w	80005b6 <__udivmoddi4+0x2a6>
 8000370:	42ab      	cmp	r3, r5
 8000372:	f240 8120 	bls.w	80005b6 <__udivmoddi4+0x2a6>
 8000376:	f1a8 0802 	sub.w	r8, r8, #2
 800037a:	443d      	add	r5, r7
 800037c:	1aed      	subs	r5, r5, r3
 800037e:	b2a4      	uxth	r4, r4
 8000380:	fbb5 f0fa 	udiv	r0, r5, sl
 8000384:	fb0a 5510 	mls	r5, sl, r0, r5
 8000388:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 800038c:	fb00 f909 	mul.w	r9, r0, r9
 8000390:	45a1      	cmp	r9, r4
 8000392:	d909      	bls.n	80003a8 <__udivmoddi4+0x98>
 8000394:	19e4      	adds	r4, r4, r7
 8000396:	f100 33ff 	add.w	r3, r0, #4294967295
 800039a:	f080 810a 	bcs.w	80005b2 <__udivmoddi4+0x2a2>
 800039e:	45a1      	cmp	r9, r4
 80003a0:	f240 8107 	bls.w	80005b2 <__udivmoddi4+0x2a2>
 80003a4:	3802      	subs	r0, #2
 80003a6:	443c      	add	r4, r7
 80003a8:	eba4 0409 	sub.w	r4, r4, r9
 80003ac:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80003b0:	2100      	movs	r1, #0
 80003b2:	2e00      	cmp	r6, #0
 80003b4:	d061      	beq.n	800047a <__udivmoddi4+0x16a>
 80003b6:	fa24 f40e 	lsr.w	r4, r4, lr
 80003ba:	2300      	movs	r3, #0
 80003bc:	6034      	str	r4, [r6, #0]
 80003be:	6073      	str	r3, [r6, #4]
 80003c0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003c4:	428b      	cmp	r3, r1
 80003c6:	d907      	bls.n	80003d8 <__udivmoddi4+0xc8>
 80003c8:	2e00      	cmp	r6, #0
 80003ca:	d054      	beq.n	8000476 <__udivmoddi4+0x166>
 80003cc:	2100      	movs	r1, #0
 80003ce:	e886 0021 	stmia.w	r6, {r0, r5}
 80003d2:	4608      	mov	r0, r1
 80003d4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003d8:	fab3 f183 	clz	r1, r3
 80003dc:	2900      	cmp	r1, #0
 80003de:	f040 808e 	bne.w	80004fe <__udivmoddi4+0x1ee>
 80003e2:	42ab      	cmp	r3, r5
 80003e4:	d302      	bcc.n	80003ec <__udivmoddi4+0xdc>
 80003e6:	4282      	cmp	r2, r0
 80003e8:	f200 80fa 	bhi.w	80005e0 <__udivmoddi4+0x2d0>
 80003ec:	1a84      	subs	r4, r0, r2
 80003ee:	eb65 0503 	sbc.w	r5, r5, r3
 80003f2:	2001      	movs	r0, #1
 80003f4:	46ac      	mov	ip, r5
 80003f6:	2e00      	cmp	r6, #0
 80003f8:	d03f      	beq.n	800047a <__udivmoddi4+0x16a>
 80003fa:	e886 1010 	stmia.w	r6, {r4, ip}
 80003fe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000402:	b912      	cbnz	r2, 800040a <__udivmoddi4+0xfa>
 8000404:	2701      	movs	r7, #1
 8000406:	fbb7 f7f2 	udiv	r7, r7, r2
 800040a:	fab7 fe87 	clz	lr, r7
 800040e:	f1be 0f00 	cmp.w	lr, #0
 8000412:	d134      	bne.n	800047e <__udivmoddi4+0x16e>
 8000414:	1beb      	subs	r3, r5, r7
 8000416:	0c3a      	lsrs	r2, r7, #16
 8000418:	fa1f fc87 	uxth.w	ip, r7
 800041c:	2101      	movs	r1, #1
 800041e:	fbb3 f8f2 	udiv	r8, r3, r2
 8000422:	0c25      	lsrs	r5, r4, #16
 8000424:	fb02 3318 	mls	r3, r2, r8, r3
 8000428:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 800042c:	fb0c f308 	mul.w	r3, ip, r8
 8000430:	42ab      	cmp	r3, r5
 8000432:	d907      	bls.n	8000444 <__udivmoddi4+0x134>
 8000434:	19ed      	adds	r5, r5, r7
 8000436:	f108 30ff 	add.w	r0, r8, #4294967295
 800043a:	d202      	bcs.n	8000442 <__udivmoddi4+0x132>
 800043c:	42ab      	cmp	r3, r5
 800043e:	f200 80d1 	bhi.w	80005e4 <__udivmoddi4+0x2d4>
 8000442:	4680      	mov	r8, r0
 8000444:	1aed      	subs	r5, r5, r3
 8000446:	b2a3      	uxth	r3, r4
 8000448:	fbb5 f0f2 	udiv	r0, r5, r2
 800044c:	fb02 5510 	mls	r5, r2, r0, r5
 8000450:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
 8000454:	fb0c fc00 	mul.w	ip, ip, r0
 8000458:	45a4      	cmp	ip, r4
 800045a:	d907      	bls.n	800046c <__udivmoddi4+0x15c>
 800045c:	19e4      	adds	r4, r4, r7
 800045e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000462:	d202      	bcs.n	800046a <__udivmoddi4+0x15a>
 8000464:	45a4      	cmp	ip, r4
 8000466:	f200 80b8 	bhi.w	80005da <__udivmoddi4+0x2ca>
 800046a:	4618      	mov	r0, r3
 800046c:	eba4 040c 	sub.w	r4, r4, ip
 8000470:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000474:	e79d      	b.n	80003b2 <__udivmoddi4+0xa2>
 8000476:	4631      	mov	r1, r6
 8000478:	4630      	mov	r0, r6
 800047a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800047e:	f1ce 0420 	rsb	r4, lr, #32
 8000482:	fa05 f30e 	lsl.w	r3, r5, lr
 8000486:	fa07 f70e 	lsl.w	r7, r7, lr
 800048a:	fa20 f804 	lsr.w	r8, r0, r4
 800048e:	0c3a      	lsrs	r2, r7, #16
 8000490:	fa25 f404 	lsr.w	r4, r5, r4
 8000494:	ea48 0803 	orr.w	r8, r8, r3
 8000498:	fbb4 f1f2 	udiv	r1, r4, r2
 800049c:	ea4f 4518 	mov.w	r5, r8, lsr #16
 80004a0:	fb02 4411 	mls	r4, r2, r1, r4
 80004a4:	fa1f fc87 	uxth.w	ip, r7
 80004a8:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
 80004ac:	fb01 f30c 	mul.w	r3, r1, ip
 80004b0:	42ab      	cmp	r3, r5
 80004b2:	fa00 f40e 	lsl.w	r4, r0, lr
 80004b6:	d909      	bls.n	80004cc <__udivmoddi4+0x1bc>
 80004b8:	19ed      	adds	r5, r5, r7
 80004ba:	f101 30ff 	add.w	r0, r1, #4294967295
 80004be:	f080 808a 	bcs.w	80005d6 <__udivmoddi4+0x2c6>
 80004c2:	42ab      	cmp	r3, r5
 80004c4:	f240 8087 	bls.w	80005d6 <__udivmoddi4+0x2c6>
 80004c8:	3902      	subs	r1, #2
 80004ca:	443d      	add	r5, r7
 80004cc:	1aeb      	subs	r3, r5, r3
 80004ce:	fa1f f588 	uxth.w	r5, r8
 80004d2:	fbb3 f0f2 	udiv	r0, r3, r2
 80004d6:	fb02 3310 	mls	r3, r2, r0, r3
 80004da:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 80004de:	fb00 f30c 	mul.w	r3, r0, ip
 80004e2:	42ab      	cmp	r3, r5
 80004e4:	d907      	bls.n	80004f6 <__udivmoddi4+0x1e6>
 80004e6:	19ed      	adds	r5, r5, r7
 80004e8:	f100 38ff 	add.w	r8, r0, #4294967295
 80004ec:	d26f      	bcs.n	80005ce <__udivmoddi4+0x2be>
 80004ee:	42ab      	cmp	r3, r5
 80004f0:	d96d      	bls.n	80005ce <__udivmoddi4+0x2be>
 80004f2:	3802      	subs	r0, #2
 80004f4:	443d      	add	r5, r7
 80004f6:	1aeb      	subs	r3, r5, r3
 80004f8:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80004fc:	e78f      	b.n	800041e <__udivmoddi4+0x10e>
 80004fe:	f1c1 0720 	rsb	r7, r1, #32
 8000502:	fa22 f807 	lsr.w	r8, r2, r7
 8000506:	408b      	lsls	r3, r1
 8000508:	fa05 f401 	lsl.w	r4, r5, r1
 800050c:	ea48 0303 	orr.w	r3, r8, r3
 8000510:	fa20 fe07 	lsr.w	lr, r0, r7
 8000514:	ea4f 4c13 	mov.w	ip, r3, lsr #16
 8000518:	40fd      	lsrs	r5, r7
 800051a:	ea4e 0e04 	orr.w	lr, lr, r4
 800051e:	fbb5 f9fc 	udiv	r9, r5, ip
 8000522:	ea4f 441e 	mov.w	r4, lr, lsr #16
 8000526:	fb0c 5519 	mls	r5, ip, r9, r5
 800052a:	fa1f f883 	uxth.w	r8, r3
 800052e:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
 8000532:	fb09 f408 	mul.w	r4, r9, r8
 8000536:	42ac      	cmp	r4, r5
 8000538:	fa02 f201 	lsl.w	r2, r2, r1
 800053c:	fa00 fa01 	lsl.w	sl, r0, r1
 8000540:	d908      	bls.n	8000554 <__udivmoddi4+0x244>
 8000542:	18ed      	adds	r5, r5, r3
 8000544:	f109 30ff 	add.w	r0, r9, #4294967295
 8000548:	d243      	bcs.n	80005d2 <__udivmoddi4+0x2c2>
 800054a:	42ac      	cmp	r4, r5
 800054c:	d941      	bls.n	80005d2 <__udivmoddi4+0x2c2>
 800054e:	f1a9 0902 	sub.w	r9, r9, #2
 8000552:	441d      	add	r5, r3
 8000554:	1b2d      	subs	r5, r5, r4
 8000556:	fa1f fe8e 	uxth.w	lr, lr
 800055a:	fbb5 f0fc 	udiv	r0, r5, ip
 800055e:	fb0c 5510 	mls	r5, ip, r0, r5
 8000562:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
 8000566:	fb00 f808 	mul.w	r8, r0, r8
 800056a:	45a0      	cmp	r8, r4
 800056c:	d907      	bls.n	800057e <__udivmoddi4+0x26e>
 800056e:	18e4      	adds	r4, r4, r3
 8000570:	f100 35ff 	add.w	r5, r0, #4294967295
 8000574:	d229      	bcs.n	80005ca <__udivmoddi4+0x2ba>
 8000576:	45a0      	cmp	r8, r4
 8000578:	d927      	bls.n	80005ca <__udivmoddi4+0x2ba>
 800057a:	3802      	subs	r0, #2
 800057c:	441c      	add	r4, r3
 800057e:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000582:	eba4 0408 	sub.w	r4, r4, r8
 8000586:	fba0 8902 	umull	r8, r9, r0, r2
 800058a:	454c      	cmp	r4, r9
 800058c:	46c6      	mov	lr, r8
 800058e:	464d      	mov	r5, r9
 8000590:	d315      	bcc.n	80005be <__udivmoddi4+0x2ae>
 8000592:	d012      	beq.n	80005ba <__udivmoddi4+0x2aa>
 8000594:	b156      	cbz	r6, 80005ac <__udivmoddi4+0x29c>
 8000596:	ebba 030e 	subs.w	r3, sl, lr
 800059a:	eb64 0405 	sbc.w	r4, r4, r5
 800059e:	fa04 f707 	lsl.w	r7, r4, r7
 80005a2:	40cb      	lsrs	r3, r1
 80005a4:	431f      	orrs	r7, r3
 80005a6:	40cc      	lsrs	r4, r1
 80005a8:	6037      	str	r7, [r6, #0]
 80005aa:	6074      	str	r4, [r6, #4]
 80005ac:	2100      	movs	r1, #0
 80005ae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80005b2:	4618      	mov	r0, r3
 80005b4:	e6f8      	b.n	80003a8 <__udivmoddi4+0x98>
 80005b6:	4690      	mov	r8, r2
 80005b8:	e6e0      	b.n	800037c <__udivmoddi4+0x6c>
 80005ba:	45c2      	cmp	sl, r8
 80005bc:	d2ea      	bcs.n	8000594 <__udivmoddi4+0x284>
 80005be:	ebb8 0e02 	subs.w	lr, r8, r2
 80005c2:	eb69 0503 	sbc.w	r5, r9, r3
 80005c6:	3801      	subs	r0, #1
 80005c8:	e7e4      	b.n	8000594 <__udivmoddi4+0x284>
 80005ca:	4628      	mov	r0, r5
 80005cc:	e7d7      	b.n	800057e <__udivmoddi4+0x26e>
 80005ce:	4640      	mov	r0, r8
 80005d0:	e791      	b.n	80004f6 <__udivmoddi4+0x1e6>
 80005d2:	4681      	mov	r9, r0
 80005d4:	e7be      	b.n	8000554 <__udivmoddi4+0x244>
 80005d6:	4601      	mov	r1, r0
 80005d8:	e778      	b.n	80004cc <__udivmoddi4+0x1bc>
 80005da:	3802      	subs	r0, #2
 80005dc:	443c      	add	r4, r7
 80005de:	e745      	b.n	800046c <__udivmoddi4+0x15c>
 80005e0:	4608      	mov	r0, r1
 80005e2:	e708      	b.n	80003f6 <__udivmoddi4+0xe6>
 80005e4:	f1a8 0802 	sub.w	r8, r8, #2
 80005e8:	443d      	add	r5, r7
 80005ea:	e72b      	b.n	8000444 <__udivmoddi4+0x134>

080005ec <__aeabi_idiv0>:
 80005ec:	4770      	bx	lr
 80005ee:	bf00      	nop

080005f0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80005f0:	b538      	push	{r3, r4, r5, lr}
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80005f2:	4b0e      	ldr	r3, [pc, #56]	; (800062c <HAL_InitTick+0x3c>)
{
 80005f4:	4605      	mov	r5, r0
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80005f6:	4a0e      	ldr	r2, [pc, #56]	; (8000630 <HAL_InitTick+0x40>)
 80005f8:	7818      	ldrb	r0, [r3, #0]
 80005fa:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80005fe:	fbb3 f3f0 	udiv	r3, r3, r0
 8000602:	6810      	ldr	r0, [r2, #0]
 8000604:	fbb0 f0f3 	udiv	r0, r0, r3
 8000608:	f000 f890 	bl	800072c <HAL_SYSTICK_Config>
 800060c:	4604      	mov	r4, r0
 800060e:	b958      	cbnz	r0, 8000628 <HAL_InitTick+0x38>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000610:	2d0f      	cmp	r5, #15
 8000612:	d809      	bhi.n	8000628 <HAL_InitTick+0x38>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000614:	4602      	mov	r2, r0
 8000616:	4629      	mov	r1, r5
 8000618:	f04f 30ff 	mov.w	r0, #4294967295
 800061c:	f000 f840 	bl	80006a0 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000620:	4b04      	ldr	r3, [pc, #16]	; (8000634 <HAL_InitTick+0x44>)
 8000622:	4620      	mov	r0, r4
 8000624:	601d      	str	r5, [r3, #0]
 8000626:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 8000628:	2001      	movs	r0, #1
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
}
 800062a:	bd38      	pop	{r3, r4, r5, pc}
 800062c:	20000000 	.word	0x20000000
 8000630:	20000038 	.word	0x20000038
 8000634:	20000004 	.word	0x20000004

08000638 <HAL_Init>:
{
 8000638:	b510      	push	{r4, lr}
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800063a:	2003      	movs	r0, #3
 800063c:	f000 f81e 	bl	800067c <HAL_NVIC_SetPriorityGrouping>
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000640:	200f      	movs	r0, #15
 8000642:	f7ff ffd5 	bl	80005f0 <HAL_InitTick>
 8000646:	4604      	mov	r4, r0
 8000648:	b918      	cbnz	r0, 8000652 <HAL_Init+0x1a>
  HAL_MspInit();
 800064a:	f005 f885 	bl	8005758 <HAL_MspInit>
}
 800064e:	4620      	mov	r0, r4
 8000650:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8000652:	2401      	movs	r4, #1
 8000654:	e7fb      	b.n	800064e <HAL_Init+0x16>
	...

08000658 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += (uint32_t)uwTickFreq;
 8000658:	4a03      	ldr	r2, [pc, #12]	; (8000668 <HAL_IncTick+0x10>)
 800065a:	4b04      	ldr	r3, [pc, #16]	; (800066c <HAL_IncTick+0x14>)
 800065c:	6811      	ldr	r1, [r2, #0]
 800065e:	781b      	ldrb	r3, [r3, #0]
 8000660:	440b      	add	r3, r1
 8000662:	6013      	str	r3, [r2, #0]
 8000664:	4770      	bx	lr
 8000666:	bf00      	nop
 8000668:	200000c0 	.word	0x200000c0
 800066c:	20000000 	.word	0x20000000

08000670 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8000670:	4b01      	ldr	r3, [pc, #4]	; (8000678 <HAL_GetTick+0x8>)
 8000672:	6818      	ldr	r0, [r3, #0]
}
 8000674:	4770      	bx	lr
 8000676:	bf00      	nop
 8000678:	200000c0 	.word	0x200000c0

0800067c <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800067c:	4a07      	ldr	r2, [pc, #28]	; (800069c <HAL_NVIC_SetPriorityGrouping+0x20>)
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 800067e:	0200      	lsls	r0, r0, #8
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000680:	68d3      	ldr	r3, [r2, #12]
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 8000682:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000686:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 800068a:	041b      	lsls	r3, r3, #16
 800068c:	0c1b      	lsrs	r3, r3, #16
 800068e:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000692:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  reg_value  =  (reg_value                                   |
 8000696:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 8000698:	60d3      	str	r3, [r2, #12]
 800069a:	4770      	bx	lr
 800069c:	e000ed00 	.word	0xe000ed00

080006a0 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80006a0:	4b19      	ldr	r3, [pc, #100]	; (8000708 <HAL_NVIC_SetPriority+0x68>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80006a2:	b530      	push	{r4, r5, lr}
 80006a4:	68dc      	ldr	r4, [r3, #12]
 80006a6:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80006aa:	f1c4 0307 	rsb	r3, r4, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80006ae:	1d25      	adds	r5, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80006b0:	2b04      	cmp	r3, #4
 80006b2:	bf28      	it	cs
 80006b4:	2304      	movcs	r3, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80006b6:	2d06      	cmp	r5, #6

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80006b8:	f04f 0501 	mov.w	r5, #1
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80006bc:	bf8c      	ite	hi
 80006be:	3c03      	subhi	r4, #3
 80006c0:	2400      	movls	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80006c2:	fa05 f303 	lsl.w	r3, r5, r3
  if ((int32_t)(IRQn) >= 0)
 80006c6:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80006c8:	f103 33ff 	add.w	r3, r3, #4294967295
 80006cc:	ea01 0103 	and.w	r1, r1, r3
 80006d0:	fa01 f104 	lsl.w	r1, r1, r4
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80006d4:	fa05 f404 	lsl.w	r4, r5, r4
 80006d8:	f104 34ff 	add.w	r4, r4, #4294967295
 80006dc:	ea02 0204 	and.w	r2, r2, r4
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80006e0:	ea42 0201 	orr.w	r2, r2, r1
 80006e4:	ea4f 1202 	mov.w	r2, r2, lsl #4
  if ((int32_t)(IRQn) >= 0)
 80006e8:	db07      	blt.n	80006fa <HAL_NVIC_SetPriority+0x5a>
    NVIC->IP[((uint32_t)(int32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80006ea:	f100 4060 	add.w	r0, r0, #3758096384	; 0xe0000000
 80006ee:	b2d2      	uxtb	r2, r2
 80006f0:	f500 4061 	add.w	r0, r0, #57600	; 0xe100
 80006f4:	f880 2300 	strb.w	r2, [r0, #768]	; 0x300
 80006f8:	bd30      	pop	{r4, r5, pc}
    SCB->SHPR[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80006fa:	f000 000f 	and.w	r0, r0, #15
 80006fe:	b2d2      	uxtb	r2, r2
 8000700:	4b02      	ldr	r3, [pc, #8]	; (800070c <HAL_NVIC_SetPriority+0x6c>)
 8000702:	541a      	strb	r2, [r3, r0]
 8000704:	bd30      	pop	{r4, r5, pc}
 8000706:	bf00      	nop
 8000708:	e000ed00 	.word	0xe000ed00
 800070c:	e000ed14 	.word	0xe000ed14

08000710 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8000710:	2800      	cmp	r0, #0
 8000712:	db08      	blt.n	8000726 <HAL_NVIC_EnableIRQ+0x16>
    NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8000714:	0942      	lsrs	r2, r0, #5
 8000716:	2301      	movs	r3, #1
 8000718:	f000 001f 	and.w	r0, r0, #31
 800071c:	fa03 f000 	lsl.w	r0, r3, r0
 8000720:	4b01      	ldr	r3, [pc, #4]	; (8000728 <HAL_NVIC_EnableIRQ+0x18>)
 8000722:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 8000726:	4770      	bx	lr
 8000728:	e000e100 	.word	0xe000e100

0800072c <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800072c:	3801      	subs	r0, #1
 800072e:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000732:	d20a      	bcs.n	800074a <HAL_SYSTICK_Config+0x1e>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000734:	4b06      	ldr	r3, [pc, #24]	; (8000750 <HAL_SYSTICK_Config+0x24>)
    SCB->SHPR[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000736:	21f0      	movs	r1, #240	; 0xf0
 8000738:	4a06      	ldr	r2, [pc, #24]	; (8000754 <HAL_SYSTICK_Config+0x28>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800073a:	6058      	str	r0, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800073c:	2000      	movs	r0, #0
    SCB->SHPR[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800073e:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000742:	2207      	movs	r2, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000744:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000746:	601a      	str	r2, [r3, #0]
 8000748:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 800074a:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 800074c:	4770      	bx	lr
 800074e:	bf00      	nop
 8000750:	e000e010 	.word	0xe000e010
 8000754:	e000ed00 	.word	0xe000ed00

08000758 <DMA_CalcBaseAndBitshift>:
  *                     the configuration information for the specified DMA Stream.
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8000758:	6803      	ldr	r3, [r0, #0]
 800075a:	2118      	movs	r1, #24
 800075c:	b2da      	uxtb	r2, r3
 800075e:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8000762:	3a10      	subs	r2, #16
 8000764:	f023 0303 	bic.w	r3, r3, #3
 8000768:	fbb2 f2f1 	udiv	r2, r2, r1

  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800076c:	4904      	ldr	r1, [pc, #16]	; (8000780 <DMA_CalcBaseAndBitshift+0x28>)

  if (stream_number > 3U)
 800076e:	2a03      	cmp	r2, #3
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8000770:	5c89      	ldrb	r1, [r1, r2]
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8000772:	bf88      	it	hi
 8000774:	3304      	addhi	r3, #4
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8000776:	65c1      	str	r1, [r0, #92]	; 0x5c
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8000778:	6583      	str	r3, [r0, #88]	; 0x58
  }

  return hdma->StreamBaseAddress;
}
 800077a:	6d80      	ldr	r0, [r0, #88]	; 0x58
 800077c:	4770      	bx	lr
 800077e:	bf00      	nop
 8000780:	08005c94 	.word	0x08005c94

08000784 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @retval HAL status
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
  uint32_t stream_number = 0U;
  uint32_t stream_baseaddress = (uint32_t)hdma->Instance;
 8000784:	6801      	ldr	r1, [r0, #0]

  if((stream_baseaddress <= ((uint32_t)BDMA_Channel7) ) && \
 8000786:	4b13      	ldr	r3, [pc, #76]	; (80007d4 <DMA_CalcDMAMUXChannelBaseAndMask+0x50>)
 8000788:	440b      	add	r3, r1
 800078a:	2b8c      	cmp	r3, #140	; 0x8c
 800078c:	b2cb      	uxtb	r3, r1
 800078e:	d810      	bhi.n	80007b2 <DMA_CalcDMAMUXChannelBaseAndMask+0x2e>
     (stream_baseaddress >= ((uint32_t)BDMA_Channel0)))
  {
    /*BDMA Channels are connected to DMAMUX2 channels*/
    stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8000790:	2214      	movs	r2, #20
 8000792:	3b08      	subs	r3, #8
 8000794:	fbb3 f3f2 	udiv	r3, r3, r2
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 8000798:	f103 52b0 	add.w	r2, r3, #369098752	; 0x16000000
 800079c:	f502 4216 	add.w	r2, r2, #38400	; 0x9600
 80007a0:	0092      	lsls	r2, r2, #2
 80007a2:	6602      	str	r2, [r0, #96]	; 0x60
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 80007a4:	4a0c      	ldr	r2, [pc, #48]	; (80007d8 <DMA_CalcDMAMUXChannelBaseAndMask+0x54>)
     (stream_baseaddress >= ((uint32_t)DMA2_Stream0)))
    {
      stream_number += 8U;
    }
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 80007a6:	6642      	str	r2, [r0, #100]	; 0x64
    hdma->DMAmuxChannelStatusMask = 1U << stream_number;
 80007a8:	2201      	movs	r2, #1
 80007aa:	fa02 f303 	lsl.w	r3, r2, r3
 80007ae:	6683      	str	r3, [r0, #104]	; 0x68
 80007b0:	4770      	bx	lr
    stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80007b2:	2218      	movs	r2, #24
 80007b4:	3b10      	subs	r3, #16
 80007b6:	fbb3 f3f2 	udiv	r3, r3, r2
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 80007ba:	4a08      	ldr	r2, [pc, #32]	; (80007dc <DMA_CalcDMAMUXChannelBaseAndMask+0x58>)
 80007bc:	440a      	add	r2, r1
 80007be:	2aa8      	cmp	r2, #168	; 0xa8
      stream_number += 8U;
 80007c0:	bf98      	it	ls
 80007c2:	3308      	addls	r3, #8
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 80007c4:	f103 5280 	add.w	r2, r3, #268435456	; 0x10000000
 80007c8:	f502 4202 	add.w	r2, r2, #33280	; 0x8200
 80007cc:	0092      	lsls	r2, r2, #2
 80007ce:	6602      	str	r2, [r0, #96]	; 0x60
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 80007d0:	4a03      	ldr	r2, [pc, #12]	; (80007e0 <DMA_CalcDMAMUXChannelBaseAndMask+0x5c>)
 80007d2:	e7e8      	b.n	80007a6 <DMA_CalcDMAMUXChannelBaseAndMask+0x22>
 80007d4:	a7fdabf8 	.word	0xa7fdabf8
 80007d8:	58025880 	.word	0x58025880
 80007dc:	bffdfbf0 	.word	0xbffdfbf0
 80007e0:	40020880 	.word	0x40020880

080007e4 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  * @retval HAL status
  */
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
  uint32_t stream_baseaddress = (uint32_t)hdma->Instance;
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 80007e4:	7902      	ldrb	r2, [r0, #4]
{
 80007e6:	b510      	push	{r4, lr}

  if((request >= DMA_REQUEST_GENERATOR0) && (request <= DMA_REQUEST_GENERATOR7))
 80007e8:	1e54      	subs	r4, r2, #1
 80007ea:	2c07      	cmp	r4, #7
 80007ec:	d80d      	bhi.n	800080a <DMA_CalcDMAMUXRequestGenBaseAndMask+0x26>
  {
    if((stream_baseaddress <= ((uint32_t)BDMA_Channel7) ) && \
 80007ee:	6803      	ldr	r3, [r0, #0]
 80007f0:	4909      	ldr	r1, [pc, #36]	; (8000818 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x34>)
 80007f2:	4419      	add	r1, r3
 80007f4:	298c      	cmp	r1, #140	; 0x8c
 80007f6:	d809      	bhi.n	800080c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x28>
      (stream_baseaddress >= ((uint32_t)BDMA_Channel0)))
    {
      /*BDMA Channels are connected to DMAMUX2 request generator blocks*/
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 80007f8:	4b08      	ldr	r3, [pc, #32]	; (800081c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x38>)
 80007fa:	4413      	add	r3, r2
 80007fc:	009b      	lsls	r3, r3, #2
 80007fe:	66c3      	str	r3, [r0, #108]	; 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
 8000800:	4b07      	ldr	r3, [pc, #28]	; (8000820 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x3c>)
    else
    {
      /*DMA1 and DMA2 Streams use DMAMUX1 request generator blocks*/
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));

      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8000802:	6703      	str	r3, [r0, #112]	; 0x70
    }

    hdma->DMAmuxRequestGenStatusMask = 1U << (request - 1U);
 8000804:	2301      	movs	r3, #1
 8000806:	40a3      	lsls	r3, r4
 8000808:	6743      	str	r3, [r0, #116]	; 0x74
 800080a:	bd10      	pop	{r4, pc}
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 800080c:	4b05      	ldr	r3, [pc, #20]	; (8000824 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 800080e:	4413      	add	r3, r2
 8000810:	009b      	lsls	r3, r3, #2
 8000812:	66c3      	str	r3, [r0, #108]	; 0x6c
      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8000814:	4b04      	ldr	r3, [pc, #16]	; (8000828 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8000816:	e7f4      	b.n	8000802 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x1e>
 8000818:	a7fdabf8 	.word	0xa7fdabf8
 800081c:	1600963f 	.word	0x1600963f
 8000820:	58025940 	.word	0x58025940
 8000824:	1000823f 	.word	0x1000823f
 8000828:	40020940 	.word	0x40020940

0800082c <HAL_DMA_Init>:
{
 800082c:	b570      	push	{r4, r5, r6, lr}
 800082e:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8000830:	f7ff ff1e 	bl	8000670 <HAL_GetTick>
 8000834:	4605      	mov	r5, r0
  if(hdma == NULL)
 8000836:	2c00      	cmp	r4, #0
 8000838:	d075      	beq.n	8000926 <HAL_DMA_Init+0xfa>
  if(IS_D2_DMA_INSTANCE(hdma) != RESET) /*DMA2/DMA1 stream , D2 domain*/
 800083a:	6821      	ldr	r1, [r4, #0]
 800083c:	4b67      	ldr	r3, [pc, #412]	; (80009dc <HAL_DMA_Init+0x1b0>)
 800083e:	440b      	add	r3, r1
 8000840:	f5b3 6f95 	cmp.w	r3, #1192	; 0x4a8
 8000844:	f200 808f 	bhi.w	8000966 <HAL_DMA_Init+0x13a>
    __HAL_UNLOCK(hdma);
 8000848:	2300      	movs	r3, #0
 800084a:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
    hdma->State = HAL_DMA_STATE_BUSY;
 800084e:	2302      	movs	r3, #2
 8000850:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
    __HAL_DMA_DISABLE(hdma);
 8000854:	680b      	ldr	r3, [r1, #0]
 8000856:	f023 0301 	bic.w	r3, r3, #1
 800085a:	600b      	str	r3, [r1, #0]
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != RESET)
 800085c:	6821      	ldr	r1, [r4, #0]
 800085e:	680b      	ldr	r3, [r1, #0]
 8000860:	07d8      	lsls	r0, r3, #31
 8000862:	d456      	bmi.n	8000912 <HAL_DMA_Init+0xe6>
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->CR;
 8000864:	680b      	ldr	r3, [r1, #0]
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8000866:	4d5e      	ldr	r5, [pc, #376]	; (80009e0 <HAL_DMA_Init+0x1b4>)
    registerValue |=  hdma->Init.Direction           |
 8000868:	68a2      	ldr	r2, [r4, #8]
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 800086a:	401d      	ands	r5, r3
    registerValue |=  hdma->Init.Direction           |
 800086c:	68e3      	ldr	r3, [r4, #12]
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800086e:	69a0      	ldr	r0, [r4, #24]
    registerValue |=  hdma->Init.Direction           |
 8000870:	4313      	orrs	r3, r2
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000872:	6922      	ldr	r2, [r4, #16]
 8000874:	4313      	orrs	r3, r2
 8000876:	6962      	ldr	r2, [r4, #20]
 8000878:	4313      	orrs	r3, r2
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800087a:	69e2      	ldr	r2, [r4, #28]
 800087c:	4303      	orrs	r3, r0
 800087e:	4313      	orrs	r3, r2
            hdma->Init.Mode                | hdma->Init.Priority;
 8000880:	6a22      	ldr	r2, [r4, #32]
 8000882:	4313      	orrs	r3, r2
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8000884:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8000886:	2a04      	cmp	r2, #4
    registerValue |=  hdma->Init.Direction           |
 8000888:	ea43 0305 	orr.w	r3, r3, r5
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 800088c:	bf01      	itttt	eq
 800088e:	6b26      	ldreq	r6, [r4, #48]	; 0x30
 8000890:	6ae5      	ldreq	r5, [r4, #44]	; 0x2c
 8000892:	4335      	orreq	r5, r6
 8000894:	432b      	orreq	r3, r5
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8000896:	2a04      	cmp	r2, #4
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 8000898:	600b      	str	r3, [r1, #0]
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 800089a:	694b      	ldr	r3, [r1, #20]
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 800089c:	f023 0307 	bic.w	r3, r3, #7
    registerValue |= hdma->Init.FIFOMode;
 80008a0:	ea43 0302 	orr.w	r3, r3, r2
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80008a4:	d10c      	bne.n	80008c0 <HAL_DMA_Init+0x94>
      registerValue |= hdma->Init.FIFOThreshold;
 80008a6:	6aa2      	ldr	r2, [r4, #40]	; 0x28
      if(hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80008a8:	6ae5      	ldr	r5, [r4, #44]	; 0x2c
      registerValue |= hdma->Init.FIFOThreshold;
 80008aa:	4313      	orrs	r3, r2
      if(hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80008ac:	b145      	cbz	r5, 80008c0 <HAL_DMA_Init+0x94>
  if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80008ae:	2800      	cmp	r0, #0
 80008b0:	d13b      	bne.n	800092a <HAL_DMA_Init+0xfe>
    switch (hdma->Init.FIFOThreshold)
 80008b2:	2a01      	cmp	r2, #1
 80008b4:	d04a      	beq.n	800094c <HAL_DMA_Init+0x120>
 80008b6:	d301      	bcc.n	80008bc <HAL_DMA_Init+0x90>
 80008b8:	2a02      	cmp	r2, #2
    switch (hdma->Init.FIFOThreshold)
 80008ba:	d101      	bne.n	80008c0 <HAL_DMA_Init+0x94>
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80008bc:	01ea      	lsls	r2, r5, #7
 80008be:	d448      	bmi.n	8000952 <HAL_DMA_Init+0x126>
    ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR = registerValue;
 80008c0:	614b      	str	r3, [r1, #20]
    regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80008c2:	4620      	mov	r0, r4
 80008c4:	f7ff ff48 	bl	8000758 <DMA_CalcBaseAndBitshift>
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80008c8:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 80008ca:	233f      	movs	r3, #63	; 0x3f
 80008cc:	4093      	lsls	r3, r2
 80008ce:	6083      	str	r3, [r0, #8]
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 80008d0:	4620      	mov	r0, r4
 80008d2:	2500      	movs	r5, #0
 80008d4:	f7ff ff56 	bl	8000784 <DMA_CalcDMAMUXChannelBaseAndMask>
  if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 80008d8:	68a3      	ldr	r3, [r4, #8]
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 80008da:	6e22      	ldr	r2, [r4, #96]	; 0x60
  if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 80008dc:	2b80      	cmp	r3, #128	; 0x80
     hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 80008de:	bf04      	itt	eq
 80008e0:	2300      	moveq	r3, #0
 80008e2:	6063      	streq	r3, [r4, #4]
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 80008e4:	6863      	ldr	r3, [r4, #4]
 80008e6:	b2d9      	uxtb	r1, r3
  if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 80008e8:	3b01      	subs	r3, #1
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 80008ea:	6011      	str	r1, [r2, #0]
  if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 80008ec:	2b07      	cmp	r3, #7
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80008ee:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80008f0:	6ea1      	ldr	r1, [r4, #104]	; 0x68
 80008f2:	6051      	str	r1, [r2, #4]
  if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 80008f4:	d86e      	bhi.n	80009d4 <HAL_DMA_Init+0x1a8>
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 80008f6:	4620      	mov	r0, r4
 80008f8:	f7ff ff74 	bl	80007e4 <DMA_CalcDMAMUXRequestGenBaseAndMask>
     hdma->DMAmuxRequestGen->RGCR = 0U;
 80008fc:	6ee3      	ldr	r3, [r4, #108]	; 0x6c
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80008fe:	6f62      	ldr	r2, [r4, #116]	; 0x74
     hdma->DMAmuxRequestGen->RGCR = 0U;
 8000900:	601d      	str	r5, [r3, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8000902:	6f23      	ldr	r3, [r4, #112]	; 0x70
 8000904:	605a      	str	r2, [r3, #4]
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8000906:	2000      	movs	r0, #0
  hdma->State = HAL_DMA_STATE_READY;
 8000908:	2301      	movs	r3, #1
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800090a:	6560      	str	r0, [r4, #84]	; 0x54
  hdma->State = HAL_DMA_STATE_READY;
 800090c:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
  return HAL_OK;
 8000910:	bd70      	pop	{r4, r5, r6, pc}
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8000912:	f7ff fead 	bl	8000670 <HAL_GetTick>
 8000916:	1b40      	subs	r0, r0, r5
 8000918:	2805      	cmp	r0, #5
 800091a:	d99f      	bls.n	800085c <HAL_DMA_Init+0x30>
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800091c:	2320      	movs	r3, #32
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800091e:	6563      	str	r3, [r4, #84]	; 0x54
    hdma->State     = HAL_DMA_STATE_ERROR;
 8000920:	2303      	movs	r3, #3
 8000922:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
    return HAL_ERROR;
 8000926:	2001      	movs	r0, #1
 8000928:	bd70      	pop	{r4, r5, r6, pc}
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800092a:	f5b0 5f00 	cmp.w	r0, #8192	; 0x2000
 800092e:	d116      	bne.n	800095e <HAL_DMA_Init+0x132>
    switch (hdma->Init.FIFOThreshold)
 8000930:	2a03      	cmp	r2, #3
 8000932:	d8c5      	bhi.n	80008c0 <HAL_DMA_Init+0x94>
 8000934:	a001      	add	r0, pc, #4	; (adr r0, 800093c <HAL_DMA_Init+0x110>)
 8000936:	f850 f022 	ldr.w	pc, [r0, r2, lsl #2]
 800093a:	bf00      	nop
 800093c:	08000953 	.word	0x08000953
 8000940:	080008bd 	.word	0x080008bd
 8000944:	08000953 	.word	0x08000953
 8000948:	0800094d 	.word	0x0800094d
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800094c:	f1b5 7fc0 	cmp.w	r5, #25165824	; 0x1800000
 8000950:	d1b6      	bne.n	80008c0 <HAL_DMA_Init+0x94>
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8000952:	2340      	movs	r3, #64	; 0x40
          hdma->State = HAL_DMA_STATE_READY;
 8000954:	2001      	movs	r0, #1
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8000956:	6563      	str	r3, [r4, #84]	; 0x54
          hdma->State = HAL_DMA_STATE_READY;
 8000958:	f884 0035 	strb.w	r0, [r4, #53]	; 0x35
}
 800095c:	bd70      	pop	{r4, r5, r6, pc}
    switch (hdma->Init.FIFOThreshold)
 800095e:	2a02      	cmp	r2, #2
 8000960:	d9f7      	bls.n	8000952 <HAL_DMA_Init+0x126>
 8000962:	2a03      	cmp	r2, #3
 8000964:	e7a9      	b.n	80008ba <HAL_DMA_Init+0x8e>
  else if(IS_D3_DMA_INSTANCE(hdma) != RESET) /*<BDMA channel , D3 domain*/
 8000966:	4a1f      	ldr	r2, [pc, #124]	; (80009e4 <HAL_DMA_Init+0x1b8>)
 8000968:	440a      	add	r2, r1
 800096a:	2a8c      	cmp	r2, #140	; 0x8c
 800096c:	d830      	bhi.n	80009d0 <HAL_DMA_Init+0x1a4>
    __HAL_UNLOCK(hdma);
 800096e:	2300      	movs	r3, #0
 8000970:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
    hdma->State = HAL_DMA_STATE_BUSY;
 8000974:	2302      	movs	r3, #2
 8000976:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
    registerValue |=  D2_TO_D3_DMA_DIRECTION(hdma->Init.Direction)            |
 800097a:	68a3      	ldr	r3, [r4, #8]
    registerValue = ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR;
 800097c:	6808      	ldr	r0, [r1, #0]
    registerValue |=  D2_TO_D3_DMA_DIRECTION(hdma->Init.Direction)            |
 800097e:	2b40      	cmp	r3, #64	; 0x40
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE  | BDMA_CCR_PSIZE  | \
 8000980:	f420 40ff 	bic.w	r0, r0, #32640	; 0x7f80
 8000984:	f020 0070 	bic.w	r0, r0, #112	; 0x70
    registerValue |=  D2_TO_D3_DMA_DIRECTION(hdma->Init.Direction)            |
 8000988:	d020      	beq.n	80009cc <HAL_DMA_Init+0x1a0>
 800098a:	2b80      	cmp	r3, #128	; 0x80
 800098c:	bf0c      	ite	eq
 800098e:	f44f 4580 	moveq.w	r5, #16384	; 0x4000
 8000992:	2500      	movne	r5, #0
                      D2_TO_D3_DMA_MEMORY_INC(hdma->Init.MemInc)              |
 8000994:	6923      	ldr	r3, [r4, #16]
                      D2_TO_D3_DMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 8000996:	68e6      	ldr	r6, [r4, #12]
                      D2_TO_D3_DMA_MEMORY_INC(hdma->Init.MemInc)              |
 8000998:	08db      	lsrs	r3, r3, #3
 800099a:	ea43 03d6 	orr.w	r3, r3, r6, lsr #3
                      D2_TO_D3_DMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 800099e:	6966      	ldr	r6, [r4, #20]
 80009a0:	ea43 03d6 	orr.w	r3, r3, r6, lsr #3
                      D2_TO_D3_DMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 80009a4:	69a6      	ldr	r6, [r4, #24]
 80009a6:	ea43 03d6 	orr.w	r3, r3, r6, lsr #3
                      D2_TO_D3_DMA_PRIORITY(hdma->Init.Priority);
 80009aa:	6a26      	ldr	r6, [r4, #32]
 80009ac:	ea43 1316 	orr.w	r3, r3, r6, lsr #4
 80009b0:	4303      	orrs	r3, r0
                      D2_TO_D3_DMA_MODE(hdma->Init.Mode)                      |
 80009b2:	69e0      	ldr	r0, [r4, #28]
 80009b4:	08c0      	lsrs	r0, r0, #3
 80009b6:	f000 0020 	and.w	r0, r0, #32
 80009ba:	4303      	orrs	r3, r0
    registerValue |=  D2_TO_D3_DMA_DIRECTION(hdma->Init.Direction)            |
 80009bc:	432b      	orrs	r3, r5
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR = registerValue;
 80009be:	600b      	str	r3, [r1, #0]
    hdma->StreamIndex = (((uint32_t)hdma->Instance - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 80009c0:	2314      	movs	r3, #20
 80009c2:	fbb2 f2f3 	udiv	r2, r2, r3
 80009c6:	0092      	lsls	r2, r2, #2
 80009c8:	65e2      	str	r2, [r4, #92]	; 0x5c
 80009ca:	e781      	b.n	80008d0 <HAL_DMA_Init+0xa4>
    registerValue |=  D2_TO_D3_DMA_DIRECTION(hdma->Init.Direction)            |
 80009cc:	2510      	movs	r5, #16
 80009ce:	e7e1      	b.n	8000994 <HAL_DMA_Init+0x168>
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80009d0:	2340      	movs	r3, #64	; 0x40
 80009d2:	e7a4      	b.n	800091e <HAL_DMA_Init+0xf2>
    hdma->DMAmuxRequestGen = 0U;
 80009d4:	66e5      	str	r5, [r4, #108]	; 0x6c
    hdma->DMAmuxRequestGenStatus = 0U;
 80009d6:	6725      	str	r5, [r4, #112]	; 0x70
    hdma->DMAmuxRequestGenStatusMask = 0U;
 80009d8:	6765      	str	r5, [r4, #116]	; 0x74
 80009da:	e794      	b.n	8000906 <HAL_DMA_Init+0xda>
 80009dc:	bffdfff0 	.word	0xbffdfff0
 80009e0:	fe10803f 	.word	0xfe10803f
 80009e4:	a7fdabf8 	.word	0xa7fdabf8

080009e8 <HAL_DMA_Abort_IT>:
{
 80009e8:	b510      	push	{r4, lr}
  if(hdma == NULL)
 80009ea:	b128      	cbz	r0, 80009f8 <HAL_DMA_Abort_IT+0x10>
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80009ec:	f890 3035 	ldrb.w	r3, [r0, #53]	; 0x35
 80009f0:	2b02      	cmp	r3, #2
 80009f2:	d003      	beq.n	80009fc <HAL_DMA_Abort_IT+0x14>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80009f4:	2380      	movs	r3, #128	; 0x80
 80009f6:	6543      	str	r3, [r0, #84]	; 0x54
    return HAL_ERROR;
 80009f8:	2001      	movs	r0, #1
 80009fa:	bd10      	pop	{r4, pc}
    if(IS_D2_DMA_INSTANCE(hdma) != RESET) /* D2 Domain DMA : DMA1 or DMA2*/
 80009fc:	6803      	ldr	r3, [r0, #0]
 80009fe:	4a1b      	ldr	r2, [pc, #108]	; (8000a6c <HAL_DMA_Abort_IT+0x84>)
 8000a00:	441a      	add	r2, r3
 8000a02:	f5b2 6f95 	cmp.w	r2, #1192	; 0x4a8
 8000a06:	d808      	bhi.n	8000a1a <HAL_DMA_Abort_IT+0x32>
      hdma->State = HAL_DMA_STATE_ABORT;
 8000a08:	2204      	movs	r2, #4
 8000a0a:	f880 2035 	strb.w	r2, [r0, #53]	; 0x35
      __HAL_DMA_DISABLE(hdma);
 8000a0e:	681a      	ldr	r2, [r3, #0]
 8000a10:	f022 0201 	bic.w	r2, r2, #1
 8000a14:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 8000a16:	2000      	movs	r0, #0
 8000a18:	bd10      	pop	{r4, pc}
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8000a1a:	681a      	ldr	r2, [r3, #0]
 8000a1c:	f022 020e 	bic.w	r2, r2, #14
 8000a20:	601a      	str	r2, [r3, #0]
      __HAL_DMA_DISABLE(hdma);
 8000a22:	681a      	ldr	r2, [r3, #0]
 8000a24:	f022 0201 	bic.w	r2, r2, #1
 8000a28:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8000a2a:	6e02      	ldr	r2, [r0, #96]	; 0x60
 8000a2c:	6813      	ldr	r3, [r2, #0]
 8000a2e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8000a32:	6013      	str	r3, [r2, #0]
      BDMA->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex));
 8000a34:	2301      	movs	r3, #1
 8000a36:	6dc2      	ldr	r2, [r0, #92]	; 0x5c
 8000a38:	4093      	lsls	r3, r2
 8000a3a:	4a0d      	ldr	r2, [pc, #52]	; (8000a70 <HAL_DMA_Abort_IT+0x88>)
 8000a3c:	6053      	str	r3, [r2, #4]
      hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8000a3e:	6e43      	ldr	r3, [r0, #100]	; 0x64
 8000a40:	6e82      	ldr	r2, [r0, #104]	; 0x68
 8000a42:	605a      	str	r2, [r3, #4]
      if(hdma->DMAmuxRequestGen != 0U)
 8000a44:	6ec3      	ldr	r3, [r0, #108]	; 0x6c
 8000a46:	b133      	cbz	r3, 8000a56 <HAL_DMA_Abort_IT+0x6e>
        hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8000a48:	681a      	ldr	r2, [r3, #0]
 8000a4a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8000a4e:	601a      	str	r2, [r3, #0]
        hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8000a50:	6f03      	ldr	r3, [r0, #112]	; 0x70
 8000a52:	6f42      	ldr	r2, [r0, #116]	; 0x74
 8000a54:	605a      	str	r2, [r3, #4]
      hdma->State = HAL_DMA_STATE_READY;
 8000a56:	2301      	movs	r3, #1
      __HAL_UNLOCK(hdma);
 8000a58:	2400      	movs	r4, #0
      hdma->State = HAL_DMA_STATE_READY;
 8000a5a:	f880 3035 	strb.w	r3, [r0, #53]	; 0x35
      if(hdma->XferAbortCallback != NULL)
 8000a5e:	6d03      	ldr	r3, [r0, #80]	; 0x50
      __HAL_UNLOCK(hdma);
 8000a60:	f880 4034 	strb.w	r4, [r0, #52]	; 0x34
      if(hdma->XferAbortCallback != NULL)
 8000a64:	2b00      	cmp	r3, #0
 8000a66:	d0d6      	beq.n	8000a16 <HAL_DMA_Abort_IT+0x2e>
        hdma->XferAbortCallback(hdma);
 8000a68:	4798      	blx	r3
 8000a6a:	e7d4      	b.n	8000a16 <HAL_DMA_Abort_IT+0x2e>
 8000a6c:	bffdfff0 	.word	0xbffdfff0
 8000a70:	58025400 	.word	0x58025400

08000a74 <HAL_DMA_IRQHandler>:
  __IO uint32_t count = 0U;
 8000a74:	2300      	movs	r3, #0
{
 8000a76:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  if(IS_D2_DMA_INSTANCE(hdma) != RESET)  /*D2 domain DMA : DMA1 or DMA2*/
 8000a7a:	4d92      	ldr	r5, [pc, #584]	; (8000cc4 <HAL_DMA_IRQHandler+0x250>)
{
 8000a7c:	4604      	mov	r4, r0
  __IO uint32_t count = 0U;
 8000a7e:	9301      	str	r3, [sp, #4]
  if(IS_D2_DMA_INSTANCE(hdma) != RESET)  /*D2 domain DMA : DMA1 or DMA2*/
 8000a80:	6803      	ldr	r3, [r0, #0]
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8000a82:	6d86      	ldr	r6, [r0, #88]	; 0x58
  if(IS_D2_DMA_INSTANCE(hdma) != RESET)  /*D2 domain DMA : DMA1 or DMA2*/
 8000a84:	195a      	adds	r2, r3, r5
  tmpisr = regs->ISR;
 8000a86:	f8d6 8000 	ldr.w	r8, [r6]
  if(IS_D2_DMA_INSTANCE(hdma) != RESET)  /*D2 domain DMA : DMA1 or DMA2*/
 8000a8a:	f5b2 6f95 	cmp.w	r2, #1192	; 0x4a8
 8000a8e:	f200 80c0 	bhi.w	8000c12 <HAL_DMA_IRQHandler+0x19e>
  uint32_t timeout = SystemCoreClock / 9600U;
 8000a92:	4a8d      	ldr	r2, [pc, #564]	; (8000cc8 <HAL_DMA_IRQHandler+0x254>)
    if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8000a94:	6dc1      	ldr	r1, [r0, #92]	; 0x5c
  uint32_t timeout = SystemCoreClock / 9600U;
 8000a96:	6817      	ldr	r7, [r2, #0]
    if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8000a98:	2208      	movs	r2, #8
 8000a9a:	408a      	lsls	r2, r1
 8000a9c:	ea18 0f02 	tst.w	r8, r2
 8000aa0:	d00b      	beq.n	8000aba <HAL_DMA_IRQHandler+0x46>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8000aa2:	6818      	ldr	r0, [r3, #0]
 8000aa4:	0740      	lsls	r0, r0, #29
 8000aa6:	d508      	bpl.n	8000aba <HAL_DMA_IRQHandler+0x46>
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TE);
 8000aa8:	6818      	ldr	r0, [r3, #0]
 8000aaa:	f020 0004 	bic.w	r0, r0, #4
 8000aae:	6018      	str	r0, [r3, #0]
        regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8000ab0:	60b2      	str	r2, [r6, #8]
        hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8000ab2:	6d62      	ldr	r2, [r4, #84]	; 0x54
 8000ab4:	f042 0201 	orr.w	r2, r2, #1
 8000ab8:	6562      	str	r2, [r4, #84]	; 0x54
    if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8000aba:	4a84      	ldr	r2, [pc, #528]	; (8000ccc <HAL_DMA_IRQHandler+0x258>)
 8000abc:	408a      	lsls	r2, r1
 8000abe:	ea18 0f02 	tst.w	r8, r2
 8000ac2:	d007      	beq.n	8000ad4 <HAL_DMA_IRQHandler+0x60>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8000ac4:	6958      	ldr	r0, [r3, #20]
 8000ac6:	0600      	lsls	r0, r0, #24
 8000ac8:	d504      	bpl.n	8000ad4 <HAL_DMA_IRQHandler+0x60>
        regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8000aca:	60b2      	str	r2, [r6, #8]
        hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8000acc:	6d62      	ldr	r2, [r4, #84]	; 0x54
 8000ace:	f042 0202 	orr.w	r2, r2, #2
 8000ad2:	6562      	str	r2, [r4, #84]	; 0x54
    if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8000ad4:	4a7e      	ldr	r2, [pc, #504]	; (8000cd0 <HAL_DMA_IRQHandler+0x25c>)
 8000ad6:	408a      	lsls	r2, r1
 8000ad8:	ea18 0f02 	tst.w	r8, r2
 8000adc:	d007      	beq.n	8000aee <HAL_DMA_IRQHandler+0x7a>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8000ade:	6818      	ldr	r0, [r3, #0]
 8000ae0:	0780      	lsls	r0, r0, #30
 8000ae2:	d504      	bpl.n	8000aee <HAL_DMA_IRQHandler+0x7a>
        regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8000ae4:	60b2      	str	r2, [r6, #8]
        hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8000ae6:	6d62      	ldr	r2, [r4, #84]	; 0x54
 8000ae8:	f042 0204 	orr.w	r2, r2, #4
 8000aec:	6562      	str	r2, [r4, #84]	; 0x54
    if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8000aee:	2210      	movs	r2, #16
 8000af0:	408a      	lsls	r2, r1
 8000af2:	ea18 0f02 	tst.w	r8, r2
 8000af6:	d00f      	beq.n	8000b18 <HAL_DMA_IRQHandler+0xa4>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8000af8:	6819      	ldr	r1, [r3, #0]
 8000afa:	0709      	lsls	r1, r1, #28
 8000afc:	d50c      	bpl.n	8000b18 <HAL_DMA_IRQHandler+0xa4>
        regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8000afe:	60b2      	str	r2, [r6, #8]
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8000b00:	681a      	ldr	r2, [r3, #0]
 8000b02:	0350      	lsls	r0, r2, #13
 8000b04:	d53f      	bpl.n	8000b86 <HAL_DMA_IRQHandler+0x112>
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == RESET)
 8000b06:	681b      	ldr	r3, [r3, #0]
 8000b08:	0319      	lsls	r1, r3, #12
 8000b0a:	d401      	bmi.n	8000b10 <HAL_DMA_IRQHandler+0x9c>
          if(hdma->XferHalfCpltCallback != NULL)
 8000b0c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8000b0e:	e000      	b.n	8000b12 <HAL_DMA_IRQHandler+0x9e>
            if(hdma->XferM1HalfCpltCallback != NULL)
 8000b10:	6ca3      	ldr	r3, [r4, #72]	; 0x48
          if(hdma->XferHalfCpltCallback != NULL)
 8000b12:	b10b      	cbz	r3, 8000b18 <HAL_DMA_IRQHandler+0xa4>
            hdma->XferHalfCpltCallback(hdma);
 8000b14:	4620      	mov	r0, r4
 8000b16:	4798      	blx	r3
    if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8000b18:	6de0      	ldr	r0, [r4, #92]	; 0x5c
 8000b1a:	2120      	movs	r1, #32
 8000b1c:	4081      	lsls	r1, r0
 8000b1e:	ea18 0f01 	tst.w	r8, r1
 8000b22:	d041      	beq.n	8000ba8 <HAL_DMA_IRQHandler+0x134>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8000b24:	6823      	ldr	r3, [r4, #0]
 8000b26:	195a      	adds	r2, r3, r5
 8000b28:	f5b2 6f95 	cmp.w	r2, #1192	; 0x4a8
 8000b2c:	681a      	ldr	r2, [r3, #0]
 8000b2e:	bf94      	ite	ls
 8000b30:	f3c2 1200 	ubfxls	r2, r2, #4, #1
 8000b34:	f3c2 0240 	ubfxhi	r2, r2, #1, #1
 8000b38:	2a00      	cmp	r2, #0
 8000b3a:	d035      	beq.n	8000ba8 <HAL_DMA_IRQHandler+0x134>
        regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8000b3c:	60b1      	str	r1, [r6, #8]
        if(HAL_DMA_STATE_ABORT == hdma->State)
 8000b3e:	f894 2035 	ldrb.w	r2, [r4, #53]	; 0x35
 8000b42:	2a04      	cmp	r2, #4
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8000b44:	681a      	ldr	r2, [r3, #0]
        if(HAL_DMA_STATE_ABORT == hdma->State)
 8000b46:	d126      	bne.n	8000b96 <HAL_DMA_IRQHandler+0x122>
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8000b48:	f022 0216 	bic.w	r2, r2, #22
 8000b4c:	601a      	str	r2, [r3, #0]
          ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8000b4e:	695a      	ldr	r2, [r3, #20]
 8000b50:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8000b54:	615a      	str	r2, [r3, #20]
          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8000b56:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8000b58:	b90a      	cbnz	r2, 8000b5e <HAL_DMA_IRQHandler+0xea>
 8000b5a:	6ca2      	ldr	r2, [r4, #72]	; 0x48
 8000b5c:	b11a      	cbz	r2, 8000b66 <HAL_DMA_IRQHandler+0xf2>
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8000b5e:	681a      	ldr	r2, [r3, #0]
 8000b60:	f022 0208 	bic.w	r2, r2, #8
 8000b64:	601a      	str	r2, [r3, #0]
          regs->IFCR = 0x3FU << hdma->StreamIndex;
 8000b66:	233f      	movs	r3, #63	; 0x3f
 8000b68:	4083      	lsls	r3, r0
 8000b6a:	60b3      	str	r3, [r6, #8]
          __HAL_UNLOCK(hdma);
 8000b6c:	2300      	movs	r3, #0
 8000b6e:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
          hdma->State = HAL_DMA_STATE_READY;
 8000b72:	2301      	movs	r3, #1
 8000b74:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
          if(hdma->XferAbortCallback != NULL)
 8000b78:	6d23      	ldr	r3, [r4, #80]	; 0x50
      if (hdma->XferErrorCallback != NULL)
 8000b7a:	b10b      	cbz	r3, 8000b80 <HAL_DMA_IRQHandler+0x10c>
        hdma->XferErrorCallback(hdma);
 8000b7c:	4620      	mov	r0, r4
 8000b7e:	4798      	blx	r3
}
 8000b80:	b002      	add	sp, #8
 8000b82:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == RESET)
 8000b86:	681a      	ldr	r2, [r3, #0]
 8000b88:	05d2      	lsls	r2, r2, #23
 8000b8a:	d4bf      	bmi.n	8000b0c <HAL_DMA_IRQHandler+0x98>
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8000b8c:	681a      	ldr	r2, [r3, #0]
 8000b8e:	f022 0208 	bic.w	r2, r2, #8
 8000b92:	601a      	str	r2, [r3, #0]
 8000b94:	e7ba      	b.n	8000b0c <HAL_DMA_IRQHandler+0x98>
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8000b96:	0356      	lsls	r6, r2, #13
 8000b98:	d52c      	bpl.n	8000bf4 <HAL_DMA_IRQHandler+0x180>
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == RESET)
 8000b9a:	681b      	ldr	r3, [r3, #0]
 8000b9c:	0318      	lsls	r0, r3, #12
 8000b9e:	d436      	bmi.n	8000c0e <HAL_DMA_IRQHandler+0x19a>
            if(hdma->XferM1CpltCallback != NULL)
 8000ba0:	6c63      	ldr	r3, [r4, #68]	; 0x44
          if(hdma->XferCpltCallback != NULL)
 8000ba2:	b10b      	cbz	r3, 8000ba8 <HAL_DMA_IRQHandler+0x134>
            hdma->XferCpltCallback(hdma);
 8000ba4:	4620      	mov	r0, r4
 8000ba6:	4798      	blx	r3
    if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8000ba8:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8000baa:	2b00      	cmp	r3, #0
 8000bac:	d0e8      	beq.n	8000b80 <HAL_DMA_IRQHandler+0x10c>
      if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8000bae:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8000bb0:	07d9      	lsls	r1, r3, #31
 8000bb2:	d51d      	bpl.n	8000bf0 <HAL_DMA_IRQHandler+0x17c>
        hdma->State = HAL_DMA_STATE_ABORT;
 8000bb4:	2304      	movs	r3, #4
 8000bb6:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
        __HAL_DMA_DISABLE(hdma);
 8000bba:	6823      	ldr	r3, [r4, #0]
 8000bbc:	681a      	ldr	r2, [r3, #0]
 8000bbe:	f022 0201 	bic.w	r2, r2, #1
 8000bc2:	601a      	str	r2, [r3, #0]
  uint32_t timeout = SystemCoreClock / 9600U;
 8000bc4:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8000bc8:	fbb7 f7f2 	udiv	r7, r7, r2
          if (++count > timeout)
 8000bcc:	9a01      	ldr	r2, [sp, #4]
 8000bce:	3201      	adds	r2, #1
 8000bd0:	4297      	cmp	r7, r2
 8000bd2:	9201      	str	r2, [sp, #4]
 8000bd4:	d302      	bcc.n	8000bdc <HAL_DMA_IRQHandler+0x168>
        while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != RESET);
 8000bd6:	681a      	ldr	r2, [r3, #0]
 8000bd8:	07d2      	lsls	r2, r2, #31
 8000bda:	d4f7      	bmi.n	8000bcc <HAL_DMA_IRQHandler+0x158>
        if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != RESET)
 8000bdc:	681b      	ldr	r3, [r3, #0]
        __HAL_UNLOCK(hdma);
 8000bde:	2200      	movs	r2, #0
        if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != RESET)
 8000be0:	07de      	lsls	r6, r3, #31
        __HAL_UNLOCK(hdma);
 8000be2:	f884 2034 	strb.w	r2, [r4, #52]	; 0x34
          hdma->State = HAL_DMA_STATE_ERROR;
 8000be6:	bf4c      	ite	mi
 8000be8:	2303      	movmi	r3, #3
          hdma->State = HAL_DMA_STATE_READY;
 8000bea:	2301      	movpl	r3, #1
 8000bec:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
      if (hdma->XferErrorCallback != NULL)
 8000bf0:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 8000bf2:	e7c2      	b.n	8000b7a <HAL_DMA_IRQHandler+0x106>
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == RESET)
 8000bf4:	681a      	ldr	r2, [r3, #0]
 8000bf6:	f412 7280 	ands.w	r2, r2, #256	; 0x100
 8000bfa:	d108      	bne.n	8000c0e <HAL_DMA_IRQHandler+0x19a>
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC);
 8000bfc:	6819      	ldr	r1, [r3, #0]
 8000bfe:	f021 0110 	bic.w	r1, r1, #16
 8000c02:	6019      	str	r1, [r3, #0]
            hdma->State = HAL_DMA_STATE_READY;
 8000c04:	2301      	movs	r3, #1
            __HAL_UNLOCK(hdma);
 8000c06:	f884 2034 	strb.w	r2, [r4, #52]	; 0x34
            hdma->State = HAL_DMA_STATE_READY;
 8000c0a:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
          if(hdma->XferCpltCallback != NULL)
 8000c0e:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8000c10:	e7c7      	b.n	8000ba2 <HAL_DMA_IRQHandler+0x12e>
  else if(IS_D3_DMA_INSTANCE(hdma) != RESET)  /*D3 domain BDMA */
 8000c12:	4a30      	ldr	r2, [pc, #192]	; (8000cd4 <HAL_DMA_IRQHandler+0x260>)
 8000c14:	441a      	add	r2, r3
 8000c16:	2a8c      	cmp	r2, #140	; 0x8c
 8000c18:	d8b2      	bhi.n	8000b80 <HAL_DMA_IRQHandler+0x10c>
    if ((RESET != (BDMA->ISR & (BDMA_FLAG_HT0 << hdma->StreamIndex))) && (RESET != ((*ccr_reg) & BDMA_CCR_HTIE)))
 8000c1a:	4a2f      	ldr	r2, [pc, #188]	; (8000cd8 <HAL_DMA_IRQHandler+0x264>)
 8000c1c:	2104      	movs	r1, #4
 8000c1e:	6dc0      	ldr	r0, [r0, #92]	; 0x5c
 8000c20:	6815      	ldr	r5, [r2, #0]
 8000c22:	4081      	lsls	r1, r0
 8000c24:	4229      	tst	r1, r5
 8000c26:	d012      	beq.n	8000c4e <HAL_DMA_IRQHandler+0x1da>
 8000c28:	6819      	ldr	r1, [r3, #0]
 8000c2a:	074d      	lsls	r5, r1, #29
 8000c2c:	d50f      	bpl.n	8000c4e <HAL_DMA_IRQHandler+0x1da>
        if(((*ccr_reg) & BDMA_CCR_CIRC) == 0U)
 8000c2e:	681a      	ldr	r2, [r3, #0]
 8000c30:	0690      	lsls	r0, r2, #26
 8000c32:	d403      	bmi.n	8000c3c <HAL_DMA_IRQHandler+0x1c8>
          (*ccr_reg) &= ~BDMA_CCR_HTIE;
 8000c34:	681a      	ldr	r2, [r3, #0]
 8000c36:	f022 0204 	bic.w	r2, r2, #4
 8000c3a:	601a      	str	r2, [r3, #0]
        BDMA->IFCR  |= (BDMA_ISR_HTIF0 << hdma->StreamIndex);
 8000c3c:	4a26      	ldr	r2, [pc, #152]	; (8000cd8 <HAL_DMA_IRQHandler+0x264>)
 8000c3e:	2304      	movs	r3, #4
 8000c40:	6de0      	ldr	r0, [r4, #92]	; 0x5c
 8000c42:	6851      	ldr	r1, [r2, #4]
 8000c44:	4083      	lsls	r3, r0
 8000c46:	430b      	orrs	r3, r1
 8000c48:	6053      	str	r3, [r2, #4]
       if(hdma->XferHalfCpltCallback != NULL)
 8000c4a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8000c4c:	e795      	b.n	8000b7a <HAL_DMA_IRQHandler+0x106>
    else if ((RESET != (BDMA->ISR & (BDMA_FLAG_TC0 << hdma->StreamIndex))) && (RESET != ((*ccr_reg) & BDMA_CCR_TCIE)))
 8000c4e:	6811      	ldr	r1, [r2, #0]
 8000c50:	2202      	movs	r2, #2
 8000c52:	4082      	lsls	r2, r0
 8000c54:	420a      	tst	r2, r1
 8000c56:	d018      	beq.n	8000c8a <HAL_DMA_IRQHandler+0x216>
 8000c58:	681a      	ldr	r2, [r3, #0]
 8000c5a:	0791      	lsls	r1, r2, #30
 8000c5c:	d515      	bpl.n	8000c8a <HAL_DMA_IRQHandler+0x216>
      if(((*ccr_reg) & BDMA_CCR_CIRC) == 0U)
 8000c5e:	681a      	ldr	r2, [r3, #0]
 8000c60:	f012 0220 	ands.w	r2, r2, #32
 8000c64:	d108      	bne.n	8000c78 <HAL_DMA_IRQHandler+0x204>
        (*ccr_reg) &= ~(BDMA_CCR_TEIE | BDMA_CCR_TCIE);
 8000c66:	6819      	ldr	r1, [r3, #0]
 8000c68:	f021 010a 	bic.w	r1, r1, #10
 8000c6c:	6019      	str	r1, [r3, #0]
        hdma->State = HAL_DMA_STATE_READY;
 8000c6e:	2301      	movs	r3, #1
      __HAL_UNLOCK(hdma);
 8000c70:	f884 2034 	strb.w	r2, [r4, #52]	; 0x34
        hdma->State = HAL_DMA_STATE_READY;
 8000c74:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
      BDMA->IFCR |= (BDMA_ISR_TCIF0 << hdma->StreamIndex);
 8000c78:	4a17      	ldr	r2, [pc, #92]	; (8000cd8 <HAL_DMA_IRQHandler+0x264>)
 8000c7a:	2302      	movs	r3, #2
 8000c7c:	6de0      	ldr	r0, [r4, #92]	; 0x5c
 8000c7e:	6851      	ldr	r1, [r2, #4]
 8000c80:	4083      	lsls	r3, r0
 8000c82:	430b      	orrs	r3, r1
 8000c84:	6053      	str	r3, [r2, #4]
      if(hdma->XferCpltCallback != NULL)
 8000c86:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8000c88:	e777      	b.n	8000b7a <HAL_DMA_IRQHandler+0x106>
    else if (( RESET != (BDMA->ISR & (BDMA_FLAG_TE0 << hdma->StreamIndex))) && (RESET != ((*ccr_reg) & BDMA_CCR_TEIE)))
 8000c8a:	4913      	ldr	r1, [pc, #76]	; (8000cd8 <HAL_DMA_IRQHandler+0x264>)
 8000c8c:	2208      	movs	r2, #8
 8000c8e:	680d      	ldr	r5, [r1, #0]
 8000c90:	4082      	lsls	r2, r0
 8000c92:	422a      	tst	r2, r5
 8000c94:	f43f af74 	beq.w	8000b80 <HAL_DMA_IRQHandler+0x10c>
 8000c98:	681a      	ldr	r2, [r3, #0]
 8000c9a:	0712      	lsls	r2, r2, #28
 8000c9c:	f57f af70 	bpl.w	8000b80 <HAL_DMA_IRQHandler+0x10c>
      (*ccr_reg) &= ~(BDMA_CCR_TEIE | BDMA_CCR_TCIE | BDMA_CCR_HTIE);
 8000ca0:	681a      	ldr	r2, [r3, #0]
 8000ca2:	f022 020e 	bic.w	r2, r2, #14
 8000ca6:	601a      	str	r2, [r3, #0]
      BDMA->IFCR  |= (BDMA_ISR_GIF0 << hdma->StreamIndex);
 8000ca8:	2201      	movs	r2, #1
 8000caa:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8000cac:	6848      	ldr	r0, [r1, #4]
 8000cae:	fa02 f303 	lsl.w	r3, r2, r3
 8000cb2:	4303      	orrs	r3, r0
 8000cb4:	604b      	str	r3, [r1, #4]
      __HAL_UNLOCK(hdma);
 8000cb6:	2300      	movs	r3, #0
      hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8000cb8:	6562      	str	r2, [r4, #84]	; 0x54
      __HAL_UNLOCK(hdma);
 8000cba:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
      hdma->State = HAL_DMA_STATE_READY;
 8000cbe:	f884 2035 	strb.w	r2, [r4, #53]	; 0x35
 8000cc2:	e795      	b.n	8000bf0 <HAL_DMA_IRQHandler+0x17c>
 8000cc4:	bffdfff0 	.word	0xbffdfff0
 8000cc8:	20000038 	.word	0x20000038
 8000ccc:	00800001 	.word	0x00800001
 8000cd0:	00800004 	.word	0x00800004
 8000cd4:	a7fdabf8 	.word	0xa7fdabf8
 8000cd8:	58025400 	.word	0x58025400

08000cdc <HAL_FDCAN_Init>:
  * @param  hfdcan: pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Init(FDCAN_HandleTypeDef* hfdcan)
{
 8000cdc:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  uint32_t tickstart = 0U;

  /* Check FDCAN handle */
  if(hfdcan == NULL)
 8000ce0:	4604      	mov	r4, r0
 8000ce2:	2800      	cmp	r0, #0
 8000ce4:	f000 8192 	beq.w	800100c <HAL_FDCAN_Init+0x330>
  {
     return HAL_ERROR;
  }

  /* Check FDCAN instance */
  if(hfdcan->Instance == FDCAN1)
 8000ce8:	4bcd      	ldr	r3, [pc, #820]	; (8001020 <HAL_FDCAN_Init+0x344>)
 8000cea:	6802      	ldr	r2, [r0, #0]
 8000cec:	429a      	cmp	r2, r3
  {
    hfdcan->ttcan = (TTCAN_TypeDef *)((uint32_t)hfdcan->Instance + 0x100);
 8000cee:	bf04      	itt	eq
 8000cf0:	f503 7380 	addeq.w	r3, r3, #256	; 0x100
 8000cf4:	6043      	streq	r3, [r0, #4]
  if((hfdcan->Init.TxBuffersNbr + hfdcan->Init.TxFifoQueueElmtsNbr) > 0)
  {
    assert_param(IS_FDCAN_DATA_SIZE(hfdcan->Init.TxElmtSize));
  }

  if(hfdcan->State == HAL_FDCAN_STATE_RESET)
 8000cf6:	f890 3094 	ldrb.w	r3, [r0, #148]	; 0x94
 8000cfa:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8000cfe:	b91b      	cbnz	r3, 8000d08 <HAL_FDCAN_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hfdcan->Lock = HAL_UNLOCKED;
 8000d00:	f880 2095 	strb.w	r2, [r0, #149]	; 0x95

    /* Init the low level hardware */
    HAL_FDCAN_MspInit(hfdcan);
 8000d04:	f004 fd42 	bl	800578c <HAL_FDCAN_MspInit>
  }

  /* Exit from Sleep mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 8000d08:	6822      	ldr	r2, [r4, #0]
 8000d0a:	6993      	ldr	r3, [r2, #24]
 8000d0c:	f023 0310 	bic.w	r3, r3, #16
 8000d10:	6193      	str	r3, [r2, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8000d12:	f7ff fcad 	bl	8000670 <HAL_GetTick>
 8000d16:	4605      	mov	r5, r0

  /* Check Sleep mode acknowledge */
  while((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8000d18:	6823      	ldr	r3, [r4, #0]
 8000d1a:	699a      	ldr	r2, [r3, #24]
 8000d1c:	0711      	lsls	r1, r2, #28
 8000d1e:	f100 8166 	bmi.w	8000fee <HAL_FDCAN_Init+0x312>
      return HAL_ERROR;
    }
  }

  /* Request initialisation */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8000d22:	699a      	ldr	r2, [r3, #24]
 8000d24:	f042 0201 	orr.w	r2, r2, #1
 8000d28:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8000d2a:	f7ff fca1 	bl	8000670 <HAL_GetTick>
 8000d2e:	4605      	mov	r5, r0

  /* Wait until the INIT bit into CCCR register is set */
  while((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == RESET)
 8000d30:	6823      	ldr	r3, [r4, #0]
 8000d32:	699a      	ldr	r2, [r3, #24]
 8000d34:	07d2      	lsls	r2, r2, #31
 8000d36:	f140 816c 	bpl.w	8001012 <HAL_FDCAN_Init+0x336>
      return HAL_ERROR;
    }
  }

  /* Enable configuration change */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 8000d3a:	699a      	ldr	r2, [r3, #24]
 8000d3c:	f042 0202 	orr.w	r2, r2, #2
 8000d40:	619a      	str	r2, [r3, #24]

  /* Set the no automatic retransmission */
  if(hfdcan->Init.AutoRetransmission == ENABLE)
 8000d42:	7c22      	ldrb	r2, [r4, #16]
 8000d44:	2a01      	cmp	r2, #1
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8000d46:	699a      	ldr	r2, [r3, #24]
 8000d48:	bf0c      	ite	eq
 8000d4a:	f022 0240 	biceq.w	r2, r2, #64	; 0x40
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8000d4e:	f042 0240 	orrne.w	r2, r2, #64	; 0x40
 8000d52:	619a      	str	r2, [r3, #24]
  }

  /* Set the transmit pause feature */
  if(hfdcan->Init.TransmitPause == ENABLE)
 8000d54:	7c62      	ldrb	r2, [r4, #17]
 8000d56:	2a01      	cmp	r2, #1
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8000d58:	699a      	ldr	r2, [r3, #24]
 8000d5a:	bf0c      	ite	eq
 8000d5c:	f442 4280 	orreq.w	r2, r2, #16384	; 0x4000
  }
  else
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8000d60:	f422 4280 	bicne.w	r2, r2, #16384	; 0x4000
 8000d64:	619a      	str	r2, [r3, #24]
  }

  /* Set the Protocol Exception Handling */
  if(hfdcan->Init.ProtocolException == ENABLE)
 8000d66:	7ca2      	ldrb	r2, [r4, #18]
 8000d68:	2a01      	cmp	r2, #1
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8000d6a:	699a      	ldr	r2, [r3, #24]
 8000d6c:	bf0c      	ite	eq
 8000d6e:	f422 5280 	biceq.w	r2, r2, #4096	; 0x1000
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8000d72:	f442 5280 	orrne.w	r2, r2, #4096	; 0x1000
 8000d76:	619a      	str	r2, [r3, #24]
  }

  /* Set FDCAN Frame Format */
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 8000d78:	699a      	ldr	r2, [r3, #24]
 8000d7a:	68a0      	ldr	r0, [r4, #8]
 8000d7c:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8000d80:	4302      	orrs	r2, r0
 8000d82:	619a      	str	r2, [r3, #24]
     CCCR.TEST |   0    |     0      |     0      |    1     |    1
     CCCR.MON  |   0    |     0      |     1      |    1     |    0
     TEST.LBCK |   0    |     0      |     0      |    1     |    1
     CCCR.ASM  |   0    |     1      |     0      |    0     |    0
  */
  if(hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 8000d84:	68e2      	ldr	r2, [r4, #12]
 8000d86:	2a01      	cmp	r2, #1
 8000d88:	f040 8152 	bne.w	8001030 <HAL_FDCAN_Init+0x354>
  {
    /* Enable Restricted Operation mode */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 8000d8c:	699a      	ldr	r2, [r3, #24]
 8000d8e:	f042 0204 	orr.w	r2, r2, #4
      }
    }
    else
    {
      /* Enable bus monitoring mode */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8000d92:	619a      	str	r2, [r3, #24]
    }
  }

  /* Set the nominal bit timing register */
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1) << 25) | \
 8000d94:	69a2      	ldr	r2, [r4, #24]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1) << 8)       | \
                            ((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1)              | \
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1) << 16));

  /* If FD operation with BRS is selected, set the data bit timing register */
  if(hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 8000d96:	f5b0 7f40 	cmp.w	r0, #768	; 0x300
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1) << 25) | \
 8000d9a:	f102 31ff 	add.w	r1, r2, #4294967295
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1) << 8)       | \
 8000d9e:	69e2      	ldr	r2, [r4, #28]
 8000da0:	f102 32ff 	add.w	r2, r2, #4294967295
 8000da4:	ea4f 2202 	mov.w	r2, r2, lsl #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1) << 25) | \
 8000da8:	ea42 6241 	orr.w	r2, r2, r1, lsl #25
                            ((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1)              | \
 8000dac:	6a21      	ldr	r1, [r4, #32]
 8000dae:	f101 31ff 	add.w	r1, r1, #4294967295
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1) << 8)       | \
 8000db2:	ea42 0201 	orr.w	r2, r2, r1
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1) << 16));
 8000db6:	6961      	ldr	r1, [r4, #20]
 8000db8:	f101 31ff 	add.w	r1, r1, #4294967295
                            ((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1)              | \
 8000dbc:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1) << 25) | \
 8000dc0:	61da      	str	r2, [r3, #28]
  if(hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 8000dc2:	d10e      	bne.n	8000de2 <HAL_FDCAN_Init+0x106>
  {
    hfdcan->Instance->DBTP = (((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1)   | \
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1) << 8) | \
 8000dc4:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8000dc6:	1e51      	subs	r1, r2, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1) << 4) | \
 8000dc8:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8000dca:	3a01      	subs	r2, #1
 8000dcc:	0112      	lsls	r2, r2, #4
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1) << 8) | \
 8000dce:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
    hfdcan->Instance->DBTP = (((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1)   | \
 8000dd2:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 8000dd4:	3901      	subs	r1, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1) << 8) | \
 8000dd6:	430a      	orrs	r2, r1
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1) << 16));
 8000dd8:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8000dda:	3901      	subs	r1, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1) << 4) | \
 8000ddc:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
    hfdcan->Instance->DBTP = (((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1)   | \
 8000de0:	60da      	str	r2, [r3, #12]
  }

  if(hfdcan->Init.TxFifoQueueElmtsNbr > 0)
 8000de2:	6e26      	ldr	r6, [r4, #96]	; 0x60
 8000de4:	b12e      	cbz	r6, 8000df2 <HAL_FDCAN_Init+0x116>
  {
    /* Select between Tx FIFO and Tx Queue operation modes */
    SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 8000de6:	f8d3 20c0 	ldr.w	r2, [r3, #192]	; 0xc0
 8000dea:	6e61      	ldr	r1, [r4, #100]	; 0x64
 8000dec:	430a      	orrs	r2, r1
 8000dee:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
  }

  /* Configure Tx element size */
  if((hfdcan->Init.TxBuffersNbr + hfdcan->Init.TxFifoQueueElmtsNbr) > 0)
 8000df2:	6de0      	ldr	r0, [r4, #92]	; 0x5c
 8000df4:	42c6      	cmn	r6, r0
 8000df6:	d009      	beq.n	8000e0c <HAL_FDCAN_Init+0x130>
  {
    MODIFY_REG(hfdcan->Instance->TXESC, FDCAN_TXESC_TBDS, CvtEltSize[hfdcan->Init.TxElmtSize]);
 8000df8:	f8d3 10c8 	ldr.w	r1, [r3, #200]	; 0xc8
 8000dfc:	6ea2      	ldr	r2, [r4, #104]	; 0x68
 8000dfe:	4d89      	ldr	r5, [pc, #548]	; (8001024 <HAL_FDCAN_Init+0x348>)
 8000e00:	f021 0107 	bic.w	r1, r1, #7
 8000e04:	5caa      	ldrb	r2, [r5, r2]
 8000e06:	430a      	orrs	r2, r1
 8000e08:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
  }

  /* Configure Rx FIFO 0 element size */
  if(hfdcan->Init.RxFifo0ElmtsNbr > 0)
 8000e0c:	f8d4 8040 	ldr.w	r8, [r4, #64]	; 0x40
 8000e10:	f1b8 0f00 	cmp.w	r8, #0
 8000e14:	d009      	beq.n	8000e2a <HAL_FDCAN_Init+0x14e>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_F0DS, CvtEltSize[hfdcan->Init.RxFifo0ElmtSize]);
 8000e16:	f8d3 10bc 	ldr.w	r1, [r3, #188]	; 0xbc
 8000e1a:	6c62      	ldr	r2, [r4, #68]	; 0x44
 8000e1c:	4d81      	ldr	r5, [pc, #516]	; (8001024 <HAL_FDCAN_Init+0x348>)
 8000e1e:	f021 0107 	bic.w	r1, r1, #7
 8000e22:	5caa      	ldrb	r2, [r5, r2]
 8000e24:	430a      	orrs	r2, r1
 8000e26:	f8c3 20bc 	str.w	r2, [r3, #188]	; 0xbc
  }

  /* Configure Rx FIFO 1 element size */
  if(hfdcan->Init.RxFifo1ElmtsNbr > 0)
 8000e2a:	f8d4 c048 	ldr.w	ip, [r4, #72]	; 0x48
 8000e2e:	f1bc 0f00 	cmp.w	ip, #0
 8000e32:	d00a      	beq.n	8000e4a <HAL_FDCAN_Init+0x16e>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_F1DS, (CvtEltSize[hfdcan->Init.RxFifo1ElmtSize] << 4));
 8000e34:	f8d3 20bc 	ldr.w	r2, [r3, #188]	; 0xbc
 8000e38:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
 8000e3a:	4d7a      	ldr	r5, [pc, #488]	; (8001024 <HAL_FDCAN_Init+0x348>)
 8000e3c:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8000e40:	5c69      	ldrb	r1, [r5, r1]
 8000e42:	ea42 1201 	orr.w	r2, r2, r1, lsl #4
 8000e46:	f8c3 20bc 	str.w	r2, [r3, #188]	; 0xbc
  }

  /* Configure Rx buffer element size */
  if(hfdcan->Init.RxBuffersNbr > 0)
 8000e4a:	f8d4 a050 	ldr.w	sl, [r4, #80]	; 0x50
 8000e4e:	f1ba 0f00 	cmp.w	sl, #0
 8000e52:	d00a      	beq.n	8000e6a <HAL_FDCAN_Init+0x18e>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_RBDS, (CvtEltSize[hfdcan->Init.RxBufferSize] << 8));
 8000e54:	f8d3 20bc 	ldr.w	r2, [r3, #188]	; 0xbc
 8000e58:	6d61      	ldr	r1, [r4, #84]	; 0x54
 8000e5a:	4d72      	ldr	r5, [pc, #456]	; (8001024 <HAL_FDCAN_Init+0x348>)
 8000e5c:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8000e60:	5c69      	ldrb	r1, [r5, r1]
 8000e62:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8000e66:	f8c3 20bc 	str.w	r2, [r3, #188]	; 0xbc
  }

  /* By default operation mode is set to Event-driven communication.
     If Time-triggered communication is needed, user should call the
     HAL_FDCAN_TT_ConfigOperation function just after the HAL_FDCAN_Init */
  if(hfdcan->Instance == FDCAN1)
 8000e6a:	4a6d      	ldr	r2, [pc, #436]	; (8001020 <HAL_FDCAN_Init+0x344>)
 8000e6c:	4293      	cmp	r3, r2
 8000e6e:	d104      	bne.n	8000e7a <HAL_FDCAN_Init+0x19e>
  {
    CLEAR_BIT(hfdcan->ttcan->TTOCF, FDCAN_TTOCF_OM);
 8000e70:	6861      	ldr	r1, [r4, #4]
 8000e72:	688a      	ldr	r2, [r1, #8]
 8000e74:	f022 0203 	bic.w	r2, r2, #3
 8000e78:	608a      	str	r2, [r1, #8]
  uint32_t RAMcounter;

  hfdcan->msgRam.StandardFilterSA = hfdcan->Init.MessageRAMOffset;

  /* Standard filter list start address */
  MODIFY_REG(hfdcan->Instance->SIDFC, FDCAN_SIDFC_FLSSA, (hfdcan->msgRam.StandardFilterSA << 2));
 8000e7a:	f8d3 2084 	ldr.w	r2, [r3, #132]	; 0x84
 8000e7e:	f8df e1ac 	ldr.w	lr, [pc, #428]	; 800102c <HAL_FDCAN_Init+0x350>
  hfdcan->msgRam.StandardFilterSA = hfdcan->Init.MessageRAMOffset;
 8000e82:	6b61      	ldr	r1, [r4, #52]	; 0x34
  MODIFY_REG(hfdcan->Instance->SIDFC, FDCAN_SIDFC_FLSSA, (hfdcan->msgRam.StandardFilterSA << 2));
 8000e84:	ea02 020e 	and.w	r2, r2, lr
  /* Extended filter list start address */
  hfdcan->msgRam.ExtendedFilterSA = hfdcan->msgRam.StandardFilterSA + hfdcan->Init.StdFiltersNbr;
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_FLESA, (hfdcan->msgRam.ExtendedFilterSA << 2));

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_LSE, (hfdcan->Init.ExtFiltersNbr << 16));
 8000e88:	f8d4 903c 	ldr.w	r9, [r4, #60]	; 0x3c
  MODIFY_REG(hfdcan->Instance->SIDFC, FDCAN_SIDFC_FLSSA, (hfdcan->msgRam.StandardFilterSA << 2));
 8000e8c:	ea42 0281 	orr.w	r2, r2, r1, lsl #2
 8000e90:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  MODIFY_REG(hfdcan->Instance->SIDFC, FDCAN_SIDFC_LSS, (hfdcan->Init.StdFiltersNbr << 16));
 8000e94:	f8d3 5084 	ldr.w	r5, [r3, #132]	; 0x84
 8000e98:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8000e9a:	f425 057f 	bic.w	r5, r5, #16711680	; 0xff0000
  hfdcan->msgRam.ExtendedFilterSA = hfdcan->msgRam.StandardFilterSA + hfdcan->Init.StdFiltersNbr;
 8000e9e:	188f      	adds	r7, r1, r2
  hfdcan->msgRam.TxFIFOQSA = hfdcan->msgRam.TxBufferSA + (hfdcan->Init.TxBuffersNbr * hfdcan->Init.TxElmtSize);

  /* Tx FIFO/queue elements number */
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_TFQS, (hfdcan->Init.TxFifoQueueElmtsNbr << 24));

  hfdcan->msgRam.StandardFilterSA = SRAMCAN_BASE + (hfdcan->Init.MessageRAMOffset * 4);
 8000ea0:	f101 5180 	add.w	r1, r1, #268435456	; 0x10000000
  MODIFY_REG(hfdcan->Instance->SIDFC, FDCAN_SIDFC_LSS, (hfdcan->Init.StdFiltersNbr << 16));
 8000ea4:	ea45 4502 	orr.w	r5, r5, r2, lsl #16
  hfdcan->msgRam.StandardFilterSA = SRAMCAN_BASE + (hfdcan->Init.MessageRAMOffset * 4);
 8000ea8:	f501 512c 	add.w	r1, r1, #11008	; 0x2b00
  MODIFY_REG(hfdcan->Instance->SIDFC, FDCAN_SIDFC_LSS, (hfdcan->Init.StdFiltersNbr << 16));
 8000eac:	f8c3 5084 	str.w	r5, [r3, #132]	; 0x84
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_FLESA, (hfdcan->msgRam.ExtendedFilterSA << 2));
 8000eb0:	f8d3 5088 	ldr.w	r5, [r3, #136]	; 0x88
  hfdcan->msgRam.StandardFilterSA = SRAMCAN_BASE + (hfdcan->Init.MessageRAMOffset * 4);
 8000eb4:	0089      	lsls	r1, r1, #2
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_FLESA, (hfdcan->msgRam.ExtendedFilterSA << 2));
 8000eb6:	ea05 050e 	and.w	r5, r5, lr
  hfdcan->msgRam.ExtendedFilterSA = hfdcan->msgRam.StandardFilterSA + (hfdcan->Init.StdFiltersNbr * 4);
 8000eba:	eb01 0282 	add.w	r2, r1, r2, lsl #2
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_FLESA, (hfdcan->msgRam.ExtendedFilterSA << 2));
 8000ebe:	ea45 0587 	orr.w	r5, r5, r7, lsl #2
  hfdcan->msgRam.RxFIFO0SA = hfdcan->msgRam.ExtendedFilterSA + (hfdcan->Init.ExtFiltersNbr * 2);
 8000ec2:	eb07 0749 	add.w	r7, r7, r9, lsl #1
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_FLESA, (hfdcan->msgRam.ExtendedFilterSA << 2));
 8000ec6:	f8c3 5088 	str.w	r5, [r3, #136]	; 0x88
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_LSE, (hfdcan->Init.ExtFiltersNbr << 16));
 8000eca:	f8d3 5088 	ldr.w	r5, [r3, #136]	; 0x88
 8000ece:	f425 057f 	bic.w	r5, r5, #16711680	; 0xff0000
 8000ed2:	ea45 4509 	orr.w	r5, r5, r9, lsl #16
 8000ed6:	f8c3 5088 	str.w	r5, [r3, #136]	; 0x88
  MODIFY_REG(hfdcan->Instance->RXF0C, FDCAN_RXF0C_F0SA, (hfdcan->msgRam.RxFIFO0SA << 2));
 8000eda:	f8d3 50a0 	ldr.w	r5, [r3, #160]	; 0xa0
 8000ede:	ea05 050e 	and.w	r5, r5, lr
 8000ee2:	ea45 0587 	orr.w	r5, r5, r7, lsl #2
 8000ee6:	f8c3 50a0 	str.w	r5, [r3, #160]	; 0xa0
  MODIFY_REG(hfdcan->Instance->RXF0C, FDCAN_RXF0C_F0S, (hfdcan->Init.RxFifo0ElmtsNbr << 16));
 8000eea:	f8d3 50a0 	ldr.w	r5, [r3, #160]	; 0xa0
 8000eee:	f425 05fe 	bic.w	r5, r5, #8323072	; 0x7f0000
 8000ef2:	ea45 4508 	orr.w	r5, r5, r8, lsl #16
 8000ef6:	f8c3 50a0 	str.w	r5, [r3, #160]	; 0xa0
  hfdcan->msgRam.RxFIFO1SA = hfdcan->msgRam.RxFIFO0SA + (hfdcan->Init.RxFifo0ElmtsNbr * hfdcan->Init.RxFifo0ElmtSize);
 8000efa:	6c65      	ldr	r5, [r4, #68]	; 0x44
 8000efc:	fb05 f808 	mul.w	r8, r5, r8
  MODIFY_REG(hfdcan->Instance->RXF1C, FDCAN_RXF1C_F1SA, (hfdcan->msgRam.RxFIFO1SA << 2));
 8000f00:	f8d3 50b0 	ldr.w	r5, [r3, #176]	; 0xb0
  hfdcan->msgRam.RxFIFO1SA = hfdcan->msgRam.RxFIFO0SA + (hfdcan->Init.RxFifo0ElmtsNbr * hfdcan->Init.RxFifo0ElmtSize);
 8000f04:	4447      	add	r7, r8
  MODIFY_REG(hfdcan->Instance->RXF1C, FDCAN_RXF1C_F1SA, (hfdcan->msgRam.RxFIFO1SA << 2));
 8000f06:	f025 05fc 	bic.w	r5, r5, #252	; 0xfc
 8000f0a:	ea45 0587 	orr.w	r5, r5, r7, lsl #2
 8000f0e:	f8c3 50b0 	str.w	r5, [r3, #176]	; 0xb0
  MODIFY_REG(hfdcan->Instance->RXF1C, FDCAN_RXF1C_F1S, (hfdcan->Init.RxFifo1ElmtsNbr << 16));
 8000f12:	f8d3 50b0 	ldr.w	r5, [r3, #176]	; 0xb0
 8000f16:	f425 05fe 	bic.w	r5, r5, #8323072	; 0x7f0000
 8000f1a:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 8000f1e:	f8c3 50b0 	str.w	r5, [r3, #176]	; 0xb0
  hfdcan->msgRam.RxBufferSA = hfdcan->msgRam.RxFIFO1SA + (hfdcan->Init.RxFifo1ElmtsNbr * hfdcan->Init.RxFifo1ElmtSize);
 8000f22:	6ce5      	ldr	r5, [r4, #76]	; 0x4c
 8000f24:	fb05 fc0c 	mul.w	ip, r5, ip
 8000f28:	eb07 050c 	add.w	r5, r7, ip
  MODIFY_REG(hfdcan->Instance->RXBC, FDCAN_RXBC_RBSA, (hfdcan->msgRam.RxBufferSA << 2));
 8000f2c:	f8d3 70ac 	ldr.w	r7, [r3, #172]	; 0xac
 8000f30:	f027 07fc 	bic.w	r7, r7, #252	; 0xfc
 8000f34:	ea47 0785 	orr.w	r7, r7, r5, lsl #2
 8000f38:	f8c3 70ac 	str.w	r7, [r3, #172]	; 0xac
  hfdcan->msgRam.TxEventFIFOSA = hfdcan->msgRam.RxBufferSA + (hfdcan->Init.RxBuffersNbr * hfdcan->Init.RxBufferSize);
 8000f3c:	6d67      	ldr	r7, [r4, #84]	; 0x54
 8000f3e:	fb07 f70a 	mul.w	r7, r7, sl
  MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFSA, (hfdcan->msgRam.TxEventFIFOSA << 2));
 8000f42:	f8d3 a0f0 	ldr.w	sl, [r3, #240]	; 0xf0
  hfdcan->msgRam.TxEventFIFOSA = hfdcan->msgRam.RxBufferSA + (hfdcan->Init.RxBuffersNbr * hfdcan->Init.RxBufferSize);
 8000f46:	443d      	add	r5, r7
  MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFSA, (hfdcan->msgRam.TxEventFIFOSA << 2));
 8000f48:	ea0a 0e0e 	and.w	lr, sl, lr
 8000f4c:	ea4e 0e85 	orr.w	lr, lr, r5, lsl #2
 8000f50:	f8c3 e0f0 	str.w	lr, [r3, #240]	; 0xf0
  MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFS, (hfdcan->Init.TxEventsNbr << 16));
 8000f54:	f8d3 a0f0 	ldr.w	sl, [r3, #240]	; 0xf0
 8000f58:	f8d4 e058 	ldr.w	lr, [r4, #88]	; 0x58
 8000f5c:	f42a 1a7c 	bic.w	sl, sl, #4128768	; 0x3f0000
  hfdcan->msgRam.TxBufferSA = hfdcan->msgRam.TxEventFIFOSA + (hfdcan->Init.TxEventsNbr * 2);
 8000f60:	eb05 0b4e 	add.w	fp, r5, lr, lsl #1
  MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFS, (hfdcan->Init.TxEventsNbr << 16));
 8000f64:	ea4a 4a0e 	orr.w	sl, sl, lr, lsl #16
 8000f68:	f8c3 a0f0 	str.w	sl, [r3, #240]	; 0xf0
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_TBSA, (hfdcan->msgRam.TxBufferSA << 2));
 8000f6c:	f8d3 a0c0 	ldr.w	sl, [r3, #192]	; 0xc0
 8000f70:	f02a 05fc 	bic.w	r5, sl, #252	; 0xfc
 8000f74:	ea45 058b 	orr.w	r5, r5, fp, lsl #2
 8000f78:	f8c3 50c0 	str.w	r5, [r3, #192]	; 0xc0
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_NDTB, (hfdcan->Init.TxBuffersNbr << 16));
 8000f7c:	f8d3 50c0 	ldr.w	r5, [r3, #192]	; 0xc0
 8000f80:	f425 157c 	bic.w	r5, r5, #4128768	; 0x3f0000
 8000f84:	ea45 4500 	orr.w	r5, r5, r0, lsl #16
 8000f88:	f8c3 50c0 	str.w	r5, [r3, #192]	; 0xc0
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_TFQS, (hfdcan->Init.TxFifoQueueElmtsNbr << 24));
 8000f8c:	f8d3 a0c0 	ldr.w	sl, [r3, #192]	; 0xc0
  hfdcan->msgRam.TxFIFOQSA = hfdcan->msgRam.TxBufferSA + (hfdcan->Init.TxBuffersNbr * hfdcan->Init.TxElmtSize);
 8000f90:	6ea5      	ldr	r5, [r4, #104]	; 0x68
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_TFQS, (hfdcan->Init.TxFifoQueueElmtsNbr << 24));
 8000f92:	f02a 5a7c 	bic.w	sl, sl, #1056964608	; 0x3f000000
  hfdcan->msgRam.TxFIFOQSA = hfdcan->msgRam.TxBufferSA + (hfdcan->Init.TxBuffersNbr * hfdcan->Init.TxElmtSize);
 8000f96:	4368      	muls	r0, r5
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_TFQS, (hfdcan->Init.TxFifoQueueElmtsNbr << 24));
 8000f98:	ea4a 6a06 	orr.w	sl, sl, r6, lsl #24
  hfdcan->msgRam.RxBufferSA = hfdcan->msgRam.RxFIFO1SA + (hfdcan->Init.RxFifo1ElmtsNbr * hfdcan->Init.RxFifo1ElmtSize * 4);
  hfdcan->msgRam.TxEventFIFOSA = hfdcan->msgRam.RxBufferSA + (hfdcan->Init.RxBuffersNbr * hfdcan->Init.RxBufferSize * 4);
  hfdcan->msgRam.TxBufferSA = hfdcan->msgRam.TxEventFIFOSA + (hfdcan->Init.TxEventsNbr * 2 * 4);
  hfdcan->msgRam.TxFIFOQSA = hfdcan->msgRam.TxBufferSA + (hfdcan->Init.TxBuffersNbr * hfdcan->Init.TxElmtSize * 4);

  hfdcan->msgRam.EndAddress = hfdcan->msgRam.TxFIFOQSA + (hfdcan->Init.TxFifoQueueElmtsNbr * hfdcan->Init.TxElmtSize * 4);
 8000f9c:	4375      	muls	r5, r6
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_TFQS, (hfdcan->Init.TxFifoQueueElmtsNbr << 24));
 8000f9e:	f8c3 a0c0 	str.w	sl, [r3, #192]	; 0xc0
  hfdcan->msgRam.ExtendedFilterSA = hfdcan->msgRam.StandardFilterSA + (hfdcan->Init.StdFiltersNbr * 4);
 8000fa2:	6722      	str	r2, [r4, #112]	; 0x70
  hfdcan->msgRam.RxFIFO0SA = hfdcan->msgRam.ExtendedFilterSA + (hfdcan->Init.ExtFiltersNbr * 2 * 4);
 8000fa4:	eb02 02c9 	add.w	r2, r2, r9, lsl #3
  hfdcan->msgRam.StandardFilterSA = SRAMCAN_BASE + (hfdcan->Init.MessageRAMOffset * 4);
 8000fa8:	66e1      	str	r1, [r4, #108]	; 0x6c
  hfdcan->msgRam.RxFIFO0SA = hfdcan->msgRam.ExtendedFilterSA + (hfdcan->Init.ExtFiltersNbr * 2 * 4);
 8000faa:	6762      	str	r2, [r4, #116]	; 0x74
  hfdcan->msgRam.RxFIFO1SA = hfdcan->msgRam.RxFIFO0SA + (hfdcan->Init.RxFifo0ElmtsNbr * hfdcan->Init.RxFifo0ElmtSize * 4);
 8000fac:	eb02 0288 	add.w	r2, r2, r8, lsl #2
  hfdcan->msgRam.RxBufferSA = hfdcan->msgRam.RxFIFO1SA + (hfdcan->Init.RxFifo1ElmtsNbr * hfdcan->Init.RxFifo1ElmtSize * 4);
 8000fb0:	eb02 038c 	add.w	r3, r2, ip, lsl #2
  hfdcan->msgRam.RxFIFO1SA = hfdcan->msgRam.RxFIFO0SA + (hfdcan->Init.RxFifo0ElmtsNbr * hfdcan->Init.RxFifo0ElmtSize * 4);
 8000fb4:	67a2      	str	r2, [r4, #120]	; 0x78

  if(hfdcan->msgRam.EndAddress > 0x4000B5FC) /* Last address of the Message RAM */
 8000fb6:	4a1c      	ldr	r2, [pc, #112]	; (8001028 <HAL_FDCAN_Init+0x34c>)
  hfdcan->msgRam.RxBufferSA = hfdcan->msgRam.RxFIFO1SA + (hfdcan->Init.RxFifo1ElmtsNbr * hfdcan->Init.RxFifo1ElmtSize * 4);
 8000fb8:	67e3      	str	r3, [r4, #124]	; 0x7c
  hfdcan->msgRam.TxEventFIFOSA = hfdcan->msgRam.RxBufferSA + (hfdcan->Init.RxBuffersNbr * hfdcan->Init.RxBufferSize * 4);
 8000fba:	eb03 0387 	add.w	r3, r3, r7, lsl #2
 8000fbe:	f8c4 3080 	str.w	r3, [r4, #128]	; 0x80
  hfdcan->msgRam.TxBufferSA = hfdcan->msgRam.TxEventFIFOSA + (hfdcan->Init.TxEventsNbr * 2 * 4);
 8000fc2:	eb03 03ce 	add.w	r3, r3, lr, lsl #3
 8000fc6:	f8c4 3084 	str.w	r3, [r4, #132]	; 0x84
  hfdcan->msgRam.TxFIFOQSA = hfdcan->msgRam.TxBufferSA + (hfdcan->Init.TxBuffersNbr * hfdcan->Init.TxElmtSize * 4);
 8000fca:	eb03 0380 	add.w	r3, r3, r0, lsl #2
 8000fce:	f8c4 3088 	str.w	r3, [r4, #136]	; 0x88
  hfdcan->msgRam.EndAddress = hfdcan->msgRam.TxFIFOQSA + (hfdcan->Init.TxFifoQueueElmtsNbr * hfdcan->Init.TxElmtSize * 4);
 8000fd2:	eb03 0385 	add.w	r3, r3, r5, lsl #2
  if(hfdcan->msgRam.EndAddress > 0x4000B5FC) /* Last address of the Message RAM */
 8000fd6:	4293      	cmp	r3, r2
  hfdcan->msgRam.EndAddress = hfdcan->msgRam.TxFIFOQSA + (hfdcan->Init.TxFifoQueueElmtsNbr * hfdcan->Init.TxElmtSize * 4);
 8000fd8:	f8c4 3090 	str.w	r3, [r4, #144]	; 0x90
  if(hfdcan->msgRam.EndAddress > 0x4000B5FC) /* Last address of the Message RAM */
 8000fdc:	d83c      	bhi.n	8001058 <HAL_FDCAN_Init+0x37c>
  else
  {
    /* Flush the allocated Message RAM area */
    for(RAMcounter = hfdcan->msgRam.StandardFilterSA; RAMcounter < hfdcan->msgRam.EndAddress; RAMcounter += 4)
    {
      *(__IO uint32_t *)(RAMcounter) = 0x00000000;
 8000fde:	2200      	movs	r2, #0
    for(RAMcounter = hfdcan->msgRam.StandardFilterSA; RAMcounter < hfdcan->msgRam.EndAddress; RAMcounter += 4)
 8000fe0:	f8d4 3090 	ldr.w	r3, [r4, #144]	; 0x90
 8000fe4:	4299      	cmp	r1, r3
 8000fe6:	d23d      	bcs.n	8001064 <HAL_FDCAN_Init+0x388>
      *(__IO uint32_t *)(RAMcounter) = 0x00000000;
 8000fe8:	f841 2b04 	str.w	r2, [r1], #4
 8000fec:	e7f8      	b.n	8000fe0 <HAL_FDCAN_Init+0x304>
    if((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8000fee:	f7ff fb3f 	bl	8000670 <HAL_GetTick>
 8000ff2:	1b40      	subs	r0, r0, r5
 8000ff4:	280a      	cmp	r0, #10
 8000ff6:	f67f ae8f 	bls.w	8000d18 <HAL_FDCAN_Init+0x3c>
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8000ffa:	f8d4 3098 	ldr.w	r3, [r4, #152]	; 0x98
 8000ffe:	f043 0301 	orr.w	r3, r3, #1
 8001002:	f8c4 3098 	str.w	r3, [r4, #152]	; 0x98
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8001006:	2303      	movs	r3, #3
 8001008:	f884 3094 	strb.w	r3, [r4, #148]	; 0x94
     return HAL_ERROR;
 800100c:	2001      	movs	r0, #1
}
 800100e:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    if((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8001012:	f7ff fb2d 	bl	8000670 <HAL_GetTick>
 8001016:	1b40      	subs	r0, r0, r5
 8001018:	280a      	cmp	r0, #10
 800101a:	f67f ae89 	bls.w	8000d30 <HAL_FDCAN_Init+0x54>
 800101e:	e7ec      	b.n	8000ffa <HAL_FDCAN_Init+0x31e>
 8001020:	4000a000 	.word	0x4000a000
 8001024:	08005c9c 	.word	0x08005c9c
 8001028:	4000b5fc 	.word	0x4000b5fc
 800102c:	ffff0003 	.word	0xffff0003
  else if(hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 8001030:	2a00      	cmp	r2, #0
 8001032:	f43f aeaf 	beq.w	8000d94 <HAL_FDCAN_Init+0xb8>
    if(hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 8001036:	2a02      	cmp	r2, #2
 8001038:	d00a      	beq.n	8001050 <HAL_FDCAN_Init+0x374>
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 800103a:	6999      	ldr	r1, [r3, #24]
      if(hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 800103c:	2a03      	cmp	r2, #3
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 800103e:	f041 0180 	orr.w	r1, r1, #128	; 0x80
 8001042:	6199      	str	r1, [r3, #24]
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8001044:	6919      	ldr	r1, [r3, #16]
 8001046:	f041 0110 	orr.w	r1, r1, #16
 800104a:	6119      	str	r1, [r3, #16]
      if(hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 800104c:	f47f aea2 	bne.w	8000d94 <HAL_FDCAN_Init+0xb8>
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8001050:	699a      	ldr	r2, [r3, #24]
 8001052:	f042 0220 	orr.w	r2, r2, #32
 8001056:	e69c      	b.n	8000d92 <HAL_FDCAN_Init+0xb6>
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 8001058:	f8d4 3098 	ldr.w	r3, [r4, #152]	; 0x98
 800105c:	f043 0320 	orr.w	r3, r3, #32
 8001060:	f8c4 3098 	str.w	r3, [r4, #152]	; 0x98
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 8001064:	2000      	movs	r0, #0
  hfdcan->State = HAL_FDCAN_STATE_READY;
 8001066:	2301      	movs	r3, #1
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 8001068:	f8c4 0098 	str.w	r0, [r4, #152]	; 0x98
  hfdcan->State = HAL_FDCAN_STATE_READY;
 800106c:	f884 3094 	strb.w	r3, [r4, #148]	; 0x94
  return HAL_OK;
 8001070:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}

08001074 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001074:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  for(position = 0; position < GPIO_NUMBER; position++)
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001078:	680b      	ldr	r3, [r1, #0]
{
 800107a:	b085      	sub	sp, #20
      /* Configure the External Interrupt or event for the current IO */
      
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800107c:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8001240 <HAL_GPIO_Init+0x1cc>
          temp |= iocurrent;
        }
        EXTI_Ptr->EMR1 = temp;
             
        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001080:	f04f 49b0 	mov.w	r9, #1476395008	; 0x58000000
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001084:	9301      	str	r3, [sp, #4]
  for(position = 0; position < GPIO_NUMBER; position++)
 8001086:	2300      	movs	r3, #0
        temp = EXTI_Ptr->IMR1;
 8001088:	f8df c1b8 	ldr.w	ip, [pc, #440]	; 8001244 <HAL_GPIO_Init+0x1d0>
    ioposition = ((uint32_t)0x01) << position;
 800108c:	2701      	movs	r7, #1
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800108e:	9a01      	ldr	r2, [sp, #4]
    ioposition = ((uint32_t)0x01) << position;
 8001090:	409f      	lsls	r7, r3
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001092:	ea07 0502 	and.w	r5, r7, r2
    if(iocurrent == ioposition)
 8001096:	42af      	cmp	r7, r5
 8001098:	f040 80b7 	bne.w	800120a <HAL_GPIO_Init+0x196>
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800109c:	684a      	ldr	r2, [r1, #4]
 800109e:	f022 0610 	bic.w	r6, r2, #16
 80010a2:	2e02      	cmp	r6, #2
 80010a4:	d116      	bne.n	80010d4 <HAL_GPIO_Init+0x60>
        temp = GPIOx->AFR[position >> 3];
 80010a6:	ea4f 0ad3 	mov.w	sl, r3, lsr #3
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 80010aa:	f003 0b07 	and.w	fp, r3, #7
 80010ae:	f04f 0e0f 	mov.w	lr, #15
 80010b2:	eb00 0a8a 	add.w	sl, r0, sl, lsl #2
 80010b6:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
        temp = GPIOx->AFR[position >> 3];
 80010ba:	f8da 4020 	ldr.w	r4, [sl, #32]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 80010be:	fa0e fe0b 	lsl.w	lr, lr, fp
 80010c2:	ea24 0e0e 	bic.w	lr, r4, lr
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 80010c6:	690c      	ldr	r4, [r1, #16]
 80010c8:	fa04 f40b 	lsl.w	r4, r4, fp
 80010cc:	ea44 040e 	orr.w	r4, r4, lr
        GPIOx->AFR[position >> 3] = temp;
 80010d0:	f8ca 4020 	str.w	r4, [sl, #32]
 80010d4:	ea4f 0a43 	mov.w	sl, r3, lsl #1
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 80010d8:	2403      	movs	r4, #3
      temp = GPIOx->MODER;
 80010da:	f8d0 b000 	ldr.w	fp, [r0]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 80010de:	f002 0e03 	and.w	lr, r2, #3
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 80010e2:	fa04 f40a 	lsl.w	r4, r4, sl
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80010e6:	3e01      	subs	r6, #1
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 80010e8:	fa0e fe0a 	lsl.w	lr, lr, sl
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 80010ec:	43e4      	mvns	r4, r4
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80010ee:	2e01      	cmp	r6, #1
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 80010f0:	ea0b 0b04 	and.w	fp, fp, r4
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 80010f4:	ea4e 0e0b 	orr.w	lr, lr, fp
      GPIOx->MODER = temp;
 80010f8:	f8c0 e000 	str.w	lr, [r0]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80010fc:	d810      	bhi.n	8001120 <HAL_GPIO_Init+0xac>
        temp = GPIOx->OSPEEDR; 
 80010fe:	6886      	ldr	r6, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8001100:	ea06 0b04 	and.w	fp, r6, r4
        temp |= (GPIO_Init->Speed << (position * 2));
 8001104:	68ce      	ldr	r6, [r1, #12]
 8001106:	fa06 fe0a 	lsl.w	lr, r6, sl
 800110a:	ea4e 060b 	orr.w	r6, lr, fp
        GPIOx->OSPEEDR = temp;
 800110e:	6086      	str	r6, [r0, #8]
        temp = GPIOx->OTYPER;
 8001110:	6846      	ldr	r6, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001112:	ea26 0707 	bic.w	r7, r6, r7
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4) << position);
 8001116:	f3c2 1600 	ubfx	r6, r2, #4, #1
 800111a:	409e      	lsls	r6, r3
 800111c:	4337      	orrs	r7, r6
        GPIOx->OTYPER = temp;
 800111e:	6047      	str	r7, [r0, #4]
      temp = GPIOx->PUPDR;
 8001120:	68c6      	ldr	r6, [r0, #12]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8001122:	4034      	ands	r4, r6
      temp |= ((GPIO_Init->Pull) << (position * 2));
 8001124:	688e      	ldr	r6, [r1, #8]
 8001126:	fa06 f60a 	lsl.w	r6, r6, sl
 800112a:	4334      	orrs	r4, r6
      GPIOx->PUPDR = temp;
 800112c:	60c4      	str	r4, [r0, #12]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800112e:	00d4      	lsls	r4, r2, #3
 8001130:	d56b      	bpl.n	800120a <HAL_GPIO_Init+0x196>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001132:	f8d8 40f4 	ldr.w	r4, [r8, #244]	; 0xf4
 8001136:	f023 0603 	bic.w	r6, r3, #3
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 800113a:	f003 0703 	and.w	r7, r3, #3
 800113e:	f04f 0e0f 	mov.w	lr, #15
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001142:	f044 0402 	orr.w	r4, r4, #2
 8001146:	f106 46b0 	add.w	r6, r6, #1476395008	; 0x58000000
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 800114a:	00bf      	lsls	r7, r7, #2
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800114c:	f8c8 40f4 	str.w	r4, [r8, #244]	; 0xf4
 8001150:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8001154:	f8d8 40f4 	ldr.w	r4, [r8, #244]	; 0xf4
 8001158:	f004 0402 	and.w	r4, r4, #2
 800115c:	9403      	str	r4, [sp, #12]
 800115e:	9c03      	ldr	r4, [sp, #12]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8001160:	fa0e f407 	lsl.w	r4, lr, r7
        temp = SYSCFG->EXTICR[position >> 2];
 8001164:	f8d6 a008 	ldr.w	sl, [r6, #8]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8001168:	ea2a 0e04 	bic.w	lr, sl, r4
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 800116c:	4c33      	ldr	r4, [pc, #204]	; (800123c <HAL_GPIO_Init+0x1c8>)
 800116e:	42a0      	cmp	r0, r4
 8001170:	d052      	beq.n	8001218 <HAL_GPIO_Init+0x1a4>
 8001172:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8001176:	42a0      	cmp	r0, r4
 8001178:	d050      	beq.n	800121c <HAL_GPIO_Init+0x1a8>
 800117a:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 800117e:	42a0      	cmp	r0, r4
 8001180:	d04e      	beq.n	8001220 <HAL_GPIO_Init+0x1ac>
 8001182:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8001186:	42a0      	cmp	r0, r4
 8001188:	d04c      	beq.n	8001224 <HAL_GPIO_Init+0x1b0>
 800118a:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 800118e:	42a0      	cmp	r0, r4
 8001190:	d04a      	beq.n	8001228 <HAL_GPIO_Init+0x1b4>
 8001192:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8001196:	42a0      	cmp	r0, r4
 8001198:	d048      	beq.n	800122c <HAL_GPIO_Init+0x1b8>
 800119a:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 800119e:	42a0      	cmp	r0, r4
 80011a0:	d046      	beq.n	8001230 <HAL_GPIO_Init+0x1bc>
 80011a2:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 80011a6:	42a0      	cmp	r0, r4
 80011a8:	d044      	beq.n	8001234 <HAL_GPIO_Init+0x1c0>
 80011aa:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 80011ae:	42a0      	cmp	r0, r4
 80011b0:	d042      	beq.n	8001238 <HAL_GPIO_Init+0x1c4>
 80011b2:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 80011b6:	42a0      	cmp	r0, r4
 80011b8:	bf14      	ite	ne
 80011ba:	240a      	movne	r4, #10
 80011bc:	2409      	moveq	r4, #9
 80011be:	40bc      	lsls	r4, r7
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80011c0:	03d7      	lsls	r7, r2, #15
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 80011c2:	ea44 040e 	orr.w	r4, r4, lr
        SYSCFG->EXTICR[position >> 2] = temp;
 80011c6:	60b4      	str	r4, [r6, #8]
        temp &= ~((uint32_t)iocurrent);
 80011c8:	ea6f 0605 	mvn.w	r6, r5
        temp = EXTI_Ptr->IMR1;
 80011cc:	f8dc 4000 	ldr.w	r4, [ip]
        temp &= ~((uint32_t)iocurrent);
 80011d0:	bf54      	ite	pl
 80011d2:	4034      	andpl	r4, r6
          temp |= iocurrent;
 80011d4:	432c      	orrmi	r4, r5
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80011d6:	0397      	lsls	r7, r2, #14
        EXTI_Ptr->IMR1 = temp;
 80011d8:	f8cc 4000 	str.w	r4, [ip]
        temp = EXTI_Ptr->EMR1;
 80011dc:	f8dc 4004 	ldr.w	r4, [ip, #4]
        temp &= ~((uint32_t)iocurrent);
 80011e0:	bf54      	ite	pl
 80011e2:	4034      	andpl	r4, r6
          temp |= iocurrent;
 80011e4:	432c      	orrmi	r4, r5
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80011e6:	02d7      	lsls	r7, r2, #11
        {
          temp |= iocurrent;
        }
        EXTI->RTSR1 = temp;
 80011e8:	f04f 47b0 	mov.w	r7, #1476395008	; 0x58000000
        EXTI_Ptr->EMR1 = temp;
 80011ec:	f8cc 4004 	str.w	r4, [ip, #4]
        temp = EXTI->RTSR1;
 80011f0:	f8d9 4000 	ldr.w	r4, [r9]
        temp &= ~((uint32_t)iocurrent);
 80011f4:	bf54      	ite	pl
 80011f6:	4034      	andpl	r4, r6
          temp |= iocurrent;
 80011f8:	432c      	orrmi	r4, r5

        temp = EXTI->FTSR1;
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80011fa:	0292      	lsls	r2, r2, #10
        EXTI->RTSR1 = temp;
 80011fc:	603c      	str	r4, [r7, #0]
        temp = EXTI->FTSR1;
 80011fe:	687c      	ldr	r4, [r7, #4]
        temp &= ~((uint32_t)iocurrent);
 8001200:	bf54      	ite	pl
 8001202:	4034      	andpl	r4, r6
        {
          temp |= iocurrent;
 8001204:	432c      	orrmi	r4, r5
        }
        EXTI->FTSR1 = temp;
 8001206:	f8c9 4004 	str.w	r4, [r9, #4]
  for(position = 0; position < GPIO_NUMBER; position++)
 800120a:	3301      	adds	r3, #1
 800120c:	2b10      	cmp	r3, #16
 800120e:	f47f af3d 	bne.w	800108c <HAL_GPIO_Init+0x18>
      }      
    }
  }
}
 8001212:	b005      	add	sp, #20
 8001214:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8001218:	2400      	movs	r4, #0
 800121a:	e7d0      	b.n	80011be <HAL_GPIO_Init+0x14a>
 800121c:	2401      	movs	r4, #1
 800121e:	e7ce      	b.n	80011be <HAL_GPIO_Init+0x14a>
 8001220:	2402      	movs	r4, #2
 8001222:	e7cc      	b.n	80011be <HAL_GPIO_Init+0x14a>
 8001224:	2403      	movs	r4, #3
 8001226:	e7ca      	b.n	80011be <HAL_GPIO_Init+0x14a>
 8001228:	2404      	movs	r4, #4
 800122a:	e7c8      	b.n	80011be <HAL_GPIO_Init+0x14a>
 800122c:	2405      	movs	r4, #5
 800122e:	e7c6      	b.n	80011be <HAL_GPIO_Init+0x14a>
 8001230:	2406      	movs	r4, #6
 8001232:	e7c4      	b.n	80011be <HAL_GPIO_Init+0x14a>
 8001234:	2407      	movs	r4, #7
 8001236:	e7c2      	b.n	80011be <HAL_GPIO_Init+0x14a>
 8001238:	2408      	movs	r4, #8
 800123a:	e7c0      	b.n	80011be <HAL_GPIO_Init+0x14a>
 800123c:	58020000 	.word	0x58020000
 8001240:	58024400 	.word	0x58024400
 8001244:	58000080 	.word	0x58000080

08001248 <HAL_GPIO_ReadPin>:
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001248:	6903      	ldr	r3, [r0, #16]
 800124a:	4219      	tst	r1, r3
  else
  {
    bitstatus = GPIO_PIN_RESET;
  }
  return bitstatus;
}
 800124c:	bf14      	ite	ne
 800124e:	2001      	movne	r0, #1
 8001250:	2000      	moveq	r0, #0
 8001252:	4770      	bx	lr

08001254 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001254:	b10a      	cbz	r2, 800125a <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRRL = GPIO_Pin;
 8001256:	8301      	strh	r1, [r0, #24]
 8001258:	4770      	bx	lr
  }
  else
  {
    GPIOx->BSRRH = GPIO_Pin ;
 800125a:	8341      	strh	r1, [r0, #26]
 800125c:	4770      	bx	lr
	...

08001260 <HAL_I2CEx_EnableFastModePlus>:
{
  /* Check the parameter */
  assert_param(IS_I2C_FASTMODEPLUS(ConfigFastModePlus));

  /* Enable SYSCFG clock */
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001260:	4b09      	ldr	r3, [pc, #36]	; (8001288 <HAL_I2CEx_EnableFastModePlus+0x28>)
{
 8001262:	b082      	sub	sp, #8
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001264:	f8d3 20f4 	ldr.w	r2, [r3, #244]	; 0xf4
 8001268:	f042 0202 	orr.w	r2, r2, #2
 800126c:	f8c3 20f4 	str.w	r2, [r3, #244]	; 0xf4
 8001270:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4

  /* Enable fast mode plus driving capability for selected pin */
  SET_BIT(SYSCFG->PMCR, (uint32_t)ConfigFastModePlus);
 8001274:	4a05      	ldr	r2, [pc, #20]	; (800128c <HAL_I2CEx_EnableFastModePlus+0x2c>)
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001276:	f003 0302 	and.w	r3, r3, #2
 800127a:	9301      	str	r3, [sp, #4]
 800127c:	9b01      	ldr	r3, [sp, #4]
  SET_BIT(SYSCFG->PMCR, (uint32_t)ConfigFastModePlus);
 800127e:	6853      	ldr	r3, [r2, #4]
 8001280:	4318      	orrs	r0, r3
 8001282:	6050      	str	r0, [r2, #4]
}
 8001284:	b002      	add	sp, #8
 8001286:	4770      	bx	lr
 8001288:	58024400 	.word	0x58024400
 800128c:	58000400 	.word	0x58000400

08001290 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001290:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  uint32_t tickstart = 0;

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001292:	6803      	ldr	r3, [r0, #0]
{
 8001294:	4605      	mov	r5, r0
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001296:	07d8      	lsls	r0, r3, #31
 8001298:	d45c      	bmi.n	8001354 <HAL_RCC_OscConfig+0xc4>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800129a:	682b      	ldr	r3, [r5, #0]
 800129c:	0799      	lsls	r1, r3, #30
 800129e:	f100 80af 	bmi.w	8001400 <HAL_RCC_OscConfig+0x170>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 80012a2:	682b      	ldr	r3, [r5, #0]
 80012a4:	06d9      	lsls	r1, r3, #27
 80012a6:	d525      	bpl.n	80012f4 <HAL_RCC_OscConfig+0x64>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_CSI) || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL1) && ((RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 80012a8:	4bac      	ldr	r3, [pc, #688]	; (800155c <HAL_RCC_OscConfig+0x2cc>)
 80012aa:	691a      	ldr	r2, [r3, #16]
 80012ac:	f002 0238 	and.w	r2, r2, #56	; 0x38
 80012b0:	2a08      	cmp	r2, #8
 80012b2:	d00b      	beq.n	80012cc <HAL_RCC_OscConfig+0x3c>
 80012b4:	691a      	ldr	r2, [r3, #16]
 80012b6:	f002 0238 	and.w	r2, r2, #56	; 0x38
 80012ba:	2a18      	cmp	r2, #24
 80012bc:	f040 80f7 	bne.w	80014ae <HAL_RCC_OscConfig+0x21e>
 80012c0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80012c2:	f003 0303 	and.w	r3, r3, #3
 80012c6:	2b01      	cmp	r3, #1
 80012c8:	f040 80f1 	bne.w	80014ae <HAL_RCC_OscConfig+0x21e>
    {
      /* When CSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != RESET) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80012cc:	4ba3      	ldr	r3, [pc, #652]	; (800155c <HAL_RCC_OscConfig+0x2cc>)
 80012ce:	681a      	ldr	r2, [r3, #0]
 80012d0:	05d2      	lsls	r2, r2, #23
 80012d2:	d502      	bpl.n	80012da <HAL_RCC_OscConfig+0x4a>
 80012d4:	69ea      	ldr	r2, [r5, #28]
 80012d6:	2a80      	cmp	r2, #128	; 0x80
 80012d8:	d153      	bne.n	8001382 <HAL_RCC_OscConfig+0xf2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80012da:	6858      	ldr	r0, [r3, #4]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80012dc:	f04f 42f8 	mov.w	r2, #2080374784	; 0x7c000000
 80012e0:	fa92 f2a2 	rbit	r2, r2
 80012e4:	fab2 f182 	clz	r1, r2
 80012e8:	6a2a      	ldr	r2, [r5, #32]
 80012ea:	408a      	lsls	r2, r1
 80012ec:	f020 41f8 	bic.w	r1, r0, #2080374784	; 0x7c000000
 80012f0:	430a      	orrs	r2, r1
 80012f2:	605a      	str	r2, [r3, #4]
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80012f4:	682b      	ldr	r3, [r5, #0]
 80012f6:	0719      	lsls	r1, r3, #28
 80012f8:	f100 810b 	bmi.w	8001512 <HAL_RCC_OscConfig+0x282>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80012fc:	682b      	ldr	r3, [r5, #0]
 80012fe:	069a      	lsls	r2, r3, #26
 8001300:	f100 8130 	bmi.w	8001564 <HAL_RCC_OscConfig+0x2d4>
        }      
      } 
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001304:	682b      	ldr	r3, [r5, #0]
 8001306:	075c      	lsls	r4, r3, #29
 8001308:	d51e      	bpl.n	8001348 <HAL_RCC_OscConfig+0xb8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 800130a:	4c95      	ldr	r4, [pc, #596]	; (8001560 <HAL_RCC_OscConfig+0x2d0>)
 800130c:	6823      	ldr	r3, [r4, #0]
 800130e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001312:	6023      	str	r3, [r4, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8001314:	f7ff f9ac 	bl	8000670 <HAL_GetTick>
 8001318:	4606      	mov	r6, r0

    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 800131a:	6823      	ldr	r3, [r4, #0]
 800131c:	05da      	lsls	r2, r3, #23
 800131e:	f140 8146 	bpl.w	80015ae <HAL_RCC_OscConfig+0x31e>
        return HAL_TIMEOUT;
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001322:	68ab      	ldr	r3, [r5, #8]
 8001324:	4c8d      	ldr	r4, [pc, #564]	; (800155c <HAL_RCC_OscConfig+0x2cc>)
 8001326:	2b01      	cmp	r3, #1
 8001328:	f040 8148 	bne.w	80015bc <HAL_RCC_OscConfig+0x32c>
 800132c:	6f23      	ldr	r3, [r4, #112]	; 0x70
 800132e:	f043 0301 	orr.w	r3, r3, #1
 8001332:	6723      	str	r3, [r4, #112]	; 0x70
      tickstart = HAL_GetTick();

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
      {
        if((int32_t) (HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001334:	f241 3488 	movw	r4, #5000	; 0x1388
      tickstart = HAL_GetTick();
 8001338:	f7ff f99a 	bl	8000670 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800133c:	4e87      	ldr	r6, [pc, #540]	; (800155c <HAL_RCC_OscConfig+0x2cc>)
      tickstart = HAL_GetTick();
 800133e:	4607      	mov	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001340:	6f33      	ldr	r3, [r6, #112]	; 0x70
 8001342:	079b      	lsls	r3, r3, #30
 8001344:	f140 8160 	bpl.w	8001608 <HAL_RCC_OscConfig+0x378>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001348:	6a6a      	ldr	r2, [r5, #36]	; 0x24
 800134a:	2a00      	cmp	r2, #0
 800134c:	f040 8163 	bne.w	8001616 <HAL_RCC_OscConfig+0x386>
    else
    {
      return HAL_ERROR;
    }
  }
  return HAL_OK;
 8001350:	2000      	movs	r0, #0
 8001352:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL1) && ((RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8001354:	4b81      	ldr	r3, [pc, #516]	; (800155c <HAL_RCC_OscConfig+0x2cc>)
 8001356:	691a      	ldr	r2, [r3, #16]
 8001358:	f002 0238 	and.w	r2, r2, #56	; 0x38
 800135c:	2a10      	cmp	r2, #16
 800135e:	d009      	beq.n	8001374 <HAL_RCC_OscConfig+0xe4>
 8001360:	691a      	ldr	r2, [r3, #16]
 8001362:	f002 0238 	and.w	r2, r2, #56	; 0x38
 8001366:	2a18      	cmp	r2, #24
 8001368:	d10d      	bne.n	8001386 <HAL_RCC_OscConfig+0xf6>
 800136a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800136c:	f003 0303 	and.w	r3, r3, #3
 8001370:	2b02      	cmp	r3, #2
 8001372:	d108      	bne.n	8001386 <HAL_RCC_OscConfig+0xf6>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001374:	4b79      	ldr	r3, [pc, #484]	; (800155c <HAL_RCC_OscConfig+0x2cc>)
 8001376:	681b      	ldr	r3, [r3, #0]
 8001378:	039a      	lsls	r2, r3, #14
 800137a:	d58e      	bpl.n	800129a <HAL_RCC_OscConfig+0xa>
 800137c:	686b      	ldr	r3, [r5, #4]
 800137e:	2b00      	cmp	r3, #0
 8001380:	d18b      	bne.n	800129a <HAL_RCC_OscConfig+0xa>
      return HAL_ERROR;
 8001382:	2001      	movs	r0, #1
 8001384:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001386:	686b      	ldr	r3, [r5, #4]
 8001388:	4c74      	ldr	r4, [pc, #464]	; (800155c <HAL_RCC_OscConfig+0x2cc>)
 800138a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800138e:	d112      	bne.n	80013b6 <HAL_RCC_OscConfig+0x126>
 8001390:	6823      	ldr	r3, [r4, #0]
 8001392:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001396:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8001398:	f7ff f96a 	bl	8000670 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800139c:	4c6f      	ldr	r4, [pc, #444]	; (800155c <HAL_RCC_OscConfig+0x2cc>)
        tickstart = HAL_GetTick();
 800139e:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80013a0:	6823      	ldr	r3, [r4, #0]
 80013a2:	039b      	lsls	r3, r3, #14
 80013a4:	f53f af79 	bmi.w	800129a <HAL_RCC_OscConfig+0xa>
          if((int32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80013a8:	f7ff f962 	bl	8000670 <HAL_GetTick>
 80013ac:	1b80      	subs	r0, r0, r6
 80013ae:	2864      	cmp	r0, #100	; 0x64
 80013b0:	d9f6      	bls.n	80013a0 <HAL_RCC_OscConfig+0x110>
            return HAL_TIMEOUT;
 80013b2:	2003      	movs	r0, #3
 80013b4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80013b6:	b9a3      	cbnz	r3, 80013e2 <HAL_RCC_OscConfig+0x152>
 80013b8:	6823      	ldr	r3, [r4, #0]
 80013ba:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80013be:	6023      	str	r3, [r4, #0]
 80013c0:	6823      	ldr	r3, [r4, #0]
 80013c2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80013c6:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 80013c8:	f7ff f952 	bl	8000670 <HAL_GetTick>
 80013cc:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80013ce:	6823      	ldr	r3, [r4, #0]
 80013d0:	039f      	lsls	r7, r3, #14
 80013d2:	f57f af62 	bpl.w	800129a <HAL_RCC_OscConfig+0xa>
          if((int32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80013d6:	f7ff f94b 	bl	8000670 <HAL_GetTick>
 80013da:	1b80      	subs	r0, r0, r6
 80013dc:	2864      	cmp	r0, #100	; 0x64
 80013de:	d9f6      	bls.n	80013ce <HAL_RCC_OscConfig+0x13e>
 80013e0:	e7e7      	b.n	80013b2 <HAL_RCC_OscConfig+0x122>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80013e2:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80013e6:	6823      	ldr	r3, [r4, #0]
 80013e8:	d103      	bne.n	80013f2 <HAL_RCC_OscConfig+0x162>
 80013ea:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80013ee:	6023      	str	r3, [r4, #0]
 80013f0:	e7ce      	b.n	8001390 <HAL_RCC_OscConfig+0x100>
 80013f2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80013f6:	6023      	str	r3, [r4, #0]
 80013f8:	6823      	ldr	r3, [r4, #0]
 80013fa:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80013fe:	e7ca      	b.n	8001396 <HAL_RCC_OscConfig+0x106>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL1) && ((RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8001400:	4b56      	ldr	r3, [pc, #344]	; (800155c <HAL_RCC_OscConfig+0x2cc>)
 8001402:	68e9      	ldr	r1, [r5, #12]
 8001404:	691a      	ldr	r2, [r3, #16]
 8001406:	f012 0f38 	tst.w	r2, #56	; 0x38
 800140a:	d007      	beq.n	800141c <HAL_RCC_OscConfig+0x18c>
 800140c:	691a      	ldr	r2, [r3, #16]
 800140e:	f002 0238 	and.w	r2, r2, #56	; 0x38
 8001412:	2a18      	cmp	r2, #24
 8001414:	d128      	bne.n	8001468 <HAL_RCC_OscConfig+0x1d8>
 8001416:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001418:	079c      	lsls	r4, r3, #30
 800141a:	d125      	bne.n	8001468 <HAL_RCC_OscConfig+0x1d8>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800141c:	4a4f      	ldr	r2, [pc, #316]	; (800155c <HAL_RCC_OscConfig+0x2cc>)
 800141e:	6813      	ldr	r3, [r2, #0]
 8001420:	0758      	lsls	r0, r3, #29
 8001422:	d501      	bpl.n	8001428 <HAL_RCC_OscConfig+0x198>
 8001424:	2900      	cmp	r1, #0
 8001426:	d0ac      	beq.n	8001382 <HAL_RCC_OscConfig+0xf2>
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8001428:	6813      	ldr	r3, [r2, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800142a:	4c4c      	ldr	r4, [pc, #304]	; (800155c <HAL_RCC_OscConfig+0x2cc>)
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800142c:	f023 0319 	bic.w	r3, r3, #25
 8001430:	430b      	orrs	r3, r1
 8001432:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8001434:	f7ff f91c 	bl	8000670 <HAL_GetTick>
 8001438:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800143a:	6823      	ldr	r3, [r4, #0]
 800143c:	075b      	lsls	r3, r3, #29
 800143e:	d50d      	bpl.n	800145c <HAL_RCC_OscConfig+0x1cc>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001440:	6861      	ldr	r1, [r4, #4]
 8001442:	f44f 337c 	mov.w	r3, #258048	; 0x3f000
 8001446:	fa93 f3a3 	rbit	r3, r3
 800144a:	fab3 f283 	clz	r2, r3
 800144e:	692b      	ldr	r3, [r5, #16]
 8001450:	4093      	lsls	r3, r2
 8001452:	f421 327c 	bic.w	r2, r1, #258048	; 0x3f000
 8001456:	4313      	orrs	r3, r2
 8001458:	6063      	str	r3, [r4, #4]
 800145a:	e722      	b.n	80012a2 <HAL_RCC_OscConfig+0x12>
          if((int32_t) (HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800145c:	f7ff f908 	bl	8000670 <HAL_GetTick>
 8001460:	1b80      	subs	r0, r0, r6
 8001462:	2802      	cmp	r0, #2
 8001464:	d9e9      	bls.n	800143a <HAL_RCC_OscConfig+0x1aa>
 8001466:	e7a4      	b.n	80013b2 <HAL_RCC_OscConfig+0x122>
 8001468:	4c3c      	ldr	r4, [pc, #240]	; (800155c <HAL_RCC_OscConfig+0x2cc>)
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800146a:	6823      	ldr	r3, [r4, #0]
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800146c:	b179      	cbz	r1, 800148e <HAL_RCC_OscConfig+0x1fe>
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800146e:	f023 0319 	bic.w	r3, r3, #25
 8001472:	430b      	orrs	r3, r1
 8001474:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8001476:	f7ff f8fb 	bl	8000670 <HAL_GetTick>
 800147a:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800147c:	6823      	ldr	r3, [r4, #0]
 800147e:	075f      	lsls	r7, r3, #29
 8001480:	d4de      	bmi.n	8001440 <HAL_RCC_OscConfig+0x1b0>
          if((int32_t) (HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001482:	f7ff f8f5 	bl	8000670 <HAL_GetTick>
 8001486:	1b80      	subs	r0, r0, r6
 8001488:	2802      	cmp	r0, #2
 800148a:	d9f7      	bls.n	800147c <HAL_RCC_OscConfig+0x1ec>
 800148c:	e791      	b.n	80013b2 <HAL_RCC_OscConfig+0x122>
        __HAL_RCC_HSI_DISABLE();
 800148e:	f023 0301 	bic.w	r3, r3, #1
 8001492:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8001494:	f7ff f8ec 	bl	8000670 <HAL_GetTick>
 8001498:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800149a:	6823      	ldr	r3, [r4, #0]
 800149c:	0758      	lsls	r0, r3, #29
 800149e:	f57f af00 	bpl.w	80012a2 <HAL_RCC_OscConfig+0x12>
          if((int32_t) (HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80014a2:	f7ff f8e5 	bl	8000670 <HAL_GetTick>
 80014a6:	1b80      	subs	r0, r0, r6
 80014a8:	2802      	cmp	r0, #2
 80014aa:	d9f6      	bls.n	800149a <HAL_RCC_OscConfig+0x20a>
 80014ac:	e781      	b.n	80013b2 <HAL_RCC_OscConfig+0x122>
      if((RCC_OscInitStruct->CSIState)!= RCC_CSI_OFF)
 80014ae:	69eb      	ldr	r3, [r5, #28]
 80014b0:	4c2a      	ldr	r4, [pc, #168]	; (800155c <HAL_RCC_OscConfig+0x2cc>)
 80014b2:	b1eb      	cbz	r3, 80014f0 <HAL_RCC_OscConfig+0x260>
        __HAL_RCC_CSI_ENABLE();
 80014b4:	6823      	ldr	r3, [r4, #0]
 80014b6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80014ba:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 80014bc:	f7ff f8d8 	bl	8000670 <HAL_GetTick>
 80014c0:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == RESET)
 80014c2:	6823      	ldr	r3, [r4, #0]
 80014c4:	05df      	lsls	r7, r3, #23
 80014c6:	d50d      	bpl.n	80014e4 <HAL_RCC_OscConfig+0x254>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80014c8:	6861      	ldr	r1, [r4, #4]
 80014ca:	f04f 43f8 	mov.w	r3, #2080374784	; 0x7c000000
 80014ce:	fa93 f3a3 	rbit	r3, r3
 80014d2:	fab3 f283 	clz	r2, r3
 80014d6:	6a2b      	ldr	r3, [r5, #32]
 80014d8:	4093      	lsls	r3, r2
 80014da:	f021 42f8 	bic.w	r2, r1, #2080374784	; 0x7c000000
 80014de:	4313      	orrs	r3, r2
 80014e0:	6063      	str	r3, [r4, #4]
 80014e2:	e707      	b.n	80012f4 <HAL_RCC_OscConfig+0x64>
          if((int32_t) (HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 80014e4:	f7ff f8c4 	bl	8000670 <HAL_GetTick>
 80014e8:	1b80      	subs	r0, r0, r6
 80014ea:	2802      	cmp	r0, #2
 80014ec:	d9e9      	bls.n	80014c2 <HAL_RCC_OscConfig+0x232>
 80014ee:	e760      	b.n	80013b2 <HAL_RCC_OscConfig+0x122>
        __HAL_RCC_CSI_DISABLE();
 80014f0:	6823      	ldr	r3, [r4, #0]
 80014f2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80014f6:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 80014f8:	f7ff f8ba 	bl	8000670 <HAL_GetTick>
 80014fc:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != RESET)
 80014fe:	6823      	ldr	r3, [r4, #0]
 8001500:	05d8      	lsls	r0, r3, #23
 8001502:	f57f aef7 	bpl.w	80012f4 <HAL_RCC_OscConfig+0x64>
          if((int32_t) (HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 8001506:	f7ff f8b3 	bl	8000670 <HAL_GetTick>
 800150a:	1b80      	subs	r0, r0, r6
 800150c:	2802      	cmp	r0, #2
 800150e:	d9f6      	bls.n	80014fe <HAL_RCC_OscConfig+0x26e>
 8001510:	e74f      	b.n	80013b2 <HAL_RCC_OscConfig+0x122>
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8001512:	696b      	ldr	r3, [r5, #20]
 8001514:	4c11      	ldr	r4, [pc, #68]	; (800155c <HAL_RCC_OscConfig+0x2cc>)
 8001516:	b183      	cbz	r3, 800153a <HAL_RCC_OscConfig+0x2aa>
      __HAL_RCC_LSI_ENABLE();
 8001518:	6f63      	ldr	r3, [r4, #116]	; 0x74
 800151a:	f043 0301 	orr.w	r3, r3, #1
 800151e:	6763      	str	r3, [r4, #116]	; 0x74
      tickstart = HAL_GetTick();
 8001520:	f7ff f8a6 	bl	8000670 <HAL_GetTick>
 8001524:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001526:	6f63      	ldr	r3, [r4, #116]	; 0x74
 8001528:	079b      	lsls	r3, r3, #30
 800152a:	f53f aee7 	bmi.w	80012fc <HAL_RCC_OscConfig+0x6c>
        if((int32_t) (HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800152e:	f7ff f89f 	bl	8000670 <HAL_GetTick>
 8001532:	1b80      	subs	r0, r0, r6
 8001534:	2802      	cmp	r0, #2
 8001536:	d9f6      	bls.n	8001526 <HAL_RCC_OscConfig+0x296>
 8001538:	e73b      	b.n	80013b2 <HAL_RCC_OscConfig+0x122>
      __HAL_RCC_LSI_DISABLE();
 800153a:	6f63      	ldr	r3, [r4, #116]	; 0x74
 800153c:	f023 0301 	bic.w	r3, r3, #1
 8001540:	6763      	str	r3, [r4, #116]	; 0x74
      tickstart = HAL_GetTick();
 8001542:	f7ff f895 	bl	8000670 <HAL_GetTick>
 8001546:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001548:	6f63      	ldr	r3, [r4, #116]	; 0x74
 800154a:	079f      	lsls	r7, r3, #30
 800154c:	f57f aed6 	bpl.w	80012fc <HAL_RCC_OscConfig+0x6c>
        if((int32_t) (HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001550:	f7ff f88e 	bl	8000670 <HAL_GetTick>
 8001554:	1b80      	subs	r0, r0, r6
 8001556:	2802      	cmp	r0, #2
 8001558:	d9f6      	bls.n	8001548 <HAL_RCC_OscConfig+0x2b8>
 800155a:	e72a      	b.n	80013b2 <HAL_RCC_OscConfig+0x122>
 800155c:	58024400 	.word	0x58024400
 8001560:	58024800 	.word	0x58024800
    if((RCC_OscInitStruct->HSI48State)!= RCC_HSI48_OFF)
 8001564:	69ab      	ldr	r3, [r5, #24]
 8001566:	4c6e      	ldr	r4, [pc, #440]	; (8001720 <HAL_RCC_OscConfig+0x490>)
 8001568:	b183      	cbz	r3, 800158c <HAL_RCC_OscConfig+0x2fc>
      __HAL_RCC_HSI48_ENABLE();
 800156a:	6823      	ldr	r3, [r4, #0]
 800156c:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001570:	6023      	str	r3, [r4, #0]
      tickstart = HAL_GetTick();
 8001572:	f7ff f87d 	bl	8000670 <HAL_GetTick>
 8001576:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 8001578:	6823      	ldr	r3, [r4, #0]
 800157a:	0498      	lsls	r0, r3, #18
 800157c:	f53f aec2 	bmi.w	8001304 <HAL_RCC_OscConfig+0x74>
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 8001580:	f7ff f876 	bl	8000670 <HAL_GetTick>
 8001584:	1b80      	subs	r0, r0, r6
 8001586:	2802      	cmp	r0, #2
 8001588:	d9f6      	bls.n	8001578 <HAL_RCC_OscConfig+0x2e8>
 800158a:	e712      	b.n	80013b2 <HAL_RCC_OscConfig+0x122>
      __HAL_RCC_HSI48_DISABLE();
 800158c:	6823      	ldr	r3, [r4, #0]
 800158e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8001592:	6023      	str	r3, [r4, #0]
      tickstart = HAL_GetTick();
 8001594:	f7ff f86c 	bl	8000670 <HAL_GetTick>
 8001598:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 800159a:	6823      	ldr	r3, [r4, #0]
 800159c:	0499      	lsls	r1, r3, #18
 800159e:	f57f aeb1 	bpl.w	8001304 <HAL_RCC_OscConfig+0x74>
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 80015a2:	f7ff f865 	bl	8000670 <HAL_GetTick>
 80015a6:	1b80      	subs	r0, r0, r6
 80015a8:	2802      	cmp	r0, #2
 80015aa:	d9f6      	bls.n	800159a <HAL_RCC_OscConfig+0x30a>
 80015ac:	e701      	b.n	80013b2 <HAL_RCC_OscConfig+0x122>
      if((int32_t) (HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 80015ae:	f7ff f85f 	bl	8000670 <HAL_GetTick>
 80015b2:	1b80      	subs	r0, r0, r6
 80015b4:	2864      	cmp	r0, #100	; 0x64
 80015b6:	f67f aeb0 	bls.w	800131a <HAL_RCC_OscConfig+0x8a>
 80015ba:	e6fa      	b.n	80013b2 <HAL_RCC_OscConfig+0x122>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80015bc:	b9b3      	cbnz	r3, 80015ec <HAL_RCC_OscConfig+0x35c>
 80015be:	6f23      	ldr	r3, [r4, #112]	; 0x70
        if((int32_t) (HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80015c0:	f241 3788 	movw	r7, #5000	; 0x1388
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80015c4:	f023 0301 	bic.w	r3, r3, #1
 80015c8:	6723      	str	r3, [r4, #112]	; 0x70
 80015ca:	6f23      	ldr	r3, [r4, #112]	; 0x70
 80015cc:	f023 0304 	bic.w	r3, r3, #4
 80015d0:	6723      	str	r3, [r4, #112]	; 0x70
      tickstart = HAL_GetTick();
 80015d2:	f7ff f84d 	bl	8000670 <HAL_GetTick>
 80015d6:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80015d8:	6f23      	ldr	r3, [r4, #112]	; 0x70
 80015da:	0798      	lsls	r0, r3, #30
 80015dc:	f57f aeb4 	bpl.w	8001348 <HAL_RCC_OscConfig+0xb8>
        if((int32_t) (HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80015e0:	f7ff f846 	bl	8000670 <HAL_GetTick>
 80015e4:	1b80      	subs	r0, r0, r6
 80015e6:	42b8      	cmp	r0, r7
 80015e8:	d9f6      	bls.n	80015d8 <HAL_RCC_OscConfig+0x348>
 80015ea:	e6e2      	b.n	80013b2 <HAL_RCC_OscConfig+0x122>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80015ec:	2b05      	cmp	r3, #5
 80015ee:	6f23      	ldr	r3, [r4, #112]	; 0x70
 80015f0:	d103      	bne.n	80015fa <HAL_RCC_OscConfig+0x36a>
 80015f2:	f043 0304 	orr.w	r3, r3, #4
 80015f6:	6723      	str	r3, [r4, #112]	; 0x70
 80015f8:	e698      	b.n	800132c <HAL_RCC_OscConfig+0x9c>
 80015fa:	f023 0301 	bic.w	r3, r3, #1
 80015fe:	6723      	str	r3, [r4, #112]	; 0x70
 8001600:	6f23      	ldr	r3, [r4, #112]	; 0x70
 8001602:	f023 0304 	bic.w	r3, r3, #4
 8001606:	e694      	b.n	8001332 <HAL_RCC_OscConfig+0xa2>
        if((int32_t) (HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001608:	f7ff f832 	bl	8000670 <HAL_GetTick>
 800160c:	1bc0      	subs	r0, r0, r7
 800160e:	42a0      	cmp	r0, r4
 8001610:	f67f ae96 	bls.w	8001340 <HAL_RCC_OscConfig+0xb0>
 8001614:	e6cd      	b.n	80013b2 <HAL_RCC_OscConfig+0x122>
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8001616:	4c42      	ldr	r4, [pc, #264]	; (8001720 <HAL_RCC_OscConfig+0x490>)
 8001618:	6923      	ldr	r3, [r4, #16]
 800161a:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800161e:	2b18      	cmp	r3, #24
 8001620:	f43f aeaf 	beq.w	8001382 <HAL_RCC_OscConfig+0xf2>
        __HAL_RCC_PLL_DISABLE();
 8001624:	6823      	ldr	r3, [r4, #0]
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001626:	2a02      	cmp	r2, #2
        __HAL_RCC_PLL_DISABLE();
 8001628:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800162c:	6023      	str	r3, [r4, #0]
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800162e:	d169      	bne.n	8001704 <HAL_RCC_OscConfig+0x474>
        tickstart = HAL_GetTick();
 8001630:	f7ff f81e 	bl	8000670 <HAL_GetTick>
 8001634:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001636:	6823      	ldr	r3, [r4, #0]
 8001638:	0199      	lsls	r1, r3, #6
 800163a:	d45d      	bmi.n	80016f8 <HAL_RCC_OscConfig+0x468>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800163c:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800163e:	6aaa      	ldr	r2, [r5, #40]	; 0x28
 8001640:	f423 737c 	bic.w	r3, r3, #1008	; 0x3f0
 8001644:	f023 0303 	bic.w	r3, r3, #3
 8001648:	4313      	orrs	r3, r2
 800164a:	6aea      	ldr	r2, [r5, #44]	; 0x2c
 800164c:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
 8001650:	62a3      	str	r3, [r4, #40]	; 0x28
 8001652:	6b6b      	ldr	r3, [r5, #52]	; 0x34
 8001654:	6baa      	ldr	r2, [r5, #56]	; 0x38
 8001656:	3b01      	subs	r3, #1
 8001658:	3a01      	subs	r2, #1
 800165a:	025b      	lsls	r3, r3, #9
 800165c:	0412      	lsls	r2, r2, #16
 800165e:	b29b      	uxth	r3, r3
 8001660:	f402 02fe 	and.w	r2, r2, #8323072	; 0x7f0000
 8001664:	4313      	orrs	r3, r2
 8001666:	6b2a      	ldr	r2, [r5, #48]	; 0x30
 8001668:	3a01      	subs	r2, #1
 800166a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800166e:	4313      	orrs	r3, r2
 8001670:	6bea      	ldr	r2, [r5, #60]	; 0x3c
 8001672:	3a01      	subs	r2, #1
 8001674:	0612      	lsls	r2, r2, #24
 8001676:	f002 42fe 	and.w	r2, r2, #2130706432	; 0x7f000000
 800167a:	4313      	orrs	r3, r2
 800167c:	6323      	str	r3, [r4, #48]	; 0x30
 800167e:	f64f 73f8 	movw	r3, #65528	; 0xfff8
         __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8001682:	6b62      	ldr	r2, [r4, #52]	; 0x34
 8001684:	fa93 f3a3 	rbit	r3, r3
 8001688:	fab3 f183 	clz	r1, r3
 800168c:	f422 427f 	bic.w	r2, r2, #65280	; 0xff00
 8001690:	6cab      	ldr	r3, [r5, #72]	; 0x48
 8001692:	f022 02f8 	bic.w	r2, r2, #248	; 0xf8
 8001696:	408b      	lsls	r3, r1
 8001698:	4313      	orrs	r3, r2
 800169a:	6363      	str	r3, [r4, #52]	; 0x34
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 800169c:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800169e:	6c2a      	ldr	r2, [r5, #64]	; 0x40
 80016a0:	f023 030c 	bic.w	r3, r3, #12
 80016a4:	4313      	orrs	r3, r2
 80016a6:	62e3      	str	r3, [r4, #44]	; 0x2c
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 80016a8:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80016aa:	6c6a      	ldr	r2, [r5, #68]	; 0x44
 80016ac:	f023 0302 	bic.w	r3, r3, #2
 80016b0:	4313      	orrs	r3, r2
 80016b2:	62e3      	str	r3, [r4, #44]	; 0x2c
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 80016b4:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80016b6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80016ba:	62e3      	str	r3, [r4, #44]	; 0x2c
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80016bc:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80016be:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80016c2:	62e3      	str	r3, [r4, #44]	; 0x2c
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 80016c4:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80016c6:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80016ca:	62e3      	str	r3, [r4, #44]	; 0x2c
         __HAL_RCC_PLLFRACN_ENABLE();
 80016cc:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80016ce:	f043 0301 	orr.w	r3, r3, #1
 80016d2:	62e3      	str	r3, [r4, #44]	; 0x2c
        __HAL_RCC_PLL_ENABLE();
 80016d4:	6823      	ldr	r3, [r4, #0]
 80016d6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80016da:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 80016dc:	f7fe ffc8 	bl	8000670 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80016e0:	4c0f      	ldr	r4, [pc, #60]	; (8001720 <HAL_RCC_OscConfig+0x490>)
        tickstart = HAL_GetTick();
 80016e2:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80016e4:	6823      	ldr	r3, [r4, #0]
 80016e6:	019a      	lsls	r2, r3, #6
 80016e8:	f53f ae32 	bmi.w	8001350 <HAL_RCC_OscConfig+0xc0>
          if((int32_t) (HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80016ec:	f7fe ffc0 	bl	8000670 <HAL_GetTick>
 80016f0:	1b40      	subs	r0, r0, r5
 80016f2:	2802      	cmp	r0, #2
 80016f4:	d9f6      	bls.n	80016e4 <HAL_RCC_OscConfig+0x454>
 80016f6:	e65c      	b.n	80013b2 <HAL_RCC_OscConfig+0x122>
          if((int32_t) (HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80016f8:	f7fe ffba 	bl	8000670 <HAL_GetTick>
 80016fc:	1b80      	subs	r0, r0, r6
 80016fe:	2802      	cmp	r0, #2
 8001700:	d999      	bls.n	8001636 <HAL_RCC_OscConfig+0x3a6>
 8001702:	e656      	b.n	80013b2 <HAL_RCC_OscConfig+0x122>
        tickstart = HAL_GetTick();
 8001704:	f7fe ffb4 	bl	8000670 <HAL_GetTick>
 8001708:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800170a:	6823      	ldr	r3, [r4, #0]
 800170c:	019b      	lsls	r3, r3, #6
 800170e:	f57f ae1f 	bpl.w	8001350 <HAL_RCC_OscConfig+0xc0>
          if((int32_t) (HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001712:	f7fe ffad 	bl	8000670 <HAL_GetTick>
 8001716:	1b40      	subs	r0, r0, r5
 8001718:	2802      	cmp	r0, #2
 800171a:	d9f6      	bls.n	800170a <HAL_RCC_OscConfig+0x47a>
 800171c:	e649      	b.n	80013b2 <HAL_RCC_OscConfig+0x122>
 800171e:	bf00      	nop
 8001720:	58024400 	.word	0x58024400

08001724 <HAL_RCC_GetSysClockFreq>:
 uint32_t pllp = 1, pllsource = 0, pllm = 1 ,pllfracen =0 , hsivalue = 0;
 float fracn1=0, pllvco = 0;
 uint32_t sysclockfreq = 0;
  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001724:	4b48      	ldr	r3, [pc, #288]	; (8001848 <HAL_RCC_GetSysClockFreq+0x124>)
 8001726:	691a      	ldr	r2, [r3, #16]
 8001728:	f002 0238 	and.w	r2, r2, #56	; 0x38
 800172c:	2a10      	cmp	r2, #16
{
 800172e:	b510      	push	{r4, lr}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001730:	d00e      	beq.n	8001750 <HAL_RCC_GetSysClockFreq+0x2c>
 8001732:	2a18      	cmp	r2, #24
 8001734:	d00e      	beq.n	8001754 <HAL_RCC_GetSysClockFreq+0x30>
 8001736:	2a00      	cmp	r2, #0
 8001738:	f040 8084 	bne.w	8001844 <HAL_RCC_GetSysClockFreq+0x120>
  {
  case 0x00:  /* HSI used as system clock source */
  
   if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800173c:	681a      	ldr	r2, [r3, #0]
 800173e:	4843      	ldr	r0, [pc, #268]	; (800184c <HAL_RCC_GetSysClockFreq+0x128>)
 8001740:	f012 0f20 	tst.w	r2, #32
 8001744:	d07f      	beq.n	8001846 <HAL_RCC_GetSysClockFreq+0x122>
      {
        sysclockfreq = (uint32_t) (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8001746:	681b      	ldr	r3, [r3, #0]
 8001748:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 800174c:	40d8      	lsrs	r0, r3
 800174e:	bd10      	pop	{r4, pc}
  case 0x08:  /* CSI used as system clock  source */
    sysclockfreq = CSI_VALUE;
    break;

  case 0x10:  /* HSE used as system clock  source */
    sysclockfreq = HSE_VALUE;
 8001750:	483f      	ldr	r0, [pc, #252]	; (8001850 <HAL_RCC_GetSysClockFreq+0x12c>)
 8001752:	bd10      	pop	{r4, pc}
  case 0x18:  /* PLL1 used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8001754:	6a9c      	ldr	r4, [r3, #40]	; 0x28
    pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4)  ;
 8001756:	6a98      	ldr	r0, [r3, #40]	; 0x28
    pllfracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 8001758:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
    fracn1 = (pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 800175a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
    pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4)  ;
 800175c:	f3c0 1005 	ubfx	r0, r0, #4, #6
    pllfracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 8001760:	f001 0101 	and.w	r1, r1, #1
 8001764:	eddf 5a3b 	vldr	s11, [pc, #236]	; 8001854 <HAL_RCC_GetSysClockFreq+0x130>
    fracn1 = (pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 8001768:	f3c2 02cc 	ubfx	r2, r2, #3, #13
 800176c:	4351      	muls	r1, r2
    pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800176e:	f004 0203 	and.w	r2, r4, #3
    fracn1 = (pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 8001772:	ee07 1a90 	vmov	s15, r1

    switch (pllsource)
 8001776:	2a01      	cmp	r2, #1
    fracn1 = (pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 8001778:	eeb8 6ae7 	vcvt.f32.s32	s12, s15
 800177c:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
    switch (pllsource)
 8001780:	d002      	beq.n	8001788 <HAL_RCC_GetSysClockFreq+0x64>
 8001782:	d30e      	bcc.n	80017a2 <HAL_RCC_GetSysClockFreq+0x7e>
 8001784:	2a02      	cmp	r2, #2
 8001786:	d04c      	beq.n	8001822 <HAL_RCC_GetSysClockFreq+0xfe>
    case 0x02:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * ((RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/0x2000) +1 );
      break;

    default:
      pllvco = (CSI_VALUE / pllm) * ((RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/0x2000) +1 );
 8001788:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800178a:	4a33      	ldr	r2, [pc, #204]	; (8001858 <HAL_RCC_GetSysClockFreq+0x134>)
 800178c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001790:	ee07 3a10 	vmov	s14, r3
 8001794:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8001798:	eea6 7a25 	vfma.f32	s14, s12, s11
 800179c:	ee37 7a27 	vadd.f32	s14, s14, s15
 80017a0:	e04b      	b.n	800183a <HAL_RCC_GetSysClockFreq+0x116>
     if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80017a2:	681a      	ldr	r2, [r3, #0]
 80017a4:	f012 0f20 	tst.w	r2, #32
 80017a8:	4a28      	ldr	r2, [pc, #160]	; (800184c <HAL_RCC_GetSysClockFreq+0x128>)
 80017aa:	d026      	beq.n	80017fa <HAL_RCC_GetSysClockFreq+0xd6>
        hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 80017ac:	6819      	ldr	r1, [r3, #0]
        pllvco = ( hsivalue / pllm) * ((RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/0x2000) +1 );
 80017ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
        hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 80017b0:	f3c1 01c1 	ubfx	r1, r1, #3, #2
        pllvco = ( hsivalue / pllm) * ((RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/0x2000) +1 );
 80017b4:	f3c3 0308 	ubfx	r3, r3, #0, #9
        hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 80017b8:	40ca      	lsrs	r2, r1
        pllvco = ( hsivalue / pllm) * ((RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/0x2000) +1 );
 80017ba:	fbb2 f2f0 	udiv	r2, r2, r0
 80017be:	ee07 2a10 	vmov	s14, r2
 80017c2:	eef8 6ac7 	vcvt.f32.s32	s13, s14
 80017c6:	ee07 3a10 	vmov	s14, r3
 80017ca:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 80017ce:	eea6 7a25 	vfma.f32	s14, s12, s11
 80017d2:	ee37 7a27 	vadd.f32	s14, s14, s15
 80017d6:	ee66 7a87 	vmul.f32	s15, s13, s14
      break;
    }
    pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9) + 1 ) ;
 80017da:	4b1b      	ldr	r3, [pc, #108]	; (8001848 <HAL_RCC_GetSysClockFreq+0x124>)
 80017dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017de:	f3c3 2346 	ubfx	r3, r3, #9, #7
 80017e2:	3301      	adds	r3, #1
    sysclockfreq =  (uint32_t)(pllvco/pllp);
 80017e4:	ee07 3a10 	vmov	s14, r3
 80017e8:	eef8 6ac7 	vcvt.f32.s32	s13, s14
 80017ec:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 80017f0:	eefc 7ac7 	vcvt.u32.f32	s15, s14
 80017f4:	ee17 0a90 	vmov	r0, s15
 80017f8:	bd10      	pop	{r4, pc}
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/0x2000) +1 );
 80017fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017fc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001800:	ee07 3a10 	vmov	s14, r3
 8001804:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8001808:	fbb2 f3f0 	udiv	r3, r2, r0
 800180c:	eea6 7a25 	vfma.f32	s14, s12, s11
 8001810:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001814:	ee07 3a90 	vmov	s15, r3
      pllvco = (CSI_VALUE / pllm) * ((RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/0x2000) +1 );
 8001818:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800181c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001820:	e7db      	b.n	80017da <HAL_RCC_GetSysClockFreq+0xb6>
      pllvco = (HSE_VALUE / pllm) * ((RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/0x2000) +1 );
 8001822:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001824:	4a0a      	ldr	r2, [pc, #40]	; (8001850 <HAL_RCC_GetSysClockFreq+0x12c>)
 8001826:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800182a:	ee07 3a10 	vmov	s14, r3
 800182e:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8001832:	eea6 7a25 	vfma.f32	s14, s12, s11
 8001836:	ee37 7a27 	vadd.f32	s14, s14, s15
      pllvco = (CSI_VALUE / pllm) * ((RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/0x2000) +1 );
 800183a:	fbb2 f2f0 	udiv	r2, r2, r0
 800183e:	ee07 2a90 	vmov	s15, r2
 8001842:	e7e9      	b.n	8001818 <HAL_RCC_GetSysClockFreq+0xf4>
    sysclockfreq = CSI_VALUE;
 8001844:	4804      	ldr	r0, [pc, #16]	; (8001858 <HAL_RCC_GetSysClockFreq+0x134>)
    sysclockfreq = CSI_VALUE;
    break;
  }

  return sysclockfreq;
}
 8001846:	bd10      	pop	{r4, pc}
 8001848:	58024400 	.word	0x58024400
 800184c:	03d09000 	.word	0x03d09000
 8001850:	01312d00 	.word	0x01312d00
 8001854:	39000000 	.word	0x39000000
 8001858:	003d0900 	.word	0x003d0900

0800185c <HAL_RCC_ClockConfig>:
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 800185c:	4a68      	ldr	r2, [pc, #416]	; (8001a00 <HAL_RCC_ClockConfig+0x1a4>)
 800185e:	6813      	ldr	r3, [r2, #0]
 8001860:	f003 0307 	and.w	r3, r3, #7
 8001864:	428b      	cmp	r3, r1
{
 8001866:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800186a:	4604      	mov	r4, r0
 800186c:	460d      	mov	r5, r1
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 800186e:	d342      	bcc.n	80018f6 <HAL_RCC_ClockConfig+0x9a>
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001870:	6822      	ldr	r2, [r4, #0]
 8001872:	0797      	lsls	r7, r2, #30
 8001874:	d44c      	bmi.n	8001910 <HAL_RCC_ClockConfig+0xb4>
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001876:	07d6      	lsls	r6, r2, #31
 8001878:	d452      	bmi.n	8001920 <HAL_RCC_ClockConfig+0xc4>
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
 800187a:	4a61      	ldr	r2, [pc, #388]	; (8001a00 <HAL_RCC_ClockConfig+0x1a4>)
 800187c:	6813      	ldr	r3, [r2, #0]
 800187e:	f003 0307 	and.w	r3, r3, #7
 8001882:	429d      	cmp	r5, r3
 8001884:	f0c0 80a8 	bcc.w	80019d8 <HAL_RCC_ClockConfig+0x17c>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8001888:	6822      	ldr	r2, [r4, #0]
 800188a:	0755      	lsls	r5, r2, #29
 800188c:	f100 80af 	bmi.w	80019ee <HAL_RCC_ClockConfig+0x192>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001890:	0710      	lsls	r0, r2, #28
 8001892:	d506      	bpl.n	80018a2 <HAL_RCC_ClockConfig+0x46>
    MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8001894:	495b      	ldr	r1, [pc, #364]	; (8001a04 <HAL_RCC_ClockConfig+0x1a8>)
 8001896:	6960      	ldr	r0, [r4, #20]
 8001898:	69cb      	ldr	r3, [r1, #28]
 800189a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800189e:	4303      	orrs	r3, r0
 80018a0:	61cb      	str	r3, [r1, #28]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80018a2:	06d1      	lsls	r1, r2, #27
 80018a4:	d506      	bpl.n	80018b4 <HAL_RCC_ClockConfig+0x58>
    MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 80018a6:	4957      	ldr	r1, [pc, #348]	; (8001a04 <HAL_RCC_ClockConfig+0x1a8>)
 80018a8:	69a0      	ldr	r0, [r4, #24]
 80018aa:	69cb      	ldr	r3, [r1, #28]
 80018ac:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80018b0:	4303      	orrs	r3, r0
 80018b2:	61cb      	str	r3, [r1, #28]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 80018b4:	0693      	lsls	r3, r2, #26
 80018b6:	d506      	bpl.n	80018c6 <HAL_RCC_ClockConfig+0x6a>
    MODIFY_REG(RCC->D3CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB4CLKDivider) );
 80018b8:	4a52      	ldr	r2, [pc, #328]	; (8001a04 <HAL_RCC_ClockConfig+0x1a8>)
 80018ba:	69e1      	ldr	r1, [r4, #28]
 80018bc:	6a13      	ldr	r3, [r2, #32]
 80018be:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80018c2:	430b      	orrs	r3, r1
 80018c4:	6213      	str	r3, [r2, #32]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> POSITION_VAL(RCC_D1CFGR_D1CPRE_0)];
 80018c6:	f7ff ff2d 	bl	8001724 <HAL_RCC_GetSysClockFreq>
 80018ca:	4b4e      	ldr	r3, [pc, #312]	; (8001a04 <HAL_RCC_ClockConfig+0x1a8>)
 80018cc:	f44f 7280 	mov.w	r2, #256	; 0x100
 80018d0:	699b      	ldr	r3, [r3, #24]
 80018d2:	fa92 f2a2 	rbit	r2, r2
 80018d6:	fab2 f282 	clz	r2, r2
 80018da:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 80018de:	40d3      	lsrs	r3, r2
 80018e0:	4a49      	ldr	r2, [pc, #292]	; (8001a08 <HAL_RCC_ClockConfig+0x1ac>)
 80018e2:	5cd3      	ldrb	r3, [r2, r3]
 80018e4:	40d8      	lsrs	r0, r3
 80018e6:	4b49      	ldr	r3, [pc, #292]	; (8001a0c <HAL_RCC_ClockConfig+0x1b0>)
 80018e8:	6018      	str	r0, [r3, #0]
  HAL_InitTick (TICK_INT_PRIORITY);
 80018ea:	200f      	movs	r0, #15
 80018ec:	f7fe fe80 	bl	80005f0 <HAL_InitTick>
  return HAL_OK;
 80018f0:	2000      	movs	r0, #0
}
 80018f2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_FLASH_SET_LATENCY(FLatency);
 80018f6:	6813      	ldr	r3, [r2, #0]
 80018f8:	f023 0307 	bic.w	r3, r3, #7
 80018fc:	430b      	orrs	r3, r1
 80018fe:	6013      	str	r3, [r2, #0]
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001900:	6813      	ldr	r3, [r2, #0]
 8001902:	f003 0307 	and.w	r3, r3, #7
 8001906:	4299      	cmp	r1, r3
 8001908:	d0b2      	beq.n	8001870 <HAL_RCC_ClockConfig+0x14>
      return HAL_ERROR;
 800190a:	2001      	movs	r0, #1
 800190c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001910:	493c      	ldr	r1, [pc, #240]	; (8001a04 <HAL_RCC_ClockConfig+0x1a8>)
 8001912:	68e0      	ldr	r0, [r4, #12]
 8001914:	698b      	ldr	r3, [r1, #24]
 8001916:	f023 030f 	bic.w	r3, r3, #15
 800191a:	4303      	orrs	r3, r0
 800191c:	618b      	str	r3, [r1, #24]
 800191e:	e7aa      	b.n	8001876 <HAL_RCC_ClockConfig+0x1a>
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8001920:	4b38      	ldr	r3, [pc, #224]	; (8001a04 <HAL_RCC_ClockConfig+0x1a8>)
 8001922:	68a1      	ldr	r1, [r4, #8]
 8001924:	699a      	ldr	r2, [r3, #24]
 8001926:	f422 6270 	bic.w	r2, r2, #3840	; 0xf00
 800192a:	430a      	orrs	r2, r1
 800192c:	619a      	str	r2, [r3, #24]
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800192e:	6861      	ldr	r1, [r4, #4]
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001930:	681a      	ldr	r2, [r3, #0]
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001932:	2902      	cmp	r1, #2
 8001934:	d11d      	bne.n	8001972 <HAL_RCC_ClockConfig+0x116>
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001936:	f412 3f00 	tst.w	r2, #131072	; 0x20000
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800193a:	d0e6      	beq.n	800190a <HAL_RCC_ClockConfig+0xae>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800193c:	691a      	ldr	r2, [r3, #16]
          if((int32_t) (HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800193e:	f241 3888 	movw	r8, #5000	; 0x1388
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_HSE)
 8001942:	4f30      	ldr	r7, [pc, #192]	; (8001a04 <HAL_RCC_ClockConfig+0x1a8>)
      MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8001944:	f022 0207 	bic.w	r2, r2, #7
 8001948:	430a      	orrs	r2, r1
 800194a:	611a      	str	r2, [r3, #16]
      tickstart = HAL_GetTick();
 800194c:	f7fe fe90 	bl	8000670 <HAL_GetTick>
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001950:	6863      	ldr	r3, [r4, #4]
      tickstart = HAL_GetTick();
 8001952:	4606      	mov	r6, r0
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001954:	2b02      	cmp	r3, #2
 8001956:	d119      	bne.n	800198c <HAL_RCC_ClockConfig+0x130>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_HSE)
 8001958:	693b      	ldr	r3, [r7, #16]
 800195a:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800195e:	2b10      	cmp	r3, #16
 8001960:	d08b      	beq.n	800187a <HAL_RCC_ClockConfig+0x1e>
          if((int32_t) (HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001962:	f7fe fe85 	bl	8000670 <HAL_GetTick>
 8001966:	1b80      	subs	r0, r0, r6
 8001968:	4540      	cmp	r0, r8
 800196a:	d9f5      	bls.n	8001958 <HAL_RCC_ClockConfig+0xfc>
            return HAL_TIMEOUT;
 800196c:	2003      	movs	r0, #3
 800196e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001972:	2903      	cmp	r1, #3
 8001974:	d102      	bne.n	800197c <HAL_RCC_ClockConfig+0x120>
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001976:	f012 7f00 	tst.w	r2, #33554432	; 0x2000000
 800197a:	e7de      	b.n	800193a <HAL_RCC_ClockConfig+0xde>
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 800197c:	2901      	cmp	r1, #1
 800197e:	d102      	bne.n	8001986 <HAL_RCC_ClockConfig+0x12a>
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == RESET)
 8001980:	f412 7f80 	tst.w	r2, #256	; 0x100
 8001984:	e7d9      	b.n	800193a <HAL_RCC_ClockConfig+0xde>
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001986:	f012 0f04 	tst.w	r2, #4
 800198a:	e7d6      	b.n	800193a <HAL_RCC_ClockConfig+0xde>
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800198c:	2b03      	cmp	r3, #3
 800198e:	d10b      	bne.n	80019a8 <HAL_RCC_ClockConfig+0x14c>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8001990:	693b      	ldr	r3, [r7, #16]
 8001992:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8001996:	2b18      	cmp	r3, #24
 8001998:	f43f af6f 	beq.w	800187a <HAL_RCC_ClockConfig+0x1e>
          if((int32_t) (HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800199c:	f7fe fe68 	bl	8000670 <HAL_GetTick>
 80019a0:	1b80      	subs	r0, r0, r6
 80019a2:	4540      	cmp	r0, r8
 80019a4:	d9f4      	bls.n	8001990 <HAL_RCC_ClockConfig+0x134>
 80019a6:	e7e1      	b.n	800196c <HAL_RCC_ClockConfig+0x110>
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 80019a8:	2b01      	cmp	r3, #1
 80019aa:	d110      	bne.n	80019ce <HAL_RCC_ClockConfig+0x172>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_CSI)
 80019ac:	693b      	ldr	r3, [r7, #16]
 80019ae:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80019b2:	2b08      	cmp	r3, #8
 80019b4:	f43f af61 	beq.w	800187a <HAL_RCC_ClockConfig+0x1e>
          if((int32_t) (HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80019b8:	f7fe fe5a 	bl	8000670 <HAL_GetTick>
 80019bc:	1b80      	subs	r0, r0, r6
 80019be:	4540      	cmp	r0, r8
 80019c0:	d9f4      	bls.n	80019ac <HAL_RCC_ClockConfig+0x150>
 80019c2:	e7d3      	b.n	800196c <HAL_RCC_ClockConfig+0x110>
          if((int32_t) (HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80019c4:	f7fe fe54 	bl	8000670 <HAL_GetTick>
 80019c8:	1b80      	subs	r0, r0, r6
 80019ca:	4540      	cmp	r0, r8
 80019cc:	d8ce      	bhi.n	800196c <HAL_RCC_ClockConfig+0x110>
        while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_HSI)
 80019ce:	693b      	ldr	r3, [r7, #16]
 80019d0:	f013 0f38 	tst.w	r3, #56	; 0x38
 80019d4:	d1f6      	bne.n	80019c4 <HAL_RCC_ClockConfig+0x168>
 80019d6:	e750      	b.n	800187a <HAL_RCC_ClockConfig+0x1e>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80019d8:	6813      	ldr	r3, [r2, #0]
 80019da:	f023 0307 	bic.w	r3, r3, #7
 80019de:	432b      	orrs	r3, r5
 80019e0:	6013      	str	r3, [r2, #0]
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80019e2:	6813      	ldr	r3, [r2, #0]
 80019e4:	f003 0307 	and.w	r3, r3, #7
 80019e8:	429d      	cmp	r5, r3
 80019ea:	d18e      	bne.n	800190a <HAL_RCC_ClockConfig+0xae>
 80019ec:	e74c      	b.n	8001888 <HAL_RCC_ClockConfig+0x2c>
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 80019ee:	4905      	ldr	r1, [pc, #20]	; (8001a04 <HAL_RCC_ClockConfig+0x1a8>)
 80019f0:	6920      	ldr	r0, [r4, #16]
 80019f2:	698b      	ldr	r3, [r1, #24]
 80019f4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80019f8:	4303      	orrs	r3, r0
 80019fa:	618b      	str	r3, [r1, #24]
 80019fc:	e748      	b.n	8001890 <HAL_RCC_ClockConfig+0x34>
 80019fe:	bf00      	nop
 8001a00:	52002000 	.word	0x52002000
 8001a04:	58024400 	.word	0x58024400
 8001a08:	08005d13 	.word	0x08005d13
 8001a0c:	20000038 	.word	0x20000038

08001a10 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001a10:	b508      	push	{r3, lr}
  SystemD2Clock = (HAL_RCCEx_GetD1SysClockFreq() >> D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> POSITION_VAL(RCC_D1CFGR_HPRE_0)]);
 8001a12:	f000 fed5 	bl	80027c0 <HAL_RCCEx_GetD1SysClockFreq>
 8001a16:	4b08      	ldr	r3, [pc, #32]	; (8001a38 <HAL_RCC_GetHCLKFreq+0x28>)
 8001a18:	2201      	movs	r2, #1
 8001a1a:	699b      	ldr	r3, [r3, #24]
 8001a1c:	fa92 f2a2 	rbit	r2, r2
 8001a20:	fab2 f282 	clz	r2, r2
 8001a24:	f003 030f 	and.w	r3, r3, #15
 8001a28:	40d3      	lsrs	r3, r2
 8001a2a:	4a04      	ldr	r2, [pc, #16]	; (8001a3c <HAL_RCC_GetHCLKFreq+0x2c>)
 8001a2c:	5cd3      	ldrb	r3, [r2, r3]
 8001a2e:	40d8      	lsrs	r0, r3
 8001a30:	4b03      	ldr	r3, [pc, #12]	; (8001a40 <HAL_RCC_GetHCLKFreq+0x30>)
 8001a32:	6018      	str	r0, [r3, #0]
  return SystemD2Clock;
}
 8001a34:	bd08      	pop	{r3, pc}
 8001a36:	bf00      	nop
 8001a38:	58024400 	.word	0x58024400
 8001a3c:	08005d13 	.word	0x08005d13
 8001a40:	2000003c 	.word	0x2000003c

08001a44 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001a44:	b508      	push	{r3, lr}
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1)>> POSITION_VAL(RCC_D2CFGR_D2PPRE1_0)]);
 8001a46:	f7ff ffe3 	bl	8001a10 <HAL_RCC_GetHCLKFreq>
 8001a4a:	4b07      	ldr	r3, [pc, #28]	; (8001a68 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001a4c:	2210      	movs	r2, #16
 8001a4e:	69db      	ldr	r3, [r3, #28]
 8001a50:	fa92 f2a2 	rbit	r2, r2
 8001a54:	fab2 f282 	clz	r2, r2
 8001a58:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8001a5c:	40d3      	lsrs	r3, r2
 8001a5e:	4a03      	ldr	r2, [pc, #12]	; (8001a6c <HAL_RCC_GetPCLK1Freq+0x28>)
 8001a60:	5cd3      	ldrb	r3, [r2, r3]
}
 8001a62:	40d8      	lsrs	r0, r3
 8001a64:	bd08      	pop	{r3, pc}
 8001a66:	bf00      	nop
 8001a68:	58024400 	.word	0x58024400
 8001a6c:	08005d13 	.word	0x08005d13

08001a70 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001a70:	b508      	push	{r3, lr}
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2)>> POSITION_VAL(RCC_D2CFGR_D2PPRE2_0)]);
 8001a72:	f7ff ffcd 	bl	8001a10 <HAL_RCC_GetHCLKFreq>
 8001a76:	4b07      	ldr	r3, [pc, #28]	; (8001a94 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001a78:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001a7c:	69db      	ldr	r3, [r3, #28]
 8001a7e:	fa92 f2a2 	rbit	r2, r2
 8001a82:	fab2 f282 	clz	r2, r2
 8001a86:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8001a8a:	40d3      	lsrs	r3, r2
 8001a8c:	4a02      	ldr	r2, [pc, #8]	; (8001a98 <HAL_RCC_GetPCLK2Freq+0x28>)
 8001a8e:	5cd3      	ldrb	r3, [r2, r3]
}
 8001a90:	40d8      	lsrs	r0, r3
 8001a92:	bd08      	pop	{r3, pc}
 8001a94:	58024400 	.word	0x58024400
 8001a98:	08005d13 	.word	0x08005d13

08001a9c <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8001a9c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  assert_param(IS_RCC_PLL2P_VALUE(pll2->PLL2P));
  assert_param(IS_RCC_PLL2R_VALUE(pll2->PLL2R));
  assert_param(IS_RCC_PLL2Q_VALUE(pll2->PLL2Q));

  /* Check that PLL2 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8001a9e:	4c31      	ldr	r4, [pc, #196]	; (8001b64 <RCCEx_PLL2_Config+0xc8>)
{
 8001aa0:	4606      	mov	r6, r0
 8001aa2:	460d      	mov	r5, r1
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8001aa4:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8001aa6:	f003 0303 	and.w	r3, r3, #3
 8001aaa:	2b03      	cmp	r3, #3
 8001aac:	d058      	beq.n	8001b60 <RCCEx_PLL2_Config+0xc4>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8001aae:	6823      	ldr	r3, [r4, #0]
 8001ab0:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8001ab4:	6023      	str	r3, [r4, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001ab6:	f7fe fddb 	bl	8000670 <HAL_GetTick>
 8001aba:	4607      	mov	r7, r0

    /* Wait till PLL is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != RESET)
 8001abc:	6823      	ldr	r3, [r4, #0]
 8001abe:	011a      	lsls	r2, r3, #4
 8001ac0:	d43a      	bmi.n	8001b38 <RCCEx_PLL2_Config+0x9c>
        return HAL_TIMEOUT;
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8001ac2:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8001ac4:	6832      	ldr	r2, [r6, #0]
 8001ac6:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 8001aca:	ea43 3302 	orr.w	r3, r3, r2, lsl #12
 8001ace:	62a3      	str	r3, [r4, #40]	; 0x28
 8001ad0:	68b3      	ldr	r3, [r6, #8]
 8001ad2:	68f2      	ldr	r2, [r6, #12]
 8001ad4:	3b01      	subs	r3, #1
 8001ad6:	3a01      	subs	r2, #1
 8001ad8:	025b      	lsls	r3, r3, #9
 8001ada:	0412      	lsls	r2, r2, #16
 8001adc:	b29b      	uxth	r3, r3
 8001ade:	f402 02fe 	and.w	r2, r2, #8323072	; 0x7f0000
 8001ae2:	4313      	orrs	r3, r2
 8001ae4:	6872      	ldr	r2, [r6, #4]
 8001ae6:	3a01      	subs	r2, #1
 8001ae8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8001aec:	4313      	orrs	r3, r2
 8001aee:	6932      	ldr	r2, [r6, #16]
 8001af0:	3a01      	subs	r2, #1
 8001af2:	0612      	lsls	r2, r2, #24
 8001af4:	f002 42fe 	and.w	r2, r2, #2130706432	; 0x7f000000
 8001af8:	4313      	orrs	r3, r2
 8001afa:	63a3      	str	r3, [r4, #56]	; 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 8001afc:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8001afe:	6972      	ldr	r2, [r6, #20]
 8001b00:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8001b04:	4313      	orrs	r3, r2
 8001b06:	62e3      	str	r3, [r4, #44]	; 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8001b08:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8001b0a:	69b2      	ldr	r2, [r6, #24]
 8001b0c:	f023 0320 	bic.w	r3, r3, #32
 8001b10:	4313      	orrs	r3, r2
 8001b12:	62e3      	str	r3, [r4, #44]	; 0x2c

    /* Enable the PLL2 clock output */
    if(Divider == DIVIDER_P_UPDATE)
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8001b14:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
    if(Divider == DIVIDER_P_UPDATE)
 8001b16:	b9b5      	cbnz	r5, 8001b46 <RCCEx_PLL2_Config+0xaa>
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8001b18:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8001b1c:	62e3      	str	r3, [r4, #44]	; 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 8001b1e:	4c11      	ldr	r4, [pc, #68]	; (8001b64 <RCCEx_PLL2_Config+0xc8>)
 8001b20:	6823      	ldr	r3, [r4, #0]
 8001b22:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8001b26:	6023      	str	r3, [r4, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001b28:	f7fe fda2 	bl	8000670 <HAL_GetTick>
 8001b2c:	4605      	mov	r5, r0

    /* Wait till PLL2 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == RESET)
 8001b2e:	6823      	ldr	r3, [r4, #0]
 8001b30:	011b      	lsls	r3, r3, #4
 8001b32:	d50f      	bpl.n	8001b54 <RCCEx_PLL2_Config+0xb8>
    }

  }


  return status;
 8001b34:	2000      	movs	r0, #0
 8001b36:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if((int32_t) (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 8001b38:	f7fe fd9a 	bl	8000670 <HAL_GetTick>
 8001b3c:	1bc0      	subs	r0, r0, r7
 8001b3e:	2802      	cmp	r0, #2
 8001b40:	d9bc      	bls.n	8001abc <RCCEx_PLL2_Config+0x20>
        return HAL_TIMEOUT;
 8001b42:	2003      	movs	r0, #3
 8001b44:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    else if(Divider == DIVIDER_Q_UPDATE)
 8001b46:	2d01      	cmp	r5, #1
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8001b48:	bf0c      	ite	eq
 8001b4a:	f443 1380 	orreq.w	r3, r3, #1048576	; 0x100000
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8001b4e:	f443 1300 	orrne.w	r3, r3, #2097152	; 0x200000
 8001b52:	e7e3      	b.n	8001b1c <RCCEx_PLL2_Config+0x80>
      if((int32_t) (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 8001b54:	f7fe fd8c 	bl	8000670 <HAL_GetTick>
 8001b58:	1b40      	subs	r0, r0, r5
 8001b5a:	2802      	cmp	r0, #2
 8001b5c:	d9e7      	bls.n	8001b2e <RCCEx_PLL2_Config+0x92>
 8001b5e:	e7f0      	b.n	8001b42 <RCCEx_PLL2_Config+0xa6>
    return HAL_ERROR;
 8001b60:	2001      	movs	r0, #1
}
 8001b62:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001b64:	58024400 	.word	0x58024400

08001b68 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8001b68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  assert_param(IS_RCC_PLL3P_VALUE(pll3->PLL3P));
  assert_param(IS_RCC_PLL3R_VALUE(pll3->PLL3R));
  assert_param(IS_RCC_PLL3Q_VALUE(pll3->PLL3Q));

  /* Check that PLL3 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8001b6a:	4c31      	ldr	r4, [pc, #196]	; (8001c30 <RCCEx_PLL3_Config+0xc8>)
{
 8001b6c:	4606      	mov	r6, r0
 8001b6e:	460d      	mov	r5, r1
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8001b70:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8001b72:	f003 0303 	and.w	r3, r3, #3
 8001b76:	2b03      	cmp	r3, #3
 8001b78:	d058      	beq.n	8001c2c <RCCEx_PLL3_Config+0xc4>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 8001b7a:	6823      	ldr	r3, [r4, #0]
 8001b7c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001b80:	6023      	str	r3, [r4, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001b82:	f7fe fd75 	bl	8000670 <HAL_GetTick>
 8001b86:	4607      	mov	r7, r0
    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != RESET)
 8001b88:	6823      	ldr	r3, [r4, #0]
 8001b8a:	009a      	lsls	r2, r3, #2
 8001b8c:	d43a      	bmi.n	8001c04 <RCCEx_PLL3_Config+0x9c>
        return HAL_TIMEOUT;
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8001b8e:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8001b90:	6832      	ldr	r2, [r6, #0]
 8001b92:	f023 737c 	bic.w	r3, r3, #66060288	; 0x3f00000
 8001b96:	ea43 5302 	orr.w	r3, r3, r2, lsl #20
 8001b9a:	62a3      	str	r3, [r4, #40]	; 0x28
 8001b9c:	68b3      	ldr	r3, [r6, #8]
 8001b9e:	68f2      	ldr	r2, [r6, #12]
 8001ba0:	3b01      	subs	r3, #1
 8001ba2:	3a01      	subs	r2, #1
 8001ba4:	025b      	lsls	r3, r3, #9
 8001ba6:	0412      	lsls	r2, r2, #16
 8001ba8:	b29b      	uxth	r3, r3
 8001baa:	f402 02fe 	and.w	r2, r2, #8323072	; 0x7f0000
 8001bae:	4313      	orrs	r3, r2
 8001bb0:	6872      	ldr	r2, [r6, #4]
 8001bb2:	3a01      	subs	r2, #1
 8001bb4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8001bb8:	4313      	orrs	r3, r2
 8001bba:	6932      	ldr	r2, [r6, #16]
 8001bbc:	3a01      	subs	r2, #1
 8001bbe:	0612      	lsls	r2, r2, #24
 8001bc0:	f002 42fe 	and.w	r2, r2, #2130706432	; 0x7f000000
 8001bc4:	4313      	orrs	r3, r2
 8001bc6:	6423      	str	r3, [r4, #64]	; 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8001bc8:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8001bca:	6972      	ldr	r2, [r6, #20]
 8001bcc:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8001bd0:	4313      	orrs	r3, r2
 8001bd2:	62e3      	str	r3, [r4, #44]	; 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8001bd4:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8001bd6:	69b2      	ldr	r2, [r6, #24]
 8001bd8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8001bdc:	4313      	orrs	r3, r2
 8001bde:	62e3      	str	r3, [r4, #44]	; 0x2c

    /* Enable the PLL3 clock output */
    if(Divider == DIVIDER_P_UPDATE)
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8001be0:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
    if(Divider == DIVIDER_P_UPDATE)
 8001be2:	b9b5      	cbnz	r5, 8001c12 <RCCEx_PLL3_Config+0xaa>
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8001be4:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8001be8:	62e3      	str	r3, [r4, #44]	; 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 8001bea:	4c11      	ldr	r4, [pc, #68]	; (8001c30 <RCCEx_PLL3_Config+0xc8>)
 8001bec:	6823      	ldr	r3, [r4, #0]
 8001bee:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001bf2:	6023      	str	r3, [r4, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001bf4:	f7fe fd3c 	bl	8000670 <HAL_GetTick>
 8001bf8:	4605      	mov	r5, r0

    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == RESET)
 8001bfa:	6823      	ldr	r3, [r4, #0]
 8001bfc:	009b      	lsls	r3, r3, #2
 8001bfe:	d50f      	bpl.n	8001c20 <RCCEx_PLL3_Config+0xb8>
    }

  }


  return status;
 8001c00:	2000      	movs	r0, #0
 8001c02:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if((int32_t) (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 8001c04:	f7fe fd34 	bl	8000670 <HAL_GetTick>
 8001c08:	1bc0      	subs	r0, r0, r7
 8001c0a:	2802      	cmp	r0, #2
 8001c0c:	d9bc      	bls.n	8001b88 <RCCEx_PLL3_Config+0x20>
        return HAL_TIMEOUT;
 8001c0e:	2003      	movs	r0, #3
 8001c10:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    else if(Divider == DIVIDER_Q_UPDATE)
 8001c12:	2d01      	cmp	r5, #1
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8001c14:	bf0c      	ite	eq
 8001c16:	f443 0300 	orreq.w	r3, r3, #8388608	; 0x800000
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8001c1a:	f043 7380 	orrne.w	r3, r3, #16777216	; 0x1000000
 8001c1e:	e7e3      	b.n	8001be8 <RCCEx_PLL3_Config+0x80>
      if((int32_t) (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 8001c20:	f7fe fd26 	bl	8000670 <HAL_GetTick>
 8001c24:	1b40      	subs	r0, r0, r5
 8001c26:	2802      	cmp	r0, #2
 8001c28:	d9e7      	bls.n	8001bfa <RCCEx_PLL3_Config+0x92>
 8001c2a:	e7f0      	b.n	8001c0e <RCCEx_PLL3_Config+0xa6>
    return HAL_ERROR;
 8001c2c:	2001      	movs	r0, #1
}
 8001c2e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001c30:	58024400 	.word	0x58024400

08001c34 <HAL_RCCEx_PeriphCLKConfig>:
{
 8001c34:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8001c38:	6804      	ldr	r4, [r0, #0]
{
 8001c3a:	4605      	mov	r5, r0
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8001c3c:	f014 6000 	ands.w	r0, r4, #134217728	; 0x8000000
 8001c40:	d014      	beq.n	8001c6c <HAL_RCCEx_PeriphCLKConfig+0x38>
    switch(PeriphClkInit->SpdifrxClockSelection)
 8001c42:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8001c44:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8001c48:	d018      	beq.n	8001c7c <HAL_RCCEx_PeriphCLKConfig+0x48>
 8001c4a:	d802      	bhi.n	8001c52 <HAL_RCCEx_PeriphCLKConfig+0x1e>
 8001c4c:	b183      	cbz	r3, 8001c70 <HAL_RCCEx_PeriphCLKConfig+0x3c>
      ret = HAL_ERROR;
 8001c4e:	2401      	movs	r4, #1
 8001c50:	e01b      	b.n	8001c8a <HAL_RCCEx_PeriphCLKConfig+0x56>
    switch(PeriphClkInit->SpdifrxClockSelection)
 8001c52:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8001c56:	d023      	beq.n	8001ca0 <HAL_RCCEx_PeriphCLKConfig+0x6c>
 8001c58:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8001c5c:	d1f7      	bne.n	8001c4e <HAL_RCCEx_PeriphCLKConfig+0x1a>
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8001c5e:	4aa6      	ldr	r2, [pc, #664]	; (8001ef8 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8001c60:	6e69      	ldr	r1, [r5, #100]	; 0x64
 8001c62:	6d13      	ldr	r3, [r2, #80]	; 0x50
 8001c64:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 8001c68:	430b      	orrs	r3, r1
 8001c6a:	6513      	str	r3, [r2, #80]	; 0x50
 8001c6c:	2400      	movs	r4, #0
 8001c6e:	e00c      	b.n	8001c8a <HAL_RCCEx_PeriphCLKConfig+0x56>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8001c70:	4aa1      	ldr	r2, [pc, #644]	; (8001ef8 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8001c72:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 8001c74:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001c78:	62d3      	str	r3, [r2, #44]	; 0x2c
      break;
 8001c7a:	e7f0      	b.n	8001c5e <HAL_RCCEx_PeriphCLKConfig+0x2a>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8001c7c:	2102      	movs	r1, #2
 8001c7e:	1d28      	adds	r0, r5, #4
 8001c80:	f7ff ff0c 	bl	8001a9c <RCCEx_PLL2_Config>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8001c84:	4604      	mov	r4, r0
    if(ret == HAL_OK)
 8001c86:	2800      	cmp	r0, #0
 8001c88:	d0e9      	beq.n	8001c5e <HAL_RCCEx_PeriphCLKConfig+0x2a>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8001c8a:	682b      	ldr	r3, [r5, #0]
 8001c8c:	05de      	lsls	r6, r3, #23
 8001c8e:	d53c      	bpl.n	8001d0a <HAL_RCCEx_PeriphCLKConfig+0xd6>
    switch(PeriphClkInit->Sai1ClockSelection)
 8001c90:	6d6b      	ldr	r3, [r5, #84]	; 0x54
 8001c92:	2b04      	cmp	r3, #4
 8001c94:	d834      	bhi.n	8001d00 <HAL_RCCEx_PeriphCLKConfig+0xcc>
 8001c96:	e8df f003 	tbb	[pc, r3]
 8001c9a:	1009      	.short	0x1009
 8001c9c:	0e2d      	.short	0x0e2d
 8001c9e:	0e          	.byte	0x0e
 8001c9f:	00          	.byte	0x00
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8001ca0:	2102      	movs	r1, #2
 8001ca2:	f105 0024 	add.w	r0, r5, #36	; 0x24
 8001ca6:	f7ff ff5f 	bl	8001b68 <RCCEx_PLL3_Config>
 8001caa:	e7eb      	b.n	8001c84 <HAL_RCCEx_PeriphCLKConfig+0x50>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8001cac:	4a92      	ldr	r2, [pc, #584]	; (8001ef8 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8001cae:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 8001cb0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001cb4:	62d3      	str	r3, [r2, #44]	; 0x2c
    switch(PeriphClkInit->Sai1ClockSelection)
 8001cb6:	4626      	mov	r6, r4
 8001cb8:	e004      	b.n	8001cc4 <HAL_RCCEx_PeriphCLKConfig+0x90>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8001cba:	2100      	movs	r1, #0
 8001cbc:	1d28      	adds	r0, r5, #4
 8001cbe:	f7ff feed 	bl	8001a9c <RCCEx_PLL2_Config>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8001cc2:	4606      	mov	r6, r0
    if(ret == HAL_OK)
 8001cc4:	b9ee      	cbnz	r6, 8001d02 <HAL_RCCEx_PeriphCLKConfig+0xce>
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8001cc6:	4a8c      	ldr	r2, [pc, #560]	; (8001ef8 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8001cc8:	6d69      	ldr	r1, [r5, #84]	; 0x54
 8001cca:	6d13      	ldr	r3, [r2, #80]	; 0x50
 8001ccc:	f023 0307 	bic.w	r3, r3, #7
 8001cd0:	430b      	orrs	r3, r1
 8001cd2:	6513      	str	r3, [r2, #80]	; 0x50
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 8001cd4:	682b      	ldr	r3, [r5, #0]
 8001cd6:	0598      	lsls	r0, r3, #22
 8001cd8:	d527      	bpl.n	8001d2a <HAL_RCCEx_PeriphCLKConfig+0xf6>
    switch(PeriphClkInit->Sai23ClockSelection)
 8001cda:	6dab      	ldr	r3, [r5, #88]	; 0x58
 8001cdc:	2b80      	cmp	r3, #128	; 0x80
 8001cde:	d043      	beq.n	8001d68 <HAL_RCCEx_PeriphCLKConfig+0x134>
 8001ce0:	d815      	bhi.n	8001d0e <HAL_RCCEx_PeriphCLKConfig+0xda>
 8001ce2:	2b00      	cmp	r3, #0
 8001ce4:	d034      	beq.n	8001d50 <HAL_RCCEx_PeriphCLKConfig+0x11c>
 8001ce6:	2b40      	cmp	r3, #64	; 0x40
 8001ce8:	d038      	beq.n	8001d5c <HAL_RCCEx_PeriphCLKConfig+0x128>
      ret = HAL_ERROR;
 8001cea:	2601      	movs	r6, #1
      status |= ret;
 8001cec:	ea44 0006 	orr.w	r0, r4, r6
 8001cf0:	b2c4      	uxtb	r4, r0
 8001cf2:	e01a      	b.n	8001d2a <HAL_RCCEx_PeriphCLKConfig+0xf6>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8001cf4:	2100      	movs	r1, #0
 8001cf6:	f105 0024 	add.w	r0, r5, #36	; 0x24
 8001cfa:	f7ff ff35 	bl	8001b68 <RCCEx_PLL3_Config>
 8001cfe:	e7e0      	b.n	8001cc2 <HAL_RCCEx_PeriphCLKConfig+0x8e>
      ret = HAL_ERROR;
 8001d00:	2601      	movs	r6, #1
      status |= ret;
 8001d02:	ea44 0006 	orr.w	r0, r4, r6
 8001d06:	b2c4      	uxtb	r4, r0
 8001d08:	e7e4      	b.n	8001cd4 <HAL_RCCEx_PeriphCLKConfig+0xa0>
 8001d0a:	4626      	mov	r6, r4
 8001d0c:	e7e2      	b.n	8001cd4 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    switch(PeriphClkInit->Sai23ClockSelection)
 8001d0e:	2bc0      	cmp	r3, #192	; 0xc0
 8001d10:	d002      	beq.n	8001d18 <HAL_RCCEx_PeriphCLKConfig+0xe4>
 8001d12:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001d16:	d1e8      	bne.n	8001cea <HAL_RCCEx_PeriphCLKConfig+0xb6>
    if(ret == HAL_OK)
 8001d18:	2e00      	cmp	r6, #0
 8001d1a:	d1e7      	bne.n	8001cec <HAL_RCCEx_PeriphCLKConfig+0xb8>
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 8001d1c:	4a76      	ldr	r2, [pc, #472]	; (8001ef8 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8001d1e:	6da9      	ldr	r1, [r5, #88]	; 0x58
 8001d20:	6d13      	ldr	r3, [r2, #80]	; 0x50
 8001d22:	f423 73e0 	bic.w	r3, r3, #448	; 0x1c0
 8001d26:	430b      	orrs	r3, r1
 8001d28:	6513      	str	r3, [r2, #80]	; 0x50
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8001d2a:	682b      	ldr	r3, [r5, #0]
 8001d2c:	0559      	lsls	r1, r3, #21
 8001d2e:	d531      	bpl.n	8001d94 <HAL_RCCEx_PeriphCLKConfig+0x160>
    switch(PeriphClkInit->Sai4AClockSelection)
 8001d30:	f8d5 30a4 	ldr.w	r3, [r5, #164]	; 0xa4
 8001d34:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001d38:	d04b      	beq.n	8001dd2 <HAL_RCCEx_PeriphCLKConfig+0x19e>
 8001d3a:	d81b      	bhi.n	8001d74 <HAL_RCCEx_PeriphCLKConfig+0x140>
 8001d3c:	2b00      	cmp	r3, #0
 8001d3e:	d03c      	beq.n	8001dba <HAL_RCCEx_PeriphCLKConfig+0x186>
 8001d40:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8001d44:	d03f      	beq.n	8001dc6 <HAL_RCCEx_PeriphCLKConfig+0x192>
      ret = HAL_ERROR;
 8001d46:	2601      	movs	r6, #1
      status |= ret;
 8001d48:	ea44 0006 	orr.w	r0, r4, r6
 8001d4c:	b2c4      	uxtb	r4, r0
 8001d4e:	e021      	b.n	8001d94 <HAL_RCCEx_PeriphCLKConfig+0x160>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8001d50:	4a69      	ldr	r2, [pc, #420]	; (8001ef8 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8001d52:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 8001d54:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001d58:	62d3      	str	r3, [r2, #44]	; 0x2c
      break;
 8001d5a:	e7dd      	b.n	8001d18 <HAL_RCCEx_PeriphCLKConfig+0xe4>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8001d5c:	2100      	movs	r1, #0
 8001d5e:	1d28      	adds	r0, r5, #4
 8001d60:	f7ff fe9c 	bl	8001a9c <RCCEx_PLL2_Config>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8001d64:	4606      	mov	r6, r0
      break;
 8001d66:	e7d7      	b.n	8001d18 <HAL_RCCEx_PeriphCLKConfig+0xe4>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8001d68:	2100      	movs	r1, #0
 8001d6a:	f105 0024 	add.w	r0, r5, #36	; 0x24
 8001d6e:	f7ff fefb 	bl	8001b68 <RCCEx_PLL3_Config>
 8001d72:	e7f7      	b.n	8001d64 <HAL_RCCEx_PeriphCLKConfig+0x130>
    switch(PeriphClkInit->Sai4AClockSelection)
 8001d74:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 8001d78:	d002      	beq.n	8001d80 <HAL_RCCEx_PeriphCLKConfig+0x14c>
 8001d7a:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8001d7e:	d1e2      	bne.n	8001d46 <HAL_RCCEx_PeriphCLKConfig+0x112>
    if(ret == HAL_OK)
 8001d80:	2e00      	cmp	r6, #0
 8001d82:	d1e1      	bne.n	8001d48 <HAL_RCCEx_PeriphCLKConfig+0x114>
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 8001d84:	4a5c      	ldr	r2, [pc, #368]	; (8001ef8 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8001d86:	f8d5 10a4 	ldr.w	r1, [r5, #164]	; 0xa4
 8001d8a:	6d93      	ldr	r3, [r2, #88]	; 0x58
 8001d8c:	f423 0360 	bic.w	r3, r3, #14680064	; 0xe00000
 8001d90:	430b      	orrs	r3, r1
 8001d92:	6593      	str	r3, [r2, #88]	; 0x58
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8001d94:	682b      	ldr	r3, [r5, #0]
 8001d96:	051a      	lsls	r2, r3, #20
 8001d98:	d531      	bpl.n	8001dfe <HAL_RCCEx_PeriphCLKConfig+0x1ca>
    switch(PeriphClkInit->Sai4BClockSelection)
 8001d9a:	f8d5 30a8 	ldr.w	r3, [r5, #168]	; 0xa8
 8001d9e:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8001da2:	d045      	beq.n	8001e30 <HAL_RCCEx_PeriphCLKConfig+0x1fc>
 8001da4:	d81b      	bhi.n	8001dde <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 8001da6:	2b00      	cmp	r3, #0
 8001da8:	d036      	beq.n	8001e18 <HAL_RCCEx_PeriphCLKConfig+0x1e4>
 8001daa:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001dae:	d039      	beq.n	8001e24 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
      ret = HAL_ERROR;
 8001db0:	2601      	movs	r6, #1
      status |= ret;
 8001db2:	ea44 0006 	orr.w	r0, r4, r6
 8001db6:	b2c4      	uxtb	r4, r0
 8001db8:	e021      	b.n	8001dfe <HAL_RCCEx_PeriphCLKConfig+0x1ca>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8001dba:	4a4f      	ldr	r2, [pc, #316]	; (8001ef8 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8001dbc:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 8001dbe:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001dc2:	62d3      	str	r3, [r2, #44]	; 0x2c
      break;
 8001dc4:	e7dc      	b.n	8001d80 <HAL_RCCEx_PeriphCLKConfig+0x14c>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8001dc6:	2100      	movs	r1, #0
 8001dc8:	1d28      	adds	r0, r5, #4
 8001dca:	f7ff fe67 	bl	8001a9c <RCCEx_PLL2_Config>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8001dce:	4606      	mov	r6, r0
      break;
 8001dd0:	e7d6      	b.n	8001d80 <HAL_RCCEx_PeriphCLKConfig+0x14c>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8001dd2:	2100      	movs	r1, #0
 8001dd4:	f105 0024 	add.w	r0, r5, #36	; 0x24
 8001dd8:	f7ff fec6 	bl	8001b68 <RCCEx_PLL3_Config>
 8001ddc:	e7f7      	b.n	8001dce <HAL_RCCEx_PeriphCLKConfig+0x19a>
    switch(PeriphClkInit->Sai4BClockSelection)
 8001dde:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8001de2:	d002      	beq.n	8001dea <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 8001de4:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8001de8:	d1e2      	bne.n	8001db0 <HAL_RCCEx_PeriphCLKConfig+0x17c>
    if(ret == HAL_OK)
 8001dea:	2e00      	cmp	r6, #0
 8001dec:	d1e1      	bne.n	8001db2 <HAL_RCCEx_PeriphCLKConfig+0x17e>
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8001dee:	4a42      	ldr	r2, [pc, #264]	; (8001ef8 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8001df0:	f8d5 10a8 	ldr.w	r1, [r5, #168]	; 0xa8
 8001df4:	6d93      	ldr	r3, [r2, #88]	; 0x58
 8001df6:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8001dfa:	430b      	orrs	r3, r1
 8001dfc:	6593      	str	r3, [r2, #88]	; 0x58
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8001dfe:	682b      	ldr	r3, [r5, #0]
 8001e00:	019b      	lsls	r3, r3, #6
 8001e02:	d528      	bpl.n	8001e56 <HAL_RCCEx_PeriphCLKConfig+0x222>
    switch(PeriphClkInit->QspiClockSelection)
 8001e04:	6cab      	ldr	r3, [r5, #72]	; 0x48
 8001e06:	2b10      	cmp	r3, #16
 8001e08:	d037      	beq.n	8001e7a <HAL_RCCEx_PeriphCLKConfig+0x246>
 8001e0a:	d817      	bhi.n	8001e3c <HAL_RCCEx_PeriphCLKConfig+0x208>
 8001e0c:	b1d3      	cbz	r3, 8001e44 <HAL_RCCEx_PeriphCLKConfig+0x210>
      ret = HAL_ERROR;
 8001e0e:	2601      	movs	r6, #1
      status |= ret;
 8001e10:	ea44 0006 	orr.w	r0, r4, r6
 8001e14:	b2c4      	uxtb	r4, r0
 8001e16:	e01e      	b.n	8001e56 <HAL_RCCEx_PeriphCLKConfig+0x222>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8001e18:	4a37      	ldr	r2, [pc, #220]	; (8001ef8 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8001e1a:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 8001e1c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001e20:	62d3      	str	r3, [r2, #44]	; 0x2c
      break;
 8001e22:	e7e2      	b.n	8001dea <HAL_RCCEx_PeriphCLKConfig+0x1b6>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8001e24:	2100      	movs	r1, #0
 8001e26:	1d28      	adds	r0, r5, #4
 8001e28:	f7ff fe38 	bl	8001a9c <RCCEx_PLL2_Config>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8001e2c:	4606      	mov	r6, r0
      break;
 8001e2e:	e7dc      	b.n	8001dea <HAL_RCCEx_PeriphCLKConfig+0x1b6>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8001e30:	2100      	movs	r1, #0
 8001e32:	f105 0024 	add.w	r0, r5, #36	; 0x24
 8001e36:	f7ff fe97 	bl	8001b68 <RCCEx_PLL3_Config>
 8001e3a:	e7f7      	b.n	8001e2c <HAL_RCCEx_PeriphCLKConfig+0x1f8>
    switch(PeriphClkInit->QspiClockSelection)
 8001e3c:	2b20      	cmp	r3, #32
 8001e3e:	d022      	beq.n	8001e86 <HAL_RCCEx_PeriphCLKConfig+0x252>
 8001e40:	2b30      	cmp	r3, #48	; 0x30
 8001e42:	d1e4      	bne.n	8001e0e <HAL_RCCEx_PeriphCLKConfig+0x1da>
    if(ret == HAL_OK)
 8001e44:	2e00      	cmp	r6, #0
 8001e46:	d1e3      	bne.n	8001e10 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8001e48:	4a2b      	ldr	r2, [pc, #172]	; (8001ef8 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8001e4a:	6ca9      	ldr	r1, [r5, #72]	; 0x48
 8001e4c:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
 8001e4e:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8001e52:	430b      	orrs	r3, r1
 8001e54:	64d3      	str	r3, [r2, #76]	; 0x4c
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8001e56:	682b      	ldr	r3, [r5, #0]
 8001e58:	04df      	lsls	r7, r3, #19
 8001e5a:	d529      	bpl.n	8001eb0 <HAL_RCCEx_PeriphCLKConfig+0x27c>
    switch(PeriphClkInit->Spi123ClockSelection)
 8001e5c:	6deb      	ldr	r3, [r5, #92]	; 0x5c
 8001e5e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001e62:	d042      	beq.n	8001eea <HAL_RCCEx_PeriphCLKConfig+0x2b6>
 8001e64:	d815      	bhi.n	8001e92 <HAL_RCCEx_PeriphCLKConfig+0x25e>
 8001e66:	2b00      	cmp	r3, #0
 8001e68:	d033      	beq.n	8001ed2 <HAL_RCCEx_PeriphCLKConfig+0x29e>
 8001e6a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001e6e:	d036      	beq.n	8001ede <HAL_RCCEx_PeriphCLKConfig+0x2aa>
      ret = HAL_ERROR;
 8001e70:	2601      	movs	r6, #1
      status |= ret;
 8001e72:	ea44 0006 	orr.w	r0, r4, r6
 8001e76:	b2c4      	uxtb	r4, r0
 8001e78:	e01a      	b.n	8001eb0 <HAL_RCCEx_PeriphCLKConfig+0x27c>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8001e7a:	4a1f      	ldr	r2, [pc, #124]	; (8001ef8 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8001e7c:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 8001e7e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001e82:	62d3      	str	r3, [r2, #44]	; 0x2c
      break;
 8001e84:	e7de      	b.n	8001e44 <HAL_RCCEx_PeriphCLKConfig+0x210>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8001e86:	2102      	movs	r1, #2
 8001e88:	1d28      	adds	r0, r5, #4
 8001e8a:	f7ff fe07 	bl	8001a9c <RCCEx_PLL2_Config>
 8001e8e:	4606      	mov	r6, r0
      break;
 8001e90:	e7d8      	b.n	8001e44 <HAL_RCCEx_PeriphCLKConfig+0x210>
    switch(PeriphClkInit->Spi123ClockSelection)
 8001e92:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8001e96:	d002      	beq.n	8001e9e <HAL_RCCEx_PeriphCLKConfig+0x26a>
 8001e98:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8001e9c:	d1e8      	bne.n	8001e70 <HAL_RCCEx_PeriphCLKConfig+0x23c>
    if(ret == HAL_OK)
 8001e9e:	2e00      	cmp	r6, #0
 8001ea0:	d1e7      	bne.n	8001e72 <HAL_RCCEx_PeriphCLKConfig+0x23e>
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8001ea2:	4a15      	ldr	r2, [pc, #84]	; (8001ef8 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8001ea4:	6de9      	ldr	r1, [r5, #92]	; 0x5c
 8001ea6:	6d13      	ldr	r3, [r2, #80]	; 0x50
 8001ea8:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8001eac:	430b      	orrs	r3, r1
 8001eae:	6513      	str	r3, [r2, #80]	; 0x50
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8001eb0:	682b      	ldr	r3, [r5, #0]
 8001eb2:	0498      	lsls	r0, r3, #18
 8001eb4:	d534      	bpl.n	8001f20 <HAL_RCCEx_PeriphCLKConfig+0x2ec>
    switch(PeriphClkInit->Spi45ClockSelection)
 8001eb6:	6e2b      	ldr	r3, [r5, #96]	; 0x60
 8001eb8:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8001ebc:	d048      	beq.n	8001f50 <HAL_RCCEx_PeriphCLKConfig+0x31c>
 8001ebe:	d81d      	bhi.n	8001efc <HAL_RCCEx_PeriphCLKConfig+0x2c8>
 8001ec0:	b32b      	cbz	r3, 8001f0e <HAL_RCCEx_PeriphCLKConfig+0x2da>
 8001ec2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001ec6:	d03d      	beq.n	8001f44 <HAL_RCCEx_PeriphCLKConfig+0x310>
      ret = HAL_ERROR;
 8001ec8:	2601      	movs	r6, #1
      status |= ret;
 8001eca:	ea44 0006 	orr.w	r0, r4, r6
 8001ece:	b2c4      	uxtb	r4, r0
 8001ed0:	e026      	b.n	8001f20 <HAL_RCCEx_PeriphCLKConfig+0x2ec>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8001ed2:	4a09      	ldr	r2, [pc, #36]	; (8001ef8 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8001ed4:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 8001ed6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001eda:	62d3      	str	r3, [r2, #44]	; 0x2c
      break;
 8001edc:	e7df      	b.n	8001e9e <HAL_RCCEx_PeriphCLKConfig+0x26a>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8001ede:	2100      	movs	r1, #0
 8001ee0:	1d28      	adds	r0, r5, #4
 8001ee2:	f7ff fddb 	bl	8001a9c <RCCEx_PLL2_Config>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8001ee6:	4606      	mov	r6, r0
      break;
 8001ee8:	e7d9      	b.n	8001e9e <HAL_RCCEx_PeriphCLKConfig+0x26a>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8001eea:	2100      	movs	r1, #0
 8001eec:	f105 0024 	add.w	r0, r5, #36	; 0x24
 8001ef0:	f7ff fe3a 	bl	8001b68 <RCCEx_PLL3_Config>
 8001ef4:	e7f7      	b.n	8001ee6 <HAL_RCCEx_PeriphCLKConfig+0x2b2>
 8001ef6:	bf00      	nop
 8001ef8:	58024400 	.word	0x58024400
    switch(PeriphClkInit->Spi45ClockSelection)
 8001efc:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8001f00:	d005      	beq.n	8001f0e <HAL_RCCEx_PeriphCLKConfig+0x2da>
 8001f02:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001f06:	d002      	beq.n	8001f0e <HAL_RCCEx_PeriphCLKConfig+0x2da>
 8001f08:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8001f0c:	d1dc      	bne.n	8001ec8 <HAL_RCCEx_PeriphCLKConfig+0x294>
    if(ret == HAL_OK)
 8001f0e:	2e00      	cmp	r6, #0
 8001f10:	d1db      	bne.n	8001eca <HAL_RCCEx_PeriphCLKConfig+0x296>
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8001f12:	4aa0      	ldr	r2, [pc, #640]	; (8002194 <HAL_RCCEx_PeriphCLKConfig+0x560>)
 8001f14:	6e29      	ldr	r1, [r5, #96]	; 0x60
 8001f16:	6d13      	ldr	r3, [r2, #80]	; 0x50
 8001f18:	f423 23e0 	bic.w	r3, r3, #458752	; 0x70000
 8001f1c:	430b      	orrs	r3, r1
 8001f1e:	6513      	str	r3, [r2, #80]	; 0x50
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8001f20:	682b      	ldr	r3, [r5, #0]
 8001f22:	0459      	lsls	r1, r3, #17
 8001f24:	d52d      	bpl.n	8001f82 <HAL_RCCEx_PeriphCLKConfig+0x34e>
    switch(PeriphClkInit->Spi6ClockSelection)
 8001f26:	f8d5 30ac 	ldr.w	r3, [r5, #172]	; 0xac
 8001f2a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8001f2e:	d04c      	beq.n	8001fca <HAL_RCCEx_PeriphCLKConfig+0x396>
 8001f30:	d814      	bhi.n	8001f5c <HAL_RCCEx_PeriphCLKConfig+0x328>
 8001f32:	b1e3      	cbz	r3, 8001f6e <HAL_RCCEx_PeriphCLKConfig+0x33a>
 8001f34:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8001f38:	d041      	beq.n	8001fbe <HAL_RCCEx_PeriphCLKConfig+0x38a>
      ret = HAL_ERROR;
 8001f3a:	2601      	movs	r6, #1
      status |= ret;
 8001f3c:	ea44 0006 	orr.w	r0, r4, r6
 8001f40:	b2c4      	uxtb	r4, r0
 8001f42:	e01e      	b.n	8001f82 <HAL_RCCEx_PeriphCLKConfig+0x34e>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8001f44:	2101      	movs	r1, #1
 8001f46:	1d28      	adds	r0, r5, #4
 8001f48:	f7ff fda8 	bl	8001a9c <RCCEx_PLL2_Config>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8001f4c:	4606      	mov	r6, r0
      break;
 8001f4e:	e7de      	b.n	8001f0e <HAL_RCCEx_PeriphCLKConfig+0x2da>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8001f50:	2101      	movs	r1, #1
 8001f52:	f105 0024 	add.w	r0, r5, #36	; 0x24
 8001f56:	f7ff fe07 	bl	8001b68 <RCCEx_PLL3_Config>
 8001f5a:	e7f7      	b.n	8001f4c <HAL_RCCEx_PeriphCLKConfig+0x318>
    switch(PeriphClkInit->Spi6ClockSelection)
 8001f5c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001f60:	d005      	beq.n	8001f6e <HAL_RCCEx_PeriphCLKConfig+0x33a>
 8001f62:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001f66:	d002      	beq.n	8001f6e <HAL_RCCEx_PeriphCLKConfig+0x33a>
 8001f68:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8001f6c:	d1e5      	bne.n	8001f3a <HAL_RCCEx_PeriphCLKConfig+0x306>
    if(ret == HAL_OK)
 8001f6e:	2e00      	cmp	r6, #0
 8001f70:	d1e4      	bne.n	8001f3c <HAL_RCCEx_PeriphCLKConfig+0x308>
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8001f72:	4a88      	ldr	r2, [pc, #544]	; (8002194 <HAL_RCCEx_PeriphCLKConfig+0x560>)
 8001f74:	f8d5 10ac 	ldr.w	r1, [r5, #172]	; 0xac
 8001f78:	6d93      	ldr	r3, [r2, #88]	; 0x58
 8001f7a:	f023 43e0 	bic.w	r3, r3, #1879048192	; 0x70000000
 8001f7e:	430b      	orrs	r3, r1
 8001f80:	6593      	str	r3, [r2, #88]	; 0x58
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8001f82:	682b      	ldr	r3, [r5, #0]
 8001f84:	041a      	lsls	r2, r3, #16
 8001f86:	d50f      	bpl.n	8001fa8 <HAL_RCCEx_PeriphCLKConfig+0x374>
    switch(PeriphClkInit->FdcanClockSelection)
 8001f88:	6eeb      	ldr	r3, [r5, #108]	; 0x6c
 8001f8a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8001f8e:	d022      	beq.n	8001fd6 <HAL_RCCEx_PeriphCLKConfig+0x3a2>
 8001f90:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8001f94:	d025      	beq.n	8001fe2 <HAL_RCCEx_PeriphCLKConfig+0x3ae>
 8001f96:	bb53      	cbnz	r3, 8001fee <HAL_RCCEx_PeriphCLKConfig+0x3ba>
    if(ret == HAL_OK)
 8001f98:	bb56      	cbnz	r6, 8001ff0 <HAL_RCCEx_PeriphCLKConfig+0x3bc>
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8001f9a:	4a7e      	ldr	r2, [pc, #504]	; (8002194 <HAL_RCCEx_PeriphCLKConfig+0x560>)
 8001f9c:	6ee9      	ldr	r1, [r5, #108]	; 0x6c
 8001f9e:	6d13      	ldr	r3, [r2, #80]	; 0x50
 8001fa0:	f023 5340 	bic.w	r3, r3, #805306368	; 0x30000000
 8001fa4:	430b      	orrs	r3, r1
 8001fa6:	6513      	str	r3, [r2, #80]	; 0x50
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8001fa8:	682b      	ldr	r3, [r5, #0]
 8001faa:	01db      	lsls	r3, r3, #7
 8001fac:	d532      	bpl.n	8002014 <HAL_RCCEx_PeriphCLKConfig+0x3e0>
    switch(PeriphClkInit->FmcClockSelection)
 8001fae:	6c6b      	ldr	r3, [r5, #68]	; 0x44
 8001fb0:	2b03      	cmp	r3, #3
 8001fb2:	f200 808a 	bhi.w	80020ca <HAL_RCCEx_PeriphCLKConfig+0x496>
 8001fb6:	e8df f003 	tbb	[pc, r3]
 8001fba:	1f24      	.short	0x1f24
 8001fbc:	2482      	.short	0x2482
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8001fbe:	2101      	movs	r1, #1
 8001fc0:	1d28      	adds	r0, r5, #4
 8001fc2:	f7ff fd6b 	bl	8001a9c <RCCEx_PLL2_Config>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8001fc6:	4606      	mov	r6, r0
      break;
 8001fc8:	e7d1      	b.n	8001f6e <HAL_RCCEx_PeriphCLKConfig+0x33a>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8001fca:	2101      	movs	r1, #1
 8001fcc:	f105 0024 	add.w	r0, r5, #36	; 0x24
 8001fd0:	f7ff fdca 	bl	8001b68 <RCCEx_PLL3_Config>
 8001fd4:	e7f7      	b.n	8001fc6 <HAL_RCCEx_PeriphCLKConfig+0x392>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8001fd6:	4a6f      	ldr	r2, [pc, #444]	; (8002194 <HAL_RCCEx_PeriphCLKConfig+0x560>)
 8001fd8:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 8001fda:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001fde:	62d3      	str	r3, [r2, #44]	; 0x2c
      break;
 8001fe0:	e7da      	b.n	8001f98 <HAL_RCCEx_PeriphCLKConfig+0x364>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8001fe2:	2101      	movs	r1, #1
 8001fe4:	1d28      	adds	r0, r5, #4
 8001fe6:	f7ff fd59 	bl	8001a9c <RCCEx_PLL2_Config>
 8001fea:	4606      	mov	r6, r0
      break;
 8001fec:	e7d4      	b.n	8001f98 <HAL_RCCEx_PeriphCLKConfig+0x364>
      ret = HAL_ERROR;
 8001fee:	2601      	movs	r6, #1
      status |= ret;
 8001ff0:	ea44 0006 	orr.w	r0, r4, r6
 8001ff4:	b2c4      	uxtb	r4, r0
 8001ff6:	e7d7      	b.n	8001fa8 <HAL_RCCEx_PeriphCLKConfig+0x374>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8001ff8:	4a66      	ldr	r2, [pc, #408]	; (8002194 <HAL_RCCEx_PeriphCLKConfig+0x560>)
 8001ffa:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 8001ffc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002000:	62d3      	str	r3, [r2, #44]	; 0x2c
    if(ret == HAL_OK)
 8002002:	2e00      	cmp	r6, #0
 8002004:	d162      	bne.n	80020cc <HAL_RCCEx_PeriphCLKConfig+0x498>
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8002006:	4a63      	ldr	r2, [pc, #396]	; (8002194 <HAL_RCCEx_PeriphCLKConfig+0x560>)
 8002008:	6c69      	ldr	r1, [r5, #68]	; 0x44
 800200a:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
 800200c:	f023 0303 	bic.w	r3, r3, #3
 8002010:	430b      	orrs	r3, r1
 8002012:	64d3      	str	r3, [r2, #76]	; 0x4c
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002014:	682b      	ldr	r3, [r5, #0]
 8002016:	025f      	lsls	r7, r3, #9
 8002018:	d542      	bpl.n	80020a0 <HAL_RCCEx_PeriphCLKConfig+0x46c>
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800201a:	4f5f      	ldr	r7, [pc, #380]	; (8002198 <HAL_RCCEx_PeriphCLKConfig+0x564>)
 800201c:	683b      	ldr	r3, [r7, #0]
 800201e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002022:	603b      	str	r3, [r7, #0]
    tickstart = HAL_GetTick();
 8002024:	f7fe fb24 	bl	8000670 <HAL_GetTick>
 8002028:	4680      	mov	r8, r0
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 800202a:	683b      	ldr	r3, [r7, #0]
 800202c:	05d8      	lsls	r0, r3, #23
 800202e:	d551      	bpl.n	80020d4 <HAL_RCCEx_PeriphCLKConfig+0x4a0>
    if(ret == HAL_OK)
 8002030:	2e00      	cmp	r6, #0
 8002032:	d156      	bne.n	80020e2 <HAL_RCCEx_PeriphCLKConfig+0x4ae>
      if((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8002034:	4b57      	ldr	r3, [pc, #348]	; (8002194 <HAL_RCCEx_PeriphCLKConfig+0x560>)
 8002036:	f8d5 00b0 	ldr.w	r0, [r5, #176]	; 0xb0
 800203a:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800203c:	4042      	eors	r2, r0
 800203e:	f412 7f40 	tst.w	r2, #768	; 0x300
 8002042:	d00b      	beq.n	800205c <HAL_RCCEx_PeriphCLKConfig+0x428>
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002044:	6f1a      	ldr	r2, [r3, #112]	; 0x70
        __HAL_RCC_BACKUPRESET_FORCE();
 8002046:	6f19      	ldr	r1, [r3, #112]	; 0x70
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002048:	f422 7240 	bic.w	r2, r2, #768	; 0x300
        __HAL_RCC_BACKUPRESET_FORCE();
 800204c:	f441 3180 	orr.w	r1, r1, #65536	; 0x10000
 8002050:	6719      	str	r1, [r3, #112]	; 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8002052:	6f19      	ldr	r1, [r3, #112]	; 0x70
 8002054:	f421 3180 	bic.w	r1, r1, #65536	; 0x10000
 8002058:	6719      	str	r1, [r3, #112]	; 0x70
        RCC->BDCR = tmpreg;
 800205a:	671a      	str	r2, [r3, #112]	; 0x70
      if(PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 800205c:	f5b0 7f80 	cmp.w	r0, #256	; 0x100
 8002060:	d108      	bne.n	8002074 <HAL_RCCEx_PeriphCLKConfig+0x440>
        tickstart = HAL_GetTick();
 8002062:	f7fe fb05 	bl	8000670 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002066:	4f4b      	ldr	r7, [pc, #300]	; (8002194 <HAL_RCCEx_PeriphCLKConfig+0x560>)
        tickstart = HAL_GetTick();
 8002068:	4680      	mov	r8, r0
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800206a:	f241 3988 	movw	r9, #5000	; 0x1388
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800206e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002070:	0799      	lsls	r1, r3, #30
 8002072:	d53a      	bpl.n	80020ea <HAL_RCCEx_PeriphCLKConfig+0x4b6>
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002074:	f8d5 30b0 	ldr.w	r3, [r5, #176]	; 0xb0
 8002078:	4946      	ldr	r1, [pc, #280]	; (8002194 <HAL_RCCEx_PeriphCLKConfig+0x560>)
 800207a:	f403 7240 	and.w	r2, r3, #768	; 0x300
 800207e:	f5b2 7f40 	cmp.w	r2, #768	; 0x300
 8002082:	d13d      	bne.n	8002100 <HAL_RCCEx_PeriphCLKConfig+0x4cc>
 8002084:	6908      	ldr	r0, [r1, #16]
 8002086:	4a45      	ldr	r2, [pc, #276]	; (800219c <HAL_RCCEx_PeriphCLKConfig+0x568>)
 8002088:	f420 507c 	bic.w	r0, r0, #16128	; 0x3f00
 800208c:	ea02 1213 	and.w	r2, r2, r3, lsr #4
 8002090:	4302      	orrs	r2, r0
 8002092:	610a      	str	r2, [r1, #16]
 8002094:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002098:	4a3e      	ldr	r2, [pc, #248]	; (8002194 <HAL_RCCEx_PeriphCLKConfig+0x560>)
 800209a:	6f11      	ldr	r1, [r2, #112]	; 0x70
 800209c:	430b      	orrs	r3, r1
 800209e:	6713      	str	r3, [r2, #112]	; 0x70
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 80020a0:	682b      	ldr	r3, [r5, #0]
 80020a2:	07da      	lsls	r2, r3, #31
 80020a4:	d53f      	bpl.n	8002126 <HAL_RCCEx_PeriphCLKConfig+0x4f2>
    switch(PeriphClkInit->Usart16ClockSelection)
 80020a6:	6fab      	ldr	r3, [r5, #120]	; 0x78
 80020a8:	2b10      	cmp	r3, #16
 80020aa:	d04d      	beq.n	8002148 <HAL_RCCEx_PeriphCLKConfig+0x514>
 80020ac:	d82c      	bhi.n	8002108 <HAL_RCCEx_PeriphCLKConfig+0x4d4>
 80020ae:	b38b      	cbz	r3, 8002114 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
 80020b0:	2b08      	cmp	r3, #8
 80020b2:	d043      	beq.n	800213c <HAL_RCCEx_PeriphCLKConfig+0x508>
      ret = HAL_ERROR;
 80020b4:	2601      	movs	r6, #1
      status |= ret;
 80020b6:	ea44 0006 	orr.w	r0, r4, r6
 80020ba:	b2c4      	uxtb	r4, r0
 80020bc:	e033      	b.n	8002126 <HAL_RCCEx_PeriphCLKConfig+0x4f2>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 80020be:	2102      	movs	r1, #2
 80020c0:	1d28      	adds	r0, r5, #4
 80020c2:	f7ff fceb 	bl	8001a9c <RCCEx_PLL2_Config>
 80020c6:	4606      	mov	r6, r0
      break;
 80020c8:	e79b      	b.n	8002002 <HAL_RCCEx_PeriphCLKConfig+0x3ce>
      ret = HAL_ERROR;
 80020ca:	2601      	movs	r6, #1
      status |= ret;
 80020cc:	ea44 0006 	orr.w	r0, r4, r6
 80020d0:	b2c4      	uxtb	r4, r0
 80020d2:	e79f      	b.n	8002014 <HAL_RCCEx_PeriphCLKConfig+0x3e0>
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80020d4:	f7fe facc 	bl	8000670 <HAL_GetTick>
 80020d8:	eba0 0008 	sub.w	r0, r0, r8
 80020dc:	2864      	cmp	r0, #100	; 0x64
 80020de:	d9a4      	bls.n	800202a <HAL_RCCEx_PeriphCLKConfig+0x3f6>
        ret = HAL_TIMEOUT;
 80020e0:	2603      	movs	r6, #3
      status |= ret;
 80020e2:	ea44 0006 	orr.w	r0, r4, r6
 80020e6:	b2c4      	uxtb	r4, r0
 80020e8:	e7da      	b.n	80020a0 <HAL_RCCEx_PeriphCLKConfig+0x46c>
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80020ea:	f7fe fac1 	bl	8000670 <HAL_GetTick>
 80020ee:	eba0 0008 	sub.w	r0, r0, r8
 80020f2:	4548      	cmp	r0, r9
 80020f4:	d9bb      	bls.n	800206e <HAL_RCCEx_PeriphCLKConfig+0x43a>
        status |= ret;
 80020f6:	f044 0003 	orr.w	r0, r4, #3
            ret = HAL_TIMEOUT;
 80020fa:	2603      	movs	r6, #3
        status |= ret;
 80020fc:	b2c4      	uxtb	r4, r0
 80020fe:	e7cf      	b.n	80020a0 <HAL_RCCEx_PeriphCLKConfig+0x46c>
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002100:	690a      	ldr	r2, [r1, #16]
 8002102:	f422 527c 	bic.w	r2, r2, #16128	; 0x3f00
 8002106:	e7c4      	b.n	8002092 <HAL_RCCEx_PeriphCLKConfig+0x45e>
    switch(PeriphClkInit->Usart16ClockSelection)
 8002108:	2b20      	cmp	r3, #32
 800210a:	d003      	beq.n	8002114 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
 800210c:	2b28      	cmp	r3, #40	; 0x28
 800210e:	d001      	beq.n	8002114 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
 8002110:	2b18      	cmp	r3, #24
 8002112:	d1cf      	bne.n	80020b4 <HAL_RCCEx_PeriphCLKConfig+0x480>
    if(ret == HAL_OK)
 8002114:	2e00      	cmp	r6, #0
 8002116:	d1ce      	bne.n	80020b6 <HAL_RCCEx_PeriphCLKConfig+0x482>
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8002118:	4a1e      	ldr	r2, [pc, #120]	; (8002194 <HAL_RCCEx_PeriphCLKConfig+0x560>)
 800211a:	6fa9      	ldr	r1, [r5, #120]	; 0x78
 800211c:	6d53      	ldr	r3, [r2, #84]	; 0x54
 800211e:	f023 0338 	bic.w	r3, r3, #56	; 0x38
 8002122:	430b      	orrs	r3, r1
 8002124:	6553      	str	r3, [r2, #84]	; 0x54
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8002126:	682b      	ldr	r3, [r5, #0]
 8002128:	079b      	lsls	r3, r3, #30
 800212a:	d520      	bpl.n	800216e <HAL_RCCEx_PeriphCLKConfig+0x53a>
    switch(PeriphClkInit->Usart234578ClockSelection)
 800212c:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 800212e:	2b05      	cmp	r3, #5
 8002130:	d836      	bhi.n	80021a0 <HAL_RCCEx_PeriphCLKConfig+0x56c>
 8002132:	e8df f003 	tbb	[pc, r3]
 8002136:	0f14      	.short	0x0f14
 8002138:	14141428 	.word	0x14141428
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 800213c:	2101      	movs	r1, #1
 800213e:	1d28      	adds	r0, r5, #4
 8002140:	f7ff fcac 	bl	8001a9c <RCCEx_PLL2_Config>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8002144:	4606      	mov	r6, r0
      break;
 8002146:	e7e5      	b.n	8002114 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8002148:	2101      	movs	r1, #1
 800214a:	f105 0024 	add.w	r0, r5, #36	; 0x24
 800214e:	f7ff fd0b 	bl	8001b68 <RCCEx_PLL3_Config>
 8002152:	e7f7      	b.n	8002144 <HAL_RCCEx_PeriphCLKConfig+0x510>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8002154:	2101      	movs	r1, #1
 8002156:	1d28      	adds	r0, r5, #4
 8002158:	f7ff fca0 	bl	8001a9c <RCCEx_PLL2_Config>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 800215c:	4606      	mov	r6, r0
    if(ret == HAL_OK)
 800215e:	bb06      	cbnz	r6, 80021a2 <HAL_RCCEx_PeriphCLKConfig+0x56e>
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8002160:	4a0c      	ldr	r2, [pc, #48]	; (8002194 <HAL_RCCEx_PeriphCLKConfig+0x560>)
 8002162:	6f69      	ldr	r1, [r5, #116]	; 0x74
 8002164:	6d53      	ldr	r3, [r2, #84]	; 0x54
 8002166:	f023 0307 	bic.w	r3, r3, #7
 800216a:	430b      	orrs	r3, r1
 800216c:	6553      	str	r3, [r2, #84]	; 0x54
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800216e:	682b      	ldr	r3, [r5, #0]
 8002170:	075f      	lsls	r7, r3, #29
 8002172:	d528      	bpl.n	80021c6 <HAL_RCCEx_PeriphCLKConfig+0x592>
    switch(PeriphClkInit->Lpuart1ClockSelection)
 8002174:	f8d5 3090 	ldr.w	r3, [r5, #144]	; 0x90
 8002178:	2b05      	cmp	r3, #5
 800217a:	d83c      	bhi.n	80021f6 <HAL_RCCEx_PeriphCLKConfig+0x5c2>
 800217c:	e8df f003 	tbb	[pc, r3]
 8002180:	1a35151a 	.word	0x1a35151a
 8002184:	1a1a      	.short	0x1a1a
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8002186:	2101      	movs	r1, #1
 8002188:	f105 0024 	add.w	r0, r5, #36	; 0x24
 800218c:	f7ff fcec 	bl	8001b68 <RCCEx_PLL3_Config>
 8002190:	e7e4      	b.n	800215c <HAL_RCCEx_PeriphCLKConfig+0x528>
 8002192:	bf00      	nop
 8002194:	58024400 	.word	0x58024400
 8002198:	58024800 	.word	0x58024800
 800219c:	00ffffcf 	.word	0x00ffffcf
      ret = HAL_ERROR;
 80021a0:	2601      	movs	r6, #1
      status |= ret;
 80021a2:	ea44 0006 	orr.w	r0, r4, r6
 80021a6:	b2c4      	uxtb	r4, r0
 80021a8:	e7e1      	b.n	800216e <HAL_RCCEx_PeriphCLKConfig+0x53a>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 80021aa:	2101      	movs	r1, #1
 80021ac:	1d28      	adds	r0, r5, #4
 80021ae:	f7ff fc75 	bl	8001a9c <RCCEx_PLL2_Config>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 80021b2:	4606      	mov	r6, r0
    if(ret == HAL_OK)
 80021b4:	bb06      	cbnz	r6, 80021f8 <HAL_RCCEx_PeriphCLKConfig+0x5c4>
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80021b6:	4a99      	ldr	r2, [pc, #612]	; (800241c <HAL_RCCEx_PeriphCLKConfig+0x7e8>)
 80021b8:	f8d5 1090 	ldr.w	r1, [r5, #144]	; 0x90
 80021bc:	6d93      	ldr	r3, [r2, #88]	; 0x58
 80021be:	f023 0307 	bic.w	r3, r3, #7
 80021c2:	430b      	orrs	r3, r1
 80021c4:	6593      	str	r3, [r2, #88]	; 0x58
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80021c6:	682b      	ldr	r3, [r5, #0]
 80021c8:	0698      	lsls	r0, r3, #26
 80021ca:	d52c      	bpl.n	8002226 <HAL_RCCEx_PeriphCLKConfig+0x5f2>
    switch(PeriphClkInit->Lptim1ClockSelection)
 80021cc:	f8d5 308c 	ldr.w	r3, [r5, #140]	; 0x8c
 80021d0:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80021d4:	d03f      	beq.n	8002256 <HAL_RCCEx_PeriphCLKConfig+0x622>
 80021d6:	d813      	bhi.n	8002200 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
 80021d8:	b1db      	cbz	r3, 8002212 <HAL_RCCEx_PeriphCLKConfig+0x5de>
 80021da:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80021de:	d034      	beq.n	800224a <HAL_RCCEx_PeriphCLKConfig+0x616>
      ret = HAL_ERROR;
 80021e0:	2601      	movs	r6, #1
      status |= ret;
 80021e2:	ea44 0006 	orr.w	r0, r4, r6
 80021e6:	b2c4      	uxtb	r4, r0
 80021e8:	e01d      	b.n	8002226 <HAL_RCCEx_PeriphCLKConfig+0x5f2>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 80021ea:	2101      	movs	r1, #1
 80021ec:	f105 0024 	add.w	r0, r5, #36	; 0x24
 80021f0:	f7ff fcba 	bl	8001b68 <RCCEx_PLL3_Config>
 80021f4:	e7dd      	b.n	80021b2 <HAL_RCCEx_PeriphCLKConfig+0x57e>
      ret = HAL_ERROR;
 80021f6:	2601      	movs	r6, #1
      status |= ret;
 80021f8:	ea44 0006 	orr.w	r0, r4, r6
 80021fc:	b2c4      	uxtb	r4, r0
 80021fe:	e7e2      	b.n	80021c6 <HAL_RCCEx_PeriphCLKConfig+0x592>
    switch(PeriphClkInit->Lptim1ClockSelection)
 8002200:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002204:	d005      	beq.n	8002212 <HAL_RCCEx_PeriphCLKConfig+0x5de>
 8002206:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800220a:	d002      	beq.n	8002212 <HAL_RCCEx_PeriphCLKConfig+0x5de>
 800220c:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8002210:	d1e6      	bne.n	80021e0 <HAL_RCCEx_PeriphCLKConfig+0x5ac>
    if(ret == HAL_OK)
 8002212:	2e00      	cmp	r6, #0
 8002214:	d1e5      	bne.n	80021e2 <HAL_RCCEx_PeriphCLKConfig+0x5ae>
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8002216:	4a81      	ldr	r2, [pc, #516]	; (800241c <HAL_RCCEx_PeriphCLKConfig+0x7e8>)
 8002218:	f8d5 108c 	ldr.w	r1, [r5, #140]	; 0x8c
 800221c:	6d53      	ldr	r3, [r2, #84]	; 0x54
 800221e:	f023 43e0 	bic.w	r3, r3, #1879048192	; 0x70000000
 8002222:	430b      	orrs	r3, r1
 8002224:	6553      	str	r3, [r2, #84]	; 0x54
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8002226:	682b      	ldr	r3, [r5, #0]
 8002228:	0659      	lsls	r1, r3, #25
 800222a:	d52d      	bpl.n	8002288 <HAL_RCCEx_PeriphCLKConfig+0x654>
    switch(PeriphClkInit->Lptim2ClockSelection)
 800222c:	f8d5 3098 	ldr.w	r3, [r5, #152]	; 0x98
 8002230:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002234:	d042      	beq.n	80022bc <HAL_RCCEx_PeriphCLKConfig+0x688>
 8002236:	d814      	bhi.n	8002262 <HAL_RCCEx_PeriphCLKConfig+0x62e>
 8002238:	b1e3      	cbz	r3, 8002274 <HAL_RCCEx_PeriphCLKConfig+0x640>
 800223a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800223e:	d037      	beq.n	80022b0 <HAL_RCCEx_PeriphCLKConfig+0x67c>
      ret = HAL_ERROR;
 8002240:	2601      	movs	r6, #1
      status |= ret;
 8002242:	ea44 0006 	orr.w	r0, r4, r6
 8002246:	b2c4      	uxtb	r4, r0
 8002248:	e01e      	b.n	8002288 <HAL_RCCEx_PeriphCLKConfig+0x654>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 800224a:	2100      	movs	r1, #0
 800224c:	1d28      	adds	r0, r5, #4
 800224e:	f7ff fc25 	bl	8001a9c <RCCEx_PLL2_Config>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8002252:	4606      	mov	r6, r0
      break;
 8002254:	e7dd      	b.n	8002212 <HAL_RCCEx_PeriphCLKConfig+0x5de>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8002256:	2102      	movs	r1, #2
 8002258:	f105 0024 	add.w	r0, r5, #36	; 0x24
 800225c:	f7ff fc84 	bl	8001b68 <RCCEx_PLL3_Config>
 8002260:	e7f7      	b.n	8002252 <HAL_RCCEx_PeriphCLKConfig+0x61e>
    switch(PeriphClkInit->Lptim2ClockSelection)
 8002262:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002266:	d005      	beq.n	8002274 <HAL_RCCEx_PeriphCLKConfig+0x640>
 8002268:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 800226c:	d002      	beq.n	8002274 <HAL_RCCEx_PeriphCLKConfig+0x640>
 800226e:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8002272:	d1e5      	bne.n	8002240 <HAL_RCCEx_PeriphCLKConfig+0x60c>
    if(ret == HAL_OK)
 8002274:	2e00      	cmp	r6, #0
 8002276:	d1e4      	bne.n	8002242 <HAL_RCCEx_PeriphCLKConfig+0x60e>
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8002278:	4a68      	ldr	r2, [pc, #416]	; (800241c <HAL_RCCEx_PeriphCLKConfig+0x7e8>)
 800227a:	f8d5 1098 	ldr.w	r1, [r5, #152]	; 0x98
 800227e:	6d93      	ldr	r3, [r2, #88]	; 0x58
 8002280:	f423 53e0 	bic.w	r3, r3, #7168	; 0x1c00
 8002284:	430b      	orrs	r3, r1
 8002286:	6593      	str	r3, [r2, #88]	; 0x58
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8002288:	682b      	ldr	r3, [r5, #0]
 800228a:	061a      	lsls	r2, r3, #24
 800228c:	d52f      	bpl.n	80022ee <HAL_RCCEx_PeriphCLKConfig+0x6ba>
    switch(PeriphClkInit->Lptim345ClockSelection)
 800228e:	f8d5 309c 	ldr.w	r3, [r5, #156]	; 0x9c
 8002292:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002296:	f000 8095 	beq.w	80023c4 <HAL_RCCEx_PeriphCLKConfig+0x790>
 800229a:	d815      	bhi.n	80022c8 <HAL_RCCEx_PeriphCLKConfig+0x694>
 800229c:	b1eb      	cbz	r3, 80022da <HAL_RCCEx_PeriphCLKConfig+0x6a6>
 800229e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80022a2:	f000 8089 	beq.w	80023b8 <HAL_RCCEx_PeriphCLKConfig+0x784>
      ret = HAL_ERROR;
 80022a6:	2601      	movs	r6, #1
      status |= ret;
 80022a8:	ea44 0006 	orr.w	r0, r4, r6
 80022ac:	b2c4      	uxtb	r4, r0
 80022ae:	e01e      	b.n	80022ee <HAL_RCCEx_PeriphCLKConfig+0x6ba>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80022b0:	2100      	movs	r1, #0
 80022b2:	1d28      	adds	r0, r5, #4
 80022b4:	f7ff fbf2 	bl	8001a9c <RCCEx_PLL2_Config>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 80022b8:	4606      	mov	r6, r0
      break;
 80022ba:	e7db      	b.n	8002274 <HAL_RCCEx_PeriphCLKConfig+0x640>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 80022bc:	2102      	movs	r1, #2
 80022be:	f105 0024 	add.w	r0, r5, #36	; 0x24
 80022c2:	f7ff fc51 	bl	8001b68 <RCCEx_PLL3_Config>
 80022c6:	e7f7      	b.n	80022b8 <HAL_RCCEx_PeriphCLKConfig+0x684>
    switch(PeriphClkInit->Lptim345ClockSelection)
 80022c8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80022cc:	d005      	beq.n	80022da <HAL_RCCEx_PeriphCLKConfig+0x6a6>
 80022ce:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 80022d2:	d002      	beq.n	80022da <HAL_RCCEx_PeriphCLKConfig+0x6a6>
 80022d4:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 80022d8:	d1e5      	bne.n	80022a6 <HAL_RCCEx_PeriphCLKConfig+0x672>
    if(ret == HAL_OK)
 80022da:	2e00      	cmp	r6, #0
 80022dc:	d1e4      	bne.n	80022a8 <HAL_RCCEx_PeriphCLKConfig+0x674>
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 80022de:	4a4f      	ldr	r2, [pc, #316]	; (800241c <HAL_RCCEx_PeriphCLKConfig+0x7e8>)
 80022e0:	f8d5 109c 	ldr.w	r1, [r5, #156]	; 0x9c
 80022e4:	6d93      	ldr	r3, [r2, #88]	; 0x58
 80022e6:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 80022ea:	430b      	orrs	r3, r1
 80022ec:	6593      	str	r3, [r2, #88]	; 0x58
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 80022ee:	682b      	ldr	r3, [r5, #0]
 80022f0:	071b      	lsls	r3, r3, #28
 80022f2:	d50b      	bpl.n	800230c <HAL_RCCEx_PeriphCLKConfig+0x6d8>
    if ((PeriphClkInit->I2c123ClockSelection )== RCC_I2C123CLKSOURCE_PLL3 )
 80022f4:	f8d5 1080 	ldr.w	r1, [r5, #128]	; 0x80
 80022f8:	f5b1 5f80 	cmp.w	r1, #4096	; 0x1000
 80022fc:	d168      	bne.n	80023d0 <HAL_RCCEx_PeriphCLKConfig+0x79c>
      status |= RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 80022fe:	2102      	movs	r1, #2
 8002300:	f105 0024 	add.w	r0, r5, #36	; 0x24
 8002304:	f7ff fc30 	bl	8001b68 <RCCEx_PLL3_Config>
 8002308:	4304      	orrs	r4, r0
 800230a:	b2e4      	uxtb	r4, r4
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800230c:	682b      	ldr	r3, [r5, #0]
 800230e:	06df      	lsls	r7, r3, #27
 8002310:	d50b      	bpl.n	800232a <HAL_RCCEx_PeriphCLKConfig+0x6f6>
    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3 )
 8002312:	f8d5 1094 	ldr.w	r1, [r5, #148]	; 0x94
 8002316:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
 800231a:	d160      	bne.n	80023de <HAL_RCCEx_PeriphCLKConfig+0x7aa>
      status |= RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 800231c:	2102      	movs	r1, #2
 800231e:	f105 0024 	add.w	r0, r5, #36	; 0x24
 8002322:	f7ff fc21 	bl	8001b68 <RCCEx_PLL3_Config>
 8002326:	4304      	orrs	r4, r0
 8002328:	b2e4      	uxtb	r4, r4
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800232a:	682b      	ldr	r3, [r5, #0]
 800232c:	0318      	lsls	r0, r3, #12
 800232e:	d517      	bpl.n	8002360 <HAL_RCCEx_PeriphCLKConfig+0x72c>
    switch(PeriphClkInit->AdcClockSelection)
 8002330:	f8d5 10a0 	ldr.w	r1, [r5, #160]	; 0xa0
 8002334:	f5b1 3f80 	cmp.w	r1, #65536	; 0x10000
 8002338:	d058      	beq.n	80023ec <HAL_RCCEx_PeriphCLKConfig+0x7b8>
 800233a:	f5b1 3f00 	cmp.w	r1, #131072	; 0x20000
 800233e:	d005      	beq.n	800234c <HAL_RCCEx_PeriphCLKConfig+0x718>
 8002340:	2900      	cmp	r1, #0
 8002342:	d159      	bne.n	80023f8 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8002344:	1d28      	adds	r0, r5, #4
 8002346:	f7ff fba9 	bl	8001a9c <RCCEx_PLL2_Config>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 800234a:	4606      	mov	r6, r0
    if(ret == HAL_OK)
 800234c:	2e00      	cmp	r6, #0
 800234e:	d154      	bne.n	80023fa <HAL_RCCEx_PeriphCLKConfig+0x7c6>
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8002350:	4a32      	ldr	r2, [pc, #200]	; (800241c <HAL_RCCEx_PeriphCLKConfig+0x7e8>)
 8002352:	f8d5 10a0 	ldr.w	r1, [r5, #160]	; 0xa0
 8002356:	6d93      	ldr	r3, [r2, #88]	; 0x58
 8002358:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 800235c:	430b      	orrs	r3, r1
 800235e:	6593      	str	r3, [r2, #88]	; 0x58
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8002360:	682b      	ldr	r3, [r5, #0]
 8002362:	0359      	lsls	r1, r3, #13
 8002364:	d519      	bpl.n	800239a <HAL_RCCEx_PeriphCLKConfig+0x766>
    switch(PeriphClkInit->UsbClockSelection)
 8002366:	f8d5 3084 	ldr.w	r3, [r5, #132]	; 0x84
 800236a:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800236e:	d048      	beq.n	8002402 <HAL_RCCEx_PeriphCLKConfig+0x7ce>
 8002370:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8002374:	d007      	beq.n	8002386 <HAL_RCCEx_PeriphCLKConfig+0x752>
 8002376:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800237a:	d149      	bne.n	8002410 <HAL_RCCEx_PeriphCLKConfig+0x7dc>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800237c:	4a27      	ldr	r2, [pc, #156]	; (800241c <HAL_RCCEx_PeriphCLKConfig+0x7e8>)
 800237e:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 8002380:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002384:	62d3      	str	r3, [r2, #44]	; 0x2c
    if(ret == HAL_OK)
 8002386:	2e00      	cmp	r6, #0
 8002388:	d143      	bne.n	8002412 <HAL_RCCEx_PeriphCLKConfig+0x7de>
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800238a:	4a24      	ldr	r2, [pc, #144]	; (800241c <HAL_RCCEx_PeriphCLKConfig+0x7e8>)
 800238c:	f8d5 1084 	ldr.w	r1, [r5, #132]	; 0x84
 8002390:	6d53      	ldr	r3, [r2, #84]	; 0x54
 8002392:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 8002396:	430b      	orrs	r3, r1
 8002398:	6553      	str	r3, [r2, #84]	; 0x54
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 800239a:	682b      	ldr	r3, [r5, #0]
 800239c:	03da      	lsls	r2, r3, #15
 800239e:	d54d      	bpl.n	800243c <HAL_RCCEx_PeriphCLKConfig+0x808>
    switch(PeriphClkInit->SdmmcClockSelection)
 80023a0:	6ceb      	ldr	r3, [r5, #76]	; 0x4c
 80023a2:	2b00      	cmp	r3, #0
 80023a4:	d03c      	beq.n	8002420 <HAL_RCCEx_PeriphCLKConfig+0x7ec>
 80023a6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80023aa:	f000 8099 	beq.w	80024e0 <HAL_RCCEx_PeriphCLKConfig+0x8ac>
      ret = HAL_ERROR;
 80023ae:	2601      	movs	r6, #1
      status |= ret;
 80023b0:	ea44 0006 	orr.w	r0, r4, r6
 80023b4:	b2c4      	uxtb	r4, r0
 80023b6:	e041      	b.n	800243c <HAL_RCCEx_PeriphCLKConfig+0x808>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80023b8:	2100      	movs	r1, #0
 80023ba:	1d28      	adds	r0, r5, #4
 80023bc:	f7ff fb6e 	bl	8001a9c <RCCEx_PLL2_Config>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 80023c0:	4606      	mov	r6, r0
      break;
 80023c2:	e78a      	b.n	80022da <HAL_RCCEx_PeriphCLKConfig+0x6a6>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 80023c4:	2102      	movs	r1, #2
 80023c6:	f105 0024 	add.w	r0, r5, #36	; 0x24
 80023ca:	f7ff fbcd 	bl	8001b68 <RCCEx_PLL3_Config>
 80023ce:	e7f7      	b.n	80023c0 <HAL_RCCEx_PeriphCLKConfig+0x78c>
      __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 80023d0:	4a12      	ldr	r2, [pc, #72]	; (800241c <HAL_RCCEx_PeriphCLKConfig+0x7e8>)
 80023d2:	6d53      	ldr	r3, [r2, #84]	; 0x54
 80023d4:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80023d8:	430b      	orrs	r3, r1
 80023da:	6553      	str	r3, [r2, #84]	; 0x54
 80023dc:	e796      	b.n	800230c <HAL_RCCEx_PeriphCLKConfig+0x6d8>
      __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80023de:	4a0f      	ldr	r2, [pc, #60]	; (800241c <HAL_RCCEx_PeriphCLKConfig+0x7e8>)
 80023e0:	6d93      	ldr	r3, [r2, #88]	; 0x58
 80023e2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80023e6:	430b      	orrs	r3, r1
 80023e8:	6593      	str	r3, [r2, #88]	; 0x58
 80023ea:	e79e      	b.n	800232a <HAL_RCCEx_PeriphCLKConfig+0x6f6>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 80023ec:	2102      	movs	r1, #2
 80023ee:	f105 0024 	add.w	r0, r5, #36	; 0x24
 80023f2:	f7ff fbb9 	bl	8001b68 <RCCEx_PLL3_Config>
 80023f6:	e7a8      	b.n	800234a <HAL_RCCEx_PeriphCLKConfig+0x716>
      ret = HAL_ERROR;
 80023f8:	2601      	movs	r6, #1
      status |= ret;
 80023fa:	ea44 0006 	orr.w	r0, r4, r6
 80023fe:	b2c4      	uxtb	r4, r0
 8002400:	e7ae      	b.n	8002360 <HAL_RCCEx_PeriphCLKConfig+0x72c>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8002402:	2101      	movs	r1, #1
 8002404:	f105 0024 	add.w	r0, r5, #36	; 0x24
 8002408:	f7ff fbae 	bl	8001b68 <RCCEx_PLL3_Config>
 800240c:	4606      	mov	r6, r0
      break;
 800240e:	e7ba      	b.n	8002386 <HAL_RCCEx_PeriphCLKConfig+0x752>
      ret = HAL_ERROR;
 8002410:	2601      	movs	r6, #1
      status |= ret;
 8002412:	ea44 0006 	orr.w	r0, r4, r6
 8002416:	b2c4      	uxtb	r4, r0
 8002418:	e7bf      	b.n	800239a <HAL_RCCEx_PeriphCLKConfig+0x766>
 800241a:	bf00      	nop
 800241c:	58024400 	.word	0x58024400
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002420:	4a3b      	ldr	r2, [pc, #236]	; (8002510 <HAL_RCCEx_PeriphCLKConfig+0x8dc>)
 8002422:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 8002424:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002428:	62d3      	str	r3, [r2, #44]	; 0x2c
    if(ret == HAL_OK)
 800242a:	2e00      	cmp	r6, #0
 800242c:	d1c0      	bne.n	80023b0 <HAL_RCCEx_PeriphCLKConfig+0x77c>
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 800242e:	4a38      	ldr	r2, [pc, #224]	; (8002510 <HAL_RCCEx_PeriphCLKConfig+0x8dc>)
 8002430:	6ce9      	ldr	r1, [r5, #76]	; 0x4c
 8002432:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
 8002434:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002438:	430b      	orrs	r3, r1
 800243a:	64d3      	str	r3, [r2, #76]	; 0x4c
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 800243c:	682b      	ldr	r3, [r5, #0]
 800243e:	009b      	lsls	r3, r3, #2
 8002440:	d506      	bpl.n	8002450 <HAL_RCCEx_PeriphCLKConfig+0x81c>
    status |= RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8002442:	2102      	movs	r1, #2
 8002444:	f105 0024 	add.w	r0, r5, #36	; 0x24
 8002448:	f7ff fb8e 	bl	8001b68 <RCCEx_PLL3_Config>
 800244c:	4304      	orrs	r4, r0
 800244e:	b2e4      	uxtb	r4, r4
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8002450:	682b      	ldr	r3, [r5, #0]
 8002452:	039f      	lsls	r7, r3, #14
 8002454:	d50e      	bpl.n	8002474 <HAL_RCCEx_PeriphCLKConfig+0x840>
    switch(PeriphClkInit->RngClockSelection)
 8002456:	6fe9      	ldr	r1, [r5, #124]	; 0x7c
 8002458:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
 800245c:	d051      	beq.n	8002502 <HAL_RCCEx_PeriphCLKConfig+0x8ce>
 800245e:	d845      	bhi.n	80024ec <HAL_RCCEx_PeriphCLKConfig+0x8b8>
 8002460:	2900      	cmp	r1, #0
 8002462:	d149      	bne.n	80024f8 <HAL_RCCEx_PeriphCLKConfig+0x8c4>
    if(ret == HAL_OK)
 8002464:	2e00      	cmp	r6, #0
 8002466:	d148      	bne.n	80024fa <HAL_RCCEx_PeriphCLKConfig+0x8c6>
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8002468:	4829      	ldr	r0, [pc, #164]	; (8002510 <HAL_RCCEx_PeriphCLKConfig+0x8dc>)
 800246a:	6d42      	ldr	r2, [r0, #84]	; 0x54
 800246c:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8002470:	430a      	orrs	r2, r1
 8002472:	6542      	str	r2, [r0, #84]	; 0x54
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8002474:	02de      	lsls	r6, r3, #11
 8002476:	d506      	bpl.n	8002486 <HAL_RCCEx_PeriphCLKConfig+0x852>
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8002478:	4925      	ldr	r1, [pc, #148]	; (8002510 <HAL_RCCEx_PeriphCLKConfig+0x8dc>)
 800247a:	6f28      	ldr	r0, [r5, #112]	; 0x70
 800247c:	6d0a      	ldr	r2, [r1, #80]	; 0x50
 800247e:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8002482:	4302      	orrs	r2, r0
 8002484:	650a      	str	r2, [r1, #80]	; 0x50
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 8002486:	00d8      	lsls	r0, r3, #3
 8002488:	d507      	bpl.n	800249a <HAL_RCCEx_PeriphCLKConfig+0x866>
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 800248a:	4921      	ldr	r1, [pc, #132]	; (8002510 <HAL_RCCEx_PeriphCLKConfig+0x8dc>)
 800248c:	f8d5 00b4 	ldr.w	r0, [r5, #180]	; 0xb4
 8002490:	690a      	ldr	r2, [r1, #16]
 8002492:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8002496:	4302      	orrs	r2, r0
 8002498:	610a      	str	r2, [r1, #16]
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800249a:	0299      	lsls	r1, r3, #10
 800249c:	d506      	bpl.n	80024ac <HAL_RCCEx_PeriphCLKConfig+0x878>
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800249e:	491c      	ldr	r1, [pc, #112]	; (8002510 <HAL_RCCEx_PeriphCLKConfig+0x8dc>)
 80024a0:	6ea8      	ldr	r0, [r5, #104]	; 0x68
 80024a2:	6d0a      	ldr	r2, [r1, #80]	; 0x50
 80024a4:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
 80024a8:	4302      	orrs	r2, r0
 80024aa:	650a      	str	r2, [r1, #80]	; 0x50
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 80024ac:	005a      	lsls	r2, r3, #1
 80024ae:	d509      	bpl.n	80024c4 <HAL_RCCEx_PeriphCLKConfig+0x890>
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 80024b0:	4a17      	ldr	r2, [pc, #92]	; (8002510 <HAL_RCCEx_PeriphCLKConfig+0x8dc>)
 80024b2:	6911      	ldr	r1, [r2, #16]
 80024b4:	f421 4100 	bic.w	r1, r1, #32768	; 0x8000
 80024b8:	6111      	str	r1, [r2, #16]
 80024ba:	6911      	ldr	r1, [r2, #16]
 80024bc:	f8d5 00b8 	ldr.w	r0, [r5, #184]	; 0xb8
 80024c0:	4301      	orrs	r1, r0
 80024c2:	6111      	str	r1, [r2, #16]
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 80024c4:	2b00      	cmp	r3, #0
 80024c6:	da06      	bge.n	80024d6 <HAL_RCCEx_PeriphCLKConfig+0x8a2>
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 80024c8:	4a11      	ldr	r2, [pc, #68]	; (8002510 <HAL_RCCEx_PeriphCLKConfig+0x8dc>)
 80024ca:	6d29      	ldr	r1, [r5, #80]	; 0x50
 80024cc:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
 80024ce:	f023 5340 	bic.w	r3, r3, #805306368	; 0x30000000
 80024d2:	430b      	orrs	r3, r1
 80024d4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80024d6:	1c20      	adds	r0, r4, #0
 80024d8:	bf18      	it	ne
 80024da:	2001      	movne	r0, #1
}
 80024dc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 80024e0:	2102      	movs	r1, #2
 80024e2:	1d28      	adds	r0, r5, #4
 80024e4:	f7ff fada 	bl	8001a9c <RCCEx_PLL2_Config>
 80024e8:	4606      	mov	r6, r0
      break;
 80024ea:	e79e      	b.n	800242a <HAL_RCCEx_PeriphCLKConfig+0x7f6>
    switch(PeriphClkInit->RngClockSelection)
 80024ec:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 80024f0:	d0b8      	beq.n	8002464 <HAL_RCCEx_PeriphCLKConfig+0x830>
 80024f2:	f5b1 7f40 	cmp.w	r1, #768	; 0x300
 80024f6:	d0b5      	beq.n	8002464 <HAL_RCCEx_PeriphCLKConfig+0x830>
      ret = HAL_ERROR;
 80024f8:	2601      	movs	r6, #1
      status |= ret;
 80024fa:	ea44 0006 	orr.w	r0, r4, r6
 80024fe:	b2c4      	uxtb	r4, r0
 8002500:	e7b8      	b.n	8002474 <HAL_RCCEx_PeriphCLKConfig+0x840>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002502:	4803      	ldr	r0, [pc, #12]	; (8002510 <HAL_RCCEx_PeriphCLKConfig+0x8dc>)
 8002504:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
 8002506:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 800250a:	62c2      	str	r2, [r0, #44]	; 0x2c
      break;
 800250c:	e7aa      	b.n	8002464 <HAL_RCCEx_PeriphCLKConfig+0x830>
 800250e:	bf00      	nop
 8002510:	58024400 	.word	0x58024400

08002514 <HAL_RCCEx_GetD3PCLK1Freq>:
{
 8002514:	b508      	push	{r3, lr}
  return (HAL_RCC_GetHCLKFreq() >> D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE)>> POSITION_VAL(RCC_D3CFGR_D3PPRE_0)]);
 8002516:	f7ff fa7b 	bl	8001a10 <HAL_RCC_GetHCLKFreq>
 800251a:	4b07      	ldr	r3, [pc, #28]	; (8002538 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 800251c:	2210      	movs	r2, #16
 800251e:	6a1b      	ldr	r3, [r3, #32]
 8002520:	fa92 f2a2 	rbit	r2, r2
 8002524:	fab2 f282 	clz	r2, r2
 8002528:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800252c:	40d3      	lsrs	r3, r2
 800252e:	4a03      	ldr	r2, [pc, #12]	; (800253c <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 8002530:	5cd3      	ldrb	r3, [r2, r3]
}
 8002532:	40d8      	lsrs	r0, r3
 8002534:	bd08      	pop	{r3, pc}
 8002536:	bf00      	nop
 8002538:	58024400 	.word	0x58024400
 800253c:	08005d13 	.word	0x08005d13

08002540 <HAL_RCCEx_GetPLL2ClockFreq>:
{
 8002540:	b530      	push	{r4, r5, lr}
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8002542:	4c4a      	ldr	r4, [pc, #296]	; (800266c <HAL_RCCEx_GetPLL2ClockFreq+0x12c>)
 8002544:	eddf 5a4a 	vldr	s11, [pc, #296]	; 8002670 <HAL_RCCEx_GetPLL2ClockFreq+0x130>
 8002548:	6aa5      	ldr	r5, [r4, #40]	; 0x28
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2)>> 12)  ;
 800254a:	6aa1      	ldr	r1, [r4, #40]	; 0x28
  pll2fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN;
 800254c:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  fracn2 =(pll2fracen* ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2)>> 3));
 800254e:	6be2      	ldr	r2, [r4, #60]	; 0x3c
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2)>> 12)  ;
 8002550:	f3c1 3105 	ubfx	r1, r1, #12, #6
  pll2fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN;
 8002554:	f003 0310 	and.w	r3, r3, #16
  fracn2 =(pll2fracen* ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2)>> 3));
 8002558:	f3c2 02cc 	ubfx	r2, r2, #3, #13
 800255c:	4353      	muls	r3, r2
 800255e:	ee07 3a90 	vmov	s15, r3
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8002562:	f005 0303 	and.w	r3, r5, #3
  switch (pllsource)
 8002566:	2b01      	cmp	r3, #1
  fracn2 =(pll2fracen* ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2)>> 3));
 8002568:	eeb8 6ae7 	vcvt.f32.s32	s12, s15
 800256c:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
  switch (pllsource)
 8002570:	d002      	beq.n	8002578 <HAL_RCCEx_GetPLL2ClockFreq+0x38>
 8002572:	d30e      	bcc.n	8002592 <HAL_RCCEx_GetPLL2ClockFreq+0x52>
 8002574:	2b02      	cmp	r3, #2
 8002576:	d068      	beq.n	800264a <HAL_RCCEx_GetPLL2ClockFreq+0x10a>
    pll2vco = (CSI_VALUE / pll2m) * ((RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/0x2000) +1 );
 8002578:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800257a:	4a3e      	ldr	r2, [pc, #248]	; (8002674 <HAL_RCCEx_GetPLL2ClockFreq+0x134>)
 800257c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002580:	ee07 3a10 	vmov	s14, r3
 8002584:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8002588:	eea6 7a25 	vfma.f32	s14, s12, s11
 800258c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002590:	e067      	b.n	8002662 <HAL_RCCEx_GetPLL2ClockFreq+0x122>
    if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8002592:	6823      	ldr	r3, [r4, #0]
 8002594:	4a38      	ldr	r2, [pc, #224]	; (8002678 <HAL_RCCEx_GetPLL2ClockFreq+0x138>)
 8002596:	f013 0f20 	tst.w	r3, #32
 800259a:	d042      	beq.n	8002622 <HAL_RCCEx_GetPLL2ClockFreq+0xe2>
      hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 800259c:	6825      	ldr	r5, [r4, #0]
      pll2vco = ( hsivalue / pll2m) * ((RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/0x2000) +1 );
 800259e:	6ba3      	ldr	r3, [r4, #56]	; 0x38
      hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 80025a0:	f3c5 04c1 	ubfx	r4, r5, #3, #2
      pll2vco = ( hsivalue / pll2m) * ((RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/0x2000) +1 );
 80025a4:	f3c3 0308 	ubfx	r3, r3, #0, #9
      hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 80025a8:	40e2      	lsrs	r2, r4
      pll2vco = ( hsivalue / pll2m) * ((RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/0x2000) +1 );
 80025aa:	fbb2 f2f1 	udiv	r2, r2, r1
 80025ae:	ee07 2a10 	vmov	s14, r2
 80025b2:	eef8 6ac7 	vcvt.f32.s32	s13, s14
 80025b6:	ee07 3a10 	vmov	s14, r3
 80025ba:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 80025be:	eea6 7a25 	vfma.f32	s14, s12, s11
 80025c2:	ee37 7a27 	vadd.f32	s14, s14, s15
 80025c6:	ee66 7a87 	vmul.f32	s15, s13, s14
  PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(pll2vco/(((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >>9) + 1  )) ;
 80025ca:	4a28      	ldr	r2, [pc, #160]	; (800266c <HAL_RCCEx_GetPLL2ClockFreq+0x12c>)
 80025cc:	6b93      	ldr	r3, [r2, #56]	; 0x38
 80025ce:	f3c3 2346 	ubfx	r3, r3, #9, #7
 80025d2:	3301      	adds	r3, #1
 80025d4:	ee07 3a10 	vmov	s14, r3
 80025d8:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 80025dc:	eec7 6a87 	vdiv.f32	s13, s15, s14
 80025e0:	eefc 6ae6 	vcvt.u32.f32	s13, s13
 80025e4:	edc0 6a00 	vstr	s13, [r0]
  PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(pll2vco/(((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >>16) + 1 )) ;
 80025e8:	6b93      	ldr	r3, [r2, #56]	; 0x38
 80025ea:	f3c3 4306 	ubfx	r3, r3, #16, #7
 80025ee:	3301      	adds	r3, #1
 80025f0:	ee07 3a10 	vmov	s14, r3
 80025f4:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 80025f8:	eec7 6a87 	vdiv.f32	s13, s15, s14
 80025fc:	eefc 6ae6 	vcvt.u32.f32	s13, s13
 8002600:	edc0 6a01 	vstr	s13, [r0, #4]
  PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(pll2vco/(((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >>24) + 1 )) ;
 8002604:	6b93      	ldr	r3, [r2, #56]	; 0x38
 8002606:	f3c3 6306 	ubfx	r3, r3, #24, #7
 800260a:	3301      	adds	r3, #1
 800260c:	ee07 3a10 	vmov	s14, r3
 8002610:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8002614:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8002618:	eefc 6ae6 	vcvt.u32.f32	s13, s13
 800261c:	edc0 6a02 	vstr	s13, [r0, #8]
 8002620:	bd30      	pop	{r4, r5, pc}
      pll2vco = (HSI_VALUE / pll2m) * ((RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/0x2000) +1 );
 8002622:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8002624:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002628:	ee07 3a10 	vmov	s14, r3
 800262c:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8002630:	fbb2 f3f1 	udiv	r3, r2, r1
 8002634:	eea6 7a25 	vfma.f32	s14, s12, s11
 8002638:	ee37 7a27 	vadd.f32	s14, s14, s15
 800263c:	ee07 3a90 	vmov	s15, r3
    pll2vco = (CSI_VALUE / pll2m) * ((RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/0x2000) +1 );
 8002640:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002644:	ee67 7a27 	vmul.f32	s15, s14, s15
    break;
 8002648:	e7bf      	b.n	80025ca <HAL_RCCEx_GetPLL2ClockFreq+0x8a>
    pll2vco = (HSE_VALUE / pll2m) * ((RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/0x2000) +1 );
 800264a:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800264c:	4a0b      	ldr	r2, [pc, #44]	; (800267c <HAL_RCCEx_GetPLL2ClockFreq+0x13c>)
 800264e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002652:	ee07 3a10 	vmov	s14, r3
 8002656:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800265a:	eea6 7a25 	vfma.f32	s14, s12, s11
 800265e:	ee37 7a27 	vadd.f32	s14, s14, s15
    pll2vco = (CSI_VALUE / pll2m) * ((RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/0x2000) +1 );
 8002662:	fbb2 f2f1 	udiv	r2, r2, r1
 8002666:	ee07 2a90 	vmov	s15, r2
 800266a:	e7e9      	b.n	8002640 <HAL_RCCEx_GetPLL2ClockFreq+0x100>
 800266c:	58024400 	.word	0x58024400
 8002670:	39000000 	.word	0x39000000
 8002674:	003d0900 	.word	0x003d0900
 8002678:	03d09000 	.word	0x03d09000
 800267c:	01312d00 	.word	0x01312d00

08002680 <HAL_RCCEx_GetPLL3ClockFreq>:
{
 8002680:	b530      	push	{r4, r5, lr}
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8002682:	4c4a      	ldr	r4, [pc, #296]	; (80027ac <HAL_RCCEx_GetPLL3ClockFreq+0x12c>)
 8002684:	eddf 5a4a 	vldr	s11, [pc, #296]	; 80027b0 <HAL_RCCEx_GetPLL3ClockFreq+0x130>
 8002688:	6aa5      	ldr	r5, [r4, #40]	; 0x28
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3)>> 20)  ;
 800268a:	6aa1      	ldr	r1, [r4, #40]	; 0x28
  pll3fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN;
 800268c:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  fracn3 = (pll3fracen* ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3)>> 3));
 800268e:	6c62      	ldr	r2, [r4, #68]	; 0x44
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3)>> 20)  ;
 8002690:	f3c1 5105 	ubfx	r1, r1, #20, #6
  pll3fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN;
 8002694:	f403 7380 	and.w	r3, r3, #256	; 0x100
  fracn3 = (pll3fracen* ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3)>> 3));
 8002698:	f3c2 02cc 	ubfx	r2, r2, #3, #13
 800269c:	4353      	muls	r3, r2
 800269e:	ee07 3a90 	vmov	s15, r3
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80026a2:	f005 0303 	and.w	r3, r5, #3
  switch (pllsource)
 80026a6:	2b01      	cmp	r3, #1
  fracn3 = (pll3fracen* ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3)>> 3));
 80026a8:	eeb8 6ae7 	vcvt.f32.s32	s12, s15
 80026ac:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
  switch (pllsource)
 80026b0:	d002      	beq.n	80026b8 <HAL_RCCEx_GetPLL3ClockFreq+0x38>
 80026b2:	d30e      	bcc.n	80026d2 <HAL_RCCEx_GetPLL3ClockFreq+0x52>
 80026b4:	2b02      	cmp	r3, #2
 80026b6:	d068      	beq.n	800278a <HAL_RCCEx_GetPLL3ClockFreq+0x10a>
    pll3vco = (CSI_VALUE / pll3m) * ((RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/0x2000) +1 );
 80026b8:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80026ba:	4a3e      	ldr	r2, [pc, #248]	; (80027b4 <HAL_RCCEx_GetPLL3ClockFreq+0x134>)
 80026bc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80026c0:	ee07 3a10 	vmov	s14, r3
 80026c4:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 80026c8:	eea6 7a25 	vfma.f32	s14, s12, s11
 80026cc:	ee37 7a27 	vadd.f32	s14, s14, s15
 80026d0:	e067      	b.n	80027a2 <HAL_RCCEx_GetPLL3ClockFreq+0x122>
    if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80026d2:	6823      	ldr	r3, [r4, #0]
 80026d4:	4a38      	ldr	r2, [pc, #224]	; (80027b8 <HAL_RCCEx_GetPLL3ClockFreq+0x138>)
 80026d6:	f013 0f20 	tst.w	r3, #32
 80026da:	d042      	beq.n	8002762 <HAL_RCCEx_GetPLL3ClockFreq+0xe2>
      hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 80026dc:	6825      	ldr	r5, [r4, #0]
      pll3vco = (hsivalue / pll3m) * ((RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/0x2000) +1 );
 80026de:	6c23      	ldr	r3, [r4, #64]	; 0x40
      hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 80026e0:	f3c5 04c1 	ubfx	r4, r5, #3, #2
      pll3vco = (hsivalue / pll3m) * ((RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/0x2000) +1 );
 80026e4:	f3c3 0308 	ubfx	r3, r3, #0, #9
      hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 80026e8:	40e2      	lsrs	r2, r4
      pll3vco = (hsivalue / pll3m) * ((RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/0x2000) +1 );
 80026ea:	fbb2 f2f1 	udiv	r2, r2, r1
 80026ee:	ee07 2a10 	vmov	s14, r2
 80026f2:	eef8 6ac7 	vcvt.f32.s32	s13, s14
 80026f6:	ee07 3a10 	vmov	s14, r3
 80026fa:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 80026fe:	eea6 7a25 	vfma.f32	s14, s12, s11
 8002702:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002706:	ee66 7a87 	vmul.f32	s15, s13, s14
  PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(pll3vco/(((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >>9)  + 1 )) ;
 800270a:	4a28      	ldr	r2, [pc, #160]	; (80027ac <HAL_RCCEx_GetPLL3ClockFreq+0x12c>)
 800270c:	6c13      	ldr	r3, [r2, #64]	; 0x40
 800270e:	f3c3 2346 	ubfx	r3, r3, #9, #7
 8002712:	3301      	adds	r3, #1
 8002714:	ee07 3a10 	vmov	s14, r3
 8002718:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800271c:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8002720:	eefc 6ae6 	vcvt.u32.f32	s13, s13
 8002724:	edc0 6a00 	vstr	s13, [r0]
  PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(pll3vco/(((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >>16) + 1 )) ;
 8002728:	6c13      	ldr	r3, [r2, #64]	; 0x40
 800272a:	f3c3 4306 	ubfx	r3, r3, #16, #7
 800272e:	3301      	adds	r3, #1
 8002730:	ee07 3a10 	vmov	s14, r3
 8002734:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8002738:	eec7 6a87 	vdiv.f32	s13, s15, s14
 800273c:	eefc 6ae6 	vcvt.u32.f32	s13, s13
 8002740:	edc0 6a01 	vstr	s13, [r0, #4]
  PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(pll3vco/(((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >>24) + 1 )) ;
 8002744:	6c13      	ldr	r3, [r2, #64]	; 0x40
 8002746:	f3c3 6306 	ubfx	r3, r3, #24, #7
 800274a:	3301      	adds	r3, #1
 800274c:	ee07 3a10 	vmov	s14, r3
 8002750:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8002754:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8002758:	eefc 6ae6 	vcvt.u32.f32	s13, s13
 800275c:	edc0 6a02 	vstr	s13, [r0, #8]
 8002760:	bd30      	pop	{r4, r5, pc}
      pll3vco = (HSI_VALUE / pll3m) * ((RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/0x2000) +1 );
 8002762:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8002764:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002768:	ee07 3a10 	vmov	s14, r3
 800276c:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8002770:	fbb2 f3f1 	udiv	r3, r2, r1
 8002774:	eea6 7a25 	vfma.f32	s14, s12, s11
 8002778:	ee37 7a27 	vadd.f32	s14, s14, s15
 800277c:	ee07 3a90 	vmov	s15, r3
    pll3vco = (CSI_VALUE / pll3m) * ((RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/0x2000) +1 );
 8002780:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002784:	ee67 7a27 	vmul.f32	s15, s14, s15
    break;
 8002788:	e7bf      	b.n	800270a <HAL_RCCEx_GetPLL3ClockFreq+0x8a>
    pll3vco = (HSE_VALUE / pll3m) * ((RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/0x2000) +1 );
 800278a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800278c:	4a0b      	ldr	r2, [pc, #44]	; (80027bc <HAL_RCCEx_GetPLL3ClockFreq+0x13c>)
 800278e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002792:	ee07 3a10 	vmov	s14, r3
 8002796:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800279a:	eea6 7a25 	vfma.f32	s14, s12, s11
 800279e:	ee37 7a27 	vadd.f32	s14, s14, s15
    pll3vco = (CSI_VALUE / pll3m) * ((RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/0x2000) +1 );
 80027a2:	fbb2 f2f1 	udiv	r2, r2, r1
 80027a6:	ee07 2a90 	vmov	s15, r2
 80027aa:	e7e9      	b.n	8002780 <HAL_RCCEx_GetPLL3ClockFreq+0x100>
 80027ac:	58024400 	.word	0x58024400
 80027b0:	39000000 	.word	0x39000000
 80027b4:	003d0900 	.word	0x003d0900
 80027b8:	03d09000 	.word	0x03d09000
 80027bc:	01312d00 	.word	0x01312d00

080027c0 <HAL_RCCEx_GetD1SysClockFreq>:
{
 80027c0:	b508      	push	{r3, lr}
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> POSITION_VAL(RCC_D1CFGR_D1CPRE_0)];
 80027c2:	f7fe ffaf 	bl	8001724 <HAL_RCC_GetSysClockFreq>
 80027c6:	4b08      	ldr	r3, [pc, #32]	; (80027e8 <HAL_RCCEx_GetD1SysClockFreq+0x28>)
 80027c8:	f44f 7280 	mov.w	r2, #256	; 0x100
 80027cc:	699b      	ldr	r3, [r3, #24]
 80027ce:	fa92 f2a2 	rbit	r2, r2
 80027d2:	fab2 f282 	clz	r2, r2
 80027d6:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 80027da:	40d3      	lsrs	r3, r2
 80027dc:	4a03      	ldr	r2, [pc, #12]	; (80027ec <HAL_RCCEx_GetD1SysClockFreq+0x2c>)
 80027de:	5cd3      	ldrb	r3, [r2, r3]
 80027e0:	40d8      	lsrs	r0, r3
 80027e2:	4b03      	ldr	r3, [pc, #12]	; (80027f0 <HAL_RCCEx_GetD1SysClockFreq+0x30>)
 80027e4:	6018      	str	r0, [r3, #0]
}
 80027e6:	bd08      	pop	{r3, pc}
 80027e8:	58024400 	.word	0x58024400
 80027ec:	08005d13 	.word	0x08005d13
 80027f0:	20000038 	.word	0x20000038

080027f4 <SPI_CloseTransfer>:
  * @retval HAL_ERROR: if any error detected
*         HAL_OK: if nothing detected
  */
static void SPI_CloseTransfer(SPI_HandleTypeDef *hspi)
{
  uint32_t itflag = hspi->Instance->SR;
 80027f4:	6803      	ldr	r3, [r0, #0]
 80027f6:	6959      	ldr	r1, [r3, #20]

  __HAL_SPI_CLEAR_EOTFLAG(hspi);
 80027f8:	699a      	ldr	r2, [r3, #24]
 80027fa:	f042 0208 	orr.w	r2, r2, #8
 80027fe:	619a      	str	r2, [r3, #24]
  __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 8002800:	699a      	ldr	r2, [r3, #24]
 8002802:	f042 0210 	orr.w	r2, r2, #16
 8002806:	619a      	str	r2, [r3, #24]

  /* Disable SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8002808:	681a      	ldr	r2, [r3, #0]
 800280a:	f022 0201 	bic.w	r2, r2, #1
 800280e:	601a      	str	r2, [r3, #0]

  /* Disable ITs */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_UDR | SPI_IT_OVR | SPI_IT_FRE | SPI_IT_MODF));
 8002810:	691a      	ldr	r2, [r3, #16]
 8002812:	f422 725a 	bic.w	r2, r2, #872	; 0x368
 8002816:	f022 0203 	bic.w	r2, r2, #3
 800281a:	611a      	str	r2, [r3, #16]

  /* Disable Tx DMA Request */
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN|SPI_CFG1_RXDMAEN);
 800281c:	689a      	ldr	r2, [r3, #8]
 800281e:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000
 8002822:	609a      	str	r2, [r3, #8]

  /* Report UnderRun error for non RX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8002824:	f890 2081 	ldrb.w	r2, [r0, #129]	; 0x81
 8002828:	2a04      	cmp	r2, #4
 800282a:	d00b      	beq.n	8002844 <SPI_CloseTransfer+0x50>
  {
    if ((itflag & SPI_FLAG_UDR) != RESET)
 800282c:	068a      	lsls	r2, r1, #26
 800282e:	d509      	bpl.n	8002844 <SPI_CloseTransfer+0x50>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 8002830:	f8d0 2084 	ldr.w	r2, [r0, #132]	; 0x84
 8002834:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8002838:	f8c0 2084 	str.w	r2, [r0, #132]	; 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 800283c:	699a      	ldr	r2, [r3, #24]
 800283e:	f042 0220 	orr.w	r2, r2, #32
 8002842:	619a      	str	r2, [r3, #24]
    }
  }

  /* Report OverRun error for non TX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8002844:	f890 2081 	ldrb.w	r2, [r0, #129]	; 0x81
 8002848:	2a03      	cmp	r2, #3
 800284a:	d00b      	beq.n	8002864 <SPI_CloseTransfer+0x70>
  {
    if ((itflag & SPI_FLAG_OVR) != RESET)
 800284c:	064a      	lsls	r2, r1, #25
 800284e:	d509      	bpl.n	8002864 <SPI_CloseTransfer+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8002850:	f8d0 2084 	ldr.w	r2, [r0, #132]	; 0x84
 8002854:	f042 0204 	orr.w	r2, r2, #4
 8002858:	f8c0 2084 	str.w	r2, [r0, #132]	; 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800285c:	699a      	ldr	r2, [r3, #24]
 800285e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002862:	619a      	str	r2, [r3, #24]
    }
#endif /* USE_SPI_CRC */
  }

  /* SPI Mode Fault error interrupt occurred -------------------------------*/
  if ((itflag & SPI_FLAG_MODF) != RESET)
 8002864:	058a      	lsls	r2, r1, #22
 8002866:	d509      	bpl.n	800287c <SPI_CloseTransfer+0x88>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8002868:	f8d0 2084 	ldr.w	r2, [r0, #132]	; 0x84
 800286c:	f042 0201 	orr.w	r2, r2, #1
 8002870:	f8c0 2084 	str.w	r2, [r0, #132]	; 0x84
    __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8002874:	699a      	ldr	r2, [r3, #24]
 8002876:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800287a:	619a      	str	r2, [r3, #24]
  }

  /* SPI Frame error interrupt occurred ------------------------------------*/
  if ((itflag & SPI_FLAG_FRE) != RESET)
 800287c:	05ca      	lsls	r2, r1, #23
 800287e:	d509      	bpl.n	8002894 <SPI_CloseTransfer+0xa0>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8002880:	f8d0 2084 	ldr.w	r2, [r0, #132]	; 0x84
 8002884:	f042 0208 	orr.w	r2, r2, #8
 8002888:	f8c0 2084 	str.w	r2, [r0, #132]	; 0x84
    __HAL_SPI_CLEAR_FREFLAG(hspi);
 800288c:	699a      	ldr	r2, [r3, #24]
 800288e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002892:	619a      	str	r2, [r3, #24]
  }

  hspi->TxXferCount = 0U;
 8002894:	2300      	movs	r3, #0
 8002896:	f8a0 3062 	strh.w	r3, [r0, #98]	; 0x62
  hspi->RxXferCount = 0U;
 800289a:	f8a0 306a 	strh.w	r3, [r0, #106]	; 0x6a
 800289e:	4770      	bx	lr

080028a0 <HAL_SPI_Init>:
{
 80028a0:	b570      	push	{r4, r5, r6, lr}
  if (hspi == NULL)
 80028a2:	4604      	mov	r4, r0
 80028a4:	b908      	cbnz	r0, 80028aa <HAL_SPI_Init+0xa>
    return HAL_ERROR;
 80028a6:	2001      	movs	r0, #1
 80028a8:	bd70      	pop	{r4, r5, r6, pc}
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80028aa:	2300      	movs	r3, #0
  if ((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 80028ac:	6802      	ldr	r2, [r0, #0]
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80028ae:	6283      	str	r3, [r0, #40]	; 0x28
  if ((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 80028b0:	4b3f      	ldr	r3, [pc, #252]	; (80029b0 <HAL_SPI_Init+0x110>)
 80028b2:	429a      	cmp	r2, r3
 80028b4:	68c3      	ldr	r3, [r0, #12]
 80028b6:	d008      	beq.n	80028ca <HAL_SPI_Init+0x2a>
 80028b8:	493e      	ldr	r1, [pc, #248]	; (80029b4 <HAL_SPI_Init+0x114>)
 80028ba:	428a      	cmp	r2, r1
 80028bc:	d005      	beq.n	80028ca <HAL_SPI_Init+0x2a>
 80028be:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 80028c2:	428a      	cmp	r2, r1
 80028c4:	d001      	beq.n	80028ca <HAL_SPI_Init+0x2a>
 80028c6:	2b0f      	cmp	r3, #15
 80028c8:	d8ed      	bhi.n	80028a6 <HAL_SPI_Init+0x6>
  *               the configuration information for SPI module.
  * @retval Packet size occuppied in the fifo
  */
static uint32_t SPI_GetPacketSize(SPI_HandleTypeDef *hspi)
{
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold>>SPI_CFG1_FTHLV_Pos) + 1;
 80028ca:	6be1      	ldr	r1, [r4, #60]	; 0x3c
  uint32_t data_size       = (hspi->Init.DataSize     >>SPI_CFG1_DSIZE_Pos) + 1;

  /* Convert data size to Byte */
  data_size = (data_size+7)/8;
 80028cc:	3308      	adds	r3, #8
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold>>SPI_CFG1_FTHLV_Pos) + 1;
 80028ce:	0949      	lsrs	r1, r1, #5
  data_size = (data_size+7)/8;
 80028d0:	08db      	lsrs	r3, r3, #3

  return data_size * fifo_threashold;
 80028d2:	fb01 3303 	mla	r3, r1, r3, r3
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE )) ||
 80028d6:	4936      	ldr	r1, [pc, #216]	; (80029b0 <HAL_SPI_Init+0x110>)
 80028d8:	428a      	cmp	r2, r1
 80028da:	d066      	beq.n	80029aa <HAL_SPI_Init+0x10a>
 80028dc:	f5a1 4178 	sub.w	r1, r1, #63488	; 0xf800
 80028e0:	428a      	cmp	r2, r1
 80028e2:	d062      	beq.n	80029aa <HAL_SPI_Init+0x10a>
 80028e4:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 80028e8:	428a      	cmp	r2, r1
 80028ea:	d05e      	beq.n	80029aa <HAL_SPI_Init+0x10a>
 80028ec:	2b08      	cmp	r3, #8
      (( IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)) )
 80028ee:	d8da      	bhi.n	80028a6 <HAL_SPI_Init+0x6>
  if (hspi->State == HAL_SPI_STATE_RESET)
 80028f0:	f894 3081 	ldrb.w	r3, [r4, #129]	; 0x81
 80028f4:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 80028f8:	b923      	cbnz	r3, 8002904 <HAL_SPI_Init+0x64>
    hspi->Lock = HAL_UNLOCKED;
 80028fa:	f884 2080 	strb.w	r2, [r4, #128]	; 0x80
    HAL_SPI_MspInit(hspi);
 80028fe:	4620      	mov	r0, r4
 8002900:	f002 ff7c 	bl	80057fc <HAL_SPI_MspInit>
  hspi->State = HAL_SPI_STATE_BUSY;
 8002904:	2302      	movs	r3, #2
  __HAL_SPI_DISABLE(hspi);
 8002906:	6822      	ldr	r2, [r4, #0]
 8002908:	6861      	ldr	r1, [r4, #4]
  hspi->State = HAL_SPI_STATE_BUSY;
 800290a:	f884 3081 	strb.w	r3, [r4, #129]	; 0x81
  __HAL_SPI_DISABLE(hspi);
 800290e:	6813      	ldr	r3, [r2, #0]
 8002910:	6ba5      	ldr	r5, [r4, #56]	; 0x38
 8002912:	f023 0301 	bic.w	r3, r3, #1
 8002916:	6013      	str	r3, [r2, #0]
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW))
 8002918:	69a3      	ldr	r3, [r4, #24]
 800291a:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800291e:	d107      	bne.n	8002930 <HAL_SPI_Init+0x90>
 8002920:	f5b1 0f80 	cmp.w	r1, #4194304	; 0x400000
 8002924:	d104      	bne.n	8002930 <HAL_SPI_Init+0x90>
 8002926:	b91d      	cbnz	r5, 8002930 <HAL_SPI_Init+0x90>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_SSI);
 8002928:	6810      	ldr	r0, [r2, #0]
 800292a:	f440 5080 	orr.w	r0, r0, #4096	; 0x1000
 800292e:	6010      	str	r0, [r2, #0]
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 8002930:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8002932:	69e0      	ldr	r0, [r4, #28]
 8002934:	4330      	orrs	r0, r6
 8002936:	6be6      	ldr	r6, [r4, #60]	; 0x3c
 8002938:	4330      	orrs	r0, r6
 800293a:	68e6      	ldr	r6, [r4, #12]
 800293c:	4330      	orrs	r0, r6
 800293e:	6090      	str	r0, [r2, #8]
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode     | hspi->Init.TIMode           | hspi->Init.NSSPolarity             |
 8002940:	6b60      	ldr	r0, [r4, #52]	; 0x34
 8002942:	4303      	orrs	r3, r0
 8002944:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8002946:	4303      	orrs	r3, r0
 8002948:	6920      	ldr	r0, [r4, #16]
 800294a:	432b      	orrs	r3, r5
 800294c:	4303      	orrs	r3, r0
 800294e:	6960      	ldr	r0, [r4, #20]
 8002950:	4303      	orrs	r3, r0
 8002952:	6a20      	ldr	r0, [r4, #32]
 8002954:	4303      	orrs	r3, r0
 8002956:	6ce0      	ldr	r0, [r4, #76]	; 0x4c
 8002958:	430b      	orrs	r3, r1
 800295a:	4303      	orrs	r3, r0
 800295c:	68a0      	ldr	r0, [r4, #8]
 800295e:	4303      	orrs	r3, r0
 8002960:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 8002962:	4303      	orrs	r3, r0
 8002964:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8002966:	4303      	orrs	r3, r0
 8002968:	60d3      	str	r3, [r2, #12]
  if (hspi->Init.Mode == SPI_MODE_SLAVE)
 800296a:	b959      	cbnz	r1, 8002984 <HAL_SPI_Init+0xe4>
      MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRDET, SPI_CFG1_UDRDET_0);
 800296c:	6893      	ldr	r3, [r2, #8]
 800296e:	f423 53c0 	bic.w	r3, r3, #6144	; 0x1800
 8002972:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8002976:	6093      	str	r3, [r2, #8]
    MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRCFG, SPI_CFG1_UDRCFG_1);
 8002978:	6893      	ldr	r3, [r2, #8]
 800297a:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800297e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002982:	6093      	str	r3, [r2, #8]
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8002984:	6d13      	ldr	r3, [r2, #80]	; 0x50
 8002986:	f023 0301 	bic.w	r3, r3, #1
 800298a:	6513      	str	r3, [r2, #80]	; 0x50
  if ((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER)
 800298c:	024b      	lsls	r3, r1, #9
 800298e:	d505      	bpl.n	800299c <HAL_SPI_Init+0xfc>
    MODIFY_REG(hspi->Instance->CFG2, SPI_CFG2_AFCNTR, (hspi->Init.MasterKeepIOState));
 8002990:	68d3      	ldr	r3, [r2, #12]
 8002992:	6d61      	ldr	r1, [r4, #84]	; 0x54
 8002994:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8002998:	430b      	orrs	r3, r1
 800299a:	60d3      	str	r3, [r2, #12]
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800299c:	2000      	movs	r0, #0
  hspi->State     = HAL_SPI_STATE_READY;
 800299e:	2301      	movs	r3, #1
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80029a0:	f8c4 0084 	str.w	r0, [r4, #132]	; 0x84
  hspi->State     = HAL_SPI_STATE_READY;
 80029a4:	f884 3081 	strb.w	r3, [r4, #129]	; 0x81
}
 80029a8:	bd70      	pop	{r4, r5, r6, pc}
      (( IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)) )
 80029aa:	2b10      	cmp	r3, #16
 80029ac:	e79f      	b.n	80028ee <HAL_SPI_Init+0x4e>
 80029ae:	bf00      	nop
 80029b0:	40013000 	.word	0x40013000
 80029b4:	40003800 	.word	0x40003800

080029b8 <HAL_SPI_Transmit>:
{
 80029b8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80029bc:	461d      	mov	r5, r3
  __HAL_LOCK(hspi);
 80029be:	f890 3080 	ldrb.w	r3, [r0, #128]	; 0x80
{
 80029c2:	4604      	mov	r4, r0
 80029c4:	4688      	mov	r8, r1
  __HAL_LOCK(hspi);
 80029c6:	2b01      	cmp	r3, #1
{
 80029c8:	4617      	mov	r7, r2
  __HAL_LOCK(hspi);
 80029ca:	d00c      	beq.n	80029e6 <HAL_SPI_Transmit+0x2e>
 80029cc:	2301      	movs	r3, #1
 80029ce:	f880 3080 	strb.w	r3, [r0, #128]	; 0x80
  tickstart = HAL_GetTick();
 80029d2:	f7fd fe4d 	bl	8000670 <HAL_GetTick>
  if (hspi->State != HAL_SPI_STATE_READY)
 80029d6:	f894 3081 	ldrb.w	r3, [r4, #129]	; 0x81
  tickstart = HAL_GetTick();
 80029da:	4606      	mov	r6, r0
  if (hspi->State != HAL_SPI_STATE_READY)
 80029dc:	2b01      	cmp	r3, #1
 80029de:	d005      	beq.n	80029ec <HAL_SPI_Transmit+0x34>
    __HAL_UNLOCK(hspi);
 80029e0:	2300      	movs	r3, #0
 80029e2:	f884 3080 	strb.w	r3, [r4, #128]	; 0x80
  __HAL_LOCK(hspi);
 80029e6:	2002      	movs	r0, #2
 80029e8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if ((pData == NULL) || (Size == 0U))
 80029ec:	f1b8 0f00 	cmp.w	r8, #0
 80029f0:	d000      	beq.n	80029f4 <HAL_SPI_Transmit+0x3c>
 80029f2:	b92f      	cbnz	r7, 8002a00 <HAL_SPI_Transmit+0x48>
    __HAL_UNLOCK(hspi);
 80029f4:	2300      	movs	r3, #0
    return errorcode;
 80029f6:	2001      	movs	r0, #1
    __HAL_UNLOCK(hspi);
 80029f8:	f884 3080 	strb.w	r3, [r4, #128]	; 0x80
    return errorcode;
 80029fc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8002a00:	2303      	movs	r3, #3
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8002a02:	f8c4 805c 	str.w	r8, [r4, #92]	; 0x5c
  hspi->TxXferSize  = Size;
 8002a06:	f8a4 7060 	strh.w	r7, [r4, #96]	; 0x60
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8002a0a:	f884 3081 	strb.w	r3, [r4, #129]	; 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002a0e:	2300      	movs	r3, #0
 8002a10:	f8c4 3084 	str.w	r3, [r4, #132]	; 0x84
  hspi->pRxBuffPtr  = NULL;
 8002a14:	6663      	str	r3, [r4, #100]	; 0x64
  hspi->TxXferCount = Size;
 8002a16:	f8a4 7062 	strh.w	r7, [r4, #98]	; 0x62
  hspi->RxXferSize  = 0U;
 8002a1a:	f8a4 3068 	strh.w	r3, [r4, #104]	; 0x68
  hspi->RxXferCount = 0U;
 8002a1e:	f8a4 306a 	strh.w	r3, [r4, #106]	; 0x6a
  hspi->TxISR       = NULL;
 8002a22:	6763      	str	r3, [r4, #116]	; 0x74
  hspi->RxISR       = NULL;
 8002a24:	6723      	str	r3, [r4, #112]	; 0x70
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002a26:	68a3      	ldr	r3, [r4, #8]
 8002a28:	f5b3 2fc0 	cmp.w	r3, #393216	; 0x60000
 8002a2c:	6823      	ldr	r3, [r4, #0]
 8002a2e:	d103      	bne.n	8002a38 <HAL_SPI_Transmit+0x80>
    SPI_1LINE_TX(hspi);
 8002a30:	681a      	ldr	r2, [r3, #0]
 8002a32:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002a36:	601a      	str	r2, [r3, #0]
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 8002a38:	6859      	ldr	r1, [r3, #4]
 8002a3a:	0c09      	lsrs	r1, r1, #16
 8002a3c:	0409      	lsls	r1, r1, #16
 8002a3e:	4339      	orrs	r1, r7
 8002a40:	6059      	str	r1, [r3, #4]
  __HAL_SPI_ENABLE(hspi);
 8002a42:	681a      	ldr	r2, [r3, #0]
 8002a44:	f042 0201 	orr.w	r2, r2, #1
 8002a48:	601a      	str	r2, [r3, #0]
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8002a4a:	6862      	ldr	r2, [r4, #4]
 8002a4c:	f5b2 0f80 	cmp.w	r2, #4194304	; 0x400000
 8002a50:	d103      	bne.n	8002a5a <HAL_SPI_Transmit+0xa2>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 8002a52:	681a      	ldr	r2, [r3, #0]
 8002a54:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002a58:	601a      	str	r2, [r3, #0]
  if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 8002a5a:	68e3      	ldr	r3, [r4, #12]
 8002a5c:	2b0f      	cmp	r3, #15
 8002a5e:	d82e      	bhi.n	8002abe <HAL_SPI_Transmit+0x106>
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8002a60:	2b07      	cmp	r3, #7
 8002a62:	d875      	bhi.n	8002b50 <HAL_SPI_Transmit+0x198>
    while (hspi->TxXferCount > 0U)
 8002a64:	f8b4 3062 	ldrh.w	r3, [r4, #98]	; 0x62
 8002a68:	b29b      	uxth	r3, r3
 8002a6a:	2b00      	cmp	r3, #0
 8002a6c:	d02c      	beq.n	8002ac8 <HAL_SPI_Transmit+0x110>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8002a6e:	6822      	ldr	r2, [r4, #0]
 8002a70:	6953      	ldr	r3, [r2, #20]
 8002a72:	079f      	lsls	r7, r3, #30
 8002a74:	f140 809d 	bpl.w	8002bb2 <HAL_SPI_Transmit+0x1fa>
        if ((hspi->TxXferCount > 3U) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_03DATA))
 8002a78:	f8b4 3062 	ldrh.w	r3, [r4, #98]	; 0x62
 8002a7c:	b29b      	uxth	r3, r3
 8002a7e:	2b03      	cmp	r3, #3
 8002a80:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8002a82:	d97d      	bls.n	8002b80 <HAL_SPI_Transmit+0x1c8>
 8002a84:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 8002a86:	2940      	cmp	r1, #64	; 0x40
 8002a88:	d97a      	bls.n	8002b80 <HAL_SPI_Transmit+0x1c8>
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((uint32_t *)hspi->pTxBuffPtr);
 8002a8a:	f853 1b04 	ldr.w	r1, [r3], #4
 8002a8e:	6211      	str	r1, [r2, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 8002a90:	65e3      	str	r3, [r4, #92]	; 0x5c
          hspi->TxXferCount-=4;
 8002a92:	f8b4 3062 	ldrh.w	r3, [r4, #98]	; 0x62
 8002a96:	3b04      	subs	r3, #4
          hspi->TxXferCount-=2;
 8002a98:	b29b      	uxth	r3, r3
 8002a9a:	f8a4 3062 	strh.w	r3, [r4, #98]	; 0x62
 8002a9e:	e7e1      	b.n	8002a64 <HAL_SPI_Transmit+0xac>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8002aa0:	6822      	ldr	r2, [r4, #0]
 8002aa2:	6953      	ldr	r3, [r2, #20]
 8002aa4:	079f      	lsls	r7, r3, #30
 8002aa6:	d523      	bpl.n	8002af0 <HAL_SPI_Transmit+0x138>
        *((__IO uint32_t *)&hspi->Instance->TXDR) = *((uint32_t *)hspi->pTxBuffPtr);
 8002aa8:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8002aaa:	f853 1b04 	ldr.w	r1, [r3], #4
 8002aae:	6211      	str	r1, [r2, #32]
        hspi->pTxBuffPtr += sizeof(uint32_t);
 8002ab0:	65e3      	str	r3, [r4, #92]	; 0x5c
        hspi->TxXferCount--;
 8002ab2:	f8b4 3062 	ldrh.w	r3, [r4, #98]	; 0x62
 8002ab6:	3b01      	subs	r3, #1
 8002ab8:	b29b      	uxth	r3, r3
 8002aba:	f8a4 3062 	strh.w	r3, [r4, #98]	; 0x62
    while (hspi->TxXferCount > 0U)
 8002abe:	f8b4 3062 	ldrh.w	r3, [r4, #98]	; 0x62
 8002ac2:	b29b      	uxth	r3, r3
 8002ac4:	2b00      	cmp	r3, #0
 8002ac6:	d1eb      	bne.n	8002aa0 <HAL_SPI_Transmit+0xe8>
  while((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 8002ac8:	6822      	ldr	r2, [r4, #0]
 8002aca:	6953      	ldr	r3, [r2, #20]
 8002acc:	071b      	lsls	r3, r3, #28
 8002ace:	d57c      	bpl.n	8002bca <HAL_SPI_Transmit+0x212>
  SPI_CloseTransfer(hspi);
 8002ad0:	4620      	mov	r0, r4
 8002ad2:	f7ff fe8f 	bl	80027f4 <SPI_CloseTransfer>
  __HAL_UNLOCK(hspi);
 8002ad6:	2300      	movs	r3, #0
 8002ad8:	f884 3080 	strb.w	r3, [r4, #128]	; 0x80
  hspi->State = HAL_SPI_STATE_READY;
 8002adc:	2301      	movs	r3, #1
 8002ade:	f884 3081 	strb.w	r3, [r4, #129]	; 0x81
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8002ae2:	f8d4 0084 	ldr.w	r0, [r4, #132]	; 0x84
  __HAL_LOCK(hspi);
 8002ae6:	3000      	adds	r0, #0
 8002ae8:	bf18      	it	ne
 8002aea:	2001      	movne	r0, #1
 8002aec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        if ((Timeout == 0U) || ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick() - tickstart) >=  Timeout)))
 8002af0:	b985      	cbnz	r5, 8002b14 <HAL_SPI_Transmit+0x15c>
          SPI_CloseTransfer(hspi);
 8002af2:	4620      	mov	r0, r4
 8002af4:	f7ff fe7e 	bl	80027f4 <SPI_CloseTransfer>
          __HAL_UNLOCK(hspi);
 8002af8:	2300      	movs	r3, #0
          hspi->State = HAL_SPI_STATE_READY;
 8002afa:	2001      	movs	r0, #1
          __HAL_UNLOCK(hspi);
 8002afc:	f884 3080 	strb.w	r3, [r4, #128]	; 0x80
          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8002b00:	f8d4 3084 	ldr.w	r3, [r4, #132]	; 0x84
 8002b04:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002b08:	f8c4 3084 	str.w	r3, [r4, #132]	; 0x84
          hspi->State = HAL_SPI_STATE_READY;
 8002b0c:	f884 0081 	strb.w	r0, [r4, #129]	; 0x81
          return HAL_ERROR;
 8002b10:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        if ((Timeout == 0U) || ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick() - tickstart) >=  Timeout)))
 8002b14:	1c68      	adds	r0, r5, #1
 8002b16:	d0d2      	beq.n	8002abe <HAL_SPI_Transmit+0x106>
 8002b18:	f7fd fdaa 	bl	8000670 <HAL_GetTick>
 8002b1c:	1b80      	subs	r0, r0, r6
 8002b1e:	4285      	cmp	r5, r0
 8002b20:	d8cd      	bhi.n	8002abe <HAL_SPI_Transmit+0x106>
 8002b22:	e7e6      	b.n	8002af2 <HAL_SPI_Transmit+0x13a>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8002b24:	6822      	ldr	r2, [r4, #0]
 8002b26:	6953      	ldr	r3, [r2, #20]
 8002b28:	0799      	lsls	r1, r3, #30
 8002b2a:	d51f      	bpl.n	8002b6c <HAL_SPI_Transmit+0x1b4>
        if ( (hspi->TxXferCount > 1U) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 8002b2c:	f8b4 3062 	ldrh.w	r3, [r4, #98]	; 0x62
 8002b30:	b29b      	uxth	r3, r3
 8002b32:	2b01      	cmp	r3, #1
 8002b34:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8002b36:	d911      	bls.n	8002b5c <HAL_SPI_Transmit+0x1a4>
 8002b38:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 8002b3a:	b179      	cbz	r1, 8002b5c <HAL_SPI_Transmit+0x1a4>
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((uint32_t *)hspi->pTxBuffPtr);
 8002b3c:	f853 1b04 	ldr.w	r1, [r3], #4
 8002b40:	6211      	str	r1, [r2, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 8002b42:	65e3      	str	r3, [r4, #92]	; 0x5c
          hspi->TxXferCount-=2;
 8002b44:	f8b4 3062 	ldrh.w	r3, [r4, #98]	; 0x62
 8002b48:	3b02      	subs	r3, #2
          hspi->TxXferCount--;
 8002b4a:	b29b      	uxth	r3, r3
 8002b4c:	f8a4 3062 	strh.w	r3, [r4, #98]	; 0x62
    while (hspi->TxXferCount > 0U)
 8002b50:	f8b4 3062 	ldrh.w	r3, [r4, #98]	; 0x62
 8002b54:	b29b      	uxth	r3, r3
 8002b56:	2b00      	cmp	r3, #0
 8002b58:	d1e4      	bne.n	8002b24 <HAL_SPI_Transmit+0x16c>
 8002b5a:	e7b5      	b.n	8002ac8 <HAL_SPI_Transmit+0x110>
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((uint16_t *)hspi->pTxBuffPtr);
 8002b5c:	f833 1b02 	ldrh.w	r1, [r3], #2
 8002b60:	8411      	strh	r1, [r2, #32]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8002b62:	65e3      	str	r3, [r4, #92]	; 0x5c
          hspi->TxXferCount--;
 8002b64:	f8b4 3062 	ldrh.w	r3, [r4, #98]	; 0x62
 8002b68:	3b01      	subs	r3, #1
 8002b6a:	e7ee      	b.n	8002b4a <HAL_SPI_Transmit+0x192>
        if ((Timeout == 0U) || ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick() - tickstart) >=  Timeout)))
 8002b6c:	2d00      	cmp	r5, #0
 8002b6e:	d0c0      	beq.n	8002af2 <HAL_SPI_Transmit+0x13a>
 8002b70:	1c6b      	adds	r3, r5, #1
 8002b72:	d0ed      	beq.n	8002b50 <HAL_SPI_Transmit+0x198>
 8002b74:	f7fd fd7c 	bl	8000670 <HAL_GetTick>
 8002b78:	1b80      	subs	r0, r0, r6
 8002b7a:	4285      	cmp	r5, r0
 8002b7c:	d8e8      	bhi.n	8002b50 <HAL_SPI_Transmit+0x198>
 8002b7e:	e7b8      	b.n	8002af2 <HAL_SPI_Transmit+0x13a>
        else if ((hspi->TxXferCount > 1U) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 8002b80:	f8b4 1062 	ldrh.w	r1, [r4, #98]	; 0x62
 8002b84:	b289      	uxth	r1, r1
 8002b86:	2901      	cmp	r1, #1
 8002b88:	d909      	bls.n	8002b9e <HAL_SPI_Transmit+0x1e6>
 8002b8a:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 8002b8c:	b139      	cbz	r1, 8002b9e <HAL_SPI_Transmit+0x1e6>
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((uint16_t *)hspi->pTxBuffPtr);
 8002b8e:	f833 1b02 	ldrh.w	r1, [r3], #2
 8002b92:	8411      	strh	r1, [r2, #32]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8002b94:	65e3      	str	r3, [r4, #92]	; 0x5c
          hspi->TxXferCount-=2;
 8002b96:	f8b4 3062 	ldrh.w	r3, [r4, #98]	; 0x62
 8002b9a:	3b02      	subs	r3, #2
 8002b9c:	e77c      	b.n	8002a98 <HAL_SPI_Transmit+0xe0>
          *((__IO uint8_t *)&hspi->Instance->TXDR) = *((uint8_t *)hspi->pTxBuffPtr);
 8002b9e:	781b      	ldrb	r3, [r3, #0]
 8002ba0:	f882 3020 	strb.w	r3, [r2, #32]
          hspi->pTxBuffPtr += sizeof(uint8_t);
 8002ba4:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8002ba6:	3301      	adds	r3, #1
 8002ba8:	65e3      	str	r3, [r4, #92]	; 0x5c
          hspi->TxXferCount--;
 8002baa:	f8b4 3062 	ldrh.w	r3, [r4, #98]	; 0x62
 8002bae:	3b01      	subs	r3, #1
 8002bb0:	e772      	b.n	8002a98 <HAL_SPI_Transmit+0xe0>
        if ((Timeout == 0U) || ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick() - tickstart) >=  Timeout)))
 8002bb2:	2d00      	cmp	r5, #0
 8002bb4:	d09d      	beq.n	8002af2 <HAL_SPI_Transmit+0x13a>
 8002bb6:	1c68      	adds	r0, r5, #1
 8002bb8:	f43f af54 	beq.w	8002a64 <HAL_SPI_Transmit+0xac>
 8002bbc:	f7fd fd58 	bl	8000670 <HAL_GetTick>
 8002bc0:	1b80      	subs	r0, r0, r6
 8002bc2:	4285      	cmp	r5, r0
 8002bc4:	f63f af4e 	bhi.w	8002a64 <HAL_SPI_Transmit+0xac>
 8002bc8:	e793      	b.n	8002af2 <HAL_SPI_Transmit+0x13a>
    if(Timeout != HAL_MAX_DELAY)
 8002bca:	1c69      	adds	r1, r5, #1
 8002bcc:	f43f af7d 	beq.w	8002aca <HAL_SPI_Transmit+0x112>
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 8002bd0:	b12d      	cbz	r5, 8002bde <HAL_SPI_Transmit+0x226>
 8002bd2:	f7fd fd4d 	bl	8000670 <HAL_GetTick>
 8002bd6:	1b80      	subs	r0, r0, r6
 8002bd8:	4285      	cmp	r5, r0
 8002bda:	f4bf af75 	bcs.w	8002ac8 <HAL_SPI_Transmit+0x110>
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002bde:	f8d4 3084 	ldr.w	r3, [r4, #132]	; 0x84
 8002be2:	f043 0320 	orr.w	r3, r3, #32
 8002be6:	f8c4 3084 	str.w	r3, [r4, #132]	; 0x84
 8002bea:	e771      	b.n	8002ad0 <HAL_SPI_Transmit+0x118>

08002bec <HAL_SPI_TransmitReceive>:
{
 8002bec:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002bf0:	461f      	mov	r7, r3
  __HAL_LOCK(hspi);
 8002bf2:	f890 3080 	ldrb.w	r3, [r0, #128]	; 0x80
{
 8002bf6:	4604      	mov	r4, r0
 8002bf8:	4688      	mov	r8, r1
  __HAL_LOCK(hspi);
 8002bfa:	2b01      	cmp	r3, #1
{
 8002bfc:	4691      	mov	r9, r2
 8002bfe:	9d08      	ldr	r5, [sp, #32]
  __HAL_LOCK(hspi);
 8002c00:	d016      	beq.n	8002c30 <HAL_SPI_TransmitReceive+0x44>
 8002c02:	2301      	movs	r3, #1
 8002c04:	f880 3080 	strb.w	r3, [r0, #128]	; 0x80
  tickstart = HAL_GetTick();
 8002c08:	f7fd fd32 	bl	8000670 <HAL_GetTick>
  if (!((hspi->State == HAL_SPI_STATE_READY) || \
 8002c0c:	f894 3081 	ldrb.w	r3, [r4, #129]	; 0x81
  tickstart = HAL_GetTick();
 8002c10:	4606      	mov	r6, r0
  if (!((hspi->State == HAL_SPI_STATE_READY) || \
 8002c12:	2b01      	cmp	r3, #1
 8002c14:	d00f      	beq.n	8002c36 <HAL_SPI_TransmitReceive+0x4a>
 8002c16:	6863      	ldr	r3, [r4, #4]
 8002c18:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002c1c:	d105      	bne.n	8002c2a <HAL_SPI_TransmitReceive+0x3e>
        ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->State == HAL_SPI_STATE_BUSY_RX))))
 8002c1e:	68a3      	ldr	r3, [r4, #8]
 8002c20:	b91b      	cbnz	r3, 8002c2a <HAL_SPI_TransmitReceive+0x3e>
 8002c22:	f894 3081 	ldrb.w	r3, [r4, #129]	; 0x81
 8002c26:	2b04      	cmp	r3, #4
 8002c28:	d005      	beq.n	8002c36 <HAL_SPI_TransmitReceive+0x4a>
    __HAL_UNLOCK(hspi);
 8002c2a:	2300      	movs	r3, #0
 8002c2c:	f884 3080 	strb.w	r3, [r4, #128]	; 0x80
  __HAL_LOCK(hspi);
 8002c30:	2002      	movs	r0, #2
 8002c32:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8002c36:	f1b8 0f00 	cmp.w	r8, #0
 8002c3a:	d003      	beq.n	8002c44 <HAL_SPI_TransmitReceive+0x58>
 8002c3c:	f1b9 0f00 	cmp.w	r9, #0
 8002c40:	d000      	beq.n	8002c44 <HAL_SPI_TransmitReceive+0x58>
 8002c42:	b92f      	cbnz	r7, 8002c50 <HAL_SPI_TransmitReceive+0x64>
    __HAL_UNLOCK(hspi);
 8002c44:	2300      	movs	r3, #0
    return errorcode;
 8002c46:	2001      	movs	r0, #1
    __HAL_UNLOCK(hspi);
 8002c48:	f884 3080 	strb.w	r3, [r4, #128]	; 0x80
 8002c4c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8002c50:	f894 3081 	ldrb.w	r3, [r4, #129]	; 0x81
 8002c54:	2b04      	cmp	r3, #4
 8002c56:	d002      	beq.n	8002c5e <HAL_SPI_TransmitReceive+0x72>
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8002c58:	2305      	movs	r3, #5
 8002c5a:	f884 3081 	strb.w	r3, [r4, #129]	; 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002c5e:	2300      	movs	r3, #0
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 8002c60:	6821      	ldr	r1, [r4, #0]
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8002c62:	f8c4 9064 	str.w	r9, [r4, #100]	; 0x64
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002c66:	f8c4 3084 	str.w	r3, [r4, #132]	; 0x84
  hspi->RxXferCount = Size;
 8002c6a:	f8a4 706a 	strh.w	r7, [r4, #106]	; 0x6a
  hspi->TxXferCount = Size;
 8002c6e:	f8a4 7062 	strh.w	r7, [r4, #98]	; 0x62
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 8002c72:	684a      	ldr	r2, [r1, #4]
  hspi->RxISR       = NULL;
 8002c74:	6723      	str	r3, [r4, #112]	; 0x70
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 8002c76:	0c12      	lsrs	r2, r2, #16
  hspi->TxISR       = NULL;
 8002c78:	6763      	str	r3, [r4, #116]	; 0x74
  hspi->RxXferSize  = Size;
 8002c7a:	f8a4 7068 	strh.w	r7, [r4, #104]	; 0x68
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 8002c7e:	0412      	lsls	r2, r2, #16
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8002c80:	f8c4 805c 	str.w	r8, [r4, #92]	; 0x5c
  hspi->TxXferSize  = Size;
 8002c84:	f8a4 7060 	strh.w	r7, [r4, #96]	; 0x60
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 8002c88:	433a      	orrs	r2, r7
 8002c8a:	604a      	str	r2, [r1, #4]
  __HAL_SPI_ENABLE(hspi);
 8002c8c:	680b      	ldr	r3, [r1, #0]
 8002c8e:	f043 0301 	orr.w	r3, r3, #1
 8002c92:	600b      	str	r3, [r1, #0]
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8002c94:	6863      	ldr	r3, [r4, #4]
 8002c96:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002c9a:	d103      	bne.n	8002ca4 <HAL_SPI_TransmitReceive+0xb8>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 8002c9c:	680b      	ldr	r3, [r1, #0]
 8002c9e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002ca2:	600b      	str	r3, [r1, #0]
  if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 8002ca4:	68e3      	ldr	r3, [r4, #12]
 8002ca6:	2b0f      	cmp	r3, #15
 8002ca8:	f200 8089 	bhi.w	8002dbe <HAL_SPI_TransmitReceive+0x1d2>
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8002cac:	2b07      	cmp	r3, #7
 8002cae:	f200 80e1 	bhi.w	8002e74 <HAL_SPI_TransmitReceive+0x288>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002cb2:	f8b4 3062 	ldrh.w	r3, [r4, #98]	; 0x62
 8002cb6:	b29b      	uxth	r3, r3
 8002cb8:	b92b      	cbnz	r3, 8002cc6 <HAL_SPI_TransmitReceive+0xda>
 8002cba:	f8b4 306a 	ldrh.w	r3, [r4, #106]	; 0x6a
 8002cbe:	b29b      	uxth	r3, r3
 8002cc0:	2b00      	cmp	r3, #0
 8002cc2:	f000 8088 	beq.w	8002dd6 <HAL_SPI_TransmitReceive+0x1ea>
      if ((hspi->TxXferCount > 0U) && (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)))
 8002cc6:	f8b4 3062 	ldrh.w	r3, [r4, #98]	; 0x62
 8002cca:	b29b      	uxth	r3, r3
 8002ccc:	b1c3      	cbz	r3, 8002d00 <HAL_SPI_TransmitReceive+0x114>
 8002cce:	6822      	ldr	r2, [r4, #0]
 8002cd0:	6953      	ldr	r3, [r2, #20]
 8002cd2:	079f      	lsls	r7, r3, #30
 8002cd4:	d514      	bpl.n	8002d00 <HAL_SPI_TransmitReceive+0x114>
        if ((hspi->TxXferCount > 3U) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_03DATA))
 8002cd6:	f8b4 3062 	ldrh.w	r3, [r4, #98]	; 0x62
 8002cda:	b29b      	uxth	r3, r3
 8002cdc:	2b03      	cmp	r3, #3
 8002cde:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8002ce0:	f240 80e3 	bls.w	8002eaa <HAL_SPI_TransmitReceive+0x2be>
 8002ce4:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 8002ce6:	2940      	cmp	r1, #64	; 0x40
 8002ce8:	f240 80df 	bls.w	8002eaa <HAL_SPI_TransmitReceive+0x2be>
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((uint32_t *)hspi->pTxBuffPtr);
 8002cec:	f853 1b04 	ldr.w	r1, [r3], #4
 8002cf0:	6211      	str	r1, [r2, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 8002cf2:	65e3      	str	r3, [r4, #92]	; 0x5c
          hspi->TxXferCount-=4;
 8002cf4:	f8b4 3062 	ldrh.w	r3, [r4, #98]	; 0x62
 8002cf8:	3b04      	subs	r3, #4
          hspi->TxXferCount--;
 8002cfa:	b29b      	uxth	r3, r3
 8002cfc:	f8a4 3062 	strh.w	r3, [r4, #98]	; 0x62
      if ((hspi->RxXferCount > 0U) && (hspi->Instance->SR & (SPI_FLAG_RXWNE|SPI_FLAG_FRLVL)))
 8002d00:	f8b4 306a 	ldrh.w	r3, [r4, #106]	; 0x6a
 8002d04:	b29b      	uxth	r3, r3
 8002d06:	b1a3      	cbz	r3, 8002d32 <HAL_SPI_TransmitReceive+0x146>
 8002d08:	6822      	ldr	r2, [r4, #0]
 8002d0a:	6953      	ldr	r3, [r2, #20]
 8002d0c:	f413 4f60 	tst.w	r3, #57344	; 0xe000
 8002d10:	d00f      	beq.n	8002d32 <HAL_SPI_TransmitReceive+0x146>
        if (hspi->Instance->SR & SPI_FLAG_RXWNE)
 8002d12:	6953      	ldr	r3, [r2, #20]
 8002d14:	f413 4f00 	tst.w	r3, #32768	; 0x8000
 8002d18:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8002d1a:	f000 80df 	beq.w	8002edc <HAL_SPI_TransmitReceive+0x2f0>
          *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 8002d1e:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8002d20:	f843 2b04 	str.w	r2, [r3], #4
          hspi->pRxBuffPtr += sizeof(uint32_t);
 8002d24:	6663      	str	r3, [r4, #100]	; 0x64
          hspi->RxXferCount-=4;
 8002d26:	f8b4 306a 	ldrh.w	r3, [r4, #106]	; 0x6a
 8002d2a:	3b04      	subs	r3, #4
          hspi->RxXferCount--;
 8002d2c:	b29b      	uxth	r3, r3
 8002d2e:	f8a4 306a 	strh.w	r3, [r4, #106]	; 0x6a
      if ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick() - tickstart) >=  Timeout))
 8002d32:	1c68      	adds	r0, r5, #1
 8002d34:	d0bd      	beq.n	8002cb2 <HAL_SPI_TransmitReceive+0xc6>
 8002d36:	f7fd fc9b 	bl	8000670 <HAL_GetTick>
 8002d3a:	1b80      	subs	r0, r0, r6
 8002d3c:	4285      	cmp	r5, r0
 8002d3e:	d8b8      	bhi.n	8002cb2 <HAL_SPI_TransmitReceive+0xc6>
 8002d40:	e02c      	b.n	8002d9c <HAL_SPI_TransmitReceive+0x1b0>
      if ((hspi->TxXferCount > 0U) && (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)))
 8002d42:	f8b4 3062 	ldrh.w	r3, [r4, #98]	; 0x62
 8002d46:	b29b      	uxth	r3, r3
 8002d48:	b173      	cbz	r3, 8002d68 <HAL_SPI_TransmitReceive+0x17c>
 8002d4a:	6822      	ldr	r2, [r4, #0]
 8002d4c:	6953      	ldr	r3, [r2, #20]
 8002d4e:	079b      	lsls	r3, r3, #30
 8002d50:	d50a      	bpl.n	8002d68 <HAL_SPI_TransmitReceive+0x17c>
        *((__IO uint32_t *)&hspi->Instance->TXDR) = *((uint32_t *)hspi->pTxBuffPtr);
 8002d52:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8002d54:	f853 1b04 	ldr.w	r1, [r3], #4
 8002d58:	6211      	str	r1, [r2, #32]
        hspi->pTxBuffPtr += sizeof(uint32_t);
 8002d5a:	65e3      	str	r3, [r4, #92]	; 0x5c
        hspi->TxXferCount --;
 8002d5c:	f8b4 3062 	ldrh.w	r3, [r4, #98]	; 0x62
 8002d60:	3b01      	subs	r3, #1
 8002d62:	b29b      	uxth	r3, r3
 8002d64:	f8a4 3062 	strh.w	r3, [r4, #98]	; 0x62
      if ((hspi->RxXferCount > 0U) && (hspi->Instance->SR & (SPI_FLAG_RXWNE|SPI_FLAG_EOT)))
 8002d68:	f8b4 306a 	ldrh.w	r3, [r4, #106]	; 0x6a
 8002d6c:	b29b      	uxth	r3, r3
 8002d6e:	b173      	cbz	r3, 8002d8e <HAL_SPI_TransmitReceive+0x1a2>
 8002d70:	6823      	ldr	r3, [r4, #0]
 8002d72:	695a      	ldr	r2, [r3, #20]
 8002d74:	423a      	tst	r2, r7
 8002d76:	d00a      	beq.n	8002d8e <HAL_SPI_TransmitReceive+0x1a2>
        *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 8002d78:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002d7a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8002d7c:	f843 2b04 	str.w	r2, [r3], #4
        hspi->pRxBuffPtr += sizeof(uint32_t);
 8002d80:	6663      	str	r3, [r4, #100]	; 0x64
        hspi->RxXferCount --;
 8002d82:	f8b4 306a 	ldrh.w	r3, [r4, #106]	; 0x6a
 8002d86:	3b01      	subs	r3, #1
 8002d88:	b29b      	uxth	r3, r3
 8002d8a:	f8a4 306a 	strh.w	r3, [r4, #106]	; 0x6a
      if ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick() - tickstart) >=  Timeout))
 8002d8e:	1c68      	adds	r0, r5, #1
 8002d90:	d017      	beq.n	8002dc2 <HAL_SPI_TransmitReceive+0x1d6>
 8002d92:	f7fd fc6d 	bl	8000670 <HAL_GetTick>
 8002d96:	1b80      	subs	r0, r0, r6
 8002d98:	4285      	cmp	r5, r0
 8002d9a:	d812      	bhi.n	8002dc2 <HAL_SPI_TransmitReceive+0x1d6>
        SPI_CloseTransfer(hspi);
 8002d9c:	4620      	mov	r0, r4
 8002d9e:	f7ff fd29 	bl	80027f4 <SPI_CloseTransfer>
        __HAL_UNLOCK(hspi);
 8002da2:	2300      	movs	r3, #0
        hspi->State = HAL_SPI_STATE_READY;
 8002da4:	2001      	movs	r0, #1
        __HAL_UNLOCK(hspi);
 8002da6:	f884 3080 	strb.w	r3, [r4, #128]	; 0x80
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8002daa:	f8d4 3084 	ldr.w	r3, [r4, #132]	; 0x84
 8002dae:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002db2:	f8c4 3084 	str.w	r3, [r4, #132]	; 0x84
        hspi->State = HAL_SPI_STATE_READY;
 8002db6:	f884 0081 	strb.w	r0, [r4, #129]	; 0x81
 8002dba:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
      if ((hspi->RxXferCount > 0U) && (hspi->Instance->SR & (SPI_FLAG_RXWNE|SPI_FLAG_EOT)))
 8002dbe:	f248 0708 	movw	r7, #32776	; 0x8008
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002dc2:	f8b4 3062 	ldrh.w	r3, [r4, #98]	; 0x62
 8002dc6:	b29b      	uxth	r3, r3
 8002dc8:	2b00      	cmp	r3, #0
 8002dca:	d1ba      	bne.n	8002d42 <HAL_SPI_TransmitReceive+0x156>
 8002dcc:	f8b4 306a 	ldrh.w	r3, [r4, #106]	; 0x6a
 8002dd0:	b29b      	uxth	r3, r3
 8002dd2:	2b00      	cmp	r3, #0
 8002dd4:	d1b5      	bne.n	8002d42 <HAL_SPI_TransmitReceive+0x156>
  while((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 8002dd6:	6822      	ldr	r2, [r4, #0]
 8002dd8:	6953      	ldr	r3, [r2, #20]
 8002dda:	071b      	lsls	r3, r3, #28
 8002ddc:	f140 8096 	bpl.w	8002f0c <HAL_SPI_TransmitReceive+0x320>
  SPI_CloseTransfer(hspi);
 8002de0:	4620      	mov	r0, r4
 8002de2:	f7ff fd07 	bl	80027f4 <SPI_CloseTransfer>
  __HAL_UNLOCK(hspi);
 8002de6:	2300      	movs	r3, #0
 8002de8:	f884 3080 	strb.w	r3, [r4, #128]	; 0x80
  hspi->State = HAL_SPI_STATE_READY;
 8002dec:	2301      	movs	r3, #1
 8002dee:	f884 3081 	strb.w	r3, [r4, #129]	; 0x81
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8002df2:	f8d4 0084 	ldr.w	r0, [r4, #132]	; 0x84
  __HAL_LOCK(hspi);
 8002df6:	3000      	adds	r0, #0
 8002df8:	bf18      	it	ne
 8002dfa:	2001      	movne	r0, #1
 8002dfc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
      if ((hspi->TxXferCount > 0U) && (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)))
 8002e00:	f8b4 3062 	ldrh.w	r3, [r4, #98]	; 0x62
 8002e04:	b29b      	uxth	r3, r3
 8002e06:	b1b3      	cbz	r3, 8002e36 <HAL_SPI_TransmitReceive+0x24a>
 8002e08:	6822      	ldr	r2, [r4, #0]
 8002e0a:	6953      	ldr	r3, [r2, #20]
 8002e0c:	0799      	lsls	r1, r3, #30
 8002e0e:	d512      	bpl.n	8002e36 <HAL_SPI_TransmitReceive+0x24a>
        if ( (hspi->TxXferCount > 1U) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 8002e10:	f8b4 3062 	ldrh.w	r3, [r4, #98]	; 0x62
 8002e14:	b29b      	uxth	r3, r3
 8002e16:	2b01      	cmp	r3, #1
 8002e18:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8002e1a:	d936      	bls.n	8002e8a <HAL_SPI_TransmitReceive+0x29e>
 8002e1c:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 8002e1e:	2900      	cmp	r1, #0
 8002e20:	d033      	beq.n	8002e8a <HAL_SPI_TransmitReceive+0x29e>
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((uint32_t *)hspi->pTxBuffPtr);
 8002e22:	f853 1b04 	ldr.w	r1, [r3], #4
 8002e26:	6211      	str	r1, [r2, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 8002e28:	65e3      	str	r3, [r4, #92]	; 0x5c
          hspi->TxXferCount-=2;
 8002e2a:	f8b4 3062 	ldrh.w	r3, [r4, #98]	; 0x62
 8002e2e:	3b02      	subs	r3, #2
          hspi->TxXferCount--;
 8002e30:	b29b      	uxth	r3, r3
 8002e32:	f8a4 3062 	strh.w	r3, [r4, #98]	; 0x62
      if ((hspi->RxXferCount > 0U) && (hspi->Instance->SR & (SPI_FLAG_RXWNE|SPI_FLAG_FRLVL)))
 8002e36:	f8b4 306a 	ldrh.w	r3, [r4, #106]	; 0x6a
 8002e3a:	b29b      	uxth	r3, r3
 8002e3c:	b19b      	cbz	r3, 8002e66 <HAL_SPI_TransmitReceive+0x27a>
 8002e3e:	6822      	ldr	r2, [r4, #0]
 8002e40:	6953      	ldr	r3, [r2, #20]
 8002e42:	f413 4f60 	tst.w	r3, #57344	; 0xe000
 8002e46:	d00e      	beq.n	8002e66 <HAL_SPI_TransmitReceive+0x27a>
        if (hspi->Instance->SR & SPI_FLAG_RXWNE)
 8002e48:	6953      	ldr	r3, [r2, #20]
 8002e4a:	f413 4f00 	tst.w	r3, #32768	; 0x8000
 8002e4e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8002e50:	d023      	beq.n	8002e9a <HAL_SPI_TransmitReceive+0x2ae>
          *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 8002e52:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8002e54:	f843 2b04 	str.w	r2, [r3], #4
          hspi->pRxBuffPtr += sizeof(uint32_t);
 8002e58:	6663      	str	r3, [r4, #100]	; 0x64
          hspi->RxXferCount-=2;
 8002e5a:	f8b4 306a 	ldrh.w	r3, [r4, #106]	; 0x6a
 8002e5e:	3b02      	subs	r3, #2
          hspi->RxXferCount--;
 8002e60:	b29b      	uxth	r3, r3
 8002e62:	f8a4 306a 	strh.w	r3, [r4, #106]	; 0x6a
      if ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick() - tickstart) >=  Timeout))
 8002e66:	1c6b      	adds	r3, r5, #1
 8002e68:	d004      	beq.n	8002e74 <HAL_SPI_TransmitReceive+0x288>
 8002e6a:	f7fd fc01 	bl	8000670 <HAL_GetTick>
 8002e6e:	1b80      	subs	r0, r0, r6
 8002e70:	4285      	cmp	r5, r0
 8002e72:	d993      	bls.n	8002d9c <HAL_SPI_TransmitReceive+0x1b0>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002e74:	f8b4 3062 	ldrh.w	r3, [r4, #98]	; 0x62
 8002e78:	b29b      	uxth	r3, r3
 8002e7a:	2b00      	cmp	r3, #0
 8002e7c:	d1c0      	bne.n	8002e00 <HAL_SPI_TransmitReceive+0x214>
 8002e7e:	f8b4 306a 	ldrh.w	r3, [r4, #106]	; 0x6a
 8002e82:	b29b      	uxth	r3, r3
 8002e84:	2b00      	cmp	r3, #0
 8002e86:	d1bb      	bne.n	8002e00 <HAL_SPI_TransmitReceive+0x214>
 8002e88:	e7a5      	b.n	8002dd6 <HAL_SPI_TransmitReceive+0x1ea>
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((uint16_t *)hspi->pTxBuffPtr);
 8002e8a:	f833 1b02 	ldrh.w	r1, [r3], #2
 8002e8e:	8411      	strh	r1, [r2, #32]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8002e90:	65e3      	str	r3, [r4, #92]	; 0x5c
          hspi->TxXferCount--;
 8002e92:	f8b4 3062 	ldrh.w	r3, [r4, #98]	; 0x62
 8002e96:	3b01      	subs	r3, #1
 8002e98:	e7ca      	b.n	8002e30 <HAL_SPI_TransmitReceive+0x244>
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
 8002e9a:	8e12      	ldrh	r2, [r2, #48]	; 0x30
 8002e9c:	f823 2b02 	strh.w	r2, [r3], #2
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8002ea0:	6663      	str	r3, [r4, #100]	; 0x64
          hspi->RxXferCount--;
 8002ea2:	f8b4 306a 	ldrh.w	r3, [r4, #106]	; 0x6a
 8002ea6:	3b01      	subs	r3, #1
 8002ea8:	e7da      	b.n	8002e60 <HAL_SPI_TransmitReceive+0x274>
        else if ((hspi->TxXferCount > 1U) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 8002eaa:	f8b4 1062 	ldrh.w	r1, [r4, #98]	; 0x62
 8002eae:	b289      	uxth	r1, r1
 8002eb0:	2901      	cmp	r1, #1
 8002eb2:	d909      	bls.n	8002ec8 <HAL_SPI_TransmitReceive+0x2dc>
 8002eb4:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 8002eb6:	b139      	cbz	r1, 8002ec8 <HAL_SPI_TransmitReceive+0x2dc>
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((uint16_t *)hspi->pTxBuffPtr);
 8002eb8:	f833 1b02 	ldrh.w	r1, [r3], #2
 8002ebc:	8411      	strh	r1, [r2, #32]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8002ebe:	65e3      	str	r3, [r4, #92]	; 0x5c
          hspi->TxXferCount-=2;
 8002ec0:	f8b4 3062 	ldrh.w	r3, [r4, #98]	; 0x62
 8002ec4:	3b02      	subs	r3, #2
 8002ec6:	e718      	b.n	8002cfa <HAL_SPI_TransmitReceive+0x10e>
          *((__IO uint8_t *)&hspi->Instance->TXDR) = *((uint8_t *)hspi->pTxBuffPtr);
 8002ec8:	781b      	ldrb	r3, [r3, #0]
 8002eca:	f882 3020 	strb.w	r3, [r2, #32]
          hspi->pTxBuffPtr += sizeof(uint8_t);
 8002ece:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8002ed0:	3301      	adds	r3, #1
 8002ed2:	65e3      	str	r3, [r4, #92]	; 0x5c
          hspi->TxXferCount--;
 8002ed4:	f8b4 3062 	ldrh.w	r3, [r4, #98]	; 0x62
 8002ed8:	3b01      	subs	r3, #1
 8002eda:	e70e      	b.n	8002cfa <HAL_SPI_TransmitReceive+0x10e>
        else if ((hspi->Instance->SR & SPI_FLAG_FRLVL) > SPI_FRLVL_QUARTER_FULL)
 8002edc:	6951      	ldr	r1, [r2, #20]
 8002ede:	f401 41c0 	and.w	r1, r1, #24576	; 0x6000
 8002ee2:	f5b1 5f00 	cmp.w	r1, #8192	; 0x2000
 8002ee6:	d907      	bls.n	8002ef8 <HAL_SPI_TransmitReceive+0x30c>
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
 8002ee8:	8e12      	ldrh	r2, [r2, #48]	; 0x30
 8002eea:	f823 2b02 	strh.w	r2, [r3], #2
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8002eee:	6663      	str	r3, [r4, #100]	; 0x64
          hspi->RxXferCount-=2;
 8002ef0:	f8b4 306a 	ldrh.w	r3, [r4, #106]	; 0x6a
 8002ef4:	3b02      	subs	r3, #2
 8002ef6:	e719      	b.n	8002d2c <HAL_SPI_TransmitReceive+0x140>
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8002ef8:	f892 2030 	ldrb.w	r2, [r2, #48]	; 0x30
 8002efc:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 8002efe:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8002f00:	3301      	adds	r3, #1
 8002f02:	6663      	str	r3, [r4, #100]	; 0x64
          hspi->RxXferCount--;
 8002f04:	f8b4 306a 	ldrh.w	r3, [r4, #106]	; 0x6a
 8002f08:	3b01      	subs	r3, #1
 8002f0a:	e70f      	b.n	8002d2c <HAL_SPI_TransmitReceive+0x140>
    if(Timeout != HAL_MAX_DELAY)
 8002f0c:	1c69      	adds	r1, r5, #1
 8002f0e:	f43f af63 	beq.w	8002dd8 <HAL_SPI_TransmitReceive+0x1ec>
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 8002f12:	b12d      	cbz	r5, 8002f20 <HAL_SPI_TransmitReceive+0x334>
 8002f14:	f7fd fbac 	bl	8000670 <HAL_GetTick>
 8002f18:	1b80      	subs	r0, r0, r6
 8002f1a:	4285      	cmp	r5, r0
 8002f1c:	f4bf af5b 	bcs.w	8002dd6 <HAL_SPI_TransmitReceive+0x1ea>
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002f20:	f8d4 3084 	ldr.w	r3, [r4, #132]	; 0x84
 8002f24:	f043 0320 	orr.w	r3, r3, #32
 8002f28:	f8c4 3084 	str.w	r3, [r4, #132]	; 0x84
 8002f2c:	e758      	b.n	8002de0 <HAL_SPI_TransmitReceive+0x1f4>

08002f2e <HAL_SPI_Receive>:
{
 8002f2e:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 8002f32:	461d      	mov	r5, r3
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8002f34:	6843      	ldr	r3, [r0, #4]
{
 8002f36:	4604      	mov	r4, r0
 8002f38:	4688      	mov	r8, r1
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8002f3a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
{
 8002f3e:	4617      	mov	r7, r2
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8002f40:	d10c      	bne.n	8002f5c <HAL_SPI_Receive+0x2e>
 8002f42:	6883      	ldr	r3, [r0, #8]
 8002f44:	b953      	cbnz	r3, 8002f5c <HAL_SPI_Receive+0x2e>
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8002f46:	2304      	movs	r3, #4
 8002f48:	f880 3081 	strb.w	r3, [r0, #129]	; 0x81
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8002f4c:	4613      	mov	r3, r2
 8002f4e:	9500      	str	r5, [sp, #0]
 8002f50:	460a      	mov	r2, r1
 8002f52:	f7ff fe4b 	bl	8002bec <HAL_SPI_TransmitReceive>
}
 8002f56:	b002      	add	sp, #8
 8002f58:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  __HAL_LOCK(hspi);
 8002f5c:	f894 3080 	ldrb.w	r3, [r4, #128]	; 0x80
 8002f60:	2b01      	cmp	r3, #1
 8002f62:	d00c      	beq.n	8002f7e <HAL_SPI_Receive+0x50>
 8002f64:	2301      	movs	r3, #1
 8002f66:	f884 3080 	strb.w	r3, [r4, #128]	; 0x80
  tickstart = HAL_GetTick();
 8002f6a:	f7fd fb81 	bl	8000670 <HAL_GetTick>
  if (hspi->State != HAL_SPI_STATE_READY)
 8002f6e:	f894 3081 	ldrb.w	r3, [r4, #129]	; 0x81
  tickstart = HAL_GetTick();
 8002f72:	4606      	mov	r6, r0
  if (hspi->State != HAL_SPI_STATE_READY)
 8002f74:	2b01      	cmp	r3, #1
 8002f76:	d004      	beq.n	8002f82 <HAL_SPI_Receive+0x54>
    __HAL_UNLOCK(hspi);
 8002f78:	2300      	movs	r3, #0
 8002f7a:	f884 3080 	strb.w	r3, [r4, #128]	; 0x80
  __HAL_LOCK(hspi);
 8002f7e:	2002      	movs	r0, #2
 8002f80:	e7e9      	b.n	8002f56 <HAL_SPI_Receive+0x28>
  if ((pData == NULL) || (Size == 0U))
 8002f82:	f1b8 0f00 	cmp.w	r8, #0
 8002f86:	d000      	beq.n	8002f8a <HAL_SPI_Receive+0x5c>
 8002f88:	b927      	cbnz	r7, 8002f94 <HAL_SPI_Receive+0x66>
    __HAL_UNLOCK(hspi);
 8002f8a:	2300      	movs	r3, #0
    return errorcode;
 8002f8c:	2001      	movs	r0, #1
    __HAL_UNLOCK(hspi);
 8002f8e:	f884 3080 	strb.w	r3, [r4, #128]	; 0x80
    return errorcode;
 8002f92:	e7e0      	b.n	8002f56 <HAL_SPI_Receive+0x28>
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8002f94:	2304      	movs	r3, #4
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8002f96:	f8c4 8064 	str.w	r8, [r4, #100]	; 0x64
  hspi->RxXferSize  = Size;
 8002f9a:	f8a4 7068 	strh.w	r7, [r4, #104]	; 0x68
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8002f9e:	f884 3081 	strb.w	r3, [r4, #129]	; 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002fa2:	2300      	movs	r3, #0
 8002fa4:	6821      	ldr	r1, [r4, #0]
 8002fa6:	f8c4 3084 	str.w	r3, [r4, #132]	; 0x84
  hspi->pTxBuffPtr  = NULL;
 8002faa:	65e3      	str	r3, [r4, #92]	; 0x5c
  hspi->RxXferCount = Size;
 8002fac:	f8a4 706a 	strh.w	r7, [r4, #106]	; 0x6a
  hspi->TxXferSize  = 0U;
 8002fb0:	f8a4 3060 	strh.w	r3, [r4, #96]	; 0x60
  hspi->TxXferCount = 0U;
 8002fb4:	f8a4 3062 	strh.w	r3, [r4, #98]	; 0x62
  hspi->RxISR       = NULL;
 8002fb8:	6723      	str	r3, [r4, #112]	; 0x70
  hspi->TxISR       = NULL;
 8002fba:	6763      	str	r3, [r4, #116]	; 0x74
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002fbc:	68a3      	ldr	r3, [r4, #8]
 8002fbe:	f5b3 2fc0 	cmp.w	r3, #393216	; 0x60000
 8002fc2:	d103      	bne.n	8002fcc <HAL_SPI_Receive+0x9e>
    SPI_1LINE_RX(hspi);
 8002fc4:	680b      	ldr	r3, [r1, #0]
 8002fc6:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8002fca:	600b      	str	r3, [r1, #0]
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 8002fcc:	684b      	ldr	r3, [r1, #4]
 8002fce:	0c1b      	lsrs	r3, r3, #16
 8002fd0:	041b      	lsls	r3, r3, #16
 8002fd2:	433b      	orrs	r3, r7
 8002fd4:	604b      	str	r3, [r1, #4]
  __HAL_SPI_ENABLE(hspi);
 8002fd6:	680b      	ldr	r3, [r1, #0]
 8002fd8:	f043 0301 	orr.w	r3, r3, #1
 8002fdc:	600b      	str	r3, [r1, #0]
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8002fde:	6863      	ldr	r3, [r4, #4]
 8002fe0:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002fe4:	d103      	bne.n	8002fee <HAL_SPI_Receive+0xc0>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 8002fe6:	680b      	ldr	r3, [r1, #0]
 8002fe8:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002fec:	600b      	str	r3, [r1, #0]
  if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 8002fee:	68e3      	ldr	r3, [r4, #12]
 8002ff0:	2b0f      	cmp	r3, #15
 8002ff2:	d857      	bhi.n	80030a4 <HAL_SPI_Receive+0x176>
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8002ff4:	2b07      	cmp	r3, #7
 8002ff6:	d86c      	bhi.n	80030d2 <HAL_SPI_Receive+0x1a4>
    while (hspi->RxXferCount > 0U)
 8002ff8:	f8b4 306a 	ldrh.w	r3, [r4, #106]	; 0x6a
 8002ffc:	b29b      	uxth	r3, r3
 8002ffe:	b34b      	cbz	r3, 8003054 <HAL_SPI_Receive+0x126>
      if (hspi->Instance->SR & (SPI_FLAG_RXWNE|SPI_FLAG_FRLVL))
 8003000:	6823      	ldr	r3, [r4, #0]
 8003002:	695a      	ldr	r2, [r3, #20]
 8003004:	f412 4f60 	tst.w	r2, #57344	; 0xe000
 8003008:	f000 8093 	beq.w	8003132 <HAL_SPI_Receive+0x204>
        if (hspi->Instance->SR & SPI_FLAG_RXWNE)
 800300c:	695a      	ldr	r2, [r3, #20]
 800300e:	f412 4f00 	tst.w	r2, #32768	; 0x8000
 8003012:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8003014:	d075      	beq.n	8003102 <HAL_SPI_Receive+0x1d4>
          *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 8003016:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003018:	f842 3b04 	str.w	r3, [r2], #4
          hspi->RxXferCount-=4;
 800301c:	f8b4 306a 	ldrh.w	r3, [r4, #106]	; 0x6a
          hspi->pRxBuffPtr += sizeof(uint32_t);
 8003020:	6662      	str	r2, [r4, #100]	; 0x64
          hspi->RxXferCount-=4;
 8003022:	3b04      	subs	r3, #4
          hspi->RxXferCount-=2;
 8003024:	b29b      	uxth	r3, r3
 8003026:	f8a4 306a 	strh.w	r3, [r4, #106]	; 0x6a
 800302a:	e7e5      	b.n	8002ff8 <HAL_SPI_Receive+0xca>
      if (hspi->Instance->SR & (SPI_FLAG_RXWNE|SPI_FLAG_EOT))
 800302c:	6823      	ldr	r3, [r4, #0]
 800302e:	695a      	ldr	r2, [r3, #20]
 8003030:	423a      	tst	r2, r7
 8003032:	d01e      	beq.n	8003072 <HAL_SPI_Receive+0x144>
        *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 8003034:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003036:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8003038:	f843 2b04 	str.w	r2, [r3], #4
        hspi->pRxBuffPtr += sizeof(uint32_t);
 800303c:	6663      	str	r3, [r4, #100]	; 0x64
        hspi->RxXferCount--;
 800303e:	f8b4 306a 	ldrh.w	r3, [r4, #106]	; 0x6a
 8003042:	3b01      	subs	r3, #1
 8003044:	b29b      	uxth	r3, r3
 8003046:	f8a4 306a 	strh.w	r3, [r4, #106]	; 0x6a
    while (hspi->RxXferCount > 0U)
 800304a:	f8b4 306a 	ldrh.w	r3, [r4, #106]	; 0x6a
 800304e:	b29b      	uxth	r3, r3
 8003050:	2b00      	cmp	r3, #0
 8003052:	d1eb      	bne.n	800302c <HAL_SPI_Receive+0xfe>
  SPI_CloseTransfer(hspi);
 8003054:	4620      	mov	r0, r4
 8003056:	f7ff fbcd 	bl	80027f4 <SPI_CloseTransfer>
  __HAL_UNLOCK(hspi);
 800305a:	2300      	movs	r3, #0
 800305c:	f884 3080 	strb.w	r3, [r4, #128]	; 0x80
  hspi->State = HAL_SPI_STATE_READY;
 8003060:	2301      	movs	r3, #1
 8003062:	f884 3081 	strb.w	r3, [r4, #129]	; 0x81
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003066:	f8d4 0084 	ldr.w	r0, [r4, #132]	; 0x84
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 800306a:	3000      	adds	r0, #0
 800306c:	bf18      	it	ne
 800306e:	2001      	movne	r0, #1
 8003070:	e771      	b.n	8002f56 <HAL_SPI_Receive+0x28>
        if ((Timeout == 0U) || ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick() - tickstart) >=  Timeout)))
 8003072:	b97d      	cbnz	r5, 8003094 <HAL_SPI_Receive+0x166>
          SPI_CloseTransfer(hspi);
 8003074:	4620      	mov	r0, r4
 8003076:	f7ff fbbd 	bl	80027f4 <SPI_CloseTransfer>
          __HAL_UNLOCK(hspi);
 800307a:	2300      	movs	r3, #0
          hspi->State = HAL_SPI_STATE_READY;
 800307c:	2001      	movs	r0, #1
          __HAL_UNLOCK(hspi);
 800307e:	f884 3080 	strb.w	r3, [r4, #128]	; 0x80
          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8003082:	f8d4 3084 	ldr.w	r3, [r4, #132]	; 0x84
 8003086:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800308a:	f8c4 3084 	str.w	r3, [r4, #132]	; 0x84
          hspi->State = HAL_SPI_STATE_READY;
 800308e:	f884 0081 	strb.w	r0, [r4, #129]	; 0x81
          return HAL_ERROR;
 8003092:	e760      	b.n	8002f56 <HAL_SPI_Receive+0x28>
        if ((Timeout == 0U) || ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick() - tickstart) >=  Timeout)))
 8003094:	1c69      	adds	r1, r5, #1
 8003096:	d0d8      	beq.n	800304a <HAL_SPI_Receive+0x11c>
 8003098:	f7fd faea 	bl	8000670 <HAL_GetTick>
 800309c:	1b80      	subs	r0, r0, r6
 800309e:	4285      	cmp	r5, r0
 80030a0:	d8d3      	bhi.n	800304a <HAL_SPI_Receive+0x11c>
 80030a2:	e7e7      	b.n	8003074 <HAL_SPI_Receive+0x146>
      if (hspi->Instance->SR & (SPI_FLAG_RXWNE|SPI_FLAG_EOT))
 80030a4:	f248 0708 	movw	r7, #32776	; 0x8008
 80030a8:	e7cf      	b.n	800304a <HAL_SPI_Receive+0x11c>
      if (hspi->Instance->SR & (SPI_FLAG_RXWNE|SPI_FLAG_FRLVL))
 80030aa:	6822      	ldr	r2, [r4, #0]
 80030ac:	6953      	ldr	r3, [r2, #20]
 80030ae:	f413 4f60 	tst.w	r3, #57344	; 0xe000
 80030b2:	d01c      	beq.n	80030ee <HAL_SPI_Receive+0x1c0>
        if (hspi->Instance->SR & SPI_FLAG_RXWNE)
 80030b4:	6953      	ldr	r3, [r2, #20]
 80030b6:	f413 4f00 	tst.w	r3, #32768	; 0x8000
 80030ba:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80030bc:	d00f      	beq.n	80030de <HAL_SPI_Receive+0x1b0>
          *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 80030be:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80030c0:	f843 2b04 	str.w	r2, [r3], #4
          hspi->pRxBuffPtr += sizeof(uint32_t);
 80030c4:	6663      	str	r3, [r4, #100]	; 0x64
          hspi->RxXferCount-=2;
 80030c6:	f8b4 306a 	ldrh.w	r3, [r4, #106]	; 0x6a
 80030ca:	3b02      	subs	r3, #2
          hspi->RxXferCount--;
 80030cc:	b29b      	uxth	r3, r3
 80030ce:	f8a4 306a 	strh.w	r3, [r4, #106]	; 0x6a
    while (hspi->RxXferCount > 0U)
 80030d2:	f8b4 306a 	ldrh.w	r3, [r4, #106]	; 0x6a
 80030d6:	b29b      	uxth	r3, r3
 80030d8:	2b00      	cmp	r3, #0
 80030da:	d1e6      	bne.n	80030aa <HAL_SPI_Receive+0x17c>
 80030dc:	e7ba      	b.n	8003054 <HAL_SPI_Receive+0x126>
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
 80030de:	8e12      	ldrh	r2, [r2, #48]	; 0x30
 80030e0:	f823 2b02 	strh.w	r2, [r3], #2
          hspi->pRxBuffPtr += sizeof(uint16_t);
 80030e4:	6663      	str	r3, [r4, #100]	; 0x64
          hspi->RxXferCount--;
 80030e6:	f8b4 306a 	ldrh.w	r3, [r4, #106]	; 0x6a
 80030ea:	3b01      	subs	r3, #1
 80030ec:	e7ee      	b.n	80030cc <HAL_SPI_Receive+0x19e>
        if ((Timeout == 0U) || ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick() - tickstart) >=  Timeout)))
 80030ee:	2d00      	cmp	r5, #0
 80030f0:	d0c0      	beq.n	8003074 <HAL_SPI_Receive+0x146>
 80030f2:	1c6a      	adds	r2, r5, #1
 80030f4:	d0ed      	beq.n	80030d2 <HAL_SPI_Receive+0x1a4>
 80030f6:	f7fd fabb 	bl	8000670 <HAL_GetTick>
 80030fa:	1b80      	subs	r0, r0, r6
 80030fc:	4285      	cmp	r5, r0
 80030fe:	d8e8      	bhi.n	80030d2 <HAL_SPI_Receive+0x1a4>
 8003100:	e7b8      	b.n	8003074 <HAL_SPI_Receive+0x146>
        else if ((hspi->Instance->SR & SPI_FLAG_FRLVL) > SPI_FRLVL_QUARTER_FULL)
 8003102:	6959      	ldr	r1, [r3, #20]
 8003104:	f401 41c0 	and.w	r1, r1, #24576	; 0x6000
 8003108:	f5b1 5f00 	cmp.w	r1, #8192	; 0x2000
 800310c:	d907      	bls.n	800311e <HAL_SPI_Receive+0x1f0>
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
 800310e:	8e1b      	ldrh	r3, [r3, #48]	; 0x30
 8003110:	f822 3b02 	strh.w	r3, [r2], #2
          hspi->RxXferCount-=2;
 8003114:	f8b4 306a 	ldrh.w	r3, [r4, #106]	; 0x6a
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8003118:	6662      	str	r2, [r4, #100]	; 0x64
          hspi->RxXferCount-=2;
 800311a:	3b02      	subs	r3, #2
 800311c:	e782      	b.n	8003024 <HAL_SPI_Receive+0xf6>
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800311e:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8003122:	7013      	strb	r3, [r2, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 8003124:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8003126:	3301      	adds	r3, #1
 8003128:	6663      	str	r3, [r4, #100]	; 0x64
          hspi->RxXferCount--;
 800312a:	f8b4 306a 	ldrh.w	r3, [r4, #106]	; 0x6a
 800312e:	3b01      	subs	r3, #1
 8003130:	e778      	b.n	8003024 <HAL_SPI_Receive+0xf6>
        if ((Timeout == 0U) || ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick() - tickstart) >=  Timeout)))
 8003132:	2d00      	cmp	r5, #0
 8003134:	d09e      	beq.n	8003074 <HAL_SPI_Receive+0x146>
 8003136:	1c6b      	adds	r3, r5, #1
 8003138:	f43f af5e 	beq.w	8002ff8 <HAL_SPI_Receive+0xca>
 800313c:	f7fd fa98 	bl	8000670 <HAL_GetTick>
 8003140:	1b80      	subs	r0, r0, r6
 8003142:	4285      	cmp	r5, r0
 8003144:	f63f af58 	bhi.w	8002ff8 <HAL_SPI_Receive+0xca>
 8003148:	e794      	b.n	8003074 <HAL_SPI_Receive+0x146>

0800314a <HAL_SPI_TxCpltCallback>:
 800314a:	4770      	bx	lr

0800314c <HAL_SPI_RxCpltCallback>:
 800314c:	4770      	bx	lr

0800314e <HAL_SPI_TxRxCpltCallback>:
 800314e:	4770      	bx	lr

08003150 <HAL_SPI_ErrorCallback>:
 8003150:	4770      	bx	lr
	...

08003154 <HAL_SPI_IRQHandler>:
  uint32_t itsource = hspi->Instance->IER;
 8003154:	6803      	ldr	r3, [r0, #0]
{
 8003156:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  uint32_t itsource = hspi->Instance->IER;
 800315a:	f8d3 a010 	ldr.w	sl, [r3, #16]
{
 800315e:	4604      	mov	r4, r0
  uint32_t itflag   = hspi->Instance->SR;
 8003160:	f8d3 9014 	ldr.w	r9, [r3, #20]
  uint32_t cfg1     = hspi->Instance->CFG1;
 8003164:	f8d3 8008 	ldr.w	r8, [r3, #8]
  uint32_t trigger  = itsource & itflag;
 8003168:	ea0a 0509 	and.w	r5, sl, r9
  HAL_SPI_StateTypeDef State = hspi->State;
 800316c:	f890 6081 	ldrb.w	r6, [r0, #129]	; 0x81
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_RXNE))
 8003170:	f005 0741 	and.w	r7, r5, #65	; 0x41
  HAL_SPI_StateTypeDef State = hspi->State;
 8003174:	b2f6      	uxtb	r6, r6
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_RXNE))
 8003176:	2f01      	cmp	r7, #1
 8003178:	d10a      	bne.n	8003190 <HAL_SPI_IRQHandler+0x3c>
    hspi->RxISR(hspi);
 800317a:	6f03      	ldr	r3, [r0, #112]	; 0x70
 800317c:	4798      	blx	r3
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_TXE))
 800317e:	f005 0322 	and.w	r3, r5, #34	; 0x22
 8003182:	2b02      	cmp	r3, #2
 8003184:	d106      	bne.n	8003194 <HAL_SPI_IRQHandler+0x40>
    hspi->TxISR(hspi);
 8003186:	6f63      	ldr	r3, [r4, #116]	; 0x74
 8003188:	4620      	mov	r0, r4
}
 800318a:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    hspi->TxISR(hspi);
 800318e:	4718      	bx	r3
  uint32_t handled  = 0;
 8003190:	2700      	movs	r7, #0
 8003192:	e7f4      	b.n	800317e <HAL_SPI_IRQHandler+0x2a>
  if (handled != 0)
 8003194:	2f00      	cmp	r7, #0
 8003196:	d166      	bne.n	8003266 <HAL_SPI_IRQHandler+0x112>
  if (HAL_IS_BIT_SET(trigger, SPI_FLAG_EOT))
 8003198:	072f      	lsls	r7, r5, #28
 800319a:	d566      	bpl.n	800326a <HAL_SPI_IRQHandler+0x116>
    __HAL_SPI_CLEAR_EOTFLAG(hspi);
 800319c:	6823      	ldr	r3, [r4, #0]
    if( HAL_IS_BIT_CLR(cfg1, SPI_CFG1_TXDMAEN|SPI_CFG1_RXDMAEN) ||                       // IT based transfer is done
 800319e:	f418 4f40 	tst.w	r8, #49152	; 0xc000
    __HAL_SPI_CLEAR_EOTFLAG(hspi);
 80031a2:	699a      	ldr	r2, [r3, #24]
 80031a4:	f042 0208 	orr.w	r2, r2, #8
 80031a8:	619a      	str	r2, [r3, #24]
    __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 80031aa:	699a      	ldr	r2, [r3, #24]
 80031ac:	f042 0210 	orr.w	r2, r2, #16
 80031b0:	619a      	str	r2, [r3, #24]
    __HAL_SPI_CLEAR_SUSPFLAG(hspi);
 80031b2:	699a      	ldr	r2, [r3, #24]
 80031b4:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80031b8:	619a      	str	r2, [r3, #24]
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_EOT);
 80031ba:	691a      	ldr	r2, [r3, #16]
 80031bc:	f022 0208 	bic.w	r2, r2, #8
 80031c0:	611a      	str	r2, [r3, #16]
    if( HAL_IS_BIT_CLR(cfg1, SPI_CFG1_TXDMAEN|SPI_CFG1_RXDMAEN) ||                       // IT based transfer is done
 80031c2:	d00e      	beq.n	80031e2 <HAL_SPI_IRQHandler+0x8e>
 80031c4:	2e04      	cmp	r6, #4
 80031c6:	d009      	beq.n	80031dc <HAL_SPI_IRQHandler+0x88>
       ((State != HAL_SPI_STATE_BUSY_RX) && (hspi->hdmatx->Init.Mode == DMA_NORMAL)) ||  // DMA is used in normal mode
 80031c8:	6fa2      	ldr	r2, [r4, #120]	; 0x78
 80031ca:	69d2      	ldr	r2, [r2, #28]
 80031cc:	b14a      	cbz	r2, 80031e2 <HAL_SPI_IRQHandler+0x8e>
 80031ce:	2e03      	cmp	r6, #3
 80031d0:	d104      	bne.n	80031dc <HAL_SPI_IRQHandler+0x88>
      HAL_SPI_TxCpltCallback(hspi);
 80031d2:	4620      	mov	r0, r4
 80031d4:	f7ff ffb9 	bl	800314a <HAL_SPI_TxCpltCallback>
 80031d8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
       ((State != HAL_SPI_STATE_BUSY_TX) && (hspi->hdmarx->Init.Mode == DMA_NORMAL)) )   // DMA is used in normal mode
 80031dc:	6fe2      	ldr	r2, [r4, #124]	; 0x7c
 80031de:	69d2      	ldr	r2, [r2, #28]
 80031e0:	bb8a      	cbnz	r2, 8003246 <HAL_SPI_IRQHandler+0xf2>
      if (HAL_IS_BIT_CLR(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN|SPI_CFG1_RXDMAEN))
 80031e2:	689b      	ldr	r3, [r3, #8]
 80031e4:	f413 4f40 	tst.w	r3, #49152	; 0xc000
 80031e8:	d01b      	beq.n	8003222 <HAL_SPI_IRQHandler+0xce>
      SPI_CloseTransfer(hspi);
 80031ea:	4620      	mov	r0, r4
 80031ec:	f7ff fb02 	bl	80027f4 <SPI_CloseTransfer>
      hspi->State = HAL_SPI_STATE_READY;
 80031f0:	2301      	movs	r3, #1
 80031f2:	f884 3081 	strb.w	r3, [r4, #129]	; 0x81
      if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80031f6:	f8d4 3084 	ldr.w	r3, [r4, #132]	; 0x84
 80031fa:	b323      	cbz	r3, 8003246 <HAL_SPI_IRQHandler+0xf2>
        HAL_SPI_ErrorCallback(hspi);
 80031fc:	4620      	mov	r0, r4
 80031fe:	f7ff ffa7 	bl	8003150 <HAL_SPI_ErrorCallback>
 8003202:	e030      	b.n	8003266 <HAL_SPI_IRQHandler+0x112>
          if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 8003204:	68e1      	ldr	r1, [r4, #12]
 8003206:	6822      	ldr	r2, [r4, #0]
 8003208:	290f      	cmp	r1, #15
 800320a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800320c:	d90f      	bls.n	800322e <HAL_SPI_IRQHandler+0xda>
            *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 800320e:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8003210:	f843 2b04 	str.w	r2, [r3], #4
            hspi->pRxBuffPtr += sizeof(uint8_t);
 8003214:	6663      	str	r3, [r4, #100]	; 0x64
          hspi->RxXferCount--;
 8003216:	f8b4 306a 	ldrh.w	r3, [r4, #106]	; 0x6a
 800321a:	3b01      	subs	r3, #1
 800321c:	b29b      	uxth	r3, r3
 800321e:	f8a4 306a 	strh.w	r3, [r4, #106]	; 0x6a
        while (hspi->RxXferCount != 0)
 8003222:	f8b4 306a 	ldrh.w	r3, [r4, #106]	; 0x6a
 8003226:	b29b      	uxth	r3, r3
 8003228:	2b00      	cmp	r3, #0
 800322a:	d1eb      	bne.n	8003204 <HAL_SPI_IRQHandler+0xb0>
 800322c:	e7dd      	b.n	80031ea <HAL_SPI_IRQHandler+0x96>
          else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800322e:	2907      	cmp	r1, #7
 8003230:	d903      	bls.n	800323a <HAL_SPI_IRQHandler+0xe6>
            *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
 8003232:	8e12      	ldrh	r2, [r2, #48]	; 0x30
 8003234:	f823 2b02 	strh.w	r2, [r3], #2
 8003238:	e7ec      	b.n	8003214 <HAL_SPI_IRQHandler+0xc0>
            *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800323a:	f892 2030 	ldrb.w	r2, [r2, #48]	; 0x30
 800323e:	701a      	strb	r2, [r3, #0]
            hspi->pRxBuffPtr += sizeof(uint8_t);
 8003240:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8003242:	3301      	adds	r3, #1
 8003244:	e7e6      	b.n	8003214 <HAL_SPI_IRQHandler+0xc0>
    if (State == HAL_SPI_STATE_BUSY_TX_RX)
 8003246:	2e05      	cmp	r6, #5
 8003248:	d104      	bne.n	8003254 <HAL_SPI_IRQHandler+0x100>
      HAL_SPI_TxRxCpltCallback(hspi);
 800324a:	4620      	mov	r0, r4
 800324c:	f7ff ff7f 	bl	800314e <HAL_SPI_TxRxCpltCallback>
 8003250:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    else if (State == HAL_SPI_STATE_BUSY_RX)
 8003254:	2e04      	cmp	r6, #4
 8003256:	d104      	bne.n	8003262 <HAL_SPI_IRQHandler+0x10e>
      HAL_SPI_RxCpltCallback(hspi);
 8003258:	4620      	mov	r0, r4
 800325a:	f7ff ff77 	bl	800314c <HAL_SPI_RxCpltCallback>
 800325e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    else if (State == HAL_SPI_STATE_BUSY_TX)
 8003262:	2e03      	cmp	r6, #3
 8003264:	d0b5      	beq.n	80031d2 <HAL_SPI_IRQHandler+0x7e>
 8003266:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  if (HAL_IS_BIT_SET(itsource, SPI_FLAG_EOT) && HAL_IS_BIT_SET(itflag, SPI_FLAG_SUSP ))
 800326a:	f01a 0f08 	tst.w	sl, #8
 800326e:	d009      	beq.n	8003284 <HAL_SPI_IRQHandler+0x130>
 8003270:	f419 6f00 	tst.w	r9, #2048	; 0x800
 8003274:	d006      	beq.n	8003284 <HAL_SPI_IRQHandler+0x130>
    __HAL_SPI_CLEAR_SUSPFLAG(hspi);
 8003276:	6822      	ldr	r2, [r4, #0]
 8003278:	6993      	ldr	r3, [r2, #24]
 800327a:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800327e:	6193      	str	r3, [r2, #24]
    return;
 8003280:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  if ((trigger & (SPI_FLAG_MODF | SPI_FLAG_OVR | SPI_FLAG_FRE | SPI_FLAG_UDR)) != RESET)
 8003284:	f415 7f58 	tst.w	r5, #864	; 0x360
 8003288:	d0ed      	beq.n	8003266 <HAL_SPI_IRQHandler+0x112>
    if ((trigger & SPI_FLAG_OVR) != RESET)
 800328a:	0668      	lsls	r0, r5, #25
 800328c:	d50a      	bpl.n	80032a4 <HAL_SPI_IRQHandler+0x150>
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 800328e:	f8d4 3084 	ldr.w	r3, [r4, #132]	; 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003292:	6822      	ldr	r2, [r4, #0]
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8003294:	f043 0304 	orr.w	r3, r3, #4
 8003298:	f8c4 3084 	str.w	r3, [r4, #132]	; 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800329c:	6993      	ldr	r3, [r2, #24]
 800329e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80032a2:	6193      	str	r3, [r2, #24]
    if ((trigger & SPI_FLAG_MODF) != RESET)
 80032a4:	05a9      	lsls	r1, r5, #22
 80032a6:	d50a      	bpl.n	80032be <HAL_SPI_IRQHandler+0x16a>
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 80032a8:	f8d4 3084 	ldr.w	r3, [r4, #132]	; 0x84
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 80032ac:	6822      	ldr	r2, [r4, #0]
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 80032ae:	f043 0301 	orr.w	r3, r3, #1
 80032b2:	f8c4 3084 	str.w	r3, [r4, #132]	; 0x84
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 80032b6:	6993      	ldr	r3, [r2, #24]
 80032b8:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80032bc:	6193      	str	r3, [r2, #24]
    if ((trigger & SPI_FLAG_FRE) != RESET)
 80032be:	05ea      	lsls	r2, r5, #23
 80032c0:	d50a      	bpl.n	80032d8 <HAL_SPI_IRQHandler+0x184>
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 80032c2:	f8d4 3084 	ldr.w	r3, [r4, #132]	; 0x84
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 80032c6:	6822      	ldr	r2, [r4, #0]
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 80032c8:	f043 0308 	orr.w	r3, r3, #8
 80032cc:	f8c4 3084 	str.w	r3, [r4, #132]	; 0x84
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 80032d0:	6993      	ldr	r3, [r2, #24]
 80032d2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80032d6:	6193      	str	r3, [r2, #24]
    if ((trigger & SPI_FLAG_UDR) != RESET)
 80032d8:	06ab      	lsls	r3, r5, #26
 80032da:	d50a      	bpl.n	80032f2 <HAL_SPI_IRQHandler+0x19e>
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 80032dc:	f8d4 3084 	ldr.w	r3, [r4, #132]	; 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 80032e0:	6822      	ldr	r2, [r4, #0]
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 80032e2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80032e6:	f8c4 3084 	str.w	r3, [r4, #132]	; 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 80032ea:	6993      	ldr	r3, [r2, #24]
 80032ec:	f043 0320 	orr.w	r3, r3, #32
 80032f0:	6193      	str	r3, [r2, #24]
    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80032f2:	f8d4 3084 	ldr.w	r3, [r4, #132]	; 0x84
 80032f6:	2b00      	cmp	r3, #0
 80032f8:	d0b5      	beq.n	8003266 <HAL_SPI_IRQHandler+0x112>
      __HAL_SPI_DISABLE(hspi);
 80032fa:	6823      	ldr	r3, [r4, #0]
      if (HAL_IS_BIT_SET(cfg1, SPI_CFG1_TXDMAEN|SPI_CFG1_RXDMAEN))
 80032fc:	f418 4f40 	tst.w	r8, #49152	; 0xc000
      __HAL_SPI_DISABLE(hspi);
 8003300:	681a      	ldr	r2, [r3, #0]
 8003302:	f022 0201 	bic.w	r2, r2, #1
 8003306:	601a      	str	r2, [r3, #0]
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_EOT | SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_MODF | SPI_IT_OVR | SPI_IT_FRE | SPI_IT_UDR);
 8003308:	691a      	ldr	r2, [r3, #16]
 800330a:	f422 725a 	bic.w	r2, r2, #872	; 0x368
 800330e:	f022 0203 	bic.w	r2, r2, #3
 8003312:	611a      	str	r2, [r3, #16]
      if (HAL_IS_BIT_SET(cfg1, SPI_CFG1_TXDMAEN|SPI_CFG1_RXDMAEN))
 8003314:	d012      	beq.n	800333c <HAL_SPI_IRQHandler+0x1e8>
        CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 8003316:	689a      	ldr	r2, [r3, #8]
        if (hspi->hdmarx != NULL)
 8003318:	6fe0      	ldr	r0, [r4, #124]	; 0x7c
        CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 800331a:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000
 800331e:	609a      	str	r2, [r3, #8]
        if (hspi->hdmarx != NULL)
 8003320:	b118      	cbz	r0, 800332a <HAL_SPI_IRQHandler+0x1d6>
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8003322:	4b08      	ldr	r3, [pc, #32]	; (8003344 <HAL_SPI_IRQHandler+0x1f0>)
 8003324:	6503      	str	r3, [r0, #80]	; 0x50
          HAL_DMA_Abort_IT(hspi->hdmarx);
 8003326:	f7fd fb5f 	bl	80009e8 <HAL_DMA_Abort_IT>
        if (hspi->hdmatx != NULL)
 800332a:	6fa0      	ldr	r0, [r4, #120]	; 0x78
 800332c:	2800      	cmp	r0, #0
 800332e:	d09a      	beq.n	8003266 <HAL_SPI_IRQHandler+0x112>
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8003330:	4b04      	ldr	r3, [pc, #16]	; (8003344 <HAL_SPI_IRQHandler+0x1f0>)
}
 8003332:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8003336:	6503      	str	r3, [r0, #80]	; 0x50
          HAL_DMA_Abort_IT(hspi->hdmatx);
 8003338:	f7fd bb56 	b.w	80009e8 <HAL_DMA_Abort_IT>
        hspi->State = HAL_SPI_STATE_READY;
 800333c:	2301      	movs	r3, #1
 800333e:	f884 3081 	strb.w	r3, [r4, #129]	; 0x81
 8003342:	e75b      	b.n	80031fc <HAL_SPI_IRQHandler+0xa8>
 8003344:	08003349 	.word	0x08003349

08003348 <SPI_DMAAbortOnError>:
{
 8003348:	b508      	push	{r3, lr}
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800334a:	6b80      	ldr	r0, [r0, #56]	; 0x38
  hspi->RxXferCount = 0U;
 800334c:	2300      	movs	r3, #0
 800334e:	f8a0 306a 	strh.w	r3, [r0, #106]	; 0x6a
  hspi->TxXferCount = 0U;
 8003352:	f8a0 3062 	strh.w	r3, [r0, #98]	; 0x62
  hspi->State = HAL_SPI_STATE_READY;
 8003356:	2301      	movs	r3, #1
 8003358:	f880 3081 	strb.w	r3, [r0, #129]	; 0x81
  HAL_SPI_ErrorCallback(hspi);
 800335c:	f7ff fef8 	bl	8003150 <HAL_SPI_ErrorCallback>
 8003360:	bd08      	pop	{r3, pc}

08003362 <HAL_TIM_PeriodElapsedCallback>:
 8003362:	4770      	bx	lr

08003364 <HAL_TIM_OC_DelayElapsedCallback>:
 8003364:	4770      	bx	lr

08003366 <HAL_TIM_IC_CaptureCallback>:
 8003366:	4770      	bx	lr

08003368 <HAL_TIM_PWM_PulseFinishedCallback>:
 8003368:	4770      	bx	lr

0800336a <HAL_TIM_TriggerCallback>:
 800336a:	4770      	bx	lr

0800336c <HAL_TIM_IRQHandler>:
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
  /* Capture compare 1 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800336c:	6803      	ldr	r3, [r0, #0]
 800336e:	691a      	ldr	r2, [r3, #16]
 8003370:	0791      	lsls	r1, r2, #30
{
 8003372:	b510      	push	{r4, lr}
 8003374:	4604      	mov	r4, r0
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8003376:	d50f      	bpl.n	8003398 <HAL_TIM_IRQHandler+0x2c>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) !=RESET)
 8003378:	68da      	ldr	r2, [r3, #12]
 800337a:	0792      	lsls	r2, r2, #30
 800337c:	d50c      	bpl.n	8003398 <HAL_TIM_IRQHandler+0x2c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800337e:	f06f 0202 	mvn.w	r2, #2
 8003382:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003384:	2201      	movs	r2, #1
        
        /* Input capture event */
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00)
 8003386:	699b      	ldr	r3, [r3, #24]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003388:	7702      	strb	r2, [r0, #28]
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00)
 800338a:	0799      	lsls	r1, r3, #30
 800338c:	f000 8085 	beq.w	800349a <HAL_TIM_IRQHandler+0x12e>
        {
          HAL_TIM_IC_CaptureCallback(htim);
 8003390:	f7ff ffe9 	bl	8003366 <HAL_TIM_IC_CaptureCallback>
        else
        {
          HAL_TIM_OC_DelayElapsedCallback(htim);
          HAL_TIM_PWM_PulseFinishedCallback(htim);
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003394:	2300      	movs	r3, #0
 8003396:	7723      	strb	r3, [r4, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8003398:	6823      	ldr	r3, [r4, #0]
 800339a:	691a      	ldr	r2, [r3, #16]
 800339c:	0752      	lsls	r2, r2, #29
 800339e:	d510      	bpl.n	80033c2 <HAL_TIM_IRQHandler+0x56>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) !=RESET)
 80033a0:	68da      	ldr	r2, [r3, #12]
 80033a2:	0750      	lsls	r0, r2, #29
 80033a4:	d50d      	bpl.n	80033c2 <HAL_TIM_IRQHandler+0x56>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80033a6:	f06f 0204 	mvn.w	r2, #4
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
      /* Input capture event */
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00)
      {          
        HAL_TIM_IC_CaptureCallback(htim);
 80033aa:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80033ac:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80033ae:	2202      	movs	r2, #2
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00)
 80033b0:	699b      	ldr	r3, [r3, #24]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80033b2:	7722      	strb	r2, [r4, #28]
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00)
 80033b4:	f413 7f40 	tst.w	r3, #768	; 0x300
 80033b8:	d075      	beq.n	80034a6 <HAL_TIM_IRQHandler+0x13a>
        HAL_TIM_IC_CaptureCallback(htim);
 80033ba:	f7ff ffd4 	bl	8003366 <HAL_TIM_IC_CaptureCallback>
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80033be:	2300      	movs	r3, #0
 80033c0:	7723      	strb	r3, [r4, #28]
    } 
  }
  /* Capture compare 3 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80033c2:	6823      	ldr	r3, [r4, #0]
 80033c4:	691a      	ldr	r2, [r3, #16]
 80033c6:	0711      	lsls	r1, r2, #28
 80033c8:	d50f      	bpl.n	80033ea <HAL_TIM_IRQHandler+0x7e>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) !=RESET)
 80033ca:	68da      	ldr	r2, [r3, #12]
 80033cc:	0712      	lsls	r2, r2, #28
 80033ce:	d50c      	bpl.n	80033ea <HAL_TIM_IRQHandler+0x7e>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80033d0:	f06f 0208 	mvn.w	r2, #8
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00)
      {          
        HAL_TIM_IC_CaptureCallback(htim);
 80033d4:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80033d6:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80033d8:	2204      	movs	r2, #4
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00)
 80033da:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80033dc:	7722      	strb	r2, [r4, #28]
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00)
 80033de:	079b      	lsls	r3, r3, #30
 80033e0:	d067      	beq.n	80034b2 <HAL_TIM_IRQHandler+0x146>
        HAL_TIM_IC_CaptureCallback(htim);
 80033e2:	f7ff ffc0 	bl	8003366 <HAL_TIM_IC_CaptureCallback>
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim); 
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80033e6:	2300      	movs	r3, #0
 80033e8:	7723      	strb	r3, [r4, #28]
    }
  }
  /* Capture compare 4 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80033ea:	6823      	ldr	r3, [r4, #0]
 80033ec:	691a      	ldr	r2, [r3, #16]
 80033ee:	06d0      	lsls	r0, r2, #27
 80033f0:	d510      	bpl.n	8003414 <HAL_TIM_IRQHandler+0xa8>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) !=RESET)
 80033f2:	68da      	ldr	r2, [r3, #12]
 80033f4:	06d1      	lsls	r1, r2, #27
 80033f6:	d50d      	bpl.n	8003414 <HAL_TIM_IRQHandler+0xa8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80033f8:	f06f 0210 	mvn.w	r2, #16
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00)
      {          
        HAL_TIM_IC_CaptureCallback(htim);
 80033fc:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80033fe:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003400:	2208      	movs	r2, #8
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00)
 8003402:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003404:	7722      	strb	r2, [r4, #28]
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00)
 8003406:	f413 7f40 	tst.w	r3, #768	; 0x300
 800340a:	d058      	beq.n	80034be <HAL_TIM_IRQHandler+0x152>
        HAL_TIM_IC_CaptureCallback(htim);
 800340c:	f7ff ffab 	bl	8003366 <HAL_TIM_IC_CaptureCallback>
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003410:	2300      	movs	r3, #0
 8003412:	7723      	strb	r3, [r4, #28]
    } 
  }
  /* TIM Update event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8003414:	6823      	ldr	r3, [r4, #0]
 8003416:	691a      	ldr	r2, [r3, #16]
 8003418:	07d2      	lsls	r2, r2, #31
 800341a:	d508      	bpl.n	800342e <HAL_TIM_IRQHandler+0xc2>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) !=RESET)
 800341c:	68da      	ldr	r2, [r3, #12]
 800341e:	07d0      	lsls	r0, r2, #31
 8003420:	d505      	bpl.n	800342e <HAL_TIM_IRQHandler+0xc2>
    { 
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8003422:	f06f 0201 	mvn.w	r2, #1
      HAL_TIM_PeriodElapsedCallback(htim);
 8003426:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8003428:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 800342a:	f7ff ff9a 	bl	8003362 <HAL_TIM_PeriodElapsedCallback>
    }
  }
  /* TIM Break input event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800342e:	6823      	ldr	r3, [r4, #0]
 8003430:	691a      	ldr	r2, [r3, #16]
 8003432:	0611      	lsls	r1, r2, #24
 8003434:	d508      	bpl.n	8003448 <HAL_TIM_IRQHandler+0xdc>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) !=RESET)
 8003436:	68da      	ldr	r2, [r3, #12]
 8003438:	0612      	lsls	r2, r2, #24
 800343a:	d505      	bpl.n	8003448 <HAL_TIM_IRQHandler+0xdc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800343c:	f06f 0280 	mvn.w	r2, #128	; 0x80
      HAL_TIMEx_BreakCallback(htim);
 8003440:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8003442:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 8003444:	f000 f8eb 	bl	800361e <HAL_TIMEx_BreakCallback>
    }
  } 
  /* TIM Break input2 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8003448:	6823      	ldr	r3, [r4, #0]
 800344a:	691a      	ldr	r2, [r3, #16]
 800344c:	05d0      	lsls	r0, r2, #23
 800344e:	d508      	bpl.n	8003462 <HAL_TIM_IRQHandler+0xf6>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) !=RESET)
 8003450:	68da      	ldr	r2, [r3, #12]
 8003452:	0611      	lsls	r1, r2, #24
 8003454:	d505      	bpl.n	8003462 <HAL_TIM_IRQHandler+0xf6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8003456:	f06f 0280 	mvn.w	r2, #128	; 0x80
      HAL_TIMEx_BreakCallback(htim);
 800345a:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800345c:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 800345e:	f000 f8de 	bl	800361e <HAL_TIMEx_BreakCallback>
    }
  }
  /* TIM Trigger detection event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8003462:	6823      	ldr	r3, [r4, #0]
 8003464:	691a      	ldr	r2, [r3, #16]
 8003466:	0652      	lsls	r2, r2, #25
 8003468:	d508      	bpl.n	800347c <HAL_TIM_IRQHandler+0x110>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) !=RESET)
 800346a:	68da      	ldr	r2, [r3, #12]
 800346c:	0650      	lsls	r0, r2, #25
 800346e:	d505      	bpl.n	800347c <HAL_TIM_IRQHandler+0x110>
    { 
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8003470:	f06f 0240 	mvn.w	r2, #64	; 0x40
      HAL_TIM_TriggerCallback(htim);
 8003474:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8003476:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 8003478:	f7ff ff77 	bl	800336a <HAL_TIM_TriggerCallback>
    }
  }
  /* TIM commutation event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800347c:	6823      	ldr	r3, [r4, #0]
 800347e:	691a      	ldr	r2, [r3, #16]
 8003480:	0691      	lsls	r1, r2, #26
 8003482:	d522      	bpl.n	80034ca <HAL_TIM_IRQHandler+0x15e>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) !=RESET)
 8003484:	68da      	ldr	r2, [r3, #12]
 8003486:	0692      	lsls	r2, r2, #26
 8003488:	d51f      	bpl.n	80034ca <HAL_TIM_IRQHandler+0x15e>
    { 
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800348a:	f06f 0220 	mvn.w	r2, #32
      HAL_TIMEx_CommutationCallback(htim);
 800348e:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8003490:	611a      	str	r2, [r3, #16]
    }
  }
}
 8003492:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      HAL_TIMEx_CommutationCallback(htim);
 8003496:	f000 b8c1 	b.w	800361c <HAL_TIMEx_CommutationCallback>
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800349a:	f7ff ff63 	bl	8003364 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800349e:	4620      	mov	r0, r4
 80034a0:	f7ff ff62 	bl	8003368 <HAL_TIM_PWM_PulseFinishedCallback>
 80034a4:	e776      	b.n	8003394 <HAL_TIM_IRQHandler+0x28>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80034a6:	f7ff ff5d 	bl	8003364 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80034aa:	4620      	mov	r0, r4
 80034ac:	f7ff ff5c 	bl	8003368 <HAL_TIM_PWM_PulseFinishedCallback>
 80034b0:	e785      	b.n	80033be <HAL_TIM_IRQHandler+0x52>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80034b2:	f7ff ff57 	bl	8003364 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim); 
 80034b6:	4620      	mov	r0, r4
 80034b8:	f7ff ff56 	bl	8003368 <HAL_TIM_PWM_PulseFinishedCallback>
 80034bc:	e793      	b.n	80033e6 <HAL_TIM_IRQHandler+0x7a>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80034be:	f7ff ff51 	bl	8003364 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80034c2:	4620      	mov	r0, r4
 80034c4:	f7ff ff50 	bl	8003368 <HAL_TIM_PWM_PulseFinishedCallback>
 80034c8:	e7a2      	b.n	8003410 <HAL_TIM_IRQHandler+0xa4>
 80034ca:	bd10      	pop	{r4, pc}

080034cc <TIM_Base_SetConfig>:
{
  uint32_t tmpcr1 = 0;
  tmpcr1 = TIMx->CR1;
  
  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80034cc:	4a31      	ldr	r2, [pc, #196]	; (8003594 <TIM_Base_SetConfig+0xc8>)
  tmpcr1 = TIMx->CR1;
 80034ce:	8803      	ldrh	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80034d0:	4290      	cmp	r0, r2
  tmpcr1 = TIMx->CR1;
 80034d2:	b29b      	uxth	r3, r3
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80034d4:	d012      	beq.n	80034fc <TIM_Base_SetConfig+0x30>
 80034d6:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 80034da:	d00f      	beq.n	80034fc <TIM_Base_SetConfig+0x30>
 80034dc:	f5a2 427c 	sub.w	r2, r2, #64512	; 0xfc00
 80034e0:	4290      	cmp	r0, r2
 80034e2:	d00b      	beq.n	80034fc <TIM_Base_SetConfig+0x30>
 80034e4:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80034e8:	4290      	cmp	r0, r2
 80034ea:	d007      	beq.n	80034fc <TIM_Base_SetConfig+0x30>
 80034ec:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80034f0:	4290      	cmp	r0, r2
 80034f2:	d003      	beq.n	80034fc <TIM_Base_SetConfig+0x30>
 80034f4:	f502 4278 	add.w	r2, r2, #63488	; 0xf800
 80034f8:	4290      	cmp	r0, r2
 80034fa:	d119      	bne.n	8003530 <TIM_Base_SetConfig+0x64>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
    tmpcr1 |= Structure->CounterMode;
 80034fc:	684a      	ldr	r2, [r1, #4]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80034fe:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8003502:	4313      	orrs	r3, r2
  }
 
  if(IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003504:	4a23      	ldr	r2, [pc, #140]	; (8003594 <TIM_Base_SetConfig+0xc8>)
 8003506:	4290      	cmp	r0, r2
 8003508:	d01d      	beq.n	8003546 <TIM_Base_SetConfig+0x7a>
 800350a:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 800350e:	d01a      	beq.n	8003546 <TIM_Base_SetConfig+0x7a>
 8003510:	f5a2 427c 	sub.w	r2, r2, #64512	; 0xfc00
 8003514:	4290      	cmp	r0, r2
 8003516:	d016      	beq.n	8003546 <TIM_Base_SetConfig+0x7a>
 8003518:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800351c:	4290      	cmp	r0, r2
 800351e:	d012      	beq.n	8003546 <TIM_Base_SetConfig+0x7a>
 8003520:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8003524:	4290      	cmp	r0, r2
 8003526:	d00e      	beq.n	8003546 <TIM_Base_SetConfig+0x7a>
 8003528:	f502 4278 	add.w	r2, r2, #63488	; 0xf800
 800352c:	4290      	cmp	r0, r2
 800352e:	d00a      	beq.n	8003546 <TIM_Base_SetConfig+0x7a>
 8003530:	4a19      	ldr	r2, [pc, #100]	; (8003598 <TIM_Base_SetConfig+0xcc>)
 8003532:	4290      	cmp	r0, r2
 8003534:	d007      	beq.n	8003546 <TIM_Base_SetConfig+0x7a>
 8003536:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800353a:	4290      	cmp	r0, r2
 800353c:	d003      	beq.n	8003546 <TIM_Base_SetConfig+0x7a>
 800353e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8003542:	4290      	cmp	r0, r2
 8003544:	d103      	bne.n	800354e <TIM_Base_SetConfig+0x82>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003546:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800354a:	68ca      	ldr	r2, [r1, #12]
 800354c:	4313      	orrs	r3, r2
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800354e:	694a      	ldr	r2, [r1, #20]
 8003550:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003554:	4313      	orrs	r3, r2
  TIMx->CR1 = tmpcr1;
 8003556:	b29b      	uxth	r3, r3
 8003558:	8003      	strh	r3, [r0, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800355a:	688b      	ldr	r3, [r1, #8]
 800355c:	62c3      	str	r3, [r0, #44]	; 0x2c
 
  /* Set the Prescaler value */
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 800355e:	880b      	ldrh	r3, [r1, #0]
 8003560:	8503      	strh	r3, [r0, #40]	; 0x28
    
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))  
 8003562:	4b0c      	ldr	r3, [pc, #48]	; (8003594 <TIM_Base_SetConfig+0xc8>)
 8003564:	4298      	cmp	r0, r3
 8003566:	d00f      	beq.n	8003588 <TIM_Base_SetConfig+0xbc>
 8003568:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800356c:	4298      	cmp	r0, r3
 800356e:	d00b      	beq.n	8003588 <TIM_Base_SetConfig+0xbc>
 8003570:	f503 5370 	add.w	r3, r3, #15360	; 0x3c00
 8003574:	4298      	cmp	r0, r3
 8003576:	d007      	beq.n	8003588 <TIM_Base_SetConfig+0xbc>
 8003578:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800357c:	4298      	cmp	r0, r3
 800357e:	d003      	beq.n	8003588 <TIM_Base_SetConfig+0xbc>
 8003580:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8003584:	4298      	cmp	r0, r3
 8003586:	d101      	bne.n	800358c <TIM_Base_SetConfig+0xc0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003588:	8a0b      	ldrh	r3, [r1, #16]
 800358a:	8603      	strh	r3, [r0, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler 
     and the repetition counter(only for TIM1 and TIM8) value immediatly */
  TIMx->EGR = TIM_EGR_UG;
 800358c:	2301      	movs	r3, #1
 800358e:	6143      	str	r3, [r0, #20]
 8003590:	4770      	bx	lr
 8003592:	bf00      	nop
 8003594:	40010000 	.word	0x40010000
 8003598:	40014000 	.word	0x40014000

0800359c <HAL_TIM_Base_Init>:
{ 
 800359c:	b510      	push	{r4, lr}
  if(htim == NULL)
 800359e:	4604      	mov	r4, r0
 80035a0:	b1a0      	cbz	r0, 80035cc <HAL_TIM_Base_Init+0x30>
  if(htim->State == HAL_TIM_STATE_RESET)
 80035a2:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 80035a6:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 80035aa:	b91b      	cbnz	r3, 80035b4 <HAL_TIM_Base_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 80035ac:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 80035b0:	f002 f98e 	bl	80058d0 <HAL_TIM_Base_MspInit>
  htim->State= HAL_TIM_STATE_BUSY;
 80035b4:	2302      	movs	r3, #2
  TIM_Base_SetConfig(htim->Instance, &htim->Init); 
 80035b6:	6820      	ldr	r0, [r4, #0]
 80035b8:	1d21      	adds	r1, r4, #4
  htim->State= HAL_TIM_STATE_BUSY;
 80035ba:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init); 
 80035be:	f7ff ff85 	bl	80034cc <TIM_Base_SetConfig>
  htim->State= HAL_TIM_STATE_READY;
 80035c2:	2301      	movs	r3, #1
  return HAL_OK;
 80035c4:	2000      	movs	r0, #0
  htim->State= HAL_TIM_STATE_READY;
 80035c6:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 80035ca:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 80035cc:	2001      	movs	r0, #1
}
 80035ce:	bd10      	pop	{r4, pc}

080035d0 <HAL_TIMEx_MasterConfigSynchronization>:
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance)); 
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));
  
  /* Check input state */
  __HAL_LOCK(htim);
 80035d0:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 80035d4:	2b01      	cmp	r3, #1
{
 80035d6:	b530      	push	{r4, r5, lr}
  __HAL_LOCK(htim);
 80035d8:	d01c      	beq.n	8003614 <HAL_TIMEx_MasterConfigSynchronization+0x44>

 /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80035da:	6802      	ldr	r2, [r0, #0]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80035dc:	4d0e      	ldr	r5, [pc, #56]	; (8003618 <HAL_TIMEx_MasterConfigSynchronization+0x48>)
  tmpcr2 = htim->Instance->CR2;
 80035de:	6853      	ldr	r3, [r2, #4]
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80035e0:	42aa      	cmp	r2, r5
  tmpsmcr = htim->Instance->SMCR;
 80035e2:	6894      	ldr	r4, [r2, #8]
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80035e4:	d003      	beq.n	80035ee <HAL_TIMEx_MasterConfigSynchronization+0x1e>
 80035e6:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80035ea:	42aa      	cmp	r2, r5
 80035ec:	d103      	bne.n	80035f6 <HAL_TIMEx_MasterConfigSynchronization+0x26>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));
    
    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80035ee:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80035f2:	684d      	ldr	r5, [r1, #4]
 80035f4:	432b      	orrs	r3, r5
  }
  
  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80035f6:	680d      	ldr	r5, [r1, #0]
  tmpcr2 &= ~TIM_CR2_MMS;
 80035f8:	f023 0370 	bic.w	r3, r3, #112	; 0x70

  /* Reset the MSM Bit */
  tmpsmcr &= ~TIM_SMCR_MSM;
  /* Set master mode */
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80035fc:	6889      	ldr	r1, [r1, #8]
  tmpsmcr &= ~TIM_SMCR_MSM;
 80035fe:	f024 0480 	bic.w	r4, r4, #128	; 0x80
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003602:	432b      	orrs	r3, r5
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003604:	4321      	orrs	r1, r4
  
  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003606:	6053      	str	r3, [r2, #4]
  
  /* Update TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;

  __HAL_UNLOCK(htim);
 8003608:	2300      	movs	r3, #0
  htim->Instance->SMCR = tmpsmcr;
 800360a:	6091      	str	r1, [r2, #8]
  __HAL_UNLOCK(htim);
 800360c:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  
  return HAL_OK;
 8003610:	4618      	mov	r0, r3
 8003612:	bd30      	pop	{r4, r5, pc}
  __HAL_LOCK(htim);
 8003614:	2002      	movs	r0, #2
} 
 8003616:	bd30      	pop	{r4, r5, pc}
 8003618:	40010000 	.word	0x40010000

0800361c <HAL_TIMEx_CommutationCallback>:
 800361c:	4770      	bx	lr

0800361e <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non blocking mode 
  * @param  htim : TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800361e:	4770      	bx	lr

08003620 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart: UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003620:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8003624:	4604      	mov	r4, r0
  assert_param(IS_UART_MODE(huart->Init.Mode));
  assert_param(IS_UART_HARDWARE_FLOW_CONTROL(huart->Init.HwFlowCtl));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
  assert_param(IS_UART_PRESCALER(huart->Init.Prescaler));
  assert_param(IS_UART_FIFO_MODE_STATE(huart->Init.FIFOMode));
  if (huart->Init.FIFOMode == UART_FIFOMODE_ENABLE)
 8003626:	6a81      	ldr	r1, [r0, #40]	; 0x28
  if(UART_INSTANCE_LOWPOWER(huart))
 8003628:	6805      	ldr	r5, [r0, #0]
{
 800362a:	b087      	sub	sp, #28
   *  set the M bits according to huart->Init.WordLength value
   *  set PCE and PS bits according to huart->Init.Parity value
   *  set TE and RE bits according to huart->Init.Mode value
   *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
  tmpreg |=  (uint32_t)huart->Init.FIFOMode;
 800362c:	68a3      	ldr	r3, [r4, #8]
 800362e:	6922      	ldr	r2, [r4, #16]
 8003630:	430b      	orrs	r3, r1
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 8003632:	682e      	ldr	r6, [r5, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003634:	69c0      	ldr	r0, [r0, #28]
  tmpreg |=  (uint32_t)huart->Init.FIFOMode;
 8003636:	4313      	orrs	r3, r2
 8003638:	6962      	ldr	r2, [r4, #20]
 800363a:	4313      	orrs	r3, r2
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 800363c:	4ab3      	ldr	r2, [pc, #716]	; (800390c <UART_SetConfig+0x2ec>)
  tmpreg |=  (uint32_t)huart->Init.FIFOMode;
 800363e:	4303      	orrs	r3, r0
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 8003640:	4032      	ands	r2, r6
 8003642:	4313      	orrs	r3, r2

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
   * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003644:	68e2      	ldr	r2, [r4, #12]
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 8003646:	602b      	str	r3, [r5, #0]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003648:	686b      	ldr	r3, [r5, #4]
 800364a:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800364e:	4313      	orrs	r3, r2
   *   to huart->Init.HwFlowCtl value
   * - one-bit sampling method versus three samples' majority rule according
   *   to huart->Init.OneBitSampling (not applicable to LPUART)
   * - set TXFTCFG bit according to husart->Init.TXFIFOThreshold value
   * - set RXFTCFG bit according to husart->Init.RXFIFOThreshold value */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8003650:	69a2      	ldr	r2, [r4, #24]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003652:	606b      	str	r3, [r5, #4]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8003654:	4bae      	ldr	r3, [pc, #696]	; (8003910 <UART_SetConfig+0x2f0>)
 8003656:	429d      	cmp	r5, r3
  {
    tmpreg |= huart->Init.OneBitSampling;
 8003658:	bf1c      	itt	ne
 800365a:	6a23      	ldrne	r3, [r4, #32]
 800365c:	431a      	orrne	r2, r3
  }

  if (huart->Init.FIFOMode == UART_FIFOMODE_ENABLE)
 800365e:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
  {
    tmpreg |= ((uint32_t)huart->Init.TXFIFOThreshold | (uint32_t)huart->Init.RXFIFOThreshold);
 8003662:	bf02      	ittt	eq
 8003664:	6ae3      	ldreq	r3, [r4, #44]	; 0x2c
 8003666:	6b21      	ldreq	r1, [r4, #48]	; 0x30
 8003668:	430b      	orreq	r3, r1
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);

/*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
   * - UART Clock Prescaler : set PRESCALER according to huart->Init.Prescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.Prescaler);
 800366a:	6a61      	ldr	r1, [r4, #36]	; 0x24
    tmpreg |= ((uint32_t)huart->Init.TXFIFOThreshold | (uint32_t)huart->Init.RXFIFOThreshold);
 800366c:	bf08      	it	eq
 800366e:	431a      	orreq	r2, r3
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003670:	68ab      	ldr	r3, [r5, #8]
 8003672:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 8003676:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 800367a:	4313      	orrs	r3, r2
 800367c:	60ab      	str	r3, [r5, #8]
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.Prescaler);
 800367e:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 8003680:	f023 030f 	bic.w	r3, r3, #15
 8003684:	430b      	orrs	r3, r1
 8003686:	62eb      	str	r3, [r5, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003688:	4ba2      	ldr	r3, [pc, #648]	; (8003914 <UART_SetConfig+0x2f4>)
 800368a:	429d      	cmp	r5, r3
 800368c:	d11c      	bne.n	80036c8 <UART_SetConfig+0xa8>
 800368e:	4ba2      	ldr	r3, [pc, #648]	; (8003918 <UART_SetConfig+0x2f8>)
 8003690:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003692:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8003696:	2b28      	cmp	r3, #40	; 0x28
 8003698:	f200 825e 	bhi.w	8003b58 <UART_SetConfig+0x538>
 800369c:	4a9f      	ldr	r2, [pc, #636]	; (800391c <UART_SetConfig+0x2fc>)
        }
      }  /*   if ( (tmpreg < (3 * huart->Init.BaudRate) ) || (tmpreg > (4096 * huart->Init.BaudRate) )) */
    } /* if (tmpreg != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800369e:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 80036a2:	5cd3      	ldrb	r3, [r2, r3]
 80036a4:	f040 81e6 	bne.w	8003a74 <UART_SetConfig+0x454>
  {
    switch (clocksource)
 80036a8:	2b08      	cmp	r3, #8
 80036aa:	f000 81ba 	beq.w	8003a22 <UART_SetConfig+0x402>
 80036ae:	f200 816e 	bhi.w	800398e <UART_SetConfig+0x36e>
 80036b2:	2b01      	cmp	r3, #1
 80036b4:	f000 8197 	beq.w	80039e6 <UART_SetConfig+0x3c6>
 80036b8:	f0c0 817d 	bcc.w	80039b6 <UART_SetConfig+0x396>
 80036bc:	2b04      	cmp	r3, #4
 80036be:	f000 8195 	beq.w	80039ec <UART_SetConfig+0x3cc>
    case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate, huart->Init.Prescaler));
      break;
    case UART_CLOCKSOURCE_UNDEFINED:
    default:
        ret = HAL_ERROR;
 80036c2:	2301      	movs	r3, #1
  uint16_t usartdiv                   = 0x0000U;
 80036c4:	2200      	movs	r2, #0
 80036c6:	e186      	b.n	80039d6 <UART_SetConfig+0x3b6>
  UART_GETCLOCKSOURCE(huart, clocksource);
 80036c8:	4b95      	ldr	r3, [pc, #596]	; (8003920 <UART_SetConfig+0x300>)
 80036ca:	429d      	cmp	r5, r3
 80036cc:	d108      	bne.n	80036e0 <UART_SetConfig+0xc0>
 80036ce:	4b92      	ldr	r3, [pc, #584]	; (8003918 <UART_SetConfig+0x2f8>)
 80036d0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80036d2:	f003 0307 	and.w	r3, r3, #7
 80036d6:	2b05      	cmp	r3, #5
 80036d8:	f200 823e 	bhi.w	8003b58 <UART_SetConfig+0x538>
 80036dc:	4a91      	ldr	r2, [pc, #580]	; (8003924 <UART_SetConfig+0x304>)
 80036de:	e7de      	b.n	800369e <UART_SetConfig+0x7e>
 80036e0:	4b91      	ldr	r3, [pc, #580]	; (8003928 <UART_SetConfig+0x308>)
 80036e2:	429d      	cmp	r5, r3
 80036e4:	d108      	bne.n	80036f8 <UART_SetConfig+0xd8>
 80036e6:	4b8c      	ldr	r3, [pc, #560]	; (8003918 <UART_SetConfig+0x2f8>)
 80036e8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80036ea:	f003 0307 	and.w	r3, r3, #7
 80036ee:	2b05      	cmp	r3, #5
 80036f0:	f200 8232 	bhi.w	8003b58 <UART_SetConfig+0x538>
 80036f4:	4a8d      	ldr	r2, [pc, #564]	; (800392c <UART_SetConfig+0x30c>)
 80036f6:	e7d2      	b.n	800369e <UART_SetConfig+0x7e>
 80036f8:	4b8d      	ldr	r3, [pc, #564]	; (8003930 <UART_SetConfig+0x310>)
 80036fa:	429d      	cmp	r5, r3
 80036fc:	d108      	bne.n	8003710 <UART_SetConfig+0xf0>
 80036fe:	4b86      	ldr	r3, [pc, #536]	; (8003918 <UART_SetConfig+0x2f8>)
 8003700:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003702:	f003 0307 	and.w	r3, r3, #7
 8003706:	2b05      	cmp	r3, #5
 8003708:	f200 8226 	bhi.w	8003b58 <UART_SetConfig+0x538>
 800370c:	4a89      	ldr	r2, [pc, #548]	; (8003934 <UART_SetConfig+0x314>)
 800370e:	e7c6      	b.n	800369e <UART_SetConfig+0x7e>
 8003710:	4b89      	ldr	r3, [pc, #548]	; (8003938 <UART_SetConfig+0x318>)
 8003712:	429d      	cmp	r5, r3
 8003714:	d108      	bne.n	8003728 <UART_SetConfig+0x108>
 8003716:	4b80      	ldr	r3, [pc, #512]	; (8003918 <UART_SetConfig+0x2f8>)
 8003718:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800371a:	f003 0307 	and.w	r3, r3, #7
 800371e:	2b05      	cmp	r3, #5
 8003720:	f200 821a 	bhi.w	8003b58 <UART_SetConfig+0x538>
 8003724:	4a85      	ldr	r2, [pc, #532]	; (800393c <UART_SetConfig+0x31c>)
 8003726:	e7ba      	b.n	800369e <UART_SetConfig+0x7e>
 8003728:	4b85      	ldr	r3, [pc, #532]	; (8003940 <UART_SetConfig+0x320>)
 800372a:	429d      	cmp	r5, r3
 800372c:	d108      	bne.n	8003740 <UART_SetConfig+0x120>
 800372e:	4b7a      	ldr	r3, [pc, #488]	; (8003918 <UART_SetConfig+0x2f8>)
 8003730:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003732:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8003736:	2b28      	cmp	r3, #40	; 0x28
 8003738:	f200 820e 	bhi.w	8003b58 <UART_SetConfig+0x538>
 800373c:	4a81      	ldr	r2, [pc, #516]	; (8003944 <UART_SetConfig+0x324>)
 800373e:	e7ae      	b.n	800369e <UART_SetConfig+0x7e>
 8003740:	4b81      	ldr	r3, [pc, #516]	; (8003948 <UART_SetConfig+0x328>)
 8003742:	429d      	cmp	r5, r3
 8003744:	d108      	bne.n	8003758 <UART_SetConfig+0x138>
 8003746:	4b74      	ldr	r3, [pc, #464]	; (8003918 <UART_SetConfig+0x2f8>)
 8003748:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800374a:	f003 0307 	and.w	r3, r3, #7
 800374e:	2b05      	cmp	r3, #5
 8003750:	f200 8202 	bhi.w	8003b58 <UART_SetConfig+0x538>
 8003754:	4a7d      	ldr	r2, [pc, #500]	; (800394c <UART_SetConfig+0x32c>)
 8003756:	e7a2      	b.n	800369e <UART_SetConfig+0x7e>
 8003758:	4b7d      	ldr	r3, [pc, #500]	; (8003950 <UART_SetConfig+0x330>)
 800375a:	429d      	cmp	r5, r3
 800375c:	d108      	bne.n	8003770 <UART_SetConfig+0x150>
 800375e:	4b6e      	ldr	r3, [pc, #440]	; (8003918 <UART_SetConfig+0x2f8>)
 8003760:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003762:	f003 0307 	and.w	r3, r3, #7
 8003766:	2b05      	cmp	r3, #5
 8003768:	f200 81f6 	bhi.w	8003b58 <UART_SetConfig+0x538>
 800376c:	4a79      	ldr	r2, [pc, #484]	; (8003954 <UART_SetConfig+0x334>)
 800376e:	e796      	b.n	800369e <UART_SetConfig+0x7e>
 8003770:	4b67      	ldr	r3, [pc, #412]	; (8003910 <UART_SetConfig+0x2f0>)
 8003772:	429d      	cmp	r5, r3
 8003774:	f040 81f0 	bne.w	8003b58 <UART_SetConfig+0x538>
 8003778:	f503 330e 	add.w	r3, r3, #145408	; 0x23800
 800377c:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800377e:	f002 0207 	and.w	r2, r2, #7
 8003782:	2a05      	cmp	r2, #5
 8003784:	d901      	bls.n	800378a <UART_SetConfig+0x16a>
    case UART_CLOCKSOURCE_LSE:
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate, huart->Init.Prescaler));
      break;
    case UART_CLOCKSOURCE_UNDEFINED:
    default:
        ret = HAL_ERROR;
 8003786:	2301      	movs	r3, #1
      break;
    }
  }

  return ret;
 8003788:	e080      	b.n	800388c <UART_SetConfig+0x26c>
 800378a:	4973      	ldr	r1, [pc, #460]	; (8003958 <UART_SetConfig+0x338>)
 800378c:	5c8d      	ldrb	r5, [r1, r2]
    switch (clocksource)
 800378e:	2d08      	cmp	r5, #8
 8003790:	d02f      	beq.n	80037f2 <UART_SetConfig+0x1d2>
 8003792:	d808      	bhi.n	80037a6 <UART_SetConfig+0x186>
 8003794:	2d02      	cmp	r5, #2
 8003796:	d021      	beq.n	80037dc <UART_SetConfig+0x1bc>
 8003798:	2d04      	cmp	r5, #4
 800379a:	d1f4      	bne.n	8003786 <UART_SetConfig+0x166>
      HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800379c:	4668      	mov	r0, sp
 800379e:	f7fe fecf 	bl	8002540 <HAL_RCCEx_GetPLL2ClockFreq>
      tmpreg = pll2_clocks.PLL2_Q_Frequency;
 80037a2:	9801      	ldr	r0, [sp, #4]
      break;
 80037a4:	e01c      	b.n	80037e0 <UART_SetConfig+0x1c0>
    switch (clocksource)
 80037a6:	2d20      	cmp	r5, #32
 80037a8:	d005      	beq.n	80037b6 <UART_SetConfig+0x196>
 80037aa:	2d40      	cmp	r5, #64	; 0x40
 80037ac:	d01c      	beq.n	80037e8 <UART_SetConfig+0x1c8>
 80037ae:	2d10      	cmp	r5, #16
 80037b0:	d1e9      	bne.n	8003786 <UART_SetConfig+0x166>
      tmpreg =(uint32_t) CSI_VALUE;
 80037b2:	486a      	ldr	r0, [pc, #424]	; (800395c <UART_SetConfig+0x33c>)
 80037b4:	e001      	b.n	80037ba <UART_SetConfig+0x19a>
      tmpreg = (uint32_t) LSE_VALUE;
 80037b6:	f44f 4000 	mov.w	r0, #32768	; 0x8000
      if ( (tmpreg < (3 * huart->Init.BaudRate) ) ||
 80037ba:	6866      	ldr	r6, [r4, #4]
 80037bc:	eb06 0346 	add.w	r3, r6, r6, lsl #1
 80037c0:	4283      	cmp	r3, r0
 80037c2:	d8e0      	bhi.n	8003786 <UART_SetConfig+0x166>
 80037c4:	ebb0 3f06 	cmp.w	r0, r6, lsl #12
 80037c8:	d8dd      	bhi.n	8003786 <UART_SetConfig+0x166>
        switch (clocksource)
 80037ca:	2d08      	cmp	r5, #8
 80037cc:	d078      	beq.n	80038c0 <UART_SetConfig+0x2a0>
 80037ce:	d81a      	bhi.n	8003806 <UART_SetConfig+0x1e6>
 80037d0:	2d02      	cmp	r5, #2
 80037d2:	d038      	beq.n	8003846 <UART_SetConfig+0x226>
 80037d4:	2d04      	cmp	r5, #4
 80037d6:	d05d      	beq.n	8003894 <UART_SetConfig+0x274>
          ret = HAL_ERROR;
 80037d8:	2301      	movs	r3, #1
 80037da:	e04f      	b.n	800387c <UART_SetConfig+0x25c>
      tmpreg = HAL_RCCEx_GetD3PCLK1Freq();
 80037dc:	f7fe fe9a 	bl	8002514 <HAL_RCCEx_GetD3PCLK1Freq>
    if (tmpreg != 0U)
 80037e0:	2800      	cmp	r0, #0
 80037e2:	d1ea      	bne.n	80037ba <UART_SetConfig+0x19a>
  HAL_StatusTypeDef ret               = HAL_OK;
 80037e4:	2300      	movs	r3, #0
      break;
 80037e6:	e051      	b.n	800388c <UART_SetConfig+0x26c>
      HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80037e8:	a803      	add	r0, sp, #12
 80037ea:	f7fe ff49 	bl	8002680 <HAL_RCCEx_GetPLL3ClockFreq>
      tmpreg = pll3_clocks.PLL3_Q_Frequency;
 80037ee:	9804      	ldr	r0, [sp, #16]
      break;
 80037f0:	e7f6      	b.n	80037e0 <UART_SetConfig+0x1c0>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80037f2:	681a      	ldr	r2, [r3, #0]
 80037f4:	485a      	ldr	r0, [pc, #360]	; (8003960 <UART_SetConfig+0x340>)
 80037f6:	f012 0f20 	tst.w	r2, #32
 80037fa:	d0de      	beq.n	80037ba <UART_SetConfig+0x19a>
        tmpreg = (uint32_t) (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 80037fc:	681b      	ldr	r3, [r3, #0]
 80037fe:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 8003802:	40d8      	lsrs	r0, r3
 8003804:	e7d9      	b.n	80037ba <UART_SetConfig+0x19a>
        switch (clocksource)
 8003806:	2d20      	cmp	r5, #32
 8003808:	f000 80b0 	beq.w	800396c <UART_SetConfig+0x34c>
 800380c:	2d40      	cmp	r5, #64	; 0x40
 800380e:	d04c      	beq.n	80038aa <UART_SetConfig+0x28a>
 8003810:	2d10      	cmp	r5, #16
 8003812:	d1e1      	bne.n	80037d8 <UART_SetConfig+0x1b8>
          tmpreg = (uint32_t)(UART_DIV_LPUART(CSI_VALUE, huart->Init.BaudRate, huart->Init.Prescaler));
 8003814:	4b53      	ldr	r3, [pc, #332]	; (8003964 <UART_SetConfig+0x344>)
 8003816:	2100      	movs	r1, #0
 8003818:	6a62      	ldr	r2, [r4, #36]	; 0x24
 800381a:	4850      	ldr	r0, [pc, #320]	; (800395c <UART_SetConfig+0x33c>)
 800381c:	f833 2012 	ldrh.w	r2, [r3, r2, lsl #1]
 8003820:	2300      	movs	r3, #0
 8003822:	f7fc fd5d 	bl	80002e0 <__aeabi_uldivmod>
 8003826:	4632      	mov	r2, r6
 8003828:	ea4f 2901 	mov.w	r9, r1, lsl #8
 800382c:	2300      	movs	r3, #0
 800382e:	ea4f 2800 	mov.w	r8, r0, lsl #8
 8003832:	ea49 6910 	orr.w	r9, r9, r0, lsr #24
 8003836:	0870      	lsrs	r0, r6, #1
 8003838:	eb18 0500 	adds.w	r5, r8, r0
 800383c:	f149 0600 	adc.w	r6, r9, #0
 8003840:	4628      	mov	r0, r5
 8003842:	4631      	mov	r1, r6
 8003844:	e017      	b.n	8003876 <UART_SetConfig+0x256>
          tmpreg = (uint32_t)(UART_DIV_LPUART(HAL_RCCEx_GetD3PCLK1Freq(), huart->Init.BaudRate, huart->Init.Prescaler));
 8003846:	f7fe fe65 	bl	8002514 <HAL_RCCEx_GetD3PCLK1Freq>
 800384a:	4b46      	ldr	r3, [pc, #280]	; (8003964 <UART_SetConfig+0x344>)
 800384c:	6a62      	ldr	r2, [r4, #36]	; 0x24
 800384e:	6865      	ldr	r5, [r4, #4]
 8003850:	f833 2012 	ldrh.w	r2, [r3, r2, lsl #1]
 8003854:	2300      	movs	r3, #0
          tmpreg = (uint32_t)(UART_DIV_LPUART(pll2_clocks.PLL2_Q_Frequency, huart->Init.BaudRate, huart->Init.Prescaler));
 8003856:	2100      	movs	r1, #0
 8003858:	f7fc fd42 	bl	80002e0 <__aeabi_uldivmod>
 800385c:	462a      	mov	r2, r5
 800385e:	020f      	lsls	r7, r1, #8
 8003860:	2300      	movs	r3, #0
 8003862:	0206      	lsls	r6, r0, #8
 8003864:	ea47 6710 	orr.w	r7, r7, r0, lsr #24
 8003868:	0868      	lsrs	r0, r5, #1
 800386a:	eb16 0800 	adds.w	r8, r6, r0
 800386e:	f147 0900 	adc.w	r9, r7, #0
 8003872:	4640      	mov	r0, r8
 8003874:	4649      	mov	r1, r9
          tmpreg = (uint32_t)(UART_DIV_LPUART(LSE_VALUE, huart->Init.BaudRate, huart->Init.Prescaler));
 8003876:	f7fc fd33 	bl	80002e0 <__aeabi_uldivmod>
          break;
 800387a:	2300      	movs	r3, #0
        if ((tmpreg >= UART_LPUART_BRR_MIN) && (tmpreg <= UART_LPUART_BRR_MAX))
 800387c:	f5a0 7140 	sub.w	r1, r0, #768	; 0x300
 8003880:	4a39      	ldr	r2, [pc, #228]	; (8003968 <UART_SetConfig+0x348>)
 8003882:	4291      	cmp	r1, r2
 8003884:	f63f af7f 	bhi.w	8003786 <UART_SetConfig+0x166>
           huart->Instance->BRR = tmpreg;
 8003888:	6822      	ldr	r2, [r4, #0]
 800388a:	60d0      	str	r0, [r2, #12]
}
 800388c:	4618      	mov	r0, r3
 800388e:	b007      	add	sp, #28
 8003890:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8003894:	4668      	mov	r0, sp
 8003896:	f7fe fe53 	bl	8002540 <HAL_RCCEx_GetPLL2ClockFreq>
          tmpreg = (uint32_t)(UART_DIV_LPUART(pll2_clocks.PLL2_Q_Frequency, huart->Init.BaudRate, huart->Init.Prescaler));
 800389a:	4b32      	ldr	r3, [pc, #200]	; (8003964 <UART_SetConfig+0x344>)
 800389c:	6a62      	ldr	r2, [r4, #36]	; 0x24
 800389e:	6865      	ldr	r5, [r4, #4]
 80038a0:	f833 2012 	ldrh.w	r2, [r3, r2, lsl #1]
 80038a4:	2300      	movs	r3, #0
 80038a6:	9801      	ldr	r0, [sp, #4]
 80038a8:	e7d5      	b.n	8003856 <UART_SetConfig+0x236>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80038aa:	a803      	add	r0, sp, #12
 80038ac:	f7fe fee8 	bl	8002680 <HAL_RCCEx_GetPLL3ClockFreq>
          tmpreg = (uint32_t)(UART_DIV_LPUART(pll3_clocks.PLL3_Q_Frequency, huart->Init.BaudRate, huart->Init.Prescaler));
 80038b0:	4b2c      	ldr	r3, [pc, #176]	; (8003964 <UART_SetConfig+0x344>)
 80038b2:	6a62      	ldr	r2, [r4, #36]	; 0x24
 80038b4:	6865      	ldr	r5, [r4, #4]
 80038b6:	f833 2012 	ldrh.w	r2, [r3, r2, lsl #1]
 80038ba:	2300      	movs	r3, #0
 80038bc:	9804      	ldr	r0, [sp, #16]
 80038be:	e7ca      	b.n	8003856 <UART_SetConfig+0x236>
          if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80038c0:	4915      	ldr	r1, [pc, #84]	; (8003918 <UART_SetConfig+0x2f8>)
 80038c2:	0877      	lsrs	r7, r6, #1
 80038c4:	6a62      	ldr	r2, [r4, #36]	; 0x24
 80038c6:	680d      	ldr	r5, [r1, #0]
 80038c8:	4b26      	ldr	r3, [pc, #152]	; (8003964 <UART_SetConfig+0x344>)
 80038ca:	f015 0520 	ands.w	r5, r5, #32
 80038ce:	d017      	beq.n	8003900 <UART_SetConfig+0x2e0>
            tmpreg = (uint32_t)(UART_DIV_LPUART((HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3)), huart->Init.BaudRate, huart->Init.Prescaler));
 80038d0:	6809      	ldr	r1, [r1, #0]
 80038d2:	4823      	ldr	r0, [pc, #140]	; (8003960 <UART_SetConfig+0x340>)
 80038d4:	f3c1 01c1 	ubfx	r1, r1, #3, #2
 80038d8:	f833 2012 	ldrh.w	r2, [r3, r2, lsl #1]
 80038dc:	2300      	movs	r3, #0
 80038de:	40c8      	lsrs	r0, r1
 80038e0:	2100      	movs	r1, #0
 80038e2:	f7fc fcfd 	bl	80002e0 <__aeabi_uldivmod>
 80038e6:	4632      	mov	r2, r6
 80038e8:	ea4f 2901 	mov.w	r9, r1, lsl #8
 80038ec:	2300      	movs	r3, #0
 80038ee:	ea4f 2800 	mov.w	r8, r0, lsl #8
 80038f2:	ea49 6910 	orr.w	r9, r9, r0, lsr #24
 80038f6:	eb18 0007 	adds.w	r0, r8, r7
 80038fa:	f149 0100 	adc.w	r1, r9, #0
 80038fe:	e7ba      	b.n	8003876 <UART_SetConfig+0x256>
            tmpreg = (uint32_t)(UART_DIV_LPUART(HSI_VALUE, huart->Init.BaudRate, huart->Init.Prescaler));
 8003900:	f833 2012 	ldrh.w	r2, [r3, r2, lsl #1]
 8003904:	2300      	movs	r3, #0
 8003906:	4816      	ldr	r0, [pc, #88]	; (8003960 <UART_SetConfig+0x340>)
 8003908:	e7ea      	b.n	80038e0 <UART_SetConfig+0x2c0>
 800390a:	bf00      	nop
 800390c:	cfff69f3 	.word	0xcfff69f3
 8003910:	58000c00 	.word	0x58000c00
 8003914:	40011000 	.word	0x40011000
 8003918:	58024400 	.word	0x58024400
 800391c:	08005caf 	.word	0x08005caf
 8003920:	40004400 	.word	0x40004400
 8003924:	08005cd8 	.word	0x08005cd8
 8003928:	40004800 	.word	0x40004800
 800392c:	08005cd8 	.word	0x08005cd8
 8003930:	40004c00 	.word	0x40004c00
 8003934:	08005cd8 	.word	0x08005cd8
 8003938:	40005000 	.word	0x40005000
 800393c:	08005cd8 	.word	0x08005cd8
 8003940:	40011400 	.word	0x40011400
 8003944:	08005caf 	.word	0x08005caf
 8003948:	40007800 	.word	0x40007800
 800394c:	08005cd8 	.word	0x08005cd8
 8003950:	40007c00 	.word	0x40007c00
 8003954:	08005cd8 	.word	0x08005cd8
 8003958:	08005cde 	.word	0x08005cde
 800395c:	003d0900 	.word	0x003d0900
 8003960:	03d09000 	.word	0x03d09000
 8003964:	08005ce4 	.word	0x08005ce4
 8003968:	000ffcff 	.word	0x000ffcff
          tmpreg = (uint32_t)(UART_DIV_LPUART(LSE_VALUE, huart->Init.BaudRate, huart->Init.Prescaler));
 800396c:	6a62      	ldr	r2, [r4, #36]	; 0x24
 800396e:	f44f 4500 	mov.w	r5, #32768	; 0x8000
 8003972:	4b7c      	ldr	r3, [pc, #496]	; (8003b64 <UART_SetConfig+0x544>)
 8003974:	0870      	lsrs	r0, r6, #1
 8003976:	2100      	movs	r1, #0
 8003978:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 800397c:	4632      	mov	r2, r6
 800397e:	f44f 7680 	mov.w	r6, #256	; 0x100
 8003982:	fbb5 f5f3 	udiv	r5, r5, r3
 8003986:	2300      	movs	r3, #0
 8003988:	fbe5 0106 	umlal	r0, r1, r5, r6
 800398c:	e773      	b.n	8003876 <UART_SetConfig+0x256>
    switch (clocksource)
 800398e:	2b20      	cmp	r3, #32
 8003990:	d068      	beq.n	8003a64 <UART_SetConfig+0x444>
 8003992:	2b40      	cmp	r3, #64	; 0x40
 8003994:	d03b      	beq.n	8003a0e <UART_SetConfig+0x3ee>
 8003996:	2b10      	cmp	r3, #16
 8003998:	f47f ae93 	bne.w	80036c2 <UART_SetConfig+0xa2>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(CSI_VALUE, huart->Init.BaudRate, huart->Init.Prescaler));
 800399c:	4b71      	ldr	r3, [pc, #452]	; (8003b64 <UART_SetConfig+0x544>)
 800399e:	4a72      	ldr	r2, [pc, #456]	; (8003b68 <UART_SetConfig+0x548>)
 80039a0:	f833 3011 	ldrh.w	r3, [r3, r1, lsl #1]
 80039a4:	6860      	ldr	r0, [r4, #4]
 80039a6:	fbb2 f3f3 	udiv	r3, r2, r3
 80039aa:	0842      	lsrs	r2, r0, #1
 80039ac:	eb02 0243 	add.w	r2, r2, r3, lsl #1
 80039b0:	fbb2 f2f0 	udiv	r2, r2, r0
 80039b4:	e00d      	b.n	80039d2 <UART_SetConfig+0x3b2>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate, huart->Init.Prescaler));
 80039b6:	f7fe f845 	bl	8001a44 <HAL_RCC_GetPCLK1Freq>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate, huart->Init.Prescaler));
 80039ba:	6a61      	ldr	r1, [r4, #36]	; 0x24
 80039bc:	4a69      	ldr	r2, [pc, #420]	; (8003b64 <UART_SetConfig+0x544>)
 80039be:	6863      	ldr	r3, [r4, #4]
 80039c0:	f832 2011 	ldrh.w	r2, [r2, r1, lsl #1]
 80039c4:	fbb0 f0f2 	udiv	r0, r0, r2
 80039c8:	085a      	lsrs	r2, r3, #1
 80039ca:	eb02 0240 	add.w	r2, r2, r0, lsl #1
 80039ce:	fbb2 f2f3 	udiv	r2, r2, r3
 80039d2:	b292      	uxth	r2, r2
  HAL_StatusTypeDef ret               = HAL_OK;
 80039d4:	2300      	movs	r3, #0
    brrtemp = usartdiv & 0xFFF0U;
 80039d6:	f022 010f 	bic.w	r1, r2, #15
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80039da:	f3c2 0242 	ubfx	r2, r2, #1, #3
    huart->Instance->BRR = brrtemp;
 80039de:	6820      	ldr	r0, [r4, #0]
 80039e0:	430a      	orrs	r2, r1
 80039e2:	60c2      	str	r2, [r0, #12]
 80039e4:	e752      	b.n	800388c <UART_SetConfig+0x26c>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate, huart->Init.Prescaler));
 80039e6:	f7fe f843 	bl	8001a70 <HAL_RCC_GetPCLK2Freq>
 80039ea:	e7e6      	b.n	80039ba <UART_SetConfig+0x39a>
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80039ec:	4668      	mov	r0, sp
 80039ee:	f7fe fda7 	bl	8002540 <HAL_RCCEx_GetPLL2ClockFreq>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pll2_clocks.PLL2_Q_Frequency, huart->Init.BaudRate, huart->Init.Prescaler));
 80039f2:	4b5c      	ldr	r3, [pc, #368]	; (8003b64 <UART_SetConfig+0x544>)
 80039f4:	6a62      	ldr	r2, [r4, #36]	; 0x24
 80039f6:	6861      	ldr	r1, [r4, #4]
 80039f8:	f833 2012 	ldrh.w	r2, [r3, r2, lsl #1]
 80039fc:	9b01      	ldr	r3, [sp, #4]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pll3_clocks.PLL3_Q_Frequency, huart->Init.BaudRate, huart->Init.Prescaler));
 80039fe:	fbb3 f3f2 	udiv	r3, r3, r2
 8003a02:	084a      	lsrs	r2, r1, #1
 8003a04:	eb02 0243 	add.w	r2, r2, r3, lsl #1
 8003a08:	fbb2 f2f1 	udiv	r2, r2, r1
 8003a0c:	e7e1      	b.n	80039d2 <UART_SetConfig+0x3b2>
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8003a0e:	a803      	add	r0, sp, #12
 8003a10:	f7fe fe36 	bl	8002680 <HAL_RCCEx_GetPLL3ClockFreq>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pll3_clocks.PLL3_Q_Frequency, huart->Init.BaudRate, huart->Init.Prescaler));
 8003a14:	4b53      	ldr	r3, [pc, #332]	; (8003b64 <UART_SetConfig+0x544>)
 8003a16:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8003a18:	6861      	ldr	r1, [r4, #4]
 8003a1a:	f833 2012 	ldrh.w	r2, [r3, r2, lsl #1]
 8003a1e:	9b04      	ldr	r3, [sp, #16]
 8003a20:	e7ed      	b.n	80039fe <UART_SetConfig+0x3de>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8003a22:	4a52      	ldr	r2, [pc, #328]	; (8003b6c <UART_SetConfig+0x54c>)
 8003a24:	4852      	ldr	r0, [pc, #328]	; (8003b70 <UART_SetConfig+0x550>)
 8003a26:	6813      	ldr	r3, [r2, #0]
 8003a28:	6865      	ldr	r5, [r4, #4]
 8003a2a:	f013 0320 	ands.w	r3, r3, #32
 8003a2e:	4e4d      	ldr	r6, [pc, #308]	; (8003b64 <UART_SetConfig+0x544>)
 8003a30:	d00d      	beq.n	8003a4e <UART_SetConfig+0x42e>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8((HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3)), huart->Init.BaudRate, huart->Init.Prescaler));
 8003a32:	6812      	ldr	r2, [r2, #0]
 8003a34:	f3c2 02c1 	ubfx	r2, r2, #3, #2
 8003a38:	40d0      	lsrs	r0, r2
 8003a3a:	f836 2011 	ldrh.w	r2, [r6, r1, lsl #1]
 8003a3e:	fbb0 f0f2 	udiv	r0, r0, r2
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate, huart->Init.Prescaler));
 8003a42:	086a      	lsrs	r2, r5, #1
 8003a44:	eb02 0240 	add.w	r2, r2, r0, lsl #1
 8003a48:	fbb2 f2f5 	udiv	r2, r2, r5
 8003a4c:	e7c1      	b.n	80039d2 <UART_SetConfig+0x3b2>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate, huart->Init.Prescaler));
 8003a4e:	f836 2011 	ldrh.w	r2, [r6, r1, lsl #1]
 8003a52:	fbb0 f0f2 	udiv	r0, r0, r2
 8003a56:	086a      	lsrs	r2, r5, #1
 8003a58:	eb02 0240 	add.w	r2, r2, r0, lsl #1
 8003a5c:	fbb2 f2f5 	udiv	r2, r2, r5
 8003a60:	b292      	uxth	r2, r2
 8003a62:	e7b8      	b.n	80039d6 <UART_SetConfig+0x3b6>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate, huart->Init.Prescaler));
 8003a64:	4b3f      	ldr	r3, [pc, #252]	; (8003b64 <UART_SetConfig+0x544>)
 8003a66:	6865      	ldr	r5, [r4, #4]
 8003a68:	f833 3011 	ldrh.w	r3, [r3, r1, lsl #1]
 8003a6c:	fbb0 f0f3 	udiv	r0, r0, r3
 8003a70:	b280      	uxth	r0, r0
 8003a72:	e7e6      	b.n	8003a42 <UART_SetConfig+0x422>
    switch (clocksource)
 8003a74:	2b08      	cmp	r3, #8
 8003a76:	d046      	beq.n	8003b06 <UART_SetConfig+0x4e6>
 8003a78:	d818      	bhi.n	8003aac <UART_SetConfig+0x48c>
 8003a7a:	2b01      	cmp	r3, #1
 8003a7c:	d035      	beq.n	8003aea <UART_SetConfig+0x4ca>
 8003a7e:	d324      	bcc.n	8003aca <UART_SetConfig+0x4aa>
 8003a80:	2b04      	cmp	r3, #4
 8003a82:	f47f ae80 	bne.w	8003786 <UART_SetConfig+0x166>
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8003a86:	4668      	mov	r0, sp
 8003a88:	f7fe fd5a 	bl	8002540 <HAL_RCCEx_GetPLL2ClockFreq>
        huart->Instance->BRR =  (uint16_t)(UART_DIV_SAMPLING16(pll2_clocks.PLL2_Q_Frequency, huart->Init.BaudRate, huart->Init.Prescaler));
 8003a8c:	4b35      	ldr	r3, [pc, #212]	; (8003b64 <UART_SetConfig+0x544>)
 8003a8e:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8003a90:	e894 0006 	ldmia.w	r4, {r1, r2}
 8003a94:	f833 0010 	ldrh.w	r0, [r3, r0, lsl #1]
 8003a98:	9b01      	ldr	r3, [sp, #4]
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(pll3_clocks.PLL3_Q_Frequency, huart->Init.BaudRate, huart->Init.Prescaler));
 8003a9a:	fbb3 f3f0 	udiv	r3, r3, r0
 8003a9e:	eb03 0352 	add.w	r3, r3, r2, lsr #1
 8003aa2:	fbb3 f3f2 	udiv	r3, r3, r2
 8003aa6:	b29b      	uxth	r3, r3
 8003aa8:	60cb      	str	r3, [r1, #12]
 8003aaa:	e69b      	b.n	80037e4 <UART_SetConfig+0x1c4>
    switch (clocksource)
 8003aac:	2b20      	cmp	r3, #32
 8003aae:	d04c      	beq.n	8003b4a <UART_SetConfig+0x52a>
 8003ab0:	2b40      	cmp	r3, #64	; 0x40
 8003ab2:	d01d      	beq.n	8003af0 <UART_SetConfig+0x4d0>
 8003ab4:	2b10      	cmp	r3, #16
 8003ab6:	f47f ae66 	bne.w	8003786 <UART_SetConfig+0x166>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(CSI_VALUE, huart->Init.BaudRate, huart->Init.Prescaler));
 8003aba:	4b2a      	ldr	r3, [pc, #168]	; (8003b64 <UART_SetConfig+0x544>)
 8003abc:	6862      	ldr	r2, [r4, #4]
 8003abe:	f833 1011 	ldrh.w	r1, [r3, r1, lsl #1]
 8003ac2:	4b29      	ldr	r3, [pc, #164]	; (8003b68 <UART_SetConfig+0x548>)
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate, huart->Init.Prescaler));
 8003ac4:	fbb3 f3f1 	udiv	r3, r3, r1
 8003ac8:	e008      	b.n	8003adc <UART_SetConfig+0x4bc>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate, huart->Init.Prescaler));
 8003aca:	f7fd ffbb 	bl	8001a44 <HAL_RCC_GetPCLK1Freq>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate, huart->Init.Prescaler));
 8003ace:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8003ad0:	4b24      	ldr	r3, [pc, #144]	; (8003b64 <UART_SetConfig+0x544>)
 8003ad2:	6862      	ldr	r2, [r4, #4]
 8003ad4:	f833 3011 	ldrh.w	r3, [r3, r1, lsl #1]
 8003ad8:	fbb0 f3f3 	udiv	r3, r0, r3
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate, huart->Init.Prescaler));
 8003adc:	eb03 0352 	add.w	r3, r3, r2, lsr #1
 8003ae0:	fbb3 f3f2 	udiv	r3, r3, r2
 8003ae4:	b29b      	uxth	r3, r3
 8003ae6:	60eb      	str	r3, [r5, #12]
 8003ae8:	e67c      	b.n	80037e4 <UART_SetConfig+0x1c4>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate, huart->Init.Prescaler));
 8003aea:	f7fd ffc1 	bl	8001a70 <HAL_RCC_GetPCLK2Freq>
 8003aee:	e7ee      	b.n	8003ace <UART_SetConfig+0x4ae>
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8003af0:	a803      	add	r0, sp, #12
 8003af2:	f7fe fdc5 	bl	8002680 <HAL_RCCEx_GetPLL3ClockFreq>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(pll3_clocks.PLL3_Q_Frequency, huart->Init.BaudRate, huart->Init.Prescaler));
 8003af6:	4b1b      	ldr	r3, [pc, #108]	; (8003b64 <UART_SetConfig+0x544>)
 8003af8:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8003afa:	e894 0006 	ldmia.w	r4, {r1, r2}
 8003afe:	f833 0010 	ldrh.w	r0, [r3, r0, lsl #1]
 8003b02:	9b04      	ldr	r3, [sp, #16]
 8003b04:	e7c9      	b.n	8003a9a <UART_SetConfig+0x47a>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8003b06:	4e19      	ldr	r6, [pc, #100]	; (8003b6c <UART_SetConfig+0x54c>)
 8003b08:	6860      	ldr	r0, [r4, #4]
 8003b0a:	6833      	ldr	r3, [r6, #0]
 8003b0c:	4a18      	ldr	r2, [pc, #96]	; (8003b70 <UART_SetConfig+0x550>)
 8003b0e:	f013 0320 	ands.w	r3, r3, #32
 8003b12:	4c14      	ldr	r4, [pc, #80]	; (8003b64 <UART_SetConfig+0x544>)
 8003b14:	d00e      	beq.n	8003b34 <UART_SetConfig+0x514>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16((HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3)), huart->Init.BaudRate, huart->Init.Prescaler));
 8003b16:	6833      	ldr	r3, [r6, #0]
 8003b18:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 8003b1c:	40da      	lsrs	r2, r3
 8003b1e:	f834 3011 	ldrh.w	r3, [r4, r1, lsl #1]
 8003b22:	fbb2 f2f3 	udiv	r2, r2, r3
 8003b26:	eb02 0250 	add.w	r2, r2, r0, lsr #1
 8003b2a:	fbb2 f2f0 	udiv	r2, r2, r0
 8003b2e:	b292      	uxth	r2, r2
 8003b30:	60ea      	str	r2, [r5, #12]
 8003b32:	e657      	b.n	80037e4 <UART_SetConfig+0x1c4>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate, huart->Init.Prescaler));
 8003b34:	f834 1011 	ldrh.w	r1, [r4, r1, lsl #1]
 8003b38:	fbb2 f2f1 	udiv	r2, r2, r1
 8003b3c:	eb02 0250 	add.w	r2, r2, r0, lsr #1
 8003b40:	fbb2 f2f0 	udiv	r2, r2, r0
 8003b44:	b292      	uxth	r2, r2
 8003b46:	60ea      	str	r2, [r5, #12]
 8003b48:	e6a0      	b.n	800388c <UART_SetConfig+0x26c>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate, huart->Init.Prescaler));
 8003b4a:	4b06      	ldr	r3, [pc, #24]	; (8003b64 <UART_SetConfig+0x544>)
 8003b4c:	6862      	ldr	r2, [r4, #4]
 8003b4e:	f833 1011 	ldrh.w	r1, [r3, r1, lsl #1]
 8003b52:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003b56:	e7b5      	b.n	8003ac4 <UART_SetConfig+0x4a4>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003b58:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 8003b5c:	f47f ae13 	bne.w	8003786 <UART_SetConfig+0x166>
 8003b60:	e5af      	b.n	80036c2 <UART_SetConfig+0xa2>
 8003b62:	bf00      	nop
 8003b64:	08005ce4 	.word	0x08005ce4
 8003b68:	003d0900 	.word	0x003d0900
 8003b6c:	58024400 	.word	0x58024400
 8003b70:	03d09000 	.word	0x03d09000

08003b74 <UART_AdvFeatureConfig>:
{
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003b74:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8003b76:	07da      	lsls	r2, r3, #31
{
 8003b78:	b510      	push	{r4, lr}
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003b7a:	d506      	bpl.n	8003b8a <UART_AdvFeatureConfig+0x16>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8003b7c:	6801      	ldr	r1, [r0, #0]
 8003b7e:	6b84      	ldr	r4, [r0, #56]	; 0x38
 8003b80:	684a      	ldr	r2, [r1, #4]
 8003b82:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 8003b86:	4322      	orrs	r2, r4
 8003b88:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX pin active level inversion */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8003b8a:	079c      	lsls	r4, r3, #30
 8003b8c:	d506      	bpl.n	8003b9c <UART_AdvFeatureConfig+0x28>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8003b8e:	6801      	ldr	r1, [r0, #0]
 8003b90:	6bc4      	ldr	r4, [r0, #60]	; 0x3c
 8003b92:	684a      	ldr	r2, [r1, #4]
 8003b94:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8003b98:	4322      	orrs	r2, r4
 8003b9a:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure data inversion */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8003b9c:	0759      	lsls	r1, r3, #29
 8003b9e:	d506      	bpl.n	8003bae <UART_AdvFeatureConfig+0x3a>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8003ba0:	6801      	ldr	r1, [r0, #0]
 8003ba2:	6c04      	ldr	r4, [r0, #64]	; 0x40
 8003ba4:	684a      	ldr	r2, [r1, #4]
 8003ba6:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8003baa:	4322      	orrs	r2, r4
 8003bac:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX/TX pins swap */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8003bae:	071a      	lsls	r2, r3, #28
 8003bb0:	d506      	bpl.n	8003bc0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8003bb2:	6801      	ldr	r1, [r0, #0]
 8003bb4:	6c44      	ldr	r4, [r0, #68]	; 0x44
 8003bb6:	684a      	ldr	r2, [r1, #4]
 8003bb8:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003bbc:	4322      	orrs	r2, r4
 8003bbe:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003bc0:	06dc      	lsls	r4, r3, #27
 8003bc2:	d506      	bpl.n	8003bd2 <UART_AdvFeatureConfig+0x5e>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8003bc4:	6801      	ldr	r1, [r0, #0]
 8003bc6:	6c84      	ldr	r4, [r0, #72]	; 0x48
 8003bc8:	688a      	ldr	r2, [r1, #8]
 8003bca:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8003bce:	4322      	orrs	r2, r4
 8003bd0:	608a      	str	r2, [r1, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8003bd2:	0699      	lsls	r1, r3, #26
 8003bd4:	d506      	bpl.n	8003be4 <UART_AdvFeatureConfig+0x70>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8003bd6:	6801      	ldr	r1, [r0, #0]
 8003bd8:	6cc4      	ldr	r4, [r0, #76]	; 0x4c
 8003bda:	688a      	ldr	r2, [r1, #8]
 8003bdc:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003be0:	4322      	orrs	r2, r4
 8003be2:	608a      	str	r2, [r1, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003be4:	065a      	lsls	r2, r3, #25
 8003be6:	d510      	bpl.n	8003c0a <UART_AdvFeatureConfig+0x96>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003be8:	6801      	ldr	r1, [r0, #0]
 8003bea:	6d04      	ldr	r4, [r0, #80]	; 0x50
 8003bec:	684a      	ldr	r2, [r1, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if(huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003bee:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003bf2:	f422 1280 	bic.w	r2, r2, #1048576	; 0x100000
 8003bf6:	ea42 0204 	orr.w	r2, r2, r4
 8003bfa:	604a      	str	r2, [r1, #4]
    if(huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003bfc:	d105      	bne.n	8003c0a <UART_AdvFeatureConfig+0x96>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003bfe:	684a      	ldr	r2, [r1, #4]
 8003c00:	6d44      	ldr	r4, [r0, #84]	; 0x54
 8003c02:	f422 02c0 	bic.w	r2, r2, #6291456	; 0x600000
 8003c06:	4322      	orrs	r2, r4
 8003c08:	604a      	str	r2, [r1, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8003c0a:	061b      	lsls	r3, r3, #24
 8003c0c:	d506      	bpl.n	8003c1c <UART_AdvFeatureConfig+0xa8>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8003c0e:	6802      	ldr	r2, [r0, #0]
 8003c10:	6d81      	ldr	r1, [r0, #88]	; 0x58
 8003c12:	6853      	ldr	r3, [r2, #4]
 8003c14:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 8003c18:	430b      	orrs	r3, r1
 8003c1a:	6053      	str	r3, [r2, #4]
 8003c1c:	bd10      	pop	{r4, pc}

08003c1e <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8003c1e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003c22:	9d06      	ldr	r5, [sp, #24]
 8003c24:	4604      	mov	r4, r0
 8003c26:	460f      	mov	r7, r1
 8003c28:	4616      	mov	r6, r2
 8003c2a:	4698      	mov	r8, r3
  /* Wait until flag is set */
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003c2c:	6821      	ldr	r1, [r4, #0]
 8003c2e:	69ca      	ldr	r2, [r1, #28]
 8003c30:	ea37 0302 	bics.w	r3, r7, r2
 8003c34:	bf0c      	ite	eq
 8003c36:	2201      	moveq	r2, #1
 8003c38:	2200      	movne	r2, #0
 8003c3a:	42b2      	cmp	r2, r6
 8003c3c:	d002      	beq.n	8003c44 <UART_WaitOnFlagUntilTimeout+0x26>

        return HAL_TIMEOUT;
      }
    }
  }
  return HAL_OK;
 8003c3e:	2000      	movs	r0, #0
}
 8003c40:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if(Timeout != HAL_MAX_DELAY)
 8003c44:	1c6b      	adds	r3, r5, #1
 8003c46:	d0f2      	beq.n	8003c2e <UART_WaitOnFlagUntilTimeout+0x10>
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 8003c48:	b99d      	cbnz	r5, 8003c72 <UART_WaitOnFlagUntilTimeout+0x54>
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003c4a:	6823      	ldr	r3, [r4, #0]
        __HAL_UNLOCK(huart);
 8003c4c:	2003      	movs	r0, #3
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003c4e:	681a      	ldr	r2, [r3, #0]
 8003c50:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8003c54:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003c56:	689a      	ldr	r2, [r3, #8]
 8003c58:	f022 0201 	bic.w	r2, r2, #1
 8003c5c:	609a      	str	r2, [r3, #8]
        huart->gState = HAL_UART_STATE_READY;
 8003c5e:	2320      	movs	r3, #32
 8003c60:	f884 3079 	strb.w	r3, [r4, #121]	; 0x79
        huart->RxState = HAL_UART_STATE_READY;
 8003c64:	f884 307a 	strb.w	r3, [r4, #122]	; 0x7a
        __HAL_UNLOCK(huart);
 8003c68:	2300      	movs	r3, #0
 8003c6a:	f884 3078 	strb.w	r3, [r4, #120]	; 0x78
 8003c6e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 8003c72:	f7fc fcfd 	bl	8000670 <HAL_GetTick>
 8003c76:	eba0 0008 	sub.w	r0, r0, r8
 8003c7a:	4285      	cmp	r5, r0
 8003c7c:	d2d6      	bcs.n	8003c2c <UART_WaitOnFlagUntilTimeout+0xe>
 8003c7e:	e7e4      	b.n	8003c4a <UART_WaitOnFlagUntilTimeout+0x2c>

08003c80 <UART_CheckIdleState>:
{
 8003c80:	b573      	push	{r0, r1, r4, r5, r6, lr}
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003c82:	2600      	movs	r6, #0
{
 8003c84:	4604      	mov	r4, r0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003c86:	67c6      	str	r6, [r0, #124]	; 0x7c
  tickstart = HAL_GetTick();
 8003c88:	f7fc fcf2 	bl	8000670 <HAL_GetTick>
  if((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003c8c:	6823      	ldr	r3, [r4, #0]
  tickstart = HAL_GetTick();
 8003c8e:	4605      	mov	r5, r0
  if((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003c90:	681b      	ldr	r3, [r3, #0]
 8003c92:	071a      	lsls	r2, r3, #28
 8003c94:	d417      	bmi.n	8003cc6 <UART_CheckIdleState+0x46>
  if((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8003c96:	6823      	ldr	r3, [r4, #0]
 8003c98:	681b      	ldr	r3, [r3, #0]
 8003c9a:	075b      	lsls	r3, r3, #29
 8003c9c:	d50a      	bpl.n	8003cb4 <UART_CheckIdleState+0x34>
    if(UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003c9e:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8003ca2:	2200      	movs	r2, #0
 8003ca4:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8003ca8:	4620      	mov	r0, r4
 8003caa:	9300      	str	r3, [sp, #0]
 8003cac:	462b      	mov	r3, r5
 8003cae:	f7ff ffb6 	bl	8003c1e <UART_WaitOnFlagUntilTimeout>
 8003cb2:	b9a0      	cbnz	r0, 8003cde <UART_CheckIdleState+0x5e>
  huart->gState = HAL_UART_STATE_READY;
 8003cb4:	2320      	movs	r3, #32
  __HAL_UNLOCK(huart);
 8003cb6:	2000      	movs	r0, #0
  huart->gState = HAL_UART_STATE_READY;
 8003cb8:	f884 3079 	strb.w	r3, [r4, #121]	; 0x79
  __HAL_UNLOCK(huart);
 8003cbc:	f884 0078 	strb.w	r0, [r4, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8003cc0:	f884 307a 	strb.w	r3, [r4, #122]	; 0x7a
  return HAL_OK;
 8003cc4:	e00c      	b.n	8003ce0 <UART_CheckIdleState+0x60>
    if(UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003cc6:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8003cca:	4632      	mov	r2, r6
 8003ccc:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8003cd0:	9300      	str	r3, [sp, #0]
 8003cd2:	4603      	mov	r3, r0
 8003cd4:	4620      	mov	r0, r4
 8003cd6:	f7ff ffa2 	bl	8003c1e <UART_WaitOnFlagUntilTimeout>
 8003cda:	2800      	cmp	r0, #0
 8003cdc:	d0db      	beq.n	8003c96 <UART_CheckIdleState+0x16>
      return HAL_TIMEOUT;
 8003cde:	2003      	movs	r0, #3
}
 8003ce0:	b002      	add	sp, #8
 8003ce2:	bd70      	pop	{r4, r5, r6, pc}

08003ce4 <HAL_UART_Init>:
{
 8003ce4:	b510      	push	{r4, lr}
  if(huart == NULL)
 8003ce6:	4604      	mov	r4, r0
 8003ce8:	b360      	cbz	r0, 8003d44 <HAL_UART_Init+0x60>
  if(huart->gState == HAL_UART_STATE_RESET)
 8003cea:	f890 3079 	ldrb.w	r3, [r0, #121]	; 0x79
 8003cee:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8003cf2:	b91b      	cbnz	r3, 8003cfc <HAL_UART_Init+0x18>
    huart->Lock = HAL_UNLOCKED;
 8003cf4:	f880 2078 	strb.w	r2, [r0, #120]	; 0x78
    HAL_UART_MspInit(huart);
 8003cf8:	f001 fe0c 	bl	8005914 <HAL_UART_MspInit>
  __HAL_UART_DISABLE(huart);
 8003cfc:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8003cfe:	2324      	movs	r3, #36	; 0x24
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003d00:	4620      	mov	r0, r4
  huart->gState = HAL_UART_STATE_BUSY;
 8003d02:	f884 3079 	strb.w	r3, [r4, #121]	; 0x79
  __HAL_UART_DISABLE(huart);
 8003d06:	6813      	ldr	r3, [r2, #0]
 8003d08:	f023 0301 	bic.w	r3, r3, #1
 8003d0c:	6013      	str	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003d0e:	f7ff fc87 	bl	8003620 <UART_SetConfig>
 8003d12:	2801      	cmp	r0, #1
 8003d14:	d016      	beq.n	8003d44 <HAL_UART_Init+0x60>
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8003d16:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8003d18:	b113      	cbz	r3, 8003d20 <HAL_UART_Init+0x3c>
    UART_AdvFeatureConfig(huart);
 8003d1a:	4620      	mov	r0, r4
 8003d1c:	f7ff ff2a 	bl	8003b74 <UART_AdvFeatureConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003d20:	6823      	ldr	r3, [r4, #0]
  return (UART_CheckIdleState(huart));
 8003d22:	4620      	mov	r0, r4
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003d24:	685a      	ldr	r2, [r3, #4]
 8003d26:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003d2a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003d2c:	689a      	ldr	r2, [r3, #8]
 8003d2e:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003d32:	609a      	str	r2, [r3, #8]
  __HAL_UART_ENABLE(huart);
 8003d34:	681a      	ldr	r2, [r3, #0]
 8003d36:	f042 0201 	orr.w	r2, r2, #1
}
 8003d3a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  __HAL_UART_ENABLE(huart);
 8003d3e:	601a      	str	r2, [r3, #0]
  return (UART_CheckIdleState(huart));
 8003d40:	f7ff bf9e 	b.w	8003c80 <UART_CheckIdleState>
}
 8003d44:	2001      	movs	r0, #1
 8003d46:	bd10      	pop	{r4, pc}

08003d48 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8003d48:	b508      	push	{r3, lr}
  vTaskStartScheduler();
 8003d4a:	f000 fbd5 	bl	80044f8 <vTaskStartScheduler>
  
  return osOK;
}
 8003d4e:	2000      	movs	r0, #0
 8003d50:	bd08      	pop	{r3, pc}

08003d52 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8003d52:	b530      	push	{r4, r5, lr}

    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
#else
  if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8003d54:	f9b0 4008 	ldrsh.w	r4, [r0, #8]
{
 8003d58:	b085      	sub	sp, #20
  if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8003d5a:	8a02      	ldrh	r2, [r0, #16]
{
 8003d5c:	460b      	mov	r3, r1
  if (priority != osPriorityError) {
 8003d5e:	2c84      	cmp	r4, #132	; 0x84
  if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8003d60:	e890 0022 	ldmia.w	r0, {r1, r5}
    fpriority += (priority - osPriorityIdle);
 8003d64:	bf14      	ite	ne
 8003d66:	3403      	addne	r4, #3
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8003d68:	2400      	moveq	r4, #0
  if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8003d6a:	a803      	add	r0, sp, #12
 8003d6c:	9400      	str	r4, [sp, #0]
 8003d6e:	9001      	str	r0, [sp, #4]
 8003d70:	4628      	mov	r0, r5
 8003d72:	f000 faf1 	bl	8004358 <xTaskCreate>
 8003d76:	2801      	cmp	r0, #1
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8003d78:	bf0c      	ite	eq
 8003d7a:	9803      	ldreq	r0, [sp, #12]
    return NULL;
 8003d7c:	2000      	movne	r0, #0
}
 8003d7e:	b005      	add	sp, #20
 8003d80:	bd30      	pop	{r4, r5, pc}

08003d82 <osDelay>:
osStatus osDelay (uint32_t millisec)
{
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8003d82:	2800      	cmp	r0, #0
 8003d84:	bf08      	it	eq
 8003d86:	2001      	moveq	r0, #1
{
 8003d88:	b508      	push	{r3, lr}
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8003d8a:	f000 fd0b 	bl	80047a4 <vTaskDelay>
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8003d8e:	2000      	movs	r0, #0
 8003d90:	bd08      	pop	{r3, pc}

08003d92 <osSystickHandler>:
* @brief  Handles the tick increment
* @param  none.
* @retval none.
*/
void osSystickHandler(void)
{
 8003d92:	b508      	push	{r3, lr}

#if (INCLUDE_xTaskGetSchedulerState  == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 8003d94:	f000 fda2 	bl	80048dc <xTaskGetSchedulerState>
 8003d98:	2801      	cmp	r0, #1
 8003d9a:	d003      	beq.n	8003da4 <osSystickHandler+0x12>
#endif  /* INCLUDE_xTaskGetSchedulerState */  
    xPortSysTickHandler();
#if (INCLUDE_xTaskGetSchedulerState  == 1 )
  }
#endif  /* INCLUDE_xTaskGetSchedulerState */  
}
 8003d9c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    xPortSysTickHandler();
 8003da0:	f000 b910 	b.w	8003fc4 <xPortSysTickHandler>
 8003da4:	bd08      	pop	{r3, pc}

08003da6 <vListInitialise>:
void vListInitialise( List_t * const pxList )
{
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003da6:	f100 0308 	add.w	r3, r0, #8

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8003daa:	f04f 32ff 	mov.w	r2, #4294967295
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003dae:	6043      	str	r3, [r0, #4]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003db0:	60c3      	str	r3, [r0, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003db2:	6103      	str	r3, [r0, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8003db4:	2300      	movs	r3, #0
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8003db6:	6082      	str	r2, [r0, #8]
	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8003db8:	6003      	str	r3, [r0, #0]
 8003dba:	4770      	bx	lr

08003dbc <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 8003dbc:	2300      	movs	r3, #0
 8003dbe:	6103      	str	r3, [r0, #16]
 8003dc0:	4770      	bx	lr

08003dc2 <vListInsertEnd>:
}
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
ListItem_t * const pxIndex = pxList->pxIndex;
 8003dc2:	6843      	ldr	r3, [r0, #4]

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8003dc4:	689a      	ldr	r2, [r3, #8]
	pxNewListItem->pxNext = pxIndex;
 8003dc6:	604b      	str	r3, [r1, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8003dc8:	608a      	str	r2, [r1, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8003dca:	689a      	ldr	r2, [r3, #8]
 8003dcc:	6051      	str	r1, [r2, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8003dce:	6099      	str	r1, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;

	( pxList->uxNumberOfItems )++;
 8003dd0:	6803      	ldr	r3, [r0, #0]
	pxNewListItem->pvContainer = ( void * ) pxList;
 8003dd2:	6108      	str	r0, [r1, #16]
	( pxList->uxNumberOfItems )++;
 8003dd4:	3301      	adds	r3, #1
 8003dd6:	6003      	str	r3, [r0, #0]
 8003dd8:	4770      	bx	lr

08003dda <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8003dda:	680a      	ldr	r2, [r1, #0]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8003ddc:	1c53      	adds	r3, r2, #1
{
 8003dde:	b530      	push	{r4, r5, lr}
	if( xValueOfInsertion == portMAX_DELAY )
 8003de0:	d10a      	bne.n	8003df8 <vListInsert+0x1e>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8003de2:	6903      	ldr	r3, [r0, #16]
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8003de4:	685a      	ldr	r2, [r3, #4]
 8003de6:	604a      	str	r2, [r1, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8003de8:	6091      	str	r1, [r2, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8003dea:	608b      	str	r3, [r1, #8]
	pxIterator->pxNext = pxNewListItem;
 8003dec:	6059      	str	r1, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;

	( pxList->uxNumberOfItems )++;
 8003dee:	6803      	ldr	r3, [r0, #0]
	pxNewListItem->pvContainer = ( void * ) pxList;
 8003df0:	6108      	str	r0, [r1, #16]
	( pxList->uxNumberOfItems )++;
 8003df2:	3301      	adds	r3, #1
 8003df4:	6003      	str	r3, [r0, #0]
 8003df6:	bd30      	pop	{r4, r5, pc}
		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003df8:	f100 0308 	add.w	r3, r0, #8
 8003dfc:	685c      	ldr	r4, [r3, #4]
 8003dfe:	6825      	ldr	r5, [r4, #0]
 8003e00:	42aa      	cmp	r2, r5
 8003e02:	d3ef      	bcc.n	8003de4 <vListInsert+0xa>
 8003e04:	4623      	mov	r3, r4
 8003e06:	e7f9      	b.n	8003dfc <vListInsert+0x22>

08003e08 <uxListRemove>:
{
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8003e08:	6841      	ldr	r1, [r0, #4]
 8003e0a:	6882      	ldr	r2, [r0, #8]
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 8003e0c:	6903      	ldr	r3, [r0, #16]
	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8003e0e:	608a      	str	r2, [r1, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8003e10:	6882      	ldr	r2, [r0, #8]
 8003e12:	6051      	str	r1, [r2, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8003e14:	6859      	ldr	r1, [r3, #4]
 8003e16:	4288      	cmp	r0, r1
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8003e18:	bf08      	it	eq
 8003e1a:	605a      	streq	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 8003e1c:	2200      	movs	r2, #0
 8003e1e:	6102      	str	r2, [r0, #16]
	( pxList->uxNumberOfItems )--;
 8003e20:	6818      	ldr	r0, [r3, #0]
 8003e22:	3801      	subs	r0, #1
 8003e24:	6018      	str	r0, [r3, #0]

	return pxList->uxNumberOfItems;
}
 8003e26:	4770      	bx	lr

08003e28 <prvTaskExitError>:
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8003e28:	4b0c      	ldr	r3, [pc, #48]	; (8003e5c <prvTaskExitError+0x34>)
 8003e2a:	681b      	ldr	r3, [r3, #0]
 8003e2c:	3301      	adds	r3, #1
 8003e2e:	d00a      	beq.n	8003e46 <prvTaskExitError+0x1e>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8003e30:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003e34:	b672      	cpsid	i
 8003e36:	f383 8811 	msr	BASEPRI, r3
 8003e3a:	f3bf 8f6f 	isb	sy
 8003e3e:	f3bf 8f4f 	dsb	sy
 8003e42:	b662      	cpsie	i
 8003e44:	e7fe      	b.n	8003e44 <prvTaskExitError+0x1c>
 8003e46:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003e4a:	b672      	cpsid	i
 8003e4c:	f383 8811 	msr	BASEPRI, r3
 8003e50:	f3bf 8f6f 	isb	sy
 8003e54:	f3bf 8f4f 	dsb	sy
 8003e58:	b662      	cpsie	i
 8003e5a:	e7fe      	b.n	8003e5a <prvTaskExitError+0x32>
 8003e5c:	20000008 	.word	0x20000008

08003e60 <prvPortStartFirstTask>:
}
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 8003e60:	4806      	ldr	r0, [pc, #24]	; (8003e7c <prvPortStartFirstTask+0x1c>)
 8003e62:	6800      	ldr	r0, [r0, #0]
 8003e64:	6800      	ldr	r0, [r0, #0]
 8003e66:	f380 8808 	msr	MSP, r0
 8003e6a:	b662      	cpsie	i
 8003e6c:	b661      	cpsie	f
 8003e6e:	f3bf 8f4f 	dsb	sy
 8003e72:	f3bf 8f6f 	isb	sy
 8003e76:	df00      	svc	0
 8003e78:	bf00      	nop
 8003e7a:	0000      	.short	0x0000
 8003e7c:	e000ed08 	.word	0xe000ed08

08003e80 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8003e80:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8003e90 <vPortEnableVFP+0x10>
 8003e84:	6801      	ldr	r1, [r0, #0]
 8003e86:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8003e8a:	6001      	str	r1, [r0, #0]
 8003e8c:	4770      	bx	lr
 8003e8e:	0000      	.short	0x0000
 8003e90:	e000ed88 	.word	0xe000ed88

08003e94 <pxPortInitialiseStack>:
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8003e94:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8003e98:	f021 0101 	bic.w	r1, r1, #1
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8003e9c:	f840 2c20 	str.w	r2, [r0, #-32]
}
 8003ea0:	3844      	subs	r0, #68	; 0x44
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8003ea2:	6403      	str	r3, [r0, #64]	; 0x40
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8003ea4:	4b03      	ldr	r3, [pc, #12]	; (8003eb4 <pxPortInitialiseStack+0x20>)
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8003ea6:	63c1      	str	r1, [r0, #60]	; 0x3c
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8003ea8:	6383      	str	r3, [r0, #56]	; 0x38
	*pxTopOfStack = portINITIAL_EXEC_RETURN;
 8003eaa:	f06f 0302 	mvn.w	r3, #2
 8003eae:	6203      	str	r3, [r0, #32]
}
 8003eb0:	4770      	bx	lr
 8003eb2:	bf00      	nop
 8003eb4:	08003e29 	.word	0x08003e29
	...

08003ec0 <SVC_Handler>:
	__asm volatile (
 8003ec0:	4b07      	ldr	r3, [pc, #28]	; (8003ee0 <pxCurrentTCBConst2>)
 8003ec2:	6819      	ldr	r1, [r3, #0]
 8003ec4:	6808      	ldr	r0, [r1, #0]
 8003ec6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003eca:	f380 8809 	msr	PSP, r0
 8003ece:	f3bf 8f6f 	isb	sy
 8003ed2:	f04f 0000 	mov.w	r0, #0
 8003ed6:	f380 8811 	msr	BASEPRI, r0
 8003eda:	4770      	bx	lr
 8003edc:	f3af 8000 	nop.w

08003ee0 <pxCurrentTCBConst2>:
 8003ee0:	20003ce4 	.word	0x20003ce4

08003ee4 <vPortEnterCritical>:
 8003ee4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003ee8:	b672      	cpsid	i
 8003eea:	f383 8811 	msr	BASEPRI, r3
 8003eee:	f3bf 8f6f 	isb	sy
 8003ef2:	f3bf 8f4f 	dsb	sy
 8003ef6:	b662      	cpsie	i
	uxCriticalNesting++;
 8003ef8:	4a0b      	ldr	r2, [pc, #44]	; (8003f28 <vPortEnterCritical+0x44>)
 8003efa:	6813      	ldr	r3, [r2, #0]
 8003efc:	3301      	adds	r3, #1
	if( uxCriticalNesting == 1 )
 8003efe:	2b01      	cmp	r3, #1
	uxCriticalNesting++;
 8003f00:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 1 )
 8003f02:	d10f      	bne.n	8003f24 <vPortEnterCritical+0x40>
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8003f04:	4b09      	ldr	r3, [pc, #36]	; (8003f2c <vPortEnterCritical+0x48>)
 8003f06:	681b      	ldr	r3, [r3, #0]
 8003f08:	f013 0fff 	tst.w	r3, #255	; 0xff
 8003f0c:	d00a      	beq.n	8003f24 <vPortEnterCritical+0x40>
 8003f0e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003f12:	b672      	cpsid	i
 8003f14:	f383 8811 	msr	BASEPRI, r3
 8003f18:	f3bf 8f6f 	isb	sy
 8003f1c:	f3bf 8f4f 	dsb	sy
 8003f20:	b662      	cpsie	i
 8003f22:	e7fe      	b.n	8003f22 <vPortEnterCritical+0x3e>
 8003f24:	4770      	bx	lr
 8003f26:	bf00      	nop
 8003f28:	20000008 	.word	0x20000008
 8003f2c:	e000ed04 	.word	0xe000ed04

08003f30 <vPortExitCritical>:
	configASSERT( uxCriticalNesting );
 8003f30:	4a09      	ldr	r2, [pc, #36]	; (8003f58 <vPortExitCritical+0x28>)
 8003f32:	6813      	ldr	r3, [r2, #0]
 8003f34:	b953      	cbnz	r3, 8003f4c <vPortExitCritical+0x1c>
 8003f36:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003f3a:	b672      	cpsid	i
 8003f3c:	f383 8811 	msr	BASEPRI, r3
 8003f40:	f3bf 8f6f 	isb	sy
 8003f44:	f3bf 8f4f 	dsb	sy
 8003f48:	b662      	cpsie	i
 8003f4a:	e7fe      	b.n	8003f4a <vPortExitCritical+0x1a>
	uxCriticalNesting--;
 8003f4c:	3b01      	subs	r3, #1
 8003f4e:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8003f50:	b90b      	cbnz	r3, 8003f56 <vPortExitCritical+0x26>
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8003f52:	f383 8811 	msr	BASEPRI, r3
 8003f56:	4770      	bx	lr
 8003f58:	20000008 	.word	0x20000008
 8003f5c:	00000000 	.word	0x00000000

08003f60 <PendSV_Handler>:
	__asm volatile
 8003f60:	f3ef 8009 	mrs	r0, PSP
 8003f64:	f3bf 8f6f 	isb	sy
 8003f68:	4b15      	ldr	r3, [pc, #84]	; (8003fc0 <pxCurrentTCBConst>)
 8003f6a:	681a      	ldr	r2, [r3, #0]
 8003f6c:	f01e 0f10 	tst.w	lr, #16
 8003f70:	bf08      	it	eq
 8003f72:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8003f76:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003f7a:	6010      	str	r0, [r2, #0]
 8003f7c:	f84d 3d04 	str.w	r3, [sp, #-4]!
 8003f80:	f04f 0050 	mov.w	r0, #80	; 0x50
 8003f84:	b672      	cpsid	i
 8003f86:	f380 8811 	msr	BASEPRI, r0
 8003f8a:	f3bf 8f4f 	dsb	sy
 8003f8e:	f3bf 8f6f 	isb	sy
 8003f92:	b662      	cpsie	i
 8003f94:	f000 fc66 	bl	8004864 <vTaskSwitchContext>
 8003f98:	f04f 0000 	mov.w	r0, #0
 8003f9c:	f380 8811 	msr	BASEPRI, r0
 8003fa0:	bc08      	pop	{r3}
 8003fa2:	6819      	ldr	r1, [r3, #0]
 8003fa4:	6808      	ldr	r0, [r1, #0]
 8003fa6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003faa:	f01e 0f10 	tst.w	lr, #16
 8003fae:	bf08      	it	eq
 8003fb0:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8003fb4:	f380 8809 	msr	PSP, r0
 8003fb8:	f3bf 8f6f 	isb	sy
 8003fbc:	4770      	bx	lr
 8003fbe:	bf00      	nop

08003fc0 <pxCurrentTCBConst>:
 8003fc0:	20003ce4 	.word	0x20003ce4

08003fc4 <xPortSysTickHandler>:
{
 8003fc4:	b508      	push	{r3, lr}
	__asm volatile
 8003fc6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003fca:	b672      	cpsid	i
 8003fcc:	f383 8811 	msr	BASEPRI, r3
 8003fd0:	f3bf 8f6f 	isb	sy
 8003fd4:	f3bf 8f4f 	dsb	sy
 8003fd8:	b662      	cpsie	i
		if( xTaskIncrementTick() != pdFALSE )
 8003fda:	f000 fad5 	bl	8004588 <xTaskIncrementTick>
 8003fde:	b118      	cbz	r0, 8003fe8 <xPortSysTickHandler+0x24>
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8003fe0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003fe4:	4b02      	ldr	r3, [pc, #8]	; (8003ff0 <xPortSysTickHandler+0x2c>)
 8003fe6:	601a      	str	r2, [r3, #0]
	__asm volatile
 8003fe8:	2300      	movs	r3, #0
 8003fea:	f383 8811 	msr	BASEPRI, r3
 8003fee:	bd08      	pop	{r3, pc}
 8003ff0:	e000ed04 	.word	0xe000ed04

08003ff4 <vPortSetupTimerInterrupt>:
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8003ff4:	4b06      	ldr	r3, [pc, #24]	; (8004010 <vPortSetupTimerInterrupt+0x1c>)
 8003ff6:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8003ffa:	681b      	ldr	r3, [r3, #0]
 8003ffc:	fbb3 f3f2 	udiv	r3, r3, r2
 8004000:	4a04      	ldr	r2, [pc, #16]	; (8004014 <vPortSetupTimerInterrupt+0x20>)
 8004002:	3b01      	subs	r3, #1
 8004004:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8004006:	2207      	movs	r2, #7
 8004008:	4b03      	ldr	r3, [pc, #12]	; (8004018 <vPortSetupTimerInterrupt+0x24>)
 800400a:	601a      	str	r2, [r3, #0]
 800400c:	4770      	bx	lr
 800400e:	bf00      	nop
 8004010:	20000038 	.word	0x20000038
 8004014:	e000e014 	.word	0xe000e014
 8004018:	e000e010 	.word	0xe000e010

0800401c <xPortStartScheduler>:
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800401c:	4b23      	ldr	r3, [pc, #140]	; (80040ac <xPortStartScheduler+0x90>)
{
 800401e:	b513      	push	{r0, r1, r4, lr}
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8004020:	781a      	ldrb	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8004022:	2100      	movs	r1, #0
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8004024:	b2d2      	uxtb	r2, r2
 8004026:	9201      	str	r2, [sp, #4]
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8004028:	22ff      	movs	r2, #255	; 0xff
 800402a:	701a      	strb	r2, [r3, #0]
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800402c:	781b      	ldrb	r3, [r3, #0]
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800402e:	4a20      	ldr	r2, [pc, #128]	; (80040b0 <xPortStartScheduler+0x94>)
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8004030:	b2db      	uxtb	r3, r3
 8004032:	f88d 3003 	strb.w	r3, [sp, #3]
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8004036:	f89d 3003 	ldrb.w	r3, [sp, #3]
 800403a:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800403e:	7013      	strb	r3, [r2, #0]
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8004040:	2207      	movs	r2, #7
 8004042:	4b1c      	ldr	r3, [pc, #112]	; (80040b4 <xPortStartScheduler+0x98>)
 8004044:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8004046:	f89d 0003 	ldrb.w	r0, [sp, #3]
 800404a:	1e54      	subs	r4, r2, #1
 800404c:	0600      	lsls	r0, r0, #24
 800404e:	d423      	bmi.n	8004098 <xPortStartScheduler+0x7c>
 8004050:	b101      	cbz	r1, 8004054 <xPortStartScheduler+0x38>
 8004052:	601a      	str	r2, [r3, #0]
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8004054:	681a      	ldr	r2, [r3, #0]
 8004056:	0212      	lsls	r2, r2, #8
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8004058:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
 800405c:	601a      	str	r2, [r3, #0]
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800405e:	9b01      	ldr	r3, [sp, #4]
 8004060:	4a12      	ldr	r2, [pc, #72]	; (80040ac <xPortStartScheduler+0x90>)
 8004062:	b2db      	uxtb	r3, r3
 8004064:	7013      	strb	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8004066:	4b14      	ldr	r3, [pc, #80]	; (80040b8 <xPortStartScheduler+0x9c>)
 8004068:	681a      	ldr	r2, [r3, #0]
 800406a:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
 800406e:	601a      	str	r2, [r3, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8004070:	681a      	ldr	r2, [r3, #0]
 8004072:	f042 4270 	orr.w	r2, r2, #4026531840	; 0xf0000000
 8004076:	601a      	str	r2, [r3, #0]
	vPortSetupTimerInterrupt();
 8004078:	f7ff ffbc 	bl	8003ff4 <vPortSetupTimerInterrupt>
	uxCriticalNesting = 0;
 800407c:	2200      	movs	r2, #0
 800407e:	4b0f      	ldr	r3, [pc, #60]	; (80040bc <xPortStartScheduler+0xa0>)
 8004080:	601a      	str	r2, [r3, #0]
	vPortEnableVFP();
 8004082:	f7ff fefd 	bl	8003e80 <vPortEnableVFP>
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8004086:	4a0e      	ldr	r2, [pc, #56]	; (80040c0 <xPortStartScheduler+0xa4>)
 8004088:	6813      	ldr	r3, [r2, #0]
 800408a:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800408e:	6013      	str	r3, [r2, #0]
	prvPortStartFirstTask();
 8004090:	f7ff fee6 	bl	8003e60 <prvPortStartFirstTask>
	prvTaskExitError();
 8004094:	f7ff fec8 	bl	8003e28 <prvTaskExitError>
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8004098:	f89d 2003 	ldrb.w	r2, [sp, #3]
 800409c:	2101      	movs	r1, #1
 800409e:	0052      	lsls	r2, r2, #1
 80040a0:	b2d2      	uxtb	r2, r2
 80040a2:	f88d 2003 	strb.w	r2, [sp, #3]
 80040a6:	4622      	mov	r2, r4
 80040a8:	e7cd      	b.n	8004046 <xPortStartScheduler+0x2a>
 80040aa:	bf00      	nop
 80040ac:	e000e400 	.word	0xe000e400
 80040b0:	200000c4 	.word	0x200000c4
 80040b4:	200000c8 	.word	0x200000c8
 80040b8:	e000ed20 	.word	0xe000ed20
 80040bc:	20000008 	.word	0x20000008
 80040c0:	e000ef34 	.word	0xe000ef34

080040c4 <prvInsertBlockIntoFreeList>:
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80040c4:	4b0f      	ldr	r3, [pc, #60]	; (8004104 <prvInsertBlockIntoFreeList+0x40>)
{
 80040c6:	b510      	push	{r4, lr}
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80040c8:	681a      	ldr	r2, [r3, #0]
 80040ca:	4282      	cmp	r2, r0
 80040cc:	d318      	bcc.n	8004100 <prvInsertBlockIntoFreeList+0x3c>
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80040ce:	685c      	ldr	r4, [r3, #4]
 80040d0:	1919      	adds	r1, r3, r4
 80040d2:	4288      	cmp	r0, r1
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80040d4:	bf01      	itttt	eq
 80040d6:	6841      	ldreq	r1, [r0, #4]
 80040d8:	4618      	moveq	r0, r3
 80040da:	1909      	addeq	r1, r1, r4
 80040dc:	6059      	streq	r1, [r3, #4]
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80040de:	6844      	ldr	r4, [r0, #4]
 80040e0:	1901      	adds	r1, r0, r4
 80040e2:	428a      	cmp	r2, r1
 80040e4:	d107      	bne.n	80040f6 <prvInsertBlockIntoFreeList+0x32>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 80040e6:	4908      	ldr	r1, [pc, #32]	; (8004108 <prvInsertBlockIntoFreeList+0x44>)
 80040e8:	6809      	ldr	r1, [r1, #0]
 80040ea:	428a      	cmp	r2, r1
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80040ec:	bf1f      	itttt	ne
 80040ee:	6851      	ldrne	r1, [r2, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80040f0:	6812      	ldrne	r2, [r2, #0]
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80040f2:	1909      	addne	r1, r1, r4
 80040f4:	6041      	strne	r1, [r0, #4]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80040f6:	4298      	cmp	r0, r3
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80040f8:	6002      	str	r2, [r0, #0]
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80040fa:	bf18      	it	ne
 80040fc:	6018      	strne	r0, [r3, #0]
 80040fe:	bd10      	pop	{r4, pc}
 8004100:	4613      	mov	r3, r2
 8004102:	e7e1      	b.n	80040c8 <prvInsertBlockIntoFreeList+0x4>
 8004104:	20003cdc 	.word	0x20003cdc
 8004108:	200000cc 	.word	0x200000cc

0800410c <pvPortMalloc>:
{
 800410c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004110:	4604      	mov	r4, r0
	vTaskSuspendAll();
 8004112:	f000 fa31 	bl	8004578 <vTaskSuspendAll>
		if( pxEnd == NULL )
 8004116:	4940      	ldr	r1, [pc, #256]	; (8004218 <pvPortMalloc+0x10c>)
 8004118:	4d40      	ldr	r5, [pc, #256]	; (800421c <pvPortMalloc+0x110>)
 800411a:	680b      	ldr	r3, [r1, #0]
 800411c:	bb0b      	cbnz	r3, 8004162 <pvPortMalloc+0x56>
	uxAddress = ( size_t ) ucHeap;
 800411e:	4a40      	ldr	r2, [pc, #256]	; (8004220 <pvPortMalloc+0x114>)
	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8004120:	0756      	lsls	r6, r2, #29
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8004122:	4e40      	ldr	r6, [pc, #256]	; (8004224 <pvPortMalloc+0x118>)
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8004124:	bf1b      	ittet	ne
 8004126:	1dd0      	addne	r0, r2, #7
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8004128:	f502 5370 	addne.w	r3, r2, #15360	; 0x3c00
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800412c:	f44f 5370 	moveq.w	r3, #15360	; 0x3c00
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8004130:	f020 0007 	bicne.w	r0, r0, #7
 8004134:	bf1c      	itt	ne
 8004136:	4602      	movne	r2, r0
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8004138:	1a1b      	subne	r3, r3, r0
	xStart.xBlockSize = ( size_t ) 0;
 800413a:	2000      	movs	r0, #0
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800413c:	4413      	add	r3, r2
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800413e:	6032      	str	r2, [r6, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8004140:	6070      	str	r0, [r6, #4]
	uxAddress -= xHeapStructSize;
 8004142:	3b08      	subs	r3, #8
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8004144:	f023 0307 	bic.w	r3, r3, #7
	pxEnd->pxNextFreeBlock = NULL;
 8004148:	6018      	str	r0, [r3, #0]
	pxEnd->xBlockSize = 0;
 800414a:	6058      	str	r0, [r3, #4]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800414c:	1a98      	subs	r0, r3, r2
	pxEnd = ( void * ) uxAddress;
 800414e:	600b      	str	r3, [r1, #0]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8004150:	6013      	str	r3, [r2, #0]
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8004152:	4b35      	ldr	r3, [pc, #212]	; (8004228 <pvPortMalloc+0x11c>)
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8004154:	6050      	str	r0, [r2, #4]
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8004156:	6018      	str	r0, [r3, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8004158:	4b34      	ldr	r3, [pc, #208]	; (800422c <pvPortMalloc+0x120>)
 800415a:	6018      	str	r0, [r3, #0]
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800415c:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8004160:	602b      	str	r3, [r5, #0]
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8004162:	682f      	ldr	r7, [r5, #0]
 8004164:	4227      	tst	r7, r4
 8004166:	d116      	bne.n	8004196 <pvPortMalloc+0x8a>
			if( xWantedSize > 0 )
 8004168:	2c00      	cmp	r4, #0
 800416a:	d042      	beq.n	80041f2 <pvPortMalloc+0xe6>
				xWantedSize += xHeapStructSize;
 800416c:	f104 0308 	add.w	r3, r4, #8
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8004170:	0758      	lsls	r0, r3, #29
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8004172:	bf1c      	itt	ne
 8004174:	f023 0307 	bicne.w	r3, r3, #7
 8004178:	3308      	addne	r3, #8
			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800417a:	b163      	cbz	r3, 8004196 <pvPortMalloc+0x8a>
 800417c:	4a2b      	ldr	r2, [pc, #172]	; (800422c <pvPortMalloc+0x120>)
 800417e:	6816      	ldr	r6, [r2, #0]
 8004180:	4690      	mov	r8, r2
 8004182:	42b3      	cmp	r3, r6
 8004184:	d807      	bhi.n	8004196 <pvPortMalloc+0x8a>
				pxBlock = xStart.pxNextFreeBlock;
 8004186:	4a27      	ldr	r2, [pc, #156]	; (8004224 <pvPortMalloc+0x118>)
 8004188:	6815      	ldr	r5, [r2, #0]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800418a:	6868      	ldr	r0, [r5, #4]
 800418c:	4283      	cmp	r3, r0
 800418e:	d804      	bhi.n	800419a <pvPortMalloc+0x8e>
				if( pxBlock != pxEnd )
 8004190:	6809      	ldr	r1, [r1, #0]
 8004192:	428d      	cmp	r5, r1
 8004194:	d107      	bne.n	80041a6 <pvPortMalloc+0x9a>
void *pvReturn = NULL;
 8004196:	2400      	movs	r4, #0
 8004198:	e02b      	b.n	80041f2 <pvPortMalloc+0xe6>
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800419a:	682c      	ldr	r4, [r5, #0]
 800419c:	2c00      	cmp	r4, #0
 800419e:	d0f7      	beq.n	8004190 <pvPortMalloc+0x84>
 80041a0:	462a      	mov	r2, r5
 80041a2:	4625      	mov	r5, r4
 80041a4:	e7f1      	b.n	800418a <pvPortMalloc+0x7e>
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80041a6:	6829      	ldr	r1, [r5, #0]
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80041a8:	6814      	ldr	r4, [r2, #0]
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80041aa:	6011      	str	r1, [r2, #0]
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80041ac:	1ac2      	subs	r2, r0, r3
 80041ae:	2a10      	cmp	r2, #16
 80041b0:	d911      	bls.n	80041d6 <pvPortMalloc+0xca>
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80041b2:	18e8      	adds	r0, r5, r3
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80041b4:	0741      	lsls	r1, r0, #29
 80041b6:	d00a      	beq.n	80041ce <pvPortMalloc+0xc2>
	__asm volatile
 80041b8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80041bc:	b672      	cpsid	i
 80041be:	f383 8811 	msr	BASEPRI, r3
 80041c2:	f3bf 8f6f 	isb	sy
 80041c6:	f3bf 8f4f 	dsb	sy
 80041ca:	b662      	cpsie	i
 80041cc:	e7fe      	b.n	80041cc <pvPortMalloc+0xc0>
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80041ce:	6042      	str	r2, [r0, #4]
						pxBlock->xBlockSize = xWantedSize;
 80041d0:	606b      	str	r3, [r5, #4]
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80041d2:	f7ff ff77 	bl	80040c4 <prvInsertBlockIntoFreeList>
					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80041d6:	686b      	ldr	r3, [r5, #4]
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80041d8:	3408      	adds	r4, #8
					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80041da:	4913      	ldr	r1, [pc, #76]	; (8004228 <pvPortMalloc+0x11c>)
					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80041dc:	1af6      	subs	r6, r6, r3
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80041de:	431f      	orrs	r7, r3
					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80041e0:	6808      	ldr	r0, [r1, #0]
					pxBlock->pxNextFreeBlock = NULL;
 80041e2:	2300      	movs	r3, #0
					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80041e4:	f8c8 6000 	str.w	r6, [r8]
					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80041e8:	4286      	cmp	r6, r0
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80041ea:	606f      	str	r7, [r5, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80041ec:	602b      	str	r3, [r5, #0]
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80041ee:	bf38      	it	cc
 80041f0:	600e      	strcc	r6, [r1, #0]
	( void ) xTaskResumeAll();
 80041f2:	f000 fa5d 	bl	80046b0 <xTaskResumeAll>
	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80041f6:	0763      	lsls	r3, r4, #29
 80041f8:	d00a      	beq.n	8004210 <pvPortMalloc+0x104>
 80041fa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80041fe:	b672      	cpsid	i
 8004200:	f383 8811 	msr	BASEPRI, r3
 8004204:	f3bf 8f6f 	isb	sy
 8004208:	f3bf 8f4f 	dsb	sy
 800420c:	b662      	cpsie	i
 800420e:	e7fe      	b.n	800420e <pvPortMalloc+0x102>
}
 8004210:	4620      	mov	r0, r4
 8004212:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004216:	bf00      	nop
 8004218:	200000cc 	.word	0x200000cc
 800421c:	20003cd0 	.word	0x20003cd0
 8004220:	200000d0 	.word	0x200000d0
 8004224:	20003cdc 	.word	0x20003cdc
 8004228:	20003cd8 	.word	0x20003cd8
 800422c:	20003cd4 	.word	0x20003cd4

08004230 <vPortFree>:
{
 8004230:	b510      	push	{r4, lr}
	if( pv != NULL )
 8004232:	4604      	mov	r4, r0
 8004234:	2800      	cmp	r0, #0
 8004236:	d032      	beq.n	800429e <vPortFree+0x6e>
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8004238:	4a19      	ldr	r2, [pc, #100]	; (80042a0 <vPortFree+0x70>)
 800423a:	f850 3c04 	ldr.w	r3, [r0, #-4]
 800423e:	6812      	ldr	r2, [r2, #0]
 8004240:	4213      	tst	r3, r2
 8004242:	d10a      	bne.n	800425a <vPortFree+0x2a>
 8004244:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004248:	b672      	cpsid	i
 800424a:	f383 8811 	msr	BASEPRI, r3
 800424e:	f3bf 8f6f 	isb	sy
 8004252:	f3bf 8f4f 	dsb	sy
 8004256:	b662      	cpsie	i
 8004258:	e7fe      	b.n	8004258 <vPortFree+0x28>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800425a:	f850 1c08 	ldr.w	r1, [r0, #-8]
 800425e:	b151      	cbz	r1, 8004276 <vPortFree+0x46>
 8004260:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004264:	b672      	cpsid	i
 8004266:	f383 8811 	msr	BASEPRI, r3
 800426a:	f3bf 8f6f 	isb	sy
 800426e:	f3bf 8f4f 	dsb	sy
 8004272:	b662      	cpsie	i
 8004274:	e7fe      	b.n	8004274 <vPortFree+0x44>
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8004276:	ea23 0302 	bic.w	r3, r3, r2
 800427a:	f840 3c04 	str.w	r3, [r0, #-4]
				vTaskSuspendAll();
 800427e:	f000 f97b 	bl	8004578 <vTaskSuspendAll>
					xFreeBytesRemaining += pxLink->xBlockSize;
 8004282:	4a08      	ldr	r2, [pc, #32]	; (80042a4 <vPortFree+0x74>)
 8004284:	f854 3c04 	ldr.w	r3, [r4, #-4]
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8004288:	f1a4 0008 	sub.w	r0, r4, #8
					xFreeBytesRemaining += pxLink->xBlockSize;
 800428c:	6811      	ldr	r1, [r2, #0]
 800428e:	440b      	add	r3, r1
 8004290:	6013      	str	r3, [r2, #0]
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8004292:	f7ff ff17 	bl	80040c4 <prvInsertBlockIntoFreeList>
}
 8004296:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
				( void ) xTaskResumeAll();
 800429a:	f000 ba09 	b.w	80046b0 <xTaskResumeAll>
 800429e:	bd10      	pop	{r4, pc}
 80042a0:	20003cd0 	.word	0x20003cd0
 80042a4:	20003cd4 	.word	0x20003cd4

080042a8 <prvResetNextTaskUnblockTime>:

static void prvResetNextTaskUnblockTime( void )
{
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80042a8:	4a06      	ldr	r2, [pc, #24]	; (80042c4 <prvResetNextTaskUnblockTime+0x1c>)
 80042aa:	6813      	ldr	r3, [r2, #0]
 80042ac:	6819      	ldr	r1, [r3, #0]
 80042ae:	4b06      	ldr	r3, [pc, #24]	; (80042c8 <prvResetNextTaskUnblockTime+0x20>)
 80042b0:	b919      	cbnz	r1, 80042ba <prvResetNextTaskUnblockTime+0x12>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80042b2:	f04f 32ff 	mov.w	r2, #4294967295
		/* The new current delayed list is not empty, get the value of
		the item at the head of the delayed list.  This is the time at
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80042b6:	601a      	str	r2, [r3, #0]
 80042b8:	4770      	bx	lr
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 80042ba:	6812      	ldr	r2, [r2, #0]
 80042bc:	68d2      	ldr	r2, [r2, #12]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80042be:	68d2      	ldr	r2, [r2, #12]
 80042c0:	6852      	ldr	r2, [r2, #4]
 80042c2:	e7f8      	b.n	80042b6 <prvResetNextTaskUnblockTime+0xe>
 80042c4:	20003ce8 	.word	0x20003ce8
 80042c8:	20003dc0 	.word	0x20003dc0

080042cc <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80042cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80042ce:	4b1b      	ldr	r3, [pc, #108]	; (800433c <prvAddCurrentTaskToDelayedList+0x70>)
{
 80042d0:	4604      	mov	r4, r0
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80042d2:	4e1b      	ldr	r6, [pc, #108]	; (8004340 <prvAddCurrentTaskToDelayedList+0x74>)
{
 80042d4:	460f      	mov	r7, r1
const TickType_t xConstTickCount = xTickCount;
 80042d6:	681d      	ldr	r5, [r3, #0]
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80042d8:	6830      	ldr	r0, [r6, #0]
 80042da:	3004      	adds	r0, #4
 80042dc:	f7ff fd94 	bl	8003e08 <uxListRemove>
 80042e0:	4633      	mov	r3, r6
 80042e2:	b940      	cbnz	r0, 80042f6 <prvAddCurrentTaskToDelayedList+0x2a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
 80042e4:	6831      	ldr	r1, [r6, #0]
 80042e6:	2001      	movs	r0, #1
 80042e8:	4e16      	ldr	r6, [pc, #88]	; (8004344 <prvAddCurrentTaskToDelayedList+0x78>)
 80042ea:	6ac9      	ldr	r1, [r1, #44]	; 0x2c
 80042ec:	6832      	ldr	r2, [r6, #0]
 80042ee:	4088      	lsls	r0, r1
 80042f0:	ea22 0200 	bic.w	r2, r2, r0
 80042f4:	6032      	str	r2, [r6, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80042f6:	1c62      	adds	r2, r4, #1
 80042f8:	d107      	bne.n	800430a <prvAddCurrentTaskToDelayedList+0x3e>
 80042fa:	b137      	cbz	r7, 800430a <prvAddCurrentTaskToDelayedList+0x3e>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80042fc:	6819      	ldr	r1, [r3, #0]
 80042fe:	4812      	ldr	r0, [pc, #72]	; (8004348 <prvAddCurrentTaskToDelayedList+0x7c>)
 8004300:	3104      	adds	r1, #4

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8004302:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004306:	f7ff bd5c 	b.w	8003dc2 <vListInsertEnd>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800430a:	442c      	add	r4, r5
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800430c:	681a      	ldr	r2, [r3, #0]
			if( xTimeToWake < xConstTickCount )
 800430e:	42a5      	cmp	r5, r4
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8004310:	6054      	str	r4, [r2, #4]
			if( xTimeToWake < xConstTickCount )
 8004312:	d907      	bls.n	8004324 <prvAddCurrentTaskToDelayedList+0x58>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004314:	4a0d      	ldr	r2, [pc, #52]	; (800434c <prvAddCurrentTaskToDelayedList+0x80>)
 8004316:	6810      	ldr	r0, [r2, #0]
 8004318:	6819      	ldr	r1, [r3, #0]
}
 800431a:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800431e:	3104      	adds	r1, #4
 8004320:	f7ff bd5b 	b.w	8003dda <vListInsert>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004324:	4a0a      	ldr	r2, [pc, #40]	; (8004350 <prvAddCurrentTaskToDelayedList+0x84>)
 8004326:	6810      	ldr	r0, [r2, #0]
 8004328:	6819      	ldr	r1, [r3, #0]
 800432a:	3104      	adds	r1, #4
 800432c:	f7ff fd55 	bl	8003dda <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8004330:	4b08      	ldr	r3, [pc, #32]	; (8004354 <prvAddCurrentTaskToDelayedList+0x88>)
 8004332:	681a      	ldr	r2, [r3, #0]
 8004334:	4294      	cmp	r4, r2
 8004336:	d200      	bcs.n	800433a <prvAddCurrentTaskToDelayedList+0x6e>
					xNextTaskUnblockTime = xTimeToWake;
 8004338:	601c      	str	r4, [r3, #0]
 800433a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800433c:	20003e08 	.word	0x20003e08
 8004340:	20003ce4 	.word	0x20003ce4
 8004344:	20003d90 	.word	0x20003d90
 8004348:	20003de0 	.word	0x20003de0
 800434c:	20003cec 	.word	0x20003cec
 8004350:	20003ce8 	.word	0x20003ce8
 8004354:	20003dc0 	.word	0x20003dc0

08004358 <xTaskCreate>:
	{
 8004358:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800435c:	ea4f 0a82 	mov.w	sl, r2, lsl #2
	{
 8004360:	4680      	mov	r8, r0
 8004362:	460f      	mov	r7, r1
 8004364:	4699      	mov	r9, r3
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004366:	4650      	mov	r0, sl
	{
 8004368:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800436a:	f7ff fecf 	bl	800410c <pvPortMalloc>
			if( pxStack != NULL )
 800436e:	4605      	mov	r5, r0
 8004370:	2800      	cmp	r0, #0
 8004372:	f000 8096 	beq.w	80044a2 <xTaskCreate+0x14a>
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 8004376:	2054      	movs	r0, #84	; 0x54
 8004378:	f7ff fec8 	bl	800410c <pvPortMalloc>
				if( pxNewTCB != NULL )
 800437c:	4604      	mov	r4, r0
 800437e:	2800      	cmp	r0, #0
 8004380:	f000 808c 	beq.w	800449c <xTaskCreate+0x144>
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 8004384:	f1aa 0a04 	sub.w	sl, sl, #4
					pxNewTCB->pxStack = pxStack;
 8004388:	6305      	str	r5, [r0, #48]	; 0x30
 800438a:	1e7b      	subs	r3, r7, #1
 800438c:	f100 0234 	add.w	r2, r0, #52	; 0x34
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 8004390:	4455      	add	r5, sl
 8004392:	370f      	adds	r7, #15
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 8004394:	f025 0a07 	bic.w	sl, r5, #7
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8004398:	7859      	ldrb	r1, [r3, #1]
 800439a:	f802 1b01 	strb.w	r1, [r2], #1
		if( pcName[ x ] == 0x00 )
 800439e:	f813 1f01 	ldrb.w	r1, [r3, #1]!
 80043a2:	b109      	cbz	r1, 80043a8 <xTaskCreate+0x50>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80043a4:	42bb      	cmp	r3, r7
 80043a6:	d1f7      	bne.n	8004398 <xTaskCreate+0x40>
 80043a8:	9d0a      	ldr	r5, [sp, #40]	; 0x28
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80043aa:	f04f 0b00 	mov.w	fp, #0
	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80043ae:	1d27      	adds	r7, r4, #4
 80043b0:	2d06      	cmp	r5, #6
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80043b2:	f884 b043 	strb.w	fp, [r4, #67]	; 0x43
	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80043b6:	4638      	mov	r0, r7
		pxNewTCB->uxMutexesHeld = 0;
 80043b8:	f8c4 b048 	str.w	fp, [r4, #72]	; 0x48
 80043bc:	bf28      	it	cs
 80043be:	2506      	movcs	r5, #6
	pxNewTCB->uxPriority = uxPriority;
 80043c0:	62e5      	str	r5, [r4, #44]	; 0x2c
		pxNewTCB->uxBasePriority = uxPriority;
 80043c2:	6465      	str	r5, [r4, #68]	; 0x44
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80043c4:	f1c5 0507 	rsb	r5, r5, #7
	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80043c8:	f7ff fcf8 	bl	8003dbc <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80043cc:	f104 0018 	add.w	r0, r4, #24
 80043d0:	f7ff fcf4 	bl	8003dbc <vListInitialiseItem>
		pxNewTCB->ulNotifiedValue = 0;
 80043d4:	f8c4 b04c 	str.w	fp, [r4, #76]	; 0x4c
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80043d8:	6124      	str	r4, [r4, #16]
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80043da:	464a      	mov	r2, r9
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80043dc:	61a5      	str	r5, [r4, #24]
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80043de:	4641      	mov	r1, r8
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80043e0:	6264      	str	r4, [r4, #36]	; 0x24
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80043e2:	4650      	mov	r0, sl
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80043e4:	f884 b050 	strb.w	fp, [r4, #80]	; 0x50
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80043e8:	f7ff fd54 	bl	8003e94 <pxPortInitialiseStack>
 80043ec:	6020      	str	r0, [r4, #0]
	if( ( void * ) pxCreatedTask != NULL )
 80043ee:	b106      	cbz	r6, 80043f2 <xTaskCreate+0x9a>
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80043f0:	6034      	str	r4, [r6, #0]
	taskENTER_CRITICAL();
 80043f2:	f7ff fd77 	bl	8003ee4 <vPortEnterCritical>
		uxCurrentNumberOfTasks++;
 80043f6:	4b32      	ldr	r3, [pc, #200]	; (80044c0 <xTaskCreate+0x168>)
		if( pxCurrentTCB == NULL )
 80043f8:	4e32      	ldr	r6, [pc, #200]	; (80044c4 <xTaskCreate+0x16c>)
		uxCurrentNumberOfTasks++;
 80043fa:	681a      	ldr	r2, [r3, #0]
 80043fc:	f8df 80f0 	ldr.w	r8, [pc, #240]	; 80044f0 <xTaskCreate+0x198>
 8004400:	3201      	adds	r2, #1
 8004402:	601a      	str	r2, [r3, #0]
		if( pxCurrentTCB == NULL )
 8004404:	6835      	ldr	r5, [r6, #0]
 8004406:	2d00      	cmp	r5, #0
 8004408:	d14e      	bne.n	80044a8 <xTaskCreate+0x150>
			pxCurrentTCB = pxNewTCB;
 800440a:	6034      	str	r4, [r6, #0]
			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800440c:	681b      	ldr	r3, [r3, #0]
 800440e:	2b01      	cmp	r3, #1
 8004410:	d11d      	bne.n	800444e <xTaskCreate+0xf6>
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8004412:	eb08 0005 	add.w	r0, r8, r5
 8004416:	3514      	adds	r5, #20
 8004418:	f7ff fcc5 	bl	8003da6 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800441c:	2d8c      	cmp	r5, #140	; 0x8c
 800441e:	d1f8      	bne.n	8004412 <xTaskCreate+0xba>
	vListInitialise( &xDelayedTaskList1 );
 8004420:	f8df 90d0 	ldr.w	r9, [pc, #208]	; 80044f4 <xTaskCreate+0x19c>
	vListInitialise( &xDelayedTaskList2 );
 8004424:	4d28      	ldr	r5, [pc, #160]	; (80044c8 <xTaskCreate+0x170>)
	vListInitialise( &xDelayedTaskList1 );
 8004426:	4648      	mov	r0, r9
 8004428:	f7ff fcbd 	bl	8003da6 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800442c:	4628      	mov	r0, r5
 800442e:	f7ff fcba 	bl	8003da6 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8004432:	4826      	ldr	r0, [pc, #152]	; (80044cc <xTaskCreate+0x174>)
 8004434:	f7ff fcb7 	bl	8003da6 <vListInitialise>
		vListInitialise( &xTasksWaitingTermination );
 8004438:	4825      	ldr	r0, [pc, #148]	; (80044d0 <xTaskCreate+0x178>)
 800443a:	f7ff fcb4 	bl	8003da6 <vListInitialise>
		vListInitialise( &xSuspendedTaskList );
 800443e:	4825      	ldr	r0, [pc, #148]	; (80044d4 <xTaskCreate+0x17c>)
 8004440:	f7ff fcb1 	bl	8003da6 <vListInitialise>
	pxDelayedTaskList = &xDelayedTaskList1;
 8004444:	4b24      	ldr	r3, [pc, #144]	; (80044d8 <xTaskCreate+0x180>)
 8004446:	f8c3 9000 	str.w	r9, [r3]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800444a:	4b24      	ldr	r3, [pc, #144]	; (80044dc <xTaskCreate+0x184>)
 800444c:	601d      	str	r5, [r3, #0]
		uxTaskNumber++;
 800444e:	4a24      	ldr	r2, [pc, #144]	; (80044e0 <xTaskCreate+0x188>)
		prvAddTaskToReadyList( pxNewTCB );
 8004450:	2501      	movs	r5, #1
 8004452:	4924      	ldr	r1, [pc, #144]	; (80044e4 <xTaskCreate+0x18c>)
		uxTaskNumber++;
 8004454:	6813      	ldr	r3, [r2, #0]
		prvAddTaskToReadyList( pxNewTCB );
 8004456:	6808      	ldr	r0, [r1, #0]
		uxTaskNumber++;
 8004458:	3301      	adds	r3, #1
 800445a:	6013      	str	r3, [r2, #0]
		prvAddTaskToReadyList( pxNewTCB );
 800445c:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 800445e:	fa05 f302 	lsl.w	r3, r5, r2
 8004462:	4303      	orrs	r3, r0
 8004464:	2014      	movs	r0, #20
 8004466:	600b      	str	r3, [r1, #0]
 8004468:	4639      	mov	r1, r7
 800446a:	fb00 8002 	mla	r0, r0, r2, r8
 800446e:	f7ff fca8 	bl	8003dc2 <vListInsertEnd>
	taskEXIT_CRITICAL();
 8004472:	f7ff fd5d 	bl	8003f30 <vPortExitCritical>
	if( xSchedulerRunning != pdFALSE )
 8004476:	4b1c      	ldr	r3, [pc, #112]	; (80044e8 <xTaskCreate+0x190>)
 8004478:	681b      	ldr	r3, [r3, #0]
 800447a:	b163      	cbz	r3, 8004496 <xTaskCreate+0x13e>
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800447c:	6833      	ldr	r3, [r6, #0]
 800447e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004480:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8004482:	429a      	cmp	r2, r3
 8004484:	d207      	bcs.n	8004496 <xTaskCreate+0x13e>
			taskYIELD_IF_USING_PREEMPTION();
 8004486:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800448a:	4b18      	ldr	r3, [pc, #96]	; (80044ec <xTaskCreate+0x194>)
 800448c:	601a      	str	r2, [r3, #0]
 800448e:	f3bf 8f4f 	dsb	sy
 8004492:	f3bf 8f6f 	isb	sy
	}
 8004496:	4628      	mov	r0, r5
 8004498:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
					vPortFree( pxStack );
 800449c:	4628      	mov	r0, r5
 800449e:	f7ff fec7 	bl	8004230 <vPortFree>
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80044a2:	f04f 35ff 	mov.w	r5, #4294967295
 80044a6:	e7f6      	b.n	8004496 <xTaskCreate+0x13e>
			if( xSchedulerRunning == pdFALSE )
 80044a8:	4b0f      	ldr	r3, [pc, #60]	; (80044e8 <xTaskCreate+0x190>)
 80044aa:	681b      	ldr	r3, [r3, #0]
 80044ac:	2b00      	cmp	r3, #0
 80044ae:	d1ce      	bne.n	800444e <xTaskCreate+0xf6>
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80044b0:	6833      	ldr	r3, [r6, #0]
 80044b2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80044b4:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80044b6:	429a      	cmp	r2, r3
 80044b8:	d8c9      	bhi.n	800444e <xTaskCreate+0xf6>
					pxCurrentTCB = pxNewTCB;
 80044ba:	6034      	str	r4, [r6, #0]
 80044bc:	e7c7      	b.n	800444e <xTaskCreate+0xf6>
 80044be:	bf00      	nop
 80044c0:	20003d7c 	.word	0x20003d7c
 80044c4:	20003ce4 	.word	0x20003ce4
 80044c8:	20003da8 	.word	0x20003da8
 80044cc:	20003dc8 	.word	0x20003dc8
 80044d0:	20003df4 	.word	0x20003df4
 80044d4:	20003de0 	.word	0x20003de0
 80044d8:	20003ce8 	.word	0x20003ce8
 80044dc:	20003cec 	.word	0x20003cec
 80044e0:	20003d8c 	.word	0x20003d8c
 80044e4:	20003d90 	.word	0x20003d90
 80044e8:	20003ddc 	.word	0x20003ddc
 80044ec:	e000ed04 	.word	0xe000ed04
 80044f0:	20003cf0 	.word	0x20003cf0
 80044f4:	20003d94 	.word	0x20003d94

080044f8 <vTaskStartScheduler>:
{
 80044f8:	b513      	push	{r0, r1, r4, lr}
		xReturn = xTaskCreate(	prvIdleTask,
 80044fa:	4b19      	ldr	r3, [pc, #100]	; (8004560 <vTaskStartScheduler+0x68>)
 80044fc:	2400      	movs	r4, #0
 80044fe:	2280      	movs	r2, #128	; 0x80
 8004500:	4918      	ldr	r1, [pc, #96]	; (8004564 <vTaskStartScheduler+0x6c>)
 8004502:	9301      	str	r3, [sp, #4]
 8004504:	4623      	mov	r3, r4
 8004506:	9400      	str	r4, [sp, #0]
 8004508:	4817      	ldr	r0, [pc, #92]	; (8004568 <vTaskStartScheduler+0x70>)
 800450a:	f7ff ff25 	bl	8004358 <xTaskCreate>
	if( xReturn == pdPASS )
 800450e:	2801      	cmp	r0, #1
 8004510:	d116      	bne.n	8004540 <vTaskStartScheduler+0x48>
 8004512:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004516:	b672      	cpsid	i
 8004518:	f383 8811 	msr	BASEPRI, r3
 800451c:	f3bf 8f6f 	isb	sy
 8004520:	f3bf 8f4f 	dsb	sy
 8004524:	b662      	cpsie	i
		xNextTaskUnblockTime = portMAX_DELAY;
 8004526:	f04f 32ff 	mov.w	r2, #4294967295
 800452a:	4b10      	ldr	r3, [pc, #64]	; (800456c <vTaskStartScheduler+0x74>)
 800452c:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800452e:	4b10      	ldr	r3, [pc, #64]	; (8004570 <vTaskStartScheduler+0x78>)
 8004530:	6018      	str	r0, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 8004532:	4b10      	ldr	r3, [pc, #64]	; (8004574 <vTaskStartScheduler+0x7c>)
 8004534:	601c      	str	r4, [r3, #0]
}
 8004536:	b002      	add	sp, #8
 8004538:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		if( xPortStartScheduler() != pdFALSE )
 800453c:	f7ff bd6e 	b.w	800401c <xPortStartScheduler>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8004540:	3001      	adds	r0, #1
 8004542:	d10a      	bne.n	800455a <vTaskStartScheduler+0x62>
 8004544:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004548:	b672      	cpsid	i
 800454a:	f383 8811 	msr	BASEPRI, r3
 800454e:	f3bf 8f6f 	isb	sy
 8004552:	f3bf 8f4f 	dsb	sy
 8004556:	b662      	cpsie	i
 8004558:	e7fe      	b.n	8004558 <vTaskStartScheduler+0x60>
}
 800455a:	b002      	add	sp, #8
 800455c:	bd10      	pop	{r4, pc}
 800455e:	bf00      	nop
 8004560:	20003dbc 	.word	0x20003dbc
 8004564:	08005cfc 	.word	0x08005cfc
 8004568:	080047f1 	.word	0x080047f1
 800456c:	20003dc0 	.word	0x20003dc0
 8004570:	20003ddc 	.word	0x20003ddc
 8004574:	20003e08 	.word	0x20003e08

08004578 <vTaskSuspendAll>:
	++uxSchedulerSuspended;
 8004578:	4a02      	ldr	r2, [pc, #8]	; (8004584 <vTaskSuspendAll+0xc>)
 800457a:	6813      	ldr	r3, [r2, #0]
 800457c:	3301      	adds	r3, #1
 800457e:	6013      	str	r3, [r2, #0]
 8004580:	4770      	bx	lr
 8004582:	bf00      	nop
 8004584:	20003d88 	.word	0x20003d88

08004588 <xTaskIncrementTick>:
{
 8004588:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800458c:	4b3d      	ldr	r3, [pc, #244]	; (8004684 <xTaskIncrementTick+0xfc>)
 800458e:	681b      	ldr	r3, [r3, #0]
 8004590:	2b00      	cmp	r3, #0
 8004592:	d155      	bne.n	8004640 <xTaskIncrementTick+0xb8>
		const TickType_t xConstTickCount = xTickCount + 1;
 8004594:	4b3c      	ldr	r3, [pc, #240]	; (8004688 <xTaskIncrementTick+0x100>)
 8004596:	681c      	ldr	r4, [r3, #0]
 8004598:	3401      	adds	r4, #1
		xTickCount = xConstTickCount;
 800459a:	601c      	str	r4, [r3, #0]
		if( xConstTickCount == ( TickType_t ) 0U )
 800459c:	b9cc      	cbnz	r4, 80045d2 <xTaskIncrementTick+0x4a>
			taskSWITCH_DELAYED_LISTS();
 800459e:	4b3b      	ldr	r3, [pc, #236]	; (800468c <xTaskIncrementTick+0x104>)
 80045a0:	681a      	ldr	r2, [r3, #0]
 80045a2:	6812      	ldr	r2, [r2, #0]
 80045a4:	b152      	cbz	r2, 80045bc <xTaskIncrementTick+0x34>
 80045a6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80045aa:	b672      	cpsid	i
 80045ac:	f383 8811 	msr	BASEPRI, r3
 80045b0:	f3bf 8f6f 	isb	sy
 80045b4:	f3bf 8f4f 	dsb	sy
 80045b8:	b662      	cpsie	i
 80045ba:	e7fe      	b.n	80045ba <xTaskIncrementTick+0x32>
 80045bc:	4a34      	ldr	r2, [pc, #208]	; (8004690 <xTaskIncrementTick+0x108>)
 80045be:	6819      	ldr	r1, [r3, #0]
 80045c0:	6810      	ldr	r0, [r2, #0]
 80045c2:	6018      	str	r0, [r3, #0]
 80045c4:	6011      	str	r1, [r2, #0]
 80045c6:	4a33      	ldr	r2, [pc, #204]	; (8004694 <xTaskIncrementTick+0x10c>)
 80045c8:	6813      	ldr	r3, [r2, #0]
 80045ca:	3301      	adds	r3, #1
 80045cc:	6013      	str	r3, [r2, #0]
 80045ce:	f7ff fe6b 	bl	80042a8 <prvResetNextTaskUnblockTime>
		if( xConstTickCount >= xNextTaskUnblockTime )
 80045d2:	4d31      	ldr	r5, [pc, #196]	; (8004698 <xTaskIncrementTick+0x110>)
 80045d4:	f04f 0b00 	mov.w	fp, #0
 80045d8:	4f30      	ldr	r7, [pc, #192]	; (800469c <xTaskIncrementTick+0x114>)
 80045da:	682b      	ldr	r3, [r5, #0]
 80045dc:	429c      	cmp	r4, r3
 80045de:	d33e      	bcc.n	800465e <xTaskIncrementTick+0xd6>
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80045e0:	f8df 80a8 	ldr.w	r8, [pc, #168]	; 800468c <xTaskIncrementTick+0x104>
					prvAddTaskToReadyList( pxTCB );
 80045e4:	f8df 90c4 	ldr.w	r9, [pc, #196]	; 80046ac <xTaskIncrementTick+0x124>
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80045e8:	f8d8 2000 	ldr.w	r2, [r8]
 80045ec:	6812      	ldr	r2, [r2, #0]
 80045ee:	bb72      	cbnz	r2, 800464e <xTaskIncrementTick+0xc6>
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80045f0:	f04f 32ff 	mov.w	r2, #4294967295
 80045f4:	602a      	str	r2, [r5, #0]
					break;
 80045f6:	e032      	b.n	800465e <xTaskIncrementTick+0xd6>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80045f8:	f106 0a04 	add.w	sl, r6, #4
 80045fc:	4650      	mov	r0, sl
 80045fe:	f7ff fc03 	bl	8003e08 <uxListRemove>
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8004602:	6ab1      	ldr	r1, [r6, #40]	; 0x28
 8004604:	b119      	cbz	r1, 800460e <xTaskIncrementTick+0x86>
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8004606:	f106 0018 	add.w	r0, r6, #24
 800460a:	f7ff fbfd 	bl	8003e08 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800460e:	6af0      	ldr	r0, [r6, #44]	; 0x2c
 8004610:	2201      	movs	r2, #1
 8004612:	f8d9 3000 	ldr.w	r3, [r9]
 8004616:	f04f 0e14 	mov.w	lr, #20
 800461a:	fa02 f100 	lsl.w	r1, r2, r0
 800461e:	4319      	orrs	r1, r3
 8004620:	4b1f      	ldr	r3, [pc, #124]	; (80046a0 <xTaskIncrementTick+0x118>)
 8004622:	f8c9 1000 	str.w	r1, [r9]
 8004626:	4651      	mov	r1, sl
 8004628:	fb0e 3000 	mla	r0, lr, r0, r3
 800462c:	f7ff fbc9 	bl	8003dc2 <vListInsertEnd>
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8004630:	6838      	ldr	r0, [r7, #0]
 8004632:	6af1      	ldr	r1, [r6, #44]	; 0x2c
 8004634:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
							xSwitchRequired = pdTRUE;
 8004636:	4291      	cmp	r1, r2
 8004638:	bf28      	it	cs
 800463a:	f04f 0b01 	movcs.w	fp, #1
 800463e:	e7d3      	b.n	80045e8 <xTaskIncrementTick+0x60>
		++uxPendedTicks;
 8004640:	4a18      	ldr	r2, [pc, #96]	; (80046a4 <xTaskIncrementTick+0x11c>)
BaseType_t xSwitchRequired = pdFALSE;
 8004642:	f04f 0b00 	mov.w	fp, #0
		++uxPendedTicks;
 8004646:	6813      	ldr	r3, [r2, #0]
 8004648:	3301      	adds	r3, #1
 800464a:	6013      	str	r3, [r2, #0]
 800464c:	e011      	b.n	8004672 <xTaskIncrementTick+0xea>
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 800464e:	f8d8 2000 	ldr.w	r2, [r8]
 8004652:	68d2      	ldr	r2, [r2, #12]
 8004654:	68d6      	ldr	r6, [r2, #12]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8004656:	6871      	ldr	r1, [r6, #4]
					if( xConstTickCount < xItemValue )
 8004658:	428c      	cmp	r4, r1
 800465a:	d2cd      	bcs.n	80045f8 <xTaskIncrementTick+0x70>
						xNextTaskUnblockTime = xItemValue;
 800465c:	6029      	str	r1, [r5, #0]
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800465e:	683a      	ldr	r2, [r7, #0]
 8004660:	4b0f      	ldr	r3, [pc, #60]	; (80046a0 <xTaskIncrementTick+0x118>)
 8004662:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8004664:	2214      	movs	r2, #20
 8004666:	434a      	muls	r2, r1
 8004668:	589a      	ldr	r2, [r3, r2]
				xSwitchRequired = pdTRUE;
 800466a:	2a02      	cmp	r2, #2
 800466c:	bf28      	it	cs
 800466e:	f04f 0b01 	movcs.w	fp, #1
		if( xYieldPending != pdFALSE )
 8004672:	4a0d      	ldr	r2, [pc, #52]	; (80046a8 <xTaskIncrementTick+0x120>)
 8004674:	6812      	ldr	r2, [r2, #0]
			xSwitchRequired = pdTRUE;
 8004676:	2a00      	cmp	r2, #0
 8004678:	bf18      	it	ne
 800467a:	f04f 0b01 	movne.w	fp, #1
}
 800467e:	4658      	mov	r0, fp
 8004680:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004684:	20003d88 	.word	0x20003d88
 8004688:	20003e08 	.word	0x20003e08
 800468c:	20003ce8 	.word	0x20003ce8
 8004690:	20003cec 	.word	0x20003cec
 8004694:	20003dc4 	.word	0x20003dc4
 8004698:	20003dc0 	.word	0x20003dc0
 800469c:	20003ce4 	.word	0x20003ce4
 80046a0:	20003cf0 	.word	0x20003cf0
 80046a4:	20003d84 	.word	0x20003d84
 80046a8:	20003e0c 	.word	0x20003e0c
 80046ac:	20003d90 	.word	0x20003d90

080046b0 <xTaskResumeAll>:
{
 80046b0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	configASSERT( uxSchedulerSuspended );
 80046b4:	4c32      	ldr	r4, [pc, #200]	; (8004780 <xTaskResumeAll+0xd0>)
 80046b6:	6823      	ldr	r3, [r4, #0]
 80046b8:	b953      	cbnz	r3, 80046d0 <xTaskResumeAll+0x20>
 80046ba:	f04f 0350 	mov.w	r3, #80	; 0x50
 80046be:	b672      	cpsid	i
 80046c0:	f383 8811 	msr	BASEPRI, r3
 80046c4:	f3bf 8f6f 	isb	sy
 80046c8:	f3bf 8f4f 	dsb	sy
 80046cc:	b662      	cpsie	i
 80046ce:	e7fe      	b.n	80046ce <xTaskResumeAll+0x1e>
	taskENTER_CRITICAL();
 80046d0:	f7ff fc08 	bl	8003ee4 <vPortEnterCritical>
		--uxSchedulerSuspended;
 80046d4:	6823      	ldr	r3, [r4, #0]
 80046d6:	3b01      	subs	r3, #1
 80046d8:	6023      	str	r3, [r4, #0]
		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80046da:	6824      	ldr	r4, [r4, #0]
 80046dc:	b12c      	cbz	r4, 80046ea <xTaskResumeAll+0x3a>
BaseType_t xAlreadyYielded = pdFALSE;
 80046de:	2400      	movs	r4, #0
	taskEXIT_CRITICAL();
 80046e0:	f7ff fc26 	bl	8003f30 <vPortExitCritical>
}
 80046e4:	4620      	mov	r0, r4
 80046e6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80046ea:	4b26      	ldr	r3, [pc, #152]	; (8004784 <xTaskResumeAll+0xd4>)
 80046ec:	681b      	ldr	r3, [r3, #0]
 80046ee:	2b00      	cmp	r3, #0
 80046f0:	d0f5      	beq.n	80046de <xTaskResumeAll+0x2e>
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80046f2:	f8df 90a8 	ldr.w	r9, [pc, #168]	; 800479c <xTaskResumeAll+0xec>
					prvAddTaskToReadyList( pxTCB );
 80046f6:	4f24      	ldr	r7, [pc, #144]	; (8004788 <xTaskResumeAll+0xd8>)
 80046f8:	f8df 80a4 	ldr.w	r8, [pc, #164]	; 80047a0 <xTaskResumeAll+0xf0>
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80046fc:	f8d9 3000 	ldr.w	r3, [r9]
 8004700:	b9e3      	cbnz	r3, 800473c <xTaskResumeAll+0x8c>
				if( pxTCB != NULL )
 8004702:	b10c      	cbz	r4, 8004708 <xTaskResumeAll+0x58>
					prvResetNextTaskUnblockTime();
 8004704:	f7ff fdd0 	bl	80042a8 <prvResetNextTaskUnblockTime>
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8004708:	4d20      	ldr	r5, [pc, #128]	; (800478c <xTaskResumeAll+0xdc>)
 800470a:	682c      	ldr	r4, [r5, #0]
					if( uxPendedCounts > ( UBaseType_t ) 0U )
 800470c:	b144      	cbz	r4, 8004720 <xTaskResumeAll+0x70>
								xYieldPending = pdTRUE;
 800470e:	4e20      	ldr	r6, [pc, #128]	; (8004790 <xTaskResumeAll+0xe0>)
 8004710:	2701      	movs	r7, #1
							if( xTaskIncrementTick() != pdFALSE )
 8004712:	f7ff ff39 	bl	8004588 <xTaskIncrementTick>
 8004716:	b100      	cbz	r0, 800471a <xTaskResumeAll+0x6a>
								xYieldPending = pdTRUE;
 8004718:	6037      	str	r7, [r6, #0]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 800471a:	3c01      	subs	r4, #1
 800471c:	d1f9      	bne.n	8004712 <xTaskResumeAll+0x62>
						uxPendedTicks = 0;
 800471e:	602c      	str	r4, [r5, #0]
				if( xYieldPending != pdFALSE )
 8004720:	4b1b      	ldr	r3, [pc, #108]	; (8004790 <xTaskResumeAll+0xe0>)
 8004722:	681b      	ldr	r3, [r3, #0]
 8004724:	2b00      	cmp	r3, #0
 8004726:	d0da      	beq.n	80046de <xTaskResumeAll+0x2e>
					taskYIELD_IF_USING_PREEMPTION();
 8004728:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800472c:	4b19      	ldr	r3, [pc, #100]	; (8004794 <xTaskResumeAll+0xe4>)
 800472e:	601a      	str	r2, [r3, #0]
 8004730:	f3bf 8f4f 	dsb	sy
 8004734:	f3bf 8f6f 	isb	sy
						xAlreadyYielded = pdTRUE;
 8004738:	2401      	movs	r4, #1
 800473a:	e7d1      	b.n	80046e0 <xTaskResumeAll+0x30>
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 800473c:	f8d9 300c 	ldr.w	r3, [r9, #12]
					prvAddTaskToReadyList( pxTCB );
 8004740:	2501      	movs	r5, #1
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 8004742:	68dc      	ldr	r4, [r3, #12]
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004744:	1d26      	adds	r6, r4, #4
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8004746:	f104 0018 	add.w	r0, r4, #24
 800474a:	f7ff fb5d 	bl	8003e08 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800474e:	4630      	mov	r0, r6
 8004750:	f7ff fb5a 	bl	8003e08 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8004754:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8004756:	6839      	ldr	r1, [r7, #0]
 8004758:	2014      	movs	r0, #20
 800475a:	fa05 f302 	lsl.w	r3, r5, r2
 800475e:	fb00 8002 	mla	r0, r0, r2, r8
 8004762:	430b      	orrs	r3, r1
 8004764:	4631      	mov	r1, r6
 8004766:	603b      	str	r3, [r7, #0]
 8004768:	f7ff fb2b 	bl	8003dc2 <vListInsertEnd>
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800476c:	4b0a      	ldr	r3, [pc, #40]	; (8004798 <xTaskResumeAll+0xe8>)
 800476e:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8004770:	681b      	ldr	r3, [r3, #0]
 8004772:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004774:	429a      	cmp	r2, r3
 8004776:	d3c1      	bcc.n	80046fc <xTaskResumeAll+0x4c>
						xYieldPending = pdTRUE;
 8004778:	4b05      	ldr	r3, [pc, #20]	; (8004790 <xTaskResumeAll+0xe0>)
 800477a:	601d      	str	r5, [r3, #0]
 800477c:	e7be      	b.n	80046fc <xTaskResumeAll+0x4c>
 800477e:	bf00      	nop
 8004780:	20003d88 	.word	0x20003d88
 8004784:	20003d7c 	.word	0x20003d7c
 8004788:	20003d90 	.word	0x20003d90
 800478c:	20003d84 	.word	0x20003d84
 8004790:	20003e0c 	.word	0x20003e0c
 8004794:	e000ed04 	.word	0xe000ed04
 8004798:	20003ce4 	.word	0x20003ce4
 800479c:	20003dc8 	.word	0x20003dc8
 80047a0:	20003cf0 	.word	0x20003cf0

080047a4 <vTaskDelay>:
	{
 80047a4:	b508      	push	{r3, lr}
		if( xTicksToDelay > ( TickType_t ) 0U )
 80047a6:	b940      	cbnz	r0, 80047ba <vTaskDelay+0x16>
			portYIELD_WITHIN_API();
 80047a8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80047ac:	4b0e      	ldr	r3, [pc, #56]	; (80047e8 <vTaskDelay+0x44>)
 80047ae:	601a      	str	r2, [r3, #0]
 80047b0:	f3bf 8f4f 	dsb	sy
 80047b4:	f3bf 8f6f 	isb	sy
 80047b8:	bd08      	pop	{r3, pc}
			configASSERT( uxSchedulerSuspended == 0 );
 80047ba:	4b0c      	ldr	r3, [pc, #48]	; (80047ec <vTaskDelay+0x48>)
 80047bc:	6819      	ldr	r1, [r3, #0]
 80047be:	b151      	cbz	r1, 80047d6 <vTaskDelay+0x32>
 80047c0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80047c4:	b672      	cpsid	i
 80047c6:	f383 8811 	msr	BASEPRI, r3
 80047ca:	f3bf 8f6f 	isb	sy
 80047ce:	f3bf 8f4f 	dsb	sy
 80047d2:	b662      	cpsie	i
 80047d4:	e7fe      	b.n	80047d4 <vTaskDelay+0x30>
			vTaskSuspendAll();
 80047d6:	f7ff fecf 	bl	8004578 <vTaskSuspendAll>
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 80047da:	f7ff fd77 	bl	80042cc <prvAddCurrentTaskToDelayedList>
			xAlreadyYielded = xTaskResumeAll();
 80047de:	f7ff ff67 	bl	80046b0 <xTaskResumeAll>
		if( xAlreadyYielded == pdFALSE )
 80047e2:	2800      	cmp	r0, #0
 80047e4:	d0e0      	beq.n	80047a8 <vTaskDelay+0x4>
 80047e6:	bd08      	pop	{r3, pc}
 80047e8:	e000ed04 	.word	0xe000ed04
 80047ec:	20003d88 	.word	0x20003d88

080047f0 <prvIdleTask>:
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
 80047f0:	4e17      	ldr	r6, [pc, #92]	; (8004850 <prvIdleTask+0x60>)
{
 80047f2:	b508      	push	{r3, lr}
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80047f4:	4c17      	ldr	r4, [pc, #92]	; (8004854 <prvIdleTask+0x64>)
 80047f6:	6823      	ldr	r3, [r4, #0]
 80047f8:	b963      	cbnz	r3, 8004814 <prvIdleTask+0x24>
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80047fa:	4b17      	ldr	r3, [pc, #92]	; (8004858 <prvIdleTask+0x68>)
 80047fc:	681b      	ldr	r3, [r3, #0]
 80047fe:	2b01      	cmp	r3, #1
 8004800:	d9f8      	bls.n	80047f4 <prvIdleTask+0x4>
				taskYIELD();
 8004802:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004806:	4b15      	ldr	r3, [pc, #84]	; (800485c <prvIdleTask+0x6c>)
 8004808:	601a      	str	r2, [r3, #0]
 800480a:	f3bf 8f4f 	dsb	sy
 800480e:	f3bf 8f6f 	isb	sy
 8004812:	e7ef      	b.n	80047f4 <prvIdleTask+0x4>
			vTaskSuspendAll();
 8004814:	f7ff feb0 	bl	8004578 <vTaskSuspendAll>
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
 8004818:	6835      	ldr	r5, [r6, #0]
			( void ) xTaskResumeAll();
 800481a:	f7ff ff49 	bl	80046b0 <xTaskResumeAll>
			if( xListIsEmpty == pdFALSE )
 800481e:	2d00      	cmp	r5, #0
 8004820:	d0e9      	beq.n	80047f6 <prvIdleTask+0x6>
				taskENTER_CRITICAL();
 8004822:	f7ff fb5f 	bl	8003ee4 <vPortEnterCritical>
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 8004826:	68f3      	ldr	r3, [r6, #12]
 8004828:	68dd      	ldr	r5, [r3, #12]
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800482a:	1d28      	adds	r0, r5, #4
 800482c:	f7ff faec 	bl	8003e08 <uxListRemove>
					--uxCurrentNumberOfTasks;
 8004830:	4a0b      	ldr	r2, [pc, #44]	; (8004860 <prvIdleTask+0x70>)
 8004832:	6813      	ldr	r3, [r2, #0]
 8004834:	3b01      	subs	r3, #1
 8004836:	6013      	str	r3, [r2, #0]
					--uxDeletedTasksWaitingCleanUp;
 8004838:	6823      	ldr	r3, [r4, #0]
 800483a:	3b01      	subs	r3, #1
 800483c:	6023      	str	r3, [r4, #0]
				taskEXIT_CRITICAL();
 800483e:	f7ff fb77 	bl	8003f30 <vPortExitCritical>
			vPortFree( pxTCB->pxStack );
 8004842:	6b28      	ldr	r0, [r5, #48]	; 0x30
 8004844:	f7ff fcf4 	bl	8004230 <vPortFree>
			vPortFree( pxTCB );
 8004848:	4628      	mov	r0, r5
 800484a:	f7ff fcf1 	bl	8004230 <vPortFree>
 800484e:	e7d2      	b.n	80047f6 <prvIdleTask+0x6>
 8004850:	20003df4 	.word	0x20003df4
 8004854:	20003d80 	.word	0x20003d80
 8004858:	20003cf0 	.word	0x20003cf0
 800485c:	e000ed04 	.word	0xe000ed04
 8004860:	20003d7c 	.word	0x20003d7c

08004864 <vTaskSwitchContext>:
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8004864:	4b18      	ldr	r3, [pc, #96]	; (80048c8 <vTaskSwitchContext+0x64>)
 8004866:	681a      	ldr	r2, [r3, #0]
 8004868:	4b18      	ldr	r3, [pc, #96]	; (80048cc <vTaskSwitchContext+0x68>)
{
 800486a:	b510      	push	{r4, lr}
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800486c:	b112      	cbz	r2, 8004874 <vTaskSwitchContext+0x10>
		xYieldPending = pdTRUE;
 800486e:	2201      	movs	r2, #1
		taskSELECT_HIGHEST_PRIORITY_TASK();
 8004870:	601a      	str	r2, [r3, #0]
 8004872:	bd10      	pop	{r4, pc}
		xYieldPending = pdFALSE;
 8004874:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
 8004876:	4b16      	ldr	r3, [pc, #88]	; (80048d0 <vTaskSwitchContext+0x6c>)
 8004878:	681b      	ldr	r3, [r3, #0]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) );
 800487a:	fab3 f383 	clz	r3, r3
 800487e:	b2db      	uxtb	r3, r3
 8004880:	2214      	movs	r2, #20
 8004882:	4914      	ldr	r1, [pc, #80]	; (80048d4 <vTaskSwitchContext+0x70>)
 8004884:	f1c3 031f 	rsb	r3, r3, #31
 8004888:	435a      	muls	r2, r3
 800488a:	588c      	ldr	r4, [r1, r2]
 800488c:	1888      	adds	r0, r1, r2
 800488e:	b954      	cbnz	r4, 80048a6 <vTaskSwitchContext+0x42>
	__asm volatile
 8004890:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004894:	b672      	cpsid	i
 8004896:	f383 8811 	msr	BASEPRI, r3
 800489a:	f3bf 8f6f 	isb	sy
 800489e:	f3bf 8f4f 	dsb	sy
 80048a2:	b662      	cpsie	i
 80048a4:	e7fe      	b.n	80048a4 <vTaskSwitchContext+0x40>
 80048a6:	6844      	ldr	r4, [r0, #4]
 80048a8:	3208      	adds	r2, #8
 80048aa:	6864      	ldr	r4, [r4, #4]
 80048ac:	440a      	add	r2, r1
 80048ae:	4294      	cmp	r4, r2
 80048b0:	6044      	str	r4, [r0, #4]
 80048b2:	bf04      	itt	eq
 80048b4:	6862      	ldreq	r2, [r4, #4]
 80048b6:	6042      	streq	r2, [r0, #4]
 80048b8:	2214      	movs	r2, #20
 80048ba:	fb02 1303 	mla	r3, r2, r3, r1
 80048be:	685b      	ldr	r3, [r3, #4]
 80048c0:	68da      	ldr	r2, [r3, #12]
 80048c2:	4b05      	ldr	r3, [pc, #20]	; (80048d8 <vTaskSwitchContext+0x74>)
 80048c4:	e7d4      	b.n	8004870 <vTaskSwitchContext+0xc>
 80048c6:	bf00      	nop
 80048c8:	20003d88 	.word	0x20003d88
 80048cc:	20003e0c 	.word	0x20003e0c
 80048d0:	20003d90 	.word	0x20003d90
 80048d4:	20003cf0 	.word	0x20003cf0
 80048d8:	20003ce4 	.word	0x20003ce4

080048dc <xTaskGetSchedulerState>:
		if( xSchedulerRunning == pdFALSE )
 80048dc:	4b05      	ldr	r3, [pc, #20]	; (80048f4 <xTaskGetSchedulerState+0x18>)
 80048de:	681b      	ldr	r3, [r3, #0]
 80048e0:	b133      	cbz	r3, 80048f0 <xTaskGetSchedulerState+0x14>
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80048e2:	4b05      	ldr	r3, [pc, #20]	; (80048f8 <xTaskGetSchedulerState+0x1c>)
 80048e4:	681b      	ldr	r3, [r3, #0]
 80048e6:	2b00      	cmp	r3, #0
				xReturn = taskSCHEDULER_SUSPENDED;
 80048e8:	bf0c      	ite	eq
 80048ea:	2002      	moveq	r0, #2
 80048ec:	2000      	movne	r0, #0
 80048ee:	4770      	bx	lr
			xReturn = taskSCHEDULER_NOT_STARTED;
 80048f0:	2001      	movs	r0, #1
	}
 80048f2:	4770      	bx	lr
 80048f4:	20003ddc 	.word	0x20003ddc
 80048f8:	20003d88 	.word	0x20003d88

080048fc <close>:
   return (int8_t)sn;
}	   

int8_t close(uint8_t sn)
{
	CHECK_SOCKNUM();
 80048fc:	2808      	cmp	r0, #8
{
 80048fe:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004900:	4605      	mov	r5, r0
	CHECK_SOCKNUM();
 8004902:	d82a      	bhi.n	800495a <close+0x5e>
      while(getSn_CR(sn) != 0);
      while(getSn_SR(sn) != SOCK_UDP);
      sendto(sn,destip,1,destip,0x3000); // send the dummy data to an unknown destination(0.0.0.1).
   };   
#endif 
	setSn_CR(sn,Sn_CR_CLOSE);
 8004904:	f100 0440 	add.w	r4, r0, #64	; 0x40
 8004908:	2110      	movs	r1, #16
 800490a:	0224      	lsls	r4, r4, #8
 800490c:	1c67      	adds	r7, r4, #1
 800490e:	4638      	mov	r0, r7
 8004910:	f000 fa58 	bl	8004dc4 <WIZCHIP_WRITE>
   /* wait to process the command... */
	while( getSn_CR(sn) );
 8004914:	4638      	mov	r0, r7
 8004916:	f000 fa75 	bl	8004e04 <WIZCHIP_READ>
 800491a:	4606      	mov	r6, r0
 800491c:	2800      	cmp	r0, #0
 800491e:	d1f9      	bne.n	8004914 <close+0x18>
	/* clear all interrupt of the socket. */
	setSn_IR(sn, 0xFF);
 8004920:	21ff      	movs	r1, #255	; 0xff
 8004922:	1ca0      	adds	r0, r4, #2
 8004924:	f000 fa4e 	bl	8004dc4 <WIZCHIP_WRITE>
	//A20150401 : Release the sock_io_mode of socket n.
	sock_io_mode &= ~(1<<sn);
 8004928:	2301      	movs	r3, #1
 800492a:	490d      	ldr	r1, [pc, #52]	; (8004960 <close+0x64>)
	//
	sock_is_sending &= ~(1<<sn);
	sock_remained_size[sn] = 0;
	sock_pack_info[sn] = 0;
	while(getSn_SR(sn) != SOCK_CLOSED);
 800492c:	3403      	adds	r4, #3
	sock_io_mode &= ~(1<<sn);
 800492e:	40ab      	lsls	r3, r5
 8004930:	880a      	ldrh	r2, [r1, #0]
 8004932:	43db      	mvns	r3, r3
 8004934:	b21b      	sxth	r3, r3
 8004936:	401a      	ands	r2, r3
 8004938:	800a      	strh	r2, [r1, #0]
	sock_is_sending &= ~(1<<sn);
 800493a:	4a0a      	ldr	r2, [pc, #40]	; (8004964 <close+0x68>)
 800493c:	8811      	ldrh	r1, [r2, #0]
 800493e:	400b      	ands	r3, r1
 8004940:	8013      	strh	r3, [r2, #0]
	sock_remained_size[sn] = 0;
 8004942:	4b09      	ldr	r3, [pc, #36]	; (8004968 <close+0x6c>)
 8004944:	f823 6015 	strh.w	r6, [r3, r5, lsl #1]
	sock_pack_info[sn] = 0;
 8004948:	4b08      	ldr	r3, [pc, #32]	; (800496c <close+0x70>)
 800494a:	555e      	strb	r6, [r3, r5]
	while(getSn_SR(sn) != SOCK_CLOSED);
 800494c:	4620      	mov	r0, r4
 800494e:	f000 fa59 	bl	8004e04 <WIZCHIP_READ>
 8004952:	2800      	cmp	r0, #0
 8004954:	d1fa      	bne.n	800494c <close+0x50>
	return SOCK_OK;
 8004956:	2001      	movs	r0, #1
 8004958:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	CHECK_SOCKNUM();
 800495a:	f04f 30ff 	mov.w	r0, #4294967295
}
 800495e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004960:	20003e10 	.word	0x20003e10
 8004964:	20003e12 	.word	0x20003e12
 8004968:	20003e2c 	.word	0x20003e2c
 800496c:	20003e24 	.word	0x20003e24

08004970 <socket>:
	CHECK_SOCKNUM();
 8004970:	2808      	cmp	r0, #8
{
 8004972:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 8004976:	4604      	mov	r4, r0
 8004978:	4688      	mov	r8, r1
 800497a:	4617      	mov	r7, r2
 800497c:	461d      	mov	r5, r3
	CHECK_SOCKNUM();
 800497e:	d874      	bhi.n	8004a6a <socket+0xfa>
	switch(protocol)
 8004980:	2901      	cmp	r1, #1
 8004982:	d005      	beq.n	8004990 <socket+0x20>
 8004984:	d301      	bcc.n	800498a <socket+0x1a>
 8004986:	2904      	cmp	r1, #4
 8004988:	d90f      	bls.n	80049aa <socket+0x3a>
         return SOCKERR_SOCKMODE;
 800498a:	f06f 0004 	mvn.w	r0, #4
 800498e:	e009      	b.n	80049a4 <socket+0x34>
            getSIPR((uint8_t*)&taddr);
 8004990:	2204      	movs	r2, #4
 8004992:	200f      	movs	r0, #15
 8004994:	eb0d 0102 	add.w	r1, sp, r2
 8004998:	f000 fa80 	bl	8004e9c <WIZCHIP_READ_BUF>
            if(taddr == 0) return SOCKERR_SOCKINIT;
 800499c:	9b01      	ldr	r3, [sp, #4]
 800499e:	b923      	cbnz	r3, 80049aa <socket+0x3a>
 80049a0:	f06f 0002 	mvn.w	r0, #2
}	   
 80049a4:	b002      	add	sp, #8
 80049a6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   if(flag & 0x10) return SOCKERR_SOCKFLAG;
 80049aa:	f015 0f14 	tst.w	r5, #20
 80049ae:	d154      	bne.n	8004a5a <socket+0xea>
	if(flag != 0)
 80049b0:	b12d      	cbz	r5, 80049be <socket+0x4e>
   	switch(protocol)
 80049b2:	f1b8 0f01 	cmp.w	r8, #1
 80049b6:	d04d      	beq.n	8004a54 <socket+0xe4>
 80049b8:	f1b8 0f02 	cmp.w	r8, #2
 80049bc:	d050      	beq.n	8004a60 <socket+0xf0>
	   setSn_MR(sn, (protocol | (flag & 0xF0)));
 80049be:	f104 0640 	add.w	r6, r4, #64	; 0x40
	close(sn);
 80049c2:	4620      	mov	r0, r4
 80049c4:	f7ff ff9a 	bl	80048fc <close>
	   setSn_MR(sn, (protocol | (flag & 0xF0)));
 80049c8:	f025 010f 	bic.w	r1, r5, #15
 80049cc:	0236      	lsls	r6, r6, #8
 80049ce:	ea41 0108 	orr.w	r1, r1, r8
 80049d2:	4630      	mov	r0, r6
 80049d4:	f000 f9f6 	bl	8004dc4 <WIZCHIP_WRITE>
	if(!port)
 80049d8:	b96f      	cbnz	r7, 80049f6 <socket+0x86>
	   port = sock_any_port++;
 80049da:	4a25      	ldr	r2, [pc, #148]	; (8004a70 <socket+0x100>)
	   if(sock_any_port == 0xFFF0) sock_any_port = SOCK_ANY_PORT_NUM;
 80049dc:	f64f 71f0 	movw	r1, #65520	; 0xfff0
	   port = sock_any_port++;
 80049e0:	8817      	ldrh	r7, [r2, #0]
 80049e2:	1c7b      	adds	r3, r7, #1
 80049e4:	b29b      	uxth	r3, r3
	   if(sock_any_port == 0xFFF0) sock_any_port = SOCK_ANY_PORT_NUM;
 80049e6:	428b      	cmp	r3, r1
 80049e8:	bf05      	ittet	eq
 80049ea:	f44f 4340 	moveq.w	r3, #49152	; 0xc000
 80049ee:	f64f 77ef 	movweq	r7, #65519	; 0xffef
	   port = sock_any_port++;
 80049f2:	8013      	strhne	r3, [r2, #0]
	   if(sock_any_port == 0xFFF0) sock_any_port = SOCK_ANY_PORT_NUM;
 80049f4:	8013      	strheq	r3, [r2, #0]
   setSn_PORT(sn,port);	
 80049f6:	0a39      	lsrs	r1, r7, #8
 80049f8:	1d30      	adds	r0, r6, #4
 80049fa:	f000 f9e3 	bl	8004dc4 <WIZCHIP_WRITE>
 80049fe:	1d70      	adds	r0, r6, #5
 8004a00:	b2f9      	uxtb	r1, r7
   setSn_CR(sn,Sn_CR_OPEN);
 8004a02:	1c77      	adds	r7, r6, #1
   setSn_PORT(sn,port);	
 8004a04:	f000 f9de 	bl	8004dc4 <WIZCHIP_WRITE>
   setSn_CR(sn,Sn_CR_OPEN);
 8004a08:	2101      	movs	r1, #1
 8004a0a:	4638      	mov	r0, r7
 8004a0c:	f000 f9da 	bl	8004dc4 <WIZCHIP_WRITE>
   while(getSn_CR(sn));
 8004a10:	4638      	mov	r0, r7
 8004a12:	f000 f9f7 	bl	8004e04 <WIZCHIP_READ>
 8004a16:	2800      	cmp	r0, #0
 8004a18:	d1fa      	bne.n	8004a10 <socket+0xa0>
   sock_io_mode &= ~(1 <<sn);
 8004a1a:	2301      	movs	r3, #1
	sock_io_mode |= ((flag & SF_IO_NONBLOCK) << sn);   
 8004a1c:	4915      	ldr	r1, [pc, #84]	; (8004a74 <socket+0x104>)
 8004a1e:	f005 0501 	and.w	r5, r5, #1
   while(getSn_SR(sn) == SOCK_CLOSED);
 8004a22:	3603      	adds	r6, #3
   sock_io_mode &= ~(1 <<sn);
 8004a24:	40a3      	lsls	r3, r4
 8004a26:	880a      	ldrh	r2, [r1, #0]
	sock_io_mode |= ((flag & SF_IO_NONBLOCK) << sn);   
 8004a28:	40a5      	lsls	r5, r4
   sock_io_mode &= ~(1 <<sn);
 8004a2a:	43db      	mvns	r3, r3
 8004a2c:	b21b      	sxth	r3, r3
 8004a2e:	401a      	ands	r2, r3
	sock_io_mode |= ((flag & SF_IO_NONBLOCK) << sn);   
 8004a30:	4315      	orrs	r5, r2
   sock_is_sending &= ~(1<<sn);
 8004a32:	4a11      	ldr	r2, [pc, #68]	; (8004a78 <socket+0x108>)
	sock_io_mode |= ((flag & SF_IO_NONBLOCK) << sn);   
 8004a34:	800d      	strh	r5, [r1, #0]
   sock_is_sending &= ~(1<<sn);
 8004a36:	8811      	ldrh	r1, [r2, #0]
 8004a38:	400b      	ands	r3, r1
 8004a3a:	8013      	strh	r3, [r2, #0]
   sock_remained_size[sn] = 0;
 8004a3c:	4b0f      	ldr	r3, [pc, #60]	; (8004a7c <socket+0x10c>)
 8004a3e:	f823 0014 	strh.w	r0, [r3, r4, lsl #1]
   sock_pack_info[sn] = PACK_COMPLETED;
 8004a42:	4b0f      	ldr	r3, [pc, #60]	; (8004a80 <socket+0x110>)
 8004a44:	5518      	strb	r0, [r3, r4]
   while(getSn_SR(sn) == SOCK_CLOSED);
 8004a46:	4630      	mov	r0, r6
 8004a48:	f000 f9dc 	bl	8004e04 <WIZCHIP_READ>
 8004a4c:	2800      	cmp	r0, #0
 8004a4e:	d0fa      	beq.n	8004a46 <socket+0xd6>
   return (int8_t)sn;
 8004a50:	b260      	sxtb	r0, r4
 8004a52:	e7a7      	b.n	80049a4 <socket+0x34>
   		     if((flag & (SF_TCP_NODELAY|SF_IO_NONBLOCK))==0) return SOCKERR_SOCKFLAG;
 8004a54:	f015 0f21 	tst.w	r5, #33	; 0x21
   	         if((flag & SF_MULTI_ENABLE)==0) return SOCKERR_SOCKFLAG;
 8004a58:	d1b1      	bne.n	80049be <socket+0x4e>
   if(flag & 0x10) return SOCKERR_SOCKFLAG;
 8004a5a:	f06f 0005 	mvn.w	r0, #5
 8004a5e:	e7a1      	b.n	80049a4 <socket+0x34>
   	      if(flag & SF_IGMP_VER2)
 8004a60:	06ab      	lsls	r3, r5, #26
 8004a62:	d5ac      	bpl.n	80049be <socket+0x4e>
   	         if((flag & SF_MULTI_ENABLE)==0) return SOCKERR_SOCKFLAG;
 8004a64:	f015 0f80 	tst.w	r5, #128	; 0x80
 8004a68:	e7f6      	b.n	8004a58 <socket+0xe8>
	CHECK_SOCKNUM();
 8004a6a:	f04f 30ff 	mov.w	r0, #4294967295
 8004a6e:	e799      	b.n	80049a4 <socket+0x34>
 8004a70:	2000000c 	.word	0x2000000c
 8004a74:	20003e10 	.word	0x20003e10
 8004a78:	20003e12 	.word	0x20003e12
 8004a7c:	20003e2c 	.word	0x20003e2c
 8004a80:	20003e24 	.word	0x20003e24

08004a84 <listen>:

int8_t listen(uint8_t sn)
{
	CHECK_SOCKNUM();
 8004a84:	2808      	cmp	r0, #8
{
 8004a86:	b570      	push	{r4, r5, r6, lr}
 8004a88:	4605      	mov	r5, r0
	CHECK_SOCKNUM();
 8004a8a:	d826      	bhi.n	8004ada <listen+0x56>
   CHECK_SOCKMODE(Sn_MR_TCP);
 8004a8c:	f100 0440 	add.w	r4, r0, #64	; 0x40
 8004a90:	0224      	lsls	r4, r4, #8
 8004a92:	4620      	mov	r0, r4
 8004a94:	f000 f9b6 	bl	8004e04 <WIZCHIP_READ>
 8004a98:	f000 000f 	and.w	r0, r0, #15
 8004a9c:	2801      	cmp	r0, #1
 8004a9e:	d11f      	bne.n	8004ae0 <listen+0x5c>
	CHECK_SOCKINIT();
 8004aa0:	1ce6      	adds	r6, r4, #3
 8004aa2:	4630      	mov	r0, r6
 8004aa4:	f000 f9ae 	bl	8004e04 <WIZCHIP_READ>
 8004aa8:	2813      	cmp	r0, #19
 8004aaa:	d11c      	bne.n	8004ae6 <listen+0x62>
	setSn_CR(sn,Sn_CR_LISTEN);
 8004aac:	3401      	adds	r4, #1
 8004aae:	2102      	movs	r1, #2
 8004ab0:	4620      	mov	r0, r4
 8004ab2:	f000 f987 	bl	8004dc4 <WIZCHIP_WRITE>
	while(getSn_CR(sn));
 8004ab6:	4620      	mov	r0, r4
 8004ab8:	f000 f9a4 	bl	8004e04 <WIZCHIP_READ>
 8004abc:	2800      	cmp	r0, #0
 8004abe:	d1fa      	bne.n	8004ab6 <listen+0x32>
   while(getSn_SR(sn) != SOCK_LISTEN)
 8004ac0:	4630      	mov	r0, r6
 8004ac2:	f000 f99f 	bl	8004e04 <WIZCHIP_READ>
 8004ac6:	2814      	cmp	r0, #20
 8004ac8:	d101      	bne.n	8004ace <listen+0x4a>
   {
         close(sn);
         return SOCKERR_SOCKCLOSED;
   }
   return SOCK_OK;
 8004aca:	2001      	movs	r0, #1
 8004acc:	bd70      	pop	{r4, r5, r6, pc}
         close(sn);
 8004ace:	4628      	mov	r0, r5
 8004ad0:	f7ff ff14 	bl	80048fc <close>
         return SOCKERR_SOCKCLOSED;
 8004ad4:	f06f 0003 	mvn.w	r0, #3
 8004ad8:	bd70      	pop	{r4, r5, r6, pc}
	CHECK_SOCKNUM();
 8004ada:	f04f 30ff 	mov.w	r0, #4294967295
 8004ade:	bd70      	pop	{r4, r5, r6, pc}
   CHECK_SOCKMODE(Sn_MR_TCP);
 8004ae0:	f06f 0004 	mvn.w	r0, #4
 8004ae4:	bd70      	pop	{r4, r5, r6, pc}
	CHECK_SOCKINIT();
 8004ae6:	f06f 0002 	mvn.w	r0, #2
}
 8004aea:	bd70      	pop	{r4, r5, r6, pc}

08004aec <disconnect>:
   return SOCK_OK;
}

int8_t disconnect(uint8_t sn)
{
   CHECK_SOCKNUM();
 8004aec:	2808      	cmp	r0, #8
{
 8004aee:	b570      	push	{r4, r5, r6, lr}
 8004af0:	4605      	mov	r5, r0
   CHECK_SOCKNUM();
 8004af2:	d833      	bhi.n	8004b5c <disconnect+0x70>
   CHECK_SOCKMODE(Sn_MR_TCP);
 8004af4:	f100 0440 	add.w	r4, r0, #64	; 0x40
 8004af8:	0224      	lsls	r4, r4, #8
 8004afa:	4620      	mov	r0, r4
 8004afc:	f000 f982 	bl	8004e04 <WIZCHIP_READ>
 8004b00:	f000 000f 	and.w	r0, r0, #15
 8004b04:	2801      	cmp	r0, #1
 8004b06:	d12c      	bne.n	8004b62 <disconnect+0x76>
	setSn_CR(sn,Sn_CR_DISCON);
 8004b08:	1c66      	adds	r6, r4, #1
 8004b0a:	2108      	movs	r1, #8
 8004b0c:	4630      	mov	r0, r6
 8004b0e:	f000 f959 	bl	8004dc4 <WIZCHIP_WRITE>
	/* wait to process the command... */
	while(getSn_CR(sn));
 8004b12:	4630      	mov	r0, r6
 8004b14:	f000 f976 	bl	8004e04 <WIZCHIP_READ>
 8004b18:	2800      	cmp	r0, #0
 8004b1a:	d1fa      	bne.n	8004b12 <disconnect+0x26>
	sock_is_sending &= ~(1<<sn);
 8004b1c:	4912      	ldr	r1, [pc, #72]	; (8004b68 <disconnect+0x7c>)
 8004b1e:	2301      	movs	r3, #1
 8004b20:	fa03 f205 	lsl.w	r2, r3, r5
 8004b24:	880b      	ldrh	r3, [r1, #0]
 8004b26:	ea23 0302 	bic.w	r3, r3, r2
 8004b2a:	800b      	strh	r3, [r1, #0]
   if(sock_io_mode & (1<<sn)) return SOCK_BUSY;
 8004b2c:	4b0f      	ldr	r3, [pc, #60]	; (8004b6c <disconnect+0x80>)
 8004b2e:	881b      	ldrh	r3, [r3, #0]
 8004b30:	412b      	asrs	r3, r5
 8004b32:	07da      	lsls	r2, r3, #31
 8004b34:	d417      	bmi.n	8004b66 <disconnect+0x7a>
	while(getSn_SR(sn) != SOCK_CLOSED)
 8004b36:	1ce6      	adds	r6, r4, #3
	{
	   if(getSn_IR(sn) & Sn_IR_TIMEOUT)
 8004b38:	3402      	adds	r4, #2
	while(getSn_SR(sn) != SOCK_CLOSED)
 8004b3a:	4630      	mov	r0, r6
 8004b3c:	f000 f962 	bl	8004e04 <WIZCHIP_READ>
 8004b40:	b908      	cbnz	r0, 8004b46 <disconnect+0x5a>
	   {
	      close(sn);
	      return SOCKERR_TIMEOUT;
	   }
	}
	return SOCK_OK;
 8004b42:	2001      	movs	r0, #1
 8004b44:	bd70      	pop	{r4, r5, r6, pc}
	   if(getSn_IR(sn) & Sn_IR_TIMEOUT)
 8004b46:	4620      	mov	r0, r4
 8004b48:	f000 f95c 	bl	8004e04 <WIZCHIP_READ>
 8004b4c:	0703      	lsls	r3, r0, #28
 8004b4e:	d5f4      	bpl.n	8004b3a <disconnect+0x4e>
	      close(sn);
 8004b50:	4628      	mov	r0, r5
 8004b52:	f7ff fed3 	bl	80048fc <close>
	      return SOCKERR_TIMEOUT;
 8004b56:	f06f 000c 	mvn.w	r0, #12
 8004b5a:	bd70      	pop	{r4, r5, r6, pc}
   CHECK_SOCKNUM();
 8004b5c:	f04f 30ff 	mov.w	r0, #4294967295
 8004b60:	bd70      	pop	{r4, r5, r6, pc}
   CHECK_SOCKMODE(Sn_MR_TCP);
 8004b62:	f06f 0004 	mvn.w	r0, #4
}
 8004b66:	bd70      	pop	{r4, r5, r6, pc}
 8004b68:	20003e12 	.word	0x20003e12
 8004b6c:	20003e10 	.word	0x20003e10

08004b70 <send>:
int32_t send(uint8_t sn, uint8_t * buf, uint16_t len)
{
   uint8_t tmp=0;
   uint16_t freesize=0;
   
   CHECK_SOCKNUM();
 8004b70:	2808      	cmp	r0, #8
{
 8004b72:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004b76:	4606      	mov	r6, r0
 8004b78:	468a      	mov	sl, r1
 8004b7a:	4615      	mov	r5, r2
   CHECK_SOCKNUM();
 8004b7c:	f200 80a3 	bhi.w	8004cc6 <send+0x156>
   CHECK_SOCKMODE(Sn_MR_TCP);
 8004b80:	f100 0440 	add.w	r4, r0, #64	; 0x40
 8004b84:	0224      	lsls	r4, r4, #8
 8004b86:	4620      	mov	r0, r4
 8004b88:	f000 f93c 	bl	8004e04 <WIZCHIP_READ>
 8004b8c:	f000 000f 	and.w	r0, r0, #15
 8004b90:	2801      	cmp	r0, #1
 8004b92:	f040 809b 	bne.w	8004ccc <send+0x15c>
   CHECK_SOCKDATA();
 8004b96:	2d00      	cmp	r5, #0
 8004b98:	f000 809b 	beq.w	8004cd2 <send+0x162>
   tmp = getSn_SR(sn);
 8004b9c:	f104 0903 	add.w	r9, r4, #3
 8004ba0:	4648      	mov	r0, r9
 8004ba2:	f000 f92f 	bl	8004e04 <WIZCHIP_READ>
   if(tmp != SOCK_ESTABLISHED && tmp != SOCK_CLOSE_WAIT) return SOCKERR_SOCKSTATUS;
 8004ba6:	2817      	cmp	r0, #23
 8004ba8:	d001      	beq.n	8004bae <send+0x3e>
 8004baa:	281c      	cmp	r0, #28
 8004bac:	d152      	bne.n	8004c54 <send+0xe4>
   if( sock_is_sending & (1<<sn) )
 8004bae:	4f4a      	ldr	r7, [pc, #296]	; (8004cd8 <send+0x168>)
 8004bb0:	883b      	ldrh	r3, [r7, #0]
 8004bb2:	4133      	asrs	r3, r6
 8004bb4:	07d9      	lsls	r1, r3, #31
 8004bb6:	d52f      	bpl.n	8004c18 <send+0xa8>
   {
      tmp = getSn_IR(sn);
 8004bb8:	f104 0802 	add.w	r8, r4, #2
 8004bbc:	4640      	mov	r0, r8
 8004bbe:	f000 f921 	bl	8004e04 <WIZCHIP_READ>
      if(tmp & Sn_IR_SENDOK)
 8004bc2:	06c2      	lsls	r2, r0, #27
 8004bc4:	d549      	bpl.n	8004c5a <send+0xea>
      {
         setSn_IR(sn, Sn_IR_SENDOK);
 8004bc6:	2110      	movs	r1, #16
 8004bc8:	4640      	mov	r0, r8
 8004bca:	f000 f8fb 	bl	8004dc4 <WIZCHIP_WRITE>
         //M20150401 : Typing Error
         //#if _WZICHIP_ == 5200
         #if _WIZCHIP_ == 5200
            if(getSn_TX_RD(sn) != sock_next_rd[sn])
 8004bce:	f104 0022 	add.w	r0, r4, #34	; 0x22
 8004bd2:	f000 f917 	bl	8004e04 <WIZCHIP_READ>
 8004bd6:	4680      	mov	r8, r0
 8004bd8:	f104 0023 	add.w	r0, r4, #35	; 0x23
 8004bdc:	f000 f912 	bl	8004e04 <WIZCHIP_READ>
 8004be0:	4b3e      	ldr	r3, [pc, #248]	; (8004cdc <send+0x16c>)
 8004be2:	eb00 2008 	add.w	r0, r0, r8, lsl #8
 8004be6:	f833 3016 	ldrh.w	r3, [r3, r6, lsl #1]
 8004bea:	4298      	cmp	r0, r3
 8004bec:	d00d      	beq.n	8004c0a <send+0x9a>
            {
               setSn_CR(sn,Sn_CR_SEND);
 8004bee:	3401      	adds	r4, #1
 8004bf0:	2120      	movs	r1, #32
 8004bf2:	4620      	mov	r0, r4
 8004bf4:	f000 f8e6 	bl	8004dc4 <WIZCHIP_WRITE>
               while(getSn_CR(sn));
 8004bf8:	4620      	mov	r0, r4
 8004bfa:	f000 f903 	bl	8004e04 <WIZCHIP_READ>
 8004bfe:	2800      	cmp	r0, #0
 8004c00:	d1fa      	bne.n	8004bf8 <send+0x88>
               return SOCK_BUSY;
 8004c02:	2000      	movs	r0, #0
   while(getSn_CR(sn));
   sock_is_sending |= (1 << sn);
   //M20150409 : Explicit Type Casting
   //return len;
   return (int32_t)len;
}
 8004c04:	b003      	add	sp, #12
 8004c06:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
         sock_is_sending &= ~(1<<sn);         
 8004c0a:	2301      	movs	r3, #1
 8004c0c:	fa03 f206 	lsl.w	r2, r3, r6
 8004c10:	883b      	ldrh	r3, [r7, #0]
 8004c12:	ea23 0302 	bic.w	r3, r3, r2
 8004c16:	803b      	strh	r3, [r7, #0]
   freesize = getSn_TxMAX(sn);
 8004c18:	f104 001f 	add.w	r0, r4, #31
 8004c1c:	f04f 0801 	mov.w	r8, #1
 8004c20:	f000 f8f0 	bl	8004e04 <WIZCHIP_READ>
      if( (sock_io_mode & (1<<sn)) && (len > freesize) ) return SOCK_BUSY;
 8004c24:	4b2e      	ldr	r3, [pc, #184]	; (8004ce0 <send+0x170>)
   freesize = getSn_TxMAX(sn);
 8004c26:	0280      	lsls	r0, r0, #10
 8004c28:	fa08 f806 	lsl.w	r8, r8, r6
 8004c2c:	b280      	uxth	r0, r0
 8004c2e:	4285      	cmp	r5, r0
 8004c30:	bf28      	it	cs
 8004c32:	4605      	movcs	r5, r0
      freesize = getSn_TX_FSR(sn);
 8004c34:	4630      	mov	r0, r6
 8004c36:	9301      	str	r3, [sp, #4]
 8004c38:	f000 f95a 	bl	8004ef0 <getSn_TX_FSR>
 8004c3c:	4683      	mov	fp, r0
      tmp = getSn_SR(sn);
 8004c3e:	4648      	mov	r0, r9
 8004c40:	f000 f8e0 	bl	8004e04 <WIZCHIP_READ>
      if ((tmp != SOCK_ESTABLISHED) && (tmp != SOCK_CLOSE_WAIT))
 8004c44:	2817      	cmp	r0, #23
 8004c46:	9b01      	ldr	r3, [sp, #4]
 8004c48:	d00f      	beq.n	8004c6a <send+0xfa>
 8004c4a:	281c      	cmp	r0, #28
 8004c4c:	d00d      	beq.n	8004c6a <send+0xfa>
         close(sn);
 8004c4e:	4630      	mov	r0, r6
 8004c50:	f7ff fe54 	bl	80048fc <close>
   if(tmp != SOCK_ESTABLISHED && tmp != SOCK_CLOSE_WAIT) return SOCKERR_SOCKSTATUS;
 8004c54:	f06f 0006 	mvn.w	r0, #6
 8004c58:	e7d4      	b.n	8004c04 <send+0x94>
      else if(tmp & Sn_IR_TIMEOUT)
 8004c5a:	0703      	lsls	r3, r0, #28
 8004c5c:	d5d1      	bpl.n	8004c02 <send+0x92>
         close(sn);
 8004c5e:	4630      	mov	r0, r6
 8004c60:	f7ff fe4c 	bl	80048fc <close>
         return SOCKERR_TIMEOUT;
 8004c64:	f06f 000c 	mvn.w	r0, #12
 8004c68:	e7cc      	b.n	8004c04 <send+0x94>
      if( (sock_io_mode & (1<<sn)) && (len > freesize) ) return SOCK_BUSY;
 8004c6a:	881a      	ldrh	r2, [r3, #0]
 8004c6c:	ea12 0f08 	tst.w	r2, r8
 8004c70:	d026      	beq.n	8004cc0 <send+0x150>
 8004c72:	45ab      	cmp	fp, r5
 8004c74:	d3c5      	bcc.n	8004c02 <send+0x92>
   wiz_send_data(sn, buf, len);
 8004c76:	4651      	mov	r1, sl
 8004c78:	462a      	mov	r2, r5
 8004c7a:	4630      	mov	r0, r6
 8004c7c:	f000 f9a4 	bl	8004fc8 <wiz_send_data>
      sock_next_rd[sn] = getSn_TX_RD(sn) + len;
 8004c80:	f104 0022 	add.w	r0, r4, #34	; 0x22
 8004c84:	f000 f8be 	bl	8004e04 <WIZCHIP_READ>
 8004c88:	4681      	mov	r9, r0
 8004c8a:	f104 0023 	add.w	r0, r4, #35	; 0x23
   setSn_CR(sn,Sn_CR_SEND);
 8004c8e:	3401      	adds	r4, #1
      sock_next_rd[sn] = getSn_TX_RD(sn) + len;
 8004c90:	f000 f8b8 	bl	8004e04 <WIZCHIP_READ>
 8004c94:	4428      	add	r0, r5
 8004c96:	4b11      	ldr	r3, [pc, #68]	; (8004cdc <send+0x16c>)
   setSn_CR(sn,Sn_CR_SEND);
 8004c98:	2120      	movs	r1, #32
      sock_next_rd[sn] = getSn_TX_RD(sn) + len;
 8004c9a:	eb00 2009 	add.w	r0, r0, r9, lsl #8
 8004c9e:	f823 0016 	strh.w	r0, [r3, r6, lsl #1]
   setSn_CR(sn,Sn_CR_SEND);
 8004ca2:	4620      	mov	r0, r4
 8004ca4:	f000 f88e 	bl	8004dc4 <WIZCHIP_WRITE>
   while(getSn_CR(sn));
 8004ca8:	4620      	mov	r0, r4
 8004caa:	f000 f8ab 	bl	8004e04 <WIZCHIP_READ>
 8004cae:	2800      	cmp	r0, #0
 8004cb0:	d1fa      	bne.n	8004ca8 <send+0x138>
   sock_is_sending |= (1 << sn);
 8004cb2:	883b      	ldrh	r3, [r7, #0]
   return (int32_t)len;
 8004cb4:	4628      	mov	r0, r5
   sock_is_sending |= (1 << sn);
 8004cb6:	ea48 0803 	orr.w	r8, r8, r3
 8004cba:	f8a7 8000 	strh.w	r8, [r7]
   return (int32_t)len;
 8004cbe:	e7a1      	b.n	8004c04 <send+0x94>
      if(len <= freesize) break;
 8004cc0:	45ab      	cmp	fp, r5
 8004cc2:	d3b7      	bcc.n	8004c34 <send+0xc4>
 8004cc4:	e7d7      	b.n	8004c76 <send+0x106>
   CHECK_SOCKNUM();
 8004cc6:	f04f 30ff 	mov.w	r0, #4294967295
 8004cca:	e79b      	b.n	8004c04 <send+0x94>
   CHECK_SOCKMODE(Sn_MR_TCP);
 8004ccc:	f06f 0004 	mvn.w	r0, #4
 8004cd0:	e798      	b.n	8004c04 <send+0x94>
   CHECK_SOCKDATA();
 8004cd2:	f06f 000d 	mvn.w	r0, #13
 8004cd6:	e795      	b.n	8004c04 <send+0x94>
 8004cd8:	20003e12 	.word	0x20003e12
 8004cdc:	20003e14 	.word	0x20003e14
 8004ce0:	20003e10 	.word	0x20003e10

08004ce4 <recv>:
#if   _WIZCHIP_ == 5300
   uint8_t head[2];
   uint16_t mr;
#endif
//
   CHECK_SOCKNUM();
 8004ce4:	2808      	cmp	r0, #8
{
 8004ce6:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004cea:	4680      	mov	r8, r0
 8004cec:	9100      	str	r1, [sp, #0]
 8004cee:	4617      	mov	r7, r2
   CHECK_SOCKNUM();
 8004cf0:	d85c      	bhi.n	8004dac <recv+0xc8>
   CHECK_SOCKMODE(Sn_MR_TCP);
 8004cf2:	f100 0440 	add.w	r4, r0, #64	; 0x40
 8004cf6:	0224      	lsls	r4, r4, #8
 8004cf8:	4620      	mov	r0, r4
 8004cfa:	f000 f883 	bl	8004e04 <WIZCHIP_READ>
 8004cfe:	f000 060f 	and.w	r6, r0, #15
 8004d02:	2e01      	cmp	r6, #1
 8004d04:	d155      	bne.n	8004db2 <recv+0xce>
   CHECK_SOCKDATA();
 8004d06:	2f00      	cmp	r7, #0
 8004d08:	d056      	beq.n	8004db8 <recv+0xd4>
   
   recvsize = getSn_RxMAX(sn);
 8004d0a:	f104 001e 	add.w	r0, r4, #30
 8004d0e:	fa06 f608 	lsl.w	r6, r6, r8
 8004d12:	f000 f877 	bl	8004e04 <WIZCHIP_READ>
#endif
//
      while(1)
      {
         recvsize = getSn_RX_RSR(sn);
         tmp = getSn_SR(sn);
 8004d16:	f104 0903 	add.w	r9, r4, #3
   recvsize = getSn_RxMAX(sn);
 8004d1a:	4683      	mov	fp, r0
         if (tmp != SOCK_ESTABLISHED)
         {
            if(tmp == SOCK_CLOSE_WAIT)
            {
               if(recvsize != 0) break;
               else if(getSn_TX_FSR(sn) == getSn_TxMAX(sn))
 8004d1c:	f104 0a1f 	add.w	sl, r4, #31
         recvsize = getSn_RX_RSR(sn);
 8004d20:	4640      	mov	r0, r8
 8004d22:	f000 f906 	bl	8004f32 <getSn_RX_RSR>
 8004d26:	4605      	mov	r5, r0
         tmp = getSn_SR(sn);
 8004d28:	4648      	mov	r0, r9
 8004d2a:	f000 f86b 	bl	8004e04 <WIZCHIP_READ>
         if (tmp != SOCK_ESTABLISHED)
 8004d2e:	2817      	cmp	r0, #23
 8004d30:	d031      	beq.n	8004d96 <recv+0xb2>
            if(tmp == SOCK_CLOSE_WAIT)
 8004d32:	281c      	cmp	r0, #28
 8004d34:	d127      	bne.n	8004d86 <recv+0xa2>
               if(recvsize != 0) break;
 8004d36:	b1dd      	cbz	r5, 8004d70 <recv+0x8c>
   recvsize = getSn_RxMAX(sn);
 8004d38:	ea4f 208b 	mov.w	r0, fp, lsl #10
   if(getSn_MR(sn) & Sn_MR_ALIGN) sock_remained_size[sn] = 0;
   //len = recvsize;
#else   
   if(recvsize < len) len = recvsize;   
   wiz_recv_data(sn, buf, len);
   setSn_CR(sn,Sn_CR_RECV);
 8004d3c:	3401      	adds	r4, #1
   wiz_recv_data(sn, buf, len);
 8004d3e:	9900      	ldr	r1, [sp, #0]
 8004d40:	b280      	uxth	r0, r0
 8004d42:	4287      	cmp	r7, r0
 8004d44:	bf28      	it	cs
 8004d46:	4607      	movcs	r7, r0
 8004d48:	4628      	mov	r0, r5
 8004d4a:	42bd      	cmp	r5, r7
 8004d4c:	bf28      	it	cs
 8004d4e:	4638      	movcs	r0, r7
 8004d50:	b287      	uxth	r7, r0
 8004d52:	4640      	mov	r0, r8
 8004d54:	463a      	mov	r2, r7
 8004d56:	f000 f98b 	bl	8005070 <wiz_recv_data>
   setSn_CR(sn,Sn_CR_RECV);
 8004d5a:	2140      	movs	r1, #64	; 0x40
 8004d5c:	4620      	mov	r0, r4
 8004d5e:	f000 f831 	bl	8004dc4 <WIZCHIP_WRITE>
   while(getSn_CR(sn));
 8004d62:	4620      	mov	r0, r4
 8004d64:	f000 f84e 	bl	8004e04 <WIZCHIP_READ>
 8004d68:	2800      	cmp	r0, #0
 8004d6a:	d1fa      	bne.n	8004d62 <recv+0x7e>
#endif
     
   //M20150409 : Explicit Type Casting
   //return len;
   return (int32_t)len;
 8004d6c:	4638      	mov	r0, r7
 8004d6e:	e00f      	b.n	8004d90 <recv+0xac>
               else if(getSn_TX_FSR(sn) == getSn_TxMAX(sn))
 8004d70:	4640      	mov	r0, r8
 8004d72:	f000 f8bd 	bl	8004ef0 <getSn_TX_FSR>
 8004d76:	9001      	str	r0, [sp, #4]
 8004d78:	4650      	mov	r0, sl
 8004d7a:	f000 f843 	bl	8004e04 <WIZCHIP_READ>
 8004d7e:	9901      	ldr	r1, [sp, #4]
 8004d80:	ebb1 2f80 	cmp.w	r1, r0, lsl #10
 8004d84:	d107      	bne.n	8004d96 <recv+0xb2>
                  close(sn);
 8004d86:	4640      	mov	r0, r8
 8004d88:	f7ff fdb8 	bl	80048fc <close>
                  return SOCKERR_SOCKSTATUS;
 8004d8c:	f06f 0006 	mvn.w	r0, #6
}
 8004d90:	b003      	add	sp, #12
 8004d92:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
         if((sock_io_mode & (1<<sn)) && (recvsize == 0)) return SOCK_BUSY;
 8004d96:	4b0a      	ldr	r3, [pc, #40]	; (8004dc0 <recv+0xdc>)
 8004d98:	8819      	ldrh	r1, [r3, #0]
 8004d9a:	4231      	tst	r1, r6
 8004d9c:	d003      	beq.n	8004da6 <recv+0xc2>
 8004d9e:	2d00      	cmp	r5, #0
 8004da0:	d1ca      	bne.n	8004d38 <recv+0x54>
 8004da2:	4628      	mov	r0, r5
 8004da4:	e7f4      	b.n	8004d90 <recv+0xac>
         if(recvsize != 0) break;
 8004da6:	2d00      	cmp	r5, #0
 8004da8:	d0ba      	beq.n	8004d20 <recv+0x3c>
 8004daa:	e7c5      	b.n	8004d38 <recv+0x54>
   CHECK_SOCKNUM();
 8004dac:	f04f 30ff 	mov.w	r0, #4294967295
 8004db0:	e7ee      	b.n	8004d90 <recv+0xac>
   CHECK_SOCKMODE(Sn_MR_TCP);
 8004db2:	f06f 0004 	mvn.w	r0, #4
 8004db6:	e7eb      	b.n	8004d90 <recv+0xac>
   CHECK_SOCKDATA();
 8004db8:	f06f 000d 	mvn.w	r0, #13
 8004dbc:	e7e8      	b.n	8004d90 <recv+0xac>
 8004dbe:	bf00      	nop
 8004dc0:	20003e10 	.word	0x20003e10

08004dc4 <WIZCHIP_WRITE>:
#if   (_WIZCHIP_ == 5200)
/**
@brief  This function writes the data into W5200 registers.
*/
void     WIZCHIP_WRITE(uint32_t AddrSel, uint8_t wb )
{
 8004dc4:	b570      	push	{r4, r5, r6, lr}
	WIZCHIP_CRITICAL_ENTER();
 8004dc6:	4c0e      	ldr	r4, [pc, #56]	; (8004e00 <WIZCHIP_WRITE+0x3c>)
{
 8004dc8:	4605      	mov	r5, r0
 8004dca:	460e      	mov	r6, r1
	WIZCHIP_CRITICAL_ENTER();
 8004dcc:	68a3      	ldr	r3, [r4, #8]
 8004dce:	4798      	blx	r3
   WIZCHIP.CS._select();
 8004dd0:	6923      	ldr	r3, [r4, #16]
 8004dd2:	4798      	blx	r3

#if( (_WIZCHIP_IO_MODE_ & _WIZCHIP_IO_MODE_SPI_))
   WIZCHIP.IF.SPI._write_byte((AddrSel & 0x0000FF00) >>  8);
 8004dd4:	69e3      	ldr	r3, [r4, #28]
 8004dd6:	f3c5 2007 	ubfx	r0, r5, #8, #8
 8004dda:	4798      	blx	r3
   WIZCHIP.IF.SPI._write_byte((AddrSel & 0x000000FF) >>  0);
 8004ddc:	69e3      	ldr	r3, [r4, #28]
 8004dde:	b2e8      	uxtb	r0, r5
 8004de0:	4798      	blx	r3
   WIZCHIP.IF.SPI._write_byte(_W5200_SPI_WRITE_);  // Data write command and Write data length upper
 8004de2:	69e3      	ldr	r3, [r4, #28]
 8004de4:	2080      	movs	r0, #128	; 0x80
 8004de6:	4798      	blx	r3
   WIZCHIP.IF.SPI._write_byte(0x01);  // Write data length lower
 8004de8:	69e3      	ldr	r3, [r4, #28]
 8004dea:	2001      	movs	r0, #1
 8004dec:	4798      	blx	r3
   WIZCHIP.IF.SPI._write_byte(wb);    // Data write (write 1byte data)
 8004dee:	69e3      	ldr	r3, [r4, #28]
 8004df0:	4630      	mov	r0, r6
 8004df2:	4798      	blx	r3

#else
   #error "Unknown _WIZCHIP_IO_MODE_ in W5200. !!!"
#endif

   WIZCHIP.CS._deselect();
 8004df4:	6963      	ldr	r3, [r4, #20]
 8004df6:	4798      	blx	r3
   WIZCHIP_CRITICAL_EXIT();
 8004df8:	68e3      	ldr	r3, [r4, #12]
}
 8004dfa:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
   WIZCHIP_CRITICAL_EXIT();
 8004dfe:	4718      	bx	r3
 8004e00:	20000010 	.word	0x20000010

08004e04 <WIZCHIP_READ>:
/**
@brief  This function reads the value from W5200 registers.
*/
uint8_t  WIZCHIP_READ(uint32_t AddrSel)
{
 8004e04:	b538      	push	{r3, r4, r5, lr}
   uint8_t ret;

   WIZCHIP_CRITICAL_ENTER();
 8004e06:	4c0e      	ldr	r4, [pc, #56]	; (8004e40 <WIZCHIP_READ+0x3c>)
{
 8004e08:	4605      	mov	r5, r0
   WIZCHIP_CRITICAL_ENTER();
 8004e0a:	68a3      	ldr	r3, [r4, #8]
 8004e0c:	4798      	blx	r3
   WIZCHIP.CS._select();
 8004e0e:	6923      	ldr	r3, [r4, #16]
 8004e10:	4798      	blx	r3

#if( (_WIZCHIP_IO_MODE_ & _WIZCHIP_IO_MODE_SPI_))
   WIZCHIP.IF.SPI._write_byte((AddrSel & 0x0000FF00) >>  8);
 8004e12:	69e3      	ldr	r3, [r4, #28]
 8004e14:	f3c5 2007 	ubfx	r0, r5, #8, #8
 8004e18:	4798      	blx	r3
   WIZCHIP.IF.SPI._write_byte((AddrSel & 0x000000FF) >>  0);
 8004e1a:	69e3      	ldr	r3, [r4, #28]
 8004e1c:	b2e8      	uxtb	r0, r5
 8004e1e:	4798      	blx	r3
   WIZCHIP.IF.SPI._write_byte(_W5200_SPI_READ_);                             // Read data length upper    
 8004e20:	69e3      	ldr	r3, [r4, #28]
 8004e22:	2000      	movs	r0, #0
 8004e24:	4798      	blx	r3
   WIZCHIP.IF.SPI._write_byte(0x01);                             // Data length lower  
 8004e26:	69e3      	ldr	r3, [r4, #28]
 8004e28:	2001      	movs	r0, #1
 8004e2a:	4798      	blx	r3
   ret = WIZCHIP.IF.SPI._read_byte(); 
 8004e2c:	69a3      	ldr	r3, [r4, #24]
 8004e2e:	4798      	blx	r3
   	
#else
   #error "Unknown _WIZCHIP_IO_MODE_ in W5200. !!!"   
#endif

   WIZCHIP.CS._deselect();
 8004e30:	6963      	ldr	r3, [r4, #20]
   ret = WIZCHIP.IF.SPI._read_byte(); 
 8004e32:	4605      	mov	r5, r0
   WIZCHIP.CS._deselect();
 8004e34:	4798      	blx	r3
   WIZCHIP_CRITICAL_EXIT();
 8004e36:	68e3      	ldr	r3, [r4, #12]
 8004e38:	4798      	blx	r3
   return ret;
}
 8004e3a:	4628      	mov	r0, r5
 8004e3c:	bd38      	pop	{r3, r4, r5, pc}
 8004e3e:	bf00      	nop
 8004e40:	20000010 	.word	0x20000010

08004e44 <WIZCHIP_WRITE_BUF>:

/**
@brief  This function writes into W5200 memory(Buffer)
*/ 
void     WIZCHIP_WRITE_BUF(uint32_t AddrSel, uint8_t* pBuf, uint16_t len)
{
 8004e44:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   uint16_t i = 0;
   WIZCHIP_CRITICAL_ENTER();
 8004e48:	4c13      	ldr	r4, [pc, #76]	; (8004e98 <WIZCHIP_WRITE_BUF+0x54>)
{
 8004e4a:	4607      	mov	r7, r0
 8004e4c:	4615      	mov	r5, r2
 8004e4e:	460e      	mov	r6, r1
   WIZCHIP_CRITICAL_ENTER();
 8004e50:	68a3      	ldr	r3, [r4, #8]
 8004e52:	4798      	blx	r3
   WIZCHIP.CS._select();
 8004e54:	6923      	ldr	r3, [r4, #16]
 8004e56:	4798      	blx	r3

#if( (_WIZCHIP_IO_MODE_ & _WIZCHIP_IO_MODE_SPI_))
  WIZCHIP.IF.SPI._write_byte((AddrSel & 0x0000FF00) >>  8);
 8004e58:	f3c7 2007 	ubfx	r0, r7, #8, #8
 8004e5c:	69e3      	ldr	r3, [r4, #28]
 8004e5e:	4798      	blx	r3
  WIZCHIP.IF.SPI._write_byte((AddrSel & 0x000000FF) >>  0);
 8004e60:	69e3      	ldr	r3, [r4, #28]
 8004e62:	b2f8      	uxtb	r0, r7
 8004e64:	1e77      	subs	r7, r6, #1
 8004e66:	4798      	blx	r3
  WIZCHIP.IF.SPI._write_byte(_W5200_SPI_WRITE_ | ((len & 0x7F00) >> 8));         // Write data op code and length upper    
 8004e68:	69e3      	ldr	r3, [r4, #28]
 8004e6a:	0a28      	lsrs	r0, r5, #8
 8004e6c:	f040 0080 	orr.w	r0, r0, #128	; 0x80
 8004e70:	4798      	blx	r3
  WIZCHIP.IF.SPI._write_byte((len & 0x00FF) >> 0);         // length lower
 8004e72:	69e3      	ldr	r3, [r4, #28]
 8004e74:	b2e8      	uxtb	r0, r5
 8004e76:	3d01      	subs	r5, #1
 8004e78:	4798      	blx	r3
 8004e7a:	4435      	add	r5, r6
  for(i = 0; i < len; i++)
 8004e7c:	42af      	cmp	r7, r5
 8004e7e:	d105      	bne.n	8004e8c <WIZCHIP_WRITE_BUF+0x48>
   WIZCHIP_WRITE(MR, WIZCHIP_READ(MR) & ~MR_AI);   
#else
   #error "Unknown _WIZCHIP_IO_MODE_ in W5200. !!!!"
#endif

   WIZCHIP.CS._deselect();
 8004e80:	6963      	ldr	r3, [r4, #20]
 8004e82:	4798      	blx	r3
   WIZCHIP_CRITICAL_EXIT();
 8004e84:	68e3      	ldr	r3, [r4, #12]
}
 8004e86:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
   WIZCHIP_CRITICAL_EXIT();
 8004e8a:	4718      	bx	r3
     WIZCHIP.IF.SPI._write_byte(pBuf[i]);
 8004e8c:	69e3      	ldr	r3, [r4, #28]
 8004e8e:	f817 0f01 	ldrb.w	r0, [r7, #1]!
 8004e92:	4798      	blx	r3
 8004e94:	e7f2      	b.n	8004e7c <WIZCHIP_WRITE_BUF+0x38>
 8004e96:	bf00      	nop
 8004e98:	20000010 	.word	0x20000010

08004e9c <WIZCHIP_READ_BUF>:

/**
@brief  This function reads into W5200 memory(Buffer)
*/ 
void     WIZCHIP_READ_BUF (uint32_t AddrSel, uint8_t* pBuf, uint16_t len)
{
 8004e9c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   uint16_t i = 0;
   WIZCHIP_CRITICAL_ENTER();
 8004ea0:	4c12      	ldr	r4, [pc, #72]	; (8004eec <WIZCHIP_READ_BUF+0x50>)
{
 8004ea2:	4607      	mov	r7, r0
 8004ea4:	4615      	mov	r5, r2
 8004ea6:	460e      	mov	r6, r1
   WIZCHIP_CRITICAL_ENTER();
 8004ea8:	68a3      	ldr	r3, [r4, #8]
 8004eaa:	4798      	blx	r3
   WIZCHIP.CS._select();
 8004eac:	6923      	ldr	r3, [r4, #16]
 8004eae:	4798      	blx	r3

#if( (_WIZCHIP_IO_MODE_ & _WIZCHIP_IO_MODE_SPI_))
  WIZCHIP.IF.SPI._write_byte((AddrSel & 0x0000FF00) >>  8);
 8004eb0:	f3c7 2007 	ubfx	r0, r7, #8, #8
 8004eb4:	69e3      	ldr	r3, [r4, #28]
 8004eb6:	4798      	blx	r3
  WIZCHIP.IF.SPI._write_byte((AddrSel & 0x000000FF) >>  0);
 8004eb8:	69e3      	ldr	r3, [r4, #28]
 8004eba:	b2f8      	uxtb	r0, r7
 8004ebc:	1e77      	subs	r7, r6, #1
 8004ebe:	4798      	blx	r3
  WIZCHIP.IF.SPI._write_byte( _W5200_SPI_READ_ | ((len & 0x7F00) >> 8));         // Write data op code and length upper    
 8004ec0:	f3c5 2006 	ubfx	r0, r5, #8, #7
 8004ec4:	69e3      	ldr	r3, [r4, #28]
 8004ec6:	4798      	blx	r3
  WIZCHIP.IF.SPI._write_byte((len & 0x00FF) >> 0);         // length lower
 8004ec8:	69e3      	ldr	r3, [r4, #28]
 8004eca:	b2e8      	uxtb	r0, r5
 8004ecc:	3d01      	subs	r5, #1
 8004ece:	4798      	blx	r3
 8004ed0:	4435      	add	r5, r6
  for(i = 0; i < len; i++)
 8004ed2:	42af      	cmp	r7, r5
 8004ed4:	d105      	bne.n	8004ee2 <WIZCHIP_READ_BUF+0x46>
   setMR(getMR() & ~MR_AI); 
#else
   #error "Unknown _WIZCHIP_IO_MODE_ in W5200. !!!!"
#endif

   WIZCHIP.CS._deselect();
 8004ed6:	6963      	ldr	r3, [r4, #20]
 8004ed8:	4798      	blx	r3
   WIZCHIP_CRITICAL_EXIT();
 8004eda:	68e3      	ldr	r3, [r4, #12]
}
 8004edc:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
   WIZCHIP_CRITICAL_EXIT();
 8004ee0:	4718      	bx	r3
    pBuf[i] = WIZCHIP.IF.SPI._read_byte();
 8004ee2:	69a3      	ldr	r3, [r4, #24]
 8004ee4:	4798      	blx	r3
 8004ee6:	f807 0f01 	strb.w	r0, [r7, #1]!
 8004eea:	e7f2      	b.n	8004ed2 <WIZCHIP_READ_BUF+0x36>
 8004eec:	20000010 	.word	0x20000010

08004ef0 <getSn_TX_FSR>:
///////////////////////////////////
// Socket N regsiter IO function //
///////////////////////////////////

uint16_t getSn_TX_FSR(uint8_t sn)
{
 8004ef0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   uint16_t val=0,val1=0;
   do
   {
      val1 = WIZCHIP_READ(Sn_TX_FSR(sn));
 8004ef2:	f100 0640 	add.w	r6, r0, #64	; 0x40
   uint16_t val=0,val1=0;
 8004ef6:	2400      	movs	r4, #0
      val1 = WIZCHIP_READ(Sn_TX_FSR(sn));
 8004ef8:	0236      	lsls	r6, r6, #8
 8004efa:	f106 0720 	add.w	r7, r6, #32
      val1 = (val1 << 8) + WIZCHIP_READ(WIZCHIP_OFFSET_INC(Sn_TX_FSR(sn),1));
 8004efe:	3621      	adds	r6, #33	; 0x21
      val1 = WIZCHIP_READ(Sn_TX_FSR(sn));
 8004f00:	4638      	mov	r0, r7
 8004f02:	f7ff ff7f 	bl	8004e04 <WIZCHIP_READ>
      val1 = (val1 << 8) + WIZCHIP_READ(WIZCHIP_OFFSET_INC(Sn_TX_FSR(sn),1));
 8004f06:	0200      	lsls	r0, r0, #8
 8004f08:	b285      	uxth	r5, r0
 8004f0a:	4630      	mov	r0, r6
 8004f0c:	f7ff ff7a 	bl	8004e04 <WIZCHIP_READ>
 8004f10:	4405      	add	r5, r0
 8004f12:	b2ad      	uxth	r5, r5
      if (val1 != 0)
 8004f14:	b14d      	cbz	r5, 8004f2a <getSn_TX_FSR+0x3a>
      {
        val = WIZCHIP_READ(Sn_TX_FSR(sn));
 8004f16:	4638      	mov	r0, r7
 8004f18:	f7ff ff74 	bl	8004e04 <WIZCHIP_READ>
        val = (val << 8) + WIZCHIP_READ(WIZCHIP_OFFSET_INC(Sn_TX_FSR(sn),1));
 8004f1c:	0200      	lsls	r0, r0, #8
 8004f1e:	b284      	uxth	r4, r0
 8004f20:	4630      	mov	r0, r6
 8004f22:	f7ff ff6f 	bl	8004e04 <WIZCHIP_READ>
 8004f26:	4404      	add	r4, r0
 8004f28:	b2a4      	uxth	r4, r4
      }
   }while (val != val1);
 8004f2a:	42ac      	cmp	r4, r5
 8004f2c:	d1e8      	bne.n	8004f00 <getSn_TX_FSR+0x10>
   return val;
}
 8004f2e:	4620      	mov	r0, r4
 8004f30:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08004f32 <getSn_RX_RSR>:


uint16_t getSn_RX_RSR(uint8_t sn)
{
 8004f32:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   uint16_t val=0,val1=0;
   do
   {
      val1 = WIZCHIP_READ(Sn_RX_RSR(sn));
 8004f34:	f100 0640 	add.w	r6, r0, #64	; 0x40
   uint16_t val=0,val1=0;
 8004f38:	2400      	movs	r4, #0
      val1 = WIZCHIP_READ(Sn_RX_RSR(sn));
 8004f3a:	0236      	lsls	r6, r6, #8
 8004f3c:	f106 0726 	add.w	r7, r6, #38	; 0x26
      val1 = (val1 << 8) + WIZCHIP_READ(WIZCHIP_OFFSET_INC(Sn_RX_RSR(sn),1));
 8004f40:	3627      	adds	r6, #39	; 0x27
      val1 = WIZCHIP_READ(Sn_RX_RSR(sn));
 8004f42:	4638      	mov	r0, r7
 8004f44:	f7ff ff5e 	bl	8004e04 <WIZCHIP_READ>
      val1 = (val1 << 8) + WIZCHIP_READ(WIZCHIP_OFFSET_INC(Sn_RX_RSR(sn),1));
 8004f48:	0200      	lsls	r0, r0, #8
 8004f4a:	b285      	uxth	r5, r0
 8004f4c:	4630      	mov	r0, r6
 8004f4e:	f7ff ff59 	bl	8004e04 <WIZCHIP_READ>
 8004f52:	4405      	add	r5, r0
 8004f54:	b2ad      	uxth	r5, r5
      if (val1 != 0)
 8004f56:	b14d      	cbz	r5, 8004f6c <getSn_RX_RSR+0x3a>
      {
        val = WIZCHIP_READ(Sn_RX_RSR(sn));
 8004f58:	4638      	mov	r0, r7
 8004f5a:	f7ff ff53 	bl	8004e04 <WIZCHIP_READ>
        val = (val << 8) + WIZCHIP_READ(WIZCHIP_OFFSET_INC(Sn_RX_RSR(sn),1));
 8004f5e:	0200      	lsls	r0, r0, #8
 8004f60:	b284      	uxth	r4, r0
 8004f62:	4630      	mov	r0, r6
 8004f64:	f7ff ff4e 	bl	8004e04 <WIZCHIP_READ>
 8004f68:	4404      	add	r4, r0
 8004f6a:	b2a4      	uxth	r4, r4
      }
   }while (val != val1);
 8004f6c:	42ac      	cmp	r4, r5
 8004f6e:	d1e8      	bne.n	8004f42 <getSn_RX_RSR+0x10>
   return val;
}
 8004f70:	4620      	mov	r0, r4
 8004f72:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08004f74 <getSn_RxBASE>:
/////////////////////////////////////
// Sn_TXBUF & Sn_RXBUF IO function //
/////////////////////////////////////

uint16_t getSn_RxBASE(uint8_t sn)
{
 8004f74:	b570      	push	{r4, r5, r6, lr}
 8004f76:	4606      	mov	r6, r0
   int8_t  i;
   uint16_t rxbase = _WIZCHIP_IO_RXBUF_;
   for(i = 0; i < sn; i++)
 8004f78:	2500      	movs	r5, #0
   uint16_t rxbase = _WIZCHIP_IO_RXBUF_;
 8004f7a:	f44f 4440 	mov.w	r4, #49152	; 0xc000
   for(i = 0; i < sn; i++)
 8004f7e:	b268      	sxtb	r0, r5
 8004f80:	3501      	adds	r5, #1
 8004f82:	42b0      	cmp	r0, r6
 8004f84:	db01      	blt.n	8004f8a <getSn_RxBASE+0x16>
      rxbase += getSn_RxMAX(i);
   return rxbase;
}
 8004f86:	4620      	mov	r0, r4
 8004f88:	bd70      	pop	{r4, r5, r6, pc}
      rxbase += getSn_RxMAX(i);
 8004f8a:	0200      	lsls	r0, r0, #8
 8004f8c:	f500 4080 	add.w	r0, r0, #16384	; 0x4000
 8004f90:	301e      	adds	r0, #30
 8004f92:	f7ff ff37 	bl	8004e04 <WIZCHIP_READ>
 8004f96:	eb04 2480 	add.w	r4, r4, r0, lsl #10
 8004f9a:	b2a4      	uxth	r4, r4
 8004f9c:	e7ef      	b.n	8004f7e <getSn_RxBASE+0xa>

08004f9e <getSn_TxBASE>:

uint16_t getSn_TxBASE(uint8_t sn)
{
 8004f9e:	b570      	push	{r4, r5, r6, lr}
 8004fa0:	4606      	mov	r6, r0
   int8_t  i;
   uint16_t txbase = _WIZCHIP_IO_TXBUF_;
   for(i = 0; i < sn; i++)
 8004fa2:	2500      	movs	r5, #0
   uint16_t txbase = _WIZCHIP_IO_TXBUF_;
 8004fa4:	f44f 4400 	mov.w	r4, #32768	; 0x8000
   for(i = 0; i < sn; i++)
 8004fa8:	b268      	sxtb	r0, r5
 8004faa:	3501      	adds	r5, #1
 8004fac:	42b0      	cmp	r0, r6
 8004fae:	db01      	blt.n	8004fb4 <getSn_TxBASE+0x16>
      txbase += getSn_TxMAX(i);
   return txbase;
}
 8004fb0:	4620      	mov	r0, r4
 8004fb2:	bd70      	pop	{r4, r5, r6, pc}
      txbase += getSn_TxMAX(i);
 8004fb4:	0200      	lsls	r0, r0, #8
 8004fb6:	f500 4080 	add.w	r0, r0, #16384	; 0x4000
 8004fba:	301f      	adds	r0, #31
 8004fbc:	f7ff ff22 	bl	8004e04 <WIZCHIP_READ>
 8004fc0:	eb04 2480 	add.w	r4, r4, r0, lsl #10
 8004fc4:	b2a4      	uxth	r4, r4
 8004fc6:	e7ef      	b.n	8004fa8 <getSn_TxBASE+0xa>

08004fc8 <wiz_send_data>:
  uint16_t ptr;
  uint16_t size;
  uint16_t dst_mask;
  uint8_t * dst_ptr;

  ptr = getSn_TX_WR(sn);
 8004fc8:	f100 0340 	add.w	r3, r0, #64	; 0x40
{
 8004fcc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  ptr = getSn_TX_WR(sn);
 8004fd0:	ea4f 2903 	mov.w	r9, r3, lsl #8
{
 8004fd4:	4680      	mov	r8, r0
 8004fd6:	460e      	mov	r6, r1
 8004fd8:	4617      	mov	r7, r2
  ptr = getSn_TX_WR(sn);
 8004fda:	f109 0a24 	add.w	sl, r9, #36	; 0x24
 8004fde:	4650      	mov	r0, sl
 8004fe0:	f7ff ff10 	bl	8004e04 <WIZCHIP_READ>
 8004fe4:	f109 0325 	add.w	r3, r9, #37	; 0x25
 8004fe8:	4605      	mov	r5, r0


  dst_mask = (uint32_t)ptr & getSn_TxMASK(sn);
 8004fea:	f109 091f 	add.w	r9, r9, #31
  ptr = getSn_TX_WR(sn);
 8004fee:	4618      	mov	r0, r3
 8004ff0:	9300      	str	r3, [sp, #0]
 8004ff2:	f7ff ff07 	bl	8004e04 <WIZCHIP_READ>
 8004ff6:	eb00 2505 	add.w	r5, r0, r5, lsl #8
  dst_mask = (uint32_t)ptr & getSn_TxMASK(sn);
 8004ffa:	4648      	mov	r0, r9
 8004ffc:	f7ff ff02 	bl	8004e04 <WIZCHIP_READ>
 8005000:	0284      	lsls	r4, r0, #10
  dst_ptr = (uint8_t*)((uint32_t)getSn_TxBASE(sn) + dst_mask);
 8005002:	4640      	mov	r0, r8
  ptr = getSn_TX_WR(sn);
 8005004:	b2ad      	uxth	r5, r5
  dst_mask = (uint32_t)ptr & getSn_TxMASK(sn);
 8005006:	3c01      	subs	r4, #1
  dst_ptr = (uint8_t*)((uint32_t)getSn_TxBASE(sn) + dst_mask);
 8005008:	f7ff ffc9 	bl	8004f9e <getSn_TxBASE>
  dst_mask = (uint32_t)ptr & getSn_TxMASK(sn);
 800500c:	402c      	ands	r4, r5
  
  if (dst_mask + len > getSn_TxMAX(sn)) 
 800500e:	19e2      	adds	r2, r4, r7
  dst_ptr = (uint8_t*)((uint32_t)getSn_TxBASE(sn) + dst_mask);
 8005010:	eb00 0b04 	add.w	fp, r0, r4
  if (dst_mask + len > getSn_TxMAX(sn)) 
 8005014:	4648      	mov	r0, r9
 8005016:	9201      	str	r2, [sp, #4]
 8005018:	f7ff fef4 	bl	8004e04 <WIZCHIP_READ>
 800501c:	9a01      	ldr	r2, [sp, #4]
 800501e:	ebb2 2f80 	cmp.w	r2, r0, lsl #10
 8005022:	dd21      	ble.n	8005068 <wiz_send_data+0xa0>
  {
    size = getSn_TxMAX(sn) - dst_mask;
 8005024:	4648      	mov	r0, r9
 8005026:	f7ff feed 	bl	8004e04 <WIZCHIP_READ>
    WIZCHIP_WRITE_BUF((uint32_t)dst_ptr, wizdata, size);
 800502a:	4631      	mov	r1, r6
    size = getSn_TxMAX(sn) - dst_mask;
 800502c:	ebc4 2480 	rsb	r4, r4, r0, lsl #10
    WIZCHIP_WRITE_BUF((uint32_t)dst_ptr, wizdata, size);
 8005030:	4658      	mov	r0, fp
    size = getSn_TxMAX(sn) - dst_mask;
 8005032:	b2a4      	uxth	r4, r4
    WIZCHIP_WRITE_BUF((uint32_t)dst_ptr, wizdata, size);
 8005034:	4622      	mov	r2, r4
    wizdata += size;
 8005036:	4426      	add	r6, r4
    size = len - size;
 8005038:	1b3c      	subs	r4, r7, r4
    WIZCHIP_WRITE_BUF((uint32_t)dst_ptr, wizdata, size);
 800503a:	f7ff ff03 	bl	8004e44 <WIZCHIP_WRITE_BUF>
    dst_ptr = (uint8_t*)((uint32_t)getSn_TxBASE(sn));
 800503e:	4640      	mov	r0, r8
    size = len - size;
 8005040:	b2a4      	uxth	r4, r4
    dst_ptr = (uint8_t*)((uint32_t)getSn_TxBASE(sn));
 8005042:	f7ff ffac 	bl	8004f9e <getSn_TxBASE>
    WIZCHIP_WRITE_BUF((uint32_t)dst_ptr, wizdata, size);
 8005046:	4631      	mov	r1, r6
 8005048:	4622      	mov	r2, r4
  else
  {
    WIZCHIP_WRITE_BUF((uint32_t)dst_ptr, wizdata, len);
  }

  ptr += len;
 800504a:	443d      	add	r5, r7
    WIZCHIP_WRITE_BUF((uint32_t)dst_ptr, wizdata, len);
 800504c:	f7ff fefa 	bl	8004e44 <WIZCHIP_WRITE_BUF>

  setSn_TX_WR(sn, ptr);  
 8005050:	4650      	mov	r0, sl
  ptr += len;
 8005052:	b2ad      	uxth	r5, r5
  setSn_TX_WR(sn, ptr);  
 8005054:	0a29      	lsrs	r1, r5, #8
 8005056:	f7ff feb5 	bl	8004dc4 <WIZCHIP_WRITE>
 800505a:	9800      	ldr	r0, [sp, #0]
 800505c:	b2e9      	uxtb	r1, r5
}
 800505e:	b003      	add	sp, #12
 8005060:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  setSn_TX_WR(sn, ptr);  
 8005064:	f7ff beae 	b.w	8004dc4 <WIZCHIP_WRITE>
    WIZCHIP_WRITE_BUF((uint32_t)dst_ptr, wizdata, len);
 8005068:	463a      	mov	r2, r7
 800506a:	4631      	mov	r1, r6
 800506c:	4658      	mov	r0, fp
 800506e:	e7ec      	b.n	800504a <wiz_send_data+0x82>

08005070 <wiz_recv_data>:
  uint16_t ptr;
  uint16_t size;
  uint16_t src_mask;
  uint8_t * src_ptr;

  ptr = getSn_RX_RD(sn);
 8005070:	f100 0340 	add.w	r3, r0, #64	; 0x40
{
 8005074:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  ptr = getSn_RX_RD(sn);
 8005078:	ea4f 2903 	mov.w	r9, r3, lsl #8
{
 800507c:	4680      	mov	r8, r0
 800507e:	460e      	mov	r6, r1
 8005080:	4617      	mov	r7, r2
  ptr = getSn_RX_RD(sn);
 8005082:	f109 0a28 	add.w	sl, r9, #40	; 0x28
 8005086:	4650      	mov	r0, sl
 8005088:	f7ff febc 	bl	8004e04 <WIZCHIP_READ>
 800508c:	f109 0329 	add.w	r3, r9, #41	; 0x29
 8005090:	4605      	mov	r5, r0
  
  src_mask = (uint32_t)ptr & getSn_RxMASK(sn);
 8005092:	f109 091e 	add.w	r9, r9, #30
  ptr = getSn_RX_RD(sn);
 8005096:	4618      	mov	r0, r3
 8005098:	9300      	str	r3, [sp, #0]
 800509a:	f7ff feb3 	bl	8004e04 <WIZCHIP_READ>
 800509e:	eb00 2505 	add.w	r5, r0, r5, lsl #8
  src_mask = (uint32_t)ptr & getSn_RxMASK(sn);
 80050a2:	4648      	mov	r0, r9
 80050a4:	f7ff feae 	bl	8004e04 <WIZCHIP_READ>
 80050a8:	0284      	lsls	r4, r0, #10
  src_ptr = (uint8_t *)((uint32_t)getSn_RxBASE(sn) + src_mask);
 80050aa:	4640      	mov	r0, r8
  ptr = getSn_RX_RD(sn);
 80050ac:	b2ad      	uxth	r5, r5
  src_mask = (uint32_t)ptr & getSn_RxMASK(sn);
 80050ae:	3c01      	subs	r4, #1
  src_ptr = (uint8_t *)((uint32_t)getSn_RxBASE(sn) + src_mask);
 80050b0:	f7ff ff60 	bl	8004f74 <getSn_RxBASE>
  src_mask = (uint32_t)ptr & getSn_RxMASK(sn);
 80050b4:	402c      	ands	r4, r5
  
  if( (src_mask + len) > getSn_RxMAX(sn) ) 
 80050b6:	19e2      	adds	r2, r4, r7
  src_ptr = (uint8_t *)((uint32_t)getSn_RxBASE(sn) + src_mask);
 80050b8:	eb00 0b04 	add.w	fp, r0, r4
  if( (src_mask + len) > getSn_RxMAX(sn) ) 
 80050bc:	4648      	mov	r0, r9
 80050be:	9201      	str	r2, [sp, #4]
 80050c0:	f7ff fea0 	bl	8004e04 <WIZCHIP_READ>
 80050c4:	9a01      	ldr	r2, [sp, #4]
 80050c6:	ebb2 2f80 	cmp.w	r2, r0, lsl #10
 80050ca:	dd21      	ble.n	8005110 <wiz_recv_data+0xa0>
  {
    size = getSn_RxMAX(sn) - src_mask;
 80050cc:	4648      	mov	r0, r9
 80050ce:	f7ff fe99 	bl	8004e04 <WIZCHIP_READ>
    WIZCHIP_READ_BUF((uint32_t)src_ptr, (uint8_t*)wizdata, size);
 80050d2:	4631      	mov	r1, r6
    size = getSn_RxMAX(sn) - src_mask;
 80050d4:	ebc4 2480 	rsb	r4, r4, r0, lsl #10
    WIZCHIP_READ_BUF((uint32_t)src_ptr, (uint8_t*)wizdata, size);
 80050d8:	4658      	mov	r0, fp
    size = getSn_RxMAX(sn) - src_mask;
 80050da:	b2a4      	uxth	r4, r4
    WIZCHIP_READ_BUF((uint32_t)src_ptr, (uint8_t*)wizdata, size);
 80050dc:	4622      	mov	r2, r4
    wizdata += size;
 80050de:	4426      	add	r6, r4
    size = len - size;
 80050e0:	1b3c      	subs	r4, r7, r4
    WIZCHIP_READ_BUF((uint32_t)src_ptr, (uint8_t*)wizdata, size);
 80050e2:	f7ff fedb 	bl	8004e9c <WIZCHIP_READ_BUF>
    src_ptr = (uint8_t*)((uint32_t)getSn_RxBASE(sn));
 80050e6:	4640      	mov	r0, r8
    size = len - size;
 80050e8:	b2a4      	uxth	r4, r4
    src_ptr = (uint8_t*)((uint32_t)getSn_RxBASE(sn));
 80050ea:	f7ff ff43 	bl	8004f74 <getSn_RxBASE>
    WIZCHIP_READ_BUF((uint32_t)src_ptr, (uint8_t*)wizdata, size);
 80050ee:	4631      	mov	r1, r6
 80050f0:	4622      	mov	r2, r4
  else
  {
    WIZCHIP_READ_BUF((uint32_t)src_ptr, (uint8_t*)wizdata, len);
  }
    
  ptr += len;
 80050f2:	443d      	add	r5, r7
    WIZCHIP_READ_BUF((uint32_t)src_ptr, (uint8_t*)wizdata, len);
 80050f4:	f7ff fed2 	bl	8004e9c <WIZCHIP_READ_BUF>
  
  setSn_RX_RD(sn, ptr);
 80050f8:	4650      	mov	r0, sl
  ptr += len;
 80050fa:	b2ad      	uxth	r5, r5
  setSn_RX_RD(sn, ptr);
 80050fc:	0a29      	lsrs	r1, r5, #8
 80050fe:	f7ff fe61 	bl	8004dc4 <WIZCHIP_WRITE>
 8005102:	9800      	ldr	r0, [sp, #0]
 8005104:	b2e9      	uxtb	r1, r5
}
 8005106:	b003      	add	sp, #12
 8005108:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  setSn_RX_RD(sn, ptr);
 800510c:	f7ff be5a 	b.w	8004dc4 <WIZCHIP_WRITE>
    WIZCHIP_READ_BUF((uint32_t)src_ptr, (uint8_t*)wizdata, len);
 8005110:	463a      	mov	r2, r7
 8005112:	4631      	mov	r1, r6
 8005114:	4658      	mov	r0, fp
 8005116:	e7ec      	b.n	80050f2 <wiz_recv_data+0x82>

08005118 <wizchip_cris_exit>:
 * @brief Default function to disable interrupt.
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//void 	  wizchip_cris_exit(void)          {};
void 	  wizchip_cris_exit(void)          {}
 8005118:	4770      	bx	lr
	...

0800511c <wizchip_cs_select>:
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//void 	wizchip_cs_select(void)            {};
void 	wizchip_cs_select(void)            {
	PIN_nCS1(RESET);
 800511c:	2200      	movs	r2, #0
 800511e:	2140      	movs	r1, #64	; 0x40
 8005120:	4801      	ldr	r0, [pc, #4]	; (8005128 <wizchip_cs_select+0xc>)
 8005122:	f7fc b897 	b.w	8001254 <HAL_GPIO_WritePin>
 8005126:	bf00      	nop
 8005128:	58020400 	.word	0x58020400

0800512c <wizchip_cs_deselect>:
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//void 	wizchip_cs_deselect(void)          {};
void 	wizchip_cs_deselect(void)          {
	PIN_nCS1(SET);
 800512c:	2201      	movs	r2, #1
 800512e:	2140      	movs	r1, #64	; 0x40
 8005130:	4801      	ldr	r0, [pc, #4]	; (8005138 <wizchip_cs_deselect+0xc>)
 8005132:	f7fc b88f 	b.w	8001254 <HAL_GPIO_WritePin>
 8005136:	bf00      	nop
 8005138:	58020400 	.word	0x58020400

0800513c <wizchip_spi_writebyte>:
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//void 	wizchip_spi_writebyte(uint8_t wb) {};
void 	wizchip_spi_writebyte(uint8_t wb)
{
 800513c:	b507      	push	{r0, r1, r2, lr}
 800513e:	a902      	add	r1, sp, #8
	HAL_SPI_Transmit(&hspi3, &wb, 1, 20);
 8005140:	2314      	movs	r3, #20
 8005142:	2201      	movs	r2, #1
{
 8005144:	f801 0d01 	strb.w	r0, [r1, #-1]!
	HAL_SPI_Transmit(&hspi3, &wb, 1, 20);
 8005148:	4802      	ldr	r0, [pc, #8]	; (8005154 <wizchip_spi_writebyte+0x18>)
 800514a:	f7fd fc35 	bl	80029b8 <HAL_SPI_Transmit>
}
 800514e:	b003      	add	sp, #12
 8005150:	f85d fb04 	ldr.w	pc, [sp], #4
 8005154:	20003e48 	.word	0x20003e48

08005158 <wizchip_spi_readbyte>:
{
 8005158:	b507      	push	{r0, r1, r2, lr}
	HAL_SPI_Receive(&hspi3,&buf,1,20);
 800515a:	2314      	movs	r3, #20
 800515c:	2201      	movs	r2, #1
 800515e:	f10d 0107 	add.w	r1, sp, #7
 8005162:	4804      	ldr	r0, [pc, #16]	; (8005174 <wizchip_spi_readbyte+0x1c>)
 8005164:	f7fd fee3 	bl	8002f2e <HAL_SPI_Receive>
}
 8005168:	f89d 0007 	ldrb.w	r0, [sp, #7]
 800516c:	b003      	add	sp, #12
 800516e:	f85d fb04 	ldr.w	pc, [sp], #4
 8005172:	bf00      	nop
 8005174:	20003e48 	.word	0x20003e48

08005178 <wizchip_cris_enter>:
 8005178:	4770      	bx	lr

0800517a <fobos_eth_protocol_send>:
	  vTaskDelay(5);
  /* USER CODE END 5 */
}
}

void fobos_eth_protocol_send(uint8_t CMD, uint8_t bytes_in_packet_N, fobos_protocol_buf_u *fobos_eth_buf){//   [0]=0!
 800517a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800517e:	4614      	mov	r4, r2
 8005180:	460d      	mov	r5, r1
 8005182:	1c97      	adds	r7, r2, #2
	fobos_eth_buf->fobos_protocol_buf_t.CMD = CMD;
	fobos_eth_buf->fobos_protocol_buf_t.bytes_in_packet_N = bytes_in_packet_N;
	for(int i=0; i<bytes_in_packet_N; i++)
 8005184:	2600      	movs	r6, #0
	fobos_eth_buf->fobos_protocol_buf_t.data[i] = (uint8_t)(rand()%7);
 8005186:	f04f 0807 	mov.w	r8, #7
	fobos_eth_buf->fobos_protocol_buf_t.CMD = CMD;
 800518a:	7010      	strb	r0, [r2, #0]
	fobos_eth_buf->fobos_protocol_buf_t.bytes_in_packet_N = bytes_in_packet_N;
 800518c:	7061      	strb	r1, [r4, #1]
	for(int i=0; i<bytes_in_packet_N; i++)
 800518e:	42ae      	cmp	r6, r5
 8005190:	db07      	blt.n	80051a2 <fobos_eth_protocol_send+0x28>
	fobos_eth_buf->fobos_protocol_buf_t.data[0]=0;//!!!@@@###
 8005192:	2000      	movs	r0, #0
	send(SOCKET0,fobos_eth_buf->data_to_transmit,bytes_in_packet_N+2);
 8005194:	1caa      	adds	r2, r5, #2
 8005196:	4621      	mov	r1, r4
	fobos_eth_buf->fobos_protocol_buf_t.data[0]=0;//!!!@@@###
 8005198:	70a0      	strb	r0, [r4, #2]
}
 800519a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
	send(SOCKET0,fobos_eth_buf->data_to_transmit,bytes_in_packet_N+2);
 800519e:	f7ff bce7 	b.w	8004b70 <send>
	fobos_eth_buf->fobos_protocol_buf_t.data[i] = (uint8_t)(rand()%7);
 80051a2:	f000 fc97 	bl	8005ad4 <rand>
	for(int i=0; i<bytes_in_packet_N; i++)
 80051a6:	3601      	adds	r6, #1
	fobos_eth_buf->fobos_protocol_buf_t.data[i] = (uint8_t)(rand()%7);
 80051a8:	fb90 f3f8 	sdiv	r3, r0, r8
 80051ac:	ebc3 03c3 	rsb	r3, r3, r3, lsl #3
 80051b0:	1ac0      	subs	r0, r0, r3
 80051b2:	f807 0b01 	strb.w	r0, [r7], #1
 80051b6:	e7ea      	b.n	800518e <fobos_eth_protocol_send+0x14>

080051b8 <eth_cmds_analysis>:

void eth_cmds_analysis(fobos_protocol_buf_u *fobos_eth_buf){
 80051b8:	4601      	mov	r1, r0
	switch(fobos_eth_buf->fobos_protocol_buf_t.CMD)
 80051ba:	7800      	ldrb	r0, [r0, #0]
 80051bc:	280c      	cmp	r0, #12
 80051be:	d019      	beq.n	80051f4 <eth_cmds_analysis+0x3c>
 80051c0:	d809      	bhi.n	80051d6 <eth_cmds_analysis+0x1e>
 80051c2:	2806      	cmp	r0, #6
 80051c4:	d01a      	beq.n	80051fc <eth_cmds_analysis+0x44>
 80051c6:	d801      	bhi.n	80051cc <eth_cmds_analysis+0x14>
 80051c8:	b180      	cbz	r0, 80051ec <eth_cmds_analysis+0x34>
 80051ca:	4770      	bx	lr
 80051cc:	280a      	cmp	r0, #10
 80051ce:	d011      	beq.n	80051f4 <eth_cmds_analysis+0x3c>
 80051d0:	280b      	cmp	r0, #11
 80051d2:	d016      	beq.n	8005202 <eth_cmds_analysis+0x4a>
 80051d4:	4770      	bx	lr
 80051d6:	2814      	cmp	r0, #20
 80051d8:	d010      	beq.n	80051fc <eth_cmds_analysis+0x44>
 80051da:	d802      	bhi.n	80051e2 <eth_cmds_analysis+0x2a>
 80051dc:	280d      	cmp	r0, #13
 80051de:	d010      	beq.n	8005202 <eth_cmds_analysis+0x4a>
 80051e0:	4770      	bx	lr
 80051e2:	2815      	cmp	r0, #21
 80051e4:	d00a      	beq.n	80051fc <eth_cmds_analysis+0x44>
 80051e6:	281e      	cmp	r0, #30
 80051e8:	d00b      	beq.n	8005202 <eth_cmds_analysis+0x4a>
 80051ea:	4770      	bx	lr
	{
	case FOBOS_ETH_ECHO:
			//fobos_eth_protocol_send(FOBOS_ETH_ECHO, getSn_RX_RSR(SOCKET0), fobos_eth_buf);
			send(SOCKET0, fobos_eth_buf->data_to_transmit, fobos_eth_buf->fobos_protocol_buf_t.bytes_in_packet_N+2);
 80051ec:	784a      	ldrb	r2, [r1, #1]
 80051ee:	3202      	adds	r2, #2
 80051f0:	f7ff bcbe 	b.w	8004b70 <send>
		break;
	case FOBOS_GENERATOR_STATE:
		fobos_eth_protocol_send(FOBOS_GENERATOR_STATE, 2, fobos_eth_buf);
		break;
	case FOBOS_SERVOMOTOR_PLACEMENT:
		fobos_eth_protocol_send(FOBOS_SERVOMOTOR_PLACEMENT, 4, fobos_eth_buf);
 80051f4:	460a      	mov	r2, r1
 80051f6:	2104      	movs	r1, #4
		break;
	case FOBOS_CMD_WORK:
		fobos_eth_protocol_send(FOBOS_CMD_WORK, 1, fobos_eth_buf);
		break;
	case FOBOS_CMD_BARRIER:
		fobos_eth_protocol_send(FOBOS_CMD_BARRIER, 2, fobos_eth_buf);
 80051f8:	f7ff bfbf 	b.w	800517a <fobos_eth_protocol_send>
		fobos_eth_protocol_send(FOBOS_CMD_WORK, 1, fobos_eth_buf);
 80051fc:	460a      	mov	r2, r1
 80051fe:	2101      	movs	r1, #1
 8005200:	e7fa      	b.n	80051f8 <eth_cmds_analysis+0x40>
		fobos_eth_protocol_send(FOBOS_CMD_BARRIER, 2, fobos_eth_buf);
 8005202:	460a      	mov	r2, r1
 8005204:	2102      	movs	r1, #2
 8005206:	e7f7      	b.n	80051f8 <eth_cmds_analysis+0x40>

08005208 <EthernetTask_func>:
{
 8005208:	b570      	push	{r4, r5, r6, lr}
	uint8_t subnet_mask_adr[4] = {255,255,255,0};
 800520a:	23ff      	movs	r3, #255	; 0xff
{
 800520c:	b0c4      	sub	sp, #272	; 0x110
	uint8_t subnet_mask_adr[4] = {255,255,255,0};
 800520e:	2200      	movs	r2, #0
	uint8_t ip_source_adr[4] = {192,168,100,1};
 8005210:	2401      	movs	r4, #1
	uint8_t subnet_mask_adr[4] = {255,255,255,0};
 8005212:	f88d 3004 	strb.w	r3, [sp, #4]
	PIN_PWDN(RESET);
 8005216:	2104      	movs	r1, #4
	uint8_t subnet_mask_adr[4] = {255,255,255,0};
 8005218:	f88d 3005 	strb.w	r3, [sp, #5]
 800521c:	f88d 3006 	strb.w	r3, [sp, #6]
	uint8_t ip_source_adr[4] = {192,168,100,1};
 8005220:	23c0      	movs	r3, #192	; 0xc0
	PIN_PWDN(RESET);
 8005222:	483e      	ldr	r0, [pc, #248]	; (800531c <EthernetTask_func+0x114>)
	uint8_t ip_source_adr[4] = {192,168,100,1};
 8005224:	f88d 3008 	strb.w	r3, [sp, #8]
 8005228:	23a8      	movs	r3, #168	; 0xa8
	uint8_t subnet_mask_adr[4] = {255,255,255,0};
 800522a:	f88d 2007 	strb.w	r2, [sp, #7]
	uint8_t ip_source_adr[4] = {192,168,100,1};
 800522e:	f88d 3009 	strb.w	r3, [sp, #9]
 8005232:	2364      	movs	r3, #100	; 0x64
 8005234:	f88d 400b 	strb.w	r4, [sp, #11]
 8005238:	f88d 300a 	strb.w	r3, [sp, #10]
	PIN_PWDN(RESET);
 800523c:	f7fc f80a 	bl	8001254 <HAL_GPIO_WritePin>
	PIN_nRESET(SET);
 8005240:	4622      	mov	r2, r4
 8005242:	2110      	movs	r1, #16
 8005244:	4835      	ldr	r0, [pc, #212]	; (800531c <EthernetTask_func+0x114>)
 8005246:	f7fc f805 	bl	8001254 <HAL_GPIO_WritePin>
	PIN_nCS1(SET);
 800524a:	4622      	mov	r2, r4
 800524c:	2140      	movs	r1, #64	; 0x40
 800524e:	4834      	ldr	r0, [pc, #208]	; (8005320 <EthernetTask_func+0x118>)
 8005250:	f7fc f800 	bl	8001254 <HAL_GPIO_WritePin>
	vTaskDelay(300);
 8005254:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8005258:	f7ff faa4 	bl	80047a4 <vTaskDelay>
	setSUBR(subnet_mask_adr);
 800525c:	2204      	movs	r2, #4
 800525e:	2005      	movs	r0, #5
	  if(!PIN_nINT){
 8005260:	4d2e      	ldr	r5, [pc, #184]	; (800531c <EthernetTask_func+0x114>)
	setSUBR(subnet_mask_adr);
 8005262:	eb0d 0102 	add.w	r1, sp, r2
		  LED_VD1(SET);
 8005266:	4e2e      	ldr	r6, [pc, #184]	; (8005320 <EthernetTask_func+0x118>)
	setSUBR(subnet_mask_adr);
 8005268:	f7ff fdec 	bl	8004e44 <WIZCHIP_WRITE_BUF>
	setSIPR(ip_source_adr);
 800526c:	2204      	movs	r2, #4
 800526e:	a902      	add	r1, sp, #8
 8005270:	200f      	movs	r0, #15
 8005272:	f7ff fde7 	bl	8004e44 <WIZCHIP_WRITE_BUF>
	setRTR(4000);
 8005276:	210f      	movs	r1, #15
 8005278:	2017      	movs	r0, #23
 800527a:	f7ff fda3 	bl	8004dc4 <WIZCHIP_WRITE>
 800527e:	21a0      	movs	r1, #160	; 0xa0
 8005280:	2018      	movs	r0, #24
 8005282:	f7ff fd9f 	bl	8004dc4 <WIZCHIP_WRITE>
	  if(!PIN_nINT){
 8005286:	2180      	movs	r1, #128	; 0x80
 8005288:	4628      	mov	r0, r5
 800528a:	f7fb ffdd 	bl	8001248 <HAL_GPIO_ReadPin>
 800528e:	4604      	mov	r4, r0
 8005290:	b980      	cbnz	r0, 80052b4 <EthernetTask_func+0xac>
		  LED_VD1(SET);
 8005292:	2180      	movs	r1, #128	; 0x80
 8005294:	2201      	movs	r2, #1
 8005296:	4630      	mov	r0, r6
 8005298:	f7fb ffdc 	bl	8001254 <HAL_GPIO_WritePin>
		  disconnect(SOCKET0);
 800529c:	4620      	mov	r0, r4
 800529e:	f7ff fc25 	bl	8004aec <disconnect>
		  setSn_IR(SOCKET0, getSn_IR(SOCKET0));
 80052a2:	f244 0002 	movw	r0, #16386	; 0x4002
 80052a6:	f7ff fdad 	bl	8004e04 <WIZCHIP_READ>
 80052aa:	4601      	mov	r1, r0
 80052ac:	f244 0002 	movw	r0, #16386	; 0x4002
 80052b0:	f7ff fd88 	bl	8004dc4 <WIZCHIP_WRITE>
	  switch (getSn_SR(SOCKET0)){
 80052b4:	f244 0003 	movw	r0, #16387	; 0x4003
 80052b8:	f7ff fda4 	bl	8004e04 <WIZCHIP_READ>
 80052bc:	2813      	cmp	r0, #19
 80052be:	d028      	beq.n	8005312 <EthernetTask_func+0x10a>
 80052c0:	d804      	bhi.n	80052cc <EthernetTask_func+0xc4>
 80052c2:	b1f8      	cbz	r0, 8005304 <EthernetTask_func+0xfc>
	  vTaskDelay(5);
 80052c4:	2005      	movs	r0, #5
 80052c6:	f7ff fa6d 	bl	80047a4 <vTaskDelay>
	  if(!PIN_nINT){
 80052ca:	e7dc      	b.n	8005286 <EthernetTask_func+0x7e>
	  switch (getSn_SR(SOCKET0)){
 80052cc:	2817      	cmp	r0, #23
 80052ce:	d00a      	beq.n	80052e6 <EthernetTask_func+0xde>
 80052d0:	281c      	cmp	r0, #28
 80052d2:	d1f7      	bne.n	80052c4 <EthernetTask_func+0xbc>
		  disconnect(SOCKET0);
 80052d4:	2000      	movs	r0, #0
 80052d6:	f7ff fc09 	bl	8004aec <disconnect>
		  LED_VD2(RESET);
 80052da:	2200      	movs	r2, #0
 80052dc:	2102      	movs	r1, #2
 80052de:	4628      	mov	r0, r5
 80052e0:	f7fb ffb8 	bl	8001254 <HAL_GPIO_WritePin>
		  break;
 80052e4:	e7ee      	b.n	80052c4 <EthernetTask_func+0xbc>
		  LED_VD2(SET);
 80052e6:	4628      	mov	r0, r5
 80052e8:	2201      	movs	r2, #1
 80052ea:	2102      	movs	r1, #2
 80052ec:	f7fb ffb2 	bl	8001254 <HAL_GPIO_WritePin>
			recv(SOCKET0,fobos_eth_buf.data_to_transmit, 258);
 80052f0:	f44f 7281 	mov.w	r2, #258	; 0x102
 80052f4:	a903      	add	r1, sp, #12
 80052f6:	2000      	movs	r0, #0
 80052f8:	f7ff fcf4 	bl	8004ce4 <recv>
			eth_cmds_analysis(&fobos_eth_buf);
 80052fc:	a803      	add	r0, sp, #12
 80052fe:	f7ff ff5b 	bl	80051b8 <eth_cmds_analysis>
		  break;
 8005302:	e7df      	b.n	80052c4 <EthernetTask_func+0xbc>
		  socket(SOCKET0,Sn_MR_TCP,socket_port,0x00);
 8005304:	4603      	mov	r3, r0
 8005306:	f643 2298 	movw	r2, #15000	; 0x3a98
 800530a:	2101      	movs	r1, #1
 800530c:	f7ff fb30 	bl	8004970 <socket>
 8005310:	e7e3      	b.n	80052da <EthernetTask_func+0xd2>
		  listen(SOCKET0);
 8005312:	2000      	movs	r0, #0
 8005314:	f7ff fbb6 	bl	8004a84 <listen>
 8005318:	e7df      	b.n	80052da <EthernetTask_func+0xd2>
 800531a:	bf00      	nop
 800531c:	58020c00 	.word	0x58020c00
 8005320:	58020400 	.word	0x58020400

08005324 <DigIOTask_func>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_DigIOTask_func */
void DigIOTask_func(void const * argument)
{
 8005324:	b508      	push	{r3, lr}
  /* USER CODE BEGIN DigIOTask_func */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8005326:	2001      	movs	r0, #1
 8005328:	f7fe fd2b 	bl	8003d82 <osDelay>
 800532c:	e7fb      	b.n	8005326 <DigIOTask_func+0x2>
	...

08005330 <SystemClock_Config>:
{
 8005330:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005332:	b0cd      	sub	sp, #308	; 0x134
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8005334:	224c      	movs	r2, #76	; 0x4c
 8005336:	2100      	movs	r1, #0
 8005338:	a80a      	add	r0, sp, #40	; 0x28
 800533a:	f000 fbc3 	bl	8005ac4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800533e:	2220      	movs	r2, #32
 8005340:	2100      	movs	r1, #0
 8005342:	a802      	add	r0, sp, #8
 8005344:	f000 fbbe 	bl	8005ac4 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8005348:	22bc      	movs	r2, #188	; 0xbc
 800534a:	2100      	movs	r1, #0
 800534c:	a81d      	add	r0, sp, #116	; 0x74
 800534e:	f000 fbb9 	bl	8005ac4 <memset>
  MODIFY_REG(PWR->CR3, PWR_CR3_SCUEN, 0);
 8005352:	4b30      	ldr	r3, [pc, #192]	; (8005414 <SystemClock_Config+0xe4>)
 8005354:	68da      	ldr	r2, [r3, #12]
 8005356:	f022 0204 	bic.w	r2, r2, #4
 800535a:	60da      	str	r2, [r3, #12]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 800535c:	2200      	movs	r2, #0
 800535e:	9201      	str	r2, [sp, #4]
 8005360:	699a      	ldr	r2, [r3, #24]
 8005362:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000
 8005366:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800536a:	619a      	str	r2, [r3, #24]
 800536c:	699a      	ldr	r2, [r3, #24]
 800536e:	f402 4240 	and.w	r2, r2, #49152	; 0xc000
 8005372:	9201      	str	r2, [sp, #4]
 8005374:	9a01      	ldr	r2, [sp, #4]
  while ((PWR->D3CR & (PWR_D3CR_VOSRDY)) != PWR_D3CR_VOSRDY) 
 8005376:	699a      	ldr	r2, [r3, #24]
 8005378:	0492      	lsls	r2, r2, #18
 800537a:	d5fc      	bpl.n	8005376 <SystemClock_Config+0x46>
  __HAL_RCC_PLL_PLLSOURCE_CONFIG(RCC_PLLSOURCE_HSE);
 800537c:	4a26      	ldr	r2, [pc, #152]	; (8005418 <SystemClock_Config+0xe8>)
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 800537e:	2400      	movs	r4, #0
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8005380:	2502      	movs	r5, #2
  RCC_OscInitStruct.PLL.PLLQ = 8;
 8005382:	2608      	movs	r6, #8
  __HAL_RCC_PLL_PLLSOURCE_CONFIG(RCC_PLLSOURCE_HSE);
 8005384:	6a93      	ldr	r3, [r2, #40]	; 0x28
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8005386:	2701      	movs	r7, #1
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8005388:	a80a      	add	r0, sp, #40	; 0x28
  __HAL_RCC_PLL_PLLSOURCE_CONFIG(RCC_PLLSOURCE_HSE);
 800538a:	f023 0303 	bic.w	r3, r3, #3
 800538e:	f043 0302 	orr.w	r3, r3, #2
 8005392:	6293      	str	r3, [r2, #40]	; 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8005394:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8005398:	970a      	str	r7, [sp, #40]	; 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800539a:	930b      	str	r3, [sp, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLM = 5;
 800539c:	2305      	movs	r3, #5
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800539e:	9513      	str	r5, [sp, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLM = 5;
 80053a0:	9315      	str	r3, [sp, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLN = 72;
 80053a2:	2348      	movs	r3, #72	; 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80053a4:	9514      	str	r5, [sp, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLN = 72;
 80053a6:	9316      	str	r3, [sp, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLP = 4;
 80053a8:	2304      	movs	r3, #4
  RCC_OscInitStruct.PLL.PLLQ = 8;
 80053aa:	9618      	str	r6, [sp, #96]	; 0x60
  RCC_OscInitStruct.PLL.PLLP = 4;
 80053ac:	9317      	str	r3, [sp, #92]	; 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 80053ae:	9519      	str	r5, [sp, #100]	; 0x64
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_2;
 80053b0:	961a      	str	r6, [sp, #104]	; 0x68
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 80053b2:	941b      	str	r4, [sp, #108]	; 0x6c
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 80053b4:	941c      	str	r4, [sp, #112]	; 0x70
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80053b6:	f7fb ff6b 	bl	8001290 <HAL_RCC_OscConfig>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80053ba:	233f      	movs	r3, #63	; 0x3f
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 80053bc:	2240      	movs	r2, #64	; 0x40
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80053be:	4639      	mov	r1, r7
 80053c0:	eb0d 0006 	add.w	r0, sp, r6
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80053c4:	9302      	str	r3, [sp, #8]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80053c6:	2303      	movs	r3, #3
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 80053c8:	9207      	str	r2, [sp, #28]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV8;
 80053ca:	f44f 62c0 	mov.w	r2, #1536	; 0x600
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80053ce:	9303      	str	r3, [sp, #12]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV8;
 80053d0:	2360      	movs	r3, #96	; 0x60
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV8;
 80053d2:	9208      	str	r2, [sp, #32]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV8;
 80053d4:	9306      	str	r3, [sp, #24]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV8;
 80053d6:	9309      	str	r3, [sp, #36]	; 0x24
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 80053d8:	9404      	str	r4, [sp, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 80053da:	9405      	str	r4, [sp, #20]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80053dc:	f7fc fa3e 	bl	800185c <HAL_RCC_ClockConfig>
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART6|RCC_PERIPHCLK_FDCAN
 80053e0:	f249 0301 	movw	r3, #36865	; 0x9001
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80053e4:	a81d      	add	r0, sp, #116	; 0x74
  PeriphClkInitStruct.PLL2.PLL2P = 2;
 80053e6:	9520      	str	r5, [sp, #128]	; 0x80
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART6|RCC_PERIPHCLK_FDCAN
 80053e8:	931d      	str	r3, [sp, #116]	; 0x74
  PeriphClkInitStruct.PLL2.PLL2M = 20;
 80053ea:	2314      	movs	r3, #20
  PeriphClkInitStruct.PLL2.PLL2R = 2;
 80053ec:	9522      	str	r5, [sp, #136]	; 0x88
  PeriphClkInitStruct.PLL2.PLL2M = 20;
 80053ee:	931e      	str	r3, [sp, #120]	; 0x78
  PeriphClkInitStruct.PLL2.PLL2N = 150;
 80053f0:	2396      	movs	r3, #150	; 0x96
  PeriphClkInitStruct.PLL2.PLL2RGE = RCC_PLL2VCIRANGE_0;
 80053f2:	9423      	str	r4, [sp, #140]	; 0x8c
  PeriphClkInitStruct.PLL2.PLL2N = 150;
 80053f4:	931f      	str	r3, [sp, #124]	; 0x7c
  PeriphClkInitStruct.PLL2.PLL2Q = 30;
 80053f6:	231e      	movs	r3, #30
  PeriphClkInitStruct.PLL2.PLL2FRACN = 0;
 80053f8:	9425      	str	r4, [sp, #148]	; 0x94
  PeriphClkInitStruct.PLL2.PLL2Q = 30;
 80053fa:	9321      	str	r3, [sp, #132]	; 0x84
  PeriphClkInitStruct.PLL2.PLL2VCOSEL = RCC_PLL2VCOMEDIUM;
 80053fc:	2320      	movs	r3, #32
  PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_PLL;
 80053fe:	9434      	str	r4, [sp, #208]	; 0xd0
  PeriphClkInitStruct.PLL2.PLL2VCOSEL = RCC_PLL2VCOMEDIUM;
 8005400:	9324      	str	r3, [sp, #144]	; 0x90
  PeriphClkInitStruct.FdcanClockSelection = RCC_FDCANCLKSOURCE_PLL;
 8005402:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
  PeriphClkInitStruct.Usart16ClockSelection = RCC_USART16CLKSOURCE_PLL2;
 8005406:	963b      	str	r6, [sp, #236]	; 0xec
  PeriphClkInitStruct.FdcanClockSelection = RCC_FDCANCLKSOURCE_PLL;
 8005408:	9338      	str	r3, [sp, #224]	; 0xe0
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800540a:	f7fc fc13 	bl	8001c34 <HAL_RCCEx_PeriphCLKConfig>
}
 800540e:	b04d      	add	sp, #308	; 0x134
 8005410:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005412:	bf00      	nop
 8005414:	58024800 	.word	0x58024800
 8005418:	58024400 	.word	0x58024400

0800541c <main>:
{
 800541c:	b580      	push	{r7, lr}
 800541e:	b092      	sub	sp, #72	; 0x48
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8005420:	4db1      	ldr	r5, [pc, #708]	; (80056e8 <main+0x2cc>)
  HAL_Init();
 8005422:	f7fb f909 	bl	8000638 <HAL_Init>
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8005426:	2400      	movs	r4, #0
  SystemClock_Config();
 8005428:	f7ff ff82 	bl	8005330 <SystemClock_Config>
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800542c:	2214      	movs	r2, #20
 800542e:	2100      	movs	r1, #0
 8005430:	a80d      	add	r0, sp, #52	; 0x34
 8005432:	f000 fb47 	bl	8005ac4 <memset>
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8005436:	f8d5 30e0 	ldr.w	r3, [r5, #224]	; 0xe0
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11, GPIO_PIN_RESET);
 800543a:	2200      	movs	r2, #0
 800543c:	f44f 6170 	mov.w	r1, #3840	; 0xf00
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8005440:	f043 0304 	orr.w	r3, r3, #4
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11, GPIO_PIN_RESET);
 8005444:	48a9      	ldr	r0, [pc, #676]	; (80056ec <main+0x2d0>)
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2;
 8005446:	f04f 0807 	mov.w	r8, #7
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800544a:	2601      	movs	r6, #1
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800544c:	f8c5 30e0 	str.w	r3, [r5, #224]	; 0xe0
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8005450:	2702      	movs	r7, #2
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8005452:	f8d5 30e0 	ldr.w	r3, [r5, #224]	; 0xe0
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 8005456:	f04f 0980 	mov.w	r9, #128	; 0x80
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800545a:	f003 0304 	and.w	r3, r3, #4
 800545e:	9302      	str	r3, [sp, #8]
 8005460:	9b02      	ldr	r3, [sp, #8]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8005462:	f8d5 30e0 	ldr.w	r3, [r5, #224]	; 0xe0
 8005466:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800546a:	f8c5 30e0 	str.w	r3, [r5, #224]	; 0xe0
 800546e:	f8d5 30e0 	ldr.w	r3, [r5, #224]	; 0xe0
 8005472:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005476:	9303      	str	r3, [sp, #12]
 8005478:	9b03      	ldr	r3, [sp, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800547a:	f8d5 30e0 	ldr.w	r3, [r5, #224]	; 0xe0
 800547e:	f043 0301 	orr.w	r3, r3, #1
 8005482:	f8c5 30e0 	str.w	r3, [r5, #224]	; 0xe0
 8005486:	f8d5 30e0 	ldr.w	r3, [r5, #224]	; 0xe0
 800548a:	f003 0301 	and.w	r3, r3, #1
 800548e:	9304      	str	r3, [sp, #16]
 8005490:	9b04      	ldr	r3, [sp, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8005492:	f8d5 30e0 	ldr.w	r3, [r5, #224]	; 0xe0
 8005496:	f043 0302 	orr.w	r3, r3, #2
 800549a:	f8c5 30e0 	str.w	r3, [r5, #224]	; 0xe0
 800549e:	f8d5 30e0 	ldr.w	r3, [r5, #224]	; 0xe0
 80054a2:	f003 0302 	and.w	r3, r3, #2
 80054a6:	9305      	str	r3, [sp, #20]
 80054a8:	9b05      	ldr	r3, [sp, #20]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80054aa:	f8d5 30e0 	ldr.w	r3, [r5, #224]	; 0xe0
 80054ae:	f043 0310 	orr.w	r3, r3, #16
 80054b2:	f8c5 30e0 	str.w	r3, [r5, #224]	; 0xe0
 80054b6:	f8d5 30e0 	ldr.w	r3, [r5, #224]	; 0xe0
 80054ba:	f003 0310 	and.w	r3, r3, #16
 80054be:	9306      	str	r3, [sp, #24]
 80054c0:	9b06      	ldr	r3, [sp, #24]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80054c2:	f8d5 30e0 	ldr.w	r3, [r5, #224]	; 0xe0
 80054c6:	f043 0308 	orr.w	r3, r3, #8
 80054ca:	f8c5 30e0 	str.w	r3, [r5, #224]	; 0xe0
 80054ce:	f8d5 30e0 	ldr.w	r3, [r5, #224]	; 0xe0
 80054d2:	f003 0308 	and.w	r3, r3, #8
 80054d6:	9307      	str	r3, [sp, #28]
 80054d8:	9b07      	ldr	r3, [sp, #28]
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11, GPIO_PIN_RESET);
 80054da:	f7fb febb 	bl	8001254 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8|GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12, GPIO_PIN_RESET);
 80054de:	2200      	movs	r2, #0
 80054e0:	f44f 51e8 	mov.w	r1, #7424	; 0x1d00
 80054e4:	4882      	ldr	r0, [pc, #520]	; (80056f0 <main+0x2d4>)
 80054e6:	f7fb feb5 	bl	8001254 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_4, GPIO_PIN_RESET);
 80054ea:	2200      	movs	r2, #0
 80054ec:	2116      	movs	r1, #22
 80054ee:	4881      	ldr	r0, [pc, #516]	; (80056f4 <main+0x2d8>)
 80054f0:	f7fb feb0 	bl	8001254 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6|GPIO_PIN_7, GPIO_PIN_RESET);
 80054f4:	2200      	movs	r2, #0
 80054f6:	21c0      	movs	r1, #192	; 0xc0
 80054f8:	487f      	ldr	r0, [pc, #508]	; (80056f8 <main+0x2dc>)
 80054fa:	f7fb feab 	bl	8001254 <HAL_GPIO_WritePin>
  GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 80054fe:	23e0      	movs	r3, #224	; 0xe0
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005500:	a90d      	add	r1, sp, #52	; 0x34
 8005502:	487e      	ldr	r0, [pc, #504]	; (80056fc <main+0x2e0>)
  GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8005504:	930d      	str	r3, [sp, #52]	; 0x34
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8005506:	940e      	str	r4, [sp, #56]	; 0x38
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005508:	940f      	str	r4, [sp, #60]	; 0x3c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800550a:	f7fb fdb3 	bl	8001074 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 800550e:	2330      	movs	r3, #48	; 0x30
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8005510:	a90d      	add	r1, sp, #52	; 0x34
 8005512:	4877      	ldr	r0, [pc, #476]	; (80056f0 <main+0x2d4>)
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8005514:	930d      	str	r3, [sp, #52]	; 0x34
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8005516:	940e      	str	r4, [sp, #56]	; 0x38
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005518:	940f      	str	r4, [sp, #60]	; 0x3c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800551a:	f7fb fdab 	bl	8001074 <HAL_GPIO_Init>
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800551e:	a90d      	add	r1, sp, #52	; 0x34
 8005520:	4875      	ldr	r0, [pc, #468]	; (80056f8 <main+0x2dc>)
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2;
 8005522:	f8cd 8034 	str.w	r8, [sp, #52]	; 0x34
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8005526:	940e      	str	r4, [sp, #56]	; 0x38
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005528:	940f      	str	r4, [sp, #60]	; 0x3c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800552a:	f7fb fda3 	bl	8001074 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11;
 800552e:	f44f 6370 	mov.w	r3, #3840	; 0xf00
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8005532:	a90d      	add	r1, sp, #52	; 0x34
 8005534:	486d      	ldr	r0, [pc, #436]	; (80056ec <main+0x2d0>)
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11;
 8005536:	930d      	str	r3, [sp, #52]	; 0x34
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8005538:	960e      	str	r6, [sp, #56]	; 0x38
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800553a:	940f      	str	r4, [sp, #60]	; 0x3c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800553c:	9410      	str	r4, [sp, #64]	; 0x40
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800553e:	f7fb fd99 	bl	8001074 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8005542:	f44f 4370 	mov.w	r3, #61440	; 0xf000
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8005546:	a90d      	add	r1, sp, #52	; 0x34
 8005548:	4868      	ldr	r0, [pc, #416]	; (80056ec <main+0x2d0>)
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 800554a:	930d      	str	r3, [sp, #52]	; 0x34
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800554c:	940e      	str	r4, [sp, #56]	; 0x38
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800554e:	940f      	str	r4, [sp, #60]	; 0x3c
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8005550:	f7fb fd90 	bl	8001074 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 8005554:	f44f 53e8 	mov.w	r3, #7424	; 0x1d00
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8005558:	a90d      	add	r1, sp, #52	; 0x34
 800555a:	4865      	ldr	r0, [pc, #404]	; (80056f0 <main+0x2d4>)
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 800555c:	930d      	str	r3, [sp, #52]	; 0x34
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800555e:	960e      	str	r6, [sp, #56]	; 0x38
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8005560:	970f      	str	r7, [sp, #60]	; 0x3c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005562:	9410      	str	r4, [sp, #64]	; 0x40
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8005564:	f7fb fd86 	bl	8001074 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_4;
 8005568:	2316      	movs	r3, #22
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800556a:	a90d      	add	r1, sp, #52	; 0x34
 800556c:	4861      	ldr	r0, [pc, #388]	; (80056f4 <main+0x2d8>)
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_4;
 800556e:	930d      	str	r3, [sp, #52]	; 0x34
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8005570:	960e      	str	r6, [sp, #56]	; 0x38
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8005572:	970f      	str	r7, [sp, #60]	; 0x3c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005574:	9410      	str	r4, [sp, #64]	; 0x40
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8005576:	f7fb fd7d 	bl	8001074 <HAL_GPIO_Init>
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800557a:	a90d      	add	r1, sp, #52	; 0x34
 800557c:	485d      	ldr	r0, [pc, #372]	; (80056f4 <main+0x2d8>)
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 800557e:	f8cd 9034 	str.w	r9, [sp, #52]	; 0x34
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8005582:	940e      	str	r4, [sp, #56]	; 0x38
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8005584:	970f      	str	r7, [sp, #60]	; 0x3c
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8005586:	f7fb fd75 	bl	8001074 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 800558a:	2340      	movs	r3, #64	; 0x40
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800558c:	a90d      	add	r1, sp, #52	; 0x34
 800558e:	485a      	ldr	r0, [pc, #360]	; (80056f8 <main+0x2dc>)
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 8005590:	930d      	str	r3, [sp, #52]	; 0x34
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8005592:	960e      	str	r6, [sp, #56]	; 0x38
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8005594:	970f      	str	r7, [sp, #60]	; 0x3c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8005596:	9710      	str	r7, [sp, #64]	; 0x40
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005598:	f7fb fd6c 	bl	8001074 <HAL_GPIO_Init>
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800559c:	a90d      	add	r1, sp, #52	; 0x34
 800559e:	4856      	ldr	r0, [pc, #344]	; (80056f8 <main+0x2dc>)
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80055a0:	960e      	str	r6, [sp, #56]	; 0x38
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 80055a2:	f8cd 9034 	str.w	r9, [sp, #52]	; 0x34
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80055a6:	940f      	str	r4, [sp, #60]	; 0x3c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80055a8:	9410      	str	r4, [sp, #64]	; 0x40
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80055aa:	f7fb fd63 	bl	8001074 <HAL_GPIO_Init>
  HAL_I2CEx_EnableFastModePlus(SYSCFG_PMCR_I2C_PB6_FMP);
 80055ae:	2010      	movs	r0, #16
 80055b0:	f7fb fe56 	bl	8001260 <HAL_I2CEx_EnableFastModePlus>
  __HAL_RCC_DMA1_CLK_ENABLE();
 80055b4:	f8d5 30d8 	ldr.w	r3, [r5, #216]	; 0xd8
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 5, 0);
 80055b8:	2105      	movs	r1, #5
 80055ba:	4622      	mov	r2, r4
  __HAL_RCC_DMA1_CLK_ENABLE();
 80055bc:	4333      	orrs	r3, r6
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 5, 0);
 80055be:	200b      	movs	r0, #11
  __HAL_RCC_DMA1_CLK_ENABLE();
 80055c0:	f8c5 30d8 	str.w	r3, [r5, #216]	; 0xd8
 80055c4:	f8d5 30d8 	ldr.w	r3, [r5, #216]	; 0xd8
  htim7.Instance = TIM7;
 80055c8:	4d4d      	ldr	r5, [pc, #308]	; (8005700 <main+0x2e4>)
  __HAL_RCC_DMA1_CLK_ENABLE();
 80055ca:	4033      	ands	r3, r6
 80055cc:	9301      	str	r3, [sp, #4]
 80055ce:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 5, 0);
 80055d0:	f7fb f866 	bl	80006a0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 80055d4:	200b      	movs	r0, #11
 80055d6:	f7fb f89b 	bl	8000710 <HAL_NVIC_EnableIRQ>
  huart6.Instance = USART6;
 80055da:	484a      	ldr	r0, [pc, #296]	; (8005704 <main+0x2e8>)
  huart6.Init.BaudRate = 9600;
 80055dc:	4a4a      	ldr	r2, [pc, #296]	; (8005708 <main+0x2ec>)
 80055de:	f44f 5316 	mov.w	r3, #9600	; 0x2580
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 80055e2:	6084      	str	r4, [r0, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 80055e4:	60c4      	str	r4, [r0, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 80055e6:	6104      	str	r4, [r0, #16]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80055e8:	6184      	str	r4, [r0, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 80055ea:	61c4      	str	r4, [r0, #28]
  huart6.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80055ec:	6204      	str	r4, [r0, #32]
  huart6.Init.Prescaler = UART_PRESCALER_DIV1;
 80055ee:	6244      	str	r4, [r0, #36]	; 0x24
  huart6.Init.FIFOMode = UART_FIFOMODE_DISABLE;
 80055f0:	6284      	str	r4, [r0, #40]	; 0x28
  huart6.Init.TXFIFOThreshold = UART_TXFIFO_THRESHOLD_1_8;
 80055f2:	62c4      	str	r4, [r0, #44]	; 0x2c
  huart6.Init.RXFIFOThreshold = UART_RXFIFO_THRESHOLD_1_8;
 80055f4:	6304      	str	r4, [r0, #48]	; 0x30
  huart6.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80055f6:	6344      	str	r4, [r0, #52]	; 0x34
  huart6.Init.BaudRate = 9600;
 80055f8:	e880 000c 	stmia.w	r0, {r2, r3}
  huart6.Init.Mode = UART_MODE_TX_RX;
 80055fc:	230c      	movs	r3, #12
 80055fe:	6143      	str	r3, [r0, #20]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 8005600:	f7fe fb70 	bl	8003ce4 <HAL_UART_Init>
  htim7.Init.Prescaler = 2000;
 8005604:	4941      	ldr	r1, [pc, #260]	; (800570c <main+0x2f0>)
 8005606:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 800560a:	4628      	mov	r0, r5
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 800560c:	60ac      	str	r4, [r5, #8]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800560e:	61ac      	str	r4, [r5, #24]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8005610:	940d      	str	r4, [sp, #52]	; 0x34
 8005612:	940e      	str	r4, [sp, #56]	; 0x38
 8005614:	940f      	str	r4, [sp, #60]	; 0x3c
  htim7.Init.Prescaler = 2000;
 8005616:	e885 000a 	stmia.w	r5, {r1, r3}
  htim7.Init.Period = 1500;
 800561a:	f240 53dc 	movw	r3, #1500	; 0x5dc
 800561e:	60eb      	str	r3, [r5, #12]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8005620:	f7fd ffbc 	bl	800359c <HAL_TIM_Base_Init>
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8005624:	a90d      	add	r1, sp, #52	; 0x34
 8005626:	4628      	mov	r0, r5
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8005628:	940d      	str	r4, [sp, #52]	; 0x34
  hspi3.Init.Mode = SPI_MODE_MASTER;
 800562a:	f44f 0580 	mov.w	r5, #4194304	; 0x400000
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800562e:	940f      	str	r4, [sp, #60]	; 0x3c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8005630:	f7fd ffce 	bl	80035d0 <HAL_TIMEx_MasterConfigSynchronization>
  hspi3.Instance = SPI3;
 8005634:	4836      	ldr	r0, [pc, #216]	; (8005710 <main+0x2f4>)
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8005636:	4b37      	ldr	r3, [pc, #220]	; (8005714 <main+0x2f8>)
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8005638:	6084      	str	r4, [r0, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 800563a:	f8c0 800c 	str.w	r8, [r0, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 800563e:	6104      	str	r4, [r0, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8005640:	6144      	str	r4, [r0, #20]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8005642:	6204      	str	r4, [r0, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8005644:	6244      	str	r4, [r0, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005646:	6284      	str	r4, [r0, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 7;
 8005648:	f8c0 802c 	str.w	r8, [r0, #44]	; 0x2c
  hspi3.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 800564c:	6384      	str	r4, [r0, #56]	; 0x38
  hspi3.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 800564e:	63c4      	str	r4, [r0, #60]	; 0x3c
  hspi3.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8005650:	6404      	str	r4, [r0, #64]	; 0x40
  hspi3.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8005652:	6444      	str	r4, [r0, #68]	; 0x44
  hspi3.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 8005654:	6484      	str	r4, [r0, #72]	; 0x48
  hspi3.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 8005656:	64c4      	str	r4, [r0, #76]	; 0x4c
  hspi3.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 8005658:	6504      	str	r4, [r0, #80]	; 0x50
  hspi3.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 800565a:	6544      	str	r4, [r0, #84]	; 0x54
  hspi3.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 800565c:	6584      	str	r4, [r0, #88]	; 0x58
  hspi3.Init.Mode = SPI_MODE_MASTER;
 800565e:	e880 0028 	stmia.w	r0, {r3, r5}
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 8005662:	f04f 4580 	mov.w	r5, #1073741824	; 0x40000000
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8005666:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 800566a:	61c5      	str	r5, [r0, #28]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 800566c:	6183      	str	r3, [r0, #24]
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 800566e:	6345      	str	r5, [r0, #52]	; 0x34
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8005670:	f7fd f916 	bl	80028a0 <HAL_SPI_Init>
  hfdcan2.Instance = FDCAN2;
 8005674:	4828      	ldr	r0, [pc, #160]	; (8005718 <main+0x2fc>)
  hfdcan2.Init.NominalTimeSeg1 = 15;
 8005676:	220f      	movs	r2, #15
  hfdcan2.Instance = FDCAN2;
 8005678:	4b28      	ldr	r3, [pc, #160]	; (800571c <main+0x300>)
  hfdcan2.Init.TxFifoQueueMode = FDCAN_TX_QUEUE_OPERATION;
 800567a:	6645      	str	r5, [r0, #100]	; 0x64
  hfdcan2.Instance = FDCAN2;
 800567c:	6003      	str	r3, [r0, #0]
  hfdcan2.Init.NominalPrescaler = 4;
 800567e:	2304      	movs	r3, #4
  osThreadDef(EthTask, EthernetTask_func, osPriorityNormal, 0, 1024);
 8005680:	4d27      	ldr	r5, [pc, #156]	; (8005720 <main+0x304>)
  hfdcan2.Init.NominalPrescaler = 4;
 8005682:	6143      	str	r3, [r0, #20]
  hfdcan2.Init.NominalSyncJumpWidth = 1;
 8005684:	6186      	str	r6, [r0, #24]
  hfdcan2.Init.NominalTimeSeg1 = 15;
 8005686:	61c2      	str	r2, [r0, #28]
  hfdcan2.Init.DataPrescaler = 1;
 8005688:	6246      	str	r6, [r0, #36]	; 0x24
  hfdcan2.Init.DataSyncJumpWidth = 1;
 800568a:	6286      	str	r6, [r0, #40]	; 0x28
  hfdcan2.Init.DataTimeSeg1 = 1;
 800568c:	62c6      	str	r6, [r0, #44]	; 0x2c
  hfdcan2.Init.DataTimeSeg2 = 1;
 800568e:	6306      	str	r6, [r0, #48]	; 0x30
  hfdcan2.Init.StdFiltersNbr = 1;
 8005690:	6386      	str	r6, [r0, #56]	; 0x38
  hfdcan2.Init.RxFifo0ElmtSize = FDCAN_DATA_BYTES_8;
 8005692:	6443      	str	r3, [r0, #68]	; 0x44
  hfdcan2.Init.RxFifo1ElmtSize = FDCAN_DATA_BYTES_8;
 8005694:	64c3      	str	r3, [r0, #76]	; 0x4c
  hfdcan2.Init.RxBuffersNbr = 1;
 8005696:	6506      	str	r6, [r0, #80]	; 0x50
  hfdcan2.Init.RxBufferSize = FDCAN_DATA_BYTES_8;
 8005698:	6543      	str	r3, [r0, #84]	; 0x54
  hfdcan2.Init.TxBuffersNbr = 1;
 800569a:	65c6      	str	r6, [r0, #92]	; 0x5c
  osThreadDef(EthTask, EthernetTask_func, osPriorityNormal, 0, 1024);
 800569c:	ae08      	add	r6, sp, #32
  hfdcan2.Init.TxElmtSize = FDCAN_DATA_BYTES_8;
 800569e:	6683      	str	r3, [r0, #104]	; 0x68
  hfdcan2.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 80056a0:	6084      	str	r4, [r0, #8]
  hfdcan2.Init.Mode = FDCAN_MODE_NORMAL;
 80056a2:	60c4      	str	r4, [r0, #12]
  hfdcan2.Init.AutoRetransmission = DISABLE;
 80056a4:	7404      	strb	r4, [r0, #16]
  hfdcan2.Init.TransmitPause = DISABLE;
 80056a6:	7444      	strb	r4, [r0, #17]
  hfdcan2.Init.NominalTimeSeg2 = 2;
 80056a8:	6207      	str	r7, [r0, #32]
  hfdcan2.Init.MessageRAMOffset = 0;
 80056aa:	6344      	str	r4, [r0, #52]	; 0x34
  hfdcan2.Init.ExtFiltersNbr = 0;
 80056ac:	63c4      	str	r4, [r0, #60]	; 0x3c
  hfdcan2.Init.RxFifo0ElmtsNbr = 0;
 80056ae:	6404      	str	r4, [r0, #64]	; 0x40
  hfdcan2.Init.RxFifo1ElmtsNbr = 0;
 80056b0:	6484      	str	r4, [r0, #72]	; 0x48
  hfdcan2.Init.TxEventsNbr = 0;
 80056b2:	6584      	str	r4, [r0, #88]	; 0x58
  hfdcan2.Init.TxFifoQueueElmtsNbr = 0;
 80056b4:	6604      	str	r4, [r0, #96]	; 0x60
  hfdcan2.msgRam.StandardFilterSA = 0;
 80056b6:	66c4      	str	r4, [r0, #108]	; 0x6c
  hfdcan2.msgRam.ExtendedFilterSA = 0;
 80056b8:	6704      	str	r4, [r0, #112]	; 0x70
  hfdcan2.msgRam.RxFIFO0SA = 0;
 80056ba:	6744      	str	r4, [r0, #116]	; 0x74
  hfdcan2.msgRam.RxFIFO1SA = 0;
 80056bc:	6784      	str	r4, [r0, #120]	; 0x78
  hfdcan2.msgRam.RxBufferSA = 0;
 80056be:	67c4      	str	r4, [r0, #124]	; 0x7c
  hfdcan2.msgRam.TxEventFIFOSA = 0;
 80056c0:	f8c0 4080 	str.w	r4, [r0, #128]	; 0x80
  hfdcan2.msgRam.TxBufferSA = 0;
 80056c4:	f8c0 4084 	str.w	r4, [r0, #132]	; 0x84
  hfdcan2.msgRam.TxFIFOQSA = 0;
 80056c8:	f8c0 4088 	str.w	r4, [r0, #136]	; 0x88
  hfdcan2.msgRam.TTMemorySA = 0;
 80056cc:	f8c0 408c 	str.w	r4, [r0, #140]	; 0x8c
  hfdcan2.msgRam.EndAddress = 0;
 80056d0:	f8c0 4090 	str.w	r4, [r0, #144]	; 0x90
  hfdcan2.ErrorCode = 0;
 80056d4:	f8c0 4098 	str.w	r4, [r0, #152]	; 0x98
  if (HAL_FDCAN_Init(&hfdcan2) != HAL_OK)
 80056d8:	f7fb fb00 	bl	8000cdc <HAL_FDCAN_Init>
  osThreadDef(EthTask, EthernetTask_func, osPriorityNormal, 0, 1024);
 80056dc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80056de:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 80056e0:	f855 3b04 	ldr.w	r3, [r5], #4
  EthTaskHandle = osThreadCreate(osThread(EthTask), NULL);
 80056e4:	4621      	mov	r1, r4
 80056e6:	e01d      	b.n	8005724 <main+0x308>
 80056e8:	58024400 	.word	0x58024400
 80056ec:	58021000 	.word	0x58021000
 80056f0:	58020800 	.word	0x58020800
 80056f4:	58020c00 	.word	0x58020c00
 80056f8:	58020400 	.word	0x58020400
 80056fc:	58020000 	.word	0x58020000
 8005700:	20003fd0 	.word	0x20003fd0
 8005704:	20003f4c 	.word	0x20003f4c
 8005708:	40011400 	.word	0x40011400
 800570c:	40001400 	.word	0x40001400
 8005710:	20003e48 	.word	0x20003e48
 8005714:	40003c00 	.word	0x40003c00
 8005718:	20004010 	.word	0x20004010
 800571c:	4000a400 	.word	0x4000a400
 8005720:	08005c6c 	.word	0x08005c6c
 8005724:	a808      	add	r0, sp, #32
  osThreadDef(EthTask, EthernetTask_func, osPriorityNormal, 0, 1024);
 8005726:	6033      	str	r3, [r6, #0]
  EthTaskHandle = osThreadCreate(osThread(EthTask), NULL);
 8005728:	f7fe fb13 	bl	8003d52 <osThreadCreate>
 800572c:	4b07      	ldr	r3, [pc, #28]	; (800574c <main+0x330>)
  osThreadDef(DigIOTask, DigIOTask_func, osPriorityIdle, 0, 128);
 800572e:	ae0d      	add	r6, sp, #52	; 0x34
  EthTaskHandle = osThreadCreate(osThread(EthTask), NULL);
 8005730:	6018      	str	r0, [r3, #0]
  osThreadDef(DigIOTask, DigIOTask_func, osPriorityIdle, 0, 128);
 8005732:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8005734:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 8005736:	682b      	ldr	r3, [r5, #0]
  DigIOTaskHandle = osThreadCreate(osThread(DigIOTask), NULL);
 8005738:	4621      	mov	r1, r4
 800573a:	a80d      	add	r0, sp, #52	; 0x34
  osThreadDef(DigIOTask, DigIOTask_func, osPriorityIdle, 0, 128);
 800573c:	6033      	str	r3, [r6, #0]
  DigIOTaskHandle = osThreadCreate(osThread(DigIOTask), NULL);
 800573e:	f7fe fb08 	bl	8003d52 <osThreadCreate>
 8005742:	4b03      	ldr	r3, [pc, #12]	; (8005750 <main+0x334>)
 8005744:	6018      	str	r0, [r3, #0]
  osKernelStart();
 8005746:	f7fe faff 	bl	8003d48 <osKernelStart>
 800574a:	e7fe      	b.n	800574a <main+0x32e>
 800574c:	20003f48 	.word	0x20003f48
 8005750:	20003fcc 	.word	0x20003fcc

08005754 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8005754:	4770      	bx	lr
	...

08005758 <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005758:	4b0b      	ldr	r3, [pc, #44]	; (8005788 <HAL_MspInit+0x30>)
{
 800575a:	b507      	push	{r0, r1, r2, lr}
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800575c:	f8d3 20f4 	ldr.w	r2, [r3, #244]	; 0xf4

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8005760:	210f      	movs	r1, #15
 8005762:	f06f 0001 	mvn.w	r0, #1
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005766:	f042 0202 	orr.w	r2, r2, #2
 800576a:	f8c3 20f4 	str.w	r2, [r3, #244]	; 0xf4
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800576e:	2200      	movs	r2, #0
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005770:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8005774:	f003 0302 	and.w	r3, r3, #2
 8005778:	9301      	str	r3, [sp, #4]
 800577a:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800577c:	f7fa ff90 	bl	80006a0 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8005780:	b003      	add	sp, #12
 8005782:	f85d fb04 	ldr.w	pc, [sp], #4
 8005786:	bf00      	nop
 8005788:	58024400 	.word	0x58024400

0800578c <HAL_FDCAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hfdcan: FDCAN handle pointer
* @retval None
*/
void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* hfdcan)
{
 800578c:	b510      	push	{r4, lr}
 800578e:	b088      	sub	sp, #32
 8005790:	4604      	mov	r4, r0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005792:	2214      	movs	r2, #20
 8005794:	2100      	movs	r1, #0
 8005796:	a803      	add	r0, sp, #12
 8005798:	f000 f994 	bl	8005ac4 <memset>
  if(hfdcan->Instance==FDCAN2)
 800579c:	6822      	ldr	r2, [r4, #0]
 800579e:	4b14      	ldr	r3, [pc, #80]	; (80057f0 <HAL_FDCAN_MspInit+0x64>)
 80057a0:	429a      	cmp	r2, r3
 80057a2:	d123      	bne.n	80057ec <HAL_FDCAN_MspInit+0x60>
  {
  /* USER CODE BEGIN FDCAN2_MspInit 0 */

  /* USER CODE END FDCAN2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_FDCAN_CLK_ENABLE();
 80057a4:	4b13      	ldr	r3, [pc, #76]	; (80057f4 <HAL_FDCAN_MspInit+0x68>)
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN2;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80057a6:	a903      	add	r1, sp, #12
 80057a8:	4813      	ldr	r0, [pc, #76]	; (80057f8 <HAL_FDCAN_MspInit+0x6c>)
    __HAL_RCC_FDCAN_CLK_ENABLE();
 80057aa:	f8d3 20ec 	ldr.w	r2, [r3, #236]	; 0xec
 80057ae:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80057b2:	f8c3 20ec 	str.w	r2, [r3, #236]	; 0xec
 80057b6:	f8d3 20ec 	ldr.w	r2, [r3, #236]	; 0xec
 80057ba:	f402 7280 	and.w	r2, r2, #256	; 0x100
 80057be:	9201      	str	r2, [sp, #4]
 80057c0:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80057c2:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 80057c6:	f042 0202 	orr.w	r2, r2, #2
 80057ca:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
 80057ce:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80057d2:	f003 0302 	and.w	r3, r3, #2
 80057d6:	9302      	str	r3, [sp, #8]
 80057d8:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 80057da:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 80057de:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80057e0:	2302      	movs	r3, #2
 80057e2:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN2;
 80057e4:	2309      	movs	r3, #9
 80057e6:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80057e8:	f7fb fc44 	bl	8001074 <HAL_GPIO_Init>
  /* USER CODE BEGIN FDCAN2_MspInit 1 */

  /* USER CODE END FDCAN2_MspInit 1 */
  }

}
 80057ec:	b008      	add	sp, #32
 80057ee:	bd10      	pop	{r4, pc}
 80057f0:	4000a400 	.word	0x4000a400
 80057f4:	58024400 	.word	0x58024400
 80057f8:	58020400 	.word	0x58020400

080057fc <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80057fc:	b570      	push	{r4, r5, r6, lr}
 80057fe:	b088      	sub	sp, #32
 8005800:	4605      	mov	r5, r0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005802:	2214      	movs	r2, #20
 8005804:	2100      	movs	r1, #0
 8005806:	a803      	add	r0, sp, #12
 8005808:	f000 f95c 	bl	8005ac4 <memset>
  if(hspi->Instance==SPI3)
 800580c:	682a      	ldr	r2, [r5, #0]
 800580e:	4b2b      	ldr	r3, [pc, #172]	; (80058bc <HAL_SPI_MspInit+0xc0>)
 8005810:	429a      	cmp	r2, r3
 8005812:	d151      	bne.n	80058b8 <HAL_SPI_MspInit+0xbc>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8005814:	4b2a      	ldr	r3, [pc, #168]	; (80058c0 <HAL_SPI_MspInit+0xc4>)
    PB3 (JTDO/TRACESWO)     ------> SPI3_SCK
    PB4 (NJTRST)     ------> SPI3_MISO
    PB5     ------> SPI3_MOSI 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005816:	2402      	movs	r4, #2
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005818:	2603      	movs	r6, #3
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800581a:	a903      	add	r1, sp, #12
    __HAL_RCC_SPI3_CLK_ENABLE();
 800581c:	f8d3 20e8 	ldr.w	r2, [r3, #232]	; 0xe8
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005820:	4828      	ldr	r0, [pc, #160]	; (80058c4 <HAL_SPI_MspInit+0xc8>)
    __HAL_RCC_SPI3_CLK_ENABLE();
 8005822:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005826:	f8c3 20e8 	str.w	r2, [r3, #232]	; 0xe8
 800582a:	f8d3 20e8 	ldr.w	r2, [r3, #232]	; 0xe8
 800582e:	f402 4200 	and.w	r2, r2, #32768	; 0x8000
 8005832:	9201      	str	r2, [sp, #4]
 8005834:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005836:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 800583a:	f042 0202 	orr.w	r2, r2, #2
 800583e:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
 8005842:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005846:	9404      	str	r4, [sp, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005848:	f003 0302 	and.w	r3, r3, #2
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800584c:	9405      	str	r4, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800584e:	9606      	str	r6, [sp, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005850:	9302      	str	r3, [sp, #8]
 8005852:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4;
 8005854:	2318      	movs	r3, #24
 8005856:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8005858:	2306      	movs	r3, #6
 800585a:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800585c:	f7fb fc0a 	bl	8001074 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8005860:	2320      	movs	r3, #32
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF7_SPI3;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005862:	4818      	ldr	r0, [pc, #96]	; (80058c4 <HAL_SPI_MspInit+0xc8>)
 8005864:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005866:	9404      	str	r4, [sp, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8005868:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Alternate = GPIO_AF7_SPI3;
 800586a:	2307      	movs	r3, #7
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800586c:	9405      	str	r4, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800586e:	9606      	str	r6, [sp, #24]

    /* SPI3 DMA Init */
    /* SPI3_TX Init */
    hdma_spi3_tx.Instance = DMA1_Stream0;
    hdma_spi3_tx.Init.Request = DMA_REQUEST_SPI3_TX;
    hdma_spi3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8005870:	263e      	movs	r6, #62	; 0x3e
    hdma_spi3_tx.Instance = DMA1_Stream0;
 8005872:	4c15      	ldr	r4, [pc, #84]	; (80058c8 <HAL_SPI_MspInit+0xcc>)
    GPIO_InitStruct.Alternate = GPIO_AF7_SPI3;
 8005874:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005876:	f7fb fbfd 	bl	8001074 <HAL_GPIO_Init>
    hdma_spi3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800587a:	4b14      	ldr	r3, [pc, #80]	; (80058cc <HAL_SPI_MspInit+0xd0>)
 800587c:	f04f 0e40 	mov.w	lr, #64	; 0x40
    hdma_spi3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
    hdma_spi3_tx.Init.MemInc = DMA_MINC_ENABLE;
 8005880:	f44f 6280 	mov.w	r2, #1024	; 0x400
    hdma_spi3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
    hdma_spi3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
    hdma_spi3_tx.Init.Mode = DMA_NORMAL;
    hdma_spi3_tx.Init.Priority = DMA_PRIORITY_LOW;
    hdma_spi3_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
    if (HAL_DMA_Init(&hdma_spi3_tx) != HAL_OK)
 8005884:	4620      	mov	r0, r4
    hdma_spi3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8005886:	e884 4048 	stmia.w	r4, {r3, r6, lr}
    hdma_spi3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800588a:	2300      	movs	r3, #0
    hdma_spi3_tx.Init.MemInc = DMA_MINC_ENABLE;
 800588c:	6122      	str	r2, [r4, #16]
    hdma_spi3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800588e:	60e3      	str	r3, [r4, #12]
    hdma_spi3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8005890:	6163      	str	r3, [r4, #20]
    hdma_spi3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8005892:	61a3      	str	r3, [r4, #24]
    hdma_spi3_tx.Init.Mode = DMA_NORMAL;
 8005894:	61e3      	str	r3, [r4, #28]
    hdma_spi3_tx.Init.Priority = DMA_PRIORITY_LOW;
 8005896:	6223      	str	r3, [r4, #32]
    hdma_spi3_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8005898:	6263      	str	r3, [r4, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi3_tx) != HAL_OK)
 800589a:	f7fa ffc7 	bl	800082c <HAL_DMA_Init>
 800589e:	b108      	cbz	r0, 80058a4 <HAL_SPI_MspInit+0xa8>
    {
      Error_Handler();
 80058a0:	f7ff ff58 	bl	8005754 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmatx,hdma_spi3_tx);

    /* SPI3 interrupt Init */
    HAL_NVIC_SetPriority(SPI3_IRQn, 5, 0);
 80058a4:	2033      	movs	r0, #51	; 0x33
    __HAL_LINKDMA(hspi,hdmatx,hdma_spi3_tx);
 80058a6:	67ac      	str	r4, [r5, #120]	; 0x78
    HAL_NVIC_SetPriority(SPI3_IRQn, 5, 0);
 80058a8:	2200      	movs	r2, #0
 80058aa:	2105      	movs	r1, #5
    __HAL_LINKDMA(hspi,hdmatx,hdma_spi3_tx);
 80058ac:	63a5      	str	r5, [r4, #56]	; 0x38
    HAL_NVIC_SetPriority(SPI3_IRQn, 5, 0);
 80058ae:	f7fa fef7 	bl	80006a0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI3_IRQn);
 80058b2:	2033      	movs	r0, #51	; 0x33
 80058b4:	f7fa ff2c 	bl	8000710 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 80058b8:	b008      	add	sp, #32
 80058ba:	bd70      	pop	{r4, r5, r6, pc}
 80058bc:	40003c00 	.word	0x40003c00
 80058c0:	58024400 	.word	0x58024400
 80058c4:	58020400 	.word	0x58020400
 80058c8:	20003ed0 	.word	0x20003ed0
 80058cc:	40020010 	.word	0x40020010

080058d0 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80058d0:	b507      	push	{r0, r1, r2, lr}

  if(htim_base->Instance==TIM7)
 80058d2:	4b0e      	ldr	r3, [pc, #56]	; (800590c <HAL_TIM_Base_MspInit+0x3c>)
 80058d4:	6802      	ldr	r2, [r0, #0]
 80058d6:	429a      	cmp	r2, r3
 80058d8:	d114      	bne.n	8005904 <HAL_TIM_Base_MspInit+0x34>
  {
  /* USER CODE BEGIN TIM7_MspInit 0 */

  /* USER CODE END TIM7_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM7_CLK_ENABLE();
 80058da:	4b0d      	ldr	r3, [pc, #52]	; (8005910 <HAL_TIM_Base_MspInit+0x40>)
    /* TIM7 interrupt Init */
    HAL_NVIC_SetPriority(TIM7_IRQn, 5, 0);
 80058dc:	2037      	movs	r0, #55	; 0x37
 80058de:	2105      	movs	r1, #5
    __HAL_RCC_TIM7_CLK_ENABLE();
 80058e0:	f8d3 20e8 	ldr.w	r2, [r3, #232]	; 0xe8
 80058e4:	f042 0220 	orr.w	r2, r2, #32
 80058e8:	f8c3 20e8 	str.w	r2, [r3, #232]	; 0xe8
    HAL_NVIC_SetPriority(TIM7_IRQn, 5, 0);
 80058ec:	2200      	movs	r2, #0
    __HAL_RCC_TIM7_CLK_ENABLE();
 80058ee:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 80058f2:	f003 0320 	and.w	r3, r3, #32
 80058f6:	9301      	str	r3, [sp, #4]
 80058f8:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM7_IRQn, 5, 0);
 80058fa:	f7fa fed1 	bl	80006a0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 80058fe:	2037      	movs	r0, #55	; 0x37
 8005900:	f7fa ff06 	bl	8000710 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM7_MspInit 1 */

  /* USER CODE END TIM7_MspInit 1 */
  }

}
 8005904:	b003      	add	sp, #12
 8005906:	f85d fb04 	ldr.w	pc, [sp], #4
 800590a:	bf00      	nop
 800590c:	40001400 	.word	0x40001400
 8005910:	58024400 	.word	0x58024400

08005914 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8005914:	b510      	push	{r4, lr}
 8005916:	b088      	sub	sp, #32
 8005918:	4604      	mov	r4, r0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800591a:	2214      	movs	r2, #20
 800591c:	2100      	movs	r1, #0
 800591e:	a803      	add	r0, sp, #12
 8005920:	f000 f8d0 	bl	8005ac4 <memset>
  if(huart->Instance==USART6)
 8005924:	6822      	ldr	r2, [r4, #0]
 8005926:	4b14      	ldr	r3, [pc, #80]	; (8005978 <HAL_UART_MspInit+0x64>)
 8005928:	429a      	cmp	r2, r3
 800592a:	d122      	bne.n	8005972 <HAL_UART_MspInit+0x5e>
  {
  /* USER CODE BEGIN USART6_MspInit 0 */

  /* USER CODE END USART6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART6_CLK_ENABLE();
 800592c:	4b13      	ldr	r3, [pc, #76]	; (800597c <HAL_UART_MspInit+0x68>)
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF7_USART6;
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800592e:	a903      	add	r1, sp, #12
 8005930:	4813      	ldr	r0, [pc, #76]	; (8005980 <HAL_UART_MspInit+0x6c>)
    __HAL_RCC_USART6_CLK_ENABLE();
 8005932:	f8d3 20f0 	ldr.w	r2, [r3, #240]	; 0xf0
 8005936:	f042 0220 	orr.w	r2, r2, #32
 800593a:	f8c3 20f0 	str.w	r2, [r3, #240]	; 0xf0
 800593e:	f8d3 20f0 	ldr.w	r2, [r3, #240]	; 0xf0
 8005942:	f002 0220 	and.w	r2, r2, #32
 8005946:	9201      	str	r2, [sp, #4]
 8005948:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800594a:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 800594e:	f042 0204 	orr.w	r2, r2, #4
 8005952:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
 8005956:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800595a:	f003 0304 	and.w	r3, r3, #4
 800595e:	9302      	str	r3, [sp, #8]
 8005960:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8005962:	23c0      	movs	r3, #192	; 0xc0
 8005964:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005966:	2302      	movs	r3, #2
 8005968:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART6;
 800596a:	2307      	movs	r3, #7
 800596c:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800596e:	f7fb fb81 	bl	8001074 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }

}
 8005972:	b008      	add	sp, #32
 8005974:	bd10      	pop	{r4, pc}
 8005976:	bf00      	nop
 8005978:	40011400 	.word	0x40011400
 800597c:	58024400 	.word	0x58024400
 8005980:	58020800 	.word	0x58020800

08005984 <NMI_Handler>:
 8005984:	4770      	bx	lr

08005986 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8005986:	e7fe      	b.n	8005986 <HardFault_Handler>

08005988 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8005988:	e7fe      	b.n	8005988 <MemManage_Handler>

0800598a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800598a:	e7fe      	b.n	800598a <BusFault_Handler>

0800598c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800598c:	e7fe      	b.n	800598c <UsageFault_Handler>

0800598e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800598e:	4770      	bx	lr

08005990 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8005990:	b508      	push	{r3, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8005992:	f7fa fe61 	bl	8000658 <HAL_IncTick>
  osSystickHandler();
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8005996:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  osSystickHandler();
 800599a:	f7fe b9fa 	b.w	8003d92 <osSystickHandler>
	...

080059a0 <DMA1_Stream0_IRQHandler>:
void DMA1_Stream0_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi3_tx);
 80059a0:	4801      	ldr	r0, [pc, #4]	; (80059a8 <DMA1_Stream0_IRQHandler+0x8>)
 80059a2:	f7fb b867 	b.w	8000a74 <HAL_DMA_IRQHandler>
 80059a6:	bf00      	nop
 80059a8:	20003ed0 	.word	0x20003ed0

080059ac <SPI3_IRQHandler>:
void SPI3_IRQHandler(void)
{
  /* USER CODE BEGIN SPI3_IRQn 0 */

  /* USER CODE END SPI3_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi3);
 80059ac:	4801      	ldr	r0, [pc, #4]	; (80059b4 <SPI3_IRQHandler+0x8>)
 80059ae:	f7fd bbd1 	b.w	8003154 <HAL_SPI_IRQHandler>
 80059b2:	bf00      	nop
 80059b4:	20003e48 	.word	0x20003e48

080059b8 <TIM7_IRQHandler>:
void TIM7_IRQHandler(void)
{
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 80059b8:	4801      	ldr	r0, [pc, #4]	; (80059c0 <TIM7_IRQHandler+0x8>)
 80059ba:	f7fd bcd7 	b.w	800336c <HAL_TIM_IRQHandler>
 80059be:	bf00      	nop
 80059c0:	20003fd0 	.word	0x20003fd0

080059c4 <SystemInit>:
  */
void SystemInit (void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80059c4:	4914      	ldr	r1, [pc, #80]	; (8005a18 <SystemInit+0x54>)

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;

  /* Reset HSEON, CSSON , CSION,RC48ON, CSIKERON PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= (uint32_t)0xEAF6ED7F;
 80059c6:	4815      	ldr	r0, [pc, #84]	; (8005a1c <SystemInit+0x58>)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80059c8:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 80059cc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
{
 80059d0:	b510      	push	{r4, lr}
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80059d2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  RCC->CR |= RCC_CR_HSION;
 80059d6:	4b12      	ldr	r3, [pc, #72]	; (8005a20 <SystemInit+0x5c>)
 80059d8:	681a      	ldr	r2, [r3, #0]
 80059da:	f042 0201 	orr.w	r2, r2, #1
 80059de:	601a      	str	r2, [r3, #0]
  RCC->CFGR = 0x00000000;
 80059e0:	2200      	movs	r2, #0
 80059e2:	611a      	str	r2, [r3, #16]
  RCC->CR &= (uint32_t)0xEAF6ED7F;
 80059e4:	681c      	ldr	r4, [r3, #0]
 80059e6:	4020      	ands	r0, r4
 80059e8:	6018      	str	r0, [r3, #0]

  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 80059ea:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 80059ec:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 80059ee:	621a      	str	r2, [r3, #32]

  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x00000000;
 80059f0:	629a      	str	r2, [r3, #40]	; 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00000000;
 80059f2:	62da      	str	r2, [r3, #44]	; 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x00000000;
 80059f4:	631a      	str	r2, [r3, #48]	; 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 80059f6:	635a      	str	r2, [r3, #52]	; 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x00000000;
 80059f8:	639a      	str	r2, [r3, #56]	; 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 80059fa:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x00000000;
 80059fc:	641a      	str	r2, [r3, #64]	; 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 80059fe:	645a      	str	r2, [r3, #68]	; 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8005a00:	6818      	ldr	r0, [r3, #0]
 8005a02:	f420 2080 	bic.w	r0, r0, #262144	; 0x40000
 8005a06:	6018      	str	r0, [r3, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8005a08:	661a      	str	r2, [r3, #96]	; 0x60

  /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
  *((__IO uint32_t*)0x51008108) = 0x00000001;
 8005a0a:	2201      	movs	r2, #1
 8005a0c:	4b05      	ldr	r3, [pc, #20]	; (8005a24 <SystemInit+0x60>)
 8005a0e:	601a      	str	r2, [r3, #0]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = D1_AXISRAM_BASE  | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal ITCMSRAM */
#else
  SCB->VTOR = FLASH_BANK1_BASE | VECT_TAB_OFFSET;       /* Vector Table Relocation in Internal FLASH */
 8005a10:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8005a14:	608b      	str	r3, [r1, #8]
 8005a16:	bd10      	pop	{r4, pc}
 8005a18:	e000ed00 	.word	0xe000ed00
 8005a1c:	eaf6ed7f 	.word	0xeaf6ed7f
 8005a20:	58024400 	.word	0x58024400
 8005a24:	51008108 	.word	0x51008108

08005a28 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8005a28:	f8df d034 	ldr.w	sp, [pc, #52]	; 8005a60 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8005a2c:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8005a2e:	e003      	b.n	8005a38 <LoopCopyDataInit>

08005a30 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8005a30:	4b0c      	ldr	r3, [pc, #48]	; (8005a64 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8005a32:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8005a34:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8005a36:	3104      	adds	r1, #4

08005a38 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8005a38:	480b      	ldr	r0, [pc, #44]	; (8005a68 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8005a3a:	4b0c      	ldr	r3, [pc, #48]	; (8005a6c <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8005a3c:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8005a3e:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8005a40:	d3f6      	bcc.n	8005a30 <CopyDataInit>
  ldr  r2, =_sbss
 8005a42:	4a0b      	ldr	r2, [pc, #44]	; (8005a70 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8005a44:	e002      	b.n	8005a4c <LoopFillZerobss>

08005a46 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8005a46:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8005a48:	f842 3b04 	str.w	r3, [r2], #4

08005a4c <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8005a4c:	4b09      	ldr	r3, [pc, #36]	; (8005a74 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8005a4e:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8005a50:	d3f9      	bcc.n	8005a46 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8005a52:	f7ff ffb7 	bl	80059c4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8005a56:	f000 f811 	bl	8005a7c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8005a5a:	f7ff fcdf 	bl	800541c <main>
  bx  lr    
 8005a5e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8005a60:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8005a64:	08005d34 	.word	0x08005d34
  ldr  r0, =_sdata
 8005a68:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8005a6c:	200000a4 	.word	0x200000a4
  ldr  r2, =_sbss
 8005a70:	200000a4 	.word	0x200000a4
  ldr  r3, = _ebss
 8005a74:	200040b0 	.word	0x200040b0

08005a78 <ADC3_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8005a78:	e7fe      	b.n	8005a78 <ADC3_IRQHandler>
	...

08005a7c <__libc_init_array>:
 8005a7c:	b570      	push	{r4, r5, r6, lr}
 8005a7e:	4e0d      	ldr	r6, [pc, #52]	; (8005ab4 <__libc_init_array+0x38>)
 8005a80:	4c0d      	ldr	r4, [pc, #52]	; (8005ab8 <__libc_init_array+0x3c>)
 8005a82:	1ba4      	subs	r4, r4, r6
 8005a84:	10a4      	asrs	r4, r4, #2
 8005a86:	2500      	movs	r5, #0
 8005a88:	42a5      	cmp	r5, r4
 8005a8a:	d109      	bne.n	8005aa0 <__libc_init_array+0x24>
 8005a8c:	4e0b      	ldr	r6, [pc, #44]	; (8005abc <__libc_init_array+0x40>)
 8005a8e:	4c0c      	ldr	r4, [pc, #48]	; (8005ac0 <__libc_init_array+0x44>)
 8005a90:	f000 f8e0 	bl	8005c54 <_init>
 8005a94:	1ba4      	subs	r4, r4, r6
 8005a96:	10a4      	asrs	r4, r4, #2
 8005a98:	2500      	movs	r5, #0
 8005a9a:	42a5      	cmp	r5, r4
 8005a9c:	d105      	bne.n	8005aaa <__libc_init_array+0x2e>
 8005a9e:	bd70      	pop	{r4, r5, r6, pc}
 8005aa0:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8005aa4:	4798      	blx	r3
 8005aa6:	3501      	adds	r5, #1
 8005aa8:	e7ee      	b.n	8005a88 <__libc_init_array+0xc>
 8005aaa:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8005aae:	4798      	blx	r3
 8005ab0:	3501      	adds	r5, #1
 8005ab2:	e7f2      	b.n	8005a9a <__libc_init_array+0x1e>
 8005ab4:	08005d2c 	.word	0x08005d2c
 8005ab8:	08005d2c 	.word	0x08005d2c
 8005abc:	08005d2c 	.word	0x08005d2c
 8005ac0:	08005d30 	.word	0x08005d30

08005ac4 <memset>:
 8005ac4:	4402      	add	r2, r0
 8005ac6:	4603      	mov	r3, r0
 8005ac8:	4293      	cmp	r3, r2
 8005aca:	d100      	bne.n	8005ace <memset+0xa>
 8005acc:	4770      	bx	lr
 8005ace:	f803 1b01 	strb.w	r1, [r3], #1
 8005ad2:	e7f9      	b.n	8005ac8 <memset+0x4>

08005ad4 <rand>:
 8005ad4:	4b19      	ldr	r3, [pc, #100]	; (8005b3c <rand+0x68>)
 8005ad6:	b510      	push	{r4, lr}
 8005ad8:	681c      	ldr	r4, [r3, #0]
 8005ada:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8005adc:	b9d3      	cbnz	r3, 8005b14 <rand+0x40>
 8005ade:	2018      	movs	r0, #24
 8005ae0:	f000 f832 	bl	8005b48 <malloc>
 8005ae4:	f243 330e 	movw	r3, #13070	; 0x330e
 8005ae8:	63a0      	str	r0, [r4, #56]	; 0x38
 8005aea:	8003      	strh	r3, [r0, #0]
 8005aec:	f64a 33cd 	movw	r3, #43981	; 0xabcd
 8005af0:	8043      	strh	r3, [r0, #2]
 8005af2:	f241 2334 	movw	r3, #4660	; 0x1234
 8005af6:	8083      	strh	r3, [r0, #4]
 8005af8:	f24e 636d 	movw	r3, #58989	; 0xe66d
 8005afc:	80c3      	strh	r3, [r0, #6]
 8005afe:	f64d 63ec 	movw	r3, #57068	; 0xdeec
 8005b02:	8103      	strh	r3, [r0, #8]
 8005b04:	2305      	movs	r3, #5
 8005b06:	8143      	strh	r3, [r0, #10]
 8005b08:	230b      	movs	r3, #11
 8005b0a:	8183      	strh	r3, [r0, #12]
 8005b0c:	2201      	movs	r2, #1
 8005b0e:	2300      	movs	r3, #0
 8005b10:	e9c0 2304 	strd	r2, r3, [r0, #16]
 8005b14:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8005b16:	480a      	ldr	r0, [pc, #40]	; (8005b40 <rand+0x6c>)
 8005b18:	690a      	ldr	r2, [r1, #16]
 8005b1a:	694b      	ldr	r3, [r1, #20]
 8005b1c:	4c09      	ldr	r4, [pc, #36]	; (8005b44 <rand+0x70>)
 8005b1e:	4350      	muls	r0, r2
 8005b20:	fb04 0003 	mla	r0, r4, r3, r0
 8005b24:	fba2 2304 	umull	r2, r3, r2, r4
 8005b28:	3201      	adds	r2, #1
 8005b2a:	4403      	add	r3, r0
 8005b2c:	f143 0300 	adc.w	r3, r3, #0
 8005b30:	e9c1 2304 	strd	r2, r3, [r1, #16]
 8005b34:	f023 4000 	bic.w	r0, r3, #2147483648	; 0x80000000
 8005b38:	bd10      	pop	{r4, pc}
 8005b3a:	bf00      	nop
 8005b3c:	20000040 	.word	0x20000040
 8005b40:	5851f42d 	.word	0x5851f42d
 8005b44:	4c957f2d 	.word	0x4c957f2d

08005b48 <malloc>:
 8005b48:	4b02      	ldr	r3, [pc, #8]	; (8005b54 <malloc+0xc>)
 8005b4a:	4601      	mov	r1, r0
 8005b4c:	6818      	ldr	r0, [r3, #0]
 8005b4e:	f000 b803 	b.w	8005b58 <_malloc_r>
 8005b52:	bf00      	nop
 8005b54:	20000040 	.word	0x20000040

08005b58 <_malloc_r>:
 8005b58:	b570      	push	{r4, r5, r6, lr}
 8005b5a:	1ccd      	adds	r5, r1, #3
 8005b5c:	f025 0503 	bic.w	r5, r5, #3
 8005b60:	3508      	adds	r5, #8
 8005b62:	2d0c      	cmp	r5, #12
 8005b64:	bf38      	it	cc
 8005b66:	250c      	movcc	r5, #12
 8005b68:	2d00      	cmp	r5, #0
 8005b6a:	4606      	mov	r6, r0
 8005b6c:	db01      	blt.n	8005b72 <_malloc_r+0x1a>
 8005b6e:	42a9      	cmp	r1, r5
 8005b70:	d903      	bls.n	8005b7a <_malloc_r+0x22>
 8005b72:	230c      	movs	r3, #12
 8005b74:	6033      	str	r3, [r6, #0]
 8005b76:	2000      	movs	r0, #0
 8005b78:	bd70      	pop	{r4, r5, r6, pc}
 8005b7a:	f000 f85b 	bl	8005c34 <__malloc_lock>
 8005b7e:	4a23      	ldr	r2, [pc, #140]	; (8005c0c <_malloc_r+0xb4>)
 8005b80:	6814      	ldr	r4, [r2, #0]
 8005b82:	4621      	mov	r1, r4
 8005b84:	b991      	cbnz	r1, 8005bac <_malloc_r+0x54>
 8005b86:	4c22      	ldr	r4, [pc, #136]	; (8005c10 <_malloc_r+0xb8>)
 8005b88:	6823      	ldr	r3, [r4, #0]
 8005b8a:	b91b      	cbnz	r3, 8005b94 <_malloc_r+0x3c>
 8005b8c:	4630      	mov	r0, r6
 8005b8e:	f000 f841 	bl	8005c14 <_sbrk_r>
 8005b92:	6020      	str	r0, [r4, #0]
 8005b94:	4629      	mov	r1, r5
 8005b96:	4630      	mov	r0, r6
 8005b98:	f000 f83c 	bl	8005c14 <_sbrk_r>
 8005b9c:	1c43      	adds	r3, r0, #1
 8005b9e:	d126      	bne.n	8005bee <_malloc_r+0x96>
 8005ba0:	230c      	movs	r3, #12
 8005ba2:	6033      	str	r3, [r6, #0]
 8005ba4:	4630      	mov	r0, r6
 8005ba6:	f000 f846 	bl	8005c36 <__malloc_unlock>
 8005baa:	e7e4      	b.n	8005b76 <_malloc_r+0x1e>
 8005bac:	680b      	ldr	r3, [r1, #0]
 8005bae:	1b5b      	subs	r3, r3, r5
 8005bb0:	d41a      	bmi.n	8005be8 <_malloc_r+0x90>
 8005bb2:	2b0b      	cmp	r3, #11
 8005bb4:	d90f      	bls.n	8005bd6 <_malloc_r+0x7e>
 8005bb6:	600b      	str	r3, [r1, #0]
 8005bb8:	50cd      	str	r5, [r1, r3]
 8005bba:	18cc      	adds	r4, r1, r3
 8005bbc:	4630      	mov	r0, r6
 8005bbe:	f000 f83a 	bl	8005c36 <__malloc_unlock>
 8005bc2:	f104 000b 	add.w	r0, r4, #11
 8005bc6:	1d23      	adds	r3, r4, #4
 8005bc8:	f020 0007 	bic.w	r0, r0, #7
 8005bcc:	1ac3      	subs	r3, r0, r3
 8005bce:	d01b      	beq.n	8005c08 <_malloc_r+0xb0>
 8005bd0:	425a      	negs	r2, r3
 8005bd2:	50e2      	str	r2, [r4, r3]
 8005bd4:	bd70      	pop	{r4, r5, r6, pc}
 8005bd6:	428c      	cmp	r4, r1
 8005bd8:	bf0d      	iteet	eq
 8005bda:	6863      	ldreq	r3, [r4, #4]
 8005bdc:	684b      	ldrne	r3, [r1, #4]
 8005bde:	6063      	strne	r3, [r4, #4]
 8005be0:	6013      	streq	r3, [r2, #0]
 8005be2:	bf18      	it	ne
 8005be4:	460c      	movne	r4, r1
 8005be6:	e7e9      	b.n	8005bbc <_malloc_r+0x64>
 8005be8:	460c      	mov	r4, r1
 8005bea:	6849      	ldr	r1, [r1, #4]
 8005bec:	e7ca      	b.n	8005b84 <_malloc_r+0x2c>
 8005bee:	1cc4      	adds	r4, r0, #3
 8005bf0:	f024 0403 	bic.w	r4, r4, #3
 8005bf4:	42a0      	cmp	r0, r4
 8005bf6:	d005      	beq.n	8005c04 <_malloc_r+0xac>
 8005bf8:	1a21      	subs	r1, r4, r0
 8005bfa:	4630      	mov	r0, r6
 8005bfc:	f000 f80a 	bl	8005c14 <_sbrk_r>
 8005c00:	3001      	adds	r0, #1
 8005c02:	d0cd      	beq.n	8005ba0 <_malloc_r+0x48>
 8005c04:	6025      	str	r5, [r4, #0]
 8005c06:	e7d9      	b.n	8005bbc <_malloc_r+0x64>
 8005c08:	bd70      	pop	{r4, r5, r6, pc}
 8005c0a:	bf00      	nop
 8005c0c:	20003e3c 	.word	0x20003e3c
 8005c10:	20003e40 	.word	0x20003e40

08005c14 <_sbrk_r>:
 8005c14:	b538      	push	{r3, r4, r5, lr}
 8005c16:	4c06      	ldr	r4, [pc, #24]	; (8005c30 <_sbrk_r+0x1c>)
 8005c18:	2300      	movs	r3, #0
 8005c1a:	4605      	mov	r5, r0
 8005c1c:	4608      	mov	r0, r1
 8005c1e:	6023      	str	r3, [r4, #0]
 8005c20:	f000 f80a 	bl	8005c38 <_sbrk>
 8005c24:	1c43      	adds	r3, r0, #1
 8005c26:	d102      	bne.n	8005c2e <_sbrk_r+0x1a>
 8005c28:	6823      	ldr	r3, [r4, #0]
 8005c2a:	b103      	cbz	r3, 8005c2e <_sbrk_r+0x1a>
 8005c2c:	602b      	str	r3, [r5, #0]
 8005c2e:	bd38      	pop	{r3, r4, r5, pc}
 8005c30:	200040ac 	.word	0x200040ac

08005c34 <__malloc_lock>:
 8005c34:	4770      	bx	lr

08005c36 <__malloc_unlock>:
 8005c36:	4770      	bx	lr

08005c38 <_sbrk>:
 8005c38:	4b04      	ldr	r3, [pc, #16]	; (8005c4c <_sbrk+0x14>)
 8005c3a:	6819      	ldr	r1, [r3, #0]
 8005c3c:	4602      	mov	r2, r0
 8005c3e:	b909      	cbnz	r1, 8005c44 <_sbrk+0xc>
 8005c40:	4903      	ldr	r1, [pc, #12]	; (8005c50 <_sbrk+0x18>)
 8005c42:	6019      	str	r1, [r3, #0]
 8005c44:	6818      	ldr	r0, [r3, #0]
 8005c46:	4402      	add	r2, r0
 8005c48:	601a      	str	r2, [r3, #0]
 8005c4a:	4770      	bx	lr
 8005c4c:	20003e44 	.word	0x20003e44
 8005c50:	200040b0 	.word	0x200040b0

08005c54 <_init>:
 8005c54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005c56:	bf00      	nop
 8005c58:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005c5a:	bc08      	pop	{r3}
 8005c5c:	469e      	mov	lr, r3
 8005c5e:	4770      	bx	lr

08005c60 <_fini>:
 8005c60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005c62:	bf00      	nop
 8005c64:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005c66:	bc08      	pop	{r3}
 8005c68:	469e      	mov	lr, r3
 8005c6a:	4770      	bx	lr
