--
-- This code was automatically generated by the B-ASIC toolbox.
-- Code generation timestamp: (2025-08-05 10:48:32.354253)
-- B-ASIC short commit hash: 2129bde3
-- URL: https://gitlab.liu.se/da/B-ASIC
--

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity mult is
    generic (
        WL_INTERNAL : integer;
        WL_INPUT : integer;
        WL_OUTPUT : integer;
        WL_STATE : integer
    );
    port (
        clk : in std_logic;
        rst : in std_logic;
        schedule_cnt : in unsigned(WL_STATE-1 downto 0);
        p_0_in : in std_logic_vector(WL_INTERNAL-1 downto 0);
        p_0_out : out std_logic_vector(WL_INTERNAL-1 downto 0)
    );
end entity mult;

architecture rtl of mult is
    signal op_a : unsigned(WL_INTERNAL-1 downto 0);
    signal tmp_res : unsigned(WL_INTERNAL+1 downto 0);
begin
    -- WRITE CODE HERE
    process(clk)
    begin
        if rising_edge(clk) then
            if rst = '1' then
                op_a <= (others => '0');
            else
                op_a <= unsigned(p_0_in);
            end if;
        end if;
    end process;

    tmp_res <= op_a * to_unsigned(3, 2);

    process(clk)
    begin
        if rising_edge(clk) then
            if rst = '1' then
                p_0_out <= (others => '0');
            else
                p_0_out <= std_logic_vector(tmp_res(WL_INTERNAL-1 downto 0));
            end if;
        end if;
    end process;
end architecture rtl;
