module truncate32_16(original_data, truncated_data);
input signed[31:0] original_data;
output signed[15:0] truncated_data;

parameter reverse1=32'b01111111111111111111111111111111;
parameter reverse2=15'b111111111111111;
wire[15:0] truncated_data;
reg[31:0] transfer_data1;
reg[14:0] transfer_data2;

always@(original_data)
 begin
   if(original_data[31])
     begin
     transfer_data1=(original_data-1)^reverse1;
     transfer_data2=(transfer_data1[23:9])^(reverse2)+1;
     
     end
   else
     truncated_data2=original_data[23:9];
 end
 assign truncated_data={original_data[31],transfer_data2};
 endmodule
