Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Fri Oct 21 00:18:22 2022
| Host         : LAPTOP-F8OKT164 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Timer_timing_summary_routed.rpt -pb Timer_timing_summary_routed.pb -rpx Timer_timing_summary_routed.rpx -warn_on_violation
| Design       : Timer
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  78          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (78)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (192)
5. checking no_input_delay (2)
6. checking no_output_delay (18)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (78)
-------------------------
 There are 66 register/latch pins with no clock driven by root clock pin: CLK100MHZ (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: i1/rco_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: my10k_clk/clkout_reg/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: myls_clk/clkout_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (192)
--------------------------------------------------
 There are 192 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (18)
--------------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  210          inf        0.000                      0                  210           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           210 Endpoints
Min Delay           210 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i2/Q_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            HEX[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.936ns  (logic 5.051ns (50.836%)  route 4.885ns (49.164%))
  Logic Levels:           4  (FDCE=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDCE                         0.000     0.000 r  i2/Q_reg[1]/C
    SLICE_X0Y84          FDCE (Prop_fdce_C_Q)         0.591     0.591 r  i2/Q_reg[1]/Q
                         net (fo=5, routed)           1.024     1.615    my_7seg/LED_OBUF[5]
    SLICE_X0Y85          LUT5 (Prop_lut5_I0_O)        0.327     1.942 r  my_7seg/HEX_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.996     2.938    my_7seg/d[1]
    SLICE_X0Y83          LUT4 (Prop_lut4_I2_O)        0.354     3.292 r  my_7seg/HEX_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.865     6.157    HEX_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.779     9.936 r  HEX_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.936    HEX[0]
    T10                                                               r  HEX[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_7seg/s_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            HEX[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.662ns  (logic 4.487ns (46.444%)  route 5.174ns (53.556%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDRE                         0.000     0.000 r  my_7seg/s_reg[0]/C
    SLICE_X0Y85          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  my_7seg/s_reg[0]/Q
                         net (fo=9, routed)           1.301     1.757    my_7seg/s[0]
    SLICE_X0Y84          LUT5 (Prop_lut5_I2_O)        0.149     1.906 r  my_7seg/HEX_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.063     2.970    my_7seg/d[3]
    SLICE_X0Y84          LUT4 (Prop_lut4_I2_O)        0.332     3.302 r  my_7seg/HEX_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.810     6.111    HEX_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.550     9.662 r  HEX_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.662    HEX[3]
    K13                                                               r  HEX[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i2/Q_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            HEX[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.601ns  (logic 4.799ns (49.990%)  route 4.801ns (50.010%))
  Logic Levels:           4  (FDCE=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDCE                         0.000     0.000 r  i2/Q_reg[1]/C
    SLICE_X0Y84          FDCE (Prop_fdce_C_Q)         0.591     0.591 r  i2/Q_reg[1]/Q
                         net (fo=5, routed)           1.024     1.615    my_7seg/LED_OBUF[5]
    SLICE_X0Y85          LUT5 (Prop_lut5_I0_O)        0.327     1.942 r  my_7seg/HEX_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.996     2.938    my_7seg/d[1]
    SLICE_X0Y83          LUT4 (Prop_lut4_I1_O)        0.326     3.264 r  my_7seg/HEX_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.781     6.045    HEX_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.555     9.601 r  HEX_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.601    HEX[1]
    R10                                                               r  HEX[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_7seg/s_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            HEX[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.590ns  (logic 4.501ns (46.929%)  route 5.090ns (53.071%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDRE                         0.000     0.000 r  my_7seg/s_reg[1]/C
    SLICE_X0Y85          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  my_7seg/s_reg[1]/Q
                         net (fo=8, routed)           1.436     1.892    my_7seg/s[1]
    SLICE_X0Y85          LUT5 (Prop_lut5_I4_O)        0.124     2.016 r  my_7seg/HEX_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.137     3.153    my_7seg/d[2]
    SLICE_X0Y83          LUT4 (Prop_lut4_I3_O)        0.152     3.305 r  my_7seg/HEX_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.516     5.822    HEX_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.769     9.590 r  HEX_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.590    HEX[5]
    T11                                                               r  HEX[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i2/Q_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            HEX[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.184ns  (logic 4.602ns (50.111%)  route 4.582ns (49.889%))
  Logic Levels:           4  (FDCE=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDCE                         0.000     0.000 r  i2/Q_reg[0]/C
    SLICE_X0Y84          FDCE (Prop_fdce_C_Q)         0.628     0.628 f  i2/Q_reg[0]/Q
                         net (fo=6, routed)           1.293     1.921    my_7seg/LED_OBUF[4]
    SLICE_X0Y85          LUT5 (Prop_lut5_I0_O)        0.154     2.075 f  my_7seg/HEX_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.984     3.058    my_7seg/d[0]
    SLICE_X0Y83          LUT4 (Prop_lut4_I0_O)        0.327     3.385 r  my_7seg/HEX_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.305     5.691    HEX_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.493     9.184 r  HEX_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.184    HEX[2]
    K16                                                               r  HEX[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_7seg/s_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            HEX[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.943ns  (logic 4.707ns (52.635%)  route 4.236ns (47.365%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDRE                         0.000     0.000 r  my_7seg/s_reg[0]/C
    SLICE_X0Y85          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  my_7seg/s_reg[0]/Q
                         net (fo=9, routed)           1.301     1.757    my_7seg/s[0]
    SLICE_X0Y84          LUT5 (Prop_lut5_I2_O)        0.149     1.906 r  my_7seg/HEX_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.063     2.970    my_7seg/d[3]
    SLICE_X0Y84          LUT4 (Prop_lut4_I2_O)        0.362     3.332 r  my_7seg/HEX_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.871     5.203    HEX_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.740     8.943 r  HEX_OBUF[6]_inst/O
                         net (fo=0)                   0.000     8.943    HEX[6]
    L18                                                               r  HEX[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_7seg/s_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            HEX[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.765ns  (logic 4.238ns (48.346%)  route 4.527ns (51.654%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDRE                         0.000     0.000 r  my_7seg/s_reg[1]/C
    SLICE_X0Y85          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  my_7seg/s_reg[1]/Q
                         net (fo=8, routed)           1.436     1.892    my_7seg/s[1]
    SLICE_X0Y85          LUT5 (Prop_lut5_I4_O)        0.124     2.016 r  my_7seg/HEX_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.137     3.153    my_7seg/d[2]
    SLICE_X0Y83          LUT4 (Prop_lut4_I0_O)        0.124     3.277 r  my_7seg/HEX_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.954     5.231    HEX_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.534     8.765 r  HEX_OBUF[4]_inst/O
                         net (fo=0)                   0.000     8.765    HEX[4]
    P15                                                               r  HEX[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_7seg/s_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.064ns  (logic 4.352ns (53.965%)  route 3.712ns (46.035%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDRE                         0.000     0.000 r  my_7seg/s_reg[1]/C
    SLICE_X0Y85          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  my_7seg/s_reg[1]/Q
                         net (fo=8, routed)           1.436     1.892    my_7seg/s[1]
    SLICE_X0Y85          LUT3 (Prop_lut3_I1_O)        0.152     2.044 r  my_7seg/AN_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.276     4.320    AN_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.744     8.064 r  AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.064    AN[0]
    J17                                                               r  AN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_7seg/s_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.519ns  (logic 4.116ns (54.733%)  route 3.404ns (45.267%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDRE                         0.000     0.000 r  my_7seg/s_reg[0]/C
    SLICE_X0Y85          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  my_7seg/s_reg[0]/Q
                         net (fo=9, routed)           1.158     1.614    my_7seg/s[0]
    SLICE_X0Y85          LUT3 (Prop_lut3_I0_O)        0.124     1.738 r  my_7seg/AN_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.245     3.984    AN_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         3.536     7.519 r  AN_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.519    AN[1]
    J18                                                               r  AN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 myls_clk/clkout_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED_10
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.072ns  (logic 4.008ns (56.682%)  route 3.063ns (43.318%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y87          FDRE                         0.000     0.000 r  myls_clk/clkout_reg/C
    SLICE_X3Y87          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  myls_clk/clkout_reg/Q
                         net (fo=7, routed)           3.063     3.519    LED_10_OBUF
    U14                  OBUF (Prop_obuf_I_O)         3.552     7.072 r  LED_10_OBUF_inst/O
                         net (fo=0)                   0.000     7.072    LED_10
    U14                                                               r  LED_10 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 my10k_clk/clkout_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            my10k_clk/clkout_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDRE                         0.000     0.000 r  my10k_clk/clkout_reg/C
    SLICE_X3Y85          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  my10k_clk/clkout_reg/Q
                         net (fo=4, routed)           0.168     0.309    my10k_clk/CLK
    SLICE_X3Y85          LUT5 (Prop_lut5_I0_O)        0.045     0.354 r  my10k_clk/clkout_i_1__0/O
                         net (fo=1, routed)           0.000     0.354    my10k_clk/clkout_i_1__0_n_0
    SLICE_X3Y85          FDRE                                         r  my10k_clk/clkout_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 myls_clk/clkout_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            myls_clk/clkout_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y87          FDRE                         0.000     0.000 r  myls_clk/clkout_reg/C
    SLICE_X3Y87          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  myls_clk/clkout_reg/Q
                         net (fo=7, routed)           0.168     0.309    myls_clk/LED_10_OBUF
    SLICE_X3Y87          LUT3 (Prop_lut3_I0_O)        0.045     0.354 r  myls_clk/clkout_i_1/O
                         net (fo=1, routed)           0.000     0.354    myls_clk/clkout_i_1_n_0
    SLICE_X3Y87          FDRE                                         r  myls_clk/clkout_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my10k_clk/clkcount_reg[27]/C
                            (rising edge-triggered cell FDRE)
  Destination:            my10k_clk/clkcount_reg[27]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.249ns (68.025%)  route 0.117ns (31.975%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y86          FDRE                         0.000     0.000 r  my10k_clk/clkcount_reg[27]/C
    SLICE_X1Y86          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  my10k_clk/clkcount_reg[27]/Q
                         net (fo=2, routed)           0.117     0.258    my10k_clk/clkcount_reg[27]
    SLICE_X1Y86          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.366 r  my10k_clk/clkcount_reg[24]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     0.366    my10k_clk/clkcount_reg[24]_i_1__0_n_4
    SLICE_X1Y86          FDRE                                         r  my10k_clk/clkcount_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my10k_clk/clkcount_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            my10k_clk/clkcount_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDRE                         0.000     0.000 r  my10k_clk/clkcount_reg[7]/C
    SLICE_X1Y81          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  my10k_clk/clkcount_reg[7]/Q
                         net (fo=2, routed)           0.117     0.258    my10k_clk/clkcount_reg[7]
    SLICE_X1Y81          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.366 r  my10k_clk/clkcount_reg[4]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     0.366    my10k_clk/clkcount_reg[4]_i_1__0_n_4
    SLICE_X1Y81          FDRE                                         r  my10k_clk/clkcount_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my10k_clk/clkcount_reg[19]/C
                            (rising edge-triggered cell FDRE)
  Destination:            my10k_clk/clkcount_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y84          FDRE                         0.000     0.000 r  my10k_clk/clkcount_reg[19]/C
    SLICE_X1Y84          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  my10k_clk/clkcount_reg[19]/Q
                         net (fo=2, routed)           0.118     0.259    my10k_clk/clkcount_reg[19]
    SLICE_X1Y84          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.367 r  my10k_clk/clkcount_reg[16]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     0.367    my10k_clk/clkcount_reg[16]_i_1__0_n_4
    SLICE_X1Y84          FDRE                                         r  my10k_clk/clkcount_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my10k_clk/clkcount_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            my10k_clk/clkcount_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y82          FDRE                         0.000     0.000 r  my10k_clk/clkcount_reg[11]/C
    SLICE_X1Y82          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  my10k_clk/clkcount_reg[11]/Q
                         net (fo=2, routed)           0.120     0.261    my10k_clk/clkcount_reg[11]
    SLICE_X1Y82          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.369 r  my10k_clk/clkcount_reg[8]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     0.369    my10k_clk/clkcount_reg[8]_i_1__0_n_4
    SLICE_X1Y82          FDRE                                         r  my10k_clk/clkcount_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my10k_clk/clkcount_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            my10k_clk/clkcount_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y83          FDRE                         0.000     0.000 r  my10k_clk/clkcount_reg[15]/C
    SLICE_X1Y83          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  my10k_clk/clkcount_reg[15]/Q
                         net (fo=2, routed)           0.120     0.261    my10k_clk/clkcount_reg[15]
    SLICE_X1Y83          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.369 r  my10k_clk/clkcount_reg[12]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     0.369    my10k_clk/clkcount_reg[12]_i_1__0_n_4
    SLICE_X1Y83          FDRE                                         r  my10k_clk/clkcount_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my10k_clk/clkcount_reg[23]/C
                            (rising edge-triggered cell FDRE)
  Destination:            my10k_clk/clkcount_reg[23]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y85          FDRE                         0.000     0.000 r  my10k_clk/clkcount_reg[23]/C
    SLICE_X1Y85          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  my10k_clk/clkcount_reg[23]/Q
                         net (fo=2, routed)           0.120     0.261    my10k_clk/clkcount_reg[23]
    SLICE_X1Y85          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.369 r  my10k_clk/clkcount_reg[20]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     0.369    my10k_clk/clkcount_reg[20]_i_1__0_n_4
    SLICE_X1Y85          FDRE                                         r  my10k_clk/clkcount_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my10k_clk/clkcount_reg[31]/C
                            (rising edge-triggered cell FDRE)
  Destination:            my10k_clk/clkcount_reg[31]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y87          FDRE                         0.000     0.000 r  my10k_clk/clkcount_reg[31]/C
    SLICE_X1Y87          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  my10k_clk/clkcount_reg[31]/Q
                         net (fo=2, routed)           0.120     0.261    my10k_clk/clkcount_reg[31]
    SLICE_X1Y87          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.369 r  my10k_clk/clkcount_reg[28]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     0.369    my10k_clk/clkcount_reg[28]_i_1__0_n_4
    SLICE_X1Y87          FDRE                                         r  my10k_clk/clkcount_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my10k_clk/clkcount_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            my10k_clk/clkcount_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y80          FDRE                         0.000     0.000 r  my10k_clk/clkcount_reg[3]/C
    SLICE_X1Y80          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  my10k_clk/clkcount_reg[3]/Q
                         net (fo=2, routed)           0.120     0.261    my10k_clk/clkcount_reg[3]
    SLICE_X1Y80          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.369 r  my10k_clk/clkcount_reg[0]_i_2__0/O[3]
                         net (fo=1, routed)           0.000     0.369    my10k_clk/clkcount_reg[0]_i_2__0_n_4
    SLICE_X1Y80          FDRE                                         r  my10k_clk/clkcount_reg[3]/D
  -------------------------------------------------------------------    -------------------





