{
    "Comment": "This file is auto-generated by the tool. Do not modify",
    "Version": {
        "FileVersion": "2.0",
        "ToolVersion": "2020.2"
    },
    "Platform": {
        "Boards": [
            {
                "Devices": [
                    {
                        "Name": "xilinx_u280_xdma_201920_3",
                        "DdrBanks": [
                            {
                                "Name": "dynamic_region_memory_subsystem_memory_ddr4_mem00",
                                "Type": "ddr4",
                                "Size": "16GB",
                                "AXI_ARBITRATION_SCHEME": "RD_PRI_REG",
                                "BURST_LENGTH": "8",
                                "C0": {
                                    "APP_ADDR_WIDTH": "31",
                                    "APP_DATA_WIDTH": "512",
                                    "ControllerType": "DDR4_SDRAM",
                                    "DDR4_ADDR_WIDTH": "17",
                                    "DDR4_AXI_ADDR_WIDTH": "34",
                                    "DDR4_AXI_DATA_WIDTH": "512",
                                    "DDR4_AXI_ID_WIDTH": "1",
                                    "DDR4_AutoPrecharge": "false",
                                    "DDR4_AxiNarrowBurst": "false",
                                    "DDR4_BANK_GROUP_WIDTH": "2",
                                    "DDR4_BANK_WIDTH": "2",
                                    "DDR4_CL": "0",
                                    "DDR4_COLUMN_WIDTH": "10",
                                    "DDR4_CWL": "0",
                                    "DDR4_Mem_Add_Map": "ROW_COLUMN_BANK_INTLV",
                                    "DDR4_Ordering": "Normal",
                                    "DDR4_RANK_WIDTH": "1",
                                    "DDR4_ROW_WIDTH": "17",
                                    "DDR4_tCK": "833",
                                    "DDR4_tCKE": "0",
                                    "DDR4_tFAW": "16",
                                    "DDR4_tMRD": "2",
                                    "DDR4_tRAS": "39",
                                    "DDR4_tRCD": "17",
                                    "DDR4_tREFI": "9363",
                                    "DDR4_tRFC": "421",
                                    "DDR4_tRP": "17",
                                    "DDR4_tRRD_L": "6",
                                    "DDR4_tRRD_S": "4",
                                    "DDR4_tRTP": "10",
                                    "DDR4_tWR": "19",
                                    "DDR4_tWTR_L": "10",
                                    "DDR4_tWTR_S": "4",
                                    "DDR4_tXPR": "109",
                                    "DDR4_tZQCS": "128",
                                    "DDR4_tZQI": "0",
                                    "DDR4_tZQINIT": "256"
                                },
                                "CAS_LATENCY": "17",
                                "CAS_WRITE_LATENCY": "12",
                                "DATA_WIDTH": "72",
                                "MEMORY_PART": "MTA18ASF2G72PZ-2G3",
                                "MEM_ADDR_MAP": "ROW_COLUMN_BANK_INTLV",
                                "TIMEPERIOD_PS": "833"
                            },
                            {
                                "Name": "dynamic_region_memory_subsystem_memory_ddr4_mem01",
                                "Type": "ddr4",
                                "Size": "16GB",
                                "AXI_ARBITRATION_SCHEME": "RD_PRI_REG",
                                "BURST_LENGTH": "8",
                                "C0": {
                                    "APP_ADDR_WIDTH": "31",
                                    "APP_DATA_WIDTH": "512",
                                    "ControllerType": "DDR4_SDRAM",
                                    "DDR4_ADDR_WIDTH": "17",
                                    "DDR4_AXI_ADDR_WIDTH": "34",
                                    "DDR4_AXI_DATA_WIDTH": "512",
                                    "DDR4_AXI_ID_WIDTH": "1",
                                    "DDR4_AutoPrecharge": "false",
                                    "DDR4_AxiNarrowBurst": "false",
                                    "DDR4_BANK_GROUP_WIDTH": "2",
                                    "DDR4_BANK_WIDTH": "2",
                                    "DDR4_CL": "0",
                                    "DDR4_COLUMN_WIDTH": "10",
                                    "DDR4_CWL": "0",
                                    "DDR4_Mem_Add_Map": "ROW_COLUMN_BANK_INTLV",
                                    "DDR4_Ordering": "Normal",
                                    "DDR4_RANK_WIDTH": "1",
                                    "DDR4_ROW_WIDTH": "17",
                                    "DDR4_tCK": "833",
                                    "DDR4_tCKE": "0",
                                    "DDR4_tFAW": "16",
                                    "DDR4_tMRD": "2",
                                    "DDR4_tRAS": "39",
                                    "DDR4_tRCD": "17",
                                    "DDR4_tREFI": "9363",
                                    "DDR4_tRFC": "421",
                                    "DDR4_tRP": "17",
                                    "DDR4_tRRD_L": "6",
                                    "DDR4_tRRD_S": "4",
                                    "DDR4_tRTP": "10",
                                    "DDR4_tWR": "19",
                                    "DDR4_tWTR_L": "10",
                                    "DDR4_tWTR_S": "4",
                                    "DDR4_tXPR": "109",
                                    "DDR4_tZQCS": "128",
                                    "DDR4_tZQI": "0",
                                    "DDR4_tZQINIT": "256"
                                },
                                "CAS_LATENCY": "17",
                                "CAS_WRITE_LATENCY": "12",
                                "DATA_WIDTH": "72",
                                "MEMORY_PART": "MTA18ASF2G72PZ-2G3",
                                "MEM_ADDR_MAP": "ROW_COLUMN_BANK_INTLV",
                                "TIMEPERIOD_PS": "833"
                            }
                        ],
                        "FeatureRom": {
                            "Major_Version": "10",
                            "Minor_Version": "1",
                            "Vivado_Build_Id": "2742762",
                            "Ip_Build_Id": "2719198",
                            "Time_Since_Epoch": "1579649056",
                            "Fpga_Part_Name": "xcu280-fsvh2892-2L-e",
                            "Vbnv_Name": "xilinx_u280_xdma_201920_3",
                            "Ddr_Channel_Count": "2",
                            "Ddr_Channel_Size": "16",
                            "Dr_Base_Address": "0",
                            "Feature_Bitmap": "197133",
                            "Uuid": "f2b82d53-372f-45a4-bbe9-3d1c980216da",
                            "Unified_Platform": "enabled",
                            "Aurora_Link": "disabled",
                            "Board_Mgmt": "enabled",
                            "Board_Scheduler": "enabled",
                            "Prom_Type": "0x0",
                            "Debug_Type": "0x2",
                            "Peer_To_Peer": "enabled",
                            "Cdma_Size": "4",
                            "Cdma_Base_Address0": "0",
                            "Cdma_Base_Address1": "0",
                            "Cdma_Base_Address2": "0",
                            "Cdma_Base_Address3": "0"
                        }
                    }
                ],
                "NumBoards": "1"
            }
        ],
        "UnifiedPlatform": "true",
        "ExpandedPR": "false"
    }
}
