{  Startpoint: cfg/cfg_pcie_top/cfg_pcie_dma_tab_down/tab_down_ff_wdata_reg_83__tab_down_ff_wdata_reg_124_} {               (rising edge-triggered flip-flop clocked by axi_clk)} {  Endpoint: cfg/cfg_pcie_top/cfg_pcie_dma_tab_down/cfg_pcie_afifo_16x132_wrapper_u0/cfg_pcie_ram_1r1w_16x132_wrapper/ues_gmem_1r1w_2clk/mem_wrapper_gmem/pmem0_y0_x0} {               (rising edge-triggered flip-flop clocked by axi_clk)} {  Last common pin: cfg/cfg_pcie_top/pcie_wrapper_u0/u_pllctrl_wrapper/u_pllctrl/gen_clk_mux_u_clock_mux/CTS_cts_inv_11058390290/Y} {  Path Group: axi_clk} {  Path Type: min} {} {  Point                                                                                                                                                                                                                           Fanout   Cap   DTrans  Trans   Derate  Delta    Incr      Path} {  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------} {  clock axi_clk (rise edge)                                                                                                                                                                                                                                                     0.000     0.000} {  clock PLL_OUT (source latency)                                                                                                                                                                                                                                                0.000     0.000} {  cfg/cfg_pcie_top/pcie_wrapper_u0/u_pllctrl_wrapper/u_pll/PLLOUT (ABJWCBM2)                                                                                                                                                                            0.013                   0.000     0.000 r} {  cfg/cfg_pcie_top/pcie_wrapper_u0/u_pllctrl_wrapper/PLLOUT (net)                                                                                                                                                                   1   0.027 } {  cfg/cfg_pcie_top/pcie_wrapper_u0/u_pllctrl_wrapper/CTS_cts_inv_11116390396/A (INV_X24N_DCAP32_A9PP84TL_C14)                                                                                                                                   0.000   0.016   0.930   0.000   0.001 &   0.001 r} {  cfg/cfg_pcie_top/pcie_wrapper_u0/u_pllctrl_wrapper/CTS_cts_inv_11116390396/Y (INV_X24N_DCAP32_A9PP84TL_C14)                                                                                                                                           0.016   0.987           0.010 &   0.011 f} {  cfg/cfg_pcie_top/pcie_wrapper_u0/u_pllctrl_wrapper/ctsbuf_net_1417379092 (net)                                                                                                                                                    1   0.120 } {  cfg/cfg_pcie_top/pcie_wrapper_u0/u_pllctrl_wrapper/CTS_cts_inv_11113390393/A (INV_X24N_DCAP32_A9PP84TL_C14)                                                                                                                                   0.000   0.019   0.930   0.000   0.005 &   0.016 f} {  cfg/cfg_pcie_top/pcie_wrapper_u0/u_pllctrl_wrapper/CTS_cts_inv_11113390393/Y (INV_X24N_DCAP32_A9PP84TL_C14)                                                                                                                                           0.011   0.988           0.008 &   0.024 r} {  cfg/cfg_pcie_top/pcie_wrapper_u0/u_pllctrl_wrapper/ctsbuf_net_1414379089 (net)                                                                                                                                                    1   0.054 } {  cfg/cfg_pcie_top/pcie_wrapper_u0/u_pllctrl_wrapper/CTS_cts_inv_11112390392/A (INV_X24N_DCAP32_A9PP84TL_C14)                                                                                                                                   0.000   0.012   0.930   0.000   0.002 &   0.026 r} {  cfg/cfg_pcie_top/pcie_wrapper_u0/u_pllctrl_wrapper/CTS_cts_inv_11112390392/Y (INV_X24N_DCAP32_A9PP84TL_C14)                                                                                                                                           0.009   0.987           0.007 &   0.033 f} {  cfg/cfg_pcie_top/pcie_wrapper_u0/u_pllctrl_wrapper/ctsbuf_net_1413379088 (net)                                                                                                                                                    1   0.055 } {  cfg/cfg_pcie_top/pcie_wrapper_u0/u_pllctrl_wrapper/CTS_cts_inv_11111390391/A (INV_X24N_DCAP32_A9PP84TL_C14)                                                                                                                                   0.000   0.010   0.930   0.000   0.002 &   0.035 f} {  cfg/cfg_pcie_top/pcie_wrapper_u0/u_pllctrl_wrapper/CTS_cts_inv_11111390391/Y (INV_X24N_DCAP32_A9PP84TL_C14)                                                                                                                                           0.010   0.988           0.007 &   0.042 r} {  cfg/cfg_pcie_top/pcie_wrapper_u0/u_pllctrl_wrapper/ctsbuf_net_1412379087 (net)                                                                                                                                                    1   0.056 } {  cfg/cfg_pcie_top/pcie_wrapper_u0/u_pllctrl_wrapper/CTS_cts_inv_11110390390/A (INV_X24N_DCAP32_A9PP84TL_C14)                                                                                                                                   0.000   0.011   0.930   0.000   0.002 &   0.044 r} {  cfg/cfg_pcie_top/pcie_wrapper_u0/u_pllctrl_wrapper/CTS_cts_inv_11110390390/Y (INV_X24N_DCAP32_A9PP84TL_C14)                                                                                                                                           0.009   0.987           0.007 &   0.051 f} {  cfg/cfg_pcie_top/pcie_wrapper_u0/u_pllctrl_wrapper/ctsbuf_net_1411379086 (net)                                                                                                                                                    1   0.056 } {  cfg/cfg_pcie_top/pcie_wrapper_u0/u_pllctrl_wrapper/CTS_cts_inv_11109390389/A (INV_X24N_DCAP32_A9PP84TL_C14)                                                                                                                                   0.000   0.010   0.930   0.000   0.002 &   0.053 f} {  cfg/cfg_pcie_top/pcie_wrapper_u0/u_pllctrl_wrapper/CTS_cts_inv_11109390389/Y (INV_X24N_DCAP32_A9PP84TL_C14)                                                                                                                                           0.010   0.988           0.007 &   0.060 r} {  cfg/cfg_pcie_top/pcie_wrapper_u0/u_pllctrl_wrapper/ctsbuf_net_1410379085 (net)                                                                                                                                                    1   0.056 } {  cfg/cfg_pcie_top/pcie_wrapper_u0/u_pllctrl_wrapper/CTS_cts_inv_11108390388/A (INV_X24N_DCAP32_A9PP84TL_C14)                                                                                                                                   0.000   0.011   0.930   0.000   0.002 &   0.062 r} {  cfg/cfg_pcie_top/pcie_wrapper_u0/u_pllctrl_wrapper/CTS_cts_inv_11108390388/Y (INV_X24N_DCAP32_A9PP84TL_C14)                                                                                                                                           0.009   0.987           0.007 &   0.068 f} {  cfg/cfg_pcie_top/pcie_wrapper_u0/u_pllctrl_wrapper/ctsbuf_net_1409379084 (net)                                                                                                                                                    1   0.056 } {  cfg/cfg_pcie_top/pcie_wrapper_u0/u_pllctrl_wrapper/CTS_cts_inv_11107390387/A (INV_X24N_DCAP32_A9PP84TL_C14)                                                                                                                                   0.000   0.010   0.930   0.000   0.002 &   0.070 f} {  cfg/cfg_pcie_top/pcie_wrapper_u0/u_pllctrl_wrapper/CTS_cts_inv_11107390387/Y (INV_X24N_DCAP32_A9PP84TL_C14)                                                                                                                                           0.010   0.988           0.007 &   0.077 r} {  cfg/cfg_pcie_top/pcie_wrapper_u0/u_pllctrl_wrapper/ctsbuf_net_1408379083 (net)                                                                                                                                                    1   0.058 } {  cfg/cfg_pcie_top/pcie_wrapper_u0/u_pllctrl_wrapper/CTS_cts_inv_11106390386/A (INV_X24N_DCAP32_A9PP84TL_C14)                                                                                                                                   0.000   0.011   0.930   0.000   0.002 &   0.079 r} {  cfg/cfg_pcie_top/pcie_wrapper_u0/u_pllctrl_wrapper/CTS_cts_inv_11106390386/Y (INV_X24N_DCAP32_A9PP84TL_C14)                                                                                                                                           0.014   0.987           0.009 &   0.088 f} {  cfg/cfg_pcie_top/pcie_wrapper_u0/u_pllctrl_wrapper/ctsbuf_net_1407379082 (net)                                                                                                                                                    1   0.096 } {  cfg/cfg_pcie_top/pcie_wrapper_u0/u_pllctrl_wrapper/CTS_cts_inv_11105390385/A (INV_X24N_DCAP32_A9PP84TL_C14)                                                                                                                                   0.000   0.016   0.930   0.000   0.004 &   0.091 f} {  cfg/cfg_pcie_top/pcie_wrapper_u0/u_pllctrl_wrapper/CTS_cts_inv_11105390385/Y (INV_X24N_DCAP32_A9PP84TL_C14)                                                                                                                                           0.016   0.988           0.010 &   0.101 r} {  cfg/cfg_pcie_top/pcie_wrapper_u0/u_pllctrl_wrapper/ctsbuf_net_1406379081 (net)                                                                                                                                                    1   0.091 } {  cfg/cfg_pcie_top/pcie_wrapper_u0/u_pllctrl_wrapper/CTS_cts_inv_11102390382/A (INV_X24N_DCAP32_A9PP84TL_C14)                                                                                                                                   0.000   0.017   0.930   0.000   0.003 &   0.104 r} {  cfg/cfg_pcie_top/pcie_wrapper_u0/u_pllctrl_wrapper/CTS_cts_inv_11102390382/Y (INV_X24N_DCAP32_A9PP84TL_C14)                                                                                                                                           0.009   0.987           0.008 &   0.112 f} {  cfg/cfg_pcie_top/pcie_wrapper_u0/u_pllctrl_wrapper/ctsbuf_net_1403379078 (net)                                                                                                                                                    1   0.050 } {  cfg/cfg_pcie_top/pcie_wrapper_u0/u_pllctrl_wrapper/CTS_cts_inv_11101390381/A (INV_X24N_DCAP32_A9PP84TL_C14)                                                                                                                                   0.000   0.010   0.930   0.000   0.001 &   0.114 f} {  cfg/cfg_pcie_top/pcie_wrapper_u0/u_pllctrl_wrapper/CTS_cts_inv_11101390381/Y (INV_X24N_DCAP32_A9PP84TL_C14)                                                                                                                                           0.005   0.988           0.005 &   0.118 r} {  cfg/cfg_pcie_top/pcie_wrapper_u0/u_pllctrl_wrapper/ctsbuf_net_1402379077 (net)                                                                                                                                                    1   0.022 } {  cfg/cfg_pcie_top/pcie_wrapper_u0/u_pllctrl_wrapper/esi_dft_occ_wrap_PLL_OUT/pll_clk_ATibuf_i101/A (BUF_X12N_A9PP84TL_C14)                                                                                                                     0.000   0.006   0.930   0.000   0.001 &   0.119 r} {  cfg/cfg_pcie_top/pcie_wrapper_u0/u_pllctrl_wrapper/esi_dft_occ_wrap_PLL_OUT/pll_clk_ATibuf_i101/Y (BUF_X12N_A9PP84TL_C14)                                                                                                                             0.005   0.984           0.010 &   0.129 r} {  cfg/cfg_pcie_top/pcie_wrapper_u0/u_pllctrl_wrapper/esi_dft_occ_wrap_PLL_OUT/pll_clk_ATibuf_101 (net)                                                                                                                              8   0.008 } {  cfg/cfg_pcie_top/pcie_wrapper_u0/u_pllctrl_wrapper/esi_dft_occ_wrap_PLL_OUT/occ_inst_occ_DFT_clk_mux_0_i_fast_clk_clkgt_u_icg/CK (PREICG_X2N_A9PP84TL_C14)                                                                                    0.000   0.005   0.930   0.000   0.000 &   0.129 r} {  cfg/cfg_pcie_top/pcie_wrapper_u0/u_pllctrl_wrapper/esi_dft_occ_wrap_PLL_OUT/occ_inst_occ_DFT_clk_mux_0_i_fast_clk_clkgt_u_icg/ECK (PREICG_X2N_A9PP84TL_C14)                                                                                           0.004   0.957           0.010 &   0.139 r} {  cfg/cfg_pcie_top/pcie_wrapper_u0/u_pllctrl_wrapper/esi_dft_occ_wrap_PLL_OUT/occ_inst_occ_DFT_clk_mux_0_i_n5 (net)                                                                                                                 1   0.001 } {  cfg/cfg_pcie_top/pcie_wrapper_u0/u_pllctrl_wrapper/esi_dft_occ_wrap_PLL_OUT/occ_inst_occ_DFT_clk_mux_0_i_U2_ECO0/A (NAND2_X1P5R_A9PP84TL_C14)                                                                                                 0.000   0.004   0.930   0.000   0.000 &   0.139 r} {  cfg/cfg_pcie_top/pcie_wrapper_u0/u_pllctrl_wrapper/esi_dft_occ_wrap_PLL_OUT/occ_inst_occ_DFT_clk_mux_0_i_U2_ECO0/Y (NAND2_X1P5R_A9PP84TL_C14)                                                                                                         0.005   0.943           0.004 &   0.143 f} {  cfg/cfg_pcie_top/pcie_wrapper_u0/u_pllctrl_wrapper/esi_dft_occ_wrap_PLL_OUT/occ_clk_out_ECO0 (net)                                                                                                                                1   0.001 } {  cfg/cfg_pcie_top/pcie_wrapper_u0/u_pllctrl_wrapper/esi_dft_occ_wrap_PLL_OUT/occ_inst_occ_DFT_clk_mux_0_i_U2_ECO2/A (NAND2_X2F_A9PP84TL_C14)                                                                                                   0.000   0.005   0.930   0.000   0.000 &   0.143 f} {  cfg/cfg_pcie_top/pcie_wrapper_u0/u_pllctrl_wrapper/esi_dft_occ_wrap_PLL_OUT/occ_inst_occ_DFT_clk_mux_0_i_U2_ECO2/Y (NAND2_X2F_A9PP84TL_C14)                                                                                                           0.016   0.955           0.011 &   0.154 r} {  cfg/cfg_pcie_top/pcie_wrapper_u0/u_pllctrl_wrapper/esi_dft_occ_wrap_PLL_OUT/occ_clk_out_ATobuf_102 (net)                                                                                                                          3   0.005 } {  cfg/cfg_pcie_top/pcie_wrapper_u0/u_pllctrl_wrapper/esi_dft_occ_wrap_PLL_OUT/occ_clk_out_ATobuf_i102/A (BUF_X12N_A9PP84TL_C14)                                                                                                                -0.000   0.016   0.930  -0.000   0.000 &   0.154 r} {  cfg/cfg_pcie_top/pcie_wrapper_u0/u_pllctrl_wrapper/esi_dft_occ_wrap_PLL_OUT/occ_clk_out_ATobuf_i102/Y (BUF_X12N_A9PP84TL_C14)                                                                                                                         0.024   0.987           0.019 &   0.173 r} {  cfg/cfg_pcie_top/pcie_wrapper_u0/u_pllctrl_wrapper/esi_dft_occ_wrap_PLL_OUT/occ_clk_out (net)                                                                                                                                     2   0.082 } {  eSi_DFT_occ_gater_30/CK (PREICG_X4R_A9PP84TL_C14)                                                                                                                                                                                             0.000   0.027   0.930   0.000   0.006 &   0.180 r} {  eSi_DFT_occ_gater_30/ECK (PREICG_X4R_A9PP84TL_C14)                                                                                                                                                                                                    0.006   0.985           0.015 &   0.195 r} {  occ_clk_out_ts36 (net)                                                                                                                                                                                                            1   0.004 } {  cfg/cfg_pcie_top/pcie_wrapper_u0/u_pllctrl_wrapper/PO_FTB_2068__128384/A (BUF_X4N_A9PP84TSL_C14)                                                                                                                                              0.000   0.006   0.930   0.000   0.000 &   0.195 r} {  cfg/cfg_pcie_top/pcie_wrapper_u0/u_pllctrl_wrapper/PO_FTB_2068__128384/Y (BUF_X4N_A9PP84TSL_C14)                                                                                                                                                      0.035   0.979           0.023 &   0.218 r} {  cfg/cfg_pcie_top/pcie_wrapper_u0/u_pllctrl_wrapper/ctsbuf_net_1397379072 (net)                                                                                                                                                    3   0.045 } {  cfg/cfg_pcie_top/pcie_wrapper_u0/u_pllctrl_wrapper/u_pllctrl/pll_out (pcie_wrapper_rn_esi_pllctrl_1_1_6_9_3_3_7168_128_0_1_7_4_3_8_10_10_7_0)                                                                                                 0.000   0.035   0.930   0.000   0.000 &   0.218 r} {  cfg/cfg_pcie_top/pcie_wrapper_u0/u_pllctrl_wrapper/u_pllctrl/pll_out (net) } {  cfg/cfg_pcie_top/pcie_wrapper_u0/u_pllctrl_wrapper/u_pllctrl/gen_clk_mux_u_clock_mux/esi_pllctrl_pllclk_icg/CK (PREICG_X4R_A9PP84TL_C14)                                                                                                      0.000   0.036   0.930   0.000   0.002 &   0.220 r} {  cfg/cfg_pcie_top/pcie_wrapper_u0/u_pllctrl_wrapper/u_pllctrl/gen_clk_mux_u_clock_mux/esi_pllctrl_pllclk_icg/ECK (PREICG_X4R_A9PP84TL_C14) (gclock source)                                                                                             0.009   0.982           0.018 &   0.238 r} {  cfg/cfg_pcie_top/pcie_wrapper_u0/u_pllctrl_wrapper/u_pllctrl/gen_clk_mux_u_clock_mux/pll_clkout (net)                                                                                                                             1   0.008 } {  cfg/cfg_pcie_top/pcie_wrapper_u0/u_pllctrl_wrapper/u_pllctrl/gen_clk_mux_u_clock_mux/C38/A (OR2_X2N_A9PP84TR_C16)                                                                                                                             0.000   0.009   0.930   0.000   0.000 &   0.238 r} {  cfg/cfg_pcie_top/pcie_wrapper_u0/u_pllctrl_wrapper/u_pllctrl/gen_clk_mux_u_clock_mux/C38/Y (OR2_X2N_A9PP84TR_C16)                                                                                                                                     0.021   0.971           0.020 &   0.259 r} {  cfg/cfg_pcie_top/pcie_wrapper_u0/u_pllctrl_wrapper/u_pllctrl/gen_clk_mux_u_clock_mux/ctsbuf_net_1034378709 (net)                                                                                                                  1   0.011 } {  cfg/cfg_pcie_top/pcie_wrapper_u0/u_pllctrl_wrapper/u_pllctrl/gen_clk_mux_u_clock_mux/CTS_cts_inv_11061390293/A (INV_X12N_DCAP16_A9PP84TL_C14)                                                                                                 0.000   0.020   0.930   0.000   0.000 &   0.259 r} {  cfg/cfg_pcie_top/pcie_wrapper_u0/u_pllctrl_wrapper/u_pllctrl/gen_clk_mux_u_clock_mux/CTS_cts_inv_11061390293/Y (INV_X12N_DCAP16_A9PP84TL_C14)                                                                                                         0.015   0.987           0.011 &   0.270 f} {  cfg/cfg_pcie_top/pcie_wrapper_u0/u_pllctrl_wrapper/u_pllctrl/gen_clk_mux_u_clock_mux/ctsbuf_net_1395379070 (net)                                                                                                                  1   0.049 } {  cfg/cfg_pcie_top/pcie_wrapper_u0/u_pllctrl_wrapper/u_pllctrl/gen_clk_mux_u_clock_mux/CTS_cts_inv_11060390292/A (INV_X24N_DCAP32_A9PP84TL_C14)                                                                                                 0.000   0.017   0.930   0.000   0.003 &   0.273 f} {  cfg/cfg_pcie_top/pcie_wrapper_u0/u_pllctrl_wrapper/u_pllctrl/gen_clk_mux_u_clock_mux/CTS_cts_inv_11060390292/Y (INV_X24N_DCAP32_A9PP84TL_C14)                                                                                                         0.011   0.988           0.007 &   0.280 r} {  cfg/cfg_pcie_top/pcie_wrapper_u0/u_pllctrl_wrapper/u_pllctrl/gen_clk_mux_u_clock_mux/ctsbuf_net_1394379069 (net)                                                                                                                  1   0.052 } {  cfg/cfg_pcie_top/pcie_wrapper_u0/u_pllctrl_wrapper/u_pllctrl/gen_clk_mux_u_clock_mux/CTS_cts_inv_11059390291/A (INV_X24N_DCAP32_A9PP84TL_C14)                                                                                                 0.000   0.012   0.930   0.000   0.002 &   0.282 r} {  cfg/cfg_pcie_top/pcie_wrapper_u0/u_pllctrl_wrapper/u_pllctrl/gen_clk_mux_u_clock_mux/CTS_cts_inv_11059390291/Y (INV_X24N_DCAP32_A9PP84TL_C14)                                                                                                         0.009   0.987           0.007 &   0.289 f} {  cfg/cfg_pcie_top/pcie_wrapper_u0/u_pllctrl_wrapper/u_pllctrl/gen_clk_mux_u_clock_mux/ctsbuf_net_1393379068 (net)                                                                                                                  1   0.053 } {  cfg/cfg_pcie_top/pcie_wrapper_u0/u_pllctrl_wrapper/u_pllctrl/gen_clk_mux_u_clock_mux/CTS_cts_inv_11058390290/A (INV_X24N_DCAP32_A9PP84TL_C14)                                                                                                 0.000   0.010   0.930   0.000   0.002 &   0.291 f} {  cfg/cfg_pcie_top/pcie_wrapper_u0/u_pllctrl_wrapper/u_pllctrl/gen_clk_mux_u_clock_mux/CTS_cts_inv_11058390290/Y (INV_X24N_DCAP32_A9PP84TL_C14)                                                                                                         0.012   0.988           0.007 &   0.298 r} {  cfg/cfg_pcie_top/pcie_wrapper_u0/u_pllctrl_wrapper/u_pllctrl/gen_clk_mux_u_clock_mux/ctsbuf_net_1392379067 (net)                                                                                                                  3   0.067 } {  cfg/cfg_pcie_top/pcie_wrapper_u0/u_pllctrl_wrapper/u_pllctrl/gen_clk_mux_u_clock_mux/CTS_cts_inv_11057390289/A (INV_X24N_DCAP32_A9PP84TL_C14)                                                                                                 0.000   0.013   0.930   0.000   0.002 &   0.300 r} {  cfg/cfg_pcie_top/pcie_wrapper_u0/u_pllctrl_wrapper/u_pllctrl/gen_clk_mux_u_clock_mux/CTS_cts_inv_11057390289/Y (INV_X24N_DCAP32_A9PP84TL_C14)                                                                                                         0.018   0.985           0.009 &   0.309 f} {  cfg/cfg_pcie_top/pcie_wrapper_u0/u_pllctrl_wrapper/u_pllctrl/gen_clk_mux_u_clock_mux/ctsbuf_net_1391379066 (net)                                                                                                                  1   0.131 } {  cfg/cfg_pcie_top/pcie_wrapper_u0/u_pllctrl_wrapper/u_pllctrl/gen_clk_mux_u_clock_mux/CTS_cts_inv_11049390281/A (INV_X24N_DCAP32_A9PP84TL_C14)                                                                                                 0.000   0.024   0.930   0.000   0.008 &   0.317 f} {  cfg/cfg_pcie_top/pcie_wrapper_u0/u_pllctrl_wrapper/u_pllctrl/gen_clk_mux_u_clock_mux/CTS_cts_inv_11049390281/Y (INV_X24N_DCAP32_A9PP84TL_C14)                                                                                                         0.016   0.985           0.010 &   0.327 r} {  cfg/cfg_pcie_top/pcie_wrapper_u0/u_pllctrl_wrapper/u_pllctrl/gen_clk_mux_u_clock_mux/ctsbuf_net_1383379058 (net)                                                                                                                  2   0.075 } {  cfg/cfg_pcie_top/pcie_wrapper_u0/u_pllctrl_wrapper/u_pllctrl/gen_clk_mux_u_clock_mux/CTS_cto_inv_cln_397139/A (INV_X24N_DCAP32_A9PP84TL_C14)                                                                                                  0.000   0.017   0.930   0.000   0.003 &   0.330 r} {  cfg/cfg_pcie_top/pcie_wrapper_u0/u_pllctrl_wrapper/u_pllctrl/gen_clk_mux_u_clock_mux/CTS_cto_inv_cln_397139/Y (INV_X24N_DCAP32_A9PP84TL_C14)                                                                                                          0.015   0.983           0.008 &   0.339 f} {  cfg/cfg_pcie_top/pcie_wrapper_u0/u_pllctrl_wrapper/u_pllctrl/gen_clk_mux_u_clock_mux/cts4 (net)                                                                                                                                   1   0.103 } {  cfg/cfg_pcie_top/pcie_wrapper_u0/u_pllctrl_wrapper/u_pllctrl/gen_clk_mux_u_clock_mux/CTS_cts_inv_11026390258/A (INV_X24N_DCAP32_A9PP84TL_C14)                                                                                                 0.000   0.022   0.930   0.000   0.007 &   0.346 f} {  cfg/cfg_pcie_top/pcie_wrapper_u0/u_pllctrl_wrapper/u_pllctrl/gen_clk_mux_u_clock_mux/CTS_cts_inv_11026390258/Y (INV_X24N_DCAP32_A9PP84TL_C14)                                                                                                         0.011   0.984           0.008 &   0.353 r} {  cfg/cfg_pcie_top/pcie_wrapper_u0/u_pllctrl_wrapper/u_pllctrl/gen_clk_mux_u_clock_mux/ctsbuf_net_1360379035 (net)                                                                                                                  1   0.046 } {  cfg/cfg_pcie_top/pcie_wrapper_u0/u_pllctrl_wrapper/u_pllctrl/gen_clk_mux_u_clock_mux/CTS_cts_inv_11019390251/A (INV_X24N_DCAP32_A9PP84TL_C14)                                                                                                 0.000   0.012   0.930   0.000   0.002 &   0.355 r} {  cfg/cfg_pcie_top/pcie_wrapper_u0/u_pllctrl_wrapper/u_pllctrl/gen_clk_mux_u_clock_mux/CTS_cts_inv_11019390251/Y (INV_X24N_DCAP32_A9PP84TL_C14)                                                                                                         0.009   0.983           0.007 &   0.362 f} {  cfg/cfg_pcie_top/pcie_wrapper_u0/u_pllctrl_wrapper/u_pllctrl/gen_clk_mux_u_clock_mux/ctsbuf_net_1353379028 (net)                                                                                                                  1   0.054 } {  cfg/cfg_pcie_top/pcie_wrapper_u0/u_pllctrl_wrapper/u_pllctrl/gen_clk_mux_u_clock_mux/CTS_cts_inv_11010390242/A (INV_X24N_DCAP32_A9PP84TL_C14)                                                                                                 0.000   0.010   0.930   0.000   0.002 &   0.365 f} {  cfg/cfg_pcie_top/pcie_wrapper_u0/u_pllctrl_wrapper/u_pllctrl/gen_clk_mux_u_clock_mux/CTS_cts_inv_11010390242/Y (INV_X24N_DCAP32_A9PP84TL_C14)                                                                                                         0.015   0.984           0.007 &   0.372 r} {  cfg/cfg_pcie_top/pcie_wrapper_u0/u_pllctrl_wrapper/u_pllctrl/gen_clk_mux_u_clock_mux/p_abuf208 (net)                                                                                                                              6   0.118 } {  cfg/cfg_pcie_top/pcie_wrapper_u0/u_pllctrl_wrapper/u_pllctrl/gen_clk_mux_u_clock_mux/CTS_cts_inv_10956390188/A (INV_X12N_DCAP16_A9PP84TL_C14)                                                                                                 0.000   0.032   0.930   0.000   0.014 &   0.386 r} {  cfg/cfg_pcie_top/pcie_wrapper_u0/u_pllctrl_wrapper/u_pllctrl/gen_clk_mux_u_clock_mux/CTS_cts_inv_10956390188/Y (INV_X12N_DCAP16_A9PP84TL_C14)                                                                                                         0.024   0.978           0.017 &   0.403 f} {  cfg/cfg_pcie_top/pcie_wrapper_u0/u_pllctrl_wrapper/u_pllctrl/gen_clk_mux_u_clock_mux/ctsbuf_net_1293378968 (net)                                                                                                                  4   0.076 } {  cfg/cfg_pcie_top/pcie_wrapper_u0/u_pllctrl_wrapper/u_pllctrl/gen_clk_mux_u_clock_mux/CTS_cts_inv_10898390130/A (INV_X12N_DCAP16_A9PP84TL_C14)                                                                                                 0.000   0.027   0.930   0.000   0.004 &   0.407 f} {  cfg/cfg_pcie_top/pcie_wrapper_u0/u_pllctrl_wrapper/u_pllctrl/gen_clk_mux_u_clock_mux/CTS_cts_inv_10898390130/Y (INV_X12N_DCAP16_A9PP84TL_C14)                                                                                                         0.024   0.965           0.015 &   0.422 r} {  cfg/cfg_pcie_top/pcie_wrapper_u0/u_pllctrl_wrapper/u_pllctrl/gen_clk_mux_u_clock_mux/p_abuf178 (net)                                                                                                                             10   0.067 } {  cfg/cfg_pcie_top/pcie_wrapper_u0/CTS_ctosc_drc_inst_440001/A (INV_X24N_DCAP32_A9PP84TL_C14)                                                                                                                                                   0.000   0.027   0.930   0.000   0.002 &   0.424 r} {  cfg/cfg_pcie_top/pcie_wrapper_u0/CTS_ctosc_drc_inst_440001/Y (INV_X24N_DCAP32_A9PP84TL_C14)                                                                                                                                                           0.005   0.978           0.004 &   0.428 f} {  cfg/cfg_pcie_top/pcie_wrapper_u0/CTS_ctosc_drc_29 (net)                                                                                                                                                                           1   0.004 } {  cfg/cfg_pcie_top/pcie_wrapper_u0/CTS_ctosc_drc_inst_440000/A (INV_X5N_DCAP8_A9PP84TL_C14)                                                                                                                                                     0.000   0.005   0.930   0.000   0.000 &   0.428 f} {  cfg/cfg_pcie_top/pcie_wrapper_u0/CTS_ctosc_drc_inst_440000/Y (INV_X5N_DCAP8_A9PP84TL_C14)                                                                                                                                                             0.019   0.971           0.011 &   0.439 r} {  cfg/cfg_pcie_top/pcie_wrapper_u0/CTS_ctosc_drc_28 (net)                                                                                                                                                                           6   0.029 } {  cfg/cfg_pcie_top/pcie_wrapper_u0/u_pllctrl_wrapper/u_pllctrl/gen_clk_mux_u_clock_mux/CTS_cts_inv_10820390052/A (INV_X12N_DCAP16_A9PP84TL_C14)                                                                                                 0.000   0.020   0.930   0.000   0.001 &   0.440 r} {  cfg/cfg_pcie_top/pcie_wrapper_u0/u_pllctrl_wrapper/u_pllctrl/gen_clk_mux_u_clock_mux/CTS_cts_inv_10820390052/Y (INV_X12N_DCAP16_A9PP84TL_C14)                                                                                                         0.021   0.972           0.013 &   0.453 f} {  cfg/cfg_pcie_top/pcie_wrapper_u0/u_pllctrl_wrapper/u_pllctrl/gen_clk_mux_u_clock_mux/ctsbuf_net_1152378827 (net)                                                                                                                  4   0.077 } {  cfg/cfg_pcie_top/pcie_wrapper_u0/u_pllctrl_wrapper/u_pllctrl/gen_clk_mux_u_clock_mux/CTS_cts_inv_10767389999/A (INV_X5N_DCAP8_A9PP84TL_C14)                                                                                                   0.000   0.026   0.930   0.000   0.006 &   0.459 f} {  cfg/cfg_pcie_top/pcie_wrapper_u0/u_pllctrl_wrapper/u_pllctrl/gen_clk_mux_u_clock_mux/CTS_cts_inv_10767389999/Y (INV_X5N_DCAP8_A9PP84TL_C14)                                                                                                           0.026   0.971           0.018 &   0.478 r} {  cfg/cfg_pcie_top/pcie_wrapper_u0/u_pllctrl_wrapper/u_pllctrl/gen_clk_mux_u_clock_mux/p_abuf59 (net)                                                                                                                              32   0.032 } {  cfg/cfg_pcie_top/cfg_pcie_dma_tab_down/tab_down_ff_wdata_reg_83__tab_down_ff_wdata_reg_124_/CK (SDFFRPQL2W_X2N_A9PP84TR_C16)                                                                                                                  0.000   0.027   0.930   0.000   0.001 &   0.478 r} {  cfg/cfg_pcie_top/cfg_pcie_dma_tab_down/tab_down_ff_wdata_reg_83__tab_down_ff_wdata_reg_124_/Q1 (SDFFRPQL2W_X2N_A9PP84TR_C16)                                                                                                                          0.022   0.953           0.050 &   0.528 r} {  cfg/cfg_pcie_top/cfg_pcie_dma_tab_down/tab_down_ff_wdata[124] (net)                                                                                                                                                               3   0.012 } {  cfg/cfg_pcie_top/cfg_pcie_dma_tab_down/cfg_pcie_afifo_16x132_wrapper_u0/cfg_pcie_ram_1r1w_16x132_wrapper/ues_gmem_1r1w_2clk/mem_wrapper_gmem/u_ecc_write/U154/A (BUFH_X1N_A9PP84TR_C16)                                                      -0.005   0.023   0.930  -0.003  -0.001 &   0.527 r} {  cfg/cfg_pcie_top/cfg_pcie_dma_tab_down/cfg_pcie_afifo_16x132_wrapper_u0/cfg_pcie_ram_1r1w_16x132_wrapper/ues_gmem_1r1w_2clk/mem_wrapper_gmem/u_ecc_write/U154/Y (BUFH_X1N_A9PP84TR_C16)                                                               0.005   0.936           0.014 &   0.541 r} {  cfg/cfg_pcie_top/cfg_pcie_dma_tab_down/cfg_pcie_afifo_16x132_wrapper_u0/cfg_pcie_ram_1r1w_16x132_wrapper/ues_gmem_1r1w_2clk/mem_wrapper_gmem/u_ecc_write/do_w[124] (net)                                                          1   0.001 } {  cfg/cfg_pcie_top/cfg_pcie_dma_tab_down/cfg_pcie_afifo_16x132_wrapper_u0/cfg_pcie_ram_1r1w_16x132_wrapper/ues_gmem_1r1w_2clk/mem_wrapper_gmem/pmem0_y0_x0_interface_inst/PO_FTB_1942__128258/A (BUF_X1N_A9PP84TR_C16)                         -0.000   0.005   0.930  -0.000  -0.000 &   0.541 r} {  cfg/cfg_pcie_top/cfg_pcie_dma_tab_down/cfg_pcie_afifo_16x132_wrapper_u0/cfg_pcie_ram_1r1w_16x132_wrapper/ues_gmem_1r1w_2clk/mem_wrapper_gmem/pmem0_y0_x0_interface_inst/PO_FTB_1942__128258/Y (BUF_X1N_A9PP84TR_C16)                                  0.009   0.936           0.012 &   0.553 r} {  cfg/cfg_pcie_top/cfg_pcie_dma_tab_down/cfg_pcie_afifo_16x132_wrapper_u0/cfg_pcie_ram_1r1w_16x132_wrapper/ues_gmem_1r1w_2clk/mem_wrapper_gmem/pmem0_y0_x0_interface_inst/DB[124] (net)                                             1   0.002 } {  cfg/cfg_pcie_top/cfg_pcie_dma_tab_down/cfg_pcie_afifo_16x132_wrapper_u0/cfg_pcie_ram_1r1w_16x132_wrapper/ues_gmem_1r1w_2clk/mem_wrapper_gmem/pmem0_y0_x0/DB[124] (rf_2pA_16x142_m1r0p0pg0v0wm0pt1wt0se0bt1b1)                                -0.000   0.009   0.930  -0.000  -0.000 &   0.553 r} {  data arrival time                                                                                                                                                                                                                                                                       0.553} {} {  clock axi_clk (rise edge)                                                                                                                                                                                                                                                     0.000     0.000} {  clock PLL_OUT (source latency)                                                                                                                                                                                                                                                0.000     0.000} {  cfg/cfg_pcie_top/pcie_wrapper_u0/u_pllctrl_wrapper/u_pll/PLLOUT (ABJWCBM2)                                                                                                                                                                            0.013                   0.000     0.000 r} {  cfg/cfg_pcie_top/pcie_wrapper_u0/u_pllctrl_wrapper/PLLOUT (net)                                                                                                                                                                   1   0.027 } {  cfg/cfg_pcie_top/pcie_wrapper_u0/u_pllctrl_wrapper/CTS_cts_inv_11116390396/A (INV_X24N_DCAP32_A9PP84TL_C14)                                                                                                                                   0.000   0.016   1.070   0.000   0.001 &   0.001 r} {  cfg/cfg_pcie_top/pcie_wrapper_u0/u_pllctrl_wrapper/CTS_cts_inv_11116390396/Y (INV_X24N_DCAP32_A9PP84TL_C14)                                                                                                                                           0.016   1.043           0.011 &   0.012 f} {  cfg/cfg_pcie_top/pcie_wrapper_u0/u_pllctrl_wrapper/ctsbuf_net_1417379092 (net)                                                                                                                                                    1   0.126 } {  cfg/cfg_pcie_top/pcie_wrapper_u0/u_pllctrl_wrapper/CTS_cts_inv_11113390393/A (INV_X24N_DCAP32_A9PP84TL_C14)                                                                                                                                   0.000   0.019   1.070   0.000   0.006 &   0.018 f} {  cfg/cfg_pcie_top/pcie_wrapper_u0/u_pllctrl_wrapper/CTS_cts_inv_11113390393/Y (INV_X24N_DCAP32_A9PP84TL_C14)                                                                                                                                           0.011   1.035           0.009 &   0.026 r} {  cfg/cfg_pcie_top/pcie_wrapper_u0/u_pllctrl_wrapper/ctsbuf_net_1414379089 (net)                                                                                                                                                    1   0.058 } {  cfg/cfg_pcie_top/pcie_wrapper_u0/u_pllctrl_wrapper/CTS_cts_inv_11112390392/A (INV_X24N_DCAP32_A9PP84TL_C14)                                                                                                                                   0.000   0.012   1.070   0.000   0.002 &   0.028 r} {  cfg/cfg_pcie_top/pcie_wrapper_u0/u_pllctrl_wrapper/CTS_cts_inv_11112390392/Y (INV_X24N_DCAP32_A9PP84TL_C14)                                                                                                                                           0.009   1.043           0.007 &   0.036 f} {  cfg/cfg_pcie_top/pcie_wrapper_u0/u_pllctrl_wrapper/ctsbuf_net_1413379088 (net)                                                                                                                                                    1   0.060 } {  cfg/cfg_pcie_top/pcie_wrapper_u0/u_pllctrl_wrapper/CTS_cts_inv_11111390391/A (INV_X24N_DCAP32_A9PP84TL_C14)                                                                                                                                   0.000   0.010   1.070   0.000   0.002 &   0.038 f} {  cfg/cfg_pcie_top/pcie_wrapper_u0/u_pllctrl_wrapper/CTS_cts_inv_11111390391/Y (INV_X24N_DCAP32_A9PP84TL_C14)                                                                                                                                           0.010   1.035           0.007 &   0.045 r} {  cfg/cfg_pcie_top/pcie_wrapper_u0/u_pllctrl_wrapper/ctsbuf_net_1412379087 (net)                                                                                                                                                    1   0.061 } {  cfg/cfg_pcie_top/pcie_wrapper_u0/u_pllctrl_wrapper/CTS_cts_inv_11110390390/A (INV_X24N_DCAP32_A9PP84TL_C14)                                                                                                                                   0.000   0.011   1.070   0.000   0.002 &   0.047 r} {  cfg/cfg_pcie_top/pcie_wrapper_u0/u_pllctrl_wrapper/CTS_cts_inv_11110390390/Y (INV_X24N_DCAP32_A9PP84TL_C14)                                                                                                                                           0.009   1.043           0.007 &   0.055 f} {  cfg/cfg_pcie_top/pcie_wrapper_u0/u_pllctrl_wrapper/ctsbuf_net_1411379086 (net)                                                                                                                                                    1   0.061 } {  cfg/cfg_pcie_top/pcie_wrapper_u0/u_pllctrl_wrapper/CTS_cts_inv_11109390389/A (INV_X24N_DCAP32_A9PP84TL_C14)                                                                                                                                   0.000   0.010   1.070   0.000   0.002 &   0.057 f} {  cfg/cfg_pcie_top/pcie_wrapper_u0/u_pllctrl_wrapper/CTS_cts_inv_11109390389/Y (INV_X24N_DCAP32_A9PP84TL_C14)                                                                                                                                           0.010   1.035           0.007 &   0.064 r} {  cfg/cfg_pcie_top/pcie_wrapper_u0/u_pllctrl_wrapper/ctsbuf_net_1410379085 (net)                                                                                                                                                    1   0.061 } {  cfg/cfg_pcie_top/pcie_wrapper_u0/u_pllctrl_wrapper/CTS_cts_inv_11108390388/A (INV_X24N_DCAP32_A9PP84TL_C14)                                                                                                                                   0.000   0.011   1.070   0.000   0.002 &   0.066 r} {  cfg/cfg_pcie_top/pcie_wrapper_u0/u_pllctrl_wrapper/CTS_cts_inv_11108390388/Y (INV_X24N_DCAP32_A9PP84TL_C14)                                                                                                                                           0.009   1.043           0.007 &   0.074 f} {  cfg/cfg_pcie_top/pcie_wrapper_u0/u_pllctrl_wrapper/ctsbuf_net_1409379084 (net)                                                                                                                                                    1   0.061 } {  cfg/cfg_pcie_top/pcie_wrapper_u0/u_pllctrl_wrapper/CTS_cts_inv_11107390387/A (INV_X24N_DCAP32_A9PP84TL_C14)                                                                                                                                   0.000   0.010   1.070   0.000   0.002 &   0.076 f} {  cfg/cfg_pcie_top/pcie_wrapper_u0/u_pllctrl_wrapper/CTS_cts_inv_11107390387/Y (INV_X24N_DCAP32_A9PP84TL_C14)                                                                                                                                           0.010   1.035           0.007 &   0.083 r} {  cfg/cfg_pcie_top/pcie_wrapper_u0/u_pllctrl_wrapper/ctsbuf_net_1408379083 (net)                                                                                                                                                    1   0.062 } {  cfg/cfg_pcie_top/pcie_wrapper_u0/u_pllctrl_wrapper/CTS_cts_inv_11106390386/A (INV_X24N_DCAP32_A9PP84TL_C14)                                                                                                                                   0.000   0.011   1.070   0.000   0.002 &   0.085 r} {  cfg/cfg_pcie_top/pcie_wrapper_u0/u_pllctrl_wrapper/CTS_cts_inv_11106390386/Y (INV_X24N_DCAP32_A9PP84TL_C14)                                                                                                                                           0.014   1.043           0.009 &   0.094 f} {  cfg/cfg_pcie_top/pcie_wrapper_u0/u_pllctrl_wrapper/ctsbuf_net_1407379082 (net)                                                                                                                                                    1   0.100 } {  cfg/cfg_pcie_top/pcie_wrapper_u0/u_pllctrl_wrapper/CTS_cts_inv_11105390385/A (INV_X24N_DCAP32_A9PP84TL_C14)                                                                                                                                   0.000   0.016   1.070   0.000   0.004 &   0.098 f} {  cfg/cfg_pcie_top/pcie_wrapper_u0/u_pllctrl_wrapper/CTS_cts_inv_11105390385/Y (INV_X24N_DCAP32_A9PP84TL_C14)                                                                                                                                           0.016   1.035           0.011 &   0.109 r} {  cfg/cfg_pcie_top/pcie_wrapper_u0/u_pllctrl_wrapper/ctsbuf_net_1406379081 (net)                                                                                                                                                    1   0.097 } {  cfg/cfg_pcie_top/pcie_wrapper_u0/u_pllctrl_wrapper/CTS_cts_inv_11102390382/A (INV_X24N_DCAP32_A9PP84TL_C14)                                                                                                                                   0.000   0.017   1.070   0.000   0.003 &   0.112 r} {  cfg/cfg_pcie_top/pcie_wrapper_u0/u_pllctrl_wrapper/CTS_cts_inv_11102390382/Y (INV_X24N_DCAP32_A9PP84TL_C14)                                                                                                                                           0.009   1.043           0.008 &   0.121 f} {  cfg/cfg_pcie_top/pcie_wrapper_u0/u_pllctrl_wrapper/ctsbuf_net_1403379078 (net)                                                                                                                                                    1   0.057 } {  cfg/cfg_pcie_top/pcie_wrapper_u0/u_pllctrl_wrapper/CTS_cts_inv_11101390381/A (INV_X24N_DCAP32_A9PP84TL_C14)                                                                                                                                   0.000   0.010   1.070   0.000   0.002 &   0.122 f} {  cfg/cfg_pcie_top/pcie_wrapper_u0/u_pllctrl_wrapper/CTS_cts_inv_11101390381/Y (INV_X24N_DCAP32_A9PP84TL_C14)                                                                                                                                           0.005   1.035           0.005 &   0.127 r} {  cfg/cfg_pcie_top/pcie_wrapper_u0/u_pllctrl_wrapper/ctsbuf_net_1402379077 (net)                                                                                                                                                    1   0.023 } {  cfg/cfg_pcie_top/pcie_wrapper_u0/u_pllctrl_wrapper/esi_dft_occ_wrap_PLL_OUT/pll_clk_ATibuf_i101/A (BUF_X12N_A9PP84TL_C14)                                                                                                                     0.000   0.006   1.070   0.000   0.001 &   0.128 r} {  cfg/cfg_pcie_top/pcie_wrapper_u0/u_pllctrl_wrapper/esi_dft_occ_wrap_PLL_OUT/pll_clk_ATibuf_i101/Y (BUF_X12N_A9PP84TL_C14)                                                                                                                             0.005   1.039           0.010 &   0.139 r} {  cfg/cfg_pcie_top/pcie_wrapper_u0/u_pllctrl_wrapper/esi_dft_occ_wrap_PLL_OUT/pll_clk_ATibuf_101 (net)                                                                                                                              8   0.010 } {  cfg/cfg_pcie_top/pcie_wrapper_u0/u_pllctrl_wrapper/esi_dft_occ_wrap_PLL_OUT/occ_inst_occ_DFT_clk_mux_0_i_fast_clk_clkgt_u_icg/CK (PREICG_X2N_A9PP84TL_C14)                                                                                    0.000   0.005   1.070   0.000   0.000 &   0.139 r} {  cfg/cfg_pcie_top/pcie_wrapper_u0/u_pllctrl_wrapper/esi_dft_occ_wrap_PLL_OUT/occ_inst_occ_DFT_clk_mux_0_i_fast_clk_clkgt_u_icg/ECK (PREICG_X2N_A9PP84TL_C14)                                                                                           0.004   1.045           0.011 &   0.149 r} {  cfg/cfg_pcie_top/pcie_wrapper_u0/u_pllctrl_wrapper/esi_dft_occ_wrap_PLL_OUT/occ_inst_occ_DFT_clk_mux_0_i_n5 (net)                                                                                                                 1   0.001 } {  cfg/cfg_pcie_top/pcie_wrapper_u0/u_pllctrl_wrapper/esi_dft_occ_wrap_PLL_OUT/occ_inst_occ_DFT_clk_mux_0_i_U2_ECO0/A (NAND2_X1P5R_A9PP84TL_C14)                                                                                                 0.000   0.004   1.070   0.000   0.000 &   0.149 r} {  cfg/cfg_pcie_top/pcie_wrapper_u0/u_pllctrl_wrapper/esi_dft_occ_wrap_PLL_OUT/occ_inst_occ_DFT_clk_mux_0_i_U2_ECO0/Y (NAND2_X1P5R_A9PP84TL_C14)                                                                                                         0.005   1.059           0.005 &   0.154 f} {  cfg/cfg_pcie_top/pcie_wrapper_u0/u_pllctrl_wrapper/esi_dft_occ_wrap_PLL_OUT/occ_clk_out_ECO0 (net)                                                                                                                                1   0.002 } {  cfg/cfg_pcie_top/pcie_wrapper_u0/u_pllctrl_wrapper/esi_dft_occ_wrap_PLL_OUT/occ_inst_occ_DFT_clk_mux_0_i_U2_ECO2/A (NAND2_X2F_A9PP84TL_C14)                                                                                                   0.000   0.005   1.070   0.000   0.000 &   0.154 f} {  cfg/cfg_pcie_top/pcie_wrapper_u0/u_pllctrl_wrapper/esi_dft_occ_wrap_PLL_OUT/occ_inst_occ_DFT_clk_mux_0_i_U2_ECO2/Y (NAND2_X2F_A9PP84TL_C14)                                                                                                           0.016   1.041           0.012 &   0.166 r} {  cfg/cfg_pcie_top/pcie_wrapper_u0/u_pllctrl_wrapper/esi_dft_occ_wrap_PLL_OUT/occ_clk_out_ATobuf_102 (net)                                                                                                                          3   0.006 } {  cfg/cfg_pcie_top/pcie_wrapper_u0/u_pllctrl_wrapper/esi_dft_occ_wrap_PLL_OUT/occ_clk_out_ATobuf_i102/A (BUF_X12N_A9PP84TL_C14)                                                                                                                 0.001   0.016   1.070   0.000   0.001 &   0.166 r} {  cfg/cfg_pcie_top/pcie_wrapper_u0/u_pllctrl_wrapper/esi_dft_occ_wrap_PLL_OUT/occ_clk_out_ATobuf_i102/Y (BUF_X12N_A9PP84TL_C14)                                                                                                                         0.024   1.032           0.020 &   0.187 r} {  cfg/cfg_pcie_top/pcie_wrapper_u0/u_pllctrl_wrapper/esi_dft_occ_wrap_PLL_OUT/occ_clk_out (net)                                                                                                                                     2   0.083 } {  eSi_DFT_occ_gater_30/CK (PREICG_X4R_A9PP84TL_C14)                                                                                                                                                                                             0.000   0.027   1.070   0.000   0.007 &   0.194 r} {  eSi_DFT_occ_gater_30/ECK (PREICG_X4R_A9PP84TL_C14)                                                                                                                                                                                                    0.006   1.033           0.016 &   0.210 r} {  occ_clk_out_ts36 (net)                                                                                                                                                                                                            1   0.004 } {  cfg/cfg_pcie_top/pcie_wrapper_u0/u_pllctrl_wrapper/PO_FTB_2068__128384/A (BUF_X4N_A9PP84TSL_C14)                                                                                                                                              0.000   0.006   1.070   0.000   0.000 &   0.210 r} {  cfg/cfg_pcie_top/pcie_wrapper_u0/u_pllctrl_wrapper/PO_FTB_2068__128384/Y (BUF_X4N_A9PP84TSL_C14)                                                                                                                                                      0.034   1.035           0.024 &   0.234 r} {  cfg/cfg_pcie_top/pcie_wrapper_u0/u_pllctrl_wrapper/ctsbuf_net_1397379072 (net)                                                                                                                                                    3   0.056 } {  cfg/cfg_pcie_top/pcie_wrapper_u0/u_pllctrl_wrapper/u_pllctrl/pll_out (pcie_wrapper_rn_esi_pllctrl_1_1_6_9_3_3_7168_128_0_1_7_4_3_8_10_10_7_0)                                                                                                 0.000   0.034   1.070   0.000   0.000 &   0.234 r} {  cfg/cfg_pcie_top/pcie_wrapper_u0/u_pllctrl_wrapper/u_pllctrl/pll_out (net) } {  cfg/cfg_pcie_top/pcie_wrapper_u0/u_pllctrl_wrapper/u_pllctrl/gen_clk_mux_u_clock_mux/esi_pllctrl_pllclk_icg/CK (PREICG_X4R_A9PP84TL_C14)                                                                                                      0.000   0.035   1.070   0.000   0.002 &   0.237 r} {  cfg/cfg_pcie_top/pcie_wrapper_u0/u_pllctrl_wrapper/u_pllctrl/gen_clk_mux_u_clock_mux/esi_pllctrl_pllclk_icg/ECK (PREICG_X4R_A9PP84TL_C14) (gclock source)                                                                                             0.009   1.042           0.019 &   0.256 r} {  cfg/cfg_pcie_top/pcie_wrapper_u0/u_pllctrl_wrapper/u_pllctrl/gen_clk_mux_u_clock_mux/pll_clkout (net)                                                                                                                             1   0.008 } {  cfg/cfg_pcie_top/pcie_wrapper_u0/u_pllctrl_wrapper/u_pllctrl/gen_clk_mux_u_clock_mux/C38/A (OR2_X2N_A9PP84TR_C16)                                                                                                                             0.000   0.009   1.070   0.000   0.000 &   0.256 r} {  cfg/cfg_pcie_top/pcie_wrapper_u0/u_pllctrl_wrapper/u_pllctrl/gen_clk_mux_u_clock_mux/C38/Y (OR2_X2N_A9PP84TR_C16)                                                                                                                                     0.021   1.057           0.022 &   0.278 r} {  cfg/cfg_pcie_top/pcie_wrapper_u0/u_pllctrl_wrapper/u_pllctrl/gen_clk_mux_u_clock_mux/ctsbuf_net_1034378709 (net)                                                                                                                  1   0.013 } {  cfg/cfg_pcie_top/pcie_wrapper_u0/u_pllctrl_wrapper/u_pllctrl/gen_clk_mux_u_clock_mux/CTS_cts_inv_11061390293/A (INV_X12N_DCAP16_A9PP84TL_C14)                                                                                                 0.000   0.020   1.070   0.000   0.001 &   0.279 r} {  cfg/cfg_pcie_top/pcie_wrapper_u0/u_pllctrl_wrapper/u_pllctrl/gen_clk_mux_u_clock_mux/CTS_cts_inv_11061390293/Y (INV_X12N_DCAP16_A9PP84TL_C14)                                                                                                         0.015   1.045           0.012 &   0.290 f} {  cfg/cfg_pcie_top/pcie_wrapper_u0/u_pllctrl_wrapper/u_pllctrl/gen_clk_mux_u_clock_mux/ctsbuf_net_1395379070 (net)                                                                                                                  1   0.055 } {  cfg/cfg_pcie_top/pcie_wrapper_u0/u_pllctrl_wrapper/u_pllctrl/gen_clk_mux_u_clock_mux/CTS_cts_inv_11060390292/A (INV_X24N_DCAP32_A9PP84TL_C14)                                                                                                 0.000   0.017   1.070   0.000   0.003 &   0.293 f} {  cfg/cfg_pcie_top/pcie_wrapper_u0/u_pllctrl_wrapper/u_pllctrl/gen_clk_mux_u_clock_mux/CTS_cts_inv_11060390292/Y (INV_X24N_DCAP32_A9PP84TL_C14)                                                                                                         0.011   1.037           0.008 &   0.301 r} {  cfg/cfg_pcie_top/pcie_wrapper_u0/u_pllctrl_wrapper/u_pllctrl/gen_clk_mux_u_clock_mux/ctsbuf_net_1394379069 (net)                                                                                                                  1   0.056 } {  cfg/cfg_pcie_top/pcie_wrapper_u0/u_pllctrl_wrapper/u_pllctrl/gen_clk_mux_u_clock_mux/CTS_cts_inv_11059390291/A (INV_X24N_DCAP32_A9PP84TL_C14)                                                                                                 0.000   0.012   1.070   0.000   0.002 &   0.304 r} {  cfg/cfg_pcie_top/pcie_wrapper_u0/u_pllctrl_wrapper/u_pllctrl/gen_clk_mux_u_clock_mux/CTS_cts_inv_11059390291/Y (INV_X24N_DCAP32_A9PP84TL_C14)                                                                                                         0.009   1.045           0.007 &   0.311 f} {  cfg/cfg_pcie_top/pcie_wrapper_u0/u_pllctrl_wrapper/u_pllctrl/gen_clk_mux_u_clock_mux/ctsbuf_net_1393379068 (net)                                                                                                                  1   0.058 } {  cfg/cfg_pcie_top/pcie_wrapper_u0/u_pllctrl_wrapper/u_pllctrl/gen_clk_mux_u_clock_mux/CTS_cts_inv_11058390290/A (INV_X24N_DCAP32_A9PP84TL_C14)                                                                                                 0.000   0.010   1.070   0.000   0.002 &   0.313 f} {  cfg/cfg_pcie_top/pcie_wrapper_u0/u_pllctrl_wrapper/u_pllctrl/gen_clk_mux_u_clock_mux/CTS_cts_inv_11058390290/Y (INV_X24N_DCAP32_A9PP84TL_C14)                                                                                                         0.012   1.037           0.007 &   0.320 r} {  cfg/cfg_pcie_top/pcie_wrapper_u0/u_pllctrl_wrapper/u_pllctrl/gen_clk_mux_u_clock_mux/ctsbuf_net_1392379067 (net)                                                                                                                  3   0.075 } {  cfg/cfg_pcie_top/pcie_wrapper_u0/u_pllctrl_wrapper/u_pllctrl/gen_clk_mux_u_clock_mux/CTS_cts_inv_11056390288/A (INV_X12N_DCAP16_A9PP84TL_C14)                                                                                                 0.000   0.013   1.070   0.000   0.003 &   0.323 r} {  cfg/cfg_pcie_top/pcie_wrapper_u0/u_pllctrl_wrapper/u_pllctrl/gen_clk_mux_u_clock_mux/CTS_cts_inv_11056390288/Y (INV_X12N_DCAP16_A9PP84TL_C14)                                                                                                         0.011   1.051           0.009 &   0.333 f} {  cfg/cfg_pcie_top/pcie_wrapper_u0/u_pllctrl_wrapper/u_pllctrl/gen_clk_mux_u_clock_mux/ctsbuf_net_1390379065 (net)                                                                                                                  1   0.037 } {  cfg/cfg_pcie_top/pcie_wrapper_u0/u_pllctrl_wrapper/u_pllctrl/gen_clk_mux_u_clock_mux/CTS_cts_inv_11054390286/A (INV_X12N_DCAP16_A9PP84TL_C14)                                                                                                 0.000   0.011   1.070   0.000   0.001 &   0.334 f} {  cfg/cfg_pcie_top/pcie_wrapper_u0/u_pllctrl_wrapper/u_pllctrl/gen_clk_mux_u_clock_mux/CTS_cts_inv_11054390286/Y (INV_X12N_DCAP16_A9PP84TL_C14)                                                                                                         0.013   1.042           0.011 &   0.344 r} {  cfg/cfg_pcie_top/pcie_wrapper_u0/u_pllctrl_wrapper/u_pllctrl/gen_clk_mux_u_clock_mux/ctsbuf_net_1388379063 (net)                                                                                                                  1   0.046 } {  cfg/cfg_pcie_top/pcie_wrapper_u0/u_pllctrl_wrapper/u_pllctrl/gen_clk_mux_u_clock_mux/CTS_cts_inv_11051390283/A (INV_X24N_DCAP32_A9PP84TL_C14)                                                                                                 0.000   0.013   1.070   0.000   0.001 &   0.346 r} {  cfg/cfg_pcie_top/pcie_wrapper_u0/u_pllctrl_wrapper/u_pllctrl/gen_clk_mux_u_clock_mux/CTS_cts_inv_11051390283/Y (INV_X24N_DCAP32_A9PP84TL_C14)                                                                                                         0.013   1.050           0.009 &   0.355 f} {  cfg/cfg_pcie_top/pcie_wrapper_u0/u_pllctrl_wrapper/u_pllctrl/gen_clk_mux_u_clock_mux/ctsbuf_net_1385379060 (net)                                                                                                                  2   0.091 } {  cfg/cfg_pcie_top/pcie_wrapper_u0/u_pllctrl_wrapper/u_pllctrl/gen_clk_mux_u_clock_mux/CTS_cts_inv_11038390270/A (INV_X12N_DCAP16_A9PP84TL_C14)                                                                                                 0.000   0.014   1.070   0.000   0.003 &   0.358 f} {  cfg/cfg_pcie_top/pcie_wrapper_u0/u_pllctrl_wrapper/u_pllctrl/gen_clk_mux_u_clock_mux/CTS_cts_inv_11038390270/Y (INV_X12N_DCAP16_A9PP84TL_C14)                                                                                                         0.015   1.051           0.011 &   0.368 r} {  cfg/cfg_pcie_top/pcie_wrapper_u0/u_pllctrl_wrapper/u_pllctrl/gen_clk_mux_u_clock_mux/p_abuf211 (net)                                                                                                                              2   0.044 } {  cfg/cfg_pcie_top/cfg_pcie_dma_tab_down/cfg_pcie_afifo_16x132_wrapper_u0/cfg_pcie_ram_1r1w_16x132_wrapper/ues_gmem_1r1w_2clk/mem_wrapper_gmem/pmem0_y0_x0_interface_inst/tessent_persistent_cell_MUX1/A (MXT2_X0P5N_A9PP84TR_C16)              0.000   0.015   1.070   0.000   0.002 &   0.370 r} {  cfg/cfg_pcie_top/cfg_pcie_dma_tab_down/cfg_pcie_afifo_16x132_wrapper_u0/cfg_pcie_ram_1r1w_16x132_wrapper/ues_gmem_1r1w_2clk/mem_wrapper_gmem/pmem0_y0_x0_interface_inst/tessent_persistent_cell_MUX1/Y (MXT2_X0P5N_A9PP84TR_C16)                      0.028   1.113           0.030 &   0.400 r} {  cfg/cfg_pcie_top/cfg_pcie_dma_tab_down/cfg_pcie_afifo_16x132_wrapper_u0/cfg_pcie_ram_1r1w_16x132_wrapper/ues_gmem_1r1w_2clk/mem_wrapper_gmem/pmem0_y0_x0_interface_inst/ctsbuf_net_467378142 (net)                                1   0.005 } {  cfg/cfg_pcie_top/cfg_pcie_dma_tab_down/cfg_pcie_afifo_16x132_wrapper_u0/cfg_pcie_ram_1r1w_16x132_wrapper/ues_gmem_1r1w_2clk/mem_wrapper_gmem/pmem0_y0_x0_interface_inst/CTS_cto_inv_drc_396637/A (INV_X5N_DCAP8_A9PP84TL_C14)                 0.000   0.028   1.070   0.000   0.000 &   0.400 r} {  cfg/cfg_pcie_top/cfg_pcie_dma_tab_down/cfg_pcie_afifo_16x132_wrapper_u0/cfg_pcie_ram_1r1w_16x132_wrapper/ues_gmem_1r1w_2clk/mem_wrapper_gmem/pmem0_y0_x0_interface_inst/CTS_cto_inv_drc_396637/Y (INV_X5N_DCAP8_A9PP84TL_C14)                         0.010   1.065           0.009 &   0.409 f} {  cfg/cfg_pcie_top/cfg_pcie_dma_tab_down/cfg_pcie_afifo_16x132_wrapper_u0/cfg_pcie_ram_1r1w_16x132_wrapper/ues_gmem_1r1w_2clk/mem_wrapper_gmem/pmem0_y0_x0_interface_inst/cts5 (net)                                                1   0.010 } {  cfg/cfg_pcie_top/cfg_pcie_dma_tab_down/cfg_pcie_afifo_16x132_wrapper_u0/cfg_pcie_ram_1r1w_16x132_wrapper/ues_gmem_1r1w_2clk/mem_wrapper_gmem/pmem0_y0_x0_interface_inst/CTS_cto_inv_drc_396636/A (INV_X12N_DCAP16_A9PP84TL_C14)               0.000   0.010   1.070   0.000   0.000 &   0.410 f} {  cfg/cfg_pcie_top/cfg_pcie_dma_tab_down/cfg_pcie_afifo_16x132_wrapper_u0/cfg_pcie_ram_1r1w_16x132_wrapper/ues_gmem_1r1w_2clk/mem_wrapper_gmem/pmem0_y0_x0_interface_inst/CTS_cto_inv_drc_396636/Y (INV_X12N_DCAP16_A9PP84TL_C14)                       0.006   1.051           0.006 &   0.416 r} {  cfg/cfg_pcie_top/cfg_pcie_dma_tab_down/cfg_pcie_afifo_16x132_wrapper_u0/cfg_pcie_ram_1r1w_16x132_wrapper/ues_gmem_1r1w_2clk/mem_wrapper_gmem/pmem0_y0_x0_interface_inst/cts4 (net)                                                1   0.023 } {  cfg/cfg_pcie_top/cfg_pcie_dma_tab_down/cfg_pcie_afifo_16x132_wrapper_u0/cfg_pcie_ram_1r1w_16x132_wrapper/ues_gmem_1r1w_2clk/mem_wrapper_gmem/pmem0_y0_x0_interface_inst/CTS_cts_inv_8063387295/A (INV_X24N_DCAP32_A9PP84TL_C14)               0.000   0.007   1.070   0.000   0.001 &   0.417 r} {  cfg/cfg_pcie_top/cfg_pcie_dma_tab_down/cfg_pcie_afifo_16x132_wrapper_u0/cfg_pcie_ram_1r1w_16x132_wrapper/ues_gmem_1r1w_2clk/mem_wrapper_gmem/pmem0_y0_x0_interface_inst/CTS_cts_inv_8063387295/Y (INV_X24N_DCAP32_A9PP84TL_C14)                       0.008   1.061           0.006 &   0.422 f} {  cfg/cfg_pcie_top/cfg_pcie_dma_tab_down/cfg_pcie_afifo_16x132_wrapper_u0/cfg_pcie_ram_1r1w_16x132_wrapper/ues_gmem_1r1w_2clk/mem_wrapper_gmem/pmem0_y0_x0_interface_inst/ctsbuf_net_468378143 (net)                                1   0.056 } {  cfg/cfg_pcie_top/cfg_pcie_dma_tab_down/cfg_pcie_afifo_16x132_wrapper_u0/cfg_pcie_ram_1r1w_16x132_wrapper/ues_gmem_1r1w_2clk/mem_wrapper_gmem/pmem0_y0_x0_interface_inst/CTS_cts_inv_8062387294/A (INV_X24N_DCAP32_A9PP84TL_C14)               0.000   0.009   1.070   0.000   0.003 &   0.425 f} {  cfg/cfg_pcie_top/cfg_pcie_dma_tab_down/cfg_pcie_afifo_16x132_wrapper_u0/cfg_pcie_ram_1r1w_16x132_wrapper/ues_gmem_1r1w_2clk/mem_wrapper_gmem/pmem0_y0_x0_interface_inst/CTS_cts_inv_8062387294/Y (INV_X24N_DCAP32_A9PP84TL_C14)                       0.004   1.050           0.003 &   0.428 r} {  cfg/cfg_pcie_top/cfg_pcie_dma_tab_down/cfg_pcie_afifo_16x132_wrapper_u0/cfg_pcie_ram_1r1w_16x132_wrapper/ues_gmem_1r1w_2clk/mem_wrapper_gmem/pmem0_y0_x0_interface_inst/CLKB (net)                                                1   0.028 } {  cfg/cfg_pcie_top/cfg_pcie_dma_tab_down/cfg_pcie_afifo_16x132_wrapper_u0/cfg_pcie_ram_1r1w_16x132_wrapper/ues_gmem_1r1w_2clk/mem_wrapper_gmem/pmem0_y0_x0/CLKB (rf_2pA_16x142_m1r0p0pg0v0wm0pt1wt0se0bt1b1)                                    0.001   0.023   1.070   0.000   0.011 &   0.439 r} {  clock reconvergence pessimism                                                                                                                                                                                                                                                -0.022     0.417} {  clock uncertainty                                                                                                                                                                                                                                                             0.040     0.457} {  library hold time                                                                                                                                                                                                                                             1.000           0.126     0.583} {  data required time                                                                                                                                                                                                                                                                      0.583} {  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------} {  data required time                                                                                                                                                                                                                                                                      0.583} {  data arrival time                                                                                                                                                                                                                                                                      -0.553} {  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------} {  slack (VIOLATED)                                                                                                                                                                                                                                                                       -0.030} {} {  Derate Summary Report} {  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------} {  total derate : required time                                                                                                                                                                                                                                                 -0.022 } {  total derate : arrival time                                                                                                                                                                                                                                                   0.020 } {  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------} {  total derate : slack                                                                                                                                                                                                                                                          0.041 } {} {  slack (with derating applied) (VIOLATED)                                                                                                                                                                                                                                     -0.030 } {  clock reconvergence pessimism (due to derating)                                                                                                                                                                                                                              -0.022 } {  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------} {  slack (with no derating) (VIOLATED)                                                                                                                                                                                                                                          -0.010 } {  slack (with no derating) (VIOLATED)                                                                                                                                                                                                                                          -0.010 }
