
assingment8.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000094ac  080001b0  080001b0  000101b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000041c  08009660  08009660  00019660  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009a7c  08009a7c  000201d4  2**0
                  CONTENTS
  4 .ARM          00000008  08009a7c  08009a7c  00019a7c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009a84  08009a84  000201d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009a84  08009a84  00019a84  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08009a88  08009a88  00019a88  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001d4  20000000  08009a8c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000201d4  2**0
                  CONTENTS
 10 .bss          000009d4  200001d4  200001d4  000201d4  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000ba8  20000ba8  000201d4  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000201d4  2**0
                  CONTENTS, READONLY
 13 .comment      00000043  00000000  00000000  00020204  2**0
                  CONTENTS, READONLY
 14 .debug_info   00017d1a  00000000  00000000  00020247  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 00002cb8  00000000  00000000  00037f61  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00001570  00000000  00000000  0003ac20  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 000010e4  00000000  00000000  0003c190  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  00027d6a  00000000  00000000  0003d274  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   000196d5  00000000  00000000  00064fde  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    000f355f  00000000  00000000  0007e6b3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  00006fb0  00000000  00000000  00171c14  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000069  00000000  00000000  00178bc4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	; (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	; (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	200001d4 	.word	0x200001d4
 80001cc:	00000000 	.word	0x00000000
 80001d0:	08009644 	.word	0x08009644

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	; (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	; (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	; (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	200001d8 	.word	0x200001d8
 80001ec:	08009644 	.word	0x08009644

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <strlen>:
 8000290:	4603      	mov	r3, r0
 8000292:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000296:	2a00      	cmp	r2, #0
 8000298:	d1fb      	bne.n	8000292 <strlen+0x2>
 800029a:	1a18      	subs	r0, r3, r0
 800029c:	3801      	subs	r0, #1
 800029e:	4770      	bx	lr

080002a0 <__aeabi_drsub>:
 80002a0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002a4:	e002      	b.n	80002ac <__adddf3>
 80002a6:	bf00      	nop

080002a8 <__aeabi_dsub>:
 80002a8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002ac <__adddf3>:
 80002ac:	b530      	push	{r4, r5, lr}
 80002ae:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002b2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002b6:	ea94 0f05 	teq	r4, r5
 80002ba:	bf08      	it	eq
 80002bc:	ea90 0f02 	teqeq	r0, r2
 80002c0:	bf1f      	itttt	ne
 80002c2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002c6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ca:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ce:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002d2:	f000 80e2 	beq.w	800049a <__adddf3+0x1ee>
 80002d6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002da:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002de:	bfb8      	it	lt
 80002e0:	426d      	neglt	r5, r5
 80002e2:	dd0c      	ble.n	80002fe <__adddf3+0x52>
 80002e4:	442c      	add	r4, r5
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	ea82 0000 	eor.w	r0, r2, r0
 80002f2:	ea83 0101 	eor.w	r1, r3, r1
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	2d36      	cmp	r5, #54	; 0x36
 8000300:	bf88      	it	hi
 8000302:	bd30      	pophi	{r4, r5, pc}
 8000304:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000308:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800030c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000310:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000314:	d002      	beq.n	800031c <__adddf3+0x70>
 8000316:	4240      	negs	r0, r0
 8000318:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800031c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000320:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000324:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000328:	d002      	beq.n	8000330 <__adddf3+0x84>
 800032a:	4252      	negs	r2, r2
 800032c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000330:	ea94 0f05 	teq	r4, r5
 8000334:	f000 80a7 	beq.w	8000486 <__adddf3+0x1da>
 8000338:	f1a4 0401 	sub.w	r4, r4, #1
 800033c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000340:	db0d      	blt.n	800035e <__adddf3+0xb2>
 8000342:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000346:	fa22 f205 	lsr.w	r2, r2, r5
 800034a:	1880      	adds	r0, r0, r2
 800034c:	f141 0100 	adc.w	r1, r1, #0
 8000350:	fa03 f20e 	lsl.w	r2, r3, lr
 8000354:	1880      	adds	r0, r0, r2
 8000356:	fa43 f305 	asr.w	r3, r3, r5
 800035a:	4159      	adcs	r1, r3
 800035c:	e00e      	b.n	800037c <__adddf3+0xd0>
 800035e:	f1a5 0520 	sub.w	r5, r5, #32
 8000362:	f10e 0e20 	add.w	lr, lr, #32
 8000366:	2a01      	cmp	r2, #1
 8000368:	fa03 fc0e 	lsl.w	ip, r3, lr
 800036c:	bf28      	it	cs
 800036e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000372:	fa43 f305 	asr.w	r3, r3, r5
 8000376:	18c0      	adds	r0, r0, r3
 8000378:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800037c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000380:	d507      	bpl.n	8000392 <__adddf3+0xe6>
 8000382:	f04f 0e00 	mov.w	lr, #0
 8000386:	f1dc 0c00 	rsbs	ip, ip, #0
 800038a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800038e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000392:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000396:	d31b      	bcc.n	80003d0 <__adddf3+0x124>
 8000398:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800039c:	d30c      	bcc.n	80003b8 <__adddf3+0x10c>
 800039e:	0849      	lsrs	r1, r1, #1
 80003a0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003a4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003a8:	f104 0401 	add.w	r4, r4, #1
 80003ac:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003b0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003b4:	f080 809a 	bcs.w	80004ec <__adddf3+0x240>
 80003b8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003bc:	bf08      	it	eq
 80003be:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003c2:	f150 0000 	adcs.w	r0, r0, #0
 80003c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ca:	ea41 0105 	orr.w	r1, r1, r5
 80003ce:	bd30      	pop	{r4, r5, pc}
 80003d0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003d4:	4140      	adcs	r0, r0
 80003d6:	eb41 0101 	adc.w	r1, r1, r1
 80003da:	3c01      	subs	r4, #1
 80003dc:	bf28      	it	cs
 80003de:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003e2:	d2e9      	bcs.n	80003b8 <__adddf3+0x10c>
 80003e4:	f091 0f00 	teq	r1, #0
 80003e8:	bf04      	itt	eq
 80003ea:	4601      	moveq	r1, r0
 80003ec:	2000      	moveq	r0, #0
 80003ee:	fab1 f381 	clz	r3, r1
 80003f2:	bf08      	it	eq
 80003f4:	3320      	addeq	r3, #32
 80003f6:	f1a3 030b 	sub.w	r3, r3, #11
 80003fa:	f1b3 0220 	subs.w	r2, r3, #32
 80003fe:	da0c      	bge.n	800041a <__adddf3+0x16e>
 8000400:	320c      	adds	r2, #12
 8000402:	dd08      	ble.n	8000416 <__adddf3+0x16a>
 8000404:	f102 0c14 	add.w	ip, r2, #20
 8000408:	f1c2 020c 	rsb	r2, r2, #12
 800040c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000410:	fa21 f102 	lsr.w	r1, r1, r2
 8000414:	e00c      	b.n	8000430 <__adddf3+0x184>
 8000416:	f102 0214 	add.w	r2, r2, #20
 800041a:	bfd8      	it	le
 800041c:	f1c2 0c20 	rsble	ip, r2, #32
 8000420:	fa01 f102 	lsl.w	r1, r1, r2
 8000424:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000428:	bfdc      	itt	le
 800042a:	ea41 010c 	orrle.w	r1, r1, ip
 800042e:	4090      	lslle	r0, r2
 8000430:	1ae4      	subs	r4, r4, r3
 8000432:	bfa2      	ittt	ge
 8000434:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000438:	4329      	orrge	r1, r5
 800043a:	bd30      	popge	{r4, r5, pc}
 800043c:	ea6f 0404 	mvn.w	r4, r4
 8000440:	3c1f      	subs	r4, #31
 8000442:	da1c      	bge.n	800047e <__adddf3+0x1d2>
 8000444:	340c      	adds	r4, #12
 8000446:	dc0e      	bgt.n	8000466 <__adddf3+0x1ba>
 8000448:	f104 0414 	add.w	r4, r4, #20
 800044c:	f1c4 0220 	rsb	r2, r4, #32
 8000450:	fa20 f004 	lsr.w	r0, r0, r4
 8000454:	fa01 f302 	lsl.w	r3, r1, r2
 8000458:	ea40 0003 	orr.w	r0, r0, r3
 800045c:	fa21 f304 	lsr.w	r3, r1, r4
 8000460:	ea45 0103 	orr.w	r1, r5, r3
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f1c4 040c 	rsb	r4, r4, #12
 800046a:	f1c4 0220 	rsb	r2, r4, #32
 800046e:	fa20 f002 	lsr.w	r0, r0, r2
 8000472:	fa01 f304 	lsl.w	r3, r1, r4
 8000476:	ea40 0003 	orr.w	r0, r0, r3
 800047a:	4629      	mov	r1, r5
 800047c:	bd30      	pop	{r4, r5, pc}
 800047e:	fa21 f004 	lsr.w	r0, r1, r4
 8000482:	4629      	mov	r1, r5
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f094 0f00 	teq	r4, #0
 800048a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800048e:	bf06      	itte	eq
 8000490:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000494:	3401      	addeq	r4, #1
 8000496:	3d01      	subne	r5, #1
 8000498:	e74e      	b.n	8000338 <__adddf3+0x8c>
 800049a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800049e:	bf18      	it	ne
 80004a0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004a4:	d029      	beq.n	80004fa <__adddf3+0x24e>
 80004a6:	ea94 0f05 	teq	r4, r5
 80004aa:	bf08      	it	eq
 80004ac:	ea90 0f02 	teqeq	r0, r2
 80004b0:	d005      	beq.n	80004be <__adddf3+0x212>
 80004b2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004b6:	bf04      	itt	eq
 80004b8:	4619      	moveq	r1, r3
 80004ba:	4610      	moveq	r0, r2
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	ea91 0f03 	teq	r1, r3
 80004c2:	bf1e      	ittt	ne
 80004c4:	2100      	movne	r1, #0
 80004c6:	2000      	movne	r0, #0
 80004c8:	bd30      	popne	{r4, r5, pc}
 80004ca:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ce:	d105      	bne.n	80004dc <__adddf3+0x230>
 80004d0:	0040      	lsls	r0, r0, #1
 80004d2:	4149      	adcs	r1, r1
 80004d4:	bf28      	it	cs
 80004d6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004da:	bd30      	pop	{r4, r5, pc}
 80004dc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004e0:	bf3c      	itt	cc
 80004e2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004e6:	bd30      	popcc	{r4, r5, pc}
 80004e8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004ec:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004f0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004f4:	f04f 0000 	mov.w	r0, #0
 80004f8:	bd30      	pop	{r4, r5, pc}
 80004fa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004fe:	bf1a      	itte	ne
 8000500:	4619      	movne	r1, r3
 8000502:	4610      	movne	r0, r2
 8000504:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000508:	bf1c      	itt	ne
 800050a:	460b      	movne	r3, r1
 800050c:	4602      	movne	r2, r0
 800050e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000512:	bf06      	itte	eq
 8000514:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000518:	ea91 0f03 	teqeq	r1, r3
 800051c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000520:	bd30      	pop	{r4, r5, pc}
 8000522:	bf00      	nop

08000524 <__aeabi_ui2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f04f 0500 	mov.w	r5, #0
 800053c:	f04f 0100 	mov.w	r1, #0
 8000540:	e750      	b.n	80003e4 <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_i2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800055c:	bf48      	it	mi
 800055e:	4240      	negmi	r0, r0
 8000560:	f04f 0100 	mov.w	r1, #0
 8000564:	e73e      	b.n	80003e4 <__adddf3+0x138>
 8000566:	bf00      	nop

08000568 <__aeabi_f2d>:
 8000568:	0042      	lsls	r2, r0, #1
 800056a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800056e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000572:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000576:	bf1f      	itttt	ne
 8000578:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800057c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000580:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000584:	4770      	bxne	lr
 8000586:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800058a:	bf08      	it	eq
 800058c:	4770      	bxeq	lr
 800058e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000592:	bf04      	itt	eq
 8000594:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000598:	4770      	bxeq	lr
 800059a:	b530      	push	{r4, r5, lr}
 800059c:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005a0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005a4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005a8:	e71c      	b.n	80003e4 <__adddf3+0x138>
 80005aa:	bf00      	nop

080005ac <__aeabi_ul2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f04f 0500 	mov.w	r5, #0
 80005ba:	e00a      	b.n	80005d2 <__aeabi_l2d+0x16>

080005bc <__aeabi_l2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ca:	d502      	bpl.n	80005d2 <__aeabi_l2d+0x16>
 80005cc:	4240      	negs	r0, r0
 80005ce:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005d2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005d6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005da:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005de:	f43f aed8 	beq.w	8000392 <__adddf3+0xe6>
 80005e2:	f04f 0203 	mov.w	r2, #3
 80005e6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ea:	bf18      	it	ne
 80005ec:	3203      	addne	r2, #3
 80005ee:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005f2:	bf18      	it	ne
 80005f4:	3203      	addne	r2, #3
 80005f6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005fa:	f1c2 0320 	rsb	r3, r2, #32
 80005fe:	fa00 fc03 	lsl.w	ip, r0, r3
 8000602:	fa20 f002 	lsr.w	r0, r0, r2
 8000606:	fa01 fe03 	lsl.w	lr, r1, r3
 800060a:	ea40 000e 	orr.w	r0, r0, lr
 800060e:	fa21 f102 	lsr.w	r1, r1, r2
 8000612:	4414      	add	r4, r2
 8000614:	e6bd      	b.n	8000392 <__adddf3+0xe6>
 8000616:	bf00      	nop

08000618 <__aeabi_dmul>:
 8000618:	b570      	push	{r4, r5, r6, lr}
 800061a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800061e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000622:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000626:	bf1d      	ittte	ne
 8000628:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800062c:	ea94 0f0c 	teqne	r4, ip
 8000630:	ea95 0f0c 	teqne	r5, ip
 8000634:	f000 f8de 	bleq	80007f4 <__aeabi_dmul+0x1dc>
 8000638:	442c      	add	r4, r5
 800063a:	ea81 0603 	eor.w	r6, r1, r3
 800063e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000642:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000646:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800064a:	bf18      	it	ne
 800064c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000650:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000654:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000658:	d038      	beq.n	80006cc <__aeabi_dmul+0xb4>
 800065a:	fba0 ce02 	umull	ip, lr, r0, r2
 800065e:	f04f 0500 	mov.w	r5, #0
 8000662:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000666:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800066a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800066e:	f04f 0600 	mov.w	r6, #0
 8000672:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000676:	f09c 0f00 	teq	ip, #0
 800067a:	bf18      	it	ne
 800067c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000680:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000684:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000688:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800068c:	d204      	bcs.n	8000698 <__aeabi_dmul+0x80>
 800068e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000692:	416d      	adcs	r5, r5
 8000694:	eb46 0606 	adc.w	r6, r6, r6
 8000698:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800069c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006a0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006a4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006a8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006ac:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006b0:	bf88      	it	hi
 80006b2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006b6:	d81e      	bhi.n	80006f6 <__aeabi_dmul+0xde>
 80006b8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006bc:	bf08      	it	eq
 80006be:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006c2:	f150 0000 	adcs.w	r0, r0, #0
 80006c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	pop	{r4, r5, r6, pc}
 80006cc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006d0:	ea46 0101 	orr.w	r1, r6, r1
 80006d4:	ea40 0002 	orr.w	r0, r0, r2
 80006d8:	ea81 0103 	eor.w	r1, r1, r3
 80006dc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006e0:	bfc2      	ittt	gt
 80006e2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006e6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	popgt	{r4, r5, r6, pc}
 80006ec:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006f0:	f04f 0e00 	mov.w	lr, #0
 80006f4:	3c01      	subs	r4, #1
 80006f6:	f300 80ab 	bgt.w	8000850 <__aeabi_dmul+0x238>
 80006fa:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006fe:	bfde      	ittt	le
 8000700:	2000      	movle	r0, #0
 8000702:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000706:	bd70      	pople	{r4, r5, r6, pc}
 8000708:	f1c4 0400 	rsb	r4, r4, #0
 800070c:	3c20      	subs	r4, #32
 800070e:	da35      	bge.n	800077c <__aeabi_dmul+0x164>
 8000710:	340c      	adds	r4, #12
 8000712:	dc1b      	bgt.n	800074c <__aeabi_dmul+0x134>
 8000714:	f104 0414 	add.w	r4, r4, #20
 8000718:	f1c4 0520 	rsb	r5, r4, #32
 800071c:	fa00 f305 	lsl.w	r3, r0, r5
 8000720:	fa20 f004 	lsr.w	r0, r0, r4
 8000724:	fa01 f205 	lsl.w	r2, r1, r5
 8000728:	ea40 0002 	orr.w	r0, r0, r2
 800072c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000730:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000734:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000738:	fa21 f604 	lsr.w	r6, r1, r4
 800073c:	eb42 0106 	adc.w	r1, r2, r6
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 040c 	rsb	r4, r4, #12
 8000750:	f1c4 0520 	rsb	r5, r4, #32
 8000754:	fa00 f304 	lsl.w	r3, r0, r4
 8000758:	fa20 f005 	lsr.w	r0, r0, r5
 800075c:	fa01 f204 	lsl.w	r2, r1, r4
 8000760:	ea40 0002 	orr.w	r0, r0, r2
 8000764:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000768:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800076c:	f141 0100 	adc.w	r1, r1, #0
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 0520 	rsb	r5, r4, #32
 8000780:	fa00 f205 	lsl.w	r2, r0, r5
 8000784:	ea4e 0e02 	orr.w	lr, lr, r2
 8000788:	fa20 f304 	lsr.w	r3, r0, r4
 800078c:	fa01 f205 	lsl.w	r2, r1, r5
 8000790:	ea43 0302 	orr.w	r3, r3, r2
 8000794:	fa21 f004 	lsr.w	r0, r1, r4
 8000798:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800079c:	fa21 f204 	lsr.w	r2, r1, r4
 80007a0:	ea20 0002 	bic.w	r0, r0, r2
 80007a4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007ac:	bf08      	it	eq
 80007ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007b2:	bd70      	pop	{r4, r5, r6, pc}
 80007b4:	f094 0f00 	teq	r4, #0
 80007b8:	d10f      	bne.n	80007da <__aeabi_dmul+0x1c2>
 80007ba:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007be:	0040      	lsls	r0, r0, #1
 80007c0:	eb41 0101 	adc.w	r1, r1, r1
 80007c4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3c01      	subeq	r4, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1a6>
 80007ce:	ea41 0106 	orr.w	r1, r1, r6
 80007d2:	f095 0f00 	teq	r5, #0
 80007d6:	bf18      	it	ne
 80007d8:	4770      	bxne	lr
 80007da:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007de:	0052      	lsls	r2, r2, #1
 80007e0:	eb43 0303 	adc.w	r3, r3, r3
 80007e4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3d01      	subeq	r5, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1c6>
 80007ee:	ea43 0306 	orr.w	r3, r3, r6
 80007f2:	4770      	bx	lr
 80007f4:	ea94 0f0c 	teq	r4, ip
 80007f8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007fc:	bf18      	it	ne
 80007fe:	ea95 0f0c 	teqne	r5, ip
 8000802:	d00c      	beq.n	800081e <__aeabi_dmul+0x206>
 8000804:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000808:	bf18      	it	ne
 800080a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080e:	d1d1      	bne.n	80007b4 <__aeabi_dmul+0x19c>
 8000810:	ea81 0103 	eor.w	r1, r1, r3
 8000814:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000818:	f04f 0000 	mov.w	r0, #0
 800081c:	bd70      	pop	{r4, r5, r6, pc}
 800081e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000822:	bf06      	itte	eq
 8000824:	4610      	moveq	r0, r2
 8000826:	4619      	moveq	r1, r3
 8000828:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082c:	d019      	beq.n	8000862 <__aeabi_dmul+0x24a>
 800082e:	ea94 0f0c 	teq	r4, ip
 8000832:	d102      	bne.n	800083a <__aeabi_dmul+0x222>
 8000834:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000838:	d113      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800083a:	ea95 0f0c 	teq	r5, ip
 800083e:	d105      	bne.n	800084c <__aeabi_dmul+0x234>
 8000840:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000844:	bf1c      	itt	ne
 8000846:	4610      	movne	r0, r2
 8000848:	4619      	movne	r1, r3
 800084a:	d10a      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800084c:	ea81 0103 	eor.w	r1, r1, r3
 8000850:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000854:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000858:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800085c:	f04f 0000 	mov.w	r0, #0
 8000860:	bd70      	pop	{r4, r5, r6, pc}
 8000862:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000866:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800086a:	bd70      	pop	{r4, r5, r6, pc}

0800086c <__aeabi_ddiv>:
 800086c:	b570      	push	{r4, r5, r6, lr}
 800086e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000872:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000876:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800087a:	bf1d      	ittte	ne
 800087c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000880:	ea94 0f0c 	teqne	r4, ip
 8000884:	ea95 0f0c 	teqne	r5, ip
 8000888:	f000 f8a7 	bleq	80009da <__aeabi_ddiv+0x16e>
 800088c:	eba4 0405 	sub.w	r4, r4, r5
 8000890:	ea81 0e03 	eor.w	lr, r1, r3
 8000894:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000898:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800089c:	f000 8088 	beq.w	80009b0 <__aeabi_ddiv+0x144>
 80008a0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008a4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008a8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008ac:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008b0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008b4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008b8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008bc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008c0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008c4:	429d      	cmp	r5, r3
 80008c6:	bf08      	it	eq
 80008c8:	4296      	cmpeq	r6, r2
 80008ca:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ce:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008d2:	d202      	bcs.n	80008da <__aeabi_ddiv+0x6e>
 80008d4:	085b      	lsrs	r3, r3, #1
 80008d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008da:	1ab6      	subs	r6, r6, r2
 80008dc:	eb65 0503 	sbc.w	r5, r5, r3
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ea:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 000c 	orrcs.w	r0, r0, ip
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000918:	085b      	lsrs	r3, r3, #1
 800091a:	ea4f 0232 	mov.w	r2, r2, rrx
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000948:	ea55 0e06 	orrs.w	lr, r5, r6
 800094c:	d018      	beq.n	8000980 <__aeabi_ddiv+0x114>
 800094e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000952:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000956:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800095a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800095e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000962:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000966:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800096a:	d1c0      	bne.n	80008ee <__aeabi_ddiv+0x82>
 800096c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000970:	d10b      	bne.n	800098a <__aeabi_ddiv+0x11e>
 8000972:	ea41 0100 	orr.w	r1, r1, r0
 8000976:	f04f 0000 	mov.w	r0, #0
 800097a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800097e:	e7b6      	b.n	80008ee <__aeabi_ddiv+0x82>
 8000980:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000984:	bf04      	itt	eq
 8000986:	4301      	orreq	r1, r0
 8000988:	2000      	moveq	r0, #0
 800098a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800098e:	bf88      	it	hi
 8000990:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000994:	f63f aeaf 	bhi.w	80006f6 <__aeabi_dmul+0xde>
 8000998:	ebb5 0c03 	subs.w	ip, r5, r3
 800099c:	bf04      	itt	eq
 800099e:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009a2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009a6:	f150 0000 	adcs.w	r0, r0, #0
 80009aa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ae:	bd70      	pop	{r4, r5, r6, pc}
 80009b0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009b4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009b8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009bc:	bfc2      	ittt	gt
 80009be:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009c2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009c6:	bd70      	popgt	{r4, r5, r6, pc}
 80009c8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009cc:	f04f 0e00 	mov.w	lr, #0
 80009d0:	3c01      	subs	r4, #1
 80009d2:	e690      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009d4:	ea45 0e06 	orr.w	lr, r5, r6
 80009d8:	e68d      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009da:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009de:	ea94 0f0c 	teq	r4, ip
 80009e2:	bf08      	it	eq
 80009e4:	ea95 0f0c 	teqeq	r5, ip
 80009e8:	f43f af3b 	beq.w	8000862 <__aeabi_dmul+0x24a>
 80009ec:	ea94 0f0c 	teq	r4, ip
 80009f0:	d10a      	bne.n	8000a08 <__aeabi_ddiv+0x19c>
 80009f2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009f6:	f47f af34 	bne.w	8000862 <__aeabi_dmul+0x24a>
 80009fa:	ea95 0f0c 	teq	r5, ip
 80009fe:	f47f af25 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a02:	4610      	mov	r0, r2
 8000a04:	4619      	mov	r1, r3
 8000a06:	e72c      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a08:	ea95 0f0c 	teq	r5, ip
 8000a0c:	d106      	bne.n	8000a1c <__aeabi_ddiv+0x1b0>
 8000a0e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a12:	f43f aefd 	beq.w	8000810 <__aeabi_dmul+0x1f8>
 8000a16:	4610      	mov	r0, r2
 8000a18:	4619      	mov	r1, r3
 8000a1a:	e722      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a1c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a20:	bf18      	it	ne
 8000a22:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a26:	f47f aec5 	bne.w	80007b4 <__aeabi_dmul+0x19c>
 8000a2a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a2e:	f47f af0d 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a32:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a36:	f47f aeeb 	bne.w	8000810 <__aeabi_dmul+0x1f8>
 8000a3a:	e712      	b.n	8000862 <__aeabi_dmul+0x24a>

08000a3c <__gedf2>:
 8000a3c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a40:	e006      	b.n	8000a50 <__cmpdf2+0x4>
 8000a42:	bf00      	nop

08000a44 <__ledf2>:
 8000a44:	f04f 0c01 	mov.w	ip, #1
 8000a48:	e002      	b.n	8000a50 <__cmpdf2+0x4>
 8000a4a:	bf00      	nop

08000a4c <__cmpdf2>:
 8000a4c:	f04f 0c01 	mov.w	ip, #1
 8000a50:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a54:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a58:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a60:	bf18      	it	ne
 8000a62:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a66:	d01b      	beq.n	8000aa0 <__cmpdf2+0x54>
 8000a68:	b001      	add	sp, #4
 8000a6a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a6e:	bf0c      	ite	eq
 8000a70:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a74:	ea91 0f03 	teqne	r1, r3
 8000a78:	bf02      	ittt	eq
 8000a7a:	ea90 0f02 	teqeq	r0, r2
 8000a7e:	2000      	moveq	r0, #0
 8000a80:	4770      	bxeq	lr
 8000a82:	f110 0f00 	cmn.w	r0, #0
 8000a86:	ea91 0f03 	teq	r1, r3
 8000a8a:	bf58      	it	pl
 8000a8c:	4299      	cmppl	r1, r3
 8000a8e:	bf08      	it	eq
 8000a90:	4290      	cmpeq	r0, r2
 8000a92:	bf2c      	ite	cs
 8000a94:	17d8      	asrcs	r0, r3, #31
 8000a96:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a9a:	f040 0001 	orr.w	r0, r0, #1
 8000a9e:	4770      	bx	lr
 8000aa0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d102      	bne.n	8000ab0 <__cmpdf2+0x64>
 8000aaa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aae:	d107      	bne.n	8000ac0 <__cmpdf2+0x74>
 8000ab0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d1d6      	bne.n	8000a68 <__cmpdf2+0x1c>
 8000aba:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000abe:	d0d3      	beq.n	8000a68 <__cmpdf2+0x1c>
 8000ac0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ac4:	4770      	bx	lr
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdrcmple>:
 8000ac8:	4684      	mov	ip, r0
 8000aca:	4610      	mov	r0, r2
 8000acc:	4662      	mov	r2, ip
 8000ace:	468c      	mov	ip, r1
 8000ad0:	4619      	mov	r1, r3
 8000ad2:	4663      	mov	r3, ip
 8000ad4:	e000      	b.n	8000ad8 <__aeabi_cdcmpeq>
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdcmpeq>:
 8000ad8:	b501      	push	{r0, lr}
 8000ada:	f7ff ffb7 	bl	8000a4c <__cmpdf2>
 8000ade:	2800      	cmp	r0, #0
 8000ae0:	bf48      	it	mi
 8000ae2:	f110 0f00 	cmnmi.w	r0, #0
 8000ae6:	bd01      	pop	{r0, pc}

08000ae8 <__aeabi_dcmpeq>:
 8000ae8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aec:	f7ff fff4 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000af0:	bf0c      	ite	eq
 8000af2:	2001      	moveq	r0, #1
 8000af4:	2000      	movne	r0, #0
 8000af6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afa:	bf00      	nop

08000afc <__aeabi_dcmplt>:
 8000afc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b00:	f7ff ffea 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b04:	bf34      	ite	cc
 8000b06:	2001      	movcc	r0, #1
 8000b08:	2000      	movcs	r0, #0
 8000b0a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0e:	bf00      	nop

08000b10 <__aeabi_dcmple>:
 8000b10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b14:	f7ff ffe0 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b18:	bf94      	ite	ls
 8000b1a:	2001      	movls	r0, #1
 8000b1c:	2000      	movhi	r0, #0
 8000b1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b22:	bf00      	nop

08000b24 <__aeabi_dcmpge>:
 8000b24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b28:	f7ff ffce 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b2c:	bf94      	ite	ls
 8000b2e:	2001      	movls	r0, #1
 8000b30:	2000      	movhi	r0, #0
 8000b32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b36:	bf00      	nop

08000b38 <__aeabi_dcmpgt>:
 8000b38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b3c:	f7ff ffc4 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b40:	bf34      	ite	cc
 8000b42:	2001      	movcc	r0, #1
 8000b44:	2000      	movcs	r0, #0
 8000b46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4a:	bf00      	nop

08000b4c <__aeabi_dcmpun>:
 8000b4c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x10>
 8000b56:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b5a:	d10a      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x20>
 8000b66:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b6a:	d102      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b6c:	f04f 0000 	mov.w	r0, #0
 8000b70:	4770      	bx	lr
 8000b72:	f04f 0001 	mov.w	r0, #1
 8000b76:	4770      	bx	lr

08000b78 <__aeabi_d2iz>:
 8000b78:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b7c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b80:	d215      	bcs.n	8000bae <__aeabi_d2iz+0x36>
 8000b82:	d511      	bpl.n	8000ba8 <__aeabi_d2iz+0x30>
 8000b84:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b88:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b8c:	d912      	bls.n	8000bb4 <__aeabi_d2iz+0x3c>
 8000b8e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b92:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b96:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b9a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b9e:	fa23 f002 	lsr.w	r0, r3, r2
 8000ba2:	bf18      	it	ne
 8000ba4:	4240      	negne	r0, r0
 8000ba6:	4770      	bx	lr
 8000ba8:	f04f 0000 	mov.w	r0, #0
 8000bac:	4770      	bx	lr
 8000bae:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bb2:	d105      	bne.n	8000bc0 <__aeabi_d2iz+0x48>
 8000bb4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bb8:	bf08      	it	eq
 8000bba:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bbe:	4770      	bx	lr
 8000bc0:	f04f 0000 	mov.w	r0, #0
 8000bc4:	4770      	bx	lr
 8000bc6:	bf00      	nop

08000bc8 <__aeabi_d2uiz>:
 8000bc8:	004a      	lsls	r2, r1, #1
 8000bca:	d211      	bcs.n	8000bf0 <__aeabi_d2uiz+0x28>
 8000bcc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bd0:	d211      	bcs.n	8000bf6 <__aeabi_d2uiz+0x2e>
 8000bd2:	d50d      	bpl.n	8000bf0 <__aeabi_d2uiz+0x28>
 8000bd4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bd8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bdc:	d40e      	bmi.n	8000bfc <__aeabi_d2uiz+0x34>
 8000bde:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000be2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000be6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bea:	fa23 f002 	lsr.w	r0, r3, r2
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bfa:	d102      	bne.n	8000c02 <__aeabi_d2uiz+0x3a>
 8000bfc:	f04f 30ff 	mov.w	r0, #4294967295
 8000c00:	4770      	bx	lr
 8000c02:	f04f 0000 	mov.w	r0, #0
 8000c06:	4770      	bx	lr

08000c08 <__aeabi_uldivmod>:
 8000c08:	b953      	cbnz	r3, 8000c20 <__aeabi_uldivmod+0x18>
 8000c0a:	b94a      	cbnz	r2, 8000c20 <__aeabi_uldivmod+0x18>
 8000c0c:	2900      	cmp	r1, #0
 8000c0e:	bf08      	it	eq
 8000c10:	2800      	cmpeq	r0, #0
 8000c12:	bf1c      	itt	ne
 8000c14:	f04f 31ff 	movne.w	r1, #4294967295
 8000c18:	f04f 30ff 	movne.w	r0, #4294967295
 8000c1c:	f000 b970 	b.w	8000f00 <__aeabi_idiv0>
 8000c20:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c24:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c28:	f000 f806 	bl	8000c38 <__udivmoddi4>
 8000c2c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c30:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c34:	b004      	add	sp, #16
 8000c36:	4770      	bx	lr

08000c38 <__udivmoddi4>:
 8000c38:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c3c:	9e08      	ldr	r6, [sp, #32]
 8000c3e:	460d      	mov	r5, r1
 8000c40:	4604      	mov	r4, r0
 8000c42:	460f      	mov	r7, r1
 8000c44:	2b00      	cmp	r3, #0
 8000c46:	d14a      	bne.n	8000cde <__udivmoddi4+0xa6>
 8000c48:	428a      	cmp	r2, r1
 8000c4a:	4694      	mov	ip, r2
 8000c4c:	d965      	bls.n	8000d1a <__udivmoddi4+0xe2>
 8000c4e:	fab2 f382 	clz	r3, r2
 8000c52:	b143      	cbz	r3, 8000c66 <__udivmoddi4+0x2e>
 8000c54:	fa02 fc03 	lsl.w	ip, r2, r3
 8000c58:	f1c3 0220 	rsb	r2, r3, #32
 8000c5c:	409f      	lsls	r7, r3
 8000c5e:	fa20 f202 	lsr.w	r2, r0, r2
 8000c62:	4317      	orrs	r7, r2
 8000c64:	409c      	lsls	r4, r3
 8000c66:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000c6a:	fa1f f58c 	uxth.w	r5, ip
 8000c6e:	fbb7 f1fe 	udiv	r1, r7, lr
 8000c72:	0c22      	lsrs	r2, r4, #16
 8000c74:	fb0e 7711 	mls	r7, lr, r1, r7
 8000c78:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000c7c:	fb01 f005 	mul.w	r0, r1, r5
 8000c80:	4290      	cmp	r0, r2
 8000c82:	d90a      	bls.n	8000c9a <__udivmoddi4+0x62>
 8000c84:	eb1c 0202 	adds.w	r2, ip, r2
 8000c88:	f101 37ff 	add.w	r7, r1, #4294967295
 8000c8c:	f080 811c 	bcs.w	8000ec8 <__udivmoddi4+0x290>
 8000c90:	4290      	cmp	r0, r2
 8000c92:	f240 8119 	bls.w	8000ec8 <__udivmoddi4+0x290>
 8000c96:	3902      	subs	r1, #2
 8000c98:	4462      	add	r2, ip
 8000c9a:	1a12      	subs	r2, r2, r0
 8000c9c:	b2a4      	uxth	r4, r4
 8000c9e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000ca2:	fb0e 2210 	mls	r2, lr, r0, r2
 8000ca6:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000caa:	fb00 f505 	mul.w	r5, r0, r5
 8000cae:	42a5      	cmp	r5, r4
 8000cb0:	d90a      	bls.n	8000cc8 <__udivmoddi4+0x90>
 8000cb2:	eb1c 0404 	adds.w	r4, ip, r4
 8000cb6:	f100 32ff 	add.w	r2, r0, #4294967295
 8000cba:	f080 8107 	bcs.w	8000ecc <__udivmoddi4+0x294>
 8000cbe:	42a5      	cmp	r5, r4
 8000cc0:	f240 8104 	bls.w	8000ecc <__udivmoddi4+0x294>
 8000cc4:	4464      	add	r4, ip
 8000cc6:	3802      	subs	r0, #2
 8000cc8:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000ccc:	1b64      	subs	r4, r4, r5
 8000cce:	2100      	movs	r1, #0
 8000cd0:	b11e      	cbz	r6, 8000cda <__udivmoddi4+0xa2>
 8000cd2:	40dc      	lsrs	r4, r3
 8000cd4:	2300      	movs	r3, #0
 8000cd6:	e9c6 4300 	strd	r4, r3, [r6]
 8000cda:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cde:	428b      	cmp	r3, r1
 8000ce0:	d908      	bls.n	8000cf4 <__udivmoddi4+0xbc>
 8000ce2:	2e00      	cmp	r6, #0
 8000ce4:	f000 80ed 	beq.w	8000ec2 <__udivmoddi4+0x28a>
 8000ce8:	2100      	movs	r1, #0
 8000cea:	e9c6 0500 	strd	r0, r5, [r6]
 8000cee:	4608      	mov	r0, r1
 8000cf0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cf4:	fab3 f183 	clz	r1, r3
 8000cf8:	2900      	cmp	r1, #0
 8000cfa:	d149      	bne.n	8000d90 <__udivmoddi4+0x158>
 8000cfc:	42ab      	cmp	r3, r5
 8000cfe:	d302      	bcc.n	8000d06 <__udivmoddi4+0xce>
 8000d00:	4282      	cmp	r2, r0
 8000d02:	f200 80f8 	bhi.w	8000ef6 <__udivmoddi4+0x2be>
 8000d06:	1a84      	subs	r4, r0, r2
 8000d08:	eb65 0203 	sbc.w	r2, r5, r3
 8000d0c:	2001      	movs	r0, #1
 8000d0e:	4617      	mov	r7, r2
 8000d10:	2e00      	cmp	r6, #0
 8000d12:	d0e2      	beq.n	8000cda <__udivmoddi4+0xa2>
 8000d14:	e9c6 4700 	strd	r4, r7, [r6]
 8000d18:	e7df      	b.n	8000cda <__udivmoddi4+0xa2>
 8000d1a:	b902      	cbnz	r2, 8000d1e <__udivmoddi4+0xe6>
 8000d1c:	deff      	udf	#255	; 0xff
 8000d1e:	fab2 f382 	clz	r3, r2
 8000d22:	2b00      	cmp	r3, #0
 8000d24:	f040 8090 	bne.w	8000e48 <__udivmoddi4+0x210>
 8000d28:	1a8a      	subs	r2, r1, r2
 8000d2a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d2e:	fa1f fe8c 	uxth.w	lr, ip
 8000d32:	2101      	movs	r1, #1
 8000d34:	fbb2 f5f7 	udiv	r5, r2, r7
 8000d38:	fb07 2015 	mls	r0, r7, r5, r2
 8000d3c:	0c22      	lsrs	r2, r4, #16
 8000d3e:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000d42:	fb0e f005 	mul.w	r0, lr, r5
 8000d46:	4290      	cmp	r0, r2
 8000d48:	d908      	bls.n	8000d5c <__udivmoddi4+0x124>
 8000d4a:	eb1c 0202 	adds.w	r2, ip, r2
 8000d4e:	f105 38ff 	add.w	r8, r5, #4294967295
 8000d52:	d202      	bcs.n	8000d5a <__udivmoddi4+0x122>
 8000d54:	4290      	cmp	r0, r2
 8000d56:	f200 80cb 	bhi.w	8000ef0 <__udivmoddi4+0x2b8>
 8000d5a:	4645      	mov	r5, r8
 8000d5c:	1a12      	subs	r2, r2, r0
 8000d5e:	b2a4      	uxth	r4, r4
 8000d60:	fbb2 f0f7 	udiv	r0, r2, r7
 8000d64:	fb07 2210 	mls	r2, r7, r0, r2
 8000d68:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000d6c:	fb0e fe00 	mul.w	lr, lr, r0
 8000d70:	45a6      	cmp	lr, r4
 8000d72:	d908      	bls.n	8000d86 <__udivmoddi4+0x14e>
 8000d74:	eb1c 0404 	adds.w	r4, ip, r4
 8000d78:	f100 32ff 	add.w	r2, r0, #4294967295
 8000d7c:	d202      	bcs.n	8000d84 <__udivmoddi4+0x14c>
 8000d7e:	45a6      	cmp	lr, r4
 8000d80:	f200 80bb 	bhi.w	8000efa <__udivmoddi4+0x2c2>
 8000d84:	4610      	mov	r0, r2
 8000d86:	eba4 040e 	sub.w	r4, r4, lr
 8000d8a:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000d8e:	e79f      	b.n	8000cd0 <__udivmoddi4+0x98>
 8000d90:	f1c1 0720 	rsb	r7, r1, #32
 8000d94:	408b      	lsls	r3, r1
 8000d96:	fa22 fc07 	lsr.w	ip, r2, r7
 8000d9a:	ea4c 0c03 	orr.w	ip, ip, r3
 8000d9e:	fa05 f401 	lsl.w	r4, r5, r1
 8000da2:	fa20 f307 	lsr.w	r3, r0, r7
 8000da6:	40fd      	lsrs	r5, r7
 8000da8:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000dac:	4323      	orrs	r3, r4
 8000dae:	fbb5 f8f9 	udiv	r8, r5, r9
 8000db2:	fa1f fe8c 	uxth.w	lr, ip
 8000db6:	fb09 5518 	mls	r5, r9, r8, r5
 8000dba:	0c1c      	lsrs	r4, r3, #16
 8000dbc:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000dc0:	fb08 f50e 	mul.w	r5, r8, lr
 8000dc4:	42a5      	cmp	r5, r4
 8000dc6:	fa02 f201 	lsl.w	r2, r2, r1
 8000dca:	fa00 f001 	lsl.w	r0, r0, r1
 8000dce:	d90b      	bls.n	8000de8 <__udivmoddi4+0x1b0>
 8000dd0:	eb1c 0404 	adds.w	r4, ip, r4
 8000dd4:	f108 3aff 	add.w	sl, r8, #4294967295
 8000dd8:	f080 8088 	bcs.w	8000eec <__udivmoddi4+0x2b4>
 8000ddc:	42a5      	cmp	r5, r4
 8000dde:	f240 8085 	bls.w	8000eec <__udivmoddi4+0x2b4>
 8000de2:	f1a8 0802 	sub.w	r8, r8, #2
 8000de6:	4464      	add	r4, ip
 8000de8:	1b64      	subs	r4, r4, r5
 8000dea:	b29d      	uxth	r5, r3
 8000dec:	fbb4 f3f9 	udiv	r3, r4, r9
 8000df0:	fb09 4413 	mls	r4, r9, r3, r4
 8000df4:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000df8:	fb03 fe0e 	mul.w	lr, r3, lr
 8000dfc:	45a6      	cmp	lr, r4
 8000dfe:	d908      	bls.n	8000e12 <__udivmoddi4+0x1da>
 8000e00:	eb1c 0404 	adds.w	r4, ip, r4
 8000e04:	f103 35ff 	add.w	r5, r3, #4294967295
 8000e08:	d26c      	bcs.n	8000ee4 <__udivmoddi4+0x2ac>
 8000e0a:	45a6      	cmp	lr, r4
 8000e0c:	d96a      	bls.n	8000ee4 <__udivmoddi4+0x2ac>
 8000e0e:	3b02      	subs	r3, #2
 8000e10:	4464      	add	r4, ip
 8000e12:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000e16:	fba3 9502 	umull	r9, r5, r3, r2
 8000e1a:	eba4 040e 	sub.w	r4, r4, lr
 8000e1e:	42ac      	cmp	r4, r5
 8000e20:	46c8      	mov	r8, r9
 8000e22:	46ae      	mov	lr, r5
 8000e24:	d356      	bcc.n	8000ed4 <__udivmoddi4+0x29c>
 8000e26:	d053      	beq.n	8000ed0 <__udivmoddi4+0x298>
 8000e28:	b156      	cbz	r6, 8000e40 <__udivmoddi4+0x208>
 8000e2a:	ebb0 0208 	subs.w	r2, r0, r8
 8000e2e:	eb64 040e 	sbc.w	r4, r4, lr
 8000e32:	fa04 f707 	lsl.w	r7, r4, r7
 8000e36:	40ca      	lsrs	r2, r1
 8000e38:	40cc      	lsrs	r4, r1
 8000e3a:	4317      	orrs	r7, r2
 8000e3c:	e9c6 7400 	strd	r7, r4, [r6]
 8000e40:	4618      	mov	r0, r3
 8000e42:	2100      	movs	r1, #0
 8000e44:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e48:	f1c3 0120 	rsb	r1, r3, #32
 8000e4c:	fa02 fc03 	lsl.w	ip, r2, r3
 8000e50:	fa20 f201 	lsr.w	r2, r0, r1
 8000e54:	fa25 f101 	lsr.w	r1, r5, r1
 8000e58:	409d      	lsls	r5, r3
 8000e5a:	432a      	orrs	r2, r5
 8000e5c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e60:	fa1f fe8c 	uxth.w	lr, ip
 8000e64:	fbb1 f0f7 	udiv	r0, r1, r7
 8000e68:	fb07 1510 	mls	r5, r7, r0, r1
 8000e6c:	0c11      	lsrs	r1, r2, #16
 8000e6e:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000e72:	fb00 f50e 	mul.w	r5, r0, lr
 8000e76:	428d      	cmp	r5, r1
 8000e78:	fa04 f403 	lsl.w	r4, r4, r3
 8000e7c:	d908      	bls.n	8000e90 <__udivmoddi4+0x258>
 8000e7e:	eb1c 0101 	adds.w	r1, ip, r1
 8000e82:	f100 38ff 	add.w	r8, r0, #4294967295
 8000e86:	d22f      	bcs.n	8000ee8 <__udivmoddi4+0x2b0>
 8000e88:	428d      	cmp	r5, r1
 8000e8a:	d92d      	bls.n	8000ee8 <__udivmoddi4+0x2b0>
 8000e8c:	3802      	subs	r0, #2
 8000e8e:	4461      	add	r1, ip
 8000e90:	1b49      	subs	r1, r1, r5
 8000e92:	b292      	uxth	r2, r2
 8000e94:	fbb1 f5f7 	udiv	r5, r1, r7
 8000e98:	fb07 1115 	mls	r1, r7, r5, r1
 8000e9c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000ea0:	fb05 f10e 	mul.w	r1, r5, lr
 8000ea4:	4291      	cmp	r1, r2
 8000ea6:	d908      	bls.n	8000eba <__udivmoddi4+0x282>
 8000ea8:	eb1c 0202 	adds.w	r2, ip, r2
 8000eac:	f105 38ff 	add.w	r8, r5, #4294967295
 8000eb0:	d216      	bcs.n	8000ee0 <__udivmoddi4+0x2a8>
 8000eb2:	4291      	cmp	r1, r2
 8000eb4:	d914      	bls.n	8000ee0 <__udivmoddi4+0x2a8>
 8000eb6:	3d02      	subs	r5, #2
 8000eb8:	4462      	add	r2, ip
 8000eba:	1a52      	subs	r2, r2, r1
 8000ebc:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000ec0:	e738      	b.n	8000d34 <__udivmoddi4+0xfc>
 8000ec2:	4631      	mov	r1, r6
 8000ec4:	4630      	mov	r0, r6
 8000ec6:	e708      	b.n	8000cda <__udivmoddi4+0xa2>
 8000ec8:	4639      	mov	r1, r7
 8000eca:	e6e6      	b.n	8000c9a <__udivmoddi4+0x62>
 8000ecc:	4610      	mov	r0, r2
 8000ece:	e6fb      	b.n	8000cc8 <__udivmoddi4+0x90>
 8000ed0:	4548      	cmp	r0, r9
 8000ed2:	d2a9      	bcs.n	8000e28 <__udivmoddi4+0x1f0>
 8000ed4:	ebb9 0802 	subs.w	r8, r9, r2
 8000ed8:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000edc:	3b01      	subs	r3, #1
 8000ede:	e7a3      	b.n	8000e28 <__udivmoddi4+0x1f0>
 8000ee0:	4645      	mov	r5, r8
 8000ee2:	e7ea      	b.n	8000eba <__udivmoddi4+0x282>
 8000ee4:	462b      	mov	r3, r5
 8000ee6:	e794      	b.n	8000e12 <__udivmoddi4+0x1da>
 8000ee8:	4640      	mov	r0, r8
 8000eea:	e7d1      	b.n	8000e90 <__udivmoddi4+0x258>
 8000eec:	46d0      	mov	r8, sl
 8000eee:	e77b      	b.n	8000de8 <__udivmoddi4+0x1b0>
 8000ef0:	3d02      	subs	r5, #2
 8000ef2:	4462      	add	r2, ip
 8000ef4:	e732      	b.n	8000d5c <__udivmoddi4+0x124>
 8000ef6:	4608      	mov	r0, r1
 8000ef8:	e70a      	b.n	8000d10 <__udivmoddi4+0xd8>
 8000efa:	4464      	add	r4, ip
 8000efc:	3802      	subs	r0, #2
 8000efe:	e742      	b.n	8000d86 <__udivmoddi4+0x14e>

08000f00 <__aeabi_idiv0>:
 8000f00:	4770      	bx	lr
 8000f02:	bf00      	nop

08000f04 <I2C_Scan>:
extern I2C_HandleTypeDef hi2c1;

extern UART_HandleTypeDef huart3;


void I2C_Scan() {
 8000f04:	b5b0      	push	{r4, r5, r7, lr}
 8000f06:	b098      	sub	sp, #96	; 0x60
 8000f08:	af00      	add	r7, sp, #0
    char info[] = "Scanning I2C bus...\r\n";
 8000f0a:	4b2e      	ldr	r3, [pc, #184]	; (8000fc4 <I2C_Scan+0xc0>)
 8000f0c:	f107 0444 	add.w	r4, r7, #68	; 0x44
 8000f10:	461d      	mov	r5, r3
 8000f12:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000f14:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000f16:	e895 0003 	ldmia.w	r5, {r0, r1}
 8000f1a:	6020      	str	r0, [r4, #0]
 8000f1c:	3404      	adds	r4, #4
 8000f1e:	8021      	strh	r1, [r4, #0]
    HAL_UART_Transmit(&huart3, (uint8_t*)info, strlen(info), HAL_MAX_DELAY);
 8000f20:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8000f24:	4618      	mov	r0, r3
 8000f26:	f7ff f9b3 	bl	8000290 <strlen>
 8000f2a:	4603      	mov	r3, r0
 8000f2c:	b29a      	uxth	r2, r3
 8000f2e:	f107 0144 	add.w	r1, r7, #68	; 0x44
 8000f32:	f04f 33ff 	mov.w	r3, #4294967295
 8000f36:	4824      	ldr	r0, [pc, #144]	; (8000fc8 <I2C_Scan+0xc4>)
 8000f38:	f004 fe41 	bl	8005bbe <HAL_UART_Transmit>

    HAL_StatusTypeDef res;
    for(uint16_t i = 0; i < 128; i++) {
 8000f3c:	2300      	movs	r3, #0
 8000f3e:	f8a7 305e 	strh.w	r3, [r7, #94]	; 0x5e
 8000f42:	e02f      	b.n	8000fa4 <I2C_Scan+0xa0>
        res = HAL_I2C_IsDeviceReady(&hi2c1, i << 1, 1, 10);
 8000f44:	f8b7 305e 	ldrh.w	r3, [r7, #94]	; 0x5e
 8000f48:	005b      	lsls	r3, r3, #1
 8000f4a:	b299      	uxth	r1, r3
 8000f4c:	230a      	movs	r3, #10
 8000f4e:	2201      	movs	r2, #1
 8000f50:	481e      	ldr	r0, [pc, #120]	; (8000fcc <I2C_Scan+0xc8>)
 8000f52:	f002 fdf9 	bl	8003b48 <HAL_I2C_IsDeviceReady>
 8000f56:	4603      	mov	r3, r0
 8000f58:	f887 305d 	strb.w	r3, [r7, #93]	; 0x5d
        if(res == HAL_OK) {
 8000f5c:	f897 305d 	ldrb.w	r3, [r7, #93]	; 0x5d
 8000f60:	2b00      	cmp	r3, #0
 8000f62:	d113      	bne.n	8000f8c <I2C_Scan+0x88>
            char msg[64];
            snprintf(msg, sizeof(msg), "0x%02X", i);
 8000f64:	f8b7 305e 	ldrh.w	r3, [r7, #94]	; 0x5e
 8000f68:	1d38      	adds	r0, r7, #4
 8000f6a:	4a19      	ldr	r2, [pc, #100]	; (8000fd0 <I2C_Scan+0xcc>)
 8000f6c:	2140      	movs	r1, #64	; 0x40
 8000f6e:	f006 f9d7 	bl	8007320 <sniprintf>
            HAL_UART_Transmit(&huart3, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 8000f72:	1d3b      	adds	r3, r7, #4
 8000f74:	4618      	mov	r0, r3
 8000f76:	f7ff f98b 	bl	8000290 <strlen>
 8000f7a:	4603      	mov	r3, r0
 8000f7c:	b29a      	uxth	r2, r3
 8000f7e:	1d39      	adds	r1, r7, #4
 8000f80:	f04f 33ff 	mov.w	r3, #4294967295
 8000f84:	4810      	ldr	r0, [pc, #64]	; (8000fc8 <I2C_Scan+0xc4>)
 8000f86:	f004 fe1a 	bl	8005bbe <HAL_UART_Transmit>
 8000f8a:	e006      	b.n	8000f9a <I2C_Scan+0x96>
        } else {
            HAL_UART_Transmit(&huart3, (uint8_t*)".", 1, HAL_MAX_DELAY);
 8000f8c:	f04f 33ff 	mov.w	r3, #4294967295
 8000f90:	2201      	movs	r2, #1
 8000f92:	4910      	ldr	r1, [pc, #64]	; (8000fd4 <I2C_Scan+0xd0>)
 8000f94:	480c      	ldr	r0, [pc, #48]	; (8000fc8 <I2C_Scan+0xc4>)
 8000f96:	f004 fe12 	bl	8005bbe <HAL_UART_Transmit>
    for(uint16_t i = 0; i < 128; i++) {
 8000f9a:	f8b7 305e 	ldrh.w	r3, [r7, #94]	; 0x5e
 8000f9e:	3301      	adds	r3, #1
 8000fa0:	f8a7 305e 	strh.w	r3, [r7, #94]	; 0x5e
 8000fa4:	f8b7 305e 	ldrh.w	r3, [r7, #94]	; 0x5e
 8000fa8:	2b7f      	cmp	r3, #127	; 0x7f
 8000faa:	d9cb      	bls.n	8000f44 <I2C_Scan+0x40>
        }
    }

    HAL_UART_Transmit(&huart3, (uint8_t*)"\r\n", 2, HAL_MAX_DELAY);
 8000fac:	f04f 33ff 	mov.w	r3, #4294967295
 8000fb0:	2202      	movs	r2, #2
 8000fb2:	4909      	ldr	r1, [pc, #36]	; (8000fd8 <I2C_Scan+0xd4>)
 8000fb4:	4804      	ldr	r0, [pc, #16]	; (8000fc8 <I2C_Scan+0xc4>)
 8000fb6:	f004 fe02 	bl	8005bbe <HAL_UART_Transmit>
}
 8000fba:	bf00      	nop
 8000fbc:	3760      	adds	r7, #96	; 0x60
 8000fbe:	46bd      	mov	sp, r7
 8000fc0:	bdb0      	pop	{r4, r5, r7, pc}
 8000fc2:	bf00      	nop
 8000fc4:	08009670 	.word	0x08009670
 8000fc8:	200004fc 	.word	0x200004fc
 8000fcc:	20000460 	.word	0x20000460
 8000fd0:	08009660 	.word	0x08009660
 8000fd4:	08009668 	.word	0x08009668
 8000fd8:	0800966c 	.word	0x0800966c

08000fdc <LCD_SendInternal>:

HAL_StatusTypeDef LCD_SendInternal(uint8_t lcd_addr, uint8_t data, uint8_t flags) {
 8000fdc:	b580      	push	{r7, lr}
 8000fde:	b086      	sub	sp, #24
 8000fe0:	af02      	add	r7, sp, #8
 8000fe2:	4603      	mov	r3, r0
 8000fe4:	71fb      	strb	r3, [r7, #7]
 8000fe6:	460b      	mov	r3, r1
 8000fe8:	71bb      	strb	r3, [r7, #6]
 8000fea:	4613      	mov	r3, r2
 8000fec:	717b      	strb	r3, [r7, #5]
    HAL_StatusTypeDef res;
    for(;;) {
        res = HAL_I2C_IsDeviceReady(&hi2c1, lcd_addr, 1, HAL_MAX_DELAY);
 8000fee:	79fb      	ldrb	r3, [r7, #7]
 8000ff0:	b299      	uxth	r1, r3
 8000ff2:	f04f 33ff 	mov.w	r3, #4294967295
 8000ff6:	2201      	movs	r2, #1
 8000ff8:	4822      	ldr	r0, [pc, #136]	; (8001084 <LCD_SendInternal+0xa8>)
 8000ffa:	f002 fda5 	bl	8003b48 <HAL_I2C_IsDeviceReady>
 8000ffe:	4603      	mov	r3, r0
 8001000:	73fb      	strb	r3, [r7, #15]
        if(res == HAL_OK)
 8001002:	7bfb      	ldrb	r3, [r7, #15]
 8001004:	2b00      	cmp	r3, #0
 8001006:	d000      	beq.n	800100a <LCD_SendInternal+0x2e>
        res = HAL_I2C_IsDeviceReady(&hi2c1, lcd_addr, 1, HAL_MAX_DELAY);
 8001008:	e7f1      	b.n	8000fee <LCD_SendInternal+0x12>
            break;
 800100a:	bf00      	nop
    }

    uint8_t up = data & 0xF0;
 800100c:	79bb      	ldrb	r3, [r7, #6]
 800100e:	f023 030f 	bic.w	r3, r3, #15
 8001012:	73bb      	strb	r3, [r7, #14]
    uint8_t lo = (data << 4) & 0xF0;
 8001014:	79bb      	ldrb	r3, [r7, #6]
 8001016:	011b      	lsls	r3, r3, #4
 8001018:	737b      	strb	r3, [r7, #13]

    uint8_t data_arr[4];
    data_arr[0] = up|flags|BACKLIGHT|PIN_EN;
 800101a:	7bba      	ldrb	r2, [r7, #14]
 800101c:	797b      	ldrb	r3, [r7, #5]
 800101e:	4313      	orrs	r3, r2
 8001020:	b2db      	uxtb	r3, r3
 8001022:	f043 030c 	orr.w	r3, r3, #12
 8001026:	b2db      	uxtb	r3, r3
 8001028:	723b      	strb	r3, [r7, #8]
    data_arr[1] = up|flags|BACKLIGHT;
 800102a:	7bba      	ldrb	r2, [r7, #14]
 800102c:	797b      	ldrb	r3, [r7, #5]
 800102e:	4313      	orrs	r3, r2
 8001030:	b2db      	uxtb	r3, r3
 8001032:	f043 0308 	orr.w	r3, r3, #8
 8001036:	b2db      	uxtb	r3, r3
 8001038:	727b      	strb	r3, [r7, #9]
    data_arr[2] = lo|flags|BACKLIGHT|PIN_EN;
 800103a:	7b7a      	ldrb	r2, [r7, #13]
 800103c:	797b      	ldrb	r3, [r7, #5]
 800103e:	4313      	orrs	r3, r2
 8001040:	b2db      	uxtb	r3, r3
 8001042:	f043 030c 	orr.w	r3, r3, #12
 8001046:	b2db      	uxtb	r3, r3
 8001048:	72bb      	strb	r3, [r7, #10]
    data_arr[3] = lo|flags|BACKLIGHT;
 800104a:	7b7a      	ldrb	r2, [r7, #13]
 800104c:	797b      	ldrb	r3, [r7, #5]
 800104e:	4313      	orrs	r3, r2
 8001050:	b2db      	uxtb	r3, r3
 8001052:	f043 0308 	orr.w	r3, r3, #8
 8001056:	b2db      	uxtb	r3, r3
 8001058:	72fb      	strb	r3, [r7, #11]

    res = HAL_I2C_Master_Transmit(&hi2c1, lcd_addr, data_arr, sizeof(data_arr), HAL_MAX_DELAY);
 800105a:	79fb      	ldrb	r3, [r7, #7]
 800105c:	b299      	uxth	r1, r3
 800105e:	f107 0208 	add.w	r2, r7, #8
 8001062:	f04f 33ff 	mov.w	r3, #4294967295
 8001066:	9300      	str	r3, [sp, #0]
 8001068:	2304      	movs	r3, #4
 800106a:	4806      	ldr	r0, [pc, #24]	; (8001084 <LCD_SendInternal+0xa8>)
 800106c:	f002 fc6e 	bl	800394c <HAL_I2C_Master_Transmit>
 8001070:	4603      	mov	r3, r0
 8001072:	73fb      	strb	r3, [r7, #15]
    HAL_Delay(LCD_DELAY_MS);
 8001074:	2005      	movs	r0, #5
 8001076:	f001 f871 	bl	800215c <HAL_Delay>
    return res;
 800107a:	7bfb      	ldrb	r3, [r7, #15]
}
 800107c:	4618      	mov	r0, r3
 800107e:	3710      	adds	r7, #16
 8001080:	46bd      	mov	sp, r7
 8001082:	bd80      	pop	{r7, pc}
 8001084:	20000460 	.word	0x20000460

08001088 <LCD_SendCommand>:

void LCD_SendCommand(uint8_t lcd_addr, uint8_t cmd) {
 8001088:	b580      	push	{r7, lr}
 800108a:	b082      	sub	sp, #8
 800108c:	af00      	add	r7, sp, #0
 800108e:	4603      	mov	r3, r0
 8001090:	460a      	mov	r2, r1
 8001092:	71fb      	strb	r3, [r7, #7]
 8001094:	4613      	mov	r3, r2
 8001096:	71bb      	strb	r3, [r7, #6]
    LCD_SendInternal(lcd_addr, cmd, 0);
 8001098:	79b9      	ldrb	r1, [r7, #6]
 800109a:	79fb      	ldrb	r3, [r7, #7]
 800109c:	2200      	movs	r2, #0
 800109e:	4618      	mov	r0, r3
 80010a0:	f7ff ff9c 	bl	8000fdc <LCD_SendInternal>
}
 80010a4:	bf00      	nop
 80010a6:	3708      	adds	r7, #8
 80010a8:	46bd      	mov	sp, r7
 80010aa:	bd80      	pop	{r7, pc}

080010ac <LCD_SendData>:

void LCD_SendData(uint8_t lcd_addr, uint8_t data) {
 80010ac:	b580      	push	{r7, lr}
 80010ae:	b082      	sub	sp, #8
 80010b0:	af00      	add	r7, sp, #0
 80010b2:	4603      	mov	r3, r0
 80010b4:	460a      	mov	r2, r1
 80010b6:	71fb      	strb	r3, [r7, #7]
 80010b8:	4613      	mov	r3, r2
 80010ba:	71bb      	strb	r3, [r7, #6]
    LCD_SendInternal(lcd_addr, data, PIN_RS);
 80010bc:	79b9      	ldrb	r1, [r7, #6]
 80010be:	79fb      	ldrb	r3, [r7, #7]
 80010c0:	2201      	movs	r2, #1
 80010c2:	4618      	mov	r0, r3
 80010c4:	f7ff ff8a 	bl	8000fdc <LCD_SendInternal>
}
 80010c8:	bf00      	nop
 80010ca:	3708      	adds	r7, #8
 80010cc:	46bd      	mov	sp, r7
 80010ce:	bd80      	pop	{r7, pc}

080010d0 <LCD_Init>:

void LCD_Init(uint8_t lcd_addr) {
 80010d0:	b580      	push	{r7, lr}
 80010d2:	b082      	sub	sp, #8
 80010d4:	af00      	add	r7, sp, #0
 80010d6:	4603      	mov	r3, r0
 80010d8:	71fb      	strb	r3, [r7, #7]
    // 4-bit mode, 2 lines, 5x7 format
    LCD_SendCommand(lcd_addr, 0b00110000);
 80010da:	79fb      	ldrb	r3, [r7, #7]
 80010dc:	2130      	movs	r1, #48	; 0x30
 80010de:	4618      	mov	r0, r3
 80010e0:	f7ff ffd2 	bl	8001088 <LCD_SendCommand>
    // display & cursor home (keep this!)
    LCD_SendCommand(lcd_addr, 0b00000010);
 80010e4:	79fb      	ldrb	r3, [r7, #7]
 80010e6:	2102      	movs	r1, #2
 80010e8:	4618      	mov	r0, r3
 80010ea:	f7ff ffcd 	bl	8001088 <LCD_SendCommand>
    // display on, right shift, underline off, blink off
    LCD_SendCommand(lcd_addr, 0b00001100);
 80010ee:	79fb      	ldrb	r3, [r7, #7]
 80010f0:	210c      	movs	r1, #12
 80010f2:	4618      	mov	r0, r3
 80010f4:	f7ff ffc8 	bl	8001088 <LCD_SendCommand>
    // clear display (optional here)
    LCD_SendCommand(lcd_addr, 0b00000001);
 80010f8:	79fb      	ldrb	r3, [r7, #7]
 80010fa:	2101      	movs	r1, #1
 80010fc:	4618      	mov	r0, r3
 80010fe:	f7ff ffc3 	bl	8001088 <LCD_SendCommand>
}
 8001102:	bf00      	nop
 8001104:	3708      	adds	r7, #8
 8001106:	46bd      	mov	sp, r7
 8001108:	bd80      	pop	{r7, pc}

0800110a <LCD_SendString>:

void LCD_SendString(uint8_t lcd_addr, char *str) {
 800110a:	b580      	push	{r7, lr}
 800110c:	b082      	sub	sp, #8
 800110e:	af00      	add	r7, sp, #0
 8001110:	4603      	mov	r3, r0
 8001112:	6039      	str	r1, [r7, #0]
 8001114:	71fb      	strb	r3, [r7, #7]
    while(*str) {
 8001116:	e009      	b.n	800112c <LCD_SendString+0x22>
        LCD_SendData(lcd_addr, (uint8_t)(*str));
 8001118:	683b      	ldr	r3, [r7, #0]
 800111a:	781a      	ldrb	r2, [r3, #0]
 800111c:	79fb      	ldrb	r3, [r7, #7]
 800111e:	4611      	mov	r1, r2
 8001120:	4618      	mov	r0, r3
 8001122:	f7ff ffc3 	bl	80010ac <LCD_SendData>
        str++;
 8001126:	683b      	ldr	r3, [r7, #0]
 8001128:	3301      	adds	r3, #1
 800112a:	603b      	str	r3, [r7, #0]
    while(*str) {
 800112c:	683b      	ldr	r3, [r7, #0]
 800112e:	781b      	ldrb	r3, [r3, #0]
 8001130:	2b00      	cmp	r3, #0
 8001132:	d1f1      	bne.n	8001118 <LCD_SendString+0xe>
    }
}
 8001134:	bf00      	nop
 8001136:	bf00      	nop
 8001138:	3708      	adds	r7, #8
 800113a:	46bd      	mov	sp, r7
 800113c:	bd80      	pop	{r7, pc}
	...

08001140 <_write>:
static void MX_USB_OTG_FS_PCD_Init(void);
static void MX_I2C1_Init(void);
static void MX_ADC1_Init(void);
static void MX_TIM3_Init(void);
/* USER CODE BEGIN PFP */
int _write(int file, char *ptr, int len) {
 8001140:	b580      	push	{r7, lr}
 8001142:	b084      	sub	sp, #16
 8001144:	af00      	add	r7, sp, #0
 8001146:	60f8      	str	r0, [r7, #12]
 8001148:	60b9      	str	r1, [r7, #8]
 800114a:	607a      	str	r2, [r7, #4]
	HAL_UART_Transmit(&huart3, (uint8_t *)ptr, len, 500);
 800114c:	687b      	ldr	r3, [r7, #4]
 800114e:	b29a      	uxth	r2, r3
 8001150:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8001154:	68b9      	ldr	r1, [r7, #8]
 8001156:	4804      	ldr	r0, [pc, #16]	; (8001168 <_write+0x28>)
 8001158:	f004 fd31 	bl	8005bbe <HAL_UART_Transmit>
	return len;
 800115c:	687b      	ldr	r3, [r7, #4]
}
 800115e:	4618      	mov	r0, r3
 8001160:	3710      	adds	r7, #16
 8001162:	46bd      	mov	sp, r7
 8001164:	bd80      	pop	{r7, pc}
 8001166:	bf00      	nop
 8001168:	200004fc 	.word	0x200004fc
 800116c:	00000000 	.word	0x00000000

08001170 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001170:	b5b0      	push	{r4, r5, r7, lr}
 8001172:	b09c      	sub	sp, #112	; 0x70
 8001174:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001176:	f000 ff7f 	bl	8002078 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800117a:	f000 f927 	bl	80013cc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800117e:	f000 fb3f 	bl	8001800 <MX_GPIO_Init>
  MX_ETH_Init();
 8001182:	f000 f9df 	bl	8001544 <MX_ETH_Init>
  MX_USART3_UART_Init();
 8001186:	f000 fae3 	bl	8001750 <MX_USART3_UART_Init>
  MX_USB_OTG_FS_PCD_Init();
 800118a:	f000 fb0b 	bl	80017a4 <MX_USB_OTG_FS_PCD_Init>
  MX_I2C1_Init();
 800118e:	f000 fa27 	bl	80015e0 <MX_I2C1_Init>
  MX_ADC1_Init();
 8001192:	f000 f985 	bl	80014a0 <MX_ADC1_Init>
  MX_TIM3_Init();
 8001196:	f000 fa63 	bl	8001660 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */
  int adc_value;
  char uart_buf[30];
  char uart_buf2[50];

  HAL_ADC_Start_IT(&hadc1);
 800119a:	4883      	ldr	r0, [pc, #524]	; (80013a8 <main+0x238>)
 800119c:	f001 f9a4 	bl	80024e8 <HAL_ADC_Start_IT>


//	init();
#define LCD_ADDR (0x27 << 1)
	I2C_Scan();
 80011a0:	f7ff feb0 	bl	8000f04 <I2C_Scan>
	LCD_Init(LCD_ADDR);
 80011a4:	204e      	movs	r0, #78	; 0x4e
 80011a6:	f7ff ff93 	bl	80010d0 <LCD_Init>
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3);
 80011aa:	2108      	movs	r1, #8
 80011ac:	487f      	ldr	r0, [pc, #508]	; (80013ac <main+0x23c>)
 80011ae:	f003 fedb 	bl	8004f68 <HAL_TIM_PWM_Start>
	uint16_t value = 0;
 80011b2:	2300      	movs	r3, #0
 80011b4:	f8a7 305e 	strh.w	r3, [r7, #94]	; 0x5e
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {

		HAL_ADC_Start(&hadc1);
 80011b8:	487b      	ldr	r0, [pc, #492]	; (80013a8 <main+0x238>)
 80011ba:	f001 f837 	bl	800222c <HAL_ADC_Start>
		HAL_ADC_PollForConversion(&hadc1, 10);
 80011be:	210a      	movs	r1, #10
 80011c0:	4879      	ldr	r0, [pc, #484]	; (80013a8 <main+0x238>)
 80011c2:	f001 f905 	bl	80023d0 <HAL_ADC_PollForConversion>
		adc_value = HAL_ADC_GetValue(&hadc1);
 80011c6:	4878      	ldr	r0, [pc, #480]	; (80013a8 <main+0x238>)
 80011c8:	f001 fa6c 	bl	80026a4 <HAL_ADC_GetValue>
 80011cc:	4603      	mov	r3, r0
 80011ce:	65bb      	str	r3, [r7, #88]	; 0x58
//		HAL_ADC_Stop(&hadc1);

		memset(uart_buf, 0, sizeof(uart_buf));
 80011d0:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80011d4:	221e      	movs	r2, #30
 80011d6:	2100      	movs	r1, #0
 80011d8:	4618      	mov	r0, r3
 80011da:	f006 f938 	bl	800744e <memset>


		TIM3->CCR3=value;
 80011de:	4a74      	ldr	r2, [pc, #464]	; (80013b0 <main+0x240>)
 80011e0:	f8b7 305e 	ldrh.w	r3, [r7, #94]	; 0x5e
 80011e4:	63d3      	str	r3, [r2, #60]	; 0x3c
		value = (double)adc_value / 4095 * 150;
 80011e6:	6db8      	ldr	r0, [r7, #88]	; 0x58
 80011e8:	f7ff f9ac 	bl	8000544 <__aeabi_i2d>
 80011ec:	a368      	add	r3, pc, #416	; (adr r3, 8001390 <main+0x220>)
 80011ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80011f2:	f7ff fb3b 	bl	800086c <__aeabi_ddiv>
 80011f6:	4602      	mov	r2, r0
 80011f8:	460b      	mov	r3, r1
 80011fa:	4610      	mov	r0, r2
 80011fc:	4619      	mov	r1, r3
 80011fe:	a366      	add	r3, pc, #408	; (adr r3, 8001398 <main+0x228>)
 8001200:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001204:	f7ff fa08 	bl	8000618 <__aeabi_dmul>
 8001208:	4602      	mov	r2, r0
 800120a:	460b      	mov	r3, r1
 800120c:	4610      	mov	r0, r2
 800120e:	4619      	mov	r1, r3
 8001210:	f7ff fcda 	bl	8000bc8 <__aeabi_d2uiz>
 8001214:	4603      	mov	r3, r0
 8001216:	f8a7 305e 	strh.w	r3, [r7, #94]	; 0x5e
		value++;
 800121a:	f8b7 305e 	ldrh.w	r3, [r7, #94]	; 0x5e
 800121e:	3301      	adds	r3, #1
 8001220:	f8a7 305e 	strh.w	r3, [r7, #94]	; 0x5e
		if (value>TIM3->ARR) value=0;
 8001224:	f8b7 205e 	ldrh.w	r2, [r7, #94]	; 0x5e
 8001228:	4b61      	ldr	r3, [pc, #388]	; (80013b0 <main+0x240>)
 800122a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800122c:	429a      	cmp	r2, r3
 800122e:	d902      	bls.n	8001236 <main+0xc6>
 8001230:	2300      	movs	r3, #0
 8001232:	f8a7 305e 	strh.w	r3, [r7, #94]	; 0x5e

		if (value == 20) {
 8001236:	f8b7 305e 	ldrh.w	r3, [r7, #94]	; 0x5e
 800123a:	2b14      	cmp	r3, #20
 800123c:	d10f      	bne.n	800125e <main+0xee>
			HAL_GPIO_WritePin(GPIOB, LD1_Pin, 1);
 800123e:	2201      	movs	r2, #1
 8001240:	2101      	movs	r1, #1
 8001242:	485c      	ldr	r0, [pc, #368]	; (80013b4 <main+0x244>)
 8001244:	f002 fa24 	bl	8003690 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB, LD2_Pin, 0);
 8001248:	2200      	movs	r2, #0
 800124a:	2180      	movs	r1, #128	; 0x80
 800124c:	4859      	ldr	r0, [pc, #356]	; (80013b4 <main+0x244>)
 800124e:	f002 fa1f 	bl	8003690 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB, LD3_Pin, 0);
 8001252:	2200      	movs	r2, #0
 8001254:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001258:	4856      	ldr	r0, [pc, #344]	; (80013b4 <main+0x244>)
 800125a:	f002 fa19 	bl	8003690 <HAL_GPIO_WritePin>
		}
		if (value == 85) {
 800125e:	f8b7 305e 	ldrh.w	r3, [r7, #94]	; 0x5e
 8001262:	2b55      	cmp	r3, #85	; 0x55
 8001264:	d10f      	bne.n	8001286 <main+0x116>
			HAL_GPIO_WritePin(GPIOB, LD1_Pin, 0);
 8001266:	2200      	movs	r2, #0
 8001268:	2101      	movs	r1, #1
 800126a:	4852      	ldr	r0, [pc, #328]	; (80013b4 <main+0x244>)
 800126c:	f002 fa10 	bl	8003690 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB, LD2_Pin, 1);
 8001270:	2201      	movs	r2, #1
 8001272:	2180      	movs	r1, #128	; 0x80
 8001274:	484f      	ldr	r0, [pc, #316]	; (80013b4 <main+0x244>)
 8001276:	f002 fa0b 	bl	8003690 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB, LD3_Pin, 0);
 800127a:	2200      	movs	r2, #0
 800127c:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001280:	484c      	ldr	r0, [pc, #304]	; (80013b4 <main+0x244>)
 8001282:	f002 fa05 	bl	8003690 <HAL_GPIO_WritePin>
		}
		if (value == 150) {
 8001286:	f8b7 305e 	ldrh.w	r3, [r7, #94]	; 0x5e
 800128a:	2b96      	cmp	r3, #150	; 0x96
 800128c:	d10f      	bne.n	80012ae <main+0x13e>
			HAL_GPIO_WritePin(GPIOB, LD1_Pin, 0);
 800128e:	2200      	movs	r2, #0
 8001290:	2101      	movs	r1, #1
 8001292:	4848      	ldr	r0, [pc, #288]	; (80013b4 <main+0x244>)
 8001294:	f002 f9fc 	bl	8003690 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB, LD2_Pin, 0);
 8001298:	2200      	movs	r2, #0
 800129a:	2180      	movs	r1, #128	; 0x80
 800129c:	4845      	ldr	r0, [pc, #276]	; (80013b4 <main+0x244>)
 800129e:	f002 f9f7 	bl	8003690 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB, LD3_Pin, 1);
 80012a2:	2201      	movs	r2, #1
 80012a4:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80012a8:	4842      	ldr	r0, [pc, #264]	; (80013b4 <main+0x244>)
 80012aa:	f002 f9f1 	bl	8003690 <HAL_GPIO_WritePin>
		}

		sprintf(uart_buf, "ADC   deg  Duty");
 80012ae:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80012b2:	4941      	ldr	r1, [pc, #260]	; (80013b8 <main+0x248>)
 80012b4:	4618      	mov	r0, r3
 80012b6:	f006 f867 	bl	8007388 <siprintf>
		sprintf(uart_buf2, "%4d  %.0f  %.1f%%",adc_value, (value*1.2)-90, value*0.1);
 80012ba:	f8b7 305e 	ldrh.w	r3, [r7, #94]	; 0x5e
 80012be:	4618      	mov	r0, r3
 80012c0:	f7ff f940 	bl	8000544 <__aeabi_i2d>
 80012c4:	f04f 3233 	mov.w	r2, #858993459	; 0x33333333
 80012c8:	4b3c      	ldr	r3, [pc, #240]	; (80013bc <main+0x24c>)
 80012ca:	f7ff f9a5 	bl	8000618 <__aeabi_dmul>
 80012ce:	4602      	mov	r2, r0
 80012d0:	460b      	mov	r3, r1
 80012d2:	4610      	mov	r0, r2
 80012d4:	4619      	mov	r1, r3
 80012d6:	f04f 0200 	mov.w	r2, #0
 80012da:	4b39      	ldr	r3, [pc, #228]	; (80013c0 <main+0x250>)
 80012dc:	f7fe ffe4 	bl	80002a8 <__aeabi_dsub>
 80012e0:	4602      	mov	r2, r0
 80012e2:	460b      	mov	r3, r1
 80012e4:	4614      	mov	r4, r2
 80012e6:	461d      	mov	r5, r3
 80012e8:	f8b7 305e 	ldrh.w	r3, [r7, #94]	; 0x5e
 80012ec:	4618      	mov	r0, r3
 80012ee:	f7ff f929 	bl	8000544 <__aeabi_i2d>
 80012f2:	a32b      	add	r3, pc, #172	; (adr r3, 80013a0 <main+0x230>)
 80012f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80012f8:	f7ff f98e 	bl	8000618 <__aeabi_dmul>
 80012fc:	4602      	mov	r2, r0
 80012fe:	460b      	mov	r3, r1
 8001300:	1d38      	adds	r0, r7, #4
 8001302:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8001306:	e9cd 4500 	strd	r4, r5, [sp]
 800130a:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800130c:	492d      	ldr	r1, [pc, #180]	; (80013c4 <main+0x254>)
 800130e:	f006 f83b 	bl	8007388 <siprintf>
		printf("ADC: %4d, deg : %.0f, Duty : %.1f%%  \r\n", adc_value, (value*1.2)-90, value*0.1);
 8001312:	f8b7 305e 	ldrh.w	r3, [r7, #94]	; 0x5e
 8001316:	4618      	mov	r0, r3
 8001318:	f7ff f914 	bl	8000544 <__aeabi_i2d>
 800131c:	f04f 3233 	mov.w	r2, #858993459	; 0x33333333
 8001320:	4b26      	ldr	r3, [pc, #152]	; (80013bc <main+0x24c>)
 8001322:	f7ff f979 	bl	8000618 <__aeabi_dmul>
 8001326:	4602      	mov	r2, r0
 8001328:	460b      	mov	r3, r1
 800132a:	4610      	mov	r0, r2
 800132c:	4619      	mov	r1, r3
 800132e:	f04f 0200 	mov.w	r2, #0
 8001332:	4b23      	ldr	r3, [pc, #140]	; (80013c0 <main+0x250>)
 8001334:	f7fe ffb8 	bl	80002a8 <__aeabi_dsub>
 8001338:	4602      	mov	r2, r0
 800133a:	460b      	mov	r3, r1
 800133c:	4614      	mov	r4, r2
 800133e:	461d      	mov	r5, r3
 8001340:	f8b7 305e 	ldrh.w	r3, [r7, #94]	; 0x5e
 8001344:	4618      	mov	r0, r3
 8001346:	f7ff f8fd 	bl	8000544 <__aeabi_i2d>
 800134a:	a315      	add	r3, pc, #84	; (adr r3, 80013a0 <main+0x230>)
 800134c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001350:	f7ff f962 	bl	8000618 <__aeabi_dmul>
 8001354:	4602      	mov	r2, r0
 8001356:	460b      	mov	r3, r1
 8001358:	e9cd 2300 	strd	r2, r3, [sp]
 800135c:	4622      	mov	r2, r4
 800135e:	462b      	mov	r3, r5
 8001360:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8001362:	4819      	ldr	r0, [pc, #100]	; (80013c8 <main+0x258>)
 8001364:	f005 ffca 	bl	80072fc <iprintf>


		LCD_SendCommand(LCD_ADDR, 0b10000000);
 8001368:	2180      	movs	r1, #128	; 0x80
 800136a:	204e      	movs	r0, #78	; 0x4e
 800136c:	f7ff fe8c 	bl	8001088 <LCD_SendCommand>
		LCD_SendString(LCD_ADDR, uart_buf);
 8001370:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8001374:	4619      	mov	r1, r3
 8001376:	204e      	movs	r0, #78	; 0x4e
 8001378:	f7ff fec7 	bl	800110a <LCD_SendString>

		LCD_SendCommand(LCD_ADDR, 0b11000000);
 800137c:	21c0      	movs	r1, #192	; 0xc0
 800137e:	204e      	movs	r0, #78	; 0x4e
 8001380:	f7ff fe82 	bl	8001088 <LCD_SendCommand>
		LCD_SendString(LCD_ADDR, uart_buf2);
 8001384:	1d3b      	adds	r3, r7, #4
 8001386:	4619      	mov	r1, r3
 8001388:	204e      	movs	r0, #78	; 0x4e
 800138a:	f7ff febe 	bl	800110a <LCD_SendString>
  {
 800138e:	e713      	b.n	80011b8 <main+0x48>
 8001390:	00000000 	.word	0x00000000
 8001394:	40affe00 	.word	0x40affe00
 8001398:	00000000 	.word	0x00000000
 800139c:	4062c000 	.word	0x4062c000
 80013a0:	9999999a 	.word	0x9999999a
 80013a4:	3fb99999 	.word	0x3fb99999
 80013a8:	20000368 	.word	0x20000368
 80013ac:	200004b4 	.word	0x200004b4
 80013b0:	40000400 	.word	0x40000400
 80013b4:	40020400 	.word	0x40020400
 80013b8:	080096a8 	.word	0x080096a8
 80013bc:	3ff33333 	.word	0x3ff33333
 80013c0:	40568000 	.word	0x40568000
 80013c4:	080096b8 	.word	0x080096b8
 80013c8:	080096cc 	.word	0x080096cc

080013cc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80013cc:	b580      	push	{r7, lr}
 80013ce:	b094      	sub	sp, #80	; 0x50
 80013d0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80013d2:	f107 0320 	add.w	r3, r7, #32
 80013d6:	2230      	movs	r2, #48	; 0x30
 80013d8:	2100      	movs	r1, #0
 80013da:	4618      	mov	r0, r3
 80013dc:	f006 f837 	bl	800744e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80013e0:	f107 030c 	add.w	r3, r7, #12
 80013e4:	2200      	movs	r2, #0
 80013e6:	601a      	str	r2, [r3, #0]
 80013e8:	605a      	str	r2, [r3, #4]
 80013ea:	609a      	str	r2, [r3, #8]
 80013ec:	60da      	str	r2, [r3, #12]
 80013ee:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80013f0:	2300      	movs	r3, #0
 80013f2:	60bb      	str	r3, [r7, #8]
 80013f4:	4b28      	ldr	r3, [pc, #160]	; (8001498 <SystemClock_Config+0xcc>)
 80013f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013f8:	4a27      	ldr	r2, [pc, #156]	; (8001498 <SystemClock_Config+0xcc>)
 80013fa:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80013fe:	6413      	str	r3, [r2, #64]	; 0x40
 8001400:	4b25      	ldr	r3, [pc, #148]	; (8001498 <SystemClock_Config+0xcc>)
 8001402:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001404:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001408:	60bb      	str	r3, [r7, #8]
 800140a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800140c:	2300      	movs	r3, #0
 800140e:	607b      	str	r3, [r7, #4]
 8001410:	4b22      	ldr	r3, [pc, #136]	; (800149c <SystemClock_Config+0xd0>)
 8001412:	681b      	ldr	r3, [r3, #0]
 8001414:	4a21      	ldr	r2, [pc, #132]	; (800149c <SystemClock_Config+0xd0>)
 8001416:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800141a:	6013      	str	r3, [r2, #0]
 800141c:	4b1f      	ldr	r3, [pc, #124]	; (800149c <SystemClock_Config+0xd0>)
 800141e:	681b      	ldr	r3, [r3, #0]
 8001420:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001424:	607b      	str	r3, [r7, #4]
 8001426:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001428:	2301      	movs	r3, #1
 800142a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 800142c:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 8001430:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001432:	2302      	movs	r3, #2
 8001434:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001436:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800143a:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 800143c:	2304      	movs	r3, #4
 800143e:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8001440:	23a8      	movs	r3, #168	; 0xa8
 8001442:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001444:	2302      	movs	r3, #2
 8001446:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8001448:	2307      	movs	r3, #7
 800144a:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800144c:	f107 0320 	add.w	r3, r7, #32
 8001450:	4618      	mov	r0, r3
 8001452:	f003 f849 	bl	80044e8 <HAL_RCC_OscConfig>
 8001456:	4603      	mov	r3, r0
 8001458:	2b00      	cmp	r3, #0
 800145a:	d001      	beq.n	8001460 <SystemClock_Config+0x94>
  {
    Error_Handler();
 800145c:	f000 fa7e 	bl	800195c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001460:	230f      	movs	r3, #15
 8001462:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001464:	2302      	movs	r3, #2
 8001466:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001468:	2300      	movs	r3, #0
 800146a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800146c:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001470:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001472:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001476:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001478:	f107 030c 	add.w	r3, r7, #12
 800147c:	2105      	movs	r1, #5
 800147e:	4618      	mov	r0, r3
 8001480:	f003 faaa 	bl	80049d8 <HAL_RCC_ClockConfig>
 8001484:	4603      	mov	r3, r0
 8001486:	2b00      	cmp	r3, #0
 8001488:	d001      	beq.n	800148e <SystemClock_Config+0xc2>
  {
    Error_Handler();
 800148a:	f000 fa67 	bl	800195c <Error_Handler>
  }
}
 800148e:	bf00      	nop
 8001490:	3750      	adds	r7, #80	; 0x50
 8001492:	46bd      	mov	sp, r7
 8001494:	bd80      	pop	{r7, pc}
 8001496:	bf00      	nop
 8001498:	40023800 	.word	0x40023800
 800149c:	40007000 	.word	0x40007000

080014a0 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80014a0:	b580      	push	{r7, lr}
 80014a2:	b084      	sub	sp, #16
 80014a4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80014a6:	463b      	mov	r3, r7
 80014a8:	2200      	movs	r2, #0
 80014aa:	601a      	str	r2, [r3, #0]
 80014ac:	605a      	str	r2, [r3, #4]
 80014ae:	609a      	str	r2, [r3, #8]
 80014b0:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 80014b2:	4b21      	ldr	r3, [pc, #132]	; (8001538 <MX_ADC1_Init+0x98>)
 80014b4:	4a21      	ldr	r2, [pc, #132]	; (800153c <MX_ADC1_Init+0x9c>)
 80014b6:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80014b8:	4b1f      	ldr	r3, [pc, #124]	; (8001538 <MX_ADC1_Init+0x98>)
 80014ba:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80014be:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80014c0:	4b1d      	ldr	r3, [pc, #116]	; (8001538 <MX_ADC1_Init+0x98>)
 80014c2:	2200      	movs	r2, #0
 80014c4:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 80014c6:	4b1c      	ldr	r3, [pc, #112]	; (8001538 <MX_ADC1_Init+0x98>)
 80014c8:	2200      	movs	r2, #0
 80014ca:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80014cc:	4b1a      	ldr	r3, [pc, #104]	; (8001538 <MX_ADC1_Init+0x98>)
 80014ce:	2200      	movs	r2, #0
 80014d0:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80014d2:	4b19      	ldr	r3, [pc, #100]	; (8001538 <MX_ADC1_Init+0x98>)
 80014d4:	2200      	movs	r2, #0
 80014d6:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80014da:	4b17      	ldr	r3, [pc, #92]	; (8001538 <MX_ADC1_Init+0x98>)
 80014dc:	2200      	movs	r2, #0
 80014de:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80014e0:	4b15      	ldr	r3, [pc, #84]	; (8001538 <MX_ADC1_Init+0x98>)
 80014e2:	4a17      	ldr	r2, [pc, #92]	; (8001540 <MX_ADC1_Init+0xa0>)
 80014e4:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80014e6:	4b14      	ldr	r3, [pc, #80]	; (8001538 <MX_ADC1_Init+0x98>)
 80014e8:	2200      	movs	r2, #0
 80014ea:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 80014ec:	4b12      	ldr	r3, [pc, #72]	; (8001538 <MX_ADC1_Init+0x98>)
 80014ee:	2201      	movs	r2, #1
 80014f0:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80014f2:	4b11      	ldr	r3, [pc, #68]	; (8001538 <MX_ADC1_Init+0x98>)
 80014f4:	2200      	movs	r2, #0
 80014f6:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80014fa:	4b0f      	ldr	r3, [pc, #60]	; (8001538 <MX_ADC1_Init+0x98>)
 80014fc:	2201      	movs	r2, #1
 80014fe:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001500:	480d      	ldr	r0, [pc, #52]	; (8001538 <MX_ADC1_Init+0x98>)
 8001502:	f000 fe4f 	bl	80021a4 <HAL_ADC_Init>
 8001506:	4603      	mov	r3, r0
 8001508:	2b00      	cmp	r3, #0
 800150a:	d001      	beq.n	8001510 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 800150c:	f000 fa26 	bl	800195c <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_3;
 8001510:	2303      	movs	r3, #3
 8001512:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8001514:	2301      	movs	r3, #1
 8001516:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8001518:	2300      	movs	r3, #0
 800151a:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800151c:	463b      	mov	r3, r7
 800151e:	4619      	mov	r1, r3
 8001520:	4805      	ldr	r0, [pc, #20]	; (8001538 <MX_ADC1_Init+0x98>)
 8001522:	f001 f8cd 	bl	80026c0 <HAL_ADC_ConfigChannel>
 8001526:	4603      	mov	r3, r0
 8001528:	2b00      	cmp	r3, #0
 800152a:	d001      	beq.n	8001530 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 800152c:	f000 fa16 	bl	800195c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001530:	bf00      	nop
 8001532:	3710      	adds	r7, #16
 8001534:	46bd      	mov	sp, r7
 8001536:	bd80      	pop	{r7, pc}
 8001538:	20000368 	.word	0x20000368
 800153c:	40012000 	.word	0x40012000
 8001540:	0f000001 	.word	0x0f000001

08001544 <MX_ETH_Init>:
  * @brief ETH Initialization Function
  * @param None
  * @retval None
  */
static void MX_ETH_Init(void)
{
 8001544:	b580      	push	{r7, lr}
 8001546:	af00      	add	r7, sp, #0
   static uint8_t MACAddr[6];

  /* USER CODE BEGIN ETH_Init 1 */

  /* USER CODE END ETH_Init 1 */
  heth.Instance = ETH;
 8001548:	4b1f      	ldr	r3, [pc, #124]	; (80015c8 <MX_ETH_Init+0x84>)
 800154a:	4a20      	ldr	r2, [pc, #128]	; (80015cc <MX_ETH_Init+0x88>)
 800154c:	601a      	str	r2, [r3, #0]
  MACAddr[0] = 0x00;
 800154e:	4b20      	ldr	r3, [pc, #128]	; (80015d0 <MX_ETH_Init+0x8c>)
 8001550:	2200      	movs	r2, #0
 8001552:	701a      	strb	r2, [r3, #0]
  MACAddr[1] = 0x80;
 8001554:	4b1e      	ldr	r3, [pc, #120]	; (80015d0 <MX_ETH_Init+0x8c>)
 8001556:	2280      	movs	r2, #128	; 0x80
 8001558:	705a      	strb	r2, [r3, #1]
  MACAddr[2] = 0xE1;
 800155a:	4b1d      	ldr	r3, [pc, #116]	; (80015d0 <MX_ETH_Init+0x8c>)
 800155c:	22e1      	movs	r2, #225	; 0xe1
 800155e:	709a      	strb	r2, [r3, #2]
  MACAddr[3] = 0x00;
 8001560:	4b1b      	ldr	r3, [pc, #108]	; (80015d0 <MX_ETH_Init+0x8c>)
 8001562:	2200      	movs	r2, #0
 8001564:	70da      	strb	r2, [r3, #3]
  MACAddr[4] = 0x00;
 8001566:	4b1a      	ldr	r3, [pc, #104]	; (80015d0 <MX_ETH_Init+0x8c>)
 8001568:	2200      	movs	r2, #0
 800156a:	711a      	strb	r2, [r3, #4]
  MACAddr[5] = 0x00;
 800156c:	4b18      	ldr	r3, [pc, #96]	; (80015d0 <MX_ETH_Init+0x8c>)
 800156e:	2200      	movs	r2, #0
 8001570:	715a      	strb	r2, [r3, #5]
  heth.Init.MACAddr = &MACAddr[0];
 8001572:	4b15      	ldr	r3, [pc, #84]	; (80015c8 <MX_ETH_Init+0x84>)
 8001574:	4a16      	ldr	r2, [pc, #88]	; (80015d0 <MX_ETH_Init+0x8c>)
 8001576:	605a      	str	r2, [r3, #4]
  heth.Init.MediaInterface = HAL_ETH_RMII_MODE;
 8001578:	4b13      	ldr	r3, [pc, #76]	; (80015c8 <MX_ETH_Init+0x84>)
 800157a:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 800157e:	609a      	str	r2, [r3, #8]
  heth.Init.TxDesc = DMATxDscrTab;
 8001580:	4b11      	ldr	r3, [pc, #68]	; (80015c8 <MX_ETH_Init+0x84>)
 8001582:	4a14      	ldr	r2, [pc, #80]	; (80015d4 <MX_ETH_Init+0x90>)
 8001584:	60da      	str	r2, [r3, #12]
  heth.Init.RxDesc = DMARxDscrTab;
 8001586:	4b10      	ldr	r3, [pc, #64]	; (80015c8 <MX_ETH_Init+0x84>)
 8001588:	4a13      	ldr	r2, [pc, #76]	; (80015d8 <MX_ETH_Init+0x94>)
 800158a:	611a      	str	r2, [r3, #16]
  heth.Init.RxBuffLen = 1524;
 800158c:	4b0e      	ldr	r3, [pc, #56]	; (80015c8 <MX_ETH_Init+0x84>)
 800158e:	f240 52f4 	movw	r2, #1524	; 0x5f4
 8001592:	615a      	str	r2, [r3, #20]

  /* USER CODE BEGIN MACADDRESS */

  /* USER CODE END MACADDRESS */

  if (HAL_ETH_Init(&heth) != HAL_OK)
 8001594:	480c      	ldr	r0, [pc, #48]	; (80015c8 <MX_ETH_Init+0x84>)
 8001596:	f001 fba7 	bl	8002ce8 <HAL_ETH_Init>
 800159a:	4603      	mov	r3, r0
 800159c:	2b00      	cmp	r3, #0
 800159e:	d001      	beq.n	80015a4 <MX_ETH_Init+0x60>
  {
    Error_Handler();
 80015a0:	f000 f9dc 	bl	800195c <Error_Handler>
  }

  memset(&TxConfig, 0 , sizeof(ETH_TxPacketConfig));
 80015a4:	2238      	movs	r2, #56	; 0x38
 80015a6:	2100      	movs	r1, #0
 80015a8:	480c      	ldr	r0, [pc, #48]	; (80015dc <MX_ETH_Init+0x98>)
 80015aa:	f005 ff50 	bl	800744e <memset>
  TxConfig.Attributes = ETH_TX_PACKETS_FEATURES_CSUM | ETH_TX_PACKETS_FEATURES_CRCPAD;
 80015ae:	4b0b      	ldr	r3, [pc, #44]	; (80015dc <MX_ETH_Init+0x98>)
 80015b0:	2221      	movs	r2, #33	; 0x21
 80015b2:	601a      	str	r2, [r3, #0]
  TxConfig.ChecksumCtrl = ETH_CHECKSUM_IPHDR_PAYLOAD_INSERT_PHDR_CALC;
 80015b4:	4b09      	ldr	r3, [pc, #36]	; (80015dc <MX_ETH_Init+0x98>)
 80015b6:	f44f 0240 	mov.w	r2, #12582912	; 0xc00000
 80015ba:	615a      	str	r2, [r3, #20]
  TxConfig.CRCPadCtrl = ETH_CRC_PAD_INSERT;
 80015bc:	4b07      	ldr	r3, [pc, #28]	; (80015dc <MX_ETH_Init+0x98>)
 80015be:	2200      	movs	r2, #0
 80015c0:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN ETH_Init 2 */

  /* USER CODE END ETH_Init 2 */

}
 80015c2:	bf00      	nop
 80015c4:	bd80      	pop	{r7, pc}
 80015c6:	bf00      	nop
 80015c8:	200003b0 	.word	0x200003b0
 80015cc:	40028000 	.word	0x40028000
 80015d0:	20000a4c 	.word	0x20000a4c
 80015d4:	200002c8 	.word	0x200002c8
 80015d8:	20000228 	.word	0x20000228
 80015dc:	200001f0 	.word	0x200001f0

080015e0 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80015e0:	b580      	push	{r7, lr}
 80015e2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80015e4:	4b1b      	ldr	r3, [pc, #108]	; (8001654 <MX_I2C1_Init+0x74>)
 80015e6:	4a1c      	ldr	r2, [pc, #112]	; (8001658 <MX_I2C1_Init+0x78>)
 80015e8:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80015ea:	4b1a      	ldr	r3, [pc, #104]	; (8001654 <MX_I2C1_Init+0x74>)
 80015ec:	4a1b      	ldr	r2, [pc, #108]	; (800165c <MX_I2C1_Init+0x7c>)
 80015ee:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80015f0:	4b18      	ldr	r3, [pc, #96]	; (8001654 <MX_I2C1_Init+0x74>)
 80015f2:	2200      	movs	r2, #0
 80015f4:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80015f6:	4b17      	ldr	r3, [pc, #92]	; (8001654 <MX_I2C1_Init+0x74>)
 80015f8:	2200      	movs	r2, #0
 80015fa:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80015fc:	4b15      	ldr	r3, [pc, #84]	; (8001654 <MX_I2C1_Init+0x74>)
 80015fe:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001602:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001604:	4b13      	ldr	r3, [pc, #76]	; (8001654 <MX_I2C1_Init+0x74>)
 8001606:	2200      	movs	r2, #0
 8001608:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800160a:	4b12      	ldr	r3, [pc, #72]	; (8001654 <MX_I2C1_Init+0x74>)
 800160c:	2200      	movs	r2, #0
 800160e:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001610:	4b10      	ldr	r3, [pc, #64]	; (8001654 <MX_I2C1_Init+0x74>)
 8001612:	2200      	movs	r2, #0
 8001614:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001616:	4b0f      	ldr	r3, [pc, #60]	; (8001654 <MX_I2C1_Init+0x74>)
 8001618:	2200      	movs	r2, #0
 800161a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800161c:	480d      	ldr	r0, [pc, #52]	; (8001654 <MX_I2C1_Init+0x74>)
 800161e:	f002 f851 	bl	80036c4 <HAL_I2C_Init>
 8001622:	4603      	mov	r3, r0
 8001624:	2b00      	cmp	r3, #0
 8001626:	d001      	beq.n	800162c <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001628:	f000 f998 	bl	800195c <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800162c:	2100      	movs	r1, #0
 800162e:	4809      	ldr	r0, [pc, #36]	; (8001654 <MX_I2C1_Init+0x74>)
 8001630:	f002 fdc1 	bl	80041b6 <HAL_I2CEx_ConfigAnalogFilter>
 8001634:	4603      	mov	r3, r0
 8001636:	2b00      	cmp	r3, #0
 8001638:	d001      	beq.n	800163e <MX_I2C1_Init+0x5e>
  {
    Error_Handler();
 800163a:	f000 f98f 	bl	800195c <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 800163e:	2100      	movs	r1, #0
 8001640:	4804      	ldr	r0, [pc, #16]	; (8001654 <MX_I2C1_Init+0x74>)
 8001642:	f002 fdf4 	bl	800422e <HAL_I2CEx_ConfigDigitalFilter>
 8001646:	4603      	mov	r3, r0
 8001648:	2b00      	cmp	r3, #0
 800164a:	d001      	beq.n	8001650 <MX_I2C1_Init+0x70>
  {
    Error_Handler();
 800164c:	f000 f986 	bl	800195c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001650:	bf00      	nop
 8001652:	bd80      	pop	{r7, pc}
 8001654:	20000460 	.word	0x20000460
 8001658:	40005400 	.word	0x40005400
 800165c:	000186a0 	.word	0x000186a0

08001660 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001660:	b580      	push	{r7, lr}
 8001662:	b08e      	sub	sp, #56	; 0x38
 8001664:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001666:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800166a:	2200      	movs	r2, #0
 800166c:	601a      	str	r2, [r3, #0]
 800166e:	605a      	str	r2, [r3, #4]
 8001670:	609a      	str	r2, [r3, #8]
 8001672:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001674:	f107 0320 	add.w	r3, r7, #32
 8001678:	2200      	movs	r2, #0
 800167a:	601a      	str	r2, [r3, #0]
 800167c:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800167e:	1d3b      	adds	r3, r7, #4
 8001680:	2200      	movs	r2, #0
 8001682:	601a      	str	r2, [r3, #0]
 8001684:	605a      	str	r2, [r3, #4]
 8001686:	609a      	str	r2, [r3, #8]
 8001688:	60da      	str	r2, [r3, #12]
 800168a:	611a      	str	r2, [r3, #16]
 800168c:	615a      	str	r2, [r3, #20]
 800168e:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001690:	4b2d      	ldr	r3, [pc, #180]	; (8001748 <MX_TIM3_Init+0xe8>)
 8001692:	4a2e      	ldr	r2, [pc, #184]	; (800174c <MX_TIM3_Init+0xec>)
 8001694:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 1680-1;
 8001696:	4b2c      	ldr	r3, [pc, #176]	; (8001748 <MX_TIM3_Init+0xe8>)
 8001698:	f240 628f 	movw	r2, #1679	; 0x68f
 800169c:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800169e:	4b2a      	ldr	r3, [pc, #168]	; (8001748 <MX_TIM3_Init+0xe8>)
 80016a0:	2200      	movs	r2, #0
 80016a2:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 1000-1;
 80016a4:	4b28      	ldr	r3, [pc, #160]	; (8001748 <MX_TIM3_Init+0xe8>)
 80016a6:	f240 32e7 	movw	r2, #999	; 0x3e7
 80016aa:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80016ac:	4b26      	ldr	r3, [pc, #152]	; (8001748 <MX_TIM3_Init+0xe8>)
 80016ae:	2200      	movs	r2, #0
 80016b0:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80016b2:	4b25      	ldr	r3, [pc, #148]	; (8001748 <MX_TIM3_Init+0xe8>)
 80016b4:	2200      	movs	r2, #0
 80016b6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80016b8:	4823      	ldr	r0, [pc, #140]	; (8001748 <MX_TIM3_Init+0xe8>)
 80016ba:	f003 fbad 	bl	8004e18 <HAL_TIM_Base_Init>
 80016be:	4603      	mov	r3, r0
 80016c0:	2b00      	cmp	r3, #0
 80016c2:	d001      	beq.n	80016c8 <MX_TIM3_Init+0x68>
  {
    Error_Handler();
 80016c4:	f000 f94a 	bl	800195c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80016c8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80016cc:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80016ce:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80016d2:	4619      	mov	r1, r3
 80016d4:	481c      	ldr	r0, [pc, #112]	; (8001748 <MX_TIM3_Init+0xe8>)
 80016d6:	f003 fdd1 	bl	800527c <HAL_TIM_ConfigClockSource>
 80016da:	4603      	mov	r3, r0
 80016dc:	2b00      	cmp	r3, #0
 80016de:	d001      	beq.n	80016e4 <MX_TIM3_Init+0x84>
  {
    Error_Handler();
 80016e0:	f000 f93c 	bl	800195c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 80016e4:	4818      	ldr	r0, [pc, #96]	; (8001748 <MX_TIM3_Init+0xe8>)
 80016e6:	f003 fbe6 	bl	8004eb6 <HAL_TIM_PWM_Init>
 80016ea:	4603      	mov	r3, r0
 80016ec:	2b00      	cmp	r3, #0
 80016ee:	d001      	beq.n	80016f4 <MX_TIM3_Init+0x94>
  {
    Error_Handler();
 80016f0:	f000 f934 	bl	800195c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80016f4:	2300      	movs	r3, #0
 80016f6:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80016f8:	2300      	movs	r3, #0
 80016fa:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80016fc:	f107 0320 	add.w	r3, r7, #32
 8001700:	4619      	mov	r1, r3
 8001702:	4811      	ldr	r0, [pc, #68]	; (8001748 <MX_TIM3_Init+0xe8>)
 8001704:	f004 f992 	bl	8005a2c <HAL_TIMEx_MasterConfigSynchronization>
 8001708:	4603      	mov	r3, r0
 800170a:	2b00      	cmp	r3, #0
 800170c:	d001      	beq.n	8001712 <MX_TIM3_Init+0xb2>
  {
    Error_Handler();
 800170e:	f000 f925 	bl	800195c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001712:	2360      	movs	r3, #96	; 0x60
 8001714:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 50-1;
 8001716:	2331      	movs	r3, #49	; 0x31
 8001718:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800171a:	2300      	movs	r3, #0
 800171c:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800171e:	2300      	movs	r3, #0
 8001720:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001722:	1d3b      	adds	r3, r7, #4
 8001724:	2208      	movs	r2, #8
 8001726:	4619      	mov	r1, r3
 8001728:	4807      	ldr	r0, [pc, #28]	; (8001748 <MX_TIM3_Init+0xe8>)
 800172a:	f003 fce5 	bl	80050f8 <HAL_TIM_PWM_ConfigChannel>
 800172e:	4603      	mov	r3, r0
 8001730:	2b00      	cmp	r3, #0
 8001732:	d001      	beq.n	8001738 <MX_TIM3_Init+0xd8>
  {
    Error_Handler();
 8001734:	f000 f912 	bl	800195c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8001738:	4803      	ldr	r0, [pc, #12]	; (8001748 <MX_TIM3_Init+0xe8>)
 800173a:	f000 fab1 	bl	8001ca0 <HAL_TIM_MspPostInit>

}
 800173e:	bf00      	nop
 8001740:	3738      	adds	r7, #56	; 0x38
 8001742:	46bd      	mov	sp, r7
 8001744:	bd80      	pop	{r7, pc}
 8001746:	bf00      	nop
 8001748:	200004b4 	.word	0x200004b4
 800174c:	40000400 	.word	0x40000400

08001750 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8001750:	b580      	push	{r7, lr}
 8001752:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001754:	4b11      	ldr	r3, [pc, #68]	; (800179c <MX_USART3_UART_Init+0x4c>)
 8001756:	4a12      	ldr	r2, [pc, #72]	; (80017a0 <MX_USART3_UART_Init+0x50>)
 8001758:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 800175a:	4b10      	ldr	r3, [pc, #64]	; (800179c <MX_USART3_UART_Init+0x4c>)
 800175c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001760:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001762:	4b0e      	ldr	r3, [pc, #56]	; (800179c <MX_USART3_UART_Init+0x4c>)
 8001764:	2200      	movs	r2, #0
 8001766:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001768:	4b0c      	ldr	r3, [pc, #48]	; (800179c <MX_USART3_UART_Init+0x4c>)
 800176a:	2200      	movs	r2, #0
 800176c:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 800176e:	4b0b      	ldr	r3, [pc, #44]	; (800179c <MX_USART3_UART_Init+0x4c>)
 8001770:	2200      	movs	r2, #0
 8001772:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001774:	4b09      	ldr	r3, [pc, #36]	; (800179c <MX_USART3_UART_Init+0x4c>)
 8001776:	220c      	movs	r2, #12
 8001778:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800177a:	4b08      	ldr	r3, [pc, #32]	; (800179c <MX_USART3_UART_Init+0x4c>)
 800177c:	2200      	movs	r2, #0
 800177e:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001780:	4b06      	ldr	r3, [pc, #24]	; (800179c <MX_USART3_UART_Init+0x4c>)
 8001782:	2200      	movs	r2, #0
 8001784:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001786:	4805      	ldr	r0, [pc, #20]	; (800179c <MX_USART3_UART_Init+0x4c>)
 8001788:	f004 f9cc 	bl	8005b24 <HAL_UART_Init>
 800178c:	4603      	mov	r3, r0
 800178e:	2b00      	cmp	r3, #0
 8001790:	d001      	beq.n	8001796 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8001792:	f000 f8e3 	bl	800195c <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8001796:	bf00      	nop
 8001798:	bd80      	pop	{r7, pc}
 800179a:	bf00      	nop
 800179c:	200004fc 	.word	0x200004fc
 80017a0:	40004800 	.word	0x40004800

080017a4 <MX_USB_OTG_FS_PCD_Init>:
  * @brief USB_OTG_FS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_FS_PCD_Init(void)
{
 80017a4:	b580      	push	{r7, lr}
 80017a6:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 80017a8:	4b14      	ldr	r3, [pc, #80]	; (80017fc <MX_USB_OTG_FS_PCD_Init+0x58>)
 80017aa:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 80017ae:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 80017b0:	4b12      	ldr	r3, [pc, #72]	; (80017fc <MX_USB_OTG_FS_PCD_Init+0x58>)
 80017b2:	2204      	movs	r2, #4
 80017b4:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 80017b6:	4b11      	ldr	r3, [pc, #68]	; (80017fc <MX_USB_OTG_FS_PCD_Init+0x58>)
 80017b8:	2202      	movs	r2, #2
 80017ba:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 80017bc:	4b0f      	ldr	r3, [pc, #60]	; (80017fc <MX_USB_OTG_FS_PCD_Init+0x58>)
 80017be:	2200      	movs	r2, #0
 80017c0:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 80017c2:	4b0e      	ldr	r3, [pc, #56]	; (80017fc <MX_USB_OTG_FS_PCD_Init+0x58>)
 80017c4:	2202      	movs	r2, #2
 80017c6:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 80017c8:	4b0c      	ldr	r3, [pc, #48]	; (80017fc <MX_USB_OTG_FS_PCD_Init+0x58>)
 80017ca:	2201      	movs	r2, #1
 80017cc:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 80017ce:	4b0b      	ldr	r3, [pc, #44]	; (80017fc <MX_USB_OTG_FS_PCD_Init+0x58>)
 80017d0:	2200      	movs	r2, #0
 80017d2:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 80017d4:	4b09      	ldr	r3, [pc, #36]	; (80017fc <MX_USB_OTG_FS_PCD_Init+0x58>)
 80017d6:	2200      	movs	r2, #0
 80017d8:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 80017da:	4b08      	ldr	r3, [pc, #32]	; (80017fc <MX_USB_OTG_FS_PCD_Init+0x58>)
 80017dc:	2201      	movs	r2, #1
 80017de:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 80017e0:	4b06      	ldr	r3, [pc, #24]	; (80017fc <MX_USB_OTG_FS_PCD_Init+0x58>)
 80017e2:	2200      	movs	r2, #0
 80017e4:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 80017e6:	4805      	ldr	r0, [pc, #20]	; (80017fc <MX_USB_OTG_FS_PCD_Init+0x58>)
 80017e8:	f002 fd60 	bl	80042ac <HAL_PCD_Init>
 80017ec:	4603      	mov	r3, r0
 80017ee:	2b00      	cmp	r3, #0
 80017f0:	d001      	beq.n	80017f6 <MX_USB_OTG_FS_PCD_Init+0x52>
  {
    Error_Handler();
 80017f2:	f000 f8b3 	bl	800195c <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 80017f6:	bf00      	nop
 80017f8:	bd80      	pop	{r7, pc}
 80017fa:	bf00      	nop
 80017fc:	20000540 	.word	0x20000540

08001800 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001800:	b580      	push	{r7, lr}
 8001802:	b08c      	sub	sp, #48	; 0x30
 8001804:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001806:	f107 031c 	add.w	r3, r7, #28
 800180a:	2200      	movs	r2, #0
 800180c:	601a      	str	r2, [r3, #0]
 800180e:	605a      	str	r2, [r3, #4]
 8001810:	609a      	str	r2, [r3, #8]
 8001812:	60da      	str	r2, [r3, #12]
 8001814:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001816:	2300      	movs	r3, #0
 8001818:	61bb      	str	r3, [r7, #24]
 800181a:	4b4c      	ldr	r3, [pc, #304]	; (800194c <MX_GPIO_Init+0x14c>)
 800181c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800181e:	4a4b      	ldr	r2, [pc, #300]	; (800194c <MX_GPIO_Init+0x14c>)
 8001820:	f043 0304 	orr.w	r3, r3, #4
 8001824:	6313      	str	r3, [r2, #48]	; 0x30
 8001826:	4b49      	ldr	r3, [pc, #292]	; (800194c <MX_GPIO_Init+0x14c>)
 8001828:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800182a:	f003 0304 	and.w	r3, r3, #4
 800182e:	61bb      	str	r3, [r7, #24]
 8001830:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001832:	2300      	movs	r3, #0
 8001834:	617b      	str	r3, [r7, #20]
 8001836:	4b45      	ldr	r3, [pc, #276]	; (800194c <MX_GPIO_Init+0x14c>)
 8001838:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800183a:	4a44      	ldr	r2, [pc, #272]	; (800194c <MX_GPIO_Init+0x14c>)
 800183c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001840:	6313      	str	r3, [r2, #48]	; 0x30
 8001842:	4b42      	ldr	r3, [pc, #264]	; (800194c <MX_GPIO_Init+0x14c>)
 8001844:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001846:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800184a:	617b      	str	r3, [r7, #20]
 800184c:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800184e:	2300      	movs	r3, #0
 8001850:	613b      	str	r3, [r7, #16]
 8001852:	4b3e      	ldr	r3, [pc, #248]	; (800194c <MX_GPIO_Init+0x14c>)
 8001854:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001856:	4a3d      	ldr	r2, [pc, #244]	; (800194c <MX_GPIO_Init+0x14c>)
 8001858:	f043 0301 	orr.w	r3, r3, #1
 800185c:	6313      	str	r3, [r2, #48]	; 0x30
 800185e:	4b3b      	ldr	r3, [pc, #236]	; (800194c <MX_GPIO_Init+0x14c>)
 8001860:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001862:	f003 0301 	and.w	r3, r3, #1
 8001866:	613b      	str	r3, [r7, #16]
 8001868:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800186a:	2300      	movs	r3, #0
 800186c:	60fb      	str	r3, [r7, #12]
 800186e:	4b37      	ldr	r3, [pc, #220]	; (800194c <MX_GPIO_Init+0x14c>)
 8001870:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001872:	4a36      	ldr	r2, [pc, #216]	; (800194c <MX_GPIO_Init+0x14c>)
 8001874:	f043 0302 	orr.w	r3, r3, #2
 8001878:	6313      	str	r3, [r2, #48]	; 0x30
 800187a:	4b34      	ldr	r3, [pc, #208]	; (800194c <MX_GPIO_Init+0x14c>)
 800187c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800187e:	f003 0302 	and.w	r3, r3, #2
 8001882:	60fb      	str	r3, [r7, #12]
 8001884:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001886:	2300      	movs	r3, #0
 8001888:	60bb      	str	r3, [r7, #8]
 800188a:	4b30      	ldr	r3, [pc, #192]	; (800194c <MX_GPIO_Init+0x14c>)
 800188c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800188e:	4a2f      	ldr	r2, [pc, #188]	; (800194c <MX_GPIO_Init+0x14c>)
 8001890:	f043 0308 	orr.w	r3, r3, #8
 8001894:	6313      	str	r3, [r2, #48]	; 0x30
 8001896:	4b2d      	ldr	r3, [pc, #180]	; (800194c <MX_GPIO_Init+0x14c>)
 8001898:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800189a:	f003 0308 	and.w	r3, r3, #8
 800189e:	60bb      	str	r3, [r7, #8]
 80018a0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80018a2:	2300      	movs	r3, #0
 80018a4:	607b      	str	r3, [r7, #4]
 80018a6:	4b29      	ldr	r3, [pc, #164]	; (800194c <MX_GPIO_Init+0x14c>)
 80018a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018aa:	4a28      	ldr	r2, [pc, #160]	; (800194c <MX_GPIO_Init+0x14c>)
 80018ac:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80018b0:	6313      	str	r3, [r2, #48]	; 0x30
 80018b2:	4b26      	ldr	r3, [pc, #152]	; (800194c <MX_GPIO_Init+0x14c>)
 80018b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018b6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80018ba:	607b      	str	r3, [r7, #4]
 80018bc:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 80018be:	2200      	movs	r2, #0
 80018c0:	f244 0181 	movw	r1, #16513	; 0x4081
 80018c4:	4822      	ldr	r0, [pc, #136]	; (8001950 <MX_GPIO_Init+0x150>)
 80018c6:	f001 fee3 	bl	8003690 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 80018ca:	2200      	movs	r2, #0
 80018cc:	2140      	movs	r1, #64	; 0x40
 80018ce:	4821      	ldr	r0, [pc, #132]	; (8001954 <MX_GPIO_Init+0x154>)
 80018d0:	f001 fede 	bl	8003690 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : USER_Btn_Pin */
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 80018d4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80018d8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80018da:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 80018de:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018e0:	2300      	movs	r3, #0
 80018e2:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 80018e4:	f107 031c 	add.w	r3, r7, #28
 80018e8:	4619      	mov	r1, r3
 80018ea:	481b      	ldr	r0, [pc, #108]	; (8001958 <MX_GPIO_Init+0x158>)
 80018ec:	f001 fd24 	bl	8003338 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD1_Pin LD3_Pin LD2_Pin */
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin|LD2_Pin;
 80018f0:	f244 0381 	movw	r3, #16513	; 0x4081
 80018f4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80018f6:	2301      	movs	r3, #1
 80018f8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018fa:	2300      	movs	r3, #0
 80018fc:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018fe:	2300      	movs	r3, #0
 8001900:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001902:	f107 031c 	add.w	r3, r7, #28
 8001906:	4619      	mov	r1, r3
 8001908:	4811      	ldr	r0, [pc, #68]	; (8001950 <MX_GPIO_Init+0x150>)
 800190a:	f001 fd15 	bl	8003338 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 800190e:	2340      	movs	r3, #64	; 0x40
 8001910:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001912:	2301      	movs	r3, #1
 8001914:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001916:	2300      	movs	r3, #0
 8001918:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800191a:	2300      	movs	r3, #0
 800191c:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 800191e:	f107 031c 	add.w	r3, r7, #28
 8001922:	4619      	mov	r1, r3
 8001924:	480b      	ldr	r0, [pc, #44]	; (8001954 <MX_GPIO_Init+0x154>)
 8001926:	f001 fd07 	bl	8003338 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OverCurrent_Pin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 800192a:	2380      	movs	r3, #128	; 0x80
 800192c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800192e:	2300      	movs	r3, #0
 8001930:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001932:	2300      	movs	r3, #0
 8001934:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8001936:	f107 031c 	add.w	r3, r7, #28
 800193a:	4619      	mov	r1, r3
 800193c:	4805      	ldr	r0, [pc, #20]	; (8001954 <MX_GPIO_Init+0x154>)
 800193e:	f001 fcfb 	bl	8003338 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001942:	bf00      	nop
 8001944:	3730      	adds	r7, #48	; 0x30
 8001946:	46bd      	mov	sp, r7
 8001948:	bd80      	pop	{r7, pc}
 800194a:	bf00      	nop
 800194c:	40023800 	.word	0x40023800
 8001950:	40020400 	.word	0x40020400
 8001954:	40021800 	.word	0x40021800
 8001958:	40020800 	.word	0x40020800

0800195c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800195c:	b480      	push	{r7}
 800195e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001960:	b672      	cpsid	i
}
 8001962:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001964:	e7fe      	b.n	8001964 <Error_Handler+0x8>
	...

08001968 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001968:	b480      	push	{r7}
 800196a:	b083      	sub	sp, #12
 800196c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800196e:	2300      	movs	r3, #0
 8001970:	607b      	str	r3, [r7, #4]
 8001972:	4b10      	ldr	r3, [pc, #64]	; (80019b4 <HAL_MspInit+0x4c>)
 8001974:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001976:	4a0f      	ldr	r2, [pc, #60]	; (80019b4 <HAL_MspInit+0x4c>)
 8001978:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800197c:	6453      	str	r3, [r2, #68]	; 0x44
 800197e:	4b0d      	ldr	r3, [pc, #52]	; (80019b4 <HAL_MspInit+0x4c>)
 8001980:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001982:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001986:	607b      	str	r3, [r7, #4]
 8001988:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800198a:	2300      	movs	r3, #0
 800198c:	603b      	str	r3, [r7, #0]
 800198e:	4b09      	ldr	r3, [pc, #36]	; (80019b4 <HAL_MspInit+0x4c>)
 8001990:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001992:	4a08      	ldr	r2, [pc, #32]	; (80019b4 <HAL_MspInit+0x4c>)
 8001994:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001998:	6413      	str	r3, [r2, #64]	; 0x40
 800199a:	4b06      	ldr	r3, [pc, #24]	; (80019b4 <HAL_MspInit+0x4c>)
 800199c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800199e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80019a2:	603b      	str	r3, [r7, #0]
 80019a4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80019a6:	bf00      	nop
 80019a8:	370c      	adds	r7, #12
 80019aa:	46bd      	mov	sp, r7
 80019ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019b0:	4770      	bx	lr
 80019b2:	bf00      	nop
 80019b4:	40023800 	.word	0x40023800

080019b8 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80019b8:	b580      	push	{r7, lr}
 80019ba:	b08a      	sub	sp, #40	; 0x28
 80019bc:	af00      	add	r7, sp, #0
 80019be:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019c0:	f107 0314 	add.w	r3, r7, #20
 80019c4:	2200      	movs	r2, #0
 80019c6:	601a      	str	r2, [r3, #0]
 80019c8:	605a      	str	r2, [r3, #4]
 80019ca:	609a      	str	r2, [r3, #8]
 80019cc:	60da      	str	r2, [r3, #12]
 80019ce:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	681b      	ldr	r3, [r3, #0]
 80019d4:	4a17      	ldr	r2, [pc, #92]	; (8001a34 <HAL_ADC_MspInit+0x7c>)
 80019d6:	4293      	cmp	r3, r2
 80019d8:	d127      	bne.n	8001a2a <HAL_ADC_MspInit+0x72>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80019da:	2300      	movs	r3, #0
 80019dc:	613b      	str	r3, [r7, #16]
 80019de:	4b16      	ldr	r3, [pc, #88]	; (8001a38 <HAL_ADC_MspInit+0x80>)
 80019e0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80019e2:	4a15      	ldr	r2, [pc, #84]	; (8001a38 <HAL_ADC_MspInit+0x80>)
 80019e4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80019e8:	6453      	str	r3, [r2, #68]	; 0x44
 80019ea:	4b13      	ldr	r3, [pc, #76]	; (8001a38 <HAL_ADC_MspInit+0x80>)
 80019ec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80019ee:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80019f2:	613b      	str	r3, [r7, #16]
 80019f4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80019f6:	2300      	movs	r3, #0
 80019f8:	60fb      	str	r3, [r7, #12]
 80019fa:	4b0f      	ldr	r3, [pc, #60]	; (8001a38 <HAL_ADC_MspInit+0x80>)
 80019fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019fe:	4a0e      	ldr	r2, [pc, #56]	; (8001a38 <HAL_ADC_MspInit+0x80>)
 8001a00:	f043 0301 	orr.w	r3, r3, #1
 8001a04:	6313      	str	r3, [r2, #48]	; 0x30
 8001a06:	4b0c      	ldr	r3, [pc, #48]	; (8001a38 <HAL_ADC_MspInit+0x80>)
 8001a08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a0a:	f003 0301 	and.w	r3, r3, #1
 8001a0e:	60fb      	str	r3, [r7, #12]
 8001a10:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA3     ------> ADC1_IN3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8001a12:	2308      	movs	r3, #8
 8001a14:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001a16:	2303      	movs	r3, #3
 8001a18:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a1a:	2300      	movs	r3, #0
 8001a1c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a1e:	f107 0314 	add.w	r3, r7, #20
 8001a22:	4619      	mov	r1, r3
 8001a24:	4805      	ldr	r0, [pc, #20]	; (8001a3c <HAL_ADC_MspInit+0x84>)
 8001a26:	f001 fc87 	bl	8003338 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8001a2a:	bf00      	nop
 8001a2c:	3728      	adds	r7, #40	; 0x28
 8001a2e:	46bd      	mov	sp, r7
 8001a30:	bd80      	pop	{r7, pc}
 8001a32:	bf00      	nop
 8001a34:	40012000 	.word	0x40012000
 8001a38:	40023800 	.word	0x40023800
 8001a3c:	40020000 	.word	0x40020000

08001a40 <HAL_ETH_MspInit>:
* This function configures the hardware resources used in this example
* @param heth: ETH handle pointer
* @retval None
*/
void HAL_ETH_MspInit(ETH_HandleTypeDef* heth)
{
 8001a40:	b580      	push	{r7, lr}
 8001a42:	b08e      	sub	sp, #56	; 0x38
 8001a44:	af00      	add	r7, sp, #0
 8001a46:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a48:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001a4c:	2200      	movs	r2, #0
 8001a4e:	601a      	str	r2, [r3, #0]
 8001a50:	605a      	str	r2, [r3, #4]
 8001a52:	609a      	str	r2, [r3, #8]
 8001a54:	60da      	str	r2, [r3, #12]
 8001a56:	611a      	str	r2, [r3, #16]
  if(heth->Instance==ETH)
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	681b      	ldr	r3, [r3, #0]
 8001a5c:	4a55      	ldr	r2, [pc, #340]	; (8001bb4 <HAL_ETH_MspInit+0x174>)
 8001a5e:	4293      	cmp	r3, r2
 8001a60:	f040 80a4 	bne.w	8001bac <HAL_ETH_MspInit+0x16c>
  {
  /* USER CODE BEGIN ETH_MspInit 0 */

  /* USER CODE END ETH_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ETH_CLK_ENABLE();
 8001a64:	2300      	movs	r3, #0
 8001a66:	623b      	str	r3, [r7, #32]
 8001a68:	4b53      	ldr	r3, [pc, #332]	; (8001bb8 <HAL_ETH_MspInit+0x178>)
 8001a6a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a6c:	4a52      	ldr	r2, [pc, #328]	; (8001bb8 <HAL_ETH_MspInit+0x178>)
 8001a6e:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001a72:	6313      	str	r3, [r2, #48]	; 0x30
 8001a74:	4b50      	ldr	r3, [pc, #320]	; (8001bb8 <HAL_ETH_MspInit+0x178>)
 8001a76:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a78:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001a7c:	623b      	str	r3, [r7, #32]
 8001a7e:	6a3b      	ldr	r3, [r7, #32]
 8001a80:	2300      	movs	r3, #0
 8001a82:	61fb      	str	r3, [r7, #28]
 8001a84:	4b4c      	ldr	r3, [pc, #304]	; (8001bb8 <HAL_ETH_MspInit+0x178>)
 8001a86:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a88:	4a4b      	ldr	r2, [pc, #300]	; (8001bb8 <HAL_ETH_MspInit+0x178>)
 8001a8a:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8001a8e:	6313      	str	r3, [r2, #48]	; 0x30
 8001a90:	4b49      	ldr	r3, [pc, #292]	; (8001bb8 <HAL_ETH_MspInit+0x178>)
 8001a92:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a94:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8001a98:	61fb      	str	r3, [r7, #28]
 8001a9a:	69fb      	ldr	r3, [r7, #28]
 8001a9c:	2300      	movs	r3, #0
 8001a9e:	61bb      	str	r3, [r7, #24]
 8001aa0:	4b45      	ldr	r3, [pc, #276]	; (8001bb8 <HAL_ETH_MspInit+0x178>)
 8001aa2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001aa4:	4a44      	ldr	r2, [pc, #272]	; (8001bb8 <HAL_ETH_MspInit+0x178>)
 8001aa6:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8001aaa:	6313      	str	r3, [r2, #48]	; 0x30
 8001aac:	4b42      	ldr	r3, [pc, #264]	; (8001bb8 <HAL_ETH_MspInit+0x178>)
 8001aae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ab0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8001ab4:	61bb      	str	r3, [r7, #24]
 8001ab6:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001ab8:	2300      	movs	r3, #0
 8001aba:	617b      	str	r3, [r7, #20]
 8001abc:	4b3e      	ldr	r3, [pc, #248]	; (8001bb8 <HAL_ETH_MspInit+0x178>)
 8001abe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ac0:	4a3d      	ldr	r2, [pc, #244]	; (8001bb8 <HAL_ETH_MspInit+0x178>)
 8001ac2:	f043 0304 	orr.w	r3, r3, #4
 8001ac6:	6313      	str	r3, [r2, #48]	; 0x30
 8001ac8:	4b3b      	ldr	r3, [pc, #236]	; (8001bb8 <HAL_ETH_MspInit+0x178>)
 8001aca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001acc:	f003 0304 	and.w	r3, r3, #4
 8001ad0:	617b      	str	r3, [r7, #20]
 8001ad2:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ad4:	2300      	movs	r3, #0
 8001ad6:	613b      	str	r3, [r7, #16]
 8001ad8:	4b37      	ldr	r3, [pc, #220]	; (8001bb8 <HAL_ETH_MspInit+0x178>)
 8001ada:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001adc:	4a36      	ldr	r2, [pc, #216]	; (8001bb8 <HAL_ETH_MspInit+0x178>)
 8001ade:	f043 0301 	orr.w	r3, r3, #1
 8001ae2:	6313      	str	r3, [r2, #48]	; 0x30
 8001ae4:	4b34      	ldr	r3, [pc, #208]	; (8001bb8 <HAL_ETH_MspInit+0x178>)
 8001ae6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ae8:	f003 0301 	and.w	r3, r3, #1
 8001aec:	613b      	str	r3, [r7, #16]
 8001aee:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001af0:	2300      	movs	r3, #0
 8001af2:	60fb      	str	r3, [r7, #12]
 8001af4:	4b30      	ldr	r3, [pc, #192]	; (8001bb8 <HAL_ETH_MspInit+0x178>)
 8001af6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001af8:	4a2f      	ldr	r2, [pc, #188]	; (8001bb8 <HAL_ETH_MspInit+0x178>)
 8001afa:	f043 0302 	orr.w	r3, r3, #2
 8001afe:	6313      	str	r3, [r2, #48]	; 0x30
 8001b00:	4b2d      	ldr	r3, [pc, #180]	; (8001bb8 <HAL_ETH_MspInit+0x178>)
 8001b02:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b04:	f003 0302 	and.w	r3, r3, #2
 8001b08:	60fb      	str	r3, [r7, #12]
 8001b0a:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8001b0c:	2300      	movs	r3, #0
 8001b0e:	60bb      	str	r3, [r7, #8]
 8001b10:	4b29      	ldr	r3, [pc, #164]	; (8001bb8 <HAL_ETH_MspInit+0x178>)
 8001b12:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b14:	4a28      	ldr	r2, [pc, #160]	; (8001bb8 <HAL_ETH_MspInit+0x178>)
 8001b16:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001b1a:	6313      	str	r3, [r2, #48]	; 0x30
 8001b1c:	4b26      	ldr	r3, [pc, #152]	; (8001bb8 <HAL_ETH_MspInit+0x178>)
 8001b1e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b20:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001b24:	60bb      	str	r3, [r7, #8]
 8001b26:	68bb      	ldr	r3, [r7, #8]
    PC5     ------> ETH_RXD1
    PB13     ------> ETH_TXD1
    PG11     ------> ETH_TX_EN
    PG13     ------> ETH_TXD0
    */
    GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 8001b28:	2332      	movs	r3, #50	; 0x32
 8001b2a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b2c:	2302      	movs	r3, #2
 8001b2e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b30:	2300      	movs	r3, #0
 8001b32:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b34:	2303      	movs	r3, #3
 8001b36:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001b38:	230b      	movs	r3, #11
 8001b3a:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001b3c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001b40:	4619      	mov	r1, r3
 8001b42:	481e      	ldr	r0, [pc, #120]	; (8001bbc <HAL_ETH_MspInit+0x17c>)
 8001b44:	f001 fbf8 	bl	8003338 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 8001b48:	2386      	movs	r3, #134	; 0x86
 8001b4a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b4c:	2302      	movs	r3, #2
 8001b4e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b50:	2300      	movs	r3, #0
 8001b52:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b54:	2303      	movs	r3, #3
 8001b56:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001b58:	230b      	movs	r3, #11
 8001b5a:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b5c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001b60:	4619      	mov	r1, r3
 8001b62:	4817      	ldr	r0, [pc, #92]	; (8001bc0 <HAL_ETH_MspInit+0x180>)
 8001b64:	f001 fbe8 	bl	8003338 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 8001b68:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001b6c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b6e:	2302      	movs	r3, #2
 8001b70:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b72:	2300      	movs	r3, #0
 8001b74:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b76:	2303      	movs	r3, #3
 8001b78:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001b7a:	230b      	movs	r3, #11
 8001b7c:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 8001b7e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001b82:	4619      	mov	r1, r3
 8001b84:	480f      	ldr	r0, [pc, #60]	; (8001bc4 <HAL_ETH_MspInit+0x184>)
 8001b86:	f001 fbd7 	bl	8003338 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 8001b8a:	f44f 5320 	mov.w	r3, #10240	; 0x2800
 8001b8e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b90:	2302      	movs	r3, #2
 8001b92:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b94:	2300      	movs	r3, #0
 8001b96:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b98:	2303      	movs	r3, #3
 8001b9a:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001b9c:	230b      	movs	r3, #11
 8001b9e:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001ba0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001ba4:	4619      	mov	r1, r3
 8001ba6:	4808      	ldr	r0, [pc, #32]	; (8001bc8 <HAL_ETH_MspInit+0x188>)
 8001ba8:	f001 fbc6 	bl	8003338 <HAL_GPIO_Init>
  /* USER CODE BEGIN ETH_MspInit 1 */

  /* USER CODE END ETH_MspInit 1 */
  }

}
 8001bac:	bf00      	nop
 8001bae:	3738      	adds	r7, #56	; 0x38
 8001bb0:	46bd      	mov	sp, r7
 8001bb2:	bd80      	pop	{r7, pc}
 8001bb4:	40028000 	.word	0x40028000
 8001bb8:	40023800 	.word	0x40023800
 8001bbc:	40020800 	.word	0x40020800
 8001bc0:	40020000 	.word	0x40020000
 8001bc4:	40020400 	.word	0x40020400
 8001bc8:	40021800 	.word	0x40021800

08001bcc <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001bcc:	b580      	push	{r7, lr}
 8001bce:	b08a      	sub	sp, #40	; 0x28
 8001bd0:	af00      	add	r7, sp, #0
 8001bd2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001bd4:	f107 0314 	add.w	r3, r7, #20
 8001bd8:	2200      	movs	r2, #0
 8001bda:	601a      	str	r2, [r3, #0]
 8001bdc:	605a      	str	r2, [r3, #4]
 8001bde:	609a      	str	r2, [r3, #8]
 8001be0:	60da      	str	r2, [r3, #12]
 8001be2:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	681b      	ldr	r3, [r3, #0]
 8001be8:	4a19      	ldr	r2, [pc, #100]	; (8001c50 <HAL_I2C_MspInit+0x84>)
 8001bea:	4293      	cmp	r3, r2
 8001bec:	d12c      	bne.n	8001c48 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001bee:	2300      	movs	r3, #0
 8001bf0:	613b      	str	r3, [r7, #16]
 8001bf2:	4b18      	ldr	r3, [pc, #96]	; (8001c54 <HAL_I2C_MspInit+0x88>)
 8001bf4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bf6:	4a17      	ldr	r2, [pc, #92]	; (8001c54 <HAL_I2C_MspInit+0x88>)
 8001bf8:	f043 0302 	orr.w	r3, r3, #2
 8001bfc:	6313      	str	r3, [r2, #48]	; 0x30
 8001bfe:	4b15      	ldr	r3, [pc, #84]	; (8001c54 <HAL_I2C_MspInit+0x88>)
 8001c00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c02:	f003 0302 	and.w	r3, r3, #2
 8001c06:	613b      	str	r3, [r7, #16]
 8001c08:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001c0a:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001c0e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001c10:	2312      	movs	r3, #18
 8001c12:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c14:	2300      	movs	r3, #0
 8001c16:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c18:	2303      	movs	r3, #3
 8001c1a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001c1c:	2304      	movs	r3, #4
 8001c1e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001c20:	f107 0314 	add.w	r3, r7, #20
 8001c24:	4619      	mov	r1, r3
 8001c26:	480c      	ldr	r0, [pc, #48]	; (8001c58 <HAL_I2C_MspInit+0x8c>)
 8001c28:	f001 fb86 	bl	8003338 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001c2c:	2300      	movs	r3, #0
 8001c2e:	60fb      	str	r3, [r7, #12]
 8001c30:	4b08      	ldr	r3, [pc, #32]	; (8001c54 <HAL_I2C_MspInit+0x88>)
 8001c32:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c34:	4a07      	ldr	r2, [pc, #28]	; (8001c54 <HAL_I2C_MspInit+0x88>)
 8001c36:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001c3a:	6413      	str	r3, [r2, #64]	; 0x40
 8001c3c:	4b05      	ldr	r3, [pc, #20]	; (8001c54 <HAL_I2C_MspInit+0x88>)
 8001c3e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c40:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001c44:	60fb      	str	r3, [r7, #12]
 8001c46:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8001c48:	bf00      	nop
 8001c4a:	3728      	adds	r7, #40	; 0x28
 8001c4c:	46bd      	mov	sp, r7
 8001c4e:	bd80      	pop	{r7, pc}
 8001c50:	40005400 	.word	0x40005400
 8001c54:	40023800 	.word	0x40023800
 8001c58:	40020400 	.word	0x40020400

08001c5c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001c5c:	b480      	push	{r7}
 8001c5e:	b085      	sub	sp, #20
 8001c60:	af00      	add	r7, sp, #0
 8001c62:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	681b      	ldr	r3, [r3, #0]
 8001c68:	4a0b      	ldr	r2, [pc, #44]	; (8001c98 <HAL_TIM_Base_MspInit+0x3c>)
 8001c6a:	4293      	cmp	r3, r2
 8001c6c:	d10d      	bne.n	8001c8a <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001c6e:	2300      	movs	r3, #0
 8001c70:	60fb      	str	r3, [r7, #12]
 8001c72:	4b0a      	ldr	r3, [pc, #40]	; (8001c9c <HAL_TIM_Base_MspInit+0x40>)
 8001c74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c76:	4a09      	ldr	r2, [pc, #36]	; (8001c9c <HAL_TIM_Base_MspInit+0x40>)
 8001c78:	f043 0302 	orr.w	r3, r3, #2
 8001c7c:	6413      	str	r3, [r2, #64]	; 0x40
 8001c7e:	4b07      	ldr	r3, [pc, #28]	; (8001c9c <HAL_TIM_Base_MspInit+0x40>)
 8001c80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c82:	f003 0302 	and.w	r3, r3, #2
 8001c86:	60fb      	str	r3, [r7, #12]
 8001c88:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8001c8a:	bf00      	nop
 8001c8c:	3714      	adds	r7, #20
 8001c8e:	46bd      	mov	sp, r7
 8001c90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c94:	4770      	bx	lr
 8001c96:	bf00      	nop
 8001c98:	40000400 	.word	0x40000400
 8001c9c:	40023800 	.word	0x40023800

08001ca0 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001ca0:	b580      	push	{r7, lr}
 8001ca2:	b088      	sub	sp, #32
 8001ca4:	af00      	add	r7, sp, #0
 8001ca6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ca8:	f107 030c 	add.w	r3, r7, #12
 8001cac:	2200      	movs	r2, #0
 8001cae:	601a      	str	r2, [r3, #0]
 8001cb0:	605a      	str	r2, [r3, #4]
 8001cb2:	609a      	str	r2, [r3, #8]
 8001cb4:	60da      	str	r2, [r3, #12]
 8001cb6:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM3)
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	681b      	ldr	r3, [r3, #0]
 8001cbc:	4a12      	ldr	r2, [pc, #72]	; (8001d08 <HAL_TIM_MspPostInit+0x68>)
 8001cbe:	4293      	cmp	r3, r2
 8001cc0:	d11e      	bne.n	8001d00 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001cc2:	2300      	movs	r3, #0
 8001cc4:	60bb      	str	r3, [r7, #8]
 8001cc6:	4b11      	ldr	r3, [pc, #68]	; (8001d0c <HAL_TIM_MspPostInit+0x6c>)
 8001cc8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cca:	4a10      	ldr	r2, [pc, #64]	; (8001d0c <HAL_TIM_MspPostInit+0x6c>)
 8001ccc:	f043 0304 	orr.w	r3, r3, #4
 8001cd0:	6313      	str	r3, [r2, #48]	; 0x30
 8001cd2:	4b0e      	ldr	r3, [pc, #56]	; (8001d0c <HAL_TIM_MspPostInit+0x6c>)
 8001cd4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cd6:	f003 0304 	and.w	r3, r3, #4
 8001cda:	60bb      	str	r3, [r7, #8]
 8001cdc:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PC8     ------> TIM3_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8001cde:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001ce2:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ce4:	2302      	movs	r3, #2
 8001ce6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ce8:	2300      	movs	r3, #0
 8001cea:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001cec:	2300      	movs	r3, #0
 8001cee:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001cf0:	2302      	movs	r3, #2
 8001cf2:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001cf4:	f107 030c 	add.w	r3, r7, #12
 8001cf8:	4619      	mov	r1, r3
 8001cfa:	4805      	ldr	r0, [pc, #20]	; (8001d10 <HAL_TIM_MspPostInit+0x70>)
 8001cfc:	f001 fb1c 	bl	8003338 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8001d00:	bf00      	nop
 8001d02:	3720      	adds	r7, #32
 8001d04:	46bd      	mov	sp, r7
 8001d06:	bd80      	pop	{r7, pc}
 8001d08:	40000400 	.word	0x40000400
 8001d0c:	40023800 	.word	0x40023800
 8001d10:	40020800 	.word	0x40020800

08001d14 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001d14:	b580      	push	{r7, lr}
 8001d16:	b08a      	sub	sp, #40	; 0x28
 8001d18:	af00      	add	r7, sp, #0
 8001d1a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d1c:	f107 0314 	add.w	r3, r7, #20
 8001d20:	2200      	movs	r2, #0
 8001d22:	601a      	str	r2, [r3, #0]
 8001d24:	605a      	str	r2, [r3, #4]
 8001d26:	609a      	str	r2, [r3, #8]
 8001d28:	60da      	str	r2, [r3, #12]
 8001d2a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART3)
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	681b      	ldr	r3, [r3, #0]
 8001d30:	4a19      	ldr	r2, [pc, #100]	; (8001d98 <HAL_UART_MspInit+0x84>)
 8001d32:	4293      	cmp	r3, r2
 8001d34:	d12c      	bne.n	8001d90 <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8001d36:	2300      	movs	r3, #0
 8001d38:	613b      	str	r3, [r7, #16]
 8001d3a:	4b18      	ldr	r3, [pc, #96]	; (8001d9c <HAL_UART_MspInit+0x88>)
 8001d3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d3e:	4a17      	ldr	r2, [pc, #92]	; (8001d9c <HAL_UART_MspInit+0x88>)
 8001d40:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001d44:	6413      	str	r3, [r2, #64]	; 0x40
 8001d46:	4b15      	ldr	r3, [pc, #84]	; (8001d9c <HAL_UART_MspInit+0x88>)
 8001d48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d4a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001d4e:	613b      	str	r3, [r7, #16]
 8001d50:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001d52:	2300      	movs	r3, #0
 8001d54:	60fb      	str	r3, [r7, #12]
 8001d56:	4b11      	ldr	r3, [pc, #68]	; (8001d9c <HAL_UART_MspInit+0x88>)
 8001d58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d5a:	4a10      	ldr	r2, [pc, #64]	; (8001d9c <HAL_UART_MspInit+0x88>)
 8001d5c:	f043 0308 	orr.w	r3, r3, #8
 8001d60:	6313      	str	r3, [r2, #48]	; 0x30
 8001d62:	4b0e      	ldr	r3, [pc, #56]	; (8001d9c <HAL_UART_MspInit+0x88>)
 8001d64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d66:	f003 0308 	and.w	r3, r3, #8
 8001d6a:	60fb      	str	r3, [r7, #12]
 8001d6c:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 8001d6e:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001d72:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d74:	2302      	movs	r3, #2
 8001d76:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d78:	2300      	movs	r3, #0
 8001d7a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d7c:	2303      	movs	r3, #3
 8001d7e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001d80:	2307      	movs	r3, #7
 8001d82:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001d84:	f107 0314 	add.w	r3, r7, #20
 8001d88:	4619      	mov	r1, r3
 8001d8a:	4805      	ldr	r0, [pc, #20]	; (8001da0 <HAL_UART_MspInit+0x8c>)
 8001d8c:	f001 fad4 	bl	8003338 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8001d90:	bf00      	nop
 8001d92:	3728      	adds	r7, #40	; 0x28
 8001d94:	46bd      	mov	sp, r7
 8001d96:	bd80      	pop	{r7, pc}
 8001d98:	40004800 	.word	0x40004800
 8001d9c:	40023800 	.word	0x40023800
 8001da0:	40020c00 	.word	0x40020c00

08001da4 <HAL_PCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hpcd: PCD handle pointer
* @retval None
*/
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 8001da4:	b580      	push	{r7, lr}
 8001da6:	b08a      	sub	sp, #40	; 0x28
 8001da8:	af00      	add	r7, sp, #0
 8001daa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001dac:	f107 0314 	add.w	r3, r7, #20
 8001db0:	2200      	movs	r2, #0
 8001db2:	601a      	str	r2, [r3, #0]
 8001db4:	605a      	str	r2, [r3, #4]
 8001db6:	609a      	str	r2, [r3, #8]
 8001db8:	60da      	str	r2, [r3, #12]
 8001dba:	611a      	str	r2, [r3, #16]
  if(hpcd->Instance==USB_OTG_FS)
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	681b      	ldr	r3, [r3, #0]
 8001dc0:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001dc4:	d13f      	bne.n	8001e46 <HAL_PCD_MspInit+0xa2>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001dc6:	2300      	movs	r3, #0
 8001dc8:	613b      	str	r3, [r7, #16]
 8001dca:	4b21      	ldr	r3, [pc, #132]	; (8001e50 <HAL_PCD_MspInit+0xac>)
 8001dcc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001dce:	4a20      	ldr	r2, [pc, #128]	; (8001e50 <HAL_PCD_MspInit+0xac>)
 8001dd0:	f043 0301 	orr.w	r3, r3, #1
 8001dd4:	6313      	str	r3, [r2, #48]	; 0x30
 8001dd6:	4b1e      	ldr	r3, [pc, #120]	; (8001e50 <HAL_PCD_MspInit+0xac>)
 8001dd8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001dda:	f003 0301 	and.w	r3, r3, #1
 8001dde:	613b      	str	r3, [r7, #16]
 8001de0:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 8001de2:	f44f 53e8 	mov.w	r3, #7424	; 0x1d00
 8001de6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001de8:	2302      	movs	r3, #2
 8001dea:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001dec:	2300      	movs	r3, #0
 8001dee:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001df0:	2303      	movs	r3, #3
 8001df2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8001df4:	230a      	movs	r3, #10
 8001df6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001df8:	f107 0314 	add.w	r3, r7, #20
 8001dfc:	4619      	mov	r1, r3
 8001dfe:	4815      	ldr	r0, [pc, #84]	; (8001e54 <HAL_PCD_MspInit+0xb0>)
 8001e00:	f001 fa9a 	bl	8003338 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_VBUS_Pin;
 8001e04:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001e08:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001e0a:	2300      	movs	r3, #0
 8001e0c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e0e:	2300      	movs	r3, #0
 8001e10:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 8001e12:	f107 0314 	add.w	r3, r7, #20
 8001e16:	4619      	mov	r1, r3
 8001e18:	480e      	ldr	r0, [pc, #56]	; (8001e54 <HAL_PCD_MspInit+0xb0>)
 8001e1a:	f001 fa8d 	bl	8003338 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8001e1e:	4b0c      	ldr	r3, [pc, #48]	; (8001e50 <HAL_PCD_MspInit+0xac>)
 8001e20:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001e22:	4a0b      	ldr	r2, [pc, #44]	; (8001e50 <HAL_PCD_MspInit+0xac>)
 8001e24:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001e28:	6353      	str	r3, [r2, #52]	; 0x34
 8001e2a:	2300      	movs	r3, #0
 8001e2c:	60fb      	str	r3, [r7, #12]
 8001e2e:	4b08      	ldr	r3, [pc, #32]	; (8001e50 <HAL_PCD_MspInit+0xac>)
 8001e30:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e32:	4a07      	ldr	r2, [pc, #28]	; (8001e50 <HAL_PCD_MspInit+0xac>)
 8001e34:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001e38:	6453      	str	r3, [r2, #68]	; 0x44
 8001e3a:	4b05      	ldr	r3, [pc, #20]	; (8001e50 <HAL_PCD_MspInit+0xac>)
 8001e3c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e3e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001e42:	60fb      	str	r3, [r7, #12]
 8001e44:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }

}
 8001e46:	bf00      	nop
 8001e48:	3728      	adds	r7, #40	; 0x28
 8001e4a:	46bd      	mov	sp, r7
 8001e4c:	bd80      	pop	{r7, pc}
 8001e4e:	bf00      	nop
 8001e50:	40023800 	.word	0x40023800
 8001e54:	40020000 	.word	0x40020000

08001e58 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001e58:	b480      	push	{r7}
 8001e5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001e5c:	e7fe      	b.n	8001e5c <NMI_Handler+0x4>

08001e5e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001e5e:	b480      	push	{r7}
 8001e60:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001e62:	e7fe      	b.n	8001e62 <HardFault_Handler+0x4>

08001e64 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001e64:	b480      	push	{r7}
 8001e66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001e68:	e7fe      	b.n	8001e68 <MemManage_Handler+0x4>

08001e6a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001e6a:	b480      	push	{r7}
 8001e6c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001e6e:	e7fe      	b.n	8001e6e <BusFault_Handler+0x4>

08001e70 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001e70:	b480      	push	{r7}
 8001e72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001e74:	e7fe      	b.n	8001e74 <UsageFault_Handler+0x4>

08001e76 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001e76:	b480      	push	{r7}
 8001e78:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001e7a:	bf00      	nop
 8001e7c:	46bd      	mov	sp, r7
 8001e7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e82:	4770      	bx	lr

08001e84 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001e84:	b480      	push	{r7}
 8001e86:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001e88:	bf00      	nop
 8001e8a:	46bd      	mov	sp, r7
 8001e8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e90:	4770      	bx	lr

08001e92 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001e92:	b480      	push	{r7}
 8001e94:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001e96:	bf00      	nop
 8001e98:	46bd      	mov	sp, r7
 8001e9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e9e:	4770      	bx	lr

08001ea0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001ea0:	b580      	push	{r7, lr}
 8001ea2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001ea4:	f000 f93a 	bl	800211c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001ea8:	bf00      	nop
 8001eaa:	bd80      	pop	{r7, pc}

08001eac <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001eac:	b480      	push	{r7}
 8001eae:	af00      	add	r7, sp, #0
  return 1;
 8001eb0:	2301      	movs	r3, #1
}
 8001eb2:	4618      	mov	r0, r3
 8001eb4:	46bd      	mov	sp, r7
 8001eb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eba:	4770      	bx	lr

08001ebc <_kill>:

int _kill(int pid, int sig)
{
 8001ebc:	b580      	push	{r7, lr}
 8001ebe:	b082      	sub	sp, #8
 8001ec0:	af00      	add	r7, sp, #0
 8001ec2:	6078      	str	r0, [r7, #4]
 8001ec4:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001ec6:	f005 fb15 	bl	80074f4 <__errno>
 8001eca:	4603      	mov	r3, r0
 8001ecc:	2216      	movs	r2, #22
 8001ece:	601a      	str	r2, [r3, #0]
  return -1;
 8001ed0:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001ed4:	4618      	mov	r0, r3
 8001ed6:	3708      	adds	r7, #8
 8001ed8:	46bd      	mov	sp, r7
 8001eda:	bd80      	pop	{r7, pc}

08001edc <_exit>:

void _exit (int status)
{
 8001edc:	b580      	push	{r7, lr}
 8001ede:	b082      	sub	sp, #8
 8001ee0:	af00      	add	r7, sp, #0
 8001ee2:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001ee4:	f04f 31ff 	mov.w	r1, #4294967295
 8001ee8:	6878      	ldr	r0, [r7, #4]
 8001eea:	f7ff ffe7 	bl	8001ebc <_kill>
  while (1) {}    /* Make sure we hang here */
 8001eee:	e7fe      	b.n	8001eee <_exit+0x12>

08001ef0 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001ef0:	b580      	push	{r7, lr}
 8001ef2:	b086      	sub	sp, #24
 8001ef4:	af00      	add	r7, sp, #0
 8001ef6:	60f8      	str	r0, [r7, #12]
 8001ef8:	60b9      	str	r1, [r7, #8]
 8001efa:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001efc:	2300      	movs	r3, #0
 8001efe:	617b      	str	r3, [r7, #20]
 8001f00:	e00a      	b.n	8001f18 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001f02:	f3af 8000 	nop.w
 8001f06:	4601      	mov	r1, r0
 8001f08:	68bb      	ldr	r3, [r7, #8]
 8001f0a:	1c5a      	adds	r2, r3, #1
 8001f0c:	60ba      	str	r2, [r7, #8]
 8001f0e:	b2ca      	uxtb	r2, r1
 8001f10:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001f12:	697b      	ldr	r3, [r7, #20]
 8001f14:	3301      	adds	r3, #1
 8001f16:	617b      	str	r3, [r7, #20]
 8001f18:	697a      	ldr	r2, [r7, #20]
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	429a      	cmp	r2, r3
 8001f1e:	dbf0      	blt.n	8001f02 <_read+0x12>
  }

  return len;
 8001f20:	687b      	ldr	r3, [r7, #4]
}
 8001f22:	4618      	mov	r0, r3
 8001f24:	3718      	adds	r7, #24
 8001f26:	46bd      	mov	sp, r7
 8001f28:	bd80      	pop	{r7, pc}

08001f2a <_close>:
  }
  return len;
}

int _close(int file)
{
 8001f2a:	b480      	push	{r7}
 8001f2c:	b083      	sub	sp, #12
 8001f2e:	af00      	add	r7, sp, #0
 8001f30:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001f32:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001f36:	4618      	mov	r0, r3
 8001f38:	370c      	adds	r7, #12
 8001f3a:	46bd      	mov	sp, r7
 8001f3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f40:	4770      	bx	lr

08001f42 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001f42:	b480      	push	{r7}
 8001f44:	b083      	sub	sp, #12
 8001f46:	af00      	add	r7, sp, #0
 8001f48:	6078      	str	r0, [r7, #4]
 8001f4a:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001f4c:	683b      	ldr	r3, [r7, #0]
 8001f4e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001f52:	605a      	str	r2, [r3, #4]
  return 0;
 8001f54:	2300      	movs	r3, #0
}
 8001f56:	4618      	mov	r0, r3
 8001f58:	370c      	adds	r7, #12
 8001f5a:	46bd      	mov	sp, r7
 8001f5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f60:	4770      	bx	lr

08001f62 <_isatty>:

int _isatty(int file)
{
 8001f62:	b480      	push	{r7}
 8001f64:	b083      	sub	sp, #12
 8001f66:	af00      	add	r7, sp, #0
 8001f68:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001f6a:	2301      	movs	r3, #1
}
 8001f6c:	4618      	mov	r0, r3
 8001f6e:	370c      	adds	r7, #12
 8001f70:	46bd      	mov	sp, r7
 8001f72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f76:	4770      	bx	lr

08001f78 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001f78:	b480      	push	{r7}
 8001f7a:	b085      	sub	sp, #20
 8001f7c:	af00      	add	r7, sp, #0
 8001f7e:	60f8      	str	r0, [r7, #12]
 8001f80:	60b9      	str	r1, [r7, #8]
 8001f82:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001f84:	2300      	movs	r3, #0
}
 8001f86:	4618      	mov	r0, r3
 8001f88:	3714      	adds	r7, #20
 8001f8a:	46bd      	mov	sp, r7
 8001f8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f90:	4770      	bx	lr
	...

08001f94 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001f94:	b580      	push	{r7, lr}
 8001f96:	b086      	sub	sp, #24
 8001f98:	af00      	add	r7, sp, #0
 8001f9a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001f9c:	4a14      	ldr	r2, [pc, #80]	; (8001ff0 <_sbrk+0x5c>)
 8001f9e:	4b15      	ldr	r3, [pc, #84]	; (8001ff4 <_sbrk+0x60>)
 8001fa0:	1ad3      	subs	r3, r2, r3
 8001fa2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001fa4:	697b      	ldr	r3, [r7, #20]
 8001fa6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001fa8:	4b13      	ldr	r3, [pc, #76]	; (8001ff8 <_sbrk+0x64>)
 8001faa:	681b      	ldr	r3, [r3, #0]
 8001fac:	2b00      	cmp	r3, #0
 8001fae:	d102      	bne.n	8001fb6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001fb0:	4b11      	ldr	r3, [pc, #68]	; (8001ff8 <_sbrk+0x64>)
 8001fb2:	4a12      	ldr	r2, [pc, #72]	; (8001ffc <_sbrk+0x68>)
 8001fb4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001fb6:	4b10      	ldr	r3, [pc, #64]	; (8001ff8 <_sbrk+0x64>)
 8001fb8:	681a      	ldr	r2, [r3, #0]
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	4413      	add	r3, r2
 8001fbe:	693a      	ldr	r2, [r7, #16]
 8001fc0:	429a      	cmp	r2, r3
 8001fc2:	d207      	bcs.n	8001fd4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001fc4:	f005 fa96 	bl	80074f4 <__errno>
 8001fc8:	4603      	mov	r3, r0
 8001fca:	220c      	movs	r2, #12
 8001fcc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001fce:	f04f 33ff 	mov.w	r3, #4294967295
 8001fd2:	e009      	b.n	8001fe8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001fd4:	4b08      	ldr	r3, [pc, #32]	; (8001ff8 <_sbrk+0x64>)
 8001fd6:	681b      	ldr	r3, [r3, #0]
 8001fd8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001fda:	4b07      	ldr	r3, [pc, #28]	; (8001ff8 <_sbrk+0x64>)
 8001fdc:	681a      	ldr	r2, [r3, #0]
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	4413      	add	r3, r2
 8001fe2:	4a05      	ldr	r2, [pc, #20]	; (8001ff8 <_sbrk+0x64>)
 8001fe4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001fe6:	68fb      	ldr	r3, [r7, #12]
}
 8001fe8:	4618      	mov	r0, r3
 8001fea:	3718      	adds	r7, #24
 8001fec:	46bd      	mov	sp, r7
 8001fee:	bd80      	pop	{r7, pc}
 8001ff0:	20030000 	.word	0x20030000
 8001ff4:	00000400 	.word	0x00000400
 8001ff8:	20000a54 	.word	0x20000a54
 8001ffc:	20000ba8 	.word	0x20000ba8

08002000 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002000:	b480      	push	{r7}
 8002002:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002004:	4b06      	ldr	r3, [pc, #24]	; (8002020 <SystemInit+0x20>)
 8002006:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800200a:	4a05      	ldr	r2, [pc, #20]	; (8002020 <SystemInit+0x20>)
 800200c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002010:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002014:	bf00      	nop
 8002016:	46bd      	mov	sp, r7
 8002018:	f85d 7b04 	ldr.w	r7, [sp], #4
 800201c:	4770      	bx	lr
 800201e:	bf00      	nop
 8002020:	e000ed00 	.word	0xe000ed00

08002024 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 8002024:	f8df d034 	ldr.w	sp, [pc, #52]	; 800205c <LoopFillZerobss+0x12>
 
/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002028:	480d      	ldr	r0, [pc, #52]	; (8002060 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 800202a:	490e      	ldr	r1, [pc, #56]	; (8002064 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 800202c:	4a0e      	ldr	r2, [pc, #56]	; (8002068 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800202e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002030:	e002      	b.n	8002038 <LoopCopyDataInit>

08002032 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002032:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002034:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002036:	3304      	adds	r3, #4

08002038 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002038:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800203a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800203c:	d3f9      	bcc.n	8002032 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800203e:	4a0b      	ldr	r2, [pc, #44]	; (800206c <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8002040:	4c0b      	ldr	r4, [pc, #44]	; (8002070 <LoopFillZerobss+0x26>)
  movs r3, #0
 8002042:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002044:	e001      	b.n	800204a <LoopFillZerobss>

08002046 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002046:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002048:	3204      	adds	r2, #4

0800204a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800204a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800204c:	d3fb      	bcc.n	8002046 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 800204e:	f7ff ffd7 	bl	8002000 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002052:	f005 fa55 	bl	8007500 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002056:	f7ff f88b 	bl	8001170 <main>
  bx  lr    
 800205a:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 800205c:	20030000 	.word	0x20030000
  ldr r0, =_sdata
 8002060:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002064:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 8002068:	08009a8c 	.word	0x08009a8c
  ldr r2, =_sbss
 800206c:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 8002070:	20000ba8 	.word	0x20000ba8

08002074 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002074:	e7fe      	b.n	8002074 <ADC_IRQHandler>
	...

08002078 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002078:	b580      	push	{r7, lr}
 800207a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800207c:	4b0e      	ldr	r3, [pc, #56]	; (80020b8 <HAL_Init+0x40>)
 800207e:	681b      	ldr	r3, [r3, #0]
 8002080:	4a0d      	ldr	r2, [pc, #52]	; (80020b8 <HAL_Init+0x40>)
 8002082:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002086:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002088:	4b0b      	ldr	r3, [pc, #44]	; (80020b8 <HAL_Init+0x40>)
 800208a:	681b      	ldr	r3, [r3, #0]
 800208c:	4a0a      	ldr	r2, [pc, #40]	; (80020b8 <HAL_Init+0x40>)
 800208e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002092:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002094:	4b08      	ldr	r3, [pc, #32]	; (80020b8 <HAL_Init+0x40>)
 8002096:	681b      	ldr	r3, [r3, #0]
 8002098:	4a07      	ldr	r2, [pc, #28]	; (80020b8 <HAL_Init+0x40>)
 800209a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800209e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80020a0:	2003      	movs	r0, #3
 80020a2:	f000 fded 	bl	8002c80 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80020a6:	2000      	movs	r0, #0
 80020a8:	f000 f808 	bl	80020bc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80020ac:	f7ff fc5c 	bl	8001968 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80020b0:	2300      	movs	r3, #0
}
 80020b2:	4618      	mov	r0, r3
 80020b4:	bd80      	pop	{r7, pc}
 80020b6:	bf00      	nop
 80020b8:	40023c00 	.word	0x40023c00

080020bc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80020bc:	b580      	push	{r7, lr}
 80020be:	b082      	sub	sp, #8
 80020c0:	af00      	add	r7, sp, #0
 80020c2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80020c4:	4b12      	ldr	r3, [pc, #72]	; (8002110 <HAL_InitTick+0x54>)
 80020c6:	681a      	ldr	r2, [r3, #0]
 80020c8:	4b12      	ldr	r3, [pc, #72]	; (8002114 <HAL_InitTick+0x58>)
 80020ca:	781b      	ldrb	r3, [r3, #0]
 80020cc:	4619      	mov	r1, r3
 80020ce:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80020d2:	fbb3 f3f1 	udiv	r3, r3, r1
 80020d6:	fbb2 f3f3 	udiv	r3, r2, r3
 80020da:	4618      	mov	r0, r3
 80020dc:	f000 fdf7 	bl	8002cce <HAL_SYSTICK_Config>
 80020e0:	4603      	mov	r3, r0
 80020e2:	2b00      	cmp	r3, #0
 80020e4:	d001      	beq.n	80020ea <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80020e6:	2301      	movs	r3, #1
 80020e8:	e00e      	b.n	8002108 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	2b0f      	cmp	r3, #15
 80020ee:	d80a      	bhi.n	8002106 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80020f0:	2200      	movs	r2, #0
 80020f2:	6879      	ldr	r1, [r7, #4]
 80020f4:	f04f 30ff 	mov.w	r0, #4294967295
 80020f8:	f000 fdcd 	bl	8002c96 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80020fc:	4a06      	ldr	r2, [pc, #24]	; (8002118 <HAL_InitTick+0x5c>)
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002102:	2300      	movs	r3, #0
 8002104:	e000      	b.n	8002108 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002106:	2301      	movs	r3, #1
}
 8002108:	4618      	mov	r0, r3
 800210a:	3708      	adds	r7, #8
 800210c:	46bd      	mov	sp, r7
 800210e:	bd80      	pop	{r7, pc}
 8002110:	20000000 	.word	0x20000000
 8002114:	20000008 	.word	0x20000008
 8002118:	20000004 	.word	0x20000004

0800211c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800211c:	b480      	push	{r7}
 800211e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002120:	4b06      	ldr	r3, [pc, #24]	; (800213c <HAL_IncTick+0x20>)
 8002122:	781b      	ldrb	r3, [r3, #0]
 8002124:	461a      	mov	r2, r3
 8002126:	4b06      	ldr	r3, [pc, #24]	; (8002140 <HAL_IncTick+0x24>)
 8002128:	681b      	ldr	r3, [r3, #0]
 800212a:	4413      	add	r3, r2
 800212c:	4a04      	ldr	r2, [pc, #16]	; (8002140 <HAL_IncTick+0x24>)
 800212e:	6013      	str	r3, [r2, #0]
}
 8002130:	bf00      	nop
 8002132:	46bd      	mov	sp, r7
 8002134:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002138:	4770      	bx	lr
 800213a:	bf00      	nop
 800213c:	20000008 	.word	0x20000008
 8002140:	20000a58 	.word	0x20000a58

08002144 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002144:	b480      	push	{r7}
 8002146:	af00      	add	r7, sp, #0
  return uwTick;
 8002148:	4b03      	ldr	r3, [pc, #12]	; (8002158 <HAL_GetTick+0x14>)
 800214a:	681b      	ldr	r3, [r3, #0]
}
 800214c:	4618      	mov	r0, r3
 800214e:	46bd      	mov	sp, r7
 8002150:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002154:	4770      	bx	lr
 8002156:	bf00      	nop
 8002158:	20000a58 	.word	0x20000a58

0800215c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800215c:	b580      	push	{r7, lr}
 800215e:	b084      	sub	sp, #16
 8002160:	af00      	add	r7, sp, #0
 8002162:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002164:	f7ff ffee 	bl	8002144 <HAL_GetTick>
 8002168:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800216e:	68fb      	ldr	r3, [r7, #12]
 8002170:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002174:	d005      	beq.n	8002182 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002176:	4b0a      	ldr	r3, [pc, #40]	; (80021a0 <HAL_Delay+0x44>)
 8002178:	781b      	ldrb	r3, [r3, #0]
 800217a:	461a      	mov	r2, r3
 800217c:	68fb      	ldr	r3, [r7, #12]
 800217e:	4413      	add	r3, r2
 8002180:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002182:	bf00      	nop
 8002184:	f7ff ffde 	bl	8002144 <HAL_GetTick>
 8002188:	4602      	mov	r2, r0
 800218a:	68bb      	ldr	r3, [r7, #8]
 800218c:	1ad3      	subs	r3, r2, r3
 800218e:	68fa      	ldr	r2, [r7, #12]
 8002190:	429a      	cmp	r2, r3
 8002192:	d8f7      	bhi.n	8002184 <HAL_Delay+0x28>
  {
  }
}
 8002194:	bf00      	nop
 8002196:	bf00      	nop
 8002198:	3710      	adds	r7, #16
 800219a:	46bd      	mov	sp, r7
 800219c:	bd80      	pop	{r7, pc}
 800219e:	bf00      	nop
 80021a0:	20000008 	.word	0x20000008

080021a4 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80021a4:	b580      	push	{r7, lr}
 80021a6:	b084      	sub	sp, #16
 80021a8:	af00      	add	r7, sp, #0
 80021aa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80021ac:	2300      	movs	r3, #0
 80021ae:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	2b00      	cmp	r3, #0
 80021b4:	d101      	bne.n	80021ba <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 80021b6:	2301      	movs	r3, #1
 80021b8:	e033      	b.n	8002222 <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021be:	2b00      	cmp	r3, #0
 80021c0:	d109      	bne.n	80021d6 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80021c2:	6878      	ldr	r0, [r7, #4]
 80021c4:	f7ff fbf8 	bl	80019b8 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	2200      	movs	r2, #0
 80021cc:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	2200      	movs	r2, #0
 80021d2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021da:	f003 0310 	and.w	r3, r3, #16
 80021de:	2b00      	cmp	r3, #0
 80021e0:	d118      	bne.n	8002214 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021e6:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80021ea:	f023 0302 	bic.w	r3, r3, #2
 80021ee:	f043 0202 	orr.w	r2, r3, #2
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 80021f6:	6878      	ldr	r0, [r7, #4]
 80021f8:	f000 fb94 	bl	8002924 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	2200      	movs	r2, #0
 8002200:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002206:	f023 0303 	bic.w	r3, r3, #3
 800220a:	f043 0201 	orr.w	r2, r3, #1
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	641a      	str	r2, [r3, #64]	; 0x40
 8002212:	e001      	b.n	8002218 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8002214:	2301      	movs	r3, #1
 8002216:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	2200      	movs	r2, #0
 800221c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8002220:	7bfb      	ldrb	r3, [r7, #15]
}
 8002222:	4618      	mov	r0, r3
 8002224:	3710      	adds	r7, #16
 8002226:	46bd      	mov	sp, r7
 8002228:	bd80      	pop	{r7, pc}
	...

0800222c <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 800222c:	b480      	push	{r7}
 800222e:	b085      	sub	sp, #20
 8002230:	af00      	add	r7, sp, #0
 8002232:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8002234:	2300      	movs	r3, #0
 8002236:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800223e:	2b01      	cmp	r3, #1
 8002240:	d101      	bne.n	8002246 <HAL_ADC_Start+0x1a>
 8002242:	2302      	movs	r3, #2
 8002244:	e0b2      	b.n	80023ac <HAL_ADC_Start+0x180>
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	2201      	movs	r2, #1
 800224a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	681b      	ldr	r3, [r3, #0]
 8002252:	689b      	ldr	r3, [r3, #8]
 8002254:	f003 0301 	and.w	r3, r3, #1
 8002258:	2b01      	cmp	r3, #1
 800225a:	d018      	beq.n	800228e <HAL_ADC_Start+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	681b      	ldr	r3, [r3, #0]
 8002260:	689a      	ldr	r2, [r3, #8]
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	681b      	ldr	r3, [r3, #0]
 8002266:	f042 0201 	orr.w	r2, r2, #1
 800226a:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 800226c:	4b52      	ldr	r3, [pc, #328]	; (80023b8 <HAL_ADC_Start+0x18c>)
 800226e:	681b      	ldr	r3, [r3, #0]
 8002270:	4a52      	ldr	r2, [pc, #328]	; (80023bc <HAL_ADC_Start+0x190>)
 8002272:	fba2 2303 	umull	r2, r3, r2, r3
 8002276:	0c9a      	lsrs	r2, r3, #18
 8002278:	4613      	mov	r3, r2
 800227a:	005b      	lsls	r3, r3, #1
 800227c:	4413      	add	r3, r2
 800227e:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8002280:	e002      	b.n	8002288 <HAL_ADC_Start+0x5c>
    {
      counter--;
 8002282:	68bb      	ldr	r3, [r7, #8]
 8002284:	3b01      	subs	r3, #1
 8002286:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8002288:	68bb      	ldr	r3, [r7, #8]
 800228a:	2b00      	cmp	r3, #0
 800228c:	d1f9      	bne.n	8002282 <HAL_ADC_Start+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	681b      	ldr	r3, [r3, #0]
 8002292:	689b      	ldr	r3, [r3, #8]
 8002294:	f003 0301 	and.w	r3, r3, #1
 8002298:	2b01      	cmp	r3, #1
 800229a:	d17a      	bne.n	8002392 <HAL_ADC_Start+0x166>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022a0:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80022a4:	f023 0301 	bic.w	r3, r3, #1
 80022a8:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	681b      	ldr	r3, [r3, #0]
 80022b4:	685b      	ldr	r3, [r3, #4]
 80022b6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80022ba:	2b00      	cmp	r3, #0
 80022bc:	d007      	beq.n	80022ce <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022c2:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80022c6:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022d2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80022d6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80022da:	d106      	bne.n	80022ea <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80022e0:	f023 0206 	bic.w	r2, r3, #6
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	645a      	str	r2, [r3, #68]	; 0x44
 80022e8:	e002      	b.n	80022f0 <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	2200      	movs	r2, #0
 80022ee:	645a      	str	r2, [r3, #68]	; 0x44
    } 

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	2200      	movs	r2, #0
 80022f4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80022f8:	4b31      	ldr	r3, [pc, #196]	; (80023c0 <HAL_ADC_Start+0x194>)
 80022fa:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	681b      	ldr	r3, [r3, #0]
 8002300:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8002304:	601a      	str	r2, [r3, #0]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8002306:	68fb      	ldr	r3, [r7, #12]
 8002308:	685b      	ldr	r3, [r3, #4]
 800230a:	f003 031f 	and.w	r3, r3, #31
 800230e:	2b00      	cmp	r3, #0
 8002310:	d12a      	bne.n	8002368 <HAL_ADC_Start+0x13c>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	681b      	ldr	r3, [r3, #0]
 8002316:	4a2b      	ldr	r2, [pc, #172]	; (80023c4 <HAL_ADC_Start+0x198>)
 8002318:	4293      	cmp	r3, r2
 800231a:	d015      	beq.n	8002348 <HAL_ADC_Start+0x11c>
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	681b      	ldr	r3, [r3, #0]
 8002320:	4a29      	ldr	r2, [pc, #164]	; (80023c8 <HAL_ADC_Start+0x19c>)
 8002322:	4293      	cmp	r3, r2
 8002324:	d105      	bne.n	8002332 <HAL_ADC_Start+0x106>
 8002326:	4b26      	ldr	r3, [pc, #152]	; (80023c0 <HAL_ADC_Start+0x194>)
 8002328:	685b      	ldr	r3, [r3, #4]
 800232a:	f003 031f 	and.w	r3, r3, #31
 800232e:	2b00      	cmp	r3, #0
 8002330:	d00a      	beq.n	8002348 <HAL_ADC_Start+0x11c>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	681b      	ldr	r3, [r3, #0]
 8002336:	4a25      	ldr	r2, [pc, #148]	; (80023cc <HAL_ADC_Start+0x1a0>)
 8002338:	4293      	cmp	r3, r2
 800233a:	d136      	bne.n	80023aa <HAL_ADC_Start+0x17e>
 800233c:	4b20      	ldr	r3, [pc, #128]	; (80023c0 <HAL_ADC_Start+0x194>)
 800233e:	685b      	ldr	r3, [r3, #4]
 8002340:	f003 0310 	and.w	r3, r3, #16
 8002344:	2b00      	cmp	r3, #0
 8002346:	d130      	bne.n	80023aa <HAL_ADC_Start+0x17e>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	681b      	ldr	r3, [r3, #0]
 800234c:	689b      	ldr	r3, [r3, #8]
 800234e:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002352:	2b00      	cmp	r3, #0
 8002354:	d129      	bne.n	80023aa <HAL_ADC_Start+0x17e>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	681b      	ldr	r3, [r3, #0]
 800235a:	689a      	ldr	r2, [r3, #8]
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	681b      	ldr	r3, [r3, #0]
 8002360:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8002364:	609a      	str	r2, [r3, #8]
 8002366:	e020      	b.n	80023aa <HAL_ADC_Start+0x17e>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	681b      	ldr	r3, [r3, #0]
 800236c:	4a15      	ldr	r2, [pc, #84]	; (80023c4 <HAL_ADC_Start+0x198>)
 800236e:	4293      	cmp	r3, r2
 8002370:	d11b      	bne.n	80023aa <HAL_ADC_Start+0x17e>
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	681b      	ldr	r3, [r3, #0]
 8002376:	689b      	ldr	r3, [r3, #8]
 8002378:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800237c:	2b00      	cmp	r3, #0
 800237e:	d114      	bne.n	80023aa <HAL_ADC_Start+0x17e>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	681b      	ldr	r3, [r3, #0]
 8002384:	689a      	ldr	r2, [r3, #8]
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	681b      	ldr	r3, [r3, #0]
 800238a:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 800238e:	609a      	str	r2, [r3, #8]
 8002390:	e00b      	b.n	80023aa <HAL_ADC_Start+0x17e>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002396:	f043 0210 	orr.w	r2, r3, #16
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80023a2:	f043 0201 	orr.w	r2, r3, #1
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 80023aa:	2300      	movs	r3, #0
}
 80023ac:	4618      	mov	r0, r3
 80023ae:	3714      	adds	r7, #20
 80023b0:	46bd      	mov	sp, r7
 80023b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023b6:	4770      	bx	lr
 80023b8:	20000000 	.word	0x20000000
 80023bc:	431bde83 	.word	0x431bde83
 80023c0:	40012300 	.word	0x40012300
 80023c4:	40012000 	.word	0x40012000
 80023c8:	40012100 	.word	0x40012100
 80023cc:	40012200 	.word	0x40012200

080023d0 <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 80023d0:	b580      	push	{r7, lr}
 80023d2:	b084      	sub	sp, #16
 80023d4:	af00      	add	r7, sp, #0
 80023d6:	6078      	str	r0, [r7, #4]
 80023d8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 80023da:	2300      	movs	r3, #0
 80023dc:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	681b      	ldr	r3, [r3, #0]
 80023e2:	689b      	ldr	r3, [r3, #8]
 80023e4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80023e8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80023ec:	d113      	bne.n	8002416 <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA)    )
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	681b      	ldr	r3, [r3, #0]
 80023f2:	689b      	ldr	r3, [r3, #8]
 80023f4:	f403 7380 	and.w	r3, r3, #256	; 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 80023f8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80023fc:	d10b      	bne.n	8002416 <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002402:	f043 0220 	orr.w	r2, r3, #32
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	2200      	movs	r2, #0
 800240e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    return HAL_ERROR;
 8002412:	2301      	movs	r3, #1
 8002414:	e063      	b.n	80024de <HAL_ADC_PollForConversion+0x10e>
  }

  /* Get tick */ 
  tickstart = HAL_GetTick();
 8002416:	f7ff fe95 	bl	8002144 <HAL_GetTick>
 800241a:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 800241c:	e021      	b.n	8002462 <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 800241e:	683b      	ldr	r3, [r7, #0]
 8002420:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002424:	d01d      	beq.n	8002462 <HAL_ADC_PollForConversion+0x92>
    {
      if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 8002426:	683b      	ldr	r3, [r7, #0]
 8002428:	2b00      	cmp	r3, #0
 800242a:	d007      	beq.n	800243c <HAL_ADC_PollForConversion+0x6c>
 800242c:	f7ff fe8a 	bl	8002144 <HAL_GetTick>
 8002430:	4602      	mov	r2, r0
 8002432:	68fb      	ldr	r3, [r7, #12]
 8002434:	1ad3      	subs	r3, r2, r3
 8002436:	683a      	ldr	r2, [r7, #0]
 8002438:	429a      	cmp	r2, r3
 800243a:	d212      	bcs.n	8002462 <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	681b      	ldr	r3, [r3, #0]
 8002440:	681b      	ldr	r3, [r3, #0]
 8002442:	f003 0302 	and.w	r3, r3, #2
 8002446:	2b02      	cmp	r3, #2
 8002448:	d00b      	beq.n	8002462 <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800244e:	f043 0204 	orr.w	r2, r3, #4
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	641a      	str	r2, [r3, #64]	; 0x40
          
          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	2200      	movs	r2, #0
 800245a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
          
          return HAL_TIMEOUT;
 800245e:	2303      	movs	r3, #3
 8002460:	e03d      	b.n	80024de <HAL_ADC_PollForConversion+0x10e>
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	681b      	ldr	r3, [r3, #0]
 8002466:	681b      	ldr	r3, [r3, #0]
 8002468:	f003 0302 	and.w	r3, r3, #2
 800246c:	2b02      	cmp	r3, #2
 800246e:	d1d6      	bne.n	800241e <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	681b      	ldr	r3, [r3, #0]
 8002474:	f06f 0212 	mvn.w	r2, #18
 8002478:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800247e:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	641a      	str	r2, [r3, #64]	; 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	681b      	ldr	r3, [r3, #0]
 800248a:	689b      	ldr	r3, [r3, #8]
 800248c:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002490:	2b00      	cmp	r3, #0
 8002492:	d123      	bne.n	80024dc <HAL_ADC_PollForConversion+0x10c>
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	7e1b      	ldrb	r3, [r3, #24]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002498:	2b00      	cmp	r3, #0
 800249a:	d11f      	bne.n	80024dc <HAL_ADC_PollForConversion+0x10c>
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	681b      	ldr	r3, [r3, #0]
 80024a0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80024a2:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80024a6:	2b00      	cmp	r3, #0
 80024a8:	d006      	beq.n	80024b8 <HAL_ADC_PollForConversion+0xe8>
      HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	681b      	ldr	r3, [r3, #0]
 80024ae:	689b      	ldr	r3, [r3, #8]
 80024b0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80024b4:	2b00      	cmp	r3, #0
 80024b6:	d111      	bne.n	80024dc <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024bc:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	641a      	str	r2, [r3, #64]	; 0x40
    
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024c8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80024cc:	2b00      	cmp	r3, #0
 80024ce:	d105      	bne.n	80024dc <HAL_ADC_PollForConversion+0x10c>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024d4:	f043 0201 	orr.w	r2, r3, #1
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 80024dc:	2300      	movs	r3, #0
}
 80024de:	4618      	mov	r0, r3
 80024e0:	3710      	adds	r7, #16
 80024e2:	46bd      	mov	sp, r7
 80024e4:	bd80      	pop	{r7, pc}
	...

080024e8 <HAL_ADC_Start_IT>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_IT(ADC_HandleTypeDef* hadc)
{
 80024e8:	b480      	push	{r7}
 80024ea:	b085      	sub	sp, #20
 80024ec:	af00      	add	r7, sp, #0
 80024ee:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 80024f0:	2300      	movs	r3, #0
 80024f2:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80024fa:	2b01      	cmp	r3, #1
 80024fc:	d101      	bne.n	8002502 <HAL_ADC_Start_IT+0x1a>
 80024fe:	2302      	movs	r3, #2
 8002500:	e0bd      	b.n	800267e <HAL_ADC_Start_IT+0x196>
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	2201      	movs	r2, #1
 8002506:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	681b      	ldr	r3, [r3, #0]
 800250e:	689b      	ldr	r3, [r3, #8]
 8002510:	f003 0301 	and.w	r3, r3, #1
 8002514:	2b01      	cmp	r3, #1
 8002516:	d018      	beq.n	800254a <HAL_ADC_Start_IT+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	681b      	ldr	r3, [r3, #0]
 800251c:	689a      	ldr	r2, [r3, #8]
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	681b      	ldr	r3, [r3, #0]
 8002522:	f042 0201 	orr.w	r2, r2, #1
 8002526:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002528:	4b58      	ldr	r3, [pc, #352]	; (800268c <HAL_ADC_Start_IT+0x1a4>)
 800252a:	681b      	ldr	r3, [r3, #0]
 800252c:	4a58      	ldr	r2, [pc, #352]	; (8002690 <HAL_ADC_Start_IT+0x1a8>)
 800252e:	fba2 2303 	umull	r2, r3, r2, r3
 8002532:	0c9a      	lsrs	r2, r3, #18
 8002534:	4613      	mov	r3, r2
 8002536:	005b      	lsls	r3, r3, #1
 8002538:	4413      	add	r3, r2
 800253a:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 800253c:	e002      	b.n	8002544 <HAL_ADC_Start_IT+0x5c>
    {
      counter--;
 800253e:	68bb      	ldr	r3, [r7, #8]
 8002540:	3b01      	subs	r3, #1
 8002542:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8002544:	68bb      	ldr	r3, [r7, #8]
 8002546:	2b00      	cmp	r3, #0
 8002548:	d1f9      	bne.n	800253e <HAL_ADC_Start_IT+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	681b      	ldr	r3, [r3, #0]
 800254e:	689b      	ldr	r3, [r3, #8]
 8002550:	f003 0301 	and.w	r3, r3, #1
 8002554:	2b01      	cmp	r3, #1
 8002556:	f040 8085 	bne.w	8002664 <HAL_ADC_Start_IT+0x17c>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800255e:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8002562:	f023 0301 	bic.w	r3, r3, #1
 8002566:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	681b      	ldr	r3, [r3, #0]
 8002572:	685b      	ldr	r3, [r3, #4]
 8002574:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002578:	2b00      	cmp	r3, #0
 800257a:	d007      	beq.n	800258c <HAL_ADC_Start_IT+0xa4>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002580:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002584:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002590:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002594:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002598:	d106      	bne.n	80025a8 <HAL_ADC_Start_IT+0xc0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800259e:	f023 0206 	bic.w	r2, r3, #6
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	645a      	str	r2, [r3, #68]	; 0x44
 80025a6:	e002      	b.n	80025ae <HAL_ADC_Start_IT+0xc6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	2200      	movs	r2, #0
 80025ac:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	2200      	movs	r2, #0
 80025b2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80025b6:	4b37      	ldr	r3, [pc, #220]	; (8002694 <HAL_ADC_Start_IT+0x1ac>)
 80025b8:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	681b      	ldr	r3, [r3, #0]
 80025be:	f06f 0222 	mvn.w	r2, #34	; 0x22
 80025c2:	601a      	str	r2, [r3, #0]
    
    /* Enable end of conversion interrupt for regular group */
    __HAL_ADC_ENABLE_IT(hadc, (ADC_IT_EOC | ADC_IT_OVR));
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	681b      	ldr	r3, [r3, #0]
 80025c8:	685b      	ldr	r3, [r3, #4]
 80025ca:	687a      	ldr	r2, [r7, #4]
 80025cc:	6812      	ldr	r2, [r2, #0]
 80025ce:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80025d2:	f043 0320 	orr.w	r3, r3, #32
 80025d6:	6053      	str	r3, [r2, #4]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 80025d8:	68fb      	ldr	r3, [r7, #12]
 80025da:	685b      	ldr	r3, [r3, #4]
 80025dc:	f003 031f 	and.w	r3, r3, #31
 80025e0:	2b00      	cmp	r3, #0
 80025e2:	d12a      	bne.n	800263a <HAL_ADC_Start_IT+0x152>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	681b      	ldr	r3, [r3, #0]
 80025e8:	4a2b      	ldr	r2, [pc, #172]	; (8002698 <HAL_ADC_Start_IT+0x1b0>)
 80025ea:	4293      	cmp	r3, r2
 80025ec:	d015      	beq.n	800261a <HAL_ADC_Start_IT+0x132>
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	681b      	ldr	r3, [r3, #0]
 80025f2:	4a2a      	ldr	r2, [pc, #168]	; (800269c <HAL_ADC_Start_IT+0x1b4>)
 80025f4:	4293      	cmp	r3, r2
 80025f6:	d105      	bne.n	8002604 <HAL_ADC_Start_IT+0x11c>
 80025f8:	4b26      	ldr	r3, [pc, #152]	; (8002694 <HAL_ADC_Start_IT+0x1ac>)
 80025fa:	685b      	ldr	r3, [r3, #4]
 80025fc:	f003 031f 	and.w	r3, r3, #31
 8002600:	2b00      	cmp	r3, #0
 8002602:	d00a      	beq.n	800261a <HAL_ADC_Start_IT+0x132>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	681b      	ldr	r3, [r3, #0]
 8002608:	4a25      	ldr	r2, [pc, #148]	; (80026a0 <HAL_ADC_Start_IT+0x1b8>)
 800260a:	4293      	cmp	r3, r2
 800260c:	d136      	bne.n	800267c <HAL_ADC_Start_IT+0x194>
 800260e:	4b21      	ldr	r3, [pc, #132]	; (8002694 <HAL_ADC_Start_IT+0x1ac>)
 8002610:	685b      	ldr	r3, [r3, #4]
 8002612:	f003 0310 	and.w	r3, r3, #16
 8002616:	2b00      	cmp	r3, #0
 8002618:	d130      	bne.n	800267c <HAL_ADC_Start_IT+0x194>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	681b      	ldr	r3, [r3, #0]
 800261e:	689b      	ldr	r3, [r3, #8]
 8002620:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002624:	2b00      	cmp	r3, #0
 8002626:	d129      	bne.n	800267c <HAL_ADC_Start_IT+0x194>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	681b      	ldr	r3, [r3, #0]
 800262c:	689a      	ldr	r2, [r3, #8]
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	681b      	ldr	r3, [r3, #0]
 8002632:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8002636:	609a      	str	r2, [r3, #8]
 8002638:	e020      	b.n	800267c <HAL_ADC_Start_IT+0x194>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	681b      	ldr	r3, [r3, #0]
 800263e:	4a16      	ldr	r2, [pc, #88]	; (8002698 <HAL_ADC_Start_IT+0x1b0>)
 8002640:	4293      	cmp	r3, r2
 8002642:	d11b      	bne.n	800267c <HAL_ADC_Start_IT+0x194>
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	681b      	ldr	r3, [r3, #0]
 8002648:	689b      	ldr	r3, [r3, #8]
 800264a:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800264e:	2b00      	cmp	r3, #0
 8002650:	d114      	bne.n	800267c <HAL_ADC_Start_IT+0x194>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	681b      	ldr	r3, [r3, #0]
 8002656:	689a      	ldr	r2, [r3, #8]
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	681b      	ldr	r3, [r3, #0]
 800265c:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8002660:	609a      	str	r2, [r3, #8]
 8002662:	e00b      	b.n	800267c <HAL_ADC_Start_IT+0x194>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002668:	f043 0210 	orr.w	r2, r3, #16
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002674:	f043 0201 	orr.w	r2, r3, #1
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 800267c:	2300      	movs	r3, #0
}
 800267e:	4618      	mov	r0, r3
 8002680:	3714      	adds	r7, #20
 8002682:	46bd      	mov	sp, r7
 8002684:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002688:	4770      	bx	lr
 800268a:	bf00      	nop
 800268c:	20000000 	.word	0x20000000
 8002690:	431bde83 	.word	0x431bde83
 8002694:	40012300 	.word	0x40012300
 8002698:	40012000 	.word	0x40012000
 800269c:	40012100 	.word	0x40012100
 80026a0:	40012200 	.word	0x40012200

080026a4 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{       
 80026a4:	b480      	push	{r7}
 80026a6:	b083      	sub	sp, #12
 80026a8:	af00      	add	r7, sp, #0
 80026aa:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */ 
  return hadc->Instance->DR;
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	681b      	ldr	r3, [r3, #0]
 80026b0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 80026b2:	4618      	mov	r0, r3
 80026b4:	370c      	adds	r7, #12
 80026b6:	46bd      	mov	sp, r7
 80026b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026bc:	4770      	bx	lr
	...

080026c0 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 80026c0:	b480      	push	{r7}
 80026c2:	b085      	sub	sp, #20
 80026c4:	af00      	add	r7, sp, #0
 80026c6:	6078      	str	r0, [r7, #4]
 80026c8:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 80026ca:	2300      	movs	r3, #0
 80026cc:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80026d4:	2b01      	cmp	r3, #1
 80026d6:	d101      	bne.n	80026dc <HAL_ADC_ConfigChannel+0x1c>
 80026d8:	2302      	movs	r3, #2
 80026da:	e113      	b.n	8002904 <HAL_ADC_ConfigChannel+0x244>
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	2201      	movs	r2, #1
 80026e0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 80026e4:	683b      	ldr	r3, [r7, #0]
 80026e6:	681b      	ldr	r3, [r3, #0]
 80026e8:	2b09      	cmp	r3, #9
 80026ea:	d925      	bls.n	8002738 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	681b      	ldr	r3, [r3, #0]
 80026f0:	68d9      	ldr	r1, [r3, #12]
 80026f2:	683b      	ldr	r3, [r7, #0]
 80026f4:	681b      	ldr	r3, [r3, #0]
 80026f6:	b29b      	uxth	r3, r3
 80026f8:	461a      	mov	r2, r3
 80026fa:	4613      	mov	r3, r2
 80026fc:	005b      	lsls	r3, r3, #1
 80026fe:	4413      	add	r3, r2
 8002700:	3b1e      	subs	r3, #30
 8002702:	2207      	movs	r2, #7
 8002704:	fa02 f303 	lsl.w	r3, r2, r3
 8002708:	43da      	mvns	r2, r3
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	681b      	ldr	r3, [r3, #0]
 800270e:	400a      	ands	r2, r1
 8002710:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	681b      	ldr	r3, [r3, #0]
 8002716:	68d9      	ldr	r1, [r3, #12]
 8002718:	683b      	ldr	r3, [r7, #0]
 800271a:	689a      	ldr	r2, [r3, #8]
 800271c:	683b      	ldr	r3, [r7, #0]
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	b29b      	uxth	r3, r3
 8002722:	4618      	mov	r0, r3
 8002724:	4603      	mov	r3, r0
 8002726:	005b      	lsls	r3, r3, #1
 8002728:	4403      	add	r3, r0
 800272a:	3b1e      	subs	r3, #30
 800272c:	409a      	lsls	r2, r3
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	681b      	ldr	r3, [r3, #0]
 8002732:	430a      	orrs	r2, r1
 8002734:	60da      	str	r2, [r3, #12]
 8002736:	e022      	b.n	800277e <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	681b      	ldr	r3, [r3, #0]
 800273c:	6919      	ldr	r1, [r3, #16]
 800273e:	683b      	ldr	r3, [r7, #0]
 8002740:	681b      	ldr	r3, [r3, #0]
 8002742:	b29b      	uxth	r3, r3
 8002744:	461a      	mov	r2, r3
 8002746:	4613      	mov	r3, r2
 8002748:	005b      	lsls	r3, r3, #1
 800274a:	4413      	add	r3, r2
 800274c:	2207      	movs	r2, #7
 800274e:	fa02 f303 	lsl.w	r3, r2, r3
 8002752:	43da      	mvns	r2, r3
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	400a      	ands	r2, r1
 800275a:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	681b      	ldr	r3, [r3, #0]
 8002760:	6919      	ldr	r1, [r3, #16]
 8002762:	683b      	ldr	r3, [r7, #0]
 8002764:	689a      	ldr	r2, [r3, #8]
 8002766:	683b      	ldr	r3, [r7, #0]
 8002768:	681b      	ldr	r3, [r3, #0]
 800276a:	b29b      	uxth	r3, r3
 800276c:	4618      	mov	r0, r3
 800276e:	4603      	mov	r3, r0
 8002770:	005b      	lsls	r3, r3, #1
 8002772:	4403      	add	r3, r0
 8002774:	409a      	lsls	r2, r3
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	681b      	ldr	r3, [r3, #0]
 800277a:	430a      	orrs	r2, r1
 800277c:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 800277e:	683b      	ldr	r3, [r7, #0]
 8002780:	685b      	ldr	r3, [r3, #4]
 8002782:	2b06      	cmp	r3, #6
 8002784:	d824      	bhi.n	80027d0 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800278c:	683b      	ldr	r3, [r7, #0]
 800278e:	685a      	ldr	r2, [r3, #4]
 8002790:	4613      	mov	r3, r2
 8002792:	009b      	lsls	r3, r3, #2
 8002794:	4413      	add	r3, r2
 8002796:	3b05      	subs	r3, #5
 8002798:	221f      	movs	r2, #31
 800279a:	fa02 f303 	lsl.w	r3, r2, r3
 800279e:	43da      	mvns	r2, r3
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	400a      	ands	r2, r1
 80027a6:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	681b      	ldr	r3, [r3, #0]
 80027ac:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80027ae:	683b      	ldr	r3, [r7, #0]
 80027b0:	681b      	ldr	r3, [r3, #0]
 80027b2:	b29b      	uxth	r3, r3
 80027b4:	4618      	mov	r0, r3
 80027b6:	683b      	ldr	r3, [r7, #0]
 80027b8:	685a      	ldr	r2, [r3, #4]
 80027ba:	4613      	mov	r3, r2
 80027bc:	009b      	lsls	r3, r3, #2
 80027be:	4413      	add	r3, r2
 80027c0:	3b05      	subs	r3, #5
 80027c2:	fa00 f203 	lsl.w	r2, r0, r3
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	681b      	ldr	r3, [r3, #0]
 80027ca:	430a      	orrs	r2, r1
 80027cc:	635a      	str	r2, [r3, #52]	; 0x34
 80027ce:	e04c      	b.n	800286a <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80027d0:	683b      	ldr	r3, [r7, #0]
 80027d2:	685b      	ldr	r3, [r3, #4]
 80027d4:	2b0c      	cmp	r3, #12
 80027d6:	d824      	bhi.n	8002822 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80027de:	683b      	ldr	r3, [r7, #0]
 80027e0:	685a      	ldr	r2, [r3, #4]
 80027e2:	4613      	mov	r3, r2
 80027e4:	009b      	lsls	r3, r3, #2
 80027e6:	4413      	add	r3, r2
 80027e8:	3b23      	subs	r3, #35	; 0x23
 80027ea:	221f      	movs	r2, #31
 80027ec:	fa02 f303 	lsl.w	r3, r2, r3
 80027f0:	43da      	mvns	r2, r3
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	681b      	ldr	r3, [r3, #0]
 80027f6:	400a      	ands	r2, r1
 80027f8:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	681b      	ldr	r3, [r3, #0]
 80027fe:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002800:	683b      	ldr	r3, [r7, #0]
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	b29b      	uxth	r3, r3
 8002806:	4618      	mov	r0, r3
 8002808:	683b      	ldr	r3, [r7, #0]
 800280a:	685a      	ldr	r2, [r3, #4]
 800280c:	4613      	mov	r3, r2
 800280e:	009b      	lsls	r3, r3, #2
 8002810:	4413      	add	r3, r2
 8002812:	3b23      	subs	r3, #35	; 0x23
 8002814:	fa00 f203 	lsl.w	r2, r0, r3
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	430a      	orrs	r2, r1
 800281e:	631a      	str	r2, [r3, #48]	; 0x30
 8002820:	e023      	b.n	800286a <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	681b      	ldr	r3, [r3, #0]
 8002826:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002828:	683b      	ldr	r3, [r7, #0]
 800282a:	685a      	ldr	r2, [r3, #4]
 800282c:	4613      	mov	r3, r2
 800282e:	009b      	lsls	r3, r3, #2
 8002830:	4413      	add	r3, r2
 8002832:	3b41      	subs	r3, #65	; 0x41
 8002834:	221f      	movs	r2, #31
 8002836:	fa02 f303 	lsl.w	r3, r2, r3
 800283a:	43da      	mvns	r2, r3
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	681b      	ldr	r3, [r3, #0]
 8002840:	400a      	ands	r2, r1
 8002842:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	681b      	ldr	r3, [r3, #0]
 8002848:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800284a:	683b      	ldr	r3, [r7, #0]
 800284c:	681b      	ldr	r3, [r3, #0]
 800284e:	b29b      	uxth	r3, r3
 8002850:	4618      	mov	r0, r3
 8002852:	683b      	ldr	r3, [r7, #0]
 8002854:	685a      	ldr	r2, [r3, #4]
 8002856:	4613      	mov	r3, r2
 8002858:	009b      	lsls	r3, r3, #2
 800285a:	4413      	add	r3, r2
 800285c:	3b41      	subs	r3, #65	; 0x41
 800285e:	fa00 f203 	lsl.w	r2, r0, r3
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	681b      	ldr	r3, [r3, #0]
 8002866:	430a      	orrs	r2, r1
 8002868:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800286a:	4b29      	ldr	r3, [pc, #164]	; (8002910 <HAL_ADC_ConfigChannel+0x250>)
 800286c:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	4a28      	ldr	r2, [pc, #160]	; (8002914 <HAL_ADC_ConfigChannel+0x254>)
 8002874:	4293      	cmp	r3, r2
 8002876:	d10f      	bne.n	8002898 <HAL_ADC_ConfigChannel+0x1d8>
 8002878:	683b      	ldr	r3, [r7, #0]
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	2b12      	cmp	r3, #18
 800287e:	d10b      	bne.n	8002898 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/    
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8002880:	68fb      	ldr	r3, [r7, #12]
 8002882:	685b      	ldr	r3, [r3, #4]
 8002884:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 8002888:	68fb      	ldr	r3, [r7, #12]
 800288a:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 800288c:	68fb      	ldr	r3, [r7, #12]
 800288e:	685b      	ldr	r3, [r3, #4]
 8002890:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8002894:	68fb      	ldr	r3, [r7, #12]
 8002896:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	681b      	ldr	r3, [r3, #0]
 800289c:	4a1d      	ldr	r2, [pc, #116]	; (8002914 <HAL_ADC_ConfigChannel+0x254>)
 800289e:	4293      	cmp	r3, r2
 80028a0:	d12b      	bne.n	80028fa <HAL_ADC_ConfigChannel+0x23a>
 80028a2:	683b      	ldr	r3, [r7, #0]
 80028a4:	681b      	ldr	r3, [r3, #0]
 80028a6:	4a1c      	ldr	r2, [pc, #112]	; (8002918 <HAL_ADC_ConfigChannel+0x258>)
 80028a8:	4293      	cmp	r3, r2
 80028aa:	d003      	beq.n	80028b4 <HAL_ADC_ConfigChannel+0x1f4>
 80028ac:	683b      	ldr	r3, [r7, #0]
 80028ae:	681b      	ldr	r3, [r3, #0]
 80028b0:	2b11      	cmp	r3, #17
 80028b2:	d122      	bne.n	80028fa <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 80028b4:	68fb      	ldr	r3, [r7, #12]
 80028b6:	685b      	ldr	r3, [r3, #4]
 80028b8:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 80028bc:	68fb      	ldr	r3, [r7, #12]
 80028be:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 80028c0:	68fb      	ldr	r3, [r7, #12]
 80028c2:	685b      	ldr	r3, [r3, #4]
 80028c4:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 80028c8:	68fb      	ldr	r3, [r7, #12]
 80028ca:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80028cc:	683b      	ldr	r3, [r7, #0]
 80028ce:	681b      	ldr	r3, [r3, #0]
 80028d0:	4a11      	ldr	r2, [pc, #68]	; (8002918 <HAL_ADC_ConfigChannel+0x258>)
 80028d2:	4293      	cmp	r3, r2
 80028d4:	d111      	bne.n	80028fa <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80028d6:	4b11      	ldr	r3, [pc, #68]	; (800291c <HAL_ADC_ConfigChannel+0x25c>)
 80028d8:	681b      	ldr	r3, [r3, #0]
 80028da:	4a11      	ldr	r2, [pc, #68]	; (8002920 <HAL_ADC_ConfigChannel+0x260>)
 80028dc:	fba2 2303 	umull	r2, r3, r2, r3
 80028e0:	0c9a      	lsrs	r2, r3, #18
 80028e2:	4613      	mov	r3, r2
 80028e4:	009b      	lsls	r3, r3, #2
 80028e6:	4413      	add	r3, r2
 80028e8:	005b      	lsls	r3, r3, #1
 80028ea:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80028ec:	e002      	b.n	80028f4 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 80028ee:	68bb      	ldr	r3, [r7, #8]
 80028f0:	3b01      	subs	r3, #1
 80028f2:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80028f4:	68bb      	ldr	r3, [r7, #8]
 80028f6:	2b00      	cmp	r3, #0
 80028f8:	d1f9      	bne.n	80028ee <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	2200      	movs	r2, #0
 80028fe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8002902:	2300      	movs	r3, #0
}
 8002904:	4618      	mov	r0, r3
 8002906:	3714      	adds	r7, #20
 8002908:	46bd      	mov	sp, r7
 800290a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800290e:	4770      	bx	lr
 8002910:	40012300 	.word	0x40012300
 8002914:	40012000 	.word	0x40012000
 8002918:	10000012 	.word	0x10000012
 800291c:	20000000 	.word	0x20000000
 8002920:	431bde83 	.word	0x431bde83

08002924 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002924:	b480      	push	{r7}
 8002926:	b085      	sub	sp, #20
 8002928:	af00      	add	r7, sp, #0
 800292a:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800292c:	4b79      	ldr	r3, [pc, #484]	; (8002b14 <ADC_Init+0x1f0>)
 800292e:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8002930:	68fb      	ldr	r3, [r7, #12]
 8002932:	685b      	ldr	r3, [r3, #4]
 8002934:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002938:	68fb      	ldr	r3, [r7, #12]
 800293a:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 800293c:	68fb      	ldr	r3, [r7, #12]
 800293e:	685a      	ldr	r2, [r3, #4]
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	685b      	ldr	r3, [r3, #4]
 8002944:	431a      	orrs	r2, r3
 8002946:	68fb      	ldr	r3, [r7, #12]
 8002948:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	685a      	ldr	r2, [r3, #4]
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	681b      	ldr	r3, [r3, #0]
 8002954:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002958:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	6859      	ldr	r1, [r3, #4]
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	691b      	ldr	r3, [r3, #16]
 8002964:	021a      	lsls	r2, r3, #8
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	681b      	ldr	r3, [r3, #0]
 800296a:	430a      	orrs	r2, r1
 800296c:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	681b      	ldr	r3, [r3, #0]
 8002972:	685a      	ldr	r2, [r3, #4]
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	681b      	ldr	r3, [r3, #0]
 8002978:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 800297c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	681b      	ldr	r3, [r3, #0]
 8002982:	6859      	ldr	r1, [r3, #4]
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	689a      	ldr	r2, [r3, #8]
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	681b      	ldr	r3, [r3, #0]
 800298c:	430a      	orrs	r2, r1
 800298e:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	681b      	ldr	r3, [r3, #0]
 8002994:	689a      	ldr	r2, [r3, #8]
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	681b      	ldr	r3, [r3, #0]
 800299a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800299e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	6899      	ldr	r1, [r3, #8]
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	68da      	ldr	r2, [r3, #12]
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	681b      	ldr	r3, [r3, #0]
 80029ae:	430a      	orrs	r2, r1
 80029b0:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80029b6:	4a58      	ldr	r2, [pc, #352]	; (8002b18 <ADC_Init+0x1f4>)
 80029b8:	4293      	cmp	r3, r2
 80029ba:	d022      	beq.n	8002a02 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	689a      	ldr	r2, [r3, #8]
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	681b      	ldr	r3, [r3, #0]
 80029c6:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80029ca:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	6899      	ldr	r1, [r3, #8]
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	681b      	ldr	r3, [r3, #0]
 80029da:	430a      	orrs	r2, r1
 80029dc:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	681b      	ldr	r3, [r3, #0]
 80029e2:	689a      	ldr	r2, [r3, #8]
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80029ec:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	681b      	ldr	r3, [r3, #0]
 80029f2:	6899      	ldr	r1, [r3, #8]
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	681b      	ldr	r3, [r3, #0]
 80029fc:	430a      	orrs	r2, r1
 80029fe:	609a      	str	r2, [r3, #8]
 8002a00:	e00f      	b.n	8002a22 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	681b      	ldr	r3, [r3, #0]
 8002a06:	689a      	ldr	r2, [r3, #8]
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002a10:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	681b      	ldr	r3, [r3, #0]
 8002a16:	689a      	ldr	r2, [r3, #8]
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	681b      	ldr	r3, [r3, #0]
 8002a1c:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8002a20:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	689a      	ldr	r2, [r3, #8]
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	681b      	ldr	r3, [r3, #0]
 8002a2c:	f022 0202 	bic.w	r2, r2, #2
 8002a30:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	681b      	ldr	r3, [r3, #0]
 8002a36:	6899      	ldr	r1, [r3, #8]
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	7e1b      	ldrb	r3, [r3, #24]
 8002a3c:	005a      	lsls	r2, r3, #1
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	681b      	ldr	r3, [r3, #0]
 8002a42:	430a      	orrs	r2, r1
 8002a44:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002a4c:	2b00      	cmp	r3, #0
 8002a4e:	d01b      	beq.n	8002a88 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	681b      	ldr	r3, [r3, #0]
 8002a54:	685a      	ldr	r2, [r3, #4]
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	681b      	ldr	r3, [r3, #0]
 8002a5a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002a5e:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	685a      	ldr	r2, [r3, #4]
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	681b      	ldr	r3, [r3, #0]
 8002a6a:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8002a6e:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	681b      	ldr	r3, [r3, #0]
 8002a74:	6859      	ldr	r1, [r3, #4]
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a7a:	3b01      	subs	r3, #1
 8002a7c:	035a      	lsls	r2, r3, #13
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	681b      	ldr	r3, [r3, #0]
 8002a82:	430a      	orrs	r2, r1
 8002a84:	605a      	str	r2, [r3, #4]
 8002a86:	e007      	b.n	8002a98 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	685a      	ldr	r2, [r3, #4]
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	681b      	ldr	r3, [r3, #0]
 8002a92:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002a96:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	681b      	ldr	r3, [r3, #0]
 8002a9c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	681b      	ldr	r3, [r3, #0]
 8002aa2:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8002aa6:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	69db      	ldr	r3, [r3, #28]
 8002ab2:	3b01      	subs	r3, #1
 8002ab4:	051a      	lsls	r2, r3, #20
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	681b      	ldr	r3, [r3, #0]
 8002aba:	430a      	orrs	r2, r1
 8002abc:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	689a      	ldr	r2, [r3, #8]
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	681b      	ldr	r3, [r3, #0]
 8002ac8:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8002acc:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	681b      	ldr	r3, [r3, #0]
 8002ad2:	6899      	ldr	r1, [r3, #8]
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8002ada:	025a      	lsls	r2, r3, #9
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	430a      	orrs	r2, r1
 8002ae2:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	681b      	ldr	r3, [r3, #0]
 8002ae8:	689a      	ldr	r2, [r3, #8]
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	681b      	ldr	r3, [r3, #0]
 8002aee:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002af2:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	6899      	ldr	r1, [r3, #8]
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	695b      	ldr	r3, [r3, #20]
 8002afe:	029a      	lsls	r2, r3, #10
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	430a      	orrs	r2, r1
 8002b06:	609a      	str	r2, [r3, #8]
}
 8002b08:	bf00      	nop
 8002b0a:	3714      	adds	r7, #20
 8002b0c:	46bd      	mov	sp, r7
 8002b0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b12:	4770      	bx	lr
 8002b14:	40012300 	.word	0x40012300
 8002b18:	0f000001 	.word	0x0f000001

08002b1c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002b1c:	b480      	push	{r7}
 8002b1e:	b085      	sub	sp, #20
 8002b20:	af00      	add	r7, sp, #0
 8002b22:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	f003 0307 	and.w	r3, r3, #7
 8002b2a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002b2c:	4b0c      	ldr	r3, [pc, #48]	; (8002b60 <__NVIC_SetPriorityGrouping+0x44>)
 8002b2e:	68db      	ldr	r3, [r3, #12]
 8002b30:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002b32:	68ba      	ldr	r2, [r7, #8]
 8002b34:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002b38:	4013      	ands	r3, r2
 8002b3a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002b3c:	68fb      	ldr	r3, [r7, #12]
 8002b3e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002b40:	68bb      	ldr	r3, [r7, #8]
 8002b42:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002b44:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002b48:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002b4c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002b4e:	4a04      	ldr	r2, [pc, #16]	; (8002b60 <__NVIC_SetPriorityGrouping+0x44>)
 8002b50:	68bb      	ldr	r3, [r7, #8]
 8002b52:	60d3      	str	r3, [r2, #12]
}
 8002b54:	bf00      	nop
 8002b56:	3714      	adds	r7, #20
 8002b58:	46bd      	mov	sp, r7
 8002b5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b5e:	4770      	bx	lr
 8002b60:	e000ed00 	.word	0xe000ed00

08002b64 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002b64:	b480      	push	{r7}
 8002b66:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002b68:	4b04      	ldr	r3, [pc, #16]	; (8002b7c <__NVIC_GetPriorityGrouping+0x18>)
 8002b6a:	68db      	ldr	r3, [r3, #12]
 8002b6c:	0a1b      	lsrs	r3, r3, #8
 8002b6e:	f003 0307 	and.w	r3, r3, #7
}
 8002b72:	4618      	mov	r0, r3
 8002b74:	46bd      	mov	sp, r7
 8002b76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b7a:	4770      	bx	lr
 8002b7c:	e000ed00 	.word	0xe000ed00

08002b80 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002b80:	b480      	push	{r7}
 8002b82:	b083      	sub	sp, #12
 8002b84:	af00      	add	r7, sp, #0
 8002b86:	4603      	mov	r3, r0
 8002b88:	6039      	str	r1, [r7, #0]
 8002b8a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002b8c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b90:	2b00      	cmp	r3, #0
 8002b92:	db0a      	blt.n	8002baa <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002b94:	683b      	ldr	r3, [r7, #0]
 8002b96:	b2da      	uxtb	r2, r3
 8002b98:	490c      	ldr	r1, [pc, #48]	; (8002bcc <__NVIC_SetPriority+0x4c>)
 8002b9a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b9e:	0112      	lsls	r2, r2, #4
 8002ba0:	b2d2      	uxtb	r2, r2
 8002ba2:	440b      	add	r3, r1
 8002ba4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002ba8:	e00a      	b.n	8002bc0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002baa:	683b      	ldr	r3, [r7, #0]
 8002bac:	b2da      	uxtb	r2, r3
 8002bae:	4908      	ldr	r1, [pc, #32]	; (8002bd0 <__NVIC_SetPriority+0x50>)
 8002bb0:	79fb      	ldrb	r3, [r7, #7]
 8002bb2:	f003 030f 	and.w	r3, r3, #15
 8002bb6:	3b04      	subs	r3, #4
 8002bb8:	0112      	lsls	r2, r2, #4
 8002bba:	b2d2      	uxtb	r2, r2
 8002bbc:	440b      	add	r3, r1
 8002bbe:	761a      	strb	r2, [r3, #24]
}
 8002bc0:	bf00      	nop
 8002bc2:	370c      	adds	r7, #12
 8002bc4:	46bd      	mov	sp, r7
 8002bc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bca:	4770      	bx	lr
 8002bcc:	e000e100 	.word	0xe000e100
 8002bd0:	e000ed00 	.word	0xe000ed00

08002bd4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002bd4:	b480      	push	{r7}
 8002bd6:	b089      	sub	sp, #36	; 0x24
 8002bd8:	af00      	add	r7, sp, #0
 8002bda:	60f8      	str	r0, [r7, #12]
 8002bdc:	60b9      	str	r1, [r7, #8]
 8002bde:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002be0:	68fb      	ldr	r3, [r7, #12]
 8002be2:	f003 0307 	and.w	r3, r3, #7
 8002be6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002be8:	69fb      	ldr	r3, [r7, #28]
 8002bea:	f1c3 0307 	rsb	r3, r3, #7
 8002bee:	2b04      	cmp	r3, #4
 8002bf0:	bf28      	it	cs
 8002bf2:	2304      	movcs	r3, #4
 8002bf4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002bf6:	69fb      	ldr	r3, [r7, #28]
 8002bf8:	3304      	adds	r3, #4
 8002bfa:	2b06      	cmp	r3, #6
 8002bfc:	d902      	bls.n	8002c04 <NVIC_EncodePriority+0x30>
 8002bfe:	69fb      	ldr	r3, [r7, #28]
 8002c00:	3b03      	subs	r3, #3
 8002c02:	e000      	b.n	8002c06 <NVIC_EncodePriority+0x32>
 8002c04:	2300      	movs	r3, #0
 8002c06:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002c08:	f04f 32ff 	mov.w	r2, #4294967295
 8002c0c:	69bb      	ldr	r3, [r7, #24]
 8002c0e:	fa02 f303 	lsl.w	r3, r2, r3
 8002c12:	43da      	mvns	r2, r3
 8002c14:	68bb      	ldr	r3, [r7, #8]
 8002c16:	401a      	ands	r2, r3
 8002c18:	697b      	ldr	r3, [r7, #20]
 8002c1a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002c1c:	f04f 31ff 	mov.w	r1, #4294967295
 8002c20:	697b      	ldr	r3, [r7, #20]
 8002c22:	fa01 f303 	lsl.w	r3, r1, r3
 8002c26:	43d9      	mvns	r1, r3
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002c2c:	4313      	orrs	r3, r2
         );
}
 8002c2e:	4618      	mov	r0, r3
 8002c30:	3724      	adds	r7, #36	; 0x24
 8002c32:	46bd      	mov	sp, r7
 8002c34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c38:	4770      	bx	lr
	...

08002c3c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002c3c:	b580      	push	{r7, lr}
 8002c3e:	b082      	sub	sp, #8
 8002c40:	af00      	add	r7, sp, #0
 8002c42:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	3b01      	subs	r3, #1
 8002c48:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002c4c:	d301      	bcc.n	8002c52 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002c4e:	2301      	movs	r3, #1
 8002c50:	e00f      	b.n	8002c72 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002c52:	4a0a      	ldr	r2, [pc, #40]	; (8002c7c <SysTick_Config+0x40>)
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	3b01      	subs	r3, #1
 8002c58:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002c5a:	210f      	movs	r1, #15
 8002c5c:	f04f 30ff 	mov.w	r0, #4294967295
 8002c60:	f7ff ff8e 	bl	8002b80 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002c64:	4b05      	ldr	r3, [pc, #20]	; (8002c7c <SysTick_Config+0x40>)
 8002c66:	2200      	movs	r2, #0
 8002c68:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002c6a:	4b04      	ldr	r3, [pc, #16]	; (8002c7c <SysTick_Config+0x40>)
 8002c6c:	2207      	movs	r2, #7
 8002c6e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002c70:	2300      	movs	r3, #0
}
 8002c72:	4618      	mov	r0, r3
 8002c74:	3708      	adds	r7, #8
 8002c76:	46bd      	mov	sp, r7
 8002c78:	bd80      	pop	{r7, pc}
 8002c7a:	bf00      	nop
 8002c7c:	e000e010 	.word	0xe000e010

08002c80 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002c80:	b580      	push	{r7, lr}
 8002c82:	b082      	sub	sp, #8
 8002c84:	af00      	add	r7, sp, #0
 8002c86:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002c88:	6878      	ldr	r0, [r7, #4]
 8002c8a:	f7ff ff47 	bl	8002b1c <__NVIC_SetPriorityGrouping>
}
 8002c8e:	bf00      	nop
 8002c90:	3708      	adds	r7, #8
 8002c92:	46bd      	mov	sp, r7
 8002c94:	bd80      	pop	{r7, pc}

08002c96 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002c96:	b580      	push	{r7, lr}
 8002c98:	b086      	sub	sp, #24
 8002c9a:	af00      	add	r7, sp, #0
 8002c9c:	4603      	mov	r3, r0
 8002c9e:	60b9      	str	r1, [r7, #8]
 8002ca0:	607a      	str	r2, [r7, #4]
 8002ca2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002ca4:	2300      	movs	r3, #0
 8002ca6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002ca8:	f7ff ff5c 	bl	8002b64 <__NVIC_GetPriorityGrouping>
 8002cac:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002cae:	687a      	ldr	r2, [r7, #4]
 8002cb0:	68b9      	ldr	r1, [r7, #8]
 8002cb2:	6978      	ldr	r0, [r7, #20]
 8002cb4:	f7ff ff8e 	bl	8002bd4 <NVIC_EncodePriority>
 8002cb8:	4602      	mov	r2, r0
 8002cba:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002cbe:	4611      	mov	r1, r2
 8002cc0:	4618      	mov	r0, r3
 8002cc2:	f7ff ff5d 	bl	8002b80 <__NVIC_SetPriority>
}
 8002cc6:	bf00      	nop
 8002cc8:	3718      	adds	r7, #24
 8002cca:	46bd      	mov	sp, r7
 8002ccc:	bd80      	pop	{r7, pc}

08002cce <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002cce:	b580      	push	{r7, lr}
 8002cd0:	b082      	sub	sp, #8
 8002cd2:	af00      	add	r7, sp, #0
 8002cd4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002cd6:	6878      	ldr	r0, [r7, #4]
 8002cd8:	f7ff ffb0 	bl	8002c3c <SysTick_Config>
 8002cdc:	4603      	mov	r3, r0
}
 8002cde:	4618      	mov	r0, r3
 8002ce0:	3708      	adds	r7, #8
 8002ce2:	46bd      	mov	sp, r7
 8002ce4:	bd80      	pop	{r7, pc}
	...

08002ce8 <HAL_ETH_Init>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 8002ce8:	b580      	push	{r7, lr}
 8002cea:	b084      	sub	sp, #16
 8002cec:	af00      	add	r7, sp, #0
 8002cee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (heth == NULL)
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	2b00      	cmp	r3, #0
 8002cf4:	d101      	bne.n	8002cfa <HAL_ETH_Init+0x12>
  {
    return HAL_ERROR;
 8002cf6:	2301      	movs	r3, #1
 8002cf8:	e06c      	b.n	8002dd4 <HAL_ETH_Init+0xec>
  }
  if (heth->gState == HAL_ETH_STATE_RESET)
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002d00:	2b00      	cmp	r3, #0
 8002d02:	d106      	bne.n	8002d12 <HAL_ETH_Init+0x2a>
  {
    heth->gState = HAL_ETH_STATE_BUSY;
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	2223      	movs	r2, #35	; 0x23
 8002d08:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    /* Init the low level hardware */
    heth->MspInitCallback(heth);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 8002d0c:	6878      	ldr	r0, [r7, #4]
 8002d0e:	f7fe fe97 	bl	8001a40 <HAL_ETH_MspInit>

#endif /* (USE_HAL_ETH_REGISTER_CALLBACKS) */
  }

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002d12:	2300      	movs	r3, #0
 8002d14:	60bb      	str	r3, [r7, #8]
 8002d16:	4b31      	ldr	r3, [pc, #196]	; (8002ddc <HAL_ETH_Init+0xf4>)
 8002d18:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002d1a:	4a30      	ldr	r2, [pc, #192]	; (8002ddc <HAL_ETH_Init+0xf4>)
 8002d1c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002d20:	6453      	str	r3, [r2, #68]	; 0x44
 8002d22:	4b2e      	ldr	r3, [pc, #184]	; (8002ddc <HAL_ETH_Init+0xf4>)
 8002d24:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002d26:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002d2a:	60bb      	str	r3, [r7, #8]
 8002d2c:	68bb      	ldr	r3, [r7, #8]

  /* Select MII or RMII Mode*/
  SYSCFG->PMC &= ~(SYSCFG_PMC_MII_RMII_SEL);
 8002d2e:	4b2c      	ldr	r3, [pc, #176]	; (8002de0 <HAL_ETH_Init+0xf8>)
 8002d30:	685b      	ldr	r3, [r3, #4]
 8002d32:	4a2b      	ldr	r2, [pc, #172]	; (8002de0 <HAL_ETH_Init+0xf8>)
 8002d34:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8002d38:	6053      	str	r3, [r2, #4]
  SYSCFG->PMC |= (uint32_t)heth->Init.MediaInterface;
 8002d3a:	4b29      	ldr	r3, [pc, #164]	; (8002de0 <HAL_ETH_Init+0xf8>)
 8002d3c:	685a      	ldr	r2, [r3, #4]
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	689b      	ldr	r3, [r3, #8]
 8002d42:	4927      	ldr	r1, [pc, #156]	; (8002de0 <HAL_ETH_Init+0xf8>)
 8002d44:	4313      	orrs	r3, r2
 8002d46:	604b      	str	r3, [r1, #4]
  /* Dummy read to sync SYSCFG with ETH */
  (void)SYSCFG->PMC;
 8002d48:	4b25      	ldr	r3, [pc, #148]	; (8002de0 <HAL_ETH_Init+0xf8>)
 8002d4a:	685b      	ldr	r3, [r3, #4]

  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  SET_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR);
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002d54:	681b      	ldr	r3, [r3, #0]
 8002d56:	687a      	ldr	r2, [r7, #4]
 8002d58:	6812      	ldr	r2, [r2, #0]
 8002d5a:	f043 0301 	orr.w	r3, r3, #1
 8002d5e:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8002d62:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002d64:	f7ff f9ee 	bl	8002144 <HAL_GetTick>
 8002d68:	60f8      	str	r0, [r7, #12]

  /* Wait for software reset */
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 8002d6a:	e011      	b.n	8002d90 <HAL_ETH_Init+0xa8>
  {
    if (((HAL_GetTick() - tickstart) > ETH_SWRESET_TIMEOUT))
 8002d6c:	f7ff f9ea 	bl	8002144 <HAL_GetTick>
 8002d70:	4602      	mov	r2, r0
 8002d72:	68fb      	ldr	r3, [r7, #12]
 8002d74:	1ad3      	subs	r3, r2, r3
 8002d76:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8002d7a:	d909      	bls.n	8002d90 <HAL_ETH_Init+0xa8>
    {
      /* Set Error Code */
      heth->ErrorCode = HAL_ETH_ERROR_TIMEOUT;
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	2204      	movs	r2, #4
 8002d80:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
      /* Set State as Error */
      heth->gState = HAL_ETH_STATE_ERROR;
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	22e0      	movs	r2, #224	; 0xe0
 8002d88:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      /* Return Error */
      return HAL_ERROR;
 8002d8c:	2301      	movs	r3, #1
 8002d8e:	e021      	b.n	8002dd4 <HAL_ETH_Init+0xec>
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002d98:	681b      	ldr	r3, [r3, #0]
 8002d9a:	f003 0301 	and.w	r3, r3, #1
 8002d9e:	2b00      	cmp	r3, #0
 8002da0:	d1e4      	bne.n	8002d6c <HAL_ETH_Init+0x84>
    }
  }


  /*------------------ MAC, MTL and DMA default Configuration ----------------*/
  ETH_MACDMAConfig(heth);
 8002da2:	6878      	ldr	r0, [r7, #4]
 8002da4:	f000 f958 	bl	8003058 <ETH_MACDMAConfig>


  /*------------------ DMA Tx Descriptors Configuration ----------------------*/
  ETH_DMATxDescListInit(heth);
 8002da8:	6878      	ldr	r0, [r7, #4]
 8002daa:	f000 f9ff 	bl	80031ac <ETH_DMATxDescListInit>

  /*------------------ DMA Rx Descriptors Configuration ----------------------*/
  ETH_DMARxDescListInit(heth);
 8002dae:	6878      	ldr	r0, [r7, #4]
 8002db0:	f000 fa55 	bl	800325e <ETH_DMARxDescListInit>

  /*--------------------- ETHERNET MAC Address Configuration ------------------*/
  ETH_MACAddressConfig(heth, ETH_MAC_ADDRESS0, heth->Init.MACAddr);
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	685b      	ldr	r3, [r3, #4]
 8002db8:	461a      	mov	r2, r3
 8002dba:	2100      	movs	r1, #0
 8002dbc:	6878      	ldr	r0, [r7, #4]
 8002dbe:	f000 f9bd 	bl	800313c <ETH_MACAddressConfig>

  heth->ErrorCode = HAL_ETH_ERROR_NONE;
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	2200      	movs	r2, #0
 8002dc6:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  heth->gState = HAL_ETH_STATE_READY;
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	2210      	movs	r2, #16
 8002dce:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8002dd2:	2300      	movs	r3, #0
}
 8002dd4:	4618      	mov	r0, r3
 8002dd6:	3710      	adds	r7, #16
 8002dd8:	46bd      	mov	sp, r7
 8002dda:	bd80      	pop	{r7, pc}
 8002ddc:	40023800 	.word	0x40023800
 8002de0:	40013800 	.word	0x40013800

08002de4 <ETH_SetMACConfig>:
  HAL_Delay(ETH_REG_WRITE_DELAY);
  (heth->Instance)->DMAOMR = tmpreg;
}

static void ETH_SetMACConfig(ETH_HandleTypeDef *heth,  ETH_MACConfigTypeDef *macconf)
{
 8002de4:	b580      	push	{r7, lr}
 8002de6:	b084      	sub	sp, #16
 8002de8:	af00      	add	r7, sp, #0
 8002dea:	6078      	str	r0, [r7, #4]
 8002dec:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*------------------------ ETHERNET MACCR Configuration --------------------*/
  /* Get the ETHERNET MACCR value */
  tmpreg1 = (heth->Instance)->MACCR;
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	681b      	ldr	r3, [r3, #0]
 8002df4:	60fb      	str	r3, [r7, #12]
  /* Clear WD, PCE, PS, TE and RE bits */
  tmpreg1 &= ETH_MACCR_CLEAR_MASK;
 8002df6:	68fa      	ldr	r2, [r7, #12]
 8002df8:	4b51      	ldr	r3, [pc, #324]	; (8002f40 <ETH_SetMACConfig+0x15c>)
 8002dfa:	4013      	ands	r3, r2
 8002dfc:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 8002dfe:	683b      	ldr	r3, [r7, #0]
 8002e00:	7c1b      	ldrb	r3, [r3, #16]
 8002e02:	2b00      	cmp	r3, #0
 8002e04:	d102      	bne.n	8002e0c <ETH_SetMACConfig+0x28>
 8002e06:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 8002e0a:	e000      	b.n	8002e0e <ETH_SetMACConfig+0x2a>
 8002e0c:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 8002e0e:	683b      	ldr	r3, [r7, #0]
 8002e10:	7c5b      	ldrb	r3, [r3, #17]
 8002e12:	2b00      	cmp	r3, #0
 8002e14:	d102      	bne.n	8002e1c <ETH_SetMACConfig+0x38>
 8002e16:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8002e1a:	e000      	b.n	8002e1e <ETH_SetMACConfig+0x3a>
 8002e1c:	2300      	movs	r3, #0
  tmpreg1 |= (uint32_t)(((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 8002e1e:	431a      	orrs	r2, r3
                        (uint32_t)macconf->InterPacketGapVal |
 8002e20:	683b      	ldr	r3, [r7, #0]
 8002e22:	689b      	ldr	r3, [r3, #8]
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 8002e24:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 8002e26:	683b      	ldr	r3, [r7, #0]
 8002e28:	7fdb      	ldrb	r3, [r3, #31]
 8002e2a:	041b      	lsls	r3, r3, #16
                        (uint32_t)macconf->InterPacketGapVal |
 8002e2c:	431a      	orrs	r2, r3
                        macconf->Speed |
 8002e2e:	683b      	ldr	r3, [r7, #0]
 8002e30:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 8002e32:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 8002e34:	683a      	ldr	r2, [r7, #0]
 8002e36:	7f92      	ldrb	r2, [r2, #30]
 8002e38:	2a00      	cmp	r2, #0
 8002e3a:	d102      	bne.n	8002e42 <ETH_SetMACConfig+0x5e>
 8002e3c:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002e40:	e000      	b.n	8002e44 <ETH_SetMACConfig+0x60>
 8002e42:	2200      	movs	r2, #0
                        macconf->Speed |
 8002e44:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 8002e46:	683b      	ldr	r3, [r7, #0]
 8002e48:	7f1b      	ldrb	r3, [r3, #28]
 8002e4a:	031b      	lsls	r3, r3, #12
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 8002e4c:	431a      	orrs	r2, r3
                        macconf->DuplexMode |
 8002e4e:	683b      	ldr	r3, [r7, #0]
 8002e50:	699b      	ldr	r3, [r3, #24]
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 8002e52:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 8002e54:	683b      	ldr	r3, [r7, #0]
 8002e56:	791b      	ldrb	r3, [r3, #4]
 8002e58:	029b      	lsls	r3, r3, #10
                        macconf->DuplexMode |
 8002e5a:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 8002e5c:	683a      	ldr	r2, [r7, #0]
 8002e5e:	f892 2020 	ldrb.w	r2, [r2, #32]
 8002e62:	2a00      	cmp	r2, #0
 8002e64:	d102      	bne.n	8002e6c <ETH_SetMACConfig+0x88>
 8002e66:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002e6a:	e000      	b.n	8002e6e <ETH_SetMACConfig+0x8a>
 8002e6c:	2200      	movs	r2, #0
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 8002e6e:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 8002e70:	683b      	ldr	r3, [r7, #0]
 8002e72:	7bdb      	ldrb	r3, [r3, #15]
 8002e74:	01db      	lsls	r3, r3, #7
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 8002e76:	431a      	orrs	r2, r3
                        macconf->BackOffLimit |
 8002e78:	683b      	ldr	r3, [r7, #0]
 8002e7a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 8002e7c:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->DeferralCheck << 4U));
 8002e7e:	683b      	ldr	r3, [r7, #0]
 8002e80:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8002e84:	011b      	lsls	r3, r3, #4
  tmpreg1 |= (uint32_t)(((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 8002e86:	4313      	orrs	r3, r2
 8002e88:	68fa      	ldr	r2, [r7, #12]
 8002e8a:	4313      	orrs	r3, r2
 8002e8c:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACCR */
  (heth->Instance)->MACCR = (uint32_t)tmpreg1;
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	681b      	ldr	r3, [r3, #0]
 8002e92:	68fa      	ldr	r2, [r7, #12]
 8002e94:	601a      	str	r2, [r3, #0]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	681b      	ldr	r3, [r3, #0]
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8002e9e:	2001      	movs	r0, #1
 8002ea0:	f7ff f95c 	bl	800215c <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	681b      	ldr	r3, [r3, #0]
 8002ea8:	68fa      	ldr	r2, [r7, #12]
 8002eaa:	601a      	str	r2, [r3, #0]

  /*----------------------- ETHERNET MACFCR Configuration --------------------*/

  /* Get the ETHERNET MACFCR value */
  tmpreg1 = (heth->Instance)->MACFCR;
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	699b      	ldr	r3, [r3, #24]
 8002eb2:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_MACFCR_CLEAR_MASK;
 8002eb4:	68fa      	ldr	r2, [r7, #12]
 8002eb6:	f64f 7341 	movw	r3, #65345	; 0xff41
 8002eba:	4013      	ands	r3, r2
 8002ebc:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8002ebe:	683b      	ldr	r3, [r7, #0]
 8002ec0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002ec2:	041b      	lsls	r3, r3, #16
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 8002ec4:	683a      	ldr	r2, [r7, #0]
 8002ec6:	f892 204c 	ldrb.w	r2, [r2, #76]	; 0x4c
 8002eca:	2a00      	cmp	r2, #0
 8002ecc:	d101      	bne.n	8002ed2 <ETH_SetMACConfig+0xee>
 8002ece:	2280      	movs	r2, #128	; 0x80
 8002ed0:	e000      	b.n	8002ed4 <ETH_SetMACConfig+0xf0>
 8002ed2:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8002ed4:	431a      	orrs	r2, r3
                        macconf->PauseLowThreshold |
 8002ed6:	683b      	ldr	r3, [r7, #0]
 8002ed8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 8002eda:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 8002edc:	683a      	ldr	r2, [r7, #0]
 8002ede:	f892 2055 	ldrb.w	r2, [r2, #85]	; 0x55
 8002ee2:	2a01      	cmp	r2, #1
 8002ee4:	d101      	bne.n	8002eea <ETH_SetMACConfig+0x106>
 8002ee6:	2208      	movs	r2, #8
 8002ee8:	e000      	b.n	8002eec <ETH_SetMACConfig+0x108>
 8002eea:	2200      	movs	r2, #0
                        macconf->PauseLowThreshold |
 8002eec:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveFlowControl == ENABLE) ? 1U : 0U) << 2U) |
 8002eee:	683a      	ldr	r2, [r7, #0]
 8002ef0:	f892 2056 	ldrb.w	r2, [r2, #86]	; 0x56
 8002ef4:	2a01      	cmp	r2, #1
 8002ef6:	d101      	bne.n	8002efc <ETH_SetMACConfig+0x118>
 8002ef8:	2204      	movs	r2, #4
 8002efa:	e000      	b.n	8002efe <ETH_SetMACConfig+0x11a>
 8002efc:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 8002efe:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->TransmitFlowControl == ENABLE) ? 1U : 0U) << 1U));
 8002f00:	683a      	ldr	r2, [r7, #0]
 8002f02:	f892 2054 	ldrb.w	r2, [r2, #84]	; 0x54
 8002f06:	2a01      	cmp	r2, #1
 8002f08:	d101      	bne.n	8002f0e <ETH_SetMACConfig+0x12a>
 8002f0a:	2202      	movs	r2, #2
 8002f0c:	e000      	b.n	8002f10 <ETH_SetMACConfig+0x12c>
 8002f0e:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8002f10:	4313      	orrs	r3, r2
 8002f12:	68fa      	ldr	r2, [r7, #12]
 8002f14:	4313      	orrs	r3, r2
 8002f16:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACFCR */
  (heth->Instance)->MACFCR = (uint32_t)tmpreg1;
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	681b      	ldr	r3, [r3, #0]
 8002f1c:	68fa      	ldr	r2, [r7, #12]
 8002f1e:	619a      	str	r2, [r3, #24]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACFCR;
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	699b      	ldr	r3, [r3, #24]
 8002f26:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8002f28:	2001      	movs	r0, #1
 8002f2a:	f7ff f917 	bl	800215c <HAL_Delay>
  (heth->Instance)->MACFCR = tmpreg1;
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	68fa      	ldr	r2, [r7, #12]
 8002f34:	619a      	str	r2, [r3, #24]
}
 8002f36:	bf00      	nop
 8002f38:	3710      	adds	r7, #16
 8002f3a:	46bd      	mov	sp, r7
 8002f3c:	bd80      	pop	{r7, pc}
 8002f3e:	bf00      	nop
 8002f40:	ff20810f 	.word	0xff20810f

08002f44 <ETH_SetDMAConfig>:

static void ETH_SetDMAConfig(ETH_HandleTypeDef *heth,  ETH_DMAConfigTypeDef *dmaconf)
{
 8002f44:	b580      	push	{r7, lr}
 8002f46:	b084      	sub	sp, #16
 8002f48:	af00      	add	r7, sp, #0
 8002f4a:	6078      	str	r0, [r7, #4]
 8002f4c:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*----------------------- ETHERNET DMAOMR Configuration --------------------*/
  /* Get the ETHERNET DMAOMR value */
  tmpreg1 = (heth->Instance)->DMAOMR;
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	681b      	ldr	r3, [r3, #0]
 8002f52:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002f56:	699b      	ldr	r3, [r3, #24]
 8002f58:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_DMAOMR_CLEAR_MASK;
 8002f5a:	68fa      	ldr	r2, [r7, #12]
 8002f5c:	4b3d      	ldr	r3, [pc, #244]	; (8003054 <ETH_SetDMAConfig+0x110>)
 8002f5e:	4013      	ands	r3, r2
 8002f60:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8002f62:	683b      	ldr	r3, [r7, #0]
 8002f64:	7b1b      	ldrb	r3, [r3, #12]
 8002f66:	2b00      	cmp	r3, #0
 8002f68:	d102      	bne.n	8002f70 <ETH_SetDMAConfig+0x2c>
 8002f6a:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 8002f6e:	e000      	b.n	8002f72 <ETH_SetDMAConfig+0x2e>
 8002f70:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 8002f72:	683b      	ldr	r3, [r7, #0]
 8002f74:	7b5b      	ldrb	r3, [r3, #13]
 8002f76:	065b      	lsls	r3, r3, #25
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8002f78:	4313      	orrs	r3, r2
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 8002f7a:	683a      	ldr	r2, [r7, #0]
 8002f7c:	7f52      	ldrb	r2, [r2, #29]
 8002f7e:	2a00      	cmp	r2, #0
 8002f80:	d102      	bne.n	8002f88 <ETH_SetDMAConfig+0x44>
 8002f82:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8002f86:	e000      	b.n	8002f8a <ETH_SetDMAConfig+0x46>
 8002f88:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 8002f8a:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 8002f8c:	683b      	ldr	r3, [r7, #0]
 8002f8e:	7b9b      	ldrb	r3, [r3, #14]
 8002f90:	055b      	lsls	r3, r3, #21
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 8002f92:	431a      	orrs	r2, r3
                        dmaconf->TransmitThresholdControl |
 8002f94:	683b      	ldr	r3, [r7, #0]
 8002f96:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 8002f98:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 8002f9a:	683b      	ldr	r3, [r7, #0]
 8002f9c:	7f1b      	ldrb	r3, [r3, #28]
 8002f9e:	01db      	lsls	r3, r3, #7
                        dmaconf->TransmitThresholdControl |
 8002fa0:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 8002fa2:	683b      	ldr	r3, [r7, #0]
 8002fa4:	7f9b      	ldrb	r3, [r3, #30]
 8002fa6:	019b      	lsls	r3, r3, #6
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 8002fa8:	431a      	orrs	r2, r3
                        dmaconf->ReceiveThresholdControl |
 8002faa:	683b      	ldr	r3, [r7, #0]
 8002fac:	6a1b      	ldr	r3, [r3, #32]
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 8002fae:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->SecondFrameOperate << 2U));
 8002fb0:	683b      	ldr	r3, [r7, #0]
 8002fb2:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002fb6:	009b      	lsls	r3, r3, #2
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8002fb8:	4313      	orrs	r3, r2
 8002fba:	68fa      	ldr	r2, [r7, #12]
 8002fbc:	4313      	orrs	r3, r2
 8002fbe:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET DMAOMR */
  (heth->Instance)->DMAOMR = (uint32_t)tmpreg1;
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	681b      	ldr	r3, [r3, #0]
 8002fc4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002fc8:	461a      	mov	r2, r3
 8002fca:	68fb      	ldr	r3, [r7, #12]
 8002fcc:	6193      	str	r3, [r2, #24]

  /* Wait until the write operation will be taken into account:
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMAOMR;
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	681b      	ldr	r3, [r3, #0]
 8002fd2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002fd6:	699b      	ldr	r3, [r3, #24]
 8002fd8:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8002fda:	2001      	movs	r0, #1
 8002fdc:	f7ff f8be 	bl	800215c <HAL_Delay>
  (heth->Instance)->DMAOMR = tmpreg1;
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002fe8:	461a      	mov	r2, r3
 8002fea:	68fb      	ldr	r3, [r7, #12]
 8002fec:	6193      	str	r3, [r2, #24]

  /*----------------------- ETHERNET DMABMR Configuration --------------------*/
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 8002fee:	683b      	ldr	r3, [r7, #0]
 8002ff0:	791b      	ldrb	r3, [r3, #4]
 8002ff2:	065a      	lsls	r2, r3, #25
                                        dmaconf->BurstMode |
 8002ff4:	683b      	ldr	r3, [r7, #0]
 8002ff6:	689b      	ldr	r3, [r3, #8]
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 8002ff8:	431a      	orrs	r2, r3
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 8002ffa:	683b      	ldr	r3, [r7, #0]
 8002ffc:	699b      	ldr	r3, [r3, #24]
                                        dmaconf->BurstMode |
 8002ffe:	431a      	orrs	r2, r3
                                                                       Rx it is applied for the other */
                                        dmaconf->TxDMABurstLength |
 8003000:	683b      	ldr	r3, [r7, #0]
 8003002:	691b      	ldr	r3, [r3, #16]
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 8003004:	431a      	orrs	r2, r3
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 8003006:	683b      	ldr	r3, [r7, #0]
 8003008:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800300c:	01db      	lsls	r3, r3, #7
                                        dmaconf->TxDMABurstLength |
 800300e:	431a      	orrs	r2, r3
                                        (dmaconf->DescriptorSkipLength << 2U) |
 8003010:	683b      	ldr	r3, [r7, #0]
 8003012:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003014:	009b      	lsls	r3, r3, #2
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 8003016:	431a      	orrs	r2, r3
                                        dmaconf->DMAArbitration |
 8003018:	683b      	ldr	r3, [r7, #0]
 800301a:	681b      	ldr	r3, [r3, #0]
                                        (dmaconf->DescriptorSkipLength << 2U) |
 800301c:	4313      	orrs	r3, r2
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 800301e:	687a      	ldr	r2, [r7, #4]
 8003020:	6812      	ldr	r2, [r2, #0]
 8003022:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8003026:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 800302a:	6013      	str	r3, [r2, #0]
                                        ETH_DMABMR_USP); /* Enable use of separate PBL for Rx and Tx */

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMABMR;
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	681b      	ldr	r3, [r3, #0]
 8003030:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003034:	681b      	ldr	r3, [r3, #0]
 8003036:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8003038:	2001      	movs	r0, #1
 800303a:	f7ff f88f 	bl	800215c <HAL_Delay>
  (heth->Instance)->DMABMR = tmpreg1;
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003046:	461a      	mov	r2, r3
 8003048:	68fb      	ldr	r3, [r7, #12]
 800304a:	6013      	str	r3, [r2, #0]
}
 800304c:	bf00      	nop
 800304e:	3710      	adds	r7, #16
 8003050:	46bd      	mov	sp, r7
 8003052:	bd80      	pop	{r7, pc}
 8003054:	f8de3f23 	.word	0xf8de3f23

08003058 <ETH_MACDMAConfig>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth)
{
 8003058:	b580      	push	{r7, lr}
 800305a:	b0a6      	sub	sp, #152	; 0x98
 800305c:	af00      	add	r7, sp, #0
 800305e:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef macDefaultConf;
  ETH_DMAConfigTypeDef dmaDefaultConf;

  /*--------------- ETHERNET MAC registers default Configuration --------------*/
  macDefaultConf.Watchdog = ENABLE;
 8003060:	2301      	movs	r3, #1
 8003062:	f887 3044 	strb.w	r3, [r7, #68]	; 0x44
  macDefaultConf.Jabber = ENABLE;
 8003066:	2301      	movs	r3, #1
 8003068:	f887 3045 	strb.w	r3, [r7, #69]	; 0x45
  macDefaultConf.InterPacketGapVal = ETH_INTERFRAMEGAP_96BIT;
 800306c:	2300      	movs	r3, #0
 800306e:	63fb      	str	r3, [r7, #60]	; 0x3c
  macDefaultConf.CarrierSenseDuringTransmit = DISABLE;
 8003070:	2300      	movs	r3, #0
 8003072:	f887 3053 	strb.w	r3, [r7, #83]	; 0x53
  macDefaultConf.ReceiveOwn = ENABLE;
 8003076:	2301      	movs	r3, #1
 8003078:	f887 3052 	strb.w	r3, [r7, #82]	; 0x52
  macDefaultConf.LoopbackMode = DISABLE;
 800307c:	2300      	movs	r3, #0
 800307e:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
  macDefaultConf.ChecksumOffload = ENABLE;
 8003082:	2301      	movs	r3, #1
 8003084:	f887 3038 	strb.w	r3, [r7, #56]	; 0x38
  macDefaultConf.RetryTransmission = DISABLE;
 8003088:	2300      	movs	r3, #0
 800308a:	f887 3054 	strb.w	r3, [r7, #84]	; 0x54
  macDefaultConf.AutomaticPadCRCStrip = DISABLE;
 800308e:	2300      	movs	r3, #0
 8003090:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
  macDefaultConf.BackOffLimit = ETH_BACKOFFLIMIT_10;
 8003094:	2300      	movs	r3, #0
 8003096:	65bb      	str	r3, [r7, #88]	; 0x58
  macDefaultConf.DeferralCheck = DISABLE;
 8003098:	2300      	movs	r3, #0
 800309a:	f887 305c 	strb.w	r3, [r7, #92]	; 0x5c
  macDefaultConf.PauseTime = 0x0U;
 800309e:	2300      	movs	r3, #0
 80030a0:	67fb      	str	r3, [r7, #124]	; 0x7c
  macDefaultConf.ZeroQuantaPause = DISABLE;
 80030a2:	2300      	movs	r3, #0
 80030a4:	f887 3080 	strb.w	r3, [r7, #128]	; 0x80
  macDefaultConf.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS4;
 80030a8:	2300      	movs	r3, #0
 80030aa:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  macDefaultConf.ReceiveFlowControl = DISABLE;
 80030ae:	2300      	movs	r3, #0
 80030b0:	f887 308a 	strb.w	r3, [r7, #138]	; 0x8a
  macDefaultConf.TransmitFlowControl = DISABLE;
 80030b4:	2300      	movs	r3, #0
 80030b6:	f887 3088 	strb.w	r3, [r7, #136]	; 0x88
  macDefaultConf.Speed = ETH_SPEED_100M;
 80030ba:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80030be:	64bb      	str	r3, [r7, #72]	; 0x48
  macDefaultConf.DuplexMode = ETH_FULLDUPLEX_MODE;
 80030c0:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80030c4:	64fb      	str	r3, [r7, #76]	; 0x4c
  macDefaultConf.UnicastPausePacketDetect = DISABLE;
 80030c6:	2300      	movs	r3, #0
 80030c8:	f887 3089 	strb.w	r3, [r7, #137]	; 0x89

  /* MAC default configuration */
  ETH_SetMACConfig(heth, &macDefaultConf);
 80030cc:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80030d0:	4619      	mov	r1, r3
 80030d2:	6878      	ldr	r0, [r7, #4]
 80030d4:	f7ff fe86 	bl	8002de4 <ETH_SetMACConfig>

  /*--------------- ETHERNET DMA registers default Configuration --------------*/
  dmaDefaultConf.DropTCPIPChecksumErrorFrame = ENABLE;
 80030d8:	2301      	movs	r3, #1
 80030da:	753b      	strb	r3, [r7, #20]
  dmaDefaultConf.ReceiveStoreForward = ENABLE;
 80030dc:	2301      	movs	r3, #1
 80030de:	757b      	strb	r3, [r7, #21]
  dmaDefaultConf.FlushRxPacket = ENABLE;
 80030e0:	2301      	movs	r3, #1
 80030e2:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
  dmaDefaultConf.TransmitStoreForward = ENABLE;
 80030e6:	2301      	movs	r3, #1
 80030e8:	75bb      	strb	r3, [r7, #22]
  dmaDefaultConf.TransmitThresholdControl = ETH_TRANSMITTHRESHOLDCONTROL_64BYTES;
 80030ea:	2300      	movs	r3, #0
 80030ec:	61fb      	str	r3, [r7, #28]
  dmaDefaultConf.ForwardErrorFrames = DISABLE;
 80030ee:	2300      	movs	r3, #0
 80030f0:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
  dmaDefaultConf.ForwardUndersizedGoodFrames = DISABLE;
 80030f4:	2300      	movs	r3, #0
 80030f6:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  dmaDefaultConf.ReceiveThresholdControl = ETH_RECEIVEDTHRESHOLDCONTROL_64BYTES;
 80030fa:	2300      	movs	r3, #0
 80030fc:	62bb      	str	r3, [r7, #40]	; 0x28
  dmaDefaultConf.SecondFrameOperate = ENABLE;
 80030fe:	2301      	movs	r3, #1
 8003100:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
  dmaDefaultConf.AddressAlignedBeats = ENABLE;
 8003104:	2301      	movs	r3, #1
 8003106:	733b      	strb	r3, [r7, #12]
  dmaDefaultConf.BurstMode = ETH_BURSTLENGTH_FIXED;
 8003108:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800310c:	613b      	str	r3, [r7, #16]
  dmaDefaultConf.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 800310e:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8003112:	623b      	str	r3, [r7, #32]
  dmaDefaultConf.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 8003114:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8003118:	61bb      	str	r3, [r7, #24]
  dmaDefaultConf.EnhancedDescriptorFormat = ENABLE;
 800311a:	2301      	movs	r3, #1
 800311c:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
  dmaDefaultConf.DescriptorSkipLength = 0x0U;
 8003120:	2300      	movs	r3, #0
 8003122:	633b      	str	r3, [r7, #48]	; 0x30
  dmaDefaultConf.DMAArbitration = ETH_DMAARBITRATION_ROUNDROBIN_RXTX_1_1;
 8003124:	2300      	movs	r3, #0
 8003126:	60bb      	str	r3, [r7, #8]

  /* DMA default configuration */
  ETH_SetDMAConfig(heth, &dmaDefaultConf);
 8003128:	f107 0308 	add.w	r3, r7, #8
 800312c:	4619      	mov	r1, r3
 800312e:	6878      	ldr	r0, [r7, #4]
 8003130:	f7ff ff08 	bl	8002f44 <ETH_SetDMAConfig>
}
 8003134:	bf00      	nop
 8003136:	3798      	adds	r7, #152	; 0x98
 8003138:	46bd      	mov	sp, r7
 800313a:	bd80      	pop	{r7, pc}

0800313c <ETH_MACAddressConfig>:
  *             @arg ETH_MAC_Address3: MAC Address3
  * @param  Addr Pointer to MAC address buffer data (6 bytes)
  * @retval HAL status
  */
static void ETH_MACAddressConfig(ETH_HandleTypeDef *heth, uint32_t MacAddr, uint8_t *Addr)
{
 800313c:	b480      	push	{r7}
 800313e:	b087      	sub	sp, #28
 8003140:	af00      	add	r7, sp, #0
 8003142:	60f8      	str	r0, [r7, #12]
 8003144:	60b9      	str	r1, [r7, #8]
 8003146:	607a      	str	r2, [r7, #4]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);

  /* Calculate the selected MAC address high register */
  tmpreg1 = ((uint32_t)Addr[5U] << 8U) | (uint32_t)Addr[4U];
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	3305      	adds	r3, #5
 800314c:	781b      	ldrb	r3, [r3, #0]
 800314e:	021b      	lsls	r3, r3, #8
 8003150:	687a      	ldr	r2, [r7, #4]
 8003152:	3204      	adds	r2, #4
 8003154:	7812      	ldrb	r2, [r2, #0]
 8003156:	4313      	orrs	r3, r2
 8003158:	617b      	str	r3, [r7, #20]
  /* Load the selected MAC address high register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_HBASE + MacAddr))) = tmpreg1;
 800315a:	68ba      	ldr	r2, [r7, #8]
 800315c:	4b11      	ldr	r3, [pc, #68]	; (80031a4 <ETH_MACAddressConfig+0x68>)
 800315e:	4413      	add	r3, r2
 8003160:	461a      	mov	r2, r3
 8003162:	697b      	ldr	r3, [r7, #20]
 8003164:	6013      	str	r3, [r2, #0]
  /* Calculate the selected MAC address low register */
  tmpreg1 = ((uint32_t)Addr[3U] << 24U) | ((uint32_t)Addr[2U] << 16U) | ((uint32_t)Addr[1U] << 8U) | Addr[0U];
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	3303      	adds	r3, #3
 800316a:	781b      	ldrb	r3, [r3, #0]
 800316c:	061a      	lsls	r2, r3, #24
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	3302      	adds	r3, #2
 8003172:	781b      	ldrb	r3, [r3, #0]
 8003174:	041b      	lsls	r3, r3, #16
 8003176:	431a      	orrs	r2, r3
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	3301      	adds	r3, #1
 800317c:	781b      	ldrb	r3, [r3, #0]
 800317e:	021b      	lsls	r3, r3, #8
 8003180:	4313      	orrs	r3, r2
 8003182:	687a      	ldr	r2, [r7, #4]
 8003184:	7812      	ldrb	r2, [r2, #0]
 8003186:	4313      	orrs	r3, r2
 8003188:	617b      	str	r3, [r7, #20]

  /* Load the selected MAC address low register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_LBASE + MacAddr))) = tmpreg1;
 800318a:	68ba      	ldr	r2, [r7, #8]
 800318c:	4b06      	ldr	r3, [pc, #24]	; (80031a8 <ETH_MACAddressConfig+0x6c>)
 800318e:	4413      	add	r3, r2
 8003190:	461a      	mov	r2, r3
 8003192:	697b      	ldr	r3, [r7, #20]
 8003194:	6013      	str	r3, [r2, #0]
}
 8003196:	bf00      	nop
 8003198:	371c      	adds	r7, #28
 800319a:	46bd      	mov	sp, r7
 800319c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031a0:	4770      	bx	lr
 80031a2:	bf00      	nop
 80031a4:	40028040 	.word	0x40028040
 80031a8:	40028044 	.word	0x40028044

080031ac <ETH_DMATxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMATxDescListInit(ETH_HandleTypeDef *heth)
{
 80031ac:	b480      	push	{r7}
 80031ae:	b085      	sub	sp, #20
 80031b0:	af00      	add	r7, sp, #0
 80031b2:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmatxdesc;
  uint32_t i;

  /* Fill each DMATxDesc descriptor with the right values */
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 80031b4:	2300      	movs	r3, #0
 80031b6:	60fb      	str	r3, [r7, #12]
 80031b8:	e03e      	b.n	8003238 <ETH_DMATxDescListInit+0x8c>
  {
    dmatxdesc = heth->Init.TxDesc + i;
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	68d9      	ldr	r1, [r3, #12]
 80031be:	68fa      	ldr	r2, [r7, #12]
 80031c0:	4613      	mov	r3, r2
 80031c2:	009b      	lsls	r3, r3, #2
 80031c4:	4413      	add	r3, r2
 80031c6:	00db      	lsls	r3, r3, #3
 80031c8:	440b      	add	r3, r1
 80031ca:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmatxdesc->DESC0, 0x0);
 80031cc:	68bb      	ldr	r3, [r7, #8]
 80031ce:	2200      	movs	r2, #0
 80031d0:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmatxdesc->DESC1, 0x0);
 80031d2:	68bb      	ldr	r3, [r7, #8]
 80031d4:	2200      	movs	r2, #0
 80031d6:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmatxdesc->DESC2, 0x0);
 80031d8:	68bb      	ldr	r3, [r7, #8]
 80031da:	2200      	movs	r2, #0
 80031dc:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmatxdesc->DESC3, 0x0);
 80031de:	68bb      	ldr	r3, [r7, #8]
 80031e0:	2200      	movs	r2, #0
 80031e2:	60da      	str	r2, [r3, #12]

    WRITE_REG(heth->TxDescList.TxDesc[i], (uint32_t)dmatxdesc);
 80031e4:	68b9      	ldr	r1, [r7, #8]
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	68fa      	ldr	r2, [r7, #12]
 80031ea:	3206      	adds	r2, #6
 80031ec:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    /* Set Second Address Chained bit */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_TCH);
 80031f0:	68bb      	ldr	r3, [r7, #8]
 80031f2:	681b      	ldr	r3, [r3, #0]
 80031f4:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 80031f8:	68bb      	ldr	r3, [r7, #8]
 80031fa:	601a      	str	r2, [r3, #0]

    if (i < ((uint32_t)ETH_TX_DESC_CNT - 1U))
 80031fc:	68fb      	ldr	r3, [r7, #12]
 80031fe:	2b02      	cmp	r3, #2
 8003200:	d80c      	bhi.n	800321c <ETH_DMATxDescListInit+0x70>
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc + i + 1U));
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	68d9      	ldr	r1, [r3, #12]
 8003206:	68fb      	ldr	r3, [r7, #12]
 8003208:	1c5a      	adds	r2, r3, #1
 800320a:	4613      	mov	r3, r2
 800320c:	009b      	lsls	r3, r3, #2
 800320e:	4413      	add	r3, r2
 8003210:	00db      	lsls	r3, r3, #3
 8003212:	440b      	add	r3, r1
 8003214:	461a      	mov	r2, r3
 8003216:	68bb      	ldr	r3, [r7, #8]
 8003218:	60da      	str	r2, [r3, #12]
 800321a:	e004      	b.n	8003226 <ETH_DMATxDescListInit+0x7a>
    }
    else
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc));
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	68db      	ldr	r3, [r3, #12]
 8003220:	461a      	mov	r2, r3
 8003222:	68bb      	ldr	r3, [r7, #8]
 8003224:	60da      	str	r2, [r3, #12]
    }

    /* Set the DMA Tx descriptors checksum insertion */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_CHECKSUMTCPUDPICMPFULL);
 8003226:	68bb      	ldr	r3, [r7, #8]
 8003228:	681b      	ldr	r3, [r3, #0]
 800322a:	f443 0240 	orr.w	r2, r3, #12582912	; 0xc00000
 800322e:	68bb      	ldr	r3, [r7, #8]
 8003230:	601a      	str	r2, [r3, #0]
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8003232:	68fb      	ldr	r3, [r7, #12]
 8003234:	3301      	adds	r3, #1
 8003236:	60fb      	str	r3, [r7, #12]
 8003238:	68fb      	ldr	r3, [r7, #12]
 800323a:	2b03      	cmp	r3, #3
 800323c:	d9bd      	bls.n	80031ba <ETH_DMATxDescListInit+0xe>
  }

  heth->TxDescList.CurTxDesc = 0;
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	2200      	movs	r2, #0
 8003242:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set Transmit Descriptor List Address */
  WRITE_REG(heth->Instance->DMATDLAR, (uint32_t) heth->Init.TxDesc);
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	68da      	ldr	r2, [r3, #12]
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003250:	611a      	str	r2, [r3, #16]
}
 8003252:	bf00      	nop
 8003254:	3714      	adds	r7, #20
 8003256:	46bd      	mov	sp, r7
 8003258:	f85d 7b04 	ldr.w	r7, [sp], #4
 800325c:	4770      	bx	lr

0800325e <ETH_DMARxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMARxDescListInit(ETH_HandleTypeDef *heth)
{
 800325e:	b480      	push	{r7}
 8003260:	b085      	sub	sp, #20
 8003262:	af00      	add	r7, sp, #0
 8003264:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t i;

  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8003266:	2300      	movs	r3, #0
 8003268:	60fb      	str	r3, [r7, #12]
 800326a:	e046      	b.n	80032fa <ETH_DMARxDescListInit+0x9c>
  {
    dmarxdesc =  heth->Init.RxDesc + i;
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	6919      	ldr	r1, [r3, #16]
 8003270:	68fa      	ldr	r2, [r7, #12]
 8003272:	4613      	mov	r3, r2
 8003274:	009b      	lsls	r3, r3, #2
 8003276:	4413      	add	r3, r2
 8003278:	00db      	lsls	r3, r3, #3
 800327a:	440b      	add	r3, r1
 800327c:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmarxdesc->DESC0, 0x0);
 800327e:	68bb      	ldr	r3, [r7, #8]
 8003280:	2200      	movs	r2, #0
 8003282:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmarxdesc->DESC1, 0x0);
 8003284:	68bb      	ldr	r3, [r7, #8]
 8003286:	2200      	movs	r2, #0
 8003288:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmarxdesc->DESC2, 0x0);
 800328a:	68bb      	ldr	r3, [r7, #8]
 800328c:	2200      	movs	r2, #0
 800328e:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmarxdesc->DESC3, 0x0);
 8003290:	68bb      	ldr	r3, [r7, #8]
 8003292:	2200      	movs	r2, #0
 8003294:	60da      	str	r2, [r3, #12]
    WRITE_REG(dmarxdesc->BackupAddr0, 0x0);
 8003296:	68bb      	ldr	r3, [r7, #8]
 8003298:	2200      	movs	r2, #0
 800329a:	621a      	str	r2, [r3, #32]
    WRITE_REG(dmarxdesc->BackupAddr1, 0x0);
 800329c:	68bb      	ldr	r3, [r7, #8]
 800329e:	2200      	movs	r2, #0
 80032a0:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set Own bit of the Rx descriptor Status */
    dmarxdesc->DESC0 = ETH_DMARXDESC_OWN;
 80032a2:	68bb      	ldr	r3, [r7, #8]
 80032a4:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 80032a8:	601a      	str	r2, [r3, #0]

    /* Set Buffer1 size and Second Address Chained bit */
    dmarxdesc->DESC1 = ETH_DMARXDESC_RCH | ETH_RX_BUF_SIZE;
 80032aa:	68bb      	ldr	r3, [r7, #8]
 80032ac:	f244 52f4 	movw	r2, #17908	; 0x45f4
 80032b0:	605a      	str	r2, [r3, #4]

    /* Enable Ethernet DMA Rx Descriptor interrupt */
    dmarxdesc->DESC1 &= ~ETH_DMARXDESC_DIC;
 80032b2:	68bb      	ldr	r3, [r7, #8]
 80032b4:	685b      	ldr	r3, [r3, #4]
 80032b6:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80032ba:	68bb      	ldr	r3, [r7, #8]
 80032bc:	605a      	str	r2, [r3, #4]

    /* Set Rx descritors addresses */
    WRITE_REG(heth->RxDescList.RxDesc[i], (uint32_t)dmarxdesc);
 80032be:	68b9      	ldr	r1, [r7, #8]
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	68fa      	ldr	r2, [r7, #12]
 80032c4:	3212      	adds	r2, #18
 80032c6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    if (i < ((uint32_t)ETH_RX_DESC_CNT - 1U))
 80032ca:	68fb      	ldr	r3, [r7, #12]
 80032cc:	2b02      	cmp	r3, #2
 80032ce:	d80c      	bhi.n	80032ea <ETH_DMARxDescListInit+0x8c>
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc + i + 1U));
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	6919      	ldr	r1, [r3, #16]
 80032d4:	68fb      	ldr	r3, [r7, #12]
 80032d6:	1c5a      	adds	r2, r3, #1
 80032d8:	4613      	mov	r3, r2
 80032da:	009b      	lsls	r3, r3, #2
 80032dc:	4413      	add	r3, r2
 80032de:	00db      	lsls	r3, r3, #3
 80032e0:	440b      	add	r3, r1
 80032e2:	461a      	mov	r2, r3
 80032e4:	68bb      	ldr	r3, [r7, #8]
 80032e6:	60da      	str	r2, [r3, #12]
 80032e8:	e004      	b.n	80032f4 <ETH_DMARxDescListInit+0x96>
    }
    else
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc));
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	691b      	ldr	r3, [r3, #16]
 80032ee:	461a      	mov	r2, r3
 80032f0:	68bb      	ldr	r3, [r7, #8]
 80032f2:	60da      	str	r2, [r3, #12]
  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 80032f4:	68fb      	ldr	r3, [r7, #12]
 80032f6:	3301      	adds	r3, #1
 80032f8:	60fb      	str	r3, [r7, #12]
 80032fa:	68fb      	ldr	r3, [r7, #12]
 80032fc:	2b03      	cmp	r3, #3
 80032fe:	d9b5      	bls.n	800326c <ETH_DMARxDescListInit+0xe>
    }
  }

  WRITE_REG(heth->RxDescList.RxDescIdx, 0);
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	2200      	movs	r2, #0
 8003304:	65da      	str	r2, [r3, #92]	; 0x5c
  WRITE_REG(heth->RxDescList.RxDescCnt, 0);
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	2200      	movs	r2, #0
 800330a:	661a      	str	r2, [r3, #96]	; 0x60
  WRITE_REG(heth->RxDescList.RxBuildDescIdx, 0);
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	2200      	movs	r2, #0
 8003310:	669a      	str	r2, [r3, #104]	; 0x68
  WRITE_REG(heth->RxDescList.RxBuildDescCnt, 0);
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	2200      	movs	r2, #0
 8003316:	66da      	str	r2, [r3, #108]	; 0x6c
  WRITE_REG(heth->RxDescList.ItMode, 0);
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	2200      	movs	r2, #0
 800331c:	659a      	str	r2, [r3, #88]	; 0x58

  /* Set Receive Descriptor List Address */
  WRITE_REG(heth->Instance->DMARDLAR, (uint32_t) heth->Init.RxDesc);
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	691a      	ldr	r2, [r3, #16]
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	681b      	ldr	r3, [r3, #0]
 8003326:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800332a:	60da      	str	r2, [r3, #12]
}
 800332c:	bf00      	nop
 800332e:	3714      	adds	r7, #20
 8003330:	46bd      	mov	sp, r7
 8003332:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003336:	4770      	bx	lr

08003338 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003338:	b480      	push	{r7}
 800333a:	b089      	sub	sp, #36	; 0x24
 800333c:	af00      	add	r7, sp, #0
 800333e:	6078      	str	r0, [r7, #4]
 8003340:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003342:	2300      	movs	r3, #0
 8003344:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003346:	2300      	movs	r3, #0
 8003348:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800334a:	2300      	movs	r3, #0
 800334c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800334e:	2300      	movs	r3, #0
 8003350:	61fb      	str	r3, [r7, #28]
 8003352:	e177      	b.n	8003644 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003354:	2201      	movs	r2, #1
 8003356:	69fb      	ldr	r3, [r7, #28]
 8003358:	fa02 f303 	lsl.w	r3, r2, r3
 800335c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800335e:	683b      	ldr	r3, [r7, #0]
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	697a      	ldr	r2, [r7, #20]
 8003364:	4013      	ands	r3, r2
 8003366:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003368:	693a      	ldr	r2, [r7, #16]
 800336a:	697b      	ldr	r3, [r7, #20]
 800336c:	429a      	cmp	r2, r3
 800336e:	f040 8166 	bne.w	800363e <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003372:	683b      	ldr	r3, [r7, #0]
 8003374:	685b      	ldr	r3, [r3, #4]
 8003376:	f003 0303 	and.w	r3, r3, #3
 800337a:	2b01      	cmp	r3, #1
 800337c:	d005      	beq.n	800338a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800337e:	683b      	ldr	r3, [r7, #0]
 8003380:	685b      	ldr	r3, [r3, #4]
 8003382:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003386:	2b02      	cmp	r3, #2
 8003388:	d130      	bne.n	80033ec <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	689b      	ldr	r3, [r3, #8]
 800338e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003390:	69fb      	ldr	r3, [r7, #28]
 8003392:	005b      	lsls	r3, r3, #1
 8003394:	2203      	movs	r2, #3
 8003396:	fa02 f303 	lsl.w	r3, r2, r3
 800339a:	43db      	mvns	r3, r3
 800339c:	69ba      	ldr	r2, [r7, #24]
 800339e:	4013      	ands	r3, r2
 80033a0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80033a2:	683b      	ldr	r3, [r7, #0]
 80033a4:	68da      	ldr	r2, [r3, #12]
 80033a6:	69fb      	ldr	r3, [r7, #28]
 80033a8:	005b      	lsls	r3, r3, #1
 80033aa:	fa02 f303 	lsl.w	r3, r2, r3
 80033ae:	69ba      	ldr	r2, [r7, #24]
 80033b0:	4313      	orrs	r3, r2
 80033b2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	69ba      	ldr	r2, [r7, #24]
 80033b8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	685b      	ldr	r3, [r3, #4]
 80033be:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80033c0:	2201      	movs	r2, #1
 80033c2:	69fb      	ldr	r3, [r7, #28]
 80033c4:	fa02 f303 	lsl.w	r3, r2, r3
 80033c8:	43db      	mvns	r3, r3
 80033ca:	69ba      	ldr	r2, [r7, #24]
 80033cc:	4013      	ands	r3, r2
 80033ce:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80033d0:	683b      	ldr	r3, [r7, #0]
 80033d2:	685b      	ldr	r3, [r3, #4]
 80033d4:	091b      	lsrs	r3, r3, #4
 80033d6:	f003 0201 	and.w	r2, r3, #1
 80033da:	69fb      	ldr	r3, [r7, #28]
 80033dc:	fa02 f303 	lsl.w	r3, r2, r3
 80033e0:	69ba      	ldr	r2, [r7, #24]
 80033e2:	4313      	orrs	r3, r2
 80033e4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	69ba      	ldr	r2, [r7, #24]
 80033ea:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80033ec:	683b      	ldr	r3, [r7, #0]
 80033ee:	685b      	ldr	r3, [r3, #4]
 80033f0:	f003 0303 	and.w	r3, r3, #3
 80033f4:	2b03      	cmp	r3, #3
 80033f6:	d017      	beq.n	8003428 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	68db      	ldr	r3, [r3, #12]
 80033fc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80033fe:	69fb      	ldr	r3, [r7, #28]
 8003400:	005b      	lsls	r3, r3, #1
 8003402:	2203      	movs	r2, #3
 8003404:	fa02 f303 	lsl.w	r3, r2, r3
 8003408:	43db      	mvns	r3, r3
 800340a:	69ba      	ldr	r2, [r7, #24]
 800340c:	4013      	ands	r3, r2
 800340e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003410:	683b      	ldr	r3, [r7, #0]
 8003412:	689a      	ldr	r2, [r3, #8]
 8003414:	69fb      	ldr	r3, [r7, #28]
 8003416:	005b      	lsls	r3, r3, #1
 8003418:	fa02 f303 	lsl.w	r3, r2, r3
 800341c:	69ba      	ldr	r2, [r7, #24]
 800341e:	4313      	orrs	r3, r2
 8003420:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	69ba      	ldr	r2, [r7, #24]
 8003426:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003428:	683b      	ldr	r3, [r7, #0]
 800342a:	685b      	ldr	r3, [r3, #4]
 800342c:	f003 0303 	and.w	r3, r3, #3
 8003430:	2b02      	cmp	r3, #2
 8003432:	d123      	bne.n	800347c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003434:	69fb      	ldr	r3, [r7, #28]
 8003436:	08da      	lsrs	r2, r3, #3
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	3208      	adds	r2, #8
 800343c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003440:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003442:	69fb      	ldr	r3, [r7, #28]
 8003444:	f003 0307 	and.w	r3, r3, #7
 8003448:	009b      	lsls	r3, r3, #2
 800344a:	220f      	movs	r2, #15
 800344c:	fa02 f303 	lsl.w	r3, r2, r3
 8003450:	43db      	mvns	r3, r3
 8003452:	69ba      	ldr	r2, [r7, #24]
 8003454:	4013      	ands	r3, r2
 8003456:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003458:	683b      	ldr	r3, [r7, #0]
 800345a:	691a      	ldr	r2, [r3, #16]
 800345c:	69fb      	ldr	r3, [r7, #28]
 800345e:	f003 0307 	and.w	r3, r3, #7
 8003462:	009b      	lsls	r3, r3, #2
 8003464:	fa02 f303 	lsl.w	r3, r2, r3
 8003468:	69ba      	ldr	r2, [r7, #24]
 800346a:	4313      	orrs	r3, r2
 800346c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800346e:	69fb      	ldr	r3, [r7, #28]
 8003470:	08da      	lsrs	r2, r3, #3
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	3208      	adds	r2, #8
 8003476:	69b9      	ldr	r1, [r7, #24]
 8003478:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003482:	69fb      	ldr	r3, [r7, #28]
 8003484:	005b      	lsls	r3, r3, #1
 8003486:	2203      	movs	r2, #3
 8003488:	fa02 f303 	lsl.w	r3, r2, r3
 800348c:	43db      	mvns	r3, r3
 800348e:	69ba      	ldr	r2, [r7, #24]
 8003490:	4013      	ands	r3, r2
 8003492:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003494:	683b      	ldr	r3, [r7, #0]
 8003496:	685b      	ldr	r3, [r3, #4]
 8003498:	f003 0203 	and.w	r2, r3, #3
 800349c:	69fb      	ldr	r3, [r7, #28]
 800349e:	005b      	lsls	r3, r3, #1
 80034a0:	fa02 f303 	lsl.w	r3, r2, r3
 80034a4:	69ba      	ldr	r2, [r7, #24]
 80034a6:	4313      	orrs	r3, r2
 80034a8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	69ba      	ldr	r2, [r7, #24]
 80034ae:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80034b0:	683b      	ldr	r3, [r7, #0]
 80034b2:	685b      	ldr	r3, [r3, #4]
 80034b4:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80034b8:	2b00      	cmp	r3, #0
 80034ba:	f000 80c0 	beq.w	800363e <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80034be:	2300      	movs	r3, #0
 80034c0:	60fb      	str	r3, [r7, #12]
 80034c2:	4b66      	ldr	r3, [pc, #408]	; (800365c <HAL_GPIO_Init+0x324>)
 80034c4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80034c6:	4a65      	ldr	r2, [pc, #404]	; (800365c <HAL_GPIO_Init+0x324>)
 80034c8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80034cc:	6453      	str	r3, [r2, #68]	; 0x44
 80034ce:	4b63      	ldr	r3, [pc, #396]	; (800365c <HAL_GPIO_Init+0x324>)
 80034d0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80034d2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80034d6:	60fb      	str	r3, [r7, #12]
 80034d8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80034da:	4a61      	ldr	r2, [pc, #388]	; (8003660 <HAL_GPIO_Init+0x328>)
 80034dc:	69fb      	ldr	r3, [r7, #28]
 80034de:	089b      	lsrs	r3, r3, #2
 80034e0:	3302      	adds	r3, #2
 80034e2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80034e6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80034e8:	69fb      	ldr	r3, [r7, #28]
 80034ea:	f003 0303 	and.w	r3, r3, #3
 80034ee:	009b      	lsls	r3, r3, #2
 80034f0:	220f      	movs	r2, #15
 80034f2:	fa02 f303 	lsl.w	r3, r2, r3
 80034f6:	43db      	mvns	r3, r3
 80034f8:	69ba      	ldr	r2, [r7, #24]
 80034fa:	4013      	ands	r3, r2
 80034fc:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	4a58      	ldr	r2, [pc, #352]	; (8003664 <HAL_GPIO_Init+0x32c>)
 8003502:	4293      	cmp	r3, r2
 8003504:	d037      	beq.n	8003576 <HAL_GPIO_Init+0x23e>
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	4a57      	ldr	r2, [pc, #348]	; (8003668 <HAL_GPIO_Init+0x330>)
 800350a:	4293      	cmp	r3, r2
 800350c:	d031      	beq.n	8003572 <HAL_GPIO_Init+0x23a>
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	4a56      	ldr	r2, [pc, #344]	; (800366c <HAL_GPIO_Init+0x334>)
 8003512:	4293      	cmp	r3, r2
 8003514:	d02b      	beq.n	800356e <HAL_GPIO_Init+0x236>
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	4a55      	ldr	r2, [pc, #340]	; (8003670 <HAL_GPIO_Init+0x338>)
 800351a:	4293      	cmp	r3, r2
 800351c:	d025      	beq.n	800356a <HAL_GPIO_Init+0x232>
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	4a54      	ldr	r2, [pc, #336]	; (8003674 <HAL_GPIO_Init+0x33c>)
 8003522:	4293      	cmp	r3, r2
 8003524:	d01f      	beq.n	8003566 <HAL_GPIO_Init+0x22e>
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	4a53      	ldr	r2, [pc, #332]	; (8003678 <HAL_GPIO_Init+0x340>)
 800352a:	4293      	cmp	r3, r2
 800352c:	d019      	beq.n	8003562 <HAL_GPIO_Init+0x22a>
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	4a52      	ldr	r2, [pc, #328]	; (800367c <HAL_GPIO_Init+0x344>)
 8003532:	4293      	cmp	r3, r2
 8003534:	d013      	beq.n	800355e <HAL_GPIO_Init+0x226>
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	4a51      	ldr	r2, [pc, #324]	; (8003680 <HAL_GPIO_Init+0x348>)
 800353a:	4293      	cmp	r3, r2
 800353c:	d00d      	beq.n	800355a <HAL_GPIO_Init+0x222>
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	4a50      	ldr	r2, [pc, #320]	; (8003684 <HAL_GPIO_Init+0x34c>)
 8003542:	4293      	cmp	r3, r2
 8003544:	d007      	beq.n	8003556 <HAL_GPIO_Init+0x21e>
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	4a4f      	ldr	r2, [pc, #316]	; (8003688 <HAL_GPIO_Init+0x350>)
 800354a:	4293      	cmp	r3, r2
 800354c:	d101      	bne.n	8003552 <HAL_GPIO_Init+0x21a>
 800354e:	2309      	movs	r3, #9
 8003550:	e012      	b.n	8003578 <HAL_GPIO_Init+0x240>
 8003552:	230a      	movs	r3, #10
 8003554:	e010      	b.n	8003578 <HAL_GPIO_Init+0x240>
 8003556:	2308      	movs	r3, #8
 8003558:	e00e      	b.n	8003578 <HAL_GPIO_Init+0x240>
 800355a:	2307      	movs	r3, #7
 800355c:	e00c      	b.n	8003578 <HAL_GPIO_Init+0x240>
 800355e:	2306      	movs	r3, #6
 8003560:	e00a      	b.n	8003578 <HAL_GPIO_Init+0x240>
 8003562:	2305      	movs	r3, #5
 8003564:	e008      	b.n	8003578 <HAL_GPIO_Init+0x240>
 8003566:	2304      	movs	r3, #4
 8003568:	e006      	b.n	8003578 <HAL_GPIO_Init+0x240>
 800356a:	2303      	movs	r3, #3
 800356c:	e004      	b.n	8003578 <HAL_GPIO_Init+0x240>
 800356e:	2302      	movs	r3, #2
 8003570:	e002      	b.n	8003578 <HAL_GPIO_Init+0x240>
 8003572:	2301      	movs	r3, #1
 8003574:	e000      	b.n	8003578 <HAL_GPIO_Init+0x240>
 8003576:	2300      	movs	r3, #0
 8003578:	69fa      	ldr	r2, [r7, #28]
 800357a:	f002 0203 	and.w	r2, r2, #3
 800357e:	0092      	lsls	r2, r2, #2
 8003580:	4093      	lsls	r3, r2
 8003582:	69ba      	ldr	r2, [r7, #24]
 8003584:	4313      	orrs	r3, r2
 8003586:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003588:	4935      	ldr	r1, [pc, #212]	; (8003660 <HAL_GPIO_Init+0x328>)
 800358a:	69fb      	ldr	r3, [r7, #28]
 800358c:	089b      	lsrs	r3, r3, #2
 800358e:	3302      	adds	r3, #2
 8003590:	69ba      	ldr	r2, [r7, #24]
 8003592:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003596:	4b3d      	ldr	r3, [pc, #244]	; (800368c <HAL_GPIO_Init+0x354>)
 8003598:	689b      	ldr	r3, [r3, #8]
 800359a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800359c:	693b      	ldr	r3, [r7, #16]
 800359e:	43db      	mvns	r3, r3
 80035a0:	69ba      	ldr	r2, [r7, #24]
 80035a2:	4013      	ands	r3, r2
 80035a4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80035a6:	683b      	ldr	r3, [r7, #0]
 80035a8:	685b      	ldr	r3, [r3, #4]
 80035aa:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80035ae:	2b00      	cmp	r3, #0
 80035b0:	d003      	beq.n	80035ba <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 80035b2:	69ba      	ldr	r2, [r7, #24]
 80035b4:	693b      	ldr	r3, [r7, #16]
 80035b6:	4313      	orrs	r3, r2
 80035b8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80035ba:	4a34      	ldr	r2, [pc, #208]	; (800368c <HAL_GPIO_Init+0x354>)
 80035bc:	69bb      	ldr	r3, [r7, #24]
 80035be:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80035c0:	4b32      	ldr	r3, [pc, #200]	; (800368c <HAL_GPIO_Init+0x354>)
 80035c2:	68db      	ldr	r3, [r3, #12]
 80035c4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80035c6:	693b      	ldr	r3, [r7, #16]
 80035c8:	43db      	mvns	r3, r3
 80035ca:	69ba      	ldr	r2, [r7, #24]
 80035cc:	4013      	ands	r3, r2
 80035ce:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80035d0:	683b      	ldr	r3, [r7, #0]
 80035d2:	685b      	ldr	r3, [r3, #4]
 80035d4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80035d8:	2b00      	cmp	r3, #0
 80035da:	d003      	beq.n	80035e4 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 80035dc:	69ba      	ldr	r2, [r7, #24]
 80035de:	693b      	ldr	r3, [r7, #16]
 80035e0:	4313      	orrs	r3, r2
 80035e2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80035e4:	4a29      	ldr	r2, [pc, #164]	; (800368c <HAL_GPIO_Init+0x354>)
 80035e6:	69bb      	ldr	r3, [r7, #24]
 80035e8:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80035ea:	4b28      	ldr	r3, [pc, #160]	; (800368c <HAL_GPIO_Init+0x354>)
 80035ec:	685b      	ldr	r3, [r3, #4]
 80035ee:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80035f0:	693b      	ldr	r3, [r7, #16]
 80035f2:	43db      	mvns	r3, r3
 80035f4:	69ba      	ldr	r2, [r7, #24]
 80035f6:	4013      	ands	r3, r2
 80035f8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80035fa:	683b      	ldr	r3, [r7, #0]
 80035fc:	685b      	ldr	r3, [r3, #4]
 80035fe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003602:	2b00      	cmp	r3, #0
 8003604:	d003      	beq.n	800360e <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8003606:	69ba      	ldr	r2, [r7, #24]
 8003608:	693b      	ldr	r3, [r7, #16]
 800360a:	4313      	orrs	r3, r2
 800360c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800360e:	4a1f      	ldr	r2, [pc, #124]	; (800368c <HAL_GPIO_Init+0x354>)
 8003610:	69bb      	ldr	r3, [r7, #24]
 8003612:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003614:	4b1d      	ldr	r3, [pc, #116]	; (800368c <HAL_GPIO_Init+0x354>)
 8003616:	681b      	ldr	r3, [r3, #0]
 8003618:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800361a:	693b      	ldr	r3, [r7, #16]
 800361c:	43db      	mvns	r3, r3
 800361e:	69ba      	ldr	r2, [r7, #24]
 8003620:	4013      	ands	r3, r2
 8003622:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003624:	683b      	ldr	r3, [r7, #0]
 8003626:	685b      	ldr	r3, [r3, #4]
 8003628:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800362c:	2b00      	cmp	r3, #0
 800362e:	d003      	beq.n	8003638 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8003630:	69ba      	ldr	r2, [r7, #24]
 8003632:	693b      	ldr	r3, [r7, #16]
 8003634:	4313      	orrs	r3, r2
 8003636:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003638:	4a14      	ldr	r2, [pc, #80]	; (800368c <HAL_GPIO_Init+0x354>)
 800363a:	69bb      	ldr	r3, [r7, #24]
 800363c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800363e:	69fb      	ldr	r3, [r7, #28]
 8003640:	3301      	adds	r3, #1
 8003642:	61fb      	str	r3, [r7, #28]
 8003644:	69fb      	ldr	r3, [r7, #28]
 8003646:	2b0f      	cmp	r3, #15
 8003648:	f67f ae84 	bls.w	8003354 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800364c:	bf00      	nop
 800364e:	bf00      	nop
 8003650:	3724      	adds	r7, #36	; 0x24
 8003652:	46bd      	mov	sp, r7
 8003654:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003658:	4770      	bx	lr
 800365a:	bf00      	nop
 800365c:	40023800 	.word	0x40023800
 8003660:	40013800 	.word	0x40013800
 8003664:	40020000 	.word	0x40020000
 8003668:	40020400 	.word	0x40020400
 800366c:	40020800 	.word	0x40020800
 8003670:	40020c00 	.word	0x40020c00
 8003674:	40021000 	.word	0x40021000
 8003678:	40021400 	.word	0x40021400
 800367c:	40021800 	.word	0x40021800
 8003680:	40021c00 	.word	0x40021c00
 8003684:	40022000 	.word	0x40022000
 8003688:	40022400 	.word	0x40022400
 800368c:	40013c00 	.word	0x40013c00

08003690 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003690:	b480      	push	{r7}
 8003692:	b083      	sub	sp, #12
 8003694:	af00      	add	r7, sp, #0
 8003696:	6078      	str	r0, [r7, #4]
 8003698:	460b      	mov	r3, r1
 800369a:	807b      	strh	r3, [r7, #2]
 800369c:	4613      	mov	r3, r2
 800369e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80036a0:	787b      	ldrb	r3, [r7, #1]
 80036a2:	2b00      	cmp	r3, #0
 80036a4:	d003      	beq.n	80036ae <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80036a6:	887a      	ldrh	r2, [r7, #2]
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80036ac:	e003      	b.n	80036b6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80036ae:	887b      	ldrh	r3, [r7, #2]
 80036b0:	041a      	lsls	r2, r3, #16
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	619a      	str	r2, [r3, #24]
}
 80036b6:	bf00      	nop
 80036b8:	370c      	adds	r7, #12
 80036ba:	46bd      	mov	sp, r7
 80036bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036c0:	4770      	bx	lr
	...

080036c4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80036c4:	b580      	push	{r7, lr}
 80036c6:	b084      	sub	sp, #16
 80036c8:	af00      	add	r7, sp, #0
 80036ca:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	2b00      	cmp	r3, #0
 80036d0:	d101      	bne.n	80036d6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80036d2:	2301      	movs	r3, #1
 80036d4:	e12b      	b.n	800392e <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80036dc:	b2db      	uxtb	r3, r3
 80036de:	2b00      	cmp	r3, #0
 80036e0:	d106      	bne.n	80036f0 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	2200      	movs	r2, #0
 80036e6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80036ea:	6878      	ldr	r0, [r7, #4]
 80036ec:	f7fe fa6e 	bl	8001bcc <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	2224      	movs	r2, #36	; 0x24
 80036f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	681b      	ldr	r3, [r3, #0]
 80036fc:	681a      	ldr	r2, [r3, #0]
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	f022 0201 	bic.w	r2, r2, #1
 8003706:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	681a      	ldr	r2, [r3, #0]
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003716:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	681b      	ldr	r3, [r3, #0]
 800371c:	681a      	ldr	r2, [r3, #0]
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	681b      	ldr	r3, [r3, #0]
 8003722:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003726:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003728:	f001 fb4e 	bl	8004dc8 <HAL_RCC_GetPCLK1Freq>
 800372c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	685b      	ldr	r3, [r3, #4]
 8003732:	4a81      	ldr	r2, [pc, #516]	; (8003938 <HAL_I2C_Init+0x274>)
 8003734:	4293      	cmp	r3, r2
 8003736:	d807      	bhi.n	8003748 <HAL_I2C_Init+0x84>
 8003738:	68fb      	ldr	r3, [r7, #12]
 800373a:	4a80      	ldr	r2, [pc, #512]	; (800393c <HAL_I2C_Init+0x278>)
 800373c:	4293      	cmp	r3, r2
 800373e:	bf94      	ite	ls
 8003740:	2301      	movls	r3, #1
 8003742:	2300      	movhi	r3, #0
 8003744:	b2db      	uxtb	r3, r3
 8003746:	e006      	b.n	8003756 <HAL_I2C_Init+0x92>
 8003748:	68fb      	ldr	r3, [r7, #12]
 800374a:	4a7d      	ldr	r2, [pc, #500]	; (8003940 <HAL_I2C_Init+0x27c>)
 800374c:	4293      	cmp	r3, r2
 800374e:	bf94      	ite	ls
 8003750:	2301      	movls	r3, #1
 8003752:	2300      	movhi	r3, #0
 8003754:	b2db      	uxtb	r3, r3
 8003756:	2b00      	cmp	r3, #0
 8003758:	d001      	beq.n	800375e <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800375a:	2301      	movs	r3, #1
 800375c:	e0e7      	b.n	800392e <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800375e:	68fb      	ldr	r3, [r7, #12]
 8003760:	4a78      	ldr	r2, [pc, #480]	; (8003944 <HAL_I2C_Init+0x280>)
 8003762:	fba2 2303 	umull	r2, r3, r2, r3
 8003766:	0c9b      	lsrs	r3, r3, #18
 8003768:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	681b      	ldr	r3, [r3, #0]
 800376e:	685b      	ldr	r3, [r3, #4]
 8003770:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	681b      	ldr	r3, [r3, #0]
 8003778:	68ba      	ldr	r2, [r7, #8]
 800377a:	430a      	orrs	r2, r1
 800377c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	6a1b      	ldr	r3, [r3, #32]
 8003784:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	685b      	ldr	r3, [r3, #4]
 800378c:	4a6a      	ldr	r2, [pc, #424]	; (8003938 <HAL_I2C_Init+0x274>)
 800378e:	4293      	cmp	r3, r2
 8003790:	d802      	bhi.n	8003798 <HAL_I2C_Init+0xd4>
 8003792:	68bb      	ldr	r3, [r7, #8]
 8003794:	3301      	adds	r3, #1
 8003796:	e009      	b.n	80037ac <HAL_I2C_Init+0xe8>
 8003798:	68bb      	ldr	r3, [r7, #8]
 800379a:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800379e:	fb02 f303 	mul.w	r3, r2, r3
 80037a2:	4a69      	ldr	r2, [pc, #420]	; (8003948 <HAL_I2C_Init+0x284>)
 80037a4:	fba2 2303 	umull	r2, r3, r2, r3
 80037a8:	099b      	lsrs	r3, r3, #6
 80037aa:	3301      	adds	r3, #1
 80037ac:	687a      	ldr	r2, [r7, #4]
 80037ae:	6812      	ldr	r2, [r2, #0]
 80037b0:	430b      	orrs	r3, r1
 80037b2:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	69db      	ldr	r3, [r3, #28]
 80037ba:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 80037be:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	685b      	ldr	r3, [r3, #4]
 80037c6:	495c      	ldr	r1, [pc, #368]	; (8003938 <HAL_I2C_Init+0x274>)
 80037c8:	428b      	cmp	r3, r1
 80037ca:	d819      	bhi.n	8003800 <HAL_I2C_Init+0x13c>
 80037cc:	68fb      	ldr	r3, [r7, #12]
 80037ce:	1e59      	subs	r1, r3, #1
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	685b      	ldr	r3, [r3, #4]
 80037d4:	005b      	lsls	r3, r3, #1
 80037d6:	fbb1 f3f3 	udiv	r3, r1, r3
 80037da:	1c59      	adds	r1, r3, #1
 80037dc:	f640 73fc 	movw	r3, #4092	; 0xffc
 80037e0:	400b      	ands	r3, r1
 80037e2:	2b00      	cmp	r3, #0
 80037e4:	d00a      	beq.n	80037fc <HAL_I2C_Init+0x138>
 80037e6:	68fb      	ldr	r3, [r7, #12]
 80037e8:	1e59      	subs	r1, r3, #1
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	685b      	ldr	r3, [r3, #4]
 80037ee:	005b      	lsls	r3, r3, #1
 80037f0:	fbb1 f3f3 	udiv	r3, r1, r3
 80037f4:	3301      	adds	r3, #1
 80037f6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80037fa:	e051      	b.n	80038a0 <HAL_I2C_Init+0x1dc>
 80037fc:	2304      	movs	r3, #4
 80037fe:	e04f      	b.n	80038a0 <HAL_I2C_Init+0x1dc>
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	689b      	ldr	r3, [r3, #8]
 8003804:	2b00      	cmp	r3, #0
 8003806:	d111      	bne.n	800382c <HAL_I2C_Init+0x168>
 8003808:	68fb      	ldr	r3, [r7, #12]
 800380a:	1e58      	subs	r0, r3, #1
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	6859      	ldr	r1, [r3, #4]
 8003810:	460b      	mov	r3, r1
 8003812:	005b      	lsls	r3, r3, #1
 8003814:	440b      	add	r3, r1
 8003816:	fbb0 f3f3 	udiv	r3, r0, r3
 800381a:	3301      	adds	r3, #1
 800381c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003820:	2b00      	cmp	r3, #0
 8003822:	bf0c      	ite	eq
 8003824:	2301      	moveq	r3, #1
 8003826:	2300      	movne	r3, #0
 8003828:	b2db      	uxtb	r3, r3
 800382a:	e012      	b.n	8003852 <HAL_I2C_Init+0x18e>
 800382c:	68fb      	ldr	r3, [r7, #12]
 800382e:	1e58      	subs	r0, r3, #1
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	6859      	ldr	r1, [r3, #4]
 8003834:	460b      	mov	r3, r1
 8003836:	009b      	lsls	r3, r3, #2
 8003838:	440b      	add	r3, r1
 800383a:	0099      	lsls	r1, r3, #2
 800383c:	440b      	add	r3, r1
 800383e:	fbb0 f3f3 	udiv	r3, r0, r3
 8003842:	3301      	adds	r3, #1
 8003844:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003848:	2b00      	cmp	r3, #0
 800384a:	bf0c      	ite	eq
 800384c:	2301      	moveq	r3, #1
 800384e:	2300      	movne	r3, #0
 8003850:	b2db      	uxtb	r3, r3
 8003852:	2b00      	cmp	r3, #0
 8003854:	d001      	beq.n	800385a <HAL_I2C_Init+0x196>
 8003856:	2301      	movs	r3, #1
 8003858:	e022      	b.n	80038a0 <HAL_I2C_Init+0x1dc>
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	689b      	ldr	r3, [r3, #8]
 800385e:	2b00      	cmp	r3, #0
 8003860:	d10e      	bne.n	8003880 <HAL_I2C_Init+0x1bc>
 8003862:	68fb      	ldr	r3, [r7, #12]
 8003864:	1e58      	subs	r0, r3, #1
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	6859      	ldr	r1, [r3, #4]
 800386a:	460b      	mov	r3, r1
 800386c:	005b      	lsls	r3, r3, #1
 800386e:	440b      	add	r3, r1
 8003870:	fbb0 f3f3 	udiv	r3, r0, r3
 8003874:	3301      	adds	r3, #1
 8003876:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800387a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800387e:	e00f      	b.n	80038a0 <HAL_I2C_Init+0x1dc>
 8003880:	68fb      	ldr	r3, [r7, #12]
 8003882:	1e58      	subs	r0, r3, #1
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	6859      	ldr	r1, [r3, #4]
 8003888:	460b      	mov	r3, r1
 800388a:	009b      	lsls	r3, r3, #2
 800388c:	440b      	add	r3, r1
 800388e:	0099      	lsls	r1, r3, #2
 8003890:	440b      	add	r3, r1
 8003892:	fbb0 f3f3 	udiv	r3, r0, r3
 8003896:	3301      	adds	r3, #1
 8003898:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800389c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80038a0:	6879      	ldr	r1, [r7, #4]
 80038a2:	6809      	ldr	r1, [r1, #0]
 80038a4:	4313      	orrs	r3, r2
 80038a6:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	681b      	ldr	r3, [r3, #0]
 80038ac:	681b      	ldr	r3, [r3, #0]
 80038ae:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	69da      	ldr	r2, [r3, #28]
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	6a1b      	ldr	r3, [r3, #32]
 80038ba:	431a      	orrs	r2, r3
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	681b      	ldr	r3, [r3, #0]
 80038c0:	430a      	orrs	r2, r1
 80038c2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	681b      	ldr	r3, [r3, #0]
 80038c8:	689b      	ldr	r3, [r3, #8]
 80038ca:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 80038ce:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80038d2:	687a      	ldr	r2, [r7, #4]
 80038d4:	6911      	ldr	r1, [r2, #16]
 80038d6:	687a      	ldr	r2, [r7, #4]
 80038d8:	68d2      	ldr	r2, [r2, #12]
 80038da:	4311      	orrs	r1, r2
 80038dc:	687a      	ldr	r2, [r7, #4]
 80038de:	6812      	ldr	r2, [r2, #0]
 80038e0:	430b      	orrs	r3, r1
 80038e2:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	681b      	ldr	r3, [r3, #0]
 80038e8:	68db      	ldr	r3, [r3, #12]
 80038ea:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	695a      	ldr	r2, [r3, #20]
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	699b      	ldr	r3, [r3, #24]
 80038f6:	431a      	orrs	r2, r3
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	681b      	ldr	r3, [r3, #0]
 80038fc:	430a      	orrs	r2, r1
 80038fe:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	681a      	ldr	r2, [r3, #0]
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	681b      	ldr	r3, [r3, #0]
 800390a:	f042 0201 	orr.w	r2, r2, #1
 800390e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	2200      	movs	r2, #0
 8003914:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	2220      	movs	r2, #32
 800391a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	2200      	movs	r2, #0
 8003922:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	2200      	movs	r2, #0
 8003928:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800392c:	2300      	movs	r3, #0
}
 800392e:	4618      	mov	r0, r3
 8003930:	3710      	adds	r7, #16
 8003932:	46bd      	mov	sp, r7
 8003934:	bd80      	pop	{r7, pc}
 8003936:	bf00      	nop
 8003938:	000186a0 	.word	0x000186a0
 800393c:	001e847f 	.word	0x001e847f
 8003940:	003d08ff 	.word	0x003d08ff
 8003944:	431bde83 	.word	0x431bde83
 8003948:	10624dd3 	.word	0x10624dd3

0800394c <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800394c:	b580      	push	{r7, lr}
 800394e:	b088      	sub	sp, #32
 8003950:	af02      	add	r7, sp, #8
 8003952:	60f8      	str	r0, [r7, #12]
 8003954:	607a      	str	r2, [r7, #4]
 8003956:	461a      	mov	r2, r3
 8003958:	460b      	mov	r3, r1
 800395a:	817b      	strh	r3, [r7, #10]
 800395c:	4613      	mov	r3, r2
 800395e:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003960:	f7fe fbf0 	bl	8002144 <HAL_GetTick>
 8003964:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003966:	68fb      	ldr	r3, [r7, #12]
 8003968:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800396c:	b2db      	uxtb	r3, r3
 800396e:	2b20      	cmp	r3, #32
 8003970:	f040 80e0 	bne.w	8003b34 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003974:	697b      	ldr	r3, [r7, #20]
 8003976:	9300      	str	r3, [sp, #0]
 8003978:	2319      	movs	r3, #25
 800397a:	2201      	movs	r2, #1
 800397c:	4970      	ldr	r1, [pc, #448]	; (8003b40 <HAL_I2C_Master_Transmit+0x1f4>)
 800397e:	68f8      	ldr	r0, [r7, #12]
 8003980:	f000 fa92 	bl	8003ea8 <I2C_WaitOnFlagUntilTimeout>
 8003984:	4603      	mov	r3, r0
 8003986:	2b00      	cmp	r3, #0
 8003988:	d001      	beq.n	800398e <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 800398a:	2302      	movs	r3, #2
 800398c:	e0d3      	b.n	8003b36 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800398e:	68fb      	ldr	r3, [r7, #12]
 8003990:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003994:	2b01      	cmp	r3, #1
 8003996:	d101      	bne.n	800399c <HAL_I2C_Master_Transmit+0x50>
 8003998:	2302      	movs	r3, #2
 800399a:	e0cc      	b.n	8003b36 <HAL_I2C_Master_Transmit+0x1ea>
 800399c:	68fb      	ldr	r3, [r7, #12]
 800399e:	2201      	movs	r2, #1
 80039a0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80039a4:	68fb      	ldr	r3, [r7, #12]
 80039a6:	681b      	ldr	r3, [r3, #0]
 80039a8:	681b      	ldr	r3, [r3, #0]
 80039aa:	f003 0301 	and.w	r3, r3, #1
 80039ae:	2b01      	cmp	r3, #1
 80039b0:	d007      	beq.n	80039c2 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80039b2:	68fb      	ldr	r3, [r7, #12]
 80039b4:	681b      	ldr	r3, [r3, #0]
 80039b6:	681a      	ldr	r2, [r3, #0]
 80039b8:	68fb      	ldr	r3, [r7, #12]
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	f042 0201 	orr.w	r2, r2, #1
 80039c0:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80039c2:	68fb      	ldr	r3, [r7, #12]
 80039c4:	681b      	ldr	r3, [r3, #0]
 80039c6:	681a      	ldr	r2, [r3, #0]
 80039c8:	68fb      	ldr	r3, [r7, #12]
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80039d0:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 80039d2:	68fb      	ldr	r3, [r7, #12]
 80039d4:	2221      	movs	r2, #33	; 0x21
 80039d6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80039da:	68fb      	ldr	r3, [r7, #12]
 80039dc:	2210      	movs	r2, #16
 80039de:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80039e2:	68fb      	ldr	r3, [r7, #12]
 80039e4:	2200      	movs	r2, #0
 80039e6:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80039e8:	68fb      	ldr	r3, [r7, #12]
 80039ea:	687a      	ldr	r2, [r7, #4]
 80039ec:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80039ee:	68fb      	ldr	r3, [r7, #12]
 80039f0:	893a      	ldrh	r2, [r7, #8]
 80039f2:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80039f4:	68fb      	ldr	r3, [r7, #12]
 80039f6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80039f8:	b29a      	uxth	r2, r3
 80039fa:	68fb      	ldr	r3, [r7, #12]
 80039fc:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80039fe:	68fb      	ldr	r3, [r7, #12]
 8003a00:	4a50      	ldr	r2, [pc, #320]	; (8003b44 <HAL_I2C_Master_Transmit+0x1f8>)
 8003a02:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8003a04:	8979      	ldrh	r1, [r7, #10]
 8003a06:	697b      	ldr	r3, [r7, #20]
 8003a08:	6a3a      	ldr	r2, [r7, #32]
 8003a0a:	68f8      	ldr	r0, [r7, #12]
 8003a0c:	f000 f9ca 	bl	8003da4 <I2C_MasterRequestWrite>
 8003a10:	4603      	mov	r3, r0
 8003a12:	2b00      	cmp	r3, #0
 8003a14:	d001      	beq.n	8003a1a <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8003a16:	2301      	movs	r3, #1
 8003a18:	e08d      	b.n	8003b36 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003a1a:	2300      	movs	r3, #0
 8003a1c:	613b      	str	r3, [r7, #16]
 8003a1e:	68fb      	ldr	r3, [r7, #12]
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	695b      	ldr	r3, [r3, #20]
 8003a24:	613b      	str	r3, [r7, #16]
 8003a26:	68fb      	ldr	r3, [r7, #12]
 8003a28:	681b      	ldr	r3, [r3, #0]
 8003a2a:	699b      	ldr	r3, [r3, #24]
 8003a2c:	613b      	str	r3, [r7, #16]
 8003a2e:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8003a30:	e066      	b.n	8003b00 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003a32:	697a      	ldr	r2, [r7, #20]
 8003a34:	6a39      	ldr	r1, [r7, #32]
 8003a36:	68f8      	ldr	r0, [r7, #12]
 8003a38:	f000 fb0c 	bl	8004054 <I2C_WaitOnTXEFlagUntilTimeout>
 8003a3c:	4603      	mov	r3, r0
 8003a3e:	2b00      	cmp	r3, #0
 8003a40:	d00d      	beq.n	8003a5e <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003a42:	68fb      	ldr	r3, [r7, #12]
 8003a44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a46:	2b04      	cmp	r3, #4
 8003a48:	d107      	bne.n	8003a5a <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003a4a:	68fb      	ldr	r3, [r7, #12]
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	681a      	ldr	r2, [r3, #0]
 8003a50:	68fb      	ldr	r3, [r7, #12]
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003a58:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003a5a:	2301      	movs	r3, #1
 8003a5c:	e06b      	b.n	8003b36 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003a5e:	68fb      	ldr	r3, [r7, #12]
 8003a60:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a62:	781a      	ldrb	r2, [r3, #0]
 8003a64:	68fb      	ldr	r3, [r7, #12]
 8003a66:	681b      	ldr	r3, [r3, #0]
 8003a68:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003a6a:	68fb      	ldr	r3, [r7, #12]
 8003a6c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a6e:	1c5a      	adds	r2, r3, #1
 8003a70:	68fb      	ldr	r3, [r7, #12]
 8003a72:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8003a74:	68fb      	ldr	r3, [r7, #12]
 8003a76:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003a78:	b29b      	uxth	r3, r3
 8003a7a:	3b01      	subs	r3, #1
 8003a7c:	b29a      	uxth	r2, r3
 8003a7e:	68fb      	ldr	r3, [r7, #12]
 8003a80:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8003a82:	68fb      	ldr	r3, [r7, #12]
 8003a84:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003a86:	3b01      	subs	r3, #1
 8003a88:	b29a      	uxth	r2, r3
 8003a8a:	68fb      	ldr	r3, [r7, #12]
 8003a8c:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8003a8e:	68fb      	ldr	r3, [r7, #12]
 8003a90:	681b      	ldr	r3, [r3, #0]
 8003a92:	695b      	ldr	r3, [r3, #20]
 8003a94:	f003 0304 	and.w	r3, r3, #4
 8003a98:	2b04      	cmp	r3, #4
 8003a9a:	d11b      	bne.n	8003ad4 <HAL_I2C_Master_Transmit+0x188>
 8003a9c:	68fb      	ldr	r3, [r7, #12]
 8003a9e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003aa0:	2b00      	cmp	r3, #0
 8003aa2:	d017      	beq.n	8003ad4 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003aa4:	68fb      	ldr	r3, [r7, #12]
 8003aa6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003aa8:	781a      	ldrb	r2, [r3, #0]
 8003aaa:	68fb      	ldr	r3, [r7, #12]
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003ab0:	68fb      	ldr	r3, [r7, #12]
 8003ab2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ab4:	1c5a      	adds	r2, r3, #1
 8003ab6:	68fb      	ldr	r3, [r7, #12]
 8003ab8:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 8003aba:	68fb      	ldr	r3, [r7, #12]
 8003abc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003abe:	b29b      	uxth	r3, r3
 8003ac0:	3b01      	subs	r3, #1
 8003ac2:	b29a      	uxth	r2, r3
 8003ac4:	68fb      	ldr	r3, [r7, #12]
 8003ac6:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8003ac8:	68fb      	ldr	r3, [r7, #12]
 8003aca:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003acc:	3b01      	subs	r3, #1
 8003ace:	b29a      	uxth	r2, r3
 8003ad0:	68fb      	ldr	r3, [r7, #12]
 8003ad2:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003ad4:	697a      	ldr	r2, [r7, #20]
 8003ad6:	6a39      	ldr	r1, [r7, #32]
 8003ad8:	68f8      	ldr	r0, [r7, #12]
 8003ada:	f000 fafc 	bl	80040d6 <I2C_WaitOnBTFFlagUntilTimeout>
 8003ade:	4603      	mov	r3, r0
 8003ae0:	2b00      	cmp	r3, #0
 8003ae2:	d00d      	beq.n	8003b00 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003ae4:	68fb      	ldr	r3, [r7, #12]
 8003ae6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ae8:	2b04      	cmp	r3, #4
 8003aea:	d107      	bne.n	8003afc <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003aec:	68fb      	ldr	r3, [r7, #12]
 8003aee:	681b      	ldr	r3, [r3, #0]
 8003af0:	681a      	ldr	r2, [r3, #0]
 8003af2:	68fb      	ldr	r3, [r7, #12]
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003afa:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003afc:	2301      	movs	r3, #1
 8003afe:	e01a      	b.n	8003b36 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8003b00:	68fb      	ldr	r3, [r7, #12]
 8003b02:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003b04:	2b00      	cmp	r3, #0
 8003b06:	d194      	bne.n	8003a32 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003b08:	68fb      	ldr	r3, [r7, #12]
 8003b0a:	681b      	ldr	r3, [r3, #0]
 8003b0c:	681a      	ldr	r2, [r3, #0]
 8003b0e:	68fb      	ldr	r3, [r7, #12]
 8003b10:	681b      	ldr	r3, [r3, #0]
 8003b12:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003b16:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003b18:	68fb      	ldr	r3, [r7, #12]
 8003b1a:	2220      	movs	r2, #32
 8003b1c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003b20:	68fb      	ldr	r3, [r7, #12]
 8003b22:	2200      	movs	r2, #0
 8003b24:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003b28:	68fb      	ldr	r3, [r7, #12]
 8003b2a:	2200      	movs	r2, #0
 8003b2c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8003b30:	2300      	movs	r3, #0
 8003b32:	e000      	b.n	8003b36 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8003b34:	2302      	movs	r3, #2
  }
}
 8003b36:	4618      	mov	r0, r3
 8003b38:	3718      	adds	r7, #24
 8003b3a:	46bd      	mov	sp, r7
 8003b3c:	bd80      	pop	{r7, pc}
 8003b3e:	bf00      	nop
 8003b40:	00100002 	.word	0x00100002
 8003b44:	ffff0000 	.word	0xffff0000

08003b48 <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 8003b48:	b580      	push	{r7, lr}
 8003b4a:	b08a      	sub	sp, #40	; 0x28
 8003b4c:	af02      	add	r7, sp, #8
 8003b4e:	60f8      	str	r0, [r7, #12]
 8003b50:	607a      	str	r2, [r7, #4]
 8003b52:	603b      	str	r3, [r7, #0]
 8003b54:	460b      	mov	r3, r1
 8003b56:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 8003b58:	f7fe faf4 	bl	8002144 <HAL_GetTick>
 8003b5c:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 0U;
 8003b5e:	2300      	movs	r3, #0
 8003b60:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003b62:	68fb      	ldr	r3, [r7, #12]
 8003b64:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003b68:	b2db      	uxtb	r3, r3
 8003b6a:	2b20      	cmp	r3, #32
 8003b6c:	f040 8111 	bne.w	8003d92 <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003b70:	69fb      	ldr	r3, [r7, #28]
 8003b72:	9300      	str	r3, [sp, #0]
 8003b74:	2319      	movs	r3, #25
 8003b76:	2201      	movs	r2, #1
 8003b78:	4988      	ldr	r1, [pc, #544]	; (8003d9c <HAL_I2C_IsDeviceReady+0x254>)
 8003b7a:	68f8      	ldr	r0, [r7, #12]
 8003b7c:	f000 f994 	bl	8003ea8 <I2C_WaitOnFlagUntilTimeout>
 8003b80:	4603      	mov	r3, r0
 8003b82:	2b00      	cmp	r3, #0
 8003b84:	d001      	beq.n	8003b8a <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 8003b86:	2302      	movs	r3, #2
 8003b88:	e104      	b.n	8003d94 <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003b8a:	68fb      	ldr	r3, [r7, #12]
 8003b8c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003b90:	2b01      	cmp	r3, #1
 8003b92:	d101      	bne.n	8003b98 <HAL_I2C_IsDeviceReady+0x50>
 8003b94:	2302      	movs	r3, #2
 8003b96:	e0fd      	b.n	8003d94 <HAL_I2C_IsDeviceReady+0x24c>
 8003b98:	68fb      	ldr	r3, [r7, #12]
 8003b9a:	2201      	movs	r2, #1
 8003b9c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003ba0:	68fb      	ldr	r3, [r7, #12]
 8003ba2:	681b      	ldr	r3, [r3, #0]
 8003ba4:	681b      	ldr	r3, [r3, #0]
 8003ba6:	f003 0301 	and.w	r3, r3, #1
 8003baa:	2b01      	cmp	r3, #1
 8003bac:	d007      	beq.n	8003bbe <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003bae:	68fb      	ldr	r3, [r7, #12]
 8003bb0:	681b      	ldr	r3, [r3, #0]
 8003bb2:	681a      	ldr	r2, [r3, #0]
 8003bb4:	68fb      	ldr	r3, [r7, #12]
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	f042 0201 	orr.w	r2, r2, #1
 8003bbc:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003bbe:	68fb      	ldr	r3, [r7, #12]
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	681a      	ldr	r2, [r3, #0]
 8003bc4:	68fb      	ldr	r3, [r7, #12]
 8003bc6:	681b      	ldr	r3, [r3, #0]
 8003bc8:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003bcc:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003bce:	68fb      	ldr	r3, [r7, #12]
 8003bd0:	2224      	movs	r2, #36	; 0x24
 8003bd2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003bd6:	68fb      	ldr	r3, [r7, #12]
 8003bd8:	2200      	movs	r2, #0
 8003bda:	641a      	str	r2, [r3, #64]	; 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003bdc:	68fb      	ldr	r3, [r7, #12]
 8003bde:	4a70      	ldr	r2, [pc, #448]	; (8003da0 <HAL_I2C_IsDeviceReady+0x258>)
 8003be0:	62da      	str	r2, [r3, #44]	; 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003be2:	68fb      	ldr	r3, [r7, #12]
 8003be4:	681b      	ldr	r3, [r3, #0]
 8003be6:	681a      	ldr	r2, [r3, #0]
 8003be8:	68fb      	ldr	r3, [r7, #12]
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003bf0:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 8003bf2:	69fb      	ldr	r3, [r7, #28]
 8003bf4:	9300      	str	r3, [sp, #0]
 8003bf6:	683b      	ldr	r3, [r7, #0]
 8003bf8:	2200      	movs	r2, #0
 8003bfa:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003bfe:	68f8      	ldr	r0, [r7, #12]
 8003c00:	f000 f952 	bl	8003ea8 <I2C_WaitOnFlagUntilTimeout>
 8003c04:	4603      	mov	r3, r0
 8003c06:	2b00      	cmp	r3, #0
 8003c08:	d00d      	beq.n	8003c26 <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003c0a:	68fb      	ldr	r3, [r7, #12]
 8003c0c:	681b      	ldr	r3, [r3, #0]
 8003c0e:	681b      	ldr	r3, [r3, #0]
 8003c10:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003c14:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003c18:	d103      	bne.n	8003c22 <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003c1a:	68fb      	ldr	r3, [r7, #12]
 8003c1c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003c20:	641a      	str	r2, [r3, #64]	; 0x40
        }
        return HAL_TIMEOUT;
 8003c22:	2303      	movs	r3, #3
 8003c24:	e0b6      	b.n	8003d94 <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003c26:	897b      	ldrh	r3, [r7, #10]
 8003c28:	b2db      	uxtb	r3, r3
 8003c2a:	461a      	mov	r2, r3
 8003c2c:	68fb      	ldr	r3, [r7, #12]
 8003c2e:	681b      	ldr	r3, [r3, #0]
 8003c30:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8003c34:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 8003c36:	f7fe fa85 	bl	8002144 <HAL_GetTick>
 8003c3a:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8003c3c:	68fb      	ldr	r3, [r7, #12]
 8003c3e:	681b      	ldr	r3, [r3, #0]
 8003c40:	695b      	ldr	r3, [r3, #20]
 8003c42:	f003 0302 	and.w	r3, r3, #2
 8003c46:	2b02      	cmp	r3, #2
 8003c48:	bf0c      	ite	eq
 8003c4a:	2301      	moveq	r3, #1
 8003c4c:	2300      	movne	r3, #0
 8003c4e:	b2db      	uxtb	r3, r3
 8003c50:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8003c52:	68fb      	ldr	r3, [r7, #12]
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	695b      	ldr	r3, [r3, #20]
 8003c58:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003c5c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003c60:	bf0c      	ite	eq
 8003c62:	2301      	moveq	r3, #1
 8003c64:	2300      	movne	r3, #0
 8003c66:	b2db      	uxtb	r3, r3
 8003c68:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8003c6a:	e025      	b.n	8003cb8 <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8003c6c:	f7fe fa6a 	bl	8002144 <HAL_GetTick>
 8003c70:	4602      	mov	r2, r0
 8003c72:	69fb      	ldr	r3, [r7, #28]
 8003c74:	1ad3      	subs	r3, r2, r3
 8003c76:	683a      	ldr	r2, [r7, #0]
 8003c78:	429a      	cmp	r2, r3
 8003c7a:	d302      	bcc.n	8003c82 <HAL_I2C_IsDeviceReady+0x13a>
 8003c7c:	683b      	ldr	r3, [r7, #0]
 8003c7e:	2b00      	cmp	r3, #0
 8003c80:	d103      	bne.n	8003c8a <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 8003c82:	68fb      	ldr	r3, [r7, #12]
 8003c84:	22a0      	movs	r2, #160	; 0xa0
 8003c86:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8003c8a:	68fb      	ldr	r3, [r7, #12]
 8003c8c:	681b      	ldr	r3, [r3, #0]
 8003c8e:	695b      	ldr	r3, [r3, #20]
 8003c90:	f003 0302 	and.w	r3, r3, #2
 8003c94:	2b02      	cmp	r3, #2
 8003c96:	bf0c      	ite	eq
 8003c98:	2301      	moveq	r3, #1
 8003c9a:	2300      	movne	r3, #0
 8003c9c:	b2db      	uxtb	r3, r3
 8003c9e:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8003ca0:	68fb      	ldr	r3, [r7, #12]
 8003ca2:	681b      	ldr	r3, [r3, #0]
 8003ca4:	695b      	ldr	r3, [r3, #20]
 8003ca6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003caa:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003cae:	bf0c      	ite	eq
 8003cb0:	2301      	moveq	r3, #1
 8003cb2:	2300      	movne	r3, #0
 8003cb4:	b2db      	uxtb	r3, r3
 8003cb6:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8003cb8:	68fb      	ldr	r3, [r7, #12]
 8003cba:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003cbe:	b2db      	uxtb	r3, r3
 8003cc0:	2ba0      	cmp	r3, #160	; 0xa0
 8003cc2:	d005      	beq.n	8003cd0 <HAL_I2C_IsDeviceReady+0x188>
 8003cc4:	7dfb      	ldrb	r3, [r7, #23]
 8003cc6:	2b00      	cmp	r3, #0
 8003cc8:	d102      	bne.n	8003cd0 <HAL_I2C_IsDeviceReady+0x188>
 8003cca:	7dbb      	ldrb	r3, [r7, #22]
 8003ccc:	2b00      	cmp	r3, #0
 8003cce:	d0cd      	beq.n	8003c6c <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 8003cd0:	68fb      	ldr	r3, [r7, #12]
 8003cd2:	2220      	movs	r2, #32
 8003cd4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 8003cd8:	68fb      	ldr	r3, [r7, #12]
 8003cda:	681b      	ldr	r3, [r3, #0]
 8003cdc:	695b      	ldr	r3, [r3, #20]
 8003cde:	f003 0302 	and.w	r3, r3, #2
 8003ce2:	2b02      	cmp	r3, #2
 8003ce4:	d129      	bne.n	8003d3a <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003ce6:	68fb      	ldr	r3, [r7, #12]
 8003ce8:	681b      	ldr	r3, [r3, #0]
 8003cea:	681a      	ldr	r2, [r3, #0]
 8003cec:	68fb      	ldr	r3, [r7, #12]
 8003cee:	681b      	ldr	r3, [r3, #0]
 8003cf0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003cf4:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003cf6:	2300      	movs	r3, #0
 8003cf8:	613b      	str	r3, [r7, #16]
 8003cfa:	68fb      	ldr	r3, [r7, #12]
 8003cfc:	681b      	ldr	r3, [r3, #0]
 8003cfe:	695b      	ldr	r3, [r3, #20]
 8003d00:	613b      	str	r3, [r7, #16]
 8003d02:	68fb      	ldr	r3, [r7, #12]
 8003d04:	681b      	ldr	r3, [r3, #0]
 8003d06:	699b      	ldr	r3, [r3, #24]
 8003d08:	613b      	str	r3, [r7, #16]
 8003d0a:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003d0c:	69fb      	ldr	r3, [r7, #28]
 8003d0e:	9300      	str	r3, [sp, #0]
 8003d10:	2319      	movs	r3, #25
 8003d12:	2201      	movs	r2, #1
 8003d14:	4921      	ldr	r1, [pc, #132]	; (8003d9c <HAL_I2C_IsDeviceReady+0x254>)
 8003d16:	68f8      	ldr	r0, [r7, #12]
 8003d18:	f000 f8c6 	bl	8003ea8 <I2C_WaitOnFlagUntilTimeout>
 8003d1c:	4603      	mov	r3, r0
 8003d1e:	2b00      	cmp	r3, #0
 8003d20:	d001      	beq.n	8003d26 <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 8003d22:	2301      	movs	r3, #1
 8003d24:	e036      	b.n	8003d94 <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 8003d26:	68fb      	ldr	r3, [r7, #12]
 8003d28:	2220      	movs	r2, #32
 8003d2a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003d2e:	68fb      	ldr	r3, [r7, #12]
 8003d30:	2200      	movs	r2, #0
 8003d32:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_OK;
 8003d36:	2300      	movs	r3, #0
 8003d38:	e02c      	b.n	8003d94 <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003d3a:	68fb      	ldr	r3, [r7, #12]
 8003d3c:	681b      	ldr	r3, [r3, #0]
 8003d3e:	681a      	ldr	r2, [r3, #0]
 8003d40:	68fb      	ldr	r3, [r7, #12]
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003d48:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003d4a:	68fb      	ldr	r3, [r7, #12]
 8003d4c:	681b      	ldr	r3, [r3, #0]
 8003d4e:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003d52:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003d54:	69fb      	ldr	r3, [r7, #28]
 8003d56:	9300      	str	r3, [sp, #0]
 8003d58:	2319      	movs	r3, #25
 8003d5a:	2201      	movs	r2, #1
 8003d5c:	490f      	ldr	r1, [pc, #60]	; (8003d9c <HAL_I2C_IsDeviceReady+0x254>)
 8003d5e:	68f8      	ldr	r0, [r7, #12]
 8003d60:	f000 f8a2 	bl	8003ea8 <I2C_WaitOnFlagUntilTimeout>
 8003d64:	4603      	mov	r3, r0
 8003d66:	2b00      	cmp	r3, #0
 8003d68:	d001      	beq.n	8003d6e <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 8003d6a:	2301      	movs	r3, #1
 8003d6c:	e012      	b.n	8003d94 <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 8003d6e:	69bb      	ldr	r3, [r7, #24]
 8003d70:	3301      	adds	r3, #1
 8003d72:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 8003d74:	69ba      	ldr	r2, [r7, #24]
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	429a      	cmp	r2, r3
 8003d7a:	f4ff af32 	bcc.w	8003be2 <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 8003d7e:	68fb      	ldr	r3, [r7, #12]
 8003d80:	2220      	movs	r2, #32
 8003d82:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003d86:	68fb      	ldr	r3, [r7, #12]
 8003d88:	2200      	movs	r2, #0
 8003d8a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8003d8e:	2301      	movs	r3, #1
 8003d90:	e000      	b.n	8003d94 <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 8003d92:	2302      	movs	r3, #2
  }
}
 8003d94:	4618      	mov	r0, r3
 8003d96:	3720      	adds	r7, #32
 8003d98:	46bd      	mov	sp, r7
 8003d9a:	bd80      	pop	{r7, pc}
 8003d9c:	00100002 	.word	0x00100002
 8003da0:	ffff0000 	.word	0xffff0000

08003da4 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8003da4:	b580      	push	{r7, lr}
 8003da6:	b088      	sub	sp, #32
 8003da8:	af02      	add	r7, sp, #8
 8003daa:	60f8      	str	r0, [r7, #12]
 8003dac:	607a      	str	r2, [r7, #4]
 8003dae:	603b      	str	r3, [r7, #0]
 8003db0:	460b      	mov	r3, r1
 8003db2:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8003db4:	68fb      	ldr	r3, [r7, #12]
 8003db6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003db8:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8003dba:	697b      	ldr	r3, [r7, #20]
 8003dbc:	2b08      	cmp	r3, #8
 8003dbe:	d006      	beq.n	8003dce <I2C_MasterRequestWrite+0x2a>
 8003dc0:	697b      	ldr	r3, [r7, #20]
 8003dc2:	2b01      	cmp	r3, #1
 8003dc4:	d003      	beq.n	8003dce <I2C_MasterRequestWrite+0x2a>
 8003dc6:	697b      	ldr	r3, [r7, #20]
 8003dc8:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8003dcc:	d108      	bne.n	8003de0 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003dce:	68fb      	ldr	r3, [r7, #12]
 8003dd0:	681b      	ldr	r3, [r3, #0]
 8003dd2:	681a      	ldr	r2, [r3, #0]
 8003dd4:	68fb      	ldr	r3, [r7, #12]
 8003dd6:	681b      	ldr	r3, [r3, #0]
 8003dd8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003ddc:	601a      	str	r2, [r3, #0]
 8003dde:	e00b      	b.n	8003df8 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8003de0:	68fb      	ldr	r3, [r7, #12]
 8003de2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003de4:	2b12      	cmp	r3, #18
 8003de6:	d107      	bne.n	8003df8 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003de8:	68fb      	ldr	r3, [r7, #12]
 8003dea:	681b      	ldr	r3, [r3, #0]
 8003dec:	681a      	ldr	r2, [r3, #0]
 8003dee:	68fb      	ldr	r3, [r7, #12]
 8003df0:	681b      	ldr	r3, [r3, #0]
 8003df2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003df6:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003df8:	683b      	ldr	r3, [r7, #0]
 8003dfa:	9300      	str	r3, [sp, #0]
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	2200      	movs	r2, #0
 8003e00:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003e04:	68f8      	ldr	r0, [r7, #12]
 8003e06:	f000 f84f 	bl	8003ea8 <I2C_WaitOnFlagUntilTimeout>
 8003e0a:	4603      	mov	r3, r0
 8003e0c:	2b00      	cmp	r3, #0
 8003e0e:	d00d      	beq.n	8003e2c <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003e10:	68fb      	ldr	r3, [r7, #12]
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	681b      	ldr	r3, [r3, #0]
 8003e16:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003e1a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003e1e:	d103      	bne.n	8003e28 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003e20:	68fb      	ldr	r3, [r7, #12]
 8003e22:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003e26:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8003e28:	2303      	movs	r3, #3
 8003e2a:	e035      	b.n	8003e98 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003e2c:	68fb      	ldr	r3, [r7, #12]
 8003e2e:	691b      	ldr	r3, [r3, #16]
 8003e30:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003e34:	d108      	bne.n	8003e48 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003e36:	897b      	ldrh	r3, [r7, #10]
 8003e38:	b2db      	uxtb	r3, r3
 8003e3a:	461a      	mov	r2, r3
 8003e3c:	68fb      	ldr	r3, [r7, #12]
 8003e3e:	681b      	ldr	r3, [r3, #0]
 8003e40:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8003e44:	611a      	str	r2, [r3, #16]
 8003e46:	e01b      	b.n	8003e80 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8003e48:	897b      	ldrh	r3, [r7, #10]
 8003e4a:	11db      	asrs	r3, r3, #7
 8003e4c:	b2db      	uxtb	r3, r3
 8003e4e:	f003 0306 	and.w	r3, r3, #6
 8003e52:	b2db      	uxtb	r3, r3
 8003e54:	f063 030f 	orn	r3, r3, #15
 8003e58:	b2da      	uxtb	r2, r3
 8003e5a:	68fb      	ldr	r3, [r7, #12]
 8003e5c:	681b      	ldr	r3, [r3, #0]
 8003e5e:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8003e60:	683b      	ldr	r3, [r7, #0]
 8003e62:	687a      	ldr	r2, [r7, #4]
 8003e64:	490e      	ldr	r1, [pc, #56]	; (8003ea0 <I2C_MasterRequestWrite+0xfc>)
 8003e66:	68f8      	ldr	r0, [r7, #12]
 8003e68:	f000 f875 	bl	8003f56 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003e6c:	4603      	mov	r3, r0
 8003e6e:	2b00      	cmp	r3, #0
 8003e70:	d001      	beq.n	8003e76 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8003e72:	2301      	movs	r3, #1
 8003e74:	e010      	b.n	8003e98 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8003e76:	897b      	ldrh	r3, [r7, #10]
 8003e78:	b2da      	uxtb	r2, r3
 8003e7a:	68fb      	ldr	r3, [r7, #12]
 8003e7c:	681b      	ldr	r3, [r3, #0]
 8003e7e:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003e80:	683b      	ldr	r3, [r7, #0]
 8003e82:	687a      	ldr	r2, [r7, #4]
 8003e84:	4907      	ldr	r1, [pc, #28]	; (8003ea4 <I2C_MasterRequestWrite+0x100>)
 8003e86:	68f8      	ldr	r0, [r7, #12]
 8003e88:	f000 f865 	bl	8003f56 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003e8c:	4603      	mov	r3, r0
 8003e8e:	2b00      	cmp	r3, #0
 8003e90:	d001      	beq.n	8003e96 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8003e92:	2301      	movs	r3, #1
 8003e94:	e000      	b.n	8003e98 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8003e96:	2300      	movs	r3, #0
}
 8003e98:	4618      	mov	r0, r3
 8003e9a:	3718      	adds	r7, #24
 8003e9c:	46bd      	mov	sp, r7
 8003e9e:	bd80      	pop	{r7, pc}
 8003ea0:	00010008 	.word	0x00010008
 8003ea4:	00010002 	.word	0x00010002

08003ea8 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8003ea8:	b580      	push	{r7, lr}
 8003eaa:	b084      	sub	sp, #16
 8003eac:	af00      	add	r7, sp, #0
 8003eae:	60f8      	str	r0, [r7, #12]
 8003eb0:	60b9      	str	r1, [r7, #8]
 8003eb2:	603b      	str	r3, [r7, #0]
 8003eb4:	4613      	mov	r3, r2
 8003eb6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003eb8:	e025      	b.n	8003f06 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003eba:	683b      	ldr	r3, [r7, #0]
 8003ebc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003ec0:	d021      	beq.n	8003f06 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003ec2:	f7fe f93f 	bl	8002144 <HAL_GetTick>
 8003ec6:	4602      	mov	r2, r0
 8003ec8:	69bb      	ldr	r3, [r7, #24]
 8003eca:	1ad3      	subs	r3, r2, r3
 8003ecc:	683a      	ldr	r2, [r7, #0]
 8003ece:	429a      	cmp	r2, r3
 8003ed0:	d302      	bcc.n	8003ed8 <I2C_WaitOnFlagUntilTimeout+0x30>
 8003ed2:	683b      	ldr	r3, [r7, #0]
 8003ed4:	2b00      	cmp	r3, #0
 8003ed6:	d116      	bne.n	8003f06 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8003ed8:	68fb      	ldr	r3, [r7, #12]
 8003eda:	2200      	movs	r2, #0
 8003edc:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8003ede:	68fb      	ldr	r3, [r7, #12]
 8003ee0:	2220      	movs	r2, #32
 8003ee2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8003ee6:	68fb      	ldr	r3, [r7, #12]
 8003ee8:	2200      	movs	r2, #0
 8003eea:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8003eee:	68fb      	ldr	r3, [r7, #12]
 8003ef0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ef2:	f043 0220 	orr.w	r2, r3, #32
 8003ef6:	68fb      	ldr	r3, [r7, #12]
 8003ef8:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003efa:	68fb      	ldr	r3, [r7, #12]
 8003efc:	2200      	movs	r2, #0
 8003efe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003f02:	2301      	movs	r3, #1
 8003f04:	e023      	b.n	8003f4e <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003f06:	68bb      	ldr	r3, [r7, #8]
 8003f08:	0c1b      	lsrs	r3, r3, #16
 8003f0a:	b2db      	uxtb	r3, r3
 8003f0c:	2b01      	cmp	r3, #1
 8003f0e:	d10d      	bne.n	8003f2c <I2C_WaitOnFlagUntilTimeout+0x84>
 8003f10:	68fb      	ldr	r3, [r7, #12]
 8003f12:	681b      	ldr	r3, [r3, #0]
 8003f14:	695b      	ldr	r3, [r3, #20]
 8003f16:	43da      	mvns	r2, r3
 8003f18:	68bb      	ldr	r3, [r7, #8]
 8003f1a:	4013      	ands	r3, r2
 8003f1c:	b29b      	uxth	r3, r3
 8003f1e:	2b00      	cmp	r3, #0
 8003f20:	bf0c      	ite	eq
 8003f22:	2301      	moveq	r3, #1
 8003f24:	2300      	movne	r3, #0
 8003f26:	b2db      	uxtb	r3, r3
 8003f28:	461a      	mov	r2, r3
 8003f2a:	e00c      	b.n	8003f46 <I2C_WaitOnFlagUntilTimeout+0x9e>
 8003f2c:	68fb      	ldr	r3, [r7, #12]
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	699b      	ldr	r3, [r3, #24]
 8003f32:	43da      	mvns	r2, r3
 8003f34:	68bb      	ldr	r3, [r7, #8]
 8003f36:	4013      	ands	r3, r2
 8003f38:	b29b      	uxth	r3, r3
 8003f3a:	2b00      	cmp	r3, #0
 8003f3c:	bf0c      	ite	eq
 8003f3e:	2301      	moveq	r3, #1
 8003f40:	2300      	movne	r3, #0
 8003f42:	b2db      	uxtb	r3, r3
 8003f44:	461a      	mov	r2, r3
 8003f46:	79fb      	ldrb	r3, [r7, #7]
 8003f48:	429a      	cmp	r2, r3
 8003f4a:	d0b6      	beq.n	8003eba <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8003f4c:	2300      	movs	r3, #0
}
 8003f4e:	4618      	mov	r0, r3
 8003f50:	3710      	adds	r7, #16
 8003f52:	46bd      	mov	sp, r7
 8003f54:	bd80      	pop	{r7, pc}

08003f56 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8003f56:	b580      	push	{r7, lr}
 8003f58:	b084      	sub	sp, #16
 8003f5a:	af00      	add	r7, sp, #0
 8003f5c:	60f8      	str	r0, [r7, #12]
 8003f5e:	60b9      	str	r1, [r7, #8]
 8003f60:	607a      	str	r2, [r7, #4]
 8003f62:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003f64:	e051      	b.n	800400a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003f66:	68fb      	ldr	r3, [r7, #12]
 8003f68:	681b      	ldr	r3, [r3, #0]
 8003f6a:	695b      	ldr	r3, [r3, #20]
 8003f6c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003f70:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003f74:	d123      	bne.n	8003fbe <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003f76:	68fb      	ldr	r3, [r7, #12]
 8003f78:	681b      	ldr	r3, [r3, #0]
 8003f7a:	681a      	ldr	r2, [r3, #0]
 8003f7c:	68fb      	ldr	r3, [r7, #12]
 8003f7e:	681b      	ldr	r3, [r3, #0]
 8003f80:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003f84:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003f86:	68fb      	ldr	r3, [r7, #12]
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003f8e:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003f90:	68fb      	ldr	r3, [r7, #12]
 8003f92:	2200      	movs	r2, #0
 8003f94:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003f96:	68fb      	ldr	r3, [r7, #12]
 8003f98:	2220      	movs	r2, #32
 8003f9a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003f9e:	68fb      	ldr	r3, [r7, #12]
 8003fa0:	2200      	movs	r2, #0
 8003fa2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003fa6:	68fb      	ldr	r3, [r7, #12]
 8003fa8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003faa:	f043 0204 	orr.w	r2, r3, #4
 8003fae:	68fb      	ldr	r3, [r7, #12]
 8003fb0:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003fb2:	68fb      	ldr	r3, [r7, #12]
 8003fb4:	2200      	movs	r2, #0
 8003fb6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8003fba:	2301      	movs	r3, #1
 8003fbc:	e046      	b.n	800404c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003fc4:	d021      	beq.n	800400a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003fc6:	f7fe f8bd 	bl	8002144 <HAL_GetTick>
 8003fca:	4602      	mov	r2, r0
 8003fcc:	683b      	ldr	r3, [r7, #0]
 8003fce:	1ad3      	subs	r3, r2, r3
 8003fd0:	687a      	ldr	r2, [r7, #4]
 8003fd2:	429a      	cmp	r2, r3
 8003fd4:	d302      	bcc.n	8003fdc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	2b00      	cmp	r3, #0
 8003fda:	d116      	bne.n	800400a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003fdc:	68fb      	ldr	r3, [r7, #12]
 8003fde:	2200      	movs	r2, #0
 8003fe0:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003fe2:	68fb      	ldr	r3, [r7, #12]
 8003fe4:	2220      	movs	r2, #32
 8003fe6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003fea:	68fb      	ldr	r3, [r7, #12]
 8003fec:	2200      	movs	r2, #0
 8003fee:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003ff2:	68fb      	ldr	r3, [r7, #12]
 8003ff4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ff6:	f043 0220 	orr.w	r2, r3, #32
 8003ffa:	68fb      	ldr	r3, [r7, #12]
 8003ffc:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003ffe:	68fb      	ldr	r3, [r7, #12]
 8004000:	2200      	movs	r2, #0
 8004002:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8004006:	2301      	movs	r3, #1
 8004008:	e020      	b.n	800404c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800400a:	68bb      	ldr	r3, [r7, #8]
 800400c:	0c1b      	lsrs	r3, r3, #16
 800400e:	b2db      	uxtb	r3, r3
 8004010:	2b01      	cmp	r3, #1
 8004012:	d10c      	bne.n	800402e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8004014:	68fb      	ldr	r3, [r7, #12]
 8004016:	681b      	ldr	r3, [r3, #0]
 8004018:	695b      	ldr	r3, [r3, #20]
 800401a:	43da      	mvns	r2, r3
 800401c:	68bb      	ldr	r3, [r7, #8]
 800401e:	4013      	ands	r3, r2
 8004020:	b29b      	uxth	r3, r3
 8004022:	2b00      	cmp	r3, #0
 8004024:	bf14      	ite	ne
 8004026:	2301      	movne	r3, #1
 8004028:	2300      	moveq	r3, #0
 800402a:	b2db      	uxtb	r3, r3
 800402c:	e00b      	b.n	8004046 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 800402e:	68fb      	ldr	r3, [r7, #12]
 8004030:	681b      	ldr	r3, [r3, #0]
 8004032:	699b      	ldr	r3, [r3, #24]
 8004034:	43da      	mvns	r2, r3
 8004036:	68bb      	ldr	r3, [r7, #8]
 8004038:	4013      	ands	r3, r2
 800403a:	b29b      	uxth	r3, r3
 800403c:	2b00      	cmp	r3, #0
 800403e:	bf14      	ite	ne
 8004040:	2301      	movne	r3, #1
 8004042:	2300      	moveq	r3, #0
 8004044:	b2db      	uxtb	r3, r3
 8004046:	2b00      	cmp	r3, #0
 8004048:	d18d      	bne.n	8003f66 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 800404a:	2300      	movs	r3, #0
}
 800404c:	4618      	mov	r0, r3
 800404e:	3710      	adds	r7, #16
 8004050:	46bd      	mov	sp, r7
 8004052:	bd80      	pop	{r7, pc}

08004054 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004054:	b580      	push	{r7, lr}
 8004056:	b084      	sub	sp, #16
 8004058:	af00      	add	r7, sp, #0
 800405a:	60f8      	str	r0, [r7, #12]
 800405c:	60b9      	str	r1, [r7, #8]
 800405e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004060:	e02d      	b.n	80040be <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004062:	68f8      	ldr	r0, [r7, #12]
 8004064:	f000 f878 	bl	8004158 <I2C_IsAcknowledgeFailed>
 8004068:	4603      	mov	r3, r0
 800406a:	2b00      	cmp	r3, #0
 800406c:	d001      	beq.n	8004072 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800406e:	2301      	movs	r3, #1
 8004070:	e02d      	b.n	80040ce <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004072:	68bb      	ldr	r3, [r7, #8]
 8004074:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004078:	d021      	beq.n	80040be <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800407a:	f7fe f863 	bl	8002144 <HAL_GetTick>
 800407e:	4602      	mov	r2, r0
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	1ad3      	subs	r3, r2, r3
 8004084:	68ba      	ldr	r2, [r7, #8]
 8004086:	429a      	cmp	r2, r3
 8004088:	d302      	bcc.n	8004090 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800408a:	68bb      	ldr	r3, [r7, #8]
 800408c:	2b00      	cmp	r3, #0
 800408e:	d116      	bne.n	80040be <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004090:	68fb      	ldr	r3, [r7, #12]
 8004092:	2200      	movs	r2, #0
 8004094:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8004096:	68fb      	ldr	r3, [r7, #12]
 8004098:	2220      	movs	r2, #32
 800409a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800409e:	68fb      	ldr	r3, [r7, #12]
 80040a0:	2200      	movs	r2, #0
 80040a2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80040a6:	68fb      	ldr	r3, [r7, #12]
 80040a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80040aa:	f043 0220 	orr.w	r2, r3, #32
 80040ae:	68fb      	ldr	r3, [r7, #12]
 80040b0:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80040b2:	68fb      	ldr	r3, [r7, #12]
 80040b4:	2200      	movs	r2, #0
 80040b6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80040ba:	2301      	movs	r3, #1
 80040bc:	e007      	b.n	80040ce <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80040be:	68fb      	ldr	r3, [r7, #12]
 80040c0:	681b      	ldr	r3, [r3, #0]
 80040c2:	695b      	ldr	r3, [r3, #20]
 80040c4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80040c8:	2b80      	cmp	r3, #128	; 0x80
 80040ca:	d1ca      	bne.n	8004062 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80040cc:	2300      	movs	r3, #0
}
 80040ce:	4618      	mov	r0, r3
 80040d0:	3710      	adds	r7, #16
 80040d2:	46bd      	mov	sp, r7
 80040d4:	bd80      	pop	{r7, pc}

080040d6 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80040d6:	b580      	push	{r7, lr}
 80040d8:	b084      	sub	sp, #16
 80040da:	af00      	add	r7, sp, #0
 80040dc:	60f8      	str	r0, [r7, #12]
 80040de:	60b9      	str	r1, [r7, #8]
 80040e0:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80040e2:	e02d      	b.n	8004140 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80040e4:	68f8      	ldr	r0, [r7, #12]
 80040e6:	f000 f837 	bl	8004158 <I2C_IsAcknowledgeFailed>
 80040ea:	4603      	mov	r3, r0
 80040ec:	2b00      	cmp	r3, #0
 80040ee:	d001      	beq.n	80040f4 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80040f0:	2301      	movs	r3, #1
 80040f2:	e02d      	b.n	8004150 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80040f4:	68bb      	ldr	r3, [r7, #8]
 80040f6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80040fa:	d021      	beq.n	8004140 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80040fc:	f7fe f822 	bl	8002144 <HAL_GetTick>
 8004100:	4602      	mov	r2, r0
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	1ad3      	subs	r3, r2, r3
 8004106:	68ba      	ldr	r2, [r7, #8]
 8004108:	429a      	cmp	r2, r3
 800410a:	d302      	bcc.n	8004112 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 800410c:	68bb      	ldr	r3, [r7, #8]
 800410e:	2b00      	cmp	r3, #0
 8004110:	d116      	bne.n	8004140 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004112:	68fb      	ldr	r3, [r7, #12]
 8004114:	2200      	movs	r2, #0
 8004116:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8004118:	68fb      	ldr	r3, [r7, #12]
 800411a:	2220      	movs	r2, #32
 800411c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004120:	68fb      	ldr	r3, [r7, #12]
 8004122:	2200      	movs	r2, #0
 8004124:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004128:	68fb      	ldr	r3, [r7, #12]
 800412a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800412c:	f043 0220 	orr.w	r2, r3, #32
 8004130:	68fb      	ldr	r3, [r7, #12]
 8004132:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004134:	68fb      	ldr	r3, [r7, #12]
 8004136:	2200      	movs	r2, #0
 8004138:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800413c:	2301      	movs	r3, #1
 800413e:	e007      	b.n	8004150 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004140:	68fb      	ldr	r3, [r7, #12]
 8004142:	681b      	ldr	r3, [r3, #0]
 8004144:	695b      	ldr	r3, [r3, #20]
 8004146:	f003 0304 	and.w	r3, r3, #4
 800414a:	2b04      	cmp	r3, #4
 800414c:	d1ca      	bne.n	80040e4 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800414e:	2300      	movs	r3, #0
}
 8004150:	4618      	mov	r0, r3
 8004152:	3710      	adds	r7, #16
 8004154:	46bd      	mov	sp, r7
 8004156:	bd80      	pop	{r7, pc}

08004158 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8004158:	b480      	push	{r7}
 800415a:	b083      	sub	sp, #12
 800415c:	af00      	add	r7, sp, #0
 800415e:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	681b      	ldr	r3, [r3, #0]
 8004164:	695b      	ldr	r3, [r3, #20]
 8004166:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800416a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800416e:	d11b      	bne.n	80041a8 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8004178:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	2200      	movs	r2, #0
 800417e:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	2220      	movs	r2, #32
 8004184:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	2200      	movs	r2, #0
 800418c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004194:	f043 0204 	orr.w	r2, r3, #4
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	2200      	movs	r2, #0
 80041a0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 80041a4:	2301      	movs	r3, #1
 80041a6:	e000      	b.n	80041aa <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80041a8:	2300      	movs	r3, #0
}
 80041aa:	4618      	mov	r0, r3
 80041ac:	370c      	adds	r7, #12
 80041ae:	46bd      	mov	sp, r7
 80041b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041b4:	4770      	bx	lr

080041b6 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter new state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80041b6:	b480      	push	{r7}
 80041b8:	b083      	sub	sp, #12
 80041ba:	af00      	add	r7, sp, #0
 80041bc:	6078      	str	r0, [r7, #4]
 80041be:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80041c6:	b2db      	uxtb	r3, r3
 80041c8:	2b20      	cmp	r3, #32
 80041ca:	d129      	bne.n	8004220 <HAL_I2CEx_ConfigAnalogFilter+0x6a>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	2224      	movs	r2, #36	; 0x24
 80041d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	681b      	ldr	r3, [r3, #0]
 80041d8:	681a      	ldr	r2, [r3, #0]
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	681b      	ldr	r3, [r3, #0]
 80041de:	f022 0201 	bic.w	r2, r2, #1
 80041e2:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->FLTR &= ~(I2C_FLTR_ANOFF);
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	681b      	ldr	r3, [r3, #0]
 80041e8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	681b      	ldr	r3, [r3, #0]
 80041ee:	f022 0210 	bic.w	r2, r2, #16
 80041f2:	625a      	str	r2, [r3, #36]	; 0x24

    /* Disable the analog filter */
    hi2c->Instance->FLTR |= AnalogFilter;
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	681b      	ldr	r3, [r3, #0]
 80041f8:	6a59      	ldr	r1, [r3, #36]	; 0x24
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	681b      	ldr	r3, [r3, #0]
 80041fe:	683a      	ldr	r2, [r7, #0]
 8004200:	430a      	orrs	r2, r1
 8004202:	625a      	str	r2, [r3, #36]	; 0x24

    __HAL_I2C_ENABLE(hi2c);
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	681b      	ldr	r3, [r3, #0]
 8004208:	681a      	ldr	r2, [r3, #0]
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	681b      	ldr	r3, [r3, #0]
 800420e:	f042 0201 	orr.w	r2, r2, #1
 8004212:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	2220      	movs	r2, #32
 8004218:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 800421c:	2300      	movs	r3, #0
 800421e:	e000      	b.n	8004222 <HAL_I2CEx_ConfigAnalogFilter+0x6c>
  }
  else
  {
    return HAL_BUSY;
 8004220:	2302      	movs	r3, #2
  }
}
 8004222:	4618      	mov	r0, r3
 8004224:	370c      	adds	r7, #12
 8004226:	46bd      	mov	sp, r7
 8004228:	f85d 7b04 	ldr.w	r7, [sp], #4
 800422c:	4770      	bx	lr

0800422e <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between 0x00 and 0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800422e:	b480      	push	{r7}
 8004230:	b085      	sub	sp, #20
 8004232:	af00      	add	r7, sp, #0
 8004234:	6078      	str	r0, [r7, #4]
 8004236:	6039      	str	r1, [r7, #0]
  uint16_t tmpreg = 0;
 8004238:	2300      	movs	r3, #0
 800423a:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004242:	b2db      	uxtb	r3, r3
 8004244:	2b20      	cmp	r3, #32
 8004246:	d12a      	bne.n	800429e <HAL_I2CEx_ConfigDigitalFilter+0x70>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	2224      	movs	r2, #36	; 0x24
 800424c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	681b      	ldr	r3, [r3, #0]
 8004254:	681a      	ldr	r2, [r3, #0]
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	681b      	ldr	r3, [r3, #0]
 800425a:	f022 0201 	bic.w	r2, r2, #1
 800425e:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->FLTR;
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	681b      	ldr	r3, [r3, #0]
 8004264:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004266:	81fb      	strh	r3, [r7, #14]

    /* Reset I2Cx DNF bit [3:0] */
    tmpreg &= ~(I2C_FLTR_DNF);
 8004268:	89fb      	ldrh	r3, [r7, #14]
 800426a:	f023 030f 	bic.w	r3, r3, #15
 800426e:	81fb      	strh	r3, [r7, #14]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter;
 8004270:	683b      	ldr	r3, [r7, #0]
 8004272:	b29a      	uxth	r2, r3
 8004274:	89fb      	ldrh	r3, [r7, #14]
 8004276:	4313      	orrs	r3, r2
 8004278:	81fb      	strh	r3, [r7, #14]

    /* Store the new register value */
    hi2c->Instance->FLTR = tmpreg;
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	681b      	ldr	r3, [r3, #0]
 800427e:	89fa      	ldrh	r2, [r7, #14]
 8004280:	625a      	str	r2, [r3, #36]	; 0x24

    __HAL_I2C_ENABLE(hi2c);
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	681b      	ldr	r3, [r3, #0]
 8004286:	681a      	ldr	r2, [r3, #0]
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	681b      	ldr	r3, [r3, #0]
 800428c:	f042 0201 	orr.w	r2, r2, #1
 8004290:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	2220      	movs	r2, #32
 8004296:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 800429a:	2300      	movs	r3, #0
 800429c:	e000      	b.n	80042a0 <HAL_I2CEx_ConfigDigitalFilter+0x72>
  }
  else
  {
    return HAL_BUSY;
 800429e:	2302      	movs	r3, #2
  }
}
 80042a0:	4618      	mov	r0, r3
 80042a2:	3714      	adds	r7, #20
 80042a4:	46bd      	mov	sp, r7
 80042a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042aa:	4770      	bx	lr

080042ac <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 80042ac:	b5f0      	push	{r4, r5, r6, r7, lr}
 80042ae:	b08f      	sub	sp, #60	; 0x3c
 80042b0:	af0a      	add	r7, sp, #40	; 0x28
 80042b2:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	2b00      	cmp	r3, #0
 80042b8:	d101      	bne.n	80042be <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 80042ba:	2301      	movs	r3, #1
 80042bc:	e10f      	b.n	80044de <HAL_PCD_Init+0x232>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	681b      	ldr	r3, [r3, #0]
 80042c2:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	f893 34bd 	ldrb.w	r3, [r3, #1213]	; 0x4bd
 80042ca:	b2db      	uxtb	r3, r3
 80042cc:	2b00      	cmp	r3, #0
 80042ce:	d106      	bne.n	80042de <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	2200      	movs	r2, #0
 80042d4:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 80042d8:	6878      	ldr	r0, [r7, #4]
 80042da:	f7fd fd63 	bl	8001da4 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	2203      	movs	r2, #3
 80042e2:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 80042e6:	68bb      	ldr	r3, [r7, #8]
 80042e8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80042ea:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80042ee:	2b00      	cmp	r3, #0
 80042f0:	d102      	bne.n	80042f8 <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	2200      	movs	r2, #0
 80042f6:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	681b      	ldr	r3, [r3, #0]
 80042fc:	4618      	mov	r0, r3
 80042fe:	f002 f834 	bl	800636a <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	681b      	ldr	r3, [r3, #0]
 8004306:	603b      	str	r3, [r7, #0]
 8004308:	687e      	ldr	r6, [r7, #4]
 800430a:	466d      	mov	r5, sp
 800430c:	f106 0410 	add.w	r4, r6, #16
 8004310:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8004312:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8004314:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8004316:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8004318:	e894 0003 	ldmia.w	r4, {r0, r1}
 800431c:	e885 0003 	stmia.w	r5, {r0, r1}
 8004320:	1d33      	adds	r3, r6, #4
 8004322:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004324:	6838      	ldr	r0, [r7, #0]
 8004326:	f001 ffbf 	bl	80062a8 <USB_CoreInit>
 800432a:	4603      	mov	r3, r0
 800432c:	2b00      	cmp	r3, #0
 800432e:	d005      	beq.n	800433c <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	2202      	movs	r2, #2
 8004334:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 8004338:	2301      	movs	r3, #1
 800433a:	e0d0      	b.n	80044de <HAL_PCD_Init+0x232>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	681b      	ldr	r3, [r3, #0]
 8004340:	2100      	movs	r1, #0
 8004342:	4618      	mov	r0, r3
 8004344:	f002 f822 	bl	800638c <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004348:	2300      	movs	r3, #0
 800434a:	73fb      	strb	r3, [r7, #15]
 800434c:	e04a      	b.n	80043e4 <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 800434e:	7bfa      	ldrb	r2, [r7, #15]
 8004350:	6879      	ldr	r1, [r7, #4]
 8004352:	4613      	mov	r3, r2
 8004354:	00db      	lsls	r3, r3, #3
 8004356:	4413      	add	r3, r2
 8004358:	009b      	lsls	r3, r3, #2
 800435a:	440b      	add	r3, r1
 800435c:	333d      	adds	r3, #61	; 0x3d
 800435e:	2201      	movs	r2, #1
 8004360:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8004362:	7bfa      	ldrb	r2, [r7, #15]
 8004364:	6879      	ldr	r1, [r7, #4]
 8004366:	4613      	mov	r3, r2
 8004368:	00db      	lsls	r3, r3, #3
 800436a:	4413      	add	r3, r2
 800436c:	009b      	lsls	r3, r3, #2
 800436e:	440b      	add	r3, r1
 8004370:	333c      	adds	r3, #60	; 0x3c
 8004372:	7bfa      	ldrb	r2, [r7, #15]
 8004374:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8004376:	7bfa      	ldrb	r2, [r7, #15]
 8004378:	7bfb      	ldrb	r3, [r7, #15]
 800437a:	b298      	uxth	r0, r3
 800437c:	6879      	ldr	r1, [r7, #4]
 800437e:	4613      	mov	r3, r2
 8004380:	00db      	lsls	r3, r3, #3
 8004382:	4413      	add	r3, r2
 8004384:	009b      	lsls	r3, r3, #2
 8004386:	440b      	add	r3, r1
 8004388:	3344      	adds	r3, #68	; 0x44
 800438a:	4602      	mov	r2, r0
 800438c:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 800438e:	7bfa      	ldrb	r2, [r7, #15]
 8004390:	6879      	ldr	r1, [r7, #4]
 8004392:	4613      	mov	r3, r2
 8004394:	00db      	lsls	r3, r3, #3
 8004396:	4413      	add	r3, r2
 8004398:	009b      	lsls	r3, r3, #2
 800439a:	440b      	add	r3, r1
 800439c:	3340      	adds	r3, #64	; 0x40
 800439e:	2200      	movs	r2, #0
 80043a0:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 80043a2:	7bfa      	ldrb	r2, [r7, #15]
 80043a4:	6879      	ldr	r1, [r7, #4]
 80043a6:	4613      	mov	r3, r2
 80043a8:	00db      	lsls	r3, r3, #3
 80043aa:	4413      	add	r3, r2
 80043ac:	009b      	lsls	r3, r3, #2
 80043ae:	440b      	add	r3, r1
 80043b0:	3348      	adds	r3, #72	; 0x48
 80043b2:	2200      	movs	r2, #0
 80043b4:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80043b6:	7bfa      	ldrb	r2, [r7, #15]
 80043b8:	6879      	ldr	r1, [r7, #4]
 80043ba:	4613      	mov	r3, r2
 80043bc:	00db      	lsls	r3, r3, #3
 80043be:	4413      	add	r3, r2
 80043c0:	009b      	lsls	r3, r3, #2
 80043c2:	440b      	add	r3, r1
 80043c4:	334c      	adds	r3, #76	; 0x4c
 80043c6:	2200      	movs	r2, #0
 80043c8:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 80043ca:	7bfa      	ldrb	r2, [r7, #15]
 80043cc:	6879      	ldr	r1, [r7, #4]
 80043ce:	4613      	mov	r3, r2
 80043d0:	00db      	lsls	r3, r3, #3
 80043d2:	4413      	add	r3, r2
 80043d4:	009b      	lsls	r3, r3, #2
 80043d6:	440b      	add	r3, r1
 80043d8:	3354      	adds	r3, #84	; 0x54
 80043da:	2200      	movs	r2, #0
 80043dc:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80043de:	7bfb      	ldrb	r3, [r7, #15]
 80043e0:	3301      	adds	r3, #1
 80043e2:	73fb      	strb	r3, [r7, #15]
 80043e4:	7bfa      	ldrb	r2, [r7, #15]
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	685b      	ldr	r3, [r3, #4]
 80043ea:	429a      	cmp	r2, r3
 80043ec:	d3af      	bcc.n	800434e <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80043ee:	2300      	movs	r3, #0
 80043f0:	73fb      	strb	r3, [r7, #15]
 80043f2:	e044      	b.n	800447e <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 80043f4:	7bfa      	ldrb	r2, [r7, #15]
 80043f6:	6879      	ldr	r1, [r7, #4]
 80043f8:	4613      	mov	r3, r2
 80043fa:	00db      	lsls	r3, r3, #3
 80043fc:	4413      	add	r3, r2
 80043fe:	009b      	lsls	r3, r3, #2
 8004400:	440b      	add	r3, r1
 8004402:	f203 237d 	addw	r3, r3, #637	; 0x27d
 8004406:	2200      	movs	r2, #0
 8004408:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 800440a:	7bfa      	ldrb	r2, [r7, #15]
 800440c:	6879      	ldr	r1, [r7, #4]
 800440e:	4613      	mov	r3, r2
 8004410:	00db      	lsls	r3, r3, #3
 8004412:	4413      	add	r3, r2
 8004414:	009b      	lsls	r3, r3, #2
 8004416:	440b      	add	r3, r1
 8004418:	f503 731f 	add.w	r3, r3, #636	; 0x27c
 800441c:	7bfa      	ldrb	r2, [r7, #15]
 800441e:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8004420:	7bfa      	ldrb	r2, [r7, #15]
 8004422:	6879      	ldr	r1, [r7, #4]
 8004424:	4613      	mov	r3, r2
 8004426:	00db      	lsls	r3, r3, #3
 8004428:	4413      	add	r3, r2
 800442a:	009b      	lsls	r3, r3, #2
 800442c:	440b      	add	r3, r1
 800442e:	f503 7320 	add.w	r3, r3, #640	; 0x280
 8004432:	2200      	movs	r2, #0
 8004434:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8004436:	7bfa      	ldrb	r2, [r7, #15]
 8004438:	6879      	ldr	r1, [r7, #4]
 800443a:	4613      	mov	r3, r2
 800443c:	00db      	lsls	r3, r3, #3
 800443e:	4413      	add	r3, r2
 8004440:	009b      	lsls	r3, r3, #2
 8004442:	440b      	add	r3, r1
 8004444:	f503 7322 	add.w	r3, r3, #648	; 0x288
 8004448:	2200      	movs	r2, #0
 800444a:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 800444c:	7bfa      	ldrb	r2, [r7, #15]
 800444e:	6879      	ldr	r1, [r7, #4]
 8004450:	4613      	mov	r3, r2
 8004452:	00db      	lsls	r3, r3, #3
 8004454:	4413      	add	r3, r2
 8004456:	009b      	lsls	r3, r3, #2
 8004458:	440b      	add	r3, r1
 800445a:	f503 7323 	add.w	r3, r3, #652	; 0x28c
 800445e:	2200      	movs	r2, #0
 8004460:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8004462:	7bfa      	ldrb	r2, [r7, #15]
 8004464:	6879      	ldr	r1, [r7, #4]
 8004466:	4613      	mov	r3, r2
 8004468:	00db      	lsls	r3, r3, #3
 800446a:	4413      	add	r3, r2
 800446c:	009b      	lsls	r3, r3, #2
 800446e:	440b      	add	r3, r1
 8004470:	f503 7325 	add.w	r3, r3, #660	; 0x294
 8004474:	2200      	movs	r2, #0
 8004476:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004478:	7bfb      	ldrb	r3, [r7, #15]
 800447a:	3301      	adds	r3, #1
 800447c:	73fb      	strb	r3, [r7, #15]
 800447e:	7bfa      	ldrb	r2, [r7, #15]
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	685b      	ldr	r3, [r3, #4]
 8004484:	429a      	cmp	r2, r3
 8004486:	d3b5      	bcc.n	80043f4 <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	681b      	ldr	r3, [r3, #0]
 800448c:	603b      	str	r3, [r7, #0]
 800448e:	687e      	ldr	r6, [r7, #4]
 8004490:	466d      	mov	r5, sp
 8004492:	f106 0410 	add.w	r4, r6, #16
 8004496:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8004498:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800449a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800449c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800449e:	e894 0003 	ldmia.w	r4, {r0, r1}
 80044a2:	e885 0003 	stmia.w	r5, {r0, r1}
 80044a6:	1d33      	adds	r3, r6, #4
 80044a8:	cb0e      	ldmia	r3, {r1, r2, r3}
 80044aa:	6838      	ldr	r0, [r7, #0]
 80044ac:	f001 ffba 	bl	8006424 <USB_DevInit>
 80044b0:	4603      	mov	r3, r0
 80044b2:	2b00      	cmp	r3, #0
 80044b4:	d005      	beq.n	80044c2 <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	2202      	movs	r2, #2
 80044ba:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 80044be:	2301      	movs	r3, #1
 80044c0:	e00d      	b.n	80044de <HAL_PCD_Init+0x232>
  }

  hpcd->USB_Address = 0U;
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	2200      	movs	r2, #0
 80044c6:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	2201      	movs	r2, #1
 80044ce:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
  if (hpcd->Init.lpm_enable == 1U)
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	681b      	ldr	r3, [r3, #0]
 80044d6:	4618      	mov	r0, r3
 80044d8:	f002 f985 	bl	80067e6 <USB_DevDisconnect>

  return HAL_OK;
 80044dc:	2300      	movs	r3, #0
}
 80044de:	4618      	mov	r0, r3
 80044e0:	3714      	adds	r7, #20
 80044e2:	46bd      	mov	sp, r7
 80044e4:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

080044e8 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80044e8:	b580      	push	{r7, lr}
 80044ea:	b086      	sub	sp, #24
 80044ec:	af00      	add	r7, sp, #0
 80044ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	2b00      	cmp	r3, #0
 80044f4:	d101      	bne.n	80044fa <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80044f6:	2301      	movs	r3, #1
 80044f8:	e267      	b.n	80049ca <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	681b      	ldr	r3, [r3, #0]
 80044fe:	f003 0301 	and.w	r3, r3, #1
 8004502:	2b00      	cmp	r3, #0
 8004504:	d075      	beq.n	80045f2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8004506:	4b88      	ldr	r3, [pc, #544]	; (8004728 <HAL_RCC_OscConfig+0x240>)
 8004508:	689b      	ldr	r3, [r3, #8]
 800450a:	f003 030c 	and.w	r3, r3, #12
 800450e:	2b04      	cmp	r3, #4
 8004510:	d00c      	beq.n	800452c <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004512:	4b85      	ldr	r3, [pc, #532]	; (8004728 <HAL_RCC_OscConfig+0x240>)
 8004514:	689b      	ldr	r3, [r3, #8]
 8004516:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800451a:	2b08      	cmp	r3, #8
 800451c:	d112      	bne.n	8004544 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800451e:	4b82      	ldr	r3, [pc, #520]	; (8004728 <HAL_RCC_OscConfig+0x240>)
 8004520:	685b      	ldr	r3, [r3, #4]
 8004522:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004526:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800452a:	d10b      	bne.n	8004544 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800452c:	4b7e      	ldr	r3, [pc, #504]	; (8004728 <HAL_RCC_OscConfig+0x240>)
 800452e:	681b      	ldr	r3, [r3, #0]
 8004530:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004534:	2b00      	cmp	r3, #0
 8004536:	d05b      	beq.n	80045f0 <HAL_RCC_OscConfig+0x108>
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	685b      	ldr	r3, [r3, #4]
 800453c:	2b00      	cmp	r3, #0
 800453e:	d157      	bne.n	80045f0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004540:	2301      	movs	r3, #1
 8004542:	e242      	b.n	80049ca <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	685b      	ldr	r3, [r3, #4]
 8004548:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800454c:	d106      	bne.n	800455c <HAL_RCC_OscConfig+0x74>
 800454e:	4b76      	ldr	r3, [pc, #472]	; (8004728 <HAL_RCC_OscConfig+0x240>)
 8004550:	681b      	ldr	r3, [r3, #0]
 8004552:	4a75      	ldr	r2, [pc, #468]	; (8004728 <HAL_RCC_OscConfig+0x240>)
 8004554:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004558:	6013      	str	r3, [r2, #0]
 800455a:	e01d      	b.n	8004598 <HAL_RCC_OscConfig+0xb0>
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	685b      	ldr	r3, [r3, #4]
 8004560:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004564:	d10c      	bne.n	8004580 <HAL_RCC_OscConfig+0x98>
 8004566:	4b70      	ldr	r3, [pc, #448]	; (8004728 <HAL_RCC_OscConfig+0x240>)
 8004568:	681b      	ldr	r3, [r3, #0]
 800456a:	4a6f      	ldr	r2, [pc, #444]	; (8004728 <HAL_RCC_OscConfig+0x240>)
 800456c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004570:	6013      	str	r3, [r2, #0]
 8004572:	4b6d      	ldr	r3, [pc, #436]	; (8004728 <HAL_RCC_OscConfig+0x240>)
 8004574:	681b      	ldr	r3, [r3, #0]
 8004576:	4a6c      	ldr	r2, [pc, #432]	; (8004728 <HAL_RCC_OscConfig+0x240>)
 8004578:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800457c:	6013      	str	r3, [r2, #0]
 800457e:	e00b      	b.n	8004598 <HAL_RCC_OscConfig+0xb0>
 8004580:	4b69      	ldr	r3, [pc, #420]	; (8004728 <HAL_RCC_OscConfig+0x240>)
 8004582:	681b      	ldr	r3, [r3, #0]
 8004584:	4a68      	ldr	r2, [pc, #416]	; (8004728 <HAL_RCC_OscConfig+0x240>)
 8004586:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800458a:	6013      	str	r3, [r2, #0]
 800458c:	4b66      	ldr	r3, [pc, #408]	; (8004728 <HAL_RCC_OscConfig+0x240>)
 800458e:	681b      	ldr	r3, [r3, #0]
 8004590:	4a65      	ldr	r2, [pc, #404]	; (8004728 <HAL_RCC_OscConfig+0x240>)
 8004592:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004596:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	685b      	ldr	r3, [r3, #4]
 800459c:	2b00      	cmp	r3, #0
 800459e:	d013      	beq.n	80045c8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80045a0:	f7fd fdd0 	bl	8002144 <HAL_GetTick>
 80045a4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80045a6:	e008      	b.n	80045ba <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80045a8:	f7fd fdcc 	bl	8002144 <HAL_GetTick>
 80045ac:	4602      	mov	r2, r0
 80045ae:	693b      	ldr	r3, [r7, #16]
 80045b0:	1ad3      	subs	r3, r2, r3
 80045b2:	2b64      	cmp	r3, #100	; 0x64
 80045b4:	d901      	bls.n	80045ba <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80045b6:	2303      	movs	r3, #3
 80045b8:	e207      	b.n	80049ca <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80045ba:	4b5b      	ldr	r3, [pc, #364]	; (8004728 <HAL_RCC_OscConfig+0x240>)
 80045bc:	681b      	ldr	r3, [r3, #0]
 80045be:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80045c2:	2b00      	cmp	r3, #0
 80045c4:	d0f0      	beq.n	80045a8 <HAL_RCC_OscConfig+0xc0>
 80045c6:	e014      	b.n	80045f2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80045c8:	f7fd fdbc 	bl	8002144 <HAL_GetTick>
 80045cc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80045ce:	e008      	b.n	80045e2 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80045d0:	f7fd fdb8 	bl	8002144 <HAL_GetTick>
 80045d4:	4602      	mov	r2, r0
 80045d6:	693b      	ldr	r3, [r7, #16]
 80045d8:	1ad3      	subs	r3, r2, r3
 80045da:	2b64      	cmp	r3, #100	; 0x64
 80045dc:	d901      	bls.n	80045e2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80045de:	2303      	movs	r3, #3
 80045e0:	e1f3      	b.n	80049ca <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80045e2:	4b51      	ldr	r3, [pc, #324]	; (8004728 <HAL_RCC_OscConfig+0x240>)
 80045e4:	681b      	ldr	r3, [r3, #0]
 80045e6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80045ea:	2b00      	cmp	r3, #0
 80045ec:	d1f0      	bne.n	80045d0 <HAL_RCC_OscConfig+0xe8>
 80045ee:	e000      	b.n	80045f2 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80045f0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	681b      	ldr	r3, [r3, #0]
 80045f6:	f003 0302 	and.w	r3, r3, #2
 80045fa:	2b00      	cmp	r3, #0
 80045fc:	d063      	beq.n	80046c6 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80045fe:	4b4a      	ldr	r3, [pc, #296]	; (8004728 <HAL_RCC_OscConfig+0x240>)
 8004600:	689b      	ldr	r3, [r3, #8]
 8004602:	f003 030c 	and.w	r3, r3, #12
 8004606:	2b00      	cmp	r3, #0
 8004608:	d00b      	beq.n	8004622 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800460a:	4b47      	ldr	r3, [pc, #284]	; (8004728 <HAL_RCC_OscConfig+0x240>)
 800460c:	689b      	ldr	r3, [r3, #8]
 800460e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8004612:	2b08      	cmp	r3, #8
 8004614:	d11c      	bne.n	8004650 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004616:	4b44      	ldr	r3, [pc, #272]	; (8004728 <HAL_RCC_OscConfig+0x240>)
 8004618:	685b      	ldr	r3, [r3, #4]
 800461a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800461e:	2b00      	cmp	r3, #0
 8004620:	d116      	bne.n	8004650 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004622:	4b41      	ldr	r3, [pc, #260]	; (8004728 <HAL_RCC_OscConfig+0x240>)
 8004624:	681b      	ldr	r3, [r3, #0]
 8004626:	f003 0302 	and.w	r3, r3, #2
 800462a:	2b00      	cmp	r3, #0
 800462c:	d005      	beq.n	800463a <HAL_RCC_OscConfig+0x152>
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	68db      	ldr	r3, [r3, #12]
 8004632:	2b01      	cmp	r3, #1
 8004634:	d001      	beq.n	800463a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8004636:	2301      	movs	r3, #1
 8004638:	e1c7      	b.n	80049ca <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800463a:	4b3b      	ldr	r3, [pc, #236]	; (8004728 <HAL_RCC_OscConfig+0x240>)
 800463c:	681b      	ldr	r3, [r3, #0]
 800463e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	691b      	ldr	r3, [r3, #16]
 8004646:	00db      	lsls	r3, r3, #3
 8004648:	4937      	ldr	r1, [pc, #220]	; (8004728 <HAL_RCC_OscConfig+0x240>)
 800464a:	4313      	orrs	r3, r2
 800464c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800464e:	e03a      	b.n	80046c6 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	68db      	ldr	r3, [r3, #12]
 8004654:	2b00      	cmp	r3, #0
 8004656:	d020      	beq.n	800469a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004658:	4b34      	ldr	r3, [pc, #208]	; (800472c <HAL_RCC_OscConfig+0x244>)
 800465a:	2201      	movs	r2, #1
 800465c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800465e:	f7fd fd71 	bl	8002144 <HAL_GetTick>
 8004662:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004664:	e008      	b.n	8004678 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004666:	f7fd fd6d 	bl	8002144 <HAL_GetTick>
 800466a:	4602      	mov	r2, r0
 800466c:	693b      	ldr	r3, [r7, #16]
 800466e:	1ad3      	subs	r3, r2, r3
 8004670:	2b02      	cmp	r3, #2
 8004672:	d901      	bls.n	8004678 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8004674:	2303      	movs	r3, #3
 8004676:	e1a8      	b.n	80049ca <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004678:	4b2b      	ldr	r3, [pc, #172]	; (8004728 <HAL_RCC_OscConfig+0x240>)
 800467a:	681b      	ldr	r3, [r3, #0]
 800467c:	f003 0302 	and.w	r3, r3, #2
 8004680:	2b00      	cmp	r3, #0
 8004682:	d0f0      	beq.n	8004666 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004684:	4b28      	ldr	r3, [pc, #160]	; (8004728 <HAL_RCC_OscConfig+0x240>)
 8004686:	681b      	ldr	r3, [r3, #0]
 8004688:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	691b      	ldr	r3, [r3, #16]
 8004690:	00db      	lsls	r3, r3, #3
 8004692:	4925      	ldr	r1, [pc, #148]	; (8004728 <HAL_RCC_OscConfig+0x240>)
 8004694:	4313      	orrs	r3, r2
 8004696:	600b      	str	r3, [r1, #0]
 8004698:	e015      	b.n	80046c6 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800469a:	4b24      	ldr	r3, [pc, #144]	; (800472c <HAL_RCC_OscConfig+0x244>)
 800469c:	2200      	movs	r2, #0
 800469e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80046a0:	f7fd fd50 	bl	8002144 <HAL_GetTick>
 80046a4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80046a6:	e008      	b.n	80046ba <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80046a8:	f7fd fd4c 	bl	8002144 <HAL_GetTick>
 80046ac:	4602      	mov	r2, r0
 80046ae:	693b      	ldr	r3, [r7, #16]
 80046b0:	1ad3      	subs	r3, r2, r3
 80046b2:	2b02      	cmp	r3, #2
 80046b4:	d901      	bls.n	80046ba <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80046b6:	2303      	movs	r3, #3
 80046b8:	e187      	b.n	80049ca <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80046ba:	4b1b      	ldr	r3, [pc, #108]	; (8004728 <HAL_RCC_OscConfig+0x240>)
 80046bc:	681b      	ldr	r3, [r3, #0]
 80046be:	f003 0302 	and.w	r3, r3, #2
 80046c2:	2b00      	cmp	r3, #0
 80046c4:	d1f0      	bne.n	80046a8 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	681b      	ldr	r3, [r3, #0]
 80046ca:	f003 0308 	and.w	r3, r3, #8
 80046ce:	2b00      	cmp	r3, #0
 80046d0:	d036      	beq.n	8004740 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	695b      	ldr	r3, [r3, #20]
 80046d6:	2b00      	cmp	r3, #0
 80046d8:	d016      	beq.n	8004708 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80046da:	4b15      	ldr	r3, [pc, #84]	; (8004730 <HAL_RCC_OscConfig+0x248>)
 80046dc:	2201      	movs	r2, #1
 80046de:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80046e0:	f7fd fd30 	bl	8002144 <HAL_GetTick>
 80046e4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80046e6:	e008      	b.n	80046fa <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80046e8:	f7fd fd2c 	bl	8002144 <HAL_GetTick>
 80046ec:	4602      	mov	r2, r0
 80046ee:	693b      	ldr	r3, [r7, #16]
 80046f0:	1ad3      	subs	r3, r2, r3
 80046f2:	2b02      	cmp	r3, #2
 80046f4:	d901      	bls.n	80046fa <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80046f6:	2303      	movs	r3, #3
 80046f8:	e167      	b.n	80049ca <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80046fa:	4b0b      	ldr	r3, [pc, #44]	; (8004728 <HAL_RCC_OscConfig+0x240>)
 80046fc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80046fe:	f003 0302 	and.w	r3, r3, #2
 8004702:	2b00      	cmp	r3, #0
 8004704:	d0f0      	beq.n	80046e8 <HAL_RCC_OscConfig+0x200>
 8004706:	e01b      	b.n	8004740 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004708:	4b09      	ldr	r3, [pc, #36]	; (8004730 <HAL_RCC_OscConfig+0x248>)
 800470a:	2200      	movs	r2, #0
 800470c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800470e:	f7fd fd19 	bl	8002144 <HAL_GetTick>
 8004712:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004714:	e00e      	b.n	8004734 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004716:	f7fd fd15 	bl	8002144 <HAL_GetTick>
 800471a:	4602      	mov	r2, r0
 800471c:	693b      	ldr	r3, [r7, #16]
 800471e:	1ad3      	subs	r3, r2, r3
 8004720:	2b02      	cmp	r3, #2
 8004722:	d907      	bls.n	8004734 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8004724:	2303      	movs	r3, #3
 8004726:	e150      	b.n	80049ca <HAL_RCC_OscConfig+0x4e2>
 8004728:	40023800 	.word	0x40023800
 800472c:	42470000 	.word	0x42470000
 8004730:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004734:	4b88      	ldr	r3, [pc, #544]	; (8004958 <HAL_RCC_OscConfig+0x470>)
 8004736:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004738:	f003 0302 	and.w	r3, r3, #2
 800473c:	2b00      	cmp	r3, #0
 800473e:	d1ea      	bne.n	8004716 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	681b      	ldr	r3, [r3, #0]
 8004744:	f003 0304 	and.w	r3, r3, #4
 8004748:	2b00      	cmp	r3, #0
 800474a:	f000 8097 	beq.w	800487c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800474e:	2300      	movs	r3, #0
 8004750:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004752:	4b81      	ldr	r3, [pc, #516]	; (8004958 <HAL_RCC_OscConfig+0x470>)
 8004754:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004756:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800475a:	2b00      	cmp	r3, #0
 800475c:	d10f      	bne.n	800477e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800475e:	2300      	movs	r3, #0
 8004760:	60bb      	str	r3, [r7, #8]
 8004762:	4b7d      	ldr	r3, [pc, #500]	; (8004958 <HAL_RCC_OscConfig+0x470>)
 8004764:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004766:	4a7c      	ldr	r2, [pc, #496]	; (8004958 <HAL_RCC_OscConfig+0x470>)
 8004768:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800476c:	6413      	str	r3, [r2, #64]	; 0x40
 800476e:	4b7a      	ldr	r3, [pc, #488]	; (8004958 <HAL_RCC_OscConfig+0x470>)
 8004770:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004772:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004776:	60bb      	str	r3, [r7, #8]
 8004778:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800477a:	2301      	movs	r3, #1
 800477c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800477e:	4b77      	ldr	r3, [pc, #476]	; (800495c <HAL_RCC_OscConfig+0x474>)
 8004780:	681b      	ldr	r3, [r3, #0]
 8004782:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004786:	2b00      	cmp	r3, #0
 8004788:	d118      	bne.n	80047bc <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800478a:	4b74      	ldr	r3, [pc, #464]	; (800495c <HAL_RCC_OscConfig+0x474>)
 800478c:	681b      	ldr	r3, [r3, #0]
 800478e:	4a73      	ldr	r2, [pc, #460]	; (800495c <HAL_RCC_OscConfig+0x474>)
 8004790:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004794:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004796:	f7fd fcd5 	bl	8002144 <HAL_GetTick>
 800479a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800479c:	e008      	b.n	80047b0 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800479e:	f7fd fcd1 	bl	8002144 <HAL_GetTick>
 80047a2:	4602      	mov	r2, r0
 80047a4:	693b      	ldr	r3, [r7, #16]
 80047a6:	1ad3      	subs	r3, r2, r3
 80047a8:	2b02      	cmp	r3, #2
 80047aa:	d901      	bls.n	80047b0 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80047ac:	2303      	movs	r3, #3
 80047ae:	e10c      	b.n	80049ca <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80047b0:	4b6a      	ldr	r3, [pc, #424]	; (800495c <HAL_RCC_OscConfig+0x474>)
 80047b2:	681b      	ldr	r3, [r3, #0]
 80047b4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80047b8:	2b00      	cmp	r3, #0
 80047ba:	d0f0      	beq.n	800479e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	689b      	ldr	r3, [r3, #8]
 80047c0:	2b01      	cmp	r3, #1
 80047c2:	d106      	bne.n	80047d2 <HAL_RCC_OscConfig+0x2ea>
 80047c4:	4b64      	ldr	r3, [pc, #400]	; (8004958 <HAL_RCC_OscConfig+0x470>)
 80047c6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80047c8:	4a63      	ldr	r2, [pc, #396]	; (8004958 <HAL_RCC_OscConfig+0x470>)
 80047ca:	f043 0301 	orr.w	r3, r3, #1
 80047ce:	6713      	str	r3, [r2, #112]	; 0x70
 80047d0:	e01c      	b.n	800480c <HAL_RCC_OscConfig+0x324>
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	689b      	ldr	r3, [r3, #8]
 80047d6:	2b05      	cmp	r3, #5
 80047d8:	d10c      	bne.n	80047f4 <HAL_RCC_OscConfig+0x30c>
 80047da:	4b5f      	ldr	r3, [pc, #380]	; (8004958 <HAL_RCC_OscConfig+0x470>)
 80047dc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80047de:	4a5e      	ldr	r2, [pc, #376]	; (8004958 <HAL_RCC_OscConfig+0x470>)
 80047e0:	f043 0304 	orr.w	r3, r3, #4
 80047e4:	6713      	str	r3, [r2, #112]	; 0x70
 80047e6:	4b5c      	ldr	r3, [pc, #368]	; (8004958 <HAL_RCC_OscConfig+0x470>)
 80047e8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80047ea:	4a5b      	ldr	r2, [pc, #364]	; (8004958 <HAL_RCC_OscConfig+0x470>)
 80047ec:	f043 0301 	orr.w	r3, r3, #1
 80047f0:	6713      	str	r3, [r2, #112]	; 0x70
 80047f2:	e00b      	b.n	800480c <HAL_RCC_OscConfig+0x324>
 80047f4:	4b58      	ldr	r3, [pc, #352]	; (8004958 <HAL_RCC_OscConfig+0x470>)
 80047f6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80047f8:	4a57      	ldr	r2, [pc, #348]	; (8004958 <HAL_RCC_OscConfig+0x470>)
 80047fa:	f023 0301 	bic.w	r3, r3, #1
 80047fe:	6713      	str	r3, [r2, #112]	; 0x70
 8004800:	4b55      	ldr	r3, [pc, #340]	; (8004958 <HAL_RCC_OscConfig+0x470>)
 8004802:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004804:	4a54      	ldr	r2, [pc, #336]	; (8004958 <HAL_RCC_OscConfig+0x470>)
 8004806:	f023 0304 	bic.w	r3, r3, #4
 800480a:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	689b      	ldr	r3, [r3, #8]
 8004810:	2b00      	cmp	r3, #0
 8004812:	d015      	beq.n	8004840 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004814:	f7fd fc96 	bl	8002144 <HAL_GetTick>
 8004818:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800481a:	e00a      	b.n	8004832 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800481c:	f7fd fc92 	bl	8002144 <HAL_GetTick>
 8004820:	4602      	mov	r2, r0
 8004822:	693b      	ldr	r3, [r7, #16]
 8004824:	1ad3      	subs	r3, r2, r3
 8004826:	f241 3288 	movw	r2, #5000	; 0x1388
 800482a:	4293      	cmp	r3, r2
 800482c:	d901      	bls.n	8004832 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800482e:	2303      	movs	r3, #3
 8004830:	e0cb      	b.n	80049ca <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004832:	4b49      	ldr	r3, [pc, #292]	; (8004958 <HAL_RCC_OscConfig+0x470>)
 8004834:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004836:	f003 0302 	and.w	r3, r3, #2
 800483a:	2b00      	cmp	r3, #0
 800483c:	d0ee      	beq.n	800481c <HAL_RCC_OscConfig+0x334>
 800483e:	e014      	b.n	800486a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004840:	f7fd fc80 	bl	8002144 <HAL_GetTick>
 8004844:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004846:	e00a      	b.n	800485e <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004848:	f7fd fc7c 	bl	8002144 <HAL_GetTick>
 800484c:	4602      	mov	r2, r0
 800484e:	693b      	ldr	r3, [r7, #16]
 8004850:	1ad3      	subs	r3, r2, r3
 8004852:	f241 3288 	movw	r2, #5000	; 0x1388
 8004856:	4293      	cmp	r3, r2
 8004858:	d901      	bls.n	800485e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800485a:	2303      	movs	r3, #3
 800485c:	e0b5      	b.n	80049ca <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800485e:	4b3e      	ldr	r3, [pc, #248]	; (8004958 <HAL_RCC_OscConfig+0x470>)
 8004860:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004862:	f003 0302 	and.w	r3, r3, #2
 8004866:	2b00      	cmp	r3, #0
 8004868:	d1ee      	bne.n	8004848 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800486a:	7dfb      	ldrb	r3, [r7, #23]
 800486c:	2b01      	cmp	r3, #1
 800486e:	d105      	bne.n	800487c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004870:	4b39      	ldr	r3, [pc, #228]	; (8004958 <HAL_RCC_OscConfig+0x470>)
 8004872:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004874:	4a38      	ldr	r2, [pc, #224]	; (8004958 <HAL_RCC_OscConfig+0x470>)
 8004876:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800487a:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	699b      	ldr	r3, [r3, #24]
 8004880:	2b00      	cmp	r3, #0
 8004882:	f000 80a1 	beq.w	80049c8 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004886:	4b34      	ldr	r3, [pc, #208]	; (8004958 <HAL_RCC_OscConfig+0x470>)
 8004888:	689b      	ldr	r3, [r3, #8]
 800488a:	f003 030c 	and.w	r3, r3, #12
 800488e:	2b08      	cmp	r3, #8
 8004890:	d05c      	beq.n	800494c <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	699b      	ldr	r3, [r3, #24]
 8004896:	2b02      	cmp	r3, #2
 8004898:	d141      	bne.n	800491e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800489a:	4b31      	ldr	r3, [pc, #196]	; (8004960 <HAL_RCC_OscConfig+0x478>)
 800489c:	2200      	movs	r2, #0
 800489e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80048a0:	f7fd fc50 	bl	8002144 <HAL_GetTick>
 80048a4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80048a6:	e008      	b.n	80048ba <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80048a8:	f7fd fc4c 	bl	8002144 <HAL_GetTick>
 80048ac:	4602      	mov	r2, r0
 80048ae:	693b      	ldr	r3, [r7, #16]
 80048b0:	1ad3      	subs	r3, r2, r3
 80048b2:	2b02      	cmp	r3, #2
 80048b4:	d901      	bls.n	80048ba <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80048b6:	2303      	movs	r3, #3
 80048b8:	e087      	b.n	80049ca <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80048ba:	4b27      	ldr	r3, [pc, #156]	; (8004958 <HAL_RCC_OscConfig+0x470>)
 80048bc:	681b      	ldr	r3, [r3, #0]
 80048be:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80048c2:	2b00      	cmp	r3, #0
 80048c4:	d1f0      	bne.n	80048a8 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	69da      	ldr	r2, [r3, #28]
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	6a1b      	ldr	r3, [r3, #32]
 80048ce:	431a      	orrs	r2, r3
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80048d4:	019b      	lsls	r3, r3, #6
 80048d6:	431a      	orrs	r2, r3
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80048dc:	085b      	lsrs	r3, r3, #1
 80048de:	3b01      	subs	r3, #1
 80048e0:	041b      	lsls	r3, r3, #16
 80048e2:	431a      	orrs	r2, r3
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80048e8:	061b      	lsls	r3, r3, #24
 80048ea:	491b      	ldr	r1, [pc, #108]	; (8004958 <HAL_RCC_OscConfig+0x470>)
 80048ec:	4313      	orrs	r3, r2
 80048ee:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80048f0:	4b1b      	ldr	r3, [pc, #108]	; (8004960 <HAL_RCC_OscConfig+0x478>)
 80048f2:	2201      	movs	r2, #1
 80048f4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80048f6:	f7fd fc25 	bl	8002144 <HAL_GetTick>
 80048fa:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80048fc:	e008      	b.n	8004910 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80048fe:	f7fd fc21 	bl	8002144 <HAL_GetTick>
 8004902:	4602      	mov	r2, r0
 8004904:	693b      	ldr	r3, [r7, #16]
 8004906:	1ad3      	subs	r3, r2, r3
 8004908:	2b02      	cmp	r3, #2
 800490a:	d901      	bls.n	8004910 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 800490c:	2303      	movs	r3, #3
 800490e:	e05c      	b.n	80049ca <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004910:	4b11      	ldr	r3, [pc, #68]	; (8004958 <HAL_RCC_OscConfig+0x470>)
 8004912:	681b      	ldr	r3, [r3, #0]
 8004914:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004918:	2b00      	cmp	r3, #0
 800491a:	d0f0      	beq.n	80048fe <HAL_RCC_OscConfig+0x416>
 800491c:	e054      	b.n	80049c8 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800491e:	4b10      	ldr	r3, [pc, #64]	; (8004960 <HAL_RCC_OscConfig+0x478>)
 8004920:	2200      	movs	r2, #0
 8004922:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004924:	f7fd fc0e 	bl	8002144 <HAL_GetTick>
 8004928:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800492a:	e008      	b.n	800493e <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800492c:	f7fd fc0a 	bl	8002144 <HAL_GetTick>
 8004930:	4602      	mov	r2, r0
 8004932:	693b      	ldr	r3, [r7, #16]
 8004934:	1ad3      	subs	r3, r2, r3
 8004936:	2b02      	cmp	r3, #2
 8004938:	d901      	bls.n	800493e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800493a:	2303      	movs	r3, #3
 800493c:	e045      	b.n	80049ca <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800493e:	4b06      	ldr	r3, [pc, #24]	; (8004958 <HAL_RCC_OscConfig+0x470>)
 8004940:	681b      	ldr	r3, [r3, #0]
 8004942:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004946:	2b00      	cmp	r3, #0
 8004948:	d1f0      	bne.n	800492c <HAL_RCC_OscConfig+0x444>
 800494a:	e03d      	b.n	80049c8 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	699b      	ldr	r3, [r3, #24]
 8004950:	2b01      	cmp	r3, #1
 8004952:	d107      	bne.n	8004964 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8004954:	2301      	movs	r3, #1
 8004956:	e038      	b.n	80049ca <HAL_RCC_OscConfig+0x4e2>
 8004958:	40023800 	.word	0x40023800
 800495c:	40007000 	.word	0x40007000
 8004960:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004964:	4b1b      	ldr	r3, [pc, #108]	; (80049d4 <HAL_RCC_OscConfig+0x4ec>)
 8004966:	685b      	ldr	r3, [r3, #4]
 8004968:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	699b      	ldr	r3, [r3, #24]
 800496e:	2b01      	cmp	r3, #1
 8004970:	d028      	beq.n	80049c4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004972:	68fb      	ldr	r3, [r7, #12]
 8004974:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800497c:	429a      	cmp	r2, r3
 800497e:	d121      	bne.n	80049c4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004980:	68fb      	ldr	r3, [r7, #12]
 8004982:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800498a:	429a      	cmp	r2, r3
 800498c:	d11a      	bne.n	80049c4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800498e:	68fa      	ldr	r2, [r7, #12]
 8004990:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8004994:	4013      	ands	r3, r2
 8004996:	687a      	ldr	r2, [r7, #4]
 8004998:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800499a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800499c:	4293      	cmp	r3, r2
 800499e:	d111      	bne.n	80049c4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80049a0:	68fb      	ldr	r3, [r7, #12]
 80049a2:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80049aa:	085b      	lsrs	r3, r3, #1
 80049ac:	3b01      	subs	r3, #1
 80049ae:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80049b0:	429a      	cmp	r2, r3
 80049b2:	d107      	bne.n	80049c4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80049b4:	68fb      	ldr	r3, [r7, #12]
 80049b6:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80049be:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80049c0:	429a      	cmp	r2, r3
 80049c2:	d001      	beq.n	80049c8 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 80049c4:	2301      	movs	r3, #1
 80049c6:	e000      	b.n	80049ca <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80049c8:	2300      	movs	r3, #0
}
 80049ca:	4618      	mov	r0, r3
 80049cc:	3718      	adds	r7, #24
 80049ce:	46bd      	mov	sp, r7
 80049d0:	bd80      	pop	{r7, pc}
 80049d2:	bf00      	nop
 80049d4:	40023800 	.word	0x40023800

080049d8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80049d8:	b580      	push	{r7, lr}
 80049da:	b084      	sub	sp, #16
 80049dc:	af00      	add	r7, sp, #0
 80049de:	6078      	str	r0, [r7, #4]
 80049e0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	2b00      	cmp	r3, #0
 80049e6:	d101      	bne.n	80049ec <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80049e8:	2301      	movs	r3, #1
 80049ea:	e0cc      	b.n	8004b86 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80049ec:	4b68      	ldr	r3, [pc, #416]	; (8004b90 <HAL_RCC_ClockConfig+0x1b8>)
 80049ee:	681b      	ldr	r3, [r3, #0]
 80049f0:	f003 030f 	and.w	r3, r3, #15
 80049f4:	683a      	ldr	r2, [r7, #0]
 80049f6:	429a      	cmp	r2, r3
 80049f8:	d90c      	bls.n	8004a14 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80049fa:	4b65      	ldr	r3, [pc, #404]	; (8004b90 <HAL_RCC_ClockConfig+0x1b8>)
 80049fc:	683a      	ldr	r2, [r7, #0]
 80049fe:	b2d2      	uxtb	r2, r2
 8004a00:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004a02:	4b63      	ldr	r3, [pc, #396]	; (8004b90 <HAL_RCC_ClockConfig+0x1b8>)
 8004a04:	681b      	ldr	r3, [r3, #0]
 8004a06:	f003 030f 	and.w	r3, r3, #15
 8004a0a:	683a      	ldr	r2, [r7, #0]
 8004a0c:	429a      	cmp	r2, r3
 8004a0e:	d001      	beq.n	8004a14 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004a10:	2301      	movs	r3, #1
 8004a12:	e0b8      	b.n	8004b86 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	681b      	ldr	r3, [r3, #0]
 8004a18:	f003 0302 	and.w	r3, r3, #2
 8004a1c:	2b00      	cmp	r3, #0
 8004a1e:	d020      	beq.n	8004a62 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	681b      	ldr	r3, [r3, #0]
 8004a24:	f003 0304 	and.w	r3, r3, #4
 8004a28:	2b00      	cmp	r3, #0
 8004a2a:	d005      	beq.n	8004a38 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004a2c:	4b59      	ldr	r3, [pc, #356]	; (8004b94 <HAL_RCC_ClockConfig+0x1bc>)
 8004a2e:	689b      	ldr	r3, [r3, #8]
 8004a30:	4a58      	ldr	r2, [pc, #352]	; (8004b94 <HAL_RCC_ClockConfig+0x1bc>)
 8004a32:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8004a36:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	681b      	ldr	r3, [r3, #0]
 8004a3c:	f003 0308 	and.w	r3, r3, #8
 8004a40:	2b00      	cmp	r3, #0
 8004a42:	d005      	beq.n	8004a50 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004a44:	4b53      	ldr	r3, [pc, #332]	; (8004b94 <HAL_RCC_ClockConfig+0x1bc>)
 8004a46:	689b      	ldr	r3, [r3, #8]
 8004a48:	4a52      	ldr	r2, [pc, #328]	; (8004b94 <HAL_RCC_ClockConfig+0x1bc>)
 8004a4a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8004a4e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004a50:	4b50      	ldr	r3, [pc, #320]	; (8004b94 <HAL_RCC_ClockConfig+0x1bc>)
 8004a52:	689b      	ldr	r3, [r3, #8]
 8004a54:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	689b      	ldr	r3, [r3, #8]
 8004a5c:	494d      	ldr	r1, [pc, #308]	; (8004b94 <HAL_RCC_ClockConfig+0x1bc>)
 8004a5e:	4313      	orrs	r3, r2
 8004a60:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	681b      	ldr	r3, [r3, #0]
 8004a66:	f003 0301 	and.w	r3, r3, #1
 8004a6a:	2b00      	cmp	r3, #0
 8004a6c:	d044      	beq.n	8004af8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	685b      	ldr	r3, [r3, #4]
 8004a72:	2b01      	cmp	r3, #1
 8004a74:	d107      	bne.n	8004a86 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004a76:	4b47      	ldr	r3, [pc, #284]	; (8004b94 <HAL_RCC_ClockConfig+0x1bc>)
 8004a78:	681b      	ldr	r3, [r3, #0]
 8004a7a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004a7e:	2b00      	cmp	r3, #0
 8004a80:	d119      	bne.n	8004ab6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004a82:	2301      	movs	r3, #1
 8004a84:	e07f      	b.n	8004b86 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	685b      	ldr	r3, [r3, #4]
 8004a8a:	2b02      	cmp	r3, #2
 8004a8c:	d003      	beq.n	8004a96 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004a92:	2b03      	cmp	r3, #3
 8004a94:	d107      	bne.n	8004aa6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004a96:	4b3f      	ldr	r3, [pc, #252]	; (8004b94 <HAL_RCC_ClockConfig+0x1bc>)
 8004a98:	681b      	ldr	r3, [r3, #0]
 8004a9a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004a9e:	2b00      	cmp	r3, #0
 8004aa0:	d109      	bne.n	8004ab6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004aa2:	2301      	movs	r3, #1
 8004aa4:	e06f      	b.n	8004b86 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004aa6:	4b3b      	ldr	r3, [pc, #236]	; (8004b94 <HAL_RCC_ClockConfig+0x1bc>)
 8004aa8:	681b      	ldr	r3, [r3, #0]
 8004aaa:	f003 0302 	and.w	r3, r3, #2
 8004aae:	2b00      	cmp	r3, #0
 8004ab0:	d101      	bne.n	8004ab6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004ab2:	2301      	movs	r3, #1
 8004ab4:	e067      	b.n	8004b86 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004ab6:	4b37      	ldr	r3, [pc, #220]	; (8004b94 <HAL_RCC_ClockConfig+0x1bc>)
 8004ab8:	689b      	ldr	r3, [r3, #8]
 8004aba:	f023 0203 	bic.w	r2, r3, #3
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	685b      	ldr	r3, [r3, #4]
 8004ac2:	4934      	ldr	r1, [pc, #208]	; (8004b94 <HAL_RCC_ClockConfig+0x1bc>)
 8004ac4:	4313      	orrs	r3, r2
 8004ac6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004ac8:	f7fd fb3c 	bl	8002144 <HAL_GetTick>
 8004acc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004ace:	e00a      	b.n	8004ae6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004ad0:	f7fd fb38 	bl	8002144 <HAL_GetTick>
 8004ad4:	4602      	mov	r2, r0
 8004ad6:	68fb      	ldr	r3, [r7, #12]
 8004ad8:	1ad3      	subs	r3, r2, r3
 8004ada:	f241 3288 	movw	r2, #5000	; 0x1388
 8004ade:	4293      	cmp	r3, r2
 8004ae0:	d901      	bls.n	8004ae6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004ae2:	2303      	movs	r3, #3
 8004ae4:	e04f      	b.n	8004b86 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004ae6:	4b2b      	ldr	r3, [pc, #172]	; (8004b94 <HAL_RCC_ClockConfig+0x1bc>)
 8004ae8:	689b      	ldr	r3, [r3, #8]
 8004aea:	f003 020c 	and.w	r2, r3, #12
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	685b      	ldr	r3, [r3, #4]
 8004af2:	009b      	lsls	r3, r3, #2
 8004af4:	429a      	cmp	r2, r3
 8004af6:	d1eb      	bne.n	8004ad0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004af8:	4b25      	ldr	r3, [pc, #148]	; (8004b90 <HAL_RCC_ClockConfig+0x1b8>)
 8004afa:	681b      	ldr	r3, [r3, #0]
 8004afc:	f003 030f 	and.w	r3, r3, #15
 8004b00:	683a      	ldr	r2, [r7, #0]
 8004b02:	429a      	cmp	r2, r3
 8004b04:	d20c      	bcs.n	8004b20 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004b06:	4b22      	ldr	r3, [pc, #136]	; (8004b90 <HAL_RCC_ClockConfig+0x1b8>)
 8004b08:	683a      	ldr	r2, [r7, #0]
 8004b0a:	b2d2      	uxtb	r2, r2
 8004b0c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004b0e:	4b20      	ldr	r3, [pc, #128]	; (8004b90 <HAL_RCC_ClockConfig+0x1b8>)
 8004b10:	681b      	ldr	r3, [r3, #0]
 8004b12:	f003 030f 	and.w	r3, r3, #15
 8004b16:	683a      	ldr	r2, [r7, #0]
 8004b18:	429a      	cmp	r2, r3
 8004b1a:	d001      	beq.n	8004b20 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004b1c:	2301      	movs	r3, #1
 8004b1e:	e032      	b.n	8004b86 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	681b      	ldr	r3, [r3, #0]
 8004b24:	f003 0304 	and.w	r3, r3, #4
 8004b28:	2b00      	cmp	r3, #0
 8004b2a:	d008      	beq.n	8004b3e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004b2c:	4b19      	ldr	r3, [pc, #100]	; (8004b94 <HAL_RCC_ClockConfig+0x1bc>)
 8004b2e:	689b      	ldr	r3, [r3, #8]
 8004b30:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	68db      	ldr	r3, [r3, #12]
 8004b38:	4916      	ldr	r1, [pc, #88]	; (8004b94 <HAL_RCC_ClockConfig+0x1bc>)
 8004b3a:	4313      	orrs	r3, r2
 8004b3c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	681b      	ldr	r3, [r3, #0]
 8004b42:	f003 0308 	and.w	r3, r3, #8
 8004b46:	2b00      	cmp	r3, #0
 8004b48:	d009      	beq.n	8004b5e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004b4a:	4b12      	ldr	r3, [pc, #72]	; (8004b94 <HAL_RCC_ClockConfig+0x1bc>)
 8004b4c:	689b      	ldr	r3, [r3, #8]
 8004b4e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	691b      	ldr	r3, [r3, #16]
 8004b56:	00db      	lsls	r3, r3, #3
 8004b58:	490e      	ldr	r1, [pc, #56]	; (8004b94 <HAL_RCC_ClockConfig+0x1bc>)
 8004b5a:	4313      	orrs	r3, r2
 8004b5c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8004b5e:	f000 f821 	bl	8004ba4 <HAL_RCC_GetSysClockFreq>
 8004b62:	4602      	mov	r2, r0
 8004b64:	4b0b      	ldr	r3, [pc, #44]	; (8004b94 <HAL_RCC_ClockConfig+0x1bc>)
 8004b66:	689b      	ldr	r3, [r3, #8]
 8004b68:	091b      	lsrs	r3, r3, #4
 8004b6a:	f003 030f 	and.w	r3, r3, #15
 8004b6e:	490a      	ldr	r1, [pc, #40]	; (8004b98 <HAL_RCC_ClockConfig+0x1c0>)
 8004b70:	5ccb      	ldrb	r3, [r1, r3]
 8004b72:	fa22 f303 	lsr.w	r3, r2, r3
 8004b76:	4a09      	ldr	r2, [pc, #36]	; (8004b9c <HAL_RCC_ClockConfig+0x1c4>)
 8004b78:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8004b7a:	4b09      	ldr	r3, [pc, #36]	; (8004ba0 <HAL_RCC_ClockConfig+0x1c8>)
 8004b7c:	681b      	ldr	r3, [r3, #0]
 8004b7e:	4618      	mov	r0, r3
 8004b80:	f7fd fa9c 	bl	80020bc <HAL_InitTick>

  return HAL_OK;
 8004b84:	2300      	movs	r3, #0
}
 8004b86:	4618      	mov	r0, r3
 8004b88:	3710      	adds	r7, #16
 8004b8a:	46bd      	mov	sp, r7
 8004b8c:	bd80      	pop	{r7, pc}
 8004b8e:	bf00      	nop
 8004b90:	40023c00 	.word	0x40023c00
 8004b94:	40023800 	.word	0x40023800
 8004b98:	080096f4 	.word	0x080096f4
 8004b9c:	20000000 	.word	0x20000000
 8004ba0:	20000004 	.word	0x20000004

08004ba4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004ba4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004ba8:	b094      	sub	sp, #80	; 0x50
 8004baa:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8004bac:	2300      	movs	r3, #0
 8004bae:	647b      	str	r3, [r7, #68]	; 0x44
 8004bb0:	2300      	movs	r3, #0
 8004bb2:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004bb4:	2300      	movs	r3, #0
 8004bb6:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8004bb8:	2300      	movs	r3, #0
 8004bba:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004bbc:	4b79      	ldr	r3, [pc, #484]	; (8004da4 <HAL_RCC_GetSysClockFreq+0x200>)
 8004bbe:	689b      	ldr	r3, [r3, #8]
 8004bc0:	f003 030c 	and.w	r3, r3, #12
 8004bc4:	2b08      	cmp	r3, #8
 8004bc6:	d00d      	beq.n	8004be4 <HAL_RCC_GetSysClockFreq+0x40>
 8004bc8:	2b08      	cmp	r3, #8
 8004bca:	f200 80e1 	bhi.w	8004d90 <HAL_RCC_GetSysClockFreq+0x1ec>
 8004bce:	2b00      	cmp	r3, #0
 8004bd0:	d002      	beq.n	8004bd8 <HAL_RCC_GetSysClockFreq+0x34>
 8004bd2:	2b04      	cmp	r3, #4
 8004bd4:	d003      	beq.n	8004bde <HAL_RCC_GetSysClockFreq+0x3a>
 8004bd6:	e0db      	b.n	8004d90 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004bd8:	4b73      	ldr	r3, [pc, #460]	; (8004da8 <HAL_RCC_GetSysClockFreq+0x204>)
 8004bda:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8004bdc:	e0db      	b.n	8004d96 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004bde:	4b73      	ldr	r3, [pc, #460]	; (8004dac <HAL_RCC_GetSysClockFreq+0x208>)
 8004be0:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8004be2:	e0d8      	b.n	8004d96 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004be4:	4b6f      	ldr	r3, [pc, #444]	; (8004da4 <HAL_RCC_GetSysClockFreq+0x200>)
 8004be6:	685b      	ldr	r3, [r3, #4]
 8004be8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004bec:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004bee:	4b6d      	ldr	r3, [pc, #436]	; (8004da4 <HAL_RCC_GetSysClockFreq+0x200>)
 8004bf0:	685b      	ldr	r3, [r3, #4]
 8004bf2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004bf6:	2b00      	cmp	r3, #0
 8004bf8:	d063      	beq.n	8004cc2 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004bfa:	4b6a      	ldr	r3, [pc, #424]	; (8004da4 <HAL_RCC_GetSysClockFreq+0x200>)
 8004bfc:	685b      	ldr	r3, [r3, #4]
 8004bfe:	099b      	lsrs	r3, r3, #6
 8004c00:	2200      	movs	r2, #0
 8004c02:	63bb      	str	r3, [r7, #56]	; 0x38
 8004c04:	63fa      	str	r2, [r7, #60]	; 0x3c
 8004c06:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004c08:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004c0c:	633b      	str	r3, [r7, #48]	; 0x30
 8004c0e:	2300      	movs	r3, #0
 8004c10:	637b      	str	r3, [r7, #52]	; 0x34
 8004c12:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8004c16:	4622      	mov	r2, r4
 8004c18:	462b      	mov	r3, r5
 8004c1a:	f04f 0000 	mov.w	r0, #0
 8004c1e:	f04f 0100 	mov.w	r1, #0
 8004c22:	0159      	lsls	r1, r3, #5
 8004c24:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004c28:	0150      	lsls	r0, r2, #5
 8004c2a:	4602      	mov	r2, r0
 8004c2c:	460b      	mov	r3, r1
 8004c2e:	4621      	mov	r1, r4
 8004c30:	1a51      	subs	r1, r2, r1
 8004c32:	6139      	str	r1, [r7, #16]
 8004c34:	4629      	mov	r1, r5
 8004c36:	eb63 0301 	sbc.w	r3, r3, r1
 8004c3a:	617b      	str	r3, [r7, #20]
 8004c3c:	f04f 0200 	mov.w	r2, #0
 8004c40:	f04f 0300 	mov.w	r3, #0
 8004c44:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004c48:	4659      	mov	r1, fp
 8004c4a:	018b      	lsls	r3, r1, #6
 8004c4c:	4651      	mov	r1, sl
 8004c4e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004c52:	4651      	mov	r1, sl
 8004c54:	018a      	lsls	r2, r1, #6
 8004c56:	4651      	mov	r1, sl
 8004c58:	ebb2 0801 	subs.w	r8, r2, r1
 8004c5c:	4659      	mov	r1, fp
 8004c5e:	eb63 0901 	sbc.w	r9, r3, r1
 8004c62:	f04f 0200 	mov.w	r2, #0
 8004c66:	f04f 0300 	mov.w	r3, #0
 8004c6a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004c6e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004c72:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004c76:	4690      	mov	r8, r2
 8004c78:	4699      	mov	r9, r3
 8004c7a:	4623      	mov	r3, r4
 8004c7c:	eb18 0303 	adds.w	r3, r8, r3
 8004c80:	60bb      	str	r3, [r7, #8]
 8004c82:	462b      	mov	r3, r5
 8004c84:	eb49 0303 	adc.w	r3, r9, r3
 8004c88:	60fb      	str	r3, [r7, #12]
 8004c8a:	f04f 0200 	mov.w	r2, #0
 8004c8e:	f04f 0300 	mov.w	r3, #0
 8004c92:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8004c96:	4629      	mov	r1, r5
 8004c98:	024b      	lsls	r3, r1, #9
 8004c9a:	4621      	mov	r1, r4
 8004c9c:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8004ca0:	4621      	mov	r1, r4
 8004ca2:	024a      	lsls	r2, r1, #9
 8004ca4:	4610      	mov	r0, r2
 8004ca6:	4619      	mov	r1, r3
 8004ca8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004caa:	2200      	movs	r2, #0
 8004cac:	62bb      	str	r3, [r7, #40]	; 0x28
 8004cae:	62fa      	str	r2, [r7, #44]	; 0x2c
 8004cb0:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8004cb4:	f7fb ffa8 	bl	8000c08 <__aeabi_uldivmod>
 8004cb8:	4602      	mov	r2, r0
 8004cba:	460b      	mov	r3, r1
 8004cbc:	4613      	mov	r3, r2
 8004cbe:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004cc0:	e058      	b.n	8004d74 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004cc2:	4b38      	ldr	r3, [pc, #224]	; (8004da4 <HAL_RCC_GetSysClockFreq+0x200>)
 8004cc4:	685b      	ldr	r3, [r3, #4]
 8004cc6:	099b      	lsrs	r3, r3, #6
 8004cc8:	2200      	movs	r2, #0
 8004cca:	4618      	mov	r0, r3
 8004ccc:	4611      	mov	r1, r2
 8004cce:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8004cd2:	623b      	str	r3, [r7, #32]
 8004cd4:	2300      	movs	r3, #0
 8004cd6:	627b      	str	r3, [r7, #36]	; 0x24
 8004cd8:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8004cdc:	4642      	mov	r2, r8
 8004cde:	464b      	mov	r3, r9
 8004ce0:	f04f 0000 	mov.w	r0, #0
 8004ce4:	f04f 0100 	mov.w	r1, #0
 8004ce8:	0159      	lsls	r1, r3, #5
 8004cea:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004cee:	0150      	lsls	r0, r2, #5
 8004cf0:	4602      	mov	r2, r0
 8004cf2:	460b      	mov	r3, r1
 8004cf4:	4641      	mov	r1, r8
 8004cf6:	ebb2 0a01 	subs.w	sl, r2, r1
 8004cfa:	4649      	mov	r1, r9
 8004cfc:	eb63 0b01 	sbc.w	fp, r3, r1
 8004d00:	f04f 0200 	mov.w	r2, #0
 8004d04:	f04f 0300 	mov.w	r3, #0
 8004d08:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8004d0c:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8004d10:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8004d14:	ebb2 040a 	subs.w	r4, r2, sl
 8004d18:	eb63 050b 	sbc.w	r5, r3, fp
 8004d1c:	f04f 0200 	mov.w	r2, #0
 8004d20:	f04f 0300 	mov.w	r3, #0
 8004d24:	00eb      	lsls	r3, r5, #3
 8004d26:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004d2a:	00e2      	lsls	r2, r4, #3
 8004d2c:	4614      	mov	r4, r2
 8004d2e:	461d      	mov	r5, r3
 8004d30:	4643      	mov	r3, r8
 8004d32:	18e3      	adds	r3, r4, r3
 8004d34:	603b      	str	r3, [r7, #0]
 8004d36:	464b      	mov	r3, r9
 8004d38:	eb45 0303 	adc.w	r3, r5, r3
 8004d3c:	607b      	str	r3, [r7, #4]
 8004d3e:	f04f 0200 	mov.w	r2, #0
 8004d42:	f04f 0300 	mov.w	r3, #0
 8004d46:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004d4a:	4629      	mov	r1, r5
 8004d4c:	028b      	lsls	r3, r1, #10
 8004d4e:	4621      	mov	r1, r4
 8004d50:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004d54:	4621      	mov	r1, r4
 8004d56:	028a      	lsls	r2, r1, #10
 8004d58:	4610      	mov	r0, r2
 8004d5a:	4619      	mov	r1, r3
 8004d5c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004d5e:	2200      	movs	r2, #0
 8004d60:	61bb      	str	r3, [r7, #24]
 8004d62:	61fa      	str	r2, [r7, #28]
 8004d64:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004d68:	f7fb ff4e 	bl	8000c08 <__aeabi_uldivmod>
 8004d6c:	4602      	mov	r2, r0
 8004d6e:	460b      	mov	r3, r1
 8004d70:	4613      	mov	r3, r2
 8004d72:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8004d74:	4b0b      	ldr	r3, [pc, #44]	; (8004da4 <HAL_RCC_GetSysClockFreq+0x200>)
 8004d76:	685b      	ldr	r3, [r3, #4]
 8004d78:	0c1b      	lsrs	r3, r3, #16
 8004d7a:	f003 0303 	and.w	r3, r3, #3
 8004d7e:	3301      	adds	r3, #1
 8004d80:	005b      	lsls	r3, r3, #1
 8004d82:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8004d84:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004d86:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004d88:	fbb2 f3f3 	udiv	r3, r2, r3
 8004d8c:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8004d8e:	e002      	b.n	8004d96 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004d90:	4b05      	ldr	r3, [pc, #20]	; (8004da8 <HAL_RCC_GetSysClockFreq+0x204>)
 8004d92:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8004d94:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004d96:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8004d98:	4618      	mov	r0, r3
 8004d9a:	3750      	adds	r7, #80	; 0x50
 8004d9c:	46bd      	mov	sp, r7
 8004d9e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004da2:	bf00      	nop
 8004da4:	40023800 	.word	0x40023800
 8004da8:	00f42400 	.word	0x00f42400
 8004dac:	007a1200 	.word	0x007a1200

08004db0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004db0:	b480      	push	{r7}
 8004db2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004db4:	4b03      	ldr	r3, [pc, #12]	; (8004dc4 <HAL_RCC_GetHCLKFreq+0x14>)
 8004db6:	681b      	ldr	r3, [r3, #0]
}
 8004db8:	4618      	mov	r0, r3
 8004dba:	46bd      	mov	sp, r7
 8004dbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dc0:	4770      	bx	lr
 8004dc2:	bf00      	nop
 8004dc4:	20000000 	.word	0x20000000

08004dc8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004dc8:	b580      	push	{r7, lr}
 8004dca:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8004dcc:	f7ff fff0 	bl	8004db0 <HAL_RCC_GetHCLKFreq>
 8004dd0:	4602      	mov	r2, r0
 8004dd2:	4b05      	ldr	r3, [pc, #20]	; (8004de8 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004dd4:	689b      	ldr	r3, [r3, #8]
 8004dd6:	0a9b      	lsrs	r3, r3, #10
 8004dd8:	f003 0307 	and.w	r3, r3, #7
 8004ddc:	4903      	ldr	r1, [pc, #12]	; (8004dec <HAL_RCC_GetPCLK1Freq+0x24>)
 8004dde:	5ccb      	ldrb	r3, [r1, r3]
 8004de0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004de4:	4618      	mov	r0, r3
 8004de6:	bd80      	pop	{r7, pc}
 8004de8:	40023800 	.word	0x40023800
 8004dec:	08009704 	.word	0x08009704

08004df0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004df0:	b580      	push	{r7, lr}
 8004df2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8004df4:	f7ff ffdc 	bl	8004db0 <HAL_RCC_GetHCLKFreq>
 8004df8:	4602      	mov	r2, r0
 8004dfa:	4b05      	ldr	r3, [pc, #20]	; (8004e10 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004dfc:	689b      	ldr	r3, [r3, #8]
 8004dfe:	0b5b      	lsrs	r3, r3, #13
 8004e00:	f003 0307 	and.w	r3, r3, #7
 8004e04:	4903      	ldr	r1, [pc, #12]	; (8004e14 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004e06:	5ccb      	ldrb	r3, [r1, r3]
 8004e08:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004e0c:	4618      	mov	r0, r3
 8004e0e:	bd80      	pop	{r7, pc}
 8004e10:	40023800 	.word	0x40023800
 8004e14:	08009704 	.word	0x08009704

08004e18 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004e18:	b580      	push	{r7, lr}
 8004e1a:	b082      	sub	sp, #8
 8004e1c:	af00      	add	r7, sp, #0
 8004e1e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	2b00      	cmp	r3, #0
 8004e24:	d101      	bne.n	8004e2a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004e26:	2301      	movs	r3, #1
 8004e28:	e041      	b.n	8004eae <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004e30:	b2db      	uxtb	r3, r3
 8004e32:	2b00      	cmp	r3, #0
 8004e34:	d106      	bne.n	8004e44 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	2200      	movs	r2, #0
 8004e3a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004e3e:	6878      	ldr	r0, [r7, #4]
 8004e40:	f7fc ff0c 	bl	8001c5c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	2202      	movs	r2, #2
 8004e48:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	681a      	ldr	r2, [r3, #0]
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	3304      	adds	r3, #4
 8004e54:	4619      	mov	r1, r3
 8004e56:	4610      	mov	r0, r2
 8004e58:	f000 fad8 	bl	800540c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	2201      	movs	r2, #1
 8004e60:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	2201      	movs	r2, #1
 8004e68:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	2201      	movs	r2, #1
 8004e70:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	2201      	movs	r2, #1
 8004e78:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	2201      	movs	r2, #1
 8004e80:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	2201      	movs	r2, #1
 8004e88:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	2201      	movs	r2, #1
 8004e90:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	2201      	movs	r2, #1
 8004e98:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	2201      	movs	r2, #1
 8004ea0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	2201      	movs	r2, #1
 8004ea8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004eac:	2300      	movs	r3, #0
}
 8004eae:	4618      	mov	r0, r3
 8004eb0:	3708      	adds	r7, #8
 8004eb2:	46bd      	mov	sp, r7
 8004eb4:	bd80      	pop	{r7, pc}

08004eb6 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004eb6:	b580      	push	{r7, lr}
 8004eb8:	b082      	sub	sp, #8
 8004eba:	af00      	add	r7, sp, #0
 8004ebc:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	2b00      	cmp	r3, #0
 8004ec2:	d101      	bne.n	8004ec8 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8004ec4:	2301      	movs	r3, #1
 8004ec6:	e041      	b.n	8004f4c <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004ece:	b2db      	uxtb	r3, r3
 8004ed0:	2b00      	cmp	r3, #0
 8004ed2:	d106      	bne.n	8004ee2 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	2200      	movs	r2, #0
 8004ed8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8004edc:	6878      	ldr	r0, [r7, #4]
 8004ede:	f000 f839 	bl	8004f54 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	2202      	movs	r2, #2
 8004ee6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	681a      	ldr	r2, [r3, #0]
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	3304      	adds	r3, #4
 8004ef2:	4619      	mov	r1, r3
 8004ef4:	4610      	mov	r0, r2
 8004ef6:	f000 fa89 	bl	800540c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	2201      	movs	r2, #1
 8004efe:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	2201      	movs	r2, #1
 8004f06:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	2201      	movs	r2, #1
 8004f0e:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	2201      	movs	r2, #1
 8004f16:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	2201      	movs	r2, #1
 8004f1e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	2201      	movs	r2, #1
 8004f26:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	2201      	movs	r2, #1
 8004f2e:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	2201      	movs	r2, #1
 8004f36:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	2201      	movs	r2, #1
 8004f3e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	2201      	movs	r2, #1
 8004f46:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004f4a:	2300      	movs	r3, #0
}
 8004f4c:	4618      	mov	r0, r3
 8004f4e:	3708      	adds	r7, #8
 8004f50:	46bd      	mov	sp, r7
 8004f52:	bd80      	pop	{r7, pc}

08004f54 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8004f54:	b480      	push	{r7}
 8004f56:	b083      	sub	sp, #12
 8004f58:	af00      	add	r7, sp, #0
 8004f5a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8004f5c:	bf00      	nop
 8004f5e:	370c      	adds	r7, #12
 8004f60:	46bd      	mov	sp, r7
 8004f62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f66:	4770      	bx	lr

08004f68 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004f68:	b580      	push	{r7, lr}
 8004f6a:	b084      	sub	sp, #16
 8004f6c:	af00      	add	r7, sp, #0
 8004f6e:	6078      	str	r0, [r7, #4]
 8004f70:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8004f72:	683b      	ldr	r3, [r7, #0]
 8004f74:	2b00      	cmp	r3, #0
 8004f76:	d109      	bne.n	8004f8c <HAL_TIM_PWM_Start+0x24>
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004f7e:	b2db      	uxtb	r3, r3
 8004f80:	2b01      	cmp	r3, #1
 8004f82:	bf14      	ite	ne
 8004f84:	2301      	movne	r3, #1
 8004f86:	2300      	moveq	r3, #0
 8004f88:	b2db      	uxtb	r3, r3
 8004f8a:	e022      	b.n	8004fd2 <HAL_TIM_PWM_Start+0x6a>
 8004f8c:	683b      	ldr	r3, [r7, #0]
 8004f8e:	2b04      	cmp	r3, #4
 8004f90:	d109      	bne.n	8004fa6 <HAL_TIM_PWM_Start+0x3e>
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8004f98:	b2db      	uxtb	r3, r3
 8004f9a:	2b01      	cmp	r3, #1
 8004f9c:	bf14      	ite	ne
 8004f9e:	2301      	movne	r3, #1
 8004fa0:	2300      	moveq	r3, #0
 8004fa2:	b2db      	uxtb	r3, r3
 8004fa4:	e015      	b.n	8004fd2 <HAL_TIM_PWM_Start+0x6a>
 8004fa6:	683b      	ldr	r3, [r7, #0]
 8004fa8:	2b08      	cmp	r3, #8
 8004faa:	d109      	bne.n	8004fc0 <HAL_TIM_PWM_Start+0x58>
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004fb2:	b2db      	uxtb	r3, r3
 8004fb4:	2b01      	cmp	r3, #1
 8004fb6:	bf14      	ite	ne
 8004fb8:	2301      	movne	r3, #1
 8004fba:	2300      	moveq	r3, #0
 8004fbc:	b2db      	uxtb	r3, r3
 8004fbe:	e008      	b.n	8004fd2 <HAL_TIM_PWM_Start+0x6a>
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004fc6:	b2db      	uxtb	r3, r3
 8004fc8:	2b01      	cmp	r3, #1
 8004fca:	bf14      	ite	ne
 8004fcc:	2301      	movne	r3, #1
 8004fce:	2300      	moveq	r3, #0
 8004fd0:	b2db      	uxtb	r3, r3
 8004fd2:	2b00      	cmp	r3, #0
 8004fd4:	d001      	beq.n	8004fda <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8004fd6:	2301      	movs	r3, #1
 8004fd8:	e07c      	b.n	80050d4 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004fda:	683b      	ldr	r3, [r7, #0]
 8004fdc:	2b00      	cmp	r3, #0
 8004fde:	d104      	bne.n	8004fea <HAL_TIM_PWM_Start+0x82>
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	2202      	movs	r2, #2
 8004fe4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004fe8:	e013      	b.n	8005012 <HAL_TIM_PWM_Start+0xaa>
 8004fea:	683b      	ldr	r3, [r7, #0]
 8004fec:	2b04      	cmp	r3, #4
 8004fee:	d104      	bne.n	8004ffa <HAL_TIM_PWM_Start+0x92>
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	2202      	movs	r2, #2
 8004ff4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004ff8:	e00b      	b.n	8005012 <HAL_TIM_PWM_Start+0xaa>
 8004ffa:	683b      	ldr	r3, [r7, #0]
 8004ffc:	2b08      	cmp	r3, #8
 8004ffe:	d104      	bne.n	800500a <HAL_TIM_PWM_Start+0xa2>
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	2202      	movs	r2, #2
 8005004:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005008:	e003      	b.n	8005012 <HAL_TIM_PWM_Start+0xaa>
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	2202      	movs	r2, #2
 800500e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	681b      	ldr	r3, [r3, #0]
 8005016:	2201      	movs	r2, #1
 8005018:	6839      	ldr	r1, [r7, #0]
 800501a:	4618      	mov	r0, r3
 800501c:	f000 fce0 	bl	80059e0 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	681b      	ldr	r3, [r3, #0]
 8005024:	4a2d      	ldr	r2, [pc, #180]	; (80050dc <HAL_TIM_PWM_Start+0x174>)
 8005026:	4293      	cmp	r3, r2
 8005028:	d004      	beq.n	8005034 <HAL_TIM_PWM_Start+0xcc>
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	681b      	ldr	r3, [r3, #0]
 800502e:	4a2c      	ldr	r2, [pc, #176]	; (80050e0 <HAL_TIM_PWM_Start+0x178>)
 8005030:	4293      	cmp	r3, r2
 8005032:	d101      	bne.n	8005038 <HAL_TIM_PWM_Start+0xd0>
 8005034:	2301      	movs	r3, #1
 8005036:	e000      	b.n	800503a <HAL_TIM_PWM_Start+0xd2>
 8005038:	2300      	movs	r3, #0
 800503a:	2b00      	cmp	r3, #0
 800503c:	d007      	beq.n	800504e <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	681b      	ldr	r3, [r3, #0]
 8005042:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	681b      	ldr	r3, [r3, #0]
 8005048:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800504c:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	681b      	ldr	r3, [r3, #0]
 8005052:	4a22      	ldr	r2, [pc, #136]	; (80050dc <HAL_TIM_PWM_Start+0x174>)
 8005054:	4293      	cmp	r3, r2
 8005056:	d022      	beq.n	800509e <HAL_TIM_PWM_Start+0x136>
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	681b      	ldr	r3, [r3, #0]
 800505c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005060:	d01d      	beq.n	800509e <HAL_TIM_PWM_Start+0x136>
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	681b      	ldr	r3, [r3, #0]
 8005066:	4a1f      	ldr	r2, [pc, #124]	; (80050e4 <HAL_TIM_PWM_Start+0x17c>)
 8005068:	4293      	cmp	r3, r2
 800506a:	d018      	beq.n	800509e <HAL_TIM_PWM_Start+0x136>
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	681b      	ldr	r3, [r3, #0]
 8005070:	4a1d      	ldr	r2, [pc, #116]	; (80050e8 <HAL_TIM_PWM_Start+0x180>)
 8005072:	4293      	cmp	r3, r2
 8005074:	d013      	beq.n	800509e <HAL_TIM_PWM_Start+0x136>
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	681b      	ldr	r3, [r3, #0]
 800507a:	4a1c      	ldr	r2, [pc, #112]	; (80050ec <HAL_TIM_PWM_Start+0x184>)
 800507c:	4293      	cmp	r3, r2
 800507e:	d00e      	beq.n	800509e <HAL_TIM_PWM_Start+0x136>
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	681b      	ldr	r3, [r3, #0]
 8005084:	4a16      	ldr	r2, [pc, #88]	; (80050e0 <HAL_TIM_PWM_Start+0x178>)
 8005086:	4293      	cmp	r3, r2
 8005088:	d009      	beq.n	800509e <HAL_TIM_PWM_Start+0x136>
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	681b      	ldr	r3, [r3, #0]
 800508e:	4a18      	ldr	r2, [pc, #96]	; (80050f0 <HAL_TIM_PWM_Start+0x188>)
 8005090:	4293      	cmp	r3, r2
 8005092:	d004      	beq.n	800509e <HAL_TIM_PWM_Start+0x136>
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	681b      	ldr	r3, [r3, #0]
 8005098:	4a16      	ldr	r2, [pc, #88]	; (80050f4 <HAL_TIM_PWM_Start+0x18c>)
 800509a:	4293      	cmp	r3, r2
 800509c:	d111      	bne.n	80050c2 <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	681b      	ldr	r3, [r3, #0]
 80050a2:	689b      	ldr	r3, [r3, #8]
 80050a4:	f003 0307 	and.w	r3, r3, #7
 80050a8:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80050aa:	68fb      	ldr	r3, [r7, #12]
 80050ac:	2b06      	cmp	r3, #6
 80050ae:	d010      	beq.n	80050d2 <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	681b      	ldr	r3, [r3, #0]
 80050b4:	681a      	ldr	r2, [r3, #0]
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	681b      	ldr	r3, [r3, #0]
 80050ba:	f042 0201 	orr.w	r2, r2, #1
 80050be:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80050c0:	e007      	b.n	80050d2 <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	681b      	ldr	r3, [r3, #0]
 80050c6:	681a      	ldr	r2, [r3, #0]
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	681b      	ldr	r3, [r3, #0]
 80050cc:	f042 0201 	orr.w	r2, r2, #1
 80050d0:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80050d2:	2300      	movs	r3, #0
}
 80050d4:	4618      	mov	r0, r3
 80050d6:	3710      	adds	r7, #16
 80050d8:	46bd      	mov	sp, r7
 80050da:	bd80      	pop	{r7, pc}
 80050dc:	40010000 	.word	0x40010000
 80050e0:	40010400 	.word	0x40010400
 80050e4:	40000400 	.word	0x40000400
 80050e8:	40000800 	.word	0x40000800
 80050ec:	40000c00 	.word	0x40000c00
 80050f0:	40014000 	.word	0x40014000
 80050f4:	40001800 	.word	0x40001800

080050f8 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80050f8:	b580      	push	{r7, lr}
 80050fa:	b086      	sub	sp, #24
 80050fc:	af00      	add	r7, sp, #0
 80050fe:	60f8      	str	r0, [r7, #12]
 8005100:	60b9      	str	r1, [r7, #8]
 8005102:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005104:	2300      	movs	r3, #0
 8005106:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005108:	68fb      	ldr	r3, [r7, #12]
 800510a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800510e:	2b01      	cmp	r3, #1
 8005110:	d101      	bne.n	8005116 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8005112:	2302      	movs	r3, #2
 8005114:	e0ae      	b.n	8005274 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8005116:	68fb      	ldr	r3, [r7, #12]
 8005118:	2201      	movs	r2, #1
 800511a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	2b0c      	cmp	r3, #12
 8005122:	f200 809f 	bhi.w	8005264 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8005126:	a201      	add	r2, pc, #4	; (adr r2, 800512c <HAL_TIM_PWM_ConfigChannel+0x34>)
 8005128:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800512c:	08005161 	.word	0x08005161
 8005130:	08005265 	.word	0x08005265
 8005134:	08005265 	.word	0x08005265
 8005138:	08005265 	.word	0x08005265
 800513c:	080051a1 	.word	0x080051a1
 8005140:	08005265 	.word	0x08005265
 8005144:	08005265 	.word	0x08005265
 8005148:	08005265 	.word	0x08005265
 800514c:	080051e3 	.word	0x080051e3
 8005150:	08005265 	.word	0x08005265
 8005154:	08005265 	.word	0x08005265
 8005158:	08005265 	.word	0x08005265
 800515c:	08005223 	.word	0x08005223
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005160:	68fb      	ldr	r3, [r7, #12]
 8005162:	681b      	ldr	r3, [r3, #0]
 8005164:	68b9      	ldr	r1, [r7, #8]
 8005166:	4618      	mov	r0, r3
 8005168:	f000 f9f0 	bl	800554c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800516c:	68fb      	ldr	r3, [r7, #12]
 800516e:	681b      	ldr	r3, [r3, #0]
 8005170:	699a      	ldr	r2, [r3, #24]
 8005172:	68fb      	ldr	r3, [r7, #12]
 8005174:	681b      	ldr	r3, [r3, #0]
 8005176:	f042 0208 	orr.w	r2, r2, #8
 800517a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800517c:	68fb      	ldr	r3, [r7, #12]
 800517e:	681b      	ldr	r3, [r3, #0]
 8005180:	699a      	ldr	r2, [r3, #24]
 8005182:	68fb      	ldr	r3, [r7, #12]
 8005184:	681b      	ldr	r3, [r3, #0]
 8005186:	f022 0204 	bic.w	r2, r2, #4
 800518a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800518c:	68fb      	ldr	r3, [r7, #12]
 800518e:	681b      	ldr	r3, [r3, #0]
 8005190:	6999      	ldr	r1, [r3, #24]
 8005192:	68bb      	ldr	r3, [r7, #8]
 8005194:	691a      	ldr	r2, [r3, #16]
 8005196:	68fb      	ldr	r3, [r7, #12]
 8005198:	681b      	ldr	r3, [r3, #0]
 800519a:	430a      	orrs	r2, r1
 800519c:	619a      	str	r2, [r3, #24]
      break;
 800519e:	e064      	b.n	800526a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80051a0:	68fb      	ldr	r3, [r7, #12]
 80051a2:	681b      	ldr	r3, [r3, #0]
 80051a4:	68b9      	ldr	r1, [r7, #8]
 80051a6:	4618      	mov	r0, r3
 80051a8:	f000 fa40 	bl	800562c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80051ac:	68fb      	ldr	r3, [r7, #12]
 80051ae:	681b      	ldr	r3, [r3, #0]
 80051b0:	699a      	ldr	r2, [r3, #24]
 80051b2:	68fb      	ldr	r3, [r7, #12]
 80051b4:	681b      	ldr	r3, [r3, #0]
 80051b6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80051ba:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80051bc:	68fb      	ldr	r3, [r7, #12]
 80051be:	681b      	ldr	r3, [r3, #0]
 80051c0:	699a      	ldr	r2, [r3, #24]
 80051c2:	68fb      	ldr	r3, [r7, #12]
 80051c4:	681b      	ldr	r3, [r3, #0]
 80051c6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80051ca:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80051cc:	68fb      	ldr	r3, [r7, #12]
 80051ce:	681b      	ldr	r3, [r3, #0]
 80051d0:	6999      	ldr	r1, [r3, #24]
 80051d2:	68bb      	ldr	r3, [r7, #8]
 80051d4:	691b      	ldr	r3, [r3, #16]
 80051d6:	021a      	lsls	r2, r3, #8
 80051d8:	68fb      	ldr	r3, [r7, #12]
 80051da:	681b      	ldr	r3, [r3, #0]
 80051dc:	430a      	orrs	r2, r1
 80051de:	619a      	str	r2, [r3, #24]
      break;
 80051e0:	e043      	b.n	800526a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80051e2:	68fb      	ldr	r3, [r7, #12]
 80051e4:	681b      	ldr	r3, [r3, #0]
 80051e6:	68b9      	ldr	r1, [r7, #8]
 80051e8:	4618      	mov	r0, r3
 80051ea:	f000 fa95 	bl	8005718 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80051ee:	68fb      	ldr	r3, [r7, #12]
 80051f0:	681b      	ldr	r3, [r3, #0]
 80051f2:	69da      	ldr	r2, [r3, #28]
 80051f4:	68fb      	ldr	r3, [r7, #12]
 80051f6:	681b      	ldr	r3, [r3, #0]
 80051f8:	f042 0208 	orr.w	r2, r2, #8
 80051fc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80051fe:	68fb      	ldr	r3, [r7, #12]
 8005200:	681b      	ldr	r3, [r3, #0]
 8005202:	69da      	ldr	r2, [r3, #28]
 8005204:	68fb      	ldr	r3, [r7, #12]
 8005206:	681b      	ldr	r3, [r3, #0]
 8005208:	f022 0204 	bic.w	r2, r2, #4
 800520c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800520e:	68fb      	ldr	r3, [r7, #12]
 8005210:	681b      	ldr	r3, [r3, #0]
 8005212:	69d9      	ldr	r1, [r3, #28]
 8005214:	68bb      	ldr	r3, [r7, #8]
 8005216:	691a      	ldr	r2, [r3, #16]
 8005218:	68fb      	ldr	r3, [r7, #12]
 800521a:	681b      	ldr	r3, [r3, #0]
 800521c:	430a      	orrs	r2, r1
 800521e:	61da      	str	r2, [r3, #28]
      break;
 8005220:	e023      	b.n	800526a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005222:	68fb      	ldr	r3, [r7, #12]
 8005224:	681b      	ldr	r3, [r3, #0]
 8005226:	68b9      	ldr	r1, [r7, #8]
 8005228:	4618      	mov	r0, r3
 800522a:	f000 fae9 	bl	8005800 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800522e:	68fb      	ldr	r3, [r7, #12]
 8005230:	681b      	ldr	r3, [r3, #0]
 8005232:	69da      	ldr	r2, [r3, #28]
 8005234:	68fb      	ldr	r3, [r7, #12]
 8005236:	681b      	ldr	r3, [r3, #0]
 8005238:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800523c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800523e:	68fb      	ldr	r3, [r7, #12]
 8005240:	681b      	ldr	r3, [r3, #0]
 8005242:	69da      	ldr	r2, [r3, #28]
 8005244:	68fb      	ldr	r3, [r7, #12]
 8005246:	681b      	ldr	r3, [r3, #0]
 8005248:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800524c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800524e:	68fb      	ldr	r3, [r7, #12]
 8005250:	681b      	ldr	r3, [r3, #0]
 8005252:	69d9      	ldr	r1, [r3, #28]
 8005254:	68bb      	ldr	r3, [r7, #8]
 8005256:	691b      	ldr	r3, [r3, #16]
 8005258:	021a      	lsls	r2, r3, #8
 800525a:	68fb      	ldr	r3, [r7, #12]
 800525c:	681b      	ldr	r3, [r3, #0]
 800525e:	430a      	orrs	r2, r1
 8005260:	61da      	str	r2, [r3, #28]
      break;
 8005262:	e002      	b.n	800526a <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8005264:	2301      	movs	r3, #1
 8005266:	75fb      	strb	r3, [r7, #23]
      break;
 8005268:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800526a:	68fb      	ldr	r3, [r7, #12]
 800526c:	2200      	movs	r2, #0
 800526e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8005272:	7dfb      	ldrb	r3, [r7, #23]
}
 8005274:	4618      	mov	r0, r3
 8005276:	3718      	adds	r7, #24
 8005278:	46bd      	mov	sp, r7
 800527a:	bd80      	pop	{r7, pc}

0800527c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800527c:	b580      	push	{r7, lr}
 800527e:	b084      	sub	sp, #16
 8005280:	af00      	add	r7, sp, #0
 8005282:	6078      	str	r0, [r7, #4]
 8005284:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005286:	2300      	movs	r3, #0
 8005288:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005290:	2b01      	cmp	r3, #1
 8005292:	d101      	bne.n	8005298 <HAL_TIM_ConfigClockSource+0x1c>
 8005294:	2302      	movs	r3, #2
 8005296:	e0b4      	b.n	8005402 <HAL_TIM_ConfigClockSource+0x186>
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	2201      	movs	r2, #1
 800529c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	2202      	movs	r2, #2
 80052a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	681b      	ldr	r3, [r3, #0]
 80052ac:	689b      	ldr	r3, [r3, #8]
 80052ae:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80052b0:	68bb      	ldr	r3, [r7, #8]
 80052b2:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80052b6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80052b8:	68bb      	ldr	r3, [r7, #8]
 80052ba:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80052be:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	681b      	ldr	r3, [r3, #0]
 80052c4:	68ba      	ldr	r2, [r7, #8]
 80052c6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80052c8:	683b      	ldr	r3, [r7, #0]
 80052ca:	681b      	ldr	r3, [r3, #0]
 80052cc:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80052d0:	d03e      	beq.n	8005350 <HAL_TIM_ConfigClockSource+0xd4>
 80052d2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80052d6:	f200 8087 	bhi.w	80053e8 <HAL_TIM_ConfigClockSource+0x16c>
 80052da:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80052de:	f000 8086 	beq.w	80053ee <HAL_TIM_ConfigClockSource+0x172>
 80052e2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80052e6:	d87f      	bhi.n	80053e8 <HAL_TIM_ConfigClockSource+0x16c>
 80052e8:	2b70      	cmp	r3, #112	; 0x70
 80052ea:	d01a      	beq.n	8005322 <HAL_TIM_ConfigClockSource+0xa6>
 80052ec:	2b70      	cmp	r3, #112	; 0x70
 80052ee:	d87b      	bhi.n	80053e8 <HAL_TIM_ConfigClockSource+0x16c>
 80052f0:	2b60      	cmp	r3, #96	; 0x60
 80052f2:	d050      	beq.n	8005396 <HAL_TIM_ConfigClockSource+0x11a>
 80052f4:	2b60      	cmp	r3, #96	; 0x60
 80052f6:	d877      	bhi.n	80053e8 <HAL_TIM_ConfigClockSource+0x16c>
 80052f8:	2b50      	cmp	r3, #80	; 0x50
 80052fa:	d03c      	beq.n	8005376 <HAL_TIM_ConfigClockSource+0xfa>
 80052fc:	2b50      	cmp	r3, #80	; 0x50
 80052fe:	d873      	bhi.n	80053e8 <HAL_TIM_ConfigClockSource+0x16c>
 8005300:	2b40      	cmp	r3, #64	; 0x40
 8005302:	d058      	beq.n	80053b6 <HAL_TIM_ConfigClockSource+0x13a>
 8005304:	2b40      	cmp	r3, #64	; 0x40
 8005306:	d86f      	bhi.n	80053e8 <HAL_TIM_ConfigClockSource+0x16c>
 8005308:	2b30      	cmp	r3, #48	; 0x30
 800530a:	d064      	beq.n	80053d6 <HAL_TIM_ConfigClockSource+0x15a>
 800530c:	2b30      	cmp	r3, #48	; 0x30
 800530e:	d86b      	bhi.n	80053e8 <HAL_TIM_ConfigClockSource+0x16c>
 8005310:	2b20      	cmp	r3, #32
 8005312:	d060      	beq.n	80053d6 <HAL_TIM_ConfigClockSource+0x15a>
 8005314:	2b20      	cmp	r3, #32
 8005316:	d867      	bhi.n	80053e8 <HAL_TIM_ConfigClockSource+0x16c>
 8005318:	2b00      	cmp	r3, #0
 800531a:	d05c      	beq.n	80053d6 <HAL_TIM_ConfigClockSource+0x15a>
 800531c:	2b10      	cmp	r3, #16
 800531e:	d05a      	beq.n	80053d6 <HAL_TIM_ConfigClockSource+0x15a>
 8005320:	e062      	b.n	80053e8 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	6818      	ldr	r0, [r3, #0]
 8005326:	683b      	ldr	r3, [r7, #0]
 8005328:	6899      	ldr	r1, [r3, #8]
 800532a:	683b      	ldr	r3, [r7, #0]
 800532c:	685a      	ldr	r2, [r3, #4]
 800532e:	683b      	ldr	r3, [r7, #0]
 8005330:	68db      	ldr	r3, [r3, #12]
 8005332:	f000 fb35 	bl	80059a0 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	681b      	ldr	r3, [r3, #0]
 800533a:	689b      	ldr	r3, [r3, #8]
 800533c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800533e:	68bb      	ldr	r3, [r7, #8]
 8005340:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8005344:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	681b      	ldr	r3, [r3, #0]
 800534a:	68ba      	ldr	r2, [r7, #8]
 800534c:	609a      	str	r2, [r3, #8]
      break;
 800534e:	e04f      	b.n	80053f0 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	6818      	ldr	r0, [r3, #0]
 8005354:	683b      	ldr	r3, [r7, #0]
 8005356:	6899      	ldr	r1, [r3, #8]
 8005358:	683b      	ldr	r3, [r7, #0]
 800535a:	685a      	ldr	r2, [r3, #4]
 800535c:	683b      	ldr	r3, [r7, #0]
 800535e:	68db      	ldr	r3, [r3, #12]
 8005360:	f000 fb1e 	bl	80059a0 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	681b      	ldr	r3, [r3, #0]
 8005368:	689a      	ldr	r2, [r3, #8]
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	681b      	ldr	r3, [r3, #0]
 800536e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005372:	609a      	str	r2, [r3, #8]
      break;
 8005374:	e03c      	b.n	80053f0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	6818      	ldr	r0, [r3, #0]
 800537a:	683b      	ldr	r3, [r7, #0]
 800537c:	6859      	ldr	r1, [r3, #4]
 800537e:	683b      	ldr	r3, [r7, #0]
 8005380:	68db      	ldr	r3, [r3, #12]
 8005382:	461a      	mov	r2, r3
 8005384:	f000 fa92 	bl	80058ac <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	681b      	ldr	r3, [r3, #0]
 800538c:	2150      	movs	r1, #80	; 0x50
 800538e:	4618      	mov	r0, r3
 8005390:	f000 faeb 	bl	800596a <TIM_ITRx_SetConfig>
      break;
 8005394:	e02c      	b.n	80053f0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	6818      	ldr	r0, [r3, #0]
 800539a:	683b      	ldr	r3, [r7, #0]
 800539c:	6859      	ldr	r1, [r3, #4]
 800539e:	683b      	ldr	r3, [r7, #0]
 80053a0:	68db      	ldr	r3, [r3, #12]
 80053a2:	461a      	mov	r2, r3
 80053a4:	f000 fab1 	bl	800590a <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	681b      	ldr	r3, [r3, #0]
 80053ac:	2160      	movs	r1, #96	; 0x60
 80053ae:	4618      	mov	r0, r3
 80053b0:	f000 fadb 	bl	800596a <TIM_ITRx_SetConfig>
      break;
 80053b4:	e01c      	b.n	80053f0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	6818      	ldr	r0, [r3, #0]
 80053ba:	683b      	ldr	r3, [r7, #0]
 80053bc:	6859      	ldr	r1, [r3, #4]
 80053be:	683b      	ldr	r3, [r7, #0]
 80053c0:	68db      	ldr	r3, [r3, #12]
 80053c2:	461a      	mov	r2, r3
 80053c4:	f000 fa72 	bl	80058ac <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	681b      	ldr	r3, [r3, #0]
 80053cc:	2140      	movs	r1, #64	; 0x40
 80053ce:	4618      	mov	r0, r3
 80053d0:	f000 facb 	bl	800596a <TIM_ITRx_SetConfig>
      break;
 80053d4:	e00c      	b.n	80053f0 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	681a      	ldr	r2, [r3, #0]
 80053da:	683b      	ldr	r3, [r7, #0]
 80053dc:	681b      	ldr	r3, [r3, #0]
 80053de:	4619      	mov	r1, r3
 80053e0:	4610      	mov	r0, r2
 80053e2:	f000 fac2 	bl	800596a <TIM_ITRx_SetConfig>
      break;
 80053e6:	e003      	b.n	80053f0 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80053e8:	2301      	movs	r3, #1
 80053ea:	73fb      	strb	r3, [r7, #15]
      break;
 80053ec:	e000      	b.n	80053f0 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80053ee:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	2201      	movs	r2, #1
 80053f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	2200      	movs	r2, #0
 80053fc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8005400:	7bfb      	ldrb	r3, [r7, #15]
}
 8005402:	4618      	mov	r0, r3
 8005404:	3710      	adds	r7, #16
 8005406:	46bd      	mov	sp, r7
 8005408:	bd80      	pop	{r7, pc}
	...

0800540c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800540c:	b480      	push	{r7}
 800540e:	b085      	sub	sp, #20
 8005410:	af00      	add	r7, sp, #0
 8005412:	6078      	str	r0, [r7, #4]
 8005414:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	681b      	ldr	r3, [r3, #0]
 800541a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	4a40      	ldr	r2, [pc, #256]	; (8005520 <TIM_Base_SetConfig+0x114>)
 8005420:	4293      	cmp	r3, r2
 8005422:	d013      	beq.n	800544c <TIM_Base_SetConfig+0x40>
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800542a:	d00f      	beq.n	800544c <TIM_Base_SetConfig+0x40>
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	4a3d      	ldr	r2, [pc, #244]	; (8005524 <TIM_Base_SetConfig+0x118>)
 8005430:	4293      	cmp	r3, r2
 8005432:	d00b      	beq.n	800544c <TIM_Base_SetConfig+0x40>
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	4a3c      	ldr	r2, [pc, #240]	; (8005528 <TIM_Base_SetConfig+0x11c>)
 8005438:	4293      	cmp	r3, r2
 800543a:	d007      	beq.n	800544c <TIM_Base_SetConfig+0x40>
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	4a3b      	ldr	r2, [pc, #236]	; (800552c <TIM_Base_SetConfig+0x120>)
 8005440:	4293      	cmp	r3, r2
 8005442:	d003      	beq.n	800544c <TIM_Base_SetConfig+0x40>
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	4a3a      	ldr	r2, [pc, #232]	; (8005530 <TIM_Base_SetConfig+0x124>)
 8005448:	4293      	cmp	r3, r2
 800544a:	d108      	bne.n	800545e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800544c:	68fb      	ldr	r3, [r7, #12]
 800544e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005452:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005454:	683b      	ldr	r3, [r7, #0]
 8005456:	685b      	ldr	r3, [r3, #4]
 8005458:	68fa      	ldr	r2, [r7, #12]
 800545a:	4313      	orrs	r3, r2
 800545c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	4a2f      	ldr	r2, [pc, #188]	; (8005520 <TIM_Base_SetConfig+0x114>)
 8005462:	4293      	cmp	r3, r2
 8005464:	d02b      	beq.n	80054be <TIM_Base_SetConfig+0xb2>
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800546c:	d027      	beq.n	80054be <TIM_Base_SetConfig+0xb2>
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	4a2c      	ldr	r2, [pc, #176]	; (8005524 <TIM_Base_SetConfig+0x118>)
 8005472:	4293      	cmp	r3, r2
 8005474:	d023      	beq.n	80054be <TIM_Base_SetConfig+0xb2>
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	4a2b      	ldr	r2, [pc, #172]	; (8005528 <TIM_Base_SetConfig+0x11c>)
 800547a:	4293      	cmp	r3, r2
 800547c:	d01f      	beq.n	80054be <TIM_Base_SetConfig+0xb2>
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	4a2a      	ldr	r2, [pc, #168]	; (800552c <TIM_Base_SetConfig+0x120>)
 8005482:	4293      	cmp	r3, r2
 8005484:	d01b      	beq.n	80054be <TIM_Base_SetConfig+0xb2>
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	4a29      	ldr	r2, [pc, #164]	; (8005530 <TIM_Base_SetConfig+0x124>)
 800548a:	4293      	cmp	r3, r2
 800548c:	d017      	beq.n	80054be <TIM_Base_SetConfig+0xb2>
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	4a28      	ldr	r2, [pc, #160]	; (8005534 <TIM_Base_SetConfig+0x128>)
 8005492:	4293      	cmp	r3, r2
 8005494:	d013      	beq.n	80054be <TIM_Base_SetConfig+0xb2>
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	4a27      	ldr	r2, [pc, #156]	; (8005538 <TIM_Base_SetConfig+0x12c>)
 800549a:	4293      	cmp	r3, r2
 800549c:	d00f      	beq.n	80054be <TIM_Base_SetConfig+0xb2>
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	4a26      	ldr	r2, [pc, #152]	; (800553c <TIM_Base_SetConfig+0x130>)
 80054a2:	4293      	cmp	r3, r2
 80054a4:	d00b      	beq.n	80054be <TIM_Base_SetConfig+0xb2>
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	4a25      	ldr	r2, [pc, #148]	; (8005540 <TIM_Base_SetConfig+0x134>)
 80054aa:	4293      	cmp	r3, r2
 80054ac:	d007      	beq.n	80054be <TIM_Base_SetConfig+0xb2>
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	4a24      	ldr	r2, [pc, #144]	; (8005544 <TIM_Base_SetConfig+0x138>)
 80054b2:	4293      	cmp	r3, r2
 80054b4:	d003      	beq.n	80054be <TIM_Base_SetConfig+0xb2>
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	4a23      	ldr	r2, [pc, #140]	; (8005548 <TIM_Base_SetConfig+0x13c>)
 80054ba:	4293      	cmp	r3, r2
 80054bc:	d108      	bne.n	80054d0 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80054be:	68fb      	ldr	r3, [r7, #12]
 80054c0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80054c4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80054c6:	683b      	ldr	r3, [r7, #0]
 80054c8:	68db      	ldr	r3, [r3, #12]
 80054ca:	68fa      	ldr	r2, [r7, #12]
 80054cc:	4313      	orrs	r3, r2
 80054ce:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80054d0:	68fb      	ldr	r3, [r7, #12]
 80054d2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80054d6:	683b      	ldr	r3, [r7, #0]
 80054d8:	695b      	ldr	r3, [r3, #20]
 80054da:	4313      	orrs	r3, r2
 80054dc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	68fa      	ldr	r2, [r7, #12]
 80054e2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80054e4:	683b      	ldr	r3, [r7, #0]
 80054e6:	689a      	ldr	r2, [r3, #8]
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80054ec:	683b      	ldr	r3, [r7, #0]
 80054ee:	681a      	ldr	r2, [r3, #0]
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	4a0a      	ldr	r2, [pc, #40]	; (8005520 <TIM_Base_SetConfig+0x114>)
 80054f8:	4293      	cmp	r3, r2
 80054fa:	d003      	beq.n	8005504 <TIM_Base_SetConfig+0xf8>
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	4a0c      	ldr	r2, [pc, #48]	; (8005530 <TIM_Base_SetConfig+0x124>)
 8005500:	4293      	cmp	r3, r2
 8005502:	d103      	bne.n	800550c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005504:	683b      	ldr	r3, [r7, #0]
 8005506:	691a      	ldr	r2, [r3, #16]
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	2201      	movs	r2, #1
 8005510:	615a      	str	r2, [r3, #20]
}
 8005512:	bf00      	nop
 8005514:	3714      	adds	r7, #20
 8005516:	46bd      	mov	sp, r7
 8005518:	f85d 7b04 	ldr.w	r7, [sp], #4
 800551c:	4770      	bx	lr
 800551e:	bf00      	nop
 8005520:	40010000 	.word	0x40010000
 8005524:	40000400 	.word	0x40000400
 8005528:	40000800 	.word	0x40000800
 800552c:	40000c00 	.word	0x40000c00
 8005530:	40010400 	.word	0x40010400
 8005534:	40014000 	.word	0x40014000
 8005538:	40014400 	.word	0x40014400
 800553c:	40014800 	.word	0x40014800
 8005540:	40001800 	.word	0x40001800
 8005544:	40001c00 	.word	0x40001c00
 8005548:	40002000 	.word	0x40002000

0800554c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800554c:	b480      	push	{r7}
 800554e:	b087      	sub	sp, #28
 8005550:	af00      	add	r7, sp, #0
 8005552:	6078      	str	r0, [r7, #4]
 8005554:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	6a1b      	ldr	r3, [r3, #32]
 800555a:	f023 0201 	bic.w	r2, r3, #1
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	6a1b      	ldr	r3, [r3, #32]
 8005566:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	685b      	ldr	r3, [r3, #4]
 800556c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	699b      	ldr	r3, [r3, #24]
 8005572:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005574:	68fb      	ldr	r3, [r7, #12]
 8005576:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800557a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800557c:	68fb      	ldr	r3, [r7, #12]
 800557e:	f023 0303 	bic.w	r3, r3, #3
 8005582:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005584:	683b      	ldr	r3, [r7, #0]
 8005586:	681b      	ldr	r3, [r3, #0]
 8005588:	68fa      	ldr	r2, [r7, #12]
 800558a:	4313      	orrs	r3, r2
 800558c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800558e:	697b      	ldr	r3, [r7, #20]
 8005590:	f023 0302 	bic.w	r3, r3, #2
 8005594:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8005596:	683b      	ldr	r3, [r7, #0]
 8005598:	689b      	ldr	r3, [r3, #8]
 800559a:	697a      	ldr	r2, [r7, #20]
 800559c:	4313      	orrs	r3, r2
 800559e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	4a20      	ldr	r2, [pc, #128]	; (8005624 <TIM_OC1_SetConfig+0xd8>)
 80055a4:	4293      	cmp	r3, r2
 80055a6:	d003      	beq.n	80055b0 <TIM_OC1_SetConfig+0x64>
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	4a1f      	ldr	r2, [pc, #124]	; (8005628 <TIM_OC1_SetConfig+0xdc>)
 80055ac:	4293      	cmp	r3, r2
 80055ae:	d10c      	bne.n	80055ca <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80055b0:	697b      	ldr	r3, [r7, #20]
 80055b2:	f023 0308 	bic.w	r3, r3, #8
 80055b6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80055b8:	683b      	ldr	r3, [r7, #0]
 80055ba:	68db      	ldr	r3, [r3, #12]
 80055bc:	697a      	ldr	r2, [r7, #20]
 80055be:	4313      	orrs	r3, r2
 80055c0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80055c2:	697b      	ldr	r3, [r7, #20]
 80055c4:	f023 0304 	bic.w	r3, r3, #4
 80055c8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	4a15      	ldr	r2, [pc, #84]	; (8005624 <TIM_OC1_SetConfig+0xd8>)
 80055ce:	4293      	cmp	r3, r2
 80055d0:	d003      	beq.n	80055da <TIM_OC1_SetConfig+0x8e>
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	4a14      	ldr	r2, [pc, #80]	; (8005628 <TIM_OC1_SetConfig+0xdc>)
 80055d6:	4293      	cmp	r3, r2
 80055d8:	d111      	bne.n	80055fe <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80055da:	693b      	ldr	r3, [r7, #16]
 80055dc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80055e0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80055e2:	693b      	ldr	r3, [r7, #16]
 80055e4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80055e8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80055ea:	683b      	ldr	r3, [r7, #0]
 80055ec:	695b      	ldr	r3, [r3, #20]
 80055ee:	693a      	ldr	r2, [r7, #16]
 80055f0:	4313      	orrs	r3, r2
 80055f2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80055f4:	683b      	ldr	r3, [r7, #0]
 80055f6:	699b      	ldr	r3, [r3, #24]
 80055f8:	693a      	ldr	r2, [r7, #16]
 80055fa:	4313      	orrs	r3, r2
 80055fc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	693a      	ldr	r2, [r7, #16]
 8005602:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	68fa      	ldr	r2, [r7, #12]
 8005608:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800560a:	683b      	ldr	r3, [r7, #0]
 800560c:	685a      	ldr	r2, [r3, #4]
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	697a      	ldr	r2, [r7, #20]
 8005616:	621a      	str	r2, [r3, #32]
}
 8005618:	bf00      	nop
 800561a:	371c      	adds	r7, #28
 800561c:	46bd      	mov	sp, r7
 800561e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005622:	4770      	bx	lr
 8005624:	40010000 	.word	0x40010000
 8005628:	40010400 	.word	0x40010400

0800562c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800562c:	b480      	push	{r7}
 800562e:	b087      	sub	sp, #28
 8005630:	af00      	add	r7, sp, #0
 8005632:	6078      	str	r0, [r7, #4]
 8005634:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	6a1b      	ldr	r3, [r3, #32]
 800563a:	f023 0210 	bic.w	r2, r3, #16
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	6a1b      	ldr	r3, [r3, #32]
 8005646:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	685b      	ldr	r3, [r3, #4]
 800564c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	699b      	ldr	r3, [r3, #24]
 8005652:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005654:	68fb      	ldr	r3, [r7, #12]
 8005656:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800565a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800565c:	68fb      	ldr	r3, [r7, #12]
 800565e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005662:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005664:	683b      	ldr	r3, [r7, #0]
 8005666:	681b      	ldr	r3, [r3, #0]
 8005668:	021b      	lsls	r3, r3, #8
 800566a:	68fa      	ldr	r2, [r7, #12]
 800566c:	4313      	orrs	r3, r2
 800566e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005670:	697b      	ldr	r3, [r7, #20]
 8005672:	f023 0320 	bic.w	r3, r3, #32
 8005676:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005678:	683b      	ldr	r3, [r7, #0]
 800567a:	689b      	ldr	r3, [r3, #8]
 800567c:	011b      	lsls	r3, r3, #4
 800567e:	697a      	ldr	r2, [r7, #20]
 8005680:	4313      	orrs	r3, r2
 8005682:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	4a22      	ldr	r2, [pc, #136]	; (8005710 <TIM_OC2_SetConfig+0xe4>)
 8005688:	4293      	cmp	r3, r2
 800568a:	d003      	beq.n	8005694 <TIM_OC2_SetConfig+0x68>
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	4a21      	ldr	r2, [pc, #132]	; (8005714 <TIM_OC2_SetConfig+0xe8>)
 8005690:	4293      	cmp	r3, r2
 8005692:	d10d      	bne.n	80056b0 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005694:	697b      	ldr	r3, [r7, #20]
 8005696:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800569a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800569c:	683b      	ldr	r3, [r7, #0]
 800569e:	68db      	ldr	r3, [r3, #12]
 80056a0:	011b      	lsls	r3, r3, #4
 80056a2:	697a      	ldr	r2, [r7, #20]
 80056a4:	4313      	orrs	r3, r2
 80056a6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80056a8:	697b      	ldr	r3, [r7, #20]
 80056aa:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80056ae:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	4a17      	ldr	r2, [pc, #92]	; (8005710 <TIM_OC2_SetConfig+0xe4>)
 80056b4:	4293      	cmp	r3, r2
 80056b6:	d003      	beq.n	80056c0 <TIM_OC2_SetConfig+0x94>
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	4a16      	ldr	r2, [pc, #88]	; (8005714 <TIM_OC2_SetConfig+0xe8>)
 80056bc:	4293      	cmp	r3, r2
 80056be:	d113      	bne.n	80056e8 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80056c0:	693b      	ldr	r3, [r7, #16]
 80056c2:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80056c6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80056c8:	693b      	ldr	r3, [r7, #16]
 80056ca:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80056ce:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80056d0:	683b      	ldr	r3, [r7, #0]
 80056d2:	695b      	ldr	r3, [r3, #20]
 80056d4:	009b      	lsls	r3, r3, #2
 80056d6:	693a      	ldr	r2, [r7, #16]
 80056d8:	4313      	orrs	r3, r2
 80056da:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80056dc:	683b      	ldr	r3, [r7, #0]
 80056de:	699b      	ldr	r3, [r3, #24]
 80056e0:	009b      	lsls	r3, r3, #2
 80056e2:	693a      	ldr	r2, [r7, #16]
 80056e4:	4313      	orrs	r3, r2
 80056e6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	693a      	ldr	r2, [r7, #16]
 80056ec:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	68fa      	ldr	r2, [r7, #12]
 80056f2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80056f4:	683b      	ldr	r3, [r7, #0]
 80056f6:	685a      	ldr	r2, [r3, #4]
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	697a      	ldr	r2, [r7, #20]
 8005700:	621a      	str	r2, [r3, #32]
}
 8005702:	bf00      	nop
 8005704:	371c      	adds	r7, #28
 8005706:	46bd      	mov	sp, r7
 8005708:	f85d 7b04 	ldr.w	r7, [sp], #4
 800570c:	4770      	bx	lr
 800570e:	bf00      	nop
 8005710:	40010000 	.word	0x40010000
 8005714:	40010400 	.word	0x40010400

08005718 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005718:	b480      	push	{r7}
 800571a:	b087      	sub	sp, #28
 800571c:	af00      	add	r7, sp, #0
 800571e:	6078      	str	r0, [r7, #4]
 8005720:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	6a1b      	ldr	r3, [r3, #32]
 8005726:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	6a1b      	ldr	r3, [r3, #32]
 8005732:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	685b      	ldr	r3, [r3, #4]
 8005738:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	69db      	ldr	r3, [r3, #28]
 800573e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005740:	68fb      	ldr	r3, [r7, #12]
 8005742:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005746:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005748:	68fb      	ldr	r3, [r7, #12]
 800574a:	f023 0303 	bic.w	r3, r3, #3
 800574e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005750:	683b      	ldr	r3, [r7, #0]
 8005752:	681b      	ldr	r3, [r3, #0]
 8005754:	68fa      	ldr	r2, [r7, #12]
 8005756:	4313      	orrs	r3, r2
 8005758:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800575a:	697b      	ldr	r3, [r7, #20]
 800575c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005760:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005762:	683b      	ldr	r3, [r7, #0]
 8005764:	689b      	ldr	r3, [r3, #8]
 8005766:	021b      	lsls	r3, r3, #8
 8005768:	697a      	ldr	r2, [r7, #20]
 800576a:	4313      	orrs	r3, r2
 800576c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	4a21      	ldr	r2, [pc, #132]	; (80057f8 <TIM_OC3_SetConfig+0xe0>)
 8005772:	4293      	cmp	r3, r2
 8005774:	d003      	beq.n	800577e <TIM_OC3_SetConfig+0x66>
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	4a20      	ldr	r2, [pc, #128]	; (80057fc <TIM_OC3_SetConfig+0xe4>)
 800577a:	4293      	cmp	r3, r2
 800577c:	d10d      	bne.n	800579a <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800577e:	697b      	ldr	r3, [r7, #20]
 8005780:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005784:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005786:	683b      	ldr	r3, [r7, #0]
 8005788:	68db      	ldr	r3, [r3, #12]
 800578a:	021b      	lsls	r3, r3, #8
 800578c:	697a      	ldr	r2, [r7, #20]
 800578e:	4313      	orrs	r3, r2
 8005790:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8005792:	697b      	ldr	r3, [r7, #20]
 8005794:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005798:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	4a16      	ldr	r2, [pc, #88]	; (80057f8 <TIM_OC3_SetConfig+0xe0>)
 800579e:	4293      	cmp	r3, r2
 80057a0:	d003      	beq.n	80057aa <TIM_OC3_SetConfig+0x92>
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	4a15      	ldr	r2, [pc, #84]	; (80057fc <TIM_OC3_SetConfig+0xe4>)
 80057a6:	4293      	cmp	r3, r2
 80057a8:	d113      	bne.n	80057d2 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80057aa:	693b      	ldr	r3, [r7, #16]
 80057ac:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80057b0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80057b2:	693b      	ldr	r3, [r7, #16]
 80057b4:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80057b8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80057ba:	683b      	ldr	r3, [r7, #0]
 80057bc:	695b      	ldr	r3, [r3, #20]
 80057be:	011b      	lsls	r3, r3, #4
 80057c0:	693a      	ldr	r2, [r7, #16]
 80057c2:	4313      	orrs	r3, r2
 80057c4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80057c6:	683b      	ldr	r3, [r7, #0]
 80057c8:	699b      	ldr	r3, [r3, #24]
 80057ca:	011b      	lsls	r3, r3, #4
 80057cc:	693a      	ldr	r2, [r7, #16]
 80057ce:	4313      	orrs	r3, r2
 80057d0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	693a      	ldr	r2, [r7, #16]
 80057d6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	68fa      	ldr	r2, [r7, #12]
 80057dc:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80057de:	683b      	ldr	r3, [r7, #0]
 80057e0:	685a      	ldr	r2, [r3, #4]
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	697a      	ldr	r2, [r7, #20]
 80057ea:	621a      	str	r2, [r3, #32]
}
 80057ec:	bf00      	nop
 80057ee:	371c      	adds	r7, #28
 80057f0:	46bd      	mov	sp, r7
 80057f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057f6:	4770      	bx	lr
 80057f8:	40010000 	.word	0x40010000
 80057fc:	40010400 	.word	0x40010400

08005800 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005800:	b480      	push	{r7}
 8005802:	b087      	sub	sp, #28
 8005804:	af00      	add	r7, sp, #0
 8005806:	6078      	str	r0, [r7, #4]
 8005808:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	6a1b      	ldr	r3, [r3, #32]
 800580e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	6a1b      	ldr	r3, [r3, #32]
 800581a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	685b      	ldr	r3, [r3, #4]
 8005820:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	69db      	ldr	r3, [r3, #28]
 8005826:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005828:	68fb      	ldr	r3, [r7, #12]
 800582a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800582e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005830:	68fb      	ldr	r3, [r7, #12]
 8005832:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005836:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005838:	683b      	ldr	r3, [r7, #0]
 800583a:	681b      	ldr	r3, [r3, #0]
 800583c:	021b      	lsls	r3, r3, #8
 800583e:	68fa      	ldr	r2, [r7, #12]
 8005840:	4313      	orrs	r3, r2
 8005842:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005844:	693b      	ldr	r3, [r7, #16]
 8005846:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800584a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800584c:	683b      	ldr	r3, [r7, #0]
 800584e:	689b      	ldr	r3, [r3, #8]
 8005850:	031b      	lsls	r3, r3, #12
 8005852:	693a      	ldr	r2, [r7, #16]
 8005854:	4313      	orrs	r3, r2
 8005856:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	4a12      	ldr	r2, [pc, #72]	; (80058a4 <TIM_OC4_SetConfig+0xa4>)
 800585c:	4293      	cmp	r3, r2
 800585e:	d003      	beq.n	8005868 <TIM_OC4_SetConfig+0x68>
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	4a11      	ldr	r2, [pc, #68]	; (80058a8 <TIM_OC4_SetConfig+0xa8>)
 8005864:	4293      	cmp	r3, r2
 8005866:	d109      	bne.n	800587c <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005868:	697b      	ldr	r3, [r7, #20]
 800586a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800586e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005870:	683b      	ldr	r3, [r7, #0]
 8005872:	695b      	ldr	r3, [r3, #20]
 8005874:	019b      	lsls	r3, r3, #6
 8005876:	697a      	ldr	r2, [r7, #20]
 8005878:	4313      	orrs	r3, r2
 800587a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	697a      	ldr	r2, [r7, #20]
 8005880:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	68fa      	ldr	r2, [r7, #12]
 8005886:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005888:	683b      	ldr	r3, [r7, #0]
 800588a:	685a      	ldr	r2, [r3, #4]
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	693a      	ldr	r2, [r7, #16]
 8005894:	621a      	str	r2, [r3, #32]
}
 8005896:	bf00      	nop
 8005898:	371c      	adds	r7, #28
 800589a:	46bd      	mov	sp, r7
 800589c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058a0:	4770      	bx	lr
 80058a2:	bf00      	nop
 80058a4:	40010000 	.word	0x40010000
 80058a8:	40010400 	.word	0x40010400

080058ac <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80058ac:	b480      	push	{r7}
 80058ae:	b087      	sub	sp, #28
 80058b0:	af00      	add	r7, sp, #0
 80058b2:	60f8      	str	r0, [r7, #12]
 80058b4:	60b9      	str	r1, [r7, #8]
 80058b6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80058b8:	68fb      	ldr	r3, [r7, #12]
 80058ba:	6a1b      	ldr	r3, [r3, #32]
 80058bc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80058be:	68fb      	ldr	r3, [r7, #12]
 80058c0:	6a1b      	ldr	r3, [r3, #32]
 80058c2:	f023 0201 	bic.w	r2, r3, #1
 80058c6:	68fb      	ldr	r3, [r7, #12]
 80058c8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80058ca:	68fb      	ldr	r3, [r7, #12]
 80058cc:	699b      	ldr	r3, [r3, #24]
 80058ce:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80058d0:	693b      	ldr	r3, [r7, #16]
 80058d2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80058d6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	011b      	lsls	r3, r3, #4
 80058dc:	693a      	ldr	r2, [r7, #16]
 80058de:	4313      	orrs	r3, r2
 80058e0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80058e2:	697b      	ldr	r3, [r7, #20]
 80058e4:	f023 030a 	bic.w	r3, r3, #10
 80058e8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80058ea:	697a      	ldr	r2, [r7, #20]
 80058ec:	68bb      	ldr	r3, [r7, #8]
 80058ee:	4313      	orrs	r3, r2
 80058f0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80058f2:	68fb      	ldr	r3, [r7, #12]
 80058f4:	693a      	ldr	r2, [r7, #16]
 80058f6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80058f8:	68fb      	ldr	r3, [r7, #12]
 80058fa:	697a      	ldr	r2, [r7, #20]
 80058fc:	621a      	str	r2, [r3, #32]
}
 80058fe:	bf00      	nop
 8005900:	371c      	adds	r7, #28
 8005902:	46bd      	mov	sp, r7
 8005904:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005908:	4770      	bx	lr

0800590a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800590a:	b480      	push	{r7}
 800590c:	b087      	sub	sp, #28
 800590e:	af00      	add	r7, sp, #0
 8005910:	60f8      	str	r0, [r7, #12]
 8005912:	60b9      	str	r1, [r7, #8]
 8005914:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005916:	68fb      	ldr	r3, [r7, #12]
 8005918:	6a1b      	ldr	r3, [r3, #32]
 800591a:	f023 0210 	bic.w	r2, r3, #16
 800591e:	68fb      	ldr	r3, [r7, #12]
 8005920:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005922:	68fb      	ldr	r3, [r7, #12]
 8005924:	699b      	ldr	r3, [r3, #24]
 8005926:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005928:	68fb      	ldr	r3, [r7, #12]
 800592a:	6a1b      	ldr	r3, [r3, #32]
 800592c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800592e:	697b      	ldr	r3, [r7, #20]
 8005930:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005934:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	031b      	lsls	r3, r3, #12
 800593a:	697a      	ldr	r2, [r7, #20]
 800593c:	4313      	orrs	r3, r2
 800593e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005940:	693b      	ldr	r3, [r7, #16]
 8005942:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8005946:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005948:	68bb      	ldr	r3, [r7, #8]
 800594a:	011b      	lsls	r3, r3, #4
 800594c:	693a      	ldr	r2, [r7, #16]
 800594e:	4313      	orrs	r3, r2
 8005950:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005952:	68fb      	ldr	r3, [r7, #12]
 8005954:	697a      	ldr	r2, [r7, #20]
 8005956:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005958:	68fb      	ldr	r3, [r7, #12]
 800595a:	693a      	ldr	r2, [r7, #16]
 800595c:	621a      	str	r2, [r3, #32]
}
 800595e:	bf00      	nop
 8005960:	371c      	adds	r7, #28
 8005962:	46bd      	mov	sp, r7
 8005964:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005968:	4770      	bx	lr

0800596a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800596a:	b480      	push	{r7}
 800596c:	b085      	sub	sp, #20
 800596e:	af00      	add	r7, sp, #0
 8005970:	6078      	str	r0, [r7, #4]
 8005972:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	689b      	ldr	r3, [r3, #8]
 8005978:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800597a:	68fb      	ldr	r3, [r7, #12]
 800597c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005980:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005982:	683a      	ldr	r2, [r7, #0]
 8005984:	68fb      	ldr	r3, [r7, #12]
 8005986:	4313      	orrs	r3, r2
 8005988:	f043 0307 	orr.w	r3, r3, #7
 800598c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	68fa      	ldr	r2, [r7, #12]
 8005992:	609a      	str	r2, [r3, #8]
}
 8005994:	bf00      	nop
 8005996:	3714      	adds	r7, #20
 8005998:	46bd      	mov	sp, r7
 800599a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800599e:	4770      	bx	lr

080059a0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80059a0:	b480      	push	{r7}
 80059a2:	b087      	sub	sp, #28
 80059a4:	af00      	add	r7, sp, #0
 80059a6:	60f8      	str	r0, [r7, #12]
 80059a8:	60b9      	str	r1, [r7, #8]
 80059aa:	607a      	str	r2, [r7, #4]
 80059ac:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80059ae:	68fb      	ldr	r3, [r7, #12]
 80059b0:	689b      	ldr	r3, [r3, #8]
 80059b2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80059b4:	697b      	ldr	r3, [r7, #20]
 80059b6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80059ba:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80059bc:	683b      	ldr	r3, [r7, #0]
 80059be:	021a      	lsls	r2, r3, #8
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	431a      	orrs	r2, r3
 80059c4:	68bb      	ldr	r3, [r7, #8]
 80059c6:	4313      	orrs	r3, r2
 80059c8:	697a      	ldr	r2, [r7, #20]
 80059ca:	4313      	orrs	r3, r2
 80059cc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80059ce:	68fb      	ldr	r3, [r7, #12]
 80059d0:	697a      	ldr	r2, [r7, #20]
 80059d2:	609a      	str	r2, [r3, #8]
}
 80059d4:	bf00      	nop
 80059d6:	371c      	adds	r7, #28
 80059d8:	46bd      	mov	sp, r7
 80059da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059de:	4770      	bx	lr

080059e0 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80059e0:	b480      	push	{r7}
 80059e2:	b087      	sub	sp, #28
 80059e4:	af00      	add	r7, sp, #0
 80059e6:	60f8      	str	r0, [r7, #12]
 80059e8:	60b9      	str	r1, [r7, #8]
 80059ea:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80059ec:	68bb      	ldr	r3, [r7, #8]
 80059ee:	f003 031f 	and.w	r3, r3, #31
 80059f2:	2201      	movs	r2, #1
 80059f4:	fa02 f303 	lsl.w	r3, r2, r3
 80059f8:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80059fa:	68fb      	ldr	r3, [r7, #12]
 80059fc:	6a1a      	ldr	r2, [r3, #32]
 80059fe:	697b      	ldr	r3, [r7, #20]
 8005a00:	43db      	mvns	r3, r3
 8005a02:	401a      	ands	r2, r3
 8005a04:	68fb      	ldr	r3, [r7, #12]
 8005a06:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005a08:	68fb      	ldr	r3, [r7, #12]
 8005a0a:	6a1a      	ldr	r2, [r3, #32]
 8005a0c:	68bb      	ldr	r3, [r7, #8]
 8005a0e:	f003 031f 	and.w	r3, r3, #31
 8005a12:	6879      	ldr	r1, [r7, #4]
 8005a14:	fa01 f303 	lsl.w	r3, r1, r3
 8005a18:	431a      	orrs	r2, r3
 8005a1a:	68fb      	ldr	r3, [r7, #12]
 8005a1c:	621a      	str	r2, [r3, #32]
}
 8005a1e:	bf00      	nop
 8005a20:	371c      	adds	r7, #28
 8005a22:	46bd      	mov	sp, r7
 8005a24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a28:	4770      	bx	lr
	...

08005a2c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005a2c:	b480      	push	{r7}
 8005a2e:	b085      	sub	sp, #20
 8005a30:	af00      	add	r7, sp, #0
 8005a32:	6078      	str	r0, [r7, #4]
 8005a34:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005a3c:	2b01      	cmp	r3, #1
 8005a3e:	d101      	bne.n	8005a44 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005a40:	2302      	movs	r3, #2
 8005a42:	e05a      	b.n	8005afa <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	2201      	movs	r2, #1
 8005a48:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	2202      	movs	r2, #2
 8005a50:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	681b      	ldr	r3, [r3, #0]
 8005a58:	685b      	ldr	r3, [r3, #4]
 8005a5a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	681b      	ldr	r3, [r3, #0]
 8005a60:	689b      	ldr	r3, [r3, #8]
 8005a62:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005a64:	68fb      	ldr	r3, [r7, #12]
 8005a66:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005a6a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005a6c:	683b      	ldr	r3, [r7, #0]
 8005a6e:	681b      	ldr	r3, [r3, #0]
 8005a70:	68fa      	ldr	r2, [r7, #12]
 8005a72:	4313      	orrs	r3, r2
 8005a74:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	681b      	ldr	r3, [r3, #0]
 8005a7a:	68fa      	ldr	r2, [r7, #12]
 8005a7c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	681b      	ldr	r3, [r3, #0]
 8005a82:	4a21      	ldr	r2, [pc, #132]	; (8005b08 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8005a84:	4293      	cmp	r3, r2
 8005a86:	d022      	beq.n	8005ace <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	681b      	ldr	r3, [r3, #0]
 8005a8c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005a90:	d01d      	beq.n	8005ace <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	681b      	ldr	r3, [r3, #0]
 8005a96:	4a1d      	ldr	r2, [pc, #116]	; (8005b0c <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8005a98:	4293      	cmp	r3, r2
 8005a9a:	d018      	beq.n	8005ace <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	681b      	ldr	r3, [r3, #0]
 8005aa0:	4a1b      	ldr	r2, [pc, #108]	; (8005b10 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8005aa2:	4293      	cmp	r3, r2
 8005aa4:	d013      	beq.n	8005ace <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005aa6:	687b      	ldr	r3, [r7, #4]
 8005aa8:	681b      	ldr	r3, [r3, #0]
 8005aaa:	4a1a      	ldr	r2, [pc, #104]	; (8005b14 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8005aac:	4293      	cmp	r3, r2
 8005aae:	d00e      	beq.n	8005ace <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	681b      	ldr	r3, [r3, #0]
 8005ab4:	4a18      	ldr	r2, [pc, #96]	; (8005b18 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8005ab6:	4293      	cmp	r3, r2
 8005ab8:	d009      	beq.n	8005ace <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	681b      	ldr	r3, [r3, #0]
 8005abe:	4a17      	ldr	r2, [pc, #92]	; (8005b1c <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8005ac0:	4293      	cmp	r3, r2
 8005ac2:	d004      	beq.n	8005ace <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	681b      	ldr	r3, [r3, #0]
 8005ac8:	4a15      	ldr	r2, [pc, #84]	; (8005b20 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8005aca:	4293      	cmp	r3, r2
 8005acc:	d10c      	bne.n	8005ae8 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005ace:	68bb      	ldr	r3, [r7, #8]
 8005ad0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005ad4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005ad6:	683b      	ldr	r3, [r7, #0]
 8005ad8:	685b      	ldr	r3, [r3, #4]
 8005ada:	68ba      	ldr	r2, [r7, #8]
 8005adc:	4313      	orrs	r3, r2
 8005ade:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	681b      	ldr	r3, [r3, #0]
 8005ae4:	68ba      	ldr	r2, [r7, #8]
 8005ae6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	2201      	movs	r2, #1
 8005aec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	2200      	movs	r2, #0
 8005af4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005af8:	2300      	movs	r3, #0
}
 8005afa:	4618      	mov	r0, r3
 8005afc:	3714      	adds	r7, #20
 8005afe:	46bd      	mov	sp, r7
 8005b00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b04:	4770      	bx	lr
 8005b06:	bf00      	nop
 8005b08:	40010000 	.word	0x40010000
 8005b0c:	40000400 	.word	0x40000400
 8005b10:	40000800 	.word	0x40000800
 8005b14:	40000c00 	.word	0x40000c00
 8005b18:	40010400 	.word	0x40010400
 8005b1c:	40014000 	.word	0x40014000
 8005b20:	40001800 	.word	0x40001800

08005b24 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005b24:	b580      	push	{r7, lr}
 8005b26:	b082      	sub	sp, #8
 8005b28:	af00      	add	r7, sp, #0
 8005b2a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	2b00      	cmp	r3, #0
 8005b30:	d101      	bne.n	8005b36 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005b32:	2301      	movs	r3, #1
 8005b34:	e03f      	b.n	8005bb6 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005b3c:	b2db      	uxtb	r3, r3
 8005b3e:	2b00      	cmp	r3, #0
 8005b40:	d106      	bne.n	8005b50 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005b42:	687b      	ldr	r3, [r7, #4]
 8005b44:	2200      	movs	r2, #0
 8005b46:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005b4a:	6878      	ldr	r0, [r7, #4]
 8005b4c:	f7fc f8e2 	bl	8001d14 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	2224      	movs	r2, #36	; 0x24
 8005b54:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	681b      	ldr	r3, [r3, #0]
 8005b5c:	68da      	ldr	r2, [r3, #12]
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	681b      	ldr	r3, [r3, #0]
 8005b62:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005b66:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005b68:	6878      	ldr	r0, [r7, #4]
 8005b6a:	f000 f929 	bl	8005dc0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	681b      	ldr	r3, [r3, #0]
 8005b72:	691a      	ldr	r2, [r3, #16]
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	681b      	ldr	r3, [r3, #0]
 8005b78:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8005b7c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	681b      	ldr	r3, [r3, #0]
 8005b82:	695a      	ldr	r2, [r3, #20]
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	681b      	ldr	r3, [r3, #0]
 8005b88:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8005b8c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	681b      	ldr	r3, [r3, #0]
 8005b92:	68da      	ldr	r2, [r3, #12]
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	681b      	ldr	r3, [r3, #0]
 8005b98:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005b9c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	2200      	movs	r2, #0
 8005ba2:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	2220      	movs	r2, #32
 8005ba8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	2220      	movs	r2, #32
 8005bb0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8005bb4:	2300      	movs	r3, #0
}
 8005bb6:	4618      	mov	r0, r3
 8005bb8:	3708      	adds	r7, #8
 8005bba:	46bd      	mov	sp, r7
 8005bbc:	bd80      	pop	{r7, pc}

08005bbe <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005bbe:	b580      	push	{r7, lr}
 8005bc0:	b08a      	sub	sp, #40	; 0x28
 8005bc2:	af02      	add	r7, sp, #8
 8005bc4:	60f8      	str	r0, [r7, #12]
 8005bc6:	60b9      	str	r1, [r7, #8]
 8005bc8:	603b      	str	r3, [r7, #0]
 8005bca:	4613      	mov	r3, r2
 8005bcc:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8005bce:	2300      	movs	r3, #0
 8005bd0:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005bd2:	68fb      	ldr	r3, [r7, #12]
 8005bd4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005bd8:	b2db      	uxtb	r3, r3
 8005bda:	2b20      	cmp	r3, #32
 8005bdc:	d17c      	bne.n	8005cd8 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8005bde:	68bb      	ldr	r3, [r7, #8]
 8005be0:	2b00      	cmp	r3, #0
 8005be2:	d002      	beq.n	8005bea <HAL_UART_Transmit+0x2c>
 8005be4:	88fb      	ldrh	r3, [r7, #6]
 8005be6:	2b00      	cmp	r3, #0
 8005be8:	d101      	bne.n	8005bee <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8005bea:	2301      	movs	r3, #1
 8005bec:	e075      	b.n	8005cda <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8005bee:	68fb      	ldr	r3, [r7, #12]
 8005bf0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005bf4:	2b01      	cmp	r3, #1
 8005bf6:	d101      	bne.n	8005bfc <HAL_UART_Transmit+0x3e>
 8005bf8:	2302      	movs	r3, #2
 8005bfa:	e06e      	b.n	8005cda <HAL_UART_Transmit+0x11c>
 8005bfc:	68fb      	ldr	r3, [r7, #12]
 8005bfe:	2201      	movs	r2, #1
 8005c00:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005c04:	68fb      	ldr	r3, [r7, #12]
 8005c06:	2200      	movs	r2, #0
 8005c08:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005c0a:	68fb      	ldr	r3, [r7, #12]
 8005c0c:	2221      	movs	r2, #33	; 0x21
 8005c0e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005c12:	f7fc fa97 	bl	8002144 <HAL_GetTick>
 8005c16:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8005c18:	68fb      	ldr	r3, [r7, #12]
 8005c1a:	88fa      	ldrh	r2, [r7, #6]
 8005c1c:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8005c1e:	68fb      	ldr	r3, [r7, #12]
 8005c20:	88fa      	ldrh	r2, [r7, #6]
 8005c22:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005c24:	68fb      	ldr	r3, [r7, #12]
 8005c26:	689b      	ldr	r3, [r3, #8]
 8005c28:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005c2c:	d108      	bne.n	8005c40 <HAL_UART_Transmit+0x82>
 8005c2e:	68fb      	ldr	r3, [r7, #12]
 8005c30:	691b      	ldr	r3, [r3, #16]
 8005c32:	2b00      	cmp	r3, #0
 8005c34:	d104      	bne.n	8005c40 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8005c36:	2300      	movs	r3, #0
 8005c38:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8005c3a:	68bb      	ldr	r3, [r7, #8]
 8005c3c:	61bb      	str	r3, [r7, #24]
 8005c3e:	e003      	b.n	8005c48 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8005c40:	68bb      	ldr	r3, [r7, #8]
 8005c42:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005c44:	2300      	movs	r3, #0
 8005c46:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8005c48:	68fb      	ldr	r3, [r7, #12]
 8005c4a:	2200      	movs	r2, #0
 8005c4c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8005c50:	e02a      	b.n	8005ca8 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005c52:	683b      	ldr	r3, [r7, #0]
 8005c54:	9300      	str	r3, [sp, #0]
 8005c56:	697b      	ldr	r3, [r7, #20]
 8005c58:	2200      	movs	r2, #0
 8005c5a:	2180      	movs	r1, #128	; 0x80
 8005c5c:	68f8      	ldr	r0, [r7, #12]
 8005c5e:	f000 f840 	bl	8005ce2 <UART_WaitOnFlagUntilTimeout>
 8005c62:	4603      	mov	r3, r0
 8005c64:	2b00      	cmp	r3, #0
 8005c66:	d001      	beq.n	8005c6c <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8005c68:	2303      	movs	r3, #3
 8005c6a:	e036      	b.n	8005cda <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8005c6c:	69fb      	ldr	r3, [r7, #28]
 8005c6e:	2b00      	cmp	r3, #0
 8005c70:	d10b      	bne.n	8005c8a <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005c72:	69bb      	ldr	r3, [r7, #24]
 8005c74:	881b      	ldrh	r3, [r3, #0]
 8005c76:	461a      	mov	r2, r3
 8005c78:	68fb      	ldr	r3, [r7, #12]
 8005c7a:	681b      	ldr	r3, [r3, #0]
 8005c7c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005c80:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8005c82:	69bb      	ldr	r3, [r7, #24]
 8005c84:	3302      	adds	r3, #2
 8005c86:	61bb      	str	r3, [r7, #24]
 8005c88:	e007      	b.n	8005c9a <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8005c8a:	69fb      	ldr	r3, [r7, #28]
 8005c8c:	781a      	ldrb	r2, [r3, #0]
 8005c8e:	68fb      	ldr	r3, [r7, #12]
 8005c90:	681b      	ldr	r3, [r3, #0]
 8005c92:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8005c94:	69fb      	ldr	r3, [r7, #28]
 8005c96:	3301      	adds	r3, #1
 8005c98:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005c9a:	68fb      	ldr	r3, [r7, #12]
 8005c9c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005c9e:	b29b      	uxth	r3, r3
 8005ca0:	3b01      	subs	r3, #1
 8005ca2:	b29a      	uxth	r2, r3
 8005ca4:	68fb      	ldr	r3, [r7, #12]
 8005ca6:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8005ca8:	68fb      	ldr	r3, [r7, #12]
 8005caa:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005cac:	b29b      	uxth	r3, r3
 8005cae:	2b00      	cmp	r3, #0
 8005cb0:	d1cf      	bne.n	8005c52 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005cb2:	683b      	ldr	r3, [r7, #0]
 8005cb4:	9300      	str	r3, [sp, #0]
 8005cb6:	697b      	ldr	r3, [r7, #20]
 8005cb8:	2200      	movs	r2, #0
 8005cba:	2140      	movs	r1, #64	; 0x40
 8005cbc:	68f8      	ldr	r0, [r7, #12]
 8005cbe:	f000 f810 	bl	8005ce2 <UART_WaitOnFlagUntilTimeout>
 8005cc2:	4603      	mov	r3, r0
 8005cc4:	2b00      	cmp	r3, #0
 8005cc6:	d001      	beq.n	8005ccc <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8005cc8:	2303      	movs	r3, #3
 8005cca:	e006      	b.n	8005cda <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005ccc:	68fb      	ldr	r3, [r7, #12]
 8005cce:	2220      	movs	r2, #32
 8005cd0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8005cd4:	2300      	movs	r3, #0
 8005cd6:	e000      	b.n	8005cda <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8005cd8:	2302      	movs	r3, #2
  }
}
 8005cda:	4618      	mov	r0, r3
 8005cdc:	3720      	adds	r7, #32
 8005cde:	46bd      	mov	sp, r7
 8005ce0:	bd80      	pop	{r7, pc}

08005ce2 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8005ce2:	b580      	push	{r7, lr}
 8005ce4:	b090      	sub	sp, #64	; 0x40
 8005ce6:	af00      	add	r7, sp, #0
 8005ce8:	60f8      	str	r0, [r7, #12]
 8005cea:	60b9      	str	r1, [r7, #8]
 8005cec:	603b      	str	r3, [r7, #0]
 8005cee:	4613      	mov	r3, r2
 8005cf0:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005cf2:	e050      	b.n	8005d96 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005cf4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005cf6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005cfa:	d04c      	beq.n	8005d96 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8005cfc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005cfe:	2b00      	cmp	r3, #0
 8005d00:	d007      	beq.n	8005d12 <UART_WaitOnFlagUntilTimeout+0x30>
 8005d02:	f7fc fa1f 	bl	8002144 <HAL_GetTick>
 8005d06:	4602      	mov	r2, r0
 8005d08:	683b      	ldr	r3, [r7, #0]
 8005d0a:	1ad3      	subs	r3, r2, r3
 8005d0c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005d0e:	429a      	cmp	r2, r3
 8005d10:	d241      	bcs.n	8005d96 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8005d12:	68fb      	ldr	r3, [r7, #12]
 8005d14:	681b      	ldr	r3, [r3, #0]
 8005d16:	330c      	adds	r3, #12
 8005d18:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d1a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005d1c:	e853 3f00 	ldrex	r3, [r3]
 8005d20:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8005d22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005d24:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8005d28:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005d2a:	68fb      	ldr	r3, [r7, #12]
 8005d2c:	681b      	ldr	r3, [r3, #0]
 8005d2e:	330c      	adds	r3, #12
 8005d30:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8005d32:	637a      	str	r2, [r7, #52]	; 0x34
 8005d34:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d36:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8005d38:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8005d3a:	e841 2300 	strex	r3, r2, [r1]
 8005d3e:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8005d40:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005d42:	2b00      	cmp	r3, #0
 8005d44:	d1e5      	bne.n	8005d12 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005d46:	68fb      	ldr	r3, [r7, #12]
 8005d48:	681b      	ldr	r3, [r3, #0]
 8005d4a:	3314      	adds	r3, #20
 8005d4c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d4e:	697b      	ldr	r3, [r7, #20]
 8005d50:	e853 3f00 	ldrex	r3, [r3]
 8005d54:	613b      	str	r3, [r7, #16]
   return(result);
 8005d56:	693b      	ldr	r3, [r7, #16]
 8005d58:	f023 0301 	bic.w	r3, r3, #1
 8005d5c:	63bb      	str	r3, [r7, #56]	; 0x38
 8005d5e:	68fb      	ldr	r3, [r7, #12]
 8005d60:	681b      	ldr	r3, [r3, #0]
 8005d62:	3314      	adds	r3, #20
 8005d64:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005d66:	623a      	str	r2, [r7, #32]
 8005d68:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d6a:	69f9      	ldr	r1, [r7, #28]
 8005d6c:	6a3a      	ldr	r2, [r7, #32]
 8005d6e:	e841 2300 	strex	r3, r2, [r1]
 8005d72:	61bb      	str	r3, [r7, #24]
   return(result);
 8005d74:	69bb      	ldr	r3, [r7, #24]
 8005d76:	2b00      	cmp	r3, #0
 8005d78:	d1e5      	bne.n	8005d46 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8005d7a:	68fb      	ldr	r3, [r7, #12]
 8005d7c:	2220      	movs	r2, #32
 8005d7e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8005d82:	68fb      	ldr	r3, [r7, #12]
 8005d84:	2220      	movs	r2, #32
 8005d86:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8005d8a:	68fb      	ldr	r3, [r7, #12]
 8005d8c:	2200      	movs	r2, #0
 8005d8e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8005d92:	2303      	movs	r3, #3
 8005d94:	e00f      	b.n	8005db6 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005d96:	68fb      	ldr	r3, [r7, #12]
 8005d98:	681b      	ldr	r3, [r3, #0]
 8005d9a:	681a      	ldr	r2, [r3, #0]
 8005d9c:	68bb      	ldr	r3, [r7, #8]
 8005d9e:	4013      	ands	r3, r2
 8005da0:	68ba      	ldr	r2, [r7, #8]
 8005da2:	429a      	cmp	r2, r3
 8005da4:	bf0c      	ite	eq
 8005da6:	2301      	moveq	r3, #1
 8005da8:	2300      	movne	r3, #0
 8005daa:	b2db      	uxtb	r3, r3
 8005dac:	461a      	mov	r2, r3
 8005dae:	79fb      	ldrb	r3, [r7, #7]
 8005db0:	429a      	cmp	r2, r3
 8005db2:	d09f      	beq.n	8005cf4 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8005db4:	2300      	movs	r3, #0
}
 8005db6:	4618      	mov	r0, r3
 8005db8:	3740      	adds	r7, #64	; 0x40
 8005dba:	46bd      	mov	sp, r7
 8005dbc:	bd80      	pop	{r7, pc}
	...

08005dc0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005dc0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005dc4:	b0c0      	sub	sp, #256	; 0x100
 8005dc6:	af00      	add	r7, sp, #0
 8005dc8:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005dcc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005dd0:	681b      	ldr	r3, [r3, #0]
 8005dd2:	691b      	ldr	r3, [r3, #16]
 8005dd4:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8005dd8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005ddc:	68d9      	ldr	r1, [r3, #12]
 8005dde:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005de2:	681a      	ldr	r2, [r3, #0]
 8005de4:	ea40 0301 	orr.w	r3, r0, r1
 8005de8:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8005dea:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005dee:	689a      	ldr	r2, [r3, #8]
 8005df0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005df4:	691b      	ldr	r3, [r3, #16]
 8005df6:	431a      	orrs	r2, r3
 8005df8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005dfc:	695b      	ldr	r3, [r3, #20]
 8005dfe:	431a      	orrs	r2, r3
 8005e00:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005e04:	69db      	ldr	r3, [r3, #28]
 8005e06:	4313      	orrs	r3, r2
 8005e08:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8005e0c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005e10:	681b      	ldr	r3, [r3, #0]
 8005e12:	68db      	ldr	r3, [r3, #12]
 8005e14:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8005e18:	f021 010c 	bic.w	r1, r1, #12
 8005e1c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005e20:	681a      	ldr	r2, [r3, #0]
 8005e22:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8005e26:	430b      	orrs	r3, r1
 8005e28:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005e2a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005e2e:	681b      	ldr	r3, [r3, #0]
 8005e30:	695b      	ldr	r3, [r3, #20]
 8005e32:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8005e36:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005e3a:	6999      	ldr	r1, [r3, #24]
 8005e3c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005e40:	681a      	ldr	r2, [r3, #0]
 8005e42:	ea40 0301 	orr.w	r3, r0, r1
 8005e46:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8005e48:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005e4c:	681a      	ldr	r2, [r3, #0]
 8005e4e:	4b8f      	ldr	r3, [pc, #572]	; (800608c <UART_SetConfig+0x2cc>)
 8005e50:	429a      	cmp	r2, r3
 8005e52:	d005      	beq.n	8005e60 <UART_SetConfig+0xa0>
 8005e54:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005e58:	681a      	ldr	r2, [r3, #0]
 8005e5a:	4b8d      	ldr	r3, [pc, #564]	; (8006090 <UART_SetConfig+0x2d0>)
 8005e5c:	429a      	cmp	r2, r3
 8005e5e:	d104      	bne.n	8005e6a <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8005e60:	f7fe ffc6 	bl	8004df0 <HAL_RCC_GetPCLK2Freq>
 8005e64:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8005e68:	e003      	b.n	8005e72 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8005e6a:	f7fe ffad 	bl	8004dc8 <HAL_RCC_GetPCLK1Freq>
 8005e6e:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005e72:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005e76:	69db      	ldr	r3, [r3, #28]
 8005e78:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005e7c:	f040 810c 	bne.w	8006098 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8005e80:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005e84:	2200      	movs	r2, #0
 8005e86:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8005e8a:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8005e8e:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8005e92:	4622      	mov	r2, r4
 8005e94:	462b      	mov	r3, r5
 8005e96:	1891      	adds	r1, r2, r2
 8005e98:	65b9      	str	r1, [r7, #88]	; 0x58
 8005e9a:	415b      	adcs	r3, r3
 8005e9c:	65fb      	str	r3, [r7, #92]	; 0x5c
 8005e9e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8005ea2:	4621      	mov	r1, r4
 8005ea4:	eb12 0801 	adds.w	r8, r2, r1
 8005ea8:	4629      	mov	r1, r5
 8005eaa:	eb43 0901 	adc.w	r9, r3, r1
 8005eae:	f04f 0200 	mov.w	r2, #0
 8005eb2:	f04f 0300 	mov.w	r3, #0
 8005eb6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005eba:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005ebe:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005ec2:	4690      	mov	r8, r2
 8005ec4:	4699      	mov	r9, r3
 8005ec6:	4623      	mov	r3, r4
 8005ec8:	eb18 0303 	adds.w	r3, r8, r3
 8005ecc:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8005ed0:	462b      	mov	r3, r5
 8005ed2:	eb49 0303 	adc.w	r3, r9, r3
 8005ed6:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8005eda:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005ede:	685b      	ldr	r3, [r3, #4]
 8005ee0:	2200      	movs	r2, #0
 8005ee2:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8005ee6:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8005eea:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8005eee:	460b      	mov	r3, r1
 8005ef0:	18db      	adds	r3, r3, r3
 8005ef2:	653b      	str	r3, [r7, #80]	; 0x50
 8005ef4:	4613      	mov	r3, r2
 8005ef6:	eb42 0303 	adc.w	r3, r2, r3
 8005efa:	657b      	str	r3, [r7, #84]	; 0x54
 8005efc:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8005f00:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8005f04:	f7fa fe80 	bl	8000c08 <__aeabi_uldivmod>
 8005f08:	4602      	mov	r2, r0
 8005f0a:	460b      	mov	r3, r1
 8005f0c:	4b61      	ldr	r3, [pc, #388]	; (8006094 <UART_SetConfig+0x2d4>)
 8005f0e:	fba3 2302 	umull	r2, r3, r3, r2
 8005f12:	095b      	lsrs	r3, r3, #5
 8005f14:	011c      	lsls	r4, r3, #4
 8005f16:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005f1a:	2200      	movs	r2, #0
 8005f1c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8005f20:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8005f24:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8005f28:	4642      	mov	r2, r8
 8005f2a:	464b      	mov	r3, r9
 8005f2c:	1891      	adds	r1, r2, r2
 8005f2e:	64b9      	str	r1, [r7, #72]	; 0x48
 8005f30:	415b      	adcs	r3, r3
 8005f32:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005f34:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8005f38:	4641      	mov	r1, r8
 8005f3a:	eb12 0a01 	adds.w	sl, r2, r1
 8005f3e:	4649      	mov	r1, r9
 8005f40:	eb43 0b01 	adc.w	fp, r3, r1
 8005f44:	f04f 0200 	mov.w	r2, #0
 8005f48:	f04f 0300 	mov.w	r3, #0
 8005f4c:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8005f50:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8005f54:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005f58:	4692      	mov	sl, r2
 8005f5a:	469b      	mov	fp, r3
 8005f5c:	4643      	mov	r3, r8
 8005f5e:	eb1a 0303 	adds.w	r3, sl, r3
 8005f62:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8005f66:	464b      	mov	r3, r9
 8005f68:	eb4b 0303 	adc.w	r3, fp, r3
 8005f6c:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8005f70:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005f74:	685b      	ldr	r3, [r3, #4]
 8005f76:	2200      	movs	r2, #0
 8005f78:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8005f7c:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8005f80:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8005f84:	460b      	mov	r3, r1
 8005f86:	18db      	adds	r3, r3, r3
 8005f88:	643b      	str	r3, [r7, #64]	; 0x40
 8005f8a:	4613      	mov	r3, r2
 8005f8c:	eb42 0303 	adc.w	r3, r2, r3
 8005f90:	647b      	str	r3, [r7, #68]	; 0x44
 8005f92:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8005f96:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8005f9a:	f7fa fe35 	bl	8000c08 <__aeabi_uldivmod>
 8005f9e:	4602      	mov	r2, r0
 8005fa0:	460b      	mov	r3, r1
 8005fa2:	4611      	mov	r1, r2
 8005fa4:	4b3b      	ldr	r3, [pc, #236]	; (8006094 <UART_SetConfig+0x2d4>)
 8005fa6:	fba3 2301 	umull	r2, r3, r3, r1
 8005faa:	095b      	lsrs	r3, r3, #5
 8005fac:	2264      	movs	r2, #100	; 0x64
 8005fae:	fb02 f303 	mul.w	r3, r2, r3
 8005fb2:	1acb      	subs	r3, r1, r3
 8005fb4:	00db      	lsls	r3, r3, #3
 8005fb6:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8005fba:	4b36      	ldr	r3, [pc, #216]	; (8006094 <UART_SetConfig+0x2d4>)
 8005fbc:	fba3 2302 	umull	r2, r3, r3, r2
 8005fc0:	095b      	lsrs	r3, r3, #5
 8005fc2:	005b      	lsls	r3, r3, #1
 8005fc4:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8005fc8:	441c      	add	r4, r3
 8005fca:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005fce:	2200      	movs	r2, #0
 8005fd0:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8005fd4:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8005fd8:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8005fdc:	4642      	mov	r2, r8
 8005fde:	464b      	mov	r3, r9
 8005fe0:	1891      	adds	r1, r2, r2
 8005fe2:	63b9      	str	r1, [r7, #56]	; 0x38
 8005fe4:	415b      	adcs	r3, r3
 8005fe6:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005fe8:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8005fec:	4641      	mov	r1, r8
 8005fee:	1851      	adds	r1, r2, r1
 8005ff0:	6339      	str	r1, [r7, #48]	; 0x30
 8005ff2:	4649      	mov	r1, r9
 8005ff4:	414b      	adcs	r3, r1
 8005ff6:	637b      	str	r3, [r7, #52]	; 0x34
 8005ff8:	f04f 0200 	mov.w	r2, #0
 8005ffc:	f04f 0300 	mov.w	r3, #0
 8006000:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8006004:	4659      	mov	r1, fp
 8006006:	00cb      	lsls	r3, r1, #3
 8006008:	4651      	mov	r1, sl
 800600a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800600e:	4651      	mov	r1, sl
 8006010:	00ca      	lsls	r2, r1, #3
 8006012:	4610      	mov	r0, r2
 8006014:	4619      	mov	r1, r3
 8006016:	4603      	mov	r3, r0
 8006018:	4642      	mov	r2, r8
 800601a:	189b      	adds	r3, r3, r2
 800601c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8006020:	464b      	mov	r3, r9
 8006022:	460a      	mov	r2, r1
 8006024:	eb42 0303 	adc.w	r3, r2, r3
 8006028:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800602c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006030:	685b      	ldr	r3, [r3, #4]
 8006032:	2200      	movs	r2, #0
 8006034:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8006038:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 800603c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8006040:	460b      	mov	r3, r1
 8006042:	18db      	adds	r3, r3, r3
 8006044:	62bb      	str	r3, [r7, #40]	; 0x28
 8006046:	4613      	mov	r3, r2
 8006048:	eb42 0303 	adc.w	r3, r2, r3
 800604c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800604e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8006052:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8006056:	f7fa fdd7 	bl	8000c08 <__aeabi_uldivmod>
 800605a:	4602      	mov	r2, r0
 800605c:	460b      	mov	r3, r1
 800605e:	4b0d      	ldr	r3, [pc, #52]	; (8006094 <UART_SetConfig+0x2d4>)
 8006060:	fba3 1302 	umull	r1, r3, r3, r2
 8006064:	095b      	lsrs	r3, r3, #5
 8006066:	2164      	movs	r1, #100	; 0x64
 8006068:	fb01 f303 	mul.w	r3, r1, r3
 800606c:	1ad3      	subs	r3, r2, r3
 800606e:	00db      	lsls	r3, r3, #3
 8006070:	3332      	adds	r3, #50	; 0x32
 8006072:	4a08      	ldr	r2, [pc, #32]	; (8006094 <UART_SetConfig+0x2d4>)
 8006074:	fba2 2303 	umull	r2, r3, r2, r3
 8006078:	095b      	lsrs	r3, r3, #5
 800607a:	f003 0207 	and.w	r2, r3, #7
 800607e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006082:	681b      	ldr	r3, [r3, #0]
 8006084:	4422      	add	r2, r4
 8006086:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8006088:	e106      	b.n	8006298 <UART_SetConfig+0x4d8>
 800608a:	bf00      	nop
 800608c:	40011000 	.word	0x40011000
 8006090:	40011400 	.word	0x40011400
 8006094:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8006098:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800609c:	2200      	movs	r2, #0
 800609e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 80060a2:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 80060a6:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 80060aa:	4642      	mov	r2, r8
 80060ac:	464b      	mov	r3, r9
 80060ae:	1891      	adds	r1, r2, r2
 80060b0:	6239      	str	r1, [r7, #32]
 80060b2:	415b      	adcs	r3, r3
 80060b4:	627b      	str	r3, [r7, #36]	; 0x24
 80060b6:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80060ba:	4641      	mov	r1, r8
 80060bc:	1854      	adds	r4, r2, r1
 80060be:	4649      	mov	r1, r9
 80060c0:	eb43 0501 	adc.w	r5, r3, r1
 80060c4:	f04f 0200 	mov.w	r2, #0
 80060c8:	f04f 0300 	mov.w	r3, #0
 80060cc:	00eb      	lsls	r3, r5, #3
 80060ce:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80060d2:	00e2      	lsls	r2, r4, #3
 80060d4:	4614      	mov	r4, r2
 80060d6:	461d      	mov	r5, r3
 80060d8:	4643      	mov	r3, r8
 80060da:	18e3      	adds	r3, r4, r3
 80060dc:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 80060e0:	464b      	mov	r3, r9
 80060e2:	eb45 0303 	adc.w	r3, r5, r3
 80060e6:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 80060ea:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80060ee:	685b      	ldr	r3, [r3, #4]
 80060f0:	2200      	movs	r2, #0
 80060f2:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 80060f6:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 80060fa:	f04f 0200 	mov.w	r2, #0
 80060fe:	f04f 0300 	mov.w	r3, #0
 8006102:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8006106:	4629      	mov	r1, r5
 8006108:	008b      	lsls	r3, r1, #2
 800610a:	4621      	mov	r1, r4
 800610c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006110:	4621      	mov	r1, r4
 8006112:	008a      	lsls	r2, r1, #2
 8006114:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8006118:	f7fa fd76 	bl	8000c08 <__aeabi_uldivmod>
 800611c:	4602      	mov	r2, r0
 800611e:	460b      	mov	r3, r1
 8006120:	4b60      	ldr	r3, [pc, #384]	; (80062a4 <UART_SetConfig+0x4e4>)
 8006122:	fba3 2302 	umull	r2, r3, r3, r2
 8006126:	095b      	lsrs	r3, r3, #5
 8006128:	011c      	lsls	r4, r3, #4
 800612a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800612e:	2200      	movs	r2, #0
 8006130:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8006134:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8006138:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 800613c:	4642      	mov	r2, r8
 800613e:	464b      	mov	r3, r9
 8006140:	1891      	adds	r1, r2, r2
 8006142:	61b9      	str	r1, [r7, #24]
 8006144:	415b      	adcs	r3, r3
 8006146:	61fb      	str	r3, [r7, #28]
 8006148:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800614c:	4641      	mov	r1, r8
 800614e:	1851      	adds	r1, r2, r1
 8006150:	6139      	str	r1, [r7, #16]
 8006152:	4649      	mov	r1, r9
 8006154:	414b      	adcs	r3, r1
 8006156:	617b      	str	r3, [r7, #20]
 8006158:	f04f 0200 	mov.w	r2, #0
 800615c:	f04f 0300 	mov.w	r3, #0
 8006160:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8006164:	4659      	mov	r1, fp
 8006166:	00cb      	lsls	r3, r1, #3
 8006168:	4651      	mov	r1, sl
 800616a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800616e:	4651      	mov	r1, sl
 8006170:	00ca      	lsls	r2, r1, #3
 8006172:	4610      	mov	r0, r2
 8006174:	4619      	mov	r1, r3
 8006176:	4603      	mov	r3, r0
 8006178:	4642      	mov	r2, r8
 800617a:	189b      	adds	r3, r3, r2
 800617c:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8006180:	464b      	mov	r3, r9
 8006182:	460a      	mov	r2, r1
 8006184:	eb42 0303 	adc.w	r3, r2, r3
 8006188:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800618c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006190:	685b      	ldr	r3, [r3, #4]
 8006192:	2200      	movs	r2, #0
 8006194:	67bb      	str	r3, [r7, #120]	; 0x78
 8006196:	67fa      	str	r2, [r7, #124]	; 0x7c
 8006198:	f04f 0200 	mov.w	r2, #0
 800619c:	f04f 0300 	mov.w	r3, #0
 80061a0:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 80061a4:	4649      	mov	r1, r9
 80061a6:	008b      	lsls	r3, r1, #2
 80061a8:	4641      	mov	r1, r8
 80061aa:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80061ae:	4641      	mov	r1, r8
 80061b0:	008a      	lsls	r2, r1, #2
 80061b2:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 80061b6:	f7fa fd27 	bl	8000c08 <__aeabi_uldivmod>
 80061ba:	4602      	mov	r2, r0
 80061bc:	460b      	mov	r3, r1
 80061be:	4611      	mov	r1, r2
 80061c0:	4b38      	ldr	r3, [pc, #224]	; (80062a4 <UART_SetConfig+0x4e4>)
 80061c2:	fba3 2301 	umull	r2, r3, r3, r1
 80061c6:	095b      	lsrs	r3, r3, #5
 80061c8:	2264      	movs	r2, #100	; 0x64
 80061ca:	fb02 f303 	mul.w	r3, r2, r3
 80061ce:	1acb      	subs	r3, r1, r3
 80061d0:	011b      	lsls	r3, r3, #4
 80061d2:	3332      	adds	r3, #50	; 0x32
 80061d4:	4a33      	ldr	r2, [pc, #204]	; (80062a4 <UART_SetConfig+0x4e4>)
 80061d6:	fba2 2303 	umull	r2, r3, r2, r3
 80061da:	095b      	lsrs	r3, r3, #5
 80061dc:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80061e0:	441c      	add	r4, r3
 80061e2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80061e6:	2200      	movs	r2, #0
 80061e8:	673b      	str	r3, [r7, #112]	; 0x70
 80061ea:	677a      	str	r2, [r7, #116]	; 0x74
 80061ec:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 80061f0:	4642      	mov	r2, r8
 80061f2:	464b      	mov	r3, r9
 80061f4:	1891      	adds	r1, r2, r2
 80061f6:	60b9      	str	r1, [r7, #8]
 80061f8:	415b      	adcs	r3, r3
 80061fa:	60fb      	str	r3, [r7, #12]
 80061fc:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8006200:	4641      	mov	r1, r8
 8006202:	1851      	adds	r1, r2, r1
 8006204:	6039      	str	r1, [r7, #0]
 8006206:	4649      	mov	r1, r9
 8006208:	414b      	adcs	r3, r1
 800620a:	607b      	str	r3, [r7, #4]
 800620c:	f04f 0200 	mov.w	r2, #0
 8006210:	f04f 0300 	mov.w	r3, #0
 8006214:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8006218:	4659      	mov	r1, fp
 800621a:	00cb      	lsls	r3, r1, #3
 800621c:	4651      	mov	r1, sl
 800621e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006222:	4651      	mov	r1, sl
 8006224:	00ca      	lsls	r2, r1, #3
 8006226:	4610      	mov	r0, r2
 8006228:	4619      	mov	r1, r3
 800622a:	4603      	mov	r3, r0
 800622c:	4642      	mov	r2, r8
 800622e:	189b      	adds	r3, r3, r2
 8006230:	66bb      	str	r3, [r7, #104]	; 0x68
 8006232:	464b      	mov	r3, r9
 8006234:	460a      	mov	r2, r1
 8006236:	eb42 0303 	adc.w	r3, r2, r3
 800623a:	66fb      	str	r3, [r7, #108]	; 0x6c
 800623c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006240:	685b      	ldr	r3, [r3, #4]
 8006242:	2200      	movs	r2, #0
 8006244:	663b      	str	r3, [r7, #96]	; 0x60
 8006246:	667a      	str	r2, [r7, #100]	; 0x64
 8006248:	f04f 0200 	mov.w	r2, #0
 800624c:	f04f 0300 	mov.w	r3, #0
 8006250:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8006254:	4649      	mov	r1, r9
 8006256:	008b      	lsls	r3, r1, #2
 8006258:	4641      	mov	r1, r8
 800625a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800625e:	4641      	mov	r1, r8
 8006260:	008a      	lsls	r2, r1, #2
 8006262:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8006266:	f7fa fccf 	bl	8000c08 <__aeabi_uldivmod>
 800626a:	4602      	mov	r2, r0
 800626c:	460b      	mov	r3, r1
 800626e:	4b0d      	ldr	r3, [pc, #52]	; (80062a4 <UART_SetConfig+0x4e4>)
 8006270:	fba3 1302 	umull	r1, r3, r3, r2
 8006274:	095b      	lsrs	r3, r3, #5
 8006276:	2164      	movs	r1, #100	; 0x64
 8006278:	fb01 f303 	mul.w	r3, r1, r3
 800627c:	1ad3      	subs	r3, r2, r3
 800627e:	011b      	lsls	r3, r3, #4
 8006280:	3332      	adds	r3, #50	; 0x32
 8006282:	4a08      	ldr	r2, [pc, #32]	; (80062a4 <UART_SetConfig+0x4e4>)
 8006284:	fba2 2303 	umull	r2, r3, r2, r3
 8006288:	095b      	lsrs	r3, r3, #5
 800628a:	f003 020f 	and.w	r2, r3, #15
 800628e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006292:	681b      	ldr	r3, [r3, #0]
 8006294:	4422      	add	r2, r4
 8006296:	609a      	str	r2, [r3, #8]
}
 8006298:	bf00      	nop
 800629a:	f507 7780 	add.w	r7, r7, #256	; 0x100
 800629e:	46bd      	mov	sp, r7
 80062a0:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80062a4:	51eb851f 	.word	0x51eb851f

080062a8 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80062a8:	b084      	sub	sp, #16
 80062aa:	b580      	push	{r7, lr}
 80062ac:	b084      	sub	sp, #16
 80062ae:	af00      	add	r7, sp, #0
 80062b0:	6078      	str	r0, [r7, #4]
 80062b2:	f107 001c 	add.w	r0, r7, #28
 80062b6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80062ba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80062bc:	2b01      	cmp	r3, #1
 80062be:	d122      	bne.n	8006306 <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80062c0:	687b      	ldr	r3, [r7, #4]
 80062c2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80062c4:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 80062cc:	687b      	ldr	r3, [r7, #4]
 80062ce:	68db      	ldr	r3, [r3, #12]
 80062d0:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 80062d4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80062d8:	687a      	ldr	r2, [r7, #4]
 80062da:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 80062dc:	687b      	ldr	r3, [r7, #4]
 80062de:	68db      	ldr	r3, [r3, #12]
 80062e0:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80062e4:	687b      	ldr	r3, [r7, #4]
 80062e6:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 80062e8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80062ea:	2b01      	cmp	r3, #1
 80062ec:	d105      	bne.n	80062fa <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 80062ee:	687b      	ldr	r3, [r7, #4]
 80062f0:	68db      	ldr	r3, [r3, #12]
 80062f2:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 80062f6:	687b      	ldr	r3, [r7, #4]
 80062f8:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80062fa:	6878      	ldr	r0, [r7, #4]
 80062fc:	f000 faa2 	bl	8006844 <USB_CoreReset>
 8006300:	4603      	mov	r3, r0
 8006302:	73fb      	strb	r3, [r7, #15]
 8006304:	e01a      	b.n	800633c <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8006306:	687b      	ldr	r3, [r7, #4]
 8006308:	68db      	ldr	r3, [r3, #12]
 800630a:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800630e:	687b      	ldr	r3, [r7, #4]
 8006310:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8006312:	6878      	ldr	r0, [r7, #4]
 8006314:	f000 fa96 	bl	8006844 <USB_CoreReset>
 8006318:	4603      	mov	r3, r0
 800631a:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 800631c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800631e:	2b00      	cmp	r3, #0
 8006320:	d106      	bne.n	8006330 <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8006322:	687b      	ldr	r3, [r7, #4]
 8006324:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006326:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800632a:	687b      	ldr	r3, [r7, #4]
 800632c:	639a      	str	r2, [r3, #56]	; 0x38
 800632e:	e005      	b.n	800633c <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006334:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8006338:	687b      	ldr	r3, [r7, #4]
 800633a:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 800633c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800633e:	2b01      	cmp	r3, #1
 8006340:	d10b      	bne.n	800635a <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8006342:	687b      	ldr	r3, [r7, #4]
 8006344:	689b      	ldr	r3, [r3, #8]
 8006346:	f043 0206 	orr.w	r2, r3, #6
 800634a:	687b      	ldr	r3, [r7, #4]
 800634c:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800634e:	687b      	ldr	r3, [r7, #4]
 8006350:	689b      	ldr	r3, [r3, #8]
 8006352:	f043 0220 	orr.w	r2, r3, #32
 8006356:	687b      	ldr	r3, [r7, #4]
 8006358:	609a      	str	r2, [r3, #8]
  }

  return ret;
 800635a:	7bfb      	ldrb	r3, [r7, #15]
}
 800635c:	4618      	mov	r0, r3
 800635e:	3710      	adds	r7, #16
 8006360:	46bd      	mov	sp, r7
 8006362:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8006366:	b004      	add	sp, #16
 8006368:	4770      	bx	lr

0800636a <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800636a:	b480      	push	{r7}
 800636c:	b083      	sub	sp, #12
 800636e:	af00      	add	r7, sp, #0
 8006370:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8006372:	687b      	ldr	r3, [r7, #4]
 8006374:	689b      	ldr	r3, [r3, #8]
 8006376:	f023 0201 	bic.w	r2, r3, #1
 800637a:	687b      	ldr	r3, [r7, #4]
 800637c:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800637e:	2300      	movs	r3, #0
}
 8006380:	4618      	mov	r0, r3
 8006382:	370c      	adds	r7, #12
 8006384:	46bd      	mov	sp, r7
 8006386:	f85d 7b04 	ldr.w	r7, [sp], #4
 800638a:	4770      	bx	lr

0800638c <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 800638c:	b580      	push	{r7, lr}
 800638e:	b084      	sub	sp, #16
 8006390:	af00      	add	r7, sp, #0
 8006392:	6078      	str	r0, [r7, #4]
 8006394:	460b      	mov	r3, r1
 8006396:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8006398:	2300      	movs	r3, #0
 800639a:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	68db      	ldr	r3, [r3, #12]
 80063a0:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 80063a8:	78fb      	ldrb	r3, [r7, #3]
 80063aa:	2b01      	cmp	r3, #1
 80063ac:	d115      	bne.n	80063da <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 80063ae:	687b      	ldr	r3, [r7, #4]
 80063b0:	68db      	ldr	r3, [r3, #12]
 80063b2:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 80063b6:	687b      	ldr	r3, [r7, #4]
 80063b8:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 80063ba:	2001      	movs	r0, #1
 80063bc:	f7fb fece 	bl	800215c <HAL_Delay>
      ms++;
 80063c0:	68fb      	ldr	r3, [r7, #12]
 80063c2:	3301      	adds	r3, #1
 80063c4:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 80063c6:	6878      	ldr	r0, [r7, #4]
 80063c8:	f000 fa2e 	bl	8006828 <USB_GetMode>
 80063cc:	4603      	mov	r3, r0
 80063ce:	2b01      	cmp	r3, #1
 80063d0:	d01e      	beq.n	8006410 <USB_SetCurrentMode+0x84>
 80063d2:	68fb      	ldr	r3, [r7, #12]
 80063d4:	2b31      	cmp	r3, #49	; 0x31
 80063d6:	d9f0      	bls.n	80063ba <USB_SetCurrentMode+0x2e>
 80063d8:	e01a      	b.n	8006410 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 80063da:	78fb      	ldrb	r3, [r7, #3]
 80063dc:	2b00      	cmp	r3, #0
 80063de:	d115      	bne.n	800640c <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 80063e0:	687b      	ldr	r3, [r7, #4]
 80063e2:	68db      	ldr	r3, [r3, #12]
 80063e4:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 80063e8:	687b      	ldr	r3, [r7, #4]
 80063ea:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 80063ec:	2001      	movs	r0, #1
 80063ee:	f7fb feb5 	bl	800215c <HAL_Delay>
      ms++;
 80063f2:	68fb      	ldr	r3, [r7, #12]
 80063f4:	3301      	adds	r3, #1
 80063f6:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 80063f8:	6878      	ldr	r0, [r7, #4]
 80063fa:	f000 fa15 	bl	8006828 <USB_GetMode>
 80063fe:	4603      	mov	r3, r0
 8006400:	2b00      	cmp	r3, #0
 8006402:	d005      	beq.n	8006410 <USB_SetCurrentMode+0x84>
 8006404:	68fb      	ldr	r3, [r7, #12]
 8006406:	2b31      	cmp	r3, #49	; 0x31
 8006408:	d9f0      	bls.n	80063ec <USB_SetCurrentMode+0x60>
 800640a:	e001      	b.n	8006410 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 800640c:	2301      	movs	r3, #1
 800640e:	e005      	b.n	800641c <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 8006410:	68fb      	ldr	r3, [r7, #12]
 8006412:	2b32      	cmp	r3, #50	; 0x32
 8006414:	d101      	bne.n	800641a <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8006416:	2301      	movs	r3, #1
 8006418:	e000      	b.n	800641c <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 800641a:	2300      	movs	r3, #0
}
 800641c:	4618      	mov	r0, r3
 800641e:	3710      	adds	r7, #16
 8006420:	46bd      	mov	sp, r7
 8006422:	bd80      	pop	{r7, pc}

08006424 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8006424:	b084      	sub	sp, #16
 8006426:	b580      	push	{r7, lr}
 8006428:	b086      	sub	sp, #24
 800642a:	af00      	add	r7, sp, #0
 800642c:	6078      	str	r0, [r7, #4]
 800642e:	f107 0024 	add.w	r0, r7, #36	; 0x24
 8006432:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8006436:	2300      	movs	r3, #0
 8006438:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800643a:	687b      	ldr	r3, [r7, #4]
 800643c:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 800643e:	2300      	movs	r3, #0
 8006440:	613b      	str	r3, [r7, #16]
 8006442:	e009      	b.n	8006458 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8006444:	687a      	ldr	r2, [r7, #4]
 8006446:	693b      	ldr	r3, [r7, #16]
 8006448:	3340      	adds	r3, #64	; 0x40
 800644a:	009b      	lsls	r3, r3, #2
 800644c:	4413      	add	r3, r2
 800644e:	2200      	movs	r2, #0
 8006450:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8006452:	693b      	ldr	r3, [r7, #16]
 8006454:	3301      	adds	r3, #1
 8006456:	613b      	str	r3, [r7, #16]
 8006458:	693b      	ldr	r3, [r7, #16]
 800645a:	2b0e      	cmp	r3, #14
 800645c:	d9f2      	bls.n	8006444 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 800645e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006460:	2b00      	cmp	r3, #0
 8006462:	d11c      	bne.n	800649e <USB_DevInit+0x7a>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8006464:	68fb      	ldr	r3, [r7, #12]
 8006466:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800646a:	685b      	ldr	r3, [r3, #4]
 800646c:	68fa      	ldr	r2, [r7, #12]
 800646e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8006472:	f043 0302 	orr.w	r3, r3, #2
 8006476:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800647c:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8006480:	687b      	ldr	r3, [r7, #4]
 8006482:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8006484:	687b      	ldr	r3, [r7, #4]
 8006486:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006488:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 800648c:	687b      	ldr	r3, [r7, #4]
 800648e:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006494:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	639a      	str	r2, [r3, #56]	; 0x38
 800649c:	e00b      	b.n	80064b6 <USB_DevInit+0x92>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 800649e:	687b      	ldr	r3, [r7, #4]
 80064a0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80064a2:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 80064a6:	687b      	ldr	r3, [r7, #4]
 80064a8:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 80064aa:	687b      	ldr	r3, [r7, #4]
 80064ac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80064ae:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 80064b2:	687b      	ldr	r3, [r7, #4]
 80064b4:	639a      	str	r2, [r3, #56]	; 0x38
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 80064b6:	68fb      	ldr	r3, [r7, #12]
 80064b8:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 80064bc:	461a      	mov	r2, r3
 80064be:	2300      	movs	r3, #0
 80064c0:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 80064c2:	68fb      	ldr	r3, [r7, #12]
 80064c4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80064c8:	4619      	mov	r1, r3
 80064ca:	68fb      	ldr	r3, [r7, #12]
 80064cc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80064d0:	461a      	mov	r2, r3
 80064d2:	680b      	ldr	r3, [r1, #0]
 80064d4:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80064d6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80064d8:	2b01      	cmp	r3, #1
 80064da:	d10c      	bne.n	80064f6 <USB_DevInit+0xd2>
  {
    if (cfg.speed == USBD_HS_SPEED)
 80064dc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80064de:	2b00      	cmp	r3, #0
 80064e0:	d104      	bne.n	80064ec <USB_DevInit+0xc8>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 80064e2:	2100      	movs	r1, #0
 80064e4:	6878      	ldr	r0, [r7, #4]
 80064e6:	f000 f965 	bl	80067b4 <USB_SetDevSpeed>
 80064ea:	e008      	b.n	80064fe <USB_DevInit+0xda>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 80064ec:	2101      	movs	r1, #1
 80064ee:	6878      	ldr	r0, [r7, #4]
 80064f0:	f000 f960 	bl	80067b4 <USB_SetDevSpeed>
 80064f4:	e003      	b.n	80064fe <USB_DevInit+0xda>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 80064f6:	2103      	movs	r1, #3
 80064f8:	6878      	ldr	r0, [r7, #4]
 80064fa:	f000 f95b 	bl	80067b4 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 80064fe:	2110      	movs	r1, #16
 8006500:	6878      	ldr	r0, [r7, #4]
 8006502:	f000 f8f3 	bl	80066ec <USB_FlushTxFifo>
 8006506:	4603      	mov	r3, r0
 8006508:	2b00      	cmp	r3, #0
 800650a:	d001      	beq.n	8006510 <USB_DevInit+0xec>
  {
    ret = HAL_ERROR;
 800650c:	2301      	movs	r3, #1
 800650e:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8006510:	6878      	ldr	r0, [r7, #4]
 8006512:	f000 f91f 	bl	8006754 <USB_FlushRxFifo>
 8006516:	4603      	mov	r3, r0
 8006518:	2b00      	cmp	r3, #0
 800651a:	d001      	beq.n	8006520 <USB_DevInit+0xfc>
  {
    ret = HAL_ERROR;
 800651c:	2301      	movs	r3, #1
 800651e:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8006520:	68fb      	ldr	r3, [r7, #12]
 8006522:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006526:	461a      	mov	r2, r3
 8006528:	2300      	movs	r3, #0
 800652a:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 800652c:	68fb      	ldr	r3, [r7, #12]
 800652e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006532:	461a      	mov	r2, r3
 8006534:	2300      	movs	r3, #0
 8006536:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8006538:	68fb      	ldr	r3, [r7, #12]
 800653a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800653e:	461a      	mov	r2, r3
 8006540:	2300      	movs	r3, #0
 8006542:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8006544:	2300      	movs	r3, #0
 8006546:	613b      	str	r3, [r7, #16]
 8006548:	e043      	b.n	80065d2 <USB_DevInit+0x1ae>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800654a:	693b      	ldr	r3, [r7, #16]
 800654c:	015a      	lsls	r2, r3, #5
 800654e:	68fb      	ldr	r3, [r7, #12]
 8006550:	4413      	add	r3, r2
 8006552:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006556:	681b      	ldr	r3, [r3, #0]
 8006558:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800655c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8006560:	d118      	bne.n	8006594 <USB_DevInit+0x170>
    {
      if (i == 0U)
 8006562:	693b      	ldr	r3, [r7, #16]
 8006564:	2b00      	cmp	r3, #0
 8006566:	d10a      	bne.n	800657e <USB_DevInit+0x15a>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8006568:	693b      	ldr	r3, [r7, #16]
 800656a:	015a      	lsls	r2, r3, #5
 800656c:	68fb      	ldr	r3, [r7, #12]
 800656e:	4413      	add	r3, r2
 8006570:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006574:	461a      	mov	r2, r3
 8006576:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800657a:	6013      	str	r3, [r2, #0]
 800657c:	e013      	b.n	80065a6 <USB_DevInit+0x182>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800657e:	693b      	ldr	r3, [r7, #16]
 8006580:	015a      	lsls	r2, r3, #5
 8006582:	68fb      	ldr	r3, [r7, #12]
 8006584:	4413      	add	r3, r2
 8006586:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800658a:	461a      	mov	r2, r3
 800658c:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8006590:	6013      	str	r3, [r2, #0]
 8006592:	e008      	b.n	80065a6 <USB_DevInit+0x182>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8006594:	693b      	ldr	r3, [r7, #16]
 8006596:	015a      	lsls	r2, r3, #5
 8006598:	68fb      	ldr	r3, [r7, #12]
 800659a:	4413      	add	r3, r2
 800659c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80065a0:	461a      	mov	r2, r3
 80065a2:	2300      	movs	r3, #0
 80065a4:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 80065a6:	693b      	ldr	r3, [r7, #16]
 80065a8:	015a      	lsls	r2, r3, #5
 80065aa:	68fb      	ldr	r3, [r7, #12]
 80065ac:	4413      	add	r3, r2
 80065ae:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80065b2:	461a      	mov	r2, r3
 80065b4:	2300      	movs	r3, #0
 80065b6:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 80065b8:	693b      	ldr	r3, [r7, #16]
 80065ba:	015a      	lsls	r2, r3, #5
 80065bc:	68fb      	ldr	r3, [r7, #12]
 80065be:	4413      	add	r3, r2
 80065c0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80065c4:	461a      	mov	r2, r3
 80065c6:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 80065ca:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80065cc:	693b      	ldr	r3, [r7, #16]
 80065ce:	3301      	adds	r3, #1
 80065d0:	613b      	str	r3, [r7, #16]
 80065d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80065d4:	693a      	ldr	r2, [r7, #16]
 80065d6:	429a      	cmp	r2, r3
 80065d8:	d3b7      	bcc.n	800654a <USB_DevInit+0x126>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80065da:	2300      	movs	r3, #0
 80065dc:	613b      	str	r3, [r7, #16]
 80065de:	e043      	b.n	8006668 <USB_DevInit+0x244>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80065e0:	693b      	ldr	r3, [r7, #16]
 80065e2:	015a      	lsls	r2, r3, #5
 80065e4:	68fb      	ldr	r3, [r7, #12]
 80065e6:	4413      	add	r3, r2
 80065e8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80065ec:	681b      	ldr	r3, [r3, #0]
 80065ee:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80065f2:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80065f6:	d118      	bne.n	800662a <USB_DevInit+0x206>
    {
      if (i == 0U)
 80065f8:	693b      	ldr	r3, [r7, #16]
 80065fa:	2b00      	cmp	r3, #0
 80065fc:	d10a      	bne.n	8006614 <USB_DevInit+0x1f0>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 80065fe:	693b      	ldr	r3, [r7, #16]
 8006600:	015a      	lsls	r2, r3, #5
 8006602:	68fb      	ldr	r3, [r7, #12]
 8006604:	4413      	add	r3, r2
 8006606:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800660a:	461a      	mov	r2, r3
 800660c:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8006610:	6013      	str	r3, [r2, #0]
 8006612:	e013      	b.n	800663c <USB_DevInit+0x218>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8006614:	693b      	ldr	r3, [r7, #16]
 8006616:	015a      	lsls	r2, r3, #5
 8006618:	68fb      	ldr	r3, [r7, #12]
 800661a:	4413      	add	r3, r2
 800661c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006620:	461a      	mov	r2, r3
 8006622:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8006626:	6013      	str	r3, [r2, #0]
 8006628:	e008      	b.n	800663c <USB_DevInit+0x218>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800662a:	693b      	ldr	r3, [r7, #16]
 800662c:	015a      	lsls	r2, r3, #5
 800662e:	68fb      	ldr	r3, [r7, #12]
 8006630:	4413      	add	r3, r2
 8006632:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006636:	461a      	mov	r2, r3
 8006638:	2300      	movs	r3, #0
 800663a:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 800663c:	693b      	ldr	r3, [r7, #16]
 800663e:	015a      	lsls	r2, r3, #5
 8006640:	68fb      	ldr	r3, [r7, #12]
 8006642:	4413      	add	r3, r2
 8006644:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006648:	461a      	mov	r2, r3
 800664a:	2300      	movs	r3, #0
 800664c:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 800664e:	693b      	ldr	r3, [r7, #16]
 8006650:	015a      	lsls	r2, r3, #5
 8006652:	68fb      	ldr	r3, [r7, #12]
 8006654:	4413      	add	r3, r2
 8006656:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800665a:	461a      	mov	r2, r3
 800665c:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8006660:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8006662:	693b      	ldr	r3, [r7, #16]
 8006664:	3301      	adds	r3, #1
 8006666:	613b      	str	r3, [r7, #16]
 8006668:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800666a:	693a      	ldr	r2, [r7, #16]
 800666c:	429a      	cmp	r2, r3
 800666e:	d3b7      	bcc.n	80065e0 <USB_DevInit+0x1bc>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8006670:	68fb      	ldr	r3, [r7, #12]
 8006672:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006676:	691b      	ldr	r3, [r3, #16]
 8006678:	68fa      	ldr	r2, [r7, #12]
 800667a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800667e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006682:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	2200      	movs	r2, #0
 8006688:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 800668a:	687b      	ldr	r3, [r7, #4]
 800668c:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 8006690:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8006692:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006694:	2b00      	cmp	r3, #0
 8006696:	d105      	bne.n	80066a4 <USB_DevInit+0x280>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	699b      	ldr	r3, [r3, #24]
 800669c:	f043 0210 	orr.w	r2, r3, #16
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 80066a4:	687b      	ldr	r3, [r7, #4]
 80066a6:	699a      	ldr	r2, [r3, #24]
 80066a8:	4b0f      	ldr	r3, [pc, #60]	; (80066e8 <USB_DevInit+0x2c4>)
 80066aa:	4313      	orrs	r3, r2
 80066ac:	687a      	ldr	r2, [r7, #4]
 80066ae:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 80066b0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80066b2:	2b00      	cmp	r3, #0
 80066b4:	d005      	beq.n	80066c2 <USB_DevInit+0x29e>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 80066b6:	687b      	ldr	r3, [r7, #4]
 80066b8:	699b      	ldr	r3, [r3, #24]
 80066ba:	f043 0208 	orr.w	r2, r3, #8
 80066be:	687b      	ldr	r3, [r7, #4]
 80066c0:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 80066c2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80066c4:	2b01      	cmp	r3, #1
 80066c6:	d107      	bne.n	80066d8 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	699b      	ldr	r3, [r3, #24]
 80066cc:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80066d0:	f043 0304 	orr.w	r3, r3, #4
 80066d4:	687a      	ldr	r2, [r7, #4]
 80066d6:	6193      	str	r3, [r2, #24]
  }

  return ret;
 80066d8:	7dfb      	ldrb	r3, [r7, #23]
}
 80066da:	4618      	mov	r0, r3
 80066dc:	3718      	adds	r7, #24
 80066de:	46bd      	mov	sp, r7
 80066e0:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80066e4:	b004      	add	sp, #16
 80066e6:	4770      	bx	lr
 80066e8:	803c3800 	.word	0x803c3800

080066ec <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 80066ec:	b480      	push	{r7}
 80066ee:	b085      	sub	sp, #20
 80066f0:	af00      	add	r7, sp, #0
 80066f2:	6078      	str	r0, [r7, #4]
 80066f4:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 80066f6:	2300      	movs	r3, #0
 80066f8:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80066fa:	68fb      	ldr	r3, [r7, #12]
 80066fc:	3301      	adds	r3, #1
 80066fe:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8006700:	68fb      	ldr	r3, [r7, #12]
 8006702:	4a13      	ldr	r2, [pc, #76]	; (8006750 <USB_FlushTxFifo+0x64>)
 8006704:	4293      	cmp	r3, r2
 8006706:	d901      	bls.n	800670c <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8006708:	2303      	movs	r3, #3
 800670a:	e01b      	b.n	8006744 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800670c:	687b      	ldr	r3, [r7, #4]
 800670e:	691b      	ldr	r3, [r3, #16]
 8006710:	2b00      	cmp	r3, #0
 8006712:	daf2      	bge.n	80066fa <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8006714:	2300      	movs	r3, #0
 8006716:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8006718:	683b      	ldr	r3, [r7, #0]
 800671a:	019b      	lsls	r3, r3, #6
 800671c:	f043 0220 	orr.w	r2, r3, #32
 8006720:	687b      	ldr	r3, [r7, #4]
 8006722:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8006724:	68fb      	ldr	r3, [r7, #12]
 8006726:	3301      	adds	r3, #1
 8006728:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800672a:	68fb      	ldr	r3, [r7, #12]
 800672c:	4a08      	ldr	r2, [pc, #32]	; (8006750 <USB_FlushTxFifo+0x64>)
 800672e:	4293      	cmp	r3, r2
 8006730:	d901      	bls.n	8006736 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8006732:	2303      	movs	r3, #3
 8006734:	e006      	b.n	8006744 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8006736:	687b      	ldr	r3, [r7, #4]
 8006738:	691b      	ldr	r3, [r3, #16]
 800673a:	f003 0320 	and.w	r3, r3, #32
 800673e:	2b20      	cmp	r3, #32
 8006740:	d0f0      	beq.n	8006724 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8006742:	2300      	movs	r3, #0
}
 8006744:	4618      	mov	r0, r3
 8006746:	3714      	adds	r7, #20
 8006748:	46bd      	mov	sp, r7
 800674a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800674e:	4770      	bx	lr
 8006750:	00030d40 	.word	0x00030d40

08006754 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8006754:	b480      	push	{r7}
 8006756:	b085      	sub	sp, #20
 8006758:	af00      	add	r7, sp, #0
 800675a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800675c:	2300      	movs	r3, #0
 800675e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8006760:	68fb      	ldr	r3, [r7, #12]
 8006762:	3301      	adds	r3, #1
 8006764:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8006766:	68fb      	ldr	r3, [r7, #12]
 8006768:	4a11      	ldr	r2, [pc, #68]	; (80067b0 <USB_FlushRxFifo+0x5c>)
 800676a:	4293      	cmp	r3, r2
 800676c:	d901      	bls.n	8006772 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 800676e:	2303      	movs	r3, #3
 8006770:	e018      	b.n	80067a4 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8006772:	687b      	ldr	r3, [r7, #4]
 8006774:	691b      	ldr	r3, [r3, #16]
 8006776:	2b00      	cmp	r3, #0
 8006778:	daf2      	bge.n	8006760 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 800677a:	2300      	movs	r3, #0
 800677c:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800677e:	687b      	ldr	r3, [r7, #4]
 8006780:	2210      	movs	r2, #16
 8006782:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8006784:	68fb      	ldr	r3, [r7, #12]
 8006786:	3301      	adds	r3, #1
 8006788:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800678a:	68fb      	ldr	r3, [r7, #12]
 800678c:	4a08      	ldr	r2, [pc, #32]	; (80067b0 <USB_FlushRxFifo+0x5c>)
 800678e:	4293      	cmp	r3, r2
 8006790:	d901      	bls.n	8006796 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8006792:	2303      	movs	r3, #3
 8006794:	e006      	b.n	80067a4 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8006796:	687b      	ldr	r3, [r7, #4]
 8006798:	691b      	ldr	r3, [r3, #16]
 800679a:	f003 0310 	and.w	r3, r3, #16
 800679e:	2b10      	cmp	r3, #16
 80067a0:	d0f0      	beq.n	8006784 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 80067a2:	2300      	movs	r3, #0
}
 80067a4:	4618      	mov	r0, r3
 80067a6:	3714      	adds	r7, #20
 80067a8:	46bd      	mov	sp, r7
 80067aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067ae:	4770      	bx	lr
 80067b0:	00030d40 	.word	0x00030d40

080067b4 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 80067b4:	b480      	push	{r7}
 80067b6:	b085      	sub	sp, #20
 80067b8:	af00      	add	r7, sp, #0
 80067ba:	6078      	str	r0, [r7, #4]
 80067bc:	460b      	mov	r3, r1
 80067be:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80067c0:	687b      	ldr	r3, [r7, #4]
 80067c2:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 80067c4:	68fb      	ldr	r3, [r7, #12]
 80067c6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80067ca:	681a      	ldr	r2, [r3, #0]
 80067cc:	78fb      	ldrb	r3, [r7, #3]
 80067ce:	68f9      	ldr	r1, [r7, #12]
 80067d0:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80067d4:	4313      	orrs	r3, r2
 80067d6:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 80067d8:	2300      	movs	r3, #0
}
 80067da:	4618      	mov	r0, r3
 80067dc:	3714      	adds	r7, #20
 80067de:	46bd      	mov	sp, r7
 80067e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067e4:	4770      	bx	lr

080067e6 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 80067e6:	b480      	push	{r7}
 80067e8:	b085      	sub	sp, #20
 80067ea:	af00      	add	r7, sp, #0
 80067ec:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80067ee:	687b      	ldr	r3, [r7, #4]
 80067f0:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 80067f2:	68fb      	ldr	r3, [r7, #12]
 80067f4:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 80067f8:	681b      	ldr	r3, [r3, #0]
 80067fa:	68fa      	ldr	r2, [r7, #12]
 80067fc:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8006800:	f023 0303 	bic.w	r3, r3, #3
 8006804:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8006806:	68fb      	ldr	r3, [r7, #12]
 8006808:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800680c:	685b      	ldr	r3, [r3, #4]
 800680e:	68fa      	ldr	r2, [r7, #12]
 8006810:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8006814:	f043 0302 	orr.w	r3, r3, #2
 8006818:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800681a:	2300      	movs	r3, #0
}
 800681c:	4618      	mov	r0, r3
 800681e:	3714      	adds	r7, #20
 8006820:	46bd      	mov	sp, r7
 8006822:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006826:	4770      	bx	lr

08006828 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 8006828:	b480      	push	{r7}
 800682a:	b083      	sub	sp, #12
 800682c:	af00      	add	r7, sp, #0
 800682e:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8006830:	687b      	ldr	r3, [r7, #4]
 8006832:	695b      	ldr	r3, [r3, #20]
 8006834:	f003 0301 	and.w	r3, r3, #1
}
 8006838:	4618      	mov	r0, r3
 800683a:	370c      	adds	r7, #12
 800683c:	46bd      	mov	sp, r7
 800683e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006842:	4770      	bx	lr

08006844 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8006844:	b480      	push	{r7}
 8006846:	b085      	sub	sp, #20
 8006848:	af00      	add	r7, sp, #0
 800684a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800684c:	2300      	movs	r3, #0
 800684e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8006850:	68fb      	ldr	r3, [r7, #12]
 8006852:	3301      	adds	r3, #1
 8006854:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8006856:	68fb      	ldr	r3, [r7, #12]
 8006858:	4a13      	ldr	r2, [pc, #76]	; (80068a8 <USB_CoreReset+0x64>)
 800685a:	4293      	cmp	r3, r2
 800685c:	d901      	bls.n	8006862 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800685e:	2303      	movs	r3, #3
 8006860:	e01b      	b.n	800689a <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8006862:	687b      	ldr	r3, [r7, #4]
 8006864:	691b      	ldr	r3, [r3, #16]
 8006866:	2b00      	cmp	r3, #0
 8006868:	daf2      	bge.n	8006850 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 800686a:	2300      	movs	r3, #0
 800686c:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800686e:	687b      	ldr	r3, [r7, #4]
 8006870:	691b      	ldr	r3, [r3, #16]
 8006872:	f043 0201 	orr.w	r2, r3, #1
 8006876:	687b      	ldr	r3, [r7, #4]
 8006878:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800687a:	68fb      	ldr	r3, [r7, #12]
 800687c:	3301      	adds	r3, #1
 800687e:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8006880:	68fb      	ldr	r3, [r7, #12]
 8006882:	4a09      	ldr	r2, [pc, #36]	; (80068a8 <USB_CoreReset+0x64>)
 8006884:	4293      	cmp	r3, r2
 8006886:	d901      	bls.n	800688c <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8006888:	2303      	movs	r3, #3
 800688a:	e006      	b.n	800689a <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800688c:	687b      	ldr	r3, [r7, #4]
 800688e:	691b      	ldr	r3, [r3, #16]
 8006890:	f003 0301 	and.w	r3, r3, #1
 8006894:	2b01      	cmp	r3, #1
 8006896:	d0f0      	beq.n	800687a <USB_CoreReset+0x36>

  return HAL_OK;
 8006898:	2300      	movs	r3, #0
}
 800689a:	4618      	mov	r0, r3
 800689c:	3714      	adds	r7, #20
 800689e:	46bd      	mov	sp, r7
 80068a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068a4:	4770      	bx	lr
 80068a6:	bf00      	nop
 80068a8:	00030d40 	.word	0x00030d40

080068ac <__cvt>:
 80068ac:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80068b0:	ec55 4b10 	vmov	r4, r5, d0
 80068b4:	2d00      	cmp	r5, #0
 80068b6:	460e      	mov	r6, r1
 80068b8:	4619      	mov	r1, r3
 80068ba:	462b      	mov	r3, r5
 80068bc:	bfbb      	ittet	lt
 80068be:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 80068c2:	461d      	movlt	r5, r3
 80068c4:	2300      	movge	r3, #0
 80068c6:	232d      	movlt	r3, #45	; 0x2d
 80068c8:	700b      	strb	r3, [r1, #0]
 80068ca:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80068cc:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 80068d0:	4691      	mov	r9, r2
 80068d2:	f023 0820 	bic.w	r8, r3, #32
 80068d6:	bfbc      	itt	lt
 80068d8:	4622      	movlt	r2, r4
 80068da:	4614      	movlt	r4, r2
 80068dc:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80068e0:	d005      	beq.n	80068ee <__cvt+0x42>
 80068e2:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 80068e6:	d100      	bne.n	80068ea <__cvt+0x3e>
 80068e8:	3601      	adds	r6, #1
 80068ea:	2102      	movs	r1, #2
 80068ec:	e000      	b.n	80068f0 <__cvt+0x44>
 80068ee:	2103      	movs	r1, #3
 80068f0:	ab03      	add	r3, sp, #12
 80068f2:	9301      	str	r3, [sp, #4]
 80068f4:	ab02      	add	r3, sp, #8
 80068f6:	9300      	str	r3, [sp, #0]
 80068f8:	ec45 4b10 	vmov	d0, r4, r5
 80068fc:	4653      	mov	r3, sl
 80068fe:	4632      	mov	r2, r6
 8006900:	f000 feae 	bl	8007660 <_dtoa_r>
 8006904:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8006908:	4607      	mov	r7, r0
 800690a:	d102      	bne.n	8006912 <__cvt+0x66>
 800690c:	f019 0f01 	tst.w	r9, #1
 8006910:	d022      	beq.n	8006958 <__cvt+0xac>
 8006912:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8006916:	eb07 0906 	add.w	r9, r7, r6
 800691a:	d110      	bne.n	800693e <__cvt+0x92>
 800691c:	783b      	ldrb	r3, [r7, #0]
 800691e:	2b30      	cmp	r3, #48	; 0x30
 8006920:	d10a      	bne.n	8006938 <__cvt+0x8c>
 8006922:	2200      	movs	r2, #0
 8006924:	2300      	movs	r3, #0
 8006926:	4620      	mov	r0, r4
 8006928:	4629      	mov	r1, r5
 800692a:	f7fa f8dd 	bl	8000ae8 <__aeabi_dcmpeq>
 800692e:	b918      	cbnz	r0, 8006938 <__cvt+0x8c>
 8006930:	f1c6 0601 	rsb	r6, r6, #1
 8006934:	f8ca 6000 	str.w	r6, [sl]
 8006938:	f8da 3000 	ldr.w	r3, [sl]
 800693c:	4499      	add	r9, r3
 800693e:	2200      	movs	r2, #0
 8006940:	2300      	movs	r3, #0
 8006942:	4620      	mov	r0, r4
 8006944:	4629      	mov	r1, r5
 8006946:	f7fa f8cf 	bl	8000ae8 <__aeabi_dcmpeq>
 800694a:	b108      	cbz	r0, 8006950 <__cvt+0xa4>
 800694c:	f8cd 900c 	str.w	r9, [sp, #12]
 8006950:	2230      	movs	r2, #48	; 0x30
 8006952:	9b03      	ldr	r3, [sp, #12]
 8006954:	454b      	cmp	r3, r9
 8006956:	d307      	bcc.n	8006968 <__cvt+0xbc>
 8006958:	9b03      	ldr	r3, [sp, #12]
 800695a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800695c:	1bdb      	subs	r3, r3, r7
 800695e:	4638      	mov	r0, r7
 8006960:	6013      	str	r3, [r2, #0]
 8006962:	b004      	add	sp, #16
 8006964:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006968:	1c59      	adds	r1, r3, #1
 800696a:	9103      	str	r1, [sp, #12]
 800696c:	701a      	strb	r2, [r3, #0]
 800696e:	e7f0      	b.n	8006952 <__cvt+0xa6>

08006970 <__exponent>:
 8006970:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006972:	4603      	mov	r3, r0
 8006974:	2900      	cmp	r1, #0
 8006976:	bfb8      	it	lt
 8006978:	4249      	neglt	r1, r1
 800697a:	f803 2b02 	strb.w	r2, [r3], #2
 800697e:	bfb4      	ite	lt
 8006980:	222d      	movlt	r2, #45	; 0x2d
 8006982:	222b      	movge	r2, #43	; 0x2b
 8006984:	2909      	cmp	r1, #9
 8006986:	7042      	strb	r2, [r0, #1]
 8006988:	dd2a      	ble.n	80069e0 <__exponent+0x70>
 800698a:	f10d 0207 	add.w	r2, sp, #7
 800698e:	4617      	mov	r7, r2
 8006990:	260a      	movs	r6, #10
 8006992:	4694      	mov	ip, r2
 8006994:	fb91 f5f6 	sdiv	r5, r1, r6
 8006998:	fb06 1415 	mls	r4, r6, r5, r1
 800699c:	3430      	adds	r4, #48	; 0x30
 800699e:	f80c 4c01 	strb.w	r4, [ip, #-1]
 80069a2:	460c      	mov	r4, r1
 80069a4:	2c63      	cmp	r4, #99	; 0x63
 80069a6:	f102 32ff 	add.w	r2, r2, #4294967295
 80069aa:	4629      	mov	r1, r5
 80069ac:	dcf1      	bgt.n	8006992 <__exponent+0x22>
 80069ae:	3130      	adds	r1, #48	; 0x30
 80069b0:	f1ac 0402 	sub.w	r4, ip, #2
 80069b4:	f802 1c01 	strb.w	r1, [r2, #-1]
 80069b8:	1c41      	adds	r1, r0, #1
 80069ba:	4622      	mov	r2, r4
 80069bc:	42ba      	cmp	r2, r7
 80069be:	d30a      	bcc.n	80069d6 <__exponent+0x66>
 80069c0:	f10d 0209 	add.w	r2, sp, #9
 80069c4:	eba2 020c 	sub.w	r2, r2, ip
 80069c8:	42bc      	cmp	r4, r7
 80069ca:	bf88      	it	hi
 80069cc:	2200      	movhi	r2, #0
 80069ce:	4413      	add	r3, r2
 80069d0:	1a18      	subs	r0, r3, r0
 80069d2:	b003      	add	sp, #12
 80069d4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80069d6:	f812 5b01 	ldrb.w	r5, [r2], #1
 80069da:	f801 5f01 	strb.w	r5, [r1, #1]!
 80069de:	e7ed      	b.n	80069bc <__exponent+0x4c>
 80069e0:	2330      	movs	r3, #48	; 0x30
 80069e2:	3130      	adds	r1, #48	; 0x30
 80069e4:	7083      	strb	r3, [r0, #2]
 80069e6:	70c1      	strb	r1, [r0, #3]
 80069e8:	1d03      	adds	r3, r0, #4
 80069ea:	e7f1      	b.n	80069d0 <__exponent+0x60>

080069ec <_printf_float>:
 80069ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80069f0:	ed2d 8b02 	vpush	{d8}
 80069f4:	b08d      	sub	sp, #52	; 0x34
 80069f6:	460c      	mov	r4, r1
 80069f8:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 80069fc:	4616      	mov	r6, r2
 80069fe:	461f      	mov	r7, r3
 8006a00:	4605      	mov	r5, r0
 8006a02:	f000 fd2d 	bl	8007460 <_localeconv_r>
 8006a06:	f8d0 a000 	ldr.w	sl, [r0]
 8006a0a:	4650      	mov	r0, sl
 8006a0c:	f7f9 fc40 	bl	8000290 <strlen>
 8006a10:	2300      	movs	r3, #0
 8006a12:	930a      	str	r3, [sp, #40]	; 0x28
 8006a14:	6823      	ldr	r3, [r4, #0]
 8006a16:	9305      	str	r3, [sp, #20]
 8006a18:	f8d8 3000 	ldr.w	r3, [r8]
 8006a1c:	f894 b018 	ldrb.w	fp, [r4, #24]
 8006a20:	3307      	adds	r3, #7
 8006a22:	f023 0307 	bic.w	r3, r3, #7
 8006a26:	f103 0208 	add.w	r2, r3, #8
 8006a2a:	f8c8 2000 	str.w	r2, [r8]
 8006a2e:	e9d3 8900 	ldrd	r8, r9, [r3]
 8006a32:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8006a36:	9307      	str	r3, [sp, #28]
 8006a38:	f8cd 8018 	str.w	r8, [sp, #24]
 8006a3c:	ee08 0a10 	vmov	s16, r0
 8006a40:	e9c4 8912 	strd	r8, r9, [r4, #72]	; 0x48
 8006a44:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006a48:	4b9e      	ldr	r3, [pc, #632]	; (8006cc4 <_printf_float+0x2d8>)
 8006a4a:	f04f 32ff 	mov.w	r2, #4294967295
 8006a4e:	f7fa f87d 	bl	8000b4c <__aeabi_dcmpun>
 8006a52:	bb88      	cbnz	r0, 8006ab8 <_printf_float+0xcc>
 8006a54:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006a58:	4b9a      	ldr	r3, [pc, #616]	; (8006cc4 <_printf_float+0x2d8>)
 8006a5a:	f04f 32ff 	mov.w	r2, #4294967295
 8006a5e:	f7fa f857 	bl	8000b10 <__aeabi_dcmple>
 8006a62:	bb48      	cbnz	r0, 8006ab8 <_printf_float+0xcc>
 8006a64:	2200      	movs	r2, #0
 8006a66:	2300      	movs	r3, #0
 8006a68:	4640      	mov	r0, r8
 8006a6a:	4649      	mov	r1, r9
 8006a6c:	f7fa f846 	bl	8000afc <__aeabi_dcmplt>
 8006a70:	b110      	cbz	r0, 8006a78 <_printf_float+0x8c>
 8006a72:	232d      	movs	r3, #45	; 0x2d
 8006a74:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006a78:	4a93      	ldr	r2, [pc, #588]	; (8006cc8 <_printf_float+0x2dc>)
 8006a7a:	4b94      	ldr	r3, [pc, #592]	; (8006ccc <_printf_float+0x2e0>)
 8006a7c:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8006a80:	bf94      	ite	ls
 8006a82:	4690      	movls	r8, r2
 8006a84:	4698      	movhi	r8, r3
 8006a86:	2303      	movs	r3, #3
 8006a88:	6123      	str	r3, [r4, #16]
 8006a8a:	9b05      	ldr	r3, [sp, #20]
 8006a8c:	f023 0304 	bic.w	r3, r3, #4
 8006a90:	6023      	str	r3, [r4, #0]
 8006a92:	f04f 0900 	mov.w	r9, #0
 8006a96:	9700      	str	r7, [sp, #0]
 8006a98:	4633      	mov	r3, r6
 8006a9a:	aa0b      	add	r2, sp, #44	; 0x2c
 8006a9c:	4621      	mov	r1, r4
 8006a9e:	4628      	mov	r0, r5
 8006aa0:	f000 f9da 	bl	8006e58 <_printf_common>
 8006aa4:	3001      	adds	r0, #1
 8006aa6:	f040 8090 	bne.w	8006bca <_printf_float+0x1de>
 8006aaa:	f04f 30ff 	mov.w	r0, #4294967295
 8006aae:	b00d      	add	sp, #52	; 0x34
 8006ab0:	ecbd 8b02 	vpop	{d8}
 8006ab4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006ab8:	4642      	mov	r2, r8
 8006aba:	464b      	mov	r3, r9
 8006abc:	4640      	mov	r0, r8
 8006abe:	4649      	mov	r1, r9
 8006ac0:	f7fa f844 	bl	8000b4c <__aeabi_dcmpun>
 8006ac4:	b140      	cbz	r0, 8006ad8 <_printf_float+0xec>
 8006ac6:	464b      	mov	r3, r9
 8006ac8:	2b00      	cmp	r3, #0
 8006aca:	bfbc      	itt	lt
 8006acc:	232d      	movlt	r3, #45	; 0x2d
 8006ace:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8006ad2:	4a7f      	ldr	r2, [pc, #508]	; (8006cd0 <_printf_float+0x2e4>)
 8006ad4:	4b7f      	ldr	r3, [pc, #508]	; (8006cd4 <_printf_float+0x2e8>)
 8006ad6:	e7d1      	b.n	8006a7c <_printf_float+0x90>
 8006ad8:	6863      	ldr	r3, [r4, #4]
 8006ada:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8006ade:	9206      	str	r2, [sp, #24]
 8006ae0:	1c5a      	adds	r2, r3, #1
 8006ae2:	d13f      	bne.n	8006b64 <_printf_float+0x178>
 8006ae4:	2306      	movs	r3, #6
 8006ae6:	6063      	str	r3, [r4, #4]
 8006ae8:	9b05      	ldr	r3, [sp, #20]
 8006aea:	6861      	ldr	r1, [r4, #4]
 8006aec:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8006af0:	2300      	movs	r3, #0
 8006af2:	9303      	str	r3, [sp, #12]
 8006af4:	ab0a      	add	r3, sp, #40	; 0x28
 8006af6:	e9cd b301 	strd	fp, r3, [sp, #4]
 8006afa:	ab09      	add	r3, sp, #36	; 0x24
 8006afc:	ec49 8b10 	vmov	d0, r8, r9
 8006b00:	9300      	str	r3, [sp, #0]
 8006b02:	6022      	str	r2, [r4, #0]
 8006b04:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8006b08:	4628      	mov	r0, r5
 8006b0a:	f7ff fecf 	bl	80068ac <__cvt>
 8006b0e:	9b06      	ldr	r3, [sp, #24]
 8006b10:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006b12:	2b47      	cmp	r3, #71	; 0x47
 8006b14:	4680      	mov	r8, r0
 8006b16:	d108      	bne.n	8006b2a <_printf_float+0x13e>
 8006b18:	1cc8      	adds	r0, r1, #3
 8006b1a:	db02      	blt.n	8006b22 <_printf_float+0x136>
 8006b1c:	6863      	ldr	r3, [r4, #4]
 8006b1e:	4299      	cmp	r1, r3
 8006b20:	dd41      	ble.n	8006ba6 <_printf_float+0x1ba>
 8006b22:	f1ab 0302 	sub.w	r3, fp, #2
 8006b26:	fa5f fb83 	uxtb.w	fp, r3
 8006b2a:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8006b2e:	d820      	bhi.n	8006b72 <_printf_float+0x186>
 8006b30:	3901      	subs	r1, #1
 8006b32:	465a      	mov	r2, fp
 8006b34:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8006b38:	9109      	str	r1, [sp, #36]	; 0x24
 8006b3a:	f7ff ff19 	bl	8006970 <__exponent>
 8006b3e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006b40:	1813      	adds	r3, r2, r0
 8006b42:	2a01      	cmp	r2, #1
 8006b44:	4681      	mov	r9, r0
 8006b46:	6123      	str	r3, [r4, #16]
 8006b48:	dc02      	bgt.n	8006b50 <_printf_float+0x164>
 8006b4a:	6822      	ldr	r2, [r4, #0]
 8006b4c:	07d2      	lsls	r2, r2, #31
 8006b4e:	d501      	bpl.n	8006b54 <_printf_float+0x168>
 8006b50:	3301      	adds	r3, #1
 8006b52:	6123      	str	r3, [r4, #16]
 8006b54:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8006b58:	2b00      	cmp	r3, #0
 8006b5a:	d09c      	beq.n	8006a96 <_printf_float+0xaa>
 8006b5c:	232d      	movs	r3, #45	; 0x2d
 8006b5e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006b62:	e798      	b.n	8006a96 <_printf_float+0xaa>
 8006b64:	9a06      	ldr	r2, [sp, #24]
 8006b66:	2a47      	cmp	r2, #71	; 0x47
 8006b68:	d1be      	bne.n	8006ae8 <_printf_float+0xfc>
 8006b6a:	2b00      	cmp	r3, #0
 8006b6c:	d1bc      	bne.n	8006ae8 <_printf_float+0xfc>
 8006b6e:	2301      	movs	r3, #1
 8006b70:	e7b9      	b.n	8006ae6 <_printf_float+0xfa>
 8006b72:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8006b76:	d118      	bne.n	8006baa <_printf_float+0x1be>
 8006b78:	2900      	cmp	r1, #0
 8006b7a:	6863      	ldr	r3, [r4, #4]
 8006b7c:	dd0b      	ble.n	8006b96 <_printf_float+0x1aa>
 8006b7e:	6121      	str	r1, [r4, #16]
 8006b80:	b913      	cbnz	r3, 8006b88 <_printf_float+0x19c>
 8006b82:	6822      	ldr	r2, [r4, #0]
 8006b84:	07d0      	lsls	r0, r2, #31
 8006b86:	d502      	bpl.n	8006b8e <_printf_float+0x1a2>
 8006b88:	3301      	adds	r3, #1
 8006b8a:	440b      	add	r3, r1
 8006b8c:	6123      	str	r3, [r4, #16]
 8006b8e:	65a1      	str	r1, [r4, #88]	; 0x58
 8006b90:	f04f 0900 	mov.w	r9, #0
 8006b94:	e7de      	b.n	8006b54 <_printf_float+0x168>
 8006b96:	b913      	cbnz	r3, 8006b9e <_printf_float+0x1b2>
 8006b98:	6822      	ldr	r2, [r4, #0]
 8006b9a:	07d2      	lsls	r2, r2, #31
 8006b9c:	d501      	bpl.n	8006ba2 <_printf_float+0x1b6>
 8006b9e:	3302      	adds	r3, #2
 8006ba0:	e7f4      	b.n	8006b8c <_printf_float+0x1a0>
 8006ba2:	2301      	movs	r3, #1
 8006ba4:	e7f2      	b.n	8006b8c <_printf_float+0x1a0>
 8006ba6:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8006baa:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006bac:	4299      	cmp	r1, r3
 8006bae:	db05      	blt.n	8006bbc <_printf_float+0x1d0>
 8006bb0:	6823      	ldr	r3, [r4, #0]
 8006bb2:	6121      	str	r1, [r4, #16]
 8006bb4:	07d8      	lsls	r0, r3, #31
 8006bb6:	d5ea      	bpl.n	8006b8e <_printf_float+0x1a2>
 8006bb8:	1c4b      	adds	r3, r1, #1
 8006bba:	e7e7      	b.n	8006b8c <_printf_float+0x1a0>
 8006bbc:	2900      	cmp	r1, #0
 8006bbe:	bfd4      	ite	le
 8006bc0:	f1c1 0202 	rsble	r2, r1, #2
 8006bc4:	2201      	movgt	r2, #1
 8006bc6:	4413      	add	r3, r2
 8006bc8:	e7e0      	b.n	8006b8c <_printf_float+0x1a0>
 8006bca:	6823      	ldr	r3, [r4, #0]
 8006bcc:	055a      	lsls	r2, r3, #21
 8006bce:	d407      	bmi.n	8006be0 <_printf_float+0x1f4>
 8006bd0:	6923      	ldr	r3, [r4, #16]
 8006bd2:	4642      	mov	r2, r8
 8006bd4:	4631      	mov	r1, r6
 8006bd6:	4628      	mov	r0, r5
 8006bd8:	47b8      	blx	r7
 8006bda:	3001      	adds	r0, #1
 8006bdc:	d12c      	bne.n	8006c38 <_printf_float+0x24c>
 8006bde:	e764      	b.n	8006aaa <_printf_float+0xbe>
 8006be0:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8006be4:	f240 80e0 	bls.w	8006da8 <_printf_float+0x3bc>
 8006be8:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8006bec:	2200      	movs	r2, #0
 8006bee:	2300      	movs	r3, #0
 8006bf0:	f7f9 ff7a 	bl	8000ae8 <__aeabi_dcmpeq>
 8006bf4:	2800      	cmp	r0, #0
 8006bf6:	d034      	beq.n	8006c62 <_printf_float+0x276>
 8006bf8:	4a37      	ldr	r2, [pc, #220]	; (8006cd8 <_printf_float+0x2ec>)
 8006bfa:	2301      	movs	r3, #1
 8006bfc:	4631      	mov	r1, r6
 8006bfe:	4628      	mov	r0, r5
 8006c00:	47b8      	blx	r7
 8006c02:	3001      	adds	r0, #1
 8006c04:	f43f af51 	beq.w	8006aaa <_printf_float+0xbe>
 8006c08:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006c0c:	429a      	cmp	r2, r3
 8006c0e:	db02      	blt.n	8006c16 <_printf_float+0x22a>
 8006c10:	6823      	ldr	r3, [r4, #0]
 8006c12:	07d8      	lsls	r0, r3, #31
 8006c14:	d510      	bpl.n	8006c38 <_printf_float+0x24c>
 8006c16:	ee18 3a10 	vmov	r3, s16
 8006c1a:	4652      	mov	r2, sl
 8006c1c:	4631      	mov	r1, r6
 8006c1e:	4628      	mov	r0, r5
 8006c20:	47b8      	blx	r7
 8006c22:	3001      	adds	r0, #1
 8006c24:	f43f af41 	beq.w	8006aaa <_printf_float+0xbe>
 8006c28:	f04f 0800 	mov.w	r8, #0
 8006c2c:	f104 091a 	add.w	r9, r4, #26
 8006c30:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006c32:	3b01      	subs	r3, #1
 8006c34:	4543      	cmp	r3, r8
 8006c36:	dc09      	bgt.n	8006c4c <_printf_float+0x260>
 8006c38:	6823      	ldr	r3, [r4, #0]
 8006c3a:	079b      	lsls	r3, r3, #30
 8006c3c:	f100 8107 	bmi.w	8006e4e <_printf_float+0x462>
 8006c40:	68e0      	ldr	r0, [r4, #12]
 8006c42:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006c44:	4298      	cmp	r0, r3
 8006c46:	bfb8      	it	lt
 8006c48:	4618      	movlt	r0, r3
 8006c4a:	e730      	b.n	8006aae <_printf_float+0xc2>
 8006c4c:	2301      	movs	r3, #1
 8006c4e:	464a      	mov	r2, r9
 8006c50:	4631      	mov	r1, r6
 8006c52:	4628      	mov	r0, r5
 8006c54:	47b8      	blx	r7
 8006c56:	3001      	adds	r0, #1
 8006c58:	f43f af27 	beq.w	8006aaa <_printf_float+0xbe>
 8006c5c:	f108 0801 	add.w	r8, r8, #1
 8006c60:	e7e6      	b.n	8006c30 <_printf_float+0x244>
 8006c62:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006c64:	2b00      	cmp	r3, #0
 8006c66:	dc39      	bgt.n	8006cdc <_printf_float+0x2f0>
 8006c68:	4a1b      	ldr	r2, [pc, #108]	; (8006cd8 <_printf_float+0x2ec>)
 8006c6a:	2301      	movs	r3, #1
 8006c6c:	4631      	mov	r1, r6
 8006c6e:	4628      	mov	r0, r5
 8006c70:	47b8      	blx	r7
 8006c72:	3001      	adds	r0, #1
 8006c74:	f43f af19 	beq.w	8006aaa <_printf_float+0xbe>
 8006c78:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8006c7c:	4313      	orrs	r3, r2
 8006c7e:	d102      	bne.n	8006c86 <_printf_float+0x29a>
 8006c80:	6823      	ldr	r3, [r4, #0]
 8006c82:	07d9      	lsls	r1, r3, #31
 8006c84:	d5d8      	bpl.n	8006c38 <_printf_float+0x24c>
 8006c86:	ee18 3a10 	vmov	r3, s16
 8006c8a:	4652      	mov	r2, sl
 8006c8c:	4631      	mov	r1, r6
 8006c8e:	4628      	mov	r0, r5
 8006c90:	47b8      	blx	r7
 8006c92:	3001      	adds	r0, #1
 8006c94:	f43f af09 	beq.w	8006aaa <_printf_float+0xbe>
 8006c98:	f04f 0900 	mov.w	r9, #0
 8006c9c:	f104 0a1a 	add.w	sl, r4, #26
 8006ca0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006ca2:	425b      	negs	r3, r3
 8006ca4:	454b      	cmp	r3, r9
 8006ca6:	dc01      	bgt.n	8006cac <_printf_float+0x2c0>
 8006ca8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006caa:	e792      	b.n	8006bd2 <_printf_float+0x1e6>
 8006cac:	2301      	movs	r3, #1
 8006cae:	4652      	mov	r2, sl
 8006cb0:	4631      	mov	r1, r6
 8006cb2:	4628      	mov	r0, r5
 8006cb4:	47b8      	blx	r7
 8006cb6:	3001      	adds	r0, #1
 8006cb8:	f43f aef7 	beq.w	8006aaa <_printf_float+0xbe>
 8006cbc:	f109 0901 	add.w	r9, r9, #1
 8006cc0:	e7ee      	b.n	8006ca0 <_printf_float+0x2b4>
 8006cc2:	bf00      	nop
 8006cc4:	7fefffff 	.word	0x7fefffff
 8006cc8:	0800970c 	.word	0x0800970c
 8006ccc:	08009710 	.word	0x08009710
 8006cd0:	08009714 	.word	0x08009714
 8006cd4:	08009718 	.word	0x08009718
 8006cd8:	0800971c 	.word	0x0800971c
 8006cdc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006cde:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8006ce0:	429a      	cmp	r2, r3
 8006ce2:	bfa8      	it	ge
 8006ce4:	461a      	movge	r2, r3
 8006ce6:	2a00      	cmp	r2, #0
 8006ce8:	4691      	mov	r9, r2
 8006cea:	dc37      	bgt.n	8006d5c <_printf_float+0x370>
 8006cec:	f04f 0b00 	mov.w	fp, #0
 8006cf0:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006cf4:	f104 021a 	add.w	r2, r4, #26
 8006cf8:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8006cfa:	9305      	str	r3, [sp, #20]
 8006cfc:	eba3 0309 	sub.w	r3, r3, r9
 8006d00:	455b      	cmp	r3, fp
 8006d02:	dc33      	bgt.n	8006d6c <_printf_float+0x380>
 8006d04:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006d08:	429a      	cmp	r2, r3
 8006d0a:	db3b      	blt.n	8006d84 <_printf_float+0x398>
 8006d0c:	6823      	ldr	r3, [r4, #0]
 8006d0e:	07da      	lsls	r2, r3, #31
 8006d10:	d438      	bmi.n	8006d84 <_printf_float+0x398>
 8006d12:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8006d16:	eba2 0903 	sub.w	r9, r2, r3
 8006d1a:	9b05      	ldr	r3, [sp, #20]
 8006d1c:	1ad2      	subs	r2, r2, r3
 8006d1e:	4591      	cmp	r9, r2
 8006d20:	bfa8      	it	ge
 8006d22:	4691      	movge	r9, r2
 8006d24:	f1b9 0f00 	cmp.w	r9, #0
 8006d28:	dc35      	bgt.n	8006d96 <_printf_float+0x3aa>
 8006d2a:	f04f 0800 	mov.w	r8, #0
 8006d2e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006d32:	f104 0a1a 	add.w	sl, r4, #26
 8006d36:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006d3a:	1a9b      	subs	r3, r3, r2
 8006d3c:	eba3 0309 	sub.w	r3, r3, r9
 8006d40:	4543      	cmp	r3, r8
 8006d42:	f77f af79 	ble.w	8006c38 <_printf_float+0x24c>
 8006d46:	2301      	movs	r3, #1
 8006d48:	4652      	mov	r2, sl
 8006d4a:	4631      	mov	r1, r6
 8006d4c:	4628      	mov	r0, r5
 8006d4e:	47b8      	blx	r7
 8006d50:	3001      	adds	r0, #1
 8006d52:	f43f aeaa 	beq.w	8006aaa <_printf_float+0xbe>
 8006d56:	f108 0801 	add.w	r8, r8, #1
 8006d5a:	e7ec      	b.n	8006d36 <_printf_float+0x34a>
 8006d5c:	4613      	mov	r3, r2
 8006d5e:	4631      	mov	r1, r6
 8006d60:	4642      	mov	r2, r8
 8006d62:	4628      	mov	r0, r5
 8006d64:	47b8      	blx	r7
 8006d66:	3001      	adds	r0, #1
 8006d68:	d1c0      	bne.n	8006cec <_printf_float+0x300>
 8006d6a:	e69e      	b.n	8006aaa <_printf_float+0xbe>
 8006d6c:	2301      	movs	r3, #1
 8006d6e:	4631      	mov	r1, r6
 8006d70:	4628      	mov	r0, r5
 8006d72:	9205      	str	r2, [sp, #20]
 8006d74:	47b8      	blx	r7
 8006d76:	3001      	adds	r0, #1
 8006d78:	f43f ae97 	beq.w	8006aaa <_printf_float+0xbe>
 8006d7c:	9a05      	ldr	r2, [sp, #20]
 8006d7e:	f10b 0b01 	add.w	fp, fp, #1
 8006d82:	e7b9      	b.n	8006cf8 <_printf_float+0x30c>
 8006d84:	ee18 3a10 	vmov	r3, s16
 8006d88:	4652      	mov	r2, sl
 8006d8a:	4631      	mov	r1, r6
 8006d8c:	4628      	mov	r0, r5
 8006d8e:	47b8      	blx	r7
 8006d90:	3001      	adds	r0, #1
 8006d92:	d1be      	bne.n	8006d12 <_printf_float+0x326>
 8006d94:	e689      	b.n	8006aaa <_printf_float+0xbe>
 8006d96:	9a05      	ldr	r2, [sp, #20]
 8006d98:	464b      	mov	r3, r9
 8006d9a:	4442      	add	r2, r8
 8006d9c:	4631      	mov	r1, r6
 8006d9e:	4628      	mov	r0, r5
 8006da0:	47b8      	blx	r7
 8006da2:	3001      	adds	r0, #1
 8006da4:	d1c1      	bne.n	8006d2a <_printf_float+0x33e>
 8006da6:	e680      	b.n	8006aaa <_printf_float+0xbe>
 8006da8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006daa:	2a01      	cmp	r2, #1
 8006dac:	dc01      	bgt.n	8006db2 <_printf_float+0x3c6>
 8006dae:	07db      	lsls	r3, r3, #31
 8006db0:	d53a      	bpl.n	8006e28 <_printf_float+0x43c>
 8006db2:	2301      	movs	r3, #1
 8006db4:	4642      	mov	r2, r8
 8006db6:	4631      	mov	r1, r6
 8006db8:	4628      	mov	r0, r5
 8006dba:	47b8      	blx	r7
 8006dbc:	3001      	adds	r0, #1
 8006dbe:	f43f ae74 	beq.w	8006aaa <_printf_float+0xbe>
 8006dc2:	ee18 3a10 	vmov	r3, s16
 8006dc6:	4652      	mov	r2, sl
 8006dc8:	4631      	mov	r1, r6
 8006dca:	4628      	mov	r0, r5
 8006dcc:	47b8      	blx	r7
 8006dce:	3001      	adds	r0, #1
 8006dd0:	f43f ae6b 	beq.w	8006aaa <_printf_float+0xbe>
 8006dd4:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8006dd8:	2200      	movs	r2, #0
 8006dda:	2300      	movs	r3, #0
 8006ddc:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 8006de0:	f7f9 fe82 	bl	8000ae8 <__aeabi_dcmpeq>
 8006de4:	b9d8      	cbnz	r0, 8006e1e <_printf_float+0x432>
 8006de6:	f10a 33ff 	add.w	r3, sl, #4294967295
 8006dea:	f108 0201 	add.w	r2, r8, #1
 8006dee:	4631      	mov	r1, r6
 8006df0:	4628      	mov	r0, r5
 8006df2:	47b8      	blx	r7
 8006df4:	3001      	adds	r0, #1
 8006df6:	d10e      	bne.n	8006e16 <_printf_float+0x42a>
 8006df8:	e657      	b.n	8006aaa <_printf_float+0xbe>
 8006dfa:	2301      	movs	r3, #1
 8006dfc:	4652      	mov	r2, sl
 8006dfe:	4631      	mov	r1, r6
 8006e00:	4628      	mov	r0, r5
 8006e02:	47b8      	blx	r7
 8006e04:	3001      	adds	r0, #1
 8006e06:	f43f ae50 	beq.w	8006aaa <_printf_float+0xbe>
 8006e0a:	f108 0801 	add.w	r8, r8, #1
 8006e0e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006e10:	3b01      	subs	r3, #1
 8006e12:	4543      	cmp	r3, r8
 8006e14:	dcf1      	bgt.n	8006dfa <_printf_float+0x40e>
 8006e16:	464b      	mov	r3, r9
 8006e18:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8006e1c:	e6da      	b.n	8006bd4 <_printf_float+0x1e8>
 8006e1e:	f04f 0800 	mov.w	r8, #0
 8006e22:	f104 0a1a 	add.w	sl, r4, #26
 8006e26:	e7f2      	b.n	8006e0e <_printf_float+0x422>
 8006e28:	2301      	movs	r3, #1
 8006e2a:	4642      	mov	r2, r8
 8006e2c:	e7df      	b.n	8006dee <_printf_float+0x402>
 8006e2e:	2301      	movs	r3, #1
 8006e30:	464a      	mov	r2, r9
 8006e32:	4631      	mov	r1, r6
 8006e34:	4628      	mov	r0, r5
 8006e36:	47b8      	blx	r7
 8006e38:	3001      	adds	r0, #1
 8006e3a:	f43f ae36 	beq.w	8006aaa <_printf_float+0xbe>
 8006e3e:	f108 0801 	add.w	r8, r8, #1
 8006e42:	68e3      	ldr	r3, [r4, #12]
 8006e44:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8006e46:	1a5b      	subs	r3, r3, r1
 8006e48:	4543      	cmp	r3, r8
 8006e4a:	dcf0      	bgt.n	8006e2e <_printf_float+0x442>
 8006e4c:	e6f8      	b.n	8006c40 <_printf_float+0x254>
 8006e4e:	f04f 0800 	mov.w	r8, #0
 8006e52:	f104 0919 	add.w	r9, r4, #25
 8006e56:	e7f4      	b.n	8006e42 <_printf_float+0x456>

08006e58 <_printf_common>:
 8006e58:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006e5c:	4616      	mov	r6, r2
 8006e5e:	4699      	mov	r9, r3
 8006e60:	688a      	ldr	r2, [r1, #8]
 8006e62:	690b      	ldr	r3, [r1, #16]
 8006e64:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8006e68:	4293      	cmp	r3, r2
 8006e6a:	bfb8      	it	lt
 8006e6c:	4613      	movlt	r3, r2
 8006e6e:	6033      	str	r3, [r6, #0]
 8006e70:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8006e74:	4607      	mov	r7, r0
 8006e76:	460c      	mov	r4, r1
 8006e78:	b10a      	cbz	r2, 8006e7e <_printf_common+0x26>
 8006e7a:	3301      	adds	r3, #1
 8006e7c:	6033      	str	r3, [r6, #0]
 8006e7e:	6823      	ldr	r3, [r4, #0]
 8006e80:	0699      	lsls	r1, r3, #26
 8006e82:	bf42      	ittt	mi
 8006e84:	6833      	ldrmi	r3, [r6, #0]
 8006e86:	3302      	addmi	r3, #2
 8006e88:	6033      	strmi	r3, [r6, #0]
 8006e8a:	6825      	ldr	r5, [r4, #0]
 8006e8c:	f015 0506 	ands.w	r5, r5, #6
 8006e90:	d106      	bne.n	8006ea0 <_printf_common+0x48>
 8006e92:	f104 0a19 	add.w	sl, r4, #25
 8006e96:	68e3      	ldr	r3, [r4, #12]
 8006e98:	6832      	ldr	r2, [r6, #0]
 8006e9a:	1a9b      	subs	r3, r3, r2
 8006e9c:	42ab      	cmp	r3, r5
 8006e9e:	dc26      	bgt.n	8006eee <_printf_common+0x96>
 8006ea0:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8006ea4:	1e13      	subs	r3, r2, #0
 8006ea6:	6822      	ldr	r2, [r4, #0]
 8006ea8:	bf18      	it	ne
 8006eaa:	2301      	movne	r3, #1
 8006eac:	0692      	lsls	r2, r2, #26
 8006eae:	d42b      	bmi.n	8006f08 <_printf_common+0xb0>
 8006eb0:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006eb4:	4649      	mov	r1, r9
 8006eb6:	4638      	mov	r0, r7
 8006eb8:	47c0      	blx	r8
 8006eba:	3001      	adds	r0, #1
 8006ebc:	d01e      	beq.n	8006efc <_printf_common+0xa4>
 8006ebe:	6823      	ldr	r3, [r4, #0]
 8006ec0:	6922      	ldr	r2, [r4, #16]
 8006ec2:	f003 0306 	and.w	r3, r3, #6
 8006ec6:	2b04      	cmp	r3, #4
 8006ec8:	bf02      	ittt	eq
 8006eca:	68e5      	ldreq	r5, [r4, #12]
 8006ecc:	6833      	ldreq	r3, [r6, #0]
 8006ece:	1aed      	subeq	r5, r5, r3
 8006ed0:	68a3      	ldr	r3, [r4, #8]
 8006ed2:	bf0c      	ite	eq
 8006ed4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006ed8:	2500      	movne	r5, #0
 8006eda:	4293      	cmp	r3, r2
 8006edc:	bfc4      	itt	gt
 8006ede:	1a9b      	subgt	r3, r3, r2
 8006ee0:	18ed      	addgt	r5, r5, r3
 8006ee2:	2600      	movs	r6, #0
 8006ee4:	341a      	adds	r4, #26
 8006ee6:	42b5      	cmp	r5, r6
 8006ee8:	d11a      	bne.n	8006f20 <_printf_common+0xc8>
 8006eea:	2000      	movs	r0, #0
 8006eec:	e008      	b.n	8006f00 <_printf_common+0xa8>
 8006eee:	2301      	movs	r3, #1
 8006ef0:	4652      	mov	r2, sl
 8006ef2:	4649      	mov	r1, r9
 8006ef4:	4638      	mov	r0, r7
 8006ef6:	47c0      	blx	r8
 8006ef8:	3001      	adds	r0, #1
 8006efa:	d103      	bne.n	8006f04 <_printf_common+0xac>
 8006efc:	f04f 30ff 	mov.w	r0, #4294967295
 8006f00:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006f04:	3501      	adds	r5, #1
 8006f06:	e7c6      	b.n	8006e96 <_printf_common+0x3e>
 8006f08:	18e1      	adds	r1, r4, r3
 8006f0a:	1c5a      	adds	r2, r3, #1
 8006f0c:	2030      	movs	r0, #48	; 0x30
 8006f0e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8006f12:	4422      	add	r2, r4
 8006f14:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8006f18:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8006f1c:	3302      	adds	r3, #2
 8006f1e:	e7c7      	b.n	8006eb0 <_printf_common+0x58>
 8006f20:	2301      	movs	r3, #1
 8006f22:	4622      	mov	r2, r4
 8006f24:	4649      	mov	r1, r9
 8006f26:	4638      	mov	r0, r7
 8006f28:	47c0      	blx	r8
 8006f2a:	3001      	adds	r0, #1
 8006f2c:	d0e6      	beq.n	8006efc <_printf_common+0xa4>
 8006f2e:	3601      	adds	r6, #1
 8006f30:	e7d9      	b.n	8006ee6 <_printf_common+0x8e>
	...

08006f34 <_printf_i>:
 8006f34:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006f38:	7e0f      	ldrb	r7, [r1, #24]
 8006f3a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8006f3c:	2f78      	cmp	r7, #120	; 0x78
 8006f3e:	4691      	mov	r9, r2
 8006f40:	4680      	mov	r8, r0
 8006f42:	460c      	mov	r4, r1
 8006f44:	469a      	mov	sl, r3
 8006f46:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8006f4a:	d807      	bhi.n	8006f5c <_printf_i+0x28>
 8006f4c:	2f62      	cmp	r7, #98	; 0x62
 8006f4e:	d80a      	bhi.n	8006f66 <_printf_i+0x32>
 8006f50:	2f00      	cmp	r7, #0
 8006f52:	f000 80d4 	beq.w	80070fe <_printf_i+0x1ca>
 8006f56:	2f58      	cmp	r7, #88	; 0x58
 8006f58:	f000 80c0 	beq.w	80070dc <_printf_i+0x1a8>
 8006f5c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006f60:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8006f64:	e03a      	b.n	8006fdc <_printf_i+0xa8>
 8006f66:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8006f6a:	2b15      	cmp	r3, #21
 8006f6c:	d8f6      	bhi.n	8006f5c <_printf_i+0x28>
 8006f6e:	a101      	add	r1, pc, #4	; (adr r1, 8006f74 <_printf_i+0x40>)
 8006f70:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006f74:	08006fcd 	.word	0x08006fcd
 8006f78:	08006fe1 	.word	0x08006fe1
 8006f7c:	08006f5d 	.word	0x08006f5d
 8006f80:	08006f5d 	.word	0x08006f5d
 8006f84:	08006f5d 	.word	0x08006f5d
 8006f88:	08006f5d 	.word	0x08006f5d
 8006f8c:	08006fe1 	.word	0x08006fe1
 8006f90:	08006f5d 	.word	0x08006f5d
 8006f94:	08006f5d 	.word	0x08006f5d
 8006f98:	08006f5d 	.word	0x08006f5d
 8006f9c:	08006f5d 	.word	0x08006f5d
 8006fa0:	080070e5 	.word	0x080070e5
 8006fa4:	0800700d 	.word	0x0800700d
 8006fa8:	0800709f 	.word	0x0800709f
 8006fac:	08006f5d 	.word	0x08006f5d
 8006fb0:	08006f5d 	.word	0x08006f5d
 8006fb4:	08007107 	.word	0x08007107
 8006fb8:	08006f5d 	.word	0x08006f5d
 8006fbc:	0800700d 	.word	0x0800700d
 8006fc0:	08006f5d 	.word	0x08006f5d
 8006fc4:	08006f5d 	.word	0x08006f5d
 8006fc8:	080070a7 	.word	0x080070a7
 8006fcc:	682b      	ldr	r3, [r5, #0]
 8006fce:	1d1a      	adds	r2, r3, #4
 8006fd0:	681b      	ldr	r3, [r3, #0]
 8006fd2:	602a      	str	r2, [r5, #0]
 8006fd4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006fd8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006fdc:	2301      	movs	r3, #1
 8006fde:	e09f      	b.n	8007120 <_printf_i+0x1ec>
 8006fe0:	6820      	ldr	r0, [r4, #0]
 8006fe2:	682b      	ldr	r3, [r5, #0]
 8006fe4:	0607      	lsls	r7, r0, #24
 8006fe6:	f103 0104 	add.w	r1, r3, #4
 8006fea:	6029      	str	r1, [r5, #0]
 8006fec:	d501      	bpl.n	8006ff2 <_printf_i+0xbe>
 8006fee:	681e      	ldr	r6, [r3, #0]
 8006ff0:	e003      	b.n	8006ffa <_printf_i+0xc6>
 8006ff2:	0646      	lsls	r6, r0, #25
 8006ff4:	d5fb      	bpl.n	8006fee <_printf_i+0xba>
 8006ff6:	f9b3 6000 	ldrsh.w	r6, [r3]
 8006ffa:	2e00      	cmp	r6, #0
 8006ffc:	da03      	bge.n	8007006 <_printf_i+0xd2>
 8006ffe:	232d      	movs	r3, #45	; 0x2d
 8007000:	4276      	negs	r6, r6
 8007002:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007006:	485a      	ldr	r0, [pc, #360]	; (8007170 <_printf_i+0x23c>)
 8007008:	230a      	movs	r3, #10
 800700a:	e012      	b.n	8007032 <_printf_i+0xfe>
 800700c:	682b      	ldr	r3, [r5, #0]
 800700e:	6820      	ldr	r0, [r4, #0]
 8007010:	1d19      	adds	r1, r3, #4
 8007012:	6029      	str	r1, [r5, #0]
 8007014:	0605      	lsls	r5, r0, #24
 8007016:	d501      	bpl.n	800701c <_printf_i+0xe8>
 8007018:	681e      	ldr	r6, [r3, #0]
 800701a:	e002      	b.n	8007022 <_printf_i+0xee>
 800701c:	0641      	lsls	r1, r0, #25
 800701e:	d5fb      	bpl.n	8007018 <_printf_i+0xe4>
 8007020:	881e      	ldrh	r6, [r3, #0]
 8007022:	4853      	ldr	r0, [pc, #332]	; (8007170 <_printf_i+0x23c>)
 8007024:	2f6f      	cmp	r7, #111	; 0x6f
 8007026:	bf0c      	ite	eq
 8007028:	2308      	moveq	r3, #8
 800702a:	230a      	movne	r3, #10
 800702c:	2100      	movs	r1, #0
 800702e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8007032:	6865      	ldr	r5, [r4, #4]
 8007034:	60a5      	str	r5, [r4, #8]
 8007036:	2d00      	cmp	r5, #0
 8007038:	bfa2      	ittt	ge
 800703a:	6821      	ldrge	r1, [r4, #0]
 800703c:	f021 0104 	bicge.w	r1, r1, #4
 8007040:	6021      	strge	r1, [r4, #0]
 8007042:	b90e      	cbnz	r6, 8007048 <_printf_i+0x114>
 8007044:	2d00      	cmp	r5, #0
 8007046:	d04b      	beq.n	80070e0 <_printf_i+0x1ac>
 8007048:	4615      	mov	r5, r2
 800704a:	fbb6 f1f3 	udiv	r1, r6, r3
 800704e:	fb03 6711 	mls	r7, r3, r1, r6
 8007052:	5dc7      	ldrb	r7, [r0, r7]
 8007054:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8007058:	4637      	mov	r7, r6
 800705a:	42bb      	cmp	r3, r7
 800705c:	460e      	mov	r6, r1
 800705e:	d9f4      	bls.n	800704a <_printf_i+0x116>
 8007060:	2b08      	cmp	r3, #8
 8007062:	d10b      	bne.n	800707c <_printf_i+0x148>
 8007064:	6823      	ldr	r3, [r4, #0]
 8007066:	07de      	lsls	r6, r3, #31
 8007068:	d508      	bpl.n	800707c <_printf_i+0x148>
 800706a:	6923      	ldr	r3, [r4, #16]
 800706c:	6861      	ldr	r1, [r4, #4]
 800706e:	4299      	cmp	r1, r3
 8007070:	bfde      	ittt	le
 8007072:	2330      	movle	r3, #48	; 0x30
 8007074:	f805 3c01 	strble.w	r3, [r5, #-1]
 8007078:	f105 35ff 	addle.w	r5, r5, #4294967295
 800707c:	1b52      	subs	r2, r2, r5
 800707e:	6122      	str	r2, [r4, #16]
 8007080:	f8cd a000 	str.w	sl, [sp]
 8007084:	464b      	mov	r3, r9
 8007086:	aa03      	add	r2, sp, #12
 8007088:	4621      	mov	r1, r4
 800708a:	4640      	mov	r0, r8
 800708c:	f7ff fee4 	bl	8006e58 <_printf_common>
 8007090:	3001      	adds	r0, #1
 8007092:	d14a      	bne.n	800712a <_printf_i+0x1f6>
 8007094:	f04f 30ff 	mov.w	r0, #4294967295
 8007098:	b004      	add	sp, #16
 800709a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800709e:	6823      	ldr	r3, [r4, #0]
 80070a0:	f043 0320 	orr.w	r3, r3, #32
 80070a4:	6023      	str	r3, [r4, #0]
 80070a6:	4833      	ldr	r0, [pc, #204]	; (8007174 <_printf_i+0x240>)
 80070a8:	2778      	movs	r7, #120	; 0x78
 80070aa:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 80070ae:	6823      	ldr	r3, [r4, #0]
 80070b0:	6829      	ldr	r1, [r5, #0]
 80070b2:	061f      	lsls	r7, r3, #24
 80070b4:	f851 6b04 	ldr.w	r6, [r1], #4
 80070b8:	d402      	bmi.n	80070c0 <_printf_i+0x18c>
 80070ba:	065f      	lsls	r7, r3, #25
 80070bc:	bf48      	it	mi
 80070be:	b2b6      	uxthmi	r6, r6
 80070c0:	07df      	lsls	r7, r3, #31
 80070c2:	bf48      	it	mi
 80070c4:	f043 0320 	orrmi.w	r3, r3, #32
 80070c8:	6029      	str	r1, [r5, #0]
 80070ca:	bf48      	it	mi
 80070cc:	6023      	strmi	r3, [r4, #0]
 80070ce:	b91e      	cbnz	r6, 80070d8 <_printf_i+0x1a4>
 80070d0:	6823      	ldr	r3, [r4, #0]
 80070d2:	f023 0320 	bic.w	r3, r3, #32
 80070d6:	6023      	str	r3, [r4, #0]
 80070d8:	2310      	movs	r3, #16
 80070da:	e7a7      	b.n	800702c <_printf_i+0xf8>
 80070dc:	4824      	ldr	r0, [pc, #144]	; (8007170 <_printf_i+0x23c>)
 80070de:	e7e4      	b.n	80070aa <_printf_i+0x176>
 80070e0:	4615      	mov	r5, r2
 80070e2:	e7bd      	b.n	8007060 <_printf_i+0x12c>
 80070e4:	682b      	ldr	r3, [r5, #0]
 80070e6:	6826      	ldr	r6, [r4, #0]
 80070e8:	6961      	ldr	r1, [r4, #20]
 80070ea:	1d18      	adds	r0, r3, #4
 80070ec:	6028      	str	r0, [r5, #0]
 80070ee:	0635      	lsls	r5, r6, #24
 80070f0:	681b      	ldr	r3, [r3, #0]
 80070f2:	d501      	bpl.n	80070f8 <_printf_i+0x1c4>
 80070f4:	6019      	str	r1, [r3, #0]
 80070f6:	e002      	b.n	80070fe <_printf_i+0x1ca>
 80070f8:	0670      	lsls	r0, r6, #25
 80070fa:	d5fb      	bpl.n	80070f4 <_printf_i+0x1c0>
 80070fc:	8019      	strh	r1, [r3, #0]
 80070fe:	2300      	movs	r3, #0
 8007100:	6123      	str	r3, [r4, #16]
 8007102:	4615      	mov	r5, r2
 8007104:	e7bc      	b.n	8007080 <_printf_i+0x14c>
 8007106:	682b      	ldr	r3, [r5, #0]
 8007108:	1d1a      	adds	r2, r3, #4
 800710a:	602a      	str	r2, [r5, #0]
 800710c:	681d      	ldr	r5, [r3, #0]
 800710e:	6862      	ldr	r2, [r4, #4]
 8007110:	2100      	movs	r1, #0
 8007112:	4628      	mov	r0, r5
 8007114:	f7f9 f86c 	bl	80001f0 <memchr>
 8007118:	b108      	cbz	r0, 800711e <_printf_i+0x1ea>
 800711a:	1b40      	subs	r0, r0, r5
 800711c:	6060      	str	r0, [r4, #4]
 800711e:	6863      	ldr	r3, [r4, #4]
 8007120:	6123      	str	r3, [r4, #16]
 8007122:	2300      	movs	r3, #0
 8007124:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007128:	e7aa      	b.n	8007080 <_printf_i+0x14c>
 800712a:	6923      	ldr	r3, [r4, #16]
 800712c:	462a      	mov	r2, r5
 800712e:	4649      	mov	r1, r9
 8007130:	4640      	mov	r0, r8
 8007132:	47d0      	blx	sl
 8007134:	3001      	adds	r0, #1
 8007136:	d0ad      	beq.n	8007094 <_printf_i+0x160>
 8007138:	6823      	ldr	r3, [r4, #0]
 800713a:	079b      	lsls	r3, r3, #30
 800713c:	d413      	bmi.n	8007166 <_printf_i+0x232>
 800713e:	68e0      	ldr	r0, [r4, #12]
 8007140:	9b03      	ldr	r3, [sp, #12]
 8007142:	4298      	cmp	r0, r3
 8007144:	bfb8      	it	lt
 8007146:	4618      	movlt	r0, r3
 8007148:	e7a6      	b.n	8007098 <_printf_i+0x164>
 800714a:	2301      	movs	r3, #1
 800714c:	4632      	mov	r2, r6
 800714e:	4649      	mov	r1, r9
 8007150:	4640      	mov	r0, r8
 8007152:	47d0      	blx	sl
 8007154:	3001      	adds	r0, #1
 8007156:	d09d      	beq.n	8007094 <_printf_i+0x160>
 8007158:	3501      	adds	r5, #1
 800715a:	68e3      	ldr	r3, [r4, #12]
 800715c:	9903      	ldr	r1, [sp, #12]
 800715e:	1a5b      	subs	r3, r3, r1
 8007160:	42ab      	cmp	r3, r5
 8007162:	dcf2      	bgt.n	800714a <_printf_i+0x216>
 8007164:	e7eb      	b.n	800713e <_printf_i+0x20a>
 8007166:	2500      	movs	r5, #0
 8007168:	f104 0619 	add.w	r6, r4, #25
 800716c:	e7f5      	b.n	800715a <_printf_i+0x226>
 800716e:	bf00      	nop
 8007170:	0800971e 	.word	0x0800971e
 8007174:	0800972f 	.word	0x0800972f

08007178 <std>:
 8007178:	2300      	movs	r3, #0
 800717a:	b510      	push	{r4, lr}
 800717c:	4604      	mov	r4, r0
 800717e:	e9c0 3300 	strd	r3, r3, [r0]
 8007182:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8007186:	6083      	str	r3, [r0, #8]
 8007188:	8181      	strh	r1, [r0, #12]
 800718a:	6643      	str	r3, [r0, #100]	; 0x64
 800718c:	81c2      	strh	r2, [r0, #14]
 800718e:	6183      	str	r3, [r0, #24]
 8007190:	4619      	mov	r1, r3
 8007192:	2208      	movs	r2, #8
 8007194:	305c      	adds	r0, #92	; 0x5c
 8007196:	f000 f95a 	bl	800744e <memset>
 800719a:	4b0d      	ldr	r3, [pc, #52]	; (80071d0 <std+0x58>)
 800719c:	6263      	str	r3, [r4, #36]	; 0x24
 800719e:	4b0d      	ldr	r3, [pc, #52]	; (80071d4 <std+0x5c>)
 80071a0:	62a3      	str	r3, [r4, #40]	; 0x28
 80071a2:	4b0d      	ldr	r3, [pc, #52]	; (80071d8 <std+0x60>)
 80071a4:	62e3      	str	r3, [r4, #44]	; 0x2c
 80071a6:	4b0d      	ldr	r3, [pc, #52]	; (80071dc <std+0x64>)
 80071a8:	6323      	str	r3, [r4, #48]	; 0x30
 80071aa:	4b0d      	ldr	r3, [pc, #52]	; (80071e0 <std+0x68>)
 80071ac:	6224      	str	r4, [r4, #32]
 80071ae:	429c      	cmp	r4, r3
 80071b0:	d006      	beq.n	80071c0 <std+0x48>
 80071b2:	f103 0268 	add.w	r2, r3, #104	; 0x68
 80071b6:	4294      	cmp	r4, r2
 80071b8:	d002      	beq.n	80071c0 <std+0x48>
 80071ba:	33d0      	adds	r3, #208	; 0xd0
 80071bc:	429c      	cmp	r4, r3
 80071be:	d105      	bne.n	80071cc <std+0x54>
 80071c0:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80071c4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80071c8:	f000 b9be 	b.w	8007548 <__retarget_lock_init_recursive>
 80071cc:	bd10      	pop	{r4, pc}
 80071ce:	bf00      	nop
 80071d0:	080073c9 	.word	0x080073c9
 80071d4:	080073eb 	.word	0x080073eb
 80071d8:	08007423 	.word	0x08007423
 80071dc:	08007447 	.word	0x08007447
 80071e0:	20000a5c 	.word	0x20000a5c

080071e4 <stdio_exit_handler>:
 80071e4:	4a02      	ldr	r2, [pc, #8]	; (80071f0 <stdio_exit_handler+0xc>)
 80071e6:	4903      	ldr	r1, [pc, #12]	; (80071f4 <stdio_exit_handler+0x10>)
 80071e8:	4803      	ldr	r0, [pc, #12]	; (80071f8 <stdio_exit_handler+0x14>)
 80071ea:	f000 b869 	b.w	80072c0 <_fwalk_sglue>
 80071ee:	bf00      	nop
 80071f0:	2000000c 	.word	0x2000000c
 80071f4:	08009181 	.word	0x08009181
 80071f8:	20000018 	.word	0x20000018

080071fc <cleanup_stdio>:
 80071fc:	6841      	ldr	r1, [r0, #4]
 80071fe:	4b0c      	ldr	r3, [pc, #48]	; (8007230 <cleanup_stdio+0x34>)
 8007200:	4299      	cmp	r1, r3
 8007202:	b510      	push	{r4, lr}
 8007204:	4604      	mov	r4, r0
 8007206:	d001      	beq.n	800720c <cleanup_stdio+0x10>
 8007208:	f001 ffba 	bl	8009180 <_fflush_r>
 800720c:	68a1      	ldr	r1, [r4, #8]
 800720e:	4b09      	ldr	r3, [pc, #36]	; (8007234 <cleanup_stdio+0x38>)
 8007210:	4299      	cmp	r1, r3
 8007212:	d002      	beq.n	800721a <cleanup_stdio+0x1e>
 8007214:	4620      	mov	r0, r4
 8007216:	f001 ffb3 	bl	8009180 <_fflush_r>
 800721a:	68e1      	ldr	r1, [r4, #12]
 800721c:	4b06      	ldr	r3, [pc, #24]	; (8007238 <cleanup_stdio+0x3c>)
 800721e:	4299      	cmp	r1, r3
 8007220:	d004      	beq.n	800722c <cleanup_stdio+0x30>
 8007222:	4620      	mov	r0, r4
 8007224:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007228:	f001 bfaa 	b.w	8009180 <_fflush_r>
 800722c:	bd10      	pop	{r4, pc}
 800722e:	bf00      	nop
 8007230:	20000a5c 	.word	0x20000a5c
 8007234:	20000ac4 	.word	0x20000ac4
 8007238:	20000b2c 	.word	0x20000b2c

0800723c <global_stdio_init.part.0>:
 800723c:	b510      	push	{r4, lr}
 800723e:	4b0b      	ldr	r3, [pc, #44]	; (800726c <global_stdio_init.part.0+0x30>)
 8007240:	4c0b      	ldr	r4, [pc, #44]	; (8007270 <global_stdio_init.part.0+0x34>)
 8007242:	4a0c      	ldr	r2, [pc, #48]	; (8007274 <global_stdio_init.part.0+0x38>)
 8007244:	601a      	str	r2, [r3, #0]
 8007246:	4620      	mov	r0, r4
 8007248:	2200      	movs	r2, #0
 800724a:	2104      	movs	r1, #4
 800724c:	f7ff ff94 	bl	8007178 <std>
 8007250:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8007254:	2201      	movs	r2, #1
 8007256:	2109      	movs	r1, #9
 8007258:	f7ff ff8e 	bl	8007178 <std>
 800725c:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8007260:	2202      	movs	r2, #2
 8007262:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007266:	2112      	movs	r1, #18
 8007268:	f7ff bf86 	b.w	8007178 <std>
 800726c:	20000b94 	.word	0x20000b94
 8007270:	20000a5c 	.word	0x20000a5c
 8007274:	080071e5 	.word	0x080071e5

08007278 <__sfp_lock_acquire>:
 8007278:	4801      	ldr	r0, [pc, #4]	; (8007280 <__sfp_lock_acquire+0x8>)
 800727a:	f000 b966 	b.w	800754a <__retarget_lock_acquire_recursive>
 800727e:	bf00      	nop
 8007280:	20000b9d 	.word	0x20000b9d

08007284 <__sfp_lock_release>:
 8007284:	4801      	ldr	r0, [pc, #4]	; (800728c <__sfp_lock_release+0x8>)
 8007286:	f000 b961 	b.w	800754c <__retarget_lock_release_recursive>
 800728a:	bf00      	nop
 800728c:	20000b9d 	.word	0x20000b9d

08007290 <__sinit>:
 8007290:	b510      	push	{r4, lr}
 8007292:	4604      	mov	r4, r0
 8007294:	f7ff fff0 	bl	8007278 <__sfp_lock_acquire>
 8007298:	6a23      	ldr	r3, [r4, #32]
 800729a:	b11b      	cbz	r3, 80072a4 <__sinit+0x14>
 800729c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80072a0:	f7ff bff0 	b.w	8007284 <__sfp_lock_release>
 80072a4:	4b04      	ldr	r3, [pc, #16]	; (80072b8 <__sinit+0x28>)
 80072a6:	6223      	str	r3, [r4, #32]
 80072a8:	4b04      	ldr	r3, [pc, #16]	; (80072bc <__sinit+0x2c>)
 80072aa:	681b      	ldr	r3, [r3, #0]
 80072ac:	2b00      	cmp	r3, #0
 80072ae:	d1f5      	bne.n	800729c <__sinit+0xc>
 80072b0:	f7ff ffc4 	bl	800723c <global_stdio_init.part.0>
 80072b4:	e7f2      	b.n	800729c <__sinit+0xc>
 80072b6:	bf00      	nop
 80072b8:	080071fd 	.word	0x080071fd
 80072bc:	20000b94 	.word	0x20000b94

080072c0 <_fwalk_sglue>:
 80072c0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80072c4:	4607      	mov	r7, r0
 80072c6:	4688      	mov	r8, r1
 80072c8:	4614      	mov	r4, r2
 80072ca:	2600      	movs	r6, #0
 80072cc:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80072d0:	f1b9 0901 	subs.w	r9, r9, #1
 80072d4:	d505      	bpl.n	80072e2 <_fwalk_sglue+0x22>
 80072d6:	6824      	ldr	r4, [r4, #0]
 80072d8:	2c00      	cmp	r4, #0
 80072da:	d1f7      	bne.n	80072cc <_fwalk_sglue+0xc>
 80072dc:	4630      	mov	r0, r6
 80072de:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80072e2:	89ab      	ldrh	r3, [r5, #12]
 80072e4:	2b01      	cmp	r3, #1
 80072e6:	d907      	bls.n	80072f8 <_fwalk_sglue+0x38>
 80072e8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80072ec:	3301      	adds	r3, #1
 80072ee:	d003      	beq.n	80072f8 <_fwalk_sglue+0x38>
 80072f0:	4629      	mov	r1, r5
 80072f2:	4638      	mov	r0, r7
 80072f4:	47c0      	blx	r8
 80072f6:	4306      	orrs	r6, r0
 80072f8:	3568      	adds	r5, #104	; 0x68
 80072fa:	e7e9      	b.n	80072d0 <_fwalk_sglue+0x10>

080072fc <iprintf>:
 80072fc:	b40f      	push	{r0, r1, r2, r3}
 80072fe:	b507      	push	{r0, r1, r2, lr}
 8007300:	4906      	ldr	r1, [pc, #24]	; (800731c <iprintf+0x20>)
 8007302:	ab04      	add	r3, sp, #16
 8007304:	6808      	ldr	r0, [r1, #0]
 8007306:	f853 2b04 	ldr.w	r2, [r3], #4
 800730a:	6881      	ldr	r1, [r0, #8]
 800730c:	9301      	str	r3, [sp, #4]
 800730e:	f001 fd97 	bl	8008e40 <_vfiprintf_r>
 8007312:	b003      	add	sp, #12
 8007314:	f85d eb04 	ldr.w	lr, [sp], #4
 8007318:	b004      	add	sp, #16
 800731a:	4770      	bx	lr
 800731c:	20000064 	.word	0x20000064

08007320 <sniprintf>:
 8007320:	b40c      	push	{r2, r3}
 8007322:	b530      	push	{r4, r5, lr}
 8007324:	4b17      	ldr	r3, [pc, #92]	; (8007384 <sniprintf+0x64>)
 8007326:	1e0c      	subs	r4, r1, #0
 8007328:	681d      	ldr	r5, [r3, #0]
 800732a:	b09d      	sub	sp, #116	; 0x74
 800732c:	da08      	bge.n	8007340 <sniprintf+0x20>
 800732e:	238b      	movs	r3, #139	; 0x8b
 8007330:	602b      	str	r3, [r5, #0]
 8007332:	f04f 30ff 	mov.w	r0, #4294967295
 8007336:	b01d      	add	sp, #116	; 0x74
 8007338:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800733c:	b002      	add	sp, #8
 800733e:	4770      	bx	lr
 8007340:	f44f 7302 	mov.w	r3, #520	; 0x208
 8007344:	f8ad 3014 	strh.w	r3, [sp, #20]
 8007348:	bf14      	ite	ne
 800734a:	f104 33ff 	addne.w	r3, r4, #4294967295
 800734e:	4623      	moveq	r3, r4
 8007350:	9304      	str	r3, [sp, #16]
 8007352:	9307      	str	r3, [sp, #28]
 8007354:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8007358:	9002      	str	r0, [sp, #8]
 800735a:	9006      	str	r0, [sp, #24]
 800735c:	f8ad 3016 	strh.w	r3, [sp, #22]
 8007360:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8007362:	ab21      	add	r3, sp, #132	; 0x84
 8007364:	a902      	add	r1, sp, #8
 8007366:	4628      	mov	r0, r5
 8007368:	9301      	str	r3, [sp, #4]
 800736a:	f001 fc41 	bl	8008bf0 <_svfiprintf_r>
 800736e:	1c43      	adds	r3, r0, #1
 8007370:	bfbc      	itt	lt
 8007372:	238b      	movlt	r3, #139	; 0x8b
 8007374:	602b      	strlt	r3, [r5, #0]
 8007376:	2c00      	cmp	r4, #0
 8007378:	d0dd      	beq.n	8007336 <sniprintf+0x16>
 800737a:	9b02      	ldr	r3, [sp, #8]
 800737c:	2200      	movs	r2, #0
 800737e:	701a      	strb	r2, [r3, #0]
 8007380:	e7d9      	b.n	8007336 <sniprintf+0x16>
 8007382:	bf00      	nop
 8007384:	20000064 	.word	0x20000064

08007388 <siprintf>:
 8007388:	b40e      	push	{r1, r2, r3}
 800738a:	b500      	push	{lr}
 800738c:	b09c      	sub	sp, #112	; 0x70
 800738e:	ab1d      	add	r3, sp, #116	; 0x74
 8007390:	9002      	str	r0, [sp, #8]
 8007392:	9006      	str	r0, [sp, #24]
 8007394:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8007398:	4809      	ldr	r0, [pc, #36]	; (80073c0 <siprintf+0x38>)
 800739a:	9107      	str	r1, [sp, #28]
 800739c:	9104      	str	r1, [sp, #16]
 800739e:	4909      	ldr	r1, [pc, #36]	; (80073c4 <siprintf+0x3c>)
 80073a0:	f853 2b04 	ldr.w	r2, [r3], #4
 80073a4:	9105      	str	r1, [sp, #20]
 80073a6:	6800      	ldr	r0, [r0, #0]
 80073a8:	9301      	str	r3, [sp, #4]
 80073aa:	a902      	add	r1, sp, #8
 80073ac:	f001 fc20 	bl	8008bf0 <_svfiprintf_r>
 80073b0:	9b02      	ldr	r3, [sp, #8]
 80073b2:	2200      	movs	r2, #0
 80073b4:	701a      	strb	r2, [r3, #0]
 80073b6:	b01c      	add	sp, #112	; 0x70
 80073b8:	f85d eb04 	ldr.w	lr, [sp], #4
 80073bc:	b003      	add	sp, #12
 80073be:	4770      	bx	lr
 80073c0:	20000064 	.word	0x20000064
 80073c4:	ffff0208 	.word	0xffff0208

080073c8 <__sread>:
 80073c8:	b510      	push	{r4, lr}
 80073ca:	460c      	mov	r4, r1
 80073cc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80073d0:	f000 f86c 	bl	80074ac <_read_r>
 80073d4:	2800      	cmp	r0, #0
 80073d6:	bfab      	itete	ge
 80073d8:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80073da:	89a3      	ldrhlt	r3, [r4, #12]
 80073dc:	181b      	addge	r3, r3, r0
 80073de:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80073e2:	bfac      	ite	ge
 80073e4:	6563      	strge	r3, [r4, #84]	; 0x54
 80073e6:	81a3      	strhlt	r3, [r4, #12]
 80073e8:	bd10      	pop	{r4, pc}

080073ea <__swrite>:
 80073ea:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80073ee:	461f      	mov	r7, r3
 80073f0:	898b      	ldrh	r3, [r1, #12]
 80073f2:	05db      	lsls	r3, r3, #23
 80073f4:	4605      	mov	r5, r0
 80073f6:	460c      	mov	r4, r1
 80073f8:	4616      	mov	r6, r2
 80073fa:	d505      	bpl.n	8007408 <__swrite+0x1e>
 80073fc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007400:	2302      	movs	r3, #2
 8007402:	2200      	movs	r2, #0
 8007404:	f000 f840 	bl	8007488 <_lseek_r>
 8007408:	89a3      	ldrh	r3, [r4, #12]
 800740a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800740e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007412:	81a3      	strh	r3, [r4, #12]
 8007414:	4632      	mov	r2, r6
 8007416:	463b      	mov	r3, r7
 8007418:	4628      	mov	r0, r5
 800741a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800741e:	f000 b857 	b.w	80074d0 <_write_r>

08007422 <__sseek>:
 8007422:	b510      	push	{r4, lr}
 8007424:	460c      	mov	r4, r1
 8007426:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800742a:	f000 f82d 	bl	8007488 <_lseek_r>
 800742e:	1c43      	adds	r3, r0, #1
 8007430:	89a3      	ldrh	r3, [r4, #12]
 8007432:	bf15      	itete	ne
 8007434:	6560      	strne	r0, [r4, #84]	; 0x54
 8007436:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800743a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800743e:	81a3      	strheq	r3, [r4, #12]
 8007440:	bf18      	it	ne
 8007442:	81a3      	strhne	r3, [r4, #12]
 8007444:	bd10      	pop	{r4, pc}

08007446 <__sclose>:
 8007446:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800744a:	f000 b80d 	b.w	8007468 <_close_r>

0800744e <memset>:
 800744e:	4402      	add	r2, r0
 8007450:	4603      	mov	r3, r0
 8007452:	4293      	cmp	r3, r2
 8007454:	d100      	bne.n	8007458 <memset+0xa>
 8007456:	4770      	bx	lr
 8007458:	f803 1b01 	strb.w	r1, [r3], #1
 800745c:	e7f9      	b.n	8007452 <memset+0x4>
	...

08007460 <_localeconv_r>:
 8007460:	4800      	ldr	r0, [pc, #0]	; (8007464 <_localeconv_r+0x4>)
 8007462:	4770      	bx	lr
 8007464:	20000158 	.word	0x20000158

08007468 <_close_r>:
 8007468:	b538      	push	{r3, r4, r5, lr}
 800746a:	4d06      	ldr	r5, [pc, #24]	; (8007484 <_close_r+0x1c>)
 800746c:	2300      	movs	r3, #0
 800746e:	4604      	mov	r4, r0
 8007470:	4608      	mov	r0, r1
 8007472:	602b      	str	r3, [r5, #0]
 8007474:	f7fa fd59 	bl	8001f2a <_close>
 8007478:	1c43      	adds	r3, r0, #1
 800747a:	d102      	bne.n	8007482 <_close_r+0x1a>
 800747c:	682b      	ldr	r3, [r5, #0]
 800747e:	b103      	cbz	r3, 8007482 <_close_r+0x1a>
 8007480:	6023      	str	r3, [r4, #0]
 8007482:	bd38      	pop	{r3, r4, r5, pc}
 8007484:	20000b98 	.word	0x20000b98

08007488 <_lseek_r>:
 8007488:	b538      	push	{r3, r4, r5, lr}
 800748a:	4d07      	ldr	r5, [pc, #28]	; (80074a8 <_lseek_r+0x20>)
 800748c:	4604      	mov	r4, r0
 800748e:	4608      	mov	r0, r1
 8007490:	4611      	mov	r1, r2
 8007492:	2200      	movs	r2, #0
 8007494:	602a      	str	r2, [r5, #0]
 8007496:	461a      	mov	r2, r3
 8007498:	f7fa fd6e 	bl	8001f78 <_lseek>
 800749c:	1c43      	adds	r3, r0, #1
 800749e:	d102      	bne.n	80074a6 <_lseek_r+0x1e>
 80074a0:	682b      	ldr	r3, [r5, #0]
 80074a2:	b103      	cbz	r3, 80074a6 <_lseek_r+0x1e>
 80074a4:	6023      	str	r3, [r4, #0]
 80074a6:	bd38      	pop	{r3, r4, r5, pc}
 80074a8:	20000b98 	.word	0x20000b98

080074ac <_read_r>:
 80074ac:	b538      	push	{r3, r4, r5, lr}
 80074ae:	4d07      	ldr	r5, [pc, #28]	; (80074cc <_read_r+0x20>)
 80074b0:	4604      	mov	r4, r0
 80074b2:	4608      	mov	r0, r1
 80074b4:	4611      	mov	r1, r2
 80074b6:	2200      	movs	r2, #0
 80074b8:	602a      	str	r2, [r5, #0]
 80074ba:	461a      	mov	r2, r3
 80074bc:	f7fa fd18 	bl	8001ef0 <_read>
 80074c0:	1c43      	adds	r3, r0, #1
 80074c2:	d102      	bne.n	80074ca <_read_r+0x1e>
 80074c4:	682b      	ldr	r3, [r5, #0]
 80074c6:	b103      	cbz	r3, 80074ca <_read_r+0x1e>
 80074c8:	6023      	str	r3, [r4, #0]
 80074ca:	bd38      	pop	{r3, r4, r5, pc}
 80074cc:	20000b98 	.word	0x20000b98

080074d0 <_write_r>:
 80074d0:	b538      	push	{r3, r4, r5, lr}
 80074d2:	4d07      	ldr	r5, [pc, #28]	; (80074f0 <_write_r+0x20>)
 80074d4:	4604      	mov	r4, r0
 80074d6:	4608      	mov	r0, r1
 80074d8:	4611      	mov	r1, r2
 80074da:	2200      	movs	r2, #0
 80074dc:	602a      	str	r2, [r5, #0]
 80074de:	461a      	mov	r2, r3
 80074e0:	f7f9 fe2e 	bl	8001140 <_write>
 80074e4:	1c43      	adds	r3, r0, #1
 80074e6:	d102      	bne.n	80074ee <_write_r+0x1e>
 80074e8:	682b      	ldr	r3, [r5, #0]
 80074ea:	b103      	cbz	r3, 80074ee <_write_r+0x1e>
 80074ec:	6023      	str	r3, [r4, #0]
 80074ee:	bd38      	pop	{r3, r4, r5, pc}
 80074f0:	20000b98 	.word	0x20000b98

080074f4 <__errno>:
 80074f4:	4b01      	ldr	r3, [pc, #4]	; (80074fc <__errno+0x8>)
 80074f6:	6818      	ldr	r0, [r3, #0]
 80074f8:	4770      	bx	lr
 80074fa:	bf00      	nop
 80074fc:	20000064 	.word	0x20000064

08007500 <__libc_init_array>:
 8007500:	b570      	push	{r4, r5, r6, lr}
 8007502:	4d0d      	ldr	r5, [pc, #52]	; (8007538 <__libc_init_array+0x38>)
 8007504:	4c0d      	ldr	r4, [pc, #52]	; (800753c <__libc_init_array+0x3c>)
 8007506:	1b64      	subs	r4, r4, r5
 8007508:	10a4      	asrs	r4, r4, #2
 800750a:	2600      	movs	r6, #0
 800750c:	42a6      	cmp	r6, r4
 800750e:	d109      	bne.n	8007524 <__libc_init_array+0x24>
 8007510:	4d0b      	ldr	r5, [pc, #44]	; (8007540 <__libc_init_array+0x40>)
 8007512:	4c0c      	ldr	r4, [pc, #48]	; (8007544 <__libc_init_array+0x44>)
 8007514:	f002 f896 	bl	8009644 <_init>
 8007518:	1b64      	subs	r4, r4, r5
 800751a:	10a4      	asrs	r4, r4, #2
 800751c:	2600      	movs	r6, #0
 800751e:	42a6      	cmp	r6, r4
 8007520:	d105      	bne.n	800752e <__libc_init_array+0x2e>
 8007522:	bd70      	pop	{r4, r5, r6, pc}
 8007524:	f855 3b04 	ldr.w	r3, [r5], #4
 8007528:	4798      	blx	r3
 800752a:	3601      	adds	r6, #1
 800752c:	e7ee      	b.n	800750c <__libc_init_array+0xc>
 800752e:	f855 3b04 	ldr.w	r3, [r5], #4
 8007532:	4798      	blx	r3
 8007534:	3601      	adds	r6, #1
 8007536:	e7f2      	b.n	800751e <__libc_init_array+0x1e>
 8007538:	08009a84 	.word	0x08009a84
 800753c:	08009a84 	.word	0x08009a84
 8007540:	08009a84 	.word	0x08009a84
 8007544:	08009a88 	.word	0x08009a88

08007548 <__retarget_lock_init_recursive>:
 8007548:	4770      	bx	lr

0800754a <__retarget_lock_acquire_recursive>:
 800754a:	4770      	bx	lr

0800754c <__retarget_lock_release_recursive>:
 800754c:	4770      	bx	lr

0800754e <quorem>:
 800754e:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007552:	6903      	ldr	r3, [r0, #16]
 8007554:	690c      	ldr	r4, [r1, #16]
 8007556:	42a3      	cmp	r3, r4
 8007558:	4607      	mov	r7, r0
 800755a:	db7e      	blt.n	800765a <quorem+0x10c>
 800755c:	3c01      	subs	r4, #1
 800755e:	f101 0814 	add.w	r8, r1, #20
 8007562:	f100 0514 	add.w	r5, r0, #20
 8007566:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800756a:	9301      	str	r3, [sp, #4]
 800756c:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8007570:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007574:	3301      	adds	r3, #1
 8007576:	429a      	cmp	r2, r3
 8007578:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800757c:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8007580:	fbb2 f6f3 	udiv	r6, r2, r3
 8007584:	d331      	bcc.n	80075ea <quorem+0x9c>
 8007586:	f04f 0e00 	mov.w	lr, #0
 800758a:	4640      	mov	r0, r8
 800758c:	46ac      	mov	ip, r5
 800758e:	46f2      	mov	sl, lr
 8007590:	f850 2b04 	ldr.w	r2, [r0], #4
 8007594:	b293      	uxth	r3, r2
 8007596:	fb06 e303 	mla	r3, r6, r3, lr
 800759a:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800759e:	0c1a      	lsrs	r2, r3, #16
 80075a0:	b29b      	uxth	r3, r3
 80075a2:	ebaa 0303 	sub.w	r3, sl, r3
 80075a6:	f8dc a000 	ldr.w	sl, [ip]
 80075aa:	fa13 f38a 	uxtah	r3, r3, sl
 80075ae:	fb06 220e 	mla	r2, r6, lr, r2
 80075b2:	9300      	str	r3, [sp, #0]
 80075b4:	9b00      	ldr	r3, [sp, #0]
 80075b6:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80075ba:	b292      	uxth	r2, r2
 80075bc:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 80075c0:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80075c4:	f8bd 3000 	ldrh.w	r3, [sp]
 80075c8:	4581      	cmp	r9, r0
 80075ca:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80075ce:	f84c 3b04 	str.w	r3, [ip], #4
 80075d2:	ea4f 4a22 	mov.w	sl, r2, asr #16
 80075d6:	d2db      	bcs.n	8007590 <quorem+0x42>
 80075d8:	f855 300b 	ldr.w	r3, [r5, fp]
 80075dc:	b92b      	cbnz	r3, 80075ea <quorem+0x9c>
 80075de:	9b01      	ldr	r3, [sp, #4]
 80075e0:	3b04      	subs	r3, #4
 80075e2:	429d      	cmp	r5, r3
 80075e4:	461a      	mov	r2, r3
 80075e6:	d32c      	bcc.n	8007642 <quorem+0xf4>
 80075e8:	613c      	str	r4, [r7, #16]
 80075ea:	4638      	mov	r0, r7
 80075ec:	f001 f9a6 	bl	800893c <__mcmp>
 80075f0:	2800      	cmp	r0, #0
 80075f2:	db22      	blt.n	800763a <quorem+0xec>
 80075f4:	3601      	adds	r6, #1
 80075f6:	4629      	mov	r1, r5
 80075f8:	2000      	movs	r0, #0
 80075fa:	f858 2b04 	ldr.w	r2, [r8], #4
 80075fe:	f8d1 c000 	ldr.w	ip, [r1]
 8007602:	b293      	uxth	r3, r2
 8007604:	1ac3      	subs	r3, r0, r3
 8007606:	0c12      	lsrs	r2, r2, #16
 8007608:	fa13 f38c 	uxtah	r3, r3, ip
 800760c:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 8007610:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8007614:	b29b      	uxth	r3, r3
 8007616:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800761a:	45c1      	cmp	r9, r8
 800761c:	f841 3b04 	str.w	r3, [r1], #4
 8007620:	ea4f 4022 	mov.w	r0, r2, asr #16
 8007624:	d2e9      	bcs.n	80075fa <quorem+0xac>
 8007626:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800762a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800762e:	b922      	cbnz	r2, 800763a <quorem+0xec>
 8007630:	3b04      	subs	r3, #4
 8007632:	429d      	cmp	r5, r3
 8007634:	461a      	mov	r2, r3
 8007636:	d30a      	bcc.n	800764e <quorem+0x100>
 8007638:	613c      	str	r4, [r7, #16]
 800763a:	4630      	mov	r0, r6
 800763c:	b003      	add	sp, #12
 800763e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007642:	6812      	ldr	r2, [r2, #0]
 8007644:	3b04      	subs	r3, #4
 8007646:	2a00      	cmp	r2, #0
 8007648:	d1ce      	bne.n	80075e8 <quorem+0x9a>
 800764a:	3c01      	subs	r4, #1
 800764c:	e7c9      	b.n	80075e2 <quorem+0x94>
 800764e:	6812      	ldr	r2, [r2, #0]
 8007650:	3b04      	subs	r3, #4
 8007652:	2a00      	cmp	r2, #0
 8007654:	d1f0      	bne.n	8007638 <quorem+0xea>
 8007656:	3c01      	subs	r4, #1
 8007658:	e7eb      	b.n	8007632 <quorem+0xe4>
 800765a:	2000      	movs	r0, #0
 800765c:	e7ee      	b.n	800763c <quorem+0xee>
	...

08007660 <_dtoa_r>:
 8007660:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007664:	ed2d 8b04 	vpush	{d8-d9}
 8007668:	69c5      	ldr	r5, [r0, #28]
 800766a:	b093      	sub	sp, #76	; 0x4c
 800766c:	ed8d 0b02 	vstr	d0, [sp, #8]
 8007670:	ec57 6b10 	vmov	r6, r7, d0
 8007674:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8007678:	9107      	str	r1, [sp, #28]
 800767a:	4604      	mov	r4, r0
 800767c:	920a      	str	r2, [sp, #40]	; 0x28
 800767e:	930d      	str	r3, [sp, #52]	; 0x34
 8007680:	b975      	cbnz	r5, 80076a0 <_dtoa_r+0x40>
 8007682:	2010      	movs	r0, #16
 8007684:	f000 fe2a 	bl	80082dc <malloc>
 8007688:	4602      	mov	r2, r0
 800768a:	61e0      	str	r0, [r4, #28]
 800768c:	b920      	cbnz	r0, 8007698 <_dtoa_r+0x38>
 800768e:	4bae      	ldr	r3, [pc, #696]	; (8007948 <_dtoa_r+0x2e8>)
 8007690:	21ef      	movs	r1, #239	; 0xef
 8007692:	48ae      	ldr	r0, [pc, #696]	; (800794c <_dtoa_r+0x2ec>)
 8007694:	f001 fe6a 	bl	800936c <__assert_func>
 8007698:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800769c:	6005      	str	r5, [r0, #0]
 800769e:	60c5      	str	r5, [r0, #12]
 80076a0:	69e3      	ldr	r3, [r4, #28]
 80076a2:	6819      	ldr	r1, [r3, #0]
 80076a4:	b151      	cbz	r1, 80076bc <_dtoa_r+0x5c>
 80076a6:	685a      	ldr	r2, [r3, #4]
 80076a8:	604a      	str	r2, [r1, #4]
 80076aa:	2301      	movs	r3, #1
 80076ac:	4093      	lsls	r3, r2
 80076ae:	608b      	str	r3, [r1, #8]
 80076b0:	4620      	mov	r0, r4
 80076b2:	f000 ff07 	bl	80084c4 <_Bfree>
 80076b6:	69e3      	ldr	r3, [r4, #28]
 80076b8:	2200      	movs	r2, #0
 80076ba:	601a      	str	r2, [r3, #0]
 80076bc:	1e3b      	subs	r3, r7, #0
 80076be:	bfbb      	ittet	lt
 80076c0:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 80076c4:	9303      	strlt	r3, [sp, #12]
 80076c6:	2300      	movge	r3, #0
 80076c8:	2201      	movlt	r2, #1
 80076ca:	bfac      	ite	ge
 80076cc:	f8c8 3000 	strge.w	r3, [r8]
 80076d0:	f8c8 2000 	strlt.w	r2, [r8]
 80076d4:	4b9e      	ldr	r3, [pc, #632]	; (8007950 <_dtoa_r+0x2f0>)
 80076d6:	f8dd 800c 	ldr.w	r8, [sp, #12]
 80076da:	ea33 0308 	bics.w	r3, r3, r8
 80076de:	d11b      	bne.n	8007718 <_dtoa_r+0xb8>
 80076e0:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80076e2:	f242 730f 	movw	r3, #9999	; 0x270f
 80076e6:	6013      	str	r3, [r2, #0]
 80076e8:	f3c8 0313 	ubfx	r3, r8, #0, #20
 80076ec:	4333      	orrs	r3, r6
 80076ee:	f000 8593 	beq.w	8008218 <_dtoa_r+0xbb8>
 80076f2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80076f4:	b963      	cbnz	r3, 8007710 <_dtoa_r+0xb0>
 80076f6:	4b97      	ldr	r3, [pc, #604]	; (8007954 <_dtoa_r+0x2f4>)
 80076f8:	e027      	b.n	800774a <_dtoa_r+0xea>
 80076fa:	4b97      	ldr	r3, [pc, #604]	; (8007958 <_dtoa_r+0x2f8>)
 80076fc:	9300      	str	r3, [sp, #0]
 80076fe:	3308      	adds	r3, #8
 8007700:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8007702:	6013      	str	r3, [r2, #0]
 8007704:	9800      	ldr	r0, [sp, #0]
 8007706:	b013      	add	sp, #76	; 0x4c
 8007708:	ecbd 8b04 	vpop	{d8-d9}
 800770c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007710:	4b90      	ldr	r3, [pc, #576]	; (8007954 <_dtoa_r+0x2f4>)
 8007712:	9300      	str	r3, [sp, #0]
 8007714:	3303      	adds	r3, #3
 8007716:	e7f3      	b.n	8007700 <_dtoa_r+0xa0>
 8007718:	ed9d 7b02 	vldr	d7, [sp, #8]
 800771c:	2200      	movs	r2, #0
 800771e:	ec51 0b17 	vmov	r0, r1, d7
 8007722:	eeb0 8a47 	vmov.f32	s16, s14
 8007726:	eef0 8a67 	vmov.f32	s17, s15
 800772a:	2300      	movs	r3, #0
 800772c:	f7f9 f9dc 	bl	8000ae8 <__aeabi_dcmpeq>
 8007730:	4681      	mov	r9, r0
 8007732:	b160      	cbz	r0, 800774e <_dtoa_r+0xee>
 8007734:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8007736:	2301      	movs	r3, #1
 8007738:	6013      	str	r3, [r2, #0]
 800773a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800773c:	2b00      	cmp	r3, #0
 800773e:	f000 8568 	beq.w	8008212 <_dtoa_r+0xbb2>
 8007742:	4b86      	ldr	r3, [pc, #536]	; (800795c <_dtoa_r+0x2fc>)
 8007744:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8007746:	6013      	str	r3, [r2, #0]
 8007748:	3b01      	subs	r3, #1
 800774a:	9300      	str	r3, [sp, #0]
 800774c:	e7da      	b.n	8007704 <_dtoa_r+0xa4>
 800774e:	aa10      	add	r2, sp, #64	; 0x40
 8007750:	a911      	add	r1, sp, #68	; 0x44
 8007752:	4620      	mov	r0, r4
 8007754:	eeb0 0a48 	vmov.f32	s0, s16
 8007758:	eef0 0a68 	vmov.f32	s1, s17
 800775c:	f001 f994 	bl	8008a88 <__d2b>
 8007760:	f3c8 550a 	ubfx	r5, r8, #20, #11
 8007764:	4682      	mov	sl, r0
 8007766:	2d00      	cmp	r5, #0
 8007768:	d07f      	beq.n	800786a <_dtoa_r+0x20a>
 800776a:	ee18 3a90 	vmov	r3, s17
 800776e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007772:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 8007776:	ec51 0b18 	vmov	r0, r1, d8
 800777a:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800777e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8007782:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 8007786:	4619      	mov	r1, r3
 8007788:	2200      	movs	r2, #0
 800778a:	4b75      	ldr	r3, [pc, #468]	; (8007960 <_dtoa_r+0x300>)
 800778c:	f7f8 fd8c 	bl	80002a8 <__aeabi_dsub>
 8007790:	a367      	add	r3, pc, #412	; (adr r3, 8007930 <_dtoa_r+0x2d0>)
 8007792:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007796:	f7f8 ff3f 	bl	8000618 <__aeabi_dmul>
 800779a:	a367      	add	r3, pc, #412	; (adr r3, 8007938 <_dtoa_r+0x2d8>)
 800779c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80077a0:	f7f8 fd84 	bl	80002ac <__adddf3>
 80077a4:	4606      	mov	r6, r0
 80077a6:	4628      	mov	r0, r5
 80077a8:	460f      	mov	r7, r1
 80077aa:	f7f8 fecb 	bl	8000544 <__aeabi_i2d>
 80077ae:	a364      	add	r3, pc, #400	; (adr r3, 8007940 <_dtoa_r+0x2e0>)
 80077b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80077b4:	f7f8 ff30 	bl	8000618 <__aeabi_dmul>
 80077b8:	4602      	mov	r2, r0
 80077ba:	460b      	mov	r3, r1
 80077bc:	4630      	mov	r0, r6
 80077be:	4639      	mov	r1, r7
 80077c0:	f7f8 fd74 	bl	80002ac <__adddf3>
 80077c4:	4606      	mov	r6, r0
 80077c6:	460f      	mov	r7, r1
 80077c8:	f7f9 f9d6 	bl	8000b78 <__aeabi_d2iz>
 80077cc:	2200      	movs	r2, #0
 80077ce:	4683      	mov	fp, r0
 80077d0:	2300      	movs	r3, #0
 80077d2:	4630      	mov	r0, r6
 80077d4:	4639      	mov	r1, r7
 80077d6:	f7f9 f991 	bl	8000afc <__aeabi_dcmplt>
 80077da:	b148      	cbz	r0, 80077f0 <_dtoa_r+0x190>
 80077dc:	4658      	mov	r0, fp
 80077de:	f7f8 feb1 	bl	8000544 <__aeabi_i2d>
 80077e2:	4632      	mov	r2, r6
 80077e4:	463b      	mov	r3, r7
 80077e6:	f7f9 f97f 	bl	8000ae8 <__aeabi_dcmpeq>
 80077ea:	b908      	cbnz	r0, 80077f0 <_dtoa_r+0x190>
 80077ec:	f10b 3bff 	add.w	fp, fp, #4294967295
 80077f0:	f1bb 0f16 	cmp.w	fp, #22
 80077f4:	d857      	bhi.n	80078a6 <_dtoa_r+0x246>
 80077f6:	4b5b      	ldr	r3, [pc, #364]	; (8007964 <_dtoa_r+0x304>)
 80077f8:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 80077fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007800:	ec51 0b18 	vmov	r0, r1, d8
 8007804:	f7f9 f97a 	bl	8000afc <__aeabi_dcmplt>
 8007808:	2800      	cmp	r0, #0
 800780a:	d04e      	beq.n	80078aa <_dtoa_r+0x24a>
 800780c:	f10b 3bff 	add.w	fp, fp, #4294967295
 8007810:	2300      	movs	r3, #0
 8007812:	930c      	str	r3, [sp, #48]	; 0x30
 8007814:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8007816:	1b5b      	subs	r3, r3, r5
 8007818:	1e5a      	subs	r2, r3, #1
 800781a:	bf45      	ittet	mi
 800781c:	f1c3 0301 	rsbmi	r3, r3, #1
 8007820:	9305      	strmi	r3, [sp, #20]
 8007822:	2300      	movpl	r3, #0
 8007824:	2300      	movmi	r3, #0
 8007826:	9206      	str	r2, [sp, #24]
 8007828:	bf54      	ite	pl
 800782a:	9305      	strpl	r3, [sp, #20]
 800782c:	9306      	strmi	r3, [sp, #24]
 800782e:	f1bb 0f00 	cmp.w	fp, #0
 8007832:	db3c      	blt.n	80078ae <_dtoa_r+0x24e>
 8007834:	9b06      	ldr	r3, [sp, #24]
 8007836:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 800783a:	445b      	add	r3, fp
 800783c:	9306      	str	r3, [sp, #24]
 800783e:	2300      	movs	r3, #0
 8007840:	9308      	str	r3, [sp, #32]
 8007842:	9b07      	ldr	r3, [sp, #28]
 8007844:	2b09      	cmp	r3, #9
 8007846:	d868      	bhi.n	800791a <_dtoa_r+0x2ba>
 8007848:	2b05      	cmp	r3, #5
 800784a:	bfc4      	itt	gt
 800784c:	3b04      	subgt	r3, #4
 800784e:	9307      	strgt	r3, [sp, #28]
 8007850:	9b07      	ldr	r3, [sp, #28]
 8007852:	f1a3 0302 	sub.w	r3, r3, #2
 8007856:	bfcc      	ite	gt
 8007858:	2500      	movgt	r5, #0
 800785a:	2501      	movle	r5, #1
 800785c:	2b03      	cmp	r3, #3
 800785e:	f200 8085 	bhi.w	800796c <_dtoa_r+0x30c>
 8007862:	e8df f003 	tbb	[pc, r3]
 8007866:	3b2e      	.short	0x3b2e
 8007868:	5839      	.short	0x5839
 800786a:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 800786e:	441d      	add	r5, r3
 8007870:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8007874:	2b20      	cmp	r3, #32
 8007876:	bfc1      	itttt	gt
 8007878:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800787c:	fa08 f803 	lslgt.w	r8, r8, r3
 8007880:	f205 4312 	addwgt	r3, r5, #1042	; 0x412
 8007884:	fa26 f303 	lsrgt.w	r3, r6, r3
 8007888:	bfd6      	itet	le
 800788a:	f1c3 0320 	rsble	r3, r3, #32
 800788e:	ea48 0003 	orrgt.w	r0, r8, r3
 8007892:	fa06 f003 	lslle.w	r0, r6, r3
 8007896:	f7f8 fe45 	bl	8000524 <__aeabi_ui2d>
 800789a:	2201      	movs	r2, #1
 800789c:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 80078a0:	3d01      	subs	r5, #1
 80078a2:	920e      	str	r2, [sp, #56]	; 0x38
 80078a4:	e76f      	b.n	8007786 <_dtoa_r+0x126>
 80078a6:	2301      	movs	r3, #1
 80078a8:	e7b3      	b.n	8007812 <_dtoa_r+0x1b2>
 80078aa:	900c      	str	r0, [sp, #48]	; 0x30
 80078ac:	e7b2      	b.n	8007814 <_dtoa_r+0x1b4>
 80078ae:	9b05      	ldr	r3, [sp, #20]
 80078b0:	eba3 030b 	sub.w	r3, r3, fp
 80078b4:	9305      	str	r3, [sp, #20]
 80078b6:	f1cb 0300 	rsb	r3, fp, #0
 80078ba:	9308      	str	r3, [sp, #32]
 80078bc:	2300      	movs	r3, #0
 80078be:	930b      	str	r3, [sp, #44]	; 0x2c
 80078c0:	e7bf      	b.n	8007842 <_dtoa_r+0x1e2>
 80078c2:	2300      	movs	r3, #0
 80078c4:	9309      	str	r3, [sp, #36]	; 0x24
 80078c6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80078c8:	2b00      	cmp	r3, #0
 80078ca:	dc52      	bgt.n	8007972 <_dtoa_r+0x312>
 80078cc:	2301      	movs	r3, #1
 80078ce:	9301      	str	r3, [sp, #4]
 80078d0:	9304      	str	r3, [sp, #16]
 80078d2:	461a      	mov	r2, r3
 80078d4:	920a      	str	r2, [sp, #40]	; 0x28
 80078d6:	e00b      	b.n	80078f0 <_dtoa_r+0x290>
 80078d8:	2301      	movs	r3, #1
 80078da:	e7f3      	b.n	80078c4 <_dtoa_r+0x264>
 80078dc:	2300      	movs	r3, #0
 80078de:	9309      	str	r3, [sp, #36]	; 0x24
 80078e0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80078e2:	445b      	add	r3, fp
 80078e4:	9301      	str	r3, [sp, #4]
 80078e6:	3301      	adds	r3, #1
 80078e8:	2b01      	cmp	r3, #1
 80078ea:	9304      	str	r3, [sp, #16]
 80078ec:	bfb8      	it	lt
 80078ee:	2301      	movlt	r3, #1
 80078f0:	69e0      	ldr	r0, [r4, #28]
 80078f2:	2100      	movs	r1, #0
 80078f4:	2204      	movs	r2, #4
 80078f6:	f102 0614 	add.w	r6, r2, #20
 80078fa:	429e      	cmp	r6, r3
 80078fc:	d93d      	bls.n	800797a <_dtoa_r+0x31a>
 80078fe:	6041      	str	r1, [r0, #4]
 8007900:	4620      	mov	r0, r4
 8007902:	f000 fd9f 	bl	8008444 <_Balloc>
 8007906:	9000      	str	r0, [sp, #0]
 8007908:	2800      	cmp	r0, #0
 800790a:	d139      	bne.n	8007980 <_dtoa_r+0x320>
 800790c:	4b16      	ldr	r3, [pc, #88]	; (8007968 <_dtoa_r+0x308>)
 800790e:	4602      	mov	r2, r0
 8007910:	f240 11af 	movw	r1, #431	; 0x1af
 8007914:	e6bd      	b.n	8007692 <_dtoa_r+0x32>
 8007916:	2301      	movs	r3, #1
 8007918:	e7e1      	b.n	80078de <_dtoa_r+0x27e>
 800791a:	2501      	movs	r5, #1
 800791c:	2300      	movs	r3, #0
 800791e:	9307      	str	r3, [sp, #28]
 8007920:	9509      	str	r5, [sp, #36]	; 0x24
 8007922:	f04f 33ff 	mov.w	r3, #4294967295
 8007926:	9301      	str	r3, [sp, #4]
 8007928:	9304      	str	r3, [sp, #16]
 800792a:	2200      	movs	r2, #0
 800792c:	2312      	movs	r3, #18
 800792e:	e7d1      	b.n	80078d4 <_dtoa_r+0x274>
 8007930:	636f4361 	.word	0x636f4361
 8007934:	3fd287a7 	.word	0x3fd287a7
 8007938:	8b60c8b3 	.word	0x8b60c8b3
 800793c:	3fc68a28 	.word	0x3fc68a28
 8007940:	509f79fb 	.word	0x509f79fb
 8007944:	3fd34413 	.word	0x3fd34413
 8007948:	0800974d 	.word	0x0800974d
 800794c:	08009764 	.word	0x08009764
 8007950:	7ff00000 	.word	0x7ff00000
 8007954:	08009749 	.word	0x08009749
 8007958:	08009740 	.word	0x08009740
 800795c:	0800971d 	.word	0x0800971d
 8007960:	3ff80000 	.word	0x3ff80000
 8007964:	08009850 	.word	0x08009850
 8007968:	080097bc 	.word	0x080097bc
 800796c:	2301      	movs	r3, #1
 800796e:	9309      	str	r3, [sp, #36]	; 0x24
 8007970:	e7d7      	b.n	8007922 <_dtoa_r+0x2c2>
 8007972:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007974:	9301      	str	r3, [sp, #4]
 8007976:	9304      	str	r3, [sp, #16]
 8007978:	e7ba      	b.n	80078f0 <_dtoa_r+0x290>
 800797a:	3101      	adds	r1, #1
 800797c:	0052      	lsls	r2, r2, #1
 800797e:	e7ba      	b.n	80078f6 <_dtoa_r+0x296>
 8007980:	69e3      	ldr	r3, [r4, #28]
 8007982:	9a00      	ldr	r2, [sp, #0]
 8007984:	601a      	str	r2, [r3, #0]
 8007986:	9b04      	ldr	r3, [sp, #16]
 8007988:	2b0e      	cmp	r3, #14
 800798a:	f200 80a8 	bhi.w	8007ade <_dtoa_r+0x47e>
 800798e:	2d00      	cmp	r5, #0
 8007990:	f000 80a5 	beq.w	8007ade <_dtoa_r+0x47e>
 8007994:	f1bb 0f00 	cmp.w	fp, #0
 8007998:	dd38      	ble.n	8007a0c <_dtoa_r+0x3ac>
 800799a:	4bc0      	ldr	r3, [pc, #768]	; (8007c9c <_dtoa_r+0x63c>)
 800799c:	f00b 020f 	and.w	r2, fp, #15
 80079a0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80079a4:	f41b 7f80 	tst.w	fp, #256	; 0x100
 80079a8:	e9d3 6700 	ldrd	r6, r7, [r3]
 80079ac:	ea4f 182b 	mov.w	r8, fp, asr #4
 80079b0:	d019      	beq.n	80079e6 <_dtoa_r+0x386>
 80079b2:	4bbb      	ldr	r3, [pc, #748]	; (8007ca0 <_dtoa_r+0x640>)
 80079b4:	ec51 0b18 	vmov	r0, r1, d8
 80079b8:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80079bc:	f7f8 ff56 	bl	800086c <__aeabi_ddiv>
 80079c0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80079c4:	f008 080f 	and.w	r8, r8, #15
 80079c8:	2503      	movs	r5, #3
 80079ca:	f8df 92d4 	ldr.w	r9, [pc, #724]	; 8007ca0 <_dtoa_r+0x640>
 80079ce:	f1b8 0f00 	cmp.w	r8, #0
 80079d2:	d10a      	bne.n	80079ea <_dtoa_r+0x38a>
 80079d4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80079d8:	4632      	mov	r2, r6
 80079da:	463b      	mov	r3, r7
 80079dc:	f7f8 ff46 	bl	800086c <__aeabi_ddiv>
 80079e0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80079e4:	e02b      	b.n	8007a3e <_dtoa_r+0x3de>
 80079e6:	2502      	movs	r5, #2
 80079e8:	e7ef      	b.n	80079ca <_dtoa_r+0x36a>
 80079ea:	f018 0f01 	tst.w	r8, #1
 80079ee:	d008      	beq.n	8007a02 <_dtoa_r+0x3a2>
 80079f0:	4630      	mov	r0, r6
 80079f2:	4639      	mov	r1, r7
 80079f4:	e9d9 2300 	ldrd	r2, r3, [r9]
 80079f8:	f7f8 fe0e 	bl	8000618 <__aeabi_dmul>
 80079fc:	3501      	adds	r5, #1
 80079fe:	4606      	mov	r6, r0
 8007a00:	460f      	mov	r7, r1
 8007a02:	ea4f 0868 	mov.w	r8, r8, asr #1
 8007a06:	f109 0908 	add.w	r9, r9, #8
 8007a0a:	e7e0      	b.n	80079ce <_dtoa_r+0x36e>
 8007a0c:	f000 809f 	beq.w	8007b4e <_dtoa_r+0x4ee>
 8007a10:	f1cb 0600 	rsb	r6, fp, #0
 8007a14:	4ba1      	ldr	r3, [pc, #644]	; (8007c9c <_dtoa_r+0x63c>)
 8007a16:	4fa2      	ldr	r7, [pc, #648]	; (8007ca0 <_dtoa_r+0x640>)
 8007a18:	f006 020f 	and.w	r2, r6, #15
 8007a1c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007a20:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007a24:	ec51 0b18 	vmov	r0, r1, d8
 8007a28:	f7f8 fdf6 	bl	8000618 <__aeabi_dmul>
 8007a2c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007a30:	1136      	asrs	r6, r6, #4
 8007a32:	2300      	movs	r3, #0
 8007a34:	2502      	movs	r5, #2
 8007a36:	2e00      	cmp	r6, #0
 8007a38:	d17e      	bne.n	8007b38 <_dtoa_r+0x4d8>
 8007a3a:	2b00      	cmp	r3, #0
 8007a3c:	d1d0      	bne.n	80079e0 <_dtoa_r+0x380>
 8007a3e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007a40:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8007a44:	2b00      	cmp	r3, #0
 8007a46:	f000 8084 	beq.w	8007b52 <_dtoa_r+0x4f2>
 8007a4a:	4b96      	ldr	r3, [pc, #600]	; (8007ca4 <_dtoa_r+0x644>)
 8007a4c:	2200      	movs	r2, #0
 8007a4e:	4640      	mov	r0, r8
 8007a50:	4649      	mov	r1, r9
 8007a52:	f7f9 f853 	bl	8000afc <__aeabi_dcmplt>
 8007a56:	2800      	cmp	r0, #0
 8007a58:	d07b      	beq.n	8007b52 <_dtoa_r+0x4f2>
 8007a5a:	9b04      	ldr	r3, [sp, #16]
 8007a5c:	2b00      	cmp	r3, #0
 8007a5e:	d078      	beq.n	8007b52 <_dtoa_r+0x4f2>
 8007a60:	9b01      	ldr	r3, [sp, #4]
 8007a62:	2b00      	cmp	r3, #0
 8007a64:	dd39      	ble.n	8007ada <_dtoa_r+0x47a>
 8007a66:	4b90      	ldr	r3, [pc, #576]	; (8007ca8 <_dtoa_r+0x648>)
 8007a68:	2200      	movs	r2, #0
 8007a6a:	4640      	mov	r0, r8
 8007a6c:	4649      	mov	r1, r9
 8007a6e:	f7f8 fdd3 	bl	8000618 <__aeabi_dmul>
 8007a72:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007a76:	9e01      	ldr	r6, [sp, #4]
 8007a78:	f10b 37ff 	add.w	r7, fp, #4294967295
 8007a7c:	3501      	adds	r5, #1
 8007a7e:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8007a82:	4628      	mov	r0, r5
 8007a84:	f7f8 fd5e 	bl	8000544 <__aeabi_i2d>
 8007a88:	4642      	mov	r2, r8
 8007a8a:	464b      	mov	r3, r9
 8007a8c:	f7f8 fdc4 	bl	8000618 <__aeabi_dmul>
 8007a90:	4b86      	ldr	r3, [pc, #536]	; (8007cac <_dtoa_r+0x64c>)
 8007a92:	2200      	movs	r2, #0
 8007a94:	f7f8 fc0a 	bl	80002ac <__adddf3>
 8007a98:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 8007a9c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007aa0:	9303      	str	r3, [sp, #12]
 8007aa2:	2e00      	cmp	r6, #0
 8007aa4:	d158      	bne.n	8007b58 <_dtoa_r+0x4f8>
 8007aa6:	4b82      	ldr	r3, [pc, #520]	; (8007cb0 <_dtoa_r+0x650>)
 8007aa8:	2200      	movs	r2, #0
 8007aaa:	4640      	mov	r0, r8
 8007aac:	4649      	mov	r1, r9
 8007aae:	f7f8 fbfb 	bl	80002a8 <__aeabi_dsub>
 8007ab2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007ab6:	4680      	mov	r8, r0
 8007ab8:	4689      	mov	r9, r1
 8007aba:	f7f9 f83d 	bl	8000b38 <__aeabi_dcmpgt>
 8007abe:	2800      	cmp	r0, #0
 8007ac0:	f040 8296 	bne.w	8007ff0 <_dtoa_r+0x990>
 8007ac4:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 8007ac8:	4640      	mov	r0, r8
 8007aca:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8007ace:	4649      	mov	r1, r9
 8007ad0:	f7f9 f814 	bl	8000afc <__aeabi_dcmplt>
 8007ad4:	2800      	cmp	r0, #0
 8007ad6:	f040 8289 	bne.w	8007fec <_dtoa_r+0x98c>
 8007ada:	ed8d 8b02 	vstr	d8, [sp, #8]
 8007ade:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8007ae0:	2b00      	cmp	r3, #0
 8007ae2:	f2c0 814e 	blt.w	8007d82 <_dtoa_r+0x722>
 8007ae6:	f1bb 0f0e 	cmp.w	fp, #14
 8007aea:	f300 814a 	bgt.w	8007d82 <_dtoa_r+0x722>
 8007aee:	4b6b      	ldr	r3, [pc, #428]	; (8007c9c <_dtoa_r+0x63c>)
 8007af0:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8007af4:	e9d3 8900 	ldrd	r8, r9, [r3]
 8007af8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007afa:	2b00      	cmp	r3, #0
 8007afc:	f280 80dc 	bge.w	8007cb8 <_dtoa_r+0x658>
 8007b00:	9b04      	ldr	r3, [sp, #16]
 8007b02:	2b00      	cmp	r3, #0
 8007b04:	f300 80d8 	bgt.w	8007cb8 <_dtoa_r+0x658>
 8007b08:	f040 826f 	bne.w	8007fea <_dtoa_r+0x98a>
 8007b0c:	4b68      	ldr	r3, [pc, #416]	; (8007cb0 <_dtoa_r+0x650>)
 8007b0e:	2200      	movs	r2, #0
 8007b10:	4640      	mov	r0, r8
 8007b12:	4649      	mov	r1, r9
 8007b14:	f7f8 fd80 	bl	8000618 <__aeabi_dmul>
 8007b18:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007b1c:	f7f9 f802 	bl	8000b24 <__aeabi_dcmpge>
 8007b20:	9e04      	ldr	r6, [sp, #16]
 8007b22:	4637      	mov	r7, r6
 8007b24:	2800      	cmp	r0, #0
 8007b26:	f040 8245 	bne.w	8007fb4 <_dtoa_r+0x954>
 8007b2a:	9d00      	ldr	r5, [sp, #0]
 8007b2c:	2331      	movs	r3, #49	; 0x31
 8007b2e:	f805 3b01 	strb.w	r3, [r5], #1
 8007b32:	f10b 0b01 	add.w	fp, fp, #1
 8007b36:	e241      	b.n	8007fbc <_dtoa_r+0x95c>
 8007b38:	07f2      	lsls	r2, r6, #31
 8007b3a:	d505      	bpl.n	8007b48 <_dtoa_r+0x4e8>
 8007b3c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007b40:	f7f8 fd6a 	bl	8000618 <__aeabi_dmul>
 8007b44:	3501      	adds	r5, #1
 8007b46:	2301      	movs	r3, #1
 8007b48:	1076      	asrs	r6, r6, #1
 8007b4a:	3708      	adds	r7, #8
 8007b4c:	e773      	b.n	8007a36 <_dtoa_r+0x3d6>
 8007b4e:	2502      	movs	r5, #2
 8007b50:	e775      	b.n	8007a3e <_dtoa_r+0x3de>
 8007b52:	9e04      	ldr	r6, [sp, #16]
 8007b54:	465f      	mov	r7, fp
 8007b56:	e792      	b.n	8007a7e <_dtoa_r+0x41e>
 8007b58:	9900      	ldr	r1, [sp, #0]
 8007b5a:	4b50      	ldr	r3, [pc, #320]	; (8007c9c <_dtoa_r+0x63c>)
 8007b5c:	ed9d 7b02 	vldr	d7, [sp, #8]
 8007b60:	4431      	add	r1, r6
 8007b62:	9102      	str	r1, [sp, #8]
 8007b64:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007b66:	eeb0 9a47 	vmov.f32	s18, s14
 8007b6a:	eef0 9a67 	vmov.f32	s19, s15
 8007b6e:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8007b72:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8007b76:	2900      	cmp	r1, #0
 8007b78:	d044      	beq.n	8007c04 <_dtoa_r+0x5a4>
 8007b7a:	494e      	ldr	r1, [pc, #312]	; (8007cb4 <_dtoa_r+0x654>)
 8007b7c:	2000      	movs	r0, #0
 8007b7e:	f7f8 fe75 	bl	800086c <__aeabi_ddiv>
 8007b82:	ec53 2b19 	vmov	r2, r3, d9
 8007b86:	f7f8 fb8f 	bl	80002a8 <__aeabi_dsub>
 8007b8a:	9d00      	ldr	r5, [sp, #0]
 8007b8c:	ec41 0b19 	vmov	d9, r0, r1
 8007b90:	4649      	mov	r1, r9
 8007b92:	4640      	mov	r0, r8
 8007b94:	f7f8 fff0 	bl	8000b78 <__aeabi_d2iz>
 8007b98:	4606      	mov	r6, r0
 8007b9a:	f7f8 fcd3 	bl	8000544 <__aeabi_i2d>
 8007b9e:	4602      	mov	r2, r0
 8007ba0:	460b      	mov	r3, r1
 8007ba2:	4640      	mov	r0, r8
 8007ba4:	4649      	mov	r1, r9
 8007ba6:	f7f8 fb7f 	bl	80002a8 <__aeabi_dsub>
 8007baa:	3630      	adds	r6, #48	; 0x30
 8007bac:	f805 6b01 	strb.w	r6, [r5], #1
 8007bb0:	ec53 2b19 	vmov	r2, r3, d9
 8007bb4:	4680      	mov	r8, r0
 8007bb6:	4689      	mov	r9, r1
 8007bb8:	f7f8 ffa0 	bl	8000afc <__aeabi_dcmplt>
 8007bbc:	2800      	cmp	r0, #0
 8007bbe:	d164      	bne.n	8007c8a <_dtoa_r+0x62a>
 8007bc0:	4642      	mov	r2, r8
 8007bc2:	464b      	mov	r3, r9
 8007bc4:	4937      	ldr	r1, [pc, #220]	; (8007ca4 <_dtoa_r+0x644>)
 8007bc6:	2000      	movs	r0, #0
 8007bc8:	f7f8 fb6e 	bl	80002a8 <__aeabi_dsub>
 8007bcc:	ec53 2b19 	vmov	r2, r3, d9
 8007bd0:	f7f8 ff94 	bl	8000afc <__aeabi_dcmplt>
 8007bd4:	2800      	cmp	r0, #0
 8007bd6:	f040 80b6 	bne.w	8007d46 <_dtoa_r+0x6e6>
 8007bda:	9b02      	ldr	r3, [sp, #8]
 8007bdc:	429d      	cmp	r5, r3
 8007bde:	f43f af7c 	beq.w	8007ada <_dtoa_r+0x47a>
 8007be2:	4b31      	ldr	r3, [pc, #196]	; (8007ca8 <_dtoa_r+0x648>)
 8007be4:	ec51 0b19 	vmov	r0, r1, d9
 8007be8:	2200      	movs	r2, #0
 8007bea:	f7f8 fd15 	bl	8000618 <__aeabi_dmul>
 8007bee:	4b2e      	ldr	r3, [pc, #184]	; (8007ca8 <_dtoa_r+0x648>)
 8007bf0:	ec41 0b19 	vmov	d9, r0, r1
 8007bf4:	2200      	movs	r2, #0
 8007bf6:	4640      	mov	r0, r8
 8007bf8:	4649      	mov	r1, r9
 8007bfa:	f7f8 fd0d 	bl	8000618 <__aeabi_dmul>
 8007bfe:	4680      	mov	r8, r0
 8007c00:	4689      	mov	r9, r1
 8007c02:	e7c5      	b.n	8007b90 <_dtoa_r+0x530>
 8007c04:	ec51 0b17 	vmov	r0, r1, d7
 8007c08:	f7f8 fd06 	bl	8000618 <__aeabi_dmul>
 8007c0c:	9b02      	ldr	r3, [sp, #8]
 8007c0e:	9d00      	ldr	r5, [sp, #0]
 8007c10:	930f      	str	r3, [sp, #60]	; 0x3c
 8007c12:	ec41 0b19 	vmov	d9, r0, r1
 8007c16:	4649      	mov	r1, r9
 8007c18:	4640      	mov	r0, r8
 8007c1a:	f7f8 ffad 	bl	8000b78 <__aeabi_d2iz>
 8007c1e:	4606      	mov	r6, r0
 8007c20:	f7f8 fc90 	bl	8000544 <__aeabi_i2d>
 8007c24:	3630      	adds	r6, #48	; 0x30
 8007c26:	4602      	mov	r2, r0
 8007c28:	460b      	mov	r3, r1
 8007c2a:	4640      	mov	r0, r8
 8007c2c:	4649      	mov	r1, r9
 8007c2e:	f7f8 fb3b 	bl	80002a8 <__aeabi_dsub>
 8007c32:	f805 6b01 	strb.w	r6, [r5], #1
 8007c36:	9b02      	ldr	r3, [sp, #8]
 8007c38:	429d      	cmp	r5, r3
 8007c3a:	4680      	mov	r8, r0
 8007c3c:	4689      	mov	r9, r1
 8007c3e:	f04f 0200 	mov.w	r2, #0
 8007c42:	d124      	bne.n	8007c8e <_dtoa_r+0x62e>
 8007c44:	4b1b      	ldr	r3, [pc, #108]	; (8007cb4 <_dtoa_r+0x654>)
 8007c46:	ec51 0b19 	vmov	r0, r1, d9
 8007c4a:	f7f8 fb2f 	bl	80002ac <__adddf3>
 8007c4e:	4602      	mov	r2, r0
 8007c50:	460b      	mov	r3, r1
 8007c52:	4640      	mov	r0, r8
 8007c54:	4649      	mov	r1, r9
 8007c56:	f7f8 ff6f 	bl	8000b38 <__aeabi_dcmpgt>
 8007c5a:	2800      	cmp	r0, #0
 8007c5c:	d173      	bne.n	8007d46 <_dtoa_r+0x6e6>
 8007c5e:	ec53 2b19 	vmov	r2, r3, d9
 8007c62:	4914      	ldr	r1, [pc, #80]	; (8007cb4 <_dtoa_r+0x654>)
 8007c64:	2000      	movs	r0, #0
 8007c66:	f7f8 fb1f 	bl	80002a8 <__aeabi_dsub>
 8007c6a:	4602      	mov	r2, r0
 8007c6c:	460b      	mov	r3, r1
 8007c6e:	4640      	mov	r0, r8
 8007c70:	4649      	mov	r1, r9
 8007c72:	f7f8 ff43 	bl	8000afc <__aeabi_dcmplt>
 8007c76:	2800      	cmp	r0, #0
 8007c78:	f43f af2f 	beq.w	8007ada <_dtoa_r+0x47a>
 8007c7c:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8007c7e:	1e6b      	subs	r3, r5, #1
 8007c80:	930f      	str	r3, [sp, #60]	; 0x3c
 8007c82:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8007c86:	2b30      	cmp	r3, #48	; 0x30
 8007c88:	d0f8      	beq.n	8007c7c <_dtoa_r+0x61c>
 8007c8a:	46bb      	mov	fp, r7
 8007c8c:	e04a      	b.n	8007d24 <_dtoa_r+0x6c4>
 8007c8e:	4b06      	ldr	r3, [pc, #24]	; (8007ca8 <_dtoa_r+0x648>)
 8007c90:	f7f8 fcc2 	bl	8000618 <__aeabi_dmul>
 8007c94:	4680      	mov	r8, r0
 8007c96:	4689      	mov	r9, r1
 8007c98:	e7bd      	b.n	8007c16 <_dtoa_r+0x5b6>
 8007c9a:	bf00      	nop
 8007c9c:	08009850 	.word	0x08009850
 8007ca0:	08009828 	.word	0x08009828
 8007ca4:	3ff00000 	.word	0x3ff00000
 8007ca8:	40240000 	.word	0x40240000
 8007cac:	401c0000 	.word	0x401c0000
 8007cb0:	40140000 	.word	0x40140000
 8007cb4:	3fe00000 	.word	0x3fe00000
 8007cb8:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8007cbc:	9d00      	ldr	r5, [sp, #0]
 8007cbe:	4642      	mov	r2, r8
 8007cc0:	464b      	mov	r3, r9
 8007cc2:	4630      	mov	r0, r6
 8007cc4:	4639      	mov	r1, r7
 8007cc6:	f7f8 fdd1 	bl	800086c <__aeabi_ddiv>
 8007cca:	f7f8 ff55 	bl	8000b78 <__aeabi_d2iz>
 8007cce:	9001      	str	r0, [sp, #4]
 8007cd0:	f7f8 fc38 	bl	8000544 <__aeabi_i2d>
 8007cd4:	4642      	mov	r2, r8
 8007cd6:	464b      	mov	r3, r9
 8007cd8:	f7f8 fc9e 	bl	8000618 <__aeabi_dmul>
 8007cdc:	4602      	mov	r2, r0
 8007cde:	460b      	mov	r3, r1
 8007ce0:	4630      	mov	r0, r6
 8007ce2:	4639      	mov	r1, r7
 8007ce4:	f7f8 fae0 	bl	80002a8 <__aeabi_dsub>
 8007ce8:	9e01      	ldr	r6, [sp, #4]
 8007cea:	9f04      	ldr	r7, [sp, #16]
 8007cec:	3630      	adds	r6, #48	; 0x30
 8007cee:	f805 6b01 	strb.w	r6, [r5], #1
 8007cf2:	9e00      	ldr	r6, [sp, #0]
 8007cf4:	1bae      	subs	r6, r5, r6
 8007cf6:	42b7      	cmp	r7, r6
 8007cf8:	4602      	mov	r2, r0
 8007cfa:	460b      	mov	r3, r1
 8007cfc:	d134      	bne.n	8007d68 <_dtoa_r+0x708>
 8007cfe:	f7f8 fad5 	bl	80002ac <__adddf3>
 8007d02:	4642      	mov	r2, r8
 8007d04:	464b      	mov	r3, r9
 8007d06:	4606      	mov	r6, r0
 8007d08:	460f      	mov	r7, r1
 8007d0a:	f7f8 ff15 	bl	8000b38 <__aeabi_dcmpgt>
 8007d0e:	b9c8      	cbnz	r0, 8007d44 <_dtoa_r+0x6e4>
 8007d10:	4642      	mov	r2, r8
 8007d12:	464b      	mov	r3, r9
 8007d14:	4630      	mov	r0, r6
 8007d16:	4639      	mov	r1, r7
 8007d18:	f7f8 fee6 	bl	8000ae8 <__aeabi_dcmpeq>
 8007d1c:	b110      	cbz	r0, 8007d24 <_dtoa_r+0x6c4>
 8007d1e:	9b01      	ldr	r3, [sp, #4]
 8007d20:	07db      	lsls	r3, r3, #31
 8007d22:	d40f      	bmi.n	8007d44 <_dtoa_r+0x6e4>
 8007d24:	4651      	mov	r1, sl
 8007d26:	4620      	mov	r0, r4
 8007d28:	f000 fbcc 	bl	80084c4 <_Bfree>
 8007d2c:	2300      	movs	r3, #0
 8007d2e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8007d30:	702b      	strb	r3, [r5, #0]
 8007d32:	f10b 0301 	add.w	r3, fp, #1
 8007d36:	6013      	str	r3, [r2, #0]
 8007d38:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007d3a:	2b00      	cmp	r3, #0
 8007d3c:	f43f ace2 	beq.w	8007704 <_dtoa_r+0xa4>
 8007d40:	601d      	str	r5, [r3, #0]
 8007d42:	e4df      	b.n	8007704 <_dtoa_r+0xa4>
 8007d44:	465f      	mov	r7, fp
 8007d46:	462b      	mov	r3, r5
 8007d48:	461d      	mov	r5, r3
 8007d4a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007d4e:	2a39      	cmp	r2, #57	; 0x39
 8007d50:	d106      	bne.n	8007d60 <_dtoa_r+0x700>
 8007d52:	9a00      	ldr	r2, [sp, #0]
 8007d54:	429a      	cmp	r2, r3
 8007d56:	d1f7      	bne.n	8007d48 <_dtoa_r+0x6e8>
 8007d58:	9900      	ldr	r1, [sp, #0]
 8007d5a:	2230      	movs	r2, #48	; 0x30
 8007d5c:	3701      	adds	r7, #1
 8007d5e:	700a      	strb	r2, [r1, #0]
 8007d60:	781a      	ldrb	r2, [r3, #0]
 8007d62:	3201      	adds	r2, #1
 8007d64:	701a      	strb	r2, [r3, #0]
 8007d66:	e790      	b.n	8007c8a <_dtoa_r+0x62a>
 8007d68:	4ba3      	ldr	r3, [pc, #652]	; (8007ff8 <_dtoa_r+0x998>)
 8007d6a:	2200      	movs	r2, #0
 8007d6c:	f7f8 fc54 	bl	8000618 <__aeabi_dmul>
 8007d70:	2200      	movs	r2, #0
 8007d72:	2300      	movs	r3, #0
 8007d74:	4606      	mov	r6, r0
 8007d76:	460f      	mov	r7, r1
 8007d78:	f7f8 feb6 	bl	8000ae8 <__aeabi_dcmpeq>
 8007d7c:	2800      	cmp	r0, #0
 8007d7e:	d09e      	beq.n	8007cbe <_dtoa_r+0x65e>
 8007d80:	e7d0      	b.n	8007d24 <_dtoa_r+0x6c4>
 8007d82:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007d84:	2a00      	cmp	r2, #0
 8007d86:	f000 80ca 	beq.w	8007f1e <_dtoa_r+0x8be>
 8007d8a:	9a07      	ldr	r2, [sp, #28]
 8007d8c:	2a01      	cmp	r2, #1
 8007d8e:	f300 80ad 	bgt.w	8007eec <_dtoa_r+0x88c>
 8007d92:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8007d94:	2a00      	cmp	r2, #0
 8007d96:	f000 80a5 	beq.w	8007ee4 <_dtoa_r+0x884>
 8007d9a:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8007d9e:	9e08      	ldr	r6, [sp, #32]
 8007da0:	9d05      	ldr	r5, [sp, #20]
 8007da2:	9a05      	ldr	r2, [sp, #20]
 8007da4:	441a      	add	r2, r3
 8007da6:	9205      	str	r2, [sp, #20]
 8007da8:	9a06      	ldr	r2, [sp, #24]
 8007daa:	2101      	movs	r1, #1
 8007dac:	441a      	add	r2, r3
 8007dae:	4620      	mov	r0, r4
 8007db0:	9206      	str	r2, [sp, #24]
 8007db2:	f000 fc3d 	bl	8008630 <__i2b>
 8007db6:	4607      	mov	r7, r0
 8007db8:	b165      	cbz	r5, 8007dd4 <_dtoa_r+0x774>
 8007dba:	9b06      	ldr	r3, [sp, #24]
 8007dbc:	2b00      	cmp	r3, #0
 8007dbe:	dd09      	ble.n	8007dd4 <_dtoa_r+0x774>
 8007dc0:	42ab      	cmp	r3, r5
 8007dc2:	9a05      	ldr	r2, [sp, #20]
 8007dc4:	bfa8      	it	ge
 8007dc6:	462b      	movge	r3, r5
 8007dc8:	1ad2      	subs	r2, r2, r3
 8007dca:	9205      	str	r2, [sp, #20]
 8007dcc:	9a06      	ldr	r2, [sp, #24]
 8007dce:	1aed      	subs	r5, r5, r3
 8007dd0:	1ad3      	subs	r3, r2, r3
 8007dd2:	9306      	str	r3, [sp, #24]
 8007dd4:	9b08      	ldr	r3, [sp, #32]
 8007dd6:	b1f3      	cbz	r3, 8007e16 <_dtoa_r+0x7b6>
 8007dd8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007dda:	2b00      	cmp	r3, #0
 8007ddc:	f000 80a3 	beq.w	8007f26 <_dtoa_r+0x8c6>
 8007de0:	2e00      	cmp	r6, #0
 8007de2:	dd10      	ble.n	8007e06 <_dtoa_r+0x7a6>
 8007de4:	4639      	mov	r1, r7
 8007de6:	4632      	mov	r2, r6
 8007de8:	4620      	mov	r0, r4
 8007dea:	f000 fce1 	bl	80087b0 <__pow5mult>
 8007dee:	4652      	mov	r2, sl
 8007df0:	4601      	mov	r1, r0
 8007df2:	4607      	mov	r7, r0
 8007df4:	4620      	mov	r0, r4
 8007df6:	f000 fc31 	bl	800865c <__multiply>
 8007dfa:	4651      	mov	r1, sl
 8007dfc:	4680      	mov	r8, r0
 8007dfe:	4620      	mov	r0, r4
 8007e00:	f000 fb60 	bl	80084c4 <_Bfree>
 8007e04:	46c2      	mov	sl, r8
 8007e06:	9b08      	ldr	r3, [sp, #32]
 8007e08:	1b9a      	subs	r2, r3, r6
 8007e0a:	d004      	beq.n	8007e16 <_dtoa_r+0x7b6>
 8007e0c:	4651      	mov	r1, sl
 8007e0e:	4620      	mov	r0, r4
 8007e10:	f000 fcce 	bl	80087b0 <__pow5mult>
 8007e14:	4682      	mov	sl, r0
 8007e16:	2101      	movs	r1, #1
 8007e18:	4620      	mov	r0, r4
 8007e1a:	f000 fc09 	bl	8008630 <__i2b>
 8007e1e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007e20:	2b00      	cmp	r3, #0
 8007e22:	4606      	mov	r6, r0
 8007e24:	f340 8081 	ble.w	8007f2a <_dtoa_r+0x8ca>
 8007e28:	461a      	mov	r2, r3
 8007e2a:	4601      	mov	r1, r0
 8007e2c:	4620      	mov	r0, r4
 8007e2e:	f000 fcbf 	bl	80087b0 <__pow5mult>
 8007e32:	9b07      	ldr	r3, [sp, #28]
 8007e34:	2b01      	cmp	r3, #1
 8007e36:	4606      	mov	r6, r0
 8007e38:	dd7a      	ble.n	8007f30 <_dtoa_r+0x8d0>
 8007e3a:	f04f 0800 	mov.w	r8, #0
 8007e3e:	6933      	ldr	r3, [r6, #16]
 8007e40:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8007e44:	6918      	ldr	r0, [r3, #16]
 8007e46:	f000 fba5 	bl	8008594 <__hi0bits>
 8007e4a:	f1c0 0020 	rsb	r0, r0, #32
 8007e4e:	9b06      	ldr	r3, [sp, #24]
 8007e50:	4418      	add	r0, r3
 8007e52:	f010 001f 	ands.w	r0, r0, #31
 8007e56:	f000 8094 	beq.w	8007f82 <_dtoa_r+0x922>
 8007e5a:	f1c0 0320 	rsb	r3, r0, #32
 8007e5e:	2b04      	cmp	r3, #4
 8007e60:	f340 8085 	ble.w	8007f6e <_dtoa_r+0x90e>
 8007e64:	9b05      	ldr	r3, [sp, #20]
 8007e66:	f1c0 001c 	rsb	r0, r0, #28
 8007e6a:	4403      	add	r3, r0
 8007e6c:	9305      	str	r3, [sp, #20]
 8007e6e:	9b06      	ldr	r3, [sp, #24]
 8007e70:	4403      	add	r3, r0
 8007e72:	4405      	add	r5, r0
 8007e74:	9306      	str	r3, [sp, #24]
 8007e76:	9b05      	ldr	r3, [sp, #20]
 8007e78:	2b00      	cmp	r3, #0
 8007e7a:	dd05      	ble.n	8007e88 <_dtoa_r+0x828>
 8007e7c:	4651      	mov	r1, sl
 8007e7e:	461a      	mov	r2, r3
 8007e80:	4620      	mov	r0, r4
 8007e82:	f000 fcef 	bl	8008864 <__lshift>
 8007e86:	4682      	mov	sl, r0
 8007e88:	9b06      	ldr	r3, [sp, #24]
 8007e8a:	2b00      	cmp	r3, #0
 8007e8c:	dd05      	ble.n	8007e9a <_dtoa_r+0x83a>
 8007e8e:	4631      	mov	r1, r6
 8007e90:	461a      	mov	r2, r3
 8007e92:	4620      	mov	r0, r4
 8007e94:	f000 fce6 	bl	8008864 <__lshift>
 8007e98:	4606      	mov	r6, r0
 8007e9a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007e9c:	2b00      	cmp	r3, #0
 8007e9e:	d072      	beq.n	8007f86 <_dtoa_r+0x926>
 8007ea0:	4631      	mov	r1, r6
 8007ea2:	4650      	mov	r0, sl
 8007ea4:	f000 fd4a 	bl	800893c <__mcmp>
 8007ea8:	2800      	cmp	r0, #0
 8007eaa:	da6c      	bge.n	8007f86 <_dtoa_r+0x926>
 8007eac:	2300      	movs	r3, #0
 8007eae:	4651      	mov	r1, sl
 8007eb0:	220a      	movs	r2, #10
 8007eb2:	4620      	mov	r0, r4
 8007eb4:	f000 fb28 	bl	8008508 <__multadd>
 8007eb8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007eba:	f10b 3bff 	add.w	fp, fp, #4294967295
 8007ebe:	4682      	mov	sl, r0
 8007ec0:	2b00      	cmp	r3, #0
 8007ec2:	f000 81b0 	beq.w	8008226 <_dtoa_r+0xbc6>
 8007ec6:	2300      	movs	r3, #0
 8007ec8:	4639      	mov	r1, r7
 8007eca:	220a      	movs	r2, #10
 8007ecc:	4620      	mov	r0, r4
 8007ece:	f000 fb1b 	bl	8008508 <__multadd>
 8007ed2:	9b01      	ldr	r3, [sp, #4]
 8007ed4:	2b00      	cmp	r3, #0
 8007ed6:	4607      	mov	r7, r0
 8007ed8:	f300 8096 	bgt.w	8008008 <_dtoa_r+0x9a8>
 8007edc:	9b07      	ldr	r3, [sp, #28]
 8007ede:	2b02      	cmp	r3, #2
 8007ee0:	dc59      	bgt.n	8007f96 <_dtoa_r+0x936>
 8007ee2:	e091      	b.n	8008008 <_dtoa_r+0x9a8>
 8007ee4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8007ee6:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8007eea:	e758      	b.n	8007d9e <_dtoa_r+0x73e>
 8007eec:	9b04      	ldr	r3, [sp, #16]
 8007eee:	1e5e      	subs	r6, r3, #1
 8007ef0:	9b08      	ldr	r3, [sp, #32]
 8007ef2:	42b3      	cmp	r3, r6
 8007ef4:	bfbf      	itttt	lt
 8007ef6:	9b08      	ldrlt	r3, [sp, #32]
 8007ef8:	9a0b      	ldrlt	r2, [sp, #44]	; 0x2c
 8007efa:	9608      	strlt	r6, [sp, #32]
 8007efc:	1af3      	sublt	r3, r6, r3
 8007efe:	bfb4      	ite	lt
 8007f00:	18d2      	addlt	r2, r2, r3
 8007f02:	1b9e      	subge	r6, r3, r6
 8007f04:	9b04      	ldr	r3, [sp, #16]
 8007f06:	bfbc      	itt	lt
 8007f08:	920b      	strlt	r2, [sp, #44]	; 0x2c
 8007f0a:	2600      	movlt	r6, #0
 8007f0c:	2b00      	cmp	r3, #0
 8007f0e:	bfb7      	itett	lt
 8007f10:	e9dd 2304 	ldrdlt	r2, r3, [sp, #16]
 8007f14:	e9dd 3504 	ldrdge	r3, r5, [sp, #16]
 8007f18:	1a9d      	sublt	r5, r3, r2
 8007f1a:	2300      	movlt	r3, #0
 8007f1c:	e741      	b.n	8007da2 <_dtoa_r+0x742>
 8007f1e:	9e08      	ldr	r6, [sp, #32]
 8007f20:	9d05      	ldr	r5, [sp, #20]
 8007f22:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8007f24:	e748      	b.n	8007db8 <_dtoa_r+0x758>
 8007f26:	9a08      	ldr	r2, [sp, #32]
 8007f28:	e770      	b.n	8007e0c <_dtoa_r+0x7ac>
 8007f2a:	9b07      	ldr	r3, [sp, #28]
 8007f2c:	2b01      	cmp	r3, #1
 8007f2e:	dc19      	bgt.n	8007f64 <_dtoa_r+0x904>
 8007f30:	9b02      	ldr	r3, [sp, #8]
 8007f32:	b9bb      	cbnz	r3, 8007f64 <_dtoa_r+0x904>
 8007f34:	9b03      	ldr	r3, [sp, #12]
 8007f36:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007f3a:	b99b      	cbnz	r3, 8007f64 <_dtoa_r+0x904>
 8007f3c:	9b03      	ldr	r3, [sp, #12]
 8007f3e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8007f42:	0d1b      	lsrs	r3, r3, #20
 8007f44:	051b      	lsls	r3, r3, #20
 8007f46:	b183      	cbz	r3, 8007f6a <_dtoa_r+0x90a>
 8007f48:	9b05      	ldr	r3, [sp, #20]
 8007f4a:	3301      	adds	r3, #1
 8007f4c:	9305      	str	r3, [sp, #20]
 8007f4e:	9b06      	ldr	r3, [sp, #24]
 8007f50:	3301      	adds	r3, #1
 8007f52:	9306      	str	r3, [sp, #24]
 8007f54:	f04f 0801 	mov.w	r8, #1
 8007f58:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007f5a:	2b00      	cmp	r3, #0
 8007f5c:	f47f af6f 	bne.w	8007e3e <_dtoa_r+0x7de>
 8007f60:	2001      	movs	r0, #1
 8007f62:	e774      	b.n	8007e4e <_dtoa_r+0x7ee>
 8007f64:	f04f 0800 	mov.w	r8, #0
 8007f68:	e7f6      	b.n	8007f58 <_dtoa_r+0x8f8>
 8007f6a:	4698      	mov	r8, r3
 8007f6c:	e7f4      	b.n	8007f58 <_dtoa_r+0x8f8>
 8007f6e:	d082      	beq.n	8007e76 <_dtoa_r+0x816>
 8007f70:	9a05      	ldr	r2, [sp, #20]
 8007f72:	331c      	adds	r3, #28
 8007f74:	441a      	add	r2, r3
 8007f76:	9205      	str	r2, [sp, #20]
 8007f78:	9a06      	ldr	r2, [sp, #24]
 8007f7a:	441a      	add	r2, r3
 8007f7c:	441d      	add	r5, r3
 8007f7e:	9206      	str	r2, [sp, #24]
 8007f80:	e779      	b.n	8007e76 <_dtoa_r+0x816>
 8007f82:	4603      	mov	r3, r0
 8007f84:	e7f4      	b.n	8007f70 <_dtoa_r+0x910>
 8007f86:	9b04      	ldr	r3, [sp, #16]
 8007f88:	2b00      	cmp	r3, #0
 8007f8a:	dc37      	bgt.n	8007ffc <_dtoa_r+0x99c>
 8007f8c:	9b07      	ldr	r3, [sp, #28]
 8007f8e:	2b02      	cmp	r3, #2
 8007f90:	dd34      	ble.n	8007ffc <_dtoa_r+0x99c>
 8007f92:	9b04      	ldr	r3, [sp, #16]
 8007f94:	9301      	str	r3, [sp, #4]
 8007f96:	9b01      	ldr	r3, [sp, #4]
 8007f98:	b963      	cbnz	r3, 8007fb4 <_dtoa_r+0x954>
 8007f9a:	4631      	mov	r1, r6
 8007f9c:	2205      	movs	r2, #5
 8007f9e:	4620      	mov	r0, r4
 8007fa0:	f000 fab2 	bl	8008508 <__multadd>
 8007fa4:	4601      	mov	r1, r0
 8007fa6:	4606      	mov	r6, r0
 8007fa8:	4650      	mov	r0, sl
 8007faa:	f000 fcc7 	bl	800893c <__mcmp>
 8007fae:	2800      	cmp	r0, #0
 8007fb0:	f73f adbb 	bgt.w	8007b2a <_dtoa_r+0x4ca>
 8007fb4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007fb6:	9d00      	ldr	r5, [sp, #0]
 8007fb8:	ea6f 0b03 	mvn.w	fp, r3
 8007fbc:	f04f 0800 	mov.w	r8, #0
 8007fc0:	4631      	mov	r1, r6
 8007fc2:	4620      	mov	r0, r4
 8007fc4:	f000 fa7e 	bl	80084c4 <_Bfree>
 8007fc8:	2f00      	cmp	r7, #0
 8007fca:	f43f aeab 	beq.w	8007d24 <_dtoa_r+0x6c4>
 8007fce:	f1b8 0f00 	cmp.w	r8, #0
 8007fd2:	d005      	beq.n	8007fe0 <_dtoa_r+0x980>
 8007fd4:	45b8      	cmp	r8, r7
 8007fd6:	d003      	beq.n	8007fe0 <_dtoa_r+0x980>
 8007fd8:	4641      	mov	r1, r8
 8007fda:	4620      	mov	r0, r4
 8007fdc:	f000 fa72 	bl	80084c4 <_Bfree>
 8007fe0:	4639      	mov	r1, r7
 8007fe2:	4620      	mov	r0, r4
 8007fe4:	f000 fa6e 	bl	80084c4 <_Bfree>
 8007fe8:	e69c      	b.n	8007d24 <_dtoa_r+0x6c4>
 8007fea:	2600      	movs	r6, #0
 8007fec:	4637      	mov	r7, r6
 8007fee:	e7e1      	b.n	8007fb4 <_dtoa_r+0x954>
 8007ff0:	46bb      	mov	fp, r7
 8007ff2:	4637      	mov	r7, r6
 8007ff4:	e599      	b.n	8007b2a <_dtoa_r+0x4ca>
 8007ff6:	bf00      	nop
 8007ff8:	40240000 	.word	0x40240000
 8007ffc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007ffe:	2b00      	cmp	r3, #0
 8008000:	f000 80c8 	beq.w	8008194 <_dtoa_r+0xb34>
 8008004:	9b04      	ldr	r3, [sp, #16]
 8008006:	9301      	str	r3, [sp, #4]
 8008008:	2d00      	cmp	r5, #0
 800800a:	dd05      	ble.n	8008018 <_dtoa_r+0x9b8>
 800800c:	4639      	mov	r1, r7
 800800e:	462a      	mov	r2, r5
 8008010:	4620      	mov	r0, r4
 8008012:	f000 fc27 	bl	8008864 <__lshift>
 8008016:	4607      	mov	r7, r0
 8008018:	f1b8 0f00 	cmp.w	r8, #0
 800801c:	d05b      	beq.n	80080d6 <_dtoa_r+0xa76>
 800801e:	6879      	ldr	r1, [r7, #4]
 8008020:	4620      	mov	r0, r4
 8008022:	f000 fa0f 	bl	8008444 <_Balloc>
 8008026:	4605      	mov	r5, r0
 8008028:	b928      	cbnz	r0, 8008036 <_dtoa_r+0x9d6>
 800802a:	4b83      	ldr	r3, [pc, #524]	; (8008238 <_dtoa_r+0xbd8>)
 800802c:	4602      	mov	r2, r0
 800802e:	f240 21ef 	movw	r1, #751	; 0x2ef
 8008032:	f7ff bb2e 	b.w	8007692 <_dtoa_r+0x32>
 8008036:	693a      	ldr	r2, [r7, #16]
 8008038:	3202      	adds	r2, #2
 800803a:	0092      	lsls	r2, r2, #2
 800803c:	f107 010c 	add.w	r1, r7, #12
 8008040:	300c      	adds	r0, #12
 8008042:	f001 f985 	bl	8009350 <memcpy>
 8008046:	2201      	movs	r2, #1
 8008048:	4629      	mov	r1, r5
 800804a:	4620      	mov	r0, r4
 800804c:	f000 fc0a 	bl	8008864 <__lshift>
 8008050:	9b00      	ldr	r3, [sp, #0]
 8008052:	3301      	adds	r3, #1
 8008054:	9304      	str	r3, [sp, #16]
 8008056:	e9dd 2300 	ldrd	r2, r3, [sp]
 800805a:	4413      	add	r3, r2
 800805c:	9308      	str	r3, [sp, #32]
 800805e:	9b02      	ldr	r3, [sp, #8]
 8008060:	f003 0301 	and.w	r3, r3, #1
 8008064:	46b8      	mov	r8, r7
 8008066:	9306      	str	r3, [sp, #24]
 8008068:	4607      	mov	r7, r0
 800806a:	9b04      	ldr	r3, [sp, #16]
 800806c:	4631      	mov	r1, r6
 800806e:	3b01      	subs	r3, #1
 8008070:	4650      	mov	r0, sl
 8008072:	9301      	str	r3, [sp, #4]
 8008074:	f7ff fa6b 	bl	800754e <quorem>
 8008078:	4641      	mov	r1, r8
 800807a:	9002      	str	r0, [sp, #8]
 800807c:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8008080:	4650      	mov	r0, sl
 8008082:	f000 fc5b 	bl	800893c <__mcmp>
 8008086:	463a      	mov	r2, r7
 8008088:	9005      	str	r0, [sp, #20]
 800808a:	4631      	mov	r1, r6
 800808c:	4620      	mov	r0, r4
 800808e:	f000 fc71 	bl	8008974 <__mdiff>
 8008092:	68c2      	ldr	r2, [r0, #12]
 8008094:	4605      	mov	r5, r0
 8008096:	bb02      	cbnz	r2, 80080da <_dtoa_r+0xa7a>
 8008098:	4601      	mov	r1, r0
 800809a:	4650      	mov	r0, sl
 800809c:	f000 fc4e 	bl	800893c <__mcmp>
 80080a0:	4602      	mov	r2, r0
 80080a2:	4629      	mov	r1, r5
 80080a4:	4620      	mov	r0, r4
 80080a6:	9209      	str	r2, [sp, #36]	; 0x24
 80080a8:	f000 fa0c 	bl	80084c4 <_Bfree>
 80080ac:	9b07      	ldr	r3, [sp, #28]
 80080ae:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80080b0:	9d04      	ldr	r5, [sp, #16]
 80080b2:	ea43 0102 	orr.w	r1, r3, r2
 80080b6:	9b06      	ldr	r3, [sp, #24]
 80080b8:	4319      	orrs	r1, r3
 80080ba:	d110      	bne.n	80080de <_dtoa_r+0xa7e>
 80080bc:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 80080c0:	d029      	beq.n	8008116 <_dtoa_r+0xab6>
 80080c2:	9b05      	ldr	r3, [sp, #20]
 80080c4:	2b00      	cmp	r3, #0
 80080c6:	dd02      	ble.n	80080ce <_dtoa_r+0xa6e>
 80080c8:	9b02      	ldr	r3, [sp, #8]
 80080ca:	f103 0931 	add.w	r9, r3, #49	; 0x31
 80080ce:	9b01      	ldr	r3, [sp, #4]
 80080d0:	f883 9000 	strb.w	r9, [r3]
 80080d4:	e774      	b.n	8007fc0 <_dtoa_r+0x960>
 80080d6:	4638      	mov	r0, r7
 80080d8:	e7ba      	b.n	8008050 <_dtoa_r+0x9f0>
 80080da:	2201      	movs	r2, #1
 80080dc:	e7e1      	b.n	80080a2 <_dtoa_r+0xa42>
 80080de:	9b05      	ldr	r3, [sp, #20]
 80080e0:	2b00      	cmp	r3, #0
 80080e2:	db04      	blt.n	80080ee <_dtoa_r+0xa8e>
 80080e4:	9907      	ldr	r1, [sp, #28]
 80080e6:	430b      	orrs	r3, r1
 80080e8:	9906      	ldr	r1, [sp, #24]
 80080ea:	430b      	orrs	r3, r1
 80080ec:	d120      	bne.n	8008130 <_dtoa_r+0xad0>
 80080ee:	2a00      	cmp	r2, #0
 80080f0:	dded      	ble.n	80080ce <_dtoa_r+0xa6e>
 80080f2:	4651      	mov	r1, sl
 80080f4:	2201      	movs	r2, #1
 80080f6:	4620      	mov	r0, r4
 80080f8:	f000 fbb4 	bl	8008864 <__lshift>
 80080fc:	4631      	mov	r1, r6
 80080fe:	4682      	mov	sl, r0
 8008100:	f000 fc1c 	bl	800893c <__mcmp>
 8008104:	2800      	cmp	r0, #0
 8008106:	dc03      	bgt.n	8008110 <_dtoa_r+0xab0>
 8008108:	d1e1      	bne.n	80080ce <_dtoa_r+0xa6e>
 800810a:	f019 0f01 	tst.w	r9, #1
 800810e:	d0de      	beq.n	80080ce <_dtoa_r+0xa6e>
 8008110:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8008114:	d1d8      	bne.n	80080c8 <_dtoa_r+0xa68>
 8008116:	9a01      	ldr	r2, [sp, #4]
 8008118:	2339      	movs	r3, #57	; 0x39
 800811a:	7013      	strb	r3, [r2, #0]
 800811c:	462b      	mov	r3, r5
 800811e:	461d      	mov	r5, r3
 8008120:	3b01      	subs	r3, #1
 8008122:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8008126:	2a39      	cmp	r2, #57	; 0x39
 8008128:	d06c      	beq.n	8008204 <_dtoa_r+0xba4>
 800812a:	3201      	adds	r2, #1
 800812c:	701a      	strb	r2, [r3, #0]
 800812e:	e747      	b.n	8007fc0 <_dtoa_r+0x960>
 8008130:	2a00      	cmp	r2, #0
 8008132:	dd07      	ble.n	8008144 <_dtoa_r+0xae4>
 8008134:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8008138:	d0ed      	beq.n	8008116 <_dtoa_r+0xab6>
 800813a:	9a01      	ldr	r2, [sp, #4]
 800813c:	f109 0301 	add.w	r3, r9, #1
 8008140:	7013      	strb	r3, [r2, #0]
 8008142:	e73d      	b.n	8007fc0 <_dtoa_r+0x960>
 8008144:	9b04      	ldr	r3, [sp, #16]
 8008146:	9a08      	ldr	r2, [sp, #32]
 8008148:	f803 9c01 	strb.w	r9, [r3, #-1]
 800814c:	4293      	cmp	r3, r2
 800814e:	d043      	beq.n	80081d8 <_dtoa_r+0xb78>
 8008150:	4651      	mov	r1, sl
 8008152:	2300      	movs	r3, #0
 8008154:	220a      	movs	r2, #10
 8008156:	4620      	mov	r0, r4
 8008158:	f000 f9d6 	bl	8008508 <__multadd>
 800815c:	45b8      	cmp	r8, r7
 800815e:	4682      	mov	sl, r0
 8008160:	f04f 0300 	mov.w	r3, #0
 8008164:	f04f 020a 	mov.w	r2, #10
 8008168:	4641      	mov	r1, r8
 800816a:	4620      	mov	r0, r4
 800816c:	d107      	bne.n	800817e <_dtoa_r+0xb1e>
 800816e:	f000 f9cb 	bl	8008508 <__multadd>
 8008172:	4680      	mov	r8, r0
 8008174:	4607      	mov	r7, r0
 8008176:	9b04      	ldr	r3, [sp, #16]
 8008178:	3301      	adds	r3, #1
 800817a:	9304      	str	r3, [sp, #16]
 800817c:	e775      	b.n	800806a <_dtoa_r+0xa0a>
 800817e:	f000 f9c3 	bl	8008508 <__multadd>
 8008182:	4639      	mov	r1, r7
 8008184:	4680      	mov	r8, r0
 8008186:	2300      	movs	r3, #0
 8008188:	220a      	movs	r2, #10
 800818a:	4620      	mov	r0, r4
 800818c:	f000 f9bc 	bl	8008508 <__multadd>
 8008190:	4607      	mov	r7, r0
 8008192:	e7f0      	b.n	8008176 <_dtoa_r+0xb16>
 8008194:	9b04      	ldr	r3, [sp, #16]
 8008196:	9301      	str	r3, [sp, #4]
 8008198:	9d00      	ldr	r5, [sp, #0]
 800819a:	4631      	mov	r1, r6
 800819c:	4650      	mov	r0, sl
 800819e:	f7ff f9d6 	bl	800754e <quorem>
 80081a2:	f100 0930 	add.w	r9, r0, #48	; 0x30
 80081a6:	9b00      	ldr	r3, [sp, #0]
 80081a8:	f805 9b01 	strb.w	r9, [r5], #1
 80081ac:	1aea      	subs	r2, r5, r3
 80081ae:	9b01      	ldr	r3, [sp, #4]
 80081b0:	4293      	cmp	r3, r2
 80081b2:	dd07      	ble.n	80081c4 <_dtoa_r+0xb64>
 80081b4:	4651      	mov	r1, sl
 80081b6:	2300      	movs	r3, #0
 80081b8:	220a      	movs	r2, #10
 80081ba:	4620      	mov	r0, r4
 80081bc:	f000 f9a4 	bl	8008508 <__multadd>
 80081c0:	4682      	mov	sl, r0
 80081c2:	e7ea      	b.n	800819a <_dtoa_r+0xb3a>
 80081c4:	9b01      	ldr	r3, [sp, #4]
 80081c6:	2b00      	cmp	r3, #0
 80081c8:	bfc8      	it	gt
 80081ca:	461d      	movgt	r5, r3
 80081cc:	9b00      	ldr	r3, [sp, #0]
 80081ce:	bfd8      	it	le
 80081d0:	2501      	movle	r5, #1
 80081d2:	441d      	add	r5, r3
 80081d4:	f04f 0800 	mov.w	r8, #0
 80081d8:	4651      	mov	r1, sl
 80081da:	2201      	movs	r2, #1
 80081dc:	4620      	mov	r0, r4
 80081de:	f000 fb41 	bl	8008864 <__lshift>
 80081e2:	4631      	mov	r1, r6
 80081e4:	4682      	mov	sl, r0
 80081e6:	f000 fba9 	bl	800893c <__mcmp>
 80081ea:	2800      	cmp	r0, #0
 80081ec:	dc96      	bgt.n	800811c <_dtoa_r+0xabc>
 80081ee:	d102      	bne.n	80081f6 <_dtoa_r+0xb96>
 80081f0:	f019 0f01 	tst.w	r9, #1
 80081f4:	d192      	bne.n	800811c <_dtoa_r+0xabc>
 80081f6:	462b      	mov	r3, r5
 80081f8:	461d      	mov	r5, r3
 80081fa:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80081fe:	2a30      	cmp	r2, #48	; 0x30
 8008200:	d0fa      	beq.n	80081f8 <_dtoa_r+0xb98>
 8008202:	e6dd      	b.n	8007fc0 <_dtoa_r+0x960>
 8008204:	9a00      	ldr	r2, [sp, #0]
 8008206:	429a      	cmp	r2, r3
 8008208:	d189      	bne.n	800811e <_dtoa_r+0xabe>
 800820a:	f10b 0b01 	add.w	fp, fp, #1
 800820e:	2331      	movs	r3, #49	; 0x31
 8008210:	e796      	b.n	8008140 <_dtoa_r+0xae0>
 8008212:	4b0a      	ldr	r3, [pc, #40]	; (800823c <_dtoa_r+0xbdc>)
 8008214:	f7ff ba99 	b.w	800774a <_dtoa_r+0xea>
 8008218:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800821a:	2b00      	cmp	r3, #0
 800821c:	f47f aa6d 	bne.w	80076fa <_dtoa_r+0x9a>
 8008220:	4b07      	ldr	r3, [pc, #28]	; (8008240 <_dtoa_r+0xbe0>)
 8008222:	f7ff ba92 	b.w	800774a <_dtoa_r+0xea>
 8008226:	9b01      	ldr	r3, [sp, #4]
 8008228:	2b00      	cmp	r3, #0
 800822a:	dcb5      	bgt.n	8008198 <_dtoa_r+0xb38>
 800822c:	9b07      	ldr	r3, [sp, #28]
 800822e:	2b02      	cmp	r3, #2
 8008230:	f73f aeb1 	bgt.w	8007f96 <_dtoa_r+0x936>
 8008234:	e7b0      	b.n	8008198 <_dtoa_r+0xb38>
 8008236:	bf00      	nop
 8008238:	080097bc 	.word	0x080097bc
 800823c:	0800971c 	.word	0x0800971c
 8008240:	08009740 	.word	0x08009740

08008244 <_free_r>:
 8008244:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8008246:	2900      	cmp	r1, #0
 8008248:	d044      	beq.n	80082d4 <_free_r+0x90>
 800824a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800824e:	9001      	str	r0, [sp, #4]
 8008250:	2b00      	cmp	r3, #0
 8008252:	f1a1 0404 	sub.w	r4, r1, #4
 8008256:	bfb8      	it	lt
 8008258:	18e4      	addlt	r4, r4, r3
 800825a:	f000 f8e7 	bl	800842c <__malloc_lock>
 800825e:	4a1e      	ldr	r2, [pc, #120]	; (80082d8 <_free_r+0x94>)
 8008260:	9801      	ldr	r0, [sp, #4]
 8008262:	6813      	ldr	r3, [r2, #0]
 8008264:	b933      	cbnz	r3, 8008274 <_free_r+0x30>
 8008266:	6063      	str	r3, [r4, #4]
 8008268:	6014      	str	r4, [r2, #0]
 800826a:	b003      	add	sp, #12
 800826c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8008270:	f000 b8e2 	b.w	8008438 <__malloc_unlock>
 8008274:	42a3      	cmp	r3, r4
 8008276:	d908      	bls.n	800828a <_free_r+0x46>
 8008278:	6825      	ldr	r5, [r4, #0]
 800827a:	1961      	adds	r1, r4, r5
 800827c:	428b      	cmp	r3, r1
 800827e:	bf01      	itttt	eq
 8008280:	6819      	ldreq	r1, [r3, #0]
 8008282:	685b      	ldreq	r3, [r3, #4]
 8008284:	1949      	addeq	r1, r1, r5
 8008286:	6021      	streq	r1, [r4, #0]
 8008288:	e7ed      	b.n	8008266 <_free_r+0x22>
 800828a:	461a      	mov	r2, r3
 800828c:	685b      	ldr	r3, [r3, #4]
 800828e:	b10b      	cbz	r3, 8008294 <_free_r+0x50>
 8008290:	42a3      	cmp	r3, r4
 8008292:	d9fa      	bls.n	800828a <_free_r+0x46>
 8008294:	6811      	ldr	r1, [r2, #0]
 8008296:	1855      	adds	r5, r2, r1
 8008298:	42a5      	cmp	r5, r4
 800829a:	d10b      	bne.n	80082b4 <_free_r+0x70>
 800829c:	6824      	ldr	r4, [r4, #0]
 800829e:	4421      	add	r1, r4
 80082a0:	1854      	adds	r4, r2, r1
 80082a2:	42a3      	cmp	r3, r4
 80082a4:	6011      	str	r1, [r2, #0]
 80082a6:	d1e0      	bne.n	800826a <_free_r+0x26>
 80082a8:	681c      	ldr	r4, [r3, #0]
 80082aa:	685b      	ldr	r3, [r3, #4]
 80082ac:	6053      	str	r3, [r2, #4]
 80082ae:	440c      	add	r4, r1
 80082b0:	6014      	str	r4, [r2, #0]
 80082b2:	e7da      	b.n	800826a <_free_r+0x26>
 80082b4:	d902      	bls.n	80082bc <_free_r+0x78>
 80082b6:	230c      	movs	r3, #12
 80082b8:	6003      	str	r3, [r0, #0]
 80082ba:	e7d6      	b.n	800826a <_free_r+0x26>
 80082bc:	6825      	ldr	r5, [r4, #0]
 80082be:	1961      	adds	r1, r4, r5
 80082c0:	428b      	cmp	r3, r1
 80082c2:	bf04      	itt	eq
 80082c4:	6819      	ldreq	r1, [r3, #0]
 80082c6:	685b      	ldreq	r3, [r3, #4]
 80082c8:	6063      	str	r3, [r4, #4]
 80082ca:	bf04      	itt	eq
 80082cc:	1949      	addeq	r1, r1, r5
 80082ce:	6021      	streq	r1, [r4, #0]
 80082d0:	6054      	str	r4, [r2, #4]
 80082d2:	e7ca      	b.n	800826a <_free_r+0x26>
 80082d4:	b003      	add	sp, #12
 80082d6:	bd30      	pop	{r4, r5, pc}
 80082d8:	20000ba0 	.word	0x20000ba0

080082dc <malloc>:
 80082dc:	4b02      	ldr	r3, [pc, #8]	; (80082e8 <malloc+0xc>)
 80082de:	4601      	mov	r1, r0
 80082e0:	6818      	ldr	r0, [r3, #0]
 80082e2:	f000 b823 	b.w	800832c <_malloc_r>
 80082e6:	bf00      	nop
 80082e8:	20000064 	.word	0x20000064

080082ec <sbrk_aligned>:
 80082ec:	b570      	push	{r4, r5, r6, lr}
 80082ee:	4e0e      	ldr	r6, [pc, #56]	; (8008328 <sbrk_aligned+0x3c>)
 80082f0:	460c      	mov	r4, r1
 80082f2:	6831      	ldr	r1, [r6, #0]
 80082f4:	4605      	mov	r5, r0
 80082f6:	b911      	cbnz	r1, 80082fe <sbrk_aligned+0x12>
 80082f8:	f001 f81a 	bl	8009330 <_sbrk_r>
 80082fc:	6030      	str	r0, [r6, #0]
 80082fe:	4621      	mov	r1, r4
 8008300:	4628      	mov	r0, r5
 8008302:	f001 f815 	bl	8009330 <_sbrk_r>
 8008306:	1c43      	adds	r3, r0, #1
 8008308:	d00a      	beq.n	8008320 <sbrk_aligned+0x34>
 800830a:	1cc4      	adds	r4, r0, #3
 800830c:	f024 0403 	bic.w	r4, r4, #3
 8008310:	42a0      	cmp	r0, r4
 8008312:	d007      	beq.n	8008324 <sbrk_aligned+0x38>
 8008314:	1a21      	subs	r1, r4, r0
 8008316:	4628      	mov	r0, r5
 8008318:	f001 f80a 	bl	8009330 <_sbrk_r>
 800831c:	3001      	adds	r0, #1
 800831e:	d101      	bne.n	8008324 <sbrk_aligned+0x38>
 8008320:	f04f 34ff 	mov.w	r4, #4294967295
 8008324:	4620      	mov	r0, r4
 8008326:	bd70      	pop	{r4, r5, r6, pc}
 8008328:	20000ba4 	.word	0x20000ba4

0800832c <_malloc_r>:
 800832c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008330:	1ccd      	adds	r5, r1, #3
 8008332:	f025 0503 	bic.w	r5, r5, #3
 8008336:	3508      	adds	r5, #8
 8008338:	2d0c      	cmp	r5, #12
 800833a:	bf38      	it	cc
 800833c:	250c      	movcc	r5, #12
 800833e:	2d00      	cmp	r5, #0
 8008340:	4607      	mov	r7, r0
 8008342:	db01      	blt.n	8008348 <_malloc_r+0x1c>
 8008344:	42a9      	cmp	r1, r5
 8008346:	d905      	bls.n	8008354 <_malloc_r+0x28>
 8008348:	230c      	movs	r3, #12
 800834a:	603b      	str	r3, [r7, #0]
 800834c:	2600      	movs	r6, #0
 800834e:	4630      	mov	r0, r6
 8008350:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008354:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8008428 <_malloc_r+0xfc>
 8008358:	f000 f868 	bl	800842c <__malloc_lock>
 800835c:	f8d8 3000 	ldr.w	r3, [r8]
 8008360:	461c      	mov	r4, r3
 8008362:	bb5c      	cbnz	r4, 80083bc <_malloc_r+0x90>
 8008364:	4629      	mov	r1, r5
 8008366:	4638      	mov	r0, r7
 8008368:	f7ff ffc0 	bl	80082ec <sbrk_aligned>
 800836c:	1c43      	adds	r3, r0, #1
 800836e:	4604      	mov	r4, r0
 8008370:	d155      	bne.n	800841e <_malloc_r+0xf2>
 8008372:	f8d8 4000 	ldr.w	r4, [r8]
 8008376:	4626      	mov	r6, r4
 8008378:	2e00      	cmp	r6, #0
 800837a:	d145      	bne.n	8008408 <_malloc_r+0xdc>
 800837c:	2c00      	cmp	r4, #0
 800837e:	d048      	beq.n	8008412 <_malloc_r+0xe6>
 8008380:	6823      	ldr	r3, [r4, #0]
 8008382:	4631      	mov	r1, r6
 8008384:	4638      	mov	r0, r7
 8008386:	eb04 0903 	add.w	r9, r4, r3
 800838a:	f000 ffd1 	bl	8009330 <_sbrk_r>
 800838e:	4581      	cmp	r9, r0
 8008390:	d13f      	bne.n	8008412 <_malloc_r+0xe6>
 8008392:	6821      	ldr	r1, [r4, #0]
 8008394:	1a6d      	subs	r5, r5, r1
 8008396:	4629      	mov	r1, r5
 8008398:	4638      	mov	r0, r7
 800839a:	f7ff ffa7 	bl	80082ec <sbrk_aligned>
 800839e:	3001      	adds	r0, #1
 80083a0:	d037      	beq.n	8008412 <_malloc_r+0xe6>
 80083a2:	6823      	ldr	r3, [r4, #0]
 80083a4:	442b      	add	r3, r5
 80083a6:	6023      	str	r3, [r4, #0]
 80083a8:	f8d8 3000 	ldr.w	r3, [r8]
 80083ac:	2b00      	cmp	r3, #0
 80083ae:	d038      	beq.n	8008422 <_malloc_r+0xf6>
 80083b0:	685a      	ldr	r2, [r3, #4]
 80083b2:	42a2      	cmp	r2, r4
 80083b4:	d12b      	bne.n	800840e <_malloc_r+0xe2>
 80083b6:	2200      	movs	r2, #0
 80083b8:	605a      	str	r2, [r3, #4]
 80083ba:	e00f      	b.n	80083dc <_malloc_r+0xb0>
 80083bc:	6822      	ldr	r2, [r4, #0]
 80083be:	1b52      	subs	r2, r2, r5
 80083c0:	d41f      	bmi.n	8008402 <_malloc_r+0xd6>
 80083c2:	2a0b      	cmp	r2, #11
 80083c4:	d917      	bls.n	80083f6 <_malloc_r+0xca>
 80083c6:	1961      	adds	r1, r4, r5
 80083c8:	42a3      	cmp	r3, r4
 80083ca:	6025      	str	r5, [r4, #0]
 80083cc:	bf18      	it	ne
 80083ce:	6059      	strne	r1, [r3, #4]
 80083d0:	6863      	ldr	r3, [r4, #4]
 80083d2:	bf08      	it	eq
 80083d4:	f8c8 1000 	streq.w	r1, [r8]
 80083d8:	5162      	str	r2, [r4, r5]
 80083da:	604b      	str	r3, [r1, #4]
 80083dc:	4638      	mov	r0, r7
 80083de:	f104 060b 	add.w	r6, r4, #11
 80083e2:	f000 f829 	bl	8008438 <__malloc_unlock>
 80083e6:	f026 0607 	bic.w	r6, r6, #7
 80083ea:	1d23      	adds	r3, r4, #4
 80083ec:	1af2      	subs	r2, r6, r3
 80083ee:	d0ae      	beq.n	800834e <_malloc_r+0x22>
 80083f0:	1b9b      	subs	r3, r3, r6
 80083f2:	50a3      	str	r3, [r4, r2]
 80083f4:	e7ab      	b.n	800834e <_malloc_r+0x22>
 80083f6:	42a3      	cmp	r3, r4
 80083f8:	6862      	ldr	r2, [r4, #4]
 80083fa:	d1dd      	bne.n	80083b8 <_malloc_r+0x8c>
 80083fc:	f8c8 2000 	str.w	r2, [r8]
 8008400:	e7ec      	b.n	80083dc <_malloc_r+0xb0>
 8008402:	4623      	mov	r3, r4
 8008404:	6864      	ldr	r4, [r4, #4]
 8008406:	e7ac      	b.n	8008362 <_malloc_r+0x36>
 8008408:	4634      	mov	r4, r6
 800840a:	6876      	ldr	r6, [r6, #4]
 800840c:	e7b4      	b.n	8008378 <_malloc_r+0x4c>
 800840e:	4613      	mov	r3, r2
 8008410:	e7cc      	b.n	80083ac <_malloc_r+0x80>
 8008412:	230c      	movs	r3, #12
 8008414:	603b      	str	r3, [r7, #0]
 8008416:	4638      	mov	r0, r7
 8008418:	f000 f80e 	bl	8008438 <__malloc_unlock>
 800841c:	e797      	b.n	800834e <_malloc_r+0x22>
 800841e:	6025      	str	r5, [r4, #0]
 8008420:	e7dc      	b.n	80083dc <_malloc_r+0xb0>
 8008422:	605b      	str	r3, [r3, #4]
 8008424:	deff      	udf	#255	; 0xff
 8008426:	bf00      	nop
 8008428:	20000ba0 	.word	0x20000ba0

0800842c <__malloc_lock>:
 800842c:	4801      	ldr	r0, [pc, #4]	; (8008434 <__malloc_lock+0x8>)
 800842e:	f7ff b88c 	b.w	800754a <__retarget_lock_acquire_recursive>
 8008432:	bf00      	nop
 8008434:	20000b9c 	.word	0x20000b9c

08008438 <__malloc_unlock>:
 8008438:	4801      	ldr	r0, [pc, #4]	; (8008440 <__malloc_unlock+0x8>)
 800843a:	f7ff b887 	b.w	800754c <__retarget_lock_release_recursive>
 800843e:	bf00      	nop
 8008440:	20000b9c 	.word	0x20000b9c

08008444 <_Balloc>:
 8008444:	b570      	push	{r4, r5, r6, lr}
 8008446:	69c6      	ldr	r6, [r0, #28]
 8008448:	4604      	mov	r4, r0
 800844a:	460d      	mov	r5, r1
 800844c:	b976      	cbnz	r6, 800846c <_Balloc+0x28>
 800844e:	2010      	movs	r0, #16
 8008450:	f7ff ff44 	bl	80082dc <malloc>
 8008454:	4602      	mov	r2, r0
 8008456:	61e0      	str	r0, [r4, #28]
 8008458:	b920      	cbnz	r0, 8008464 <_Balloc+0x20>
 800845a:	4b18      	ldr	r3, [pc, #96]	; (80084bc <_Balloc+0x78>)
 800845c:	4818      	ldr	r0, [pc, #96]	; (80084c0 <_Balloc+0x7c>)
 800845e:	216b      	movs	r1, #107	; 0x6b
 8008460:	f000 ff84 	bl	800936c <__assert_func>
 8008464:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008468:	6006      	str	r6, [r0, #0]
 800846a:	60c6      	str	r6, [r0, #12]
 800846c:	69e6      	ldr	r6, [r4, #28]
 800846e:	68f3      	ldr	r3, [r6, #12]
 8008470:	b183      	cbz	r3, 8008494 <_Balloc+0x50>
 8008472:	69e3      	ldr	r3, [r4, #28]
 8008474:	68db      	ldr	r3, [r3, #12]
 8008476:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800847a:	b9b8      	cbnz	r0, 80084ac <_Balloc+0x68>
 800847c:	2101      	movs	r1, #1
 800847e:	fa01 f605 	lsl.w	r6, r1, r5
 8008482:	1d72      	adds	r2, r6, #5
 8008484:	0092      	lsls	r2, r2, #2
 8008486:	4620      	mov	r0, r4
 8008488:	f000 ff8e 	bl	80093a8 <_calloc_r>
 800848c:	b160      	cbz	r0, 80084a8 <_Balloc+0x64>
 800848e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8008492:	e00e      	b.n	80084b2 <_Balloc+0x6e>
 8008494:	2221      	movs	r2, #33	; 0x21
 8008496:	2104      	movs	r1, #4
 8008498:	4620      	mov	r0, r4
 800849a:	f000 ff85 	bl	80093a8 <_calloc_r>
 800849e:	69e3      	ldr	r3, [r4, #28]
 80084a0:	60f0      	str	r0, [r6, #12]
 80084a2:	68db      	ldr	r3, [r3, #12]
 80084a4:	2b00      	cmp	r3, #0
 80084a6:	d1e4      	bne.n	8008472 <_Balloc+0x2e>
 80084a8:	2000      	movs	r0, #0
 80084aa:	bd70      	pop	{r4, r5, r6, pc}
 80084ac:	6802      	ldr	r2, [r0, #0]
 80084ae:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80084b2:	2300      	movs	r3, #0
 80084b4:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80084b8:	e7f7      	b.n	80084aa <_Balloc+0x66>
 80084ba:	bf00      	nop
 80084bc:	0800974d 	.word	0x0800974d
 80084c0:	080097cd 	.word	0x080097cd

080084c4 <_Bfree>:
 80084c4:	b570      	push	{r4, r5, r6, lr}
 80084c6:	69c6      	ldr	r6, [r0, #28]
 80084c8:	4605      	mov	r5, r0
 80084ca:	460c      	mov	r4, r1
 80084cc:	b976      	cbnz	r6, 80084ec <_Bfree+0x28>
 80084ce:	2010      	movs	r0, #16
 80084d0:	f7ff ff04 	bl	80082dc <malloc>
 80084d4:	4602      	mov	r2, r0
 80084d6:	61e8      	str	r0, [r5, #28]
 80084d8:	b920      	cbnz	r0, 80084e4 <_Bfree+0x20>
 80084da:	4b09      	ldr	r3, [pc, #36]	; (8008500 <_Bfree+0x3c>)
 80084dc:	4809      	ldr	r0, [pc, #36]	; (8008504 <_Bfree+0x40>)
 80084de:	218f      	movs	r1, #143	; 0x8f
 80084e0:	f000 ff44 	bl	800936c <__assert_func>
 80084e4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80084e8:	6006      	str	r6, [r0, #0]
 80084ea:	60c6      	str	r6, [r0, #12]
 80084ec:	b13c      	cbz	r4, 80084fe <_Bfree+0x3a>
 80084ee:	69eb      	ldr	r3, [r5, #28]
 80084f0:	6862      	ldr	r2, [r4, #4]
 80084f2:	68db      	ldr	r3, [r3, #12]
 80084f4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80084f8:	6021      	str	r1, [r4, #0]
 80084fa:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80084fe:	bd70      	pop	{r4, r5, r6, pc}
 8008500:	0800974d 	.word	0x0800974d
 8008504:	080097cd 	.word	0x080097cd

08008508 <__multadd>:
 8008508:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800850c:	690d      	ldr	r5, [r1, #16]
 800850e:	4607      	mov	r7, r0
 8008510:	460c      	mov	r4, r1
 8008512:	461e      	mov	r6, r3
 8008514:	f101 0c14 	add.w	ip, r1, #20
 8008518:	2000      	movs	r0, #0
 800851a:	f8dc 3000 	ldr.w	r3, [ip]
 800851e:	b299      	uxth	r1, r3
 8008520:	fb02 6101 	mla	r1, r2, r1, r6
 8008524:	0c1e      	lsrs	r6, r3, #16
 8008526:	0c0b      	lsrs	r3, r1, #16
 8008528:	fb02 3306 	mla	r3, r2, r6, r3
 800852c:	b289      	uxth	r1, r1
 800852e:	3001      	adds	r0, #1
 8008530:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8008534:	4285      	cmp	r5, r0
 8008536:	f84c 1b04 	str.w	r1, [ip], #4
 800853a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800853e:	dcec      	bgt.n	800851a <__multadd+0x12>
 8008540:	b30e      	cbz	r6, 8008586 <__multadd+0x7e>
 8008542:	68a3      	ldr	r3, [r4, #8]
 8008544:	42ab      	cmp	r3, r5
 8008546:	dc19      	bgt.n	800857c <__multadd+0x74>
 8008548:	6861      	ldr	r1, [r4, #4]
 800854a:	4638      	mov	r0, r7
 800854c:	3101      	adds	r1, #1
 800854e:	f7ff ff79 	bl	8008444 <_Balloc>
 8008552:	4680      	mov	r8, r0
 8008554:	b928      	cbnz	r0, 8008562 <__multadd+0x5a>
 8008556:	4602      	mov	r2, r0
 8008558:	4b0c      	ldr	r3, [pc, #48]	; (800858c <__multadd+0x84>)
 800855a:	480d      	ldr	r0, [pc, #52]	; (8008590 <__multadd+0x88>)
 800855c:	21ba      	movs	r1, #186	; 0xba
 800855e:	f000 ff05 	bl	800936c <__assert_func>
 8008562:	6922      	ldr	r2, [r4, #16]
 8008564:	3202      	adds	r2, #2
 8008566:	f104 010c 	add.w	r1, r4, #12
 800856a:	0092      	lsls	r2, r2, #2
 800856c:	300c      	adds	r0, #12
 800856e:	f000 feef 	bl	8009350 <memcpy>
 8008572:	4621      	mov	r1, r4
 8008574:	4638      	mov	r0, r7
 8008576:	f7ff ffa5 	bl	80084c4 <_Bfree>
 800857a:	4644      	mov	r4, r8
 800857c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8008580:	3501      	adds	r5, #1
 8008582:	615e      	str	r6, [r3, #20]
 8008584:	6125      	str	r5, [r4, #16]
 8008586:	4620      	mov	r0, r4
 8008588:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800858c:	080097bc 	.word	0x080097bc
 8008590:	080097cd 	.word	0x080097cd

08008594 <__hi0bits>:
 8008594:	0c03      	lsrs	r3, r0, #16
 8008596:	041b      	lsls	r3, r3, #16
 8008598:	b9d3      	cbnz	r3, 80085d0 <__hi0bits+0x3c>
 800859a:	0400      	lsls	r0, r0, #16
 800859c:	2310      	movs	r3, #16
 800859e:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 80085a2:	bf04      	itt	eq
 80085a4:	0200      	lsleq	r0, r0, #8
 80085a6:	3308      	addeq	r3, #8
 80085a8:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 80085ac:	bf04      	itt	eq
 80085ae:	0100      	lsleq	r0, r0, #4
 80085b0:	3304      	addeq	r3, #4
 80085b2:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 80085b6:	bf04      	itt	eq
 80085b8:	0080      	lsleq	r0, r0, #2
 80085ba:	3302      	addeq	r3, #2
 80085bc:	2800      	cmp	r0, #0
 80085be:	db05      	blt.n	80085cc <__hi0bits+0x38>
 80085c0:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 80085c4:	f103 0301 	add.w	r3, r3, #1
 80085c8:	bf08      	it	eq
 80085ca:	2320      	moveq	r3, #32
 80085cc:	4618      	mov	r0, r3
 80085ce:	4770      	bx	lr
 80085d0:	2300      	movs	r3, #0
 80085d2:	e7e4      	b.n	800859e <__hi0bits+0xa>

080085d4 <__lo0bits>:
 80085d4:	6803      	ldr	r3, [r0, #0]
 80085d6:	f013 0207 	ands.w	r2, r3, #7
 80085da:	d00c      	beq.n	80085f6 <__lo0bits+0x22>
 80085dc:	07d9      	lsls	r1, r3, #31
 80085de:	d422      	bmi.n	8008626 <__lo0bits+0x52>
 80085e0:	079a      	lsls	r2, r3, #30
 80085e2:	bf49      	itett	mi
 80085e4:	085b      	lsrmi	r3, r3, #1
 80085e6:	089b      	lsrpl	r3, r3, #2
 80085e8:	6003      	strmi	r3, [r0, #0]
 80085ea:	2201      	movmi	r2, #1
 80085ec:	bf5c      	itt	pl
 80085ee:	6003      	strpl	r3, [r0, #0]
 80085f0:	2202      	movpl	r2, #2
 80085f2:	4610      	mov	r0, r2
 80085f4:	4770      	bx	lr
 80085f6:	b299      	uxth	r1, r3
 80085f8:	b909      	cbnz	r1, 80085fe <__lo0bits+0x2a>
 80085fa:	0c1b      	lsrs	r3, r3, #16
 80085fc:	2210      	movs	r2, #16
 80085fe:	b2d9      	uxtb	r1, r3
 8008600:	b909      	cbnz	r1, 8008606 <__lo0bits+0x32>
 8008602:	3208      	adds	r2, #8
 8008604:	0a1b      	lsrs	r3, r3, #8
 8008606:	0719      	lsls	r1, r3, #28
 8008608:	bf04      	itt	eq
 800860a:	091b      	lsreq	r3, r3, #4
 800860c:	3204      	addeq	r2, #4
 800860e:	0799      	lsls	r1, r3, #30
 8008610:	bf04      	itt	eq
 8008612:	089b      	lsreq	r3, r3, #2
 8008614:	3202      	addeq	r2, #2
 8008616:	07d9      	lsls	r1, r3, #31
 8008618:	d403      	bmi.n	8008622 <__lo0bits+0x4e>
 800861a:	085b      	lsrs	r3, r3, #1
 800861c:	f102 0201 	add.w	r2, r2, #1
 8008620:	d003      	beq.n	800862a <__lo0bits+0x56>
 8008622:	6003      	str	r3, [r0, #0]
 8008624:	e7e5      	b.n	80085f2 <__lo0bits+0x1e>
 8008626:	2200      	movs	r2, #0
 8008628:	e7e3      	b.n	80085f2 <__lo0bits+0x1e>
 800862a:	2220      	movs	r2, #32
 800862c:	e7e1      	b.n	80085f2 <__lo0bits+0x1e>
	...

08008630 <__i2b>:
 8008630:	b510      	push	{r4, lr}
 8008632:	460c      	mov	r4, r1
 8008634:	2101      	movs	r1, #1
 8008636:	f7ff ff05 	bl	8008444 <_Balloc>
 800863a:	4602      	mov	r2, r0
 800863c:	b928      	cbnz	r0, 800864a <__i2b+0x1a>
 800863e:	4b05      	ldr	r3, [pc, #20]	; (8008654 <__i2b+0x24>)
 8008640:	4805      	ldr	r0, [pc, #20]	; (8008658 <__i2b+0x28>)
 8008642:	f240 1145 	movw	r1, #325	; 0x145
 8008646:	f000 fe91 	bl	800936c <__assert_func>
 800864a:	2301      	movs	r3, #1
 800864c:	6144      	str	r4, [r0, #20]
 800864e:	6103      	str	r3, [r0, #16]
 8008650:	bd10      	pop	{r4, pc}
 8008652:	bf00      	nop
 8008654:	080097bc 	.word	0x080097bc
 8008658:	080097cd 	.word	0x080097cd

0800865c <__multiply>:
 800865c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008660:	4691      	mov	r9, r2
 8008662:	690a      	ldr	r2, [r1, #16]
 8008664:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8008668:	429a      	cmp	r2, r3
 800866a:	bfb8      	it	lt
 800866c:	460b      	movlt	r3, r1
 800866e:	460c      	mov	r4, r1
 8008670:	bfbc      	itt	lt
 8008672:	464c      	movlt	r4, r9
 8008674:	4699      	movlt	r9, r3
 8008676:	6927      	ldr	r7, [r4, #16]
 8008678:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800867c:	68a3      	ldr	r3, [r4, #8]
 800867e:	6861      	ldr	r1, [r4, #4]
 8008680:	eb07 060a 	add.w	r6, r7, sl
 8008684:	42b3      	cmp	r3, r6
 8008686:	b085      	sub	sp, #20
 8008688:	bfb8      	it	lt
 800868a:	3101      	addlt	r1, #1
 800868c:	f7ff feda 	bl	8008444 <_Balloc>
 8008690:	b930      	cbnz	r0, 80086a0 <__multiply+0x44>
 8008692:	4602      	mov	r2, r0
 8008694:	4b44      	ldr	r3, [pc, #272]	; (80087a8 <__multiply+0x14c>)
 8008696:	4845      	ldr	r0, [pc, #276]	; (80087ac <__multiply+0x150>)
 8008698:	f44f 71b1 	mov.w	r1, #354	; 0x162
 800869c:	f000 fe66 	bl	800936c <__assert_func>
 80086a0:	f100 0514 	add.w	r5, r0, #20
 80086a4:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 80086a8:	462b      	mov	r3, r5
 80086aa:	2200      	movs	r2, #0
 80086ac:	4543      	cmp	r3, r8
 80086ae:	d321      	bcc.n	80086f4 <__multiply+0x98>
 80086b0:	f104 0314 	add.w	r3, r4, #20
 80086b4:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 80086b8:	f109 0314 	add.w	r3, r9, #20
 80086bc:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 80086c0:	9202      	str	r2, [sp, #8]
 80086c2:	1b3a      	subs	r2, r7, r4
 80086c4:	3a15      	subs	r2, #21
 80086c6:	f022 0203 	bic.w	r2, r2, #3
 80086ca:	3204      	adds	r2, #4
 80086cc:	f104 0115 	add.w	r1, r4, #21
 80086d0:	428f      	cmp	r7, r1
 80086d2:	bf38      	it	cc
 80086d4:	2204      	movcc	r2, #4
 80086d6:	9201      	str	r2, [sp, #4]
 80086d8:	9a02      	ldr	r2, [sp, #8]
 80086da:	9303      	str	r3, [sp, #12]
 80086dc:	429a      	cmp	r2, r3
 80086de:	d80c      	bhi.n	80086fa <__multiply+0x9e>
 80086e0:	2e00      	cmp	r6, #0
 80086e2:	dd03      	ble.n	80086ec <__multiply+0x90>
 80086e4:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80086e8:	2b00      	cmp	r3, #0
 80086ea:	d05b      	beq.n	80087a4 <__multiply+0x148>
 80086ec:	6106      	str	r6, [r0, #16]
 80086ee:	b005      	add	sp, #20
 80086f0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80086f4:	f843 2b04 	str.w	r2, [r3], #4
 80086f8:	e7d8      	b.n	80086ac <__multiply+0x50>
 80086fa:	f8b3 a000 	ldrh.w	sl, [r3]
 80086fe:	f1ba 0f00 	cmp.w	sl, #0
 8008702:	d024      	beq.n	800874e <__multiply+0xf2>
 8008704:	f104 0e14 	add.w	lr, r4, #20
 8008708:	46a9      	mov	r9, r5
 800870a:	f04f 0c00 	mov.w	ip, #0
 800870e:	f85e 2b04 	ldr.w	r2, [lr], #4
 8008712:	f8d9 1000 	ldr.w	r1, [r9]
 8008716:	fa1f fb82 	uxth.w	fp, r2
 800871a:	b289      	uxth	r1, r1
 800871c:	fb0a 110b 	mla	r1, sl, fp, r1
 8008720:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8008724:	f8d9 2000 	ldr.w	r2, [r9]
 8008728:	4461      	add	r1, ip
 800872a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800872e:	fb0a c20b 	mla	r2, sl, fp, ip
 8008732:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8008736:	b289      	uxth	r1, r1
 8008738:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800873c:	4577      	cmp	r7, lr
 800873e:	f849 1b04 	str.w	r1, [r9], #4
 8008742:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8008746:	d8e2      	bhi.n	800870e <__multiply+0xb2>
 8008748:	9a01      	ldr	r2, [sp, #4]
 800874a:	f845 c002 	str.w	ip, [r5, r2]
 800874e:	9a03      	ldr	r2, [sp, #12]
 8008750:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8008754:	3304      	adds	r3, #4
 8008756:	f1b9 0f00 	cmp.w	r9, #0
 800875a:	d021      	beq.n	80087a0 <__multiply+0x144>
 800875c:	6829      	ldr	r1, [r5, #0]
 800875e:	f104 0c14 	add.w	ip, r4, #20
 8008762:	46ae      	mov	lr, r5
 8008764:	f04f 0a00 	mov.w	sl, #0
 8008768:	f8bc b000 	ldrh.w	fp, [ip]
 800876c:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8008770:	fb09 220b 	mla	r2, r9, fp, r2
 8008774:	4452      	add	r2, sl
 8008776:	b289      	uxth	r1, r1
 8008778:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800877c:	f84e 1b04 	str.w	r1, [lr], #4
 8008780:	f85c 1b04 	ldr.w	r1, [ip], #4
 8008784:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8008788:	f8be 1000 	ldrh.w	r1, [lr]
 800878c:	fb09 110a 	mla	r1, r9, sl, r1
 8008790:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 8008794:	4567      	cmp	r7, ip
 8008796:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800879a:	d8e5      	bhi.n	8008768 <__multiply+0x10c>
 800879c:	9a01      	ldr	r2, [sp, #4]
 800879e:	50a9      	str	r1, [r5, r2]
 80087a0:	3504      	adds	r5, #4
 80087a2:	e799      	b.n	80086d8 <__multiply+0x7c>
 80087a4:	3e01      	subs	r6, #1
 80087a6:	e79b      	b.n	80086e0 <__multiply+0x84>
 80087a8:	080097bc 	.word	0x080097bc
 80087ac:	080097cd 	.word	0x080097cd

080087b0 <__pow5mult>:
 80087b0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80087b4:	4615      	mov	r5, r2
 80087b6:	f012 0203 	ands.w	r2, r2, #3
 80087ba:	4606      	mov	r6, r0
 80087bc:	460f      	mov	r7, r1
 80087be:	d007      	beq.n	80087d0 <__pow5mult+0x20>
 80087c0:	4c25      	ldr	r4, [pc, #148]	; (8008858 <__pow5mult+0xa8>)
 80087c2:	3a01      	subs	r2, #1
 80087c4:	2300      	movs	r3, #0
 80087c6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80087ca:	f7ff fe9d 	bl	8008508 <__multadd>
 80087ce:	4607      	mov	r7, r0
 80087d0:	10ad      	asrs	r5, r5, #2
 80087d2:	d03d      	beq.n	8008850 <__pow5mult+0xa0>
 80087d4:	69f4      	ldr	r4, [r6, #28]
 80087d6:	b97c      	cbnz	r4, 80087f8 <__pow5mult+0x48>
 80087d8:	2010      	movs	r0, #16
 80087da:	f7ff fd7f 	bl	80082dc <malloc>
 80087de:	4602      	mov	r2, r0
 80087e0:	61f0      	str	r0, [r6, #28]
 80087e2:	b928      	cbnz	r0, 80087f0 <__pow5mult+0x40>
 80087e4:	4b1d      	ldr	r3, [pc, #116]	; (800885c <__pow5mult+0xac>)
 80087e6:	481e      	ldr	r0, [pc, #120]	; (8008860 <__pow5mult+0xb0>)
 80087e8:	f240 11b3 	movw	r1, #435	; 0x1b3
 80087ec:	f000 fdbe 	bl	800936c <__assert_func>
 80087f0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80087f4:	6004      	str	r4, [r0, #0]
 80087f6:	60c4      	str	r4, [r0, #12]
 80087f8:	f8d6 801c 	ldr.w	r8, [r6, #28]
 80087fc:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8008800:	b94c      	cbnz	r4, 8008816 <__pow5mult+0x66>
 8008802:	f240 2171 	movw	r1, #625	; 0x271
 8008806:	4630      	mov	r0, r6
 8008808:	f7ff ff12 	bl	8008630 <__i2b>
 800880c:	2300      	movs	r3, #0
 800880e:	f8c8 0008 	str.w	r0, [r8, #8]
 8008812:	4604      	mov	r4, r0
 8008814:	6003      	str	r3, [r0, #0]
 8008816:	f04f 0900 	mov.w	r9, #0
 800881a:	07eb      	lsls	r3, r5, #31
 800881c:	d50a      	bpl.n	8008834 <__pow5mult+0x84>
 800881e:	4639      	mov	r1, r7
 8008820:	4622      	mov	r2, r4
 8008822:	4630      	mov	r0, r6
 8008824:	f7ff ff1a 	bl	800865c <__multiply>
 8008828:	4639      	mov	r1, r7
 800882a:	4680      	mov	r8, r0
 800882c:	4630      	mov	r0, r6
 800882e:	f7ff fe49 	bl	80084c4 <_Bfree>
 8008832:	4647      	mov	r7, r8
 8008834:	106d      	asrs	r5, r5, #1
 8008836:	d00b      	beq.n	8008850 <__pow5mult+0xa0>
 8008838:	6820      	ldr	r0, [r4, #0]
 800883a:	b938      	cbnz	r0, 800884c <__pow5mult+0x9c>
 800883c:	4622      	mov	r2, r4
 800883e:	4621      	mov	r1, r4
 8008840:	4630      	mov	r0, r6
 8008842:	f7ff ff0b 	bl	800865c <__multiply>
 8008846:	6020      	str	r0, [r4, #0]
 8008848:	f8c0 9000 	str.w	r9, [r0]
 800884c:	4604      	mov	r4, r0
 800884e:	e7e4      	b.n	800881a <__pow5mult+0x6a>
 8008850:	4638      	mov	r0, r7
 8008852:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008856:	bf00      	nop
 8008858:	08009918 	.word	0x08009918
 800885c:	0800974d 	.word	0x0800974d
 8008860:	080097cd 	.word	0x080097cd

08008864 <__lshift>:
 8008864:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008868:	460c      	mov	r4, r1
 800886a:	6849      	ldr	r1, [r1, #4]
 800886c:	6923      	ldr	r3, [r4, #16]
 800886e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8008872:	68a3      	ldr	r3, [r4, #8]
 8008874:	4607      	mov	r7, r0
 8008876:	4691      	mov	r9, r2
 8008878:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800887c:	f108 0601 	add.w	r6, r8, #1
 8008880:	42b3      	cmp	r3, r6
 8008882:	db0b      	blt.n	800889c <__lshift+0x38>
 8008884:	4638      	mov	r0, r7
 8008886:	f7ff fddd 	bl	8008444 <_Balloc>
 800888a:	4605      	mov	r5, r0
 800888c:	b948      	cbnz	r0, 80088a2 <__lshift+0x3e>
 800888e:	4602      	mov	r2, r0
 8008890:	4b28      	ldr	r3, [pc, #160]	; (8008934 <__lshift+0xd0>)
 8008892:	4829      	ldr	r0, [pc, #164]	; (8008938 <__lshift+0xd4>)
 8008894:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 8008898:	f000 fd68 	bl	800936c <__assert_func>
 800889c:	3101      	adds	r1, #1
 800889e:	005b      	lsls	r3, r3, #1
 80088a0:	e7ee      	b.n	8008880 <__lshift+0x1c>
 80088a2:	2300      	movs	r3, #0
 80088a4:	f100 0114 	add.w	r1, r0, #20
 80088a8:	f100 0210 	add.w	r2, r0, #16
 80088ac:	4618      	mov	r0, r3
 80088ae:	4553      	cmp	r3, sl
 80088b0:	db33      	blt.n	800891a <__lshift+0xb6>
 80088b2:	6920      	ldr	r0, [r4, #16]
 80088b4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80088b8:	f104 0314 	add.w	r3, r4, #20
 80088bc:	f019 091f 	ands.w	r9, r9, #31
 80088c0:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80088c4:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80088c8:	d02b      	beq.n	8008922 <__lshift+0xbe>
 80088ca:	f1c9 0e20 	rsb	lr, r9, #32
 80088ce:	468a      	mov	sl, r1
 80088d0:	2200      	movs	r2, #0
 80088d2:	6818      	ldr	r0, [r3, #0]
 80088d4:	fa00 f009 	lsl.w	r0, r0, r9
 80088d8:	4310      	orrs	r0, r2
 80088da:	f84a 0b04 	str.w	r0, [sl], #4
 80088de:	f853 2b04 	ldr.w	r2, [r3], #4
 80088e2:	459c      	cmp	ip, r3
 80088e4:	fa22 f20e 	lsr.w	r2, r2, lr
 80088e8:	d8f3      	bhi.n	80088d2 <__lshift+0x6e>
 80088ea:	ebac 0304 	sub.w	r3, ip, r4
 80088ee:	3b15      	subs	r3, #21
 80088f0:	f023 0303 	bic.w	r3, r3, #3
 80088f4:	3304      	adds	r3, #4
 80088f6:	f104 0015 	add.w	r0, r4, #21
 80088fa:	4584      	cmp	ip, r0
 80088fc:	bf38      	it	cc
 80088fe:	2304      	movcc	r3, #4
 8008900:	50ca      	str	r2, [r1, r3]
 8008902:	b10a      	cbz	r2, 8008908 <__lshift+0xa4>
 8008904:	f108 0602 	add.w	r6, r8, #2
 8008908:	3e01      	subs	r6, #1
 800890a:	4638      	mov	r0, r7
 800890c:	612e      	str	r6, [r5, #16]
 800890e:	4621      	mov	r1, r4
 8008910:	f7ff fdd8 	bl	80084c4 <_Bfree>
 8008914:	4628      	mov	r0, r5
 8008916:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800891a:	f842 0f04 	str.w	r0, [r2, #4]!
 800891e:	3301      	adds	r3, #1
 8008920:	e7c5      	b.n	80088ae <__lshift+0x4a>
 8008922:	3904      	subs	r1, #4
 8008924:	f853 2b04 	ldr.w	r2, [r3], #4
 8008928:	f841 2f04 	str.w	r2, [r1, #4]!
 800892c:	459c      	cmp	ip, r3
 800892e:	d8f9      	bhi.n	8008924 <__lshift+0xc0>
 8008930:	e7ea      	b.n	8008908 <__lshift+0xa4>
 8008932:	bf00      	nop
 8008934:	080097bc 	.word	0x080097bc
 8008938:	080097cd 	.word	0x080097cd

0800893c <__mcmp>:
 800893c:	b530      	push	{r4, r5, lr}
 800893e:	6902      	ldr	r2, [r0, #16]
 8008940:	690c      	ldr	r4, [r1, #16]
 8008942:	1b12      	subs	r2, r2, r4
 8008944:	d10e      	bne.n	8008964 <__mcmp+0x28>
 8008946:	f100 0314 	add.w	r3, r0, #20
 800894a:	3114      	adds	r1, #20
 800894c:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8008950:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8008954:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8008958:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800895c:	42a5      	cmp	r5, r4
 800895e:	d003      	beq.n	8008968 <__mcmp+0x2c>
 8008960:	d305      	bcc.n	800896e <__mcmp+0x32>
 8008962:	2201      	movs	r2, #1
 8008964:	4610      	mov	r0, r2
 8008966:	bd30      	pop	{r4, r5, pc}
 8008968:	4283      	cmp	r3, r0
 800896a:	d3f3      	bcc.n	8008954 <__mcmp+0x18>
 800896c:	e7fa      	b.n	8008964 <__mcmp+0x28>
 800896e:	f04f 32ff 	mov.w	r2, #4294967295
 8008972:	e7f7      	b.n	8008964 <__mcmp+0x28>

08008974 <__mdiff>:
 8008974:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008978:	460c      	mov	r4, r1
 800897a:	4606      	mov	r6, r0
 800897c:	4611      	mov	r1, r2
 800897e:	4620      	mov	r0, r4
 8008980:	4690      	mov	r8, r2
 8008982:	f7ff ffdb 	bl	800893c <__mcmp>
 8008986:	1e05      	subs	r5, r0, #0
 8008988:	d110      	bne.n	80089ac <__mdiff+0x38>
 800898a:	4629      	mov	r1, r5
 800898c:	4630      	mov	r0, r6
 800898e:	f7ff fd59 	bl	8008444 <_Balloc>
 8008992:	b930      	cbnz	r0, 80089a2 <__mdiff+0x2e>
 8008994:	4b3a      	ldr	r3, [pc, #232]	; (8008a80 <__mdiff+0x10c>)
 8008996:	4602      	mov	r2, r0
 8008998:	f240 2137 	movw	r1, #567	; 0x237
 800899c:	4839      	ldr	r0, [pc, #228]	; (8008a84 <__mdiff+0x110>)
 800899e:	f000 fce5 	bl	800936c <__assert_func>
 80089a2:	2301      	movs	r3, #1
 80089a4:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80089a8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80089ac:	bfa4      	itt	ge
 80089ae:	4643      	movge	r3, r8
 80089b0:	46a0      	movge	r8, r4
 80089b2:	4630      	mov	r0, r6
 80089b4:	f8d8 1004 	ldr.w	r1, [r8, #4]
 80089b8:	bfa6      	itte	ge
 80089ba:	461c      	movge	r4, r3
 80089bc:	2500      	movge	r5, #0
 80089be:	2501      	movlt	r5, #1
 80089c0:	f7ff fd40 	bl	8008444 <_Balloc>
 80089c4:	b920      	cbnz	r0, 80089d0 <__mdiff+0x5c>
 80089c6:	4b2e      	ldr	r3, [pc, #184]	; (8008a80 <__mdiff+0x10c>)
 80089c8:	4602      	mov	r2, r0
 80089ca:	f240 2145 	movw	r1, #581	; 0x245
 80089ce:	e7e5      	b.n	800899c <__mdiff+0x28>
 80089d0:	f8d8 7010 	ldr.w	r7, [r8, #16]
 80089d4:	6926      	ldr	r6, [r4, #16]
 80089d6:	60c5      	str	r5, [r0, #12]
 80089d8:	f104 0914 	add.w	r9, r4, #20
 80089dc:	f108 0514 	add.w	r5, r8, #20
 80089e0:	f100 0e14 	add.w	lr, r0, #20
 80089e4:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 80089e8:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 80089ec:	f108 0210 	add.w	r2, r8, #16
 80089f0:	46f2      	mov	sl, lr
 80089f2:	2100      	movs	r1, #0
 80089f4:	f859 3b04 	ldr.w	r3, [r9], #4
 80089f8:	f852 bf04 	ldr.w	fp, [r2, #4]!
 80089fc:	fa11 f88b 	uxtah	r8, r1, fp
 8008a00:	b299      	uxth	r1, r3
 8008a02:	0c1b      	lsrs	r3, r3, #16
 8008a04:	eba8 0801 	sub.w	r8, r8, r1
 8008a08:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8008a0c:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8008a10:	fa1f f888 	uxth.w	r8, r8
 8008a14:	1419      	asrs	r1, r3, #16
 8008a16:	454e      	cmp	r6, r9
 8008a18:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8008a1c:	f84a 3b04 	str.w	r3, [sl], #4
 8008a20:	d8e8      	bhi.n	80089f4 <__mdiff+0x80>
 8008a22:	1b33      	subs	r3, r6, r4
 8008a24:	3b15      	subs	r3, #21
 8008a26:	f023 0303 	bic.w	r3, r3, #3
 8008a2a:	3304      	adds	r3, #4
 8008a2c:	3415      	adds	r4, #21
 8008a2e:	42a6      	cmp	r6, r4
 8008a30:	bf38      	it	cc
 8008a32:	2304      	movcc	r3, #4
 8008a34:	441d      	add	r5, r3
 8008a36:	4473      	add	r3, lr
 8008a38:	469e      	mov	lr, r3
 8008a3a:	462e      	mov	r6, r5
 8008a3c:	4566      	cmp	r6, ip
 8008a3e:	d30e      	bcc.n	8008a5e <__mdiff+0xea>
 8008a40:	f10c 0203 	add.w	r2, ip, #3
 8008a44:	1b52      	subs	r2, r2, r5
 8008a46:	f022 0203 	bic.w	r2, r2, #3
 8008a4a:	3d03      	subs	r5, #3
 8008a4c:	45ac      	cmp	ip, r5
 8008a4e:	bf38      	it	cc
 8008a50:	2200      	movcc	r2, #0
 8008a52:	4413      	add	r3, r2
 8008a54:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 8008a58:	b17a      	cbz	r2, 8008a7a <__mdiff+0x106>
 8008a5a:	6107      	str	r7, [r0, #16]
 8008a5c:	e7a4      	b.n	80089a8 <__mdiff+0x34>
 8008a5e:	f856 8b04 	ldr.w	r8, [r6], #4
 8008a62:	fa11 f288 	uxtah	r2, r1, r8
 8008a66:	1414      	asrs	r4, r2, #16
 8008a68:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8008a6c:	b292      	uxth	r2, r2
 8008a6e:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8008a72:	f84e 2b04 	str.w	r2, [lr], #4
 8008a76:	1421      	asrs	r1, r4, #16
 8008a78:	e7e0      	b.n	8008a3c <__mdiff+0xc8>
 8008a7a:	3f01      	subs	r7, #1
 8008a7c:	e7ea      	b.n	8008a54 <__mdiff+0xe0>
 8008a7e:	bf00      	nop
 8008a80:	080097bc 	.word	0x080097bc
 8008a84:	080097cd 	.word	0x080097cd

08008a88 <__d2b>:
 8008a88:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8008a8c:	460f      	mov	r7, r1
 8008a8e:	2101      	movs	r1, #1
 8008a90:	ec59 8b10 	vmov	r8, r9, d0
 8008a94:	4616      	mov	r6, r2
 8008a96:	f7ff fcd5 	bl	8008444 <_Balloc>
 8008a9a:	4604      	mov	r4, r0
 8008a9c:	b930      	cbnz	r0, 8008aac <__d2b+0x24>
 8008a9e:	4602      	mov	r2, r0
 8008aa0:	4b24      	ldr	r3, [pc, #144]	; (8008b34 <__d2b+0xac>)
 8008aa2:	4825      	ldr	r0, [pc, #148]	; (8008b38 <__d2b+0xb0>)
 8008aa4:	f240 310f 	movw	r1, #783	; 0x30f
 8008aa8:	f000 fc60 	bl	800936c <__assert_func>
 8008aac:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8008ab0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8008ab4:	bb2d      	cbnz	r5, 8008b02 <__d2b+0x7a>
 8008ab6:	9301      	str	r3, [sp, #4]
 8008ab8:	f1b8 0300 	subs.w	r3, r8, #0
 8008abc:	d026      	beq.n	8008b0c <__d2b+0x84>
 8008abe:	4668      	mov	r0, sp
 8008ac0:	9300      	str	r3, [sp, #0]
 8008ac2:	f7ff fd87 	bl	80085d4 <__lo0bits>
 8008ac6:	e9dd 1200 	ldrd	r1, r2, [sp]
 8008aca:	b1e8      	cbz	r0, 8008b08 <__d2b+0x80>
 8008acc:	f1c0 0320 	rsb	r3, r0, #32
 8008ad0:	fa02 f303 	lsl.w	r3, r2, r3
 8008ad4:	430b      	orrs	r3, r1
 8008ad6:	40c2      	lsrs	r2, r0
 8008ad8:	6163      	str	r3, [r4, #20]
 8008ada:	9201      	str	r2, [sp, #4]
 8008adc:	9b01      	ldr	r3, [sp, #4]
 8008ade:	61a3      	str	r3, [r4, #24]
 8008ae0:	2b00      	cmp	r3, #0
 8008ae2:	bf14      	ite	ne
 8008ae4:	2202      	movne	r2, #2
 8008ae6:	2201      	moveq	r2, #1
 8008ae8:	6122      	str	r2, [r4, #16]
 8008aea:	b1bd      	cbz	r5, 8008b1c <__d2b+0x94>
 8008aec:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8008af0:	4405      	add	r5, r0
 8008af2:	603d      	str	r5, [r7, #0]
 8008af4:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8008af8:	6030      	str	r0, [r6, #0]
 8008afa:	4620      	mov	r0, r4
 8008afc:	b003      	add	sp, #12
 8008afe:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008b02:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8008b06:	e7d6      	b.n	8008ab6 <__d2b+0x2e>
 8008b08:	6161      	str	r1, [r4, #20]
 8008b0a:	e7e7      	b.n	8008adc <__d2b+0x54>
 8008b0c:	a801      	add	r0, sp, #4
 8008b0e:	f7ff fd61 	bl	80085d4 <__lo0bits>
 8008b12:	9b01      	ldr	r3, [sp, #4]
 8008b14:	6163      	str	r3, [r4, #20]
 8008b16:	3020      	adds	r0, #32
 8008b18:	2201      	movs	r2, #1
 8008b1a:	e7e5      	b.n	8008ae8 <__d2b+0x60>
 8008b1c:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8008b20:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8008b24:	6038      	str	r0, [r7, #0]
 8008b26:	6918      	ldr	r0, [r3, #16]
 8008b28:	f7ff fd34 	bl	8008594 <__hi0bits>
 8008b2c:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8008b30:	e7e2      	b.n	8008af8 <__d2b+0x70>
 8008b32:	bf00      	nop
 8008b34:	080097bc 	.word	0x080097bc
 8008b38:	080097cd 	.word	0x080097cd

08008b3c <__ssputs_r>:
 8008b3c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008b40:	688e      	ldr	r6, [r1, #8]
 8008b42:	461f      	mov	r7, r3
 8008b44:	42be      	cmp	r6, r7
 8008b46:	680b      	ldr	r3, [r1, #0]
 8008b48:	4682      	mov	sl, r0
 8008b4a:	460c      	mov	r4, r1
 8008b4c:	4690      	mov	r8, r2
 8008b4e:	d82c      	bhi.n	8008baa <__ssputs_r+0x6e>
 8008b50:	898a      	ldrh	r2, [r1, #12]
 8008b52:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8008b56:	d026      	beq.n	8008ba6 <__ssputs_r+0x6a>
 8008b58:	6965      	ldr	r5, [r4, #20]
 8008b5a:	6909      	ldr	r1, [r1, #16]
 8008b5c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8008b60:	eba3 0901 	sub.w	r9, r3, r1
 8008b64:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8008b68:	1c7b      	adds	r3, r7, #1
 8008b6a:	444b      	add	r3, r9
 8008b6c:	106d      	asrs	r5, r5, #1
 8008b6e:	429d      	cmp	r5, r3
 8008b70:	bf38      	it	cc
 8008b72:	461d      	movcc	r5, r3
 8008b74:	0553      	lsls	r3, r2, #21
 8008b76:	d527      	bpl.n	8008bc8 <__ssputs_r+0x8c>
 8008b78:	4629      	mov	r1, r5
 8008b7a:	f7ff fbd7 	bl	800832c <_malloc_r>
 8008b7e:	4606      	mov	r6, r0
 8008b80:	b360      	cbz	r0, 8008bdc <__ssputs_r+0xa0>
 8008b82:	6921      	ldr	r1, [r4, #16]
 8008b84:	464a      	mov	r2, r9
 8008b86:	f000 fbe3 	bl	8009350 <memcpy>
 8008b8a:	89a3      	ldrh	r3, [r4, #12]
 8008b8c:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8008b90:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008b94:	81a3      	strh	r3, [r4, #12]
 8008b96:	6126      	str	r6, [r4, #16]
 8008b98:	6165      	str	r5, [r4, #20]
 8008b9a:	444e      	add	r6, r9
 8008b9c:	eba5 0509 	sub.w	r5, r5, r9
 8008ba0:	6026      	str	r6, [r4, #0]
 8008ba2:	60a5      	str	r5, [r4, #8]
 8008ba4:	463e      	mov	r6, r7
 8008ba6:	42be      	cmp	r6, r7
 8008ba8:	d900      	bls.n	8008bac <__ssputs_r+0x70>
 8008baa:	463e      	mov	r6, r7
 8008bac:	6820      	ldr	r0, [r4, #0]
 8008bae:	4632      	mov	r2, r6
 8008bb0:	4641      	mov	r1, r8
 8008bb2:	f000 fba3 	bl	80092fc <memmove>
 8008bb6:	68a3      	ldr	r3, [r4, #8]
 8008bb8:	1b9b      	subs	r3, r3, r6
 8008bba:	60a3      	str	r3, [r4, #8]
 8008bbc:	6823      	ldr	r3, [r4, #0]
 8008bbe:	4433      	add	r3, r6
 8008bc0:	6023      	str	r3, [r4, #0]
 8008bc2:	2000      	movs	r0, #0
 8008bc4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008bc8:	462a      	mov	r2, r5
 8008bca:	f000 fc15 	bl	80093f8 <_realloc_r>
 8008bce:	4606      	mov	r6, r0
 8008bd0:	2800      	cmp	r0, #0
 8008bd2:	d1e0      	bne.n	8008b96 <__ssputs_r+0x5a>
 8008bd4:	6921      	ldr	r1, [r4, #16]
 8008bd6:	4650      	mov	r0, sl
 8008bd8:	f7ff fb34 	bl	8008244 <_free_r>
 8008bdc:	230c      	movs	r3, #12
 8008bde:	f8ca 3000 	str.w	r3, [sl]
 8008be2:	89a3      	ldrh	r3, [r4, #12]
 8008be4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008be8:	81a3      	strh	r3, [r4, #12]
 8008bea:	f04f 30ff 	mov.w	r0, #4294967295
 8008bee:	e7e9      	b.n	8008bc4 <__ssputs_r+0x88>

08008bf0 <_svfiprintf_r>:
 8008bf0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008bf4:	4698      	mov	r8, r3
 8008bf6:	898b      	ldrh	r3, [r1, #12]
 8008bf8:	061b      	lsls	r3, r3, #24
 8008bfa:	b09d      	sub	sp, #116	; 0x74
 8008bfc:	4607      	mov	r7, r0
 8008bfe:	460d      	mov	r5, r1
 8008c00:	4614      	mov	r4, r2
 8008c02:	d50e      	bpl.n	8008c22 <_svfiprintf_r+0x32>
 8008c04:	690b      	ldr	r3, [r1, #16]
 8008c06:	b963      	cbnz	r3, 8008c22 <_svfiprintf_r+0x32>
 8008c08:	2140      	movs	r1, #64	; 0x40
 8008c0a:	f7ff fb8f 	bl	800832c <_malloc_r>
 8008c0e:	6028      	str	r0, [r5, #0]
 8008c10:	6128      	str	r0, [r5, #16]
 8008c12:	b920      	cbnz	r0, 8008c1e <_svfiprintf_r+0x2e>
 8008c14:	230c      	movs	r3, #12
 8008c16:	603b      	str	r3, [r7, #0]
 8008c18:	f04f 30ff 	mov.w	r0, #4294967295
 8008c1c:	e0d0      	b.n	8008dc0 <_svfiprintf_r+0x1d0>
 8008c1e:	2340      	movs	r3, #64	; 0x40
 8008c20:	616b      	str	r3, [r5, #20]
 8008c22:	2300      	movs	r3, #0
 8008c24:	9309      	str	r3, [sp, #36]	; 0x24
 8008c26:	2320      	movs	r3, #32
 8008c28:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8008c2c:	f8cd 800c 	str.w	r8, [sp, #12]
 8008c30:	2330      	movs	r3, #48	; 0x30
 8008c32:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8008dd8 <_svfiprintf_r+0x1e8>
 8008c36:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8008c3a:	f04f 0901 	mov.w	r9, #1
 8008c3e:	4623      	mov	r3, r4
 8008c40:	469a      	mov	sl, r3
 8008c42:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008c46:	b10a      	cbz	r2, 8008c4c <_svfiprintf_r+0x5c>
 8008c48:	2a25      	cmp	r2, #37	; 0x25
 8008c4a:	d1f9      	bne.n	8008c40 <_svfiprintf_r+0x50>
 8008c4c:	ebba 0b04 	subs.w	fp, sl, r4
 8008c50:	d00b      	beq.n	8008c6a <_svfiprintf_r+0x7a>
 8008c52:	465b      	mov	r3, fp
 8008c54:	4622      	mov	r2, r4
 8008c56:	4629      	mov	r1, r5
 8008c58:	4638      	mov	r0, r7
 8008c5a:	f7ff ff6f 	bl	8008b3c <__ssputs_r>
 8008c5e:	3001      	adds	r0, #1
 8008c60:	f000 80a9 	beq.w	8008db6 <_svfiprintf_r+0x1c6>
 8008c64:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008c66:	445a      	add	r2, fp
 8008c68:	9209      	str	r2, [sp, #36]	; 0x24
 8008c6a:	f89a 3000 	ldrb.w	r3, [sl]
 8008c6e:	2b00      	cmp	r3, #0
 8008c70:	f000 80a1 	beq.w	8008db6 <_svfiprintf_r+0x1c6>
 8008c74:	2300      	movs	r3, #0
 8008c76:	f04f 32ff 	mov.w	r2, #4294967295
 8008c7a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008c7e:	f10a 0a01 	add.w	sl, sl, #1
 8008c82:	9304      	str	r3, [sp, #16]
 8008c84:	9307      	str	r3, [sp, #28]
 8008c86:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8008c8a:	931a      	str	r3, [sp, #104]	; 0x68
 8008c8c:	4654      	mov	r4, sl
 8008c8e:	2205      	movs	r2, #5
 8008c90:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008c94:	4850      	ldr	r0, [pc, #320]	; (8008dd8 <_svfiprintf_r+0x1e8>)
 8008c96:	f7f7 faab 	bl	80001f0 <memchr>
 8008c9a:	9a04      	ldr	r2, [sp, #16]
 8008c9c:	b9d8      	cbnz	r0, 8008cd6 <_svfiprintf_r+0xe6>
 8008c9e:	06d0      	lsls	r0, r2, #27
 8008ca0:	bf44      	itt	mi
 8008ca2:	2320      	movmi	r3, #32
 8008ca4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008ca8:	0711      	lsls	r1, r2, #28
 8008caa:	bf44      	itt	mi
 8008cac:	232b      	movmi	r3, #43	; 0x2b
 8008cae:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008cb2:	f89a 3000 	ldrb.w	r3, [sl]
 8008cb6:	2b2a      	cmp	r3, #42	; 0x2a
 8008cb8:	d015      	beq.n	8008ce6 <_svfiprintf_r+0xf6>
 8008cba:	9a07      	ldr	r2, [sp, #28]
 8008cbc:	4654      	mov	r4, sl
 8008cbe:	2000      	movs	r0, #0
 8008cc0:	f04f 0c0a 	mov.w	ip, #10
 8008cc4:	4621      	mov	r1, r4
 8008cc6:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008cca:	3b30      	subs	r3, #48	; 0x30
 8008ccc:	2b09      	cmp	r3, #9
 8008cce:	d94d      	bls.n	8008d6c <_svfiprintf_r+0x17c>
 8008cd0:	b1b0      	cbz	r0, 8008d00 <_svfiprintf_r+0x110>
 8008cd2:	9207      	str	r2, [sp, #28]
 8008cd4:	e014      	b.n	8008d00 <_svfiprintf_r+0x110>
 8008cd6:	eba0 0308 	sub.w	r3, r0, r8
 8008cda:	fa09 f303 	lsl.w	r3, r9, r3
 8008cde:	4313      	orrs	r3, r2
 8008ce0:	9304      	str	r3, [sp, #16]
 8008ce2:	46a2      	mov	sl, r4
 8008ce4:	e7d2      	b.n	8008c8c <_svfiprintf_r+0x9c>
 8008ce6:	9b03      	ldr	r3, [sp, #12]
 8008ce8:	1d19      	adds	r1, r3, #4
 8008cea:	681b      	ldr	r3, [r3, #0]
 8008cec:	9103      	str	r1, [sp, #12]
 8008cee:	2b00      	cmp	r3, #0
 8008cf0:	bfbb      	ittet	lt
 8008cf2:	425b      	neglt	r3, r3
 8008cf4:	f042 0202 	orrlt.w	r2, r2, #2
 8008cf8:	9307      	strge	r3, [sp, #28]
 8008cfa:	9307      	strlt	r3, [sp, #28]
 8008cfc:	bfb8      	it	lt
 8008cfe:	9204      	strlt	r2, [sp, #16]
 8008d00:	7823      	ldrb	r3, [r4, #0]
 8008d02:	2b2e      	cmp	r3, #46	; 0x2e
 8008d04:	d10c      	bne.n	8008d20 <_svfiprintf_r+0x130>
 8008d06:	7863      	ldrb	r3, [r4, #1]
 8008d08:	2b2a      	cmp	r3, #42	; 0x2a
 8008d0a:	d134      	bne.n	8008d76 <_svfiprintf_r+0x186>
 8008d0c:	9b03      	ldr	r3, [sp, #12]
 8008d0e:	1d1a      	adds	r2, r3, #4
 8008d10:	681b      	ldr	r3, [r3, #0]
 8008d12:	9203      	str	r2, [sp, #12]
 8008d14:	2b00      	cmp	r3, #0
 8008d16:	bfb8      	it	lt
 8008d18:	f04f 33ff 	movlt.w	r3, #4294967295
 8008d1c:	3402      	adds	r4, #2
 8008d1e:	9305      	str	r3, [sp, #20]
 8008d20:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 8008de8 <_svfiprintf_r+0x1f8>
 8008d24:	7821      	ldrb	r1, [r4, #0]
 8008d26:	2203      	movs	r2, #3
 8008d28:	4650      	mov	r0, sl
 8008d2a:	f7f7 fa61 	bl	80001f0 <memchr>
 8008d2e:	b138      	cbz	r0, 8008d40 <_svfiprintf_r+0x150>
 8008d30:	9b04      	ldr	r3, [sp, #16]
 8008d32:	eba0 000a 	sub.w	r0, r0, sl
 8008d36:	2240      	movs	r2, #64	; 0x40
 8008d38:	4082      	lsls	r2, r0
 8008d3a:	4313      	orrs	r3, r2
 8008d3c:	3401      	adds	r4, #1
 8008d3e:	9304      	str	r3, [sp, #16]
 8008d40:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008d44:	4825      	ldr	r0, [pc, #148]	; (8008ddc <_svfiprintf_r+0x1ec>)
 8008d46:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8008d4a:	2206      	movs	r2, #6
 8008d4c:	f7f7 fa50 	bl	80001f0 <memchr>
 8008d50:	2800      	cmp	r0, #0
 8008d52:	d038      	beq.n	8008dc6 <_svfiprintf_r+0x1d6>
 8008d54:	4b22      	ldr	r3, [pc, #136]	; (8008de0 <_svfiprintf_r+0x1f0>)
 8008d56:	bb1b      	cbnz	r3, 8008da0 <_svfiprintf_r+0x1b0>
 8008d58:	9b03      	ldr	r3, [sp, #12]
 8008d5a:	3307      	adds	r3, #7
 8008d5c:	f023 0307 	bic.w	r3, r3, #7
 8008d60:	3308      	adds	r3, #8
 8008d62:	9303      	str	r3, [sp, #12]
 8008d64:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008d66:	4433      	add	r3, r6
 8008d68:	9309      	str	r3, [sp, #36]	; 0x24
 8008d6a:	e768      	b.n	8008c3e <_svfiprintf_r+0x4e>
 8008d6c:	fb0c 3202 	mla	r2, ip, r2, r3
 8008d70:	460c      	mov	r4, r1
 8008d72:	2001      	movs	r0, #1
 8008d74:	e7a6      	b.n	8008cc4 <_svfiprintf_r+0xd4>
 8008d76:	2300      	movs	r3, #0
 8008d78:	3401      	adds	r4, #1
 8008d7a:	9305      	str	r3, [sp, #20]
 8008d7c:	4619      	mov	r1, r3
 8008d7e:	f04f 0c0a 	mov.w	ip, #10
 8008d82:	4620      	mov	r0, r4
 8008d84:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008d88:	3a30      	subs	r2, #48	; 0x30
 8008d8a:	2a09      	cmp	r2, #9
 8008d8c:	d903      	bls.n	8008d96 <_svfiprintf_r+0x1a6>
 8008d8e:	2b00      	cmp	r3, #0
 8008d90:	d0c6      	beq.n	8008d20 <_svfiprintf_r+0x130>
 8008d92:	9105      	str	r1, [sp, #20]
 8008d94:	e7c4      	b.n	8008d20 <_svfiprintf_r+0x130>
 8008d96:	fb0c 2101 	mla	r1, ip, r1, r2
 8008d9a:	4604      	mov	r4, r0
 8008d9c:	2301      	movs	r3, #1
 8008d9e:	e7f0      	b.n	8008d82 <_svfiprintf_r+0x192>
 8008da0:	ab03      	add	r3, sp, #12
 8008da2:	9300      	str	r3, [sp, #0]
 8008da4:	462a      	mov	r2, r5
 8008da6:	4b0f      	ldr	r3, [pc, #60]	; (8008de4 <_svfiprintf_r+0x1f4>)
 8008da8:	a904      	add	r1, sp, #16
 8008daa:	4638      	mov	r0, r7
 8008dac:	f7fd fe1e 	bl	80069ec <_printf_float>
 8008db0:	1c42      	adds	r2, r0, #1
 8008db2:	4606      	mov	r6, r0
 8008db4:	d1d6      	bne.n	8008d64 <_svfiprintf_r+0x174>
 8008db6:	89ab      	ldrh	r3, [r5, #12]
 8008db8:	065b      	lsls	r3, r3, #25
 8008dba:	f53f af2d 	bmi.w	8008c18 <_svfiprintf_r+0x28>
 8008dbe:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008dc0:	b01d      	add	sp, #116	; 0x74
 8008dc2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008dc6:	ab03      	add	r3, sp, #12
 8008dc8:	9300      	str	r3, [sp, #0]
 8008dca:	462a      	mov	r2, r5
 8008dcc:	4b05      	ldr	r3, [pc, #20]	; (8008de4 <_svfiprintf_r+0x1f4>)
 8008dce:	a904      	add	r1, sp, #16
 8008dd0:	4638      	mov	r0, r7
 8008dd2:	f7fe f8af 	bl	8006f34 <_printf_i>
 8008dd6:	e7eb      	b.n	8008db0 <_svfiprintf_r+0x1c0>
 8008dd8:	08009924 	.word	0x08009924
 8008ddc:	0800992e 	.word	0x0800992e
 8008de0:	080069ed 	.word	0x080069ed
 8008de4:	08008b3d 	.word	0x08008b3d
 8008de8:	0800992a 	.word	0x0800992a

08008dec <__sfputc_r>:
 8008dec:	6893      	ldr	r3, [r2, #8]
 8008dee:	3b01      	subs	r3, #1
 8008df0:	2b00      	cmp	r3, #0
 8008df2:	b410      	push	{r4}
 8008df4:	6093      	str	r3, [r2, #8]
 8008df6:	da08      	bge.n	8008e0a <__sfputc_r+0x1e>
 8008df8:	6994      	ldr	r4, [r2, #24]
 8008dfa:	42a3      	cmp	r3, r4
 8008dfc:	db01      	blt.n	8008e02 <__sfputc_r+0x16>
 8008dfe:	290a      	cmp	r1, #10
 8008e00:	d103      	bne.n	8008e0a <__sfputc_r+0x1e>
 8008e02:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008e06:	f000 b9e3 	b.w	80091d0 <__swbuf_r>
 8008e0a:	6813      	ldr	r3, [r2, #0]
 8008e0c:	1c58      	adds	r0, r3, #1
 8008e0e:	6010      	str	r0, [r2, #0]
 8008e10:	7019      	strb	r1, [r3, #0]
 8008e12:	4608      	mov	r0, r1
 8008e14:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008e18:	4770      	bx	lr

08008e1a <__sfputs_r>:
 8008e1a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008e1c:	4606      	mov	r6, r0
 8008e1e:	460f      	mov	r7, r1
 8008e20:	4614      	mov	r4, r2
 8008e22:	18d5      	adds	r5, r2, r3
 8008e24:	42ac      	cmp	r4, r5
 8008e26:	d101      	bne.n	8008e2c <__sfputs_r+0x12>
 8008e28:	2000      	movs	r0, #0
 8008e2a:	e007      	b.n	8008e3c <__sfputs_r+0x22>
 8008e2c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008e30:	463a      	mov	r2, r7
 8008e32:	4630      	mov	r0, r6
 8008e34:	f7ff ffda 	bl	8008dec <__sfputc_r>
 8008e38:	1c43      	adds	r3, r0, #1
 8008e3a:	d1f3      	bne.n	8008e24 <__sfputs_r+0xa>
 8008e3c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08008e40 <_vfiprintf_r>:
 8008e40:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008e44:	460d      	mov	r5, r1
 8008e46:	b09d      	sub	sp, #116	; 0x74
 8008e48:	4614      	mov	r4, r2
 8008e4a:	4698      	mov	r8, r3
 8008e4c:	4606      	mov	r6, r0
 8008e4e:	b118      	cbz	r0, 8008e58 <_vfiprintf_r+0x18>
 8008e50:	6a03      	ldr	r3, [r0, #32]
 8008e52:	b90b      	cbnz	r3, 8008e58 <_vfiprintf_r+0x18>
 8008e54:	f7fe fa1c 	bl	8007290 <__sinit>
 8008e58:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008e5a:	07d9      	lsls	r1, r3, #31
 8008e5c:	d405      	bmi.n	8008e6a <_vfiprintf_r+0x2a>
 8008e5e:	89ab      	ldrh	r3, [r5, #12]
 8008e60:	059a      	lsls	r2, r3, #22
 8008e62:	d402      	bmi.n	8008e6a <_vfiprintf_r+0x2a>
 8008e64:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008e66:	f7fe fb70 	bl	800754a <__retarget_lock_acquire_recursive>
 8008e6a:	89ab      	ldrh	r3, [r5, #12]
 8008e6c:	071b      	lsls	r3, r3, #28
 8008e6e:	d501      	bpl.n	8008e74 <_vfiprintf_r+0x34>
 8008e70:	692b      	ldr	r3, [r5, #16]
 8008e72:	b99b      	cbnz	r3, 8008e9c <_vfiprintf_r+0x5c>
 8008e74:	4629      	mov	r1, r5
 8008e76:	4630      	mov	r0, r6
 8008e78:	f000 f9e8 	bl	800924c <__swsetup_r>
 8008e7c:	b170      	cbz	r0, 8008e9c <_vfiprintf_r+0x5c>
 8008e7e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008e80:	07dc      	lsls	r4, r3, #31
 8008e82:	d504      	bpl.n	8008e8e <_vfiprintf_r+0x4e>
 8008e84:	f04f 30ff 	mov.w	r0, #4294967295
 8008e88:	b01d      	add	sp, #116	; 0x74
 8008e8a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008e8e:	89ab      	ldrh	r3, [r5, #12]
 8008e90:	0598      	lsls	r0, r3, #22
 8008e92:	d4f7      	bmi.n	8008e84 <_vfiprintf_r+0x44>
 8008e94:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008e96:	f7fe fb59 	bl	800754c <__retarget_lock_release_recursive>
 8008e9a:	e7f3      	b.n	8008e84 <_vfiprintf_r+0x44>
 8008e9c:	2300      	movs	r3, #0
 8008e9e:	9309      	str	r3, [sp, #36]	; 0x24
 8008ea0:	2320      	movs	r3, #32
 8008ea2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8008ea6:	f8cd 800c 	str.w	r8, [sp, #12]
 8008eaa:	2330      	movs	r3, #48	; 0x30
 8008eac:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 8009060 <_vfiprintf_r+0x220>
 8008eb0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8008eb4:	f04f 0901 	mov.w	r9, #1
 8008eb8:	4623      	mov	r3, r4
 8008eba:	469a      	mov	sl, r3
 8008ebc:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008ec0:	b10a      	cbz	r2, 8008ec6 <_vfiprintf_r+0x86>
 8008ec2:	2a25      	cmp	r2, #37	; 0x25
 8008ec4:	d1f9      	bne.n	8008eba <_vfiprintf_r+0x7a>
 8008ec6:	ebba 0b04 	subs.w	fp, sl, r4
 8008eca:	d00b      	beq.n	8008ee4 <_vfiprintf_r+0xa4>
 8008ecc:	465b      	mov	r3, fp
 8008ece:	4622      	mov	r2, r4
 8008ed0:	4629      	mov	r1, r5
 8008ed2:	4630      	mov	r0, r6
 8008ed4:	f7ff ffa1 	bl	8008e1a <__sfputs_r>
 8008ed8:	3001      	adds	r0, #1
 8008eda:	f000 80a9 	beq.w	8009030 <_vfiprintf_r+0x1f0>
 8008ede:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008ee0:	445a      	add	r2, fp
 8008ee2:	9209      	str	r2, [sp, #36]	; 0x24
 8008ee4:	f89a 3000 	ldrb.w	r3, [sl]
 8008ee8:	2b00      	cmp	r3, #0
 8008eea:	f000 80a1 	beq.w	8009030 <_vfiprintf_r+0x1f0>
 8008eee:	2300      	movs	r3, #0
 8008ef0:	f04f 32ff 	mov.w	r2, #4294967295
 8008ef4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008ef8:	f10a 0a01 	add.w	sl, sl, #1
 8008efc:	9304      	str	r3, [sp, #16]
 8008efe:	9307      	str	r3, [sp, #28]
 8008f00:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8008f04:	931a      	str	r3, [sp, #104]	; 0x68
 8008f06:	4654      	mov	r4, sl
 8008f08:	2205      	movs	r2, #5
 8008f0a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008f0e:	4854      	ldr	r0, [pc, #336]	; (8009060 <_vfiprintf_r+0x220>)
 8008f10:	f7f7 f96e 	bl	80001f0 <memchr>
 8008f14:	9a04      	ldr	r2, [sp, #16]
 8008f16:	b9d8      	cbnz	r0, 8008f50 <_vfiprintf_r+0x110>
 8008f18:	06d1      	lsls	r1, r2, #27
 8008f1a:	bf44      	itt	mi
 8008f1c:	2320      	movmi	r3, #32
 8008f1e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008f22:	0713      	lsls	r3, r2, #28
 8008f24:	bf44      	itt	mi
 8008f26:	232b      	movmi	r3, #43	; 0x2b
 8008f28:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008f2c:	f89a 3000 	ldrb.w	r3, [sl]
 8008f30:	2b2a      	cmp	r3, #42	; 0x2a
 8008f32:	d015      	beq.n	8008f60 <_vfiprintf_r+0x120>
 8008f34:	9a07      	ldr	r2, [sp, #28]
 8008f36:	4654      	mov	r4, sl
 8008f38:	2000      	movs	r0, #0
 8008f3a:	f04f 0c0a 	mov.w	ip, #10
 8008f3e:	4621      	mov	r1, r4
 8008f40:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008f44:	3b30      	subs	r3, #48	; 0x30
 8008f46:	2b09      	cmp	r3, #9
 8008f48:	d94d      	bls.n	8008fe6 <_vfiprintf_r+0x1a6>
 8008f4a:	b1b0      	cbz	r0, 8008f7a <_vfiprintf_r+0x13a>
 8008f4c:	9207      	str	r2, [sp, #28]
 8008f4e:	e014      	b.n	8008f7a <_vfiprintf_r+0x13a>
 8008f50:	eba0 0308 	sub.w	r3, r0, r8
 8008f54:	fa09 f303 	lsl.w	r3, r9, r3
 8008f58:	4313      	orrs	r3, r2
 8008f5a:	9304      	str	r3, [sp, #16]
 8008f5c:	46a2      	mov	sl, r4
 8008f5e:	e7d2      	b.n	8008f06 <_vfiprintf_r+0xc6>
 8008f60:	9b03      	ldr	r3, [sp, #12]
 8008f62:	1d19      	adds	r1, r3, #4
 8008f64:	681b      	ldr	r3, [r3, #0]
 8008f66:	9103      	str	r1, [sp, #12]
 8008f68:	2b00      	cmp	r3, #0
 8008f6a:	bfbb      	ittet	lt
 8008f6c:	425b      	neglt	r3, r3
 8008f6e:	f042 0202 	orrlt.w	r2, r2, #2
 8008f72:	9307      	strge	r3, [sp, #28]
 8008f74:	9307      	strlt	r3, [sp, #28]
 8008f76:	bfb8      	it	lt
 8008f78:	9204      	strlt	r2, [sp, #16]
 8008f7a:	7823      	ldrb	r3, [r4, #0]
 8008f7c:	2b2e      	cmp	r3, #46	; 0x2e
 8008f7e:	d10c      	bne.n	8008f9a <_vfiprintf_r+0x15a>
 8008f80:	7863      	ldrb	r3, [r4, #1]
 8008f82:	2b2a      	cmp	r3, #42	; 0x2a
 8008f84:	d134      	bne.n	8008ff0 <_vfiprintf_r+0x1b0>
 8008f86:	9b03      	ldr	r3, [sp, #12]
 8008f88:	1d1a      	adds	r2, r3, #4
 8008f8a:	681b      	ldr	r3, [r3, #0]
 8008f8c:	9203      	str	r2, [sp, #12]
 8008f8e:	2b00      	cmp	r3, #0
 8008f90:	bfb8      	it	lt
 8008f92:	f04f 33ff 	movlt.w	r3, #4294967295
 8008f96:	3402      	adds	r4, #2
 8008f98:	9305      	str	r3, [sp, #20]
 8008f9a:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 8009070 <_vfiprintf_r+0x230>
 8008f9e:	7821      	ldrb	r1, [r4, #0]
 8008fa0:	2203      	movs	r2, #3
 8008fa2:	4650      	mov	r0, sl
 8008fa4:	f7f7 f924 	bl	80001f0 <memchr>
 8008fa8:	b138      	cbz	r0, 8008fba <_vfiprintf_r+0x17a>
 8008faa:	9b04      	ldr	r3, [sp, #16]
 8008fac:	eba0 000a 	sub.w	r0, r0, sl
 8008fb0:	2240      	movs	r2, #64	; 0x40
 8008fb2:	4082      	lsls	r2, r0
 8008fb4:	4313      	orrs	r3, r2
 8008fb6:	3401      	adds	r4, #1
 8008fb8:	9304      	str	r3, [sp, #16]
 8008fba:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008fbe:	4829      	ldr	r0, [pc, #164]	; (8009064 <_vfiprintf_r+0x224>)
 8008fc0:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8008fc4:	2206      	movs	r2, #6
 8008fc6:	f7f7 f913 	bl	80001f0 <memchr>
 8008fca:	2800      	cmp	r0, #0
 8008fcc:	d03f      	beq.n	800904e <_vfiprintf_r+0x20e>
 8008fce:	4b26      	ldr	r3, [pc, #152]	; (8009068 <_vfiprintf_r+0x228>)
 8008fd0:	bb1b      	cbnz	r3, 800901a <_vfiprintf_r+0x1da>
 8008fd2:	9b03      	ldr	r3, [sp, #12]
 8008fd4:	3307      	adds	r3, #7
 8008fd6:	f023 0307 	bic.w	r3, r3, #7
 8008fda:	3308      	adds	r3, #8
 8008fdc:	9303      	str	r3, [sp, #12]
 8008fde:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008fe0:	443b      	add	r3, r7
 8008fe2:	9309      	str	r3, [sp, #36]	; 0x24
 8008fe4:	e768      	b.n	8008eb8 <_vfiprintf_r+0x78>
 8008fe6:	fb0c 3202 	mla	r2, ip, r2, r3
 8008fea:	460c      	mov	r4, r1
 8008fec:	2001      	movs	r0, #1
 8008fee:	e7a6      	b.n	8008f3e <_vfiprintf_r+0xfe>
 8008ff0:	2300      	movs	r3, #0
 8008ff2:	3401      	adds	r4, #1
 8008ff4:	9305      	str	r3, [sp, #20]
 8008ff6:	4619      	mov	r1, r3
 8008ff8:	f04f 0c0a 	mov.w	ip, #10
 8008ffc:	4620      	mov	r0, r4
 8008ffe:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009002:	3a30      	subs	r2, #48	; 0x30
 8009004:	2a09      	cmp	r2, #9
 8009006:	d903      	bls.n	8009010 <_vfiprintf_r+0x1d0>
 8009008:	2b00      	cmp	r3, #0
 800900a:	d0c6      	beq.n	8008f9a <_vfiprintf_r+0x15a>
 800900c:	9105      	str	r1, [sp, #20]
 800900e:	e7c4      	b.n	8008f9a <_vfiprintf_r+0x15a>
 8009010:	fb0c 2101 	mla	r1, ip, r1, r2
 8009014:	4604      	mov	r4, r0
 8009016:	2301      	movs	r3, #1
 8009018:	e7f0      	b.n	8008ffc <_vfiprintf_r+0x1bc>
 800901a:	ab03      	add	r3, sp, #12
 800901c:	9300      	str	r3, [sp, #0]
 800901e:	462a      	mov	r2, r5
 8009020:	4b12      	ldr	r3, [pc, #72]	; (800906c <_vfiprintf_r+0x22c>)
 8009022:	a904      	add	r1, sp, #16
 8009024:	4630      	mov	r0, r6
 8009026:	f7fd fce1 	bl	80069ec <_printf_float>
 800902a:	4607      	mov	r7, r0
 800902c:	1c78      	adds	r0, r7, #1
 800902e:	d1d6      	bne.n	8008fde <_vfiprintf_r+0x19e>
 8009030:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009032:	07d9      	lsls	r1, r3, #31
 8009034:	d405      	bmi.n	8009042 <_vfiprintf_r+0x202>
 8009036:	89ab      	ldrh	r3, [r5, #12]
 8009038:	059a      	lsls	r2, r3, #22
 800903a:	d402      	bmi.n	8009042 <_vfiprintf_r+0x202>
 800903c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800903e:	f7fe fa85 	bl	800754c <__retarget_lock_release_recursive>
 8009042:	89ab      	ldrh	r3, [r5, #12]
 8009044:	065b      	lsls	r3, r3, #25
 8009046:	f53f af1d 	bmi.w	8008e84 <_vfiprintf_r+0x44>
 800904a:	9809      	ldr	r0, [sp, #36]	; 0x24
 800904c:	e71c      	b.n	8008e88 <_vfiprintf_r+0x48>
 800904e:	ab03      	add	r3, sp, #12
 8009050:	9300      	str	r3, [sp, #0]
 8009052:	462a      	mov	r2, r5
 8009054:	4b05      	ldr	r3, [pc, #20]	; (800906c <_vfiprintf_r+0x22c>)
 8009056:	a904      	add	r1, sp, #16
 8009058:	4630      	mov	r0, r6
 800905a:	f7fd ff6b 	bl	8006f34 <_printf_i>
 800905e:	e7e4      	b.n	800902a <_vfiprintf_r+0x1ea>
 8009060:	08009924 	.word	0x08009924
 8009064:	0800992e 	.word	0x0800992e
 8009068:	080069ed 	.word	0x080069ed
 800906c:	08008e1b 	.word	0x08008e1b
 8009070:	0800992a 	.word	0x0800992a

08009074 <__sflush_r>:
 8009074:	898a      	ldrh	r2, [r1, #12]
 8009076:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800907a:	4605      	mov	r5, r0
 800907c:	0710      	lsls	r0, r2, #28
 800907e:	460c      	mov	r4, r1
 8009080:	d458      	bmi.n	8009134 <__sflush_r+0xc0>
 8009082:	684b      	ldr	r3, [r1, #4]
 8009084:	2b00      	cmp	r3, #0
 8009086:	dc05      	bgt.n	8009094 <__sflush_r+0x20>
 8009088:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800908a:	2b00      	cmp	r3, #0
 800908c:	dc02      	bgt.n	8009094 <__sflush_r+0x20>
 800908e:	2000      	movs	r0, #0
 8009090:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009094:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8009096:	2e00      	cmp	r6, #0
 8009098:	d0f9      	beq.n	800908e <__sflush_r+0x1a>
 800909a:	2300      	movs	r3, #0
 800909c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80090a0:	682f      	ldr	r7, [r5, #0]
 80090a2:	6a21      	ldr	r1, [r4, #32]
 80090a4:	602b      	str	r3, [r5, #0]
 80090a6:	d032      	beq.n	800910e <__sflush_r+0x9a>
 80090a8:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80090aa:	89a3      	ldrh	r3, [r4, #12]
 80090ac:	075a      	lsls	r2, r3, #29
 80090ae:	d505      	bpl.n	80090bc <__sflush_r+0x48>
 80090b0:	6863      	ldr	r3, [r4, #4]
 80090b2:	1ac0      	subs	r0, r0, r3
 80090b4:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80090b6:	b10b      	cbz	r3, 80090bc <__sflush_r+0x48>
 80090b8:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80090ba:	1ac0      	subs	r0, r0, r3
 80090bc:	2300      	movs	r3, #0
 80090be:	4602      	mov	r2, r0
 80090c0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80090c2:	6a21      	ldr	r1, [r4, #32]
 80090c4:	4628      	mov	r0, r5
 80090c6:	47b0      	blx	r6
 80090c8:	1c43      	adds	r3, r0, #1
 80090ca:	89a3      	ldrh	r3, [r4, #12]
 80090cc:	d106      	bne.n	80090dc <__sflush_r+0x68>
 80090ce:	6829      	ldr	r1, [r5, #0]
 80090d0:	291d      	cmp	r1, #29
 80090d2:	d82b      	bhi.n	800912c <__sflush_r+0xb8>
 80090d4:	4a29      	ldr	r2, [pc, #164]	; (800917c <__sflush_r+0x108>)
 80090d6:	410a      	asrs	r2, r1
 80090d8:	07d6      	lsls	r6, r2, #31
 80090da:	d427      	bmi.n	800912c <__sflush_r+0xb8>
 80090dc:	2200      	movs	r2, #0
 80090de:	6062      	str	r2, [r4, #4]
 80090e0:	04d9      	lsls	r1, r3, #19
 80090e2:	6922      	ldr	r2, [r4, #16]
 80090e4:	6022      	str	r2, [r4, #0]
 80090e6:	d504      	bpl.n	80090f2 <__sflush_r+0x7e>
 80090e8:	1c42      	adds	r2, r0, #1
 80090ea:	d101      	bne.n	80090f0 <__sflush_r+0x7c>
 80090ec:	682b      	ldr	r3, [r5, #0]
 80090ee:	b903      	cbnz	r3, 80090f2 <__sflush_r+0x7e>
 80090f0:	6560      	str	r0, [r4, #84]	; 0x54
 80090f2:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80090f4:	602f      	str	r7, [r5, #0]
 80090f6:	2900      	cmp	r1, #0
 80090f8:	d0c9      	beq.n	800908e <__sflush_r+0x1a>
 80090fa:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80090fe:	4299      	cmp	r1, r3
 8009100:	d002      	beq.n	8009108 <__sflush_r+0x94>
 8009102:	4628      	mov	r0, r5
 8009104:	f7ff f89e 	bl	8008244 <_free_r>
 8009108:	2000      	movs	r0, #0
 800910a:	6360      	str	r0, [r4, #52]	; 0x34
 800910c:	e7c0      	b.n	8009090 <__sflush_r+0x1c>
 800910e:	2301      	movs	r3, #1
 8009110:	4628      	mov	r0, r5
 8009112:	47b0      	blx	r6
 8009114:	1c41      	adds	r1, r0, #1
 8009116:	d1c8      	bne.n	80090aa <__sflush_r+0x36>
 8009118:	682b      	ldr	r3, [r5, #0]
 800911a:	2b00      	cmp	r3, #0
 800911c:	d0c5      	beq.n	80090aa <__sflush_r+0x36>
 800911e:	2b1d      	cmp	r3, #29
 8009120:	d001      	beq.n	8009126 <__sflush_r+0xb2>
 8009122:	2b16      	cmp	r3, #22
 8009124:	d101      	bne.n	800912a <__sflush_r+0xb6>
 8009126:	602f      	str	r7, [r5, #0]
 8009128:	e7b1      	b.n	800908e <__sflush_r+0x1a>
 800912a:	89a3      	ldrh	r3, [r4, #12]
 800912c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009130:	81a3      	strh	r3, [r4, #12]
 8009132:	e7ad      	b.n	8009090 <__sflush_r+0x1c>
 8009134:	690f      	ldr	r7, [r1, #16]
 8009136:	2f00      	cmp	r7, #0
 8009138:	d0a9      	beq.n	800908e <__sflush_r+0x1a>
 800913a:	0793      	lsls	r3, r2, #30
 800913c:	680e      	ldr	r6, [r1, #0]
 800913e:	bf08      	it	eq
 8009140:	694b      	ldreq	r3, [r1, #20]
 8009142:	600f      	str	r7, [r1, #0]
 8009144:	bf18      	it	ne
 8009146:	2300      	movne	r3, #0
 8009148:	eba6 0807 	sub.w	r8, r6, r7
 800914c:	608b      	str	r3, [r1, #8]
 800914e:	f1b8 0f00 	cmp.w	r8, #0
 8009152:	dd9c      	ble.n	800908e <__sflush_r+0x1a>
 8009154:	6a21      	ldr	r1, [r4, #32]
 8009156:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8009158:	4643      	mov	r3, r8
 800915a:	463a      	mov	r2, r7
 800915c:	4628      	mov	r0, r5
 800915e:	47b0      	blx	r6
 8009160:	2800      	cmp	r0, #0
 8009162:	dc06      	bgt.n	8009172 <__sflush_r+0xfe>
 8009164:	89a3      	ldrh	r3, [r4, #12]
 8009166:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800916a:	81a3      	strh	r3, [r4, #12]
 800916c:	f04f 30ff 	mov.w	r0, #4294967295
 8009170:	e78e      	b.n	8009090 <__sflush_r+0x1c>
 8009172:	4407      	add	r7, r0
 8009174:	eba8 0800 	sub.w	r8, r8, r0
 8009178:	e7e9      	b.n	800914e <__sflush_r+0xda>
 800917a:	bf00      	nop
 800917c:	dfbffffe 	.word	0xdfbffffe

08009180 <_fflush_r>:
 8009180:	b538      	push	{r3, r4, r5, lr}
 8009182:	690b      	ldr	r3, [r1, #16]
 8009184:	4605      	mov	r5, r0
 8009186:	460c      	mov	r4, r1
 8009188:	b913      	cbnz	r3, 8009190 <_fflush_r+0x10>
 800918a:	2500      	movs	r5, #0
 800918c:	4628      	mov	r0, r5
 800918e:	bd38      	pop	{r3, r4, r5, pc}
 8009190:	b118      	cbz	r0, 800919a <_fflush_r+0x1a>
 8009192:	6a03      	ldr	r3, [r0, #32]
 8009194:	b90b      	cbnz	r3, 800919a <_fflush_r+0x1a>
 8009196:	f7fe f87b 	bl	8007290 <__sinit>
 800919a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800919e:	2b00      	cmp	r3, #0
 80091a0:	d0f3      	beq.n	800918a <_fflush_r+0xa>
 80091a2:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80091a4:	07d0      	lsls	r0, r2, #31
 80091a6:	d404      	bmi.n	80091b2 <_fflush_r+0x32>
 80091a8:	0599      	lsls	r1, r3, #22
 80091aa:	d402      	bmi.n	80091b2 <_fflush_r+0x32>
 80091ac:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80091ae:	f7fe f9cc 	bl	800754a <__retarget_lock_acquire_recursive>
 80091b2:	4628      	mov	r0, r5
 80091b4:	4621      	mov	r1, r4
 80091b6:	f7ff ff5d 	bl	8009074 <__sflush_r>
 80091ba:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80091bc:	07da      	lsls	r2, r3, #31
 80091be:	4605      	mov	r5, r0
 80091c0:	d4e4      	bmi.n	800918c <_fflush_r+0xc>
 80091c2:	89a3      	ldrh	r3, [r4, #12]
 80091c4:	059b      	lsls	r3, r3, #22
 80091c6:	d4e1      	bmi.n	800918c <_fflush_r+0xc>
 80091c8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80091ca:	f7fe f9bf 	bl	800754c <__retarget_lock_release_recursive>
 80091ce:	e7dd      	b.n	800918c <_fflush_r+0xc>

080091d0 <__swbuf_r>:
 80091d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80091d2:	460e      	mov	r6, r1
 80091d4:	4614      	mov	r4, r2
 80091d6:	4605      	mov	r5, r0
 80091d8:	b118      	cbz	r0, 80091e2 <__swbuf_r+0x12>
 80091da:	6a03      	ldr	r3, [r0, #32]
 80091dc:	b90b      	cbnz	r3, 80091e2 <__swbuf_r+0x12>
 80091de:	f7fe f857 	bl	8007290 <__sinit>
 80091e2:	69a3      	ldr	r3, [r4, #24]
 80091e4:	60a3      	str	r3, [r4, #8]
 80091e6:	89a3      	ldrh	r3, [r4, #12]
 80091e8:	071a      	lsls	r2, r3, #28
 80091ea:	d525      	bpl.n	8009238 <__swbuf_r+0x68>
 80091ec:	6923      	ldr	r3, [r4, #16]
 80091ee:	b31b      	cbz	r3, 8009238 <__swbuf_r+0x68>
 80091f0:	6823      	ldr	r3, [r4, #0]
 80091f2:	6922      	ldr	r2, [r4, #16]
 80091f4:	1a98      	subs	r0, r3, r2
 80091f6:	6963      	ldr	r3, [r4, #20]
 80091f8:	b2f6      	uxtb	r6, r6
 80091fa:	4283      	cmp	r3, r0
 80091fc:	4637      	mov	r7, r6
 80091fe:	dc04      	bgt.n	800920a <__swbuf_r+0x3a>
 8009200:	4621      	mov	r1, r4
 8009202:	4628      	mov	r0, r5
 8009204:	f7ff ffbc 	bl	8009180 <_fflush_r>
 8009208:	b9e0      	cbnz	r0, 8009244 <__swbuf_r+0x74>
 800920a:	68a3      	ldr	r3, [r4, #8]
 800920c:	3b01      	subs	r3, #1
 800920e:	60a3      	str	r3, [r4, #8]
 8009210:	6823      	ldr	r3, [r4, #0]
 8009212:	1c5a      	adds	r2, r3, #1
 8009214:	6022      	str	r2, [r4, #0]
 8009216:	701e      	strb	r6, [r3, #0]
 8009218:	6962      	ldr	r2, [r4, #20]
 800921a:	1c43      	adds	r3, r0, #1
 800921c:	429a      	cmp	r2, r3
 800921e:	d004      	beq.n	800922a <__swbuf_r+0x5a>
 8009220:	89a3      	ldrh	r3, [r4, #12]
 8009222:	07db      	lsls	r3, r3, #31
 8009224:	d506      	bpl.n	8009234 <__swbuf_r+0x64>
 8009226:	2e0a      	cmp	r6, #10
 8009228:	d104      	bne.n	8009234 <__swbuf_r+0x64>
 800922a:	4621      	mov	r1, r4
 800922c:	4628      	mov	r0, r5
 800922e:	f7ff ffa7 	bl	8009180 <_fflush_r>
 8009232:	b938      	cbnz	r0, 8009244 <__swbuf_r+0x74>
 8009234:	4638      	mov	r0, r7
 8009236:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009238:	4621      	mov	r1, r4
 800923a:	4628      	mov	r0, r5
 800923c:	f000 f806 	bl	800924c <__swsetup_r>
 8009240:	2800      	cmp	r0, #0
 8009242:	d0d5      	beq.n	80091f0 <__swbuf_r+0x20>
 8009244:	f04f 37ff 	mov.w	r7, #4294967295
 8009248:	e7f4      	b.n	8009234 <__swbuf_r+0x64>
	...

0800924c <__swsetup_r>:
 800924c:	b538      	push	{r3, r4, r5, lr}
 800924e:	4b2a      	ldr	r3, [pc, #168]	; (80092f8 <__swsetup_r+0xac>)
 8009250:	4605      	mov	r5, r0
 8009252:	6818      	ldr	r0, [r3, #0]
 8009254:	460c      	mov	r4, r1
 8009256:	b118      	cbz	r0, 8009260 <__swsetup_r+0x14>
 8009258:	6a03      	ldr	r3, [r0, #32]
 800925a:	b90b      	cbnz	r3, 8009260 <__swsetup_r+0x14>
 800925c:	f7fe f818 	bl	8007290 <__sinit>
 8009260:	89a3      	ldrh	r3, [r4, #12]
 8009262:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8009266:	0718      	lsls	r0, r3, #28
 8009268:	d422      	bmi.n	80092b0 <__swsetup_r+0x64>
 800926a:	06d9      	lsls	r1, r3, #27
 800926c:	d407      	bmi.n	800927e <__swsetup_r+0x32>
 800926e:	2309      	movs	r3, #9
 8009270:	602b      	str	r3, [r5, #0]
 8009272:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8009276:	81a3      	strh	r3, [r4, #12]
 8009278:	f04f 30ff 	mov.w	r0, #4294967295
 800927c:	e034      	b.n	80092e8 <__swsetup_r+0x9c>
 800927e:	0758      	lsls	r0, r3, #29
 8009280:	d512      	bpl.n	80092a8 <__swsetup_r+0x5c>
 8009282:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009284:	b141      	cbz	r1, 8009298 <__swsetup_r+0x4c>
 8009286:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800928a:	4299      	cmp	r1, r3
 800928c:	d002      	beq.n	8009294 <__swsetup_r+0x48>
 800928e:	4628      	mov	r0, r5
 8009290:	f7fe ffd8 	bl	8008244 <_free_r>
 8009294:	2300      	movs	r3, #0
 8009296:	6363      	str	r3, [r4, #52]	; 0x34
 8009298:	89a3      	ldrh	r3, [r4, #12]
 800929a:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800929e:	81a3      	strh	r3, [r4, #12]
 80092a0:	2300      	movs	r3, #0
 80092a2:	6063      	str	r3, [r4, #4]
 80092a4:	6923      	ldr	r3, [r4, #16]
 80092a6:	6023      	str	r3, [r4, #0]
 80092a8:	89a3      	ldrh	r3, [r4, #12]
 80092aa:	f043 0308 	orr.w	r3, r3, #8
 80092ae:	81a3      	strh	r3, [r4, #12]
 80092b0:	6923      	ldr	r3, [r4, #16]
 80092b2:	b94b      	cbnz	r3, 80092c8 <__swsetup_r+0x7c>
 80092b4:	89a3      	ldrh	r3, [r4, #12]
 80092b6:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80092ba:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80092be:	d003      	beq.n	80092c8 <__swsetup_r+0x7c>
 80092c0:	4621      	mov	r1, r4
 80092c2:	4628      	mov	r0, r5
 80092c4:	f000 f90c 	bl	80094e0 <__smakebuf_r>
 80092c8:	89a0      	ldrh	r0, [r4, #12]
 80092ca:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80092ce:	f010 0301 	ands.w	r3, r0, #1
 80092d2:	d00a      	beq.n	80092ea <__swsetup_r+0x9e>
 80092d4:	2300      	movs	r3, #0
 80092d6:	60a3      	str	r3, [r4, #8]
 80092d8:	6963      	ldr	r3, [r4, #20]
 80092da:	425b      	negs	r3, r3
 80092dc:	61a3      	str	r3, [r4, #24]
 80092de:	6923      	ldr	r3, [r4, #16]
 80092e0:	b943      	cbnz	r3, 80092f4 <__swsetup_r+0xa8>
 80092e2:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80092e6:	d1c4      	bne.n	8009272 <__swsetup_r+0x26>
 80092e8:	bd38      	pop	{r3, r4, r5, pc}
 80092ea:	0781      	lsls	r1, r0, #30
 80092ec:	bf58      	it	pl
 80092ee:	6963      	ldrpl	r3, [r4, #20]
 80092f0:	60a3      	str	r3, [r4, #8]
 80092f2:	e7f4      	b.n	80092de <__swsetup_r+0x92>
 80092f4:	2000      	movs	r0, #0
 80092f6:	e7f7      	b.n	80092e8 <__swsetup_r+0x9c>
 80092f8:	20000064 	.word	0x20000064

080092fc <memmove>:
 80092fc:	4288      	cmp	r0, r1
 80092fe:	b510      	push	{r4, lr}
 8009300:	eb01 0402 	add.w	r4, r1, r2
 8009304:	d902      	bls.n	800930c <memmove+0x10>
 8009306:	4284      	cmp	r4, r0
 8009308:	4623      	mov	r3, r4
 800930a:	d807      	bhi.n	800931c <memmove+0x20>
 800930c:	1e43      	subs	r3, r0, #1
 800930e:	42a1      	cmp	r1, r4
 8009310:	d008      	beq.n	8009324 <memmove+0x28>
 8009312:	f811 2b01 	ldrb.w	r2, [r1], #1
 8009316:	f803 2f01 	strb.w	r2, [r3, #1]!
 800931a:	e7f8      	b.n	800930e <memmove+0x12>
 800931c:	4402      	add	r2, r0
 800931e:	4601      	mov	r1, r0
 8009320:	428a      	cmp	r2, r1
 8009322:	d100      	bne.n	8009326 <memmove+0x2a>
 8009324:	bd10      	pop	{r4, pc}
 8009326:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800932a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800932e:	e7f7      	b.n	8009320 <memmove+0x24>

08009330 <_sbrk_r>:
 8009330:	b538      	push	{r3, r4, r5, lr}
 8009332:	4d06      	ldr	r5, [pc, #24]	; (800934c <_sbrk_r+0x1c>)
 8009334:	2300      	movs	r3, #0
 8009336:	4604      	mov	r4, r0
 8009338:	4608      	mov	r0, r1
 800933a:	602b      	str	r3, [r5, #0]
 800933c:	f7f8 fe2a 	bl	8001f94 <_sbrk>
 8009340:	1c43      	adds	r3, r0, #1
 8009342:	d102      	bne.n	800934a <_sbrk_r+0x1a>
 8009344:	682b      	ldr	r3, [r5, #0]
 8009346:	b103      	cbz	r3, 800934a <_sbrk_r+0x1a>
 8009348:	6023      	str	r3, [r4, #0]
 800934a:	bd38      	pop	{r3, r4, r5, pc}
 800934c:	20000b98 	.word	0x20000b98

08009350 <memcpy>:
 8009350:	440a      	add	r2, r1
 8009352:	4291      	cmp	r1, r2
 8009354:	f100 33ff 	add.w	r3, r0, #4294967295
 8009358:	d100      	bne.n	800935c <memcpy+0xc>
 800935a:	4770      	bx	lr
 800935c:	b510      	push	{r4, lr}
 800935e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009362:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009366:	4291      	cmp	r1, r2
 8009368:	d1f9      	bne.n	800935e <memcpy+0xe>
 800936a:	bd10      	pop	{r4, pc}

0800936c <__assert_func>:
 800936c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800936e:	4614      	mov	r4, r2
 8009370:	461a      	mov	r2, r3
 8009372:	4b09      	ldr	r3, [pc, #36]	; (8009398 <__assert_func+0x2c>)
 8009374:	681b      	ldr	r3, [r3, #0]
 8009376:	4605      	mov	r5, r0
 8009378:	68d8      	ldr	r0, [r3, #12]
 800937a:	b14c      	cbz	r4, 8009390 <__assert_func+0x24>
 800937c:	4b07      	ldr	r3, [pc, #28]	; (800939c <__assert_func+0x30>)
 800937e:	9100      	str	r1, [sp, #0]
 8009380:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8009384:	4906      	ldr	r1, [pc, #24]	; (80093a0 <__assert_func+0x34>)
 8009386:	462b      	mov	r3, r5
 8009388:	f000 f872 	bl	8009470 <fiprintf>
 800938c:	f000 f906 	bl	800959c <abort>
 8009390:	4b04      	ldr	r3, [pc, #16]	; (80093a4 <__assert_func+0x38>)
 8009392:	461c      	mov	r4, r3
 8009394:	e7f3      	b.n	800937e <__assert_func+0x12>
 8009396:	bf00      	nop
 8009398:	20000064 	.word	0x20000064
 800939c:	0800993f 	.word	0x0800993f
 80093a0:	0800994c 	.word	0x0800994c
 80093a4:	0800997a 	.word	0x0800997a

080093a8 <_calloc_r>:
 80093a8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80093aa:	fba1 2402 	umull	r2, r4, r1, r2
 80093ae:	b94c      	cbnz	r4, 80093c4 <_calloc_r+0x1c>
 80093b0:	4611      	mov	r1, r2
 80093b2:	9201      	str	r2, [sp, #4]
 80093b4:	f7fe ffba 	bl	800832c <_malloc_r>
 80093b8:	9a01      	ldr	r2, [sp, #4]
 80093ba:	4605      	mov	r5, r0
 80093bc:	b930      	cbnz	r0, 80093cc <_calloc_r+0x24>
 80093be:	4628      	mov	r0, r5
 80093c0:	b003      	add	sp, #12
 80093c2:	bd30      	pop	{r4, r5, pc}
 80093c4:	220c      	movs	r2, #12
 80093c6:	6002      	str	r2, [r0, #0]
 80093c8:	2500      	movs	r5, #0
 80093ca:	e7f8      	b.n	80093be <_calloc_r+0x16>
 80093cc:	4621      	mov	r1, r4
 80093ce:	f7fe f83e 	bl	800744e <memset>
 80093d2:	e7f4      	b.n	80093be <_calloc_r+0x16>

080093d4 <__ascii_mbtowc>:
 80093d4:	b082      	sub	sp, #8
 80093d6:	b901      	cbnz	r1, 80093da <__ascii_mbtowc+0x6>
 80093d8:	a901      	add	r1, sp, #4
 80093da:	b142      	cbz	r2, 80093ee <__ascii_mbtowc+0x1a>
 80093dc:	b14b      	cbz	r3, 80093f2 <__ascii_mbtowc+0x1e>
 80093de:	7813      	ldrb	r3, [r2, #0]
 80093e0:	600b      	str	r3, [r1, #0]
 80093e2:	7812      	ldrb	r2, [r2, #0]
 80093e4:	1e10      	subs	r0, r2, #0
 80093e6:	bf18      	it	ne
 80093e8:	2001      	movne	r0, #1
 80093ea:	b002      	add	sp, #8
 80093ec:	4770      	bx	lr
 80093ee:	4610      	mov	r0, r2
 80093f0:	e7fb      	b.n	80093ea <__ascii_mbtowc+0x16>
 80093f2:	f06f 0001 	mvn.w	r0, #1
 80093f6:	e7f8      	b.n	80093ea <__ascii_mbtowc+0x16>

080093f8 <_realloc_r>:
 80093f8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80093fc:	4680      	mov	r8, r0
 80093fe:	4614      	mov	r4, r2
 8009400:	460e      	mov	r6, r1
 8009402:	b921      	cbnz	r1, 800940e <_realloc_r+0x16>
 8009404:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009408:	4611      	mov	r1, r2
 800940a:	f7fe bf8f 	b.w	800832c <_malloc_r>
 800940e:	b92a      	cbnz	r2, 800941c <_realloc_r+0x24>
 8009410:	f7fe ff18 	bl	8008244 <_free_r>
 8009414:	4625      	mov	r5, r4
 8009416:	4628      	mov	r0, r5
 8009418:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800941c:	f000 f8c5 	bl	80095aa <_malloc_usable_size_r>
 8009420:	4284      	cmp	r4, r0
 8009422:	4607      	mov	r7, r0
 8009424:	d802      	bhi.n	800942c <_realloc_r+0x34>
 8009426:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800942a:	d812      	bhi.n	8009452 <_realloc_r+0x5a>
 800942c:	4621      	mov	r1, r4
 800942e:	4640      	mov	r0, r8
 8009430:	f7fe ff7c 	bl	800832c <_malloc_r>
 8009434:	4605      	mov	r5, r0
 8009436:	2800      	cmp	r0, #0
 8009438:	d0ed      	beq.n	8009416 <_realloc_r+0x1e>
 800943a:	42bc      	cmp	r4, r7
 800943c:	4622      	mov	r2, r4
 800943e:	4631      	mov	r1, r6
 8009440:	bf28      	it	cs
 8009442:	463a      	movcs	r2, r7
 8009444:	f7ff ff84 	bl	8009350 <memcpy>
 8009448:	4631      	mov	r1, r6
 800944a:	4640      	mov	r0, r8
 800944c:	f7fe fefa 	bl	8008244 <_free_r>
 8009450:	e7e1      	b.n	8009416 <_realloc_r+0x1e>
 8009452:	4635      	mov	r5, r6
 8009454:	e7df      	b.n	8009416 <_realloc_r+0x1e>

08009456 <__ascii_wctomb>:
 8009456:	b149      	cbz	r1, 800946c <__ascii_wctomb+0x16>
 8009458:	2aff      	cmp	r2, #255	; 0xff
 800945a:	bf85      	ittet	hi
 800945c:	238a      	movhi	r3, #138	; 0x8a
 800945e:	6003      	strhi	r3, [r0, #0]
 8009460:	700a      	strbls	r2, [r1, #0]
 8009462:	f04f 30ff 	movhi.w	r0, #4294967295
 8009466:	bf98      	it	ls
 8009468:	2001      	movls	r0, #1
 800946a:	4770      	bx	lr
 800946c:	4608      	mov	r0, r1
 800946e:	4770      	bx	lr

08009470 <fiprintf>:
 8009470:	b40e      	push	{r1, r2, r3}
 8009472:	b503      	push	{r0, r1, lr}
 8009474:	4601      	mov	r1, r0
 8009476:	ab03      	add	r3, sp, #12
 8009478:	4805      	ldr	r0, [pc, #20]	; (8009490 <fiprintf+0x20>)
 800947a:	f853 2b04 	ldr.w	r2, [r3], #4
 800947e:	6800      	ldr	r0, [r0, #0]
 8009480:	9301      	str	r3, [sp, #4]
 8009482:	f7ff fcdd 	bl	8008e40 <_vfiprintf_r>
 8009486:	b002      	add	sp, #8
 8009488:	f85d eb04 	ldr.w	lr, [sp], #4
 800948c:	b003      	add	sp, #12
 800948e:	4770      	bx	lr
 8009490:	20000064 	.word	0x20000064

08009494 <__swhatbuf_r>:
 8009494:	b570      	push	{r4, r5, r6, lr}
 8009496:	460c      	mov	r4, r1
 8009498:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800949c:	2900      	cmp	r1, #0
 800949e:	b096      	sub	sp, #88	; 0x58
 80094a0:	4615      	mov	r5, r2
 80094a2:	461e      	mov	r6, r3
 80094a4:	da0d      	bge.n	80094c2 <__swhatbuf_r+0x2e>
 80094a6:	89a3      	ldrh	r3, [r4, #12]
 80094a8:	f013 0f80 	tst.w	r3, #128	; 0x80
 80094ac:	f04f 0100 	mov.w	r1, #0
 80094b0:	bf0c      	ite	eq
 80094b2:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 80094b6:	2340      	movne	r3, #64	; 0x40
 80094b8:	2000      	movs	r0, #0
 80094ba:	6031      	str	r1, [r6, #0]
 80094bc:	602b      	str	r3, [r5, #0]
 80094be:	b016      	add	sp, #88	; 0x58
 80094c0:	bd70      	pop	{r4, r5, r6, pc}
 80094c2:	466a      	mov	r2, sp
 80094c4:	f000 f848 	bl	8009558 <_fstat_r>
 80094c8:	2800      	cmp	r0, #0
 80094ca:	dbec      	blt.n	80094a6 <__swhatbuf_r+0x12>
 80094cc:	9901      	ldr	r1, [sp, #4]
 80094ce:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 80094d2:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 80094d6:	4259      	negs	r1, r3
 80094d8:	4159      	adcs	r1, r3
 80094da:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80094de:	e7eb      	b.n	80094b8 <__swhatbuf_r+0x24>

080094e0 <__smakebuf_r>:
 80094e0:	898b      	ldrh	r3, [r1, #12]
 80094e2:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80094e4:	079d      	lsls	r5, r3, #30
 80094e6:	4606      	mov	r6, r0
 80094e8:	460c      	mov	r4, r1
 80094ea:	d507      	bpl.n	80094fc <__smakebuf_r+0x1c>
 80094ec:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80094f0:	6023      	str	r3, [r4, #0]
 80094f2:	6123      	str	r3, [r4, #16]
 80094f4:	2301      	movs	r3, #1
 80094f6:	6163      	str	r3, [r4, #20]
 80094f8:	b002      	add	sp, #8
 80094fa:	bd70      	pop	{r4, r5, r6, pc}
 80094fc:	ab01      	add	r3, sp, #4
 80094fe:	466a      	mov	r2, sp
 8009500:	f7ff ffc8 	bl	8009494 <__swhatbuf_r>
 8009504:	9900      	ldr	r1, [sp, #0]
 8009506:	4605      	mov	r5, r0
 8009508:	4630      	mov	r0, r6
 800950a:	f7fe ff0f 	bl	800832c <_malloc_r>
 800950e:	b948      	cbnz	r0, 8009524 <__smakebuf_r+0x44>
 8009510:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009514:	059a      	lsls	r2, r3, #22
 8009516:	d4ef      	bmi.n	80094f8 <__smakebuf_r+0x18>
 8009518:	f023 0303 	bic.w	r3, r3, #3
 800951c:	f043 0302 	orr.w	r3, r3, #2
 8009520:	81a3      	strh	r3, [r4, #12]
 8009522:	e7e3      	b.n	80094ec <__smakebuf_r+0xc>
 8009524:	89a3      	ldrh	r3, [r4, #12]
 8009526:	6020      	str	r0, [r4, #0]
 8009528:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800952c:	81a3      	strh	r3, [r4, #12]
 800952e:	9b00      	ldr	r3, [sp, #0]
 8009530:	6163      	str	r3, [r4, #20]
 8009532:	9b01      	ldr	r3, [sp, #4]
 8009534:	6120      	str	r0, [r4, #16]
 8009536:	b15b      	cbz	r3, 8009550 <__smakebuf_r+0x70>
 8009538:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800953c:	4630      	mov	r0, r6
 800953e:	f000 f81d 	bl	800957c <_isatty_r>
 8009542:	b128      	cbz	r0, 8009550 <__smakebuf_r+0x70>
 8009544:	89a3      	ldrh	r3, [r4, #12]
 8009546:	f023 0303 	bic.w	r3, r3, #3
 800954a:	f043 0301 	orr.w	r3, r3, #1
 800954e:	81a3      	strh	r3, [r4, #12]
 8009550:	89a3      	ldrh	r3, [r4, #12]
 8009552:	431d      	orrs	r5, r3
 8009554:	81a5      	strh	r5, [r4, #12]
 8009556:	e7cf      	b.n	80094f8 <__smakebuf_r+0x18>

08009558 <_fstat_r>:
 8009558:	b538      	push	{r3, r4, r5, lr}
 800955a:	4d07      	ldr	r5, [pc, #28]	; (8009578 <_fstat_r+0x20>)
 800955c:	2300      	movs	r3, #0
 800955e:	4604      	mov	r4, r0
 8009560:	4608      	mov	r0, r1
 8009562:	4611      	mov	r1, r2
 8009564:	602b      	str	r3, [r5, #0]
 8009566:	f7f8 fcec 	bl	8001f42 <_fstat>
 800956a:	1c43      	adds	r3, r0, #1
 800956c:	d102      	bne.n	8009574 <_fstat_r+0x1c>
 800956e:	682b      	ldr	r3, [r5, #0]
 8009570:	b103      	cbz	r3, 8009574 <_fstat_r+0x1c>
 8009572:	6023      	str	r3, [r4, #0]
 8009574:	bd38      	pop	{r3, r4, r5, pc}
 8009576:	bf00      	nop
 8009578:	20000b98 	.word	0x20000b98

0800957c <_isatty_r>:
 800957c:	b538      	push	{r3, r4, r5, lr}
 800957e:	4d06      	ldr	r5, [pc, #24]	; (8009598 <_isatty_r+0x1c>)
 8009580:	2300      	movs	r3, #0
 8009582:	4604      	mov	r4, r0
 8009584:	4608      	mov	r0, r1
 8009586:	602b      	str	r3, [r5, #0]
 8009588:	f7f8 fceb 	bl	8001f62 <_isatty>
 800958c:	1c43      	adds	r3, r0, #1
 800958e:	d102      	bne.n	8009596 <_isatty_r+0x1a>
 8009590:	682b      	ldr	r3, [r5, #0]
 8009592:	b103      	cbz	r3, 8009596 <_isatty_r+0x1a>
 8009594:	6023      	str	r3, [r4, #0]
 8009596:	bd38      	pop	{r3, r4, r5, pc}
 8009598:	20000b98 	.word	0x20000b98

0800959c <abort>:
 800959c:	b508      	push	{r3, lr}
 800959e:	2006      	movs	r0, #6
 80095a0:	f000 f834 	bl	800960c <raise>
 80095a4:	2001      	movs	r0, #1
 80095a6:	f7f8 fc99 	bl	8001edc <_exit>

080095aa <_malloc_usable_size_r>:
 80095aa:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80095ae:	1f18      	subs	r0, r3, #4
 80095b0:	2b00      	cmp	r3, #0
 80095b2:	bfbc      	itt	lt
 80095b4:	580b      	ldrlt	r3, [r1, r0]
 80095b6:	18c0      	addlt	r0, r0, r3
 80095b8:	4770      	bx	lr

080095ba <_raise_r>:
 80095ba:	291f      	cmp	r1, #31
 80095bc:	b538      	push	{r3, r4, r5, lr}
 80095be:	4604      	mov	r4, r0
 80095c0:	460d      	mov	r5, r1
 80095c2:	d904      	bls.n	80095ce <_raise_r+0x14>
 80095c4:	2316      	movs	r3, #22
 80095c6:	6003      	str	r3, [r0, #0]
 80095c8:	f04f 30ff 	mov.w	r0, #4294967295
 80095cc:	bd38      	pop	{r3, r4, r5, pc}
 80095ce:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 80095d0:	b112      	cbz	r2, 80095d8 <_raise_r+0x1e>
 80095d2:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80095d6:	b94b      	cbnz	r3, 80095ec <_raise_r+0x32>
 80095d8:	4620      	mov	r0, r4
 80095da:	f000 f831 	bl	8009640 <_getpid_r>
 80095de:	462a      	mov	r2, r5
 80095e0:	4601      	mov	r1, r0
 80095e2:	4620      	mov	r0, r4
 80095e4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80095e8:	f000 b818 	b.w	800961c <_kill_r>
 80095ec:	2b01      	cmp	r3, #1
 80095ee:	d00a      	beq.n	8009606 <_raise_r+0x4c>
 80095f0:	1c59      	adds	r1, r3, #1
 80095f2:	d103      	bne.n	80095fc <_raise_r+0x42>
 80095f4:	2316      	movs	r3, #22
 80095f6:	6003      	str	r3, [r0, #0]
 80095f8:	2001      	movs	r0, #1
 80095fa:	e7e7      	b.n	80095cc <_raise_r+0x12>
 80095fc:	2400      	movs	r4, #0
 80095fe:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8009602:	4628      	mov	r0, r5
 8009604:	4798      	blx	r3
 8009606:	2000      	movs	r0, #0
 8009608:	e7e0      	b.n	80095cc <_raise_r+0x12>
	...

0800960c <raise>:
 800960c:	4b02      	ldr	r3, [pc, #8]	; (8009618 <raise+0xc>)
 800960e:	4601      	mov	r1, r0
 8009610:	6818      	ldr	r0, [r3, #0]
 8009612:	f7ff bfd2 	b.w	80095ba <_raise_r>
 8009616:	bf00      	nop
 8009618:	20000064 	.word	0x20000064

0800961c <_kill_r>:
 800961c:	b538      	push	{r3, r4, r5, lr}
 800961e:	4d07      	ldr	r5, [pc, #28]	; (800963c <_kill_r+0x20>)
 8009620:	2300      	movs	r3, #0
 8009622:	4604      	mov	r4, r0
 8009624:	4608      	mov	r0, r1
 8009626:	4611      	mov	r1, r2
 8009628:	602b      	str	r3, [r5, #0]
 800962a:	f7f8 fc47 	bl	8001ebc <_kill>
 800962e:	1c43      	adds	r3, r0, #1
 8009630:	d102      	bne.n	8009638 <_kill_r+0x1c>
 8009632:	682b      	ldr	r3, [r5, #0]
 8009634:	b103      	cbz	r3, 8009638 <_kill_r+0x1c>
 8009636:	6023      	str	r3, [r4, #0]
 8009638:	bd38      	pop	{r3, r4, r5, pc}
 800963a:	bf00      	nop
 800963c:	20000b98 	.word	0x20000b98

08009640 <_getpid_r>:
 8009640:	f7f8 bc34 	b.w	8001eac <_getpid>

08009644 <_init>:
 8009644:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009646:	bf00      	nop
 8009648:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800964a:	bc08      	pop	{r3}
 800964c:	469e      	mov	lr, r3
 800964e:	4770      	bx	lr

08009650 <_fini>:
 8009650:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009652:	bf00      	nop
 8009654:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009656:	bc08      	pop	{r3}
 8009658:	469e      	mov	lr, r3
 800965a:	4770      	bx	lr
