

================================================================
== Vivado HLS Report for 'ov7670_interface'
================================================================
* Date:           Wed Apr  7 00:55:09 2021

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        OV7670_INTERFACE
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     4.321|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    0|    0|    0|    0|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 0
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.32>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8 %data_in_V), !map !35"   --->   Operation 2 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1 %href_V), !map !41"   --->   Operation 3 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1 %vsync_V), !map !45"   --->   Operation 4 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %data_out_V), !map !49"   --->   Operation 5 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %line_valid_V), !map !55"   --->   Operation 6 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %frame_valid_V), !map !59"   --->   Operation 7 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([17 x i8]* @ov7670_interface_str) nounwind"   --->   Operation 8 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%vsync_V_read = call i1 @_ssdm_op_Read.ap_none.i1(i1 %vsync_V)" [OV7670_INTERFACE/ov7670_interface.cpp:4]   --->   Operation 9 'read' 'vsync_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%href_V_read = call i1 @_ssdm_op_Read.ap_none.i1(i1 %href_V)" [OV7670_INTERFACE/ov7670_interface.cpp:4]   --->   Operation 10 'read' 'href_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%data_in_V_read = call i8 @_ssdm_op_Read.ap_none.i8(i8 %data_in_V)" [OV7670_INTERFACE/ov7670_interface.cpp:4]   --->   Operation 11 'read' 'data_in_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8 %data_in_V, [8 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [OV7670_INTERFACE/ov7670_interface.cpp:6]   --->   Operation 12 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1 %href_V, [8 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [OV7670_INTERFACE/ov7670_interface.cpp:7]   --->   Operation 13 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1 %vsync_V, [8 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [OV7670_INTERFACE/ov7670_interface.cpp:8]   --->   Operation 14 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %data_out_V, [8 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [OV7670_INTERFACE/ov7670_interface.cpp:9]   --->   Operation 15 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %line_valid_V, [8 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [OV7670_INTERFACE/ov7670_interface.cpp:10]   --->   Operation 16 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %frame_valid_V, [8 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [OV7670_INTERFACE/ov7670_interface.cpp:11]   --->   Operation 17 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecReset(i32* @count_lines, i32 1, [1 x i8]* @p_str1) nounwind" [OV7670_INTERFACE/ov7670_interface.cpp:17]   --->   Operation 18 'specreset' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecReset(i32* @count_readings, i32 1, [1 x i8]* @p_str1) nounwind" [OV7670_INTERFACE/ov7670_interface.cpp:18]   --->   Operation 19 'specreset' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecReset(i1* @first, i32 1, [1 x i8]* @p_str1) nounwind" [OV7670_INTERFACE/ov7670_interface.cpp:19]   --->   Operation 20 'specreset' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "br i1 %vsync_V_read, label %._crit_edge, label %1" [OV7670_INTERFACE/ov7670_interface.cpp:21]   --->   Operation 21 'br' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%first_load = load i1* @first, align 1" [OV7670_INTERFACE/ov7670_interface.cpp:21]   --->   Operation 22 'load' 'first_load' <Predicate = (!vsync_V_read)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "br i1 %first_load, label %2, label %._crit_edge" [OV7670_INTERFACE/ov7670_interface.cpp:21]   --->   Operation 23 'br' <Predicate = (!vsync_V_read)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.volatile.i1P(i1* %frame_valid_V, i1 false)" [OV7670_INTERFACE/ov7670_interface.cpp:23]   --->   Operation 24 'write' <Predicate = (!vsync_V_read & first_load)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.volatile.i1P(i1* %line_valid_V, i1 false)" [OV7670_INTERFACE/ov7670_interface.cpp:24]   --->   Operation 25 'write' <Predicate = (!vsync_V_read & first_load)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.volatile.i8P(i8* %data_out_V, i8 0)" [OV7670_INTERFACE/ov7670_interface.cpp:25]   --->   Operation 26 'write' <Predicate = (!vsync_V_read & first_load)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "br label %13" [OV7670_INTERFACE/ov7670_interface.cpp:26]   --->   Operation 27 'br' <Predicate = (!vsync_V_read & first_load)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "store i1 false, i1* @first, align 1" [OV7670_INTERFACE/ov7670_interface.cpp:28]   --->   Operation 28 'store' <Predicate = (!first_load) | (vsync_V_read)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.97ns)   --->   "%xor_ln30 = xor i1 %vsync_V_read, true" [OV7670_INTERFACE/ov7670_interface.cpp:30]   --->   Operation 29 'xor' 'xor_ln30' <Predicate = (!first_load) | (vsync_V_read)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%count_lines_load = load i32* @count_lines, align 4" [OV7670_INTERFACE/ov7670_interface.cpp:30]   --->   Operation 30 'load' 'count_lines_load' <Predicate = (!first_load) | (vsync_V_read)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (2.47ns)   --->   "%icmp_ln30 = icmp ult i32 %count_lines_load, 480" [OV7670_INTERFACE/ov7670_interface.cpp:30]   --->   Operation 31 'icmp' 'icmp_ln30' <Predicate = (!first_load) | (vsync_V_read)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.97ns)   --->   "%and_ln30 = and i1 %icmp_ln30, %xor_ln30" [OV7670_INTERFACE/ov7670_interface.cpp:30]   --->   Operation 32 'and' 'and_ln30' <Predicate = (!first_load) | (vsync_V_read)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "br i1 %and_ln30, label %3, label %9" [OV7670_INTERFACE/ov7670_interface.cpp:30]   --->   Operation 33 'br' <Predicate = (!first_load) | (vsync_V_read)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (2.47ns)   --->   "%icmp_ln49 = icmp eq i32 %count_lines_load, 480" [OV7670_INTERFACE/ov7670_interface.cpp:49]   --->   Operation 34 'icmp' 'icmp_ln49' <Predicate = (!first_load & !and_ln30) | (vsync_V_read & !and_ln30)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.97ns)   --->   "%and_ln49 = and i1 %icmp_ln49, %xor_ln30" [OV7670_INTERFACE/ov7670_interface.cpp:49]   --->   Operation 35 'and' 'and_ln49' <Predicate = (!first_load & !and_ln30) | (vsync_V_read & !and_ln30)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.volatile.i1P(i1* %frame_valid_V, i1 false)" [OV7670_INTERFACE/ov7670_interface.cpp:49]   --->   Operation 36 'write' <Predicate = (!first_load & !and_ln30) | (vsync_V_read & !and_ln30)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "br i1 %and_ln49, label %11, label %10" [OV7670_INTERFACE/ov7670_interface.cpp:49]   --->   Operation 37 'br' <Predicate = (!first_load & !and_ln30) | (vsync_V_read & !and_ln30)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (1.76ns)   --->   "store i32 0, i32* @count_lines, align 4" [OV7670_INTERFACE/ov7670_interface.cpp:53]   --->   Operation 38 'store' <Predicate = (!first_load & !and_ln30 & !and_ln49) | (vsync_V_read & !and_ln30 & !and_ln49)> <Delay = 1.76>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "br label %11"   --->   Operation 39 'br' <Predicate = (!first_load & !and_ln30 & !and_ln49) | (vsync_V_read & !and_ln30 & !and_ln49)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "br label %12"   --->   Operation 40 'br' <Predicate = (!first_load & !and_ln30) | (vsync_V_read & !and_ln30)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.volatile.i1P(i1* %frame_valid_V, i1 true)" [OV7670_INTERFACE/ov7670_interface.cpp:33]   --->   Operation 41 'write' <Predicate = (!first_load & and_ln30) | (vsync_V_read & and_ln30)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%count_readings_load = load i32* @count_readings, align 4" [OV7670_INTERFACE/ov7670_interface.cpp:38]   --->   Operation 42 'load' 'count_readings_load' <Predicate = (!first_load & and_ln30) | (vsync_V_read & and_ln30)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "br i1 %href_V_read, label %4, label %5" [OV7670_INTERFACE/ov7670_interface.cpp:34]   --->   Operation 43 'br' <Predicate = (!first_load & and_ln30) | (vsync_V_read & and_ln30)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (2.47ns)   --->   "%icmp_ln40 = icmp eq i32 %count_readings_load, 1280" [OV7670_INTERFACE/ov7670_interface.cpp:40]   --->   Operation 44 'icmp' 'icmp_ln40' <Predicate = (!first_load & and_ln30 & !href_V_read) | (vsync_V_read & and_ln30 & !href_V_read)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.volatile.i1P(i1* %line_valid_V, i1 false)" [OV7670_INTERFACE/ov7670_interface.cpp:42]   --->   Operation 45 'write' <Predicate = (!first_load & and_ln30 & !href_V_read) | (vsync_V_read & and_ln30 & !href_V_read)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "br i1 %icmp_ln40, label %6, label %7" [OV7670_INTERFACE/ov7670_interface.cpp:40]   --->   Operation 46 'br' <Predicate = (!first_load & and_ln30 & !href_V_read) | (vsync_V_read & and_ln30 & !href_V_read)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (1.76ns)   --->   "store i32 0, i32* @count_readings, align 4" [OV7670_INTERFACE/ov7670_interface.cpp:43]   --->   Operation 47 'store' <Predicate = (!first_load & and_ln30 & !href_V_read & icmp_ln40) | (vsync_V_read & and_ln30 & !href_V_read & icmp_ln40)> <Delay = 1.76>
ST_1 : Operation 48 [1/1] (2.55ns)   --->   "%add_ln44 = add i32 %count_lines_load, 1" [OV7670_INTERFACE/ov7670_interface.cpp:44]   --->   Operation 48 'add' 'add_ln44' <Predicate = (!first_load & and_ln30 & !href_V_read & icmp_ln40) | (vsync_V_read & and_ln30 & !href_V_read & icmp_ln40)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (1.76ns)   --->   "store i32 %add_ln44, i32* @count_lines, align 4" [OV7670_INTERFACE/ov7670_interface.cpp:44]   --->   Operation 49 'store' <Predicate = (!first_load & and_ln30 & !href_V_read & icmp_ln40) | (vsync_V_read & and_ln30 & !href_V_read & icmp_ln40)> <Delay = 1.76>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "br label %7" [OV7670_INTERFACE/ov7670_interface.cpp:45]   --->   Operation 50 'br' <Predicate = (!first_load & and_ln30 & !href_V_read & icmp_ln40) | (vsync_V_read & and_ln30 & !href_V_read & icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "br label %8"   --->   Operation 51 'br' <Predicate = (!first_load & and_ln30 & !href_V_read) | (vsync_V_read & and_ln30 & !href_V_read)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.volatile.i8P(i8* %data_out_V, i8 %data_in_V_read)" [OV7670_INTERFACE/ov7670_interface.cpp:36]   --->   Operation 52 'write' <Predicate = (!first_load & and_ln30 & href_V_read) | (vsync_V_read & and_ln30 & href_V_read)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.volatile.i1P(i1* %line_valid_V, i1 true)" [OV7670_INTERFACE/ov7670_interface.cpp:37]   --->   Operation 53 'write' <Predicate = (!first_load & and_ln30 & href_V_read) | (vsync_V_read & and_ln30 & href_V_read)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (2.55ns)   --->   "%add_ln38 = add i32 %count_readings_load, 1" [OV7670_INTERFACE/ov7670_interface.cpp:38]   --->   Operation 54 'add' 'add_ln38' <Predicate = (!first_load & and_ln30 & href_V_read) | (vsync_V_read & and_ln30 & href_V_read)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (1.76ns)   --->   "store i32 %add_ln38, i32* @count_readings, align 4" [OV7670_INTERFACE/ov7670_interface.cpp:38]   --->   Operation 55 'store' <Predicate = (!first_load & and_ln30 & href_V_read) | (vsync_V_read & and_ln30 & href_V_read)> <Delay = 1.76>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "br label %8" [OV7670_INTERFACE/ov7670_interface.cpp:39]   --->   Operation 56 'br' <Predicate = (!first_load & and_ln30 & href_V_read) | (vsync_V_read & and_ln30 & href_V_read)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "br label %12" [OV7670_INTERFACE/ov7670_interface.cpp:48]   --->   Operation 57 'br' <Predicate = (!first_load & and_ln30) | (vsync_V_read & and_ln30)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "br label %13" [OV7670_INTERFACE/ov7670_interface.cpp:56]   --->   Operation 58 'br' <Predicate = (!first_load) | (vsync_V_read)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "ret void" [OV7670_INTERFACE/ov7670_interface.cpp:57]   --->   Operation 59 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 1
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data_in_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ href_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ vsync_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_out_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ line_valid_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ frame_valid_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ first]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ count_lines]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ count_readings]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0     (specbitsmap  ) [ 00]
specbitsmap_ln0     (specbitsmap  ) [ 00]
specbitsmap_ln0     (specbitsmap  ) [ 00]
specbitsmap_ln0     (specbitsmap  ) [ 00]
specbitsmap_ln0     (specbitsmap  ) [ 00]
specbitsmap_ln0     (specbitsmap  ) [ 00]
spectopmodule_ln0   (spectopmodule) [ 00]
vsync_V_read        (read         ) [ 01]
href_V_read         (read         ) [ 01]
data_in_V_read      (read         ) [ 00]
specinterface_ln6   (specinterface) [ 00]
specinterface_ln7   (specinterface) [ 00]
specinterface_ln8   (specinterface) [ 00]
specinterface_ln9   (specinterface) [ 00]
specinterface_ln10  (specinterface) [ 00]
specinterface_ln11  (specinterface) [ 00]
specreset_ln17      (specreset    ) [ 00]
specreset_ln18      (specreset    ) [ 00]
specreset_ln19      (specreset    ) [ 00]
br_ln21             (br           ) [ 00]
first_load          (load         ) [ 01]
br_ln21             (br           ) [ 00]
write_ln23          (write        ) [ 00]
write_ln24          (write        ) [ 00]
write_ln25          (write        ) [ 00]
br_ln26             (br           ) [ 00]
store_ln28          (store        ) [ 00]
xor_ln30            (xor          ) [ 00]
count_lines_load    (load         ) [ 00]
icmp_ln30           (icmp         ) [ 00]
and_ln30            (and          ) [ 01]
br_ln30             (br           ) [ 00]
icmp_ln49           (icmp         ) [ 00]
and_ln49            (and          ) [ 01]
write_ln49          (write        ) [ 00]
br_ln49             (br           ) [ 00]
store_ln53          (store        ) [ 00]
br_ln0              (br           ) [ 00]
br_ln0              (br           ) [ 00]
write_ln33          (write        ) [ 00]
count_readings_load (load         ) [ 00]
br_ln34             (br           ) [ 00]
icmp_ln40           (icmp         ) [ 01]
write_ln42          (write        ) [ 00]
br_ln40             (br           ) [ 00]
store_ln43          (store        ) [ 00]
add_ln44            (add          ) [ 00]
store_ln44          (store        ) [ 00]
br_ln45             (br           ) [ 00]
br_ln0              (br           ) [ 00]
write_ln36          (write        ) [ 00]
write_ln37          (write        ) [ 00]
add_ln38            (add          ) [ 00]
store_ln38          (store        ) [ 00]
br_ln39             (br           ) [ 00]
br_ln48             (br           ) [ 00]
br_ln56             (br           ) [ 00]
ret_ln57            (ret          ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data_in_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_in_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="href_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="href_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="vsync_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vsync_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="data_out_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_out_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="line_valid_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_valid_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="frame_valid_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="frame_valid_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="first">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="first"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="count_lines">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="count_lines"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="count_readings">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="count_readings"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ov7670_interface_str"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_none.i1"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_none.i8"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecReset"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_none.volatile.i1P"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_none.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1004" name="vsync_V_read_read_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="0"/>
<pin id="56" dir="0" index="1" bw="1" slack="0"/>
<pin id="57" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="vsync_V_read/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="href_V_read_read_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="0" index="1" bw="1" slack="0"/>
<pin id="63" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="href_V_read/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="data_in_V_read_read_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="8" slack="0"/>
<pin id="68" dir="0" index="1" bw="8" slack="0"/>
<pin id="69" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_in_V_read/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="grp_write_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="0" slack="0"/>
<pin id="74" dir="0" index="1" bw="1" slack="0"/>
<pin id="75" dir="0" index="2" bw="1" slack="0"/>
<pin id="76" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln23/1 write_ln49/1 write_ln33/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="grp_write_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="0" slack="0"/>
<pin id="82" dir="0" index="1" bw="1" slack="0"/>
<pin id="83" dir="0" index="2" bw="1" slack="0"/>
<pin id="84" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln24/1 write_ln42/1 write_ln37/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="grp_write_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="0" slack="0"/>
<pin id="90" dir="0" index="1" bw="8" slack="0"/>
<pin id="91" dir="0" index="2" bw="8" slack="0"/>
<pin id="92" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln25/1 write_ln36/1 "/>
</bind>
</comp>

<comp id="99" class="1004" name="first_load_load_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="1" slack="0"/>
<pin id="101" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="first_load/1 "/>
</bind>
</comp>

<comp id="103" class="1004" name="store_ln28_store_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="1" slack="0"/>
<pin id="105" dir="0" index="1" bw="1" slack="0"/>
<pin id="106" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln28/1 "/>
</bind>
</comp>

<comp id="109" class="1004" name="xor_ln30_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="1" slack="0"/>
<pin id="111" dir="0" index="1" bw="1" slack="0"/>
<pin id="112" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln30/1 "/>
</bind>
</comp>

<comp id="115" class="1004" name="count_lines_load_load_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="32" slack="0"/>
<pin id="117" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="count_lines_load/1 "/>
</bind>
</comp>

<comp id="119" class="1004" name="icmp_ln30_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="32" slack="0"/>
<pin id="121" dir="0" index="1" bw="10" slack="0"/>
<pin id="122" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln30/1 "/>
</bind>
</comp>

<comp id="125" class="1004" name="and_ln30_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="1" slack="0"/>
<pin id="127" dir="0" index="1" bw="1" slack="0"/>
<pin id="128" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln30/1 "/>
</bind>
</comp>

<comp id="131" class="1004" name="icmp_ln49_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="32" slack="0"/>
<pin id="133" dir="0" index="1" bw="10" slack="0"/>
<pin id="134" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln49/1 "/>
</bind>
</comp>

<comp id="137" class="1004" name="and_ln49_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="1" slack="0"/>
<pin id="139" dir="0" index="1" bw="1" slack="0"/>
<pin id="140" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln49/1 "/>
</bind>
</comp>

<comp id="143" class="1004" name="store_ln53_store_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="1" slack="0"/>
<pin id="145" dir="0" index="1" bw="32" slack="0"/>
<pin id="146" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln53/1 "/>
</bind>
</comp>

<comp id="149" class="1004" name="count_readings_load_load_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="32" slack="0"/>
<pin id="151" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="count_readings_load/1 "/>
</bind>
</comp>

<comp id="153" class="1004" name="icmp_ln40_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="32" slack="0"/>
<pin id="155" dir="0" index="1" bw="12" slack="0"/>
<pin id="156" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln40/1 "/>
</bind>
</comp>

<comp id="159" class="1004" name="store_ln43_store_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="1" slack="0"/>
<pin id="161" dir="0" index="1" bw="32" slack="0"/>
<pin id="162" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln43/1 "/>
</bind>
</comp>

<comp id="165" class="1004" name="add_ln44_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="32" slack="0"/>
<pin id="167" dir="0" index="1" bw="1" slack="0"/>
<pin id="168" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln44/1 "/>
</bind>
</comp>

<comp id="171" class="1004" name="store_ln44_store_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="32" slack="0"/>
<pin id="173" dir="0" index="1" bw="32" slack="0"/>
<pin id="174" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln44/1 "/>
</bind>
</comp>

<comp id="177" class="1004" name="add_ln38_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="32" slack="0"/>
<pin id="179" dir="0" index="1" bw="1" slack="0"/>
<pin id="180" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln38/1 "/>
</bind>
</comp>

<comp id="183" class="1004" name="store_ln38_store_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="32" slack="0"/>
<pin id="185" dir="0" index="1" bw="32" slack="0"/>
<pin id="186" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln38/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="58"><net_src comp="24" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="59"><net_src comp="4" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="64"><net_src comp="24" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="2" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="70"><net_src comp="26" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="0" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="77"><net_src comp="40" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="78"><net_src comp="10" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="79"><net_src comp="42" pin="0"/><net_sink comp="72" pin=2"/></net>

<net id="85"><net_src comp="40" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="86"><net_src comp="8" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="87"><net_src comp="42" pin="0"/><net_sink comp="80" pin=2"/></net>

<net id="93"><net_src comp="44" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="94"><net_src comp="6" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="95"><net_src comp="46" pin="0"/><net_sink comp="88" pin=2"/></net>

<net id="96"><net_src comp="48" pin="0"/><net_sink comp="72" pin=2"/></net>

<net id="97"><net_src comp="66" pin="2"/><net_sink comp="88" pin=2"/></net>

<net id="98"><net_src comp="48" pin="0"/><net_sink comp="80" pin=2"/></net>

<net id="102"><net_src comp="12" pin="0"/><net_sink comp="99" pin=0"/></net>

<net id="107"><net_src comp="42" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="108"><net_src comp="12" pin="0"/><net_sink comp="103" pin=1"/></net>

<net id="113"><net_src comp="54" pin="2"/><net_sink comp="109" pin=0"/></net>

<net id="114"><net_src comp="48" pin="0"/><net_sink comp="109" pin=1"/></net>

<net id="118"><net_src comp="14" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="123"><net_src comp="115" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="124"><net_src comp="50" pin="0"/><net_sink comp="119" pin=1"/></net>

<net id="129"><net_src comp="119" pin="2"/><net_sink comp="125" pin=0"/></net>

<net id="130"><net_src comp="109" pin="2"/><net_sink comp="125" pin=1"/></net>

<net id="135"><net_src comp="115" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="136"><net_src comp="50" pin="0"/><net_sink comp="131" pin=1"/></net>

<net id="141"><net_src comp="131" pin="2"/><net_sink comp="137" pin=0"/></net>

<net id="142"><net_src comp="109" pin="2"/><net_sink comp="137" pin=1"/></net>

<net id="147"><net_src comp="32" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="148"><net_src comp="14" pin="0"/><net_sink comp="143" pin=1"/></net>

<net id="152"><net_src comp="16" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="157"><net_src comp="149" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="158"><net_src comp="52" pin="0"/><net_sink comp="153" pin=1"/></net>

<net id="163"><net_src comp="32" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="164"><net_src comp="16" pin="0"/><net_sink comp="159" pin=1"/></net>

<net id="169"><net_src comp="115" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="170"><net_src comp="38" pin="0"/><net_sink comp="165" pin=1"/></net>

<net id="175"><net_src comp="165" pin="2"/><net_sink comp="171" pin=0"/></net>

<net id="176"><net_src comp="14" pin="0"/><net_sink comp="171" pin=1"/></net>

<net id="181"><net_src comp="149" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="182"><net_src comp="38" pin="0"/><net_sink comp="177" pin=1"/></net>

<net id="187"><net_src comp="177" pin="2"/><net_sink comp="183" pin=0"/></net>

<net id="188"><net_src comp="16" pin="0"/><net_sink comp="183" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: data_out_V | {1 }
	Port: line_valid_V | {1 }
	Port: frame_valid_V | {1 }
	Port: first | {1 }
	Port: count_lines | {1 }
	Port: count_readings | {1 }
 - Input state : 
	Port: ov7670_interface : data_in_V | {1 }
	Port: ov7670_interface : href_V | {1 }
	Port: ov7670_interface : vsync_V | {1 }
	Port: ov7670_interface : first | {1 }
	Port: ov7670_interface : count_lines | {1 }
	Port: ov7670_interface : count_readings | {1 }
  - Chain level:
	State 1
		br_ln21 : 1
		icmp_ln30 : 1
		and_ln30 : 2
		br_ln30 : 2
		icmp_ln49 : 1
		and_ln49 : 2
		br_ln49 : 2
		icmp_ln40 : 1
		br_ln40 : 2
		add_ln44 : 1
		store_ln44 : 2
		add_ln38 : 1
		store_ln38 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|
| Operation|      Functional Unit      |    FF   |   LUT   |
|----------|---------------------------|---------|---------|
|    add   |      add_ln44_fu_165      |    0    |    39   |
|          |      add_ln38_fu_177      |    0    |    39   |
|----------|---------------------------|---------|---------|
|          |      icmp_ln30_fu_119     |    0    |    18   |
|   icmp   |      icmp_ln49_fu_131     |    0    |    18   |
|          |      icmp_ln40_fu_153     |    0    |    18   |
|----------|---------------------------|---------|---------|
|    and   |      and_ln30_fu_125      |    0    |    2    |
|          |      and_ln49_fu_137      |    0    |    2    |
|----------|---------------------------|---------|---------|
|    xor   |      xor_ln30_fu_109      |    0    |    2    |
|----------|---------------------------|---------|---------|
|          |  vsync_V_read_read_fu_54  |    0    |    0    |
|   read   |   href_V_read_read_fu_60  |    0    |    0    |
|          | data_in_V_read_read_fu_66 |    0    |    0    |
|----------|---------------------------|---------|---------|
|          |      grp_write_fu_72      |    0    |    0    |
|   write  |      grp_write_fu_80      |    0    |    0    |
|          |      grp_write_fu_88      |    0    |    0    |
|----------|---------------------------|---------|---------|
|   Total  |                           |    0    |   138   |
|----------|---------------------------|---------|---------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|-----------------|------|------|------|--------||---------||---------|
|       Comp      |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------|------|------|------|--------||---------||---------|
| grp_write_fu_72 |  p2  |   2  |   1  |    2   |
| grp_write_fu_80 |  p2  |   2  |   1  |    2   |
| grp_write_fu_88 |  p2  |   2  |   8  |   16   ||    9    |
|-----------------|------|------|------|--------||---------||---------|
|      Total      |      |      |      |   20   ||  5.307  ||    9    |
|-----------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   138  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    5   |    -   |    9   |
|  Register |    -   |    -   |    -   |
+-----------+--------+--------+--------+
|   Total   |    5   |    0   |   147  |
+-----------+--------+--------+--------+
