Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Thu Jul 21 13:12:10 2022
| Host         : debian running 64-bit Debian GNU/Linux 11 (bullseye)
| Command      : report_timing_summary -max_paths 10 -file system_timing_summary_routed.rpt -pb system_timing_summary_routed.pb -rpx system_timing_summary_routed.rpx -warn_on_violation
| Design       : system
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                 Violations  
---------  --------  ------------------------------------------  ----------  
SYNTH-6    Warning   Timing of a RAM block might be sub-optimal  1           
TIMING-18  Warning   Missing input or output delay               28          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (25)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (25)
--------------------------------
 There are 25 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.962        0.000                      0                 1809        0.107        0.000                      0                 1809        3.750        0.000                       0                   744  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.962        0.000                      0                 1809        0.107        0.000                      0                 1809        3.750        0.000                       0                   744  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.962ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.107ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.962ns  (required time - arrival time)
  Source:                 memory_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            picorv32_core/decoded_rs1_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.572ns  (logic 3.302ns (43.611%)  route 4.270ns (56.389%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.290ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=743, routed)         1.688     5.290    clk_IBUF_BUFG
    RAMB36_X0Y18         RAMB36E1                                     r  memory_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y18         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     7.744 f  memory_reg_0/DOBDO[2]
                         net (fo=5, routed)           1.100     8.844    picorv32_core/mem_rdata[2]
    SLICE_X5Y85          LUT3 (Prop_lut3_I1_O)        0.150     8.994 f  picorv32_core/mem_rdata_q[2]_i_1/O
                         net (fo=6, routed)           0.617     9.611    picorv32_core/mem_rdata_q[2]_i_1_n_0
    SLICE_X5Y84          LUT6 (Prop_lut6_I5_O)        0.326     9.937 r  picorv32_core/is_sb_sh_sw_i_2/O
                         net (fo=3, routed)           0.600    10.537    picorv32_core/is_sb_sh_sw_i_2_n_0
    SLICE_X6Y87          LUT6 (Prop_lut6_I0_O)        0.124    10.661 r  picorv32_core/instr_waitirq_i_2/O
                         net (fo=2, routed)           0.566    11.226    picorv32_core/instr_waitirq_i_2_n_0
    SLICE_X5Y90          LUT6 (Prop_lut6_I0_O)        0.124    11.350 r  picorv32_core/instr_retirq_i_1/O
                         net (fo=2, routed)           0.553    11.903    picorv32_core/instr_retirq0
    SLICE_X5Y92          LUT2 (Prop_lut2_I1_O)        0.124    12.027 r  picorv32_core/decoded_rs1[0]_i_1/O
                         net (fo=5, routed)           0.834    12.862    picorv32_core/decoded_rs1__0
    SLICE_X3Y97          FDRE                                         r  picorv32_core/decoded_rs1_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=743, routed)         1.606    15.029    picorv32_core/clk
    SLICE_X3Y97          FDRE                                         r  picorv32_core/decoded_rs1_reg[2]/C
                         clock pessimism              0.259    15.288    
                         clock uncertainty           -0.035    15.252    
    SLICE_X3Y97          FDRE (Setup_fdre_C_R)       -0.429    14.823    picorv32_core/decoded_rs1_reg[2]
  -------------------------------------------------------------------
                         required time                         14.823    
                         arrival time                         -12.862    
  -------------------------------------------------------------------
                         slack                                  1.962    

Slack (MET) :             1.962ns  (required time - arrival time)
  Source:                 memory_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            picorv32_core/decoded_rs1_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.572ns  (logic 3.302ns (43.611%)  route 4.270ns (56.389%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.290ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=743, routed)         1.688     5.290    clk_IBUF_BUFG
    RAMB36_X0Y18         RAMB36E1                                     r  memory_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y18         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     7.744 f  memory_reg_0/DOBDO[2]
                         net (fo=5, routed)           1.100     8.844    picorv32_core/mem_rdata[2]
    SLICE_X5Y85          LUT3 (Prop_lut3_I1_O)        0.150     8.994 f  picorv32_core/mem_rdata_q[2]_i_1/O
                         net (fo=6, routed)           0.617     9.611    picorv32_core/mem_rdata_q[2]_i_1_n_0
    SLICE_X5Y84          LUT6 (Prop_lut6_I5_O)        0.326     9.937 r  picorv32_core/is_sb_sh_sw_i_2/O
                         net (fo=3, routed)           0.600    10.537    picorv32_core/is_sb_sh_sw_i_2_n_0
    SLICE_X6Y87          LUT6 (Prop_lut6_I0_O)        0.124    10.661 r  picorv32_core/instr_waitirq_i_2/O
                         net (fo=2, routed)           0.566    11.226    picorv32_core/instr_waitirq_i_2_n_0
    SLICE_X5Y90          LUT6 (Prop_lut6_I0_O)        0.124    11.350 r  picorv32_core/instr_retirq_i_1/O
                         net (fo=2, routed)           0.553    11.903    picorv32_core/instr_retirq0
    SLICE_X5Y92          LUT2 (Prop_lut2_I1_O)        0.124    12.027 r  picorv32_core/decoded_rs1[0]_i_1/O
                         net (fo=5, routed)           0.834    12.862    picorv32_core/decoded_rs1__0
    SLICE_X3Y97          FDRE                                         r  picorv32_core/decoded_rs1_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=743, routed)         1.606    15.029    picorv32_core/clk
    SLICE_X3Y97          FDRE                                         r  picorv32_core/decoded_rs1_reg[3]/C
                         clock pessimism              0.259    15.288    
                         clock uncertainty           -0.035    15.252    
    SLICE_X3Y97          FDRE (Setup_fdre_C_R)       -0.429    14.823    picorv32_core/decoded_rs1_reg[3]
  -------------------------------------------------------------------
                         required time                         14.823    
                         arrival time                         -12.862    
  -------------------------------------------------------------------
                         slack                                  1.962    

Slack (MET) :             1.962ns  (required time - arrival time)
  Source:                 memory_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            picorv32_core/decoded_rs1_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.572ns  (logic 3.302ns (43.611%)  route 4.270ns (56.389%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.290ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=743, routed)         1.688     5.290    clk_IBUF_BUFG
    RAMB36_X0Y18         RAMB36E1                                     r  memory_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y18         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     7.744 f  memory_reg_0/DOBDO[2]
                         net (fo=5, routed)           1.100     8.844    picorv32_core/mem_rdata[2]
    SLICE_X5Y85          LUT3 (Prop_lut3_I1_O)        0.150     8.994 f  picorv32_core/mem_rdata_q[2]_i_1/O
                         net (fo=6, routed)           0.617     9.611    picorv32_core/mem_rdata_q[2]_i_1_n_0
    SLICE_X5Y84          LUT6 (Prop_lut6_I5_O)        0.326     9.937 r  picorv32_core/is_sb_sh_sw_i_2/O
                         net (fo=3, routed)           0.600    10.537    picorv32_core/is_sb_sh_sw_i_2_n_0
    SLICE_X6Y87          LUT6 (Prop_lut6_I0_O)        0.124    10.661 r  picorv32_core/instr_waitirq_i_2/O
                         net (fo=2, routed)           0.566    11.226    picorv32_core/instr_waitirq_i_2_n_0
    SLICE_X5Y90          LUT6 (Prop_lut6_I0_O)        0.124    11.350 r  picorv32_core/instr_retirq_i_1/O
                         net (fo=2, routed)           0.553    11.903    picorv32_core/instr_retirq0
    SLICE_X5Y92          LUT2 (Prop_lut2_I1_O)        0.124    12.027 r  picorv32_core/decoded_rs1[0]_i_1/O
                         net (fo=5, routed)           0.834    12.862    picorv32_core/decoded_rs1__0
    SLICE_X3Y97          FDRE                                         r  picorv32_core/decoded_rs1_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=743, routed)         1.606    15.029    picorv32_core/clk
    SLICE_X3Y97          FDRE                                         r  picorv32_core/decoded_rs1_reg[4]/C
                         clock pessimism              0.259    15.288    
                         clock uncertainty           -0.035    15.252    
    SLICE_X3Y97          FDRE (Setup_fdre_C_R)       -0.429    14.823    picorv32_core/decoded_rs1_reg[4]
  -------------------------------------------------------------------
                         required time                         14.823    
                         arrival time                         -12.862    
  -------------------------------------------------------------------
                         slack                                  1.962    

Slack (MET) :             2.018ns  (required time - arrival time)
  Source:                 memory_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            picorv32_core/decoded_rs1_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.512ns  (logic 3.302ns (43.957%)  route 4.210ns (56.043%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.290ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=743, routed)         1.688     5.290    clk_IBUF_BUFG
    RAMB36_X0Y18         RAMB36E1                                     r  memory_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y18         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     7.744 f  memory_reg_0/DOBDO[2]
                         net (fo=5, routed)           1.100     8.844    picorv32_core/mem_rdata[2]
    SLICE_X5Y85          LUT3 (Prop_lut3_I1_O)        0.150     8.994 f  picorv32_core/mem_rdata_q[2]_i_1/O
                         net (fo=6, routed)           0.617     9.611    picorv32_core/mem_rdata_q[2]_i_1_n_0
    SLICE_X5Y84          LUT6 (Prop_lut6_I5_O)        0.326     9.937 r  picorv32_core/is_sb_sh_sw_i_2/O
                         net (fo=3, routed)           0.600    10.537    picorv32_core/is_sb_sh_sw_i_2_n_0
    SLICE_X6Y87          LUT6 (Prop_lut6_I0_O)        0.124    10.661 r  picorv32_core/instr_waitirq_i_2/O
                         net (fo=2, routed)           0.566    11.226    picorv32_core/instr_waitirq_i_2_n_0
    SLICE_X5Y90          LUT6 (Prop_lut6_I0_O)        0.124    11.350 r  picorv32_core/instr_retirq_i_1/O
                         net (fo=2, routed)           0.553    11.903    picorv32_core/instr_retirq0
    SLICE_X5Y92          LUT2 (Prop_lut2_I1_O)        0.124    12.027 r  picorv32_core/decoded_rs1[0]_i_1/O
                         net (fo=5, routed)           0.775    12.802    picorv32_core/decoded_rs1__0
    SLICE_X5Y96          FDSE                                         r  picorv32_core/decoded_rs1_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=743, routed)         1.603    15.026    picorv32_core/clk
    SLICE_X5Y96          FDSE                                         r  picorv32_core/decoded_rs1_reg[0]/C
                         clock pessimism              0.259    15.285    
                         clock uncertainty           -0.035    15.249    
    SLICE_X5Y96          FDSE (Setup_fdse_C_S)       -0.429    14.820    picorv32_core/decoded_rs1_reg[0]
  -------------------------------------------------------------------
                         required time                         14.820    
                         arrival time                         -12.802    
  -------------------------------------------------------------------
                         slack                                  2.018    

Slack (MET) :             2.018ns  (required time - arrival time)
  Source:                 memory_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            picorv32_core/decoded_rs1_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.512ns  (logic 3.302ns (43.957%)  route 4.210ns (56.043%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.290ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=743, routed)         1.688     5.290    clk_IBUF_BUFG
    RAMB36_X0Y18         RAMB36E1                                     r  memory_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y18         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     7.744 f  memory_reg_0/DOBDO[2]
                         net (fo=5, routed)           1.100     8.844    picorv32_core/mem_rdata[2]
    SLICE_X5Y85          LUT3 (Prop_lut3_I1_O)        0.150     8.994 f  picorv32_core/mem_rdata_q[2]_i_1/O
                         net (fo=6, routed)           0.617     9.611    picorv32_core/mem_rdata_q[2]_i_1_n_0
    SLICE_X5Y84          LUT6 (Prop_lut6_I5_O)        0.326     9.937 r  picorv32_core/is_sb_sh_sw_i_2/O
                         net (fo=3, routed)           0.600    10.537    picorv32_core/is_sb_sh_sw_i_2_n_0
    SLICE_X6Y87          LUT6 (Prop_lut6_I0_O)        0.124    10.661 r  picorv32_core/instr_waitirq_i_2/O
                         net (fo=2, routed)           0.566    11.226    picorv32_core/instr_waitirq_i_2_n_0
    SLICE_X5Y90          LUT6 (Prop_lut6_I0_O)        0.124    11.350 r  picorv32_core/instr_retirq_i_1/O
                         net (fo=2, routed)           0.553    11.903    picorv32_core/instr_retirq0
    SLICE_X5Y92          LUT2 (Prop_lut2_I1_O)        0.124    12.027 r  picorv32_core/decoded_rs1[0]_i_1/O
                         net (fo=5, routed)           0.775    12.802    picorv32_core/decoded_rs1__0
    SLICE_X5Y96          FDSE                                         r  picorv32_core/decoded_rs1_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=743, routed)         1.603    15.026    picorv32_core/clk
    SLICE_X5Y96          FDSE                                         r  picorv32_core/decoded_rs1_reg[1]/C
                         clock pessimism              0.259    15.285    
                         clock uncertainty           -0.035    15.249    
    SLICE_X5Y96          FDSE (Setup_fdse_C_S)       -0.429    14.820    picorv32_core/decoded_rs1_reg[1]
  -------------------------------------------------------------------
                         required time                         14.820    
                         arrival time                         -12.802    
  -------------------------------------------------------------------
                         slack                                  2.018    

Slack (MET) :             2.152ns  (required time - arrival time)
  Source:                 memory_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            picorv32_core/reg_out_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.662ns  (logic 3.270ns (42.675%)  route 4.392ns (57.325%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns = ( 14.931 - 10.000 ) 
    Source Clock Delay      (SCD):    5.290ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=743, routed)         1.688     5.290    clk_IBUF_BUFG
    RAMB36_X0Y18         RAMB36E1                                     r  memory_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y18         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      2.454     7.744 r  memory_reg_0/DOBDO[7]
                         net (fo=4, routed)           1.371     9.115    picorv32_core/mem_rdata[7]
    SLICE_X7Y88          LUT6 (Prop_lut6_I0_O)        0.124     9.239 r  picorv32_core/reg_out[7]_i_9/O
                         net (fo=1, routed)           0.263     9.502    picorv32_core/reg_out[7]_i_9_n_0
    SLICE_X7Y88          LUT6 (Prop_lut6_I0_O)        0.124     9.626 r  picorv32_core/reg_out[7]_i_8/O
                         net (fo=2, routed)           0.596    10.222    picorv32_core/reg_out[7]_i_8_n_0
    SLICE_X5Y88          LUT2 (Prop_lut2_I1_O)        0.118    10.340 f  picorv32_core/reg_out[31]_i_8/O
                         net (fo=24, routed)          1.268    11.608    picorv32_core/reg_out[31]_i_8_n_0
    SLICE_X3Y103         LUT6 (Prop_lut6_I0_O)        0.326    11.934 r  picorv32_core/reg_out[18]_i_4/O
                         net (fo=1, routed)           0.895    12.829    picorv32_core/reg_out[18]_i_4_n_0
    SLICE_X15Y101        LUT5 (Prop_lut5_I4_O)        0.124    12.953 r  picorv32_core/reg_out[18]_i_1/O
                         net (fo=1, routed)           0.000    12.953    picorv32_core/reg_out[18]
    SLICE_X15Y101        FDRE                                         r  picorv32_core/reg_out_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=743, routed)         1.509    14.931    picorv32_core/clk
    SLICE_X15Y101        FDRE                                         r  picorv32_core/reg_out_reg[18]/C
                         clock pessimism              0.180    15.111    
                         clock uncertainty           -0.035    15.076    
    SLICE_X15Y101        FDRE (Setup_fdre_C_D)        0.029    15.105    picorv32_core/reg_out_reg[18]
  -------------------------------------------------------------------
                         required time                         15.105    
                         arrival time                         -12.953    
  -------------------------------------------------------------------
                         slack                                  2.152    

Slack (MET) :             2.416ns  (required time - arrival time)
  Source:                 memory_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            picorv32_core/reg_out_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.447ns  (logic 3.270ns (43.909%)  route 4.177ns (56.091%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 14.930 - 10.000 ) 
    Source Clock Delay      (SCD):    5.290ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=743, routed)         1.688     5.290    clk_IBUF_BUFG
    RAMB36_X0Y18         RAMB36E1                                     r  memory_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y18         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      2.454     7.744 r  memory_reg_0/DOBDO[7]
                         net (fo=4, routed)           1.371     9.115    picorv32_core/mem_rdata[7]
    SLICE_X7Y88          LUT6 (Prop_lut6_I0_O)        0.124     9.239 r  picorv32_core/reg_out[7]_i_9/O
                         net (fo=1, routed)           0.263     9.502    picorv32_core/reg_out[7]_i_9_n_0
    SLICE_X7Y88          LUT6 (Prop_lut6_I0_O)        0.124     9.626 r  picorv32_core/reg_out[7]_i_8/O
                         net (fo=2, routed)           0.596    10.222    picorv32_core/reg_out[7]_i_8_n_0
    SLICE_X5Y88          LUT2 (Prop_lut2_I1_O)        0.118    10.340 f  picorv32_core/reg_out[31]_i_8/O
                         net (fo=24, routed)          1.279    11.619    picorv32_core/reg_out[31]_i_8_n_0
    SLICE_X3Y105         LUT6 (Prop_lut6_I0_O)        0.326    11.945 r  picorv32_core/reg_out[26]_i_4/O
                         net (fo=1, routed)           0.669    12.613    picorv32_core/reg_out[26]_i_4_n_0
    SLICE_X8Y105         LUT5 (Prop_lut5_I4_O)        0.124    12.737 r  picorv32_core/reg_out[26]_i_1/O
                         net (fo=1, routed)           0.000    12.737    picorv32_core/reg_out[26]
    SLICE_X8Y105         FDRE                                         r  picorv32_core/reg_out_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=743, routed)         1.508    14.930    picorv32_core/clk
    SLICE_X8Y105         FDRE                                         r  picorv32_core/reg_out_reg[26]/C
                         clock pessimism              0.180    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X8Y105         FDRE (Setup_fdre_C_D)        0.079    15.154    picorv32_core/reg_out_reg[26]
  -------------------------------------------------------------------
                         required time                         15.154    
                         arrival time                         -12.737    
  -------------------------------------------------------------------
                         slack                                  2.416    

Slack (MET) :             2.432ns  (required time - arrival time)
  Source:                 memory_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            picorv32_core/reg_out_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.430ns  (logic 3.270ns (44.011%)  route 4.160ns (55.989%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 14.930 - 10.000 ) 
    Source Clock Delay      (SCD):    5.290ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=743, routed)         1.688     5.290    clk_IBUF_BUFG
    RAMB36_X0Y18         RAMB36E1                                     r  memory_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y18         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      2.454     7.744 r  memory_reg_0/DOBDO[7]
                         net (fo=4, routed)           1.371     9.115    picorv32_core/mem_rdata[7]
    SLICE_X7Y88          LUT6 (Prop_lut6_I0_O)        0.124     9.239 r  picorv32_core/reg_out[7]_i_9/O
                         net (fo=1, routed)           0.263     9.502    picorv32_core/reg_out[7]_i_9_n_0
    SLICE_X7Y88          LUT6 (Prop_lut6_I0_O)        0.124     9.626 r  picorv32_core/reg_out[7]_i_8/O
                         net (fo=2, routed)           0.596    10.222    picorv32_core/reg_out[7]_i_8_n_0
    SLICE_X5Y88          LUT2 (Prop_lut2_I1_O)        0.118    10.340 f  picorv32_core/reg_out[31]_i_8/O
                         net (fo=24, routed)          1.253    11.593    picorv32_core/reg_out[31]_i_8_n_0
    SLICE_X3Y104         LUT6 (Prop_lut6_I0_O)        0.326    11.919 r  picorv32_core/reg_out[21]_i_4/O
                         net (fo=1, routed)           0.677    12.596    picorv32_core/reg_out[21]_i_4_n_0
    SLICE_X8Y104         LUT5 (Prop_lut5_I4_O)        0.124    12.720 r  picorv32_core/reg_out[21]_i_1/O
                         net (fo=1, routed)           0.000    12.720    picorv32_core/reg_out[21]
    SLICE_X8Y104         FDRE                                         r  picorv32_core/reg_out_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=743, routed)         1.508    14.930    picorv32_core/clk
    SLICE_X8Y104         FDRE                                         r  picorv32_core/reg_out_reg[21]/C
                         clock pessimism              0.180    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X8Y104         FDRE (Setup_fdre_C_D)        0.077    15.152    picorv32_core/reg_out_reg[21]
  -------------------------------------------------------------------
                         required time                         15.152    
                         arrival time                         -12.720    
  -------------------------------------------------------------------
                         slack                                  2.432    

Slack (MET) :             2.440ns  (required time - arrival time)
  Source:                 memory_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            picorv32_core/reg_out_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.422ns  (logic 3.270ns (44.060%)  route 4.152ns (55.940%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 14.930 - 10.000 ) 
    Source Clock Delay      (SCD):    5.290ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=743, routed)         1.688     5.290    clk_IBUF_BUFG
    RAMB36_X0Y18         RAMB36E1                                     r  memory_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y18         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      2.454     7.744 r  memory_reg_0/DOBDO[7]
                         net (fo=4, routed)           1.371     9.115    picorv32_core/mem_rdata[7]
    SLICE_X7Y88          LUT6 (Prop_lut6_I0_O)        0.124     9.239 r  picorv32_core/reg_out[7]_i_9/O
                         net (fo=1, routed)           0.263     9.502    picorv32_core/reg_out[7]_i_9_n_0
    SLICE_X7Y88          LUT6 (Prop_lut6_I0_O)        0.124     9.626 r  picorv32_core/reg_out[7]_i_8/O
                         net (fo=2, routed)           0.596    10.222    picorv32_core/reg_out[7]_i_8_n_0
    SLICE_X5Y88          LUT2 (Prop_lut2_I1_O)        0.118    10.340 f  picorv32_core/reg_out[31]_i_8/O
                         net (fo=24, routed)          1.271    11.611    picorv32_core/reg_out[31]_i_8_n_0
    SLICE_X4Y104         LUT6 (Prop_lut6_I0_O)        0.326    11.937 r  picorv32_core/reg_out[17]_i_4/O
                         net (fo=1, routed)           0.651    12.588    picorv32_core/reg_out[17]_i_4_n_0
    SLICE_X8Y105         LUT5 (Prop_lut5_I4_O)        0.124    12.712 r  picorv32_core/reg_out[17]_i_1/O
                         net (fo=1, routed)           0.000    12.712    picorv32_core/reg_out[17]
    SLICE_X8Y105         FDRE                                         r  picorv32_core/reg_out_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=743, routed)         1.508    14.930    picorv32_core/clk
    SLICE_X8Y105         FDRE                                         r  picorv32_core/reg_out_reg[17]/C
                         clock pessimism              0.180    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X8Y105         FDRE (Setup_fdre_C_D)        0.077    15.152    picorv32_core/reg_out_reg[17]
  -------------------------------------------------------------------
                         required time                         15.152    
                         arrival time                         -12.712    
  -------------------------------------------------------------------
                         slack                                  2.440    

Slack (MET) :             2.472ns  (required time - arrival time)
  Source:                 memory_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            picorv32_core/reg_out_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.389ns  (logic 3.270ns (44.258%)  route 4.119ns (55.742%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.929ns = ( 14.929 - 10.000 ) 
    Source Clock Delay      (SCD):    5.290ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=743, routed)         1.688     5.290    clk_IBUF_BUFG
    RAMB36_X0Y18         RAMB36E1                                     r  memory_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y18         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      2.454     7.744 r  memory_reg_0/DOBDO[7]
                         net (fo=4, routed)           1.371     9.115    picorv32_core/mem_rdata[7]
    SLICE_X7Y88          LUT6 (Prop_lut6_I0_O)        0.124     9.239 r  picorv32_core/reg_out[7]_i_9/O
                         net (fo=1, routed)           0.263     9.502    picorv32_core/reg_out[7]_i_9_n_0
    SLICE_X7Y88          LUT6 (Prop_lut6_I0_O)        0.124     9.626 r  picorv32_core/reg_out[7]_i_8/O
                         net (fo=2, routed)           0.596    10.222    picorv32_core/reg_out[7]_i_8_n_0
    SLICE_X5Y88          LUT2 (Prop_lut2_I1_O)        0.118    10.340 f  picorv32_core/reg_out[31]_i_8/O
                         net (fo=24, routed)          0.997    11.337    picorv32_core/reg_out[31]_i_8_n_0
    SLICE_X4Y104         LUT6 (Prop_lut6_I0_O)        0.326    11.663 r  picorv32_core/reg_out[22]_i_4/O
                         net (fo=1, routed)           0.892    12.555    picorv32_core/reg_out[22]_i_4_n_0
    SLICE_X8Y107         LUT5 (Prop_lut5_I4_O)        0.124    12.679 r  picorv32_core/reg_out[22]_i_1/O
                         net (fo=1, routed)           0.000    12.679    picorv32_core/reg_out[22]
    SLICE_X8Y107         FDRE                                         r  picorv32_core/reg_out_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=743, routed)         1.507    14.929    picorv32_core/clk
    SLICE_X8Y107         FDRE                                         r  picorv32_core/reg_out_reg[22]/C
                         clock pessimism              0.180    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X8Y107         FDRE (Setup_fdre_C_D)        0.077    15.151    picorv32_core/reg_out_reg[22]
  -------------------------------------------------------------------
                         required time                         15.151    
                         arrival time                         -12.679    
  -------------------------------------------------------------------
                         slack                                  2.472    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 picorv32_core/count_cycle_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            picorv32_core/count_cycle_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.355ns (74.381%)  route 0.122ns (25.619%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=743, routed)         0.576     1.495    picorv32_core/clk
    SLICE_X13Y99         FDRE                                         r  picorv32_core/count_cycle_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y99         FDRE (Prop_fdre_C_Q)         0.141     1.636 r  picorv32_core/count_cycle_reg[22]/Q
                         net (fo=2, routed)           0.122     1.758    picorv32_core/count_cycle_reg[22]
    SLICE_X13Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.918 r  picorv32_core/count_cycle_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.919    picorv32_core/count_cycle_reg[20]_i_1_n_0
    SLICE_X13Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.973 r  picorv32_core/count_cycle_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.973    picorv32_core/count_cycle_reg[24]_i_1_n_7
    SLICE_X13Y100        FDRE                                         r  picorv32_core/count_cycle_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=743, routed)         0.841     2.006    picorv32_core/clk
    SLICE_X13Y100        FDRE                                         r  picorv32_core/count_cycle_reg[24]/C
                         clock pessimism             -0.245     1.760    
    SLICE_X13Y100        FDRE (Hold_fdre_C_D)         0.105     1.865    picorv32_core/count_cycle_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.865    
                         arrival time                           1.973    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 picorv32_core/count_instr_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            picorv32_core/count_instr_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.355ns (74.232%)  route 0.123ns (25.768%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=743, routed)         0.576     1.495    picorv32_core/clk
    SLICE_X11Y99         FDRE                                         r  picorv32_core/count_instr_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y99         FDRE (Prop_fdre_C_Q)         0.141     1.636 r  picorv32_core/count_instr_reg[23]/Q
                         net (fo=2, routed)           0.123     1.759    picorv32_core/count_instr_reg[23]
    SLICE_X11Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.919 r  picorv32_core/count_instr_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.920    picorv32_core/count_instr_reg[20]_i_1_n_0
    SLICE_X11Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.974 r  picorv32_core/count_instr_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.974    picorv32_core/count_instr_reg[24]_i_1_n_7
    SLICE_X11Y100        FDRE                                         r  picorv32_core/count_instr_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=743, routed)         0.841     2.006    picorv32_core/clk
    SLICE_X11Y100        FDRE                                         r  picorv32_core/count_instr_reg[24]/C
                         clock pessimism             -0.245     1.760    
    SLICE_X11Y100        FDRE (Hold_fdre_C_D)         0.105     1.865    picorv32_core/count_instr_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.865    
                         arrival time                           1.974    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 picorv32_core/decoded_imm_reg[18]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            picorv32_core/reg_op2_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.186ns (39.699%)  route 0.283ns (60.301%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=743, routed)         0.605     1.524    picorv32_core/clk
    SLICE_X0Y99          FDSE                                         r  picorv32_core/decoded_imm_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDSE (Prop_fdse_C_Q)         0.141     1.665 r  picorv32_core/decoded_imm_reg[18]/Q
                         net (fo=3, routed)           0.283     1.948    picorv32_core/decoded_imm[18]
    SLICE_X5Y102         LUT5 (Prop_lut5_I4_O)        0.045     1.993 r  picorv32_core/reg_op2[18]_i_1/O
                         net (fo=1, routed)           0.000     1.993    picorv32_core/reg_op2[18]_i_1_n_0
    SLICE_X5Y102         FDRE                                         r  picorv32_core/reg_op2_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=743, routed)         0.868     2.034    picorv32_core/clk
    SLICE_X5Y102         FDRE                                         r  picorv32_core/reg_op2_reg[18]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X5Y102         FDRE (Hold_fdre_C_D)         0.091     1.879    picorv32_core/reg_op2_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.879    
                         arrival time                           1.993    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 picorv32_core/count_cycle_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            picorv32_core/count_cycle_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.366ns (74.958%)  route 0.122ns (25.042%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=743, routed)         0.576     1.495    picorv32_core/clk
    SLICE_X13Y99         FDRE                                         r  picorv32_core/count_cycle_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y99         FDRE (Prop_fdre_C_Q)         0.141     1.636 r  picorv32_core/count_cycle_reg[22]/Q
                         net (fo=2, routed)           0.122     1.758    picorv32_core/count_cycle_reg[22]
    SLICE_X13Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.918 r  picorv32_core/count_cycle_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.919    picorv32_core/count_cycle_reg[20]_i_1_n_0
    SLICE_X13Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.984 r  picorv32_core/count_cycle_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.984    picorv32_core/count_cycle_reg[24]_i_1_n_5
    SLICE_X13Y100        FDRE                                         r  picorv32_core/count_cycle_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=743, routed)         0.841     2.006    picorv32_core/clk
    SLICE_X13Y100        FDRE                                         r  picorv32_core/count_cycle_reg[26]/C
                         clock pessimism             -0.245     1.760    
    SLICE_X13Y100        FDRE (Hold_fdre_C_D)         0.105     1.865    picorv32_core/count_cycle_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.865    
                         arrival time                           1.984    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 picorv32_core/count_instr_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            picorv32_core/count_instr_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.366ns (74.811%)  route 0.123ns (25.189%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=743, routed)         0.576     1.495    picorv32_core/clk
    SLICE_X11Y99         FDRE                                         r  picorv32_core/count_instr_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y99         FDRE (Prop_fdre_C_Q)         0.141     1.636 r  picorv32_core/count_instr_reg[23]/Q
                         net (fo=2, routed)           0.123     1.759    picorv32_core/count_instr_reg[23]
    SLICE_X11Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.919 r  picorv32_core/count_instr_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.920    picorv32_core/count_instr_reg[20]_i_1_n_0
    SLICE_X11Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.985 r  picorv32_core/count_instr_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.985    picorv32_core/count_instr_reg[24]_i_1_n_5
    SLICE_X11Y100        FDRE                                         r  picorv32_core/count_instr_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=743, routed)         0.841     2.006    picorv32_core/clk
    SLICE_X11Y100        FDRE                                         r  picorv32_core/count_instr_reg[26]/C
                         clock pessimism             -0.245     1.760    
    SLICE_X11Y100        FDRE (Hold_fdre_C_D)         0.105     1.865    picorv32_core/count_instr_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.865    
                         arrival time                           1.985    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 picorv32_core/decoded_imm_reg[30]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            picorv32_core/reg_op2_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.530ns  (logic 0.209ns (39.424%)  route 0.321ns (60.576%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=743, routed)         0.604     1.523    picorv32_core/clk
    SLICE_X2Y93          FDSE                                         r  picorv32_core/decoded_imm_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y93          FDSE (Prop_fdse_C_Q)         0.164     1.687 r  picorv32_core/decoded_imm_reg[30]/Q
                         net (fo=3, routed)           0.321     2.008    picorv32_core/decoded_imm[30]
    SLICE_X2Y101         LUT5 (Prop_lut5_I4_O)        0.045     2.053 r  picorv32_core/reg_op2[30]_i_1/O
                         net (fo=1, routed)           0.000     2.053    picorv32_core/reg_op2[30]_i_1_n_0
    SLICE_X2Y101         FDRE                                         r  picorv32_core/reg_op2_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=743, routed)         0.872     2.037    picorv32_core/clk
    SLICE_X2Y101         FDRE                                         r  picorv32_core/reg_op2_reg[30]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X2Y101         FDRE (Hold_fdre_C_D)         0.121     1.912    picorv32_core/reg_op2_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.912    
                         arrival time                           2.053    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 picorv32_core/count_cycle_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            picorv32_core/count_cycle_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.391ns (76.178%)  route 0.122ns (23.822%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=743, routed)         0.576     1.495    picorv32_core/clk
    SLICE_X13Y99         FDRE                                         r  picorv32_core/count_cycle_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y99         FDRE (Prop_fdre_C_Q)         0.141     1.636 r  picorv32_core/count_cycle_reg[22]/Q
                         net (fo=2, routed)           0.122     1.758    picorv32_core/count_cycle_reg[22]
    SLICE_X13Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.918 r  picorv32_core/count_cycle_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.919    picorv32_core/count_cycle_reg[20]_i_1_n_0
    SLICE_X13Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.009 r  picorv32_core/count_cycle_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.009    picorv32_core/count_cycle_reg[24]_i_1_n_6
    SLICE_X13Y100        FDRE                                         r  picorv32_core/count_cycle_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=743, routed)         0.841     2.006    picorv32_core/clk
    SLICE_X13Y100        FDRE                                         r  picorv32_core/count_cycle_reg[25]/C
                         clock pessimism             -0.245     1.760    
    SLICE_X13Y100        FDRE (Hold_fdre_C_D)         0.105     1.865    picorv32_core/count_cycle_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.865    
                         arrival time                           2.009    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 picorv32_core/count_cycle_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            picorv32_core/count_cycle_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.391ns (76.178%)  route 0.122ns (23.822%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=743, routed)         0.576     1.495    picorv32_core/clk
    SLICE_X13Y99         FDRE                                         r  picorv32_core/count_cycle_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y99         FDRE (Prop_fdre_C_Q)         0.141     1.636 r  picorv32_core/count_cycle_reg[22]/Q
                         net (fo=2, routed)           0.122     1.758    picorv32_core/count_cycle_reg[22]
    SLICE_X13Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.918 r  picorv32_core/count_cycle_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.919    picorv32_core/count_cycle_reg[20]_i_1_n_0
    SLICE_X13Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.009 r  picorv32_core/count_cycle_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.009    picorv32_core/count_cycle_reg[24]_i_1_n_4
    SLICE_X13Y100        FDRE                                         r  picorv32_core/count_cycle_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=743, routed)         0.841     2.006    picorv32_core/clk
    SLICE_X13Y100        FDRE                                         r  picorv32_core/count_cycle_reg[27]/C
                         clock pessimism             -0.245     1.760    
    SLICE_X13Y100        FDRE (Hold_fdre_C_D)         0.105     1.865    picorv32_core/count_cycle_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.865    
                         arrival time                           2.009    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 picorv32_core/count_instr_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            picorv32_core/count_instr_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.391ns (76.036%)  route 0.123ns (23.964%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=743, routed)         0.576     1.495    picorv32_core/clk
    SLICE_X11Y99         FDRE                                         r  picorv32_core/count_instr_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y99         FDRE (Prop_fdre_C_Q)         0.141     1.636 r  picorv32_core/count_instr_reg[23]/Q
                         net (fo=2, routed)           0.123     1.759    picorv32_core/count_instr_reg[23]
    SLICE_X11Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.919 r  picorv32_core/count_instr_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.920    picorv32_core/count_instr_reg[20]_i_1_n_0
    SLICE_X11Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.010 r  picorv32_core/count_instr_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.010    picorv32_core/count_instr_reg[24]_i_1_n_6
    SLICE_X11Y100        FDRE                                         r  picorv32_core/count_instr_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=743, routed)         0.841     2.006    picorv32_core/clk
    SLICE_X11Y100        FDRE                                         r  picorv32_core/count_instr_reg[25]/C
                         clock pessimism             -0.245     1.760    
    SLICE_X11Y100        FDRE (Hold_fdre_C_D)         0.105     1.865    picorv32_core/count_instr_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.865    
                         arrival time                           2.010    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 picorv32_core/count_instr_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            picorv32_core/count_instr_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.391ns (76.036%)  route 0.123ns (23.964%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=743, routed)         0.576     1.495    picorv32_core/clk
    SLICE_X11Y99         FDRE                                         r  picorv32_core/count_instr_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y99         FDRE (Prop_fdre_C_Q)         0.141     1.636 r  picorv32_core/count_instr_reg[23]/Q
                         net (fo=2, routed)           0.123     1.759    picorv32_core/count_instr_reg[23]
    SLICE_X11Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.919 r  picorv32_core/count_instr_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.920    picorv32_core/count_instr_reg[20]_i_1_n_0
    SLICE_X11Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.010 r  picorv32_core/count_instr_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.010    picorv32_core/count_instr_reg[24]_i_1_n_4
    SLICE_X11Y100        FDRE                                         r  picorv32_core/count_instr_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=743, routed)         0.841     2.006    picorv32_core/clk
    SLICE_X11Y100        FDRE                                         r  picorv32_core/count_instr_reg[27]/C
                         clock pessimism             -0.245     1.760    
    SLICE_X11Y100        FDRE (Hold_fdre_C_D)         0.105     1.865    picorv32_core/count_instr_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.865    
                         arrival time                           2.010    
  -------------------------------------------------------------------
                         slack                                  0.144    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y18    memory_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y16    memory_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y17    memory_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y19    memory_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y18    memory_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y16    memory_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y17    memory_reg_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y19    memory_reg_3/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X5Y78     out_byte32_reg[0]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y89    picorv32_core/cpuregs_reg_r1_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y89    picorv32_core/cpuregs_reg_r1_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y89    picorv32_core/cpuregs_reg_r1_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y89    picorv32_core/cpuregs_reg_r1_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y89    picorv32_core/cpuregs_reg_r1_0_31_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y89    picorv32_core/cpuregs_reg_r1_0_31_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y89    picorv32_core/cpuregs_reg_r1_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y89    picorv32_core/cpuregs_reg_r1_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y89    picorv32_core/cpuregs_reg_r1_0_31_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y89    picorv32_core/cpuregs_reg_r1_0_31_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y89    picorv32_core/cpuregs_reg_r1_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y89    picorv32_core/cpuregs_reg_r1_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y89    picorv32_core/cpuregs_reg_r1_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y89    picorv32_core/cpuregs_reg_r1_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y89    picorv32_core/cpuregs_reg_r1_0_31_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y89    picorv32_core/cpuregs_reg_r1_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y89    picorv32_core/cpuregs_reg_r1_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y89    picorv32_core/cpuregs_reg_r1_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y89    picorv32_core/cpuregs_reg_r1_0_31_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y89    picorv32_core/cpuregs_reg_r1_0_31_0_5/RAMC/CLK



