<root versionMajor = "1" versionMinor = "5">
  <kernel src_name="blind_axi_split_module" language="c" hwCtrl="ap_ctrl_none" mem_layout="fpga64-xilinx-none">
    <args>
      <arg id="0" access_type="r" src_name="in0" src_type="stream&lt;hls::axis&lt;std::complex&lt;ap_fixed&lt;16, 16, AP_RND_ZERO, AP_SAT, 0&gt; &gt;, 0, 0, 0&gt;, 0&gt;&amp;" src_isptr="1" src_bitwidth="80" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="AXI-Stream" hw_name="in0" hw_bitwidth="32" hw_size_or_depth="1">
          <constraint constraint_type="pragma interface" mode="axis" register_option="0" register_mode="both"/>
        </hw>
      </arg>
      <arg id="1" access_type="w" src_name="out0" src_type="stream&lt;hls::axis&lt;std::complex&lt;ap_fixed&lt;16, 16, AP_RND_ZERO, AP_SAT, 0&gt; &gt;, 0, 0, 0&gt;, 0&gt;&amp;" src_isptr="1" src_bitwidth="80" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="AXI-Stream" hw_name="out0" hw_bitwidth="32" hw_size_or_depth="1">
          <constraint constraint_type="pragma interface" mode="axis" register_option="0" register_mode="both"/>
        </hw>
      </arg>
      <arg id="2" access_type="w" src_name="out1" src_type="stream&lt;hls::axis&lt;std::complex&lt;ap_fixed&lt;16, 16, AP_RND_ZERO, AP_SAT, 0&gt; &gt;, 0, 0, 0&gt;, 0&gt;&amp;" src_isptr="1" src_bitwidth="80" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="AXI-Stream" hw_name="out1" hw_bitwidth="32" hw_size_or_depth="1">
          <constraint constraint_type="pragma interface" mode="axis" register_option="0" register_mode="both"/>
        </hw>
      </arg>
    </args>
    <return src_type="void" src_bitwidth="0" offset="0x0">
      <hw hw_usage="data" hw_interface="" hw_name="" hw_bitwidth="0"/>
    </return>
  </kernel>
</root>
