#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Tue May 13 19:15:40 2025
# Process ID         : 55396
# Current directory  : /home/cesare/Uni/Progetto-ASDI-2025/3_macchine_aritmetiche/7.1/sommatore test
# Command line       : vivado project_1.xpr
# Log file           : /home/cesare/Uni/Progetto-ASDI-2025/3_macchine_aritmetiche/7.1/sommatore test/vivado.log
# Journal file       : /home/cesare/Uni/Progetto-ASDI-2025/3_macchine_aritmetiche/7.1/sommatore test/vivado.jou
# Running On         : cesare-desktop
# Platform           : Ubuntu
# Operating System   : Ubuntu 24.04.2 LTS
# Processor Detail   : AMD Ryzen 5 7600X 6-Core Processor
# CPU Frequency      : 4340.862 MHz
# CPU Physical cores : 6
# CPU Logical cores  : 12
# Host memory        : 32792 MB
# Swap memory        : 8589 MB
# Total Virtual      : 41382 MB
# Available Virtual  : 31847 MB
#-----------------------------------------------------------
start_gui
open_project project_1.xpr
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory '/home/cesare/Uni/Progetto-ASDI-2025/3_macchine_aritmetiche/7.1/sommatore test/project_1.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2024.2/data/ip'.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/cesare/Uni/Progetto-ASDI-2025/3_macchine_aritmetiche/7.1/sommatore test/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/cesare/Uni/Progetto-ASDI-2025/3_macchine_aritmetiche/7.1/sommatore test/project_1.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj tb_vhdl.prj
/tools/Xilinx/Vivado/2024.2/bin/setupEnv.sh: line 236: [: /home/cesare/Uni/Progetto-ASDI-2025/3_macchine_aritmetiche/7.1/sommatore: binary operator expected
INFO: [VRFC 10-163] Analyzing VHDL file "/home/cesare/Uni/Progetto-ASDI-2025/3_macchine_aritmetiche/7.1/Codice/adder_subtractor.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'adder_subtractor'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/cesare/Uni/Progetto-ASDI-2025/3_macchine_aritmetiche/7.1/sommatore test/project_1.srcs/sim_1/new/tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/cesare/Uni/Progetto-ASDI-2025/3_macchine_aritmetiche/7.1/sommatore test/project_1.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_behav xil_defaultlib.tb -log elaborate.log
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2024.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_behav xil_defaultlib.tb -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture dataflow of entity xil_defaultlib.full_adder [full_adder_default]
Compiling architecture structural of entity xil_defaultlib.ripple_carry_adder [ripple_carry_adder_default]
Compiling architecture structural of entity xil_defaultlib.adder_subtractor [adder_subtractor_default]
Compiling architecture behavioral of entity xil_defaultlib.tb
Built simulation snapshot tb_behav
/tools/Xilinx/Vivado/2024.2/bin/setupEnv.sh: line 236: [: /home/cesare/Uni/Progetto-ASDI-2025/3_macchine_aritmetiche/7.1/sommatore: binary operator expected
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/cesare/Uni/Progetto-ASDI-2025/3_macchine_aritmetiche/7.1/sommatore test/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/cesare/Uni/Progetto-ASDI-2025/3_macchine_aritmetiche/7.1/sommatore test/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/cesare/Uni/Progetto-ASDI-2025/3_macchine_aritmetiche/7.1/sommatore test/project_1.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj tb_vhdl.prj
/tools/Xilinx/Vivado/2024.2/bin/setupEnv.sh: line 236: [: /home/cesare/Uni/Progetto-ASDI-2025/3_macchine_aritmetiche/7.1/sommatore: binary operator expected
INFO: [VRFC 10-163] Analyzing VHDL file "/home/cesare/Uni/Progetto-ASDI-2025/3_macchine_aritmetiche/7.1/sommatore test/project_1.srcs/sim_1/new/tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/cesare/Uni/Progetto-ASDI-2025/3_macchine_aritmetiche/7.1/sommatore test/project_1.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_behav xil_defaultlib.tb -log elaborate.log
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2024.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_behav xil_defaultlib.tb -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture dataflow of entity xil_defaultlib.full_adder [full_adder_default]
Compiling architecture structural of entity xil_defaultlib.ripple_carry_adder [ripple_carry_adder_default]
Compiling architecture structural of entity xil_defaultlib.adder_subtractor [adder_subtractor_default]
Compiling architecture behavioral of entity xil_defaultlib.tb
Built simulation snapshot tb_behav
/tools/Xilinx/Vivado/2024.2/bin/setupEnv.sh: line 236: [: /home/cesare/Uni/Progetto-ASDI-2025/3_macchine_aritmetiche/7.1/sommatore: binary operator expected
INFO: [USF-XSim-69] 'elaborate' step finished in '0' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/cesare/Uni/Progetto-ASDI-2025/3_macchine_aritmetiche/7.1/sommatore test/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/cesare/Uni/Progetto-ASDI-2025/3_macchine_aritmetiche/7.1/sommatore test/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/cesare/Uni/Progetto-ASDI-2025/3_macchine_aritmetiche/7.1/sommatore test/project_1.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj tb_vhdl.prj
/tools/Xilinx/Vivado/2024.2/bin/setupEnv.sh: line 236: [: /home/cesare/Uni/Progetto-ASDI-2025/3_macchine_aritmetiche/7.1/sommatore: binary operator expected
INFO: [VRFC 10-163] Analyzing VHDL file "/home/cesare/Uni/Progetto-ASDI-2025/3_macchine_aritmetiche/7.1/sommatore test/project_1.srcs/sim_1/new/tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/cesare/Uni/Progetto-ASDI-2025/3_macchine_aritmetiche/7.1/sommatore test/project_1.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_behav xil_defaultlib.tb -log elaborate.log
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2024.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_behav xil_defaultlib.tb -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture dataflow of entity xil_defaultlib.full_adder [full_adder_default]
Compiling architecture structural of entity xil_defaultlib.ripple_carry_adder [ripple_carry_adder_default]
Compiling architecture structural of entity xil_defaultlib.adder_subtractor [adder_subtractor_default]
Compiling architecture behavioral of entity xil_defaultlib.tb
Built simulation snapshot tb_behav
/tools/Xilinx/Vivado/2024.2/bin/setupEnv.sh: line 236: [: /home/cesare/Uni/Progetto-ASDI-2025/3_macchine_aritmetiche/7.1/sommatore: binary operator expected
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/cesare/Uni/Progetto-ASDI-2025/3_macchine_aritmetiche/7.1/sommatore test/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/cesare/Uni/Progetto-ASDI-2025/3_macchine_aritmetiche/7.1/Codice/ripple_carry_adder.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/cesare/Uni/Progetto-ASDI-2025/3_macchine_aritmetiche/7.1/Codice/full_adder.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/cesare/Uni/Progetto-ASDI-2025/3_macchine_aritmetiche/7.1/sommatore test/project_1.srcs/sim_1/new/tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/cesare/Uni/Progetto-ASDI-2025/3_macchine_aritmetiche/7.1/Codice/adder_subtractor.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/cesare/Uni/Progetto-ASDI-2025/3_macchine_aritmetiche/7.1/Codice/full_adder.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/cesare/Uni/Progetto-ASDI-2025/3_macchine_aritmetiche/7.1/Codice/full_adder.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/cesare/Uni/Progetto-ASDI-2025/3_macchine_aritmetiche/7.1/Codice/ripple_carry_adder.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/cesare/Uni/Progetto-ASDI-2025/3_macchine_aritmetiche/7.1/Codice/full_adder.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/cesare/Uni/Progetto-ASDI-2025/3_macchine_aritmetiche/7.1/sommatore test/project_1.srcs/sim_1/new/tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/cesare/Uni/Progetto-ASDI-2025/3_macchine_aritmetiche/7.1/Codice/adder_subtractor.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/cesare/Uni/Progetto-ASDI-2025/3_macchine_aritmetiche/7.1/Codice/adder_subtractor.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/cesare/Uni/Progetto-ASDI-2025/3_macchine_aritmetiche/7.1/Codice/adder_subtractor.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/cesare/Uni/Progetto-ASDI-2025/3_macchine_aritmetiche/7.1/Codice/ripple_carry_adder.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/cesare/Uni/Progetto-ASDI-2025/3_macchine_aritmetiche/7.1/Codice/full_adder.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/cesare/Uni/Progetto-ASDI-2025/3_macchine_aritmetiche/7.1/sommatore test/project_1.srcs/sim_1/new/tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/cesare/Uni/Progetto-ASDI-2025/3_macchine_aritmetiche/7.1/Codice/adder_subtractor.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/cesare/Uni/Progetto-ASDI-2025/3_macchine_aritmetiche/7.1/Codice/ripple_carry_adder.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/cesare/Uni/Progetto-ASDI-2025/3_macchine_aritmetiche/7.1/Codice/ripple_carry_adder.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/cesare/Uni/Progetto-ASDI-2025/3_macchine_aritmetiche/7.1/Codice/ripple_carry_adder.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/cesare/Uni/Progetto-ASDI-2025/3_macchine_aritmetiche/7.1/Codice/full_adder.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/cesare/Uni/Progetto-ASDI-2025/3_macchine_aritmetiche/7.1/sommatore test/project_1.srcs/sim_1/new/tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/cesare/Uni/Progetto-ASDI-2025/3_macchine_aritmetiche/7.1/Codice/adder_subtractor.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/cesare/Uni/Progetto-ASDI-2025/3_macchine_aritmetiche/7.1/Codice/full_adder.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/cesare/Uni/Progetto-ASDI-2025/3_macchine_aritmetiche/7.1/Codice/full_adder.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/cesare/Uni/Progetto-ASDI-2025/3_macchine_aritmetiche/7.1/Codice/ripple_carry_adder.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/cesare/Uni/Progetto-ASDI-2025/3_macchine_aritmetiche/7.1/Codice/full_adder.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/cesare/Uni/Progetto-ASDI-2025/3_macchine_aritmetiche/7.1/sommatore test/project_1.srcs/sim_1/new/tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/cesare/Uni/Progetto-ASDI-2025/3_macchine_aritmetiche/7.1/Codice/adder_subtractor.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/cesare/Uni/Progetto-ASDI-2025/3_macchine_aritmetiche/7.1/Codice/ripple_carry_adder.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/cesare/Uni/Progetto-ASDI-2025/3_macchine_aritmetiche/7.1/Codice/ripple_carry_adder.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/cesare/Uni/Progetto-ASDI-2025/3_macchine_aritmetiche/7.1/Codice/ripple_carry_adder.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/cesare/Uni/Progetto-ASDI-2025/3_macchine_aritmetiche/7.1/Codice/full_adder.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/cesare/Uni/Progetto-ASDI-2025/3_macchine_aritmetiche/7.1/sommatore test/project_1.srcs/sim_1/new/tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/cesare/Uni/Progetto-ASDI-2025/3_macchine_aritmetiche/7.1/Codice/adder_subtractor.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/cesare/Uni/Progetto-ASDI-2025/3_macchine_aritmetiche/7.1/Codice/adder_subtractor.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/cesare/Uni/Progetto-ASDI-2025/3_macchine_aritmetiche/7.1/Codice/adder_subtractor.vhd:]
synth_design -top adder_subtractor -part xc7a100tcsg324-1 -lint 
Command: synth_design -top adder_subtractor -part xc7a100tcsg324-1 -lint
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 59183
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 8387.934 ; gain = 431.660 ; free physical = 15094 ; free virtual = 28790
---------------------------------------------------------------------------------
Clean up Linter database...
INFO: [Synth 8-638] synthesizing module 'adder_subtractor' [/home/cesare/Uni/Progetto-ASDI-2025/3_macchine_aritmetiche/7.1/Codice/adder_subtractor.vhd:44]
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'ripple_carry_adder' declared at '/home/cesare/Uni/Progetto-ASDI-2025/3_macchine_aritmetiche/7.1/Codice/ripple_carry_adder.vhd:34' bound to instance 'rca' of component 'ripple_carry_adder' [/home/cesare/Uni/Progetto-ASDI-2025/3_macchine_aritmetiche/7.1/Codice/adder_subtractor.vhd:63]
INFO: [Synth 8-638] synthesizing module 'ripple_carry_adder' [/home/cesare/Uni/Progetto-ASDI-2025/3_macchine_aritmetiche/7.1/Codice/ripple_carry_adder.vhd:44]
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'full_adder' declared at '/home/cesare/Uni/Progetto-ASDI-2025/3_macchine_aritmetiche/7.1/Codice/full_adder.vhd:34' bound to instance 'fa_0' of component 'full_adder' [/home/cesare/Uni/Progetto-ASDI-2025/3_macchine_aritmetiche/7.1/Codice/ripple_carry_adder.vhd:58]
INFO: [Synth 8-638] synthesizing module 'full_adder' [/home/cesare/Uni/Progetto-ASDI-2025/3_macchine_aritmetiche/7.1/Codice/full_adder.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'full_adder' (1#1) [/home/cesare/Uni/Progetto-ASDI-2025/3_macchine_aritmetiche/7.1/Codice/full_adder.vhd:43]
INFO: [Synth 8-3491] module 'full_adder' declared at '/home/cesare/Uni/Progetto-ASDI-2025/3_macchine_aritmetiche/7.1/Codice/full_adder.vhd:34' bound to instance 'fa' of component 'full_adder' [/home/cesare/Uni/Progetto-ASDI-2025/3_macchine_aritmetiche/7.1/Codice/ripple_carry_adder.vhd:67]
INFO: [Synth 8-3491] module 'full_adder' declared at '/home/cesare/Uni/Progetto-ASDI-2025/3_macchine_aritmetiche/7.1/Codice/full_adder.vhd:34' bound to instance 'fa' of component 'full_adder' [/home/cesare/Uni/Progetto-ASDI-2025/3_macchine_aritmetiche/7.1/Codice/ripple_carry_adder.vhd:67]
INFO: [Synth 8-3491] module 'full_adder' declared at '/home/cesare/Uni/Progetto-ASDI-2025/3_macchine_aritmetiche/7.1/Codice/full_adder.vhd:34' bound to instance 'fa' of component 'full_adder' [/home/cesare/Uni/Progetto-ASDI-2025/3_macchine_aritmetiche/7.1/Codice/ripple_carry_adder.vhd:67]
INFO: [Synth 8-3491] module 'full_adder' declared at '/home/cesare/Uni/Progetto-ASDI-2025/3_macchine_aritmetiche/7.1/Codice/full_adder.vhd:34' bound to instance 'fa' of component 'full_adder' [/home/cesare/Uni/Progetto-ASDI-2025/3_macchine_aritmetiche/7.1/Codice/ripple_carry_adder.vhd:67]
INFO: [Synth 8-3491] module 'full_adder' declared at '/home/cesare/Uni/Progetto-ASDI-2025/3_macchine_aritmetiche/7.1/Codice/full_adder.vhd:34' bound to instance 'fa' of component 'full_adder' [/home/cesare/Uni/Progetto-ASDI-2025/3_macchine_aritmetiche/7.1/Codice/ripple_carry_adder.vhd:67]
INFO: [Synth 8-3491] module 'full_adder' declared at '/home/cesare/Uni/Progetto-ASDI-2025/3_macchine_aritmetiche/7.1/Codice/full_adder.vhd:34' bound to instance 'fa' of component 'full_adder' [/home/cesare/Uni/Progetto-ASDI-2025/3_macchine_aritmetiche/7.1/Codice/ripple_carry_adder.vhd:67]
INFO: [Synth 8-3491] module 'full_adder' declared at '/home/cesare/Uni/Progetto-ASDI-2025/3_macchine_aritmetiche/7.1/Codice/full_adder.vhd:34' bound to instance 'fa_N_1' of component 'full_adder' [/home/cesare/Uni/Progetto-ASDI-2025/3_macchine_aritmetiche/7.1/Codice/ripple_carry_adder.vhd:76]
INFO: [Synth 8-256] done synthesizing module 'ripple_carry_adder' (2#1) [/home/cesare/Uni/Progetto-ASDI-2025/3_macchine_aritmetiche/7.1/Codice/ripple_carry_adder.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'adder_subtractor' (3#1) [/home/cesare/Uni/Progetto-ASDI-2025/3_macchine_aritmetiche/7.1/Codice/adder_subtractor.vhd:44]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 8444.934 ; gain = 488.660 ; free physical = 15021 ; free virtual = 28720
---------------------------------------------------------------------------------
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue May 13 19:34:30 2025
| Host         : cesare-desktop running 64-bit Ubuntu 24.04.2 LTS
---------------------------------------------------------------------------------------------------------------------------------------------

RTL Linter Report

Table of Contents
-----------------
1. Summary

1. Summary
----------

+---------+----------+--------------+----------+
| Rule ID | Severity | # Violations | # Waived |
+---------+----------+--------------+----------+


INFO: [Synth 37-85] Total of 0 linter message(s) generated.
INFO: [Synth 37-45] Linter Run Finished!
Synthesis Optimization Runtime : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 8456.809 ; gain = 500.535 ; free physical = 15020 ; free virtual = 28719
INFO: [Common 17-83] Releasing license: Synthesis
22 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: adder_subtractor
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 8515.496 ; gain = 46.812 ; free physical = 15006 ; free virtual = 28705
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'adder_subtractor' [/home/cesare/Uni/Progetto-ASDI-2025/3_macchine_aritmetiche/7.1/Codice/adder_subtractor.vhd:44]
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'ripple_carry_adder' declared at '/home/cesare/Uni/Progetto-ASDI-2025/3_macchine_aritmetiche/7.1/Codice/ripple_carry_adder.vhd:34' bound to instance 'rca' of component 'ripple_carry_adder' [/home/cesare/Uni/Progetto-ASDI-2025/3_macchine_aritmetiche/7.1/Codice/adder_subtractor.vhd:63]
INFO: [Synth 8-638] synthesizing module 'ripple_carry_adder' [/home/cesare/Uni/Progetto-ASDI-2025/3_macchine_aritmetiche/7.1/Codice/ripple_carry_adder.vhd:44]
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'full_adder' declared at '/home/cesare/Uni/Progetto-ASDI-2025/3_macchine_aritmetiche/7.1/Codice/full_adder.vhd:34' bound to instance 'fa_0' of component 'full_adder' [/home/cesare/Uni/Progetto-ASDI-2025/3_macchine_aritmetiche/7.1/Codice/ripple_carry_adder.vhd:58]
INFO: [Synth 8-638] synthesizing module 'full_adder' [/home/cesare/Uni/Progetto-ASDI-2025/3_macchine_aritmetiche/7.1/Codice/full_adder.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'full_adder' (0#1) [/home/cesare/Uni/Progetto-ASDI-2025/3_macchine_aritmetiche/7.1/Codice/full_adder.vhd:43]
INFO: [Synth 8-3491] module 'full_adder' declared at '/home/cesare/Uni/Progetto-ASDI-2025/3_macchine_aritmetiche/7.1/Codice/full_adder.vhd:34' bound to instance 'fa' of component 'full_adder' [/home/cesare/Uni/Progetto-ASDI-2025/3_macchine_aritmetiche/7.1/Codice/ripple_carry_adder.vhd:67]
INFO: [Synth 8-3491] module 'full_adder' declared at '/home/cesare/Uni/Progetto-ASDI-2025/3_macchine_aritmetiche/7.1/Codice/full_adder.vhd:34' bound to instance 'fa' of component 'full_adder' [/home/cesare/Uni/Progetto-ASDI-2025/3_macchine_aritmetiche/7.1/Codice/ripple_carry_adder.vhd:67]
INFO: [Synth 8-3491] module 'full_adder' declared at '/home/cesare/Uni/Progetto-ASDI-2025/3_macchine_aritmetiche/7.1/Codice/full_adder.vhd:34' bound to instance 'fa' of component 'full_adder' [/home/cesare/Uni/Progetto-ASDI-2025/3_macchine_aritmetiche/7.1/Codice/ripple_carry_adder.vhd:67]
INFO: [Synth 8-3491] module 'full_adder' declared at '/home/cesare/Uni/Progetto-ASDI-2025/3_macchine_aritmetiche/7.1/Codice/full_adder.vhd:34' bound to instance 'fa' of component 'full_adder' [/home/cesare/Uni/Progetto-ASDI-2025/3_macchine_aritmetiche/7.1/Codice/ripple_carry_adder.vhd:67]
INFO: [Synth 8-3491] module 'full_adder' declared at '/home/cesare/Uni/Progetto-ASDI-2025/3_macchine_aritmetiche/7.1/Codice/full_adder.vhd:34' bound to instance 'fa' of component 'full_adder' [/home/cesare/Uni/Progetto-ASDI-2025/3_macchine_aritmetiche/7.1/Codice/ripple_carry_adder.vhd:67]
INFO: [Synth 8-3491] module 'full_adder' declared at '/home/cesare/Uni/Progetto-ASDI-2025/3_macchine_aritmetiche/7.1/Codice/full_adder.vhd:34' bound to instance 'fa' of component 'full_adder' [/home/cesare/Uni/Progetto-ASDI-2025/3_macchine_aritmetiche/7.1/Codice/ripple_carry_adder.vhd:67]
INFO: [Synth 8-3491] module 'full_adder' declared at '/home/cesare/Uni/Progetto-ASDI-2025/3_macchine_aritmetiche/7.1/Codice/full_adder.vhd:34' bound to instance 'fa_N_1' of component 'full_adder' [/home/cesare/Uni/Progetto-ASDI-2025/3_macchine_aritmetiche/7.1/Codice/ripple_carry_adder.vhd:76]
INFO: [Synth 8-256] done synthesizing module 'ripple_carry_adder' (0#1) [/home/cesare/Uni/Progetto-ASDI-2025/3_macchine_aritmetiche/7.1/Codice/ripple_carry_adder.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'adder_subtractor' (0#1) [/home/cesare/Uni/Progetto-ASDI-2025/3_macchine_aritmetiche/7.1/Codice/adder_subtractor.vhd:44]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 8595.465 ; gain = 126.781 ; free physical = 14951 ; free virtual = 28650
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 8607.340 ; gain = 138.656 ; free physical = 14951 ; free virtual = 28650
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 8607.340 ; gain = 138.656 ; free physical = 14951 ; free virtual = 28650
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 8607.348 ; gain = 0.000 ; free physical = 14951 ; free virtual = 28650
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 8719.082 ; gain = 0.000 ; free physical = 15081 ; free virtual = 28780
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 8925.398 ; gain = 456.715 ; free physical = 14967 ; free virtual = 28666
19 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 8925.398 ; gain = 468.582 ; free physical = 14967 ; free virtual = 28666
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1963.075; main = 1927.048; forked = 36.027
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 9171.621; main = 8915.402; forked = 256.219
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/cesare/Uni/Progetto-ASDI-2025/3_macchine_aritmetiche/7.1/Codice/ripple_carry_adder.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/cesare/Uni/Progetto-ASDI-2025/3_macchine_aritmetiche/7.1/Codice/full_adder.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/cesare/Uni/Progetto-ASDI-2025/3_macchine_aritmetiche/7.1/sommatore test/project_1.srcs/sim_1/new/tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/cesare/Uni/Progetto-ASDI-2025/3_macchine_aritmetiche/7.1/Codice/adder_subtractor.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/cesare/Uni/Progetto-ASDI-2025/3_macchine_aritmetiche/7.1/Codice/adder_subtractor.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/cesare/Uni/Progetto-ASDI-2025/3_macchine_aritmetiche/7.1/Codice/adder_subtractor.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/cesare/Uni/Progetto-ASDI-2025/3_macchine_aritmetiche/7.1/Codice/ripple_carry_adder.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/cesare/Uni/Progetto-ASDI-2025/3_macchine_aritmetiche/7.1/Codice/full_adder.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/cesare/Uni/Progetto-ASDI-2025/3_macchine_aritmetiche/7.1/sommatore test/project_1.srcs/sim_1/new/tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/cesare/Uni/Progetto-ASDI-2025/3_macchine_aritmetiche/7.1/Codice/adder_subtractor.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/cesare/Uni/Progetto-ASDI-2025/3_macchine_aritmetiche/7.1/sommatore test/project_1.srcs/sim_1/new/tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/cesare/Uni/Progetto-ASDI-2025/3_macchine_aritmetiche/7.1/sommatore test/project_1.srcs/sim_1/new/tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/cesare/Uni/Progetto-ASDI-2025/3_macchine_aritmetiche/7.1/Codice/ripple_carry_adder.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/cesare/Uni/Progetto-ASDI-2025/3_macchine_aritmetiche/7.1/Codice/full_adder.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/cesare/Uni/Progetto-ASDI-2025/3_macchine_aritmetiche/7.1/sommatore test/project_1.srcs/sim_1/new/tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/cesare/Uni/Progetto-ASDI-2025/3_macchine_aritmetiche/7.1/Codice/adder_subtractor.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/cesare/Uni/Progetto-ASDI-2025/3_macchine_aritmetiche/7.1/Codice/full_adder.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/cesare/Uni/Progetto-ASDI-2025/3_macchine_aritmetiche/7.1/Codice/full_adder.vhd:]
refresh_design
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 9045.613 ; gain = 74.770 ; free physical = 14561 ; free virtual = 28326
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'adder_subtractor' [/home/cesare/Uni/Progetto-ASDI-2025/3_macchine_aritmetiche/7.1/Codice/adder_subtractor.vhd:44]
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'ripple_carry_adder' declared at '/home/cesare/Uni/Progetto-ASDI-2025/3_macchine_aritmetiche/7.1/Codice/ripple_carry_adder.vhd:34' bound to instance 'rca' of component 'ripple_carry_adder' [/home/cesare/Uni/Progetto-ASDI-2025/3_macchine_aritmetiche/7.1/Codice/adder_subtractor.vhd:63]
INFO: [Synth 8-638] synthesizing module 'ripple_carry_adder' [/home/cesare/Uni/Progetto-ASDI-2025/3_macchine_aritmetiche/7.1/Codice/ripple_carry_adder.vhd:44]
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'full_adder' declared at '/home/cesare/Uni/Progetto-ASDI-2025/3_macchine_aritmetiche/7.1/Codice/full_adder.vhd:34' bound to instance 'fa_0' of component 'full_adder' [/home/cesare/Uni/Progetto-ASDI-2025/3_macchine_aritmetiche/7.1/Codice/ripple_carry_adder.vhd:58]
INFO: [Synth 8-638] synthesizing module 'full_adder' [/home/cesare/Uni/Progetto-ASDI-2025/3_macchine_aritmetiche/7.1/Codice/full_adder.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'full_adder' (0#1) [/home/cesare/Uni/Progetto-ASDI-2025/3_macchine_aritmetiche/7.1/Codice/full_adder.vhd:43]
INFO: [Synth 8-3491] module 'full_adder' declared at '/home/cesare/Uni/Progetto-ASDI-2025/3_macchine_aritmetiche/7.1/Codice/full_adder.vhd:34' bound to instance 'fa_N_1' of component 'full_adder' [/home/cesare/Uni/Progetto-ASDI-2025/3_macchine_aritmetiche/7.1/Codice/ripple_carry_adder.vhd:76]
INFO: [Synth 8-256] done synthesizing module 'ripple_carry_adder' (0#1) [/home/cesare/Uni/Progetto-ASDI-2025/3_macchine_aritmetiche/7.1/Codice/ripple_carry_adder.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'adder_subtractor' (0#1) [/home/cesare/Uni/Progetto-ASDI-2025/3_macchine_aritmetiche/7.1/Codice/adder_subtractor.vhd:44]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 9130.613 ; gain = 159.770 ; free physical = 14474 ; free virtual = 28240
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 9145.457 ; gain = 174.613 ; free physical = 14474 ; free virtual = 28240
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 9145.457 ; gain = 174.613 ; free physical = 14474 ; free virtual = 28240
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 9145.465 ; gain = 0.000 ; free physical = 14635 ; free virtual = 28401
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/cesare/Uni/Progetto-ASDI-2025/3_macchine_aritmetiche/7.1/Codice/ripple_carry_adder.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/cesare/Uni/Progetto-ASDI-2025/3_macchine_aritmetiche/7.1/Codice/full_adder.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/cesare/Uni/Progetto-ASDI-2025/3_macchine_aritmetiche/7.1/sommatore test/project_1.srcs/sim_1/new/tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/cesare/Uni/Progetto-ASDI-2025/3_macchine_aritmetiche/7.1/Codice/adder_subtractor.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/cesare/Uni/Progetto-ASDI-2025/3_macchine_aritmetiche/7.1/Codice/full_adder.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/cesare/Uni/Progetto-ASDI-2025/3_macchine_aritmetiche/7.1/Codice/full_adder.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/cesare/Uni/Progetto-ASDI-2025/3_macchine_aritmetiche/7.1/Codice/ripple_carry_adder.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/cesare/Uni/Progetto-ASDI-2025/3_macchine_aritmetiche/7.1/Codice/full_adder.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/cesare/Uni/Progetto-ASDI-2025/3_macchine_aritmetiche/7.1/sommatore test/project_1.srcs/sim_1/new/tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/cesare/Uni/Progetto-ASDI-2025/3_macchine_aritmetiche/7.1/Codice/adder_subtractor.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/cesare/Uni/Progetto-ASDI-2025/3_macchine_aritmetiche/7.1/Codice/adder_subtractor.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/cesare/Uni/Progetto-ASDI-2025/3_macchine_aritmetiche/7.1/Codice/adder_subtractor.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/cesare/Uni/Progetto-ASDI-2025/3_macchine_aritmetiche/7.1/Codice/ripple_carry_adder.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/cesare/Uni/Progetto-ASDI-2025/3_macchine_aritmetiche/7.1/Codice/full_adder.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/cesare/Uni/Progetto-ASDI-2025/3_macchine_aritmetiche/7.1/sommatore test/project_1.srcs/sim_1/new/tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/cesare/Uni/Progetto-ASDI-2025/3_macchine_aritmetiche/7.1/Codice/adder_subtractor.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/cesare/Uni/Progetto-ASDI-2025/3_macchine_aritmetiche/7.1/Codice/ripple_carry_adder.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/cesare/Uni/Progetto-ASDI-2025/3_macchine_aritmetiche/7.1/Codice/ripple_carry_adder.vhd:]
synth_design -top adder_subtractor -part xc7a100tcsg324-1 -lint 
Command: synth_design -top adder_subtractor -part xc7a100tcsg324-1 -lint
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 9175.461 ; gain = 0.000 ; free physical = 14228 ; free virtual = 27993
---------------------------------------------------------------------------------
Clean up Linter database...
INFO: [Synth 8-638] synthesizing module 'adder_subtractor' [/home/cesare/Uni/Progetto-ASDI-2025/3_macchine_aritmetiche/7.1/Codice/adder_subtractor.vhd:44]
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'ripple_carry_adder' declared at '/home/cesare/Uni/Progetto-ASDI-2025/3_macchine_aritmetiche/7.1/Codice/ripple_carry_adder.vhd:34' bound to instance 'rca' of component 'ripple_carry_adder' [/home/cesare/Uni/Progetto-ASDI-2025/3_macchine_aritmetiche/7.1/Codice/adder_subtractor.vhd:63]
INFO: [Synth 8-638] synthesizing module 'ripple_carry_adder' [/home/cesare/Uni/Progetto-ASDI-2025/3_macchine_aritmetiche/7.1/Codice/ripple_carry_adder.vhd:44]
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'full_adder' declared at '/home/cesare/Uni/Progetto-ASDI-2025/3_macchine_aritmetiche/7.1/Codice/full_adder.vhd:34' bound to instance 'fa_0' of component 'full_adder' [/home/cesare/Uni/Progetto-ASDI-2025/3_macchine_aritmetiche/7.1/Codice/ripple_carry_adder.vhd:58]
INFO: [Synth 8-638] synthesizing module 'full_adder' [/home/cesare/Uni/Progetto-ASDI-2025/3_macchine_aritmetiche/7.1/Codice/full_adder.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'full_adder' (1#1) [/home/cesare/Uni/Progetto-ASDI-2025/3_macchine_aritmetiche/7.1/Codice/full_adder.vhd:43]
INFO: [Synth 8-3491] module 'full_adder' declared at '/home/cesare/Uni/Progetto-ASDI-2025/3_macchine_aritmetiche/7.1/Codice/full_adder.vhd:34' bound to instance 'fa' of component 'full_adder' [/home/cesare/Uni/Progetto-ASDI-2025/3_macchine_aritmetiche/7.1/Codice/ripple_carry_adder.vhd:67]
INFO: [Synth 8-3491] module 'full_adder' declared at '/home/cesare/Uni/Progetto-ASDI-2025/3_macchine_aritmetiche/7.1/Codice/full_adder.vhd:34' bound to instance 'fa' of component 'full_adder' [/home/cesare/Uni/Progetto-ASDI-2025/3_macchine_aritmetiche/7.1/Codice/ripple_carry_adder.vhd:67]
INFO: [Synth 8-3491] module 'full_adder' declared at '/home/cesare/Uni/Progetto-ASDI-2025/3_macchine_aritmetiche/7.1/Codice/full_adder.vhd:34' bound to instance 'fa' of component 'full_adder' [/home/cesare/Uni/Progetto-ASDI-2025/3_macchine_aritmetiche/7.1/Codice/ripple_carry_adder.vhd:67]
INFO: [Synth 8-3491] module 'full_adder' declared at '/home/cesare/Uni/Progetto-ASDI-2025/3_macchine_aritmetiche/7.1/Codice/full_adder.vhd:34' bound to instance 'fa' of component 'full_adder' [/home/cesare/Uni/Progetto-ASDI-2025/3_macchine_aritmetiche/7.1/Codice/ripple_carry_adder.vhd:67]
INFO: [Synth 8-3491] module 'full_adder' declared at '/home/cesare/Uni/Progetto-ASDI-2025/3_macchine_aritmetiche/7.1/Codice/full_adder.vhd:34' bound to instance 'fa' of component 'full_adder' [/home/cesare/Uni/Progetto-ASDI-2025/3_macchine_aritmetiche/7.1/Codice/ripple_carry_adder.vhd:67]
INFO: [Synth 8-3491] module 'full_adder' declared at '/home/cesare/Uni/Progetto-ASDI-2025/3_macchine_aritmetiche/7.1/Codice/full_adder.vhd:34' bound to instance 'fa' of component 'full_adder' [/home/cesare/Uni/Progetto-ASDI-2025/3_macchine_aritmetiche/7.1/Codice/ripple_carry_adder.vhd:67]
INFO: [Synth 8-3491] module 'full_adder' declared at '/home/cesare/Uni/Progetto-ASDI-2025/3_macchine_aritmetiche/7.1/Codice/full_adder.vhd:34' bound to instance 'fa_N_1' of component 'full_adder' [/home/cesare/Uni/Progetto-ASDI-2025/3_macchine_aritmetiche/7.1/Codice/ripple_carry_adder.vhd:76]
INFO: [Synth 8-256] done synthesizing module 'ripple_carry_adder' (2#1) [/home/cesare/Uni/Progetto-ASDI-2025/3_macchine_aritmetiche/7.1/Codice/ripple_carry_adder.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'adder_subtractor' (3#1) [/home/cesare/Uni/Progetto-ASDI-2025/3_macchine_aritmetiche/7.1/Codice/adder_subtractor.vhd:44]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 9175.461 ; gain = 0.000 ; free physical = 14226 ; free virtual = 27992
---------------------------------------------------------------------------------
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue May 13 19:37:25 2025
| Host         : cesare-desktop running 64-bit Ubuntu 24.04.2 LTS
---------------------------------------------------------------------------------------------------------------------------------------------

RTL Linter Report

Table of Contents
-----------------
1. Summary

1. Summary
----------

+---------+----------+--------------+----------+
| Rule ID | Severity | # Violations | # Waived |
+---------+----------+--------------+----------+


INFO: [Synth 37-85] Total of 0 linter message(s) generated.
INFO: [Synth 37-45] Linter Run Finished!
Synthesis Optimization Runtime : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 9175.461 ; gain = 0.000 ; free physical = 14222 ; free virtual = 27987
INFO: [Common 17-83] Releasing license: Synthesis
20 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
refresh_design
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 9175.461 ; gain = 0.000 ; free physical = 14206 ; free virtual = 27974
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'adder_subtractor' [/home/cesare/Uni/Progetto-ASDI-2025/3_macchine_aritmetiche/7.1/Codice/adder_subtractor.vhd:44]
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'ripple_carry_adder' declared at '/home/cesare/Uni/Progetto-ASDI-2025/3_macchine_aritmetiche/7.1/Codice/ripple_carry_adder.vhd:34' bound to instance 'rca' of component 'ripple_carry_adder' [/home/cesare/Uni/Progetto-ASDI-2025/3_macchine_aritmetiche/7.1/Codice/adder_subtractor.vhd:63]
INFO: [Synth 8-638] synthesizing module 'ripple_carry_adder' [/home/cesare/Uni/Progetto-ASDI-2025/3_macchine_aritmetiche/7.1/Codice/ripple_carry_adder.vhd:44]
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'full_adder' declared at '/home/cesare/Uni/Progetto-ASDI-2025/3_macchine_aritmetiche/7.1/Codice/full_adder.vhd:34' bound to instance 'fa_0' of component 'full_adder' [/home/cesare/Uni/Progetto-ASDI-2025/3_macchine_aritmetiche/7.1/Codice/ripple_carry_adder.vhd:58]
INFO: [Synth 8-638] synthesizing module 'full_adder' [/home/cesare/Uni/Progetto-ASDI-2025/3_macchine_aritmetiche/7.1/Codice/full_adder.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'full_adder' (0#1) [/home/cesare/Uni/Progetto-ASDI-2025/3_macchine_aritmetiche/7.1/Codice/full_adder.vhd:43]
INFO: [Synth 8-3491] module 'full_adder' declared at '/home/cesare/Uni/Progetto-ASDI-2025/3_macchine_aritmetiche/7.1/Codice/full_adder.vhd:34' bound to instance 'fa' of component 'full_adder' [/home/cesare/Uni/Progetto-ASDI-2025/3_macchine_aritmetiche/7.1/Codice/ripple_carry_adder.vhd:67]
INFO: [Synth 8-3491] module 'full_adder' declared at '/home/cesare/Uni/Progetto-ASDI-2025/3_macchine_aritmetiche/7.1/Codice/full_adder.vhd:34' bound to instance 'fa' of component 'full_adder' [/home/cesare/Uni/Progetto-ASDI-2025/3_macchine_aritmetiche/7.1/Codice/ripple_carry_adder.vhd:67]
INFO: [Synth 8-3491] module 'full_adder' declared at '/home/cesare/Uni/Progetto-ASDI-2025/3_macchine_aritmetiche/7.1/Codice/full_adder.vhd:34' bound to instance 'fa' of component 'full_adder' [/home/cesare/Uni/Progetto-ASDI-2025/3_macchine_aritmetiche/7.1/Codice/ripple_carry_adder.vhd:67]
INFO: [Synth 8-3491] module 'full_adder' declared at '/home/cesare/Uni/Progetto-ASDI-2025/3_macchine_aritmetiche/7.1/Codice/full_adder.vhd:34' bound to instance 'fa' of component 'full_adder' [/home/cesare/Uni/Progetto-ASDI-2025/3_macchine_aritmetiche/7.1/Codice/ripple_carry_adder.vhd:67]
INFO: [Synth 8-3491] module 'full_adder' declared at '/home/cesare/Uni/Progetto-ASDI-2025/3_macchine_aritmetiche/7.1/Codice/full_adder.vhd:34' bound to instance 'fa' of component 'full_adder' [/home/cesare/Uni/Progetto-ASDI-2025/3_macchine_aritmetiche/7.1/Codice/ripple_carry_adder.vhd:67]
INFO: [Synth 8-3491] module 'full_adder' declared at '/home/cesare/Uni/Progetto-ASDI-2025/3_macchine_aritmetiche/7.1/Codice/full_adder.vhd:34' bound to instance 'fa' of component 'full_adder' [/home/cesare/Uni/Progetto-ASDI-2025/3_macchine_aritmetiche/7.1/Codice/ripple_carry_adder.vhd:67]
INFO: [Synth 8-3491] module 'full_adder' declared at '/home/cesare/Uni/Progetto-ASDI-2025/3_macchine_aritmetiche/7.1/Codice/full_adder.vhd:34' bound to instance 'fa_N_1' of component 'full_adder' [/home/cesare/Uni/Progetto-ASDI-2025/3_macchine_aritmetiche/7.1/Codice/ripple_carry_adder.vhd:76]
INFO: [Synth 8-256] done synthesizing module 'ripple_carry_adder' (0#1) [/home/cesare/Uni/Progetto-ASDI-2025/3_macchine_aritmetiche/7.1/Codice/ripple_carry_adder.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'adder_subtractor' (0#1) [/home/cesare/Uni/Progetto-ASDI-2025/3_macchine_aritmetiche/7.1/Codice/adder_subtractor.vhd:44]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 9175.461 ; gain = 0.000 ; free physical = 14230 ; free virtual = 27999
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 9175.461 ; gain = 0.000 ; free physical = 14230 ; free virtual = 27999
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 9175.461 ; gain = 0.000 ; free physical = 14230 ; free virtual = 27999
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 9175.461 ; gain = 0.000 ; free physical = 14411 ; free virtual = 28179
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/cesare/Uni/Progetto-ASDI-2025/3_macchine_aritmetiche/7.1/sommatore test/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/cesare/Uni/Progetto-ASDI-2025/3_macchine_aritmetiche/7.1/sommatore test/project_1.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj tb_vhdl.prj
/tools/Xilinx/Vivado/2024.2/bin/setupEnv.sh: line 236: [: /home/cesare/Uni/Progetto-ASDI-2025/3_macchine_aritmetiche/7.1/sommatore: binary operator expected
INFO: [VRFC 10-163] Analyzing VHDL file "/home/cesare/Uni/Progetto-ASDI-2025/3_macchine_aritmetiche/7.1/Codice/ripple_carry_adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ripple_carry_adder'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/cesare/Uni/Progetto-ASDI-2025/3_macchine_aritmetiche/7.1/sommatore test/project_1.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_behav xil_defaultlib.tb -log elaborate.log
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2024.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_behav xil_defaultlib.tb -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture dataflow of entity xil_defaultlib.full_adder [full_adder_default]
Compiling architecture structural of entity xil_defaultlib.ripple_carry_adder [ripple_carry_adder_default]
Compiling architecture structural of entity xil_defaultlib.adder_subtractor [adder_subtractor_default]
Compiling architecture behavioral of entity xil_defaultlib.tb
Built simulation snapshot tb_behav
/tools/Xilinx/Vivado/2024.2/bin/setupEnv.sh: line 236: [: /home/cesare/Uni/Progetto-ASDI-2025/3_macchine_aritmetiche/7.1/sommatore: binary operator expected
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/cesare/Uni/Progetto-ASDI-2025/3_macchine_aritmetiche/7.1/sommatore test/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
