{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1682628614269 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1682628614270 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 27 16:50:14 2023 " "Processing started: Thu Apr 27 16:50:14 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1682628614270 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682628614270 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LCDdriver -c LCDdriver " "Command: quartus_map --read_settings_files=on --write_settings_files=off LCDdriver -c LCDdriver" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682628614270 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1682628615085 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1682628615086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/spi_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file src/spi_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_driver " "Found entity 1: spi_driver" {  } { { "src/spi_driver.v" "" { Text "C:/Users/prins/Desktop/GENISAMA/LCDdriver/src/spi_driver.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682628630955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682628630955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/lcd_rst.v 1 1 " "Found 1 design units, including 1 entities, in source file src/lcd_rst.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_rst " "Found entity 1: LCD_rst" {  } { { "src/LCD_rst.v" "" { Text "C:/Users/prins/Desktop/GENISAMA/LCDdriver/src/LCD_rst.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682628630957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682628630957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sim/lcd_rst_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file src/sim/lcd_rst_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 lcd_rst_tb " "Found entity 1: lcd_rst_tb" {  } { { "src/sim/LCD_rst_tb.v" "" { Text "C:/Users/prins/Desktop/GENISAMA/LCDdriver/src/sim/LCD_rst_tb.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682628630960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682628630960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sim/spi_driver_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file src/sim/spi_driver_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 SPI_driver_tb " "Found entity 1: SPI_driver_tb" {  } { { "src/sim/SPI_driver_tb.v" "" { Text "C:/Users/prins/Desktop/GENISAMA/LCDdriver/src/sim/SPI_driver_tb.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682628630963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682628630963 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "LCD_rst " "Elaborating entity \"LCD_rst\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1682628631099 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "next_state LCD_rst.v(58) " "Verilog HDL Always Construct warning at LCD_rst.v(58): inferring latch(es) for variable \"next_state\", which holds its previous value in one or more paths through the always construct" {  } { { "src/LCD_rst.v" "" { Text "C:/Users/prins/Desktop/GENISAMA/LCDdriver/src/LCD_rst.v" 58 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1682628631101 "|LCD_rst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "delay_cnt_2 LCD_rst.v(58) " "Verilog HDL Always Construct warning at LCD_rst.v(58): inferring latch(es) for variable \"delay_cnt_2\", which holds its previous value in one or more paths through the always construct" {  } { { "src/LCD_rst.v" "" { Text "C:/Users/prins/Desktop/GENISAMA/LCDdriver/src/LCD_rst.v" 58 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1682628631101 "|LCD_rst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delay_cnt_2\[0\] LCD_rst.v(58) " "Inferred latch for \"delay_cnt_2\[0\]\" at LCD_rst.v(58)" {  } { { "src/LCD_rst.v" "" { Text "C:/Users/prins/Desktop/GENISAMA/LCDdriver/src/LCD_rst.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682628631101 "|LCD_rst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delay_cnt_2\[1\] LCD_rst.v(58) " "Inferred latch for \"delay_cnt_2\[1\]\" at LCD_rst.v(58)" {  } { { "src/LCD_rst.v" "" { Text "C:/Users/prins/Desktop/GENISAMA/LCDdriver/src/LCD_rst.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682628631101 "|LCD_rst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delay_cnt_2\[2\] LCD_rst.v(58) " "Inferred latch for \"delay_cnt_2\[2\]\" at LCD_rst.v(58)" {  } { { "src/LCD_rst.v" "" { Text "C:/Users/prins/Desktop/GENISAMA/LCDdriver/src/LCD_rst.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682628631101 "|LCD_rst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delay_cnt_2\[3\] LCD_rst.v(58) " "Inferred latch for \"delay_cnt_2\[3\]\" at LCD_rst.v(58)" {  } { { "src/LCD_rst.v" "" { Text "C:/Users/prins/Desktop/GENISAMA/LCDdriver/src/LCD_rst.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682628631101 "|LCD_rst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delay_cnt_2\[4\] LCD_rst.v(58) " "Inferred latch for \"delay_cnt_2\[4\]\" at LCD_rst.v(58)" {  } { { "src/LCD_rst.v" "" { Text "C:/Users/prins/Desktop/GENISAMA/LCDdriver/src/LCD_rst.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682628631101 "|LCD_rst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delay_cnt_2\[5\] LCD_rst.v(58) " "Inferred latch for \"delay_cnt_2\[5\]\" at LCD_rst.v(58)" {  } { { "src/LCD_rst.v" "" { Text "C:/Users/prins/Desktop/GENISAMA/LCDdriver/src/LCD_rst.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682628631101 "|LCD_rst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delay_cnt_2\[6\] LCD_rst.v(58) " "Inferred latch for \"delay_cnt_2\[6\]\" at LCD_rst.v(58)" {  } { { "src/LCD_rst.v" "" { Text "C:/Users/prins/Desktop/GENISAMA/LCDdriver/src/LCD_rst.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682628631101 "|LCD_rst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delay_cnt_2\[7\] LCD_rst.v(58) " "Inferred latch for \"delay_cnt_2\[7\]\" at LCD_rst.v(58)" {  } { { "src/LCD_rst.v" "" { Text "C:/Users/prins/Desktop/GENISAMA/LCDdriver/src/LCD_rst.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682628631101 "|LCD_rst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delay_cnt_2\[8\] LCD_rst.v(58) " "Inferred latch for \"delay_cnt_2\[8\]\" at LCD_rst.v(58)" {  } { { "src/LCD_rst.v" "" { Text "C:/Users/prins/Desktop/GENISAMA/LCDdriver/src/LCD_rst.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682628631102 "|LCD_rst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delay_cnt_2\[9\] LCD_rst.v(58) " "Inferred latch for \"delay_cnt_2\[9\]\" at LCD_rst.v(58)" {  } { { "src/LCD_rst.v" "" { Text "C:/Users/prins/Desktop/GENISAMA/LCDdriver/src/LCD_rst.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682628631102 "|LCD_rst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delay_cnt_2\[10\] LCD_rst.v(58) " "Inferred latch for \"delay_cnt_2\[10\]\" at LCD_rst.v(58)" {  } { { "src/LCD_rst.v" "" { Text "C:/Users/prins/Desktop/GENISAMA/LCDdriver/src/LCD_rst.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682628631102 "|LCD_rst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delay_cnt_2\[11\] LCD_rst.v(58) " "Inferred latch for \"delay_cnt_2\[11\]\" at LCD_rst.v(58)" {  } { { "src/LCD_rst.v" "" { Text "C:/Users/prins/Desktop/GENISAMA/LCDdriver/src/LCD_rst.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682628631102 "|LCD_rst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delay_cnt_2\[12\] LCD_rst.v(58) " "Inferred latch for \"delay_cnt_2\[12\]\" at LCD_rst.v(58)" {  } { { "src/LCD_rst.v" "" { Text "C:/Users/prins/Desktop/GENISAMA/LCDdriver/src/LCD_rst.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682628631102 "|LCD_rst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delay_cnt_2\[13\] LCD_rst.v(58) " "Inferred latch for \"delay_cnt_2\[13\]\" at LCD_rst.v(58)" {  } { { "src/LCD_rst.v" "" { Text "C:/Users/prins/Desktop/GENISAMA/LCDdriver/src/LCD_rst.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682628631102 "|LCD_rst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delay_cnt_2\[14\] LCD_rst.v(58) " "Inferred latch for \"delay_cnt_2\[14\]\" at LCD_rst.v(58)" {  } { { "src/LCD_rst.v" "" { Text "C:/Users/prins/Desktop/GENISAMA/LCDdriver/src/LCD_rst.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682628631102 "|LCD_rst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delay_cnt_2\[15\] LCD_rst.v(58) " "Inferred latch for \"delay_cnt_2\[15\]\" at LCD_rst.v(58)" {  } { { "src/LCD_rst.v" "" { Text "C:/Users/prins/Desktop/GENISAMA/LCDdriver/src/LCD_rst.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682628631102 "|LCD_rst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delay_cnt_2\[16\] LCD_rst.v(58) " "Inferred latch for \"delay_cnt_2\[16\]\" at LCD_rst.v(58)" {  } { { "src/LCD_rst.v" "" { Text "C:/Users/prins/Desktop/GENISAMA/LCDdriver/src/LCD_rst.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682628631102 "|LCD_rst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delay_cnt_2\[17\] LCD_rst.v(58) " "Inferred latch for \"delay_cnt_2\[17\]\" at LCD_rst.v(58)" {  } { { "src/LCD_rst.v" "" { Text "C:/Users/prins/Desktop/GENISAMA/LCDdriver/src/LCD_rst.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682628631102 "|LCD_rst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delay_cnt_2\[18\] LCD_rst.v(58) " "Inferred latch for \"delay_cnt_2\[18\]\" at LCD_rst.v(58)" {  } { { "src/LCD_rst.v" "" { Text "C:/Users/prins/Desktop/GENISAMA/LCDdriver/src/LCD_rst.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682628631102 "|LCD_rst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delay_cnt_2\[19\] LCD_rst.v(58) " "Inferred latch for \"delay_cnt_2\[19\]\" at LCD_rst.v(58)" {  } { { "src/LCD_rst.v" "" { Text "C:/Users/prins/Desktop/GENISAMA/LCDdriver/src/LCD_rst.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682628631102 "|LCD_rst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delay_cnt_2\[20\] LCD_rst.v(58) " "Inferred latch for \"delay_cnt_2\[20\]\" at LCD_rst.v(58)" {  } { { "src/LCD_rst.v" "" { Text "C:/Users/prins/Desktop/GENISAMA/LCDdriver/src/LCD_rst.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682628631102 "|LCD_rst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delay_cnt_2\[21\] LCD_rst.v(58) " "Inferred latch for \"delay_cnt_2\[21\]\" at LCD_rst.v(58)" {  } { { "src/LCD_rst.v" "" { Text "C:/Users/prins/Desktop/GENISAMA/LCDdriver/src/LCD_rst.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682628631102 "|LCD_rst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delay_cnt_2\[22\] LCD_rst.v(58) " "Inferred latch for \"delay_cnt_2\[22\]\" at LCD_rst.v(58)" {  } { { "src/LCD_rst.v" "" { Text "C:/Users/prins/Desktop/GENISAMA/LCDdriver/src/LCD_rst.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682628631102 "|LCD_rst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delay_cnt_2\[23\] LCD_rst.v(58) " "Inferred latch for \"delay_cnt_2\[23\]\" at LCD_rst.v(58)" {  } { { "src/LCD_rst.v" "" { Text "C:/Users/prins/Desktop/GENISAMA/LCDdriver/src/LCD_rst.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682628631102 "|LCD_rst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.DONE LCD_rst.v(58) " "Inferred latch for \"next_state.DONE\" at LCD_rst.v(58)" {  } { { "src/LCD_rst.v" "" { Text "C:/Users/prins/Desktop/GENISAMA/LCDdriver/src/LCD_rst.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682628631102 "|LCD_rst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.LCD_RST LCD_rst.v(58) " "Inferred latch for \"next_state.LCD_RST\" at LCD_rst.v(58)" {  } { { "src/LCD_rst.v" "" { Text "C:/Users/prins/Desktop/GENISAMA/LCDdriver/src/LCD_rst.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682628631102 "|LCD_rst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.IDLE LCD_rst.v(58) " "Inferred latch for \"next_state.IDLE\" at LCD_rst.v(58)" {  } { { "src/LCD_rst.v" "" { Text "C:/Users/prins/Desktop/GENISAMA/LCDdriver/src/LCD_rst.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682628631102 "|LCD_rst"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "next_state.IDLE_1117 " "Latch next_state.IDLE_1117 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA done_o~reg0 " "Ports D and ENA on the latch are fed by the same signal done_o~reg0" {  } { { "src/LCD_rst.v" "" { Text "C:/Users/prins/Desktop/GENISAMA/LCDdriver/src/LCD_rst.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682628631899 ""}  } { { "src/LCD_rst.v" "" { Text "C:/Users/prins/Desktop/GENISAMA/LCDdriver/src/LCD_rst.v" 58 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682628631899 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "next_state.DONE_1095 " "Latch next_state.DONE_1095 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA done_o~reg0 " "Ports D and ENA on the latch are fed by the same signal done_o~reg0" {  } { { "src/LCD_rst.v" "" { Text "C:/Users/prins/Desktop/GENISAMA/LCDdriver/src/LCD_rst.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682628631899 ""}  } { { "src/LCD_rst.v" "" { Text "C:/Users/prins/Desktop/GENISAMA/LCDdriver/src/LCD_rst.v" 58 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682628631899 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1682628632239 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1682628633432 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1682628633631 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682628633631 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "156 " "Implemented 156 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1682628633714 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1682628633714 ""} { "Info" "ICUT_CUT_TM_LCELLS" "151 " "Implemented 151 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1682628633714 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1682628633714 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4754 " "Peak virtual memory: 4754 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1682628633742 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 27 16:50:33 2023 " "Processing ended: Thu Apr 27 16:50:33 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1682628633742 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1682628633742 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1682628633742 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1682628633742 ""}
