I 000051 55 639           1763851924542 behavioral
(_unit VHDL(and3gate 0 4(behavioral 0 11))
	(_version ve8)
	(_time 1763851924543 2025.11.22 17:52:04)
	(_source(\../src/and3gate.vhd\))
	(_parameters tan)
	(_code a2a3a6f5f5f5f2b1a1f0b5f8f2a5a6a4a7a4a3a4f7)
	(_ent
		(_time 1763851924529)
	)
	(_object
		(_port(_int a -1 0 6(_ent(_in))))
		(_port(_int b -1 0 6(_ent(_in))))
		(_port(_int c -1 0 6(_ent(_in))))
		(_port(_int r -1 0 7(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavioral 1 -1)
)
I 000051 55 2328          1763851924665 structural
(_unit VHDL(instr_decoder 0 5(structural 0 16))
	(_version ve8)
	(_time 1763851924666 2025.11.22 17:52:04)
	(_source(\../src/instr_decoder.vhd\))
	(_parameters tan)
	(_code 1f1e10181c494808191b0d4618191b191a191c1949)
	(_ent
		(_time 1763851924651)
	)
	(_inst control 0 21(_ent . control_unit)
		(_port
			((op)(opcode))
			((ImmToReg)(ImmToReg))
			((ReadSrc)(ReadSrc))
			((RegWrite)(RegWrite))
			((MemRead)(MemRead))
			((MemtoReg)(MemToReg))
			((MemWrite)(MemWrite))
			((ALUOp)(ALUOp))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1((_dto i 15 i 0)))))
		(_port(_int instr 0 0 7(_ent(_in))))
		(_port(_int ImmToReg -1 0 8(_ent(_out))))
		(_port(_int ReadSrc -1 0 8(_ent(_out))))
		(_port(_int RegWrite -1 0 8(_ent(_out))))
		(_port(_int MemRead -1 0 8(_ent(_out))))
		(_port(_int MemToReg -1 0 8(_ent(_out))))
		(_port(_int MemWrite -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 9(_array -1((_dto i 2 i 0)))))
		(_port(_int ALUOp 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1((_dto i 3 i 0)))))
		(_port(_int regC 2 0 10(_ent(_out))))
		(_port(_int regA 2 0 10(_ent(_out))))
		(_port(_int regB 2 0 10(_ent(_out))))
		(_port(_int regD 2 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11(_array -1((_dto i 7 i 0)))))
		(_port(_int immed 3 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17(_array -1((_dto i 2 i 0)))))
		(_sig(_int opcode 4 0 17(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_assignment(_alias((opcode)(instr(d_14_12))))(_trgt(13))(_sens(0(d_14_12))))))
			(line__32(_arch 1 0 32(_assignment(_alias((regC)(instr(d_11_8))))(_trgt(8))(_sens(0(d_11_8))))))
			(line__33(_arch 2 0 33(_assignment(_alias((regD)(instr(d_11_8))))(_trgt(11))(_sens(0(d_11_8))))))
			(line__34(_arch 3 0 34(_assignment(_alias((regA)(instr(d_7_4))))(_trgt(9))(_sens(0(d_7_4))))))
			(line__35(_arch 4 0 35(_assignment(_alias((regB)(instr(d_3_0))))(_trgt(10))(_sens(0(d_3_0))))))
			(line__36(_arch 5 0 36(_assignment(_alias((immed)(instr(d_7_0))))(_trgt(12))(_sens(0(d_7_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 6 -1)
)
I 000051 55 556           1763851924744 behavioral
(_unit VHDL(notgate 0 4(behavioral 0 9))
	(_version ve8)
	(_time 1763851924745 2025.11.22 17:52:04)
	(_source(\../src/notgate.vhd\))
	(_parameters tan)
	(_code 6d6c3e6d6f3b3d7b6a397c36386b686b386b3b6a69)
	(_ent
		(_time 1763851924727)
	)
	(_object
		(_port(_int a -1 0 5(_ent(_in))))
		(_port(_int r -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavioral 1 -1)
)
I 000051 55 796           1763851924819 structural
(_unit VHDL(or7gate 0 4(structural 0 9))
	(_version ve8)
	(_time 1763851924820 2025.11.22 17:52:04)
	(_source(\../src/or7gate.vhd\))
	(_parameters tan)
	(_code bbbaebeeebe9e8adbcefaae0eebdbebdedbcb9b8bc)
	(_ent
		(_time 1763851924803)
	)
	(_object
		(_port(_int a -1 0 5(_ent(_in))))
		(_port(_int b -1 0 5(_ent(_in))))
		(_port(_int c -1 0 5(_ent(_in))))
		(_port(_int d -1 0 5(_ent(_in))))
		(_port(_int e -1 0 5(_ent(_in))))
		(_port(_int f -1 0 5(_ent(_in))))
		(_port(_int g -1 0 5(_ent(_in))))
		(_port(_int r -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(7))(_sens(0)(1)(2)(3)(4)(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 3522          1763851925160 structural
(_unit VHDL(control_unit 0 5(structural 0 13))
	(_version ve8)
	(_time 1763851925161 2025.11.22 17:52:05)
	(_source(\../src/control_unit.vhd\))
	(_parameters tan)
	(_code 131218144644120415450149141540164514161546)
	(_ent
		(_time 1763851924604)
	)
	(_inst uNotOp2 0 18(_ent . notgate)
		(_port
			((a)(op(2)))
			((r)(notOp2))
		)
	)
	(_inst uNotOp1 0 19(_ent . notgate)
		(_port
			((a)(op(1)))
			((r)(notOp1))
		)
	)
	(_inst uNotOp0 0 20(_ent . notgate)
		(_port
			((a)(op(0)))
			((r)(notOp0))
		)
	)
	(_inst uAdd 0 23(_ent . and3gate)
		(_port
			((a)(notOp2))
			((b)(notOp1))
			((c)(notOp0))
			((r)(add))
		)
	)
	(_inst uMult 0 24(_ent . and3gate)
		(_port
			((a)(notOp2))
			((b)(notOp1))
			((c)(op(0)))
			((r)(mult))
		)
	)
	(_inst uPa 0 25(_ent . and3gate)
		(_port
			((a)(notOp2))
			((b)(op(1)))
			((c)(notOp0))
			((r)(pa))
		)
	)
	(_inst uPb 0 26(_ent . and3gate)
		(_port
			((a)(notOp2))
			((b)(op(1)))
			((c)(op(0)))
			((r)(pb))
		)
	)
	(_inst uSub 0 27(_ent . and3gate)
		(_port
			((a)(op(2)))
			((b)(notOp1))
			((c)(notOp0))
			((r)(sub))
		)
	)
	(_inst uLdi 0 28(_ent . and3gate)
		(_port
			((a)(op(2)))
			((b)(notOp1))
			((c)(op(0)))
			((r)(ldi))
		)
	)
	(_inst uSh 0 29(_ent . and3gate)
		(_port
			((a)(op(2)))
			((b)(op(1)))
			((c)(notOp0))
			((r)(sh))
		)
	)
	(_inst uLh 0 30(_ent . and3gate)
		(_port
			((a)(op(2)))
			((b)(op(1)))
			((c)(op(0)))
			((r)(lh))
		)
	)
	(_inst uRegWrite 0 39(_ent . notgate)
		(_port
			((a)(sh))
			((r)(RegWrite))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int op 0 0 7(_ent(_in))))
		(_port(_int ImmToReg -1 0 8(_ent(_out))))
		(_port(_int ReadSrc -1 0 8(_ent(_out))))
		(_port(_int RegWrite -1 0 8(_ent(_out))))
		(_port(_int MemRead -1 0 8(_ent(_out))))
		(_port(_int MemtoReg -1 0 8(_ent(_out))))
		(_port(_int MemWrite -1 0 8(_ent(_out))))
		(_port(_int ALUOp 0 0 9(_ent(_out))))
		(_sig(_int add -1 0 14(_arch(_uni))))
		(_sig(_int mult -1 0 14(_arch(_uni))))
		(_sig(_int pa -1 0 14(_arch(_uni))))
		(_sig(_int pb -1 0 14(_arch(_uni))))
		(_sig(_int sub -1 0 14(_arch(_uni))))
		(_sig(_int ldi -1 0 14(_arch(_uni))))
		(_sig(_int sh -1 0 14(_arch(_uni))))
		(_sig(_int lh -1 0 14(_arch(_uni))))
		(_sig(_int notOp2 -1 0 15(_arch(_uni))))
		(_sig(_int notOp1 -1 0 15(_arch(_uni))))
		(_sig(_int notOp0 -1 0 15(_arch(_uni))))
		(_prcs
			(line__33(_arch 0 0 33(_assignment(_alias((ALUOp(2))(op(2))))(_trgt(7(2)))(_sens(0(2))))))
			(line__34(_arch 1 0 34(_assignment(_alias((ALUOp(1))(op(1))))(_trgt(7(1)))(_sens(0(1))))))
			(line__35(_arch 2 0 35(_assignment(_alias((ALUOp(0))(op(0))))(_trgt(7(0)))(_sens(0(0))))))
			(line__36(_arch 3 0 36(_assignment(_alias((ImmToReg)(ldi)))(_simpleassign BUF)(_trgt(1))(_sens(13)))))
			(line__37(_arch 4 0 37(_assignment(_alias((ReadSrc)(sh)))(_simpleassign BUF)(_trgt(2))(_sens(14)))))
			(line__40(_arch 5 0 40(_assignment(_alias((MemRead)(lh)))(_simpleassign BUF)(_trgt(4))(_sens(15)))))
			(line__41(_arch 6 0 41(_assignment(_alias((MemToReg)(lh)))(_simpleassign BUF)(_trgt(5))(_sens(15)))))
			(line__42(_arch 7 0 42(_assignment(_alias((MemWrite)(sh)))(_simpleassign BUF)(_trgt(6))(_sens(14)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(2))(0(1))(0(0))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 8 -1)
)
I 000051 55 556           1763852444068 behavioral
(_unit VHDL(notgate 0 4(behavioral 0 9))
	(_version ve8)
	(_time 1763852444069 2025.11.22 18:00:44)
	(_source(\../src/notgate.vhd\))
	(_parameters tan)
	(_code 0d0d5b0b0f5b5d1b0a591c56580b080b580b5b0a09)
	(_ent
		(_time 1763851924726)
	)
	(_object
		(_port(_int a -1 0 5(_ent(_in))))
		(_port(_int r -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavioral 1 -1)
)
I 000051 55 604           1763852444139 structural
(_unit VHDL(orgate_fast 0 4(structural 0 9))
	(_version ve8)
	(_time 1763852444140 2025.11.22 18:00:44)
	(_source(\../src/orgate_fast.vhd\))
	(_parameters tan)
	(_code 5b5b0e590b0c084d5a0e4f010f5e0d5d5d5d5a5c58)
	(_ent
		(_time 1763852444122)
	)
	(_object
		(_port(_int a -1 0 5(_ent(_in))))
		(_port(_int b -1 0 5(_ent(_in))))
		(_port(_int r -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 716           1763852444212 structural
(_unit VHDL(or5gate 0 4(structural 0 9))
	(_version ve8)
	(_time 1763852444213 2025.11.22 18:00:44)
	(_source(\../src/or5gate.vhd\))
	(_parameters tan)
	(_code 9a9acf94c9c8cb8c9dce8bc1cf9c9f9ccc9d98999f)
	(_ent
		(_time 1763852444191)
	)
	(_object
		(_port(_int a -1 0 5(_ent(_in))))
		(_port(_int b -1 0 5(_ent(_in))))
		(_port(_int c -1 0 5(_ent(_in))))
		(_port(_int d -1 0 5(_ent(_in))))
		(_port(_int e -1 0 5(_ent(_in))))
		(_port(_int r -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(5))(_sens(0)(1)(2)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 639           1763852444294 behavioral
(_unit VHDL(and3gate 0 4(behavioral 0 11))
	(_version ve8)
	(_time 1763852444295 2025.11.22 18:00:44)
	(_source(\../src/and3gate.vhd\))
	(_parameters tan)
	(_code f8f8faa8a5afa8ebfbaaefa2a8fffcfefdfef9fead)
	(_ent
		(_time 1763851924528)
	)
	(_object
		(_port(_int a -1 0 6(_ent(_in))))
		(_port(_int b -1 0 6(_ent(_in))))
		(_port(_int c -1 0 6(_ent(_in))))
		(_port(_int r -1 0 7(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavioral 1 -1)
)
I 000051 55 594           1763852444367 structural
(_unit VHDL(orgate 0 4(structural 0 9))
	(_version ve8)
	(_time 1763852444368 2025.11.22 18:00:44)
	(_source(\../src/orgate.vhd\))
	(_parameters tan)
	(_code 36366432326165203763226c623060313430313037)
	(_ent
		(_time 1763852444348)
	)
	(_object
		(_port(_int a -1 0 5(_ent(_in))))
		(_port(_int b -1 0 5(_ent(_in))))
		(_port(_int r -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 597           1763852444434 behavioral
(_unit VHDL(xorgate 0 4(behavioral 0 12))
	(_version ve8)
	(_time 1763852444435 2025.11.22 18:00:44)
	(_source(\../src/xorgate.vhd\))
	(_parameters tan)
	(_code 75747974262323637226642e207370727d73237277)
	(_ent
		(_time 1763852444418)
	)
	(_object
		(_port(_int a -1 0 6(_ent(_in))))
		(_port(_int b -1 0 7(_ent(_in))))
		(_port(_int r -1 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavioral 1 -1)
)
I 000051 55 796           1763852444520 structural
(_unit VHDL(or7gate 0 4(structural 0 9))
	(_version ve8)
	(_time 1763852444521 2025.11.22 18:00:44)
	(_source(\../src/or7gate.vhd\))
	(_parameters tan)
	(_code d2d28081d28081c4d586c38987d4d7d484d5d0d1d5)
	(_ent
		(_time 1763851924802)
	)
	(_object
		(_port(_int a -1 0 5(_ent(_in))))
		(_port(_int b -1 0 5(_ent(_in))))
		(_port(_int c -1 0 5(_ent(_in))))
		(_port(_int d -1 0 5(_ent(_in))))
		(_port(_int e -1 0 5(_ent(_in))))
		(_port(_int f -1 0 5(_ent(_in))))
		(_port(_int g -1 0 5(_ent(_in))))
		(_port(_int r -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(7))(_sens(0)(1)(2)(3)(4)(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 607           1763852444602 behavioral
(_unit VHDL(andgate_fast 0 4(behavioral 0 12))
	(_version ve8)
	(_time 1763852444603 2025.11.22 18:00:44)
	(_source(\../src/andgate_fast.vhd\))
	(_parameters tan)
	(_code 20202424757770362773317b752625257626262621)
	(_ent
		(_time 1763852444586)
	)
	(_object
		(_port(_int a -1 0 6(_ent(_in))))
		(_port(_int b -1 0 7(_ent(_in))))
		(_port(_int r -1 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavioral 1 -1)
)
I 000051 55 603           1763852444668 behavioral
(_unit VHDL(notgate_fast 0 4(behavioral 0 9))
	(_version ve8)
	(_time 1763852444669 2025.11.22 18:00:44)
	(_source(\../src/notgate_fast.vhd\))
	(_parameters tan)
	(_code 5f5f0f5c5f090f49580b4e040a595a5a095959595e)
	(_ent
		(_time 1763852444651)
	)
	(_object
		(_port(_int a -1 0 5(_ent(_in))))
		(_port(_int r -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_alias((r)(a)))(_simpleassign "not")(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavioral 1 -1)
)
I 000051 55 597           1763852444740 behavioral
(_unit VHDL(andgate 0 4(behavioral 0 12))
	(_version ve8)
	(_time 1763852444741 2025.11.22 18:00:44)
	(_source(\../src/andgate.vhd\))
	(_parameters tan)
	(_code adada9faacfafdbbaafebcf6f8aba8abacabf8aba9)
	(_ent
		(_time 1763852444725)
	)
	(_object
		(_port(_int a -1 0 6(_ent(_in))))
		(_port(_int b -1 0 7(_ent(_in))))
		(_port(_int r -1 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavioral 1 -1)
)
I 000051 55 721           1763852444817 structural
(_unit VHDL(halfadder 0 5(structural 0 15))
	(_version ve8)
	(_time 1763852444818 2025.11.22 18:00:44)
	(_source(\../src/halfadder.vhd\))
	(_parameters tan)
	(_code fbfbf6aba8acfcedfcf9eaa1aefdfffdfefcf9fdf3)
	(_ent
		(_time 1763852444804)
	)
	(_inst u1 0 19(_ent . xorgate)
		(_port
			((a)(a))
			((b)(b))
			((r)(R))
		)
	)
	(_inst u2 0 21(_ent . andgate)
		(_port
			((a)(a))
			((b)(b))
			((r)(Carry))
		)
	)
	(_object
		(_port(_int A -1 0 7(_ent(_in))))
		(_port(_int B -1 0 8(_ent(_in))))
		(_port(_int R -1 0 9(_ent(_out))))
		(_port(_int Carry -1 0 10(_ent(_out))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 1056          1763852444860 structural
(_unit VHDL(fulladder 0 6(structural 0 15))
	(_version ve8)
	(_time 1763852444861 2025.11.22 18:00:44)
	(_source(\../src/fulladder.vhd\))
	(_parameters tan)
	(_code 2a2a2a2f7e7d2d3c782b3b707f2c2e2c2f2d282c2c)
	(_ent
		(_time 1763852444846)
	)
	(_inst u1 0 21(_ent . halfadder)
		(_port
			((A)(a))
			((B)(b))
			((R)(sum1))
			((Carry)(carry1))
		)
	)
	(_inst u2 0 22(_ent . halfadder)
		(_port
			((A)(sum1))
			((B)(cin))
			((R)(sum))
			((Carry)(carry2))
		)
	)
	(_inst carryout 0 23(_ent . orgate)
		(_port
			((a)(carry1))
			((b)(carry2))
			((r)(cout))
		)
	)
	(_object
		(_port(_int a -1 0 8(_ent(_in))))
		(_port(_int b -1 0 9(_ent(_in))))
		(_port(_int cin -1 0 10(_ent(_in))))
		(_port(_int sum -1 0 11(_ent(_out))))
		(_port(_int cout -1 0 12(_ent(_out))))
		(_sig(_int sum1 -1 0 17(_arch(_uni))))
		(_sig(_int carry1 -1 0 17(_arch(_uni))))
		(_sig(_int carry2 -1 0 17(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 1809          1763852444909 structural
(_unit VHDL(adder16 0 8(structural 0 19))
	(_version ve8)
	(_time 1763852444910 2025.11.22 18:00:44)
	(_source(\../src/adder16.vhd\))
	(_parameters tan)
	(_code 59595e5a540e094f5e584b06095a5f5f585f5d5f5d)
	(_ent
		(_time 1763852444891)
	)
	(_generate create_FAs 0 27(_for 3 )
		(_inst FA 0 28(_ent . fulladder)
			(_port
				((a)(A(_object 0)))
				((b)(B(_object 0)))
				((cin)(carry(_object 0)))
				((sum)(sum_int(_object 0)))
				((cout)(carry(_index 4)))
			)
		)
		(_object
			(_cnst(_int i 3 0 27(_arch)))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 10(_ent(_in))))
		(_port(_int B 0 0 11(_ent(_in))))
		(_port(_int Cin -1 0 12(_ent(_in))))
		(_port(_int Sum 0 0 13(_ent(_out))))
		(_port(_int Cout -1 0 14(_ent(_out))))
		(_port(_int Overflow -1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 21(_array -1((_dto i 16 i 0)))))
		(_sig(_int carry 1 0 21(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_sig(_int sum_int 2 0 23(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 27(_scalar (_to i 0 i 15))))
		(_prcs
			(line__25(_arch 0 0 25(_assignment(_alias((carry(0))(Cin)))(_trgt(6(0)))(_sens(2)))))
			(line__31(_arch 1 0 31(_assignment(_alias((Sum)(sum_int)))(_trgt(3))(_sens(7)))))
			(line__33(_arch 2 0 33(_assignment(_alias((Cout)(carry(16))))(_simpleassign BUF)(_trgt(4))(_sens(6(16))))))
			(line__36(_arch 3 0 36(_assignment(_trgt(5))(_sens(7(15))(0(15))(1(15))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_part (6(16))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 5 -1)
)
I 000051 55 2069          1763852444985 structural
(_unit VHDL(subtractor16 0 7(structural 0 17))
	(_version ve8)
	(_time 1763852444986 2025.11.22 18:00:44)
	(_source(\../src/subtractor16.vhd\))
	(_parameters tan)
	(_code a7a6a2f1a5f0f1b0a1f4b5fdf7a1a4a0a3a1f1a0a5)
	(_ent
		(_time 1763852444967)
	)
	(_generate create_notB 0 26(_for 3 )
		(_inst notB 0 27(_ent . notgate)
			(_port
				((a)(B(_object 0)))
				((r)(Binv(_object 0)))
			)
		)
		(_object
			(_cnst(_int i 3 0 26(_arch)))
		)
	)
	(_generate create_FAs 0 33(_for 4 )
		(_inst FA 0 34(_ent . fulladder)
			(_port
				((a)(A(_object 1)))
				((b)(Binv(_object 1)))
				((cin)(carry(_object 1)))
				((sum)(diff_int(_object 1)))
				((cout)(carry(_index 4)))
			)
		)
		(_object
			(_cnst(_int i 4 0 33(_arch)))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 9(_ent(_in))))
		(_port(_int B 0 0 10(_ent(_in))))
		(_port(_int Diff 0 0 11(_ent(_out))))
		(_port(_int Cout -1 0 12(_ent(_out))))
		(_port(_int Overflow -1 0 13(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_sig(_int Binv 1 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 21(_array -1((_dto i 16 i 0)))))
		(_sig(_int carry 2 0 21(_arch(_uni))))
		(_sig(_int diff_int 1 0 23(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 26(_scalar (_to i 0 i 15))))
		(_type(_int ~INTEGER~range~0~to~15~131 0 33(_scalar (_to i 0 i 15))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(6(0))))))
			(line__37(_arch 1 0 37(_assignment(_alias((Diff)(diff_int)))(_trgt(2))(_sens(7)))))
			(line__39(_arch 2 0 39(_assignment(_alias((Cout)(carry(16))))(_simpleassign BUF)(_trgt(3))(_sens(6(16))))))
			(line__42(_arch 3 0 42(_assignment(_trgt(4))(_sens(0(15))(1(15))(7(15))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_part (6(16))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 5 -1)
)
I 000051 55 1907          1763852445063 behavioral
(_unit VHDL(multiplier16 0 7(behavioral 0 17))
	(_version ve8)
	(_time 1763852445064 2025.11.22 18:00:45)
	(_source(\../src/multiplier16.vhd\))
	(_parameters tan)
	(_code f5f5a7a4f5a2f2e2f2a0ecaea4f3a6f3fcf3f0f2f7)
	(_ent
		(_time 1763852445048)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 9(_ent(_in))))
		(_port(_int B 0 0 10(_ent(_in))))
		(_type(_int ~SIGNED{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int Product 1 0 11(_ent(_out))))
		(_port(_int Ovf -1 0 12(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_sig(_int multiplicand 2 0 19(_arch(_uni))))
		(_sig(_int multiplier 2 0 20(_arch(_uni))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 21(_array -1((_dto i 31 i 0)))))
		(_sig(_int result 3 0 21(_arch(_uni))))
		(_type(_int ~SIGNED{31~downto~0}~132 0 25(_array -1((_dto i 31 i 0)))))
		(_var(_int temp_result 4 0 25(_prcs 0)))
		(_type(_int ~SIGNED{31~downto~0}~134 0 26(_array -1((_dto i 31 i 0)))))
		(_var(_int mcand 5 0 26(_prcs 0)))
		(_type(_int ~SIGNED{15~downto~0}~136 0 27(_array -1((_dto i 15 i 0)))))
		(_var(_int mlt 6 0 27(_prcs 0)))
		(_var(_int sign -1 0 28(_prcs 0)))
		(_type(_int ~SIGNED{15~downto~0}~138 0 29(_array -1((_dto i 15 i 0)))))
		(_var(_int sign_extend 7 0 29(_prcs 0)))
		(_prcs
			(line__24(_arch 0 0 24(_prcs(_simple)(_trgt(3)(6))(_sens(0)(1))(_mon))))
			(line__61(_arch 1 0 61(_assignment(_alias((Product)(result)))(_trgt(2))(_sens(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behavioral 2 -1)
)
I 000051 55 2986          1763852445132 structural
(_unit VHDL(multiplexer1 0 5(structural 0 13))
	(_version ve8)
	(_time 1763852445133 2025.11.22 18:00:45)
	(_source(\../src/multiplexer1.vhd\))
	(_parameters tan)
	(_code 343467303563332332632d6f6532673231333c3231)
	(_ent
		(_time 1763852445118)
	)
	(_inst notS0 0 22(_ent . notgate)
		(_port
			((a)(S(0)))
			((r)(nsel0))
		)
	)
	(_inst notS1 0 23(_ent . notgate)
		(_port
			((a)(S(1)))
			((r)(nsel1))
		)
	)
	(_inst notS2 0 24(_ent . notgate)
		(_port
			((a)(S(2)))
			((r)(nsel2))
		)
	)
	(_inst andS0 0 27(_ent . and3gate)
		(_port
			((a)(nsel2))
			((b)(nsel1))
			((c)(nsel0))
			((r)(sel0))
		)
	)
	(_inst andS1 0 28(_ent . and3gate)
		(_port
			((a)(nsel2))
			((b)(nsel1))
			((c)(S(0)))
			((r)(sel1))
		)
	)
	(_inst andS2 0 29(_ent . and3gate)
		(_port
			((a)(nsel2))
			((b)(S(1)))
			((c)(nsel0))
			((r)(sel2))
		)
	)
	(_inst andS3 0 30(_ent . and3gate)
		(_port
			((a)(nsel2))
			((b)(S(1)))
			((c)(S(0)))
			((r)(sel3))
		)
	)
	(_inst andS4 0 31(_ent . and3gate)
		(_port
			((a)(S(2)))
			((b)(nsel1))
			((c)(nsel0))
			((r)(sel4))
		)
	)
	(_inst outS0 0 34(_ent . andgate)
		(_port
			((a)(c0))
			((b)(sel0))
			((r)(out0))
		)
	)
	(_inst outS1 0 35(_ent . andgate)
		(_port
			((a)(c1))
			((b)(sel1))
			((r)(out1))
		)
	)
	(_inst outS2 0 36(_ent . andgate)
		(_port
			((a)(c2))
			((b)(sel2))
			((r)(out2))
		)
	)
	(_inst outS3 0 37(_ent . andgate)
		(_port
			((a)(c3))
			((b)(sel3))
			((r)(out3))
		)
	)
	(_inst outS4 0 38(_ent . andgate)
		(_port
			((a)(c4))
			((b)(sel4))
			((r)(out4))
		)
	)
	(_inst bigOr 0 41(_ent . or5gate)
		(_port
			((a)(out0))
			((b)(out1))
			((c)(out2))
			((d)(out3))
			((e)(out4))
			((r)(r))
		)
	)
	(_object
		(_port(_int c0 -1 0 7(_ent(_in))))
		(_port(_int c1 -1 0 7(_ent(_in))))
		(_port(_int c2 -1 0 7(_ent(_in))))
		(_port(_int c3 -1 0 7(_ent(_in))))
		(_port(_int c4 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int S 0 0 8(_ent(_in))))
		(_port(_int R -1 0 9(_ent(_out))))
		(_sig(_int nsel0 -1 0 15(_arch(_uni))))
		(_sig(_int nsel1 -1 0 15(_arch(_uni))))
		(_sig(_int nsel2 -1 0 15(_arch(_uni))))
		(_sig(_int sel0 -1 0 16(_arch(_uni))))
		(_sig(_int sel1 -1 0 16(_arch(_uni))))
		(_sig(_int sel2 -1 0 16(_arch(_uni))))
		(_sig(_int sel3 -1 0 16(_arch(_uni))))
		(_sig(_int sel4 -1 0 16(_arch(_uni))))
		(_sig(_int out0 -1 0 17(_arch(_uni))))
		(_sig(_int out1 -1 0 17(_arch(_uni))))
		(_sig(_int out2 -1 0 17(_arch(_uni))))
		(_sig(_int out3 -1 0 17(_arch(_uni))))
		(_sig(_int out4 -1 0 17(_arch(_uni))))
		(_sig(_int o1 -1 0 18(_arch(_uni))))
		(_sig(_int o2 -1 0 18(_arch(_uni))))
		(_sig(_int o3 -1 0 18(_arch(_uni))))
		(_sig(_int o4 -1 0 18(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000051 55 1227          1763852445177 Structural
(_unit VHDL(multiplexer16 0 5(structural 0 13))
	(_version ve8)
	(_time 1763852445178 2025.11.22 18:00:45)
	(_source(\../src/multiplexer16.vhd\))
	(_parameters tan)
	(_code 636330626534647466367a383265306566646b6566)
	(_ent
		(_time 1763852445162)
	)
	(_generate gen_mux 0 17(_for 2 )
		(_inst mux 0 18(_ent . multiplexer1)
			(_port
				((c0)(in0(_object 0)))
				((c1)(in1(_object 0)))
				((c2)(in2(_object 0)))
				((c3)(in3(_object 0)))
				((c4)(in4(_object 0)))
				((S)(S))
				((R)(R(_object 0)))
			)
		)
		(_object
			(_cnst(_int i 2 0 17(_arch)))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int S 0 0 7(_ent(_in))))
		(_type(_int ~SIGNED{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int in0 1 0 8(_ent(_in))))
		(_port(_int in1 1 0 8(_ent(_in))))
		(_port(_int in2 1 0 8(_ent(_in))))
		(_port(_int in3 1 0 8(_ent(_in))))
		(_port(_int in4 1 0 8(_ent(_in))))
		(_port(_int R 1 0 9(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 17(_scalar (_to i 0 i 15))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000051 55 3354          1763852445225 structural
(_unit VHDL(alu 0 5(structural 0 14))
	(_version ve8)
	(_time 1763852445226 2025.11.22 18:00:45)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code 9191979ec3c7c0879492d2cac5979097c296949790)
	(_ent
		(_time 1763852445211)
	)
	(_inst create_adder 0 28(_ent . Adder16)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(_code 10))
			((Sum)(sum))
			((Cout)(coutA))
			((Overflow)(Overflow_add))
		)
	)
	(_inst create_subtractor 0 29(_ent . subtractor16)
		(_port
			((A)(A))
			((B)(B))
			((Diff)(diff))
			((Cout)(coutS))
			((Overflow)(Overflow_sub))
		)
	)
	(_inst create_multiplier 0 30(_ent . multiplier16)
		(_port
			((A)(A))
			((B)(B))
			((Product)(prod32))
			((Ovf)(Overflow_mult))
		)
	)
	(_inst create_mux 0 40(_ent . multiplexer16)
		(_port
			((S)(Op))
			((in0)(sum))
			((in1)(prod16))
			((in2)(passA))
			((in3)(passB))
			((in4)(diff))
			((R)(res))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 7(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int S2 -1 0 8(_ent(_in))))
		(_port(_int S1 -1 0 8(_ent(_in))))
		(_port(_int S0 -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 9(_array -1((_dto i 2 i 0)))))
		(_port(_int status 1 0 9(_ent(_out))))
		(_port(_int Result 0 0 10(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 16(_array -1((_dto i 15 i 0)))))
		(_sig(_int sum 2 0 16(_arch(_uni))))
		(_sig(_int diff 2 0 16(_arch(_uni))))
		(_sig(_int prod16 2 0 16(_arch(_uni))))
		(_sig(_int Binv 2 0 16(_arch(_uni))))
		(_sig(_int res 2 0 16(_arch(_uni))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_sig(_int prod32 3 0 17(_arch(_uni))))
		(_sig(_int coutA -1 0 18(_arch(_uni))))
		(_sig(_int coutS -1 0 18(_arch(_uni))))
		(_sig(_int Overflow_add -1 0 18(_arch(_uni))))
		(_sig(_int Overflow_sub -1 0 18(_arch(_uni))))
		(_sig(_int Overflow_mult -1 0 18(_arch(_uni))))
		(_sig(_int passA 2 0 19(_arch(_uni))))
		(_sig(_int passB 2 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20(_array -1((_dto i 2 i 0)))))
		(_sig(_int Op 4 0 20(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_alias((Op(2))(S2)))(_trgt(20(2)))(_sens(2)))))
			(line__25(_arch 1 0 25(_assignment(_alias((Op(1))(S1)))(_trgt(20(1)))(_sens(3)))))
			(line__26(_arch 2 0 26(_assignment(_alias((Op(0))(S0)))(_trgt(20(0)))(_sens(4)))))
			(line__33(_arch 3 0 33(_assignment(_alias((prod16)(prod32(d_15_0))))(_trgt(9))(_sens(12(d_15_0))))))
			(line__36(_arch 4 0 36(_assignment(_alias((passA)(A)))(_trgt(18))(_sens(0)))))
			(line__37(_arch 5 0 37(_assignment(_alias((passB)(B)))(_trgt(19))(_sens(1)))))
			(line__51(_arch 6 0 51(_assignment(_alias((Result)(res)))(_trgt(6))(_sens(11)))))
			(line__54(_arch 7 0 54(_assignment(_trgt(5(2)))(_sens(15)(16)(17)(20)))))
			(line__62(_arch 8 0 62(_assignment(_trgt(5(1)))(_sens(11)))))
			(line__67(_arch 9 0 67(_assignment(_alias((status(0))(res(15))))(_trgt(5(0)))(_sens(11(15))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (11(15))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(131587)
		(197122)
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 11 -1)
)
I 000051 55 1085          1763852445309 structural
(_unit VHDL(multiplexer2_1 0 5(structural 0 13))
	(_version ve8)
	(_time 1763852445310 2025.11.22 18:00:45)
	(_source(\../src/multiplexer2_1.vhd\))
	(_parameters tan)
	(_code e0e0b3b2e5b7e7f7e5b2f9bbb1e6b3e6e5e7e8e6e5)
	(_ent
		(_time 1763852445296)
	)
	(_inst notS 0 20(_ent . notgate_fast)
		(_port
			((a)(S))
			((r)(nsel))
		)
	)
	(_inst andS0 0 24(_ent . andgate_fast)
		(_port
			((a)(c0))
			((b)(nsel))
			((r)(out0))
		)
	)
	(_inst andS1 0 25(_ent . andgate_fast)
		(_port
			((a)(c1))
			((b)(S))
			((r)(out1))
		)
	)
	(_inst or1 0 28(_ent . orgate_fast)
		(_port
			((a)(out0))
			((b)(out1))
			((r)(R))
		)
	)
	(_object
		(_port(_int c0 -1 0 7(_ent(_in))))
		(_port(_int c1 -1 0 7(_ent(_in))))
		(_port(_int S -1 0 8(_ent(_in))))
		(_port(_int R -1 0 9(_ent(_out))))
		(_sig(_int nsel -1 0 15(_arch(_uni))))
		(_sig(_int out0 -1 0 16(_arch(_uni))))
		(_sig(_int out1 -1 0 16(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000051 55 951           1763852445356 Structural
(_unit VHDL(multiplexer4_2 0 5(structural 0 13))
	(_version ve8)
	(_time 1763852445357 2025.11.22 18:00:45)
	(_source(\../src/mux4_2.vhd\))
	(_parameters tan)
	(_code 0e0e52095e5909190b0117555f085d080b0906080b)
	(_ent
		(_time 1763852445342)
	)
	(_generate gen_mux 0 17(_for 1 )
		(_inst mux 0 18(_ent . multiplexer2_1)
			(_port
				((c0)(in0(_object 0)))
				((c1)(in1(_object 0)))
				((S)(S))
				((R)(R(_object 0)))
			)
		)
		(_object
			(_cnst(_int i 1 0 17(_arch)))
		)
	)
	(_object
		(_port(_int S -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int in0 0 0 8(_ent(_in))))
		(_port(_int in1 0 0 8(_ent(_in))))
		(_port(_int R 0 0 9(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~3~13 0 17(_scalar (_to i 0 i 3))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000051 55 957           1763852445404 Structural
(_unit VHDL(multiplexer16_2 0 5(structural 0 13))
	(_version ve8)
	(_time 1763852445405 2025.11.22 18:00:45)
	(_source(\../src/mux16_2.vhd\))
	(_parameters tan)
	(_code 3d3d61396c6a3a2a383224666c3b6e3b383a353b38)
	(_ent
		(_time 1763852445391)
	)
	(_generate gen_mux 0 17(_for 1 )
		(_inst mux 0 18(_ent . multiplexer2_1)
			(_port
				((c0)(in0(_object 0)))
				((c1)(in1(_object 0)))
				((S)(S))
				((R)(R(_object 0)))
			)
		)
		(_object
			(_cnst(_int i 1 0 17(_arch)))
		)
	)
	(_object
		(_port(_int S -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int in0 0 0 8(_ent(_in))))
		(_port(_int in1 0 0 8(_ent(_in))))
		(_port(_int R 0 0 9(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 17(_scalar (_to i 0 i 15))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000051 55 1116          1763852445449 behavioral
(_unit VHDL(pc 0 5(behavioral 0 14))
	(_version ve8)
	(_time 1763852445450 2025.11.22 18:00:45)
	(_source(\../src/pc.vhd\))
	(_parameters tan)
	(_code 6c6d646c3c3a387a6e627c363e6b6c6a6f6b6c6a6f)
	(_ent
		(_time 1763852445435)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 10(_array -1((_dto i 9 i 0)))))
		(_port(_int pc_out 0 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 15(_array -1((_dto i 9 i 0)))))
		(_sig(_int current_pc 1 0 15(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(2))(_sens(0))(_read(2)))))
			(line__25(_arch 1 0 25(_assignment(_alias((pc_out)(current_pc)))(_trgt(1))(_sens(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavioral 2 -1)
)
I 000051 55 1301          1763852445521 behavioral
(_unit VHDL(ram256 0 5(behavioral 0 15))
	(_version ve8)
	(_time 1763852445522 2025.11.22 18:00:45)
	(_source(\../src/ram256.vhd\))
	(_parameters tan)
	(_code babbb0eeeaedbaa9bab8afe5edbdb8bcbbbceeb9b8)
	(_ent
		(_time 1763852445507)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int write_mem -1 0 8(_ent(_in))))
		(_port(_int read_mem -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1((_dto i 7 i 0)))))
		(_port(_int addr 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int data_in 1 0 10(_ent(_in))))
		(_port(_int data_out 1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 16(_array -1((_dto i 15 i 0)))))
		(_type(_int vector_array 0 16(_array 2((_to i 0 i 255)))))
		(_sig(_int ram_array 3 0 17(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_trgt(5)(6))(_sens(0)(1)(2)(3)(4)(6))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (6)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavioral 1 -1)
)
I 000051 55 3522          1763852445600 structural
(_unit VHDL(control_unit 0 5(structural 0 13))
	(_version ve8)
	(_time 1763852445601 2025.11.22 18:00:45)
	(_source(\../src/control_unit.vhd\))
	(_parameters tan)
	(_code 0808020e565f091f0e5e1a520f0e5b0d5e0f0d0e5d)
	(_ent
		(_time 1763851924604)
	)
	(_inst uNotOp2 0 18(_ent . notgate)
		(_port
			((a)(op(2)))
			((r)(notOp2))
		)
	)
	(_inst uNotOp1 0 19(_ent . notgate)
		(_port
			((a)(op(1)))
			((r)(notOp1))
		)
	)
	(_inst uNotOp0 0 20(_ent . notgate)
		(_port
			((a)(op(0)))
			((r)(notOp0))
		)
	)
	(_inst uAdd 0 23(_ent . and3gate)
		(_port
			((a)(notOp2))
			((b)(notOp1))
			((c)(notOp0))
			((r)(add))
		)
	)
	(_inst uMult 0 24(_ent . and3gate)
		(_port
			((a)(notOp2))
			((b)(notOp1))
			((c)(op(0)))
			((r)(mult))
		)
	)
	(_inst uPa 0 25(_ent . and3gate)
		(_port
			((a)(notOp2))
			((b)(op(1)))
			((c)(notOp0))
			((r)(pa))
		)
	)
	(_inst uPb 0 26(_ent . and3gate)
		(_port
			((a)(notOp2))
			((b)(op(1)))
			((c)(op(0)))
			((r)(pb))
		)
	)
	(_inst uSub 0 27(_ent . and3gate)
		(_port
			((a)(op(2)))
			((b)(notOp1))
			((c)(notOp0))
			((r)(sub))
		)
	)
	(_inst uLdi 0 28(_ent . and3gate)
		(_port
			((a)(op(2)))
			((b)(notOp1))
			((c)(op(0)))
			((r)(ldi))
		)
	)
	(_inst uSh 0 29(_ent . and3gate)
		(_port
			((a)(op(2)))
			((b)(op(1)))
			((c)(notOp0))
			((r)(sh))
		)
	)
	(_inst uLh 0 30(_ent . and3gate)
		(_port
			((a)(op(2)))
			((b)(op(1)))
			((c)(op(0)))
			((r)(lh))
		)
	)
	(_inst uRegWrite 0 39(_ent . notgate)
		(_port
			((a)(sh))
			((r)(RegWrite))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int op 0 0 7(_ent(_in))))
		(_port(_int ImmToReg -1 0 8(_ent(_out))))
		(_port(_int ReadSrc -1 0 8(_ent(_out))))
		(_port(_int RegWrite -1 0 8(_ent(_out))))
		(_port(_int MemRead -1 0 8(_ent(_out))))
		(_port(_int MemtoReg -1 0 8(_ent(_out))))
		(_port(_int MemWrite -1 0 8(_ent(_out))))
		(_port(_int ALUOp 0 0 9(_ent(_out))))
		(_sig(_int add -1 0 14(_arch(_uni))))
		(_sig(_int mult -1 0 14(_arch(_uni))))
		(_sig(_int pa -1 0 14(_arch(_uni))))
		(_sig(_int pb -1 0 14(_arch(_uni))))
		(_sig(_int sub -1 0 14(_arch(_uni))))
		(_sig(_int ldi -1 0 14(_arch(_uni))))
		(_sig(_int sh -1 0 14(_arch(_uni))))
		(_sig(_int lh -1 0 14(_arch(_uni))))
		(_sig(_int notOp2 -1 0 15(_arch(_uni))))
		(_sig(_int notOp1 -1 0 15(_arch(_uni))))
		(_sig(_int notOp0 -1 0 15(_arch(_uni))))
		(_prcs
			(line__33(_arch 0 0 33(_assignment(_alias((ALUOp(2))(op(2))))(_trgt(7(2)))(_sens(0(2))))))
			(line__34(_arch 1 0 34(_assignment(_alias((ALUOp(1))(op(1))))(_trgt(7(1)))(_sens(0(1))))))
			(line__35(_arch 2 0 35(_assignment(_alias((ALUOp(0))(op(0))))(_trgt(7(0)))(_sens(0(0))))))
			(line__36(_arch 3 0 36(_assignment(_alias((ImmToReg)(ldi)))(_simpleassign BUF)(_trgt(1))(_sens(13)))))
			(line__37(_arch 4 0 37(_assignment(_alias((ReadSrc)(sh)))(_simpleassign BUF)(_trgt(2))(_sens(14)))))
			(line__40(_arch 5 0 40(_assignment(_alias((MemRead)(lh)))(_simpleassign BUF)(_trgt(4))(_sens(15)))))
			(line__41(_arch 6 0 41(_assignment(_alias((MemToReg)(lh)))(_simpleassign BUF)(_trgt(5))(_sens(15)))))
			(line__42(_arch 7 0 42(_assignment(_alias((MemWrite)(sh)))(_simpleassign BUF)(_trgt(6))(_sens(14)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(2))(0(1))(0(0))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 8 -1)
)
I 000051 55 2111          1763852445652 behavioral
(_unit VHDL(register_file 0 5(behavioral 0 18))
	(_version ve8)
	(_time 1763852445653 2025.11.22 18:00:45)
	(_source(\../src/register_file.vhd\))
	(_parameters tan)
	(_code 37363c32356064213c35246c623132303532613131)
	(_ent
		(_time 1763852445639)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int reg_write -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 9(_array -1((_dto i 3 i 0)))))
		(_port(_int read_addr1 0 0 9(_ent(_in))))
		(_port(_int read_addr2 0 0 10(_ent(_in))))
		(_port(_int write_addr 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12(_array -1((_dto i 15 i 0)))))
		(_port(_int write_data 1 0 12(_ent(_in))))
		(_port(_int read_data1 1 0 13(_ent(_out))))
		(_port(_int read_data2 1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_type(_int vector_array 0 19(_array 2((_to i 0 i 7)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20(_array -1((_dto i 2 i 0)))))
		(_sig(_int read_3bit1 4 0 20(_arch(_uni))))
		(_sig(_int read_3bit2 4 0 20(_arch(_uni))))
		(_sig(_int write_3bit 4 0 20(_arch(_uni))))
		(_sig(_int reg_array 3 0 21(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_alias((read_3bit1)(read_addr1(d_2_0))))(_trgt(8))(_sens(2(d_2_0))))))
			(line__25(_arch 1 0 25(_assignment(_alias((read_3bit2)(read_addr2(d_2_0))))(_trgt(9))(_sens(3(d_2_0))))))
			(line__26(_arch 2 0 26(_assignment(_alias((write_3bit)(write_addr(d_2_0))))(_trgt(10))(_sens(4(d_2_0))))))
			(line__27(_arch 3 0 27(_prcs(_trgt(11))(_sens(0)(1)(5)(10))(_dssslsensitivity 1)(_mon))))
			(line__36(_arch 4 0 36(_assignment(_trgt(6))(_sens(8)(11))(_mon))))
			(line__37(_arch 5 0 37(_assignment(_trgt(7))(_sens(9)(11))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (11)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavioral 6 -1)
)
I 000051 55 1537          1763852445730 behavioral
(_unit VHDL(instr_mem 0 5(behavioral 0 13))
	(_version ve8)
	(_time 1763852445731 2025.11.22 18:00:45)
	(_source(\../src/instr_mem.vhd\))
	(_parameters tan)
	(_code 8585858bd5d3d292838797dc8283d1838083d1838c)
	(_ent
		(_time 1763852445718)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 7(_array -1((_dto i 9 i 0)))))
		(_port(_int addr 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int instruction 1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 14(_array -1((_dto i 15 i 0)))))
		(_type(_int vector_array 0 14(_array 2((_to i 0 i 255)))))
		(_cnst(_int program 3 0 15(_arch(((_string \"0101000000001010"\))((_string \"0101000100000101"\))((_string \"0101001000000000"\))((_string \"0101001100000000"\))((_string \"0101010000000000"\))((_string \"0101010100000000"\))((_string \"0101011000000000"\))((_string \"0101011100000000"\))((_string \"0000001000000001"\))((_string \"0001001100000001"\))((_string \"0100010000000001"\))((_string \"0110001100001011"\))((_string \"0110010000001010"\))((_string \"0111011000001010"\))((_string \"0111011100001011"\))(_others(_others(i 2)))))))
		(_prcs
			(line__34(_arch 0 0 34(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(514)
	)
	(_model . behavioral 1 -1)
)
I 000051 55 2328          1763852445811 structural
(_unit VHDL(instr_decoder 0 5(structural 0 16))
	(_version ve8)
	(_time 1763852445812 2025.11.22 18:00:45)
	(_source(\../src/instr_decoder.vhd\))
	(_parameters tan)
	(_code e3e3e3b0b5b5b4f4e5e7f1bae4e5e7e5e6e5e0e5b5)
	(_ent
		(_time 1763851924650)
	)
	(_inst control 0 21(_ent . control_unit)
		(_port
			((op)(opcode))
			((ImmToReg)(ImmToReg))
			((ReadSrc)(ReadSrc))
			((RegWrite)(RegWrite))
			((MemRead)(MemRead))
			((MemtoReg)(MemToReg))
			((MemWrite)(MemWrite))
			((ALUOp)(ALUOp))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1((_dto i 15 i 0)))))
		(_port(_int instr 0 0 7(_ent(_in))))
		(_port(_int ImmToReg -1 0 8(_ent(_out))))
		(_port(_int ReadSrc -1 0 8(_ent(_out))))
		(_port(_int RegWrite -1 0 8(_ent(_out))))
		(_port(_int MemRead -1 0 8(_ent(_out))))
		(_port(_int MemToReg -1 0 8(_ent(_out))))
		(_port(_int MemWrite -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 9(_array -1((_dto i 2 i 0)))))
		(_port(_int ALUOp 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1((_dto i 3 i 0)))))
		(_port(_int regC 2 0 10(_ent(_out))))
		(_port(_int regA 2 0 10(_ent(_out))))
		(_port(_int regB 2 0 10(_ent(_out))))
		(_port(_int regD 2 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11(_array -1((_dto i 7 i 0)))))
		(_port(_int immed 3 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17(_array -1((_dto i 2 i 0)))))
		(_sig(_int opcode 4 0 17(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_assignment(_alias((opcode)(instr(d_14_12))))(_trgt(13))(_sens(0(d_14_12))))))
			(line__32(_arch 1 0 32(_assignment(_alias((regC)(instr(d_11_8))))(_trgt(8))(_sens(0(d_11_8))))))
			(line__33(_arch 2 0 33(_assignment(_alias((regD)(instr(d_11_8))))(_trgt(11))(_sens(0(d_11_8))))))
			(line__34(_arch 3 0 34(_assignment(_alias((regA)(instr(d_7_4))))(_trgt(9))(_sens(0(d_7_4))))))
			(line__35(_arch 4 0 35(_assignment(_alias((regB)(instr(d_3_0))))(_trgt(10))(_sens(0(d_3_0))))))
			(line__36(_arch 5 0 36(_assignment(_alias((immed)(instr(d_7_0))))(_trgt(12))(_sens(0(d_7_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 6 -1)
)
I 000051 55 3198          1763852571091 structural
(_unit VHDL(cpu 0 5(structural 0 11))
	(_version ve8)
	(_time 1763852571092 2025.11.22 18:02:51)
	(_source(\../src/cpu.vhd\))
	(_parameters tan)
	(_code 35363531306364233033256e613336323532303336)
	(_ent
		(_time 1763852445855)
	)
	(_inst counter 0 37(_ent . pc)
		(_port
			((clk)(clk))
			((pc_out)(current_pc))
		)
	)
	(_inst instructions 0 43(_ent . instr_mem)
		(_port
			((addr)(current_pc))
			((instruction)(current_instr))
		)
	)
	(_inst decode 0 49(_ent . instr_decoder)
		(_port
			((instr)(current_instr))
			((ImmToReg)(ImmToReg))
			((ReadSrc)(ReadSrc))
			((RegWrite)(RegWrite))
			((MemRead)(MemRead))
			((MemToReg)(MemToReg))
			((MemWrite)(MemWrite))
			((ALUOp)(ALUOp))
			((regC)(regC))
			((regA)(regA))
			((regB)(regB))
			((regD)(regD))
			((immed)(immediate))
		)
	)
	(_inst registers 0 66(_ent . register_file)
		(_port
			((clk)(clk))
			((reg_write)(RegWrite))
			((read_addr1)(regA))
			((read_addr2)(reg_addr2))
			((write_addr)(regC))
			((write_data)(reg_write_data))
			((read_data1)(reg_read1))
			((read_data2)(reg_read2))
		)
	)
	(_inst execute 0 78(_ent . alu)
		(_port
			((A)(reg_read1))
			((B)(reg_read2))
			((S2)(ALUOp(2)))
			((S1)(ALUOp(1)))
			((S0)(ALUOp(0)))
			((status)(aluStatus))
			((Result)(aluRes))
		)
	)
	(_inst datamem 0 89(_ent . ram256)
		(_port
			((clk)(clk))
			((write_mem)(MemWrite))
			((read_mem)(MemRead))
			((addr)(immediate))
			((data_in)(reg_read2))
			((data_out)(memory_out))
		)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 13(_array -1((_dto i 9 i 0)))))
		(_sig(_int current_pc 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 16(_array -1((_dto i 15 i 0)))))
		(_sig(_int current_instr 1 0 16(_arch(_uni))))
		(_sig(_int ImmToReg -1 0 19(_arch(_uni))))
		(_sig(_int ReadSrc -1 0 19(_arch(_uni))))
		(_sig(_int RegWrite -1 0 19(_arch(_uni))))
		(_sig(_int MemRead -1 0 19(_arch(_uni))))
		(_sig(_int MemToReg -1 0 19(_arch(_uni))))
		(_sig(_int MemWrite -1 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20(_array -1((_dto i 2 i 0)))))
		(_sig(_int ALUOp 2 0 20(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1((_dto i 3 i 0)))))
		(_sig(_int regC 3 0 21(_arch(_uni))))
		(_sig(_int regA 3 0 21(_arch(_uni))))
		(_sig(_int regB 3 0 21(_arch(_uni))))
		(_sig(_int regD 3 0 21(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 22(_array -1((_dto i 7 i 0)))))
		(_sig(_int immediate 4 0 22(_arch(_uni))))
		(_sig(_int reg_addr2 3 0 25(_arch(_uni))))
		(_sig(_int reg_write_data 1 0 26(_arch(_uni))))
		(_sig(_int signExt_imm 1 0 26(_arch(_uni))))
		(_sig(_int reg_read1 1 0 26(_arch(_uni))))
		(_sig(_int reg_read2 1 0 26(_arch(_uni))))
		(_sig(_int aluStatus 2 0 29(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 30(_array -1((_dto i 15 i 0)))))
		(_sig(_int aluRes 5 0 30(_arch(_uni))))
		(_sig(_int memory_out 1 0 33(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000051 55 3340          1763852809453 structural
(_unit VHDL(cpu 0 5(structural 0 11))
	(_version ve8)
	(_time 1763852809454 2025.11.22 18:06:49)
	(_source(\../src/cpu.vhd\))
	(_parameters tan)
	(_code 5c0c595e0f0a0d4a59524c07085a5f5b5c5b595a5f)
	(_ent
		(_time 1763852445855)
	)
	(_inst counter 0 37(_ent . pc)
		(_port
			((clk)(clk))
			((pc_out)(current_pc))
		)
	)
	(_inst instructions 0 43(_ent . instr_mem)
		(_port
			((addr)(current_pc))
			((instruction)(current_instr))
		)
	)
	(_inst decode 0 49(_ent . instr_decoder)
		(_port
			((instr)(current_instr))
			((ImmToReg)(ImmToReg))
			((ReadSrc)(ReadSrc))
			((RegWrite)(RegWrite))
			((MemRead)(MemRead))
			((MemToReg)(MemToReg))
			((MemWrite)(MemWrite))
			((ALUOp)(ALUOp))
			((regC)(regC))
			((regA)(regA))
			((regB)(regB))
			((regD)(regD))
			((immed)(immediate))
		)
	)
	(_inst read2_mux 0 66(_ent . multiplexer4_2)
		(_port
			((S)(ReadSrc))
			((in0)(regB))
			((in1)(regC))
			((R)(reg_addr2))
		)
	)
	(_inst registers 0 74(_ent . register_file)
		(_port
			((clk)(clk))
			((reg_write)(RegWrite))
			((read_addr1)(regA))
			((read_addr2)(reg_addr2))
			((write_addr)(regC))
			((write_data)(reg_write_data))
			((read_data1)(reg_read1))
			((read_data2)(reg_read2))
		)
	)
	(_inst execute 0 86(_ent . alu)
		(_port
			((A)(reg_read1))
			((B)(reg_read2))
			((S2)(ALUOp(2)))
			((S1)(ALUOp(1)))
			((S0)(ALUOp(0)))
			((status)(aluStatus))
			((Result)(aluRes))
		)
	)
	(_inst datamem 0 97(_ent . ram256)
		(_port
			((clk)(clk))
			((write_mem)(MemWrite))
			((read_mem)(MemRead))
			((addr)(immediate))
			((data_in)(reg_read2))
			((data_out)(memory_out))
		)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 13(_array -1((_dto i 9 i 0)))))
		(_sig(_int current_pc 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 16(_array -1((_dto i 15 i 0)))))
		(_sig(_int current_instr 1 0 16(_arch(_uni))))
		(_sig(_int ImmToReg -1 0 19(_arch(_uni))))
		(_sig(_int ReadSrc -1 0 19(_arch(_uni))))
		(_sig(_int RegWrite -1 0 19(_arch(_uni))))
		(_sig(_int MemRead -1 0 19(_arch(_uni))))
		(_sig(_int MemToReg -1 0 19(_arch(_uni))))
		(_sig(_int MemWrite -1 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20(_array -1((_dto i 2 i 0)))))
		(_sig(_int ALUOp 2 0 20(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1((_dto i 3 i 0)))))
		(_sig(_int regC 3 0 21(_arch(_uni))))
		(_sig(_int regA 3 0 21(_arch(_uni))))
		(_sig(_int regB 3 0 21(_arch(_uni))))
		(_sig(_int regD 3 0 21(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 22(_array -1((_dto i 7 i 0)))))
		(_sig(_int immediate 4 0 22(_arch(_uni))))
		(_sig(_int reg_addr2 3 0 25(_arch(_uni))))
		(_sig(_int reg_write_data 1 0 26(_arch(_uni))))
		(_sig(_int signExt_imm 1 0 26(_arch(_uni))))
		(_sig(_int reg_read1 1 0 26(_arch(_uni))))
		(_sig(_int reg_read2 1 0 26(_arch(_uni))))
		(_sig(_int aluStatus 2 0 29(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 30(_array -1((_dto i 15 i 0)))))
		(_sig(_int aluRes 5 0 30(_arch(_uni))))
		(_sig(_int memory_out 1 0 33(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000051 55 3699          1763853124655 structural
(_unit VHDL(cpu 0 5(structural 0 11))
	(_version ve8)
	(_time 1763853124656 2025.11.22 18:12:04)
	(_source(\../src/cpu.vhd\))
	(_parameters tan)
	(_code 8fda8980d9d9de998bdb9fd4db898c888f888a898c)
	(_ent
		(_time 1763852445855)
	)
	(_inst counter 0 40(_ent . pc)
		(_port
			((clk)(clk))
			((pc_out)(current_pc))
		)
	)
	(_inst instructions 0 46(_ent . instr_mem)
		(_port
			((addr)(current_pc))
			((instruction)(current_instr))
		)
	)
	(_inst decode 0 52(_ent . instr_decoder)
		(_port
			((instr)(current_instr))
			((ImmToReg)(ImmToReg))
			((ReadSrc)(ReadSrc))
			((RegWrite)(RegWrite))
			((MemRead)(MemRead))
			((MemToReg)(MemToReg))
			((MemWrite)(MemWrite))
			((ALUOp)(ALUOp))
			((regC)(regC))
			((regA)(regA))
			((regB)(regB))
			((regD)(regD))
			((immed)(immediate))
		)
	)
	(_inst read2_mux 0 69(_ent . multiplexer4_2)
		(_port
			((S)(ReadSrc))
			((in0)(regB))
			((in1)(regC))
			((R)(reg_addr2))
		)
	)
	(_inst registers 0 77(_ent . register_file)
		(_port
			((clk)(clk))
			((reg_write)(RegWrite))
			((read_addr1)(regA))
			((read_addr2)(reg_addr2))
			((write_addr)(regC))
			((write_data)(reg_write_data))
			((read_data1)(reg_read1))
			((read_data2)(reg_read2))
		)
	)
	(_inst loadImmMux 0 89(_ent . multiplexer16_2)
		(_port
			((S)(ImmToReg))
			((in0)(memRegRes))
			((in1)(signExt_imm))
			((R)(reg_write_data))
		)
	)
	(_inst execute 0 97(_ent . alu)
		(_port
			((A)(reg_read1))
			((B)(reg_read2))
			((S2)(ALUOp(2)))
			((S1)(ALUOp(1)))
			((S0)(ALUOp(0)))
			((status)(aluStatus))
			((Result)(aluRes))
		)
	)
	(_inst datamem 0 108(_ent . ram256)
		(_port
			((clk)(clk))
			((write_mem)(MemWrite))
			((read_mem)(MemRead))
			((addr)(immediate))
			((data_in)(reg_read2))
			((data_out)(memory_out))
		)
	)
	(_inst regMux 0 118(_ent . multiplexer16_2)
		(_port
			((S)(MemToReg))
			((in0)(aluRes))
			((in1)(memory_out))
			((R)(memRegRes))
		)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 13(_array -1((_dto i 9 i 0)))))
		(_sig(_int current_pc 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 16(_array -1((_dto i 15 i 0)))))
		(_sig(_int current_instr 1 0 16(_arch(_uni))))
		(_sig(_int ImmToReg -1 0 19(_arch(_uni))))
		(_sig(_int ReadSrc -1 0 19(_arch(_uni))))
		(_sig(_int RegWrite -1 0 19(_arch(_uni))))
		(_sig(_int MemRead -1 0 19(_arch(_uni))))
		(_sig(_int MemToReg -1 0 19(_arch(_uni))))
		(_sig(_int MemWrite -1 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20(_array -1((_dto i 2 i 0)))))
		(_sig(_int ALUOp 2 0 20(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1((_dto i 3 i 0)))))
		(_sig(_int regC 3 0 21(_arch(_uni))))
		(_sig(_int regA 3 0 21(_arch(_uni))))
		(_sig(_int regB 3 0 21(_arch(_uni))))
		(_sig(_int regD 3 0 21(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 22(_array -1((_dto i 7 i 0)))))
		(_sig(_int immediate 4 0 22(_arch(_uni))))
		(_sig(_int reg_addr2 3 0 25(_arch(_uni))))
		(_sig(_int reg_write_data 1 0 26(_arch(_uni))))
		(_sig(_int signExt_imm 1 0 26(_arch(_uni))))
		(_sig(_int reg_read1 1 0 26(_arch(_uni))))
		(_sig(_int reg_read2 1 0 26(_arch(_uni))))
		(_sig(_int aluStatus 2 0 29(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 30(_array -1((_dto i 15 i 0)))))
		(_sig(_int aluRes 5 0 30(_arch(_uni))))
		(_sig(_int memory_out 1 0 33(_arch(_uni))))
		(_sig(_int memRegRes 1 0 36(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000051 55 556           1763853172643 behavioral
(_unit VHDL(notgate 0 4(behavioral 0 9))
	(_version ve8)
	(_time 1763853172644 2025.11.22 18:12:52)
	(_source(\../src/notgate.vhd\))
	(_parameters tan)
	(_code 0f015b090f595f19085b1e545a090a095a0959080b)
	(_ent
		(_time 1763851924726)
	)
	(_object
		(_port(_int a -1 0 5(_ent(_in))))
		(_port(_int r -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavioral 1 -1)
)
I 000051 55 604           1763853172667 structural
(_unit VHDL(orgate_fast 0 4(structural 0 9))
	(_version ve8)
	(_time 1763853172668 2025.11.22 18:12:52)
	(_source(\../src/orgate_fast.vhd\))
	(_parameters tan)
	(_code 1f1148194b484c091e4a0b454b1a491919191e181c)
	(_ent
		(_time 1763852444121)
	)
	(_object
		(_port(_int a -1 0 5(_ent(_in))))
		(_port(_int b -1 0 5(_ent(_in))))
		(_port(_int r -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 716           1763853172697 structural
(_unit VHDL(or5gate 0 4(structural 0 9))
	(_version ve8)
	(_time 1763853172698 2025.11.22 18:12:52)
	(_source(\../src/or5gate.vhd\))
	(_parameters tan)
	(_code 3e30693a696c6f28396a2f656b383b3868393c3d3b)
	(_ent
		(_time 1763852444190)
	)
	(_object
		(_port(_int a -1 0 5(_ent(_in))))
		(_port(_int b -1 0 5(_ent(_in))))
		(_port(_int c -1 0 5(_ent(_in))))
		(_port(_int d -1 0 5(_ent(_in))))
		(_port(_int e -1 0 5(_ent(_in))))
		(_port(_int r -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(5))(_sens(0)(1)(2)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 639           1763853172719 behavioral
(_unit VHDL(and3gate 0 4(behavioral 0 11))
	(_version ve8)
	(_time 1763853172720 2025.11.22 18:12:52)
	(_source(\../src/and3gate.vhd\))
	(_parameters tan)
	(_code 5d535d5e5c0a0d4e5e0f4a070d5a595b585b5c5b08)
	(_ent
		(_time 1763851924528)
	)
	(_object
		(_port(_int a -1 0 6(_ent(_in))))
		(_port(_int b -1 0 6(_ent(_in))))
		(_port(_int c -1 0 6(_ent(_in))))
		(_port(_int r -1 0 7(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavioral 1 -1)
)
I 000051 55 594           1763853172750 structural
(_unit VHDL(orgate 0 4(structural 0 9))
	(_version ve8)
	(_time 1763853172751 2025.11.22 18:12:52)
	(_source(\../src/orgate.vhd\))
	(_parameters tan)
	(_code 6d633a6c3b3a3e7b6c387937396b3b6a6f6b6a6b6c)
	(_ent
		(_time 1763852444347)
	)
	(_object
		(_port(_int a -1 0 5(_ent(_in))))
		(_port(_int b -1 0 5(_ent(_in))))
		(_port(_int r -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 597           1763853172771 behavioral
(_unit VHDL(xorgate 0 4(behavioral 0 12))
	(_version ve8)
	(_time 1763853172772 2025.11.22 18:12:52)
	(_source(\../src/xorgate.vhd\))
	(_parameters tan)
	(_code 8c83858289dada9a8bdf9dd7d98a898b848ada8b8e)
	(_ent
		(_time 1763852444417)
	)
	(_object
		(_port(_int a -1 0 6(_ent(_in))))
		(_port(_int b -1 0 7(_ent(_in))))
		(_port(_int r -1 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavioral 1 -1)
)
I 000051 55 796           1763853172791 structural
(_unit VHDL(or7gate 0 4(structural 0 9))
	(_version ve8)
	(_time 1763853172792 2025.11.22 18:12:52)
	(_source(\../src/or7gate.vhd\))
	(_parameters tan)
	(_code 9c92cb92cdcecf8a9bc88dc7c99a999aca9b9e9f9b)
	(_ent
		(_time 1763851924802)
	)
	(_object
		(_port(_int a -1 0 5(_ent(_in))))
		(_port(_int b -1 0 5(_ent(_in))))
		(_port(_int c -1 0 5(_ent(_in))))
		(_port(_int d -1 0 5(_ent(_in))))
		(_port(_int e -1 0 5(_ent(_in))))
		(_port(_int f -1 0 5(_ent(_in))))
		(_port(_int g -1 0 5(_ent(_in))))
		(_port(_int r -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(7))(_sens(0)(1)(2)(3)(4)(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 607           1763853172813 behavioral
(_unit VHDL(andgate_fast 0 4(behavioral 0 12))
	(_version ve8)
	(_time 1763853172814 2025.11.22 18:12:52)
	(_source(\../src/andgate_fast.vhd\))
	(_parameters tan)
	(_code aca2acfbaafbfcbaabffbdf7f9aaa9a9faaaaaaaad)
	(_ent
		(_time 1763852444585)
	)
	(_object
		(_port(_int a -1 0 6(_ent(_in))))
		(_port(_int b -1 0 7(_ent(_in))))
		(_port(_int r -1 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavioral 1 -1)
)
I 000051 55 603           1763853172834 behavioral
(_unit VHDL(notgate_fast 0 4(behavioral 0 9))
	(_version ve8)
	(_time 1763853172835 2025.11.22 18:12:52)
	(_source(\../src/notgate_fast.vhd\))
	(_parameters tan)
	(_code cbc59f9ecf9d9bddcc9fda909ecdcece9dcdcdcdca)
	(_ent
		(_time 1763852444650)
	)
	(_object
		(_port(_int a -1 0 5(_ent(_in))))
		(_port(_int r -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_alias((r)(a)))(_simpleassign "not")(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavioral 1 -1)
)
I 000051 55 597           1763853172855 behavioral
(_unit VHDL(andgate 0 4(behavioral 0 12))
	(_version ve8)
	(_time 1763853172856 2025.11.22 18:12:52)
	(_source(\../src/andgate.vhd\))
	(_parameters tan)
	(_code dad4da88de8d8accdd89cb818fdcdfdcdbdc8fdcde)
	(_ent
		(_time 1763852444724)
	)
	(_object
		(_port(_int a -1 0 6(_ent(_in))))
		(_port(_int b -1 0 7(_ent(_in))))
		(_port(_int r -1 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavioral 1 -1)
)
I 000051 55 721           1763853172905 structural
(_unit VHDL(halfadder 0 5(structural 0 15))
	(_version ve8)
	(_time 1763853172906 2025.11.22 18:12:52)
	(_source(\../src/halfadder.vhd\))
	(_parameters tan)
	(_code 0907030f015e0e1f0e0b18535c0f0d0f0c0e0b0f01)
	(_ent
		(_time 1763852444803)
	)
	(_inst u1 0 19(_ent . xorgate)
		(_port
			((a)(a))
			((b)(b))
			((r)(R))
		)
	)
	(_inst u2 0 21(_ent . andgate)
		(_port
			((a)(a))
			((b)(b))
			((r)(Carry))
		)
	)
	(_object
		(_port(_int A -1 0 7(_ent(_in))))
		(_port(_int B -1 0 8(_ent(_in))))
		(_port(_int R -1 0 9(_ent(_out))))
		(_port(_int Carry -1 0 10(_ent(_out))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 1056          1763853172911 structural
(_unit VHDL(fulladder 0 6(structural 0 15))
	(_version ve8)
	(_time 1763853172912 2025.11.22 18:12:52)
	(_source(\../src/fulladder.vhd\))
	(_parameters tan)
	(_code 19171d1f154e1e0f4b1808434c1f1d1f1c1e1b1f1f)
	(_ent
		(_time 1763852444845)
	)
	(_inst u1 0 21(_ent . halfadder)
		(_port
			((A)(a))
			((B)(b))
			((R)(sum1))
			((Carry)(carry1))
		)
	)
	(_inst u2 0 22(_ent . halfadder)
		(_port
			((A)(sum1))
			((B)(cin))
			((R)(sum))
			((Carry)(carry2))
		)
	)
	(_inst carryout 0 23(_ent . orgate)
		(_port
			((a)(carry1))
			((b)(carry2))
			((r)(cout))
		)
	)
	(_object
		(_port(_int a -1 0 8(_ent(_in))))
		(_port(_int b -1 0 9(_ent(_in))))
		(_port(_int cin -1 0 10(_ent(_in))))
		(_port(_int sum -1 0 11(_ent(_out))))
		(_port(_int cout -1 0 12(_ent(_out))))
		(_sig(_int sum1 -1 0 17(_arch(_uni))))
		(_sig(_int carry1 -1 0 17(_arch(_uni))))
		(_sig(_int carry2 -1 0 17(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 1809          1763853172924 structural
(_unit VHDL(adder16 0 8(structural 0 19))
	(_version ve8)
	(_time 1763853172925 2025.11.22 18:12:52)
	(_source(\../src/adder16.vhd\))
	(_parameters tan)
	(_code 19171a1e144e490f1e180b46491a1f1f181f1d1f1d)
	(_ent
		(_time 1763852444890)
	)
	(_generate create_FAs 0 27(_for 3 )
		(_inst FA 0 28(_ent . fulladder)
			(_port
				((a)(A(_object 0)))
				((b)(B(_object 0)))
				((cin)(carry(_object 0)))
				((sum)(sum_int(_object 0)))
				((cout)(carry(_index 4)))
			)
		)
		(_object
			(_cnst(_int i 3 0 27(_arch)))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 10(_ent(_in))))
		(_port(_int B 0 0 11(_ent(_in))))
		(_port(_int Cin -1 0 12(_ent(_in))))
		(_port(_int Sum 0 0 13(_ent(_out))))
		(_port(_int Cout -1 0 14(_ent(_out))))
		(_port(_int Overflow -1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 21(_array -1((_dto i 16 i 0)))))
		(_sig(_int carry 1 0 21(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_sig(_int sum_int 2 0 23(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 27(_scalar (_to i 0 i 15))))
		(_prcs
			(line__25(_arch 0 0 25(_assignment(_alias((carry(0))(Cin)))(_trgt(6(0)))(_sens(2)))))
			(line__31(_arch 1 0 31(_assignment(_alias((Sum)(sum_int)))(_trgt(3))(_sens(7)))))
			(line__33(_arch 2 0 33(_assignment(_alias((Cout)(carry(16))))(_simpleassign BUF)(_trgt(4))(_sens(6(16))))))
			(line__36(_arch 3 0 36(_assignment(_trgt(5))(_sens(7(15))(0(15))(1(15))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_part (6(16))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 5 -1)
)
I 000051 55 2069          1763853172948 structural
(_unit VHDL(subtractor16 0 7(structural 0 17))
	(_version ve8)
	(_time 1763853172949 2025.11.22 18:12:52)
	(_source(\../src/subtractor16.vhd\))
	(_parameters tan)
	(_code 3837393c356f6e2f3e6b2a62683e3b3f3c3e6e3f3a)
	(_ent
		(_time 1763852444966)
	)
	(_generate create_notB 0 26(_for 3 )
		(_inst notB 0 27(_ent . notgate)
			(_port
				((a)(B(_object 0)))
				((r)(Binv(_object 0)))
			)
		)
		(_object
			(_cnst(_int i 3 0 26(_arch)))
		)
	)
	(_generate create_FAs 0 33(_for 4 )
		(_inst FA 0 34(_ent . fulladder)
			(_port
				((a)(A(_object 1)))
				((b)(Binv(_object 1)))
				((cin)(carry(_object 1)))
				((sum)(diff_int(_object 1)))
				((cout)(carry(_index 4)))
			)
		)
		(_object
			(_cnst(_int i 4 0 33(_arch)))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 9(_ent(_in))))
		(_port(_int B 0 0 10(_ent(_in))))
		(_port(_int Diff 0 0 11(_ent(_out))))
		(_port(_int Cout -1 0 12(_ent(_out))))
		(_port(_int Overflow -1 0 13(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_sig(_int Binv 1 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 21(_array -1((_dto i 16 i 0)))))
		(_sig(_int carry 2 0 21(_arch(_uni))))
		(_sig(_int diff_int 1 0 23(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 26(_scalar (_to i 0 i 15))))
		(_type(_int ~INTEGER~range~0~to~15~131 0 33(_scalar (_to i 0 i 15))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(6(0))))))
			(line__37(_arch 1 0 37(_assignment(_alias((Diff)(diff_int)))(_trgt(2))(_sens(7)))))
			(line__39(_arch 2 0 39(_assignment(_alias((Cout)(carry(16))))(_simpleassign BUF)(_trgt(3))(_sens(6(16))))))
			(line__42(_arch 3 0 42(_assignment(_trgt(4))(_sens(0(15))(1(15))(7(15))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_part (6(16))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 5 -1)
)
I 000051 55 1907          1763853172972 behavioral
(_unit VHDL(multiplier16 0 7(behavioral 0 17))
	(_version ve8)
	(_time 1763853172973 2025.11.22 18:12:52)
	(_source(\../src/multiplier16.vhd\))
	(_parameters tan)
	(_code 575901555500504050024e0c065104515e51525055)
	(_ent
		(_time 1763852445047)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 9(_ent(_in))))
		(_port(_int B 0 0 10(_ent(_in))))
		(_type(_int ~SIGNED{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int Product 1 0 11(_ent(_out))))
		(_port(_int Ovf -1 0 12(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_sig(_int multiplicand 2 0 19(_arch(_uni))))
		(_sig(_int multiplier 2 0 20(_arch(_uni))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 21(_array -1((_dto i 31 i 0)))))
		(_sig(_int result 3 0 21(_arch(_uni))))
		(_type(_int ~SIGNED{31~downto~0}~132 0 25(_array -1((_dto i 31 i 0)))))
		(_var(_int temp_result 4 0 25(_prcs 0)))
		(_type(_int ~SIGNED{31~downto~0}~134 0 26(_array -1((_dto i 31 i 0)))))
		(_var(_int mcand 5 0 26(_prcs 0)))
		(_type(_int ~SIGNED{15~downto~0}~136 0 27(_array -1((_dto i 15 i 0)))))
		(_var(_int mlt 6 0 27(_prcs 0)))
		(_var(_int sign -1 0 28(_prcs 0)))
		(_type(_int ~SIGNED{15~downto~0}~138 0 29(_array -1((_dto i 15 i 0)))))
		(_var(_int sign_extend 7 0 29(_prcs 0)))
		(_prcs
			(line__24(_arch 0 0 24(_prcs(_simple)(_trgt(3)(6))(_sens(0)(1))(_mon))))
			(line__61(_arch 1 0 61(_assignment(_alias((Product)(result)))(_trgt(2))(_sens(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behavioral 2 -1)
)
I 000051 55 2986          1763853172993 structural
(_unit VHDL(multiplexer1 0 5(structural 0 13))
	(_version ve8)
	(_time 1763853172994 2025.11.22 18:12:52)
	(_source(\../src/multiplexer1.vhd\))
	(_parameters tan)
	(_code 676931666530607061307e3c3661346162606f6162)
	(_ent
		(_time 1763852445117)
	)
	(_inst notS0 0 22(_ent . notgate)
		(_port
			((a)(S(0)))
			((r)(nsel0))
		)
	)
	(_inst notS1 0 23(_ent . notgate)
		(_port
			((a)(S(1)))
			((r)(nsel1))
		)
	)
	(_inst notS2 0 24(_ent . notgate)
		(_port
			((a)(S(2)))
			((r)(nsel2))
		)
	)
	(_inst andS0 0 27(_ent . and3gate)
		(_port
			((a)(nsel2))
			((b)(nsel1))
			((c)(nsel0))
			((r)(sel0))
		)
	)
	(_inst andS1 0 28(_ent . and3gate)
		(_port
			((a)(nsel2))
			((b)(nsel1))
			((c)(S(0)))
			((r)(sel1))
		)
	)
	(_inst andS2 0 29(_ent . and3gate)
		(_port
			((a)(nsel2))
			((b)(S(1)))
			((c)(nsel0))
			((r)(sel2))
		)
	)
	(_inst andS3 0 30(_ent . and3gate)
		(_port
			((a)(nsel2))
			((b)(S(1)))
			((c)(S(0)))
			((r)(sel3))
		)
	)
	(_inst andS4 0 31(_ent . and3gate)
		(_port
			((a)(S(2)))
			((b)(nsel1))
			((c)(nsel0))
			((r)(sel4))
		)
	)
	(_inst outS0 0 34(_ent . andgate)
		(_port
			((a)(c0))
			((b)(sel0))
			((r)(out0))
		)
	)
	(_inst outS1 0 35(_ent . andgate)
		(_port
			((a)(c1))
			((b)(sel1))
			((r)(out1))
		)
	)
	(_inst outS2 0 36(_ent . andgate)
		(_port
			((a)(c2))
			((b)(sel2))
			((r)(out2))
		)
	)
	(_inst outS3 0 37(_ent . andgate)
		(_port
			((a)(c3))
			((b)(sel3))
			((r)(out3))
		)
	)
	(_inst outS4 0 38(_ent . andgate)
		(_port
			((a)(c4))
			((b)(sel4))
			((r)(out4))
		)
	)
	(_inst bigOr 0 41(_ent . or5gate)
		(_port
			((a)(out0))
			((b)(out1))
			((c)(out2))
			((d)(out3))
			((e)(out4))
			((r)(r))
		)
	)
	(_object
		(_port(_int c0 -1 0 7(_ent(_in))))
		(_port(_int c1 -1 0 7(_ent(_in))))
		(_port(_int c2 -1 0 7(_ent(_in))))
		(_port(_int c3 -1 0 7(_ent(_in))))
		(_port(_int c4 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int S 0 0 8(_ent(_in))))
		(_port(_int R -1 0 9(_ent(_out))))
		(_sig(_int nsel0 -1 0 15(_arch(_uni))))
		(_sig(_int nsel1 -1 0 15(_arch(_uni))))
		(_sig(_int nsel2 -1 0 15(_arch(_uni))))
		(_sig(_int sel0 -1 0 16(_arch(_uni))))
		(_sig(_int sel1 -1 0 16(_arch(_uni))))
		(_sig(_int sel2 -1 0 16(_arch(_uni))))
		(_sig(_int sel3 -1 0 16(_arch(_uni))))
		(_sig(_int sel4 -1 0 16(_arch(_uni))))
		(_sig(_int out0 -1 0 17(_arch(_uni))))
		(_sig(_int out1 -1 0 17(_arch(_uni))))
		(_sig(_int out2 -1 0 17(_arch(_uni))))
		(_sig(_int out3 -1 0 17(_arch(_uni))))
		(_sig(_int out4 -1 0 17(_arch(_uni))))
		(_sig(_int o1 -1 0 18(_arch(_uni))))
		(_sig(_int o2 -1 0 18(_arch(_uni))))
		(_sig(_int o3 -1 0 18(_arch(_uni))))
		(_sig(_int o4 -1 0 18(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000051 55 1227          1763853172999 Structural
(_unit VHDL(multiplexer16 0 5(structural 0 13))
	(_version ve8)
	(_time 1763853173000 2025.11.22 18:12:52)
	(_source(\../src/multiplexer16.vhd\))
	(_parameters tan)
	(_code 676931666530607062327e3c3661346162606f6162)
	(_ent
		(_time 1763852445161)
	)
	(_generate gen_mux 0 17(_for 2 )
		(_inst mux 0 18(_ent . multiplexer1)
			(_port
				((c0)(in0(_object 0)))
				((c1)(in1(_object 0)))
				((c2)(in2(_object 0)))
				((c3)(in3(_object 0)))
				((c4)(in4(_object 0)))
				((S)(S))
				((R)(R(_object 0)))
			)
		)
		(_object
			(_cnst(_int i 2 0 17(_arch)))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int S 0 0 7(_ent(_in))))
		(_type(_int ~SIGNED{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int in0 1 0 8(_ent(_in))))
		(_port(_int in1 1 0 8(_ent(_in))))
		(_port(_int in2 1 0 8(_ent(_in))))
		(_port(_int in3 1 0 8(_ent(_in))))
		(_port(_int in4 1 0 8(_ent(_in))))
		(_port(_int R 1 0 9(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 17(_scalar (_to i 0 i 15))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000051 55 3354          1763853173005 structural
(_unit VHDL(alu 0 5(structural 0 14))
	(_version ve8)
	(_time 1763853173006 2025.11.22 18:12:52)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code 77797476232126617274342c237176712470727176)
	(_ent
		(_time 1763852445210)
	)
	(_inst create_adder 0 28(_ent . Adder16)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(_code 10))
			((Sum)(sum))
			((Cout)(coutA))
			((Overflow)(Overflow_add))
		)
	)
	(_inst create_subtractor 0 29(_ent . subtractor16)
		(_port
			((A)(A))
			((B)(B))
			((Diff)(diff))
			((Cout)(coutS))
			((Overflow)(Overflow_sub))
		)
	)
	(_inst create_multiplier 0 30(_ent . multiplier16)
		(_port
			((A)(A))
			((B)(B))
			((Product)(prod32))
			((Ovf)(Overflow_mult))
		)
	)
	(_inst create_mux 0 40(_ent . multiplexer16)
		(_port
			((S)(Op))
			((in0)(sum))
			((in1)(prod16))
			((in2)(passA))
			((in3)(passB))
			((in4)(diff))
			((R)(res))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 7(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int S2 -1 0 8(_ent(_in))))
		(_port(_int S1 -1 0 8(_ent(_in))))
		(_port(_int S0 -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 9(_array -1((_dto i 2 i 0)))))
		(_port(_int status 1 0 9(_ent(_out))))
		(_port(_int Result 0 0 10(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 16(_array -1((_dto i 15 i 0)))))
		(_sig(_int sum 2 0 16(_arch(_uni))))
		(_sig(_int diff 2 0 16(_arch(_uni))))
		(_sig(_int prod16 2 0 16(_arch(_uni))))
		(_sig(_int Binv 2 0 16(_arch(_uni))))
		(_sig(_int res 2 0 16(_arch(_uni))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_sig(_int prod32 3 0 17(_arch(_uni))))
		(_sig(_int coutA -1 0 18(_arch(_uni))))
		(_sig(_int coutS -1 0 18(_arch(_uni))))
		(_sig(_int Overflow_add -1 0 18(_arch(_uni))))
		(_sig(_int Overflow_sub -1 0 18(_arch(_uni))))
		(_sig(_int Overflow_mult -1 0 18(_arch(_uni))))
		(_sig(_int passA 2 0 19(_arch(_uni))))
		(_sig(_int passB 2 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20(_array -1((_dto i 2 i 0)))))
		(_sig(_int Op 4 0 20(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_alias((Op(2))(S2)))(_trgt(20(2)))(_sens(2)))))
			(line__25(_arch 1 0 25(_assignment(_alias((Op(1))(S1)))(_trgt(20(1)))(_sens(3)))))
			(line__26(_arch 2 0 26(_assignment(_alias((Op(0))(S0)))(_trgt(20(0)))(_sens(4)))))
			(line__33(_arch 3 0 33(_assignment(_alias((prod16)(prod32(d_15_0))))(_trgt(9))(_sens(12(d_15_0))))))
			(line__36(_arch 4 0 36(_assignment(_alias((passA)(A)))(_trgt(18))(_sens(0)))))
			(line__37(_arch 5 0 37(_assignment(_alias((passB)(B)))(_trgt(19))(_sens(1)))))
			(line__51(_arch 6 0 51(_assignment(_alias((Result)(res)))(_trgt(6))(_sens(11)))))
			(line__54(_arch 7 0 54(_assignment(_trgt(5(2)))(_sens(15)(16)(17)(20)))))
			(line__62(_arch 8 0 62(_assignment(_trgt(5(1)))(_sens(11)))))
			(line__67(_arch 9 0 67(_assignment(_alias((status(0))(res(15))))(_trgt(5(0)))(_sens(11(15))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (11(15))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(131587)
		(197122)
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 11 -1)
)
I 000051 55 1085          1763853173035 structural
(_unit VHDL(multiplexer2_1 0 5(structural 0 13))
	(_version ve8)
	(_time 1763853173036 2025.11.22 18:12:53)
	(_source(\../src/multiplexer2_1.vhd\))
	(_parameters tan)
	(_code 9698c09895c1918193c48fcdc790c59093919e9093)
	(_ent
		(_time 1763852445295)
	)
	(_inst notS 0 20(_ent . notgate_fast)
		(_port
			((a)(S))
			((r)(nsel))
		)
	)
	(_inst andS0 0 24(_ent . andgate_fast)
		(_port
			((a)(c0))
			((b)(nsel))
			((r)(out0))
		)
	)
	(_inst andS1 0 25(_ent . andgate_fast)
		(_port
			((a)(c1))
			((b)(S))
			((r)(out1))
		)
	)
	(_inst or1 0 28(_ent . orgate_fast)
		(_port
			((a)(out0))
			((b)(out1))
			((r)(R))
		)
	)
	(_object
		(_port(_int c0 -1 0 7(_ent(_in))))
		(_port(_int c1 -1 0 7(_ent(_in))))
		(_port(_int S -1 0 8(_ent(_in))))
		(_port(_int R -1 0 9(_ent(_out))))
		(_sig(_int nsel -1 0 15(_arch(_uni))))
		(_sig(_int out0 -1 0 16(_arch(_uni))))
		(_sig(_int out1 -1 0 16(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000051 55 951           1763853173041 Structural
(_unit VHDL(multiplexer4_2 0 5(structural 0 13))
	(_version ve8)
	(_time 1763853173042 2025.11.22 18:12:53)
	(_source(\../src/mux4_2.vhd\))
	(_parameters tan)
	(_code 9698c09895c1918193998fcdc790c59093919e9093)
	(_ent
		(_time 1763852445341)
	)
	(_generate gen_mux 0 17(_for 1 )
		(_inst mux 0 18(_ent . multiplexer2_1)
			(_port
				((c0)(in0(_object 0)))
				((c1)(in1(_object 0)))
				((S)(S))
				((R)(R(_object 0)))
			)
		)
		(_object
			(_cnst(_int i 1 0 17(_arch)))
		)
	)
	(_object
		(_port(_int S -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int in0 0 0 8(_ent(_in))))
		(_port(_int in1 0 0 8(_ent(_in))))
		(_port(_int R 0 0 9(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~3~13 0 17(_scalar (_to i 0 i 3))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000051 55 957           1763853173047 Structural
(_unit VHDL(multiplexer16_2 0 5(structural 0 13))
	(_version ve8)
	(_time 1763853173048 2025.11.22 18:12:53)
	(_source(\../src/mux16_2.vhd\))
	(_parameters tan)
	(_code 9698c09895c1918193998fcdc790c59093919e9093)
	(_ent
		(_time 1763852445390)
	)
	(_generate gen_mux 0 17(_for 1 )
		(_inst mux 0 18(_ent . multiplexer2_1)
			(_port
				((c0)(in0(_object 0)))
				((c1)(in1(_object 0)))
				((S)(S))
				((R)(R(_object 0)))
			)
		)
		(_object
			(_cnst(_int i 1 0 17(_arch)))
		)
	)
	(_object
		(_port(_int S -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int in0 0 0 8(_ent(_in))))
		(_port(_int in1 0 0 8(_ent(_in))))
		(_port(_int R 0 0 9(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 17(_scalar (_to i 0 i 15))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000051 55 1116          1763853173053 behavioral
(_unit VHDL(pc 0 5(behavioral 0 14))
	(_version ve8)
	(_time 1763853173054 2025.11.22 18:12:53)
	(_source(\../src/pc.vhd\))
	(_parameters tan)
	(_code a6a9a4f1a3f0f2b0a4a8b6fcf4a1a6a0a5a1a6a0a5)
	(_ent
		(_time 1763852445434)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 10(_array -1((_dto i 9 i 0)))))
		(_port(_int pc_out 0 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 15(_array -1((_dto i 9 i 0)))))
		(_sig(_int current_pc 1 0 15(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(2))(_sens(0))(_read(2)))))
			(line__25(_arch 1 0 25(_assignment(_alias((pc_out)(current_pc)))(_trgt(1))(_sens(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavioral 2 -1)
)
I 000051 55 1301          1763853173071 behavioral
(_unit VHDL(ram256 0 5(behavioral 0 15))
	(_version ve8)
	(_time 1763853173072 2025.11.22 18:12:53)
	(_source(\../src/ram256.vhd\))
	(_parameters tan)
	(_code b5bab5e1b1e2b5a6b5b7a0eae2b2b7b3b4b3e1b6b7)
	(_ent
		(_time 1763852445506)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int write_mem -1 0 8(_ent(_in))))
		(_port(_int read_mem -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1((_dto i 7 i 0)))))
		(_port(_int addr 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int data_in 1 0 10(_ent(_in))))
		(_port(_int data_out 1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 16(_array -1((_dto i 15 i 0)))))
		(_type(_int vector_array 0 16(_array 2((_to i 0 i 255)))))
		(_sig(_int ram_array 3 0 17(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_trgt(5)(6))(_sens(0)(1)(2)(3)(4)(6))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (6)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavioral 1 -1)
)
I 000051 55 3522          1763853173092 structural
(_unit VHDL(control_unit 0 5(structural 0 13))
	(_version ve8)
	(_time 1763853173093 2025.11.22 18:12:53)
	(_source(\../src/control_unit.vhd\))
	(_parameters tan)
	(_code c5cbc4909692c4d2c393d79fc2c396c093c2c0c390)
	(_ent
		(_time 1763851924604)
	)
	(_inst uNotOp2 0 18(_ent . notgate)
		(_port
			((a)(op(2)))
			((r)(notOp2))
		)
	)
	(_inst uNotOp1 0 19(_ent . notgate)
		(_port
			((a)(op(1)))
			((r)(notOp1))
		)
	)
	(_inst uNotOp0 0 20(_ent . notgate)
		(_port
			((a)(op(0)))
			((r)(notOp0))
		)
	)
	(_inst uAdd 0 23(_ent . and3gate)
		(_port
			((a)(notOp2))
			((b)(notOp1))
			((c)(notOp0))
			((r)(add))
		)
	)
	(_inst uMult 0 24(_ent . and3gate)
		(_port
			((a)(notOp2))
			((b)(notOp1))
			((c)(op(0)))
			((r)(mult))
		)
	)
	(_inst uPa 0 25(_ent . and3gate)
		(_port
			((a)(notOp2))
			((b)(op(1)))
			((c)(notOp0))
			((r)(pa))
		)
	)
	(_inst uPb 0 26(_ent . and3gate)
		(_port
			((a)(notOp2))
			((b)(op(1)))
			((c)(op(0)))
			((r)(pb))
		)
	)
	(_inst uSub 0 27(_ent . and3gate)
		(_port
			((a)(op(2)))
			((b)(notOp1))
			((c)(notOp0))
			((r)(sub))
		)
	)
	(_inst uLdi 0 28(_ent . and3gate)
		(_port
			((a)(op(2)))
			((b)(notOp1))
			((c)(op(0)))
			((r)(ldi))
		)
	)
	(_inst uSh 0 29(_ent . and3gate)
		(_port
			((a)(op(2)))
			((b)(op(1)))
			((c)(notOp0))
			((r)(sh))
		)
	)
	(_inst uLh 0 30(_ent . and3gate)
		(_port
			((a)(op(2)))
			((b)(op(1)))
			((c)(op(0)))
			((r)(lh))
		)
	)
	(_inst uRegWrite 0 39(_ent . notgate)
		(_port
			((a)(sh))
			((r)(RegWrite))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int op 0 0 7(_ent(_in))))
		(_port(_int ImmToReg -1 0 8(_ent(_out))))
		(_port(_int ReadSrc -1 0 8(_ent(_out))))
		(_port(_int RegWrite -1 0 8(_ent(_out))))
		(_port(_int MemRead -1 0 8(_ent(_out))))
		(_port(_int MemtoReg -1 0 8(_ent(_out))))
		(_port(_int MemWrite -1 0 8(_ent(_out))))
		(_port(_int ALUOp 0 0 9(_ent(_out))))
		(_sig(_int add -1 0 14(_arch(_uni))))
		(_sig(_int mult -1 0 14(_arch(_uni))))
		(_sig(_int pa -1 0 14(_arch(_uni))))
		(_sig(_int pb -1 0 14(_arch(_uni))))
		(_sig(_int sub -1 0 14(_arch(_uni))))
		(_sig(_int ldi -1 0 14(_arch(_uni))))
		(_sig(_int sh -1 0 14(_arch(_uni))))
		(_sig(_int lh -1 0 14(_arch(_uni))))
		(_sig(_int notOp2 -1 0 15(_arch(_uni))))
		(_sig(_int notOp1 -1 0 15(_arch(_uni))))
		(_sig(_int notOp0 -1 0 15(_arch(_uni))))
		(_prcs
			(line__33(_arch 0 0 33(_assignment(_alias((ALUOp(2))(op(2))))(_trgt(7(2)))(_sens(0(2))))))
			(line__34(_arch 1 0 34(_assignment(_alias((ALUOp(1))(op(1))))(_trgt(7(1)))(_sens(0(1))))))
			(line__35(_arch 2 0 35(_assignment(_alias((ALUOp(0))(op(0))))(_trgt(7(0)))(_sens(0(0))))))
			(line__36(_arch 3 0 36(_assignment(_alias((ImmToReg)(ldi)))(_simpleassign BUF)(_trgt(1))(_sens(13)))))
			(line__37(_arch 4 0 37(_assignment(_alias((ReadSrc)(sh)))(_simpleassign BUF)(_trgt(2))(_sens(14)))))
			(line__40(_arch 5 0 40(_assignment(_alias((MemRead)(lh)))(_simpleassign BUF)(_trgt(4))(_sens(15)))))
			(line__41(_arch 6 0 41(_assignment(_alias((MemToReg)(lh)))(_simpleassign BUF)(_trgt(5))(_sens(15)))))
			(line__42(_arch 7 0 42(_assignment(_alias((MemWrite)(sh)))(_simpleassign BUF)(_trgt(6))(_sens(14)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(2))(0(1))(0(0))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 8 -1)
)
I 000051 55 2111          1763853173114 behavioral
(_unit VHDL(register_file 0 5(behavioral 0 18))
	(_version ve8)
	(_time 1763853173115 2025.11.22 18:12:53)
	(_source(\../src/register_file.vhd\))
	(_parameters tan)
	(_code e4ebe4b7e5b3b7f2efe6f7bfb1e2e1e3e6e1b2e2e2)
	(_ent
		(_time 1763852445638)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int reg_write -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 9(_array -1((_dto i 3 i 0)))))
		(_port(_int read_addr1 0 0 9(_ent(_in))))
		(_port(_int read_addr2 0 0 10(_ent(_in))))
		(_port(_int write_addr 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12(_array -1((_dto i 15 i 0)))))
		(_port(_int write_data 1 0 12(_ent(_in))))
		(_port(_int read_data1 1 0 13(_ent(_out))))
		(_port(_int read_data2 1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_type(_int vector_array 0 19(_array 2((_to i 0 i 7)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20(_array -1((_dto i 2 i 0)))))
		(_sig(_int read_3bit1 4 0 20(_arch(_uni))))
		(_sig(_int read_3bit2 4 0 20(_arch(_uni))))
		(_sig(_int write_3bit 4 0 20(_arch(_uni))))
		(_sig(_int reg_array 3 0 21(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_alias((read_3bit1)(read_addr1(d_2_0))))(_trgt(8))(_sens(2(d_2_0))))))
			(line__25(_arch 1 0 25(_assignment(_alias((read_3bit2)(read_addr2(d_2_0))))(_trgt(9))(_sens(3(d_2_0))))))
			(line__26(_arch 2 0 26(_assignment(_alias((write_3bit)(write_addr(d_2_0))))(_trgt(10))(_sens(4(d_2_0))))))
			(line__27(_arch 3 0 27(_prcs(_trgt(11))(_sens(0)(1)(5)(10))(_dssslsensitivity 1)(_mon))))
			(line__36(_arch 4 0 36(_assignment(_trgt(6))(_sens(8)(11))(_mon))))
			(line__37(_arch 5 0 37(_assignment(_trgt(7))(_sens(9)(11))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (11)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavioral 6 -1)
)
I 000051 55 1537          1763853173137 behavioral
(_unit VHDL(instr_mem 0 5(behavioral 0 13))
	(_version ve8)
	(_time 1763853173138 2025.11.22 18:12:53)
	(_source(\../src/instr_mem.vhd\))
	(_parameters tan)
	(_code f4faffa4a5a2a3e3f2f6e6adf3f2a0f2f1f2a0f2fd)
	(_ent
		(_time 1763852445717)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 7(_array -1((_dto i 9 i 0)))))
		(_port(_int addr 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int instruction 1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 14(_array -1((_dto i 15 i 0)))))
		(_type(_int vector_array 0 14(_array 2((_to i 0 i 255)))))
		(_cnst(_int program 3 0 15(_arch(((_string \"0101000000001010"\))((_string \"0101000100000101"\))((_string \"0101001000000000"\))((_string \"0101001100000000"\))((_string \"0101010000000000"\))((_string \"0101010100000000"\))((_string \"0101011000000000"\))((_string \"0101011100000000"\))((_string \"0000001000000001"\))((_string \"0001001100000001"\))((_string \"0100010000000001"\))((_string \"0110001100001011"\))((_string \"0110010000001010"\))((_string \"0111011000001010"\))((_string \"0111011100001011"\))(_others(_others(i 2)))))))
		(_prcs
			(line__34(_arch 0 0 34(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(514)
	)
	(_model . behavioral 1 -1)
)
I 000051 55 2328          1763853173159 structural
(_unit VHDL(instr_decoder 0 5(structural 0 16))
	(_version ve8)
	(_time 1763853173160 2025.11.22 18:12:53)
	(_source(\../src/instr_decoder.vhd\))
	(_parameters tan)
	(_code 030d0905555554140507115a040507050605000555)
	(_ent
		(_time 1763851924650)
	)
	(_inst control 0 21(_ent . control_unit)
		(_port
			((op)(opcode))
			((ImmToReg)(ImmToReg))
			((ReadSrc)(ReadSrc))
			((RegWrite)(RegWrite))
			((MemRead)(MemRead))
			((MemtoReg)(MemToReg))
			((MemWrite)(MemWrite))
			((ALUOp)(ALUOp))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1((_dto i 15 i 0)))))
		(_port(_int instr 0 0 7(_ent(_in))))
		(_port(_int ImmToReg -1 0 8(_ent(_out))))
		(_port(_int ReadSrc -1 0 8(_ent(_out))))
		(_port(_int RegWrite -1 0 8(_ent(_out))))
		(_port(_int MemRead -1 0 8(_ent(_out))))
		(_port(_int MemToReg -1 0 8(_ent(_out))))
		(_port(_int MemWrite -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 9(_array -1((_dto i 2 i 0)))))
		(_port(_int ALUOp 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1((_dto i 3 i 0)))))
		(_port(_int regC 2 0 10(_ent(_out))))
		(_port(_int regA 2 0 10(_ent(_out))))
		(_port(_int regB 2 0 10(_ent(_out))))
		(_port(_int regD 2 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11(_array -1((_dto i 7 i 0)))))
		(_port(_int immed 3 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17(_array -1((_dto i 2 i 0)))))
		(_sig(_int opcode 4 0 17(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_assignment(_alias((opcode)(instr(d_14_12))))(_trgt(13))(_sens(0(d_14_12))))))
			(line__32(_arch 1 0 32(_assignment(_alias((regC)(instr(d_11_8))))(_trgt(8))(_sens(0(d_11_8))))))
			(line__33(_arch 2 0 33(_assignment(_alias((regD)(instr(d_11_8))))(_trgt(11))(_sens(0(d_11_8))))))
			(line__34(_arch 3 0 34(_assignment(_alias((regA)(instr(d_7_4))))(_trgt(9))(_sens(0(d_7_4))))))
			(line__35(_arch 4 0 35(_assignment(_alias((regB)(instr(d_3_0))))(_trgt(10))(_sens(0(d_3_0))))))
			(line__36(_arch 5 0 36(_assignment(_alias((immed)(instr(d_7_0))))(_trgt(12))(_sens(0(d_7_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 6 -1)
)
I 000051 55 3699          1763853173181 structural
(_unit VHDL(cpu 0 5(structural 0 11))
	(_version ve8)
	(_time 1763853173182 2025.11.22 18:12:53)
	(_source(\../src/cpu.vhd\))
	(_parameters tan)
	(_code 232d23262075723527773378772520242324262520)
	(_ent
		(_time 1763852445855)
	)
	(_inst counter 0 40(_ent . pc)
		(_port
			((clk)(clk))
			((pc_out)(current_pc))
		)
	)
	(_inst instructions 0 46(_ent . instr_mem)
		(_port
			((addr)(current_pc))
			((instruction)(current_instr))
		)
	)
	(_inst decode 0 52(_ent . instr_decoder)
		(_port
			((instr)(current_instr))
			((ImmToReg)(ImmToReg))
			((ReadSrc)(ReadSrc))
			((RegWrite)(RegWrite))
			((MemRead)(MemRead))
			((MemToReg)(MemToReg))
			((MemWrite)(MemWrite))
			((ALUOp)(ALUOp))
			((regC)(regC))
			((regA)(regA))
			((regB)(regB))
			((regD)(regD))
			((immed)(immediate))
		)
	)
	(_inst read2_mux 0 69(_ent . multiplexer4_2)
		(_port
			((S)(ReadSrc))
			((in0)(regB))
			((in1)(regC))
			((R)(reg_addr2))
		)
	)
	(_inst registers 0 77(_ent . register_file)
		(_port
			((clk)(clk))
			((reg_write)(RegWrite))
			((read_addr1)(regA))
			((read_addr2)(reg_addr2))
			((write_addr)(regC))
			((write_data)(reg_write_data))
			((read_data1)(reg_read1))
			((read_data2)(reg_read2))
		)
	)
	(_inst loadImmMux 0 89(_ent . multiplexer16_2)
		(_port
			((S)(ImmToReg))
			((in0)(memRegRes))
			((in1)(signExt_imm))
			((R)(reg_write_data))
		)
	)
	(_inst execute 0 97(_ent . alu)
		(_port
			((A)(reg_read1))
			((B)(reg_read2))
			((S2)(ALUOp(2)))
			((S1)(ALUOp(1)))
			((S0)(ALUOp(0)))
			((status)(aluStatus))
			((Result)(aluRes))
		)
	)
	(_inst datamem 0 108(_ent . ram256)
		(_port
			((clk)(clk))
			((write_mem)(MemWrite))
			((read_mem)(MemRead))
			((addr)(immediate))
			((data_in)(reg_read2))
			((data_out)(memory_out))
		)
	)
	(_inst regMux 0 118(_ent . multiplexer16_2)
		(_port
			((S)(MemToReg))
			((in0)(aluRes))
			((in1)(memory_out))
			((R)(memRegRes))
		)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 13(_array -1((_dto i 9 i 0)))))
		(_sig(_int current_pc 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 16(_array -1((_dto i 15 i 0)))))
		(_sig(_int current_instr 1 0 16(_arch(_uni))))
		(_sig(_int ImmToReg -1 0 19(_arch(_uni))))
		(_sig(_int ReadSrc -1 0 19(_arch(_uni))))
		(_sig(_int RegWrite -1 0 19(_arch(_uni))))
		(_sig(_int MemRead -1 0 19(_arch(_uni))))
		(_sig(_int MemToReg -1 0 19(_arch(_uni))))
		(_sig(_int MemWrite -1 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20(_array -1((_dto i 2 i 0)))))
		(_sig(_int ALUOp 2 0 20(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1((_dto i 3 i 0)))))
		(_sig(_int regC 3 0 21(_arch(_uni))))
		(_sig(_int regA 3 0 21(_arch(_uni))))
		(_sig(_int regB 3 0 21(_arch(_uni))))
		(_sig(_int regD 3 0 21(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 22(_array -1((_dto i 7 i 0)))))
		(_sig(_int immediate 4 0 22(_arch(_uni))))
		(_sig(_int reg_addr2 3 0 25(_arch(_uni))))
		(_sig(_int reg_write_data 1 0 26(_arch(_uni))))
		(_sig(_int signExt_imm 1 0 26(_arch(_uni))))
		(_sig(_int reg_read1 1 0 26(_arch(_uni))))
		(_sig(_int reg_read2 1 0 26(_arch(_uni))))
		(_sig(_int aluStatus 2 0 29(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 30(_array -1((_dto i 15 i 0)))))
		(_sig(_int aluRes 5 0 30(_arch(_uni))))
		(_sig(_int memory_out 1 0 33(_arch(_uni))))
		(_sig(_int memRegRes 1 0 36(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000051 55 4134          1763853555131 structural
(_unit VHDL(cpu 0 5(structural 0 13))
	(_version ve8)
	(_time 1763853555132 2025.11.22 18:19:15)
	(_source(\../src/cpu.vhd\))
	(_parameters tan)
	(_code 24272021207275322076347f702227232423212227)
	(_ent
		(_time 1763853555129)
	)
	(_inst counter 0 42(_ent . pc)
		(_port
			((clk)(clk))
			((pc_out)(current_pc))
		)
	)
	(_inst instructions 0 48(_ent . instr_mem)
		(_port
			((addr)(current_pc))
			((instruction)(current_instr))
		)
	)
	(_inst decode 0 54(_ent . instr_decoder)
		(_port
			((instr)(current_instr))
			((ImmToReg)(ImmToReg))
			((ReadSrc)(ReadSrc))
			((RegWrite)(RegWrite))
			((MemRead)(MemRead))
			((MemToReg)(MemToReg))
			((MemWrite)(MemWrite))
			((ALUOp)(ALUOp))
			((regC)(regC))
			((regA)(regA))
			((regB)(regB))
			((regD)(regD))
			((immed)(immediate))
		)
	)
	(_inst read2_mux 0 71(_ent . multiplexer4_2)
		(_port
			((S)(ReadSrc))
			((in0)(regB))
			((in1)(regC))
			((R)(reg_addr2))
		)
	)
	(_inst registers 0 79(_ent . register_file)
		(_port
			((clk)(clk))
			((reg_write)(RegWrite))
			((read_addr1)(regA))
			((read_addr2)(reg_addr2))
			((write_addr)(regC))
			((write_data)(reg_write_data))
			((read_data1)(reg_read1))
			((read_data2)(reg_read2))
		)
	)
	(_inst loadImmMux 0 91(_ent . multiplexer16_2)
		(_port
			((S)(ImmToReg))
			((in0)(memRegRes))
			((in1)(signExt_imm))
			((R)(reg_write_data))
		)
	)
	(_inst execute 0 99(_ent . alu)
		(_port
			((A)(reg_read1))
			((B)(reg_read2))
			((S2)(ALUOp(2)))
			((S1)(ALUOp(1)))
			((S0)(ALUOp(0)))
			((status)(aluStatus))
			((Result)(aluRes))
		)
	)
	(_inst datamem 0 110(_ent . ram256)
		(_port
			((clk)(clk))
			((write_mem)(MemWrite))
			((read_mem)(MemRead))
			((addr)(immediate))
			((data_in)(reg_read2))
			((data_out)(memory_out))
		)
	)
	(_inst regMux 0 120(_ent . multiplexer16_2)
		(_port
			((S)(MemToReg))
			((in0)(aluRes))
			((in1)(memory_out))
			((R)(memRegRes))
		)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int reg0_out 0 0 9(_ent(_out))))
		(_port(_int reg1_out 0 0 9(_ent(_out))))
		(_port(_int reg2_out 0 0 9(_ent(_out))))
		(_port(_int reg3_out 0 0 9(_ent(_out))))
		(_port(_int reg4_out 0 0 9(_ent(_out))))
		(_port(_int reg5_out 0 0 9(_ent(_out))))
		(_port(_int reg6_out 0 0 9(_ent(_out))))
		(_port(_int reg7_out 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 15(_array -1((_dto i 9 i 0)))))
		(_sig(_int current_pc 1 0 15(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 18(_array -1((_dto i 15 i 0)))))
		(_sig(_int current_instr 2 0 18(_arch(_uni))))
		(_sig(_int ImmToReg -1 0 21(_arch(_uni))))
		(_sig(_int ReadSrc -1 0 21(_arch(_uni))))
		(_sig(_int RegWrite -1 0 21(_arch(_uni))))
		(_sig(_int MemRead -1 0 21(_arch(_uni))))
		(_sig(_int MemToReg -1 0 21(_arch(_uni))))
		(_sig(_int MemWrite -1 0 21(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 22(_array -1((_dto i 2 i 0)))))
		(_sig(_int ALUOp 3 0 22(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 23(_array -1((_dto i 3 i 0)))))
		(_sig(_int regC 4 0 23(_arch(_uni))))
		(_sig(_int regA 4 0 23(_arch(_uni))))
		(_sig(_int regB 4 0 23(_arch(_uni))))
		(_sig(_int regD 4 0 23(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 24(_array -1((_dto i 7 i 0)))))
		(_sig(_int immediate 5 0 24(_arch(_uni))))
		(_sig(_int reg_addr2 4 0 27(_arch(_uni))))
		(_sig(_int reg_write_data 2 0 28(_arch(_uni))))
		(_sig(_int signExt_imm 2 0 28(_arch(_uni))))
		(_sig(_int reg_read1 2 0 28(_arch(_uni))))
		(_sig(_int reg_read2 2 0 28(_arch(_uni))))
		(_sig(_int aluStatus 3 0 31(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 32(_array -1((_dto i 15 i 0)))))
		(_sig(_int aluRes 6 0 32(_arch(_uni))))
		(_sig(_int memory_out 2 0 35(_arch(_uni))))
		(_sig(_int memRegRes 2 0 38(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1757          1763853601927 TB_ARCHITECTURE
(_unit VHDL(cpu_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1763853601928 2025.11.22 18:20:01)
	(_source(\../src/TestBench/cpu_TB.vhd\))
	(_parameters tan)
	(_code f1f7a6a0f0a7a0e4a4fee5aba2f7f2f6f1f6f4f4a7)
	(_ent
		(_time 1763853601920)
	)
	(_comp
		(cpu
			(_object
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int reg0_out 0 0 15(_ent (_out))))
				(_port(_int reg1_out 0 0 16(_ent (_out))))
				(_port(_int reg2_out 0 0 17(_ent (_out))))
				(_port(_int reg3_out 0 0 18(_ent (_out))))
				(_port(_int reg4_out 0 0 19(_ent (_out))))
				(_port(_int reg5_out 0 0 20(_ent (_out))))
				(_port(_int reg6_out 0 0 21(_ent (_out))))
				(_port(_int reg7_out 0 0 22(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 42(_comp cpu)
		(_port
			((clk)(clk))
			((reg0_out)(reg0_out))
			((reg1_out)(reg1_out))
			((reg2_out)(reg2_out))
			((reg3_out)(reg3_out))
			((reg4_out)(reg4_out))
			((reg5_out)(reg5_out))
			((reg6_out)(reg6_out))
			((reg7_out)(reg7_out))
		)
		(_use(_ent . cpu)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 15(_array -1((_dto i 15 i 0)))))
		(_sig(_int clk -1 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 28(_array -1((_dto i 15 i 0)))))
		(_sig(_int reg0_out 1 0 28(_arch(_uni))))
		(_sig(_int reg1_out 1 0 29(_arch(_uni))))
		(_sig(_int reg2_out 1 0 30(_arch(_uni))))
		(_sig(_int reg3_out 1 0 31(_arch(_uni))))
		(_sig(_int reg4_out 1 0 32(_arch(_uni))))
		(_sig(_int reg5_out 1 0 33(_arch(_uni))))
		(_sig(_int reg6_out 1 0 34(_arch(_uni))))
		(_sig(_int reg7_out 1 0 35(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000036 55 382 0 testbench_for_cpu
(_configuration VHDL (testbench_for_cpu 0 59 (cpu_tb))
	(_version ve8)
	(_time 1763853601939 2025.11.22 18:20:01)
	(_source(\../src/TestBench/cpu_TB.vhd\))
	(_parameters tan)
	(_code 00075106055657170401125a540655060306080556)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . cpu structural
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000051 55 1422          1763854925429 behavioral
(_unit VHDL(ram256 0 5(behavioral 0 15))
	(_version ve8)
	(_time 1763854925430 2025.11.22 18:42:05)
	(_source(\../src/ram256.vhd\))
	(_parameters tan)
	(_code ddd9898f888addcedddcc8828adadfdbdcdb89dedf)
	(_ent
		(_time 1763852445506)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int write_mem -1 0 8(_ent(_in))))
		(_port(_int read_mem -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1((_dto i 7 i 0)))))
		(_port(_int addr 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int data_in 1 0 10(_ent(_in))))
		(_port(_int data_out 1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 16(_array -1((_dto i 15 i 0)))))
		(_type(_int vector_array 0 16(_array 2((_to i 0 i 255)))))
		(_sig(_int ram_array 3 0 17(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_trgt(6))(_sens(0)(1)(3)(4))(_dssslsensitivity 1)(_mon))))
			(line__31(_arch 1 0 31(_assignment(_trgt(5))(_sens(2)(3)(6))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (6)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . behavioral 2 -1)
)
I 000051 55 556           1763854933804 behavioral
(_unit VHDL(notgate 0 4(behavioral 0 9))
	(_version ve8)
	(_time 1763854933805 2025.11.22 18:42:13)
	(_source(\../src/notgate.vhd\))
	(_parameters tan)
	(_code 9494c19bc6c2c48293c085cfc1929192c192c29390)
	(_ent
		(_time 1763851924726)
	)
	(_object
		(_port(_int a -1 0 5(_ent(_in))))
		(_port(_int r -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavioral 1 -1)
)
I 000051 55 604           1763854933845 structural
(_unit VHDL(orgate_fast 0 4(structural 0 9))
	(_version ve8)
	(_time 1763854933846 2025.11.22 18:42:13)
	(_source(\../src/orgate_fast.vhd\))
	(_parameters tan)
	(_code b3b3e5e6b2e4e0a5b2e6a7e9e7b6e5b5b5b5b2b4b0)
	(_ent
		(_time 1763852444121)
	)
	(_object
		(_port(_int a -1 0 5(_ent(_in))))
		(_port(_int b -1 0 5(_ent(_in))))
		(_port(_int r -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 716           1763854933884 structural
(_unit VHDL(or5gate 0 4(structural 0 9))
	(_version ve8)
	(_time 1763854933885 2025.11.22 18:42:13)
	(_source(\../src/or5gate.vhd\))
	(_parameters tan)
	(_code e2e2b4b0e2b0b3f4e5b6f3b9b7e4e7e4b4e5e0e1e7)
	(_ent
		(_time 1763852444190)
	)
	(_object
		(_port(_int a -1 0 5(_ent(_in))))
		(_port(_int b -1 0 5(_ent(_in))))
		(_port(_int c -1 0 5(_ent(_in))))
		(_port(_int d -1 0 5(_ent(_in))))
		(_port(_int e -1 0 5(_ent(_in))))
		(_port(_int r -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(5))(_sens(0)(1)(2)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 639           1763854933916 behavioral
(_unit VHDL(and3gate 0 4(behavioral 0 11))
	(_version ve8)
	(_time 1763854933917 2025.11.22 18:42:13)
	(_source(\../src/and3gate.vhd\))
	(_parameters tan)
	(_code 01010107555651120253165b510605070407000754)
	(_ent
		(_time 1763851924528)
	)
	(_object
		(_port(_int a -1 0 6(_ent(_in))))
		(_port(_int b -1 0 6(_ent(_in))))
		(_port(_int c -1 0 6(_ent(_in))))
		(_port(_int r -1 0 7(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavioral 1 -1)
)
I 000051 55 594           1763854933947 structural
(_unit VHDL(orgate 0 4(structural 0 9))
	(_version ve8)
	(_time 1763854933948 2025.11.22 18:42:13)
	(_source(\../src/orgate.vhd\))
	(_parameters tan)
	(_code 20207725227773362175347a742676272226272621)
	(_ent
		(_time 1763852444347)
	)
	(_object
		(_port(_int a -1 0 5(_ent(_in))))
		(_port(_int b -1 0 5(_ent(_in))))
		(_port(_int r -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 597           1763854933976 behavioral
(_unit VHDL(xorgate 0 4(behavioral 0 12))
	(_version ve8)
	(_time 1763854933977 2025.11.22 18:42:13)
	(_source(\../src/xorgate.vhd\))
	(_parameters tan)
	(_code 3f3e363a3f696929386c2e646a393a38373969383d)
	(_ent
		(_time 1763852444417)
	)
	(_object
		(_port(_int a -1 0 6(_ent(_in))))
		(_port(_int b -1 0 7(_ent(_in))))
		(_port(_int r -1 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavioral 1 -1)
)
I 000051 55 796           1763854933999 structural
(_unit VHDL(or7gate 0 4(structural 0 9))
	(_version ve8)
	(_time 1763854934000 2025.11.22 18:42:13)
	(_source(\../src/or7gate.vhd\))
	(_parameters tan)
	(_code 4f4f184c1b1d1c59481b5e141a494a4919484d4c48)
	(_ent
		(_time 1763851924802)
	)
	(_object
		(_port(_int a -1 0 5(_ent(_in))))
		(_port(_int b -1 0 5(_ent(_in))))
		(_port(_int c -1 0 5(_ent(_in))))
		(_port(_int d -1 0 5(_ent(_in))))
		(_port(_int e -1 0 5(_ent(_in))))
		(_port(_int f -1 0 5(_ent(_in))))
		(_port(_int g -1 0 5(_ent(_in))))
		(_port(_int r -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(7))(_sens(0)(1)(2)(3)(4)(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 607           1763854934039 behavioral
(_unit VHDL(andgate_fast 0 4(behavioral 0 12))
	(_version ve8)
	(_time 1763854934040 2025.11.22 18:42:14)
	(_source(\../src/andgate_fast.vhd\))
	(_parameters tan)
	(_code 7e7e7e7f7e292e68792d6f252b787b7b287878787f)
	(_ent
		(_time 1763852444585)
	)
	(_object
		(_port(_int a -1 0 6(_ent(_in))))
		(_port(_int b -1 0 7(_ent(_in))))
		(_port(_int r -1 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavioral 1 -1)
)
I 000051 55 603           1763854934071 behavioral
(_unit VHDL(notgate_fast 0 4(behavioral 0 9))
	(_version ve8)
	(_time 1763854934072 2025.11.22 18:42:14)
	(_source(\../src/notgate_fast.vhd\))
	(_parameters tan)
	(_code 9d9dc9929fcbcd8b9ac98cc6c89b9898cb9b9b9b9c)
	(_ent
		(_time 1763852444650)
	)
	(_object
		(_port(_int a -1 0 5(_ent(_in))))
		(_port(_int r -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_alias((r)(a)))(_simpleassign "not")(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavioral 1 -1)
)
I 000051 55 597           1763854934093 behavioral
(_unit VHDL(andgate 0 4(behavioral 0 12))
	(_version ve8)
	(_time 1763854934094 2025.11.22 18:42:14)
	(_source(\../src/andgate.vhd\))
	(_parameters tan)
	(_code adadadfaacfafdbbaafebcf6f8aba8abacabf8aba9)
	(_ent
		(_time 1763852444724)
	)
	(_object
		(_port(_int a -1 0 6(_ent(_in))))
		(_port(_int b -1 0 7(_ent(_in))))
		(_port(_int r -1 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavioral 1 -1)
)
I 000051 55 721           1763854934130 structural
(_unit VHDL(halfadder 0 5(structural 0 15))
	(_version ve8)
	(_time 1763854934131 2025.11.22 18:42:14)
	(_source(\../src/halfadder.vhd\))
	(_parameters tan)
	(_code ccccc5999e9bcbdacbcedd9699cac8cac9cbcecac4)
	(_ent
		(_time 1763852444803)
	)
	(_inst u1 0 19(_ent . xorgate)
		(_port
			((a)(a))
			((b)(b))
			((r)(R))
		)
	)
	(_inst u2 0 21(_ent . andgate)
		(_port
			((a)(a))
			((b)(b))
			((r)(Carry))
		)
	)
	(_object
		(_port(_int A -1 0 7(_ent(_in))))
		(_port(_int B -1 0 8(_ent(_in))))
		(_port(_int R -1 0 9(_ent(_out))))
		(_port(_int Carry -1 0 10(_ent(_out))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 1056          1763854934136 structural
(_unit VHDL(fulladder 0 6(structural 0 15))
	(_version ve8)
	(_time 1763854934137 2025.11.22 18:42:14)
	(_source(\../src/fulladder.vhd\))
	(_parameters tan)
	(_code dcdcdb8f8a8bdbca8eddcd8689dad8dad9dbdedada)
	(_ent
		(_time 1763852444845)
	)
	(_inst u1 0 21(_ent . halfadder)
		(_port
			((A)(a))
			((B)(b))
			((R)(sum1))
			((Carry)(carry1))
		)
	)
	(_inst u2 0 22(_ent . halfadder)
		(_port
			((A)(sum1))
			((B)(cin))
			((R)(sum))
			((Carry)(carry2))
		)
	)
	(_inst carryout 0 23(_ent . orgate)
		(_port
			((a)(carry1))
			((b)(carry2))
			((r)(cout))
		)
	)
	(_object
		(_port(_int a -1 0 8(_ent(_in))))
		(_port(_int b -1 0 9(_ent(_in))))
		(_port(_int cin -1 0 10(_ent(_in))))
		(_port(_int sum -1 0 11(_ent(_out))))
		(_port(_int cout -1 0 12(_ent(_out))))
		(_sig(_int sum1 -1 0 17(_arch(_uni))))
		(_sig(_int carry1 -1 0 17(_arch(_uni))))
		(_sig(_int carry2 -1 0 17(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 1809          1763854934158 structural
(_unit VHDL(adder16 0 8(structural 0 19))
	(_version ve8)
	(_time 1763854934159 2025.11.22 18:42:14)
	(_source(\../src/adder16.vhd\))
	(_parameters tan)
	(_code ebebebb8bdbcbbfdeceaf9b4bbe8ededeaedefedef)
	(_ent
		(_time 1763852444890)
	)
	(_generate create_FAs 0 27(_for 3 )
		(_inst FA 0 28(_ent . fulladder)
			(_port
				((a)(A(_object 0)))
				((b)(B(_object 0)))
				((cin)(carry(_object 0)))
				((sum)(sum_int(_object 0)))
				((cout)(carry(_index 4)))
			)
		)
		(_object
			(_cnst(_int i 3 0 27(_arch)))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 10(_ent(_in))))
		(_port(_int B 0 0 11(_ent(_in))))
		(_port(_int Cin -1 0 12(_ent(_in))))
		(_port(_int Sum 0 0 13(_ent(_out))))
		(_port(_int Cout -1 0 14(_ent(_out))))
		(_port(_int Overflow -1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 21(_array -1((_dto i 16 i 0)))))
		(_sig(_int carry 1 0 21(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_sig(_int sum_int 2 0 23(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 27(_scalar (_to i 0 i 15))))
		(_prcs
			(line__25(_arch 0 0 25(_assignment(_alias((carry(0))(Cin)))(_trgt(6(0)))(_sens(2)))))
			(line__31(_arch 1 0 31(_assignment(_alias((Sum)(sum_int)))(_trgt(3))(_sens(7)))))
			(line__33(_arch 2 0 33(_assignment(_alias((Cout)(carry(16))))(_simpleassign BUF)(_trgt(4))(_sens(6(16))))))
			(line__36(_arch 3 0 36(_assignment(_trgt(5))(_sens(0(15))(1(15))(7(15))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_part (6(16))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 5 -1)
)
I 000051 55 2069          1763854934201 structural
(_unit VHDL(subtractor16 0 7(structural 0 17))
	(_version ve8)
	(_time 1763854934202 2025.11.22 18:42:14)
	(_source(\../src/subtractor16.vhd\))
	(_parameters tan)
	(_code 1a1b1b1c4e4d4c0d1c4908404a1c191d1e1c4c1d18)
	(_ent
		(_time 1763852444966)
	)
	(_generate create_notB 0 26(_for 3 )
		(_inst notB 0 27(_ent . notgate)
			(_port
				((a)(B(_object 0)))
				((r)(Binv(_object 0)))
			)
		)
		(_object
			(_cnst(_int i 3 0 26(_arch)))
		)
	)
	(_generate create_FAs 0 33(_for 4 )
		(_inst FA 0 34(_ent . fulladder)
			(_port
				((a)(A(_object 1)))
				((b)(Binv(_object 1)))
				((cin)(carry(_object 1)))
				((sum)(diff_int(_object 1)))
				((cout)(carry(_index 4)))
			)
		)
		(_object
			(_cnst(_int i 4 0 33(_arch)))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 9(_ent(_in))))
		(_port(_int B 0 0 10(_ent(_in))))
		(_port(_int Diff 0 0 11(_ent(_out))))
		(_port(_int Cout -1 0 12(_ent(_out))))
		(_port(_int Overflow -1 0 13(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_sig(_int Binv 1 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 21(_array -1((_dto i 16 i 0)))))
		(_sig(_int carry 2 0 21(_arch(_uni))))
		(_sig(_int diff_int 1 0 23(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 26(_scalar (_to i 0 i 15))))
		(_type(_int ~INTEGER~range~0~to~15~131 0 33(_scalar (_to i 0 i 15))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(6(0))))))
			(line__37(_arch 1 0 37(_assignment(_alias((Diff)(diff_int)))(_trgt(2))(_sens(7)))))
			(line__39(_arch 2 0 39(_assignment(_alias((Cout)(carry(16))))(_simpleassign BUF)(_trgt(3))(_sens(6(16))))))
			(line__42(_arch 3 0 42(_assignment(_trgt(4))(_sens(0(15))(1(15))(7(15))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_part (6(16))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 5 -1)
)
I 000051 55 1907          1763854934239 behavioral
(_unit VHDL(multiplier16 0 7(behavioral 0 17))
	(_version ve8)
	(_time 1763854934240 2025.11.22 18:42:14)
	(_source(\../src/multiplier16.vhd\))
	(_parameters tan)
	(_code 49491f4a451e4e5e4e1c5012184f1a4f404f4c4e4b)
	(_ent
		(_time 1763852445047)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 9(_ent(_in))))
		(_port(_int B 0 0 10(_ent(_in))))
		(_type(_int ~SIGNED{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int Product 1 0 11(_ent(_out))))
		(_port(_int Ovf -1 0 12(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_sig(_int multiplicand 2 0 19(_arch(_uni))))
		(_sig(_int multiplier 2 0 20(_arch(_uni))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 21(_array -1((_dto i 31 i 0)))))
		(_sig(_int result 3 0 21(_arch(_uni))))
		(_type(_int ~SIGNED{31~downto~0}~132 0 25(_array -1((_dto i 31 i 0)))))
		(_var(_int temp_result 4 0 25(_prcs 0)))
		(_type(_int ~SIGNED{31~downto~0}~134 0 26(_array -1((_dto i 31 i 0)))))
		(_var(_int mcand 5 0 26(_prcs 0)))
		(_type(_int ~SIGNED{15~downto~0}~136 0 27(_array -1((_dto i 15 i 0)))))
		(_var(_int mlt 6 0 27(_prcs 0)))
		(_var(_int sign -1 0 28(_prcs 0)))
		(_type(_int ~SIGNED{15~downto~0}~138 0 29(_array -1((_dto i 15 i 0)))))
		(_var(_int sign_extend 7 0 29(_prcs 0)))
		(_prcs
			(line__24(_arch 0 0 24(_prcs(_simple)(_trgt(6)(3))(_sens(0)(1))(_mon))))
			(line__61(_arch 1 0 61(_assignment(_alias((Product)(result)))(_trgt(2))(_sens(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behavioral 2 -1)
)
I 000051 55 2986          1763854934264 structural
(_unit VHDL(multiplexer1 0 5(structural 0 13))
	(_version ve8)
	(_time 1763854934265 2025.11.22 18:42:14)
	(_source(\../src/multiplexer1.vhd\))
	(_parameters tan)
	(_code 59590f5b550e5e4e5f0e4002085f0a5f5c5e515f5c)
	(_ent
		(_time 1763852445117)
	)
	(_inst notS0 0 22(_ent . notgate)
		(_port
			((a)(S(0)))
			((r)(nsel0))
		)
	)
	(_inst notS1 0 23(_ent . notgate)
		(_port
			((a)(S(1)))
			((r)(nsel1))
		)
	)
	(_inst notS2 0 24(_ent . notgate)
		(_port
			((a)(S(2)))
			((r)(nsel2))
		)
	)
	(_inst andS0 0 27(_ent . and3gate)
		(_port
			((a)(nsel2))
			((b)(nsel1))
			((c)(nsel0))
			((r)(sel0))
		)
	)
	(_inst andS1 0 28(_ent . and3gate)
		(_port
			((a)(nsel2))
			((b)(nsel1))
			((c)(S(0)))
			((r)(sel1))
		)
	)
	(_inst andS2 0 29(_ent . and3gate)
		(_port
			((a)(nsel2))
			((b)(S(1)))
			((c)(nsel0))
			((r)(sel2))
		)
	)
	(_inst andS3 0 30(_ent . and3gate)
		(_port
			((a)(nsel2))
			((b)(S(1)))
			((c)(S(0)))
			((r)(sel3))
		)
	)
	(_inst andS4 0 31(_ent . and3gate)
		(_port
			((a)(S(2)))
			((b)(nsel1))
			((c)(nsel0))
			((r)(sel4))
		)
	)
	(_inst outS0 0 34(_ent . andgate)
		(_port
			((a)(c0))
			((b)(sel0))
			((r)(out0))
		)
	)
	(_inst outS1 0 35(_ent . andgate)
		(_port
			((a)(c1))
			((b)(sel1))
			((r)(out1))
		)
	)
	(_inst outS2 0 36(_ent . andgate)
		(_port
			((a)(c2))
			((b)(sel2))
			((r)(out2))
		)
	)
	(_inst outS3 0 37(_ent . andgate)
		(_port
			((a)(c3))
			((b)(sel3))
			((r)(out3))
		)
	)
	(_inst outS4 0 38(_ent . andgate)
		(_port
			((a)(c4))
			((b)(sel4))
			((r)(out4))
		)
	)
	(_inst bigOr 0 41(_ent . or5gate)
		(_port
			((a)(out0))
			((b)(out1))
			((c)(out2))
			((d)(out3))
			((e)(out4))
			((r)(r))
		)
	)
	(_object
		(_port(_int c0 -1 0 7(_ent(_in))))
		(_port(_int c1 -1 0 7(_ent(_in))))
		(_port(_int c2 -1 0 7(_ent(_in))))
		(_port(_int c3 -1 0 7(_ent(_in))))
		(_port(_int c4 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int S 0 0 8(_ent(_in))))
		(_port(_int R -1 0 9(_ent(_out))))
		(_sig(_int nsel0 -1 0 15(_arch(_uni))))
		(_sig(_int nsel1 -1 0 15(_arch(_uni))))
		(_sig(_int nsel2 -1 0 15(_arch(_uni))))
		(_sig(_int sel0 -1 0 16(_arch(_uni))))
		(_sig(_int sel1 -1 0 16(_arch(_uni))))
		(_sig(_int sel2 -1 0 16(_arch(_uni))))
		(_sig(_int sel3 -1 0 16(_arch(_uni))))
		(_sig(_int sel4 -1 0 16(_arch(_uni))))
		(_sig(_int out0 -1 0 17(_arch(_uni))))
		(_sig(_int out1 -1 0 17(_arch(_uni))))
		(_sig(_int out2 -1 0 17(_arch(_uni))))
		(_sig(_int out3 -1 0 17(_arch(_uni))))
		(_sig(_int out4 -1 0 17(_arch(_uni))))
		(_sig(_int o1 -1 0 18(_arch(_uni))))
		(_sig(_int o2 -1 0 18(_arch(_uni))))
		(_sig(_int o3 -1 0 18(_arch(_uni))))
		(_sig(_int o4 -1 0 18(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000051 55 1227          1763854934270 Structural
(_unit VHDL(multiplexer16 0 5(structural 0 13))
	(_version ve8)
	(_time 1763854934271 2025.11.22 18:42:14)
	(_source(\../src/multiplexer16.vhd\))
	(_parameters tan)
	(_code 68683e69653f6f7f6d3d7133396e3b6e6d6f606e6d)
	(_ent
		(_time 1763852445161)
	)
	(_generate gen_mux 0 17(_for 2 )
		(_inst mux 0 18(_ent . multiplexer1)
			(_port
				((c0)(in0(_object 0)))
				((c1)(in1(_object 0)))
				((c2)(in2(_object 0)))
				((c3)(in3(_object 0)))
				((c4)(in4(_object 0)))
				((S)(S))
				((R)(R(_object 0)))
			)
		)
		(_object
			(_cnst(_int i 2 0 17(_arch)))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int S 0 0 7(_ent(_in))))
		(_type(_int ~SIGNED{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int in0 1 0 8(_ent(_in))))
		(_port(_int in1 1 0 8(_ent(_in))))
		(_port(_int in2 1 0 8(_ent(_in))))
		(_port(_int in3 1 0 8(_ent(_in))))
		(_port(_int in4 1 0 8(_ent(_in))))
		(_port(_int R 1 0 9(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 17(_scalar (_to i 0 i 15))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000051 55 3354          1763854934282 structural
(_unit VHDL(alu 0 5(structural 0 14))
	(_version ve8)
	(_time 1763854934283 2025.11.22 18:42:14)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code 68686b68333e397e6d6b2b333c6e696e3b6f6d6e69)
	(_ent
		(_time 1763852445210)
	)
	(_inst create_adder 0 28(_ent . Adder16)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(_code 10))
			((Sum)(sum))
			((Cout)(coutA))
			((Overflow)(Overflow_add))
		)
	)
	(_inst create_subtractor 0 29(_ent . subtractor16)
		(_port
			((A)(A))
			((B)(B))
			((Diff)(diff))
			((Cout)(coutS))
			((Overflow)(Overflow_sub))
		)
	)
	(_inst create_multiplier 0 30(_ent . multiplier16)
		(_port
			((A)(A))
			((B)(B))
			((Product)(prod32))
			((Ovf)(Overflow_mult))
		)
	)
	(_inst create_mux 0 40(_ent . multiplexer16)
		(_port
			((S)(Op))
			((in0)(sum))
			((in1)(prod16))
			((in2)(passA))
			((in3)(passB))
			((in4)(diff))
			((R)(res))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 7(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int S2 -1 0 8(_ent(_in))))
		(_port(_int S1 -1 0 8(_ent(_in))))
		(_port(_int S0 -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 9(_array -1((_dto i 2 i 0)))))
		(_port(_int status 1 0 9(_ent(_out))))
		(_port(_int Result 0 0 10(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 16(_array -1((_dto i 15 i 0)))))
		(_sig(_int sum 2 0 16(_arch(_uni))))
		(_sig(_int diff 2 0 16(_arch(_uni))))
		(_sig(_int prod16 2 0 16(_arch(_uni))))
		(_sig(_int Binv 2 0 16(_arch(_uni))))
		(_sig(_int res 2 0 16(_arch(_uni))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_sig(_int prod32 3 0 17(_arch(_uni))))
		(_sig(_int coutA -1 0 18(_arch(_uni))))
		(_sig(_int coutS -1 0 18(_arch(_uni))))
		(_sig(_int Overflow_add -1 0 18(_arch(_uni))))
		(_sig(_int Overflow_sub -1 0 18(_arch(_uni))))
		(_sig(_int Overflow_mult -1 0 18(_arch(_uni))))
		(_sig(_int passA 2 0 19(_arch(_uni))))
		(_sig(_int passB 2 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20(_array -1((_dto i 2 i 0)))))
		(_sig(_int Op 4 0 20(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_alias((Op(2))(S2)))(_trgt(20(2)))(_sens(2)))))
			(line__25(_arch 1 0 25(_assignment(_alias((Op(1))(S1)))(_trgt(20(1)))(_sens(3)))))
			(line__26(_arch 2 0 26(_assignment(_alias((Op(0))(S0)))(_trgt(20(0)))(_sens(4)))))
			(line__33(_arch 3 0 33(_assignment(_alias((prod16)(prod32(d_15_0))))(_trgt(9))(_sens(12(d_15_0))))))
			(line__36(_arch 4 0 36(_assignment(_alias((passA)(A)))(_trgt(18))(_sens(0)))))
			(line__37(_arch 5 0 37(_assignment(_alias((passB)(B)))(_trgt(19))(_sens(1)))))
			(line__51(_arch 6 0 51(_assignment(_alias((Result)(res)))(_trgt(6))(_sens(11)))))
			(line__54(_arch 7 0 54(_assignment(_trgt(5(2)))(_sens(15)(16)(17)(20)))))
			(line__62(_arch 8 0 62(_assignment(_trgt(5(1)))(_sens(11)))))
			(line__67(_arch 9 0 67(_assignment(_alias((status(0))(res(15))))(_trgt(5(0)))(_sens(11(15))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (11(15))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(131587)
		(197122)
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 11 -1)
)
I 000051 55 1085          1763854934305 structural
(_unit VHDL(multiplexer2_1 0 5(structural 0 13))
	(_version ve8)
	(_time 1763854934306 2025.11.22 18:42:14)
	(_source(\../src/multiplexer2_1.vhd\))
	(_parameters tan)
	(_code 8888de8785df8f9f8dda91d3d98edb8e8d8f808e8d)
	(_ent
		(_time 1763852445295)
	)
	(_inst notS 0 20(_ent . notgate_fast)
		(_port
			((a)(S))
			((r)(nsel))
		)
	)
	(_inst andS0 0 24(_ent . andgate_fast)
		(_port
			((a)(c0))
			((b)(nsel))
			((r)(out0))
		)
	)
	(_inst andS1 0 25(_ent . andgate_fast)
		(_port
			((a)(c1))
			((b)(S))
			((r)(out1))
		)
	)
	(_inst or1 0 28(_ent . orgate_fast)
		(_port
			((a)(out0))
			((b)(out1))
			((r)(R))
		)
	)
	(_object
		(_port(_int c0 -1 0 7(_ent(_in))))
		(_port(_int c1 -1 0 7(_ent(_in))))
		(_port(_int S -1 0 8(_ent(_in))))
		(_port(_int R -1 0 9(_ent(_out))))
		(_sig(_int nsel -1 0 15(_arch(_uni))))
		(_sig(_int out0 -1 0 16(_arch(_uni))))
		(_sig(_int out1 -1 0 16(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000051 55 951           1763854934311 Structural
(_unit VHDL(multiplexer4_2 0 5(structural 0 13))
	(_version ve8)
	(_time 1763854934312 2025.11.22 18:42:14)
	(_source(\../src/mux4_2.vhd\))
	(_parameters tan)
	(_code 8888de8785df8f9f8d8791d3d98edb8e8d8f808e8d)
	(_ent
		(_time 1763852445341)
	)
	(_generate gen_mux 0 17(_for 1 )
		(_inst mux 0 18(_ent . multiplexer2_1)
			(_port
				((c0)(in0(_object 0)))
				((c1)(in1(_object 0)))
				((S)(S))
				((R)(R(_object 0)))
			)
		)
		(_object
			(_cnst(_int i 1 0 17(_arch)))
		)
	)
	(_object
		(_port(_int S -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int in0 0 0 8(_ent(_in))))
		(_port(_int in1 0 0 8(_ent(_in))))
		(_port(_int R 0 0 9(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~3~13 0 17(_scalar (_to i 0 i 3))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000051 55 957           1763854934323 Structural
(_unit VHDL(multiplexer16_2 0 5(structural 0 13))
	(_version ve8)
	(_time 1763854934324 2025.11.22 18:42:14)
	(_source(\../src/mux16_2.vhd\))
	(_parameters tan)
	(_code 9797c19995c0908092988eccc691c49192909f9192)
	(_ent
		(_time 1763852445390)
	)
	(_generate gen_mux 0 17(_for 1 )
		(_inst mux 0 18(_ent . multiplexer2_1)
			(_port
				((c0)(in0(_object 0)))
				((c1)(in1(_object 0)))
				((S)(S))
				((R)(R(_object 0)))
			)
		)
		(_object
			(_cnst(_int i 1 0 17(_arch)))
		)
	)
	(_object
		(_port(_int S -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int in0 0 0 8(_ent(_in))))
		(_port(_int in1 0 0 8(_ent(_in))))
		(_port(_int R 0 0 9(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 17(_scalar (_to i 0 i 15))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000051 55 1116          1763854934338 behavioral
(_unit VHDL(pc 0 5(behavioral 0 14))
	(_version ve8)
	(_time 1763854934339 2025.11.22 18:42:14)
	(_source(\../src/pc.vhd\))
	(_parameters tan)
	(_code a7a6a5f0a3f1f3b1a5a9b7fdf5a0a7a1a4a0a7a1a4)
	(_ent
		(_time 1763852445434)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 10(_array -1((_dto i 9 i 0)))))
		(_port(_int pc_out 0 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 15(_array -1((_dto i 9 i 0)))))
		(_sig(_int current_pc 1 0 15(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(2))(_sens(0))(_read(2)))))
			(line__25(_arch 1 0 25(_assignment(_alias((pc_out)(current_pc)))(_trgt(1))(_sens(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavioral 2 -1)
)
I 000051 55 1422          1763854934362 behavioral
(_unit VHDL(ram256 0 5(behavioral 0 15))
	(_version ve8)
	(_time 1763854934363 2025.11.22 18:42:14)
	(_source(\../src/ram256.vhd\))
	(_parameters tan)
	(_code b6b7b6e2b1e1b6a5b6b7a3e9e1b1b4b0b7b0e2b5b4)
	(_ent
		(_time 1763852445506)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int write_mem -1 0 8(_ent(_in))))
		(_port(_int read_mem -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1((_dto i 7 i 0)))))
		(_port(_int addr 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int data_in 1 0 10(_ent(_in))))
		(_port(_int data_out 1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 16(_array -1((_dto i 15 i 0)))))
		(_type(_int vector_array 0 16(_array 2((_to i 0 i 255)))))
		(_sig(_int ram_array 3 0 17(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_trgt(6))(_sens(0)(1)(3)(4))(_dssslsensitivity 1)(_mon))))
			(line__31(_arch 1 0 31(_assignment(_trgt(5))(_sens(6)(2)(3))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (6)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . behavioral 2 -1)
)
I 000051 55 3522          1763854934396 structural
(_unit VHDL(control_unit 0 5(structural 0 13))
	(_version ve8)
	(_time 1763854934397 2025.11.22 18:42:14)
	(_source(\../src/control_unit.vhd\))
	(_parameters tan)
	(_code d6d6d7848681d7c1d080c48cd1d085d380d1d3d083)
	(_ent
		(_time 1763851924604)
	)
	(_inst uNotOp2 0 18(_ent . notgate)
		(_port
			((a)(op(2)))
			((r)(notOp2))
		)
	)
	(_inst uNotOp1 0 19(_ent . notgate)
		(_port
			((a)(op(1)))
			((r)(notOp1))
		)
	)
	(_inst uNotOp0 0 20(_ent . notgate)
		(_port
			((a)(op(0)))
			((r)(notOp0))
		)
	)
	(_inst uAdd 0 23(_ent . and3gate)
		(_port
			((a)(notOp2))
			((b)(notOp1))
			((c)(notOp0))
			((r)(add))
		)
	)
	(_inst uMult 0 24(_ent . and3gate)
		(_port
			((a)(notOp2))
			((b)(notOp1))
			((c)(op(0)))
			((r)(mult))
		)
	)
	(_inst uPa 0 25(_ent . and3gate)
		(_port
			((a)(notOp2))
			((b)(op(1)))
			((c)(notOp0))
			((r)(pa))
		)
	)
	(_inst uPb 0 26(_ent . and3gate)
		(_port
			((a)(notOp2))
			((b)(op(1)))
			((c)(op(0)))
			((r)(pb))
		)
	)
	(_inst uSub 0 27(_ent . and3gate)
		(_port
			((a)(op(2)))
			((b)(notOp1))
			((c)(notOp0))
			((r)(sub))
		)
	)
	(_inst uLdi 0 28(_ent . and3gate)
		(_port
			((a)(op(2)))
			((b)(notOp1))
			((c)(op(0)))
			((r)(ldi))
		)
	)
	(_inst uSh 0 29(_ent . and3gate)
		(_port
			((a)(op(2)))
			((b)(op(1)))
			((c)(notOp0))
			((r)(sh))
		)
	)
	(_inst uLh 0 30(_ent . and3gate)
		(_port
			((a)(op(2)))
			((b)(op(1)))
			((c)(op(0)))
			((r)(lh))
		)
	)
	(_inst uRegWrite 0 39(_ent . notgate)
		(_port
			((a)(sh))
			((r)(RegWrite))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int op 0 0 7(_ent(_in))))
		(_port(_int ImmToReg -1 0 8(_ent(_out))))
		(_port(_int ReadSrc -1 0 8(_ent(_out))))
		(_port(_int RegWrite -1 0 8(_ent(_out))))
		(_port(_int MemRead -1 0 8(_ent(_out))))
		(_port(_int MemtoReg -1 0 8(_ent(_out))))
		(_port(_int MemWrite -1 0 8(_ent(_out))))
		(_port(_int ALUOp 0 0 9(_ent(_out))))
		(_sig(_int add -1 0 14(_arch(_uni))))
		(_sig(_int mult -1 0 14(_arch(_uni))))
		(_sig(_int pa -1 0 14(_arch(_uni))))
		(_sig(_int pb -1 0 14(_arch(_uni))))
		(_sig(_int sub -1 0 14(_arch(_uni))))
		(_sig(_int ldi -1 0 14(_arch(_uni))))
		(_sig(_int sh -1 0 14(_arch(_uni))))
		(_sig(_int lh -1 0 14(_arch(_uni))))
		(_sig(_int notOp2 -1 0 15(_arch(_uni))))
		(_sig(_int notOp1 -1 0 15(_arch(_uni))))
		(_sig(_int notOp0 -1 0 15(_arch(_uni))))
		(_prcs
			(line__33(_arch 0 0 33(_assignment(_alias((ALUOp(2))(op(2))))(_trgt(7(2)))(_sens(0(2))))))
			(line__34(_arch 1 0 34(_assignment(_alias((ALUOp(1))(op(1))))(_trgt(7(1)))(_sens(0(1))))))
			(line__35(_arch 2 0 35(_assignment(_alias((ALUOp(0))(op(0))))(_trgt(7(0)))(_sens(0(0))))))
			(line__36(_arch 3 0 36(_assignment(_alias((ImmToReg)(ldi)))(_simpleassign BUF)(_trgt(1))(_sens(13)))))
			(line__37(_arch 4 0 37(_assignment(_alias((ReadSrc)(sh)))(_simpleassign BUF)(_trgt(2))(_sens(14)))))
			(line__40(_arch 5 0 40(_assignment(_alias((MemRead)(lh)))(_simpleassign BUF)(_trgt(4))(_sens(15)))))
			(line__41(_arch 6 0 41(_assignment(_alias((MemToReg)(lh)))(_simpleassign BUF)(_trgt(5))(_sens(15)))))
			(line__42(_arch 7 0 42(_assignment(_alias((MemWrite)(sh)))(_simpleassign BUF)(_trgt(6))(_sens(14)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(2))(0(1))(0(0))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 8 -1)
)
I 000051 55 2111          1763854934426 behavioral
(_unit VHDL(register_file 0 5(behavioral 0 18))
	(_version ve8)
	(_time 1763854934427 2025.11.22 18:42:14)
	(_source(\../src/register_file.vhd\))
	(_parameters tan)
	(_code 05040403055256130e07165e500300020700530303)
	(_ent
		(_time 1763852445638)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int reg_write -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 9(_array -1((_dto i 3 i 0)))))
		(_port(_int read_addr1 0 0 9(_ent(_in))))
		(_port(_int read_addr2 0 0 10(_ent(_in))))
		(_port(_int write_addr 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12(_array -1((_dto i 15 i 0)))))
		(_port(_int write_data 1 0 12(_ent(_in))))
		(_port(_int read_data1 1 0 13(_ent(_out))))
		(_port(_int read_data2 1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_type(_int vector_array 0 19(_array 2((_to i 0 i 7)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20(_array -1((_dto i 2 i 0)))))
		(_sig(_int read_3bit1 4 0 20(_arch(_uni))))
		(_sig(_int read_3bit2 4 0 20(_arch(_uni))))
		(_sig(_int write_3bit 4 0 20(_arch(_uni))))
		(_sig(_int reg_array 3 0 21(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_alias((read_3bit1)(read_addr1(d_2_0))))(_trgt(8))(_sens(2(d_2_0))))))
			(line__25(_arch 1 0 25(_assignment(_alias((read_3bit2)(read_addr2(d_2_0))))(_trgt(9))(_sens(3(d_2_0))))))
			(line__26(_arch 2 0 26(_assignment(_alias((write_3bit)(write_addr(d_2_0))))(_trgt(10))(_sens(4(d_2_0))))))
			(line__27(_arch 3 0 27(_prcs(_trgt(11))(_sens(0)(1)(5)(10))(_dssslsensitivity 1)(_mon))))
			(line__36(_arch 4 0 36(_assignment(_trgt(6))(_sens(8)(11))(_mon))))
			(line__37(_arch 5 0 37(_assignment(_trgt(7))(_sens(9)(11))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (11)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavioral 6 -1)
)
I 000051 55 1537          1763854934467 behavioral
(_unit VHDL(instr_mem 0 5(behavioral 0 13))
	(_version ve8)
	(_time 1763854934468 2025.11.22 18:42:14)
	(_source(\../src/instr_mem.vhd\))
	(_parameters tan)
	(_code 24242e20757273332226367d23227022212270222d)
	(_ent
		(_time 1763852445717)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 7(_array -1((_dto i 9 i 0)))))
		(_port(_int addr 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int instruction 1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 14(_array -1((_dto i 15 i 0)))))
		(_type(_int vector_array 0 14(_array 2((_to i 0 i 255)))))
		(_cnst(_int program 3 0 15(_arch(((_string \"0101000000001010"\))((_string \"0101000100000101"\))((_string \"0101001000000000"\))((_string \"0101001100000000"\))((_string \"0101010000000000"\))((_string \"0101010100000000"\))((_string \"0101011000000000"\))((_string \"0101011100000000"\))((_string \"0000001000000001"\))((_string \"0001001100000001"\))((_string \"0100010000000001"\))((_string \"0110001100001011"\))((_string \"0110010000001010"\))((_string \"0111011000001010"\))((_string \"0111011100001011"\))(_others(_others(i 2)))))))
		(_prcs
			(line__34(_arch 0 0 34(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(514)
	)
	(_model . behavioral 1 -1)
)
I 000051 55 2328          1763854934498 structural
(_unit VHDL(instr_decoder 0 5(structural 0 16))
	(_version ve8)
	(_time 1763854934499 2025.11.22 18:42:14)
	(_source(\../src/instr_decoder.vhd\))
	(_parameters tan)
	(_code 43434941151514544547511a444547454645404515)
	(_ent
		(_time 1763851924650)
	)
	(_inst control 0 21(_ent . control_unit)
		(_port
			((op)(opcode))
			((ImmToReg)(ImmToReg))
			((ReadSrc)(ReadSrc))
			((RegWrite)(RegWrite))
			((MemRead)(MemRead))
			((MemtoReg)(MemToReg))
			((MemWrite)(MemWrite))
			((ALUOp)(ALUOp))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1((_dto i 15 i 0)))))
		(_port(_int instr 0 0 7(_ent(_in))))
		(_port(_int ImmToReg -1 0 8(_ent(_out))))
		(_port(_int ReadSrc -1 0 8(_ent(_out))))
		(_port(_int RegWrite -1 0 8(_ent(_out))))
		(_port(_int MemRead -1 0 8(_ent(_out))))
		(_port(_int MemToReg -1 0 8(_ent(_out))))
		(_port(_int MemWrite -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 9(_array -1((_dto i 2 i 0)))))
		(_port(_int ALUOp 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1((_dto i 3 i 0)))))
		(_port(_int regC 2 0 10(_ent(_out))))
		(_port(_int regA 2 0 10(_ent(_out))))
		(_port(_int regB 2 0 10(_ent(_out))))
		(_port(_int regD 2 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11(_array -1((_dto i 7 i 0)))))
		(_port(_int immed 3 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17(_array -1((_dto i 2 i 0)))))
		(_sig(_int opcode 4 0 17(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_assignment(_alias((opcode)(instr(d_14_12))))(_trgt(13))(_sens(0(d_14_12))))))
			(line__32(_arch 1 0 32(_assignment(_alias((regC)(instr(d_11_8))))(_trgt(8))(_sens(0(d_11_8))))))
			(line__33(_arch 2 0 33(_assignment(_alias((regD)(instr(d_11_8))))(_trgt(11))(_sens(0(d_11_8))))))
			(line__34(_arch 3 0 34(_assignment(_alias((regA)(instr(d_7_4))))(_trgt(9))(_sens(0(d_7_4))))))
			(line__35(_arch 4 0 35(_assignment(_alias((regB)(instr(d_3_0))))(_trgt(10))(_sens(0(d_3_0))))))
			(line__36(_arch 5 0 36(_assignment(_alias((immed)(instr(d_7_0))))(_trgt(12))(_sens(0(d_7_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 6 -1)
)
I 000051 55 4134          1763854934530 structural
(_unit VHDL(cpu 0 5(structural 0 13))
	(_version ve8)
	(_time 1763854934531 2025.11.22 18:42:14)
	(_source(\../src/cpu.vhd\))
	(_parameters tan)
	(_code 727272727024236476206229267471757275777471)
	(_ent
		(_time 1763853555128)
	)
	(_inst counter 0 42(_ent . pc)
		(_port
			((clk)(clk))
			((pc_out)(current_pc))
		)
	)
	(_inst instructions 0 48(_ent . instr_mem)
		(_port
			((addr)(current_pc))
			((instruction)(current_instr))
		)
	)
	(_inst decode 0 54(_ent . instr_decoder)
		(_port
			((instr)(current_instr))
			((ImmToReg)(ImmToReg))
			((ReadSrc)(ReadSrc))
			((RegWrite)(RegWrite))
			((MemRead)(MemRead))
			((MemToReg)(MemToReg))
			((MemWrite)(MemWrite))
			((ALUOp)(ALUOp))
			((regC)(regC))
			((regA)(regA))
			((regB)(regB))
			((regD)(regD))
			((immed)(immediate))
		)
	)
	(_inst read2_mux 0 71(_ent . multiplexer4_2)
		(_port
			((S)(ReadSrc))
			((in0)(regB))
			((in1)(regC))
			((R)(reg_addr2))
		)
	)
	(_inst registers 0 79(_ent . register_file)
		(_port
			((clk)(clk))
			((reg_write)(RegWrite))
			((read_addr1)(regA))
			((read_addr2)(reg_addr2))
			((write_addr)(regC))
			((write_data)(reg_write_data))
			((read_data1)(reg_read1))
			((read_data2)(reg_read2))
		)
	)
	(_inst loadImmMux 0 91(_ent . multiplexer16_2)
		(_port
			((S)(ImmToReg))
			((in0)(memRegRes))
			((in1)(signExt_imm))
			((R)(reg_write_data))
		)
	)
	(_inst execute 0 99(_ent . alu)
		(_port
			((A)(reg_read1))
			((B)(reg_read2))
			((S2)(ALUOp(2)))
			((S1)(ALUOp(1)))
			((S0)(ALUOp(0)))
			((status)(aluStatus))
			((Result)(aluRes))
		)
	)
	(_inst datamem 0 110(_ent . ram256)
		(_port
			((clk)(clk))
			((write_mem)(MemWrite))
			((read_mem)(MemRead))
			((addr)(immediate))
			((data_in)(reg_read2))
			((data_out)(memory_out))
		)
	)
	(_inst regMux 0 120(_ent . multiplexer16_2)
		(_port
			((S)(MemToReg))
			((in0)(aluRes))
			((in1)(memory_out))
			((R)(memRegRes))
		)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int reg0_out 0 0 9(_ent(_out))))
		(_port(_int reg1_out 0 0 9(_ent(_out))))
		(_port(_int reg2_out 0 0 9(_ent(_out))))
		(_port(_int reg3_out 0 0 9(_ent(_out))))
		(_port(_int reg4_out 0 0 9(_ent(_out))))
		(_port(_int reg5_out 0 0 9(_ent(_out))))
		(_port(_int reg6_out 0 0 9(_ent(_out))))
		(_port(_int reg7_out 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 15(_array -1((_dto i 9 i 0)))))
		(_sig(_int current_pc 1 0 15(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 18(_array -1((_dto i 15 i 0)))))
		(_sig(_int current_instr 2 0 18(_arch(_uni))))
		(_sig(_int ImmToReg -1 0 21(_arch(_uni))))
		(_sig(_int ReadSrc -1 0 21(_arch(_uni))))
		(_sig(_int RegWrite -1 0 21(_arch(_uni))))
		(_sig(_int MemRead -1 0 21(_arch(_uni))))
		(_sig(_int MemToReg -1 0 21(_arch(_uni))))
		(_sig(_int MemWrite -1 0 21(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 22(_array -1((_dto i 2 i 0)))))
		(_sig(_int ALUOp 3 0 22(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 23(_array -1((_dto i 3 i 0)))))
		(_sig(_int regC 4 0 23(_arch(_uni))))
		(_sig(_int regA 4 0 23(_arch(_uni))))
		(_sig(_int regB 4 0 23(_arch(_uni))))
		(_sig(_int regD 4 0 23(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 24(_array -1((_dto i 7 i 0)))))
		(_sig(_int immediate 5 0 24(_arch(_uni))))
		(_sig(_int reg_addr2 4 0 27(_arch(_uni))))
		(_sig(_int reg_write_data 2 0 28(_arch(_uni))))
		(_sig(_int signExt_imm 2 0 28(_arch(_uni))))
		(_sig(_int reg_read1 2 0 28(_arch(_uni))))
		(_sig(_int reg_read2 2 0 28(_arch(_uni))))
		(_sig(_int aluStatus 3 0 31(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 32(_array -1((_dto i 15 i 0)))))
		(_sig(_int aluRes 6 0 32(_arch(_uni))))
		(_sig(_int memory_out 2 0 35(_arch(_uni))))
		(_sig(_int memRegRes 2 0 38(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1757          1763854934555 TB_ARCHITECTURE
(_unit VHDL(cpu_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1763854934556 2025.11.22 18:42:14)
	(_source(\../src/TestBench/cpu_TB.vhd\))
	(_parameters tan)
	(_code 8282828d80d4d397d78d96d8d184818582858787d4)
	(_ent
		(_time 1763853601919)
	)
	(_comp
		(cpu
			(_object
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int reg0_out 0 0 15(_ent (_out))))
				(_port(_int reg1_out 0 0 16(_ent (_out))))
				(_port(_int reg2_out 0 0 17(_ent (_out))))
				(_port(_int reg3_out 0 0 18(_ent (_out))))
				(_port(_int reg4_out 0 0 19(_ent (_out))))
				(_port(_int reg5_out 0 0 20(_ent (_out))))
				(_port(_int reg6_out 0 0 21(_ent (_out))))
				(_port(_int reg7_out 0 0 22(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 42(_comp cpu)
		(_port
			((clk)(clk))
			((reg0_out)(reg0_out))
			((reg1_out)(reg1_out))
			((reg2_out)(reg2_out))
			((reg3_out)(reg3_out))
			((reg4_out)(reg4_out))
			((reg5_out)(reg5_out))
			((reg6_out)(reg6_out))
			((reg7_out)(reg7_out))
		)
		(_use(_ent . cpu)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 15(_array -1((_dto i 15 i 0)))))
		(_sig(_int clk -1 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 28(_array -1((_dto i 15 i 0)))))
		(_sig(_int reg0_out 1 0 28(_arch(_uni))))
		(_sig(_int reg1_out 1 0 29(_arch(_uni))))
		(_sig(_int reg2_out 1 0 30(_arch(_uni))))
		(_sig(_int reg3_out 1 0 31(_arch(_uni))))
		(_sig(_int reg4_out 1 0 32(_arch(_uni))))
		(_sig(_int reg5_out 1 0 33(_arch(_uni))))
		(_sig(_int reg6_out 1 0 34(_arch(_uni))))
		(_sig(_int reg7_out 1 0 35(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000036 55 382 0 testbench_for_cpu
(_configuration VHDL (testbench_for_cpu 0 59 (cpu_tb))
	(_version ve8)
	(_time 1763854934567 2025.11.22 18:42:14)
	(_source(\../src/testbench/cpu_tb.vhd\))
	(_parameters tan)
	(_code 9190969e95c7c686959083cbc597c49792979994c7)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . cpu structural
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000051 55 4134          1763855071937 structural
(_unit VHDL(cpu 0 5(structural 0 12))
	(_version ve8)
	(_time 1763855071938 2025.11.22 18:44:31)
	(_source(\../src/cpu.vhd\))
	(_parameters tan)
	(_code 30316034306661263462206b643633373037353633)
	(_ent
		(_time 1763853555128)
	)
	(_inst counter 0 41(_ent . pc)
		(_port
			((clk)(clk))
			((pc_out)(current_pc))
		)
	)
	(_inst instructions 0 47(_ent . instr_mem)
		(_port
			((addr)(current_pc))
			((instruction)(current_instr))
		)
	)
	(_inst decode 0 53(_ent . instr_decoder)
		(_port
			((instr)(current_instr))
			((ImmToReg)(ImmToReg))
			((ReadSrc)(ReadSrc))
			((RegWrite)(RegWrite))
			((MemRead)(MemRead))
			((MemToReg)(MemToReg))
			((MemWrite)(MemWrite))
			((ALUOp)(ALUOp))
			((regC)(regC))
			((regA)(regA))
			((regB)(regB))
			((regD)(regD))
			((immed)(immediate))
		)
	)
	(_inst read2_mux 0 70(_ent . multiplexer4_2)
		(_port
			((S)(ReadSrc))
			((in0)(regB))
			((in1)(regC))
			((R)(reg_addr2))
		)
	)
	(_inst registers 0 78(_ent . register_file)
		(_port
			((clk)(clk))
			((reg_write)(RegWrite))
			((read_addr1)(regA))
			((read_addr2)(reg_addr2))
			((write_addr)(regC))
			((write_data)(reg_write_data))
			((read_data1)(reg_read1))
			((read_data2)(reg_read2))
		)
	)
	(_inst loadImmMux 0 90(_ent . multiplexer16_2)
		(_port
			((S)(ImmToReg))
			((in0)(memRegRes))
			((in1)(signExt_imm))
			((R)(reg_write_data))
		)
	)
	(_inst execute 0 98(_ent . alu)
		(_port
			((A)(reg_read1))
			((B)(reg_read2))
			((S2)(ALUOp(2)))
			((S1)(ALUOp(1)))
			((S0)(ALUOp(0)))
			((status)(aluStatus))
			((Result)(aluRes))
		)
	)
	(_inst datamem 0 109(_ent . ram256)
		(_port
			((clk)(clk))
			((write_mem)(MemWrite))
			((read_mem)(MemRead))
			((addr)(immediate))
			((data_in)(reg_read2))
			((data_out)(memory_out))
		)
	)
	(_inst regMux 0 119(_ent . multiplexer16_2)
		(_port
			((S)(MemToReg))
			((in0)(aluRes))
			((in1)(memory_out))
			((R)(memRegRes))
		)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int reg0_out 0 0 9(_ent(_out))))
		(_port(_int reg1_out 0 0 9(_ent(_out))))
		(_port(_int reg2_out 0 0 9(_ent(_out))))
		(_port(_int reg3_out 0 0 9(_ent(_out))))
		(_port(_int reg4_out 0 0 9(_ent(_out))))
		(_port(_int reg5_out 0 0 9(_ent(_out))))
		(_port(_int reg6_out 0 0 9(_ent(_out))))
		(_port(_int reg7_out 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 14(_array -1((_dto i 9 i 0)))))
		(_sig(_int current_pc 1 0 14(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_sig(_int current_instr 2 0 17(_arch(_uni))))
		(_sig(_int ImmToReg -1 0 20(_arch(_uni))))
		(_sig(_int ReadSrc -1 0 20(_arch(_uni))))
		(_sig(_int RegWrite -1 0 20(_arch(_uni))))
		(_sig(_int MemRead -1 0 20(_arch(_uni))))
		(_sig(_int MemToReg -1 0 20(_arch(_uni))))
		(_sig(_int MemWrite -1 0 20(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 21(_array -1((_dto i 2 i 0)))))
		(_sig(_int ALUOp 3 0 21(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 22(_array -1((_dto i 3 i 0)))))
		(_sig(_int regC 4 0 22(_arch(_uni))))
		(_sig(_int regA 4 0 22(_arch(_uni))))
		(_sig(_int regB 4 0 22(_arch(_uni))))
		(_sig(_int regD 4 0 22(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 23(_array -1((_dto i 7 i 0)))))
		(_sig(_int immediate 5 0 23(_arch(_uni))))
		(_sig(_int reg_addr2 4 0 26(_arch(_uni))))
		(_sig(_int reg_write_data 2 0 27(_arch(_uni))))
		(_sig(_int signExt_imm 2 0 27(_arch(_uni))))
		(_sig(_int reg_read1 2 0 27(_arch(_uni))))
		(_sig(_int reg_read2 2 0 27(_arch(_uni))))
		(_sig(_int aluStatus 3 0 30(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 31(_array -1((_dto i 15 i 0)))))
		(_sig(_int aluRes 6 0 31(_arch(_uni))))
		(_sig(_int memory_out 2 0 34(_arch(_uni))))
		(_sig(_int memRegRes 2 0 37(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000051 55 3699          1763855081579 structural
(_unit VHDL(cpu 0 5(structural 0 11))
	(_version ve8)
	(_time 1763855081580 2025.11.22 18:44:41)
	(_source(\../src/cpu.vhd\))
	(_parameters tan)
	(_code d98edb8ad08f88cfdd8dc9828ddfdaded9dedcdfda)
	(_ent
		(_time 1763855081577)
	)
	(_inst counter 0 40(_ent . pc)
		(_port
			((clk)(clk))
			((pc_out)(current_pc))
		)
	)
	(_inst instructions 0 46(_ent . instr_mem)
		(_port
			((addr)(current_pc))
			((instruction)(current_instr))
		)
	)
	(_inst decode 0 52(_ent . instr_decoder)
		(_port
			((instr)(current_instr))
			((ImmToReg)(ImmToReg))
			((ReadSrc)(ReadSrc))
			((RegWrite)(RegWrite))
			((MemRead)(MemRead))
			((MemToReg)(MemToReg))
			((MemWrite)(MemWrite))
			((ALUOp)(ALUOp))
			((regC)(regC))
			((regA)(regA))
			((regB)(regB))
			((regD)(regD))
			((immed)(immediate))
		)
	)
	(_inst read2_mux 0 69(_ent . multiplexer4_2)
		(_port
			((S)(ReadSrc))
			((in0)(regB))
			((in1)(regC))
			((R)(reg_addr2))
		)
	)
	(_inst registers 0 77(_ent . register_file)
		(_port
			((clk)(clk))
			((reg_write)(RegWrite))
			((read_addr1)(regA))
			((read_addr2)(reg_addr2))
			((write_addr)(regC))
			((write_data)(reg_write_data))
			((read_data1)(reg_read1))
			((read_data2)(reg_read2))
		)
	)
	(_inst loadImmMux 0 89(_ent . multiplexer16_2)
		(_port
			((S)(ImmToReg))
			((in0)(memRegRes))
			((in1)(signExt_imm))
			((R)(reg_write_data))
		)
	)
	(_inst execute 0 97(_ent . alu)
		(_port
			((A)(reg_read1))
			((B)(reg_read2))
			((S2)(ALUOp(2)))
			((S1)(ALUOp(1)))
			((S0)(ALUOp(0)))
			((status)(aluStatus))
			((Result)(aluRes))
		)
	)
	(_inst datamem 0 108(_ent . ram256)
		(_port
			((clk)(clk))
			((write_mem)(MemWrite))
			((read_mem)(MemRead))
			((addr)(immediate))
			((data_in)(reg_read2))
			((data_out)(memory_out))
		)
	)
	(_inst regMux 0 118(_ent . multiplexer16_2)
		(_port
			((S)(MemToReg))
			((in0)(aluRes))
			((in1)(memory_out))
			((R)(memRegRes))
		)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 13(_array -1((_dto i 9 i 0)))))
		(_sig(_int current_pc 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 16(_array -1((_dto i 15 i 0)))))
		(_sig(_int current_instr 1 0 16(_arch(_uni))))
		(_sig(_int ImmToReg -1 0 19(_arch(_uni))))
		(_sig(_int ReadSrc -1 0 19(_arch(_uni))))
		(_sig(_int RegWrite -1 0 19(_arch(_uni))))
		(_sig(_int MemRead -1 0 19(_arch(_uni))))
		(_sig(_int MemToReg -1 0 19(_arch(_uni))))
		(_sig(_int MemWrite -1 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20(_array -1((_dto i 2 i 0)))))
		(_sig(_int ALUOp 2 0 20(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1((_dto i 3 i 0)))))
		(_sig(_int regC 3 0 21(_arch(_uni))))
		(_sig(_int regA 3 0 21(_arch(_uni))))
		(_sig(_int regB 3 0 21(_arch(_uni))))
		(_sig(_int regD 3 0 21(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 22(_array -1((_dto i 7 i 0)))))
		(_sig(_int immediate 4 0 22(_arch(_uni))))
		(_sig(_int reg_addr2 3 0 25(_arch(_uni))))
		(_sig(_int reg_write_data 1 0 26(_arch(_uni))))
		(_sig(_int signExt_imm 1 0 26(_arch(_uni))))
		(_sig(_int reg_read1 1 0 26(_arch(_uni))))
		(_sig(_int reg_read2 1 0 26(_arch(_uni))))
		(_sig(_int aluStatus 2 0 29(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 30(_array -1((_dto i 15 i 0)))))
		(_sig(_int aluRes 5 0 30(_arch(_uni))))
		(_sig(_int memory_out 1 0 33(_arch(_uni))))
		(_sig(_int memRegRes 1 0 36(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 628           1763855102402 TB_ARCHITECTURE
(_unit VHDL(cpu_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1763855102403 2025.11.22 18:45:02)
	(_source(\../src/TestBench/cpu_TB.vhd\))
	(_parameters tan)
	(_code 25752520207374307122317f762326222522202073)
	(_ent
		(_time 1763853601919)
	)
	(_comp
		(cpu
			(_object
				(_port(_int clk -1 0 14(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 26(_comp cpu)
		(_port
			((clk)(clk))
		)
		(_use(_ent . cpu)
		)
	)
	(_object
		(_sig(_int clk -1 0 18(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000036 55 382 0 testbench_for_cpu
(_configuration VHDL (testbench_for_cpu 0 35 (cpu_tb))
	(_version ve8)
	(_time 1763855102406 2025.11.22 18:45:02)
	(_source(\../src/TestBench/cpu_TB.vhd\))
	(_parameters tan)
	(_code 35643230356362223134276f6133603336333d3063)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . cpu structural
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000051 55 2055          1763858015037 behavioral
(_unit VHDL(register_file 0 5(behavioral 0 18))
	(_version ve8)
	(_time 1763858015038 2025.11.22 19:33:35)
	(_source(\../src/register_file.vhd\))
	(_parameters tan)
	(_code 9697909995c1c5809d9985cdc39093919493c09090)
	(_ent
		(_time 1763852445638)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int reg_write -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 9(_array -1((_dto i 3 i 0)))))
		(_port(_int read_addr1 0 0 9(_ent(_in))))
		(_port(_int read_addr2 0 0 10(_ent(_in))))
		(_port(_int write_addr 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12(_array -1((_dto i 15 i 0)))))
		(_port(_int write_data 1 0 12(_ent(_in))))
		(_port(_int read_data1 1 0 13(_ent(_out))))
		(_port(_int read_data2 1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_type(_int vector_array 0 19(_array 2((_to i 0 i 7)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20(_array -1((_dto i 2 i 0)))))
		(_sig(_int read_3bit1 4 0 20(_arch(_uni))))
		(_sig(_int read_3bit2 4 0 20(_arch(_uni))))
		(_sig(_int write_3bit 4 0 20(_arch(_uni))))
		(_sig(_int reg_array 3 0 21(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_alias((read_3bit1)(read_addr1(d_2_0))))(_trgt(8))(_sens(2(d_2_0))))))
			(line__25(_arch 1 0 25(_assignment(_alias((read_3bit2)(read_addr2(d_2_0))))(_trgt(9))(_sens(3(d_2_0))))))
			(line__26(_arch 2 0 26(_assignment(_alias((write_3bit)(write_addr(d_2_0))))(_trgt(10))(_sens(4(d_2_0))))))
			(line__27(_arch 3 0 27(_prcs(_trgt(11))(_sens(0)(10)(1)(5))(_dssslsensitivity 1)(_mon))))
			(line__36(_arch 4 0 36(_prcs(_simple)(_trgt(6)(7))(_sens(8)(9))(_mon)(_read(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (11)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavioral 5 -1)
)
I 000051 55 556           1763858025222 behavioral
(_unit VHDL(notgate 0 4(behavioral 0 9))
	(_version ve8)
	(_time 1763858025223 2025.11.22 19:33:45)
	(_source(\../src/notgate.vhd\))
	(_parameters tan)
	(_code 717f7770262721677625602a247774772477277675)
	(_ent
		(_time 1763851924726)
	)
	(_object
		(_port(_int a -1 0 5(_ent(_in))))
		(_port(_int r -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavioral 1 -1)
)
I 000051 55 604           1763858025254 structural
(_unit VHDL(orgate_fast 0 4(structural 0 9))
	(_version ve8)
	(_time 1763858025255 2025.11.22 19:33:45)
	(_source(\../src/orgate_fast.vhd\))
	(_parameters tan)
	(_code 919f949f92c6c28790c485cbc594c7979797909692)
	(_ent
		(_time 1763852444121)
	)
	(_object
		(_port(_int a -1 0 5(_ent(_in))))
		(_port(_int b -1 0 5(_ent(_in))))
		(_port(_int r -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 716           1763858025301 structural
(_unit VHDL(or5gate 0 4(structural 0 9))
	(_version ve8)
	(_time 1763858025302 2025.11.22 19:33:45)
	(_source(\../src/or5gate.vhd\))
	(_parameters tan)
	(_code c0cec594c29291d6c794d19b95c6c5c696c7c2c3c5)
	(_ent
		(_time 1763852444190)
	)
	(_object
		(_port(_int a -1 0 5(_ent(_in))))
		(_port(_int b -1 0 5(_ent(_in))))
		(_port(_int c -1 0 5(_ent(_in))))
		(_port(_int d -1 0 5(_ent(_in))))
		(_port(_int e -1 0 5(_ent(_in))))
		(_port(_int r -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(5))(_sens(0)(1)(2)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 639           1763858025324 behavioral
(_unit VHDL(and3gate 0 4(behavioral 0 11))
	(_version ve8)
	(_time 1763858025325 2025.11.22 19:33:45)
	(_source(\../src/and3gate.vhd\))
	(_parameters tan)
	(_code cfc19d9acc989fdccc9dd8959fc8cbc9cac9cec99a)
	(_ent
		(_time 1763851924528)
	)
	(_object
		(_port(_int a -1 0 6(_ent(_in))))
		(_port(_int b -1 0 6(_ent(_in))))
		(_port(_int c -1 0 6(_ent(_in))))
		(_port(_int r -1 0 7(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavioral 1 -1)
)
I 000051 55 594           1763858025353 structural
(_unit VHDL(orgate 0 4(structural 0 9))
	(_version ve8)
	(_time 1763858025354 2025.11.22 19:33:45)
	(_source(\../src/orgate.vhd\))
	(_parameters tan)
	(_code eee0ebbcb9b9bdf8efbbfab4bae8b8e9ece8e9e8ef)
	(_ent
		(_time 1763852444347)
	)
	(_object
		(_port(_int a -1 0 5(_ent(_in))))
		(_port(_int b -1 0 5(_ent(_in))))
		(_port(_int r -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 597           1763858025374 behavioral
(_unit VHDL(xorgate 0 4(behavioral 0 12))
	(_version ve8)
	(_time 1763858025375 2025.11.22 19:33:45)
	(_source(\../src/xorgate.vhd\))
	(_parameters tan)
	(_code fef1a5aefda8a8e8f9adefa5abf8fbf9f6f8a8f9fc)
	(_ent
		(_time 1763852444417)
	)
	(_object
		(_port(_int a -1 0 6(_ent(_in))))
		(_port(_int b -1 0 7(_ent(_in))))
		(_port(_int r -1 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavioral 1 -1)
)
I 000051 55 796           1763858025396 structural
(_unit VHDL(or7gate 0 4(structural 0 9))
	(_version ve8)
	(_time 1763858025397 2025.11.22 19:33:45)
	(_source(\../src/or7gate.vhd\))
	(_parameters tan)
	(_code 1d131f1b4b4f4e0b1a490c46481b181b4b1a1f1e1a)
	(_ent
		(_time 1763851924802)
	)
	(_object
		(_port(_int a -1 0 5(_ent(_in))))
		(_port(_int b -1 0 5(_ent(_in))))
		(_port(_int c -1 0 5(_ent(_in))))
		(_port(_int d -1 0 5(_ent(_in))))
		(_port(_int e -1 0 5(_ent(_in))))
		(_port(_int f -1 0 5(_ent(_in))))
		(_port(_int g -1 0 5(_ent(_in))))
		(_port(_int r -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(7))(_sens(0)(1)(2)(3)(4)(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 607           1763858025418 behavioral
(_unit VHDL(andgate_fast 0 4(behavioral 0 12))
	(_version ve8)
	(_time 1763858025419 2025.11.22 19:33:45)
	(_source(\../src/andgate_fast.vhd\))
	(_parameters tan)
	(_code 2d2378292c7a7d3b2a7e3c76782b28287b2b2b2b2c)
	(_ent
		(_time 1763852444585)
	)
	(_object
		(_port(_int a -1 0 6(_ent(_in))))
		(_port(_int b -1 0 7(_ent(_in))))
		(_port(_int r -1 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavioral 1 -1)
)
I 000051 55 603           1763858025441 behavioral
(_unit VHDL(notgate_fast 0 4(behavioral 0 9))
	(_version ve8)
	(_time 1763858025442 2025.11.22 19:33:45)
	(_source(\../src/notgate_fast.vhd\))
	(_parameters tan)
	(_code 4c424d4e491a1c5a4b185d17194a49491a4a4a4a4d)
	(_ent
		(_time 1763852444650)
	)
	(_object
		(_port(_int a -1 0 5(_ent(_in))))
		(_port(_int r -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_alias((r)(a)))(_simpleassign "not")(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavioral 1 -1)
)
I 000051 55 597           1763858025462 behavioral
(_unit VHDL(andgate 0 4(behavioral 0 12))
	(_version ve8)
	(_time 1763858025463 2025.11.22 19:33:45)
	(_source(\../src/andgate.vhd\))
	(_parameters tan)
	(_code 5c52095f5a0b0c4a5b0f4d07095a595a5d5a095a58)
	(_ent
		(_time 1763852444724)
	)
	(_object
		(_port(_int a -1 0 6(_ent(_in))))
		(_port(_int b -1 0 7(_ent(_in))))
		(_port(_int r -1 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavioral 1 -1)
)
I 000051 55 721           1763858025500 structural
(_unit VHDL(halfadder 0 5(structural 0 15))
	(_version ve8)
	(_time 1763858025501 2025.11.22 19:33:45)
	(_source(\../src/halfadder.vhd\))
	(_parameters tan)
	(_code 8b85d785d8dc8c9d8c899ad1de8d8f8d8e8c898d83)
	(_ent
		(_time 1763852444803)
	)
	(_inst u1 0 19(_ent . xorgate)
		(_port
			((a)(a))
			((b)(b))
			((r)(R))
		)
	)
	(_inst u2 0 21(_ent . andgate)
		(_port
			((a)(a))
			((b)(b))
			((r)(Carry))
		)
	)
	(_object
		(_port(_int A -1 0 7(_ent(_in))))
		(_port(_int B -1 0 8(_ent(_in))))
		(_port(_int R -1 0 9(_ent(_out))))
		(_port(_int Carry -1 0 10(_ent(_out))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 1056          1763858025516 structural
(_unit VHDL(fulladder 0 6(structural 0 15))
	(_version ve8)
	(_time 1763858025517 2025.11.22 19:33:45)
	(_source(\../src/fulladder.vhd\))
	(_parameters tan)
	(_code 9a94c894cecd9d8cc89b8bc0cf9c9e9c9f9d989c9c)
	(_ent
		(_time 1763852444845)
	)
	(_inst u1 0 21(_ent . halfadder)
		(_port
			((A)(a))
			((B)(b))
			((R)(sum1))
			((Carry)(carry1))
		)
	)
	(_inst u2 0 22(_ent . halfadder)
		(_port
			((A)(sum1))
			((B)(cin))
			((R)(sum))
			((Carry)(carry2))
		)
	)
	(_inst carryout 0 23(_ent . orgate)
		(_port
			((a)(carry1))
			((b)(carry2))
			((r)(cout))
		)
	)
	(_object
		(_port(_int a -1 0 8(_ent(_in))))
		(_port(_int b -1 0 9(_ent(_in))))
		(_port(_int cin -1 0 10(_ent(_in))))
		(_port(_int sum -1 0 11(_ent(_out))))
		(_port(_int cout -1 0 12(_ent(_out))))
		(_sig(_int sum1 -1 0 17(_arch(_uni))))
		(_sig(_int carry1 -1 0 17(_arch(_uni))))
		(_sig(_int carry2 -1 0 17(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 1809          1763858025528 structural
(_unit VHDL(adder16 0 8(structural 0 19))
	(_version ve8)
	(_time 1763858025529 2025.11.22 19:33:45)
	(_source(\../src/adder16.vhd\))
	(_parameters tan)
	(_code 9a94cf95cfcdca8c9d9b88c5ca999c9c9b9c9e9c9e)
	(_ent
		(_time 1763852444890)
	)
	(_generate create_FAs 0 27(_for 3 )
		(_inst FA 0 28(_ent . fulladder)
			(_port
				((a)(A(_object 0)))
				((b)(B(_object 0)))
				((cin)(carry(_object 0)))
				((sum)(sum_int(_object 0)))
				((cout)(carry(_index 4)))
			)
		)
		(_object
			(_cnst(_int i 3 0 27(_arch)))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 10(_ent(_in))))
		(_port(_int B 0 0 11(_ent(_in))))
		(_port(_int Cin -1 0 12(_ent(_in))))
		(_port(_int Sum 0 0 13(_ent(_out))))
		(_port(_int Cout -1 0 14(_ent(_out))))
		(_port(_int Overflow -1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 21(_array -1((_dto i 16 i 0)))))
		(_sig(_int carry 1 0 21(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_sig(_int sum_int 2 0 23(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 27(_scalar (_to i 0 i 15))))
		(_prcs
			(line__25(_arch 0 0 25(_assignment(_alias((carry(0))(Cin)))(_trgt(6(0)))(_sens(2)))))
			(line__31(_arch 1 0 31(_assignment(_alias((Sum)(sum_int)))(_trgt(3))(_sens(7)))))
			(line__33(_arch 2 0 33(_assignment(_alias((Cout)(carry(16))))(_simpleassign BUF)(_trgt(4))(_sens(6(16))))))
			(line__36(_arch 3 0 36(_assignment(_trgt(5))(_sens(7(15))(0(15))(1(15))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_part (6(16))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 5 -1)
)
I 000051 55 2069          1763858025552 structural
(_unit VHDL(subtractor16 0 7(structural 0 17))
	(_version ve8)
	(_time 1763858025553 2025.11.22 19:33:45)
	(_source(\../src/subtractor16.vhd\))
	(_parameters tan)
	(_code bab5edefeeedecadbce9a8e0eabcb9bdbebcecbdb8)
	(_ent
		(_time 1763852444966)
	)
	(_generate create_notB 0 26(_for 3 )
		(_inst notB 0 27(_ent . notgate)
			(_port
				((a)(B(_object 0)))
				((r)(Binv(_object 0)))
			)
		)
		(_object
			(_cnst(_int i 3 0 26(_arch)))
		)
	)
	(_generate create_FAs 0 33(_for 4 )
		(_inst FA 0 34(_ent . fulladder)
			(_port
				((a)(A(_object 1)))
				((b)(Binv(_object 1)))
				((cin)(carry(_object 1)))
				((sum)(diff_int(_object 1)))
				((cout)(carry(_index 4)))
			)
		)
		(_object
			(_cnst(_int i 4 0 33(_arch)))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 9(_ent(_in))))
		(_port(_int B 0 0 10(_ent(_in))))
		(_port(_int Diff 0 0 11(_ent(_out))))
		(_port(_int Cout -1 0 12(_ent(_out))))
		(_port(_int Overflow -1 0 13(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_sig(_int Binv 1 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 21(_array -1((_dto i 16 i 0)))))
		(_sig(_int carry 2 0 21(_arch(_uni))))
		(_sig(_int diff_int 1 0 23(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 26(_scalar (_to i 0 i 15))))
		(_type(_int ~INTEGER~range~0~to~15~131 0 33(_scalar (_to i 0 i 15))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(6(0))))))
			(line__37(_arch 1 0 37(_assignment(_alias((Diff)(diff_int)))(_trgt(2))(_sens(7)))))
			(line__39(_arch 2 0 39(_assignment(_alias((Cout)(carry(16))))(_simpleassign BUF)(_trgt(3))(_sens(6(16))))))
			(line__42(_arch 3 0 42(_assignment(_trgt(4))(_sens(0(15))(1(15))(7(15))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_part (6(16))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 5 -1)
)
I 000051 55 1907          1763858025574 behavioral
(_unit VHDL(multiplier16 0 7(behavioral 0 17))
	(_version ve8)
	(_time 1763858025575 2025.11.22 19:33:45)
	(_source(\../src/multiplier16.vhd\))
	(_parameters tan)
	(_code c9c7c99dc59ecedece9cd09298cf9acfc0cfcccecb)
	(_ent
		(_time 1763852445047)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 9(_ent(_in))))
		(_port(_int B 0 0 10(_ent(_in))))
		(_type(_int ~SIGNED{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int Product 1 0 11(_ent(_out))))
		(_port(_int Ovf -1 0 12(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_sig(_int multiplicand 2 0 19(_arch(_uni))))
		(_sig(_int multiplier 2 0 20(_arch(_uni))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 21(_array -1((_dto i 31 i 0)))))
		(_sig(_int result 3 0 21(_arch(_uni))))
		(_type(_int ~SIGNED{31~downto~0}~132 0 25(_array -1((_dto i 31 i 0)))))
		(_var(_int temp_result 4 0 25(_prcs 0)))
		(_type(_int ~SIGNED{31~downto~0}~134 0 26(_array -1((_dto i 31 i 0)))))
		(_var(_int mcand 5 0 26(_prcs 0)))
		(_type(_int ~SIGNED{15~downto~0}~136 0 27(_array -1((_dto i 15 i 0)))))
		(_var(_int mlt 6 0 27(_prcs 0)))
		(_var(_int sign -1 0 28(_prcs 0)))
		(_type(_int ~SIGNED{15~downto~0}~138 0 29(_array -1((_dto i 15 i 0)))))
		(_var(_int sign_extend 7 0 29(_prcs 0)))
		(_prcs
			(line__24(_arch 0 0 24(_prcs(_simple)(_trgt(3)(6))(_sens(0)(1))(_mon))))
			(line__61(_arch 1 0 61(_assignment(_alias((Product)(result)))(_trgt(2))(_sens(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behavioral 2 -1)
)
I 000051 55 2986          1763858025597 structural
(_unit VHDL(multiplexer1 0 5(structural 0 13))
	(_version ve8)
	(_time 1763858025598 2025.11.22 19:33:45)
	(_source(\../src/multiplexer1.vhd\))
	(_parameters tan)
	(_code e8e6e8bae5bfefffeebff1b3b9eebbeeedefe0eeed)
	(_ent
		(_time 1763852445117)
	)
	(_inst notS0 0 22(_ent . notgate)
		(_port
			((a)(S(0)))
			((r)(nsel0))
		)
	)
	(_inst notS1 0 23(_ent . notgate)
		(_port
			((a)(S(1)))
			((r)(nsel1))
		)
	)
	(_inst notS2 0 24(_ent . notgate)
		(_port
			((a)(S(2)))
			((r)(nsel2))
		)
	)
	(_inst andS0 0 27(_ent . and3gate)
		(_port
			((a)(nsel2))
			((b)(nsel1))
			((c)(nsel0))
			((r)(sel0))
		)
	)
	(_inst andS1 0 28(_ent . and3gate)
		(_port
			((a)(nsel2))
			((b)(nsel1))
			((c)(S(0)))
			((r)(sel1))
		)
	)
	(_inst andS2 0 29(_ent . and3gate)
		(_port
			((a)(nsel2))
			((b)(S(1)))
			((c)(nsel0))
			((r)(sel2))
		)
	)
	(_inst andS3 0 30(_ent . and3gate)
		(_port
			((a)(nsel2))
			((b)(S(1)))
			((c)(S(0)))
			((r)(sel3))
		)
	)
	(_inst andS4 0 31(_ent . and3gate)
		(_port
			((a)(S(2)))
			((b)(nsel1))
			((c)(nsel0))
			((r)(sel4))
		)
	)
	(_inst outS0 0 34(_ent . andgate)
		(_port
			((a)(c0))
			((b)(sel0))
			((r)(out0))
		)
	)
	(_inst outS1 0 35(_ent . andgate)
		(_port
			((a)(c1))
			((b)(sel1))
			((r)(out1))
		)
	)
	(_inst outS2 0 36(_ent . andgate)
		(_port
			((a)(c2))
			((b)(sel2))
			((r)(out2))
		)
	)
	(_inst outS3 0 37(_ent . andgate)
		(_port
			((a)(c3))
			((b)(sel3))
			((r)(out3))
		)
	)
	(_inst outS4 0 38(_ent . andgate)
		(_port
			((a)(c4))
			((b)(sel4))
			((r)(out4))
		)
	)
	(_inst bigOr 0 41(_ent . or5gate)
		(_port
			((a)(out0))
			((b)(out1))
			((c)(out2))
			((d)(out3))
			((e)(out4))
			((r)(r))
		)
	)
	(_object
		(_port(_int c0 -1 0 7(_ent(_in))))
		(_port(_int c1 -1 0 7(_ent(_in))))
		(_port(_int c2 -1 0 7(_ent(_in))))
		(_port(_int c3 -1 0 7(_ent(_in))))
		(_port(_int c4 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int S 0 0 8(_ent(_in))))
		(_port(_int R -1 0 9(_ent(_out))))
		(_sig(_int nsel0 -1 0 15(_arch(_uni))))
		(_sig(_int nsel1 -1 0 15(_arch(_uni))))
		(_sig(_int nsel2 -1 0 15(_arch(_uni))))
		(_sig(_int sel0 -1 0 16(_arch(_uni))))
		(_sig(_int sel1 -1 0 16(_arch(_uni))))
		(_sig(_int sel2 -1 0 16(_arch(_uni))))
		(_sig(_int sel3 -1 0 16(_arch(_uni))))
		(_sig(_int sel4 -1 0 16(_arch(_uni))))
		(_sig(_int out0 -1 0 17(_arch(_uni))))
		(_sig(_int out1 -1 0 17(_arch(_uni))))
		(_sig(_int out2 -1 0 17(_arch(_uni))))
		(_sig(_int out3 -1 0 17(_arch(_uni))))
		(_sig(_int out4 -1 0 17(_arch(_uni))))
		(_sig(_int o1 -1 0 18(_arch(_uni))))
		(_sig(_int o2 -1 0 18(_arch(_uni))))
		(_sig(_int o3 -1 0 18(_arch(_uni))))
		(_sig(_int o4 -1 0 18(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000051 55 1227          1763858025603 Structural
(_unit VHDL(multiplexer16 0 5(structural 0 13))
	(_version ve8)
	(_time 1763858025604 2025.11.22 19:33:45)
	(_source(\../src/multiplexer16.vhd\))
	(_parameters tan)
	(_code e8e6e8bae5bfefffedbdf1b3b9eebbeeedefe0eeed)
	(_ent
		(_time 1763852445161)
	)
	(_generate gen_mux 0 17(_for 2 )
		(_inst mux 0 18(_ent . multiplexer1)
			(_port
				((c0)(in0(_object 0)))
				((c1)(in1(_object 0)))
				((c2)(in2(_object 0)))
				((c3)(in3(_object 0)))
				((c4)(in4(_object 0)))
				((S)(S))
				((R)(R(_object 0)))
			)
		)
		(_object
			(_cnst(_int i 2 0 17(_arch)))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int S 0 0 7(_ent(_in))))
		(_type(_int ~SIGNED{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int in0 1 0 8(_ent(_in))))
		(_port(_int in1 1 0 8(_ent(_in))))
		(_port(_int in2 1 0 8(_ent(_in))))
		(_port(_int in3 1 0 8(_ent(_in))))
		(_port(_int in4 1 0 8(_ent(_in))))
		(_port(_int R 1 0 9(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 17(_scalar (_to i 0 i 15))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000051 55 3354          1763858025609 structural
(_unit VHDL(alu 0 5(structural 0 14))
	(_version ve8)
	(_time 1763858025610 2025.11.22 19:33:45)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code e8e6bdbbb3beb9feedebabb3bceee9eebbefedeee9)
	(_ent
		(_time 1763852445210)
	)
	(_inst create_adder 0 28(_ent . Adder16)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(_code 10))
			((Sum)(sum))
			((Cout)(coutA))
			((Overflow)(Overflow_add))
		)
	)
	(_inst create_subtractor 0 29(_ent . subtractor16)
		(_port
			((A)(A))
			((B)(B))
			((Diff)(diff))
			((Cout)(coutS))
			((Overflow)(Overflow_sub))
		)
	)
	(_inst create_multiplier 0 30(_ent . multiplier16)
		(_port
			((A)(A))
			((B)(B))
			((Product)(prod32))
			((Ovf)(Overflow_mult))
		)
	)
	(_inst create_mux 0 40(_ent . multiplexer16)
		(_port
			((S)(Op))
			((in0)(sum))
			((in1)(prod16))
			((in2)(passA))
			((in3)(passB))
			((in4)(diff))
			((R)(res))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 7(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int S2 -1 0 8(_ent(_in))))
		(_port(_int S1 -1 0 8(_ent(_in))))
		(_port(_int S0 -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 9(_array -1((_dto i 2 i 0)))))
		(_port(_int status 1 0 9(_ent(_out))))
		(_port(_int Result 0 0 10(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 16(_array -1((_dto i 15 i 0)))))
		(_sig(_int sum 2 0 16(_arch(_uni))))
		(_sig(_int diff 2 0 16(_arch(_uni))))
		(_sig(_int prod16 2 0 16(_arch(_uni))))
		(_sig(_int Binv 2 0 16(_arch(_uni))))
		(_sig(_int res 2 0 16(_arch(_uni))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_sig(_int prod32 3 0 17(_arch(_uni))))
		(_sig(_int coutA -1 0 18(_arch(_uni))))
		(_sig(_int coutS -1 0 18(_arch(_uni))))
		(_sig(_int Overflow_add -1 0 18(_arch(_uni))))
		(_sig(_int Overflow_sub -1 0 18(_arch(_uni))))
		(_sig(_int Overflow_mult -1 0 18(_arch(_uni))))
		(_sig(_int passA 2 0 19(_arch(_uni))))
		(_sig(_int passB 2 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20(_array -1((_dto i 2 i 0)))))
		(_sig(_int Op 4 0 20(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_alias((Op(2))(S2)))(_trgt(20(2)))(_sens(2)))))
			(line__25(_arch 1 0 25(_assignment(_alias((Op(1))(S1)))(_trgt(20(1)))(_sens(3)))))
			(line__26(_arch 2 0 26(_assignment(_alias((Op(0))(S0)))(_trgt(20(0)))(_sens(4)))))
			(line__33(_arch 3 0 33(_assignment(_alias((prod16)(prod32(d_15_0))))(_trgt(9))(_sens(12(d_15_0))))))
			(line__36(_arch 4 0 36(_assignment(_alias((passA)(A)))(_trgt(18))(_sens(0)))))
			(line__37(_arch 5 0 37(_assignment(_alias((passB)(B)))(_trgt(19))(_sens(1)))))
			(line__51(_arch 6 0 51(_assignment(_alias((Result)(res)))(_trgt(6))(_sens(11)))))
			(line__54(_arch 7 0 54(_assignment(_trgt(5(2)))(_sens(15)(16)(17)(20)))))
			(line__62(_arch 8 0 62(_assignment(_trgt(5(1)))(_sens(11)))))
			(line__67(_arch 9 0 67(_assignment(_alias((status(0))(res(15))))(_trgt(5(0)))(_sens(11(15))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (11(15))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(131587)
		(197122)
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 11 -1)
)
I 000051 55 1085          1763858025630 structural
(_unit VHDL(multiplexer2_1 0 5(structural 0 13))
	(_version ve8)
	(_time 1763858025631 2025.11.22 19:33:45)
	(_source(\../src/multiplexer2_1.vhd\))
	(_parameters tan)
	(_code 0806090f055f0f1f0d5a1153590e5b0e0d0f000e0d)
	(_ent
		(_time 1763852445295)
	)
	(_inst notS 0 20(_ent . notgate_fast)
		(_port
			((a)(S))
			((r)(nsel))
		)
	)
	(_inst andS0 0 24(_ent . andgate_fast)
		(_port
			((a)(c0))
			((b)(nsel))
			((r)(out0))
		)
	)
	(_inst andS1 0 25(_ent . andgate_fast)
		(_port
			((a)(c1))
			((b)(S))
			((r)(out1))
		)
	)
	(_inst or1 0 28(_ent . orgate_fast)
		(_port
			((a)(out0))
			((b)(out1))
			((r)(R))
		)
	)
	(_object
		(_port(_int c0 -1 0 7(_ent(_in))))
		(_port(_int c1 -1 0 7(_ent(_in))))
		(_port(_int S -1 0 8(_ent(_in))))
		(_port(_int R -1 0 9(_ent(_out))))
		(_sig(_int nsel -1 0 15(_arch(_uni))))
		(_sig(_int out0 -1 0 16(_arch(_uni))))
		(_sig(_int out1 -1 0 16(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000051 55 951           1763858025644 Structural
(_unit VHDL(multiplexer4_2 0 5(structural 0 13))
	(_version ve8)
	(_time 1763858025645 2025.11.22 19:33:45)
	(_source(\../src/mux4_2.vhd\))
	(_parameters tan)
	(_code 171916111540100012180e4c4611441112101f1112)
	(_ent
		(_time 1763852445341)
	)
	(_generate gen_mux 0 17(_for 1 )
		(_inst mux 0 18(_ent . multiplexer2_1)
			(_port
				((c0)(in0(_object 0)))
				((c1)(in1(_object 0)))
				((S)(S))
				((R)(R(_object 0)))
			)
		)
		(_object
			(_cnst(_int i 1 0 17(_arch)))
		)
	)
	(_object
		(_port(_int S -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int in0 0 0 8(_ent(_in))))
		(_port(_int in1 0 0 8(_ent(_in))))
		(_port(_int R 0 0 9(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~3~13 0 17(_scalar (_to i 0 i 3))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000051 55 957           1763858025651 Structural
(_unit VHDL(multiplexer16_2 0 5(structural 0 13))
	(_version ve8)
	(_time 1763858025652 2025.11.22 19:33:45)
	(_source(\../src/mux16_2.vhd\))
	(_parameters tan)
	(_code 171916111540100012180e4c4611441112101f1112)
	(_ent
		(_time 1763852445390)
	)
	(_generate gen_mux 0 17(_for 1 )
		(_inst mux 0 18(_ent . multiplexer2_1)
			(_port
				((c0)(in0(_object 0)))
				((c1)(in1(_object 0)))
				((S)(S))
				((R)(R(_object 0)))
			)
		)
		(_object
			(_cnst(_int i 1 0 17(_arch)))
		)
	)
	(_object
		(_port(_int S -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int in0 0 0 8(_ent(_in))))
		(_port(_int in1 0 0 8(_ent(_in))))
		(_port(_int R 0 0 9(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 17(_scalar (_to i 0 i 15))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000051 55 1116          1763858025657 behavioral
(_unit VHDL(pc 0 5(behavioral 0 14))
	(_version ve8)
	(_time 1763858025658 2025.11.22 19:33:45)
	(_source(\../src/pc.vhd\))
	(_parameters tan)
	(_code 17184210134143011519074d451017111410171114)
	(_ent
		(_time 1763852445434)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 10(_array -1((_dto i 9 i 0)))))
		(_port(_int pc_out 0 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 15(_array -1((_dto i 9 i 0)))))
		(_sig(_int current_pc 1 0 15(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(2))(_sens(0))(_read(2)))))
			(line__25(_arch 1 0 25(_assignment(_alias((pc_out)(current_pc)))(_trgt(1))(_sens(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavioral 2 -1)
)
I 000051 55 1422          1763858025677 behavioral
(_unit VHDL(ram256 0 5(behavioral 0 15))
	(_version ve8)
	(_time 1763858025678 2025.11.22 19:33:45)
	(_source(\../src/ram256.vhd\))
	(_parameters tan)
	(_code 373860323160372437362268603035313631633435)
	(_ent
		(_time 1763852445506)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int write_mem -1 0 8(_ent(_in))))
		(_port(_int read_mem -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1((_dto i 7 i 0)))))
		(_port(_int addr 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int data_in 1 0 10(_ent(_in))))
		(_port(_int data_out 1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 16(_array -1((_dto i 15 i 0)))))
		(_type(_int vector_array 0 16(_array 2((_to i 0 i 255)))))
		(_sig(_int ram_array 3 0 17(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_trgt(6))(_sens(0)(1)(3)(4))(_dssslsensitivity 1)(_mon))))
			(line__31(_arch 1 0 31(_assignment(_trgt(5))(_sens(6)(2)(3))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (6)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . behavioral 2 -1)
)
I 000051 55 3522          1763858025707 structural
(_unit VHDL(control_unit 0 5(structural 0 13))
	(_version ve8)
	(_time 1763858025708 2025.11.22 19:33:45)
	(_source(\../src/control_unit.vhd\))
	(_parameters tan)
	(_code 56580055060157415000440c515005530051535003)
	(_ent
		(_time 1763851924604)
	)
	(_inst uNotOp2 0 18(_ent . notgate)
		(_port
			((a)(op(2)))
			((r)(notOp2))
		)
	)
	(_inst uNotOp1 0 19(_ent . notgate)
		(_port
			((a)(op(1)))
			((r)(notOp1))
		)
	)
	(_inst uNotOp0 0 20(_ent . notgate)
		(_port
			((a)(op(0)))
			((r)(notOp0))
		)
	)
	(_inst uAdd 0 23(_ent . and3gate)
		(_port
			((a)(notOp2))
			((b)(notOp1))
			((c)(notOp0))
			((r)(add))
		)
	)
	(_inst uMult 0 24(_ent . and3gate)
		(_port
			((a)(notOp2))
			((b)(notOp1))
			((c)(op(0)))
			((r)(mult))
		)
	)
	(_inst uPa 0 25(_ent . and3gate)
		(_port
			((a)(notOp2))
			((b)(op(1)))
			((c)(notOp0))
			((r)(pa))
		)
	)
	(_inst uPb 0 26(_ent . and3gate)
		(_port
			((a)(notOp2))
			((b)(op(1)))
			((c)(op(0)))
			((r)(pb))
		)
	)
	(_inst uSub 0 27(_ent . and3gate)
		(_port
			((a)(op(2)))
			((b)(notOp1))
			((c)(notOp0))
			((r)(sub))
		)
	)
	(_inst uLdi 0 28(_ent . and3gate)
		(_port
			((a)(op(2)))
			((b)(notOp1))
			((c)(op(0)))
			((r)(ldi))
		)
	)
	(_inst uSh 0 29(_ent . and3gate)
		(_port
			((a)(op(2)))
			((b)(op(1)))
			((c)(notOp0))
			((r)(sh))
		)
	)
	(_inst uLh 0 30(_ent . and3gate)
		(_port
			((a)(op(2)))
			((b)(op(1)))
			((c)(op(0)))
			((r)(lh))
		)
	)
	(_inst uRegWrite 0 39(_ent . notgate)
		(_port
			((a)(sh))
			((r)(RegWrite))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int op 0 0 7(_ent(_in))))
		(_port(_int ImmToReg -1 0 8(_ent(_out))))
		(_port(_int ReadSrc -1 0 8(_ent(_out))))
		(_port(_int RegWrite -1 0 8(_ent(_out))))
		(_port(_int MemRead -1 0 8(_ent(_out))))
		(_port(_int MemtoReg -1 0 8(_ent(_out))))
		(_port(_int MemWrite -1 0 8(_ent(_out))))
		(_port(_int ALUOp 0 0 9(_ent(_out))))
		(_sig(_int add -1 0 14(_arch(_uni))))
		(_sig(_int mult -1 0 14(_arch(_uni))))
		(_sig(_int pa -1 0 14(_arch(_uni))))
		(_sig(_int pb -1 0 14(_arch(_uni))))
		(_sig(_int sub -1 0 14(_arch(_uni))))
		(_sig(_int ldi -1 0 14(_arch(_uni))))
		(_sig(_int sh -1 0 14(_arch(_uni))))
		(_sig(_int lh -1 0 14(_arch(_uni))))
		(_sig(_int notOp2 -1 0 15(_arch(_uni))))
		(_sig(_int notOp1 -1 0 15(_arch(_uni))))
		(_sig(_int notOp0 -1 0 15(_arch(_uni))))
		(_prcs
			(line__33(_arch 0 0 33(_assignment(_alias((ALUOp(2))(op(2))))(_trgt(7(2)))(_sens(0(2))))))
			(line__34(_arch 1 0 34(_assignment(_alias((ALUOp(1))(op(1))))(_trgt(7(1)))(_sens(0(1))))))
			(line__35(_arch 2 0 35(_assignment(_alias((ALUOp(0))(op(0))))(_trgt(7(0)))(_sens(0(0))))))
			(line__36(_arch 3 0 36(_assignment(_alias((ImmToReg)(ldi)))(_simpleassign BUF)(_trgt(1))(_sens(13)))))
			(line__37(_arch 4 0 37(_assignment(_alias((ReadSrc)(sh)))(_simpleassign BUF)(_trgt(2))(_sens(14)))))
			(line__40(_arch 5 0 40(_assignment(_alias((MemRead)(lh)))(_simpleassign BUF)(_trgt(4))(_sens(15)))))
			(line__41(_arch 6 0 41(_assignment(_alias((MemToReg)(lh)))(_simpleassign BUF)(_trgt(5))(_sens(15)))))
			(line__42(_arch 7 0 42(_assignment(_alias((MemWrite)(sh)))(_simpleassign BUF)(_trgt(6))(_sens(14)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(2))(0(1))(0(0))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 8 -1)
)
I 000051 55 2055          1763858025739 behavioral
(_unit VHDL(register_file 0 5(behavioral 0 18))
	(_version ve8)
	(_time 1763858025740 2025.11.22 19:33:45)
	(_source(\../src/register_file.vhd\))
	(_parameters tan)
	(_code 757a2274752226637e7a662e207370727770237373)
	(_ent
		(_time 1763852445638)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int reg_write -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 9(_array -1((_dto i 3 i 0)))))
		(_port(_int read_addr1 0 0 9(_ent(_in))))
		(_port(_int read_addr2 0 0 10(_ent(_in))))
		(_port(_int write_addr 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12(_array -1((_dto i 15 i 0)))))
		(_port(_int write_data 1 0 12(_ent(_in))))
		(_port(_int read_data1 1 0 13(_ent(_out))))
		(_port(_int read_data2 1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_type(_int vector_array 0 19(_array 2((_to i 0 i 7)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20(_array -1((_dto i 2 i 0)))))
		(_sig(_int read_3bit1 4 0 20(_arch(_uni))))
		(_sig(_int read_3bit2 4 0 20(_arch(_uni))))
		(_sig(_int write_3bit 4 0 20(_arch(_uni))))
		(_sig(_int reg_array 3 0 21(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_alias((read_3bit1)(read_addr1(d_2_0))))(_trgt(8))(_sens(2(d_2_0))))))
			(line__25(_arch 1 0 25(_assignment(_alias((read_3bit2)(read_addr2(d_2_0))))(_trgt(9))(_sens(3(d_2_0))))))
			(line__26(_arch 2 0 26(_assignment(_alias((write_3bit)(write_addr(d_2_0))))(_trgt(10))(_sens(4(d_2_0))))))
			(line__27(_arch 3 0 27(_prcs(_trgt(11))(_sens(0)(1)(5)(10))(_dssslsensitivity 1)(_mon))))
			(line__36(_arch 4 0 36(_prcs(_simple)(_trgt(6)(7))(_sens(8)(9))(_mon)(_read(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (11)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavioral 5 -1)
)
I 000051 55 1537          1763858025780 behavioral
(_unit VHDL(instr_mem 0 5(behavioral 0 13))
	(_version ve8)
	(_time 1763858025781 2025.11.22 19:33:45)
	(_source(\../src/instr_mem.vhd\))
	(_parameters tan)
	(_code 949ac89bc5c2c383929686cd9392c0929192c0929d)
	(_ent
		(_time 1763852445717)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 7(_array -1((_dto i 9 i 0)))))
		(_port(_int addr 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int instruction 1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 14(_array -1((_dto i 15 i 0)))))
		(_type(_int vector_array 0 14(_array 2((_to i 0 i 255)))))
		(_cnst(_int program 3 0 15(_arch(((_string \"0101000000001010"\))((_string \"0101000100000101"\))((_string \"0101001000000000"\))((_string \"0101001100000000"\))((_string \"0101010000000000"\))((_string \"0101010100000000"\))((_string \"0101011000000000"\))((_string \"0101011100000000"\))((_string \"0000001000000001"\))((_string \"0001001100000001"\))((_string \"0100010000000001"\))((_string \"0110001100001011"\))((_string \"0110010000001010"\))((_string \"0111011000001010"\))((_string \"0111011100001011"\))(_others(_others(i 2)))))))
		(_prcs
			(line__34(_arch 0 0 34(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(514)
	)
	(_model . behavioral 1 -1)
)
I 000051 55 2328          1763858025802 structural
(_unit VHDL(instr_decoder 0 5(structural 0 16))
	(_version ve8)
	(_time 1763858025803 2025.11.22 19:33:45)
	(_source(\../src/instr_decoder.vhd\))
	(_parameters tan)
	(_code b4bae8e0e5e2e3a3b2b0a6edb3b2b0b2b1b2b7b2e2)
	(_ent
		(_time 1763851924650)
	)
	(_inst control 0 21(_ent . control_unit)
		(_port
			((op)(opcode))
			((ImmToReg)(ImmToReg))
			((ReadSrc)(ReadSrc))
			((RegWrite)(RegWrite))
			((MemRead)(MemRead))
			((MemtoReg)(MemToReg))
			((MemWrite)(MemWrite))
			((ALUOp)(ALUOp))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1((_dto i 15 i 0)))))
		(_port(_int instr 0 0 7(_ent(_in))))
		(_port(_int ImmToReg -1 0 8(_ent(_out))))
		(_port(_int ReadSrc -1 0 8(_ent(_out))))
		(_port(_int RegWrite -1 0 8(_ent(_out))))
		(_port(_int MemRead -1 0 8(_ent(_out))))
		(_port(_int MemToReg -1 0 8(_ent(_out))))
		(_port(_int MemWrite -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 9(_array -1((_dto i 2 i 0)))))
		(_port(_int ALUOp 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1((_dto i 3 i 0)))))
		(_port(_int regC 2 0 10(_ent(_out))))
		(_port(_int regA 2 0 10(_ent(_out))))
		(_port(_int regB 2 0 10(_ent(_out))))
		(_port(_int regD 2 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11(_array -1((_dto i 7 i 0)))))
		(_port(_int immed 3 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17(_array -1((_dto i 2 i 0)))))
		(_sig(_int opcode 4 0 17(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_assignment(_alias((opcode)(instr(d_14_12))))(_trgt(13))(_sens(0(d_14_12))))))
			(line__32(_arch 1 0 32(_assignment(_alias((regC)(instr(d_11_8))))(_trgt(8))(_sens(0(d_11_8))))))
			(line__33(_arch 2 0 33(_assignment(_alias((regD)(instr(d_11_8))))(_trgt(11))(_sens(0(d_11_8))))))
			(line__34(_arch 3 0 34(_assignment(_alias((regA)(instr(d_7_4))))(_trgt(9))(_sens(0(d_7_4))))))
			(line__35(_arch 4 0 35(_assignment(_alias((regB)(instr(d_3_0))))(_trgt(10))(_sens(0(d_3_0))))))
			(line__36(_arch 5 0 36(_assignment(_alias((immed)(instr(d_7_0))))(_trgt(12))(_sens(0(d_7_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 6 -1)
)
I 000051 55 3699          1763858025824 structural
(_unit VHDL(cpu 0 5(structural 0 11))
	(_version ve8)
	(_time 1763858025825 2025.11.22 19:33:45)
	(_source(\../src/cpu.vhd\))
	(_parameters tan)
	(_code c3cd9597c09592d5c797d39897c5c0c4c3c4c6c5c0)
	(_ent
		(_time 1763855081576)
	)
	(_inst counter 0 40(_ent . pc)
		(_port
			((clk)(clk))
			((pc_out)(current_pc))
		)
	)
	(_inst instructions 0 46(_ent . instr_mem)
		(_port
			((addr)(current_pc))
			((instruction)(current_instr))
		)
	)
	(_inst decode 0 52(_ent . instr_decoder)
		(_port
			((instr)(current_instr))
			((ImmToReg)(ImmToReg))
			((ReadSrc)(ReadSrc))
			((RegWrite)(RegWrite))
			((MemRead)(MemRead))
			((MemToReg)(MemToReg))
			((MemWrite)(MemWrite))
			((ALUOp)(ALUOp))
			((regC)(regC))
			((regA)(regA))
			((regB)(regB))
			((regD)(regD))
			((immed)(immediate))
		)
	)
	(_inst read2_mux 0 69(_ent . multiplexer4_2)
		(_port
			((S)(ReadSrc))
			((in0)(regB))
			((in1)(regC))
			((R)(reg_addr2))
		)
	)
	(_inst registers 0 77(_ent . register_file)
		(_port
			((clk)(clk))
			((reg_write)(RegWrite))
			((read_addr1)(regA))
			((read_addr2)(reg_addr2))
			((write_addr)(regC))
			((write_data)(reg_write_data))
			((read_data1)(reg_read1))
			((read_data2)(reg_read2))
		)
	)
	(_inst loadImmMux 0 89(_ent . multiplexer16_2)
		(_port
			((S)(ImmToReg))
			((in0)(memRegRes))
			((in1)(signExt_imm))
			((R)(reg_write_data))
		)
	)
	(_inst execute 0 97(_ent . alu)
		(_port
			((A)(reg_read1))
			((B)(reg_read2))
			((S2)(ALUOp(2)))
			((S1)(ALUOp(1)))
			((S0)(ALUOp(0)))
			((status)(aluStatus))
			((Result)(aluRes))
		)
	)
	(_inst datamem 0 108(_ent . ram256)
		(_port
			((clk)(clk))
			((write_mem)(MemWrite))
			((read_mem)(MemRead))
			((addr)(immediate))
			((data_in)(reg_read2))
			((data_out)(memory_out))
		)
	)
	(_inst regMux 0 118(_ent . multiplexer16_2)
		(_port
			((S)(MemToReg))
			((in0)(aluRes))
			((in1)(memory_out))
			((R)(memRegRes))
		)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 13(_array -1((_dto i 9 i 0)))))
		(_sig(_int current_pc 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 16(_array -1((_dto i 15 i 0)))))
		(_sig(_int current_instr 1 0 16(_arch(_uni))))
		(_sig(_int ImmToReg -1 0 19(_arch(_uni))))
		(_sig(_int ReadSrc -1 0 19(_arch(_uni))))
		(_sig(_int RegWrite -1 0 19(_arch(_uni))))
		(_sig(_int MemRead -1 0 19(_arch(_uni))))
		(_sig(_int MemToReg -1 0 19(_arch(_uni))))
		(_sig(_int MemWrite -1 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20(_array -1((_dto i 2 i 0)))))
		(_sig(_int ALUOp 2 0 20(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1((_dto i 3 i 0)))))
		(_sig(_int regC 3 0 21(_arch(_uni))))
		(_sig(_int regA 3 0 21(_arch(_uni))))
		(_sig(_int regB 3 0 21(_arch(_uni))))
		(_sig(_int regD 3 0 21(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 22(_array -1((_dto i 7 i 0)))))
		(_sig(_int immediate 4 0 22(_arch(_uni))))
		(_sig(_int reg_addr2 3 0 25(_arch(_uni))))
		(_sig(_int reg_write_data 1 0 26(_arch(_uni))))
		(_sig(_int signExt_imm 1 0 26(_arch(_uni))))
		(_sig(_int reg_read1 1 0 26(_arch(_uni))))
		(_sig(_int reg_read2 1 0 26(_arch(_uni))))
		(_sig(_int aluStatus 2 0 29(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 30(_array -1((_dto i 15 i 0)))))
		(_sig(_int aluRes 5 0 30(_arch(_uni))))
		(_sig(_int memory_out 1 0 33(_arch(_uni))))
		(_sig(_int memRegRes 1 0 36(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 628           1763858025830 TB_ARCHITECTURE
(_unit VHDL(cpu_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1763858025831 2025.11.22 19:33:45)
	(_source(\../src/TestBench/cpu_TB.vhd\))
	(_parameters tan)
	(_code d3dd8580d08582c687d4c78980d5d0d4d3d4d6d685)
	(_ent
		(_time 1763853601919)
	)
	(_comp
		(cpu
			(_object
				(_port(_int clk -1 0 14(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 26(_comp cpu)
		(_port
			((clk)(clk))
		)
		(_use(_ent . cpu)
		)
	)
	(_object
		(_sig(_int clk -1 0 18(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000036 55 382 0 testbench_for_cpu
(_configuration VHDL (testbench_for_cpu 0 35 (cpu_tb))
	(_version ve8)
	(_time 1763858025834 2025.11.22 19:33:45)
	(_source(\../src/testbench/cpu_tb.vhd\))
	(_parameters tan)
	(_code d3dc8281d58584c4d7d2c18987d586d5d0d5dbd685)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . cpu structural
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000051 55 556           1763859940756 behavioral
(_unit VHDL(notgate 0 4(behavioral 0 9))
	(_version ve8)
	(_time 1763859940757 2025.11.22 20:05:40)
	(_source(\../src/notgate.vhd\))
	(_parameters tan)
	(_code fda8aeadffabadebfaa9eca6a8fbf8fba8fbabfaf9)
	(_ent
		(_time 1763851924726)
	)
	(_object
		(_port(_int a -1 0 5(_ent(_in))))
		(_port(_int r -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavioral 1 -1)
)
I 000051 55 604           1763859940792 structural
(_unit VHDL(orgate_fast 0 4(structural 0 9))
	(_version ve8)
	(_time 1763859940793 2025.11.22 20:05:40)
	(_source(\../src/orgate_fast.vhd\))
	(_parameters tan)
	(_code 1c494d1a4d4b4f0a1d49084648194a1a1a1a1d1b1f)
	(_ent
		(_time 1763852444121)
	)
	(_object
		(_port(_int a -1 0 5(_ent(_in))))
		(_port(_int b -1 0 5(_ent(_in))))
		(_port(_int r -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 716           1763859940823 structural
(_unit VHDL(or5gate 0 4(structural 0 9))
	(_version ve8)
	(_time 1763859940824 2025.11.22 20:05:40)
	(_source(\../src/or5gate.vhd\))
	(_parameters tan)
	(_code 3b6e6a3f6b696a2d3c6f2a606e3d3e3d6d3c39383e)
	(_ent
		(_time 1763852444190)
	)
	(_object
		(_port(_int a -1 0 5(_ent(_in))))
		(_port(_int b -1 0 5(_ent(_in))))
		(_port(_int c -1 0 5(_ent(_in))))
		(_port(_int d -1 0 5(_ent(_in))))
		(_port(_int e -1 0 5(_ent(_in))))
		(_port(_int r -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(5))(_sens(0)(1)(2)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 639           1763859940845 behavioral
(_unit VHDL(and3gate 0 4(behavioral 0 11))
	(_version ve8)
	(_time 1763859940846 2025.11.22 20:05:40)
	(_source(\../src/and3gate.vhd\))
	(_parameters tan)
	(_code 5a0f5c595e0d0a4959084d000a5d5e5c5f5c5b5c0f)
	(_ent
		(_time 1763851924528)
	)
	(_object
		(_port(_int a -1 0 6(_ent(_in))))
		(_port(_int b -1 0 6(_ent(_in))))
		(_port(_int c -1 0 6(_ent(_in))))
		(_port(_int r -1 0 7(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavioral 1 -1)
)
I 000051 55 594           1763859940866 structural
(_unit VHDL(orgate 0 4(structural 0 9))
	(_version ve8)
	(_time 1763859940867 2025.11.22 20:05:40)
	(_source(\../src/orgate.vhd\))
	(_parameters tan)
	(_code 6a3f3b6b393d397c6b3f7e303e6c3c6d686c6d6c6b)
	(_ent
		(_time 1763852444347)
	)
	(_object
		(_port(_int a -1 0 5(_ent(_in))))
		(_port(_int b -1 0 5(_ent(_in))))
		(_port(_int r -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 597           1763859940889 behavioral
(_unit VHDL(xorgate 0 4(behavioral 0 12))
	(_version ve8)
	(_time 1763859940890 2025.11.22 20:05:40)
	(_source(\../src/xorgate.vhd\))
	(_parameters tan)
	(_code 7a2e757b7d2c2c6c7d296b212f7c7f7d727c2c7d78)
	(_ent
		(_time 1763852444417)
	)
	(_object
		(_port(_int a -1 0 6(_ent(_in))))
		(_port(_int b -1 0 7(_ent(_in))))
		(_port(_int r -1 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavioral 1 -1)
)
I 000051 55 796           1763859940919 structural
(_unit VHDL(or7gate 0 4(structural 0 9))
	(_version ve8)
	(_time 1763859940920 2025.11.22 20:05:40)
	(_source(\../src/or7gate.vhd\))
	(_parameters tan)
	(_code 99ccc89792cbca8f9ecd88c2cc9f9c9fcf9e9b9a9e)
	(_ent
		(_time 1763851924802)
	)
	(_object
		(_port(_int a -1 0 5(_ent(_in))))
		(_port(_int b -1 0 5(_ent(_in))))
		(_port(_int c -1 0 5(_ent(_in))))
		(_port(_int d -1 0 5(_ent(_in))))
		(_port(_int e -1 0 5(_ent(_in))))
		(_port(_int f -1 0 5(_ent(_in))))
		(_port(_int g -1 0 5(_ent(_in))))
		(_port(_int r -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(7))(_sens(0)(1)(2)(3)(4)(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 607           1763859940952 behavioral
(_unit VHDL(andgate_fast 0 4(behavioral 0 12))
	(_version ve8)
	(_time 1763859940953 2025.11.22 20:05:40)
	(_source(\../src/andgate_fast.vhd\))
	(_parameters tan)
	(_code c89dce9d959f98decf9bd9939dcecdcd9ecececec9)
	(_ent
		(_time 1763852444585)
	)
	(_object
		(_port(_int a -1 0 6(_ent(_in))))
		(_port(_int b -1 0 7(_ent(_in))))
		(_port(_int r -1 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavioral 1 -1)
)
I 000051 55 603           1763859940974 behavioral
(_unit VHDL(notgate_fast 0 4(behavioral 0 9))
	(_version ve8)
	(_time 1763859940975 2025.11.22 20:05:40)
	(_source(\../src/notgate_fast.vhd\))
	(_parameters tan)
	(_code d7828585868187c1d083c68c82d1d2d281d1d1d1d6)
	(_ent
		(_time 1763852444650)
	)
	(_object
		(_port(_int a -1 0 5(_ent(_in))))
		(_port(_int r -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_alias((r)(a)))(_simpleassign "not")(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavioral 1 -1)
)
I 000051 55 597           1763859940997 behavioral
(_unit VHDL(andgate 0 4(behavioral 0 12))
	(_version ve8)
	(_time 1763859940998 2025.11.22 20:05:40)
	(_source(\../src/andgate.vhd\))
	(_parameters tan)
	(_code e7b2e1b4b5b0b7f1e0b4f6bcb2e1e2e1e6e1b2e1e3)
	(_ent
		(_time 1763852444724)
	)
	(_object
		(_port(_int a -1 0 6(_ent(_in))))
		(_port(_int b -1 0 7(_ent(_in))))
		(_port(_int r -1 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavioral 1 -1)
)
I 000051 55 721           1763859941033 structural
(_unit VHDL(halfadder 0 5(structural 0 15))
	(_version ve8)
	(_time 1763859941034 2025.11.22 20:05:41)
	(_source(\../src/halfadder.vhd\))
	(_parameters tan)
	(_code 16431611114111001114074c43101210131114101e)
	(_ent
		(_time 1763852444803)
	)
	(_inst u1 0 19(_ent . xorgate)
		(_port
			((a)(a))
			((b)(b))
			((r)(R))
		)
	)
	(_inst u2 0 21(_ent . andgate)
		(_port
			((a)(a))
			((b)(b))
			((r)(Carry))
		)
	)
	(_object
		(_port(_int A -1 0 7(_ent(_in))))
		(_port(_int B -1 0 8(_ent(_in))))
		(_port(_int R -1 0 9(_ent(_out))))
		(_port(_int Carry -1 0 10(_ent(_out))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 1056          1763859941047 structural
(_unit VHDL(fulladder 0 6(structural 0 15))
	(_version ve8)
	(_time 1763859941048 2025.11.22 20:05:41)
	(_source(\../src/fulladder.vhd\))
	(_parameters tan)
	(_code 26732823257121307427377c732022202321242020)
	(_ent
		(_time 1763852444845)
	)
	(_inst u1 0 21(_ent . halfadder)
		(_port
			((A)(a))
			((B)(b))
			((R)(sum1))
			((Carry)(carry1))
		)
	)
	(_inst u2 0 22(_ent . halfadder)
		(_port
			((A)(sum1))
			((B)(cin))
			((R)(sum))
			((Carry)(carry2))
		)
	)
	(_inst carryout 0 23(_ent . orgate)
		(_port
			((a)(carry1))
			((b)(carry2))
			((r)(cout))
		)
	)
	(_object
		(_port(_int a -1 0 8(_ent(_in))))
		(_port(_int b -1 0 9(_ent(_in))))
		(_port(_int cin -1 0 10(_ent(_in))))
		(_port(_int sum -1 0 11(_ent(_out))))
		(_port(_int cout -1 0 12(_ent(_out))))
		(_sig(_int sum1 -1 0 17(_arch(_uni))))
		(_sig(_int carry1 -1 0 17(_arch(_uni))))
		(_sig(_int carry2 -1 0 17(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 1809          1763859941061 structural
(_unit VHDL(adder16 0 8(structural 0 19))
	(_version ve8)
	(_time 1763859941062 2025.11.22 20:05:41)
	(_source(\../src/adder16.vhd\))
	(_parameters tan)
	(_code 35603c30346265233234276a653633333433313331)
	(_ent
		(_time 1763852444890)
	)
	(_generate create_FAs 0 27(_for 3 )
		(_inst FA 0 28(_ent . fulladder)
			(_port
				((a)(A(_object 0)))
				((b)(B(_object 0)))
				((cin)(carry(_object 0)))
				((sum)(sum_int(_object 0)))
				((cout)(carry(_index 4)))
			)
		)
		(_object
			(_cnst(_int i 3 0 27(_arch)))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 10(_ent(_in))))
		(_port(_int B 0 0 11(_ent(_in))))
		(_port(_int Cin -1 0 12(_ent(_in))))
		(_port(_int Sum 0 0 13(_ent(_out))))
		(_port(_int Cout -1 0 14(_ent(_out))))
		(_port(_int Overflow -1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 21(_array -1((_dto i 16 i 0)))))
		(_sig(_int carry 1 0 21(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_sig(_int sum_int 2 0 23(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 27(_scalar (_to i 0 i 15))))
		(_prcs
			(line__25(_arch 0 0 25(_assignment(_alias((carry(0))(Cin)))(_trgt(6(0)))(_sens(2)))))
			(line__31(_arch 1 0 31(_assignment(_alias((Sum)(sum_int)))(_trgt(3))(_sens(7)))))
			(line__33(_arch 2 0 33(_assignment(_alias((Cout)(carry(16))))(_simpleassign BUF)(_trgt(4))(_sens(6(16))))))
			(line__36(_arch 3 0 36(_assignment(_trgt(5))(_sens(0(15))(1(15))(7(15))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_part (6(16))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 5 -1)
)
I 000051 55 2069          1763859941093 structural
(_unit VHDL(subtractor16 0 7(structural 0 17))
	(_version ve8)
	(_time 1763859941094 2025.11.22 20:05:41)
	(_source(\../src/subtractor16.vhd\))
	(_parameters tan)
	(_code 54005f56550302435207460e045257535052025356)
	(_ent
		(_time 1763852444966)
	)
	(_generate create_notB 0 26(_for 3 )
		(_inst notB 0 27(_ent . notgate)
			(_port
				((a)(B(_object 0)))
				((r)(Binv(_object 0)))
			)
		)
		(_object
			(_cnst(_int i 3 0 26(_arch)))
		)
	)
	(_generate create_FAs 0 33(_for 4 )
		(_inst FA 0 34(_ent . fulladder)
			(_port
				((a)(A(_object 1)))
				((b)(Binv(_object 1)))
				((cin)(carry(_object 1)))
				((sum)(diff_int(_object 1)))
				((cout)(carry(_index 4)))
			)
		)
		(_object
			(_cnst(_int i 4 0 33(_arch)))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 9(_ent(_in))))
		(_port(_int B 0 0 10(_ent(_in))))
		(_port(_int Diff 0 0 11(_ent(_out))))
		(_port(_int Cout -1 0 12(_ent(_out))))
		(_port(_int Overflow -1 0 13(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_sig(_int Binv 1 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 21(_array -1((_dto i 16 i 0)))))
		(_sig(_int carry 2 0 21(_arch(_uni))))
		(_sig(_int diff_int 1 0 23(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 26(_scalar (_to i 0 i 15))))
		(_type(_int ~INTEGER~range~0~to~15~131 0 33(_scalar (_to i 0 i 15))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(6(0))))))
			(line__37(_arch 1 0 37(_assignment(_alias((Diff)(diff_int)))(_trgt(2))(_sens(7)))))
			(line__39(_arch 2 0 39(_assignment(_alias((Cout)(carry(16))))(_simpleassign BUF)(_trgt(3))(_sens(6(16))))))
			(line__42(_arch 3 0 42(_assignment(_trgt(4))(_sens(0(15))(1(15))(7(15))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_part (6(16))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 5 -1)
)
I 000051 55 1907          1763859941116 behavioral
(_unit VHDL(multiplier16 0 7(behavioral 0 17))
	(_version ve8)
	(_time 1763859941117 2025.11.22 20:05:41)
	(_source(\../src/multiplier16.vhd\))
	(_parameters tan)
	(_code 643138656533637363317d3f356237626d62616366)
	(_ent
		(_time 1763852445047)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 9(_ent(_in))))
		(_port(_int B 0 0 10(_ent(_in))))
		(_type(_int ~SIGNED{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int Product 1 0 11(_ent(_out))))
		(_port(_int Ovf -1 0 12(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_sig(_int multiplicand 2 0 19(_arch(_uni))))
		(_sig(_int multiplier 2 0 20(_arch(_uni))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 21(_array -1((_dto i 31 i 0)))))
		(_sig(_int result 3 0 21(_arch(_uni))))
		(_type(_int ~SIGNED{31~downto~0}~132 0 25(_array -1((_dto i 31 i 0)))))
		(_var(_int temp_result 4 0 25(_prcs 0)))
		(_type(_int ~SIGNED{31~downto~0}~134 0 26(_array -1((_dto i 31 i 0)))))
		(_var(_int mcand 5 0 26(_prcs 0)))
		(_type(_int ~SIGNED{15~downto~0}~136 0 27(_array -1((_dto i 15 i 0)))))
		(_var(_int mlt 6 0 27(_prcs 0)))
		(_var(_int sign -1 0 28(_prcs 0)))
		(_type(_int ~SIGNED{15~downto~0}~138 0 29(_array -1((_dto i 15 i 0)))))
		(_var(_int sign_extend 7 0 29(_prcs 0)))
		(_prcs
			(line__24(_arch 0 0 24(_prcs(_simple)(_trgt(3)(6))(_sens(0)(1))(_mon))))
			(line__61(_arch 1 0 61(_assignment(_alias((Product)(result)))(_trgt(2))(_sens(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behavioral 2 -1)
)
I 000051 55 2986          1763859941148 structural
(_unit VHDL(multiplexer1 0 5(structural 0 13))
	(_version ve8)
	(_time 1763859941149 2025.11.22 20:05:41)
	(_source(\../src/multiplexer1.vhd\))
	(_parameters tan)
	(_code 83d6df8c85d4849485d49ad8d285d08586848b8586)
	(_ent
		(_time 1763852445117)
	)
	(_inst notS0 0 22(_ent . notgate)
		(_port
			((a)(S(0)))
			((r)(nsel0))
		)
	)
	(_inst notS1 0 23(_ent . notgate)
		(_port
			((a)(S(1)))
			((r)(nsel1))
		)
	)
	(_inst notS2 0 24(_ent . notgate)
		(_port
			((a)(S(2)))
			((r)(nsel2))
		)
	)
	(_inst andS0 0 27(_ent . and3gate)
		(_port
			((a)(nsel2))
			((b)(nsel1))
			((c)(nsel0))
			((r)(sel0))
		)
	)
	(_inst andS1 0 28(_ent . and3gate)
		(_port
			((a)(nsel2))
			((b)(nsel1))
			((c)(S(0)))
			((r)(sel1))
		)
	)
	(_inst andS2 0 29(_ent . and3gate)
		(_port
			((a)(nsel2))
			((b)(S(1)))
			((c)(nsel0))
			((r)(sel2))
		)
	)
	(_inst andS3 0 30(_ent . and3gate)
		(_port
			((a)(nsel2))
			((b)(S(1)))
			((c)(S(0)))
			((r)(sel3))
		)
	)
	(_inst andS4 0 31(_ent . and3gate)
		(_port
			((a)(S(2)))
			((b)(nsel1))
			((c)(nsel0))
			((r)(sel4))
		)
	)
	(_inst outS0 0 34(_ent . andgate)
		(_port
			((a)(c0))
			((b)(sel0))
			((r)(out0))
		)
	)
	(_inst outS1 0 35(_ent . andgate)
		(_port
			((a)(c1))
			((b)(sel1))
			((r)(out1))
		)
	)
	(_inst outS2 0 36(_ent . andgate)
		(_port
			((a)(c2))
			((b)(sel2))
			((r)(out2))
		)
	)
	(_inst outS3 0 37(_ent . andgate)
		(_port
			((a)(c3))
			((b)(sel3))
			((r)(out3))
		)
	)
	(_inst outS4 0 38(_ent . andgate)
		(_port
			((a)(c4))
			((b)(sel4))
			((r)(out4))
		)
	)
	(_inst bigOr 0 41(_ent . or5gate)
		(_port
			((a)(out0))
			((b)(out1))
			((c)(out2))
			((d)(out3))
			((e)(out4))
			((r)(r))
		)
	)
	(_object
		(_port(_int c0 -1 0 7(_ent(_in))))
		(_port(_int c1 -1 0 7(_ent(_in))))
		(_port(_int c2 -1 0 7(_ent(_in))))
		(_port(_int c3 -1 0 7(_ent(_in))))
		(_port(_int c4 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int S 0 0 8(_ent(_in))))
		(_port(_int R -1 0 9(_ent(_out))))
		(_sig(_int nsel0 -1 0 15(_arch(_uni))))
		(_sig(_int nsel1 -1 0 15(_arch(_uni))))
		(_sig(_int nsel2 -1 0 15(_arch(_uni))))
		(_sig(_int sel0 -1 0 16(_arch(_uni))))
		(_sig(_int sel1 -1 0 16(_arch(_uni))))
		(_sig(_int sel2 -1 0 16(_arch(_uni))))
		(_sig(_int sel3 -1 0 16(_arch(_uni))))
		(_sig(_int sel4 -1 0 16(_arch(_uni))))
		(_sig(_int out0 -1 0 17(_arch(_uni))))
		(_sig(_int out1 -1 0 17(_arch(_uni))))
		(_sig(_int out2 -1 0 17(_arch(_uni))))
		(_sig(_int out3 -1 0 17(_arch(_uni))))
		(_sig(_int out4 -1 0 17(_arch(_uni))))
		(_sig(_int o1 -1 0 18(_arch(_uni))))
		(_sig(_int o2 -1 0 18(_arch(_uni))))
		(_sig(_int o3 -1 0 18(_arch(_uni))))
		(_sig(_int o4 -1 0 18(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000051 55 1227          1763859941154 Structural
(_unit VHDL(multiplexer16 0 5(structural 0 13))
	(_version ve8)
	(_time 1763859941155 2025.11.22 20:05:41)
	(_source(\../src/multiplexer16.vhd\))
	(_parameters tan)
	(_code 83d6df8c85d4849486d69ad8d285d08586848b8586)
	(_ent
		(_time 1763852445161)
	)
	(_generate gen_mux 0 17(_for 2 )
		(_inst mux 0 18(_ent . multiplexer1)
			(_port
				((c0)(in0(_object 0)))
				((c1)(in1(_object 0)))
				((c2)(in2(_object 0)))
				((c3)(in3(_object 0)))
				((c4)(in4(_object 0)))
				((S)(S))
				((R)(R(_object 0)))
			)
		)
		(_object
			(_cnst(_int i 2 0 17(_arch)))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int S 0 0 7(_ent(_in))))
		(_type(_int ~SIGNED{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int in0 1 0 8(_ent(_in))))
		(_port(_int in1 1 0 8(_ent(_in))))
		(_port(_int in2 1 0 8(_ent(_in))))
		(_port(_int in3 1 0 8(_ent(_in))))
		(_port(_int in4 1 0 8(_ent(_in))))
		(_port(_int R 1 0 9(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 17(_scalar (_to i 0 i 15))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000051 55 3354          1763859941160 structural
(_unit VHDL(alu 0 5(structural 0 14))
	(_version ve8)
	(_time 1763859941161 2025.11.22 20:05:41)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code 93c69a9cc3c5c2859690d0c8c7959295c094969592)
	(_ent
		(_time 1763852445210)
	)
	(_inst create_adder 0 28(_ent . Adder16)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(_code 10))
			((Sum)(sum))
			((Cout)(coutA))
			((Overflow)(Overflow_add))
		)
	)
	(_inst create_subtractor 0 29(_ent . subtractor16)
		(_port
			((A)(A))
			((B)(B))
			((Diff)(diff))
			((Cout)(coutS))
			((Overflow)(Overflow_sub))
		)
	)
	(_inst create_multiplier 0 30(_ent . multiplier16)
		(_port
			((A)(A))
			((B)(B))
			((Product)(prod32))
			((Ovf)(Overflow_mult))
		)
	)
	(_inst create_mux 0 40(_ent . multiplexer16)
		(_port
			((S)(Op))
			((in0)(sum))
			((in1)(prod16))
			((in2)(passA))
			((in3)(passB))
			((in4)(diff))
			((R)(res))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 7(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int S2 -1 0 8(_ent(_in))))
		(_port(_int S1 -1 0 8(_ent(_in))))
		(_port(_int S0 -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 9(_array -1((_dto i 2 i 0)))))
		(_port(_int status 1 0 9(_ent(_out))))
		(_port(_int Result 0 0 10(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 16(_array -1((_dto i 15 i 0)))))
		(_sig(_int sum 2 0 16(_arch(_uni))))
		(_sig(_int diff 2 0 16(_arch(_uni))))
		(_sig(_int prod16 2 0 16(_arch(_uni))))
		(_sig(_int Binv 2 0 16(_arch(_uni))))
		(_sig(_int res 2 0 16(_arch(_uni))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_sig(_int prod32 3 0 17(_arch(_uni))))
		(_sig(_int coutA -1 0 18(_arch(_uni))))
		(_sig(_int coutS -1 0 18(_arch(_uni))))
		(_sig(_int Overflow_add -1 0 18(_arch(_uni))))
		(_sig(_int Overflow_sub -1 0 18(_arch(_uni))))
		(_sig(_int Overflow_mult -1 0 18(_arch(_uni))))
		(_sig(_int passA 2 0 19(_arch(_uni))))
		(_sig(_int passB 2 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20(_array -1((_dto i 2 i 0)))))
		(_sig(_int Op 4 0 20(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_alias((Op(2))(S2)))(_trgt(20(2)))(_sens(2)))))
			(line__25(_arch 1 0 25(_assignment(_alias((Op(1))(S1)))(_trgt(20(1)))(_sens(3)))))
			(line__26(_arch 2 0 26(_assignment(_alias((Op(0))(S0)))(_trgt(20(0)))(_sens(4)))))
			(line__33(_arch 3 0 33(_assignment(_alias((prod16)(prod32(d_15_0))))(_trgt(9))(_sens(12(d_15_0))))))
			(line__36(_arch 4 0 36(_assignment(_alias((passA)(A)))(_trgt(18))(_sens(0)))))
			(line__37(_arch 5 0 37(_assignment(_alias((passB)(B)))(_trgt(19))(_sens(1)))))
			(line__51(_arch 6 0 51(_assignment(_alias((Result)(res)))(_trgt(6))(_sens(11)))))
			(line__54(_arch 7 0 54(_assignment(_trgt(5(2)))(_sens(15)(16)(17)(20)))))
			(line__62(_arch 8 0 62(_assignment(_trgt(5(1)))(_sens(11)))))
			(line__67(_arch 9 0 67(_assignment(_alias((status(0))(res(15))))(_trgt(5(0)))(_sens(11(15))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (11(15))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(131587)
		(197122)
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 11 -1)
)
I 000051 55 1085          1763859941179 structural
(_unit VHDL(multiplexer2_1 0 5(structural 0 13))
	(_version ve8)
	(_time 1763859941180 2025.11.22 20:05:41)
	(_source(\../src/multiplexer2_1.vhd\))
	(_parameters tan)
	(_code a3f6fff5a5f4a4b4a6f1baf8f2a5f0a5a6a4aba5a6)
	(_ent
		(_time 1763852445295)
	)
	(_inst notS 0 20(_ent . notgate_fast)
		(_port
			((a)(S))
			((r)(nsel))
		)
	)
	(_inst andS0 0 24(_ent . andgate_fast)
		(_port
			((a)(c0))
			((b)(nsel))
			((r)(out0))
		)
	)
	(_inst andS1 0 25(_ent . andgate_fast)
		(_port
			((a)(c1))
			((b)(S))
			((r)(out1))
		)
	)
	(_inst or1 0 28(_ent . orgate_fast)
		(_port
			((a)(out0))
			((b)(out1))
			((r)(R))
		)
	)
	(_object
		(_port(_int c0 -1 0 7(_ent(_in))))
		(_port(_int c1 -1 0 7(_ent(_in))))
		(_port(_int S -1 0 8(_ent(_in))))
		(_port(_int R -1 0 9(_ent(_out))))
		(_sig(_int nsel -1 0 15(_arch(_uni))))
		(_sig(_int out0 -1 0 16(_arch(_uni))))
		(_sig(_int out1 -1 0 16(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000051 55 951           1763859941185 Structural
(_unit VHDL(multiplexer4_2 0 5(structural 0 13))
	(_version ve8)
	(_time 1763859941186 2025.11.22 20:05:41)
	(_source(\../src/mux4_2.vhd\))
	(_parameters tan)
	(_code a3f6fff5a5f4a4b4a6acbaf8f2a5f0a5a6a4aba5a6)
	(_ent
		(_time 1763852445341)
	)
	(_generate gen_mux 0 17(_for 1 )
		(_inst mux 0 18(_ent . multiplexer2_1)
			(_port
				((c0)(in0(_object 0)))
				((c1)(in1(_object 0)))
				((S)(S))
				((R)(R(_object 0)))
			)
		)
		(_object
			(_cnst(_int i 1 0 17(_arch)))
		)
	)
	(_object
		(_port(_int S -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int in0 0 0 8(_ent(_in))))
		(_port(_int in1 0 0 8(_ent(_in))))
		(_port(_int R 0 0 9(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~3~13 0 17(_scalar (_to i 0 i 3))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000051 55 957           1763859941191 Structural
(_unit VHDL(multiplexer16_2 0 5(structural 0 13))
	(_version ve8)
	(_time 1763859941192 2025.11.22 20:05:41)
	(_source(\../src/mux16_2.vhd\))
	(_parameters tan)
	(_code b2e7eee7b5e5b5a5b7bdabe9e3b4e1b4b7b5bab4b7)
	(_ent
		(_time 1763852445390)
	)
	(_generate gen_mux 0 17(_for 1 )
		(_inst mux 0 18(_ent . multiplexer2_1)
			(_port
				((c0)(in0(_object 0)))
				((c1)(in1(_object 0)))
				((S)(S))
				((R)(R(_object 0)))
			)
		)
		(_object
			(_cnst(_int i 1 0 17(_arch)))
		)
	)
	(_object
		(_port(_int S -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int in0 0 0 8(_ent(_in))))
		(_port(_int in1 0 0 8(_ent(_in))))
		(_port(_int R 0 0 9(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 17(_scalar (_to i 0 i 15))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000051 55 1116          1763859941197 behavioral
(_unit VHDL(pc 0 5(behavioral 0 14))
	(_version ve8)
	(_time 1763859941198 2025.11.22 20:05:41)
	(_source(\../src/pc.vhd\))
	(_parameters tan)
	(_code b2e6bae6b3e4e6a4b0bca2e8e0b5b2b4b1b5b2b4b1)
	(_ent
		(_time 1763852445434)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 10(_array -1((_dto i 9 i 0)))))
		(_port(_int pc_out 0 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 15(_array -1((_dto i 9 i 0)))))
		(_sig(_int current_pc 1 0 15(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(2))(_sens(0))(_read(2)))))
			(line__25(_arch 1 0 25(_assignment(_alias((pc_out)(current_pc)))(_trgt(1))(_sens(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavioral 2 -1)
)
I 000051 55 1422          1763859941225 behavioral
(_unit VHDL(ram256 0 5(behavioral 0 15))
	(_version ve8)
	(_time 1763859941226 2025.11.22 20:05:41)
	(_source(\../src/ram256.vhd\))
	(_parameters tan)
	(_code d185db83d186d1c2d1d0c48e86d6d3d7d0d785d2d3)
	(_ent
		(_time 1763852445506)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int write_mem -1 0 8(_ent(_in))))
		(_port(_int read_mem -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1((_dto i 7 i 0)))))
		(_port(_int addr 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int data_in 1 0 10(_ent(_in))))
		(_port(_int data_out 1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 16(_array -1((_dto i 15 i 0)))))
		(_type(_int vector_array 0 16(_array 2((_to i 0 i 255)))))
		(_sig(_int ram_array 3 0 17(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_trgt(6))(_sens(0)(1)(3)(4))(_dssslsensitivity 1)(_mon))))
			(line__31(_arch 1 0 31(_assignment(_trgt(5))(_sens(2)(3)(6))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (6)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . behavioral 2 -1)
)
I 000051 55 3522          1763859941258 structural
(_unit VHDL(control_unit 0 5(structural 0 13))
	(_version ve8)
	(_time 1763859941259 2025.11.22 20:05:41)
	(_source(\../src/control_unit.vhd\))
	(_parameters tan)
	(_code f1a4faa1a6a6f0e6f7a7e3abf6f7a2f4a7f6f4f7a4)
	(_ent
		(_time 1763851924604)
	)
	(_inst uNotOp2 0 18(_ent . notgate)
		(_port
			((a)(op(2)))
			((r)(notOp2))
		)
	)
	(_inst uNotOp1 0 19(_ent . notgate)
		(_port
			((a)(op(1)))
			((r)(notOp1))
		)
	)
	(_inst uNotOp0 0 20(_ent . notgate)
		(_port
			((a)(op(0)))
			((r)(notOp0))
		)
	)
	(_inst uAdd 0 23(_ent . and3gate)
		(_port
			((a)(notOp2))
			((b)(notOp1))
			((c)(notOp0))
			((r)(add))
		)
	)
	(_inst uMult 0 24(_ent . and3gate)
		(_port
			((a)(notOp2))
			((b)(notOp1))
			((c)(op(0)))
			((r)(mult))
		)
	)
	(_inst uPa 0 25(_ent . and3gate)
		(_port
			((a)(notOp2))
			((b)(op(1)))
			((c)(notOp0))
			((r)(pa))
		)
	)
	(_inst uPb 0 26(_ent . and3gate)
		(_port
			((a)(notOp2))
			((b)(op(1)))
			((c)(op(0)))
			((r)(pb))
		)
	)
	(_inst uSub 0 27(_ent . and3gate)
		(_port
			((a)(op(2)))
			((b)(notOp1))
			((c)(notOp0))
			((r)(sub))
		)
	)
	(_inst uLdi 0 28(_ent . and3gate)
		(_port
			((a)(op(2)))
			((b)(notOp1))
			((c)(op(0)))
			((r)(ldi))
		)
	)
	(_inst uSh 0 29(_ent . and3gate)
		(_port
			((a)(op(2)))
			((b)(op(1)))
			((c)(notOp0))
			((r)(sh))
		)
	)
	(_inst uLh 0 30(_ent . and3gate)
		(_port
			((a)(op(2)))
			((b)(op(1)))
			((c)(op(0)))
			((r)(lh))
		)
	)
	(_inst uRegWrite 0 39(_ent . notgate)
		(_port
			((a)(sh))
			((r)(RegWrite))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int op 0 0 7(_ent(_in))))
		(_port(_int ImmToReg -1 0 8(_ent(_out))))
		(_port(_int ReadSrc -1 0 8(_ent(_out))))
		(_port(_int RegWrite -1 0 8(_ent(_out))))
		(_port(_int MemRead -1 0 8(_ent(_out))))
		(_port(_int MemtoReg -1 0 8(_ent(_out))))
		(_port(_int MemWrite -1 0 8(_ent(_out))))
		(_port(_int ALUOp 0 0 9(_ent(_out))))
		(_sig(_int add -1 0 14(_arch(_uni))))
		(_sig(_int mult -1 0 14(_arch(_uni))))
		(_sig(_int pa -1 0 14(_arch(_uni))))
		(_sig(_int pb -1 0 14(_arch(_uni))))
		(_sig(_int sub -1 0 14(_arch(_uni))))
		(_sig(_int ldi -1 0 14(_arch(_uni))))
		(_sig(_int sh -1 0 14(_arch(_uni))))
		(_sig(_int lh -1 0 14(_arch(_uni))))
		(_sig(_int notOp2 -1 0 15(_arch(_uni))))
		(_sig(_int notOp1 -1 0 15(_arch(_uni))))
		(_sig(_int notOp0 -1 0 15(_arch(_uni))))
		(_prcs
			(line__33(_arch 0 0 33(_assignment(_alias((ALUOp(2))(op(2))))(_trgt(7(2)))(_sens(0(2))))))
			(line__34(_arch 1 0 34(_assignment(_alias((ALUOp(1))(op(1))))(_trgt(7(1)))(_sens(0(1))))))
			(line__35(_arch 2 0 35(_assignment(_alias((ALUOp(0))(op(0))))(_trgt(7(0)))(_sens(0(0))))))
			(line__36(_arch 3 0 36(_assignment(_alias((ImmToReg)(ldi)))(_simpleassign BUF)(_trgt(1))(_sens(13)))))
			(line__37(_arch 4 0 37(_assignment(_alias((ReadSrc)(sh)))(_simpleassign BUF)(_trgt(2))(_sens(14)))))
			(line__40(_arch 5 0 40(_assignment(_alias((MemRead)(lh)))(_simpleassign BUF)(_trgt(4))(_sens(15)))))
			(line__41(_arch 6 0 41(_assignment(_alias((MemToReg)(lh)))(_simpleassign BUF)(_trgt(5))(_sens(15)))))
			(line__42(_arch 7 0 42(_assignment(_alias((MemWrite)(sh)))(_simpleassign BUF)(_trgt(6))(_sens(14)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(2))(0(1))(0(0))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 8 -1)
)
I 000051 55 1504          1763859941289 behavioral
(_unit VHDL(register_file 0 5(behavioral 0 18))
	(_version ve8)
	(_time 1763859941290 2025.11.22 20:05:41)
	(_source(\../src/register_file.vhd\))
	(_parameters tan)
	(_code 10441b17154743061b14034b451615171215461616)
	(_ent
		(_time 1763852445638)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int reg_write -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 9(_array -1((_dto i 3 i 0)))))
		(_port(_int read_addr1 0 0 9(_ent(_in))))
		(_port(_int read_addr2 0 0 10(_ent(_in))))
		(_port(_int write_addr 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12(_array -1((_dto i 15 i 0)))))
		(_port(_int write_data 1 0 12(_ent(_in))))
		(_port(_int read_data1 1 0 13(_ent(_out))))
		(_port(_int read_data2 1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_type(_int vector_array 0 19(_array 2((_to i 0 i 7)))))
		(_sig(_int reg_array 3 0 20(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_trgt(8))(_sens(0)(1)(4(d_2_0))(5))(_dssslsensitivity 1)(_mon))))
			(line__31(_arch 1 0 31(_prcs(_simple)(_trgt(6)(7))(_sens(2)(3))(_mon)(_read(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavioral 2 -1)
)
I 000051 55 1537          1763859941320 behavioral
(_unit VHDL(instr_mem 0 5(behavioral 0 13))
	(_version ve8)
	(_time 1763859941321 2025.11.22 20:05:41)
	(_source(\../src/instr_mem.vhd\))
	(_parameters tan)
	(_code 2f7a2f2b2c797838292d3d7628297b292a297b2926)
	(_ent
		(_time 1763852445717)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 7(_array -1((_dto i 9 i 0)))))
		(_port(_int addr 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int instruction 1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 14(_array -1((_dto i 15 i 0)))))
		(_type(_int vector_array 0 14(_array 2((_to i 0 i 255)))))
		(_cnst(_int program 3 0 15(_arch(((_string \"0101000000001010"\))((_string \"0101000100000101"\))((_string \"0101001000000000"\))((_string \"0101001100000000"\))((_string \"0101010000000000"\))((_string \"0101010100000000"\))((_string \"0101011000000000"\))((_string \"0101011100000000"\))((_string \"0000001000000001"\))((_string \"0001001100000001"\))((_string \"0100010000000001"\))((_string \"0110001100001011"\))((_string \"0110010000001010"\))((_string \"0111011000001010"\))((_string \"0111011100001011"\))(_others(_others(i 2)))))))
		(_prcs
			(line__34(_arch 0 0 34(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(514)
	)
	(_model . behavioral 1 -1)
)
I 000051 55 2328          1763859941353 structural
(_unit VHDL(instr_decoder 0 5(structural 0 16))
	(_version ve8)
	(_time 1763859941354 2025.11.22 20:05:41)
	(_source(\../src/instr_decoder.vhd\))
	(_parameters tan)
	(_code 4e1b4e4c4e181959484a5c1749484a484b484d4818)
	(_ent
		(_time 1763851924650)
	)
	(_inst control 0 21(_ent . control_unit)
		(_port
			((op)(opcode))
			((ImmToReg)(ImmToReg))
			((ReadSrc)(ReadSrc))
			((RegWrite)(RegWrite))
			((MemRead)(MemRead))
			((MemtoReg)(MemToReg))
			((MemWrite)(MemWrite))
			((ALUOp)(ALUOp))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1((_dto i 15 i 0)))))
		(_port(_int instr 0 0 7(_ent(_in))))
		(_port(_int ImmToReg -1 0 8(_ent(_out))))
		(_port(_int ReadSrc -1 0 8(_ent(_out))))
		(_port(_int RegWrite -1 0 8(_ent(_out))))
		(_port(_int MemRead -1 0 8(_ent(_out))))
		(_port(_int MemToReg -1 0 8(_ent(_out))))
		(_port(_int MemWrite -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 9(_array -1((_dto i 2 i 0)))))
		(_port(_int ALUOp 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1((_dto i 3 i 0)))))
		(_port(_int regC 2 0 10(_ent(_out))))
		(_port(_int regA 2 0 10(_ent(_out))))
		(_port(_int regB 2 0 10(_ent(_out))))
		(_port(_int regD 2 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11(_array -1((_dto i 7 i 0)))))
		(_port(_int immed 3 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17(_array -1((_dto i 2 i 0)))))
		(_sig(_int opcode 4 0 17(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_assignment(_alias((opcode)(instr(d_14_12))))(_trgt(13))(_sens(0(d_14_12))))))
			(line__32(_arch 1 0 32(_assignment(_alias((regC)(instr(d_11_8))))(_trgt(8))(_sens(0(d_11_8))))))
			(line__33(_arch 2 0 33(_assignment(_alias((regD)(instr(d_11_8))))(_trgt(11))(_sens(0(d_11_8))))))
			(line__34(_arch 3 0 34(_assignment(_alias((regA)(instr(d_7_4))))(_trgt(9))(_sens(0(d_7_4))))))
			(line__35(_arch 4 0 35(_assignment(_alias((regB)(instr(d_3_0))))(_trgt(10))(_sens(0(d_3_0))))))
			(line__36(_arch 5 0 36(_assignment(_alias((immed)(instr(d_7_0))))(_trgt(12))(_sens(0(d_7_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 6 -1)
)
I 000051 55 3699          1763859941375 structural
(_unit VHDL(cpu 0 5(structural 0 11))
	(_version ve8)
	(_time 1763859941376 2025.11.22 20:05:41)
	(_source(\../src/cpu.vhd\))
	(_parameters tan)
	(_code 6e3b646f3b383f786a3a7e353a686d696e696b686d)
	(_ent
		(_time 1763855081576)
	)
	(_inst counter 0 40(_ent . pc)
		(_port
			((clk)(clk))
			((pc_out)(current_pc))
		)
	)
	(_inst instructions 0 46(_ent . instr_mem)
		(_port
			((addr)(current_pc))
			((instruction)(current_instr))
		)
	)
	(_inst decode 0 52(_ent . instr_decoder)
		(_port
			((instr)(current_instr))
			((ImmToReg)(ImmToReg))
			((ReadSrc)(ReadSrc))
			((RegWrite)(RegWrite))
			((MemRead)(MemRead))
			((MemToReg)(MemToReg))
			((MemWrite)(MemWrite))
			((ALUOp)(ALUOp))
			((regC)(regC))
			((regA)(regA))
			((regB)(regB))
			((regD)(regD))
			((immed)(immediate))
		)
	)
	(_inst read2_mux 0 69(_ent . multiplexer4_2)
		(_port
			((S)(ReadSrc))
			((in0)(regB))
			((in1)(regC))
			((R)(reg_addr2))
		)
	)
	(_inst registers 0 77(_ent . register_file)
		(_port
			((clk)(clk))
			((reg_write)(RegWrite))
			((read_addr1)(regA))
			((read_addr2)(reg_addr2))
			((write_addr)(regC))
			((write_data)(reg_write_data))
			((read_data1)(reg_read1))
			((read_data2)(reg_read2))
		)
	)
	(_inst loadImmMux 0 89(_ent . multiplexer16_2)
		(_port
			((S)(ImmToReg))
			((in0)(memRegRes))
			((in1)(signExt_imm))
			((R)(reg_write_data))
		)
	)
	(_inst execute 0 97(_ent . alu)
		(_port
			((A)(reg_read1))
			((B)(reg_read2))
			((S2)(ALUOp(2)))
			((S1)(ALUOp(1)))
			((S0)(ALUOp(0)))
			((status)(aluStatus))
			((Result)(aluRes))
		)
	)
	(_inst datamem 0 108(_ent . ram256)
		(_port
			((clk)(clk))
			((write_mem)(MemWrite))
			((read_mem)(MemRead))
			((addr)(immediate))
			((data_in)(reg_read2))
			((data_out)(memory_out))
		)
	)
	(_inst regMux 0 118(_ent . multiplexer16_2)
		(_port
			((S)(MemToReg))
			((in0)(aluRes))
			((in1)(memory_out))
			((R)(memRegRes))
		)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 13(_array -1((_dto i 9 i 0)))))
		(_sig(_int current_pc 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 16(_array -1((_dto i 15 i 0)))))
		(_sig(_int current_instr 1 0 16(_arch(_uni))))
		(_sig(_int ImmToReg -1 0 19(_arch(_uni))))
		(_sig(_int ReadSrc -1 0 19(_arch(_uni))))
		(_sig(_int RegWrite -1 0 19(_arch(_uni))))
		(_sig(_int MemRead -1 0 19(_arch(_uni))))
		(_sig(_int MemToReg -1 0 19(_arch(_uni))))
		(_sig(_int MemWrite -1 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20(_array -1((_dto i 2 i 0)))))
		(_sig(_int ALUOp 2 0 20(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1((_dto i 3 i 0)))))
		(_sig(_int regC 3 0 21(_arch(_uni))))
		(_sig(_int regA 3 0 21(_arch(_uni))))
		(_sig(_int regB 3 0 21(_arch(_uni))))
		(_sig(_int regD 3 0 21(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 22(_array -1((_dto i 7 i 0)))))
		(_sig(_int immediate 4 0 22(_arch(_uni))))
		(_sig(_int reg_addr2 3 0 25(_arch(_uni))))
		(_sig(_int reg_write_data 1 0 26(_arch(_uni))))
		(_sig(_int signExt_imm 1 0 26(_arch(_uni))))
		(_sig(_int reg_read1 1 0 26(_arch(_uni))))
		(_sig(_int reg_read2 1 0 26(_arch(_uni))))
		(_sig(_int aluStatus 2 0 29(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 30(_array -1((_dto i 15 i 0)))))
		(_sig(_int aluRes 5 0 30(_arch(_uni))))
		(_sig(_int memory_out 1 0 33(_arch(_uni))))
		(_sig(_int memRegRes 1 0 36(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 628           1763859941381 TB_ARCHITECTURE
(_unit VHDL(cpu_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1763859941382 2025.11.22 20:05:41)
	(_source(\../src/TestBench/cpu_TB.vhd\))
	(_parameters tan)
	(_code 6e3b646f3b383f7b3a697a343d686d696e696b6b38)
	(_ent
		(_time 1763853601919)
	)
	(_comp
		(cpu
			(_object
				(_port(_int clk -1 0 14(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 26(_comp cpu)
		(_port
			((clk)(clk))
		)
		(_use(_ent . cpu)
		)
	)
	(_object
		(_sig(_int clk -1 0 18(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000036 55 382 0 testbench_for_cpu
(_configuration VHDL (testbench_for_cpu 0 35 (cpu_tb))
	(_version ve8)
	(_time 1763859941390 2025.11.22 20:05:41)
	(_source(\../src/testbench/cpu_tb.vhd\))
	(_parameters tan)
	(_code 7d29707c2c2b2a6a797c6f27297b287b7e7b75782b)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . cpu structural
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000051 55 1504          1763860025030 behavioral
(_unit VHDL(register_file 0 5(behavioral 0 18))
	(_version ve8)
	(_time 1763860025031 2025.11.22 20:07:05)
	(_source(\../src/register_file.vhd\))
	(_parameters tan)
	(_code 36303433356165203d32256d633033313433603030)
	(_ent
		(_time 1763852445638)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int reg_write -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 9(_array -1((_dto i 3 i 0)))))
		(_port(_int read_addr1 0 0 9(_ent(_in))))
		(_port(_int read_addr2 0 0 10(_ent(_in))))
		(_port(_int write_addr 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12(_array -1((_dto i 15 i 0)))))
		(_port(_int write_data 1 0 12(_ent(_in))))
		(_port(_int read_data1 1 0 13(_ent(_out))))
		(_port(_int read_data2 1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_type(_int vector_array 0 19(_array 2((_to i 0 i 7)))))
		(_sig(_int reg_array 3 0 20(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_trgt(8))(_sens(0)(1)(4(d_2_0))(5))(_dssslsensitivity 1)(_mon))))
			(line__31(_arch 1 0 31(_prcs(_simple)(_trgt(6)(7))(_sens(2)(3))(_mon)(_read(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavioral 2 -1)
)
I 000051 55 3916          1763860328705 structural
(_unit VHDL(cpu 0 5(structural 0 11))
	(_version ve8)
	(_time 1763860328706 2025.11.22 20:12:08)
	(_source(\../src/cpu.vhd\))
	(_parameters tan)
	(_code 6e3a6f6f3b383f786a3f7e353a686d696e696b686d)
	(_ent
		(_time 1763855081576)
	)
	(_inst counter 0 41(_ent . pc)
		(_port
			((clk)(clk))
			((pc_out)(current_pc))
		)
	)
	(_inst instructions 0 47(_ent . instr_mem)
		(_port
			((addr)(current_pc))
			((instruction)(current_instr))
		)
	)
	(_inst decode 0 53(_ent . instr_decoder)
		(_port
			((instr)(current_instr))
			((ImmToReg)(ImmToReg))
			((ReadSrc)(ReadSrc))
			((RegWrite)(RegWrite))
			((MemRead)(MemRead))
			((MemToReg)(MemToReg))
			((MemWrite)(MemWrite))
			((ALUOp)(ALUOp))
			((regC)(regC))
			((regA)(regA))
			((regB)(regB))
			((regD)(regD))
			((immed)(immediate))
		)
	)
	(_inst read2_mux 0 70(_ent . multiplexer4_2)
		(_port
			((S)(ReadSrc))
			((in0)(regB))
			((in1)(regC))
			((R)(reg_addr2))
		)
	)
	(_inst registers 0 78(_ent . register_file)
		(_port
			((clk)(clk))
			((reg_write)(RegWrite))
			((read_addr1)(regA))
			((read_addr2)(reg_addr2))
			((write_addr)(regC))
			((write_data)(reg_write_data))
			((read_data1)(reg_read1))
			((read_data2)(reg_read2))
		)
	)
	(_inst loadImmMux 0 92(_ent . multiplexer16_2)
		(_port
			((S)(ImmToReg))
			((in0)(memRegRes))
			((in1)(signExt_imm))
			((R)(reg_write_data))
		)
	)
	(_inst execute 0 100(_ent . alu)
		(_port
			((A)(reg_read1))
			((B)(reg_read2))
			((S2)(ALUOp(2)))
			((S1)(ALUOp(1)))
			((S0)(ALUOp(0)))
			((status)(aluStatus))
			((Result)(aluRes))
		)
	)
	(_inst datamem 0 111(_ent . ram256)
		(_port
			((clk)(clk))
			((write_mem)(MemWrite))
			((read_mem)(MemRead))
			((addr)(immediate))
			((data_in)(reg_read2))
			((data_out)(memory_out))
		)
	)
	(_inst regMux 0 121(_ent . multiplexer16_2)
		(_port
			((S)(MemToReg))
			((in0)(aluRes))
			((in1)(memory_out))
			((R)(memRegRes))
		)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 13(_array -1((_dto i 9 i 0)))))
		(_sig(_int current_pc 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 16(_array -1((_dto i 15 i 0)))))
		(_sig(_int current_instr 1 0 16(_arch(_uni))))
		(_sig(_int ImmToReg -1 0 19(_arch(_uni))))
		(_sig(_int ReadSrc -1 0 19(_arch(_uni))))
		(_sig(_int RegWrite -1 0 19(_arch(_uni))))
		(_sig(_int MemRead -1 0 19(_arch(_uni))))
		(_sig(_int MemToReg -1 0 19(_arch(_uni))))
		(_sig(_int MemWrite -1 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20(_array -1((_dto i 2 i 0)))))
		(_sig(_int ALUOp 2 0 20(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1((_dto i 3 i 0)))))
		(_sig(_int regC 3 0 21(_arch(_uni))))
		(_sig(_int regA 3 0 21(_arch(_uni))))
		(_sig(_int regB 3 0 21(_arch(_uni))))
		(_sig(_int regD 3 0 21(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 22(_array -1((_dto i 7 i 0)))))
		(_sig(_int immediate 4 0 22(_arch(_uni))))
		(_sig(_int reg_addr2 3 0 25(_arch(_uni))))
		(_sig(_int reg_write_data 1 0 26(_arch(_uni))))
		(_sig(_int reg_read1 1 0 26(_arch(_uni))))
		(_sig(_int reg_read2 1 0 26(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 27(_array -1((_dto i 15 i 0)))))
		(_sig(_int signExt_imm 5 0 27(_arch(_uni))))
		(_sig(_int aluStatus 2 0 30(_arch(_uni))))
		(_sig(_int aluRes 5 0 31(_arch(_uni))))
		(_sig(_int memory_out 1 0 34(_arch(_uni))))
		(_sig(_int memRegRes 1 0 37(_arch(_uni))))
		(_prcs
			(line__89(_arch 0 0 89(_assignment(_trgt(19))(_sens(14)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 556           1763871621500 behavioral
(_unit VHDL(notgate 0 4(behavioral 0 9))
	(_version ve8)
	(_time 1763871621501 2025.11.22 23:20:21)
	(_source(\../src/notgate.vhd\))
	(_parameters tan)
	(_code ebedbcb8efbdbbfdecbffab0beedeeedbeedbdecef)
	(_ent
		(_time 1763851924726)
	)
	(_object
		(_port(_int a -1 0 5(_ent(_in))))
		(_port(_int r -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavioral 1 -1)
)
I 000051 55 604           1763871621558 structural
(_unit VHDL(orgate_fast 0 4(structural 0 9))
	(_version ve8)
	(_time 1763871621559 2025.11.22 23:20:21)
	(_source(\../src/orgate_fast.vhd\))
	(_parameters tan)
	(_code 1a1c4f1c494d490c1b4f0e404e1f4c1c1c1c1b1d19)
	(_ent
		(_time 1763852444121)
	)
	(_object
		(_port(_int a -1 0 5(_ent(_in))))
		(_port(_int b -1 0 5(_ent(_in))))
		(_port(_int r -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 716           1763871621638 structural
(_unit VHDL(or5gate 0 4(structural 0 9))
	(_version ve8)
	(_time 1763871621639 2025.11.22 23:20:21)
	(_source(\../src/or5gate.vhd\))
	(_parameters tan)
	(_code 686e3d69623a397e6f3c79333d6e6d6e3e6f6a6b6d)
	(_ent
		(_time 1763852444190)
	)
	(_object
		(_port(_int a -1 0 5(_ent(_in))))
		(_port(_int b -1 0 5(_ent(_in))))
		(_port(_int c -1 0 5(_ent(_in))))
		(_port(_int d -1 0 5(_ent(_in))))
		(_port(_int e -1 0 5(_ent(_in))))
		(_port(_int r -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(5))(_sens(0)(1)(2)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 639           1763871621675 behavioral
(_unit VHDL(and3gate 0 4(behavioral 0 11))
	(_version ve8)
	(_time 1763871621676 2025.11.22 23:20:21)
	(_source(\../src/and3gate.vhd\))
	(_parameters tan)
	(_code 97919598c5c0c78494c580cdc790939192919691c2)
	(_ent
		(_time 1763851924528)
	)
	(_object
		(_port(_int a -1 0 6(_ent(_in))))
		(_port(_int b -1 0 6(_ent(_in))))
		(_port(_int c -1 0 6(_ent(_in))))
		(_port(_int r -1 0 7(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavioral 1 -1)
)
I 000051 55 594           1763871621725 structural
(_unit VHDL(orgate 0 4(structural 0 9))
	(_version ve8)
	(_time 1763871621726 2025.11.22 23:20:21)
	(_source(\../src/orgate.vhd\))
	(_parameters tan)
	(_code c5c39091c29296d3c490d19f91c393c2c7c3c2c3c4)
	(_ent
		(_time 1763852444347)
	)
	(_object
		(_port(_int a -1 0 5(_ent(_in))))
		(_port(_int b -1 0 5(_ent(_in))))
		(_port(_int r -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 597           1763871621791 behavioral
(_unit VHDL(xorgate 0 4(behavioral 0 12))
	(_version ve8)
	(_time 1763871621792 2025.11.22 23:20:21)
	(_source(\../src/xorgate.vhd\))
	(_parameters tan)
	(_code 04030802565252120357155f510201030c02520306)
	(_ent
		(_time 1763852444417)
	)
	(_object
		(_port(_int a -1 0 6(_ent(_in))))
		(_port(_int b -1 0 7(_ent(_in))))
		(_port(_int r -1 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavioral 1 -1)
)
I 000051 55 607           1763871621858 behavioral
(_unit VHDL(andgate_fast 0 4(behavioral 0 12))
	(_version ve8)
	(_time 1763871621859 2025.11.22 23:20:21)
	(_source(\../src/andgate_fast.vhd\))
	(_parameters tan)
	(_code 525457510505024455014309075457570454545453)
	(_ent
		(_time 1763852444585)
	)
	(_object
		(_port(_int a -1 0 6(_ent(_in))))
		(_port(_int b -1 0 7(_ent(_in))))
		(_port(_int r -1 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavioral 1 -1)
)
I 000051 55 603           1763871621927 behavioral
(_unit VHDL(notgate_fast 0 4(behavioral 0 9))
	(_version ve8)
	(_time 1763871621928 2025.11.22 23:20:21)
	(_source(\../src/notgate_fast.vhd\))
	(_parameters tan)
	(_code 9197c09ec6c7c18796c580cac4979494c797979790)
	(_ent
		(_time 1763852444650)
	)
	(_object
		(_port(_int a -1 0 5(_ent(_in))))
		(_port(_int r -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_alias((r)(a)))(_simpleassign "not")(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavioral 1 -1)
)
I 000051 55 597           1763871622002 behavioral
(_unit VHDL(andgate 0 4(behavioral 0 12))
	(_version ve8)
	(_time 1763871622003 2025.11.22 23:20:22)
	(_source(\../src/andgate.vhd\))
	(_parameters tan)
	(_code dfd9da8ddc888fc9d88cce848ad9dad9ded98ad9db)
	(_ent
		(_time 1763852444724)
	)
	(_object
		(_port(_int a -1 0 6(_ent(_in))))
		(_port(_int b -1 0 7(_ent(_in))))
		(_port(_int r -1 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavioral 1 -1)
)
I 000051 55 721           1763871622087 structural
(_unit VHDL(halfadder 0 5(structural 0 15))
	(_version ve8)
	(_time 1763871622088 2025.11.22 23:20:22)
	(_source(\../src/halfadder.vhd\))
	(_parameters tan)
	(_code 2d2b2029787a2a3b2a2f3c77782b292b282a2f2b25)
	(_ent
		(_time 1763852444803)
	)
	(_inst u1 0 19(_ent . xorgate)
		(_port
			((a)(a))
			((b)(b))
			((r)(R))
		)
	)
	(_inst u2 0 21(_ent . andgate)
		(_port
			((a)(a))
			((b)(b))
			((r)(Carry))
		)
	)
	(_object
		(_port(_int A -1 0 7(_ent(_in))))
		(_port(_int B -1 0 8(_ent(_in))))
		(_port(_int R -1 0 9(_ent(_out))))
		(_port(_int Carry -1 0 10(_ent(_out))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 1056          1763871622142 structural
(_unit VHDL(fulladder 0 6(structural 0 15))
	(_version ve8)
	(_time 1763871622143 2025.11.22 23:20:22)
	(_source(\../src/fulladder.vhd\))
	(_parameters tan)
	(_code 6b6d686a3c3c6c7d396a7a313e6d6f6d6e6c696d6d)
	(_ent
		(_time 1763852444845)
	)
	(_inst u1 0 21(_ent . halfadder)
		(_port
			((A)(a))
			((B)(b))
			((R)(sum1))
			((Carry)(carry1))
		)
	)
	(_inst u2 0 22(_ent . halfadder)
		(_port
			((A)(sum1))
			((B)(cin))
			((R)(sum))
			((Carry)(carry2))
		)
	)
	(_inst carryout 0 23(_ent . orgate)
		(_port
			((a)(carry1))
			((b)(carry2))
			((r)(cout))
		)
	)
	(_object
		(_port(_int a -1 0 8(_ent(_in))))
		(_port(_int b -1 0 9(_ent(_in))))
		(_port(_int cin -1 0 10(_ent(_in))))
		(_port(_int sum -1 0 11(_ent(_out))))
		(_port(_int cout -1 0 12(_ent(_out))))
		(_sig(_int sum1 -1 0 17(_arch(_uni))))
		(_sig(_int carry1 -1 0 17(_arch(_uni))))
		(_sig(_int carry2 -1 0 17(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 1809          1763871622198 structural
(_unit VHDL(adder16 0 8(structural 0 19))
	(_version ve8)
	(_time 1763871622199 2025.11.22 23:20:22)
	(_source(\../src/adder16.vhd\))
	(_parameters tan)
	(_code 9a9c9e95cfcdca8c9d9b88c5ca999c9c9b9c9e9c9e)
	(_ent
		(_time 1763852444890)
	)
	(_generate create_FAs 0 27(_for 3 )
		(_inst FA 0 28(_ent . fulladder)
			(_port
				((a)(A(_object 0)))
				((b)(B(_object 0)))
				((cin)(carry(_object 0)))
				((sum)(sum_int(_object 0)))
				((cout)(carry(_index 4)))
			)
		)
		(_object
			(_cnst(_int i 3 0 27(_arch)))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 10(_ent(_in))))
		(_port(_int B 0 0 11(_ent(_in))))
		(_port(_int Cin -1 0 12(_ent(_in))))
		(_port(_int Sum 0 0 13(_ent(_out))))
		(_port(_int Cout -1 0 14(_ent(_out))))
		(_port(_int Overflow -1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 21(_array -1((_dto i 16 i 0)))))
		(_sig(_int carry 1 0 21(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_sig(_int sum_int 2 0 23(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 27(_scalar (_to i 0 i 15))))
		(_prcs
			(line__25(_arch 0 0 25(_assignment(_alias((carry(0))(Cin)))(_trgt(6(0)))(_sens(2)))))
			(line__31(_arch 1 0 31(_assignment(_alias((Sum)(sum_int)))(_trgt(3))(_sens(7)))))
			(line__33(_arch 2 0 33(_assignment(_alias((Cout)(carry(16))))(_simpleassign BUF)(_trgt(4))(_sens(6(16))))))
			(line__36(_arch 3 0 36(_assignment(_trgt(5))(_sens(7(15))(0(15))(1(15))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_part (6(16))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 5 -1)
)
I 000051 55 2069          1763871622282 structural
(_unit VHDL(subtractor16 0 7(structural 0 17))
	(_version ve8)
	(_time 1763871622283 2025.11.22 23:20:22)
	(_source(\../src/subtractor16.vhd\))
	(_parameters tan)
	(_code f8fffea9f5afaeeffeabeaa2a8fefbfffcfeaefffa)
	(_ent
		(_time 1763852444966)
	)
	(_generate create_notB 0 26(_for 3 )
		(_inst notB 0 27(_ent . notgate)
			(_port
				((a)(B(_object 0)))
				((r)(Binv(_object 0)))
			)
		)
		(_object
			(_cnst(_int i 3 0 26(_arch)))
		)
	)
	(_generate create_FAs 0 33(_for 4 )
		(_inst FA 0 34(_ent . fulladder)
			(_port
				((a)(A(_object 1)))
				((b)(Binv(_object 1)))
				((cin)(carry(_object 1)))
				((sum)(diff_int(_object 1)))
				((cout)(carry(_index 4)))
			)
		)
		(_object
			(_cnst(_int i 4 0 33(_arch)))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 9(_ent(_in))))
		(_port(_int B 0 0 10(_ent(_in))))
		(_port(_int Diff 0 0 11(_ent(_out))))
		(_port(_int Cout -1 0 12(_ent(_out))))
		(_port(_int Overflow -1 0 13(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_sig(_int Binv 1 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 21(_array -1((_dto i 16 i 0)))))
		(_sig(_int carry 2 0 21(_arch(_uni))))
		(_sig(_int diff_int 1 0 23(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 26(_scalar (_to i 0 i 15))))
		(_type(_int ~INTEGER~range~0~to~15~131 0 33(_scalar (_to i 0 i 15))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(6(0))))))
			(line__37(_arch 1 0 37(_assignment(_alias((Diff)(diff_int)))(_trgt(2))(_sens(7)))))
			(line__39(_arch 2 0 39(_assignment(_alias((Cout)(carry(16))))(_simpleassign BUF)(_trgt(3))(_sens(6(16))))))
			(line__42(_arch 3 0 42(_assignment(_trgt(4))(_sens(0(15))(1(15))(7(15))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_part (6(16))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 5 -1)
)
I 000051 55 1907          1763871622357 behavioral
(_unit VHDL(multiplier16 0 7(behavioral 0 17))
	(_version ve8)
	(_time 1763871622358 2025.11.22 23:20:22)
	(_source(\../src/multiplier16.vhd\))
	(_parameters tan)
	(_code 363064323561312131632f6d673065303f30333134)
	(_ent
		(_time 1763852445047)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 9(_ent(_in))))
		(_port(_int B 0 0 10(_ent(_in))))
		(_type(_int ~SIGNED{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int Product 1 0 11(_ent(_out))))
		(_port(_int Ovf -1 0 12(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_sig(_int multiplicand 2 0 19(_arch(_uni))))
		(_sig(_int multiplier 2 0 20(_arch(_uni))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 21(_array -1((_dto i 31 i 0)))))
		(_sig(_int result 3 0 21(_arch(_uni))))
		(_type(_int ~SIGNED{31~downto~0}~132 0 25(_array -1((_dto i 31 i 0)))))
		(_var(_int temp_result 4 0 25(_prcs 0)))
		(_type(_int ~SIGNED{31~downto~0}~134 0 26(_array -1((_dto i 31 i 0)))))
		(_var(_int mcand 5 0 26(_prcs 0)))
		(_type(_int ~SIGNED{15~downto~0}~136 0 27(_array -1((_dto i 15 i 0)))))
		(_var(_int mlt 6 0 27(_prcs 0)))
		(_var(_int sign -1 0 28(_prcs 0)))
		(_type(_int ~SIGNED{15~downto~0}~138 0 29(_array -1((_dto i 15 i 0)))))
		(_var(_int sign_extend 7 0 29(_prcs 0)))
		(_prcs
			(line__24(_arch 0 0 24(_prcs(_simple)(_trgt(3)(6))(_sens(0)(1))(_mon))))
			(line__61(_arch 1 0 61(_assignment(_alias((Product)(result)))(_trgt(2))(_sens(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behavioral 2 -1)
)
I 000051 55 2986          1763871622412 structural
(_unit VHDL(multiplexer1 0 5(structural 0 13))
	(_version ve8)
	(_time 1763871622413 2025.11.22 23:20:22)
	(_source(\../src/multiplexer1.vhd\))
	(_parameters tan)
	(_code 757327757522726273226c2e2473267370727d7370)
	(_ent
		(_time 1763852445117)
	)
	(_inst notS0 0 22(_ent . notgate)
		(_port
			((a)(S(0)))
			((r)(nsel0))
		)
	)
	(_inst notS1 0 23(_ent . notgate)
		(_port
			((a)(S(1)))
			((r)(nsel1))
		)
	)
	(_inst notS2 0 24(_ent . notgate)
		(_port
			((a)(S(2)))
			((r)(nsel2))
		)
	)
	(_inst andS0 0 27(_ent . and3gate)
		(_port
			((a)(nsel2))
			((b)(nsel1))
			((c)(nsel0))
			((r)(sel0))
		)
	)
	(_inst andS1 0 28(_ent . and3gate)
		(_port
			((a)(nsel2))
			((b)(nsel1))
			((c)(S(0)))
			((r)(sel1))
		)
	)
	(_inst andS2 0 29(_ent . and3gate)
		(_port
			((a)(nsel2))
			((b)(S(1)))
			((c)(nsel0))
			((r)(sel2))
		)
	)
	(_inst andS3 0 30(_ent . and3gate)
		(_port
			((a)(nsel2))
			((b)(S(1)))
			((c)(S(0)))
			((r)(sel3))
		)
	)
	(_inst andS4 0 31(_ent . and3gate)
		(_port
			((a)(S(2)))
			((b)(nsel1))
			((c)(nsel0))
			((r)(sel4))
		)
	)
	(_inst outS0 0 34(_ent . andgate)
		(_port
			((a)(c0))
			((b)(sel0))
			((r)(out0))
		)
	)
	(_inst outS1 0 35(_ent . andgate)
		(_port
			((a)(c1))
			((b)(sel1))
			((r)(out1))
		)
	)
	(_inst outS2 0 36(_ent . andgate)
		(_port
			((a)(c2))
			((b)(sel2))
			((r)(out2))
		)
	)
	(_inst outS3 0 37(_ent . andgate)
		(_port
			((a)(c3))
			((b)(sel3))
			((r)(out3))
		)
	)
	(_inst outS4 0 38(_ent . andgate)
		(_port
			((a)(c4))
			((b)(sel4))
			((r)(out4))
		)
	)
	(_inst bigOr 0 41(_ent . or5gate)
		(_port
			((a)(out0))
			((b)(out1))
			((c)(out2))
			((d)(out3))
			((e)(out4))
			((r)(r))
		)
	)
	(_object
		(_port(_int c0 -1 0 7(_ent(_in))))
		(_port(_int c1 -1 0 7(_ent(_in))))
		(_port(_int c2 -1 0 7(_ent(_in))))
		(_port(_int c3 -1 0 7(_ent(_in))))
		(_port(_int c4 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int S 0 0 8(_ent(_in))))
		(_port(_int R -1 0 9(_ent(_out))))
		(_sig(_int nsel0 -1 0 15(_arch(_uni))))
		(_sig(_int nsel1 -1 0 15(_arch(_uni))))
		(_sig(_int nsel2 -1 0 15(_arch(_uni))))
		(_sig(_int sel0 -1 0 16(_arch(_uni))))
		(_sig(_int sel1 -1 0 16(_arch(_uni))))
		(_sig(_int sel2 -1 0 16(_arch(_uni))))
		(_sig(_int sel3 -1 0 16(_arch(_uni))))
		(_sig(_int sel4 -1 0 16(_arch(_uni))))
		(_sig(_int out0 -1 0 17(_arch(_uni))))
		(_sig(_int out1 -1 0 17(_arch(_uni))))
		(_sig(_int out2 -1 0 17(_arch(_uni))))
		(_sig(_int out3 -1 0 17(_arch(_uni))))
		(_sig(_int out4 -1 0 17(_arch(_uni))))
		(_sig(_int o1 -1 0 18(_arch(_uni))))
		(_sig(_int o2 -1 0 18(_arch(_uni))))
		(_sig(_int o3 -1 0 18(_arch(_uni))))
		(_sig(_int o4 -1 0 18(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000051 55 1227          1763871622457 Structural
(_unit VHDL(multiplexer16 0 5(structural 0 13))
	(_version ve8)
	(_time 1763871622458 2025.11.22 23:20:22)
	(_source(\../src/multiplexer16.vhd\))
	(_parameters tan)
	(_code a4a2f6f2a5f3a3b3a1f1bdfff5a2f7a2a1a3aca2a1)
	(_ent
		(_time 1763852445161)
	)
	(_generate gen_mux 0 17(_for 2 )
		(_inst mux 0 18(_ent . multiplexer1)
			(_port
				((c0)(in0(_object 0)))
				((c1)(in1(_object 0)))
				((c2)(in2(_object 0)))
				((c3)(in3(_object 0)))
				((c4)(in4(_object 0)))
				((S)(S))
				((R)(R(_object 0)))
			)
		)
		(_object
			(_cnst(_int i 2 0 17(_arch)))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int S 0 0 7(_ent(_in))))
		(_type(_int ~SIGNED{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int in0 1 0 8(_ent(_in))))
		(_port(_int in1 1 0 8(_ent(_in))))
		(_port(_int in2 1 0 8(_ent(_in))))
		(_port(_int in3 1 0 8(_ent(_in))))
		(_port(_int in4 1 0 8(_ent(_in))))
		(_port(_int R 1 0 9(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 17(_scalar (_to i 0 i 15))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000051 55 3354          1763871622502 structural
(_unit VHDL(alu 0 5(structural 0 14))
	(_version ve8)
	(_time 1763871622503 2025.11.22 23:20:22)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code d3d5d481838582c5d6d0908887d5d2d580d4d6d5d2)
	(_ent
		(_time 1763852445210)
	)
	(_inst create_adder 0 28(_ent . Adder16)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(_code 10))
			((Sum)(sum))
			((Cout)(coutA))
			((Overflow)(Overflow_add))
		)
	)
	(_inst create_subtractor 0 29(_ent . subtractor16)
		(_port
			((A)(A))
			((B)(B))
			((Diff)(diff))
			((Cout)(coutS))
			((Overflow)(Overflow_sub))
		)
	)
	(_inst create_multiplier 0 30(_ent . multiplier16)
		(_port
			((A)(A))
			((B)(B))
			((Product)(prod32))
			((Ovf)(Overflow_mult))
		)
	)
	(_inst create_mux 0 40(_ent . multiplexer16)
		(_port
			((S)(Op))
			((in0)(sum))
			((in1)(prod16))
			((in2)(passA))
			((in3)(passB))
			((in4)(diff))
			((R)(res))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 7(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int S2 -1 0 8(_ent(_in))))
		(_port(_int S1 -1 0 8(_ent(_in))))
		(_port(_int S0 -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 9(_array -1((_dto i 2 i 0)))))
		(_port(_int status 1 0 9(_ent(_out))))
		(_port(_int Result 0 0 10(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 16(_array -1((_dto i 15 i 0)))))
		(_sig(_int sum 2 0 16(_arch(_uni))))
		(_sig(_int diff 2 0 16(_arch(_uni))))
		(_sig(_int prod16 2 0 16(_arch(_uni))))
		(_sig(_int Binv 2 0 16(_arch(_uni))))
		(_sig(_int res 2 0 16(_arch(_uni))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_sig(_int prod32 3 0 17(_arch(_uni))))
		(_sig(_int coutA -1 0 18(_arch(_uni))))
		(_sig(_int coutS -1 0 18(_arch(_uni))))
		(_sig(_int Overflow_add -1 0 18(_arch(_uni))))
		(_sig(_int Overflow_sub -1 0 18(_arch(_uni))))
		(_sig(_int Overflow_mult -1 0 18(_arch(_uni))))
		(_sig(_int passA 2 0 19(_arch(_uni))))
		(_sig(_int passB 2 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20(_array -1((_dto i 2 i 0)))))
		(_sig(_int Op 4 0 20(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_alias((Op(2))(S2)))(_trgt(20(2)))(_sens(2)))))
			(line__25(_arch 1 0 25(_assignment(_alias((Op(1))(S1)))(_trgt(20(1)))(_sens(3)))))
			(line__26(_arch 2 0 26(_assignment(_alias((Op(0))(S0)))(_trgt(20(0)))(_sens(4)))))
			(line__33(_arch 3 0 33(_assignment(_alias((prod16)(prod32(d_15_0))))(_trgt(9))(_sens(12(d_15_0))))))
			(line__36(_arch 4 0 36(_assignment(_alias((passA)(A)))(_trgt(18))(_sens(0)))))
			(line__37(_arch 5 0 37(_assignment(_alias((passB)(B)))(_trgt(19))(_sens(1)))))
			(line__51(_arch 6 0 51(_assignment(_alias((Result)(res)))(_trgt(6))(_sens(11)))))
			(line__54(_arch 7 0 54(_assignment(_trgt(5(2)))(_sens(15)(16)(17)(20)))))
			(line__62(_arch 8 0 62(_assignment(_trgt(5(1)))(_sens(11)))))
			(line__67(_arch 9 0 67(_assignment(_alias((status(0))(res(15))))(_trgt(5(0)))(_sens(11(15))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (11(15))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(131587)
		(197122)
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 11 -1)
)
I 000051 55 1085          1763871622561 structural
(_unit VHDL(multiplexer2_1 0 5(structural 0 13))
	(_version ve8)
	(_time 1763871622562 2025.11.22 23:20:22)
	(_source(\../src/multiplexer2_1.vhd\))
	(_parameters tan)
	(_code 11174217154616061443084a401742171416191714)
	(_ent
		(_time 1763852445295)
	)
	(_inst notS 0 20(_ent . notgate_fast)
		(_port
			((a)(S))
			((r)(nsel))
		)
	)
	(_inst andS0 0 24(_ent . andgate_fast)
		(_port
			((a)(c0))
			((b)(nsel))
			((r)(out0))
		)
	)
	(_inst andS1 0 25(_ent . andgate_fast)
		(_port
			((a)(c1))
			((b)(S))
			((r)(out1))
		)
	)
	(_inst or1 0 28(_ent . orgate_fast)
		(_port
			((a)(out0))
			((b)(out1))
			((r)(R))
		)
	)
	(_object
		(_port(_int c0 -1 0 7(_ent(_in))))
		(_port(_int c1 -1 0 7(_ent(_in))))
		(_port(_int S -1 0 8(_ent(_in))))
		(_port(_int R -1 0 9(_ent(_out))))
		(_sig(_int nsel -1 0 15(_arch(_uni))))
		(_sig(_int out0 -1 0 16(_arch(_uni))))
		(_sig(_int out1 -1 0 16(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000051 55 951           1763871622606 Structural
(_unit VHDL(multiplexer4_2 0 5(structural 0 13))
	(_version ve8)
	(_time 1763871622607 2025.11.22 23:20:22)
	(_source(\../src/mux4_2.vhd\))
	(_parameters tan)
	(_code 3036633435673727353f296b613663363537383635)
	(_ent
		(_time 1763852445341)
	)
	(_generate gen_mux 0 17(_for 1 )
		(_inst mux 0 18(_ent . multiplexer2_1)
			(_port
				((c0)(in0(_object 0)))
				((c1)(in1(_object 0)))
				((S)(S))
				((R)(R(_object 0)))
			)
		)
		(_object
			(_cnst(_int i 1 0 17(_arch)))
		)
	)
	(_object
		(_port(_int S -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int in0 0 0 8(_ent(_in))))
		(_port(_int in1 0 0 8(_ent(_in))))
		(_port(_int R 0 0 9(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~3~13 0 17(_scalar (_to i 0 i 3))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000051 55 957           1763871622654 Structural
(_unit VHDL(multiplexer16_2 0 5(structural 0 13))
	(_version ve8)
	(_time 1763871622655 2025.11.22 23:20:22)
	(_source(\../src/mux16_2.vhd\))
	(_parameters tan)
	(_code 5f590c5d0c0858485a5046040e590c595a5857595a)
	(_ent
		(_time 1763852445390)
	)
	(_generate gen_mux 0 17(_for 1 )
		(_inst mux 0 18(_ent . multiplexer2_1)
			(_port
				((c0)(in0(_object 0)))
				((c1)(in1(_object 0)))
				((S)(S))
				((R)(R(_object 0)))
			)
		)
		(_object
			(_cnst(_int i 1 0 17(_arch)))
		)
	)
	(_object
		(_port(_int S -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int in0 0 0 8(_ent(_in))))
		(_port(_int in1 0 0 8(_ent(_in))))
		(_port(_int R 0 0 9(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 17(_scalar (_to i 0 i 15))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000051 55 1116          1763871622697 behavioral
(_unit VHDL(pc 0 5(behavioral 0 14))
	(_version ve8)
	(_time 1763871622698 2025.11.22 23:20:22)
	(_source(\../src/pc.vhd\))
	(_parameters tan)
	(_code 8e898980d8d8da988c809ed4dc898e888d898e888d)
	(_ent
		(_time 1763852445434)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 10(_array -1((_dto i 9 i 0)))))
		(_port(_int pc_out 0 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 15(_array -1((_dto i 9 i 0)))))
		(_sig(_int current_pc 1 0 15(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(2))(_sens(0))(_read(2)))))
			(line__25(_arch 1 0 25(_assignment(_alias((pc_out)(current_pc)))(_trgt(1))(_sens(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavioral 2 -1)
)
I 000051 55 1422          1763871622759 behavioral
(_unit VHDL(ram256 0 5(behavioral 0 15))
	(_version ve8)
	(_time 1763871622760 2025.11.22 23:20:22)
	(_source(\../src/ram256.vhd\))
	(_parameters tan)
	(_code cdcac898989acddecdccd8929acacfcbcccb99cecf)
	(_ent
		(_time 1763852445506)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int write_mem -1 0 8(_ent(_in))))
		(_port(_int read_mem -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1((_dto i 7 i 0)))))
		(_port(_int addr 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int data_in 1 0 10(_ent(_in))))
		(_port(_int data_out 1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 16(_array -1((_dto i 15 i 0)))))
		(_type(_int vector_array 0 16(_array 2((_to i 0 i 255)))))
		(_sig(_int ram_array 3 0 17(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_trgt(6))(_sens(0)(1)(3)(4))(_dssslsensitivity 1)(_mon))))
			(line__31(_arch 1 0 31(_assignment(_trgt(5))(_sens(2)(3)(6))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (6)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . behavioral 2 -1)
)
I 000051 55 3522          1763871622816 structural
(_unit VHDL(control_unit 0 5(structural 0 16))
	(_version ve8)
	(_time 1763871622817 2025.11.22 23:20:22)
	(_source(\../src/control_unit.vhd\))
	(_parameters tan)
	(_code 0b0d000d0f5c0a1c0d5919510c0d580e5d0c0e0d5e)
	(_ent
		(_time 1763851924604)
	)
	(_inst uNotOp2 0 21(_ent . notgate)
		(_port
			((a)(op(2)))
			((r)(notOp2))
		)
	)
	(_inst uNotOp1 0 22(_ent . notgate)
		(_port
			((a)(op(1)))
			((r)(notOp1))
		)
	)
	(_inst uNotOp0 0 23(_ent . notgate)
		(_port
			((a)(op(0)))
			((r)(notOp0))
		)
	)
	(_inst uAdd 0 28(_ent . and3gate)
		(_port
			((a)(notOp2))
			((b)(notOp1))
			((c)(notOp0))
			((r)(add))
		)
	)
	(_inst uMult 0 29(_ent . and3gate)
		(_port
			((a)(notOp2))
			((b)(notOp1))
			((c)(op(0)))
			((r)(mult))
		)
	)
	(_inst uPa 0 30(_ent . and3gate)
		(_port
			((a)(notOp2))
			((b)(op(1)))
			((c)(notOp0))
			((r)(pa))
		)
	)
	(_inst uPb 0 31(_ent . and3gate)
		(_port
			((a)(notOp2))
			((b)(op(1)))
			((c)(op(0)))
			((r)(pb))
		)
	)
	(_inst uSub 0 32(_ent . and3gate)
		(_port
			((a)(op(2)))
			((b)(notOp1))
			((c)(notOp0))
			((r)(sub))
		)
	)
	(_inst uLdi 0 33(_ent . and3gate)
		(_port
			((a)(op(2)))
			((b)(notOp1))
			((c)(op(0)))
			((r)(ldi))
		)
	)
	(_inst uSh 0 34(_ent . and3gate)
		(_port
			((a)(op(2)))
			((b)(op(1)))
			((c)(notOp0))
			((r)(sh))
		)
	)
	(_inst uLh 0 35(_ent . and3gate)
		(_port
			((a)(op(2)))
			((b)(op(1)))
			((c)(op(0)))
			((r)(lh))
		)
	)
	(_inst uRegWrite 0 46(_ent . notgate)
		(_port
			((a)(sh))
			((r)(RegWrite))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int op 0 0 7(_ent(_in))))
		(_port(_int ImmToReg -1 0 8(_ent(_out))))
		(_port(_int ReadSrc -1 0 8(_ent(_out))))
		(_port(_int RegWrite -1 0 8(_ent(_out))))
		(_port(_int MemRead -1 0 8(_ent(_out))))
		(_port(_int MemtoReg -1 0 8(_ent(_out))))
		(_port(_int MemWrite -1 0 8(_ent(_out))))
		(_port(_int ALUOp 0 0 9(_ent(_out))))
		(_sig(_int add -1 0 17(_arch(_uni))))
		(_sig(_int mult -1 0 17(_arch(_uni))))
		(_sig(_int pa -1 0 17(_arch(_uni))))
		(_sig(_int pb -1 0 17(_arch(_uni))))
		(_sig(_int sub -1 0 17(_arch(_uni))))
		(_sig(_int ldi -1 0 17(_arch(_uni))))
		(_sig(_int sh -1 0 17(_arch(_uni))))
		(_sig(_int lh -1 0 17(_arch(_uni))))
		(_sig(_int notOp2 -1 0 18(_arch(_uni))))
		(_sig(_int notOp1 -1 0 18(_arch(_uni))))
		(_sig(_int notOp0 -1 0 18(_arch(_uni))))
		(_prcs
			(line__38(_arch 0 0 38(_assignment(_alias((ALUOp(2))(op(2))))(_trgt(7(2)))(_sens(0(2))))))
			(line__39(_arch 1 0 39(_assignment(_alias((ALUOp(1))(op(1))))(_trgt(7(1)))(_sens(0(1))))))
			(line__40(_arch 2 0 40(_assignment(_alias((ALUOp(0))(op(0))))(_trgt(7(0)))(_sens(0(0))))))
			(line__41(_arch 3 0 41(_assignment(_alias((ImmToReg)(ldi)))(_simpleassign BUF)(_trgt(1))(_sens(13)))))
			(line__42(_arch 4 0 42(_assignment(_alias((ReadSrc)(sh)))(_simpleassign BUF)(_trgt(2))(_sens(14)))))
			(line__47(_arch 5 0 47(_assignment(_alias((MemRead)(lh)))(_simpleassign BUF)(_trgt(4))(_sens(15)))))
			(line__48(_arch 6 0 48(_assignment(_alias((MemToReg)(lh)))(_simpleassign BUF)(_trgt(5))(_sens(15)))))
			(line__49(_arch 7 0 49(_assignment(_alias((MemWrite)(sh)))(_simpleassign BUF)(_trgt(6))(_sens(14)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(2))(0(1))(0(0))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 8 -1)
)
I 000051 55 1504          1763871622888 behavioral
(_unit VHDL(register_file 0 5(behavioral 0 18))
	(_version ve8)
	(_time 1763871622889 2025.11.22 23:20:22)
	(_source(\../src/register_file.vhd\))
	(_parameters tan)
	(_code 595e535a550e0a4f525d4a020c5f5c5e5b5c0f5f5f)
	(_ent
		(_time 1763852445638)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int reg_write -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 9(_array -1((_dto i 3 i 0)))))
		(_port(_int read_addr1 0 0 9(_ent(_in))))
		(_port(_int read_addr2 0 0 10(_ent(_in))))
		(_port(_int write_addr 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12(_array -1((_dto i 15 i 0)))))
		(_port(_int write_data 1 0 12(_ent(_in))))
		(_port(_int read_data1 1 0 13(_ent(_out))))
		(_port(_int read_data2 1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_type(_int vector_array 0 19(_array 2((_to i 0 i 7)))))
		(_sig(_int reg_array 3 0 20(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_trgt(8))(_sens(0)(1)(4(d_2_0))(5))(_dssslsensitivity 1)(_mon))))
			(line__31(_arch 1 0 31(_prcs(_simple)(_trgt(6)(7))(_sens(2)(3))(_mon)(_read(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavioral 2 -1)
)
I 000051 55 1537          1763871622947 behavioral
(_unit VHDL(instr_mem 0 5(behavioral 0 13))
	(_version ve8)
	(_time 1763871622948 2025.11.22 23:20:22)
	(_source(\../src/instr_mem.vhd\))
	(_parameters tan)
	(_code 888e8986d5dedf9f8e8a9ad18f8edc8e8d8edc8e81)
	(_ent
		(_time 1763852445717)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 7(_array -1((_dto i 9 i 0)))))
		(_port(_int addr 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int instruction 1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 14(_array -1((_dto i 15 i 0)))))
		(_type(_int vector_array 0 14(_array 2((_to i 0 i 255)))))
		(_cnst(_int program 3 0 15(_arch(((_string \"0101000000001010"\))((_string \"0101000100000101"\))((_string \"0101001000000000"\))((_string \"0101001100000000"\))((_string \"0101010000000000"\))((_string \"0101010100000000"\))((_string \"0101011000000000"\))((_string \"0101011100000000"\))((_string \"0000001000000001"\))((_string \"0001001100000001"\))((_string \"0100010000000001"\))((_string \"0110001100001011"\))((_string \"0110010000001010"\))((_string \"0111011000001010"\))((_string \"0111011100001011"\))(_others(_others(i 2)))))))
		(_prcs
			(line__34(_arch 0 0 34(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(514)
	)
	(_model . behavioral 1 -1)
)
I 000051 55 2328          1763871623008 structural
(_unit VHDL(instr_decoder 0 5(structural 0 16))
	(_version ve8)
	(_time 1763871623009 2025.11.22 23:20:23)
	(_source(\../src/instr_decoder.vhd\))
	(_parameters tan)
	(_code c7c1c692959190d0c1c3d59ec0c1c3c1c2c1c4c191)
	(_ent
		(_time 1763851924650)
	)
	(_inst control 0 21(_ent . control_unit)
		(_port
			((op)(opcode))
			((ImmToReg)(ImmToReg))
			((ReadSrc)(ReadSrc))
			((RegWrite)(RegWrite))
			((MemRead)(MemRead))
			((MemtoReg)(MemToReg))
			((MemWrite)(MemWrite))
			((ALUOp)(ALUOp))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1((_dto i 15 i 0)))))
		(_port(_int instr 0 0 7(_ent(_in))))
		(_port(_int ImmToReg -1 0 8(_ent(_out))))
		(_port(_int ReadSrc -1 0 8(_ent(_out))))
		(_port(_int RegWrite -1 0 8(_ent(_out))))
		(_port(_int MemRead -1 0 8(_ent(_out))))
		(_port(_int MemToReg -1 0 8(_ent(_out))))
		(_port(_int MemWrite -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 9(_array -1((_dto i 2 i 0)))))
		(_port(_int ALUOp 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1((_dto i 3 i 0)))))
		(_port(_int regC 2 0 10(_ent(_out))))
		(_port(_int regA 2 0 10(_ent(_out))))
		(_port(_int regB 2 0 10(_ent(_out))))
		(_port(_int regD 2 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11(_array -1((_dto i 7 i 0)))))
		(_port(_int immed 3 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 17(_array -1((_dto i 2 i 0)))))
		(_sig(_int opcode 4 0 17(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_assignment(_alias((opcode)(instr(d_14_12))))(_trgt(13))(_sens(0(d_14_12))))))
			(line__32(_arch 1 0 32(_assignment(_alias((regC)(instr(d_11_8))))(_trgt(8))(_sens(0(d_11_8))))))
			(line__33(_arch 2 0 33(_assignment(_alias((regD)(instr(d_11_8))))(_trgt(11))(_sens(0(d_11_8))))))
			(line__34(_arch 3 0 34(_assignment(_alias((regA)(instr(d_7_4))))(_trgt(9))(_sens(0(d_7_4))))))
			(line__35(_arch 4 0 35(_assignment(_alias((regB)(instr(d_3_0))))(_trgt(10))(_sens(0(d_3_0))))))
			(line__36(_arch 5 0 36(_assignment(_alias((immed)(instr(d_7_0))))(_trgt(12))(_sens(0(d_7_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 6 -1)
)
I 000051 55 3916          1763871623069 structural
(_unit VHDL(cpu 0 5(structural 0 11))
	(_version ve8)
	(_time 1763871623070 2025.11.22 23:20:23)
	(_source(\../src/cpu.vhd\))
	(_parameters tan)
	(_code 05030f02005354130154155e510306020502000306)
	(_ent
		(_time 1763855081576)
	)
	(_inst counter 0 41(_ent . pc)
		(_port
			((clk)(clk))
			((pc_out)(current_pc))
		)
	)
	(_inst instructions 0 47(_ent . instr_mem)
		(_port
			((addr)(current_pc))
			((instruction)(current_instr))
		)
	)
	(_inst decode 0 53(_ent . instr_decoder)
		(_port
			((instr)(current_instr))
			((ImmToReg)(ImmToReg))
			((ReadSrc)(ReadSrc))
			((RegWrite)(RegWrite))
			((MemRead)(MemRead))
			((MemToReg)(MemToReg))
			((MemWrite)(MemWrite))
			((ALUOp)(ALUOp))
			((regC)(regC))
			((regA)(regA))
			((regB)(regB))
			((regD)(regD))
			((immed)(immediate))
		)
	)
	(_inst read2_mux 0 70(_ent . multiplexer4_2)
		(_port
			((S)(ReadSrc))
			((in0)(regB))
			((in1)(regC))
			((R)(reg_addr2))
		)
	)
	(_inst registers 0 78(_ent . register_file)
		(_port
			((clk)(clk))
			((reg_write)(RegWrite))
			((read_addr1)(regA))
			((read_addr2)(reg_addr2))
			((write_addr)(regC))
			((write_data)(reg_write_data))
			((read_data1)(reg_read1))
			((read_data2)(reg_read2))
		)
	)
	(_inst loadImmMux 0 92(_ent . multiplexer16_2)
		(_port
			((S)(ImmToReg))
			((in0)(memRegRes))
			((in1)(signExt_imm))
			((R)(reg_write_data))
		)
	)
	(_inst execute 0 100(_ent . alu)
		(_port
			((A)(reg_read1))
			((B)(reg_read2))
			((S2)(ALUOp(2)))
			((S1)(ALUOp(1)))
			((S0)(ALUOp(0)))
			((status)(aluStatus))
			((Result)(aluRes))
		)
	)
	(_inst datamem 0 111(_ent . ram256)
		(_port
			((clk)(clk))
			((write_mem)(MemWrite))
			((read_mem)(MemRead))
			((addr)(immediate))
			((data_in)(reg_read2))
			((data_out)(memory_out))
		)
	)
	(_inst regMux 0 121(_ent . multiplexer16_2)
		(_port
			((S)(MemToReg))
			((in0)(aluRes))
			((in1)(memory_out))
			((R)(memRegRes))
		)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 13(_array -1((_dto i 9 i 0)))))
		(_sig(_int current_pc 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 16(_array -1((_dto i 15 i 0)))))
		(_sig(_int current_instr 1 0 16(_arch(_uni))))
		(_sig(_int ImmToReg -1 0 19(_arch(_uni))))
		(_sig(_int ReadSrc -1 0 19(_arch(_uni))))
		(_sig(_int RegWrite -1 0 19(_arch(_uni))))
		(_sig(_int MemRead -1 0 19(_arch(_uni))))
		(_sig(_int MemToReg -1 0 19(_arch(_uni))))
		(_sig(_int MemWrite -1 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20(_array -1((_dto i 2 i 0)))))
		(_sig(_int ALUOp 2 0 20(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1((_dto i 3 i 0)))))
		(_sig(_int regC 3 0 21(_arch(_uni))))
		(_sig(_int regA 3 0 21(_arch(_uni))))
		(_sig(_int regB 3 0 21(_arch(_uni))))
		(_sig(_int regD 3 0 21(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 22(_array -1((_dto i 7 i 0)))))
		(_sig(_int immediate 4 0 22(_arch(_uni))))
		(_sig(_int reg_addr2 3 0 25(_arch(_uni))))
		(_sig(_int reg_write_data 1 0 26(_arch(_uni))))
		(_sig(_int reg_read1 1 0 26(_arch(_uni))))
		(_sig(_int reg_read2 1 0 26(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 27(_array -1((_dto i 15 i 0)))))
		(_sig(_int signExt_imm 5 0 27(_arch(_uni))))
		(_sig(_int aluStatus 2 0 30(_arch(_uni))))
		(_sig(_int aluRes 5 0 31(_arch(_uni))))
		(_sig(_int memory_out 1 0 34(_arch(_uni))))
		(_sig(_int memRegRes 1 0 37(_arch(_uni))))
		(_prcs
			(line__89(_arch 0 0 89(_assignment(_trgt(19))(_sens(14)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . structural 1 -1)
)
I 000056 55 628           1763871623126 TB_ARCHITECTURE
(_unit VHDL(cpu_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1763871623127 2025.11.22 23:20:23)
	(_source(\../src/TestBench/cpu_TB.vhd\))
	(_parameters tan)
	(_code 44424e47401215511043501e174247434443414112)
	(_ent
		(_time 1763853601919)
	)
	(_comp
		(cpu
			(_object
				(_port(_int clk -1 0 14(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 26(_comp cpu)
		(_port
			((clk)(clk))
		)
		(_use(_ent . cpu)
		)
	)
	(_object
		(_sig(_int clk -1 0 18(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000036 55 382 0 testbench_for_cpu
(_configuration VHDL (testbench_for_cpu 0 35 (cpu_tb))
	(_version ve8)
	(_time 1763871623143 2025.11.22 23:20:23)
	(_source(\../src/testbench/cpu_tb.vhd\))
	(_parameters tan)
	(_code 53545e5055050444575241090755065550555b5605)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . cpu structural
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000051 55 3522          1763871850901 structural
(_unit VHDL(control_unit 0 5(structural 0 16))
	(_version ve8)
	(_time 1763871850902 2025.11.22 23:24:10)
	(_source(\../src/control_unit.vhd\))
	(_parameters tan)
	(_code f9f7f8a9a6aef8eefeffeba3feffaafcaffefcffac)
	(_ent
		(_time 1763851924604)
	)
	(_inst uNotOp2 0 21(_ent . notgate)
		(_port
			((a)(op(2)))
			((r)(notOp2))
		)
	)
	(_inst uNotOp1 0 22(_ent . notgate)
		(_port
			((a)(op(1)))
			((r)(notOp1))
		)
	)
	(_inst uNotOp0 0 23(_ent . notgate)
		(_port
			((a)(op(0)))
			((r)(notOp0))
		)
	)
	(_inst uAdd 0 28(_ent . and3gate)
		(_port
			((a)(notOp2))
			((b)(notOp1))
			((c)(notOp0))
			((r)(add))
		)
	)
	(_inst uMult 0 29(_ent . and3gate)
		(_port
			((a)(notOp2))
			((b)(notOp1))
			((c)(op(0)))
			((r)(mult))
		)
	)
	(_inst uPa 0 30(_ent . and3gate)
		(_port
			((a)(notOp2))
			((b)(op(1)))
			((c)(notOp0))
			((r)(pa))
		)
	)
	(_inst uPb 0 31(_ent . and3gate)
		(_port
			((a)(notOp2))
			((b)(op(1)))
			((c)(op(0)))
			((r)(pb))
		)
	)
	(_inst uSub 0 32(_ent . and3gate)
		(_port
			((a)(op(2)))
			((b)(notOp1))
			((c)(notOp0))
			((r)(sub))
		)
	)
	(_inst uLdi 0 33(_ent . and3gate)
		(_port
			((a)(op(2)))
			((b)(notOp1))
			((c)(op(0)))
			((r)(ldi))
		)
	)
	(_inst uSh 0 34(_ent . and3gate)
		(_port
			((a)(op(2)))
			((b)(op(1)))
			((c)(notOp0))
			((r)(sh))
		)
	)
	(_inst uLh 0 35(_ent . and3gate)
		(_port
			((a)(op(2)))
			((b)(op(1)))
			((c)(op(0)))
			((r)(lh))
		)
	)
	(_inst uRegWrite 0 49(_ent . notgate)
		(_port
			((a)(sh))
			((r)(RegWrite))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int op 0 0 7(_ent(_in))))
		(_port(_int ImmToReg -1 0 8(_ent(_out))))
		(_port(_int ReadSrc -1 0 8(_ent(_out))))
		(_port(_int RegWrite -1 0 8(_ent(_out))))
		(_port(_int MemRead -1 0 8(_ent(_out))))
		(_port(_int MemtoReg -1 0 8(_ent(_out))))
		(_port(_int MemWrite -1 0 8(_ent(_out))))
		(_port(_int ALUOp 0 0 9(_ent(_out))))
		(_sig(_int add -1 0 17(_arch(_uni))))
		(_sig(_int mult -1 0 17(_arch(_uni))))
		(_sig(_int pa -1 0 17(_arch(_uni))))
		(_sig(_int pb -1 0 17(_arch(_uni))))
		(_sig(_int sub -1 0 17(_arch(_uni))))
		(_sig(_int ldi -1 0 17(_arch(_uni))))
		(_sig(_int sh -1 0 17(_arch(_uni))))
		(_sig(_int lh -1 0 17(_arch(_uni))))
		(_sig(_int notOp2 -1 0 18(_arch(_uni))))
		(_sig(_int notOp1 -1 0 18(_arch(_uni))))
		(_sig(_int notOp0 -1 0 18(_arch(_uni))))
		(_prcs
			(line__38(_arch 0 0 38(_assignment(_alias((ALUOp(2))(op(2))))(_trgt(7(2)))(_sens(0(2))))))
			(line__39(_arch 1 0 39(_assignment(_alias((ALUOp(1))(op(1))))(_trgt(7(1)))(_sens(0(1))))))
			(line__40(_arch 2 0 40(_assignment(_alias((ALUOp(0))(op(0))))(_trgt(7(0)))(_sens(0(0))))))
			(line__41(_arch 3 0 41(_assignment(_alias((ImmToReg)(ldi)))(_simpleassign BUF)(_trgt(1))(_sens(13)))))
			(line__42(_arch 4 0 42(_assignment(_alias((ReadSrc)(sh)))(_simpleassign BUF)(_trgt(2))(_sens(14)))))
			(line__50(_arch 5 0 50(_assignment(_alias((MemRead)(lh)))(_simpleassign BUF)(_trgt(4))(_sens(15)))))
			(line__51(_arch 6 0 51(_assignment(_alias((MemToReg)(lh)))(_simpleassign BUF)(_trgt(5))(_sens(15)))))
			(line__52(_arch 7 0 52(_assignment(_alias((MemWrite)(sh)))(_simpleassign BUF)(_trgt(6))(_sens(14)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(2))(0(1))(0(0))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 8 -1)
)
I 000051 55 3522          1763871889444 structural
(_unit VHDL(control_unit 0 5(structural 0 16))
	(_version ve8)
	(_time 1763871889445 2025.11.22 23:24:49)
	(_source(\../src/control_unit.vhd\))
	(_parameters tan)
	(_code 8c8b868289db8d9b8b8a9ed68b8adf89da8b898ad9)
	(_ent
		(_time 1763851924604)
	)
	(_inst uNotOp2 0 21(_ent . notgate)
		(_port
			((a)(op(2)))
			((r)(notOp2))
		)
	)
	(_inst uNotOp1 0 22(_ent . notgate)
		(_port
			((a)(op(1)))
			((r)(notOp1))
		)
	)
	(_inst uNotOp0 0 23(_ent . notgate)
		(_port
			((a)(op(0)))
			((r)(notOp0))
		)
	)
	(_inst uAdd 0 28(_ent . and3gate)
		(_port
			((a)(notOp2))
			((b)(notOp1))
			((c)(notOp0))
			((r)(add))
		)
	)
	(_inst uMult 0 29(_ent . and3gate)
		(_port
			((a)(notOp2))
			((b)(notOp1))
			((c)(op(0)))
			((r)(mult))
		)
	)
	(_inst uPa 0 30(_ent . and3gate)
		(_port
			((a)(notOp2))
			((b)(op(1)))
			((c)(notOp0))
			((r)(pa))
		)
	)
	(_inst uPb 0 31(_ent . and3gate)
		(_port
			((a)(notOp2))
			((b)(op(1)))
			((c)(op(0)))
			((r)(pb))
		)
	)
	(_inst uSub 0 32(_ent . and3gate)
		(_port
			((a)(op(2)))
			((b)(notOp1))
			((c)(notOp0))
			((r)(sub))
		)
	)
	(_inst uLdi 0 33(_ent . and3gate)
		(_port
			((a)(op(2)))
			((b)(notOp1))
			((c)(op(0)))
			((r)(ldi))
		)
	)
	(_inst uSh 0 34(_ent . and3gate)
		(_port
			((a)(op(2)))
			((b)(op(1)))
			((c)(notOp0))
			((r)(sh))
		)
	)
	(_inst uLh 0 35(_ent . and3gate)
		(_port
			((a)(op(2)))
			((b)(op(1)))
			((c)(op(0)))
			((r)(lh))
		)
	)
	(_inst uRegWrite 0 49(_ent . notgate)
		(_port
			((a)(sh))
			((r)(RegWrite))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int op 0 0 7(_ent(_in))))
		(_port(_int ImmToReg -1 0 8(_ent(_out))))
		(_port(_int ReadSrc -1 0 8(_ent(_out))))
		(_port(_int RegWrite -1 0 8(_ent(_out))))
		(_port(_int MemRead -1 0 8(_ent(_out))))
		(_port(_int MemtoReg -1 0 8(_ent(_out))))
		(_port(_int MemWrite -1 0 8(_ent(_out))))
		(_port(_int ALUOp 0 0 9(_ent(_out))))
		(_sig(_int add -1 0 17(_arch(_uni))))
		(_sig(_int mult -1 0 17(_arch(_uni))))
		(_sig(_int pa -1 0 17(_arch(_uni))))
		(_sig(_int pb -1 0 17(_arch(_uni))))
		(_sig(_int sub -1 0 17(_arch(_uni))))
		(_sig(_int ldi -1 0 17(_arch(_uni))))
		(_sig(_int sh -1 0 17(_arch(_uni))))
		(_sig(_int lh -1 0 17(_arch(_uni))))
		(_sig(_int notOp2 -1 0 18(_arch(_uni))))
		(_sig(_int notOp1 -1 0 18(_arch(_uni))))
		(_sig(_int notOp0 -1 0 18(_arch(_uni))))
		(_prcs
			(line__38(_arch 0 0 38(_assignment(_alias((ALUOp(2))(op(2))))(_trgt(7(2)))(_sens(0(2))))))
			(line__39(_arch 1 0 39(_assignment(_alias((ALUOp(1))(op(1))))(_trgt(7(1)))(_sens(0(1))))))
			(line__40(_arch 2 0 40(_assignment(_alias((ALUOp(0))(op(0))))(_trgt(7(0)))(_sens(0(0))))))
			(line__41(_arch 3 0 41(_assignment(_alias((ImmToReg)(ldi)))(_simpleassign BUF)(_trgt(1))(_sens(13)))))
			(line__42(_arch 4 0 42(_assignment(_alias((ReadSrc)(sh)))(_simpleassign BUF)(_trgt(2))(_sens(14)))))
			(line__50(_arch 5 0 50(_assignment(_alias((MemRead)(lh)))(_simpleassign BUF)(_trgt(4))(_sens(15)))))
			(line__51(_arch 6 0 51(_assignment(_alias((MemToReg)(lh)))(_simpleassign BUF)(_trgt(5))(_sens(15)))))
			(line__52(_arch 7 0 52(_assignment(_alias((MemWrite)(sh)))(_simpleassign BUF)(_trgt(6))(_sens(14)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(2))(0(1))(0(0))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 8 -1)
)
I 000051 55 2328          1763872042824 structural
(_unit VHDL(instr_decoder 0 5(structural 0 20))
	(_version ve8)
	(_time 1763872042825 2025.11.22 23:27:22)
	(_source(\../src/instr_decoder.vhd\))
	(_parameters tan)
	(_code abaaa2fcacfdfcbcadaab9f2acadafadaeada8adfd)
	(_ent
		(_time 1763851924650)
	)
	(_inst control 0 27(_ent . control_unit)
		(_port
			((op)(opcode))
			((ImmToReg)(ImmToReg))
			((ReadSrc)(ReadSrc))
			((RegWrite)(RegWrite))
			((MemRead)(MemRead))
			((MemtoReg)(MemToReg))
			((MemWrite)(MemWrite))
			((ALUOp)(ALUOp))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1((_dto i 15 i 0)))))
		(_port(_int instr 0 0 7(_ent(_in))))
		(_port(_int ImmToReg -1 0 8(_ent(_out))))
		(_port(_int ReadSrc -1 0 8(_ent(_out))))
		(_port(_int RegWrite -1 0 8(_ent(_out))))
		(_port(_int MemRead -1 0 8(_ent(_out))))
		(_port(_int MemToReg -1 0 8(_ent(_out))))
		(_port(_int MemWrite -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 9(_array -1((_dto i 2 i 0)))))
		(_port(_int ALUOp 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1((_dto i 3 i 0)))))
		(_port(_int regC 2 0 10(_ent(_out))))
		(_port(_int regA 2 0 10(_ent(_out))))
		(_port(_int regB 2 0 10(_ent(_out))))
		(_port(_int regD 2 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11(_array -1((_dto i 7 i 0)))))
		(_port(_int immed 3 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 21(_array -1((_dto i 2 i 0)))))
		(_sig(_int opcode 4 0 21(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_alias((opcode)(instr(d_14_12))))(_trgt(13))(_sens(0(d_14_12))))))
			(line__39(_arch 1 0 39(_assignment(_alias((regC)(instr(d_11_8))))(_trgt(8))(_sens(0(d_11_8))))))
			(line__40(_arch 2 0 40(_assignment(_alias((regD)(instr(d_11_8))))(_trgt(11))(_sens(0(d_11_8))))))
			(line__41(_arch 3 0 41(_assignment(_alias((regA)(instr(d_7_4))))(_trgt(9))(_sens(0(d_7_4))))))
			(line__42(_arch 4 0 42(_assignment(_alias((regB)(instr(d_3_0))))(_trgt(10))(_sens(0(d_3_0))))))
			(line__43(_arch 5 0 43(_assignment(_alias((immed)(instr(d_7_0))))(_trgt(12))(_sens(0(d_7_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 6 -1)
)
I 000051 55 1447          1763873011938 behavioral
(_unit VHDL(ram256 0 5(behavioral 0 15))
	(_version ve8)
	(_time 1763873011939 2025.11.22 23:43:31)
	(_source(\../src/ram256.vhd\))
	(_parameters tan)
	(_code e3e7e8b0e1b4e3f0e3e4f6bcb4e4e1e5e2e5b7e0e1)
	(_ent
		(_time 1763852445506)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int write_mem -1 0 8(_ent(_in))))
		(_port(_int read_mem -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1((_dto i 7 i 0)))))
		(_port(_int addr 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int data_in 1 0 10(_ent(_in))))
		(_port(_int data_out 1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_type(_int vector_array 0 17(_array 2((_to i 0 i 255)))))
		(_sig(_int ram_array 3 0 18(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_trgt(6))(_sens(0)(1)(3)(4))(_dssslsensitivity 1)(_mon))))
			(line__33(_arch 1 0 33(_assignment(_trgt(5))(_sens(2)(3)(6))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (6)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . behavioral 2 -1)
)
I 000051 55 1532          1763873064389 behavioral
(_unit VHDL(register_file 0 6(behavioral 0 23))
	(_version ve8)
	(_time 1763873064390 2025.11.22 23:44:24)
	(_source(\../src/register_file.vhd\))
	(_parameters tan)
	(_code b8bfbcecb5efebaeb3edabe3edbebdbfbabdeebebe)
	(_ent
		(_time 1763873064387)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reg_write -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 13(_array -1((_dto i 3 i 0)))))
		(_port(_int read_addr1 0 0 13(_ent(_in))))
		(_port(_int read_addr2 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 15(_array -1((_dto i 15 i 0)))))
		(_port(_int read_data1 1 0 15(_ent(_out))))
		(_port(_int read_data2 1 0 16(_ent(_out))))
		(_port(_int write_addr 0 0 18(_ent(_in))))
		(_port(_int write_data 1 0 19(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 25(_array -1((_dto i 15 i 0)))))
		(_type(_int vector_array 0 25(_array 2((_to i 0 i 7)))))
		(_sig(_int reg_array 3 0 26(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__28(_arch 0 0 28(_prcs(_trgt(8))(_sens(0)(1)(6(d_2_0))(7))(_dssslsensitivity 1)(_mon))))
			(line__38(_arch 1 0 38(_prcs(_simple)(_trgt(4)(5))(_sens(2)(3))(_mon)(_read(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavioral 2 -1)
)
I 000051 55 556           1763873068258 behavioral
(_unit VHDL(notgate 0 4(behavioral 0 9))
	(_version ve8)
	(_time 1763873068259 2025.11.22 23:44:28)
	(_source(\../src/notgate.vhd\))
	(_parameters tan)
	(_code dbdc8b89df8d8bcddc8fca808edddedd8edd8ddcdf)
	(_ent
		(_time 1763851924726)
	)
	(_object
		(_port(_int a -1 0 5(_ent(_in))))
		(_port(_int r -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavioral 1 -1)
)
I 000051 55 604           1763873068297 structural
(_unit VHDL(orgate_fast 0 4(structural 0 9))
	(_version ve8)
	(_time 1763873068298 2025.11.22 23:44:28)
	(_source(\../src/orgate_fast.vhd\))
	(_parameters tan)
	(_code fbfca8aaabaca8edfaaeefa1affeadfdfdfdfafcf8)
	(_ent
		(_time 1763852444121)
	)
	(_object
		(_port(_int a -1 0 5(_ent(_in))))
		(_port(_int b -1 0 5(_ent(_in))))
		(_port(_int r -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 716           1763873068345 structural
(_unit VHDL(or5gate 0 4(structural 0 9))
	(_version ve8)
	(_time 1763873068346 2025.11.22 23:44:28)
	(_source(\../src/or5gate.vhd\))
	(_parameters tan)
	(_code 393e693d326b682f3e6d28626c3f3c3f6f3e3b3a3c)
	(_ent
		(_time 1763852444190)
	)
	(_object
		(_port(_int a -1 0 5(_ent(_in))))
		(_port(_int b -1 0 5(_ent(_in))))
		(_port(_int c -1 0 5(_ent(_in))))
		(_port(_int d -1 0 5(_ent(_in))))
		(_port(_int e -1 0 5(_ent(_in))))
		(_port(_int r -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(5))(_sens(0)(1)(2)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 639           1763873068398 behavioral
(_unit VHDL(and3gate 0 4(behavioral 0 11))
	(_version ve8)
	(_time 1763873068399 2025.11.22 23:44:28)
	(_source(\../src/and3gate.vhd\))
	(_parameters tan)
	(_code 686f6f68353f387b6b3a7f32386f6c6e6d6e696e3d)
	(_ent
		(_time 1763851924528)
	)
	(_object
		(_port(_int a -1 0 6(_ent(_in))))
		(_port(_int b -1 0 6(_ent(_in))))
		(_port(_int c -1 0 6(_ent(_in))))
		(_port(_int r -1 0 7(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavioral 1 -1)
)
I 000051 55 594           1763873068435 structural
(_unit VHDL(orgate 0 4(structural 0 9))
	(_version ve8)
	(_time 1763873068436 2025.11.22 23:44:28)
	(_source(\../src/orgate.vhd\))
	(_parameters tan)
	(_code 8780d78882d0d49186d293ddd381d1808581808186)
	(_ent
		(_time 1763852444347)
	)
	(_object
		(_port(_int a -1 0 5(_ent(_in))))
		(_port(_int b -1 0 5(_ent(_in))))
		(_port(_int r -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 597           1763873068470 behavioral
(_unit VHDL(xorgate 0 4(behavioral 0 12))
	(_version ve8)
	(_time 1763873068471 2025.11.22 23:44:28)
	(_source(\../src/xorgate.vhd\))
	(_parameters tan)
	(_code a6a0a8f1f6f0f0b0a1f5b7fdf3a0a3a1aea0f0a1a4)
	(_ent
		(_time 1763852444417)
	)
	(_object
		(_port(_int a -1 0 6(_ent(_in))))
		(_port(_int b -1 0 7(_ent(_in))))
		(_port(_int r -1 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavioral 1 -1)
)
I 000051 55 607           1763873068507 behavioral
(_unit VHDL(andgate_fast 0 4(behavioral 0 12))
	(_version ve8)
	(_time 1763873068508 2025.11.22 23:44:28)
	(_source(\../src/andgate_fast.vhd\))
	(_parameters tan)
	(_code d5d2d287858285c3d286c48e80d3d0d083d3d3d3d4)
	(_ent
		(_time 1763852444585)
	)
	(_object
		(_port(_int a -1 0 6(_ent(_in))))
		(_port(_int b -1 0 7(_ent(_in))))
		(_port(_int r -1 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavioral 1 -1)
)
I 000051 55 603           1763873068545 behavioral
(_unit VHDL(notgate_fast 0 4(behavioral 0 9))
	(_version ve8)
	(_time 1763873068546 2025.11.22 23:44:28)
	(_source(\../src/notgate_fast.vhd\))
	(_parameters tan)
	(_code f5f2a6a5a6a3a5e3f2a1e4aea0f3f0f0a3f3f3f3f4)
	(_ent
		(_time 1763852444650)
	)
	(_object
		(_port(_int a -1 0 5(_ent(_in))))
		(_port(_int r -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_alias((r)(a)))(_simpleassign "not")(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavioral 1 -1)
)
I 000051 55 597           1763873068580 behavioral
(_unit VHDL(andgate 0 4(behavioral 0 12))
	(_version ve8)
	(_time 1763873068581 2025.11.22 23:44:28)
	(_source(\../src/andgate.vhd\))
	(_parameters tan)
	(_code 232425277574733524703278762526252225762527)
	(_ent
		(_time 1763852444724)
	)
	(_object
		(_port(_int a -1 0 6(_ent(_in))))
		(_port(_int b -1 0 7(_ent(_in))))
		(_port(_int r -1 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavioral 1 -1)
)
I 000051 55 721           1763873068615 structural
(_unit VHDL(halfadder 0 5(structural 0 15))
	(_version ve8)
	(_time 1763873068616 2025.11.22 23:44:28)
	(_source(\../src/halfadder.vhd\))
	(_parameters tan)
	(_code 43444c41411444554441521916454745464441454b)
	(_ent
		(_time 1763852444803)
	)
	(_inst u1 0 19(_ent . xorgate)
		(_port
			((a)(a))
			((b)(b))
			((r)(R))
		)
	)
	(_inst u2 0 21(_ent . andgate)
		(_port
			((a)(a))
			((b)(b))
			((r)(Carry))
		)
	)
	(_object
		(_port(_int A -1 0 7(_ent(_in))))
		(_port(_int B -1 0 8(_ent(_in))))
		(_port(_int R -1 0 9(_ent(_out))))
		(_port(_int Carry -1 0 10(_ent(_out))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 1056          1763873068623 structural
(_unit VHDL(fulladder 0 6(structural 0 15))
	(_version ve8)
	(_time 1763873068624 2025.11.22 23:44:28)
	(_source(\../src/fulladder.vhd\))
	(_parameters tan)
	(_code 434442404514445511425219164547454644414545)
	(_ent
		(_time 1763852444845)
	)
	(_inst u1 0 21(_ent . halfadder)
		(_port
			((A)(a))
			((B)(b))
			((R)(sum1))
			((Carry)(carry1))
		)
	)
	(_inst u2 0 22(_ent . halfadder)
		(_port
			((A)(sum1))
			((B)(cin))
			((R)(sum))
			((Carry)(carry2))
		)
	)
	(_inst carryout 0 23(_ent . orgate)
		(_port
			((a)(carry1))
			((b)(carry2))
			((r)(cout))
		)
	)
	(_object
		(_port(_int a -1 0 8(_ent(_in))))
		(_port(_int b -1 0 9(_ent(_in))))
		(_port(_int cin -1 0 10(_ent(_in))))
		(_port(_int sum -1 0 11(_ent(_out))))
		(_port(_int cout -1 0 12(_ent(_out))))
		(_sig(_int sum1 -1 0 17(_arch(_uni))))
		(_sig(_int carry1 -1 0 17(_arch(_uni))))
		(_sig(_int carry2 -1 0 17(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 1809          1763873068647 structural
(_unit VHDL(adder16 0 8(structural 0 19))
	(_version ve8)
	(_time 1763873068648 2025.11.22 23:44:28)
	(_source(\../src/adder16.vhd\))
	(_parameters tan)
	(_code 62656462643532746563703d326164646364666466)
	(_ent
		(_time 1763852444890)
	)
	(_generate create_FAs 0 27(_for 3 )
		(_inst FA 0 28(_ent . fulladder)
			(_port
				((a)(A(_object 0)))
				((b)(B(_object 0)))
				((cin)(carry(_object 0)))
				((sum)(sum_int(_object 0)))
				((cout)(carry(_index 4)))
			)
		)
		(_object
			(_cnst(_int i 3 0 27(_arch)))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 10(_ent(_in))))
		(_port(_int B 0 0 11(_ent(_in))))
		(_port(_int Cin -1 0 12(_ent(_in))))
		(_port(_int Sum 0 0 13(_ent(_out))))
		(_port(_int Cout -1 0 14(_ent(_out))))
		(_port(_int Overflow -1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 21(_array -1((_dto i 16 i 0)))))
		(_sig(_int carry 1 0 21(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_sig(_int sum_int 2 0 23(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 27(_scalar (_to i 0 i 15))))
		(_prcs
			(line__25(_arch 0 0 25(_assignment(_alias((carry(0))(Cin)))(_trgt(6(0)))(_sens(2)))))
			(line__31(_arch 1 0 31(_assignment(_alias((Sum)(sum_int)))(_trgt(3))(_sens(7)))))
			(line__33(_arch 2 0 33(_assignment(_alias((Cout)(carry(16))))(_simpleassign BUF)(_trgt(4))(_sens(6(16))))))
			(line__36(_arch 3 0 36(_assignment(_trgt(5))(_sens(0(15))(1(15))(7(15))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_part (6(16))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 5 -1)
)
I 000051 55 2069          1763873068704 structural
(_unit VHDL(subtractor16 0 7(structural 0 17))
	(_version ve8)
	(_time 1763873068705 2025.11.22 23:44:28)
	(_source(\../src/subtractor16.vhd\))
	(_parameters tan)
	(_code 9197959f95c6c78697c283cbc19792969597c79693)
	(_ent
		(_time 1763852444966)
	)
	(_generate create_notB 0 26(_for 3 )
		(_inst notB 0 27(_ent . notgate)
			(_port
				((a)(B(_object 0)))
				((r)(Binv(_object 0)))
			)
		)
		(_object
			(_cnst(_int i 3 0 26(_arch)))
		)
	)
	(_generate create_FAs 0 33(_for 4 )
		(_inst FA 0 34(_ent . fulladder)
			(_port
				((a)(A(_object 1)))
				((b)(Binv(_object 1)))
				((cin)(carry(_object 1)))
				((sum)(diff_int(_object 1)))
				((cout)(carry(_index 4)))
			)
		)
		(_object
			(_cnst(_int i 4 0 33(_arch)))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 9(_ent(_in))))
		(_port(_int B 0 0 10(_ent(_in))))
		(_port(_int Diff 0 0 11(_ent(_out))))
		(_port(_int Cout -1 0 12(_ent(_out))))
		(_port(_int Overflow -1 0 13(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_sig(_int Binv 1 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 21(_array -1((_dto i 16 i 0)))))
		(_sig(_int carry 2 0 21(_arch(_uni))))
		(_sig(_int diff_int 1 0 23(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 26(_scalar (_to i 0 i 15))))
		(_type(_int ~INTEGER~range~0~to~15~131 0 33(_scalar (_to i 0 i 15))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(6(0))))))
			(line__37(_arch 1 0 37(_assignment(_alias((Diff)(diff_int)))(_trgt(2))(_sens(7)))))
			(line__39(_arch 2 0 39(_assignment(_alias((Cout)(carry(16))))(_simpleassign BUF)(_trgt(3))(_sens(6(16))))))
			(line__42(_arch 3 0 42(_assignment(_trgt(4))(_sens(0(15))(1(15))(7(15))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_part (6(16))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 5 -1)
)
I 000051 55 1907          1763873068744 behavioral
(_unit VHDL(multiplier16 0 7(behavioral 0 17))
	(_version ve8)
	(_time 1763873068745 2025.11.22 23:44:28)
	(_source(\../src/multiplier16.vhd\))
	(_parameters tan)
	(_code c0c79394c597c7d7c795d99b91c693c6c9c6c5c7c2)
	(_ent
		(_time 1763852445047)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 9(_ent(_in))))
		(_port(_int B 0 0 10(_ent(_in))))
		(_type(_int ~SIGNED{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int Product 1 0 11(_ent(_out))))
		(_port(_int Ovf -1 0 12(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_sig(_int multiplicand 2 0 19(_arch(_uni))))
		(_sig(_int multiplier 2 0 20(_arch(_uni))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 21(_array -1((_dto i 31 i 0)))))
		(_sig(_int result 3 0 21(_arch(_uni))))
		(_type(_int ~SIGNED{31~downto~0}~132 0 25(_array -1((_dto i 31 i 0)))))
		(_var(_int temp_result 4 0 25(_prcs 0)))
		(_type(_int ~SIGNED{31~downto~0}~134 0 26(_array -1((_dto i 31 i 0)))))
		(_var(_int mcand 5 0 26(_prcs 0)))
		(_type(_int ~SIGNED{15~downto~0}~136 0 27(_array -1((_dto i 15 i 0)))))
		(_var(_int mlt 6 0 27(_prcs 0)))
		(_var(_int sign -1 0 28(_prcs 0)))
		(_type(_int ~SIGNED{15~downto~0}~138 0 29(_array -1((_dto i 15 i 0)))))
		(_var(_int sign_extend 7 0 29(_prcs 0)))
		(_prcs
			(line__24(_arch 0 0 24(_prcs(_simple)(_trgt(3)(6))(_sens(0)(1))(_mon))))
			(line__61(_arch 1 0 61(_assignment(_alias((Product)(result)))(_trgt(2))(_sens(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behavioral 2 -1)
)
I 000051 55 2986          1763873068781 structural
(_unit VHDL(multiplexer1 0 5(structural 0 13))
	(_version ve8)
	(_time 1763873068782 2025.11.22 23:44:28)
	(_source(\../src/multiplexer1.vhd\))
	(_parameters tan)
	(_code dfd88c8c8c88d8c8d988c6848ed98cd9dad8d7d9da)
	(_ent
		(_time 1763852445117)
	)
	(_inst notS0 0 22(_ent . notgate)
		(_port
			((a)(S(0)))
			((r)(nsel0))
		)
	)
	(_inst notS1 0 23(_ent . notgate)
		(_port
			((a)(S(1)))
			((r)(nsel1))
		)
	)
	(_inst notS2 0 24(_ent . notgate)
		(_port
			((a)(S(2)))
			((r)(nsel2))
		)
	)
	(_inst andS0 0 27(_ent . and3gate)
		(_port
			((a)(nsel2))
			((b)(nsel1))
			((c)(nsel0))
			((r)(sel0))
		)
	)
	(_inst andS1 0 28(_ent . and3gate)
		(_port
			((a)(nsel2))
			((b)(nsel1))
			((c)(S(0)))
			((r)(sel1))
		)
	)
	(_inst andS2 0 29(_ent . and3gate)
		(_port
			((a)(nsel2))
			((b)(S(1)))
			((c)(nsel0))
			((r)(sel2))
		)
	)
	(_inst andS3 0 30(_ent . and3gate)
		(_port
			((a)(nsel2))
			((b)(S(1)))
			((c)(S(0)))
			((r)(sel3))
		)
	)
	(_inst andS4 0 31(_ent . and3gate)
		(_port
			((a)(S(2)))
			((b)(nsel1))
			((c)(nsel0))
			((r)(sel4))
		)
	)
	(_inst outS0 0 34(_ent . andgate)
		(_port
			((a)(c0))
			((b)(sel0))
			((r)(out0))
		)
	)
	(_inst outS1 0 35(_ent . andgate)
		(_port
			((a)(c1))
			((b)(sel1))
			((r)(out1))
		)
	)
	(_inst outS2 0 36(_ent . andgate)
		(_port
			((a)(c2))
			((b)(sel2))
			((r)(out2))
		)
	)
	(_inst outS3 0 37(_ent . andgate)
		(_port
			((a)(c3))
			((b)(sel3))
			((r)(out3))
		)
	)
	(_inst outS4 0 38(_ent . andgate)
		(_port
			((a)(c4))
			((b)(sel4))
			((r)(out4))
		)
	)
	(_inst bigOr 0 41(_ent . or5gate)
		(_port
			((a)(out0))
			((b)(out1))
			((c)(out2))
			((d)(out3))
			((e)(out4))
			((r)(r))
		)
	)
	(_object
		(_port(_int c0 -1 0 7(_ent(_in))))
		(_port(_int c1 -1 0 7(_ent(_in))))
		(_port(_int c2 -1 0 7(_ent(_in))))
		(_port(_int c3 -1 0 7(_ent(_in))))
		(_port(_int c4 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int S 0 0 8(_ent(_in))))
		(_port(_int R -1 0 9(_ent(_out))))
		(_sig(_int nsel0 -1 0 15(_arch(_uni))))
		(_sig(_int nsel1 -1 0 15(_arch(_uni))))
		(_sig(_int nsel2 -1 0 15(_arch(_uni))))
		(_sig(_int sel0 -1 0 16(_arch(_uni))))
		(_sig(_int sel1 -1 0 16(_arch(_uni))))
		(_sig(_int sel2 -1 0 16(_arch(_uni))))
		(_sig(_int sel3 -1 0 16(_arch(_uni))))
		(_sig(_int sel4 -1 0 16(_arch(_uni))))
		(_sig(_int out0 -1 0 17(_arch(_uni))))
		(_sig(_int out1 -1 0 17(_arch(_uni))))
		(_sig(_int out2 -1 0 17(_arch(_uni))))
		(_sig(_int out3 -1 0 17(_arch(_uni))))
		(_sig(_int out4 -1 0 17(_arch(_uni))))
		(_sig(_int o1 -1 0 18(_arch(_uni))))
		(_sig(_int o2 -1 0 18(_arch(_uni))))
		(_sig(_int o3 -1 0 18(_arch(_uni))))
		(_sig(_int o4 -1 0 18(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000051 55 1227          1763873068790 Structural
(_unit VHDL(multiplexer16 0 5(structural 0 13))
	(_version ve8)
	(_time 1763873068791 2025.11.22 23:44:28)
	(_source(\../src/multiplexer16.vhd\))
	(_parameters tan)
	(_code efe8bcbdbcb8e8f8eabaf6b4bee9bce9eae8e7e9ea)
	(_ent
		(_time 1763852445161)
	)
	(_generate gen_mux 0 17(_for 2 )
		(_inst mux 0 18(_ent . multiplexer1)
			(_port
				((c0)(in0(_object 0)))
				((c1)(in1(_object 0)))
				((c2)(in2(_object 0)))
				((c3)(in3(_object 0)))
				((c4)(in4(_object 0)))
				((S)(S))
				((R)(R(_object 0)))
			)
		)
		(_object
			(_cnst(_int i 2 0 17(_arch)))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int S 0 0 7(_ent(_in))))
		(_type(_int ~SIGNED{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int in0 1 0 8(_ent(_in))))
		(_port(_int in1 1 0 8(_ent(_in))))
		(_port(_int in2 1 0 8(_ent(_in))))
		(_port(_int in3 1 0 8(_ent(_in))))
		(_port(_int in4 1 0 8(_ent(_in))))
		(_port(_int R 1 0 9(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 17(_scalar (_to i 0 i 15))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000051 55 3354          1763873068817 structural
(_unit VHDL(alu 0 5(structural 0 14))
	(_version ve8)
	(_time 1763873068818 2025.11.22 23:44:28)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code 0e09070808585f180b0d4d555a080f085d090b080f)
	(_ent
		(_time 1763852445210)
	)
	(_inst create_adder 0 28(_ent . Adder16)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(_code 10))
			((Sum)(sum))
			((Cout)(coutA))
			((Overflow)(Overflow_add))
		)
	)
	(_inst create_subtractor 0 29(_ent . subtractor16)
		(_port
			((A)(A))
			((B)(B))
			((Diff)(diff))
			((Cout)(coutS))
			((Overflow)(Overflow_sub))
		)
	)
	(_inst create_multiplier 0 30(_ent . multiplier16)
		(_port
			((A)(A))
			((B)(B))
			((Product)(prod32))
			((Ovf)(Overflow_mult))
		)
	)
	(_inst create_mux 0 40(_ent . multiplexer16)
		(_port
			((S)(Op))
			((in0)(sum))
			((in1)(prod16))
			((in2)(passA))
			((in3)(passB))
			((in4)(diff))
			((R)(res))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 7(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int S2 -1 0 8(_ent(_in))))
		(_port(_int S1 -1 0 8(_ent(_in))))
		(_port(_int S0 -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 9(_array -1((_dto i 2 i 0)))))
		(_port(_int status 1 0 9(_ent(_out))))
		(_port(_int Result 0 0 10(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 16(_array -1((_dto i 15 i 0)))))
		(_sig(_int sum 2 0 16(_arch(_uni))))
		(_sig(_int diff 2 0 16(_arch(_uni))))
		(_sig(_int prod16 2 0 16(_arch(_uni))))
		(_sig(_int Binv 2 0 16(_arch(_uni))))
		(_sig(_int res 2 0 16(_arch(_uni))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_sig(_int prod32 3 0 17(_arch(_uni))))
		(_sig(_int coutA -1 0 18(_arch(_uni))))
		(_sig(_int coutS -1 0 18(_arch(_uni))))
		(_sig(_int Overflow_add -1 0 18(_arch(_uni))))
		(_sig(_int Overflow_sub -1 0 18(_arch(_uni))))
		(_sig(_int Overflow_mult -1 0 18(_arch(_uni))))
		(_sig(_int passA 2 0 19(_arch(_uni))))
		(_sig(_int passB 2 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20(_array -1((_dto i 2 i 0)))))
		(_sig(_int Op 4 0 20(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_alias((Op(2))(S2)))(_trgt(20(2)))(_sens(2)))))
			(line__25(_arch 1 0 25(_assignment(_alias((Op(1))(S1)))(_trgt(20(1)))(_sens(3)))))
			(line__26(_arch 2 0 26(_assignment(_alias((Op(0))(S0)))(_trgt(20(0)))(_sens(4)))))
			(line__33(_arch 3 0 33(_assignment(_alias((prod16)(prod32(d_15_0))))(_trgt(9))(_sens(12(d_15_0))))))
			(line__36(_arch 4 0 36(_assignment(_alias((passA)(A)))(_trgt(18))(_sens(0)))))
			(line__37(_arch 5 0 37(_assignment(_alias((passB)(B)))(_trgt(19))(_sens(1)))))
			(line__51(_arch 6 0 51(_assignment(_alias((Result)(res)))(_trgt(6))(_sens(11)))))
			(line__54(_arch 7 0 54(_assignment(_trgt(5(2)))(_sens(15)(16)(17)(20)))))
			(line__62(_arch 8 0 62(_assignment(_trgt(5(1)))(_sens(11)))))
			(line__67(_arch 9 0 67(_assignment(_alias((status(0))(res(15))))(_trgt(5(0)))(_sens(11(15))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (11(15))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(131587)
		(197122)
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 11 -1)
)
I 000051 55 1085          1763873068875 structural
(_unit VHDL(multiplexer2_1 0 5(structural 0 13))
	(_version ve8)
	(_time 1763873068876 2025.11.22 23:44:28)
	(_source(\../src/multiplexer2_1.vhd\))
	(_parameters tan)
	(_code 3d3a61396c6a3a2a386f24666c3b6e3b383a353b38)
	(_ent
		(_time 1763852445295)
	)
	(_inst notS 0 20(_ent . notgate_fast)
		(_port
			((a)(S))
			((r)(nsel))
		)
	)
	(_inst andS0 0 24(_ent . andgate_fast)
		(_port
			((a)(c0))
			((b)(nsel))
			((r)(out0))
		)
	)
	(_inst andS1 0 25(_ent . andgate_fast)
		(_port
			((a)(c1))
			((b)(S))
			((r)(out1))
		)
	)
	(_inst or1 0 28(_ent . orgate_fast)
		(_port
			((a)(out0))
			((b)(out1))
			((r)(R))
		)
	)
	(_object
		(_port(_int c0 -1 0 7(_ent(_in))))
		(_port(_int c1 -1 0 7(_ent(_in))))
		(_port(_int S -1 0 8(_ent(_in))))
		(_port(_int R -1 0 9(_ent(_out))))
		(_sig(_int nsel -1 0 15(_arch(_uni))))
		(_sig(_int out0 -1 0 16(_arch(_uni))))
		(_sig(_int out1 -1 0 16(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000051 55 951           1763873068883 Structural
(_unit VHDL(multiplexer4_2 0 5(structural 0 13))
	(_version ve8)
	(_time 1763873068884 2025.11.22 23:44:28)
	(_source(\../src/mux4_2.vhd\))
	(_parameters tan)
	(_code 4c4b104f1a1b4b5b494355171d4a1f4a494b444a49)
	(_ent
		(_time 1763852445341)
	)
	(_generate gen_mux 0 17(_for 1 )
		(_inst mux 0 18(_ent . multiplexer2_1)
			(_port
				((c0)(in0(_object 0)))
				((c1)(in1(_object 0)))
				((S)(S))
				((R)(R(_object 0)))
			)
		)
		(_object
			(_cnst(_int i 1 0 17(_arch)))
		)
	)
	(_object
		(_port(_int S -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int in0 0 0 8(_ent(_in))))
		(_port(_int in1 0 0 8(_ent(_in))))
		(_port(_int R 0 0 9(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~3~13 0 17(_scalar (_to i 0 i 3))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000051 55 957           1763873068891 Structural
(_unit VHDL(multiplexer16_2 0 5(structural 0 13))
	(_version ve8)
	(_time 1763873068892 2025.11.22 23:44:28)
	(_source(\../src/mux16_2.vhd\))
	(_parameters tan)
	(_code 4c4b104f1a1b4b5b494355171d4a1f4a494b444a49)
	(_ent
		(_time 1763852445390)
	)
	(_generate gen_mux 0 17(_for 1 )
		(_inst mux 0 18(_ent . multiplexer2_1)
			(_port
				((c0)(in0(_object 0)))
				((c1)(in1(_object 0)))
				((S)(S))
				((R)(R(_object 0)))
			)
		)
		(_object
			(_cnst(_int i 1 0 17(_arch)))
		)
	)
	(_object
		(_port(_int S -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int in0 0 0 8(_ent(_in))))
		(_port(_int in1 0 0 8(_ent(_in))))
		(_port(_int R 0 0 9(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 17(_scalar (_to i 0 i 15))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000051 55 1116          1763873068899 behavioral
(_unit VHDL(pc 0 5(behavioral 0 14))
	(_version ve8)
	(_time 1763873068900 2025.11.22 23:44:28)
	(_source(\../src/pc.vhd\))
	(_parameters tan)
	(_code 5c5a545f0c0a084a5e0a4c060e5b5c5a5f5b5c5a5f)
	(_ent
		(_time 1763852445434)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 10(_array -1((_dto i 9 i 0)))))
		(_port(_int pc_out 0 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 15(_array -1((_dto i 9 i 0)))))
		(_sig(_int current_pc 1 0 15(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(2))(_sens(0))(_read(2)))))
			(line__26(_arch 1 0 26(_assignment(_alias((pc_out)(current_pc)))(_trgt(1))(_sens(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavioral 2 -1)
)
I 000051 55 1447          1763873068954 behavioral
(_unit VHDL(ram256 0 5(behavioral 0 15))
	(_version ve8)
	(_time 1763873068955 2025.11.22 23:44:28)
	(_source(\../src/ram256.vhd\))
	(_parameters tan)
	(_code 8b8d8185d8dc8b988b8c9ed4dc8c898d8a8ddf8889)
	(_ent
		(_time 1763852445506)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int write_mem -1 0 8(_ent(_in))))
		(_port(_int read_mem -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1((_dto i 7 i 0)))))
		(_port(_int addr 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int data_in 1 0 10(_ent(_in))))
		(_port(_int data_out 1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_type(_int vector_array 0 17(_array 2((_to i 0 i 255)))))
		(_sig(_int ram_array 3 0 18(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_trgt(6))(_sens(0)(1)(3)(4))(_dssslsensitivity 1)(_mon))))
			(line__33(_arch 1 0 33(_assignment(_trgt(5))(_sens(2)(3)(6))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (6)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . behavioral 2 -1)
)
I 000051 55 3522          1763873069014 structural
(_unit VHDL(control_unit 0 5(structural 0 16))
	(_version ve8)
	(_time 1763873069015 2025.11.22 23:44:29)
	(_source(\../src/control_unit.vhd\))
	(_parameters tan)
	(_code c9cec29c969ec8dececfdb93cecf9acc9fcecccf9c)
	(_ent
		(_time 1763851924604)
	)
	(_inst uNotOp2 0 21(_ent . notgate)
		(_port
			((a)(op(2)))
			((r)(notOp2))
		)
	)
	(_inst uNotOp1 0 22(_ent . notgate)
		(_port
			((a)(op(1)))
			((r)(notOp1))
		)
	)
	(_inst uNotOp0 0 23(_ent . notgate)
		(_port
			((a)(op(0)))
			((r)(notOp0))
		)
	)
	(_inst uAdd 0 28(_ent . and3gate)
		(_port
			((a)(notOp2))
			((b)(notOp1))
			((c)(notOp0))
			((r)(add))
		)
	)
	(_inst uMult 0 29(_ent . and3gate)
		(_port
			((a)(notOp2))
			((b)(notOp1))
			((c)(op(0)))
			((r)(mult))
		)
	)
	(_inst uPa 0 30(_ent . and3gate)
		(_port
			((a)(notOp2))
			((b)(op(1)))
			((c)(notOp0))
			((r)(pa))
		)
	)
	(_inst uPb 0 31(_ent . and3gate)
		(_port
			((a)(notOp2))
			((b)(op(1)))
			((c)(op(0)))
			((r)(pb))
		)
	)
	(_inst uSub 0 32(_ent . and3gate)
		(_port
			((a)(op(2)))
			((b)(notOp1))
			((c)(notOp0))
			((r)(sub))
		)
	)
	(_inst uLdi 0 33(_ent . and3gate)
		(_port
			((a)(op(2)))
			((b)(notOp1))
			((c)(op(0)))
			((r)(ldi))
		)
	)
	(_inst uSh 0 34(_ent . and3gate)
		(_port
			((a)(op(2)))
			((b)(op(1)))
			((c)(notOp0))
			((r)(sh))
		)
	)
	(_inst uLh 0 35(_ent . and3gate)
		(_port
			((a)(op(2)))
			((b)(op(1)))
			((c)(op(0)))
			((r)(lh))
		)
	)
	(_inst uRegWrite 0 49(_ent . notgate)
		(_port
			((a)(sh))
			((r)(RegWrite))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int op 0 0 7(_ent(_in))))
		(_port(_int ImmToReg -1 0 8(_ent(_out))))
		(_port(_int ReadSrc -1 0 8(_ent(_out))))
		(_port(_int RegWrite -1 0 8(_ent(_out))))
		(_port(_int MemRead -1 0 8(_ent(_out))))
		(_port(_int MemtoReg -1 0 8(_ent(_out))))
		(_port(_int MemWrite -1 0 8(_ent(_out))))
		(_port(_int ALUOp 0 0 9(_ent(_out))))
		(_sig(_int add -1 0 17(_arch(_uni))))
		(_sig(_int mult -1 0 17(_arch(_uni))))
		(_sig(_int pa -1 0 17(_arch(_uni))))
		(_sig(_int pb -1 0 17(_arch(_uni))))
		(_sig(_int sub -1 0 17(_arch(_uni))))
		(_sig(_int ldi -1 0 17(_arch(_uni))))
		(_sig(_int sh -1 0 17(_arch(_uni))))
		(_sig(_int lh -1 0 17(_arch(_uni))))
		(_sig(_int notOp2 -1 0 18(_arch(_uni))))
		(_sig(_int notOp1 -1 0 18(_arch(_uni))))
		(_sig(_int notOp0 -1 0 18(_arch(_uni))))
		(_prcs
			(line__38(_arch 0 0 38(_assignment(_alias((ALUOp(2))(op(2))))(_trgt(7(2)))(_sens(0(2))))))
			(line__39(_arch 1 0 39(_assignment(_alias((ALUOp(1))(op(1))))(_trgt(7(1)))(_sens(0(1))))))
			(line__40(_arch 2 0 40(_assignment(_alias((ALUOp(0))(op(0))))(_trgt(7(0)))(_sens(0(0))))))
			(line__41(_arch 3 0 41(_assignment(_alias((ImmToReg)(ldi)))(_simpleassign BUF)(_trgt(1))(_sens(13)))))
			(line__42(_arch 4 0 42(_assignment(_alias((ReadSrc)(sh)))(_simpleassign BUF)(_trgt(2))(_sens(14)))))
			(line__50(_arch 5 0 50(_assignment(_alias((MemRead)(lh)))(_simpleassign BUF)(_trgt(4))(_sens(15)))))
			(line__51(_arch 6 0 51(_assignment(_alias((MemToReg)(lh)))(_simpleassign BUF)(_trgt(5))(_sens(15)))))
			(line__52(_arch 7 0 52(_assignment(_alias((MemWrite)(sh)))(_simpleassign BUF)(_trgt(6))(_sens(14)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(2))(0(1))(0(0))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 8 -1)
)
I 000051 55 1532          1763873069047 behavioral
(_unit VHDL(register_file 0 6(behavioral 0 23))
	(_version ve8)
	(_time 1763873069048 2025.11.22 23:44:29)
	(_source(\../src/register_file.vhd\))
	(_parameters tan)
	(_code e9efe3bae5bebaffe2bcfab2bcefeceeebecbfefef)
	(_ent
		(_time 1763873064386)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reg_write -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 13(_array -1((_dto i 3 i 0)))))
		(_port(_int read_addr1 0 0 13(_ent(_in))))
		(_port(_int read_addr2 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 15(_array -1((_dto i 15 i 0)))))
		(_port(_int read_data1 1 0 15(_ent(_out))))
		(_port(_int read_data2 1 0 16(_ent(_out))))
		(_port(_int write_addr 0 0 18(_ent(_in))))
		(_port(_int write_data 1 0 19(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 25(_array -1((_dto i 15 i 0)))))
		(_type(_int vector_array 0 25(_array 2((_to i 0 i 7)))))
		(_sig(_int reg_array 3 0 26(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__28(_arch 0 0 28(_prcs(_trgt(8))(_sens(0)(1)(6(d_2_0))(7))(_dssslsensitivity 1)(_mon))))
			(line__38(_arch 1 0 38(_prcs(_simple)(_trgt(4)(5))(_sens(2)(3))(_mon)(_read(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavioral 2 -1)
)
I 000051 55 1537          1763873069095 behavioral
(_unit VHDL(instr_mem 0 5(behavioral 0 13))
	(_version ve8)
	(_time 1763873069096 2025.11.22 23:44:29)
	(_source(\../src/instr_mem.vhd\))
	(_parameters tan)
	(_code 17101710454140001116054e10114311121143111e)
	(_ent
		(_time 1763852445717)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 7(_array -1((_dto i 9 i 0)))))
		(_port(_int addr 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int instruction 1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 15(_array -1((_dto i 15 i 0)))))
		(_type(_int vector_array 0 15(_array 2((_to i 0 i 255)))))
		(_cnst(_int program 3 0 16(_arch(((_string \"0101000000001010"\))((_string \"0101000100000101"\))((_string \"0101001000000000"\))((_string \"0101001100000000"\))((_string \"0101010000000000"\))((_string \"0101010100000000"\))((_string \"0101011000000000"\))((_string \"0101011100000000"\))((_string \"0000001000000001"\))((_string \"0001001100000001"\))((_string \"0100010000000001"\))((_string \"0110001100001011"\))((_string \"0110010000001010"\))((_string \"0111011000001010"\))((_string \"0111011100001011"\))(_others(_others(i 2)))))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(514)
	)
	(_model . behavioral 1 -1)
)
I 000051 55 2328          1763873069163 structural
(_unit VHDL(instr_decoder 0 5(structural 0 20))
	(_version ve8)
	(_time 1763873069164 2025.11.22 23:44:29)
	(_source(\../src/instr_decoder.vhd\))
	(_parameters tan)
	(_code 66616666353031716067743f616062606360656030)
	(_ent
		(_time 1763851924650)
	)
	(_inst control 0 27(_ent . control_unit)
		(_port
			((op)(opcode))
			((ImmToReg)(ImmToReg))
			((ReadSrc)(ReadSrc))
			((RegWrite)(RegWrite))
			((MemRead)(MemRead))
			((MemtoReg)(MemToReg))
			((MemWrite)(MemWrite))
			((ALUOp)(ALUOp))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1((_dto i 15 i 0)))))
		(_port(_int instr 0 0 7(_ent(_in))))
		(_port(_int ImmToReg -1 0 8(_ent(_out))))
		(_port(_int ReadSrc -1 0 8(_ent(_out))))
		(_port(_int RegWrite -1 0 8(_ent(_out))))
		(_port(_int MemRead -1 0 8(_ent(_out))))
		(_port(_int MemToReg -1 0 8(_ent(_out))))
		(_port(_int MemWrite -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 9(_array -1((_dto i 2 i 0)))))
		(_port(_int ALUOp 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1((_dto i 3 i 0)))))
		(_port(_int regC 2 0 10(_ent(_out))))
		(_port(_int regA 2 0 10(_ent(_out))))
		(_port(_int regB 2 0 10(_ent(_out))))
		(_port(_int regD 2 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11(_array -1((_dto i 7 i 0)))))
		(_port(_int immed 3 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 21(_array -1((_dto i 2 i 0)))))
		(_sig(_int opcode 4 0 21(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_alias((opcode)(instr(d_14_12))))(_trgt(13))(_sens(0(d_14_12))))))
			(line__39(_arch 1 0 39(_assignment(_alias((regC)(instr(d_11_8))))(_trgt(8))(_sens(0(d_11_8))))))
			(line__40(_arch 2 0 40(_assignment(_alias((regD)(instr(d_11_8))))(_trgt(11))(_sens(0(d_11_8))))))
			(line__41(_arch 3 0 41(_assignment(_alias((regA)(instr(d_7_4))))(_trgt(9))(_sens(0(d_7_4))))))
			(line__42(_arch 4 0 42(_assignment(_alias((regB)(instr(d_3_0))))(_trgt(10))(_sens(0(d_3_0))))))
			(line__43(_arch 5 0 43(_assignment(_alias((immed)(instr(d_7_0))))(_trgt(12))(_sens(0(d_7_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 6 -1)
)
I 000051 55 3916          1763873069198 structural
(_unit VHDL(cpu 0 5(structural 0 11))
	(_version ve8)
	(_time 1763873069199 2025.11.22 23:44:29)
	(_source(\../src/cpu.vhd\))
	(_parameters tan)
	(_code 85828f8a80d3d49381d495ded18386828582808386)
	(_ent
		(_time 1763855081576)
	)
	(_inst counter 0 41(_ent . pc)
		(_port
			((clk)(clk))
			((pc_out)(current_pc))
		)
	)
	(_inst instructions 0 47(_ent . instr_mem)
		(_port
			((addr)(current_pc))
			((instruction)(current_instr))
		)
	)
	(_inst decode 0 53(_ent . instr_decoder)
		(_port
			((instr)(current_instr))
			((ImmToReg)(ImmToReg))
			((ReadSrc)(ReadSrc))
			((RegWrite)(RegWrite))
			((MemRead)(MemRead))
			((MemToReg)(MemToReg))
			((MemWrite)(MemWrite))
			((ALUOp)(ALUOp))
			((regC)(regC))
			((regA)(regA))
			((regB)(regB))
			((regD)(regD))
			((immed)(immediate))
		)
	)
	(_inst read2_mux 0 70(_ent . multiplexer4_2)
		(_port
			((S)(ReadSrc))
			((in0)(regB))
			((in1)(regC))
			((R)(reg_addr2))
		)
	)
	(_inst registers 0 78(_ent . register_file)
		(_port
			((clk)(clk))
			((reg_write)(RegWrite))
			((read_addr1)(regA))
			((read_addr2)(reg_addr2))
			((read_data1)(reg_read1))
			((read_data2)(reg_read2))
			((write_addr)(regC))
			((write_data)(reg_write_data))
		)
	)
	(_inst loadImmMux 0 92(_ent . multiplexer16_2)
		(_port
			((S)(ImmToReg))
			((in0)(memRegRes))
			((in1)(signExt_imm))
			((R)(reg_write_data))
		)
	)
	(_inst execute 0 100(_ent . alu)
		(_port
			((A)(reg_read1))
			((B)(reg_read2))
			((S2)(ALUOp(2)))
			((S1)(ALUOp(1)))
			((S0)(ALUOp(0)))
			((status)(aluStatus))
			((Result)(aluRes))
		)
	)
	(_inst datamem 0 111(_ent . ram256)
		(_port
			((clk)(clk))
			((write_mem)(MemWrite))
			((read_mem)(MemRead))
			((addr)(immediate))
			((data_in)(reg_read2))
			((data_out)(memory_out))
		)
	)
	(_inst regMux 0 121(_ent . multiplexer16_2)
		(_port
			((S)(MemToReg))
			((in0)(aluRes))
			((in1)(memory_out))
			((R)(memRegRes))
		)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 13(_array -1((_dto i 9 i 0)))))
		(_sig(_int current_pc 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 16(_array -1((_dto i 15 i 0)))))
		(_sig(_int current_instr 1 0 16(_arch(_uni))))
		(_sig(_int ImmToReg -1 0 19(_arch(_uni))))
		(_sig(_int ReadSrc -1 0 19(_arch(_uni))))
		(_sig(_int RegWrite -1 0 19(_arch(_uni))))
		(_sig(_int MemRead -1 0 19(_arch(_uni))))
		(_sig(_int MemToReg -1 0 19(_arch(_uni))))
		(_sig(_int MemWrite -1 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20(_array -1((_dto i 2 i 0)))))
		(_sig(_int ALUOp 2 0 20(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1((_dto i 3 i 0)))))
		(_sig(_int regC 3 0 21(_arch(_uni))))
		(_sig(_int regA 3 0 21(_arch(_uni))))
		(_sig(_int regB 3 0 21(_arch(_uni))))
		(_sig(_int regD 3 0 21(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 22(_array -1((_dto i 7 i 0)))))
		(_sig(_int immediate 4 0 22(_arch(_uni))))
		(_sig(_int reg_addr2 3 0 25(_arch(_uni))))
		(_sig(_int reg_write_data 1 0 26(_arch(_uni))))
		(_sig(_int reg_read1 1 0 26(_arch(_uni))))
		(_sig(_int reg_read2 1 0 26(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 27(_array -1((_dto i 15 i 0)))))
		(_sig(_int signExt_imm 5 0 27(_arch(_uni))))
		(_sig(_int aluStatus 2 0 30(_arch(_uni))))
		(_sig(_int aluRes 5 0 31(_arch(_uni))))
		(_sig(_int memory_out 1 0 34(_arch(_uni))))
		(_sig(_int memRegRes 1 0 37(_arch(_uni))))
		(_prcs
			(line__89(_arch 0 0 89(_assignment(_trgt(19))(_sens(14)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . structural 1 -1)
)
I 000056 55 628           1763873069227 TB_ARCHITECTURE
(_unit VHDL(cpu_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1763873069228 2025.11.22 23:44:29)
	(_source(\../src/TestBench/cpu_TB.vhd\))
	(_parameters tan)
	(_code a4a3aef2a0f2f5b1f0a3b0fef7a2a7a3a4a3a1a1f2)
	(_ent
		(_time 1763853601919)
	)
	(_comp
		(cpu
			(_object
				(_port(_int clk -1 0 14(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 26(_comp cpu)
		(_port
			((clk)(clk))
		)
		(_use(_ent . cpu)
		)
	)
	(_object
		(_sig(_int clk -1 0 18(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000036 55 382 0 testbench_for_cpu
(_configuration VHDL (testbench_for_cpu 0 35 (cpu_tb))
	(_version ve8)
	(_time 1763873069231 2025.11.22 23:44:29)
	(_source(\../src/testbench/cpu_tb.vhd\))
	(_parameters tan)
	(_code a4a2a9f3a5f2f3b3a0a5b6fef0a2f1a2a7a2aca1f2)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . cpu structural
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000051 55 1507          1763873251732 behavioral
(_unit VHDL(register_file 0 6(behavioral 0 23))
	(_version ve8)
	(_time 1763873251733 2025.11.22 23:47:31)
	(_source(\../src/register_file.vhd\))
	(_parameters tan)
	(_code 782a7879752f2b6e732d6b232d7e7d7f7a7d2e7e7e)
	(_ent
		(_time 1763873064386)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reg_write -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 13(_array -1((_dto i 3 i 0)))))
		(_port(_int read_addr1 0 0 13(_ent(_in))))
		(_port(_int read_addr2 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 15(_array -1((_dto i 15 i 0)))))
		(_port(_int read_data1 1 0 15(_ent(_out))))
		(_port(_int read_data2 1 0 16(_ent(_out))))
		(_port(_int write_addr 0 0 18(_ent(_in))))
		(_port(_int write_data 1 0 19(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 25(_array -1((_dto i 15 i 0)))))
		(_type(_int vector_array 0 25(_array 2((_to i 0 i 7)))))
		(_sig(_int reg_array 3 0 26(_arch(_uni))))
		(_prcs
			(line__28(_arch 0 0 28(_prcs(_trgt(8))(_sens(0)(1)(6(d_2_0))(7))(_dssslsensitivity 1)(_mon))))
			(line__38(_arch 1 0 38(_prcs(_simple)(_trgt(4)(5))(_sens(2)(3))(_mon)(_read(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavioral 2 -1)
)
I 000051 55 1422          1763873271107 behavioral
(_unit VHDL(ram256 0 5(behavioral 0 15))
	(_version ve8)
	(_time 1763873271108 2025.11.22 23:47:51)
	(_source(\../src/ram256.vhd\))
	(_parameters tan)
	(_code 181d4f1f114f180b181f0d474f1f1a1e191e4c1b1a)
	(_ent
		(_time 1763852445506)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int write_mem -1 0 8(_ent(_in))))
		(_port(_int read_mem -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1((_dto i 7 i 0)))))
		(_port(_int addr 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int data_in 1 0 10(_ent(_in))))
		(_port(_int data_out 1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_type(_int vector_array 0 17(_array 2((_to i 0 i 255)))))
		(_sig(_int ram_array 3 0 18(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_trgt(6))(_sens(0)(1)(3)(4))(_dssslsensitivity 1)(_mon))))
			(line__33(_arch 1 0 33(_assignment(_trgt(5))(_sens(6)(2)(3))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (6)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . behavioral 2 -1)
)
V 000051 55 556           1763873721993 behavioral
(_unit VHDL(notgate 0 4(behavioral 0 9))
	(_version ve8)
	(_time 1763873721994 2025.11.22 23:55:21)
	(_source(\../src/notgate.vhd\))
	(_parameters tan)
	(_code 34323731666264223360256f613231326132623330)
	(_ent
		(_time 1763851924726)
	)
	(_object
		(_port(_int a -1 0 5(_ent(_in))))
		(_port(_int r -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavioral 1 -1)
)
V 000051 55 604           1763873722035 structural
(_unit VHDL(orgate_fast 0 4(structural 0 9))
	(_version ve8)
	(_time 1763873722036 2025.11.22 23:55:22)
	(_source(\../src/orgate_fast.vhd\))
	(_parameters tan)
	(_code 535553515204004552064709075605555555525450)
	(_ent
		(_time 1763852444121)
	)
	(_object
		(_port(_int a -1 0 5(_ent(_in))))
		(_port(_int b -1 0 5(_ent(_in))))
		(_port(_int r -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
V 000051 55 716           1763873722079 structural
(_unit VHDL(or5gate 0 4(structural 0 9))
	(_version ve8)
	(_time 1763873722080 2025.11.22 23:55:22)
	(_source(\../src/or5gate.vhd\))
	(_parameters tan)
	(_code 8284828d82d0d39485d693d9d7848784d485808187)
	(_ent
		(_time 1763852444190)
	)
	(_object
		(_port(_int a -1 0 5(_ent(_in))))
		(_port(_int b -1 0 5(_ent(_in))))
		(_port(_int c -1 0 5(_ent(_in))))
		(_port(_int d -1 0 5(_ent(_in))))
		(_port(_int e -1 0 5(_ent(_in))))
		(_port(_int r -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(5))(_sens(0)(1)(2)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
V 000051 55 639           1763873722134 behavioral
(_unit VHDL(and3gate 0 4(behavioral 0 11))
	(_version ve8)
	(_time 1763873722135 2025.11.22 23:55:22)
	(_source(\../src/and3gate.vhd\))
	(_parameters tan)
	(_code c0c69795959790d3c392d79a90c7c4c6c5c6c1c695)
	(_ent
		(_time 1763851924528)
	)
	(_object
		(_port(_int a -1 0 6(_ent(_in))))
		(_port(_int b -1 0 6(_ent(_in))))
		(_port(_int c -1 0 6(_ent(_in))))
		(_port(_int r -1 0 7(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavioral 1 -1)
)
V 000051 55 594           1763873722171 structural
(_unit VHDL(orgate 0 4(structural 0 9))
	(_version ve8)
	(_time 1763873722172 2025.11.22 23:55:22)
	(_source(\../src/orgate.vhd\))
	(_parameters tan)
	(_code dfd9df8c8b888cc9de8acb858bd989d8ddd9d8d9de)
	(_ent
		(_time 1763852444347)
	)
	(_object
		(_port(_int a -1 0 5(_ent(_in))))
		(_port(_int b -1 0 5(_ent(_in))))
		(_port(_int r -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
V 000051 55 597           1763873722207 behavioral
(_unit VHDL(xorgate 0 4(behavioral 0 12))
	(_version ve8)
	(_time 1763873722208 2025.11.22 23:55:22)
	(_source(\../src/xorgate.vhd\))
	(_parameters tan)
	(_code fff8a1afffa9a9e9f8aceea4aaf9faf8f7f9a9f8fd)
	(_ent
		(_time 1763852444417)
	)
	(_object
		(_port(_int a -1 0 6(_ent(_in))))
		(_port(_int b -1 0 7(_ent(_in))))
		(_port(_int r -1 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavioral 1 -1)
)
V 000051 55 607           1763873722243 behavioral
(_unit VHDL(andgate_fast 0 4(behavioral 0 12))
	(_version ve8)
	(_time 1763873722244 2025.11.22 23:55:22)
	(_source(\../src/andgate_fast.vhd\))
	(_parameters tan)
	(_code 2e292f2a2e797e38297d3f757b282b2b782828282f)
	(_ent
		(_time 1763852444585)
	)
	(_object
		(_port(_int a -1 0 6(_ent(_in))))
		(_port(_int b -1 0 7(_ent(_in))))
		(_port(_int r -1 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavioral 1 -1)
)
V 000051 55 603           1763873722279 behavioral
(_unit VHDL(notgate_fast 0 4(behavioral 0 9))
	(_version ve8)
	(_time 1763873722280 2025.11.22 23:55:22)
	(_source(\../src/notgate_fast.vhd\))
	(_parameters tan)
	(_code 4d4a184f4f1b1d5b4a195c16184b48481b4b4b4b4c)
	(_ent
		(_time 1763852444650)
	)
	(_object
		(_port(_int a -1 0 5(_ent(_in))))
		(_port(_int r -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_alias((r)(a)))(_simpleassign "not")(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavioral 1 -1)
)
V 000051 55 597           1763873722346 behavioral
(_unit VHDL(andgate 0 4(behavioral 0 12))
	(_version ve8)
	(_time 1763873722347 2025.11.22 23:55:22)
	(_source(\../src/andgate.vhd\))
	(_parameters tan)
	(_code 8b8c8a858cdcdb9d8cd89ad0de8d8e8d8a8dde8d8f)
	(_ent
		(_time 1763852444724)
	)
	(_object
		(_port(_int a -1 0 6(_ent(_in))))
		(_port(_int b -1 0 7(_ent(_in))))
		(_port(_int r -1 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavioral 1 -1)
)
V 000051 55 721           1763873722382 structural
(_unit VHDL(halfadder 0 5(structural 0 15))
	(_version ve8)
	(_time 1763873722383 2025.11.22 23:55:22)
	(_source(\../src/halfadder.vhd\))
	(_parameters tan)
	(_code babdb2eeeaedbdacbdb8abe0efbcbebcbfbdb8bcb2)
	(_ent
		(_time 1763852444803)
	)
	(_inst u1 0 19(_ent . xorgate)
		(_port
			((a)(a))
			((b)(b))
			((r)(R))
		)
	)
	(_inst u2 0 21(_ent . andgate)
		(_port
			((a)(a))
			((b)(b))
			((r)(Carry))
		)
	)
	(_object
		(_port(_int A -1 0 7(_ent(_in))))
		(_port(_int B -1 0 8(_ent(_in))))
		(_port(_int R -1 0 9(_ent(_out))))
		(_port(_int Carry -1 0 10(_ent(_out))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
V 000051 55 1056          1763873722390 structural
(_unit VHDL(fulladder 0 6(structural 0 15))
	(_version ve8)
	(_time 1763873722391 2025.11.22 23:55:22)
	(_source(\../src/fulladder.vhd\))
	(_parameters tan)
	(_code babdbcefeeedbdace8bbabe0efbcbebcbfbdb8bcbc)
	(_ent
		(_time 1763852444845)
	)
	(_inst u1 0 21(_ent . halfadder)
		(_port
			((A)(a))
			((B)(b))
			((R)(sum1))
			((Carry)(carry1))
		)
	)
	(_inst u2 0 22(_ent . halfadder)
		(_port
			((A)(sum1))
			((B)(cin))
			((R)(sum))
			((Carry)(carry2))
		)
	)
	(_inst carryout 0 23(_ent . orgate)
		(_port
			((a)(carry1))
			((b)(carry2))
			((r)(cout))
		)
	)
	(_object
		(_port(_int a -1 0 8(_ent(_in))))
		(_port(_int b -1 0 9(_ent(_in))))
		(_port(_int cin -1 0 10(_ent(_in))))
		(_port(_int sum -1 0 11(_ent(_out))))
		(_port(_int cout -1 0 12(_ent(_out))))
		(_sig(_int sum1 -1 0 17(_arch(_uni))))
		(_sig(_int carry1 -1 0 17(_arch(_uni))))
		(_sig(_int carry2 -1 0 17(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
V 000051 55 1809          1763873722400 structural
(_unit VHDL(adder16 0 8(structural 0 19))
	(_version ve8)
	(_time 1763873722401 2025.11.22 23:55:22)
	(_source(\../src/adder16.vhd\))
	(_parameters tan)
	(_code cacdcb9f9f9d9adccdcbd8959ac9cccccbccceccce)
	(_ent
		(_time 1763852444890)
	)
	(_generate create_FAs 0 27(_for 3 )
		(_inst FA 0 28(_ent . fulladder)
			(_port
				((a)(A(_object 0)))
				((b)(B(_object 0)))
				((cin)(carry(_object 0)))
				((sum)(sum_int(_object 0)))
				((cout)(carry(_index 4)))
			)
		)
		(_object
			(_cnst(_int i 3 0 27(_arch)))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 10(_ent(_in))))
		(_port(_int B 0 0 11(_ent(_in))))
		(_port(_int Cin -1 0 12(_ent(_in))))
		(_port(_int Sum 0 0 13(_ent(_out))))
		(_port(_int Cout -1 0 14(_ent(_out))))
		(_port(_int Overflow -1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 21(_array -1((_dto i 16 i 0)))))
		(_sig(_int carry 1 0 21(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 23(_array -1((_dto i 15 i 0)))))
		(_sig(_int sum_int 2 0 23(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 27(_scalar (_to i 0 i 15))))
		(_prcs
			(line__25(_arch 0 0 25(_assignment(_alias((carry(0))(Cin)))(_trgt(6(0)))(_sens(2)))))
			(line__31(_arch 1 0 31(_assignment(_alias((Sum)(sum_int)))(_trgt(3))(_sens(7)))))
			(line__33(_arch 2 0 33(_assignment(_alias((Cout)(carry(16))))(_simpleassign BUF)(_trgt(4))(_sens(6(16))))))
			(line__36(_arch 3 0 36(_assignment(_trgt(5))(_sens(7(15))(0(15))(1(15))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_part (6(16))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 5 -1)
)
V 000051 55 2069          1763873722443 structural
(_unit VHDL(subtractor16 0 7(structural 0 17))
	(_version ve8)
	(_time 1763873722444 2025.11.22 23:55:22)
	(_source(\../src/subtractor16.vhd\))
	(_parameters tan)
	(_code f9fffaa8f5aeafeeffaaeba3a9fffafefdffaffefb)
	(_ent
		(_time 1763852444966)
	)
	(_generate create_notB 0 26(_for 3 )
		(_inst notB 0 27(_ent . notgate)
			(_port
				((a)(B(_object 0)))
				((r)(Binv(_object 0)))
			)
		)
		(_object
			(_cnst(_int i 3 0 26(_arch)))
		)
	)
	(_generate create_FAs 0 33(_for 4 )
		(_inst FA 0 34(_ent . fulladder)
			(_port
				((a)(A(_object 1)))
				((b)(Binv(_object 1)))
				((cin)(carry(_object 1)))
				((sum)(diff_int(_object 1)))
				((cout)(carry(_index 4)))
			)
		)
		(_object
			(_cnst(_int i 4 0 33(_arch)))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 9(_ent(_in))))
		(_port(_int B 0 0 10(_ent(_in))))
		(_port(_int Diff 0 0 11(_ent(_out))))
		(_port(_int Cout -1 0 12(_ent(_out))))
		(_port(_int Overflow -1 0 13(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_sig(_int Binv 1 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 21(_array -1((_dto i 16 i 0)))))
		(_sig(_int carry 2 0 21(_arch(_uni))))
		(_sig(_int diff_int 1 0 23(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 26(_scalar (_to i 0 i 15))))
		(_type(_int ~INTEGER~range~0~to~15~131 0 33(_scalar (_to i 0 i 15))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(6(0))))))
			(line__37(_arch 1 0 37(_assignment(_alias((Diff)(diff_int)))(_trgt(2))(_sens(7)))))
			(line__39(_arch 2 0 39(_assignment(_alias((Cout)(carry(16))))(_simpleassign BUF)(_trgt(3))(_sens(6(16))))))
			(line__42(_arch 3 0 42(_assignment(_trgt(4))(_sens(7(15))(0(15))(1(15))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_part (6(16))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 5 -1)
)
V 000051 55 1907          1763873722482 behavioral
(_unit VHDL(multiplier16 0 7(behavioral 0 17))
	(_version ve8)
	(_time 1763873722483 2025.11.22 23:55:22)
	(_source(\../src/multiplier16.vhd\))
	(_parameters tan)
	(_code 181f4d1e154f1f0f1f4d0143491e4b1e111e1d1f1a)
	(_ent
		(_time 1763852445047)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 9(_ent(_in))))
		(_port(_int B 0 0 10(_ent(_in))))
		(_type(_int ~SIGNED{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int Product 1 0 11(_ent(_out))))
		(_port(_int Ovf -1 0 12(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_sig(_int multiplicand 2 0 19(_arch(_uni))))
		(_sig(_int multiplier 2 0 20(_arch(_uni))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 21(_array -1((_dto i 31 i 0)))))
		(_sig(_int result 3 0 21(_arch(_uni))))
		(_type(_int ~SIGNED{31~downto~0}~132 0 25(_array -1((_dto i 31 i 0)))))
		(_var(_int temp_result 4 0 25(_prcs 0)))
		(_type(_int ~SIGNED{31~downto~0}~134 0 26(_array -1((_dto i 31 i 0)))))
		(_var(_int mcand 5 0 26(_prcs 0)))
		(_type(_int ~SIGNED{15~downto~0}~136 0 27(_array -1((_dto i 15 i 0)))))
		(_var(_int mlt 6 0 27(_prcs 0)))
		(_var(_int sign -1 0 28(_prcs 0)))
		(_type(_int ~SIGNED{15~downto~0}~138 0 29(_array -1((_dto i 15 i 0)))))
		(_var(_int sign_extend 7 0 29(_prcs 0)))
		(_prcs
			(line__24(_arch 0 0 24(_prcs(_simple)(_trgt(3)(6))(_sens(0)(1))(_mon))))
			(line__61(_arch 1 0 61(_assignment(_alias((Product)(result)))(_trgt(2))(_sens(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behavioral 2 -1)
)
V 000051 55 2986          1763873722519 structural
(_unit VHDL(multiplexer1 0 5(structural 0 13))
	(_version ve8)
	(_time 1763873722520 2025.11.22 23:55:22)
	(_source(\../src/multiplexer1.vhd\))
	(_parameters tan)
	(_code 373062333560302031602e6c6631643132303f3132)
	(_ent
		(_time 1763852445117)
	)
	(_inst notS0 0 22(_ent . notgate)
		(_port
			((a)(S(0)))
			((r)(nsel0))
		)
	)
	(_inst notS1 0 23(_ent . notgate)
		(_port
			((a)(S(1)))
			((r)(nsel1))
		)
	)
	(_inst notS2 0 24(_ent . notgate)
		(_port
			((a)(S(2)))
			((r)(nsel2))
		)
	)
	(_inst andS0 0 27(_ent . and3gate)
		(_port
			((a)(nsel2))
			((b)(nsel1))
			((c)(nsel0))
			((r)(sel0))
		)
	)
	(_inst andS1 0 28(_ent . and3gate)
		(_port
			((a)(nsel2))
			((b)(nsel1))
			((c)(S(0)))
			((r)(sel1))
		)
	)
	(_inst andS2 0 29(_ent . and3gate)
		(_port
			((a)(nsel2))
			((b)(S(1)))
			((c)(nsel0))
			((r)(sel2))
		)
	)
	(_inst andS3 0 30(_ent . and3gate)
		(_port
			((a)(nsel2))
			((b)(S(1)))
			((c)(S(0)))
			((r)(sel3))
		)
	)
	(_inst andS4 0 31(_ent . and3gate)
		(_port
			((a)(S(2)))
			((b)(nsel1))
			((c)(nsel0))
			((r)(sel4))
		)
	)
	(_inst outS0 0 34(_ent . andgate)
		(_port
			((a)(c0))
			((b)(sel0))
			((r)(out0))
		)
	)
	(_inst outS1 0 35(_ent . andgate)
		(_port
			((a)(c1))
			((b)(sel1))
			((r)(out1))
		)
	)
	(_inst outS2 0 36(_ent . andgate)
		(_port
			((a)(c2))
			((b)(sel2))
			((r)(out2))
		)
	)
	(_inst outS3 0 37(_ent . andgate)
		(_port
			((a)(c3))
			((b)(sel3))
			((r)(out3))
		)
	)
	(_inst outS4 0 38(_ent . andgate)
		(_port
			((a)(c4))
			((b)(sel4))
			((r)(out4))
		)
	)
	(_inst bigOr 0 41(_ent . or5gate)
		(_port
			((a)(out0))
			((b)(out1))
			((c)(out2))
			((d)(out3))
			((e)(out4))
			((r)(r))
		)
	)
	(_object
		(_port(_int c0 -1 0 7(_ent(_in))))
		(_port(_int c1 -1 0 7(_ent(_in))))
		(_port(_int c2 -1 0 7(_ent(_in))))
		(_port(_int c3 -1 0 7(_ent(_in))))
		(_port(_int c4 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int S 0 0 8(_ent(_in))))
		(_port(_int R -1 0 9(_ent(_out))))
		(_sig(_int nsel0 -1 0 15(_arch(_uni))))
		(_sig(_int nsel1 -1 0 15(_arch(_uni))))
		(_sig(_int nsel2 -1 0 15(_arch(_uni))))
		(_sig(_int sel0 -1 0 16(_arch(_uni))))
		(_sig(_int sel1 -1 0 16(_arch(_uni))))
		(_sig(_int sel2 -1 0 16(_arch(_uni))))
		(_sig(_int sel3 -1 0 16(_arch(_uni))))
		(_sig(_int sel4 -1 0 16(_arch(_uni))))
		(_sig(_int out0 -1 0 17(_arch(_uni))))
		(_sig(_int out1 -1 0 17(_arch(_uni))))
		(_sig(_int out2 -1 0 17(_arch(_uni))))
		(_sig(_int out3 -1 0 17(_arch(_uni))))
		(_sig(_int out4 -1 0 17(_arch(_uni))))
		(_sig(_int o1 -1 0 18(_arch(_uni))))
		(_sig(_int o2 -1 0 18(_arch(_uni))))
		(_sig(_int o3 -1 0 18(_arch(_uni))))
		(_sig(_int o4 -1 0 18(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
V 000051 55 1227          1763873722527 Structural
(_unit VHDL(multiplexer16 0 5(structural 0 13))
	(_version ve8)
	(_time 1763873722528 2025.11.22 23:55:22)
	(_source(\../src/multiplexer16.vhd\))
	(_parameters tan)
	(_code 474012444510405042125e1c1641144142404f4142)
	(_ent
		(_time 1763852445161)
	)
	(_generate gen_mux 0 17(_for 2 )
		(_inst mux 0 18(_ent . multiplexer1)
			(_port
				((c0)(in0(_object 0)))
				((c1)(in1(_object 0)))
				((c2)(in2(_object 0)))
				((c3)(in3(_object 0)))
				((c4)(in4(_object 0)))
				((S)(S))
				((R)(R(_object 0)))
			)
		)
		(_object
			(_cnst(_int i 2 0 17(_arch)))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int S 0 0 7(_ent(_in))))
		(_type(_int ~SIGNED{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int in0 1 0 8(_ent(_in))))
		(_port(_int in1 1 0 8(_ent(_in))))
		(_port(_int in2 1 0 8(_ent(_in))))
		(_port(_int in3 1 0 8(_ent(_in))))
		(_port(_int in4 1 0 8(_ent(_in))))
		(_port(_int R 1 0 9(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 17(_scalar (_to i 0 i 15))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
V 000051 55 3354          1763873722552 structural
(_unit VHDL(alu 0 5(structural 0 14))
	(_version ve8)
	(_time 1763873722553 2025.11.22 23:55:22)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code 66616666333037706365253d326067603561636067)
	(_ent
		(_time 1763852445210)
	)
	(_inst create_adder 0 28(_ent . Adder16)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(_code 10))
			((Sum)(sum))
			((Cout)(coutA))
			((Overflow)(Overflow_add))
		)
	)
	(_inst create_subtractor 0 29(_ent . subtractor16)
		(_port
			((A)(A))
			((B)(B))
			((Diff)(diff))
			((Cout)(coutS))
			((Overflow)(Overflow_sub))
		)
	)
	(_inst create_multiplier 0 30(_ent . multiplier16)
		(_port
			((A)(A))
			((B)(B))
			((Product)(prod32))
			((Ovf)(Overflow_mult))
		)
	)
	(_inst create_mux 0 40(_ent . multiplexer16)
		(_port
			((S)(Op))
			((in0)(sum))
			((in1)(prod16))
			((in2)(passA))
			((in3)(passB))
			((in4)(diff))
			((R)(res))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 7(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 7(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int S2 -1 0 8(_ent(_in))))
		(_port(_int S1 -1 0 8(_ent(_in))))
		(_port(_int S0 -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 9(_array -1((_dto i 2 i 0)))))
		(_port(_int status 1 0 9(_ent(_out))))
		(_port(_int Result 0 0 10(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 16(_array -1((_dto i 15 i 0)))))
		(_sig(_int sum 2 0 16(_arch(_uni))))
		(_sig(_int diff 2 0 16(_arch(_uni))))
		(_sig(_int prod16 2 0 16(_arch(_uni))))
		(_sig(_int Binv 2 0 16(_arch(_uni))))
		(_sig(_int res 2 0 16(_arch(_uni))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_sig(_int prod32 3 0 17(_arch(_uni))))
		(_sig(_int coutA -1 0 18(_arch(_uni))))
		(_sig(_int coutS -1 0 18(_arch(_uni))))
		(_sig(_int Overflow_add -1 0 18(_arch(_uni))))
		(_sig(_int Overflow_sub -1 0 18(_arch(_uni))))
		(_sig(_int Overflow_mult -1 0 18(_arch(_uni))))
		(_sig(_int passA 2 0 19(_arch(_uni))))
		(_sig(_int passB 2 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20(_array -1((_dto i 2 i 0)))))
		(_sig(_int Op 4 0 20(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_alias((Op(2))(S2)))(_trgt(20(2)))(_sens(2)))))
			(line__25(_arch 1 0 25(_assignment(_alias((Op(1))(S1)))(_trgt(20(1)))(_sens(3)))))
			(line__26(_arch 2 0 26(_assignment(_alias((Op(0))(S0)))(_trgt(20(0)))(_sens(4)))))
			(line__33(_arch 3 0 33(_assignment(_alias((prod16)(prod32(d_15_0))))(_trgt(9))(_sens(12(d_15_0))))))
			(line__36(_arch 4 0 36(_assignment(_alias((passA)(A)))(_trgt(18))(_sens(0)))))
			(line__37(_arch 5 0 37(_assignment(_alias((passB)(B)))(_trgt(19))(_sens(1)))))
			(line__51(_arch 6 0 51(_assignment(_alias((Result)(res)))(_trgt(6))(_sens(11)))))
			(line__54(_arch 7 0 54(_assignment(_trgt(5(2)))(_sens(15)(16)(17)(20)))))
			(line__62(_arch 8 0 62(_assignment(_trgt(5(1)))(_sens(11)))))
			(line__67(_arch 9 0 67(_assignment(_alias((status(0))(res(15))))(_trgt(5(0)))(_sens(11(15))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (11(15))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(131587)
		(197122)
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 11 -1)
)
V 000051 55 1085          1763873722590 structural
(_unit VHDL(multiplexer2_1 0 5(structural 0 13))
	(_version ve8)
	(_time 1763873722591 2025.11.22 23:55:22)
	(_source(\../src/multiplexer2_1.vhd\))
	(_parameters tan)
	(_code 8582d08a85d2829280d79cded483d68380828d8380)
	(_ent
		(_time 1763852445295)
	)
	(_inst notS 0 20(_ent . notgate_fast)
		(_port
			((a)(S))
			((r)(nsel))
		)
	)
	(_inst andS0 0 24(_ent . andgate_fast)
		(_port
			((a)(c0))
			((b)(nsel))
			((r)(out0))
		)
	)
	(_inst andS1 0 25(_ent . andgate_fast)
		(_port
			((a)(c1))
			((b)(S))
			((r)(out1))
		)
	)
	(_inst or1 0 28(_ent . orgate_fast)
		(_port
			((a)(out0))
			((b)(out1))
			((r)(R))
		)
	)
	(_object
		(_port(_int c0 -1 0 7(_ent(_in))))
		(_port(_int c1 -1 0 7(_ent(_in))))
		(_port(_int S -1 0 8(_ent(_in))))
		(_port(_int R -1 0 9(_ent(_out))))
		(_sig(_int nsel -1 0 15(_arch(_uni))))
		(_sig(_int out0 -1 0 16(_arch(_uni))))
		(_sig(_int out1 -1 0 16(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
V 000051 55 951           1763873722597 Structural
(_unit VHDL(multiplexer4_2 0 5(structural 0 13))
	(_version ve8)
	(_time 1763873722598 2025.11.22 23:55:22)
	(_source(\../src/mux4_2.vhd\))
	(_parameters tan)
	(_code 8582d08a85d28292808a9cded483d68380828d8380)
	(_ent
		(_time 1763852445341)
	)
	(_generate gen_mux 0 17(_for 1 )
		(_inst mux 0 18(_ent . multiplexer2_1)
			(_port
				((c0)(in0(_object 0)))
				((c1)(in1(_object 0)))
				((S)(S))
				((R)(R(_object 0)))
			)
		)
		(_object
			(_cnst(_int i 1 0 17(_arch)))
		)
	)
	(_object
		(_port(_int S -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int in0 0 0 8(_ent(_in))))
		(_port(_int in1 0 0 8(_ent(_in))))
		(_port(_int R 0 0 9(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~3~13 0 17(_scalar (_to i 0 i 3))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
V 000051 55 957           1763873722605 Structural
(_unit VHDL(multiplexer16_2 0 5(structural 0 13))
	(_version ve8)
	(_time 1763873722606 2025.11.22 23:55:22)
	(_source(\../src/mux16_2.vhd\))
	(_parameters tan)
	(_code 9592c09b95c29282909a8ccec493c69390929d9390)
	(_ent
		(_time 1763852445390)
	)
	(_generate gen_mux 0 17(_for 1 )
		(_inst mux 0 18(_ent . multiplexer2_1)
			(_port
				((c0)(in0(_object 0)))
				((c1)(in1(_object 0)))
				((S)(S))
				((R)(R(_object 0)))
			)
		)
		(_object
			(_cnst(_int i 1 0 17(_arch)))
		)
	)
	(_object
		(_port(_int S -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int in0 0 0 8(_ent(_in))))
		(_port(_int in1 0 0 8(_ent(_in))))
		(_port(_int R 0 0 9(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 17(_scalar (_to i 0 i 15))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
V 000051 55 1116          1763873722613 behavioral
(_unit VHDL(pc 0 5(behavioral 0 14))
	(_version ve8)
	(_time 1763873722614 2025.11.22 23:55:22)
	(_source(\../src/pc.vhd\))
	(_parameters tan)
	(_code 9593949a93c3c18397c385cfc79295939692959396)
	(_ent
		(_time 1763852445434)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 10(_array -1((_dto i 9 i 0)))))
		(_port(_int pc_out 0 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 15(_array -1((_dto i 9 i 0)))))
		(_sig(_int current_pc 1 0 15(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(2))(_sens(0))(_read(2)))))
			(line__26(_arch 1 0 26(_assignment(_alias((pc_out)(current_pc)))(_trgt(1))(_sens(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavioral 2 -1)
)
V 000051 55 1422          1763873722665 behavioral
(_unit VHDL(ram256 0 5(behavioral 0 15))
	(_version ve8)
	(_time 1763873722666 2025.11.22 23:55:22)
	(_source(\../src/ram256.vhd\))
	(_parameters tan)
	(_code d3d5d081d184d3c0d3d4c68c84d4d1d5d2d587d0d1)
	(_ent
		(_time 1763852445506)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int write_mem -1 0 8(_ent(_in))))
		(_port(_int read_mem -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1((_dto i 7 i 0)))))
		(_port(_int addr 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int data_in 1 0 10(_ent(_in))))
		(_port(_int data_out 1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_type(_int vector_array 0 17(_array 2((_to i 0 i 255)))))
		(_sig(_int ram_array 3 0 18(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_trgt(6))(_sens(0)(1)(3)(4))(_dssslsensitivity 1)(_mon))))
			(line__33(_arch 1 0 33(_assignment(_trgt(5))(_sens(6)(2)(3))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (6)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . behavioral 2 -1)
)
V 000051 55 3522          1763873722703 structural
(_unit VHDL(control_unit 0 5(structural 0 16))
	(_version ve8)
	(_time 1763873722704 2025.11.22 23:55:22)
	(_source(\../src/control_unit.vhd\))
	(_parameters tan)
	(_code f3f4f1a3a6a4f2e4f4f5e1a9f4f5a0f6a5f4f6f5a6)
	(_ent
		(_time 1763851924604)
	)
	(_inst uNotOp2 0 21(_ent . notgate)
		(_port
			((a)(op(2)))
			((r)(notOp2))
		)
	)
	(_inst uNotOp1 0 22(_ent . notgate)
		(_port
			((a)(op(1)))
			((r)(notOp1))
		)
	)
	(_inst uNotOp0 0 23(_ent . notgate)
		(_port
			((a)(op(0)))
			((r)(notOp0))
		)
	)
	(_inst uAdd 0 28(_ent . and3gate)
		(_port
			((a)(notOp2))
			((b)(notOp1))
			((c)(notOp0))
			((r)(add))
		)
	)
	(_inst uMult 0 29(_ent . and3gate)
		(_port
			((a)(notOp2))
			((b)(notOp1))
			((c)(op(0)))
			((r)(mult))
		)
	)
	(_inst uPa 0 30(_ent . and3gate)
		(_port
			((a)(notOp2))
			((b)(op(1)))
			((c)(notOp0))
			((r)(pa))
		)
	)
	(_inst uPb 0 31(_ent . and3gate)
		(_port
			((a)(notOp2))
			((b)(op(1)))
			((c)(op(0)))
			((r)(pb))
		)
	)
	(_inst uSub 0 32(_ent . and3gate)
		(_port
			((a)(op(2)))
			((b)(notOp1))
			((c)(notOp0))
			((r)(sub))
		)
	)
	(_inst uLdi 0 33(_ent . and3gate)
		(_port
			((a)(op(2)))
			((b)(notOp1))
			((c)(op(0)))
			((r)(ldi))
		)
	)
	(_inst uSh 0 34(_ent . and3gate)
		(_port
			((a)(op(2)))
			((b)(op(1)))
			((c)(notOp0))
			((r)(sh))
		)
	)
	(_inst uLh 0 35(_ent . and3gate)
		(_port
			((a)(op(2)))
			((b)(op(1)))
			((c)(op(0)))
			((r)(lh))
		)
	)
	(_inst uRegWrite 0 49(_ent . notgate)
		(_port
			((a)(sh))
			((r)(RegWrite))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int op 0 0 7(_ent(_in))))
		(_port(_int ImmToReg -1 0 8(_ent(_out))))
		(_port(_int ReadSrc -1 0 8(_ent(_out))))
		(_port(_int RegWrite -1 0 8(_ent(_out))))
		(_port(_int MemRead -1 0 8(_ent(_out))))
		(_port(_int MemtoReg -1 0 8(_ent(_out))))
		(_port(_int MemWrite -1 0 8(_ent(_out))))
		(_port(_int ALUOp 0 0 9(_ent(_out))))
		(_sig(_int add -1 0 17(_arch(_uni))))
		(_sig(_int mult -1 0 17(_arch(_uni))))
		(_sig(_int pa -1 0 17(_arch(_uni))))
		(_sig(_int pb -1 0 17(_arch(_uni))))
		(_sig(_int sub -1 0 17(_arch(_uni))))
		(_sig(_int ldi -1 0 17(_arch(_uni))))
		(_sig(_int sh -1 0 17(_arch(_uni))))
		(_sig(_int lh -1 0 17(_arch(_uni))))
		(_sig(_int notOp2 -1 0 18(_arch(_uni))))
		(_sig(_int notOp1 -1 0 18(_arch(_uni))))
		(_sig(_int notOp0 -1 0 18(_arch(_uni))))
		(_prcs
			(line__38(_arch 0 0 38(_assignment(_alias((ALUOp(2))(op(2))))(_trgt(7(2)))(_sens(0(2))))))
			(line__39(_arch 1 0 39(_assignment(_alias((ALUOp(1))(op(1))))(_trgt(7(1)))(_sens(0(1))))))
			(line__40(_arch 2 0 40(_assignment(_alias((ALUOp(0))(op(0))))(_trgt(7(0)))(_sens(0(0))))))
			(line__41(_arch 3 0 41(_assignment(_alias((ImmToReg)(ldi)))(_simpleassign BUF)(_trgt(1))(_sens(13)))))
			(line__42(_arch 4 0 42(_assignment(_alias((ReadSrc)(sh)))(_simpleassign BUF)(_trgt(2))(_sens(14)))))
			(line__50(_arch 5 0 50(_assignment(_alias((MemRead)(lh)))(_simpleassign BUF)(_trgt(4))(_sens(15)))))
			(line__51(_arch 6 0 51(_assignment(_alias((MemToReg)(lh)))(_simpleassign BUF)(_trgt(5))(_sens(15)))))
			(line__52(_arch 7 0 52(_assignment(_alias((MemWrite)(sh)))(_simpleassign BUF)(_trgt(6))(_sens(14)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(2))(0(1))(0(0))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 8 -1)
)
V 000051 55 1507          1763873722757 behavioral
(_unit VHDL(register_file 0 6(behavioral 0 23))
	(_version ve8)
	(_time 1763873722758 2025.11.22 23:55:22)
	(_source(\../src/register_file.vhd\))
	(_parameters tan)
	(_code 31373134356662273a64226a643734363334673737)
	(_ent
		(_time 1763873064386)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int reg_write -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 13(_array -1((_dto i 3 i 0)))))
		(_port(_int read_addr1 0 0 13(_ent(_in))))
		(_port(_int read_addr2 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 15(_array -1((_dto i 15 i 0)))))
		(_port(_int read_data1 1 0 15(_ent(_out))))
		(_port(_int read_data2 1 0 16(_ent(_out))))
		(_port(_int write_addr 0 0 18(_ent(_in))))
		(_port(_int write_data 1 0 19(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 25(_array -1((_dto i 15 i 0)))))
		(_type(_int vector_array 0 25(_array 2((_to i 0 i 7)))))
		(_sig(_int reg_array 3 0 26(_arch(_uni))))
		(_prcs
			(line__28(_arch 0 0 28(_prcs(_trgt(8))(_sens(0)(1)(6(d_2_0))(7))(_dssslsensitivity 1)(_mon))))
			(line__38(_arch 1 0 38(_prcs(_simple)(_trgt(4)(5))(_sens(2)(3))(_mon)(_read(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavioral 2 -1)
)
V 000051 55 1537          1763873722821 behavioral
(_unit VHDL(instr_mem 0 5(behavioral 0 13))
	(_version ve8)
	(_time 1763873722822 2025.11.22 23:55:22)
	(_source(\../src/instr_mem.vhd\))
	(_parameters tan)
	(_code 70777b712526276776706229777624767576247679)
	(_ent
		(_time 1763852445717)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 7(_array -1((_dto i 9 i 0)))))
		(_port(_int addr 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int instruction 1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 15(_array -1((_dto i 15 i 0)))))
		(_type(_int vector_array 0 15(_array 2((_to i 0 i 255)))))
		(_cnst(_int program 3 0 16(_arch(((_string \"0101000000001010"\))((_string \"0101000100000101"\))((_string \"0101001000000000"\))((_string \"0101001100000000"\))((_string \"0101010000000000"\))((_string \"0101010100000000"\))((_string \"0101011000000000"\))((_string \"0101011100000000"\))((_string \"0000001000000001"\))((_string \"0001001100000001"\))((_string \"0100010000000001"\))((_string \"0110001100001011"\))((_string \"0110010000001010"\))((_string \"0111011000001010"\))((_string \"0111011100001011"\))(_others(_others(i 2)))))))
		(_prcs
			(line__36(_arch 0 0 36(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(514)
	)
	(_model . behavioral 1 -1)
)
V 000051 55 2328          1763873722889 structural
(_unit VHDL(instr_decoder 0 5(structural 0 20))
	(_version ve8)
	(_time 1763873722890 2025.11.22 23:55:22)
	(_source(\../src/instr_decoder.vhd\))
	(_parameters tan)
	(_code aea9a5f9aef8f9b9a8afbcf7a9a8aaa8aba8ada8f8)
	(_ent
		(_time 1763851924650)
	)
	(_inst control 0 27(_ent . control_unit)
		(_port
			((op)(opcode))
			((ImmToReg)(ImmToReg))
			((ReadSrc)(ReadSrc))
			((RegWrite)(RegWrite))
			((MemRead)(MemRead))
			((MemtoReg)(MemToReg))
			((MemWrite)(MemWrite))
			((ALUOp)(ALUOp))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1((_dto i 15 i 0)))))
		(_port(_int instr 0 0 7(_ent(_in))))
		(_port(_int ImmToReg -1 0 8(_ent(_out))))
		(_port(_int ReadSrc -1 0 8(_ent(_out))))
		(_port(_int RegWrite -1 0 8(_ent(_out))))
		(_port(_int MemRead -1 0 8(_ent(_out))))
		(_port(_int MemToReg -1 0 8(_ent(_out))))
		(_port(_int MemWrite -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 9(_array -1((_dto i 2 i 0)))))
		(_port(_int ALUOp 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1((_dto i 3 i 0)))))
		(_port(_int regC 2 0 10(_ent(_out))))
		(_port(_int regA 2 0 10(_ent(_out))))
		(_port(_int regB 2 0 10(_ent(_out))))
		(_port(_int regD 2 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11(_array -1((_dto i 7 i 0)))))
		(_port(_int immed 3 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 21(_array -1((_dto i 2 i 0)))))
		(_sig(_int opcode 4 0 21(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_alias((opcode)(instr(d_14_12))))(_trgt(13))(_sens(0(d_14_12))))))
			(line__39(_arch 1 0 39(_assignment(_alias((regC)(instr(d_11_8))))(_trgt(8))(_sens(0(d_11_8))))))
			(line__40(_arch 2 0 40(_assignment(_alias((regD)(instr(d_11_8))))(_trgt(11))(_sens(0(d_11_8))))))
			(line__41(_arch 3 0 41(_assignment(_alias((regA)(instr(d_7_4))))(_trgt(9))(_sens(0(d_7_4))))))
			(line__42(_arch 4 0 42(_assignment(_alias((regB)(instr(d_3_0))))(_trgt(10))(_sens(0(d_3_0))))))
			(line__43(_arch 5 0 43(_assignment(_alias((immed)(instr(d_7_0))))(_trgt(12))(_sens(0(d_7_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 6 -1)
)
V 000051 55 3916          1763873722921 structural
(_unit VHDL(cpu 0 5(structural 0 11))
	(_version ve8)
	(_time 1763873722922 2025.11.22 23:55:22)
	(_source(\../src/cpu.vhd\))
	(_parameters tan)
	(_code cdcacc99999b9cdbc99cdd9699cbcecacdcac8cbce)
	(_ent
		(_time 1763855081576)
	)
	(_inst counter 0 41(_ent . pc)
		(_port
			((clk)(clk))
			((pc_out)(current_pc))
		)
	)
	(_inst instructions 0 47(_ent . instr_mem)
		(_port
			((addr)(current_pc))
			((instruction)(current_instr))
		)
	)
	(_inst decode 0 53(_ent . instr_decoder)
		(_port
			((instr)(current_instr))
			((ImmToReg)(ImmToReg))
			((ReadSrc)(ReadSrc))
			((RegWrite)(RegWrite))
			((MemRead)(MemRead))
			((MemToReg)(MemToReg))
			((MemWrite)(MemWrite))
			((ALUOp)(ALUOp))
			((regC)(regC))
			((regA)(regA))
			((regB)(regB))
			((regD)(regD))
			((immed)(immediate))
		)
	)
	(_inst read2_mux 0 70(_ent . multiplexer4_2)
		(_port
			((S)(ReadSrc))
			((in0)(regB))
			((in1)(regC))
			((R)(reg_addr2))
		)
	)
	(_inst registers 0 78(_ent . register_file)
		(_port
			((clk)(clk))
			((reg_write)(RegWrite))
			((read_addr1)(regA))
			((read_addr2)(reg_addr2))
			((read_data1)(reg_read1))
			((read_data2)(reg_read2))
			((write_addr)(regC))
			((write_data)(reg_write_data))
		)
	)
	(_inst loadImmMux 0 92(_ent . multiplexer16_2)
		(_port
			((S)(ImmToReg))
			((in0)(memRegRes))
			((in1)(signExt_imm))
			((R)(reg_write_data))
		)
	)
	(_inst execute 0 100(_ent . alu)
		(_port
			((A)(reg_read1))
			((B)(reg_read2))
			((S2)(ALUOp(2)))
			((S1)(ALUOp(1)))
			((S0)(ALUOp(0)))
			((status)(aluStatus))
			((Result)(aluRes))
		)
	)
	(_inst datamem 0 111(_ent . ram256)
		(_port
			((clk)(clk))
			((write_mem)(MemWrite))
			((read_mem)(MemRead))
			((addr)(immediate))
			((data_in)(reg_read2))
			((data_out)(memory_out))
		)
	)
	(_inst regMux 0 121(_ent . multiplexer16_2)
		(_port
			((S)(MemToReg))
			((in0)(aluRes))
			((in1)(memory_out))
			((R)(memRegRes))
		)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 13(_array -1((_dto i 9 i 0)))))
		(_sig(_int current_pc 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 16(_array -1((_dto i 15 i 0)))))
		(_sig(_int current_instr 1 0 16(_arch(_uni))))
		(_sig(_int ImmToReg -1 0 19(_arch(_uni))))
		(_sig(_int ReadSrc -1 0 19(_arch(_uni))))
		(_sig(_int RegWrite -1 0 19(_arch(_uni))))
		(_sig(_int MemRead -1 0 19(_arch(_uni))))
		(_sig(_int MemToReg -1 0 19(_arch(_uni))))
		(_sig(_int MemWrite -1 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20(_array -1((_dto i 2 i 0)))))
		(_sig(_int ALUOp 2 0 20(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1((_dto i 3 i 0)))))
		(_sig(_int regC 3 0 21(_arch(_uni))))
		(_sig(_int regA 3 0 21(_arch(_uni))))
		(_sig(_int regB 3 0 21(_arch(_uni))))
		(_sig(_int regD 3 0 21(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 22(_array -1((_dto i 7 i 0)))))
		(_sig(_int immediate 4 0 22(_arch(_uni))))
		(_sig(_int reg_addr2 3 0 25(_arch(_uni))))
		(_sig(_int reg_write_data 1 0 26(_arch(_uni))))
		(_sig(_int reg_read1 1 0 26(_arch(_uni))))
		(_sig(_int reg_read2 1 0 26(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 27(_array -1((_dto i 15 i 0)))))
		(_sig(_int signExt_imm 5 0 27(_arch(_uni))))
		(_sig(_int aluStatus 2 0 30(_arch(_uni))))
		(_sig(_int aluRes 5 0 31(_arch(_uni))))
		(_sig(_int memory_out 1 0 34(_arch(_uni))))
		(_sig(_int memRegRes 1 0 37(_arch(_uni))))
		(_prcs
			(line__89(_arch 0 0 89(_assignment(_trgt(19))(_sens(14)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . structural 1 -1)
)
V 000056 55 628           1763873722956 TB_ARCHITECTURE
(_unit VHDL(cpu_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1763873722957 2025.11.22 23:55:22)
	(_source(\../src/TestBench/cpu_TB.vhd\))
	(_parameters tan)
	(_code edeaecbfb9bbbcf8b9eaf9b7beebeeeaedeae8e8bb)
	(_ent
		(_time 1763853601919)
	)
	(_comp
		(cpu
			(_object
				(_port(_int clk -1 0 14(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 26(_comp cpu)
		(_port
			((clk)(clk))
		)
		(_use(_ent . cpu)
		)
	)
	(_object
		(_sig(_int clk -1 0 18(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
V 000036 55 382 0 testbench_for_cpu
(_configuration VHDL (testbench_for_cpu 0 35 (cpu_tb))
	(_version ve8)
	(_time 1763873722960 2025.11.22 23:55:22)
	(_source(\../src/testbench/cpu_tb.vhd\))
	(_parameters tan)
	(_code edebebbebcbbbafae9ecffb7b9ebb8ebeeebe5e8bb)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . cpu structural
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
