# Day 30 â€“ Mod-5 and Mod-10 Ripple Counters

ğŸ“… 50-Day Verilog HDL Challenge  
ğŸ“ Folder: Day-30_Mod-N_Ripple_Counters  
ğŸ› ï¸ Tool: Xilinx Vivado  
âœï¸ Modeling Style: Behavioral (Asynchronous)

---

## âœ… Description

This day includes two asynchronous Mod-N counters:

### ğŸ”¹ Mod-5 Ripple Counter
- 3-bit counter
- Counts: 000 â†’ 001 â†’ 010 â†’ 011 â†’ 100 â†’ 000 ...

### ğŸ”¸ Mod-10 Ripple Counter (Decade Counter)
- 4-bit counter
- Counts: 0000 â†’ 0001 â†’ ... â†’ 1001 â†’ 0000

Each counter resets when it reaches its maximum modulus value.

---

## ğŸ§ª Simulation

A testbench drives a 10ns clock and applies reset. Both counters are observed together.  
**Simulation waveform** shows each wrapping correctly.

---

## ğŸ“‚ Files Included

> ğŸ”— [GitHub Repo](https://github.com/dedeep-vlsi-fe-engg/verilog-50day-challenge.git)
