#! /usr/local/bin/vvp
:ivl_version "11.0 (devel)" "(s20150603-595-ge745304c)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "vhdl_textio";
:vpi_module "v2005_math";
:vpi_module "va_math";
:vpi_module "v2009";
S_0x7fc604c03e10 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x7fc604c0e840 .scope module, "Enable_tb" "Enable_tb" 3 3;
 .timescale 0 0;
P_0x7fc604c0e9b0 .param/l "addrBits" 1 3 11, +C4<00000000000000000000000000001000>;
P_0x7fc604c0e9f0 .param/l "dataBits" 1 3 12, +C4<00000000000000000000000000010000>;
P_0x7fc604c0ea30 .param/str "romFile" 0 3 9, "zeroes.hex";
v0x7fc604c30fc0_0 .net "address", 7 0, v0x7fc604c04220_0;  1 drivers
v0x7fc604c310b0_0 .var "channel", 7 0;
v0x7fc604c31140_0 .var "clk", 0 0;
v0x7fc604c31210_0 .net "dataIn", 15 0, v0x7fc604c2f740_0;  1 drivers
v0x7fc604c312e0_0 .net "dataOut", 15 0, L_0x7fc604c31780;  1 drivers
v0x7fc604c313f0_0 .net "finished", 0 0, v0x7fc604c2f8a0_0;  1 drivers
v0x7fc604c31480_0 .net "readWriteMode", 0 0, v0x7fc604c2fa90_0;  1 drivers
v0x7fc604c31550_0 .var "reset", 0 0;
v0x7fc604c315e0_0 .net "rxCanReceive", 0 0, v0x7fc604c2fc30_0;  1 drivers
v0x7fc604c316f0_0 .var "rxPid", 7 0;
S_0x7fc604c06810 .scope module, "e0" "Enable" 3 34, 4 4 0, S_0x7fc604c0e840;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "finished";
    .port_info 3 /OUTPUT 8 "address";
    .port_info 4 /OUTPUT 1 "readWriteMode";
    .port_info 5 /INPUT 16 "dataOut";
    .port_info 6 /OUTPUT 16 "dataIn";
    .port_info 7 /INPUT 8 "channel";
    .port_info 8 /INPUT 8 "rxPid";
    .port_info 9 /OUTPUT 1 "rxCanReceive";
P_0x7fc604c201b0 .param/l "STATE_HANDLE_TX_PROC" 1 4 26, C4<010>;
P_0x7fc604c201f0 .param/l "STATE_INIT" 1 4 24, C4<000>;
P_0x7fc604c20230 .param/l "STATE_READ_TX_PROC" 1 4 25, C4<001>;
P_0x7fc604c20270 .param/l "STATE_WRITE_RX_PROC_0" 1 4 27, C4<011>;
P_0x7fc604c202b0 .param/l "STATE_WRITE_RX_PROC_1" 1 4 28, C4<100>;
P_0x7fc604c202f0 .param/l "addrBits" 0 4 4, +C4<00000000000000000000000000001000>;
P_0x7fc604c20330 .param/l "dataBits" 0 4 4, +C4<00000000000000000000000000010000>;
v0x7fc604c04220_0 .var "address", 7 0;
v0x7fc604c2f610_0 .net "channel", 7 0, v0x7fc604c310b0_0;  1 drivers
v0x7fc604c2f6b0_0 .net "clk", 0 0, v0x7fc604c31140_0;  1 drivers
v0x7fc604c2f740_0 .var "dataIn", 15 0;
v0x7fc604c2f7d0_0 .net "dataOut", 15 0, L_0x7fc604c31780;  alias, 1 drivers
v0x7fc604c2f8a0_0 .var "finished", 0 0;
v0x7fc604c2f930_0 .var "rState", 2 0;
v0x7fc604c2f9e0_0 .var "rTx", 7 0;
v0x7fc604c2fa90_0 .var "readWriteMode", 0 0;
v0x7fc604c2fba0_0 .net "reset", 0 0, v0x7fc604c31550_0;  1 drivers
v0x7fc604c2fc30_0 .var "rxCanReceive", 0 0;
v0x7fc604c2fcd0_0 .net "rxPid", 7 0, v0x7fc604c316f0_0;  1 drivers
v0x7fc604c2fd80_0 .var "wFinished", 0 0;
v0x7fc604c2fe20_0 .var "wNextState", 2 0;
v0x7fc604c2fed0_0 .var "wRxCanReceive", 0 0;
v0x7fc604c2ff70_0 .var "wTx", 7 0;
v0x7fc604c30020_0 .var "wUpdateTx", 0 0;
E_0x7fc604c08ae0/0 .event edge, v0x7fc604c2f930_0, v0x7fc604c2fc30_0, v0x7fc604c2f610_0, v0x7fc604c2f7d0_0;
E_0x7fc604c08ae0/1 .event edge, v0x7fc604c2f9e0_0, v0x7fc604c2fcd0_0;
E_0x7fc604c08ae0 .event/or E_0x7fc604c08ae0/0, E_0x7fc604c08ae0/1;
E_0x7fc604c06b50 .event posedge, v0x7fc604c2f6b0_0;
S_0x7fc604c30270 .scope task, "enableWithNoSender" "enableWithNoSender" 3 47, 3 47 0, S_0x7fc604c0e840;
 .timescale 0 0;
E_0x7fc604c2fb30 .event posedge, v0x7fc604c2f8a0_0;
TD_Enable_tb.enableWithNoSender ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fc604c31550_0, 0;
    %wait E_0x7fc604c2fb30;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fc604c31550_0, 0;
    %load/vec4 v0x7fc604c315e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %vpi_call/w 3 53 "$error", "Should not be able to receive" {0 0 0};
T_0.0 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fc604c30e30, 4;
    %load/vec4 v0x7fc604c316f0_0;
    %pad/u 16;
    %cmp/ne;
    %jmp/0xz  T_0.2, 4;
    %vpi_call/w 3 54 "$error", "Should have written rx pid to memory" {0 0 0};
T_0.2 ;
    %end;
S_0x7fc604c303e0 .scope task, "enableWithSender" "enableWithSender" 3 59, 3 59 0, S_0x7fc604c0e840;
 .timescale 0 0;
TD_Enable_tb.enableWithSender ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fc604c31550_0, 0;
    %pushi/vec4 3, 0, 16;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fc604c30e30, 0, 4;
    %wait E_0x7fc604c2fb30;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fc604c31550_0, 0;
    %load/vec4 v0x7fc604c315e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %vpi_call/w 3 66 "$error", "Should be able to receive" {0 0 0};
T_1.4 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fc604c30e30, 4;
    %pad/u 32;
    %cmpi/ne 3, 0, 32;
    %jmp/0xz  T_1.6, 4;
    %vpi_call/w 3 67 "$error", "Should have retained sender in memory" {0 0 0};
T_1.6 ;
    %end;
S_0x7fc604c305a0 .scope module, "memory" "IceRam" 3 19, 5 6 0, S_0x7fc604c0e840;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "address";
    .port_info 2 /INPUT 1 "readWriteMode";
    .port_info 3 /INPUT 16 "dataIn";
    .port_info 4 /OUTPUT 16 "dataOut";
P_0x7fc604c30760 .param/l "addrBits" 0 5 6, +C4<00000000000000000000000000001000>;
P_0x7fc604c307a0 .param/l "dataBits" 0 5 6, +C4<00000000000000000000000000010000>;
P_0x7fc604c307e0 .param/l "ramSize" 1 5 16, +C4<00000000000000000000000100000000>;
P_0x7fc604c30820 .param/str "romFile" 0 5 14, "zeroes.hex";
L_0x7fc604c31780 .functor BUFZ 16, v0x7fc604c30d60_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x7fc604c30a70_0 .net "address", 7 0, v0x7fc604c04220_0;  alias, 1 drivers
v0x7fc604c30b30_0 .net "clk", 0 0, v0x7fc604c31140_0;  alias, 1 drivers
v0x7fc604c30be0_0 .net "dataIn", 15 0, v0x7fc604c2f740_0;  alias, 1 drivers
v0x7fc604c30cb0_0 .net "dataOut", 15 0, L_0x7fc604c31780;  alias, 1 drivers
v0x7fc604c30d60_0 .var "rDataOut", 15 0;
v0x7fc604c30e30 .array "ram", 255 0, 15 0;
v0x7fc604c30ec0_0 .net "readWriteMode", 0 0, v0x7fc604c2fa90_0;  alias, 1 drivers
    .scope S_0x7fc604c305a0;
T_2 ;
    %wait E_0x7fc604c06b50;
    %load/vec4 v0x7fc604c30ec0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_2.0, 4;
    %load/vec4 v0x7fc604c30be0_0;
    %load/vec4 v0x7fc604c30a70_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fc604c30e30, 0, 4;
T_2.0 ;
    %load/vec4 v0x7fc604c30a70_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x7fc604c30e30, 4;
    %assign/vec4 v0x7fc604c30d60_0, 0;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7fc604c305a0;
T_3 ;
    %vpi_call/w 5 30 "$readmemh", P_0x7fc604c30820, v0x7fc604c30e30 {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x7fc604c06810;
T_4 ;
    %wait E_0x7fc604c06b50;
    %load/vec4 v0x7fc604c2fba0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7fc604c2f930_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fc604c2f8a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fc604c2fc30_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x7fc604c2fe20_0;
    %assign/vec4 v0x7fc604c2f930_0, 0;
    %load/vec4 v0x7fc604c2fd80_0;
    %assign/vec4 v0x7fc604c2f8a0_0, 0;
    %load/vec4 v0x7fc604c2fed0_0;
    %assign/vec4 v0x7fc604c2fc30_0, 0;
    %load/vec4 v0x7fc604c30020_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x7fc604c2ff70_0;
    %assign/vec4 v0x7fc604c2f9e0_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x7fc604c06810;
T_5 ;
    %wait E_0x7fc604c08ae0;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v0x7fc604c04220_0, 0, 8;
    %pushi/vec4 65535, 65535, 16;
    %store/vec4 v0x7fc604c2f740_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc604c2fa90_0, 0, 1;
    %load/vec4 v0x7fc604c2f930_0;
    %store/vec4 v0x7fc604c2fe20_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc604c2fd80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc604c30020_0, 0, 1;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v0x7fc604c2ff70_0, 0, 8;
    %load/vec4 v0x7fc604c2fc30_0;
    %store/vec4 v0x7fc604c2fed0_0, 0, 1;
    %load/vec4 v0x7fc604c2f930_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %jmp T_5.6;
T_5.0 ;
    %load/vec4 v0x7fc604c2f610_0;
    %store/vec4 v0x7fc604c04220_0, 0, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x7fc604c2fe20_0, 0, 3;
    %jmp T_5.6;
T_5.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc604c30020_0, 0, 1;
    %load/vec4 v0x7fc604c2f7d0_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x7fc604c2ff70_0, 0, 8;
    %load/vec4 v0x7fc604c2f610_0;
    %store/vec4 v0x7fc604c04220_0, 0, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x7fc604c2fe20_0, 0, 3;
    %jmp T_5.6;
T_5.2 ;
    %load/vec4 v0x7fc604c2f9e0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_5.7, 4;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x7fc604c2fe20_0, 0, 3;
    %jmp T_5.8;
T_5.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc604c2fd80_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fc604c2fe20_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc604c2fed0_0, 0, 1;
T_5.8 ;
    %jmp T_5.6;
T_5.3 ;
    %load/vec4 v0x7fc604c2f610_0;
    %store/vec4 v0x7fc604c04220_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %load/vec4 v0x7fc604c2fcd0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fc604c2f740_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc604c2fa90_0, 0, 1;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x7fc604c2fe20_0, 0, 3;
    %jmp T_5.6;
T_5.4 ;
    %load/vec4 v0x7fc604c2f610_0;
    %store/vec4 v0x7fc604c04220_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %load/vec4 v0x7fc604c2fcd0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fc604c2f740_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc604c2fa90_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fc604c2fe20_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc604c2fd80_0, 0, 1;
    %jmp T_5.6;
T_5.6 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x7fc604c0e840;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc604c31550_0, 0, 1;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v0x7fc604c310b0_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x7fc604c316f0_0, 0, 8;
    %end;
    .thread T_6, $init;
    .scope S_0x7fc604c0e840;
T_7 ;
    %delay 1, 0;
    %load/vec4 v0x7fc604c31140_0;
    %pushi/vec4 1, 0, 1;
    %cmp/ne;
    %flag_get/vec4 6;
    %store/vec4 v0x7fc604c31140_0, 0, 1;
    %jmp T_7;
    .thread T_7;
    .scope S_0x7fc604c0e840;
T_8 ;
    %vpi_call/w 3 73 "$dumpfile", "Enable_tb.vcd" {0 0 0};
    %vpi_call/w 3 74 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7fc604c0e840 {0 0 0};
    %delay 2, 0;
    %fork TD_Enable_tb.enableWithNoSender, S_0x7fc604c30270;
    %join;
    %delay 2, 0;
    %fork TD_Enable_tb.enableWithSender, S_0x7fc604c303e0;
    %join;
    %delay 2, 0;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "-";
    "Enable_tb.v";
    "Enable.v";
    "IceRam.v";
