#include "include.h" 

//Fram Rate£z
#define		SSD_HACT	720
#define		SSD_VACT	1440
#define		SSD_HSA		20  
#define		SSD_HBP		40
#define		SSD_HFP		71
#define		SSD_VSA		1
#define		SSD_VBP		8
#define		SSD_VFP		20

FPGAPORCH_TypeDef FPGA_porchPara = 
{ 
	SSD_HACT, 						//FPGA_HAC
	SSD_VACT, 						//FPGA_VAC
	SSD_HSA, 							//FPGA_HSA
	SSD_HBP, 							//FPGA_HBP
	SSD_HFP,  						//FPGA_HFP
	SSD_VSA, 							//FPGA_VSA
	(SSD_VBP - SSD_VSA), 	//FPGA_VBP
	SSD_VFP	  						//FPGA_VFP
};

unsigned short SSDInitCode[]= 
{
	0X1B7,	0X250,	0X205,
	0X1BA,	0X266,	0X2C3,		// 24MHz * 102 / 3 = 816Mbps	 135*24/4=810
//	0X1BA,	0X26E,	0X2C3,		// 24MHz * 113 / 3 = 904Mbps	 135*24/4=810
	0X1BB,	0X20F,	0X200,		//	800 / 2 / 8 / 8 = 6.25MHz
	0X1B9,	0X201,	0X200,		//PLL Control Register
	0X317,

	0X1B1,	(0X200 | SSD_HSA),	(0X200 | SSD_VSA),		//VSA,HSA
	0X1B2,	(0X200 | SSD_HBP),	(0X200 | SSD_VBP),		//VBP,HBP	
	0X1B3,	(0X200 | SSD_HFP),	(0X200 | SSD_VFP),		//VFP,HFP
	0X1B4,	(0X200 |(SSD_HACT & 0X00FF)),	(0X200 |((SSD_HACT >> 8) & 0X00FF)),		//HACT,	
	0X1B5,	(0X200 |(SSD_VACT & 0X00FF)),	(0X200 |((SSD_VACT >> 8) & 0X00FF)),		//VACT,	

	0X1B6,	0X207,	0X200,		//Non burst mode with sync events
//	0X1B6,	0X20b,	0X200,		//Burst mode

	0X1C9,	0X207,	0X22C,
	0X1CA,	0X20A,	0X228,
	0X1CB,	0X210,	0X205,
	0X1CC,	0X20F,	0X20F,

	0X1DE,	0X203,	0X200,		//Lane Configuration Register
	0X1D6,	0X205,	0X200,

	0X1B8,	0X200,	0X200,
	0X1BD,	0X200,	0X200,

	0XF00
};

unsigned short ET1_InitCode[]= 
{
	0X1B7,	0X210,	0X201,
	0X1BC,	0X202,	0X200,	
	
//	0X1BF,	0X2FF,	0X220,	//CMD2 PAGE0
//	0X1BF,	0X2FB,	0X201,
//	0X1BF,	0X211,	0X273,	//VCOM
//	0X1BF,	0X209,	0X29D,	//GVDDP
//	0X1BF,	0X20A,	0X29D,	//GVDDN
//	0X1BF,	0X20B,	0X29D,	//GVDDP
//	0X1BF,	0X20C,	0X29D,	//GVDDN
//	0X1BF,	0X20D,	0X200,	//GVDDP/GVDDN
	
	0X1BF,	0X2FF,	0X210,	//CMD1

	0XF00		
 };

unsigned short ET2_InitCode[]= 
{
	0X1B7,	0X210,	0X201,
	0X1BC,	0X202,	0X200,	
	
//	0X1BF,	0X2FF,	0X220,	//CMD2 PAGE0
//	0X1BF,	0X2FB,	0X201,
//	0X1BF,	0X211,	0X273,	//VCOM
//	0X1BF,	0X209,	0X29D,	//GVDDP
//	0X1BF,	0X20A,	0X29D,	//GVDDN
//	0X1BF,	0X20B,	0X29D,	//GVDDP
//	0X1BF,	0X20C,	0X29D,	//GVDDN
//	0X1BF,	0X20D,	0X200,	//GVDDP/GVDDN
	
	0X1BF,	0X2FF,	0X210,	//CMD1

	0XF00		
};

unsigned short RA_InitCode[]=
{
	0X1B7,	0X210,	0X201,
	0X1BC,	0X202,	0X200,	
	
//	0X1BF,	0X2FF,	0X220,	//CMD2 PAGE0
//	0X1BF,	0X2FB,	0X201,
//	0X1BF,	0X211,	0X273,	//VCOM
//	0X1BF,	0X209,	0X29D,	//GVDDP
//	0X1BF,	0X20A,	0X29D,	//GVDDN
//	0X1BF,	0X20B,	0X29D,	//GVDDP
//	0X1BF,	0X20C,	0X29D,	//GVDDN
//	0X1BF,	0X20D,	0X200,	//GVDDP/GVDDN
	
	0X1BF,	0X2FF,	0X210,	//CMD1

	0XF00		
};
