This repository contains files used to develop a SystemVerilog testbench to verify the design and functionality of an accumulator. The files created encompass the components of a testbench. 
