=====
SETUP
-55.580
56.921
1.340
core/m_iram_mod/g_bank[2].ram_data_g_bank[2].ram_data_0_0_s
2.731
6.191
core/m_iram_mod/n2207_s0
9.106
10.138
core/w_instr_raw_45_s15
10.633
11.732
core/w_instr_raw_13_s16
14.494
15.296
core/w_instr_raw_13_s9
15.715
16.537
core/w_instr_raw_13_s6
16.543
17.642
core/m_regfile_ER_RS_s516
20.477
21.299
core/m_regfile_ER_RS_s443
21.299
21.448
core/m_regfile_ER_RS_s483
21.948
22.574
core/m_regfile_ER_init_s42
23.713
24.535
core/w_a_28_s1
27.028
27.654
core/w_a_13_s1
28.507
29.606
core/w_a_13_s2
30.751
31.573
core/alu/n45_s6
33.037
34.069
core/alu/n45_s3
34.885
35.917
core/alu/w_out_0_s7
36.732
37.554
core/alu/w_out_8_s11
39.670
40.731
core/alu/w_out_8_s7
41.150
41.775
core/alu/w_out_8_s4
42.193
43.015
core/alu/w_out_8_s3
46.598
47.630
core/io_bus/vc/vram_sync/n41_s10
51.696
52.795
core/io_bus/vc/vram_sync/n41_s6
52.801
53.623
core/io_bus/vc/vram_sync/n41_s3
53.628
54.654
core/io_bus/vc/vram_sync/n41_s2
55.073
56.134
core/io_bus/vc/vram_sync/n41_s0
56.921
=====
SETUP
-53.157
54.141
0.984
core/m_iram_mod/g_bank[2].ram_data_g_bank[2].ram_data_0_0_s
2.731
6.191
core/m_iram_mod/n2207_s0
9.106
10.138
core/w_instr_raw_45_s15
10.633
11.732
core/w_instr_raw_13_s16
14.494
15.296
core/w_instr_raw_13_s9
15.715
16.537
core/w_instr_raw_13_s6
16.543
17.642
core/m_regfile_ER_RS_s517
20.477
21.299
core/m_regfile_ER_RS_s443
21.299
21.448
core/m_regfile_ER_RS_s483
21.948
22.574
core/m_regfile_ER_init_s42
23.713
24.535
core/w_a_28_s1
27.028
27.654
core/w_a_13_s1
28.507
29.606
core/w_a_13_s2
30.751
31.573
core/alu/n49_s6
33.545
34.171
core/alu/n51_s3
35.465
36.564
core/alu/w_out_17_s8
37.714
38.340
core/alu/w_out_25_s3
39.969
40.995
core/alu/w_out_25_s1
41.414
42.446
core/io_bus/if_vdata_in.valid_0_s6
43.741
44.773
core/io_bus/if_vdata_in.valid_0_s3
47.233
48.265
core/io_bus/if_vdata_in.valid_0_s11
49.729
50.354
core/io_bus/if_vdata_in.valid_0_s12
50.781
51.407
core/io_bus/vc/vram_sync/n41_s0
54.141
=====
SETUP
-31.189
32.173
0.984
core/m_iram_mod/g_bank[2].ram_data_g_bank[2].ram_data_0_0_s
2.731
6.191
core/m_iram_mod/n2210_s0
8.777
9.403
core/w_instr_raw_42_s12
11.372
12.404
core/w_instr_raw_10_s9
15.806
16.628
core/w_instr_raw_10_s5
16.633
17.732
core/w_instr_raw_10_s4
17.738
18.364
core/m_regfile_ER_RS_m_regfile_ER_RS_0_0_s14
22.033
22.314
core/m_regfile_ER_RS_s430
23.101
24.162
core/m_regfile_ER_RS_s509
24.580
25.402
core/m_regfile_ER_init_s46
25.893
26.715
core/io_bus/vc/vram_sync/w_draw_data_2_s5
32.173
=====
SETUP
-31.164
32.147
0.984
core/m_iram_mod/g_bank[2].ram_data_g_bank[2].ram_data_0_0_s
2.731
6.191
core/m_iram_mod/n2210_s0
8.777
9.403
core/w_instr_raw_42_s12
11.372
12.404
core/w_instr_raw_10_s9
15.806
16.628
core/w_instr_raw_10_s5
16.633
17.732
core/w_instr_raw_10_s4
17.738
18.364
core/m_regfile_ER_RS_m_regfile_ER_RS_0_0_s14
22.033
22.314
core/m_regfile_ER_RS_s430
23.101
24.162
core/m_regfile_ER_RS_s509
24.580
25.402
core/m_regfile_ER_init_s46
25.893
26.715
core/io_bus/vc/vram_sync/w_draw_data_0_s5
32.147
=====
SETUP
-31.151
32.134
0.984
core/m_iram_mod/g_bank[2].ram_data_g_bank[2].ram_data_0_0_s
2.731
6.191
core/m_iram_mod/n2210_s0
8.777
9.403
core/w_instr_raw_42_s12
11.372
12.404
core/w_instr_raw_10_s9
15.806
16.628
core/w_instr_raw_10_s5
16.633
17.732
core/w_instr_raw_10_s4
17.738
18.364
core/m_regfile_ER_RS_m_regfile_ER_RS_0_0_s14
22.033
22.314
core/m_regfile_ER_RS_s430
23.101
24.162
core/m_regfile_ER_RS_s509
24.580
25.402
core/m_regfile_ER_init_s46
25.893
26.715
core/io_bus/vc/vram_sync/w_draw_data_4_s5
32.134
=====
SETUP
-31.138
32.122
0.984
core/m_iram_mod/g_bank[2].ram_data_g_bank[2].ram_data_0_0_s
2.731
6.191
core/m_iram_mod/n2210_s0
8.777
9.403
core/w_instr_raw_42_s12
11.372
12.404
core/w_instr_raw_10_s9
15.806
16.628
core/w_instr_raw_10_s5
16.633
17.732
core/w_instr_raw_10_s4
17.738
18.364
core/m_regfile_ER_RS_m_regfile_ER_RS_0_0_s14
22.033
22.314
core/m_regfile_ER_RS_s430
23.101
24.162
core/m_regfile_ER_RS_s509
24.580
25.402
core/m_regfile_ER_init_s46
25.893
26.715
core/io_bus/vc/vram_sync/w_draw_data_3_s5
32.122
=====
SETUP
-31.003
31.987
0.984
core/m_iram_mod/g_bank[2].ram_data_g_bank[2].ram_data_0_0_s
2.731
6.191
core/m_iram_mod/n2210_s0
8.777
9.403
core/w_instr_raw_42_s12
11.372
12.404
core/w_instr_raw_10_s9
15.806
16.628
core/w_instr_raw_10_s5
16.633
17.732
core/w_instr_raw_10_s4
17.738
18.364
core/m_regfile_ER_RS_m_regfile_ER_RS_0_0_s14
22.033
22.314
core/m_regfile_ER_RS_s430
23.101
24.162
core/m_regfile_ER_RS_s509
24.580
25.402
core/m_regfile_ER_init_s46
25.893
26.715
core/io_bus/vc/vram_sync/w_draw_data_5_s5
31.987
=====
SETUP
-30.859
31.842
0.984
core/m_iram_mod/g_bank[2].ram_data_g_bank[2].ram_data_0_0_s
2.731
6.191
core/m_iram_mod/n2210_s0
8.777
9.403
core/w_instr_raw_42_s12
11.372
12.404
core/w_instr_raw_10_s9
15.806
16.628
core/w_instr_raw_10_s5
16.633
17.732
core/w_instr_raw_10_s4
17.738
18.364
core/m_regfile_ER_RS_m_regfile_ER_RS_0_0_s14
22.033
22.314
core/m_regfile_ER_RS_s430
23.101
24.162
core/m_regfile_ER_RS_s509
24.580
25.402
core/m_regfile_ER_init_s46
25.893
26.715
core/io_bus/vc/vram_sync/w_draw_data_7_s5
31.842
=====
SETUP
-30.859
31.842
0.984
core/m_iram_mod/g_bank[2].ram_data_g_bank[2].ram_data_0_0_s
2.731
6.191
core/m_iram_mod/n2210_s0
8.777
9.403
core/w_instr_raw_42_s12
11.372
12.404
core/w_instr_raw_10_s9
15.806
16.628
core/w_instr_raw_10_s5
16.633
17.732
core/w_instr_raw_10_s4
17.738
18.364
core/m_regfile_ER_RS_m_regfile_ER_RS_0_0_s14
22.033
22.314
core/m_regfile_ER_RS_s430
23.101
24.162
core/m_regfile_ER_RS_s509
24.580
25.402
core/m_regfile_ER_init_s46
25.893
26.715
core/io_bus/vc/vram_sync/w_draw_data_6_s5
31.842
=====
SETUP
-30.673
31.656
0.984
core/m_iram_mod/g_bank[2].ram_data_g_bank[2].ram_data_0_0_s
2.731
6.191
core/m_iram_mod/n2210_s0
8.777
9.403
core/w_instr_raw_42_s12
11.372
12.404
core/w_instr_raw_10_s9
15.806
16.628
core/w_instr_raw_10_s5
16.633
17.732
core/w_instr_raw_10_s4
17.738
18.364
core/m_regfile_ER_RS_m_regfile_ER_RS_0_0_s14
22.033
22.314
core/m_regfile_ER_RS_s430
23.101
24.162
core/m_regfile_ER_RS_s509
24.580
25.402
core/m_regfile_ER_init_s46
25.893
26.715
core/io_bus/vc/vram_sync/w_draw_data_1_s5
31.656
=====
SETUP
-25.478
26.818
1.340
core/m_iram_mod/g_bank[2].ram_data_g_bank[2].ram_data_0_0_s
2.731
6.191
core/m_iram_mod/n2209_s0
9.112
9.738
core/w_instr_raw_19_s5
11.218
12.317
core/w_instr_raw_11_s7
16.229
17.328
core/w_instr_raw_11_s5
17.334
17.959
core/w_instr_raw_11_s4
18.378
19.004
core/m_regfile_m_regfile_0_0_s2
21.903
22.184
core/m_regfile_DOL_1_G[0]_s6
22.971
23.997
core/io_bus/vc/vram_sync/w_draw_data_1_s5
26.818
=====
SETUP
-25.268
26.609
1.340
core/m_iram_mod/g_bank[2].ram_data_g_bank[2].ram_data_0_0_s
2.731
6.191
core/m_iram_mod/n2209_s0
9.112
9.738
core/w_instr_raw_19_s5
11.218
12.317
core/w_instr_raw_11_s7
16.229
17.328
core/w_instr_raw_11_s5
17.334
17.959
core/w_instr_raw_11_s4
18.378
19.004
core/m_regfile_m_regfile_1_0_s2
21.870
22.151
core/m_regfile_DOL_2_G[0]_s6
22.937
23.739
core/io_bus/vc/vram_sync/w_draw_data_2_s5
26.609
=====
SETUP
-25.210
26.551
1.340
core/m_iram_mod/g_bank[2].ram_data_g_bank[2].ram_data_0_0_s
2.731
6.191
core/m_iram_mod/n2209_s0
9.112
9.738
core/w_instr_raw_19_s5
11.218
12.317
core/w_instr_raw_11_s7
16.229
17.328
core/w_instr_raw_11_s5
17.334
17.959
core/w_instr_raw_11_s4
18.378
19.004
core/m_regfile_m_regfile_1_1_s2
21.997
22.277
core/m_regfile_DOL_5_G[0]_s6
22.696
23.757
core/io_bus/vc/vram_sync/w_draw_data_5_s5
26.551
=====
SETUP
-25.156
26.496
1.340
core/m_iram_mod/g_bank[2].ram_data_g_bank[2].ram_data_0_0_s
2.731
6.191
core/m_iram_mod/n2209_s0
9.112
9.738
core/w_instr_raw_19_s5
11.218
12.317
core/w_instr_raw_11_s7
16.229
17.328
core/w_instr_raw_11_s5
17.334
17.959
core/w_instr_raw_11_s4
18.378
19.004
core/m_regfile_m_regfile_1_1_s2
21.997
22.277
core/m_regfile_DOL_7_G[0]_s6
22.696
23.722
core/io_bus/vc/vram_sync/w_draw_data_7_s5
26.496
=====
SETUP
-25.126
26.466
1.340
core/m_iram_mod/g_bank[2].ram_data_g_bank[2].ram_data_0_0_s
2.731
6.191
core/m_iram_mod/n2209_s0
9.112
9.738
core/w_instr_raw_19_s5
11.218
12.317
core/w_instr_raw_11_s7
16.229
17.328
core/w_instr_raw_11_s5
17.334
17.959
core/w_instr_raw_11_s4
18.378
19.004
core/m_regfile_m_regfile_0_0_s2
21.903
22.184
core/m_regfile_DOL_3_G[0]_s6
22.971
23.596
core/io_bus/vc/vram_sync/w_draw_data_3_s5
26.466
=====
SETUP
-24.888
26.228
1.340
core/m_iram_mod/g_bank[2].ram_data_g_bank[2].ram_data_0_0_s
2.731
6.191
core/m_iram_mod/n2209_s0
9.112
9.738
core/w_instr_raw_19_s5
11.218
12.317
core/w_instr_raw_11_s7
16.229
17.328
core/w_instr_raw_11_s5
17.334
17.959
core/w_instr_raw_11_s4
18.378
19.004
core/m_regfile_m_regfile_0_1_s2
21.530
21.811
core/m_regfile_DOL_4_G[0]_s6
22.598
23.400
core/io_bus/vc/vram_sync/w_draw_data_4_s5
26.228
=====
SETUP
-24.753
26.094
1.340
core/m_iram_mod/g_bank[2].ram_data_g_bank[2].ram_data_0_0_s
2.731
6.191
core/m_iram_mod/n2209_s0
9.112
9.738
core/w_instr_raw_19_s5
11.218
12.317
core/w_instr_raw_11_s7
16.229
17.328
core/w_instr_raw_11_s5
17.334
17.959
core/w_instr_raw_11_s4
18.378
19.004
core/m_regfile_m_regfile_0_1_s2
21.530
21.789
core/m_regfile_DOL_6_G[0]_s6
22.610
23.636
core/io_bus/vc/vram_sync/w_draw_data_6_s5
26.094
=====
SETUP
-24.667
26.007
1.340
core/m_iram_mod/g_bank[2].ram_data_g_bank[2].ram_data_0_0_s
2.731
6.191
core/m_iram_mod/n2209_s0
9.112
9.738
core/w_instr_raw_19_s5
11.218
12.317
core/w_instr_raw_11_s7
16.229
17.328
core/w_instr_raw_11_s5
17.334
17.959
core/w_instr_raw_11_s4
18.378
19.004
core/m_regfile_m_regfile_1_0_s2
21.870
22.151
core/m_regfile_DOL_0_G[0]_s6
22.570
23.631
core/io_bus/vc/vram_sync/w_draw_data_0_s5
26.007
=====
SETUP
-9.959
95.980
86.021
core/m_iram_mod/g_bank[3].ram_data_g_bank[3].ram_data_0_0_s
2.731
6.191
core/m_iram_mod/n2883_s0
9.112
9.934
core/w_instr_raw_45_s8
11.398
12.024
core/w_instr_raw_21_s7
14.307
15.333
core/w_instr_raw_21_s4
15.752
16.784
core/w_instr_raw_21_s1
18.238
19.337
core/m_regfile_ER_RS_m_regfile_ER_RS_0_0_s0
22.132
22.413
core/m_regfile_ER_RS_s423
22.832
23.864
core/m_regfile_ER_RS_s505
24.354
25.380
core/m_regfile_ER_init_s40
25.799
26.831
core/w_b_0_s1
29.340
30.439
core/w_b_0_s2
30.450
31.076
core/alu/n30_s3
33.097
33.919
core/alu/w_out_21_s21
35.737
36.836
core/alu/w_out_21_s17
36.842
37.903
core/alu/w_out_21_s16
38.321
39.420
core/alu/w_out_21_s14
39.431
40.253
core/alu/w_out_21_s8
40.259
41.061
core/alu/w_out_21_s2
41.480
42.512
core/io_bus/spi/n362_s13
44.455
45.277
core/io_bus/spi/n362_s7
47.407
48.033
core/io_bus/spi/n362_s2
49.688
50.720
core/io_bus/spi/n340_s0
52.697
53.519
core/w_pc_fetching_30_s14
54.669
55.701
core/w_pc_fetching_30_s7
56.990
58.089
core/w_pc_fetching_12_s1
60.254
61.286
core/w_pc_fetching_12_s0
62.425
63.051
core/w_is_pc_iram_0_s89
64.869
65.691
core/n177_s5
66.506
67.605
core/n175_s4
69.906
70.532
core/m_irom_mod/div6_b/prod_63_s0
72.663
73.218
core/m_irom_mod/div6_b/n228_s
75.346
76.391
core/m_irom_mod/div6_b/n227_s
76.391
76.448
core/m_irom_mod/div6_b/n226_s
76.448
76.505
core/m_irom_mod/div6_b/n225_s
76.505
76.562
core/m_irom_mod/div6_b/n224_s
76.562
76.619
core/m_irom_mod/div6_b/n223_s
76.619
76.676
core/m_irom_mod/div6_b/n222_s
76.676
76.733
core/m_irom_mod/div6_b/n221_s
76.733
76.790
core/m_irom_mod/div6_b/n220_s
76.790
76.847
core/m_irom_mod/div6_b/n219_s
76.847
76.904
core/m_irom_mod/div6_b/n218_s
76.904
76.961
core/m_irom_mod/div6_b/n217_s
76.961
77.018
core/m_irom_mod/div6_b/n216_s
77.018
77.075
core/m_irom_mod/div6_b/n215_s
77.075
77.132
core/m_irom_mod/div6_b/n214_s
77.132
77.189
core/m_irom_mod/div6_b/n213_s
77.189
77.246
core/m_irom_mod/div6_b/n212_s
77.246
77.809
core/m_irom_mod/div6_b/adrb_mod_18_s
79.429
79.979
core/m_irom_mod/div6_b/adrb_mod_19_s
79.979
80.036
core/m_irom_mod/div6_b/adrb_mod_20_s
80.036
80.093
core/m_irom_mod/div6_b/adrb_mod_21_s
80.093
80.150
core/m_irom_mod/div6_b/adrb_mod_22_s
80.150
80.207
core/m_irom_mod/div6_b/adrb_mod_23_s
80.207
80.264
core/m_irom_mod/div6_b/adrb_mod_24_s
80.264
80.321
core/m_irom_mod/div6_b/adrb_mod_25_s
80.321
80.378
core/m_irom_mod/div6_b/adrb_mod_26_s
80.378
80.435
core/m_irom_mod/div6_b/adrb_mod_27_s
80.435
80.492
core/m_irom_mod/div6_b/adrb_mod_28_s
80.492
80.549
core/m_irom_mod/div6_b/adrb_mod_29_s
80.549
80.606
core/m_irom_mod/div6_b/adrb_mod_30_s
80.606
80.663
core/m_irom_mod/div6_b/adrb_mod_31_s
80.663
81.226
core/m_irom_mod/g_bank[3].tmpb_9_s10
81.716
82.815
core/m_irom_mod/g_bank[3].tmpb_9_s6
82.820
83.642
core/m_irom_mod/g_bank[3].tmpb_9_s4
84.446
85.248
core/m_irom_mod/g_bank[3].tmpb_9_s3
85.667
86.293
core/m_irom_mod/g_bank[3].tmpb_9_s12
87.102
87.924
core/m_irom_mod/g_bank[4].tmpb_9_s2
89.448
90.270
core/m_irom_mod/g_bank[4].tmpb_7_s1
92.390
93.212
core/m_irom_mod/g_bank[4].ram_data_g_bank[4].ram_data_0_0_s
95.980
=====
SETUP
-9.746
95.767
86.021
core/m_iram_mod/g_bank[3].ram_data_g_bank[3].ram_data_0_0_s
2.731
6.191
core/m_iram_mod/n2883_s0
9.112
9.934
core/w_instr_raw_45_s8
11.398
12.024
core/w_instr_raw_21_s7
14.307
15.333
core/w_instr_raw_21_s4
15.752
16.784
core/w_instr_raw_21_s1
18.238
19.337
core/m_regfile_ER_RS_m_regfile_ER_RS_0_0_s0
22.132
22.413
core/m_regfile_ER_RS_s423
22.832
23.864
core/m_regfile_ER_RS_s505
24.354
25.380
core/m_regfile_ER_init_s40
25.799
26.831
core/w_b_0_s1
29.340
30.439
core/w_b_0_s2
30.450
31.076
core/alu/n30_s3
33.097
33.919
core/alu/w_out_21_s21
35.737
36.836
core/alu/w_out_21_s17
36.842
37.903
core/alu/w_out_21_s16
38.321
39.420
core/alu/w_out_21_s14
39.431
40.253
core/alu/w_out_21_s8
40.259
41.061
core/alu/w_out_21_s2
41.480
42.512
core/io_bus/spi/n362_s13
44.455
45.277
core/io_bus/spi/n362_s7
47.407
48.033
core/io_bus/spi/n362_s2
49.688
50.720
core/io_bus/spi/n340_s0
52.697
53.519
core/w_pc_fetching_30_s14
54.669
55.701
core/w_pc_fetching_30_s7
56.990
58.089
core/w_pc_fetching_12_s1
60.254
61.286
core/w_pc_fetching_12_s0
62.425
63.051
core/w_is_pc_iram_0_s89
64.869
65.691
core/n177_s5
66.506
67.605
core/n175_s4
69.906
70.532
core/m_irom_mod/div6_b/prod_63_s0
72.663
73.218
core/m_irom_mod/div6_b/n228_s
75.346
76.391
core/m_irom_mod/div6_b/n227_s
76.391
76.448
core/m_irom_mod/div6_b/n226_s
76.448
76.505
core/m_irom_mod/div6_b/n225_s
76.505
76.562
core/m_irom_mod/div6_b/n224_s
76.562
76.619
core/m_irom_mod/div6_b/n223_s
76.619
76.676
core/m_irom_mod/div6_b/n222_s
76.676
76.733
core/m_irom_mod/div6_b/n221_s
76.733
76.790
core/m_irom_mod/div6_b/n220_s
76.790
76.847
core/m_irom_mod/div6_b/n219_s
76.847
76.904
core/m_irom_mod/div6_b/n218_s
76.904
76.961
core/m_irom_mod/div6_b/n217_s
76.961
77.018
core/m_irom_mod/div6_b/n216_s
77.018
77.075
core/m_irom_mod/div6_b/n215_s
77.075
77.132
core/m_irom_mod/div6_b/n214_s
77.132
77.189
core/m_irom_mod/div6_b/n213_s
77.189
77.246
core/m_irom_mod/div6_b/n212_s
77.246
77.809
core/m_irom_mod/div6_b/adrb_mod_18_s
79.429
79.979
core/m_irom_mod/div6_b/adrb_mod_19_s
79.979
80.036
core/m_irom_mod/div6_b/adrb_mod_20_s
80.036
80.093
core/m_irom_mod/div6_b/adrb_mod_21_s
80.093
80.150
core/m_irom_mod/div6_b/adrb_mod_22_s
80.150
80.207
core/m_irom_mod/div6_b/adrb_mod_23_s
80.207
80.264
core/m_irom_mod/div6_b/adrb_mod_24_s
80.264
80.321
core/m_irom_mod/div6_b/adrb_mod_25_s
80.321
80.378
core/m_irom_mod/div6_b/adrb_mod_26_s
80.378
80.435
core/m_irom_mod/div6_b/adrb_mod_27_s
80.435
80.492
core/m_irom_mod/div6_b/adrb_mod_28_s
80.492
80.549
core/m_irom_mod/div6_b/adrb_mod_29_s
80.549
80.606
core/m_irom_mod/div6_b/adrb_mod_30_s
80.606
80.663
core/m_irom_mod/div6_b/adrb_mod_31_s
80.663
81.226
core/m_irom_mod/g_bank[3].tmpb_9_s10
81.716
82.815
core/m_irom_mod/g_bank[3].tmpb_9_s6
82.820
83.642
core/m_irom_mod/g_bank[3].tmpb_9_s4
84.446
85.248
core/m_irom_mod/g_bank[3].tmpb_9_s3
85.667
86.293
core/m_irom_mod/g_bank[3].tmpb_9_s12
87.102
87.924
core/m_irom_mod/g_bank[4].tmpb_9_s2
89.448
90.270
core/m_irom_mod/g_bank[4].tmpb_8_s1
92.231
93.330
core/m_irom_mod/g_bank[4].ram_data_g_bank[4].ram_data_0_0_s
95.767
=====
SETUP
-9.745
95.766
86.021
core/m_iram_mod/g_bank[3].ram_data_g_bank[3].ram_data_0_0_s
2.731
6.191
core/m_iram_mod/n2883_s0
9.112
9.934
core/w_instr_raw_45_s8
11.398
12.024
core/w_instr_raw_21_s7
14.307
15.333
core/w_instr_raw_21_s4
15.752
16.784
core/w_instr_raw_21_s1
18.238
19.337
core/m_regfile_ER_RS_m_regfile_ER_RS_0_0_s0
22.132
22.413
core/m_regfile_ER_RS_s423
22.832
23.864
core/m_regfile_ER_RS_s505
24.354
25.380
core/m_regfile_ER_init_s40
25.799
26.831
core/w_b_0_s1
29.340
30.439
core/w_b_0_s2
30.450
31.076
core/alu/n30_s3
33.097
33.919
core/alu/w_out_21_s21
35.737
36.836
core/alu/w_out_21_s17
36.842
37.903
core/alu/w_out_21_s16
38.321
39.420
core/alu/w_out_21_s14
39.431
40.253
core/alu/w_out_21_s8
40.259
41.061
core/alu/w_out_21_s2
41.480
42.512
core/io_bus/spi/n362_s13
44.455
45.277
core/io_bus/spi/n362_s7
47.407
48.033
core/io_bus/spi/n362_s2
49.688
50.720
core/io_bus/spi/n340_s0
52.697
53.519
core/w_pc_fetching_30_s14
54.669
55.701
core/w_pc_fetching_30_s7
56.990
58.089
core/w_pc_fetching_12_s1
60.254
61.286
core/w_pc_fetching_12_s0
62.425
63.051
core/w_is_pc_iram_0_s89
64.869
65.691
core/n177_s5
66.506
67.605
core/n175_s4
69.906
70.532
core/m_irom_mod/div6_b/prod_63_s0
72.663
73.218
core/m_irom_mod/div6_b/n228_s
75.346
76.391
core/m_irom_mod/div6_b/n227_s
76.391
76.448
core/m_irom_mod/div6_b/n226_s
76.448
76.505
core/m_irom_mod/div6_b/n225_s
76.505
76.562
core/m_irom_mod/div6_b/n224_s
76.562
76.619
core/m_irom_mod/div6_b/n223_s
76.619
76.676
core/m_irom_mod/div6_b/n222_s
76.676
76.733
core/m_irom_mod/div6_b/n221_s
76.733
76.790
core/m_irom_mod/div6_b/n220_s
76.790
76.847
core/m_irom_mod/div6_b/n219_s
76.847
76.904
core/m_irom_mod/div6_b/n218_s
76.904
76.961
core/m_irom_mod/div6_b/n217_s
76.961
77.018
core/m_irom_mod/div6_b/n216_s
77.018
77.075
core/m_irom_mod/div6_b/n215_s
77.075
77.132
core/m_irom_mod/div6_b/n214_s
77.132
77.189
core/m_irom_mod/div6_b/n213_s
77.189
77.246
core/m_irom_mod/div6_b/n212_s
77.246
77.809
core/m_irom_mod/div6_b/adrb_mod_18_s
79.429
79.979
core/m_irom_mod/div6_b/adrb_mod_19_s
79.979
80.036
core/m_irom_mod/div6_b/adrb_mod_20_s
80.036
80.093
core/m_irom_mod/div6_b/adrb_mod_21_s
80.093
80.150
core/m_irom_mod/div6_b/adrb_mod_22_s
80.150
80.207
core/m_irom_mod/div6_b/adrb_mod_23_s
80.207
80.264
core/m_irom_mod/div6_b/adrb_mod_24_s
80.264
80.321
core/m_irom_mod/div6_b/adrb_mod_25_s
80.321
80.378
core/m_irom_mod/div6_b/adrb_mod_26_s
80.378
80.435
core/m_irom_mod/div6_b/adrb_mod_27_s
80.435
80.492
core/m_irom_mod/div6_b/adrb_mod_28_s
80.492
80.549
core/m_irom_mod/div6_b/adrb_mod_29_s
80.549
80.606
core/m_irom_mod/div6_b/adrb_mod_30_s
80.606
80.663
core/m_irom_mod/div6_b/adrb_mod_31_s
80.663
81.226
core/m_irom_mod/g_bank[3].tmpb_9_s10
81.716
82.815
core/m_irom_mod/g_bank[3].tmpb_9_s6
82.820
83.642
core/m_irom_mod/g_bank[3].tmpb_9_s4
84.446
85.248
core/m_irom_mod/g_bank[3].tmpb_9_s3
85.667
86.293
core/m_irom_mod/g_bank[3].tmpb_9_s12
87.102
87.924
core/m_irom_mod/g_bank[3].tmpb_2_s2
88.803
89.864
core/m_irom_mod/g_bank[4].tmpb_2_s1
90.283
91.382
core/m_irom_mod/g_bank[4].ram_data_g_bank[4].ram_data_0_0_s
95.766
=====
SETUP
-9.648
95.669
86.021
core/m_iram_mod/g_bank[3].ram_data_g_bank[3].ram_data_0_0_s
2.731
6.191
core/m_iram_mod/n2883_s0
9.112
9.934
core/w_instr_raw_45_s8
11.398
12.024
core/w_instr_raw_21_s7
14.307
15.333
core/w_instr_raw_21_s4
15.752
16.784
core/w_instr_raw_21_s1
18.238
19.337
core/m_regfile_ER_RS_m_regfile_ER_RS_0_0_s0
22.132
22.413
core/m_regfile_ER_RS_s423
22.832
23.864
core/m_regfile_ER_RS_s505
24.354
25.380
core/m_regfile_ER_init_s40
25.799
26.831
core/w_b_0_s1
29.340
30.439
core/w_b_0_s2
30.450
31.076
core/alu/n30_s3
33.097
33.919
core/alu/w_out_21_s21
35.737
36.836
core/alu/w_out_21_s17
36.842
37.903
core/alu/w_out_21_s16
38.321
39.420
core/alu/w_out_21_s14
39.431
40.253
core/alu/w_out_21_s8
40.259
41.061
core/alu/w_out_21_s2
41.480
42.512
core/io_bus/spi/n362_s13
44.455
45.277
core/io_bus/spi/n362_s7
47.407
48.033
core/io_bus/spi/n362_s2
49.688
50.720
core/io_bus/spi/n340_s0
52.697
53.519
core/w_pc_fetching_30_s14
54.669
55.701
core/w_pc_fetching_30_s7
56.990
58.089
core/w_pc_fetching_12_s1
60.254
61.286
core/w_pc_fetching_12_s0
62.425
63.051
core/w_is_pc_iram_0_s89
64.869
65.691
core/n177_s5
66.506
67.605
core/n175_s4
69.906
70.532
core/m_irom_mod/div6_b/prod_63_s0
72.663
73.218
core/m_irom_mod/div6_b/n228_s
75.346
76.391
core/m_irom_mod/div6_b/n227_s
76.391
76.448
core/m_irom_mod/div6_b/n226_s
76.448
76.505
core/m_irom_mod/div6_b/n225_s
76.505
76.562
core/m_irom_mod/div6_b/n224_s
76.562
76.619
core/m_irom_mod/div6_b/n223_s
76.619
76.676
core/m_irom_mod/div6_b/n222_s
76.676
76.733
core/m_irom_mod/div6_b/n221_s
76.733
76.790
core/m_irom_mod/div6_b/n220_s
76.790
76.847
core/m_irom_mod/div6_b/n219_s
76.847
76.904
core/m_irom_mod/div6_b/n218_s
76.904
76.961
core/m_irom_mod/div6_b/n217_s
76.961
77.018
core/m_irom_mod/div6_b/n216_s
77.018
77.075
core/m_irom_mod/div6_b/n215_s
77.075
77.132
core/m_irom_mod/div6_b/n214_s
77.132
77.189
core/m_irom_mod/div6_b/n213_s
77.189
77.246
core/m_irom_mod/div6_b/n212_s
77.246
77.809
core/m_irom_mod/div6_b/adrb_mod_18_s
79.429
79.979
core/m_irom_mod/div6_b/adrb_mod_19_s
79.979
80.036
core/m_irom_mod/div6_b/adrb_mod_20_s
80.036
80.093
core/m_irom_mod/div6_b/adrb_mod_21_s
80.093
80.150
core/m_irom_mod/div6_b/adrb_mod_22_s
80.150
80.207
core/m_irom_mod/div6_b/adrb_mod_23_s
80.207
80.264
core/m_irom_mod/div6_b/adrb_mod_24_s
80.264
80.321
core/m_irom_mod/div6_b/adrb_mod_25_s
80.321
80.378
core/m_irom_mod/div6_b/adrb_mod_26_s
80.378
80.435
core/m_irom_mod/div6_b/adrb_mod_27_s
80.435
80.492
core/m_irom_mod/div6_b/adrb_mod_28_s
80.492
80.549
core/m_irom_mod/div6_b/adrb_mod_29_s
80.549
80.606
core/m_irom_mod/div6_b/adrb_mod_30_s
80.606
80.663
core/m_irom_mod/div6_b/adrb_mod_31_s
80.663
81.226
core/m_irom_mod/g_bank[3].tmpb_9_s10
81.716
82.815
core/m_irom_mod/g_bank[3].tmpb_9_s6
82.820
83.642
core/m_irom_mod/g_bank[3].tmpb_9_s4
84.446
85.248
core/m_irom_mod/g_bank[3].tmpb_9_s3
85.667
86.293
core/m_irom_mod/g_bank[3].tmpb_9_s12
87.102
87.924
core/m_irom_mod/g_bank[2].tmpb_9_s1
88.972
90.071
core/m_irom_mod/g_bank[2].tmpb_1_s1
92.200
93.232
core/m_irom_mod/g_bank[2].ram_data_g_bank[2].ram_data_0_0_s
95.669
=====
SETUP
-9.634
95.655
86.021
core/m_iram_mod/g_bank[3].ram_data_g_bank[3].ram_data_0_0_s
2.731
6.191
core/m_iram_mod/n2883_s0
9.112
9.934
core/w_instr_raw_45_s8
11.398
12.024
core/w_instr_raw_21_s7
14.307
15.333
core/w_instr_raw_21_s4
15.752
16.784
core/w_instr_raw_21_s1
18.238
19.337
core/m_regfile_ER_RS_m_regfile_ER_RS_0_0_s0
22.132
22.413
core/m_regfile_ER_RS_s423
22.832
23.864
core/m_regfile_ER_RS_s505
24.354
25.380
core/m_regfile_ER_init_s40
25.799
26.831
core/w_b_0_s1
29.340
30.439
core/w_b_0_s2
30.450
31.076
core/alu/n30_s3
33.097
33.919
core/alu/w_out_21_s21
35.737
36.836
core/alu/w_out_21_s17
36.842
37.903
core/alu/w_out_21_s16
38.321
39.420
core/alu/w_out_21_s14
39.431
40.253
core/alu/w_out_21_s8
40.259
41.061
core/alu/w_out_21_s2
41.480
42.512
core/io_bus/spi/n362_s13
44.455
45.277
core/io_bus/spi/n362_s7
47.407
48.033
core/io_bus/spi/n362_s2
49.688
50.720
core/io_bus/spi/n340_s0
52.697
53.519
core/w_pc_fetching_30_s14
54.669
55.701
core/w_pc_fetching_30_s7
56.990
58.089
core/w_pc_fetching_12_s1
60.254
61.286
core/w_pc_fetching_12_s0
62.425
63.051
core/w_is_pc_iram_0_s89
64.869
65.691
core/n177_s5
66.506
67.605
core/n175_s4
69.906
70.532
core/m_irom_mod/div6_b/prod_63_s0
72.663
73.218
core/m_irom_mod/div6_b/n228_s
75.346
76.391
core/m_irom_mod/div6_b/n227_s
76.391
76.448
core/m_irom_mod/div6_b/n226_s
76.448
76.505
core/m_irom_mod/div6_b/n225_s
76.505
76.562
core/m_irom_mod/div6_b/n224_s
76.562
76.619
core/m_irom_mod/div6_b/n223_s
76.619
76.676
core/m_irom_mod/div6_b/n222_s
76.676
76.733
core/m_irom_mod/div6_b/n221_s
76.733
76.790
core/m_irom_mod/div6_b/n220_s
76.790
76.847
core/m_irom_mod/div6_b/n219_s
76.847
76.904
core/m_irom_mod/div6_b/n218_s
76.904
76.961
core/m_irom_mod/div6_b/n217_s
76.961
77.018
core/m_irom_mod/div6_b/n216_s
77.018
77.075
core/m_irom_mod/div6_b/n215_s
77.075
77.132
core/m_irom_mod/div6_b/n214_s
77.132
77.189
core/m_irom_mod/div6_b/n213_s
77.189
77.246
core/m_irom_mod/div6_b/n212_s
77.246
77.809
core/m_irom_mod/div6_b/adrb_mod_18_s
79.429
79.979
core/m_irom_mod/div6_b/adrb_mod_19_s
79.979
80.036
core/m_irom_mod/div6_b/adrb_mod_20_s
80.036
80.093
core/m_irom_mod/div6_b/adrb_mod_21_s
80.093
80.150
core/m_irom_mod/div6_b/adrb_mod_22_s
80.150
80.207
core/m_irom_mod/div6_b/adrb_mod_23_s
80.207
80.264
core/m_irom_mod/div6_b/adrb_mod_24_s
80.264
80.321
core/m_irom_mod/div6_b/adrb_mod_25_s
80.321
80.378
core/m_irom_mod/div6_b/adrb_mod_26_s
80.378
80.435
core/m_irom_mod/div6_b/adrb_mod_27_s
80.435
80.492
core/m_irom_mod/div6_b/adrb_mod_28_s
80.492
80.549
core/m_irom_mod/div6_b/adrb_mod_29_s
80.549
80.606
core/m_irom_mod/div6_b/adrb_mod_30_s
80.606
80.663
core/m_irom_mod/div6_b/adrb_mod_31_s
80.663
81.226
core/m_irom_mod/g_bank[3].tmpb_9_s10
81.716
82.815
core/m_irom_mod/g_bank[3].tmpb_9_s6
82.820
83.642
core/m_irom_mod/g_bank[3].tmpb_9_s4
84.446
85.248
core/m_irom_mod/g_bank[3].tmpb_9_s3
85.667
86.293
core/m_irom_mod/g_bank[3].tmpb_9_s12
87.102
87.904
core/m_irom_mod/g_bank[3].tmpb_3_s3
88.344
89.443
core/m_irom_mod/g_bank[4].tmpb_3_s2
90.908
91.940
core/m_irom_mod/g_bank[4].ram_data_g_bank[4].ram_data_0_0_s
95.655
=====
SETUP
-9.510
95.531
86.021
core/m_iram_mod/g_bank[3].ram_data_g_bank[3].ram_data_0_0_s
2.731
6.191
core/m_iram_mod/n2883_s0
9.112
9.934
core/w_instr_raw_45_s8
11.398
12.024
core/w_instr_raw_21_s7
14.307
15.333
core/w_instr_raw_21_s4
15.752
16.784
core/w_instr_raw_21_s1
18.238
19.337
core/m_regfile_ER_RS_m_regfile_ER_RS_0_0_s0
22.132
22.413
core/m_regfile_ER_RS_s423
22.832
23.864
core/m_regfile_ER_RS_s505
24.354
25.380
core/m_regfile_ER_init_s40
25.799
26.831
core/w_b_0_s1
29.340
30.439
core/w_b_0_s2
30.450
31.076
core/alu/n30_s3
33.097
33.919
core/alu/w_out_21_s21
35.737
36.836
core/alu/w_out_21_s17
36.842
37.903
core/alu/w_out_21_s16
38.321
39.420
core/alu/w_out_21_s14
39.431
40.253
core/alu/w_out_21_s8
40.259
41.061
core/alu/w_out_21_s2
41.480
42.512
core/io_bus/spi/n362_s13
44.455
45.277
core/io_bus/spi/n362_s7
47.407
48.033
core/io_bus/spi/n362_s2
49.688
50.720
core/io_bus/spi/n340_s0
52.697
53.519
core/w_pc_fetching_30_s14
54.669
55.701
core/w_pc_fetching_30_s7
56.990
58.089
core/w_pc_fetching_12_s1
60.254
61.286
core/w_pc_fetching_12_s0
62.425
63.051
core/w_is_pc_iram_0_s89
64.869
65.691
core/n177_s5
66.506
67.605
core/n175_s4
69.906
70.532
core/m_irom_mod/div6_b/prod_63_s0
72.663
73.218
core/m_irom_mod/div6_b/n228_s
75.346
76.391
core/m_irom_mod/div6_b/n227_s
76.391
76.448
core/m_irom_mod/div6_b/n226_s
76.448
76.505
core/m_irom_mod/div6_b/n225_s
76.505
76.562
core/m_irom_mod/div6_b/n224_s
76.562
76.619
core/m_irom_mod/div6_b/n223_s
76.619
76.676
core/m_irom_mod/div6_b/n222_s
76.676
76.733
core/m_irom_mod/div6_b/n221_s
76.733
76.790
core/m_irom_mod/div6_b/n220_s
76.790
76.847
core/m_irom_mod/div6_b/n219_s
76.847
76.904
core/m_irom_mod/div6_b/n218_s
76.904
76.961
core/m_irom_mod/div6_b/n217_s
76.961
77.018
core/m_irom_mod/div6_b/n216_s
77.018
77.075
core/m_irom_mod/div6_b/n215_s
77.075
77.132
core/m_irom_mod/div6_b/n214_s
77.132
77.189
core/m_irom_mod/div6_b/n213_s
77.189
77.246
core/m_irom_mod/div6_b/n212_s
77.246
77.809
core/m_irom_mod/div6_b/adrb_mod_18_s
79.429
79.979
core/m_irom_mod/div6_b/adrb_mod_19_s
79.979
80.036
core/m_irom_mod/div6_b/adrb_mod_20_s
80.036
80.093
core/m_irom_mod/div6_b/adrb_mod_21_s
80.093
80.150
core/m_irom_mod/div6_b/adrb_mod_22_s
80.150
80.207
core/m_irom_mod/div6_b/adrb_mod_23_s
80.207
80.264
core/m_irom_mod/div6_b/adrb_mod_24_s
80.264
80.321
core/m_irom_mod/div6_b/adrb_mod_25_s
80.321
80.378
core/m_irom_mod/div6_b/adrb_mod_26_s
80.378
80.435
core/m_irom_mod/div6_b/adrb_mod_27_s
80.435
80.492
core/m_irom_mod/div6_b/adrb_mod_28_s
80.492
80.549
core/m_irom_mod/div6_b/adrb_mod_29_s
80.549
80.606
core/m_irom_mod/div6_b/adrb_mod_30_s
80.606
80.663
core/m_irom_mod/div6_b/adrb_mod_31_s
80.663
81.226
core/m_irom_mod/g_bank[3].tmpb_9_s10
81.716
82.815
core/m_irom_mod/g_bank[3].tmpb_9_s6
82.820
83.642
core/m_irom_mod/g_bank[3].tmpb_9_s4
84.446
85.248
core/m_irom_mod/g_bank[3].tmpb_9_s3
85.667
86.293
core/m_irom_mod/g_bank[3].tmpb_9_s12
87.102
87.924
core/m_irom_mod/g_bank[1].tmpb_9_s1
89.461
90.493
core/m_irom_mod/g_bank[1].tmpb_5_s1
90.994
91.816
core/m_irom_mod/g_bank[1].ram_data_g_bank[1].ram_data_0_0_s
95.531
=====
SETUP
-9.431
95.452
86.021
core/m_iram_mod/g_bank[3].ram_data_g_bank[3].ram_data_0_0_s
2.731
6.191
core/m_iram_mod/n2883_s0
9.112
9.934
core/w_instr_raw_45_s8
11.398
12.024
core/w_instr_raw_21_s7
14.307
15.333
core/w_instr_raw_21_s4
15.752
16.784
core/w_instr_raw_21_s1
18.238
19.337
core/m_regfile_ER_RS_m_regfile_ER_RS_0_0_s0
22.132
22.413
core/m_regfile_ER_RS_s423
22.832
23.864
core/m_regfile_ER_RS_s505
24.354
25.380
core/m_regfile_ER_init_s40
25.799
26.831
core/w_b_0_s1
29.340
30.439
core/w_b_0_s2
30.450
31.076
core/alu/n30_s3
33.097
33.919
core/alu/w_out_21_s21
35.737
36.836
core/alu/w_out_21_s17
36.842
37.903
core/alu/w_out_21_s16
38.321
39.420
core/alu/w_out_21_s14
39.431
40.253
core/alu/w_out_21_s8
40.259
41.061
core/alu/w_out_21_s2
41.480
42.512
core/io_bus/spi/n362_s13
44.455
45.277
core/io_bus/spi/n362_s7
47.407
48.033
core/io_bus/spi/n362_s2
49.688
50.720
core/io_bus/spi/n340_s0
52.697
53.519
core/w_pc_fetching_30_s14
54.669
55.701
core/w_pc_fetching_30_s7
56.990
58.089
core/w_pc_fetching_12_s1
60.254
61.286
core/w_pc_fetching_12_s0
62.425
63.051
core/w_is_pc_iram_0_s89
64.869
65.691
core/n177_s5
66.506
67.605
core/n175_s4
69.906
70.532
core/m_irom_mod/div6_b/prod_63_s0
72.663
73.218
core/m_irom_mod/div6_b/n228_s
75.346
76.391
core/m_irom_mod/div6_b/n227_s
76.391
76.448
core/m_irom_mod/div6_b/n226_s
76.448
76.505
core/m_irom_mod/div6_b/n225_s
76.505
76.562
core/m_irom_mod/div6_b/n224_s
76.562
76.619
core/m_irom_mod/div6_b/n223_s
76.619
76.676
core/m_irom_mod/div6_b/n222_s
76.676
76.733
core/m_irom_mod/div6_b/n221_s
76.733
76.790
core/m_irom_mod/div6_b/n220_s
76.790
76.847
core/m_irom_mod/div6_b/n219_s
76.847
76.904
core/m_irom_mod/div6_b/n218_s
76.904
76.961
core/m_irom_mod/div6_b/n217_s
76.961
77.018
core/m_irom_mod/div6_b/n216_s
77.018
77.075
core/m_irom_mod/div6_b/n215_s
77.075
77.132
core/m_irom_mod/div6_b/n214_s
77.132
77.189
core/m_irom_mod/div6_b/n213_s
77.189
77.246
core/m_irom_mod/div6_b/n212_s
77.246
77.809
core/m_irom_mod/div6_b/adrb_mod_18_s
79.429
79.979
core/m_irom_mod/div6_b/adrb_mod_19_s
79.979
80.036
core/m_irom_mod/div6_b/adrb_mod_20_s
80.036
80.093
core/m_irom_mod/div6_b/adrb_mod_21_s
80.093
80.150
core/m_irom_mod/div6_b/adrb_mod_22_s
80.150
80.207
core/m_irom_mod/div6_b/adrb_mod_23_s
80.207
80.264
core/m_irom_mod/div6_b/adrb_mod_24_s
80.264
80.321
core/m_irom_mod/div6_b/adrb_mod_25_s
80.321
80.378
core/m_irom_mod/div6_b/adrb_mod_26_s
80.378
80.435
core/m_irom_mod/div6_b/adrb_mod_27_s
80.435
80.492
core/m_irom_mod/div6_b/adrb_mod_28_s
80.492
80.549
core/m_irom_mod/div6_b/adrb_mod_29_s
80.549
80.606
core/m_irom_mod/div6_b/adrb_mod_30_s
80.606
80.663
core/m_irom_mod/div6_b/adrb_mod_31_s
80.663
81.226
core/m_irom_mod/g_bank[3].tmpb_9_s10
81.716
82.815
core/m_irom_mod/g_bank[3].tmpb_9_s6
82.820
83.642
core/m_irom_mod/g_bank[3].tmpb_9_s4
84.446
85.248
core/m_irom_mod/g_bank[3].tmpb_9_s3
85.667
86.293
core/m_irom_mod/g_bank[3].tmpb_9_s12
87.102
87.924
core/m_irom_mod/g_bank[4].tmpb_9_s2
89.448
90.270
core/m_irom_mod/g_bank[4].tmpb_5_s1
91.739
92.365
core/m_irom_mod/g_bank[4].ram_data_g_bank[4].ram_data_0_0_s
95.452
=====
HOLD
0.414
1.087
0.673
u_tx/gen_intgen.u_delay/ram[0]_0_s2
0.513
0.846
u_tx/gen_intgen.u_delay/ram[0]_ram[0]_0_0_s
1.087
=====
HOLD
0.708
3.380
2.672
core/io_bus/vc/r_col_table_din_set_ready_s0
2.672
3.005
core/io_bus/vc/n820_s5
3.008
3.380
core/io_bus/vc/r_col_table_din_set_ready_s0
3.380
=====
HOLD
0.708
3.380
2.672
core/io_bus/spi/r_bit_counter_2_s0
2.672
3.005
core/io_bus/spi/n520_s3
3.008
3.380
core/io_bus/spi/r_bit_counter_2_s0
3.380
=====
HOLD
0.708
3.380
2.672
core/io_bus/uart_rx/r_rate_counter_6_s1
2.672
3.005
core/io_bus/uart_rx/n159_s4
3.008
3.380
core/io_bus/uart_rx/r_rate_counter_6_s1
3.380
=====
HOLD
0.708
3.380
2.672
core/io_bus/uart_tx/r_bit_counter_3_s1
2.672
3.005
core/io_bus/uart_tx/n106_s1
3.008
3.380
core/io_bus/uart_tx/r_bit_counter_3_s1
3.380
=====
HOLD
0.708
3.380
2.672
core/io_bus/uart_tx/r_rate_counter_2_s1
2.672
3.005
core/io_bus/uart_tx/n114_s1
3.008
3.380
core/io_bus/uart_tx/r_rate_counter_2_s1
3.380
=====
HOLD
0.708
1.221
0.513
u_tx/gen_data.u_data/counter_reg_5_s1
0.513
0.846
u_tx/gen_data.u_data/n48_s2
0.849
1.221
u_tx/gen_data.u_data/counter_reg_5_s1
1.221
=====
HOLD
0.708
1.221
0.513
u_tx/gen_audio.u_audio/pr_bit_reg_s0
0.513
0.846
u_tx/gen_audio.u_audio/n435_s11
0.849
1.221
u_tx/gen_audio.u_audio/pr_bit_reg_s0
1.221
=====
HOLD
0.708
1.221
0.513
u_tx/request_reg_s2
0.513
0.846
u_tx/n169_s4
0.849
1.221
u_tx/request_reg_s2
1.221
=====
HOLD
0.709
1.222
0.513
u_tx/gen_audio.u_audio/u_fifo/raddr_reg_3_s0
0.513
0.846
u_tx/gen_audio.u_audio/u_fifo/n9_s3
0.850
1.222
u_tx/gen_audio.u_audio/u_fifo/raddr_reg_3_s0
1.222
=====
HOLD
0.709
1.222
0.513
u_tx/gen_audio.u_audio/u_fifo/raddr_reg_6_s0
0.513
0.846
u_tx/gen_audio.u_audio/u_fifo/n6_s4
0.850
1.222
u_tx/gen_audio.u_audio/u_fifo/raddr_reg_6_s0
1.222
=====
HOLD
0.709
1.222
0.513
u_tx/gen_audio.u_audio/framecount_3_s0
0.513
0.846
u_tx/gen_audio.u_audio/n44_s2
0.850
1.222
u_tx/gen_audio.u_audio/framecount_3_s0
1.222
=====
HOLD
0.709
1.222
0.513
u_tx/gen_audio.u_audio/framecount_5_s0
0.513
0.846
u_tx/gen_audio.u_audio/n42_s2
0.850
1.222
u_tx/gen_audio.u_audio/framecount_5_s0
1.222
=====
HOLD
0.709
1.222
0.513
u_tx/gen_audio.u_audio/framecount_7_s0
0.513
0.846
u_tx/gen_audio.u_audio/n40_s2
0.850
1.222
u_tx/gen_audio.u_audio/framecount_7_s0
1.222
=====
HOLD
0.709
3.381
2.672
core/io_bus/counter/r_counter_0_s0
2.672
3.005
core/io_bus/counter/n229_s2
3.009
3.381
core/io_bus/counter/r_counter_0_s0
3.381
=====
HOLD
0.709
3.381
2.672
core/io_bus/spi/r_sclk_counter_0_s0
2.672
3.005
core/io_bus/spi/n295_s0
3.009
3.381
core/io_bus/spi/r_sclk_counter_0_s0
3.381
=====
HOLD
0.709
3.381
2.672
core/io_bus/uart_rx/r_bit_counter_2_s1
2.672
3.005
core/io_bus/uart_rx/n167_s2
3.009
3.381
core/io_bus/uart_rx/r_bit_counter_2_s1
3.381
=====
HOLD
0.709
3.381
2.672
core/io_bus/uart_tx/r_bit_counter_0_s0
2.672
3.005
core/io_bus/uart_tx/n16_s5
3.009
3.381
core/io_bus/uart_tx/r_bit_counter_0_s0
3.381
=====
HOLD
0.709
3.381
2.672
core/io_bus/uart_tx/r_rate_counter_4_s0
2.672
3.005
core/io_bus/uart_tx/n92_s2
3.009
3.381
core/io_bus/uart_tx/r_rate_counter_4_s0
3.381
=====
HOLD
0.710
3.382
2.672
core/io_bus/spi/r_sclk_s1
2.672
3.005
core/io_bus/spi/n296_s3
3.010
3.382
core/io_bus/spi/r_sclk_s1
3.382
=====
HOLD
0.710
3.382
2.672
core/io_bus/uart_rx/r_bit_counter_0_s1
2.672
3.005
core/io_bus/uart_rx/n169_s2
3.010
3.382
core/io_bus/uart_rx/r_bit_counter_0_s1
3.382
=====
HOLD
0.710
1.223
0.513
u_tx/gen_audio.u_audio/framecount_0_s1
0.513
0.846
u_tx/gen_audio.u_audio/n47_s5
0.851
1.223
u_tx/gen_audio.u_audio/framecount_0_s1
1.223
=====
HOLD
0.710
1.223
0.513
core/io_bus/vc/r_line_counter_2_s0
0.513
0.846
core/io_bus/vc/n2218_s4
0.851
1.223
core/io_bus/vc/r_line_counter_2_s0
1.223
=====
HOLD
0.711
1.224
0.513
u_tx/gen_data.u_data/counter_reg_0_s3
0.513
0.846
u_tx/gen_data.u_data/n53_s4
0.852
1.224
u_tx/gen_data.u_data/counter_reg_0_s3
1.224
=====
HOLD
0.711
1.224
0.513
u_tx/gen_info.u_info/counter_reg_0_s0
0.513
0.846
u_tx/gen_info.u_info/n533_s4
0.852
1.224
u_tx/gen_info.u_info/counter_reg_0_s0
1.224
