set_global_assignment -library ucstats_wrap -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) ucstats_wrap.sv]
set_global_assignment -library ucstats_wrap -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) ../../../vi_lib/vi_sync_level.sv]
set_global_assignment -library ucstats_wrap -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) ../../../vi_lib/vi_debounce.sv]
set_global_assignment -library ucstats_wrap -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) ../../../vi_lib/s5_alttemp_sense/s5_alttemp_sense.v]
set_global_assignment -library ucstats_wrap -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) ../doc/ucstats_regs.v]
#set_global_assignment -library ucstats_wrap -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) ../../../../altera_ip/altsyncram/s5_ram1w1r_1024x32b.v]
#set_global_assignment -library ucstats_wrap -name VHDL_FILE [file join $::quartus(qip_path) ../../../../xilinx_ip/altsyncram/altsyncram.srcs/sources_1/ip/s5_ram1w1r_1024x32b/synth/s5_ram1w1r_1024x32b.vhd]
set_global_assignment -library ucstats_wrap -name XCI_PATH [file join $::quartus(qip_path) ../../../../xilinx_ip/altsyncram2blk_mem/altsyncram2blk_mem.srcs/sources_1/ip/s5_ram1w1r_1024x32b/s5_ram1w1r_1024x32b.xci]
set_global_assignment -library ucstats_wrap -name SIMVERILOG_FILE [file join $::quartus(qip_path) ../../../../xilinx_ip/altsyncram2blk_mem/altsyncram2blk_mem.srcs/sources_1/ip/s5_ram1w1r_1024x32b/sim/s5_ram1w1r_1024x32b.v]
