<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › mips › ar7 › clock.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>clock.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * Copyright (C) 2007 Felix Fietkau &lt;nbd@openwrt.org&gt;</span>
<span class="cm"> * Copyright (C) 2007 Eugene Konev &lt;ejka@openwrt.org&gt;</span>
<span class="cm"> * Copyright (C) 2009 Florian Fainelli &lt;florian@openwrt.org&gt;</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> * it under the terms of the GNU General Public License as published by</span>
<span class="cm"> * the Free Software Foundation; either version 2 of the License, or</span>
<span class="cm"> * (at your option) any later version.</span>
<span class="cm"> *</span>
<span class="cm"> * This program is distributed in the hope that it will be useful,</span>
<span class="cm"> * but WITHOUT ANY WARRANTY; without even the implied warranty of</span>
<span class="cm"> * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the</span>
<span class="cm"> * GNU General Public License for more details.</span>
<span class="cm"> *</span>
<span class="cm"> * You should have received a copy of the GNU General Public License</span>
<span class="cm"> * along with this program; if not, write to the Free Software</span>
<span class="cm"> * Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA  02110-1301  USA</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;linux/kernel.h&gt;</span>
<span class="cp">#include &lt;linux/init.h&gt;</span>
<span class="cp">#include &lt;linux/types.h&gt;</span>
<span class="cp">#include &lt;linux/module.h&gt;</span>
<span class="cp">#include &lt;linux/delay.h&gt;</span>
<span class="cp">#include &lt;linux/gcd.h&gt;</span>
<span class="cp">#include &lt;linux/io.h&gt;</span>
<span class="cp">#include &lt;linux/err.h&gt;</span>
<span class="cp">#include &lt;linux/clk.h&gt;</span>

<span class="cp">#include &lt;asm/addrspace.h&gt;</span>
<span class="cp">#include &lt;asm/mach-ar7/ar7.h&gt;</span>

<span class="cp">#define BOOT_PLL_SOURCE_MASK	0x3</span>
<span class="cp">#define CPU_PLL_SOURCE_SHIFT	16</span>
<span class="cp">#define BUS_PLL_SOURCE_SHIFT	14</span>
<span class="cp">#define USB_PLL_SOURCE_SHIFT	18</span>
<span class="cp">#define DSP_PLL_SOURCE_SHIFT	22</span>
<span class="cp">#define BOOT_PLL_SOURCE_AFE	0</span>
<span class="cp">#define BOOT_PLL_SOURCE_BUS	0</span>
<span class="cp">#define BOOT_PLL_SOURCE_REF	1</span>
<span class="cp">#define BOOT_PLL_SOURCE_XTAL	2</span>
<span class="cp">#define BOOT_PLL_SOURCE_CPU	3</span>
<span class="cp">#define BOOT_PLL_BYPASS		0x00000020</span>
<span class="cp">#define BOOT_PLL_ASYNC_MODE	0x02000000</span>
<span class="cp">#define BOOT_PLL_2TO1_MODE	0x00008000</span>

<span class="cp">#define TNETD7200_CLOCK_ID_CPU	0</span>
<span class="cp">#define TNETD7200_CLOCK_ID_DSP	1</span>
<span class="cp">#define TNETD7200_CLOCK_ID_USB	2</span>

<span class="cp">#define TNETD7200_DEF_CPU_CLK	211000000</span>
<span class="cp">#define TNETD7200_DEF_DSP_CLK	125000000</span>
<span class="cp">#define TNETD7200_DEF_USB_CLK	48000000</span>

<span class="k">struct</span> <span class="n">tnetd7300_clock</span> <span class="p">{</span>
	<span class="n">u32</span> <span class="n">ctrl</span><span class="p">;</span>
<span class="cp">#define PREDIV_MASK	0x001f0000</span>
<span class="cp">#define PREDIV_SHIFT	16</span>
<span class="cp">#define POSTDIV_MASK	0x0000001f</span>
	<span class="n">u32</span> <span class="n">unused1</span><span class="p">[</span><span class="mi">3</span><span class="p">];</span>
	<span class="n">u32</span> <span class="n">pll</span><span class="p">;</span>
<span class="cp">#define MUL_MASK	0x0000f000</span>
<span class="cp">#define MUL_SHIFT	12</span>
<span class="cp">#define PLL_MODE_MASK	0x00000001</span>
<span class="cp">#define PLL_NDIV	0x00000800</span>
<span class="cp">#define PLL_DIV		0x00000002</span>
<span class="cp">#define PLL_STATUS	0x00000001</span>
	<span class="n">u32</span> <span class="n">unused2</span><span class="p">[</span><span class="mi">3</span><span class="p">];</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">tnetd7300_clocks</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">tnetd7300_clock</span> <span class="n">bus</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">tnetd7300_clock</span> <span class="n">cpu</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">tnetd7300_clock</span> <span class="n">usb</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">tnetd7300_clock</span> <span class="n">dsp</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">tnetd7200_clock</span> <span class="p">{</span>
	<span class="n">u32</span> <span class="n">ctrl</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">unused1</span><span class="p">[</span><span class="mi">3</span><span class="p">];</span>
<span class="cp">#define DIVISOR_ENABLE_MASK 0x00008000</span>
	<span class="n">u32</span> <span class="n">mul</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">prediv</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">postdiv</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">postdiv2</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">unused2</span><span class="p">[</span><span class="mi">6</span><span class="p">];</span>
	<span class="n">u32</span> <span class="n">cmd</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">status</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">cmden</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">padding</span><span class="p">[</span><span class="mi">15</span><span class="p">];</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">tnetd7200_clocks</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">tnetd7200_clock</span> <span class="n">cpu</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">tnetd7200_clock</span> <span class="n">dsp</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">tnetd7200_clock</span> <span class="n">usb</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">bus_clk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">rate</span>	<span class="o">=</span> <span class="mi">125000000</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">cpu_clk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">rate</span>	<span class="o">=</span> <span class="mi">150000000</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">dsp_clk</span><span class="p">;</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">vbus_clk</span><span class="p">;</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">approximate</span><span class="p">(</span><span class="kt">int</span> <span class="n">base</span><span class="p">,</span> <span class="kt">int</span> <span class="n">target</span><span class="p">,</span> <span class="kt">int</span> <span class="o">*</span><span class="n">prediv</span><span class="p">,</span>
			<span class="kt">int</span> <span class="o">*</span><span class="n">postdiv</span><span class="p">,</span> <span class="kt">int</span> <span class="o">*</span><span class="n">mul</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">,</span> <span class="n">j</span><span class="p">,</span> <span class="n">k</span><span class="p">,</span> <span class="n">freq</span><span class="p">,</span> <span class="n">res</span> <span class="o">=</span> <span class="n">target</span><span class="p">;</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;=</span> <span class="mi">16</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="k">for</span> <span class="p">(</span><span class="n">j</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span> <span class="n">j</span> <span class="o">&lt;=</span> <span class="mi">32</span><span class="p">;</span> <span class="n">j</span><span class="o">++</span><span class="p">)</span>
			<span class="k">for</span> <span class="p">(</span><span class="n">k</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span> <span class="n">k</span> <span class="o">&lt;=</span> <span class="mi">32</span><span class="p">;</span> <span class="n">k</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
				<span class="n">freq</span> <span class="o">=</span> <span class="n">abs</span><span class="p">(</span><span class="n">base</span> <span class="o">/</span> <span class="n">j</span> <span class="o">*</span> <span class="n">i</span> <span class="o">/</span> <span class="n">k</span> <span class="o">-</span> <span class="n">target</span><span class="p">);</span>
				<span class="k">if</span> <span class="p">(</span><span class="n">freq</span> <span class="o">&lt;</span> <span class="n">res</span><span class="p">)</span> <span class="p">{</span>
					<span class="n">res</span> <span class="o">=</span> <span class="n">freq</span><span class="p">;</span>
					<span class="o">*</span><span class="n">mul</span> <span class="o">=</span> <span class="n">i</span><span class="p">;</span>
					<span class="o">*</span><span class="n">prediv</span> <span class="o">=</span> <span class="n">j</span><span class="p">;</span>
					<span class="o">*</span><span class="n">postdiv</span> <span class="o">=</span> <span class="n">k</span><span class="p">;</span>
				<span class="p">}</span>
			<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">calculate</span><span class="p">(</span><span class="kt">int</span> <span class="n">base</span><span class="p">,</span> <span class="kt">int</span> <span class="n">target</span><span class="p">,</span> <span class="kt">int</span> <span class="o">*</span><span class="n">prediv</span><span class="p">,</span> <span class="kt">int</span> <span class="o">*</span><span class="n">postdiv</span><span class="p">,</span>
	<span class="kt">int</span> <span class="o">*</span><span class="n">mul</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">tmp_gcd</span><span class="p">,</span> <span class="n">tmp_base</span><span class="p">,</span> <span class="n">tmp_freq</span><span class="p">;</span>

	<span class="k">for</span> <span class="p">(</span><span class="o">*</span><span class="n">prediv</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span> <span class="o">*</span><span class="n">prediv</span> <span class="o">&lt;=</span> <span class="mi">32</span><span class="p">;</span> <span class="p">(</span><span class="o">*</span><span class="n">prediv</span><span class="p">)</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">tmp_base</span> <span class="o">=</span> <span class="n">base</span> <span class="o">/</span> <span class="o">*</span><span class="n">prediv</span><span class="p">;</span>
		<span class="n">tmp_gcd</span> <span class="o">=</span> <span class="n">gcd</span><span class="p">(</span><span class="n">target</span><span class="p">,</span> <span class="n">tmp_base</span><span class="p">);</span>
		<span class="o">*</span><span class="n">mul</span> <span class="o">=</span> <span class="n">target</span> <span class="o">/</span> <span class="n">tmp_gcd</span><span class="p">;</span>
		<span class="o">*</span><span class="n">postdiv</span> <span class="o">=</span> <span class="n">tmp_base</span> <span class="o">/</span> <span class="n">tmp_gcd</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">((</span><span class="o">*</span><span class="n">mul</span> <span class="o">&lt;</span> <span class="mi">1</span><span class="p">)</span> <span class="o">||</span> <span class="p">(</span><span class="o">*</span><span class="n">mul</span> <span class="o">&gt;=</span> <span class="mi">16</span><span class="p">))</span>
			<span class="k">continue</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">((</span><span class="o">*</span><span class="n">postdiv</span> <span class="o">&gt;</span> <span class="mi">0</span><span class="p">)</span> <span class="o">&amp;</span> <span class="p">(</span><span class="o">*</span><span class="n">postdiv</span> <span class="o">&lt;=</span> <span class="mi">32</span><span class="p">))</span>
			<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">base</span> <span class="o">/</span> <span class="o">*</span><span class="n">prediv</span> <span class="o">*</span> <span class="o">*</span><span class="n">mul</span> <span class="o">/</span> <span class="o">*</span><span class="n">postdiv</span> <span class="o">!=</span> <span class="n">target</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">approximate</span><span class="p">(</span><span class="n">base</span><span class="p">,</span> <span class="n">target</span><span class="p">,</span> <span class="n">prediv</span><span class="p">,</span> <span class="n">postdiv</span><span class="p">,</span> <span class="n">mul</span><span class="p">);</span>
		<span class="n">tmp_freq</span> <span class="o">=</span> <span class="n">base</span> <span class="o">/</span> <span class="o">*</span><span class="n">prediv</span> <span class="o">*</span> <span class="o">*</span><span class="n">mul</span> <span class="o">/</span> <span class="o">*</span><span class="n">postdiv</span><span class="p">;</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_WARNING</span>
		       <span class="s">&quot;Adjusted requested frequency %d to %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		       <span class="n">target</span><span class="p">,</span> <span class="n">tmp_freq</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="n">printk</span><span class="p">(</span><span class="n">KERN_DEBUG</span> <span class="s">&quot;Clocks: prediv: %d, postdiv: %d, mul: %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
	       <span class="o">*</span><span class="n">prediv</span><span class="p">,</span> <span class="o">*</span><span class="n">postdiv</span><span class="p">,</span> <span class="o">*</span><span class="n">mul</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">tnetd7300_dsp_clock</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">didr1</span><span class="p">,</span> <span class="n">didr2</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">rev</span> <span class="o">=</span> <span class="n">ar7_chip_rev</span><span class="p">();</span>
	<span class="n">didr1</span> <span class="o">=</span> <span class="n">readl</span><span class="p">((</span><span class="kt">void</span> <span class="o">*</span><span class="p">)</span><span class="n">KSEG1ADDR</span><span class="p">(</span><span class="n">AR7_REGS_GPIO</span> <span class="o">+</span> <span class="mh">0x18</span><span class="p">));</span>
	<span class="n">didr2</span> <span class="o">=</span> <span class="n">readl</span><span class="p">((</span><span class="kt">void</span> <span class="o">*</span><span class="p">)</span><span class="n">KSEG1ADDR</span><span class="p">(</span><span class="n">AR7_REGS_GPIO</span> <span class="o">+</span> <span class="mh">0x1c</span><span class="p">));</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">didr2</span> <span class="o">&amp;</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">23</span><span class="p">))</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">((</span><span class="n">rev</span> <span class="o">&gt;=</span> <span class="mh">0x23</span><span class="p">)</span> <span class="o">&amp;&amp;</span> <span class="p">(</span><span class="n">rev</span> <span class="o">!=</span> <span class="mh">0x57</span><span class="p">))</span>
		<span class="k">return</span> <span class="mi">250000000</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">((((</span><span class="n">didr2</span> <span class="o">&amp;</span> <span class="mh">0x1fff</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">10</span><span class="p">)</span> <span class="o">|</span> <span class="p">((</span><span class="n">didr1</span> <span class="o">&amp;</span> <span class="mh">0xffc00000</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">22</span><span class="p">))</span>
	    <span class="o">&gt;</span> <span class="mi">4208000</span><span class="p">)</span>
		<span class="k">return</span> <span class="mi">250000000</span><span class="p">;</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">tnetd7300_get_clock</span><span class="p">(</span><span class="n">u32</span> <span class="n">shift</span><span class="p">,</span> <span class="k">struct</span> <span class="n">tnetd7300_clock</span> <span class="o">*</span><span class="n">clock</span><span class="p">,</span>
	<span class="n">u32</span> <span class="o">*</span><span class="n">bootcr</span><span class="p">,</span> <span class="n">u32</span> <span class="n">bus_clock</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">product</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">base_clock</span> <span class="o">=</span> <span class="n">AR7_REF_CLOCK</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">ctrl</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="o">&amp;</span><span class="n">clock</span><span class="o">-&gt;</span><span class="n">ctrl</span><span class="p">);</span>
	<span class="n">u32</span> <span class="n">pll</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="o">&amp;</span><span class="n">clock</span><span class="o">-&gt;</span><span class="n">pll</span><span class="p">);</span>
	<span class="kt">int</span> <span class="n">prediv</span> <span class="o">=</span> <span class="p">((</span><span class="n">ctrl</span> <span class="o">&amp;</span> <span class="n">PREDIV_MASK</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="n">PREDIV_SHIFT</span><span class="p">)</span> <span class="o">+</span> <span class="mi">1</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">postdiv</span> <span class="o">=</span> <span class="p">(</span><span class="n">ctrl</span> <span class="o">&amp;</span> <span class="n">POSTDIV_MASK</span><span class="p">)</span> <span class="o">+</span> <span class="mi">1</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">divisor</span> <span class="o">=</span> <span class="n">prediv</span> <span class="o">*</span> <span class="n">postdiv</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">mul</span> <span class="o">=</span> <span class="p">((</span><span class="n">pll</span> <span class="o">&amp;</span> <span class="n">MUL_MASK</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="n">MUL_SHIFT</span><span class="p">)</span> <span class="o">+</span> <span class="mi">1</span><span class="p">;</span>

	<span class="k">switch</span> <span class="p">((</span><span class="o">*</span><span class="n">bootcr</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">BOOT_PLL_SOURCE_MASK</span> <span class="o">&lt;&lt;</span> <span class="n">shift</span><span class="p">))</span> <span class="o">&gt;&gt;</span> <span class="n">shift</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">BOOT_PLL_SOURCE_BUS</span>:
		<span class="n">base_clock</span> <span class="o">=</span> <span class="n">bus_clock</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">BOOT_PLL_SOURCE_REF</span>:
		<span class="n">base_clock</span> <span class="o">=</span> <span class="n">AR7_REF_CLOCK</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">BOOT_PLL_SOURCE_XTAL</span>:
		<span class="n">base_clock</span> <span class="o">=</span> <span class="n">AR7_XTAL_CLOCK</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">BOOT_PLL_SOURCE_CPU</span>:
		<span class="n">base_clock</span> <span class="o">=</span> <span class="n">cpu_clk</span><span class="p">.</span><span class="n">rate</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">*</span><span class="n">bootcr</span> <span class="o">&amp;</span> <span class="n">BOOT_PLL_BYPASS</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">base_clock</span> <span class="o">/</span> <span class="n">divisor</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">((</span><span class="n">pll</span> <span class="o">&amp;</span> <span class="n">PLL_MODE_MASK</span><span class="p">)</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span>
		<span class="k">return</span> <span class="p">(</span><span class="n">base_clock</span> <span class="o">&gt;&gt;</span> <span class="p">(</span><span class="n">mul</span> <span class="o">/</span> <span class="mi">16</span> <span class="o">+</span> <span class="mi">1</span><span class="p">))</span> <span class="o">/</span> <span class="n">divisor</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">((</span><span class="n">pll</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">PLL_NDIV</span> <span class="o">|</span> <span class="n">PLL_DIV</span><span class="p">))</span> <span class="o">==</span> <span class="p">(</span><span class="n">PLL_NDIV</span> <span class="o">|</span> <span class="n">PLL_DIV</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">product</span> <span class="o">=</span> <span class="p">(</span><span class="n">mul</span> <span class="o">&amp;</span> <span class="mi">1</span><span class="p">)</span> <span class="o">?</span>
			<span class="p">(</span><span class="n">base_clock</span> <span class="o">*</span> <span class="n">mul</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">1</span> <span class="o">:</span>
			<span class="p">(</span><span class="n">base_clock</span> <span class="o">*</span> <span class="p">(</span><span class="n">mul</span> <span class="o">-</span> <span class="mi">1</span><span class="p">))</span> <span class="o">&gt;&gt;</span> <span class="mi">2</span><span class="p">;</span>
		<span class="k">return</span> <span class="n">product</span> <span class="o">/</span> <span class="n">divisor</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">mul</span> <span class="o">==</span> <span class="mi">16</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">base_clock</span> <span class="o">/</span> <span class="n">divisor</span><span class="p">;</span>

	<span class="k">return</span> <span class="n">base_clock</span> <span class="o">*</span> <span class="n">mul</span> <span class="o">/</span> <span class="n">divisor</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">tnetd7300_set_clock</span><span class="p">(</span><span class="n">u32</span> <span class="n">shift</span><span class="p">,</span> <span class="k">struct</span> <span class="n">tnetd7300_clock</span> <span class="o">*</span><span class="n">clock</span><span class="p">,</span>
	<span class="n">u32</span> <span class="o">*</span><span class="n">bootcr</span><span class="p">,</span> <span class="n">u32</span> <span class="n">frequency</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">prediv</span><span class="p">,</span> <span class="n">postdiv</span><span class="p">,</span> <span class="n">mul</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">base_clock</span> <span class="o">=</span> <span class="n">bus_clk</span><span class="p">.</span><span class="n">rate</span><span class="p">;</span>

	<span class="k">switch</span> <span class="p">((</span><span class="o">*</span><span class="n">bootcr</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">BOOT_PLL_SOURCE_MASK</span> <span class="o">&lt;&lt;</span> <span class="n">shift</span><span class="p">))</span> <span class="o">&gt;&gt;</span> <span class="n">shift</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">BOOT_PLL_SOURCE_BUS</span>:
		<span class="n">base_clock</span> <span class="o">=</span> <span class="n">bus_clk</span><span class="p">.</span><span class="n">rate</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">BOOT_PLL_SOURCE_REF</span>:
		<span class="n">base_clock</span> <span class="o">=</span> <span class="n">AR7_REF_CLOCK</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">BOOT_PLL_SOURCE_XTAL</span>:
		<span class="n">base_clock</span> <span class="o">=</span> <span class="n">AR7_XTAL_CLOCK</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">BOOT_PLL_SOURCE_CPU</span>:
		<span class="n">base_clock</span> <span class="o">=</span> <span class="n">cpu_clk</span><span class="p">.</span><span class="n">rate</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">calculate</span><span class="p">(</span><span class="n">base_clock</span><span class="p">,</span> <span class="n">frequency</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">prediv</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">postdiv</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">mul</span><span class="p">);</span>

	<span class="n">writel</span><span class="p">(((</span><span class="n">prediv</span> <span class="o">-</span> <span class="mi">1</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="n">PREDIV_SHIFT</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="n">postdiv</span> <span class="o">-</span> <span class="mi">1</span><span class="p">),</span> <span class="o">&amp;</span><span class="n">clock</span><span class="o">-&gt;</span><span class="n">ctrl</span><span class="p">);</span>
	<span class="n">mdelay</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span>
	<span class="n">writel</span><span class="p">(</span><span class="mi">4</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">clock</span><span class="o">-&gt;</span><span class="n">pll</span><span class="p">);</span>
	<span class="k">while</span> <span class="p">(</span><span class="n">readl</span><span class="p">(</span><span class="o">&amp;</span><span class="n">clock</span><span class="o">-&gt;</span><span class="n">pll</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">PLL_STATUS</span><span class="p">)</span>
		<span class="p">;</span>
	<span class="n">writel</span><span class="p">(((</span><span class="n">mul</span> <span class="o">-</span> <span class="mi">1</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="n">MUL_SHIFT</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="mh">0xff</span> <span class="o">&lt;&lt;</span> <span class="mi">3</span><span class="p">)</span> <span class="o">|</span> <span class="mh">0x0e</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">clock</span><span class="o">-&gt;</span><span class="n">pll</span><span class="p">);</span>
	<span class="n">mdelay</span><span class="p">(</span><span class="mi">75</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__init</span> <span class="nf">tnetd7300_init_clocks</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="o">*</span><span class="n">bootcr</span> <span class="o">=</span> <span class="p">(</span><span class="n">u32</span> <span class="o">*</span><span class="p">)</span><span class="n">ioremap_nocache</span><span class="p">(</span><span class="n">AR7_REGS_DCL</span><span class="p">,</span> <span class="mi">4</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">tnetd7300_clocks</span> <span class="o">*</span><span class="n">clocks</span> <span class="o">=</span>
					<span class="n">ioremap_nocache</span><span class="p">(</span><span class="n">UR8_REGS_CLOCKS</span><span class="p">,</span>
					<span class="k">sizeof</span><span class="p">(</span><span class="k">struct</span> <span class="n">tnetd7300_clocks</span><span class="p">));</span>

	<span class="n">bus_clk</span><span class="p">.</span><span class="n">rate</span> <span class="o">=</span> <span class="n">tnetd7300_get_clock</span><span class="p">(</span><span class="n">BUS_PLL_SOURCE_SHIFT</span><span class="p">,</span>
		<span class="o">&amp;</span><span class="n">clocks</span><span class="o">-&gt;</span><span class="n">bus</span><span class="p">,</span> <span class="n">bootcr</span><span class="p">,</span> <span class="n">AR7_AFE_CLOCK</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">*</span><span class="n">bootcr</span> <span class="o">&amp;</span> <span class="n">BOOT_PLL_ASYNC_MODE</span><span class="p">)</span>
		<span class="n">cpu_clk</span><span class="p">.</span><span class="n">rate</span> <span class="o">=</span> <span class="n">tnetd7300_get_clock</span><span class="p">(</span><span class="n">CPU_PLL_SOURCE_SHIFT</span><span class="p">,</span>
			<span class="o">&amp;</span><span class="n">clocks</span><span class="o">-&gt;</span><span class="n">cpu</span><span class="p">,</span> <span class="n">bootcr</span><span class="p">,</span> <span class="n">AR7_AFE_CLOCK</span><span class="p">);</span>
	<span class="k">else</span>
		<span class="n">cpu_clk</span><span class="p">.</span><span class="n">rate</span> <span class="o">=</span> <span class="n">bus_clk</span><span class="p">.</span><span class="n">rate</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">dsp_clk</span><span class="p">.</span><span class="n">rate</span> <span class="o">==</span> <span class="mi">250000000</span><span class="p">)</span>
		<span class="n">tnetd7300_set_clock</span><span class="p">(</span><span class="n">DSP_PLL_SOURCE_SHIFT</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">clocks</span><span class="o">-&gt;</span><span class="n">dsp</span><span class="p">,</span>
			<span class="n">bootcr</span><span class="p">,</span> <span class="n">dsp_clk</span><span class="p">.</span><span class="n">rate</span><span class="p">);</span>

	<span class="n">iounmap</span><span class="p">(</span><span class="n">clocks</span><span class="p">);</span>
	<span class="n">iounmap</span><span class="p">(</span><span class="n">bootcr</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">tnetd7200_set_clock</span><span class="p">(</span><span class="kt">int</span> <span class="n">base</span><span class="p">,</span> <span class="k">struct</span> <span class="n">tnetd7200_clock</span> <span class="o">*</span><span class="n">clock</span><span class="p">,</span>
	<span class="kt">int</span> <span class="n">prediv</span><span class="p">,</span> <span class="kt">int</span> <span class="n">postdiv</span><span class="p">,</span> <span class="kt">int</span> <span class="n">postdiv2</span><span class="p">,</span> <span class="kt">int</span> <span class="n">mul</span><span class="p">,</span> <span class="n">u32</span> <span class="n">frequency</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">printk</span><span class="p">(</span><span class="n">KERN_INFO</span>
		<span class="s">&quot;Clocks: base = %d, frequency = %u, prediv = %d, &quot;</span>
		<span class="s">&quot;postdiv = %d, postdiv2 = %d, mul = %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		<span class="n">base</span><span class="p">,</span> <span class="n">frequency</span><span class="p">,</span> <span class="n">prediv</span><span class="p">,</span> <span class="n">postdiv</span><span class="p">,</span> <span class="n">postdiv2</span><span class="p">,</span> <span class="n">mul</span><span class="p">);</span>

	<span class="n">writel</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">clock</span><span class="o">-&gt;</span><span class="n">ctrl</span><span class="p">);</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">DIVISOR_ENABLE_MASK</span> <span class="o">|</span> <span class="p">((</span><span class="n">prediv</span> <span class="o">-</span> <span class="mi">1</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x1F</span><span class="p">),</span> <span class="o">&amp;</span><span class="n">clock</span><span class="o">-&gt;</span><span class="n">prediv</span><span class="p">);</span>
	<span class="n">writel</span><span class="p">((</span><span class="n">mul</span> <span class="o">-</span> <span class="mi">1</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xF</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">clock</span><span class="o">-&gt;</span><span class="n">mul</span><span class="p">);</span>

	<span class="k">while</span> <span class="p">(</span><span class="n">readl</span><span class="p">(</span><span class="o">&amp;</span><span class="n">clock</span><span class="o">-&gt;</span><span class="n">status</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x1</span><span class="p">)</span>
		<span class="p">;</span> <span class="cm">/* nop */</span>

	<span class="n">writel</span><span class="p">(</span><span class="n">DIVISOR_ENABLE_MASK</span> <span class="o">|</span> <span class="p">((</span><span class="n">postdiv</span> <span class="o">-</span> <span class="mi">1</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x1F</span><span class="p">),</span> <span class="o">&amp;</span><span class="n">clock</span><span class="o">-&gt;</span><span class="n">postdiv</span><span class="p">);</span>

	<span class="n">writel</span><span class="p">(</span><span class="n">readl</span><span class="p">(</span><span class="o">&amp;</span><span class="n">clock</span><span class="o">-&gt;</span><span class="n">cmden</span><span class="p">)</span> <span class="o">|</span> <span class="mi">1</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">clock</span><span class="o">-&gt;</span><span class="n">cmden</span><span class="p">);</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">readl</span><span class="p">(</span><span class="o">&amp;</span><span class="n">clock</span><span class="o">-&gt;</span><span class="n">cmd</span><span class="p">)</span> <span class="o">|</span> <span class="mi">1</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">clock</span><span class="o">-&gt;</span><span class="n">cmd</span><span class="p">);</span>

	<span class="k">while</span> <span class="p">(</span><span class="n">readl</span><span class="p">(</span><span class="o">&amp;</span><span class="n">clock</span><span class="o">-&gt;</span><span class="n">status</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x1</span><span class="p">)</span>
		<span class="p">;</span> <span class="cm">/* nop */</span>

	<span class="n">writel</span><span class="p">(</span><span class="n">DIVISOR_ENABLE_MASK</span> <span class="o">|</span> <span class="p">((</span><span class="n">postdiv2</span> <span class="o">-</span> <span class="mi">1</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x1F</span><span class="p">),</span> <span class="o">&amp;</span><span class="n">clock</span><span class="o">-&gt;</span><span class="n">postdiv2</span><span class="p">);</span>

	<span class="n">writel</span><span class="p">(</span><span class="n">readl</span><span class="p">(</span><span class="o">&amp;</span><span class="n">clock</span><span class="o">-&gt;</span><span class="n">cmden</span><span class="p">)</span> <span class="o">|</span> <span class="mi">1</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">clock</span><span class="o">-&gt;</span><span class="n">cmden</span><span class="p">);</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">readl</span><span class="p">(</span><span class="o">&amp;</span><span class="n">clock</span><span class="o">-&gt;</span><span class="n">cmd</span><span class="p">)</span> <span class="o">|</span> <span class="mi">1</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">clock</span><span class="o">-&gt;</span><span class="n">cmd</span><span class="p">);</span>

	<span class="k">while</span> <span class="p">(</span><span class="n">readl</span><span class="p">(</span><span class="o">&amp;</span><span class="n">clock</span><span class="o">-&gt;</span><span class="n">status</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x1</span><span class="p">)</span>
		<span class="p">;</span> <span class="cm">/* nop */</span>

	<span class="n">writel</span><span class="p">(</span><span class="n">readl</span><span class="p">(</span><span class="o">&amp;</span><span class="n">clock</span><span class="o">-&gt;</span><span class="n">ctrl</span><span class="p">)</span> <span class="o">|</span> <span class="mi">1</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">clock</span><span class="o">-&gt;</span><span class="n">ctrl</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">tnetd7200_get_clock_base</span><span class="p">(</span><span class="kt">int</span> <span class="n">clock_id</span><span class="p">,</span> <span class="n">u32</span> <span class="o">*</span><span class="n">bootcr</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">*</span><span class="n">bootcr</span> <span class="o">&amp;</span> <span class="n">BOOT_PLL_ASYNC_MODE</span><span class="p">)</span>
		<span class="cm">/* Async */</span>
		<span class="k">switch</span> <span class="p">(</span><span class="n">clock_id</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">case</span> <span class="n">TNETD7200_CLOCK_ID_DSP</span>:
			<span class="k">return</span> <span class="n">AR7_REF_CLOCK</span><span class="p">;</span>
		<span class="nl">default:</span>
			<span class="k">return</span> <span class="n">AR7_AFE_CLOCK</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="k">else</span>
		<span class="cm">/* Sync */</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">*</span><span class="n">bootcr</span> <span class="o">&amp;</span> <span class="n">BOOT_PLL_2TO1_MODE</span><span class="p">)</span>
			<span class="cm">/* 2:1 */</span>
			<span class="k">switch</span> <span class="p">(</span><span class="n">clock_id</span><span class="p">)</span> <span class="p">{</span>
			<span class="k">case</span> <span class="n">TNETD7200_CLOCK_ID_DSP</span>:
				<span class="k">return</span> <span class="n">AR7_REF_CLOCK</span><span class="p">;</span>
			<span class="nl">default:</span>
				<span class="k">return</span> <span class="n">AR7_AFE_CLOCK</span><span class="p">;</span>
			<span class="p">}</span>
		<span class="k">else</span>
			<span class="cm">/* 1:1 */</span>
			<span class="k">return</span> <span class="n">AR7_REF_CLOCK</span><span class="p">;</span>
<span class="p">}</span>


<span class="k">static</span> <span class="kt">void</span> <span class="n">__init</span> <span class="nf">tnetd7200_init_clocks</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="o">*</span><span class="n">bootcr</span> <span class="o">=</span> <span class="p">(</span><span class="n">u32</span> <span class="o">*</span><span class="p">)</span><span class="n">ioremap_nocache</span><span class="p">(</span><span class="n">AR7_REGS_DCL</span><span class="p">,</span> <span class="mi">4</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">tnetd7200_clocks</span> <span class="o">*</span><span class="n">clocks</span> <span class="o">=</span>
					<span class="n">ioremap_nocache</span><span class="p">(</span><span class="n">AR7_REGS_CLOCKS</span><span class="p">,</span>
					<span class="k">sizeof</span><span class="p">(</span><span class="k">struct</span> <span class="n">tnetd7200_clocks</span><span class="p">));</span>
	<span class="kt">int</span> <span class="n">cpu_base</span><span class="p">,</span> <span class="n">cpu_mul</span><span class="p">,</span> <span class="n">cpu_prediv</span><span class="p">,</span> <span class="n">cpu_postdiv</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">dsp_base</span><span class="p">,</span> <span class="n">dsp_mul</span><span class="p">,</span> <span class="n">dsp_prediv</span><span class="p">,</span> <span class="n">dsp_postdiv</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">usb_base</span><span class="p">,</span> <span class="n">usb_mul</span><span class="p">,</span> <span class="n">usb_prediv</span><span class="p">,</span> <span class="n">usb_postdiv</span><span class="p">;</span>

	<span class="n">cpu_base</span> <span class="o">=</span> <span class="n">tnetd7200_get_clock_base</span><span class="p">(</span><span class="n">TNETD7200_CLOCK_ID_CPU</span><span class="p">,</span> <span class="n">bootcr</span><span class="p">);</span>
	<span class="n">dsp_base</span> <span class="o">=</span> <span class="n">tnetd7200_get_clock_base</span><span class="p">(</span><span class="n">TNETD7200_CLOCK_ID_DSP</span><span class="p">,</span> <span class="n">bootcr</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">*</span><span class="n">bootcr</span> <span class="o">&amp;</span> <span class="n">BOOT_PLL_ASYNC_MODE</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_INFO</span> <span class="s">&quot;Clocks: Async mode</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>

		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_INFO</span> <span class="s">&quot;Clocks: Setting DSP clock</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">calculate</span><span class="p">(</span><span class="n">dsp_base</span><span class="p">,</span> <span class="n">TNETD7200_DEF_DSP_CLK</span><span class="p">,</span>
			<span class="o">&amp;</span><span class="n">dsp_prediv</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">dsp_postdiv</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">dsp_mul</span><span class="p">);</span>
		<span class="n">bus_clk</span><span class="p">.</span><span class="n">rate</span> <span class="o">=</span>
			<span class="p">((</span><span class="n">dsp_base</span> <span class="o">/</span> <span class="n">dsp_prediv</span><span class="p">)</span> <span class="o">*</span> <span class="n">dsp_mul</span><span class="p">)</span> <span class="o">/</span> <span class="n">dsp_postdiv</span><span class="p">;</span>
		<span class="n">tnetd7200_set_clock</span><span class="p">(</span><span class="n">dsp_base</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">clocks</span><span class="o">-&gt;</span><span class="n">dsp</span><span class="p">,</span>
			<span class="n">dsp_prediv</span><span class="p">,</span> <span class="n">dsp_postdiv</span> <span class="o">*</span> <span class="mi">2</span><span class="p">,</span> <span class="n">dsp_postdiv</span><span class="p">,</span> <span class="n">dsp_mul</span> <span class="o">*</span> <span class="mi">2</span><span class="p">,</span>
			<span class="n">bus_clk</span><span class="p">.</span><span class="n">rate</span><span class="p">);</span>

		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_INFO</span> <span class="s">&quot;Clocks: Setting CPU clock</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">calculate</span><span class="p">(</span><span class="n">cpu_base</span><span class="p">,</span> <span class="n">TNETD7200_DEF_CPU_CLK</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">cpu_prediv</span><span class="p">,</span>
			<span class="o">&amp;</span><span class="n">cpu_postdiv</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">cpu_mul</span><span class="p">);</span>
		<span class="n">cpu_clk</span><span class="p">.</span><span class="n">rate</span> <span class="o">=</span>
			<span class="p">((</span><span class="n">cpu_base</span> <span class="o">/</span> <span class="n">cpu_prediv</span><span class="p">)</span> <span class="o">*</span> <span class="n">cpu_mul</span><span class="p">)</span> <span class="o">/</span> <span class="n">cpu_postdiv</span><span class="p">;</span>
		<span class="n">tnetd7200_set_clock</span><span class="p">(</span><span class="n">cpu_base</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">clocks</span><span class="o">-&gt;</span><span class="n">cpu</span><span class="p">,</span>
			<span class="n">cpu_prediv</span><span class="p">,</span> <span class="n">cpu_postdiv</span><span class="p">,</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span> <span class="n">cpu_mul</span><span class="p">,</span>
			<span class="n">cpu_clk</span><span class="p">.</span><span class="n">rate</span><span class="p">);</span>

	<span class="p">}</span> <span class="k">else</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">*</span><span class="n">bootcr</span> <span class="o">&amp;</span> <span class="n">BOOT_PLL_2TO1_MODE</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">printk</span><span class="p">(</span><span class="n">KERN_INFO</span> <span class="s">&quot;Clocks: Sync 2:1 mode</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>

			<span class="n">printk</span><span class="p">(</span><span class="n">KERN_INFO</span> <span class="s">&quot;Clocks: Setting CPU clock</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="n">calculate</span><span class="p">(</span><span class="n">cpu_base</span><span class="p">,</span> <span class="n">TNETD7200_DEF_CPU_CLK</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">cpu_prediv</span><span class="p">,</span>
				<span class="o">&amp;</span><span class="n">cpu_postdiv</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">cpu_mul</span><span class="p">);</span>
			<span class="n">cpu_clk</span><span class="p">.</span><span class="n">rate</span> <span class="o">=</span> <span class="p">((</span><span class="n">cpu_base</span> <span class="o">/</span> <span class="n">cpu_prediv</span><span class="p">)</span> <span class="o">*</span> <span class="n">cpu_mul</span><span class="p">)</span>
								<span class="o">/</span> <span class="n">cpu_postdiv</span><span class="p">;</span>
			<span class="n">tnetd7200_set_clock</span><span class="p">(</span><span class="n">cpu_base</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">clocks</span><span class="o">-&gt;</span><span class="n">cpu</span><span class="p">,</span>
				<span class="n">cpu_prediv</span><span class="p">,</span> <span class="n">cpu_postdiv</span><span class="p">,</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span> <span class="n">cpu_mul</span><span class="p">,</span>
				<span class="n">cpu_clk</span><span class="p">.</span><span class="n">rate</span><span class="p">);</span>

			<span class="n">printk</span><span class="p">(</span><span class="n">KERN_INFO</span> <span class="s">&quot;Clocks: Setting DSP clock</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="n">calculate</span><span class="p">(</span><span class="n">dsp_base</span><span class="p">,</span> <span class="n">TNETD7200_DEF_DSP_CLK</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">dsp_prediv</span><span class="p">,</span>
				<span class="o">&amp;</span><span class="n">dsp_postdiv</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">dsp_mul</span><span class="p">);</span>
			<span class="n">bus_clk</span><span class="p">.</span><span class="n">rate</span> <span class="o">=</span> <span class="n">cpu_clk</span><span class="p">.</span><span class="n">rate</span> <span class="o">/</span> <span class="mi">2</span><span class="p">;</span>
			<span class="n">tnetd7200_set_clock</span><span class="p">(</span><span class="n">dsp_base</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">clocks</span><span class="o">-&gt;</span><span class="n">dsp</span><span class="p">,</span>
				<span class="n">dsp_prediv</span><span class="p">,</span> <span class="n">dsp_postdiv</span> <span class="o">*</span> <span class="mi">2</span><span class="p">,</span> <span class="n">dsp_postdiv</span><span class="p">,</span>
				<span class="n">dsp_mul</span> <span class="o">*</span> <span class="mi">2</span><span class="p">,</span> <span class="n">bus_clk</span><span class="p">.</span><span class="n">rate</span><span class="p">);</span>
		<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
			<span class="n">printk</span><span class="p">(</span><span class="n">KERN_INFO</span> <span class="s">&quot;Clocks: Sync 1:1 mode</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>

			<span class="n">printk</span><span class="p">(</span><span class="n">KERN_INFO</span> <span class="s">&quot;Clocks: Setting DSP clock</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="n">calculate</span><span class="p">(</span><span class="n">dsp_base</span><span class="p">,</span> <span class="n">TNETD7200_DEF_DSP_CLK</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">dsp_prediv</span><span class="p">,</span>
				<span class="o">&amp;</span><span class="n">dsp_postdiv</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">dsp_mul</span><span class="p">);</span>
			<span class="n">bus_clk</span><span class="p">.</span><span class="n">rate</span> <span class="o">=</span> <span class="p">((</span><span class="n">dsp_base</span> <span class="o">/</span> <span class="n">dsp_prediv</span><span class="p">)</span> <span class="o">*</span> <span class="n">dsp_mul</span><span class="p">)</span>
								<span class="o">/</span> <span class="n">dsp_postdiv</span><span class="p">;</span>
			<span class="n">tnetd7200_set_clock</span><span class="p">(</span><span class="n">dsp_base</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">clocks</span><span class="o">-&gt;</span><span class="n">dsp</span><span class="p">,</span>
				<span class="n">dsp_prediv</span><span class="p">,</span> <span class="n">dsp_postdiv</span> <span class="o">*</span> <span class="mi">2</span><span class="p">,</span> <span class="n">dsp_postdiv</span><span class="p">,</span>
				<span class="n">dsp_mul</span> <span class="o">*</span> <span class="mi">2</span><span class="p">,</span> <span class="n">bus_clk</span><span class="p">.</span><span class="n">rate</span><span class="p">);</span>

			<span class="n">cpu_clk</span><span class="p">.</span><span class="n">rate</span> <span class="o">=</span> <span class="n">bus_clk</span><span class="p">.</span><span class="n">rate</span><span class="p">;</span>
		<span class="p">}</span>

	<span class="n">printk</span><span class="p">(</span><span class="n">KERN_INFO</span> <span class="s">&quot;Clocks: Setting USB clock</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="n">usb_base</span> <span class="o">=</span> <span class="n">bus_clk</span><span class="p">.</span><span class="n">rate</span><span class="p">;</span>
	<span class="n">calculate</span><span class="p">(</span><span class="n">usb_base</span><span class="p">,</span> <span class="n">TNETD7200_DEF_USB_CLK</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">usb_prediv</span><span class="p">,</span>
		<span class="o">&amp;</span><span class="n">usb_postdiv</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">usb_mul</span><span class="p">);</span>
	<span class="n">tnetd7200_set_clock</span><span class="p">(</span><span class="n">usb_base</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">clocks</span><span class="o">-&gt;</span><span class="n">usb</span><span class="p">,</span>
		<span class="n">usb_prediv</span><span class="p">,</span> <span class="n">usb_postdiv</span><span class="p">,</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span> <span class="n">usb_mul</span><span class="p">,</span>
		<span class="n">TNETD7200_DEF_USB_CLK</span><span class="p">);</span>

	<span class="n">dsp_clk</span><span class="p">.</span><span class="n">rate</span> <span class="o">=</span> <span class="n">cpu_clk</span><span class="p">.</span><span class="n">rate</span><span class="p">;</span>

	<span class="n">iounmap</span><span class="p">(</span><span class="n">clocks</span><span class="p">);</span>
	<span class="n">iounmap</span><span class="p">(</span><span class="n">bootcr</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * Linux clock API</span>
<span class="cm"> */</span>
<span class="kt">int</span> <span class="nf">clk_enable</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>
<span class="n">EXPORT_SYMBOL</span><span class="p">(</span><span class="n">clk_enable</span><span class="p">);</span>

<span class="kt">void</span> <span class="nf">clk_disable</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">)</span>
<span class="p">{</span>
<span class="p">}</span>
<span class="n">EXPORT_SYMBOL</span><span class="p">(</span><span class="n">clk_disable</span><span class="p">);</span>

<span class="kt">unsigned</span> <span class="kt">long</span> <span class="nf">clk_get_rate</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">clk</span><span class="o">-&gt;</span><span class="n">rate</span><span class="p">;</span>
<span class="p">}</span>
<span class="n">EXPORT_SYMBOL</span><span class="p">(</span><span class="n">clk_get_rate</span><span class="p">);</span>

<span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="nf">clk_get</span><span class="p">(</span><span class="k">struct</span> <span class="n">device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="n">id</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">strcmp</span><span class="p">(</span><span class="n">id</span><span class="p">,</span> <span class="s">&quot;bus&quot;</span><span class="p">))</span>
		<span class="k">return</span> <span class="o">&amp;</span><span class="n">bus_clk</span><span class="p">;</span>
	<span class="cm">/* cpmac and vbus share the same rate */</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">strcmp</span><span class="p">(</span><span class="n">id</span><span class="p">,</span> <span class="s">&quot;cpmac&quot;</span><span class="p">))</span>
		<span class="k">return</span> <span class="o">&amp;</span><span class="n">vbus_clk</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">strcmp</span><span class="p">(</span><span class="n">id</span><span class="p">,</span> <span class="s">&quot;cpu&quot;</span><span class="p">))</span>
		<span class="k">return</span> <span class="o">&amp;</span><span class="n">cpu_clk</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">strcmp</span><span class="p">(</span><span class="n">id</span><span class="p">,</span> <span class="s">&quot;dsp&quot;</span><span class="p">))</span>
		<span class="k">return</span> <span class="o">&amp;</span><span class="n">dsp_clk</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">strcmp</span><span class="p">(</span><span class="n">id</span><span class="p">,</span> <span class="s">&quot;vbus&quot;</span><span class="p">))</span>
		<span class="k">return</span> <span class="o">&amp;</span><span class="n">vbus_clk</span><span class="p">;</span>
	<span class="k">return</span> <span class="n">ERR_PTR</span><span class="p">(</span><span class="o">-</span><span class="n">ENOENT</span><span class="p">);</span>
<span class="p">}</span>
<span class="n">EXPORT_SYMBOL</span><span class="p">(</span><span class="n">clk_get</span><span class="p">);</span>

<span class="kt">void</span> <span class="nf">clk_put</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">)</span>
<span class="p">{</span>
<span class="p">}</span>
<span class="n">EXPORT_SYMBOL</span><span class="p">(</span><span class="n">clk_put</span><span class="p">);</span>

<span class="kt">void</span> <span class="n">__init</span> <span class="nf">ar7_init_clocks</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">switch</span> <span class="p">(</span><span class="n">ar7_chip_id</span><span class="p">())</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">AR7_CHIP_7100</span>:
	<span class="k">case</span> <span class="n">AR7_CHIP_7200</span>:
		<span class="n">tnetd7200_init_clocks</span><span class="p">();</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">AR7_CHIP_7300</span>:
		<span class="n">dsp_clk</span><span class="p">.</span><span class="n">rate</span> <span class="o">=</span> <span class="n">tnetd7300_dsp_clock</span><span class="p">();</span>
		<span class="n">tnetd7300_init_clocks</span><span class="p">();</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="cm">/* adjust vbus clock rate */</span>
	<span class="n">vbus_clk</span><span class="p">.</span><span class="n">rate</span> <span class="o">=</span> <span class="n">bus_clk</span><span class="p">.</span><span class="n">rate</span> <span class="o">/</span> <span class="mi">2</span><span class="p">;</span>
<span class="p">}</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
