Analysis & Synthesis report for alu
Fri Oct 27 01:45:49 2023
Quartus Prime Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. General Register Statistics
  9. Port Connectivity Checks: "decrementer16Bit:dec1"
 10. Port Connectivity Checks: "decrementer16Bit:dec0|fullAdder:fa15"
 11. Port Connectivity Checks: "decrementer16Bit:dec0|fullAdder:fa14"
 12. Port Connectivity Checks: "decrementer16Bit:dec0|fullAdder:fa13"
 13. Port Connectivity Checks: "decrementer16Bit:dec0|fullAdder:fa12"
 14. Port Connectivity Checks: "decrementer16Bit:dec0|fullAdder:fa11"
 15. Port Connectivity Checks: "decrementer16Bit:dec0|fullAdder:fa10"
 16. Port Connectivity Checks: "decrementer16Bit:dec0|fullAdder:fa9"
 17. Port Connectivity Checks: "decrementer16Bit:dec0|fullAdder:fa8"
 18. Port Connectivity Checks: "decrementer16Bit:dec0|fullAdder:fa7"
 19. Port Connectivity Checks: "decrementer16Bit:dec0|fullAdder:fa6"
 20. Port Connectivity Checks: "decrementer16Bit:dec0|fullAdder:fa5"
 21. Port Connectivity Checks: "decrementer16Bit:dec0|fullAdder:fa4"
 22. Port Connectivity Checks: "decrementer16Bit:dec0|fullAdder:fa3"
 23. Port Connectivity Checks: "decrementer16Bit:dec0|fullAdder:fa2"
 24. Port Connectivity Checks: "decrementer16Bit:dec0|fullAdder:fa1"
 25. Port Connectivity Checks: "decrementer16Bit:dec0|fullAdder:fa0"
 26. Port Connectivity Checks: "decrementer16Bit:dec0"
 27. Port Connectivity Checks: "incrementer16Bit:inc1"
 28. Port Connectivity Checks: "incrementer16Bit:inc0"
 29. Port Connectivity Checks: "convertToNegative:con0|incrementer16Bit:inc0|halfAdder:h16"
 30. Port Connectivity Checks: "convertToNegative:con0|incrementer16Bit:inc0|halfAdder:h1"
 31. Port Connectivity Checks: "convertToNegative:con0|incrementer16Bit:inc0"
 32. Port Connectivity Checks: "convertToNegative:con0"
 33. Port Connectivity Checks: "notGate:not1"
 34. Port Connectivity Checks: "notGate:not0"
 35. Port Connectivity Checks: "subtractor16bit:sub1"
 36. Port Connectivity Checks: "subtractor16bit:sub0|fullSubtractor:FS1"
 37. Port Connectivity Checks: "subtractor16bit:sub0"
 38. Port Connectivity Checks: "adder16bit:add|fullAdder:FA1"
 39. Port Connectivity Checks: "adder16bit:add"
 40. Post-Synthesis Netlist Statistics for Top Partition
 41. Elapsed Time Per Partition
 42. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                        ;
+------------------------------------+------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Oct 27 01:45:49 2023          ;
; Quartus Prime Version              ; 22.1std.2 Build 922 07/20/2023 SC Lite Edition ;
; Revision Name                      ; alu                                            ;
; Top-level Entity Name              ; alu                                            ;
; Family                             ; MAX 10                                         ;
; Total logic elements               ; 180                                            ;
;     Total combinational functions  ; 180                                            ;
;     Dedicated logic registers      ; 0                                              ;
; Total registers                    ; 0                                              ;
; Total pins                         ; 258                                            ;
; Total virtual pins                 ; 0                                              ;
; Total memory bits                  ; 0                                              ;
; Embedded Multiplier 9-bit elements ; 0                                              ;
; Total PLLs                         ; 0                                              ;
; UFM blocks                         ; 0                                              ;
; ADC blocks                         ; 0                                              ;
+------------------------------------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M50DAF484C7G     ;                    ;
; Top-level entity name                                            ; alu                ; alu                ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                 ;
+----------------------------------+-----------------+------------------------+----------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type              ; File Name with Absolute Path                                   ; Library ;
+----------------------------------+-----------------+------------------------+----------------------------------------------------------------+---------+
; alu.v                            ; yes             ; User Verilog HDL File  ; C:/Users/hiaru/Documents/GitHub/verilog_ld_lab/Assg3/alu/alu.v ;         ;
+----------------------------------+-----------------+------------------------+----------------------------------------------------------------+---------+


+----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary              ;
+---------------------------------------------+------------+
; Resource                                    ; Usage      ;
+---------------------------------------------+------------+
; Estimated Total logic elements              ; 180        ;
;                                             ;            ;
; Total combinational functions               ; 180        ;
; Logic element usage by number of LUT inputs ;            ;
;     -- 4 input functions                    ; 46         ;
;     -- 3 input functions                    ; 81         ;
;     -- <=2 input functions                  ; 53         ;
;                                             ;            ;
; Logic elements by mode                      ;            ;
;     -- normal mode                          ; 165        ;
;     -- arithmetic mode                      ; 15         ;
;                                             ;            ;
; Total registers                             ; 0          ;
;     -- Dedicated logic registers            ; 0          ;
;     -- I/O registers                        ; 0          ;
;                                             ;            ;
; I/O pins                                    ; 258        ;
;                                             ;            ;
; Embedded Multiplier 9-bit elements          ; 0          ;
;                                             ;            ;
; Maximum fan-out node                        ; y[0]~input ;
; Maximum fan-out                             ; 18         ;
; Total fan-out                               ; 999        ;
; Average fan-out                             ; 1.44       ;
+---------------------------------------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                    ;
+-------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+--------------------------------------------------------------------------------+-------------------+--------------+
; Compilation Hierarchy Node    ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                            ; Entity Name       ; Library Name ;
+-------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+--------------------------------------------------------------------------------+-------------------+--------------+
; |alu                          ; 180 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 258  ; 0            ; 0          ; |alu                                                                           ; alu               ; work         ;
;    |adder16bit:add|           ; 16 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |alu|adder16bit:add                                                            ; adder16bit        ; work         ;
;       |fullAdder:FA2|         ; 16 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |alu|adder16bit:add|fullAdder:FA2                                              ; fullAdder         ; work         ;
;          |halfAdder:HA2|      ; 16 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |alu|adder16bit:add|fullAdder:FA2|halfAdder:HA2                                ; halfAdder         ; work         ;
;             |xorGate:xor_0|   ; 16 (16)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |alu|adder16bit:add|fullAdder:FA2|halfAdder:HA2|xorGate:xor_0                  ; xorGate           ; work         ;
;    |convertToNegative:con1|   ; 19 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |alu|convertToNegative:con1                                                    ; convertToNegative ; work         ;
;       |incrementer16Bit:inc0| ; 19 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |alu|convertToNegative:con1|incrementer16Bit:inc0                              ; incrementer16Bit  ; work         ;
;          |halfAdder:h10|      ; 2 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |alu|convertToNegative:con1|incrementer16Bit:inc0|halfAdder:h10                ; halfAdder         ; work         ;
;             |andGate:and_0|   ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |alu|convertToNegative:con1|incrementer16Bit:inc0|halfAdder:h10|andGate:and_0  ; andGate           ; work         ;
;             |xorGate:xor_0|   ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |alu|convertToNegative:con1|incrementer16Bit:inc0|halfAdder:h10|xorGate:xor_0  ; xorGate           ; work         ;
;          |halfAdder:h11|      ; 1 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |alu|convertToNegative:con1|incrementer16Bit:inc0|halfAdder:h11                ; halfAdder         ; work         ;
;             |xorGate:xor_0|   ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |alu|convertToNegative:con1|incrementer16Bit:inc0|halfAdder:h11|xorGate:xor_0  ; xorGate           ; work         ;
;          |halfAdder:h12|      ; 1 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |alu|convertToNegative:con1|incrementer16Bit:inc0|halfAdder:h12                ; halfAdder         ; work         ;
;             |xorGate:xor_0|   ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |alu|convertToNegative:con1|incrementer16Bit:inc0|halfAdder:h12|xorGate:xor_0  ; xorGate           ; work         ;
;          |halfAdder:h13|      ; 2 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |alu|convertToNegative:con1|incrementer16Bit:inc0|halfAdder:h13                ; halfAdder         ; work         ;
;             |andGate:and_0|   ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |alu|convertToNegative:con1|incrementer16Bit:inc0|halfAdder:h13|andGate:and_0  ; andGate           ; work         ;
;             |xorGate:xor_0|   ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |alu|convertToNegative:con1|incrementer16Bit:inc0|halfAdder:h13|xorGate:xor_0  ; xorGate           ; work         ;
;          |halfAdder:h14|      ; 1 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |alu|convertToNegative:con1|incrementer16Bit:inc0|halfAdder:h14                ; halfAdder         ; work         ;
;             |xorGate:xor_0|   ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |alu|convertToNegative:con1|incrementer16Bit:inc0|halfAdder:h14|xorGate:xor_0  ; xorGate           ; work         ;
;          |halfAdder:h15|      ; 1 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |alu|convertToNegative:con1|incrementer16Bit:inc0|halfAdder:h15                ; halfAdder         ; work         ;
;             |xorGate:xor_0|   ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |alu|convertToNegative:con1|incrementer16Bit:inc0|halfAdder:h15|xorGate:xor_0  ; xorGate           ; work         ;
;          |halfAdder:h16|      ; 1 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |alu|convertToNegative:con1|incrementer16Bit:inc0|halfAdder:h16                ; halfAdder         ; work         ;
;             |xorGate:xor_0|   ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |alu|convertToNegative:con1|incrementer16Bit:inc0|halfAdder:h16|xorGate:xor_0  ; xorGate           ; work         ;
;          |halfAdder:h2|       ; 1 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |alu|convertToNegative:con1|incrementer16Bit:inc0|halfAdder:h2                 ; halfAdder         ; work         ;
;             |xorGate:xor_0|   ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |alu|convertToNegative:con1|incrementer16Bit:inc0|halfAdder:h2|xorGate:xor_0   ; xorGate           ; work         ;
;          |halfAdder:h3|       ; 1 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |alu|convertToNegative:con1|incrementer16Bit:inc0|halfAdder:h3                 ; halfAdder         ; work         ;
;             |xorGate:xor_0|   ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |alu|convertToNegative:con1|incrementer16Bit:inc0|halfAdder:h3|xorGate:xor_0   ; xorGate           ; work         ;
;          |halfAdder:h4|       ; 2 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |alu|convertToNegative:con1|incrementer16Bit:inc0|halfAdder:h4                 ; halfAdder         ; work         ;
;             |andGate:and_0|   ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |alu|convertToNegative:con1|incrementer16Bit:inc0|halfAdder:h4|andGate:and_0   ; andGate           ; work         ;
;             |xorGate:xor_0|   ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |alu|convertToNegative:con1|incrementer16Bit:inc0|halfAdder:h4|xorGate:xor_0   ; xorGate           ; work         ;
;          |halfAdder:h5|       ; 1 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |alu|convertToNegative:con1|incrementer16Bit:inc0|halfAdder:h5                 ; halfAdder         ; work         ;
;             |xorGate:xor_0|   ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |alu|convertToNegative:con1|incrementer16Bit:inc0|halfAdder:h5|xorGate:xor_0   ; xorGate           ; work         ;
;          |halfAdder:h6|       ; 1 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |alu|convertToNegative:con1|incrementer16Bit:inc0|halfAdder:h6                 ; halfAdder         ; work         ;
;             |xorGate:xor_0|   ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |alu|convertToNegative:con1|incrementer16Bit:inc0|halfAdder:h6|xorGate:xor_0   ; xorGate           ; work         ;
;          |halfAdder:h7|       ; 2 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |alu|convertToNegative:con1|incrementer16Bit:inc0|halfAdder:h7                 ; halfAdder         ; work         ;
;             |andGate:and_0|   ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |alu|convertToNegative:con1|incrementer16Bit:inc0|halfAdder:h7|andGate:and_0   ; andGate           ; work         ;
;             |xorGate:xor_0|   ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |alu|convertToNegative:con1|incrementer16Bit:inc0|halfAdder:h7|xorGate:xor_0   ; xorGate           ; work         ;
;          |halfAdder:h8|       ; 1 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |alu|convertToNegative:con1|incrementer16Bit:inc0|halfAdder:h8                 ; halfAdder         ; work         ;
;             |xorGate:xor_0|   ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |alu|convertToNegative:con1|incrementer16Bit:inc0|halfAdder:h8|xorGate:xor_0   ; xorGate           ; work         ;
;          |halfAdder:h9|       ; 1 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |alu|convertToNegative:con1|incrementer16Bit:inc0|halfAdder:h9                 ; halfAdder         ; work         ;
;             |xorGate:xor_0|   ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |alu|convertToNegative:con1|incrementer16Bit:inc0|halfAdder:h9|xorGate:xor_0   ; xorGate           ; work         ;
;    |convertToNegative:con2|   ; 19 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |alu|convertToNegative:con2                                                    ; convertToNegative ; work         ;
;       |incrementer16Bit:inc0| ; 19 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |alu|convertToNegative:con2|incrementer16Bit:inc0                              ; incrementer16Bit  ; work         ;
;          |halfAdder:h10|      ; 2 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |alu|convertToNegative:con2|incrementer16Bit:inc0|halfAdder:h10                ; halfAdder         ; work         ;
;             |andGate:and_0|   ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |alu|convertToNegative:con2|incrementer16Bit:inc0|halfAdder:h10|andGate:and_0  ; andGate           ; work         ;
;             |xorGate:xor_0|   ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |alu|convertToNegative:con2|incrementer16Bit:inc0|halfAdder:h10|xorGate:xor_0  ; xorGate           ; work         ;
;          |halfAdder:h11|      ; 1 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |alu|convertToNegative:con2|incrementer16Bit:inc0|halfAdder:h11                ; halfAdder         ; work         ;
;             |xorGate:xor_0|   ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |alu|convertToNegative:con2|incrementer16Bit:inc0|halfAdder:h11|xorGate:xor_0  ; xorGate           ; work         ;
;          |halfAdder:h12|      ; 1 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |alu|convertToNegative:con2|incrementer16Bit:inc0|halfAdder:h12                ; halfAdder         ; work         ;
;             |xorGate:xor_0|   ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |alu|convertToNegative:con2|incrementer16Bit:inc0|halfAdder:h12|xorGate:xor_0  ; xorGate           ; work         ;
;          |halfAdder:h13|      ; 2 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |alu|convertToNegative:con2|incrementer16Bit:inc0|halfAdder:h13                ; halfAdder         ; work         ;
;             |andGate:and_0|   ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |alu|convertToNegative:con2|incrementer16Bit:inc0|halfAdder:h13|andGate:and_0  ; andGate           ; work         ;
;             |xorGate:xor_0|   ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |alu|convertToNegative:con2|incrementer16Bit:inc0|halfAdder:h13|xorGate:xor_0  ; xorGate           ; work         ;
;          |halfAdder:h14|      ; 1 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |alu|convertToNegative:con2|incrementer16Bit:inc0|halfAdder:h14                ; halfAdder         ; work         ;
;             |xorGate:xor_0|   ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |alu|convertToNegative:con2|incrementer16Bit:inc0|halfAdder:h14|xorGate:xor_0  ; xorGate           ; work         ;
;          |halfAdder:h15|      ; 1 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |alu|convertToNegative:con2|incrementer16Bit:inc0|halfAdder:h15                ; halfAdder         ; work         ;
;             |xorGate:xor_0|   ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |alu|convertToNegative:con2|incrementer16Bit:inc0|halfAdder:h15|xorGate:xor_0  ; xorGate           ; work         ;
;          |halfAdder:h16|      ; 1 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |alu|convertToNegative:con2|incrementer16Bit:inc0|halfAdder:h16                ; halfAdder         ; work         ;
;             |xorGate:xor_0|   ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |alu|convertToNegative:con2|incrementer16Bit:inc0|halfAdder:h16|xorGate:xor_0  ; xorGate           ; work         ;
;          |halfAdder:h2|       ; 1 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |alu|convertToNegative:con2|incrementer16Bit:inc0|halfAdder:h2                 ; halfAdder         ; work         ;
;             |xorGate:xor_0|   ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |alu|convertToNegative:con2|incrementer16Bit:inc0|halfAdder:h2|xorGate:xor_0   ; xorGate           ; work         ;
;          |halfAdder:h3|       ; 1 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |alu|convertToNegative:con2|incrementer16Bit:inc0|halfAdder:h3                 ; halfAdder         ; work         ;
;             |xorGate:xor_0|   ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |alu|convertToNegative:con2|incrementer16Bit:inc0|halfAdder:h3|xorGate:xor_0   ; xorGate           ; work         ;
;          |halfAdder:h4|       ; 2 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |alu|convertToNegative:con2|incrementer16Bit:inc0|halfAdder:h4                 ; halfAdder         ; work         ;
;             |andGate:and_0|   ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |alu|convertToNegative:con2|incrementer16Bit:inc0|halfAdder:h4|andGate:and_0   ; andGate           ; work         ;
;             |xorGate:xor_0|   ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |alu|convertToNegative:con2|incrementer16Bit:inc0|halfAdder:h4|xorGate:xor_0   ; xorGate           ; work         ;
;          |halfAdder:h5|       ; 1 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |alu|convertToNegative:con2|incrementer16Bit:inc0|halfAdder:h5                 ; halfAdder         ; work         ;
;             |xorGate:xor_0|   ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |alu|convertToNegative:con2|incrementer16Bit:inc0|halfAdder:h5|xorGate:xor_0   ; xorGate           ; work         ;
;          |halfAdder:h6|       ; 1 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |alu|convertToNegative:con2|incrementer16Bit:inc0|halfAdder:h6                 ; halfAdder         ; work         ;
;             |xorGate:xor_0|   ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |alu|convertToNegative:con2|incrementer16Bit:inc0|halfAdder:h6|xorGate:xor_0   ; xorGate           ; work         ;
;          |halfAdder:h7|       ; 2 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |alu|convertToNegative:con2|incrementer16Bit:inc0|halfAdder:h7                 ; halfAdder         ; work         ;
;             |andGate:and_0|   ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |alu|convertToNegative:con2|incrementer16Bit:inc0|halfAdder:h7|andGate:and_0   ; andGate           ; work         ;
;             |xorGate:xor_0|   ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |alu|convertToNegative:con2|incrementer16Bit:inc0|halfAdder:h7|xorGate:xor_0   ; xorGate           ; work         ;
;          |halfAdder:h8|       ; 1 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |alu|convertToNegative:con2|incrementer16Bit:inc0|halfAdder:h8                 ; halfAdder         ; work         ;
;             |xorGate:xor_0|   ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |alu|convertToNegative:con2|incrementer16Bit:inc0|halfAdder:h8|xorGate:xor_0   ; xorGate           ; work         ;
;          |halfAdder:h9|       ; 1 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |alu|convertToNegative:con2|incrementer16Bit:inc0|halfAdder:h9                 ; halfAdder         ; work         ;
;             |xorGate:xor_0|   ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |alu|convertToNegative:con2|incrementer16Bit:inc0|halfAdder:h9|xorGate:xor_0   ; xorGate           ; work         ;
;    |incrementer16Bit:inc0|    ; 18 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |alu|incrementer16Bit:inc0                                                     ; incrementer16Bit  ; work         ;
;       |halfAdder:h10|         ; 2 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |alu|incrementer16Bit:inc0|halfAdder:h10                                       ; halfAdder         ; work         ;
;          |andGate:and_0|      ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |alu|incrementer16Bit:inc0|halfAdder:h10|andGate:and_0                         ; andGate           ; work         ;
;          |xorGate:xor_0|      ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |alu|incrementer16Bit:inc0|halfAdder:h10|xorGate:xor_0                         ; xorGate           ; work         ;
;       |halfAdder:h11|         ; 1 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |alu|incrementer16Bit:inc0|halfAdder:h11                                       ; halfAdder         ; work         ;
;          |xorGate:xor_0|      ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |alu|incrementer16Bit:inc0|halfAdder:h11|xorGate:xor_0                         ; xorGate           ; work         ;
;       |halfAdder:h12|         ; 1 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |alu|incrementer16Bit:inc0|halfAdder:h12                                       ; halfAdder         ; work         ;
;          |xorGate:xor_0|      ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |alu|incrementer16Bit:inc0|halfAdder:h12|xorGate:xor_0                         ; xorGate           ; work         ;
;       |halfAdder:h13|         ; 2 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |alu|incrementer16Bit:inc0|halfAdder:h13                                       ; halfAdder         ; work         ;
;          |andGate:and_0|      ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |alu|incrementer16Bit:inc0|halfAdder:h13|andGate:and_0                         ; andGate           ; work         ;
;          |xorGate:xor_0|      ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |alu|incrementer16Bit:inc0|halfAdder:h13|xorGate:xor_0                         ; xorGate           ; work         ;
;       |halfAdder:h14|         ; 1 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |alu|incrementer16Bit:inc0|halfAdder:h14                                       ; halfAdder         ; work         ;
;          |xorGate:xor_0|      ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |alu|incrementer16Bit:inc0|halfAdder:h14|xorGate:xor_0                         ; xorGate           ; work         ;
;       |halfAdder:h15|         ; 1 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |alu|incrementer16Bit:inc0|halfAdder:h15                                       ; halfAdder         ; work         ;
;          |xorGate:xor_0|      ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |alu|incrementer16Bit:inc0|halfAdder:h15|xorGate:xor_0                         ; xorGate           ; work         ;
;       |halfAdder:h16|         ; 1 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |alu|incrementer16Bit:inc0|halfAdder:h16                                       ; halfAdder         ; work         ;
;          |xorGate:xor_0|      ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |alu|incrementer16Bit:inc0|halfAdder:h16|xorGate:xor_0                         ; xorGate           ; work         ;
;       |halfAdder:h3|          ; 1 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |alu|incrementer16Bit:inc0|halfAdder:h3                                        ; halfAdder         ; work         ;
;          |xorGate:xor_0|      ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |alu|incrementer16Bit:inc0|halfAdder:h3|xorGate:xor_0                          ; xorGate           ; work         ;
;       |halfAdder:h4|          ; 2 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |alu|incrementer16Bit:inc0|halfAdder:h4                                        ; halfAdder         ; work         ;
;          |andGate:and_0|      ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |alu|incrementer16Bit:inc0|halfAdder:h4|andGate:and_0                          ; andGate           ; work         ;
;          |xorGate:xor_0|      ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |alu|incrementer16Bit:inc0|halfAdder:h4|xorGate:xor_0                          ; xorGate           ; work         ;
;       |halfAdder:h5|          ; 1 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |alu|incrementer16Bit:inc0|halfAdder:h5                                        ; halfAdder         ; work         ;
;          |xorGate:xor_0|      ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |alu|incrementer16Bit:inc0|halfAdder:h5|xorGate:xor_0                          ; xorGate           ; work         ;
;       |halfAdder:h6|          ; 1 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |alu|incrementer16Bit:inc0|halfAdder:h6                                        ; halfAdder         ; work         ;
;          |xorGate:xor_0|      ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |alu|incrementer16Bit:inc0|halfAdder:h6|xorGate:xor_0                          ; xorGate           ; work         ;
;       |halfAdder:h7|          ; 2 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |alu|incrementer16Bit:inc0|halfAdder:h7                                        ; halfAdder         ; work         ;
;          |andGate:and_0|      ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |alu|incrementer16Bit:inc0|halfAdder:h7|andGate:and_0                          ; andGate           ; work         ;
;          |xorGate:xor_0|      ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |alu|incrementer16Bit:inc0|halfAdder:h7|xorGate:xor_0                          ; xorGate           ; work         ;
;       |halfAdder:h8|          ; 1 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |alu|incrementer16Bit:inc0|halfAdder:h8                                        ; halfAdder         ; work         ;
;          |xorGate:xor_0|      ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |alu|incrementer16Bit:inc0|halfAdder:h8|xorGate:xor_0                          ; xorGate           ; work         ;
;       |halfAdder:h9|          ; 1 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |alu|incrementer16Bit:inc0|halfAdder:h9                                        ; halfAdder         ; work         ;
;          |xorGate:xor_0|      ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |alu|incrementer16Bit:inc0|halfAdder:h9|xorGate:xor_0                          ; xorGate           ; work         ;
;    |incrementer16Bit:inc1|    ; 18 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |alu|incrementer16Bit:inc1                                                     ; incrementer16Bit  ; work         ;
;       |halfAdder:h10|         ; 2 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |alu|incrementer16Bit:inc1|halfAdder:h10                                       ; halfAdder         ; work         ;
;          |andGate:and_0|      ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |alu|incrementer16Bit:inc1|halfAdder:h10|andGate:and_0                         ; andGate           ; work         ;
;          |xorGate:xor_0|      ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |alu|incrementer16Bit:inc1|halfAdder:h10|xorGate:xor_0                         ; xorGate           ; work         ;
;       |halfAdder:h11|         ; 1 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |alu|incrementer16Bit:inc1|halfAdder:h11                                       ; halfAdder         ; work         ;
;          |xorGate:xor_0|      ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |alu|incrementer16Bit:inc1|halfAdder:h11|xorGate:xor_0                         ; xorGate           ; work         ;
;       |halfAdder:h12|         ; 1 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |alu|incrementer16Bit:inc1|halfAdder:h12                                       ; halfAdder         ; work         ;
;          |xorGate:xor_0|      ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |alu|incrementer16Bit:inc1|halfAdder:h12|xorGate:xor_0                         ; xorGate           ; work         ;
;       |halfAdder:h13|         ; 2 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |alu|incrementer16Bit:inc1|halfAdder:h13                                       ; halfAdder         ; work         ;
;          |andGate:and_0|      ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |alu|incrementer16Bit:inc1|halfAdder:h13|andGate:and_0                         ; andGate           ; work         ;
;          |xorGate:xor_0|      ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |alu|incrementer16Bit:inc1|halfAdder:h13|xorGate:xor_0                         ; xorGate           ; work         ;
;       |halfAdder:h14|         ; 1 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |alu|incrementer16Bit:inc1|halfAdder:h14                                       ; halfAdder         ; work         ;
;          |xorGate:xor_0|      ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |alu|incrementer16Bit:inc1|halfAdder:h14|xorGate:xor_0                         ; xorGate           ; work         ;
;       |halfAdder:h15|         ; 1 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |alu|incrementer16Bit:inc1|halfAdder:h15                                       ; halfAdder         ; work         ;
;          |xorGate:xor_0|      ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |alu|incrementer16Bit:inc1|halfAdder:h15|xorGate:xor_0                         ; xorGate           ; work         ;
;       |halfAdder:h16|         ; 1 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |alu|incrementer16Bit:inc1|halfAdder:h16                                       ; halfAdder         ; work         ;
;          |xorGate:xor_0|      ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |alu|incrementer16Bit:inc1|halfAdder:h16|xorGate:xor_0                         ; xorGate           ; work         ;
;       |halfAdder:h3|          ; 1 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |alu|incrementer16Bit:inc1|halfAdder:h3                                        ; halfAdder         ; work         ;
;          |xorGate:xor_0|      ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |alu|incrementer16Bit:inc1|halfAdder:h3|xorGate:xor_0                          ; xorGate           ; work         ;
;       |halfAdder:h4|          ; 2 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |alu|incrementer16Bit:inc1|halfAdder:h4                                        ; halfAdder         ; work         ;
;          |andGate:and_0|      ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |alu|incrementer16Bit:inc1|halfAdder:h4|andGate:and_0                          ; andGate           ; work         ;
;          |xorGate:xor_0|      ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |alu|incrementer16Bit:inc1|halfAdder:h4|xorGate:xor_0                          ; xorGate           ; work         ;
;       |halfAdder:h5|          ; 1 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |alu|incrementer16Bit:inc1|halfAdder:h5                                        ; halfAdder         ; work         ;
;          |xorGate:xor_0|      ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |alu|incrementer16Bit:inc1|halfAdder:h5|xorGate:xor_0                          ; xorGate           ; work         ;
;       |halfAdder:h6|          ; 1 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |alu|incrementer16Bit:inc1|halfAdder:h6                                        ; halfAdder         ; work         ;
;          |xorGate:xor_0|      ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |alu|incrementer16Bit:inc1|halfAdder:h6|xorGate:xor_0                          ; xorGate           ; work         ;
;       |halfAdder:h7|          ; 2 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |alu|incrementer16Bit:inc1|halfAdder:h7                                        ; halfAdder         ; work         ;
;          |andGate:and_0|      ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |alu|incrementer16Bit:inc1|halfAdder:h7|andGate:and_0                          ; andGate           ; work         ;
;          |xorGate:xor_0|      ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |alu|incrementer16Bit:inc1|halfAdder:h7|xorGate:xor_0                          ; xorGate           ; work         ;
;       |halfAdder:h8|          ; 1 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |alu|incrementer16Bit:inc1|halfAdder:h8                                        ; halfAdder         ; work         ;
;          |xorGate:xor_0|      ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |alu|incrementer16Bit:inc1|halfAdder:h8|xorGate:xor_0                          ; xorGate           ; work         ;
;       |halfAdder:h9|          ; 1 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |alu|incrementer16Bit:inc1|halfAdder:h9                                        ; halfAdder         ; work         ;
;          |xorGate:xor_0|      ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |alu|incrementer16Bit:inc1|halfAdder:h9|xorGate:xor_0                          ; xorGate           ; work         ;
;    |sixteenBitAnd:and16|      ; 2 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |alu|sixteenBitAnd:and16                                                       ; sixteenBitAnd     ; work         ;
;       |andGate:and16|         ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |alu|sixteenBitAnd:and16|andGate:and16                                         ; andGate           ; work         ;
;       |andGate:and1|          ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |alu|sixteenBitAnd:and16|andGate:and1                                          ; andGate           ; work         ;
;    |sixteenBitOr:or16|        ; 16 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |alu|sixteenBitOr:or16                                                         ; sixteenBitOr      ; work         ;
;       |orGate:or10|           ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |alu|sixteenBitOr:or16|orGate:or10                                             ; orGate            ; work         ;
;       |orGate:or11|           ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |alu|sixteenBitOr:or16|orGate:or11                                             ; orGate            ; work         ;
;       |orGate:or12|           ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |alu|sixteenBitOr:or16|orGate:or12                                             ; orGate            ; work         ;
;       |orGate:or13|           ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |alu|sixteenBitOr:or16|orGate:or13                                             ; orGate            ; work         ;
;       |orGate:or14|           ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |alu|sixteenBitOr:or16|orGate:or14                                             ; orGate            ; work         ;
;       |orGate:or15|           ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |alu|sixteenBitOr:or16|orGate:or15                                             ; orGate            ; work         ;
;       |orGate:or16|           ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |alu|sixteenBitOr:or16|orGate:or16                                             ; orGate            ; work         ;
;       |orGate:or1|            ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |alu|sixteenBitOr:or16|orGate:or1                                              ; orGate            ; work         ;
;       |orGate:or2|            ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |alu|sixteenBitOr:or16|orGate:or2                                              ; orGate            ; work         ;
;       |orGate:or3|            ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |alu|sixteenBitOr:or16|orGate:or3                                              ; orGate            ; work         ;
;       |orGate:or4|            ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |alu|sixteenBitOr:or16|orGate:or4                                              ; orGate            ; work         ;
;       |orGate:or5|            ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |alu|sixteenBitOr:or16|orGate:or5                                              ; orGate            ; work         ;
;       |orGate:or6|            ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |alu|sixteenBitOr:or16|orGate:or6                                              ; orGate            ; work         ;
;       |orGate:or7|            ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |alu|sixteenBitOr:or16|orGate:or7                                              ; orGate            ; work         ;
;       |orGate:or8|            ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |alu|sixteenBitOr:or16|orGate:or8                                              ; orGate            ; work         ;
;       |orGate:or9|            ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |alu|sixteenBitOr:or16|orGate:or9                                              ; orGate            ; work         ;
;    |subtractor16bit:sub0|     ; 42 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |alu|subtractor16bit:sub0                                                      ; subtractor16bit   ; work         ;
;       |fullSubtractor:FS10|   ; 3 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |alu|subtractor16bit:sub0|fullSubtractor:FS10                                  ; fullSubtractor    ; work         ;
;          |halfSubtractor:fs0| ; 1 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |alu|subtractor16bit:sub0|fullSubtractor:FS10|halfSubtractor:fs0               ; halfSubtractor    ; work         ;
;             |andGate:and0|    ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |alu|subtractor16bit:sub0|fullSubtractor:FS10|halfSubtractor:fs0|andGate:and0  ; andGate           ; work         ;
;          |halfSubtractor:fs1| ; 1 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |alu|subtractor16bit:sub0|fullSubtractor:FS10|halfSubtractor:fs1               ; halfSubtractor    ; work         ;
;             |xorGate:xor_0|   ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |alu|subtractor16bit:sub0|fullSubtractor:FS10|halfSubtractor:fs1|xorGate:xor_0 ; xorGate           ; work         ;
;          |orGate:or_0|        ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |alu|subtractor16bit:sub0|fullSubtractor:FS10|orGate:or_0                      ; orGate            ; work         ;
;       |fullSubtractor:FS11|   ; 3 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |alu|subtractor16bit:sub0|fullSubtractor:FS11                                  ; fullSubtractor    ; work         ;
;          |halfSubtractor:fs0| ; 1 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |alu|subtractor16bit:sub0|fullSubtractor:FS11|halfSubtractor:fs0               ; halfSubtractor    ; work         ;
;             |andGate:and0|    ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |alu|subtractor16bit:sub0|fullSubtractor:FS11|halfSubtractor:fs0|andGate:and0  ; andGate           ; work         ;
;          |halfSubtractor:fs1| ; 1 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |alu|subtractor16bit:sub0|fullSubtractor:FS11|halfSubtractor:fs1               ; halfSubtractor    ; work         ;
;             |xorGate:xor_0|   ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |alu|subtractor16bit:sub0|fullSubtractor:FS11|halfSubtractor:fs1|xorGate:xor_0 ; xorGate           ; work         ;
;          |orGate:or_0|        ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |alu|subtractor16bit:sub0|fullSubtractor:FS11|orGate:or_0                      ; orGate            ; work         ;
;       |fullSubtractor:FS12|   ; 3 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |alu|subtractor16bit:sub0|fullSubtractor:FS12                                  ; fullSubtractor    ; work         ;
;          |halfSubtractor:fs0| ; 1 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |alu|subtractor16bit:sub0|fullSubtractor:FS12|halfSubtractor:fs0               ; halfSubtractor    ; work         ;
;             |andGate:and0|    ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |alu|subtractor16bit:sub0|fullSubtractor:FS12|halfSubtractor:fs0|andGate:and0  ; andGate           ; work         ;
;          |halfSubtractor:fs1| ; 1 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |alu|subtractor16bit:sub0|fullSubtractor:FS12|halfSubtractor:fs1               ; halfSubtractor    ; work         ;
;             |xorGate:xor_0|   ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |alu|subtractor16bit:sub0|fullSubtractor:FS12|halfSubtractor:fs1|xorGate:xor_0 ; xorGate           ; work         ;
;          |orGate:or_0|        ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |alu|subtractor16bit:sub0|fullSubtractor:FS12|orGate:or_0                      ; orGate            ; work         ;
;       |fullSubtractor:FS13|   ; 3 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |alu|subtractor16bit:sub0|fullSubtractor:FS13                                  ; fullSubtractor    ; work         ;
;          |halfSubtractor:fs0| ; 1 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |alu|subtractor16bit:sub0|fullSubtractor:FS13|halfSubtractor:fs0               ; halfSubtractor    ; work         ;
;             |andGate:and0|    ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |alu|subtractor16bit:sub0|fullSubtractor:FS13|halfSubtractor:fs0|andGate:and0  ; andGate           ; work         ;
;          |halfSubtractor:fs1| ; 1 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |alu|subtractor16bit:sub0|fullSubtractor:FS13|halfSubtractor:fs1               ; halfSubtractor    ; work         ;
;             |xorGate:xor_0|   ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |alu|subtractor16bit:sub0|fullSubtractor:FS13|halfSubtractor:fs1|xorGate:xor_0 ; xorGate           ; work         ;
;          |orGate:or_0|        ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |alu|subtractor16bit:sub0|fullSubtractor:FS13|orGate:or_0                      ; orGate            ; work         ;
;       |fullSubtractor:FS14|   ; 3 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |alu|subtractor16bit:sub0|fullSubtractor:FS14                                  ; fullSubtractor    ; work         ;
;          |halfSubtractor:fs0| ; 1 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |alu|subtractor16bit:sub0|fullSubtractor:FS14|halfSubtractor:fs0               ; halfSubtractor    ; work         ;
;             |andGate:and0|    ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |alu|subtractor16bit:sub0|fullSubtractor:FS14|halfSubtractor:fs0|andGate:and0  ; andGate           ; work         ;
;          |halfSubtractor:fs1| ; 1 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |alu|subtractor16bit:sub0|fullSubtractor:FS14|halfSubtractor:fs1               ; halfSubtractor    ; work         ;
;             |xorGate:xor_0|   ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |alu|subtractor16bit:sub0|fullSubtractor:FS14|halfSubtractor:fs1|xorGate:xor_0 ; xorGate           ; work         ;
;          |orGate:or_0|        ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |alu|subtractor16bit:sub0|fullSubtractor:FS14|orGate:or_0                      ; orGate            ; work         ;
;       |fullSubtractor:FS15|   ; 2 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |alu|subtractor16bit:sub0|fullSubtractor:FS15                                  ; fullSubtractor    ; work         ;
;          |halfSubtractor:fs0| ; 1 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |alu|subtractor16bit:sub0|fullSubtractor:FS15|halfSubtractor:fs0               ; halfSubtractor    ; work         ;
;             |andGate:and0|    ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |alu|subtractor16bit:sub0|fullSubtractor:FS15|halfSubtractor:fs0|andGate:and0  ; andGate           ; work         ;
;          |halfSubtractor:fs1| ; 1 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |alu|subtractor16bit:sub0|fullSubtractor:FS15|halfSubtractor:fs1               ; halfSubtractor    ; work         ;
;             |xorGate:xor_0|   ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |alu|subtractor16bit:sub0|fullSubtractor:FS15|halfSubtractor:fs1|xorGate:xor_0 ; xorGate           ; work         ;
;       |fullSubtractor:FS16|   ; 1 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |alu|subtractor16bit:sub0|fullSubtractor:FS16                                  ; fullSubtractor    ; work         ;
;          |halfSubtractor:fs1| ; 1 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |alu|subtractor16bit:sub0|fullSubtractor:FS16|halfSubtractor:fs1               ; halfSubtractor    ; work         ;
;             |xorGate:xor_0|   ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |alu|subtractor16bit:sub0|fullSubtractor:FS16|halfSubtractor:fs1|xorGate:xor_0 ; xorGate           ; work         ;
;       |fullSubtractor:FS2|    ; 3 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |alu|subtractor16bit:sub0|fullSubtractor:FS2                                   ; fullSubtractor    ; work         ;
;          |halfSubtractor:fs0| ; 1 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |alu|subtractor16bit:sub0|fullSubtractor:FS2|halfSubtractor:fs0                ; halfSubtractor    ; work         ;
;             |andGate:and0|    ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |alu|subtractor16bit:sub0|fullSubtractor:FS2|halfSubtractor:fs0|andGate:and0   ; andGate           ; work         ;
;          |halfSubtractor:fs1| ; 1 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |alu|subtractor16bit:sub0|fullSubtractor:FS2|halfSubtractor:fs1                ; halfSubtractor    ; work         ;
;             |xorGate:xor_0|   ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |alu|subtractor16bit:sub0|fullSubtractor:FS2|halfSubtractor:fs1|xorGate:xor_0  ; xorGate           ; work         ;
;          |orGate:or_0|        ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |alu|subtractor16bit:sub0|fullSubtractor:FS2|orGate:or_0                       ; orGate            ; work         ;
;       |fullSubtractor:FS3|    ; 2 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |alu|subtractor16bit:sub0|fullSubtractor:FS3                                   ; fullSubtractor    ; work         ;
;          |halfSubtractor:fs0| ; 1 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |alu|subtractor16bit:sub0|fullSubtractor:FS3|halfSubtractor:fs0                ; halfSubtractor    ; work         ;
;             |andGate:and0|    ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |alu|subtractor16bit:sub0|fullSubtractor:FS3|halfSubtractor:fs0|andGate:and0   ; andGate           ; work         ;
;          |halfSubtractor:fs1| ; 1 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |alu|subtractor16bit:sub0|fullSubtractor:FS3|halfSubtractor:fs1                ; halfSubtractor    ; work         ;
;             |xorGate:xor_0|   ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |alu|subtractor16bit:sub0|fullSubtractor:FS3|halfSubtractor:fs1|xorGate:xor_0  ; xorGate           ; work         ;
;       |fullSubtractor:FS4|    ; 4 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |alu|subtractor16bit:sub0|fullSubtractor:FS4                                   ; fullSubtractor    ; work         ;
;          |halfSubtractor:fs0| ; 1 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |alu|subtractor16bit:sub0|fullSubtractor:FS4|halfSubtractor:fs0                ; halfSubtractor    ; work         ;
;             |andGate:and0|    ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |alu|subtractor16bit:sub0|fullSubtractor:FS4|halfSubtractor:fs0|andGate:and0   ; andGate           ; work         ;
;          |halfSubtractor:fs1| ; 2 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |alu|subtractor16bit:sub0|fullSubtractor:FS4|halfSubtractor:fs1                ; halfSubtractor    ; work         ;
;             |andGate:and0|    ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |alu|subtractor16bit:sub0|fullSubtractor:FS4|halfSubtractor:fs1|andGate:and0   ; andGate           ; work         ;
;             |xorGate:xor_0|   ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |alu|subtractor16bit:sub0|fullSubtractor:FS4|halfSubtractor:fs1|xorGate:xor_0  ; xorGate           ; work         ;
;          |orGate:or_0|        ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |alu|subtractor16bit:sub0|fullSubtractor:FS4|orGate:or_0                       ; orGate            ; work         ;
;       |fullSubtractor:FS5|    ; 3 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |alu|subtractor16bit:sub0|fullSubtractor:FS5                                   ; fullSubtractor    ; work         ;
;          |halfSubtractor:fs0| ; 1 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |alu|subtractor16bit:sub0|fullSubtractor:FS5|halfSubtractor:fs0                ; halfSubtractor    ; work         ;
;             |andGate:and0|    ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |alu|subtractor16bit:sub0|fullSubtractor:FS5|halfSubtractor:fs0|andGate:and0   ; andGate           ; work         ;
;          |halfSubtractor:fs1| ; 1 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |alu|subtractor16bit:sub0|fullSubtractor:FS5|halfSubtractor:fs1                ; halfSubtractor    ; work         ;
;             |xorGate:xor_0|   ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |alu|subtractor16bit:sub0|fullSubtractor:FS5|halfSubtractor:fs1|xorGate:xor_0  ; xorGate           ; work         ;
;          |orGate:or_0|        ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |alu|subtractor16bit:sub0|fullSubtractor:FS5|orGate:or_0                       ; orGate            ; work         ;
;       |fullSubtractor:FS6|    ; 3 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |alu|subtractor16bit:sub0|fullSubtractor:FS6                                   ; fullSubtractor    ; work         ;
;          |halfSubtractor:fs0| ; 1 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |alu|subtractor16bit:sub0|fullSubtractor:FS6|halfSubtractor:fs0                ; halfSubtractor    ; work         ;
;             |andGate:and0|    ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |alu|subtractor16bit:sub0|fullSubtractor:FS6|halfSubtractor:fs0|andGate:and0   ; andGate           ; work         ;
;          |halfSubtractor:fs1| ; 1 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |alu|subtractor16bit:sub0|fullSubtractor:FS6|halfSubtractor:fs1                ; halfSubtractor    ; work         ;
;             |xorGate:xor_0|   ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |alu|subtractor16bit:sub0|fullSubtractor:FS6|halfSubtractor:fs1|xorGate:xor_0  ; xorGate           ; work         ;
;          |orGate:or_0|        ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |alu|subtractor16bit:sub0|fullSubtractor:FS6|orGate:or_0                       ; orGate            ; work         ;
;       |fullSubtractor:FS7|    ; 3 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |alu|subtractor16bit:sub0|fullSubtractor:FS7                                   ; fullSubtractor    ; work         ;
;          |halfSubtractor:fs0| ; 1 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |alu|subtractor16bit:sub0|fullSubtractor:FS7|halfSubtractor:fs0                ; halfSubtractor    ; work         ;
;             |andGate:and0|    ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |alu|subtractor16bit:sub0|fullSubtractor:FS7|halfSubtractor:fs0|andGate:and0   ; andGate           ; work         ;
;          |halfSubtractor:fs1| ; 1 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |alu|subtractor16bit:sub0|fullSubtractor:FS7|halfSubtractor:fs1                ; halfSubtractor    ; work         ;
;             |xorGate:xor_0|   ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |alu|subtractor16bit:sub0|fullSubtractor:FS7|halfSubtractor:fs1|xorGate:xor_0  ; xorGate           ; work         ;
;          |orGate:or_0|        ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |alu|subtractor16bit:sub0|fullSubtractor:FS7|orGate:or_0                       ; orGate            ; work         ;
;       |fullSubtractor:FS8|    ; 3 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |alu|subtractor16bit:sub0|fullSubtractor:FS8                                   ; fullSubtractor    ; work         ;
;          |halfSubtractor:fs0| ; 1 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |alu|subtractor16bit:sub0|fullSubtractor:FS8|halfSubtractor:fs0                ; halfSubtractor    ; work         ;
;             |andGate:and0|    ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |alu|subtractor16bit:sub0|fullSubtractor:FS8|halfSubtractor:fs0|andGate:and0   ; andGate           ; work         ;
;          |halfSubtractor:fs1| ; 1 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |alu|subtractor16bit:sub0|fullSubtractor:FS8|halfSubtractor:fs1                ; halfSubtractor    ; work         ;
;             |xorGate:xor_0|   ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |alu|subtractor16bit:sub0|fullSubtractor:FS8|halfSubtractor:fs1|xorGate:xor_0  ; xorGate           ; work         ;
;          |orGate:or_0|        ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |alu|subtractor16bit:sub0|fullSubtractor:FS8|orGate:or_0                       ; orGate            ; work         ;
;       |fullSubtractor:FS9|    ; 3 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |alu|subtractor16bit:sub0|fullSubtractor:FS9                                   ; fullSubtractor    ; work         ;
;          |halfSubtractor:fs0| ; 1 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |alu|subtractor16bit:sub0|fullSubtractor:FS9|halfSubtractor:fs0                ; halfSubtractor    ; work         ;
;             |andGate:and0|    ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |alu|subtractor16bit:sub0|fullSubtractor:FS9|halfSubtractor:fs0|andGate:and0   ; andGate           ; work         ;
;          |halfSubtractor:fs1| ; 1 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |alu|subtractor16bit:sub0|fullSubtractor:FS9|halfSubtractor:fs1                ; halfSubtractor    ; work         ;
;             |xorGate:xor_0|   ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |alu|subtractor16bit:sub0|fullSubtractor:FS9|halfSubtractor:fs1|xorGate:xor_0  ; xorGate           ; work         ;
;          |orGate:or_0|        ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |alu|subtractor16bit:sub0|fullSubtractor:FS9|orGate:or_0                       ; orGate            ; work         ;
;    |subtractor16bit:sub1|     ; 30 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |alu|subtractor16bit:sub1                                                      ; subtractor16bit   ; work         ;
;       |fullSubtractor:FS10|   ; 2 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |alu|subtractor16bit:sub1|fullSubtractor:FS10                                  ; fullSubtractor    ; work         ;
;          |halfSubtractor:fs1| ; 1 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |alu|subtractor16bit:sub1|fullSubtractor:FS10|halfSubtractor:fs1               ; halfSubtractor    ; work         ;
;             |xorGate:xor_0|   ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |alu|subtractor16bit:sub1|fullSubtractor:FS10|halfSubtractor:fs1|xorGate:xor_0 ; xorGate           ; work         ;
;          |orGate:or_0|        ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |alu|subtractor16bit:sub1|fullSubtractor:FS10|orGate:or_0                      ; orGate            ; work         ;
;       |fullSubtractor:FS11|   ; 2 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |alu|subtractor16bit:sub1|fullSubtractor:FS11                                  ; fullSubtractor    ; work         ;
;          |halfSubtractor:fs1| ; 1 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |alu|subtractor16bit:sub1|fullSubtractor:FS11|halfSubtractor:fs1               ; halfSubtractor    ; work         ;
;             |xorGate:xor_0|   ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |alu|subtractor16bit:sub1|fullSubtractor:FS11|halfSubtractor:fs1|xorGate:xor_0 ; xorGate           ; work         ;
;          |orGate:or_0|        ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |alu|subtractor16bit:sub1|fullSubtractor:FS11|orGate:or_0                      ; orGate            ; work         ;
;       |fullSubtractor:FS12|   ; 2 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |alu|subtractor16bit:sub1|fullSubtractor:FS12                                  ; fullSubtractor    ; work         ;
;          |halfSubtractor:fs1| ; 1 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |alu|subtractor16bit:sub1|fullSubtractor:FS12|halfSubtractor:fs1               ; halfSubtractor    ; work         ;
;             |xorGate:xor_0|   ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |alu|subtractor16bit:sub1|fullSubtractor:FS12|halfSubtractor:fs1|xorGate:xor_0 ; xorGate           ; work         ;
;          |orGate:or_0|        ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |alu|subtractor16bit:sub1|fullSubtractor:FS12|orGate:or_0                      ; orGate            ; work         ;
;       |fullSubtractor:FS13|   ; 2 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |alu|subtractor16bit:sub1|fullSubtractor:FS13                                  ; fullSubtractor    ; work         ;
;          |halfSubtractor:fs1| ; 1 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |alu|subtractor16bit:sub1|fullSubtractor:FS13|halfSubtractor:fs1               ; halfSubtractor    ; work         ;
;             |xorGate:xor_0|   ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |alu|subtractor16bit:sub1|fullSubtractor:FS13|halfSubtractor:fs1|xorGate:xor_0 ; xorGate           ; work         ;
;          |orGate:or_0|        ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |alu|subtractor16bit:sub1|fullSubtractor:FS13|orGate:or_0                      ; orGate            ; work         ;
;       |fullSubtractor:FS14|   ; 2 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |alu|subtractor16bit:sub1|fullSubtractor:FS14                                  ; fullSubtractor    ; work         ;
;          |halfSubtractor:fs1| ; 1 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |alu|subtractor16bit:sub1|fullSubtractor:FS14|halfSubtractor:fs1               ; halfSubtractor    ; work         ;
;             |xorGate:xor_0|   ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |alu|subtractor16bit:sub1|fullSubtractor:FS14|halfSubtractor:fs1|xorGate:xor_0 ; xorGate           ; work         ;
;          |orGate:or_0|        ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |alu|subtractor16bit:sub1|fullSubtractor:FS14|orGate:or_0                      ; orGate            ; work         ;
;       |fullSubtractor:FS15|   ; 1 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |alu|subtractor16bit:sub1|fullSubtractor:FS15                                  ; fullSubtractor    ; work         ;
;          |halfSubtractor:fs1| ; 1 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |alu|subtractor16bit:sub1|fullSubtractor:FS15|halfSubtractor:fs1               ; halfSubtractor    ; work         ;
;             |xorGate:xor_0|   ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |alu|subtractor16bit:sub1|fullSubtractor:FS15|halfSubtractor:fs1|xorGate:xor_0 ; xorGate           ; work         ;
;       |fullSubtractor:FS16|   ; 2 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |alu|subtractor16bit:sub1|fullSubtractor:FS16                                  ; fullSubtractor    ; work         ;
;          |halfSubtractor:fs1| ; 2 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |alu|subtractor16bit:sub1|fullSubtractor:FS16|halfSubtractor:fs1               ; halfSubtractor    ; work         ;
;             |xorGate:xor_0|   ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |alu|subtractor16bit:sub1|fullSubtractor:FS16|halfSubtractor:fs1|xorGate:xor_0 ; xorGate           ; work         ;
;       |fullSubtractor:FS2|    ; 2 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |alu|subtractor16bit:sub1|fullSubtractor:FS2                                   ; fullSubtractor    ; work         ;
;          |halfSubtractor:fs1| ; 1 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |alu|subtractor16bit:sub1|fullSubtractor:FS2|halfSubtractor:fs1                ; halfSubtractor    ; work         ;
;             |xorGate:xor_0|   ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |alu|subtractor16bit:sub1|fullSubtractor:FS2|halfSubtractor:fs1|xorGate:xor_0  ; xorGate           ; work         ;
;          |orGate:or_0|        ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |alu|subtractor16bit:sub1|fullSubtractor:FS2|orGate:or_0                       ; orGate            ; work         ;
;       |fullSubtractor:FS3|    ; 1 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |alu|subtractor16bit:sub1|fullSubtractor:FS3                                   ; fullSubtractor    ; work         ;
;          |halfSubtractor:fs1| ; 1 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |alu|subtractor16bit:sub1|fullSubtractor:FS3|halfSubtractor:fs1                ; halfSubtractor    ; work         ;
;             |xorGate:xor_0|   ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |alu|subtractor16bit:sub1|fullSubtractor:FS3|halfSubtractor:fs1|xorGate:xor_0  ; xorGate           ; work         ;
;       |fullSubtractor:FS4|    ; 4 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |alu|subtractor16bit:sub1|fullSubtractor:FS4                                   ; fullSubtractor    ; work         ;
;          |halfSubtractor:fs1| ; 3 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |alu|subtractor16bit:sub1|fullSubtractor:FS4|halfSubtractor:fs1                ; halfSubtractor    ; work         ;
;             |andGate:and0|    ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |alu|subtractor16bit:sub1|fullSubtractor:FS4|halfSubtractor:fs1|andGate:and0   ; andGate           ; work         ;
;             |xorGate:xor_0|   ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |alu|subtractor16bit:sub1|fullSubtractor:FS4|halfSubtractor:fs1|xorGate:xor_0  ; xorGate           ; work         ;
;          |orGate:or_0|        ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |alu|subtractor16bit:sub1|fullSubtractor:FS4|orGate:or_0                       ; orGate            ; work         ;
;       |fullSubtractor:FS5|    ; 2 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |alu|subtractor16bit:sub1|fullSubtractor:FS5                                   ; fullSubtractor    ; work         ;
;          |halfSubtractor:fs1| ; 1 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |alu|subtractor16bit:sub1|fullSubtractor:FS5|halfSubtractor:fs1                ; halfSubtractor    ; work         ;
;             |xorGate:xor_0|   ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |alu|subtractor16bit:sub1|fullSubtractor:FS5|halfSubtractor:fs1|xorGate:xor_0  ; xorGate           ; work         ;
;          |orGate:or_0|        ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |alu|subtractor16bit:sub1|fullSubtractor:FS5|orGate:or_0                       ; orGate            ; work         ;
;       |fullSubtractor:FS6|    ; 2 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |alu|subtractor16bit:sub1|fullSubtractor:FS6                                   ; fullSubtractor    ; work         ;
;          |halfSubtractor:fs1| ; 1 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |alu|subtractor16bit:sub1|fullSubtractor:FS6|halfSubtractor:fs1                ; halfSubtractor    ; work         ;
;             |xorGate:xor_0|   ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |alu|subtractor16bit:sub1|fullSubtractor:FS6|halfSubtractor:fs1|xorGate:xor_0  ; xorGate           ; work         ;
;          |orGate:or_0|        ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |alu|subtractor16bit:sub1|fullSubtractor:FS6|orGate:or_0                       ; orGate            ; work         ;
;       |fullSubtractor:FS7|    ; 2 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |alu|subtractor16bit:sub1|fullSubtractor:FS7                                   ; fullSubtractor    ; work         ;
;          |halfSubtractor:fs1| ; 1 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |alu|subtractor16bit:sub1|fullSubtractor:FS7|halfSubtractor:fs1                ; halfSubtractor    ; work         ;
;             |xorGate:xor_0|   ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |alu|subtractor16bit:sub1|fullSubtractor:FS7|halfSubtractor:fs1|xorGate:xor_0  ; xorGate           ; work         ;
;          |orGate:or_0|        ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |alu|subtractor16bit:sub1|fullSubtractor:FS7|orGate:or_0                       ; orGate            ; work         ;
;       |fullSubtractor:FS8|    ; 2 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |alu|subtractor16bit:sub1|fullSubtractor:FS8                                   ; fullSubtractor    ; work         ;
;          |halfSubtractor:fs1| ; 1 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |alu|subtractor16bit:sub1|fullSubtractor:FS8|halfSubtractor:fs1                ; halfSubtractor    ; work         ;
;             |xorGate:xor_0|   ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |alu|subtractor16bit:sub1|fullSubtractor:FS8|halfSubtractor:fs1|xorGate:xor_0  ; xorGate           ; work         ;
;          |orGate:or_0|        ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |alu|subtractor16bit:sub1|fullSubtractor:FS8|orGate:or_0                       ; orGate            ; work         ;
;       |fullSubtractor:FS9|    ; 2 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |alu|subtractor16bit:sub1|fullSubtractor:FS9                                   ; fullSubtractor    ; work         ;
;          |halfSubtractor:fs1| ; 1 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |alu|subtractor16bit:sub1|fullSubtractor:FS9|halfSubtractor:fs1                ; halfSubtractor    ; work         ;
;             |xorGate:xor_0|   ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |alu|subtractor16bit:sub1|fullSubtractor:FS9|halfSubtractor:fs1|xorGate:xor_0  ; xorGate           ; work         ;
;          |orGate:or_0|        ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |alu|subtractor16bit:sub1|fullSubtractor:FS9|orGate:or_0                       ; orGate            ; work         ;
+-------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+--------------------------------------------------------------------------------+-------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 0     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "decrementer16Bit:dec1"                                                                                                   ;
+------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                  ;
+------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; b    ; Output ; Warning  ; Output or bidir port (17 bits) is wider than the port expression (16 bits) it drives; bit(s) "b[16..16]" have no fanouts ;
+------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------+
; Port Connectivity Checks: "decrementer16Bit:dec0|fullAdder:fa15" ;
+------+-------+----------+----------------------------------------+
; Port ; Type  ; Severity ; Details                                ;
+------+-------+----------+----------------------------------------+
; b    ; Input ; Info     ; Stuck at VCC                           ;
+------+-------+----------+----------------------------------------+


+------------------------------------------------------------------+
; Port Connectivity Checks: "decrementer16Bit:dec0|fullAdder:fa14" ;
+------+-------+----------+----------------------------------------+
; Port ; Type  ; Severity ; Details                                ;
+------+-------+----------+----------------------------------------+
; b    ; Input ; Info     ; Stuck at VCC                           ;
+------+-------+----------+----------------------------------------+


+------------------------------------------------------------------+
; Port Connectivity Checks: "decrementer16Bit:dec0|fullAdder:fa13" ;
+------+-------+----------+----------------------------------------+
; Port ; Type  ; Severity ; Details                                ;
+------+-------+----------+----------------------------------------+
; b    ; Input ; Info     ; Stuck at VCC                           ;
+------+-------+----------+----------------------------------------+


+------------------------------------------------------------------+
; Port Connectivity Checks: "decrementer16Bit:dec0|fullAdder:fa12" ;
+------+-------+----------+----------------------------------------+
; Port ; Type  ; Severity ; Details                                ;
+------+-------+----------+----------------------------------------+
; b    ; Input ; Info     ; Stuck at VCC                           ;
+------+-------+----------+----------------------------------------+


+------------------------------------------------------------------+
; Port Connectivity Checks: "decrementer16Bit:dec0|fullAdder:fa11" ;
+------+-------+----------+----------------------------------------+
; Port ; Type  ; Severity ; Details                                ;
+------+-------+----------+----------------------------------------+
; b    ; Input ; Info     ; Stuck at VCC                           ;
+------+-------+----------+----------------------------------------+


+------------------------------------------------------------------+
; Port Connectivity Checks: "decrementer16Bit:dec0|fullAdder:fa10" ;
+------+-------+----------+----------------------------------------+
; Port ; Type  ; Severity ; Details                                ;
+------+-------+----------+----------------------------------------+
; b    ; Input ; Info     ; Stuck at VCC                           ;
+------+-------+----------+----------------------------------------+


+-----------------------------------------------------------------+
; Port Connectivity Checks: "decrementer16Bit:dec0|fullAdder:fa9" ;
+------+-------+----------+---------------------------------------+
; Port ; Type  ; Severity ; Details                               ;
+------+-------+----------+---------------------------------------+
; b    ; Input ; Info     ; Stuck at VCC                          ;
+------+-------+----------+---------------------------------------+


+-----------------------------------------------------------------+
; Port Connectivity Checks: "decrementer16Bit:dec0|fullAdder:fa8" ;
+------+-------+----------+---------------------------------------+
; Port ; Type  ; Severity ; Details                               ;
+------+-------+----------+---------------------------------------+
; b    ; Input ; Info     ; Stuck at VCC                          ;
+------+-------+----------+---------------------------------------+


+-----------------------------------------------------------------+
; Port Connectivity Checks: "decrementer16Bit:dec0|fullAdder:fa7" ;
+------+-------+----------+---------------------------------------+
; Port ; Type  ; Severity ; Details                               ;
+------+-------+----------+---------------------------------------+
; b    ; Input ; Info     ; Stuck at VCC                          ;
+------+-------+----------+---------------------------------------+


+-----------------------------------------------------------------+
; Port Connectivity Checks: "decrementer16Bit:dec0|fullAdder:fa6" ;
+------+-------+----------+---------------------------------------+
; Port ; Type  ; Severity ; Details                               ;
+------+-------+----------+---------------------------------------+
; b    ; Input ; Info     ; Stuck at VCC                          ;
+------+-------+----------+---------------------------------------+


+-----------------------------------------------------------------+
; Port Connectivity Checks: "decrementer16Bit:dec0|fullAdder:fa5" ;
+------+-------+----------+---------------------------------------+
; Port ; Type  ; Severity ; Details                               ;
+------+-------+----------+---------------------------------------+
; b    ; Input ; Info     ; Stuck at VCC                          ;
+------+-------+----------+---------------------------------------+


+-----------------------------------------------------------------+
; Port Connectivity Checks: "decrementer16Bit:dec0|fullAdder:fa4" ;
+------+-------+----------+---------------------------------------+
; Port ; Type  ; Severity ; Details                               ;
+------+-------+----------+---------------------------------------+
; b    ; Input ; Info     ; Stuck at VCC                          ;
+------+-------+----------+---------------------------------------+


+-----------------------------------------------------------------+
; Port Connectivity Checks: "decrementer16Bit:dec0|fullAdder:fa3" ;
+------+-------+----------+---------------------------------------+
; Port ; Type  ; Severity ; Details                               ;
+------+-------+----------+---------------------------------------+
; b    ; Input ; Info     ; Stuck at VCC                          ;
+------+-------+----------+---------------------------------------+


+-----------------------------------------------------------------+
; Port Connectivity Checks: "decrementer16Bit:dec0|fullAdder:fa2" ;
+------+-------+----------+---------------------------------------+
; Port ; Type  ; Severity ; Details                               ;
+------+-------+----------+---------------------------------------+
; b    ; Input ; Info     ; Stuck at VCC                          ;
+------+-------+----------+---------------------------------------+


+-----------------------------------------------------------------+
; Port Connectivity Checks: "decrementer16Bit:dec0|fullAdder:fa1" ;
+------+-------+----------+---------------------------------------+
; Port ; Type  ; Severity ; Details                               ;
+------+-------+----------+---------------------------------------+
; b    ; Input ; Info     ; Stuck at VCC                          ;
+------+-------+----------+---------------------------------------+


+-----------------------------------------------------------------+
; Port Connectivity Checks: "decrementer16Bit:dec0|fullAdder:fa0" ;
+------+-------+----------+---------------------------------------+
; Port ; Type  ; Severity ; Details                               ;
+------+-------+----------+---------------------------------------+
; b    ; Input ; Info     ; Stuck at VCC                          ;
; cin  ; Input ; Info     ; Stuck at GND                          ;
+------+-------+----------+---------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "decrementer16Bit:dec0"                                                                                                   ;
+------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                  ;
+------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; b    ; Output ; Warning  ; Output or bidir port (17 bits) is wider than the port expression (16 bits) it drives; bit(s) "b[16..16]" have no fanouts ;
+------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "incrementer16Bit:inc1"                                                                                         ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                  ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; finalcarry ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "incrementer16Bit:inc0"                                                                                         ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                  ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; finalcarry ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "convertToNegative:con0|incrementer16Bit:inc0|halfAdder:h16"                                                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                                                 ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; c    ; Output ; Warning  ; Output or bidir port (1 bits) is smaller than the port expression (16 bits) it drives.  The 15 most-significant bit(s) in the port expression will be connected to GND. ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------+
; Port Connectivity Checks: "convertToNegative:con0|incrementer16Bit:inc0|halfAdder:h1" ;
+------+-------+----------+-------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                     ;
+------+-------+----------+-------------------------------------------------------------+
; b    ; Input ; Info     ; Stuck at VCC                                                ;
+------+-------+----------+-------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "convertToNegative:con0|incrementer16Bit:inc0"                                                                  ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                  ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; finalcarry ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------+
; Port Connectivity Checks: "convertToNegative:con0" ;
+----------+-------+----------+----------------------+
; Port     ; Type  ; Severity ; Details              ;
+----------+-------+----------+----------------------+
; a[15..1] ; Input ; Info     ; Stuck at GND         ;
; a[0]     ; Input ; Info     ; Stuck at VCC         ;
+----------+-------+----------+----------------------+


+------------------------------------------+
; Port Connectivity Checks: "notGate:not1" ;
+------+-------+----------+----------------+
; Port ; Type  ; Severity ; Details        ;
+------+-------+----------+----------------+
; a    ; Input ; Info     ; Stuck at VCC   ;
+------+-------+----------+----------------+


+------------------------------------------+
; Port Connectivity Checks: "notGate:not0" ;
+------+-------+----------+----------------+
; Port ; Type  ; Severity ; Details        ;
+------+-------+----------+----------------+
; a    ; Input ; Info     ; Stuck at GND   ;
+------+-------+----------+----------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "subtractor16bit:sub1"                                                                                      ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                  ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+
; borrow ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------+
; Port Connectivity Checks: "subtractor16bit:sub0|fullSubtractor:FS1" ;
+------+-------+----------+-------------------------------------------+
; Port ; Type  ; Severity ; Details                                   ;
+------+-------+----------+-------------------------------------------+
; bin  ; Input ; Info     ; Stuck at GND                              ;
+------+-------+----------+-------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "subtractor16bit:sub0"                                                                                      ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                  ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+
; borrow ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------+
; Port Connectivity Checks: "adder16bit:add|fullAdder:FA1" ;
+------+-------+----------+--------------------------------+
; Port ; Type  ; Severity ; Details                        ;
+------+-------+----------+--------------------------------+
; cin  ; Input ; Info     ; Stuck at GND                   ;
+------+-------+----------+--------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "adder16bit:add"                                                                                          ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                  ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; c    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 258                         ;
; cycloneiii_lcell_comb ; 244                         ;
;     arith             ; 15                          ;
;         3 data inputs ; 15                          ;
;     normal            ; 229                         ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 62                          ;
;         2 data inputs ; 53                          ;
;         3 data inputs ; 66                          ;
;         4 data inputs ; 46                          ;
;                       ;                             ;
; Max LUT depth         ; 14.00                       ;
; Average LUT depth     ; 4.84                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition
    Info: Processing started: Fri Oct 27 01:45:38 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off alu -c alu
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Info (12021): Found 17 design units, including 17 entities, in source file alu.v
    Info (12023): Found entity 1: alu File: C:/Users/hiaru/Documents/GitHub/verilog_ld_lab/Assg3/alu/alu.v Line: 1
    Info (12023): Found entity 2: convertToNegative File: C:/Users/hiaru/Documents/GitHub/verilog_ld_lab/Assg3/alu/alu.v Line: 40
    Info (12023): Found entity 3: sixteenBitAnd File: C:/Users/hiaru/Documents/GitHub/verilog_ld_lab/Assg3/alu/alu.v Line: 52
    Info (12023): Found entity 4: sixteenBitOr File: C:/Users/hiaru/Documents/GitHub/verilog_ld_lab/Assg3/alu/alu.v Line: 79
    Info (12023): Found entity 5: sixteenBitNegator File: C:/Users/hiaru/Documents/GitHub/verilog_ld_lab/Assg3/alu/alu.v Line: 107
    Info (12023): Found entity 6: incrementer16Bit File: C:/Users/hiaru/Documents/GitHub/verilog_ld_lab/Assg3/alu/alu.v Line: 132
    Info (12023): Found entity 7: decrementer16Bit File: C:/Users/hiaru/Documents/GitHub/verilog_ld_lab/Assg3/alu/alu.v Line: 159
    Info (12023): Found entity 8: adder16bit File: C:/Users/hiaru/Documents/GitHub/verilog_ld_lab/Assg3/alu/alu.v Line: 187
    Info (12023): Found entity 9: subtractor16bit File: C:/Users/hiaru/Documents/GitHub/verilog_ld_lab/Assg3/alu/alu.v Line: 215
    Info (12023): Found entity 10: fullSubtractor File: C:/Users/hiaru/Documents/GitHub/verilog_ld_lab/Assg3/alu/alu.v Line: 243
    Info (12023): Found entity 11: fullAdder File: C:/Users/hiaru/Documents/GitHub/verilog_ld_lab/Assg3/alu/alu.v Line: 257
    Info (12023): Found entity 12: halfAdder File: C:/Users/hiaru/Documents/GitHub/verilog_ld_lab/Assg3/alu/alu.v Line: 273
    Info (12023): Found entity 13: halfSubtractor File: C:/Users/hiaru/Documents/GitHub/verilog_ld_lab/Assg3/alu/alu.v Line: 286
    Info (12023): Found entity 14: andGate File: C:/Users/hiaru/Documents/GitHub/verilog_ld_lab/Assg3/alu/alu.v Line: 300
    Info (12023): Found entity 15: orGate File: C:/Users/hiaru/Documents/GitHub/verilog_ld_lab/Assg3/alu/alu.v Line: 313
    Info (12023): Found entity 16: notGate File: C:/Users/hiaru/Documents/GitHub/verilog_ld_lab/Assg3/alu/alu.v Line: 327
    Info (12023): Found entity 17: xorGate File: C:/Users/hiaru/Documents/GitHub/verilog_ld_lab/Assg3/alu/alu.v Line: 336
Info (12021): Found 1 design units, including 1 entities, in source file alutestbench.v
    Info (12023): Found entity 1: aluTestbench File: C:/Users/hiaru/Documents/GitHub/verilog_ld_lab/Assg3/alu/aluTestbench.v Line: 1
Info (12127): Elaborating entity "alu" for the top level hierarchy
Info (12128): Elaborating entity "adder16bit" for hierarchy "adder16bit:add" File: C:/Users/hiaru/Documents/GitHub/verilog_ld_lab/Assg3/alu/alu.v Line: 22
Info (12128): Elaborating entity "fullAdder" for hierarchy "adder16bit:add|fullAdder:FA1" File: C:/Users/hiaru/Documents/GitHub/verilog_ld_lab/Assg3/alu/alu.v Line: 193
Info (12128): Elaborating entity "halfAdder" for hierarchy "adder16bit:add|fullAdder:FA1|halfAdder:HA1" File: C:/Users/hiaru/Documents/GitHub/verilog_ld_lab/Assg3/alu/alu.v Line: 267
Info (12128): Elaborating entity "xorGate" for hierarchy "adder16bit:add|fullAdder:FA1|halfAdder:HA1|xorGate:xor_0" File: C:/Users/hiaru/Documents/GitHub/verilog_ld_lab/Assg3/alu/alu.v Line: 280
Info (12128): Elaborating entity "andGate" for hierarchy "adder16bit:add|fullAdder:FA1|halfAdder:HA1|andGate:and_0" File: C:/Users/hiaru/Documents/GitHub/verilog_ld_lab/Assg3/alu/alu.v Line: 281
Info (12128): Elaborating entity "orGate" for hierarchy "adder16bit:add|fullAdder:FA1|orGate:or1" File: C:/Users/hiaru/Documents/GitHub/verilog_ld_lab/Assg3/alu/alu.v Line: 269
Info (12128): Elaborating entity "subtractor16bit" for hierarchy "subtractor16bit:sub0" File: C:/Users/hiaru/Documents/GitHub/verilog_ld_lab/Assg3/alu/alu.v Line: 23
Info (12128): Elaborating entity "fullSubtractor" for hierarchy "subtractor16bit:sub0|fullSubtractor:FS1" File: C:/Users/hiaru/Documents/GitHub/verilog_ld_lab/Assg3/alu/alu.v Line: 221
Info (12128): Elaborating entity "halfSubtractor" for hierarchy "subtractor16bit:sub0|fullSubtractor:FS1|halfSubtractor:fs0" File: C:/Users/hiaru/Documents/GitHub/verilog_ld_lab/Assg3/alu/alu.v Line: 251
Info (12128): Elaborating entity "notGate" for hierarchy "subtractor16bit:sub0|fullSubtractor:FS1|halfSubtractor:fs0|notGate:not_0" File: C:/Users/hiaru/Documents/GitHub/verilog_ld_lab/Assg3/alu/alu.v Line: 294
Info (12128): Elaborating entity "convertToNegative" for hierarchy "convertToNegative:con0" File: C:/Users/hiaru/Documents/GitHub/verilog_ld_lab/Assg3/alu/alu.v Line: 27
Info (12128): Elaborating entity "sixteenBitNegator" for hierarchy "convertToNegative:con0|sixteenBitNegator:neg0" File: C:/Users/hiaru/Documents/GitHub/verilog_ld_lab/Assg3/alu/alu.v Line: 46
Info (12128): Elaborating entity "incrementer16Bit" for hierarchy "convertToNegative:con0|incrementer16Bit:inc0" File: C:/Users/hiaru/Documents/GitHub/verilog_ld_lab/Assg3/alu/alu.v Line: 47
Info (12128): Elaborating entity "decrementer16Bit" for hierarchy "decrementer16Bit:dec0" File: C:/Users/hiaru/Documents/GitHub/verilog_ld_lab/Assg3/alu/alu.v Line: 34
Info (12128): Elaborating entity "sixteenBitAnd" for hierarchy "sixteenBitAnd:and16" File: C:/Users/hiaru/Documents/GitHub/verilog_ld_lab/Assg3/alu/alu.v Line: 36
Info (12128): Elaborating entity "sixteenBitOr" for hierarchy "sixteenBitOr:or16" File: C:/Users/hiaru/Documents/GitHub/verilog_ld_lab/Assg3/alu/alu.v Line: 37
Warning (12030): Port "c" on the entity instantiation of "h16" is connected to a signal of width 16. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic. File: C:/Users/hiaru/Documents/GitHub/verilog_ld_lab/Assg3/alu/alu.v Line: 155
Warning (12030): Port "c" on the entity instantiation of "h16" is connected to a signal of width 16. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic. File: C:/Users/hiaru/Documents/GitHub/verilog_ld_lab/Assg3/alu/alu.v Line: 155
Warning (12030): Port "c" on the entity instantiation of "h16" is connected to a signal of width 16. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic. File: C:/Users/hiaru/Documents/GitHub/verilog_ld_lab/Assg3/alu/alu.v Line: 155
Warning (12030): Port "c" on the entity instantiation of "h16" is connected to a signal of width 16. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic. File: C:/Users/hiaru/Documents/GitHub/verilog_ld_lab/Assg3/alu/alu.v Line: 155
Warning (12241): 9 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "d" is stuck at VCC File: C:/Users/hiaru/Documents/GitHub/verilog_ld_lab/Assg3/alu/alu.v Line: 7
    Warning (13410): Pin "e" is stuck at GND File: C:/Users/hiaru/Documents/GitHub/verilog_ld_lab/Assg3/alu/alu.v Line: 8
    Warning (13410): Pin "f[0]" is stuck at VCC File: C:/Users/hiaru/Documents/GitHub/verilog_ld_lab/Assg3/alu/alu.v Line: 9
    Warning (13410): Pin "f[1]" is stuck at VCC File: C:/Users/hiaru/Documents/GitHub/verilog_ld_lab/Assg3/alu/alu.v Line: 9
    Warning (13410): Pin "f[2]" is stuck at VCC File: C:/Users/hiaru/Documents/GitHub/verilog_ld_lab/Assg3/alu/alu.v Line: 9
    Warning (13410): Pin "f[3]" is stuck at VCC File: C:/Users/hiaru/Documents/GitHub/verilog_ld_lab/Assg3/alu/alu.v Line: 9
    Warning (13410): Pin "f[4]" is stuck at VCC File: C:/Users/hiaru/Documents/GitHub/verilog_ld_lab/Assg3/alu/alu.v Line: 9
    Warning (13410): Pin "f[5]" is stuck at VCC File: C:/Users/hiaru/Documents/GitHub/verilog_ld_lab/Assg3/alu/alu.v Line: 9
    Warning (13410): Pin "f[6]" is stuck at VCC File: C:/Users/hiaru/Documents/GitHub/verilog_ld_lab/Assg3/alu/alu.v Line: 9
    Warning (13410): Pin "f[7]" is stuck at VCC File: C:/Users/hiaru/Documents/GitHub/verilog_ld_lab/Assg3/alu/alu.v Line: 9
    Warning (13410): Pin "f[8]" is stuck at VCC File: C:/Users/hiaru/Documents/GitHub/verilog_ld_lab/Assg3/alu/alu.v Line: 9
    Warning (13410): Pin "f[9]" is stuck at VCC File: C:/Users/hiaru/Documents/GitHub/verilog_ld_lab/Assg3/alu/alu.v Line: 9
    Warning (13410): Pin "f[10]" is stuck at VCC File: C:/Users/hiaru/Documents/GitHub/verilog_ld_lab/Assg3/alu/alu.v Line: 9
    Warning (13410): Pin "f[11]" is stuck at VCC File: C:/Users/hiaru/Documents/GitHub/verilog_ld_lab/Assg3/alu/alu.v Line: 9
    Warning (13410): Pin "f[12]" is stuck at VCC File: C:/Users/hiaru/Documents/GitHub/verilog_ld_lab/Assg3/alu/alu.v Line: 9
    Warning (13410): Pin "f[13]" is stuck at VCC File: C:/Users/hiaru/Documents/GitHub/verilog_ld_lab/Assg3/alu/alu.v Line: 9
    Warning (13410): Pin "f[14]" is stuck at VCC File: C:/Users/hiaru/Documents/GitHub/verilog_ld_lab/Assg3/alu/alu.v Line: 9
    Warning (13410): Pin "f[15]" is stuck at VCC File: C:/Users/hiaru/Documents/GitHub/verilog_ld_lab/Assg3/alu/alu.v Line: 9
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 438 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 32 input pins
    Info (21059): Implemented 226 output pins
    Info (21061): Implemented 180 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 25 warnings
    Info: Peak virtual memory: 4802 megabytes
    Info: Processing ended: Fri Oct 27 01:45:49 2023
    Info: Elapsed time: 00:00:11
    Info: Total CPU time (on all processors): 00:00:13


