/******************************************************************************
 *   COPYRIGHT (C) 2011 PMC-SIERRA, INC. ALL RIGHTS RESERVED.
 * --------------------------------------------------------------------------
 *  This software embodies materials and concepts which are proprietary and
 *  confidential to PMC-Sierra, Inc.
 *  PMC-Sierra distributes this software to its customers pursuant to the
 *  terms and conditions of the Software License Agreement
 *  contained in the text file software.lic that is distributed along with
 *  the software. This software can only be utilized if all
 *  terms and conditions of the Software License Agreement are
 *  accepted. If there are any questions, concerns, or if the
 *  Software License Agreement text file, software.lic, is missing please
 *  contact PMC-Sierra for assistance.
 * -------------------------------------------------------------------------
 *   DESCRIPTION:
 *     Contains all register offset and register bit definitions for the
 *     empei_e block
 * 
 *   NOTES:
 *     This file is generated by the script codegen.pm, version 1.1
 *     Do not modify this file.
 * 
 *     The input file is ../src/ioxml/pm30_60_206_map.xml
 *     block_uri "../xxx.xml"
 *     block_part_number "PM30_60_206"
 *     block_mnemonic "EMPEI120_E"
 * 
 *****************************************************************************/
#ifndef _EMPEI_E_REGS_H
#define _EMPEI_E_REGS_H

#ifdef __cplusplus
extern "C" {
#endif /* __cplusplus */


/*--------------------.
 | register addresses |
 +-------------------*/
#define PMC_EMPEI120_E_REG_SW_RESET               0x00000000
#define PMC_EMPEI120_E_REG_LINK_ENABLE            0x00000004
#define PMC_EMPEI120_E_REG_SYS_INTL_OF_INT        0x0000001c
#define PMC_EMPEI120_E_REG_SYS_INS_UR_INT         0x00000020
#define PMC_EMPEI120_E_REG_SYS_INS_Q_RSYNC_INT    0x00000024
#define PMC_EMPEI120_E_REG_EXT_Q_RESYNC_INT       0x00000028
#define PMC_EMPEI120_E_REG_INS_EXT_OF_INT_EN      0x00000038
#define PMC_EMPEI120_E_REG_SYS_INTL_OF_INT_EN     0x0000003c
#define PMC_EMPEI120_E_REG_SYS_INS_UR_INT_EN      0x00000040
#define PMC_EMPEI120_E_REG_SYS_INS_Q_RSYNC_INT_EN 0x00000044
#define PMC_EMPEI120_E_REG_EXT_Q_RESYNC_INT_EN    0x00000048
#define PMC_EMPEI120_E_REG_INS_EXT_OF_INT_VAL     0x00000058
#define PMC_EMPEI120_E_REG_SYS_INTL_OF_INT_VAL    0x0000005c
#define PMC_EMPEI120_E_REG_SYS_INS_UR_INT_VAL     0x00000060
#define PMC_EMPEI120_E_REG_DATA_PATH_SELECT       0x00000070
#define PMC_EMPEI120_E_REG_SYS_FCS_ENABLE         0x00000074
#define PMC_EMPEI120_E_REG_GFP_LINK_ENABLE        0x00000078
#define PMC_EMPEI120_E_REG_TS_BCK_TO_BCK_CTRL     0x0000007c
#define PMC_EMPEI120_E_REG_CPB_LSC_LOW            0x00000080
#define PMC_EMPEI120_E_REG_CPB_USC_HIGH           0x00000084
#define PMC_EMPEI120_E_REG_INTL_LSC_LOW           0x00000088
#define PMC_EMPEI120_E_REG_INTL_USC_HIGH          0x0000008c
#define PMC_EMPEI120_E_REG_UPD_LSC                0x00000090
#define PMC_EMPEI120_E_REG_DA_SA_SWAP             0x00000094
#define PMC_EMPEI120_E_REG_PMON_CNTR_CLR          0x000000a0
#define PMC_EMPEI120_E_REG_GPIO                   0x000000a4
#define PMC_EMPEI120_E_REG_PKT_GEN_PKT_SIZE       0x000000d0
#define PMC_EMPEI120_E_REG_PKT_GEN_PLD            0x000000d4
#define PMC_EMPEI120_E_REG_PKT_GEN_PKT_INT        0x000000d8
#define PMC_EMPEI120_E_REG_PKT_GEN_PKT_HDR1       0x000000dc
#define PMC_EMPEI120_E_REG_PKT_GEN_PKT_HDR2       0x000000e0
#define PMC_EMPEI120_E_REG_PKT_GEN_PKT_HDR3       0x000000e4
#define PMC_EMPEI120_E_REG_PKT_GEN_PKT_HDR4       0x000000e8
#define PMC_EMPEI120_E_REG_PKT_GEN_PKT_HDR5       0x000000ec
#define PMC_EMPEI120_E_REG_PKT_GEN_PKT_HDR6       0x000000f0
#define PMC_EMPEI120_E_REG_PKT_GEN_EN             0x000000f4
#define PMC_EMPEI120_E_REG_LINK_RESET             0x000000f8
#define PMC_EMPEI120_E_REG_TS_TIMER( N )          (0x00000380 + (N) * 4)
#define PMC_EMPEI120_E_REG_SYS_PMAP( N )          (0x00000400 + (N) * 4)
#define PMC_EMPEI120_E_REG_INS_PMAP( N )          (0x00000600 + (N) * 4)
#define PMC_EMPEI120_E_REG_DRR_QUANTUM( N )       (0x00000800 + (N) * 4)
#define PMC_EMPEI120_E_REG_EXT_PMON_CONFIG( N )   (0x00000a00 + (N) * 4)
#define PMC_EMPEI120_E_REG_EXT_PMON_PKT_CNT( N )  (0x00000b00 + (N) * 4)
#define PMC_EMPEI120_E_REG_INS_PMON_PKT_CNT( N )  (0x00000d00 + (N) * 4)

/*----------------------------------.
 | Register 0x00000000 SW_RESET     |
 +----------------------------------+
 | bit  0 R/W  SW_RESET_ECLASS_CORE |
 | bit  1 R/W  SW_RESET_ECLASS_NREG |
 +---------------------------------*/
#define PMC_EMPEI120_E_REG_SW_RESET_UNUSED_MASK              0xfffffffc
#define EMPEI120_E_REG_SW_RESET_BIT_SW_RESET_ECLASS_CORE_MSK 0x00000001
#define EMPEI120_E_REG_SW_RESET_BIT_SW_RESET_ECLASS_CORE_OFF 0
#define EMPEI120_E_REG_SW_RESET_BIT_SW_RESET_ECLASS_NREG_MSK 0x00000002
#define EMPEI120_E_REG_SW_RESET_BIT_SW_RESET_ECLASS_NREG_OFF 1

/*---------------------------------.
 | Register 0x00000004 LINK_ENABLE |
 +---------------------------------+
 | bit  11:0 R/W  LINK_ENABLE      |
 +--------------------------------*/
#define PMC_EMPEI120_E_REG_LINK_ENABLE_UNUSED_MASK     0xfffff000
#define EMPEI120_E_REG_LINK_ENABLE_BIT_LINK_ENABLE_MSK 0x00000fff
#define EMPEI120_E_REG_LINK_ENABLE_BIT_LINK_ENABLE_OFF 0

/*---------------------------------------.
 | Register 0x0000001c SYS_INTL_OF_INT   |
 +---------------------------------------+
 | bit  11:0  R/W  SYS_Q_OVERFLOW_INT_I  |
 | bit  23:12 R/W  INTL_Q_OVERFLOW_INT_I |
 +--------------------------------------*/
#define PMC_EMPEI120_E_REG_SYS_INTL_OF_INT_UNUSED_MASK               0xff000000
#define EMPEI120_E_REG_SYS_INTL_OF_INT_BIT_SYS_Q_OVERFLOW_INT_I_MSK  0x00000fff
#define EMPEI120_E_REG_SYS_INTL_OF_INT_BIT_SYS_Q_OVERFLOW_INT_I_OFF  0
#define EMPEI120_E_REG_SYS_INTL_OF_INT_BIT_INTL_Q_OVERFLOW_INT_I_MSK 0x00fff000
#define EMPEI120_E_REG_SYS_INTL_OF_INT_BIT_INTL_Q_OVERFLOW_INT_I_OFF 12

/*--------------------------------------.
 | Register 0x00000020 SYS_INS_UR_INT   |
 +--------------------------------------+
 | bit  11:0  R/W  SYS_Q_UNDERRUN_INT_I |
 | bit  23:12 R/W  INS_Q_UNDERRUN_INT_I |
 +-------------------------------------*/
#define PMC_EMPEI120_E_REG_SYS_INS_UR_INT_UNUSED_MASK              0xff000000
#define EMPEI120_E_REG_SYS_INS_UR_INT_BIT_SYS_Q_UNDERRUN_INT_I_MSK 0x00000fff
#define EMPEI120_E_REG_SYS_INS_UR_INT_BIT_SYS_Q_UNDERRUN_INT_I_OFF 0
#define EMPEI120_E_REG_SYS_INS_UR_INT_BIT_INS_Q_UNDERRUN_INT_I_MSK 0x00fff000
#define EMPEI120_E_REG_SYS_INS_UR_INT_BIT_INS_Q_UNDERRUN_INT_I_OFF 12

/*-----------------------------------------.
 | Register 0x00000024 SYS_INS_Q_RSYNC_INT |
 +-----------------------------------------+
 | bit  11:0  R/W  SYS_Q_RESYNC_INT_I      |
 | bit  23:12 R/W  INS_Q_RESYNC_INT_I      |
 +----------------------------------------*/
#define PMC_EMPEI120_E_REG_SYS_INS_Q_RSYNC_INT_UNUSED_MASK            0xff000000
#define EMPEI120_E_REG_SYS_INS_Q_RSYNC_INT_BIT_SYS_Q_RESYNC_INT_I_MSK 0x00000fff
#define EMPEI120_E_REG_SYS_INS_Q_RSYNC_INT_BIT_SYS_Q_RESYNC_INT_I_OFF 0
#define EMPEI120_E_REG_SYS_INS_Q_RSYNC_INT_BIT_INS_Q_RESYNC_INT_I_MSK 0x00fff000
#define EMPEI120_E_REG_SYS_INS_Q_RSYNC_INT_BIT_INS_Q_RESYNC_INT_I_OFF 12

/*--------------------------------------.
 | Register 0x00000028 EXT_Q_RESYNC_INT |
 +--------------------------------------+
 | bit  11:0  R/W  EXT_Q_RESYNC_INT_I   |
 | bit  23:12 R/W  INTL_Q_RESYNC_INT_I  |
 +-------------------------------------*/
#define PMC_EMPEI120_E_REG_EXT_Q_RESYNC_INT_UNUSED_MASK             0xff000000
#define EMPEI120_E_REG_EXT_Q_RESYNC_INT_BIT_EXT_Q_RESYNC_INT_I_MSK  0x00000fff
#define EMPEI120_E_REG_EXT_Q_RESYNC_INT_BIT_EXT_Q_RESYNC_INT_I_OFF  0
#define EMPEI120_E_REG_EXT_Q_RESYNC_INT_BIT_INTL_Q_RESYNC_INT_I_MSK 0x00fff000
#define EMPEI120_E_REG_EXT_Q_RESYNC_INT_BIT_INTL_Q_RESYNC_INT_I_OFF 12

/*---------------------------------------.
 | Register 0x00000038 INS_EXT_OF_INT_EN |
 +---------------------------------------+
 | bit  11:0  R/W  INS_Q_OVERFLOW_INT_E  |
 | bit  23:12 R/W  EXT_Q_OVERFLOW_INT_E  |
 +--------------------------------------*/
#define PMC_EMPEI120_E_REG_INS_EXT_OF_INT_EN_UNUSED_MASK              0xff000000
#define EMPEI120_E_REG_INS_EXT_OF_INT_EN_BIT_INS_Q_OVERFLOW_INT_E_MSK 0x00000fff
#define EMPEI120_E_REG_INS_EXT_OF_INT_EN_BIT_INS_Q_OVERFLOW_INT_E_OFF 0
#define EMPEI120_E_REG_INS_EXT_OF_INT_EN_BIT_EXT_Q_OVERFLOW_INT_E_MSK 0x00fff000
#define EMPEI120_E_REG_INS_EXT_OF_INT_EN_BIT_EXT_Q_OVERFLOW_INT_E_OFF 12

/*----------------------------------------.
 | Register 0x0000003c SYS_INTL_OF_INT_EN |
 +----------------------------------------+
 | bit  11:0  R/W  SYS_Q_OVERFLOW_INT_E   |
 | bit  23:12 R/W  INTL_Q_OVERFLOW_INT_E  |
 +---------------------------------------*/
#define PMC_EMPEI120_E_REG_SYS_INTL_OF_INT_EN_UNUSED_MASK               0xff000000
#define EMPEI120_E_REG_SYS_INTL_OF_INT_EN_BIT_SYS_Q_OVERFLOW_INT_E_MSK  0x00000fff
#define EMPEI120_E_REG_SYS_INTL_OF_INT_EN_BIT_SYS_Q_OVERFLOW_INT_E_OFF  0
#define EMPEI120_E_REG_SYS_INTL_OF_INT_EN_BIT_INTL_Q_OVERFLOW_INT_E_MSK 0x00fff000
#define EMPEI120_E_REG_SYS_INTL_OF_INT_EN_BIT_INTL_Q_OVERFLOW_INT_E_OFF 12

/*---------------------------------------.
 | Register 0x00000040 SYS_INS_UR_INT_EN |
 +---------------------------------------+
 | bit  11:0  R/W  SYS_Q_UNDERRUN_INT_E  |
 | bit  23:12 R/W  INS_Q_UNDERRUN_INT_E  |
 +--------------------------------------*/
#define PMC_EMPEI120_E_REG_SYS_INS_UR_INT_EN_UNUSED_MASK              0xff000000
#define EMPEI120_E_REG_SYS_INS_UR_INT_EN_BIT_SYS_Q_UNDERRUN_INT_E_MSK 0x00000fff
#define EMPEI120_E_REG_SYS_INS_UR_INT_EN_BIT_SYS_Q_UNDERRUN_INT_E_OFF 0
#define EMPEI120_E_REG_SYS_INS_UR_INT_EN_BIT_INS_Q_UNDERRUN_INT_E_MSK 0x00fff000
#define EMPEI120_E_REG_SYS_INS_UR_INT_EN_BIT_INS_Q_UNDERRUN_INT_E_OFF 12

/*--------------------------------------------.
 | Register 0x00000044 SYS_INS_Q_RSYNC_INT_EN |
 +--------------------------------------------+
 | bit  11:0  R/W  SYS_Q_RESYNC_INT_E         |
 | bit  23:12 R/W  INS_Q_RESYNC_INT_E         |
 +-------------------------------------------*/
#define PMC_EMPEI120_E_REG_SYS_INS_Q_RSYNC_INT_EN_UNUSED_MASK            0xff000000
#define EMPEI120_E_REG_SYS_INS_Q_RSYNC_INT_EN_BIT_SYS_Q_RESYNC_INT_E_MSK 0x00000fff
#define EMPEI120_E_REG_SYS_INS_Q_RSYNC_INT_EN_BIT_SYS_Q_RESYNC_INT_E_OFF 0
#define EMPEI120_E_REG_SYS_INS_Q_RSYNC_INT_EN_BIT_INS_Q_RESYNC_INT_E_MSK 0x00fff000
#define EMPEI120_E_REG_SYS_INS_Q_RSYNC_INT_EN_BIT_INS_Q_RESYNC_INT_E_OFF 12

/*-----------------------------------------.
 | Register 0x00000048 EXT_Q_RESYNC_INT_EN |
 +-----------------------------------------+
 | bit  11:0  R/W  EXT_Q_RESYNC_INT_E      |
 | bit  23:12 R/W  INTL_Q_RESYNC_INT_E     |
 +----------------------------------------*/
#define PMC_EMPEI120_E_REG_EXT_Q_RESYNC_INT_EN_UNUSED_MASK             0xff000000
#define EMPEI120_E_REG_EXT_Q_RESYNC_INT_EN_BIT_EXT_Q_RESYNC_INT_E_MSK  0x00000fff
#define EMPEI120_E_REG_EXT_Q_RESYNC_INT_EN_BIT_EXT_Q_RESYNC_INT_E_OFF  0
#define EMPEI120_E_REG_EXT_Q_RESYNC_INT_EN_BIT_INTL_Q_RESYNC_INT_E_MSK 0x00fff000
#define EMPEI120_E_REG_EXT_Q_RESYNC_INT_EN_BIT_INTL_Q_RESYNC_INT_E_OFF 12

/*----------------------------------------.
 | Register 0x00000058 INS_EXT_OF_INT_VAL |
 +----------------------------------------+
 | bit  11:0  R  INS_Q_OVERFLOW_INT_V     |
 | bit  23:12 R  EXT_Q_OVERFLOW_INT_V     |
 +---------------------------------------*/
#define PMC_EMPEI120_E_REG_INS_EXT_OF_INT_VAL_UNUSED_MASK              0xff000000
#define EMPEI120_E_REG_INS_EXT_OF_INT_VAL_BIT_INS_Q_OVERFLOW_INT_V_MSK 0x00000fff
#define EMPEI120_E_REG_INS_EXT_OF_INT_VAL_BIT_INS_Q_OVERFLOW_INT_V_OFF 0
#define EMPEI120_E_REG_INS_EXT_OF_INT_VAL_BIT_EXT_Q_OVERFLOW_INT_V_MSK 0x00fff000
#define EMPEI120_E_REG_INS_EXT_OF_INT_VAL_BIT_EXT_Q_OVERFLOW_INT_V_OFF 12

/*-----------------------------------------.
 | Register 0x0000005c SYS_INTL_OF_INT_VAL |
 +-----------------------------------------+
 | bit  11:0  R  SYS_Q_OVERFLOW_INT_V      |
 | bit  23:12 R  INTL_Q_OVERFLOW_INT_V     |
 +----------------------------------------*/
#define PMC_EMPEI120_E_REG_SYS_INTL_OF_INT_VAL_UNUSED_MASK               0xff000000
#define EMPEI120_E_REG_SYS_INTL_OF_INT_VAL_BIT_SYS_Q_OVERFLOW_INT_V_MSK  0x00000fff
#define EMPEI120_E_REG_SYS_INTL_OF_INT_VAL_BIT_SYS_Q_OVERFLOW_INT_V_OFF  0
#define EMPEI120_E_REG_SYS_INTL_OF_INT_VAL_BIT_INTL_Q_OVERFLOW_INT_V_MSK 0x00fff000
#define EMPEI120_E_REG_SYS_INTL_OF_INT_VAL_BIT_INTL_Q_OVERFLOW_INT_V_OFF 12

/*----------------------------------------.
 | Register 0x00000060 SYS_INS_UR_INT_VAL |
 +----------------------------------------+
 | bit  11:0  R  SYS_Q_UNDERRUN_INT_V     |
 | bit  23:12 R  INS_Q_UNDERRUN_INT_V     |
 +---------------------------------------*/
#define PMC_EMPEI120_E_REG_SYS_INS_UR_INT_VAL_UNUSED_MASK              0xff000000
#define EMPEI120_E_REG_SYS_INS_UR_INT_VAL_BIT_SYS_Q_UNDERRUN_INT_V_MSK 0x00000fff
#define EMPEI120_E_REG_SYS_INS_UR_INT_VAL_BIT_SYS_Q_UNDERRUN_INT_V_OFF 0
#define EMPEI120_E_REG_SYS_INS_UR_INT_VAL_BIT_INS_Q_UNDERRUN_INT_V_MSK 0x00fff000
#define EMPEI120_E_REG_SYS_INS_UR_INT_VAL_BIT_INS_Q_UNDERRUN_INT_V_OFF 12

/*--------------------------------------.
 | Register 0x00000070 DATA_PATH_SELECT |
 +--------------------------------------+
 | bit  11:0 R/W  DATA_PATH_SELECT      |
 +-------------------------------------*/
#define PMC_EMPEI120_E_REG_DATA_PATH_SELECT_UNUSED_MASK          0xfffff000
#define EMPEI120_E_REG_DATA_PATH_SELECT_BIT_DATA_PATH_SELECT_MSK 0x00000fff
#define EMPEI120_E_REG_DATA_PATH_SELECT_BIT_DATA_PATH_SELECT_OFF 0

/*------------------------------------.
 | Register 0x00000074 SYS_FCS_ENABLE |
 +------------------------------------+
 | bit  11:0 R/W  SYS_FCS_ENABLE      |
 +-----------------------------------*/
#define PMC_EMPEI120_E_REG_SYS_FCS_ENABLE_UNUSED_MASK        0xfffff000
#define EMPEI120_E_REG_SYS_FCS_ENABLE_BIT_SYS_FCS_ENABLE_MSK 0x00000fff
#define EMPEI120_E_REG_SYS_FCS_ENABLE_BIT_SYS_FCS_ENABLE_OFF 0

/*-------------------------------------.
 | Register 0x00000078 GFP_LINK_ENABLE |
 +-------------------------------------+
 | bit  11:0 R/W  GFP_LINK_ENABLE      |
 +------------------------------------*/
#define PMC_EMPEI120_E_REG_GFP_LINK_ENABLE_UNUSED_MASK         0xfffff000
#define EMPEI120_E_REG_GFP_LINK_ENABLE_BIT_GFP_LINK_ENABLE_MSK 0x00000fff
#define EMPEI120_E_REG_GFP_LINK_ENABLE_BIT_GFP_LINK_ENABLE_OFF 0

/*----------------------------------------.
 | Register 0x0000007c TS_BCK_TO_BCK_CTRL |
 +----------------------------------------+
 | bit  11:0  R/W  TS_TIMER_ENABLE        |
 | bit  27:16 R/W  TS_CONSUME_ENABLE      |
 +---------------------------------------*/
#define PMC_EMPEI120_E_REG_TS_BCK_TO_BCK_CTRL_UNUSED_MASK           0xf000f000
#define EMPEI120_E_REG_TS_BCK_TO_BCK_CTRL_BIT_TS_TIMER_ENABLE_MSK   0x00000fff
#define EMPEI120_E_REG_TS_BCK_TO_BCK_CTRL_BIT_TS_TIMER_ENABLE_OFF   0
#define EMPEI120_E_REG_TS_BCK_TO_BCK_CTRL_BIT_TS_CONSUME_ENABLE_MSK 0x0fff0000
#define EMPEI120_E_REG_TS_BCK_TO_BCK_CTRL_BIT_TS_CONSUME_ENABLE_OFF 16

/*----------------------------------.
 | Register 0x00000080 CPB_LSC_LOW  |
 +----------------------------------+
 | bit  3:0   R/W  CPB_LINK_SCH_TS0 |
 | bit  7:4   R/W  CPB_LINK_SCH_TS1 |
 | bit  11:8  R/W  CPB_LINK_SCH_TS2 |
 | bit  15:12 R/W  CPB_LINK_SCH_TS3 |
 | bit  19:16 R/W  CPB_LINK_SCH_TS4 |
 | bit  23:20 R/W  CPB_LINK_SCH_TS5 |
 | bit  27:24 R/W  CPB_LINK_SCH_TS6 |
 | bit  31:28 R/W  CPB_LINK_SCH_TS7 |
 +---------------------------------*/
#define PMC_EMPEI120_E_REG_CPB_LSC_LOW_UNUSED_MASK          0x00000000
#define EMPEI120_E_REG_CPB_LSC_LOW_BIT_CPB_LINK_SCH_TS0_MSK 0x0000000f
#define EMPEI120_E_REG_CPB_LSC_LOW_BIT_CPB_LINK_SCH_TS0_OFF 0
#define EMPEI120_E_REG_CPB_LSC_LOW_BIT_CPB_LINK_SCH_TS1_MSK 0x000000f0
#define EMPEI120_E_REG_CPB_LSC_LOW_BIT_CPB_LINK_SCH_TS1_OFF 4
#define EMPEI120_E_REG_CPB_LSC_LOW_BIT_CPB_LINK_SCH_TS2_MSK 0x00000f00
#define EMPEI120_E_REG_CPB_LSC_LOW_BIT_CPB_LINK_SCH_TS2_OFF 8
#define EMPEI120_E_REG_CPB_LSC_LOW_BIT_CPB_LINK_SCH_TS3_MSK 0x0000f000
#define EMPEI120_E_REG_CPB_LSC_LOW_BIT_CPB_LINK_SCH_TS3_OFF 12
#define EMPEI120_E_REG_CPB_LSC_LOW_BIT_CPB_LINK_SCH_TS4_MSK 0x000f0000
#define EMPEI120_E_REG_CPB_LSC_LOW_BIT_CPB_LINK_SCH_TS4_OFF 16
#define EMPEI120_E_REG_CPB_LSC_LOW_BIT_CPB_LINK_SCH_TS5_MSK 0x00f00000
#define EMPEI120_E_REG_CPB_LSC_LOW_BIT_CPB_LINK_SCH_TS5_OFF 20
#define EMPEI120_E_REG_CPB_LSC_LOW_BIT_CPB_LINK_SCH_TS6_MSK 0x0f000000
#define EMPEI120_E_REG_CPB_LSC_LOW_BIT_CPB_LINK_SCH_TS6_OFF 24
#define EMPEI120_E_REG_CPB_LSC_LOW_BIT_CPB_LINK_SCH_TS7_MSK 0xf0000000
#define EMPEI120_E_REG_CPB_LSC_LOW_BIT_CPB_LINK_SCH_TS7_OFF 28

/*---------------------------------------------.
 | Register 0x00000084 CPB_USC_HIGH            |
 +---------------------------------------------+
 | bit  3:0   R/W  CPB_LINK_SCH_TS8            |
 | bit  7:4   R/W  CPB_LINK_SCH_TS9            |
 | bit  11:8  R/W  CPB_LINK_SCH_TS10           |
 | bit  15:12 R/W  CPB_LINK_SCH_TS11           |
 | bit  19:16 R/W  CPB_LINK_SCH_OFFSET_EXTRACT |
 | bit  31:28 R/W  CPB_LINK_SCH_LAST_TIMESLOT  |
 +--------------------------------------------*/
#define PMC_EMPEI120_E_REG_CPB_USC_HIGH_UNUSED_MASK                     0x0ff00000
#define EMPEI120_E_REG_CPB_USC_HIGH_BIT_CPB_LINK_SCH_TS8_MSK            0x0000000f
#define EMPEI120_E_REG_CPB_USC_HIGH_BIT_CPB_LINK_SCH_TS8_OFF            0
#define EMPEI120_E_REG_CPB_USC_HIGH_BIT_CPB_LINK_SCH_TS9_MSK            0x000000f0
#define EMPEI120_E_REG_CPB_USC_HIGH_BIT_CPB_LINK_SCH_TS9_OFF            4
#define EMPEI120_E_REG_CPB_USC_HIGH_BIT_CPB_LINK_SCH_TS10_MSK           0x00000f00
#define EMPEI120_E_REG_CPB_USC_HIGH_BIT_CPB_LINK_SCH_TS10_OFF           8
#define EMPEI120_E_REG_CPB_USC_HIGH_BIT_CPB_LINK_SCH_TS11_MSK           0x0000f000
#define EMPEI120_E_REG_CPB_USC_HIGH_BIT_CPB_LINK_SCH_TS11_OFF           12
#define EMPEI120_E_REG_CPB_USC_HIGH_BIT_CPB_LINK_SCH_OFFSET_EXTRACT_MSK 0x000f0000
#define EMPEI120_E_REG_CPB_USC_HIGH_BIT_CPB_LINK_SCH_OFFSET_EXTRACT_OFF 16
#define EMPEI120_E_REG_CPB_USC_HIGH_BIT_CPB_LINK_SCH_LAST_TIMESLOT_MSK  0xf0000000
#define EMPEI120_E_REG_CPB_USC_HIGH_BIT_CPB_LINK_SCH_LAST_TIMESLOT_OFF  28

/*-----------------------------------.
 | Register 0x00000088 INTL_LSC_LOW  |
 +-----------------------------------+
 | bit  3:0   R/W  INTL_LINK_SCH_TS0 |
 | bit  7:4   R/W  INTL_LINK_SCH_TS1 |
 | bit  11:8  R/W  INTL_LINK_SCH_TS2 |
 | bit  15:12 R/W  INTL_LINK_SCH_TS3 |
 | bit  19:16 R/W  INTL_LINK_SCH_TS4 |
 | bit  23:20 R/W  INTL_LINK_SCH_TS5 |
 | bit  27:24 R/W  INTL_LINK_SCH_TS6 |
 | bit  31:28 R/W  INTL_LINK_SCH_TS7 |
 +----------------------------------*/
#define PMC_EMPEI120_E_REG_INTL_LSC_LOW_UNUSED_MASK           0x00000000
#define EMPEI120_E_REG_INTL_LSC_LOW_BIT_INTL_LINK_SCH_TS0_MSK 0x0000000f
#define EMPEI120_E_REG_INTL_LSC_LOW_BIT_INTL_LINK_SCH_TS0_OFF 0
#define EMPEI120_E_REG_INTL_LSC_LOW_BIT_INTL_LINK_SCH_TS1_MSK 0x000000f0
#define EMPEI120_E_REG_INTL_LSC_LOW_BIT_INTL_LINK_SCH_TS1_OFF 4
#define EMPEI120_E_REG_INTL_LSC_LOW_BIT_INTL_LINK_SCH_TS2_MSK 0x00000f00
#define EMPEI120_E_REG_INTL_LSC_LOW_BIT_INTL_LINK_SCH_TS2_OFF 8
#define EMPEI120_E_REG_INTL_LSC_LOW_BIT_INTL_LINK_SCH_TS3_MSK 0x0000f000
#define EMPEI120_E_REG_INTL_LSC_LOW_BIT_INTL_LINK_SCH_TS3_OFF 12
#define EMPEI120_E_REG_INTL_LSC_LOW_BIT_INTL_LINK_SCH_TS4_MSK 0x000f0000
#define EMPEI120_E_REG_INTL_LSC_LOW_BIT_INTL_LINK_SCH_TS4_OFF 16
#define EMPEI120_E_REG_INTL_LSC_LOW_BIT_INTL_LINK_SCH_TS5_MSK 0x00f00000
#define EMPEI120_E_REG_INTL_LSC_LOW_BIT_INTL_LINK_SCH_TS5_OFF 20
#define EMPEI120_E_REG_INTL_LSC_LOW_BIT_INTL_LINK_SCH_TS6_MSK 0x0f000000
#define EMPEI120_E_REG_INTL_LSC_LOW_BIT_INTL_LINK_SCH_TS6_OFF 24
#define EMPEI120_E_REG_INTL_LSC_LOW_BIT_INTL_LINK_SCH_TS7_MSK 0xf0000000
#define EMPEI120_E_REG_INTL_LSC_LOW_BIT_INTL_LINK_SCH_TS7_OFF 28

/*---------------------------------------------.
 | Register 0x0000008c INTL_USC_HIGH           |
 +---------------------------------------------+
 | bit  3:0   R/W  INTL_LINK_SCH_TS8           |
 | bit  7:4   R/W  INTL_LINK_SCH_TS9           |
 | bit  11:8  R/W  INTL_LINK_SCH_TS10          |
 | bit  15:12 R/W  INTL_LINK_SCH_TS11          |
 | bit  27:24 R/W  INTL_LINK_SCH_LAST_TIMESLOT |
 +--------------------------------------------*/
#define PMC_EMPEI120_E_REG_INTL_USC_HIGH_UNUSED_MASK                     0xf0ff0000
#define EMPEI120_E_REG_INTL_USC_HIGH_BIT_INTL_LINK_SCH_TS8_MSK           0x0000000f
#define EMPEI120_E_REG_INTL_USC_HIGH_BIT_INTL_LINK_SCH_TS8_OFF           0
#define EMPEI120_E_REG_INTL_USC_HIGH_BIT_INTL_LINK_SCH_TS9_MSK           0x000000f0
#define EMPEI120_E_REG_INTL_USC_HIGH_BIT_INTL_LINK_SCH_TS9_OFF           4
#define EMPEI120_E_REG_INTL_USC_HIGH_BIT_INTL_LINK_SCH_TS10_MSK          0x00000f00
#define EMPEI120_E_REG_INTL_USC_HIGH_BIT_INTL_LINK_SCH_TS10_OFF          8
#define EMPEI120_E_REG_INTL_USC_HIGH_BIT_INTL_LINK_SCH_TS11_MSK          0x0000f000
#define EMPEI120_E_REG_INTL_USC_HIGH_BIT_INTL_LINK_SCH_TS11_OFF          12
#define EMPEI120_E_REG_INTL_USC_HIGH_BIT_INTL_LINK_SCH_LAST_TIMESLOT_MSK 0x0f000000
#define EMPEI120_E_REG_INTL_USC_HIGH_BIT_INTL_LINK_SCH_LAST_TIMESLOT_OFF 24

/*-------------------------------.
 | Register 0x00000090 UPD_LSC   |
 +-------------------------------+
 | bit  0 R/W  EXTRACT_LS_UPDATE |
 | bit  1 R/W  INTL_LS_UPDATE    |
 +------------------------------*/
#define PMC_EMPEI120_E_REG_UPD_LSC_UNUSED_MASK           0xfffffffc
#define EMPEI120_E_REG_UPD_LSC_BIT_EXTRACT_LS_UPDATE_MSK 0x00000001
#define EMPEI120_E_REG_UPD_LSC_BIT_EXTRACT_LS_UPDATE_OFF 0
#define EMPEI120_E_REG_UPD_LSC_BIT_INTL_LS_UPDATE_MSK    0x00000002
#define EMPEI120_E_REG_UPD_LSC_BIT_INTL_LS_UPDATE_OFF    1

/*--------------------------------.
 | Register 0x00000094 DA_SA_SWAP |
 +--------------------------------+
 | bit  11:0 R/W  DA_SA_SWAP      |
 +-------------------------------*/
#define PMC_EMPEI120_E_REG_DA_SA_SWAP_UNUSED_MASK    0xfffff000
#define EMPEI120_E_REG_DA_SA_SWAP_BIT_DA_SA_SWAP_MSK 0x00000fff
#define EMPEI120_E_REG_DA_SA_SWAP_BIT_DA_SA_SWAP_OFF 0

/*-----------------------------------.
 | Register 0x000000a0 PMON_CNTR_CLR |
 +-----------------------------------+
 | bit  0 R/W  PMON_CNT_CLR          |
 +----------------------------------*/
#define PMC_EMPEI120_E_REG_PMON_CNTR_CLR_UNUSED_MASK      0xfffffffe
#define EMPEI120_E_REG_PMON_CNTR_CLR_BIT_PMON_CNT_CLR_MSK 0x00000001
#define EMPEI120_E_REG_PMON_CNTR_CLR_BIT_PMON_CNT_CLR_OFF 0

/*--------------------------.
 | Register 0x000000a4 GPIO |
 +--------------------------+
 | bit  7:0   R/W  GPO_HIGH |
 | bit  15:8  R/W  GPO_LOW  |
 | bit  31:16 R    GPI      |
 +-------------------------*/
#define PMC_EMPEI120_E_REG_GPIO_UNUSED_MASK  0x00000000
#define EMPEI120_E_REG_GPIO_BIT_GPO_HIGH_MSK 0x000000ff
#define EMPEI120_E_REG_GPIO_BIT_GPO_HIGH_OFF 0
#define EMPEI120_E_REG_GPIO_BIT_GPO_LOW_MSK  0x0000ff00
#define EMPEI120_E_REG_GPIO_BIT_GPO_LOW_OFF  8
#define EMPEI120_E_REG_GPIO_BIT_GPI_MSK      0xffff0000
#define EMPEI120_E_REG_GPIO_BIT_GPI_OFF      16

/*---------------------------------------.
 | Register 0x000000d0 PKT_GEN_PKT_SIZE  |
 +---------------------------------------+
 | bit  15:0  R/W  PKT_GEN_LEN           |
 | bit  23:16 R/W  PKT_GEN_WORDS_PER_PKT |
 | bit  29:24 R/W  PKT_GEN_EOP_SIZE      |
 +--------------------------------------*/
#define PMC_EMPEI120_E_REG_PKT_GEN_PKT_SIZE_UNUSED_MASK               0xc0000000
#define EMPEI120_E_REG_PKT_GEN_PKT_SIZE_BIT_PKT_GEN_LEN_MSK           0x0000ffff
#define EMPEI120_E_REG_PKT_GEN_PKT_SIZE_BIT_PKT_GEN_LEN_OFF           0
#define EMPEI120_E_REG_PKT_GEN_PKT_SIZE_BIT_PKT_GEN_WORDS_PER_PKT_MSK 0x00ff0000
#define EMPEI120_E_REG_PKT_GEN_PKT_SIZE_BIT_PKT_GEN_WORDS_PER_PKT_OFF 16
#define EMPEI120_E_REG_PKT_GEN_PKT_SIZE_BIT_PKT_GEN_EOP_SIZE_MSK      0x3f000000
#define EMPEI120_E_REG_PKT_GEN_PKT_SIZE_BIT_PKT_GEN_EOP_SIZE_OFF      24

/*---------------------------------.
 | Register 0x000000d4 PKT_GEN_PLD |
 +---------------------------------+
 | bit  7:0 R/W  PKT_GEN_PLD       |
 +--------------------------------*/
#define PMC_EMPEI120_E_REG_PKT_GEN_PLD_UNUSED_MASK     0xffffff00
#define EMPEI120_E_REG_PKT_GEN_PLD_BIT_PKT_GEN_PLD_MSK 0x000000ff
#define EMPEI120_E_REG_PKT_GEN_PLD_BIT_PKT_GEN_PLD_OFF 0

/*-------------------------------------.
 | Register 0x000000d8 PKT_GEN_PKT_INT |
 +-------------------------------------+
 | bit  11:0 R/W  PKT_GEN_PKT_INT      |
 +------------------------------------*/
#define PMC_EMPEI120_E_REG_PKT_GEN_PKT_INT_UNUSED_MASK         0xfffff000
#define EMPEI120_E_REG_PKT_GEN_PKT_INT_BIT_PKT_GEN_PKT_INT_MSK 0x00000fff
#define EMPEI120_E_REG_PKT_GEN_PKT_INT_BIT_PKT_GEN_PKT_INT_OFF 0

/*--------------------------------------.
 | Register 0x000000dc PKT_GEN_PKT_HDR1 |
 +--------------------------------------+
 | bit  31:0 R/W  PKT_GEN_DA_LOW        |
 +-------------------------------------*/
#define PMC_EMPEI120_E_REG_PKT_GEN_PKT_HDR1_UNUSED_MASK        0x00000000
#define EMPEI120_E_REG_PKT_GEN_PKT_HDR1_BIT_PKT_GEN_DA_LOW_MSK 0xffffffff
#define EMPEI120_E_REG_PKT_GEN_PKT_HDR1_BIT_PKT_GEN_DA_LOW_OFF 0

/*--------------------------------------.
 | Register 0x000000e0 PKT_GEN_PKT_HDR2 |
 +--------------------------------------+
 | bit  31:0 R/W  PKT_GEN_SA_LOW        |
 +-------------------------------------*/
#define PMC_EMPEI120_E_REG_PKT_GEN_PKT_HDR2_UNUSED_MASK        0x00000000
#define EMPEI120_E_REG_PKT_GEN_PKT_HDR2_BIT_PKT_GEN_SA_LOW_MSK 0xffffffff
#define EMPEI120_E_REG_PKT_GEN_PKT_HDR2_BIT_PKT_GEN_SA_LOW_OFF 0

/*--------------------------------------.
 | Register 0x000000e4 PKT_GEN_PKT_HDR3 |
 +--------------------------------------+
 | bit  15:0  R/W  PKT_GEN_DA_UPPER     |
 | bit  31:16 R/W  PKT_GEN_SA_UPPER     |
 +-------------------------------------*/
#define PMC_EMPEI120_E_REG_PKT_GEN_PKT_HDR3_UNUSED_MASK          0x00000000
#define EMPEI120_E_REG_PKT_GEN_PKT_HDR3_BIT_PKT_GEN_DA_UPPER_MSK 0x0000ffff
#define EMPEI120_E_REG_PKT_GEN_PKT_HDR3_BIT_PKT_GEN_DA_UPPER_OFF 0
#define EMPEI120_E_REG_PKT_GEN_PKT_HDR3_BIT_PKT_GEN_SA_UPPER_MSK 0xffff0000
#define EMPEI120_E_REG_PKT_GEN_PKT_HDR3_BIT_PKT_GEN_SA_UPPER_OFF 16

/*--------------------------------------.
 | Register 0x000000e8 PKT_GEN_PKT_HDR4 |
 +--------------------------------------+
 | bit  15:0 R/W  PKT_GEN_LEN_TYPE      |
 +-------------------------------------*/
#define PMC_EMPEI120_E_REG_PKT_GEN_PKT_HDR4_UNUSED_MASK          0xffff0000
#define EMPEI120_E_REG_PKT_GEN_PKT_HDR4_BIT_PKT_GEN_LEN_TYPE_MSK 0x0000ffff
#define EMPEI120_E_REG_PKT_GEN_PKT_HDR4_BIT_PKT_GEN_LEN_TYPE_OFF 0

/*--------------------------------------.
 | Register 0x000000ec PKT_GEN_PKT_HDR5 |
 +--------------------------------------+
 | bit  31:0 R/W  PKT_GEN_VLAN_OUT      |
 +-------------------------------------*/
#define PMC_EMPEI120_E_REG_PKT_GEN_PKT_HDR5_UNUSED_MASK          0x00000000
#define EMPEI120_E_REG_PKT_GEN_PKT_HDR5_BIT_PKT_GEN_VLAN_OUT_MSK 0xffffffff
#define EMPEI120_E_REG_PKT_GEN_PKT_HDR5_BIT_PKT_GEN_VLAN_OUT_OFF 0

/*--------------------------------------.
 | Register 0x000000f0 PKT_GEN_PKT_HDR6 |
 +--------------------------------------+
 | bit  31:0 R/W  PKT_GEN_VLAN_IN       |
 +-------------------------------------*/
#define PMC_EMPEI120_E_REG_PKT_GEN_PKT_HDR6_UNUSED_MASK         0x00000000
#define EMPEI120_E_REG_PKT_GEN_PKT_HDR6_BIT_PKT_GEN_VLAN_IN_MSK 0xffffffff
#define EMPEI120_E_REG_PKT_GEN_PKT_HDR6_BIT_PKT_GEN_VLAN_IN_OFF 0

/*--------------------------------.
 | Register 0x000000f4 PKT_GEN_EN |
 +--------------------------------+
 | bit  3:0 R/W  PKT_GEN_LINK     |
 | bit  16  R/W  PKT_GEN_ENABLE   |
 | bit  17  R    PKT_GEN_BUSY     |
 +-------------------------------*/
#define PMC_EMPEI120_E_REG_PKT_GEN_EN_UNUSED_MASK        0xfffcfff0
#define EMPEI120_E_REG_PKT_GEN_EN_BIT_PKT_GEN_LINK_MSK   0x0000000f
#define EMPEI120_E_REG_PKT_GEN_EN_BIT_PKT_GEN_LINK_OFF   0
#define EMPEI120_E_REG_PKT_GEN_EN_BIT_PKT_GEN_ENABLE_MSK 0x00010000
#define EMPEI120_E_REG_PKT_GEN_EN_BIT_PKT_GEN_ENABLE_OFF 16
#define EMPEI120_E_REG_PKT_GEN_EN_BIT_PKT_GEN_BUSY_MSK   0x00020000
#define EMPEI120_E_REG_PKT_GEN_EN_BIT_PKT_GEN_BUSY_OFF   17

/*--------------------------------.
 | Register 0x000000f8 LINK_RESET |
 +--------------------------------+
 | bit  11:0 R/W  LINK_RESET      |
 +-------------------------------*/
#define PMC_EMPEI120_E_REG_LINK_RESET_UNUSED_MASK    0xfffff000
#define EMPEI120_E_REG_LINK_RESET_BIT_LINK_RESET_MSK 0x00000fff
#define EMPEI120_E_REG_LINK_RESET_BIT_LINK_RESET_OFF 0

/* index definitions for PMC_EMPEI120_E_REG_TS_TIMER */
#define PMC_EMPEI120_E_REG_TS_TIMER_INDEX_N_MIN    0
#define PMC_EMPEI120_E_REG_TS_TIMER_INDEX_N_MAX    11
#define PMC_EMPEI120_E_REG_TS_TIMER_INDEX_N_SIZE   12
#define PMC_EMPEI120_E_REG_TS_TIMER_INDEX_N_OFFSET 4

/*------------------------------------------.
 | Register (0x00000380 + (N) * 4) TS_TIMER |
 +------------------------------------------+
 | bit  9:0 R/W  TS_TIMER                   |
 +-----------------------------------------*/
#define PMC_EMPEI120_E_REG_TS_TIMER_UNUSED_MASK    0xfffffc00
#define EMPEI120_E_REG_TS_TIMER_BIT_TS_TIMER_MSK   0x000003ff
#define EMPEI120_E_REG_TS_TIMER_BIT_TS_TIMER_OFF   0

/* index definitions for PMC_EMPEI120_E_REG_SYS_PMAP */
#define PMC_EMPEI120_E_REG_SYS_PMAP_INDEX_N_MIN          0
#define PMC_EMPEI120_E_REG_SYS_PMAP_INDEX_N_MAX          95
#define PMC_EMPEI120_E_REG_SYS_PMAP_INDEX_N_SIZE         96
#define PMC_EMPEI120_E_REG_SYS_PMAP_INDEX_N_OFFSET       4

/*------------------------------------------.
 | Register (0x00000400 + (N) * 4) SYS_PMAP |
 +------------------------------------------+
 | bit  7:0 R/W  SYS_PRIORITY_MAP           |
 +-----------------------------------------*/
#define PMC_EMPEI120_E_REG_SYS_PMAP_UNUSED_MASK          0xffffff00
#define EMPEI120_E_REG_SYS_PMAP_BIT_SYS_PRIORITY_MAP_MSK 0x000000ff
#define EMPEI120_E_REG_SYS_PMAP_BIT_SYS_PRIORITY_MAP_OFF 0

/* index definitions for PMC_EMPEI120_E_REG_INS_PMAP */
#define PMC_EMPEI120_E_REG_INS_PMAP_INDEX_N_MIN          0
#define PMC_EMPEI120_E_REG_INS_PMAP_INDEX_N_MAX          47
#define PMC_EMPEI120_E_REG_INS_PMAP_INDEX_N_SIZE         48
#define PMC_EMPEI120_E_REG_INS_PMAP_INDEX_N_OFFSET       4

/*------------------------------------------.
 | Register (0x00000600 + (N) * 4) INS_PMAP |
 +------------------------------------------+
 | bit  7:0 R/W  INS_PRIORITY_MAP           |
 +-----------------------------------------*/
#define PMC_EMPEI120_E_REG_INS_PMAP_UNUSED_MASK          0xffffff00
#define EMPEI120_E_REG_INS_PMAP_BIT_INS_PRIORITY_MAP_MSK 0x000000ff
#define EMPEI120_E_REG_INS_PMAP_BIT_INS_PRIORITY_MAP_OFF 0

/* index definitions for PMC_EMPEI120_E_REG_DRR_QUANTUM */
#define PMC_EMPEI120_E_REG_DRR_QUANTUM_INDEX_N_MIN     0
#define PMC_EMPEI120_E_REG_DRR_QUANTUM_INDEX_N_MAX     11
#define PMC_EMPEI120_E_REG_DRR_QUANTUM_INDEX_N_SIZE    12
#define PMC_EMPEI120_E_REG_DRR_QUANTUM_INDEX_N_OFFSET  4

/*---------------------------------------------.
 | Register (0x00000800 + (N) * 4) DRR_QUANTUM |
 +---------------------------------------------+
 | bit  15:0  R/W  SYS_QUANTUM                 |
 | bit  31:16 R/W  INS_QUANTUM                 |
 +--------------------------------------------*/
#define PMC_EMPEI120_E_REG_DRR_QUANTUM_UNUSED_MASK     0x00000000
#define EMPEI120_E_REG_DRR_QUANTUM_BIT_SYS_QUANTUM_MSK 0x0000ffff
#define EMPEI120_E_REG_DRR_QUANTUM_BIT_SYS_QUANTUM_OFF 0
#define EMPEI120_E_REG_DRR_QUANTUM_BIT_INS_QUANTUM_MSK 0xffff0000
#define EMPEI120_E_REG_DRR_QUANTUM_BIT_INS_QUANTUM_OFF 16

/* index definitions for PMC_EMPEI120_E_REG_EXT_PMON_CONFIG */
#define PMC_EMPEI120_E_REG_EXT_PMON_CONFIG_INDEX_N_MIN      0
#define PMC_EMPEI120_E_REG_EXT_PMON_CONFIG_INDEX_N_MAX      63
#define PMC_EMPEI120_E_REG_EXT_PMON_CONFIG_INDEX_N_SIZE     64
#define PMC_EMPEI120_E_REG_EXT_PMON_CONFIG_INDEX_N_OFFSET   4

/*-------------------------------------------------.
 | Register (0x00000a00 + (N) * 4) EXT_PMON_CONFIG |
 +-------------------------------------------------+
 | bit  8:0 R/W  EXT_PMON_CFG                      |
 | bit  9   R/W  EXT_PMON_EN                       |
 +------------------------------------------------*/
#define PMC_EMPEI120_E_REG_EXT_PMON_CONFIG_UNUSED_MASK      0xfffffc00
#define EMPEI120_E_REG_EXT_PMON_CONFIG_BIT_EXT_PMON_CFG_MSK 0x000001ff
#define EMPEI120_E_REG_EXT_PMON_CONFIG_BIT_EXT_PMON_CFG_OFF 0
#define EMPEI120_E_REG_EXT_PMON_CONFIG_BIT_EXT_PMON_EN_MSK  0x00000200
#define EMPEI120_E_REG_EXT_PMON_CONFIG_BIT_EXT_PMON_EN_OFF  9

/* index definitions for PMC_EMPEI120_E_REG_EXT_PMON_PKT_CNT */
#define PMC_EMPEI120_E_REG_EXT_PMON_PKT_CNT_INDEX_N_MIN          0
#define PMC_EMPEI120_E_REG_EXT_PMON_PKT_CNT_INDEX_N_MAX          63
#define PMC_EMPEI120_E_REG_EXT_PMON_PKT_CNT_INDEX_N_SIZE         64
#define PMC_EMPEI120_E_REG_EXT_PMON_PKT_CNT_INDEX_N_OFFSET       4

/*--------------------------------------------------.
 | Register (0x00000b00 + (N) * 4) EXT_PMON_PKT_CNT |
 +--------------------------------------------------+
 | bit  16:0 R  EXT_PMON_PKT_CNT                    |
 +-------------------------------------------------*/
#define PMC_EMPEI120_E_REG_EXT_PMON_PKT_CNT_UNUSED_MASK          0xfffe0000
#define EMPEI120_E_REG_EXT_PMON_PKT_CNT_BIT_EXT_PMON_PKT_CNT_MSK 0x0001ffff
#define EMPEI120_E_REG_EXT_PMON_PKT_CNT_BIT_EXT_PMON_PKT_CNT_OFF 0

/* index definitions for PMC_EMPEI120_E_REG_INS_PMON_PKT_CNT */
#define PMC_EMPEI120_E_REG_INS_PMON_PKT_CNT_INDEX_N_MIN          0
#define PMC_EMPEI120_E_REG_INS_PMON_PKT_CNT_INDEX_N_MAX          47
#define PMC_EMPEI120_E_REG_INS_PMON_PKT_CNT_INDEX_N_SIZE         48
#define PMC_EMPEI120_E_REG_INS_PMON_PKT_CNT_INDEX_N_OFFSET       4

/*--------------------------------------------------.
 | Register (0x00000d00 + (N) * 4) INS_PMON_PKT_CNT |
 +--------------------------------------------------+
 | bit  19:0 R  INS_PMON_PKT_CNT                    |
 +-------------------------------------------------*/
#define PMC_EMPEI120_E_REG_INS_PMON_PKT_CNT_UNUSED_MASK          0xfff00000
#define EMPEI120_E_REG_INS_PMON_PKT_CNT_BIT_INS_PMON_PKT_CNT_MSK 0x000fffff
#define EMPEI120_E_REG_INS_PMON_PKT_CNT_BIT_INS_PMON_PKT_CNT_OFF 0

#ifdef __cplusplus
}
#endif /* __cplusplus */

#endif /* _EMPEI_E_REGS_H */
