// Seed: 4283287345
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  inout wire id_10;
  input wire id_9;
  output wire id_8;
  output wire id_7;
  output wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_11, id_12;
endmodule
module module_1 #(
    parameter id_2 = 32'd27,
    parameter id_3 = 32'd74,
    parameter id_4 = 32'd86
) (
    id_1,
    _id_2,
    _id_3,
    _id_4
);
  input wire _id_4;
  input wire _id_3;
  input wire _id_2;
  inout wire id_1;
  logic [id_4 : id_3] id_5 = id_5[id_2];
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1
  );
  assign id_1 = 1;
  wire [-1 : -1] id_6;
endmodule
