////////////////////////////////////////////////////////////////////////////////
// Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
////////////////////////////////////////////////////////////////////////////////
//   ____  ____
//  /   /\/   /
// /___/  \  /    Vendor: Xilinx
// \   \   \/     Version: P.20131013
//  \   \         Application: netgen
//  /   /         Filename: top_synth.v
// /___/   /\     Timestamp: Sun Jul  7 17:04:46 2019
// \   \  /  \ 
//  \___\/\___\
//             
// Command	: -ofmt verilog -w -sim top.ngc top_synth.v 
// Device	: xc6slx9-csg324-2
// Input file	: top.ngc
// Output file	: top_synth.v
// # of Modules	: 1
// Design Name	: top
// Xilinx        : /home/travis/build/timvideos/HDMI2USB-litex-firmware/build/Xilinx/opt/Xilinx/14.7/ISE_DS/ISE/
//             
// Purpose:    
//     This verilog netlist is a verification model and uses simulation 
//     primitives which may not represent the true implementation of the 
//     device, however the netlist is functionally correct and should not 
//     be modified. This file cannot be synthesized and should only be used 
//     with supported simulation tools.
//             
// Reference:  
//     Command Line Tools User Guide, Chapter 23 and Synthesis and Simulation Design Guide, Chapter 6
//             
////////////////////////////////////////////////////////////////////////////////

`timescale 1 ns/1 ps

module top (
  serial_rx, clk100, user_btn5, user_sw0, user_sw1, user_sw2, user_sw3, user_sw4, user_sw5, user_sw6, user_sw7, user_btn0, user_btn1, user_btn2, 
user_btn3, user_btn4, spiflash_miso, serial_tx, ddram_clock_p, ddram_clock_n, user_led0, user_led1, user_led2, user_led3, user_led4, user_led5, 
user_led6, user_led7, spiflash_cs_n, spiflash_clk, spiflash_mosi, ddram_cke, ddram_ras_n, ddram_cas_n, ddram_we_n, ddram_a, ddram_ba, ddram_dq, 
ddram_dqs, ddram_dm
);
  input serial_rx;
  input clk100;
  input user_btn5;
  input user_sw0;
  input user_sw1;
  input user_sw2;
  input user_sw3;
  input user_sw4;
  input user_sw5;
  input user_sw6;
  input user_sw7;
  input user_btn0;
  input user_btn1;
  input user_btn2;
  input user_btn3;
  input user_btn4;
  input spiflash_miso;
  output serial_tx;
  output ddram_clock_p;
  output ddram_clock_n;
  output user_led0;
  output user_led1;
  output user_led2;
  output user_led3;
  output user_led4;
  output user_led5;
  output user_led6;
  output user_led7;
  output spiflash_cs_n;
  output spiflash_clk;
  output spiflash_mosi;
  output ddram_cke;
  output ddram_ras_n;
  output ddram_cas_n;
  output ddram_we_n;
  output [12 : 0] ddram_a;
  output [1 : 0] ddram_ba;
  inout [15 : 0] ddram_dq;
  output [1 : 0] ddram_dqs;
  output [1 : 0] ddram_dm;
  wire serial_rx_IBUF_0;
  wire user_btn5_IBUF_2;
  wire user_sw0_IBUF_3;
  wire user_sw1_IBUF_4;
  wire user_sw2_IBUF_5;
  wire user_sw3_IBUF_6;
  wire user_sw4_IBUF_7;
  wire user_sw5_IBUF_8;
  wire user_sw6_IBUF_9;
  wire user_sw7_IBUF_10;
  wire user_btn0_IBUF_11;
  wire user_btn1_IBUF_12;
  wire user_btn2_IBUF_13;
  wire user_btn3_IBUF_14;
  wire user_btn4_IBUF_15;
  wire spiflash_miso_IBUF_16;
  wire xilinxmultiregimpl0_regs0_17;
  wire crg_clk100a;
  wire xilinxasyncresetsynchronizerimpl0;
  wire spiflash_miso1_28;
  wire xilinxmultiregimpl0_regs1_29;
  wire crg_clk100b;
  wire base50_clk_BUFG_31;
  wire crg_dcm_base50_locked;
  wire xilinxasyncresetsynchronizerimpl0_rst_meta;
  wire por_rst;
  wire basesoc_uart_phy_rx_r_135;
  wire crg_pll_fb;
  wire crg_unbuf_sdram_full;
  wire crg_unbuf_sdram_half_a;
  wire crg_unbuf_sdram_half_b;
  wire crg_unbuf_sys;
  wire crg_pll_lckd;
  wire xilinxasyncresetsynchronizerimpl2_rst_meta;
  wire \spiflash_sr[31]_spiflash_sr[30]_mux_1142_OUT<7> ;
  wire \spiflash_sr[31]_spiflash_sr[30]_mux_1142_OUT<6> ;
  wire \spiflash_sr[31]_spiflash_sr[30]_mux_1142_OUT<5> ;
  wire \spiflash_sr[31]_spiflash_sr[30]_mux_1142_OUT<4> ;
  wire \spiflash_sr[31]_spiflash_sr[30]_mux_1142_OUT<3> ;
  wire \spiflash_sr[31]_spiflash_sr[30]_mux_1142_OUT<2> ;
  wire \spiflash_sr[31]_spiflash_sr[30]_mux_1142_OUT<1> ;
  wire \spiflash_sr[31]_spiflash_sr[30]_mux_1142_OUT<0> ;
  wire sdram_full_wr_clk;
  wire crg_clk4x_wr_strb;
  wire sdram_half_clk;
  wire crg_clk_sdram_half_shifted;
  wire sys_clk;
  wire xilinxasyncresetsynchronizerimpl2;
  wire basesoc_uart_phy_rx_busy_192;
  wire ddram_dm_0_OBUF_233;
  wire ddram_dm_1_OBUF_234;
  wire ddrphy_sdram_half_clk_n;
  wire ddrphy_phase_half_304;
  wire ddram_a_12_335;
  wire ddram_a_11_336;
  wire ddram_a_10_337;
  wire ddram_a_9_338;
  wire ddram_a_8_339;
  wire ddram_a_7_340;
  wire ddram_a_6_341;
  wire ddram_a_5_342;
  wire ddram_a_4_343;
  wire ddram_a_3_344;
  wire ddram_a_2_345;
  wire ddram_a_1_346;
  wire ddram_a_0_347;
  wire ddram_ba_1_348;
  wire ddram_ba_0_349;
  wire ddram_cke_OBUF_350;
  wire ddram_ras_n_OBUF_351;
  wire ddram_cas_n_OBUF_352;
  wire ddram_we_n_OBUF_353;
  wire ddrphy_postamble_354;
  wire ddrphy_phase_sel_356;
  wire ddrphy_record0_cke;
  wire ddrphy_record0_ras_n;
  wire ddrphy_record0_we_n;
  wire ddrphy_record1_ras_n_360;
  wire ddrphy_record1_we_n_361;
  wire ddram_clock_p_OBUF_362;
  wire crg_clk_sdram_half_shifted_INV_440_o;
  wire ddram_clock_n_OBUF_364;
  wire \picorv32/mem_valid ;
  wire \picorv32/mem_instr_432 ;
  wire xilinxasyncresetsynchronizerimpl1_rst_meta;
  wire sys_rst;
  wire basesoc_sram_bus_ack_596;
  wire \basesoc_interface_adr[13] ;
  wire \basesoc_interface_adr[12] ;
  wire \basesoc_interface_adr[11] ;
  wire \basesoc_interface_adr[10] ;
  wire \basesoc_interface_adr[9] ;
  wire \basesoc_interface_adr[5] ;
  wire \basesoc_interface_adr[4] ;
  wire \basesoc_interface_adr[3] ;
  wire \basesoc_interface_adr[2] ;
  wire \basesoc_interface_adr[1] ;
  wire basesoc_uart_phy_sink_ready_623;
  wire basesoc_uart_phy_uart_clk_txen_656;
  wire basesoc_uart_phy_source_valid_657;
  wire basesoc_uart_phy_uart_clk_rxen_690;
  wire basesoc_uart_tx_old_trigger_691;
  wire basesoc_uart_rx_old_trigger_692;
  wire basesoc_timer0_zero_old_trigger_725;
  wire eventsourceprocess0_old_trigger_726;
  wire eventsourceprocess1_old_trigger_727;
  wire eventsourceprocess2_old_trigger_728;
  wire eventsourceprocess3_old_trigger_729;
  wire eventsourceprocess4_old_trigger_730;
  wire basesoc_sdram_bandwidth_period_731;
  wire ddrphy_phase_sys_764;
  wire ddrphy_bitslip_inc_765;
  wire ddrphy_drive_dq_n1_815;
  wire ddrphy_wrdata_en_d_816;
  wire basesoc_sdram_cmd_payload_cas_819;
  wire basesoc_sdram_cmd_payload_we_820;
  wire basesoc_sdram_generator_done_821;
  wire new_master_rdata_valid0;
  wire basesoc_sdram_dfi_p1_wrdata_en;
  wire basesoc_sdram_bandwidth_cmd_valid_854;
  wire basesoc_sdram_bandwidth_cmd_ready_855;
  wire basesoc_sdram_bandwidth_cmd_is_read_856;
  wire basesoc_sdram_bandwidth_cmd_is_write_857;
  wire new_master_wdata_ready;
  wire new_master_rdata_valid5_859;
  wire \basesoc_interface_adr[0] ;
  wire basesoc_csrbankarray_sel_r_881;
  wire basesoc_sdram_dfi_p0_cas_n_926;
  wire basesoc_sdram_dfi_p0_ras_n_927;
  wire basesoc_sdram_dfi_p0_we_n_928;
  wire basesoc_sdram_dfi_p1_cas_n_929;
  wire basesoc_sdram_dfi_p1_ras_n_930;
  wire basesoc_sdram_dfi_p1_we_n_931;
  wire basesoc_sdram_cmd_payload_ras_932;
  wire basesoc_interface_we_943;
  wire refresher_state_FSM_FFd2_944;
  wire refresher_state_FSM_FFd1_945;
  wire bankmachine0_state_FSM_FFd1_946;
  wire bankmachine0_state_FSM_FFd2_947;
  wire bankmachine0_state_FSM_FFd3_948;
  wire bankmachine1_state_FSM_FFd1_949;
  wire bankmachine1_state_FSM_FFd2_950;
  wire bankmachine1_state_FSM_FFd3_951;
  wire bankmachine2_state_FSM_FFd1_952;
  wire bankmachine2_state_FSM_FFd2_953;
  wire bankmachine2_state_FSM_FFd3_954;
  wire bankmachine3_state_FSM_FFd1_955;
  wire bankmachine3_state_FSM_FFd2_956;
  wire bankmachine3_state_FSM_FFd3_957;
  wire basesoc_sdram_choose_cmd_grant_FSM_FFd1;
  wire basesoc_sdram_choose_cmd_grant_FSM_FFd2;
  wire basesoc_sdram_choose_req_grant_FSM_FFd1_960;
  wire basesoc_sdram_choose_req_grant_FSM_FFd2_961;
  wire multiplexer_state_FSM_FFd1;
  wire multiplexer_state_FSM_FFd2;
  wire basesoc_sdram_choose_cmd_cmd_ready;
  wire cache_state_FSM_FFd1_965;
  wire basesoc_bus_wishbone_ack_1014;
  wire spiflash_clk1_1130;
  wire basesoc_sdram_bankmachine0_cmd_buffer_valid_n_1212;
  wire basesoc_sdram_bankmachine0_cmd_buffer_source_payload_we_1213;
  wire basesoc_sdram_bankmachine1_cmd_buffer_valid_n_1255;
  wire basesoc_sdram_bankmachine1_cmd_buffer_source_payload_we;
  wire basesoc_sdram_bankmachine2_cmd_buffer_valid_n_1298;
  wire basesoc_sdram_bankmachine2_cmd_buffer_source_payload_we;
  wire basesoc_sdram_bankmachine3_cmd_buffer_valid_n_1341;
  wire basesoc_sdram_bankmachine3_cmd_buffer_source_payload_we_1342;
  wire basesoc_ctrl_storage_full_31_1524;
  wire basesoc_ctrl_storage_full_30_1525;
  wire basesoc_ctrl_storage_full_29_1526;
  wire basesoc_ctrl_storage_full_27_1527;
  wire basesoc_ctrl_storage_full_26_1528;
  wire basesoc_ctrl_storage_full_24_1529;
  wire basesoc_ctrl_storage_full_23_1530;
  wire basesoc_ctrl_storage_full_22_1531;
  wire basesoc_ctrl_storage_full_19_1532;
  wire basesoc_ctrl_storage_full_17_1533;
  wire basesoc_ctrl_storage_full_16_1534;
  wire basesoc_ctrl_storage_full_15_1535;
  wire basesoc_ctrl_storage_full_13_1536;
  wire basesoc_ctrl_storage_full_11_1537;
  wire basesoc_ctrl_storage_full_8_1538;
  wire basesoc_ctrl_storage_full_7_1539;
  wire basesoc_ctrl_storage_full_2_1540;
  wire basesoc_ctrl_storage_full_1_1541;
  wire basesoc_ctrl_storage_full_0_1542;
  wire basesoc_sdram_phaseinjector0_address_storage_full_12_1553;
  wire basesoc_sdram_phaseinjector0_address_storage_full_11_1554;
  wire basesoc_sdram_phaseinjector0_address_storage_full_10_1555;
  wire basesoc_sdram_phaseinjector0_address_storage_full_9_1556;
  wire basesoc_sdram_phaseinjector0_address_storage_full_8_1557;
  wire basesoc_sdram_phaseinjector1_address_storage_full_12_1566;
  wire basesoc_sdram_phaseinjector1_address_storage_full_11_1567;
  wire basesoc_sdram_phaseinjector1_address_storage_full_10_1568;
  wire basesoc_sdram_phaseinjector1_address_storage_full_9_1569;
  wire basesoc_sdram_phaseinjector1_address_storage_full_8_1570;
  wire spiflash_bitbang_en_storage_full_1577;
  wire basesoc_timer0_en_storage_full_1578;
  wire basesoc_timer0_eventmanager_storage_full_1579;
  wire basesoc_uart_phy_storage_full_23_1582;
  wire basesoc_uart_phy_storage_full_22_1583;
  wire basesoc_uart_phy_storage_full_21_1584;
  wire basesoc_uart_phy_storage_full_20_1585;
  wire basesoc_uart_phy_storage_full_15_1586;
  wire basesoc_uart_phy_storage_full_14_1587;
  wire basesoc_uart_phy_storage_full_13_1588;
  wire basesoc_uart_phy_storage_full_10_1589;
  wire basesoc_uart_phy_storage_full_9_1590;
  wire basesoc_ctrl_storage_full_28_1595;
  wire basesoc_ctrl_storage_full_25_1596;
  wire basesoc_ctrl_storage_full_21_1597;
  wire basesoc_ctrl_storage_full_20_1598;
  wire basesoc_ctrl_storage_full_18_1599;
  wire basesoc_ctrl_storage_full_14_1600;
  wire basesoc_ctrl_storage_full_12_1601;
  wire basesoc_ctrl_storage_full_10_1602;
  wire basesoc_ctrl_storage_full_9_1603;
  wire basesoc_ctrl_storage_full_6_1604;
  wire basesoc_ctrl_storage_full_5_1605;
  wire basesoc_ctrl_storage_full_4_1606;
  wire basesoc_ctrl_storage_full_3_1607;
  wire basesoc_uart_phy_storage_full_19_1608;
  wire basesoc_uart_phy_storage_full_18_1609;
  wire basesoc_uart_phy_storage_full_17_1610;
  wire basesoc_uart_phy_storage_full_16_1611;
  wire basesoc_uart_phy_storage_full_12_1612;
  wire basesoc_uart_phy_storage_full_11_1613;
  wire basesoc_uart_phy_storage_full_8_1614;
  wire basesoc_uart_phy_tx_busy_1619;
  wire serial_tx_OBUF_1620;
  wire basesoc_uart_tx_pending_1621;
  wire basesoc_uart_rx_pending_1622;
  wire basesoc_uart_tx_fifo_readable_1623;
  wire basesoc_uart_rx_fifo_readable_1624;
  wire basesoc_timer0_zero_pending_1625;
  wire eventsourceprocess0_pending_1626;
  wire eventsourceprocess1_pending_1627;
  wire eventsourceprocess2_pending_1628;
  wire eventsourceprocess3_pending_1629;
  wire eventsourceprocess4_pending_1630;
  wire spiflash_cs_n1_1631;
  wire spiflash_bus_ack_1632;
  wire basesoc_sdram_bankmachine0_row_opened_1633;
  wire basesoc_sdram_bankmachine0_twtpcon_ready_1634;
  wire basesoc_sdram_bankmachine1_row_opened_1635;
  wire basesoc_sdram_bankmachine1_twtpcon_ready_1636;
  wire basesoc_sdram_bankmachine2_row_opened_1637;
  wire basesoc_sdram_bankmachine2_twtpcon_ready_1638;
  wire basesoc_sdram_bankmachine3_row_opened_1639;
  wire basesoc_sdram_bankmachine3_twtpcon_ready_1640;
  wire basesoc_sdram_twtrcon_ready_1649;
  wire basesoc_grant_1650;
  wire basesoc_sdram_bandwidth_counter_22_1671;
  wire basesoc_sdram_bandwidth_counter_21_1672;
  wire basesoc_sdram_bandwidth_counter_20_1673;
  wire basesoc_sdram_bandwidth_counter_19_1674;
  wire basesoc_sdram_bandwidth_counter_18_1675;
  wire basesoc_sdram_bandwidth_counter_17_1676;
  wire basesoc_sdram_bandwidth_counter_16_1677;
  wire basesoc_sdram_bandwidth_counter_15_1678;
  wire basesoc_sdram_bandwidth_counter_14_1679;
  wire basesoc_sdram_bandwidth_counter_13_1680;
  wire basesoc_sdram_bandwidth_counter_12_1681;
  wire basesoc_sdram_bandwidth_counter_11_1682;
  wire basesoc_sdram_bandwidth_counter_10_1683;
  wire basesoc_sdram_bandwidth_counter_9_1684;
  wire basesoc_sdram_bandwidth_counter_8_1685;
  wire basesoc_sdram_bandwidth_counter_7_1686;
  wire basesoc_sdram_bandwidth_counter_6_1687;
  wire basesoc_sdram_bandwidth_counter_5_1688;
  wire basesoc_sdram_bandwidth_counter_4_1689;
  wire basesoc_sdram_bandwidth_counter_3_1690;
  wire basesoc_sdram_bandwidth_counter_2_1691;
  wire basesoc_sdram_bandwidth_counter_1_1692;
  wire basesoc_sdram_bandwidth_counter_23_1693;
  wire basesoc_sdram_phaseinjector0_wrdata_storage_full_31_1702;
  wire basesoc_sdram_phaseinjector0_wrdata_storage_full_30_1703;
  wire basesoc_sdram_phaseinjector0_wrdata_storage_full_29_1704;
  wire basesoc_sdram_phaseinjector0_wrdata_storage_full_28_1705;
  wire basesoc_sdram_phaseinjector0_wrdata_storage_full_27_1706;
  wire basesoc_sdram_phaseinjector0_wrdata_storage_full_26_1707;
  wire basesoc_sdram_phaseinjector0_wrdata_storage_full_25_1708;
  wire basesoc_sdram_phaseinjector0_wrdata_storage_full_24_1709;
  wire basesoc_sdram_phaseinjector0_wrdata_storage_full_23_1710;
  wire basesoc_sdram_phaseinjector0_wrdata_storage_full_22_1711;
  wire basesoc_sdram_phaseinjector0_wrdata_storage_full_21_1712;
  wire basesoc_sdram_phaseinjector0_wrdata_storage_full_20_1713;
  wire basesoc_sdram_phaseinjector0_wrdata_storage_full_19_1714;
  wire basesoc_sdram_phaseinjector0_wrdata_storage_full_18_1715;
  wire basesoc_sdram_phaseinjector0_wrdata_storage_full_17_1716;
  wire basesoc_sdram_phaseinjector0_wrdata_storage_full_16_1717;
  wire basesoc_sdram_phaseinjector0_wrdata_storage_full_15_1718;
  wire basesoc_sdram_phaseinjector0_wrdata_storage_full_14_1719;
  wire basesoc_sdram_phaseinjector0_wrdata_storage_full_13_1720;
  wire basesoc_sdram_phaseinjector0_wrdata_storage_full_12_1721;
  wire basesoc_sdram_phaseinjector0_wrdata_storage_full_11_1722;
  wire basesoc_sdram_phaseinjector0_wrdata_storage_full_10_1723;
  wire basesoc_sdram_phaseinjector0_wrdata_storage_full_9_1724;
  wire basesoc_sdram_phaseinjector0_wrdata_storage_full_8_1725;
  wire basesoc_sdram_phaseinjector1_wrdata_storage_full_31_1742;
  wire basesoc_sdram_phaseinjector1_wrdata_storage_full_30_1743;
  wire basesoc_sdram_phaseinjector1_wrdata_storage_full_29_1744;
  wire basesoc_sdram_phaseinjector1_wrdata_storage_full_28_1745;
  wire basesoc_sdram_phaseinjector1_wrdata_storage_full_27_1746;
  wire basesoc_sdram_phaseinjector1_wrdata_storage_full_26_1747;
  wire basesoc_sdram_phaseinjector1_wrdata_storage_full_25_1748;
  wire basesoc_sdram_phaseinjector1_wrdata_storage_full_24_1749;
  wire basesoc_sdram_phaseinjector1_wrdata_storage_full_23_1750;
  wire basesoc_sdram_phaseinjector1_wrdata_storage_full_22_1751;
  wire basesoc_sdram_phaseinjector1_wrdata_storage_full_21_1752;
  wire basesoc_sdram_phaseinjector1_wrdata_storage_full_20_1753;
  wire basesoc_sdram_phaseinjector1_wrdata_storage_full_19_1754;
  wire basesoc_sdram_phaseinjector1_wrdata_storage_full_18_1755;
  wire basesoc_sdram_phaseinjector1_wrdata_storage_full_17_1756;
  wire basesoc_sdram_phaseinjector1_wrdata_storage_full_16_1757;
  wire basesoc_sdram_phaseinjector1_wrdata_storage_full_15_1758;
  wire basesoc_sdram_phaseinjector1_wrdata_storage_full_14_1759;
  wire basesoc_sdram_phaseinjector1_wrdata_storage_full_13_1760;
  wire basesoc_sdram_phaseinjector1_wrdata_storage_full_12_1761;
  wire basesoc_sdram_phaseinjector1_wrdata_storage_full_11_1762;
  wire basesoc_sdram_phaseinjector1_wrdata_storage_full_10_1763;
  wire basesoc_sdram_phaseinjector1_wrdata_storage_full_9_1764;
  wire basesoc_sdram_phaseinjector1_wrdata_storage_full_8_1765;
  wire basesoc_timer0_load_storage_full_31_1774;
  wire basesoc_timer0_load_storage_full_30_1775;
  wire basesoc_timer0_load_storage_full_29_1776;
  wire basesoc_timer0_load_storage_full_28_1777;
  wire basesoc_timer0_load_storage_full_27_1778;
  wire basesoc_timer0_load_storage_full_26_1779;
  wire basesoc_timer0_load_storage_full_25_1780;
  wire basesoc_timer0_load_storage_full_24_1781;
  wire basesoc_timer0_load_storage_full_23_1782;
  wire basesoc_timer0_load_storage_full_22_1783;
  wire basesoc_timer0_load_storage_full_21_1784;
  wire basesoc_timer0_load_storage_full_20_1785;
  wire basesoc_timer0_load_storage_full_19_1786;
  wire basesoc_timer0_load_storage_full_18_1787;
  wire basesoc_timer0_load_storage_full_17_1788;
  wire basesoc_timer0_load_storage_full_16_1789;
  wire basesoc_timer0_load_storage_full_15_1790;
  wire basesoc_timer0_load_storage_full_14_1791;
  wire basesoc_timer0_load_storage_full_13_1792;
  wire basesoc_timer0_load_storage_full_12_1793;
  wire basesoc_timer0_load_storage_full_11_1794;
  wire basesoc_timer0_load_storage_full_10_1795;
  wire basesoc_timer0_load_storage_full_9_1796;
  wire basesoc_timer0_load_storage_full_8_1797;
  wire basesoc_timer0_reload_storage_full_31_1806;
  wire basesoc_timer0_reload_storage_full_30_1807;
  wire basesoc_timer0_reload_storage_full_29_1808;
  wire basesoc_timer0_reload_storage_full_28_1809;
  wire basesoc_timer0_reload_storage_full_27_1810;
  wire basesoc_timer0_reload_storage_full_26_1811;
  wire basesoc_timer0_reload_storage_full_25_1812;
  wire basesoc_timer0_reload_storage_full_24_1813;
  wire basesoc_timer0_reload_storage_full_23_1814;
  wire basesoc_timer0_reload_storage_full_22_1815;
  wire basesoc_timer0_reload_storage_full_21_1816;
  wire basesoc_timer0_reload_storage_full_20_1817;
  wire basesoc_timer0_reload_storage_full_19_1818;
  wire basesoc_timer0_reload_storage_full_18_1819;
  wire basesoc_timer0_reload_storage_full_17_1820;
  wire basesoc_timer0_reload_storage_full_16_1821;
  wire basesoc_timer0_reload_storage_full_15_1822;
  wire basesoc_timer0_reload_storage_full_14_1823;
  wire basesoc_timer0_reload_storage_full_13_1824;
  wire basesoc_timer0_reload_storage_full_12_1825;
  wire basesoc_timer0_reload_storage_full_11_1826;
  wire basesoc_timer0_reload_storage_full_10_1827;
  wire basesoc_timer0_reload_storage_full_9_1828;
  wire basesoc_timer0_reload_storage_full_8_1829;
  wire basesoc_uart_phy_storage_full_31_1838;
  wire basesoc_uart_phy_storage_full_30_1839;
  wire basesoc_uart_phy_storage_full_29_1840;
  wire basesoc_uart_phy_storage_full_28_1841;
  wire basesoc_uart_phy_storage_full_27_1842;
  wire basesoc_uart_phy_storage_full_26_1843;
  wire basesoc_uart_phy_storage_full_25_1844;
  wire basesoc_uart_phy_storage_full_24_1845;
  wire xilinxasyncresetsynchronizerimpl1;
  wire waittimer0_done;
  wire waittimer1_done;
  wire waittimer2_done;
  wire waittimer3_done;
  wire waittimer4_done;
  wire \spiflash_sr[31]_spiflash_bus_adr[13]_MUX_507_o ;
  wire \spiflash_sr[31]_spiflash_bus_adr[12]_MUX_508_o ;
  wire \spiflash_sr[31]_spiflash_bus_adr[11]_MUX_509_o ;
  wire \spiflash_sr[31]_spiflash_bus_adr[10]_MUX_510_o ;
  wire \spiflash_sr[31]_spiflash_bus_adr[9]_MUX_511_o ;
  wire \spiflash_sr[31]_spiflash_bus_adr[8]_MUX_512_o ;
  wire \spiflash_sr[31]_spiflash_bus_adr[7]_MUX_513_o ;
  wire \spiflash_sr[31]_spiflash_bus_adr[6]_MUX_514_o ;
  wire \spiflash_sr[31]_spiflash_bus_adr[5]_MUX_515_o ;
  wire \spiflash_sr[31]_spiflash_bus_adr[4]_MUX_516_o ;
  wire \spiflash_sr[31]_spiflash_bus_adr[3]_MUX_517_o ;
  wire \spiflash_sr[31]_spiflash_bus_adr[2]_MUX_518_o ;
  wire \spiflash_sr[31]_spiflash_bus_adr[1]_MUX_519_o ;
  wire \spiflash_sr[31]_spiflash_bus_adr[0]_MUX_520_o ;
  wire \spiflash_sr[31]_GND_1_o_MUX_521_o ;
  wire \spiflash_sr[31]_GND_1_o_MUX_522_o ;
  wire \GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[1]_mux_1336_OUT<3> ;
  wire \GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[1]_mux_1336_OUT<2> ;
  wire \GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[1]_mux_1336_OUT<1> ;
  wire \GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[1]_mux_1336_OUT<0> ;
  wire \PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1094_OUT<31> ;
  wire \PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1094_OUT<30> ;
  wire \PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1094_OUT<29> ;
  wire \PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1094_OUT<28> ;
  wire \PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1094_OUT<27> ;
  wire \PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1094_OUT<26> ;
  wire \PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1094_OUT<25> ;
  wire \PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1094_OUT<24> ;
  wire \PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1094_OUT<23> ;
  wire \PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1094_OUT<22> ;
  wire \PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1094_OUT<21> ;
  wire \PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1094_OUT<20> ;
  wire \PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1094_OUT<19> ;
  wire \PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1094_OUT<18> ;
  wire \PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1094_OUT<17> ;
  wire \PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1094_OUT<16> ;
  wire \PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1094_OUT<15> ;
  wire \PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1094_OUT<14> ;
  wire \PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1094_OUT<13> ;
  wire \PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1094_OUT<12> ;
  wire \PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1094_OUT<11> ;
  wire \PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1094_OUT<10> ;
  wire \PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1094_OUT<9> ;
  wire \PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1094_OUT<8> ;
  wire \PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1094_OUT<7> ;
  wire \PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1094_OUT<6> ;
  wire \PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1094_OUT<5> ;
  wire \PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1094_OUT<4> ;
  wire \PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1094_OUT<3> ;
  wire \PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1094_OUT<2> ;
  wire \PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1094_OUT<1> ;
  wire \PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1094_OUT<0> ;
  wire GND_1_o_BUS_0010_MUX_370_o;
  wire GND_1_o_GND_1_o_MUX_369_o;
  wire array_muxed4;
  wire array_muxed3;
  wire array_muxed5;
  wire basesoc_sram_bus_ack_basesoc_interface1_wb_sdram_ack_OR_216_o;
  wire basesoc_uart_rx_fifo_wrport_we;
  wire \basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT<31>_FRB_1960 ;
  wire \basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT<30>_FRB_1961 ;
  wire \basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT<29>_FRB_1962 ;
  wire \basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT<28>_FRB_1963 ;
  wire \basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT<27>_FRB_1964 ;
  wire \basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT<26>_FRB_1965 ;
  wire \basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT<25>_FRB_1966 ;
  wire \basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT<24>_FRB_1967 ;
  wire \basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT<23>_FRB_1968 ;
  wire \basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT<22>_FRB_1969 ;
  wire \basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT<21>_FRB_1970 ;
  wire \basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT<20>_FRB_1971 ;
  wire \basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT<19>_FRB_1972 ;
  wire \basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT<18>_FRB_1973 ;
  wire \basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT<17>_FRB_1974 ;
  wire \basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT<16>_FRB_1975 ;
  wire \basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT<15>_FRB_1976 ;
  wire \basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT<14>_FRB_1977 ;
  wire \basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT<13>_FRB_1978 ;
  wire \basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT<12>_FRB_1979 ;
  wire \basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT<11>_FRB_1980 ;
  wire \basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT<10>_FRB_1981 ;
  wire \basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT<9>_FRB_1982 ;
  wire \basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT<8>_FRB_1983 ;
  wire \basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT<7>_FRB_1984 ;
  wire \basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT<6>_FRB_1985 ;
  wire \basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT<5>_FRB_1986 ;
  wire \basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT<4>_FRB_1987 ;
  wire \basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT<3>_FRB_1988 ;
  wire \basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT<2>_FRB_1989 ;
  wire \basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT<1>_FRB_1990 ;
  wire \basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT<0>_FRB_1991 ;
  wire basesoc_ack;
  wire basesoc_csrbankarray_csrbank3_sel_basesoc_csrbankarray_interface3_bank_bus_we_AND_388_o;
  wire basesoc_csrbankarray_csrbank5_sel_basesoc_csrbankarray_interface5_bank_bus_we_AND_478_o;
  wire basesoc_sdram_cmd_valid1_FRB_2059;
  wire basesoc_sdram_bankmachine0_cmd_valid;
  wire _n5494;
  wire _n4254;
  wire basesoc_sdram_bankmachine1_cmd_valid;
  wire _n5496;
  wire _n4215;
  wire basesoc_sdram_bankmachine2_cmd_valid;
  wire _n5498;
  wire _n4529;
  wire basesoc_sdram_bankmachine3_cmd_valid;
  wire _n5500;
  wire rhs_array_muxed0;
  wire rhs_array_muxed6;
  wire rhs_array_muxed9;
  wire rhs_array_muxed10;
  wire basesoc_port_cmd_payload_we;
  wire basesoc_tag_port_we;
  wire litedramwishbone2native_state_FSM_FFd1_2081;
  wire litedramwishbone2native_state_FSM_FFd2_2082;
  wire litedramwishbone2native_state_FSM_FFd3_2083;
  wire basesoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_we;
  wire basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we;
  wire basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we;
  wire basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we;
  wire \dna_cnt[6]_PWR_1_o_LessThan_1119_o ;
  wire \dna_cnt[6]_GND_1_o_LessThan_1635_o ;
  wire spiflash_clk_OBUF_2090;
  wire basesoc_sdram_bankmachine0_row_hit;
  wire basesoc_sdram_bankmachine1_row_hit;
  wire basesoc_sdram_bankmachine2_row_hit;
  wire basesoc_sdram_bankmachine2_req_lock;
  wire basesoc_sdram_bankmachine3_row_hit;
  wire basesoc_sdram_bankmachine3_req_lock;
  wire spiflash_cs_n_OBUF_2097;
  wire spiflash_mosi_OBUF_2098;
  wire \basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1116_OUT<31> ;
  wire \basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1116_OUT<30> ;
  wire \basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1116_OUT<29> ;
  wire \basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1116_OUT<28> ;
  wire \basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1116_OUT<27> ;
  wire \basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1116_OUT<26> ;
  wire \basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1116_OUT<25> ;
  wire \basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1116_OUT<24> ;
  wire \basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1116_OUT<23> ;
  wire \basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1116_OUT<22> ;
  wire \basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1116_OUT<21> ;
  wire \basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1116_OUT<20> ;
  wire \basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1116_OUT<19> ;
  wire \basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1116_OUT<18> ;
  wire \basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1116_OUT<17> ;
  wire \basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1116_OUT<16> ;
  wire \basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1116_OUT<15> ;
  wire \basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1116_OUT<14> ;
  wire \basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1116_OUT<13> ;
  wire \basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1116_OUT<12> ;
  wire \basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1116_OUT<11> ;
  wire \basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1116_OUT<10> ;
  wire \basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1116_OUT<9> ;
  wire \basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1116_OUT<8> ;
  wire \basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1116_OUT<7> ;
  wire \basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1116_OUT<6> ;
  wire \basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1116_OUT<5> ;
  wire \basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1116_OUT<4> ;
  wire \basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1116_OUT<3> ;
  wire \basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1116_OUT<2> ;
  wire \basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1116_OUT<1> ;
  wire \basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1116_OUT<0> ;
  wire \GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1077_OUT<31> ;
  wire \GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1077_OUT<30> ;
  wire \GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1077_OUT<29> ;
  wire \GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1077_OUT<28> ;
  wire \GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1077_OUT<27> ;
  wire \GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1077_OUT<26> ;
  wire \GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1077_OUT<25> ;
  wire \GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1077_OUT<24> ;
  wire \GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1077_OUT<23> ;
  wire \GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1077_OUT<22> ;
  wire \GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1077_OUT<21> ;
  wire \GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1077_OUT<20> ;
  wire \GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1077_OUT<19> ;
  wire \GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1077_OUT<18> ;
  wire \GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1077_OUT<17> ;
  wire \GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1077_OUT<16> ;
  wire \GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1077_OUT<15> ;
  wire \GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1077_OUT<14> ;
  wire \GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1077_OUT<13> ;
  wire \GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1077_OUT<12> ;
  wire \GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1077_OUT<11> ;
  wire \GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1077_OUT<10> ;
  wire \GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1077_OUT<9> ;
  wire \GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1077_OUT<8> ;
  wire \GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1077_OUT<7> ;
  wire \GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1077_OUT<6> ;
  wire \GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1077_OUT<5> ;
  wire \GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1077_OUT<4> ;
  wire \GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1077_OUT<3> ;
  wire \GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1077_OUT<2> ;
  wire \GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1077_OUT<1> ;
  wire \GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1077_OUT<0> ;
  wire GND_1_o_BUS_0008_MUX_359_o;
  wire basesoc_uart_phy_sink_valid_basesoc_uart_phy_sink_ready_AND_594_o;
  wire basesoc_uart_rx_trigger;
  wire \GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[2]_mux_1321_OUT<7> ;
  wire \GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[2]_mux_1321_OUT<6> ;
  wire \GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[2]_mux_1321_OUT<5> ;
  wire \GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[2]_mux_1321_OUT<4> ;
  wire \GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[2]_mux_1321_OUT<3> ;
  wire \GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[2]_mux_1321_OUT<2> ;
  wire \GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[2]_mux_1321_OUT<1> ;
  wire \GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[2]_mux_1321_OUT<0> ;
  wire eventsourceprocess0_trigger;
  wire eventsourceprocess1_trigger;
  wire eventsourceprocess2_trigger;
  wire eventsourceprocess3_trigger;
  wire eventsourceprocess4_trigger;
  wire \spiflash_sr[31]_spiflash_bus_adr[21]_MUX_499_o ;
  wire \spiflash_sr[31]_spiflash_bus_adr[20]_MUX_500_o ;
  wire \spiflash_sr[31]_spiflash_bus_adr[19]_MUX_501_o ;
  wire \spiflash_sr[31]_spiflash_bus_adr[18]_MUX_502_o ;
  wire \spiflash_sr[31]_spiflash_bus_adr[17]_MUX_503_o ;
  wire \spiflash_sr[31]_spiflash_bus_adr[16]_MUX_504_o ;
  wire \spiflash_sr[31]_spiflash_bus_adr[15]_MUX_505_o ;
  wire \spiflash_sr[31]_spiflash_bus_adr[14]_MUX_506_o ;
  wire ddrphy_dqs_t_d0;
  wire ddrphy_dqs_t_d1;
  wire basesoc_picorv32_mem_ready;
  wire sys_rst_INV_439_o_2326;
  wire \basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_125_o ;
  wire \basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_167_o ;
  wire \basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_209_o ;
  wire \basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_251_o ;
  wire \basesoc_tag_do_tag[20]_GND_1_o_equal_403_o ;
  wire eventsourceprocess0_clear;
  wire basesoc_uart_tx_clear;
  wire basesoc_timer0_zero_clear_2334;
  wire eventsourceprocess4_clear;
  wire eventsourceprocess3_clear;
  wire eventsourceprocess2_clear;
  wire eventsourceprocess1_clear;
  wire basesoc_uart_rx_clear;
  wire _n7190;
  wire _n7187;
  wire _n7184;
  wire _n7193;
  wire _n7112;
  wire _n7139;
  wire _n7136;
  wire _n7121;
  wire _n7118;
  wire _n7163;
  wire _n7160;
  wire _n7142;
  wire _n7115;
  wire _n71451_FRB_2353;
  wire _n7133;
  wire _n7130;
  wire _n7178;
  wire _n7157;
  wire _n7154;
  wire _n7109;
  wire _n7106;
  wire _n7181;
  wire _n7199;
  wire _n7127;
  wire _n7151;
  wire _n7175;
  wire _n7103;
  wire _n7124;
  wire _n7172;
  wire _n7148;
  wire \spiflash_i[1]_PWR_1_o_equal_1140_o ;
  wire basesoc_sdram_inti_p0_rddata_valid;
  wire ddrphy_wrdata_en_2436;
  wire basesoc_csrbankarray_csrbank0_leds_out0_re;
  wire basesoc_csrbankarray_csrbank0_buttons_ev_enable0_re;
  wire basesoc_csrbankarray_csrbank1_scratch3_re;
  wire basesoc_csrbankarray_csrbank1_scratch2_re;
  wire basesoc_csrbankarray_csrbank1_scratch1_re;
  wire basesoc_csrbankarray_csrbank1_scratch0_re;
  wire basesoc_csrbankarray_csrbank3_dfii_control0_re;
  wire basesoc_csrbankarray_csrbank3_dfii_pi0_command0_re;
  wire basesoc_csrbankarray_csrbank3_dfii_pi0_address1_re;
  wire basesoc_csrbankarray_csrbank3_dfii_pi0_address0_re;
  wire basesoc_csrbankarray_csrbank3_dfii_pi0_baddress0_re;
  wire basesoc_csrbankarray_csrbank3_dfii_pi0_wrdata3_re;
  wire basesoc_csrbankarray_csrbank3_dfii_pi0_wrdata2_re;
  wire basesoc_csrbankarray_csrbank3_dfii_pi0_wrdata1_re;
  wire basesoc_csrbankarray_csrbank3_dfii_pi0_wrdata0_re;
  wire basesoc_csrbankarray_csrbank3_dfii_pi1_command0_re;
  wire basesoc_csrbankarray_csrbank3_dfii_pi1_address1_re;
  wire basesoc_csrbankarray_csrbank3_dfii_pi1_address0_re;
  wire basesoc_csrbankarray_csrbank3_dfii_pi1_baddress0_re;
  wire basesoc_csrbankarray_csrbank3_dfii_pi1_wrdata3_re;
  wire basesoc_csrbankarray_csrbank3_dfii_pi1_wrdata2_re;
  wire basesoc_csrbankarray_csrbank3_dfii_pi1_wrdata1_re;
  wire basesoc_csrbankarray_csrbank3_dfii_pi1_wrdata0_re;
  wire basesoc_sdram_bandwidth_update_re;
  wire basesoc_csrbankarray_csrbank4_bitbang0_re;
  wire basesoc_csrbankarray_csrbank4_bitbang_en0_re;
  wire basesoc_csrbankarray_csrbank5_load3_re;
  wire basesoc_csrbankarray_csrbank5_load2_re;
  wire basesoc_csrbankarray_csrbank5_load1_re;
  wire basesoc_csrbankarray_csrbank5_load0_re;
  wire basesoc_csrbankarray_csrbank5_reload3_re;
  wire basesoc_csrbankarray_csrbank5_reload2_re;
  wire basesoc_csrbankarray_csrbank5_reload1_re;
  wire basesoc_csrbankarray_csrbank5_reload0_re;
  wire basesoc_csrbankarray_csrbank5_en0_re;
  wire basesoc_timer0_update_value_re;
  wire basesoc_csrbankarray_csrbank5_ev_enable0_re;
  wire basesoc_csrbankarray_csrbank6_ev_enable0_re;
  wire basesoc_uart_tx_fifo_wrport_we;
  wire basesoc_csrbankarray_csrbank7_tuning_word3_re;
  wire basesoc_csrbankarray_csrbank7_tuning_word2_re;
  wire basesoc_csrbankarray_csrbank7_tuning_word1_re;
  wire basesoc_csrbankarray_csrbank7_tuning_word0_re;
  wire _n4085;
  wire _n4169;
  wire _n4155;
  wire _n4222;
  wire basesoc_sdram_bankmachine0_cmd_ready;
  wire basesoc_sdram_bankmachine1_cmd_ready;
  wire basesoc_sdram_bankmachine2_cmd_ready;
  wire basesoc_sdram_bankmachine3_cmd_ready;
  wire basesoc_sdram_twtrcon_valid;
  wire array_muxed15_INV_285_o;
  wire array_muxed16_INV_286_o;
  wire array_muxed17_INV_287_o;
  wire basesoc_sdram_choose_cmd_cmd_valid_basesoc_sdram_choose_cmd_cmd_payload_cas_AND_535_o;
  wire array_muxed8_INV_282_o_2493;
  wire array_muxed9_INV_283_o_2494;
  wire array_muxed10_INV_284_o_2495;
  wire \basesoc_port_cmd_payload_addr[22] ;
  wire \basesoc_port_cmd_payload_addr[21] ;
  wire \basesoc_port_cmd_payload_addr[20] ;
  wire \basesoc_port_cmd_payload_addr[19] ;
  wire \basesoc_port_cmd_payload_addr[18] ;
  wire \basesoc_port_cmd_payload_addr[17] ;
  wire \basesoc_port_cmd_payload_addr[16] ;
  wire \basesoc_port_cmd_payload_addr[15] ;
  wire \basesoc_port_cmd_payload_addr[14] ;
  wire \basesoc_port_cmd_payload_addr[13] ;
  wire \basesoc_port_cmd_payload_addr[12] ;
  wire \basesoc_port_cmd_payload_addr[11] ;
  wire \basesoc_port_cmd_payload_addr[10] ;
  wire \basesoc_port_cmd_payload_addr[7] ;
  wire \basesoc_port_cmd_payload_addr[6] ;
  wire \basesoc_port_cmd_payload_addr[5] ;
  wire \basesoc_port_cmd_payload_addr[4] ;
  wire \basesoc_port_cmd_payload_addr[3] ;
  wire \basesoc_port_cmd_payload_addr[2] ;
  wire \basesoc_port_cmd_payload_addr[1] ;
  wire \basesoc_port_cmd_payload_addr[0] ;
  wire \basesoc_uart_phy_tx_reg[7]_basesoc_uart_phy_sink_payload_data[7]_mux_1074_OUT<7> ;
  wire \basesoc_uart_phy_tx_reg[7]_basesoc_uart_phy_sink_payload_data[7]_mux_1074_OUT<6> ;
  wire \basesoc_uart_phy_tx_reg[7]_basesoc_uart_phy_sink_payload_data[7]_mux_1074_OUT<5> ;
  wire \basesoc_uart_phy_tx_reg[7]_basesoc_uart_phy_sink_payload_data[7]_mux_1074_OUT<4> ;
  wire \basesoc_uart_phy_tx_reg[7]_basesoc_uart_phy_sink_payload_data[7]_mux_1074_OUT<3> ;
  wire \basesoc_uart_phy_tx_reg[7]_basesoc_uart_phy_sink_payload_data[7]_mux_1074_OUT<2> ;
  wire \basesoc_uart_phy_tx_reg[7]_basesoc_uart_phy_sink_payload_data[7]_mux_1074_OUT<1> ;
  wire \basesoc_uart_phy_tx_reg[7]_basesoc_uart_phy_sink_payload_data[7]_mux_1074_OUT<0> ;
  wire basesoc_uart_tx_trigger;
  wire dna_do;
  wire \spiflash_counter[8]_PWR_1_o_equal_1148_o ;
  wire \spiflash_counter[8]_PWR_1_o_equal_1149_o ;
  wire \spiflash_counter[8]_PWR_1_o_equal_1151_o ;
  wire \spiflash_counter[8]_GND_1_o_equal_1146_o ;
  wire \basesoc_sdram_generator_counter[3]_PWR_1_o_equal_1170_o ;
  wire \basesoc_sdram_generator_counter[3]_GND_1_o_equal_1169_o ;
  wire \basesoc_sdram_generator_counter[3]_GND_1_o_equal_1168_o ;
  wire basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce;
  wire basesoc_sdram_bankmachine0_auto_precharge;
  wire basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce;
  wire basesoc_sdram_interface_bank1_lock_basesoc_sdram_interface_bank3_lock_OR_263_o;
  wire basesoc_sdram_bankmachine1_auto_precharge;
  wire basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce;
  wire basesoc_sdram_bankmachine2_auto_precharge;
  wire basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce;
  wire basesoc_sdram_bankmachine3_auto_precharge;
  wire basesoc_sram_bus_cyc_basesoc_sram_bus_stb_AND_590_o;
  wire n0011;
  wire basesoc_csrbankarray_csrbank0_sel;
  wire basesoc_csrbankarray_csrbank2_sel;
  wire basesoc_csrbankarray_csrbank3_sel;
  wire basesoc_csrbankarray_sel;
  wire basesoc_csrbankarray_csrbank5_sel;
  wire basesoc_csrbankarray_csrbank6_sel;
  wire basesoc_csrbankarray_csrbank7_sel;
  wire _n7100;
  wire \GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1325_OUT<7> ;
  wire \GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1325_OUT<6> ;
  wire \GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1325_OUT<5> ;
  wire \GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1325_OUT<4> ;
  wire \GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1325_OUT<3> ;
  wire \GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1325_OUT<2> ;
  wire \GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1325_OUT<1> ;
  wire \GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1325_OUT<0> ;
  wire \GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT<7> ;
  wire \GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT<6> ;
  wire \GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT<5> ;
  wire \GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT<4> ;
  wire \GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT<3> ;
  wire \GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT<2> ;
  wire \GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT<1> ;
  wire \GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT<0> ;
  wire \GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[2]_mux_1341_OUT<7> ;
  wire \GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[2]_mux_1341_OUT<6> ;
  wire \GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[2]_mux_1341_OUT<5> ;
  wire \GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[2]_mux_1341_OUT<4> ;
  wire \GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[2]_mux_1341_OUT<3> ;
  wire \GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[2]_mux_1341_OUT<2> ;
  wire \GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[2]_mux_1341_OUT<1> ;
  wire \GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[2]_mux_1341_OUT<0> ;
  wire \GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[1]_mux_1344_OUT<7> ;
  wire \GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[1]_mux_1344_OUT<6> ;
  wire \GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[1]_mux_1344_OUT<5> ;
  wire \GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[1]_mux_1344_OUT<4> ;
  wire \GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[1]_mux_1344_OUT<3> ;
  wire \GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[1]_mux_1344_OUT<2> ;
  wire \GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[1]_mux_1344_OUT<1> ;
  wire \GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[1]_mux_1344_OUT<0> ;
  wire basesoc_uart_tx_fifo_do_read;
  wire basesoc_timer0_zero_trigger_INV_217_o;
  wire ddrphy_drive_dq_n0;
  wire basesoc_sdram_timer_done;
  wire basesoc_sdram_bankmachine0_cmd_payload_is_write;
  wire basesoc_sdram_bankmachine0_cmd_payload_is_read;
  wire basesoc_sdram_bankmachine1_cmd_payload_is_write;
  wire basesoc_sdram_bankmachine1_cmd_payload_is_read;
  wire basesoc_sdram_bankmachine2_cmd_payload_is_write;
  wire basesoc_sdram_bankmachine2_cmd_payload_is_read;
  wire basesoc_sdram_bankmachine3_cmd_payload_is_write;
  wire basesoc_sdram_bankmachine3_cmd_payload_is_read;
  wire basesoc_sdram_read_available_2670;
  wire basesoc_sdram_write_available_2671;
  wire basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_cas_AND_537_o;
  wire \basesoc_uart_phy_tx_reg[0]_PWR_1_o_MUX_350_o ;
  wire n0065;
  wire n0086;
  wire \spiflash_counter[8]_GND_1_o_mux_1156_OUT<8> ;
  wire \spiflash_counter[8]_GND_1_o_mux_1156_OUT<7> ;
  wire \spiflash_counter[8]_GND_1_o_mux_1156_OUT<6> ;
  wire \spiflash_counter[8]_GND_1_o_mux_1156_OUT<5> ;
  wire \spiflash_counter[8]_GND_1_o_mux_1156_OUT<4> ;
  wire \spiflash_counter[8]_GND_1_o_mux_1156_OUT<3> ;
  wire \spiflash_counter[8]_GND_1_o_mux_1156_OUT<2> ;
  wire \spiflash_counter[8]_GND_1_o_mux_1156_OUT<1> ;
  wire \spiflash_counter[8]_GND_1_o_mux_1156_OUT<0> ;
  wire \spiflash_counter[8]_GND_1_o_equal_1145_o ;
  wire \basesoc_sdram_generator_counter[3]_GND_1_o_mux_1175_OUT<3> ;
  wire \basesoc_sdram_generator_counter[3]_GND_1_o_mux_1175_OUT<2> ;
  wire \basesoc_sdram_generator_counter[3]_GND_1_o_mux_1175_OUT<1> ;
  wire \basesoc_sdram_generator_counter[3]_GND_1_o_mux_1175_OUT<0> ;
  wire \GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT<7> ;
  wire \GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT<4> ;
  wire basesoc_sdram_max_time1;
  wire basesoc_done;
  wire \n3906[23] ;
  wire \n3906[22] ;
  wire \n3906[21] ;
  wire \n3906[20] ;
  wire \n3906[19] ;
  wire \n3906[18] ;
  wire \n3906[17] ;
  wire \n3906[16] ;
  wire \n3906[15] ;
  wire \n3906[14] ;
  wire \n3906[13] ;
  wire \n3906[12] ;
  wire \n3906[11] ;
  wire \n3906[10] ;
  wire \n3906[9] ;
  wire \n3906[8] ;
  wire \n3906[7] ;
  wire \n3906[6] ;
  wire \n3906[5] ;
  wire \n3906[4] ;
  wire \n3906[3] ;
  wire \n3906[2] ;
  wire \n3906[0] ;
  wire \spiflash_bus_cyc_spiflash_counter[8]_AND_611_o ;
  wire basesoc_csrbankarray_csrbank1_sel;
  wire \GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT<7> ;
  wire \GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT<6> ;
  wire \GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT<5> ;
  wire \GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT<4> ;
  wire \GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT<3> ;
  wire \GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT<2> ;
  wire \GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT<1> ;
  wire \GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT<0> ;
  wire basesoc_timer0_zero_trigger;
  wire basesoc_uart_rx_fifo_do_read;
  wire basesoc_port_cmd_ready;
  wire basesoc_sdram_tccdcon_ready;
  wire _n5558_inv;
  wire _n5592_inv_2732;
  wire _n5601_inv_2733;
  wire _n5948_inv;
  wire _n5952_inv;
  wire _n5960_inv;
  wire _n5956_inv;
  wire _n5578_inv;
  wire _n5529_inv;
  wire \multiplexer_state_FSM_FFd1-In1_2740 ;
  wire \multiplexer_state_FSM_FFd3-In ;
  wire multiplexer_state_FSM_FFd3_2742;
  wire user_btn1_inv;
  wire _n5975_inv;
  wire Mcount_waittimer1_count;
  wire Mcount_waittimer1_count1;
  wire Mcount_waittimer1_count2;
  wire Mcount_waittimer1_count3;
  wire Mcount_waittimer1_count4;
  wire Mcount_waittimer1_count5;
  wire Mcount_waittimer1_count6;
  wire Mcount_waittimer1_count7;
  wire Mcount_waittimer1_count8;
  wire Mcount_waittimer1_count9;
  wire Mcount_waittimer1_count10;
  wire Mcount_waittimer1_count11;
  wire Mcount_waittimer1_count12;
  wire Mcount_waittimer1_count13;
  wire Mcount_waittimer1_count14;
  wire Mcount_waittimer1_count15;
  wire Mcount_waittimer1_count16;
  wire Mcount_waittimer1_count17;
  wire Mcount_waittimer1_count18;
  wire Mcount_waittimer1_count19;
  wire user_btn0_inv;
  wire _n5972_inv;
  wire Mcount_waittimer0_count;
  wire Mcount_waittimer0_count1;
  wire Mcount_waittimer0_count2;
  wire Mcount_waittimer0_count3;
  wire Mcount_waittimer0_count4;
  wire Mcount_waittimer0_count5;
  wire Mcount_waittimer0_count6;
  wire Mcount_waittimer0_count7;
  wire Mcount_waittimer0_count8;
  wire Mcount_waittimer0_count9;
  wire Mcount_waittimer0_count10;
  wire Mcount_waittimer0_count11;
  wire Mcount_waittimer0_count12;
  wire Mcount_waittimer0_count13;
  wire Mcount_waittimer0_count14;
  wire Mcount_waittimer0_count15;
  wire Mcount_waittimer0_count16;
  wire Mcount_waittimer0_count17;
  wire Mcount_waittimer0_count18;
  wire Mcount_waittimer0_count19;
  wire user_btn4_inv;
  wire _n5984_inv;
  wire Mcount_waittimer4_count;
  wire Mcount_waittimer4_count1;
  wire Mcount_waittimer4_count2;
  wire Mcount_waittimer4_count3;
  wire Mcount_waittimer4_count4;
  wire Mcount_waittimer4_count5;
  wire Mcount_waittimer4_count6;
  wire Mcount_waittimer4_count7;
  wire Mcount_waittimer4_count8;
  wire Mcount_waittimer4_count9;
  wire Mcount_waittimer4_count10;
  wire Mcount_waittimer4_count11;
  wire Mcount_waittimer4_count12;
  wire Mcount_waittimer4_count13;
  wire Mcount_waittimer4_count14;
  wire Mcount_waittimer4_count15;
  wire Mcount_waittimer4_count16;
  wire Mcount_waittimer4_count17;
  wire Mcount_waittimer4_count18;
  wire Mcount_waittimer4_count19;
  wire user_btn2_inv;
  wire _n5978_inv;
  wire Mcount_waittimer2_count;
  wire Mcount_waittimer2_count1;
  wire Mcount_waittimer2_count2;
  wire Mcount_waittimer2_count3;
  wire Mcount_waittimer2_count4;
  wire Mcount_waittimer2_count5;
  wire Mcount_waittimer2_count6;
  wire Mcount_waittimer2_count7;
  wire Mcount_waittimer2_count8;
  wire Mcount_waittimer2_count9;
  wire Mcount_waittimer2_count10;
  wire Mcount_waittimer2_count11;
  wire Mcount_waittimer2_count12;
  wire Mcount_waittimer2_count13;
  wire Mcount_waittimer2_count14;
  wire Mcount_waittimer2_count15;
  wire Mcount_waittimer2_count16;
  wire Mcount_waittimer2_count17;
  wire Mcount_waittimer2_count18;
  wire Mcount_waittimer2_count19;
  wire user_btn3_inv;
  wire _n5981_inv;
  wire Mcount_waittimer3_count;
  wire Mcount_waittimer3_count1;
  wire Mcount_waittimer3_count2;
  wire Mcount_waittimer3_count3;
  wire Mcount_waittimer3_count4;
  wire Mcount_waittimer3_count5;
  wire Mcount_waittimer3_count6;
  wire Mcount_waittimer3_count7;
  wire Mcount_waittimer3_count8;
  wire Mcount_waittimer3_count9;
  wire Mcount_waittimer3_count10;
  wire Mcount_waittimer3_count11;
  wire Mcount_waittimer3_count12;
  wire Mcount_waittimer3_count13;
  wire Mcount_waittimer3_count14;
  wire Mcount_waittimer3_count15;
  wire Mcount_waittimer3_count16;
  wire Mcount_waittimer3_count17;
  wire Mcount_waittimer3_count18;
  wire Mcount_waittimer3_count19;
  wire n1251_inv_3048;
  wire Result;
  wire _n5514_inv;
  wire \Result<0>1 ;
  wire \Result<1>1 ;
  wire \Result<2>1 ;
  wire \Result<3>1 ;
  wire \Result<4>1 ;
  wire \Result<5>1 ;
  wire \Result<6>1 ;
  wire \Result<7>1 ;
  wire \Result<8>1 ;
  wire \Result<9>1 ;
  wire \Result<10>1 ;
  wire Mcount_basesoc_sdram_timer_count;
  wire Mcount_basesoc_sdram_timer_count1;
  wire Mcount_basesoc_sdram_timer_count2;
  wire Mcount_basesoc_sdram_timer_count3;
  wire Mcount_basesoc_sdram_timer_count4;
  wire Mcount_basesoc_sdram_timer_count5;
  wire Mcount_basesoc_sdram_timer_count6;
  wire Mcount_basesoc_sdram_timer_count7;
  wire Mcount_basesoc_sdram_timer_count8;
  wire Mcount_basesoc_sdram_timer_count9;
  wire _n5532_inv;
  wire Mcount_basesoc_uart_phy_tx_bitcount;
  wire Mcount_basesoc_uart_phy_tx_bitcount1;
  wire Mcount_basesoc_uart_phy_tx_bitcount2;
  wire Mcount_basesoc_uart_phy_tx_bitcount3;
  wire _n5520_inv;
  wire Mcount_basesoc_counter;
  wire Mcount_basesoc_counter1;
  wire _n5537_inv;
  wire Mcount_basesoc_uart_phy_rx_bitcount;
  wire Mcount_basesoc_uart_phy_rx_bitcount1;
  wire Mcount_basesoc_uart_phy_rx_bitcount2;
  wire Mcount_basesoc_uart_phy_rx_bitcount3;
  wire _n5565_inv;
  wire \Result<0>2 ;
  wire \Result<1>2 ;
  wire \Result<2>2 ;
  wire \Result<3>2 ;
  wire \Result<4>2 ;
  wire \Result<0>3 ;
  wire \Result<1>3 ;
  wire \Result<2>3 ;
  wire \Result<3>3 ;
  wire \Result<0>4 ;
  wire \Result<1>4 ;
  wire \Result<2>4 ;
  wire \Result<3>4 ;
  wire \Result<0>5 ;
  wire \Result<1>5 ;
  wire \Result<2>5 ;
  wire \Result<3>5 ;
  wire \Result<0>6 ;
  wire \Result<1>6 ;
  wire \Result<2>6 ;
  wire \Result<3>6 ;
  wire \Result<0>7 ;
  wire \Result<1>7 ;
  wire \Result<2>7 ;
  wire \Result<3>7 ;
  wire \Result<4>3 ;
  wire \Result<5>2 ;
  wire \Result<6>2 ;
  wire _n5572_inv;
  wire \Result<0>8 ;
  wire \Result<1>8 ;
  wire \Result<2>8 ;
  wire \Result<3>8 ;
  wire \Result<4>4 ;
  wire \ddrphy_bitslip_cnt[3]_GND_1_o_equal_1158_o_inv ;
  wire \Result<0>11 ;
  wire \Result<1>11 ;
  wire \Result<2>11 ;
  wire \Result<0>12 ;
  wire \Result<1>12 ;
  wire \Result<2>12 ;
  wire _n5617_inv;
  wire _n5633_inv;
  wire \Result<2>16 ;
  wire \Result<3>12 ;
  wire \Result<0>17 ;
  wire \Result<1>17 ;
  wire \Result<2>17 ;
  wire _n5649_inv;
  wire \Result<0>20 ;
  wire \Result<1>20 ;
  wire \Result<2>20 ;
  wire _n5673_inv;
  wire \basesoc_sdram_bandwidth_counter_basesoc_sdram_bandwidth_period<24>_inv ;
  wire Mcount_basesoc_sdram_bandwidth_nreads;
  wire Mcount_basesoc_sdram_bandwidth_nreads1;
  wire Mcount_basesoc_sdram_bandwidth_nreads2;
  wire Mcount_basesoc_sdram_bandwidth_nreads3;
  wire Mcount_basesoc_sdram_bandwidth_nreads4;
  wire Mcount_basesoc_sdram_bandwidth_nreads5;
  wire Mcount_basesoc_sdram_bandwidth_nreads6;
  wire Mcount_basesoc_sdram_bandwidth_nreads7;
  wire Mcount_basesoc_sdram_bandwidth_nreads8;
  wire Mcount_basesoc_sdram_bandwidth_nreads9;
  wire Mcount_basesoc_sdram_bandwidth_nreads10;
  wire Mcount_basesoc_sdram_bandwidth_nreads11;
  wire Mcount_basesoc_sdram_bandwidth_nreads12;
  wire Mcount_basesoc_sdram_bandwidth_nreads13;
  wire Mcount_basesoc_sdram_bandwidth_nreads14;
  wire Mcount_basesoc_sdram_bandwidth_nreads15;
  wire Mcount_basesoc_sdram_bandwidth_nreads16;
  wire Mcount_basesoc_sdram_bandwidth_nreads17;
  wire Mcount_basesoc_sdram_bandwidth_nreads18;
  wire Mcount_basesoc_sdram_bandwidth_nreads19;
  wire Mcount_basesoc_sdram_bandwidth_nreads20;
  wire Mcount_basesoc_sdram_bandwidth_nreads21;
  wire Mcount_basesoc_sdram_bandwidth_nreads22;
  wire Mcount_basesoc_sdram_bandwidth_nreads23;
  wire \Result<3>13 ;
  wire _n5665_inv;
  wire _n5679_inv;
  wire Mcount_basesoc_sdram_bandwidth_nwrites;
  wire Mcount_basesoc_sdram_bandwidth_nwrites1;
  wire Mcount_basesoc_sdram_bandwidth_nwrites2;
  wire Mcount_basesoc_sdram_bandwidth_nwrites3;
  wire Mcount_basesoc_sdram_bandwidth_nwrites4;
  wire Mcount_basesoc_sdram_bandwidth_nwrites5;
  wire Mcount_basesoc_sdram_bandwidth_nwrites6;
  wire Mcount_basesoc_sdram_bandwidth_nwrites7;
  wire Mcount_basesoc_sdram_bandwidth_nwrites8;
  wire Mcount_basesoc_sdram_bandwidth_nwrites9;
  wire Mcount_basesoc_sdram_bandwidth_nwrites10;
  wire Mcount_basesoc_sdram_bandwidth_nwrites11;
  wire Mcount_basesoc_sdram_bandwidth_nwrites12;
  wire Mcount_basesoc_sdram_bandwidth_nwrites13;
  wire Mcount_basesoc_sdram_bandwidth_nwrites14;
  wire Mcount_basesoc_sdram_bandwidth_nwrites15;
  wire Mcount_basesoc_sdram_bandwidth_nwrites16;
  wire Mcount_basesoc_sdram_bandwidth_nwrites17;
  wire Mcount_basesoc_sdram_bandwidth_nwrites18;
  wire Mcount_basesoc_sdram_bandwidth_nwrites19;
  wire Mcount_basesoc_sdram_bandwidth_nwrites20;
  wire Mcount_basesoc_sdram_bandwidth_nwrites21;
  wire Mcount_basesoc_sdram_bandwidth_nwrites22;
  wire Mcount_basesoc_sdram_bandwidth_nwrites23;
  wire basesoc_wait_inv;
  wire Mcount_basesoc_count;
  wire Mcount_basesoc_count1;
  wire Mcount_basesoc_count2;
  wire Mcount_basesoc_count3;
  wire Mcount_basesoc_count4;
  wire Mcount_basesoc_count5;
  wire Mcount_basesoc_count6;
  wire Mcount_basesoc_count7;
  wire Mcount_basesoc_count8;
  wire Mcount_basesoc_count9;
  wire Mcount_basesoc_count10;
  wire Mcount_basesoc_count11;
  wire Mcount_basesoc_count12;
  wire Mcount_basesoc_count13;
  wire Mcount_basesoc_count14;
  wire Mcount_basesoc_count15;
  wire Mcount_basesoc_count16;
  wire Mcount_basesoc_count17;
  wire Mcount_basesoc_count18;
  wire Mcount_basesoc_count19;
  wire \refresher_state_FSM_FFd2-In ;
  wire \refresher_state_FSM_FFd1-In ;
  wire basesoc_sdram_max_time1_inv;
  wire basesoc_sdram_choose_req_want_writes_inv;
  wire \Result<2>22 ;
  wire basesoc_sdram_max_time0_inv;
  wire basesoc_sdram_choose_req_want_reads_inv;
  wire \Result<2>23 ;
  wire \Result<4>5 ;
  wire write_ctrl;
  wire write_ctrl1_3408;
  wire write_ctrl2_3409;
  wire write_ctrl3_3410;
  wire write_ctrl4_3411;
  wire write_ctrl5_3412;
  wire write_ctrl6_3413;
  wire write_ctrl7_3414;
  wire write_ctrl8_3415;
  wire write_ctrl9_3416;
  wire write_ctrl10_3417;
  wire write_ctrl11_3418;
  wire write_ctrl12_3419;
  wire write_ctrl13_3420;
  wire write_ctrl14_3421;
  wire write_ctrl15_3422;
  wire write_ctrl16_3423;
  wire write_ctrl17_3424;
  wire write_ctrl18_3425;
  wire write_ctrl19_3426;
  wire write_ctrl20_3427;
  wire write_ctrl21_3428;
  wire write_ctrl22_3429;
  wire write_ctrl23_3430;
  wire write_ctrl24_3431;
  wire write_ctrl25_3432;
  wire write_ctrl26_3433;
  wire write_ctrl27_3434;
  wire write_ctrl28_3435;
  wire write_ctrl29_3436;
  wire write_ctrl30_3437;
  wire write_ctrl31_3438;
  wire N10;
  wire N11;
  wire N12;
  wire N13;
  wire N14;
  wire N15;
  wire N16;
  wire N17;
  wire N18;
  wire N19;
  wire N20;
  wire N21;
  wire N22;
  wire N23;
  wire N24;
  wire N25;
  wire N26;
  wire N27;
  wire N28;
  wire N29;
  wire N30;
  wire N31;
  wire N32;
  wire N33;
  wire N34;
  wire N35;
  wire N36;
  wire N37;
  wire N38;
  wire N39;
  wire N40;
  wire N41;
  wire N74;
  wire N75;
  wire N76;
  wire N77;
  wire N78;
  wire N79;
  wire N80;
  wire N81;
  wire N82;
  wire N83;
  wire N84;
  wire N85;
  wire N86;
  wire N87;
  wire N88;
  wire N89;
  wire N90;
  wire N91;
  wire N92;
  wire N93;
  wire N94;
  wire N95;
  wire N96;
  wire N97;
  wire N98;
  wire N99;
  wire N100;
  wire N101;
  wire N102;
  wire N103;
  wire N104;
  wire N105;
  wire N138;
  wire N139;
  wire N140;
  wire N141;
  wire N142;
  wire N143;
  wire N144;
  wire N145;
  wire N146;
  wire N147;
  wire N148;
  wire N149;
  wire N150;
  wire N151;
  wire N152;
  wire N153;
  wire N154;
  wire N155;
  wire N156;
  wire N157;
  wire N158;
  wire N159;
  wire N160;
  wire N161;
  wire N162;
  wire N163;
  wire N164;
  wire N165;
  wire N166;
  wire N167;
  wire N168;
  wire N169;
  wire N202;
  wire N203;
  wire N204;
  wire N205;
  wire N206;
  wire N207;
  wire N208;
  wire N209;
  wire N210;
  wire N211;
  wire N212;
  wire N213;
  wire N214;
  wire N215;
  wire N216;
  wire N217;
  wire N218;
  wire N219;
  wire N220;
  wire N221;
  wire N222;
  wire N223;
  wire N224;
  wire N225;
  wire N226;
  wire N227;
  wire N228;
  wire N229;
  wire N230;
  wire N231;
  wire N232;
  wire N233;
  wire N266;
  wire N267;
  wire N268;
  wire N269;
  wire N270;
  wire N271;
  wire N272;
  wire N273;
  wire N274;
  wire N275;
  wire N276;
  wire N277;
  wire N278;
  wire N279;
  wire N280;
  wire N281;
  wire N282;
  wire N283;
  wire N284;
  wire N285;
  wire N286;
  wire N287;
  wire N288;
  wire N289;
  wire N290;
  wire N291;
  wire N292;
  wire N293;
  wire N294;
  wire N295;
  wire N296;
  wire N297;
  wire N330;
  wire N331;
  wire N332;
  wire N333;
  wire N334;
  wire N335;
  wire N336;
  wire N337;
  wire N338;
  wire N339;
  wire N340;
  wire N341;
  wire N342;
  wire N343;
  wire N344;
  wire N345;
  wire N346;
  wire N347;
  wire N348;
  wire N349;
  wire N350;
  wire N351;
  wire N352;
  wire N353;
  wire N354;
  wire N355;
  wire N356;
  wire N357;
  wire N358;
  wire N359;
  wire N360;
  wire N361;
  wire N394;
  wire N395;
  wire N396;
  wire N397;
  wire N398;
  wire N399;
  wire N400;
  wire N401;
  wire N402;
  wire N403;
  wire N404;
  wire N405;
  wire N406;
  wire N407;
  wire N408;
  wire N409;
  wire N410;
  wire N411;
  wire N412;
  wire N413;
  wire N414;
  wire N415;
  wire N416;
  wire N417;
  wire N418;
  wire N419;
  wire N420;
  wire N421;
  wire N422;
  wire N423;
  wire N424;
  wire N425;
  wire N458;
  wire N459;
  wire N460;
  wire N461;
  wire N462;
  wire N463;
  wire N464;
  wire N465;
  wire N466;
  wire N467;
  wire N468;
  wire N469;
  wire N470;
  wire N471;
  wire N472;
  wire N473;
  wire N474;
  wire N475;
  wire N476;
  wire N477;
  wire N478;
  wire N479;
  wire N480;
  wire N481;
  wire N482;
  wire N483;
  wire N484;
  wire N485;
  wire N486;
  wire N487;
  wire N488;
  wire N489;
  wire inst_LPM_FF_2_3695;
  wire inst_LPM_FF_1_3696;
  wire inst_LPM_FF_0_3697;
  wire \cache_state_FSM_FFd3-In ;
  wire \cache_state_FSM_FFd2-In ;
  wire \cache_state_FSM_FFd1-In ;
  wire cache_state_FSM_FFd3_3701;
  wire cache_state_FSM_FFd2_3702;
  wire \litedramwishbone2native_state_FSM_FFd4-In ;
  wire \litedramwishbone2native_state_FSM_FFd3-In ;
  wire \litedramwishbone2native_state_FSM_FFd2-In ;
  wire \litedramwishbone2native_state_FSM_FFd1-In ;
  wire litedramwishbone2native_state_FSM_FFd4_3707;
  wire write_ctrl32_3708;
  wire write_ctrl33_3709;
  wire write_ctrl34_3710;
  wire write_ctrl35_3711;
  wire write_ctrl36_3712;
  wire write_ctrl37_3713;
  wire write_ctrl38_3714;
  wire write_ctrl39_3715;
  wire write_ctrl40_3716;
  wire write_ctrl41_3717;
  wire write_ctrl42_3718;
  wire write_ctrl43_3719;
  wire write_ctrl44_3720;
  wire write_ctrl45_3721;
  wire write_ctrl46_3722;
  wire write_ctrl47_3723;
  wire N527;
  wire N528;
  wire N529;
  wire N530;
  wire N531;
  wire N532;
  wire N533;
  wire N534;
  wire N535;
  wire N536;
  wire N537;
  wire N538;
  wire N539;
  wire N540;
  wire N541;
  wire N542;
  wire N543;
  wire N544;
  wire N545;
  wire N546;
  wire N547;
  wire N548;
  wire N549;
  wire N550;
  wire N551;
  wire N552;
  wire N553;
  wire N554;
  wire N555;
  wire N556;
  wire N557;
  wire N558;
  wire N591;
  wire N592;
  wire N593;
  wire N594;
  wire N595;
  wire N596;
  wire N597;
  wire N598;
  wire N599;
  wire N600;
  wire N601;
  wire N602;
  wire N603;
  wire N604;
  wire N605;
  wire N606;
  wire N607;
  wire N608;
  wire N609;
  wire N610;
  wire N611;
  wire N612;
  wire N613;
  wire N614;
  wire N615;
  wire N616;
  wire N617;
  wire N618;
  wire N619;
  wire N620;
  wire N621;
  wire N622;
  wire N655;
  wire N656;
  wire N657;
  wire N658;
  wire N659;
  wire N660;
  wire N661;
  wire N662;
  wire N663;
  wire N664;
  wire N665;
  wire N666;
  wire N667;
  wire N668;
  wire N669;
  wire N670;
  wire N671;
  wire N672;
  wire N673;
  wire N674;
  wire N675;
  wire N676;
  wire N677;
  wire N678;
  wire N679;
  wire N680;
  wire N681;
  wire N682;
  wire N683;
  wire N684;
  wire N685;
  wire N686;
  wire N719;
  wire N720;
  wire N721;
  wire N722;
  wire N723;
  wire N724;
  wire N725;
  wire N726;
  wire N727;
  wire N728;
  wire N729;
  wire N730;
  wire N731;
  wire N732;
  wire N733;
  wire N734;
  wire N735;
  wire N736;
  wire N737;
  wire N738;
  wire N739;
  wire N740;
  wire N741;
  wire N742;
  wire N743;
  wire N744;
  wire N745;
  wire N746;
  wire N747;
  wire N748;
  wire N749;
  wire N750;
  wire \bankmachine0_state_FSM_FFd3-In_3852 ;
  wire \bankmachine0_state_FSM_FFd2-In ;
  wire \bankmachine0_state_FSM_FFd1-In ;
  wire \bankmachine3_state_FSM_FFd3-In_3855 ;
  wire \bankmachine3_state_FSM_FFd2-In ;
  wire \bankmachine3_state_FSM_FFd1-In ;
  wire \bankmachine1_state_FSM_FFd3-In_3858 ;
  wire \bankmachine1_state_FSM_FFd2-In ;
  wire \bankmachine1_state_FSM_FFd1-In ;
  wire \bankmachine2_state_FSM_FFd3-In_3861 ;
  wire \bankmachine2_state_FSM_FFd2-In ;
  wire \bankmachine2_state_FSM_FFd1-In ;
  wire \basesoc_sdram_choose_cmd_grant_FSM_FFd2-In41 ;
  wire \basesoc_sdram_choose_cmd_grant_FSM_FFd2-In3_3865 ;
  wire \basesoc_sdram_choose_cmd_grant_FSM_FFd1-In31 ;
  wire \basesoc_sdram_choose_req_grant_FSM_FFd2-In41_3867 ;
  wire \basesoc_sdram_choose_req_grant_FSM_FFd2-In3 ;
  wire \basesoc_sdram_choose_req_grant_FSM_FFd1-In31 ;
  wire \basesoc_sdram_choose_req_grant_FSM_FFd2-In ;
  wire \basesoc_sdram_choose_req_grant_FSM_FFd1-In ;
  wire \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_cy<0>_3872 ;
  wire \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_lut<1>_3873 ;
  wire \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_cy<1>_3874 ;
  wire \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_lut<2>_3875 ;
  wire \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_cy<2>_3876 ;
  wire \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_lut<3>_3877 ;
  wire \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_cy<3>_3878 ;
  wire \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_lut<4>_3879 ;
  wire \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_cy<4>_3880 ;
  wire \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_lut<5>_3881 ;
  wire \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_cy<5>_3882 ;
  wire \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_lut<6>_3883 ;
  wire \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_cy<6>_3884 ;
  wire \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_lut<7>_3885 ;
  wire \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_cy<7>_3886 ;
  wire \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_lut<8>_3887 ;
  wire \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_cy<8>_3888 ;
  wire \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_lut<9>_3889 ;
  wire \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_cy<9>_3890 ;
  wire \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_lut<10>_3891 ;
  wire \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_cy<10>_3892 ;
  wire \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_lut<11>_3893 ;
  wire \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_cy<11>_3894 ;
  wire \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_lut<12>_3895 ;
  wire \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_cy<12>_3896 ;
  wire \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_lut<13>_3897 ;
  wire \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_cy<13>_3898 ;
  wire \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_lut<14>_3899 ;
  wire \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_cy<14>_3900 ;
  wire \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_lut<15>_3901 ;
  wire \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_cy<15>_3902 ;
  wire \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_lut<16>_3903 ;
  wire \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_cy<16>_3904 ;
  wire \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_lut<17>_3905 ;
  wire \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_cy<17>_3906 ;
  wire \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_lut<18>_3907 ;
  wire \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_cy<18>_3908 ;
  wire \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_lut<19>_3909 ;
  wire \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_cy<19>_3910 ;
  wire \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_lut<20>_3911 ;
  wire \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_cy<20>_3912 ;
  wire \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_lut<21>_3913 ;
  wire \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_cy<21>_3914 ;
  wire \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_lut<22>_3915 ;
  wire \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_cy<22>_3916 ;
  wire \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_lut<23>_3917 ;
  wire \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_cy<23>_3918 ;
  wire \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_lut<24>_3919 ;
  wire \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_cy<24>_3920 ;
  wire \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_lut<25>_3921 ;
  wire \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_cy<25>_3922 ;
  wire \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_lut<26>_3923 ;
  wire \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_cy<26>_3924 ;
  wire \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_lut<27>_3925 ;
  wire \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_cy<27>_3926 ;
  wire \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_lut<28>_3927 ;
  wire \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_cy<28>_3928 ;
  wire \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_lut<29>_3929 ;
  wire \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_cy<29>_3930 ;
  wire \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_lut<30>_3931 ;
  wire \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_lut<31>_3932 ;
  wire \bankmachine0_state<2>_mmx_out ;
  wire \bankmachine3_state<2>_mmx_out ;
  wire \bankmachine2_state<2>_mmx_out ;
  wire \bankmachine1_state<2>_mmx_out ;
  wire \bankmachine3_state<2>_mmx_out1 ;
  wire \bankmachine2_state<2>_mmx_out1 ;
  wire \bankmachine1_state<2>_mmx_out1 ;
  wire \bankmachine0_state<2>_mmx_out1 ;
  wire basesoc_sdram_cmd_valid_mmx_out4;
  wire basesoc_sdram_cmd_valid_mmx_out3;
  wire basesoc_sdram_cmd_valid_mmx_out2;
  wire basesoc_sdram_cmd_valid_mmx_out1;
  wire \Madd_spiflash_counter[8]_GND_1_o_add_1152_OUT_cy<5> ;
  wire \Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_209_o_lut<0>_3995 ;
  wire \Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_209_o_cy<0>_3996 ;
  wire \Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_209_o_lut<1>_3997 ;
  wire \Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_209_o_cy<1>_3998 ;
  wire \Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_209_o_lut<2>_3999 ;
  wire \Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_209_o_cy<2>_4000 ;
  wire \Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_209_o_lut<3>_4001 ;
  wire \Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_209_o_cy<3>_4002 ;
  wire \Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_209_o_lut<4>_4003 ;
  wire \Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_125_o_lut<0>_4004 ;
  wire \Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_125_o_cy<0>_4005 ;
  wire \Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_125_o_lut<1>_4006 ;
  wire \Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_125_o_cy<1>_4007 ;
  wire \Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_125_o_lut<2>_4008 ;
  wire \Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_125_o_cy<2>_4009 ;
  wire \Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_125_o_lut<3>_4010 ;
  wire \Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_125_o_cy<3>_4011 ;
  wire \Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_125_o_lut<4>_4012 ;
  wire \Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_167_o_lut<0>_4013 ;
  wire \Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_167_o_cy<0>_4014 ;
  wire \Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_167_o_lut<1>_4015 ;
  wire \Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_167_o_cy<1>_4016 ;
  wire \Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_167_o_lut<2>_4017 ;
  wire \Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_167_o_cy<2>_4018 ;
  wire \Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_167_o_lut<3>_4019 ;
  wire \Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_167_o_cy<3>_4020 ;
  wire \Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_167_o_lut<4>_4021 ;
  wire \Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_251_o_lut<0>_4022 ;
  wire \Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_251_o_cy<0>_4023 ;
  wire \Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_251_o_lut<1>_4024 ;
  wire \Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_251_o_cy<1>_4025 ;
  wire \Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_251_o_lut<2>_4026 ;
  wire \Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_251_o_cy<2>_4027 ;
  wire \Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_251_o_lut<3>_4028 ;
  wire \Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_251_o_cy<3>_4029 ;
  wire \Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_251_o_lut<4>_4030 ;
  wire basesoc_done_mmx_out31;
  wire basesoc_done_mmx_out30;
  wire basesoc_done_mmx_out29;
  wire basesoc_done_mmx_out28;
  wire basesoc_done_mmx_out27;
  wire basesoc_done_mmx_out26;
  wire basesoc_done_mmx_out25;
  wire basesoc_done_mmx_out24;
  wire basesoc_done_mmx_out23;
  wire basesoc_done_mmx_out22;
  wire basesoc_done_mmx_out21;
  wire basesoc_done_mmx_out20;
  wire basesoc_done_mmx_out19;
  wire basesoc_done_mmx_out18;
  wire basesoc_done_mmx_out17;
  wire basesoc_done_mmx_out16;
  wire basesoc_done_mmx_out15;
  wire basesoc_done_mmx_out14;
  wire basesoc_done_mmx_out13;
  wire basesoc_done_mmx_out12;
  wire basesoc_done_mmx_out11;
  wire basesoc_done_mmx_out10;
  wire basesoc_done_mmx_out9;
  wire basesoc_done_mmx_out8;
  wire basesoc_done_mmx_out7;
  wire basesoc_done_mmx_out6;
  wire basesoc_done_mmx_out5;
  wire basesoc_done_mmx_out4;
  wire basesoc_done_mmx_out3;
  wire basesoc_done_mmx_out2;
  wire basesoc_done_mmx_out1;
  wire basesoc_done_mmx_out;
  wire inst_LPM_MUX_4_4324;
  wire inst_LPM_MUX_3_4325;
  wire inst_LPM_MUX3_4_4327;
  wire inst_LPM_MUX3_3_4328;
  wire inst_LPM_MUX1_4_4329;
  wire inst_LPM_MUX1_3_4330;
  wire inst_LPM_MUX2_4_4331;
  wire inst_LPM_MUX2_3_4332;
  wire inst_LPM_MUX6_4_4333;
  wire inst_LPM_MUX6_3_4334;
  wire inst_LPM_MUX4_4_4335;
  wire inst_LPM_MUX4_3_4336;
  wire inst_LPM_MUX5_4_4337;
  wire inst_LPM_MUX5_3_4338;
  wire inst_LPM_MUX7_4_4339;
  wire inst_LPM_MUX7_3_4340;
  wire inst_LPM_MUX8_4_4341;
  wire inst_LPM_MUX8_3_4342;
  wire inst_LPM_MUX9_4_4343;
  wire inst_LPM_MUX9_3_4344;
  wire inst_LPM_MUX10_4_4345;
  wire inst_LPM_MUX10_3_4346;
  wire inst_LPM_MUX13_4_4347;
  wire inst_LPM_MUX13_3_4348;
  wire inst_LPM_MUX11_4_4349;
  wire inst_LPM_MUX11_3_4350;
  wire inst_LPM_MUX12_4_4351;
  wire inst_LPM_MUX12_3_4352;
  wire inst_LPM_MUX16_4_4353;
  wire inst_LPM_MUX16_3_4354;
  wire inst_LPM_MUX14_4_4355;
  wire inst_LPM_MUX14_3_4356;
  wire inst_LPM_MUX15_4_4357;
  wire inst_LPM_MUX15_3_4358;
  wire inst_LPM_MUX19_4_4359;
  wire inst_LPM_MUX19_3_4360;
  wire inst_LPM_MUX17_4_4361;
  wire inst_LPM_MUX17_3_4362;
  wire inst_LPM_MUX18_4_4363;
  wire inst_LPM_MUX18_3_4364;
  wire inst_LPM_MUX20_4_4365;
  wire inst_LPM_MUX20_3_4366;
  wire inst_LPM_MUX21_4_4367;
  wire inst_LPM_MUX21_3_4368;
  wire inst_LPM_MUX22_4_4369;
  wire inst_LPM_MUX22_3_4370;
  wire inst_LPM_MUX23_4_4371;
  wire inst_LPM_MUX23_3_4372;
  wire inst_LPM_MUX26_4_4373;
  wire inst_LPM_MUX26_3_4374;
  wire inst_LPM_MUX24_4_4375;
  wire inst_LPM_MUX24_3_4376;
  wire inst_LPM_MUX25_4_4377;
  wire inst_LPM_MUX25_3_4378;
  wire inst_LPM_MUX29_4_4379;
  wire inst_LPM_MUX29_3_4380;
  wire inst_LPM_MUX27_4_4381;
  wire inst_LPM_MUX27_3_4382;
  wire inst_LPM_MUX28_4_4383;
  wire inst_LPM_MUX28_3_4384;
  wire inst_LPM_MUX30_4_4385;
  wire inst_LPM_MUX30_3_4386;
  wire inst_LPM_MUX31_4_4387;
  wire inst_LPM_MUX31_3_4388;
  wire \basesoc_sdram_choose_req_grant<1>_mmx_out12 ;
  wire basesoc_sdram_bankmachine3_row_open_mmx_out12;
  wire basesoc_sdram_bankmachine2_row_open_mmx_out12;
  wire basesoc_sdram_bankmachine1_row_open_mmx_out12;
  wire basesoc_sdram_bankmachine0_row_open_mmx_out12;
  wire \basesoc_sdram_choose_cmd_grant<1>_mmx_out12 ;
  wire \basesoc_sdram_choose_req_grant<1>_mmx_out11 ;
  wire basesoc_sdram_bankmachine3_row_open_mmx_out11;
  wire basesoc_sdram_bankmachine2_row_open_mmx_out11;
  wire basesoc_sdram_bankmachine1_row_open_mmx_out11;
  wire basesoc_sdram_bankmachine0_row_open_mmx_out11;
  wire \basesoc_sdram_choose_cmd_grant<1>_mmx_out11 ;
  wire \basesoc_sdram_choose_req_grant<1>_mmx_out10 ;
  wire basesoc_sdram_bankmachine3_row_open_mmx_out10;
  wire basesoc_sdram_bankmachine2_row_open_mmx_out10;
  wire basesoc_sdram_bankmachine1_row_open_mmx_out10;
  wire basesoc_sdram_bankmachine0_row_open_mmx_out10;
  wire \basesoc_sdram_choose_cmd_grant<1>_mmx_out10 ;
  wire \basesoc_sdram_choose_req_grant<1>_mmx_out9 ;
  wire basesoc_sdram_bankmachine3_row_open_mmx_out9;
  wire basesoc_sdram_bankmachine2_row_open_mmx_out9;
  wire basesoc_sdram_bankmachine1_row_open_mmx_out9;
  wire basesoc_sdram_bankmachine0_row_open_mmx_out9;
  wire \basesoc_sdram_choose_cmd_grant<1>_mmx_out9 ;
  wire \basesoc_sdram_choose_req_grant<1>_mmx_out8 ;
  wire basesoc_sdram_bankmachine3_row_open_mmx_out8;
  wire basesoc_sdram_bankmachine2_row_open_mmx_out8;
  wire basesoc_sdram_bankmachine1_row_open_mmx_out8;
  wire basesoc_sdram_bankmachine0_row_open_mmx_out8;
  wire \basesoc_sdram_choose_req_grant<1>_mmx_out7 ;
  wire \basesoc_sdram_choose_cmd_grant<1>_mmx_out8 ;
  wire \basesoc_sdram_choose_req_grant<1>_mmx_out6 ;
  wire basesoc_sdram_bankmachine3_row_open_mmx_out7;
  wire basesoc_sdram_bankmachine2_row_open_mmx_out7;
  wire basesoc_sdram_bankmachine1_row_open_mmx_out7;
  wire basesoc_sdram_bankmachine0_row_open_mmx_out7;
  wire \basesoc_sdram_choose_cmd_grant<1>_mmx_out7 ;
  wire \basesoc_sdram_choose_req_grant<1>_mmx_out5 ;
  wire basesoc_sdram_bankmachine3_row_open_mmx_out6;
  wire basesoc_sdram_bankmachine3_row_open_mmx_out5;
  wire basesoc_sdram_bankmachine2_row_open_mmx_out6;
  wire basesoc_sdram_bankmachine1_row_open_mmx_out6;
  wire basesoc_sdram_bankmachine0_row_open_mmx_out6;
  wire \basesoc_sdram_choose_cmd_grant<1>_mmx_out6 ;
  wire basesoc_sdram_bankmachine2_row_open_mmx_out5;
  wire \basesoc_sdram_choose_req_grant<1>_mmx_out4 ;
  wire basesoc_sdram_bankmachine3_row_open_mmx_out4;
  wire basesoc_sdram_bankmachine2_row_open_mmx_out4;
  wire basesoc_sdram_bankmachine1_row_open_mmx_out5;
  wire basesoc_sdram_bankmachine0_row_open_mmx_out5;
  wire \basesoc_sdram_choose_cmd_grant<1>_mmx_out5 ;
  wire \basesoc_sdram_choose_req_grant<1>_mmx_out3 ;
  wire basesoc_sdram_bankmachine1_row_open_mmx_out4;
  wire basesoc_sdram_bankmachine3_row_open_mmx_out3;
  wire basesoc_sdram_bankmachine2_row_open_mmx_out3;
  wire basesoc_sdram_bankmachine1_row_open_mmx_out3;
  wire basesoc_sdram_bankmachine0_row_open_mmx_out4;
  wire \basesoc_sdram_choose_cmd_grant<1>_mmx_out4 ;
  wire basesoc_sdram_bankmachine0_row_open_mmx_out3;
  wire \basesoc_sdram_choose_req_grant<1>_mmx_out2 ;
  wire basesoc_sdram_bankmachine3_row_open_mmx_out2;
  wire basesoc_sdram_bankmachine2_row_open_mmx_out2;
  wire basesoc_sdram_bankmachine1_row_open_mmx_out2;
  wire basesoc_sdram_bankmachine0_row_open_mmx_out2;
  wire \basesoc_sdram_choose_cmd_grant<1>_mmx_out3 ;
  wire \basesoc_sdram_choose_cmd_grant<1>_mmx_out2 ;
  wire \basesoc_sdram_choose_req_grant<1>_mmx_out1 ;
  wire basesoc_sdram_bankmachine3_row_open_mmx_out1;
  wire basesoc_sdram_bankmachine2_row_open_mmx_out1;
  wire basesoc_sdram_bankmachine1_row_open_mmx_out1;
  wire basesoc_sdram_bankmachine0_row_open_mmx_out1;
  wire \basesoc_sdram_choose_cmd_grant<1>_mmx_out1 ;
  wire \basesoc_sdram_choose_req_grant<1>_mmx_out ;
  wire basesoc_sdram_bankmachine3_row_open_mmx_out;
  wire basesoc_sdram_bankmachine2_row_open_mmx_out;
  wire basesoc_sdram_bankmachine1_row_open_mmx_out;
  wire basesoc_sdram_bankmachine0_row_open_mmx_out;
  wire \basesoc_sdram_choose_cmd_grant<1>_mmx_out ;
  wire \Mcompar_basesoc_tag_do_tag[20]_GND_1_o_equal_403_o_lut<0>_4467 ;
  wire \Mcompar_basesoc_tag_do_tag[20]_GND_1_o_equal_403_o_cy<0>_4468 ;
  wire \Mcompar_basesoc_tag_do_tag[20]_GND_1_o_equal_403_o_lut<1>_4469 ;
  wire \Mcompar_basesoc_tag_do_tag[20]_GND_1_o_equal_403_o_cy<1>_4470 ;
  wire \Mcompar_basesoc_tag_do_tag[20]_GND_1_o_equal_403_o_lut<2>_4471 ;
  wire \Mcompar_basesoc_tag_do_tag[20]_GND_1_o_equal_403_o_cy<2>_4472 ;
  wire \Mcompar_basesoc_tag_do_tag[20]_GND_1_o_equal_403_o_lut<3>_4473 ;
  wire \Mcompar_basesoc_tag_do_tag[20]_GND_1_o_equal_403_o_cy<3>_4474 ;
  wire \Mcompar_basesoc_tag_do_tag[20]_GND_1_o_equal_403_o_lut<4>_4475 ;
  wire \Mcompar_basesoc_tag_do_tag[20]_GND_1_o_equal_403_o_cy<4>_4476 ;
  wire \Mcompar_basesoc_tag_do_tag[20]_GND_1_o_equal_403_o_lut<5>_4477 ;
  wire \Mcompar_basesoc_tag_do_tag[20]_GND_1_o_equal_403_o_cy<5>_4478 ;
  wire \Mcompar_basesoc_tag_do_tag[20]_GND_1_o_equal_403_o_lut<6>_4479 ;
  wire _n71121_4480;
  wire \spiflash_counter[8]_GND_1_o_equal_1145_o<8>1_4481 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT131 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT181 ;
  wire _n71601_4484;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT311 ;
  wire \basesoc_csrbankarray_csrbank1_sel<13>1_4486 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT162 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT152 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT142 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT172 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT182 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT312 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT302 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT701_4494 ;
  wire GND_1_o_GND_1_o_MUX_369_o1_4495;
  wire \_n7139<5>1 ;
  wire _n71272;
  wire _n71241;
  wire _n71511;
  wire Mmux_GND_1_o_GND_1_o_MUX_358_o11;
  wire \n0332<3>1 ;
  wire \n0417<3>1 ;
  wire \n0585<3>1 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT611_4504 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT111_4505 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT112_4506 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT412 ;
  wire Mmux_basesoc_data_port_dat_w1012;
  wire mux12011_4509;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1325_OUT121 ;
  wire basesoc_port_cmd_ready4_4511;
  wire basesoc_interface0_wb_sdram_cyc_basesoc_interface0_wb_sdram_ack_AND_213_o1;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT121 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<16>2_4514 ;
  wire \picorv32/cpu_state[7]_mem_do_rinst_Select_556_o21 ;
  wire \picorv32/out191_4516 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<10>2 ;
  wire \picorv32/cpu_state_FSM_FFd7-In21_4518 ;
  wire \picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT111_4519 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<10>1_4520 ;
  wire \picorv32/mem_rdata_q[6]_GND_2_o_equal_244_o<6>1 ;
  wire \picorv32/cpu_state[7]_irq_pending[31]_select_561_OUT<0>11 ;
  wire \picorv32/mem_rdata_q[6]_mem_rdata_q[19]_AND_742_o11_4523 ;
  wire \picorv32/mem_rdata_q[6]_GND_2_o_AND_739_o1 ;
  wire \picorv32/mem_rdata_latched[6]_mem_rdata_latched[14]_AND_683_o1 ;
  wire \picorv32/mem_rdata_q[6]_mem_rdata_q[31]_AND_744_o1_4526 ;
  wire \picorv32/mem_rdata_q[6]_mem_rdata_q[19]_AND_742_o1 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<10>1_4528 ;
  wire \picorv32/Mmux_mem_rdata_word111 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<1>2 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<15>1_4531 ;
  wire \picorv32/PWR_10_o_decoded_imm_uj[31]_select_280_OUT<1>1 ;
  wire \picorv32/cpu_state_FSM_FFd6-In1_4533 ;
  wire \picorv32/cpu_state[7]_latched_rd[5]_select_575_OUT<5>1_4534 ;
  wire \picorv32/Mmux_mem_rdata_word110 ;
  wire \picorv32/_n1587<13>1_4536 ;
  wire \picorv32/PWR_10_o_reg_op1[27]_select_505_OUT<10>1 ;
  wire \picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT101 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<1>1_4539 ;
  wire \picorv32/Mcompar_alu_lts_lutdi14_4672 ;
  wire \picorv32/Mcompar_alu_lts_lutdi13_4675 ;
  wire \picorv32/Mcompar_alu_lts_lutdi12_4678 ;
  wire \picorv32/Mcompar_alu_lts_lutdi11_4681 ;
  wire \picorv32/Mcompar_alu_lts_lutdi10_4684 ;
  wire \picorv32/Mcompar_alu_lts_lutdi9_4687 ;
  wire \picorv32/Mcompar_alu_lts_lutdi8_4690 ;
  wire \picorv32/Mcompar_alu_lts_lutdi7_4693 ;
  wire \picorv32/Mcompar_alu_lts_lutdi6_4696 ;
  wire \picorv32/Mcompar_alu_lts_lutdi5_4699 ;
  wire \picorv32/Mcompar_alu_lts_lutdi4_4702 ;
  wire \picorv32/Mcompar_alu_lts_lutdi3_4705 ;
  wire \picorv32/Mcompar_alu_lts_lutdi2_4708 ;
  wire \picorv32/Mcompar_alu_lts_lutdi1_4711 ;
  wire \picorv32/Mcompar_alu_lts_lutdi_4714 ;
  wire \picorv32/Mcompar_alu_ltu_lutdi14_4718 ;
  wire \picorv32/Mcompar_alu_ltu_lutdi13_4721 ;
  wire \picorv32/Mcompar_alu_ltu_lutdi12_4724 ;
  wire \picorv32/Mcompar_alu_ltu_lutdi11_4727 ;
  wire \picorv32/Mcompar_alu_ltu_lutdi10_4730 ;
  wire \picorv32/Mcompar_alu_ltu_lutdi9_4733 ;
  wire \picorv32/Mcompar_alu_ltu_lutdi8_4736 ;
  wire \picorv32/Mcompar_alu_ltu_lutdi7_4739 ;
  wire \picorv32/Mcompar_alu_ltu_lutdi6_4742 ;
  wire \picorv32/Mcompar_alu_ltu_lutdi5_4745 ;
  wire \picorv32/Mcompar_alu_ltu_lutdi4_4748 ;
  wire \picorv32/Mcompar_alu_ltu_lutdi3_4751 ;
  wire \picorv32/Mcompar_alu_ltu_lutdi2_4754 ;
  wire \picorv32/Mcompar_alu_ltu_lutdi1_4757 ;
  wire \picorv32/Mcompar_alu_ltu_lutdi_4760 ;
  wire \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<31>_4875 ;
  wire \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<30>_4876 ;
  wire \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<29>_4877 ;
  wire \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<29>_4878 ;
  wire \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<28>_4879 ;
  wire \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<28>_4880 ;
  wire \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<27>_4881 ;
  wire \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<27>_4882 ;
  wire \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<26>_4883 ;
  wire \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<26>_4884 ;
  wire \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<25>_4885 ;
  wire \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<25>_4886 ;
  wire \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<24>_4887 ;
  wire \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<24>_4888 ;
  wire \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<23>_4889 ;
  wire \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<23>_4890 ;
  wire \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<22>_4891 ;
  wire \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<22>_4892 ;
  wire \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<21>_4893 ;
  wire \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<21>_4894 ;
  wire \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<20>_4895 ;
  wire \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<20>_4896 ;
  wire \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<19>_4897 ;
  wire \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<19>_4898 ;
  wire \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<18>_4899 ;
  wire \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<18>_4900 ;
  wire \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<17>_4901 ;
  wire \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<17>_4902 ;
  wire \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<16>_4903 ;
  wire \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<16>_4904 ;
  wire \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<15>_4905 ;
  wire \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<15>_4906 ;
  wire \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<14>_4907 ;
  wire \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<14>_4908 ;
  wire \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<13>_4909 ;
  wire \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<13>_4910 ;
  wire \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<12>_4911 ;
  wire \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<12>_4912 ;
  wire \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<11>_4913 ;
  wire \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<11>_4914 ;
  wire \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<10>_4915 ;
  wire \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<10>_4916 ;
  wire \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<9>_4917 ;
  wire \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<9>_4918 ;
  wire \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<8>_4919 ;
  wire \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<8>_4920 ;
  wire \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<7>_4921 ;
  wire \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<7>_4922 ;
  wire \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<6>_4923 ;
  wire \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<6>_4924 ;
  wire \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<5>_4925 ;
  wire \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<5>_4926 ;
  wire \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<4>_4927 ;
  wire \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<4>_4928 ;
  wire \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<3>_4929 ;
  wire \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<3>_4930 ;
  wire \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<2>_4931 ;
  wire \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<2>_4932 ;
  wire \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<1>_4933 ;
  wire \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<1>_4934 ;
  wire \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<0>_4935 ;
  wire \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<29>_4936 ;
  wire \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<28>_4937 ;
  wire \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<27>_4938 ;
  wire \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<26>_4939 ;
  wire \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<25>_4940 ;
  wire \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<24>_4941 ;
  wire \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<23>_4942 ;
  wire \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<22>_4943 ;
  wire \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<21>_4944 ;
  wire \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<20>_4945 ;
  wire \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<19>_4946 ;
  wire \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<18>_4947 ;
  wire \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<17>_4948 ;
  wire \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<16>_4949 ;
  wire \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<15>_4950 ;
  wire \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<14>_4951 ;
  wire \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<13>_4952 ;
  wire \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<12>_4953 ;
  wire \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<11>_4954 ;
  wire \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<10>_4955 ;
  wire \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<9>_4956 ;
  wire \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<8>_4957 ;
  wire \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<7>_4958 ;
  wire \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<6>_4959 ;
  wire \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<5>_4960 ;
  wire \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<4>_4961 ;
  wire \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<3>_4962 ;
  wire \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<2>_4963 ;
  wire \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_lut<2>_4964 ;
  wire \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<31>_4965 ;
  wire \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<30>_4966 ;
  wire \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<30>_4967 ;
  wire \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<29>_4968 ;
  wire \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<29>_4969 ;
  wire \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<28>_4970 ;
  wire \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<28>_4971 ;
  wire \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<27>_4972 ;
  wire \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<27>_4973 ;
  wire \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<26>_4974 ;
  wire \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<26>_4975 ;
  wire \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<25>_4976 ;
  wire \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<25>_4977 ;
  wire \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<24>_4978 ;
  wire \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<24>_4979 ;
  wire \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<23>_4980 ;
  wire \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<23>_4981 ;
  wire \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<22>_4982 ;
  wire \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<22>_4983 ;
  wire \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<21>_4984 ;
  wire \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<21>_4985 ;
  wire \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<20>_4986 ;
  wire \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<20>_4987 ;
  wire \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<19>_4988 ;
  wire \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<19>_4989 ;
  wire \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<18>_4990 ;
  wire \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<18>_4991 ;
  wire \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<17>_4992 ;
  wire \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<17>_4993 ;
  wire \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<16>_4994 ;
  wire \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<16>_4995 ;
  wire \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<15>_4996 ;
  wire \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<15>_4997 ;
  wire \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<14>_4998 ;
  wire \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<14>_4999 ;
  wire \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<13>_5000 ;
  wire \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<13>_5001 ;
  wire \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<12>_5002 ;
  wire \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<12>_5003 ;
  wire \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<11>_5004 ;
  wire \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<11>_5005 ;
  wire \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<10>_5006 ;
  wire \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<10>_5007 ;
  wire \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<9>_5008 ;
  wire \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<9>_5009 ;
  wire \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<8>_5010 ;
  wire \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<8>_5011 ;
  wire \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<7>_5012 ;
  wire \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<7>_5013 ;
  wire \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<6>_5014 ;
  wire \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<6>_5015 ;
  wire \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<5>_5016 ;
  wire \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<5>_5017 ;
  wire \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<4>_5018 ;
  wire \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<4>_5019 ;
  wire \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<3>_5020 ;
  wire \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<3>_5021 ;
  wire \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<2>_5022 ;
  wire \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<2>_5023 ;
  wire \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<1>_5024 ;
  wire \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<1>_5025 ;
  wire \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<31>_5027 ;
  wire \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<30>_5028 ;
  wire \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<30>_5029 ;
  wire \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<29>_5030 ;
  wire \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<29>_5031 ;
  wire \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<28>_5032 ;
  wire \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<28>_5033 ;
  wire \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<27>_5034 ;
  wire \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<27>_5035 ;
  wire \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<26>_5036 ;
  wire \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<26>_5037 ;
  wire \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<25>_5038 ;
  wire \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<25>_5039 ;
  wire \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<24>_5040 ;
  wire \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<24>_5041 ;
  wire \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<23>_5042 ;
  wire \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<23>_5043 ;
  wire \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<22>_5044 ;
  wire \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<22>_5045 ;
  wire \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<21>_5046 ;
  wire \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<21>_5047 ;
  wire \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<20>_5048 ;
  wire \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<20>_5049 ;
  wire \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<19>_5050 ;
  wire \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<19>_5051 ;
  wire \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<18>_5052 ;
  wire \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<18>_5053 ;
  wire \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<17>_5054 ;
  wire \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<17>_5055 ;
  wire \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<16>_5056 ;
  wire \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<16>_5057 ;
  wire \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<15>_5058 ;
  wire \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<15>_5059 ;
  wire \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<14>_5060 ;
  wire \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<14>_5061 ;
  wire \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<13>_5062 ;
  wire \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<13>_5063 ;
  wire \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<12>_5064 ;
  wire \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<12>_5065 ;
  wire \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<11>_5066 ;
  wire \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<11>_5067 ;
  wire \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<10>_5068 ;
  wire \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<10>_5069 ;
  wire \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<9>_5070 ;
  wire \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<9>_5071 ;
  wire \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<8>_5072 ;
  wire \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<8>_5073 ;
  wire \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<7>_5074 ;
  wire \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<7>_5075 ;
  wire \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<6>_5076 ;
  wire \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<6>_5077 ;
  wire \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<5>_5078 ;
  wire \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<5>_5079 ;
  wire \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<4>_5080 ;
  wire \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<4>_5081 ;
  wire \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<3>_5082 ;
  wire \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<3>_5083 ;
  wire \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<2>_5084 ;
  wire \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<2>_5085 ;
  wire \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<1>_5086 ;
  wire \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<1>_5087 ;
  wire \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<0>_5088 ;
  wire \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<0>_5089 ;
  wire \picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_lut<31>_5090 ;
  wire \picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_cy<30>_5091 ;
  wire \picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_lut<30>_5092 ;
  wire \picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_cy<29>_5093 ;
  wire \picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_lut<29>_5094 ;
  wire \picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_cy<28>_5095 ;
  wire \picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_lut<28>_5096 ;
  wire \picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_cy<27>_5097 ;
  wire \picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_lut<27>_5098 ;
  wire \picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_cy<26>_5099 ;
  wire \picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_lut<26>_5100 ;
  wire \picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_cy<25>_5101 ;
  wire \picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_lut<25>_5102 ;
  wire \picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_cy<24>_5103 ;
  wire \picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_lut<24>_5104 ;
  wire \picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_cy<23>_5105 ;
  wire \picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_lut<23>_5106 ;
  wire \picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_cy<22>_5107 ;
  wire \picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_lut<22>_5108 ;
  wire \picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_cy<21>_5109 ;
  wire \picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_lut<21>_5110 ;
  wire \picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_cy<20>_5111 ;
  wire \picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_lut<20>_5112 ;
  wire \picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_cy<19>_5113 ;
  wire \picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_lut<19>_5114 ;
  wire \picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_cy<18>_5115 ;
  wire \picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_lut<18>_5116 ;
  wire \picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_cy<17>_5117 ;
  wire \picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_lut<17>_5118 ;
  wire \picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_cy<16>_5119 ;
  wire \picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_lut<16>_5120 ;
  wire \picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_cy<15>_5121 ;
  wire \picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_lut<15>_5122 ;
  wire \picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_cy<14>_5123 ;
  wire \picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_lut<14>_5124 ;
  wire \picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_cy<13>_5125 ;
  wire \picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_lut<13>_5126 ;
  wire \picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_cy<12>_5127 ;
  wire \picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_lut<12>_5128 ;
  wire \picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_cy<11>_5129 ;
  wire \picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_lut<11>_5130 ;
  wire \picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_cy<10>_5131 ;
  wire \picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_lut<10>_5132 ;
  wire \picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_cy<9>_5133 ;
  wire \picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_lut<9>_5134 ;
  wire \picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_cy<8>_5135 ;
  wire \picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_lut<8>_5136 ;
  wire \picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_cy<7>_5137 ;
  wire \picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_lut<7>_5138 ;
  wire \picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_cy<6>_5139 ;
  wire \picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_lut<6>_5140 ;
  wire \picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_cy<5>_5141 ;
  wire \picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_lut<5>_5142 ;
  wire \picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_cy<4>_5143 ;
  wire \picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_lut<4>_5144 ;
  wire \picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_cy<3>_5145 ;
  wire \picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_lut<3>_5146 ;
  wire \picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_cy<2>_5147 ;
  wire \picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_lut<2>_5148 ;
  wire \picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_cy<1>_5149 ;
  wire \picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_lut<1>_5150 ;
  wire \picorv32/irq_state_FSM_FFd1-In ;
  wire \picorv32/irq_state_FSM_FFd2-In ;
  wire \picorv32/Result<3>2 ;
  wire \picorv32/Result<2>2 ;
  wire \picorv32/Result<1>2 ;
  wire \picorv32/Result<0>2 ;
  wire \picorv32/resetn_pcpi_int_wait_AND_769_o_inv ;
  wire \picorv32/Result<63>1 ;
  wire \picorv32/Result<62>1 ;
  wire \picorv32/Result<61>1 ;
  wire \picorv32/Result<60>1 ;
  wire \picorv32/Result<59>1 ;
  wire \picorv32/Result<58>1 ;
  wire \picorv32/Result<57>1 ;
  wire \picorv32/Result<56>1 ;
  wire \picorv32/Result<55>1 ;
  wire \picorv32/Result<54>1 ;
  wire \picorv32/Result<53>1 ;
  wire \picorv32/Result<52>1 ;
  wire \picorv32/Result<51>1 ;
  wire \picorv32/Result<50>1 ;
  wire \picorv32/Result<49>1 ;
  wire \picorv32/Result<48>1 ;
  wire \picorv32/Result<47>1 ;
  wire \picorv32/Result<46>1 ;
  wire \picorv32/Result<45>1 ;
  wire \picorv32/Result<44>1 ;
  wire \picorv32/Result<43>1 ;
  wire \picorv32/Result<42>1 ;
  wire \picorv32/Result<41>1 ;
  wire \picorv32/Result<40>1 ;
  wire \picorv32/Result<39>1 ;
  wire \picorv32/Result<38>1 ;
  wire \picorv32/Result<37>1 ;
  wire \picorv32/Result<36>1 ;
  wire \picorv32/Result<35>1 ;
  wire \picorv32/Result<34>1 ;
  wire \picorv32/Result<33>1 ;
  wire \picorv32/Result<32>1 ;
  wire \picorv32/Result<31>1 ;
  wire \picorv32/Result<30>1 ;
  wire \picorv32/Result<29>1 ;
  wire \picorv32/Result<28>1 ;
  wire \picorv32/Result<27>1 ;
  wire \picorv32/Result<26>1 ;
  wire \picorv32/Result<25>1 ;
  wire \picorv32/Result<24>1 ;
  wire \picorv32/Result<23>1 ;
  wire \picorv32/Result<22>1 ;
  wire \picorv32/Result<21>1 ;
  wire \picorv32/Result<20>1 ;
  wire \picorv32/Result<19>1 ;
  wire \picorv32/Result<18>1 ;
  wire \picorv32/Result<17>1 ;
  wire \picorv32/Result<16>1 ;
  wire \picorv32/Result<15>1 ;
  wire \picorv32/Result<14>1 ;
  wire \picorv32/Result<13>1 ;
  wire \picorv32/Result<12>1 ;
  wire \picorv32/Result<11>1 ;
  wire \picorv32/Result<10>1 ;
  wire \picorv32/Result<9>1 ;
  wire \picorv32/Result<8>1 ;
  wire \picorv32/Result<7>1 ;
  wire \picorv32/Result<6>1 ;
  wire \picorv32/Result<5>1 ;
  wire \picorv32/Result<4>1 ;
  wire \picorv32/Result<3>1 ;
  wire \picorv32/Result<2>1 ;
  wire \picorv32/Result<1>1 ;
  wire \picorv32/Result<0>1 ;
  wire \picorv32/reg_op1_1 ;
  wire \picorv32/reg_op1_0 ;
  wire \picorv32/cpu_state_FSM_FFd6-In ;
  wire \picorv32/cpu_state_FSM_FFd6-In2_5289 ;
  wire \picorv32/cpu_state_FSM_FFd7-In2 ;
  wire \picorv32/cpu_state_FSM_FFd6-In3 ;
  wire \picorv32/cpu_state_FSM_FFd6-In411 ;
  wire \picorv32/cpu_state_FSM_FFd2-In21_5293 ;
  wire \picorv32/resetn_trap_OR_423_o_inv ;
  wire \picorv32/_n1459_inv ;
  wire \picorv32/_n1504_inv ;
  wire \picorv32/_n1337_inv ;
  wire \picorv32/_n1469_inv ;
  wire \picorv32/_n1379_inv ;
  wire \picorv32/Reset_OR_DriverANDClockEnable16 ;
  wire \picorv32/_n1499_inv ;
  wire \picorv32/Reset_OR_DriverANDClockEnable14 ;
  wire \picorv32/Reset_OR_DriverANDClockEnable11 ;
  wire \picorv32/Reset_OR_DriverANDClockEnable10 ;
  wire \picorv32/Reset_OR_DriverANDClockEnable ;
  wire \picorv32/_n1333_inv_5306 ;
  wire \picorv32/mem_rdata_latched[6]_PWR_10_o_mux_175_OUT<5>_0_0 ;
  wire \picorv32/mem_rdata_latched[6]_PWR_10_o_mux_175_OUT<4>_0_0 ;
  wire \picorv32/mem_rdata_latched[6]_PWR_10_o_mux_175_OUT<3>_0_0 ;
  wire \picorv32/mem_rdata_latched[6]_PWR_10_o_mux_175_OUT<2>_0_0 ;
  wire \picorv32/mem_rdata_latched[6]_PWR_10_o_mux_175_OUT<1>_0_0 ;
  wire \picorv32/mem_rdata_latched[6]_PWR_10_o_mux_175_OUT<0>_0_0 ;
  wire \picorv32/_n1611 ;
  wire \picorv32/mem_rdata_q[6]_mem_rdata_q[6]_OR_488_o ;
  wire \picorv32/mem_rdata_q[6]_mem_rdata_q[6]_OR_487_o ;
  wire \picorv32/is_alu_reg_imm_mem_rdata_q[31]_AND_712_o ;
  wire \picorv32/PWR_10_o_instr_jalr_equal_277_o ;
  wire \picorv32/out411_FRB_5349 ;
  wire \picorv32/instr_sltiu_reduce_or_155_o ;
  wire \picorv32/instr_slti_reduce_or_154_o ;
  wire \picorv32/PWR_10_o_instr_lui_equal_276_o ;
  wire \picorv32/instr_lui_reduce_or_152_o ;
  wire \picorv32/out361_FRB_5354 ;
  wire \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<0> ;
  wire \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<1> ;
  wire \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<2> ;
  wire \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<3> ;
  wire \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<4> ;
  wire \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<5> ;
  wire \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<6> ;
  wire \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<7> ;
  wire \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<8> ;
  wire \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<9> ;
  wire \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<10> ;
  wire \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<11> ;
  wire \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<12> ;
  wire \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<13> ;
  wire \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<14> ;
  wire \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<15> ;
  wire \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<16> ;
  wire \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<17> ;
  wire \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<18> ;
  wire \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<19> ;
  wire \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<20> ;
  wire \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<21> ;
  wire \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<22> ;
  wire \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<23> ;
  wire \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<24> ;
  wire \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<25> ;
  wire \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<26> ;
  wire \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<27> ;
  wire \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<28> ;
  wire \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<29> ;
  wire \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<30> ;
  wire \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<31> ;
  wire \picorv32/cpu_state[7]_X_2_o_select_590_OUT<0> ;
  wire \picorv32/cpu_state[7]_X_2_o_select_590_OUT<1> ;
  wire \picorv32/cpu_state[7]_X_2_o_select_590_OUT<2> ;
  wire \picorv32/cpu_state[7]_X_2_o_select_590_OUT<3> ;
  wire \picorv32/cpu_state[7]_X_2_o_select_590_OUT<4> ;
  wire \picorv32/GND_2_o_GND_2_o_equal_501_o ;
  wire \picorv32/mem_rdata_q[6]_mem_rdata_q[31]_AND_743_o ;
  wire \picorv32/mem_rdata_q[6]_mem_rdata_q[19]_AND_742_o_5426 ;
  wire \picorv32/mem_rdata_q[6]_mem_rdata_q[31]_AND_744_o ;
  wire \picorv32/mem_rdata_q[6]_mem_rdata_q[31]_AND_745_o ;
  wire \picorv32/mem_rdata_q[6]_mem_rdata_q[31]_AND_746_o ;
  wire \picorv32/is_alu_reg_imm_mem_rdata_q[31]_AND_714_o ;
  wire \picorv32/mem_rdata_q[14]_GND_2_o_equal_182_o ;
  wire \picorv32/mem_rdata_q[6]_GND_2_o_AND_740_o ;
  wire \picorv32/mem_rdata_q[6]_GND_2_o_AND_739_o ;
  wire \picorv32/mem_rdata_q[31]_GND_2_o_equal_203_o ;
  wire \picorv32/mem_rdata_latched[6]_mem_rdata_latched[31]_AND_685_o ;
  wire \picorv32/mem_rdata_latched[6]_mem_rdata_latched[31]_AND_684_o ;
  wire \picorv32/mem_rdata_latched[6]_mem_rdata_latched[14]_AND_683_o ;
  wire \picorv32/alu_eq ;
  wire \picorv32/is_alu_reg_imm_mem_rdata_q[31]_AND_710_o ;
  wire \picorv32/is_alu_reg_imm_mem_rdata_q[14]_AND_750_o ;
  wire \picorv32/is_lb_lh_lw_lbu_lhu_mem_rdata_q[14]_AND_699_o ;
  wire \picorv32/is_lb_lh_lw_lbu_lhu_mem_rdata_q[14]_AND_698_o ;
  wire \picorv32/is_lb_lh_lw_lbu_lhu_mem_rdata_q[14]_AND_696_o ;
  wire \picorv32/is_lb_lh_lw_lbu_lhu_mem_rdata_q[14]_AND_695_o ;
  wire \picorv32/instr_jalr_is_alu_reg_imm_OR_531_o ;
  wire \picorv32/mem_xfer_mem_state[1]_OR_413_o ;
  wire \picorv32/pcpi_timeout_counter[3]_reduce_nor_372_o ;
  wire \picorv32/instr_lui_reduce_or_153_o ;
  wire \picorv32/cpu_state[7]_latched_rd[5]_select_575_OUT<0> ;
  wire \picorv32/cpu_state[7]_latched_rd[5]_select_575_OUT<1> ;
  wire \picorv32/cpu_state[7]_latched_rd[5]_select_575_OUT<2> ;
  wire \picorv32/cpu_state[7]_latched_rd[5]_select_575_OUT<3> ;
  wire \picorv32/cpu_state[7]_latched_rd[5]_select_575_OUT<4> ;
  wire \picorv32/cpu_state[7]_latched_rd[5]_select_575_OUT<5> ;
  wire \picorv32/reg_op2_0_5490 ;
  wire \picorv32/reg_op2_1_5491 ;
  wire \picorv32/reg_op2_2_5492 ;
  wire \picorv32/reg_op2_3_5493 ;
  wire \picorv32/reg_op2_4_5494 ;
  wire \picorv32/reg_op2_5_5495 ;
  wire \picorv32/reg_op2_6_5496 ;
  wire \picorv32/reg_op2_7_5497 ;
  wire \picorv32/_n1587[31] ;
  wire \picorv32/_n1587[30] ;
  wire \picorv32/_n1587[29] ;
  wire \picorv32/_n1587[28] ;
  wire \picorv32/_n1587[13] ;
  wire \picorv32/_n1587[3] ;
  wire \picorv32/PWR_10_o_decoded_imm_uj[31]_select_280_OUT<0> ;
  wire \picorv32/PWR_10_o_decoded_imm_uj[31]_select_280_OUT<1> ;
  wire \picorv32/PWR_10_o_decoded_imm_uj[31]_select_280_OUT<2> ;
  wire \picorv32/PWR_10_o_decoded_imm_uj[31]_select_280_OUT<3> ;
  wire \picorv32/PWR_10_o_decoded_imm_uj[31]_select_280_OUT<4> ;
  wire \picorv32/PWR_10_o_decoded_imm_uj[31]_select_280_OUT<5> ;
  wire \picorv32/PWR_10_o_decoded_imm_uj[31]_select_280_OUT<6> ;
  wire \picorv32/PWR_10_o_decoded_imm_uj[31]_select_280_OUT<7> ;
  wire \picorv32/PWR_10_o_decoded_imm_uj[31]_select_280_OUT<8> ;
  wire \picorv32/PWR_10_o_decoded_imm_uj[31]_select_280_OUT<9> ;
  wire \picorv32/PWR_10_o_decoded_imm_uj[31]_select_280_OUT<10> ;
  wire \picorv32/PWR_10_o_decoded_imm_uj[31]_select_280_OUT<11> ;
  wire \picorv32/PWR_10_o_decoded_imm_uj[31]_select_280_OUT<12>_5540 ;
  wire \picorv32/PWR_10_o_decoded_imm_uj[31]_select_280_OUT<13>_5541 ;
  wire \picorv32/PWR_10_o_decoded_imm_uj[31]_select_280_OUT<14>_5542 ;
  wire \picorv32/PWR_10_o_decoded_imm_uj[31]_select_280_OUT<15>_5543 ;
  wire \picorv32/PWR_10_o_decoded_imm_uj[31]_select_280_OUT<16>_5544 ;
  wire \picorv32/PWR_10_o_decoded_imm_uj[31]_select_280_OUT<17>_5545 ;
  wire \picorv32/PWR_10_o_decoded_imm_uj[31]_select_280_OUT<18>_5546 ;
  wire \picorv32/PWR_10_o_decoded_imm_uj[31]_select_280_OUT<19>_5547 ;
  wire \picorv32/PWR_10_o_decoded_imm_uj[31]_select_280_OUT<20> ;
  wire \picorv32/PWR_10_o_decoded_imm_uj[31]_select_280_OUT<21> ;
  wire \picorv32/PWR_10_o_decoded_imm_uj[31]_select_280_OUT<22> ;
  wire \picorv32/PWR_10_o_decoded_imm_uj[31]_select_280_OUT<23> ;
  wire \picorv32/PWR_10_o_decoded_imm_uj[31]_select_280_OUT<24> ;
  wire \picorv32/PWR_10_o_decoded_imm_uj[31]_select_280_OUT<25> ;
  wire \picorv32/PWR_10_o_decoded_imm_uj[31]_select_280_OUT<26> ;
  wire \picorv32/PWR_10_o_decoded_imm_uj[31]_select_280_OUT<27> ;
  wire \picorv32/PWR_10_o_decoded_imm_uj[31]_select_280_OUT<28> ;
  wire \picorv32/PWR_10_o_decoded_imm_uj[31]_select_280_OUT<29> ;
  wire \picorv32/PWR_10_o_decoded_imm_uj[31]_select_280_OUT<30> ;
  wire \picorv32/PWR_10_o_decoded_imm_uj[31]_select_280_OUT<31> ;
  wire \picorv32/_n1471 ;
  wire \picorv32/mem_state[1]_mem_state[1]_wide_mux_53_OUT<1> ;
  wire \picorv32/cpu_state[7]_irq_active_Select_559_o ;
  wire \picorv32/cpu_state[7]_latched_branch_Select_568_o ;
  wire \picorv32/cpu_state[7]_latched_stalu_Select_566_o ;
  wire \picorv32/_n2161_5596 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<0> ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<1> ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<2> ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<3> ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<4> ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<5> ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<6> ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<7> ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<8> ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<9> ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<10> ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<11> ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<12> ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<13> ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<14> ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<15> ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<16> ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<17> ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<18> ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<19> ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<20> ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<21> ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<22> ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<23> ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<24> ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<25> ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<26> ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<27> ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<28> ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<29> ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<30> ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<31> ;
  wire \picorv32/alu_out_0_5629 ;
  wire \picorv32/n0568 ;
  wire \picorv32/mem_rdata_q[31]_GND_2_o_equal_207_o ;
  wire \picorv32/mem_rdata_q[14]_GND_2_o_equal_183_o ;
  wire \picorv32/mem_rdata_q[14]_GND_2_o_equal_198_o ;
  wire \picorv32/mem_rdata_q[14]_GND_2_o_equal_190_o ;
  wire \picorv32/mem_rdata_q[14]_PWR_10_o_equal_187_o ;
  wire \picorv32/mem_rdata_q[14]_PWR_10_o_equal_186_o ;
  wire \picorv32/mem_rdata_q[14]_PWR_10_o_equal_185_o ;
  wire \picorv32/mem_rdata_q[14]_PWR_10_o_equal_184_o ;
  wire \picorv32/mem_rdata_latched[6]_PWR_10_o_equal_160_o ;
  wire \picorv32/_n1309 ;
  wire \picorv32/cpu_state[7]_cpu_state[7]_MUX_2070_o ;
  wire \picorv32/mem_do_prefetch_mem_done_OR_610_o ;
  wire \picorv32/cpu_state[7]_GND_2_o_mux_607_OUT<0> ;
  wire \picorv32/cpu_state[7]_GND_2_o_mux_607_OUT<1> ;
  wire \picorv32/cpu_state[7]_GND_2_o_mux_607_OUT<3> ;
  wire \picorv32/cpu_state[7]_GND_2_o_mux_607_OUT<4> ;
  wire \picorv32/cpu_state[7]_GND_2_o_mux_604_OUT<1> ;
  wire \picorv32/cpu_state[7]_GND_2_o_mux_604_OUT<2> ;
  wire \picorv32/cpu_state[7]_GND_2_o_mux_604_OUT<3> ;
  wire \picorv32/cpu_state[7]_GND_2_o_mux_604_OUT<4> ;
  wire \picorv32/cpu_state[7]_GND_2_o_mux_604_OUT<5> ;
  wire \picorv32/cpu_state[7]_GND_2_o_mux_604_OUT<6> ;
  wire \picorv32/cpu_state[7]_GND_2_o_mux_604_OUT<7> ;
  wire \picorv32/cpu_state[7]_GND_2_o_mux_604_OUT<8> ;
  wire \picorv32/cpu_state[7]_GND_2_o_mux_604_OUT<9> ;
  wire \picorv32/cpu_state[7]_GND_2_o_mux_604_OUT<10> ;
  wire \picorv32/cpu_state[7]_GND_2_o_mux_604_OUT<11> ;
  wire \picorv32/cpu_state[7]_GND_2_o_mux_604_OUT<12> ;
  wire \picorv32/cpu_state[7]_GND_2_o_mux_604_OUT<13> ;
  wire \picorv32/cpu_state[7]_GND_2_o_mux_604_OUT<14> ;
  wire \picorv32/cpu_state[7]_GND_2_o_mux_604_OUT<15> ;
  wire \picorv32/cpu_state[7]_GND_2_o_mux_604_OUT<16> ;
  wire \picorv32/cpu_state[7]_GND_2_o_mux_604_OUT<17> ;
  wire \picorv32/cpu_state[7]_GND_2_o_mux_604_OUT<18> ;
  wire \picorv32/cpu_state[7]_GND_2_o_mux_604_OUT<19> ;
  wire \picorv32/cpu_state[7]_GND_2_o_mux_604_OUT<20> ;
  wire \picorv32/cpu_state[7]_GND_2_o_mux_604_OUT<21> ;
  wire \picorv32/cpu_state[7]_GND_2_o_mux_604_OUT<22> ;
  wire \picorv32/cpu_state[7]_GND_2_o_mux_604_OUT<23> ;
  wire \picorv32/cpu_state[7]_GND_2_o_mux_604_OUT<24> ;
  wire \picorv32/cpu_state[7]_GND_2_o_mux_604_OUT<25> ;
  wire \picorv32/cpu_state[7]_GND_2_o_mux_604_OUT<26> ;
  wire \picorv32/cpu_state[7]_GND_2_o_mux_604_OUT<27> ;
  wire \picorv32/cpu_state[7]_GND_2_o_mux_604_OUT<28> ;
  wire \picorv32/cpu_state[7]_GND_2_o_mux_604_OUT<29> ;
  wire \picorv32/cpu_state[7]_GND_2_o_mux_604_OUT<30> ;
  wire \picorv32/cpu_state[7]_GND_2_o_mux_604_OUT<31> ;
  wire \picorv32/cpu_state[7]_GND_2_o_mux_603_OUT<1> ;
  wire \picorv32/cpu_state[7]_GND_2_o_mux_603_OUT<2> ;
  wire \picorv32/cpu_state[7]_GND_2_o_mux_603_OUT<3> ;
  wire \picorv32/cpu_state[7]_GND_2_o_mux_603_OUT<4> ;
  wire \picorv32/cpu_state[7]_GND_2_o_mux_603_OUT<5> ;
  wire \picorv32/cpu_state[7]_GND_2_o_mux_603_OUT<6> ;
  wire \picorv32/cpu_state[7]_GND_2_o_mux_603_OUT<7> ;
  wire \picorv32/cpu_state[7]_GND_2_o_mux_603_OUT<8> ;
  wire \picorv32/cpu_state[7]_GND_2_o_mux_603_OUT<9> ;
  wire \picorv32/cpu_state[7]_GND_2_o_mux_603_OUT<10> ;
  wire \picorv32/cpu_state[7]_GND_2_o_mux_603_OUT<11> ;
  wire \picorv32/cpu_state[7]_GND_2_o_mux_603_OUT<12> ;
  wire \picorv32/cpu_state[7]_GND_2_o_mux_603_OUT<13> ;
  wire \picorv32/cpu_state[7]_GND_2_o_mux_603_OUT<14> ;
  wire \picorv32/cpu_state[7]_GND_2_o_mux_603_OUT<15> ;
  wire \picorv32/cpu_state[7]_GND_2_o_mux_603_OUT<16> ;
  wire \picorv32/cpu_state[7]_GND_2_o_mux_603_OUT<17> ;
  wire \picorv32/cpu_state[7]_GND_2_o_mux_603_OUT<18> ;
  wire \picorv32/cpu_state[7]_GND_2_o_mux_603_OUT<19> ;
  wire \picorv32/cpu_state[7]_GND_2_o_mux_603_OUT<20> ;
  wire \picorv32/cpu_state[7]_GND_2_o_mux_603_OUT<21> ;
  wire \picorv32/cpu_state[7]_GND_2_o_mux_603_OUT<22> ;
  wire \picorv32/cpu_state[7]_GND_2_o_mux_603_OUT<23> ;
  wire \picorv32/cpu_state[7]_GND_2_o_mux_603_OUT<24> ;
  wire \picorv32/cpu_state[7]_GND_2_o_mux_603_OUT<25> ;
  wire \picorv32/cpu_state[7]_GND_2_o_mux_603_OUT<26> ;
  wire \picorv32/cpu_state[7]_GND_2_o_mux_603_OUT<27> ;
  wire \picorv32/cpu_state[7]_GND_2_o_mux_603_OUT<28> ;
  wire \picorv32/cpu_state[7]_GND_2_o_mux_603_OUT<29> ;
  wire \picorv32/cpu_state[7]_GND_2_o_mux_603_OUT<30> ;
  wire \picorv32/cpu_state[7]_GND_2_o_mux_603_OUT<31> ;
  wire \picorv32/cpu_state[7]_latched_store_Select_564_o ;
  wire \picorv32/_n1717 ;
  wire \picorv32/mem_do_rinst_mem_done_AND_682_o ;
  wire \picorv32/pcpi_timeout_counter[3]_reduce_or_368_o ;
  wire \picorv32/mem_do_prefetch_mem_do_rinst_OR_426_o ;
  wire \picorv32/timer[31]_GND_2_o_sub_379_OUT<0>_FRB_5778 ;
  wire \picorv32/timer[31]_GND_2_o_sub_379_OUT<1>_FRB_5779 ;
  wire \picorv32/timer[31]_GND_2_o_sub_379_OUT<2>_FRB_5780 ;
  wire \picorv32/timer[31]_GND_2_o_sub_379_OUT<3>_FRB_5781 ;
  wire \picorv32/timer[31]_GND_2_o_sub_379_OUT<4>_FRB_5782 ;
  wire \picorv32/timer[31]_GND_2_o_sub_379_OUT<5>_FRB_5783 ;
  wire \picorv32/timer[31]_GND_2_o_sub_379_OUT<6>_FRB_5784 ;
  wire \picorv32/timer[31]_GND_2_o_sub_379_OUT<7>_FRB_5785 ;
  wire \picorv32/timer[31]_GND_2_o_sub_379_OUT<8>_FRB_5786 ;
  wire \picorv32/timer[31]_GND_2_o_sub_379_OUT<9>_FRB_5787 ;
  wire \picorv32/timer[31]_GND_2_o_sub_379_OUT<10>_FRB_5788 ;
  wire \picorv32/timer[31]_GND_2_o_sub_379_OUT<11>_FRB_5789 ;
  wire \picorv32/timer[31]_GND_2_o_sub_379_OUT<12>_FRB_5790 ;
  wire \picorv32/timer[31]_GND_2_o_sub_379_OUT<13>_FRB_5791 ;
  wire \picorv32/timer[31]_GND_2_o_sub_379_OUT<14>_FRB_5792 ;
  wire \picorv32/timer[31]_GND_2_o_sub_379_OUT<15>_FRB_5793 ;
  wire \picorv32/timer[31]_GND_2_o_sub_379_OUT<16>_FRB_5794 ;
  wire \picorv32/timer[31]_GND_2_o_sub_379_OUT<17>_FRB_5795 ;
  wire \picorv32/timer[31]_GND_2_o_sub_379_OUT<18>_FRB_5796 ;
  wire \picorv32/timer[31]_GND_2_o_sub_379_OUT<19>_FRB_5797 ;
  wire \picorv32/timer[31]_GND_2_o_sub_379_OUT<20>_FRB_5798 ;
  wire \picorv32/timer[31]_GND_2_o_sub_379_OUT<21>_FRB_5799 ;
  wire \picorv32/timer[31]_GND_2_o_sub_379_OUT<22>_FRB_5800 ;
  wire \picorv32/timer[31]_GND_2_o_sub_379_OUT<23>_FRB_5801 ;
  wire \picorv32/timer[31]_GND_2_o_sub_379_OUT<24>_FRB_5802 ;
  wire \picorv32/timer[31]_GND_2_o_sub_379_OUT<25>_FRB_5803 ;
  wire \picorv32/timer[31]_GND_2_o_sub_379_OUT<26>_FRB_5804 ;
  wire \picorv32/timer[31]_GND_2_o_sub_379_OUT<27>_FRB_5805 ;
  wire \picorv32/timer[31]_GND_2_o_sub_379_OUT<28>_FRB_5806 ;
  wire \picorv32/timer[31]_GND_2_o_sub_379_OUT<29>_FRB_5807 ;
  wire \picorv32/timer[31]_GND_2_o_sub_379_OUT<30>_FRB_5808 ;
  wire \picorv32/timer[31]_GND_2_o_sub_379_OUT<31>_FRB_5809 ;
  wire \picorv32/timer[31]_reduce_or_376_o ;
  wire \picorv32/PWR_10_o_instr_ori_equal_331_o ;
  wire \picorv32/PWR_10_o_instr_xori_equal_330_o ;
  wire \picorv32/reg_pc[31]_GND_2_o_add_337_OUT<2>_FRB_5845 ;
  wire \picorv32/reg_pc[31]_GND_2_o_add_337_OUT<3>_FRB_5846 ;
  wire \picorv32/reg_pc[31]_GND_2_o_add_337_OUT<4>_FRB_5847 ;
  wire \picorv32/reg_pc[31]_GND_2_o_add_337_OUT<5>_FRB_5848 ;
  wire \picorv32/reg_pc[31]_GND_2_o_add_337_OUT<6>_FRB_5849 ;
  wire \picorv32/reg_pc[31]_GND_2_o_add_337_OUT<7>_FRB_5850 ;
  wire \picorv32/reg_pc[31]_GND_2_o_add_337_OUT<8>_FRB_5851 ;
  wire \picorv32/reg_pc[31]_GND_2_o_add_337_OUT<9>_FRB_5852 ;
  wire \picorv32/reg_pc[31]_GND_2_o_add_337_OUT<10>_FRB_5853 ;
  wire \picorv32/reg_pc[31]_GND_2_o_add_337_OUT<11>_FRB_5854 ;
  wire \picorv32/reg_pc[31]_GND_2_o_add_337_OUT<12>_FRB_5855 ;
  wire \picorv32/reg_pc[31]_GND_2_o_add_337_OUT<13>_FRB_5856 ;
  wire \picorv32/reg_pc[31]_GND_2_o_add_337_OUT<14>_FRB_5857 ;
  wire \picorv32/reg_pc[31]_GND_2_o_add_337_OUT<15>_FRB_5858 ;
  wire \picorv32/reg_pc[31]_GND_2_o_add_337_OUT<16>_FRB_5859 ;
  wire \picorv32/reg_pc[31]_GND_2_o_add_337_OUT<17>_FRB_5860 ;
  wire \picorv32/reg_pc[31]_GND_2_o_add_337_OUT<18>_FRB_5861 ;
  wire \picorv32/reg_pc[31]_GND_2_o_add_337_OUT<19>_FRB_5862 ;
  wire \picorv32/reg_pc[31]_GND_2_o_add_337_OUT<20>_FRB_5863 ;
  wire \picorv32/reg_pc[31]_GND_2_o_add_337_OUT<21>_FRB_5864 ;
  wire \picorv32/reg_pc[31]_GND_2_o_add_337_OUT<22>_FRB_5865 ;
  wire \picorv32/reg_pc[31]_GND_2_o_add_337_OUT<23>_FRB_5866 ;
  wire \picorv32/reg_pc[31]_GND_2_o_add_337_OUT<24>_FRB_5867 ;
  wire \picorv32/reg_pc[31]_GND_2_o_add_337_OUT<25>_FRB_5868 ;
  wire \picorv32/reg_pc[31]_GND_2_o_add_337_OUT<26>_FRB_5869 ;
  wire \picorv32/reg_pc[31]_GND_2_o_add_337_OUT<27>_FRB_5870 ;
  wire \picorv32/reg_pc[31]_GND_2_o_add_337_OUT<28>_FRB_5871 ;
  wire \picorv32/reg_pc[31]_GND_2_o_add_337_OUT<29>_FRB_5872 ;
  wire \picorv32/reg_pc[31]_GND_2_o_add_337_OUT<30>_FRB_5873 ;
  wire \picorv32/reg_pc[31]_GND_2_o_add_337_OUT<31>_FRB_5874 ;
  wire \picorv32/reg_op1[31]_decoded_imm[31]_add_522_OUT<0> ;
  wire \picorv32/reg_op1[31]_decoded_imm[31]_add_522_OUT<1> ;
  wire \picorv32/reg_op1[31]_decoded_imm[31]_add_522_OUT<2> ;
  wire \picorv32/reg_op1[31]_decoded_imm[31]_add_522_OUT<3> ;
  wire \picorv32/reg_op1[31]_decoded_imm[31]_add_522_OUT<4> ;
  wire \picorv32/reg_op1[31]_decoded_imm[31]_add_522_OUT<5> ;
  wire \picorv32/reg_op1[31]_decoded_imm[31]_add_522_OUT<6> ;
  wire \picorv32/reg_op1[31]_decoded_imm[31]_add_522_OUT<7> ;
  wire \picorv32/reg_op1[31]_decoded_imm[31]_add_522_OUT<8> ;
  wire \picorv32/reg_op1[31]_decoded_imm[31]_add_522_OUT<9> ;
  wire \picorv32/reg_op1[31]_decoded_imm[31]_add_522_OUT<10> ;
  wire \picorv32/reg_op1[31]_decoded_imm[31]_add_522_OUT<11> ;
  wire \picorv32/reg_op1[31]_decoded_imm[31]_add_522_OUT<12> ;
  wire \picorv32/reg_op1[31]_decoded_imm[31]_add_522_OUT<13> ;
  wire \picorv32/reg_op1[31]_decoded_imm[31]_add_522_OUT<14> ;
  wire \picorv32/reg_op1[31]_decoded_imm[31]_add_522_OUT<15> ;
  wire \picorv32/reg_op1[31]_decoded_imm[31]_add_522_OUT<16> ;
  wire \picorv32/reg_op1[31]_decoded_imm[31]_add_522_OUT<17> ;
  wire \picorv32/reg_op1[31]_decoded_imm[31]_add_522_OUT<18> ;
  wire \picorv32/reg_op1[31]_decoded_imm[31]_add_522_OUT<19> ;
  wire \picorv32/reg_op1[31]_decoded_imm[31]_add_522_OUT<20> ;
  wire \picorv32/reg_op1[31]_decoded_imm[31]_add_522_OUT<21> ;
  wire \picorv32/reg_op1[31]_decoded_imm[31]_add_522_OUT<22> ;
  wire \picorv32/reg_op1[31]_decoded_imm[31]_add_522_OUT<23> ;
  wire \picorv32/reg_op1[31]_decoded_imm[31]_add_522_OUT<24> ;
  wire \picorv32/reg_op1[31]_decoded_imm[31]_add_522_OUT<25> ;
  wire \picorv32/reg_op1[31]_decoded_imm[31]_add_522_OUT<26> ;
  wire \picorv32/reg_op1[31]_decoded_imm[31]_add_522_OUT<27> ;
  wire \picorv32/reg_op1[31]_decoded_imm[31]_add_522_OUT<28> ;
  wire \picorv32/reg_op1[31]_decoded_imm[31]_add_522_OUT<29> ;
  wire \picorv32/reg_op1[31]_decoded_imm[31]_add_522_OUT<30> ;
  wire \picorv32/reg_op1[31]_decoded_imm[31]_add_522_OUT<31> ;
  wire \picorv32/reg_pc[31]_decoded_imm[31]_add_496_OUT<0> ;
  wire \picorv32/reg_pc[31]_decoded_imm[31]_add_496_OUT<1> ;
  wire \picorv32/reg_pc[31]_decoded_imm[31]_add_496_OUT<2> ;
  wire \picorv32/reg_pc[31]_decoded_imm[31]_add_496_OUT<3> ;
  wire \picorv32/reg_pc[31]_decoded_imm[31]_add_496_OUT<4> ;
  wire \picorv32/reg_pc[31]_decoded_imm[31]_add_496_OUT<5> ;
  wire \picorv32/reg_pc[31]_decoded_imm[31]_add_496_OUT<6> ;
  wire \picorv32/reg_pc[31]_decoded_imm[31]_add_496_OUT<7> ;
  wire \picorv32/reg_pc[31]_decoded_imm[31]_add_496_OUT<8> ;
  wire \picorv32/reg_pc[31]_decoded_imm[31]_add_496_OUT<9> ;
  wire \picorv32/reg_pc[31]_decoded_imm[31]_add_496_OUT<10> ;
  wire \picorv32/reg_pc[31]_decoded_imm[31]_add_496_OUT<11> ;
  wire \picorv32/reg_pc[31]_decoded_imm[31]_add_496_OUT<12> ;
  wire \picorv32/reg_pc[31]_decoded_imm[31]_add_496_OUT<13> ;
  wire \picorv32/reg_pc[31]_decoded_imm[31]_add_496_OUT<14> ;
  wire \picorv32/reg_pc[31]_decoded_imm[31]_add_496_OUT<15> ;
  wire \picorv32/reg_pc[31]_decoded_imm[31]_add_496_OUT<16> ;
  wire \picorv32/reg_pc[31]_decoded_imm[31]_add_496_OUT<17> ;
  wire \picorv32/reg_pc[31]_decoded_imm[31]_add_496_OUT<18> ;
  wire \picorv32/reg_pc[31]_decoded_imm[31]_add_496_OUT<19> ;
  wire \picorv32/reg_pc[31]_decoded_imm[31]_add_496_OUT<20> ;
  wire \picorv32/reg_pc[31]_decoded_imm[31]_add_496_OUT<21> ;
  wire \picorv32/reg_pc[31]_decoded_imm[31]_add_496_OUT<22> ;
  wire \picorv32/reg_pc[31]_decoded_imm[31]_add_496_OUT<23> ;
  wire \picorv32/reg_pc[31]_decoded_imm[31]_add_496_OUT<24> ;
  wire \picorv32/reg_pc[31]_decoded_imm[31]_add_496_OUT<25> ;
  wire \picorv32/reg_pc[31]_decoded_imm[31]_add_496_OUT<26> ;
  wire \picorv32/reg_pc[31]_decoded_imm[31]_add_496_OUT<27> ;
  wire \picorv32/reg_pc[31]_decoded_imm[31]_add_496_OUT<28> ;
  wire \picorv32/reg_pc[31]_decoded_imm[31]_add_496_OUT<29> ;
  wire \picorv32/reg_pc[31]_decoded_imm[31]_add_496_OUT<30> ;
  wire \picorv32/reg_pc[31]_decoded_imm[31]_add_496_OUT<31> ;
  wire \picorv32/_n1603 ;
  wire \picorv32/PWR_10_o_instr_slli_equal_508_o ;
  wire \picorv32/decoded_rs2[5]_reduce_or_357_o ;
  wire \picorv32/decoded_rs1[5]_reduce_or_354_o ;
  wire \picorv32/decoder_trigger_irq_state[1]_OR_560_o ;
  wire \picorv32/PWR_10_o_decoded_imm_uj[31]_add_414_OUT<1> ;
  wire \picorv32/PWR_10_o_decoded_imm_uj[31]_add_414_OUT<2> ;
  wire \picorv32/PWR_10_o_decoded_imm_uj[31]_add_414_OUT<3> ;
  wire \picorv32/PWR_10_o_decoded_imm_uj[31]_add_414_OUT<4> ;
  wire \picorv32/PWR_10_o_decoded_imm_uj[31]_add_414_OUT<5> ;
  wire \picorv32/PWR_10_o_decoded_imm_uj[31]_add_414_OUT<6> ;
  wire \picorv32/PWR_10_o_decoded_imm_uj[31]_add_414_OUT<7> ;
  wire \picorv32/PWR_10_o_decoded_imm_uj[31]_add_414_OUT<8> ;
  wire \picorv32/PWR_10_o_decoded_imm_uj[31]_add_414_OUT<9> ;
  wire \picorv32/PWR_10_o_decoded_imm_uj[31]_add_414_OUT<10> ;
  wire \picorv32/PWR_10_o_decoded_imm_uj[31]_add_414_OUT<11> ;
  wire \picorv32/PWR_10_o_decoded_imm_uj[31]_add_414_OUT<12> ;
  wire \picorv32/PWR_10_o_decoded_imm_uj[31]_add_414_OUT<13> ;
  wire \picorv32/PWR_10_o_decoded_imm_uj[31]_add_414_OUT<14> ;
  wire \picorv32/PWR_10_o_decoded_imm_uj[31]_add_414_OUT<15> ;
  wire \picorv32/PWR_10_o_decoded_imm_uj[31]_add_414_OUT<16> ;
  wire \picorv32/PWR_10_o_decoded_imm_uj[31]_add_414_OUT<17> ;
  wire \picorv32/PWR_10_o_decoded_imm_uj[31]_add_414_OUT<18> ;
  wire \picorv32/PWR_10_o_decoded_imm_uj[31]_add_414_OUT<19> ;
  wire \picorv32/PWR_10_o_decoded_imm_uj[31]_add_414_OUT<20> ;
  wire \picorv32/PWR_10_o_decoded_imm_uj[31]_add_414_OUT<21> ;
  wire \picorv32/PWR_10_o_decoded_imm_uj[31]_add_414_OUT<22> ;
  wire \picorv32/PWR_10_o_decoded_imm_uj[31]_add_414_OUT<23> ;
  wire \picorv32/PWR_10_o_decoded_imm_uj[31]_add_414_OUT<24> ;
  wire \picorv32/PWR_10_o_decoded_imm_uj[31]_add_414_OUT<25> ;
  wire \picorv32/PWR_10_o_decoded_imm_uj[31]_add_414_OUT<26> ;
  wire \picorv32/PWR_10_o_decoded_imm_uj[31]_add_414_OUT<27> ;
  wire \picorv32/PWR_10_o_decoded_imm_uj[31]_add_414_OUT<28> ;
  wire \picorv32/PWR_10_o_decoded_imm_uj[31]_add_414_OUT<29> ;
  wire \picorv32/PWR_10_o_decoded_imm_uj[31]_add_414_OUT<30> ;
  wire \picorv32/PWR_10_o_decoded_imm_uj[31]_add_414_OUT<31> ;
  wire \picorv32/is_alu_reg_reg_mem_rdata_q[31]_AND_734_o ;
  wire \picorv32/is_alu_reg_reg_mem_rdata_q[31]_AND_732_o ;
  wire \picorv32/is_alu_reg_reg_mem_rdata_q[31]_AND_726_o ;
  wire \picorv32/is_alu_reg_reg_mem_rdata_q[31]_AND_724_o ;
  wire \picorv32/is_alu_reg_reg_mem_rdata_q[31]_AND_722_o ;
  wire \picorv32/is_alu_reg_reg_mem_rdata_q[31]_AND_720_o ;
  wire \picorv32/is_alu_reg_reg_mem_rdata_q[14]_AND_755_o ;
  wire \picorv32/is_sb_sh_sw_mem_rdata_q[14]_AND_702_o ;
  wire \picorv32/is_sb_sh_sw_mem_rdata_q[14]_AND_701_o ;
  wire \picorv32/is_sb_sh_sw_mem_rdata_q[14]_AND_700_o ;
  wire \picorv32/decoder_trigger_instr_waitirq_AND_776_o ;
  wire \picorv32/latched_store_latched_branch_AND_762_o ;
  wire \picorv32/pcpi_timeout_instr_ecall_ebreak_OR_562_o ;
  wire \picorv32/irq_pending[31]_reduce_or_407_o ;
  wire \picorv32/decoder_trigger_decoder_pseudo_trigger_AND_688_o ;
  wire \picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<5> ;
  wire \picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<6> ;
  wire \picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<7> ;
  wire \picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<8> ;
  wire \picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<9> ;
  wire \picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<10> ;
  wire \picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<11> ;
  wire \picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<12> ;
  wire \picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<13> ;
  wire \picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<14> ;
  wire \picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<15> ;
  wire \picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<16> ;
  wire \picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<17> ;
  wire \picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<18> ;
  wire \picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<19> ;
  wire \picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<20> ;
  wire \picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<21> ;
  wire \picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<22> ;
  wire \picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<23> ;
  wire \picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<24> ;
  wire \picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<25> ;
  wire \picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<26> ;
  wire \picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<27> ;
  wire \picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<28> ;
  wire \picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<29> ;
  wire \picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<30> ;
  wire \picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<31> ;
  wire \picorv32/GND_2_o_reg_sh[4]_LessThan_502_o ;
  wire \picorv32/PWR_10_o_PWR_10_o_OR_598_o ;
  wire \picorv32/mem_xfer ;
  wire \picorv32/resetn_latched_rd[5]_AND_765_o ;
  wire \picorv32/reg_op2_8_6027 ;
  wire \picorv32/reg_op2_9_6028 ;
  wire \picorv32/reg_op2_10_6029 ;
  wire \picorv32/reg_op2_11_6030 ;
  wire \picorv32/reg_op2_12_6031 ;
  wire \picorv32/reg_op2_13_6032 ;
  wire \picorv32/reg_op2_14_6033 ;
  wire \picorv32/reg_op2_15_6034 ;
  wire \picorv32/reg_op2_16_6035 ;
  wire \picorv32/reg_op2_17_6036 ;
  wire \picorv32/reg_op2_18_6037 ;
  wire \picorv32/reg_op2_19_6038 ;
  wire \picorv32/reg_op2_20_6039 ;
  wire \picorv32/reg_op2_21_6040 ;
  wire \picorv32/reg_op2_22_6041 ;
  wire \picorv32/reg_op2_23_6042 ;
  wire \picorv32/reg_op2_24_6043 ;
  wire \picorv32/reg_op2_25_6044 ;
  wire \picorv32/reg_op2_26_6045 ;
  wire \picorv32/reg_op2_27_6046 ;
  wire \picorv32/reg_op2_28_6047 ;
  wire \picorv32/reg_op2_29_6048 ;
  wire \picorv32/reg_op2_30_6049 ;
  wire \picorv32/reg_op2_31_6050 ;
  wire \picorv32/reg_op1_2 ;
  wire \picorv32/reg_op1_3 ;
  wire \picorv32/reg_op1_4 ;
  wire \picorv32/reg_op1_5 ;
  wire \picorv32/reg_op1_6 ;
  wire \picorv32/reg_op1_7 ;
  wire \picorv32/reg_op1_8 ;
  wire \picorv32/reg_op1_9 ;
  wire \picorv32/reg_op1_10 ;
  wire \picorv32/reg_op1_11 ;
  wire \picorv32/reg_op1_12 ;
  wire \picorv32/reg_op1_13 ;
  wire \picorv32/reg_op1_14 ;
  wire \picorv32/reg_op1_15 ;
  wire \picorv32/reg_op1_16 ;
  wire \picorv32/reg_op1_17 ;
  wire \picorv32/reg_op1_18 ;
  wire \picorv32/reg_op1_19 ;
  wire \picorv32/reg_op1_20 ;
  wire \picorv32/reg_op1_21 ;
  wire \picorv32/reg_op1_22 ;
  wire \picorv32/reg_op1_23 ;
  wire \picorv32/reg_op1_24 ;
  wire \picorv32/reg_op1_25 ;
  wire \picorv32/reg_op1_26 ;
  wire \picorv32/reg_op1_27 ;
  wire \picorv32/reg_op1_28 ;
  wire \picorv32/reg_op1_29 ;
  wire \picorv32/reg_op1_30 ;
  wire \picorv32/reg_op1_31 ;
  wire \picorv32/is_alu_reg_imm ;
  wire \picorv32/is_lb_lh_lw_lbu_lhu ;
  wire \picorv32/instr_jalr_6083 ;
  wire \picorv32/instr_lhu_6084 ;
  wire \picorv32/instr_lbu_6085 ;
  wire \picorv32/instr_sltu_6086 ;
  wire \picorv32/instr_bltu_6087 ;
  wire \picorv32/instr_sltiu_6088 ;
  wire \picorv32/instr_slt_6089 ;
  wire \picorv32/instr_blt_6090 ;
  wire \picorv32/instr_slti_6091 ;
  wire \picorv32/instr_jal_6092 ;
  wire \picorv32/instr_auipc ;
  wire \picorv32/instr_lui ;
  wire \picorv32/instr_rdinstrh_6095 ;
  wire \picorv32/instr_rdinstr_6096 ;
  wire \picorv32/instr_rdcycleh_6097 ;
  wire \picorv32/instr_rdcycle_6098 ;
  wire \picorv32/decoded_rs2[5]_read_port_357_OUT<0> ;
  wire \picorv32/decoded_rs2[5]_read_port_357_OUT<1> ;
  wire \picorv32/decoded_rs2[5]_read_port_357_OUT<2> ;
  wire \picorv32/decoded_rs2[5]_read_port_357_OUT<3> ;
  wire \picorv32/decoded_rs2[5]_read_port_357_OUT<4> ;
  wire \picorv32/decoded_rs2[5]_read_port_357_OUT<5> ;
  wire \picorv32/decoded_rs2[5]_read_port_357_OUT<6> ;
  wire \picorv32/decoded_rs2[5]_read_port_357_OUT<7> ;
  wire \picorv32/decoded_rs2[5]_read_port_357_OUT<8> ;
  wire \picorv32/decoded_rs2[5]_read_port_357_OUT<9> ;
  wire \picorv32/decoded_rs2[5]_read_port_357_OUT<10> ;
  wire \picorv32/decoded_rs2[5]_read_port_357_OUT<11> ;
  wire \picorv32/decoded_rs2[5]_read_port_357_OUT<12> ;
  wire \picorv32/decoded_rs2[5]_read_port_357_OUT<13> ;
  wire \picorv32/decoded_rs2[5]_read_port_357_OUT<14> ;
  wire \picorv32/decoded_rs2[5]_read_port_357_OUT<15> ;
  wire \picorv32/decoded_rs2[5]_read_port_357_OUT<16> ;
  wire \picorv32/decoded_rs2[5]_read_port_357_OUT<17> ;
  wire \picorv32/decoded_rs2[5]_read_port_357_OUT<18> ;
  wire \picorv32/decoded_rs2[5]_read_port_357_OUT<19> ;
  wire \picorv32/decoded_rs2[5]_read_port_357_OUT<20> ;
  wire \picorv32/decoded_rs2[5]_read_port_357_OUT<21> ;
  wire \picorv32/decoded_rs2[5]_read_port_357_OUT<22> ;
  wire \picorv32/decoded_rs2[5]_read_port_357_OUT<23> ;
  wire \picorv32/decoded_rs2[5]_read_port_357_OUT<24> ;
  wire \picorv32/decoded_rs2[5]_read_port_357_OUT<25> ;
  wire \picorv32/decoded_rs2[5]_read_port_357_OUT<26> ;
  wire \picorv32/decoded_rs2[5]_read_port_357_OUT<27> ;
  wire \picorv32/decoded_rs2[5]_read_port_357_OUT<28> ;
  wire \picorv32/decoded_rs2[5]_read_port_357_OUT<29> ;
  wire \picorv32/decoded_rs2[5]_read_port_357_OUT<30> ;
  wire \picorv32/decoded_rs2[5]_read_port_357_OUT<31> ;
  wire \picorv32/decoded_rs1[5]_read_port_354_OUT<0> ;
  wire \picorv32/decoded_rs1[5]_read_port_354_OUT<1> ;
  wire \picorv32/decoded_rs1[5]_read_port_354_OUT<2> ;
  wire \picorv32/decoded_rs1[5]_read_port_354_OUT<3> ;
  wire \picorv32/decoded_rs1[5]_read_port_354_OUT<4> ;
  wire \picorv32/decoded_rs1[5]_read_port_354_OUT<5> ;
  wire \picorv32/decoded_rs1[5]_read_port_354_OUT<6> ;
  wire \picorv32/decoded_rs1[5]_read_port_354_OUT<7> ;
  wire \picorv32/decoded_rs1[5]_read_port_354_OUT<8> ;
  wire \picorv32/decoded_rs1[5]_read_port_354_OUT<9> ;
  wire \picorv32/decoded_rs1[5]_read_port_354_OUT<10> ;
  wire \picorv32/decoded_rs1[5]_read_port_354_OUT<11> ;
  wire \picorv32/decoded_rs1[5]_read_port_354_OUT<12> ;
  wire \picorv32/decoded_rs1[5]_read_port_354_OUT<13> ;
  wire \picorv32/decoded_rs1[5]_read_port_354_OUT<14> ;
  wire \picorv32/decoded_rs1[5]_read_port_354_OUT<15> ;
  wire \picorv32/decoded_rs1[5]_read_port_354_OUT<16> ;
  wire \picorv32/decoded_rs1[5]_read_port_354_OUT<17> ;
  wire \picorv32/decoded_rs1[5]_read_port_354_OUT<18> ;
  wire \picorv32/decoded_rs1[5]_read_port_354_OUT<19> ;
  wire \picorv32/decoded_rs1[5]_read_port_354_OUT<20> ;
  wire \picorv32/decoded_rs1[5]_read_port_354_OUT<21> ;
  wire \picorv32/decoded_rs1[5]_read_port_354_OUT<22> ;
  wire \picorv32/decoded_rs1[5]_read_port_354_OUT<23> ;
  wire \picorv32/decoded_rs1[5]_read_port_354_OUT<24> ;
  wire \picorv32/decoded_rs1[5]_read_port_354_OUT<25> ;
  wire \picorv32/decoded_rs1[5]_read_port_354_OUT<26> ;
  wire \picorv32/decoded_rs1[5]_read_port_354_OUT<27> ;
  wire \picorv32/decoded_rs1[5]_read_port_354_OUT<28> ;
  wire \picorv32/decoded_rs1[5]_read_port_354_OUT<29> ;
  wire \picorv32/decoded_rs1[5]_read_port_354_OUT<30> ;
  wire \picorv32/decoded_rs1[5]_read_port_354_OUT<31> ;
  wire \picorv32/cpu_state_FSM_FFd1 ;
  wire \picorv32/cpu_state_FSM_FFd2 ;
  wire \picorv32/cpu_state_FSM_FFd3 ;
  wire \picorv32/cpu_state_FSM_FFd4 ;
  wire \picorv32/cpu_state_FSM_FFd5 ;
  wire \picorv32/cpu_state_FSM_FFd6_6168 ;
  wire \picorv32/cpu_state_FSM_FFd7_6169 ;
  wire \picorv32/mem_do_rinst ;
  wire \picorv32/mem_do_prefetch ;
  wire \picorv32/irq_delay_6207 ;
  wire \picorv32/pcpi_valid_6208 ;
  wire \picorv32/instr_and_6305 ;
  wire \picorv32/instr_or_6306 ;
  wire \picorv32/instr_sra_6307 ;
  wire \picorv32/instr_srl_6308 ;
  wire \picorv32/instr_xor_6309 ;
  wire \picorv32/instr_sll_6310 ;
  wire \picorv32/instr_sub_6311 ;
  wire \picorv32/instr_add_6312 ;
  wire \picorv32/instr_andi_6313 ;
  wire \picorv32/instr_ori_6314 ;
  wire \picorv32/instr_xori_6315 ;
  wire \picorv32/instr_addi_6316 ;
  wire \picorv32/instr_bgeu_6317 ;
  wire \picorv32/instr_bge_6318 ;
  wire \picorv32/instr_bne_6319 ;
  wire \picorv32/instr_beq_6320 ;
  wire \picorv32/is_beq_bne_blt_bge_bltu_bgeu ;
  wire \picorv32/is_sll_srl_sra_6420 ;
  wire \picorv32/is_jalr_addi_slti_sltiu_xori_ori_andi_6421 ;
  wire \picorv32/is_slli_srli_srai_6422 ;
  wire \picorv32/instr_timer_6423 ;
  wire \picorv32/instr_maskirq_6424 ;
  wire \picorv32/instr_setq_6425 ;
  wire \picorv32/instr_getq_6426 ;
  wire \picorv32/instr_ecall_ebreak_6427 ;
  wire \picorv32/instr_srai_6428 ;
  wire \picorv32/instr_srli_6429 ;
  wire \picorv32/instr_slli_6430 ;
  wire \picorv32/instr_sw_6431 ;
  wire \picorv32/instr_sh_6432 ;
  wire \picorv32/instr_sb_6433 ;
  wire \picorv32/instr_lh_6434 ;
  wire \picorv32/instr_lb_6435 ;
  wire \picorv32/pcpi_insn[0] ;
  wire \picorv32/pcpi_insn[1] ;
  wire \picorv32/pcpi_insn[2] ;
  wire \picorv32/pcpi_insn[3] ;
  wire \picorv32/pcpi_insn[4] ;
  wire \picorv32/pcpi_insn[5] ;
  wire \picorv32/pcpi_insn[6] ;
  wire \picorv32/pcpi_insn[12] ;
  wire \picorv32/pcpi_insn[13] ;
  wire \picorv32/pcpi_insn[14] ;
  wire \picorv32/pcpi_insn[25] ;
  wire \picorv32/pcpi_insn[26] ;
  wire \picorv32/pcpi_insn[27] ;
  wire \picorv32/pcpi_insn[28] ;
  wire \picorv32/pcpi_insn[29] ;
  wire \picorv32/pcpi_insn[30] ;
  wire \picorv32/pcpi_insn[31] ;
  wire \picorv32/is_alu_reg_reg ;
  wire \picorv32/is_sb_sh_sw ;
  wire \picorv32/instr_waitirq_6486 ;
  wire \picorv32/instr_retirq_6487 ;
  wire \picorv32/irq_state_FSM_FFd1_6488 ;
  wire \picorv32/irq_state_FSM_FFd2_6489 ;
  wire \picorv32/mem_do_wdata ;
  wire \picorv32/mem_do_rdata ;
  wire \picorv32/irq_active_6492 ;
  wire \picorv32/latched_is_lb ;
  wire \picorv32/latched_is_lh ;
  wire \picorv32/latched_is_lu ;
  wire \picorv32/latched_branch_6496 ;
  wire \picorv32/latched_stalu_6497 ;
  wire \picorv32/latched_store_6498 ;
  wire \picorv32/do_waitirq ;
  wire \picorv32/decoder_pseudo_trigger ;
  wire \picorv32/pcpi_timeout_6565 ;
  wire \picorv32/trap_6566 ;
  wire \picorv32/is_compare ;
  wire \picorv32/is_lui_auipc_jal_jalr_addi_add_sub_6568 ;
  wire \picorv32/decoder_trigger ;
  wire \picorv32/is_lbu_lhu_lw_6644 ;
  wire \picorv32/is_sltiu_bltu_sltu_6645 ;
  wire \picorv32/is_slti_blt_slt_6646 ;
  wire \picorv32/is_lui_auipc_jal_6647 ;
  wire \picorv32/pcpi_div/pcpi_ready_6680 ;
  wire \picorv32/pcpi_div/pcpi_wait_6681 ;
  wire \picorv32/pcpi_mul/pcpi_wr_6714 ;
  wire \picorv32/pcpi_mul/pcpi_wait_6715 ;
  wire \picorv32/mem_rdata_word[7] ;
  wire \picorv32/mem_rdata_word[15] ;
  wire \picorv32/pcpi_mul/Madd_n0121_lut<0>21 ;
  wire \picorv32/pcpi_mul/Mcount_mul_counter6 ;
  wire \picorv32/pcpi_mul/Mcount_mul_counter5 ;
  wire \picorv32/pcpi_mul/Mcount_mul_counter4 ;
  wire \picorv32/pcpi_mul/Mcount_mul_counter3 ;
  wire \picorv32/pcpi_mul/Mcount_mul_counter2 ;
  wire \picorv32/pcpi_mul/Mcount_mul_counter1 ;
  wire \picorv32/pcpi_mul/Mcount_mul_counter ;
  wire \picorv32/pcpi_mul/Madd_n0108_cy<0>2 ;
  wire \picorv32/pcpi_mul/Madd_n0108_cy<0>1 ;
  wire \picorv32/pcpi_mul/Madd_n0108_lut<0>1_6800 ;
  wire \picorv32/pcpi_mul/Madd_n0109_cy<0>2 ;
  wire \picorv32/pcpi_mul/Madd_n0109_cy<0>1 ;
  wire \picorv32/pcpi_mul/Madd_n0109_lut<0>1_6804 ;
  wire \picorv32/pcpi_mul/Madd_n0107_cy<0>2 ;
  wire \picorv32/pcpi_mul/Madd_n0107_cy<0>1 ;
  wire \picorv32/pcpi_mul/Madd_n0107_lut<0>1_6808 ;
  wire \picorv32/pcpi_mul/Madd_n0110_cy<0>2 ;
  wire \picorv32/pcpi_mul/Madd_n0110_cy<0>1 ;
  wire \picorv32/pcpi_mul/Madd_n0110_lut<0>1_6812 ;
  wire \picorv32/pcpi_mul/Madd_n0111_cy<0>2 ;
  wire \picorv32/pcpi_mul/Madd_n0111_cy<0>1 ;
  wire \picorv32/pcpi_mul/Madd_n0111_lut<0>1_6816 ;
  wire \picorv32/pcpi_mul/Madd_n0113_cy<0>2 ;
  wire \picorv32/pcpi_mul/Madd_n0113_cy<0>1 ;
  wire \picorv32/pcpi_mul/Madd_n0113_lut<0>1_6820 ;
  wire \picorv32/pcpi_mul/Madd_n0114_cy<0>2 ;
  wire \picorv32/pcpi_mul/Madd_n0114_cy<0>1 ;
  wire \picorv32/pcpi_mul/Madd_n0114_lut<0>1_6824 ;
  wire \picorv32/pcpi_mul/Madd_n0112_cy<0>2 ;
  wire \picorv32/pcpi_mul/Madd_n0112_cy<0>1 ;
  wire \picorv32/pcpi_mul/Madd_n0112_lut<0>1_6828 ;
  wire \picorv32/pcpi_mul/Madd_n0115_cy<0>2 ;
  wire \picorv32/pcpi_mul/Madd_n0115_cy<0>1 ;
  wire \picorv32/pcpi_mul/Madd_n0115_lut<0>1_6832 ;
  wire \picorv32/pcpi_mul/Madd_n0116_cy<0>2 ;
  wire \picorv32/pcpi_mul/Madd_n0116_cy<0>1 ;
  wire \picorv32/pcpi_mul/Madd_n0116_lut<0>1_6836 ;
  wire \picorv32/pcpi_mul/Madd_n0118_cy<0>2 ;
  wire \picorv32/pcpi_mul/Madd_n0118_cy<0>1 ;
  wire \picorv32/pcpi_mul/Madd_n0118_lut<0>1_6840 ;
  wire \picorv32/pcpi_mul/Madd_n0119_cy<0>2 ;
  wire \picorv32/pcpi_mul/Madd_n0119_cy<0>1 ;
  wire \picorv32/pcpi_mul/Madd_n0119_lut<0>1_6844 ;
  wire \picorv32/pcpi_mul/Madd_n0117_cy<0>2 ;
  wire \picorv32/pcpi_mul/Madd_n0117_cy<0>1 ;
  wire \picorv32/pcpi_mul/Madd_n0117_lut<0>1_6848 ;
  wire \picorv32/pcpi_mul/Madd_n0120_cy<0>2 ;
  wire \picorv32/pcpi_mul/Madd_n0120_cy<0>1 ;
  wire \picorv32/pcpi_mul/Madd_n0120_lut<0>1_6852 ;
  wire \picorv32/pcpi_mul/Madd_n0121_cy<0>2 ;
  wire \picorv32/pcpi_mul/Madd_n0121_lut<0>1_6855 ;
  wire \picorv32/pcpi_mul/resetn_pcpi_insn[31]_AND_650_o_inv ;
  wire \picorv32/pcpi_mul/instr_any_mulh ;
  wire \picorv32/pcpi_mul/instr_any_mul ;
  wire \picorv32/pcpi_mul/pcpi_insn[14]_GND_3_o_equal_7_o ;
  wire \picorv32/pcpi_mul/mul_counter[6]_GND_3_o_MUX_1186_o ;
  wire \picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<0> ;
  wire \picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<1> ;
  wire \picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<2> ;
  wire \picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<3> ;
  wire \picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<4> ;
  wire \picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<5> ;
  wire \picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<6> ;
  wire \picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<7> ;
  wire \picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<8> ;
  wire \picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<9> ;
  wire \picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<10> ;
  wire \picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<11> ;
  wire \picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<12> ;
  wire \picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<13> ;
  wire \picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<14> ;
  wire \picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<15> ;
  wire \picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<16> ;
  wire \picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<17> ;
  wire \picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<18> ;
  wire \picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<19> ;
  wire \picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<20> ;
  wire \picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<21> ;
  wire \picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<22> ;
  wire \picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<23> ;
  wire \picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<24> ;
  wire \picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<25> ;
  wire \picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<26> ;
  wire \picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<27> ;
  wire \picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<28> ;
  wire \picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<29> ;
  wire \picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<30> ;
  wire \picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<31> ;
  wire \picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<32> ;
  wire \picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<33> ;
  wire \picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<34> ;
  wire \picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<35> ;
  wire \picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<36> ;
  wire \picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<37> ;
  wire \picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<38> ;
  wire \picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<39> ;
  wire \picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<40> ;
  wire \picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<41> ;
  wire \picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<42> ;
  wire \picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<43> ;
  wire \picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<44> ;
  wire \picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<45> ;
  wire \picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<46> ;
  wire \picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<47> ;
  wire \picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<48> ;
  wire \picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<49> ;
  wire \picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<50> ;
  wire \picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<51> ;
  wire \picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<52> ;
  wire \picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<53> ;
  wire \picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<54> ;
  wire \picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<55> ;
  wire \picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<56> ;
  wire \picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<57> ;
  wire \picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<58> ;
  wire \picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<59> ;
  wire \picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<60> ;
  wire \picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<61> ;
  wire \picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<62> ;
  wire \picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<63> ;
  wire \picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<0> ;
  wire \picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<1> ;
  wire \picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<2> ;
  wire \picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<3> ;
  wire \picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<4> ;
  wire \picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<5> ;
  wire \picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<6> ;
  wire \picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<7> ;
  wire \picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<8> ;
  wire \picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<9> ;
  wire \picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<10> ;
  wire \picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<11> ;
  wire \picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<12> ;
  wire \picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<13> ;
  wire \picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<14> ;
  wire \picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<15> ;
  wire \picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<16> ;
  wire \picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<17> ;
  wire \picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<18> ;
  wire \picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<19> ;
  wire \picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<20> ;
  wire \picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<21> ;
  wire \picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<22> ;
  wire \picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<23> ;
  wire \picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<24> ;
  wire \picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<25> ;
  wire \picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<26> ;
  wire \picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<27> ;
  wire \picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<28> ;
  wire \picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<29> ;
  wire \picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<30> ;
  wire \picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<31> ;
  wire \picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<32> ;
  wire \picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<33> ;
  wire \picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<34> ;
  wire \picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<35> ;
  wire \picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<36> ;
  wire \picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<37> ;
  wire \picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<38> ;
  wire \picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<39> ;
  wire \picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<40> ;
  wire \picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<41> ;
  wire \picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<42> ;
  wire \picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<43> ;
  wire \picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<44> ;
  wire \picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<45> ;
  wire \picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<46> ;
  wire \picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<47> ;
  wire \picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<48> ;
  wire \picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<49> ;
  wire \picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<50> ;
  wire \picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<51> ;
  wire \picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<52> ;
  wire \picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<53> ;
  wire \picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<54> ;
  wire \picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<55> ;
  wire \picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<56> ;
  wire \picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<57> ;
  wire \picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<58> ;
  wire \picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<59> ;
  wire \picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<60> ;
  wire \picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<61> ;
  wire \picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<62> ;
  wire \picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<63> ;
  wire \picorv32/pcpi_mul/pcpi_insn[14]_GND_3_o_equal_8_o ;
  wire \picorv32/pcpi_mul/pcpi_insn[14]_GND_3_o_equal_10_o ;
  wire \picorv32/pcpi_mul/pcpi_insn[14]_GND_3_o_equal_9_o ;
  wire \picorv32/pcpi_mul/_n0330 ;
  wire \picorv32/pcpi_mul/instr_mulhu_7075 ;
  wire \picorv32/pcpi_mul/instr_mulhsu_7076 ;
  wire \picorv32/pcpi_mul/instr_mulh_7077 ;
  wire \picorv32/pcpi_mul/instr_mul_7078 ;
  wire \picorv32/pcpi_mul/mul_waiting_7079 ;
  wire \picorv32/pcpi_mul/rdx[60] ;
  wire \picorv32/pcpi_mul/rdx[56] ;
  wire \picorv32/pcpi_mul/rdx[52] ;
  wire \picorv32/pcpi_mul/rdx[48] ;
  wire \picorv32/pcpi_mul/rdx[44] ;
  wire \picorv32/pcpi_mul/rdx[40] ;
  wire \picorv32/pcpi_mul/rdx[36] ;
  wire \picorv32/pcpi_mul/rdx[32] ;
  wire \picorv32/pcpi_mul/rdx[28] ;
  wire \picorv32/pcpi_mul/rdx[24] ;
  wire \picorv32/pcpi_mul/rdx[20] ;
  wire \picorv32/pcpi_mul/rdx[16] ;
  wire \picorv32/pcpi_mul/rdx[12] ;
  wire \picorv32/pcpi_mul/rdx[8] ;
  wire \picorv32/pcpi_mul/rdx[4] ;
  wire \picorv32/pcpi_mul/mul_finish_7288 ;
  wire \picorv32/pcpi_mul/pcpi_wait_q_7289 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<31>_7290 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<30>_7291 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<30>_7292 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<29>_7293 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<29>_7294 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<28>_7295 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<28>_7296 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<27>_7297 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<27>_7298 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<26>_7299 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<26>_7300 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<25>_7301 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<25>_7302 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<24>_7303 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<24>_7304 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<23>_7305 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<23>_7306 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<22>_7307 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<22>_7308 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<21>_7309 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<21>_7310 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<20>_7311 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<20>_7312 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<19>_7313 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<19>_7314 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<18>_7315 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<18>_7316 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<17>_7317 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<17>_7318 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<16>_7319 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<16>_7320 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<15>_7321 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<15>_7322 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<14>_7323 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<14>_7324 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<13>_7325 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<13>_7326 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<12>_7327 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<12>_7328 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<11>_7329 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<11>_7330 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<10>_7331 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<10>_7332 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<9>_7333 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<9>_7334 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<8>_7335 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<8>_7336 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<7>_7337 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<7>_7338 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<6>_7339 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<6>_7340 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<5>_7341 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<5>_7342 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<4>_7343 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<4>_7344 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<3>_7345 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<3>_7346 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<2>_7347 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<2>_7348 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<1>_7349 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<1>_7350 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<0>_7351 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<0>_7352 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<31>_7353 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<30>_7354 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<30>_7355 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<29>_7356 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<29>_7357 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<28>_7358 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<28>_7359 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<27>_7360 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<27>_7361 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<26>_7362 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<26>_7363 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<25>_7364 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<25>_7365 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<24>_7366 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<24>_7367 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<23>_7368 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<23>_7369 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<22>_7370 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<22>_7371 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<21>_7372 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<21>_7373 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<20>_7374 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<20>_7375 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<19>_7376 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<19>_7377 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<18>_7378 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<18>_7379 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<17>_7380 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<17>_7381 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<16>_7382 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<16>_7383 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<15>_7384 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<15>_7385 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<14>_7386 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<14>_7387 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<13>_7388 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<13>_7389 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<12>_7390 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<12>_7391 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<11>_7392 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<11>_7393 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<10>_7394 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<10>_7395 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<9>_7396 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<9>_7397 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<8>_7398 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<8>_7399 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<7>_7400 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<7>_7401 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<6>_7402 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<6>_7403 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<5>_7404 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<5>_7405 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<4>_7406 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<4>_7407 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<3>_7408 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<3>_7409 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<2>_7410 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<2>_7411 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<1>_7412 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<1>_7413 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<0>_7414 ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<0>_7415 ;
  wire \picorv32/pcpi_div/Mcompar_n0050_lutdi15_7430 ;
  wire \picorv32/pcpi_div/Mcompar_n0050_lutdi14_7433 ;
  wire \picorv32/pcpi_div/Mcompar_n0050_lutdi13_7436 ;
  wire \picorv32/pcpi_div/Mcompar_n0050_lutdi12_7439 ;
  wire \picorv32/pcpi_div/Mcompar_n0050_lutdi11_7442 ;
  wire \picorv32/pcpi_div/Mcompar_n0050_lutdi10_7445 ;
  wire \picorv32/pcpi_div/Mcompar_n0050_lutdi9_7448 ;
  wire \picorv32/pcpi_div/Mcompar_n0050_lutdi8_7451 ;
  wire \picorv32/pcpi_div/Mcompar_n0050_lutdi7_7454 ;
  wire \picorv32/pcpi_div/Mcompar_n0050_lutdi6_7457 ;
  wire \picorv32/pcpi_div/Mcompar_n0050_lutdi5_7460 ;
  wire \picorv32/pcpi_div/Mcompar_n0050_lutdi4_7463 ;
  wire \picorv32/pcpi_div/Mcompar_n0050_lutdi3_7466 ;
  wire \picorv32/pcpi_div/Mcompar_n0050_lutdi2_7469 ;
  wire \picorv32/pcpi_div/Mcompar_n0050_lutdi1_7472 ;
  wire \picorv32/pcpi_div/Mcompar_n0050_lutdi_7475 ;
  wire \picorv32/pcpi_div/_n0146_inv ;
  wire \picorv32/pcpi_div/_n0151_inv ;
  wire \picorv32/pcpi_div/resetn_pcpi_insn[31]_AND_656_o_inv ;
  wire \picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ;
  wire \picorv32/pcpi_div/_n0164_inv ;
  wire \picorv32/pcpi_div/dividend[31]_quotient[31]_mux_25_OUT<0> ;
  wire \picorv32/pcpi_div/dividend[31]_quotient[31]_mux_25_OUT<1> ;
  wire \picorv32/pcpi_div/dividend[31]_quotient[31]_mux_25_OUT<2> ;
  wire \picorv32/pcpi_div/dividend[31]_quotient[31]_mux_25_OUT<3> ;
  wire \picorv32/pcpi_div/dividend[31]_quotient[31]_mux_25_OUT<4> ;
  wire \picorv32/pcpi_div/dividend[31]_quotient[31]_mux_25_OUT<5> ;
  wire \picorv32/pcpi_div/dividend[31]_quotient[31]_mux_25_OUT<6> ;
  wire \picorv32/pcpi_div/dividend[31]_quotient[31]_mux_25_OUT<7> ;
  wire \picorv32/pcpi_div/dividend[31]_quotient[31]_mux_25_OUT<8> ;
  wire \picorv32/pcpi_div/dividend[31]_quotient[31]_mux_25_OUT<9> ;
  wire \picorv32/pcpi_div/dividend[31]_quotient[31]_mux_25_OUT<10> ;
  wire \picorv32/pcpi_div/dividend[31]_quotient[31]_mux_25_OUT<11> ;
  wire \picorv32/pcpi_div/dividend[31]_quotient[31]_mux_25_OUT<12> ;
  wire \picorv32/pcpi_div/dividend[31]_quotient[31]_mux_25_OUT<13> ;
  wire \picorv32/pcpi_div/dividend[31]_quotient[31]_mux_25_OUT<14> ;
  wire \picorv32/pcpi_div/dividend[31]_quotient[31]_mux_25_OUT<15> ;
  wire \picorv32/pcpi_div/dividend[31]_quotient[31]_mux_25_OUT<16> ;
  wire \picorv32/pcpi_div/dividend[31]_quotient[31]_mux_25_OUT<17> ;
  wire \picorv32/pcpi_div/dividend[31]_quotient[31]_mux_25_OUT<18> ;
  wire \picorv32/pcpi_div/dividend[31]_quotient[31]_mux_25_OUT<19> ;
  wire \picorv32/pcpi_div/dividend[31]_quotient[31]_mux_25_OUT<20> ;
  wire \picorv32/pcpi_div/dividend[31]_quotient[31]_mux_25_OUT<21> ;
  wire \picorv32/pcpi_div/dividend[31]_quotient[31]_mux_25_OUT<22> ;
  wire \picorv32/pcpi_div/dividend[31]_quotient[31]_mux_25_OUT<23> ;
  wire \picorv32/pcpi_div/dividend[31]_quotient[31]_mux_25_OUT<24> ;
  wire \picorv32/pcpi_div/dividend[31]_quotient[31]_mux_25_OUT<25> ;
  wire \picorv32/pcpi_div/dividend[31]_quotient[31]_mux_25_OUT<26> ;
  wire \picorv32/pcpi_div/dividend[31]_quotient[31]_mux_25_OUT<27> ;
  wire \picorv32/pcpi_div/dividend[31]_quotient[31]_mux_25_OUT<28> ;
  wire \picorv32/pcpi_div/dividend[31]_quotient[31]_mux_25_OUT<29> ;
  wire \picorv32/pcpi_div/dividend[31]_quotient[31]_mux_25_OUT<30> ;
  wire \picorv32/pcpi_div/dividend[31]_quotient[31]_mux_25_OUT<31> ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_A<0> ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_A<1> ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_A<2> ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_A<3> ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_A<4> ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_A<5> ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_A<6> ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_A<7> ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_A<8> ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_A<9> ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_A<10> ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_A<11> ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_A<12> ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_A<13> ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_A<14> ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_A<15> ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_A<16> ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_A<17> ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_A<18> ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_A<19> ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_A<20> ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_A<21> ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_A<22> ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_A<23> ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_A<24> ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_A<25> ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_A<26> ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_A<27> ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_A<28> ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_A<29> ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_A<30> ;
  wire \picorv32/pcpi_div/quotient_msk[31]_GND_4_o_MUX_1323_o ;
  wire \picorv32/pcpi_div/start ;
  wire \picorv32/pcpi_div/dividend[31]_pcpi_rs1[31]_mux_36_OUT<0> ;
  wire \picorv32/pcpi_div/dividend[31]_pcpi_rs1[31]_mux_36_OUT<1> ;
  wire \picorv32/pcpi_div/dividend[31]_pcpi_rs1[31]_mux_36_OUT<2> ;
  wire \picorv32/pcpi_div/dividend[31]_pcpi_rs1[31]_mux_36_OUT<3> ;
  wire \picorv32/pcpi_div/dividend[31]_pcpi_rs1[31]_mux_36_OUT<4> ;
  wire \picorv32/pcpi_div/dividend[31]_pcpi_rs1[31]_mux_36_OUT<5> ;
  wire \picorv32/pcpi_div/dividend[31]_pcpi_rs1[31]_mux_36_OUT<6> ;
  wire \picorv32/pcpi_div/dividend[31]_pcpi_rs1[31]_mux_36_OUT<7> ;
  wire \picorv32/pcpi_div/dividend[31]_pcpi_rs1[31]_mux_36_OUT<8> ;
  wire \picorv32/pcpi_div/dividend[31]_pcpi_rs1[31]_mux_36_OUT<9> ;
  wire \picorv32/pcpi_div/dividend[31]_pcpi_rs1[31]_mux_36_OUT<10> ;
  wire \picorv32/pcpi_div/dividend[31]_pcpi_rs1[31]_mux_36_OUT<11> ;
  wire \picorv32/pcpi_div/dividend[31]_pcpi_rs1[31]_mux_36_OUT<12> ;
  wire \picorv32/pcpi_div/dividend[31]_pcpi_rs1[31]_mux_36_OUT<13> ;
  wire \picorv32/pcpi_div/dividend[31]_pcpi_rs1[31]_mux_36_OUT<14> ;
  wire \picorv32/pcpi_div/dividend[31]_pcpi_rs1[31]_mux_36_OUT<15> ;
  wire \picorv32/pcpi_div/dividend[31]_pcpi_rs1[31]_mux_36_OUT<16> ;
  wire \picorv32/pcpi_div/dividend[31]_pcpi_rs1[31]_mux_36_OUT<17> ;
  wire \picorv32/pcpi_div/dividend[31]_pcpi_rs1[31]_mux_36_OUT<18> ;
  wire \picorv32/pcpi_div/dividend[31]_pcpi_rs1[31]_mux_36_OUT<19> ;
  wire \picorv32/pcpi_div/dividend[31]_pcpi_rs1[31]_mux_36_OUT<20> ;
  wire \picorv32/pcpi_div/dividend[31]_pcpi_rs1[31]_mux_36_OUT<21> ;
  wire \picorv32/pcpi_div/dividend[31]_pcpi_rs1[31]_mux_36_OUT<22> ;
  wire \picorv32/pcpi_div/dividend[31]_pcpi_rs1[31]_mux_36_OUT<23> ;
  wire \picorv32/pcpi_div/dividend[31]_pcpi_rs1[31]_mux_36_OUT<24> ;
  wire \picorv32/pcpi_div/dividend[31]_pcpi_rs1[31]_mux_36_OUT<25> ;
  wire \picorv32/pcpi_div/dividend[31]_pcpi_rs1[31]_mux_36_OUT<26> ;
  wire \picorv32/pcpi_div/dividend[31]_pcpi_rs1[31]_mux_36_OUT<27> ;
  wire \picorv32/pcpi_div/dividend[31]_pcpi_rs1[31]_mux_36_OUT<28> ;
  wire \picorv32/pcpi_div/dividend[31]_pcpi_rs1[31]_mux_36_OUT<29> ;
  wire \picorv32/pcpi_div/dividend[31]_pcpi_rs1[31]_mux_36_OUT<30> ;
  wire \picorv32/pcpi_div/dividend[31]_pcpi_rs1[31]_mux_36_OUT<31> ;
  wire \picorv32/pcpi_div/instr_div_instr_rem_OR_376_o ;
  wire \picorv32/pcpi_div/quotient_msk[31]_running_AND_664_o ;
  wire \picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<0> ;
  wire \picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<1> ;
  wire \picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<2> ;
  wire \picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<3> ;
  wire \picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<4> ;
  wire \picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<5> ;
  wire \picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<6> ;
  wire \picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<7> ;
  wire \picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<8> ;
  wire \picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<9> ;
  wire \picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<10> ;
  wire \picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<11> ;
  wire \picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<12> ;
  wire \picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<13> ;
  wire \picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<14> ;
  wire \picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<15> ;
  wire \picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<16> ;
  wire \picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<17> ;
  wire \picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<18> ;
  wire \picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<19> ;
  wire \picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<20> ;
  wire \picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<21> ;
  wire \picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<22> ;
  wire \picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<23> ;
  wire \picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<24> ;
  wire \picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<25> ;
  wire \picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<26> ;
  wire \picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<27> ;
  wire \picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<28> ;
  wire \picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<29> ;
  wire \picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<30> ;
  wire \picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<31> ;
  wire \picorv32/pcpi_div/GND_4_o_unary_minus_17_OUT<0>_FRB_7768 ;
  wire \picorv32/pcpi_div/GND_4_o_unary_minus_17_OUT<1>_FRB_7769 ;
  wire \picorv32/pcpi_div/GND_4_o_unary_minus_17_OUT<2>_FRB_7770 ;
  wire \picorv32/pcpi_div/GND_4_o_unary_minus_17_OUT<3>_FRB_7771 ;
  wire \picorv32/pcpi_div/GND_4_o_unary_minus_17_OUT<4>_FRB_7772 ;
  wire \picorv32/pcpi_div/GND_4_o_unary_minus_17_OUT<5>_FRB_7773 ;
  wire \picorv32/pcpi_div/GND_4_o_unary_minus_17_OUT<6>_FRB_7774 ;
  wire \picorv32/pcpi_div/GND_4_o_unary_minus_17_OUT<7>_FRB_7775 ;
  wire \picorv32/pcpi_div/GND_4_o_unary_minus_17_OUT<8>_FRB_7776 ;
  wire \picorv32/pcpi_div/GND_4_o_unary_minus_17_OUT<9>_FRB_7777 ;
  wire \picorv32/pcpi_div/GND_4_o_unary_minus_17_OUT<10>_FRB_7778 ;
  wire \picorv32/pcpi_div/GND_4_o_unary_minus_17_OUT<11>_FRB_7779 ;
  wire \picorv32/pcpi_div/GND_4_o_unary_minus_17_OUT<12>_FRB_7780 ;
  wire \picorv32/pcpi_div/GND_4_o_unary_minus_17_OUT<13>_FRB_7781 ;
  wire \picorv32/pcpi_div/GND_4_o_unary_minus_17_OUT<14>_FRB_7782 ;
  wire \picorv32/pcpi_div/GND_4_o_unary_minus_17_OUT<15>_FRB_7783 ;
  wire \picorv32/pcpi_div/GND_4_o_unary_minus_17_OUT<16>_FRB_7784 ;
  wire \picorv32/pcpi_div/GND_4_o_unary_minus_17_OUT<17>_FRB_7785 ;
  wire \picorv32/pcpi_div/GND_4_o_unary_minus_17_OUT<18>_FRB_7786 ;
  wire \picorv32/pcpi_div/GND_4_o_unary_minus_17_OUT<19>_FRB_7787 ;
  wire \picorv32/pcpi_div/GND_4_o_unary_minus_17_OUT<20>_FRB_7788 ;
  wire \picorv32/pcpi_div/GND_4_o_unary_minus_17_OUT<21>_FRB_7789 ;
  wire \picorv32/pcpi_div/GND_4_o_unary_minus_17_OUT<22>_FRB_7790 ;
  wire \picorv32/pcpi_div/GND_4_o_unary_minus_17_OUT<23>_FRB_7791 ;
  wire \picorv32/pcpi_div/GND_4_o_unary_minus_17_OUT<24>_FRB_7792 ;
  wire \picorv32/pcpi_div/GND_4_o_unary_minus_17_OUT<25>_FRB_7793 ;
  wire \picorv32/pcpi_div/GND_4_o_unary_minus_17_OUT<26>_FRB_7794 ;
  wire \picorv32/pcpi_div/GND_4_o_unary_minus_17_OUT<27>_FRB_7795 ;
  wire \picorv32/pcpi_div/GND_4_o_unary_minus_17_OUT<28>_FRB_7796 ;
  wire \picorv32/pcpi_div/GND_4_o_unary_minus_17_OUT<29>_FRB_7797 ;
  wire \picorv32/pcpi_div/GND_4_o_unary_minus_17_OUT<30>_FRB_7798 ;
  wire \picorv32/pcpi_div/GND_4_o_unary_minus_17_OUT<31>_FRB_7799 ;
  wire \picorv32/pcpi_div/instr_div_pcpi_rs2[31]_AND_660_o ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<0> ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<1> ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<2> ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<3> ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<4> ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<5> ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<6> ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<7> ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<8> ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<9> ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<10> ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<11> ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<12> ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<13> ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<14> ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<15> ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<16> ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<17> ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<18> ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<19> ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<20> ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<21> ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<22> ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<23> ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<24> ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<25> ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<26> ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<27> ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<28> ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<29> ;
  wire \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<30> ;
  wire \picorv32/pcpi_div/instr_div_pcpi_rs1[31]_AND_659_o ;
  wire \picorv32/pcpi_div/pcpi_insn[14]_PWR_13_o_equal_8_o ;
  wire \picorv32/pcpi_div/pcpi_insn[14]_PWR_13_o_equal_7_o ;
  wire \picorv32/pcpi_div/pcpi_insn[14]_PWR_13_o_equal_6_o ;
  wire \picorv32/pcpi_div/pcpi_insn[14]_PWR_13_o_equal_5_o ;
  wire \picorv32/pcpi_div/_n0137 ;
  wire \picorv32/pcpi_div/instr_remu_7838 ;
  wire \picorv32/pcpi_div/instr_rem_7839 ;
  wire \picorv32/pcpi_div/instr_divu_7840 ;
  wire \picorv32/pcpi_div/instr_div_7841 ;
  wire \picorv32/pcpi_div/running_7842 ;
  wire \picorv32/pcpi_div/outsign_7907 ;
  wire \picorv32/pcpi_div/pcpi_wait_q_8003 ;
  wire xilinxasyncresetsynchronizerimpl11_8004;
  wire xilinxasyncresetsynchronizerimpl12_8005;
  wire \waittimer0_done<19>1_8007 ;
  wire \waittimer0_done<19>2_8008 ;
  wire \waittimer1_done<19>1_8010 ;
  wire \waittimer1_done<19>2_8011 ;
  wire \waittimer2_done<19>1_8013 ;
  wire \waittimer2_done<19>2_8014 ;
  wire \waittimer3_done<19>1_8016 ;
  wire \waittimer3_done<19>2_8017 ;
  wire \waittimer4_done<19>1_8019 ;
  wire \waittimer4_done<19>2_8020 ;
  wire N817;
  wire \basesoc_csrcon_dat_r<3>1_8022 ;
  wire \basesoc_csrcon_dat_r<3>2_8023 ;
  wire \basesoc_timer0_zero_trigger_INV_217_o<31>1_8025 ;
  wire \basesoc_timer0_zero_trigger_INV_217_o<31>2_8026 ;
  wire \basesoc_timer0_zero_trigger_INV_217_o<31>3_8027 ;
  wire \basesoc_timer0_zero_trigger_INV_217_o<31>4_8028 ;
  wire \basesoc_timer0_zero_trigger_INV_217_o<31>5_8029 ;
  wire N819;
  wire N821;
  wire N823;
  wire \basesoc_done<19>1_8034 ;
  wire \basesoc_done<19>2_8035 ;
  wire N825;
  wire _n5514_inv1_8037;
  wire _n5514_inv2_8038;
  wire _n5514_inv3_8039;
  wire _n5514_inv4_8040;
  wire _n5514_inv5_8041;
  wire _n5514_inv6_8042;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT81 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT82_8044 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT83_8045 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT84_8046 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT85_8047 ;
  wire basesoc_sdram_choose_cmd_cmd_valid_basesoc_sdram_choose_cmd_cmd_payload_cas_AND_535_o1_8048;
  wire basesoc_sdram_choose_cmd_cmd_valid_basesoc_sdram_choose_cmd_cmd_payload_cas_AND_535_o2_8049;
  wire basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_cas_AND_537_o1_8050;
  wire basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_cas_AND_537_o2_8051;
  wire N827;
  wire N829;
  wire N831;
  wire N833;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[2]_mux_1341_OUT2 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[2]_mux_1341_OUT21_8057 ;
  wire N835;
  wire N837;
  wire \basesoc_csrcon_dat_r<1>1_8060 ;
  wire \basesoc_csrcon_dat_r<1>2_8061 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1325_OUT4 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1325_OUT41_8063 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1325_OUT42_8064 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1325_OUT43_8065 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1325_OUT5 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1325_OUT51_8067 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1325_OUT52_8068 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1325_OUT53_8069 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1325_OUT6 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1325_OUT61_8071 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1325_OUT62_8072 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1325_OUT63_8073 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1325_OUT7 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1325_OUT71_8075 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1325_OUT72_8076 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1325_OUT73_8077 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1325_OUT8 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1325_OUT81_8079 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1325_OUT82_8080 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1325_OUT83_8081 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT12 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT13_8083 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT14_8084 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT15_8085 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT16_8086 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT17_8087 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT61 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT611_8089 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT612_8090 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT614 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT617 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT618_8093 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT6110 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT6111_8095 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT52 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT521_8097 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT522_8098 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT524 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT528 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT5210 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT5212 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT11 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT111_8104 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT112_8105 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT114 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT115_8107 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT118 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT1110 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT1111_8110 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT1113 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT22 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT221_8113 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT222_8114 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT224 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT225_8116 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT228 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT2210 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT2211_8119 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT2213 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT2 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT21_8122 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT24 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT25_8124 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT3 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT31_8126 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT34 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT35_8128 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT4 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT41_8130 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT42_8131 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT43_8132 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT44_8133 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT45_8134 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT5 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT51_8136 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT52_8137 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT53_8138 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT54_8139 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT55_8140 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT6 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT61_8142 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT62_8143 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT63_8144 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT64_8145 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT65_8146 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT7 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT71_8148 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT72_8149 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT73_8150 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT74_8151 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT75_8152 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT8 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT81_8154 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT82_8155 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT83_8156 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT84_8157 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT85_8158 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT78 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT781_8160 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT782_8161 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT785 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT786_8163 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT787_8164 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT788_8165 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT789_8166 ;
  wire N839;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT70 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT702_8169 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT703_8170 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT704_8171 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT705_8172 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT706_8173 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT708_8174 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT7010_8175 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT7012 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT32 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT321_8178 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT322_8179 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT323_8180 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT324_8181 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT325_8182 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT326_8183 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT328 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT3211 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT3213 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT3214_8187 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT42 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT421_8189 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT422_8190 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT423_8191 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT424_8192 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT425_8193 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT426_8194 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT428 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT4211 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT4213 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT4214_8198 ;
  wire N847;
  wire N849;
  wire N851;
  wire N853;
  wire N855;
  wire N857;
  wire N859;
  wire roundrobin0_grant_roundrobin3_grant_OR_335_o1_8206;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[2]_mux_1321_OUT10 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[2]_mux_1321_OUT2 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[2]_mux_1321_OUT4 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[2]_mux_1321_OUT6 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[2]_mux_1321_OUT8 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[2]_mux_1341_OUT4 ;
  wire N863;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT4 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT41_8215 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT42_8216 ;
  wire \multiplexer_state_FSM_FFd2-In1_8217 ;
  wire \multiplexer_state_FSM_FFd2-In2_8218 ;
  wire N865;
  wire \bankmachine0_state_FSM_FFd2-In1_8220 ;
  wire N867;
  wire \bankmachine1_state_FSM_FFd2-In1_8222 ;
  wire N869;
  wire \bankmachine2_state_FSM_FFd2-In1_8224 ;
  wire N871;
  wire \bankmachine3_state_FSM_FFd2-In1_8226 ;
  wire N873;
  wire N875;
  wire basesoc_done5;
  wire basesoc_done51_8230;
  wire basesoc_done19;
  wire basesoc_done191_8232;
  wire basesoc_done27_8233;
  wire basesoc_done271_8234;
  wire basesoc_done31_8235;
  wire basesoc_done311_8236;
  wire basesoc_done9;
  wire basesoc_done91_8238;
  wire basesoc_done10;
  wire basesoc_done101_8240;
  wire basesoc_done11_8241;
  wire basesoc_done111_8242;
  wire basesoc_done13_8243;
  wire basesoc_done131_8244;
  wire basesoc_done2;
  wire basesoc_done21;
  wire basesoc_done20;
  wire basesoc_done201_8248;
  wire basesoc_done211_8249;
  wire basesoc_done212_8250;
  wire basesoc_done22;
  wire basesoc_done221_8252;
  wire basesoc_done24;
  wire basesoc_done241_8254;
  wire basesoc_done14_8255;
  wire basesoc_done141_8256;
  wire basesoc_done25;
  wire basesoc_done251_8258;
  wire basesoc_done1;
  wire basesoc_done3;
  wire basesoc_done12;
  wire basesoc_done15;
  wire basesoc_done121_8263;
  wire basesoc_done122_8264;
  wire basesoc_done23;
  wire basesoc_done231_8266;
  wire basesoc_done32_8267;
  wire basesoc_done33_8268;
  wire basesoc_done26;
  wire basesoc_done261_8270;
  wire basesoc_done28;
  wire basesoc_done281_8272;
  wire basesoc_done29;
  wire basesoc_done291_8274;
  wire basesoc_done30;
  wire basesoc_done301_8276;
  wire basesoc_done151_8277;
  wire basesoc_done152_8278;
  wire basesoc_done4;
  wire basesoc_done41_8280;
  wire basesoc_done6;
  wire basesoc_done61_8282;
  wire basesoc_done7;
  wire basesoc_done71_8284;
  wire basesoc_done8;
  wire basesoc_done81_8286;
  wire basesoc_done16;
  wire basesoc_done161_8288;
  wire basesoc_done17;
  wire basesoc_done171_8290;
  wire basesoc_done18;
  wire basesoc_done181_8292;
  wire N877;
  wire N879;
  wire N881;
  wire N883;
  wire N885;
  wire N887;
  wire \basesoc_sdram_choose_req_grant_FSM_FFd1-In1_8299 ;
  wire \basesoc_sdram_choose_req_grant_FSM_FFd2-In2_8300 ;
  wire N891;
  wire \basesoc_sdram_choose_cmd_grant_FSM_FFd1-In1_8302 ;
  wire N893;
  wire N895;
  wire \basesoc_csrcon_dat_r<0>1_8305 ;
  wire \basesoc_csrcon_dat_r<0>2_8306 ;
  wire N897;
  wire \basesoc_csrcon_dat_r<2>1_8308 ;
  wire \basesoc_csrcon_dat_r<2>2_8309 ;
  wire N899;
  wire N903;
  wire N905;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT1 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT11_8314 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT12_8315 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT13_8316 ;
  wire N911;
  wire basesoc_port_cmd_ready1_8318;
  wire basesoc_port_cmd_ready2_8319;
  wire basesoc_port_cmd_ready3_8320;
  wire \cache_state_FSM_FFd3-In1_8321 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT7 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT72 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT73_8324 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT74_8325 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT31 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT32_8327 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT34 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT36 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT5 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT51_8331 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT52_8332 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT53_8333 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT54_8334 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT2 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT21_8336 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT22_8337 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT23_8338 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT24_8339 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT25_8340 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT26_8341 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT6 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT61_8343 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT62_8344 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT63_8345 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT64_8346 ;
  wire N917;
  wire N921;
  wire \picorv32/cpu_state[7]_mem_wordsize[1]_select_557_OUT<1>1_8349 ;
  wire \picorv32/cpu_state[7]_mem_wordsize[1]_select_557_OUT<0>1_8350 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<31>1_8351 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<31>2_8352 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<31>3_8353 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<30>3_8354 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<30>4_8355 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<29>3_8356 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<29>4_8357 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<28>3_8358 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<28>4_8359 ;
  wire \picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT42 ;
  wire \picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT21 ;
  wire \picorv32/cpu_state[7]_latched_branch_Select_568_o1_8362 ;
  wire \picorv32/cpu_state[7]_latched_branch_Select_568_o2_8363 ;
  wire \picorv32/cpu_state[7]_mem_do_rinst_Select_556_o4_8364 ;
  wire \picorv32/cpu_state[7]_mem_do_rinst_Select_556_o6_8365 ;
  wire \picorv32/cpu_state[7]_mem_do_rinst_Select_556_o7_8366 ;
  wire N923;
  wire N925;
  wire \picorv32/Mmux_cpu_state[7]_mem_do_rinst_MUX_2059_o11 ;
  wire \picorv32/cpuregs_wrdata<4>1_8370 ;
  wire \picorv32/cpuregs_wrdata<4>2_8371 ;
  wire \picorv32/decoder_trigger_irq_state[1]_OR_560_o1_8372 ;
  wire \picorv32/decoder_trigger_irq_state[1]_OR_560_o2_8373 ;
  wire \picorv32/cpuregs_wrdata<3>1_8374 ;
  wire \picorv32/cpuregs_wrdata<3>2_8375 ;
  wire \picorv32/cpuregs_wrdata<2>1_8376 ;
  wire \picorv32/cpuregs_wrdata<2>2_8377 ;
  wire \picorv32/cpuregs_wrdata<1>1_8378 ;
  wire \picorv32/cpuregs_wrdata<1>2_8379 ;
  wire N929;
  wire \picorv32/cpu_state_FSM_FFd7-In22_8381 ;
  wire N931;
  wire \picorv32/cpu_state_cpu_state[7]_X_2_o_select_590_OUT<2> ;
  wire N935;
  wire N943;
  wire N945;
  wire \picorv32/Mmux_cpu_state[7]_GND_2_o_mux_607_OUT12_8387 ;
  wire \picorv32/cpu_state_FSM_FFd6-In4_8388 ;
  wire \picorv32/cpu_state_FSM_FFd6-In5_8389 ;
  wire \picorv32/cpu_state_FSM_FFd6-In7_8390 ;
  wire \picorv32/cpu_state_FSM_FFd6-In8 ;
  wire \picorv32/cpu_state_FSM_FFd6-In9 ;
  wire \picorv32/cpu_state[7]_latched_store_Select_564_o2_8393 ;
  wire \picorv32/cpu_state[7]_latched_store_Select_564_o4 ;
  wire \picorv32/cpu_state[7]_latched_store_Select_564_o5_8395 ;
  wire N947;
  wire N949;
  wire \picorv32/cpu_state_FSM_FFd4-In1_8398 ;
  wire \picorv32/cpu_state_FSM_FFd4-In2_8399 ;
  wire \picorv32/cpu_state_FSM_FFd4-In3_8400 ;
  wire \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<4>1_8401 ;
  wire \picorv32/cpu_state_cpu_state[7]_X_2_o_select_590_OUT<4> ;
  wire \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<3>1_8403 ;
  wire \picorv32/cpu_state_cpu_state[7]_X_2_o_select_590_OUT<3> ;
  wire \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<2>1_8405 ;
  wire \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<1>1_8406 ;
  wire \picorv32/cpu_state_cpu_state[7]_X_2_o_select_590_OUT<1> ;
  wire \picorv32/mem_rdata_latched[6]_mem_rdata_latched[31]_AND_684_o11_8408 ;
  wire \picorv32/mem_rdata_latched[6]_mem_rdata_latched[31]_AND_684_o12_8409 ;
  wire \picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT9 ;
  wire \picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT7 ;
  wire \picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT62 ;
  wire \picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT60 ;
  wire \picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT58 ;
  wire \picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT56 ;
  wire \picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT54 ;
  wire \picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT52_8417 ;
  wire \picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT50 ;
  wire \picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT5 ;
  wire \picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT48 ;
  wire \picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT46 ;
  wire \picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT44 ;
  wire \picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT40 ;
  wire \picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT38 ;
  wire \picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT36 ;
  wire \picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT34 ;
  wire \picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT32_8427 ;
  wire \picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT30 ;
  wire \picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT3 ;
  wire \picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT28 ;
  wire \picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT26 ;
  wire \picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT24 ;
  wire \picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT19 ;
  wire \picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT17 ;
  wire \picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT15 ;
  wire \picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT13 ;
  wire \picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT11 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<9>1_8438 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<9>2_8439 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<9>4_8440 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<9>5_8441 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<8>1_8442 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<8>2_8443 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<8>4_8444 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<8>5_8445 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<14>1_8446 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<14>2_8447 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<14>4_8448 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<14>5_8449 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<13>1_8450 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<13>2_8451 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<13>4_8452 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<13>5_8453 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<12>1_8454 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<12>2_8455 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<12>4_8456 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<12>5_8457 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<11>1_8458 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<11>2_8459 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<11>4_8460 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<11>5_8461 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<10>2_8462 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<10>4_8463 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<10>6 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<10>7_8465 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<6>1_8466 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<6>2_8467 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<6>4_8468 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<6>5_8469 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<6>7_8470 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<5>1_8471 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<5>2_8472 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<5>4_8473 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<5>5_8474 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<5>7_8475 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<4>1_8476 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<4>3_8477 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<4>4_8478 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<4>5_8479 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<4>6_8480 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<4>7_8481 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<3>1_8482 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<3>3_8483 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<3>4_8484 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<3>5_8485 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<3>6_8486 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<3>7_8487 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<2>1_8488 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<2>3_8489 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<2>4_8490 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<2>5_8491 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<2>6_8492 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<2>7_8493 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<1>3_8494 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<1>5_8495 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<1>6_8496 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<1>7_8497 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<1>8_8498 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<1>9 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<0>1_8500 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<0>2_8501 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<0>3_8502 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<0>4_8503 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<0>6_8504 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<0>7 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<0>8_8506 ;
  wire \picorv32/Mmux_mem_rdata_word30 ;
  wire N951;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<31>1_8509 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<31>2_8510 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<31>4_8511 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<31>5_8512 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<30>1_8513 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<30>2_8514 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<30>4_8515 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<30>5_8516 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<29>1_8517 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<29>2_8518 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<29>4_8519 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<29>5_8520 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<28>1_8521 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<28>2_8522 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<28>4_8523 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<28>5_8524 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<27>1_8525 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<27>2_8526 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<27>4_8527 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<27>5_8528 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<26>1_8529 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<26>2_8530 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<26>4_8531 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<26>5_8532 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<25>1_8533 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<25>2_8534 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<25>4_8535 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<25>5_8536 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<24>1_8537 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<24>2_8538 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<24>4_8539 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<24>5_8540 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<23>1_8541 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<23>2_8542 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<23>4_8543 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<23>5_8544 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<22>1_8545 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<22>2_8546 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<22>4_8547 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<22>5_8548 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<21>1_8549 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<21>2_8550 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<21>4_8551 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<21>5_8552 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<20>1_8553 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<20>2_8554 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<20>4_8555 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<20>5_8556 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<19>1_8557 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<19>2_8558 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<19>4_8559 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<19>5_8560 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<18>1_8561 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<18>2_8562 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<18>4_8563 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<18>5_8564 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<17>1_8565 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<17>2_8566 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<17>4_8567 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<17>5_8568 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<16>1_8569 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<16>3 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<16>5_8571 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<16>6_8572 ;
  wire \picorv32/out19 ;
  wire \picorv32/out192_8574 ;
  wire \picorv32/out193_8575 ;
  wire \picorv32/out194_8576 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<9>2_8577 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<9>3_8578 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<9>4_8579 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<8>2_8580 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<8>3_8581 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<8>4_8582 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<7>2_8583 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<7>3_8584 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<7>4_8585 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<6>2_8586 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<6>3_8587 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<6>4_8588 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<5>2_8589 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<5>3_8590 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<5>4_8591 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<4>2_8592 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<4>3_8593 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<4>4_8594 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<3>2_8595 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<3>3_8596 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<2>2_8597 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<2>3_8598 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<27>2_8599 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<27>3_8600 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<27>4_8601 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<26>2_8602 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<26>3_8603 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<26>4_8604 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<25>2_8605 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<25>3_8606 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<25>4_8607 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<24>2_8608 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<24>3_8609 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<24>4_8610 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<23>2_8611 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<23>3_8612 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<23>4_8613 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<22>2_8614 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<22>3_8615 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<22>4_8616 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<21>2_8617 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<21>3_8618 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<21>4_8619 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<20>2_8620 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<20>3_8621 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<20>4_8622 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<1>2_8623 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<1>3_8624 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<19>2_8625 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<19>3_8626 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<19>4_8627 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<18>2_8628 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<18>3_8629 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<18>4_8630 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<17>2_8631 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<17>3_8632 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<17>4_8633 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<16>2_8634 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<16>3_8635 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<16>4_8636 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<15>2_8637 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<15>3_8638 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<15>4_8639 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<14>2_8640 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<14>3_8641 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<14>4_8642 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<13>2_8643 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<13>3_8644 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<13>4_8645 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<12>2_8646 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<12>3_8647 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<12>4_8648 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<11>2_8649 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<11>3_8650 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<11>4_8651 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<10>4_8652 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<10>5_8653 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<10>6_8654 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<0>1_8655 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<0>2_8656 ;
  wire N953;
  wire N955;
  wire N957;
  wire N959;
  wire N961;
  wire N963;
  wire N965;
  wire N967;
  wire N969;
  wire N971;
  wire N973;
  wire N975;
  wire N977;
  wire N979;
  wire N981;
  wire N983;
  wire N985;
  wire N987;
  wire N989;
  wire N991;
  wire N993;
  wire N995;
  wire N997;
  wire N999;
  wire N1001;
  wire N1003;
  wire N1005;
  wire N1007;
  wire N1009;
  wire N1011;
  wire N1013;
  wire N1015;
  wire N1017;
  wire N1019;
  wire \picorv32/Mmux_cpu_state[7]_GND_2_o_mux_607_OUT1 ;
  wire \picorv32/Mmux_cpu_state[7]_GND_2_o_mux_607_OUT11_8692 ;
  wire \picorv32/Mmux_cpu_state[7]_GND_2_o_mux_607_OUT13_8693 ;
  wire \picorv32/Mmux_cpu_state[7]_GND_2_o_mux_607_OUT14_8694 ;
  wire \picorv32/Mmux_cpu_state[7]_GND_2_o_mux_607_OUT15_8695 ;
  wire \picorv32/Mmux_cpu_state[7]_GND_2_o_mux_607_OUT16_8696 ;
  wire \picorv32/Mmux_cpu_state[7]_GND_2_o_mux_607_OUT17_8697 ;
  wire \picorv32/Mmux_cpu_state[7]_GND_2_o_mux_607_OUT18_8698 ;
  wire N1021;
  wire N1023;
  wire N1025;
  wire \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<0>1_8702 ;
  wire \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<5>1_8703 ;
  wire \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<6>1_8704 ;
  wire \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<7>1_8705 ;
  wire \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<8>1_8706 ;
  wire \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<9>1_8707 ;
  wire \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<10>1_8708 ;
  wire \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<11>1_8709 ;
  wire \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<12>1_8710 ;
  wire \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<13>1_8711 ;
  wire \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<14>1_8712 ;
  wire \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<15>1_8713 ;
  wire \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<16>1_8714 ;
  wire \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<17>1_8715 ;
  wire \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<18>1_8716 ;
  wire \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<19>1_8717 ;
  wire \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<20>1_8718 ;
  wire \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<21>1_8719 ;
  wire \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<22>1_8720 ;
  wire \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<23>1_8721 ;
  wire \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<24>1_8722 ;
  wire \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<25>1_8723 ;
  wire \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<26>1_8724 ;
  wire \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<27>1_8725 ;
  wire \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<28>1_8726 ;
  wire \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<29>1_8727 ;
  wire \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<30>1_8728 ;
  wire \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<31>1_8729 ;
  wire N1027;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<7>1_8731 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<7>2_8732 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<7>4_8733 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<15>2_8734 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<15>3 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<15>5_8736 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_578_OUT<15>6_8737 ;
  wire \picorv32/cpu_state_resetn_latched_rd[5]_AND_765_o ;
  wire \picorv32/cpu_state_resetn_latched_rd[5]_AND_765_o1_8739 ;
  wire \picorv32/mem_rdata_q[6]_mem_rdata_q[19]_AND_742_o12_8740 ;
  wire \picorv32/mem_rdata_q[6]_mem_rdata_q[19]_AND_742_o13 ;
  wire N1029;
  wire N1047;
  wire \picorv32/out7 ;
  wire \picorv32/out71_8745 ;
  wire \picorv32/out72_8746 ;
  wire \picorv32/out73_8747 ;
  wire \picorv32/out74_8748 ;
  wire \picorv32/out75_8749 ;
  wire \picorv32/cpu_state_cpu_state[7]_X_2_o_select_590_OUT<0> ;
  wire \picorv32/pcpi_mul/resetn_pcpi_insn[31]_AND_650_o_inv1_8751 ;
  wire \picorv32/pcpi_mul/resetn_pcpi_insn[31]_AND_650_o_inv2_8752 ;
  wire \picorv32/pcpi_mul/resetn_pcpi_insn[31]_AND_650_o_inv3_8753 ;
  wire \picorv32/pcpi_div/instr_div_instr_rem_OR_376_o1_8754 ;
  wire \picorv32/pcpi_div/instr_div_instr_rem_OR_376_o2_8755 ;
  wire \picorv32/pcpi_div/instr_div_instr_rem_OR_376_o3_8756 ;
  wire \picorv32/pcpi_div/instr_div_instr_rem_OR_376_o4_8757 ;
  wire \picorv32/pcpi_div/instr_div_instr_rem_OR_376_o7_8758 ;
  wire \picorv32/pcpi_div/resetn_pcpi_insn[31]_AND_656_o_inv1_8759 ;
  wire \picorv32/pcpi_div/resetn_pcpi_insn[31]_AND_656_o_inv2_8760 ;
  wire \picorv32/pcpi_div/resetn_pcpi_insn[31]_AND_656_o_inv3_8761 ;
  wire \picorv32/pcpi_div/quotient_msk[31]_running_AND_664_o1_8762 ;
  wire \picorv32/pcpi_div/quotient_msk[31]_running_AND_664_o2_8763 ;
  wire \picorv32/pcpi_div/quotient_msk[31]_running_AND_664_o3_8764 ;
  wire \picorv32/pcpi_div/quotient_msk[31]_running_AND_664_o4_8765 ;
  wire \picorv32/pcpi_div/quotient_msk[31]_running_AND_664_o5_8766 ;
  wire \picorv32/pcpi_div/quotient_msk[31]_running_AND_664_o6_8767 ;
  wire base50_clk;
  wire basesoc_uart_phy_rx_busy_glue_set_8820;
  wire basesoc_sdram_cmd_payload_ras_glue_set_8821;
  wire basesoc_uart_tx_pending_glue_set_8822;
  wire basesoc_uart_phy_tx_busy_glue_set_8823;
  wire basesoc_uart_rx_fifo_readable_glue_set_8824;
  wire basesoc_uart_rx_pending_glue_set_8825;
  wire eventsourceprocess1_pending_glue_set_8826;
  wire basesoc_timer0_zero_pending_glue_set_8827;
  wire eventsourceprocess0_pending_glue_set_8828;
  wire eventsourceprocess4_pending_glue_set_8829;
  wire eventsourceprocess2_pending_glue_set_8830;
  wire eventsourceprocess3_pending_glue_set_8831;
  wire spiflash_cs_n1_glue_rst_8832;
  wire spiflash_bus_ack_glue_set_8833;
  wire basesoc_sdram_bankmachine0_row_opened_glue_set_8834;
  wire basesoc_sdram_bankmachine0_twtpcon_ready_glue_rst_8835;
  wire basesoc_sdram_bankmachine2_row_opened_glue_set_8836;
  wire basesoc_sdram_bankmachine1_row_opened_glue_set_8837;
  wire basesoc_sdram_bankmachine1_twtpcon_ready_glue_rst_8838;
  wire basesoc_sdram_bankmachine3_twtpcon_ready_glue_rst_8839;
  wire basesoc_sdram_bankmachine2_twtpcon_ready_glue_rst_8840;
  wire basesoc_sdram_bankmachine3_row_opened_glue_set_8841;
  wire basesoc_sdram_twtrcon_ready_glue_rst_8842;
  wire basesoc_grant_glue_set_8843;
  wire basesoc_uart_tx_fifo_readable_glue_set_8844;
  wire ddrphy_record1_ras_n_glue_set_8845;
  wire ddrphy_record1_we_n_glue_set_8846;
  wire serial_tx_glue_rst_8847;
  wire basesoc_sdram_time1_0_glue_set_8848;
  wire basesoc_sdram_time1_1_glue_set_8849;
  wire basesoc_sdram_time1_2_glue_set_8850;
  wire basesoc_sdram_time1_3_glue_set_8851;
  wire basesoc_sdram_time0_0_glue_set_8852;
  wire basesoc_sdram_time0_1_glue_set_8853;
  wire basesoc_sdram_time0_2_glue_set_8854;
  wire basesoc_sdram_time0_3_glue_set_8855;
  wire basesoc_sdram_time0_4_glue_set_8856;
  wire \picorv32/pcpi_div/running_glue_set_8857 ;
  wire \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_cy<0>_rt_8858 ;
  wire \Madd_n3906_cy<1>_rt_8859 ;
  wire \Madd_n3906_cy<2>_rt_8860 ;
  wire \Madd_n3906_cy<3>_rt_8861 ;
  wire \Madd_n3906_cy<4>_rt_8862 ;
  wire \Madd_n3906_cy<5>_rt_8863 ;
  wire \Madd_n3906_cy<6>_rt_8864 ;
  wire \Madd_n3906_cy<7>_rt_8865 ;
  wire \Madd_n3906_cy<8>_rt_8866 ;
  wire \Madd_n3906_cy<9>_rt_8867 ;
  wire \Madd_n3906_cy<10>_rt_8868 ;
  wire \Madd_n3906_cy<11>_rt_8869 ;
  wire \Madd_n3906_cy<12>_rt_8870 ;
  wire \Madd_n3906_cy<13>_rt_8871 ;
  wire \Madd_n3906_cy<14>_rt_8872 ;
  wire \Madd_n3906_cy<15>_rt_8873 ;
  wire \Madd_n3906_cy<16>_rt_8874 ;
  wire \Madd_n3906_cy<17>_rt_8875 ;
  wire \Madd_n3906_cy<18>_rt_8876 ;
  wire \Madd_n3906_cy<19>_rt_8877 ;
  wire \Madd_n3906_cy<20>_rt_8878 ;
  wire \Madd_n3906_cy<21>_rt_8879 ;
  wire \Madd_n3906_cy<22>_rt_8880 ;
  wire \Madd_n3906_cy<23>_rt_8881 ;
  wire \Mcount_crg_por_cy<0>_rt_8882 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<1>_rt_8883 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<2>_rt_8884 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<3>_rt_8885 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<4>_rt_8886 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<5>_rt_8887 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<6>_rt_8888 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<7>_rt_8889 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<8>_rt_8890 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<9>_rt_8891 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<10>_rt_8892 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<11>_rt_8893 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<12>_rt_8894 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<13>_rt_8895 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<14>_rt_8896 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<15>_rt_8897 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<16>_rt_8898 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<17>_rt_8899 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<18>_rt_8900 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<19>_rt_8901 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<20>_rt_8902 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<21>_rt_8903 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<22>_rt_8904 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<23>_rt_8905 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<24>_rt_8906 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<25>_rt_8907 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<26>_rt_8908 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<27>_rt_8909 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<28>_rt_8910 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<29>_rt_8911 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<30>_rt_8912 ;
  wire \picorv32/Mcount_count_cycle_cy<62>_rt_8913 ;
  wire \picorv32/Mcount_count_cycle_cy<61>_rt_8914 ;
  wire \picorv32/Mcount_count_cycle_cy<60>_rt_8915 ;
  wire \picorv32/Mcount_count_cycle_cy<59>_rt_8916 ;
  wire \picorv32/Mcount_count_cycle_cy<58>_rt_8917 ;
  wire \picorv32/Mcount_count_cycle_cy<57>_rt_8918 ;
  wire \picorv32/Mcount_count_cycle_cy<56>_rt_8919 ;
  wire \picorv32/Mcount_count_cycle_cy<55>_rt_8920 ;
  wire \picorv32/Mcount_count_cycle_cy<54>_rt_8921 ;
  wire \picorv32/Mcount_count_cycle_cy<53>_rt_8922 ;
  wire \picorv32/Mcount_count_cycle_cy<52>_rt_8923 ;
  wire \picorv32/Mcount_count_cycle_cy<51>_rt_8924 ;
  wire \picorv32/Mcount_count_cycle_cy<50>_rt_8925 ;
  wire \picorv32/Mcount_count_cycle_cy<49>_rt_8926 ;
  wire \picorv32/Mcount_count_cycle_cy<48>_rt_8927 ;
  wire \picorv32/Mcount_count_cycle_cy<47>_rt_8928 ;
  wire \picorv32/Mcount_count_cycle_cy<46>_rt_8929 ;
  wire \picorv32/Mcount_count_cycle_cy<45>_rt_8930 ;
  wire \picorv32/Mcount_count_cycle_cy<44>_rt_8931 ;
  wire \picorv32/Mcount_count_cycle_cy<43>_rt_8932 ;
  wire \picorv32/Mcount_count_cycle_cy<42>_rt_8933 ;
  wire \picorv32/Mcount_count_cycle_cy<41>_rt_8934 ;
  wire \picorv32/Mcount_count_cycle_cy<40>_rt_8935 ;
  wire \picorv32/Mcount_count_cycle_cy<39>_rt_8936 ;
  wire \picorv32/Mcount_count_cycle_cy<38>_rt_8937 ;
  wire \picorv32/Mcount_count_cycle_cy<37>_rt_8938 ;
  wire \picorv32/Mcount_count_cycle_cy<36>_rt_8939 ;
  wire \picorv32/Mcount_count_cycle_cy<35>_rt_8940 ;
  wire \picorv32/Mcount_count_cycle_cy<34>_rt_8941 ;
  wire \picorv32/Mcount_count_cycle_cy<33>_rt_8942 ;
  wire \picorv32/Mcount_count_cycle_cy<32>_rt_8943 ;
  wire \picorv32/Mcount_count_cycle_cy<31>_rt_8944 ;
  wire \picorv32/Mcount_count_cycle_cy<30>_rt_8945 ;
  wire \picorv32/Mcount_count_cycle_cy<29>_rt_8946 ;
  wire \picorv32/Mcount_count_cycle_cy<28>_rt_8947 ;
  wire \picorv32/Mcount_count_cycle_cy<27>_rt_8948 ;
  wire \picorv32/Mcount_count_cycle_cy<26>_rt_8949 ;
  wire \picorv32/Mcount_count_cycle_cy<25>_rt_8950 ;
  wire \picorv32/Mcount_count_cycle_cy<24>_rt_8951 ;
  wire \picorv32/Mcount_count_cycle_cy<23>_rt_8952 ;
  wire \picorv32/Mcount_count_cycle_cy<22>_rt_8953 ;
  wire \picorv32/Mcount_count_cycle_cy<21>_rt_8954 ;
  wire \picorv32/Mcount_count_cycle_cy<20>_rt_8955 ;
  wire \picorv32/Mcount_count_cycle_cy<19>_rt_8956 ;
  wire \picorv32/Mcount_count_cycle_cy<18>_rt_8957 ;
  wire \picorv32/Mcount_count_cycle_cy<17>_rt_8958 ;
  wire \picorv32/Mcount_count_cycle_cy<16>_rt_8959 ;
  wire \picorv32/Mcount_count_cycle_cy<15>_rt_8960 ;
  wire \picorv32/Mcount_count_cycle_cy<14>_rt_8961 ;
  wire \picorv32/Mcount_count_cycle_cy<13>_rt_8962 ;
  wire \picorv32/Mcount_count_cycle_cy<12>_rt_8963 ;
  wire \picorv32/Mcount_count_cycle_cy<11>_rt_8964 ;
  wire \picorv32/Mcount_count_cycle_cy<10>_rt_8965 ;
  wire \picorv32/Mcount_count_cycle_cy<9>_rt_8966 ;
  wire \picorv32/Mcount_count_cycle_cy<8>_rt_8967 ;
  wire \picorv32/Mcount_count_cycle_cy<7>_rt_8968 ;
  wire \picorv32/Mcount_count_cycle_cy<6>_rt_8969 ;
  wire \picorv32/Mcount_count_cycle_cy<5>_rt_8970 ;
  wire \picorv32/Mcount_count_cycle_cy<4>_rt_8971 ;
  wire \picorv32/Mcount_count_cycle_cy<3>_rt_8972 ;
  wire \picorv32/Mcount_count_cycle_cy<2>_rt_8973 ;
  wire \picorv32/Mcount_count_cycle_cy<1>_rt_8974 ;
  wire \picorv32/Mcount_count_instr_cy<62>_rt_8975 ;
  wire \picorv32/Mcount_count_instr_cy<61>_rt_8976 ;
  wire \picorv32/Mcount_count_instr_cy<60>_rt_8977 ;
  wire \picorv32/Mcount_count_instr_cy<59>_rt_8978 ;
  wire \picorv32/Mcount_count_instr_cy<58>_rt_8979 ;
  wire \picorv32/Mcount_count_instr_cy<57>_rt_8980 ;
  wire \picorv32/Mcount_count_instr_cy<56>_rt_8981 ;
  wire \picorv32/Mcount_count_instr_cy<55>_rt_8982 ;
  wire \picorv32/Mcount_count_instr_cy<54>_rt_8983 ;
  wire \picorv32/Mcount_count_instr_cy<53>_rt_8984 ;
  wire \picorv32/Mcount_count_instr_cy<52>_rt_8985 ;
  wire \picorv32/Mcount_count_instr_cy<51>_rt_8986 ;
  wire \picorv32/Mcount_count_instr_cy<50>_rt_8987 ;
  wire \picorv32/Mcount_count_instr_cy<49>_rt_8988 ;
  wire \picorv32/Mcount_count_instr_cy<48>_rt_8989 ;
  wire \picorv32/Mcount_count_instr_cy<47>_rt_8990 ;
  wire \picorv32/Mcount_count_instr_cy<46>_rt_8991 ;
  wire \picorv32/Mcount_count_instr_cy<45>_rt_8992 ;
  wire \picorv32/Mcount_count_instr_cy<44>_rt_8993 ;
  wire \picorv32/Mcount_count_instr_cy<43>_rt_8994 ;
  wire \picorv32/Mcount_count_instr_cy<42>_rt_8995 ;
  wire \picorv32/Mcount_count_instr_cy<41>_rt_8996 ;
  wire \picorv32/Mcount_count_instr_cy<40>_rt_8997 ;
  wire \picorv32/Mcount_count_instr_cy<39>_rt_8998 ;
  wire \picorv32/Mcount_count_instr_cy<38>_rt_8999 ;
  wire \picorv32/Mcount_count_instr_cy<37>_rt_9000 ;
  wire \picorv32/Mcount_count_instr_cy<36>_rt_9001 ;
  wire \picorv32/Mcount_count_instr_cy<35>_rt_9002 ;
  wire \picorv32/Mcount_count_instr_cy<34>_rt_9003 ;
  wire \picorv32/Mcount_count_instr_cy<33>_rt_9004 ;
  wire \picorv32/Mcount_count_instr_cy<32>_rt_9005 ;
  wire \picorv32/Mcount_count_instr_cy<31>_rt_9006 ;
  wire \picorv32/Mcount_count_instr_cy<30>_rt_9007 ;
  wire \picorv32/Mcount_count_instr_cy<29>_rt_9008 ;
  wire \picorv32/Mcount_count_instr_cy<28>_rt_9009 ;
  wire \picorv32/Mcount_count_instr_cy<27>_rt_9010 ;
  wire \picorv32/Mcount_count_instr_cy<26>_rt_9011 ;
  wire \picorv32/Mcount_count_instr_cy<25>_rt_9012 ;
  wire \picorv32/Mcount_count_instr_cy<24>_rt_9013 ;
  wire \picorv32/Mcount_count_instr_cy<23>_rt_9014 ;
  wire \picorv32/Mcount_count_instr_cy<22>_rt_9015 ;
  wire \picorv32/Mcount_count_instr_cy<21>_rt_9016 ;
  wire \picorv32/Mcount_count_instr_cy<20>_rt_9017 ;
  wire \picorv32/Mcount_count_instr_cy<19>_rt_9018 ;
  wire \picorv32/Mcount_count_instr_cy<18>_rt_9019 ;
  wire \picorv32/Mcount_count_instr_cy<17>_rt_9020 ;
  wire \picorv32/Mcount_count_instr_cy<16>_rt_9021 ;
  wire \picorv32/Mcount_count_instr_cy<15>_rt_9022 ;
  wire \picorv32/Mcount_count_instr_cy<14>_rt_9023 ;
  wire \picorv32/Mcount_count_instr_cy<13>_rt_9024 ;
  wire \picorv32/Mcount_count_instr_cy<12>_rt_9025 ;
  wire \picorv32/Mcount_count_instr_cy<11>_rt_9026 ;
  wire \picorv32/Mcount_count_instr_cy<10>_rt_9027 ;
  wire \picorv32/Mcount_count_instr_cy<9>_rt_9028 ;
  wire \picorv32/Mcount_count_instr_cy<8>_rt_9029 ;
  wire \picorv32/Mcount_count_instr_cy<7>_rt_9030 ;
  wire \picorv32/Mcount_count_instr_cy<6>_rt_9031 ;
  wire \picorv32/Mcount_count_instr_cy<5>_rt_9032 ;
  wire \picorv32/Mcount_count_instr_cy<4>_rt_9033 ;
  wire \picorv32/Mcount_count_instr_cy<3>_rt_9034 ;
  wire \picorv32/Mcount_count_instr_cy<2>_rt_9035 ;
  wire \picorv32/Mcount_count_instr_cy<1>_rt_9036 ;
  wire \picorv32/_n1587<2>1 ;
  wire \picorv32/_n1587<3>1_9038 ;
  wire \picorv32/_n1587<4>1 ;
  wire \picorv32/_n1587<5>1 ;
  wire \picorv32/_n1587<6>1 ;
  wire \picorv32/_n1587<7>1 ;
  wire \picorv32/_n1587<8>1 ;
  wire \picorv32/_n1587<9>1 ;
  wire \picorv32/_n1587<10>1 ;
  wire \picorv32/_n1587<11>1 ;
  wire \picorv32/_n1587<12>1 ;
  wire \picorv32/_n1587<13>11_9048 ;
  wire \picorv32/_n1587<14>1 ;
  wire \picorv32/_n1587<15>1 ;
  wire \picorv32/_n1587<16>1 ;
  wire \picorv32/_n1587<17>1 ;
  wire \picorv32/_n1587<18>1 ;
  wire \picorv32/_n1587<19>1 ;
  wire \picorv32/_n1587<20>1 ;
  wire \picorv32/_n1587<21>1 ;
  wire \picorv32/_n1587<22>1 ;
  wire \picorv32/_n1587<23>1 ;
  wire \picorv32/_n1587<24>1 ;
  wire \picorv32/_n1587<25>1 ;
  wire \picorv32/_n1587<26>1 ;
  wire \picorv32/_n1587<27>1 ;
  wire \picorv32/_n1587<28>1_9063 ;
  wire \picorv32/_n1587<29>1_9064 ;
  wire \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<0>_rt_9065 ;
  wire \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<30>_rt_9066 ;
  wire \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<29>_rt_9067 ;
  wire \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<28>_rt_9068 ;
  wire \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<27>_rt_9069 ;
  wire \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<26>_rt_9070 ;
  wire \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<25>_rt_9071 ;
  wire \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<24>_rt_9072 ;
  wire \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<23>_rt_9073 ;
  wire \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<22>_rt_9074 ;
  wire \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<21>_rt_9075 ;
  wire \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<20>_rt_9076 ;
  wire \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<19>_rt_9077 ;
  wire \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<18>_rt_9078 ;
  wire \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<17>_rt_9079 ;
  wire \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<16>_rt_9080 ;
  wire \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<15>_rt_9081 ;
  wire \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<14>_rt_9082 ;
  wire \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<13>_rt_9083 ;
  wire \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<12>_rt_9084 ;
  wire \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<11>_rt_9085 ;
  wire \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<10>_rt_9086 ;
  wire \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<9>_rt_9087 ;
  wire \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<8>_rt_9088 ;
  wire \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<7>_rt_9089 ;
  wire \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<6>_rt_9090 ;
  wire \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<5>_rt_9091 ;
  wire \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<4>_rt_9092 ;
  wire \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<3>_rt_9093 ;
  wire \Mcount_basesoc_ctrl_bus_errors_xor<31>_rt_9094 ;
  wire \picorv32/Mcount_count_cycle_xor<63>_rt_9095 ;
  wire \picorv32/Mcount_count_instr_xor<63>_rt_9096 ;
  wire \picorv32/_n1587<1>1 ;
  wire \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_xor<31>_rt_9098 ;
  wire \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_xor<0>_rt_9099 ;
  wire N1049;
  wire N1051;
  wire N1053;
  wire N1055;
  wire N1057;
  wire N1059;
  wire N1061;
  wire N1063;
  wire N1065;
  wire N1071;
  wire N1073;
  wire N1075;
  wire N1077;
  wire N1079;
  wire N1081;
  wire N1083;
  wire N1085;
  wire N1087;
  wire N1089;
  wire N1091;
  wire N1093;
  wire N1095;
  wire N1101;
  wire N1103;
  wire N1105;
  wire N1109;
  wire N1111;
  wire N1113;
  wire N1117;
  wire N1119;
  wire N1179;
  wire N1181;
  wire N1183;
  wire N1187;
  wire N1190;
  wire N1191;
  wire N1192;
  wire N1193;
  wire N1194;
  wire N1195;
  wire N1196;
  wire N1197;
  wire N1198;
  wire N1199;
  wire N1200;
  wire N1203;
  wire N1204;
  wire N1205;
  wire N1206;
  wire N1211;
  wire N1213;
  wire N1219;
  wire N1221;
  wire N1223;
  wire N1225;
  wire N1227;
  wire N1229;
  wire N1231;
  wire N1233;
  wire N1235;
  wire N1237;
  wire N1239;
  wire N1243;
  wire N1244;
  wire N1245;
  wire N1246;
  wire N1247;
  wire N1248;
  wire N1249;
  wire N1250;
  wire N1251;
  wire N1252;
  wire N1253;
  wire N1254;
  wire N1255;
  wire N1256;
  wire N1257;
  wire spiflash_miso1_rstpot_9177;
  wire spiflash_clk1_rstpot_9178;
  wire basesoc_bus_wishbone_ack_rstpot_9179;
  wire basesoc_timer0_eventmanager_storage_full_rstpot_9180;
  wire spiflash_bitbang_en_storage_full_rstpot_9181;
  wire basesoc_timer0_en_storage_full_rstpot_9182;
  wire \picorv32/pcpi_valid_rstpot_9183 ;
  wire \picorv32/pcpi_mul/mul_waiting_rstpot_9184 ;
  wire basesoc_sram_bus_ack_rstpot_9185;
  wire basesoc_interface_we_rstpot_9186;
  wire ddrphy_phase_sel_rstpot_9187;
  wire \picorv32/is_lui_auipc_jal_jalr_addi_add_sub_rstpot_9188 ;
  wire \picorv32/pcpi_mul/pcpi_wr_rstpot ;
  wire \picorv32/pcpi_div/pcpi_wait_q_rstpot_9190 ;
  wire \picorv32/pcpi_div/pcpi_wait_rstpot_9191 ;
  wire \picorv32/pcpi_div/outsign_rstpot_9192 ;
  wire \picorv32/mem_instr_rstpot1_9193 ;
  wire N1275;
  wire basesoc_sdram_bankmachine2_cmd_buffer_lookahead_do_read1_rstpot;
  wire basesoc_sdram_bankmachine0_cmd_buffer_lookahead_do_read1_rstpot;
  wire basesoc_sdram_bankmachine1_cmd_buffer_lookahead_do_read1_rstpot;
  wire basesoc_sdram_bankmachine3_cmd_buffer_lookahead_do_read1_rstpot;
  wire N1282;
  wire N1283;
  wire N1285;
  wire N1286;
  wire N1288;
  wire N1289;
  wire N1291;
  wire N1292;
  wire N1294;
  wire N1296;
  wire N1298;
  wire N1300;
  wire N1301;
  wire N1303;
  wire N1305;
  wire basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level_0_rstpot_9214;
  wire basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level_1_rstpot_9215;
  wire basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level_2_rstpot_9216;
  wire basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level_0_rstpot_9217;
  wire basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level_1_rstpot_9218;
  wire basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level_2_rstpot_9219;
  wire basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level_0_rstpot_9220;
  wire basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level_1_rstpot_9221;
  wire basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level_0_rstpot_9222;
  wire basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level_1_rstpot_9223;
  wire basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level_2_rstpot_9224;
  wire N1307;
  wire N1308;
  wire N1309;
  wire N1311;
  wire N1312;
  wire N1313;
  wire N1315;
  wire N1316;
  wire N1318;
  wire N1321;
  wire N1324;
  wire N1327;
  wire N1328;
  wire basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level_3_rstpot_9238;
  wire basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level_3_rstpot_9239;
  wire basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level_3_rstpot_9240;
  wire basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level_2_rstpot_9241;
  wire basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level_3_rstpot_9242;
  wire N1330;
  wire N1332;
  wire N1334;
  wire N1336;
  wire N1337;
  wire N1339;
  wire N1340;
  wire N1342;
  wire N1343;
  wire N1345;
  wire N1346;
  wire N1348;
  wire N1349;
  wire N1351;
  wire N1352;
  wire N1354;
  wire N1355;
  wire N1357;
  wire N1359;
  wire N1361;
  wire N1363;
  wire N1365;
  wire N1367;
  wire N1368;
  wire N1403;
  wire N1407;
  wire N1408;
  wire N1410;
  wire N1411;
  wire N1413;
  wire N1414;
  wire N1416;
  wire N1417;
  wire N1428;
  wire N1429;
  wire N1431;
  wire N1432;
  wire N1434;
  wire N1435;
  wire N1437;
  wire N1438;
  wire N1443;
  wire N1447;
  wire N1449;
  wire N1450;
  wire N1452;
  wire N1473;
  wire N1475;
  wire N1476;
  wire N1477;
  wire N1479;
  wire N1480;
  wire N1481;
  wire N1483;
  wire N1484;
  wire N1485;
  wire N1487;
  wire N1488;
  wire N1490;
  wire N1491;
  wire N1493;
  wire N1494;
  wire N1496;
  wire N1497;
  wire N1499;
  wire N1503;
  wire N1505;
  wire N1507;
  wire N1508;
  wire N1510;
  wire N1512;
  wire N1514;
  wire N1515;
  wire N1517;
  wire N1518;
  wire N1520;
  wire N1522;
  wire N1524;
  wire N1525;
  wire N1527;
  wire N1528;
  wire N1532;
  wire N1534;
  wire N1536;
  wire N1538;
  wire N1544;
  wire N1546;
  wire N1548;
  wire N1549;
  wire N1551;
  wire N1553;
  wire N1555;
  wire N1557;
  wire N1559;
  wire N1561;
  wire N1563;
  wire N1565;
  wire N1567;
  wire N1568;
  wire N1570;
  wire N1571;
  wire N1573;
  wire N1574;
  wire N1576;
  wire N1577;
  wire N1601;
  wire N1603;
  wire N1605;
  wire N1607;
  wire N1619;
  wire N1620;
  wire basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume_0_rstpot_9354;
  wire basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume_1_rstpot_9355;
  wire basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume_2_rstpot_9356;
  wire basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume_0_rstpot_9357;
  wire basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume_1_rstpot_9358;
  wire basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume_2_rstpot_9359;
  wire basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume_0_rstpot_9360;
  wire basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume_1_rstpot_9361;
  wire basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume_2_rstpot_9362;
  wire basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume_0_rstpot_9363;
  wire basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume_1_rstpot_9364;
  wire basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume_2_rstpot_9365;
  wire N1622;
  wire N1623;
  wire basesoc_sdram_bankmachine0_cmd_buffer_valid_n_rstpot_9368;
  wire basesoc_sdram_bankmachine1_cmd_buffer_valid_n_rstpot_9369;
  wire basesoc_sdram_bankmachine2_cmd_buffer_valid_n_rstpot_9370;
  wire basesoc_sdram_bankmachine3_cmd_buffer_valid_n_rstpot_9371;
  wire basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_8_rstpot_9372;
  wire basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_9_rstpot_9373;
  wire basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_10_rstpot_9374;
  wire basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_11_rstpot_9375;
  wire basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_12_rstpot_9376;
  wire basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_13_rstpot_9377;
  wire basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_14_rstpot_9378;
  wire basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_15_rstpot_9379;
  wire basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_16_rstpot_9380;
  wire basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_17_rstpot_9381;
  wire basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_18_rstpot_9382;
  wire basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_19_rstpot_9383;
  wire basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_20_rstpot_9384;
  wire basesoc_sdram_bankmachine0_cmd_buffer_source_payload_we_rstpot_9385;
  wire basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_8_rstpot_9386;
  wire basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_9_rstpot_9387;
  wire basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_10_rstpot_9388;
  wire basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_11_rstpot_9389;
  wire basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_12_rstpot_9390;
  wire basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_13_rstpot_9391;
  wire basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_14_rstpot_9392;
  wire basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_15_rstpot_9393;
  wire basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_16_rstpot_9394;
  wire basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_17_rstpot_9395;
  wire basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_18_rstpot_9396;
  wire basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_19_rstpot_9397;
  wire basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_20_rstpot_9398;
  wire basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_8_rstpot_9399;
  wire basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_9_rstpot_9400;
  wire basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_10_rstpot_9401;
  wire basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_11_rstpot_9402;
  wire basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_12_rstpot_9403;
  wire basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_13_rstpot_9404;
  wire basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_14_rstpot_9405;
  wire basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_15_rstpot_9406;
  wire basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_16_rstpot_9407;
  wire basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_17_rstpot_9408;
  wire basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_18_rstpot_9409;
  wire basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_19_rstpot_9410;
  wire basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_20_rstpot_9411;
  wire basesoc_sdram_bankmachine3_cmd_buffer_source_payload_we_rstpot_9412;
  wire basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_8_rstpot_9413;
  wire basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_9_rstpot_9414;
  wire basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_10_rstpot_9415;
  wire basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_11_rstpot_9416;
  wire basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_12_rstpot_9417;
  wire basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_13_rstpot_9418;
  wire basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_14_rstpot_9419;
  wire basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_15_rstpot_9420;
  wire basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_16_rstpot_9421;
  wire basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_17_rstpot_9422;
  wire basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_18_rstpot_9423;
  wire basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_19_rstpot_9424;
  wire basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_20_rstpot_9425;
  wire N1625;
  wire N1626;
  wire N1627;
  wire N1629;
  wire N1630;
  wire N1631;
  wire N1633;
  wire N1634;
  wire N1635;
  wire N1637;
  wire N1638;
  wire N1639;
  wire N1641;
  wire N1642;
  wire N1644;
  wire N1671;
  wire N1672;
  wire N1674;
  wire N1677;
  wire N1680;
  wire N1683;
  wire Mmux_basesoc_sdram_bankmachine0_cmd_payload_is_write21_lut_9447;
  wire Mmux_basesoc_sdram_bankmachine1_cmd_payload_is_write21_lut_9448;
  wire Mmux_basesoc_sdram_bankmachine2_cmd_payload_is_write21_lut_9449;
  wire Mmux_basesoc_sdram_bankmachine3_cmd_payload_is_write21_lut_9450;
  wire Mmux_basesoc_sdram_bankmachine2_auto_precharge11_lut_9451;
  wire Mmux_basesoc_sdram_bankmachine0_auto_precharge11_lut_9452;
  wire Mmux_basesoc_sdram_bankmachine1_auto_precharge11_lut_9453;
  wire Mmux_basesoc_sdram_bankmachine3_auto_precharge11_lut_9454;
  wire basesoc_sram_bus_ack_basesoc_interface1_wb_sdram_ack_OR_216_o1_lut_9455;
  wire \basesoc_tag_do_tag[20]_GND_1_o_equal_403_o_l1 ;
  wire basesoc_sram_bus_ack_basesoc_interface1_wb_sdram_ack_OR_216_o1_lut1_9457;
  wire N1686;
  wire N1688;
  wire N1690;
  wire N1692;
  wire N1694;
  wire N1695;
  wire N1718;
  wire N1719;
  wire N1721;
  wire N1722;
  wire N1727;
  wire N1729;
  wire N1730;
  wire N1732;
  wire N1733;
  wire N1735;
  wire N1736;
  wire N1738;
  wire N1739;
  wire N1741;
  wire N1742;
  wire N1744;
  wire N1745;
  wire N1747;
  wire N1748;
  wire N1750;
  wire N1751;
  wire N1753;
  wire N1754;
  wire N1756;
  wire N1757;
  wire N1759;
  wire N1760;
  wire N1762;
  wire N1763;
  wire N1765;
  wire N1766;
  wire N1768;
  wire N1769;
  wire N1771;
  wire N1772;
  wire N1774;
  wire N1775;
  wire N1777;
  wire N1778;
  wire N1780;
  wire N1781;
  wire N1783;
  wire N1784;
  wire N1786;
  wire N1787;
  wire N1789;
  wire N1790;
  wire N1792;
  wire N1793;
  wire N1795;
  wire N1796;
  wire N1798;
  wire N1799;
  wire N1801;
  wire N1802;
  wire N1804;
  wire N1809;
  wire N1810;
  wire N1811;
  wire N1812;
  wire N1813;
  wire N1814;
  wire N1815;
  wire N1816;
  wire N1817;
  wire N1818;
  wire N1819;
  wire N1820;
  wire N1821;
  wire N1822;
  wire N1823;
  wire N1824;
  wire N1825;
  wire N1826;
  wire N1827;
  wire N1828;
  wire N1829;
  wire N1830;
  wire N1831;
  wire N1832;
  wire N1833;
  wire N1834;
  wire N1835;
  wire N1836;
  wire N1837;
  wire N1838;
  wire N1839;
  wire N1840;
  wire N1841;
  wire N1842;
  wire N1843;
  wire N1844;
  wire N1845;
  wire N1846;
  wire N1847;
  wire N1848;
  wire N1849;
  wire N1850;
  wire N1851;
  wire N1852;
  wire N1853;
  wire N1854;
  wire N1855;
  wire N1856;
  wire N1857;
  wire N1858;
  wire N1859;
  wire N1860;
  wire N1861;
  wire N1862;
  wire N1863;
  wire N1864;
  wire N1865;
  wire N1866;
  wire N1867;
  wire N1868;
  wire N1869;
  wire N1870;
  wire N1871;
  wire N1872;
  wire N1873;
  wire N1874;
  wire N1875;
  wire N1876;
  wire N1877;
  wire N1878;
  wire N1879;
  wire N1880;
  wire N1881;
  wire N1882;
  wire N1883;
  wire N1884;
  wire N1885;
  wire N1886;
  wire N1887;
  wire N1888;
  wire N1889;
  wire N1890;
  wire N1891;
  wire N1892;
  wire N1893;
  wire N1894;
  wire N1895;
  wire N1896;
  wire N1897;
  wire N1898;
  wire N1899;
  wire N1900;
  wire N1901;
  wire N1902;
  wire N1903;
  wire N1904;
  wire N1905;
  wire N1906;
  wire N1907;
  wire N1908;
  wire N1909;
  wire N1910;
  wire N1911;
  wire N1912;
  wire N1913;
  wire N1914;
  wire N1915;
  wire N1916;
  wire N1917;
  wire N1918;
  wire N1919;
  wire N1920;
  wire N1921;
  wire N1922;
  wire N1923;
  wire N1924;
  wire N1925;
  wire N1926;
  wire N1927;
  wire N1928;
  wire N1929;
  wire N1930;
  wire N1931;
  wire N1932;
  wire N1933;
  wire N1934;
  wire N1935;
  wire N1936;
  wire N1937;
  wire N1938;
  wire N1939;
  wire ddrphy_record0_cke_BRB0_9651;
  wire ddrphy_record0_cke_BRB1_9652;
  wire basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_0_BRB0_9653;
  wire basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_0_BRB1_9654;
  wire basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_0_BRB2_9655;
  wire basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_1_BRB1_9656;
  wire basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_1_BRB2_9657;
  wire basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_2_BRB1_9658;
  wire basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_2_BRB2_9659;
  wire basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_3_BRB1_9660;
  wire basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_3_BRB2_9661;
  wire basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_4_BRB1_9662;
  wire basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_4_BRB2_9663;
  wire basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_5_BRB1_9664;
  wire basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_5_BRB2_9665;
  wire basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_6_BRB1_9666;
  wire basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_6_BRB2_9667;
  wire basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_7_BRB1_9668;
  wire basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_7_BRB2_9669;
  wire basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_0_BRB0_9670;
  wire basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_0_BRB1_9671;
  wire basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_0_BRB2_9672;
  wire basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_1_BRB1_9673;
  wire basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_1_BRB2_9674;
  wire basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_2_BRB1_9675;
  wire basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_2_BRB2_9676;
  wire basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_3_BRB1_9677;
  wire basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_3_BRB2_9678;
  wire basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_4_BRB1_9679;
  wire basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_4_BRB2_9680;
  wire basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_5_BRB1_9681;
  wire basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_5_BRB2_9682;
  wire basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_6_BRB1_9683;
  wire basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_6_BRB2_9684;
  wire basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_7_BRB1_9685;
  wire basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_7_BRB2_9686;
  wire basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_0_BRB0_9687;
  wire basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_0_BRB1_9688;
  wire basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_0_BRB2_9689;
  wire basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_1_BRB1_9690;
  wire basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_1_BRB2_9691;
  wire basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_2_BRB1_9692;
  wire basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_2_BRB2_9693;
  wire basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_3_BRB1_9694;
  wire basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_3_BRB2_9695;
  wire basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_4_BRB1_9696;
  wire basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_4_BRB2_9697;
  wire basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_5_BRB1_9698;
  wire basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_5_BRB2_9699;
  wire basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_6_BRB1_9700;
  wire basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_6_BRB2_9701;
  wire basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_7_BRB1_9702;
  wire basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_7_BRB2_9703;
  wire basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_0_BRB0_9704;
  wire basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_0_BRB1_9705;
  wire basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_0_BRB2_9706;
  wire basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_1_BRB1_9707;
  wire basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_1_BRB2_9708;
  wire basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_2_BRB1_9709;
  wire basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_2_BRB2_9710;
  wire basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_3_BRB1_9711;
  wire basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_3_BRB2_9712;
  wire basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_4_BRB1_9713;
  wire basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_4_BRB2_9714;
  wire basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_5_BRB1_9715;
  wire basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_5_BRB2_9716;
  wire basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_6_BRB1_9717;
  wire basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_6_BRB2_9718;
  wire basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_7_BRB1_9719;
  wire basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_7_BRB2_9720;
  wire basesoc_sdram_twtrcon_count_1_BRB0_9721;
  wire basesoc_sdram_twtrcon_count_1_BRB1_9722;
  wire basesoc_sdram_twtrcon_count_1_BRB2_9723;
  wire basesoc_sdram_twtrcon_count_1_BRB3_9724;
  wire \picorv32/is_beq_bne_blt_bge_bltu_bgeu_BRB0_9725 ;
  wire \picorv32/is_beq_bne_blt_bge_bltu_bgeu_BRB1_9726 ;
  wire \picorv32/is_beq_bne_blt_bge_bltu_bgeu_BRB2_9727 ;
  wire \picorv32/is_beq_bne_blt_bge_bltu_bgeu_BRB3_9728 ;
  wire ddrphy_rddata_sr_4_BRB2_9729;
  wire basesoc_sdram_bankmachine0_twtpcon_count_1_BRB0_9730;
  wire basesoc_sdram_bankmachine0_twtpcon_count_1_BRB1_9731;
  wire basesoc_sdram_bankmachine0_twtpcon_count_1_BRB2_9732;
  wire basesoc_sdram_bankmachine0_twtpcon_count_1_BRB3_9733;
  wire basesoc_sdram_bankmachine0_twtpcon_count_1_BRB4_9734;
  wire basesoc_sdram_bankmachine1_twtpcon_count_1_BRB0_9735;
  wire basesoc_sdram_bankmachine1_twtpcon_count_1_BRB1_9736;
  wire basesoc_sdram_bankmachine1_twtpcon_count_1_BRB2_9737;
  wire basesoc_sdram_bankmachine1_twtpcon_count_1_BRB3_9738;
  wire basesoc_sdram_bankmachine1_twtpcon_count_1_BRB4_9739;
  wire basesoc_sdram_bankmachine2_twtpcon_count_1_BRB0_9740;
  wire basesoc_sdram_bankmachine2_twtpcon_count_1_BRB1_9741;
  wire basesoc_sdram_bankmachine2_twtpcon_count_1_BRB2_9742;
  wire basesoc_sdram_bankmachine2_twtpcon_count_1_BRB3_9743;
  wire basesoc_sdram_bankmachine2_twtpcon_count_1_BRB4_9744;
  wire basesoc_sdram_bankmachine3_twtpcon_count_1_BRB0_9745;
  wire basesoc_sdram_bankmachine3_twtpcon_count_1_BRB1_9746;
  wire basesoc_sdram_bankmachine3_twtpcon_count_1_BRB2_9747;
  wire basesoc_sdram_bankmachine3_twtpcon_count_1_BRB3_9748;
  wire basesoc_sdram_bankmachine3_twtpcon_count_1_BRB4_9749;
  wire basesoc_sdram_bankmachine0_twtpcon_count_0_BRB0_9750;
  wire basesoc_sdram_bankmachine0_twtpcon_count_0_BRB1_9751;
  wire basesoc_sdram_bankmachine0_twtpcon_count_0_BRB2_9752;
  wire basesoc_sdram_bankmachine0_twtpcon_count_0_BRB3_9753;
  wire basesoc_sdram_bankmachine0_twtpcon_count_0_BRB4_9754;
  wire basesoc_sdram_bankmachine1_twtpcon_count_0_BRB0_9755;
  wire basesoc_sdram_bankmachine1_twtpcon_count_0_BRB1_9756;
  wire basesoc_sdram_bankmachine1_twtpcon_count_0_BRB2_9757;
  wire basesoc_sdram_bankmachine1_twtpcon_count_0_BRB3_9758;
  wire basesoc_sdram_bankmachine1_twtpcon_count_0_BRB4_9759;
  wire basesoc_sdram_bankmachine2_twtpcon_count_0_BRB0_9760;
  wire basesoc_sdram_bankmachine2_twtpcon_count_0_BRB1_9761;
  wire basesoc_sdram_bankmachine2_twtpcon_count_0_BRB2_9762;
  wire basesoc_sdram_bankmachine2_twtpcon_count_0_BRB3_9763;
  wire basesoc_sdram_bankmachine2_twtpcon_count_0_BRB4_9764;
  wire basesoc_sdram_bankmachine3_twtpcon_count_0_BRB0_9765;
  wire basesoc_sdram_bankmachine3_twtpcon_count_0_BRB1_9766;
  wire basesoc_sdram_bankmachine3_twtpcon_count_0_BRB2_9767;
  wire basesoc_sdram_bankmachine3_twtpcon_count_0_BRB3_9768;
  wire basesoc_sdram_bankmachine3_twtpcon_count_0_BRB4_9769;
  wire new_master_wdata_ready_BRB0_9770;
  wire N2092;
  wire N2093;
  wire N2094;
  wire new_master_wdata_ready_BRB4_9774;
  wire N2096;
  wire new_master_rdata_valid0_BRB0_9776;
  wire new_master_rdata_valid0_BRB1_9777;
  wire N2099;
  wire new_master_rdata_valid0_BRB3_9779;
  wire new_master_rdata_valid0_BRB4_9780;
  wire N2102;
  wire basesoc_sdram_dfi_p1_wrdata_en_BRB0_9782;
  wire basesoc_sdram_dfi_p1_wrdata_en_BRB1_9783;
  wire basesoc_sdram_dfi_p1_wrdata_en_BRB2_9784;
  wire basesoc_sdram_dfi_p1_wrdata_en_BRB3_9785;
  wire basesoc_sdram_dfi_p1_wrdata_en_BRB4_9786;
  wire N2108;
  wire basesoc_csrbankarray_interface3_bank_bus_dat_r_6_BRB0_9788;
  wire basesoc_csrbankarray_interface3_bank_bus_dat_r_6_BRB1_9789;
  wire basesoc_csrbankarray_interface3_bank_bus_dat_r_6_BRB2_9790;
  wire basesoc_csrbankarray_interface3_bank_bus_dat_r_6_BRB3_9791;
  wire basesoc_csrbankarray_interface3_bank_bus_dat_r_6_BRB4_9792;
  wire basesoc_csrbankarray_interface3_bank_bus_dat_r_6_BRB5_9793;
  wire multiplexer_state_FSM_FFd1_BRB0_9794;
  wire multiplexer_state_FSM_FFd1_BRB1_9795;
  wire multiplexer_state_FSM_FFd1_BRB2_9796;
  wire multiplexer_state_FSM_FFd1_BRB3_9797;
  wire multiplexer_state_FSM_FFd1_BRB4_9798;
  wire multiplexer_state_FSM_FFd1_BRB5_9799;
  wire basesoc_sdram_bankmachine0_twtpcon_count_2_BRB0_9800;
  wire basesoc_sdram_bankmachine0_twtpcon_count_2_BRB1_9801;
  wire basesoc_sdram_bankmachine0_twtpcon_count_2_BRB2_9802;
  wire basesoc_sdram_bankmachine0_twtpcon_count_2_BRB3_9803;
  wire basesoc_sdram_bankmachine1_twtpcon_count_2_BRB0_9804;
  wire basesoc_sdram_bankmachine1_twtpcon_count_2_BRB1_9805;
  wire basesoc_sdram_bankmachine1_twtpcon_count_2_BRB2_9806;
  wire basesoc_sdram_bankmachine1_twtpcon_count_2_BRB3_9807;
  wire basesoc_sdram_bankmachine2_twtpcon_count_2_BRB0_9808;
  wire basesoc_sdram_bankmachine2_twtpcon_count_2_BRB1_9809;
  wire basesoc_sdram_bankmachine2_twtpcon_count_2_BRB2_9810;
  wire basesoc_sdram_bankmachine2_twtpcon_count_2_BRB3_9811;
  wire basesoc_sdram_bankmachine3_twtpcon_count_2_BRB0_9812;
  wire basesoc_sdram_bankmachine3_twtpcon_count_2_BRB1_9813;
  wire basesoc_sdram_bankmachine3_twtpcon_count_2_BRB2_9814;
  wire basesoc_sdram_bankmachine3_twtpcon_count_2_BRB3_9815;
  wire \picorv32/cpu_state_FSM_FFd2_BRB0_9816 ;
  wire \picorv32/cpu_state_FSM_FFd2_BRB1_9817 ;
  wire \picorv32/cpu_state_FSM_FFd2_BRB2_9818 ;
  wire \picorv32/cpu_state_FSM_FFd2_BRB3_9819 ;
  wire \picorv32/cpu_state_FSM_FFd2_BRB4_9820 ;
  wire \picorv32/cpu_state_FSM_FFd2_BRB5_9821 ;
  wire \picorv32/cpu_state_FSM_FFd1_BRB2_9822 ;
  wire \picorv32/cpu_state_FSM_FFd1_BRB5_9823 ;
  wire \picorv32/cpu_state_FSM_FFd4_BRB3_9824 ;
  wire \picorv32/cpu_state_FSM_FFd4_BRB4_9825 ;
  wire \picorv32/cpu_state_FSM_FFd4_BRB5_9826 ;
  wire \picorv32/decoder_pseudo_trigger_BRB2_9827 ;
  wire \picorv32/decoder_pseudo_trigger_BRB3_9828 ;
  wire \picorv32/decoder_pseudo_trigger_BRB4_9829 ;
  wire \picorv32/decoder_pseudo_trigger_BRB5_9830 ;
  wire \picorv32/decoder_trigger_BRB0_9831 ;
  wire \picorv32/decoder_trigger_BRB2_9832 ;
  wire N2172;
  wire \picorv32/decoder_trigger_BRB4_9834 ;
  wire \picorv32/is_alu_reg_imm_BRB0_9835 ;
  wire \picorv32/is_alu_reg_imm_BRB1_9836 ;
  wire \picorv32/is_alu_reg_imm_BRB2_9837 ;
  wire \picorv32/is_alu_reg_imm_BRB3_9838 ;
  wire \picorv32/is_alu_reg_imm_BRB4_9839 ;
  wire \picorv32/is_alu_reg_imm_BRB5_9840 ;
  wire \picorv32/mem_wordsize_1_BRB0_9841 ;
  wire \picorv32/mem_wordsize_1_BRB1_9842 ;
  wire \picorv32/mem_wordsize_1_BRB2_9843 ;
  wire \picorv32/mem_wordsize_1_BRB3_9844 ;
  wire \picorv32/mem_wordsize_1_BRB4_9845 ;
  wire \picorv32/mem_wordsize_1_BRB5_9846 ;
  wire \picorv32/mem_wordsize_0_BRB1_9847 ;
  wire \picorv32/mem_wordsize_0_BRB2_9848 ;
  wire \picorv32/mem_wordsize_0_BRB3_9849 ;
  wire \picorv32/mem_wordsize_0_BRB4_9850 ;
  wire \picorv32/mem_wordsize_0_BRB5_9851 ;
  wire \picorv32/is_alu_reg_reg_BRB1_9852 ;
  wire \picorv32/is_alu_reg_reg_BRB5_9853 ;
  wire \picorv32/is_sb_sh_sw_BRB4_9854 ;
  wire \picorv32/latched_is_lb_BRB0_9855 ;
  wire \picorv32/latched_is_lb_BRB1_9856 ;
  wire \picorv32/latched_is_lb_BRB2_9857 ;
  wire \picorv32/latched_is_lb_BRB3_9858 ;
  wire \picorv32/latched_is_lb_BRB4_9859 ;
  wire \picorv32/latched_is_lb_BRB5_9860 ;
  wire \picorv32/latched_is_lh_BRB0_9861 ;
  wire \picorv32/latched_is_lh_BRB2_9862 ;
  wire \picorv32/latched_is_lh_BRB3_9863 ;
  wire \picorv32/latched_is_lh_BRB5_9864 ;
  wire \picorv32/latched_is_lu_BRB0_9865 ;
  wire \picorv32/latched_is_lu_BRB2_9866 ;
  wire \picorv32/latched_is_lu_BRB3_9867 ;
  wire \picorv32/latched_is_lu_BRB5_9868 ;
  wire \picorv32/mem_do_wdata_BRB1_9869 ;
  wire \picorv32/mem_do_wdata_BRB5_9870 ;
  wire \picorv32/mem_do_rdata_BRB1_9871 ;
  wire \picorv32/mem_do_rinst_BRB2_9872 ;
  wire \picorv32/mem_do_rinst_BRB3_9873 ;
  wire N2239;
  wire N2240;
  wire \picorv32/mem_do_prefetch_BRB2_9876 ;
  wire \picorv32/mem_do_prefetch_BRB3_9877 ;
  wire \picorv32/mem_do_prefetch_BRB4_9878 ;
  wire \picorv32/decoded_rs1_5_BRB0_9879 ;
  wire \picorv32/decoded_rs1_5_BRB1_9880 ;
  wire \picorv32/cpu_state_FSM_FFd3_BRB0_9881 ;
  wire \picorv32/cpu_state_FSM_FFd3_BRB2_9882 ;
  wire \picorv32/cpu_state_FSM_FFd3_BRB3_9883 ;
  wire \picorv32/cpu_state_FSM_FFd3_BRB4_9884 ;
  wire \picorv32/cpu_state_FSM_FFd3_BRB5_9885 ;
  wire \picorv32/reg_op1_31_BRB0_9886 ;
  wire \picorv32/reg_op1_31_BRB1_9887 ;
  wire \picorv32/reg_op1_31_BRB2_9888 ;
  wire \picorv32/reg_op1_31_BRB3_9889 ;
  wire \picorv32/reg_op1_31_BRB4_9890 ;
  wire \picorv32/reg_op1_31_BRB5_9891 ;
  wire \picorv32/reg_op1_30_BRB0_9892 ;
  wire \picorv32/reg_op1_30_BRB2_9893 ;
  wire \picorv32/reg_op1_30_BRB3_9894 ;
  wire \picorv32/reg_op1_30_BRB5_9895 ;
  wire \picorv32/reg_op1_29_BRB0_9896 ;
  wire \picorv32/reg_op1_29_BRB2_9897 ;
  wire \picorv32/reg_op1_29_BRB5_9898 ;
  wire \picorv32/reg_op1_28_BRB0_9899 ;
  wire \picorv32/reg_op1_28_BRB2_9900 ;
  wire \picorv32/reg_op1_28_BRB5_9901 ;
  wire \picorv32/reg_op1_27_BRB0_9902 ;
  wire \picorv32/reg_op1_27_BRB2_9903 ;
  wire \picorv32/reg_op1_27_BRB5_9904 ;
  wire \picorv32/reg_op1_26_BRB0_9905 ;
  wire \picorv32/reg_op1_26_BRB2_9906 ;
  wire \picorv32/reg_op1_26_BRB5_9907 ;
  wire \picorv32/reg_op1_25_BRB0_9908 ;
  wire \picorv32/reg_op1_25_BRB2_9909 ;
  wire \picorv32/reg_op1_25_BRB5_9910 ;
  wire \picorv32/reg_op1_24_BRB0_9911 ;
  wire \picorv32/reg_op1_24_BRB2_9912 ;
  wire \picorv32/reg_op1_24_BRB5_9913 ;
  wire \picorv32/is_compare_BRB0_9914 ;
  wire \picorv32/is_compare_BRB2_9915 ;
  wire \picorv32/is_compare_BRB3_9916 ;
  wire \picorv32/is_compare_BRB4_9917 ;
  wire \picorv32/is_compare_BRB5_9918 ;
  wire N2341;
  wire N2342;
  wire N2344;
  wire ddrphy_record0_ras_n_BRB0_9922;
  wire ddrphy_record0_ras_n_BRB1_9923;
  wire ddrphy_record0_ras_n_BRB2_9924;
  wire ddrphy_record0_ras_n_BRB3_9925;
  wire ddrphy_record0_ras_n_BRB4_9926;
  wire ddrphy_record0_cas_n_BRB3_9927;
  wire ddrphy_record0_cas_n_BRB4_9928;
  wire ddrphy_record0_we_n_BRB3_9929;
  wire ddrphy_record0_we_n_BRB4_9930;
  wire ddrphy_record1_cas_n_BRB1_9931;
  wire ddrphy_record1_cas_n_BRB3_9932;
  wire ddrphy_record1_cas_n_BRB4_9933;
  wire basesoc_csrbankarray_interface3_bank_bus_dat_r_0_BRB1_9934;
  wire basesoc_csrbankarray_interface3_bank_bus_dat_r_0_BRB2_9935;
  wire basesoc_csrbankarray_interface3_bank_bus_dat_r_0_BRB3_9936;
  wire basesoc_csrbankarray_interface3_bank_bus_dat_r_0_BRB4_9937;
  wire basesoc_csrbankarray_interface3_bank_bus_dat_r_0_BRB5_9938;
  wire basesoc_csrbankarray_interface3_bank_bus_dat_r_1_BRB2_9939;
  wire basesoc_csrbankarray_interface3_bank_bus_dat_r_1_BRB3_9940;
  wire basesoc_csrbankarray_interface3_bank_bus_dat_r_1_BRB4_9941;
  wire basesoc_csrbankarray_interface3_bank_bus_dat_r_1_BRB5_9942;
  wire basesoc_csrbankarray_interface3_bank_bus_dat_r_2_BRB1_9943;
  wire basesoc_csrbankarray_interface3_bank_bus_dat_r_2_BRB2_9944;
  wire basesoc_csrbankarray_interface3_bank_bus_dat_r_2_BRB3_9945;
  wire basesoc_csrbankarray_interface3_bank_bus_dat_r_2_BRB4_9946;
  wire basesoc_csrbankarray_interface3_bank_bus_dat_r_2_BRB5_9947;
  wire basesoc_csrbankarray_interface3_bank_bus_dat_r_3_BRB2_9948;
  wire basesoc_csrbankarray_interface3_bank_bus_dat_r_3_BRB4_9949;
  wire basesoc_csrbankarray_interface3_bank_bus_dat_r_3_BRB5_9950;
  wire basesoc_csrbankarray_interface3_bank_bus_dat_r_5_BRB0_9951;
  wire basesoc_csrbankarray_interface3_bank_bus_dat_r_5_BRB1_9952;
  wire basesoc_csrbankarray_interface3_bank_bus_dat_r_5_BRB2_9953;
  wire basesoc_csrbankarray_interface3_bank_bus_dat_r_5_BRB3_9954;
  wire basesoc_csrbankarray_interface3_bank_bus_dat_r_5_BRB4_9955;
  wire basesoc_csrbankarray_interface3_bank_bus_dat_r_5_BRB5_9956;
  wire basesoc_sdram_choose_cmd_grant_FSM_FFd2_BRB1_9957;
  wire N2399;
  wire N2400;
  wire \picorv32/reg_op1_23_BRB0_9960 ;
  wire \picorv32/reg_op1_23_BRB2_9961 ;
  wire \picorv32/reg_op1_23_BRB5_9962 ;
  wire \picorv32/reg_op1_22_BRB0_9963 ;
  wire \picorv32/reg_op1_22_BRB2_9964 ;
  wire \picorv32/reg_op1_22_BRB5_9965 ;
  wire basesoc_sdram_twtrcon_count_0_BRB0_9966;
  wire basesoc_sdram_twtrcon_count_0_BRB1_9967;
  wire basesoc_sdram_twtrcon_count_0_BRB4_9968;
  wire \picorv32/mem_valid_BRB0_9969 ;
  wire \picorv32/mem_valid_BRB3_9970 ;
  wire \picorv32/mem_valid_BRB5_9971 ;
  wire new_master_rdata_valid0_BRB6_9972;
  wire new_master_rdata_valid0_BRB7_9973;
  wire new_master_rdata_valid0_BRB8_9974;
  wire new_master_rdata_valid0_BRB9_9975;
  wire new_master_rdata_valid0_BRB10_9976;
  wire new_master_rdata_valid0_BRB11_9977;
  wire \picorv32/reg_op1_21_BRB0_9978 ;
  wire \picorv32/reg_op1_21_BRB2_9979 ;
  wire \picorv32/reg_op1_21_BRB5_9980 ;
  wire \picorv32/reg_op1_20_BRB0_9981 ;
  wire \picorv32/reg_op1_20_BRB2_9982 ;
  wire \picorv32/reg_op1_20_BRB5_9983 ;
  wire \picorv32/reg_op1_19_BRB0_9984 ;
  wire \picorv32/reg_op1_19_BRB2_9985 ;
  wire \picorv32/reg_op1_19_BRB5_9986 ;
  wire \picorv32/reg_op1_18_BRB0_9987 ;
  wire \picorv32/reg_op1_18_BRB2_9988 ;
  wire \picorv32/reg_op1_18_BRB5_9989 ;
  wire \picorv32/reg_op1_17_BRB0_9990 ;
  wire \picorv32/reg_op1_17_BRB2_9991 ;
  wire \picorv32/reg_op1_17_BRB5_9992 ;
  wire \picorv32/reg_op1_16_BRB0_9993 ;
  wire \picorv32/reg_op1_16_BRB2_9994 ;
  wire \picorv32/reg_op1_16_BRB5_9995 ;
  wire \picorv32/reg_op1_15_BRB0_9996 ;
  wire \picorv32/reg_op1_15_BRB2_9997 ;
  wire \picorv32/reg_op1_15_BRB5_9998 ;
  wire \picorv32/reg_op1_14_BRB0_9999 ;
  wire \picorv32/reg_op1_14_BRB2_10000 ;
  wire \picorv32/reg_op1_14_BRB5_10001 ;
  wire \picorv32/reg_op1_13_BRB0_10002 ;
  wire \picorv32/reg_op1_13_BRB2_10003 ;
  wire \picorv32/reg_op1_13_BRB5_10004 ;
  wire \picorv32/reg_op1_12_BRB0_10005 ;
  wire \picorv32/reg_op1_12_BRB2_10006 ;
  wire \picorv32/reg_op1_12_BRB5_10007 ;
  wire \picorv32/reg_op1_11_BRB0_10008 ;
  wire \picorv32/reg_op1_11_BRB2_10009 ;
  wire \picorv32/reg_op1_11_BRB5_10010 ;
  wire \picorv32/reg_op1_10_BRB0_10011 ;
  wire \picorv32/reg_op1_10_BRB2_10012 ;
  wire \picorv32/reg_op1_10_BRB5_10013 ;
  wire \picorv32/reg_op1_9_BRB0_10014 ;
  wire \picorv32/reg_op1_9_BRB2_10015 ;
  wire \picorv32/reg_op1_9_BRB5_10016 ;
  wire \picorv32/reg_op1_8_BRB0_10017 ;
  wire \picorv32/reg_op1_8_BRB2_10018 ;
  wire \picorv32/reg_op1_8_BRB5_10019 ;
  wire \picorv32/reg_op1_7_BRB0_10020 ;
  wire \picorv32/reg_op1_7_BRB2_10021 ;
  wire \picorv32/reg_op1_7_BRB5_10022 ;
  wire \picorv32/reg_op1_6_BRB0_10023 ;
  wire \picorv32/reg_op1_6_BRB2_10024 ;
  wire \picorv32/reg_op1_6_BRB5_10025 ;
  wire \picorv32/reg_op1_5_BRB0_10026 ;
  wire \picorv32/reg_op1_5_BRB2_10027 ;
  wire \picorv32/reg_op1_5_BRB5_10028 ;
  wire \picorv32/reg_op1_4_BRB0_10029 ;
  wire \picorv32/reg_op1_4_BRB2_10030 ;
  wire \picorv32/reg_op1_4_BRB5_10031 ;
  wire \picorv32/reg_op1_3_BRB0_10032 ;
  wire \picorv32/reg_op1_3_BRB2_10033 ;
  wire \picorv32/reg_op1_3_BRB5_10034 ;
  wire \picorv32/reg_op1_2_BRB0_10035 ;
  wire \picorv32/reg_op1_2_BRB2_10036 ;
  wire \picorv32/reg_op1_2_BRB5_10037 ;
  wire \picorv32/reg_op1_1_BRB0_10038 ;
  wire \picorv32/reg_op1_1_BRB2_10039 ;
  wire \picorv32/reg_op1_1_BRB5_10040 ;
  wire \picorv32/reg_op1_0_BRB0_10041 ;
  wire \picorv32/reg_op1_0_BRB2_10042 ;
  wire \picorv32/reg_op1_0_BRB5_10043 ;
  wire \picorv32/cpu_state_FSM_FFd5_BRB2_10044 ;
  wire \picorv32/cpu_state_FSM_FFd5_BRB3_10045 ;
  wire \picorv32/cpu_state_FSM_FFd5_BRB4_10046 ;
  wire \picorv32/cpu_state_FSM_FFd5_BRB5_10047 ;
  wire \picorv32/instr_auipc_BRB1_10048 ;
  wire ddrphy_rddata_sr_3_BRB2_10049;
  wire \picorv32/do_waitirq_BRB0_10050 ;
  wire \picorv32/do_waitirq_BRB2_10051 ;
  wire \picorv32/do_waitirq_BRB3_10052 ;
  wire \picorv32/do_waitirq_BRB4_10053 ;
  wire \picorv32/do_waitirq_BRB5_10054 ;
  wire \picorv32/mem_do_rinst_BRB0_10055 ;
  wire \picorv32/decoder_trigger_BRB6_10056 ;
  wire \picorv32/decoder_trigger_BRB7_10057 ;
  wire \picorv32/decoder_trigger_BRB8_10058 ;
  wire \picorv32/mem_do_rinst_BRB9_10059 ;
  wire \picorv32/mem_do_rinst_BRB10_10060 ;
  wire ddrphy_rddata_sr_2_BRB2_10061;
  wire N2619;
  wire ddrphy_rddata_sr_1_BRB0_10063;
  wire ddrphy_rddata_sr_1_BRB1_10064;
  wire ddrphy_rddata_sr_1_BRB2_10065;
  wire ddrphy_rddata_sr_1_BRB3_10066;
  wire ddrphy_rddata_sr_1_BRB4_10067;
  wire ddrphy_rddata_sr_2_BRB5_10068;
  wire ddrphy_rddata_sr_2_BRB6_10069;
  wire ddrphy_rddata_sr_2_BRB7_10070;
  wire ddrphy_rddata_sr_2_BRB8_10071;
  wire \picorv32/_n1587<2>11_10072 ;
  wire \picorv32/_n1587<4>11_10073 ;
  wire \picorv32/_n1587<5>11_10074 ;
  wire \picorv32/_n1587<6>11_10075 ;
  wire \picorv32/_n1587<7>11_10076 ;
  wire \picorv32/_n1587<8>11_10077 ;
  wire \picorv32/_n1587<9>11_10078 ;
  wire \picorv32/_n1587<10>11_10079 ;
  wire \picorv32/_n1587<11>11_10080 ;
  wire \picorv32/_n1587<12>11_10081 ;
  wire \picorv32/_n1587<14>11_10082 ;
  wire \picorv32/_n1587<15>11_10083 ;
  wire \picorv32/_n1587<16>11_10084 ;
  wire \picorv32/_n1587<17>11_10085 ;
  wire \picorv32/_n1587<18>11_10086 ;
  wire \picorv32/_n1587<19>11_10087 ;
  wire \picorv32/_n1587<20>11_10088 ;
  wire \picorv32/_n1587<21>11_10089 ;
  wire \picorv32/_n1587<22>11_10090 ;
  wire \picorv32/_n1587<23>11_10091 ;
  wire \picorv32/_n1587<24>11_10092 ;
  wire \picorv32/_n1587<25>11_10093 ;
  wire \picorv32/_n1587<26>11_10094 ;
  wire \picorv32/_n1587<27>11_10095 ;
  wire \picorv32/_n1587<1>11_10096 ;
  wire N2633;
  wire N2634;
  wire N2635;
  wire N2636;
  wire N2637;
  wire N2638;
  wire N2645;
  wire N2646;
  wire N2647;
  wire N2648;
  wire N2649;
  wire N2650;
  wire N2651;
  wire N2652;
  wire N2655;
  wire N2656;
  wire N2657;
  wire N2658;
  wire N2659;
  wire N2660;
  wire N2661;
  wire N2662;
  wire N2663;
  wire N2664;
  wire N2665;
  wire N2666;
  wire N2668;
  wire N2669;
  wire N2670;
  wire N2671;
  wire N2672;
  wire N2673;
  wire N2674;
  wire N2675;
  wire N2676;
  wire N2678;
  wire N2679;
  wire N2680;
  wire N2690;
  wire N2692;
  wire N2694;
  wire N2696;
  wire N2698;
  wire N2700;
  wire N2702;
  wire N2704;
  wire N2705;
  wire N2706;
  wire N2707;
  wire N2708;
  wire N2709;
  wire N2710;
  wire N2711;
  wire N2712;
  wire N2713;
  wire N2714;
  wire N2715;
  wire N2716;
  wire N2717;
  wire N2718;
  wire N2719;
  wire N2720;
  wire N2721;
  wire N2722;
  wire N2723;
  wire N2724;
  wire N2725;
  wire N2726;
  wire N2727;
  wire N2728;
  wire N2729;
  wire N2730;
  wire N2731;
  wire N2732;
  wire N2733;
  wire N2734;
  wire N2735;
  wire N2736;
  wire N2737;
  wire N2738;
  wire N2739;
  wire N2740;
  wire N2741;
  wire N2742;
  wire N2743;
  wire N2744;
  wire N2745;
  wire N2746;
  wire N2747;
  wire N2748;
  wire N2749;
  wire N2750;
  wire N2751;
  wire N2752;
  wire N2753;
  wire N2754;
  wire N2755;
  wire N2756;
  wire N2757;
  wire N2759;
  wire N2761;
  wire N2763;
  wire N2765;
  wire N2767;
  wire N2769;
  wire N2771;
  wire N2773;
  wire N2775;
  wire N2777;
  wire N2779;
  wire N2781;
  wire N2783;
  wire N2785;
  wire N2787;
  wire N2789;
  wire N2791;
  wire N2793;
  wire N2795;
  wire N2797;
  wire N2799;
  wire N2801;
  wire N2803;
  wire N2805;
  wire N2807;
  wire N2809;
  wire N2811;
  wire N2813;
  wire N2814;
  wire N2816;
  wire N2817;
  wire N2819;
  wire N2820;
  wire N2822;
  wire N2823;
  wire \picorv32/Mcompar_alu_ltu_cy<15>_lut_10231 ;
  wire \picorv32/Mcompar_alu_ltu_cy<14>_l1 ;
  wire \picorv32/Mcompar_alu_ltu_cy<15>_lut1_10233 ;
  wire basesoc_sdram_bankmachine2_row_open101_lut_10234;
  wire basesoc_sdram_bankmachine2_auto_precharge_l1;
  wire basesoc_sdram_bankmachine2_row_open101_lut1_10236;
  wire basesoc_sdram_bankmachine0_row_open101_lut_10237;
  wire basesoc_sdram_bankmachine0_auto_precharge_l1;
  wire basesoc_sdram_bankmachine0_row_open101_lut1_10239;
  wire basesoc_sdram_bankmachine1_row_open101_lut_10240;
  wire basesoc_sdram_bankmachine1_auto_precharge_l1;
  wire basesoc_sdram_bankmachine1_row_open101_lut1_10242;
  wire basesoc_sdram_bankmachine3_row_open101_lut_10243;
  wire basesoc_sdram_bankmachine3_auto_precharge_l1;
  wire basesoc_sdram_bankmachine3_row_open101_lut1_10245;
  wire basesoc_wait_inv1_lut_10246;
  wire N2825;
  wire N2826;
  wire \picorv32/mem_state_0_BRB0_10249 ;
  wire \picorv32/mem_state_0_BRB1_10250 ;
  wire \picorv32/mem_state_0_BRB2_10251 ;
  wire new_master_rdata_valid0_BRB12_10252;
  wire new_master_rdata_valid0_BRB13_10253;
  wire new_master_rdata_valid0_BRB14_10254;
  wire new_master_rdata_valid0_BRB15_10255;
  wire basesoc_sdram_choose_cmd_grant_FSM_FFd2_BRB0_10256;
  wire basesoc_sdram_choose_cmd_grant_FSM_FFd2_BRB2_10257;
  wire basesoc_sdram_choose_cmd_grant_FSM_FFd2_BRB6_10258;
  wire basesoc_sdram_choose_cmd_grant_FSM_FFd2_BRB7_10259;
  wire basesoc_sdram_choose_cmd_grant_FSM_FFd1_BRB0_10260;
  wire basesoc_sdram_choose_cmd_grant_FSM_FFd1_BRB4_10261;
  wire basesoc_sdram_choose_cmd_grant_FSM_FFd1_BRB5_10262;
  wire new_master_wdata_ready_BRB7_10263;
  wire new_master_wdata_ready_BRB11_10264;
  wire new_master_wdata_ready_BRB12_10265;
  wire new_master_wdata_ready_BRB16_10266;
  wire new_master_wdata_ready_BRB17_10267;
  wire new_master_wdata_ready_BRB21_10268;
  wire new_master_wdata_ready_BRB22_10269;
  wire new_master_wdata_ready_BRB26_10270;
  wire basesoc_sdram_choose_cmd_grant_FSM_FFd2_BRB4_10271;
  wire basesoc_sdram_choose_cmd_grant_FSM_FFd2_BRB9_10272;
  wire basesoc_sdram_choose_cmd_grant_FSM_FFd2_BRB12_10273;
  wire multiplexer_state_FSM_FFd2_BRB0_10274;
  wire multiplexer_state_FSM_FFd2_BRB1_10275;
  wire multiplexer_state_FSM_FFd2_BRB2_10276;
  wire basesoc_sdram_bankmachine1_cmd_buffer_source_payload_we_BRB1_10277;
  wire basesoc_sdram_bankmachine1_cmd_buffer_source_payload_we_BRB2_10278;
  wire basesoc_sdram_bankmachine2_cmd_buffer_source_payload_we_BRB1_10279;
  wire basesoc_sdram_bankmachine2_cmd_buffer_source_payload_we_BRB2_10280;
  wire N2891;
  wire N2892;
  wire N2893;
  wire N2894;
  wire N2895;
  wire N2896;
  wire N2897;
  wire N2898;
  wire N2899;
  wire N2900;
  wire N2901;
  wire N2902;
  wire N2903;
  wire N2904;
  wire N2905;
  wire N2907;
  wire N2909;
  wire N2911;
  wire N2913;
  wire N2915;
  wire N2917;
  wire N2919;
  wire N2921;
  wire N2923;
  wire N2925;
  wire N2927;
  wire N2929;
  wire N2931;
  wire N2933;
  wire N2935;
  wire \picorv32/out195_10311 ;
  wire basesoc_interface_adr_1_1_10312;
  wire \picorv32/instr_timer_1_10313 ;
  wire \basesoc_done<19>4_10314 ;
  wire \picorv32/PWR_10_o_reg_op1[27]_select_505_OUT<10>11_10315 ;
  wire basesoc_interface_adr_1_2_10316;
  wire basesoc_interface_adr_0_1_10317;
  wire basesoc_interface_adr_2_1_10318;
  wire basesoc_interface_adr_3_1_10319;
  wire \picorv32/_n16111_10320 ;
  wire basesoc_interface_adr_4_1_10321;
  wire basesoc_interface_adr_5_1_10322;
  wire basesoc_interface_we_1_10323;
  wire basesoc_interface_adr_10_1_10324;
  wire sys_rst_INV_439_o1;
  wire \picorv32/mem_do_rinst_mem_done_AND_682_o1_10326 ;
  wire \picorv32/mem_state_0_BRB2_rstpot_10327 ;
  wire Mshreg_ddrphy_rddata_sr_1_BRB0_10328;
  wire ddrphy_rddata_sr_1_BRB01_10329;
  wire Mshreg_ddrphy_r_dfi_wrdata_en_1_10330;
  wire Mshreg_new_master_rdata_valid5_10331;
  wire new_master_rdata_valid51_10332;
  wire Mshreg_ddrphy_rddata_sr_1_BRB1_10333;
  wire Mshreg_ddrphy_rddata_sr_1_BRB3_10334;
  wire Mshreg_ddrphy_rddata_sr_2_BRB5_10335;
  wire Mshreg_ddrphy_rddata_sr_2_BRB6_10336;
  wire Mshreg_ddrphy_rddata_sr_2_BRB7_10337;
  wire Mshreg_ddrphy_rddata_sr_2_BRB8_10338;
  wire sys_rst_shift1_10339;
  wire sys_rst_shift2_10340;
  wire sys_rst_shift3_10341;
  wire sys_rst_shift4_10342;
  wire ddrphy_rddata_sr_1_BRB011_10343;
  wire new_master_rdata_valid511_10344;
  wire NLW_FDPE_5_Q_UNCONNECTED;
  wire NLW_Mram_storage_11_SPO_UNCONNECTED;
  wire NLW_Mram_storage_12_SPO_UNCONNECTED;
  wire NLW_Mram_storage_13_SPO_UNCONNECTED;
  wire NLW_Mram_storage_14_SPO_UNCONNECTED;
  wire NLW_Mram_storage_15_SPO_UNCONNECTED;
  wire NLW_Mram_storage_18_SPO_UNCONNECTED;
  wire NLW_Mram_storage_16_SPO_UNCONNECTED;
  wire NLW_Mram_storage_17_SPO_UNCONNECTED;
  wire NLW_Mram_storage3_SPO_UNCONNECTED;
  wire NLW_Mram_storage1_SPO_UNCONNECTED;
  wire NLW_Mram_storage2_SPO_UNCONNECTED;
  wire NLW_Mram_storage4_SPO_UNCONNECTED;
  wire NLW_Mram_storage5_SPO_UNCONNECTED;
  wire NLW_Mram_storage8_SPO_UNCONNECTED;
  wire NLW_Mram_storage6_SPO_UNCONNECTED;
  wire NLW_Mram_storage7_SPO_UNCONNECTED;
  wire NLW_Mram_storage_43_SPO_UNCONNECTED;
  wire NLW_Mram_storage_41_SPO_UNCONNECTED;
  wire NLW_Mram_storage_42_SPO_UNCONNECTED;
  wire NLW_Mram_storage_44_SPO_UNCONNECTED;
  wire NLW_Mram_storage_45_SPO_UNCONNECTED;
  wire NLW_Mram_storage_46_SPO_UNCONNECTED;
  wire NLW_Mram_storage_47_SPO_UNCONNECTED;
  wire NLW_Mram_storage_48_SPO_UNCONNECTED;
  wire NLW_Mram_storage_49_SPO_UNCONNECTED;
  wire NLW_Mram_storage_412_SPO_UNCONNECTED;
  wire NLW_Mram_storage_410_SPO_UNCONNECTED;
  wire NLW_Mram_storage_411_SPO_UNCONNECTED;
  wire NLW_Mram_storage_413_SPO_UNCONNECTED;
  wire NLW_Mram_storage_414_SPO_UNCONNECTED;
  wire NLW_Mram_storage_415_SPO_UNCONNECTED;
  wire NLW_Mram_storage_416_SPO_UNCONNECTED;
  wire NLW_Mram_storage_417_SPO_UNCONNECTED;
  wire NLW_Mram_storage_418_SPO_UNCONNECTED;
  wire NLW_Mram_storage_421_SPO_UNCONNECTED;
  wire NLW_Mram_storage_419_SPO_UNCONNECTED;
  wire NLW_Mram_storage_420_SPO_UNCONNECTED;
  wire NLW_Mram_storage_422_SPO_UNCONNECTED;
  wire NLW_Mram_storage_21_SPO_UNCONNECTED;
  wire NLW_Mram_storage_22_SPO_UNCONNECTED;
  wire NLW_Mram_storage_23_SPO_UNCONNECTED;
  wire NLW_Mram_storage_26_SPO_UNCONNECTED;
  wire NLW_Mram_storage_24_SPO_UNCONNECTED;
  wire NLW_Mram_storage_25_SPO_UNCONNECTED;
  wire NLW_Mram_storage_27_SPO_UNCONNECTED;
  wire NLW_Mram_storage_28_SPO_UNCONNECTED;
  wire NLW_Mram_storage_29_SPO_UNCONNECTED;
  wire NLW_Mram_storage_210_SPO_UNCONNECTED;
  wire NLW_Mram_storage_211_SPO_UNCONNECTED;
  wire NLW_Mram_storage_212_SPO_UNCONNECTED;
  wire NLW_Mram_storage_215_SPO_UNCONNECTED;
  wire NLW_Mram_storage_213_SPO_UNCONNECTED;
  wire NLW_Mram_storage_214_SPO_UNCONNECTED;
  wire NLW_Mram_storage_216_SPO_UNCONNECTED;
  wire NLW_Mram_storage_217_SPO_UNCONNECTED;
  wire NLW_Mram_storage_220_SPO_UNCONNECTED;
  wire NLW_Mram_storage_218_SPO_UNCONNECTED;
  wire NLW_Mram_storage_219_SPO_UNCONNECTED;
  wire NLW_Mram_storage_221_SPO_UNCONNECTED;
  wire NLW_Mram_storage_222_SPO_UNCONNECTED;
  wire NLW_Mram_storage_31_SPO_UNCONNECTED;
  wire NLW_Mram_storage_32_SPO_UNCONNECTED;
  wire NLW_Mram_storage_33_SPO_UNCONNECTED;
  wire NLW_Mram_storage_34_SPO_UNCONNECTED;
  wire NLW_Mram_storage_35_SPO_UNCONNECTED;
  wire NLW_Mram_storage_36_SPO_UNCONNECTED;
  wire NLW_Mram_storage_37_SPO_UNCONNECTED;
  wire NLW_Mram_storage_310_SPO_UNCONNECTED;
  wire NLW_Mram_storage_38_SPO_UNCONNECTED;
  wire NLW_Mram_storage_39_SPO_UNCONNECTED;
  wire NLW_Mram_storage_311_SPO_UNCONNECTED;
  wire NLW_Mram_storage_312_SPO_UNCONNECTED;
  wire NLW_Mram_storage_313_SPO_UNCONNECTED;
  wire NLW_Mram_storage_314_SPO_UNCONNECTED;
  wire NLW_Mram_storage_315_SPO_UNCONNECTED;
  wire NLW_Mram_storage_316_SPO_UNCONNECTED;
  wire NLW_Mram_storage_319_SPO_UNCONNECTED;
  wire NLW_Mram_storage_317_SPO_UNCONNECTED;
  wire NLW_Mram_storage_318_SPO_UNCONNECTED;
  wire NLW_Mram_storage_320_SPO_UNCONNECTED;
  wire NLW_Mram_storage_321_SPO_UNCONNECTED;
  wire NLW_Mram_storage_322_SPO_UNCONNECTED;
  wire NLW_Mram_storage_51_SPO_UNCONNECTED;
  wire NLW_Mram_storage_54_SPO_UNCONNECTED;
  wire NLW_Mram_storage_52_SPO_UNCONNECTED;
  wire NLW_Mram_storage_53_SPO_UNCONNECTED;
  wire NLW_Mram_storage_55_SPO_UNCONNECTED;
  wire NLW_Mram_storage_56_SPO_UNCONNECTED;
  wire NLW_Mram_storage_57_SPO_UNCONNECTED;
  wire NLW_Mram_storage_58_SPO_UNCONNECTED;
  wire NLW_Mram_storage_59_SPO_UNCONNECTED;
  wire NLW_Mram_storage_510_SPO_UNCONNECTED;
  wire NLW_Mram_storage_513_SPO_UNCONNECTED;
  wire NLW_Mram_storage_511_SPO_UNCONNECTED;
  wire NLW_Mram_storage_512_SPO_UNCONNECTED;
  wire NLW_Mram_storage_514_SPO_UNCONNECTED;
  wire NLW_Mram_storage_515_SPO_UNCONNECTED;
  wire NLW_Mram_storage_516_SPO_UNCONNECTED;
  wire NLW_Mram_storage_517_SPO_UNCONNECTED;
  wire NLW_Mram_storage_518_SPO_UNCONNECTED;
  wire NLW_Mram_storage_519_SPO_UNCONNECTED;
  wire NLW_Mram_storage_522_SPO_UNCONNECTED;
  wire NLW_Mram_storage_520_SPO_UNCONNECTED;
  wire NLW_Mram_storage_521_SPO_UNCONNECTED;
  wire NLW_BUFIO2_IOCLK_UNCONNECTED;
  wire NLW_BUFIO2_SERDESSTROBE_UNCONNECTED;
  wire NLW_crg_periph_dcm_clkgen_CLKFX180_UNCONNECTED;
  wire NLW_crg_periph_dcm_clkgen_PROGDATA_UNCONNECTED;
  wire NLW_crg_periph_dcm_clkgen_PROGEN_UNCONNECTED;
  wire NLW_crg_periph_dcm_clkgen_PROGDONE_UNCONNECTED;
  wire NLW_crg_periph_dcm_clkgen_CLKFXDV_UNCONNECTED;
  wire NLW_crg_periph_dcm_clkgen_PROGCLK_UNCONNECTED;
  wire \NLW_crg_periph_dcm_clkgen_STATUS<2>_UNCONNECTED ;
  wire \NLW_crg_periph_dcm_clkgen_STATUS<1>_UNCONNECTED ;
  wire NLW_crg_pll_adv_CLKOUTDCM3_UNCONNECTED;
  wire NLW_crg_pll_adv_CLKOUTDCM4_UNCONNECTED;
  wire NLW_crg_pll_adv_CLKOUT1_UNCONNECTED;
  wire NLW_crg_pll_adv_CLKOUTDCM2_UNCONNECTED;
  wire NLW_crg_pll_adv_DRDY_UNCONNECTED;
  wire NLW_crg_pll_adv_CLKOUTDCM1_UNCONNECTED;
  wire NLW_crg_pll_adv_CLKOUTDCM5_UNCONNECTED;
  wire NLW_crg_pll_adv_CLKFBDCM_UNCONNECTED;
  wire NLW_crg_pll_adv_CLKOUT4_UNCONNECTED;
  wire NLW_crg_pll_adv_CLKOUTDCM0_UNCONNECTED;
  wire \NLW_crg_pll_adv_DO<15>_UNCONNECTED ;
  wire \NLW_crg_pll_adv_DO<14>_UNCONNECTED ;
  wire \NLW_crg_pll_adv_DO<13>_UNCONNECTED ;
  wire \NLW_crg_pll_adv_DO<12>_UNCONNECTED ;
  wire \NLW_crg_pll_adv_DO<11>_UNCONNECTED ;
  wire \NLW_crg_pll_adv_DO<10>_UNCONNECTED ;
  wire \NLW_crg_pll_adv_DO<9>_UNCONNECTED ;
  wire \NLW_crg_pll_adv_DO<8>_UNCONNECTED ;
  wire \NLW_crg_pll_adv_DO<7>_UNCONNECTED ;
  wire \NLW_crg_pll_adv_DO<6>_UNCONNECTED ;
  wire \NLW_crg_pll_adv_DO<5>_UNCONNECTED ;
  wire \NLW_crg_pll_adv_DO<4>_UNCONNECTED ;
  wire \NLW_crg_pll_adv_DO<3>_UNCONNECTED ;
  wire \NLW_crg_pll_adv_DO<2>_UNCONNECTED ;
  wire \NLW_crg_pll_adv_DO<1>_UNCONNECTED ;
  wire \NLW_crg_pll_adv_DO<0>_UNCONNECTED ;
  wire NLW_sdram_full_bufpll_LOCK_UNCONNECTED;
  wire NLW_OSERDES2_SHIFTOUT1_UNCONNECTED;
  wire NLW_OSERDES2_SHIFTOUT3_UNCONNECTED;
  wire NLW_OSERDES2_SHIFTOUT2_UNCONNECTED;
  wire NLW_OSERDES2_SHIFTOUT4_UNCONNECTED;
  wire NLW_OSERDES2_1_SHIFTOUT1_UNCONNECTED;
  wire NLW_OSERDES2_1_SHIFTOUT3_UNCONNECTED;
  wire NLW_OSERDES2_1_SHIFTOUT2_UNCONNECTED;
  wire NLW_OSERDES2_1_SHIFTOUT4_UNCONNECTED;
  wire NLW_OSERDES2_2_SHIFTOUT1_UNCONNECTED;
  wire NLW_OSERDES2_2_SHIFTOUT3_UNCONNECTED;
  wire NLW_OSERDES2_2_SHIFTOUT2_UNCONNECTED;
  wire NLW_OSERDES2_2_SHIFTOUT4_UNCONNECTED;
  wire NLW_OSERDES2_3_SHIFTOUT1_UNCONNECTED;
  wire NLW_OSERDES2_3_SHIFTOUT3_UNCONNECTED;
  wire NLW_OSERDES2_3_SHIFTOUT2_UNCONNECTED;
  wire NLW_OSERDES2_3_SHIFTOUT4_UNCONNECTED;
  wire NLW_OSERDES2_4_SHIFTOUT1_UNCONNECTED;
  wire NLW_OSERDES2_4_SHIFTOUT3_UNCONNECTED;
  wire NLW_OSERDES2_4_SHIFTOUT2_UNCONNECTED;
  wire NLW_OSERDES2_4_SHIFTOUT4_UNCONNECTED;
  wire NLW_OSERDES2_5_SHIFTOUT1_UNCONNECTED;
  wire NLW_OSERDES2_5_SHIFTOUT3_UNCONNECTED;
  wire NLW_OSERDES2_5_SHIFTOUT2_UNCONNECTED;
  wire NLW_OSERDES2_5_SHIFTOUT4_UNCONNECTED;
  wire NLW_OSERDES2_6_SHIFTOUT1_UNCONNECTED;
  wire NLW_OSERDES2_6_SHIFTOUT3_UNCONNECTED;
  wire NLW_OSERDES2_6_SHIFTOUT2_UNCONNECTED;
  wire NLW_OSERDES2_6_SHIFTOUT4_UNCONNECTED;
  wire NLW_OSERDES2_7_SHIFTOUT1_UNCONNECTED;
  wire NLW_OSERDES2_7_SHIFTOUT3_UNCONNECTED;
  wire NLW_OSERDES2_7_SHIFTOUT2_UNCONNECTED;
  wire NLW_OSERDES2_7_SHIFTOUT4_UNCONNECTED;
  wire NLW_OSERDES2_8_SHIFTOUT1_UNCONNECTED;
  wire NLW_OSERDES2_8_SHIFTOUT3_UNCONNECTED;
  wire NLW_OSERDES2_8_SHIFTOUT2_UNCONNECTED;
  wire NLW_OSERDES2_8_SHIFTOUT4_UNCONNECTED;
  wire NLW_OSERDES2_9_SHIFTOUT1_UNCONNECTED;
  wire NLW_OSERDES2_9_SHIFTOUT3_UNCONNECTED;
  wire NLW_OSERDES2_9_SHIFTOUT2_UNCONNECTED;
  wire NLW_OSERDES2_9_SHIFTOUT4_UNCONNECTED;
  wire NLW_OSERDES2_10_SHIFTOUT1_UNCONNECTED;
  wire NLW_OSERDES2_10_SHIFTOUT3_UNCONNECTED;
  wire NLW_OSERDES2_10_SHIFTOUT2_UNCONNECTED;
  wire NLW_OSERDES2_10_SHIFTOUT4_UNCONNECTED;
  wire NLW_OSERDES2_11_SHIFTOUT1_UNCONNECTED;
  wire NLW_OSERDES2_11_SHIFTOUT3_UNCONNECTED;
  wire NLW_OSERDES2_11_SHIFTOUT2_UNCONNECTED;
  wire NLW_OSERDES2_11_SHIFTOUT4_UNCONNECTED;
  wire NLW_OSERDES2_12_SHIFTOUT1_UNCONNECTED;
  wire NLW_OSERDES2_12_SHIFTOUT3_UNCONNECTED;
  wire NLW_OSERDES2_12_SHIFTOUT2_UNCONNECTED;
  wire NLW_OSERDES2_12_SHIFTOUT4_UNCONNECTED;
  wire NLW_OSERDES2_13_SHIFTOUT1_UNCONNECTED;
  wire NLW_OSERDES2_13_SHIFTOUT3_UNCONNECTED;
  wire NLW_OSERDES2_13_SHIFTOUT2_UNCONNECTED;
  wire NLW_OSERDES2_13_SHIFTOUT4_UNCONNECTED;
  wire NLW_OSERDES2_14_SHIFTOUT1_UNCONNECTED;
  wire NLW_OSERDES2_14_SHIFTOUT3_UNCONNECTED;
  wire NLW_OSERDES2_14_SHIFTOUT2_UNCONNECTED;
  wire NLW_OSERDES2_14_SHIFTOUT4_UNCONNECTED;
  wire NLW_OSERDES2_15_SHIFTOUT1_UNCONNECTED;
  wire NLW_OSERDES2_15_SHIFTOUT3_UNCONNECTED;
  wire NLW_OSERDES2_15_SHIFTOUT2_UNCONNECTED;
  wire NLW_OSERDES2_15_SHIFTOUT4_UNCONNECTED;
  wire NLW_OSERDES2_16_SHIFTOUT1_UNCONNECTED;
  wire NLW_OSERDES2_16_TQ_UNCONNECTED;
  wire NLW_OSERDES2_16_T4_UNCONNECTED;
  wire NLW_OSERDES2_16_SHIFTOUT3_UNCONNECTED;
  wire NLW_OSERDES2_16_T1_UNCONNECTED;
  wire NLW_OSERDES2_16_T3_UNCONNECTED;
  wire NLW_OSERDES2_16_SHIFTOUT2_UNCONNECTED;
  wire NLW_OSERDES2_16_SHIFTOUT4_UNCONNECTED;
  wire NLW_OSERDES2_16_T2_UNCONNECTED;
  wire NLW_OSERDES2_17_SHIFTOUT1_UNCONNECTED;
  wire NLW_OSERDES2_17_TQ_UNCONNECTED;
  wire NLW_OSERDES2_17_T4_UNCONNECTED;
  wire NLW_OSERDES2_17_SHIFTOUT3_UNCONNECTED;
  wire NLW_OSERDES2_17_T1_UNCONNECTED;
  wire NLW_OSERDES2_17_T3_UNCONNECTED;
  wire NLW_OSERDES2_17_SHIFTOUT2_UNCONNECTED;
  wire NLW_OSERDES2_17_SHIFTOUT4_UNCONNECTED;
  wire NLW_OSERDES2_17_T2_UNCONNECTED;
  wire NLW_ISERDES2_CFB0_UNCONNECTED;
  wire NLW_ISERDES2_DFB_UNCONNECTED;
  wire NLW_ISERDES2_CFB1_UNCONNECTED;
  wire NLW_ISERDES2_INCDEC_UNCONNECTED;
  wire NLW_ISERDES2_SHIFTIN_UNCONNECTED;
  wire NLW_ISERDES2_VALID_UNCONNECTED;
  wire NLW_ISERDES2_FABRICOUT_UNCONNECTED;
  wire NLW_ISERDES2_SHIFTOUT_UNCONNECTED;
  wire NLW_ISERDES2_1_CFB0_UNCONNECTED;
  wire NLW_ISERDES2_1_DFB_UNCONNECTED;
  wire NLW_ISERDES2_1_CFB1_UNCONNECTED;
  wire NLW_ISERDES2_1_INCDEC_UNCONNECTED;
  wire NLW_ISERDES2_1_SHIFTIN_UNCONNECTED;
  wire NLW_ISERDES2_1_VALID_UNCONNECTED;
  wire NLW_ISERDES2_1_FABRICOUT_UNCONNECTED;
  wire NLW_ISERDES2_1_SHIFTOUT_UNCONNECTED;
  wire NLW_ISERDES2_2_CFB0_UNCONNECTED;
  wire NLW_ISERDES2_2_DFB_UNCONNECTED;
  wire NLW_ISERDES2_2_CFB1_UNCONNECTED;
  wire NLW_ISERDES2_2_INCDEC_UNCONNECTED;
  wire NLW_ISERDES2_2_SHIFTIN_UNCONNECTED;
  wire NLW_ISERDES2_2_VALID_UNCONNECTED;
  wire NLW_ISERDES2_2_FABRICOUT_UNCONNECTED;
  wire NLW_ISERDES2_2_SHIFTOUT_UNCONNECTED;
  wire NLW_ISERDES2_3_CFB0_UNCONNECTED;
  wire NLW_ISERDES2_3_DFB_UNCONNECTED;
  wire NLW_ISERDES2_3_CFB1_UNCONNECTED;
  wire NLW_ISERDES2_3_INCDEC_UNCONNECTED;
  wire NLW_ISERDES2_3_SHIFTIN_UNCONNECTED;
  wire NLW_ISERDES2_3_VALID_UNCONNECTED;
  wire NLW_ISERDES2_3_FABRICOUT_UNCONNECTED;
  wire NLW_ISERDES2_3_SHIFTOUT_UNCONNECTED;
  wire NLW_ISERDES2_4_CFB0_UNCONNECTED;
  wire NLW_ISERDES2_4_DFB_UNCONNECTED;
  wire NLW_ISERDES2_4_CFB1_UNCONNECTED;
  wire NLW_ISERDES2_4_INCDEC_UNCONNECTED;
  wire NLW_ISERDES2_4_SHIFTIN_UNCONNECTED;
  wire NLW_ISERDES2_4_VALID_UNCONNECTED;
  wire NLW_ISERDES2_4_FABRICOUT_UNCONNECTED;
  wire NLW_ISERDES2_4_SHIFTOUT_UNCONNECTED;
  wire NLW_ISERDES2_5_CFB0_UNCONNECTED;
  wire NLW_ISERDES2_5_DFB_UNCONNECTED;
  wire NLW_ISERDES2_5_CFB1_UNCONNECTED;
  wire NLW_ISERDES2_5_INCDEC_UNCONNECTED;
  wire NLW_ISERDES2_5_SHIFTIN_UNCONNECTED;
  wire NLW_ISERDES2_5_VALID_UNCONNECTED;
  wire NLW_ISERDES2_5_FABRICOUT_UNCONNECTED;
  wire NLW_ISERDES2_5_SHIFTOUT_UNCONNECTED;
  wire NLW_ISERDES2_6_CFB0_UNCONNECTED;
  wire NLW_ISERDES2_6_DFB_UNCONNECTED;
  wire NLW_ISERDES2_6_CFB1_UNCONNECTED;
  wire NLW_ISERDES2_6_INCDEC_UNCONNECTED;
  wire NLW_ISERDES2_6_SHIFTIN_UNCONNECTED;
  wire NLW_ISERDES2_6_VALID_UNCONNECTED;
  wire NLW_ISERDES2_6_FABRICOUT_UNCONNECTED;
  wire NLW_ISERDES2_6_SHIFTOUT_UNCONNECTED;
  wire NLW_ISERDES2_7_CFB0_UNCONNECTED;
  wire NLW_ISERDES2_7_DFB_UNCONNECTED;
  wire NLW_ISERDES2_7_CFB1_UNCONNECTED;
  wire NLW_ISERDES2_7_INCDEC_UNCONNECTED;
  wire NLW_ISERDES2_7_SHIFTIN_UNCONNECTED;
  wire NLW_ISERDES2_7_VALID_UNCONNECTED;
  wire NLW_ISERDES2_7_FABRICOUT_UNCONNECTED;
  wire NLW_ISERDES2_7_SHIFTOUT_UNCONNECTED;
  wire NLW_ISERDES2_8_CFB0_UNCONNECTED;
  wire NLW_ISERDES2_8_DFB_UNCONNECTED;
  wire NLW_ISERDES2_8_CFB1_UNCONNECTED;
  wire NLW_ISERDES2_8_INCDEC_UNCONNECTED;
  wire NLW_ISERDES2_8_SHIFTIN_UNCONNECTED;
  wire NLW_ISERDES2_8_VALID_UNCONNECTED;
  wire NLW_ISERDES2_8_FABRICOUT_UNCONNECTED;
  wire NLW_ISERDES2_8_SHIFTOUT_UNCONNECTED;
  wire NLW_ISERDES2_9_CFB0_UNCONNECTED;
  wire NLW_ISERDES2_9_DFB_UNCONNECTED;
  wire NLW_ISERDES2_9_CFB1_UNCONNECTED;
  wire NLW_ISERDES2_9_INCDEC_UNCONNECTED;
  wire NLW_ISERDES2_9_SHIFTIN_UNCONNECTED;
  wire NLW_ISERDES2_9_VALID_UNCONNECTED;
  wire NLW_ISERDES2_9_FABRICOUT_UNCONNECTED;
  wire NLW_ISERDES2_9_SHIFTOUT_UNCONNECTED;
  wire NLW_ISERDES2_10_CFB0_UNCONNECTED;
  wire NLW_ISERDES2_10_DFB_UNCONNECTED;
  wire NLW_ISERDES2_10_CFB1_UNCONNECTED;
  wire NLW_ISERDES2_10_INCDEC_UNCONNECTED;
  wire NLW_ISERDES2_10_SHIFTIN_UNCONNECTED;
  wire NLW_ISERDES2_10_VALID_UNCONNECTED;
  wire NLW_ISERDES2_10_FABRICOUT_UNCONNECTED;
  wire NLW_ISERDES2_10_SHIFTOUT_UNCONNECTED;
  wire NLW_ISERDES2_11_CFB0_UNCONNECTED;
  wire NLW_ISERDES2_11_DFB_UNCONNECTED;
  wire NLW_ISERDES2_11_CFB1_UNCONNECTED;
  wire NLW_ISERDES2_11_INCDEC_UNCONNECTED;
  wire NLW_ISERDES2_11_SHIFTIN_UNCONNECTED;
  wire NLW_ISERDES2_11_VALID_UNCONNECTED;
  wire NLW_ISERDES2_11_FABRICOUT_UNCONNECTED;
  wire NLW_ISERDES2_11_SHIFTOUT_UNCONNECTED;
  wire NLW_ISERDES2_12_CFB0_UNCONNECTED;
  wire NLW_ISERDES2_12_DFB_UNCONNECTED;
  wire NLW_ISERDES2_12_CFB1_UNCONNECTED;
  wire NLW_ISERDES2_12_INCDEC_UNCONNECTED;
  wire NLW_ISERDES2_12_SHIFTIN_UNCONNECTED;
  wire NLW_ISERDES2_12_VALID_UNCONNECTED;
  wire NLW_ISERDES2_12_FABRICOUT_UNCONNECTED;
  wire NLW_ISERDES2_12_SHIFTOUT_UNCONNECTED;
  wire NLW_ISERDES2_13_CFB0_UNCONNECTED;
  wire NLW_ISERDES2_13_DFB_UNCONNECTED;
  wire NLW_ISERDES2_13_CFB1_UNCONNECTED;
  wire NLW_ISERDES2_13_INCDEC_UNCONNECTED;
  wire NLW_ISERDES2_13_SHIFTIN_UNCONNECTED;
  wire NLW_ISERDES2_13_VALID_UNCONNECTED;
  wire NLW_ISERDES2_13_FABRICOUT_UNCONNECTED;
  wire NLW_ISERDES2_13_SHIFTOUT_UNCONNECTED;
  wire NLW_ISERDES2_14_CFB0_UNCONNECTED;
  wire NLW_ISERDES2_14_DFB_UNCONNECTED;
  wire NLW_ISERDES2_14_CFB1_UNCONNECTED;
  wire NLW_ISERDES2_14_INCDEC_UNCONNECTED;
  wire NLW_ISERDES2_14_SHIFTIN_UNCONNECTED;
  wire NLW_ISERDES2_14_VALID_UNCONNECTED;
  wire NLW_ISERDES2_14_FABRICOUT_UNCONNECTED;
  wire NLW_ISERDES2_14_SHIFTOUT_UNCONNECTED;
  wire NLW_ISERDES2_15_CFB0_UNCONNECTED;
  wire NLW_ISERDES2_15_DFB_UNCONNECTED;
  wire NLW_ISERDES2_15_CFB1_UNCONNECTED;
  wire NLW_ISERDES2_15_INCDEC_UNCONNECTED;
  wire NLW_ISERDES2_15_SHIFTIN_UNCONNECTED;
  wire NLW_ISERDES2_15_VALID_UNCONNECTED;
  wire NLW_ISERDES2_15_FABRICOUT_UNCONNECTED;
  wire NLW_ISERDES2_15_SHIFTOUT_UNCONNECTED;
  wire \NLW_picorv32/Mram_cpuregs132_SPO_UNCONNECTED ;
  wire \NLW_picorv32/Mram_cpuregs131_SPO_UNCONNECTED ;
  wire \NLW_picorv32/Mram_cpuregs130_SPO_UNCONNECTED ;
  wire \NLW_picorv32/Mram_cpuregs129_SPO_UNCONNECTED ;
  wire \NLW_picorv32/Mram_cpuregs128_SPO_UNCONNECTED ;
  wire \NLW_picorv32/Mram_cpuregs127_SPO_UNCONNECTED ;
  wire \NLW_picorv32/Mram_cpuregs125_SPO_UNCONNECTED ;
  wire \NLW_picorv32/Mram_cpuregs124_SPO_UNCONNECTED ;
  wire \NLW_picorv32/Mram_cpuregs126_SPO_UNCONNECTED ;
  wire \NLW_picorv32/Mram_cpuregs123_SPO_UNCONNECTED ;
  wire \NLW_picorv32/Mram_cpuregs122_SPO_UNCONNECTED ;
  wire \NLW_picorv32/Mram_cpuregs121_SPO_UNCONNECTED ;
  wire \NLW_picorv32/Mram_cpuregs120_SPO_UNCONNECTED ;
  wire \NLW_picorv32/Mram_cpuregs118_SPO_UNCONNECTED ;
  wire \NLW_picorv32/Mram_cpuregs117_SPO_UNCONNECTED ;
  wire \NLW_picorv32/Mram_cpuregs119_SPO_UNCONNECTED ;
  wire \NLW_picorv32/Mram_cpuregs116_SPO_UNCONNECTED ;
  wire \NLW_picorv32/Mram_cpuregs115_SPO_UNCONNECTED ;
  wire \NLW_picorv32/Mram_cpuregs114_SPO_UNCONNECTED ;
  wire \NLW_picorv32/Mram_cpuregs113_SPO_UNCONNECTED ;
  wire \NLW_picorv32/Mram_cpuregs111_SPO_UNCONNECTED ;
  wire \NLW_picorv32/Mram_cpuregs110_SPO_UNCONNECTED ;
  wire \NLW_picorv32/Mram_cpuregs112_SPO_UNCONNECTED ;
  wire \NLW_picorv32/Mram_cpuregs19_SPO_UNCONNECTED ;
  wire \NLW_picorv32/Mram_cpuregs18_SPO_UNCONNECTED ;
  wire \NLW_picorv32/Mram_cpuregs17_SPO_UNCONNECTED ;
  wire \NLW_picorv32/Mram_cpuregs16_SPO_UNCONNECTED ;
  wire \NLW_picorv32/Mram_cpuregs14_SPO_UNCONNECTED ;
  wire \NLW_picorv32/Mram_cpuregs13_SPO_UNCONNECTED ;
  wire \NLW_picorv32/Mram_cpuregs15_SPO_UNCONNECTED ;
  wire \NLW_picorv32/Mram_cpuregs12_SPO_UNCONNECTED ;
  wire \NLW_picorv32/Mram_cpuregs11_SPO_UNCONNECTED ;
  wire NLW_Mram_mem1_ENB_UNCONNECTED;
  wire NLW_Mram_mem1_RSTB_UNCONNECTED;
  wire NLW_Mram_mem1_CLKB_UNCONNECTED;
  wire NLW_Mram_mem1_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem1_ADDRA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem1_ADDRA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem1_ADDRA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem1_ADDRA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem1_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem1_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem1_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem1_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem1_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem1_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem1_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem1_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem1_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem1_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem1_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem1_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem1_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem1_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem1_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem1_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem1_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem1_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem1_WEB<0>_UNCONNECTED ;
  wire NLW_Mram_mem2_ENB_UNCONNECTED;
  wire NLW_Mram_mem2_RSTB_UNCONNECTED;
  wire NLW_Mram_mem2_CLKB_UNCONNECTED;
  wire NLW_Mram_mem2_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem2_ADDRA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem2_ADDRA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem2_ADDRA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem2_ADDRA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem2_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem2_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem2_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem2_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem2_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem2_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem2_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem2_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem2_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem2_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem2_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem2_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem2_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem2_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem2_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem2_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem2_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem2_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem2_WEB<0>_UNCONNECTED ;
  wire NLW_Mram_mem3_ENB_UNCONNECTED;
  wire NLW_Mram_mem3_RSTB_UNCONNECTED;
  wire NLW_Mram_mem3_CLKB_UNCONNECTED;
  wire NLW_Mram_mem3_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem3_ADDRA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem3_ADDRA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem3_ADDRA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem3_ADDRA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem3_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem3_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem3_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem3_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem3_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem3_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem3_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem3_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem3_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem3_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem3_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem3_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem3_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem3_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem3_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem3_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem3_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem3_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem3_WEB<0>_UNCONNECTED ;
  wire NLW_Mram_mem4_ENB_UNCONNECTED;
  wire NLW_Mram_mem4_RSTB_UNCONNECTED;
  wire NLW_Mram_mem4_CLKB_UNCONNECTED;
  wire NLW_Mram_mem4_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem4_ADDRA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem4_ADDRA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem4_ADDRA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem4_ADDRA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem4_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem4_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem4_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem4_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem4_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem4_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem4_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem4_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem4_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem4_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem4_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem4_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem4_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem4_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem4_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem4_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem4_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem4_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem4_WEB<0>_UNCONNECTED ;
  wire NLW_Mram_mem5_ENB_UNCONNECTED;
  wire NLW_Mram_mem5_RSTB_UNCONNECTED;
  wire NLW_Mram_mem5_CLKB_UNCONNECTED;
  wire NLW_Mram_mem5_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem5_ADDRA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem5_ADDRA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem5_ADDRA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem5_ADDRA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem5_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem5_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem5_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem5_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem5_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem5_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem5_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem5_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem5_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem5_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem5_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem5_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem5_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem5_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem5_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem5_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem5_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem5_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem5_WEB<0>_UNCONNECTED ;
  wire NLW_Mram_mem6_ENB_UNCONNECTED;
  wire NLW_Mram_mem6_RSTB_UNCONNECTED;
  wire NLW_Mram_mem6_CLKB_UNCONNECTED;
  wire NLW_Mram_mem6_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem6_ADDRA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem6_ADDRA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem6_ADDRA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem6_ADDRA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem6_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem6_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem6_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem6_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem6_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem6_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem6_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem6_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem6_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem6_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem6_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem6_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem6_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem6_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem6_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem6_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem6_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem6_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem6_WEB<0>_UNCONNECTED ;
  wire NLW_Mram_mem7_ENB_UNCONNECTED;
  wire NLW_Mram_mem7_RSTB_UNCONNECTED;
  wire NLW_Mram_mem7_CLKB_UNCONNECTED;
  wire NLW_Mram_mem7_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem7_ADDRA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem7_ADDRA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem7_ADDRA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem7_ADDRA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem7_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem7_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem7_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem7_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem7_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem7_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem7_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem7_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem7_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem7_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem7_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem7_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem7_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem7_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem7_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem7_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem7_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem7_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem7_WEB<0>_UNCONNECTED ;
  wire NLW_Mram_mem8_ENB_UNCONNECTED;
  wire NLW_Mram_mem8_RSTB_UNCONNECTED;
  wire NLW_Mram_mem8_CLKB_UNCONNECTED;
  wire NLW_Mram_mem8_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem8_ADDRA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem8_ADDRA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem8_ADDRA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem8_ADDRA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem8_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem8_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem8_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem8_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem8_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem8_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem8_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem8_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem8_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem8_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem8_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem8_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem8_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem8_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem8_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem8_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem8_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem8_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem8_WEB<0>_UNCONNECTED ;
  wire NLW_Mram_tag_mem1_ENB_UNCONNECTED;
  wire NLW_Mram_tag_mem1_RSTB_UNCONNECTED;
  wire NLW_Mram_tag_mem1_CLKB_UNCONNECTED;
  wire NLW_Mram_tag_mem1_REGCEB_UNCONNECTED;
  wire \NLW_Mram_tag_mem1_DIPA<3>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIPA<2>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOA<31>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOA<30>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOA<29>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOA<28>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOA<27>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOA<26>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOA<25>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOA<24>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOA<23>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOA<22>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOA<21>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOA<20>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOA<19>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOA<18>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOA<17>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOA<16>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_ADDRA<3>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_ADDRA<2>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_ADDRA<1>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_WEB<0>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIA<31>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIA<30>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIA<29>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIA<28>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIA<27>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIA<26>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIA<25>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIA<24>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIA<23>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIA<22>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIA<21>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIA<20>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIA<19>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIA<18>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIA<17>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIA<16>_UNCONNECTED ;
  wire NLW_Mram_tag_mem2_RSTBRST_UNCONNECTED;
  wire NLW_Mram_tag_mem2_ENBRDEN_UNCONNECTED;
  wire NLW_Mram_tag_mem2_CLKBRDCLK_UNCONNECTED;
  wire NLW_Mram_tag_mem2_REGCEBREGCE_UNCONNECTED;
  wire \NLW_Mram_tag_mem2_DOADO<15>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DOADO<14>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DOADO<13>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DOADO<12>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DOADO<11>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DOADO<10>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DOADO<9>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DOADO<8>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DOADO<7>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DOADO<6>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DOADO<5>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DOADO<4>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DOPADOP<1>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DOPADOP<0>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DOPBDOP<1>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DOPBDOP<0>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_WEBWEU<1>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_WEBWEU<0>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_ADDRAWRADDR<1>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_ADDRAWRADDR<0>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DIPBDIP<1>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DIPBDIP<0>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DIBDI<15>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DIBDI<14>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DIBDI<13>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DIBDI<12>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DIBDI<11>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DIBDI<10>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DIBDI<9>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DIBDI<8>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DIBDI<7>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DIBDI<6>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DIBDI<5>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DIBDI<4>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DIBDI<3>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DIBDI<2>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DIBDI<1>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DIBDI<0>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DIADI<15>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DIADI<14>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DIADI<13>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DIADI<12>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DIADI<11>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DIADI<10>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DIADI<9>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DIADI<8>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DIADI<7>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DIADI<6>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DIADI<5>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DIADI<4>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_ADDRBRDADDR<12>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_ADDRBRDADDR<11>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_ADDRBRDADDR<10>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_ADDRBRDADDR<9>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_ADDRBRDADDR<8>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_ADDRBRDADDR<7>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_ADDRBRDADDR<6>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_ADDRBRDADDR<5>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_ADDRBRDADDR<4>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_ADDRBRDADDR<3>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_ADDRBRDADDR<2>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_ADDRBRDADDR<1>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_ADDRBRDADDR<0>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DOBDO<15>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DOBDO<14>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DOBDO<13>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DOBDO<12>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DOBDO<11>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DOBDO<10>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DOBDO<9>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DOBDO<8>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DOBDO<7>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DOBDO<6>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DOBDO<5>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DOBDO<4>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DOBDO<3>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DOBDO<2>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DOBDO<1>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DOBDO<0>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DIPADIP<1>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DIPADIP<0>_UNCONNECTED ;
  wire NLW_Mram_data_mem1_ENB_UNCONNECTED;
  wire NLW_Mram_data_mem1_RSTB_UNCONNECTED;
  wire NLW_Mram_data_mem1_CLKB_UNCONNECTED;
  wire NLW_Mram_data_mem1_REGCEB_UNCONNECTED;
  wire \NLW_Mram_data_mem1_ADDRA<4>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_ADDRA<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_ADDRA<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_ADDRA<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_WEB<0>_UNCONNECTED ;
  wire NLW_Mram_data_mem2_ENB_UNCONNECTED;
  wire NLW_Mram_data_mem2_RSTB_UNCONNECTED;
  wire NLW_Mram_data_mem2_CLKB_UNCONNECTED;
  wire NLW_Mram_data_mem2_REGCEB_UNCONNECTED;
  wire \NLW_Mram_data_mem2_ADDRA<4>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_ADDRA<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_ADDRA<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_ADDRA<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_WEB<0>_UNCONNECTED ;
  wire NLW_Mram_data_mem3_ENB_UNCONNECTED;
  wire NLW_Mram_data_mem3_RSTB_UNCONNECTED;
  wire NLW_Mram_data_mem3_CLKB_UNCONNECTED;
  wire NLW_Mram_data_mem3_REGCEB_UNCONNECTED;
  wire \NLW_Mram_data_mem3_ADDRA<4>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_ADDRA<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_ADDRA<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_ADDRA<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_WEB<0>_UNCONNECTED ;
  wire NLW_Mram_data_mem4_ENB_UNCONNECTED;
  wire NLW_Mram_data_mem4_RSTB_UNCONNECTED;
  wire NLW_Mram_data_mem4_CLKB_UNCONNECTED;
  wire NLW_Mram_data_mem4_REGCEB_UNCONNECTED;
  wire \NLW_Mram_data_mem4_ADDRA<4>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_ADDRA<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_ADDRA<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_ADDRA<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_WEB<0>_UNCONNECTED ;
  wire \NLW_picorv32/Mram_cpuregs_DOPADOP<1>_UNCONNECTED ;
  wire \NLW_picorv32/Mram_cpuregs_DOPADOP<0>_UNCONNECTED ;
  wire \NLW_picorv32/Mram_cpuregs_DOPBDOP<1>_UNCONNECTED ;
  wire \NLW_picorv32/Mram_cpuregs_DOPBDOP<0>_UNCONNECTED ;
  wire \NLW_picorv32/Mram_cpuregs_ADDRAWRADDR<4>_UNCONNECTED ;
  wire \NLW_picorv32/Mram_cpuregs_ADDRAWRADDR<3>_UNCONNECTED ;
  wire \NLW_picorv32/Mram_cpuregs_ADDRAWRADDR<2>_UNCONNECTED ;
  wire \NLW_picorv32/Mram_cpuregs_ADDRAWRADDR<1>_UNCONNECTED ;
  wire \NLW_picorv32/Mram_cpuregs_ADDRAWRADDR<0>_UNCONNECTED ;
  wire \NLW_picorv32/Mram_cpuregs_DIPBDIP<1>_UNCONNECTED ;
  wire \NLW_picorv32/Mram_cpuregs_DIPBDIP<0>_UNCONNECTED ;
  wire \NLW_picorv32/Mram_cpuregs_ADDRBRDADDR<4>_UNCONNECTED ;
  wire \NLW_picorv32/Mram_cpuregs_ADDRBRDADDR<3>_UNCONNECTED ;
  wire \NLW_picorv32/Mram_cpuregs_ADDRBRDADDR<2>_UNCONNECTED ;
  wire \NLW_picorv32/Mram_cpuregs_ADDRBRDADDR<1>_UNCONNECTED ;
  wire \NLW_picorv32/Mram_cpuregs_ADDRBRDADDR<0>_UNCONNECTED ;
  wire \NLW_picorv32/Mram_cpuregs_DIPADIP<1>_UNCONNECTED ;
  wire \NLW_picorv32/Mram_cpuregs_DIPADIP<0>_UNCONNECTED ;
  wire NLW_Mshreg_ddrphy_rddata_sr_1_BRB0_Q15_UNCONNECTED;
  wire NLW_Mshreg_ddrphy_r_dfi_wrdata_en_1_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid5_Q15_UNCONNECTED;
  wire NLW_Mshreg_ddrphy_rddata_sr_1_BRB1_Q15_UNCONNECTED;
  wire NLW_Mshreg_ddrphy_rddata_sr_1_BRB3_Q15_UNCONNECTED;
  wire NLW_Mshreg_ddrphy_rddata_sr_2_BRB5_Q15_UNCONNECTED;
  wire NLW_Mshreg_ddrphy_rddata_sr_2_BRB6_Q15_UNCONNECTED;
  wire NLW_Mshreg_ddrphy_rddata_sr_2_BRB7_Q15_UNCONNECTED;
  wire NLW_Mshreg_ddrphy_rddata_sr_2_BRB8_Q15_UNCONNECTED;
  wire [7 : 0] switches;
  wire [19 : 0] waittimer0_count;
  wire [19 : 0] waittimer1_count;
  wire [19 : 0] waittimer2_count;
  wire [19 : 0] waittimer3_count;
  wire [19 : 0] waittimer4_count;
  wire [10 : 0] crg_por;
  wire [7 : 0] xilinxmultiregimpl1_regs0;
  wire [7 : 0] basesoc_uart_phy_rx_reg;
  wire [7 : 0] xilinxmultiregimpl1_regs1;
  wire [7 : 0] basesoc_uart_phy_source_payload_data;
  wire [15 : 0] ddrphy_dq_o;
  wire [15 : 0] ddrphy_dq_t;
  wire [31 : 0] ddrphy_record0_rddata;
  wire [31 : 0] ddrphy_record1_rddata;
  wire [1 : 0] ddrphy_dqs_o;
  wire [1 : 0] ddrphy_dqs_t;
  wire [12 : 0] ddrphy_record0_address;
  wire [1 : 0] ddrphy_record0_bank;
  wire [12 : 0] ddrphy_record1_address;
  wire [1 : 0] ddrphy_record1_bank;
  wire [1 : 1] ddrphy_r_dfi_wrdata_en;
  wire [31 : 2] \picorv32/mem_addr ;
  wire [31 : 0] \picorv32/mem_wdata ;
  wire [3 : 0] \picorv32/mem_wstrb ;
  wire [31 : 0] basesoc_sram_bus_dat_r;
  wire [7 : 0] _n4049;
  wire [7 : 0] _n4050;
  wire [21 : 0] basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout;
  wire [21 : 0] basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout;
  wire [21 : 0] basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout;
  wire [21 : 0] basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout;
  wire [21 : 0] _n4075;
  wire [2 : 0] memadr_1;
  wire [7 : 0] basesoc_interface_dat_w;
  wire [7 : 0] basesoc_bus_wishbone_dat_r;
  wire [31 : 0] basesoc_uart_phy_phase_accumulator_tx;
  wire [31 : 0] basesoc_uart_phy_phase_accumulator_rx;
  wire [31 : 0] basesoc_timer0_value;
  wire [31 : 0] spiflash_sr;
  wire [15 : 0] ddrphy_record2_wrdata;
  wire [0 : 0] ddrphy_record2_wrdata_mask;
  wire [31 : 0] ddrphy_record3_wrdata;
  wire [1 : 0] ddrphy_rddata_sr;
  wire [1 : 0] basesoc_sdram_dfi_p0_bank;
  wire [12 : 0] basesoc_sdram_dfi_p0_address;
  wire [1 : 0] basesoc_sdram_dfi_p1_bank;
  wire [12 : 0] basesoc_sdram_dfi_p1_address;
  wire [3 : 0] basesoc_slave_sel_r;
  wire [7 : 0] basesoc_csrbankarray_interface0_bank_bus_dat_r;
  wire [7 : 0] basesoc_csrbankarray_interface1_bank_bus_dat_r;
  wire [7 : 0] basesoc_csrbankarray_interface2_bank_bus_dat_r;
  wire [7 : 0] basesoc_csrbankarray_interface3_bank_bus_dat_r;
  wire [3 : 0] basesoc_csrbankarray_interface4_bank_bus_dat_r;
  wire [7 : 0] basesoc_csrbankarray_interface5_bank_bus_dat_r;
  wire [7 : 0] basesoc_csrbankarray_interface6_bank_bus_dat_r;
  wire [7 : 0] basesoc_csrbankarray_interface7_bank_bus_dat_r;
  wire [9 : 0] basesoc_sdram_timer_count;
  wire [7 : 0] memdat_1;
  wire [7 : 0] memdat_3;
  wire [31 : 0] basesoc_ctrl_bus_errors;
  wire [7 : 0] basesoc_uart_phy_tx_reg;
  wire [3 : 0] basesoc_uart_phy_tx_bitcount;
  wire [3 : 0] basesoc_uart_phy_rx_bitcount;
  wire [4 : 0] basesoc_uart_tx_fifo_level0;
  wire [4 : 0] basesoc_uart_rx_fifo_level0;
  wire [31 : 0] basesoc_timer0_value_status;
  wire [56 : 0] dna_status;
  wire [31 : 0] basesoc_sdram_phaseinjector0_status;
  wire [31 : 0] basesoc_sdram_phaseinjector1_status;
  wire [12 : 0] basesoc_sdram_bankmachine0_row;
  wire [3 : 0] basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level;
  wire [20 : 0] basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr;
  wire [2 : 0] basesoc_sdram_bankmachine0_twtpcon_count;
  wire [12 : 0] basesoc_sdram_bankmachine1_row;
  wire [3 : 0] basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level;
  wire [20 : 0] basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr;
  wire [2 : 0] basesoc_sdram_bankmachine1_twtpcon_count;
  wire [12 : 0] basesoc_sdram_bankmachine2_row;
  wire [3 : 0] basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level;
  wire [20 : 0] basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr;
  wire [2 : 0] basesoc_sdram_bankmachine2_twtpcon_count;
  wire [12 : 0] basesoc_sdram_bankmachine3_row;
  wire [3 : 0] basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level;
  wire [20 : 0] basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr;
  wire [2 : 0] basesoc_sdram_bankmachine3_twtpcon_count;
  wire [23 : 0] basesoc_sdram_bandwidth_nreads_r;
  wire [23 : 0] basesoc_sdram_bandwidth_nwrites_r;
  wire [23 : 0] basesoc_sdram_bandwidth_nreads;
  wire [23 : 0] basesoc_sdram_bandwidth_nwrites;
  wire [23 : 0] basesoc_sdram_bandwidth_nreads_status;
  wire [23 : 0] basesoc_sdram_bandwidth_nwrites_status;
  wire [7 : 0] leds_storage_full;
  wire [4 : 0] eventmanager_storage_full;
  wire [3 : 0] basesoc_sdram_storage_full;
  wire [5 : 0] basesoc_sdram_phaseinjector0_command_storage_full;
  wire [1 : 0] basesoc_sdram_phaseinjector0_baddress_storage_full;
  wire [5 : 0] basesoc_sdram_phaseinjector1_command_storage_full;
  wire [1 : 0] basesoc_sdram_phaseinjector1_baddress_storage_full;
  wire [3 : 0] spiflash_bitbang_storage_full;
  wire [1 : 0] basesoc_uart_eventmanager_storage_full;
  wire [7 : 0] basesoc_uart_phy_storage_full;
  wire [4 : 0] basesoc_sdram_time0;
  wire [3 : 0] basesoc_sdram_time1;
  wire [1 : 0] basesoc_sdram_twtrcon_count;
  wire [19 : 0] basesoc_count;
  wire [7 : 0] basesoc_sdram_phaseinjector0_address_storage_full;
  wire [7 : 0] basesoc_sdram_phaseinjector0_wrdata_storage_full;
  wire [7 : 0] basesoc_sdram_phaseinjector1_address_storage_full;
  wire [7 : 0] basesoc_sdram_phaseinjector1_wrdata_storage_full;
  wire [7 : 0] basesoc_timer0_load_storage_full;
  wire [7 : 0] basesoc_timer0_reload_storage_full;
  wire [15 : 0] ddrphy_dq_i;
  wire [12 : 0] array_muxed0;
  wire [1 : 0] array_muxed1;
  wire [12 : 0] array_muxed7;
  wire [12 : 0] array_muxed14;
  wire [1 : 0] basesoc_sdram_master_p0_bank;
  wire [12 : 0] basesoc_sdram_master_p0_address;
  wire [1 : 0] basesoc_sdram_master_p1_bank;
  wire [12 : 0] basesoc_sdram_master_p1_address;
  wire [7 : 0] basesoc_csrcon_dat_r;
  wire [1 : 0] array_muxed13;
  wire [1 : 0] array_muxed6;
  wire [31 : 0] basesoc_sdram_inti_p0_rddata;
  wire [31 : 0] basesoc_sdram_inti_p1_rddata;
  wire [3 : 0] basesoc_slave_sel;
  wire [63 : 0] basesoc_data_port_dat_w;
  wire [3 : 0] basesoc_sram_we;
  wire [31 : 0] n3851;
  wire [31 : 0] n3856;
  wire [7 : 0] basesoc_data_port_we;
  wire [31 : 0] basesoc_sdram_master_p0_wrdata;
  wire [0 : 0] basesoc_sdram_master_p0_wrdata_mask;
  wire [31 : 0] basesoc_sdram_master_p1_wrdata;
  wire [19 : 0] Mcount_waittimer1_count_lut;
  wire [18 : 0] Mcount_waittimer1_count_cy;
  wire [19 : 0] Mcount_waittimer0_count_lut;
  wire [18 : 0] Mcount_waittimer0_count_cy;
  wire [19 : 0] Mcount_waittimer4_count_lut;
  wire [18 : 0] Mcount_waittimer4_count_cy;
  wire [19 : 0] Mcount_waittimer2_count_lut;
  wire [18 : 0] Mcount_waittimer2_count_cy;
  wire [19 : 0] Mcount_waittimer3_count_lut;
  wire [18 : 0] Mcount_waittimer3_count_cy;
  wire [31 : 0] Result_10;
  wire [9 : 0] Mcount_basesoc_sdram_timer_count_lut;
  wire [8 : 0] Mcount_basesoc_sdram_timer_count_cy;
  wire [1 : 0] basesoc_counter;
  wire [23 : 0] Mcount_basesoc_sdram_bandwidth_nreads_lut;
  wire [22 : 0] Mcount_basesoc_sdram_bandwidth_nreads_cy;
  wire [23 : 0] Mcount_basesoc_sdram_bandwidth_nwrites_lut;
  wire [22 : 0] Mcount_basesoc_sdram_bandwidth_nwrites_cy;
  wire [19 : 0] Mcount_basesoc_count_lut;
  wire [18 : 0] Mcount_basesoc_count_cy;
  wire [8 : 0] spiflash_counter;
  wire [3 : 0] basesoc_sdram_generator_counter;
  wire [4 : 0] Mcompar_basesoc_sdram_bankmachine0_row_hit_lut;
  wire [3 : 0] Mcompar_basesoc_sdram_bankmachine0_row_hit_cy;
  wire [4 : 0] Mcompar_basesoc_sdram_bankmachine1_row_hit_lut;
  wire [3 : 0] Mcompar_basesoc_sdram_bankmachine1_row_hit_cy;
  wire [4 : 0] Mcompar_basesoc_sdram_bankmachine2_row_hit_lut;
  wire [3 : 0] Mcompar_basesoc_sdram_bankmachine2_row_hit_cy;
  wire [4 : 0] Mcompar_basesoc_sdram_bankmachine3_row_hit_lut;
  wire [3 : 0] Mcompar_basesoc_sdram_bankmachine3_row_hit_cy;
  wire [31 : 0] Madd_n3851_lut;
  wire [31 : 0] Madd_n3851_cy;
  wire [31 : 0] Madd_n3856_lut;
  wire [31 : 0] Madd_n3856_cy;
  wire [0 : 0] Madd_n3906_lut;
  wire [23 : 0] Madd_n3906_cy;
  wire [9 : 0] Mcount_crg_por_cy;
  wire [10 : 1] Mcount_crg_por_lut;
  wire [3 : 0] basesoc_uart_tx_fifo_produce;
  wire [0 : 0] Mcount_basesoc_ctrl_bus_errors_lut;
  wire [30 : 0] Mcount_basesoc_ctrl_bus_errors_cy;
  wire [2 : 2] Mcount_basesoc_uart_tx_fifo_level0_cy;
  wire [3 : 3] Mcount_basesoc_uart_tx_fifo_level0_lut;
  wire [3 : 0] basesoc_uart_rx_fifo_consume;
  wire [3 : 0] basesoc_uart_tx_fifo_consume;
  wire [3 : 0] basesoc_uart_rx_fifo_produce;
  wire [6 : 0] dna_cnt;
  wire [4 : 4] Mcount_dna_cnt_cy;
  wire [2 : 2] Mcount_basesoc_uart_rx_fifo_level0_cy;
  wire [3 : 3] Mcount_basesoc_uart_rx_fifo_level0_lut;
  wire [2 : 0] basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume;
  wire [10 : 10] basesoc_sdram_cmd_payload_a;
  wire [1 : 1] Mcount_ddrphy_bitslip_cnt_lut;
  wire [2 : 0] basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce;
  wire [2 : 0] basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce;
  wire [2 : 0] basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume;
  wire [2 : 0] basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume;
  wire [2 : 0] basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce;
  wire [2 : 0] basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume;
  wire [2 : 0] basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce;
  wire [2 : 2] \picorv32/Mmux_GND_2_o_GND_2_o_mux_513_OUT_rs_cy ;
  wire [3 : 0] \picorv32/pcpi_timeout_counter ;
  wire [62 : 0] \picorv32/Mcount_count_cycle_cy ;
  wire [0 : 0] \picorv32/Mcount_count_cycle_lut ;
  wire [62 : 0] \picorv32/Mcount_count_instr_cy ;
  wire [0 : 0] \picorv32/Mcount_count_instr_lut ;
  wire [14 : 0] \picorv32/Mcompar_alu_lts_cy ;
  wire [14 : 0] \picorv32/Mcompar_alu_lts_lut ;
  wire [15 : 0] \picorv32/Mcompar_alu_ltu_cy ;
  wire [14 : 0] \picorv32/Mcompar_alu_ltu_lut ;
  wire [10 : 0] \picorv32/Mcompar_alu_eq_lut ;
  wire [9 : 0] \picorv32/Mcompar_alu_eq_cy ;
  wire [30 : 2] \picorv32/Madd_PWR_10_o_GND_2_o_add_412_OUT_cy ;
  wire [2 : 2] \picorv32/Madd_PWR_10_o_GND_2_o_add_412_OUT_lut ;
  wire [31 : 0] \picorv32/Maddsub_alu_add_sub_lut ;
  wire [30 : 0] \picorv32/Maddsub_alu_add_sub_cy ;
  wire [31 : 0] \picorv32/decoded_imm ;
  wire [63 : 0] \picorv32/Result ;
  wire [31 : 1] \picorv32/_n2160 ;
  wire [31 : 0] \picorv32/cpuregs_wrdata ;
  wire [0 : 0] \picorv32/_n1542 ;
  wire [31 : 2] \picorv32/mem_la_addr ;
  wire [0 : 0] \picorv32/_n1544 ;
  wire [3 : 1] \picorv32/mem_la_wstrb ;
  wire [31 : 8] \picorv32/mem_la_wdata ;
  wire [0 : 0] \picorv32/_n1546 ;
  wire [31 : 2] \picorv32/PWR_10_o_GND_2_o_add_412_OUT ;
  wire [31 : 0] \picorv32/cpuregs_rs1 ;
  wire [31 : 0] \picorv32/_n1284 ;
  wire [31 : 0] \picorv32/alu_add_sub ;
  wire [5 : 0] \picorv32/latched_rd ;
  wire [20 : 20] \picorv32/_n1538 ;
  wire [31 : 0] \picorv32/irq_mask ;
  wire [63 : 0] \picorv32/count_instr ;
  wire [31 : 0] \picorv32/timer ;
  wire [1 : 0] \picorv32/mem_state ;
  wire [1 : 0] \picorv32/mem_wordsize ;
  wire [31 : 1] \picorv32/reg_next_pc ;
  wire [31 : 1] \picorv32/reg_pc ;
  wire [5 : 0] \picorv32/decoded_rs1 ;
  wire [4 : 0] \picorv32/decoded_rd ;
  wire [20 : 1] \picorv32/decoded_imm_uj ;
  wire [63 : 0] \picorv32/count_cycle ;
  wire [4 : 0] \picorv32/irq_pending ;
  wire [31 : 0] \picorv32/alu_out_q ;
  wire [31 : 0] \picorv32/reg_out ;
  wire [4 : 0] \picorv32/reg_sh ;
  wire [31 : 0] \picorv32/mem_rdata_q ;
  wire [31 : 0] \picorv32/pcpi_div/pcpi_rd ;
  wire [31 : 0] \picorv32/pcpi_mul/pcpi_rd ;
  wire [31 : 0] \picorv32/mem_rdata_latched_noshuffle ;
  wire [1 : 1] \picorv32/pcpi_mul/Madd_n0106_Madd_Madd_cy ;
  wire [6 : 0] \picorv32/pcpi_mul/mul_counter ;
  wire [4 : 4] \picorv32/pcpi_mul/Mcount_mul_counter_cy ;
  wire [0 : 0] \picorv32/pcpi_mul/Madd_n0108_lut ;
  wire [0 : 0] \picorv32/pcpi_mul/Madd_n0109_lut ;
  wire [0 : 0] \picorv32/pcpi_mul/Madd_n0107_lut ;
  wire [0 : 0] \picorv32/pcpi_mul/Madd_n0110_lut ;
  wire [0 : 0] \picorv32/pcpi_mul/Madd_n0111_lut ;
  wire [0 : 0] \picorv32/pcpi_mul/Madd_n0113_lut ;
  wire [0 : 0] \picorv32/pcpi_mul/Madd_n0114_lut ;
  wire [0 : 0] \picorv32/pcpi_mul/Madd_n0112_lut ;
  wire [0 : 0] \picorv32/pcpi_mul/Madd_n0115_lut ;
  wire [0 : 0] \picorv32/pcpi_mul/Madd_n0116_lut ;
  wire [0 : 0] \picorv32/pcpi_mul/Madd_n0118_lut ;
  wire [0 : 0] \picorv32/pcpi_mul/Madd_n0119_lut ;
  wire [0 : 0] \picorv32/pcpi_mul/Madd_n0117_lut ;
  wire [0 : 0] \picorv32/pcpi_mul/Madd_n0120_lut ;
  wire [0 : 0] \picorv32/pcpi_mul/Madd_n0121_lut ;
  wire [3 : 0] \picorv32/pcpi_mul/n0106 ;
  wire [4 : 2] \picorv32/pcpi_mul/n0107 ;
  wire [4 : 2] \picorv32/pcpi_mul/n0108 ;
  wire [4 : 2] \picorv32/pcpi_mul/n0109 ;
  wire [4 : 2] \picorv32/pcpi_mul/n0110 ;
  wire [4 : 2] \picorv32/pcpi_mul/n0111 ;
  wire [4 : 2] \picorv32/pcpi_mul/n0112 ;
  wire [4 : 2] \picorv32/pcpi_mul/n0113 ;
  wire [4 : 2] \picorv32/pcpi_mul/n0114 ;
  wire [4 : 2] \picorv32/pcpi_mul/n0115 ;
  wire [4 : 2] \picorv32/pcpi_mul/n0116 ;
  wire [4 : 2] \picorv32/pcpi_mul/n0117 ;
  wire [4 : 2] \picorv32/pcpi_mul/n0118 ;
  wire [4 : 2] \picorv32/pcpi_mul/n0119 ;
  wire [4 : 2] \picorv32/pcpi_mul/n0120 ;
  wire [4 : 2] \picorv32/pcpi_mul/n0121 ;
  wire [31 : 0] \picorv32/pcpi_mul/n0151 ;
  wire [63 : 0] \picorv32/pcpi_mul/rd ;
  wire [63 : 0] \picorv32/pcpi_mul/rs2 ;
  wire [63 : 0] \picorv32/pcpi_mul/rs1 ;
  wire [21 : 0] \picorv32/pcpi_div/Mcompar_n0050_cy ;
  wire [21 : 0] \picorv32/pcpi_div/Mcompar_n0050_lut ;
  wire [31 : 0] \picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut ;
  wire [29 : 0] \picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy ;
  wire [30 : 0] \picorv32/pcpi_div/GND_4_o_PWR_13_o_mux_39_OUT ;
  wire [62 : 0] \picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT ;
  wire [31 : 0] \picorv32/pcpi_div/quotient ;
  wire [31 : 0] \picorv32/pcpi_div/quotient_msk ;
  wire [62 : 0] \picorv32/pcpi_div/divisor ;
  wire [31 : 0] \picorv32/pcpi_div/dividend ;
  wire [19 : 19] waittimer0_done_11;
  wire [19 : 19] waittimer1_done_12;
  wire [19 : 19] waittimer2_done_13;
  wire [19 : 19] waittimer3_done_14;
  wire [19 : 19] waittimer4_done_15;
  wire [31 : 31] basesoc_timer0_zero_trigger_INV_217_o_16;
  wire [19 : 19] basesoc_done_17;
  VCC   XST_VCC (
    .P(basesoc_sdram_tccdcon_ready)
  );
  GND   XST_GND (
    .G(Mcount_ddrphy_bitslip_cnt_lut[1])
  );
  FD #(
    .INIT ( 1'b0 ))
  xilinxmultiregimpl0_regs0 (
    .C(sys_clk),
    .D(serial_rx_IBUF_0),
    .Q(xilinxmultiregimpl0_regs0_17)
  );
  FD #(
    .INIT ( 1'b0 ))
  xilinxmultiregimpl1_regs0_0 (
    .C(sys_clk),
    .D(switches[0]),
    .Q(xilinxmultiregimpl1_regs0[0])
  );
  FD #(
    .INIT ( 1'b0 ))
  xilinxmultiregimpl1_regs0_1 (
    .C(sys_clk),
    .D(switches[1]),
    .Q(xilinxmultiregimpl1_regs0[1])
  );
  FD #(
    .INIT ( 1'b0 ))
  xilinxmultiregimpl1_regs0_2 (
    .C(sys_clk),
    .D(switches[2]),
    .Q(xilinxmultiregimpl1_regs0[2])
  );
  FD #(
    .INIT ( 1'b0 ))
  xilinxmultiregimpl1_regs0_3 (
    .C(sys_clk),
    .D(switches[3]),
    .Q(xilinxmultiregimpl1_regs0[3])
  );
  FD #(
    .INIT ( 1'b0 ))
  xilinxmultiregimpl1_regs0_4 (
    .C(sys_clk),
    .D(switches[4]),
    .Q(xilinxmultiregimpl1_regs0[4])
  );
  FD #(
    .INIT ( 1'b0 ))
  xilinxmultiregimpl1_regs0_5 (
    .C(sys_clk),
    .D(switches[5]),
    .Q(xilinxmultiregimpl1_regs0[5])
  );
  FD #(
    .INIT ( 1'b0 ))
  xilinxmultiregimpl1_regs0_6 (
    .C(sys_clk),
    .D(switches[6]),
    .Q(xilinxmultiregimpl1_regs0[6])
  );
  FD #(
    .INIT ( 1'b0 ))
  xilinxmultiregimpl1_regs0_7 (
    .C(sys_clk),
    .D(switches[7]),
    .Q(xilinxmultiregimpl1_regs0[7])
  );
  FD #(
    .INIT ( 1'b0 ))
  xilinxmultiregimpl0_regs1 (
    .C(sys_clk),
    .D(xilinxmultiregimpl0_regs0_17),
    .Q(xilinxmultiregimpl0_regs1_29)
  );
  FD #(
    .INIT ( 1'b0 ))
  xilinxmultiregimpl1_regs1_0 (
    .C(sys_clk),
    .D(xilinxmultiregimpl1_regs0[0]),
    .Q(xilinxmultiregimpl1_regs1[0])
  );
  FD #(
    .INIT ( 1'b0 ))
  xilinxmultiregimpl1_regs1_1 (
    .C(sys_clk),
    .D(xilinxmultiregimpl1_regs0[1]),
    .Q(xilinxmultiregimpl1_regs1[1])
  );
  FD #(
    .INIT ( 1'b0 ))
  xilinxmultiregimpl1_regs1_2 (
    .C(sys_clk),
    .D(xilinxmultiregimpl1_regs0[2]),
    .Q(xilinxmultiregimpl1_regs1[2])
  );
  FD #(
    .INIT ( 1'b0 ))
  xilinxmultiregimpl1_regs1_3 (
    .C(sys_clk),
    .D(xilinxmultiregimpl1_regs0[3]),
    .Q(xilinxmultiregimpl1_regs1[3])
  );
  FD #(
    .INIT ( 1'b0 ))
  xilinxmultiregimpl1_regs1_4 (
    .C(sys_clk),
    .D(xilinxmultiregimpl1_regs0[4]),
    .Q(xilinxmultiregimpl1_regs1[4])
  );
  FD #(
    .INIT ( 1'b0 ))
  xilinxmultiregimpl1_regs1_5 (
    .C(sys_clk),
    .D(xilinxmultiregimpl1_regs0[5]),
    .Q(xilinxmultiregimpl1_regs1[5])
  );
  FD #(
    .INIT ( 1'b0 ))
  xilinxmultiregimpl1_regs1_6 (
    .C(sys_clk),
    .D(xilinxmultiregimpl1_regs0[6]),
    .Q(xilinxmultiregimpl1_regs1[6])
  );
  FD #(
    .INIT ( 1'b0 ))
  xilinxmultiregimpl1_regs1_7 (
    .C(sys_clk),
    .D(xilinxmultiregimpl1_regs0[7]),
    .Q(xilinxmultiregimpl1_regs1[7])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_rx_r (
    .C(sys_clk),
    .D(xilinxmultiregimpl0_regs1_29),
    .R(sys_rst),
    .Q(basesoc_uart_phy_rx_r_135)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_rx_reg_0 (
    .C(sys_clk),
    .CE(_n5558_inv),
    .D(basesoc_uart_phy_rx_reg[1]),
    .R(sys_rst),
    .Q(basesoc_uart_phy_rx_reg[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_rx_reg_1 (
    .C(sys_clk),
    .CE(_n5558_inv),
    .D(basesoc_uart_phy_rx_reg[2]),
    .R(sys_rst),
    .Q(basesoc_uart_phy_rx_reg[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_rx_reg_2 (
    .C(sys_clk),
    .CE(_n5558_inv),
    .D(basesoc_uart_phy_rx_reg[3]),
    .R(sys_rst),
    .Q(basesoc_uart_phy_rx_reg[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_rx_reg_3 (
    .C(sys_clk),
    .CE(_n5558_inv),
    .D(basesoc_uart_phy_rx_reg[4]),
    .R(sys_rst),
    .Q(basesoc_uart_phy_rx_reg[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_rx_reg_4 (
    .C(sys_clk),
    .CE(_n5558_inv),
    .D(basesoc_uart_phy_rx_reg[5]),
    .R(sys_rst),
    .Q(basesoc_uart_phy_rx_reg[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_rx_reg_5 (
    .C(sys_clk),
    .CE(_n5558_inv),
    .D(basesoc_uart_phy_rx_reg[6]),
    .R(sys_rst),
    .Q(basesoc_uart_phy_rx_reg[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_rx_reg_6 (
    .C(sys_clk),
    .CE(_n5558_inv),
    .D(basesoc_uart_phy_rx_reg[7]),
    .R(sys_rst),
    .Q(basesoc_uart_phy_rx_reg[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_rx_reg_7 (
    .C(sys_clk),
    .CE(_n5558_inv),
    .D(xilinxmultiregimpl0_regs1_29),
    .R(sys_rst),
    .Q(basesoc_uart_phy_rx_reg[7])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_interface_dat_w_0 (
    .C(sys_clk),
    .D(\picorv32/mem_wdata [0]),
    .R(sys_rst),
    .Q(basesoc_interface_dat_w[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_interface_dat_w_1 (
    .C(sys_clk),
    .D(\picorv32/mem_wdata [1]),
    .R(sys_rst),
    .Q(basesoc_interface_dat_w[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_interface_dat_w_2 (
    .C(sys_clk),
    .D(\picorv32/mem_wdata [2]),
    .R(sys_rst),
    .Q(basesoc_interface_dat_w[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_interface_dat_w_3 (
    .C(sys_clk),
    .D(\picorv32/mem_wdata [3]),
    .R(sys_rst),
    .Q(basesoc_interface_dat_w[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_interface_dat_w_4 (
    .C(sys_clk),
    .D(\picorv32/mem_wdata [4]),
    .R(sys_rst),
    .Q(basesoc_interface_dat_w[4])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_interface_dat_w_5 (
    .C(sys_clk),
    .D(\picorv32/mem_wdata [5]),
    .R(sys_rst),
    .Q(basesoc_interface_dat_w[5])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_interface_dat_w_6 (
    .C(sys_clk),
    .D(\picorv32/mem_wdata [6]),
    .R(sys_rst),
    .Q(basesoc_interface_dat_w[6])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_interface_dat_w_7 (
    .C(sys_clk),
    .D(\picorv32/mem_wdata [7]),
    .R(sys_rst),
    .Q(basesoc_interface_dat_w[7])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_interface_adr_0 (
    .C(sys_clk),
    .D(\picorv32/mem_addr [2]),
    .R(sys_rst),
    .Q(\basesoc_interface_adr[0] )
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_interface_adr_1 (
    .C(sys_clk),
    .D(\picorv32/mem_addr [3]),
    .R(sys_rst),
    .Q(\basesoc_interface_adr[1] )
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_interface_adr_2 (
    .C(sys_clk),
    .D(\picorv32/mem_addr [4]),
    .R(sys_rst),
    .Q(\basesoc_interface_adr[2] )
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_interface_adr_3 (
    .C(sys_clk),
    .D(\picorv32/mem_addr [5]),
    .R(sys_rst),
    .Q(\basesoc_interface_adr[3] )
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_interface_adr_4 (
    .C(sys_clk),
    .D(\picorv32/mem_addr [6]),
    .R(sys_rst),
    .Q(\basesoc_interface_adr[4] )
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_interface_adr_5 (
    .C(sys_clk),
    .D(\picorv32/mem_addr [7]),
    .R(sys_rst),
    .Q(\basesoc_interface_adr[5] )
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_interface_adr_9 (
    .C(sys_clk),
    .D(\picorv32/mem_addr [11]),
    .R(sys_rst),
    .Q(\basesoc_interface_adr[9] )
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_interface_adr_10 (
    .C(sys_clk),
    .D(\picorv32/mem_addr [12]),
    .R(sys_rst),
    .Q(\basesoc_interface_adr[10] )
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_interface_adr_11 (
    .C(sys_clk),
    .D(\picorv32/mem_addr [13]),
    .R(sys_rst),
    .Q(\basesoc_interface_adr[11] )
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_interface_adr_12 (
    .C(sys_clk),
    .D(\picorv32/mem_addr [14]),
    .R(sys_rst),
    .Q(\basesoc_interface_adr[12] )
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_interface_adr_13 (
    .C(sys_clk),
    .D(\picorv32/mem_addr [15]),
    .R(sys_rst),
    .Q(\basesoc_interface_adr[13] )
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_bus_wishbone_dat_r_0 (
    .C(sys_clk),
    .D(basesoc_csrcon_dat_r[0]),
    .R(sys_rst),
    .Q(basesoc_bus_wishbone_dat_r[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_bus_wishbone_dat_r_1 (
    .C(sys_clk),
    .D(basesoc_csrcon_dat_r[1]),
    .R(sys_rst),
    .Q(basesoc_bus_wishbone_dat_r[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_bus_wishbone_dat_r_2 (
    .C(sys_clk),
    .D(basesoc_csrcon_dat_r[2]),
    .R(sys_rst),
    .Q(basesoc_bus_wishbone_dat_r[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_bus_wishbone_dat_r_3 (
    .C(sys_clk),
    .D(basesoc_csrcon_dat_r[3]),
    .R(sys_rst),
    .Q(basesoc_bus_wishbone_dat_r[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_bus_wishbone_dat_r_4 (
    .C(sys_clk),
    .D(basesoc_csrcon_dat_r[4]),
    .R(sys_rst),
    .Q(basesoc_bus_wishbone_dat_r[4])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_bus_wishbone_dat_r_5 (
    .C(sys_clk),
    .D(basesoc_csrcon_dat_r[5]),
    .R(sys_rst),
    .Q(basesoc_bus_wishbone_dat_r[5])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_bus_wishbone_dat_r_6 (
    .C(sys_clk),
    .D(basesoc_csrcon_dat_r[6]),
    .R(sys_rst),
    .Q(basesoc_bus_wishbone_dat_r[6])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_bus_wishbone_dat_r_7 (
    .C(sys_clk),
    .D(basesoc_csrcon_dat_r[7]),
    .R(sys_rst),
    .Q(basesoc_bus_wishbone_dat_r[7])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_sink_ready (
    .C(sys_clk),
    .D(Mmux_GND_1_o_GND_1_o_MUX_358_o11),
    .R(sys_rst),
    .Q(basesoc_uart_phy_sink_ready_623)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_rx_old_trigger (
    .C(sys_clk),
    .D(basesoc_uart_rx_trigger),
    .R(sys_rst),
    .Q(basesoc_uart_rx_old_trigger_692)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_tx_old_trigger (
    .C(sys_clk),
    .D(basesoc_uart_tx_trigger),
    .R(sys_rst),
    .Q(basesoc_uart_tx_old_trigger_691)
  );
  FDR #(
    .INIT ( 1'b0 ))
  eventsourceprocess0_old_trigger (
    .C(sys_clk),
    .D(eventsourceprocess0_trigger),
    .R(sys_rst),
    .Q(eventsourceprocess0_old_trigger_726)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_timer0_zero_old_trigger (
    .C(sys_clk),
    .D(basesoc_timer0_zero_trigger),
    .R(sys_rst),
    .Q(basesoc_timer0_zero_old_trigger_725)
  );
  FDR #(
    .INIT ( 1'b0 ))
  eventsourceprocess3_old_trigger (
    .C(sys_clk),
    .D(eventsourceprocess3_trigger),
    .R(sys_rst),
    .Q(eventsourceprocess3_old_trigger_729)
  );
  FDR #(
    .INIT ( 1'b0 ))
  eventsourceprocess1_old_trigger (
    .C(sys_clk),
    .D(eventsourceprocess1_trigger),
    .R(sys_rst),
    .Q(eventsourceprocess1_old_trigger_727)
  );
  FDR #(
    .INIT ( 1'b0 ))
  eventsourceprocess2_old_trigger (
    .C(sys_clk),
    .D(eventsourceprocess2_trigger),
    .R(sys_rst),
    .Q(eventsourceprocess2_old_trigger_728)
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_phase_sys (
    .C(sys_clk),
    .D(ddrphy_phase_half_304),
    .R(sys_rst),
    .Q(ddrphy_phase_sys_764)
  );
  FDR #(
    .INIT ( 1'b0 ))
  eventsourceprocess4_old_trigger (
    .C(sys_clk),
    .D(eventsourceprocess4_trigger),
    .R(sys_rst),
    .Q(eventsourceprocess4_old_trigger_730)
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_0 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_spiflash_sr[30]_mux_1142_OUT<0> ),
    .R(sys_rst),
    .Q(spiflash_sr[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_1 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_spiflash_sr[30]_mux_1142_OUT<1> ),
    .R(sys_rst),
    .Q(spiflash_sr[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_2 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_spiflash_sr[30]_mux_1142_OUT<2> ),
    .R(sys_rst),
    .Q(spiflash_sr[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_3 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_spiflash_sr[30]_mux_1142_OUT<3> ),
    .R(sys_rst),
    .Q(spiflash_sr[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_4 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_spiflash_sr[30]_mux_1142_OUT<4> ),
    .R(sys_rst),
    .Q(spiflash_sr[4])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_5 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_spiflash_sr[30]_mux_1142_OUT<5> ),
    .R(sys_rst),
    .Q(spiflash_sr[5])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_6 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_spiflash_sr[30]_mux_1142_OUT<6> ),
    .R(sys_rst),
    .Q(spiflash_sr[6])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_7 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_spiflash_sr[30]_mux_1142_OUT<7> ),
    .R(sys_rst),
    .Q(spiflash_sr[7])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_8 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_GND_1_o_MUX_522_o ),
    .R(sys_rst),
    .Q(spiflash_sr[8])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_9 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_GND_1_o_MUX_521_o ),
    .R(sys_rst),
    .Q(spiflash_sr[9])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_10 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_spiflash_bus_adr[0]_MUX_520_o ),
    .R(sys_rst),
    .Q(spiflash_sr[10])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_11 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_spiflash_bus_adr[1]_MUX_519_o ),
    .R(sys_rst),
    .Q(spiflash_sr[11])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_12 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_spiflash_bus_adr[2]_MUX_518_o ),
    .R(sys_rst),
    .Q(spiflash_sr[12])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_13 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_spiflash_bus_adr[3]_MUX_517_o ),
    .R(sys_rst),
    .Q(spiflash_sr[13])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_14 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_spiflash_bus_adr[4]_MUX_516_o ),
    .R(sys_rst),
    .Q(spiflash_sr[14])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_15 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_spiflash_bus_adr[5]_MUX_515_o ),
    .R(sys_rst),
    .Q(spiflash_sr[15])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_16 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_spiflash_bus_adr[6]_MUX_514_o ),
    .R(sys_rst),
    .Q(spiflash_sr[16])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_17 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_spiflash_bus_adr[7]_MUX_513_o ),
    .R(sys_rst),
    .Q(spiflash_sr[17])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_18 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_spiflash_bus_adr[8]_MUX_512_o ),
    .R(sys_rst),
    .Q(spiflash_sr[18])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_19 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_spiflash_bus_adr[9]_MUX_511_o ),
    .R(sys_rst),
    .Q(spiflash_sr[19])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_20 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_spiflash_bus_adr[10]_MUX_510_o ),
    .R(sys_rst),
    .Q(spiflash_sr[20])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_21 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_spiflash_bus_adr[11]_MUX_509_o ),
    .R(sys_rst),
    .Q(spiflash_sr[21])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_22 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_spiflash_bus_adr[12]_MUX_508_o ),
    .R(sys_rst),
    .Q(spiflash_sr[22])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_23 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_spiflash_bus_adr[13]_MUX_507_o ),
    .R(sys_rst),
    .Q(spiflash_sr[23])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_24 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_spiflash_bus_adr[14]_MUX_506_o ),
    .R(sys_rst),
    .Q(spiflash_sr[24])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_25 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_spiflash_bus_adr[15]_MUX_505_o ),
    .R(sys_rst),
    .Q(spiflash_sr[25])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_26 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_spiflash_bus_adr[16]_MUX_504_o ),
    .R(sys_rst),
    .Q(spiflash_sr[26])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_27 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_spiflash_bus_adr[17]_MUX_503_o ),
    .R(sys_rst),
    .Q(spiflash_sr[27])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_28 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_spiflash_bus_adr[18]_MUX_502_o ),
    .R(sys_rst),
    .Q(spiflash_sr[28])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_29 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_spiflash_bus_adr[19]_MUX_501_o ),
    .R(sys_rst),
    .Q(spiflash_sr[29])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_30 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_spiflash_bus_adr[20]_MUX_500_o ),
    .R(sys_rst),
    .Q(spiflash_sr[30])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_31 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_spiflash_bus_adr[21]_MUX_499_o ),
    .R(sys_rst),
    .Q(spiflash_sr[31])
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_bitslip_inc (
    .C(sys_clk),
    .D(\ddrphy_bitslip_cnt[3]_GND_1_o_equal_1158_o_inv ),
    .R(sys_rst),
    .Q(ddrphy_bitslip_inc_765)
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_drive_dq_n1 (
    .C(sys_clk),
    .D(ddrphy_drive_dq_n0),
    .R(sys_rst),
    .Q(ddrphy_drive_dq_n1_815)
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_wrdata_en_d (
    .C(sys_clk),
    .D(ddrphy_wrdata_en_2436),
    .R(sys_rst),
    .Q(ddrphy_wrdata_en_d_816)
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_rddata_sr_0 (
    .C(sys_clk),
    .D(ddrphy_rddata_sr[1]),
    .R(sys_rst),
    .Q(ddrphy_rddata_sr[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_cmd_payload_a_10 (
    .C(sys_clk),
    .D(basesoc_sdram_tccdcon_ready),
    .R(sys_rst),
    .Q(basesoc_sdram_cmd_payload_a[10])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_cmd_payload_cas (
    .C(sys_clk),
    .D(\basesoc_sdram_generator_counter[3]_GND_1_o_equal_1169_o ),
    .R(sys_rst),
    .Q(basesoc_sdram_cmd_payload_cas_819)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_cmd_payload_we (
    .C(sys_clk),
    .D(\basesoc_sdram_generator_counter[3]_GND_1_o_equal_1168_o ),
    .R(sys_rst),
    .Q(basesoc_sdram_cmd_payload_we_820)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_generator_done (
    .C(sys_clk),
    .D(\basesoc_sdram_generator_counter[3]_PWR_1_o_equal_1170_o ),
    .R(sys_rst),
    .Q(basesoc_sdram_generator_done_821)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_cmd_ready (
    .C(sys_clk),
    .D(basesoc_sdram_choose_cmd_cmd_ready),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_cmd_ready_855)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_slave_sel_r_0 (
    .C(sys_clk),
    .D(basesoc_slave_sel[0]),
    .R(sys_rst),
    .Q(basesoc_slave_sel_r[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_slave_sel_r_1 (
    .C(sys_clk),
    .D(basesoc_slave_sel[1]),
    .R(sys_rst),
    .Q(basesoc_slave_sel_r[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_slave_sel_r_2 (
    .C(sys_clk),
    .D(basesoc_slave_sel[2]),
    .R(sys_rst),
    .Q(basesoc_slave_sel_r[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_slave_sel_r_3 (
    .C(sys_clk),
    .D(basesoc_slave_sel[3]),
    .R(sys_rst),
    .Q(basesoc_slave_sel_r[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_sel_r (
    .C(sys_clk),
    .D(basesoc_csrbankarray_sel),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_sel_r_881)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface2_bank_bus_dat_r_0 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT<0> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface2_bank_bus_dat_r[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface2_bank_bus_dat_r_1 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT<1> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface2_bank_bus_dat_r[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface2_bank_bus_dat_r_2 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT<2> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface2_bank_bus_dat_r[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface2_bank_bus_dat_r_3 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT<3> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface2_bank_bus_dat_r[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface2_bank_bus_dat_r_4 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT<4> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface2_bank_bus_dat_r[4])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface2_bank_bus_dat_r_5 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT<5> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface2_bank_bus_dat_r[5])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface2_bank_bus_dat_r_6 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT<6> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface2_bank_bus_dat_r[6])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface2_bank_bus_dat_r_7 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT<7> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface2_bank_bus_dat_r[7])
  );
  FDS #(
    .INIT ( 1'b1 ))
  basesoc_sdram_dfi_p0_ras_n (
    .C(sys_clk),
    .D(array_muxed9_INV_283_o_2494),
    .S(sys_rst),
    .Q(basesoc_sdram_dfi_p0_ras_n_927)
  );
  FDS #(
    .INIT ( 1'b1 ))
  basesoc_sdram_dfi_p0_cas_n (
    .C(sys_clk),
    .D(array_muxed8_INV_282_o_2493),
    .S(sys_rst),
    .Q(basesoc_sdram_dfi_p0_cas_n_926)
  );
  FDS #(
    .INIT ( 1'b1 ))
  basesoc_sdram_dfi_p1_ras_n (
    .C(sys_clk),
    .D(array_muxed16_INV_286_o),
    .S(sys_rst),
    .Q(basesoc_sdram_dfi_p1_ras_n_930)
  );
  FDS #(
    .INIT ( 1'b1 ))
  basesoc_sdram_dfi_p0_we_n (
    .C(sys_clk),
    .D(array_muxed10_INV_284_o_2495),
    .S(sys_rst),
    .Q(basesoc_sdram_dfi_p0_we_n_928)
  );
  FDS #(
    .INIT ( 1'b1 ))
  basesoc_sdram_dfi_p1_cas_n (
    .C(sys_clk),
    .D(array_muxed15_INV_285_o),
    .S(sys_rst),
    .Q(basesoc_sdram_dfi_p1_cas_n_929)
  );
  FDS #(
    .INIT ( 1'b1 ))
  basesoc_sdram_dfi_p1_we_n (
    .C(sys_clk),
    .D(array_muxed17_INV_287_o),
    .S(sys_rst),
    .Q(basesoc_sdram_dfi_p1_we_n_931)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  spiflash_counter_0 (
    .C(sys_clk),
    .CE(_n5592_inv_2732),
    .D(\spiflash_counter[8]_GND_1_o_mux_1156_OUT<0> ),
    .R(sys_rst),
    .Q(spiflash_counter[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  spiflash_counter_1 (
    .C(sys_clk),
    .CE(_n5592_inv_2732),
    .D(\spiflash_counter[8]_GND_1_o_mux_1156_OUT<1> ),
    .R(sys_rst),
    .Q(spiflash_counter[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  spiflash_counter_2 (
    .C(sys_clk),
    .CE(_n5592_inv_2732),
    .D(\spiflash_counter[8]_GND_1_o_mux_1156_OUT<2> ),
    .R(sys_rst),
    .Q(spiflash_counter[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  spiflash_counter_3 (
    .C(sys_clk),
    .CE(_n5592_inv_2732),
    .D(\spiflash_counter[8]_GND_1_o_mux_1156_OUT<3> ),
    .R(sys_rst),
    .Q(spiflash_counter[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  spiflash_counter_4 (
    .C(sys_clk),
    .CE(_n5592_inv_2732),
    .D(\spiflash_counter[8]_GND_1_o_mux_1156_OUT<4> ),
    .R(sys_rst),
    .Q(spiflash_counter[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  spiflash_counter_5 (
    .C(sys_clk),
    .CE(_n5592_inv_2732),
    .D(\spiflash_counter[8]_GND_1_o_mux_1156_OUT<5> ),
    .R(sys_rst),
    .Q(spiflash_counter[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  spiflash_counter_6 (
    .C(sys_clk),
    .CE(_n5592_inv_2732),
    .D(\spiflash_counter[8]_GND_1_o_mux_1156_OUT<6> ),
    .R(sys_rst),
    .Q(spiflash_counter[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  spiflash_counter_7 (
    .C(sys_clk),
    .CE(_n5592_inv_2732),
    .D(\spiflash_counter[8]_GND_1_o_mux_1156_OUT<7> ),
    .R(sys_rst),
    .Q(spiflash_counter[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  spiflash_counter_8 (
    .C(sys_clk),
    .CE(_n5592_inv_2732),
    .D(\spiflash_counter[8]_GND_1_o_mux_1156_OUT<8> ),
    .R(sys_rst),
    .Q(spiflash_counter[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_generator_counter_0 (
    .C(sys_clk),
    .CE(_n5601_inv_2733),
    .D(\basesoc_sdram_generator_counter[3]_GND_1_o_mux_1175_OUT<0> ),
    .R(sys_rst),
    .Q(basesoc_sdram_generator_counter[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_generator_counter_1 (
    .C(sys_clk),
    .CE(_n5601_inv_2733),
    .D(\basesoc_sdram_generator_counter[3]_GND_1_o_mux_1175_OUT<1> ),
    .R(sys_rst),
    .Q(basesoc_sdram_generator_counter[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_generator_counter_2 (
    .C(sys_clk),
    .CE(_n5601_inv_2733),
    .D(\basesoc_sdram_generator_counter[3]_GND_1_o_mux_1175_OUT<2> ),
    .R(sys_rst),
    .Q(basesoc_sdram_generator_counter[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_generator_counter_3 (
    .C(sys_clk),
    .CE(_n5601_inv_2733),
    .D(\basesoc_sdram_generator_counter[3]_GND_1_o_mux_1175_OUT<3> ),
    .R(sys_rst),
    .Q(basesoc_sdram_generator_counter[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_period (
    .C(sys_clk),
    .D(\n3906[0] ),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_period_731)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_counter_1 (
    .C(sys_clk),
    .D(\n3906[2] ),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_counter_1_1692)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_counter_2 (
    .C(sys_clk),
    .D(\n3906[3] ),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_counter_2_1691)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_counter_3 (
    .C(sys_clk),
    .D(\n3906[4] ),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_counter_3_1690)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_counter_4 (
    .C(sys_clk),
    .D(\n3906[5] ),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_counter_4_1689)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_counter_5 (
    .C(sys_clk),
    .D(\n3906[6] ),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_counter_5_1688)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_counter_6 (
    .C(sys_clk),
    .D(\n3906[7] ),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_counter_6_1687)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_counter_7 (
    .C(sys_clk),
    .D(\n3906[8] ),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_counter_7_1686)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_counter_8 (
    .C(sys_clk),
    .D(\n3906[9] ),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_counter_8_1685)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_counter_9 (
    .C(sys_clk),
    .D(\n3906[10] ),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_counter_9_1684)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_counter_10 (
    .C(sys_clk),
    .D(\n3906[11] ),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_counter_10_1683)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_counter_11 (
    .C(sys_clk),
    .D(\n3906[12] ),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_counter_11_1682)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_counter_12 (
    .C(sys_clk),
    .D(\n3906[13] ),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_counter_12_1681)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_counter_13 (
    .C(sys_clk),
    .D(\n3906[14] ),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_counter_13_1680)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_counter_14 (
    .C(sys_clk),
    .D(\n3906[15] ),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_counter_14_1679)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_counter_15 (
    .C(sys_clk),
    .D(\n3906[16] ),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_counter_15_1678)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_counter_16 (
    .C(sys_clk),
    .D(\n3906[17] ),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_counter_16_1677)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_counter_17 (
    .C(sys_clk),
    .D(\n3906[18] ),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_counter_17_1676)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_counter_18 (
    .C(sys_clk),
    .D(\n3906[19] ),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_counter_18_1675)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_counter_19 (
    .C(sys_clk),
    .D(\n3906[20] ),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_counter_19_1674)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_counter_20 (
    .C(sys_clk),
    .D(\n3906[21] ),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_counter_20_1673)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_counter_21 (
    .C(sys_clk),
    .D(\n3906[22] ),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_counter_21_1672)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_counter_22 (
    .C(sys_clk),
    .D(\n3906[23] ),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_counter_22_1671)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_counter_23 (
    .C(sys_clk),
    .D(Madd_n3906_cy[23]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_counter_23_1693)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_source_payload_data_0 (
    .C(sys_clk),
    .CE(GND_1_o_GND_1_o_MUX_369_o),
    .D(basesoc_uart_phy_rx_reg[0]),
    .R(sys_rst),
    .Q(basesoc_uart_phy_source_payload_data[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_source_payload_data_1 (
    .C(sys_clk),
    .CE(GND_1_o_GND_1_o_MUX_369_o),
    .D(basesoc_uart_phy_rx_reg[1]),
    .R(sys_rst),
    .Q(basesoc_uart_phy_source_payload_data[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_source_payload_data_2 (
    .C(sys_clk),
    .CE(GND_1_o_GND_1_o_MUX_369_o),
    .D(basesoc_uart_phy_rx_reg[2]),
    .R(sys_rst),
    .Q(basesoc_uart_phy_source_payload_data[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_source_payload_data_3 (
    .C(sys_clk),
    .CE(GND_1_o_GND_1_o_MUX_369_o),
    .D(basesoc_uart_phy_rx_reg[3]),
    .R(sys_rst),
    .Q(basesoc_uart_phy_source_payload_data[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_source_payload_data_4 (
    .C(sys_clk),
    .CE(GND_1_o_GND_1_o_MUX_369_o),
    .D(basesoc_uart_phy_rx_reg[4]),
    .R(sys_rst),
    .Q(basesoc_uart_phy_source_payload_data[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_source_payload_data_5 (
    .C(sys_clk),
    .CE(GND_1_o_GND_1_o_MUX_369_o),
    .D(basesoc_uart_phy_rx_reg[5]),
    .R(sys_rst),
    .Q(basesoc_uart_phy_source_payload_data[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_source_payload_data_6 (
    .C(sys_clk),
    .CE(GND_1_o_GND_1_o_MUX_369_o),
    .D(basesoc_uart_phy_rx_reg[6]),
    .R(sys_rst),
    .Q(basesoc_uart_phy_source_payload_data[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_source_payload_data_7 (
    .C(sys_clk),
    .CE(GND_1_o_GND_1_o_MUX_369_o),
    .D(basesoc_uart_phy_rx_reg[7]),
    .R(sys_rst),
    .Q(basesoc_uart_phy_source_payload_data[7])
  );
  FD   memadr_1_0 (
    .C(sys_clk),
    .D(\basesoc_interface_adr[0] ),
    .Q(memadr_1[0])
  );
  FD   memadr_1_1 (
    .C(sys_clk),
    .D(\basesoc_interface_adr[1] ),
    .Q(memadr_1[1])
  );
  FD   memadr_1_2 (
    .C(sys_clk),
    .D(\basesoc_interface_adr[2] ),
    .Q(memadr_1[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_storage_full_31 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank1_scratch3_re),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(basesoc_ctrl_storage_full_31_1524)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  leds_storage_full_0 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank0_leds_out0_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(leds_storage_full[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  leds_storage_full_1 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank0_leds_out0_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(leds_storage_full[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  leds_storage_full_2 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank0_leds_out0_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(leds_storage_full[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  leds_storage_full_3 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank0_leds_out0_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(leds_storage_full[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  leds_storage_full_4 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank0_leds_out0_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(leds_storage_full[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  leds_storage_full_5 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank0_leds_out0_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(leds_storage_full[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  leds_storage_full_6 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank0_leds_out0_re),
    .D(basesoc_interface_dat_w[6]),
    .R(sys_rst),
    .Q(leds_storage_full[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  leds_storage_full_7 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank0_leds_out0_re),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(leds_storage_full[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  eventmanager_storage_full_0 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank0_buttons_ev_enable0_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(eventmanager_storage_full[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  eventmanager_storage_full_1 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank0_buttons_ev_enable0_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(eventmanager_storage_full[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  eventmanager_storage_full_2 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank0_buttons_ev_enable0_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(eventmanager_storage_full[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  eventmanager_storage_full_3 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank0_buttons_ev_enable0_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(eventmanager_storage_full[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  eventmanager_storage_full_4 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank0_buttons_ev_enable0_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(eventmanager_storage_full[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_storage_full_27 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank1_scratch3_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_ctrl_storage_full_27_1527)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_storage_full_30 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank1_scratch3_re),
    .D(basesoc_interface_dat_w[6]),
    .R(sys_rst),
    .Q(basesoc_ctrl_storage_full_30_1525)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_storage_full_29 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank1_scratch3_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_ctrl_storage_full_29_1526)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_storage_full_23 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank1_scratch2_re),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(basesoc_ctrl_storage_full_23_1530)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_storage_full_26 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank1_scratch3_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_ctrl_storage_full_26_1528)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_storage_full_24 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank1_scratch3_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_ctrl_storage_full_24_1529)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_storage_full_17 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank1_scratch2_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_ctrl_storage_full_17_1533)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_storage_full_22 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank1_scratch2_re),
    .D(basesoc_interface_dat_w[6]),
    .R(sys_rst),
    .Q(basesoc_ctrl_storage_full_22_1531)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_storage_full_19 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank1_scratch2_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_ctrl_storage_full_19_1532)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_storage_full_13 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank1_scratch1_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_ctrl_storage_full_13_1536)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_storage_full_16 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank1_scratch2_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_ctrl_storage_full_16_1534)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_storage_full_15 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank1_scratch1_re),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(basesoc_ctrl_storage_full_15_1535)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_storage_full_11 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank1_scratch1_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_ctrl_storage_full_11_1537)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_storage_full_8 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank1_scratch1_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_ctrl_storage_full_8_1538)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_storage_full_7 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank1_scratch0_re),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(basesoc_ctrl_storage_full_7_1539)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_storage_full_2 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank1_scratch0_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_ctrl_storage_full_2_1540)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_storage_full_0 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_control0_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_storage_full[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_storage_full_1 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_control0_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_storage_full[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_storage_full_2 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_control0_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_storage_full[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_storage_full_3 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_control0_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_storage_full[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_storage_full_1 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank1_scratch0_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_ctrl_storage_full_1_1541)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_storage_full_0 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank1_scratch0_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_ctrl_storage_full_0_1542)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_address_storage_full_11 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi0_address1_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_address_storage_full_11_1554)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_command_storage_full_0 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi0_command0_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_command_storage_full[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_command_storage_full_1 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi0_command0_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_command_storage_full[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_command_storage_full_2 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi0_command0_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_command_storage_full[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_command_storage_full_3 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi0_command0_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_command_storage_full[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_command_storage_full_4 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi0_command0_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_command_storage_full[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_command_storage_full_5 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi0_command0_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_command_storage_full[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_address_storage_full_12 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi0_address1_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_address_storage_full_12_1553)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_address_storage_full_8 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi0_address1_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_address_storage_full_8_1557)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_address_storage_full_10 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi0_address1_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_address_storage_full_10_1555)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_address_storage_full_9 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi0_address1_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_address_storage_full_9_1556)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_address_storage_full_12 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi1_address1_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_address_storage_full_12_1566)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_baddress_storage_full_0 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi0_baddress0_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_baddress_storage_full[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_baddress_storage_full_1 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi0_baddress0_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_baddress_storage_full[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_command_storage_full_0 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi1_command0_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_command_storage_full[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_command_storage_full_1 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi1_command0_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_command_storage_full[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_command_storage_full_2 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi1_command0_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_command_storage_full[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_command_storage_full_3 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi1_command0_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_command_storage_full[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_command_storage_full_4 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi1_command0_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_command_storage_full[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_command_storage_full_5 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi1_command0_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_command_storage_full[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_address_storage_full_9 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi1_address1_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_address_storage_full_9_1569)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_address_storage_full_11 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi1_address1_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_address_storage_full_11_1567)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_address_storage_full_10 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi1_address1_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_address_storage_full_10_1568)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  spiflash_bitbang_storage_full_0 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_bitbang0_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(spiflash_bitbang_storage_full[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  spiflash_bitbang_storage_full_1 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_bitbang0_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(spiflash_bitbang_storage_full[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  spiflash_bitbang_storage_full_2 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_bitbang0_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(spiflash_bitbang_storage_full[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  spiflash_bitbang_storage_full_3 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_bitbang0_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(spiflash_bitbang_storage_full[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_address_storage_full_8 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi1_address1_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_address_storage_full_8_1570)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_baddress_storage_full_0 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi1_baddress0_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_baddress_storage_full[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_baddress_storage_full_1 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi1_baddress0_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_baddress_storage_full[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_eventmanager_storage_full_0 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_ev_enable0_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_uart_eventmanager_storage_full[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_eventmanager_storage_full_1 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_ev_enable0_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_uart_eventmanager_storage_full[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_storage_full_23 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank7_tuning_word2_re),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(basesoc_uart_phy_storage_full_23_1582)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_storage_full_22 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank7_tuning_word2_re),
    .D(basesoc_interface_dat_w[6]),
    .R(sys_rst),
    .Q(basesoc_uart_phy_storage_full_22_1583)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_storage_full_21 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank7_tuning_word2_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_uart_phy_storage_full_21_1584)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_storage_full_14 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank7_tuning_word1_re),
    .D(basesoc_interface_dat_w[6]),
    .R(sys_rst),
    .Q(basesoc_uart_phy_storage_full_14_1587)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_storage_full_20 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank7_tuning_word2_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_uart_phy_storage_full_20_1585)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_storage_full_15 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank7_tuning_word1_re),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(basesoc_uart_phy_storage_full_15_1586)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_storage_full_9 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank7_tuning_word1_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_uart_phy_storage_full_9_1590)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_storage_full_13 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank7_tuning_word1_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_uart_phy_storage_full_13_1588)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_storage_full_10 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank7_tuning_word1_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_uart_phy_storage_full_10_1589)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_storage_full_1 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank7_tuning_word0_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_uart_phy_storage_full[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_storage_full_7 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank7_tuning_word0_re),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(basesoc_uart_phy_storage_full[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_storage_full_2 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank7_tuning_word0_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_uart_phy_storage_full[2])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  basesoc_ctrl_storage_full_25 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank1_scratch3_re),
    .D(basesoc_interface_dat_w[1]),
    .S(sys_rst),
    .Q(basesoc_ctrl_storage_full_25_1596)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_storage_full_0 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank7_tuning_word0_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_uart_phy_storage_full[0])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  basesoc_ctrl_storage_full_28 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank1_scratch3_re),
    .D(basesoc_interface_dat_w[4]),
    .S(sys_rst),
    .Q(basesoc_ctrl_storage_full_28_1595)
  );
  FDSE #(
    .INIT ( 1'b1 ))
  basesoc_ctrl_storage_full_18 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank1_scratch2_re),
    .D(basesoc_interface_dat_w[2]),
    .S(sys_rst),
    .Q(basesoc_ctrl_storage_full_18_1599)
  );
  FDSE #(
    .INIT ( 1'b1 ))
  basesoc_ctrl_storage_full_21 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank1_scratch2_re),
    .D(basesoc_interface_dat_w[5]),
    .S(sys_rst),
    .Q(basesoc_ctrl_storage_full_21_1597)
  );
  FDSE #(
    .INIT ( 1'b1 ))
  basesoc_ctrl_storage_full_20 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank1_scratch2_re),
    .D(basesoc_interface_dat_w[4]),
    .S(sys_rst),
    .Q(basesoc_ctrl_storage_full_20_1598)
  );
  FDSE #(
    .INIT ( 1'b1 ))
  basesoc_ctrl_storage_full_10 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank1_scratch1_re),
    .D(basesoc_interface_dat_w[2]),
    .S(sys_rst),
    .Q(basesoc_ctrl_storage_full_10_1602)
  );
  FDSE #(
    .INIT ( 1'b1 ))
  basesoc_ctrl_storage_full_14 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank1_scratch1_re),
    .D(basesoc_interface_dat_w[6]),
    .S(sys_rst),
    .Q(basesoc_ctrl_storage_full_14_1600)
  );
  FDSE #(
    .INIT ( 1'b1 ))
  basesoc_ctrl_storage_full_12 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank1_scratch1_re),
    .D(basesoc_interface_dat_w[4]),
    .S(sys_rst),
    .Q(basesoc_ctrl_storage_full_12_1601)
  );
  FDSE #(
    .INIT ( 1'b1 ))
  basesoc_ctrl_storage_full_5 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank1_scratch0_re),
    .D(basesoc_interface_dat_w[5]),
    .S(sys_rst),
    .Q(basesoc_ctrl_storage_full_5_1605)
  );
  FDSE #(
    .INIT ( 1'b1 ))
  basesoc_ctrl_storage_full_9 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank1_scratch1_re),
    .D(basesoc_interface_dat_w[1]),
    .S(sys_rst),
    .Q(basesoc_ctrl_storage_full_9_1603)
  );
  FDSE #(
    .INIT ( 1'b1 ))
  basesoc_ctrl_storage_full_6 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank1_scratch0_re),
    .D(basesoc_interface_dat_w[6]),
    .S(sys_rst),
    .Q(basesoc_ctrl_storage_full_6_1604)
  );
  FDSE #(
    .INIT ( 1'b1 ))
  basesoc_ctrl_storage_full_4 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank1_scratch0_re),
    .D(basesoc_interface_dat_w[4]),
    .S(sys_rst),
    .Q(basesoc_ctrl_storage_full_4_1606)
  );
  FDSE #(
    .INIT ( 1'b1 ))
  basesoc_ctrl_storage_full_3 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank1_scratch0_re),
    .D(basesoc_interface_dat_w[3]),
    .S(sys_rst),
    .Q(basesoc_ctrl_storage_full_3_1607)
  );
  FDSE #(
    .INIT ( 1'b1 ))
  basesoc_uart_phy_storage_full_19 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank7_tuning_word2_re),
    .D(basesoc_interface_dat_w[3]),
    .S(sys_rst),
    .Q(basesoc_uart_phy_storage_full_19_1608)
  );
  FDSE #(
    .INIT ( 1'b1 ))
  basesoc_uart_phy_storage_full_18 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank7_tuning_word2_re),
    .D(basesoc_interface_dat_w[2]),
    .S(sys_rst),
    .Q(basesoc_uart_phy_storage_full_18_1609)
  );
  FDSE #(
    .INIT ( 1'b1 ))
  basesoc_uart_phy_storage_full_12 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank7_tuning_word1_re),
    .D(basesoc_interface_dat_w[4]),
    .S(sys_rst),
    .Q(basesoc_uart_phy_storage_full_12_1612)
  );
  FDSE #(
    .INIT ( 1'b1 ))
  basesoc_uart_phy_storage_full_17 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank7_tuning_word2_re),
    .D(basesoc_interface_dat_w[1]),
    .S(sys_rst),
    .Q(basesoc_uart_phy_storage_full_17_1610)
  );
  FDSE #(
    .INIT ( 1'b1 ))
  basesoc_uart_phy_storage_full_16 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank7_tuning_word2_re),
    .D(basesoc_interface_dat_w[0]),
    .S(sys_rst),
    .Q(basesoc_uart_phy_storage_full_16_1611)
  );
  FDSE #(
    .INIT ( 1'b1 ))
  basesoc_uart_phy_storage_full_6 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank7_tuning_word0_re),
    .D(basesoc_interface_dat_w[6]),
    .S(sys_rst),
    .Q(basesoc_uart_phy_storage_full[6])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  basesoc_uart_phy_storage_full_11 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank7_tuning_word1_re),
    .D(basesoc_interface_dat_w[3]),
    .S(sys_rst),
    .Q(basesoc_uart_phy_storage_full_11_1613)
  );
  FDSE #(
    .INIT ( 1'b1 ))
  basesoc_uart_phy_storage_full_8 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank7_tuning_word1_re),
    .D(basesoc_interface_dat_w[0]),
    .S(sys_rst),
    .Q(basesoc_uart_phy_storage_full_8_1614)
  );
  FDSE #(
    .INIT ( 1'b1 ))
  basesoc_uart_phy_storage_full_3 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank7_tuning_word0_re),
    .D(basesoc_interface_dat_w[3]),
    .S(sys_rst),
    .Q(basesoc_uart_phy_storage_full[3])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  basesoc_uart_phy_storage_full_5 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank7_tuning_word0_re),
    .D(basesoc_interface_dat_w[5]),
    .S(sys_rst),
    .Q(basesoc_uart_phy_storage_full[5])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  basesoc_uart_phy_storage_full_4 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank7_tuning_word0_re),
    .D(basesoc_interface_dat_w[4]),
    .S(sys_rst),
    .Q(basesoc_uart_phy_storage_full[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_wrdata_storage_full_16 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi0_wrdata2_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_wrdata_storage_full_16_1717)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_wrdata_storage_full_17 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi0_wrdata2_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_wrdata_storage_full_17_1716)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_wrdata_storage_full_18 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi0_wrdata2_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_wrdata_storage_full_18_1715)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_wrdata_storage_full_19 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi0_wrdata2_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_wrdata_storage_full_19_1714)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_wrdata_storage_full_20 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi0_wrdata2_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_wrdata_storage_full_20_1713)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_wrdata_storage_full_21 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi0_wrdata2_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_wrdata_storage_full_21_1712)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_wrdata_storage_full_22 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi0_wrdata2_re),
    .D(basesoc_interface_dat_w[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_wrdata_storage_full_22_1711)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_wrdata_storage_full_23 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi0_wrdata2_re),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_wrdata_storage_full_23_1710)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_address_storage_full_0 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi0_address0_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_address_storage_full[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_address_storage_full_1 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi0_address0_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_address_storage_full[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_address_storage_full_2 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi0_address0_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_address_storage_full[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_address_storage_full_3 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi0_address0_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_address_storage_full[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_address_storage_full_4 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi0_address0_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_address_storage_full[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_address_storage_full_5 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi0_address0_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_address_storage_full[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_address_storage_full_6 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi0_address0_re),
    .D(basesoc_interface_dat_w[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_address_storage_full[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_address_storage_full_7 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi0_address0_re),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_address_storage_full[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_wrdata_storage_full_24 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi0_wrdata3_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_wrdata_storage_full_24_1709)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_wrdata_storage_full_25 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi0_wrdata3_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_wrdata_storage_full_25_1708)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_wrdata_storage_full_26 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi0_wrdata3_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_wrdata_storage_full_26_1707)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_wrdata_storage_full_27 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi0_wrdata3_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_wrdata_storage_full_27_1706)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_wrdata_storage_full_28 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi0_wrdata3_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_wrdata_storage_full_28_1705)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_wrdata_storage_full_29 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi0_wrdata3_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_wrdata_storage_full_29_1704)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_wrdata_storage_full_30 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi0_wrdata3_re),
    .D(basesoc_interface_dat_w[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_wrdata_storage_full_30_1703)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_wrdata_storage_full_31 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi0_wrdata3_re),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_wrdata_storage_full_31_1702)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_address_storage_full_0 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi1_address0_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_address_storage_full[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_address_storage_full_1 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi1_address0_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_address_storage_full[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_address_storage_full_2 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi1_address0_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_address_storage_full[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_address_storage_full_3 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi1_address0_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_address_storage_full[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_address_storage_full_4 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi1_address0_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_address_storage_full[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_address_storage_full_5 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi1_address0_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_address_storage_full[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_address_storage_full_6 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi1_address0_re),
    .D(basesoc_interface_dat_w[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_address_storage_full[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_address_storage_full_7 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi1_address0_re),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_address_storage_full[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_wrdata_storage_full_8 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi0_wrdata1_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_wrdata_storage_full_8_1725)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_wrdata_storage_full_9 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi0_wrdata1_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_wrdata_storage_full_9_1724)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_wrdata_storage_full_10 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi0_wrdata1_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_wrdata_storage_full_10_1723)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_wrdata_storage_full_11 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi0_wrdata1_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_wrdata_storage_full_11_1722)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_wrdata_storage_full_12 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi0_wrdata1_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_wrdata_storage_full_12_1721)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_wrdata_storage_full_13 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi0_wrdata1_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_wrdata_storage_full_13_1720)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_wrdata_storage_full_14 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi0_wrdata1_re),
    .D(basesoc_interface_dat_w[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_wrdata_storage_full_14_1719)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_wrdata_storage_full_15 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi0_wrdata1_re),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_wrdata_storage_full_15_1718)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_wrdata_storage_full_0 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi0_wrdata0_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_wrdata_storage_full[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_wrdata_storage_full_1 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi0_wrdata0_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_wrdata_storage_full[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_wrdata_storage_full_2 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi0_wrdata0_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_wrdata_storage_full[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_wrdata_storage_full_3 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi0_wrdata0_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_wrdata_storage_full[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_wrdata_storage_full_4 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi0_wrdata0_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_wrdata_storage_full[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_wrdata_storage_full_5 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi0_wrdata0_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_wrdata_storage_full[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_wrdata_storage_full_6 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi0_wrdata0_re),
    .D(basesoc_interface_dat_w[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_wrdata_storage_full[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_wrdata_storage_full_7 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi0_wrdata0_re),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_wrdata_storage_full[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_wrdata_storage_full_8 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi1_wrdata1_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_wrdata_storage_full_8_1765)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_wrdata_storage_full_9 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi1_wrdata1_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_wrdata_storage_full_9_1764)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_wrdata_storage_full_10 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi1_wrdata1_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_wrdata_storage_full_10_1763)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_wrdata_storage_full_11 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi1_wrdata1_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_wrdata_storage_full_11_1762)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_wrdata_storage_full_12 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi1_wrdata1_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_wrdata_storage_full_12_1761)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_wrdata_storage_full_13 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi1_wrdata1_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_wrdata_storage_full_13_1760)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_wrdata_storage_full_14 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi1_wrdata1_re),
    .D(basesoc_interface_dat_w[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_wrdata_storage_full_14_1759)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_wrdata_storage_full_15 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi1_wrdata1_re),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_wrdata_storage_full_15_1758)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_wrdata_storage_full_24 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi1_wrdata3_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_wrdata_storage_full_24_1749)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_wrdata_storage_full_25 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi1_wrdata3_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_wrdata_storage_full_25_1748)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_wrdata_storage_full_26 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi1_wrdata3_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_wrdata_storage_full_26_1747)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_wrdata_storage_full_27 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi1_wrdata3_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_wrdata_storage_full_27_1746)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_wrdata_storage_full_28 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi1_wrdata3_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_wrdata_storage_full_28_1745)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_wrdata_storage_full_29 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi1_wrdata3_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_wrdata_storage_full_29_1744)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_wrdata_storage_full_30 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi1_wrdata3_re),
    .D(basesoc_interface_dat_w[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_wrdata_storage_full_30_1743)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_wrdata_storage_full_31 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi1_wrdata3_re),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_wrdata_storage_full_31_1742)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_wrdata_storage_full_16 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi1_wrdata2_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_wrdata_storage_full_16_1757)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_wrdata_storage_full_17 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi1_wrdata2_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_wrdata_storage_full_17_1756)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_wrdata_storage_full_18 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi1_wrdata2_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_wrdata_storage_full_18_1755)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_wrdata_storage_full_19 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi1_wrdata2_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_wrdata_storage_full_19_1754)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_wrdata_storage_full_20 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi1_wrdata2_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_wrdata_storage_full_20_1753)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_wrdata_storage_full_21 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi1_wrdata2_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_wrdata_storage_full_21_1752)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_wrdata_storage_full_22 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi1_wrdata2_re),
    .D(basesoc_interface_dat_w[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_wrdata_storage_full_22_1751)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_wrdata_storage_full_23 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi1_wrdata2_re),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_wrdata_storage_full_23_1750)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_load_storage_full_16 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_load2_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_timer0_load_storage_full_16_1789)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_load_storage_full_17 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_load2_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_timer0_load_storage_full_17_1788)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_load_storage_full_18 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_load2_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_timer0_load_storage_full_18_1787)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_load_storage_full_19 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_load2_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_timer0_load_storage_full_19_1786)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_load_storage_full_20 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_load2_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_timer0_load_storage_full_20_1785)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_load_storage_full_21 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_load2_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_timer0_load_storage_full_21_1784)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_load_storage_full_22 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_load2_re),
    .D(basesoc_interface_dat_w[6]),
    .R(sys_rst),
    .Q(basesoc_timer0_load_storage_full_22_1783)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_load_storage_full_23 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_load2_re),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(basesoc_timer0_load_storage_full_23_1782)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_wrdata_storage_full_0 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi1_wrdata0_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_wrdata_storage_full[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_wrdata_storage_full_1 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi1_wrdata0_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_wrdata_storage_full[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_wrdata_storage_full_2 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi1_wrdata0_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_wrdata_storage_full[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_wrdata_storage_full_3 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi1_wrdata0_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_wrdata_storage_full[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_wrdata_storage_full_4 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi1_wrdata0_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_wrdata_storage_full[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_wrdata_storage_full_5 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi1_wrdata0_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_wrdata_storage_full[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_wrdata_storage_full_6 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi1_wrdata0_re),
    .D(basesoc_interface_dat_w[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_wrdata_storage_full[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_wrdata_storage_full_7 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi1_wrdata0_re),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_wrdata_storage_full[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_load_storage_full_24 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_load3_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_timer0_load_storage_full_24_1781)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_load_storage_full_25 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_load3_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_timer0_load_storage_full_25_1780)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_load_storage_full_26 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_load3_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_timer0_load_storage_full_26_1779)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_load_storage_full_27 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_load3_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_timer0_load_storage_full_27_1778)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_load_storage_full_28 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_load3_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_timer0_load_storage_full_28_1777)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_load_storage_full_29 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_load3_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_timer0_load_storage_full_29_1776)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_load_storage_full_30 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_load3_re),
    .D(basesoc_interface_dat_w[6]),
    .R(sys_rst),
    .Q(basesoc_timer0_load_storage_full_30_1775)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_load_storage_full_31 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_load3_re),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(basesoc_timer0_load_storage_full_31_1774)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_load_storage_full_8 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_load1_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_timer0_load_storage_full_8_1797)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_load_storage_full_9 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_load1_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_timer0_load_storage_full_9_1796)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_load_storage_full_10 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_load1_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_timer0_load_storage_full_10_1795)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_load_storage_full_11 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_load1_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_timer0_load_storage_full_11_1794)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_load_storage_full_12 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_load1_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_timer0_load_storage_full_12_1793)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_load_storage_full_13 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_load1_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_timer0_load_storage_full_13_1792)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_load_storage_full_14 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_load1_re),
    .D(basesoc_interface_dat_w[6]),
    .R(sys_rst),
    .Q(basesoc_timer0_load_storage_full_14_1791)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_load_storage_full_15 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_load1_re),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(basesoc_timer0_load_storage_full_15_1790)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_load_storage_full_0 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_load0_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_timer0_load_storage_full[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_load_storage_full_1 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_load0_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_timer0_load_storage_full[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_load_storage_full_2 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_load0_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_timer0_load_storage_full[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_load_storage_full_3 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_load0_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_timer0_load_storage_full[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_load_storage_full_4 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_load0_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_timer0_load_storage_full[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_load_storage_full_5 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_load0_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_timer0_load_storage_full[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_load_storage_full_6 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_load0_re),
    .D(basesoc_interface_dat_w[6]),
    .R(sys_rst),
    .Q(basesoc_timer0_load_storage_full[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_load_storage_full_7 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_load0_re),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(basesoc_timer0_load_storage_full[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_reload_storage_full_24 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_reload3_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_timer0_reload_storage_full_24_1813)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_reload_storage_full_25 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_reload3_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_timer0_reload_storage_full_25_1812)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_reload_storage_full_26 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_reload3_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_timer0_reload_storage_full_26_1811)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_reload_storage_full_27 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_reload3_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_timer0_reload_storage_full_27_1810)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_reload_storage_full_28 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_reload3_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_timer0_reload_storage_full_28_1809)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_reload_storage_full_29 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_reload3_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_timer0_reload_storage_full_29_1808)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_reload_storage_full_30 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_reload3_re),
    .D(basesoc_interface_dat_w[6]),
    .R(sys_rst),
    .Q(basesoc_timer0_reload_storage_full_30_1807)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_reload_storage_full_31 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_reload3_re),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(basesoc_timer0_reload_storage_full_31_1806)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_reload_storage_full_16 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_reload2_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_timer0_reload_storage_full_16_1821)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_reload_storage_full_17 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_reload2_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_timer0_reload_storage_full_17_1820)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_reload_storage_full_18 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_reload2_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_timer0_reload_storage_full_18_1819)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_reload_storage_full_19 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_reload2_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_timer0_reload_storage_full_19_1818)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_reload_storage_full_20 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_reload2_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_timer0_reload_storage_full_20_1817)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_reload_storage_full_21 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_reload2_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_timer0_reload_storage_full_21_1816)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_reload_storage_full_22 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_reload2_re),
    .D(basesoc_interface_dat_w[6]),
    .R(sys_rst),
    .Q(basesoc_timer0_reload_storage_full_22_1815)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_reload_storage_full_23 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_reload2_re),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(basesoc_timer0_reload_storage_full_23_1814)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_storage_full_24 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank7_tuning_word3_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_uart_phy_storage_full_24_1845)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_storage_full_25 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank7_tuning_word3_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_uart_phy_storage_full_25_1844)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_storage_full_26 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank7_tuning_word3_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_uart_phy_storage_full_26_1843)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_storage_full_27 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank7_tuning_word3_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_uart_phy_storage_full_27_1842)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_storage_full_28 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank7_tuning_word3_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_uart_phy_storage_full_28_1841)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_storage_full_29 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank7_tuning_word3_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_uart_phy_storage_full_29_1840)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_storage_full_30 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank7_tuning_word3_re),
    .D(basesoc_interface_dat_w[6]),
    .R(sys_rst),
    .Q(basesoc_uart_phy_storage_full_30_1839)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_storage_full_31 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank7_tuning_word3_re),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(basesoc_uart_phy_storage_full_31_1838)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_reload_storage_full_8 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_reload1_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_timer0_reload_storage_full_8_1829)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_reload_storage_full_9 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_reload1_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_timer0_reload_storage_full_9_1828)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_reload_storage_full_10 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_reload1_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_timer0_reload_storage_full_10_1827)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_reload_storage_full_11 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_reload1_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_timer0_reload_storage_full_11_1826)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_reload_storage_full_12 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_reload1_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_timer0_reload_storage_full_12_1825)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_reload_storage_full_13 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_reload1_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_timer0_reload_storage_full_13_1824)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_reload_storage_full_14 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_reload1_re),
    .D(basesoc_interface_dat_w[6]),
    .R(sys_rst),
    .Q(basesoc_timer0_reload_storage_full_14_1823)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_reload_storage_full_15 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_reload1_re),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(basesoc_timer0_reload_storage_full_15_1822)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_reload_storage_full_0 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_reload0_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_timer0_reload_storage_full[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_reload_storage_full_1 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_reload0_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_timer0_reload_storage_full[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_reload_storage_full_2 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_reload0_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_timer0_reload_storage_full[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_reload_storage_full_3 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_reload0_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_timer0_reload_storage_full[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_reload_storage_full_4 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_reload0_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_timer0_reload_storage_full[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_reload_storage_full_5 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_reload0_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_timer0_reload_storage_full[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_reload_storage_full_6 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_reload0_re),
    .D(basesoc_interface_dat_w[6]),
    .R(sys_rst),
    .Q(basesoc_timer0_reload_storage_full[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_reload_storage_full_7 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_reload0_re),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(basesoc_timer0_reload_storage_full[7])
  );
  FD #(
    .INIT ( 1'b0 ))
  ddrphy_postamble (
    .C(sdram_half_clk),
    .D(ddrphy_r_dfi_wrdata_en[1]),
    .Q(ddrphy_postamble_354)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_phase_accumulator_rx_0 (
    .C(sys_clk),
    .D(\PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1094_OUT<0> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_phase_accumulator_rx[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_phase_accumulator_rx_1 (
    .C(sys_clk),
    .D(\PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1094_OUT<1> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_phase_accumulator_rx[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_phase_accumulator_rx_2 (
    .C(sys_clk),
    .D(\PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1094_OUT<2> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_phase_accumulator_rx[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_phase_accumulator_rx_3 (
    .C(sys_clk),
    .D(\PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1094_OUT<3> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_phase_accumulator_rx[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_phase_accumulator_rx_4 (
    .C(sys_clk),
    .D(\PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1094_OUT<4> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_phase_accumulator_rx[4])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_phase_accumulator_rx_5 (
    .C(sys_clk),
    .D(\PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1094_OUT<5> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_phase_accumulator_rx[5])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_phase_accumulator_rx_6 (
    .C(sys_clk),
    .D(\PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1094_OUT<6> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_phase_accumulator_rx[6])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_phase_accumulator_rx_7 (
    .C(sys_clk),
    .D(\PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1094_OUT<7> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_phase_accumulator_rx[7])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_phase_accumulator_rx_8 (
    .C(sys_clk),
    .D(\PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1094_OUT<8> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_phase_accumulator_rx[8])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_phase_accumulator_rx_9 (
    .C(sys_clk),
    .D(\PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1094_OUT<9> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_phase_accumulator_rx[9])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_phase_accumulator_rx_10 (
    .C(sys_clk),
    .D(\PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1094_OUT<10> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_phase_accumulator_rx[10])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_phase_accumulator_rx_11 (
    .C(sys_clk),
    .D(\PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1094_OUT<11> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_phase_accumulator_rx[11])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_phase_accumulator_rx_12 (
    .C(sys_clk),
    .D(\PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1094_OUT<12> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_phase_accumulator_rx[12])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_phase_accumulator_rx_13 (
    .C(sys_clk),
    .D(\PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1094_OUT<13> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_phase_accumulator_rx[13])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_phase_accumulator_rx_14 (
    .C(sys_clk),
    .D(\PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1094_OUT<14> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_phase_accumulator_rx[14])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_phase_accumulator_rx_15 (
    .C(sys_clk),
    .D(\PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1094_OUT<15> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_phase_accumulator_rx[15])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_phase_accumulator_rx_16 (
    .C(sys_clk),
    .D(\PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1094_OUT<16> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_phase_accumulator_rx[16])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_phase_accumulator_rx_17 (
    .C(sys_clk),
    .D(\PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1094_OUT<17> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_phase_accumulator_rx[17])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_phase_accumulator_rx_18 (
    .C(sys_clk),
    .D(\PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1094_OUT<18> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_phase_accumulator_rx[18])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_phase_accumulator_rx_19 (
    .C(sys_clk),
    .D(\PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1094_OUT<19> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_phase_accumulator_rx[19])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_phase_accumulator_rx_20 (
    .C(sys_clk),
    .D(\PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1094_OUT<20> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_phase_accumulator_rx[20])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_phase_accumulator_rx_21 (
    .C(sys_clk),
    .D(\PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1094_OUT<21> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_phase_accumulator_rx[21])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_phase_accumulator_rx_22 (
    .C(sys_clk),
    .D(\PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1094_OUT<22> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_phase_accumulator_rx[22])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_phase_accumulator_rx_23 (
    .C(sys_clk),
    .D(\PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1094_OUT<23> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_phase_accumulator_rx[23])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_phase_accumulator_rx_24 (
    .C(sys_clk),
    .D(\PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1094_OUT<24> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_phase_accumulator_rx[24])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_phase_accumulator_rx_25 (
    .C(sys_clk),
    .D(\PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1094_OUT<25> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_phase_accumulator_rx[25])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_phase_accumulator_rx_26 (
    .C(sys_clk),
    .D(\PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1094_OUT<26> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_phase_accumulator_rx[26])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_phase_accumulator_rx_27 (
    .C(sys_clk),
    .D(\PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1094_OUT<27> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_phase_accumulator_rx[27])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_phase_accumulator_rx_28 (
    .C(sys_clk),
    .D(\PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1094_OUT<28> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_phase_accumulator_rx[28])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_phase_accumulator_rx_29 (
    .C(sys_clk),
    .D(\PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1094_OUT<29> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_phase_accumulator_rx[29])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_phase_accumulator_rx_30 (
    .C(sys_clk),
    .D(\PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1094_OUT<30> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_phase_accumulator_rx[30])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_phase_accumulator_rx_31 (
    .C(sys_clk),
    .D(\PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1094_OUT<31> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_phase_accumulator_rx[31])
  );
  FDE   memdat_1_0 (
    .C(sys_clk),
    .CE(basesoc_uart_tx_fifo_do_read),
    .D(_n4049[0]),
    .Q(memdat_1[0])
  );
  FDE   memdat_1_1 (
    .C(sys_clk),
    .CE(basesoc_uart_tx_fifo_do_read),
    .D(_n4049[1]),
    .Q(memdat_1[1])
  );
  FDE   memdat_1_2 (
    .C(sys_clk),
    .CE(basesoc_uart_tx_fifo_do_read),
    .D(_n4049[2]),
    .Q(memdat_1[2])
  );
  FDE   memdat_1_3 (
    .C(sys_clk),
    .CE(basesoc_uart_tx_fifo_do_read),
    .D(_n4049[3]),
    .Q(memdat_1[3])
  );
  FDE   memdat_1_4 (
    .C(sys_clk),
    .CE(basesoc_uart_tx_fifo_do_read),
    .D(_n4049[4]),
    .Q(memdat_1[4])
  );
  FDE   memdat_1_5 (
    .C(sys_clk),
    .CE(basesoc_uart_tx_fifo_do_read),
    .D(_n4049[5]),
    .Q(memdat_1[5])
  );
  FDE   memdat_1_6 (
    .C(sys_clk),
    .CE(basesoc_uart_tx_fifo_do_read),
    .D(_n4049[6]),
    .Q(memdat_1[6])
  );
  FDE   memdat_1_7 (
    .C(sys_clk),
    .CE(basesoc_uart_tx_fifo_do_read),
    .D(_n4049[7]),
    .Q(memdat_1[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_r_0 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_1693),
    .D(basesoc_sdram_bandwidth_nreads[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_r[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_r_1 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_1693),
    .D(basesoc_sdram_bandwidth_nreads[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_r[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_r_2 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_1693),
    .D(basesoc_sdram_bandwidth_nreads[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_r[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_r_3 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_1693),
    .D(basesoc_sdram_bandwidth_nreads[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_r[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_r_4 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_1693),
    .D(basesoc_sdram_bandwidth_nreads[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_r[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_r_5 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_1693),
    .D(basesoc_sdram_bandwidth_nreads[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_r[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_r_6 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_1693),
    .D(basesoc_sdram_bandwidth_nreads[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_r[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_r_7 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_1693),
    .D(basesoc_sdram_bandwidth_nreads[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_r[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_r_8 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_1693),
    .D(basesoc_sdram_bandwidth_nreads[8]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_r[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_r_9 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_1693),
    .D(basesoc_sdram_bandwidth_nreads[9]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_r[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_r_10 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_1693),
    .D(basesoc_sdram_bandwidth_nreads[10]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_r[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_r_11 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_1693),
    .D(basesoc_sdram_bandwidth_nreads[11]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_r[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_r_12 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_1693),
    .D(basesoc_sdram_bandwidth_nreads[12]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_r[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_r_13 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_1693),
    .D(basesoc_sdram_bandwidth_nreads[13]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_r[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_r_14 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_1693),
    .D(basesoc_sdram_bandwidth_nreads[14]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_r[14])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_r_15 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_1693),
    .D(basesoc_sdram_bandwidth_nreads[15]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_r[15])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_r_16 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_1693),
    .D(basesoc_sdram_bandwidth_nreads[16]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_r[16])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_r_17 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_1693),
    .D(basesoc_sdram_bandwidth_nreads[17]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_r[17])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_r_18 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_1693),
    .D(basesoc_sdram_bandwidth_nreads[18]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_r[18])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_r_19 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_1693),
    .D(basesoc_sdram_bandwidth_nreads[19]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_r[19])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_r_20 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_1693),
    .D(basesoc_sdram_bandwidth_nreads[20]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_r[20])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_r_21 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_1693),
    .D(basesoc_sdram_bandwidth_nreads[21]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_r[21])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_r_22 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_1693),
    .D(basesoc_sdram_bandwidth_nreads[22]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_r[22])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_r_23 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_1693),
    .D(basesoc_sdram_bandwidth_nreads[23]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_r[23])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_r_0 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_1693),
    .D(basesoc_sdram_bandwidth_nwrites[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_r[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_r_1 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_1693),
    .D(basesoc_sdram_bandwidth_nwrites[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_r[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_r_2 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_1693),
    .D(basesoc_sdram_bandwidth_nwrites[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_r[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_r_3 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_1693),
    .D(basesoc_sdram_bandwidth_nwrites[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_r[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_r_4 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_1693),
    .D(basesoc_sdram_bandwidth_nwrites[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_r[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_r_5 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_1693),
    .D(basesoc_sdram_bandwidth_nwrites[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_r[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_r_6 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_1693),
    .D(basesoc_sdram_bandwidth_nwrites[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_r[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_r_7 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_1693),
    .D(basesoc_sdram_bandwidth_nwrites[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_r[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_r_8 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_1693),
    .D(basesoc_sdram_bandwidth_nwrites[8]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_r[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_r_9 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_1693),
    .D(basesoc_sdram_bandwidth_nwrites[9]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_r[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_r_10 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_1693),
    .D(basesoc_sdram_bandwidth_nwrites[10]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_r[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_r_11 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_1693),
    .D(basesoc_sdram_bandwidth_nwrites[11]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_r[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_r_12 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_1693),
    .D(basesoc_sdram_bandwidth_nwrites[12]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_r[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_r_13 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_1693),
    .D(basesoc_sdram_bandwidth_nwrites[13]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_r[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_r_14 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_1693),
    .D(basesoc_sdram_bandwidth_nwrites[14]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_r[14])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_r_15 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_1693),
    .D(basesoc_sdram_bandwidth_nwrites[15]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_r[15])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_r_16 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_1693),
    .D(basesoc_sdram_bandwidth_nwrites[16]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_r[16])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_r_17 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_1693),
    .D(basesoc_sdram_bandwidth_nwrites[17]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_r[17])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_r_18 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_1693),
    .D(basesoc_sdram_bandwidth_nwrites[18]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_r[18])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_r_19 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_1693),
    .D(basesoc_sdram_bandwidth_nwrites[19]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_r[19])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_r_20 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_1693),
    .D(basesoc_sdram_bandwidth_nwrites[20]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_r[20])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_r_21 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_1693),
    .D(basesoc_sdram_bandwidth_nwrites[21]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_r[21])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_r_22 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_1693),
    .D(basesoc_sdram_bandwidth_nwrites[22]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_r[22])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_r_23 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_1693),
    .D(basesoc_sdram_bandwidth_nwrites[23]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_r[23])
  );
  FD   ddram_cke_521 (
    .C(sdram_half_clk),
    .D(ddrphy_record0_cke),
    .Q(ddram_cke_OBUF_350)
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_record2_wrdata_mask_0 (
    .C(sys_clk),
    .D(basesoc_sdram_master_p0_wrdata_mask[0]),
    .R(sys_rst),
    .Q(ddrphy_record2_wrdata_mask[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_record3_wrdata_0 (
    .C(sys_clk),
    .D(basesoc_sdram_master_p1_wrdata[0]),
    .R(sys_rst),
    .Q(ddrphy_record3_wrdata[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_record3_wrdata_1 (
    .C(sys_clk),
    .D(basesoc_sdram_master_p1_wrdata[1]),
    .R(sys_rst),
    .Q(ddrphy_record3_wrdata[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_record3_wrdata_2 (
    .C(sys_clk),
    .D(basesoc_sdram_master_p1_wrdata[2]),
    .R(sys_rst),
    .Q(ddrphy_record3_wrdata[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_record3_wrdata_3 (
    .C(sys_clk),
    .D(basesoc_sdram_master_p1_wrdata[3]),
    .R(sys_rst),
    .Q(ddrphy_record3_wrdata[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_record3_wrdata_4 (
    .C(sys_clk),
    .D(basesoc_sdram_master_p1_wrdata[4]),
    .R(sys_rst),
    .Q(ddrphy_record3_wrdata[4])
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_record3_wrdata_5 (
    .C(sys_clk),
    .D(basesoc_sdram_master_p1_wrdata[5]),
    .R(sys_rst),
    .Q(ddrphy_record3_wrdata[5])
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_record3_wrdata_6 (
    .C(sys_clk),
    .D(basesoc_sdram_master_p1_wrdata[6]),
    .R(sys_rst),
    .Q(ddrphy_record3_wrdata[6])
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_record3_wrdata_7 (
    .C(sys_clk),
    .D(basesoc_sdram_master_p1_wrdata[7]),
    .R(sys_rst),
    .Q(ddrphy_record3_wrdata[7])
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_record3_wrdata_8 (
    .C(sys_clk),
    .D(basesoc_sdram_master_p1_wrdata[8]),
    .R(sys_rst),
    .Q(ddrphy_record3_wrdata[8])
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_record3_wrdata_9 (
    .C(sys_clk),
    .D(basesoc_sdram_master_p1_wrdata[9]),
    .R(sys_rst),
    .Q(ddrphy_record3_wrdata[9])
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_record3_wrdata_10 (
    .C(sys_clk),
    .D(basesoc_sdram_master_p1_wrdata[10]),
    .R(sys_rst),
    .Q(ddrphy_record3_wrdata[10])
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_record3_wrdata_11 (
    .C(sys_clk),
    .D(basesoc_sdram_master_p1_wrdata[11]),
    .R(sys_rst),
    .Q(ddrphy_record3_wrdata[11])
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_record3_wrdata_12 (
    .C(sys_clk),
    .D(basesoc_sdram_master_p1_wrdata[12]),
    .R(sys_rst),
    .Q(ddrphy_record3_wrdata[12])
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_record3_wrdata_13 (
    .C(sys_clk),
    .D(basesoc_sdram_master_p1_wrdata[13]),
    .R(sys_rst),
    .Q(ddrphy_record3_wrdata[13])
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_record3_wrdata_14 (
    .C(sys_clk),
    .D(basesoc_sdram_master_p1_wrdata[14]),
    .R(sys_rst),
    .Q(ddrphy_record3_wrdata[14])
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_record3_wrdata_15 (
    .C(sys_clk),
    .D(basesoc_sdram_master_p1_wrdata[15]),
    .R(sys_rst),
    .Q(ddrphy_record3_wrdata[15])
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_record3_wrdata_16 (
    .C(sys_clk),
    .D(basesoc_sdram_master_p1_wrdata[16]),
    .R(sys_rst),
    .Q(ddrphy_record3_wrdata[16])
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_record3_wrdata_17 (
    .C(sys_clk),
    .D(basesoc_sdram_master_p1_wrdata[17]),
    .R(sys_rst),
    .Q(ddrphy_record3_wrdata[17])
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_record3_wrdata_18 (
    .C(sys_clk),
    .D(basesoc_sdram_master_p1_wrdata[18]),
    .R(sys_rst),
    .Q(ddrphy_record3_wrdata[18])
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_record3_wrdata_19 (
    .C(sys_clk),
    .D(basesoc_sdram_master_p1_wrdata[19]),
    .R(sys_rst),
    .Q(ddrphy_record3_wrdata[19])
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_record3_wrdata_20 (
    .C(sys_clk),
    .D(basesoc_sdram_master_p1_wrdata[20]),
    .R(sys_rst),
    .Q(ddrphy_record3_wrdata[20])
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_record3_wrdata_21 (
    .C(sys_clk),
    .D(basesoc_sdram_master_p1_wrdata[21]),
    .R(sys_rst),
    .Q(ddrphy_record3_wrdata[21])
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_record3_wrdata_22 (
    .C(sys_clk),
    .D(basesoc_sdram_master_p1_wrdata[22]),
    .R(sys_rst),
    .Q(ddrphy_record3_wrdata[22])
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_record3_wrdata_23 (
    .C(sys_clk),
    .D(basesoc_sdram_master_p1_wrdata[23]),
    .R(sys_rst),
    .Q(ddrphy_record3_wrdata[23])
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_record3_wrdata_24 (
    .C(sys_clk),
    .D(basesoc_sdram_master_p1_wrdata[24]),
    .R(sys_rst),
    .Q(ddrphy_record3_wrdata[24])
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_record3_wrdata_25 (
    .C(sys_clk),
    .D(basesoc_sdram_master_p1_wrdata[25]),
    .R(sys_rst),
    .Q(ddrphy_record3_wrdata[25])
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_record3_wrdata_26 (
    .C(sys_clk),
    .D(basesoc_sdram_master_p1_wrdata[26]),
    .R(sys_rst),
    .Q(ddrphy_record3_wrdata[26])
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_record3_wrdata_27 (
    .C(sys_clk),
    .D(basesoc_sdram_master_p1_wrdata[27]),
    .R(sys_rst),
    .Q(ddrphy_record3_wrdata[27])
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_record3_wrdata_28 (
    .C(sys_clk),
    .D(basesoc_sdram_master_p1_wrdata[28]),
    .R(sys_rst),
    .Q(ddrphy_record3_wrdata[28])
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_record3_wrdata_29 (
    .C(sys_clk),
    .D(basesoc_sdram_master_p1_wrdata[29]),
    .R(sys_rst),
    .Q(ddrphy_record3_wrdata[29])
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_record3_wrdata_30 (
    .C(sys_clk),
    .D(basesoc_sdram_master_p1_wrdata[30]),
    .R(sys_rst),
    .Q(ddrphy_record3_wrdata[30])
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_record3_wrdata_31 (
    .C(sys_clk),
    .D(basesoc_sdram_master_p1_wrdata[31]),
    .R(sys_rst),
    .Q(ddrphy_record3_wrdata[31])
  );
  FDE   memdat_3_0 (
    .C(sys_clk),
    .CE(basesoc_uart_rx_fifo_do_read),
    .D(_n4050[0]),
    .Q(memdat_3[0])
  );
  FDE   memdat_3_1 (
    .C(sys_clk),
    .CE(basesoc_uart_rx_fifo_do_read),
    .D(_n4050[1]),
    .Q(memdat_3[1])
  );
  FDE   memdat_3_2 (
    .C(sys_clk),
    .CE(basesoc_uart_rx_fifo_do_read),
    .D(_n4050[2]),
    .Q(memdat_3[2])
  );
  FDE   memdat_3_3 (
    .C(sys_clk),
    .CE(basesoc_uart_rx_fifo_do_read),
    .D(_n4050[3]),
    .Q(memdat_3[3])
  );
  FDE   memdat_3_4 (
    .C(sys_clk),
    .CE(basesoc_uart_rx_fifo_do_read),
    .D(_n4050[4]),
    .Q(memdat_3[4])
  );
  FDE   memdat_3_5 (
    .C(sys_clk),
    .CE(basesoc_uart_rx_fifo_do_read),
    .D(_n4050[5]),
    .Q(memdat_3[5])
  );
  FDE   memdat_3_6 (
    .C(sys_clk),
    .CE(basesoc_uart_rx_fifo_do_read),
    .D(_n4050[6]),
    .Q(memdat_3[6])
  );
  FDE   memdat_3_7 (
    .C(sys_clk),
    .CE(basesoc_uart_rx_fifo_do_read),
    .D(_n4050[7]),
    .Q(memdat_3[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_0 (
    .C(sys_clk),
    .CE(_n5578_inv),
    .D(dna_do),
    .R(sys_rst),
    .Q(dna_status[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_1 (
    .C(sys_clk),
    .CE(_n5578_inv),
    .D(dna_status[0]),
    .R(sys_rst),
    .Q(dna_status[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_2 (
    .C(sys_clk),
    .CE(_n5578_inv),
    .D(dna_status[1]),
    .R(sys_rst),
    .Q(dna_status[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_3 (
    .C(sys_clk),
    .CE(_n5578_inv),
    .D(dna_status[2]),
    .R(sys_rst),
    .Q(dna_status[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_4 (
    .C(sys_clk),
    .CE(_n5578_inv),
    .D(dna_status[3]),
    .R(sys_rst),
    .Q(dna_status[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_5 (
    .C(sys_clk),
    .CE(_n5578_inv),
    .D(dna_status[4]),
    .R(sys_rst),
    .Q(dna_status[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_6 (
    .C(sys_clk),
    .CE(_n5578_inv),
    .D(dna_status[5]),
    .R(sys_rst),
    .Q(dna_status[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_7 (
    .C(sys_clk),
    .CE(_n5578_inv),
    .D(dna_status[6]),
    .R(sys_rst),
    .Q(dna_status[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_8 (
    .C(sys_clk),
    .CE(_n5578_inv),
    .D(dna_status[7]),
    .R(sys_rst),
    .Q(dna_status[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_9 (
    .C(sys_clk),
    .CE(_n5578_inv),
    .D(dna_status[8]),
    .R(sys_rst),
    .Q(dna_status[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_10 (
    .C(sys_clk),
    .CE(_n5578_inv),
    .D(dna_status[9]),
    .R(sys_rst),
    .Q(dna_status[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_11 (
    .C(sys_clk),
    .CE(_n5578_inv),
    .D(dna_status[10]),
    .R(sys_rst),
    .Q(dna_status[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_12 (
    .C(sys_clk),
    .CE(_n5578_inv),
    .D(dna_status[11]),
    .R(sys_rst),
    .Q(dna_status[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_13 (
    .C(sys_clk),
    .CE(_n5578_inv),
    .D(dna_status[12]),
    .R(sys_rst),
    .Q(dna_status[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_14 (
    .C(sys_clk),
    .CE(_n5578_inv),
    .D(dna_status[13]),
    .R(sys_rst),
    .Q(dna_status[14])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_15 (
    .C(sys_clk),
    .CE(_n5578_inv),
    .D(dna_status[14]),
    .R(sys_rst),
    .Q(dna_status[15])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_16 (
    .C(sys_clk),
    .CE(_n5578_inv),
    .D(dna_status[15]),
    .R(sys_rst),
    .Q(dna_status[16])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_17 (
    .C(sys_clk),
    .CE(_n5578_inv),
    .D(dna_status[16]),
    .R(sys_rst),
    .Q(dna_status[17])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_18 (
    .C(sys_clk),
    .CE(_n5578_inv),
    .D(dna_status[17]),
    .R(sys_rst),
    .Q(dna_status[18])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_19 (
    .C(sys_clk),
    .CE(_n5578_inv),
    .D(dna_status[18]),
    .R(sys_rst),
    .Q(dna_status[19])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_20 (
    .C(sys_clk),
    .CE(_n5578_inv),
    .D(dna_status[19]),
    .R(sys_rst),
    .Q(dna_status[20])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_21 (
    .C(sys_clk),
    .CE(_n5578_inv),
    .D(dna_status[20]),
    .R(sys_rst),
    .Q(dna_status[21])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_22 (
    .C(sys_clk),
    .CE(_n5578_inv),
    .D(dna_status[21]),
    .R(sys_rst),
    .Q(dna_status[22])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_23 (
    .C(sys_clk),
    .CE(_n5578_inv),
    .D(dna_status[22]),
    .R(sys_rst),
    .Q(dna_status[23])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_24 (
    .C(sys_clk),
    .CE(_n5578_inv),
    .D(dna_status[23]),
    .R(sys_rst),
    .Q(dna_status[24])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_25 (
    .C(sys_clk),
    .CE(_n5578_inv),
    .D(dna_status[24]),
    .R(sys_rst),
    .Q(dna_status[25])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_26 (
    .C(sys_clk),
    .CE(_n5578_inv),
    .D(dna_status[25]),
    .R(sys_rst),
    .Q(dna_status[26])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_27 (
    .C(sys_clk),
    .CE(_n5578_inv),
    .D(dna_status[26]),
    .R(sys_rst),
    .Q(dna_status[27])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_28 (
    .C(sys_clk),
    .CE(_n5578_inv),
    .D(dna_status[27]),
    .R(sys_rst),
    .Q(dna_status[28])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_29 (
    .C(sys_clk),
    .CE(_n5578_inv),
    .D(dna_status[28]),
    .R(sys_rst),
    .Q(dna_status[29])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_30 (
    .C(sys_clk),
    .CE(_n5578_inv),
    .D(dna_status[29]),
    .R(sys_rst),
    .Q(dna_status[30])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_31 (
    .C(sys_clk),
    .CE(_n5578_inv),
    .D(dna_status[30]),
    .R(sys_rst),
    .Q(dna_status[31])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_32 (
    .C(sys_clk),
    .CE(_n5578_inv),
    .D(dna_status[31]),
    .R(sys_rst),
    .Q(dna_status[32])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_33 (
    .C(sys_clk),
    .CE(_n5578_inv),
    .D(dna_status[32]),
    .R(sys_rst),
    .Q(dna_status[33])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_34 (
    .C(sys_clk),
    .CE(_n5578_inv),
    .D(dna_status[33]),
    .R(sys_rst),
    .Q(dna_status[34])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_35 (
    .C(sys_clk),
    .CE(_n5578_inv),
    .D(dna_status[34]),
    .R(sys_rst),
    .Q(dna_status[35])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_36 (
    .C(sys_clk),
    .CE(_n5578_inv),
    .D(dna_status[35]),
    .R(sys_rst),
    .Q(dna_status[36])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_37 (
    .C(sys_clk),
    .CE(_n5578_inv),
    .D(dna_status[36]),
    .R(sys_rst),
    .Q(dna_status[37])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_38 (
    .C(sys_clk),
    .CE(_n5578_inv),
    .D(dna_status[37]),
    .R(sys_rst),
    .Q(dna_status[38])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_39 (
    .C(sys_clk),
    .CE(_n5578_inv),
    .D(dna_status[38]),
    .R(sys_rst),
    .Q(dna_status[39])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_40 (
    .C(sys_clk),
    .CE(_n5578_inv),
    .D(dna_status[39]),
    .R(sys_rst),
    .Q(dna_status[40])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_41 (
    .C(sys_clk),
    .CE(_n5578_inv),
    .D(dna_status[40]),
    .R(sys_rst),
    .Q(dna_status[41])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_42 (
    .C(sys_clk),
    .CE(_n5578_inv),
    .D(dna_status[41]),
    .R(sys_rst),
    .Q(dna_status[42])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_43 (
    .C(sys_clk),
    .CE(_n5578_inv),
    .D(dna_status[42]),
    .R(sys_rst),
    .Q(dna_status[43])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_44 (
    .C(sys_clk),
    .CE(_n5578_inv),
    .D(dna_status[43]),
    .R(sys_rst),
    .Q(dna_status[44])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_45 (
    .C(sys_clk),
    .CE(_n5578_inv),
    .D(dna_status[44]),
    .R(sys_rst),
    .Q(dna_status[45])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_46 (
    .C(sys_clk),
    .CE(_n5578_inv),
    .D(dna_status[45]),
    .R(sys_rst),
    .Q(dna_status[46])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_47 (
    .C(sys_clk),
    .CE(_n5578_inv),
    .D(dna_status[46]),
    .R(sys_rst),
    .Q(dna_status[47])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_48 (
    .C(sys_clk),
    .CE(_n5578_inv),
    .D(dna_status[47]),
    .R(sys_rst),
    .Q(dna_status[48])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_49 (
    .C(sys_clk),
    .CE(_n5578_inv),
    .D(dna_status[48]),
    .R(sys_rst),
    .Q(dna_status[49])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_50 (
    .C(sys_clk),
    .CE(_n5578_inv),
    .D(dna_status[49]),
    .R(sys_rst),
    .Q(dna_status[50])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_51 (
    .C(sys_clk),
    .CE(_n5578_inv),
    .D(dna_status[50]),
    .R(sys_rst),
    .Q(dna_status[51])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_52 (
    .C(sys_clk),
    .CE(_n5578_inv),
    .D(dna_status[51]),
    .R(sys_rst),
    .Q(dna_status[52])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_53 (
    .C(sys_clk),
    .CE(_n5578_inv),
    .D(dna_status[52]),
    .R(sys_rst),
    .Q(dna_status[53])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_54 (
    .C(sys_clk),
    .CE(_n5578_inv),
    .D(dna_status[53]),
    .R(sys_rst),
    .Q(dna_status[54])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_55 (
    .C(sys_clk),
    .CE(_n5578_inv),
    .D(dna_status[54]),
    .R(sys_rst),
    .Q(dna_status[55])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_56 (
    .C(sys_clk),
    .CE(_n5578_inv),
    .D(dna_status[55]),
    .R(sys_rst),
    .Q(dna_status[56])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_status_0 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nwrites_r[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_status[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_status_1 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nwrites_r[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_status[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_status_2 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nwrites_r[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_status[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_status_3 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nwrites_r[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_status[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_status_4 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nwrites_r[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_status[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_status_5 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nwrites_r[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_status[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_status_6 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nwrites_r[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_status[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_status_7 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nwrites_r[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_status[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_status_8 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nwrites_r[8]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_status[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_status_9 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nwrites_r[9]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_status[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_status_10 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nwrites_r[10]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_status[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_status_11 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nwrites_r[11]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_status[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_status_12 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nwrites_r[12]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_status[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_status_13 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nwrites_r[13]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_status[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_status_14 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nwrites_r[14]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_status[14])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_status_15 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nwrites_r[15]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_status[15])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_status_16 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nwrites_r[16]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_status[16])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_status_17 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nwrites_r[17]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_status[17])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_status_18 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nwrites_r[18]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_status[18])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_status_19 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nwrites_r[19]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_status[19])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_status_20 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nwrites_r[20]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_status[20])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_status_21 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nwrites_r[21]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_status[21])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_status_22 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nwrites_r[22]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_status[22])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_status_23 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nwrites_r[23]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_status[23])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_status_0 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nreads_r[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_status[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_status_1 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nreads_r[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_status[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_status_2 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nreads_r[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_status[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_status_3 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nreads_r[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_status[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_status_4 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nreads_r[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_status[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_status_5 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nreads_r[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_status[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_status_6 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nreads_r[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_status[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_status_7 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nreads_r[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_status[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_status_8 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nreads_r[8]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_status[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_status_9 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nreads_r[9]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_status[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_status_10 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nreads_r[10]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_status[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_status_11 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nreads_r[11]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_status[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_status_12 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nreads_r[12]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_status[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_status_13 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nreads_r[13]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_status[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_status_14 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nreads_r[14]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_status[14])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_status_15 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nreads_r[15]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_status[15])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_status_16 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nreads_r[16]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_status[16])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_status_17 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nreads_r[17]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_status[17])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_status_18 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nreads_r[18]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_status[18])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_status_19 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nreads_r[19]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_status[19])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_status_20 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nreads_r[20]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_status[20])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_status_21 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nreads_r[21]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_status[21])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_status_22 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nreads_r[22]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_status[22])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_status_23 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nreads_r[23]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_status[23])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_phase_accumulator_tx_0 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1077_OUT<0> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_phase_accumulator_tx[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_phase_accumulator_tx_1 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1077_OUT<1> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_phase_accumulator_tx[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_phase_accumulator_tx_2 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1077_OUT<2> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_phase_accumulator_tx[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_phase_accumulator_tx_3 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1077_OUT<3> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_phase_accumulator_tx[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_phase_accumulator_tx_4 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1077_OUT<4> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_phase_accumulator_tx[4])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_phase_accumulator_tx_5 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1077_OUT<5> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_phase_accumulator_tx[5])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_phase_accumulator_tx_6 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1077_OUT<6> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_phase_accumulator_tx[6])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_phase_accumulator_tx_7 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1077_OUT<7> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_phase_accumulator_tx[7])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_phase_accumulator_tx_8 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1077_OUT<8> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_phase_accumulator_tx[8])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_phase_accumulator_tx_9 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1077_OUT<9> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_phase_accumulator_tx[9])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_phase_accumulator_tx_10 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1077_OUT<10> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_phase_accumulator_tx[10])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_phase_accumulator_tx_11 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1077_OUT<11> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_phase_accumulator_tx[11])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_phase_accumulator_tx_12 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1077_OUT<12> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_phase_accumulator_tx[12])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_phase_accumulator_tx_13 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1077_OUT<13> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_phase_accumulator_tx[13])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_phase_accumulator_tx_14 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1077_OUT<14> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_phase_accumulator_tx[14])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_phase_accumulator_tx_15 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1077_OUT<15> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_phase_accumulator_tx[15])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_phase_accumulator_tx_16 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1077_OUT<16> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_phase_accumulator_tx[16])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_phase_accumulator_tx_17 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1077_OUT<17> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_phase_accumulator_tx[17])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_phase_accumulator_tx_18 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1077_OUT<18> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_phase_accumulator_tx[18])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_phase_accumulator_tx_19 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1077_OUT<19> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_phase_accumulator_tx[19])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_phase_accumulator_tx_20 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1077_OUT<20> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_phase_accumulator_tx[20])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_phase_accumulator_tx_21 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1077_OUT<21> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_phase_accumulator_tx[21])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_phase_accumulator_tx_22 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1077_OUT<22> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_phase_accumulator_tx[22])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_phase_accumulator_tx_23 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1077_OUT<23> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_phase_accumulator_tx[23])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_phase_accumulator_tx_24 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1077_OUT<24> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_phase_accumulator_tx[24])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_phase_accumulator_tx_25 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1077_OUT<25> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_phase_accumulator_tx[25])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_phase_accumulator_tx_26 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1077_OUT<26> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_phase_accumulator_tx[26])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_phase_accumulator_tx_27 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1077_OUT<27> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_phase_accumulator_tx[27])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_phase_accumulator_tx_28 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1077_OUT<28> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_phase_accumulator_tx[28])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_phase_accumulator_tx_29 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1077_OUT<29> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_phase_accumulator_tx[29])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_phase_accumulator_tx_30 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1077_OUT<30> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_phase_accumulator_tx[30])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_phase_accumulator_tx_31 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1077_OUT<31> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_phase_accumulator_tx[31])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_uart_clk_txen (
    .C(sys_clk),
    .D(GND_1_o_BUS_0008_MUX_359_o),
    .R(sys_rst),
    .Q(basesoc_uart_phy_uart_clk_txen_656)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_timer0_value_0 (
    .C(sys_clk),
    .D(\basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1116_OUT<0> ),
    .R(sys_rst),
    .Q(basesoc_timer0_value[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_timer0_value_1 (
    .C(sys_clk),
    .D(\basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1116_OUT<1> ),
    .R(sys_rst),
    .Q(basesoc_timer0_value[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_timer0_value_2 (
    .C(sys_clk),
    .D(\basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1116_OUT<2> ),
    .R(sys_rst),
    .Q(basesoc_timer0_value[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_timer0_value_3 (
    .C(sys_clk),
    .D(\basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1116_OUT<3> ),
    .R(sys_rst),
    .Q(basesoc_timer0_value[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_timer0_value_4 (
    .C(sys_clk),
    .D(\basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1116_OUT<4> ),
    .R(sys_rst),
    .Q(basesoc_timer0_value[4])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_timer0_value_5 (
    .C(sys_clk),
    .D(\basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1116_OUT<5> ),
    .R(sys_rst),
    .Q(basesoc_timer0_value[5])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_timer0_value_6 (
    .C(sys_clk),
    .D(\basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1116_OUT<6> ),
    .R(sys_rst),
    .Q(basesoc_timer0_value[6])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_timer0_value_7 (
    .C(sys_clk),
    .D(\basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1116_OUT<7> ),
    .R(sys_rst),
    .Q(basesoc_timer0_value[7])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_timer0_value_8 (
    .C(sys_clk),
    .D(\basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1116_OUT<8> ),
    .R(sys_rst),
    .Q(basesoc_timer0_value[8])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_timer0_value_9 (
    .C(sys_clk),
    .D(\basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1116_OUT<9> ),
    .R(sys_rst),
    .Q(basesoc_timer0_value[9])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_timer0_value_10 (
    .C(sys_clk),
    .D(\basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1116_OUT<10> ),
    .R(sys_rst),
    .Q(basesoc_timer0_value[10])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_timer0_value_11 (
    .C(sys_clk),
    .D(\basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1116_OUT<11> ),
    .R(sys_rst),
    .Q(basesoc_timer0_value[11])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_timer0_value_12 (
    .C(sys_clk),
    .D(\basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1116_OUT<12> ),
    .R(sys_rst),
    .Q(basesoc_timer0_value[12])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_timer0_value_13 (
    .C(sys_clk),
    .D(\basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1116_OUT<13> ),
    .R(sys_rst),
    .Q(basesoc_timer0_value[13])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_timer0_value_14 (
    .C(sys_clk),
    .D(\basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1116_OUT<14> ),
    .R(sys_rst),
    .Q(basesoc_timer0_value[14])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_timer0_value_15 (
    .C(sys_clk),
    .D(\basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1116_OUT<15> ),
    .R(sys_rst),
    .Q(basesoc_timer0_value[15])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_timer0_value_16 (
    .C(sys_clk),
    .D(\basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1116_OUT<16> ),
    .R(sys_rst),
    .Q(basesoc_timer0_value[16])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_timer0_value_17 (
    .C(sys_clk),
    .D(\basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1116_OUT<17> ),
    .R(sys_rst),
    .Q(basesoc_timer0_value[17])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_timer0_value_18 (
    .C(sys_clk),
    .D(\basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1116_OUT<18> ),
    .R(sys_rst),
    .Q(basesoc_timer0_value[18])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_timer0_value_19 (
    .C(sys_clk),
    .D(\basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1116_OUT<19> ),
    .R(sys_rst),
    .Q(basesoc_timer0_value[19])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_timer0_value_20 (
    .C(sys_clk),
    .D(\basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1116_OUT<20> ),
    .R(sys_rst),
    .Q(basesoc_timer0_value[20])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_timer0_value_21 (
    .C(sys_clk),
    .D(\basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1116_OUT<21> ),
    .R(sys_rst),
    .Q(basesoc_timer0_value[21])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_timer0_value_22 (
    .C(sys_clk),
    .D(\basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1116_OUT<22> ),
    .R(sys_rst),
    .Q(basesoc_timer0_value[22])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_timer0_value_23 (
    .C(sys_clk),
    .D(\basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1116_OUT<23> ),
    .R(sys_rst),
    .Q(basesoc_timer0_value[23])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_timer0_value_24 (
    .C(sys_clk),
    .D(\basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1116_OUT<24> ),
    .R(sys_rst),
    .Q(basesoc_timer0_value[24])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_timer0_value_25 (
    .C(sys_clk),
    .D(\basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1116_OUT<25> ),
    .R(sys_rst),
    .Q(basesoc_timer0_value[25])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_timer0_value_26 (
    .C(sys_clk),
    .D(\basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1116_OUT<26> ),
    .R(sys_rst),
    .Q(basesoc_timer0_value[26])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_timer0_value_27 (
    .C(sys_clk),
    .D(\basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1116_OUT<27> ),
    .R(sys_rst),
    .Q(basesoc_timer0_value[27])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_timer0_value_28 (
    .C(sys_clk),
    .D(\basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1116_OUT<28> ),
    .R(sys_rst),
    .Q(basesoc_timer0_value[28])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_timer0_value_29 (
    .C(sys_clk),
    .D(\basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1116_OUT<29> ),
    .R(sys_rst),
    .Q(basesoc_timer0_value[29])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_timer0_value_30 (
    .C(sys_clk),
    .D(\basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1116_OUT<30> ),
    .R(sys_rst),
    .Q(basesoc_timer0_value[30])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_timer0_value_31 (
    .C(sys_clk),
    .D(\basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1116_OUT<31> ),
    .R(sys_rst),
    .Q(basesoc_timer0_value[31])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface0_bank_bus_dat_r_0 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[2]_mux_1321_OUT<0> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface0_bank_bus_dat_r[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface0_bank_bus_dat_r_1 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[2]_mux_1321_OUT<1> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface0_bank_bus_dat_r[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface0_bank_bus_dat_r_2 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[2]_mux_1321_OUT<2> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface0_bank_bus_dat_r[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface0_bank_bus_dat_r_3 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[2]_mux_1321_OUT<3> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface0_bank_bus_dat_r[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface0_bank_bus_dat_r_4 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[2]_mux_1321_OUT<4> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface0_bank_bus_dat_r[4])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface0_bank_bus_dat_r_5 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[2]_mux_1321_OUT<5> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface0_bank_bus_dat_r[5])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface0_bank_bus_dat_r_6 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[2]_mux_1321_OUT<6> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface0_bank_bus_dat_r[6])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface0_bank_bus_dat_r_7 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[2]_mux_1321_OUT<7> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface0_bank_bus_dat_r[7])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface1_bank_bus_dat_r_0 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1325_OUT<0> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface1_bank_bus_dat_r[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface1_bank_bus_dat_r_1 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1325_OUT<1> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface1_bank_bus_dat_r[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface1_bank_bus_dat_r_2 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1325_OUT<2> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface1_bank_bus_dat_r[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface1_bank_bus_dat_r_3 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1325_OUT<3> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface1_bank_bus_dat_r[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface1_bank_bus_dat_r_4 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1325_OUT<4> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface1_bank_bus_dat_r[4])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface1_bank_bus_dat_r_5 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1325_OUT<5> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface1_bank_bus_dat_r[5])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface1_bank_bus_dat_r_6 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1325_OUT<6> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface1_bank_bus_dat_r[6])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface1_bank_bus_dat_r_7 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1325_OUT<7> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface1_bank_bus_dat_r[7])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface7_bank_bus_dat_r_0 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[1]_mux_1344_OUT<0> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface7_bank_bus_dat_r[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface7_bank_bus_dat_r_1 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[1]_mux_1344_OUT<1> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface7_bank_bus_dat_r[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface7_bank_bus_dat_r_2 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[1]_mux_1344_OUT<2> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface7_bank_bus_dat_r[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface7_bank_bus_dat_r_3 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[1]_mux_1344_OUT<3> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface7_bank_bus_dat_r[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface7_bank_bus_dat_r_4 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[1]_mux_1344_OUT<4> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface7_bank_bus_dat_r[4])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface7_bank_bus_dat_r_5 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[1]_mux_1344_OUT<5> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface7_bank_bus_dat_r[5])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface7_bank_bus_dat_r_6 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[1]_mux_1344_OUT<6> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface7_bank_bus_dat_r[6])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface7_bank_bus_dat_r_7 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[1]_mux_1344_OUT<7> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface7_bank_bus_dat_r[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_tx_reg_0 (
    .C(sys_clk),
    .CE(_n5529_inv),
    .D(\basesoc_uart_phy_tx_reg[7]_basesoc_uart_phy_sink_payload_data[7]_mux_1074_OUT<0> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_tx_reg[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_tx_reg_1 (
    .C(sys_clk),
    .CE(_n5529_inv),
    .D(\basesoc_uart_phy_tx_reg[7]_basesoc_uart_phy_sink_payload_data[7]_mux_1074_OUT<1> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_tx_reg[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_tx_reg_2 (
    .C(sys_clk),
    .CE(_n5529_inv),
    .D(\basesoc_uart_phy_tx_reg[7]_basesoc_uart_phy_sink_payload_data[7]_mux_1074_OUT<2> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_tx_reg[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_tx_reg_3 (
    .C(sys_clk),
    .CE(_n5529_inv),
    .D(\basesoc_uart_phy_tx_reg[7]_basesoc_uart_phy_sink_payload_data[7]_mux_1074_OUT<3> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_tx_reg[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_tx_reg_4 (
    .C(sys_clk),
    .CE(_n5529_inv),
    .D(\basesoc_uart_phy_tx_reg[7]_basesoc_uart_phy_sink_payload_data[7]_mux_1074_OUT<4> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_tx_reg[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_tx_reg_5 (
    .C(sys_clk),
    .CE(_n5529_inv),
    .D(\basesoc_uart_phy_tx_reg[7]_basesoc_uart_phy_sink_payload_data[7]_mux_1074_OUT<5> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_tx_reg[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_tx_reg_6 (
    .C(sys_clk),
    .CE(_n5529_inv),
    .D(\basesoc_uart_phy_tx_reg[7]_basesoc_uart_phy_sink_payload_data[7]_mux_1074_OUT<6> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_tx_reg[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_tx_reg_7 (
    .C(sys_clk),
    .CE(_n5529_inv),
    .D(\basesoc_uart_phy_tx_reg[7]_basesoc_uart_phy_sink_payload_data[7]_mux_1074_OUT<7> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_tx_reg[7])
  );
  FD   ddram_ras_n_765 (
    .C(sdram_half_clk),
    .D(array_muxed3),
    .Q(ddram_ras_n_OBUF_351)
  );
  FD   ddram_cas_n_766 (
    .C(sdram_half_clk),
    .D(array_muxed4),
    .Q(ddram_cas_n_OBUF_352)
  );
  FD   ddram_we_n_767 (
    .C(sdram_half_clk),
    .D(array_muxed5),
    .Q(ddram_we_n_OBUF_353)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_uart_clk_rxen (
    .C(sys_clk),
    .D(GND_1_o_BUS_0010_MUX_370_o),
    .R(sys_rst),
    .Q(basesoc_uart_phy_uart_clk_rxen_690)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_value_status_0 (
    .C(sys_clk),
    .CE(basesoc_timer0_update_value_re),
    .D(basesoc_timer0_value[0]),
    .R(sys_rst),
    .Q(basesoc_timer0_value_status[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_value_status_1 (
    .C(sys_clk),
    .CE(basesoc_timer0_update_value_re),
    .D(basesoc_timer0_value[1]),
    .R(sys_rst),
    .Q(basesoc_timer0_value_status[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_value_status_2 (
    .C(sys_clk),
    .CE(basesoc_timer0_update_value_re),
    .D(basesoc_timer0_value[2]),
    .R(sys_rst),
    .Q(basesoc_timer0_value_status[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_value_status_3 (
    .C(sys_clk),
    .CE(basesoc_timer0_update_value_re),
    .D(basesoc_timer0_value[3]),
    .R(sys_rst),
    .Q(basesoc_timer0_value_status[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_value_status_4 (
    .C(sys_clk),
    .CE(basesoc_timer0_update_value_re),
    .D(basesoc_timer0_value[4]),
    .R(sys_rst),
    .Q(basesoc_timer0_value_status[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_value_status_5 (
    .C(sys_clk),
    .CE(basesoc_timer0_update_value_re),
    .D(basesoc_timer0_value[5]),
    .R(sys_rst),
    .Q(basesoc_timer0_value_status[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_value_status_6 (
    .C(sys_clk),
    .CE(basesoc_timer0_update_value_re),
    .D(basesoc_timer0_value[6]),
    .R(sys_rst),
    .Q(basesoc_timer0_value_status[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_value_status_7 (
    .C(sys_clk),
    .CE(basesoc_timer0_update_value_re),
    .D(basesoc_timer0_value[7]),
    .R(sys_rst),
    .Q(basesoc_timer0_value_status[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_value_status_8 (
    .C(sys_clk),
    .CE(basesoc_timer0_update_value_re),
    .D(basesoc_timer0_value[8]),
    .R(sys_rst),
    .Q(basesoc_timer0_value_status[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_value_status_9 (
    .C(sys_clk),
    .CE(basesoc_timer0_update_value_re),
    .D(basesoc_timer0_value[9]),
    .R(sys_rst),
    .Q(basesoc_timer0_value_status[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_value_status_10 (
    .C(sys_clk),
    .CE(basesoc_timer0_update_value_re),
    .D(basesoc_timer0_value[10]),
    .R(sys_rst),
    .Q(basesoc_timer0_value_status[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_value_status_11 (
    .C(sys_clk),
    .CE(basesoc_timer0_update_value_re),
    .D(basesoc_timer0_value[11]),
    .R(sys_rst),
    .Q(basesoc_timer0_value_status[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_value_status_12 (
    .C(sys_clk),
    .CE(basesoc_timer0_update_value_re),
    .D(basesoc_timer0_value[12]),
    .R(sys_rst),
    .Q(basesoc_timer0_value_status[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_value_status_13 (
    .C(sys_clk),
    .CE(basesoc_timer0_update_value_re),
    .D(basesoc_timer0_value[13]),
    .R(sys_rst),
    .Q(basesoc_timer0_value_status[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_value_status_14 (
    .C(sys_clk),
    .CE(basesoc_timer0_update_value_re),
    .D(basesoc_timer0_value[14]),
    .R(sys_rst),
    .Q(basesoc_timer0_value_status[14])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_value_status_15 (
    .C(sys_clk),
    .CE(basesoc_timer0_update_value_re),
    .D(basesoc_timer0_value[15]),
    .R(sys_rst),
    .Q(basesoc_timer0_value_status[15])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_value_status_16 (
    .C(sys_clk),
    .CE(basesoc_timer0_update_value_re),
    .D(basesoc_timer0_value[16]),
    .R(sys_rst),
    .Q(basesoc_timer0_value_status[16])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_value_status_17 (
    .C(sys_clk),
    .CE(basesoc_timer0_update_value_re),
    .D(basesoc_timer0_value[17]),
    .R(sys_rst),
    .Q(basesoc_timer0_value_status[17])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_value_status_18 (
    .C(sys_clk),
    .CE(basesoc_timer0_update_value_re),
    .D(basesoc_timer0_value[18]),
    .R(sys_rst),
    .Q(basesoc_timer0_value_status[18])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_value_status_19 (
    .C(sys_clk),
    .CE(basesoc_timer0_update_value_re),
    .D(basesoc_timer0_value[19]),
    .R(sys_rst),
    .Q(basesoc_timer0_value_status[19])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_value_status_20 (
    .C(sys_clk),
    .CE(basesoc_timer0_update_value_re),
    .D(basesoc_timer0_value[20]),
    .R(sys_rst),
    .Q(basesoc_timer0_value_status[20])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_value_status_21 (
    .C(sys_clk),
    .CE(basesoc_timer0_update_value_re),
    .D(basesoc_timer0_value[21]),
    .R(sys_rst),
    .Q(basesoc_timer0_value_status[21])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_value_status_22 (
    .C(sys_clk),
    .CE(basesoc_timer0_update_value_re),
    .D(basesoc_timer0_value[22]),
    .R(sys_rst),
    .Q(basesoc_timer0_value_status[22])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_value_status_23 (
    .C(sys_clk),
    .CE(basesoc_timer0_update_value_re),
    .D(basesoc_timer0_value[23]),
    .R(sys_rst),
    .Q(basesoc_timer0_value_status[23])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_value_status_24 (
    .C(sys_clk),
    .CE(basesoc_timer0_update_value_re),
    .D(basesoc_timer0_value[24]),
    .R(sys_rst),
    .Q(basesoc_timer0_value_status[24])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_value_status_25 (
    .C(sys_clk),
    .CE(basesoc_timer0_update_value_re),
    .D(basesoc_timer0_value[25]),
    .R(sys_rst),
    .Q(basesoc_timer0_value_status[25])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_value_status_26 (
    .C(sys_clk),
    .CE(basesoc_timer0_update_value_re),
    .D(basesoc_timer0_value[26]),
    .R(sys_rst),
    .Q(basesoc_timer0_value_status[26])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_value_status_27 (
    .C(sys_clk),
    .CE(basesoc_timer0_update_value_re),
    .D(basesoc_timer0_value[27]),
    .R(sys_rst),
    .Q(basesoc_timer0_value_status[27])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_value_status_28 (
    .C(sys_clk),
    .CE(basesoc_timer0_update_value_re),
    .D(basesoc_timer0_value[28]),
    .R(sys_rst),
    .Q(basesoc_timer0_value_status[28])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_value_status_29 (
    .C(sys_clk),
    .CE(basesoc_timer0_update_value_re),
    .D(basesoc_timer0_value[29]),
    .R(sys_rst),
    .Q(basesoc_timer0_value_status[29])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_value_status_30 (
    .C(sys_clk),
    .CE(basesoc_timer0_update_value_re),
    .D(basesoc_timer0_value[30]),
    .R(sys_rst),
    .Q(basesoc_timer0_value_status[30])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_value_status_31 (
    .C(sys_clk),
    .CE(basesoc_timer0_update_value_re),
    .D(basesoc_timer0_value[31]),
    .R(sys_rst),
    .Q(basesoc_timer0_value_status[31])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_row_0 (
    .C(sys_clk),
    .CE(_n5494),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[8]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_row[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_row_1 (
    .C(sys_clk),
    .CE(_n5494),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[9]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_row[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_row_2 (
    .C(sys_clk),
    .CE(_n5494),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[10]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_row[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_row_3 (
    .C(sys_clk),
    .CE(_n5494),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[11]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_row[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_row_4 (
    .C(sys_clk),
    .CE(_n5494),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[12]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_row[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_row_5 (
    .C(sys_clk),
    .CE(_n5494),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[13]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_row[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_row_6 (
    .C(sys_clk),
    .CE(_n5494),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[14]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_row[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_row_7 (
    .C(sys_clk),
    .CE(_n5494),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[15]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_row[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_row_8 (
    .C(sys_clk),
    .CE(_n5494),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[16]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_row[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_row_9 (
    .C(sys_clk),
    .CE(_n5494),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[17]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_row[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_row_10 (
    .C(sys_clk),
    .CE(_n5494),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[18]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_row[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_row_11 (
    .C(sys_clk),
    .CE(_n5494),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[19]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_row[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_row_12 (
    .C(sys_clk),
    .CE(_n5494),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_row[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_row_0 (
    .C(sys_clk),
    .CE(_n5496),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[8]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_row[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_row_1 (
    .C(sys_clk),
    .CE(_n5496),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[9]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_row[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_row_2 (
    .C(sys_clk),
    .CE(_n5496),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[10]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_row[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_row_3 (
    .C(sys_clk),
    .CE(_n5496),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[11]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_row[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_row_4 (
    .C(sys_clk),
    .CE(_n5496),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[12]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_row[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_row_5 (
    .C(sys_clk),
    .CE(_n5496),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[13]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_row[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_row_6 (
    .C(sys_clk),
    .CE(_n5496),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[14]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_row[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_row_7 (
    .C(sys_clk),
    .CE(_n5496),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[15]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_row[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_row_8 (
    .C(sys_clk),
    .CE(_n5496),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[16]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_row[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_row_9 (
    .C(sys_clk),
    .CE(_n5496),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[17]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_row[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_row_10 (
    .C(sys_clk),
    .CE(_n5496),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[18]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_row[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_row_11 (
    .C(sys_clk),
    .CE(_n5496),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[19]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_row[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_row_12 (
    .C(sys_clk),
    .CE(_n5496),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_row[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_row_0 (
    .C(sys_clk),
    .CE(_n5498),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[8]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_row[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_row_1 (
    .C(sys_clk),
    .CE(_n5498),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[9]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_row[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_row_2 (
    .C(sys_clk),
    .CE(_n5498),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[10]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_row[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_row_3 (
    .C(sys_clk),
    .CE(_n5498),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[11]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_row[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_row_4 (
    .C(sys_clk),
    .CE(_n5498),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[12]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_row[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_row_5 (
    .C(sys_clk),
    .CE(_n5498),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[13]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_row[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_row_6 (
    .C(sys_clk),
    .CE(_n5498),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[14]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_row[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_row_7 (
    .C(sys_clk),
    .CE(_n5498),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[15]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_row[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_row_8 (
    .C(sys_clk),
    .CE(_n5498),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[16]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_row[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_row_9 (
    .C(sys_clk),
    .CE(_n5498),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[17]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_row[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_row_10 (
    .C(sys_clk),
    .CE(_n5498),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[18]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_row[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_row_11 (
    .C(sys_clk),
    .CE(_n5498),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[19]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_row[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_row_12 (
    .C(sys_clk),
    .CE(_n5498),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_row[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_row_0 (
    .C(sys_clk),
    .CE(_n5500),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[8]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_row[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_row_1 (
    .C(sys_clk),
    .CE(_n5500),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[9]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_row[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_row_2 (
    .C(sys_clk),
    .CE(_n5500),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[10]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_row[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_row_3 (
    .C(sys_clk),
    .CE(_n5500),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[11]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_row[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_row_4 (
    .C(sys_clk),
    .CE(_n5500),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[12]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_row[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_row_5 (
    .C(sys_clk),
    .CE(_n5500),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[13]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_row[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_row_6 (
    .C(sys_clk),
    .CE(_n5500),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[14]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_row[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_row_7 (
    .C(sys_clk),
    .CE(_n5500),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[15]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_row[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_row_8 (
    .C(sys_clk),
    .CE(_n5500),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[16]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_row[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_row_9 (
    .C(sys_clk),
    .CE(_n5500),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[17]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_row[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_row_10 (
    .C(sys_clk),
    .CE(_n5500),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[18]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_row[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_row_11 (
    .C(sys_clk),
    .CE(_n5500),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[19]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_row[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_row_12 (
    .C(sys_clk),
    .CE(_n5500),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_row[12])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface6_bank_bus_dat_r_0 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[2]_mux_1341_OUT<0> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface6_bank_bus_dat_r[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface6_bank_bus_dat_r_1 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[2]_mux_1341_OUT<1> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface6_bank_bus_dat_r[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface6_bank_bus_dat_r_2 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[2]_mux_1341_OUT<2> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface6_bank_bus_dat_r[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface6_bank_bus_dat_r_3 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[2]_mux_1341_OUT<3> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface6_bank_bus_dat_r[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface6_bank_bus_dat_r_4 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[2]_mux_1341_OUT<4> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface6_bank_bus_dat_r[4])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface6_bank_bus_dat_r_5 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[2]_mux_1341_OUT<5> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface6_bank_bus_dat_r[5])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface6_bank_bus_dat_r_6 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[2]_mux_1341_OUT<6> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface6_bank_bus_dat_r[6])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface6_bank_bus_dat_r_7 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[2]_mux_1341_OUT<7> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface6_bank_bus_dat_r[7])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface4_bank_bus_dat_r_0 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[1]_mux_1336_OUT<0> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface4_bank_bus_dat_r[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface4_bank_bus_dat_r_1 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[1]_mux_1336_OUT<1> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface4_bank_bus_dat_r[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface4_bank_bus_dat_r_2 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[1]_mux_1336_OUT<2> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface4_bank_bus_dat_r[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface4_bank_bus_dat_r_3 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[1]_mux_1336_OUT<3> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface4_bank_bus_dat_r[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_source_valid (
    .C(sys_clk),
    .D(GND_1_o_GND_1_o_MUX_369_o),
    .R(sys_rst),
    .Q(basesoc_uart_phy_source_valid_657)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface5_bank_bus_dat_r_0 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT<0> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface5_bank_bus_dat_r[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface5_bank_bus_dat_r_1 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT<1> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface5_bank_bus_dat_r[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface5_bank_bus_dat_r_2 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT<2> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface5_bank_bus_dat_r[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface5_bank_bus_dat_r_3 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT<3> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface5_bank_bus_dat_r[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface5_bank_bus_dat_r_4 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT<4> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface5_bank_bus_dat_r[4])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface5_bank_bus_dat_r_5 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT<5> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface5_bank_bus_dat_r[5])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface5_bank_bus_dat_r_6 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT<6> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface5_bank_bus_dat_r[6])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface5_bank_bus_dat_r_7 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT<7> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface5_bank_bus_dat_r[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_status_0 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_status[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_status_1 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_status[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_status_2 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_status[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_status_3 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_status[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_status_4 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_status[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_status_5 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_status[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_status_6 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_status[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_status_7 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_status[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_status_8 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[8]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_status[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_status_9 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[9]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_status[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_status_10 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[10]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_status[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_status_11 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[11]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_status[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_status_12 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[12]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_status[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_status_13 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[13]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_status[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_status_14 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[14]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_status[14])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_status_15 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[15]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_status[15])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_status_16 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[16]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_status[16])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_status_17 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[17]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_status[17])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_status_18 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[18]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_status[18])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_status_19 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[19]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_status[19])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_status_20 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[20]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_status[20])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_status_21 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[21]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_status[21])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_status_22 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[22]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_status[22])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_status_23 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[23]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_status[23])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_status_24 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[24]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_status[24])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_status_25 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[25]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_status[25])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_status_26 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[26]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_status[26])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_status_27 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[27]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_status[27])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_status_28 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[28]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_status[28])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_status_29 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[29]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_status[29])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_status_30 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[30]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_status[30])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_status_31 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[31]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_status[31])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_status_0 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p1_rddata[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_status[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_status_1 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p1_rddata[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_status[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_status_2 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p1_rddata[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_status[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_status_3 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p1_rddata[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_status[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_status_4 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p1_rddata[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_status[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_status_5 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p1_rddata[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_status[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_status_6 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p1_rddata[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_status[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_status_7 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p1_rddata[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_status[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_status_8 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p1_rddata[8]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_status[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_status_9 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p1_rddata[9]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_status[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_status_10 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p1_rddata[10]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_status[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_status_11 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p1_rddata[11]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_status[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_status_12 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p1_rddata[12]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_status[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_status_13 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p1_rddata[13]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_status[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_status_14 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p1_rddata[14]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_status[14])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_status_15 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p1_rddata[15]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_status[15])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_status_16 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p1_rddata[16]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_status[16])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_status_17 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p1_rddata[17]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_status[17])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_status_18 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p1_rddata[18]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_status[18])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_status_19 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p1_rddata[19]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_status[19])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_status_20 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p1_rddata[20]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_status[20])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_status_21 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p1_rddata[21]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_status[21])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_status_22 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p1_rddata[22]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_status[22])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_status_23 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p1_rddata[23]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_status[23])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_status_24 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p1_rddata[24]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_status[24])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_status_25 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p1_rddata[25]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_status[25])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_status_26 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p1_rddata[26]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_status[26])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_status_27 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p1_rddata[27]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_status[27])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_status_28 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p1_rddata[28]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_status[28])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_status_29 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p1_rddata[29]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_status[29])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_status_30 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p1_rddata[30]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_status[30])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_status_31 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p1_rddata[31]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_status[31])
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_record2_wrdata_0 (
    .C(sys_clk),
    .D(basesoc_sdram_master_p0_wrdata[0]),
    .R(sys_rst),
    .Q(ddrphy_record2_wrdata[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_record2_wrdata_1 (
    .C(sys_clk),
    .D(basesoc_sdram_master_p0_wrdata[1]),
    .R(sys_rst),
    .Q(ddrphy_record2_wrdata[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_record2_wrdata_2 (
    .C(sys_clk),
    .D(basesoc_sdram_master_p0_wrdata[2]),
    .R(sys_rst),
    .Q(ddrphy_record2_wrdata[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_record2_wrdata_3 (
    .C(sys_clk),
    .D(basesoc_sdram_master_p0_wrdata[3]),
    .R(sys_rst),
    .Q(ddrphy_record2_wrdata[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_record2_wrdata_4 (
    .C(sys_clk),
    .D(basesoc_sdram_master_p0_wrdata[4]),
    .R(sys_rst),
    .Q(ddrphy_record2_wrdata[4])
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_record2_wrdata_5 (
    .C(sys_clk),
    .D(basesoc_sdram_master_p0_wrdata[5]),
    .R(sys_rst),
    .Q(ddrphy_record2_wrdata[5])
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_record2_wrdata_6 (
    .C(sys_clk),
    .D(basesoc_sdram_master_p0_wrdata[6]),
    .R(sys_rst),
    .Q(ddrphy_record2_wrdata[6])
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_record2_wrdata_7 (
    .C(sys_clk),
    .D(basesoc_sdram_master_p0_wrdata[7]),
    .R(sys_rst),
    .Q(ddrphy_record2_wrdata[7])
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_record2_wrdata_8 (
    .C(sys_clk),
    .D(basesoc_sdram_master_p0_wrdata[8]),
    .R(sys_rst),
    .Q(ddrphy_record2_wrdata[8])
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_record2_wrdata_9 (
    .C(sys_clk),
    .D(basesoc_sdram_master_p0_wrdata[9]),
    .R(sys_rst),
    .Q(ddrphy_record2_wrdata[9])
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_record2_wrdata_10 (
    .C(sys_clk),
    .D(basesoc_sdram_master_p0_wrdata[10]),
    .R(sys_rst),
    .Q(ddrphy_record2_wrdata[10])
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_record2_wrdata_11 (
    .C(sys_clk),
    .D(basesoc_sdram_master_p0_wrdata[11]),
    .R(sys_rst),
    .Q(ddrphy_record2_wrdata[11])
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_record2_wrdata_12 (
    .C(sys_clk),
    .D(basesoc_sdram_master_p0_wrdata[12]),
    .R(sys_rst),
    .Q(ddrphy_record2_wrdata[12])
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_record2_wrdata_13 (
    .C(sys_clk),
    .D(basesoc_sdram_master_p0_wrdata[13]),
    .R(sys_rst),
    .Q(ddrphy_record2_wrdata[13])
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_record2_wrdata_14 (
    .C(sys_clk),
    .D(basesoc_sdram_master_p0_wrdata[14]),
    .R(sys_rst),
    .Q(ddrphy_record2_wrdata[14])
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_record2_wrdata_15 (
    .C(sys_clk),
    .D(basesoc_sdram_master_p0_wrdata[15]),
    .R(sys_rst),
    .Q(ddrphy_record2_wrdata[15])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p0_bank_0 (
    .C(sys_clk),
    .D(array_muxed6[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p0_bank[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p0_bank_1 (
    .C(sys_clk),
    .D(array_muxed6[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p0_bank[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p1_bank_0 (
    .C(sys_clk),
    .D(array_muxed13[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p1_bank[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p1_bank_1 (
    .C(sys_clk),
    .D(array_muxed13[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p1_bank[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_cmd_valid (
    .C(sys_clk),
    .D(rhs_array_muxed6),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_cmd_valid_854)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_cmd_is_read (
    .C(sys_clk),
    .D(rhs_array_muxed9),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_cmd_is_read_856)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_cmd_is_write (
    .C(sys_clk),
    .D(rhs_array_muxed10),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_cmd_is_write_857)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p0_address_0 (
    .C(sys_clk),
    .D(array_muxed7[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p0_address[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p0_address_1 (
    .C(sys_clk),
    .D(array_muxed7[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p0_address[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p0_address_2 (
    .C(sys_clk),
    .D(array_muxed7[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p0_address[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p0_address_3 (
    .C(sys_clk),
    .D(array_muxed7[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p0_address[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p0_address_4 (
    .C(sys_clk),
    .D(array_muxed7[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p0_address[4])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p0_address_5 (
    .C(sys_clk),
    .D(array_muxed7[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p0_address[5])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p0_address_6 (
    .C(sys_clk),
    .D(array_muxed7[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p0_address[6])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p0_address_7 (
    .C(sys_clk),
    .D(array_muxed7[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p0_address[7])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p0_address_8 (
    .C(sys_clk),
    .D(array_muxed7[8]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p0_address[8])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p0_address_9 (
    .C(sys_clk),
    .D(array_muxed7[9]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p0_address[9])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p0_address_10 (
    .C(sys_clk),
    .D(array_muxed7[10]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p0_address[10])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p0_address_11 (
    .C(sys_clk),
    .D(array_muxed7[11]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p0_address[11])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p0_address_12 (
    .C(sys_clk),
    .D(array_muxed7[12]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p0_address[12])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p1_address_0 (
    .C(sys_clk),
    .D(array_muxed14[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p1_address[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p1_address_1 (
    .C(sys_clk),
    .D(array_muxed14[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p1_address[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p1_address_2 (
    .C(sys_clk),
    .D(array_muxed14[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p1_address[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p1_address_3 (
    .C(sys_clk),
    .D(array_muxed14[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p1_address[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p1_address_4 (
    .C(sys_clk),
    .D(array_muxed14[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p1_address[4])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p1_address_5 (
    .C(sys_clk),
    .D(array_muxed14[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p1_address[5])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p1_address_6 (
    .C(sys_clk),
    .D(array_muxed14[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p1_address[6])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p1_address_7 (
    .C(sys_clk),
    .D(array_muxed14[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p1_address[7])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p1_address_8 (
    .C(sys_clk),
    .D(array_muxed14[8]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p1_address[8])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p1_address_9 (
    .C(sys_clk),
    .D(array_muxed14[9]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p1_address[9])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p1_address_10 (
    .C(sys_clk),
    .D(array_muxed14[10]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p1_address[10])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p1_address_11 (
    .C(sys_clk),
    .D(array_muxed14[11]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p1_address[11])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p1_address_12 (
    .C(sys_clk),
    .D(array_muxed14[12]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p1_address[12])
  );
  FD #(
    .INIT ( 1'b0 ))
  ddrphy_record0_bank_0 (
    .C(sdram_half_clk),
    .D(basesoc_sdram_master_p0_bank[0]),
    .Q(ddrphy_record0_bank[0])
  );
  FD #(
    .INIT ( 1'b0 ))
  ddrphy_record0_bank_1 (
    .C(sdram_half_clk),
    .D(basesoc_sdram_master_p0_bank[1]),
    .Q(ddrphy_record0_bank[1])
  );
  FD #(
    .INIT ( 1'b0 ))
  ddrphy_record1_bank_0 (
    .C(sdram_half_clk),
    .D(basesoc_sdram_master_p1_bank[0]),
    .Q(ddrphy_record1_bank[0])
  );
  FD #(
    .INIT ( 1'b0 ))
  ddrphy_record1_bank_1 (
    .C(sdram_half_clk),
    .D(basesoc_sdram_master_p1_bank[1]),
    .Q(ddrphy_record1_bank[1])
  );
  FD #(
    .INIT ( 1'b0 ))
  ddrphy_record0_address_0 (
    .C(sdram_half_clk),
    .D(basesoc_sdram_master_p0_address[0]),
    .Q(ddrphy_record0_address[0])
  );
  FD #(
    .INIT ( 1'b0 ))
  ddrphy_record0_address_1 (
    .C(sdram_half_clk),
    .D(basesoc_sdram_master_p0_address[1]),
    .Q(ddrphy_record0_address[1])
  );
  FD #(
    .INIT ( 1'b0 ))
  ddrphy_record0_address_2 (
    .C(sdram_half_clk),
    .D(basesoc_sdram_master_p0_address[2]),
    .Q(ddrphy_record0_address[2])
  );
  FD #(
    .INIT ( 1'b0 ))
  ddrphy_record0_address_3 (
    .C(sdram_half_clk),
    .D(basesoc_sdram_master_p0_address[3]),
    .Q(ddrphy_record0_address[3])
  );
  FD #(
    .INIT ( 1'b0 ))
  ddrphy_record0_address_4 (
    .C(sdram_half_clk),
    .D(basesoc_sdram_master_p0_address[4]),
    .Q(ddrphy_record0_address[4])
  );
  FD #(
    .INIT ( 1'b0 ))
  ddrphy_record0_address_5 (
    .C(sdram_half_clk),
    .D(basesoc_sdram_master_p0_address[5]),
    .Q(ddrphy_record0_address[5])
  );
  FD #(
    .INIT ( 1'b0 ))
  ddrphy_record0_address_6 (
    .C(sdram_half_clk),
    .D(basesoc_sdram_master_p0_address[6]),
    .Q(ddrphy_record0_address[6])
  );
  FD #(
    .INIT ( 1'b0 ))
  ddrphy_record0_address_7 (
    .C(sdram_half_clk),
    .D(basesoc_sdram_master_p0_address[7]),
    .Q(ddrphy_record0_address[7])
  );
  FD #(
    .INIT ( 1'b0 ))
  ddrphy_record0_address_8 (
    .C(sdram_half_clk),
    .D(basesoc_sdram_master_p0_address[8]),
    .Q(ddrphy_record0_address[8])
  );
  FD #(
    .INIT ( 1'b0 ))
  ddrphy_record0_address_9 (
    .C(sdram_half_clk),
    .D(basesoc_sdram_master_p0_address[9]),
    .Q(ddrphy_record0_address[9])
  );
  FD #(
    .INIT ( 1'b0 ))
  ddrphy_record0_address_10 (
    .C(sdram_half_clk),
    .D(basesoc_sdram_master_p0_address[10]),
    .Q(ddrphy_record0_address[10])
  );
  FD #(
    .INIT ( 1'b0 ))
  ddrphy_record0_address_11 (
    .C(sdram_half_clk),
    .D(basesoc_sdram_master_p0_address[11]),
    .Q(ddrphy_record0_address[11])
  );
  FD #(
    .INIT ( 1'b0 ))
  ddrphy_record0_address_12 (
    .C(sdram_half_clk),
    .D(basesoc_sdram_master_p0_address[12]),
    .Q(ddrphy_record0_address[12])
  );
  FD #(
    .INIT ( 1'b0 ))
  ddrphy_record1_address_0 (
    .C(sdram_half_clk),
    .D(basesoc_sdram_master_p1_address[0]),
    .Q(ddrphy_record1_address[0])
  );
  FD #(
    .INIT ( 1'b0 ))
  ddrphy_record1_address_1 (
    .C(sdram_half_clk),
    .D(basesoc_sdram_master_p1_address[1]),
    .Q(ddrphy_record1_address[1])
  );
  FD #(
    .INIT ( 1'b0 ))
  ddrphy_record1_address_2 (
    .C(sdram_half_clk),
    .D(basesoc_sdram_master_p1_address[2]),
    .Q(ddrphy_record1_address[2])
  );
  FD #(
    .INIT ( 1'b0 ))
  ddrphy_record1_address_3 (
    .C(sdram_half_clk),
    .D(basesoc_sdram_master_p1_address[3]),
    .Q(ddrphy_record1_address[3])
  );
  FD #(
    .INIT ( 1'b0 ))
  ddrphy_record1_address_4 (
    .C(sdram_half_clk),
    .D(basesoc_sdram_master_p1_address[4]),
    .Q(ddrphy_record1_address[4])
  );
  FD #(
    .INIT ( 1'b0 ))
  ddrphy_record1_address_5 (
    .C(sdram_half_clk),
    .D(basesoc_sdram_master_p1_address[5]),
    .Q(ddrphy_record1_address[5])
  );
  FD #(
    .INIT ( 1'b0 ))
  ddrphy_record1_address_6 (
    .C(sdram_half_clk),
    .D(basesoc_sdram_master_p1_address[6]),
    .Q(ddrphy_record1_address[6])
  );
  FD #(
    .INIT ( 1'b0 ))
  ddrphy_record1_address_7 (
    .C(sdram_half_clk),
    .D(basesoc_sdram_master_p1_address[7]),
    .Q(ddrphy_record1_address[7])
  );
  FD #(
    .INIT ( 1'b0 ))
  ddrphy_record1_address_8 (
    .C(sdram_half_clk),
    .D(basesoc_sdram_master_p1_address[8]),
    .Q(ddrphy_record1_address[8])
  );
  FD #(
    .INIT ( 1'b0 ))
  ddrphy_record1_address_9 (
    .C(sdram_half_clk),
    .D(basesoc_sdram_master_p1_address[9]),
    .Q(ddrphy_record1_address[9])
  );
  FD #(
    .INIT ( 1'b0 ))
  ddrphy_record1_address_10 (
    .C(sdram_half_clk),
    .D(basesoc_sdram_master_p1_address[10]),
    .Q(ddrphy_record1_address[10])
  );
  FD #(
    .INIT ( 1'b0 ))
  ddrphy_record1_address_11 (
    .C(sdram_half_clk),
    .D(basesoc_sdram_master_p1_address[11]),
    .Q(ddrphy_record1_address[11])
  );
  FD #(
    .INIT ( 1'b0 ))
  ddrphy_record1_address_12 (
    .C(sdram_half_clk),
    .D(basesoc_sdram_master_p1_address[12]),
    .Q(ddrphy_record1_address[12])
  );
  FD   ddram_ba_0 (
    .C(sdram_half_clk),
    .D(array_muxed1[0]),
    .Q(ddram_ba_0_349)
  );
  FD   ddram_ba_1 (
    .C(sdram_half_clk),
    .D(array_muxed1[1]),
    .Q(ddram_ba_1_348)
  );
  FD   ddram_a_0 (
    .C(sdram_half_clk),
    .D(array_muxed0[0]),
    .Q(ddram_a_0_347)
  );
  FD   ddram_a_1 (
    .C(sdram_half_clk),
    .D(array_muxed0[1]),
    .Q(ddram_a_1_346)
  );
  FD   ddram_a_2 (
    .C(sdram_half_clk),
    .D(array_muxed0[2]),
    .Q(ddram_a_2_345)
  );
  FD   ddram_a_3 (
    .C(sdram_half_clk),
    .D(array_muxed0[3]),
    .Q(ddram_a_3_344)
  );
  FD   ddram_a_4 (
    .C(sdram_half_clk),
    .D(array_muxed0[4]),
    .Q(ddram_a_4_343)
  );
  FD   ddram_a_5 (
    .C(sdram_half_clk),
    .D(array_muxed0[5]),
    .Q(ddram_a_5_342)
  );
  FD   ddram_a_6 (
    .C(sdram_half_clk),
    .D(array_muxed0[6]),
    .Q(ddram_a_6_341)
  );
  FD   ddram_a_7 (
    .C(sdram_half_clk),
    .D(array_muxed0[7]),
    .Q(ddram_a_7_340)
  );
  FD   ddram_a_8 (
    .C(sdram_half_clk),
    .D(array_muxed0[8]),
    .Q(ddram_a_8_339)
  );
  FD   ddram_a_9 (
    .C(sdram_half_clk),
    .D(array_muxed0[9]),
    .Q(ddram_a_9_338)
  );
  FD   ddram_a_10 (
    .C(sdram_half_clk),
    .D(array_muxed0[10]),
    .Q(ddram_a_10_337)
  );
  FD   ddram_a_11 (
    .C(sdram_half_clk),
    .D(array_muxed0[11]),
    .Q(ddram_a_11_336)
  );
  FD   ddram_a_12 (
    .C(sdram_half_clk),
    .D(array_muxed0[12]),
    .Q(ddram_a_12_335)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface3_bank_bus_dat_r_4 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT<4> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface3_bank_bus_dat_r[4])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface3_bank_bus_dat_r_7 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT<7> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface3_bank_bus_dat_r[7])
  );
  FDPE #(
    .INIT ( 1'b1 ))
  FDPE_5 (
    .C(base50_clk_BUFG_31),
    .CE(basesoc_sdram_tccdcon_ready),
    .D(xilinxasyncresetsynchronizerimpl2_rst_meta),
    .PRE(xilinxasyncresetsynchronizerimpl2),
    .Q(NLW_FDPE_5_Q_UNCONNECTED)
  );
  MUXCY   \Mcount_waittimer1_count_cy<0>  (
    .CI(user_btn1_inv),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer1_count_lut[0]),
    .O(Mcount_waittimer1_count_cy[0])
  );
  XORCY   \Mcount_waittimer1_count_xor<0>  (
    .CI(user_btn1_inv),
    .LI(Mcount_waittimer1_count_lut[0]),
    .O(Mcount_waittimer1_count)
  );
  MUXCY   \Mcount_waittimer1_count_cy<1>  (
    .CI(Mcount_waittimer1_count_cy[0]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer1_count_lut[1]),
    .O(Mcount_waittimer1_count_cy[1])
  );
  XORCY   \Mcount_waittimer1_count_xor<1>  (
    .CI(Mcount_waittimer1_count_cy[0]),
    .LI(Mcount_waittimer1_count_lut[1]),
    .O(Mcount_waittimer1_count1)
  );
  MUXCY   \Mcount_waittimer1_count_cy<2>  (
    .CI(Mcount_waittimer1_count_cy[1]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer1_count_lut[2]),
    .O(Mcount_waittimer1_count_cy[2])
  );
  XORCY   \Mcount_waittimer1_count_xor<2>  (
    .CI(Mcount_waittimer1_count_cy[1]),
    .LI(Mcount_waittimer1_count_lut[2]),
    .O(Mcount_waittimer1_count2)
  );
  MUXCY   \Mcount_waittimer1_count_cy<3>  (
    .CI(Mcount_waittimer1_count_cy[2]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer1_count_lut[3]),
    .O(Mcount_waittimer1_count_cy[3])
  );
  XORCY   \Mcount_waittimer1_count_xor<3>  (
    .CI(Mcount_waittimer1_count_cy[2]),
    .LI(Mcount_waittimer1_count_lut[3]),
    .O(Mcount_waittimer1_count3)
  );
  MUXCY   \Mcount_waittimer1_count_cy<4>  (
    .CI(Mcount_waittimer1_count_cy[3]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer1_count_lut[4]),
    .O(Mcount_waittimer1_count_cy[4])
  );
  XORCY   \Mcount_waittimer1_count_xor<4>  (
    .CI(Mcount_waittimer1_count_cy[3]),
    .LI(Mcount_waittimer1_count_lut[4]),
    .O(Mcount_waittimer1_count4)
  );
  MUXCY   \Mcount_waittimer1_count_cy<5>  (
    .CI(Mcount_waittimer1_count_cy[4]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer1_count_lut[5]),
    .O(Mcount_waittimer1_count_cy[5])
  );
  XORCY   \Mcount_waittimer1_count_xor<5>  (
    .CI(Mcount_waittimer1_count_cy[4]),
    .LI(Mcount_waittimer1_count_lut[5]),
    .O(Mcount_waittimer1_count5)
  );
  MUXCY   \Mcount_waittimer1_count_cy<6>  (
    .CI(Mcount_waittimer1_count_cy[5]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer1_count_lut[6]),
    .O(Mcount_waittimer1_count_cy[6])
  );
  XORCY   \Mcount_waittimer1_count_xor<6>  (
    .CI(Mcount_waittimer1_count_cy[5]),
    .LI(Mcount_waittimer1_count_lut[6]),
    .O(Mcount_waittimer1_count6)
  );
  MUXCY   \Mcount_waittimer1_count_cy<7>  (
    .CI(Mcount_waittimer1_count_cy[6]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer1_count_lut[7]),
    .O(Mcount_waittimer1_count_cy[7])
  );
  XORCY   \Mcount_waittimer1_count_xor<7>  (
    .CI(Mcount_waittimer1_count_cy[6]),
    .LI(Mcount_waittimer1_count_lut[7]),
    .O(Mcount_waittimer1_count7)
  );
  MUXCY   \Mcount_waittimer1_count_cy<8>  (
    .CI(Mcount_waittimer1_count_cy[7]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer1_count_lut[8]),
    .O(Mcount_waittimer1_count_cy[8])
  );
  XORCY   \Mcount_waittimer1_count_xor<8>  (
    .CI(Mcount_waittimer1_count_cy[7]),
    .LI(Mcount_waittimer1_count_lut[8]),
    .O(Mcount_waittimer1_count8)
  );
  MUXCY   \Mcount_waittimer1_count_cy<9>  (
    .CI(Mcount_waittimer1_count_cy[8]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer1_count_lut[9]),
    .O(Mcount_waittimer1_count_cy[9])
  );
  XORCY   \Mcount_waittimer1_count_xor<9>  (
    .CI(Mcount_waittimer1_count_cy[8]),
    .LI(Mcount_waittimer1_count_lut[9]),
    .O(Mcount_waittimer1_count9)
  );
  MUXCY   \Mcount_waittimer1_count_cy<10>  (
    .CI(Mcount_waittimer1_count_cy[9]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer1_count_lut[10]),
    .O(Mcount_waittimer1_count_cy[10])
  );
  XORCY   \Mcount_waittimer1_count_xor<10>  (
    .CI(Mcount_waittimer1_count_cy[9]),
    .LI(Mcount_waittimer1_count_lut[10]),
    .O(Mcount_waittimer1_count10)
  );
  MUXCY   \Mcount_waittimer1_count_cy<11>  (
    .CI(Mcount_waittimer1_count_cy[10]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer1_count_lut[11]),
    .O(Mcount_waittimer1_count_cy[11])
  );
  XORCY   \Mcount_waittimer1_count_xor<11>  (
    .CI(Mcount_waittimer1_count_cy[10]),
    .LI(Mcount_waittimer1_count_lut[11]),
    .O(Mcount_waittimer1_count11)
  );
  MUXCY   \Mcount_waittimer1_count_cy<12>  (
    .CI(Mcount_waittimer1_count_cy[11]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer1_count_lut[12]),
    .O(Mcount_waittimer1_count_cy[12])
  );
  XORCY   \Mcount_waittimer1_count_xor<12>  (
    .CI(Mcount_waittimer1_count_cy[11]),
    .LI(Mcount_waittimer1_count_lut[12]),
    .O(Mcount_waittimer1_count12)
  );
  MUXCY   \Mcount_waittimer1_count_cy<13>  (
    .CI(Mcount_waittimer1_count_cy[12]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer1_count_lut[13]),
    .O(Mcount_waittimer1_count_cy[13])
  );
  XORCY   \Mcount_waittimer1_count_xor<13>  (
    .CI(Mcount_waittimer1_count_cy[12]),
    .LI(Mcount_waittimer1_count_lut[13]),
    .O(Mcount_waittimer1_count13)
  );
  MUXCY   \Mcount_waittimer1_count_cy<14>  (
    .CI(Mcount_waittimer1_count_cy[13]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer1_count_lut[14]),
    .O(Mcount_waittimer1_count_cy[14])
  );
  XORCY   \Mcount_waittimer1_count_xor<14>  (
    .CI(Mcount_waittimer1_count_cy[13]),
    .LI(Mcount_waittimer1_count_lut[14]),
    .O(Mcount_waittimer1_count14)
  );
  MUXCY   \Mcount_waittimer1_count_cy<15>  (
    .CI(Mcount_waittimer1_count_cy[14]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer1_count_lut[15]),
    .O(Mcount_waittimer1_count_cy[15])
  );
  XORCY   \Mcount_waittimer1_count_xor<15>  (
    .CI(Mcount_waittimer1_count_cy[14]),
    .LI(Mcount_waittimer1_count_lut[15]),
    .O(Mcount_waittimer1_count15)
  );
  MUXCY   \Mcount_waittimer1_count_cy<16>  (
    .CI(Mcount_waittimer1_count_cy[15]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer1_count_lut[16]),
    .O(Mcount_waittimer1_count_cy[16])
  );
  XORCY   \Mcount_waittimer1_count_xor<16>  (
    .CI(Mcount_waittimer1_count_cy[15]),
    .LI(Mcount_waittimer1_count_lut[16]),
    .O(Mcount_waittimer1_count16)
  );
  MUXCY   \Mcount_waittimer1_count_cy<17>  (
    .CI(Mcount_waittimer1_count_cy[16]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer1_count_lut[17]),
    .O(Mcount_waittimer1_count_cy[17])
  );
  XORCY   \Mcount_waittimer1_count_xor<17>  (
    .CI(Mcount_waittimer1_count_cy[16]),
    .LI(Mcount_waittimer1_count_lut[17]),
    .O(Mcount_waittimer1_count17)
  );
  MUXCY   \Mcount_waittimer1_count_cy<18>  (
    .CI(Mcount_waittimer1_count_cy[17]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer1_count_lut[18]),
    .O(Mcount_waittimer1_count_cy[18])
  );
  XORCY   \Mcount_waittimer1_count_xor<18>  (
    .CI(Mcount_waittimer1_count_cy[17]),
    .LI(Mcount_waittimer1_count_lut[18]),
    .O(Mcount_waittimer1_count18)
  );
  XORCY   \Mcount_waittimer1_count_xor<19>  (
    .CI(Mcount_waittimer1_count_cy[18]),
    .LI(Mcount_waittimer1_count_lut[19]),
    .O(Mcount_waittimer1_count19)
  );
  MUXCY   \Mcount_waittimer0_count_cy<0>  (
    .CI(user_btn0_inv),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer0_count_lut[0]),
    .O(Mcount_waittimer0_count_cy[0])
  );
  XORCY   \Mcount_waittimer0_count_xor<0>  (
    .CI(user_btn0_inv),
    .LI(Mcount_waittimer0_count_lut[0]),
    .O(Mcount_waittimer0_count)
  );
  MUXCY   \Mcount_waittimer0_count_cy<1>  (
    .CI(Mcount_waittimer0_count_cy[0]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer0_count_lut[1]),
    .O(Mcount_waittimer0_count_cy[1])
  );
  XORCY   \Mcount_waittimer0_count_xor<1>  (
    .CI(Mcount_waittimer0_count_cy[0]),
    .LI(Mcount_waittimer0_count_lut[1]),
    .O(Mcount_waittimer0_count1)
  );
  MUXCY   \Mcount_waittimer0_count_cy<2>  (
    .CI(Mcount_waittimer0_count_cy[1]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer0_count_lut[2]),
    .O(Mcount_waittimer0_count_cy[2])
  );
  XORCY   \Mcount_waittimer0_count_xor<2>  (
    .CI(Mcount_waittimer0_count_cy[1]),
    .LI(Mcount_waittimer0_count_lut[2]),
    .O(Mcount_waittimer0_count2)
  );
  MUXCY   \Mcount_waittimer0_count_cy<3>  (
    .CI(Mcount_waittimer0_count_cy[2]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer0_count_lut[3]),
    .O(Mcount_waittimer0_count_cy[3])
  );
  XORCY   \Mcount_waittimer0_count_xor<3>  (
    .CI(Mcount_waittimer0_count_cy[2]),
    .LI(Mcount_waittimer0_count_lut[3]),
    .O(Mcount_waittimer0_count3)
  );
  MUXCY   \Mcount_waittimer0_count_cy<4>  (
    .CI(Mcount_waittimer0_count_cy[3]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer0_count_lut[4]),
    .O(Mcount_waittimer0_count_cy[4])
  );
  XORCY   \Mcount_waittimer0_count_xor<4>  (
    .CI(Mcount_waittimer0_count_cy[3]),
    .LI(Mcount_waittimer0_count_lut[4]),
    .O(Mcount_waittimer0_count4)
  );
  MUXCY   \Mcount_waittimer0_count_cy<5>  (
    .CI(Mcount_waittimer0_count_cy[4]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer0_count_lut[5]),
    .O(Mcount_waittimer0_count_cy[5])
  );
  XORCY   \Mcount_waittimer0_count_xor<5>  (
    .CI(Mcount_waittimer0_count_cy[4]),
    .LI(Mcount_waittimer0_count_lut[5]),
    .O(Mcount_waittimer0_count5)
  );
  MUXCY   \Mcount_waittimer0_count_cy<6>  (
    .CI(Mcount_waittimer0_count_cy[5]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer0_count_lut[6]),
    .O(Mcount_waittimer0_count_cy[6])
  );
  XORCY   \Mcount_waittimer0_count_xor<6>  (
    .CI(Mcount_waittimer0_count_cy[5]),
    .LI(Mcount_waittimer0_count_lut[6]),
    .O(Mcount_waittimer0_count6)
  );
  MUXCY   \Mcount_waittimer0_count_cy<7>  (
    .CI(Mcount_waittimer0_count_cy[6]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer0_count_lut[7]),
    .O(Mcount_waittimer0_count_cy[7])
  );
  XORCY   \Mcount_waittimer0_count_xor<7>  (
    .CI(Mcount_waittimer0_count_cy[6]),
    .LI(Mcount_waittimer0_count_lut[7]),
    .O(Mcount_waittimer0_count7)
  );
  MUXCY   \Mcount_waittimer0_count_cy<8>  (
    .CI(Mcount_waittimer0_count_cy[7]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer0_count_lut[8]),
    .O(Mcount_waittimer0_count_cy[8])
  );
  XORCY   \Mcount_waittimer0_count_xor<8>  (
    .CI(Mcount_waittimer0_count_cy[7]),
    .LI(Mcount_waittimer0_count_lut[8]),
    .O(Mcount_waittimer0_count8)
  );
  MUXCY   \Mcount_waittimer0_count_cy<9>  (
    .CI(Mcount_waittimer0_count_cy[8]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer0_count_lut[9]),
    .O(Mcount_waittimer0_count_cy[9])
  );
  XORCY   \Mcount_waittimer0_count_xor<9>  (
    .CI(Mcount_waittimer0_count_cy[8]),
    .LI(Mcount_waittimer0_count_lut[9]),
    .O(Mcount_waittimer0_count9)
  );
  MUXCY   \Mcount_waittimer0_count_cy<10>  (
    .CI(Mcount_waittimer0_count_cy[9]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer0_count_lut[10]),
    .O(Mcount_waittimer0_count_cy[10])
  );
  XORCY   \Mcount_waittimer0_count_xor<10>  (
    .CI(Mcount_waittimer0_count_cy[9]),
    .LI(Mcount_waittimer0_count_lut[10]),
    .O(Mcount_waittimer0_count10)
  );
  MUXCY   \Mcount_waittimer0_count_cy<11>  (
    .CI(Mcount_waittimer0_count_cy[10]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer0_count_lut[11]),
    .O(Mcount_waittimer0_count_cy[11])
  );
  XORCY   \Mcount_waittimer0_count_xor<11>  (
    .CI(Mcount_waittimer0_count_cy[10]),
    .LI(Mcount_waittimer0_count_lut[11]),
    .O(Mcount_waittimer0_count11)
  );
  MUXCY   \Mcount_waittimer0_count_cy<12>  (
    .CI(Mcount_waittimer0_count_cy[11]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer0_count_lut[12]),
    .O(Mcount_waittimer0_count_cy[12])
  );
  XORCY   \Mcount_waittimer0_count_xor<12>  (
    .CI(Mcount_waittimer0_count_cy[11]),
    .LI(Mcount_waittimer0_count_lut[12]),
    .O(Mcount_waittimer0_count12)
  );
  MUXCY   \Mcount_waittimer0_count_cy<13>  (
    .CI(Mcount_waittimer0_count_cy[12]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer0_count_lut[13]),
    .O(Mcount_waittimer0_count_cy[13])
  );
  XORCY   \Mcount_waittimer0_count_xor<13>  (
    .CI(Mcount_waittimer0_count_cy[12]),
    .LI(Mcount_waittimer0_count_lut[13]),
    .O(Mcount_waittimer0_count13)
  );
  MUXCY   \Mcount_waittimer0_count_cy<14>  (
    .CI(Mcount_waittimer0_count_cy[13]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer0_count_lut[14]),
    .O(Mcount_waittimer0_count_cy[14])
  );
  XORCY   \Mcount_waittimer0_count_xor<14>  (
    .CI(Mcount_waittimer0_count_cy[13]),
    .LI(Mcount_waittimer0_count_lut[14]),
    .O(Mcount_waittimer0_count14)
  );
  MUXCY   \Mcount_waittimer0_count_cy<15>  (
    .CI(Mcount_waittimer0_count_cy[14]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer0_count_lut[15]),
    .O(Mcount_waittimer0_count_cy[15])
  );
  XORCY   \Mcount_waittimer0_count_xor<15>  (
    .CI(Mcount_waittimer0_count_cy[14]),
    .LI(Mcount_waittimer0_count_lut[15]),
    .O(Mcount_waittimer0_count15)
  );
  MUXCY   \Mcount_waittimer0_count_cy<16>  (
    .CI(Mcount_waittimer0_count_cy[15]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer0_count_lut[16]),
    .O(Mcount_waittimer0_count_cy[16])
  );
  XORCY   \Mcount_waittimer0_count_xor<16>  (
    .CI(Mcount_waittimer0_count_cy[15]),
    .LI(Mcount_waittimer0_count_lut[16]),
    .O(Mcount_waittimer0_count16)
  );
  MUXCY   \Mcount_waittimer0_count_cy<17>  (
    .CI(Mcount_waittimer0_count_cy[16]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer0_count_lut[17]),
    .O(Mcount_waittimer0_count_cy[17])
  );
  XORCY   \Mcount_waittimer0_count_xor<17>  (
    .CI(Mcount_waittimer0_count_cy[16]),
    .LI(Mcount_waittimer0_count_lut[17]),
    .O(Mcount_waittimer0_count17)
  );
  MUXCY   \Mcount_waittimer0_count_cy<18>  (
    .CI(Mcount_waittimer0_count_cy[17]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer0_count_lut[18]),
    .O(Mcount_waittimer0_count_cy[18])
  );
  XORCY   \Mcount_waittimer0_count_xor<18>  (
    .CI(Mcount_waittimer0_count_cy[17]),
    .LI(Mcount_waittimer0_count_lut[18]),
    .O(Mcount_waittimer0_count18)
  );
  XORCY   \Mcount_waittimer0_count_xor<19>  (
    .CI(Mcount_waittimer0_count_cy[18]),
    .LI(Mcount_waittimer0_count_lut[19]),
    .O(Mcount_waittimer0_count19)
  );
  MUXCY   \Mcount_waittimer4_count_cy<0>  (
    .CI(user_btn4_inv),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer4_count_lut[0]),
    .O(Mcount_waittimer4_count_cy[0])
  );
  XORCY   \Mcount_waittimer4_count_xor<0>  (
    .CI(user_btn4_inv),
    .LI(Mcount_waittimer4_count_lut[0]),
    .O(Mcount_waittimer4_count)
  );
  MUXCY   \Mcount_waittimer4_count_cy<1>  (
    .CI(Mcount_waittimer4_count_cy[0]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer4_count_lut[1]),
    .O(Mcount_waittimer4_count_cy[1])
  );
  XORCY   \Mcount_waittimer4_count_xor<1>  (
    .CI(Mcount_waittimer4_count_cy[0]),
    .LI(Mcount_waittimer4_count_lut[1]),
    .O(Mcount_waittimer4_count1)
  );
  MUXCY   \Mcount_waittimer4_count_cy<2>  (
    .CI(Mcount_waittimer4_count_cy[1]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer4_count_lut[2]),
    .O(Mcount_waittimer4_count_cy[2])
  );
  XORCY   \Mcount_waittimer4_count_xor<2>  (
    .CI(Mcount_waittimer4_count_cy[1]),
    .LI(Mcount_waittimer4_count_lut[2]),
    .O(Mcount_waittimer4_count2)
  );
  MUXCY   \Mcount_waittimer4_count_cy<3>  (
    .CI(Mcount_waittimer4_count_cy[2]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer4_count_lut[3]),
    .O(Mcount_waittimer4_count_cy[3])
  );
  XORCY   \Mcount_waittimer4_count_xor<3>  (
    .CI(Mcount_waittimer4_count_cy[2]),
    .LI(Mcount_waittimer4_count_lut[3]),
    .O(Mcount_waittimer4_count3)
  );
  MUXCY   \Mcount_waittimer4_count_cy<4>  (
    .CI(Mcount_waittimer4_count_cy[3]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer4_count_lut[4]),
    .O(Mcount_waittimer4_count_cy[4])
  );
  XORCY   \Mcount_waittimer4_count_xor<4>  (
    .CI(Mcount_waittimer4_count_cy[3]),
    .LI(Mcount_waittimer4_count_lut[4]),
    .O(Mcount_waittimer4_count4)
  );
  MUXCY   \Mcount_waittimer4_count_cy<5>  (
    .CI(Mcount_waittimer4_count_cy[4]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer4_count_lut[5]),
    .O(Mcount_waittimer4_count_cy[5])
  );
  XORCY   \Mcount_waittimer4_count_xor<5>  (
    .CI(Mcount_waittimer4_count_cy[4]),
    .LI(Mcount_waittimer4_count_lut[5]),
    .O(Mcount_waittimer4_count5)
  );
  MUXCY   \Mcount_waittimer4_count_cy<6>  (
    .CI(Mcount_waittimer4_count_cy[5]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer4_count_lut[6]),
    .O(Mcount_waittimer4_count_cy[6])
  );
  XORCY   \Mcount_waittimer4_count_xor<6>  (
    .CI(Mcount_waittimer4_count_cy[5]),
    .LI(Mcount_waittimer4_count_lut[6]),
    .O(Mcount_waittimer4_count6)
  );
  MUXCY   \Mcount_waittimer4_count_cy<7>  (
    .CI(Mcount_waittimer4_count_cy[6]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer4_count_lut[7]),
    .O(Mcount_waittimer4_count_cy[7])
  );
  XORCY   \Mcount_waittimer4_count_xor<7>  (
    .CI(Mcount_waittimer4_count_cy[6]),
    .LI(Mcount_waittimer4_count_lut[7]),
    .O(Mcount_waittimer4_count7)
  );
  MUXCY   \Mcount_waittimer4_count_cy<8>  (
    .CI(Mcount_waittimer4_count_cy[7]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer4_count_lut[8]),
    .O(Mcount_waittimer4_count_cy[8])
  );
  XORCY   \Mcount_waittimer4_count_xor<8>  (
    .CI(Mcount_waittimer4_count_cy[7]),
    .LI(Mcount_waittimer4_count_lut[8]),
    .O(Mcount_waittimer4_count8)
  );
  MUXCY   \Mcount_waittimer4_count_cy<9>  (
    .CI(Mcount_waittimer4_count_cy[8]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer4_count_lut[9]),
    .O(Mcount_waittimer4_count_cy[9])
  );
  XORCY   \Mcount_waittimer4_count_xor<9>  (
    .CI(Mcount_waittimer4_count_cy[8]),
    .LI(Mcount_waittimer4_count_lut[9]),
    .O(Mcount_waittimer4_count9)
  );
  MUXCY   \Mcount_waittimer4_count_cy<10>  (
    .CI(Mcount_waittimer4_count_cy[9]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer4_count_lut[10]),
    .O(Mcount_waittimer4_count_cy[10])
  );
  XORCY   \Mcount_waittimer4_count_xor<10>  (
    .CI(Mcount_waittimer4_count_cy[9]),
    .LI(Mcount_waittimer4_count_lut[10]),
    .O(Mcount_waittimer4_count10)
  );
  MUXCY   \Mcount_waittimer4_count_cy<11>  (
    .CI(Mcount_waittimer4_count_cy[10]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer4_count_lut[11]),
    .O(Mcount_waittimer4_count_cy[11])
  );
  XORCY   \Mcount_waittimer4_count_xor<11>  (
    .CI(Mcount_waittimer4_count_cy[10]),
    .LI(Mcount_waittimer4_count_lut[11]),
    .O(Mcount_waittimer4_count11)
  );
  MUXCY   \Mcount_waittimer4_count_cy<12>  (
    .CI(Mcount_waittimer4_count_cy[11]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer4_count_lut[12]),
    .O(Mcount_waittimer4_count_cy[12])
  );
  XORCY   \Mcount_waittimer4_count_xor<12>  (
    .CI(Mcount_waittimer4_count_cy[11]),
    .LI(Mcount_waittimer4_count_lut[12]),
    .O(Mcount_waittimer4_count12)
  );
  MUXCY   \Mcount_waittimer4_count_cy<13>  (
    .CI(Mcount_waittimer4_count_cy[12]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer4_count_lut[13]),
    .O(Mcount_waittimer4_count_cy[13])
  );
  XORCY   \Mcount_waittimer4_count_xor<13>  (
    .CI(Mcount_waittimer4_count_cy[12]),
    .LI(Mcount_waittimer4_count_lut[13]),
    .O(Mcount_waittimer4_count13)
  );
  MUXCY   \Mcount_waittimer4_count_cy<14>  (
    .CI(Mcount_waittimer4_count_cy[13]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer4_count_lut[14]),
    .O(Mcount_waittimer4_count_cy[14])
  );
  XORCY   \Mcount_waittimer4_count_xor<14>  (
    .CI(Mcount_waittimer4_count_cy[13]),
    .LI(Mcount_waittimer4_count_lut[14]),
    .O(Mcount_waittimer4_count14)
  );
  MUXCY   \Mcount_waittimer4_count_cy<15>  (
    .CI(Mcount_waittimer4_count_cy[14]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer4_count_lut[15]),
    .O(Mcount_waittimer4_count_cy[15])
  );
  XORCY   \Mcount_waittimer4_count_xor<15>  (
    .CI(Mcount_waittimer4_count_cy[14]),
    .LI(Mcount_waittimer4_count_lut[15]),
    .O(Mcount_waittimer4_count15)
  );
  MUXCY   \Mcount_waittimer4_count_cy<16>  (
    .CI(Mcount_waittimer4_count_cy[15]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer4_count_lut[16]),
    .O(Mcount_waittimer4_count_cy[16])
  );
  XORCY   \Mcount_waittimer4_count_xor<16>  (
    .CI(Mcount_waittimer4_count_cy[15]),
    .LI(Mcount_waittimer4_count_lut[16]),
    .O(Mcount_waittimer4_count16)
  );
  MUXCY   \Mcount_waittimer4_count_cy<17>  (
    .CI(Mcount_waittimer4_count_cy[16]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer4_count_lut[17]),
    .O(Mcount_waittimer4_count_cy[17])
  );
  XORCY   \Mcount_waittimer4_count_xor<17>  (
    .CI(Mcount_waittimer4_count_cy[16]),
    .LI(Mcount_waittimer4_count_lut[17]),
    .O(Mcount_waittimer4_count17)
  );
  MUXCY   \Mcount_waittimer4_count_cy<18>  (
    .CI(Mcount_waittimer4_count_cy[17]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer4_count_lut[18]),
    .O(Mcount_waittimer4_count_cy[18])
  );
  XORCY   \Mcount_waittimer4_count_xor<18>  (
    .CI(Mcount_waittimer4_count_cy[17]),
    .LI(Mcount_waittimer4_count_lut[18]),
    .O(Mcount_waittimer4_count18)
  );
  XORCY   \Mcount_waittimer4_count_xor<19>  (
    .CI(Mcount_waittimer4_count_cy[18]),
    .LI(Mcount_waittimer4_count_lut[19]),
    .O(Mcount_waittimer4_count19)
  );
  MUXCY   \Mcount_waittimer2_count_cy<0>  (
    .CI(user_btn2_inv),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer2_count_lut[0]),
    .O(Mcount_waittimer2_count_cy[0])
  );
  XORCY   \Mcount_waittimer2_count_xor<0>  (
    .CI(user_btn2_inv),
    .LI(Mcount_waittimer2_count_lut[0]),
    .O(Mcount_waittimer2_count)
  );
  MUXCY   \Mcount_waittimer2_count_cy<1>  (
    .CI(Mcount_waittimer2_count_cy[0]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer2_count_lut[1]),
    .O(Mcount_waittimer2_count_cy[1])
  );
  XORCY   \Mcount_waittimer2_count_xor<1>  (
    .CI(Mcount_waittimer2_count_cy[0]),
    .LI(Mcount_waittimer2_count_lut[1]),
    .O(Mcount_waittimer2_count1)
  );
  MUXCY   \Mcount_waittimer2_count_cy<2>  (
    .CI(Mcount_waittimer2_count_cy[1]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer2_count_lut[2]),
    .O(Mcount_waittimer2_count_cy[2])
  );
  XORCY   \Mcount_waittimer2_count_xor<2>  (
    .CI(Mcount_waittimer2_count_cy[1]),
    .LI(Mcount_waittimer2_count_lut[2]),
    .O(Mcount_waittimer2_count2)
  );
  MUXCY   \Mcount_waittimer2_count_cy<3>  (
    .CI(Mcount_waittimer2_count_cy[2]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer2_count_lut[3]),
    .O(Mcount_waittimer2_count_cy[3])
  );
  XORCY   \Mcount_waittimer2_count_xor<3>  (
    .CI(Mcount_waittimer2_count_cy[2]),
    .LI(Mcount_waittimer2_count_lut[3]),
    .O(Mcount_waittimer2_count3)
  );
  MUXCY   \Mcount_waittimer2_count_cy<4>  (
    .CI(Mcount_waittimer2_count_cy[3]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer2_count_lut[4]),
    .O(Mcount_waittimer2_count_cy[4])
  );
  XORCY   \Mcount_waittimer2_count_xor<4>  (
    .CI(Mcount_waittimer2_count_cy[3]),
    .LI(Mcount_waittimer2_count_lut[4]),
    .O(Mcount_waittimer2_count4)
  );
  MUXCY   \Mcount_waittimer2_count_cy<5>  (
    .CI(Mcount_waittimer2_count_cy[4]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer2_count_lut[5]),
    .O(Mcount_waittimer2_count_cy[5])
  );
  XORCY   \Mcount_waittimer2_count_xor<5>  (
    .CI(Mcount_waittimer2_count_cy[4]),
    .LI(Mcount_waittimer2_count_lut[5]),
    .O(Mcount_waittimer2_count5)
  );
  MUXCY   \Mcount_waittimer2_count_cy<6>  (
    .CI(Mcount_waittimer2_count_cy[5]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer2_count_lut[6]),
    .O(Mcount_waittimer2_count_cy[6])
  );
  XORCY   \Mcount_waittimer2_count_xor<6>  (
    .CI(Mcount_waittimer2_count_cy[5]),
    .LI(Mcount_waittimer2_count_lut[6]),
    .O(Mcount_waittimer2_count6)
  );
  MUXCY   \Mcount_waittimer2_count_cy<7>  (
    .CI(Mcount_waittimer2_count_cy[6]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer2_count_lut[7]),
    .O(Mcount_waittimer2_count_cy[7])
  );
  XORCY   \Mcount_waittimer2_count_xor<7>  (
    .CI(Mcount_waittimer2_count_cy[6]),
    .LI(Mcount_waittimer2_count_lut[7]),
    .O(Mcount_waittimer2_count7)
  );
  MUXCY   \Mcount_waittimer2_count_cy<8>  (
    .CI(Mcount_waittimer2_count_cy[7]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer2_count_lut[8]),
    .O(Mcount_waittimer2_count_cy[8])
  );
  XORCY   \Mcount_waittimer2_count_xor<8>  (
    .CI(Mcount_waittimer2_count_cy[7]),
    .LI(Mcount_waittimer2_count_lut[8]),
    .O(Mcount_waittimer2_count8)
  );
  MUXCY   \Mcount_waittimer2_count_cy<9>  (
    .CI(Mcount_waittimer2_count_cy[8]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer2_count_lut[9]),
    .O(Mcount_waittimer2_count_cy[9])
  );
  XORCY   \Mcount_waittimer2_count_xor<9>  (
    .CI(Mcount_waittimer2_count_cy[8]),
    .LI(Mcount_waittimer2_count_lut[9]),
    .O(Mcount_waittimer2_count9)
  );
  MUXCY   \Mcount_waittimer2_count_cy<10>  (
    .CI(Mcount_waittimer2_count_cy[9]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer2_count_lut[10]),
    .O(Mcount_waittimer2_count_cy[10])
  );
  XORCY   \Mcount_waittimer2_count_xor<10>  (
    .CI(Mcount_waittimer2_count_cy[9]),
    .LI(Mcount_waittimer2_count_lut[10]),
    .O(Mcount_waittimer2_count10)
  );
  MUXCY   \Mcount_waittimer2_count_cy<11>  (
    .CI(Mcount_waittimer2_count_cy[10]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer2_count_lut[11]),
    .O(Mcount_waittimer2_count_cy[11])
  );
  XORCY   \Mcount_waittimer2_count_xor<11>  (
    .CI(Mcount_waittimer2_count_cy[10]),
    .LI(Mcount_waittimer2_count_lut[11]),
    .O(Mcount_waittimer2_count11)
  );
  MUXCY   \Mcount_waittimer2_count_cy<12>  (
    .CI(Mcount_waittimer2_count_cy[11]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer2_count_lut[12]),
    .O(Mcount_waittimer2_count_cy[12])
  );
  XORCY   \Mcount_waittimer2_count_xor<12>  (
    .CI(Mcount_waittimer2_count_cy[11]),
    .LI(Mcount_waittimer2_count_lut[12]),
    .O(Mcount_waittimer2_count12)
  );
  MUXCY   \Mcount_waittimer2_count_cy<13>  (
    .CI(Mcount_waittimer2_count_cy[12]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer2_count_lut[13]),
    .O(Mcount_waittimer2_count_cy[13])
  );
  XORCY   \Mcount_waittimer2_count_xor<13>  (
    .CI(Mcount_waittimer2_count_cy[12]),
    .LI(Mcount_waittimer2_count_lut[13]),
    .O(Mcount_waittimer2_count13)
  );
  MUXCY   \Mcount_waittimer2_count_cy<14>  (
    .CI(Mcount_waittimer2_count_cy[13]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer2_count_lut[14]),
    .O(Mcount_waittimer2_count_cy[14])
  );
  XORCY   \Mcount_waittimer2_count_xor<14>  (
    .CI(Mcount_waittimer2_count_cy[13]),
    .LI(Mcount_waittimer2_count_lut[14]),
    .O(Mcount_waittimer2_count14)
  );
  MUXCY   \Mcount_waittimer2_count_cy<15>  (
    .CI(Mcount_waittimer2_count_cy[14]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer2_count_lut[15]),
    .O(Mcount_waittimer2_count_cy[15])
  );
  XORCY   \Mcount_waittimer2_count_xor<15>  (
    .CI(Mcount_waittimer2_count_cy[14]),
    .LI(Mcount_waittimer2_count_lut[15]),
    .O(Mcount_waittimer2_count15)
  );
  MUXCY   \Mcount_waittimer2_count_cy<16>  (
    .CI(Mcount_waittimer2_count_cy[15]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer2_count_lut[16]),
    .O(Mcount_waittimer2_count_cy[16])
  );
  XORCY   \Mcount_waittimer2_count_xor<16>  (
    .CI(Mcount_waittimer2_count_cy[15]),
    .LI(Mcount_waittimer2_count_lut[16]),
    .O(Mcount_waittimer2_count16)
  );
  MUXCY   \Mcount_waittimer2_count_cy<17>  (
    .CI(Mcount_waittimer2_count_cy[16]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer2_count_lut[17]),
    .O(Mcount_waittimer2_count_cy[17])
  );
  XORCY   \Mcount_waittimer2_count_xor<17>  (
    .CI(Mcount_waittimer2_count_cy[16]),
    .LI(Mcount_waittimer2_count_lut[17]),
    .O(Mcount_waittimer2_count17)
  );
  MUXCY   \Mcount_waittimer2_count_cy<18>  (
    .CI(Mcount_waittimer2_count_cy[17]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer2_count_lut[18]),
    .O(Mcount_waittimer2_count_cy[18])
  );
  XORCY   \Mcount_waittimer2_count_xor<18>  (
    .CI(Mcount_waittimer2_count_cy[17]),
    .LI(Mcount_waittimer2_count_lut[18]),
    .O(Mcount_waittimer2_count18)
  );
  XORCY   \Mcount_waittimer2_count_xor<19>  (
    .CI(Mcount_waittimer2_count_cy[18]),
    .LI(Mcount_waittimer2_count_lut[19]),
    .O(Mcount_waittimer2_count19)
  );
  MUXCY   \Mcount_waittimer3_count_cy<0>  (
    .CI(user_btn3_inv),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer3_count_lut[0]),
    .O(Mcount_waittimer3_count_cy[0])
  );
  XORCY   \Mcount_waittimer3_count_xor<0>  (
    .CI(user_btn3_inv),
    .LI(Mcount_waittimer3_count_lut[0]),
    .O(Mcount_waittimer3_count)
  );
  MUXCY   \Mcount_waittimer3_count_cy<1>  (
    .CI(Mcount_waittimer3_count_cy[0]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer3_count_lut[1]),
    .O(Mcount_waittimer3_count_cy[1])
  );
  XORCY   \Mcount_waittimer3_count_xor<1>  (
    .CI(Mcount_waittimer3_count_cy[0]),
    .LI(Mcount_waittimer3_count_lut[1]),
    .O(Mcount_waittimer3_count1)
  );
  MUXCY   \Mcount_waittimer3_count_cy<2>  (
    .CI(Mcount_waittimer3_count_cy[1]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer3_count_lut[2]),
    .O(Mcount_waittimer3_count_cy[2])
  );
  XORCY   \Mcount_waittimer3_count_xor<2>  (
    .CI(Mcount_waittimer3_count_cy[1]),
    .LI(Mcount_waittimer3_count_lut[2]),
    .O(Mcount_waittimer3_count2)
  );
  MUXCY   \Mcount_waittimer3_count_cy<3>  (
    .CI(Mcount_waittimer3_count_cy[2]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer3_count_lut[3]),
    .O(Mcount_waittimer3_count_cy[3])
  );
  XORCY   \Mcount_waittimer3_count_xor<3>  (
    .CI(Mcount_waittimer3_count_cy[2]),
    .LI(Mcount_waittimer3_count_lut[3]),
    .O(Mcount_waittimer3_count3)
  );
  MUXCY   \Mcount_waittimer3_count_cy<4>  (
    .CI(Mcount_waittimer3_count_cy[3]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer3_count_lut[4]),
    .O(Mcount_waittimer3_count_cy[4])
  );
  XORCY   \Mcount_waittimer3_count_xor<4>  (
    .CI(Mcount_waittimer3_count_cy[3]),
    .LI(Mcount_waittimer3_count_lut[4]),
    .O(Mcount_waittimer3_count4)
  );
  MUXCY   \Mcount_waittimer3_count_cy<5>  (
    .CI(Mcount_waittimer3_count_cy[4]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer3_count_lut[5]),
    .O(Mcount_waittimer3_count_cy[5])
  );
  XORCY   \Mcount_waittimer3_count_xor<5>  (
    .CI(Mcount_waittimer3_count_cy[4]),
    .LI(Mcount_waittimer3_count_lut[5]),
    .O(Mcount_waittimer3_count5)
  );
  MUXCY   \Mcount_waittimer3_count_cy<6>  (
    .CI(Mcount_waittimer3_count_cy[5]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer3_count_lut[6]),
    .O(Mcount_waittimer3_count_cy[6])
  );
  XORCY   \Mcount_waittimer3_count_xor<6>  (
    .CI(Mcount_waittimer3_count_cy[5]),
    .LI(Mcount_waittimer3_count_lut[6]),
    .O(Mcount_waittimer3_count6)
  );
  MUXCY   \Mcount_waittimer3_count_cy<7>  (
    .CI(Mcount_waittimer3_count_cy[6]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer3_count_lut[7]),
    .O(Mcount_waittimer3_count_cy[7])
  );
  XORCY   \Mcount_waittimer3_count_xor<7>  (
    .CI(Mcount_waittimer3_count_cy[6]),
    .LI(Mcount_waittimer3_count_lut[7]),
    .O(Mcount_waittimer3_count7)
  );
  MUXCY   \Mcount_waittimer3_count_cy<8>  (
    .CI(Mcount_waittimer3_count_cy[7]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer3_count_lut[8]),
    .O(Mcount_waittimer3_count_cy[8])
  );
  XORCY   \Mcount_waittimer3_count_xor<8>  (
    .CI(Mcount_waittimer3_count_cy[7]),
    .LI(Mcount_waittimer3_count_lut[8]),
    .O(Mcount_waittimer3_count8)
  );
  MUXCY   \Mcount_waittimer3_count_cy<9>  (
    .CI(Mcount_waittimer3_count_cy[8]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer3_count_lut[9]),
    .O(Mcount_waittimer3_count_cy[9])
  );
  XORCY   \Mcount_waittimer3_count_xor<9>  (
    .CI(Mcount_waittimer3_count_cy[8]),
    .LI(Mcount_waittimer3_count_lut[9]),
    .O(Mcount_waittimer3_count9)
  );
  MUXCY   \Mcount_waittimer3_count_cy<10>  (
    .CI(Mcount_waittimer3_count_cy[9]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer3_count_lut[10]),
    .O(Mcount_waittimer3_count_cy[10])
  );
  XORCY   \Mcount_waittimer3_count_xor<10>  (
    .CI(Mcount_waittimer3_count_cy[9]),
    .LI(Mcount_waittimer3_count_lut[10]),
    .O(Mcount_waittimer3_count10)
  );
  MUXCY   \Mcount_waittimer3_count_cy<11>  (
    .CI(Mcount_waittimer3_count_cy[10]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer3_count_lut[11]),
    .O(Mcount_waittimer3_count_cy[11])
  );
  XORCY   \Mcount_waittimer3_count_xor<11>  (
    .CI(Mcount_waittimer3_count_cy[10]),
    .LI(Mcount_waittimer3_count_lut[11]),
    .O(Mcount_waittimer3_count11)
  );
  MUXCY   \Mcount_waittimer3_count_cy<12>  (
    .CI(Mcount_waittimer3_count_cy[11]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer3_count_lut[12]),
    .O(Mcount_waittimer3_count_cy[12])
  );
  XORCY   \Mcount_waittimer3_count_xor<12>  (
    .CI(Mcount_waittimer3_count_cy[11]),
    .LI(Mcount_waittimer3_count_lut[12]),
    .O(Mcount_waittimer3_count12)
  );
  MUXCY   \Mcount_waittimer3_count_cy<13>  (
    .CI(Mcount_waittimer3_count_cy[12]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer3_count_lut[13]),
    .O(Mcount_waittimer3_count_cy[13])
  );
  XORCY   \Mcount_waittimer3_count_xor<13>  (
    .CI(Mcount_waittimer3_count_cy[12]),
    .LI(Mcount_waittimer3_count_lut[13]),
    .O(Mcount_waittimer3_count13)
  );
  MUXCY   \Mcount_waittimer3_count_cy<14>  (
    .CI(Mcount_waittimer3_count_cy[13]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer3_count_lut[14]),
    .O(Mcount_waittimer3_count_cy[14])
  );
  XORCY   \Mcount_waittimer3_count_xor<14>  (
    .CI(Mcount_waittimer3_count_cy[13]),
    .LI(Mcount_waittimer3_count_lut[14]),
    .O(Mcount_waittimer3_count14)
  );
  MUXCY   \Mcount_waittimer3_count_cy<15>  (
    .CI(Mcount_waittimer3_count_cy[14]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer3_count_lut[15]),
    .O(Mcount_waittimer3_count_cy[15])
  );
  XORCY   \Mcount_waittimer3_count_xor<15>  (
    .CI(Mcount_waittimer3_count_cy[14]),
    .LI(Mcount_waittimer3_count_lut[15]),
    .O(Mcount_waittimer3_count15)
  );
  MUXCY   \Mcount_waittimer3_count_cy<16>  (
    .CI(Mcount_waittimer3_count_cy[15]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer3_count_lut[16]),
    .O(Mcount_waittimer3_count_cy[16])
  );
  XORCY   \Mcount_waittimer3_count_xor<16>  (
    .CI(Mcount_waittimer3_count_cy[15]),
    .LI(Mcount_waittimer3_count_lut[16]),
    .O(Mcount_waittimer3_count16)
  );
  MUXCY   \Mcount_waittimer3_count_cy<17>  (
    .CI(Mcount_waittimer3_count_cy[16]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer3_count_lut[17]),
    .O(Mcount_waittimer3_count_cy[17])
  );
  XORCY   \Mcount_waittimer3_count_xor<17>  (
    .CI(Mcount_waittimer3_count_cy[16]),
    .LI(Mcount_waittimer3_count_lut[17]),
    .O(Mcount_waittimer3_count17)
  );
  MUXCY   \Mcount_waittimer3_count_cy<18>  (
    .CI(Mcount_waittimer3_count_cy[17]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer3_count_lut[18]),
    .O(Mcount_waittimer3_count_cy[18])
  );
  XORCY   \Mcount_waittimer3_count_xor<18>  (
    .CI(Mcount_waittimer3_count_cy[17]),
    .LI(Mcount_waittimer3_count_lut[18]),
    .O(Mcount_waittimer3_count18)
  );
  XORCY   \Mcount_waittimer3_count_xor<19>  (
    .CI(Mcount_waittimer3_count_cy[18]),
    .LI(Mcount_waittimer3_count_lut[19]),
    .O(Mcount_waittimer3_count19)
  );
  MUXCY   \Mcount_basesoc_sdram_timer_count_cy<0>  (
    .CI(basesoc_sdram_timer_done),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_basesoc_sdram_timer_count_lut[0]),
    .O(Mcount_basesoc_sdram_timer_count_cy[0])
  );
  XORCY   \Mcount_basesoc_sdram_timer_count_xor<0>  (
    .CI(basesoc_sdram_timer_done),
    .LI(Mcount_basesoc_sdram_timer_count_lut[0]),
    .O(Mcount_basesoc_sdram_timer_count)
  );
  MUXCY   \Mcount_basesoc_sdram_timer_count_cy<1>  (
    .CI(Mcount_basesoc_sdram_timer_count_cy[0]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_basesoc_sdram_timer_count_lut[1]),
    .O(Mcount_basesoc_sdram_timer_count_cy[1])
  );
  XORCY   \Mcount_basesoc_sdram_timer_count_xor<1>  (
    .CI(Mcount_basesoc_sdram_timer_count_cy[0]),
    .LI(Mcount_basesoc_sdram_timer_count_lut[1]),
    .O(Mcount_basesoc_sdram_timer_count1)
  );
  MUXCY   \Mcount_basesoc_sdram_timer_count_cy<2>  (
    .CI(Mcount_basesoc_sdram_timer_count_cy[1]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_basesoc_sdram_timer_count_lut[2]),
    .O(Mcount_basesoc_sdram_timer_count_cy[2])
  );
  XORCY   \Mcount_basesoc_sdram_timer_count_xor<2>  (
    .CI(Mcount_basesoc_sdram_timer_count_cy[1]),
    .LI(Mcount_basesoc_sdram_timer_count_lut[2]),
    .O(Mcount_basesoc_sdram_timer_count2)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_basesoc_sdram_timer_count_lut<3>  (
    .I0(basesoc_sdram_timer_done),
    .I1(basesoc_sdram_timer_count[3]),
    .I2(basesoc_sdram_tccdcon_ready),
    .O(Mcount_basesoc_sdram_timer_count_lut[3])
  );
  MUXCY   \Mcount_basesoc_sdram_timer_count_cy<3>  (
    .CI(Mcount_basesoc_sdram_timer_count_cy[2]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_basesoc_sdram_timer_count_lut[3]),
    .O(Mcount_basesoc_sdram_timer_count_cy[3])
  );
  XORCY   \Mcount_basesoc_sdram_timer_count_xor<3>  (
    .CI(Mcount_basesoc_sdram_timer_count_cy[2]),
    .LI(Mcount_basesoc_sdram_timer_count_lut[3]),
    .O(Mcount_basesoc_sdram_timer_count3)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_basesoc_sdram_timer_count_lut<4>  (
    .I0(basesoc_sdram_timer_done),
    .I1(basesoc_sdram_timer_count[4]),
    .I2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .O(Mcount_basesoc_sdram_timer_count_lut[4])
  );
  MUXCY   \Mcount_basesoc_sdram_timer_count_cy<4>  (
    .CI(Mcount_basesoc_sdram_timer_count_cy[3]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_basesoc_sdram_timer_count_lut[4]),
    .O(Mcount_basesoc_sdram_timer_count_cy[4])
  );
  XORCY   \Mcount_basesoc_sdram_timer_count_xor<4>  (
    .CI(Mcount_basesoc_sdram_timer_count_cy[3]),
    .LI(Mcount_basesoc_sdram_timer_count_lut[4]),
    .O(Mcount_basesoc_sdram_timer_count4)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_basesoc_sdram_timer_count_lut<5>  (
    .I0(basesoc_sdram_timer_done),
    .I1(basesoc_sdram_timer_count[5]),
    .I2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .O(Mcount_basesoc_sdram_timer_count_lut[5])
  );
  MUXCY   \Mcount_basesoc_sdram_timer_count_cy<5>  (
    .CI(Mcount_basesoc_sdram_timer_count_cy[4]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_basesoc_sdram_timer_count_lut[5]),
    .O(Mcount_basesoc_sdram_timer_count_cy[5])
  );
  XORCY   \Mcount_basesoc_sdram_timer_count_xor<5>  (
    .CI(Mcount_basesoc_sdram_timer_count_cy[4]),
    .LI(Mcount_basesoc_sdram_timer_count_lut[5]),
    .O(Mcount_basesoc_sdram_timer_count5)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_basesoc_sdram_timer_count_lut<6>  (
    .I0(basesoc_sdram_timer_done),
    .I1(basesoc_sdram_timer_count[6]),
    .I2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .O(Mcount_basesoc_sdram_timer_count_lut[6])
  );
  MUXCY   \Mcount_basesoc_sdram_timer_count_cy<6>  (
    .CI(Mcount_basesoc_sdram_timer_count_cy[5]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_basesoc_sdram_timer_count_lut[6]),
    .O(Mcount_basesoc_sdram_timer_count_cy[6])
  );
  XORCY   \Mcount_basesoc_sdram_timer_count_xor<6>  (
    .CI(Mcount_basesoc_sdram_timer_count_cy[5]),
    .LI(Mcount_basesoc_sdram_timer_count_lut[6]),
    .O(Mcount_basesoc_sdram_timer_count6)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_basesoc_sdram_timer_count_lut<7>  (
    .I0(basesoc_sdram_timer_done),
    .I1(basesoc_sdram_timer_count[7]),
    .I2(basesoc_sdram_tccdcon_ready),
    .O(Mcount_basesoc_sdram_timer_count_lut[7])
  );
  MUXCY   \Mcount_basesoc_sdram_timer_count_cy<7>  (
    .CI(Mcount_basesoc_sdram_timer_count_cy[6]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_basesoc_sdram_timer_count_lut[7]),
    .O(Mcount_basesoc_sdram_timer_count_cy[7])
  );
  XORCY   \Mcount_basesoc_sdram_timer_count_xor<7>  (
    .CI(Mcount_basesoc_sdram_timer_count_cy[6]),
    .LI(Mcount_basesoc_sdram_timer_count_lut[7]),
    .O(Mcount_basesoc_sdram_timer_count7)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_basesoc_sdram_timer_count_lut<8>  (
    .I0(basesoc_sdram_timer_done),
    .I1(basesoc_sdram_timer_count[8]),
    .I2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .O(Mcount_basesoc_sdram_timer_count_lut[8])
  );
  MUXCY   \Mcount_basesoc_sdram_timer_count_cy<8>  (
    .CI(Mcount_basesoc_sdram_timer_count_cy[7]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_basesoc_sdram_timer_count_lut[8]),
    .O(Mcount_basesoc_sdram_timer_count_cy[8])
  );
  XORCY   \Mcount_basesoc_sdram_timer_count_xor<8>  (
    .CI(Mcount_basesoc_sdram_timer_count_cy[7]),
    .LI(Mcount_basesoc_sdram_timer_count_lut[8]),
    .O(Mcount_basesoc_sdram_timer_count8)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_basesoc_sdram_timer_count_lut<9>  (
    .I0(basesoc_sdram_timer_done),
    .I1(basesoc_sdram_timer_count[9]),
    .I2(basesoc_sdram_tccdcon_ready),
    .O(Mcount_basesoc_sdram_timer_count_lut[9])
  );
  XORCY   \Mcount_basesoc_sdram_timer_count_xor<9>  (
    .CI(Mcount_basesoc_sdram_timer_count_cy[8]),
    .LI(Mcount_basesoc_sdram_timer_count_lut[9]),
    .O(Mcount_basesoc_sdram_timer_count9)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nreads_lut<0>  (
    .I0(basesoc_sdram_bandwidth_counter_23_1693),
    .I1(basesoc_sdram_bandwidth_nreads[0]),
    .I2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_lut[0])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nreads_cy<0>  (
    .CI(\basesoc_sdram_bandwidth_counter_basesoc_sdram_bandwidth_period<24>_inv ),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(Mcount_basesoc_sdram_bandwidth_nreads_lut[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_cy[0])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nreads_xor<0>  (
    .CI(\basesoc_sdram_bandwidth_counter_basesoc_sdram_bandwidth_period<24>_inv ),
    .LI(Mcount_basesoc_sdram_bandwidth_nreads_lut[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nreads_lut<1>  (
    .I0(basesoc_sdram_bandwidth_counter_23_1693),
    .I1(basesoc_sdram_bandwidth_nreads[1]),
    .I2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_lut[1])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nreads_cy<1>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[0]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(Mcount_basesoc_sdram_bandwidth_nreads_lut[1]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_cy[1])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nreads_xor<1>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[0]),
    .LI(Mcount_basesoc_sdram_bandwidth_nreads_lut[1]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads1)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nreads_lut<2>  (
    .I0(basesoc_sdram_bandwidth_counter_23_1693),
    .I1(basesoc_sdram_bandwidth_nreads[2]),
    .I2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_lut[2])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nreads_cy<2>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[1]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(Mcount_basesoc_sdram_bandwidth_nreads_lut[2]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_cy[2])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nreads_xor<2>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[1]),
    .LI(Mcount_basesoc_sdram_bandwidth_nreads_lut[2]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads2)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nreads_lut<3>  (
    .I0(basesoc_sdram_bandwidth_counter_23_1693),
    .I1(basesoc_sdram_bandwidth_nreads[3]),
    .I2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_lut[3])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nreads_cy<3>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[2]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(Mcount_basesoc_sdram_bandwidth_nreads_lut[3]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_cy[3])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nreads_xor<3>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[2]),
    .LI(Mcount_basesoc_sdram_bandwidth_nreads_lut[3]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads3)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nreads_lut<4>  (
    .I0(basesoc_sdram_bandwidth_counter_23_1693),
    .I1(basesoc_sdram_bandwidth_nreads[4]),
    .I2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_lut[4])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nreads_cy<4>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[3]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(Mcount_basesoc_sdram_bandwidth_nreads_lut[4]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_cy[4])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nreads_xor<4>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[3]),
    .LI(Mcount_basesoc_sdram_bandwidth_nreads_lut[4]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads4)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nreads_lut<5>  (
    .I0(basesoc_sdram_bandwidth_counter_23_1693),
    .I1(basesoc_sdram_bandwidth_nreads[5]),
    .I2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_lut[5])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nreads_cy<5>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[4]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(Mcount_basesoc_sdram_bandwidth_nreads_lut[5]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_cy[5])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nreads_xor<5>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[4]),
    .LI(Mcount_basesoc_sdram_bandwidth_nreads_lut[5]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads5)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nreads_lut<6>  (
    .I0(basesoc_sdram_bandwidth_counter_23_1693),
    .I1(basesoc_sdram_bandwidth_nreads[6]),
    .I2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_lut[6])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nreads_cy<6>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[5]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(Mcount_basesoc_sdram_bandwidth_nreads_lut[6]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_cy[6])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nreads_xor<6>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[5]),
    .LI(Mcount_basesoc_sdram_bandwidth_nreads_lut[6]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads6)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nreads_lut<7>  (
    .I0(basesoc_sdram_bandwidth_counter_23_1693),
    .I1(basesoc_sdram_bandwidth_nreads[7]),
    .I2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_lut[7])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nreads_cy<7>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[6]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(Mcount_basesoc_sdram_bandwidth_nreads_lut[7]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_cy[7])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nreads_xor<7>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[6]),
    .LI(Mcount_basesoc_sdram_bandwidth_nreads_lut[7]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads7)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nreads_lut<8>  (
    .I0(basesoc_sdram_bandwidth_counter_23_1693),
    .I1(basesoc_sdram_bandwidth_nreads[8]),
    .I2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_lut[8])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nreads_cy<8>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[7]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(Mcount_basesoc_sdram_bandwidth_nreads_lut[8]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_cy[8])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nreads_xor<8>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[7]),
    .LI(Mcount_basesoc_sdram_bandwidth_nreads_lut[8]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads8)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nreads_lut<9>  (
    .I0(basesoc_sdram_bandwidth_counter_23_1693),
    .I1(basesoc_sdram_bandwidth_nreads[9]),
    .I2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_lut[9])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nreads_cy<9>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[8]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(Mcount_basesoc_sdram_bandwidth_nreads_lut[9]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_cy[9])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nreads_xor<9>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[8]),
    .LI(Mcount_basesoc_sdram_bandwidth_nreads_lut[9]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads9)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nreads_lut<10>  (
    .I0(basesoc_sdram_bandwidth_counter_23_1693),
    .I1(basesoc_sdram_bandwidth_nreads[10]),
    .I2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_lut[10])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nreads_cy<10>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[9]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(Mcount_basesoc_sdram_bandwidth_nreads_lut[10]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_cy[10])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nreads_xor<10>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[9]),
    .LI(Mcount_basesoc_sdram_bandwidth_nreads_lut[10]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads10)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nreads_lut<11>  (
    .I0(basesoc_sdram_bandwidth_counter_23_1693),
    .I1(basesoc_sdram_bandwidth_nreads[11]),
    .I2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_lut[11])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nreads_cy<11>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[10]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(Mcount_basesoc_sdram_bandwidth_nreads_lut[11]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_cy[11])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nreads_xor<11>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[10]),
    .LI(Mcount_basesoc_sdram_bandwidth_nreads_lut[11]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads11)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nreads_lut<12>  (
    .I0(basesoc_sdram_bandwidth_counter_23_1693),
    .I1(basesoc_sdram_bandwidth_nreads[12]),
    .I2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_lut[12])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nreads_cy<12>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[11]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(Mcount_basesoc_sdram_bandwidth_nreads_lut[12]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_cy[12])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nreads_xor<12>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[11]),
    .LI(Mcount_basesoc_sdram_bandwidth_nreads_lut[12]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads12)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nreads_lut<13>  (
    .I0(basesoc_sdram_bandwidth_counter_23_1693),
    .I1(basesoc_sdram_bandwidth_nreads[13]),
    .I2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_lut[13])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nreads_cy<13>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[12]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(Mcount_basesoc_sdram_bandwidth_nreads_lut[13]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_cy[13])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nreads_xor<13>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[12]),
    .LI(Mcount_basesoc_sdram_bandwidth_nreads_lut[13]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads13)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nreads_lut<14>  (
    .I0(basesoc_sdram_bandwidth_counter_23_1693),
    .I1(basesoc_sdram_bandwidth_nreads[14]),
    .I2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_lut[14])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nreads_cy<14>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[13]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(Mcount_basesoc_sdram_bandwidth_nreads_lut[14]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_cy[14])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nreads_xor<14>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[13]),
    .LI(Mcount_basesoc_sdram_bandwidth_nreads_lut[14]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads14)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nreads_lut<15>  (
    .I0(basesoc_sdram_bandwidth_counter_23_1693),
    .I1(basesoc_sdram_bandwidth_nreads[15]),
    .I2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_lut[15])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nreads_cy<15>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[14]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(Mcount_basesoc_sdram_bandwidth_nreads_lut[15]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_cy[15])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nreads_xor<15>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[14]),
    .LI(Mcount_basesoc_sdram_bandwidth_nreads_lut[15]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads15)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nreads_lut<16>  (
    .I0(basesoc_sdram_bandwidth_counter_23_1693),
    .I1(basesoc_sdram_bandwidth_nreads[16]),
    .I2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_lut[16])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nreads_cy<16>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[15]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(Mcount_basesoc_sdram_bandwidth_nreads_lut[16]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_cy[16])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nreads_xor<16>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[15]),
    .LI(Mcount_basesoc_sdram_bandwidth_nreads_lut[16]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads16)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nreads_lut<17>  (
    .I0(basesoc_sdram_bandwidth_counter_23_1693),
    .I1(basesoc_sdram_bandwidth_nreads[17]),
    .I2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_lut[17])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nreads_cy<17>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[16]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(Mcount_basesoc_sdram_bandwidth_nreads_lut[17]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_cy[17])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nreads_xor<17>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[16]),
    .LI(Mcount_basesoc_sdram_bandwidth_nreads_lut[17]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads17)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nreads_lut<18>  (
    .I0(basesoc_sdram_bandwidth_counter_23_1693),
    .I1(basesoc_sdram_bandwidth_nreads[18]),
    .I2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_lut[18])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nreads_cy<18>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[17]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(Mcount_basesoc_sdram_bandwidth_nreads_lut[18]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_cy[18])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nreads_xor<18>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[17]),
    .LI(Mcount_basesoc_sdram_bandwidth_nreads_lut[18]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads18)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nreads_lut<19>  (
    .I0(basesoc_sdram_bandwidth_counter_23_1693),
    .I1(basesoc_sdram_bandwidth_nreads[19]),
    .I2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_lut[19])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nreads_cy<19>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[18]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(Mcount_basesoc_sdram_bandwidth_nreads_lut[19]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_cy[19])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nreads_xor<19>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[18]),
    .LI(Mcount_basesoc_sdram_bandwidth_nreads_lut[19]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads19)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nreads_lut<20>  (
    .I0(basesoc_sdram_bandwidth_counter_23_1693),
    .I1(basesoc_sdram_bandwidth_nreads[20]),
    .I2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_lut[20])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nreads_cy<20>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[19]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(Mcount_basesoc_sdram_bandwidth_nreads_lut[20]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_cy[20])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nreads_xor<20>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[19]),
    .LI(Mcount_basesoc_sdram_bandwidth_nreads_lut[20]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads20)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nreads_lut<21>  (
    .I0(basesoc_sdram_bandwidth_counter_23_1693),
    .I1(basesoc_sdram_bandwidth_nreads[21]),
    .I2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_lut[21])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nreads_cy<21>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[20]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(Mcount_basesoc_sdram_bandwidth_nreads_lut[21]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_cy[21])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nreads_xor<21>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[20]),
    .LI(Mcount_basesoc_sdram_bandwidth_nreads_lut[21]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads21)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nreads_lut<22>  (
    .I0(basesoc_sdram_bandwidth_counter_23_1693),
    .I1(basesoc_sdram_bandwidth_nreads[22]),
    .I2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_lut[22])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nreads_cy<22>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[21]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(Mcount_basesoc_sdram_bandwidth_nreads_lut[22]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_cy[22])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nreads_xor<22>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[21]),
    .LI(Mcount_basesoc_sdram_bandwidth_nreads_lut[22]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads22)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nreads_lut<23>  (
    .I0(basesoc_sdram_bandwidth_counter_23_1693),
    .I1(basesoc_sdram_bandwidth_nreads[23]),
    .I2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_lut[23])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nreads_xor<23>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[22]),
    .LI(Mcount_basesoc_sdram_bandwidth_nreads_lut[23]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads23)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nwrites_lut<0>  (
    .I0(basesoc_sdram_bandwidth_counter_23_1693),
    .I1(basesoc_sdram_bandwidth_nwrites[0]),
    .I2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_lut[0])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nwrites_cy<0>  (
    .CI(\basesoc_sdram_bandwidth_counter_basesoc_sdram_bandwidth_period<24>_inv ),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(Mcount_basesoc_sdram_bandwidth_nwrites_lut[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_cy[0])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nwrites_xor<0>  (
    .CI(\basesoc_sdram_bandwidth_counter_basesoc_sdram_bandwidth_period<24>_inv ),
    .LI(Mcount_basesoc_sdram_bandwidth_nwrites_lut[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nwrites_lut<1>  (
    .I0(basesoc_sdram_bandwidth_counter_23_1693),
    .I1(basesoc_sdram_bandwidth_nwrites[1]),
    .I2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_lut[1])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nwrites_cy<1>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[0]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(Mcount_basesoc_sdram_bandwidth_nwrites_lut[1]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_cy[1])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nwrites_xor<1>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[0]),
    .LI(Mcount_basesoc_sdram_bandwidth_nwrites_lut[1]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites1)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nwrites_lut<2>  (
    .I0(basesoc_sdram_bandwidth_counter_23_1693),
    .I1(basesoc_sdram_bandwidth_nwrites[2]),
    .I2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_lut[2])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nwrites_cy<2>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[1]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(Mcount_basesoc_sdram_bandwidth_nwrites_lut[2]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_cy[2])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nwrites_xor<2>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[1]),
    .LI(Mcount_basesoc_sdram_bandwidth_nwrites_lut[2]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites2)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nwrites_lut<3>  (
    .I0(basesoc_sdram_bandwidth_counter_23_1693),
    .I1(basesoc_sdram_bandwidth_nwrites[3]),
    .I2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_lut[3])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nwrites_cy<3>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[2]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(Mcount_basesoc_sdram_bandwidth_nwrites_lut[3]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_cy[3])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nwrites_xor<3>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[2]),
    .LI(Mcount_basesoc_sdram_bandwidth_nwrites_lut[3]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites3)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nwrites_lut<4>  (
    .I0(basesoc_sdram_bandwidth_counter_23_1693),
    .I1(basesoc_sdram_bandwidth_nwrites[4]),
    .I2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_lut[4])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nwrites_cy<4>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[3]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(Mcount_basesoc_sdram_bandwidth_nwrites_lut[4]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_cy[4])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nwrites_xor<4>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[3]),
    .LI(Mcount_basesoc_sdram_bandwidth_nwrites_lut[4]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites4)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nwrites_lut<5>  (
    .I0(basesoc_sdram_bandwidth_counter_23_1693),
    .I1(basesoc_sdram_bandwidth_nwrites[5]),
    .I2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_lut[5])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nwrites_cy<5>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[4]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(Mcount_basesoc_sdram_bandwidth_nwrites_lut[5]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_cy[5])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nwrites_xor<5>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[4]),
    .LI(Mcount_basesoc_sdram_bandwidth_nwrites_lut[5]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites5)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nwrites_lut<6>  (
    .I0(basesoc_sdram_bandwidth_counter_23_1693),
    .I1(basesoc_sdram_bandwidth_nwrites[6]),
    .I2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_lut[6])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nwrites_cy<6>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[5]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(Mcount_basesoc_sdram_bandwidth_nwrites_lut[6]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_cy[6])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nwrites_xor<6>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[5]),
    .LI(Mcount_basesoc_sdram_bandwidth_nwrites_lut[6]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites6)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nwrites_lut<7>  (
    .I0(basesoc_sdram_bandwidth_counter_23_1693),
    .I1(basesoc_sdram_bandwidth_nwrites[7]),
    .I2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_lut[7])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nwrites_cy<7>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[6]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(Mcount_basesoc_sdram_bandwidth_nwrites_lut[7]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_cy[7])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nwrites_xor<7>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[6]),
    .LI(Mcount_basesoc_sdram_bandwidth_nwrites_lut[7]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites7)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nwrites_lut<8>  (
    .I0(basesoc_sdram_bandwidth_counter_23_1693),
    .I1(basesoc_sdram_bandwidth_nwrites[8]),
    .I2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_lut[8])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nwrites_cy<8>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[7]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(Mcount_basesoc_sdram_bandwidth_nwrites_lut[8]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_cy[8])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nwrites_xor<8>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[7]),
    .LI(Mcount_basesoc_sdram_bandwidth_nwrites_lut[8]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites8)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nwrites_lut<9>  (
    .I0(basesoc_sdram_bandwidth_counter_23_1693),
    .I1(basesoc_sdram_bandwidth_nwrites[9]),
    .I2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_lut[9])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nwrites_cy<9>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[8]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(Mcount_basesoc_sdram_bandwidth_nwrites_lut[9]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_cy[9])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nwrites_xor<9>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[8]),
    .LI(Mcount_basesoc_sdram_bandwidth_nwrites_lut[9]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites9)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nwrites_lut<10>  (
    .I0(basesoc_sdram_bandwidth_counter_23_1693),
    .I1(basesoc_sdram_bandwidth_nwrites[10]),
    .I2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_lut[10])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nwrites_cy<10>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[9]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(Mcount_basesoc_sdram_bandwidth_nwrites_lut[10]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_cy[10])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nwrites_xor<10>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[9]),
    .LI(Mcount_basesoc_sdram_bandwidth_nwrites_lut[10]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites10)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nwrites_lut<11>  (
    .I0(basesoc_sdram_bandwidth_counter_23_1693),
    .I1(basesoc_sdram_bandwidth_nwrites[11]),
    .I2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_lut[11])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nwrites_cy<11>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[10]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(Mcount_basesoc_sdram_bandwidth_nwrites_lut[11]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_cy[11])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nwrites_xor<11>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[10]),
    .LI(Mcount_basesoc_sdram_bandwidth_nwrites_lut[11]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites11)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nwrites_lut<12>  (
    .I0(basesoc_sdram_bandwidth_counter_23_1693),
    .I1(basesoc_sdram_bandwidth_nwrites[12]),
    .I2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_lut[12])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nwrites_cy<12>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[11]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(Mcount_basesoc_sdram_bandwidth_nwrites_lut[12]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_cy[12])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nwrites_xor<12>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[11]),
    .LI(Mcount_basesoc_sdram_bandwidth_nwrites_lut[12]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites12)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nwrites_lut<13>  (
    .I0(basesoc_sdram_bandwidth_counter_23_1693),
    .I1(basesoc_sdram_bandwidth_nwrites[13]),
    .I2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_lut[13])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nwrites_cy<13>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[12]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(Mcount_basesoc_sdram_bandwidth_nwrites_lut[13]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_cy[13])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nwrites_xor<13>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[12]),
    .LI(Mcount_basesoc_sdram_bandwidth_nwrites_lut[13]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites13)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nwrites_lut<14>  (
    .I0(basesoc_sdram_bandwidth_counter_23_1693),
    .I1(basesoc_sdram_bandwidth_nwrites[14]),
    .I2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_lut[14])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nwrites_cy<14>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[13]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(Mcount_basesoc_sdram_bandwidth_nwrites_lut[14]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_cy[14])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nwrites_xor<14>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[13]),
    .LI(Mcount_basesoc_sdram_bandwidth_nwrites_lut[14]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites14)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nwrites_lut<15>  (
    .I0(basesoc_sdram_bandwidth_counter_23_1693),
    .I1(basesoc_sdram_bandwidth_nwrites[15]),
    .I2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_lut[15])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nwrites_cy<15>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[14]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(Mcount_basesoc_sdram_bandwidth_nwrites_lut[15]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_cy[15])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nwrites_xor<15>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[14]),
    .LI(Mcount_basesoc_sdram_bandwidth_nwrites_lut[15]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites15)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nwrites_lut<16>  (
    .I0(basesoc_sdram_bandwidth_counter_23_1693),
    .I1(basesoc_sdram_bandwidth_nwrites[16]),
    .I2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_lut[16])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nwrites_cy<16>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[15]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(Mcount_basesoc_sdram_bandwidth_nwrites_lut[16]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_cy[16])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nwrites_xor<16>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[15]),
    .LI(Mcount_basesoc_sdram_bandwidth_nwrites_lut[16]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites16)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nwrites_lut<17>  (
    .I0(basesoc_sdram_bandwidth_counter_23_1693),
    .I1(basesoc_sdram_bandwidth_nwrites[17]),
    .I2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_lut[17])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nwrites_cy<17>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[16]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(Mcount_basesoc_sdram_bandwidth_nwrites_lut[17]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_cy[17])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nwrites_xor<17>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[16]),
    .LI(Mcount_basesoc_sdram_bandwidth_nwrites_lut[17]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites17)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nwrites_lut<18>  (
    .I0(basesoc_sdram_bandwidth_counter_23_1693),
    .I1(basesoc_sdram_bandwidth_nwrites[18]),
    .I2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_lut[18])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nwrites_cy<18>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[17]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(Mcount_basesoc_sdram_bandwidth_nwrites_lut[18]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_cy[18])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nwrites_xor<18>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[17]),
    .LI(Mcount_basesoc_sdram_bandwidth_nwrites_lut[18]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites18)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nwrites_lut<19>  (
    .I0(basesoc_sdram_bandwidth_counter_23_1693),
    .I1(basesoc_sdram_bandwidth_nwrites[19]),
    .I2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_lut[19])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nwrites_cy<19>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[18]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(Mcount_basesoc_sdram_bandwidth_nwrites_lut[19]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_cy[19])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nwrites_xor<19>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[18]),
    .LI(Mcount_basesoc_sdram_bandwidth_nwrites_lut[19]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites19)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nwrites_lut<20>  (
    .I0(basesoc_sdram_bandwidth_counter_23_1693),
    .I1(basesoc_sdram_bandwidth_nwrites[20]),
    .I2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_lut[20])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nwrites_cy<20>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[19]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(Mcount_basesoc_sdram_bandwidth_nwrites_lut[20]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_cy[20])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nwrites_xor<20>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[19]),
    .LI(Mcount_basesoc_sdram_bandwidth_nwrites_lut[20]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites20)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nwrites_lut<21>  (
    .I0(basesoc_sdram_bandwidth_counter_23_1693),
    .I1(basesoc_sdram_bandwidth_nwrites[21]),
    .I2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_lut[21])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nwrites_cy<21>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[20]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(Mcount_basesoc_sdram_bandwidth_nwrites_lut[21]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_cy[21])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nwrites_xor<21>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[20]),
    .LI(Mcount_basesoc_sdram_bandwidth_nwrites_lut[21]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites21)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nwrites_lut<22>  (
    .I0(basesoc_sdram_bandwidth_counter_23_1693),
    .I1(basesoc_sdram_bandwidth_nwrites[22]),
    .I2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_lut[22])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nwrites_cy<22>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[21]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(Mcount_basesoc_sdram_bandwidth_nwrites_lut[22]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_cy[22])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nwrites_xor<22>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[21]),
    .LI(Mcount_basesoc_sdram_bandwidth_nwrites_lut[22]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites22)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nwrites_lut<23>  (
    .I0(basesoc_sdram_bandwidth_counter_23_1693),
    .I1(basesoc_sdram_bandwidth_nwrites[23]),
    .I2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_lut[23])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nwrites_xor<23>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[22]),
    .LI(Mcount_basesoc_sdram_bandwidth_nwrites_lut[23]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites23)
  );
  MUXCY   \Mcount_basesoc_count_cy<0>  (
    .CI(basesoc_wait_inv),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_basesoc_count_lut[0]),
    .O(Mcount_basesoc_count_cy[0])
  );
  XORCY   \Mcount_basesoc_count_xor<0>  (
    .CI(basesoc_wait_inv),
    .LI(Mcount_basesoc_count_lut[0]),
    .O(Mcount_basesoc_count)
  );
  MUXCY   \Mcount_basesoc_count_cy<1>  (
    .CI(Mcount_basesoc_count_cy[0]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_basesoc_count_lut[1]),
    .O(Mcount_basesoc_count_cy[1])
  );
  XORCY   \Mcount_basesoc_count_xor<1>  (
    .CI(Mcount_basesoc_count_cy[0]),
    .LI(Mcount_basesoc_count_lut[1]),
    .O(Mcount_basesoc_count1)
  );
  MUXCY   \Mcount_basesoc_count_cy<2>  (
    .CI(Mcount_basesoc_count_cy[1]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_basesoc_count_lut[2]),
    .O(Mcount_basesoc_count_cy[2])
  );
  XORCY   \Mcount_basesoc_count_xor<2>  (
    .CI(Mcount_basesoc_count_cy[1]),
    .LI(Mcount_basesoc_count_lut[2]),
    .O(Mcount_basesoc_count2)
  );
  MUXCY   \Mcount_basesoc_count_cy<3>  (
    .CI(Mcount_basesoc_count_cy[2]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_basesoc_count_lut[3]),
    .O(Mcount_basesoc_count_cy[3])
  );
  XORCY   \Mcount_basesoc_count_xor<3>  (
    .CI(Mcount_basesoc_count_cy[2]),
    .LI(Mcount_basesoc_count_lut[3]),
    .O(Mcount_basesoc_count3)
  );
  MUXCY   \Mcount_basesoc_count_cy<4>  (
    .CI(Mcount_basesoc_count_cy[3]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_basesoc_count_lut[4]),
    .O(Mcount_basesoc_count_cy[4])
  );
  XORCY   \Mcount_basesoc_count_xor<4>  (
    .CI(Mcount_basesoc_count_cy[3]),
    .LI(Mcount_basesoc_count_lut[4]),
    .O(Mcount_basesoc_count4)
  );
  MUXCY   \Mcount_basesoc_count_cy<5>  (
    .CI(Mcount_basesoc_count_cy[4]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_basesoc_count_lut[5]),
    .O(Mcount_basesoc_count_cy[5])
  );
  XORCY   \Mcount_basesoc_count_xor<5>  (
    .CI(Mcount_basesoc_count_cy[4]),
    .LI(Mcount_basesoc_count_lut[5]),
    .O(Mcount_basesoc_count5)
  );
  MUXCY   \Mcount_basesoc_count_cy<6>  (
    .CI(Mcount_basesoc_count_cy[5]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_basesoc_count_lut[6]),
    .O(Mcount_basesoc_count_cy[6])
  );
  XORCY   \Mcount_basesoc_count_xor<6>  (
    .CI(Mcount_basesoc_count_cy[5]),
    .LI(Mcount_basesoc_count_lut[6]),
    .O(Mcount_basesoc_count6)
  );
  MUXCY   \Mcount_basesoc_count_cy<7>  (
    .CI(Mcount_basesoc_count_cy[6]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_basesoc_count_lut[7]),
    .O(Mcount_basesoc_count_cy[7])
  );
  XORCY   \Mcount_basesoc_count_xor<7>  (
    .CI(Mcount_basesoc_count_cy[6]),
    .LI(Mcount_basesoc_count_lut[7]),
    .O(Mcount_basesoc_count7)
  );
  MUXCY   \Mcount_basesoc_count_cy<8>  (
    .CI(Mcount_basesoc_count_cy[7]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_basesoc_count_lut[8]),
    .O(Mcount_basesoc_count_cy[8])
  );
  XORCY   \Mcount_basesoc_count_xor<8>  (
    .CI(Mcount_basesoc_count_cy[7]),
    .LI(Mcount_basesoc_count_lut[8]),
    .O(Mcount_basesoc_count8)
  );
  MUXCY   \Mcount_basesoc_count_cy<9>  (
    .CI(Mcount_basesoc_count_cy[8]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_basesoc_count_lut[9]),
    .O(Mcount_basesoc_count_cy[9])
  );
  XORCY   \Mcount_basesoc_count_xor<9>  (
    .CI(Mcount_basesoc_count_cy[8]),
    .LI(Mcount_basesoc_count_lut[9]),
    .O(Mcount_basesoc_count9)
  );
  MUXCY   \Mcount_basesoc_count_cy<10>  (
    .CI(Mcount_basesoc_count_cy[9]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_basesoc_count_lut[10]),
    .O(Mcount_basesoc_count_cy[10])
  );
  XORCY   \Mcount_basesoc_count_xor<10>  (
    .CI(Mcount_basesoc_count_cy[9]),
    .LI(Mcount_basesoc_count_lut[10]),
    .O(Mcount_basesoc_count10)
  );
  MUXCY   \Mcount_basesoc_count_cy<11>  (
    .CI(Mcount_basesoc_count_cy[10]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_basesoc_count_lut[11]),
    .O(Mcount_basesoc_count_cy[11])
  );
  XORCY   \Mcount_basesoc_count_xor<11>  (
    .CI(Mcount_basesoc_count_cy[10]),
    .LI(Mcount_basesoc_count_lut[11]),
    .O(Mcount_basesoc_count11)
  );
  MUXCY   \Mcount_basesoc_count_cy<12>  (
    .CI(Mcount_basesoc_count_cy[11]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_basesoc_count_lut[12]),
    .O(Mcount_basesoc_count_cy[12])
  );
  XORCY   \Mcount_basesoc_count_xor<12>  (
    .CI(Mcount_basesoc_count_cy[11]),
    .LI(Mcount_basesoc_count_lut[12]),
    .O(Mcount_basesoc_count12)
  );
  MUXCY   \Mcount_basesoc_count_cy<13>  (
    .CI(Mcount_basesoc_count_cy[12]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_basesoc_count_lut[13]),
    .O(Mcount_basesoc_count_cy[13])
  );
  XORCY   \Mcount_basesoc_count_xor<13>  (
    .CI(Mcount_basesoc_count_cy[12]),
    .LI(Mcount_basesoc_count_lut[13]),
    .O(Mcount_basesoc_count13)
  );
  MUXCY   \Mcount_basesoc_count_cy<14>  (
    .CI(Mcount_basesoc_count_cy[13]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_basesoc_count_lut[14]),
    .O(Mcount_basesoc_count_cy[14])
  );
  XORCY   \Mcount_basesoc_count_xor<14>  (
    .CI(Mcount_basesoc_count_cy[13]),
    .LI(Mcount_basesoc_count_lut[14]),
    .O(Mcount_basesoc_count14)
  );
  MUXCY   \Mcount_basesoc_count_cy<15>  (
    .CI(Mcount_basesoc_count_cy[14]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_basesoc_count_lut[15]),
    .O(Mcount_basesoc_count_cy[15])
  );
  XORCY   \Mcount_basesoc_count_xor<15>  (
    .CI(Mcount_basesoc_count_cy[14]),
    .LI(Mcount_basesoc_count_lut[15]),
    .O(Mcount_basesoc_count15)
  );
  MUXCY   \Mcount_basesoc_count_cy<16>  (
    .CI(Mcount_basesoc_count_cy[15]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_basesoc_count_lut[16]),
    .O(Mcount_basesoc_count_cy[16])
  );
  XORCY   \Mcount_basesoc_count_xor<16>  (
    .CI(Mcount_basesoc_count_cy[15]),
    .LI(Mcount_basesoc_count_lut[16]),
    .O(Mcount_basesoc_count16)
  );
  MUXCY   \Mcount_basesoc_count_cy<17>  (
    .CI(Mcount_basesoc_count_cy[16]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_basesoc_count_lut[17]),
    .O(Mcount_basesoc_count_cy[17])
  );
  XORCY   \Mcount_basesoc_count_xor<17>  (
    .CI(Mcount_basesoc_count_cy[16]),
    .LI(Mcount_basesoc_count_lut[17]),
    .O(Mcount_basesoc_count17)
  );
  MUXCY   \Mcount_basesoc_count_cy<18>  (
    .CI(Mcount_basesoc_count_cy[17]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_basesoc_count_lut[18]),
    .O(Mcount_basesoc_count_cy[18])
  );
  XORCY   \Mcount_basesoc_count_xor<18>  (
    .CI(Mcount_basesoc_count_cy[17]),
    .LI(Mcount_basesoc_count_lut[18]),
    .O(Mcount_basesoc_count18)
  );
  XORCY   \Mcount_basesoc_count_xor<19>  (
    .CI(Mcount_basesoc_count_cy[18]),
    .LI(Mcount_basesoc_count_lut[19]),
    .O(Mcount_basesoc_count19)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  write_ctrl40 (
    .I0(\picorv32/mem_addr [12]),
    .I1(basesoc_data_port_we[0]),
    .O(write_ctrl40_3716)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  write_ctrl41 (
    .I0(\picorv32/mem_addr [12]),
    .I1(basesoc_data_port_we[1]),
    .O(write_ctrl41_3717)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  write_ctrl42 (
    .I0(\picorv32/mem_addr [12]),
    .I1(basesoc_data_port_we[2]),
    .O(write_ctrl42_3718)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  write_ctrl43 (
    .I0(\picorv32/mem_addr [12]),
    .I1(basesoc_data_port_we[3]),
    .O(write_ctrl43_3719)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  write_ctrl44 (
    .I0(\picorv32/mem_addr [12]),
    .I1(basesoc_data_port_we[4]),
    .O(write_ctrl44_3720)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  write_ctrl45 (
    .I0(\picorv32/mem_addr [12]),
    .I1(basesoc_data_port_we[5]),
    .O(write_ctrl45_3721)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  write_ctrl46 (
    .I0(\picorv32/mem_addr [12]),
    .I1(basesoc_data_port_we[6]),
    .O(write_ctrl46_3722)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  write_ctrl47 (
    .I0(\picorv32/mem_addr [12]),
    .I1(basesoc_data_port_we[7]),
    .O(write_ctrl47_3723)
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_11 (
    .A0(basesoc_uart_rx_fifo_produce[0]),
    .A1(basesoc_uart_rx_fifo_produce[1]),
    .A2(basesoc_uart_rx_fifo_produce[2]),
    .A3(basesoc_uart_rx_fifo_produce[3]),
    .D(basesoc_uart_phy_source_payload_data[0]),
    .DPRA0(basesoc_uart_rx_fifo_consume[0]),
    .DPRA1(basesoc_uart_rx_fifo_consume[1]),
    .DPRA2(basesoc_uart_rx_fifo_consume[2]),
    .DPRA3(basesoc_uart_rx_fifo_consume[3]),
    .WCLK(sys_clk),
    .WE(basesoc_uart_rx_fifo_wrport_we),
    .SPO(NLW_Mram_storage_11_SPO_UNCONNECTED),
    .DPO(_n4050[0])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_12 (
    .A0(basesoc_uart_rx_fifo_produce[0]),
    .A1(basesoc_uart_rx_fifo_produce[1]),
    .A2(basesoc_uart_rx_fifo_produce[2]),
    .A3(basesoc_uart_rx_fifo_produce[3]),
    .D(basesoc_uart_phy_source_payload_data[1]),
    .DPRA0(basesoc_uart_rx_fifo_consume[0]),
    .DPRA1(basesoc_uart_rx_fifo_consume[1]),
    .DPRA2(basesoc_uart_rx_fifo_consume[2]),
    .DPRA3(basesoc_uart_rx_fifo_consume[3]),
    .WCLK(sys_clk),
    .WE(basesoc_uart_rx_fifo_wrport_we),
    .SPO(NLW_Mram_storage_12_SPO_UNCONNECTED),
    .DPO(_n4050[1])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_13 (
    .A0(basesoc_uart_rx_fifo_produce[0]),
    .A1(basesoc_uart_rx_fifo_produce[1]),
    .A2(basesoc_uart_rx_fifo_produce[2]),
    .A3(basesoc_uart_rx_fifo_produce[3]),
    .D(basesoc_uart_phy_source_payload_data[2]),
    .DPRA0(basesoc_uart_rx_fifo_consume[0]),
    .DPRA1(basesoc_uart_rx_fifo_consume[1]),
    .DPRA2(basesoc_uart_rx_fifo_consume[2]),
    .DPRA3(basesoc_uart_rx_fifo_consume[3]),
    .WCLK(sys_clk),
    .WE(basesoc_uart_rx_fifo_wrport_we),
    .SPO(NLW_Mram_storage_13_SPO_UNCONNECTED),
    .DPO(_n4050[2])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_14 (
    .A0(basesoc_uart_rx_fifo_produce[0]),
    .A1(basesoc_uart_rx_fifo_produce[1]),
    .A2(basesoc_uart_rx_fifo_produce[2]),
    .A3(basesoc_uart_rx_fifo_produce[3]),
    .D(basesoc_uart_phy_source_payload_data[3]),
    .DPRA0(basesoc_uart_rx_fifo_consume[0]),
    .DPRA1(basesoc_uart_rx_fifo_consume[1]),
    .DPRA2(basesoc_uart_rx_fifo_consume[2]),
    .DPRA3(basesoc_uart_rx_fifo_consume[3]),
    .WCLK(sys_clk),
    .WE(basesoc_uart_rx_fifo_wrport_we),
    .SPO(NLW_Mram_storage_14_SPO_UNCONNECTED),
    .DPO(_n4050[3])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_15 (
    .A0(basesoc_uart_rx_fifo_produce[0]),
    .A1(basesoc_uart_rx_fifo_produce[1]),
    .A2(basesoc_uart_rx_fifo_produce[2]),
    .A3(basesoc_uart_rx_fifo_produce[3]),
    .D(basesoc_uart_phy_source_payload_data[4]),
    .DPRA0(basesoc_uart_rx_fifo_consume[0]),
    .DPRA1(basesoc_uart_rx_fifo_consume[1]),
    .DPRA2(basesoc_uart_rx_fifo_consume[2]),
    .DPRA3(basesoc_uart_rx_fifo_consume[3]),
    .WCLK(sys_clk),
    .WE(basesoc_uart_rx_fifo_wrport_we),
    .SPO(NLW_Mram_storage_15_SPO_UNCONNECTED),
    .DPO(_n4050[4])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_18 (
    .A0(basesoc_uart_rx_fifo_produce[0]),
    .A1(basesoc_uart_rx_fifo_produce[1]),
    .A2(basesoc_uart_rx_fifo_produce[2]),
    .A3(basesoc_uart_rx_fifo_produce[3]),
    .D(basesoc_uart_phy_source_payload_data[7]),
    .DPRA0(basesoc_uart_rx_fifo_consume[0]),
    .DPRA1(basesoc_uart_rx_fifo_consume[1]),
    .DPRA2(basesoc_uart_rx_fifo_consume[2]),
    .DPRA3(basesoc_uart_rx_fifo_consume[3]),
    .WCLK(sys_clk),
    .WE(basesoc_uart_rx_fifo_wrport_we),
    .SPO(NLW_Mram_storage_18_SPO_UNCONNECTED),
    .DPO(_n4050[7])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_16 (
    .A0(basesoc_uart_rx_fifo_produce[0]),
    .A1(basesoc_uart_rx_fifo_produce[1]),
    .A2(basesoc_uart_rx_fifo_produce[2]),
    .A3(basesoc_uart_rx_fifo_produce[3]),
    .D(basesoc_uart_phy_source_payload_data[5]),
    .DPRA0(basesoc_uart_rx_fifo_consume[0]),
    .DPRA1(basesoc_uart_rx_fifo_consume[1]),
    .DPRA2(basesoc_uart_rx_fifo_consume[2]),
    .DPRA3(basesoc_uart_rx_fifo_consume[3]),
    .WCLK(sys_clk),
    .WE(basesoc_uart_rx_fifo_wrport_we),
    .SPO(NLW_Mram_storage_16_SPO_UNCONNECTED),
    .DPO(_n4050[5])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_17 (
    .A0(basesoc_uart_rx_fifo_produce[0]),
    .A1(basesoc_uart_rx_fifo_produce[1]),
    .A2(basesoc_uart_rx_fifo_produce[2]),
    .A3(basesoc_uart_rx_fifo_produce[3]),
    .D(basesoc_uart_phy_source_payload_data[6]),
    .DPRA0(basesoc_uart_rx_fifo_consume[0]),
    .DPRA1(basesoc_uart_rx_fifo_consume[1]),
    .DPRA2(basesoc_uart_rx_fifo_consume[2]),
    .DPRA3(basesoc_uart_rx_fifo_consume[3]),
    .WCLK(sys_clk),
    .WE(basesoc_uart_rx_fifo_wrport_we),
    .SPO(NLW_Mram_storage_17_SPO_UNCONNECTED),
    .DPO(_n4050[6])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage3 (
    .A0(basesoc_uart_tx_fifo_produce[0]),
    .A1(basesoc_uart_tx_fifo_produce[1]),
    .A2(basesoc_uart_tx_fifo_produce[2]),
    .A3(basesoc_uart_tx_fifo_produce[3]),
    .D(basesoc_interface_dat_w[2]),
    .DPRA0(basesoc_uart_tx_fifo_consume[0]),
    .DPRA1(basesoc_uart_tx_fifo_consume[1]),
    .DPRA2(basesoc_uart_tx_fifo_consume[2]),
    .DPRA3(basesoc_uart_tx_fifo_consume[3]),
    .WCLK(sys_clk),
    .WE(basesoc_uart_tx_fifo_wrport_we),
    .SPO(NLW_Mram_storage3_SPO_UNCONNECTED),
    .DPO(_n4049[2])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage1 (
    .A0(basesoc_uart_tx_fifo_produce[0]),
    .A1(basesoc_uart_tx_fifo_produce[1]),
    .A2(basesoc_uart_tx_fifo_produce[2]),
    .A3(basesoc_uart_tx_fifo_produce[3]),
    .D(basesoc_interface_dat_w[0]),
    .DPRA0(basesoc_uart_tx_fifo_consume[0]),
    .DPRA1(basesoc_uart_tx_fifo_consume[1]),
    .DPRA2(basesoc_uart_tx_fifo_consume[2]),
    .DPRA3(basesoc_uart_tx_fifo_consume[3]),
    .WCLK(sys_clk),
    .WE(basesoc_uart_tx_fifo_wrport_we),
    .SPO(NLW_Mram_storage1_SPO_UNCONNECTED),
    .DPO(_n4049[0])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage2 (
    .A0(basesoc_uart_tx_fifo_produce[0]),
    .A1(basesoc_uart_tx_fifo_produce[1]),
    .A2(basesoc_uart_tx_fifo_produce[2]),
    .A3(basesoc_uart_tx_fifo_produce[3]),
    .D(basesoc_interface_dat_w[1]),
    .DPRA0(basesoc_uart_tx_fifo_consume[0]),
    .DPRA1(basesoc_uart_tx_fifo_consume[1]),
    .DPRA2(basesoc_uart_tx_fifo_consume[2]),
    .DPRA3(basesoc_uart_tx_fifo_consume[3]),
    .WCLK(sys_clk),
    .WE(basesoc_uart_tx_fifo_wrport_we),
    .SPO(NLW_Mram_storage2_SPO_UNCONNECTED),
    .DPO(_n4049[1])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage4 (
    .A0(basesoc_uart_tx_fifo_produce[0]),
    .A1(basesoc_uart_tx_fifo_produce[1]),
    .A2(basesoc_uart_tx_fifo_produce[2]),
    .A3(basesoc_uart_tx_fifo_produce[3]),
    .D(basesoc_interface_dat_w[3]),
    .DPRA0(basesoc_uart_tx_fifo_consume[0]),
    .DPRA1(basesoc_uart_tx_fifo_consume[1]),
    .DPRA2(basesoc_uart_tx_fifo_consume[2]),
    .DPRA3(basesoc_uart_tx_fifo_consume[3]),
    .WCLK(sys_clk),
    .WE(basesoc_uart_tx_fifo_wrport_we),
    .SPO(NLW_Mram_storage4_SPO_UNCONNECTED),
    .DPO(_n4049[3])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage5 (
    .A0(basesoc_uart_tx_fifo_produce[0]),
    .A1(basesoc_uart_tx_fifo_produce[1]),
    .A2(basesoc_uart_tx_fifo_produce[2]),
    .A3(basesoc_uart_tx_fifo_produce[3]),
    .D(basesoc_interface_dat_w[4]),
    .DPRA0(basesoc_uart_tx_fifo_consume[0]),
    .DPRA1(basesoc_uart_tx_fifo_consume[1]),
    .DPRA2(basesoc_uart_tx_fifo_consume[2]),
    .DPRA3(basesoc_uart_tx_fifo_consume[3]),
    .WCLK(sys_clk),
    .WE(basesoc_uart_tx_fifo_wrport_we),
    .SPO(NLW_Mram_storage5_SPO_UNCONNECTED),
    .DPO(_n4049[4])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage8 (
    .A0(basesoc_uart_tx_fifo_produce[0]),
    .A1(basesoc_uart_tx_fifo_produce[1]),
    .A2(basesoc_uart_tx_fifo_produce[2]),
    .A3(basesoc_uart_tx_fifo_produce[3]),
    .D(basesoc_interface_dat_w[7]),
    .DPRA0(basesoc_uart_tx_fifo_consume[0]),
    .DPRA1(basesoc_uart_tx_fifo_consume[1]),
    .DPRA2(basesoc_uart_tx_fifo_consume[2]),
    .DPRA3(basesoc_uart_tx_fifo_consume[3]),
    .WCLK(sys_clk),
    .WE(basesoc_uart_tx_fifo_wrport_we),
    .SPO(NLW_Mram_storage8_SPO_UNCONNECTED),
    .DPO(_n4049[7])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage6 (
    .A0(basesoc_uart_tx_fifo_produce[0]),
    .A1(basesoc_uart_tx_fifo_produce[1]),
    .A2(basesoc_uart_tx_fifo_produce[2]),
    .A3(basesoc_uart_tx_fifo_produce[3]),
    .D(basesoc_interface_dat_w[5]),
    .DPRA0(basesoc_uart_tx_fifo_consume[0]),
    .DPRA1(basesoc_uart_tx_fifo_consume[1]),
    .DPRA2(basesoc_uart_tx_fifo_consume[2]),
    .DPRA3(basesoc_uart_tx_fifo_consume[3]),
    .WCLK(sys_clk),
    .WE(basesoc_uart_tx_fifo_wrport_we),
    .SPO(NLW_Mram_storage6_SPO_UNCONNECTED),
    .DPO(_n4049[5])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage7 (
    .A0(basesoc_uart_tx_fifo_produce[0]),
    .A1(basesoc_uart_tx_fifo_produce[1]),
    .A2(basesoc_uart_tx_fifo_produce[2]),
    .A3(basesoc_uart_tx_fifo_produce[3]),
    .D(basesoc_interface_dat_w[6]),
    .DPRA0(basesoc_uart_tx_fifo_consume[0]),
    .DPRA1(basesoc_uart_tx_fifo_consume[1]),
    .DPRA2(basesoc_uart_tx_fifo_consume[2]),
    .DPRA3(basesoc_uart_tx_fifo_consume[3]),
    .WCLK(sys_clk),
    .WE(basesoc_uart_tx_fifo_wrport_we),
    .SPO(NLW_Mram_storage7_SPO_UNCONNECTED),
    .DPO(_n4049[6])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_43 (
    .A0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[1] ),
    .DPRA0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_43_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[2])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_41 (
    .A0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(basesoc_port_cmd_payload_we),
    .DPRA0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_41_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[0])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_42 (
    .A0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[0] ),
    .DPRA0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_42_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[1])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_44 (
    .A0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[2] ),
    .DPRA0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_44_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[3])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_45 (
    .A0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[3] ),
    .DPRA0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_45_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[4])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_46 (
    .A0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[4] ),
    .DPRA0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_46_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[5])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_47 (
    .A0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[5] ),
    .DPRA0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_47_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[6])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_48 (
    .A0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[6] ),
    .DPRA0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_48_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[7])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_49 (
    .A0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[7] ),
    .DPRA0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_49_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[8])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_412 (
    .A0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[12] ),
    .DPRA0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_412_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[11])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_410 (
    .A0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[10] ),
    .DPRA0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_410_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[9])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_411 (
    .A0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[11] ),
    .DPRA0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_411_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[10])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_413 (
    .A0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[13] ),
    .DPRA0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_413_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[12])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_414 (
    .A0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[14] ),
    .DPRA0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_414_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[13])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_415 (
    .A0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[15] ),
    .DPRA0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_415_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[14])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_416 (
    .A0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[16] ),
    .DPRA0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_416_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[15])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_417 (
    .A0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[17] ),
    .DPRA0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_417_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[16])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_418 (
    .A0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[18] ),
    .DPRA0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_418_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[17])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_421 (
    .A0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[21] ),
    .DPRA0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_421_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[20])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_419 (
    .A0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[19] ),
    .DPRA0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_419_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[18])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_420 (
    .A0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[20] ),
    .DPRA0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_420_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[19])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_422 (
    .A0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[22] ),
    .DPRA0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_422_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[21])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_21 (
    .A0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(basesoc_port_cmd_payload_we),
    .DPRA0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_21_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[0])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_22 (
    .A0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[0] ),
    .DPRA0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_22_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[1])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_23 (
    .A0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[1] ),
    .DPRA0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_23_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[2])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_26 (
    .A0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[4] ),
    .DPRA0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_26_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[5])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_24 (
    .A0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[2] ),
    .DPRA0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_24_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[3])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_25 (
    .A0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[3] ),
    .DPRA0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_25_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[4])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_27 (
    .A0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[5] ),
    .DPRA0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_27_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[6])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_28 (
    .A0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[6] ),
    .DPRA0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_28_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[7])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_29 (
    .A0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[7] ),
    .DPRA0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_29_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[8])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_210 (
    .A0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[10] ),
    .DPRA0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_210_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[9])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_211 (
    .A0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[11] ),
    .DPRA0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_211_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[10])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_212 (
    .A0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[12] ),
    .DPRA0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_212_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[11])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_215 (
    .A0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[15] ),
    .DPRA0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_215_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[14])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_213 (
    .A0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[13] ),
    .DPRA0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_213_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[12])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_214 (
    .A0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[14] ),
    .DPRA0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_214_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[13])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_216 (
    .A0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[16] ),
    .DPRA0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_216_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[15])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_217 (
    .A0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[17] ),
    .DPRA0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_217_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[16])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_220 (
    .A0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[20] ),
    .DPRA0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_220_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[19])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_218 (
    .A0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[18] ),
    .DPRA0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_218_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[17])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_219 (
    .A0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[19] ),
    .DPRA0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_219_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[18])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_221 (
    .A0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[21] ),
    .DPRA0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_221_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[20])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_222 (
    .A0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[22] ),
    .DPRA0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_222_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[21])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_31 (
    .A0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(basesoc_port_cmd_payload_we),
    .DPRA0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_31_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[0])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_32 (
    .A0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[0] ),
    .DPRA0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_32_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[1])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_33 (
    .A0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[1] ),
    .DPRA0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_33_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[2])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_34 (
    .A0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[2] ),
    .DPRA0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_34_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[3])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_35 (
    .A0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[3] ),
    .DPRA0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_35_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[4])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_36 (
    .A0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[4] ),
    .DPRA0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_36_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[5])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_37 (
    .A0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[5] ),
    .DPRA0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_37_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[6])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_310 (
    .A0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[10] ),
    .DPRA0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_310_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[9])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_38 (
    .A0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[6] ),
    .DPRA0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_38_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[7])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_39 (
    .A0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[7] ),
    .DPRA0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_39_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[8])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_311 (
    .A0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[11] ),
    .DPRA0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_311_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[10])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_312 (
    .A0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[12] ),
    .DPRA0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_312_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[11])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_313 (
    .A0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[13] ),
    .DPRA0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_313_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[12])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_314 (
    .A0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[14] ),
    .DPRA0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_314_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[13])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_315 (
    .A0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[15] ),
    .DPRA0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_315_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[14])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_316 (
    .A0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[16] ),
    .DPRA0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_316_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[15])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_319 (
    .A0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[19] ),
    .DPRA0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_319_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[18])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_317 (
    .A0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[17] ),
    .DPRA0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_317_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[16])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_318 (
    .A0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[18] ),
    .DPRA0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_318_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[17])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_320 (
    .A0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[20] ),
    .DPRA0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_320_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[19])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_321 (
    .A0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[21] ),
    .DPRA0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_321_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[20])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_322 (
    .A0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[22] ),
    .DPRA0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_322_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[21])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_51 (
    .A0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(basesoc_port_cmd_payload_we),
    .DPRA0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_51_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[0])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_54 (
    .A0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[2] ),
    .DPRA0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_54_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[3])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_52 (
    .A0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[0] ),
    .DPRA0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_52_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[1])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_53 (
    .A0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[1] ),
    .DPRA0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_53_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[2])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_55 (
    .A0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[3] ),
    .DPRA0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_55_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[4])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_56 (
    .A0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[4] ),
    .DPRA0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_56_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[5])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_57 (
    .A0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[5] ),
    .DPRA0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_57_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[6])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_58 (
    .A0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[6] ),
    .DPRA0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_58_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[7])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_59 (
    .A0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[7] ),
    .DPRA0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_59_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[8])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_510 (
    .A0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[10] ),
    .DPRA0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_510_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[9])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_513 (
    .A0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[13] ),
    .DPRA0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_513_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[12])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_511 (
    .A0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[11] ),
    .DPRA0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_511_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[10])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_512 (
    .A0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[12] ),
    .DPRA0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_512_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[11])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_514 (
    .A0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[14] ),
    .DPRA0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_514_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[13])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_515 (
    .A0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[15] ),
    .DPRA0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_515_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[14])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_516 (
    .A0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[16] ),
    .DPRA0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_516_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[15])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_517 (
    .A0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[17] ),
    .DPRA0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_517_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[16])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_518 (
    .A0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[18] ),
    .DPRA0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_518_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[17])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_519 (
    .A0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[19] ),
    .DPRA0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_519_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[18])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_522 (
    .A0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[22] ),
    .DPRA0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_522_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[21])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_520 (
    .A0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[20] ),
    .DPRA0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_520_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[19])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_521 (
    .A0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[21] ),
    .DPRA0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_521_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[20])
  );
  FDR #(
    .INIT ( 1'b0 ))
  multiplexer_state_FSM_FFd3 (
    .C(sys_clk),
    .D(\multiplexer_state_FSM_FFd3-In ),
    .R(sys_rst),
    .Q(multiplexer_state_FSM_FFd3_2742)
  );
  FDSE #(
    .INIT ( 1'b1 ))
  waittimer1_count_0 (
    .C(sys_clk),
    .CE(_n5975_inv),
    .D(Mcount_waittimer1_count),
    .S(sys_rst),
    .Q(waittimer1_count[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  waittimer1_count_1 (
    .C(sys_clk),
    .CE(_n5975_inv),
    .D(Mcount_waittimer1_count1),
    .R(sys_rst),
    .Q(waittimer1_count[1])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  waittimer1_count_2 (
    .C(sys_clk),
    .CE(_n5975_inv),
    .D(Mcount_waittimer1_count2),
    .S(sys_rst),
    .Q(waittimer1_count[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  waittimer1_count_3 (
    .C(sys_clk),
    .CE(_n5975_inv),
    .D(Mcount_waittimer1_count3),
    .R(sys_rst),
    .Q(waittimer1_count[3])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  waittimer1_count_4 (
    .C(sys_clk),
    .CE(_n5975_inv),
    .D(Mcount_waittimer1_count4),
    .S(sys_rst),
    .Q(waittimer1_count[4])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  waittimer1_count_5 (
    .C(sys_clk),
    .CE(_n5975_inv),
    .D(Mcount_waittimer1_count5),
    .S(sys_rst),
    .Q(waittimer1_count[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  waittimer1_count_6 (
    .C(sys_clk),
    .CE(_n5975_inv),
    .D(Mcount_waittimer1_count6),
    .R(sys_rst),
    .Q(waittimer1_count[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  waittimer1_count_7 (
    .C(sys_clk),
    .CE(_n5975_inv),
    .D(Mcount_waittimer1_count7),
    .R(sys_rst),
    .Q(waittimer1_count[7])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  waittimer1_count_8 (
    .C(sys_clk),
    .CE(_n5975_inv),
    .D(Mcount_waittimer1_count8),
    .S(sys_rst),
    .Q(waittimer1_count[8])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  waittimer1_count_9 (
    .C(sys_clk),
    .CE(_n5975_inv),
    .D(Mcount_waittimer1_count9),
    .S(sys_rst),
    .Q(waittimer1_count[9])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  waittimer1_count_10 (
    .C(sys_clk),
    .CE(_n5975_inv),
    .D(Mcount_waittimer1_count10),
    .S(sys_rst),
    .Q(waittimer1_count[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  waittimer1_count_11 (
    .C(sys_clk),
    .CE(_n5975_inv),
    .D(Mcount_waittimer1_count11),
    .R(sys_rst),
    .Q(waittimer1_count[11])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  waittimer1_count_12 (
    .C(sys_clk),
    .CE(_n5975_inv),
    .D(Mcount_waittimer1_count12),
    .S(sys_rst),
    .Q(waittimer1_count[12])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  waittimer1_count_13 (
    .C(sys_clk),
    .CE(_n5975_inv),
    .D(Mcount_waittimer1_count13),
    .S(sys_rst),
    .Q(waittimer1_count[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  waittimer1_count_14 (
    .C(sys_clk),
    .CE(_n5975_inv),
    .D(Mcount_waittimer1_count14),
    .R(sys_rst),
    .Q(waittimer1_count[14])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  waittimer1_count_15 (
    .C(sys_clk),
    .CE(_n5975_inv),
    .D(Mcount_waittimer1_count15),
    .S(sys_rst),
    .Q(waittimer1_count[15])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  waittimer1_count_16 (
    .C(sys_clk),
    .CE(_n5975_inv),
    .D(Mcount_waittimer1_count16),
    .R(sys_rst),
    .Q(waittimer1_count[16])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  waittimer1_count_17 (
    .C(sys_clk),
    .CE(_n5975_inv),
    .D(Mcount_waittimer1_count17),
    .R(sys_rst),
    .Q(waittimer1_count[17])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  waittimer1_count_18 (
    .C(sys_clk),
    .CE(_n5975_inv),
    .D(Mcount_waittimer1_count18),
    .S(sys_rst),
    .Q(waittimer1_count[18])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  waittimer1_count_19 (
    .C(sys_clk),
    .CE(_n5975_inv),
    .D(Mcount_waittimer1_count19),
    .S(sys_rst),
    .Q(waittimer1_count[19])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  waittimer0_count_0 (
    .C(sys_clk),
    .CE(_n5972_inv),
    .D(Mcount_waittimer0_count),
    .S(sys_rst),
    .Q(waittimer0_count[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  waittimer0_count_1 (
    .C(sys_clk),
    .CE(_n5972_inv),
    .D(Mcount_waittimer0_count1),
    .R(sys_rst),
    .Q(waittimer0_count[1])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  waittimer0_count_2 (
    .C(sys_clk),
    .CE(_n5972_inv),
    .D(Mcount_waittimer0_count2),
    .S(sys_rst),
    .Q(waittimer0_count[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  waittimer0_count_3 (
    .C(sys_clk),
    .CE(_n5972_inv),
    .D(Mcount_waittimer0_count3),
    .R(sys_rst),
    .Q(waittimer0_count[3])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  waittimer0_count_4 (
    .C(sys_clk),
    .CE(_n5972_inv),
    .D(Mcount_waittimer0_count4),
    .S(sys_rst),
    .Q(waittimer0_count[4])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  waittimer0_count_5 (
    .C(sys_clk),
    .CE(_n5972_inv),
    .D(Mcount_waittimer0_count5),
    .S(sys_rst),
    .Q(waittimer0_count[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  waittimer0_count_6 (
    .C(sys_clk),
    .CE(_n5972_inv),
    .D(Mcount_waittimer0_count6),
    .R(sys_rst),
    .Q(waittimer0_count[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  waittimer0_count_7 (
    .C(sys_clk),
    .CE(_n5972_inv),
    .D(Mcount_waittimer0_count7),
    .R(sys_rst),
    .Q(waittimer0_count[7])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  waittimer0_count_8 (
    .C(sys_clk),
    .CE(_n5972_inv),
    .D(Mcount_waittimer0_count8),
    .S(sys_rst),
    .Q(waittimer0_count[8])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  waittimer0_count_9 (
    .C(sys_clk),
    .CE(_n5972_inv),
    .D(Mcount_waittimer0_count9),
    .S(sys_rst),
    .Q(waittimer0_count[9])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  waittimer0_count_10 (
    .C(sys_clk),
    .CE(_n5972_inv),
    .D(Mcount_waittimer0_count10),
    .S(sys_rst),
    .Q(waittimer0_count[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  waittimer0_count_11 (
    .C(sys_clk),
    .CE(_n5972_inv),
    .D(Mcount_waittimer0_count11),
    .R(sys_rst),
    .Q(waittimer0_count[11])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  waittimer0_count_12 (
    .C(sys_clk),
    .CE(_n5972_inv),
    .D(Mcount_waittimer0_count12),
    .S(sys_rst),
    .Q(waittimer0_count[12])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  waittimer0_count_13 (
    .C(sys_clk),
    .CE(_n5972_inv),
    .D(Mcount_waittimer0_count13),
    .S(sys_rst),
    .Q(waittimer0_count[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  waittimer0_count_14 (
    .C(sys_clk),
    .CE(_n5972_inv),
    .D(Mcount_waittimer0_count14),
    .R(sys_rst),
    .Q(waittimer0_count[14])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  waittimer0_count_15 (
    .C(sys_clk),
    .CE(_n5972_inv),
    .D(Mcount_waittimer0_count15),
    .S(sys_rst),
    .Q(waittimer0_count[15])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  waittimer0_count_16 (
    .C(sys_clk),
    .CE(_n5972_inv),
    .D(Mcount_waittimer0_count16),
    .R(sys_rst),
    .Q(waittimer0_count[16])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  waittimer0_count_17 (
    .C(sys_clk),
    .CE(_n5972_inv),
    .D(Mcount_waittimer0_count17),
    .R(sys_rst),
    .Q(waittimer0_count[17])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  waittimer0_count_18 (
    .C(sys_clk),
    .CE(_n5972_inv),
    .D(Mcount_waittimer0_count18),
    .S(sys_rst),
    .Q(waittimer0_count[18])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  waittimer0_count_19 (
    .C(sys_clk),
    .CE(_n5972_inv),
    .D(Mcount_waittimer0_count19),
    .S(sys_rst),
    .Q(waittimer0_count[19])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  waittimer4_count_0 (
    .C(sys_clk),
    .CE(_n5984_inv),
    .D(Mcount_waittimer4_count),
    .S(sys_rst),
    .Q(waittimer4_count[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  waittimer4_count_1 (
    .C(sys_clk),
    .CE(_n5984_inv),
    .D(Mcount_waittimer4_count1),
    .R(sys_rst),
    .Q(waittimer4_count[1])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  waittimer4_count_2 (
    .C(sys_clk),
    .CE(_n5984_inv),
    .D(Mcount_waittimer4_count2),
    .S(sys_rst),
    .Q(waittimer4_count[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  waittimer4_count_3 (
    .C(sys_clk),
    .CE(_n5984_inv),
    .D(Mcount_waittimer4_count3),
    .R(sys_rst),
    .Q(waittimer4_count[3])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  waittimer4_count_4 (
    .C(sys_clk),
    .CE(_n5984_inv),
    .D(Mcount_waittimer4_count4),
    .S(sys_rst),
    .Q(waittimer4_count[4])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  waittimer4_count_5 (
    .C(sys_clk),
    .CE(_n5984_inv),
    .D(Mcount_waittimer4_count5),
    .S(sys_rst),
    .Q(waittimer4_count[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  waittimer4_count_6 (
    .C(sys_clk),
    .CE(_n5984_inv),
    .D(Mcount_waittimer4_count6),
    .R(sys_rst),
    .Q(waittimer4_count[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  waittimer4_count_7 (
    .C(sys_clk),
    .CE(_n5984_inv),
    .D(Mcount_waittimer4_count7),
    .R(sys_rst),
    .Q(waittimer4_count[7])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  waittimer4_count_8 (
    .C(sys_clk),
    .CE(_n5984_inv),
    .D(Mcount_waittimer4_count8),
    .S(sys_rst),
    .Q(waittimer4_count[8])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  waittimer4_count_9 (
    .C(sys_clk),
    .CE(_n5984_inv),
    .D(Mcount_waittimer4_count9),
    .S(sys_rst),
    .Q(waittimer4_count[9])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  waittimer4_count_10 (
    .C(sys_clk),
    .CE(_n5984_inv),
    .D(Mcount_waittimer4_count10),
    .S(sys_rst),
    .Q(waittimer4_count[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  waittimer4_count_11 (
    .C(sys_clk),
    .CE(_n5984_inv),
    .D(Mcount_waittimer4_count11),
    .R(sys_rst),
    .Q(waittimer4_count[11])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  waittimer4_count_12 (
    .C(sys_clk),
    .CE(_n5984_inv),
    .D(Mcount_waittimer4_count12),
    .S(sys_rst),
    .Q(waittimer4_count[12])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  waittimer4_count_13 (
    .C(sys_clk),
    .CE(_n5984_inv),
    .D(Mcount_waittimer4_count13),
    .S(sys_rst),
    .Q(waittimer4_count[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  waittimer4_count_14 (
    .C(sys_clk),
    .CE(_n5984_inv),
    .D(Mcount_waittimer4_count14),
    .R(sys_rst),
    .Q(waittimer4_count[14])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  waittimer4_count_15 (
    .C(sys_clk),
    .CE(_n5984_inv),
    .D(Mcount_waittimer4_count15),
    .S(sys_rst),
    .Q(waittimer4_count[15])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  waittimer4_count_16 (
    .C(sys_clk),
    .CE(_n5984_inv),
    .D(Mcount_waittimer4_count16),
    .R(sys_rst),
    .Q(waittimer4_count[16])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  waittimer4_count_17 (
    .C(sys_clk),
    .CE(_n5984_inv),
    .D(Mcount_waittimer4_count17),
    .R(sys_rst),
    .Q(waittimer4_count[17])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  waittimer4_count_18 (
    .C(sys_clk),
    .CE(_n5984_inv),
    .D(Mcount_waittimer4_count18),
    .S(sys_rst),
    .Q(waittimer4_count[18])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  waittimer4_count_19 (
    .C(sys_clk),
    .CE(_n5984_inv),
    .D(Mcount_waittimer4_count19),
    .S(sys_rst),
    .Q(waittimer4_count[19])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  waittimer2_count_0 (
    .C(sys_clk),
    .CE(_n5978_inv),
    .D(Mcount_waittimer2_count),
    .S(sys_rst),
    .Q(waittimer2_count[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  waittimer2_count_3 (
    .C(sys_clk),
    .CE(_n5978_inv),
    .D(Mcount_waittimer2_count3),
    .R(sys_rst),
    .Q(waittimer2_count[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  waittimer2_count_1 (
    .C(sys_clk),
    .CE(_n5978_inv),
    .D(Mcount_waittimer2_count1),
    .R(sys_rst),
    .Q(waittimer2_count[1])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  waittimer2_count_2 (
    .C(sys_clk),
    .CE(_n5978_inv),
    .D(Mcount_waittimer2_count2),
    .S(sys_rst),
    .Q(waittimer2_count[2])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  waittimer2_count_4 (
    .C(sys_clk),
    .CE(_n5978_inv),
    .D(Mcount_waittimer2_count4),
    .S(sys_rst),
    .Q(waittimer2_count[4])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  waittimer2_count_5 (
    .C(sys_clk),
    .CE(_n5978_inv),
    .D(Mcount_waittimer2_count5),
    .S(sys_rst),
    .Q(waittimer2_count[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  waittimer2_count_6 (
    .C(sys_clk),
    .CE(_n5978_inv),
    .D(Mcount_waittimer2_count6),
    .R(sys_rst),
    .Q(waittimer2_count[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  waittimer2_count_7 (
    .C(sys_clk),
    .CE(_n5978_inv),
    .D(Mcount_waittimer2_count7),
    .R(sys_rst),
    .Q(waittimer2_count[7])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  waittimer2_count_8 (
    .C(sys_clk),
    .CE(_n5978_inv),
    .D(Mcount_waittimer2_count8),
    .S(sys_rst),
    .Q(waittimer2_count[8])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  waittimer2_count_9 (
    .C(sys_clk),
    .CE(_n5978_inv),
    .D(Mcount_waittimer2_count9),
    .S(sys_rst),
    .Q(waittimer2_count[9])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  waittimer2_count_10 (
    .C(sys_clk),
    .CE(_n5978_inv),
    .D(Mcount_waittimer2_count10),
    .S(sys_rst),
    .Q(waittimer2_count[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  waittimer2_count_11 (
    .C(sys_clk),
    .CE(_n5978_inv),
    .D(Mcount_waittimer2_count11),
    .R(sys_rst),
    .Q(waittimer2_count[11])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  waittimer2_count_12 (
    .C(sys_clk),
    .CE(_n5978_inv),
    .D(Mcount_waittimer2_count12),
    .S(sys_rst),
    .Q(waittimer2_count[12])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  waittimer2_count_13 (
    .C(sys_clk),
    .CE(_n5978_inv),
    .D(Mcount_waittimer2_count13),
    .S(sys_rst),
    .Q(waittimer2_count[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  waittimer2_count_14 (
    .C(sys_clk),
    .CE(_n5978_inv),
    .D(Mcount_waittimer2_count14),
    .R(sys_rst),
    .Q(waittimer2_count[14])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  waittimer2_count_15 (
    .C(sys_clk),
    .CE(_n5978_inv),
    .D(Mcount_waittimer2_count15),
    .S(sys_rst),
    .Q(waittimer2_count[15])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  waittimer2_count_16 (
    .C(sys_clk),
    .CE(_n5978_inv),
    .D(Mcount_waittimer2_count16),
    .R(sys_rst),
    .Q(waittimer2_count[16])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  waittimer2_count_17 (
    .C(sys_clk),
    .CE(_n5978_inv),
    .D(Mcount_waittimer2_count17),
    .R(sys_rst),
    .Q(waittimer2_count[17])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  waittimer2_count_18 (
    .C(sys_clk),
    .CE(_n5978_inv),
    .D(Mcount_waittimer2_count18),
    .S(sys_rst),
    .Q(waittimer2_count[18])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  waittimer2_count_19 (
    .C(sys_clk),
    .CE(_n5978_inv),
    .D(Mcount_waittimer2_count19),
    .S(sys_rst),
    .Q(waittimer2_count[19])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  waittimer3_count_0 (
    .C(sys_clk),
    .CE(_n5981_inv),
    .D(Mcount_waittimer3_count),
    .S(sys_rst),
    .Q(waittimer3_count[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  waittimer3_count_1 (
    .C(sys_clk),
    .CE(_n5981_inv),
    .D(Mcount_waittimer3_count1),
    .R(sys_rst),
    .Q(waittimer3_count[1])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  waittimer3_count_2 (
    .C(sys_clk),
    .CE(_n5981_inv),
    .D(Mcount_waittimer3_count2),
    .S(sys_rst),
    .Q(waittimer3_count[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  waittimer3_count_3 (
    .C(sys_clk),
    .CE(_n5981_inv),
    .D(Mcount_waittimer3_count3),
    .R(sys_rst),
    .Q(waittimer3_count[3])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  waittimer3_count_4 (
    .C(sys_clk),
    .CE(_n5981_inv),
    .D(Mcount_waittimer3_count4),
    .S(sys_rst),
    .Q(waittimer3_count[4])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  waittimer3_count_5 (
    .C(sys_clk),
    .CE(_n5981_inv),
    .D(Mcount_waittimer3_count5),
    .S(sys_rst),
    .Q(waittimer3_count[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  waittimer3_count_6 (
    .C(sys_clk),
    .CE(_n5981_inv),
    .D(Mcount_waittimer3_count6),
    .R(sys_rst),
    .Q(waittimer3_count[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  waittimer3_count_7 (
    .C(sys_clk),
    .CE(_n5981_inv),
    .D(Mcount_waittimer3_count7),
    .R(sys_rst),
    .Q(waittimer3_count[7])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  waittimer3_count_8 (
    .C(sys_clk),
    .CE(_n5981_inv),
    .D(Mcount_waittimer3_count8),
    .S(sys_rst),
    .Q(waittimer3_count[8])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  waittimer3_count_9 (
    .C(sys_clk),
    .CE(_n5981_inv),
    .D(Mcount_waittimer3_count9),
    .S(sys_rst),
    .Q(waittimer3_count[9])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  waittimer3_count_10 (
    .C(sys_clk),
    .CE(_n5981_inv),
    .D(Mcount_waittimer3_count10),
    .S(sys_rst),
    .Q(waittimer3_count[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  waittimer3_count_11 (
    .C(sys_clk),
    .CE(_n5981_inv),
    .D(Mcount_waittimer3_count11),
    .R(sys_rst),
    .Q(waittimer3_count[11])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  waittimer3_count_12 (
    .C(sys_clk),
    .CE(_n5981_inv),
    .D(Mcount_waittimer3_count12),
    .S(sys_rst),
    .Q(waittimer3_count[12])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  waittimer3_count_13 (
    .C(sys_clk),
    .CE(_n5981_inv),
    .D(Mcount_waittimer3_count13),
    .S(sys_rst),
    .Q(waittimer3_count[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  waittimer3_count_14 (
    .C(sys_clk),
    .CE(_n5981_inv),
    .D(Mcount_waittimer3_count14),
    .R(sys_rst),
    .Q(waittimer3_count[14])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  waittimer3_count_15 (
    .C(sys_clk),
    .CE(_n5981_inv),
    .D(Mcount_waittimer3_count15),
    .S(sys_rst),
    .Q(waittimer3_count[15])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  waittimer3_count_16 (
    .C(sys_clk),
    .CE(_n5981_inv),
    .D(Mcount_waittimer3_count16),
    .R(sys_rst),
    .Q(waittimer3_count[16])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  waittimer3_count_17 (
    .C(sys_clk),
    .CE(_n5981_inv),
    .D(Mcount_waittimer3_count17),
    .R(sys_rst),
    .Q(waittimer3_count[17])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  waittimer3_count_18 (
    .C(sys_clk),
    .CE(_n5981_inv),
    .D(Mcount_waittimer3_count18),
    .S(sys_rst),
    .Q(waittimer3_count[18])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  waittimer3_count_19 (
    .C(sys_clk),
    .CE(_n5981_inv),
    .D(Mcount_waittimer3_count19),
    .S(sys_rst),
    .Q(waittimer3_count[19])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  crg_por_0 (
    .C(sys_clk),
    .CE(n1251_inv_3048),
    .D(Result_10[0]),
    .S(por_rst),
    .Q(crg_por[0])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  crg_por_1 (
    .C(sys_clk),
    .CE(n1251_inv_3048),
    .D(Result_10[1]),
    .S(por_rst),
    .Q(crg_por[1])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  crg_por_2 (
    .C(sys_clk),
    .CE(n1251_inv_3048),
    .D(Result_10[2]),
    .S(por_rst),
    .Q(crg_por[2])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  crg_por_3 (
    .C(sys_clk),
    .CE(n1251_inv_3048),
    .D(Result_10[3]),
    .S(por_rst),
    .Q(crg_por[3])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  crg_por_4 (
    .C(sys_clk),
    .CE(n1251_inv_3048),
    .D(Result_10[4]),
    .S(por_rst),
    .Q(crg_por[4])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  crg_por_5 (
    .C(sys_clk),
    .CE(n1251_inv_3048),
    .D(Result_10[5]),
    .S(por_rst),
    .Q(crg_por[5])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  crg_por_6 (
    .C(sys_clk),
    .CE(n1251_inv_3048),
    .D(Result_10[6]),
    .S(por_rst),
    .Q(crg_por[6])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  crg_por_7 (
    .C(sys_clk),
    .CE(n1251_inv_3048),
    .D(Result_10[7]),
    .S(por_rst),
    .Q(crg_por[7])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  crg_por_8 (
    .C(sys_clk),
    .CE(n1251_inv_3048),
    .D(Result_10[8]),
    .S(por_rst),
    .Q(crg_por[8])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  crg_por_9 (
    .C(sys_clk),
    .CE(n1251_inv_3048),
    .D(Result_10[9]),
    .S(por_rst),
    .Q(crg_por[9])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  crg_por_10 (
    .C(sys_clk),
    .CE(n1251_inv_3048),
    .D(Result_10[10]),
    .S(por_rst),
    .Q(crg_por[10])
  );
  FD #(
    .INIT ( 1'b0 ))
  ddrphy_phase_half (
    .C(sdram_half_clk),
    .D(Result),
    .Q(ddrphy_phase_half_304)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_0 (
    .C(sys_clk),
    .CE(_n5514_inv),
    .D(\Result<0>1 ),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_1 (
    .C(sys_clk),
    .CE(_n5514_inv),
    .D(\Result<1>1 ),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_2 (
    .C(sys_clk),
    .CE(_n5514_inv),
    .D(\Result<2>1 ),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_3 (
    .C(sys_clk),
    .CE(_n5514_inv),
    .D(\Result<3>1 ),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_4 (
    .C(sys_clk),
    .CE(_n5514_inv),
    .D(\Result<4>1 ),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_5 (
    .C(sys_clk),
    .CE(_n5514_inv),
    .D(\Result<5>1 ),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_6 (
    .C(sys_clk),
    .CE(_n5514_inv),
    .D(\Result<6>1 ),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_7 (
    .C(sys_clk),
    .CE(_n5514_inv),
    .D(\Result<7>1 ),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_8 (
    .C(sys_clk),
    .CE(_n5514_inv),
    .D(\Result<8>1 ),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_9 (
    .C(sys_clk),
    .CE(_n5514_inv),
    .D(\Result<9>1 ),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_10 (
    .C(sys_clk),
    .CE(_n5514_inv),
    .D(\Result<10>1 ),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_11 (
    .C(sys_clk),
    .CE(_n5514_inv),
    .D(Result_10[11]),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_12 (
    .C(sys_clk),
    .CE(_n5514_inv),
    .D(Result_10[12]),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_13 (
    .C(sys_clk),
    .CE(_n5514_inv),
    .D(Result_10[13]),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_14 (
    .C(sys_clk),
    .CE(_n5514_inv),
    .D(Result_10[14]),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[14])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_15 (
    .C(sys_clk),
    .CE(_n5514_inv),
    .D(Result_10[15]),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[15])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_16 (
    .C(sys_clk),
    .CE(_n5514_inv),
    .D(Result_10[16]),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[16])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_17 (
    .C(sys_clk),
    .CE(_n5514_inv),
    .D(Result_10[17]),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[17])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_18 (
    .C(sys_clk),
    .CE(_n5514_inv),
    .D(Result_10[18]),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[18])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_19 (
    .C(sys_clk),
    .CE(_n5514_inv),
    .D(Result_10[19]),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[19])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_20 (
    .C(sys_clk),
    .CE(_n5514_inv),
    .D(Result_10[20]),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[20])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_21 (
    .C(sys_clk),
    .CE(_n5514_inv),
    .D(Result_10[21]),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[21])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_22 (
    .C(sys_clk),
    .CE(_n5514_inv),
    .D(Result_10[22]),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[22])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_23 (
    .C(sys_clk),
    .CE(_n5514_inv),
    .D(Result_10[23]),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[23])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_24 (
    .C(sys_clk),
    .CE(_n5514_inv),
    .D(Result_10[24]),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[24])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_25 (
    .C(sys_clk),
    .CE(_n5514_inv),
    .D(Result_10[25]),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[25])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_26 (
    .C(sys_clk),
    .CE(_n5514_inv),
    .D(Result_10[26]),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[26])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_27 (
    .C(sys_clk),
    .CE(_n5514_inv),
    .D(Result_10[27]),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[27])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_28 (
    .C(sys_clk),
    .CE(_n5514_inv),
    .D(Result_10[28]),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[28])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_29 (
    .C(sys_clk),
    .CE(_n5514_inv),
    .D(Result_10[29]),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[29])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_30 (
    .C(sys_clk),
    .CE(_n5514_inv),
    .D(Result_10[30]),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[30])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_31 (
    .C(sys_clk),
    .CE(_n5514_inv),
    .D(Result_10[31]),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[31])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_timer_count_0 (
    .C(sys_clk),
    .D(Mcount_basesoc_sdram_timer_count),
    .R(sys_rst),
    .Q(basesoc_sdram_timer_count[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_timer_count_1 (
    .C(sys_clk),
    .D(Mcount_basesoc_sdram_timer_count1),
    .R(sys_rst),
    .Q(basesoc_sdram_timer_count[1])
  );
  FDS #(
    .INIT ( 1'b1 ))
  basesoc_sdram_timer_count_2 (
    .C(sys_clk),
    .D(Mcount_basesoc_sdram_timer_count2),
    .S(sys_rst),
    .Q(basesoc_sdram_timer_count[2])
  );
  FDS #(
    .INIT ( 1'b1 ))
  basesoc_sdram_timer_count_3 (
    .C(sys_clk),
    .D(Mcount_basesoc_sdram_timer_count3),
    .S(sys_rst),
    .Q(basesoc_sdram_timer_count[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_timer_count_4 (
    .C(sys_clk),
    .D(Mcount_basesoc_sdram_timer_count4),
    .R(sys_rst),
    .Q(basesoc_sdram_timer_count[4])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_timer_count_5 (
    .C(sys_clk),
    .D(Mcount_basesoc_sdram_timer_count5),
    .R(sys_rst),
    .Q(basesoc_sdram_timer_count[5])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_timer_count_6 (
    .C(sys_clk),
    .D(Mcount_basesoc_sdram_timer_count6),
    .R(sys_rst),
    .Q(basesoc_sdram_timer_count[6])
  );
  FDS #(
    .INIT ( 1'b1 ))
  basesoc_sdram_timer_count_7 (
    .C(sys_clk),
    .D(Mcount_basesoc_sdram_timer_count7),
    .S(sys_rst),
    .Q(basesoc_sdram_timer_count[7])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_timer_count_8 (
    .C(sys_clk),
    .D(Mcount_basesoc_sdram_timer_count8),
    .R(sys_rst),
    .Q(basesoc_sdram_timer_count[8])
  );
  FDS #(
    .INIT ( 1'b1 ))
  basesoc_sdram_timer_count_9 (
    .C(sys_clk),
    .D(Mcount_basesoc_sdram_timer_count9),
    .S(sys_rst),
    .Q(basesoc_sdram_timer_count[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_tx_bitcount_0 (
    .C(sys_clk),
    .CE(_n5532_inv),
    .D(Mcount_basesoc_uart_phy_tx_bitcount),
    .R(sys_rst),
    .Q(basesoc_uart_phy_tx_bitcount[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_tx_bitcount_1 (
    .C(sys_clk),
    .CE(_n5532_inv),
    .D(Mcount_basesoc_uart_phy_tx_bitcount1),
    .R(sys_rst),
    .Q(basesoc_uart_phy_tx_bitcount[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_tx_bitcount_2 (
    .C(sys_clk),
    .CE(_n5532_inv),
    .D(Mcount_basesoc_uart_phy_tx_bitcount2),
    .R(sys_rst),
    .Q(basesoc_uart_phy_tx_bitcount[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_tx_bitcount_3 (
    .C(sys_clk),
    .CE(_n5532_inv),
    .D(Mcount_basesoc_uart_phy_tx_bitcount3),
    .R(sys_rst),
    .Q(basesoc_uart_phy_tx_bitcount[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_counter_0 (
    .C(sys_clk),
    .CE(_n5520_inv),
    .D(Mcount_basesoc_counter),
    .R(sys_rst),
    .Q(basesoc_counter[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_counter_1 (
    .C(sys_clk),
    .CE(_n5520_inv),
    .D(Mcount_basesoc_counter1),
    .R(sys_rst),
    .Q(basesoc_counter[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_rx_bitcount_0 (
    .C(sys_clk),
    .CE(_n5537_inv),
    .D(Mcount_basesoc_uart_phy_rx_bitcount),
    .R(sys_rst),
    .Q(basesoc_uart_phy_rx_bitcount[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_rx_bitcount_1 (
    .C(sys_clk),
    .CE(_n5537_inv),
    .D(Mcount_basesoc_uart_phy_rx_bitcount1),
    .R(sys_rst),
    .Q(basesoc_uart_phy_rx_bitcount[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_rx_bitcount_2 (
    .C(sys_clk),
    .CE(_n5537_inv),
    .D(Mcount_basesoc_uart_phy_rx_bitcount2),
    .R(sys_rst),
    .Q(basesoc_uart_phy_rx_bitcount[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_rx_bitcount_3 (
    .C(sys_clk),
    .CE(_n5537_inv),
    .D(Mcount_basesoc_uart_phy_rx_bitcount3),
    .R(sys_rst),
    .Q(basesoc_uart_phy_rx_bitcount[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_tx_fifo_level0_0 (
    .C(sys_clk),
    .CE(_n5565_inv),
    .D(\Result<0>2 ),
    .R(sys_rst),
    .Q(basesoc_uart_tx_fifo_level0[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_tx_fifo_level0_1 (
    .C(sys_clk),
    .CE(_n5565_inv),
    .D(\Result<1>2 ),
    .R(sys_rst),
    .Q(basesoc_uart_tx_fifo_level0[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_tx_fifo_level0_2 (
    .C(sys_clk),
    .CE(_n5565_inv),
    .D(\Result<2>2 ),
    .R(sys_rst),
    .Q(basesoc_uart_tx_fifo_level0[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_tx_fifo_level0_3 (
    .C(sys_clk),
    .CE(_n5565_inv),
    .D(\Result<3>2 ),
    .R(sys_rst),
    .Q(basesoc_uart_tx_fifo_level0[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_tx_fifo_level0_4 (
    .C(sys_clk),
    .CE(_n5565_inv),
    .D(\Result<4>2 ),
    .R(sys_rst),
    .Q(basesoc_uart_tx_fifo_level0[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_tx_fifo_produce_0 (
    .C(sys_clk),
    .CE(basesoc_uart_tx_fifo_wrport_we),
    .D(\Result<0>3 ),
    .R(sys_rst),
    .Q(basesoc_uart_tx_fifo_produce[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_tx_fifo_produce_1 (
    .C(sys_clk),
    .CE(basesoc_uart_tx_fifo_wrport_we),
    .D(\Result<1>3 ),
    .R(sys_rst),
    .Q(basesoc_uart_tx_fifo_produce[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_tx_fifo_produce_2 (
    .C(sys_clk),
    .CE(basesoc_uart_tx_fifo_wrport_we),
    .D(\Result<2>3 ),
    .R(sys_rst),
    .Q(basesoc_uart_tx_fifo_produce[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_tx_fifo_produce_3 (
    .C(sys_clk),
    .CE(basesoc_uart_tx_fifo_wrport_we),
    .D(\Result<3>3 ),
    .R(sys_rst),
    .Q(basesoc_uart_tx_fifo_produce[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_tx_fifo_consume_0 (
    .C(sys_clk),
    .CE(basesoc_uart_tx_fifo_do_read),
    .D(\Result<0>4 ),
    .R(sys_rst),
    .Q(basesoc_uart_tx_fifo_consume[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_tx_fifo_consume_1 (
    .C(sys_clk),
    .CE(basesoc_uart_tx_fifo_do_read),
    .D(\Result<1>4 ),
    .R(sys_rst),
    .Q(basesoc_uart_tx_fifo_consume[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_tx_fifo_consume_2 (
    .C(sys_clk),
    .CE(basesoc_uart_tx_fifo_do_read),
    .D(\Result<2>4 ),
    .R(sys_rst),
    .Q(basesoc_uart_tx_fifo_consume[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_tx_fifo_consume_3 (
    .C(sys_clk),
    .CE(basesoc_uart_tx_fifo_do_read),
    .D(\Result<3>4 ),
    .R(sys_rst),
    .Q(basesoc_uart_tx_fifo_consume[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_rx_fifo_produce_0 (
    .C(sys_clk),
    .CE(basesoc_uart_rx_fifo_wrport_we),
    .D(\Result<0>5 ),
    .R(sys_rst),
    .Q(basesoc_uart_rx_fifo_produce[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_rx_fifo_produce_1 (
    .C(sys_clk),
    .CE(basesoc_uart_rx_fifo_wrport_we),
    .D(\Result<1>5 ),
    .R(sys_rst),
    .Q(basesoc_uart_rx_fifo_produce[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_rx_fifo_produce_2 (
    .C(sys_clk),
    .CE(basesoc_uart_rx_fifo_wrport_we),
    .D(\Result<2>5 ),
    .R(sys_rst),
    .Q(basesoc_uart_rx_fifo_produce[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_rx_fifo_produce_3 (
    .C(sys_clk),
    .CE(basesoc_uart_rx_fifo_wrport_we),
    .D(\Result<3>5 ),
    .R(sys_rst),
    .Q(basesoc_uart_rx_fifo_produce[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_rx_fifo_consume_0 (
    .C(sys_clk),
    .CE(basesoc_uart_rx_fifo_do_read),
    .D(\Result<0>6 ),
    .R(sys_rst),
    .Q(basesoc_uart_rx_fifo_consume[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_rx_fifo_consume_1 (
    .C(sys_clk),
    .CE(basesoc_uart_rx_fifo_do_read),
    .D(\Result<1>6 ),
    .R(sys_rst),
    .Q(basesoc_uart_rx_fifo_consume[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_rx_fifo_consume_2 (
    .C(sys_clk),
    .CE(basesoc_uart_rx_fifo_do_read),
    .D(\Result<2>6 ),
    .R(sys_rst),
    .Q(basesoc_uart_rx_fifo_consume[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_rx_fifo_consume_3 (
    .C(sys_clk),
    .CE(basesoc_uart_rx_fifo_do_read),
    .D(\Result<3>6 ),
    .R(sys_rst),
    .Q(basesoc_uart_rx_fifo_consume[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_cnt_0 (
    .C(sys_clk),
    .CE(\dna_cnt[6]_PWR_1_o_LessThan_1119_o ),
    .D(\Result<0>7 ),
    .R(sys_rst),
    .Q(dna_cnt[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_cnt_1 (
    .C(sys_clk),
    .CE(\dna_cnt[6]_PWR_1_o_LessThan_1119_o ),
    .D(\Result<1>7 ),
    .R(sys_rst),
    .Q(dna_cnt[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_cnt_2 (
    .C(sys_clk),
    .CE(\dna_cnt[6]_PWR_1_o_LessThan_1119_o ),
    .D(\Result<2>7 ),
    .R(sys_rst),
    .Q(dna_cnt[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_cnt_3 (
    .C(sys_clk),
    .CE(\dna_cnt[6]_PWR_1_o_LessThan_1119_o ),
    .D(\Result<3>7 ),
    .R(sys_rst),
    .Q(dna_cnt[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_cnt_4 (
    .C(sys_clk),
    .CE(\dna_cnt[6]_PWR_1_o_LessThan_1119_o ),
    .D(\Result<4>3 ),
    .R(sys_rst),
    .Q(dna_cnt[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_cnt_5 (
    .C(sys_clk),
    .CE(\dna_cnt[6]_PWR_1_o_LessThan_1119_o ),
    .D(\Result<5>2 ),
    .R(sys_rst),
    .Q(dna_cnt[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_cnt_6 (
    .C(sys_clk),
    .CE(\dna_cnt[6]_PWR_1_o_LessThan_1119_o ),
    .D(\Result<6>2 ),
    .R(sys_rst),
    .Q(dna_cnt[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_rx_fifo_level0_0 (
    .C(sys_clk),
    .CE(_n5572_inv),
    .D(\Result<0>8 ),
    .R(sys_rst),
    .Q(basesoc_uart_rx_fifo_level0[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_rx_fifo_level0_1 (
    .C(sys_clk),
    .CE(_n5572_inv),
    .D(\Result<1>8 ),
    .R(sys_rst),
    .Q(basesoc_uart_rx_fifo_level0[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_rx_fifo_level0_2 (
    .C(sys_clk),
    .CE(_n5572_inv),
    .D(\Result<2>8 ),
    .R(sys_rst),
    .Q(basesoc_uart_rx_fifo_level0[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_rx_fifo_level0_3 (
    .C(sys_clk),
    .CE(_n5572_inv),
    .D(\Result<3>8 ),
    .R(sys_rst),
    .Q(basesoc_uart_rx_fifo_level0[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_rx_fifo_level0_4 (
    .C(sys_clk),
    .CE(_n5572_inv),
    .D(\Result<4>4 ),
    .R(sys_rst),
    .Q(basesoc_uart_rx_fifo_level0[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce_0 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .D(\Result<0>11 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce_1 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .D(\Result<1>11 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce_2 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .D(\Result<2>11 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce_0 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_we),
    .D(\Result<0>12 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce_1 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_we),
    .D(\Result<1>12 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce_2 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_we),
    .D(\Result<2>12 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce_0 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .D(\Result<0>17 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce_1 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .D(\Result<1>17 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce_2 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .D(\Result<2>17 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce_0 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .D(\Result<0>20 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce_1 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .D(\Result<1>20 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce_2 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .D(\Result<2>20 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_0 (
    .C(sys_clk),
    .CE(_n5673_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nreads),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_1 (
    .C(sys_clk),
    .CE(_n5673_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nreads1),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_2 (
    .C(sys_clk),
    .CE(_n5673_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nreads2),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_3 (
    .C(sys_clk),
    .CE(_n5673_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nreads3),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_4 (
    .C(sys_clk),
    .CE(_n5673_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nreads4),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_5 (
    .C(sys_clk),
    .CE(_n5673_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nreads5),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_6 (
    .C(sys_clk),
    .CE(_n5673_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nreads6),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_7 (
    .C(sys_clk),
    .CE(_n5673_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nreads7),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_8 (
    .C(sys_clk),
    .CE(_n5673_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nreads8),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_9 (
    .C(sys_clk),
    .CE(_n5673_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nreads9),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_10 (
    .C(sys_clk),
    .CE(_n5673_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nreads10),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_11 (
    .C(sys_clk),
    .CE(_n5673_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nreads11),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_12 (
    .C(sys_clk),
    .CE(_n5673_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nreads12),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_13 (
    .C(sys_clk),
    .CE(_n5673_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nreads13),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_14 (
    .C(sys_clk),
    .CE(_n5673_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nreads14),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads[14])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_15 (
    .C(sys_clk),
    .CE(_n5673_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nreads15),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads[15])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_16 (
    .C(sys_clk),
    .CE(_n5673_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nreads16),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads[16])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_17 (
    .C(sys_clk),
    .CE(_n5673_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nreads17),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads[17])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_18 (
    .C(sys_clk),
    .CE(_n5673_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nreads18),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads[18])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_19 (
    .C(sys_clk),
    .CE(_n5673_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nreads19),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads[19])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_20 (
    .C(sys_clk),
    .CE(_n5673_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nreads20),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads[20])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_21 (
    .C(sys_clk),
    .CE(_n5673_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nreads21),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads[21])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_22 (
    .C(sys_clk),
    .CE(_n5673_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nreads22),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads[22])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_23 (
    .C(sys_clk),
    .CE(_n5673_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nreads23),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads[23])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_0 (
    .C(sys_clk),
    .CE(_n5679_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nwrites),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_1 (
    .C(sys_clk),
    .CE(_n5679_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nwrites1),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_2 (
    .C(sys_clk),
    .CE(_n5679_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nwrites2),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_3 (
    .C(sys_clk),
    .CE(_n5679_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nwrites3),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_4 (
    .C(sys_clk),
    .CE(_n5679_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nwrites4),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_5 (
    .C(sys_clk),
    .CE(_n5679_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nwrites5),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_6 (
    .C(sys_clk),
    .CE(_n5679_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nwrites6),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_7 (
    .C(sys_clk),
    .CE(_n5679_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nwrites7),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_8 (
    .C(sys_clk),
    .CE(_n5679_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nwrites8),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_9 (
    .C(sys_clk),
    .CE(_n5679_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nwrites9),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_10 (
    .C(sys_clk),
    .CE(_n5679_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nwrites10),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_11 (
    .C(sys_clk),
    .CE(_n5679_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nwrites11),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_12 (
    .C(sys_clk),
    .CE(_n5679_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nwrites12),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_13 (
    .C(sys_clk),
    .CE(_n5679_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nwrites13),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_14 (
    .C(sys_clk),
    .CE(_n5679_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nwrites14),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites[14])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_15 (
    .C(sys_clk),
    .CE(_n5679_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nwrites15),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites[15])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_16 (
    .C(sys_clk),
    .CE(_n5679_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nwrites16),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites[16])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_17 (
    .C(sys_clk),
    .CE(_n5679_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nwrites17),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites[17])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_18 (
    .C(sys_clk),
    .CE(_n5679_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nwrites18),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites[18])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_19 (
    .C(sys_clk),
    .CE(_n5679_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nwrites19),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites[19])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_20 (
    .C(sys_clk),
    .CE(_n5679_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nwrites20),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites[20])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_21 (
    .C(sys_clk),
    .CE(_n5679_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nwrites21),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites[21])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_22 (
    .C(sys_clk),
    .CE(_n5679_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nwrites22),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites[22])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_23 (
    .C(sys_clk),
    .CE(_n5679_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nwrites23),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites[23])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_count_0 (
    .C(sys_clk),
    .CE(basesoc_sdram_tccdcon_ready),
    .D(Mcount_basesoc_count),
    .R(sys_rst),
    .Q(basesoc_count[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_count_1 (
    .C(sys_clk),
    .CE(basesoc_sdram_tccdcon_ready),
    .D(Mcount_basesoc_count1),
    .R(sys_rst),
    .Q(basesoc_count[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_count_2 (
    .C(sys_clk),
    .CE(basesoc_sdram_tccdcon_ready),
    .D(Mcount_basesoc_count2),
    .R(sys_rst),
    .Q(basesoc_count[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_count_3 (
    .C(sys_clk),
    .CE(basesoc_sdram_tccdcon_ready),
    .D(Mcount_basesoc_count3),
    .R(sys_rst),
    .Q(basesoc_count[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_count_4 (
    .C(sys_clk),
    .CE(basesoc_sdram_tccdcon_ready),
    .D(Mcount_basesoc_count4),
    .R(sys_rst),
    .Q(basesoc_count[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_count_5 (
    .C(sys_clk),
    .CE(basesoc_sdram_tccdcon_ready),
    .D(Mcount_basesoc_count5),
    .R(sys_rst),
    .Q(basesoc_count[5])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  basesoc_count_6 (
    .C(sys_clk),
    .CE(basesoc_sdram_tccdcon_ready),
    .D(Mcount_basesoc_count6),
    .S(sys_rst),
    .Q(basesoc_count[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_count_7 (
    .C(sys_clk),
    .CE(basesoc_sdram_tccdcon_ready),
    .D(Mcount_basesoc_count7),
    .R(sys_rst),
    .Q(basesoc_count[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_count_8 (
    .C(sys_clk),
    .CE(basesoc_sdram_tccdcon_ready),
    .D(Mcount_basesoc_count8),
    .R(sys_rst),
    .Q(basesoc_count[8])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  basesoc_count_9 (
    .C(sys_clk),
    .CE(basesoc_sdram_tccdcon_ready),
    .D(Mcount_basesoc_count9),
    .S(sys_rst),
    .Q(basesoc_count[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_count_10 (
    .C(sys_clk),
    .CE(basesoc_sdram_tccdcon_ready),
    .D(Mcount_basesoc_count10),
    .R(sys_rst),
    .Q(basesoc_count[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_count_11 (
    .C(sys_clk),
    .CE(basesoc_sdram_tccdcon_ready),
    .D(Mcount_basesoc_count11),
    .R(sys_rst),
    .Q(basesoc_count[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_count_12 (
    .C(sys_clk),
    .CE(basesoc_sdram_tccdcon_ready),
    .D(Mcount_basesoc_count12),
    .R(sys_rst),
    .Q(basesoc_count[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_count_13 (
    .C(sys_clk),
    .CE(basesoc_sdram_tccdcon_ready),
    .D(Mcount_basesoc_count13),
    .R(sys_rst),
    .Q(basesoc_count[13])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  basesoc_count_14 (
    .C(sys_clk),
    .CE(basesoc_sdram_tccdcon_ready),
    .D(Mcount_basesoc_count14),
    .S(sys_rst),
    .Q(basesoc_count[14])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_count_15 (
    .C(sys_clk),
    .CE(basesoc_sdram_tccdcon_ready),
    .D(Mcount_basesoc_count15),
    .R(sys_rst),
    .Q(basesoc_count[15])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  basesoc_count_16 (
    .C(sys_clk),
    .CE(basesoc_sdram_tccdcon_ready),
    .D(Mcount_basesoc_count16),
    .S(sys_rst),
    .Q(basesoc_count[16])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  basesoc_count_17 (
    .C(sys_clk),
    .CE(basesoc_sdram_tccdcon_ready),
    .D(Mcount_basesoc_count17),
    .S(sys_rst),
    .Q(basesoc_count[17])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  basesoc_count_18 (
    .C(sys_clk),
    .CE(basesoc_sdram_tccdcon_ready),
    .D(Mcount_basesoc_count18),
    .S(sys_rst),
    .Q(basesoc_count[18])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  basesoc_count_19 (
    .C(sys_clk),
    .CE(basesoc_sdram_tccdcon_ready),
    .D(Mcount_basesoc_count19),
    .S(sys_rst),
    .Q(basesoc_count[19])
  );
  FDR #(
    .INIT ( 1'b0 ))
  refresher_state_FSM_FFd2 (
    .C(sys_clk),
    .D(\refresher_state_FSM_FFd2-In ),
    .R(sys_rst),
    .Q(refresher_state_FSM_FFd2_944)
  );
  FDR #(
    .INIT ( 1'b0 ))
  refresher_state_FSM_FFd1 (
    .C(sys_clk),
    .D(\refresher_state_FSM_FFd1-In ),
    .R(sys_rst),
    .Q(refresher_state_FSM_FFd1_945)
  );
  FDR #(
    .INIT ( 1'b0 ))
  cache_state_FSM_FFd3 (
    .C(sys_clk),
    .D(\cache_state_FSM_FFd3-In ),
    .R(sys_rst),
    .Q(cache_state_FSM_FFd3_3701)
  );
  FDR #(
    .INIT ( 1'b0 ))
  cache_state_FSM_FFd2 (
    .C(sys_clk),
    .D(\cache_state_FSM_FFd2-In ),
    .R(sys_rst),
    .Q(cache_state_FSM_FFd2_3702)
  );
  FDR #(
    .INIT ( 1'b0 ))
  cache_state_FSM_FFd1 (
    .C(sys_clk),
    .D(\cache_state_FSM_FFd1-In ),
    .R(sys_rst),
    .Q(cache_state_FSM_FFd1_965)
  );
  FDS #(
    .INIT ( 1'b1 ))
  litedramwishbone2native_state_FSM_FFd4 (
    .C(sys_clk),
    .D(\litedramwishbone2native_state_FSM_FFd4-In ),
    .S(sys_rst),
    .Q(litedramwishbone2native_state_FSM_FFd4_3707)
  );
  FDR #(
    .INIT ( 1'b0 ))
  litedramwishbone2native_state_FSM_FFd3 (
    .C(sys_clk),
    .D(\litedramwishbone2native_state_FSM_FFd3-In ),
    .R(sys_rst),
    .Q(litedramwishbone2native_state_FSM_FFd3_2083)
  );
  FDR #(
    .INIT ( 1'b0 ))
  litedramwishbone2native_state_FSM_FFd2 (
    .C(sys_clk),
    .D(\litedramwishbone2native_state_FSM_FFd2-In ),
    .R(sys_rst),
    .Q(litedramwishbone2native_state_FSM_FFd2_2082)
  );
  FDR #(
    .INIT ( 1'b0 ))
  litedramwishbone2native_state_FSM_FFd1 (
    .C(sys_clk),
    .D(\litedramwishbone2native_state_FSM_FFd1-In ),
    .R(sys_rst),
    .Q(litedramwishbone2native_state_FSM_FFd1_2081)
  );
  FDR #(
    .INIT ( 1'b0 ))
  bankmachine0_state_FSM_FFd3 (
    .C(sys_clk),
    .D(\bankmachine0_state_FSM_FFd3-In_3852 ),
    .R(sys_rst),
    .Q(bankmachine0_state_FSM_FFd3_948)
  );
  FDR #(
    .INIT ( 1'b0 ))
  bankmachine0_state_FSM_FFd2 (
    .C(sys_clk),
    .D(\bankmachine0_state_FSM_FFd2-In ),
    .R(sys_rst),
    .Q(bankmachine0_state_FSM_FFd2_947)
  );
  FDR #(
    .INIT ( 1'b0 ))
  bankmachine0_state_FSM_FFd1 (
    .C(sys_clk),
    .D(\bankmachine0_state_FSM_FFd1-In ),
    .R(sys_rst),
    .Q(bankmachine0_state_FSM_FFd1_946)
  );
  FDR #(
    .INIT ( 1'b0 ))
  bankmachine3_state_FSM_FFd3 (
    .C(sys_clk),
    .D(\bankmachine3_state_FSM_FFd3-In_3855 ),
    .R(sys_rst),
    .Q(bankmachine3_state_FSM_FFd3_957)
  );
  FDR #(
    .INIT ( 1'b0 ))
  bankmachine3_state_FSM_FFd2 (
    .C(sys_clk),
    .D(\bankmachine3_state_FSM_FFd2-In ),
    .R(sys_rst),
    .Q(bankmachine3_state_FSM_FFd2_956)
  );
  FDR #(
    .INIT ( 1'b0 ))
  bankmachine3_state_FSM_FFd1 (
    .C(sys_clk),
    .D(\bankmachine3_state_FSM_FFd1-In ),
    .R(sys_rst),
    .Q(bankmachine3_state_FSM_FFd1_955)
  );
  FDR #(
    .INIT ( 1'b0 ))
  bankmachine1_state_FSM_FFd3 (
    .C(sys_clk),
    .D(\bankmachine1_state_FSM_FFd3-In_3858 ),
    .R(sys_rst),
    .Q(bankmachine1_state_FSM_FFd3_951)
  );
  FDR #(
    .INIT ( 1'b0 ))
  bankmachine1_state_FSM_FFd2 (
    .C(sys_clk),
    .D(\bankmachine1_state_FSM_FFd2-In ),
    .R(sys_rst),
    .Q(bankmachine1_state_FSM_FFd2_950)
  );
  FDR #(
    .INIT ( 1'b0 ))
  bankmachine1_state_FSM_FFd1 (
    .C(sys_clk),
    .D(\bankmachine1_state_FSM_FFd1-In ),
    .R(sys_rst),
    .Q(bankmachine1_state_FSM_FFd1_949)
  );
  FDR #(
    .INIT ( 1'b0 ))
  bankmachine2_state_FSM_FFd3 (
    .C(sys_clk),
    .D(\bankmachine2_state_FSM_FFd3-In_3861 ),
    .R(sys_rst),
    .Q(bankmachine2_state_FSM_FFd3_954)
  );
  FDR #(
    .INIT ( 1'b0 ))
  bankmachine2_state_FSM_FFd2 (
    .C(sys_clk),
    .D(\bankmachine2_state_FSM_FFd2-In ),
    .R(sys_rst),
    .Q(bankmachine2_state_FSM_FFd2_953)
  );
  FDR #(
    .INIT ( 1'b0 ))
  bankmachine2_state_FSM_FFd1 (
    .C(sys_clk),
    .D(\bankmachine2_state_FSM_FFd1-In ),
    .R(sys_rst),
    .Q(bankmachine2_state_FSM_FFd1_952)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_choose_req_grant_FSM_FFd2 (
    .C(sys_clk),
    .D(\basesoc_sdram_choose_req_grant_FSM_FFd2-In ),
    .R(sys_rst),
    .Q(basesoc_sdram_choose_req_grant_FSM_FFd2_961)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_choose_req_grant_FSM_FFd1 (
    .C(sys_clk),
    .D(\basesoc_sdram_choose_req_grant_FSM_FFd1-In ),
    .R(sys_rst),
    .Q(basesoc_sdram_choose_req_grant_FSM_FFd1_960)
  );
  FD   inst_LPM_FF_2 (
    .C(sys_clk),
    .D(\picorv32/mem_addr [11]),
    .Q(inst_LPM_FF_2_3695)
  );
  FD   inst_LPM_FF_1 (
    .C(sys_clk),
    .D(\picorv32/mem_addr [12]),
    .Q(inst_LPM_FF_1_3696)
  );
  FD   inst_LPM_FF_0 (
    .C(sys_clk),
    .D(\picorv32/mem_addr [13]),
    .Q(inst_LPM_FF_0_3697)
  );
  MUXCY   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_cy<0>  (
    .CI(basesoc_sdram_tccdcon_ready),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_cy<0>_rt_8858 ),
    .O(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_cy<0>_3872 )
  );
  XORCY   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_xor<0>  (
    .CI(basesoc_sdram_tccdcon_ready),
    .LI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_cy<0>_rt_8858 ),
    .O(N1809)
  );
  MUXCY   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_cy<1>  (
    .CI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_cy<0>_3872 ),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_lut<1>_3873 ),
    .O(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_cy<1>_3874 )
  );
  XORCY   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_xor<1>  (
    .CI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_cy<0>_3872 ),
    .LI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_lut<1>_3873 ),
    .O(N1810)
  );
  MUXCY   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_cy<2>  (
    .CI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_cy<1>_3874 ),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_lut<2>_3875 ),
    .O(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_cy<2>_3876 )
  );
  XORCY   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_xor<2>  (
    .CI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_cy<1>_3874 ),
    .LI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_lut<2>_3875 ),
    .O(N1811)
  );
  MUXCY   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_cy<3>  (
    .CI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_cy<2>_3876 ),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_lut<3>_3877 ),
    .O(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_cy<3>_3878 )
  );
  XORCY   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_xor<3>  (
    .CI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_cy<2>_3876 ),
    .LI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_lut<3>_3877 ),
    .O(N1812)
  );
  MUXCY   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_cy<4>  (
    .CI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_cy<3>_3878 ),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_lut<4>_3879 ),
    .O(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_cy<4>_3880 )
  );
  XORCY   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_xor<4>  (
    .CI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_cy<3>_3878 ),
    .LI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_lut<4>_3879 ),
    .O(N1813)
  );
  MUXCY   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_cy<5>  (
    .CI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_cy<4>_3880 ),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_lut<5>_3881 ),
    .O(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_cy<5>_3882 )
  );
  XORCY   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_xor<5>  (
    .CI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_cy<4>_3880 ),
    .LI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_lut<5>_3881 ),
    .O(N1814)
  );
  MUXCY   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_cy<6>  (
    .CI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_cy<5>_3882 ),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_lut<6>_3883 ),
    .O(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_cy<6>_3884 )
  );
  XORCY   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_xor<6>  (
    .CI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_cy<5>_3882 ),
    .LI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_lut<6>_3883 ),
    .O(N1815)
  );
  MUXCY   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_cy<7>  (
    .CI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_cy<6>_3884 ),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_lut<7>_3885 ),
    .O(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_cy<7>_3886 )
  );
  XORCY   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_xor<7>  (
    .CI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_cy<6>_3884 ),
    .LI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_lut<7>_3885 ),
    .O(N1816)
  );
  MUXCY   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_cy<8>  (
    .CI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_cy<7>_3886 ),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_lut<8>_3887 ),
    .O(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_cy<8>_3888 )
  );
  XORCY   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_xor<8>  (
    .CI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_cy<7>_3886 ),
    .LI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_lut<8>_3887 ),
    .O(N1817)
  );
  MUXCY   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_cy<9>  (
    .CI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_cy<8>_3888 ),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_lut<9>_3889 ),
    .O(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_cy<9>_3890 )
  );
  XORCY   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_xor<9>  (
    .CI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_cy<8>_3888 ),
    .LI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_lut<9>_3889 ),
    .O(N1818)
  );
  MUXCY   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_cy<10>  (
    .CI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_cy<9>_3890 ),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_lut<10>_3891 ),
    .O(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_cy<10>_3892 )
  );
  XORCY   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_xor<10>  (
    .CI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_cy<9>_3890 ),
    .LI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_lut<10>_3891 ),
    .O(N1819)
  );
  MUXCY   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_cy<11>  (
    .CI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_cy<10>_3892 ),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_lut<11>_3893 ),
    .O(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_cy<11>_3894 )
  );
  XORCY   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_xor<11>  (
    .CI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_cy<10>_3892 ),
    .LI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_lut<11>_3893 ),
    .O(N1820)
  );
  MUXCY   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_cy<12>  (
    .CI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_cy<11>_3894 ),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_lut<12>_3895 ),
    .O(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_cy<12>_3896 )
  );
  XORCY   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_xor<12>  (
    .CI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_cy<11>_3894 ),
    .LI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_lut<12>_3895 ),
    .O(N1821)
  );
  MUXCY   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_cy<13>  (
    .CI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_cy<12>_3896 ),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_lut<13>_3897 ),
    .O(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_cy<13>_3898 )
  );
  XORCY   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_xor<13>  (
    .CI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_cy<12>_3896 ),
    .LI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_lut<13>_3897 ),
    .O(N1822)
  );
  MUXCY   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_cy<14>  (
    .CI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_cy<13>_3898 ),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_lut<14>_3899 ),
    .O(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_cy<14>_3900 )
  );
  XORCY   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_xor<14>  (
    .CI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_cy<13>_3898 ),
    .LI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_lut<14>_3899 ),
    .O(N1823)
  );
  MUXCY   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_cy<15>  (
    .CI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_cy<14>_3900 ),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_lut<15>_3901 ),
    .O(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_cy<15>_3902 )
  );
  XORCY   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_xor<15>  (
    .CI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_cy<14>_3900 ),
    .LI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_lut<15>_3901 ),
    .O(N1824)
  );
  MUXCY   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_cy<16>  (
    .CI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_cy<15>_3902 ),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_lut<16>_3903 ),
    .O(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_cy<16>_3904 )
  );
  XORCY   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_xor<16>  (
    .CI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_cy<15>_3902 ),
    .LI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_lut<16>_3903 ),
    .O(N1825)
  );
  MUXCY   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_cy<17>  (
    .CI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_cy<16>_3904 ),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_lut<17>_3905 ),
    .O(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_cy<17>_3906 )
  );
  XORCY   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_xor<17>  (
    .CI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_cy<16>_3904 ),
    .LI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_lut<17>_3905 ),
    .O(N1826)
  );
  MUXCY   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_cy<18>  (
    .CI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_cy<17>_3906 ),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_lut<18>_3907 ),
    .O(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_cy<18>_3908 )
  );
  XORCY   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_xor<18>  (
    .CI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_cy<17>_3906 ),
    .LI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_lut<18>_3907 ),
    .O(N1827)
  );
  MUXCY   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_cy<19>  (
    .CI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_cy<18>_3908 ),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_lut<19>_3909 ),
    .O(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_cy<19>_3910 )
  );
  XORCY   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_xor<19>  (
    .CI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_cy<18>_3908 ),
    .LI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_lut<19>_3909 ),
    .O(N1828)
  );
  MUXCY   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_cy<20>  (
    .CI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_cy<19>_3910 ),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_lut<20>_3911 ),
    .O(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_cy<20>_3912 )
  );
  XORCY   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_xor<20>  (
    .CI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_cy<19>_3910 ),
    .LI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_lut<20>_3911 ),
    .O(N1829)
  );
  MUXCY   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_cy<21>  (
    .CI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_cy<20>_3912 ),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_lut<21>_3913 ),
    .O(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_cy<21>_3914 )
  );
  XORCY   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_xor<21>  (
    .CI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_cy<20>_3912 ),
    .LI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_lut<21>_3913 ),
    .O(N1830)
  );
  MUXCY   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_cy<22>  (
    .CI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_cy<21>_3914 ),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_lut<22>_3915 ),
    .O(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_cy<22>_3916 )
  );
  XORCY   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_xor<22>  (
    .CI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_cy<21>_3914 ),
    .LI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_lut<22>_3915 ),
    .O(N1831)
  );
  MUXCY   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_cy<23>  (
    .CI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_cy<22>_3916 ),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_lut<23>_3917 ),
    .O(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_cy<23>_3918 )
  );
  XORCY   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_xor<23>  (
    .CI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_cy<22>_3916 ),
    .LI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_lut<23>_3917 ),
    .O(N1832)
  );
  MUXCY   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_cy<24>  (
    .CI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_cy<23>_3918 ),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_lut<24>_3919 ),
    .O(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_cy<24>_3920 )
  );
  XORCY   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_xor<24>  (
    .CI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_cy<23>_3918 ),
    .LI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_lut<24>_3919 ),
    .O(N1833)
  );
  MUXCY   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_cy<25>  (
    .CI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_cy<24>_3920 ),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_lut<25>_3921 ),
    .O(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_cy<25>_3922 )
  );
  XORCY   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_xor<25>  (
    .CI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_cy<24>_3920 ),
    .LI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_lut<25>_3921 ),
    .O(N1834)
  );
  MUXCY   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_cy<26>  (
    .CI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_cy<25>_3922 ),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_lut<26>_3923 ),
    .O(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_cy<26>_3924 )
  );
  XORCY   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_xor<26>  (
    .CI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_cy<25>_3922 ),
    .LI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_lut<26>_3923 ),
    .O(N1835)
  );
  MUXCY   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_cy<27>  (
    .CI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_cy<26>_3924 ),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_lut<27>_3925 ),
    .O(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_cy<27>_3926 )
  );
  XORCY   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_xor<27>  (
    .CI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_cy<26>_3924 ),
    .LI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_lut<27>_3925 ),
    .O(N1836)
  );
  MUXCY   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_cy<28>  (
    .CI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_cy<27>_3926 ),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_lut<28>_3927 ),
    .O(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_cy<28>_3928 )
  );
  XORCY   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_xor<28>  (
    .CI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_cy<27>_3926 ),
    .LI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_lut<28>_3927 ),
    .O(N1837)
  );
  MUXCY   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_cy<29>  (
    .CI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_cy<28>_3928 ),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_lut<29>_3929 ),
    .O(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_cy<29>_3930 )
  );
  XORCY   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_xor<29>  (
    .CI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_cy<28>_3928 ),
    .LI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_lut<29>_3929 ),
    .O(N1838)
  );
  MUXCY   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_cy<30>  (
    .CI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_cy<29>_3930 ),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_lut<30>_3931 ),
    .O(N1840)
  );
  XORCY   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_xor<30>  (
    .CI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_cy<29>_3930 ),
    .LI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_lut<30>_3931 ),
    .O(N1839)
  );
  XORCY   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_xor<31>  (
    .CI(N1840),
    .LI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_lut<31>_3932 ),
    .O(N1841)
  );
  LUT6 #(
    .INIT ( 64'h8040201008040201 ))
  \Mcompar_basesoc_sdram_bankmachine0_row_hit_lut<0>  (
    .I0(basesoc_sdram_bankmachine0_row[2]),
    .I1(basesoc_sdram_bankmachine0_row[1]),
    .I2(basesoc_sdram_bankmachine0_row[0]),
    .I3(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[10]),
    .I4(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[9]),
    .I5(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[8]),
    .O(Mcompar_basesoc_sdram_bankmachine0_row_hit_lut[0])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine0_row_hit_cy<0>  (
    .CI(basesoc_sdram_tccdcon_ready),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(Mcompar_basesoc_sdram_bankmachine0_row_hit_lut[0]),
    .O(Mcompar_basesoc_sdram_bankmachine0_row_hit_cy[0])
  );
  LUT6 #(
    .INIT ( 64'h8040201008040201 ))
  \Mcompar_basesoc_sdram_bankmachine0_row_hit_lut<1>  (
    .I0(basesoc_sdram_bankmachine0_row[5]),
    .I1(basesoc_sdram_bankmachine0_row[4]),
    .I2(basesoc_sdram_bankmachine0_row[3]),
    .I3(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[13]),
    .I4(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[12]),
    .I5(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[11]),
    .O(Mcompar_basesoc_sdram_bankmachine0_row_hit_lut[1])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine0_row_hit_cy<1>  (
    .CI(Mcompar_basesoc_sdram_bankmachine0_row_hit_cy[0]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(Mcompar_basesoc_sdram_bankmachine0_row_hit_lut[1]),
    .O(Mcompar_basesoc_sdram_bankmachine0_row_hit_cy[1])
  );
  LUT6 #(
    .INIT ( 64'h8040201008040201 ))
  \Mcompar_basesoc_sdram_bankmachine0_row_hit_lut<2>  (
    .I0(basesoc_sdram_bankmachine0_row[8]),
    .I1(basesoc_sdram_bankmachine0_row[7]),
    .I2(basesoc_sdram_bankmachine0_row[6]),
    .I3(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[16]),
    .I4(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[15]),
    .I5(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[14]),
    .O(Mcompar_basesoc_sdram_bankmachine0_row_hit_lut[2])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine0_row_hit_cy<2>  (
    .CI(Mcompar_basesoc_sdram_bankmachine0_row_hit_cy[1]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(Mcompar_basesoc_sdram_bankmachine0_row_hit_lut[2]),
    .O(Mcompar_basesoc_sdram_bankmachine0_row_hit_cy[2])
  );
  LUT6 #(
    .INIT ( 64'h8040201008040201 ))
  \Mcompar_basesoc_sdram_bankmachine0_row_hit_lut<3>  (
    .I0(basesoc_sdram_bankmachine0_row[11]),
    .I1(basesoc_sdram_bankmachine0_row[10]),
    .I2(basesoc_sdram_bankmachine0_row[9]),
    .I3(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[19]),
    .I4(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[18]),
    .I5(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[17]),
    .O(Mcompar_basesoc_sdram_bankmachine0_row_hit_lut[3])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine0_row_hit_cy<3>  (
    .CI(Mcompar_basesoc_sdram_bankmachine0_row_hit_cy[2]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(Mcompar_basesoc_sdram_bankmachine0_row_hit_lut[3]),
    .O(Mcompar_basesoc_sdram_bankmachine0_row_hit_cy[3])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \Mcompar_basesoc_sdram_bankmachine0_row_hit_lut<4>  (
    .I0(basesoc_sdram_bankmachine0_row[12]),
    .I1(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]),
    .O(Mcompar_basesoc_sdram_bankmachine0_row_hit_lut[4])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine0_row_hit_cy<4>  (
    .CI(Mcompar_basesoc_sdram_bankmachine0_row_hit_cy[3]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(Mcompar_basesoc_sdram_bankmachine0_row_hit_lut[4]),
    .O(basesoc_sdram_bankmachine0_row_hit)
  );
  LUT6 #(
    .INIT ( 64'h8040201008040201 ))
  \Mcompar_basesoc_sdram_bankmachine1_row_hit_lut<0>  (
    .I0(basesoc_sdram_bankmachine1_row[2]),
    .I1(basesoc_sdram_bankmachine1_row[1]),
    .I2(basesoc_sdram_bankmachine1_row[0]),
    .I3(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[10]),
    .I4(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[9]),
    .I5(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[8]),
    .O(Mcompar_basesoc_sdram_bankmachine1_row_hit_lut[0])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine1_row_hit_cy<0>  (
    .CI(basesoc_sdram_tccdcon_ready),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(Mcompar_basesoc_sdram_bankmachine1_row_hit_lut[0]),
    .O(Mcompar_basesoc_sdram_bankmachine1_row_hit_cy[0])
  );
  LUT6 #(
    .INIT ( 64'h8040201008040201 ))
  \Mcompar_basesoc_sdram_bankmachine1_row_hit_lut<1>  (
    .I0(basesoc_sdram_bankmachine1_row[5]),
    .I1(basesoc_sdram_bankmachine1_row[4]),
    .I2(basesoc_sdram_bankmachine1_row[3]),
    .I3(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[13]),
    .I4(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[12]),
    .I5(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[11]),
    .O(Mcompar_basesoc_sdram_bankmachine1_row_hit_lut[1])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine1_row_hit_cy<1>  (
    .CI(Mcompar_basesoc_sdram_bankmachine1_row_hit_cy[0]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(Mcompar_basesoc_sdram_bankmachine1_row_hit_lut[1]),
    .O(Mcompar_basesoc_sdram_bankmachine1_row_hit_cy[1])
  );
  LUT6 #(
    .INIT ( 64'h8040201008040201 ))
  \Mcompar_basesoc_sdram_bankmachine1_row_hit_lut<2>  (
    .I0(basesoc_sdram_bankmachine1_row[8]),
    .I1(basesoc_sdram_bankmachine1_row[7]),
    .I2(basesoc_sdram_bankmachine1_row[6]),
    .I3(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[16]),
    .I4(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[15]),
    .I5(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[14]),
    .O(Mcompar_basesoc_sdram_bankmachine1_row_hit_lut[2])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine1_row_hit_cy<2>  (
    .CI(Mcompar_basesoc_sdram_bankmachine1_row_hit_cy[1]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(Mcompar_basesoc_sdram_bankmachine1_row_hit_lut[2]),
    .O(Mcompar_basesoc_sdram_bankmachine1_row_hit_cy[2])
  );
  LUT6 #(
    .INIT ( 64'h8040201008040201 ))
  \Mcompar_basesoc_sdram_bankmachine1_row_hit_lut<3>  (
    .I0(basesoc_sdram_bankmachine1_row[11]),
    .I1(basesoc_sdram_bankmachine1_row[10]),
    .I2(basesoc_sdram_bankmachine1_row[9]),
    .I3(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[19]),
    .I4(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[18]),
    .I5(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[17]),
    .O(Mcompar_basesoc_sdram_bankmachine1_row_hit_lut[3])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine1_row_hit_cy<3>  (
    .CI(Mcompar_basesoc_sdram_bankmachine1_row_hit_cy[2]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(Mcompar_basesoc_sdram_bankmachine1_row_hit_lut[3]),
    .O(Mcompar_basesoc_sdram_bankmachine1_row_hit_cy[3])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \Mcompar_basesoc_sdram_bankmachine1_row_hit_lut<4>  (
    .I0(basesoc_sdram_bankmachine1_row[12]),
    .I1(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]),
    .O(Mcompar_basesoc_sdram_bankmachine1_row_hit_lut[4])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine1_row_hit_cy<4>  (
    .CI(Mcompar_basesoc_sdram_bankmachine1_row_hit_cy[3]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(Mcompar_basesoc_sdram_bankmachine1_row_hit_lut[4]),
    .O(basesoc_sdram_bankmachine1_row_hit)
  );
  LUT6 #(
    .INIT ( 64'h8040201008040201 ))
  \Mcompar_basesoc_sdram_bankmachine2_row_hit_lut<0>  (
    .I0(basesoc_sdram_bankmachine2_row[2]),
    .I1(basesoc_sdram_bankmachine2_row[1]),
    .I2(basesoc_sdram_bankmachine2_row[0]),
    .I3(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[10]),
    .I4(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[9]),
    .I5(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[8]),
    .O(Mcompar_basesoc_sdram_bankmachine2_row_hit_lut[0])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine2_row_hit_cy<0>  (
    .CI(basesoc_sdram_tccdcon_ready),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(Mcompar_basesoc_sdram_bankmachine2_row_hit_lut[0]),
    .O(Mcompar_basesoc_sdram_bankmachine2_row_hit_cy[0])
  );
  LUT6 #(
    .INIT ( 64'h8040201008040201 ))
  \Mcompar_basesoc_sdram_bankmachine2_row_hit_lut<1>  (
    .I0(basesoc_sdram_bankmachine2_row[5]),
    .I1(basesoc_sdram_bankmachine2_row[4]),
    .I2(basesoc_sdram_bankmachine2_row[3]),
    .I3(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[13]),
    .I4(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[12]),
    .I5(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[11]),
    .O(Mcompar_basesoc_sdram_bankmachine2_row_hit_lut[1])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine2_row_hit_cy<1>  (
    .CI(Mcompar_basesoc_sdram_bankmachine2_row_hit_cy[0]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(Mcompar_basesoc_sdram_bankmachine2_row_hit_lut[1]),
    .O(Mcompar_basesoc_sdram_bankmachine2_row_hit_cy[1])
  );
  LUT6 #(
    .INIT ( 64'h8040201008040201 ))
  \Mcompar_basesoc_sdram_bankmachine2_row_hit_lut<2>  (
    .I0(basesoc_sdram_bankmachine2_row[8]),
    .I1(basesoc_sdram_bankmachine2_row[7]),
    .I2(basesoc_sdram_bankmachine2_row[6]),
    .I3(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[16]),
    .I4(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[15]),
    .I5(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[14]),
    .O(Mcompar_basesoc_sdram_bankmachine2_row_hit_lut[2])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine2_row_hit_cy<2>  (
    .CI(Mcompar_basesoc_sdram_bankmachine2_row_hit_cy[1]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(Mcompar_basesoc_sdram_bankmachine2_row_hit_lut[2]),
    .O(Mcompar_basesoc_sdram_bankmachine2_row_hit_cy[2])
  );
  LUT6 #(
    .INIT ( 64'h8040201008040201 ))
  \Mcompar_basesoc_sdram_bankmachine2_row_hit_lut<3>  (
    .I0(basesoc_sdram_bankmachine2_row[11]),
    .I1(basesoc_sdram_bankmachine2_row[10]),
    .I2(basesoc_sdram_bankmachine2_row[9]),
    .I3(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[19]),
    .I4(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[18]),
    .I5(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[17]),
    .O(Mcompar_basesoc_sdram_bankmachine2_row_hit_lut[3])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine2_row_hit_cy<3>  (
    .CI(Mcompar_basesoc_sdram_bankmachine2_row_hit_cy[2]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(Mcompar_basesoc_sdram_bankmachine2_row_hit_lut[3]),
    .O(Mcompar_basesoc_sdram_bankmachine2_row_hit_cy[3])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \Mcompar_basesoc_sdram_bankmachine2_row_hit_lut<4>  (
    .I0(basesoc_sdram_bankmachine2_row[12]),
    .I1(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]),
    .O(Mcompar_basesoc_sdram_bankmachine2_row_hit_lut[4])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine2_row_hit_cy<4>  (
    .CI(Mcompar_basesoc_sdram_bankmachine2_row_hit_cy[3]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(Mcompar_basesoc_sdram_bankmachine2_row_hit_lut[4]),
    .O(basesoc_sdram_bankmachine2_row_hit)
  );
  LUT6 #(
    .INIT ( 64'h8040201008040201 ))
  \Mcompar_basesoc_sdram_bankmachine3_row_hit_lut<0>  (
    .I0(basesoc_sdram_bankmachine3_row[2]),
    .I1(basesoc_sdram_bankmachine3_row[1]),
    .I2(basesoc_sdram_bankmachine3_row[0]),
    .I3(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[10]),
    .I4(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[9]),
    .I5(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[8]),
    .O(Mcompar_basesoc_sdram_bankmachine3_row_hit_lut[0])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine3_row_hit_cy<0>  (
    .CI(basesoc_sdram_tccdcon_ready),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(Mcompar_basesoc_sdram_bankmachine3_row_hit_lut[0]),
    .O(Mcompar_basesoc_sdram_bankmachine3_row_hit_cy[0])
  );
  LUT6 #(
    .INIT ( 64'h8040201008040201 ))
  \Mcompar_basesoc_sdram_bankmachine3_row_hit_lut<1>  (
    .I0(basesoc_sdram_bankmachine3_row[5]),
    .I1(basesoc_sdram_bankmachine3_row[4]),
    .I2(basesoc_sdram_bankmachine3_row[3]),
    .I3(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[13]),
    .I4(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[12]),
    .I5(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[11]),
    .O(Mcompar_basesoc_sdram_bankmachine3_row_hit_lut[1])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine3_row_hit_cy<1>  (
    .CI(Mcompar_basesoc_sdram_bankmachine3_row_hit_cy[0]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(Mcompar_basesoc_sdram_bankmachine3_row_hit_lut[1]),
    .O(Mcompar_basesoc_sdram_bankmachine3_row_hit_cy[1])
  );
  LUT6 #(
    .INIT ( 64'h8040201008040201 ))
  \Mcompar_basesoc_sdram_bankmachine3_row_hit_lut<2>  (
    .I0(basesoc_sdram_bankmachine3_row[8]),
    .I1(basesoc_sdram_bankmachine3_row[7]),
    .I2(basesoc_sdram_bankmachine3_row[6]),
    .I3(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[16]),
    .I4(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[15]),
    .I5(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[14]),
    .O(Mcompar_basesoc_sdram_bankmachine3_row_hit_lut[2])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine3_row_hit_cy<2>  (
    .CI(Mcompar_basesoc_sdram_bankmachine3_row_hit_cy[1]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(Mcompar_basesoc_sdram_bankmachine3_row_hit_lut[2]),
    .O(Mcompar_basesoc_sdram_bankmachine3_row_hit_cy[2])
  );
  LUT6 #(
    .INIT ( 64'h8040201008040201 ))
  \Mcompar_basesoc_sdram_bankmachine3_row_hit_lut<3>  (
    .I0(basesoc_sdram_bankmachine3_row[11]),
    .I1(basesoc_sdram_bankmachine3_row[10]),
    .I2(basesoc_sdram_bankmachine3_row[9]),
    .I3(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[19]),
    .I4(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[18]),
    .I5(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[17]),
    .O(Mcompar_basesoc_sdram_bankmachine3_row_hit_lut[3])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine3_row_hit_cy<3>  (
    .CI(Mcompar_basesoc_sdram_bankmachine3_row_hit_cy[2]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(Mcompar_basesoc_sdram_bankmachine3_row_hit_lut[3]),
    .O(Mcompar_basesoc_sdram_bankmachine3_row_hit_cy[3])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \Mcompar_basesoc_sdram_bankmachine3_row_hit_lut<4>  (
    .I0(basesoc_sdram_bankmachine3_row[12]),
    .I1(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]),
    .O(Mcompar_basesoc_sdram_bankmachine3_row_hit_lut[4])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine3_row_hit_cy<4>  (
    .CI(Mcompar_basesoc_sdram_bankmachine3_row_hit_cy[3]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(Mcompar_basesoc_sdram_bankmachine3_row_hit_lut[4]),
    .O(basesoc_sdram_bankmachine3_row_hit)
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_209_o_lut<0>  (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[9]),
    .I1(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[8]),
    .I2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[10]),
    .I3(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[9]),
    .I4(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[11]),
    .I5(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[10]),
    .O
(\Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_209_o_lut<0>_3995 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_209_o_cy<0>  (
    .CI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_209_o_lut<0>_3995 )
,
    .O
(\Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_209_o_cy<0>_3996 )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_209_o_lut<1>  (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[12]),
    .I1(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[11]),
    .I2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[13]),
    .I3(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[12]),
    .I4(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[14]),
    .I5(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[13]),
    .O
(\Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_209_o_lut<1>_3997 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_209_o_cy<1>  (
    .CI
(\Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_209_o_cy<0>_3996 )
,
    .DI(basesoc_sdram_tccdcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_209_o_lut<1>_3997 )
,
    .O
(\Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_209_o_cy<1>_3998 )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_209_o_lut<2>  (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[15]),
    .I1(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[14]),
    .I2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[16]),
    .I3(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[15]),
    .I4(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[17]),
    .I5(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[16]),
    .O
(\Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_209_o_lut<2>_3999 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_209_o_cy<2>  (
    .CI
(\Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_209_o_cy<1>_3998 )
,
    .DI(basesoc_sdram_tccdcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_209_o_lut<2>_3999 )
,
    .O
(\Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_209_o_cy<2>_4000 )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_209_o_lut<3>  (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[18]),
    .I1(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[17]),
    .I2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[19]),
    .I3(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[18]),
    .I4(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[20]),
    .I5(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[19]),
    .O
(\Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_209_o_lut<3>_4001 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_209_o_cy<3>  (
    .CI
(\Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_209_o_cy<2>_4000 )
,
    .DI(basesoc_sdram_tccdcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_209_o_lut<3>_4001 )
,
    .O
(\Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_209_o_cy<3>_4002 )

  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_209_o_lut<4>  (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[21]),
    .I1(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]),
    .O
(\Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_209_o_lut<4>_4003 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_209_o_cy<4>  (
    .CI
(\Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_209_o_cy<3>_4002 )
,
    .DI(basesoc_sdram_tccdcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_209_o_lut<4>_4003 )
,
    .O
(\basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_209_o )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_125_o_lut<0>  (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[9]),
    .I1(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[8]),
    .I2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[10]),
    .I3(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[9]),
    .I4(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[11]),
    .I5(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[10]),
    .O
(\Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_125_o_lut<0>_4004 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_125_o_cy<0>  (
    .CI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_125_o_lut<0>_4004 )
,
    .O
(\Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_125_o_cy<0>_4005 )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_125_o_lut<1>  (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[12]),
    .I1(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[11]),
    .I2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[13]),
    .I3(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[12]),
    .I4(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[14]),
    .I5(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[13]),
    .O
(\Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_125_o_lut<1>_4006 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_125_o_cy<1>  (
    .CI
(\Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_125_o_cy<0>_4005 )
,
    .DI(basesoc_sdram_tccdcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_125_o_lut<1>_4006 )
,
    .O
(\Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_125_o_cy<1>_4007 )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_125_o_lut<2>  (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[15]),
    .I1(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[14]),
    .I2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[16]),
    .I3(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[15]),
    .I4(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[17]),
    .I5(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[16]),
    .O
(\Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_125_o_lut<2>_4008 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_125_o_cy<2>  (
    .CI
(\Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_125_o_cy<1>_4007 )
,
    .DI(basesoc_sdram_tccdcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_125_o_lut<2>_4008 )
,
    .O
(\Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_125_o_cy<2>_4009 )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_125_o_lut<3>  (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[18]),
    .I1(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[17]),
    .I2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[19]),
    .I3(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[18]),
    .I4(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[20]),
    .I5(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[19]),
    .O
(\Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_125_o_lut<3>_4010 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_125_o_cy<3>  (
    .CI
(\Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_125_o_cy<2>_4009 )
,
    .DI(basesoc_sdram_tccdcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_125_o_lut<3>_4010 )
,
    .O
(\Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_125_o_cy<3>_4011 )

  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_125_o_lut<4>  (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[21]),
    .I1(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]),
    .O
(\Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_125_o_lut<4>_4012 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_125_o_cy<4>  (
    .CI
(\Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_125_o_cy<3>_4011 )
,
    .DI(basesoc_sdram_tccdcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_125_o_lut<4>_4012 )
,
    .O
(\basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_125_o )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_167_o_lut<0>  (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[9]),
    .I1(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[8]),
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[10]),
    .I3(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[9]),
    .I4(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[11]),
    .I5(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[10]),
    .O
(\Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_167_o_lut<0>_4013 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_167_o_cy<0>  (
    .CI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_167_o_lut<0>_4013 )
,
    .O
(\Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_167_o_cy<0>_4014 )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_167_o_lut<1>  (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[12]),
    .I1(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[11]),
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[13]),
    .I3(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[12]),
    .I4(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[14]),
    .I5(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[13]),
    .O
(\Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_167_o_lut<1>_4015 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_167_o_cy<1>  (
    .CI
(\Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_167_o_cy<0>_4014 )
,
    .DI(basesoc_sdram_tccdcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_167_o_lut<1>_4015 )
,
    .O
(\Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_167_o_cy<1>_4016 )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_167_o_lut<2>  (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[15]),
    .I1(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[14]),
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[16]),
    .I3(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[15]),
    .I4(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[17]),
    .I5(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[16]),
    .O
(\Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_167_o_lut<2>_4017 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_167_o_cy<2>  (
    .CI
(\Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_167_o_cy<1>_4016 )
,
    .DI(basesoc_sdram_tccdcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_167_o_lut<2>_4017 )
,
    .O
(\Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_167_o_cy<2>_4018 )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_167_o_lut<3>  (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[18]),
    .I1(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[17]),
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[19]),
    .I3(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[18]),
    .I4(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[20]),
    .I5(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[19]),
    .O
(\Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_167_o_lut<3>_4019 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_167_o_cy<3>  (
    .CI
(\Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_167_o_cy<2>_4018 )
,
    .DI(basesoc_sdram_tccdcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_167_o_lut<3>_4019 )
,
    .O
(\Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_167_o_cy<3>_4020 )

  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_167_o_lut<4>  (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[21]),
    .I1(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]),
    .O
(\Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_167_o_lut<4>_4021 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_167_o_cy<4>  (
    .CI
(\Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_167_o_cy<3>_4020 )
,
    .DI(basesoc_sdram_tccdcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_167_o_lut<4>_4021 )
,
    .O
(\basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_167_o )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_251_o_lut<0>  (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[9]),
    .I1(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[8]),
    .I2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[10]),
    .I3(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[9]),
    .I4(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[11]),
    .I5(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[10]),
    .O
(\Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_251_o_lut<0>_4022 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_251_o_cy<0>  (
    .CI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_251_o_lut<0>_4022 )
,
    .O
(\Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_251_o_cy<0>_4023 )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_251_o_lut<1>  (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[12]),
    .I1(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[11]),
    .I2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[13]),
    .I3(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[12]),
    .I4(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[14]),
    .I5(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[13]),
    .O
(\Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_251_o_lut<1>_4024 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_251_o_cy<1>  (
    .CI
(\Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_251_o_cy<0>_4023 )
,
    .DI(basesoc_sdram_tccdcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_251_o_lut<1>_4024 )
,
    .O
(\Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_251_o_cy<1>_4025 )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_251_o_lut<2>  (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[15]),
    .I1(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[14]),
    .I2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[16]),
    .I3(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[15]),
    .I4(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[17]),
    .I5(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[16]),
    .O
(\Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_251_o_lut<2>_4026 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_251_o_cy<2>  (
    .CI
(\Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_251_o_cy<1>_4025 )
,
    .DI(basesoc_sdram_tccdcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_251_o_lut<2>_4026 )
,
    .O
(\Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_251_o_cy<2>_4027 )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_251_o_lut<3>  (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[18]),
    .I1(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[17]),
    .I2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[19]),
    .I3(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[18]),
    .I4(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[20]),
    .I5(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[19]),
    .O
(\Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_251_o_lut<3>_4028 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_251_o_cy<3>  (
    .CI
(\Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_251_o_cy<2>_4027 )
,
    .DI(basesoc_sdram_tccdcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_251_o_lut<3>_4028 )
,
    .O
(\Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_251_o_cy<3>_4029 )

  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_251_o_lut<4>  (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[21]),
    .I1(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]),
    .O
(\Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_251_o_lut<4>_4030 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_251_o_cy<4>  (
    .CI
(\Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_251_o_cy<3>_4029 )
,
    .DI(basesoc_sdram_tccdcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_251_o_lut<4>_4030 )
,
    .O
(\basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_251_o )

  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3851_lut<0>  (
    .I0(basesoc_uart_phy_phase_accumulator_tx[0]),
    .I1(basesoc_uart_phy_storage_full[0]),
    .O(Madd_n3851_lut[0])
  );
  MUXCY   \Madd_n3851_cy<0>  (
    .CI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .DI(basesoc_uart_phy_phase_accumulator_tx[0]),
    .S(Madd_n3851_lut[0]),
    .O(Madd_n3851_cy[0])
  );
  XORCY   \Madd_n3851_xor<0>  (
    .CI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .LI(Madd_n3851_lut[0]),
    .O(n3851[0])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3851_lut<1>  (
    .I0(basesoc_uart_phy_phase_accumulator_tx[1]),
    .I1(basesoc_uart_phy_storage_full[1]),
    .O(Madd_n3851_lut[1])
  );
  MUXCY   \Madd_n3851_cy<1>  (
    .CI(Madd_n3851_cy[0]),
    .DI(basesoc_uart_phy_phase_accumulator_tx[1]),
    .S(Madd_n3851_lut[1]),
    .O(Madd_n3851_cy[1])
  );
  XORCY   \Madd_n3851_xor<1>  (
    .CI(Madd_n3851_cy[0]),
    .LI(Madd_n3851_lut[1]),
    .O(n3851[1])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3851_lut<2>  (
    .I0(basesoc_uart_phy_phase_accumulator_tx[2]),
    .I1(basesoc_uart_phy_storage_full[2]),
    .O(Madd_n3851_lut[2])
  );
  MUXCY   \Madd_n3851_cy<2>  (
    .CI(Madd_n3851_cy[1]),
    .DI(basesoc_uart_phy_phase_accumulator_tx[2]),
    .S(Madd_n3851_lut[2]),
    .O(Madd_n3851_cy[2])
  );
  XORCY   \Madd_n3851_xor<2>  (
    .CI(Madd_n3851_cy[1]),
    .LI(Madd_n3851_lut[2]),
    .O(n3851[2])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3851_lut<3>  (
    .I0(basesoc_uart_phy_phase_accumulator_tx[3]),
    .I1(basesoc_uart_phy_storage_full[3]),
    .O(Madd_n3851_lut[3])
  );
  MUXCY   \Madd_n3851_cy<3>  (
    .CI(Madd_n3851_cy[2]),
    .DI(basesoc_uart_phy_phase_accumulator_tx[3]),
    .S(Madd_n3851_lut[3]),
    .O(Madd_n3851_cy[3])
  );
  XORCY   \Madd_n3851_xor<3>  (
    .CI(Madd_n3851_cy[2]),
    .LI(Madd_n3851_lut[3]),
    .O(n3851[3])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3851_lut<4>  (
    .I0(basesoc_uart_phy_phase_accumulator_tx[4]),
    .I1(basesoc_uart_phy_storage_full[4]),
    .O(Madd_n3851_lut[4])
  );
  MUXCY   \Madd_n3851_cy<4>  (
    .CI(Madd_n3851_cy[3]),
    .DI(basesoc_uart_phy_phase_accumulator_tx[4]),
    .S(Madd_n3851_lut[4]),
    .O(Madd_n3851_cy[4])
  );
  XORCY   \Madd_n3851_xor<4>  (
    .CI(Madd_n3851_cy[3]),
    .LI(Madd_n3851_lut[4]),
    .O(n3851[4])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3851_lut<5>  (
    .I0(basesoc_uart_phy_phase_accumulator_tx[5]),
    .I1(basesoc_uart_phy_storage_full[5]),
    .O(Madd_n3851_lut[5])
  );
  MUXCY   \Madd_n3851_cy<5>  (
    .CI(Madd_n3851_cy[4]),
    .DI(basesoc_uart_phy_phase_accumulator_tx[5]),
    .S(Madd_n3851_lut[5]),
    .O(Madd_n3851_cy[5])
  );
  XORCY   \Madd_n3851_xor<5>  (
    .CI(Madd_n3851_cy[4]),
    .LI(Madd_n3851_lut[5]),
    .O(n3851[5])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3851_lut<6>  (
    .I0(basesoc_uart_phy_phase_accumulator_tx[6]),
    .I1(basesoc_uart_phy_storage_full[6]),
    .O(Madd_n3851_lut[6])
  );
  MUXCY   \Madd_n3851_cy<6>  (
    .CI(Madd_n3851_cy[5]),
    .DI(basesoc_uart_phy_phase_accumulator_tx[6]),
    .S(Madd_n3851_lut[6]),
    .O(Madd_n3851_cy[6])
  );
  XORCY   \Madd_n3851_xor<6>  (
    .CI(Madd_n3851_cy[5]),
    .LI(Madd_n3851_lut[6]),
    .O(n3851[6])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3851_lut<7>  (
    .I0(basesoc_uart_phy_phase_accumulator_tx[7]),
    .I1(basesoc_uart_phy_storage_full[7]),
    .O(Madd_n3851_lut[7])
  );
  MUXCY   \Madd_n3851_cy<7>  (
    .CI(Madd_n3851_cy[6]),
    .DI(basesoc_uart_phy_phase_accumulator_tx[7]),
    .S(Madd_n3851_lut[7]),
    .O(Madd_n3851_cy[7])
  );
  XORCY   \Madd_n3851_xor<7>  (
    .CI(Madd_n3851_cy[6]),
    .LI(Madd_n3851_lut[7]),
    .O(n3851[7])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3851_lut<8>  (
    .I0(basesoc_uart_phy_phase_accumulator_tx[8]),
    .I1(basesoc_uart_phy_storage_full_8_1614),
    .O(Madd_n3851_lut[8])
  );
  MUXCY   \Madd_n3851_cy<8>  (
    .CI(Madd_n3851_cy[7]),
    .DI(basesoc_uart_phy_phase_accumulator_tx[8]),
    .S(Madd_n3851_lut[8]),
    .O(Madd_n3851_cy[8])
  );
  XORCY   \Madd_n3851_xor<8>  (
    .CI(Madd_n3851_cy[7]),
    .LI(Madd_n3851_lut[8]),
    .O(n3851[8])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3851_lut<9>  (
    .I0(basesoc_uart_phy_phase_accumulator_tx[9]),
    .I1(basesoc_uart_phy_storage_full_9_1590),
    .O(Madd_n3851_lut[9])
  );
  MUXCY   \Madd_n3851_cy<9>  (
    .CI(Madd_n3851_cy[8]),
    .DI(basesoc_uart_phy_phase_accumulator_tx[9]),
    .S(Madd_n3851_lut[9]),
    .O(Madd_n3851_cy[9])
  );
  XORCY   \Madd_n3851_xor<9>  (
    .CI(Madd_n3851_cy[8]),
    .LI(Madd_n3851_lut[9]),
    .O(n3851[9])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3851_lut<10>  (
    .I0(basesoc_uart_phy_phase_accumulator_tx[10]),
    .I1(basesoc_uart_phy_storage_full_10_1589),
    .O(Madd_n3851_lut[10])
  );
  MUXCY   \Madd_n3851_cy<10>  (
    .CI(Madd_n3851_cy[9]),
    .DI(basesoc_uart_phy_phase_accumulator_tx[10]),
    .S(Madd_n3851_lut[10]),
    .O(Madd_n3851_cy[10])
  );
  XORCY   \Madd_n3851_xor<10>  (
    .CI(Madd_n3851_cy[9]),
    .LI(Madd_n3851_lut[10]),
    .O(n3851[10])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3851_lut<11>  (
    .I0(basesoc_uart_phy_phase_accumulator_tx[11]),
    .I1(basesoc_uart_phy_storage_full_11_1613),
    .O(Madd_n3851_lut[11])
  );
  MUXCY   \Madd_n3851_cy<11>  (
    .CI(Madd_n3851_cy[10]),
    .DI(basesoc_uart_phy_phase_accumulator_tx[11]),
    .S(Madd_n3851_lut[11]),
    .O(Madd_n3851_cy[11])
  );
  XORCY   \Madd_n3851_xor<11>  (
    .CI(Madd_n3851_cy[10]),
    .LI(Madd_n3851_lut[11]),
    .O(n3851[11])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3851_lut<12>  (
    .I0(basesoc_uart_phy_phase_accumulator_tx[12]),
    .I1(basesoc_uart_phy_storage_full_12_1612),
    .O(Madd_n3851_lut[12])
  );
  MUXCY   \Madd_n3851_cy<12>  (
    .CI(Madd_n3851_cy[11]),
    .DI(basesoc_uart_phy_phase_accumulator_tx[12]),
    .S(Madd_n3851_lut[12]),
    .O(Madd_n3851_cy[12])
  );
  XORCY   \Madd_n3851_xor<12>  (
    .CI(Madd_n3851_cy[11]),
    .LI(Madd_n3851_lut[12]),
    .O(n3851[12])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3851_lut<13>  (
    .I0(basesoc_uart_phy_phase_accumulator_tx[13]),
    .I1(basesoc_uart_phy_storage_full_13_1588),
    .O(Madd_n3851_lut[13])
  );
  MUXCY   \Madd_n3851_cy<13>  (
    .CI(Madd_n3851_cy[12]),
    .DI(basesoc_uart_phy_phase_accumulator_tx[13]),
    .S(Madd_n3851_lut[13]),
    .O(Madd_n3851_cy[13])
  );
  XORCY   \Madd_n3851_xor<13>  (
    .CI(Madd_n3851_cy[12]),
    .LI(Madd_n3851_lut[13]),
    .O(n3851[13])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3851_lut<14>  (
    .I0(basesoc_uart_phy_phase_accumulator_tx[14]),
    .I1(basesoc_uart_phy_storage_full_14_1587),
    .O(Madd_n3851_lut[14])
  );
  MUXCY   \Madd_n3851_cy<14>  (
    .CI(Madd_n3851_cy[13]),
    .DI(basesoc_uart_phy_phase_accumulator_tx[14]),
    .S(Madd_n3851_lut[14]),
    .O(Madd_n3851_cy[14])
  );
  XORCY   \Madd_n3851_xor<14>  (
    .CI(Madd_n3851_cy[13]),
    .LI(Madd_n3851_lut[14]),
    .O(n3851[14])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3851_lut<15>  (
    .I0(basesoc_uart_phy_phase_accumulator_tx[15]),
    .I1(basesoc_uart_phy_storage_full_15_1586),
    .O(Madd_n3851_lut[15])
  );
  MUXCY   \Madd_n3851_cy<15>  (
    .CI(Madd_n3851_cy[14]),
    .DI(basesoc_uart_phy_phase_accumulator_tx[15]),
    .S(Madd_n3851_lut[15]),
    .O(Madd_n3851_cy[15])
  );
  XORCY   \Madd_n3851_xor<15>  (
    .CI(Madd_n3851_cy[14]),
    .LI(Madd_n3851_lut[15]),
    .O(n3851[15])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3851_lut<16>  (
    .I0(basesoc_uart_phy_phase_accumulator_tx[16]),
    .I1(basesoc_uart_phy_storage_full_16_1611),
    .O(Madd_n3851_lut[16])
  );
  MUXCY   \Madd_n3851_cy<16>  (
    .CI(Madd_n3851_cy[15]),
    .DI(basesoc_uart_phy_phase_accumulator_tx[16]),
    .S(Madd_n3851_lut[16]),
    .O(Madd_n3851_cy[16])
  );
  XORCY   \Madd_n3851_xor<16>  (
    .CI(Madd_n3851_cy[15]),
    .LI(Madd_n3851_lut[16]),
    .O(n3851[16])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3851_lut<17>  (
    .I0(basesoc_uart_phy_phase_accumulator_tx[17]),
    .I1(basesoc_uart_phy_storage_full_17_1610),
    .O(Madd_n3851_lut[17])
  );
  MUXCY   \Madd_n3851_cy<17>  (
    .CI(Madd_n3851_cy[16]),
    .DI(basesoc_uart_phy_phase_accumulator_tx[17]),
    .S(Madd_n3851_lut[17]),
    .O(Madd_n3851_cy[17])
  );
  XORCY   \Madd_n3851_xor<17>  (
    .CI(Madd_n3851_cy[16]),
    .LI(Madd_n3851_lut[17]),
    .O(n3851[17])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3851_lut<18>  (
    .I0(basesoc_uart_phy_phase_accumulator_tx[18]),
    .I1(basesoc_uart_phy_storage_full_18_1609),
    .O(Madd_n3851_lut[18])
  );
  MUXCY   \Madd_n3851_cy<18>  (
    .CI(Madd_n3851_cy[17]),
    .DI(basesoc_uart_phy_phase_accumulator_tx[18]),
    .S(Madd_n3851_lut[18]),
    .O(Madd_n3851_cy[18])
  );
  XORCY   \Madd_n3851_xor<18>  (
    .CI(Madd_n3851_cy[17]),
    .LI(Madd_n3851_lut[18]),
    .O(n3851[18])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3851_lut<19>  (
    .I0(basesoc_uart_phy_phase_accumulator_tx[19]),
    .I1(basesoc_uart_phy_storage_full_19_1608),
    .O(Madd_n3851_lut[19])
  );
  MUXCY   \Madd_n3851_cy<19>  (
    .CI(Madd_n3851_cy[18]),
    .DI(basesoc_uart_phy_phase_accumulator_tx[19]),
    .S(Madd_n3851_lut[19]),
    .O(Madd_n3851_cy[19])
  );
  XORCY   \Madd_n3851_xor<19>  (
    .CI(Madd_n3851_cy[18]),
    .LI(Madd_n3851_lut[19]),
    .O(n3851[19])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3851_lut<20>  (
    .I0(basesoc_uart_phy_phase_accumulator_tx[20]),
    .I1(basesoc_uart_phy_storage_full_20_1585),
    .O(Madd_n3851_lut[20])
  );
  MUXCY   \Madd_n3851_cy<20>  (
    .CI(Madd_n3851_cy[19]),
    .DI(basesoc_uart_phy_phase_accumulator_tx[20]),
    .S(Madd_n3851_lut[20]),
    .O(Madd_n3851_cy[20])
  );
  XORCY   \Madd_n3851_xor<20>  (
    .CI(Madd_n3851_cy[19]),
    .LI(Madd_n3851_lut[20]),
    .O(n3851[20])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3851_lut<21>  (
    .I0(basesoc_uart_phy_phase_accumulator_tx[21]),
    .I1(basesoc_uart_phy_storage_full_21_1584),
    .O(Madd_n3851_lut[21])
  );
  MUXCY   \Madd_n3851_cy<21>  (
    .CI(Madd_n3851_cy[20]),
    .DI(basesoc_uart_phy_phase_accumulator_tx[21]),
    .S(Madd_n3851_lut[21]),
    .O(Madd_n3851_cy[21])
  );
  XORCY   \Madd_n3851_xor<21>  (
    .CI(Madd_n3851_cy[20]),
    .LI(Madd_n3851_lut[21]),
    .O(n3851[21])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3851_lut<22>  (
    .I0(basesoc_uart_phy_phase_accumulator_tx[22]),
    .I1(basesoc_uart_phy_storage_full_22_1583),
    .O(Madd_n3851_lut[22])
  );
  MUXCY   \Madd_n3851_cy<22>  (
    .CI(Madd_n3851_cy[21]),
    .DI(basesoc_uart_phy_phase_accumulator_tx[22]),
    .S(Madd_n3851_lut[22]),
    .O(Madd_n3851_cy[22])
  );
  XORCY   \Madd_n3851_xor<22>  (
    .CI(Madd_n3851_cy[21]),
    .LI(Madd_n3851_lut[22]),
    .O(n3851[22])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3851_lut<23>  (
    .I0(basesoc_uart_phy_phase_accumulator_tx[23]),
    .I1(basesoc_uart_phy_storage_full_23_1582),
    .O(Madd_n3851_lut[23])
  );
  MUXCY   \Madd_n3851_cy<23>  (
    .CI(Madd_n3851_cy[22]),
    .DI(basesoc_uart_phy_phase_accumulator_tx[23]),
    .S(Madd_n3851_lut[23]),
    .O(Madd_n3851_cy[23])
  );
  XORCY   \Madd_n3851_xor<23>  (
    .CI(Madd_n3851_cy[22]),
    .LI(Madd_n3851_lut[23]),
    .O(n3851[23])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3851_lut<24>  (
    .I0(basesoc_uart_phy_phase_accumulator_tx[24]),
    .I1(basesoc_uart_phy_storage_full_24_1845),
    .O(Madd_n3851_lut[24])
  );
  MUXCY   \Madd_n3851_cy<24>  (
    .CI(Madd_n3851_cy[23]),
    .DI(basesoc_uart_phy_phase_accumulator_tx[24]),
    .S(Madd_n3851_lut[24]),
    .O(Madd_n3851_cy[24])
  );
  XORCY   \Madd_n3851_xor<24>  (
    .CI(Madd_n3851_cy[23]),
    .LI(Madd_n3851_lut[24]),
    .O(n3851[24])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3851_lut<25>  (
    .I0(basesoc_uart_phy_phase_accumulator_tx[25]),
    .I1(basesoc_uart_phy_storage_full_25_1844),
    .O(Madd_n3851_lut[25])
  );
  MUXCY   \Madd_n3851_cy<25>  (
    .CI(Madd_n3851_cy[24]),
    .DI(basesoc_uart_phy_phase_accumulator_tx[25]),
    .S(Madd_n3851_lut[25]),
    .O(Madd_n3851_cy[25])
  );
  XORCY   \Madd_n3851_xor<25>  (
    .CI(Madd_n3851_cy[24]),
    .LI(Madd_n3851_lut[25]),
    .O(n3851[25])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3851_lut<26>  (
    .I0(basesoc_uart_phy_phase_accumulator_tx[26]),
    .I1(basesoc_uart_phy_storage_full_26_1843),
    .O(Madd_n3851_lut[26])
  );
  MUXCY   \Madd_n3851_cy<26>  (
    .CI(Madd_n3851_cy[25]),
    .DI(basesoc_uart_phy_phase_accumulator_tx[26]),
    .S(Madd_n3851_lut[26]),
    .O(Madd_n3851_cy[26])
  );
  XORCY   \Madd_n3851_xor<26>  (
    .CI(Madd_n3851_cy[25]),
    .LI(Madd_n3851_lut[26]),
    .O(n3851[26])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3851_lut<27>  (
    .I0(basesoc_uart_phy_phase_accumulator_tx[27]),
    .I1(basesoc_uart_phy_storage_full_27_1842),
    .O(Madd_n3851_lut[27])
  );
  MUXCY   \Madd_n3851_cy<27>  (
    .CI(Madd_n3851_cy[26]),
    .DI(basesoc_uart_phy_phase_accumulator_tx[27]),
    .S(Madd_n3851_lut[27]),
    .O(Madd_n3851_cy[27])
  );
  XORCY   \Madd_n3851_xor<27>  (
    .CI(Madd_n3851_cy[26]),
    .LI(Madd_n3851_lut[27]),
    .O(n3851[27])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3851_lut<28>  (
    .I0(basesoc_uart_phy_phase_accumulator_tx[28]),
    .I1(basesoc_uart_phy_storage_full_28_1841),
    .O(Madd_n3851_lut[28])
  );
  MUXCY   \Madd_n3851_cy<28>  (
    .CI(Madd_n3851_cy[27]),
    .DI(basesoc_uart_phy_phase_accumulator_tx[28]),
    .S(Madd_n3851_lut[28]),
    .O(Madd_n3851_cy[28])
  );
  XORCY   \Madd_n3851_xor<28>  (
    .CI(Madd_n3851_cy[27]),
    .LI(Madd_n3851_lut[28]),
    .O(n3851[28])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3851_lut<29>  (
    .I0(basesoc_uart_phy_phase_accumulator_tx[29]),
    .I1(basesoc_uart_phy_storage_full_29_1840),
    .O(Madd_n3851_lut[29])
  );
  MUXCY   \Madd_n3851_cy<29>  (
    .CI(Madd_n3851_cy[28]),
    .DI(basesoc_uart_phy_phase_accumulator_tx[29]),
    .S(Madd_n3851_lut[29]),
    .O(Madd_n3851_cy[29])
  );
  XORCY   \Madd_n3851_xor<29>  (
    .CI(Madd_n3851_cy[28]),
    .LI(Madd_n3851_lut[29]),
    .O(n3851[29])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3851_lut<30>  (
    .I0(basesoc_uart_phy_phase_accumulator_tx[30]),
    .I1(basesoc_uart_phy_storage_full_30_1839),
    .O(Madd_n3851_lut[30])
  );
  MUXCY   \Madd_n3851_cy<30>  (
    .CI(Madd_n3851_cy[29]),
    .DI(basesoc_uart_phy_phase_accumulator_tx[30]),
    .S(Madd_n3851_lut[30]),
    .O(Madd_n3851_cy[30])
  );
  XORCY   \Madd_n3851_xor<30>  (
    .CI(Madd_n3851_cy[29]),
    .LI(Madd_n3851_lut[30]),
    .O(n3851[30])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3851_lut<31>  (
    .I0(basesoc_uart_phy_phase_accumulator_tx[31]),
    .I1(basesoc_uart_phy_storage_full_31_1838),
    .O(Madd_n3851_lut[31])
  );
  MUXCY   \Madd_n3851_cy<31>  (
    .CI(Madd_n3851_cy[30]),
    .DI(basesoc_uart_phy_phase_accumulator_tx[31]),
    .S(Madd_n3851_lut[31]),
    .O(Madd_n3851_cy[31])
  );
  XORCY   \Madd_n3851_xor<31>  (
    .CI(Madd_n3851_cy[30]),
    .LI(Madd_n3851_lut[31]),
    .O(n3851[31])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3856_lut<0>  (
    .I0(basesoc_uart_phy_phase_accumulator_rx[0]),
    .I1(basesoc_uart_phy_storage_full[0]),
    .O(Madd_n3856_lut[0])
  );
  MUXCY   \Madd_n3856_cy<0>  (
    .CI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .DI(basesoc_uart_phy_phase_accumulator_rx[0]),
    .S(Madd_n3856_lut[0]),
    .O(Madd_n3856_cy[0])
  );
  XORCY   \Madd_n3856_xor<0>  (
    .CI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .LI(Madd_n3856_lut[0]),
    .O(n3856[0])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3856_lut<1>  (
    .I0(basesoc_uart_phy_phase_accumulator_rx[1]),
    .I1(basesoc_uart_phy_storage_full[1]),
    .O(Madd_n3856_lut[1])
  );
  MUXCY   \Madd_n3856_cy<1>  (
    .CI(Madd_n3856_cy[0]),
    .DI(basesoc_uart_phy_phase_accumulator_rx[1]),
    .S(Madd_n3856_lut[1]),
    .O(Madd_n3856_cy[1])
  );
  XORCY   \Madd_n3856_xor<1>  (
    .CI(Madd_n3856_cy[0]),
    .LI(Madd_n3856_lut[1]),
    .O(n3856[1])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3856_lut<2>  (
    .I0(basesoc_uart_phy_phase_accumulator_rx[2]),
    .I1(basesoc_uart_phy_storage_full[2]),
    .O(Madd_n3856_lut[2])
  );
  MUXCY   \Madd_n3856_cy<2>  (
    .CI(Madd_n3856_cy[1]),
    .DI(basesoc_uart_phy_phase_accumulator_rx[2]),
    .S(Madd_n3856_lut[2]),
    .O(Madd_n3856_cy[2])
  );
  XORCY   \Madd_n3856_xor<2>  (
    .CI(Madd_n3856_cy[1]),
    .LI(Madd_n3856_lut[2]),
    .O(n3856[2])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3856_lut<3>  (
    .I0(basesoc_uart_phy_phase_accumulator_rx[3]),
    .I1(basesoc_uart_phy_storage_full[3]),
    .O(Madd_n3856_lut[3])
  );
  MUXCY   \Madd_n3856_cy<3>  (
    .CI(Madd_n3856_cy[2]),
    .DI(basesoc_uart_phy_phase_accumulator_rx[3]),
    .S(Madd_n3856_lut[3]),
    .O(Madd_n3856_cy[3])
  );
  XORCY   \Madd_n3856_xor<3>  (
    .CI(Madd_n3856_cy[2]),
    .LI(Madd_n3856_lut[3]),
    .O(n3856[3])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3856_lut<4>  (
    .I0(basesoc_uart_phy_phase_accumulator_rx[4]),
    .I1(basesoc_uart_phy_storage_full[4]),
    .O(Madd_n3856_lut[4])
  );
  MUXCY   \Madd_n3856_cy<4>  (
    .CI(Madd_n3856_cy[3]),
    .DI(basesoc_uart_phy_phase_accumulator_rx[4]),
    .S(Madd_n3856_lut[4]),
    .O(Madd_n3856_cy[4])
  );
  XORCY   \Madd_n3856_xor<4>  (
    .CI(Madd_n3856_cy[3]),
    .LI(Madd_n3856_lut[4]),
    .O(n3856[4])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3856_lut<5>  (
    .I0(basesoc_uart_phy_phase_accumulator_rx[5]),
    .I1(basesoc_uart_phy_storage_full[5]),
    .O(Madd_n3856_lut[5])
  );
  MUXCY   \Madd_n3856_cy<5>  (
    .CI(Madd_n3856_cy[4]),
    .DI(basesoc_uart_phy_phase_accumulator_rx[5]),
    .S(Madd_n3856_lut[5]),
    .O(Madd_n3856_cy[5])
  );
  XORCY   \Madd_n3856_xor<5>  (
    .CI(Madd_n3856_cy[4]),
    .LI(Madd_n3856_lut[5]),
    .O(n3856[5])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3856_lut<6>  (
    .I0(basesoc_uart_phy_phase_accumulator_rx[6]),
    .I1(basesoc_uart_phy_storage_full[6]),
    .O(Madd_n3856_lut[6])
  );
  MUXCY   \Madd_n3856_cy<6>  (
    .CI(Madd_n3856_cy[5]),
    .DI(basesoc_uart_phy_phase_accumulator_rx[6]),
    .S(Madd_n3856_lut[6]),
    .O(Madd_n3856_cy[6])
  );
  XORCY   \Madd_n3856_xor<6>  (
    .CI(Madd_n3856_cy[5]),
    .LI(Madd_n3856_lut[6]),
    .O(n3856[6])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3856_lut<7>  (
    .I0(basesoc_uart_phy_phase_accumulator_rx[7]),
    .I1(basesoc_uart_phy_storage_full[7]),
    .O(Madd_n3856_lut[7])
  );
  MUXCY   \Madd_n3856_cy<7>  (
    .CI(Madd_n3856_cy[6]),
    .DI(basesoc_uart_phy_phase_accumulator_rx[7]),
    .S(Madd_n3856_lut[7]),
    .O(Madd_n3856_cy[7])
  );
  XORCY   \Madd_n3856_xor<7>  (
    .CI(Madd_n3856_cy[6]),
    .LI(Madd_n3856_lut[7]),
    .O(n3856[7])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3856_lut<8>  (
    .I0(basesoc_uart_phy_phase_accumulator_rx[8]),
    .I1(basesoc_uart_phy_storage_full_8_1614),
    .O(Madd_n3856_lut[8])
  );
  MUXCY   \Madd_n3856_cy<8>  (
    .CI(Madd_n3856_cy[7]),
    .DI(basesoc_uart_phy_phase_accumulator_rx[8]),
    .S(Madd_n3856_lut[8]),
    .O(Madd_n3856_cy[8])
  );
  XORCY   \Madd_n3856_xor<8>  (
    .CI(Madd_n3856_cy[7]),
    .LI(Madd_n3856_lut[8]),
    .O(n3856[8])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3856_lut<9>  (
    .I0(basesoc_uart_phy_phase_accumulator_rx[9]),
    .I1(basesoc_uart_phy_storage_full_9_1590),
    .O(Madd_n3856_lut[9])
  );
  MUXCY   \Madd_n3856_cy<9>  (
    .CI(Madd_n3856_cy[8]),
    .DI(basesoc_uart_phy_phase_accumulator_rx[9]),
    .S(Madd_n3856_lut[9]),
    .O(Madd_n3856_cy[9])
  );
  XORCY   \Madd_n3856_xor<9>  (
    .CI(Madd_n3856_cy[8]),
    .LI(Madd_n3856_lut[9]),
    .O(n3856[9])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3856_lut<10>  (
    .I0(basesoc_uart_phy_phase_accumulator_rx[10]),
    .I1(basesoc_uart_phy_storage_full_10_1589),
    .O(Madd_n3856_lut[10])
  );
  MUXCY   \Madd_n3856_cy<10>  (
    .CI(Madd_n3856_cy[9]),
    .DI(basesoc_uart_phy_phase_accumulator_rx[10]),
    .S(Madd_n3856_lut[10]),
    .O(Madd_n3856_cy[10])
  );
  XORCY   \Madd_n3856_xor<10>  (
    .CI(Madd_n3856_cy[9]),
    .LI(Madd_n3856_lut[10]),
    .O(n3856[10])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3856_lut<11>  (
    .I0(basesoc_uart_phy_phase_accumulator_rx[11]),
    .I1(basesoc_uart_phy_storage_full_11_1613),
    .O(Madd_n3856_lut[11])
  );
  MUXCY   \Madd_n3856_cy<11>  (
    .CI(Madd_n3856_cy[10]),
    .DI(basesoc_uart_phy_phase_accumulator_rx[11]),
    .S(Madd_n3856_lut[11]),
    .O(Madd_n3856_cy[11])
  );
  XORCY   \Madd_n3856_xor<11>  (
    .CI(Madd_n3856_cy[10]),
    .LI(Madd_n3856_lut[11]),
    .O(n3856[11])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3856_lut<12>  (
    .I0(basesoc_uart_phy_phase_accumulator_rx[12]),
    .I1(basesoc_uart_phy_storage_full_12_1612),
    .O(Madd_n3856_lut[12])
  );
  MUXCY   \Madd_n3856_cy<12>  (
    .CI(Madd_n3856_cy[11]),
    .DI(basesoc_uart_phy_phase_accumulator_rx[12]),
    .S(Madd_n3856_lut[12]),
    .O(Madd_n3856_cy[12])
  );
  XORCY   \Madd_n3856_xor<12>  (
    .CI(Madd_n3856_cy[11]),
    .LI(Madd_n3856_lut[12]),
    .O(n3856[12])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3856_lut<13>  (
    .I0(basesoc_uart_phy_phase_accumulator_rx[13]),
    .I1(basesoc_uart_phy_storage_full_13_1588),
    .O(Madd_n3856_lut[13])
  );
  MUXCY   \Madd_n3856_cy<13>  (
    .CI(Madd_n3856_cy[12]),
    .DI(basesoc_uart_phy_phase_accumulator_rx[13]),
    .S(Madd_n3856_lut[13]),
    .O(Madd_n3856_cy[13])
  );
  XORCY   \Madd_n3856_xor<13>  (
    .CI(Madd_n3856_cy[12]),
    .LI(Madd_n3856_lut[13]),
    .O(n3856[13])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3856_lut<14>  (
    .I0(basesoc_uart_phy_phase_accumulator_rx[14]),
    .I1(basesoc_uart_phy_storage_full_14_1587),
    .O(Madd_n3856_lut[14])
  );
  MUXCY   \Madd_n3856_cy<14>  (
    .CI(Madd_n3856_cy[13]),
    .DI(basesoc_uart_phy_phase_accumulator_rx[14]),
    .S(Madd_n3856_lut[14]),
    .O(Madd_n3856_cy[14])
  );
  XORCY   \Madd_n3856_xor<14>  (
    .CI(Madd_n3856_cy[13]),
    .LI(Madd_n3856_lut[14]),
    .O(n3856[14])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3856_lut<15>  (
    .I0(basesoc_uart_phy_phase_accumulator_rx[15]),
    .I1(basesoc_uart_phy_storage_full_15_1586),
    .O(Madd_n3856_lut[15])
  );
  MUXCY   \Madd_n3856_cy<15>  (
    .CI(Madd_n3856_cy[14]),
    .DI(basesoc_uart_phy_phase_accumulator_rx[15]),
    .S(Madd_n3856_lut[15]),
    .O(Madd_n3856_cy[15])
  );
  XORCY   \Madd_n3856_xor<15>  (
    .CI(Madd_n3856_cy[14]),
    .LI(Madd_n3856_lut[15]),
    .O(n3856[15])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3856_lut<16>  (
    .I0(basesoc_uart_phy_phase_accumulator_rx[16]),
    .I1(basesoc_uart_phy_storage_full_16_1611),
    .O(Madd_n3856_lut[16])
  );
  MUXCY   \Madd_n3856_cy<16>  (
    .CI(Madd_n3856_cy[15]),
    .DI(basesoc_uart_phy_phase_accumulator_rx[16]),
    .S(Madd_n3856_lut[16]),
    .O(Madd_n3856_cy[16])
  );
  XORCY   \Madd_n3856_xor<16>  (
    .CI(Madd_n3856_cy[15]),
    .LI(Madd_n3856_lut[16]),
    .O(n3856[16])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3856_lut<17>  (
    .I0(basesoc_uart_phy_phase_accumulator_rx[17]),
    .I1(basesoc_uart_phy_storage_full_17_1610),
    .O(Madd_n3856_lut[17])
  );
  MUXCY   \Madd_n3856_cy<17>  (
    .CI(Madd_n3856_cy[16]),
    .DI(basesoc_uart_phy_phase_accumulator_rx[17]),
    .S(Madd_n3856_lut[17]),
    .O(Madd_n3856_cy[17])
  );
  XORCY   \Madd_n3856_xor<17>  (
    .CI(Madd_n3856_cy[16]),
    .LI(Madd_n3856_lut[17]),
    .O(n3856[17])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3856_lut<18>  (
    .I0(basesoc_uart_phy_phase_accumulator_rx[18]),
    .I1(basesoc_uart_phy_storage_full_18_1609),
    .O(Madd_n3856_lut[18])
  );
  MUXCY   \Madd_n3856_cy<18>  (
    .CI(Madd_n3856_cy[17]),
    .DI(basesoc_uart_phy_phase_accumulator_rx[18]),
    .S(Madd_n3856_lut[18]),
    .O(Madd_n3856_cy[18])
  );
  XORCY   \Madd_n3856_xor<18>  (
    .CI(Madd_n3856_cy[17]),
    .LI(Madd_n3856_lut[18]),
    .O(n3856[18])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3856_lut<19>  (
    .I0(basesoc_uart_phy_phase_accumulator_rx[19]),
    .I1(basesoc_uart_phy_storage_full_19_1608),
    .O(Madd_n3856_lut[19])
  );
  MUXCY   \Madd_n3856_cy<19>  (
    .CI(Madd_n3856_cy[18]),
    .DI(basesoc_uart_phy_phase_accumulator_rx[19]),
    .S(Madd_n3856_lut[19]),
    .O(Madd_n3856_cy[19])
  );
  XORCY   \Madd_n3856_xor<19>  (
    .CI(Madd_n3856_cy[18]),
    .LI(Madd_n3856_lut[19]),
    .O(n3856[19])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3856_lut<20>  (
    .I0(basesoc_uart_phy_phase_accumulator_rx[20]),
    .I1(basesoc_uart_phy_storage_full_20_1585),
    .O(Madd_n3856_lut[20])
  );
  MUXCY   \Madd_n3856_cy<20>  (
    .CI(Madd_n3856_cy[19]),
    .DI(basesoc_uart_phy_phase_accumulator_rx[20]),
    .S(Madd_n3856_lut[20]),
    .O(Madd_n3856_cy[20])
  );
  XORCY   \Madd_n3856_xor<20>  (
    .CI(Madd_n3856_cy[19]),
    .LI(Madd_n3856_lut[20]),
    .O(n3856[20])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3856_lut<21>  (
    .I0(basesoc_uart_phy_phase_accumulator_rx[21]),
    .I1(basesoc_uart_phy_storage_full_21_1584),
    .O(Madd_n3856_lut[21])
  );
  MUXCY   \Madd_n3856_cy<21>  (
    .CI(Madd_n3856_cy[20]),
    .DI(basesoc_uart_phy_phase_accumulator_rx[21]),
    .S(Madd_n3856_lut[21]),
    .O(Madd_n3856_cy[21])
  );
  XORCY   \Madd_n3856_xor<21>  (
    .CI(Madd_n3856_cy[20]),
    .LI(Madd_n3856_lut[21]),
    .O(n3856[21])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3856_lut<22>  (
    .I0(basesoc_uart_phy_phase_accumulator_rx[22]),
    .I1(basesoc_uart_phy_storage_full_22_1583),
    .O(Madd_n3856_lut[22])
  );
  MUXCY   \Madd_n3856_cy<22>  (
    .CI(Madd_n3856_cy[21]),
    .DI(basesoc_uart_phy_phase_accumulator_rx[22]),
    .S(Madd_n3856_lut[22]),
    .O(Madd_n3856_cy[22])
  );
  XORCY   \Madd_n3856_xor<22>  (
    .CI(Madd_n3856_cy[21]),
    .LI(Madd_n3856_lut[22]),
    .O(n3856[22])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3856_lut<23>  (
    .I0(basesoc_uart_phy_phase_accumulator_rx[23]),
    .I1(basesoc_uart_phy_storage_full_23_1582),
    .O(Madd_n3856_lut[23])
  );
  MUXCY   \Madd_n3856_cy<23>  (
    .CI(Madd_n3856_cy[22]),
    .DI(basesoc_uart_phy_phase_accumulator_rx[23]),
    .S(Madd_n3856_lut[23]),
    .O(Madd_n3856_cy[23])
  );
  XORCY   \Madd_n3856_xor<23>  (
    .CI(Madd_n3856_cy[22]),
    .LI(Madd_n3856_lut[23]),
    .O(n3856[23])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3856_lut<24>  (
    .I0(basesoc_uart_phy_phase_accumulator_rx[24]),
    .I1(basesoc_uart_phy_storage_full_24_1845),
    .O(Madd_n3856_lut[24])
  );
  MUXCY   \Madd_n3856_cy<24>  (
    .CI(Madd_n3856_cy[23]),
    .DI(basesoc_uart_phy_phase_accumulator_rx[24]),
    .S(Madd_n3856_lut[24]),
    .O(Madd_n3856_cy[24])
  );
  XORCY   \Madd_n3856_xor<24>  (
    .CI(Madd_n3856_cy[23]),
    .LI(Madd_n3856_lut[24]),
    .O(n3856[24])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3856_lut<25>  (
    .I0(basesoc_uart_phy_phase_accumulator_rx[25]),
    .I1(basesoc_uart_phy_storage_full_25_1844),
    .O(Madd_n3856_lut[25])
  );
  MUXCY   \Madd_n3856_cy<25>  (
    .CI(Madd_n3856_cy[24]),
    .DI(basesoc_uart_phy_phase_accumulator_rx[25]),
    .S(Madd_n3856_lut[25]),
    .O(Madd_n3856_cy[25])
  );
  XORCY   \Madd_n3856_xor<25>  (
    .CI(Madd_n3856_cy[24]),
    .LI(Madd_n3856_lut[25]),
    .O(n3856[25])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3856_lut<26>  (
    .I0(basesoc_uart_phy_phase_accumulator_rx[26]),
    .I1(basesoc_uart_phy_storage_full_26_1843),
    .O(Madd_n3856_lut[26])
  );
  MUXCY   \Madd_n3856_cy<26>  (
    .CI(Madd_n3856_cy[25]),
    .DI(basesoc_uart_phy_phase_accumulator_rx[26]),
    .S(Madd_n3856_lut[26]),
    .O(Madd_n3856_cy[26])
  );
  XORCY   \Madd_n3856_xor<26>  (
    .CI(Madd_n3856_cy[25]),
    .LI(Madd_n3856_lut[26]),
    .O(n3856[26])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3856_lut<27>  (
    .I0(basesoc_uart_phy_phase_accumulator_rx[27]),
    .I1(basesoc_uart_phy_storage_full_27_1842),
    .O(Madd_n3856_lut[27])
  );
  MUXCY   \Madd_n3856_cy<27>  (
    .CI(Madd_n3856_cy[26]),
    .DI(basesoc_uart_phy_phase_accumulator_rx[27]),
    .S(Madd_n3856_lut[27]),
    .O(Madd_n3856_cy[27])
  );
  XORCY   \Madd_n3856_xor<27>  (
    .CI(Madd_n3856_cy[26]),
    .LI(Madd_n3856_lut[27]),
    .O(n3856[27])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3856_lut<28>  (
    .I0(basesoc_uart_phy_phase_accumulator_rx[28]),
    .I1(basesoc_uart_phy_storage_full_28_1841),
    .O(Madd_n3856_lut[28])
  );
  MUXCY   \Madd_n3856_cy<28>  (
    .CI(Madd_n3856_cy[27]),
    .DI(basesoc_uart_phy_phase_accumulator_rx[28]),
    .S(Madd_n3856_lut[28]),
    .O(Madd_n3856_cy[28])
  );
  XORCY   \Madd_n3856_xor<28>  (
    .CI(Madd_n3856_cy[27]),
    .LI(Madd_n3856_lut[28]),
    .O(n3856[28])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3856_lut<29>  (
    .I0(basesoc_uart_phy_phase_accumulator_rx[29]),
    .I1(basesoc_uart_phy_storage_full_29_1840),
    .O(Madd_n3856_lut[29])
  );
  MUXCY   \Madd_n3856_cy<29>  (
    .CI(Madd_n3856_cy[28]),
    .DI(basesoc_uart_phy_phase_accumulator_rx[29]),
    .S(Madd_n3856_lut[29]),
    .O(Madd_n3856_cy[29])
  );
  XORCY   \Madd_n3856_xor<29>  (
    .CI(Madd_n3856_cy[28]),
    .LI(Madd_n3856_lut[29]),
    .O(n3856[29])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3856_lut<30>  (
    .I0(basesoc_uart_phy_phase_accumulator_rx[30]),
    .I1(basesoc_uart_phy_storage_full_30_1839),
    .O(Madd_n3856_lut[30])
  );
  MUXCY   \Madd_n3856_cy<30>  (
    .CI(Madd_n3856_cy[29]),
    .DI(basesoc_uart_phy_phase_accumulator_rx[30]),
    .S(Madd_n3856_lut[30]),
    .O(Madd_n3856_cy[30])
  );
  XORCY   \Madd_n3856_xor<30>  (
    .CI(Madd_n3856_cy[29]),
    .LI(Madd_n3856_lut[30]),
    .O(n3856[30])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3856_lut<31>  (
    .I0(basesoc_uart_phy_phase_accumulator_rx[31]),
    .I1(basesoc_uart_phy_storage_full_31_1838),
    .O(Madd_n3856_lut[31])
  );
  MUXCY   \Madd_n3856_cy<31>  (
    .CI(Madd_n3856_cy[30]),
    .DI(basesoc_uart_phy_phase_accumulator_rx[31]),
    .S(Madd_n3856_lut[31]),
    .O(Madd_n3856_cy[31])
  );
  XORCY   \Madd_n3856_xor<31>  (
    .CI(Madd_n3856_cy[30]),
    .LI(Madd_n3856_lut[31]),
    .O(n3856[31])
  );
  MUXCY   \Madd_n3906_cy<0>  (
    .CI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Madd_n3906_lut[0]),
    .O(Madd_n3906_cy[0])
  );
  XORCY   \Madd_n3906_xor<0>  (
    .CI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .LI(Madd_n3906_lut[0]),
    .O(\n3906[0] )
  );
  MUXCY   \Madd_n3906_cy<1>  (
    .CI(Madd_n3906_cy[0]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\Madd_n3906_cy<1>_rt_8859 ),
    .O(Madd_n3906_cy[1])
  );
  MUXCY   \Madd_n3906_cy<2>  (
    .CI(Madd_n3906_cy[1]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\Madd_n3906_cy<2>_rt_8860 ),
    .O(Madd_n3906_cy[2])
  );
  XORCY   \Madd_n3906_xor<2>  (
    .CI(Madd_n3906_cy[1]),
    .LI(\Madd_n3906_cy<2>_rt_8860 ),
    .O(\n3906[2] )
  );
  MUXCY   \Madd_n3906_cy<3>  (
    .CI(Madd_n3906_cy[2]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\Madd_n3906_cy<3>_rt_8861 ),
    .O(Madd_n3906_cy[3])
  );
  XORCY   \Madd_n3906_xor<3>  (
    .CI(Madd_n3906_cy[2]),
    .LI(\Madd_n3906_cy<3>_rt_8861 ),
    .O(\n3906[3] )
  );
  MUXCY   \Madd_n3906_cy<4>  (
    .CI(Madd_n3906_cy[3]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\Madd_n3906_cy<4>_rt_8862 ),
    .O(Madd_n3906_cy[4])
  );
  XORCY   \Madd_n3906_xor<4>  (
    .CI(Madd_n3906_cy[3]),
    .LI(\Madd_n3906_cy<4>_rt_8862 ),
    .O(\n3906[4] )
  );
  MUXCY   \Madd_n3906_cy<5>  (
    .CI(Madd_n3906_cy[4]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\Madd_n3906_cy<5>_rt_8863 ),
    .O(Madd_n3906_cy[5])
  );
  XORCY   \Madd_n3906_xor<5>  (
    .CI(Madd_n3906_cy[4]),
    .LI(\Madd_n3906_cy<5>_rt_8863 ),
    .O(\n3906[5] )
  );
  MUXCY   \Madd_n3906_cy<6>  (
    .CI(Madd_n3906_cy[5]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\Madd_n3906_cy<6>_rt_8864 ),
    .O(Madd_n3906_cy[6])
  );
  XORCY   \Madd_n3906_xor<6>  (
    .CI(Madd_n3906_cy[5]),
    .LI(\Madd_n3906_cy<6>_rt_8864 ),
    .O(\n3906[6] )
  );
  MUXCY   \Madd_n3906_cy<7>  (
    .CI(Madd_n3906_cy[6]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\Madd_n3906_cy<7>_rt_8865 ),
    .O(Madd_n3906_cy[7])
  );
  XORCY   \Madd_n3906_xor<7>  (
    .CI(Madd_n3906_cy[6]),
    .LI(\Madd_n3906_cy<7>_rt_8865 ),
    .O(\n3906[7] )
  );
  MUXCY   \Madd_n3906_cy<8>  (
    .CI(Madd_n3906_cy[7]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\Madd_n3906_cy<8>_rt_8866 ),
    .O(Madd_n3906_cy[8])
  );
  XORCY   \Madd_n3906_xor<8>  (
    .CI(Madd_n3906_cy[7]),
    .LI(\Madd_n3906_cy<8>_rt_8866 ),
    .O(\n3906[8] )
  );
  MUXCY   \Madd_n3906_cy<9>  (
    .CI(Madd_n3906_cy[8]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\Madd_n3906_cy<9>_rt_8867 ),
    .O(Madd_n3906_cy[9])
  );
  XORCY   \Madd_n3906_xor<9>  (
    .CI(Madd_n3906_cy[8]),
    .LI(\Madd_n3906_cy<9>_rt_8867 ),
    .O(\n3906[9] )
  );
  MUXCY   \Madd_n3906_cy<10>  (
    .CI(Madd_n3906_cy[9]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\Madd_n3906_cy<10>_rt_8868 ),
    .O(Madd_n3906_cy[10])
  );
  XORCY   \Madd_n3906_xor<10>  (
    .CI(Madd_n3906_cy[9]),
    .LI(\Madd_n3906_cy<10>_rt_8868 ),
    .O(\n3906[10] )
  );
  MUXCY   \Madd_n3906_cy<11>  (
    .CI(Madd_n3906_cy[10]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\Madd_n3906_cy<11>_rt_8869 ),
    .O(Madd_n3906_cy[11])
  );
  XORCY   \Madd_n3906_xor<11>  (
    .CI(Madd_n3906_cy[10]),
    .LI(\Madd_n3906_cy<11>_rt_8869 ),
    .O(\n3906[11] )
  );
  MUXCY   \Madd_n3906_cy<12>  (
    .CI(Madd_n3906_cy[11]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\Madd_n3906_cy<12>_rt_8870 ),
    .O(Madd_n3906_cy[12])
  );
  XORCY   \Madd_n3906_xor<12>  (
    .CI(Madd_n3906_cy[11]),
    .LI(\Madd_n3906_cy<12>_rt_8870 ),
    .O(\n3906[12] )
  );
  MUXCY   \Madd_n3906_cy<13>  (
    .CI(Madd_n3906_cy[12]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\Madd_n3906_cy<13>_rt_8871 ),
    .O(Madd_n3906_cy[13])
  );
  XORCY   \Madd_n3906_xor<13>  (
    .CI(Madd_n3906_cy[12]),
    .LI(\Madd_n3906_cy<13>_rt_8871 ),
    .O(\n3906[13] )
  );
  MUXCY   \Madd_n3906_cy<14>  (
    .CI(Madd_n3906_cy[13]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\Madd_n3906_cy<14>_rt_8872 ),
    .O(Madd_n3906_cy[14])
  );
  XORCY   \Madd_n3906_xor<14>  (
    .CI(Madd_n3906_cy[13]),
    .LI(\Madd_n3906_cy<14>_rt_8872 ),
    .O(\n3906[14] )
  );
  MUXCY   \Madd_n3906_cy<15>  (
    .CI(Madd_n3906_cy[14]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\Madd_n3906_cy<15>_rt_8873 ),
    .O(Madd_n3906_cy[15])
  );
  XORCY   \Madd_n3906_xor<15>  (
    .CI(Madd_n3906_cy[14]),
    .LI(\Madd_n3906_cy<15>_rt_8873 ),
    .O(\n3906[15] )
  );
  MUXCY   \Madd_n3906_cy<16>  (
    .CI(Madd_n3906_cy[15]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\Madd_n3906_cy<16>_rt_8874 ),
    .O(Madd_n3906_cy[16])
  );
  XORCY   \Madd_n3906_xor<16>  (
    .CI(Madd_n3906_cy[15]),
    .LI(\Madd_n3906_cy<16>_rt_8874 ),
    .O(\n3906[16] )
  );
  MUXCY   \Madd_n3906_cy<17>  (
    .CI(Madd_n3906_cy[16]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\Madd_n3906_cy<17>_rt_8875 ),
    .O(Madd_n3906_cy[17])
  );
  XORCY   \Madd_n3906_xor<17>  (
    .CI(Madd_n3906_cy[16]),
    .LI(\Madd_n3906_cy<17>_rt_8875 ),
    .O(\n3906[17] )
  );
  MUXCY   \Madd_n3906_cy<18>  (
    .CI(Madd_n3906_cy[17]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\Madd_n3906_cy<18>_rt_8876 ),
    .O(Madd_n3906_cy[18])
  );
  XORCY   \Madd_n3906_xor<18>  (
    .CI(Madd_n3906_cy[17]),
    .LI(\Madd_n3906_cy<18>_rt_8876 ),
    .O(\n3906[18] )
  );
  MUXCY   \Madd_n3906_cy<19>  (
    .CI(Madd_n3906_cy[18]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\Madd_n3906_cy<19>_rt_8877 ),
    .O(Madd_n3906_cy[19])
  );
  XORCY   \Madd_n3906_xor<19>  (
    .CI(Madd_n3906_cy[18]),
    .LI(\Madd_n3906_cy<19>_rt_8877 ),
    .O(\n3906[19] )
  );
  MUXCY   \Madd_n3906_cy<20>  (
    .CI(Madd_n3906_cy[19]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\Madd_n3906_cy<20>_rt_8878 ),
    .O(Madd_n3906_cy[20])
  );
  XORCY   \Madd_n3906_xor<20>  (
    .CI(Madd_n3906_cy[19]),
    .LI(\Madd_n3906_cy<20>_rt_8878 ),
    .O(\n3906[20] )
  );
  MUXCY   \Madd_n3906_cy<21>  (
    .CI(Madd_n3906_cy[20]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\Madd_n3906_cy<21>_rt_8879 ),
    .O(Madd_n3906_cy[21])
  );
  XORCY   \Madd_n3906_xor<21>  (
    .CI(Madd_n3906_cy[20]),
    .LI(\Madd_n3906_cy<21>_rt_8879 ),
    .O(\n3906[21] )
  );
  MUXCY   \Madd_n3906_cy<22>  (
    .CI(Madd_n3906_cy[21]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\Madd_n3906_cy<22>_rt_8880 ),
    .O(Madd_n3906_cy[22])
  );
  XORCY   \Madd_n3906_xor<22>  (
    .CI(Madd_n3906_cy[21]),
    .LI(\Madd_n3906_cy<22>_rt_8880 ),
    .O(\n3906[22] )
  );
  MUXCY   \Madd_n3906_cy<23>  (
    .CI(Madd_n3906_cy[22]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\Madd_n3906_cy<23>_rt_8881 ),
    .O(Madd_n3906_cy[23])
  );
  XORCY   \Madd_n3906_xor<23>  (
    .CI(Madd_n3906_cy[22]),
    .LI(\Madd_n3906_cy<23>_rt_8881 ),
    .O(\n3906[23] )
  );
  MUXCY   \Mcount_crg_por_cy<0>  (
    .CI(basesoc_sdram_tccdcon_ready),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\Mcount_crg_por_cy<0>_rt_8882 ),
    .O(Mcount_crg_por_cy[0])
  );
  XORCY   \Mcount_crg_por_xor<0>  (
    .CI(basesoc_sdram_tccdcon_ready),
    .LI(\Mcount_crg_por_cy<0>_rt_8882 ),
    .O(Result_10[0])
  );
  MUXCY   \Mcount_crg_por_cy<1>  (
    .CI(Mcount_crg_por_cy[0]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_crg_por_lut[1]),
    .O(Mcount_crg_por_cy[1])
  );
  XORCY   \Mcount_crg_por_xor<1>  (
    .CI(Mcount_crg_por_cy[0]),
    .LI(Mcount_crg_por_lut[1]),
    .O(Result_10[1])
  );
  MUXCY   \Mcount_crg_por_cy<2>  (
    .CI(Mcount_crg_por_cy[1]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_crg_por_lut[2]),
    .O(Mcount_crg_por_cy[2])
  );
  XORCY   \Mcount_crg_por_xor<2>  (
    .CI(Mcount_crg_por_cy[1]),
    .LI(Mcount_crg_por_lut[2]),
    .O(Result_10[2])
  );
  MUXCY   \Mcount_crg_por_cy<3>  (
    .CI(Mcount_crg_por_cy[2]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_crg_por_lut[3]),
    .O(Mcount_crg_por_cy[3])
  );
  XORCY   \Mcount_crg_por_xor<3>  (
    .CI(Mcount_crg_por_cy[2]),
    .LI(Mcount_crg_por_lut[3]),
    .O(Result_10[3])
  );
  MUXCY   \Mcount_crg_por_cy<4>  (
    .CI(Mcount_crg_por_cy[3]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_crg_por_lut[4]),
    .O(Mcount_crg_por_cy[4])
  );
  XORCY   \Mcount_crg_por_xor<4>  (
    .CI(Mcount_crg_por_cy[3]),
    .LI(Mcount_crg_por_lut[4]),
    .O(Result_10[4])
  );
  MUXCY   \Mcount_crg_por_cy<5>  (
    .CI(Mcount_crg_por_cy[4]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_crg_por_lut[5]),
    .O(Mcount_crg_por_cy[5])
  );
  XORCY   \Mcount_crg_por_xor<5>  (
    .CI(Mcount_crg_por_cy[4]),
    .LI(Mcount_crg_por_lut[5]),
    .O(Result_10[5])
  );
  MUXCY   \Mcount_crg_por_cy<6>  (
    .CI(Mcount_crg_por_cy[5]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_crg_por_lut[6]),
    .O(Mcount_crg_por_cy[6])
  );
  XORCY   \Mcount_crg_por_xor<6>  (
    .CI(Mcount_crg_por_cy[5]),
    .LI(Mcount_crg_por_lut[6]),
    .O(Result_10[6])
  );
  MUXCY   \Mcount_crg_por_cy<7>  (
    .CI(Mcount_crg_por_cy[6]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_crg_por_lut[7]),
    .O(Mcount_crg_por_cy[7])
  );
  XORCY   \Mcount_crg_por_xor<7>  (
    .CI(Mcount_crg_por_cy[6]),
    .LI(Mcount_crg_por_lut[7]),
    .O(Result_10[7])
  );
  MUXCY   \Mcount_crg_por_cy<8>  (
    .CI(Mcount_crg_por_cy[7]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_crg_por_lut[8]),
    .O(Mcount_crg_por_cy[8])
  );
  XORCY   \Mcount_crg_por_xor<8>  (
    .CI(Mcount_crg_por_cy[7]),
    .LI(Mcount_crg_por_lut[8]),
    .O(Result_10[8])
  );
  MUXCY   \Mcount_crg_por_cy<9>  (
    .CI(Mcount_crg_por_cy[8]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_crg_por_lut[9]),
    .O(Mcount_crg_por_cy[9])
  );
  XORCY   \Mcount_crg_por_xor<9>  (
    .CI(Mcount_crg_por_cy[8]),
    .LI(Mcount_crg_por_lut[9]),
    .O(Result_10[9])
  );
  XORCY   \Mcount_crg_por_xor<10>  (
    .CI(Mcount_crg_por_cy[9]),
    .LI(Mcount_crg_por_lut[10]),
    .O(Result_10[10])
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<0>  (
    .CI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_basesoc_ctrl_bus_errors_lut[0]),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[0])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<0>  (
    .CI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .LI(Mcount_basesoc_ctrl_bus_errors_lut[0]),
    .O(\Result<0>1 )
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<1>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[0]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<1>_rt_8883 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[1])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<1>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[0]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<1>_rt_8883 ),
    .O(\Result<1>1 )
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<2>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[1]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<2>_rt_8884 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[2])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<2>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[1]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<2>_rt_8884 ),
    .O(\Result<2>1 )
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<3>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[2]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<3>_rt_8885 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[3])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<3>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[2]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<3>_rt_8885 ),
    .O(\Result<3>1 )
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<4>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[3]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<4>_rt_8886 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[4])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<4>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[3]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<4>_rt_8886 ),
    .O(\Result<4>1 )
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<5>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[4]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<5>_rt_8887 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[5])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<5>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[4]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<5>_rt_8887 ),
    .O(\Result<5>1 )
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<6>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[5]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<6>_rt_8888 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[6])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<6>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[5]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<6>_rt_8888 ),
    .O(\Result<6>1 )
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<7>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[6]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<7>_rt_8889 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[7])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<7>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[6]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<7>_rt_8889 ),
    .O(\Result<7>1 )
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<8>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[7]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<8>_rt_8890 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[8])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<8>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[7]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<8>_rt_8890 ),
    .O(\Result<8>1 )
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<9>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[8]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<9>_rt_8891 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[9])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<9>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[8]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<9>_rt_8891 ),
    .O(\Result<9>1 )
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<10>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[9]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<10>_rt_8892 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[10])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<10>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[9]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<10>_rt_8892 ),
    .O(\Result<10>1 )
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<11>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[10]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<11>_rt_8893 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[11])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<11>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[10]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<11>_rt_8893 ),
    .O(Result_10[11])
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<12>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[11]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<12>_rt_8894 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[12])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<12>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[11]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<12>_rt_8894 ),
    .O(Result_10[12])
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<13>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[12]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<13>_rt_8895 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[13])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<13>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[12]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<13>_rt_8895 ),
    .O(Result_10[13])
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<14>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[13]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<14>_rt_8896 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[14])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<14>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[13]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<14>_rt_8896 ),
    .O(Result_10[14])
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<15>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[14]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<15>_rt_8897 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[15])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<15>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[14]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<15>_rt_8897 ),
    .O(Result_10[15])
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<16>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[15]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<16>_rt_8898 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[16])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<16>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[15]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<16>_rt_8898 ),
    .O(Result_10[16])
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<17>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[16]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<17>_rt_8899 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[17])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<17>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[16]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<17>_rt_8899 ),
    .O(Result_10[17])
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<18>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[17]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<18>_rt_8900 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[18])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<18>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[17]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<18>_rt_8900 ),
    .O(Result_10[18])
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<19>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[18]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<19>_rt_8901 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[19])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<19>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[18]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<19>_rt_8901 ),
    .O(Result_10[19])
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<20>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[19]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<20>_rt_8902 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[20])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<20>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[19]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<20>_rt_8902 ),
    .O(Result_10[20])
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<21>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[20]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<21>_rt_8903 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[21])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<21>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[20]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<21>_rt_8903 ),
    .O(Result_10[21])
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<22>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[21]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<22>_rt_8904 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[22])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<22>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[21]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<22>_rt_8904 ),
    .O(Result_10[22])
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<23>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[22]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<23>_rt_8905 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[23])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<23>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[22]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<23>_rt_8905 ),
    .O(Result_10[23])
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<24>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[23]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<24>_rt_8906 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[24])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<24>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[23]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<24>_rt_8906 ),
    .O(Result_10[24])
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<25>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[24]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<25>_rt_8907 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[25])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<25>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[24]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<25>_rt_8907 ),
    .O(Result_10[25])
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<26>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[25]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<26>_rt_8908 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[26])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<26>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[25]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<26>_rt_8908 ),
    .O(Result_10[26])
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<27>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[26]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<27>_rt_8909 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[27])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<27>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[26]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<27>_rt_8909 ),
    .O(Result_10[27])
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<28>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[27]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<28>_rt_8910 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[28])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<28>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[27]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<28>_rt_8910 ),
    .O(Result_10[28])
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<29>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[28]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<29>_rt_8911 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[29])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<29>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[28]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<29>_rt_8911 ),
    .O(Result_10[29])
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<30>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[29]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<30>_rt_8912 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[30])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<30>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[29]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<30>_rt_8912 ),
    .O(Result_10[30])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<31>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[30]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_xor<31>_rt_9094 ),
    .O(Result_10[31])
  );
  MUXF7   inst_LPM_MUX_2_f7 (
    .I0(inst_LPM_MUX_4_4324),
    .I1(inst_LPM_MUX_3_4325),
    .S(inst_LPM_FF_0_3697),
    .O(basesoc_sram_bus_dat_r[0])
  );
  LUT6 #(
    .INIT ( 64'hFF55AA00E4E4E4E4 ))
  inst_LPM_MUX_4 (
    .I0(inst_LPM_FF_2_3695),
    .I1(N10),
    .I2(N74),
    .I3(N202),
    .I4(N138),
    .I5(inst_LPM_FF_1_3696),
    .O(inst_LPM_MUX_4_4324)
  );
  LUT6 #(
    .INIT ( 64'hFF55AA00E4E4E4E4 ))
  inst_LPM_MUX_3 (
    .I0(inst_LPM_FF_2_3695),
    .I1(N266),
    .I2(N330),
    .I3(N458),
    .I4(N394),
    .I5(inst_LPM_FF_1_3696),
    .O(inst_LPM_MUX_3_4325)
  );
  MUXF7   inst_LPM_MUX3_2_f7 (
    .I0(inst_LPM_MUX3_4_4327),
    .I1(inst_LPM_MUX3_3_4328),
    .S(inst_LPM_FF_0_3697),
    .O(basesoc_sram_bus_dat_r[3])
  );
  LUT6 #(
    .INIT ( 64'hFF55AA00E4E4E4E4 ))
  inst_LPM_MUX3_4 (
    .I0(inst_LPM_FF_2_3695),
    .I1(N13),
    .I2(N77),
    .I3(N205),
    .I4(N141),
    .I5(inst_LPM_FF_1_3696),
    .O(inst_LPM_MUX3_4_4327)
  );
  LUT6 #(
    .INIT ( 64'hFF55AA00E4E4E4E4 ))
  inst_LPM_MUX3_3 (
    .I0(inst_LPM_FF_2_3695),
    .I1(N269),
    .I2(N333),
    .I3(N461),
    .I4(N397),
    .I5(inst_LPM_FF_1_3696),
    .O(inst_LPM_MUX3_3_4328)
  );
  MUXF7   inst_LPM_MUX1_2_f7 (
    .I0(inst_LPM_MUX1_4_4329),
    .I1(inst_LPM_MUX1_3_4330),
    .S(inst_LPM_FF_0_3697),
    .O(basesoc_sram_bus_dat_r[1])
  );
  LUT6 #(
    .INIT ( 64'hFF55AA00E4E4E4E4 ))
  inst_LPM_MUX1_4 (
    .I0(inst_LPM_FF_2_3695),
    .I1(N11),
    .I2(N75),
    .I3(N203),
    .I4(N139),
    .I5(inst_LPM_FF_1_3696),
    .O(inst_LPM_MUX1_4_4329)
  );
  LUT6 #(
    .INIT ( 64'hFF55AA00E4E4E4E4 ))
  inst_LPM_MUX1_3 (
    .I0(inst_LPM_FF_2_3695),
    .I1(N267),
    .I2(N331),
    .I3(N459),
    .I4(N395),
    .I5(inst_LPM_FF_1_3696),
    .O(inst_LPM_MUX1_3_4330)
  );
  MUXF7   inst_LPM_MUX2_2_f7 (
    .I0(inst_LPM_MUX2_4_4331),
    .I1(inst_LPM_MUX2_3_4332),
    .S(inst_LPM_FF_0_3697),
    .O(basesoc_sram_bus_dat_r[2])
  );
  LUT6 #(
    .INIT ( 64'hFF55AA00E4E4E4E4 ))
  inst_LPM_MUX2_4 (
    .I0(inst_LPM_FF_2_3695),
    .I1(N12),
    .I2(N76),
    .I3(N204),
    .I4(N140),
    .I5(inst_LPM_FF_1_3696),
    .O(inst_LPM_MUX2_4_4331)
  );
  LUT6 #(
    .INIT ( 64'hFF55AA00E4E4E4E4 ))
  inst_LPM_MUX2_3 (
    .I0(inst_LPM_FF_2_3695),
    .I1(N268),
    .I2(N332),
    .I3(N460),
    .I4(N396),
    .I5(inst_LPM_FF_1_3696),
    .O(inst_LPM_MUX2_3_4332)
  );
  MUXF7   inst_LPM_MUX6_2_f7 (
    .I0(inst_LPM_MUX6_4_4333),
    .I1(inst_LPM_MUX6_3_4334),
    .S(inst_LPM_FF_0_3697),
    .O(basesoc_sram_bus_dat_r[6])
  );
  LUT6 #(
    .INIT ( 64'hFF55AA00E4E4E4E4 ))
  inst_LPM_MUX6_4 (
    .I0(inst_LPM_FF_2_3695),
    .I1(N16),
    .I2(N80),
    .I3(N208),
    .I4(N144),
    .I5(inst_LPM_FF_1_3696),
    .O(inst_LPM_MUX6_4_4333)
  );
  LUT6 #(
    .INIT ( 64'hFF55AA00E4E4E4E4 ))
  inst_LPM_MUX6_3 (
    .I0(inst_LPM_FF_2_3695),
    .I1(N272),
    .I2(N336),
    .I3(N464),
    .I4(N400),
    .I5(inst_LPM_FF_1_3696),
    .O(inst_LPM_MUX6_3_4334)
  );
  MUXF7   inst_LPM_MUX4_2_f7 (
    .I0(inst_LPM_MUX4_4_4335),
    .I1(inst_LPM_MUX4_3_4336),
    .S(inst_LPM_FF_0_3697),
    .O(basesoc_sram_bus_dat_r[4])
  );
  LUT6 #(
    .INIT ( 64'hFF55AA00E4E4E4E4 ))
  inst_LPM_MUX4_4 (
    .I0(inst_LPM_FF_2_3695),
    .I1(N14),
    .I2(N78),
    .I3(N206),
    .I4(N142),
    .I5(inst_LPM_FF_1_3696),
    .O(inst_LPM_MUX4_4_4335)
  );
  LUT6 #(
    .INIT ( 64'hFF55AA00E4E4E4E4 ))
  inst_LPM_MUX4_3 (
    .I0(inst_LPM_FF_2_3695),
    .I1(N270),
    .I2(N334),
    .I3(N462),
    .I4(N398),
    .I5(inst_LPM_FF_1_3696),
    .O(inst_LPM_MUX4_3_4336)
  );
  MUXF7   inst_LPM_MUX5_2_f7 (
    .I0(inst_LPM_MUX5_4_4337),
    .I1(inst_LPM_MUX5_3_4338),
    .S(inst_LPM_FF_0_3697),
    .O(basesoc_sram_bus_dat_r[5])
  );
  LUT6 #(
    .INIT ( 64'hFF55AA00E4E4E4E4 ))
  inst_LPM_MUX5_4 (
    .I0(inst_LPM_FF_2_3695),
    .I1(N15),
    .I2(N79),
    .I3(N207),
    .I4(N143),
    .I5(inst_LPM_FF_1_3696),
    .O(inst_LPM_MUX5_4_4337)
  );
  LUT6 #(
    .INIT ( 64'hFF55AA00E4E4E4E4 ))
  inst_LPM_MUX5_3 (
    .I0(inst_LPM_FF_2_3695),
    .I1(N271),
    .I2(N335),
    .I3(N463),
    .I4(N399),
    .I5(inst_LPM_FF_1_3696),
    .O(inst_LPM_MUX5_3_4338)
  );
  MUXF7   inst_LPM_MUX7_2_f7 (
    .I0(inst_LPM_MUX7_4_4339),
    .I1(inst_LPM_MUX7_3_4340),
    .S(inst_LPM_FF_0_3697),
    .O(basesoc_sram_bus_dat_r[7])
  );
  LUT6 #(
    .INIT ( 64'hFF55AA00E4E4E4E4 ))
  inst_LPM_MUX7_4 (
    .I0(inst_LPM_FF_2_3695),
    .I1(N17),
    .I2(N81),
    .I3(N209),
    .I4(N145),
    .I5(inst_LPM_FF_1_3696),
    .O(inst_LPM_MUX7_4_4339)
  );
  LUT6 #(
    .INIT ( 64'hFF55AA00E4E4E4E4 ))
  inst_LPM_MUX7_3 (
    .I0(inst_LPM_FF_2_3695),
    .I1(N273),
    .I2(N337),
    .I3(N465),
    .I4(N401),
    .I5(inst_LPM_FF_1_3696),
    .O(inst_LPM_MUX7_3_4340)
  );
  MUXF7   inst_LPM_MUX8_2_f7 (
    .I0(inst_LPM_MUX8_4_4341),
    .I1(inst_LPM_MUX8_3_4342),
    .S(inst_LPM_FF_0_3697),
    .O(basesoc_sram_bus_dat_r[8])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX8_4 (
    .I0(inst_LPM_FF_1_3696),
    .I1(inst_LPM_FF_2_3695),
    .I2(N146),
    .I3(N210),
    .I4(N82),
    .I5(N18),
    .O(inst_LPM_MUX8_4_4341)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX8_3 (
    .I0(inst_LPM_FF_1_3696),
    .I1(inst_LPM_FF_2_3695),
    .I2(N402),
    .I3(N466),
    .I4(N338),
    .I5(N274),
    .O(inst_LPM_MUX8_3_4342)
  );
  MUXF7   inst_LPM_MUX9_2_f7 (
    .I0(inst_LPM_MUX9_4_4343),
    .I1(inst_LPM_MUX9_3_4344),
    .S(inst_LPM_FF_0_3697),
    .O(basesoc_sram_bus_dat_r[9])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX9_4 (
    .I0(inst_LPM_FF_1_3696),
    .I1(inst_LPM_FF_2_3695),
    .I2(N147),
    .I3(N211),
    .I4(N83),
    .I5(N19),
    .O(inst_LPM_MUX9_4_4343)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX9_3 (
    .I0(inst_LPM_FF_1_3696),
    .I1(inst_LPM_FF_2_3695),
    .I2(N403),
    .I3(N467),
    .I4(N339),
    .I5(N275),
    .O(inst_LPM_MUX9_3_4344)
  );
  MUXF7   inst_LPM_MUX10_2_f7 (
    .I0(inst_LPM_MUX10_4_4345),
    .I1(inst_LPM_MUX10_3_4346),
    .S(inst_LPM_FF_0_3697),
    .O(basesoc_sram_bus_dat_r[10])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX10_4 (
    .I0(inst_LPM_FF_1_3696),
    .I1(inst_LPM_FF_2_3695),
    .I2(N148),
    .I3(N212),
    .I4(N84),
    .I5(N20),
    .O(inst_LPM_MUX10_4_4345)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX10_3 (
    .I0(inst_LPM_FF_1_3696),
    .I1(inst_LPM_FF_2_3695),
    .I2(N404),
    .I3(N468),
    .I4(N340),
    .I5(N276),
    .O(inst_LPM_MUX10_3_4346)
  );
  MUXF7   inst_LPM_MUX13_2_f7 (
    .I0(inst_LPM_MUX13_4_4347),
    .I1(inst_LPM_MUX13_3_4348),
    .S(inst_LPM_FF_0_3697),
    .O(basesoc_sram_bus_dat_r[13])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX13_4 (
    .I0(inst_LPM_FF_1_3696),
    .I1(inst_LPM_FF_2_3695),
    .I2(N151),
    .I3(N215),
    .I4(N87),
    .I5(N23),
    .O(inst_LPM_MUX13_4_4347)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX13_3 (
    .I0(inst_LPM_FF_1_3696),
    .I1(inst_LPM_FF_2_3695),
    .I2(N407),
    .I3(N471),
    .I4(N343),
    .I5(N279),
    .O(inst_LPM_MUX13_3_4348)
  );
  MUXF7   inst_LPM_MUX11_2_f7 (
    .I0(inst_LPM_MUX11_4_4349),
    .I1(inst_LPM_MUX11_3_4350),
    .S(inst_LPM_FF_0_3697),
    .O(basesoc_sram_bus_dat_r[11])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX11_4 (
    .I0(inst_LPM_FF_1_3696),
    .I1(inst_LPM_FF_2_3695),
    .I2(N149),
    .I3(N213),
    .I4(N85),
    .I5(N21),
    .O(inst_LPM_MUX11_4_4349)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX11_3 (
    .I0(inst_LPM_FF_1_3696),
    .I1(inst_LPM_FF_2_3695),
    .I2(N405),
    .I3(N469),
    .I4(N341),
    .I5(N277),
    .O(inst_LPM_MUX11_3_4350)
  );
  MUXF7   inst_LPM_MUX12_2_f7 (
    .I0(inst_LPM_MUX12_4_4351),
    .I1(inst_LPM_MUX12_3_4352),
    .S(inst_LPM_FF_0_3697),
    .O(basesoc_sram_bus_dat_r[12])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX12_4 (
    .I0(inst_LPM_FF_1_3696),
    .I1(inst_LPM_FF_2_3695),
    .I2(N150),
    .I3(N214),
    .I4(N86),
    .I5(N22),
    .O(inst_LPM_MUX12_4_4351)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX12_3 (
    .I0(inst_LPM_FF_1_3696),
    .I1(inst_LPM_FF_2_3695),
    .I2(N406),
    .I3(N470),
    .I4(N342),
    .I5(N278),
    .O(inst_LPM_MUX12_3_4352)
  );
  MUXF7   inst_LPM_MUX16_2_f7 (
    .I0(inst_LPM_MUX16_4_4353),
    .I1(inst_LPM_MUX16_3_4354),
    .S(inst_LPM_FF_0_3697),
    .O(basesoc_sram_bus_dat_r[16])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX16_4 (
    .I0(inst_LPM_FF_1_3696),
    .I1(inst_LPM_FF_2_3695),
    .I2(N154),
    .I3(N218),
    .I4(N90),
    .I5(N26),
    .O(inst_LPM_MUX16_4_4353)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX16_3 (
    .I0(inst_LPM_FF_1_3696),
    .I1(inst_LPM_FF_2_3695),
    .I2(N410),
    .I3(N474),
    .I4(N346),
    .I5(N282),
    .O(inst_LPM_MUX16_3_4354)
  );
  MUXF7   inst_LPM_MUX14_2_f7 (
    .I0(inst_LPM_MUX14_4_4355),
    .I1(inst_LPM_MUX14_3_4356),
    .S(inst_LPM_FF_0_3697),
    .O(basesoc_sram_bus_dat_r[14])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX14_4 (
    .I0(inst_LPM_FF_1_3696),
    .I1(inst_LPM_FF_2_3695),
    .I2(N152),
    .I3(N216),
    .I4(N88),
    .I5(N24),
    .O(inst_LPM_MUX14_4_4355)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX14_3 (
    .I0(inst_LPM_FF_1_3696),
    .I1(inst_LPM_FF_2_3695),
    .I2(N408),
    .I3(N472),
    .I4(N344),
    .I5(N280),
    .O(inst_LPM_MUX14_3_4356)
  );
  MUXF7   inst_LPM_MUX15_2_f7 (
    .I0(inst_LPM_MUX15_4_4357),
    .I1(inst_LPM_MUX15_3_4358),
    .S(inst_LPM_FF_0_3697),
    .O(basesoc_sram_bus_dat_r[15])
  );
  LUT6 #(
    .INIT ( 64'hFF55AA00E4E4E4E4 ))
  inst_LPM_MUX15_4 (
    .I0(inst_LPM_FF_2_3695),
    .I1(N25),
    .I2(N89),
    .I3(N217),
    .I4(N153),
    .I5(inst_LPM_FF_1_3696),
    .O(inst_LPM_MUX15_4_4357)
  );
  LUT6 #(
    .INIT ( 64'hFF55AA00E4E4E4E4 ))
  inst_LPM_MUX15_3 (
    .I0(inst_LPM_FF_2_3695),
    .I1(N281),
    .I2(N345),
    .I3(N473),
    .I4(N409),
    .I5(inst_LPM_FF_1_3696),
    .O(inst_LPM_MUX15_3_4358)
  );
  MUXF7   inst_LPM_MUX19_2_f7 (
    .I0(inst_LPM_MUX19_4_4359),
    .I1(inst_LPM_MUX19_3_4360),
    .S(inst_LPM_FF_0_3697),
    .O(basesoc_sram_bus_dat_r[19])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX19_4 (
    .I0(inst_LPM_FF_1_3696),
    .I1(inst_LPM_FF_2_3695),
    .I2(N157),
    .I3(N221),
    .I4(N93),
    .I5(N29),
    .O(inst_LPM_MUX19_4_4359)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX19_3 (
    .I0(inst_LPM_FF_1_3696),
    .I1(inst_LPM_FF_2_3695),
    .I2(N413),
    .I3(N477),
    .I4(N349),
    .I5(N285),
    .O(inst_LPM_MUX19_3_4360)
  );
  MUXF7   inst_LPM_MUX17_2_f7 (
    .I0(inst_LPM_MUX17_4_4361),
    .I1(inst_LPM_MUX17_3_4362),
    .S(inst_LPM_FF_0_3697),
    .O(basesoc_sram_bus_dat_r[17])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX17_4 (
    .I0(inst_LPM_FF_1_3696),
    .I1(inst_LPM_FF_2_3695),
    .I2(N155),
    .I3(N219),
    .I4(N91),
    .I5(N27),
    .O(inst_LPM_MUX17_4_4361)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX17_3 (
    .I0(inst_LPM_FF_1_3696),
    .I1(inst_LPM_FF_2_3695),
    .I2(N411),
    .I3(N475),
    .I4(N347),
    .I5(N283),
    .O(inst_LPM_MUX17_3_4362)
  );
  MUXF7   inst_LPM_MUX18_2_f7 (
    .I0(inst_LPM_MUX18_4_4363),
    .I1(inst_LPM_MUX18_3_4364),
    .S(inst_LPM_FF_0_3697),
    .O(basesoc_sram_bus_dat_r[18])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX18_4 (
    .I0(inst_LPM_FF_1_3696),
    .I1(inst_LPM_FF_2_3695),
    .I2(N156),
    .I3(N220),
    .I4(N92),
    .I5(N28),
    .O(inst_LPM_MUX18_4_4363)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX18_3 (
    .I0(inst_LPM_FF_1_3696),
    .I1(inst_LPM_FF_2_3695),
    .I2(N412),
    .I3(N476),
    .I4(N348),
    .I5(N284),
    .O(inst_LPM_MUX18_3_4364)
  );
  MUXF7   inst_LPM_MUX20_2_f7 (
    .I0(inst_LPM_MUX20_4_4365),
    .I1(inst_LPM_MUX20_3_4366),
    .S(inst_LPM_FF_0_3697),
    .O(basesoc_sram_bus_dat_r[20])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX20_4 (
    .I0(inst_LPM_FF_1_3696),
    .I1(inst_LPM_FF_2_3695),
    .I2(N158),
    .I3(N222),
    .I4(N94),
    .I5(N30),
    .O(inst_LPM_MUX20_4_4365)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX20_3 (
    .I0(inst_LPM_FF_1_3696),
    .I1(inst_LPM_FF_2_3695),
    .I2(N414),
    .I3(N478),
    .I4(N350),
    .I5(N286),
    .O(inst_LPM_MUX20_3_4366)
  );
  MUXF7   inst_LPM_MUX21_2_f7 (
    .I0(inst_LPM_MUX21_4_4367),
    .I1(inst_LPM_MUX21_3_4368),
    .S(inst_LPM_FF_0_3697),
    .O(basesoc_sram_bus_dat_r[21])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX21_4 (
    .I0(inst_LPM_FF_1_3696),
    .I1(inst_LPM_FF_2_3695),
    .I2(N159),
    .I3(N223),
    .I4(N95),
    .I5(N31),
    .O(inst_LPM_MUX21_4_4367)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX21_3 (
    .I0(inst_LPM_FF_1_3696),
    .I1(inst_LPM_FF_2_3695),
    .I2(N415),
    .I3(N479),
    .I4(N351),
    .I5(N287),
    .O(inst_LPM_MUX21_3_4368)
  );
  MUXF7   inst_LPM_MUX22_2_f7 (
    .I0(inst_LPM_MUX22_4_4369),
    .I1(inst_LPM_MUX22_3_4370),
    .S(inst_LPM_FF_0_3697),
    .O(basesoc_sram_bus_dat_r[22])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX22_4 (
    .I0(inst_LPM_FF_1_3696),
    .I1(inst_LPM_FF_2_3695),
    .I2(N160),
    .I3(N224),
    .I4(N96),
    .I5(N32),
    .O(inst_LPM_MUX22_4_4369)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX22_3 (
    .I0(inst_LPM_FF_1_3696),
    .I1(inst_LPM_FF_2_3695),
    .I2(N416),
    .I3(N480),
    .I4(N352),
    .I5(N288),
    .O(inst_LPM_MUX22_3_4370)
  );
  MUXF7   inst_LPM_MUX23_2_f7 (
    .I0(inst_LPM_MUX23_4_4371),
    .I1(inst_LPM_MUX23_3_4372),
    .S(inst_LPM_FF_0_3697),
    .O(basesoc_sram_bus_dat_r[23])
  );
  LUT6 #(
    .INIT ( 64'hFF55AA00E4E4E4E4 ))
  inst_LPM_MUX23_4 (
    .I0(inst_LPM_FF_2_3695),
    .I1(N33),
    .I2(N97),
    .I3(N225),
    .I4(N161),
    .I5(inst_LPM_FF_1_3696),
    .O(inst_LPM_MUX23_4_4371)
  );
  LUT6 #(
    .INIT ( 64'hFF55AA00E4E4E4E4 ))
  inst_LPM_MUX23_3 (
    .I0(inst_LPM_FF_2_3695),
    .I1(N289),
    .I2(N353),
    .I3(N481),
    .I4(N417),
    .I5(inst_LPM_FF_1_3696),
    .O(inst_LPM_MUX23_3_4372)
  );
  MUXF7   inst_LPM_MUX26_2_f7 (
    .I0(inst_LPM_MUX26_4_4373),
    .I1(inst_LPM_MUX26_3_4374),
    .S(inst_LPM_FF_0_3697),
    .O(basesoc_sram_bus_dat_r[26])
  );
  LUT6 #(
    .INIT ( 64'hFF55AA00E4E4E4E4 ))
  inst_LPM_MUX26_4 (
    .I0(inst_LPM_FF_2_3695),
    .I1(N36),
    .I2(N100),
    .I3(N228),
    .I4(N164),
    .I5(inst_LPM_FF_1_3696),
    .O(inst_LPM_MUX26_4_4373)
  );
  LUT6 #(
    .INIT ( 64'hFF55AA00E4E4E4E4 ))
  inst_LPM_MUX26_3 (
    .I0(inst_LPM_FF_2_3695),
    .I1(N292),
    .I2(N356),
    .I3(N484),
    .I4(N420),
    .I5(inst_LPM_FF_1_3696),
    .O(inst_LPM_MUX26_3_4374)
  );
  MUXF7   inst_LPM_MUX24_2_f7 (
    .I0(inst_LPM_MUX24_4_4375),
    .I1(inst_LPM_MUX24_3_4376),
    .S(inst_LPM_FF_0_3697),
    .O(basesoc_sram_bus_dat_r[24])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX24_4 (
    .I0(inst_LPM_FF_1_3696),
    .I1(inst_LPM_FF_2_3695),
    .I2(N162),
    .I3(N226),
    .I4(N98),
    .I5(N34),
    .O(inst_LPM_MUX24_4_4375)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX24_3 (
    .I0(inst_LPM_FF_1_3696),
    .I1(inst_LPM_FF_2_3695),
    .I2(N418),
    .I3(N482),
    .I4(N354),
    .I5(N290),
    .O(inst_LPM_MUX24_3_4376)
  );
  MUXF7   inst_LPM_MUX25_2_f7 (
    .I0(inst_LPM_MUX25_4_4377),
    .I1(inst_LPM_MUX25_3_4378),
    .S(inst_LPM_FF_0_3697),
    .O(basesoc_sram_bus_dat_r[25])
  );
  LUT6 #(
    .INIT ( 64'hFF55AA00E4E4E4E4 ))
  inst_LPM_MUX25_4 (
    .I0(inst_LPM_FF_2_3695),
    .I1(N35),
    .I2(N99),
    .I3(N227),
    .I4(N163),
    .I5(inst_LPM_FF_1_3696),
    .O(inst_LPM_MUX25_4_4377)
  );
  LUT6 #(
    .INIT ( 64'hFF55AA00E4E4E4E4 ))
  inst_LPM_MUX25_3 (
    .I0(inst_LPM_FF_2_3695),
    .I1(N291),
    .I2(N355),
    .I3(N483),
    .I4(N419),
    .I5(inst_LPM_FF_1_3696),
    .O(inst_LPM_MUX25_3_4378)
  );
  MUXF7   inst_LPM_MUX29_2_f7 (
    .I0(inst_LPM_MUX29_4_4379),
    .I1(inst_LPM_MUX29_3_4380),
    .S(inst_LPM_FF_0_3697),
    .O(basesoc_sram_bus_dat_r[29])
  );
  LUT6 #(
    .INIT ( 64'hFF55AA00E4E4E4E4 ))
  inst_LPM_MUX29_4 (
    .I0(inst_LPM_FF_2_3695),
    .I1(N39),
    .I2(N103),
    .I3(N231),
    .I4(N167),
    .I5(inst_LPM_FF_1_3696),
    .O(inst_LPM_MUX29_4_4379)
  );
  LUT6 #(
    .INIT ( 64'hFF55AA00E4E4E4E4 ))
  inst_LPM_MUX29_3 (
    .I0(inst_LPM_FF_2_3695),
    .I1(N295),
    .I2(N359),
    .I3(N487),
    .I4(N423),
    .I5(inst_LPM_FF_1_3696),
    .O(inst_LPM_MUX29_3_4380)
  );
  MUXF7   inst_LPM_MUX27_2_f7 (
    .I0(inst_LPM_MUX27_4_4381),
    .I1(inst_LPM_MUX27_3_4382),
    .S(inst_LPM_FF_0_3697),
    .O(basesoc_sram_bus_dat_r[27])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX27_4 (
    .I0(inst_LPM_FF_1_3696),
    .I1(inst_LPM_FF_2_3695),
    .I2(N165),
    .I3(N229),
    .I4(N101),
    .I5(N37),
    .O(inst_LPM_MUX27_4_4381)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX27_3 (
    .I0(inst_LPM_FF_1_3696),
    .I1(inst_LPM_FF_2_3695),
    .I2(N421),
    .I3(N485),
    .I4(N357),
    .I5(N293),
    .O(inst_LPM_MUX27_3_4382)
  );
  MUXF7   inst_LPM_MUX28_2_f7 (
    .I0(inst_LPM_MUX28_4_4383),
    .I1(inst_LPM_MUX28_3_4384),
    .S(inst_LPM_FF_0_3697),
    .O(basesoc_sram_bus_dat_r[28])
  );
  LUT6 #(
    .INIT ( 64'hFF55AA00E4E4E4E4 ))
  inst_LPM_MUX28_4 (
    .I0(inst_LPM_FF_2_3695),
    .I1(N38),
    .I2(N102),
    .I3(N230),
    .I4(N166),
    .I5(inst_LPM_FF_1_3696),
    .O(inst_LPM_MUX28_4_4383)
  );
  LUT6 #(
    .INIT ( 64'hFF55AA00E4E4E4E4 ))
  inst_LPM_MUX28_3 (
    .I0(inst_LPM_FF_2_3695),
    .I1(N294),
    .I2(N358),
    .I3(N486),
    .I4(N422),
    .I5(inst_LPM_FF_1_3696),
    .O(inst_LPM_MUX28_3_4384)
  );
  MUXF7   inst_LPM_MUX30_2_f7 (
    .I0(inst_LPM_MUX30_4_4385),
    .I1(inst_LPM_MUX30_3_4386),
    .S(inst_LPM_FF_0_3697),
    .O(basesoc_sram_bus_dat_r[30])
  );
  LUT6 #(
    .INIT ( 64'hFF55AA00E4E4E4E4 ))
  inst_LPM_MUX30_4 (
    .I0(inst_LPM_FF_2_3695),
    .I1(N40),
    .I2(N104),
    .I3(N232),
    .I4(N168),
    .I5(inst_LPM_FF_1_3696),
    .O(inst_LPM_MUX30_4_4385)
  );
  LUT6 #(
    .INIT ( 64'hFF55AA00E4E4E4E4 ))
  inst_LPM_MUX30_3 (
    .I0(inst_LPM_FF_2_3695),
    .I1(N296),
    .I2(N360),
    .I3(N488),
    .I4(N424),
    .I5(inst_LPM_FF_1_3696),
    .O(inst_LPM_MUX30_3_4386)
  );
  MUXF7   inst_LPM_MUX31_2_f7 (
    .I0(inst_LPM_MUX31_4_4387),
    .I1(inst_LPM_MUX31_3_4388),
    .S(inst_LPM_FF_0_3697),
    .O(basesoc_sram_bus_dat_r[31])
  );
  LUT6 #(
    .INIT ( 64'hFF55AA00E4E4E4E4 ))
  inst_LPM_MUX31_4 (
    .I0(inst_LPM_FF_2_3695),
    .I1(N41),
    .I2(N105),
    .I3(N233),
    .I4(N169),
    .I5(inst_LPM_FF_1_3696),
    .O(inst_LPM_MUX31_4_4387)
  );
  LUT6 #(
    .INIT ( 64'hFF55AA00E4E4E4E4 ))
  inst_LPM_MUX31_3 (
    .I0(inst_LPM_FF_2_3695),
    .I1(N297),
    .I2(N361),
    .I3(N489),
    .I4(N425),
    .I5(inst_LPM_FF_1_3696),
    .O(inst_LPM_MUX31_3_4388)
  );
  LUT6 #(
    .INIT ( 64'h8040201008040201 ))
  \Mcompar_basesoc_tag_do_tag[20]_GND_1_o_equal_403_o_lut<0>  (
    .I0(\picorv32/mem_addr [15]),
    .I1(\picorv32/mem_addr [14]),
    .I2(\picorv32/mem_addr [13]),
    .I3(_n4075[2]),
    .I4(_n4075[1]),
    .I5(_n4075[0]),
    .O(\Mcompar_basesoc_tag_do_tag[20]_GND_1_o_equal_403_o_lut<0>_4467 )
  );
  MUXCY   \Mcompar_basesoc_tag_do_tag[20]_GND_1_o_equal_403_o_cy<0>  (
    .CI(basesoc_sdram_tccdcon_ready),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\Mcompar_basesoc_tag_do_tag[20]_GND_1_o_equal_403_o_lut<0>_4467 ),
    .O(\Mcompar_basesoc_tag_do_tag[20]_GND_1_o_equal_403_o_cy<0>_4468 )
  );
  LUT6 #(
    .INIT ( 64'h8040201008040201 ))
  \Mcompar_basesoc_tag_do_tag[20]_GND_1_o_equal_403_o_lut<1>  (
    .I0(\picorv32/mem_addr [18]),
    .I1(\picorv32/mem_addr [17]),
    .I2(\picorv32/mem_addr [16]),
    .I3(_n4075[5]),
    .I4(_n4075[4]),
    .I5(_n4075[3]),
    .O(\Mcompar_basesoc_tag_do_tag[20]_GND_1_o_equal_403_o_lut<1>_4469 )
  );
  MUXCY   \Mcompar_basesoc_tag_do_tag[20]_GND_1_o_equal_403_o_cy<1>  (
    .CI(\Mcompar_basesoc_tag_do_tag[20]_GND_1_o_equal_403_o_cy<0>_4468 ),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\Mcompar_basesoc_tag_do_tag[20]_GND_1_o_equal_403_o_lut<1>_4469 ),
    .O(\Mcompar_basesoc_tag_do_tag[20]_GND_1_o_equal_403_o_cy<1>_4470 )
  );
  LUT6 #(
    .INIT ( 64'h8040201008040201 ))
  \Mcompar_basesoc_tag_do_tag[20]_GND_1_o_equal_403_o_lut<2>  (
    .I0(\picorv32/mem_addr [21]),
    .I1(\picorv32/mem_addr [20]),
    .I2(\picorv32/mem_addr [19]),
    .I3(_n4075[8]),
    .I4(_n4075[7]),
    .I5(_n4075[6]),
    .O(\Mcompar_basesoc_tag_do_tag[20]_GND_1_o_equal_403_o_lut<2>_4471 )
  );
  MUXCY   \Mcompar_basesoc_tag_do_tag[20]_GND_1_o_equal_403_o_cy<2>  (
    .CI(\Mcompar_basesoc_tag_do_tag[20]_GND_1_o_equal_403_o_cy<1>_4470 ),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\Mcompar_basesoc_tag_do_tag[20]_GND_1_o_equal_403_o_lut<2>_4471 ),
    .O(\Mcompar_basesoc_tag_do_tag[20]_GND_1_o_equal_403_o_cy<2>_4472 )
  );
  LUT6 #(
    .INIT ( 64'h8040201008040201 ))
  \Mcompar_basesoc_tag_do_tag[20]_GND_1_o_equal_403_o_lut<3>  (
    .I0(\picorv32/mem_addr [24]),
    .I1(\picorv32/mem_addr [23]),
    .I2(\picorv32/mem_addr [22]),
    .I3(_n4075[11]),
    .I4(_n4075[10]),
    .I5(_n4075[9]),
    .O(\Mcompar_basesoc_tag_do_tag[20]_GND_1_o_equal_403_o_lut<3>_4473 )
  );
  MUXCY   \Mcompar_basesoc_tag_do_tag[20]_GND_1_o_equal_403_o_cy<3>  (
    .CI(\Mcompar_basesoc_tag_do_tag[20]_GND_1_o_equal_403_o_cy<2>_4472 ),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\Mcompar_basesoc_tag_do_tag[20]_GND_1_o_equal_403_o_lut<3>_4473 ),
    .O(\Mcompar_basesoc_tag_do_tag[20]_GND_1_o_equal_403_o_cy<3>_4474 )
  );
  LUT6 #(
    .INIT ( 64'h8040201008040201 ))
  \Mcompar_basesoc_tag_do_tag[20]_GND_1_o_equal_403_o_lut<4>  (
    .I0(\picorv32/mem_addr [27]),
    .I1(\picorv32/mem_addr [26]),
    .I2(\picorv32/mem_addr [25]),
    .I3(_n4075[14]),
    .I4(_n4075[13]),
    .I5(_n4075[12]),
    .O(\Mcompar_basesoc_tag_do_tag[20]_GND_1_o_equal_403_o_lut<4>_4475 )
  );
  MUXCY   \Mcompar_basesoc_tag_do_tag[20]_GND_1_o_equal_403_o_cy<4>  (
    .CI(\Mcompar_basesoc_tag_do_tag[20]_GND_1_o_equal_403_o_cy<3>_4474 ),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\Mcompar_basesoc_tag_do_tag[20]_GND_1_o_equal_403_o_lut<4>_4475 ),
    .O(\Mcompar_basesoc_tag_do_tag[20]_GND_1_o_equal_403_o_cy<4>_4476 )
  );
  LUT6 #(
    .INIT ( 64'h8040201008040201 ))
  \Mcompar_basesoc_tag_do_tag[20]_GND_1_o_equal_403_o_lut<5>  (
    .I0(\picorv32/mem_addr [30]),
    .I1(\picorv32/mem_addr [29]),
    .I2(\picorv32/mem_addr [28]),
    .I3(_n4075[17]),
    .I4(_n4075[16]),
    .I5(_n4075[15]),
    .O(\Mcompar_basesoc_tag_do_tag[20]_GND_1_o_equal_403_o_lut<5>_4477 )
  );
  MUXCY   \Mcompar_basesoc_tag_do_tag[20]_GND_1_o_equal_403_o_cy<5>  (
    .CI(\Mcompar_basesoc_tag_do_tag[20]_GND_1_o_equal_403_o_cy<4>_4476 ),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\Mcompar_basesoc_tag_do_tag[20]_GND_1_o_equal_403_o_lut<5>_4477 ),
    .O(\Mcompar_basesoc_tag_do_tag[20]_GND_1_o_equal_403_o_cy<5>_4478 )
  );
  LUT4 #(
    .INIT ( 16'h0009 ))
  \Mcompar_basesoc_tag_do_tag[20]_GND_1_o_equal_403_o_lut<6>  (
    .I0(\picorv32/mem_addr [31]),
    .I1(_n4075[18]),
    .I2(_n4075[20]),
    .I3(_n4075[19]),
    .O(\Mcompar_basesoc_tag_do_tag[20]_GND_1_o_equal_403_o_lut<6>_4479 )
  );
  MUXCY   \Mcompar_basesoc_tag_do_tag[20]_GND_1_o_equal_403_o_cy<6>  (
    .CI(\Mcompar_basesoc_tag_do_tag[20]_GND_1_o_equal_403_o_cy<5>_4478 ),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\Mcompar_basesoc_tag_do_tag[20]_GND_1_o_equal_403_o_lut<6>_4479 ),
    .O(\basesoc_tag_do_tag[20]_GND_1_o_equal_403_o )
  );
  IBUFG #(
    .CAPACITANCE ( "DONT_CARE" ),
    .IBUF_DELAY_VALUE ( "0" ),
    .IBUF_LOW_PWR ( "TRUE" ),
    .IOSTANDARD ( "DEFAULT" ))
  IBUFG_0 (
    .I(clk100),
    .O(crg_clk100a)
  );
  BUFIO2 #(
    .DIVIDE_BYPASS ( "TRUE" ),
    .I_INVERT ( "FALSE" ),
    .USE_DOUBLER ( "FALSE" ),
    .DIVIDE ( 1 ))
  BUFIO2_1 (
    .DIVCLK(crg_clk100b),
    .IOCLK(NLW_BUFIO2_IOCLK_UNCONNECTED),
    .I(crg_clk100a),
    .SERDESSTROBE(NLW_BUFIO2_SERDESSTROBE_UNCONNECTED)
  );
  DCM_CLKGEN #(
    .SPREAD_SPECTRUM ( "NONE" ),
    .STARTUP_WAIT ( "FALSE" ),
    .CLKFXDV_DIVIDE ( 2 ),
    .CLKFX_DIVIDE ( 4 ),
    .CLKFX_MULTIPLY ( 2 ),
    .CLKFX_MD_MAX ( 0.500000 ),
    .CLKIN_PERIOD ( 10.000000 ))
  crg_periph_dcm_clkgen (
    .CLKFX180(NLW_crg_periph_dcm_clkgen_CLKFX180_UNCONNECTED),
    .CLKIN(crg_clk100a),
    .PROGDATA(NLW_crg_periph_dcm_clkgen_PROGDATA_UNCONNECTED),
    .CLKFX(base50_clk),
    .PROGEN(NLW_crg_periph_dcm_clkgen_PROGEN_UNCONNECTED),
    .PROGDONE(NLW_crg_periph_dcm_clkgen_PROGDONE_UNCONNECTED),
    .CLKFXDV(NLW_crg_periph_dcm_clkgen_CLKFXDV_UNCONNECTED),
    .FREEZEDCM(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .PROGCLK(NLW_crg_periph_dcm_clkgen_PROGCLK_UNCONNECTED),
    .RST(sys_rst),
    .LOCKED(crg_dcm_base50_locked),
    .STATUS({\NLW_crg_periph_dcm_clkgen_STATUS<2>_UNCONNECTED , \NLW_crg_periph_dcm_clkgen_STATUS<1>_UNCONNECTED })
  );
  PLL_ADV #(
    .BANDWIDTH ( "OPTIMIZED" ),
    .CLKFBOUT_DESKEW_ADJUST ( "NONE" ),
    .CLKOUT0_DESKEW_ADJUST ( "NONE" ),
    .CLKOUT1_DESKEW_ADJUST ( "NONE" ),
    .CLKOUT2_DESKEW_ADJUST ( "NONE" ),
    .CLKOUT3_DESKEW_ADJUST ( "NONE" ),
    .CLKOUT4_DESKEW_ADJUST ( "NONE" ),
    .CLKOUT5_DESKEW_ADJUST ( "NONE" ),
    .CLK_FEEDBACK ( "CLKFBOUT" ),
    .COMPENSATION ( "INTERNAL" ),
    .EN_REL ( "FALSE" ),
    .PLL_PMCD_MODE ( "FALSE" ),
    .RESET_ON_LOSS_OF_LOCK ( "FALSE" ),
    .RST_DEASSERT_CLK ( "CLKIN1" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .CLKFBOUT_MULT ( 20 ),
    .CLKOUT0_DIVIDE ( 2 ),
    .CLKOUT1_DIVIDE ( 2 ),
    .CLKOUT2_DIVIDE ( 4 ),
    .CLKOUT3_DIVIDE ( 4 ),
    .CLKOUT4_DIVIDE ( 8 ),
    .CLKOUT5_DIVIDE ( 8 ),
    .DIVCLK_DIVIDE ( 3 ),
    .CLKFBOUT_PHASE ( 0.000000 ),
    .CLKIN1_PERIOD ( 10.000000 ),
    .CLKIN2_PERIOD ( 0.000000 ),
    .CLKOUT0_DUTY_CYCLE ( 0.500000 ),
    .CLKOUT0_PHASE ( 0.000000 ),
    .CLKOUT1_DUTY_CYCLE ( 0.500000 ),
    .CLKOUT1_PHASE ( 0.000000 ),
    .CLKOUT2_DUTY_CYCLE ( 0.500000 ),
    .CLKOUT2_PHASE ( 270.000000 ),
    .CLKOUT3_DUTY_CYCLE ( 0.500000 ),
    .CLKOUT3_PHASE ( 270.000000 ),
    .CLKOUT4_DUTY_CYCLE ( 0.500000 ),
    .CLKOUT4_PHASE ( 0.000000 ),
    .CLKOUT5_DUTY_CYCLE ( 0.500000 ),
    .CLKOUT5_PHASE ( 0.000000 ),
    .REF_JITTER ( 0.010000 ))
  crg_pll_adv (
    .CLKOUT3(crg_unbuf_sdram_half_b),
    .CLKFBIN(crg_pll_fb),
    .CLKOUTDCM3(NLW_crg_pll_adv_CLKOUTDCM3_UNCONNECTED),
    .CLKFBOUT(crg_pll_fb),
    .DCLK(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .CLKOUTDCM4(NLW_crg_pll_adv_CLKOUTDCM4_UNCONNECTED),
    .CLKOUT1(NLW_crg_pll_adv_CLKOUT1_UNCONNECTED),
    .DEN(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .CLKOUT5(crg_unbuf_sys),
    .CLKINSEL(basesoc_sdram_tccdcon_ready),
    .CLKIN2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .CLKOUTDCM2(NLW_crg_pll_adv_CLKOUTDCM2_UNCONNECTED),
    .DRDY(NLW_crg_pll_adv_DRDY_UNCONNECTED),
    .CLKOUTDCM1(NLW_crg_pll_adv_CLKOUTDCM1_UNCONNECTED),
    .RST(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .DWE(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .CLKOUTDCM5(NLW_crg_pll_adv_CLKOUTDCM5_UNCONNECTED),
    .CLKFBDCM(NLW_crg_pll_adv_CLKFBDCM_UNCONNECTED),
    .CLKOUT0(crg_unbuf_sdram_full),
    .CLKOUT4(NLW_crg_pll_adv_CLKOUT4_UNCONNECTED),
    .REL(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .CLKIN1(crg_clk100b),
    .CLKOUT2(crg_unbuf_sdram_half_a),
    .CLKOUTDCM0(NLW_crg_pll_adv_CLKOUTDCM0_UNCONNECTED),
    .LOCKED(crg_pll_lckd),
    .DADDR({Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], 
Mcount_ddrphy_bitslip_cnt_lut[1]}),
    .DI({Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], 
Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], 
Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], 
Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1]}),
    .DO({\NLW_crg_pll_adv_DO<15>_UNCONNECTED , \NLW_crg_pll_adv_DO<14>_UNCONNECTED , \NLW_crg_pll_adv_DO<13>_UNCONNECTED , 
\NLW_crg_pll_adv_DO<12>_UNCONNECTED , \NLW_crg_pll_adv_DO<11>_UNCONNECTED , \NLW_crg_pll_adv_DO<10>_UNCONNECTED , \NLW_crg_pll_adv_DO<9>_UNCONNECTED 
, \NLW_crg_pll_adv_DO<8>_UNCONNECTED , \NLW_crg_pll_adv_DO<7>_UNCONNECTED , \NLW_crg_pll_adv_DO<6>_UNCONNECTED , \NLW_crg_pll_adv_DO<5>_UNCONNECTED , 
\NLW_crg_pll_adv_DO<4>_UNCONNECTED , \NLW_crg_pll_adv_DO<3>_UNCONNECTED , \NLW_crg_pll_adv_DO<2>_UNCONNECTED , \NLW_crg_pll_adv_DO<1>_UNCONNECTED , 
\NLW_crg_pll_adv_DO<0>_UNCONNECTED })
  );
  BUFPLL #(
    .ENABLE_SYNC ( "TRUE" ),
    .DIVIDE ( 4 ))
  sdram_full_bufpll (
    .IOCLK(sdram_full_wr_clk),
    .LOCK(NLW_sdram_full_bufpll_LOCK_UNCONNECTED),
    .SERDESSTROBE(crg_clk4x_wr_strb),
    .PLLIN(crg_unbuf_sdram_full),
    .GCLK(sys_clk),
    .LOCKED(crg_pll_lckd)
  );
  BUFG   sdram_half_a_bufpll (
    .O(sdram_half_clk),
    .I(crg_unbuf_sdram_half_a)
  );
  BUFG   sdram_half_b_bufpll (
    .O(crg_clk_sdram_half_shifted),
    .I(crg_unbuf_sdram_half_b)
  );
  BUFG   sys_bufg (
    .O(sys_clk),
    .I(crg_unbuf_sys)
  );
  OSERDES2 #(
    .BYPASS_GCLK_FF ( "FALSE" ),
    .DATA_RATE_OQ ( "SDR" ),
    .DATA_RATE_OT ( "SDR" ),
    .OUTPUT_MODE ( "SINGLE_ENDED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ),
    .TRAIN_PATTERN ( 0 ))
  OSERDES2_2 (
    .SHIFTOUT1(NLW_OSERDES2_SHIFTOUT1_UNCONNECTED),
    .D2(ddrphy_record3_wrdata[16]),
    .D3(ddrphy_record3_wrdata[0]),
    .CLKDIV(sys_clk),
    .TQ(ddrphy_dq_t[0]),
    .SHIFTIN1(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .T4(ddrphy_drive_dq_n0),
    .OCE(basesoc_sdram_tccdcon_ready),
    .SHIFTIN4(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .SHIFTIN3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .SHIFTOUT3(NLW_OSERDES2_SHIFTOUT3_UNCONNECTED),
    .OQ(ddrphy_dq_o[0]),
    .CLK0(sdram_full_wr_clk),
    .T1(ddrphy_drive_dq_n1_815),
    .IOCE(crg_clk4x_wr_strb),
    .SHIFTIN2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D1(ddrphy_record2_wrdata[0]),
    .D4(basesoc_sdram_master_p0_wrdata[16]),
    .TCE(basesoc_sdram_tccdcon_ready),
    .T3(ddrphy_drive_dq_n1_815),
    .SHIFTOUT2(NLW_OSERDES2_SHIFTOUT2_UNCONNECTED),
    .TRAIN(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .CLK1(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .RST(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .SHIFTOUT4(NLW_OSERDES2_SHIFTOUT4_UNCONNECTED),
    .T2(ddrphy_drive_dq_n1_815)
  );
  OSERDES2 #(
    .BYPASS_GCLK_FF ( "FALSE" ),
    .DATA_RATE_OQ ( "SDR" ),
    .DATA_RATE_OT ( "SDR" ),
    .OUTPUT_MODE ( "SINGLE_ENDED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ),
    .TRAIN_PATTERN ( 0 ))
  OSERDES2_1 (
    .SHIFTOUT1(NLW_OSERDES2_1_SHIFTOUT1_UNCONNECTED),
    .D2(ddrphy_record3_wrdata[17]),
    .D3(ddrphy_record3_wrdata[1]),
    .CLKDIV(sys_clk),
    .TQ(ddrphy_dq_t[1]),
    .SHIFTIN1(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .T4(ddrphy_drive_dq_n0),
    .OCE(basesoc_sdram_tccdcon_ready),
    .SHIFTIN4(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .SHIFTIN3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .SHIFTOUT3(NLW_OSERDES2_1_SHIFTOUT3_UNCONNECTED),
    .OQ(ddrphy_dq_o[1]),
    .CLK0(sdram_full_wr_clk),
    .T1(ddrphy_drive_dq_n1_815),
    .IOCE(crg_clk4x_wr_strb),
    .SHIFTIN2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D1(ddrphy_record2_wrdata[1]),
    .D4(basesoc_sdram_master_p0_wrdata[17]),
    .TCE(basesoc_sdram_tccdcon_ready),
    .T3(ddrphy_drive_dq_n1_815),
    .SHIFTOUT2(NLW_OSERDES2_1_SHIFTOUT2_UNCONNECTED),
    .TRAIN(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .CLK1(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .RST(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .SHIFTOUT4(NLW_OSERDES2_1_SHIFTOUT4_UNCONNECTED),
    .T2(ddrphy_drive_dq_n1_815)
  );
  OSERDES2 #(
    .BYPASS_GCLK_FF ( "FALSE" ),
    .DATA_RATE_OQ ( "SDR" ),
    .DATA_RATE_OT ( "SDR" ),
    .OUTPUT_MODE ( "SINGLE_ENDED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ),
    .TRAIN_PATTERN ( 0 ))
  OSERDES2_2_2439 (
    .SHIFTOUT1(NLW_OSERDES2_2_SHIFTOUT1_UNCONNECTED),
    .D2(ddrphy_record3_wrdata[18]),
    .D3(ddrphy_record3_wrdata[2]),
    .CLKDIV(sys_clk),
    .TQ(ddrphy_dq_t[2]),
    .SHIFTIN1(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .T4(ddrphy_drive_dq_n0),
    .OCE(basesoc_sdram_tccdcon_ready),
    .SHIFTIN4(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .SHIFTIN3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .SHIFTOUT3(NLW_OSERDES2_2_SHIFTOUT3_UNCONNECTED),
    .OQ(ddrphy_dq_o[2]),
    .CLK0(sdram_full_wr_clk),
    .T1(ddrphy_drive_dq_n1_815),
    .IOCE(crg_clk4x_wr_strb),
    .SHIFTIN2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D1(ddrphy_record2_wrdata[2]),
    .D4(basesoc_sdram_master_p0_wrdata[18]),
    .TCE(basesoc_sdram_tccdcon_ready),
    .T3(ddrphy_drive_dq_n1_815),
    .SHIFTOUT2(NLW_OSERDES2_2_SHIFTOUT2_UNCONNECTED),
    .TRAIN(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .CLK1(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .RST(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .SHIFTOUT4(NLW_OSERDES2_2_SHIFTOUT4_UNCONNECTED),
    .T2(ddrphy_drive_dq_n1_815)
  );
  OSERDES2 #(
    .BYPASS_GCLK_FF ( "FALSE" ),
    .DATA_RATE_OQ ( "SDR" ),
    .DATA_RATE_OT ( "SDR" ),
    .OUTPUT_MODE ( "SINGLE_ENDED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ),
    .TRAIN_PATTERN ( 0 ))
  OSERDES2_3 (
    .SHIFTOUT1(NLW_OSERDES2_3_SHIFTOUT1_UNCONNECTED),
    .D2(ddrphy_record3_wrdata[19]),
    .D3(ddrphy_record3_wrdata[3]),
    .CLKDIV(sys_clk),
    .TQ(ddrphy_dq_t[3]),
    .SHIFTIN1(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .T4(ddrphy_drive_dq_n0),
    .OCE(basesoc_sdram_tccdcon_ready),
    .SHIFTIN4(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .SHIFTIN3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .SHIFTOUT3(NLW_OSERDES2_3_SHIFTOUT3_UNCONNECTED),
    .OQ(ddrphy_dq_o[3]),
    .CLK0(sdram_full_wr_clk),
    .T1(ddrphy_drive_dq_n1_815),
    .IOCE(crg_clk4x_wr_strb),
    .SHIFTIN2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D1(ddrphy_record2_wrdata[3]),
    .D4(basesoc_sdram_master_p0_wrdata[19]),
    .TCE(basesoc_sdram_tccdcon_ready),
    .T3(ddrphy_drive_dq_n1_815),
    .SHIFTOUT2(NLW_OSERDES2_3_SHIFTOUT2_UNCONNECTED),
    .TRAIN(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .CLK1(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .RST(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .SHIFTOUT4(NLW_OSERDES2_3_SHIFTOUT4_UNCONNECTED),
    .T2(ddrphy_drive_dq_n1_815)
  );
  OSERDES2 #(
    .BYPASS_GCLK_FF ( "FALSE" ),
    .DATA_RATE_OQ ( "SDR" ),
    .DATA_RATE_OT ( "SDR" ),
    .OUTPUT_MODE ( "SINGLE_ENDED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ),
    .TRAIN_PATTERN ( 0 ))
  OSERDES2_4 (
    .SHIFTOUT1(NLW_OSERDES2_4_SHIFTOUT1_UNCONNECTED),
    .D2(ddrphy_record3_wrdata[20]),
    .D3(ddrphy_record3_wrdata[4]),
    .CLKDIV(sys_clk),
    .TQ(ddrphy_dq_t[4]),
    .SHIFTIN1(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .T4(ddrphy_drive_dq_n0),
    .OCE(basesoc_sdram_tccdcon_ready),
    .SHIFTIN4(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .SHIFTIN3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .SHIFTOUT3(NLW_OSERDES2_4_SHIFTOUT3_UNCONNECTED),
    .OQ(ddrphy_dq_o[4]),
    .CLK0(sdram_full_wr_clk),
    .T1(ddrphy_drive_dq_n1_815),
    .IOCE(crg_clk4x_wr_strb),
    .SHIFTIN2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D1(ddrphy_record2_wrdata[4]),
    .D4(basesoc_sdram_master_p0_wrdata[20]),
    .TCE(basesoc_sdram_tccdcon_ready),
    .T3(ddrphy_drive_dq_n1_815),
    .SHIFTOUT2(NLW_OSERDES2_4_SHIFTOUT2_UNCONNECTED),
    .TRAIN(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .CLK1(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .RST(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .SHIFTOUT4(NLW_OSERDES2_4_SHIFTOUT4_UNCONNECTED),
    .T2(ddrphy_drive_dq_n1_815)
  );
  OSERDES2 #(
    .BYPASS_GCLK_FF ( "FALSE" ),
    .DATA_RATE_OQ ( "SDR" ),
    .DATA_RATE_OT ( "SDR" ),
    .OUTPUT_MODE ( "SINGLE_ENDED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ),
    .TRAIN_PATTERN ( 0 ))
  OSERDES2_5 (
    .SHIFTOUT1(NLW_OSERDES2_5_SHIFTOUT1_UNCONNECTED),
    .D2(ddrphy_record3_wrdata[21]),
    .D3(ddrphy_record3_wrdata[5]),
    .CLKDIV(sys_clk),
    .TQ(ddrphy_dq_t[5]),
    .SHIFTIN1(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .T4(ddrphy_drive_dq_n0),
    .OCE(basesoc_sdram_tccdcon_ready),
    .SHIFTIN4(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .SHIFTIN3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .SHIFTOUT3(NLW_OSERDES2_5_SHIFTOUT3_UNCONNECTED),
    .OQ(ddrphy_dq_o[5]),
    .CLK0(sdram_full_wr_clk),
    .T1(ddrphy_drive_dq_n1_815),
    .IOCE(crg_clk4x_wr_strb),
    .SHIFTIN2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D1(ddrphy_record2_wrdata[5]),
    .D4(basesoc_sdram_master_p0_wrdata[21]),
    .TCE(basesoc_sdram_tccdcon_ready),
    .T3(ddrphy_drive_dq_n1_815),
    .SHIFTOUT2(NLW_OSERDES2_5_SHIFTOUT2_UNCONNECTED),
    .TRAIN(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .CLK1(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .RST(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .SHIFTOUT4(NLW_OSERDES2_5_SHIFTOUT4_UNCONNECTED),
    .T2(ddrphy_drive_dq_n1_815)
  );
  OSERDES2 #(
    .BYPASS_GCLK_FF ( "FALSE" ),
    .DATA_RATE_OQ ( "SDR" ),
    .DATA_RATE_OT ( "SDR" ),
    .OUTPUT_MODE ( "SINGLE_ENDED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ),
    .TRAIN_PATTERN ( 0 ))
  OSERDES2_6 (
    .SHIFTOUT1(NLW_OSERDES2_6_SHIFTOUT1_UNCONNECTED),
    .D2(ddrphy_record3_wrdata[22]),
    .D3(ddrphy_record3_wrdata[6]),
    .CLKDIV(sys_clk),
    .TQ(ddrphy_dq_t[6]),
    .SHIFTIN1(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .T4(ddrphy_drive_dq_n0),
    .OCE(basesoc_sdram_tccdcon_ready),
    .SHIFTIN4(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .SHIFTIN3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .SHIFTOUT3(NLW_OSERDES2_6_SHIFTOUT3_UNCONNECTED),
    .OQ(ddrphy_dq_o[6]),
    .CLK0(sdram_full_wr_clk),
    .T1(ddrphy_drive_dq_n1_815),
    .IOCE(crg_clk4x_wr_strb),
    .SHIFTIN2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D1(ddrphy_record2_wrdata[6]),
    .D4(basesoc_sdram_master_p0_wrdata[22]),
    .TCE(basesoc_sdram_tccdcon_ready),
    .T3(ddrphy_drive_dq_n1_815),
    .SHIFTOUT2(NLW_OSERDES2_6_SHIFTOUT2_UNCONNECTED),
    .TRAIN(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .CLK1(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .RST(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .SHIFTOUT4(NLW_OSERDES2_6_SHIFTOUT4_UNCONNECTED),
    .T2(ddrphy_drive_dq_n1_815)
  );
  OSERDES2 #(
    .BYPASS_GCLK_FF ( "FALSE" ),
    .DATA_RATE_OQ ( "SDR" ),
    .DATA_RATE_OT ( "SDR" ),
    .OUTPUT_MODE ( "SINGLE_ENDED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ),
    .TRAIN_PATTERN ( 0 ))
  OSERDES2_7 (
    .SHIFTOUT1(NLW_OSERDES2_7_SHIFTOUT1_UNCONNECTED),
    .D2(ddrphy_record3_wrdata[23]),
    .D3(ddrphy_record3_wrdata[7]),
    .CLKDIV(sys_clk),
    .TQ(ddrphy_dq_t[7]),
    .SHIFTIN1(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .T4(ddrphy_drive_dq_n0),
    .OCE(basesoc_sdram_tccdcon_ready),
    .SHIFTIN4(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .SHIFTIN3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .SHIFTOUT3(NLW_OSERDES2_7_SHIFTOUT3_UNCONNECTED),
    .OQ(ddrphy_dq_o[7]),
    .CLK0(sdram_full_wr_clk),
    .T1(ddrphy_drive_dq_n1_815),
    .IOCE(crg_clk4x_wr_strb),
    .SHIFTIN2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D1(ddrphy_record2_wrdata[7]),
    .D4(basesoc_sdram_master_p0_wrdata[23]),
    .TCE(basesoc_sdram_tccdcon_ready),
    .T3(ddrphy_drive_dq_n1_815),
    .SHIFTOUT2(NLW_OSERDES2_7_SHIFTOUT2_UNCONNECTED),
    .TRAIN(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .CLK1(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .RST(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .SHIFTOUT4(NLW_OSERDES2_7_SHIFTOUT4_UNCONNECTED),
    .T2(ddrphy_drive_dq_n1_815)
  );
  OSERDES2 #(
    .BYPASS_GCLK_FF ( "FALSE" ),
    .DATA_RATE_OQ ( "SDR" ),
    .DATA_RATE_OT ( "SDR" ),
    .OUTPUT_MODE ( "SINGLE_ENDED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ),
    .TRAIN_PATTERN ( 0 ))
  OSERDES2_8 (
    .SHIFTOUT1(NLW_OSERDES2_8_SHIFTOUT1_UNCONNECTED),
    .D2(ddrphy_record3_wrdata[24]),
    .D3(ddrphy_record3_wrdata[8]),
    .CLKDIV(sys_clk),
    .TQ(ddrphy_dq_t[8]),
    .SHIFTIN1(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .T4(ddrphy_drive_dq_n0),
    .OCE(basesoc_sdram_tccdcon_ready),
    .SHIFTIN4(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .SHIFTIN3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .SHIFTOUT3(NLW_OSERDES2_8_SHIFTOUT3_UNCONNECTED),
    .OQ(ddrphy_dq_o[8]),
    .CLK0(sdram_full_wr_clk),
    .T1(ddrphy_drive_dq_n1_815),
    .IOCE(crg_clk4x_wr_strb),
    .SHIFTIN2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D1(ddrphy_record2_wrdata[8]),
    .D4(basesoc_sdram_master_p0_wrdata[24]),
    .TCE(basesoc_sdram_tccdcon_ready),
    .T3(ddrphy_drive_dq_n1_815),
    .SHIFTOUT2(NLW_OSERDES2_8_SHIFTOUT2_UNCONNECTED),
    .TRAIN(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .CLK1(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .RST(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .SHIFTOUT4(NLW_OSERDES2_8_SHIFTOUT4_UNCONNECTED),
    .T2(ddrphy_drive_dq_n1_815)
  );
  OSERDES2 #(
    .BYPASS_GCLK_FF ( "FALSE" ),
    .DATA_RATE_OQ ( "SDR" ),
    .DATA_RATE_OT ( "SDR" ),
    .OUTPUT_MODE ( "SINGLE_ENDED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ),
    .TRAIN_PATTERN ( 0 ))
  OSERDES2_9 (
    .SHIFTOUT1(NLW_OSERDES2_9_SHIFTOUT1_UNCONNECTED),
    .D2(ddrphy_record3_wrdata[25]),
    .D3(ddrphy_record3_wrdata[9]),
    .CLKDIV(sys_clk),
    .TQ(ddrphy_dq_t[9]),
    .SHIFTIN1(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .T4(ddrphy_drive_dq_n0),
    .OCE(basesoc_sdram_tccdcon_ready),
    .SHIFTIN4(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .SHIFTIN3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .SHIFTOUT3(NLW_OSERDES2_9_SHIFTOUT3_UNCONNECTED),
    .OQ(ddrphy_dq_o[9]),
    .CLK0(sdram_full_wr_clk),
    .T1(ddrphy_drive_dq_n1_815),
    .IOCE(crg_clk4x_wr_strb),
    .SHIFTIN2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D1(ddrphy_record2_wrdata[9]),
    .D4(basesoc_sdram_master_p0_wrdata[25]),
    .TCE(basesoc_sdram_tccdcon_ready),
    .T3(ddrphy_drive_dq_n1_815),
    .SHIFTOUT2(NLW_OSERDES2_9_SHIFTOUT2_UNCONNECTED),
    .TRAIN(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .CLK1(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .RST(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .SHIFTOUT4(NLW_OSERDES2_9_SHIFTOUT4_UNCONNECTED),
    .T2(ddrphy_drive_dq_n1_815)
  );
  OSERDES2 #(
    .BYPASS_GCLK_FF ( "FALSE" ),
    .DATA_RATE_OQ ( "SDR" ),
    .DATA_RATE_OT ( "SDR" ),
    .OUTPUT_MODE ( "SINGLE_ENDED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ),
    .TRAIN_PATTERN ( 0 ))
  OSERDES2_10 (
    .SHIFTOUT1(NLW_OSERDES2_10_SHIFTOUT1_UNCONNECTED),
    .D2(ddrphy_record3_wrdata[26]),
    .D3(ddrphy_record3_wrdata[10]),
    .CLKDIV(sys_clk),
    .TQ(ddrphy_dq_t[10]),
    .SHIFTIN1(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .T4(ddrphy_drive_dq_n0),
    .OCE(basesoc_sdram_tccdcon_ready),
    .SHIFTIN4(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .SHIFTIN3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .SHIFTOUT3(NLW_OSERDES2_10_SHIFTOUT3_UNCONNECTED),
    .OQ(ddrphy_dq_o[10]),
    .CLK0(sdram_full_wr_clk),
    .T1(ddrphy_drive_dq_n1_815),
    .IOCE(crg_clk4x_wr_strb),
    .SHIFTIN2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D1(ddrphy_record2_wrdata[10]),
    .D4(basesoc_sdram_master_p0_wrdata[26]),
    .TCE(basesoc_sdram_tccdcon_ready),
    .T3(ddrphy_drive_dq_n1_815),
    .SHIFTOUT2(NLW_OSERDES2_10_SHIFTOUT2_UNCONNECTED),
    .TRAIN(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .CLK1(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .RST(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .SHIFTOUT4(NLW_OSERDES2_10_SHIFTOUT4_UNCONNECTED),
    .T2(ddrphy_drive_dq_n1_815)
  );
  OSERDES2 #(
    .BYPASS_GCLK_FF ( "FALSE" ),
    .DATA_RATE_OQ ( "SDR" ),
    .DATA_RATE_OT ( "SDR" ),
    .OUTPUT_MODE ( "SINGLE_ENDED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ),
    .TRAIN_PATTERN ( 0 ))
  OSERDES2_11 (
    .SHIFTOUT1(NLW_OSERDES2_11_SHIFTOUT1_UNCONNECTED),
    .D2(ddrphy_record3_wrdata[27]),
    .D3(ddrphy_record3_wrdata[11]),
    .CLKDIV(sys_clk),
    .TQ(ddrphy_dq_t[11]),
    .SHIFTIN1(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .T4(ddrphy_drive_dq_n0),
    .OCE(basesoc_sdram_tccdcon_ready),
    .SHIFTIN4(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .SHIFTIN3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .SHIFTOUT3(NLW_OSERDES2_11_SHIFTOUT3_UNCONNECTED),
    .OQ(ddrphy_dq_o[11]),
    .CLK0(sdram_full_wr_clk),
    .T1(ddrphy_drive_dq_n1_815),
    .IOCE(crg_clk4x_wr_strb),
    .SHIFTIN2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D1(ddrphy_record2_wrdata[11]),
    .D4(basesoc_sdram_master_p0_wrdata[27]),
    .TCE(basesoc_sdram_tccdcon_ready),
    .T3(ddrphy_drive_dq_n1_815),
    .SHIFTOUT2(NLW_OSERDES2_11_SHIFTOUT2_UNCONNECTED),
    .TRAIN(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .CLK1(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .RST(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .SHIFTOUT4(NLW_OSERDES2_11_SHIFTOUT4_UNCONNECTED),
    .T2(ddrphy_drive_dq_n1_815)
  );
  OSERDES2 #(
    .BYPASS_GCLK_FF ( "FALSE" ),
    .DATA_RATE_OQ ( "SDR" ),
    .DATA_RATE_OT ( "SDR" ),
    .OUTPUT_MODE ( "SINGLE_ENDED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ),
    .TRAIN_PATTERN ( 0 ))
  OSERDES2_12 (
    .SHIFTOUT1(NLW_OSERDES2_12_SHIFTOUT1_UNCONNECTED),
    .D2(ddrphy_record3_wrdata[28]),
    .D3(ddrphy_record3_wrdata[12]),
    .CLKDIV(sys_clk),
    .TQ(ddrphy_dq_t[12]),
    .SHIFTIN1(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .T4(ddrphy_drive_dq_n0),
    .OCE(basesoc_sdram_tccdcon_ready),
    .SHIFTIN4(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .SHIFTIN3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .SHIFTOUT3(NLW_OSERDES2_12_SHIFTOUT3_UNCONNECTED),
    .OQ(ddrphy_dq_o[12]),
    .CLK0(sdram_full_wr_clk),
    .T1(ddrphy_drive_dq_n1_815),
    .IOCE(crg_clk4x_wr_strb),
    .SHIFTIN2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D1(ddrphy_record2_wrdata[12]),
    .D4(basesoc_sdram_master_p0_wrdata[28]),
    .TCE(basesoc_sdram_tccdcon_ready),
    .T3(ddrphy_drive_dq_n1_815),
    .SHIFTOUT2(NLW_OSERDES2_12_SHIFTOUT2_UNCONNECTED),
    .TRAIN(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .CLK1(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .RST(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .SHIFTOUT4(NLW_OSERDES2_12_SHIFTOUT4_UNCONNECTED),
    .T2(ddrphy_drive_dq_n1_815)
  );
  OSERDES2 #(
    .BYPASS_GCLK_FF ( "FALSE" ),
    .DATA_RATE_OQ ( "SDR" ),
    .DATA_RATE_OT ( "SDR" ),
    .OUTPUT_MODE ( "SINGLE_ENDED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ),
    .TRAIN_PATTERN ( 0 ))
  OSERDES2_13 (
    .SHIFTOUT1(NLW_OSERDES2_13_SHIFTOUT1_UNCONNECTED),
    .D2(ddrphy_record3_wrdata[29]),
    .D3(ddrphy_record3_wrdata[13]),
    .CLKDIV(sys_clk),
    .TQ(ddrphy_dq_t[13]),
    .SHIFTIN1(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .T4(ddrphy_drive_dq_n0),
    .OCE(basesoc_sdram_tccdcon_ready),
    .SHIFTIN4(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .SHIFTIN3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .SHIFTOUT3(NLW_OSERDES2_13_SHIFTOUT3_UNCONNECTED),
    .OQ(ddrphy_dq_o[13]),
    .CLK0(sdram_full_wr_clk),
    .T1(ddrphy_drive_dq_n1_815),
    .IOCE(crg_clk4x_wr_strb),
    .SHIFTIN2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D1(ddrphy_record2_wrdata[13]),
    .D4(basesoc_sdram_master_p0_wrdata[29]),
    .TCE(basesoc_sdram_tccdcon_ready),
    .T3(ddrphy_drive_dq_n1_815),
    .SHIFTOUT2(NLW_OSERDES2_13_SHIFTOUT2_UNCONNECTED),
    .TRAIN(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .CLK1(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .RST(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .SHIFTOUT4(NLW_OSERDES2_13_SHIFTOUT4_UNCONNECTED),
    .T2(ddrphy_drive_dq_n1_815)
  );
  OSERDES2 #(
    .BYPASS_GCLK_FF ( "FALSE" ),
    .DATA_RATE_OQ ( "SDR" ),
    .DATA_RATE_OT ( "SDR" ),
    .OUTPUT_MODE ( "SINGLE_ENDED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ),
    .TRAIN_PATTERN ( 0 ))
  OSERDES2_14 (
    .SHIFTOUT1(NLW_OSERDES2_14_SHIFTOUT1_UNCONNECTED),
    .D2(ddrphy_record3_wrdata[30]),
    .D3(ddrphy_record3_wrdata[14]),
    .CLKDIV(sys_clk),
    .TQ(ddrphy_dq_t[14]),
    .SHIFTIN1(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .T4(ddrphy_drive_dq_n0),
    .OCE(basesoc_sdram_tccdcon_ready),
    .SHIFTIN4(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .SHIFTIN3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .SHIFTOUT3(NLW_OSERDES2_14_SHIFTOUT3_UNCONNECTED),
    .OQ(ddrphy_dq_o[14]),
    .CLK0(sdram_full_wr_clk),
    .T1(ddrphy_drive_dq_n1_815),
    .IOCE(crg_clk4x_wr_strb),
    .SHIFTIN2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D1(ddrphy_record2_wrdata[14]),
    .D4(basesoc_sdram_master_p0_wrdata[30]),
    .TCE(basesoc_sdram_tccdcon_ready),
    .T3(ddrphy_drive_dq_n1_815),
    .SHIFTOUT2(NLW_OSERDES2_14_SHIFTOUT2_UNCONNECTED),
    .TRAIN(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .CLK1(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .RST(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .SHIFTOUT4(NLW_OSERDES2_14_SHIFTOUT4_UNCONNECTED),
    .T2(ddrphy_drive_dq_n1_815)
  );
  OSERDES2 #(
    .BYPASS_GCLK_FF ( "FALSE" ),
    .DATA_RATE_OQ ( "SDR" ),
    .DATA_RATE_OT ( "SDR" ),
    .OUTPUT_MODE ( "SINGLE_ENDED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ),
    .TRAIN_PATTERN ( 0 ))
  OSERDES2_15 (
    .SHIFTOUT1(NLW_OSERDES2_15_SHIFTOUT1_UNCONNECTED),
    .D2(ddrphy_record3_wrdata[31]),
    .D3(ddrphy_record3_wrdata[15]),
    .CLKDIV(sys_clk),
    .TQ(ddrphy_dq_t[15]),
    .SHIFTIN1(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .T4(ddrphy_drive_dq_n0),
    .OCE(basesoc_sdram_tccdcon_ready),
    .SHIFTIN4(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .SHIFTIN3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .SHIFTOUT3(NLW_OSERDES2_15_SHIFTOUT3_UNCONNECTED),
    .OQ(ddrphy_dq_o[15]),
    .CLK0(sdram_full_wr_clk),
    .T1(ddrphy_drive_dq_n1_815),
    .IOCE(crg_clk4x_wr_strb),
    .SHIFTIN2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D1(ddrphy_record2_wrdata[15]),
    .D4(basesoc_sdram_master_p0_wrdata[31]),
    .TCE(basesoc_sdram_tccdcon_ready),
    .T3(ddrphy_drive_dq_n1_815),
    .SHIFTOUT2(NLW_OSERDES2_15_SHIFTOUT2_UNCONNECTED),
    .TRAIN(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .CLK1(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .RST(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .SHIFTOUT4(NLW_OSERDES2_15_SHIFTOUT4_UNCONNECTED),
    .T2(ddrphy_drive_dq_n1_815)
  );
  OSERDES2 #(
    .BYPASS_GCLK_FF ( "FALSE" ),
    .DATA_RATE_OQ ( "SDR" ),
    .DATA_RATE_OT ( "SDR" ),
    .OUTPUT_MODE ( "SINGLE_ENDED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ),
    .TRAIN_PATTERN ( 0 ))
  OSERDES2_16 (
    .SHIFTOUT1(NLW_OSERDES2_16_SHIFTOUT1_UNCONNECTED),
    .D2(ddrphy_record2_wrdata_mask[0]),
    .D3(ddrphy_record2_wrdata_mask[0]),
    .CLKDIV(sys_clk),
    .TQ(NLW_OSERDES2_16_TQ_UNCONNECTED),
    .SHIFTIN1(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .T4(NLW_OSERDES2_16_T4_UNCONNECTED),
    .OCE(basesoc_sdram_tccdcon_ready),
    .SHIFTIN4(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .SHIFTIN3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .SHIFTOUT3(NLW_OSERDES2_16_SHIFTOUT3_UNCONNECTED),
    .OQ(ddram_dm_0_OBUF_233),
    .CLK0(sdram_full_wr_clk),
    .T1(NLW_OSERDES2_16_T1_UNCONNECTED),
    .IOCE(crg_clk4x_wr_strb),
    .SHIFTIN2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D1(ddrphy_record2_wrdata_mask[0]),
    .D4(basesoc_sdram_master_p0_wrdata_mask[0]),
    .TCE(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .T3(NLW_OSERDES2_16_T3_UNCONNECTED),
    .SHIFTOUT2(NLW_OSERDES2_16_SHIFTOUT2_UNCONNECTED),
    .TRAIN(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .CLK1(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .RST(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .SHIFTOUT4(NLW_OSERDES2_16_SHIFTOUT4_UNCONNECTED),
    .T2(NLW_OSERDES2_16_T2_UNCONNECTED)
  );
  OSERDES2 #(
    .BYPASS_GCLK_FF ( "FALSE" ),
    .DATA_RATE_OQ ( "SDR" ),
    .DATA_RATE_OT ( "SDR" ),
    .OUTPUT_MODE ( "SINGLE_ENDED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ),
    .TRAIN_PATTERN ( 0 ))
  OSERDES2_17 (
    .SHIFTOUT1(NLW_OSERDES2_17_SHIFTOUT1_UNCONNECTED),
    .D2(ddrphy_record2_wrdata_mask[0]),
    .D3(ddrphy_record2_wrdata_mask[0]),
    .CLKDIV(sys_clk),
    .TQ(NLW_OSERDES2_17_TQ_UNCONNECTED),
    .SHIFTIN1(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .T4(NLW_OSERDES2_17_T4_UNCONNECTED),
    .OCE(basesoc_sdram_tccdcon_ready),
    .SHIFTIN4(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .SHIFTIN3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .SHIFTOUT3(NLW_OSERDES2_17_SHIFTOUT3_UNCONNECTED),
    .OQ(ddram_dm_1_OBUF_234),
    .CLK0(sdram_full_wr_clk),
    .T1(NLW_OSERDES2_17_T1_UNCONNECTED),
    .IOCE(crg_clk4x_wr_strb),
    .SHIFTIN2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D1(ddrphy_record2_wrdata_mask[0]),
    .D4(basesoc_sdram_master_p0_wrdata_mask[0]),
    .TCE(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .T3(NLW_OSERDES2_17_T3_UNCONNECTED),
    .SHIFTOUT2(NLW_OSERDES2_17_SHIFTOUT2_UNCONNECTED),
    .TRAIN(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .CLK1(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .RST(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .SHIFTOUT4(NLW_OSERDES2_17_SHIFTOUT4_UNCONNECTED),
    .T2(NLW_OSERDES2_17_T2_UNCONNECTED)
  );
  ISERDES2 #(
    .BITSLIP_ENABLE ( "TRUE" ),
    .DATA_RATE ( "SDR" ),
    .INTERFACE_TYPE ( "RETIMED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ))
  ISERDES2_3 (
    .CFB0(NLW_ISERDES2_CFB0_UNCONNECTED),
    .CLKDIV(sys_clk),
    .Q3(ddrphy_record1_rddata[16]),
    .DFB(NLW_ISERDES2_DFB_UNCONNECTED),
    .CE0(basesoc_sdram_tccdcon_ready),
    .CFB1(NLW_ISERDES2_CFB1_UNCONNECTED),
    .INCDEC(NLW_ISERDES2_INCDEC_UNCONNECTED),
    .CLK0(sdram_full_wr_clk),
    .IOCE(crg_clk4x_wr_strb),
    .SHIFTIN(NLW_ISERDES2_SHIFTIN_UNCONNECTED),
    .VALID(NLW_ISERDES2_VALID_UNCONNECTED),
    .Q4(ddrphy_record1_rddata[0]),
    .Q2(ddrphy_record0_rddata[0]),
    .Q1(ddrphy_record0_rddata[16]),
    .FABRICOUT(NLW_ISERDES2_FABRICOUT_UNCONNECTED),
    .CLK1(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(ddrphy_dq_i[0]),
    .RST(sys_rst),
    .BITSLIP(ddrphy_bitslip_inc_765),
    .SHIFTOUT(NLW_ISERDES2_SHIFTOUT_UNCONNECTED)
  );
  ISERDES2 #(
    .BITSLIP_ENABLE ( "TRUE" ),
    .DATA_RATE ( "SDR" ),
    .INTERFACE_TYPE ( "RETIMED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ))
  ISERDES2_1 (
    .CFB0(NLW_ISERDES2_1_CFB0_UNCONNECTED),
    .CLKDIV(sys_clk),
    .Q3(ddrphy_record1_rddata[17]),
    .DFB(NLW_ISERDES2_1_DFB_UNCONNECTED),
    .CE0(basesoc_sdram_tccdcon_ready),
    .CFB1(NLW_ISERDES2_1_CFB1_UNCONNECTED),
    .INCDEC(NLW_ISERDES2_1_INCDEC_UNCONNECTED),
    .CLK0(sdram_full_wr_clk),
    .IOCE(crg_clk4x_wr_strb),
    .SHIFTIN(NLW_ISERDES2_1_SHIFTIN_UNCONNECTED),
    .VALID(NLW_ISERDES2_1_VALID_UNCONNECTED),
    .Q4(ddrphy_record1_rddata[1]),
    .Q2(ddrphy_record0_rddata[1]),
    .Q1(ddrphy_record0_rddata[17]),
    .FABRICOUT(NLW_ISERDES2_1_FABRICOUT_UNCONNECTED),
    .CLK1(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(ddrphy_dq_i[1]),
    .RST(sys_rst),
    .BITSLIP(ddrphy_bitslip_inc_765),
    .SHIFTOUT(NLW_ISERDES2_1_SHIFTOUT_UNCONNECTED)
  );
  ISERDES2 #(
    .BITSLIP_ENABLE ( "TRUE" ),
    .DATA_RATE ( "SDR" ),
    .INTERFACE_TYPE ( "RETIMED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ))
  ISERDES2_2 (
    .CFB0(NLW_ISERDES2_2_CFB0_UNCONNECTED),
    .CLKDIV(sys_clk),
    .Q3(ddrphy_record1_rddata[18]),
    .DFB(NLW_ISERDES2_2_DFB_UNCONNECTED),
    .CE0(basesoc_sdram_tccdcon_ready),
    .CFB1(NLW_ISERDES2_2_CFB1_UNCONNECTED),
    .INCDEC(NLW_ISERDES2_2_INCDEC_UNCONNECTED),
    .CLK0(sdram_full_wr_clk),
    .IOCE(crg_clk4x_wr_strb),
    .SHIFTIN(NLW_ISERDES2_2_SHIFTIN_UNCONNECTED),
    .VALID(NLW_ISERDES2_2_VALID_UNCONNECTED),
    .Q4(ddrphy_record1_rddata[2]),
    .Q2(ddrphy_record0_rddata[2]),
    .Q1(ddrphy_record0_rddata[18]),
    .FABRICOUT(NLW_ISERDES2_2_FABRICOUT_UNCONNECTED),
    .CLK1(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(ddrphy_dq_i[2]),
    .RST(sys_rst),
    .BITSLIP(ddrphy_bitslip_inc_765),
    .SHIFTOUT(NLW_ISERDES2_2_SHIFTOUT_UNCONNECTED)
  );
  ISERDES2 #(
    .BITSLIP_ENABLE ( "TRUE" ),
    .DATA_RATE ( "SDR" ),
    .INTERFACE_TYPE ( "RETIMED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ))
  ISERDES2_3_2458 (
    .CFB0(NLW_ISERDES2_3_CFB0_UNCONNECTED),
    .CLKDIV(sys_clk),
    .Q3(ddrphy_record1_rddata[19]),
    .DFB(NLW_ISERDES2_3_DFB_UNCONNECTED),
    .CE0(basesoc_sdram_tccdcon_ready),
    .CFB1(NLW_ISERDES2_3_CFB1_UNCONNECTED),
    .INCDEC(NLW_ISERDES2_3_INCDEC_UNCONNECTED),
    .CLK0(sdram_full_wr_clk),
    .IOCE(crg_clk4x_wr_strb),
    .SHIFTIN(NLW_ISERDES2_3_SHIFTIN_UNCONNECTED),
    .VALID(NLW_ISERDES2_3_VALID_UNCONNECTED),
    .Q4(ddrphy_record1_rddata[3]),
    .Q2(ddrphy_record0_rddata[3]),
    .Q1(ddrphy_record0_rddata[19]),
    .FABRICOUT(NLW_ISERDES2_3_FABRICOUT_UNCONNECTED),
    .CLK1(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(ddrphy_dq_i[3]),
    .RST(sys_rst),
    .BITSLIP(ddrphy_bitslip_inc_765),
    .SHIFTOUT(NLW_ISERDES2_3_SHIFTOUT_UNCONNECTED)
  );
  ISERDES2 #(
    .BITSLIP_ENABLE ( "TRUE" ),
    .DATA_RATE ( "SDR" ),
    .INTERFACE_TYPE ( "RETIMED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ))
  ISERDES2_4 (
    .CFB0(NLW_ISERDES2_4_CFB0_UNCONNECTED),
    .CLKDIV(sys_clk),
    .Q3(ddrphy_record1_rddata[20]),
    .DFB(NLW_ISERDES2_4_DFB_UNCONNECTED),
    .CE0(basesoc_sdram_tccdcon_ready),
    .CFB1(NLW_ISERDES2_4_CFB1_UNCONNECTED),
    .INCDEC(NLW_ISERDES2_4_INCDEC_UNCONNECTED),
    .CLK0(sdram_full_wr_clk),
    .IOCE(crg_clk4x_wr_strb),
    .SHIFTIN(NLW_ISERDES2_4_SHIFTIN_UNCONNECTED),
    .VALID(NLW_ISERDES2_4_VALID_UNCONNECTED),
    .Q4(ddrphy_record1_rddata[4]),
    .Q2(ddrphy_record0_rddata[4]),
    .Q1(ddrphy_record0_rddata[20]),
    .FABRICOUT(NLW_ISERDES2_4_FABRICOUT_UNCONNECTED),
    .CLK1(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(ddrphy_dq_i[4]),
    .RST(sys_rst),
    .BITSLIP(ddrphy_bitslip_inc_765),
    .SHIFTOUT(NLW_ISERDES2_4_SHIFTOUT_UNCONNECTED)
  );
  ISERDES2 #(
    .BITSLIP_ENABLE ( "TRUE" ),
    .DATA_RATE ( "SDR" ),
    .INTERFACE_TYPE ( "RETIMED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ))
  ISERDES2_5 (
    .CFB0(NLW_ISERDES2_5_CFB0_UNCONNECTED),
    .CLKDIV(sys_clk),
    .Q3(ddrphy_record1_rddata[21]),
    .DFB(NLW_ISERDES2_5_DFB_UNCONNECTED),
    .CE0(basesoc_sdram_tccdcon_ready),
    .CFB1(NLW_ISERDES2_5_CFB1_UNCONNECTED),
    .INCDEC(NLW_ISERDES2_5_INCDEC_UNCONNECTED),
    .CLK0(sdram_full_wr_clk),
    .IOCE(crg_clk4x_wr_strb),
    .SHIFTIN(NLW_ISERDES2_5_SHIFTIN_UNCONNECTED),
    .VALID(NLW_ISERDES2_5_VALID_UNCONNECTED),
    .Q4(ddrphy_record1_rddata[5]),
    .Q2(ddrphy_record0_rddata[5]),
    .Q1(ddrphy_record0_rddata[21]),
    .FABRICOUT(NLW_ISERDES2_5_FABRICOUT_UNCONNECTED),
    .CLK1(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(ddrphy_dq_i[5]),
    .RST(sys_rst),
    .BITSLIP(ddrphy_bitslip_inc_765),
    .SHIFTOUT(NLW_ISERDES2_5_SHIFTOUT_UNCONNECTED)
  );
  ISERDES2 #(
    .BITSLIP_ENABLE ( "TRUE" ),
    .DATA_RATE ( "SDR" ),
    .INTERFACE_TYPE ( "RETIMED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ))
  ISERDES2_6 (
    .CFB0(NLW_ISERDES2_6_CFB0_UNCONNECTED),
    .CLKDIV(sys_clk),
    .Q3(ddrphy_record1_rddata[22]),
    .DFB(NLW_ISERDES2_6_DFB_UNCONNECTED),
    .CE0(basesoc_sdram_tccdcon_ready),
    .CFB1(NLW_ISERDES2_6_CFB1_UNCONNECTED),
    .INCDEC(NLW_ISERDES2_6_INCDEC_UNCONNECTED),
    .CLK0(sdram_full_wr_clk),
    .IOCE(crg_clk4x_wr_strb),
    .SHIFTIN(NLW_ISERDES2_6_SHIFTIN_UNCONNECTED),
    .VALID(NLW_ISERDES2_6_VALID_UNCONNECTED),
    .Q4(ddrphy_record1_rddata[6]),
    .Q2(ddrphy_record0_rddata[6]),
    .Q1(ddrphy_record0_rddata[22]),
    .FABRICOUT(NLW_ISERDES2_6_FABRICOUT_UNCONNECTED),
    .CLK1(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(ddrphy_dq_i[6]),
    .RST(sys_rst),
    .BITSLIP(ddrphy_bitslip_inc_765),
    .SHIFTOUT(NLW_ISERDES2_6_SHIFTOUT_UNCONNECTED)
  );
  ISERDES2 #(
    .BITSLIP_ENABLE ( "TRUE" ),
    .DATA_RATE ( "SDR" ),
    .INTERFACE_TYPE ( "RETIMED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ))
  ISERDES2_7 (
    .CFB0(NLW_ISERDES2_7_CFB0_UNCONNECTED),
    .CLKDIV(sys_clk),
    .Q3(ddrphy_record1_rddata[23]),
    .DFB(NLW_ISERDES2_7_DFB_UNCONNECTED),
    .CE0(basesoc_sdram_tccdcon_ready),
    .CFB1(NLW_ISERDES2_7_CFB1_UNCONNECTED),
    .INCDEC(NLW_ISERDES2_7_INCDEC_UNCONNECTED),
    .CLK0(sdram_full_wr_clk),
    .IOCE(crg_clk4x_wr_strb),
    .SHIFTIN(NLW_ISERDES2_7_SHIFTIN_UNCONNECTED),
    .VALID(NLW_ISERDES2_7_VALID_UNCONNECTED),
    .Q4(ddrphy_record1_rddata[7]),
    .Q2(ddrphy_record0_rddata[7]),
    .Q1(ddrphy_record0_rddata[23]),
    .FABRICOUT(NLW_ISERDES2_7_FABRICOUT_UNCONNECTED),
    .CLK1(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(ddrphy_dq_i[7]),
    .RST(sys_rst),
    .BITSLIP(ddrphy_bitslip_inc_765),
    .SHIFTOUT(NLW_ISERDES2_7_SHIFTOUT_UNCONNECTED)
  );
  ISERDES2 #(
    .BITSLIP_ENABLE ( "TRUE" ),
    .DATA_RATE ( "SDR" ),
    .INTERFACE_TYPE ( "RETIMED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ))
  ISERDES2_8 (
    .CFB0(NLW_ISERDES2_8_CFB0_UNCONNECTED),
    .CLKDIV(sys_clk),
    .Q3(ddrphy_record1_rddata[24]),
    .DFB(NLW_ISERDES2_8_DFB_UNCONNECTED),
    .CE0(basesoc_sdram_tccdcon_ready),
    .CFB1(NLW_ISERDES2_8_CFB1_UNCONNECTED),
    .INCDEC(NLW_ISERDES2_8_INCDEC_UNCONNECTED),
    .CLK0(sdram_full_wr_clk),
    .IOCE(crg_clk4x_wr_strb),
    .SHIFTIN(NLW_ISERDES2_8_SHIFTIN_UNCONNECTED),
    .VALID(NLW_ISERDES2_8_VALID_UNCONNECTED),
    .Q4(ddrphy_record1_rddata[8]),
    .Q2(ddrphy_record0_rddata[8]),
    .Q1(ddrphy_record0_rddata[24]),
    .FABRICOUT(NLW_ISERDES2_8_FABRICOUT_UNCONNECTED),
    .CLK1(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(ddrphy_dq_i[8]),
    .RST(sys_rst),
    .BITSLIP(ddrphy_bitslip_inc_765),
    .SHIFTOUT(NLW_ISERDES2_8_SHIFTOUT_UNCONNECTED)
  );
  ISERDES2 #(
    .BITSLIP_ENABLE ( "TRUE" ),
    .DATA_RATE ( "SDR" ),
    .INTERFACE_TYPE ( "RETIMED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ))
  ISERDES2_9 (
    .CFB0(NLW_ISERDES2_9_CFB0_UNCONNECTED),
    .CLKDIV(sys_clk),
    .Q3(ddrphy_record1_rddata[25]),
    .DFB(NLW_ISERDES2_9_DFB_UNCONNECTED),
    .CE0(basesoc_sdram_tccdcon_ready),
    .CFB1(NLW_ISERDES2_9_CFB1_UNCONNECTED),
    .INCDEC(NLW_ISERDES2_9_INCDEC_UNCONNECTED),
    .CLK0(sdram_full_wr_clk),
    .IOCE(crg_clk4x_wr_strb),
    .SHIFTIN(NLW_ISERDES2_9_SHIFTIN_UNCONNECTED),
    .VALID(NLW_ISERDES2_9_VALID_UNCONNECTED),
    .Q4(ddrphy_record1_rddata[9]),
    .Q2(ddrphy_record0_rddata[9]),
    .Q1(ddrphy_record0_rddata[25]),
    .FABRICOUT(NLW_ISERDES2_9_FABRICOUT_UNCONNECTED),
    .CLK1(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(ddrphy_dq_i[9]),
    .RST(sys_rst),
    .BITSLIP(ddrphy_bitslip_inc_765),
    .SHIFTOUT(NLW_ISERDES2_9_SHIFTOUT_UNCONNECTED)
  );
  ISERDES2 #(
    .BITSLIP_ENABLE ( "TRUE" ),
    .DATA_RATE ( "SDR" ),
    .INTERFACE_TYPE ( "RETIMED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ))
  ISERDES2_10 (
    .CFB0(NLW_ISERDES2_10_CFB0_UNCONNECTED),
    .CLKDIV(sys_clk),
    .Q3(ddrphy_record1_rddata[26]),
    .DFB(NLW_ISERDES2_10_DFB_UNCONNECTED),
    .CE0(basesoc_sdram_tccdcon_ready),
    .CFB1(NLW_ISERDES2_10_CFB1_UNCONNECTED),
    .INCDEC(NLW_ISERDES2_10_INCDEC_UNCONNECTED),
    .CLK0(sdram_full_wr_clk),
    .IOCE(crg_clk4x_wr_strb),
    .SHIFTIN(NLW_ISERDES2_10_SHIFTIN_UNCONNECTED),
    .VALID(NLW_ISERDES2_10_VALID_UNCONNECTED),
    .Q4(ddrphy_record1_rddata[10]),
    .Q2(ddrphy_record0_rddata[10]),
    .Q1(ddrphy_record0_rddata[26]),
    .FABRICOUT(NLW_ISERDES2_10_FABRICOUT_UNCONNECTED),
    .CLK1(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(ddrphy_dq_i[10]),
    .RST(sys_rst),
    .BITSLIP(ddrphy_bitslip_inc_765),
    .SHIFTOUT(NLW_ISERDES2_10_SHIFTOUT_UNCONNECTED)
  );
  ISERDES2 #(
    .BITSLIP_ENABLE ( "TRUE" ),
    .DATA_RATE ( "SDR" ),
    .INTERFACE_TYPE ( "RETIMED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ))
  ISERDES2_11 (
    .CFB0(NLW_ISERDES2_11_CFB0_UNCONNECTED),
    .CLKDIV(sys_clk),
    .Q3(ddrphy_record1_rddata[27]),
    .DFB(NLW_ISERDES2_11_DFB_UNCONNECTED),
    .CE0(basesoc_sdram_tccdcon_ready),
    .CFB1(NLW_ISERDES2_11_CFB1_UNCONNECTED),
    .INCDEC(NLW_ISERDES2_11_INCDEC_UNCONNECTED),
    .CLK0(sdram_full_wr_clk),
    .IOCE(crg_clk4x_wr_strb),
    .SHIFTIN(NLW_ISERDES2_11_SHIFTIN_UNCONNECTED),
    .VALID(NLW_ISERDES2_11_VALID_UNCONNECTED),
    .Q4(ddrphy_record1_rddata[11]),
    .Q2(ddrphy_record0_rddata[11]),
    .Q1(ddrphy_record0_rddata[27]),
    .FABRICOUT(NLW_ISERDES2_11_FABRICOUT_UNCONNECTED),
    .CLK1(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(ddrphy_dq_i[11]),
    .RST(sys_rst),
    .BITSLIP(ddrphy_bitslip_inc_765),
    .SHIFTOUT(NLW_ISERDES2_11_SHIFTOUT_UNCONNECTED)
  );
  ISERDES2 #(
    .BITSLIP_ENABLE ( "TRUE" ),
    .DATA_RATE ( "SDR" ),
    .INTERFACE_TYPE ( "RETIMED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ))
  ISERDES2_12 (
    .CFB0(NLW_ISERDES2_12_CFB0_UNCONNECTED),
    .CLKDIV(sys_clk),
    .Q3(ddrphy_record1_rddata[28]),
    .DFB(NLW_ISERDES2_12_DFB_UNCONNECTED),
    .CE0(basesoc_sdram_tccdcon_ready),
    .CFB1(NLW_ISERDES2_12_CFB1_UNCONNECTED),
    .INCDEC(NLW_ISERDES2_12_INCDEC_UNCONNECTED),
    .CLK0(sdram_full_wr_clk),
    .IOCE(crg_clk4x_wr_strb),
    .SHIFTIN(NLW_ISERDES2_12_SHIFTIN_UNCONNECTED),
    .VALID(NLW_ISERDES2_12_VALID_UNCONNECTED),
    .Q4(ddrphy_record1_rddata[12]),
    .Q2(ddrphy_record0_rddata[12]),
    .Q1(ddrphy_record0_rddata[28]),
    .FABRICOUT(NLW_ISERDES2_12_FABRICOUT_UNCONNECTED),
    .CLK1(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(ddrphy_dq_i[12]),
    .RST(sys_rst),
    .BITSLIP(ddrphy_bitslip_inc_765),
    .SHIFTOUT(NLW_ISERDES2_12_SHIFTOUT_UNCONNECTED)
  );
  ISERDES2 #(
    .BITSLIP_ENABLE ( "TRUE" ),
    .DATA_RATE ( "SDR" ),
    .INTERFACE_TYPE ( "RETIMED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ))
  ISERDES2_13 (
    .CFB0(NLW_ISERDES2_13_CFB0_UNCONNECTED),
    .CLKDIV(sys_clk),
    .Q3(ddrphy_record1_rddata[29]),
    .DFB(NLW_ISERDES2_13_DFB_UNCONNECTED),
    .CE0(basesoc_sdram_tccdcon_ready),
    .CFB1(NLW_ISERDES2_13_CFB1_UNCONNECTED),
    .INCDEC(NLW_ISERDES2_13_INCDEC_UNCONNECTED),
    .CLK0(sdram_full_wr_clk),
    .IOCE(crg_clk4x_wr_strb),
    .SHIFTIN(NLW_ISERDES2_13_SHIFTIN_UNCONNECTED),
    .VALID(NLW_ISERDES2_13_VALID_UNCONNECTED),
    .Q4(ddrphy_record1_rddata[13]),
    .Q2(ddrphy_record0_rddata[13]),
    .Q1(ddrphy_record0_rddata[29]),
    .FABRICOUT(NLW_ISERDES2_13_FABRICOUT_UNCONNECTED),
    .CLK1(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(ddrphy_dq_i[13]),
    .RST(sys_rst),
    .BITSLIP(ddrphy_bitslip_inc_765),
    .SHIFTOUT(NLW_ISERDES2_13_SHIFTOUT_UNCONNECTED)
  );
  ISERDES2 #(
    .BITSLIP_ENABLE ( "TRUE" ),
    .DATA_RATE ( "SDR" ),
    .INTERFACE_TYPE ( "RETIMED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ))
  ISERDES2_14 (
    .CFB0(NLW_ISERDES2_14_CFB0_UNCONNECTED),
    .CLKDIV(sys_clk),
    .Q3(ddrphy_record1_rddata[30]),
    .DFB(NLW_ISERDES2_14_DFB_UNCONNECTED),
    .CE0(basesoc_sdram_tccdcon_ready),
    .CFB1(NLW_ISERDES2_14_CFB1_UNCONNECTED),
    .INCDEC(NLW_ISERDES2_14_INCDEC_UNCONNECTED),
    .CLK0(sdram_full_wr_clk),
    .IOCE(crg_clk4x_wr_strb),
    .SHIFTIN(NLW_ISERDES2_14_SHIFTIN_UNCONNECTED),
    .VALID(NLW_ISERDES2_14_VALID_UNCONNECTED),
    .Q4(ddrphy_record1_rddata[14]),
    .Q2(ddrphy_record0_rddata[14]),
    .Q1(ddrphy_record0_rddata[30]),
    .FABRICOUT(NLW_ISERDES2_14_FABRICOUT_UNCONNECTED),
    .CLK1(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(ddrphy_dq_i[14]),
    .RST(sys_rst),
    .BITSLIP(ddrphy_bitslip_inc_765),
    .SHIFTOUT(NLW_ISERDES2_14_SHIFTOUT_UNCONNECTED)
  );
  ISERDES2 #(
    .BITSLIP_ENABLE ( "TRUE" ),
    .DATA_RATE ( "SDR" ),
    .INTERFACE_TYPE ( "RETIMED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ))
  ISERDES2_15 (
    .CFB0(NLW_ISERDES2_15_CFB0_UNCONNECTED),
    .CLKDIV(sys_clk),
    .Q3(ddrphy_record1_rddata[31]),
    .DFB(NLW_ISERDES2_15_DFB_UNCONNECTED),
    .CE0(basesoc_sdram_tccdcon_ready),
    .CFB1(NLW_ISERDES2_15_CFB1_UNCONNECTED),
    .INCDEC(NLW_ISERDES2_15_INCDEC_UNCONNECTED),
    .CLK0(sdram_full_wr_clk),
    .IOCE(crg_clk4x_wr_strb),
    .SHIFTIN(NLW_ISERDES2_15_SHIFTIN_UNCONNECTED),
    .VALID(NLW_ISERDES2_15_VALID_UNCONNECTED),
    .Q4(ddrphy_record1_rddata[15]),
    .Q2(ddrphy_record0_rddata[15]),
    .Q1(ddrphy_record0_rddata[31]),
    .FABRICOUT(NLW_ISERDES2_15_FABRICOUT_UNCONNECTED),
    .CLK1(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(ddrphy_dq_i[15]),
    .RST(sys_rst),
    .BITSLIP(ddrphy_bitslip_inc_765),
    .SHIFTOUT(NLW_ISERDES2_15_SHIFTOUT_UNCONNECTED)
  );
  ODDR2 #(
    .DDR_ALIGNMENT ( "C1" ),
    .SRTYPE ( "ASYNC" ),
    .INIT ( 1'b0 ))
  ODDR2_2 (
    .D0(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D1(basesoc_sdram_tccdcon_ready),
    .C0(sdram_half_clk),
    .C1(ddrphy_sdram_half_clk_n),
    .CE(basesoc_sdram_tccdcon_ready),
    .R(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .Q(ddrphy_dqs_o[0])
  );
  ODDR2 #(
    .DDR_ALIGNMENT ( "C1" ),
    .SRTYPE ( "ASYNC" ),
    .INIT ( 1'b0 ))
  ODDR2_3 (
    .D0(ddrphy_dqs_t_d0),
    .D1(ddrphy_dqs_t_d1),
    .C0(sdram_half_clk),
    .C1(ddrphy_sdram_half_clk_n),
    .CE(basesoc_sdram_tccdcon_ready),
    .R(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .Q(ddrphy_dqs_t[0])
  );
  ODDR2 #(
    .DDR_ALIGNMENT ( "C1" ),
    .SRTYPE ( "ASYNC" ),
    .INIT ( 1'b0 ))
  ODDR2_4 (
    .D0(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D1(basesoc_sdram_tccdcon_ready),
    .C0(sdram_half_clk),
    .C1(ddrphy_sdram_half_clk_n),
    .CE(basesoc_sdram_tccdcon_ready),
    .R(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .Q(ddrphy_dqs_o[1])
  );
  ODDR2 #(
    .DDR_ALIGNMENT ( "C1" ),
    .SRTYPE ( "ASYNC" ),
    .INIT ( 1'b0 ))
  ODDR2_5 (
    .D0(ddrphy_dqs_t_d0),
    .D1(ddrphy_dqs_t_d1),
    .C0(sdram_half_clk),
    .C1(ddrphy_sdram_half_clk_n),
    .CE(basesoc_sdram_tccdcon_ready),
    .R(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .Q(ddrphy_dqs_t[1])
  );
  ODDR2 #(
    .DDR_ALIGNMENT ( "NONE" ),
    .SRTYPE ( "SYNC" ),
    .INIT ( 1'b0 ))
  ODDR2_4_2475 (
    .D0(basesoc_sdram_tccdcon_ready),
    .D1(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .C0(crg_clk_sdram_half_shifted),
    .C1(crg_clk_sdram_half_shifted_INV_440_o),
    .CE(basesoc_sdram_tccdcon_ready),
    .R(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .Q(ddram_clock_p_OBUF_362)
  );
  ODDR2 #(
    .DDR_ALIGNMENT ( "NONE" ),
    .SRTYPE ( "SYNC" ),
    .INIT ( 1'b0 ))
  ODDR2_1 (
    .D0(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D1(basesoc_sdram_tccdcon_ready),
    .C0(crg_clk_sdram_half_shifted),
    .C1(crg_clk_sdram_half_shifted_INV_440_o),
    .CE(basesoc_sdram_tccdcon_ready),
    .R(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .Q(ddram_clock_n_OBUF_364)
  );
  IOBUF #(
    .CAPACITANCE ( "DONT_CARE" ),
    .IBUF_DELAY_VALUE ( "0" ),
    .IBUF_LOW_PWR ( "TRUE" ),
    .IFD_DELAY_VALUE ( "AUTO" ),
    .IOSTANDARD ( "DEFAULT" ),
    .SLEW ( "20" ),
    .DRIVE ( 12 ))
  IOBUF_5 (
    .I(ddrphy_dq_o[0]),
    .T(ddrphy_dq_t[0]),
    .O(ddrphy_dq_i[0]),
    .IO(ddram_dq[0])
  );
  IOBUF #(
    .CAPACITANCE ( "DONT_CARE" ),
    .IBUF_DELAY_VALUE ( "0" ),
    .IBUF_LOW_PWR ( "TRUE" ),
    .IFD_DELAY_VALUE ( "AUTO" ),
    .IOSTANDARD ( "DEFAULT" ),
    .SLEW ( "20" ),
    .DRIVE ( 12 ))
  IOBUF_1 (
    .I(ddrphy_dq_o[1]),
    .T(ddrphy_dq_t[1]),
    .O(ddrphy_dq_i[1]),
    .IO(ddram_dq[1])
  );
  IOBUF #(
    .CAPACITANCE ( "DONT_CARE" ),
    .IBUF_DELAY_VALUE ( "0" ),
    .IBUF_LOW_PWR ( "TRUE" ),
    .IFD_DELAY_VALUE ( "AUTO" ),
    .IOSTANDARD ( "DEFAULT" ),
    .SLEW ( "20" ),
    .DRIVE ( 12 ))
  IOBUF_2 (
    .I(ddrphy_dq_o[2]),
    .T(ddrphy_dq_t[2]),
    .O(ddrphy_dq_i[2]),
    .IO(ddram_dq[2])
  );
  IOBUF #(
    .CAPACITANCE ( "DONT_CARE" ),
    .IBUF_DELAY_VALUE ( "0" ),
    .IBUF_LOW_PWR ( "TRUE" ),
    .IFD_DELAY_VALUE ( "AUTO" ),
    .IOSTANDARD ( "DEFAULT" ),
    .SLEW ( "20" ),
    .DRIVE ( 12 ))
  IOBUF_3 (
    .I(ddrphy_dq_o[3]),
    .T(ddrphy_dq_t[3]),
    .O(ddrphy_dq_i[3]),
    .IO(ddram_dq[3])
  );
  IOBUF #(
    .CAPACITANCE ( "DONT_CARE" ),
    .IBUF_DELAY_VALUE ( "0" ),
    .IBUF_LOW_PWR ( "TRUE" ),
    .IFD_DELAY_VALUE ( "AUTO" ),
    .IOSTANDARD ( "DEFAULT" ),
    .SLEW ( "20" ),
    .DRIVE ( 12 ))
  IOBUF_4 (
    .I(ddrphy_dq_o[4]),
    .T(ddrphy_dq_t[4]),
    .O(ddrphy_dq_i[4]),
    .IO(ddram_dq[4])
  );
  IOBUF #(
    .CAPACITANCE ( "DONT_CARE" ),
    .IBUF_DELAY_VALUE ( "0" ),
    .IBUF_LOW_PWR ( "TRUE" ),
    .IFD_DELAY_VALUE ( "AUTO" ),
    .IOSTANDARD ( "DEFAULT" ),
    .SLEW ( "20" ),
    .DRIVE ( 12 ))
  IOBUF_5_2482 (
    .I(ddrphy_dq_o[5]),
    .T(ddrphy_dq_t[5]),
    .O(ddrphy_dq_i[5]),
    .IO(ddram_dq[5])
  );
  IOBUF #(
    .CAPACITANCE ( "DONT_CARE" ),
    .IBUF_DELAY_VALUE ( "0" ),
    .IBUF_LOW_PWR ( "TRUE" ),
    .IFD_DELAY_VALUE ( "AUTO" ),
    .IOSTANDARD ( "DEFAULT" ),
    .SLEW ( "20" ),
    .DRIVE ( 12 ))
  IOBUF_6 (
    .I(ddrphy_dq_o[6]),
    .T(ddrphy_dq_t[6]),
    .O(ddrphy_dq_i[6]),
    .IO(ddram_dq[6])
  );
  IOBUF #(
    .CAPACITANCE ( "DONT_CARE" ),
    .IBUF_DELAY_VALUE ( "0" ),
    .IBUF_LOW_PWR ( "TRUE" ),
    .IFD_DELAY_VALUE ( "AUTO" ),
    .IOSTANDARD ( "DEFAULT" ),
    .SLEW ( "20" ),
    .DRIVE ( 12 ))
  IOBUF_7 (
    .I(ddrphy_dq_o[7]),
    .T(ddrphy_dq_t[7]),
    .O(ddrphy_dq_i[7]),
    .IO(ddram_dq[7])
  );
  IOBUF #(
    .CAPACITANCE ( "DONT_CARE" ),
    .IBUF_DELAY_VALUE ( "0" ),
    .IBUF_LOW_PWR ( "TRUE" ),
    .IFD_DELAY_VALUE ( "AUTO" ),
    .IOSTANDARD ( "DEFAULT" ),
    .SLEW ( "20" ),
    .DRIVE ( 12 ))
  IOBUF_8 (
    .I(ddrphy_dq_o[8]),
    .T(ddrphy_dq_t[8]),
    .O(ddrphy_dq_i[8]),
    .IO(ddram_dq[8])
  );
  IOBUF #(
    .CAPACITANCE ( "DONT_CARE" ),
    .IBUF_DELAY_VALUE ( "0" ),
    .IBUF_LOW_PWR ( "TRUE" ),
    .IFD_DELAY_VALUE ( "AUTO" ),
    .IOSTANDARD ( "DEFAULT" ),
    .SLEW ( "20" ),
    .DRIVE ( 12 ))
  IOBUF_9 (
    .I(ddrphy_dq_o[9]),
    .T(ddrphy_dq_t[9]),
    .O(ddrphy_dq_i[9]),
    .IO(ddram_dq[9])
  );
  IOBUF #(
    .CAPACITANCE ( "DONT_CARE" ),
    .IBUF_DELAY_VALUE ( "0" ),
    .IBUF_LOW_PWR ( "TRUE" ),
    .IFD_DELAY_VALUE ( "AUTO" ),
    .IOSTANDARD ( "DEFAULT" ),
    .SLEW ( "20" ),
    .DRIVE ( 12 ))
  IOBUF_10 (
    .I(ddrphy_dq_o[10]),
    .T(ddrphy_dq_t[10]),
    .O(ddrphy_dq_i[10]),
    .IO(ddram_dq[10])
  );
  IOBUF #(
    .CAPACITANCE ( "DONT_CARE" ),
    .IBUF_DELAY_VALUE ( "0" ),
    .IBUF_LOW_PWR ( "TRUE" ),
    .IFD_DELAY_VALUE ( "AUTO" ),
    .IOSTANDARD ( "DEFAULT" ),
    .SLEW ( "20" ),
    .DRIVE ( 12 ))
  IOBUF_11 (
    .I(ddrphy_dq_o[11]),
    .T(ddrphy_dq_t[11]),
    .O(ddrphy_dq_i[11]),
    .IO(ddram_dq[11])
  );
  IOBUF #(
    .CAPACITANCE ( "DONT_CARE" ),
    .IBUF_DELAY_VALUE ( "0" ),
    .IBUF_LOW_PWR ( "TRUE" ),
    .IFD_DELAY_VALUE ( "AUTO" ),
    .IOSTANDARD ( "DEFAULT" ),
    .SLEW ( "20" ),
    .DRIVE ( 12 ))
  IOBUF_12 (
    .I(ddrphy_dq_o[12]),
    .T(ddrphy_dq_t[12]),
    .O(ddrphy_dq_i[12]),
    .IO(ddram_dq[12])
  );
  IOBUF #(
    .CAPACITANCE ( "DONT_CARE" ),
    .IBUF_DELAY_VALUE ( "0" ),
    .IBUF_LOW_PWR ( "TRUE" ),
    .IFD_DELAY_VALUE ( "AUTO" ),
    .IOSTANDARD ( "DEFAULT" ),
    .SLEW ( "20" ),
    .DRIVE ( 12 ))
  IOBUF_13 (
    .I(ddrphy_dq_o[13]),
    .T(ddrphy_dq_t[13]),
    .O(ddrphy_dq_i[13]),
    .IO(ddram_dq[13])
  );
  IOBUF #(
    .CAPACITANCE ( "DONT_CARE" ),
    .IBUF_DELAY_VALUE ( "0" ),
    .IBUF_LOW_PWR ( "TRUE" ),
    .IFD_DELAY_VALUE ( "AUTO" ),
    .IOSTANDARD ( "DEFAULT" ),
    .SLEW ( "20" ),
    .DRIVE ( 12 ))
  IOBUF_14 (
    .I(ddrphy_dq_o[14]),
    .T(ddrphy_dq_t[14]),
    .O(ddrphy_dq_i[14]),
    .IO(ddram_dq[14])
  );
  IOBUF #(
    .CAPACITANCE ( "DONT_CARE" ),
    .IBUF_DELAY_VALUE ( "0" ),
    .IBUF_LOW_PWR ( "TRUE" ),
    .IFD_DELAY_VALUE ( "AUTO" ),
    .IOSTANDARD ( "DEFAULT" ),
    .SLEW ( "20" ),
    .DRIVE ( 12 ))
  IOBUF_15 (
    .I(ddrphy_dq_o[15]),
    .T(ddrphy_dq_t[15]),
    .O(ddrphy_dq_i[15]),
    .IO(ddram_dq[15])
  );
  OBUFT #(
    .CAPACITANCE ( "DONT_CARE" ),
    .IOSTANDARD ( "DEFAULT" ),
    .SLEW ( "20" ),
    .DRIVE ( 12 ))
  OBUFT_6 (
    .I(ddrphy_dqs_o[0]),
    .T(ddrphy_dqs_t[0]),
    .O(ddram_dqs[0])
  );
  OBUFT #(
    .CAPACITANCE ( "DONT_CARE" ),
    .IOSTANDARD ( "DEFAULT" ),
    .SLEW ( "20" ),
    .DRIVE ( 12 ))
  OBUFT_1 (
    .I(ddrphy_dqs_o[1]),
    .T(ddrphy_dqs_t[1]),
    .O(ddram_dqs[1])
  );
  DNA_PORT #(
    .SIM_DNA_VALUE ( 57'h000000000000000 ))
  DNA_PORT_7 (
    .SHIFT(basesoc_sdram_tccdcon_ready),
    .DIN(dna_status[56]),
    .CLK(dna_cnt[0]),
    .READ(\dna_cnt[6]_GND_1_o_LessThan_1635_o ),
    .DOUT(dna_do)
  );
  XORCY   \picorv32/Mcount_count_cycle_xor<63>  (
    .CI(\picorv32/Mcount_count_cycle_cy [62]),
    .LI(\picorv32/Mcount_count_cycle_xor<63>_rt_9095 ),
    .O(\picorv32/Result<63>1 )
  );
  XORCY   \picorv32/Mcount_count_cycle_xor<62>  (
    .CI(\picorv32/Mcount_count_cycle_cy [61]),
    .LI(\picorv32/Mcount_count_cycle_cy<62>_rt_8913 ),
    .O(\picorv32/Result<62>1 )
  );
  MUXCY   \picorv32/Mcount_count_cycle_cy<62>  (
    .CI(\picorv32/Mcount_count_cycle_cy [61]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Mcount_count_cycle_cy<62>_rt_8913 ),
    .O(\picorv32/Mcount_count_cycle_cy [62])
  );
  XORCY   \picorv32/Mcount_count_cycle_xor<61>  (
    .CI(\picorv32/Mcount_count_cycle_cy [60]),
    .LI(\picorv32/Mcount_count_cycle_cy<61>_rt_8914 ),
    .O(\picorv32/Result<61>1 )
  );
  MUXCY   \picorv32/Mcount_count_cycle_cy<61>  (
    .CI(\picorv32/Mcount_count_cycle_cy [60]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Mcount_count_cycle_cy<61>_rt_8914 ),
    .O(\picorv32/Mcount_count_cycle_cy [61])
  );
  XORCY   \picorv32/Mcount_count_cycle_xor<60>  (
    .CI(\picorv32/Mcount_count_cycle_cy [59]),
    .LI(\picorv32/Mcount_count_cycle_cy<60>_rt_8915 ),
    .O(\picorv32/Result<60>1 )
  );
  MUXCY   \picorv32/Mcount_count_cycle_cy<60>  (
    .CI(\picorv32/Mcount_count_cycle_cy [59]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Mcount_count_cycle_cy<60>_rt_8915 ),
    .O(\picorv32/Mcount_count_cycle_cy [60])
  );
  XORCY   \picorv32/Mcount_count_cycle_xor<59>  (
    .CI(\picorv32/Mcount_count_cycle_cy [58]),
    .LI(\picorv32/Mcount_count_cycle_cy<59>_rt_8916 ),
    .O(\picorv32/Result<59>1 )
  );
  MUXCY   \picorv32/Mcount_count_cycle_cy<59>  (
    .CI(\picorv32/Mcount_count_cycle_cy [58]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Mcount_count_cycle_cy<59>_rt_8916 ),
    .O(\picorv32/Mcount_count_cycle_cy [59])
  );
  XORCY   \picorv32/Mcount_count_cycle_xor<58>  (
    .CI(\picorv32/Mcount_count_cycle_cy [57]),
    .LI(\picorv32/Mcount_count_cycle_cy<58>_rt_8917 ),
    .O(\picorv32/Result<58>1 )
  );
  MUXCY   \picorv32/Mcount_count_cycle_cy<58>  (
    .CI(\picorv32/Mcount_count_cycle_cy [57]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Mcount_count_cycle_cy<58>_rt_8917 ),
    .O(\picorv32/Mcount_count_cycle_cy [58])
  );
  XORCY   \picorv32/Mcount_count_cycle_xor<57>  (
    .CI(\picorv32/Mcount_count_cycle_cy [56]),
    .LI(\picorv32/Mcount_count_cycle_cy<57>_rt_8918 ),
    .O(\picorv32/Result<57>1 )
  );
  MUXCY   \picorv32/Mcount_count_cycle_cy<57>  (
    .CI(\picorv32/Mcount_count_cycle_cy [56]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Mcount_count_cycle_cy<57>_rt_8918 ),
    .O(\picorv32/Mcount_count_cycle_cy [57])
  );
  XORCY   \picorv32/Mcount_count_cycle_xor<56>  (
    .CI(\picorv32/Mcount_count_cycle_cy [55]),
    .LI(\picorv32/Mcount_count_cycle_cy<56>_rt_8919 ),
    .O(\picorv32/Result<56>1 )
  );
  MUXCY   \picorv32/Mcount_count_cycle_cy<56>  (
    .CI(\picorv32/Mcount_count_cycle_cy [55]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Mcount_count_cycle_cy<56>_rt_8919 ),
    .O(\picorv32/Mcount_count_cycle_cy [56])
  );
  XORCY   \picorv32/Mcount_count_cycle_xor<55>  (
    .CI(\picorv32/Mcount_count_cycle_cy [54]),
    .LI(\picorv32/Mcount_count_cycle_cy<55>_rt_8920 ),
    .O(\picorv32/Result<55>1 )
  );
  MUXCY   \picorv32/Mcount_count_cycle_cy<55>  (
    .CI(\picorv32/Mcount_count_cycle_cy [54]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Mcount_count_cycle_cy<55>_rt_8920 ),
    .O(\picorv32/Mcount_count_cycle_cy [55])
  );
  XORCY   \picorv32/Mcount_count_cycle_xor<54>  (
    .CI(\picorv32/Mcount_count_cycle_cy [53]),
    .LI(\picorv32/Mcount_count_cycle_cy<54>_rt_8921 ),
    .O(\picorv32/Result<54>1 )
  );
  MUXCY   \picorv32/Mcount_count_cycle_cy<54>  (
    .CI(\picorv32/Mcount_count_cycle_cy [53]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Mcount_count_cycle_cy<54>_rt_8921 ),
    .O(\picorv32/Mcount_count_cycle_cy [54])
  );
  XORCY   \picorv32/Mcount_count_cycle_xor<53>  (
    .CI(\picorv32/Mcount_count_cycle_cy [52]),
    .LI(\picorv32/Mcount_count_cycle_cy<53>_rt_8922 ),
    .O(\picorv32/Result<53>1 )
  );
  MUXCY   \picorv32/Mcount_count_cycle_cy<53>  (
    .CI(\picorv32/Mcount_count_cycle_cy [52]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Mcount_count_cycle_cy<53>_rt_8922 ),
    .O(\picorv32/Mcount_count_cycle_cy [53])
  );
  XORCY   \picorv32/Mcount_count_cycle_xor<52>  (
    .CI(\picorv32/Mcount_count_cycle_cy [51]),
    .LI(\picorv32/Mcount_count_cycle_cy<52>_rt_8923 ),
    .O(\picorv32/Result<52>1 )
  );
  MUXCY   \picorv32/Mcount_count_cycle_cy<52>  (
    .CI(\picorv32/Mcount_count_cycle_cy [51]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Mcount_count_cycle_cy<52>_rt_8923 ),
    .O(\picorv32/Mcount_count_cycle_cy [52])
  );
  XORCY   \picorv32/Mcount_count_cycle_xor<51>  (
    .CI(\picorv32/Mcount_count_cycle_cy [50]),
    .LI(\picorv32/Mcount_count_cycle_cy<51>_rt_8924 ),
    .O(\picorv32/Result<51>1 )
  );
  MUXCY   \picorv32/Mcount_count_cycle_cy<51>  (
    .CI(\picorv32/Mcount_count_cycle_cy [50]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Mcount_count_cycle_cy<51>_rt_8924 ),
    .O(\picorv32/Mcount_count_cycle_cy [51])
  );
  XORCY   \picorv32/Mcount_count_cycle_xor<50>  (
    .CI(\picorv32/Mcount_count_cycle_cy [49]),
    .LI(\picorv32/Mcount_count_cycle_cy<50>_rt_8925 ),
    .O(\picorv32/Result<50>1 )
  );
  MUXCY   \picorv32/Mcount_count_cycle_cy<50>  (
    .CI(\picorv32/Mcount_count_cycle_cy [49]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Mcount_count_cycle_cy<50>_rt_8925 ),
    .O(\picorv32/Mcount_count_cycle_cy [50])
  );
  XORCY   \picorv32/Mcount_count_cycle_xor<49>  (
    .CI(\picorv32/Mcount_count_cycle_cy [48]),
    .LI(\picorv32/Mcount_count_cycle_cy<49>_rt_8926 ),
    .O(\picorv32/Result<49>1 )
  );
  MUXCY   \picorv32/Mcount_count_cycle_cy<49>  (
    .CI(\picorv32/Mcount_count_cycle_cy [48]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Mcount_count_cycle_cy<49>_rt_8926 ),
    .O(\picorv32/Mcount_count_cycle_cy [49])
  );
  XORCY   \picorv32/Mcount_count_cycle_xor<48>  (
    .CI(\picorv32/Mcount_count_cycle_cy [47]),
    .LI(\picorv32/Mcount_count_cycle_cy<48>_rt_8927 ),
    .O(\picorv32/Result<48>1 )
  );
  MUXCY   \picorv32/Mcount_count_cycle_cy<48>  (
    .CI(\picorv32/Mcount_count_cycle_cy [47]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Mcount_count_cycle_cy<48>_rt_8927 ),
    .O(\picorv32/Mcount_count_cycle_cy [48])
  );
  XORCY   \picorv32/Mcount_count_cycle_xor<47>  (
    .CI(\picorv32/Mcount_count_cycle_cy [46]),
    .LI(\picorv32/Mcount_count_cycle_cy<47>_rt_8928 ),
    .O(\picorv32/Result<47>1 )
  );
  MUXCY   \picorv32/Mcount_count_cycle_cy<47>  (
    .CI(\picorv32/Mcount_count_cycle_cy [46]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Mcount_count_cycle_cy<47>_rt_8928 ),
    .O(\picorv32/Mcount_count_cycle_cy [47])
  );
  XORCY   \picorv32/Mcount_count_cycle_xor<46>  (
    .CI(\picorv32/Mcount_count_cycle_cy [45]),
    .LI(\picorv32/Mcount_count_cycle_cy<46>_rt_8929 ),
    .O(\picorv32/Result<46>1 )
  );
  MUXCY   \picorv32/Mcount_count_cycle_cy<46>  (
    .CI(\picorv32/Mcount_count_cycle_cy [45]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Mcount_count_cycle_cy<46>_rt_8929 ),
    .O(\picorv32/Mcount_count_cycle_cy [46])
  );
  XORCY   \picorv32/Mcount_count_cycle_xor<45>  (
    .CI(\picorv32/Mcount_count_cycle_cy [44]),
    .LI(\picorv32/Mcount_count_cycle_cy<45>_rt_8930 ),
    .O(\picorv32/Result<45>1 )
  );
  MUXCY   \picorv32/Mcount_count_cycle_cy<45>  (
    .CI(\picorv32/Mcount_count_cycle_cy [44]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Mcount_count_cycle_cy<45>_rt_8930 ),
    .O(\picorv32/Mcount_count_cycle_cy [45])
  );
  XORCY   \picorv32/Mcount_count_cycle_xor<44>  (
    .CI(\picorv32/Mcount_count_cycle_cy [43]),
    .LI(\picorv32/Mcount_count_cycle_cy<44>_rt_8931 ),
    .O(\picorv32/Result<44>1 )
  );
  MUXCY   \picorv32/Mcount_count_cycle_cy<44>  (
    .CI(\picorv32/Mcount_count_cycle_cy [43]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Mcount_count_cycle_cy<44>_rt_8931 ),
    .O(\picorv32/Mcount_count_cycle_cy [44])
  );
  XORCY   \picorv32/Mcount_count_cycle_xor<43>  (
    .CI(\picorv32/Mcount_count_cycle_cy [42]),
    .LI(\picorv32/Mcount_count_cycle_cy<43>_rt_8932 ),
    .O(\picorv32/Result<43>1 )
  );
  MUXCY   \picorv32/Mcount_count_cycle_cy<43>  (
    .CI(\picorv32/Mcount_count_cycle_cy [42]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Mcount_count_cycle_cy<43>_rt_8932 ),
    .O(\picorv32/Mcount_count_cycle_cy [43])
  );
  XORCY   \picorv32/Mcount_count_cycle_xor<42>  (
    .CI(\picorv32/Mcount_count_cycle_cy [41]),
    .LI(\picorv32/Mcount_count_cycle_cy<42>_rt_8933 ),
    .O(\picorv32/Result<42>1 )
  );
  MUXCY   \picorv32/Mcount_count_cycle_cy<42>  (
    .CI(\picorv32/Mcount_count_cycle_cy [41]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Mcount_count_cycle_cy<42>_rt_8933 ),
    .O(\picorv32/Mcount_count_cycle_cy [42])
  );
  XORCY   \picorv32/Mcount_count_cycle_xor<41>  (
    .CI(\picorv32/Mcount_count_cycle_cy [40]),
    .LI(\picorv32/Mcount_count_cycle_cy<41>_rt_8934 ),
    .O(\picorv32/Result<41>1 )
  );
  MUXCY   \picorv32/Mcount_count_cycle_cy<41>  (
    .CI(\picorv32/Mcount_count_cycle_cy [40]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Mcount_count_cycle_cy<41>_rt_8934 ),
    .O(\picorv32/Mcount_count_cycle_cy [41])
  );
  XORCY   \picorv32/Mcount_count_cycle_xor<40>  (
    .CI(\picorv32/Mcount_count_cycle_cy [39]),
    .LI(\picorv32/Mcount_count_cycle_cy<40>_rt_8935 ),
    .O(\picorv32/Result<40>1 )
  );
  MUXCY   \picorv32/Mcount_count_cycle_cy<40>  (
    .CI(\picorv32/Mcount_count_cycle_cy [39]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Mcount_count_cycle_cy<40>_rt_8935 ),
    .O(\picorv32/Mcount_count_cycle_cy [40])
  );
  XORCY   \picorv32/Mcount_count_cycle_xor<39>  (
    .CI(\picorv32/Mcount_count_cycle_cy [38]),
    .LI(\picorv32/Mcount_count_cycle_cy<39>_rt_8936 ),
    .O(\picorv32/Result<39>1 )
  );
  MUXCY   \picorv32/Mcount_count_cycle_cy<39>  (
    .CI(\picorv32/Mcount_count_cycle_cy [38]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Mcount_count_cycle_cy<39>_rt_8936 ),
    .O(\picorv32/Mcount_count_cycle_cy [39])
  );
  XORCY   \picorv32/Mcount_count_cycle_xor<38>  (
    .CI(\picorv32/Mcount_count_cycle_cy [37]),
    .LI(\picorv32/Mcount_count_cycle_cy<38>_rt_8937 ),
    .O(\picorv32/Result<38>1 )
  );
  MUXCY   \picorv32/Mcount_count_cycle_cy<38>  (
    .CI(\picorv32/Mcount_count_cycle_cy [37]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Mcount_count_cycle_cy<38>_rt_8937 ),
    .O(\picorv32/Mcount_count_cycle_cy [38])
  );
  XORCY   \picorv32/Mcount_count_cycle_xor<37>  (
    .CI(\picorv32/Mcount_count_cycle_cy [36]),
    .LI(\picorv32/Mcount_count_cycle_cy<37>_rt_8938 ),
    .O(\picorv32/Result<37>1 )
  );
  MUXCY   \picorv32/Mcount_count_cycle_cy<37>  (
    .CI(\picorv32/Mcount_count_cycle_cy [36]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Mcount_count_cycle_cy<37>_rt_8938 ),
    .O(\picorv32/Mcount_count_cycle_cy [37])
  );
  XORCY   \picorv32/Mcount_count_cycle_xor<36>  (
    .CI(\picorv32/Mcount_count_cycle_cy [35]),
    .LI(\picorv32/Mcount_count_cycle_cy<36>_rt_8939 ),
    .O(\picorv32/Result<36>1 )
  );
  MUXCY   \picorv32/Mcount_count_cycle_cy<36>  (
    .CI(\picorv32/Mcount_count_cycle_cy [35]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Mcount_count_cycle_cy<36>_rt_8939 ),
    .O(\picorv32/Mcount_count_cycle_cy [36])
  );
  XORCY   \picorv32/Mcount_count_cycle_xor<35>  (
    .CI(\picorv32/Mcount_count_cycle_cy [34]),
    .LI(\picorv32/Mcount_count_cycle_cy<35>_rt_8940 ),
    .O(\picorv32/Result<35>1 )
  );
  MUXCY   \picorv32/Mcount_count_cycle_cy<35>  (
    .CI(\picorv32/Mcount_count_cycle_cy [34]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Mcount_count_cycle_cy<35>_rt_8940 ),
    .O(\picorv32/Mcount_count_cycle_cy [35])
  );
  XORCY   \picorv32/Mcount_count_cycle_xor<34>  (
    .CI(\picorv32/Mcount_count_cycle_cy [33]),
    .LI(\picorv32/Mcount_count_cycle_cy<34>_rt_8941 ),
    .O(\picorv32/Result<34>1 )
  );
  MUXCY   \picorv32/Mcount_count_cycle_cy<34>  (
    .CI(\picorv32/Mcount_count_cycle_cy [33]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Mcount_count_cycle_cy<34>_rt_8941 ),
    .O(\picorv32/Mcount_count_cycle_cy [34])
  );
  XORCY   \picorv32/Mcount_count_cycle_xor<33>  (
    .CI(\picorv32/Mcount_count_cycle_cy [32]),
    .LI(\picorv32/Mcount_count_cycle_cy<33>_rt_8942 ),
    .O(\picorv32/Result<33>1 )
  );
  MUXCY   \picorv32/Mcount_count_cycle_cy<33>  (
    .CI(\picorv32/Mcount_count_cycle_cy [32]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Mcount_count_cycle_cy<33>_rt_8942 ),
    .O(\picorv32/Mcount_count_cycle_cy [33])
  );
  XORCY   \picorv32/Mcount_count_cycle_xor<32>  (
    .CI(\picorv32/Mcount_count_cycle_cy [31]),
    .LI(\picorv32/Mcount_count_cycle_cy<32>_rt_8943 ),
    .O(\picorv32/Result<32>1 )
  );
  MUXCY   \picorv32/Mcount_count_cycle_cy<32>  (
    .CI(\picorv32/Mcount_count_cycle_cy [31]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Mcount_count_cycle_cy<32>_rt_8943 ),
    .O(\picorv32/Mcount_count_cycle_cy [32])
  );
  XORCY   \picorv32/Mcount_count_cycle_xor<31>  (
    .CI(\picorv32/Mcount_count_cycle_cy [30]),
    .LI(\picorv32/Mcount_count_cycle_cy<31>_rt_8944 ),
    .O(\picorv32/Result<31>1 )
  );
  MUXCY   \picorv32/Mcount_count_cycle_cy<31>  (
    .CI(\picorv32/Mcount_count_cycle_cy [30]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Mcount_count_cycle_cy<31>_rt_8944 ),
    .O(\picorv32/Mcount_count_cycle_cy [31])
  );
  XORCY   \picorv32/Mcount_count_cycle_xor<30>  (
    .CI(\picorv32/Mcount_count_cycle_cy [29]),
    .LI(\picorv32/Mcount_count_cycle_cy<30>_rt_8945 ),
    .O(\picorv32/Result<30>1 )
  );
  MUXCY   \picorv32/Mcount_count_cycle_cy<30>  (
    .CI(\picorv32/Mcount_count_cycle_cy [29]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Mcount_count_cycle_cy<30>_rt_8945 ),
    .O(\picorv32/Mcount_count_cycle_cy [30])
  );
  XORCY   \picorv32/Mcount_count_cycle_xor<29>  (
    .CI(\picorv32/Mcount_count_cycle_cy [28]),
    .LI(\picorv32/Mcount_count_cycle_cy<29>_rt_8946 ),
    .O(\picorv32/Result<29>1 )
  );
  MUXCY   \picorv32/Mcount_count_cycle_cy<29>  (
    .CI(\picorv32/Mcount_count_cycle_cy [28]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Mcount_count_cycle_cy<29>_rt_8946 ),
    .O(\picorv32/Mcount_count_cycle_cy [29])
  );
  XORCY   \picorv32/Mcount_count_cycle_xor<28>  (
    .CI(\picorv32/Mcount_count_cycle_cy [27]),
    .LI(\picorv32/Mcount_count_cycle_cy<28>_rt_8947 ),
    .O(\picorv32/Result<28>1 )
  );
  MUXCY   \picorv32/Mcount_count_cycle_cy<28>  (
    .CI(\picorv32/Mcount_count_cycle_cy [27]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Mcount_count_cycle_cy<28>_rt_8947 ),
    .O(\picorv32/Mcount_count_cycle_cy [28])
  );
  XORCY   \picorv32/Mcount_count_cycle_xor<27>  (
    .CI(\picorv32/Mcount_count_cycle_cy [26]),
    .LI(\picorv32/Mcount_count_cycle_cy<27>_rt_8948 ),
    .O(\picorv32/Result<27>1 )
  );
  MUXCY   \picorv32/Mcount_count_cycle_cy<27>  (
    .CI(\picorv32/Mcount_count_cycle_cy [26]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Mcount_count_cycle_cy<27>_rt_8948 ),
    .O(\picorv32/Mcount_count_cycle_cy [27])
  );
  XORCY   \picorv32/Mcount_count_cycle_xor<26>  (
    .CI(\picorv32/Mcount_count_cycle_cy [25]),
    .LI(\picorv32/Mcount_count_cycle_cy<26>_rt_8949 ),
    .O(\picorv32/Result<26>1 )
  );
  MUXCY   \picorv32/Mcount_count_cycle_cy<26>  (
    .CI(\picorv32/Mcount_count_cycle_cy [25]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Mcount_count_cycle_cy<26>_rt_8949 ),
    .O(\picorv32/Mcount_count_cycle_cy [26])
  );
  XORCY   \picorv32/Mcount_count_cycle_xor<25>  (
    .CI(\picorv32/Mcount_count_cycle_cy [24]),
    .LI(\picorv32/Mcount_count_cycle_cy<25>_rt_8950 ),
    .O(\picorv32/Result<25>1 )
  );
  MUXCY   \picorv32/Mcount_count_cycle_cy<25>  (
    .CI(\picorv32/Mcount_count_cycle_cy [24]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Mcount_count_cycle_cy<25>_rt_8950 ),
    .O(\picorv32/Mcount_count_cycle_cy [25])
  );
  XORCY   \picorv32/Mcount_count_cycle_xor<24>  (
    .CI(\picorv32/Mcount_count_cycle_cy [23]),
    .LI(\picorv32/Mcount_count_cycle_cy<24>_rt_8951 ),
    .O(\picorv32/Result<24>1 )
  );
  MUXCY   \picorv32/Mcount_count_cycle_cy<24>  (
    .CI(\picorv32/Mcount_count_cycle_cy [23]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Mcount_count_cycle_cy<24>_rt_8951 ),
    .O(\picorv32/Mcount_count_cycle_cy [24])
  );
  XORCY   \picorv32/Mcount_count_cycle_xor<23>  (
    .CI(\picorv32/Mcount_count_cycle_cy [22]),
    .LI(\picorv32/Mcount_count_cycle_cy<23>_rt_8952 ),
    .O(\picorv32/Result<23>1 )
  );
  MUXCY   \picorv32/Mcount_count_cycle_cy<23>  (
    .CI(\picorv32/Mcount_count_cycle_cy [22]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Mcount_count_cycle_cy<23>_rt_8952 ),
    .O(\picorv32/Mcount_count_cycle_cy [23])
  );
  XORCY   \picorv32/Mcount_count_cycle_xor<22>  (
    .CI(\picorv32/Mcount_count_cycle_cy [21]),
    .LI(\picorv32/Mcount_count_cycle_cy<22>_rt_8953 ),
    .O(\picorv32/Result<22>1 )
  );
  MUXCY   \picorv32/Mcount_count_cycle_cy<22>  (
    .CI(\picorv32/Mcount_count_cycle_cy [21]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Mcount_count_cycle_cy<22>_rt_8953 ),
    .O(\picorv32/Mcount_count_cycle_cy [22])
  );
  XORCY   \picorv32/Mcount_count_cycle_xor<21>  (
    .CI(\picorv32/Mcount_count_cycle_cy [20]),
    .LI(\picorv32/Mcount_count_cycle_cy<21>_rt_8954 ),
    .O(\picorv32/Result<21>1 )
  );
  MUXCY   \picorv32/Mcount_count_cycle_cy<21>  (
    .CI(\picorv32/Mcount_count_cycle_cy [20]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Mcount_count_cycle_cy<21>_rt_8954 ),
    .O(\picorv32/Mcount_count_cycle_cy [21])
  );
  XORCY   \picorv32/Mcount_count_cycle_xor<20>  (
    .CI(\picorv32/Mcount_count_cycle_cy [19]),
    .LI(\picorv32/Mcount_count_cycle_cy<20>_rt_8955 ),
    .O(\picorv32/Result<20>1 )
  );
  MUXCY   \picorv32/Mcount_count_cycle_cy<20>  (
    .CI(\picorv32/Mcount_count_cycle_cy [19]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Mcount_count_cycle_cy<20>_rt_8955 ),
    .O(\picorv32/Mcount_count_cycle_cy [20])
  );
  XORCY   \picorv32/Mcount_count_cycle_xor<19>  (
    .CI(\picorv32/Mcount_count_cycle_cy [18]),
    .LI(\picorv32/Mcount_count_cycle_cy<19>_rt_8956 ),
    .O(\picorv32/Result<19>1 )
  );
  MUXCY   \picorv32/Mcount_count_cycle_cy<19>  (
    .CI(\picorv32/Mcount_count_cycle_cy [18]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Mcount_count_cycle_cy<19>_rt_8956 ),
    .O(\picorv32/Mcount_count_cycle_cy [19])
  );
  XORCY   \picorv32/Mcount_count_cycle_xor<18>  (
    .CI(\picorv32/Mcount_count_cycle_cy [17]),
    .LI(\picorv32/Mcount_count_cycle_cy<18>_rt_8957 ),
    .O(\picorv32/Result<18>1 )
  );
  MUXCY   \picorv32/Mcount_count_cycle_cy<18>  (
    .CI(\picorv32/Mcount_count_cycle_cy [17]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Mcount_count_cycle_cy<18>_rt_8957 ),
    .O(\picorv32/Mcount_count_cycle_cy [18])
  );
  XORCY   \picorv32/Mcount_count_cycle_xor<17>  (
    .CI(\picorv32/Mcount_count_cycle_cy [16]),
    .LI(\picorv32/Mcount_count_cycle_cy<17>_rt_8958 ),
    .O(\picorv32/Result<17>1 )
  );
  MUXCY   \picorv32/Mcount_count_cycle_cy<17>  (
    .CI(\picorv32/Mcount_count_cycle_cy [16]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Mcount_count_cycle_cy<17>_rt_8958 ),
    .O(\picorv32/Mcount_count_cycle_cy [17])
  );
  XORCY   \picorv32/Mcount_count_cycle_xor<16>  (
    .CI(\picorv32/Mcount_count_cycle_cy [15]),
    .LI(\picorv32/Mcount_count_cycle_cy<16>_rt_8959 ),
    .O(\picorv32/Result<16>1 )
  );
  MUXCY   \picorv32/Mcount_count_cycle_cy<16>  (
    .CI(\picorv32/Mcount_count_cycle_cy [15]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Mcount_count_cycle_cy<16>_rt_8959 ),
    .O(\picorv32/Mcount_count_cycle_cy [16])
  );
  XORCY   \picorv32/Mcount_count_cycle_xor<15>  (
    .CI(\picorv32/Mcount_count_cycle_cy [14]),
    .LI(\picorv32/Mcount_count_cycle_cy<15>_rt_8960 ),
    .O(\picorv32/Result<15>1 )
  );
  MUXCY   \picorv32/Mcount_count_cycle_cy<15>  (
    .CI(\picorv32/Mcount_count_cycle_cy [14]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Mcount_count_cycle_cy<15>_rt_8960 ),
    .O(\picorv32/Mcount_count_cycle_cy [15])
  );
  XORCY   \picorv32/Mcount_count_cycle_xor<14>  (
    .CI(\picorv32/Mcount_count_cycle_cy [13]),
    .LI(\picorv32/Mcount_count_cycle_cy<14>_rt_8961 ),
    .O(\picorv32/Result<14>1 )
  );
  MUXCY   \picorv32/Mcount_count_cycle_cy<14>  (
    .CI(\picorv32/Mcount_count_cycle_cy [13]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Mcount_count_cycle_cy<14>_rt_8961 ),
    .O(\picorv32/Mcount_count_cycle_cy [14])
  );
  XORCY   \picorv32/Mcount_count_cycle_xor<13>  (
    .CI(\picorv32/Mcount_count_cycle_cy [12]),
    .LI(\picorv32/Mcount_count_cycle_cy<13>_rt_8962 ),
    .O(\picorv32/Result<13>1 )
  );
  MUXCY   \picorv32/Mcount_count_cycle_cy<13>  (
    .CI(\picorv32/Mcount_count_cycle_cy [12]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Mcount_count_cycle_cy<13>_rt_8962 ),
    .O(\picorv32/Mcount_count_cycle_cy [13])
  );
  XORCY   \picorv32/Mcount_count_cycle_xor<12>  (
    .CI(\picorv32/Mcount_count_cycle_cy [11]),
    .LI(\picorv32/Mcount_count_cycle_cy<12>_rt_8963 ),
    .O(\picorv32/Result<12>1 )
  );
  MUXCY   \picorv32/Mcount_count_cycle_cy<12>  (
    .CI(\picorv32/Mcount_count_cycle_cy [11]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Mcount_count_cycle_cy<12>_rt_8963 ),
    .O(\picorv32/Mcount_count_cycle_cy [12])
  );
  XORCY   \picorv32/Mcount_count_cycle_xor<11>  (
    .CI(\picorv32/Mcount_count_cycle_cy [10]),
    .LI(\picorv32/Mcount_count_cycle_cy<11>_rt_8964 ),
    .O(\picorv32/Result<11>1 )
  );
  MUXCY   \picorv32/Mcount_count_cycle_cy<11>  (
    .CI(\picorv32/Mcount_count_cycle_cy [10]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Mcount_count_cycle_cy<11>_rt_8964 ),
    .O(\picorv32/Mcount_count_cycle_cy [11])
  );
  XORCY   \picorv32/Mcount_count_cycle_xor<10>  (
    .CI(\picorv32/Mcount_count_cycle_cy [9]),
    .LI(\picorv32/Mcount_count_cycle_cy<10>_rt_8965 ),
    .O(\picorv32/Result<10>1 )
  );
  MUXCY   \picorv32/Mcount_count_cycle_cy<10>  (
    .CI(\picorv32/Mcount_count_cycle_cy [9]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Mcount_count_cycle_cy<10>_rt_8965 ),
    .O(\picorv32/Mcount_count_cycle_cy [10])
  );
  XORCY   \picorv32/Mcount_count_cycle_xor<9>  (
    .CI(\picorv32/Mcount_count_cycle_cy [8]),
    .LI(\picorv32/Mcount_count_cycle_cy<9>_rt_8966 ),
    .O(\picorv32/Result<9>1 )
  );
  MUXCY   \picorv32/Mcount_count_cycle_cy<9>  (
    .CI(\picorv32/Mcount_count_cycle_cy [8]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Mcount_count_cycle_cy<9>_rt_8966 ),
    .O(\picorv32/Mcount_count_cycle_cy [9])
  );
  XORCY   \picorv32/Mcount_count_cycle_xor<8>  (
    .CI(\picorv32/Mcount_count_cycle_cy [7]),
    .LI(\picorv32/Mcount_count_cycle_cy<8>_rt_8967 ),
    .O(\picorv32/Result<8>1 )
  );
  MUXCY   \picorv32/Mcount_count_cycle_cy<8>  (
    .CI(\picorv32/Mcount_count_cycle_cy [7]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Mcount_count_cycle_cy<8>_rt_8967 ),
    .O(\picorv32/Mcount_count_cycle_cy [8])
  );
  XORCY   \picorv32/Mcount_count_cycle_xor<7>  (
    .CI(\picorv32/Mcount_count_cycle_cy [6]),
    .LI(\picorv32/Mcount_count_cycle_cy<7>_rt_8968 ),
    .O(\picorv32/Result<7>1 )
  );
  MUXCY   \picorv32/Mcount_count_cycle_cy<7>  (
    .CI(\picorv32/Mcount_count_cycle_cy [6]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Mcount_count_cycle_cy<7>_rt_8968 ),
    .O(\picorv32/Mcount_count_cycle_cy [7])
  );
  XORCY   \picorv32/Mcount_count_cycle_xor<6>  (
    .CI(\picorv32/Mcount_count_cycle_cy [5]),
    .LI(\picorv32/Mcount_count_cycle_cy<6>_rt_8969 ),
    .O(\picorv32/Result<6>1 )
  );
  MUXCY   \picorv32/Mcount_count_cycle_cy<6>  (
    .CI(\picorv32/Mcount_count_cycle_cy [5]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Mcount_count_cycle_cy<6>_rt_8969 ),
    .O(\picorv32/Mcount_count_cycle_cy [6])
  );
  XORCY   \picorv32/Mcount_count_cycle_xor<5>  (
    .CI(\picorv32/Mcount_count_cycle_cy [4]),
    .LI(\picorv32/Mcount_count_cycle_cy<5>_rt_8970 ),
    .O(\picorv32/Result<5>1 )
  );
  MUXCY   \picorv32/Mcount_count_cycle_cy<5>  (
    .CI(\picorv32/Mcount_count_cycle_cy [4]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Mcount_count_cycle_cy<5>_rt_8970 ),
    .O(\picorv32/Mcount_count_cycle_cy [5])
  );
  XORCY   \picorv32/Mcount_count_cycle_xor<4>  (
    .CI(\picorv32/Mcount_count_cycle_cy [3]),
    .LI(\picorv32/Mcount_count_cycle_cy<4>_rt_8971 ),
    .O(\picorv32/Result<4>1 )
  );
  MUXCY   \picorv32/Mcount_count_cycle_cy<4>  (
    .CI(\picorv32/Mcount_count_cycle_cy [3]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Mcount_count_cycle_cy<4>_rt_8971 ),
    .O(\picorv32/Mcount_count_cycle_cy [4])
  );
  XORCY   \picorv32/Mcount_count_cycle_xor<3>  (
    .CI(\picorv32/Mcount_count_cycle_cy [2]),
    .LI(\picorv32/Mcount_count_cycle_cy<3>_rt_8972 ),
    .O(\picorv32/Result<3>1 )
  );
  MUXCY   \picorv32/Mcount_count_cycle_cy<3>  (
    .CI(\picorv32/Mcount_count_cycle_cy [2]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Mcount_count_cycle_cy<3>_rt_8972 ),
    .O(\picorv32/Mcount_count_cycle_cy [3])
  );
  XORCY   \picorv32/Mcount_count_cycle_xor<2>  (
    .CI(\picorv32/Mcount_count_cycle_cy [1]),
    .LI(\picorv32/Mcount_count_cycle_cy<2>_rt_8973 ),
    .O(\picorv32/Result<2>1 )
  );
  MUXCY   \picorv32/Mcount_count_cycle_cy<2>  (
    .CI(\picorv32/Mcount_count_cycle_cy [1]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Mcount_count_cycle_cy<2>_rt_8973 ),
    .O(\picorv32/Mcount_count_cycle_cy [2])
  );
  XORCY   \picorv32/Mcount_count_cycle_xor<1>  (
    .CI(\picorv32/Mcount_count_cycle_cy [0]),
    .LI(\picorv32/Mcount_count_cycle_cy<1>_rt_8974 ),
    .O(\picorv32/Result<1>1 )
  );
  MUXCY   \picorv32/Mcount_count_cycle_cy<1>  (
    .CI(\picorv32/Mcount_count_cycle_cy [0]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Mcount_count_cycle_cy<1>_rt_8974 ),
    .O(\picorv32/Mcount_count_cycle_cy [1])
  );
  XORCY   \picorv32/Mcount_count_cycle_xor<0>  (
    .CI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .LI(\picorv32/Mcount_count_cycle_lut [0]),
    .O(\picorv32/Result<0>1 )
  );
  MUXCY   \picorv32/Mcount_count_cycle_cy<0>  (
    .CI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(\picorv32/Mcount_count_cycle_lut [0]),
    .O(\picorv32/Mcount_count_cycle_cy [0])
  );
  XORCY   \picorv32/Mcount_count_instr_xor<63>  (
    .CI(\picorv32/Mcount_count_instr_cy [62]),
    .LI(\picorv32/Mcount_count_instr_xor<63>_rt_9096 ),
    .O(\picorv32/Result [63])
  );
  XORCY   \picorv32/Mcount_count_instr_xor<62>  (
    .CI(\picorv32/Mcount_count_instr_cy [61]),
    .LI(\picorv32/Mcount_count_instr_cy<62>_rt_8975 ),
    .O(\picorv32/Result [62])
  );
  MUXCY   \picorv32/Mcount_count_instr_cy<62>  (
    .CI(\picorv32/Mcount_count_instr_cy [61]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Mcount_count_instr_cy<62>_rt_8975 ),
    .O(\picorv32/Mcount_count_instr_cy [62])
  );
  XORCY   \picorv32/Mcount_count_instr_xor<61>  (
    .CI(\picorv32/Mcount_count_instr_cy [60]),
    .LI(\picorv32/Mcount_count_instr_cy<61>_rt_8976 ),
    .O(\picorv32/Result [61])
  );
  MUXCY   \picorv32/Mcount_count_instr_cy<61>  (
    .CI(\picorv32/Mcount_count_instr_cy [60]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Mcount_count_instr_cy<61>_rt_8976 ),
    .O(\picorv32/Mcount_count_instr_cy [61])
  );
  XORCY   \picorv32/Mcount_count_instr_xor<60>  (
    .CI(\picorv32/Mcount_count_instr_cy [59]),
    .LI(\picorv32/Mcount_count_instr_cy<60>_rt_8977 ),
    .O(\picorv32/Result [60])
  );
  MUXCY   \picorv32/Mcount_count_instr_cy<60>  (
    .CI(\picorv32/Mcount_count_instr_cy [59]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Mcount_count_instr_cy<60>_rt_8977 ),
    .O(\picorv32/Mcount_count_instr_cy [60])
  );
  XORCY   \picorv32/Mcount_count_instr_xor<59>  (
    .CI(\picorv32/Mcount_count_instr_cy [58]),
    .LI(\picorv32/Mcount_count_instr_cy<59>_rt_8978 ),
    .O(\picorv32/Result [59])
  );
  MUXCY   \picorv32/Mcount_count_instr_cy<59>  (
    .CI(\picorv32/Mcount_count_instr_cy [58]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Mcount_count_instr_cy<59>_rt_8978 ),
    .O(\picorv32/Mcount_count_instr_cy [59])
  );
  XORCY   \picorv32/Mcount_count_instr_xor<58>  (
    .CI(\picorv32/Mcount_count_instr_cy [57]),
    .LI(\picorv32/Mcount_count_instr_cy<58>_rt_8979 ),
    .O(\picorv32/Result [58])
  );
  MUXCY   \picorv32/Mcount_count_instr_cy<58>  (
    .CI(\picorv32/Mcount_count_instr_cy [57]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Mcount_count_instr_cy<58>_rt_8979 ),
    .O(\picorv32/Mcount_count_instr_cy [58])
  );
  XORCY   \picorv32/Mcount_count_instr_xor<57>  (
    .CI(\picorv32/Mcount_count_instr_cy [56]),
    .LI(\picorv32/Mcount_count_instr_cy<57>_rt_8980 ),
    .O(\picorv32/Result [57])
  );
  MUXCY   \picorv32/Mcount_count_instr_cy<57>  (
    .CI(\picorv32/Mcount_count_instr_cy [56]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Mcount_count_instr_cy<57>_rt_8980 ),
    .O(\picorv32/Mcount_count_instr_cy [57])
  );
  XORCY   \picorv32/Mcount_count_instr_xor<56>  (
    .CI(\picorv32/Mcount_count_instr_cy [55]),
    .LI(\picorv32/Mcount_count_instr_cy<56>_rt_8981 ),
    .O(\picorv32/Result [56])
  );
  MUXCY   \picorv32/Mcount_count_instr_cy<56>  (
    .CI(\picorv32/Mcount_count_instr_cy [55]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Mcount_count_instr_cy<56>_rt_8981 ),
    .O(\picorv32/Mcount_count_instr_cy [56])
  );
  XORCY   \picorv32/Mcount_count_instr_xor<55>  (
    .CI(\picorv32/Mcount_count_instr_cy [54]),
    .LI(\picorv32/Mcount_count_instr_cy<55>_rt_8982 ),
    .O(\picorv32/Result [55])
  );
  MUXCY   \picorv32/Mcount_count_instr_cy<55>  (
    .CI(\picorv32/Mcount_count_instr_cy [54]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Mcount_count_instr_cy<55>_rt_8982 ),
    .O(\picorv32/Mcount_count_instr_cy [55])
  );
  XORCY   \picorv32/Mcount_count_instr_xor<54>  (
    .CI(\picorv32/Mcount_count_instr_cy [53]),
    .LI(\picorv32/Mcount_count_instr_cy<54>_rt_8983 ),
    .O(\picorv32/Result [54])
  );
  MUXCY   \picorv32/Mcount_count_instr_cy<54>  (
    .CI(\picorv32/Mcount_count_instr_cy [53]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Mcount_count_instr_cy<54>_rt_8983 ),
    .O(\picorv32/Mcount_count_instr_cy [54])
  );
  XORCY   \picorv32/Mcount_count_instr_xor<53>  (
    .CI(\picorv32/Mcount_count_instr_cy [52]),
    .LI(\picorv32/Mcount_count_instr_cy<53>_rt_8984 ),
    .O(\picorv32/Result [53])
  );
  MUXCY   \picorv32/Mcount_count_instr_cy<53>  (
    .CI(\picorv32/Mcount_count_instr_cy [52]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Mcount_count_instr_cy<53>_rt_8984 ),
    .O(\picorv32/Mcount_count_instr_cy [53])
  );
  XORCY   \picorv32/Mcount_count_instr_xor<52>  (
    .CI(\picorv32/Mcount_count_instr_cy [51]),
    .LI(\picorv32/Mcount_count_instr_cy<52>_rt_8985 ),
    .O(\picorv32/Result [52])
  );
  MUXCY   \picorv32/Mcount_count_instr_cy<52>  (
    .CI(\picorv32/Mcount_count_instr_cy [51]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Mcount_count_instr_cy<52>_rt_8985 ),
    .O(\picorv32/Mcount_count_instr_cy [52])
  );
  XORCY   \picorv32/Mcount_count_instr_xor<51>  (
    .CI(\picorv32/Mcount_count_instr_cy [50]),
    .LI(\picorv32/Mcount_count_instr_cy<51>_rt_8986 ),
    .O(\picorv32/Result [51])
  );
  MUXCY   \picorv32/Mcount_count_instr_cy<51>  (
    .CI(\picorv32/Mcount_count_instr_cy [50]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Mcount_count_instr_cy<51>_rt_8986 ),
    .O(\picorv32/Mcount_count_instr_cy [51])
  );
  XORCY   \picorv32/Mcount_count_instr_xor<50>  (
    .CI(\picorv32/Mcount_count_instr_cy [49]),
    .LI(\picorv32/Mcount_count_instr_cy<50>_rt_8987 ),
    .O(\picorv32/Result [50])
  );
  MUXCY   \picorv32/Mcount_count_instr_cy<50>  (
    .CI(\picorv32/Mcount_count_instr_cy [49]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Mcount_count_instr_cy<50>_rt_8987 ),
    .O(\picorv32/Mcount_count_instr_cy [50])
  );
  XORCY   \picorv32/Mcount_count_instr_xor<49>  (
    .CI(\picorv32/Mcount_count_instr_cy [48]),
    .LI(\picorv32/Mcount_count_instr_cy<49>_rt_8988 ),
    .O(\picorv32/Result [49])
  );
  MUXCY   \picorv32/Mcount_count_instr_cy<49>  (
    .CI(\picorv32/Mcount_count_instr_cy [48]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Mcount_count_instr_cy<49>_rt_8988 ),
    .O(\picorv32/Mcount_count_instr_cy [49])
  );
  XORCY   \picorv32/Mcount_count_instr_xor<48>  (
    .CI(\picorv32/Mcount_count_instr_cy [47]),
    .LI(\picorv32/Mcount_count_instr_cy<48>_rt_8989 ),
    .O(\picorv32/Result [48])
  );
  MUXCY   \picorv32/Mcount_count_instr_cy<48>  (
    .CI(\picorv32/Mcount_count_instr_cy [47]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Mcount_count_instr_cy<48>_rt_8989 ),
    .O(\picorv32/Mcount_count_instr_cy [48])
  );
  XORCY   \picorv32/Mcount_count_instr_xor<47>  (
    .CI(\picorv32/Mcount_count_instr_cy [46]),
    .LI(\picorv32/Mcount_count_instr_cy<47>_rt_8990 ),
    .O(\picorv32/Result [47])
  );
  MUXCY   \picorv32/Mcount_count_instr_cy<47>  (
    .CI(\picorv32/Mcount_count_instr_cy [46]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Mcount_count_instr_cy<47>_rt_8990 ),
    .O(\picorv32/Mcount_count_instr_cy [47])
  );
  XORCY   \picorv32/Mcount_count_instr_xor<46>  (
    .CI(\picorv32/Mcount_count_instr_cy [45]),
    .LI(\picorv32/Mcount_count_instr_cy<46>_rt_8991 ),
    .O(\picorv32/Result [46])
  );
  MUXCY   \picorv32/Mcount_count_instr_cy<46>  (
    .CI(\picorv32/Mcount_count_instr_cy [45]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Mcount_count_instr_cy<46>_rt_8991 ),
    .O(\picorv32/Mcount_count_instr_cy [46])
  );
  XORCY   \picorv32/Mcount_count_instr_xor<45>  (
    .CI(\picorv32/Mcount_count_instr_cy [44]),
    .LI(\picorv32/Mcount_count_instr_cy<45>_rt_8992 ),
    .O(\picorv32/Result [45])
  );
  MUXCY   \picorv32/Mcount_count_instr_cy<45>  (
    .CI(\picorv32/Mcount_count_instr_cy [44]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Mcount_count_instr_cy<45>_rt_8992 ),
    .O(\picorv32/Mcount_count_instr_cy [45])
  );
  XORCY   \picorv32/Mcount_count_instr_xor<44>  (
    .CI(\picorv32/Mcount_count_instr_cy [43]),
    .LI(\picorv32/Mcount_count_instr_cy<44>_rt_8993 ),
    .O(\picorv32/Result [44])
  );
  MUXCY   \picorv32/Mcount_count_instr_cy<44>  (
    .CI(\picorv32/Mcount_count_instr_cy [43]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Mcount_count_instr_cy<44>_rt_8993 ),
    .O(\picorv32/Mcount_count_instr_cy [44])
  );
  XORCY   \picorv32/Mcount_count_instr_xor<43>  (
    .CI(\picorv32/Mcount_count_instr_cy [42]),
    .LI(\picorv32/Mcount_count_instr_cy<43>_rt_8994 ),
    .O(\picorv32/Result [43])
  );
  MUXCY   \picorv32/Mcount_count_instr_cy<43>  (
    .CI(\picorv32/Mcount_count_instr_cy [42]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Mcount_count_instr_cy<43>_rt_8994 ),
    .O(\picorv32/Mcount_count_instr_cy [43])
  );
  XORCY   \picorv32/Mcount_count_instr_xor<42>  (
    .CI(\picorv32/Mcount_count_instr_cy [41]),
    .LI(\picorv32/Mcount_count_instr_cy<42>_rt_8995 ),
    .O(\picorv32/Result [42])
  );
  MUXCY   \picorv32/Mcount_count_instr_cy<42>  (
    .CI(\picorv32/Mcount_count_instr_cy [41]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Mcount_count_instr_cy<42>_rt_8995 ),
    .O(\picorv32/Mcount_count_instr_cy [42])
  );
  XORCY   \picorv32/Mcount_count_instr_xor<41>  (
    .CI(\picorv32/Mcount_count_instr_cy [40]),
    .LI(\picorv32/Mcount_count_instr_cy<41>_rt_8996 ),
    .O(\picorv32/Result [41])
  );
  MUXCY   \picorv32/Mcount_count_instr_cy<41>  (
    .CI(\picorv32/Mcount_count_instr_cy [40]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Mcount_count_instr_cy<41>_rt_8996 ),
    .O(\picorv32/Mcount_count_instr_cy [41])
  );
  XORCY   \picorv32/Mcount_count_instr_xor<40>  (
    .CI(\picorv32/Mcount_count_instr_cy [39]),
    .LI(\picorv32/Mcount_count_instr_cy<40>_rt_8997 ),
    .O(\picorv32/Result [40])
  );
  MUXCY   \picorv32/Mcount_count_instr_cy<40>  (
    .CI(\picorv32/Mcount_count_instr_cy [39]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Mcount_count_instr_cy<40>_rt_8997 ),
    .O(\picorv32/Mcount_count_instr_cy [40])
  );
  XORCY   \picorv32/Mcount_count_instr_xor<39>  (
    .CI(\picorv32/Mcount_count_instr_cy [38]),
    .LI(\picorv32/Mcount_count_instr_cy<39>_rt_8998 ),
    .O(\picorv32/Result [39])
  );
  MUXCY   \picorv32/Mcount_count_instr_cy<39>  (
    .CI(\picorv32/Mcount_count_instr_cy [38]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Mcount_count_instr_cy<39>_rt_8998 ),
    .O(\picorv32/Mcount_count_instr_cy [39])
  );
  XORCY   \picorv32/Mcount_count_instr_xor<38>  (
    .CI(\picorv32/Mcount_count_instr_cy [37]),
    .LI(\picorv32/Mcount_count_instr_cy<38>_rt_8999 ),
    .O(\picorv32/Result [38])
  );
  MUXCY   \picorv32/Mcount_count_instr_cy<38>  (
    .CI(\picorv32/Mcount_count_instr_cy [37]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Mcount_count_instr_cy<38>_rt_8999 ),
    .O(\picorv32/Mcount_count_instr_cy [38])
  );
  XORCY   \picorv32/Mcount_count_instr_xor<37>  (
    .CI(\picorv32/Mcount_count_instr_cy [36]),
    .LI(\picorv32/Mcount_count_instr_cy<37>_rt_9000 ),
    .O(\picorv32/Result [37])
  );
  MUXCY   \picorv32/Mcount_count_instr_cy<37>  (
    .CI(\picorv32/Mcount_count_instr_cy [36]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Mcount_count_instr_cy<37>_rt_9000 ),
    .O(\picorv32/Mcount_count_instr_cy [37])
  );
  XORCY   \picorv32/Mcount_count_instr_xor<36>  (
    .CI(\picorv32/Mcount_count_instr_cy [35]),
    .LI(\picorv32/Mcount_count_instr_cy<36>_rt_9001 ),
    .O(\picorv32/Result [36])
  );
  MUXCY   \picorv32/Mcount_count_instr_cy<36>  (
    .CI(\picorv32/Mcount_count_instr_cy [35]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Mcount_count_instr_cy<36>_rt_9001 ),
    .O(\picorv32/Mcount_count_instr_cy [36])
  );
  XORCY   \picorv32/Mcount_count_instr_xor<35>  (
    .CI(\picorv32/Mcount_count_instr_cy [34]),
    .LI(\picorv32/Mcount_count_instr_cy<35>_rt_9002 ),
    .O(\picorv32/Result [35])
  );
  MUXCY   \picorv32/Mcount_count_instr_cy<35>  (
    .CI(\picorv32/Mcount_count_instr_cy [34]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Mcount_count_instr_cy<35>_rt_9002 ),
    .O(\picorv32/Mcount_count_instr_cy [35])
  );
  XORCY   \picorv32/Mcount_count_instr_xor<34>  (
    .CI(\picorv32/Mcount_count_instr_cy [33]),
    .LI(\picorv32/Mcount_count_instr_cy<34>_rt_9003 ),
    .O(\picorv32/Result [34])
  );
  MUXCY   \picorv32/Mcount_count_instr_cy<34>  (
    .CI(\picorv32/Mcount_count_instr_cy [33]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Mcount_count_instr_cy<34>_rt_9003 ),
    .O(\picorv32/Mcount_count_instr_cy [34])
  );
  XORCY   \picorv32/Mcount_count_instr_xor<33>  (
    .CI(\picorv32/Mcount_count_instr_cy [32]),
    .LI(\picorv32/Mcount_count_instr_cy<33>_rt_9004 ),
    .O(\picorv32/Result [33])
  );
  MUXCY   \picorv32/Mcount_count_instr_cy<33>  (
    .CI(\picorv32/Mcount_count_instr_cy [32]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Mcount_count_instr_cy<33>_rt_9004 ),
    .O(\picorv32/Mcount_count_instr_cy [33])
  );
  XORCY   \picorv32/Mcount_count_instr_xor<32>  (
    .CI(\picorv32/Mcount_count_instr_cy [31]),
    .LI(\picorv32/Mcount_count_instr_cy<32>_rt_9005 ),
    .O(\picorv32/Result [32])
  );
  MUXCY   \picorv32/Mcount_count_instr_cy<32>  (
    .CI(\picorv32/Mcount_count_instr_cy [31]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Mcount_count_instr_cy<32>_rt_9005 ),
    .O(\picorv32/Mcount_count_instr_cy [32])
  );
  XORCY   \picorv32/Mcount_count_instr_xor<31>  (
    .CI(\picorv32/Mcount_count_instr_cy [30]),
    .LI(\picorv32/Mcount_count_instr_cy<31>_rt_9006 ),
    .O(\picorv32/Result [31])
  );
  MUXCY   \picorv32/Mcount_count_instr_cy<31>  (
    .CI(\picorv32/Mcount_count_instr_cy [30]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Mcount_count_instr_cy<31>_rt_9006 ),
    .O(\picorv32/Mcount_count_instr_cy [31])
  );
  XORCY   \picorv32/Mcount_count_instr_xor<30>  (
    .CI(\picorv32/Mcount_count_instr_cy [29]),
    .LI(\picorv32/Mcount_count_instr_cy<30>_rt_9007 ),
    .O(\picorv32/Result [30])
  );
  MUXCY   \picorv32/Mcount_count_instr_cy<30>  (
    .CI(\picorv32/Mcount_count_instr_cy [29]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Mcount_count_instr_cy<30>_rt_9007 ),
    .O(\picorv32/Mcount_count_instr_cy [30])
  );
  XORCY   \picorv32/Mcount_count_instr_xor<29>  (
    .CI(\picorv32/Mcount_count_instr_cy [28]),
    .LI(\picorv32/Mcount_count_instr_cy<29>_rt_9008 ),
    .O(\picorv32/Result [29])
  );
  MUXCY   \picorv32/Mcount_count_instr_cy<29>  (
    .CI(\picorv32/Mcount_count_instr_cy [28]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Mcount_count_instr_cy<29>_rt_9008 ),
    .O(\picorv32/Mcount_count_instr_cy [29])
  );
  XORCY   \picorv32/Mcount_count_instr_xor<28>  (
    .CI(\picorv32/Mcount_count_instr_cy [27]),
    .LI(\picorv32/Mcount_count_instr_cy<28>_rt_9009 ),
    .O(\picorv32/Result [28])
  );
  MUXCY   \picorv32/Mcount_count_instr_cy<28>  (
    .CI(\picorv32/Mcount_count_instr_cy [27]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Mcount_count_instr_cy<28>_rt_9009 ),
    .O(\picorv32/Mcount_count_instr_cy [28])
  );
  XORCY   \picorv32/Mcount_count_instr_xor<27>  (
    .CI(\picorv32/Mcount_count_instr_cy [26]),
    .LI(\picorv32/Mcount_count_instr_cy<27>_rt_9010 ),
    .O(\picorv32/Result [27])
  );
  MUXCY   \picorv32/Mcount_count_instr_cy<27>  (
    .CI(\picorv32/Mcount_count_instr_cy [26]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Mcount_count_instr_cy<27>_rt_9010 ),
    .O(\picorv32/Mcount_count_instr_cy [27])
  );
  XORCY   \picorv32/Mcount_count_instr_xor<26>  (
    .CI(\picorv32/Mcount_count_instr_cy [25]),
    .LI(\picorv32/Mcount_count_instr_cy<26>_rt_9011 ),
    .O(\picorv32/Result [26])
  );
  MUXCY   \picorv32/Mcount_count_instr_cy<26>  (
    .CI(\picorv32/Mcount_count_instr_cy [25]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Mcount_count_instr_cy<26>_rt_9011 ),
    .O(\picorv32/Mcount_count_instr_cy [26])
  );
  XORCY   \picorv32/Mcount_count_instr_xor<25>  (
    .CI(\picorv32/Mcount_count_instr_cy [24]),
    .LI(\picorv32/Mcount_count_instr_cy<25>_rt_9012 ),
    .O(\picorv32/Result [25])
  );
  MUXCY   \picorv32/Mcount_count_instr_cy<25>  (
    .CI(\picorv32/Mcount_count_instr_cy [24]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Mcount_count_instr_cy<25>_rt_9012 ),
    .O(\picorv32/Mcount_count_instr_cy [25])
  );
  XORCY   \picorv32/Mcount_count_instr_xor<24>  (
    .CI(\picorv32/Mcount_count_instr_cy [23]),
    .LI(\picorv32/Mcount_count_instr_cy<24>_rt_9013 ),
    .O(\picorv32/Result [24])
  );
  MUXCY   \picorv32/Mcount_count_instr_cy<24>  (
    .CI(\picorv32/Mcount_count_instr_cy [23]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Mcount_count_instr_cy<24>_rt_9013 ),
    .O(\picorv32/Mcount_count_instr_cy [24])
  );
  XORCY   \picorv32/Mcount_count_instr_xor<23>  (
    .CI(\picorv32/Mcount_count_instr_cy [22]),
    .LI(\picorv32/Mcount_count_instr_cy<23>_rt_9014 ),
    .O(\picorv32/Result [23])
  );
  MUXCY   \picorv32/Mcount_count_instr_cy<23>  (
    .CI(\picorv32/Mcount_count_instr_cy [22]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Mcount_count_instr_cy<23>_rt_9014 ),
    .O(\picorv32/Mcount_count_instr_cy [23])
  );
  XORCY   \picorv32/Mcount_count_instr_xor<22>  (
    .CI(\picorv32/Mcount_count_instr_cy [21]),
    .LI(\picorv32/Mcount_count_instr_cy<22>_rt_9015 ),
    .O(\picorv32/Result [22])
  );
  MUXCY   \picorv32/Mcount_count_instr_cy<22>  (
    .CI(\picorv32/Mcount_count_instr_cy [21]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Mcount_count_instr_cy<22>_rt_9015 ),
    .O(\picorv32/Mcount_count_instr_cy [22])
  );
  XORCY   \picorv32/Mcount_count_instr_xor<21>  (
    .CI(\picorv32/Mcount_count_instr_cy [20]),
    .LI(\picorv32/Mcount_count_instr_cy<21>_rt_9016 ),
    .O(\picorv32/Result [21])
  );
  MUXCY   \picorv32/Mcount_count_instr_cy<21>  (
    .CI(\picorv32/Mcount_count_instr_cy [20]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Mcount_count_instr_cy<21>_rt_9016 ),
    .O(\picorv32/Mcount_count_instr_cy [21])
  );
  XORCY   \picorv32/Mcount_count_instr_xor<20>  (
    .CI(\picorv32/Mcount_count_instr_cy [19]),
    .LI(\picorv32/Mcount_count_instr_cy<20>_rt_9017 ),
    .O(\picorv32/Result [20])
  );
  MUXCY   \picorv32/Mcount_count_instr_cy<20>  (
    .CI(\picorv32/Mcount_count_instr_cy [19]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Mcount_count_instr_cy<20>_rt_9017 ),
    .O(\picorv32/Mcount_count_instr_cy [20])
  );
  XORCY   \picorv32/Mcount_count_instr_xor<19>  (
    .CI(\picorv32/Mcount_count_instr_cy [18]),
    .LI(\picorv32/Mcount_count_instr_cy<19>_rt_9018 ),
    .O(\picorv32/Result [19])
  );
  MUXCY   \picorv32/Mcount_count_instr_cy<19>  (
    .CI(\picorv32/Mcount_count_instr_cy [18]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Mcount_count_instr_cy<19>_rt_9018 ),
    .O(\picorv32/Mcount_count_instr_cy [19])
  );
  XORCY   \picorv32/Mcount_count_instr_xor<18>  (
    .CI(\picorv32/Mcount_count_instr_cy [17]),
    .LI(\picorv32/Mcount_count_instr_cy<18>_rt_9019 ),
    .O(\picorv32/Result [18])
  );
  MUXCY   \picorv32/Mcount_count_instr_cy<18>  (
    .CI(\picorv32/Mcount_count_instr_cy [17]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Mcount_count_instr_cy<18>_rt_9019 ),
    .O(\picorv32/Mcount_count_instr_cy [18])
  );
  XORCY   \picorv32/Mcount_count_instr_xor<17>  (
    .CI(\picorv32/Mcount_count_instr_cy [16]),
    .LI(\picorv32/Mcount_count_instr_cy<17>_rt_9020 ),
    .O(\picorv32/Result [17])
  );
  MUXCY   \picorv32/Mcount_count_instr_cy<17>  (
    .CI(\picorv32/Mcount_count_instr_cy [16]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Mcount_count_instr_cy<17>_rt_9020 ),
    .O(\picorv32/Mcount_count_instr_cy [17])
  );
  XORCY   \picorv32/Mcount_count_instr_xor<16>  (
    .CI(\picorv32/Mcount_count_instr_cy [15]),
    .LI(\picorv32/Mcount_count_instr_cy<16>_rt_9021 ),
    .O(\picorv32/Result [16])
  );
  MUXCY   \picorv32/Mcount_count_instr_cy<16>  (
    .CI(\picorv32/Mcount_count_instr_cy [15]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Mcount_count_instr_cy<16>_rt_9021 ),
    .O(\picorv32/Mcount_count_instr_cy [16])
  );
  XORCY   \picorv32/Mcount_count_instr_xor<15>  (
    .CI(\picorv32/Mcount_count_instr_cy [14]),
    .LI(\picorv32/Mcount_count_instr_cy<15>_rt_9022 ),
    .O(\picorv32/Result [15])
  );
  MUXCY   \picorv32/Mcount_count_instr_cy<15>  (
    .CI(\picorv32/Mcount_count_instr_cy [14]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Mcount_count_instr_cy<15>_rt_9022 ),
    .O(\picorv32/Mcount_count_instr_cy [15])
  );
  XORCY   \picorv32/Mcount_count_instr_xor<14>  (
    .CI(\picorv32/Mcount_count_instr_cy [13]),
    .LI(\picorv32/Mcount_count_instr_cy<14>_rt_9023 ),
    .O(\picorv32/Result [14])
  );
  MUXCY   \picorv32/Mcount_count_instr_cy<14>  (
    .CI(\picorv32/Mcount_count_instr_cy [13]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Mcount_count_instr_cy<14>_rt_9023 ),
    .O(\picorv32/Mcount_count_instr_cy [14])
  );
  XORCY   \picorv32/Mcount_count_instr_xor<13>  (
    .CI(\picorv32/Mcount_count_instr_cy [12]),
    .LI(\picorv32/Mcount_count_instr_cy<13>_rt_9024 ),
    .O(\picorv32/Result [13])
  );
  MUXCY   \picorv32/Mcount_count_instr_cy<13>  (
    .CI(\picorv32/Mcount_count_instr_cy [12]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Mcount_count_instr_cy<13>_rt_9024 ),
    .O(\picorv32/Mcount_count_instr_cy [13])
  );
  XORCY   \picorv32/Mcount_count_instr_xor<12>  (
    .CI(\picorv32/Mcount_count_instr_cy [11]),
    .LI(\picorv32/Mcount_count_instr_cy<12>_rt_9025 ),
    .O(\picorv32/Result [12])
  );
  MUXCY   \picorv32/Mcount_count_instr_cy<12>  (
    .CI(\picorv32/Mcount_count_instr_cy [11]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Mcount_count_instr_cy<12>_rt_9025 ),
    .O(\picorv32/Mcount_count_instr_cy [12])
  );
  XORCY   \picorv32/Mcount_count_instr_xor<11>  (
    .CI(\picorv32/Mcount_count_instr_cy [10]),
    .LI(\picorv32/Mcount_count_instr_cy<11>_rt_9026 ),
    .O(\picorv32/Result [11])
  );
  MUXCY   \picorv32/Mcount_count_instr_cy<11>  (
    .CI(\picorv32/Mcount_count_instr_cy [10]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Mcount_count_instr_cy<11>_rt_9026 ),
    .O(\picorv32/Mcount_count_instr_cy [11])
  );
  XORCY   \picorv32/Mcount_count_instr_xor<10>  (
    .CI(\picorv32/Mcount_count_instr_cy [9]),
    .LI(\picorv32/Mcount_count_instr_cy<10>_rt_9027 ),
    .O(\picorv32/Result [10])
  );
  MUXCY   \picorv32/Mcount_count_instr_cy<10>  (
    .CI(\picorv32/Mcount_count_instr_cy [9]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Mcount_count_instr_cy<10>_rt_9027 ),
    .O(\picorv32/Mcount_count_instr_cy [10])
  );
  XORCY   \picorv32/Mcount_count_instr_xor<9>  (
    .CI(\picorv32/Mcount_count_instr_cy [8]),
    .LI(\picorv32/Mcount_count_instr_cy<9>_rt_9028 ),
    .O(\picorv32/Result [9])
  );
  MUXCY   \picorv32/Mcount_count_instr_cy<9>  (
    .CI(\picorv32/Mcount_count_instr_cy [8]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Mcount_count_instr_cy<9>_rt_9028 ),
    .O(\picorv32/Mcount_count_instr_cy [9])
  );
  XORCY   \picorv32/Mcount_count_instr_xor<8>  (
    .CI(\picorv32/Mcount_count_instr_cy [7]),
    .LI(\picorv32/Mcount_count_instr_cy<8>_rt_9029 ),
    .O(\picorv32/Result [8])
  );
  MUXCY   \picorv32/Mcount_count_instr_cy<8>  (
    .CI(\picorv32/Mcount_count_instr_cy [7]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Mcount_count_instr_cy<8>_rt_9029 ),
    .O(\picorv32/Mcount_count_instr_cy [8])
  );
  XORCY   \picorv32/Mcount_count_instr_xor<7>  (
    .CI(\picorv32/Mcount_count_instr_cy [6]),
    .LI(\picorv32/Mcount_count_instr_cy<7>_rt_9030 ),
    .O(\picorv32/Result [7])
  );
  MUXCY   \picorv32/Mcount_count_instr_cy<7>  (
    .CI(\picorv32/Mcount_count_instr_cy [6]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Mcount_count_instr_cy<7>_rt_9030 ),
    .O(\picorv32/Mcount_count_instr_cy [7])
  );
  XORCY   \picorv32/Mcount_count_instr_xor<6>  (
    .CI(\picorv32/Mcount_count_instr_cy [5]),
    .LI(\picorv32/Mcount_count_instr_cy<6>_rt_9031 ),
    .O(\picorv32/Result [6])
  );
  MUXCY   \picorv32/Mcount_count_instr_cy<6>  (
    .CI(\picorv32/Mcount_count_instr_cy [5]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Mcount_count_instr_cy<6>_rt_9031 ),
    .O(\picorv32/Mcount_count_instr_cy [6])
  );
  XORCY   \picorv32/Mcount_count_instr_xor<5>  (
    .CI(\picorv32/Mcount_count_instr_cy [4]),
    .LI(\picorv32/Mcount_count_instr_cy<5>_rt_9032 ),
    .O(\picorv32/Result [5])
  );
  MUXCY   \picorv32/Mcount_count_instr_cy<5>  (
    .CI(\picorv32/Mcount_count_instr_cy [4]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Mcount_count_instr_cy<5>_rt_9032 ),
    .O(\picorv32/Mcount_count_instr_cy [5])
  );
  XORCY   \picorv32/Mcount_count_instr_xor<4>  (
    .CI(\picorv32/Mcount_count_instr_cy [3]),
    .LI(\picorv32/Mcount_count_instr_cy<4>_rt_9033 ),
    .O(\picorv32/Result [4])
  );
  MUXCY   \picorv32/Mcount_count_instr_cy<4>  (
    .CI(\picorv32/Mcount_count_instr_cy [3]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Mcount_count_instr_cy<4>_rt_9033 ),
    .O(\picorv32/Mcount_count_instr_cy [4])
  );
  XORCY   \picorv32/Mcount_count_instr_xor<3>  (
    .CI(\picorv32/Mcount_count_instr_cy [2]),
    .LI(\picorv32/Mcount_count_instr_cy<3>_rt_9034 ),
    .O(\picorv32/Result [3])
  );
  MUXCY   \picorv32/Mcount_count_instr_cy<3>  (
    .CI(\picorv32/Mcount_count_instr_cy [2]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Mcount_count_instr_cy<3>_rt_9034 ),
    .O(\picorv32/Mcount_count_instr_cy [3])
  );
  XORCY   \picorv32/Mcount_count_instr_xor<2>  (
    .CI(\picorv32/Mcount_count_instr_cy [1]),
    .LI(\picorv32/Mcount_count_instr_cy<2>_rt_9035 ),
    .O(\picorv32/Result [2])
  );
  MUXCY   \picorv32/Mcount_count_instr_cy<2>  (
    .CI(\picorv32/Mcount_count_instr_cy [1]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Mcount_count_instr_cy<2>_rt_9035 ),
    .O(\picorv32/Mcount_count_instr_cy [2])
  );
  XORCY   \picorv32/Mcount_count_instr_xor<1>  (
    .CI(\picorv32/Mcount_count_instr_cy [0]),
    .LI(\picorv32/Mcount_count_instr_cy<1>_rt_9036 ),
    .O(\picorv32/Result [1])
  );
  MUXCY   \picorv32/Mcount_count_instr_cy<1>  (
    .CI(\picorv32/Mcount_count_instr_cy [0]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Mcount_count_instr_cy<1>_rt_9036 ),
    .O(\picorv32/Mcount_count_instr_cy [1])
  );
  XORCY   \picorv32/Mcount_count_instr_xor<0>  (
    .CI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .LI(\picorv32/Mcount_count_instr_lut [0]),
    .O(\picorv32/Result [0])
  );
  MUXCY   \picorv32/Mcount_count_instr_cy<0>  (
    .CI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(\picorv32/Mcount_count_instr_lut [0]),
    .O(\picorv32/Mcount_count_instr_cy [0])
  );
  MUXCY   \picorv32/Mcompar_alu_lts_cy<14>  (
    .CI(\picorv32/Mcompar_alu_lts_cy [13]),
    .DI(\picorv32/Mcompar_alu_lts_lutdi14_4672 ),
    .S(\picorv32/Mcompar_alu_lts_lut [14]),
    .O(\picorv32/Mcompar_alu_lts_cy [14])
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \picorv32/Mcompar_alu_lts_lut<14>  (
    .I0(\picorv32/reg_op2_28_6047 ),
    .I1(\picorv32/reg_op1_28 ),
    .I2(\picorv32/reg_op2_29_6048 ),
    .I3(\picorv32/reg_op1_29 ),
    .O(\picorv32/Mcompar_alu_lts_lut [14])
  );
  LUT4 #(
    .INIT ( 16'h08AE ))
  \picorv32/Mcompar_alu_lts_lutdi14  (
    .I0(\picorv32/reg_op1_29 ),
    .I1(\picorv32/reg_op1_28 ),
    .I2(\picorv32/reg_op2_28_6047 ),
    .I3(\picorv32/reg_op2_29_6048 ),
    .O(\picorv32/Mcompar_alu_lts_lutdi14_4672 )
  );
  MUXCY   \picorv32/Mcompar_alu_lts_cy<13>  (
    .CI(\picorv32/Mcompar_alu_lts_cy [12]),
    .DI(\picorv32/Mcompar_alu_lts_lutdi13_4675 ),
    .S(\picorv32/Mcompar_alu_lts_lut [13]),
    .O(\picorv32/Mcompar_alu_lts_cy [13])
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \picorv32/Mcompar_alu_lts_lut<13>  (
    .I0(\picorv32/reg_op2_26_6045 ),
    .I1(\picorv32/reg_op1_26 ),
    .I2(\picorv32/reg_op2_27_6046 ),
    .I3(\picorv32/reg_op1_27 ),
    .O(\picorv32/Mcompar_alu_lts_lut [13])
  );
  LUT4 #(
    .INIT ( 16'h08AE ))
  \picorv32/Mcompar_alu_lts_lutdi13  (
    .I0(\picorv32/reg_op1_27 ),
    .I1(\picorv32/reg_op1_26 ),
    .I2(\picorv32/reg_op2_26_6045 ),
    .I3(\picorv32/reg_op2_27_6046 ),
    .O(\picorv32/Mcompar_alu_lts_lutdi13_4675 )
  );
  MUXCY   \picorv32/Mcompar_alu_lts_cy<12>  (
    .CI(\picorv32/Mcompar_alu_lts_cy [11]),
    .DI(\picorv32/Mcompar_alu_lts_lutdi12_4678 ),
    .S(\picorv32/Mcompar_alu_lts_lut [12]),
    .O(\picorv32/Mcompar_alu_lts_cy [12])
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \picorv32/Mcompar_alu_lts_lut<12>  (
    .I0(\picorv32/reg_op2_24_6043 ),
    .I1(\picorv32/reg_op1_24 ),
    .I2(\picorv32/reg_op2_25_6044 ),
    .I3(\picorv32/reg_op1_25 ),
    .O(\picorv32/Mcompar_alu_lts_lut [12])
  );
  LUT4 #(
    .INIT ( 16'h08AE ))
  \picorv32/Mcompar_alu_lts_lutdi12  (
    .I0(\picorv32/reg_op1_25 ),
    .I1(\picorv32/reg_op1_24 ),
    .I2(\picorv32/reg_op2_24_6043 ),
    .I3(\picorv32/reg_op2_25_6044 ),
    .O(\picorv32/Mcompar_alu_lts_lutdi12_4678 )
  );
  MUXCY   \picorv32/Mcompar_alu_lts_cy<11>  (
    .CI(\picorv32/Mcompar_alu_lts_cy [10]),
    .DI(\picorv32/Mcompar_alu_lts_lutdi11_4681 ),
    .S(\picorv32/Mcompar_alu_lts_lut [11]),
    .O(\picorv32/Mcompar_alu_lts_cy [11])
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \picorv32/Mcompar_alu_lts_lut<11>  (
    .I0(\picorv32/reg_op2_22_6041 ),
    .I1(\picorv32/reg_op1_22 ),
    .I2(\picorv32/reg_op2_23_6042 ),
    .I3(\picorv32/reg_op1_23 ),
    .O(\picorv32/Mcompar_alu_lts_lut [11])
  );
  LUT4 #(
    .INIT ( 16'h08AE ))
  \picorv32/Mcompar_alu_lts_lutdi11  (
    .I0(\picorv32/reg_op1_23 ),
    .I1(\picorv32/reg_op1_22 ),
    .I2(\picorv32/reg_op2_22_6041 ),
    .I3(\picorv32/reg_op2_23_6042 ),
    .O(\picorv32/Mcompar_alu_lts_lutdi11_4681 )
  );
  MUXCY   \picorv32/Mcompar_alu_lts_cy<10>  (
    .CI(\picorv32/Mcompar_alu_lts_cy [9]),
    .DI(\picorv32/Mcompar_alu_lts_lutdi10_4684 ),
    .S(\picorv32/Mcompar_alu_lts_lut [10]),
    .O(\picorv32/Mcompar_alu_lts_cy [10])
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \picorv32/Mcompar_alu_lts_lut<10>  (
    .I0(\picorv32/reg_op2_20_6039 ),
    .I1(\picorv32/reg_op1_20 ),
    .I2(\picorv32/reg_op2_21_6040 ),
    .I3(\picorv32/reg_op1_21 ),
    .O(\picorv32/Mcompar_alu_lts_lut [10])
  );
  LUT4 #(
    .INIT ( 16'h08AE ))
  \picorv32/Mcompar_alu_lts_lutdi10  (
    .I0(\picorv32/reg_op1_21 ),
    .I1(\picorv32/reg_op1_20 ),
    .I2(\picorv32/reg_op2_20_6039 ),
    .I3(\picorv32/reg_op2_21_6040 ),
    .O(\picorv32/Mcompar_alu_lts_lutdi10_4684 )
  );
  MUXCY   \picorv32/Mcompar_alu_lts_cy<9>  (
    .CI(\picorv32/Mcompar_alu_lts_cy [8]),
    .DI(\picorv32/Mcompar_alu_lts_lutdi9_4687 ),
    .S(\picorv32/Mcompar_alu_lts_lut [9]),
    .O(\picorv32/Mcompar_alu_lts_cy [9])
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \picorv32/Mcompar_alu_lts_lut<9>  (
    .I0(\picorv32/reg_op2_18_6037 ),
    .I1(\picorv32/reg_op1_18 ),
    .I2(\picorv32/reg_op2_19_6038 ),
    .I3(\picorv32/reg_op1_19 ),
    .O(\picorv32/Mcompar_alu_lts_lut [9])
  );
  LUT4 #(
    .INIT ( 16'h08AE ))
  \picorv32/Mcompar_alu_lts_lutdi9  (
    .I0(\picorv32/reg_op1_19 ),
    .I1(\picorv32/reg_op1_18 ),
    .I2(\picorv32/reg_op2_18_6037 ),
    .I3(\picorv32/reg_op2_19_6038 ),
    .O(\picorv32/Mcompar_alu_lts_lutdi9_4687 )
  );
  MUXCY   \picorv32/Mcompar_alu_lts_cy<8>  (
    .CI(\picorv32/Mcompar_alu_lts_cy [7]),
    .DI(\picorv32/Mcompar_alu_lts_lutdi8_4690 ),
    .S(\picorv32/Mcompar_alu_lts_lut [8]),
    .O(\picorv32/Mcompar_alu_lts_cy [8])
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \picorv32/Mcompar_alu_lts_lut<8>  (
    .I0(\picorv32/reg_op2_16_6035 ),
    .I1(\picorv32/reg_op1_16 ),
    .I2(\picorv32/reg_op2_17_6036 ),
    .I3(\picorv32/reg_op1_17 ),
    .O(\picorv32/Mcompar_alu_lts_lut [8])
  );
  LUT4 #(
    .INIT ( 16'h08AE ))
  \picorv32/Mcompar_alu_lts_lutdi8  (
    .I0(\picorv32/reg_op1_17 ),
    .I1(\picorv32/reg_op1_16 ),
    .I2(\picorv32/reg_op2_16_6035 ),
    .I3(\picorv32/reg_op2_17_6036 ),
    .O(\picorv32/Mcompar_alu_lts_lutdi8_4690 )
  );
  MUXCY   \picorv32/Mcompar_alu_lts_cy<7>  (
    .CI(\picorv32/Mcompar_alu_lts_cy [6]),
    .DI(\picorv32/Mcompar_alu_lts_lutdi7_4693 ),
    .S(\picorv32/Mcompar_alu_lts_lut [7]),
    .O(\picorv32/Mcompar_alu_lts_cy [7])
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \picorv32/Mcompar_alu_lts_lut<7>  (
    .I0(\picorv32/reg_op2_14_6033 ),
    .I1(\picorv32/reg_op1_14 ),
    .I2(\picorv32/reg_op2_15_6034 ),
    .I3(\picorv32/reg_op1_15 ),
    .O(\picorv32/Mcompar_alu_lts_lut [7])
  );
  LUT4 #(
    .INIT ( 16'h08AE ))
  \picorv32/Mcompar_alu_lts_lutdi7  (
    .I0(\picorv32/reg_op1_15 ),
    .I1(\picorv32/reg_op1_14 ),
    .I2(\picorv32/reg_op2_14_6033 ),
    .I3(\picorv32/reg_op2_15_6034 ),
    .O(\picorv32/Mcompar_alu_lts_lutdi7_4693 )
  );
  MUXCY   \picorv32/Mcompar_alu_lts_cy<6>  (
    .CI(\picorv32/Mcompar_alu_lts_cy [5]),
    .DI(\picorv32/Mcompar_alu_lts_lutdi6_4696 ),
    .S(\picorv32/Mcompar_alu_lts_lut [6]),
    .O(\picorv32/Mcompar_alu_lts_cy [6])
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \picorv32/Mcompar_alu_lts_lut<6>  (
    .I0(\picorv32/reg_op2_12_6031 ),
    .I1(\picorv32/reg_op1_12 ),
    .I2(\picorv32/reg_op2_13_6032 ),
    .I3(\picorv32/reg_op1_13 ),
    .O(\picorv32/Mcompar_alu_lts_lut [6])
  );
  LUT4 #(
    .INIT ( 16'h08AE ))
  \picorv32/Mcompar_alu_lts_lutdi6  (
    .I0(\picorv32/reg_op1_13 ),
    .I1(\picorv32/reg_op1_12 ),
    .I2(\picorv32/reg_op2_12_6031 ),
    .I3(\picorv32/reg_op2_13_6032 ),
    .O(\picorv32/Mcompar_alu_lts_lutdi6_4696 )
  );
  MUXCY   \picorv32/Mcompar_alu_lts_cy<5>  (
    .CI(\picorv32/Mcompar_alu_lts_cy [4]),
    .DI(\picorv32/Mcompar_alu_lts_lutdi5_4699 ),
    .S(\picorv32/Mcompar_alu_lts_lut [5]),
    .O(\picorv32/Mcompar_alu_lts_cy [5])
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \picorv32/Mcompar_alu_lts_lut<5>  (
    .I0(\picorv32/reg_op2_10_6029 ),
    .I1(\picorv32/reg_op1_10 ),
    .I2(\picorv32/reg_op2_11_6030 ),
    .I3(\picorv32/reg_op1_11 ),
    .O(\picorv32/Mcompar_alu_lts_lut [5])
  );
  LUT4 #(
    .INIT ( 16'h08AE ))
  \picorv32/Mcompar_alu_lts_lutdi5  (
    .I0(\picorv32/reg_op1_11 ),
    .I1(\picorv32/reg_op1_10 ),
    .I2(\picorv32/reg_op2_10_6029 ),
    .I3(\picorv32/reg_op2_11_6030 ),
    .O(\picorv32/Mcompar_alu_lts_lutdi5_4699 )
  );
  MUXCY   \picorv32/Mcompar_alu_lts_cy<4>  (
    .CI(\picorv32/Mcompar_alu_lts_cy [3]),
    .DI(\picorv32/Mcompar_alu_lts_lutdi4_4702 ),
    .S(\picorv32/Mcompar_alu_lts_lut [4]),
    .O(\picorv32/Mcompar_alu_lts_cy [4])
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \picorv32/Mcompar_alu_lts_lut<4>  (
    .I0(\picorv32/reg_op2_8_6027 ),
    .I1(\picorv32/reg_op1_8 ),
    .I2(\picorv32/reg_op2_9_6028 ),
    .I3(\picorv32/reg_op1_9 ),
    .O(\picorv32/Mcompar_alu_lts_lut [4])
  );
  LUT4 #(
    .INIT ( 16'h08AE ))
  \picorv32/Mcompar_alu_lts_lutdi4  (
    .I0(\picorv32/reg_op1_9 ),
    .I1(\picorv32/reg_op1_8 ),
    .I2(\picorv32/reg_op2_8_6027 ),
    .I3(\picorv32/reg_op2_9_6028 ),
    .O(\picorv32/Mcompar_alu_lts_lutdi4_4702 )
  );
  MUXCY   \picorv32/Mcompar_alu_lts_cy<3>  (
    .CI(\picorv32/Mcompar_alu_lts_cy [2]),
    .DI(\picorv32/Mcompar_alu_lts_lutdi3_4705 ),
    .S(\picorv32/Mcompar_alu_lts_lut [3]),
    .O(\picorv32/Mcompar_alu_lts_cy [3])
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \picorv32/Mcompar_alu_lts_lut<3>  (
    .I0(\picorv32/reg_op2_6_5496 ),
    .I1(\picorv32/reg_op1_6 ),
    .I2(\picorv32/reg_op2_7_5497 ),
    .I3(\picorv32/reg_op1_7 ),
    .O(\picorv32/Mcompar_alu_lts_lut [3])
  );
  LUT4 #(
    .INIT ( 16'h08AE ))
  \picorv32/Mcompar_alu_lts_lutdi3  (
    .I0(\picorv32/reg_op1_7 ),
    .I1(\picorv32/reg_op1_6 ),
    .I2(\picorv32/reg_op2_6_5496 ),
    .I3(\picorv32/reg_op2_7_5497 ),
    .O(\picorv32/Mcompar_alu_lts_lutdi3_4705 )
  );
  MUXCY   \picorv32/Mcompar_alu_lts_cy<2>  (
    .CI(\picorv32/Mcompar_alu_lts_cy [1]),
    .DI(\picorv32/Mcompar_alu_lts_lutdi2_4708 ),
    .S(\picorv32/Mcompar_alu_lts_lut [2]),
    .O(\picorv32/Mcompar_alu_lts_cy [2])
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \picorv32/Mcompar_alu_lts_lut<2>  (
    .I0(\picorv32/reg_op2_4_5494 ),
    .I1(\picorv32/reg_op1_4 ),
    .I2(\picorv32/reg_op2_5_5495 ),
    .I3(\picorv32/reg_op1_5 ),
    .O(\picorv32/Mcompar_alu_lts_lut [2])
  );
  LUT4 #(
    .INIT ( 16'h08AE ))
  \picorv32/Mcompar_alu_lts_lutdi2  (
    .I0(\picorv32/reg_op1_5 ),
    .I1(\picorv32/reg_op1_4 ),
    .I2(\picorv32/reg_op2_4_5494 ),
    .I3(\picorv32/reg_op2_5_5495 ),
    .O(\picorv32/Mcompar_alu_lts_lutdi2_4708 )
  );
  MUXCY   \picorv32/Mcompar_alu_lts_cy<1>  (
    .CI(\picorv32/Mcompar_alu_lts_cy [0]),
    .DI(\picorv32/Mcompar_alu_lts_lutdi1_4711 ),
    .S(\picorv32/Mcompar_alu_lts_lut [1]),
    .O(\picorv32/Mcompar_alu_lts_cy [1])
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \picorv32/Mcompar_alu_lts_lut<1>  (
    .I0(\picorv32/reg_op2_2_5492 ),
    .I1(\picorv32/reg_op1_2 ),
    .I2(\picorv32/reg_op2_3_5493 ),
    .I3(\picorv32/reg_op1_3 ),
    .O(\picorv32/Mcompar_alu_lts_lut [1])
  );
  LUT4 #(
    .INIT ( 16'h08AE ))
  \picorv32/Mcompar_alu_lts_lutdi1  (
    .I0(\picorv32/reg_op1_3 ),
    .I1(\picorv32/reg_op1_2 ),
    .I2(\picorv32/reg_op2_2_5492 ),
    .I3(\picorv32/reg_op2_3_5493 ),
    .O(\picorv32/Mcompar_alu_lts_lutdi1_4711 )
  );
  MUXCY   \picorv32/Mcompar_alu_lts_cy<0>  (
    .CI(basesoc_sdram_tccdcon_ready),
    .DI(\picorv32/Mcompar_alu_lts_lutdi_4714 ),
    .S(\picorv32/Mcompar_alu_lts_lut [0]),
    .O(\picorv32/Mcompar_alu_lts_cy [0])
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \picorv32/Mcompar_alu_lts_lut<0>  (
    .I0(\picorv32/reg_op2_0_5490 ),
    .I1(\picorv32/reg_op1_0 ),
    .I2(\picorv32/reg_op2_1_5491 ),
    .I3(\picorv32/reg_op1_1 ),
    .O(\picorv32/Mcompar_alu_lts_lut [0])
  );
  LUT4 #(
    .INIT ( 16'h08AE ))
  \picorv32/Mcompar_alu_lts_lutdi  (
    .I0(\picorv32/reg_op1_1 ),
    .I1(\picorv32/reg_op1_0 ),
    .I2(\picorv32/reg_op2_0_5490 ),
    .I3(\picorv32/reg_op2_1_5491 ),
    .O(\picorv32/Mcompar_alu_lts_lutdi_4714 )
  );
  MUXCY   \picorv32/Mcompar_alu_ltu_cy<14>  (
    .CI(\picorv32/Mcompar_alu_ltu_cy [13]),
    .DI(\picorv32/Mcompar_alu_ltu_lutdi14_4718 ),
    .S(\picorv32/Mcompar_alu_ltu_lut [14]),
    .O(\picorv32/Mcompar_alu_ltu_cy [14])
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \picorv32/Mcompar_alu_ltu_lut<14>  (
    .I0(\picorv32/reg_op2_28_6047 ),
    .I1(\picorv32/reg_op1_28 ),
    .I2(\picorv32/reg_op2_29_6048 ),
    .I3(\picorv32/reg_op1_29 ),
    .O(\picorv32/Mcompar_alu_ltu_lut [14])
  );
  LUT4 #(
    .INIT ( 16'h08AE ))
  \picorv32/Mcompar_alu_ltu_lutdi14  (
    .I0(\picorv32/reg_op1_29 ),
    .I1(\picorv32/reg_op1_28 ),
    .I2(\picorv32/reg_op2_28_6047 ),
    .I3(\picorv32/reg_op2_29_6048 ),
    .O(\picorv32/Mcompar_alu_ltu_lutdi14_4718 )
  );
  MUXCY   \picorv32/Mcompar_alu_ltu_cy<13>  (
    .CI(\picorv32/Mcompar_alu_ltu_cy [12]),
    .DI(\picorv32/Mcompar_alu_ltu_lutdi13_4721 ),
    .S(\picorv32/Mcompar_alu_ltu_lut [13]),
    .O(\picorv32/Mcompar_alu_ltu_cy [13])
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \picorv32/Mcompar_alu_ltu_lut<13>  (
    .I0(\picorv32/reg_op2_26_6045 ),
    .I1(\picorv32/reg_op1_26 ),
    .I2(\picorv32/reg_op2_27_6046 ),
    .I3(\picorv32/reg_op1_27 ),
    .O(\picorv32/Mcompar_alu_ltu_lut [13])
  );
  LUT4 #(
    .INIT ( 16'h08AE ))
  \picorv32/Mcompar_alu_ltu_lutdi13  (
    .I0(\picorv32/reg_op1_27 ),
    .I1(\picorv32/reg_op1_26 ),
    .I2(\picorv32/reg_op2_26_6045 ),
    .I3(\picorv32/reg_op2_27_6046 ),
    .O(\picorv32/Mcompar_alu_ltu_lutdi13_4721 )
  );
  MUXCY   \picorv32/Mcompar_alu_ltu_cy<12>  (
    .CI(\picorv32/Mcompar_alu_ltu_cy [11]),
    .DI(\picorv32/Mcompar_alu_ltu_lutdi12_4724 ),
    .S(\picorv32/Mcompar_alu_ltu_lut [12]),
    .O(\picorv32/Mcompar_alu_ltu_cy [12])
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \picorv32/Mcompar_alu_ltu_lut<12>  (
    .I0(\picorv32/reg_op2_24_6043 ),
    .I1(\picorv32/reg_op1_24 ),
    .I2(\picorv32/reg_op2_25_6044 ),
    .I3(\picorv32/reg_op1_25 ),
    .O(\picorv32/Mcompar_alu_ltu_lut [12])
  );
  LUT4 #(
    .INIT ( 16'h08AE ))
  \picorv32/Mcompar_alu_ltu_lutdi12  (
    .I0(\picorv32/reg_op1_25 ),
    .I1(\picorv32/reg_op1_24 ),
    .I2(\picorv32/reg_op2_24_6043 ),
    .I3(\picorv32/reg_op2_25_6044 ),
    .O(\picorv32/Mcompar_alu_ltu_lutdi12_4724 )
  );
  MUXCY   \picorv32/Mcompar_alu_ltu_cy<11>  (
    .CI(\picorv32/Mcompar_alu_ltu_cy [10]),
    .DI(\picorv32/Mcompar_alu_ltu_lutdi11_4727 ),
    .S(\picorv32/Mcompar_alu_ltu_lut [11]),
    .O(\picorv32/Mcompar_alu_ltu_cy [11])
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \picorv32/Mcompar_alu_ltu_lut<11>  (
    .I0(\picorv32/reg_op2_22_6041 ),
    .I1(\picorv32/reg_op1_22 ),
    .I2(\picorv32/reg_op2_23_6042 ),
    .I3(\picorv32/reg_op1_23 ),
    .O(\picorv32/Mcompar_alu_ltu_lut [11])
  );
  LUT4 #(
    .INIT ( 16'h08AE ))
  \picorv32/Mcompar_alu_ltu_lutdi11  (
    .I0(\picorv32/reg_op1_23 ),
    .I1(\picorv32/reg_op1_22 ),
    .I2(\picorv32/reg_op2_22_6041 ),
    .I3(\picorv32/reg_op2_23_6042 ),
    .O(\picorv32/Mcompar_alu_ltu_lutdi11_4727 )
  );
  MUXCY   \picorv32/Mcompar_alu_ltu_cy<10>  (
    .CI(\picorv32/Mcompar_alu_ltu_cy [9]),
    .DI(\picorv32/Mcompar_alu_ltu_lutdi10_4730 ),
    .S(\picorv32/Mcompar_alu_ltu_lut [10]),
    .O(\picorv32/Mcompar_alu_ltu_cy [10])
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \picorv32/Mcompar_alu_ltu_lut<10>  (
    .I0(\picorv32/reg_op2_20_6039 ),
    .I1(\picorv32/reg_op1_20 ),
    .I2(\picorv32/reg_op2_21_6040 ),
    .I3(\picorv32/reg_op1_21 ),
    .O(\picorv32/Mcompar_alu_ltu_lut [10])
  );
  LUT4 #(
    .INIT ( 16'h08AE ))
  \picorv32/Mcompar_alu_ltu_lutdi10  (
    .I0(\picorv32/reg_op1_21 ),
    .I1(\picorv32/reg_op1_20 ),
    .I2(\picorv32/reg_op2_20_6039 ),
    .I3(\picorv32/reg_op2_21_6040 ),
    .O(\picorv32/Mcompar_alu_ltu_lutdi10_4730 )
  );
  MUXCY   \picorv32/Mcompar_alu_ltu_cy<9>  (
    .CI(\picorv32/Mcompar_alu_ltu_cy [8]),
    .DI(\picorv32/Mcompar_alu_ltu_lutdi9_4733 ),
    .S(\picorv32/Mcompar_alu_ltu_lut [9]),
    .O(\picorv32/Mcompar_alu_ltu_cy [9])
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \picorv32/Mcompar_alu_ltu_lut<9>  (
    .I0(\picorv32/reg_op2_18_6037 ),
    .I1(\picorv32/reg_op1_18 ),
    .I2(\picorv32/reg_op2_19_6038 ),
    .I3(\picorv32/reg_op1_19 ),
    .O(\picorv32/Mcompar_alu_ltu_lut [9])
  );
  LUT4 #(
    .INIT ( 16'h08AE ))
  \picorv32/Mcompar_alu_ltu_lutdi9  (
    .I0(\picorv32/reg_op1_19 ),
    .I1(\picorv32/reg_op1_18 ),
    .I2(\picorv32/reg_op2_18_6037 ),
    .I3(\picorv32/reg_op2_19_6038 ),
    .O(\picorv32/Mcompar_alu_ltu_lutdi9_4733 )
  );
  MUXCY   \picorv32/Mcompar_alu_ltu_cy<8>  (
    .CI(\picorv32/Mcompar_alu_ltu_cy [7]),
    .DI(\picorv32/Mcompar_alu_ltu_lutdi8_4736 ),
    .S(\picorv32/Mcompar_alu_ltu_lut [8]),
    .O(\picorv32/Mcompar_alu_ltu_cy [8])
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \picorv32/Mcompar_alu_ltu_lut<8>  (
    .I0(\picorv32/reg_op2_16_6035 ),
    .I1(\picorv32/reg_op1_16 ),
    .I2(\picorv32/reg_op2_17_6036 ),
    .I3(\picorv32/reg_op1_17 ),
    .O(\picorv32/Mcompar_alu_ltu_lut [8])
  );
  LUT4 #(
    .INIT ( 16'h08AE ))
  \picorv32/Mcompar_alu_ltu_lutdi8  (
    .I0(\picorv32/reg_op1_17 ),
    .I1(\picorv32/reg_op1_16 ),
    .I2(\picorv32/reg_op2_16_6035 ),
    .I3(\picorv32/reg_op2_17_6036 ),
    .O(\picorv32/Mcompar_alu_ltu_lutdi8_4736 )
  );
  MUXCY   \picorv32/Mcompar_alu_ltu_cy<7>  (
    .CI(\picorv32/Mcompar_alu_ltu_cy [6]),
    .DI(\picorv32/Mcompar_alu_ltu_lutdi7_4739 ),
    .S(\picorv32/Mcompar_alu_ltu_lut [7]),
    .O(\picorv32/Mcompar_alu_ltu_cy [7])
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \picorv32/Mcompar_alu_ltu_lut<7>  (
    .I0(\picorv32/reg_op2_14_6033 ),
    .I1(\picorv32/reg_op1_14 ),
    .I2(\picorv32/reg_op2_15_6034 ),
    .I3(\picorv32/reg_op1_15 ),
    .O(\picorv32/Mcompar_alu_ltu_lut [7])
  );
  LUT4 #(
    .INIT ( 16'h08AE ))
  \picorv32/Mcompar_alu_ltu_lutdi7  (
    .I0(\picorv32/reg_op1_15 ),
    .I1(\picorv32/reg_op1_14 ),
    .I2(\picorv32/reg_op2_14_6033 ),
    .I3(\picorv32/reg_op2_15_6034 ),
    .O(\picorv32/Mcompar_alu_ltu_lutdi7_4739 )
  );
  MUXCY   \picorv32/Mcompar_alu_ltu_cy<6>  (
    .CI(\picorv32/Mcompar_alu_ltu_cy [5]),
    .DI(\picorv32/Mcompar_alu_ltu_lutdi6_4742 ),
    .S(\picorv32/Mcompar_alu_ltu_lut [6]),
    .O(\picorv32/Mcompar_alu_ltu_cy [6])
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \picorv32/Mcompar_alu_ltu_lut<6>  (
    .I0(\picorv32/reg_op2_12_6031 ),
    .I1(\picorv32/reg_op1_12 ),
    .I2(\picorv32/reg_op2_13_6032 ),
    .I3(\picorv32/reg_op1_13 ),
    .O(\picorv32/Mcompar_alu_ltu_lut [6])
  );
  LUT4 #(
    .INIT ( 16'h08AE ))
  \picorv32/Mcompar_alu_ltu_lutdi6  (
    .I0(\picorv32/reg_op1_13 ),
    .I1(\picorv32/reg_op1_12 ),
    .I2(\picorv32/reg_op2_12_6031 ),
    .I3(\picorv32/reg_op2_13_6032 ),
    .O(\picorv32/Mcompar_alu_ltu_lutdi6_4742 )
  );
  MUXCY   \picorv32/Mcompar_alu_ltu_cy<5>  (
    .CI(\picorv32/Mcompar_alu_ltu_cy [4]),
    .DI(\picorv32/Mcompar_alu_ltu_lutdi5_4745 ),
    .S(\picorv32/Mcompar_alu_ltu_lut [5]),
    .O(\picorv32/Mcompar_alu_ltu_cy [5])
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \picorv32/Mcompar_alu_ltu_lut<5>  (
    .I0(\picorv32/reg_op2_10_6029 ),
    .I1(\picorv32/reg_op1_10 ),
    .I2(\picorv32/reg_op2_11_6030 ),
    .I3(\picorv32/reg_op1_11 ),
    .O(\picorv32/Mcompar_alu_ltu_lut [5])
  );
  LUT4 #(
    .INIT ( 16'h08AE ))
  \picorv32/Mcompar_alu_ltu_lutdi5  (
    .I0(\picorv32/reg_op1_11 ),
    .I1(\picorv32/reg_op1_10 ),
    .I2(\picorv32/reg_op2_10_6029 ),
    .I3(\picorv32/reg_op2_11_6030 ),
    .O(\picorv32/Mcompar_alu_ltu_lutdi5_4745 )
  );
  MUXCY   \picorv32/Mcompar_alu_ltu_cy<4>  (
    .CI(\picorv32/Mcompar_alu_ltu_cy [3]),
    .DI(\picorv32/Mcompar_alu_ltu_lutdi4_4748 ),
    .S(\picorv32/Mcompar_alu_ltu_lut [4]),
    .O(\picorv32/Mcompar_alu_ltu_cy [4])
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \picorv32/Mcompar_alu_ltu_lut<4>  (
    .I0(\picorv32/reg_op2_8_6027 ),
    .I1(\picorv32/reg_op1_8 ),
    .I2(\picorv32/reg_op2_9_6028 ),
    .I3(\picorv32/reg_op1_9 ),
    .O(\picorv32/Mcompar_alu_ltu_lut [4])
  );
  LUT4 #(
    .INIT ( 16'h08AE ))
  \picorv32/Mcompar_alu_ltu_lutdi4  (
    .I0(\picorv32/reg_op1_9 ),
    .I1(\picorv32/reg_op1_8 ),
    .I2(\picorv32/reg_op2_8_6027 ),
    .I3(\picorv32/reg_op2_9_6028 ),
    .O(\picorv32/Mcompar_alu_ltu_lutdi4_4748 )
  );
  MUXCY   \picorv32/Mcompar_alu_ltu_cy<3>  (
    .CI(\picorv32/Mcompar_alu_ltu_cy [2]),
    .DI(\picorv32/Mcompar_alu_ltu_lutdi3_4751 ),
    .S(\picorv32/Mcompar_alu_ltu_lut [3]),
    .O(\picorv32/Mcompar_alu_ltu_cy [3])
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \picorv32/Mcompar_alu_ltu_lut<3>  (
    .I0(\picorv32/reg_op2_6_5496 ),
    .I1(\picorv32/reg_op1_6 ),
    .I2(\picorv32/reg_op2_7_5497 ),
    .I3(\picorv32/reg_op1_7 ),
    .O(\picorv32/Mcompar_alu_ltu_lut [3])
  );
  LUT4 #(
    .INIT ( 16'h08AE ))
  \picorv32/Mcompar_alu_ltu_lutdi3  (
    .I0(\picorv32/reg_op1_7 ),
    .I1(\picorv32/reg_op1_6 ),
    .I2(\picorv32/reg_op2_6_5496 ),
    .I3(\picorv32/reg_op2_7_5497 ),
    .O(\picorv32/Mcompar_alu_ltu_lutdi3_4751 )
  );
  MUXCY   \picorv32/Mcompar_alu_ltu_cy<2>  (
    .CI(\picorv32/Mcompar_alu_ltu_cy [1]),
    .DI(\picorv32/Mcompar_alu_ltu_lutdi2_4754 ),
    .S(\picorv32/Mcompar_alu_ltu_lut [2]),
    .O(\picorv32/Mcompar_alu_ltu_cy [2])
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \picorv32/Mcompar_alu_ltu_lut<2>  (
    .I0(\picorv32/reg_op2_4_5494 ),
    .I1(\picorv32/reg_op1_4 ),
    .I2(\picorv32/reg_op2_5_5495 ),
    .I3(\picorv32/reg_op1_5 ),
    .O(\picorv32/Mcompar_alu_ltu_lut [2])
  );
  LUT4 #(
    .INIT ( 16'h08AE ))
  \picorv32/Mcompar_alu_ltu_lutdi2  (
    .I0(\picorv32/reg_op1_5 ),
    .I1(\picorv32/reg_op1_4 ),
    .I2(\picorv32/reg_op2_4_5494 ),
    .I3(\picorv32/reg_op2_5_5495 ),
    .O(\picorv32/Mcompar_alu_ltu_lutdi2_4754 )
  );
  MUXCY   \picorv32/Mcompar_alu_ltu_cy<1>  (
    .CI(\picorv32/Mcompar_alu_ltu_cy [0]),
    .DI(\picorv32/Mcompar_alu_ltu_lutdi1_4757 ),
    .S(\picorv32/Mcompar_alu_ltu_lut [1]),
    .O(\picorv32/Mcompar_alu_ltu_cy [1])
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \picorv32/Mcompar_alu_ltu_lut<1>  (
    .I0(\picorv32/reg_op2_2_5492 ),
    .I1(\picorv32/reg_op1_2 ),
    .I2(\picorv32/reg_op2_3_5493 ),
    .I3(\picorv32/reg_op1_3 ),
    .O(\picorv32/Mcompar_alu_ltu_lut [1])
  );
  LUT4 #(
    .INIT ( 16'h08AE ))
  \picorv32/Mcompar_alu_ltu_lutdi1  (
    .I0(\picorv32/reg_op1_3 ),
    .I1(\picorv32/reg_op1_2 ),
    .I2(\picorv32/reg_op2_2_5492 ),
    .I3(\picorv32/reg_op2_3_5493 ),
    .O(\picorv32/Mcompar_alu_ltu_lutdi1_4757 )
  );
  MUXCY   \picorv32/Mcompar_alu_ltu_cy<0>  (
    .CI(basesoc_sdram_tccdcon_ready),
    .DI(\picorv32/Mcompar_alu_ltu_lutdi_4760 ),
    .S(\picorv32/Mcompar_alu_ltu_lut [0]),
    .O(\picorv32/Mcompar_alu_ltu_cy [0])
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \picorv32/Mcompar_alu_ltu_lut<0>  (
    .I0(\picorv32/reg_op2_0_5490 ),
    .I1(\picorv32/reg_op1_0 ),
    .I2(\picorv32/reg_op2_1_5491 ),
    .I3(\picorv32/reg_op1_1 ),
    .O(\picorv32/Mcompar_alu_ltu_lut [0])
  );
  LUT4 #(
    .INIT ( 16'h08AE ))
  \picorv32/Mcompar_alu_ltu_lutdi  (
    .I0(\picorv32/reg_op1_1 ),
    .I1(\picorv32/reg_op1_0 ),
    .I2(\picorv32/reg_op2_0_5490 ),
    .I3(\picorv32/reg_op2_1_5491 ),
    .O(\picorv32/Mcompar_alu_ltu_lutdi_4760 )
  );
  MUXCY   \picorv32/Mcompar_alu_eq_cy<10>  (
    .CI(\picorv32/Mcompar_alu_eq_cy [9]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Mcompar_alu_eq_lut [10]),
    .O(\picorv32/alu_eq )
  );
  LUT4 #(
    .INIT ( 16'h8421 ))
  \picorv32/Mcompar_alu_eq_lut<10>  (
    .I0(\picorv32/reg_op2_30_6049 ),
    .I1(\picorv32/reg_op2_31_6050 ),
    .I2(\picorv32/reg_op1_30 ),
    .I3(\picorv32/reg_op1_31 ),
    .O(\picorv32/Mcompar_alu_eq_lut [10])
  );
  MUXCY   \picorv32/Mcompar_alu_eq_cy<9>  (
    .CI(\picorv32/Mcompar_alu_eq_cy [8]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Mcompar_alu_eq_lut [9]),
    .O(\picorv32/Mcompar_alu_eq_cy [9])
  );
  LUT6 #(
    .INIT ( 64'h8040201008040201 ))
  \picorv32/Mcompar_alu_eq_lut<9>  (
    .I0(\picorv32/reg_op2_29_6048 ),
    .I1(\picorv32/reg_op2_28_6047 ),
    .I2(\picorv32/reg_op2_27_6046 ),
    .I3(\picorv32/reg_op1_29 ),
    .I4(\picorv32/reg_op1_28 ),
    .I5(\picorv32/reg_op1_27 ),
    .O(\picorv32/Mcompar_alu_eq_lut [9])
  );
  MUXCY   \picorv32/Mcompar_alu_eq_cy<8>  (
    .CI(\picorv32/Mcompar_alu_eq_cy [7]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Mcompar_alu_eq_lut [8]),
    .O(\picorv32/Mcompar_alu_eq_cy [8])
  );
  LUT6 #(
    .INIT ( 64'h8040201008040201 ))
  \picorv32/Mcompar_alu_eq_lut<8>  (
    .I0(\picorv32/reg_op2_26_6045 ),
    .I1(\picorv32/reg_op2_25_6044 ),
    .I2(\picorv32/reg_op2_24_6043 ),
    .I3(\picorv32/reg_op1_26 ),
    .I4(\picorv32/reg_op1_25 ),
    .I5(\picorv32/reg_op1_24 ),
    .O(\picorv32/Mcompar_alu_eq_lut [8])
  );
  MUXCY   \picorv32/Mcompar_alu_eq_cy<7>  (
    .CI(\picorv32/Mcompar_alu_eq_cy [6]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Mcompar_alu_eq_lut [7]),
    .O(\picorv32/Mcompar_alu_eq_cy [7])
  );
  LUT6 #(
    .INIT ( 64'h8040201008040201 ))
  \picorv32/Mcompar_alu_eq_lut<7>  (
    .I0(\picorv32/reg_op2_23_6042 ),
    .I1(\picorv32/reg_op2_22_6041 ),
    .I2(\picorv32/reg_op2_21_6040 ),
    .I3(\picorv32/reg_op1_23 ),
    .I4(\picorv32/reg_op1_22 ),
    .I5(\picorv32/reg_op1_21 ),
    .O(\picorv32/Mcompar_alu_eq_lut [7])
  );
  MUXCY   \picorv32/Mcompar_alu_eq_cy<6>  (
    .CI(\picorv32/Mcompar_alu_eq_cy [5]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Mcompar_alu_eq_lut [6]),
    .O(\picorv32/Mcompar_alu_eq_cy [6])
  );
  LUT6 #(
    .INIT ( 64'h8040201008040201 ))
  \picorv32/Mcompar_alu_eq_lut<6>  (
    .I0(\picorv32/reg_op2_20_6039 ),
    .I1(\picorv32/reg_op2_19_6038 ),
    .I2(\picorv32/reg_op2_18_6037 ),
    .I3(\picorv32/reg_op1_20 ),
    .I4(\picorv32/reg_op1_19 ),
    .I5(\picorv32/reg_op1_18 ),
    .O(\picorv32/Mcompar_alu_eq_lut [6])
  );
  MUXCY   \picorv32/Mcompar_alu_eq_cy<5>  (
    .CI(\picorv32/Mcompar_alu_eq_cy [4]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Mcompar_alu_eq_lut [5]),
    .O(\picorv32/Mcompar_alu_eq_cy [5])
  );
  LUT6 #(
    .INIT ( 64'h8040201008040201 ))
  \picorv32/Mcompar_alu_eq_lut<5>  (
    .I0(\picorv32/reg_op2_17_6036 ),
    .I1(\picorv32/reg_op2_16_6035 ),
    .I2(\picorv32/reg_op2_15_6034 ),
    .I3(\picorv32/reg_op1_17 ),
    .I4(\picorv32/reg_op1_16 ),
    .I5(\picorv32/reg_op1_15 ),
    .O(\picorv32/Mcompar_alu_eq_lut [5])
  );
  MUXCY   \picorv32/Mcompar_alu_eq_cy<4>  (
    .CI(\picorv32/Mcompar_alu_eq_cy [3]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Mcompar_alu_eq_lut [4]),
    .O(\picorv32/Mcompar_alu_eq_cy [4])
  );
  LUT6 #(
    .INIT ( 64'h8040201008040201 ))
  \picorv32/Mcompar_alu_eq_lut<4>  (
    .I0(\picorv32/reg_op2_14_6033 ),
    .I1(\picorv32/reg_op2_13_6032 ),
    .I2(\picorv32/reg_op2_12_6031 ),
    .I3(\picorv32/reg_op1_14 ),
    .I4(\picorv32/reg_op1_13 ),
    .I5(\picorv32/reg_op1_12 ),
    .O(\picorv32/Mcompar_alu_eq_lut [4])
  );
  MUXCY   \picorv32/Mcompar_alu_eq_cy<3>  (
    .CI(\picorv32/Mcompar_alu_eq_cy [2]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Mcompar_alu_eq_lut [3]),
    .O(\picorv32/Mcompar_alu_eq_cy [3])
  );
  LUT6 #(
    .INIT ( 64'h8040201008040201 ))
  \picorv32/Mcompar_alu_eq_lut<3>  (
    .I0(\picorv32/reg_op2_11_6030 ),
    .I1(\picorv32/reg_op2_10_6029 ),
    .I2(\picorv32/reg_op2_9_6028 ),
    .I3(\picorv32/reg_op1_11 ),
    .I4(\picorv32/reg_op1_10 ),
    .I5(\picorv32/reg_op1_9 ),
    .O(\picorv32/Mcompar_alu_eq_lut [3])
  );
  MUXCY   \picorv32/Mcompar_alu_eq_cy<2>  (
    .CI(\picorv32/Mcompar_alu_eq_cy [1]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Mcompar_alu_eq_lut [2]),
    .O(\picorv32/Mcompar_alu_eq_cy [2])
  );
  LUT6 #(
    .INIT ( 64'h8040201008040201 ))
  \picorv32/Mcompar_alu_eq_lut<2>  (
    .I0(\picorv32/reg_op2_8_6027 ),
    .I1(\picorv32/reg_op2_7_5497 ),
    .I2(\picorv32/reg_op2_6_5496 ),
    .I3(\picorv32/reg_op1_8 ),
    .I4(\picorv32/reg_op1_7 ),
    .I5(\picorv32/reg_op1_6 ),
    .O(\picorv32/Mcompar_alu_eq_lut [2])
  );
  MUXCY   \picorv32/Mcompar_alu_eq_cy<1>  (
    .CI(\picorv32/Mcompar_alu_eq_cy [0]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Mcompar_alu_eq_lut [1]),
    .O(\picorv32/Mcompar_alu_eq_cy [1])
  );
  LUT6 #(
    .INIT ( 64'h8008400420021001 ))
  \picorv32/Mcompar_alu_eq_lut<1>  (
    .I0(\picorv32/reg_op2_5_5495 ),
    .I1(\picorv32/reg_op2_4_5494 ),
    .I2(\picorv32/reg_op2_3_5493 ),
    .I3(\picorv32/reg_op1_3 ),
    .I4(\picorv32/reg_op1_5 ),
    .I5(\picorv32/reg_op1_4 ),
    .O(\picorv32/Mcompar_alu_eq_lut [1])
  );
  MUXCY   \picorv32/Mcompar_alu_eq_cy<0>  (
    .CI(basesoc_sdram_tccdcon_ready),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Mcompar_alu_eq_lut [0]),
    .O(\picorv32/Mcompar_alu_eq_cy [0])
  );
  LUT6 #(
    .INIT ( 64'h8040080420100201 ))
  \picorv32/Mcompar_alu_eq_lut<0>  (
    .I0(\picorv32/reg_op2_2_5492 ),
    .I1(\picorv32/reg_op2_1_5491 ),
    .I2(\picorv32/reg_op2_0_5490 ),
    .I3(\picorv32/reg_op1_2 ),
    .I4(\picorv32/reg_op1_0 ),
    .I5(\picorv32/reg_op1_1 ),
    .O(\picorv32/Mcompar_alu_eq_lut [0])
  );
  XORCY   \picorv32/Madd_PWR_10_o_GND_2_o_add_412_OUT_xor<31>  (
    .CI(\picorv32/Madd_PWR_10_o_GND_2_o_add_412_OUT_cy [30]),
    .LI(\picorv32/_n1587<1>11_10096 ),
    .O(\picorv32/PWR_10_o_GND_2_o_add_412_OUT [31])
  );
  XORCY   \picorv32/Madd_PWR_10_o_GND_2_o_add_412_OUT_xor<30>  (
    .CI(\picorv32/Madd_PWR_10_o_GND_2_o_add_412_OUT_cy [29]),
    .LI(\picorv32/_n1587<2>11_10072 ),
    .O(\picorv32/PWR_10_o_GND_2_o_add_412_OUT [30])
  );
  MUXCY   \picorv32/Madd_PWR_10_o_GND_2_o_add_412_OUT_cy<30>  (
    .CI(\picorv32/Madd_PWR_10_o_GND_2_o_add_412_OUT_cy [29]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/_n1587<2>11_10072 ),
    .O(\picorv32/Madd_PWR_10_o_GND_2_o_add_412_OUT_cy [30])
  );
  XORCY   \picorv32/Madd_PWR_10_o_GND_2_o_add_412_OUT_xor<29>  (
    .CI(\picorv32/Madd_PWR_10_o_GND_2_o_add_412_OUT_cy [28]),
    .LI(\picorv32/_n1587<3>1_9038 ),
    .O(\picorv32/PWR_10_o_GND_2_o_add_412_OUT [29])
  );
  MUXCY   \picorv32/Madd_PWR_10_o_GND_2_o_add_412_OUT_cy<29>  (
    .CI(\picorv32/Madd_PWR_10_o_GND_2_o_add_412_OUT_cy [28]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/_n1587<3>1_9038 ),
    .O(\picorv32/Madd_PWR_10_o_GND_2_o_add_412_OUT_cy [29])
  );
  XORCY   \picorv32/Madd_PWR_10_o_GND_2_o_add_412_OUT_xor<28>  (
    .CI(\picorv32/Madd_PWR_10_o_GND_2_o_add_412_OUT_cy [27]),
    .LI(\picorv32/_n1587<4>11_10073 ),
    .O(\picorv32/PWR_10_o_GND_2_o_add_412_OUT [28])
  );
  MUXCY   \picorv32/Madd_PWR_10_o_GND_2_o_add_412_OUT_cy<28>  (
    .CI(\picorv32/Madd_PWR_10_o_GND_2_o_add_412_OUT_cy [27]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/_n1587<4>11_10073 ),
    .O(\picorv32/Madd_PWR_10_o_GND_2_o_add_412_OUT_cy [28])
  );
  XORCY   \picorv32/Madd_PWR_10_o_GND_2_o_add_412_OUT_xor<27>  (
    .CI(\picorv32/Madd_PWR_10_o_GND_2_o_add_412_OUT_cy [26]),
    .LI(\picorv32/_n1587<5>11_10074 ),
    .O(\picorv32/PWR_10_o_GND_2_o_add_412_OUT [27])
  );
  MUXCY   \picorv32/Madd_PWR_10_o_GND_2_o_add_412_OUT_cy<27>  (
    .CI(\picorv32/Madd_PWR_10_o_GND_2_o_add_412_OUT_cy [26]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/_n1587<5>11_10074 ),
    .O(\picorv32/Madd_PWR_10_o_GND_2_o_add_412_OUT_cy [27])
  );
  XORCY   \picorv32/Madd_PWR_10_o_GND_2_o_add_412_OUT_xor<26>  (
    .CI(\picorv32/Madd_PWR_10_o_GND_2_o_add_412_OUT_cy [25]),
    .LI(\picorv32/_n1587<6>11_10075 ),
    .O(\picorv32/PWR_10_o_GND_2_o_add_412_OUT [26])
  );
  MUXCY   \picorv32/Madd_PWR_10_o_GND_2_o_add_412_OUT_cy<26>  (
    .CI(\picorv32/Madd_PWR_10_o_GND_2_o_add_412_OUT_cy [25]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/_n1587<6>11_10075 ),
    .O(\picorv32/Madd_PWR_10_o_GND_2_o_add_412_OUT_cy [26])
  );
  XORCY   \picorv32/Madd_PWR_10_o_GND_2_o_add_412_OUT_xor<25>  (
    .CI(\picorv32/Madd_PWR_10_o_GND_2_o_add_412_OUT_cy [24]),
    .LI(\picorv32/_n1587<7>11_10076 ),
    .O(\picorv32/PWR_10_o_GND_2_o_add_412_OUT [25])
  );
  MUXCY   \picorv32/Madd_PWR_10_o_GND_2_o_add_412_OUT_cy<25>  (
    .CI(\picorv32/Madd_PWR_10_o_GND_2_o_add_412_OUT_cy [24]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/_n1587<7>11_10076 ),
    .O(\picorv32/Madd_PWR_10_o_GND_2_o_add_412_OUT_cy [25])
  );
  XORCY   \picorv32/Madd_PWR_10_o_GND_2_o_add_412_OUT_xor<24>  (
    .CI(\picorv32/Madd_PWR_10_o_GND_2_o_add_412_OUT_cy [23]),
    .LI(\picorv32/_n1587<8>11_10077 ),
    .O(\picorv32/PWR_10_o_GND_2_o_add_412_OUT [24])
  );
  MUXCY   \picorv32/Madd_PWR_10_o_GND_2_o_add_412_OUT_cy<24>  (
    .CI(\picorv32/Madd_PWR_10_o_GND_2_o_add_412_OUT_cy [23]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/_n1587<8>11_10077 ),
    .O(\picorv32/Madd_PWR_10_o_GND_2_o_add_412_OUT_cy [24])
  );
  XORCY   \picorv32/Madd_PWR_10_o_GND_2_o_add_412_OUT_xor<23>  (
    .CI(\picorv32/Madd_PWR_10_o_GND_2_o_add_412_OUT_cy [22]),
    .LI(\picorv32/_n1587<9>11_10078 ),
    .O(\picorv32/PWR_10_o_GND_2_o_add_412_OUT [23])
  );
  MUXCY   \picorv32/Madd_PWR_10_o_GND_2_o_add_412_OUT_cy<23>  (
    .CI(\picorv32/Madd_PWR_10_o_GND_2_o_add_412_OUT_cy [22]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/_n1587<9>11_10078 ),
    .O(\picorv32/Madd_PWR_10_o_GND_2_o_add_412_OUT_cy [23])
  );
  XORCY   \picorv32/Madd_PWR_10_o_GND_2_o_add_412_OUT_xor<22>  (
    .CI(\picorv32/Madd_PWR_10_o_GND_2_o_add_412_OUT_cy [21]),
    .LI(\picorv32/_n1587<10>11_10079 ),
    .O(\picorv32/PWR_10_o_GND_2_o_add_412_OUT [22])
  );
  MUXCY   \picorv32/Madd_PWR_10_o_GND_2_o_add_412_OUT_cy<22>  (
    .CI(\picorv32/Madd_PWR_10_o_GND_2_o_add_412_OUT_cy [21]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/_n1587<10>11_10079 ),
    .O(\picorv32/Madd_PWR_10_o_GND_2_o_add_412_OUT_cy [22])
  );
  XORCY   \picorv32/Madd_PWR_10_o_GND_2_o_add_412_OUT_xor<21>  (
    .CI(\picorv32/Madd_PWR_10_o_GND_2_o_add_412_OUT_cy [20]),
    .LI(\picorv32/_n1587<11>11_10080 ),
    .O(\picorv32/PWR_10_o_GND_2_o_add_412_OUT [21])
  );
  MUXCY   \picorv32/Madd_PWR_10_o_GND_2_o_add_412_OUT_cy<21>  (
    .CI(\picorv32/Madd_PWR_10_o_GND_2_o_add_412_OUT_cy [20]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/_n1587<11>11_10080 ),
    .O(\picorv32/Madd_PWR_10_o_GND_2_o_add_412_OUT_cy [21])
  );
  XORCY   \picorv32/Madd_PWR_10_o_GND_2_o_add_412_OUT_xor<20>  (
    .CI(\picorv32/Madd_PWR_10_o_GND_2_o_add_412_OUT_cy [19]),
    .LI(\picorv32/_n1587<12>11_10081 ),
    .O(\picorv32/PWR_10_o_GND_2_o_add_412_OUT [20])
  );
  MUXCY   \picorv32/Madd_PWR_10_o_GND_2_o_add_412_OUT_cy<20>  (
    .CI(\picorv32/Madd_PWR_10_o_GND_2_o_add_412_OUT_cy [19]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/_n1587<12>11_10081 ),
    .O(\picorv32/Madd_PWR_10_o_GND_2_o_add_412_OUT_cy [20])
  );
  XORCY   \picorv32/Madd_PWR_10_o_GND_2_o_add_412_OUT_xor<19>  (
    .CI(\picorv32/Madd_PWR_10_o_GND_2_o_add_412_OUT_cy [18]),
    .LI(\picorv32/_n1587<13>11_9048 ),
    .O(\picorv32/PWR_10_o_GND_2_o_add_412_OUT [19])
  );
  MUXCY   \picorv32/Madd_PWR_10_o_GND_2_o_add_412_OUT_cy<19>  (
    .CI(\picorv32/Madd_PWR_10_o_GND_2_o_add_412_OUT_cy [18]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/_n1587<13>11_9048 ),
    .O(\picorv32/Madd_PWR_10_o_GND_2_o_add_412_OUT_cy [19])
  );
  XORCY   \picorv32/Madd_PWR_10_o_GND_2_o_add_412_OUT_xor<18>  (
    .CI(\picorv32/Madd_PWR_10_o_GND_2_o_add_412_OUT_cy [17]),
    .LI(\picorv32/_n1587<14>11_10082 ),
    .O(\picorv32/PWR_10_o_GND_2_o_add_412_OUT [18])
  );
  MUXCY   \picorv32/Madd_PWR_10_o_GND_2_o_add_412_OUT_cy<18>  (
    .CI(\picorv32/Madd_PWR_10_o_GND_2_o_add_412_OUT_cy [17]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/_n1587<14>11_10082 ),
    .O(\picorv32/Madd_PWR_10_o_GND_2_o_add_412_OUT_cy [18])
  );
  XORCY   \picorv32/Madd_PWR_10_o_GND_2_o_add_412_OUT_xor<17>  (
    .CI(\picorv32/Madd_PWR_10_o_GND_2_o_add_412_OUT_cy [16]),
    .LI(\picorv32/_n1587<15>11_10083 ),
    .O(\picorv32/PWR_10_o_GND_2_o_add_412_OUT [17])
  );
  MUXCY   \picorv32/Madd_PWR_10_o_GND_2_o_add_412_OUT_cy<17>  (
    .CI(\picorv32/Madd_PWR_10_o_GND_2_o_add_412_OUT_cy [16]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/_n1587<15>11_10083 ),
    .O(\picorv32/Madd_PWR_10_o_GND_2_o_add_412_OUT_cy [17])
  );
  XORCY   \picorv32/Madd_PWR_10_o_GND_2_o_add_412_OUT_xor<16>  (
    .CI(\picorv32/Madd_PWR_10_o_GND_2_o_add_412_OUT_cy [15]),
    .LI(\picorv32/_n1587<16>11_10084 ),
    .O(\picorv32/PWR_10_o_GND_2_o_add_412_OUT [16])
  );
  MUXCY   \picorv32/Madd_PWR_10_o_GND_2_o_add_412_OUT_cy<16>  (
    .CI(\picorv32/Madd_PWR_10_o_GND_2_o_add_412_OUT_cy [15]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/_n1587<16>11_10084 ),
    .O(\picorv32/Madd_PWR_10_o_GND_2_o_add_412_OUT_cy [16])
  );
  XORCY   \picorv32/Madd_PWR_10_o_GND_2_o_add_412_OUT_xor<15>  (
    .CI(\picorv32/Madd_PWR_10_o_GND_2_o_add_412_OUT_cy [14]),
    .LI(\picorv32/_n1587<17>11_10085 ),
    .O(\picorv32/PWR_10_o_GND_2_o_add_412_OUT [15])
  );
  MUXCY   \picorv32/Madd_PWR_10_o_GND_2_o_add_412_OUT_cy<15>  (
    .CI(\picorv32/Madd_PWR_10_o_GND_2_o_add_412_OUT_cy [14]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/_n1587<17>11_10085 ),
    .O(\picorv32/Madd_PWR_10_o_GND_2_o_add_412_OUT_cy [15])
  );
  XORCY   \picorv32/Madd_PWR_10_o_GND_2_o_add_412_OUT_xor<14>  (
    .CI(\picorv32/Madd_PWR_10_o_GND_2_o_add_412_OUT_cy [13]),
    .LI(\picorv32/_n1587<18>11_10086 ),
    .O(\picorv32/PWR_10_o_GND_2_o_add_412_OUT [14])
  );
  MUXCY   \picorv32/Madd_PWR_10_o_GND_2_o_add_412_OUT_cy<14>  (
    .CI(\picorv32/Madd_PWR_10_o_GND_2_o_add_412_OUT_cy [13]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/_n1587<18>11_10086 ),
    .O(\picorv32/Madd_PWR_10_o_GND_2_o_add_412_OUT_cy [14])
  );
  XORCY   \picorv32/Madd_PWR_10_o_GND_2_o_add_412_OUT_xor<13>  (
    .CI(\picorv32/Madd_PWR_10_o_GND_2_o_add_412_OUT_cy [12]),
    .LI(\picorv32/_n1587<19>11_10087 ),
    .O(\picorv32/PWR_10_o_GND_2_o_add_412_OUT [13])
  );
  MUXCY   \picorv32/Madd_PWR_10_o_GND_2_o_add_412_OUT_cy<13>  (
    .CI(\picorv32/Madd_PWR_10_o_GND_2_o_add_412_OUT_cy [12]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/_n1587<19>11_10087 ),
    .O(\picorv32/Madd_PWR_10_o_GND_2_o_add_412_OUT_cy [13])
  );
  XORCY   \picorv32/Madd_PWR_10_o_GND_2_o_add_412_OUT_xor<12>  (
    .CI(\picorv32/Madd_PWR_10_o_GND_2_o_add_412_OUT_cy [11]),
    .LI(\picorv32/_n1587<20>11_10088 ),
    .O(\picorv32/PWR_10_o_GND_2_o_add_412_OUT [12])
  );
  MUXCY   \picorv32/Madd_PWR_10_o_GND_2_o_add_412_OUT_cy<12>  (
    .CI(\picorv32/Madd_PWR_10_o_GND_2_o_add_412_OUT_cy [11]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/_n1587<20>11_10088 ),
    .O(\picorv32/Madd_PWR_10_o_GND_2_o_add_412_OUT_cy [12])
  );
  XORCY   \picorv32/Madd_PWR_10_o_GND_2_o_add_412_OUT_xor<11>  (
    .CI(\picorv32/Madd_PWR_10_o_GND_2_o_add_412_OUT_cy [10]),
    .LI(\picorv32/_n1587<21>11_10089 ),
    .O(\picorv32/PWR_10_o_GND_2_o_add_412_OUT [11])
  );
  MUXCY   \picorv32/Madd_PWR_10_o_GND_2_o_add_412_OUT_cy<11>  (
    .CI(\picorv32/Madd_PWR_10_o_GND_2_o_add_412_OUT_cy [10]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/_n1587<21>11_10089 ),
    .O(\picorv32/Madd_PWR_10_o_GND_2_o_add_412_OUT_cy [11])
  );
  XORCY   \picorv32/Madd_PWR_10_o_GND_2_o_add_412_OUT_xor<10>  (
    .CI(\picorv32/Madd_PWR_10_o_GND_2_o_add_412_OUT_cy [9]),
    .LI(\picorv32/_n1587<22>11_10090 ),
    .O(\picorv32/PWR_10_o_GND_2_o_add_412_OUT [10])
  );
  MUXCY   \picorv32/Madd_PWR_10_o_GND_2_o_add_412_OUT_cy<10>  (
    .CI(\picorv32/Madd_PWR_10_o_GND_2_o_add_412_OUT_cy [9]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/_n1587<22>11_10090 ),
    .O(\picorv32/Madd_PWR_10_o_GND_2_o_add_412_OUT_cy [10])
  );
  XORCY   \picorv32/Madd_PWR_10_o_GND_2_o_add_412_OUT_xor<9>  (
    .CI(\picorv32/Madd_PWR_10_o_GND_2_o_add_412_OUT_cy [8]),
    .LI(\picorv32/_n1587<23>11_10091 ),
    .O(\picorv32/PWR_10_o_GND_2_o_add_412_OUT [9])
  );
  MUXCY   \picorv32/Madd_PWR_10_o_GND_2_o_add_412_OUT_cy<9>  (
    .CI(\picorv32/Madd_PWR_10_o_GND_2_o_add_412_OUT_cy [8]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/_n1587<23>11_10091 ),
    .O(\picorv32/Madd_PWR_10_o_GND_2_o_add_412_OUT_cy [9])
  );
  XORCY   \picorv32/Madd_PWR_10_o_GND_2_o_add_412_OUT_xor<8>  (
    .CI(\picorv32/Madd_PWR_10_o_GND_2_o_add_412_OUT_cy [7]),
    .LI(\picorv32/_n1587<24>11_10092 ),
    .O(\picorv32/PWR_10_o_GND_2_o_add_412_OUT [8])
  );
  MUXCY   \picorv32/Madd_PWR_10_o_GND_2_o_add_412_OUT_cy<8>  (
    .CI(\picorv32/Madd_PWR_10_o_GND_2_o_add_412_OUT_cy [7]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/_n1587<24>11_10092 ),
    .O(\picorv32/Madd_PWR_10_o_GND_2_o_add_412_OUT_cy [8])
  );
  XORCY   \picorv32/Madd_PWR_10_o_GND_2_o_add_412_OUT_xor<7>  (
    .CI(\picorv32/Madd_PWR_10_o_GND_2_o_add_412_OUT_cy [6]),
    .LI(\picorv32/_n1587<25>11_10093 ),
    .O(\picorv32/PWR_10_o_GND_2_o_add_412_OUT [7])
  );
  MUXCY   \picorv32/Madd_PWR_10_o_GND_2_o_add_412_OUT_cy<7>  (
    .CI(\picorv32/Madd_PWR_10_o_GND_2_o_add_412_OUT_cy [6]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/_n1587<25>11_10093 ),
    .O(\picorv32/Madd_PWR_10_o_GND_2_o_add_412_OUT_cy [7])
  );
  XORCY   \picorv32/Madd_PWR_10_o_GND_2_o_add_412_OUT_xor<6>  (
    .CI(\picorv32/Madd_PWR_10_o_GND_2_o_add_412_OUT_cy [5]),
    .LI(\picorv32/_n1587<26>11_10094 ),
    .O(\picorv32/PWR_10_o_GND_2_o_add_412_OUT [6])
  );
  MUXCY   \picorv32/Madd_PWR_10_o_GND_2_o_add_412_OUT_cy<6>  (
    .CI(\picorv32/Madd_PWR_10_o_GND_2_o_add_412_OUT_cy [5]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/_n1587<26>11_10094 ),
    .O(\picorv32/Madd_PWR_10_o_GND_2_o_add_412_OUT_cy [6])
  );
  XORCY   \picorv32/Madd_PWR_10_o_GND_2_o_add_412_OUT_xor<5>  (
    .CI(\picorv32/Madd_PWR_10_o_GND_2_o_add_412_OUT_cy [4]),
    .LI(\picorv32/_n1587<27>11_10095 ),
    .O(\picorv32/PWR_10_o_GND_2_o_add_412_OUT [5])
  );
  MUXCY   \picorv32/Madd_PWR_10_o_GND_2_o_add_412_OUT_cy<5>  (
    .CI(\picorv32/Madd_PWR_10_o_GND_2_o_add_412_OUT_cy [4]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/_n1587<27>11_10095 ),
    .O(\picorv32/Madd_PWR_10_o_GND_2_o_add_412_OUT_cy [5])
  );
  XORCY   \picorv32/Madd_PWR_10_o_GND_2_o_add_412_OUT_xor<4>  (
    .CI(\picorv32/Madd_PWR_10_o_GND_2_o_add_412_OUT_cy [3]),
    .LI(\picorv32/_n1587<28>1_9063 ),
    .O(\picorv32/PWR_10_o_GND_2_o_add_412_OUT [4])
  );
  MUXCY   \picorv32/Madd_PWR_10_o_GND_2_o_add_412_OUT_cy<4>  (
    .CI(\picorv32/Madd_PWR_10_o_GND_2_o_add_412_OUT_cy [3]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/_n1587<28>1_9063 ),
    .O(\picorv32/Madd_PWR_10_o_GND_2_o_add_412_OUT_cy [4])
  );
  XORCY   \picorv32/Madd_PWR_10_o_GND_2_o_add_412_OUT_xor<3>  (
    .CI(\picorv32/Madd_PWR_10_o_GND_2_o_add_412_OUT_cy [2]),
    .LI(\picorv32/_n1587<29>1_9064 ),
    .O(\picorv32/PWR_10_o_GND_2_o_add_412_OUT [3])
  );
  MUXCY   \picorv32/Madd_PWR_10_o_GND_2_o_add_412_OUT_cy<3>  (
    .CI(\picorv32/Madd_PWR_10_o_GND_2_o_add_412_OUT_cy [2]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/_n1587<29>1_9064 ),
    .O(\picorv32/Madd_PWR_10_o_GND_2_o_add_412_OUT_cy [3])
  );
  XORCY   \picorv32/Madd_PWR_10_o_GND_2_o_add_412_OUT_xor<2>  (
    .CI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .LI(\picorv32/Madd_PWR_10_o_GND_2_o_add_412_OUT_lut [2]),
    .O(\picorv32/PWR_10_o_GND_2_o_add_412_OUT [2])
  );
  MUXCY   \picorv32/Madd_PWR_10_o_GND_2_o_add_412_OUT_cy<2>  (
    .CI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(\picorv32/Madd_PWR_10_o_GND_2_o_add_412_OUT_lut [2]),
    .O(\picorv32/Madd_PWR_10_o_GND_2_o_add_412_OUT_cy [2])
  );
  XORCY   \picorv32/Maddsub_alu_add_sub_xor<31>  (
    .CI(\picorv32/Maddsub_alu_add_sub_cy [30]),
    .LI(\picorv32/Maddsub_alu_add_sub_lut [31]),
    .O(\picorv32/alu_add_sub [31])
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \picorv32/Maddsub_alu_add_sub_lut<31>  (
    .I0(\picorv32/reg_op1_31 ),
    .I1(\picorv32/reg_op2_31_6050 ),
    .I2(\picorv32/instr_sub_6311 ),
    .O(\picorv32/Maddsub_alu_add_sub_lut [31])
  );
  XORCY   \picorv32/Maddsub_alu_add_sub_xor<30>  (
    .CI(\picorv32/Maddsub_alu_add_sub_cy [29]),
    .LI(\picorv32/Maddsub_alu_add_sub_lut [30]),
    .O(\picorv32/alu_add_sub [30])
  );
  MUXCY   \picorv32/Maddsub_alu_add_sub_cy<30>  (
    .CI(\picorv32/Maddsub_alu_add_sub_cy [29]),
    .DI(\picorv32/reg_op1_30 ),
    .S(\picorv32/Maddsub_alu_add_sub_lut [30]),
    .O(\picorv32/Maddsub_alu_add_sub_cy [30])
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \picorv32/Maddsub_alu_add_sub_lut<30>  (
    .I0(\picorv32/reg_op1_30 ),
    .I1(\picorv32/reg_op2_30_6049 ),
    .I2(\picorv32/instr_sub_6311 ),
    .O(\picorv32/Maddsub_alu_add_sub_lut [30])
  );
  XORCY   \picorv32/Maddsub_alu_add_sub_xor<29>  (
    .CI(\picorv32/Maddsub_alu_add_sub_cy [28]),
    .LI(\picorv32/Maddsub_alu_add_sub_lut [29]),
    .O(\picorv32/alu_add_sub [29])
  );
  MUXCY   \picorv32/Maddsub_alu_add_sub_cy<29>  (
    .CI(\picorv32/Maddsub_alu_add_sub_cy [28]),
    .DI(\picorv32/reg_op1_29 ),
    .S(\picorv32/Maddsub_alu_add_sub_lut [29]),
    .O(\picorv32/Maddsub_alu_add_sub_cy [29])
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \picorv32/Maddsub_alu_add_sub_lut<29>  (
    .I0(\picorv32/reg_op1_29 ),
    .I1(\picorv32/reg_op2_29_6048 ),
    .I2(\picorv32/instr_sub_6311 ),
    .O(\picorv32/Maddsub_alu_add_sub_lut [29])
  );
  XORCY   \picorv32/Maddsub_alu_add_sub_xor<28>  (
    .CI(\picorv32/Maddsub_alu_add_sub_cy [27]),
    .LI(\picorv32/Maddsub_alu_add_sub_lut [28]),
    .O(\picorv32/alu_add_sub [28])
  );
  MUXCY   \picorv32/Maddsub_alu_add_sub_cy<28>  (
    .CI(\picorv32/Maddsub_alu_add_sub_cy [27]),
    .DI(\picorv32/reg_op1_28 ),
    .S(\picorv32/Maddsub_alu_add_sub_lut [28]),
    .O(\picorv32/Maddsub_alu_add_sub_cy [28])
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \picorv32/Maddsub_alu_add_sub_lut<28>  (
    .I0(\picorv32/reg_op1_28 ),
    .I1(\picorv32/reg_op2_28_6047 ),
    .I2(\picorv32/instr_sub_6311 ),
    .O(\picorv32/Maddsub_alu_add_sub_lut [28])
  );
  XORCY   \picorv32/Maddsub_alu_add_sub_xor<27>  (
    .CI(\picorv32/Maddsub_alu_add_sub_cy [26]),
    .LI(\picorv32/Maddsub_alu_add_sub_lut [27]),
    .O(\picorv32/alu_add_sub [27])
  );
  MUXCY   \picorv32/Maddsub_alu_add_sub_cy<27>  (
    .CI(\picorv32/Maddsub_alu_add_sub_cy [26]),
    .DI(\picorv32/reg_op1_27 ),
    .S(\picorv32/Maddsub_alu_add_sub_lut [27]),
    .O(\picorv32/Maddsub_alu_add_sub_cy [27])
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \picorv32/Maddsub_alu_add_sub_lut<27>  (
    .I0(\picorv32/reg_op1_27 ),
    .I1(\picorv32/reg_op2_27_6046 ),
    .I2(\picorv32/instr_sub_6311 ),
    .O(\picorv32/Maddsub_alu_add_sub_lut [27])
  );
  XORCY   \picorv32/Maddsub_alu_add_sub_xor<26>  (
    .CI(\picorv32/Maddsub_alu_add_sub_cy [25]),
    .LI(\picorv32/Maddsub_alu_add_sub_lut [26]),
    .O(\picorv32/alu_add_sub [26])
  );
  MUXCY   \picorv32/Maddsub_alu_add_sub_cy<26>  (
    .CI(\picorv32/Maddsub_alu_add_sub_cy [25]),
    .DI(\picorv32/reg_op1_26 ),
    .S(\picorv32/Maddsub_alu_add_sub_lut [26]),
    .O(\picorv32/Maddsub_alu_add_sub_cy [26])
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \picorv32/Maddsub_alu_add_sub_lut<26>  (
    .I0(\picorv32/reg_op1_26 ),
    .I1(\picorv32/reg_op2_26_6045 ),
    .I2(\picorv32/instr_sub_6311 ),
    .O(\picorv32/Maddsub_alu_add_sub_lut [26])
  );
  XORCY   \picorv32/Maddsub_alu_add_sub_xor<25>  (
    .CI(\picorv32/Maddsub_alu_add_sub_cy [24]),
    .LI(\picorv32/Maddsub_alu_add_sub_lut [25]),
    .O(\picorv32/alu_add_sub [25])
  );
  MUXCY   \picorv32/Maddsub_alu_add_sub_cy<25>  (
    .CI(\picorv32/Maddsub_alu_add_sub_cy [24]),
    .DI(\picorv32/reg_op1_25 ),
    .S(\picorv32/Maddsub_alu_add_sub_lut [25]),
    .O(\picorv32/Maddsub_alu_add_sub_cy [25])
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \picorv32/Maddsub_alu_add_sub_lut<25>  (
    .I0(\picorv32/reg_op1_25 ),
    .I1(\picorv32/reg_op2_25_6044 ),
    .I2(\picorv32/instr_sub_6311 ),
    .O(\picorv32/Maddsub_alu_add_sub_lut [25])
  );
  XORCY   \picorv32/Maddsub_alu_add_sub_xor<24>  (
    .CI(\picorv32/Maddsub_alu_add_sub_cy [23]),
    .LI(\picorv32/Maddsub_alu_add_sub_lut [24]),
    .O(\picorv32/alu_add_sub [24])
  );
  MUXCY   \picorv32/Maddsub_alu_add_sub_cy<24>  (
    .CI(\picorv32/Maddsub_alu_add_sub_cy [23]),
    .DI(\picorv32/reg_op1_24 ),
    .S(\picorv32/Maddsub_alu_add_sub_lut [24]),
    .O(\picorv32/Maddsub_alu_add_sub_cy [24])
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \picorv32/Maddsub_alu_add_sub_lut<24>  (
    .I0(\picorv32/reg_op1_24 ),
    .I1(\picorv32/reg_op2_24_6043 ),
    .I2(\picorv32/instr_sub_6311 ),
    .O(\picorv32/Maddsub_alu_add_sub_lut [24])
  );
  XORCY   \picorv32/Maddsub_alu_add_sub_xor<23>  (
    .CI(\picorv32/Maddsub_alu_add_sub_cy [22]),
    .LI(\picorv32/Maddsub_alu_add_sub_lut [23]),
    .O(\picorv32/alu_add_sub [23])
  );
  MUXCY   \picorv32/Maddsub_alu_add_sub_cy<23>  (
    .CI(\picorv32/Maddsub_alu_add_sub_cy [22]),
    .DI(\picorv32/reg_op1_23 ),
    .S(\picorv32/Maddsub_alu_add_sub_lut [23]),
    .O(\picorv32/Maddsub_alu_add_sub_cy [23])
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \picorv32/Maddsub_alu_add_sub_lut<23>  (
    .I0(\picorv32/reg_op1_23 ),
    .I1(\picorv32/reg_op2_23_6042 ),
    .I2(\picorv32/instr_sub_6311 ),
    .O(\picorv32/Maddsub_alu_add_sub_lut [23])
  );
  XORCY   \picorv32/Maddsub_alu_add_sub_xor<22>  (
    .CI(\picorv32/Maddsub_alu_add_sub_cy [21]),
    .LI(\picorv32/Maddsub_alu_add_sub_lut [22]),
    .O(\picorv32/alu_add_sub [22])
  );
  MUXCY   \picorv32/Maddsub_alu_add_sub_cy<22>  (
    .CI(\picorv32/Maddsub_alu_add_sub_cy [21]),
    .DI(\picorv32/reg_op1_22 ),
    .S(\picorv32/Maddsub_alu_add_sub_lut [22]),
    .O(\picorv32/Maddsub_alu_add_sub_cy [22])
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \picorv32/Maddsub_alu_add_sub_lut<22>  (
    .I0(\picorv32/reg_op1_22 ),
    .I1(\picorv32/reg_op2_22_6041 ),
    .I2(\picorv32/instr_sub_6311 ),
    .O(\picorv32/Maddsub_alu_add_sub_lut [22])
  );
  XORCY   \picorv32/Maddsub_alu_add_sub_xor<21>  (
    .CI(\picorv32/Maddsub_alu_add_sub_cy [20]),
    .LI(\picorv32/Maddsub_alu_add_sub_lut [21]),
    .O(\picorv32/alu_add_sub [21])
  );
  MUXCY   \picorv32/Maddsub_alu_add_sub_cy<21>  (
    .CI(\picorv32/Maddsub_alu_add_sub_cy [20]),
    .DI(\picorv32/reg_op1_21 ),
    .S(\picorv32/Maddsub_alu_add_sub_lut [21]),
    .O(\picorv32/Maddsub_alu_add_sub_cy [21])
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \picorv32/Maddsub_alu_add_sub_lut<21>  (
    .I0(\picorv32/reg_op1_21 ),
    .I1(\picorv32/reg_op2_21_6040 ),
    .I2(\picorv32/instr_sub_6311 ),
    .O(\picorv32/Maddsub_alu_add_sub_lut [21])
  );
  XORCY   \picorv32/Maddsub_alu_add_sub_xor<20>  (
    .CI(\picorv32/Maddsub_alu_add_sub_cy [19]),
    .LI(\picorv32/Maddsub_alu_add_sub_lut [20]),
    .O(\picorv32/alu_add_sub [20])
  );
  MUXCY   \picorv32/Maddsub_alu_add_sub_cy<20>  (
    .CI(\picorv32/Maddsub_alu_add_sub_cy [19]),
    .DI(\picorv32/reg_op1_20 ),
    .S(\picorv32/Maddsub_alu_add_sub_lut [20]),
    .O(\picorv32/Maddsub_alu_add_sub_cy [20])
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \picorv32/Maddsub_alu_add_sub_lut<20>  (
    .I0(\picorv32/reg_op1_20 ),
    .I1(\picorv32/reg_op2_20_6039 ),
    .I2(\picorv32/instr_sub_6311 ),
    .O(\picorv32/Maddsub_alu_add_sub_lut [20])
  );
  XORCY   \picorv32/Maddsub_alu_add_sub_xor<19>  (
    .CI(\picorv32/Maddsub_alu_add_sub_cy [18]),
    .LI(\picorv32/Maddsub_alu_add_sub_lut [19]),
    .O(\picorv32/alu_add_sub [19])
  );
  MUXCY   \picorv32/Maddsub_alu_add_sub_cy<19>  (
    .CI(\picorv32/Maddsub_alu_add_sub_cy [18]),
    .DI(\picorv32/reg_op1_19 ),
    .S(\picorv32/Maddsub_alu_add_sub_lut [19]),
    .O(\picorv32/Maddsub_alu_add_sub_cy [19])
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \picorv32/Maddsub_alu_add_sub_lut<19>  (
    .I0(\picorv32/reg_op1_19 ),
    .I1(\picorv32/reg_op2_19_6038 ),
    .I2(\picorv32/instr_sub_6311 ),
    .O(\picorv32/Maddsub_alu_add_sub_lut [19])
  );
  XORCY   \picorv32/Maddsub_alu_add_sub_xor<18>  (
    .CI(\picorv32/Maddsub_alu_add_sub_cy [17]),
    .LI(\picorv32/Maddsub_alu_add_sub_lut [18]),
    .O(\picorv32/alu_add_sub [18])
  );
  MUXCY   \picorv32/Maddsub_alu_add_sub_cy<18>  (
    .CI(\picorv32/Maddsub_alu_add_sub_cy [17]),
    .DI(\picorv32/reg_op1_18 ),
    .S(\picorv32/Maddsub_alu_add_sub_lut [18]),
    .O(\picorv32/Maddsub_alu_add_sub_cy [18])
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \picorv32/Maddsub_alu_add_sub_lut<18>  (
    .I0(\picorv32/reg_op1_18 ),
    .I1(\picorv32/reg_op2_18_6037 ),
    .I2(\picorv32/instr_sub_6311 ),
    .O(\picorv32/Maddsub_alu_add_sub_lut [18])
  );
  XORCY   \picorv32/Maddsub_alu_add_sub_xor<17>  (
    .CI(\picorv32/Maddsub_alu_add_sub_cy [16]),
    .LI(\picorv32/Maddsub_alu_add_sub_lut [17]),
    .O(\picorv32/alu_add_sub [17])
  );
  MUXCY   \picorv32/Maddsub_alu_add_sub_cy<17>  (
    .CI(\picorv32/Maddsub_alu_add_sub_cy [16]),
    .DI(\picorv32/reg_op1_17 ),
    .S(\picorv32/Maddsub_alu_add_sub_lut [17]),
    .O(\picorv32/Maddsub_alu_add_sub_cy [17])
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \picorv32/Maddsub_alu_add_sub_lut<17>  (
    .I0(\picorv32/reg_op1_17 ),
    .I1(\picorv32/reg_op2_17_6036 ),
    .I2(\picorv32/instr_sub_6311 ),
    .O(\picorv32/Maddsub_alu_add_sub_lut [17])
  );
  XORCY   \picorv32/Maddsub_alu_add_sub_xor<16>  (
    .CI(\picorv32/Maddsub_alu_add_sub_cy [15]),
    .LI(\picorv32/Maddsub_alu_add_sub_lut [16]),
    .O(\picorv32/alu_add_sub [16])
  );
  MUXCY   \picorv32/Maddsub_alu_add_sub_cy<16>  (
    .CI(\picorv32/Maddsub_alu_add_sub_cy [15]),
    .DI(\picorv32/reg_op1_16 ),
    .S(\picorv32/Maddsub_alu_add_sub_lut [16]),
    .O(\picorv32/Maddsub_alu_add_sub_cy [16])
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \picorv32/Maddsub_alu_add_sub_lut<16>  (
    .I0(\picorv32/reg_op1_16 ),
    .I1(\picorv32/reg_op2_16_6035 ),
    .I2(\picorv32/instr_sub_6311 ),
    .O(\picorv32/Maddsub_alu_add_sub_lut [16])
  );
  XORCY   \picorv32/Maddsub_alu_add_sub_xor<15>  (
    .CI(\picorv32/Maddsub_alu_add_sub_cy [14]),
    .LI(\picorv32/Maddsub_alu_add_sub_lut [15]),
    .O(\picorv32/alu_add_sub [15])
  );
  MUXCY   \picorv32/Maddsub_alu_add_sub_cy<15>  (
    .CI(\picorv32/Maddsub_alu_add_sub_cy [14]),
    .DI(\picorv32/reg_op1_15 ),
    .S(\picorv32/Maddsub_alu_add_sub_lut [15]),
    .O(\picorv32/Maddsub_alu_add_sub_cy [15])
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \picorv32/Maddsub_alu_add_sub_lut<15>  (
    .I0(\picorv32/reg_op1_15 ),
    .I1(\picorv32/reg_op2_15_6034 ),
    .I2(\picorv32/instr_sub_6311 ),
    .O(\picorv32/Maddsub_alu_add_sub_lut [15])
  );
  XORCY   \picorv32/Maddsub_alu_add_sub_xor<14>  (
    .CI(\picorv32/Maddsub_alu_add_sub_cy [13]),
    .LI(\picorv32/Maddsub_alu_add_sub_lut [14]),
    .O(\picorv32/alu_add_sub [14])
  );
  MUXCY   \picorv32/Maddsub_alu_add_sub_cy<14>  (
    .CI(\picorv32/Maddsub_alu_add_sub_cy [13]),
    .DI(\picorv32/reg_op1_14 ),
    .S(\picorv32/Maddsub_alu_add_sub_lut [14]),
    .O(\picorv32/Maddsub_alu_add_sub_cy [14])
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \picorv32/Maddsub_alu_add_sub_lut<14>  (
    .I0(\picorv32/reg_op1_14 ),
    .I1(\picorv32/reg_op2_14_6033 ),
    .I2(\picorv32/instr_sub_6311 ),
    .O(\picorv32/Maddsub_alu_add_sub_lut [14])
  );
  XORCY   \picorv32/Maddsub_alu_add_sub_xor<13>  (
    .CI(\picorv32/Maddsub_alu_add_sub_cy [12]),
    .LI(\picorv32/Maddsub_alu_add_sub_lut [13]),
    .O(\picorv32/alu_add_sub [13])
  );
  MUXCY   \picorv32/Maddsub_alu_add_sub_cy<13>  (
    .CI(\picorv32/Maddsub_alu_add_sub_cy [12]),
    .DI(\picorv32/reg_op1_13 ),
    .S(\picorv32/Maddsub_alu_add_sub_lut [13]),
    .O(\picorv32/Maddsub_alu_add_sub_cy [13])
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \picorv32/Maddsub_alu_add_sub_lut<13>  (
    .I0(\picorv32/reg_op1_13 ),
    .I1(\picorv32/reg_op2_13_6032 ),
    .I2(\picorv32/instr_sub_6311 ),
    .O(\picorv32/Maddsub_alu_add_sub_lut [13])
  );
  XORCY   \picorv32/Maddsub_alu_add_sub_xor<12>  (
    .CI(\picorv32/Maddsub_alu_add_sub_cy [11]),
    .LI(\picorv32/Maddsub_alu_add_sub_lut [12]),
    .O(\picorv32/alu_add_sub [12])
  );
  MUXCY   \picorv32/Maddsub_alu_add_sub_cy<12>  (
    .CI(\picorv32/Maddsub_alu_add_sub_cy [11]),
    .DI(\picorv32/reg_op1_12 ),
    .S(\picorv32/Maddsub_alu_add_sub_lut [12]),
    .O(\picorv32/Maddsub_alu_add_sub_cy [12])
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \picorv32/Maddsub_alu_add_sub_lut<12>  (
    .I0(\picorv32/reg_op1_12 ),
    .I1(\picorv32/reg_op2_12_6031 ),
    .I2(\picorv32/instr_sub_6311 ),
    .O(\picorv32/Maddsub_alu_add_sub_lut [12])
  );
  XORCY   \picorv32/Maddsub_alu_add_sub_xor<11>  (
    .CI(\picorv32/Maddsub_alu_add_sub_cy [10]),
    .LI(\picorv32/Maddsub_alu_add_sub_lut [11]),
    .O(\picorv32/alu_add_sub [11])
  );
  MUXCY   \picorv32/Maddsub_alu_add_sub_cy<11>  (
    .CI(\picorv32/Maddsub_alu_add_sub_cy [10]),
    .DI(\picorv32/reg_op1_11 ),
    .S(\picorv32/Maddsub_alu_add_sub_lut [11]),
    .O(\picorv32/Maddsub_alu_add_sub_cy [11])
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \picorv32/Maddsub_alu_add_sub_lut<11>  (
    .I0(\picorv32/reg_op1_11 ),
    .I1(\picorv32/reg_op2_11_6030 ),
    .I2(\picorv32/instr_sub_6311 ),
    .O(\picorv32/Maddsub_alu_add_sub_lut [11])
  );
  XORCY   \picorv32/Maddsub_alu_add_sub_xor<10>  (
    .CI(\picorv32/Maddsub_alu_add_sub_cy [9]),
    .LI(\picorv32/Maddsub_alu_add_sub_lut [10]),
    .O(\picorv32/alu_add_sub [10])
  );
  MUXCY   \picorv32/Maddsub_alu_add_sub_cy<10>  (
    .CI(\picorv32/Maddsub_alu_add_sub_cy [9]),
    .DI(\picorv32/reg_op1_10 ),
    .S(\picorv32/Maddsub_alu_add_sub_lut [10]),
    .O(\picorv32/Maddsub_alu_add_sub_cy [10])
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \picorv32/Maddsub_alu_add_sub_lut<10>  (
    .I0(\picorv32/reg_op1_10 ),
    .I1(\picorv32/reg_op2_10_6029 ),
    .I2(\picorv32/instr_sub_6311 ),
    .O(\picorv32/Maddsub_alu_add_sub_lut [10])
  );
  XORCY   \picorv32/Maddsub_alu_add_sub_xor<9>  (
    .CI(\picorv32/Maddsub_alu_add_sub_cy [8]),
    .LI(\picorv32/Maddsub_alu_add_sub_lut [9]),
    .O(\picorv32/alu_add_sub [9])
  );
  MUXCY   \picorv32/Maddsub_alu_add_sub_cy<9>  (
    .CI(\picorv32/Maddsub_alu_add_sub_cy [8]),
    .DI(\picorv32/reg_op1_9 ),
    .S(\picorv32/Maddsub_alu_add_sub_lut [9]),
    .O(\picorv32/Maddsub_alu_add_sub_cy [9])
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \picorv32/Maddsub_alu_add_sub_lut<9>  (
    .I0(\picorv32/reg_op1_9 ),
    .I1(\picorv32/reg_op2_9_6028 ),
    .I2(\picorv32/instr_sub_6311 ),
    .O(\picorv32/Maddsub_alu_add_sub_lut [9])
  );
  XORCY   \picorv32/Maddsub_alu_add_sub_xor<8>  (
    .CI(\picorv32/Maddsub_alu_add_sub_cy [7]),
    .LI(\picorv32/Maddsub_alu_add_sub_lut [8]),
    .O(\picorv32/alu_add_sub [8])
  );
  MUXCY   \picorv32/Maddsub_alu_add_sub_cy<8>  (
    .CI(\picorv32/Maddsub_alu_add_sub_cy [7]),
    .DI(\picorv32/reg_op1_8 ),
    .S(\picorv32/Maddsub_alu_add_sub_lut [8]),
    .O(\picorv32/Maddsub_alu_add_sub_cy [8])
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \picorv32/Maddsub_alu_add_sub_lut<8>  (
    .I0(\picorv32/reg_op1_8 ),
    .I1(\picorv32/reg_op2_8_6027 ),
    .I2(\picorv32/instr_sub_6311 ),
    .O(\picorv32/Maddsub_alu_add_sub_lut [8])
  );
  XORCY   \picorv32/Maddsub_alu_add_sub_xor<7>  (
    .CI(\picorv32/Maddsub_alu_add_sub_cy [6]),
    .LI(\picorv32/Maddsub_alu_add_sub_lut [7]),
    .O(\picorv32/alu_add_sub [7])
  );
  MUXCY   \picorv32/Maddsub_alu_add_sub_cy<7>  (
    .CI(\picorv32/Maddsub_alu_add_sub_cy [6]),
    .DI(\picorv32/reg_op1_7 ),
    .S(\picorv32/Maddsub_alu_add_sub_lut [7]),
    .O(\picorv32/Maddsub_alu_add_sub_cy [7])
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \picorv32/Maddsub_alu_add_sub_lut<7>  (
    .I0(\picorv32/reg_op1_7 ),
    .I1(\picorv32/reg_op2_7_5497 ),
    .I2(\picorv32/instr_sub_6311 ),
    .O(\picorv32/Maddsub_alu_add_sub_lut [7])
  );
  XORCY   \picorv32/Maddsub_alu_add_sub_xor<6>  (
    .CI(\picorv32/Maddsub_alu_add_sub_cy [5]),
    .LI(\picorv32/Maddsub_alu_add_sub_lut [6]),
    .O(\picorv32/alu_add_sub [6])
  );
  MUXCY   \picorv32/Maddsub_alu_add_sub_cy<6>  (
    .CI(\picorv32/Maddsub_alu_add_sub_cy [5]),
    .DI(\picorv32/reg_op1_6 ),
    .S(\picorv32/Maddsub_alu_add_sub_lut [6]),
    .O(\picorv32/Maddsub_alu_add_sub_cy [6])
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \picorv32/Maddsub_alu_add_sub_lut<6>  (
    .I0(\picorv32/reg_op1_6 ),
    .I1(\picorv32/reg_op2_6_5496 ),
    .I2(\picorv32/instr_sub_6311 ),
    .O(\picorv32/Maddsub_alu_add_sub_lut [6])
  );
  XORCY   \picorv32/Maddsub_alu_add_sub_xor<5>  (
    .CI(\picorv32/Maddsub_alu_add_sub_cy [4]),
    .LI(\picorv32/Maddsub_alu_add_sub_lut [5]),
    .O(\picorv32/alu_add_sub [5])
  );
  MUXCY   \picorv32/Maddsub_alu_add_sub_cy<5>  (
    .CI(\picorv32/Maddsub_alu_add_sub_cy [4]),
    .DI(\picorv32/reg_op1_5 ),
    .S(\picorv32/Maddsub_alu_add_sub_lut [5]),
    .O(\picorv32/Maddsub_alu_add_sub_cy [5])
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \picorv32/Maddsub_alu_add_sub_lut<5>  (
    .I0(\picorv32/reg_op1_5 ),
    .I1(\picorv32/reg_op2_5_5495 ),
    .I2(\picorv32/instr_sub_6311 ),
    .O(\picorv32/Maddsub_alu_add_sub_lut [5])
  );
  XORCY   \picorv32/Maddsub_alu_add_sub_xor<4>  (
    .CI(\picorv32/Maddsub_alu_add_sub_cy [3]),
    .LI(\picorv32/Maddsub_alu_add_sub_lut [4]),
    .O(\picorv32/alu_add_sub [4])
  );
  MUXCY   \picorv32/Maddsub_alu_add_sub_cy<4>  (
    .CI(\picorv32/Maddsub_alu_add_sub_cy [3]),
    .DI(\picorv32/reg_op1_4 ),
    .S(\picorv32/Maddsub_alu_add_sub_lut [4]),
    .O(\picorv32/Maddsub_alu_add_sub_cy [4])
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \picorv32/Maddsub_alu_add_sub_lut<4>  (
    .I0(\picorv32/reg_op1_4 ),
    .I1(\picorv32/reg_op2_4_5494 ),
    .I2(\picorv32/instr_sub_6311 ),
    .O(\picorv32/Maddsub_alu_add_sub_lut [4])
  );
  XORCY   \picorv32/Maddsub_alu_add_sub_xor<3>  (
    .CI(\picorv32/Maddsub_alu_add_sub_cy [2]),
    .LI(\picorv32/Maddsub_alu_add_sub_lut [3]),
    .O(\picorv32/alu_add_sub [3])
  );
  MUXCY   \picorv32/Maddsub_alu_add_sub_cy<3>  (
    .CI(\picorv32/Maddsub_alu_add_sub_cy [2]),
    .DI(\picorv32/reg_op1_3 ),
    .S(\picorv32/Maddsub_alu_add_sub_lut [3]),
    .O(\picorv32/Maddsub_alu_add_sub_cy [3])
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \picorv32/Maddsub_alu_add_sub_lut<3>  (
    .I0(\picorv32/reg_op1_3 ),
    .I1(\picorv32/reg_op2_3_5493 ),
    .I2(\picorv32/instr_sub_6311 ),
    .O(\picorv32/Maddsub_alu_add_sub_lut [3])
  );
  XORCY   \picorv32/Maddsub_alu_add_sub_xor<2>  (
    .CI(\picorv32/Maddsub_alu_add_sub_cy [1]),
    .LI(\picorv32/Maddsub_alu_add_sub_lut [2]),
    .O(\picorv32/alu_add_sub [2])
  );
  MUXCY   \picorv32/Maddsub_alu_add_sub_cy<2>  (
    .CI(\picorv32/Maddsub_alu_add_sub_cy [1]),
    .DI(\picorv32/reg_op1_2 ),
    .S(\picorv32/Maddsub_alu_add_sub_lut [2]),
    .O(\picorv32/Maddsub_alu_add_sub_cy [2])
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \picorv32/Maddsub_alu_add_sub_lut<2>  (
    .I0(\picorv32/reg_op1_2 ),
    .I1(\picorv32/reg_op2_2_5492 ),
    .I2(\picorv32/instr_sub_6311 ),
    .O(\picorv32/Maddsub_alu_add_sub_lut [2])
  );
  XORCY   \picorv32/Maddsub_alu_add_sub_xor<1>  (
    .CI(\picorv32/Maddsub_alu_add_sub_cy [0]),
    .LI(\picorv32/Maddsub_alu_add_sub_lut [1]),
    .O(\picorv32/alu_add_sub [1])
  );
  MUXCY   \picorv32/Maddsub_alu_add_sub_cy<1>  (
    .CI(\picorv32/Maddsub_alu_add_sub_cy [0]),
    .DI(\picorv32/reg_op1_1 ),
    .S(\picorv32/Maddsub_alu_add_sub_lut [1]),
    .O(\picorv32/Maddsub_alu_add_sub_cy [1])
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \picorv32/Maddsub_alu_add_sub_lut<1>  (
    .I0(\picorv32/reg_op1_1 ),
    .I1(\picorv32/reg_op2_1_5491 ),
    .I2(\picorv32/instr_sub_6311 ),
    .O(\picorv32/Maddsub_alu_add_sub_lut [1])
  );
  XORCY   \picorv32/Maddsub_alu_add_sub_xor<0>  (
    .CI(\picorv32/instr_sub_6311 ),
    .LI(\picorv32/Maddsub_alu_add_sub_lut [0]),
    .O(\picorv32/alu_add_sub [0])
  );
  MUXCY   \picorv32/Maddsub_alu_add_sub_cy<0>  (
    .CI(\picorv32/instr_sub_6311 ),
    .DI(\picorv32/reg_op1_0 ),
    .S(\picorv32/Maddsub_alu_add_sub_lut [0]),
    .O(\picorv32/Maddsub_alu_add_sub_cy [0])
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \picorv32/Maddsub_alu_add_sub_lut<0>  (
    .I0(\picorv32/reg_op1_0 ),
    .I1(\picorv32/reg_op2_0_5490 ),
    .I2(\picorv32/instr_sub_6311 ),
    .O(\picorv32/Maddsub_alu_add_sub_lut [0])
  );
  XORCY   \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_xor<31>  (
    .CI(N1873),
    .LI(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<31>_4875 ),
    .O(N1874)
  );
  XORCY   \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_xor<30>  (
    .CI(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<29>_4877 ),
    .LI(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<30>_4876 ),
    .O(N1872)
  );
  MUXCY   \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<30>  (
    .CI(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<29>_4877 ),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<30>_4876 ),
    .O(N1873)
  );
  XORCY   \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_xor<29>  (
    .CI(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<28>_4879 ),
    .LI(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<29>_4878 ),
    .O(N1871)
  );
  MUXCY   \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<29>  (
    .CI(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<28>_4879 ),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<29>_4878 ),
    .O(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<29>_4877 )
  );
  XORCY   \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_xor<28>  (
    .CI(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<27>_4881 ),
    .LI(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<28>_4880 ),
    .O(N1870)
  );
  MUXCY   \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<28>  (
    .CI(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<27>_4881 ),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<28>_4880 ),
    .O(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<28>_4879 )
  );
  XORCY   \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_xor<27>  (
    .CI(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<26>_4883 ),
    .LI(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<27>_4882 ),
    .O(N1869)
  );
  MUXCY   \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<27>  (
    .CI(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<26>_4883 ),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<27>_4882 ),
    .O(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<27>_4881 )
  );
  XORCY   \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_xor<26>  (
    .CI(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<25>_4885 ),
    .LI(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<26>_4884 ),
    .O(N1868)
  );
  MUXCY   \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<26>  (
    .CI(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<25>_4885 ),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<26>_4884 ),
    .O(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<26>_4883 )
  );
  XORCY   \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_xor<25>  (
    .CI(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<24>_4887 ),
    .LI(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<25>_4886 ),
    .O(N1867)
  );
  MUXCY   \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<25>  (
    .CI(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<24>_4887 ),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<25>_4886 ),
    .O(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<25>_4885 )
  );
  XORCY   \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_xor<24>  (
    .CI(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<23>_4889 ),
    .LI(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<24>_4888 ),
    .O(N1866)
  );
  MUXCY   \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<24>  (
    .CI(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<23>_4889 ),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<24>_4888 ),
    .O(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<24>_4887 )
  );
  XORCY   \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_xor<23>  (
    .CI(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<22>_4891 ),
    .LI(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<23>_4890 ),
    .O(N1865)
  );
  MUXCY   \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<23>  (
    .CI(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<22>_4891 ),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<23>_4890 ),
    .O(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<23>_4889 )
  );
  XORCY   \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_xor<22>  (
    .CI(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<21>_4893 ),
    .LI(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<22>_4892 ),
    .O(N1864)
  );
  MUXCY   \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<22>  (
    .CI(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<21>_4893 ),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<22>_4892 ),
    .O(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<22>_4891 )
  );
  XORCY   \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_xor<21>  (
    .CI(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<20>_4895 ),
    .LI(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<21>_4894 ),
    .O(N1863)
  );
  MUXCY   \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<21>  (
    .CI(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<20>_4895 ),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<21>_4894 ),
    .O(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<21>_4893 )
  );
  XORCY   \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_xor<20>  (
    .CI(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<19>_4897 ),
    .LI(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<20>_4896 ),
    .O(N1862)
  );
  MUXCY   \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<20>  (
    .CI(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<19>_4897 ),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<20>_4896 ),
    .O(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<20>_4895 )
  );
  XORCY   \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_xor<19>  (
    .CI(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<18>_4899 ),
    .LI(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<19>_4898 ),
    .O(N1861)
  );
  MUXCY   \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<19>  (
    .CI(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<18>_4899 ),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<19>_4898 ),
    .O(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<19>_4897 )
  );
  XORCY   \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_xor<18>  (
    .CI(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<17>_4901 ),
    .LI(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<18>_4900 ),
    .O(N1860)
  );
  MUXCY   \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<18>  (
    .CI(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<17>_4901 ),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<18>_4900 ),
    .O(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<18>_4899 )
  );
  XORCY   \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_xor<17>  (
    .CI(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<16>_4903 ),
    .LI(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<17>_4902 ),
    .O(N1859)
  );
  MUXCY   \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<17>  (
    .CI(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<16>_4903 ),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<17>_4902 ),
    .O(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<17>_4901 )
  );
  XORCY   \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_xor<16>  (
    .CI(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<15>_4905 ),
    .LI(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<16>_4904 ),
    .O(N1858)
  );
  MUXCY   \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<16>  (
    .CI(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<15>_4905 ),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<16>_4904 ),
    .O(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<16>_4903 )
  );
  XORCY   \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_xor<15>  (
    .CI(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<14>_4907 ),
    .LI(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<15>_4906 ),
    .O(N1857)
  );
  MUXCY   \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<15>  (
    .CI(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<14>_4907 ),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<15>_4906 ),
    .O(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<15>_4905 )
  );
  XORCY   \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_xor<14>  (
    .CI(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<13>_4909 ),
    .LI(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<14>_4908 ),
    .O(N1856)
  );
  MUXCY   \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<14>  (
    .CI(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<13>_4909 ),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<14>_4908 ),
    .O(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<14>_4907 )
  );
  XORCY   \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_xor<13>  (
    .CI(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<12>_4911 ),
    .LI(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<13>_4910 ),
    .O(N1855)
  );
  MUXCY   \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<13>  (
    .CI(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<12>_4911 ),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<13>_4910 ),
    .O(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<13>_4909 )
  );
  XORCY   \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_xor<12>  (
    .CI(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<11>_4913 ),
    .LI(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<12>_4912 ),
    .O(N1854)
  );
  MUXCY   \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<12>  (
    .CI(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<11>_4913 ),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<12>_4912 ),
    .O(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<12>_4911 )
  );
  XORCY   \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_xor<11>  (
    .CI(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<10>_4915 ),
    .LI(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<11>_4914 ),
    .O(N1853)
  );
  MUXCY   \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<11>  (
    .CI(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<10>_4915 ),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<11>_4914 ),
    .O(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<11>_4913 )
  );
  XORCY   \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_xor<10>  (
    .CI(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<9>_4917 ),
    .LI(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<10>_4916 ),
    .O(N1852)
  );
  MUXCY   \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<10>  (
    .CI(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<9>_4917 ),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<10>_4916 ),
    .O(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<10>_4915 )
  );
  XORCY   \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_xor<9>  (
    .CI(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<8>_4919 ),
    .LI(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<9>_4918 ),
    .O(N1851)
  );
  MUXCY   \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<9>  (
    .CI(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<8>_4919 ),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<9>_4918 ),
    .O(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<9>_4917 )
  );
  XORCY   \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_xor<8>  (
    .CI(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<7>_4921 ),
    .LI(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<8>_4920 ),
    .O(N1850)
  );
  MUXCY   \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<8>  (
    .CI(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<7>_4921 ),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<8>_4920 ),
    .O(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<8>_4919 )
  );
  XORCY   \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_xor<7>  (
    .CI(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<6>_4923 ),
    .LI(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<7>_4922 ),
    .O(N1849)
  );
  MUXCY   \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<7>  (
    .CI(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<6>_4923 ),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<7>_4922 ),
    .O(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<7>_4921 )
  );
  XORCY   \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_xor<6>  (
    .CI(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<5>_4925 ),
    .LI(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<6>_4924 ),
    .O(N1848)
  );
  MUXCY   \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<6>  (
    .CI(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<5>_4925 ),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<6>_4924 ),
    .O(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<6>_4923 )
  );
  XORCY   \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_xor<5>  (
    .CI(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<4>_4927 ),
    .LI(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<5>_4926 ),
    .O(N1847)
  );
  MUXCY   \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<5>  (
    .CI(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<4>_4927 ),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<5>_4926 ),
    .O(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<5>_4925 )
  );
  XORCY   \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_xor<4>  (
    .CI(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<3>_4929 ),
    .LI(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<4>_4928 ),
    .O(N1846)
  );
  MUXCY   \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<4>  (
    .CI(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<3>_4929 ),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<4>_4928 ),
    .O(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<4>_4927 )
  );
  XORCY   \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_xor<3>  (
    .CI(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<2>_4931 ),
    .LI(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<3>_4930 ),
    .O(N1845)
  );
  MUXCY   \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<3>  (
    .CI(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<2>_4931 ),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<3>_4930 ),
    .O(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<3>_4929 )
  );
  XORCY   \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_xor<2>  (
    .CI(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<1>_4933 ),
    .LI(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<2>_4932 ),
    .O(N1844)
  );
  MUXCY   \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<2>  (
    .CI(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<1>_4933 ),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<2>_4932 ),
    .O(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<2>_4931 )
  );
  XORCY   \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_xor<1>  (
    .CI(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<0>_4935 ),
    .LI(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<1>_4934 ),
    .O(N1843)
  );
  MUXCY   \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<1>  (
    .CI(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<0>_4935 ),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<1>_4934 ),
    .O(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<1>_4933 )
  );
  XORCY   \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_xor<0>  (
    .CI(basesoc_sdram_tccdcon_ready),
    .LI(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<0>_rt_9065 ),
    .O(N1842)
  );
  MUXCY   \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<0>  (
    .CI(basesoc_sdram_tccdcon_ready),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<0>_rt_9065 ),
    .O(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<0>_4935 )
  );
  XORCY   \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_xor<31>  (
    .CI(N1904),
    .LI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_xor<31>_rt_9098 ),
    .O(N1905)
  );
  XORCY   \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_xor<30>  (
    .CI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<29>_4936 ),
    .LI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<30>_rt_9066 ),
    .O(N1903)
  );
  MUXCY   \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<30>  (
    .CI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<29>_4936 ),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<30>_rt_9066 ),
    .O(N1904)
  );
  XORCY   \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_xor<29>  (
    .CI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<28>_4937 ),
    .LI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<29>_rt_9067 ),
    .O(N1902)
  );
  MUXCY   \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<29>  (
    .CI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<28>_4937 ),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<29>_rt_9067 ),
    .O(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<29>_4936 )
  );
  XORCY   \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_xor<28>  (
    .CI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<27>_4938 ),
    .LI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<28>_rt_9068 ),
    .O(N1901)
  );
  MUXCY   \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<28>  (
    .CI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<27>_4938 ),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<28>_rt_9068 ),
    .O(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<28>_4937 )
  );
  XORCY   \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_xor<27>  (
    .CI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<26>_4939 ),
    .LI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<27>_rt_9069 ),
    .O(N1900)
  );
  MUXCY   \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<27>  (
    .CI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<26>_4939 ),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<27>_rt_9069 ),
    .O(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<27>_4938 )
  );
  XORCY   \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_xor<26>  (
    .CI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<25>_4940 ),
    .LI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<26>_rt_9070 ),
    .O(N1899)
  );
  MUXCY   \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<26>  (
    .CI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<25>_4940 ),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<26>_rt_9070 ),
    .O(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<26>_4939 )
  );
  XORCY   \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_xor<25>  (
    .CI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<24>_4941 ),
    .LI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<25>_rt_9071 ),
    .O(N1898)
  );
  MUXCY   \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<25>  (
    .CI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<24>_4941 ),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<25>_rt_9071 ),
    .O(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<25>_4940 )
  );
  XORCY   \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_xor<24>  (
    .CI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<23>_4942 ),
    .LI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<24>_rt_9072 ),
    .O(N1897)
  );
  MUXCY   \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<24>  (
    .CI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<23>_4942 ),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<24>_rt_9072 ),
    .O(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<24>_4941 )
  );
  XORCY   \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_xor<23>  (
    .CI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<22>_4943 ),
    .LI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<23>_rt_9073 ),
    .O(N1896)
  );
  MUXCY   \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<23>  (
    .CI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<22>_4943 ),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<23>_rt_9073 ),
    .O(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<23>_4942 )
  );
  XORCY   \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_xor<22>  (
    .CI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<21>_4944 ),
    .LI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<22>_rt_9074 ),
    .O(N1895)
  );
  MUXCY   \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<22>  (
    .CI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<21>_4944 ),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<22>_rt_9074 ),
    .O(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<22>_4943 )
  );
  XORCY   \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_xor<21>  (
    .CI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<20>_4945 ),
    .LI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<21>_rt_9075 ),
    .O(N1894)
  );
  MUXCY   \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<21>  (
    .CI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<20>_4945 ),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<21>_rt_9075 ),
    .O(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<21>_4944 )
  );
  XORCY   \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_xor<20>  (
    .CI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<19>_4946 ),
    .LI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<20>_rt_9076 ),
    .O(N1893)
  );
  MUXCY   \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<20>  (
    .CI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<19>_4946 ),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<20>_rt_9076 ),
    .O(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<20>_4945 )
  );
  XORCY   \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_xor<19>  (
    .CI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<18>_4947 ),
    .LI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<19>_rt_9077 ),
    .O(N1892)
  );
  MUXCY   \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<19>  (
    .CI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<18>_4947 ),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<19>_rt_9077 ),
    .O(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<19>_4946 )
  );
  XORCY   \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_xor<18>  (
    .CI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<17>_4948 ),
    .LI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<18>_rt_9078 ),
    .O(N1891)
  );
  MUXCY   \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<18>  (
    .CI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<17>_4948 ),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<18>_rt_9078 ),
    .O(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<18>_4947 )
  );
  XORCY   \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_xor<17>  (
    .CI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<16>_4949 ),
    .LI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<17>_rt_9079 ),
    .O(N1890)
  );
  MUXCY   \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<17>  (
    .CI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<16>_4949 ),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<17>_rt_9079 ),
    .O(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<17>_4948 )
  );
  XORCY   \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_xor<16>  (
    .CI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<15>_4950 ),
    .LI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<16>_rt_9080 ),
    .O(N1889)
  );
  MUXCY   \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<16>  (
    .CI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<15>_4950 ),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<16>_rt_9080 ),
    .O(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<16>_4949 )
  );
  XORCY   \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_xor<15>  (
    .CI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<14>_4951 ),
    .LI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<15>_rt_9081 ),
    .O(N1888)
  );
  MUXCY   \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<15>  (
    .CI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<14>_4951 ),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<15>_rt_9081 ),
    .O(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<15>_4950 )
  );
  XORCY   \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_xor<14>  (
    .CI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<13>_4952 ),
    .LI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<14>_rt_9082 ),
    .O(N1887)
  );
  MUXCY   \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<14>  (
    .CI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<13>_4952 ),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<14>_rt_9082 ),
    .O(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<14>_4951 )
  );
  XORCY   \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_xor<13>  (
    .CI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<12>_4953 ),
    .LI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<13>_rt_9083 ),
    .O(N1886)
  );
  MUXCY   \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<13>  (
    .CI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<12>_4953 ),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<13>_rt_9083 ),
    .O(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<13>_4952 )
  );
  XORCY   \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_xor<12>  (
    .CI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<11>_4954 ),
    .LI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<12>_rt_9084 ),
    .O(N1885)
  );
  MUXCY   \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<12>  (
    .CI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<11>_4954 ),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<12>_rt_9084 ),
    .O(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<12>_4953 )
  );
  XORCY   \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_xor<11>  (
    .CI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<10>_4955 ),
    .LI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<11>_rt_9085 ),
    .O(N1884)
  );
  MUXCY   \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<11>  (
    .CI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<10>_4955 ),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<11>_rt_9085 ),
    .O(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<11>_4954 )
  );
  XORCY   \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_xor<10>  (
    .CI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<9>_4956 ),
    .LI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<10>_rt_9086 ),
    .O(N1883)
  );
  MUXCY   \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<10>  (
    .CI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<9>_4956 ),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<10>_rt_9086 ),
    .O(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<10>_4955 )
  );
  XORCY   \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_xor<9>  (
    .CI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<8>_4957 ),
    .LI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<9>_rt_9087 ),
    .O(N1882)
  );
  MUXCY   \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<9>  (
    .CI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<8>_4957 ),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<9>_rt_9087 ),
    .O(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<9>_4956 )
  );
  XORCY   \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_xor<8>  (
    .CI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<7>_4958 ),
    .LI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<8>_rt_9088 ),
    .O(N1881)
  );
  MUXCY   \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<8>  (
    .CI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<7>_4958 ),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<8>_rt_9088 ),
    .O(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<8>_4957 )
  );
  XORCY   \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_xor<7>  (
    .CI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<6>_4959 ),
    .LI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<7>_rt_9089 ),
    .O(N1880)
  );
  MUXCY   \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<7>  (
    .CI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<6>_4959 ),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<7>_rt_9089 ),
    .O(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<7>_4958 )
  );
  XORCY   \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_xor<6>  (
    .CI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<5>_4960 ),
    .LI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<6>_rt_9090 ),
    .O(N1879)
  );
  MUXCY   \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<6>  (
    .CI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<5>_4960 ),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<6>_rt_9090 ),
    .O(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<6>_4959 )
  );
  XORCY   \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_xor<5>  (
    .CI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<4>_4961 ),
    .LI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<5>_rt_9091 ),
    .O(N1878)
  );
  MUXCY   \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<5>  (
    .CI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<4>_4961 ),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<5>_rt_9091 ),
    .O(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<5>_4960 )
  );
  XORCY   \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_xor<4>  (
    .CI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<3>_4962 ),
    .LI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<4>_rt_9092 ),
    .O(N1877)
  );
  MUXCY   \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<4>  (
    .CI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<3>_4962 ),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<4>_rt_9092 ),
    .O(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<4>_4961 )
  );
  XORCY   \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_xor<3>  (
    .CI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<2>_4963 ),
    .LI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<3>_rt_9093 ),
    .O(N1876)
  );
  MUXCY   \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<3>  (
    .CI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<2>_4963 ),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<3>_rt_9093 ),
    .O(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<3>_4962 )
  );
  XORCY   \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_xor<2>  (
    .CI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .LI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_lut<2>_4964 ),
    .O(N1875)
  );
  MUXCY   \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<2>  (
    .CI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_lut<2>_4964 ),
    .O(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<2>_4963 )
  );
  XORCY   \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_xor<31>  (
    .CI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<30>_4966 ),
    .LI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<31>_4965 ),
    .O(\picorv32/reg_pc[31]_decoded_imm[31]_add_496_OUT<31> )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<31>  (
    .I0(\picorv32/reg_pc [31]),
    .I1(\picorv32/decoded_imm [31]),
    .O(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<31>_4965 )
  );
  XORCY   \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_xor<30>  (
    .CI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<29>_4968 ),
    .LI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<30>_4967 ),
    .O(\picorv32/reg_pc[31]_decoded_imm[31]_add_496_OUT<30> )
  );
  MUXCY   \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<30>  (
    .CI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<29>_4968 ),
    .DI(\picorv32/reg_pc [30]),
    .S(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<30>_4967 ),
    .O(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<30>_4966 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<30>  (
    .I0(\picorv32/reg_pc [30]),
    .I1(\picorv32/decoded_imm [30]),
    .O(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<30>_4967 )
  );
  XORCY   \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_xor<29>  (
    .CI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<28>_4970 ),
    .LI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<29>_4969 ),
    .O(\picorv32/reg_pc[31]_decoded_imm[31]_add_496_OUT<29> )
  );
  MUXCY   \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<29>  (
    .CI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<28>_4970 ),
    .DI(\picorv32/reg_pc [29]),
    .S(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<29>_4969 ),
    .O(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<29>_4968 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<29>  (
    .I0(\picorv32/reg_pc [29]),
    .I1(\picorv32/decoded_imm [29]),
    .O(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<29>_4969 )
  );
  XORCY   \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_xor<28>  (
    .CI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<27>_4972 ),
    .LI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<28>_4971 ),
    .O(\picorv32/reg_pc[31]_decoded_imm[31]_add_496_OUT<28> )
  );
  MUXCY   \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<28>  (
    .CI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<27>_4972 ),
    .DI(\picorv32/reg_pc [28]),
    .S(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<28>_4971 ),
    .O(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<28>_4970 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<28>  (
    .I0(\picorv32/reg_pc [28]),
    .I1(\picorv32/decoded_imm [28]),
    .O(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<28>_4971 )
  );
  XORCY   \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_xor<27>  (
    .CI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<26>_4974 ),
    .LI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<27>_4973 ),
    .O(\picorv32/reg_pc[31]_decoded_imm[31]_add_496_OUT<27> )
  );
  MUXCY   \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<27>  (
    .CI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<26>_4974 ),
    .DI(\picorv32/reg_pc [27]),
    .S(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<27>_4973 ),
    .O(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<27>_4972 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<27>  (
    .I0(\picorv32/reg_pc [27]),
    .I1(\picorv32/decoded_imm [27]),
    .O(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<27>_4973 )
  );
  XORCY   \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_xor<26>  (
    .CI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<25>_4976 ),
    .LI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<26>_4975 ),
    .O(\picorv32/reg_pc[31]_decoded_imm[31]_add_496_OUT<26> )
  );
  MUXCY   \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<26>  (
    .CI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<25>_4976 ),
    .DI(\picorv32/reg_pc [26]),
    .S(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<26>_4975 ),
    .O(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<26>_4974 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<26>  (
    .I0(\picorv32/reg_pc [26]),
    .I1(\picorv32/decoded_imm [26]),
    .O(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<26>_4975 )
  );
  XORCY   \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_xor<25>  (
    .CI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<24>_4978 ),
    .LI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<25>_4977 ),
    .O(\picorv32/reg_pc[31]_decoded_imm[31]_add_496_OUT<25> )
  );
  MUXCY   \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<25>  (
    .CI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<24>_4978 ),
    .DI(\picorv32/reg_pc [25]),
    .S(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<25>_4977 ),
    .O(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<25>_4976 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<25>  (
    .I0(\picorv32/reg_pc [25]),
    .I1(\picorv32/decoded_imm [25]),
    .O(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<25>_4977 )
  );
  XORCY   \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_xor<24>  (
    .CI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<23>_4980 ),
    .LI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<24>_4979 ),
    .O(\picorv32/reg_pc[31]_decoded_imm[31]_add_496_OUT<24> )
  );
  MUXCY   \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<24>  (
    .CI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<23>_4980 ),
    .DI(\picorv32/reg_pc [24]),
    .S(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<24>_4979 ),
    .O(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<24>_4978 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<24>  (
    .I0(\picorv32/reg_pc [24]),
    .I1(\picorv32/decoded_imm [24]),
    .O(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<24>_4979 )
  );
  XORCY   \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_xor<23>  (
    .CI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<22>_4982 ),
    .LI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<23>_4981 ),
    .O(\picorv32/reg_pc[31]_decoded_imm[31]_add_496_OUT<23> )
  );
  MUXCY   \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<23>  (
    .CI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<22>_4982 ),
    .DI(\picorv32/reg_pc [23]),
    .S(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<23>_4981 ),
    .O(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<23>_4980 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<23>  (
    .I0(\picorv32/reg_pc [23]),
    .I1(\picorv32/decoded_imm [23]),
    .O(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<23>_4981 )
  );
  XORCY   \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_xor<22>  (
    .CI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<21>_4984 ),
    .LI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<22>_4983 ),
    .O(\picorv32/reg_pc[31]_decoded_imm[31]_add_496_OUT<22> )
  );
  MUXCY   \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<22>  (
    .CI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<21>_4984 ),
    .DI(\picorv32/reg_pc [22]),
    .S(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<22>_4983 ),
    .O(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<22>_4982 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<22>  (
    .I0(\picorv32/reg_pc [22]),
    .I1(\picorv32/decoded_imm [22]),
    .O(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<22>_4983 )
  );
  XORCY   \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_xor<21>  (
    .CI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<20>_4986 ),
    .LI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<21>_4985 ),
    .O(\picorv32/reg_pc[31]_decoded_imm[31]_add_496_OUT<21> )
  );
  MUXCY   \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<21>  (
    .CI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<20>_4986 ),
    .DI(\picorv32/reg_pc [21]),
    .S(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<21>_4985 ),
    .O(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<21>_4984 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<21>  (
    .I0(\picorv32/reg_pc [21]),
    .I1(\picorv32/decoded_imm [21]),
    .O(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<21>_4985 )
  );
  XORCY   \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_xor<20>  (
    .CI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<19>_4988 ),
    .LI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<20>_4987 ),
    .O(\picorv32/reg_pc[31]_decoded_imm[31]_add_496_OUT<20> )
  );
  MUXCY   \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<20>  (
    .CI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<19>_4988 ),
    .DI(\picorv32/reg_pc [20]),
    .S(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<20>_4987 ),
    .O(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<20>_4986 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<20>  (
    .I0(\picorv32/reg_pc [20]),
    .I1(\picorv32/decoded_imm [20]),
    .O(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<20>_4987 )
  );
  XORCY   \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_xor<19>  (
    .CI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<18>_4990 ),
    .LI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<19>_4989 ),
    .O(\picorv32/reg_pc[31]_decoded_imm[31]_add_496_OUT<19> )
  );
  MUXCY   \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<19>  (
    .CI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<18>_4990 ),
    .DI(\picorv32/reg_pc [19]),
    .S(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<19>_4989 ),
    .O(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<19>_4988 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<19>  (
    .I0(\picorv32/reg_pc [19]),
    .I1(\picorv32/decoded_imm [19]),
    .O(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<19>_4989 )
  );
  XORCY   \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_xor<18>  (
    .CI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<17>_4992 ),
    .LI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<18>_4991 ),
    .O(\picorv32/reg_pc[31]_decoded_imm[31]_add_496_OUT<18> )
  );
  MUXCY   \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<18>  (
    .CI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<17>_4992 ),
    .DI(\picorv32/reg_pc [18]),
    .S(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<18>_4991 ),
    .O(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<18>_4990 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<18>  (
    .I0(\picorv32/reg_pc [18]),
    .I1(\picorv32/decoded_imm [18]),
    .O(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<18>_4991 )
  );
  XORCY   \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_xor<17>  (
    .CI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<16>_4994 ),
    .LI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<17>_4993 ),
    .O(\picorv32/reg_pc[31]_decoded_imm[31]_add_496_OUT<17> )
  );
  MUXCY   \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<17>  (
    .CI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<16>_4994 ),
    .DI(\picorv32/reg_pc [17]),
    .S(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<17>_4993 ),
    .O(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<17>_4992 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<17>  (
    .I0(\picorv32/reg_pc [17]),
    .I1(\picorv32/decoded_imm [17]),
    .O(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<17>_4993 )
  );
  XORCY   \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_xor<16>  (
    .CI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<15>_4996 ),
    .LI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<16>_4995 ),
    .O(\picorv32/reg_pc[31]_decoded_imm[31]_add_496_OUT<16> )
  );
  MUXCY   \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<16>  (
    .CI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<15>_4996 ),
    .DI(\picorv32/reg_pc [16]),
    .S(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<16>_4995 ),
    .O(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<16>_4994 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<16>  (
    .I0(\picorv32/reg_pc [16]),
    .I1(\picorv32/decoded_imm [16]),
    .O(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<16>_4995 )
  );
  XORCY   \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_xor<15>  (
    .CI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<14>_4998 ),
    .LI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<15>_4997 ),
    .O(\picorv32/reg_pc[31]_decoded_imm[31]_add_496_OUT<15> )
  );
  MUXCY   \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<15>  (
    .CI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<14>_4998 ),
    .DI(\picorv32/reg_pc [15]),
    .S(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<15>_4997 ),
    .O(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<15>_4996 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<15>  (
    .I0(\picorv32/reg_pc [15]),
    .I1(\picorv32/decoded_imm [15]),
    .O(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<15>_4997 )
  );
  XORCY   \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_xor<14>  (
    .CI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<13>_5000 ),
    .LI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<14>_4999 ),
    .O(\picorv32/reg_pc[31]_decoded_imm[31]_add_496_OUT<14> )
  );
  MUXCY   \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<14>  (
    .CI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<13>_5000 ),
    .DI(\picorv32/reg_pc [14]),
    .S(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<14>_4999 ),
    .O(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<14>_4998 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<14>  (
    .I0(\picorv32/reg_pc [14]),
    .I1(\picorv32/decoded_imm [14]),
    .O(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<14>_4999 )
  );
  XORCY   \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_xor<13>  (
    .CI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<12>_5002 ),
    .LI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<13>_5001 ),
    .O(\picorv32/reg_pc[31]_decoded_imm[31]_add_496_OUT<13> )
  );
  MUXCY   \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<13>  (
    .CI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<12>_5002 ),
    .DI(\picorv32/reg_pc [13]),
    .S(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<13>_5001 ),
    .O(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<13>_5000 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<13>  (
    .I0(\picorv32/reg_pc [13]),
    .I1(\picorv32/decoded_imm [13]),
    .O(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<13>_5001 )
  );
  XORCY   \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_xor<12>  (
    .CI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<11>_5004 ),
    .LI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<12>_5003 ),
    .O(\picorv32/reg_pc[31]_decoded_imm[31]_add_496_OUT<12> )
  );
  MUXCY   \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<12>  (
    .CI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<11>_5004 ),
    .DI(\picorv32/reg_pc [12]),
    .S(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<12>_5003 ),
    .O(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<12>_5002 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<12>  (
    .I0(\picorv32/reg_pc [12]),
    .I1(\picorv32/decoded_imm [12]),
    .O(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<12>_5003 )
  );
  XORCY   \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_xor<11>  (
    .CI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<10>_5006 ),
    .LI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<11>_5005 ),
    .O(\picorv32/reg_pc[31]_decoded_imm[31]_add_496_OUT<11> )
  );
  MUXCY   \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<11>  (
    .CI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<10>_5006 ),
    .DI(\picorv32/reg_pc [11]),
    .S(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<11>_5005 ),
    .O(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<11>_5004 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<11>  (
    .I0(\picorv32/reg_pc [11]),
    .I1(\picorv32/decoded_imm [11]),
    .O(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<11>_5005 )
  );
  XORCY   \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_xor<10>  (
    .CI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<9>_5008 ),
    .LI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<10>_5007 ),
    .O(\picorv32/reg_pc[31]_decoded_imm[31]_add_496_OUT<10> )
  );
  MUXCY   \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<10>  (
    .CI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<9>_5008 ),
    .DI(\picorv32/reg_pc [10]),
    .S(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<10>_5007 ),
    .O(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<10>_5006 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<10>  (
    .I0(\picorv32/reg_pc [10]),
    .I1(\picorv32/decoded_imm [10]),
    .O(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<10>_5007 )
  );
  XORCY   \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_xor<9>  (
    .CI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<8>_5010 ),
    .LI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<9>_5009 ),
    .O(\picorv32/reg_pc[31]_decoded_imm[31]_add_496_OUT<9> )
  );
  MUXCY   \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<9>  (
    .CI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<8>_5010 ),
    .DI(\picorv32/reg_pc [9]),
    .S(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<9>_5009 ),
    .O(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<9>_5008 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<9>  (
    .I0(\picorv32/reg_pc [9]),
    .I1(\picorv32/decoded_imm [9]),
    .O(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<9>_5009 )
  );
  XORCY   \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_xor<8>  (
    .CI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<7>_5012 ),
    .LI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<8>_5011 ),
    .O(\picorv32/reg_pc[31]_decoded_imm[31]_add_496_OUT<8> )
  );
  MUXCY   \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<8>  (
    .CI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<7>_5012 ),
    .DI(\picorv32/reg_pc [8]),
    .S(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<8>_5011 ),
    .O(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<8>_5010 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<8>  (
    .I0(\picorv32/reg_pc [8]),
    .I1(\picorv32/decoded_imm [8]),
    .O(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<8>_5011 )
  );
  XORCY   \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_xor<7>  (
    .CI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<6>_5014 ),
    .LI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<7>_5013 ),
    .O(\picorv32/reg_pc[31]_decoded_imm[31]_add_496_OUT<7> )
  );
  MUXCY   \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<7>  (
    .CI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<6>_5014 ),
    .DI(\picorv32/reg_pc [7]),
    .S(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<7>_5013 ),
    .O(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<7>_5012 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<7>  (
    .I0(\picorv32/reg_pc [7]),
    .I1(\picorv32/decoded_imm [7]),
    .O(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<7>_5013 )
  );
  XORCY   \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_xor<6>  (
    .CI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<5>_5016 ),
    .LI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<6>_5015 ),
    .O(\picorv32/reg_pc[31]_decoded_imm[31]_add_496_OUT<6> )
  );
  MUXCY   \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<6>  (
    .CI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<5>_5016 ),
    .DI(\picorv32/reg_pc [6]),
    .S(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<6>_5015 ),
    .O(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<6>_5014 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<6>  (
    .I0(\picorv32/reg_pc [6]),
    .I1(\picorv32/decoded_imm [6]),
    .O(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<6>_5015 )
  );
  XORCY   \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_xor<5>  (
    .CI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<4>_5018 ),
    .LI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<5>_5017 ),
    .O(\picorv32/reg_pc[31]_decoded_imm[31]_add_496_OUT<5> )
  );
  MUXCY   \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<5>  (
    .CI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<4>_5018 ),
    .DI(\picorv32/reg_pc [5]),
    .S(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<5>_5017 ),
    .O(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<5>_5016 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<5>  (
    .I0(\picorv32/reg_pc [5]),
    .I1(\picorv32/decoded_imm [5]),
    .O(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<5>_5017 )
  );
  XORCY   \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_xor<4>  (
    .CI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<3>_5020 ),
    .LI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<4>_5019 ),
    .O(\picorv32/reg_pc[31]_decoded_imm[31]_add_496_OUT<4> )
  );
  MUXCY   \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<4>  (
    .CI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<3>_5020 ),
    .DI(\picorv32/reg_pc [4]),
    .S(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<4>_5019 ),
    .O(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<4>_5018 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<4>  (
    .I0(\picorv32/reg_pc [4]),
    .I1(\picorv32/decoded_imm [4]),
    .O(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<4>_5019 )
  );
  XORCY   \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_xor<3>  (
    .CI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<2>_5022 ),
    .LI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<3>_5021 ),
    .O(\picorv32/reg_pc[31]_decoded_imm[31]_add_496_OUT<3> )
  );
  MUXCY   \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<3>  (
    .CI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<2>_5022 ),
    .DI(\picorv32/reg_pc [3]),
    .S(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<3>_5021 ),
    .O(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<3>_5020 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<3>  (
    .I0(\picorv32/reg_pc [3]),
    .I1(\picorv32/decoded_imm [3]),
    .O(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<3>_5021 )
  );
  XORCY   \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_xor<2>  (
    .CI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<1>_5024 ),
    .LI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<2>_5023 ),
    .O(\picorv32/reg_pc[31]_decoded_imm[31]_add_496_OUT<2> )
  );
  MUXCY   \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<2>  (
    .CI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<1>_5024 ),
    .DI(\picorv32/reg_pc [2]),
    .S(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<2>_5023 ),
    .O(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<2>_5022 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<2>  (
    .I0(\picorv32/reg_pc [2]),
    .I1(\picorv32/decoded_imm [2]),
    .O(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<2>_5023 )
  );
  XORCY   \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_xor<1>  (
    .CI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .LI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<1>_5025 ),
    .O(\picorv32/reg_pc[31]_decoded_imm[31]_add_496_OUT<1> )
  );
  MUXCY   \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<1>  (
    .CI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .DI(\picorv32/reg_pc [1]),
    .S(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<1>_5025 ),
    .O(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_cy<1>_5024 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<1>  (
    .I0(\picorv32/reg_pc [1]),
    .I1(\picorv32/decoded_imm [1]),
    .O(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_lut<1>_5025 )
  );
  XORCY   \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_xor<0>  (
    .CI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .LI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_xor<0>_rt_9099 ),
    .O(\picorv32/reg_pc[31]_decoded_imm[31]_add_496_OUT<0> )
  );
  XORCY   \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_xor<31>  (
    .CI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<30>_5028 ),
    .LI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<31>_5027 ),
    .O(\picorv32/reg_op1[31]_decoded_imm[31]_add_522_OUT<31> )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<31>  (
    .I0(\picorv32/reg_op1_31 ),
    .I1(\picorv32/decoded_imm [31]),
    .O(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<31>_5027 )
  );
  XORCY   \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_xor<30>  (
    .CI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<29>_5030 ),
    .LI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<30>_5029 ),
    .O(\picorv32/reg_op1[31]_decoded_imm[31]_add_522_OUT<30> )
  );
  MUXCY   \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<30>  (
    .CI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<29>_5030 ),
    .DI(\picorv32/reg_op1_30 ),
    .S(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<30>_5029 ),
    .O(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<30>_5028 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<30>  (
    .I0(\picorv32/reg_op1_30 ),
    .I1(\picorv32/decoded_imm [30]),
    .O(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<30>_5029 )
  );
  XORCY   \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_xor<29>  (
    .CI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<28>_5032 ),
    .LI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<29>_5031 ),
    .O(\picorv32/reg_op1[31]_decoded_imm[31]_add_522_OUT<29> )
  );
  MUXCY   \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<29>  (
    .CI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<28>_5032 ),
    .DI(\picorv32/reg_op1_29 ),
    .S(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<29>_5031 ),
    .O(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<29>_5030 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<29>  (
    .I0(\picorv32/reg_op1_29 ),
    .I1(\picorv32/decoded_imm [29]),
    .O(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<29>_5031 )
  );
  XORCY   \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_xor<28>  (
    .CI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<27>_5034 ),
    .LI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<28>_5033 ),
    .O(\picorv32/reg_op1[31]_decoded_imm[31]_add_522_OUT<28> )
  );
  MUXCY   \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<28>  (
    .CI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<27>_5034 ),
    .DI(\picorv32/reg_op1_28 ),
    .S(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<28>_5033 ),
    .O(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<28>_5032 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<28>  (
    .I0(\picorv32/reg_op1_28 ),
    .I1(\picorv32/decoded_imm [28]),
    .O(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<28>_5033 )
  );
  XORCY   \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_xor<27>  (
    .CI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<26>_5036 ),
    .LI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<27>_5035 ),
    .O(\picorv32/reg_op1[31]_decoded_imm[31]_add_522_OUT<27> )
  );
  MUXCY   \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<27>  (
    .CI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<26>_5036 ),
    .DI(\picorv32/reg_op1_27 ),
    .S(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<27>_5035 ),
    .O(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<27>_5034 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<27>  (
    .I0(\picorv32/reg_op1_27 ),
    .I1(\picorv32/decoded_imm [27]),
    .O(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<27>_5035 )
  );
  XORCY   \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_xor<26>  (
    .CI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<25>_5038 ),
    .LI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<26>_5037 ),
    .O(\picorv32/reg_op1[31]_decoded_imm[31]_add_522_OUT<26> )
  );
  MUXCY   \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<26>  (
    .CI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<25>_5038 ),
    .DI(\picorv32/reg_op1_26 ),
    .S(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<26>_5037 ),
    .O(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<26>_5036 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<26>  (
    .I0(\picorv32/reg_op1_26 ),
    .I1(\picorv32/decoded_imm [26]),
    .O(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<26>_5037 )
  );
  XORCY   \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_xor<25>  (
    .CI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<24>_5040 ),
    .LI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<25>_5039 ),
    .O(\picorv32/reg_op1[31]_decoded_imm[31]_add_522_OUT<25> )
  );
  MUXCY   \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<25>  (
    .CI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<24>_5040 ),
    .DI(\picorv32/reg_op1_25 ),
    .S(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<25>_5039 ),
    .O(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<25>_5038 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<25>  (
    .I0(\picorv32/reg_op1_25 ),
    .I1(\picorv32/decoded_imm [25]),
    .O(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<25>_5039 )
  );
  XORCY   \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_xor<24>  (
    .CI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<23>_5042 ),
    .LI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<24>_5041 ),
    .O(\picorv32/reg_op1[31]_decoded_imm[31]_add_522_OUT<24> )
  );
  MUXCY   \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<24>  (
    .CI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<23>_5042 ),
    .DI(\picorv32/reg_op1_24 ),
    .S(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<24>_5041 ),
    .O(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<24>_5040 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<24>  (
    .I0(\picorv32/reg_op1_24 ),
    .I1(\picorv32/decoded_imm [24]),
    .O(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<24>_5041 )
  );
  XORCY   \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_xor<23>  (
    .CI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<22>_5044 ),
    .LI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<23>_5043 ),
    .O(\picorv32/reg_op1[31]_decoded_imm[31]_add_522_OUT<23> )
  );
  MUXCY   \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<23>  (
    .CI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<22>_5044 ),
    .DI(\picorv32/reg_op1_23 ),
    .S(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<23>_5043 ),
    .O(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<23>_5042 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<23>  (
    .I0(\picorv32/reg_op1_23 ),
    .I1(\picorv32/decoded_imm [23]),
    .O(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<23>_5043 )
  );
  XORCY   \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_xor<22>  (
    .CI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<21>_5046 ),
    .LI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<22>_5045 ),
    .O(\picorv32/reg_op1[31]_decoded_imm[31]_add_522_OUT<22> )
  );
  MUXCY   \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<22>  (
    .CI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<21>_5046 ),
    .DI(\picorv32/reg_op1_22 ),
    .S(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<22>_5045 ),
    .O(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<22>_5044 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<22>  (
    .I0(\picorv32/reg_op1_22 ),
    .I1(\picorv32/decoded_imm [22]),
    .O(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<22>_5045 )
  );
  XORCY   \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_xor<21>  (
    .CI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<20>_5048 ),
    .LI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<21>_5047 ),
    .O(\picorv32/reg_op1[31]_decoded_imm[31]_add_522_OUT<21> )
  );
  MUXCY   \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<21>  (
    .CI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<20>_5048 ),
    .DI(\picorv32/reg_op1_21 ),
    .S(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<21>_5047 ),
    .O(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<21>_5046 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<21>  (
    .I0(\picorv32/reg_op1_21 ),
    .I1(\picorv32/decoded_imm [21]),
    .O(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<21>_5047 )
  );
  XORCY   \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_xor<20>  (
    .CI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<19>_5050 ),
    .LI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<20>_5049 ),
    .O(\picorv32/reg_op1[31]_decoded_imm[31]_add_522_OUT<20> )
  );
  MUXCY   \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<20>  (
    .CI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<19>_5050 ),
    .DI(\picorv32/reg_op1_20 ),
    .S(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<20>_5049 ),
    .O(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<20>_5048 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<20>  (
    .I0(\picorv32/reg_op1_20 ),
    .I1(\picorv32/decoded_imm [20]),
    .O(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<20>_5049 )
  );
  XORCY   \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_xor<19>  (
    .CI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<18>_5052 ),
    .LI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<19>_5051 ),
    .O(\picorv32/reg_op1[31]_decoded_imm[31]_add_522_OUT<19> )
  );
  MUXCY   \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<19>  (
    .CI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<18>_5052 ),
    .DI(\picorv32/reg_op1_19 ),
    .S(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<19>_5051 ),
    .O(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<19>_5050 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<19>  (
    .I0(\picorv32/reg_op1_19 ),
    .I1(\picorv32/decoded_imm [19]),
    .O(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<19>_5051 )
  );
  XORCY   \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_xor<18>  (
    .CI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<17>_5054 ),
    .LI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<18>_5053 ),
    .O(\picorv32/reg_op1[31]_decoded_imm[31]_add_522_OUT<18> )
  );
  MUXCY   \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<18>  (
    .CI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<17>_5054 ),
    .DI(\picorv32/reg_op1_18 ),
    .S(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<18>_5053 ),
    .O(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<18>_5052 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<18>  (
    .I0(\picorv32/reg_op1_18 ),
    .I1(\picorv32/decoded_imm [18]),
    .O(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<18>_5053 )
  );
  XORCY   \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_xor<17>  (
    .CI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<16>_5056 ),
    .LI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<17>_5055 ),
    .O(\picorv32/reg_op1[31]_decoded_imm[31]_add_522_OUT<17> )
  );
  MUXCY   \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<17>  (
    .CI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<16>_5056 ),
    .DI(\picorv32/reg_op1_17 ),
    .S(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<17>_5055 ),
    .O(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<17>_5054 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<17>  (
    .I0(\picorv32/reg_op1_17 ),
    .I1(\picorv32/decoded_imm [17]),
    .O(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<17>_5055 )
  );
  XORCY   \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_xor<16>  (
    .CI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<15>_5058 ),
    .LI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<16>_5057 ),
    .O(\picorv32/reg_op1[31]_decoded_imm[31]_add_522_OUT<16> )
  );
  MUXCY   \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<16>  (
    .CI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<15>_5058 ),
    .DI(\picorv32/reg_op1_16 ),
    .S(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<16>_5057 ),
    .O(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<16>_5056 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<16>  (
    .I0(\picorv32/reg_op1_16 ),
    .I1(\picorv32/decoded_imm [16]),
    .O(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<16>_5057 )
  );
  XORCY   \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_xor<15>  (
    .CI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<14>_5060 ),
    .LI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<15>_5059 ),
    .O(\picorv32/reg_op1[31]_decoded_imm[31]_add_522_OUT<15> )
  );
  MUXCY   \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<15>  (
    .CI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<14>_5060 ),
    .DI(\picorv32/reg_op1_15 ),
    .S(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<15>_5059 ),
    .O(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<15>_5058 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<15>  (
    .I0(\picorv32/reg_op1_15 ),
    .I1(\picorv32/decoded_imm [15]),
    .O(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<15>_5059 )
  );
  XORCY   \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_xor<14>  (
    .CI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<13>_5062 ),
    .LI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<14>_5061 ),
    .O(\picorv32/reg_op1[31]_decoded_imm[31]_add_522_OUT<14> )
  );
  MUXCY   \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<14>  (
    .CI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<13>_5062 ),
    .DI(\picorv32/reg_op1_14 ),
    .S(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<14>_5061 ),
    .O(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<14>_5060 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<14>  (
    .I0(\picorv32/reg_op1_14 ),
    .I1(\picorv32/decoded_imm [14]),
    .O(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<14>_5061 )
  );
  XORCY   \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_xor<13>  (
    .CI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<12>_5064 ),
    .LI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<13>_5063 ),
    .O(\picorv32/reg_op1[31]_decoded_imm[31]_add_522_OUT<13> )
  );
  MUXCY   \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<13>  (
    .CI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<12>_5064 ),
    .DI(\picorv32/reg_op1_13 ),
    .S(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<13>_5063 ),
    .O(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<13>_5062 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<13>  (
    .I0(\picorv32/reg_op1_13 ),
    .I1(\picorv32/decoded_imm [13]),
    .O(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<13>_5063 )
  );
  XORCY   \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_xor<12>  (
    .CI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<11>_5066 ),
    .LI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<12>_5065 ),
    .O(\picorv32/reg_op1[31]_decoded_imm[31]_add_522_OUT<12> )
  );
  MUXCY   \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<12>  (
    .CI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<11>_5066 ),
    .DI(\picorv32/reg_op1_12 ),
    .S(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<12>_5065 ),
    .O(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<12>_5064 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<12>  (
    .I0(\picorv32/reg_op1_12 ),
    .I1(\picorv32/decoded_imm [12]),
    .O(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<12>_5065 )
  );
  XORCY   \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_xor<11>  (
    .CI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<10>_5068 ),
    .LI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<11>_5067 ),
    .O(\picorv32/reg_op1[31]_decoded_imm[31]_add_522_OUT<11> )
  );
  MUXCY   \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<11>  (
    .CI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<10>_5068 ),
    .DI(\picorv32/reg_op1_11 ),
    .S(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<11>_5067 ),
    .O(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<11>_5066 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<11>  (
    .I0(\picorv32/reg_op1_11 ),
    .I1(\picorv32/decoded_imm [11]),
    .O(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<11>_5067 )
  );
  XORCY   \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_xor<10>  (
    .CI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<9>_5070 ),
    .LI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<10>_5069 ),
    .O(\picorv32/reg_op1[31]_decoded_imm[31]_add_522_OUT<10> )
  );
  MUXCY   \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<10>  (
    .CI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<9>_5070 ),
    .DI(\picorv32/reg_op1_10 ),
    .S(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<10>_5069 ),
    .O(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<10>_5068 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<10>  (
    .I0(\picorv32/reg_op1_10 ),
    .I1(\picorv32/decoded_imm [10]),
    .O(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<10>_5069 )
  );
  XORCY   \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_xor<9>  (
    .CI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<8>_5072 ),
    .LI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<9>_5071 ),
    .O(\picorv32/reg_op1[31]_decoded_imm[31]_add_522_OUT<9> )
  );
  MUXCY   \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<9>  (
    .CI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<8>_5072 ),
    .DI(\picorv32/reg_op1_9 ),
    .S(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<9>_5071 ),
    .O(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<9>_5070 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<9>  (
    .I0(\picorv32/reg_op1_9 ),
    .I1(\picorv32/decoded_imm [9]),
    .O(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<9>_5071 )
  );
  XORCY   \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_xor<8>  (
    .CI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<7>_5074 ),
    .LI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<8>_5073 ),
    .O(\picorv32/reg_op1[31]_decoded_imm[31]_add_522_OUT<8> )
  );
  MUXCY   \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<8>  (
    .CI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<7>_5074 ),
    .DI(\picorv32/reg_op1_8 ),
    .S(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<8>_5073 ),
    .O(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<8>_5072 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<8>  (
    .I0(\picorv32/reg_op1_8 ),
    .I1(\picorv32/decoded_imm [8]),
    .O(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<8>_5073 )
  );
  XORCY   \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_xor<7>  (
    .CI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<6>_5076 ),
    .LI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<7>_5075 ),
    .O(\picorv32/reg_op1[31]_decoded_imm[31]_add_522_OUT<7> )
  );
  MUXCY   \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<7>  (
    .CI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<6>_5076 ),
    .DI(\picorv32/reg_op1_7 ),
    .S(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<7>_5075 ),
    .O(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<7>_5074 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<7>  (
    .I0(\picorv32/reg_op1_7 ),
    .I1(\picorv32/decoded_imm [7]),
    .O(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<7>_5075 )
  );
  XORCY   \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_xor<6>  (
    .CI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<5>_5078 ),
    .LI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<6>_5077 ),
    .O(\picorv32/reg_op1[31]_decoded_imm[31]_add_522_OUT<6> )
  );
  MUXCY   \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<6>  (
    .CI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<5>_5078 ),
    .DI(\picorv32/reg_op1_6 ),
    .S(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<6>_5077 ),
    .O(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<6>_5076 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<6>  (
    .I0(\picorv32/reg_op1_6 ),
    .I1(\picorv32/decoded_imm [6]),
    .O(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<6>_5077 )
  );
  XORCY   \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_xor<5>  (
    .CI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<4>_5080 ),
    .LI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<5>_5079 ),
    .O(\picorv32/reg_op1[31]_decoded_imm[31]_add_522_OUT<5> )
  );
  MUXCY   \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<5>  (
    .CI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<4>_5080 ),
    .DI(\picorv32/reg_op1_5 ),
    .S(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<5>_5079 ),
    .O(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<5>_5078 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<5>  (
    .I0(\picorv32/reg_op1_5 ),
    .I1(\picorv32/decoded_imm [5]),
    .O(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<5>_5079 )
  );
  XORCY   \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_xor<4>  (
    .CI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<3>_5082 ),
    .LI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<4>_5081 ),
    .O(\picorv32/reg_op1[31]_decoded_imm[31]_add_522_OUT<4> )
  );
  MUXCY   \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<4>  (
    .CI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<3>_5082 ),
    .DI(\picorv32/reg_op1_4 ),
    .S(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<4>_5081 ),
    .O(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<4>_5080 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<4>  (
    .I0(\picorv32/reg_op1_4 ),
    .I1(\picorv32/decoded_imm [4]),
    .O(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<4>_5081 )
  );
  XORCY   \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_xor<3>  (
    .CI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<2>_5084 ),
    .LI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<3>_5083 ),
    .O(\picorv32/reg_op1[31]_decoded_imm[31]_add_522_OUT<3> )
  );
  MUXCY   \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<3>  (
    .CI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<2>_5084 ),
    .DI(\picorv32/reg_op1_3 ),
    .S(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<3>_5083 ),
    .O(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<3>_5082 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<3>  (
    .I0(\picorv32/reg_op1_3 ),
    .I1(\picorv32/decoded_imm [3]),
    .O(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<3>_5083 )
  );
  XORCY   \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_xor<2>  (
    .CI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<1>_5086 ),
    .LI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<2>_5085 ),
    .O(\picorv32/reg_op1[31]_decoded_imm[31]_add_522_OUT<2> )
  );
  MUXCY   \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<2>  (
    .CI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<1>_5086 ),
    .DI(\picorv32/reg_op1_2 ),
    .S(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<2>_5085 ),
    .O(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<2>_5084 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<2>  (
    .I0(\picorv32/reg_op1_2 ),
    .I1(\picorv32/decoded_imm [2]),
    .O(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<2>_5085 )
  );
  XORCY   \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_xor<1>  (
    .CI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<0>_5088 ),
    .LI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<1>_5087 ),
    .O(\picorv32/reg_op1[31]_decoded_imm[31]_add_522_OUT<1> )
  );
  MUXCY   \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<1>  (
    .CI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<0>_5088 ),
    .DI(\picorv32/reg_op1_1 ),
    .S(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<1>_5087 ),
    .O(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<1>_5086 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<1>  (
    .I0(\picorv32/reg_op1_1 ),
    .I1(\picorv32/decoded_imm [1]),
    .O(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<1>_5087 )
  );
  XORCY   \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_xor<0>  (
    .CI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .LI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<0>_5089 ),
    .O(\picorv32/reg_op1[31]_decoded_imm[31]_add_522_OUT<0> )
  );
  MUXCY   \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<0>  (
    .CI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .DI(\picorv32/reg_op1_0 ),
    .S(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<0>_5089 ),
    .O(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_cy<0>_5088 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<0>  (
    .I0(\picorv32/reg_op1_0 ),
    .I1(\picorv32/decoded_imm [0]),
    .O(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_522_OUT_lut<0>_5089 )
  );
  XORCY   \picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_xor<31>  (
    .CI(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_cy<30>_5091 ),
    .LI(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_lut<31>_5090 ),
    .O(\picorv32/PWR_10_o_decoded_imm_uj[31]_add_414_OUT<31> )
  );
  XORCY   \picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_xor<30>  (
    .CI(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_cy<29>_5093 ),
    .LI(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_lut<30>_5092 ),
    .O(\picorv32/PWR_10_o_decoded_imm_uj[31]_add_414_OUT<30> )
  );
  MUXCY   \picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_cy<30>  (
    .CI(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_cy<29>_5093 ),
    .DI(\picorv32/decoded_imm_uj [20]),
    .S(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_lut<30>_5092 ),
    .O(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_cy<30>_5091 )
  );
  XORCY   \picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_xor<29>  (
    .CI(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_cy<28>_5095 ),
    .LI(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_lut<29>_5094 ),
    .O(\picorv32/PWR_10_o_decoded_imm_uj[31]_add_414_OUT<29> )
  );
  MUXCY   \picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_cy<29>  (
    .CI(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_cy<28>_5095 ),
    .DI(\picorv32/decoded_imm_uj [20]),
    .S(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_lut<29>_5094 ),
    .O(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_cy<29>_5093 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_lut<29>  (
    .I0(\picorv32/_n1587[3] ),
    .I1(\picorv32/decoded_imm_uj [20]),
    .O(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_lut<29>_5094 )
  );
  XORCY   \picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_xor<28>  (
    .CI(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_cy<27>_5097 ),
    .LI(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_lut<28>_5096 ),
    .O(\picorv32/PWR_10_o_decoded_imm_uj[31]_add_414_OUT<28> )
  );
  MUXCY   \picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_cy<28>  (
    .CI(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_cy<27>_5097 ),
    .DI(\picorv32/decoded_imm_uj [20]),
    .S(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_lut<28>_5096 ),
    .O(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_cy<28>_5095 )
  );
  XORCY   \picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_xor<27>  (
    .CI(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_cy<26>_5099 ),
    .LI(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_lut<27>_5098 ),
    .O(\picorv32/PWR_10_o_decoded_imm_uj[31]_add_414_OUT<27> )
  );
  MUXCY   \picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_cy<27>  (
    .CI(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_cy<26>_5099 ),
    .DI(\picorv32/decoded_imm_uj [20]),
    .S(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_lut<27>_5098 ),
    .O(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_cy<27>_5097 )
  );
  XORCY   \picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_xor<26>  (
    .CI(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_cy<25>_5101 ),
    .LI(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_lut<26>_5100 ),
    .O(\picorv32/PWR_10_o_decoded_imm_uj[31]_add_414_OUT<26> )
  );
  MUXCY   \picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_cy<26>  (
    .CI(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_cy<25>_5101 ),
    .DI(\picorv32/decoded_imm_uj [20]),
    .S(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_lut<26>_5100 ),
    .O(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_cy<26>_5099 )
  );
  XORCY   \picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_xor<25>  (
    .CI(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_cy<24>_5103 ),
    .LI(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_lut<25>_5102 ),
    .O(\picorv32/PWR_10_o_decoded_imm_uj[31]_add_414_OUT<25> )
  );
  MUXCY   \picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_cy<25>  (
    .CI(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_cy<24>_5103 ),
    .DI(\picorv32/decoded_imm_uj [20]),
    .S(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_lut<25>_5102 ),
    .O(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_cy<25>_5101 )
  );
  XORCY   \picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_xor<24>  (
    .CI(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_cy<23>_5105 ),
    .LI(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_lut<24>_5104 ),
    .O(\picorv32/PWR_10_o_decoded_imm_uj[31]_add_414_OUT<24> )
  );
  MUXCY   \picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_cy<24>  (
    .CI(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_cy<23>_5105 ),
    .DI(\picorv32/decoded_imm_uj [20]),
    .S(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_lut<24>_5104 ),
    .O(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_cy<24>_5103 )
  );
  XORCY   \picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_xor<23>  (
    .CI(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_cy<22>_5107 ),
    .LI(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_lut<23>_5106 ),
    .O(\picorv32/PWR_10_o_decoded_imm_uj[31]_add_414_OUT<23> )
  );
  MUXCY   \picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_cy<23>  (
    .CI(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_cy<22>_5107 ),
    .DI(\picorv32/decoded_imm_uj [20]),
    .S(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_lut<23>_5106 ),
    .O(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_cy<23>_5105 )
  );
  XORCY   \picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_xor<22>  (
    .CI(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_cy<21>_5109 ),
    .LI(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_lut<22>_5108 ),
    .O(\picorv32/PWR_10_o_decoded_imm_uj[31]_add_414_OUT<22> )
  );
  MUXCY   \picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_cy<22>  (
    .CI(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_cy<21>_5109 ),
    .DI(\picorv32/decoded_imm_uj [20]),
    .S(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_lut<22>_5108 ),
    .O(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_cy<22>_5107 )
  );
  XORCY   \picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_xor<21>  (
    .CI(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_cy<20>_5111 ),
    .LI(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_lut<21>_5110 ),
    .O(\picorv32/PWR_10_o_decoded_imm_uj[31]_add_414_OUT<21> )
  );
  MUXCY   \picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_cy<21>  (
    .CI(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_cy<20>_5111 ),
    .DI(\picorv32/decoded_imm_uj [20]),
    .S(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_lut<21>_5110 ),
    .O(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_cy<21>_5109 )
  );
  XORCY   \picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_xor<20>  (
    .CI(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_cy<19>_5113 ),
    .LI(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_lut<20>_5112 ),
    .O(\picorv32/PWR_10_o_decoded_imm_uj[31]_add_414_OUT<20> )
  );
  MUXCY   \picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_cy<20>  (
    .CI(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_cy<19>_5113 ),
    .DI(\picorv32/decoded_imm_uj [20]),
    .S(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_lut<20>_5112 ),
    .O(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_cy<20>_5111 )
  );
  XORCY   \picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_xor<19>  (
    .CI(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_cy<18>_5115 ),
    .LI(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_lut<19>_5114 ),
    .O(\picorv32/PWR_10_o_decoded_imm_uj[31]_add_414_OUT<19> )
  );
  MUXCY   \picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_cy<19>  (
    .CI(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_cy<18>_5115 ),
    .DI(\picorv32/decoded_imm_uj [19]),
    .S(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_lut<19>_5114 ),
    .O(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_cy<19>_5113 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_lut<19>  (
    .I0(\picorv32/_n1587[13] ),
    .I1(\picorv32/decoded_imm_uj [19]),
    .O(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_lut<19>_5114 )
  );
  XORCY   \picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_xor<18>  (
    .CI(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_cy<17>_5117 ),
    .LI(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_lut<18>_5116 ),
    .O(\picorv32/PWR_10_o_decoded_imm_uj[31]_add_414_OUT<18> )
  );
  MUXCY   \picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_cy<18>  (
    .CI(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_cy<17>_5117 ),
    .DI(\picorv32/decoded_imm_uj [18]),
    .S(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_lut<18>_5116 ),
    .O(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_cy<18>_5115 )
  );
  XORCY   \picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_xor<17>  (
    .CI(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_cy<16>_5119 ),
    .LI(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_lut<17>_5118 ),
    .O(\picorv32/PWR_10_o_decoded_imm_uj[31]_add_414_OUT<17> )
  );
  MUXCY   \picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_cy<17>  (
    .CI(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_cy<16>_5119 ),
    .DI(\picorv32/decoded_imm_uj [17]),
    .S(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_lut<17>_5118 ),
    .O(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_cy<17>_5117 )
  );
  XORCY   \picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_xor<16>  (
    .CI(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_cy<15>_5121 ),
    .LI(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_lut<16>_5120 ),
    .O(\picorv32/PWR_10_o_decoded_imm_uj[31]_add_414_OUT<16> )
  );
  MUXCY   \picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_cy<16>  (
    .CI(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_cy<15>_5121 ),
    .DI(\picorv32/decoded_imm_uj [16]),
    .S(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_lut<16>_5120 ),
    .O(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_cy<16>_5119 )
  );
  XORCY   \picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_xor<15>  (
    .CI(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_cy<14>_5123 ),
    .LI(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_lut<15>_5122 ),
    .O(\picorv32/PWR_10_o_decoded_imm_uj[31]_add_414_OUT<15> )
  );
  MUXCY   \picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_cy<15>  (
    .CI(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_cy<14>_5123 ),
    .DI(\picorv32/decoded_imm_uj [15]),
    .S(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_lut<15>_5122 ),
    .O(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_cy<15>_5121 )
  );
  XORCY   \picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_xor<14>  (
    .CI(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_cy<13>_5125 ),
    .LI(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_lut<14>_5124 ),
    .O(\picorv32/PWR_10_o_decoded_imm_uj[31]_add_414_OUT<14> )
  );
  MUXCY   \picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_cy<14>  (
    .CI(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_cy<13>_5125 ),
    .DI(\picorv32/decoded_imm_uj [14]),
    .S(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_lut<14>_5124 ),
    .O(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_cy<14>_5123 )
  );
  XORCY   \picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_xor<13>  (
    .CI(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_cy<12>_5127 ),
    .LI(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_lut<13>_5126 ),
    .O(\picorv32/PWR_10_o_decoded_imm_uj[31]_add_414_OUT<13> )
  );
  MUXCY   \picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_cy<13>  (
    .CI(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_cy<12>_5127 ),
    .DI(\picorv32/decoded_imm_uj [13]),
    .S(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_lut<13>_5126 ),
    .O(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_cy<13>_5125 )
  );
  XORCY   \picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_xor<12>  (
    .CI(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_cy<11>_5129 ),
    .LI(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_lut<12>_5128 ),
    .O(\picorv32/PWR_10_o_decoded_imm_uj[31]_add_414_OUT<12> )
  );
  MUXCY   \picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_cy<12>  (
    .CI(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_cy<11>_5129 ),
    .DI(\picorv32/decoded_imm_uj [12]),
    .S(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_lut<12>_5128 ),
    .O(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_cy<12>_5127 )
  );
  XORCY   \picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_xor<11>  (
    .CI(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_cy<10>_5131 ),
    .LI(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_lut<11>_5130 ),
    .O(\picorv32/PWR_10_o_decoded_imm_uj[31]_add_414_OUT<11> )
  );
  MUXCY   \picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_cy<11>  (
    .CI(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_cy<10>_5131 ),
    .DI(\picorv32/decoded_imm_uj [11]),
    .S(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_lut<11>_5130 ),
    .O(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_cy<11>_5129 )
  );
  XORCY   \picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_xor<10>  (
    .CI(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_cy<9>_5133 ),
    .LI(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_lut<10>_5132 ),
    .O(\picorv32/PWR_10_o_decoded_imm_uj[31]_add_414_OUT<10> )
  );
  MUXCY   \picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_cy<10>  (
    .CI(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_cy<9>_5133 ),
    .DI(\picorv32/decoded_imm_uj [10]),
    .S(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_lut<10>_5132 ),
    .O(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_cy<10>_5131 )
  );
  XORCY   \picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_xor<9>  (
    .CI(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_cy<8>_5135 ),
    .LI(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_lut<9>_5134 ),
    .O(\picorv32/PWR_10_o_decoded_imm_uj[31]_add_414_OUT<9> )
  );
  MUXCY   \picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_cy<9>  (
    .CI(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_cy<8>_5135 ),
    .DI(\picorv32/decoded_imm_uj [9]),
    .S(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_lut<9>_5134 ),
    .O(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_cy<9>_5133 )
  );
  XORCY   \picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_xor<8>  (
    .CI(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_cy<7>_5137 ),
    .LI(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_lut<8>_5136 ),
    .O(\picorv32/PWR_10_o_decoded_imm_uj[31]_add_414_OUT<8> )
  );
  MUXCY   \picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_cy<8>  (
    .CI(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_cy<7>_5137 ),
    .DI(\picorv32/decoded_imm_uj [8]),
    .S(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_lut<8>_5136 ),
    .O(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_cy<8>_5135 )
  );
  XORCY   \picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_xor<7>  (
    .CI(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_cy<6>_5139 ),
    .LI(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_lut<7>_5138 ),
    .O(\picorv32/PWR_10_o_decoded_imm_uj[31]_add_414_OUT<7> )
  );
  MUXCY   \picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_cy<7>  (
    .CI(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_cy<6>_5139 ),
    .DI(\picorv32/decoded_imm_uj [7]),
    .S(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_lut<7>_5138 ),
    .O(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_cy<7>_5137 )
  );
  XORCY   \picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_xor<6>  (
    .CI(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_cy<5>_5141 ),
    .LI(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_lut<6>_5140 ),
    .O(\picorv32/PWR_10_o_decoded_imm_uj[31]_add_414_OUT<6> )
  );
  MUXCY   \picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_cy<6>  (
    .CI(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_cy<5>_5141 ),
    .DI(\picorv32/decoded_imm_uj [6]),
    .S(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_lut<6>_5140 ),
    .O(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_cy<6>_5139 )
  );
  XORCY   \picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_xor<5>  (
    .CI(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_cy<4>_5143 ),
    .LI(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_lut<5>_5142 ),
    .O(\picorv32/PWR_10_o_decoded_imm_uj[31]_add_414_OUT<5> )
  );
  MUXCY   \picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_cy<5>  (
    .CI(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_cy<4>_5143 ),
    .DI(\picorv32/decoded_imm_uj [5]),
    .S(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_lut<5>_5142 ),
    .O(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_cy<5>_5141 )
  );
  XORCY   \picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_xor<4>  (
    .CI(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_cy<3>_5145 ),
    .LI(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_lut<4>_5144 ),
    .O(\picorv32/PWR_10_o_decoded_imm_uj[31]_add_414_OUT<4> )
  );
  MUXCY   \picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_cy<4>  (
    .CI(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_cy<3>_5145 ),
    .DI(\picorv32/decoded_imm_uj [4]),
    .S(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_lut<4>_5144 ),
    .O(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_cy<4>_5143 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_lut<4>  (
    .I0(\picorv32/_n1587[28] ),
    .I1(\picorv32/decoded_imm_uj [4]),
    .O(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_lut<4>_5144 )
  );
  XORCY   \picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_xor<3>  (
    .CI(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_cy<2>_5147 ),
    .LI(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_lut<3>_5146 ),
    .O(\picorv32/PWR_10_o_decoded_imm_uj[31]_add_414_OUT<3> )
  );
  MUXCY   \picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_cy<3>  (
    .CI(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_cy<2>_5147 ),
    .DI(\picorv32/decoded_imm_uj [3]),
    .S(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_lut<3>_5146 ),
    .O(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_cy<3>_5145 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_lut<3>  (
    .I0(\picorv32/decoded_imm_uj [3]),
    .I1(\picorv32/_n1587[29] ),
    .O(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_lut<3>_5146 )
  );
  XORCY   \picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_xor<2>  (
    .CI(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_cy<1>_5149 ),
    .LI(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_lut<2>_5148 ),
    .O(\picorv32/PWR_10_o_decoded_imm_uj[31]_add_414_OUT<2> )
  );
  MUXCY   \picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_cy<2>  (
    .CI(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_cy<1>_5149 ),
    .DI(\picorv32/decoded_imm_uj [2]),
    .S(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_lut<2>_5148 ),
    .O(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_cy<2>_5147 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_lut<2>  (
    .I0(\picorv32/decoded_imm_uj [2]),
    .I1(\picorv32/_n1587[30] ),
    .O(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_lut<2>_5148 )
  );
  XORCY   \picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_xor<1>  (
    .CI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .LI(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_lut<1>_5150 ),
    .O(\picorv32/PWR_10_o_decoded_imm_uj[31]_add_414_OUT<1> )
  );
  MUXCY   \picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_cy<1>  (
    .CI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .DI(\picorv32/decoded_imm_uj [1]),
    .S(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_lut<1>_5150 ),
    .O(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_cy<1>_5149 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_lut<1>  (
    .I0(\picorv32/decoded_imm_uj [1]),
    .I1(\picorv32/_n1587[31] ),
    .O(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_lut<1>_5150 )
  );
  FDR   \picorv32/irq_state_FSM_FFd1  (
    .C(sys_clk),
    .D(\picorv32/irq_state_FSM_FFd1-In ),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/irq_state_FSM_FFd1_6488 )
  );
  FDR   \picorv32/irq_state_FSM_FFd2  (
    .C(sys_clk),
    .D(\picorv32/irq_state_FSM_FFd2-In ),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/irq_state_FSM_FFd2_6489 )
  );
  FDR   \picorv32/count_cycle_63  (
    .C(sys_clk),
    .D(\picorv32/Result<63>1 ),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/count_cycle [63])
  );
  FDR   \picorv32/count_cycle_62  (
    .C(sys_clk),
    .D(\picorv32/Result<62>1 ),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/count_cycle [62])
  );
  FDR   \picorv32/count_cycle_61  (
    .C(sys_clk),
    .D(\picorv32/Result<61>1 ),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/count_cycle [61])
  );
  FDR   \picorv32/count_cycle_60  (
    .C(sys_clk),
    .D(\picorv32/Result<60>1 ),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/count_cycle [60])
  );
  FDR   \picorv32/count_cycle_59  (
    .C(sys_clk),
    .D(\picorv32/Result<59>1 ),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/count_cycle [59])
  );
  FDR   \picorv32/count_cycle_58  (
    .C(sys_clk),
    .D(\picorv32/Result<58>1 ),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/count_cycle [58])
  );
  FDR   \picorv32/count_cycle_57  (
    .C(sys_clk),
    .D(\picorv32/Result<57>1 ),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/count_cycle [57])
  );
  FDR   \picorv32/count_cycle_56  (
    .C(sys_clk),
    .D(\picorv32/Result<56>1 ),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/count_cycle [56])
  );
  FDR   \picorv32/count_cycle_55  (
    .C(sys_clk),
    .D(\picorv32/Result<55>1 ),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/count_cycle [55])
  );
  FDR   \picorv32/count_cycle_54  (
    .C(sys_clk),
    .D(\picorv32/Result<54>1 ),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/count_cycle [54])
  );
  FDR   \picorv32/count_cycle_53  (
    .C(sys_clk),
    .D(\picorv32/Result<53>1 ),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/count_cycle [53])
  );
  FDR   \picorv32/count_cycle_52  (
    .C(sys_clk),
    .D(\picorv32/Result<52>1 ),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/count_cycle [52])
  );
  FDR   \picorv32/count_cycle_51  (
    .C(sys_clk),
    .D(\picorv32/Result<51>1 ),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/count_cycle [51])
  );
  FDR   \picorv32/count_cycle_50  (
    .C(sys_clk),
    .D(\picorv32/Result<50>1 ),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/count_cycle [50])
  );
  FDR   \picorv32/count_cycle_49  (
    .C(sys_clk),
    .D(\picorv32/Result<49>1 ),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/count_cycle [49])
  );
  FDR   \picorv32/count_cycle_48  (
    .C(sys_clk),
    .D(\picorv32/Result<48>1 ),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/count_cycle [48])
  );
  FDR   \picorv32/count_cycle_47  (
    .C(sys_clk),
    .D(\picorv32/Result<47>1 ),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/count_cycle [47])
  );
  FDR   \picorv32/count_cycle_46  (
    .C(sys_clk),
    .D(\picorv32/Result<46>1 ),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/count_cycle [46])
  );
  FDR   \picorv32/count_cycle_45  (
    .C(sys_clk),
    .D(\picorv32/Result<45>1 ),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/count_cycle [45])
  );
  FDR   \picorv32/count_cycle_44  (
    .C(sys_clk),
    .D(\picorv32/Result<44>1 ),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/count_cycle [44])
  );
  FDR   \picorv32/count_cycle_43  (
    .C(sys_clk),
    .D(\picorv32/Result<43>1 ),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/count_cycle [43])
  );
  FDR   \picorv32/count_cycle_42  (
    .C(sys_clk),
    .D(\picorv32/Result<42>1 ),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/count_cycle [42])
  );
  FDR   \picorv32/count_cycle_41  (
    .C(sys_clk),
    .D(\picorv32/Result<41>1 ),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/count_cycle [41])
  );
  FDR   \picorv32/count_cycle_40  (
    .C(sys_clk),
    .D(\picorv32/Result<40>1 ),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/count_cycle [40])
  );
  FDR   \picorv32/count_cycle_39  (
    .C(sys_clk),
    .D(\picorv32/Result<39>1 ),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/count_cycle [39])
  );
  FDR   \picorv32/count_cycle_38  (
    .C(sys_clk),
    .D(\picorv32/Result<38>1 ),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/count_cycle [38])
  );
  FDR   \picorv32/count_cycle_37  (
    .C(sys_clk),
    .D(\picorv32/Result<37>1 ),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/count_cycle [37])
  );
  FDR   \picorv32/count_cycle_36  (
    .C(sys_clk),
    .D(\picorv32/Result<36>1 ),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/count_cycle [36])
  );
  FDR   \picorv32/count_cycle_35  (
    .C(sys_clk),
    .D(\picorv32/Result<35>1 ),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/count_cycle [35])
  );
  FDR   \picorv32/count_cycle_34  (
    .C(sys_clk),
    .D(\picorv32/Result<34>1 ),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/count_cycle [34])
  );
  FDR   \picorv32/count_cycle_33  (
    .C(sys_clk),
    .D(\picorv32/Result<33>1 ),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/count_cycle [33])
  );
  FDR   \picorv32/count_cycle_32  (
    .C(sys_clk),
    .D(\picorv32/Result<32>1 ),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/count_cycle [32])
  );
  FDR   \picorv32/count_cycle_31  (
    .C(sys_clk),
    .D(\picorv32/Result<31>1 ),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/count_cycle [31])
  );
  FDR   \picorv32/count_cycle_30  (
    .C(sys_clk),
    .D(\picorv32/Result<30>1 ),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/count_cycle [30])
  );
  FDR   \picorv32/count_cycle_29  (
    .C(sys_clk),
    .D(\picorv32/Result<29>1 ),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/count_cycle [29])
  );
  FDR   \picorv32/count_cycle_28  (
    .C(sys_clk),
    .D(\picorv32/Result<28>1 ),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/count_cycle [28])
  );
  FDR   \picorv32/count_cycle_27  (
    .C(sys_clk),
    .D(\picorv32/Result<27>1 ),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/count_cycle [27])
  );
  FDR   \picorv32/count_cycle_26  (
    .C(sys_clk),
    .D(\picorv32/Result<26>1 ),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/count_cycle [26])
  );
  FDR   \picorv32/count_cycle_25  (
    .C(sys_clk),
    .D(\picorv32/Result<25>1 ),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/count_cycle [25])
  );
  FDR   \picorv32/count_cycle_24  (
    .C(sys_clk),
    .D(\picorv32/Result<24>1 ),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/count_cycle [24])
  );
  FDR   \picorv32/count_cycle_23  (
    .C(sys_clk),
    .D(\picorv32/Result<23>1 ),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/count_cycle [23])
  );
  FDR   \picorv32/count_cycle_22  (
    .C(sys_clk),
    .D(\picorv32/Result<22>1 ),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/count_cycle [22])
  );
  FDR   \picorv32/count_cycle_21  (
    .C(sys_clk),
    .D(\picorv32/Result<21>1 ),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/count_cycle [21])
  );
  FDR   \picorv32/count_cycle_20  (
    .C(sys_clk),
    .D(\picorv32/Result<20>1 ),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/count_cycle [20])
  );
  FDR   \picorv32/count_cycle_19  (
    .C(sys_clk),
    .D(\picorv32/Result<19>1 ),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/count_cycle [19])
  );
  FDR   \picorv32/count_cycle_18  (
    .C(sys_clk),
    .D(\picorv32/Result<18>1 ),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/count_cycle [18])
  );
  FDR   \picorv32/count_cycle_17  (
    .C(sys_clk),
    .D(\picorv32/Result<17>1 ),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/count_cycle [17])
  );
  FDR   \picorv32/count_cycle_16  (
    .C(sys_clk),
    .D(\picorv32/Result<16>1 ),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/count_cycle [16])
  );
  FDR   \picorv32/count_cycle_15  (
    .C(sys_clk),
    .D(\picorv32/Result<15>1 ),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/count_cycle [15])
  );
  FDR   \picorv32/count_cycle_14  (
    .C(sys_clk),
    .D(\picorv32/Result<14>1 ),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/count_cycle [14])
  );
  FDR   \picorv32/count_cycle_13  (
    .C(sys_clk),
    .D(\picorv32/Result<13>1 ),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/count_cycle [13])
  );
  FDR   \picorv32/count_cycle_12  (
    .C(sys_clk),
    .D(\picorv32/Result<12>1 ),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/count_cycle [12])
  );
  FDR   \picorv32/count_cycle_11  (
    .C(sys_clk),
    .D(\picorv32/Result<11>1 ),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/count_cycle [11])
  );
  FDR   \picorv32/count_cycle_10  (
    .C(sys_clk),
    .D(\picorv32/Result<10>1 ),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/count_cycle [10])
  );
  FDR   \picorv32/count_cycle_9  (
    .C(sys_clk),
    .D(\picorv32/Result<9>1 ),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/count_cycle [9])
  );
  FDR   \picorv32/count_cycle_8  (
    .C(sys_clk),
    .D(\picorv32/Result<8>1 ),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/count_cycle [8])
  );
  FDR   \picorv32/count_cycle_7  (
    .C(sys_clk),
    .D(\picorv32/Result<7>1 ),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/count_cycle [7])
  );
  FDR   \picorv32/count_cycle_6  (
    .C(sys_clk),
    .D(\picorv32/Result<6>1 ),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/count_cycle [6])
  );
  FDR   \picorv32/count_cycle_5  (
    .C(sys_clk),
    .D(\picorv32/Result<5>1 ),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/count_cycle [5])
  );
  FDR   \picorv32/count_cycle_4  (
    .C(sys_clk),
    .D(\picorv32/Result<4>1 ),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/count_cycle [4])
  );
  FDR   \picorv32/count_cycle_3  (
    .C(sys_clk),
    .D(\picorv32/Result<3>1 ),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/count_cycle [3])
  );
  FDR   \picorv32/count_cycle_2  (
    .C(sys_clk),
    .D(\picorv32/Result<2>1 ),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/count_cycle [2])
  );
  FDR   \picorv32/count_cycle_1  (
    .C(sys_clk),
    .D(\picorv32/Result<1>1 ),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/count_cycle [1])
  );
  FDR   \picorv32/count_cycle_0  (
    .C(sys_clk),
    .D(\picorv32/Result<0>1 ),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/count_cycle [0])
  );
  FDSE   \picorv32/pcpi_timeout_counter_3  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_timeout_counter[3]_reduce_or_368_o ),
    .D(\picorv32/Result<3>2 ),
    .S(\picorv32/resetn_pcpi_int_wait_AND_769_o_inv ),
    .Q(\picorv32/pcpi_timeout_counter [3])
  );
  FDSE   \picorv32/pcpi_timeout_counter_2  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_timeout_counter[3]_reduce_or_368_o ),
    .D(\picorv32/Result<2>2 ),
    .S(\picorv32/resetn_pcpi_int_wait_AND_769_o_inv ),
    .Q(\picorv32/pcpi_timeout_counter [2])
  );
  FDSE   \picorv32/pcpi_timeout_counter_1  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_timeout_counter[3]_reduce_or_368_o ),
    .D(\picorv32/Result<1>2 ),
    .S(\picorv32/resetn_pcpi_int_wait_AND_769_o_inv ),
    .Q(\picorv32/pcpi_timeout_counter [1])
  );
  FDSE   \picorv32/pcpi_timeout_counter_0  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_timeout_counter[3]_reduce_or_368_o ),
    .D(\picorv32/Result<0>2 ),
    .S(\picorv32/resetn_pcpi_int_wait_AND_769_o_inv ),
    .Q(\picorv32/pcpi_timeout_counter [0])
  );
  FDRE   \picorv32/count_instr_63  (
    .C(sys_clk),
    .CE(\picorv32/_n1469_inv ),
    .D(\picorv32/Result [63]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/count_instr [63])
  );
  FDRE   \picorv32/count_instr_62  (
    .C(sys_clk),
    .CE(\picorv32/_n1469_inv ),
    .D(\picorv32/Result [62]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/count_instr [62])
  );
  FDRE   \picorv32/count_instr_61  (
    .C(sys_clk),
    .CE(\picorv32/_n1469_inv ),
    .D(\picorv32/Result [61]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/count_instr [61])
  );
  FDRE   \picorv32/count_instr_60  (
    .C(sys_clk),
    .CE(\picorv32/_n1469_inv ),
    .D(\picorv32/Result [60]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/count_instr [60])
  );
  FDRE   \picorv32/count_instr_59  (
    .C(sys_clk),
    .CE(\picorv32/_n1469_inv ),
    .D(\picorv32/Result [59]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/count_instr [59])
  );
  FDRE   \picorv32/count_instr_58  (
    .C(sys_clk),
    .CE(\picorv32/_n1469_inv ),
    .D(\picorv32/Result [58]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/count_instr [58])
  );
  FDRE   \picorv32/count_instr_57  (
    .C(sys_clk),
    .CE(\picorv32/_n1469_inv ),
    .D(\picorv32/Result [57]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/count_instr [57])
  );
  FDRE   \picorv32/count_instr_56  (
    .C(sys_clk),
    .CE(\picorv32/_n1469_inv ),
    .D(\picorv32/Result [56]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/count_instr [56])
  );
  FDRE   \picorv32/count_instr_55  (
    .C(sys_clk),
    .CE(\picorv32/_n1469_inv ),
    .D(\picorv32/Result [55]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/count_instr [55])
  );
  FDRE   \picorv32/count_instr_54  (
    .C(sys_clk),
    .CE(\picorv32/_n1469_inv ),
    .D(\picorv32/Result [54]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/count_instr [54])
  );
  FDRE   \picorv32/count_instr_53  (
    .C(sys_clk),
    .CE(\picorv32/_n1469_inv ),
    .D(\picorv32/Result [53]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/count_instr [53])
  );
  FDRE   \picorv32/count_instr_52  (
    .C(sys_clk),
    .CE(\picorv32/_n1469_inv ),
    .D(\picorv32/Result [52]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/count_instr [52])
  );
  FDRE   \picorv32/count_instr_51  (
    .C(sys_clk),
    .CE(\picorv32/_n1469_inv ),
    .D(\picorv32/Result [51]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/count_instr [51])
  );
  FDRE   \picorv32/count_instr_50  (
    .C(sys_clk),
    .CE(\picorv32/_n1469_inv ),
    .D(\picorv32/Result [50]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/count_instr [50])
  );
  FDRE   \picorv32/count_instr_49  (
    .C(sys_clk),
    .CE(\picorv32/_n1469_inv ),
    .D(\picorv32/Result [49]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/count_instr [49])
  );
  FDRE   \picorv32/count_instr_48  (
    .C(sys_clk),
    .CE(\picorv32/_n1469_inv ),
    .D(\picorv32/Result [48]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/count_instr [48])
  );
  FDRE   \picorv32/count_instr_47  (
    .C(sys_clk),
    .CE(\picorv32/_n1469_inv ),
    .D(\picorv32/Result [47]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/count_instr [47])
  );
  FDRE   \picorv32/count_instr_46  (
    .C(sys_clk),
    .CE(\picorv32/_n1469_inv ),
    .D(\picorv32/Result [46]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/count_instr [46])
  );
  FDRE   \picorv32/count_instr_45  (
    .C(sys_clk),
    .CE(\picorv32/_n1469_inv ),
    .D(\picorv32/Result [45]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/count_instr [45])
  );
  FDRE   \picorv32/count_instr_44  (
    .C(sys_clk),
    .CE(\picorv32/_n1469_inv ),
    .D(\picorv32/Result [44]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/count_instr [44])
  );
  FDRE   \picorv32/count_instr_43  (
    .C(sys_clk),
    .CE(\picorv32/_n1469_inv ),
    .D(\picorv32/Result [43]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/count_instr [43])
  );
  FDRE   \picorv32/count_instr_42  (
    .C(sys_clk),
    .CE(\picorv32/_n1469_inv ),
    .D(\picorv32/Result [42]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/count_instr [42])
  );
  FDRE   \picorv32/count_instr_41  (
    .C(sys_clk),
    .CE(\picorv32/_n1469_inv ),
    .D(\picorv32/Result [41]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/count_instr [41])
  );
  FDRE   \picorv32/count_instr_40  (
    .C(sys_clk),
    .CE(\picorv32/_n1469_inv ),
    .D(\picorv32/Result [40]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/count_instr [40])
  );
  FDRE   \picorv32/count_instr_39  (
    .C(sys_clk),
    .CE(\picorv32/_n1469_inv ),
    .D(\picorv32/Result [39]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/count_instr [39])
  );
  FDRE   \picorv32/count_instr_38  (
    .C(sys_clk),
    .CE(\picorv32/_n1469_inv ),
    .D(\picorv32/Result [38]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/count_instr [38])
  );
  FDRE   \picorv32/count_instr_37  (
    .C(sys_clk),
    .CE(\picorv32/_n1469_inv ),
    .D(\picorv32/Result [37]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/count_instr [37])
  );
  FDRE   \picorv32/count_instr_36  (
    .C(sys_clk),
    .CE(\picorv32/_n1469_inv ),
    .D(\picorv32/Result [36]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/count_instr [36])
  );
  FDRE   \picorv32/count_instr_35  (
    .C(sys_clk),
    .CE(\picorv32/_n1469_inv ),
    .D(\picorv32/Result [35]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/count_instr [35])
  );
  FDRE   \picorv32/count_instr_34  (
    .C(sys_clk),
    .CE(\picorv32/_n1469_inv ),
    .D(\picorv32/Result [34]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/count_instr [34])
  );
  FDRE   \picorv32/count_instr_33  (
    .C(sys_clk),
    .CE(\picorv32/_n1469_inv ),
    .D(\picorv32/Result [33]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/count_instr [33])
  );
  FDRE   \picorv32/count_instr_32  (
    .C(sys_clk),
    .CE(\picorv32/_n1469_inv ),
    .D(\picorv32/Result [32]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/count_instr [32])
  );
  FDRE   \picorv32/count_instr_31  (
    .C(sys_clk),
    .CE(\picorv32/_n1469_inv ),
    .D(\picorv32/Result [31]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/count_instr [31])
  );
  FDRE   \picorv32/count_instr_30  (
    .C(sys_clk),
    .CE(\picorv32/_n1469_inv ),
    .D(\picorv32/Result [30]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/count_instr [30])
  );
  FDRE   \picorv32/count_instr_29  (
    .C(sys_clk),
    .CE(\picorv32/_n1469_inv ),
    .D(\picorv32/Result [29]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/count_instr [29])
  );
  FDRE   \picorv32/count_instr_28  (
    .C(sys_clk),
    .CE(\picorv32/_n1469_inv ),
    .D(\picorv32/Result [28]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/count_instr [28])
  );
  FDRE   \picorv32/count_instr_27  (
    .C(sys_clk),
    .CE(\picorv32/_n1469_inv ),
    .D(\picorv32/Result [27]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/count_instr [27])
  );
  FDRE   \picorv32/count_instr_26  (
    .C(sys_clk),
    .CE(\picorv32/_n1469_inv ),
    .D(\picorv32/Result [26]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/count_instr [26])
  );
  FDRE   \picorv32/count_instr_25  (
    .C(sys_clk),
    .CE(\picorv32/_n1469_inv ),
    .D(\picorv32/Result [25]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/count_instr [25])
  );
  FDRE   \picorv32/count_instr_24  (
    .C(sys_clk),
    .CE(\picorv32/_n1469_inv ),
    .D(\picorv32/Result [24]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/count_instr [24])
  );
  FDRE   \picorv32/count_instr_23  (
    .C(sys_clk),
    .CE(\picorv32/_n1469_inv ),
    .D(\picorv32/Result [23]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/count_instr [23])
  );
  FDRE   \picorv32/count_instr_22  (
    .C(sys_clk),
    .CE(\picorv32/_n1469_inv ),
    .D(\picorv32/Result [22]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/count_instr [22])
  );
  FDRE   \picorv32/count_instr_21  (
    .C(sys_clk),
    .CE(\picorv32/_n1469_inv ),
    .D(\picorv32/Result [21]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/count_instr [21])
  );
  FDRE   \picorv32/count_instr_20  (
    .C(sys_clk),
    .CE(\picorv32/_n1469_inv ),
    .D(\picorv32/Result [20]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/count_instr [20])
  );
  FDRE   \picorv32/count_instr_19  (
    .C(sys_clk),
    .CE(\picorv32/_n1469_inv ),
    .D(\picorv32/Result [19]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/count_instr [19])
  );
  FDRE   \picorv32/count_instr_18  (
    .C(sys_clk),
    .CE(\picorv32/_n1469_inv ),
    .D(\picorv32/Result [18]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/count_instr [18])
  );
  FDRE   \picorv32/count_instr_17  (
    .C(sys_clk),
    .CE(\picorv32/_n1469_inv ),
    .D(\picorv32/Result [17]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/count_instr [17])
  );
  FDRE   \picorv32/count_instr_16  (
    .C(sys_clk),
    .CE(\picorv32/_n1469_inv ),
    .D(\picorv32/Result [16]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/count_instr [16])
  );
  FDRE   \picorv32/count_instr_15  (
    .C(sys_clk),
    .CE(\picorv32/_n1469_inv ),
    .D(\picorv32/Result [15]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/count_instr [15])
  );
  FDRE   \picorv32/count_instr_14  (
    .C(sys_clk),
    .CE(\picorv32/_n1469_inv ),
    .D(\picorv32/Result [14]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/count_instr [14])
  );
  FDRE   \picorv32/count_instr_13  (
    .C(sys_clk),
    .CE(\picorv32/_n1469_inv ),
    .D(\picorv32/Result [13]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/count_instr [13])
  );
  FDRE   \picorv32/count_instr_12  (
    .C(sys_clk),
    .CE(\picorv32/_n1469_inv ),
    .D(\picorv32/Result [12]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/count_instr [12])
  );
  FDRE   \picorv32/count_instr_11  (
    .C(sys_clk),
    .CE(\picorv32/_n1469_inv ),
    .D(\picorv32/Result [11]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/count_instr [11])
  );
  FDRE   \picorv32/count_instr_10  (
    .C(sys_clk),
    .CE(\picorv32/_n1469_inv ),
    .D(\picorv32/Result [10]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/count_instr [10])
  );
  FDRE   \picorv32/count_instr_9  (
    .C(sys_clk),
    .CE(\picorv32/_n1469_inv ),
    .D(\picorv32/Result [9]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/count_instr [9])
  );
  FDRE   \picorv32/count_instr_8  (
    .C(sys_clk),
    .CE(\picorv32/_n1469_inv ),
    .D(\picorv32/Result [8]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/count_instr [8])
  );
  FDRE   \picorv32/count_instr_7  (
    .C(sys_clk),
    .CE(\picorv32/_n1469_inv ),
    .D(\picorv32/Result [7]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/count_instr [7])
  );
  FDRE   \picorv32/count_instr_6  (
    .C(sys_clk),
    .CE(\picorv32/_n1469_inv ),
    .D(\picorv32/Result [6]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/count_instr [6])
  );
  FDRE   \picorv32/count_instr_5  (
    .C(sys_clk),
    .CE(\picorv32/_n1469_inv ),
    .D(\picorv32/Result [5]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/count_instr [5])
  );
  FDRE   \picorv32/count_instr_4  (
    .C(sys_clk),
    .CE(\picorv32/_n1469_inv ),
    .D(\picorv32/Result [4]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/count_instr [4])
  );
  FDRE   \picorv32/count_instr_3  (
    .C(sys_clk),
    .CE(\picorv32/_n1469_inv ),
    .D(\picorv32/Result [3]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/count_instr [3])
  );
  FDRE   \picorv32/count_instr_2  (
    .C(sys_clk),
    .CE(\picorv32/_n1469_inv ),
    .D(\picorv32/Result [2]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/count_instr [2])
  );
  FDRE   \picorv32/count_instr_1  (
    .C(sys_clk),
    .CE(\picorv32/_n1469_inv ),
    .D(\picorv32/Result [1]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/count_instr [1])
  );
  FDRE   \picorv32/count_instr_0  (
    .C(sys_clk),
    .CE(\picorv32/_n1469_inv ),
    .D(\picorv32/Result [0]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/count_instr [0])
  );
  FDS   \picorv32/cpu_state_FSM_FFd6  (
    .C(sys_clk),
    .D(\picorv32/cpu_state_FSM_FFd6-In ),
    .S(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/cpu_state_FSM_FFd6_6168 )
  );
  FDR   \picorv32/cpu_state_FSM_FFd7  (
    .C(sys_clk),
    .D(\picorv32/cpu_state_FSM_FFd7-In2 ),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/cpu_state_FSM_FFd7_6169 )
  );
  RAM64X1D #(
    .INIT ( 64'h0000000000000000 ))
  \picorv32/Mram_cpuregs132  (
    .A0(\picorv32/latched_rd [0]),
    .A1(\picorv32/latched_rd [1]),
    .A2(\picorv32/latched_rd [2]),
    .A3(\picorv32/latched_rd [3]),
    .A4(\picorv32/latched_rd [4]),
    .A5(\picorv32/latched_rd [5]),
    .D(\picorv32/cpuregs_wrdata [31]),
    .DPRA0(\picorv32/decoded_imm_uj [11]),
    .DPRA1(\picorv32/decoded_imm_uj [1]),
    .DPRA2(\picorv32/decoded_imm_uj [2]),
    .DPRA3(\picorv32/decoded_imm_uj [3]),
    .DPRA4(\picorv32/decoded_imm_uj [4]),
    .DPRA5(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(\picorv32/resetn_latched_rd[5]_AND_765_o ),
    .SPO(\NLW_picorv32/Mram_cpuregs132_SPO_UNCONNECTED ),
    .DPO(\picorv32/decoded_rs2[5]_read_port_357_OUT<31> )
  );
  RAM64X1D #(
    .INIT ( 64'h0000000000000000 ))
  \picorv32/Mram_cpuregs131  (
    .A0(\picorv32/latched_rd [0]),
    .A1(\picorv32/latched_rd [1]),
    .A2(\picorv32/latched_rd [2]),
    .A3(\picorv32/latched_rd [3]),
    .A4(\picorv32/latched_rd [4]),
    .A5(\picorv32/latched_rd [5]),
    .D(\picorv32/cpuregs_wrdata [30]),
    .DPRA0(\picorv32/decoded_imm_uj [11]),
    .DPRA1(\picorv32/decoded_imm_uj [1]),
    .DPRA2(\picorv32/decoded_imm_uj [2]),
    .DPRA3(\picorv32/decoded_imm_uj [3]),
    .DPRA4(\picorv32/decoded_imm_uj [4]),
    .DPRA5(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(\picorv32/resetn_latched_rd[5]_AND_765_o ),
    .SPO(\NLW_picorv32/Mram_cpuregs131_SPO_UNCONNECTED ),
    .DPO(\picorv32/decoded_rs2[5]_read_port_357_OUT<30> )
  );
  RAM64X1D #(
    .INIT ( 64'h0000000000000000 ))
  \picorv32/Mram_cpuregs130  (
    .A0(\picorv32/latched_rd [0]),
    .A1(\picorv32/latched_rd [1]),
    .A2(\picorv32/latched_rd [2]),
    .A3(\picorv32/latched_rd [3]),
    .A4(\picorv32/latched_rd [4]),
    .A5(\picorv32/latched_rd [5]),
    .D(\picorv32/cpuregs_wrdata [29]),
    .DPRA0(\picorv32/decoded_imm_uj [11]),
    .DPRA1(\picorv32/decoded_imm_uj [1]),
    .DPRA2(\picorv32/decoded_imm_uj [2]),
    .DPRA3(\picorv32/decoded_imm_uj [3]),
    .DPRA4(\picorv32/decoded_imm_uj [4]),
    .DPRA5(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(\picorv32/resetn_latched_rd[5]_AND_765_o ),
    .SPO(\NLW_picorv32/Mram_cpuregs130_SPO_UNCONNECTED ),
    .DPO(\picorv32/decoded_rs2[5]_read_port_357_OUT<29> )
  );
  RAM64X1D #(
    .INIT ( 64'h0000000000000000 ))
  \picorv32/Mram_cpuregs129  (
    .A0(\picorv32/latched_rd [0]),
    .A1(\picorv32/latched_rd [1]),
    .A2(\picorv32/latched_rd [2]),
    .A3(\picorv32/latched_rd [3]),
    .A4(\picorv32/latched_rd [4]),
    .A5(\picorv32/latched_rd [5]),
    .D(\picorv32/cpuregs_wrdata [28]),
    .DPRA0(\picorv32/decoded_imm_uj [11]),
    .DPRA1(\picorv32/decoded_imm_uj [1]),
    .DPRA2(\picorv32/decoded_imm_uj [2]),
    .DPRA3(\picorv32/decoded_imm_uj [3]),
    .DPRA4(\picorv32/decoded_imm_uj [4]),
    .DPRA5(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(\picorv32/resetn_latched_rd[5]_AND_765_o ),
    .SPO(\NLW_picorv32/Mram_cpuregs129_SPO_UNCONNECTED ),
    .DPO(\picorv32/decoded_rs2[5]_read_port_357_OUT<28> )
  );
  RAM64X1D #(
    .INIT ( 64'h0000000000000000 ))
  \picorv32/Mram_cpuregs128  (
    .A0(\picorv32/latched_rd [0]),
    .A1(\picorv32/latched_rd [1]),
    .A2(\picorv32/latched_rd [2]),
    .A3(\picorv32/latched_rd [3]),
    .A4(\picorv32/latched_rd [4]),
    .A5(\picorv32/latched_rd [5]),
    .D(\picorv32/cpuregs_wrdata [27]),
    .DPRA0(\picorv32/decoded_imm_uj [11]),
    .DPRA1(\picorv32/decoded_imm_uj [1]),
    .DPRA2(\picorv32/decoded_imm_uj [2]),
    .DPRA3(\picorv32/decoded_imm_uj [3]),
    .DPRA4(\picorv32/decoded_imm_uj [4]),
    .DPRA5(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(\picorv32/resetn_latched_rd[5]_AND_765_o ),
    .SPO(\NLW_picorv32/Mram_cpuregs128_SPO_UNCONNECTED ),
    .DPO(\picorv32/decoded_rs2[5]_read_port_357_OUT<27> )
  );
  RAM64X1D #(
    .INIT ( 64'h0000000000000000 ))
  \picorv32/Mram_cpuregs127  (
    .A0(\picorv32/latched_rd [0]),
    .A1(\picorv32/latched_rd [1]),
    .A2(\picorv32/latched_rd [2]),
    .A3(\picorv32/latched_rd [3]),
    .A4(\picorv32/latched_rd [4]),
    .A5(\picorv32/latched_rd [5]),
    .D(\picorv32/cpuregs_wrdata [26]),
    .DPRA0(\picorv32/decoded_imm_uj [11]),
    .DPRA1(\picorv32/decoded_imm_uj [1]),
    .DPRA2(\picorv32/decoded_imm_uj [2]),
    .DPRA3(\picorv32/decoded_imm_uj [3]),
    .DPRA4(\picorv32/decoded_imm_uj [4]),
    .DPRA5(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(\picorv32/resetn_latched_rd[5]_AND_765_o ),
    .SPO(\NLW_picorv32/Mram_cpuregs127_SPO_UNCONNECTED ),
    .DPO(\picorv32/decoded_rs2[5]_read_port_357_OUT<26> )
  );
  RAM64X1D #(
    .INIT ( 64'h0000000000000000 ))
  \picorv32/Mram_cpuregs125  (
    .A0(\picorv32/latched_rd [0]),
    .A1(\picorv32/latched_rd [1]),
    .A2(\picorv32/latched_rd [2]),
    .A3(\picorv32/latched_rd [3]),
    .A4(\picorv32/latched_rd [4]),
    .A5(\picorv32/latched_rd [5]),
    .D(\picorv32/cpuregs_wrdata [24]),
    .DPRA0(\picorv32/decoded_imm_uj [11]),
    .DPRA1(\picorv32/decoded_imm_uj [1]),
    .DPRA2(\picorv32/decoded_imm_uj [2]),
    .DPRA3(\picorv32/decoded_imm_uj [3]),
    .DPRA4(\picorv32/decoded_imm_uj [4]),
    .DPRA5(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(\picorv32/resetn_latched_rd[5]_AND_765_o ),
    .SPO(\NLW_picorv32/Mram_cpuregs125_SPO_UNCONNECTED ),
    .DPO(\picorv32/decoded_rs2[5]_read_port_357_OUT<24> )
  );
  RAM64X1D #(
    .INIT ( 64'h0000000000000000 ))
  \picorv32/Mram_cpuregs124  (
    .A0(\picorv32/latched_rd [0]),
    .A1(\picorv32/latched_rd [1]),
    .A2(\picorv32/latched_rd [2]),
    .A3(\picorv32/latched_rd [3]),
    .A4(\picorv32/latched_rd [4]),
    .A5(\picorv32/latched_rd [5]),
    .D(\picorv32/cpuregs_wrdata [23]),
    .DPRA0(\picorv32/decoded_imm_uj [11]),
    .DPRA1(\picorv32/decoded_imm_uj [1]),
    .DPRA2(\picorv32/decoded_imm_uj [2]),
    .DPRA3(\picorv32/decoded_imm_uj [3]),
    .DPRA4(\picorv32/decoded_imm_uj [4]),
    .DPRA5(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(\picorv32/resetn_latched_rd[5]_AND_765_o ),
    .SPO(\NLW_picorv32/Mram_cpuregs124_SPO_UNCONNECTED ),
    .DPO(\picorv32/decoded_rs2[5]_read_port_357_OUT<23> )
  );
  RAM64X1D #(
    .INIT ( 64'h0000000000000000 ))
  \picorv32/Mram_cpuregs126  (
    .A0(\picorv32/latched_rd [0]),
    .A1(\picorv32/latched_rd [1]),
    .A2(\picorv32/latched_rd [2]),
    .A3(\picorv32/latched_rd [3]),
    .A4(\picorv32/latched_rd [4]),
    .A5(\picorv32/latched_rd [5]),
    .D(\picorv32/cpuregs_wrdata [25]),
    .DPRA0(\picorv32/decoded_imm_uj [11]),
    .DPRA1(\picorv32/decoded_imm_uj [1]),
    .DPRA2(\picorv32/decoded_imm_uj [2]),
    .DPRA3(\picorv32/decoded_imm_uj [3]),
    .DPRA4(\picorv32/decoded_imm_uj [4]),
    .DPRA5(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(\picorv32/resetn_latched_rd[5]_AND_765_o ),
    .SPO(\NLW_picorv32/Mram_cpuregs126_SPO_UNCONNECTED ),
    .DPO(\picorv32/decoded_rs2[5]_read_port_357_OUT<25> )
  );
  RAM64X1D #(
    .INIT ( 64'h0000000000000000 ))
  \picorv32/Mram_cpuregs123  (
    .A0(\picorv32/latched_rd [0]),
    .A1(\picorv32/latched_rd [1]),
    .A2(\picorv32/latched_rd [2]),
    .A3(\picorv32/latched_rd [3]),
    .A4(\picorv32/latched_rd [4]),
    .A5(\picorv32/latched_rd [5]),
    .D(\picorv32/cpuregs_wrdata [22]),
    .DPRA0(\picorv32/decoded_imm_uj [11]),
    .DPRA1(\picorv32/decoded_imm_uj [1]),
    .DPRA2(\picorv32/decoded_imm_uj [2]),
    .DPRA3(\picorv32/decoded_imm_uj [3]),
    .DPRA4(\picorv32/decoded_imm_uj [4]),
    .DPRA5(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(\picorv32/resetn_latched_rd[5]_AND_765_o ),
    .SPO(\NLW_picorv32/Mram_cpuregs123_SPO_UNCONNECTED ),
    .DPO(\picorv32/decoded_rs2[5]_read_port_357_OUT<22> )
  );
  RAM64X1D #(
    .INIT ( 64'h0000000000000000 ))
  \picorv32/Mram_cpuregs122  (
    .A0(\picorv32/latched_rd [0]),
    .A1(\picorv32/latched_rd [1]),
    .A2(\picorv32/latched_rd [2]),
    .A3(\picorv32/latched_rd [3]),
    .A4(\picorv32/latched_rd [4]),
    .A5(\picorv32/latched_rd [5]),
    .D(\picorv32/cpuregs_wrdata [21]),
    .DPRA0(\picorv32/decoded_imm_uj [11]),
    .DPRA1(\picorv32/decoded_imm_uj [1]),
    .DPRA2(\picorv32/decoded_imm_uj [2]),
    .DPRA3(\picorv32/decoded_imm_uj [3]),
    .DPRA4(\picorv32/decoded_imm_uj [4]),
    .DPRA5(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(\picorv32/resetn_latched_rd[5]_AND_765_o ),
    .SPO(\NLW_picorv32/Mram_cpuregs122_SPO_UNCONNECTED ),
    .DPO(\picorv32/decoded_rs2[5]_read_port_357_OUT<21> )
  );
  RAM64X1D #(
    .INIT ( 64'h0000000000000000 ))
  \picorv32/Mram_cpuregs121  (
    .A0(\picorv32/latched_rd [0]),
    .A1(\picorv32/latched_rd [1]),
    .A2(\picorv32/latched_rd [2]),
    .A3(\picorv32/latched_rd [3]),
    .A4(\picorv32/latched_rd [4]),
    .A5(\picorv32/latched_rd [5]),
    .D(\picorv32/cpuregs_wrdata [20]),
    .DPRA0(\picorv32/decoded_imm_uj [11]),
    .DPRA1(\picorv32/decoded_imm_uj [1]),
    .DPRA2(\picorv32/decoded_imm_uj [2]),
    .DPRA3(\picorv32/decoded_imm_uj [3]),
    .DPRA4(\picorv32/decoded_imm_uj [4]),
    .DPRA5(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(\picorv32/resetn_latched_rd[5]_AND_765_o ),
    .SPO(\NLW_picorv32/Mram_cpuregs121_SPO_UNCONNECTED ),
    .DPO(\picorv32/decoded_rs2[5]_read_port_357_OUT<20> )
  );
  RAM64X1D #(
    .INIT ( 64'h0000000000000000 ))
  \picorv32/Mram_cpuregs120  (
    .A0(\picorv32/latched_rd [0]),
    .A1(\picorv32/latched_rd [1]),
    .A2(\picorv32/latched_rd [2]),
    .A3(\picorv32/latched_rd [3]),
    .A4(\picorv32/latched_rd [4]),
    .A5(\picorv32/latched_rd [5]),
    .D(\picorv32/cpuregs_wrdata [19]),
    .DPRA0(\picorv32/decoded_imm_uj [11]),
    .DPRA1(\picorv32/decoded_imm_uj [1]),
    .DPRA2(\picorv32/decoded_imm_uj [2]),
    .DPRA3(\picorv32/decoded_imm_uj [3]),
    .DPRA4(\picorv32/decoded_imm_uj [4]),
    .DPRA5(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(\picorv32/resetn_latched_rd[5]_AND_765_o ),
    .SPO(\NLW_picorv32/Mram_cpuregs120_SPO_UNCONNECTED ),
    .DPO(\picorv32/decoded_rs2[5]_read_port_357_OUT<19> )
  );
  RAM64X1D #(
    .INIT ( 64'h0000000000000000 ))
  \picorv32/Mram_cpuregs118  (
    .A0(\picorv32/latched_rd [0]),
    .A1(\picorv32/latched_rd [1]),
    .A2(\picorv32/latched_rd [2]),
    .A3(\picorv32/latched_rd [3]),
    .A4(\picorv32/latched_rd [4]),
    .A5(\picorv32/latched_rd [5]),
    .D(\picorv32/cpuregs_wrdata [17]),
    .DPRA0(\picorv32/decoded_imm_uj [11]),
    .DPRA1(\picorv32/decoded_imm_uj [1]),
    .DPRA2(\picorv32/decoded_imm_uj [2]),
    .DPRA3(\picorv32/decoded_imm_uj [3]),
    .DPRA4(\picorv32/decoded_imm_uj [4]),
    .DPRA5(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(\picorv32/resetn_latched_rd[5]_AND_765_o ),
    .SPO(\NLW_picorv32/Mram_cpuregs118_SPO_UNCONNECTED ),
    .DPO(\picorv32/decoded_rs2[5]_read_port_357_OUT<17> )
  );
  RAM64X1D #(
    .INIT ( 64'h0000000000000000 ))
  \picorv32/Mram_cpuregs117  (
    .A0(\picorv32/latched_rd [0]),
    .A1(\picorv32/latched_rd [1]),
    .A2(\picorv32/latched_rd [2]),
    .A3(\picorv32/latched_rd [3]),
    .A4(\picorv32/latched_rd [4]),
    .A5(\picorv32/latched_rd [5]),
    .D(\picorv32/cpuregs_wrdata [16]),
    .DPRA0(\picorv32/decoded_imm_uj [11]),
    .DPRA1(\picorv32/decoded_imm_uj [1]),
    .DPRA2(\picorv32/decoded_imm_uj [2]),
    .DPRA3(\picorv32/decoded_imm_uj [3]),
    .DPRA4(\picorv32/decoded_imm_uj [4]),
    .DPRA5(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(\picorv32/resetn_latched_rd[5]_AND_765_o ),
    .SPO(\NLW_picorv32/Mram_cpuregs117_SPO_UNCONNECTED ),
    .DPO(\picorv32/decoded_rs2[5]_read_port_357_OUT<16> )
  );
  RAM64X1D #(
    .INIT ( 64'h0000000000000000 ))
  \picorv32/Mram_cpuregs119  (
    .A0(\picorv32/latched_rd [0]),
    .A1(\picorv32/latched_rd [1]),
    .A2(\picorv32/latched_rd [2]),
    .A3(\picorv32/latched_rd [3]),
    .A4(\picorv32/latched_rd [4]),
    .A5(\picorv32/latched_rd [5]),
    .D(\picorv32/cpuregs_wrdata [18]),
    .DPRA0(\picorv32/decoded_imm_uj [11]),
    .DPRA1(\picorv32/decoded_imm_uj [1]),
    .DPRA2(\picorv32/decoded_imm_uj [2]),
    .DPRA3(\picorv32/decoded_imm_uj [3]),
    .DPRA4(\picorv32/decoded_imm_uj [4]),
    .DPRA5(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(\picorv32/resetn_latched_rd[5]_AND_765_o ),
    .SPO(\NLW_picorv32/Mram_cpuregs119_SPO_UNCONNECTED ),
    .DPO(\picorv32/decoded_rs2[5]_read_port_357_OUT<18> )
  );
  RAM64X1D #(
    .INIT ( 64'h0000000000000000 ))
  \picorv32/Mram_cpuregs116  (
    .A0(\picorv32/latched_rd [0]),
    .A1(\picorv32/latched_rd [1]),
    .A2(\picorv32/latched_rd [2]),
    .A3(\picorv32/latched_rd [3]),
    .A4(\picorv32/latched_rd [4]),
    .A5(\picorv32/latched_rd [5]),
    .D(\picorv32/cpuregs_wrdata [15]),
    .DPRA0(\picorv32/decoded_imm_uj [11]),
    .DPRA1(\picorv32/decoded_imm_uj [1]),
    .DPRA2(\picorv32/decoded_imm_uj [2]),
    .DPRA3(\picorv32/decoded_imm_uj [3]),
    .DPRA4(\picorv32/decoded_imm_uj [4]),
    .DPRA5(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(\picorv32/resetn_latched_rd[5]_AND_765_o ),
    .SPO(\NLW_picorv32/Mram_cpuregs116_SPO_UNCONNECTED ),
    .DPO(\picorv32/decoded_rs2[5]_read_port_357_OUT<15> )
  );
  RAM64X1D #(
    .INIT ( 64'h0000000000000000 ))
  \picorv32/Mram_cpuregs115  (
    .A0(\picorv32/latched_rd [0]),
    .A1(\picorv32/latched_rd [1]),
    .A2(\picorv32/latched_rd [2]),
    .A3(\picorv32/latched_rd [3]),
    .A4(\picorv32/latched_rd [4]),
    .A5(\picorv32/latched_rd [5]),
    .D(\picorv32/cpuregs_wrdata [14]),
    .DPRA0(\picorv32/decoded_imm_uj [11]),
    .DPRA1(\picorv32/decoded_imm_uj [1]),
    .DPRA2(\picorv32/decoded_imm_uj [2]),
    .DPRA3(\picorv32/decoded_imm_uj [3]),
    .DPRA4(\picorv32/decoded_imm_uj [4]),
    .DPRA5(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(\picorv32/resetn_latched_rd[5]_AND_765_o ),
    .SPO(\NLW_picorv32/Mram_cpuregs115_SPO_UNCONNECTED ),
    .DPO(\picorv32/decoded_rs2[5]_read_port_357_OUT<14> )
  );
  RAM64X1D #(
    .INIT ( 64'h0000000000000000 ))
  \picorv32/Mram_cpuregs114  (
    .A0(\picorv32/latched_rd [0]),
    .A1(\picorv32/latched_rd [1]),
    .A2(\picorv32/latched_rd [2]),
    .A3(\picorv32/latched_rd [3]),
    .A4(\picorv32/latched_rd [4]),
    .A5(\picorv32/latched_rd [5]),
    .D(\picorv32/cpuregs_wrdata [13]),
    .DPRA0(\picorv32/decoded_imm_uj [11]),
    .DPRA1(\picorv32/decoded_imm_uj [1]),
    .DPRA2(\picorv32/decoded_imm_uj [2]),
    .DPRA3(\picorv32/decoded_imm_uj [3]),
    .DPRA4(\picorv32/decoded_imm_uj [4]),
    .DPRA5(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(\picorv32/resetn_latched_rd[5]_AND_765_o ),
    .SPO(\NLW_picorv32/Mram_cpuregs114_SPO_UNCONNECTED ),
    .DPO(\picorv32/decoded_rs2[5]_read_port_357_OUT<13> )
  );
  RAM64X1D #(
    .INIT ( 64'h0000000000000000 ))
  \picorv32/Mram_cpuregs113  (
    .A0(\picorv32/latched_rd [0]),
    .A1(\picorv32/latched_rd [1]),
    .A2(\picorv32/latched_rd [2]),
    .A3(\picorv32/latched_rd [3]),
    .A4(\picorv32/latched_rd [4]),
    .A5(\picorv32/latched_rd [5]),
    .D(\picorv32/cpuregs_wrdata [12]),
    .DPRA0(\picorv32/decoded_imm_uj [11]),
    .DPRA1(\picorv32/decoded_imm_uj [1]),
    .DPRA2(\picorv32/decoded_imm_uj [2]),
    .DPRA3(\picorv32/decoded_imm_uj [3]),
    .DPRA4(\picorv32/decoded_imm_uj [4]),
    .DPRA5(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(\picorv32/resetn_latched_rd[5]_AND_765_o ),
    .SPO(\NLW_picorv32/Mram_cpuregs113_SPO_UNCONNECTED ),
    .DPO(\picorv32/decoded_rs2[5]_read_port_357_OUT<12> )
  );
  RAM64X1D #(
    .INIT ( 64'h0000000000000000 ))
  \picorv32/Mram_cpuregs111  (
    .A0(\picorv32/latched_rd [0]),
    .A1(\picorv32/latched_rd [1]),
    .A2(\picorv32/latched_rd [2]),
    .A3(\picorv32/latched_rd [3]),
    .A4(\picorv32/latched_rd [4]),
    .A5(\picorv32/latched_rd [5]),
    .D(\picorv32/cpuregs_wrdata [10]),
    .DPRA0(\picorv32/decoded_imm_uj [11]),
    .DPRA1(\picorv32/decoded_imm_uj [1]),
    .DPRA2(\picorv32/decoded_imm_uj [2]),
    .DPRA3(\picorv32/decoded_imm_uj [3]),
    .DPRA4(\picorv32/decoded_imm_uj [4]),
    .DPRA5(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(\picorv32/resetn_latched_rd[5]_AND_765_o ),
    .SPO(\NLW_picorv32/Mram_cpuregs111_SPO_UNCONNECTED ),
    .DPO(\picorv32/decoded_rs2[5]_read_port_357_OUT<10> )
  );
  RAM64X1D #(
    .INIT ( 64'h0000000000000000 ))
  \picorv32/Mram_cpuregs110  (
    .A0(\picorv32/latched_rd [0]),
    .A1(\picorv32/latched_rd [1]),
    .A2(\picorv32/latched_rd [2]),
    .A3(\picorv32/latched_rd [3]),
    .A4(\picorv32/latched_rd [4]),
    .A5(\picorv32/latched_rd [5]),
    .D(\picorv32/cpuregs_wrdata [9]),
    .DPRA0(\picorv32/decoded_imm_uj [11]),
    .DPRA1(\picorv32/decoded_imm_uj [1]),
    .DPRA2(\picorv32/decoded_imm_uj [2]),
    .DPRA3(\picorv32/decoded_imm_uj [3]),
    .DPRA4(\picorv32/decoded_imm_uj [4]),
    .DPRA5(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(\picorv32/resetn_latched_rd[5]_AND_765_o ),
    .SPO(\NLW_picorv32/Mram_cpuregs110_SPO_UNCONNECTED ),
    .DPO(\picorv32/decoded_rs2[5]_read_port_357_OUT<9> )
  );
  RAM64X1D #(
    .INIT ( 64'h0000000000000000 ))
  \picorv32/Mram_cpuregs112  (
    .A0(\picorv32/latched_rd [0]),
    .A1(\picorv32/latched_rd [1]),
    .A2(\picorv32/latched_rd [2]),
    .A3(\picorv32/latched_rd [3]),
    .A4(\picorv32/latched_rd [4]),
    .A5(\picorv32/latched_rd [5]),
    .D(\picorv32/cpuregs_wrdata [11]),
    .DPRA0(\picorv32/decoded_imm_uj [11]),
    .DPRA1(\picorv32/decoded_imm_uj [1]),
    .DPRA2(\picorv32/decoded_imm_uj [2]),
    .DPRA3(\picorv32/decoded_imm_uj [3]),
    .DPRA4(\picorv32/decoded_imm_uj [4]),
    .DPRA5(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(\picorv32/resetn_latched_rd[5]_AND_765_o ),
    .SPO(\NLW_picorv32/Mram_cpuregs112_SPO_UNCONNECTED ),
    .DPO(\picorv32/decoded_rs2[5]_read_port_357_OUT<11> )
  );
  RAM64X1D #(
    .INIT ( 64'h0000000000000000 ))
  \picorv32/Mram_cpuregs19  (
    .A0(\picorv32/latched_rd [0]),
    .A1(\picorv32/latched_rd [1]),
    .A2(\picorv32/latched_rd [2]),
    .A3(\picorv32/latched_rd [3]),
    .A4(\picorv32/latched_rd [4]),
    .A5(\picorv32/latched_rd [5]),
    .D(\picorv32/cpuregs_wrdata [8]),
    .DPRA0(\picorv32/decoded_imm_uj [11]),
    .DPRA1(\picorv32/decoded_imm_uj [1]),
    .DPRA2(\picorv32/decoded_imm_uj [2]),
    .DPRA3(\picorv32/decoded_imm_uj [3]),
    .DPRA4(\picorv32/decoded_imm_uj [4]),
    .DPRA5(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(\picorv32/resetn_latched_rd[5]_AND_765_o ),
    .SPO(\NLW_picorv32/Mram_cpuregs19_SPO_UNCONNECTED ),
    .DPO(\picorv32/decoded_rs2[5]_read_port_357_OUT<8> )
  );
  RAM64X1D #(
    .INIT ( 64'h0000000000000000 ))
  \picorv32/Mram_cpuregs18  (
    .A0(\picorv32/latched_rd [0]),
    .A1(\picorv32/latched_rd [1]),
    .A2(\picorv32/latched_rd [2]),
    .A3(\picorv32/latched_rd [3]),
    .A4(\picorv32/latched_rd [4]),
    .A5(\picorv32/latched_rd [5]),
    .D(\picorv32/cpuregs_wrdata [7]),
    .DPRA0(\picorv32/decoded_imm_uj [11]),
    .DPRA1(\picorv32/decoded_imm_uj [1]),
    .DPRA2(\picorv32/decoded_imm_uj [2]),
    .DPRA3(\picorv32/decoded_imm_uj [3]),
    .DPRA4(\picorv32/decoded_imm_uj [4]),
    .DPRA5(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(\picorv32/resetn_latched_rd[5]_AND_765_o ),
    .SPO(\NLW_picorv32/Mram_cpuregs18_SPO_UNCONNECTED ),
    .DPO(\picorv32/decoded_rs2[5]_read_port_357_OUT<7> )
  );
  RAM64X1D #(
    .INIT ( 64'h0000000000000000 ))
  \picorv32/Mram_cpuregs17  (
    .A0(\picorv32/latched_rd [0]),
    .A1(\picorv32/latched_rd [1]),
    .A2(\picorv32/latched_rd [2]),
    .A3(\picorv32/latched_rd [3]),
    .A4(\picorv32/latched_rd [4]),
    .A5(\picorv32/latched_rd [5]),
    .D(\picorv32/cpuregs_wrdata [6]),
    .DPRA0(\picorv32/decoded_imm_uj [11]),
    .DPRA1(\picorv32/decoded_imm_uj [1]),
    .DPRA2(\picorv32/decoded_imm_uj [2]),
    .DPRA3(\picorv32/decoded_imm_uj [3]),
    .DPRA4(\picorv32/decoded_imm_uj [4]),
    .DPRA5(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(\picorv32/resetn_latched_rd[5]_AND_765_o ),
    .SPO(\NLW_picorv32/Mram_cpuregs17_SPO_UNCONNECTED ),
    .DPO(\picorv32/decoded_rs2[5]_read_port_357_OUT<6> )
  );
  RAM64X1D #(
    .INIT ( 64'h0000000000000000 ))
  \picorv32/Mram_cpuregs16  (
    .A0(\picorv32/latched_rd [0]),
    .A1(\picorv32/latched_rd [1]),
    .A2(\picorv32/latched_rd [2]),
    .A3(\picorv32/latched_rd [3]),
    .A4(\picorv32/latched_rd [4]),
    .A5(\picorv32/latched_rd [5]),
    .D(\picorv32/cpuregs_wrdata [5]),
    .DPRA0(\picorv32/decoded_imm_uj [11]),
    .DPRA1(\picorv32/decoded_imm_uj [1]),
    .DPRA2(\picorv32/decoded_imm_uj [2]),
    .DPRA3(\picorv32/decoded_imm_uj [3]),
    .DPRA4(\picorv32/decoded_imm_uj [4]),
    .DPRA5(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(\picorv32/resetn_latched_rd[5]_AND_765_o ),
    .SPO(\NLW_picorv32/Mram_cpuregs16_SPO_UNCONNECTED ),
    .DPO(\picorv32/decoded_rs2[5]_read_port_357_OUT<5> )
  );
  RAM64X1D #(
    .INIT ( 64'h0000000000000000 ))
  \picorv32/Mram_cpuregs14  (
    .A0(\picorv32/latched_rd [0]),
    .A1(\picorv32/latched_rd [1]),
    .A2(\picorv32/latched_rd [2]),
    .A3(\picorv32/latched_rd [3]),
    .A4(\picorv32/latched_rd [4]),
    .A5(\picorv32/latched_rd [5]),
    .D(\picorv32/cpuregs_wrdata [3]),
    .DPRA0(\picorv32/decoded_imm_uj [11]),
    .DPRA1(\picorv32/decoded_imm_uj [1]),
    .DPRA2(\picorv32/decoded_imm_uj [2]),
    .DPRA3(\picorv32/decoded_imm_uj [3]),
    .DPRA4(\picorv32/decoded_imm_uj [4]),
    .DPRA5(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(\picorv32/resetn_latched_rd[5]_AND_765_o ),
    .SPO(\NLW_picorv32/Mram_cpuregs14_SPO_UNCONNECTED ),
    .DPO(\picorv32/decoded_rs2[5]_read_port_357_OUT<3> )
  );
  RAM64X1D #(
    .INIT ( 64'h0000000000000000 ))
  \picorv32/Mram_cpuregs13  (
    .A0(\picorv32/latched_rd [0]),
    .A1(\picorv32/latched_rd [1]),
    .A2(\picorv32/latched_rd [2]),
    .A3(\picorv32/latched_rd [3]),
    .A4(\picorv32/latched_rd [4]),
    .A5(\picorv32/latched_rd [5]),
    .D(\picorv32/cpuregs_wrdata [2]),
    .DPRA0(\picorv32/decoded_imm_uj [11]),
    .DPRA1(\picorv32/decoded_imm_uj [1]),
    .DPRA2(\picorv32/decoded_imm_uj [2]),
    .DPRA3(\picorv32/decoded_imm_uj [3]),
    .DPRA4(\picorv32/decoded_imm_uj [4]),
    .DPRA5(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(\picorv32/resetn_latched_rd[5]_AND_765_o ),
    .SPO(\NLW_picorv32/Mram_cpuregs13_SPO_UNCONNECTED ),
    .DPO(\picorv32/decoded_rs2[5]_read_port_357_OUT<2> )
  );
  RAM64X1D #(
    .INIT ( 64'h0000000000000000 ))
  \picorv32/Mram_cpuregs15  (
    .A0(\picorv32/latched_rd [0]),
    .A1(\picorv32/latched_rd [1]),
    .A2(\picorv32/latched_rd [2]),
    .A3(\picorv32/latched_rd [3]),
    .A4(\picorv32/latched_rd [4]),
    .A5(\picorv32/latched_rd [5]),
    .D(\picorv32/cpuregs_wrdata [4]),
    .DPRA0(\picorv32/decoded_imm_uj [11]),
    .DPRA1(\picorv32/decoded_imm_uj [1]),
    .DPRA2(\picorv32/decoded_imm_uj [2]),
    .DPRA3(\picorv32/decoded_imm_uj [3]),
    .DPRA4(\picorv32/decoded_imm_uj [4]),
    .DPRA5(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(\picorv32/resetn_latched_rd[5]_AND_765_o ),
    .SPO(\NLW_picorv32/Mram_cpuregs15_SPO_UNCONNECTED ),
    .DPO(\picorv32/decoded_rs2[5]_read_port_357_OUT<4> )
  );
  RAM64X1D #(
    .INIT ( 64'h0000000000000000 ))
  \picorv32/Mram_cpuregs12  (
    .A0(\picorv32/latched_rd [0]),
    .A1(\picorv32/latched_rd [1]),
    .A2(\picorv32/latched_rd [2]),
    .A3(\picorv32/latched_rd [3]),
    .A4(\picorv32/latched_rd [4]),
    .A5(\picorv32/latched_rd [5]),
    .D(\picorv32/cpuregs_wrdata [1]),
    .DPRA0(\picorv32/decoded_imm_uj [11]),
    .DPRA1(\picorv32/decoded_imm_uj [1]),
    .DPRA2(\picorv32/decoded_imm_uj [2]),
    .DPRA3(\picorv32/decoded_imm_uj [3]),
    .DPRA4(\picorv32/decoded_imm_uj [4]),
    .DPRA5(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(\picorv32/resetn_latched_rd[5]_AND_765_o ),
    .SPO(\NLW_picorv32/Mram_cpuregs12_SPO_UNCONNECTED ),
    .DPO(\picorv32/decoded_rs2[5]_read_port_357_OUT<1> )
  );
  RAM64X1D #(
    .INIT ( 64'h0000000000000000 ))
  \picorv32/Mram_cpuregs11  (
    .A0(\picorv32/latched_rd [0]),
    .A1(\picorv32/latched_rd [1]),
    .A2(\picorv32/latched_rd [2]),
    .A3(\picorv32/latched_rd [3]),
    .A4(\picorv32/latched_rd [4]),
    .A5(\picorv32/latched_rd [5]),
    .D(\picorv32/cpuregs_wrdata [0]),
    .DPRA0(\picorv32/decoded_imm_uj [11]),
    .DPRA1(\picorv32/decoded_imm_uj [1]),
    .DPRA2(\picorv32/decoded_imm_uj [2]),
    .DPRA3(\picorv32/decoded_imm_uj [3]),
    .DPRA4(\picorv32/decoded_imm_uj [4]),
    .DPRA5(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(\picorv32/resetn_latched_rd[5]_AND_765_o ),
    .SPO(\NLW_picorv32/Mram_cpuregs11_SPO_UNCONNECTED ),
    .DPO(\picorv32/decoded_rs2[5]_read_port_357_OUT<0> )
  );
  FDE   \picorv32/mem_addr_31  (
    .C(sys_clk),
    .CE(\picorv32/_n1333_inv_5306 ),
    .D(\picorv32/mem_la_addr [31]),
    .Q(\picorv32/mem_addr [31])
  );
  FDE   \picorv32/mem_addr_30  (
    .C(sys_clk),
    .CE(\picorv32/_n1333_inv_5306 ),
    .D(\picorv32/mem_la_addr [30]),
    .Q(\picorv32/mem_addr [30])
  );
  FDE   \picorv32/mem_addr_29  (
    .C(sys_clk),
    .CE(\picorv32/_n1333_inv_5306 ),
    .D(\picorv32/mem_la_addr [29]),
    .Q(\picorv32/mem_addr [29])
  );
  FDE   \picorv32/mem_addr_28  (
    .C(sys_clk),
    .CE(\picorv32/_n1333_inv_5306 ),
    .D(\picorv32/mem_la_addr [28]),
    .Q(\picorv32/mem_addr [28])
  );
  FDE   \picorv32/mem_addr_27  (
    .C(sys_clk),
    .CE(\picorv32/_n1333_inv_5306 ),
    .D(\picorv32/mem_la_addr [27]),
    .Q(\picorv32/mem_addr [27])
  );
  FDE   \picorv32/mem_addr_26  (
    .C(sys_clk),
    .CE(\picorv32/_n1333_inv_5306 ),
    .D(\picorv32/mem_la_addr [26]),
    .Q(\picorv32/mem_addr [26])
  );
  FDE   \picorv32/mem_addr_25  (
    .C(sys_clk),
    .CE(\picorv32/_n1333_inv_5306 ),
    .D(\picorv32/mem_la_addr [25]),
    .Q(\picorv32/mem_addr [25])
  );
  FDE   \picorv32/mem_addr_24  (
    .C(sys_clk),
    .CE(\picorv32/_n1333_inv_5306 ),
    .D(\picorv32/mem_la_addr [24]),
    .Q(\picorv32/mem_addr [24])
  );
  FDE   \picorv32/mem_addr_23  (
    .C(sys_clk),
    .CE(\picorv32/_n1333_inv_5306 ),
    .D(\picorv32/mem_la_addr [23]),
    .Q(\picorv32/mem_addr [23])
  );
  FDE   \picorv32/mem_addr_22  (
    .C(sys_clk),
    .CE(\picorv32/_n1333_inv_5306 ),
    .D(\picorv32/mem_la_addr [22]),
    .Q(\picorv32/mem_addr [22])
  );
  FDE   \picorv32/mem_addr_21  (
    .C(sys_clk),
    .CE(\picorv32/_n1333_inv_5306 ),
    .D(\picorv32/mem_la_addr [21]),
    .Q(\picorv32/mem_addr [21])
  );
  FDE   \picorv32/mem_addr_20  (
    .C(sys_clk),
    .CE(\picorv32/_n1333_inv_5306 ),
    .D(\picorv32/mem_la_addr [20]),
    .Q(\picorv32/mem_addr [20])
  );
  FDE   \picorv32/mem_addr_19  (
    .C(sys_clk),
    .CE(\picorv32/_n1333_inv_5306 ),
    .D(\picorv32/mem_la_addr [19]),
    .Q(\picorv32/mem_addr [19])
  );
  FDE   \picorv32/mem_addr_18  (
    .C(sys_clk),
    .CE(\picorv32/_n1333_inv_5306 ),
    .D(\picorv32/mem_la_addr [18]),
    .Q(\picorv32/mem_addr [18])
  );
  FDE   \picorv32/mem_addr_17  (
    .C(sys_clk),
    .CE(\picorv32/_n1333_inv_5306 ),
    .D(\picorv32/mem_la_addr [17]),
    .Q(\picorv32/mem_addr [17])
  );
  FDE   \picorv32/mem_addr_16  (
    .C(sys_clk),
    .CE(\picorv32/_n1333_inv_5306 ),
    .D(\picorv32/mem_la_addr [16]),
    .Q(\picorv32/mem_addr [16])
  );
  FDE   \picorv32/mem_addr_15  (
    .C(sys_clk),
    .CE(\picorv32/_n1333_inv_5306 ),
    .D(\picorv32/mem_la_addr [15]),
    .Q(\picorv32/mem_addr [15])
  );
  FDE   \picorv32/mem_addr_14  (
    .C(sys_clk),
    .CE(\picorv32/_n1333_inv_5306 ),
    .D(\picorv32/mem_la_addr [14]),
    .Q(\picorv32/mem_addr [14])
  );
  FDE   \picorv32/mem_addr_13  (
    .C(sys_clk),
    .CE(\picorv32/_n1333_inv_5306 ),
    .D(\picorv32/mem_la_addr [13]),
    .Q(\picorv32/mem_addr [13])
  );
  FDE   \picorv32/mem_addr_12  (
    .C(sys_clk),
    .CE(\picorv32/_n1333_inv_5306 ),
    .D(\picorv32/mem_la_addr [12]),
    .Q(\picorv32/mem_addr [12])
  );
  FDE   \picorv32/mem_addr_11  (
    .C(sys_clk),
    .CE(\picorv32/_n1333_inv_5306 ),
    .D(\picorv32/mem_la_addr [11]),
    .Q(\picorv32/mem_addr [11])
  );
  FDE   \picorv32/mem_addr_10  (
    .C(sys_clk),
    .CE(\picorv32/_n1333_inv_5306 ),
    .D(\picorv32/mem_la_addr [10]),
    .Q(\picorv32/mem_addr [10])
  );
  FDE   \picorv32/mem_addr_9  (
    .C(sys_clk),
    .CE(\picorv32/_n1333_inv_5306 ),
    .D(\picorv32/mem_la_addr [9]),
    .Q(\picorv32/mem_addr [9])
  );
  FDE   \picorv32/mem_addr_8  (
    .C(sys_clk),
    .CE(\picorv32/_n1333_inv_5306 ),
    .D(\picorv32/mem_la_addr [8]),
    .Q(\picorv32/mem_addr [8])
  );
  FDE   \picorv32/mem_addr_7  (
    .C(sys_clk),
    .CE(\picorv32/_n1333_inv_5306 ),
    .D(\picorv32/mem_la_addr [7]),
    .Q(\picorv32/mem_addr [7])
  );
  FDE   \picorv32/mem_addr_6  (
    .C(sys_clk),
    .CE(\picorv32/_n1333_inv_5306 ),
    .D(\picorv32/mem_la_addr [6]),
    .Q(\picorv32/mem_addr [6])
  );
  FDE   \picorv32/mem_addr_5  (
    .C(sys_clk),
    .CE(\picorv32/_n1333_inv_5306 ),
    .D(\picorv32/mem_la_addr [5]),
    .Q(\picorv32/mem_addr [5])
  );
  FDE   \picorv32/mem_addr_4  (
    .C(sys_clk),
    .CE(\picorv32/_n1333_inv_5306 ),
    .D(\picorv32/mem_la_addr [4]),
    .Q(\picorv32/mem_addr [4])
  );
  FDE   \picorv32/mem_addr_3  (
    .C(sys_clk),
    .CE(\picorv32/_n1333_inv_5306 ),
    .D(\picorv32/mem_la_addr [3]),
    .Q(\picorv32/mem_addr [3])
  );
  FDE   \picorv32/mem_addr_2  (
    .C(sys_clk),
    .CE(\picorv32/_n1333_inv_5306 ),
    .D(\picorv32/mem_la_addr [2]),
    .Q(\picorv32/mem_addr [2])
  );
  FDRE   \picorv32/mem_state_1  (
    .C(sys_clk),
    .CE(\picorv32/resetn_trap_OR_423_o_inv ),
    .D(\picorv32/mem_state[1]_mem_state[1]_wide_mux_53_OUT<1> ),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/mem_state [1])
  );
  FDE   \picorv32/reg_next_pc_31  (
    .C(sys_clk),
    .CE(\picorv32/_n1379_inv ),
    .D(\picorv32/cpu_state[7]_GND_2_o_mux_604_OUT<31> ),
    .Q(\picorv32/reg_next_pc [31])
  );
  FDE   \picorv32/reg_next_pc_30  (
    .C(sys_clk),
    .CE(\picorv32/_n1379_inv ),
    .D(\picorv32/cpu_state[7]_GND_2_o_mux_604_OUT<30> ),
    .Q(\picorv32/reg_next_pc [30])
  );
  FDE   \picorv32/reg_next_pc_29  (
    .C(sys_clk),
    .CE(\picorv32/_n1379_inv ),
    .D(\picorv32/cpu_state[7]_GND_2_o_mux_604_OUT<29> ),
    .Q(\picorv32/reg_next_pc [29])
  );
  FDE   \picorv32/reg_next_pc_28  (
    .C(sys_clk),
    .CE(\picorv32/_n1379_inv ),
    .D(\picorv32/cpu_state[7]_GND_2_o_mux_604_OUT<28> ),
    .Q(\picorv32/reg_next_pc [28])
  );
  FDE   \picorv32/reg_next_pc_27  (
    .C(sys_clk),
    .CE(\picorv32/_n1379_inv ),
    .D(\picorv32/cpu_state[7]_GND_2_o_mux_604_OUT<27> ),
    .Q(\picorv32/reg_next_pc [27])
  );
  FDE   \picorv32/reg_next_pc_26  (
    .C(sys_clk),
    .CE(\picorv32/_n1379_inv ),
    .D(\picorv32/cpu_state[7]_GND_2_o_mux_604_OUT<26> ),
    .Q(\picorv32/reg_next_pc [26])
  );
  FDE   \picorv32/reg_next_pc_25  (
    .C(sys_clk),
    .CE(\picorv32/_n1379_inv ),
    .D(\picorv32/cpu_state[7]_GND_2_o_mux_604_OUT<25> ),
    .Q(\picorv32/reg_next_pc [25])
  );
  FDE   \picorv32/reg_next_pc_24  (
    .C(sys_clk),
    .CE(\picorv32/_n1379_inv ),
    .D(\picorv32/cpu_state[7]_GND_2_o_mux_604_OUT<24> ),
    .Q(\picorv32/reg_next_pc [24])
  );
  FDE   \picorv32/reg_next_pc_23  (
    .C(sys_clk),
    .CE(\picorv32/_n1379_inv ),
    .D(\picorv32/cpu_state[7]_GND_2_o_mux_604_OUT<23> ),
    .Q(\picorv32/reg_next_pc [23])
  );
  FDE   \picorv32/reg_next_pc_22  (
    .C(sys_clk),
    .CE(\picorv32/_n1379_inv ),
    .D(\picorv32/cpu_state[7]_GND_2_o_mux_604_OUT<22> ),
    .Q(\picorv32/reg_next_pc [22])
  );
  FDE   \picorv32/reg_next_pc_21  (
    .C(sys_clk),
    .CE(\picorv32/_n1379_inv ),
    .D(\picorv32/cpu_state[7]_GND_2_o_mux_604_OUT<21> ),
    .Q(\picorv32/reg_next_pc [21])
  );
  FDE   \picorv32/reg_next_pc_20  (
    .C(sys_clk),
    .CE(\picorv32/_n1379_inv ),
    .D(\picorv32/cpu_state[7]_GND_2_o_mux_604_OUT<20> ),
    .Q(\picorv32/reg_next_pc [20])
  );
  FDE   \picorv32/reg_next_pc_19  (
    .C(sys_clk),
    .CE(\picorv32/_n1379_inv ),
    .D(\picorv32/cpu_state[7]_GND_2_o_mux_604_OUT<19> ),
    .Q(\picorv32/reg_next_pc [19])
  );
  FDE   \picorv32/reg_next_pc_18  (
    .C(sys_clk),
    .CE(\picorv32/_n1379_inv ),
    .D(\picorv32/cpu_state[7]_GND_2_o_mux_604_OUT<18> ),
    .Q(\picorv32/reg_next_pc [18])
  );
  FDE   \picorv32/reg_next_pc_17  (
    .C(sys_clk),
    .CE(\picorv32/_n1379_inv ),
    .D(\picorv32/cpu_state[7]_GND_2_o_mux_604_OUT<17> ),
    .Q(\picorv32/reg_next_pc [17])
  );
  FDE   \picorv32/reg_next_pc_16  (
    .C(sys_clk),
    .CE(\picorv32/_n1379_inv ),
    .D(\picorv32/cpu_state[7]_GND_2_o_mux_604_OUT<16> ),
    .Q(\picorv32/reg_next_pc [16])
  );
  FDE   \picorv32/reg_next_pc_15  (
    .C(sys_clk),
    .CE(\picorv32/_n1379_inv ),
    .D(\picorv32/cpu_state[7]_GND_2_o_mux_604_OUT<15> ),
    .Q(\picorv32/reg_next_pc [15])
  );
  FDE   \picorv32/reg_next_pc_14  (
    .C(sys_clk),
    .CE(\picorv32/_n1379_inv ),
    .D(\picorv32/cpu_state[7]_GND_2_o_mux_604_OUT<14> ),
    .Q(\picorv32/reg_next_pc [14])
  );
  FDE   \picorv32/reg_next_pc_13  (
    .C(sys_clk),
    .CE(\picorv32/_n1379_inv ),
    .D(\picorv32/cpu_state[7]_GND_2_o_mux_604_OUT<13> ),
    .Q(\picorv32/reg_next_pc [13])
  );
  FDE   \picorv32/reg_next_pc_12  (
    .C(sys_clk),
    .CE(\picorv32/_n1379_inv ),
    .D(\picorv32/cpu_state[7]_GND_2_o_mux_604_OUT<12> ),
    .Q(\picorv32/reg_next_pc [12])
  );
  FDE   \picorv32/reg_next_pc_11  (
    .C(sys_clk),
    .CE(\picorv32/_n1379_inv ),
    .D(\picorv32/cpu_state[7]_GND_2_o_mux_604_OUT<11> ),
    .Q(\picorv32/reg_next_pc [11])
  );
  FDE   \picorv32/reg_next_pc_10  (
    .C(sys_clk),
    .CE(\picorv32/_n1379_inv ),
    .D(\picorv32/cpu_state[7]_GND_2_o_mux_604_OUT<10> ),
    .Q(\picorv32/reg_next_pc [10])
  );
  FDE   \picorv32/reg_next_pc_9  (
    .C(sys_clk),
    .CE(\picorv32/_n1379_inv ),
    .D(\picorv32/cpu_state[7]_GND_2_o_mux_604_OUT<9> ),
    .Q(\picorv32/reg_next_pc [9])
  );
  FDE   \picorv32/reg_next_pc_8  (
    .C(sys_clk),
    .CE(\picorv32/_n1379_inv ),
    .D(\picorv32/cpu_state[7]_GND_2_o_mux_604_OUT<8> ),
    .Q(\picorv32/reg_next_pc [8])
  );
  FDE   \picorv32/reg_next_pc_7  (
    .C(sys_clk),
    .CE(\picorv32/_n1379_inv ),
    .D(\picorv32/cpu_state[7]_GND_2_o_mux_604_OUT<7> ),
    .Q(\picorv32/reg_next_pc [7])
  );
  FDE   \picorv32/reg_next_pc_6  (
    .C(sys_clk),
    .CE(\picorv32/_n1379_inv ),
    .D(\picorv32/cpu_state[7]_GND_2_o_mux_604_OUT<6> ),
    .Q(\picorv32/reg_next_pc [6])
  );
  FDE   \picorv32/reg_next_pc_5  (
    .C(sys_clk),
    .CE(\picorv32/_n1379_inv ),
    .D(\picorv32/cpu_state[7]_GND_2_o_mux_604_OUT<5> ),
    .Q(\picorv32/reg_next_pc [5])
  );
  FDE   \picorv32/reg_next_pc_4  (
    .C(sys_clk),
    .CE(\picorv32/_n1379_inv ),
    .D(\picorv32/cpu_state[7]_GND_2_o_mux_604_OUT<4> ),
    .Q(\picorv32/reg_next_pc [4])
  );
  FDE   \picorv32/reg_next_pc_3  (
    .C(sys_clk),
    .CE(\picorv32/_n1379_inv ),
    .D(\picorv32/cpu_state[7]_GND_2_o_mux_604_OUT<3> ),
    .Q(\picorv32/reg_next_pc [3])
  );
  FDE   \picorv32/reg_next_pc_2  (
    .C(sys_clk),
    .CE(\picorv32/_n1379_inv ),
    .D(\picorv32/cpu_state[7]_GND_2_o_mux_604_OUT<2> ),
    .Q(\picorv32/reg_next_pc [2])
  );
  FDE   \picorv32/reg_next_pc_1  (
    .C(sys_clk),
    .CE(\picorv32/_n1379_inv ),
    .D(\picorv32/cpu_state[7]_GND_2_o_mux_604_OUT<1> ),
    .Q(\picorv32/reg_next_pc [1])
  );
  FD   \picorv32/irq_pending_4  (
    .C(sys_clk),
    .D(\picorv32/cpu_state[7]_GND_2_o_mux_607_OUT<4> ),
    .Q(\picorv32/irq_pending [4])
  );
  FD   \picorv32/irq_pending_3  (
    .C(sys_clk),
    .D(\picorv32/cpu_state[7]_GND_2_o_mux_607_OUT<3> ),
    .Q(\picorv32/irq_pending [3])
  );
  FD   \picorv32/irq_pending_2  (
    .C(sys_clk),
    .D(\picorv32/cpu_state[7]_cpu_state[7]_MUX_2070_o ),
    .Q(\picorv32/irq_pending [2])
  );
  FD   \picorv32/irq_pending_1  (
    .C(sys_clk),
    .D(\picorv32/cpu_state[7]_GND_2_o_mux_607_OUT<1> ),
    .Q(\picorv32/irq_pending [1])
  );
  FD   \picorv32/irq_pending_0  (
    .C(sys_clk),
    .D(\picorv32/cpu_state[7]_GND_2_o_mux_607_OUT<0> ),
    .Q(\picorv32/irq_pending [0])
  );
  FDRE   \picorv32/timer_31  (
    .C(sys_clk),
    .CE(\picorv32/_n1459_inv ),
    .D(\picorv32/_n1284 [31]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/timer [31])
  );
  FDRE   \picorv32/timer_30  (
    .C(sys_clk),
    .CE(\picorv32/_n1459_inv ),
    .D(\picorv32/_n1284 [30]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/timer [30])
  );
  FDRE   \picorv32/timer_29  (
    .C(sys_clk),
    .CE(\picorv32/_n1459_inv ),
    .D(\picorv32/_n1284 [29]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/timer [29])
  );
  FDRE   \picorv32/timer_28  (
    .C(sys_clk),
    .CE(\picorv32/_n1459_inv ),
    .D(\picorv32/_n1284 [28]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/timer [28])
  );
  FDRE   \picorv32/timer_27  (
    .C(sys_clk),
    .CE(\picorv32/_n1459_inv ),
    .D(\picorv32/_n1284 [27]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/timer [27])
  );
  FDRE   \picorv32/timer_26  (
    .C(sys_clk),
    .CE(\picorv32/_n1459_inv ),
    .D(\picorv32/_n1284 [26]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/timer [26])
  );
  FDRE   \picorv32/timer_25  (
    .C(sys_clk),
    .CE(\picorv32/_n1459_inv ),
    .D(\picorv32/_n1284 [25]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/timer [25])
  );
  FDRE   \picorv32/timer_24  (
    .C(sys_clk),
    .CE(\picorv32/_n1459_inv ),
    .D(\picorv32/_n1284 [24]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/timer [24])
  );
  FDRE   \picorv32/timer_23  (
    .C(sys_clk),
    .CE(\picorv32/_n1459_inv ),
    .D(\picorv32/_n1284 [23]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/timer [23])
  );
  FDRE   \picorv32/timer_22  (
    .C(sys_clk),
    .CE(\picorv32/_n1459_inv ),
    .D(\picorv32/_n1284 [22]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/timer [22])
  );
  FDRE   \picorv32/timer_21  (
    .C(sys_clk),
    .CE(\picorv32/_n1459_inv ),
    .D(\picorv32/_n1284 [21]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/timer [21])
  );
  FDRE   \picorv32/timer_20  (
    .C(sys_clk),
    .CE(\picorv32/_n1459_inv ),
    .D(\picorv32/_n1284 [20]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/timer [20])
  );
  FDRE   \picorv32/timer_19  (
    .C(sys_clk),
    .CE(\picorv32/_n1459_inv ),
    .D(\picorv32/_n1284 [19]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/timer [19])
  );
  FDRE   \picorv32/timer_18  (
    .C(sys_clk),
    .CE(\picorv32/_n1459_inv ),
    .D(\picorv32/_n1284 [18]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/timer [18])
  );
  FDRE   \picorv32/timer_17  (
    .C(sys_clk),
    .CE(\picorv32/_n1459_inv ),
    .D(\picorv32/_n1284 [17]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/timer [17])
  );
  FDRE   \picorv32/timer_16  (
    .C(sys_clk),
    .CE(\picorv32/_n1459_inv ),
    .D(\picorv32/_n1284 [16]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/timer [16])
  );
  FDRE   \picorv32/timer_15  (
    .C(sys_clk),
    .CE(\picorv32/_n1459_inv ),
    .D(\picorv32/_n1284 [15]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/timer [15])
  );
  FDRE   \picorv32/timer_14  (
    .C(sys_clk),
    .CE(\picorv32/_n1459_inv ),
    .D(\picorv32/_n1284 [14]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/timer [14])
  );
  FDRE   \picorv32/timer_13  (
    .C(sys_clk),
    .CE(\picorv32/_n1459_inv ),
    .D(\picorv32/_n1284 [13]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/timer [13])
  );
  FDRE   \picorv32/timer_12  (
    .C(sys_clk),
    .CE(\picorv32/_n1459_inv ),
    .D(\picorv32/_n1284 [12]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/timer [12])
  );
  FDRE   \picorv32/timer_11  (
    .C(sys_clk),
    .CE(\picorv32/_n1459_inv ),
    .D(\picorv32/_n1284 [11]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/timer [11])
  );
  FDRE   \picorv32/timer_10  (
    .C(sys_clk),
    .CE(\picorv32/_n1459_inv ),
    .D(\picorv32/_n1284 [10]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/timer [10])
  );
  FDRE   \picorv32/timer_9  (
    .C(sys_clk),
    .CE(\picorv32/_n1459_inv ),
    .D(\picorv32/_n1284 [9]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/timer [9])
  );
  FDRE   \picorv32/timer_8  (
    .C(sys_clk),
    .CE(\picorv32/_n1459_inv ),
    .D(\picorv32/_n1284 [8]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/timer [8])
  );
  FDRE   \picorv32/timer_7  (
    .C(sys_clk),
    .CE(\picorv32/_n1459_inv ),
    .D(\picorv32/_n1284 [7]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/timer [7])
  );
  FDRE   \picorv32/timer_6  (
    .C(sys_clk),
    .CE(\picorv32/_n1459_inv ),
    .D(\picorv32/_n1284 [6]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/timer [6])
  );
  FDRE   \picorv32/timer_5  (
    .C(sys_clk),
    .CE(\picorv32/_n1459_inv ),
    .D(\picorv32/_n1284 [5]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/timer [5])
  );
  FDRE   \picorv32/timer_4  (
    .C(sys_clk),
    .CE(\picorv32/_n1459_inv ),
    .D(\picorv32/_n1284 [4]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/timer [4])
  );
  FDRE   \picorv32/timer_3  (
    .C(sys_clk),
    .CE(\picorv32/_n1459_inv ),
    .D(\picorv32/_n1284 [3]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/timer [3])
  );
  FDRE   \picorv32/timer_2  (
    .C(sys_clk),
    .CE(\picorv32/_n1459_inv ),
    .D(\picorv32/_n1284 [2]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/timer [2])
  );
  FDRE   \picorv32/timer_1  (
    .C(sys_clk),
    .CE(\picorv32/_n1459_inv ),
    .D(\picorv32/_n1284 [1]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/timer [1])
  );
  FDRE   \picorv32/timer_0  (
    .C(sys_clk),
    .CE(\picorv32/_n1459_inv ),
    .D(\picorv32/_n1284 [0]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/timer [0])
  );
  FDR   \picorv32/trap  (
    .C(sys_clk),
    .D(\picorv32/cpu_state_FSM_FFd7_6169 ),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/trap_6566 )
  );
  FDSE   \picorv32/irq_mask_31  (
    .C(sys_clk),
    .CE(\picorv32/_n1504_inv ),
    .D(\picorv32/cpuregs_rs1 [31]),
    .S(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/irq_mask [31])
  );
  FDSE   \picorv32/irq_mask_30  (
    .C(sys_clk),
    .CE(\picorv32/_n1504_inv ),
    .D(\picorv32/cpuregs_rs1 [30]),
    .S(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/irq_mask [30])
  );
  FDSE   \picorv32/irq_mask_29  (
    .C(sys_clk),
    .CE(\picorv32/_n1504_inv ),
    .D(\picorv32/cpuregs_rs1 [29]),
    .S(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/irq_mask [29])
  );
  FDSE   \picorv32/irq_mask_28  (
    .C(sys_clk),
    .CE(\picorv32/_n1504_inv ),
    .D(\picorv32/cpuregs_rs1 [28]),
    .S(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/irq_mask [28])
  );
  FDSE   \picorv32/irq_mask_27  (
    .C(sys_clk),
    .CE(\picorv32/_n1504_inv ),
    .D(\picorv32/cpuregs_rs1 [27]),
    .S(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/irq_mask [27])
  );
  FDSE   \picorv32/irq_mask_26  (
    .C(sys_clk),
    .CE(\picorv32/_n1504_inv ),
    .D(\picorv32/cpuregs_rs1 [26]),
    .S(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/irq_mask [26])
  );
  FDSE   \picorv32/irq_mask_25  (
    .C(sys_clk),
    .CE(\picorv32/_n1504_inv ),
    .D(\picorv32/cpuregs_rs1 [25]),
    .S(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/irq_mask [25])
  );
  FDSE   \picorv32/irq_mask_24  (
    .C(sys_clk),
    .CE(\picorv32/_n1504_inv ),
    .D(\picorv32/cpuregs_rs1 [24]),
    .S(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/irq_mask [24])
  );
  FDSE   \picorv32/irq_mask_23  (
    .C(sys_clk),
    .CE(\picorv32/_n1504_inv ),
    .D(\picorv32/cpuregs_rs1 [23]),
    .S(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/irq_mask [23])
  );
  FDSE   \picorv32/irq_mask_22  (
    .C(sys_clk),
    .CE(\picorv32/_n1504_inv ),
    .D(\picorv32/cpuregs_rs1 [22]),
    .S(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/irq_mask [22])
  );
  FDSE   \picorv32/irq_mask_21  (
    .C(sys_clk),
    .CE(\picorv32/_n1504_inv ),
    .D(\picorv32/cpuregs_rs1 [21]),
    .S(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/irq_mask [21])
  );
  FDSE   \picorv32/irq_mask_20  (
    .C(sys_clk),
    .CE(\picorv32/_n1504_inv ),
    .D(\picorv32/cpuregs_rs1 [20]),
    .S(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/irq_mask [20])
  );
  FDSE   \picorv32/irq_mask_19  (
    .C(sys_clk),
    .CE(\picorv32/_n1504_inv ),
    .D(\picorv32/cpuregs_rs1 [19]),
    .S(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/irq_mask [19])
  );
  FDSE   \picorv32/irq_mask_18  (
    .C(sys_clk),
    .CE(\picorv32/_n1504_inv ),
    .D(\picorv32/cpuregs_rs1 [18]),
    .S(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/irq_mask [18])
  );
  FDSE   \picorv32/irq_mask_17  (
    .C(sys_clk),
    .CE(\picorv32/_n1504_inv ),
    .D(\picorv32/cpuregs_rs1 [17]),
    .S(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/irq_mask [17])
  );
  FDSE   \picorv32/irq_mask_16  (
    .C(sys_clk),
    .CE(\picorv32/_n1504_inv ),
    .D(\picorv32/cpuregs_rs1 [16]),
    .S(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/irq_mask [16])
  );
  FDSE   \picorv32/irq_mask_15  (
    .C(sys_clk),
    .CE(\picorv32/_n1504_inv ),
    .D(\picorv32/cpuregs_rs1 [15]),
    .S(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/irq_mask [15])
  );
  FDSE   \picorv32/irq_mask_14  (
    .C(sys_clk),
    .CE(\picorv32/_n1504_inv ),
    .D(\picorv32/cpuregs_rs1 [14]),
    .S(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/irq_mask [14])
  );
  FDSE   \picorv32/irq_mask_13  (
    .C(sys_clk),
    .CE(\picorv32/_n1504_inv ),
    .D(\picorv32/cpuregs_rs1 [13]),
    .S(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/irq_mask [13])
  );
  FDSE   \picorv32/irq_mask_12  (
    .C(sys_clk),
    .CE(\picorv32/_n1504_inv ),
    .D(\picorv32/cpuregs_rs1 [12]),
    .S(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/irq_mask [12])
  );
  FDSE   \picorv32/irq_mask_11  (
    .C(sys_clk),
    .CE(\picorv32/_n1504_inv ),
    .D(\picorv32/cpuregs_rs1 [11]),
    .S(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/irq_mask [11])
  );
  FDSE   \picorv32/irq_mask_10  (
    .C(sys_clk),
    .CE(\picorv32/_n1504_inv ),
    .D(\picorv32/cpuregs_rs1 [10]),
    .S(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/irq_mask [10])
  );
  FDSE   \picorv32/irq_mask_9  (
    .C(sys_clk),
    .CE(\picorv32/_n1504_inv ),
    .D(\picorv32/cpuregs_rs1 [9]),
    .S(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/irq_mask [9])
  );
  FDSE   \picorv32/irq_mask_8  (
    .C(sys_clk),
    .CE(\picorv32/_n1504_inv ),
    .D(\picorv32/cpuregs_rs1 [8]),
    .S(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/irq_mask [8])
  );
  FDSE   \picorv32/irq_mask_7  (
    .C(sys_clk),
    .CE(\picorv32/_n1504_inv ),
    .D(\picorv32/cpuregs_rs1 [7]),
    .S(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/irq_mask [7])
  );
  FDSE   \picorv32/irq_mask_6  (
    .C(sys_clk),
    .CE(\picorv32/_n1504_inv ),
    .D(\picorv32/cpuregs_rs1 [6]),
    .S(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/irq_mask [6])
  );
  FDSE   \picorv32/irq_mask_5  (
    .C(sys_clk),
    .CE(\picorv32/_n1504_inv ),
    .D(\picorv32/cpuregs_rs1 [5]),
    .S(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/irq_mask [5])
  );
  FDSE   \picorv32/irq_mask_4  (
    .C(sys_clk),
    .CE(\picorv32/_n1504_inv ),
    .D(\picorv32/cpuregs_rs1 [4]),
    .S(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/irq_mask [4])
  );
  FDSE   \picorv32/irq_mask_3  (
    .C(sys_clk),
    .CE(\picorv32/_n1504_inv ),
    .D(\picorv32/cpuregs_rs1 [3]),
    .S(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/irq_mask [3])
  );
  FDSE   \picorv32/irq_mask_2  (
    .C(sys_clk),
    .CE(\picorv32/_n1504_inv ),
    .D(\picorv32/cpuregs_rs1 [2]),
    .S(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/irq_mask [2])
  );
  FDSE   \picorv32/irq_mask_1  (
    .C(sys_clk),
    .CE(\picorv32/_n1504_inv ),
    .D(\picorv32/cpuregs_rs1 [1]),
    .S(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/irq_mask [1])
  );
  FDSE   \picorv32/irq_mask_0  (
    .C(sys_clk),
    .CE(\picorv32/_n1504_inv ),
    .D(\picorv32/cpuregs_rs1 [0]),
    .S(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/irq_mask [0])
  );
  FDE   \picorv32/decoded_rd_4  (
    .C(sys_clk),
    .CE(\picorv32/mem_do_rinst_mem_done_AND_682_o ),
    .D(\picorv32/mem_rdata_latched_noshuffle [11]),
    .Q(\picorv32/decoded_rd [4])
  );
  FDE   \picorv32/decoded_rd_3  (
    .C(sys_clk),
    .CE(\picorv32/mem_do_rinst_mem_done_AND_682_o ),
    .D(\picorv32/mem_rdata_latched_noshuffle [10]),
    .Q(\picorv32/decoded_rd [3])
  );
  FDE   \picorv32/decoded_rd_2  (
    .C(sys_clk),
    .CE(\picorv32/mem_do_rinst_mem_done_AND_682_o ),
    .D(\picorv32/mem_rdata_latched_noshuffle [9]),
    .Q(\picorv32/decoded_rd [2])
  );
  FDE   \picorv32/decoded_rd_1  (
    .C(sys_clk),
    .CE(\picorv32/mem_do_rinst_mem_done_AND_682_o ),
    .D(\picorv32/mem_rdata_latched_noshuffle [8]),
    .Q(\picorv32/decoded_rd [1])
  );
  FDE   \picorv32/decoded_rd_0  (
    .C(sys_clk),
    .CE(\picorv32/mem_do_rinst_mem_done_AND_682_o ),
    .D(\picorv32/mem_rdata_latched_noshuffle [7]),
    .Q(\picorv32/decoded_rd [0])
  );
  FDE   \picorv32/decoded_imm_uj_20  (
    .C(sys_clk),
    .CE(\picorv32/mem_do_rinst_mem_done_AND_682_o ),
    .D(\picorv32/mem_rdata_latched_noshuffle [31]),
    .Q(\picorv32/decoded_imm_uj [20])
  );
  FDE   \picorv32/decoded_imm_uj_19  (
    .C(sys_clk),
    .CE(\picorv32/mem_do_rinst_mem_done_AND_682_o ),
    .D(\picorv32/mem_rdata_latched_noshuffle [19]),
    .Q(\picorv32/decoded_imm_uj [19])
  );
  FDE   \picorv32/decoded_imm_uj_18  (
    .C(sys_clk),
    .CE(\picorv32/mem_do_rinst_mem_done_AND_682_o ),
    .D(\picorv32/mem_rdata_latched_noshuffle [18]),
    .Q(\picorv32/decoded_imm_uj [18])
  );
  FDE   \picorv32/decoded_imm_uj_17  (
    .C(sys_clk),
    .CE(\picorv32/mem_do_rinst_mem_done_AND_682_o ),
    .D(\picorv32/mem_rdata_latched_noshuffle [17]),
    .Q(\picorv32/decoded_imm_uj [17])
  );
  FDE   \picorv32/decoded_imm_uj_16  (
    .C(sys_clk),
    .CE(\picorv32/mem_do_rinst_mem_done_AND_682_o ),
    .D(\picorv32/mem_rdata_latched_noshuffle [16]),
    .Q(\picorv32/decoded_imm_uj [16])
  );
  FDE   \picorv32/decoded_imm_uj_15  (
    .C(sys_clk),
    .CE(\picorv32/mem_do_rinst_mem_done_AND_682_o ),
    .D(\picorv32/mem_rdata_latched_noshuffle [15]),
    .Q(\picorv32/decoded_imm_uj [15])
  );
  FDE   \picorv32/decoded_imm_uj_14  (
    .C(sys_clk),
    .CE(\picorv32/mem_do_rinst_mem_done_AND_682_o ),
    .D(\picorv32/mem_rdata_latched_noshuffle [14]),
    .Q(\picorv32/decoded_imm_uj [14])
  );
  FDE   \picorv32/decoded_imm_uj_13  (
    .C(sys_clk),
    .CE(\picorv32/mem_do_rinst_mem_done_AND_682_o ),
    .D(\picorv32/mem_rdata_latched_noshuffle [13]),
    .Q(\picorv32/decoded_imm_uj [13])
  );
  FDE   \picorv32/decoded_imm_uj_12  (
    .C(sys_clk),
    .CE(\picorv32/mem_do_rinst_mem_done_AND_682_o ),
    .D(\picorv32/mem_rdata_latched_noshuffle [12]),
    .Q(\picorv32/decoded_imm_uj [12])
  );
  FDE   \picorv32/decoded_imm_uj_11  (
    .C(sys_clk),
    .CE(\picorv32/mem_do_rinst_mem_done_AND_682_o ),
    .D(\picorv32/mem_rdata_latched_noshuffle [20]),
    .Q(\picorv32/decoded_imm_uj [11])
  );
  FDE   \picorv32/decoded_imm_uj_10  (
    .C(sys_clk),
    .CE(\picorv32/mem_do_rinst_mem_done_AND_682_o ),
    .D(\picorv32/mem_rdata_latched_noshuffle [30]),
    .Q(\picorv32/decoded_imm_uj [10])
  );
  FDE   \picorv32/decoded_imm_uj_9  (
    .C(sys_clk),
    .CE(\picorv32/mem_do_rinst_mem_done_AND_682_o ),
    .D(\picorv32/mem_rdata_latched_noshuffle [29]),
    .Q(\picorv32/decoded_imm_uj [9])
  );
  FDE   \picorv32/decoded_imm_uj_8  (
    .C(sys_clk),
    .CE(\picorv32/mem_do_rinst_mem_done_AND_682_o ),
    .D(\picorv32/mem_rdata_latched_noshuffle [28]),
    .Q(\picorv32/decoded_imm_uj [8])
  );
  FDE   \picorv32/decoded_imm_uj_7  (
    .C(sys_clk),
    .CE(\picorv32/mem_do_rinst_mem_done_AND_682_o ),
    .D(\picorv32/mem_rdata_latched_noshuffle [27]),
    .Q(\picorv32/decoded_imm_uj [7])
  );
  FDE   \picorv32/decoded_imm_uj_6  (
    .C(sys_clk),
    .CE(\picorv32/mem_do_rinst_mem_done_AND_682_o ),
    .D(\picorv32/mem_rdata_latched_noshuffle [26]),
    .Q(\picorv32/decoded_imm_uj [6])
  );
  FDE   \picorv32/decoded_imm_uj_5  (
    .C(sys_clk),
    .CE(\picorv32/mem_do_rinst_mem_done_AND_682_o ),
    .D(\picorv32/mem_rdata_latched_noshuffle [25]),
    .Q(\picorv32/decoded_imm_uj [5])
  );
  FDE   \picorv32/decoded_imm_uj_4  (
    .C(sys_clk),
    .CE(\picorv32/mem_do_rinst_mem_done_AND_682_o ),
    .D(\picorv32/mem_rdata_latched_noshuffle [24]),
    .Q(\picorv32/decoded_imm_uj [4])
  );
  FDE   \picorv32/decoded_imm_uj_3  (
    .C(sys_clk),
    .CE(\picorv32/mem_do_rinst_mem_done_AND_682_o ),
    .D(\picorv32/mem_rdata_latched_noshuffle [23]),
    .Q(\picorv32/decoded_imm_uj [3])
  );
  FDE   \picorv32/decoded_imm_uj_2  (
    .C(sys_clk),
    .CE(\picorv32/mem_do_rinst_mem_done_AND_682_o ),
    .D(\picorv32/mem_rdata_latched_noshuffle [22]),
    .Q(\picorv32/decoded_imm_uj [2])
  );
  FDE   \picorv32/decoded_imm_uj_1  (
    .C(sys_clk),
    .CE(\picorv32/mem_do_rinst_mem_done_AND_682_o ),
    .D(\picorv32/mem_rdata_latched_noshuffle [21]),
    .Q(\picorv32/decoded_imm_uj [1])
  );
  FDE   \picorv32/mem_wdata_31  (
    .C(sys_clk),
    .CE(\picorv32/_n1337_inv ),
    .D(\picorv32/mem_la_wdata [31]),
    .Q(\picorv32/mem_wdata [31])
  );
  FDE   \picorv32/mem_wdata_30  (
    .C(sys_clk),
    .CE(\picorv32/_n1337_inv ),
    .D(\picorv32/mem_la_wdata [30]),
    .Q(\picorv32/mem_wdata [30])
  );
  FDE   \picorv32/mem_wdata_29  (
    .C(sys_clk),
    .CE(\picorv32/_n1337_inv ),
    .D(\picorv32/mem_la_wdata [29]),
    .Q(\picorv32/mem_wdata [29])
  );
  FDE   \picorv32/mem_wdata_28  (
    .C(sys_clk),
    .CE(\picorv32/_n1337_inv ),
    .D(\picorv32/mem_la_wdata [28]),
    .Q(\picorv32/mem_wdata [28])
  );
  FDE   \picorv32/mem_wdata_27  (
    .C(sys_clk),
    .CE(\picorv32/_n1337_inv ),
    .D(\picorv32/mem_la_wdata [27]),
    .Q(\picorv32/mem_wdata [27])
  );
  FDE   \picorv32/mem_wdata_26  (
    .C(sys_clk),
    .CE(\picorv32/_n1337_inv ),
    .D(\picorv32/mem_la_wdata [26]),
    .Q(\picorv32/mem_wdata [26])
  );
  FDE   \picorv32/mem_wdata_25  (
    .C(sys_clk),
    .CE(\picorv32/_n1337_inv ),
    .D(\picorv32/mem_la_wdata [25]),
    .Q(\picorv32/mem_wdata [25])
  );
  FDE   \picorv32/mem_wdata_24  (
    .C(sys_clk),
    .CE(\picorv32/_n1337_inv ),
    .D(\picorv32/mem_la_wdata [24]),
    .Q(\picorv32/mem_wdata [24])
  );
  FDE   \picorv32/mem_wdata_23  (
    .C(sys_clk),
    .CE(\picorv32/_n1337_inv ),
    .D(\picorv32/mem_la_wdata [23]),
    .Q(\picorv32/mem_wdata [23])
  );
  FDE   \picorv32/mem_wdata_22  (
    .C(sys_clk),
    .CE(\picorv32/_n1337_inv ),
    .D(\picorv32/mem_la_wdata [22]),
    .Q(\picorv32/mem_wdata [22])
  );
  FDE   \picorv32/mem_wdata_21  (
    .C(sys_clk),
    .CE(\picorv32/_n1337_inv ),
    .D(\picorv32/mem_la_wdata [21]),
    .Q(\picorv32/mem_wdata [21])
  );
  FDE   \picorv32/mem_wdata_20  (
    .C(sys_clk),
    .CE(\picorv32/_n1337_inv ),
    .D(\picorv32/mem_la_wdata [20]),
    .Q(\picorv32/mem_wdata [20])
  );
  FDE   \picorv32/mem_wdata_19  (
    .C(sys_clk),
    .CE(\picorv32/_n1337_inv ),
    .D(\picorv32/mem_la_wdata [19]),
    .Q(\picorv32/mem_wdata [19])
  );
  FDE   \picorv32/mem_wdata_18  (
    .C(sys_clk),
    .CE(\picorv32/_n1337_inv ),
    .D(\picorv32/mem_la_wdata [18]),
    .Q(\picorv32/mem_wdata [18])
  );
  FDE   \picorv32/mem_wdata_17  (
    .C(sys_clk),
    .CE(\picorv32/_n1337_inv ),
    .D(\picorv32/mem_la_wdata [17]),
    .Q(\picorv32/mem_wdata [17])
  );
  FDE   \picorv32/mem_wdata_16  (
    .C(sys_clk),
    .CE(\picorv32/_n1337_inv ),
    .D(\picorv32/mem_la_wdata [16]),
    .Q(\picorv32/mem_wdata [16])
  );
  FDE   \picorv32/mem_wdata_15  (
    .C(sys_clk),
    .CE(\picorv32/_n1337_inv ),
    .D(\picorv32/mem_la_wdata [15]),
    .Q(\picorv32/mem_wdata [15])
  );
  FDE   \picorv32/mem_wdata_14  (
    .C(sys_clk),
    .CE(\picorv32/_n1337_inv ),
    .D(\picorv32/mem_la_wdata [14]),
    .Q(\picorv32/mem_wdata [14])
  );
  FDE   \picorv32/mem_wdata_13  (
    .C(sys_clk),
    .CE(\picorv32/_n1337_inv ),
    .D(\picorv32/mem_la_wdata [13]),
    .Q(\picorv32/mem_wdata [13])
  );
  FDE   \picorv32/mem_wdata_12  (
    .C(sys_clk),
    .CE(\picorv32/_n1337_inv ),
    .D(\picorv32/mem_la_wdata [12]),
    .Q(\picorv32/mem_wdata [12])
  );
  FDE   \picorv32/mem_wdata_11  (
    .C(sys_clk),
    .CE(\picorv32/_n1337_inv ),
    .D(\picorv32/mem_la_wdata [11]),
    .Q(\picorv32/mem_wdata [11])
  );
  FDE   \picorv32/mem_wdata_10  (
    .C(sys_clk),
    .CE(\picorv32/_n1337_inv ),
    .D(\picorv32/mem_la_wdata [10]),
    .Q(\picorv32/mem_wdata [10])
  );
  FDE   \picorv32/mem_wdata_9  (
    .C(sys_clk),
    .CE(\picorv32/_n1337_inv ),
    .D(\picorv32/mem_la_wdata [9]),
    .Q(\picorv32/mem_wdata [9])
  );
  FDE   \picorv32/mem_wdata_8  (
    .C(sys_clk),
    .CE(\picorv32/_n1337_inv ),
    .D(\picorv32/mem_la_wdata [8]),
    .Q(\picorv32/mem_wdata [8])
  );
  FDE   \picorv32/mem_wdata_7  (
    .C(sys_clk),
    .CE(\picorv32/_n1337_inv ),
    .D(\picorv32/reg_op2_7_5497 ),
    .Q(\picorv32/mem_wdata [7])
  );
  FDE   \picorv32/mem_wdata_6  (
    .C(sys_clk),
    .CE(\picorv32/_n1337_inv ),
    .D(\picorv32/reg_op2_6_5496 ),
    .Q(\picorv32/mem_wdata [6])
  );
  FDE   \picorv32/mem_wdata_5  (
    .C(sys_clk),
    .CE(\picorv32/_n1337_inv ),
    .D(\picorv32/reg_op2_5_5495 ),
    .Q(\picorv32/mem_wdata [5])
  );
  FDE   \picorv32/mem_wdata_4  (
    .C(sys_clk),
    .CE(\picorv32/_n1337_inv ),
    .D(\picorv32/reg_op2_4_5494 ),
    .Q(\picorv32/mem_wdata [4])
  );
  FDE   \picorv32/mem_wdata_3  (
    .C(sys_clk),
    .CE(\picorv32/_n1337_inv ),
    .D(\picorv32/reg_op2_3_5493 ),
    .Q(\picorv32/mem_wdata [3])
  );
  FDE   \picorv32/mem_wdata_2  (
    .C(sys_clk),
    .CE(\picorv32/_n1337_inv ),
    .D(\picorv32/reg_op2_2_5492 ),
    .Q(\picorv32/mem_wdata [2])
  );
  FDE   \picorv32/mem_wdata_1  (
    .C(sys_clk),
    .CE(\picorv32/_n1337_inv ),
    .D(\picorv32/reg_op2_1_5491 ),
    .Q(\picorv32/mem_wdata [1])
  );
  FDE   \picorv32/mem_wdata_0  (
    .C(sys_clk),
    .CE(\picorv32/_n1337_inv ),
    .D(\picorv32/reg_op2_0_5490 ),
    .Q(\picorv32/mem_wdata [0])
  );
  FDRE   \picorv32/irq_delay  (
    .C(sys_clk),
    .CE(\picorv32/_n1469_inv ),
    .D(\picorv32/irq_active_6492 ),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/irq_delay_6207 )
  );
  FDE   \picorv32/reg_pc_31  (
    .C(sys_clk),
    .CE(\picorv32/_n1379_inv ),
    .D(\picorv32/cpu_state[7]_GND_2_o_mux_603_OUT<31> ),
    .Q(\picorv32/reg_pc [31])
  );
  FDE   \picorv32/reg_pc_30  (
    .C(sys_clk),
    .CE(\picorv32/_n1379_inv ),
    .D(\picorv32/cpu_state[7]_GND_2_o_mux_603_OUT<30> ),
    .Q(\picorv32/reg_pc [30])
  );
  FDE   \picorv32/reg_pc_29  (
    .C(sys_clk),
    .CE(\picorv32/_n1379_inv ),
    .D(\picorv32/cpu_state[7]_GND_2_o_mux_603_OUT<29> ),
    .Q(\picorv32/reg_pc [29])
  );
  FDE   \picorv32/reg_pc_28  (
    .C(sys_clk),
    .CE(\picorv32/_n1379_inv ),
    .D(\picorv32/cpu_state[7]_GND_2_o_mux_603_OUT<28> ),
    .Q(\picorv32/reg_pc [28])
  );
  FDE   \picorv32/reg_pc_27  (
    .C(sys_clk),
    .CE(\picorv32/_n1379_inv ),
    .D(\picorv32/cpu_state[7]_GND_2_o_mux_603_OUT<27> ),
    .Q(\picorv32/reg_pc [27])
  );
  FDE   \picorv32/reg_pc_26  (
    .C(sys_clk),
    .CE(\picorv32/_n1379_inv ),
    .D(\picorv32/cpu_state[7]_GND_2_o_mux_603_OUT<26> ),
    .Q(\picorv32/reg_pc [26])
  );
  FDE   \picorv32/reg_pc_25  (
    .C(sys_clk),
    .CE(\picorv32/_n1379_inv ),
    .D(\picorv32/cpu_state[7]_GND_2_o_mux_603_OUT<25> ),
    .Q(\picorv32/reg_pc [25])
  );
  FDE   \picorv32/reg_pc_24  (
    .C(sys_clk),
    .CE(\picorv32/_n1379_inv ),
    .D(\picorv32/cpu_state[7]_GND_2_o_mux_603_OUT<24> ),
    .Q(\picorv32/reg_pc [24])
  );
  FDE   \picorv32/reg_pc_23  (
    .C(sys_clk),
    .CE(\picorv32/_n1379_inv ),
    .D(\picorv32/cpu_state[7]_GND_2_o_mux_603_OUT<23> ),
    .Q(\picorv32/reg_pc [23])
  );
  FDE   \picorv32/reg_pc_22  (
    .C(sys_clk),
    .CE(\picorv32/_n1379_inv ),
    .D(\picorv32/cpu_state[7]_GND_2_o_mux_603_OUT<22> ),
    .Q(\picorv32/reg_pc [22])
  );
  FDE   \picorv32/reg_pc_21  (
    .C(sys_clk),
    .CE(\picorv32/_n1379_inv ),
    .D(\picorv32/cpu_state[7]_GND_2_o_mux_603_OUT<21> ),
    .Q(\picorv32/reg_pc [21])
  );
  FDE   \picorv32/reg_pc_20  (
    .C(sys_clk),
    .CE(\picorv32/_n1379_inv ),
    .D(\picorv32/cpu_state[7]_GND_2_o_mux_603_OUT<20> ),
    .Q(\picorv32/reg_pc [20])
  );
  FDE   \picorv32/reg_pc_19  (
    .C(sys_clk),
    .CE(\picorv32/_n1379_inv ),
    .D(\picorv32/cpu_state[7]_GND_2_o_mux_603_OUT<19> ),
    .Q(\picorv32/reg_pc [19])
  );
  FDE   \picorv32/reg_pc_18  (
    .C(sys_clk),
    .CE(\picorv32/_n1379_inv ),
    .D(\picorv32/cpu_state[7]_GND_2_o_mux_603_OUT<18> ),
    .Q(\picorv32/reg_pc [18])
  );
  FDE   \picorv32/reg_pc_17  (
    .C(sys_clk),
    .CE(\picorv32/_n1379_inv ),
    .D(\picorv32/cpu_state[7]_GND_2_o_mux_603_OUT<17> ),
    .Q(\picorv32/reg_pc [17])
  );
  FDE   \picorv32/reg_pc_16  (
    .C(sys_clk),
    .CE(\picorv32/_n1379_inv ),
    .D(\picorv32/cpu_state[7]_GND_2_o_mux_603_OUT<16> ),
    .Q(\picorv32/reg_pc [16])
  );
  FDE   \picorv32/reg_pc_15  (
    .C(sys_clk),
    .CE(\picorv32/_n1379_inv ),
    .D(\picorv32/cpu_state[7]_GND_2_o_mux_603_OUT<15> ),
    .Q(\picorv32/reg_pc [15])
  );
  FDE   \picorv32/reg_pc_14  (
    .C(sys_clk),
    .CE(\picorv32/_n1379_inv ),
    .D(\picorv32/cpu_state[7]_GND_2_o_mux_603_OUT<14> ),
    .Q(\picorv32/reg_pc [14])
  );
  FDE   \picorv32/reg_pc_13  (
    .C(sys_clk),
    .CE(\picorv32/_n1379_inv ),
    .D(\picorv32/cpu_state[7]_GND_2_o_mux_603_OUT<13> ),
    .Q(\picorv32/reg_pc [13])
  );
  FDE   \picorv32/reg_pc_12  (
    .C(sys_clk),
    .CE(\picorv32/_n1379_inv ),
    .D(\picorv32/cpu_state[7]_GND_2_o_mux_603_OUT<12> ),
    .Q(\picorv32/reg_pc [12])
  );
  FDE   \picorv32/reg_pc_11  (
    .C(sys_clk),
    .CE(\picorv32/_n1379_inv ),
    .D(\picorv32/cpu_state[7]_GND_2_o_mux_603_OUT<11> ),
    .Q(\picorv32/reg_pc [11])
  );
  FDE   \picorv32/reg_pc_10  (
    .C(sys_clk),
    .CE(\picorv32/_n1379_inv ),
    .D(\picorv32/cpu_state[7]_GND_2_o_mux_603_OUT<10> ),
    .Q(\picorv32/reg_pc [10])
  );
  FDE   \picorv32/reg_pc_9  (
    .C(sys_clk),
    .CE(\picorv32/_n1379_inv ),
    .D(\picorv32/cpu_state[7]_GND_2_o_mux_603_OUT<9> ),
    .Q(\picorv32/reg_pc [9])
  );
  FDE   \picorv32/reg_pc_8  (
    .C(sys_clk),
    .CE(\picorv32/_n1379_inv ),
    .D(\picorv32/cpu_state[7]_GND_2_o_mux_603_OUT<8> ),
    .Q(\picorv32/reg_pc [8])
  );
  FDE   \picorv32/reg_pc_7  (
    .C(sys_clk),
    .CE(\picorv32/_n1379_inv ),
    .D(\picorv32/cpu_state[7]_GND_2_o_mux_603_OUT<7> ),
    .Q(\picorv32/reg_pc [7])
  );
  FDE   \picorv32/reg_pc_6  (
    .C(sys_clk),
    .CE(\picorv32/_n1379_inv ),
    .D(\picorv32/cpu_state[7]_GND_2_o_mux_603_OUT<6> ),
    .Q(\picorv32/reg_pc [6])
  );
  FDE   \picorv32/reg_pc_5  (
    .C(sys_clk),
    .CE(\picorv32/_n1379_inv ),
    .D(\picorv32/cpu_state[7]_GND_2_o_mux_603_OUT<5> ),
    .Q(\picorv32/reg_pc [5])
  );
  FDE   \picorv32/reg_pc_4  (
    .C(sys_clk),
    .CE(\picorv32/_n1379_inv ),
    .D(\picorv32/cpu_state[7]_GND_2_o_mux_603_OUT<4> ),
    .Q(\picorv32/reg_pc [4])
  );
  FDE   \picorv32/reg_pc_3  (
    .C(sys_clk),
    .CE(\picorv32/_n1379_inv ),
    .D(\picorv32/cpu_state[7]_GND_2_o_mux_603_OUT<3> ),
    .Q(\picorv32/reg_pc [3])
  );
  FDE   \picorv32/reg_pc_2  (
    .C(sys_clk),
    .CE(\picorv32/_n1379_inv ),
    .D(\picorv32/cpu_state[7]_GND_2_o_mux_603_OUT<2> ),
    .Q(\picorv32/reg_pc [2])
  );
  FDE   \picorv32/reg_pc_1  (
    .C(sys_clk),
    .CE(\picorv32/_n1379_inv ),
    .D(\picorv32/cpu_state[7]_GND_2_o_mux_603_OUT<1> ),
    .Q(\picorv32/reg_pc [1])
  );
  FDE   \picorv32/pcpi_insn_31  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_688_o ),
    .D(\picorv32/mem_rdata_q [31]),
    .Q(\picorv32/pcpi_insn[31] )
  );
  FDE   \picorv32/pcpi_insn_30  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_688_o ),
    .D(\picorv32/mem_rdata_q [30]),
    .Q(\picorv32/pcpi_insn[30] )
  );
  FDE   \picorv32/pcpi_insn_29  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_688_o ),
    .D(\picorv32/mem_rdata_q [29]),
    .Q(\picorv32/pcpi_insn[29] )
  );
  FDE   \picorv32/pcpi_insn_28  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_688_o ),
    .D(\picorv32/mem_rdata_q [28]),
    .Q(\picorv32/pcpi_insn[28] )
  );
  FDE   \picorv32/pcpi_insn_27  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_688_o ),
    .D(\picorv32/mem_rdata_q [27]),
    .Q(\picorv32/pcpi_insn[27] )
  );
  FDE   \picorv32/pcpi_insn_26  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_688_o ),
    .D(\picorv32/mem_rdata_q [26]),
    .Q(\picorv32/pcpi_insn[26] )
  );
  FDE   \picorv32/pcpi_insn_25  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_688_o ),
    .D(\picorv32/mem_rdata_q [25]),
    .Q(\picorv32/pcpi_insn[25] )
  );
  FDE   \picorv32/pcpi_insn_14  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_688_o ),
    .D(\picorv32/mem_rdata_q [14]),
    .Q(\picorv32/pcpi_insn[14] )
  );
  FDE   \picorv32/pcpi_insn_13  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_688_o ),
    .D(\picorv32/mem_rdata_q [13]),
    .Q(\picorv32/pcpi_insn[13] )
  );
  FDE   \picorv32/pcpi_insn_12  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_688_o ),
    .D(\picorv32/mem_rdata_q [12]),
    .Q(\picorv32/pcpi_insn[12] )
  );
  FDE   \picorv32/pcpi_insn_6  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_688_o ),
    .D(\picorv32/mem_rdata_q [6]),
    .Q(\picorv32/pcpi_insn[6] )
  );
  FDE   \picorv32/pcpi_insn_5  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_688_o ),
    .D(\picorv32/mem_rdata_q [5]),
    .Q(\picorv32/pcpi_insn[5] )
  );
  FDE   \picorv32/pcpi_insn_4  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_688_o ),
    .D(\picorv32/mem_rdata_q [4]),
    .Q(\picorv32/pcpi_insn[4] )
  );
  FDE   \picorv32/pcpi_insn_3  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_688_o ),
    .D(\picorv32/mem_rdata_q [3]),
    .Q(\picorv32/pcpi_insn[3] )
  );
  FDE   \picorv32/pcpi_insn_2  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_688_o ),
    .D(\picorv32/mem_rdata_q [2]),
    .Q(\picorv32/pcpi_insn[2] )
  );
  FDE   \picorv32/pcpi_insn_1  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_688_o ),
    .D(\picorv32/mem_rdata_q [1]),
    .Q(\picorv32/pcpi_insn[1] )
  );
  FDE   \picorv32/pcpi_insn_0  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_688_o ),
    .D(\picorv32/mem_rdata_q [0]),
    .Q(\picorv32/pcpi_insn[0] )
  );
  FDE   \picorv32/instr_jalr  (
    .C(sys_clk),
    .CE(\picorv32/mem_do_rinst_mem_done_AND_682_o ),
    .D(\picorv32/mem_rdata_latched[6]_mem_rdata_latched[14]_AND_683_o ),
    .Q(\picorv32/instr_jalr_6083 )
  );
  FDE   \picorv32/instr_lbu  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_688_o ),
    .D(\picorv32/is_lb_lh_lw_lbu_lhu_mem_rdata_q[14]_AND_698_o ),
    .Q(\picorv32/instr_lbu_6085 )
  );
  FDE   \picorv32/instr_lhu  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_688_o ),
    .D(\picorv32/is_lb_lh_lw_lbu_lhu_mem_rdata_q[14]_AND_699_o ),
    .Q(\picorv32/instr_lhu_6084 )
  );
  FDE   \picorv32/reg_op2_31  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<31> ),
    .Q(\picorv32/reg_op2_31_6050 )
  );
  FDE   \picorv32/reg_op2_30  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<30> ),
    .Q(\picorv32/reg_op2_30_6049 )
  );
  FDE   \picorv32/reg_op2_29  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<29> ),
    .Q(\picorv32/reg_op2_29_6048 )
  );
  FDE   \picorv32/reg_op2_28  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<28> ),
    .Q(\picorv32/reg_op2_28_6047 )
  );
  FDE   \picorv32/reg_op2_27  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<27> ),
    .Q(\picorv32/reg_op2_27_6046 )
  );
  FDE   \picorv32/reg_op2_26  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<26> ),
    .Q(\picorv32/reg_op2_26_6045 )
  );
  FDE   \picorv32/reg_op2_25  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<25> ),
    .Q(\picorv32/reg_op2_25_6044 )
  );
  FDE   \picorv32/reg_op2_24  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<24> ),
    .Q(\picorv32/reg_op2_24_6043 )
  );
  FDE   \picorv32/reg_op2_23  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<23> ),
    .Q(\picorv32/reg_op2_23_6042 )
  );
  FDE   \picorv32/reg_op2_22  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<22> ),
    .Q(\picorv32/reg_op2_22_6041 )
  );
  FDE   \picorv32/reg_op2_21  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<21> ),
    .Q(\picorv32/reg_op2_21_6040 )
  );
  FDE   \picorv32/reg_op2_20  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<20> ),
    .Q(\picorv32/reg_op2_20_6039 )
  );
  FDE   \picorv32/reg_op2_19  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<19> ),
    .Q(\picorv32/reg_op2_19_6038 )
  );
  FDE   \picorv32/reg_op2_18  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<18> ),
    .Q(\picorv32/reg_op2_18_6037 )
  );
  FDE   \picorv32/reg_op2_17  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<17> ),
    .Q(\picorv32/reg_op2_17_6036 )
  );
  FDE   \picorv32/reg_op2_16  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<16> ),
    .Q(\picorv32/reg_op2_16_6035 )
  );
  FDE   \picorv32/reg_op2_15  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<15> ),
    .Q(\picorv32/reg_op2_15_6034 )
  );
  FDE   \picorv32/reg_op2_14  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<14> ),
    .Q(\picorv32/reg_op2_14_6033 )
  );
  FDE   \picorv32/reg_op2_13  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<13> ),
    .Q(\picorv32/reg_op2_13_6032 )
  );
  FDE   \picorv32/reg_op2_12  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<12> ),
    .Q(\picorv32/reg_op2_12_6031 )
  );
  FDE   \picorv32/reg_op2_11  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<11> ),
    .Q(\picorv32/reg_op2_11_6030 )
  );
  FDE   \picorv32/reg_op2_10  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<10> ),
    .Q(\picorv32/reg_op2_10_6029 )
  );
  FDE   \picorv32/reg_op2_9  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<9> ),
    .Q(\picorv32/reg_op2_9_6028 )
  );
  FDE   \picorv32/reg_op2_8  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<8> ),
    .Q(\picorv32/reg_op2_8_6027 )
  );
  FDE   \picorv32/reg_op2_7  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<7> ),
    .Q(\picorv32/reg_op2_7_5497 )
  );
  FDE   \picorv32/reg_op2_6  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<6> ),
    .Q(\picorv32/reg_op2_6_5496 )
  );
  FDE   \picorv32/reg_op2_5  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<5> ),
    .Q(\picorv32/reg_op2_5_5495 )
  );
  FDE   \picorv32/reg_op2_4  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<4> ),
    .Q(\picorv32/reg_op2_4_5494 )
  );
  FDE   \picorv32/reg_op2_3  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<3> ),
    .Q(\picorv32/reg_op2_3_5493 )
  );
  FDE   \picorv32/reg_op2_2  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<2> ),
    .Q(\picorv32/reg_op2_2_5492 )
  );
  FDE   \picorv32/reg_op2_1  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<1> ),
    .Q(\picorv32/reg_op2_1_5491 )
  );
  FDE   \picorv32/reg_op2_0  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<0> ),
    .Q(\picorv32/reg_op2_0_5490 )
  );
  FDRE   \picorv32/instr_sltiu  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_688_o ),
    .D(\picorv32/mem_rdata_q[14]_GND_2_o_equal_198_o ),
    .R(\picorv32/Reset_OR_DriverANDClockEnable10 ),
    .Q(\picorv32/instr_sltiu_6088 )
  );
  FDRE   \picorv32/instr_bltu  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_688_o ),
    .D(\picorv32/mem_rdata_q[14]_PWR_10_o_equal_186_o ),
    .R(\picorv32/Reset_OR_DriverANDClockEnable16 ),
    .Q(\picorv32/instr_bltu_6087 )
  );
  FDRE   \picorv32/instr_sltu  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_688_o ),
    .D(\picorv32/is_alu_reg_reg_mem_rdata_q[31]_AND_724_o ),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/instr_sltu_6086 )
  );
  FDRE   \picorv32/instr_slti  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_688_o ),
    .D(\picorv32/mem_rdata_q[14]_GND_2_o_equal_190_o ),
    .R(\picorv32/Reset_OR_DriverANDClockEnable10 ),
    .Q(\picorv32/instr_slti_6091 )
  );
  FDRE   \picorv32/instr_blt  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_688_o ),
    .D(\picorv32/mem_rdata_q[14]_PWR_10_o_equal_184_o ),
    .R(\picorv32/Reset_OR_DriverANDClockEnable16 ),
    .Q(\picorv32/instr_blt_6090 )
  );
  FDRE   \picorv32/instr_slt  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_688_o ),
    .D(\picorv32/is_alu_reg_reg_mem_rdata_q[31]_AND_722_o ),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/instr_slt_6089 )
  );
  FDE   \picorv32/instr_jal  (
    .C(sys_clk),
    .CE(\picorv32/mem_do_rinst_mem_done_AND_682_o ),
    .D(\picorv32/mem_rdata_latched[6]_PWR_10_o_equal_160_o ),
    .Q(\picorv32/instr_jal_6092 )
  );
  FDE   \picorv32/instr_rdcycle  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_688_o ),
    .D(\picorv32/mem_rdata_q[6]_mem_rdata_q[6]_OR_487_o ),
    .Q(\picorv32/instr_rdcycle_6098 )
  );
  FDE   \picorv32/instr_rdcycleh  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_688_o ),
    .D(\picorv32/mem_rdata_q[6]_mem_rdata_q[6]_OR_488_o ),
    .Q(\picorv32/instr_rdcycleh_6097 )
  );
  FDE   \picorv32/instr_rdinstr  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_688_o ),
    .D(\picorv32/mem_rdata_q[6]_GND_2_o_AND_739_o ),
    .Q(\picorv32/instr_rdinstr_6096 )
  );
  FDE   \picorv32/instr_rdinstrh  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_688_o ),
    .D(\picorv32/mem_rdata_q[6]_GND_2_o_AND_740_o ),
    .Q(\picorv32/instr_rdinstrh_6095 )
  );
  FDRE   \picorv32/instr_and  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_688_o ),
    .D(\picorv32/is_alu_reg_reg_mem_rdata_q[31]_AND_734_o ),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/instr_and_6305 )
  );
  FDRE   \picorv32/instr_or  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_688_o ),
    .D(\picorv32/is_alu_reg_reg_mem_rdata_q[31]_AND_732_o ),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/instr_or_6306 )
  );
  FDRE   \picorv32/instr_sra  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_688_o ),
    .D(\picorv32/mem_rdata_q[31]_GND_2_o_equal_207_o ),
    .R(\picorv32/Reset_OR_DriverANDClockEnable14 ),
    .Q(\picorv32/instr_sra_6307 )
  );
  FDRE   \picorv32/instr_srl  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_688_o ),
    .D(\picorv32/mem_rdata_q[31]_GND_2_o_equal_203_o ),
    .R(\picorv32/Reset_OR_DriverANDClockEnable14 ),
    .Q(\picorv32/instr_srl_6308 )
  );
  FDRE   \picorv32/instr_xor  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_688_o ),
    .D(\picorv32/is_alu_reg_reg_mem_rdata_q[31]_AND_726_o ),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/instr_xor_6309 )
  );
  FDRE   \picorv32/instr_sll  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_688_o ),
    .D(\picorv32/is_alu_reg_reg_mem_rdata_q[31]_AND_720_o ),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/instr_sll_6310 )
  );
  FDRE   \picorv32/instr_add  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_688_o ),
    .D(\picorv32/mem_rdata_q[31]_GND_2_o_equal_203_o ),
    .R(\picorv32/Reset_OR_DriverANDClockEnable11 ),
    .Q(\picorv32/instr_add_6312 )
  );
  FDRE   \picorv32/instr_andi  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_688_o ),
    .D(\picorv32/mem_rdata_q[14]_PWR_10_o_equal_187_o ),
    .R(\picorv32/Reset_OR_DriverANDClockEnable10 ),
    .Q(\picorv32/instr_andi_6313 )
  );
  FDRE   \picorv32/instr_sub  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_688_o ),
    .D(\picorv32/mem_rdata_q[31]_GND_2_o_equal_207_o ),
    .R(\picorv32/Reset_OR_DriverANDClockEnable11 ),
    .Q(\picorv32/instr_sub_6311 )
  );
  FDRE   \picorv32/instr_ori  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_688_o ),
    .D(\picorv32/mem_rdata_q[14]_PWR_10_o_equal_186_o ),
    .R(\picorv32/Reset_OR_DriverANDClockEnable10 ),
    .Q(\picorv32/instr_ori_6314 )
  );
  FDRE   \picorv32/instr_xori  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_688_o ),
    .D(\picorv32/mem_rdata_q[14]_PWR_10_o_equal_184_o ),
    .R(\picorv32/Reset_OR_DriverANDClockEnable10 ),
    .Q(\picorv32/instr_xori_6315 )
  );
  FDRE   \picorv32/instr_addi  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_688_o ),
    .D(\picorv32/mem_rdata_q[14]_GND_2_o_equal_182_o ),
    .R(\picorv32/Reset_OR_DriverANDClockEnable10 ),
    .Q(\picorv32/instr_addi_6316 )
  );
  FDRE   \picorv32/instr_bgeu  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_688_o ),
    .D(\picorv32/mem_rdata_q[14]_PWR_10_o_equal_187_o ),
    .R(\picorv32/Reset_OR_DriverANDClockEnable16 ),
    .Q(\picorv32/instr_bgeu_6317 )
  );
  FDRE   \picorv32/instr_bne  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_688_o ),
    .D(\picorv32/mem_rdata_q[14]_GND_2_o_equal_183_o ),
    .R(\picorv32/Reset_OR_DriverANDClockEnable16 ),
    .Q(\picorv32/instr_bne_6319 )
  );
  FDRE   \picorv32/instr_beq  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_688_o ),
    .D(\picorv32/mem_rdata_q[14]_GND_2_o_equal_182_o ),
    .R(\picorv32/Reset_OR_DriverANDClockEnable16 ),
    .Q(\picorv32/instr_beq_6320 )
  );
  FDRE   \picorv32/instr_bge  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_688_o ),
    .D(\picorv32/mem_rdata_q[14]_PWR_10_o_equal_185_o ),
    .R(\picorv32/Reset_OR_DriverANDClockEnable16 ),
    .Q(\picorv32/instr_bge_6318 )
  );
  FDRE   \picorv32/mem_wstrb_3  (
    .C(sys_clk),
    .CE(\picorv32/_n1333_inv_5306 ),
    .D(\picorv32/mem_la_wstrb [3]),
    .R(\picorv32/Reset_OR_DriverANDClockEnable ),
    .Q(\picorv32/mem_wstrb [3])
  );
  FDRE   \picorv32/mem_wstrb_2  (
    .C(sys_clk),
    .CE(\picorv32/_n1333_inv_5306 ),
    .D(\picorv32/mem_la_wstrb [2]),
    .R(\picorv32/Reset_OR_DriverANDClockEnable ),
    .Q(\picorv32/mem_wstrb [2])
  );
  FDRE   \picorv32/mem_wstrb_1  (
    .C(sys_clk),
    .CE(\picorv32/_n1333_inv_5306 ),
    .D(\picorv32/mem_la_wstrb [1]),
    .R(\picorv32/Reset_OR_DriverANDClockEnable ),
    .Q(\picorv32/mem_wstrb [1])
  );
  FDRE   \picorv32/mem_wstrb_0  (
    .C(sys_clk),
    .CE(\picorv32/_n1333_inv_5306 ),
    .D(\picorv32/Mmux_mem_rdata_word110 ),
    .R(\picorv32/Reset_OR_DriverANDClockEnable ),
    .Q(\picorv32/mem_wstrb [0])
  );
  FDE   \picorv32/latched_rd_5  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/cpu_state[7]_latched_rd[5]_select_575_OUT<5> ),
    .Q(\picorv32/latched_rd [5])
  );
  FDE   \picorv32/latched_rd_4  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/cpu_state[7]_latched_rd[5]_select_575_OUT<4> ),
    .Q(\picorv32/latched_rd [4])
  );
  FDE   \picorv32/latched_rd_3  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/cpu_state[7]_latched_rd[5]_select_575_OUT<3> ),
    .Q(\picorv32/latched_rd [3])
  );
  FDE   \picorv32/latched_rd_2  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/cpu_state[7]_latched_rd[5]_select_575_OUT<2> ),
    .Q(\picorv32/latched_rd [2])
  );
  FDE   \picorv32/latched_rd_1  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/cpu_state[7]_latched_rd[5]_select_575_OUT<1> ),
    .Q(\picorv32/latched_rd [1])
  );
  FDE   \picorv32/latched_rd_0  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/cpu_state[7]_latched_rd[5]_select_575_OUT<0> ),
    .Q(\picorv32/latched_rd [0])
  );
  FDE   \picorv32/decoded_imm_31  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_688_o ),
    .D(\picorv32/PWR_10_o_decoded_imm_uj[31]_select_280_OUT<31> ),
    .Q(\picorv32/decoded_imm [31])
  );
  FDE   \picorv32/decoded_imm_30  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_688_o ),
    .D(\picorv32/PWR_10_o_decoded_imm_uj[31]_select_280_OUT<30> ),
    .Q(\picorv32/decoded_imm [30])
  );
  FDE   \picorv32/decoded_imm_29  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_688_o ),
    .D(\picorv32/PWR_10_o_decoded_imm_uj[31]_select_280_OUT<29> ),
    .Q(\picorv32/decoded_imm [29])
  );
  FDE   \picorv32/decoded_imm_28  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_688_o ),
    .D(\picorv32/PWR_10_o_decoded_imm_uj[31]_select_280_OUT<28> ),
    .Q(\picorv32/decoded_imm [28])
  );
  FDE   \picorv32/decoded_imm_27  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_688_o ),
    .D(\picorv32/PWR_10_o_decoded_imm_uj[31]_select_280_OUT<27> ),
    .Q(\picorv32/decoded_imm [27])
  );
  FDE   \picorv32/decoded_imm_26  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_688_o ),
    .D(\picorv32/PWR_10_o_decoded_imm_uj[31]_select_280_OUT<26> ),
    .Q(\picorv32/decoded_imm [26])
  );
  FDE   \picorv32/decoded_imm_25  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_688_o ),
    .D(\picorv32/PWR_10_o_decoded_imm_uj[31]_select_280_OUT<25> ),
    .Q(\picorv32/decoded_imm [25])
  );
  FDE   \picorv32/decoded_imm_24  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_688_o ),
    .D(\picorv32/PWR_10_o_decoded_imm_uj[31]_select_280_OUT<24> ),
    .Q(\picorv32/decoded_imm [24])
  );
  FDE   \picorv32/decoded_imm_23  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_688_o ),
    .D(\picorv32/PWR_10_o_decoded_imm_uj[31]_select_280_OUT<23> ),
    .Q(\picorv32/decoded_imm [23])
  );
  FDE   \picorv32/decoded_imm_22  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_688_o ),
    .D(\picorv32/PWR_10_o_decoded_imm_uj[31]_select_280_OUT<22> ),
    .Q(\picorv32/decoded_imm [22])
  );
  FDE   \picorv32/decoded_imm_21  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_688_o ),
    .D(\picorv32/PWR_10_o_decoded_imm_uj[31]_select_280_OUT<21> ),
    .Q(\picorv32/decoded_imm [21])
  );
  FDE   \picorv32/decoded_imm_20  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_688_o ),
    .D(\picorv32/PWR_10_o_decoded_imm_uj[31]_select_280_OUT<20> ),
    .Q(\picorv32/decoded_imm [20])
  );
  FDE   \picorv32/decoded_imm_19  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_688_o ),
    .D(\picorv32/PWR_10_o_decoded_imm_uj[31]_select_280_OUT<19>_5547 ),
    .Q(\picorv32/decoded_imm [19])
  );
  FDE   \picorv32/decoded_imm_18  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_688_o ),
    .D(\picorv32/PWR_10_o_decoded_imm_uj[31]_select_280_OUT<18>_5546 ),
    .Q(\picorv32/decoded_imm [18])
  );
  FDE   \picorv32/decoded_imm_17  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_688_o ),
    .D(\picorv32/PWR_10_o_decoded_imm_uj[31]_select_280_OUT<17>_5545 ),
    .Q(\picorv32/decoded_imm [17])
  );
  FDE   \picorv32/decoded_imm_16  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_688_o ),
    .D(\picorv32/PWR_10_o_decoded_imm_uj[31]_select_280_OUT<16>_5544 ),
    .Q(\picorv32/decoded_imm [16])
  );
  FDE   \picorv32/decoded_imm_15  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_688_o ),
    .D(\picorv32/PWR_10_o_decoded_imm_uj[31]_select_280_OUT<15>_5543 ),
    .Q(\picorv32/decoded_imm [15])
  );
  FDE   \picorv32/decoded_imm_14  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_688_o ),
    .D(\picorv32/PWR_10_o_decoded_imm_uj[31]_select_280_OUT<14>_5542 ),
    .Q(\picorv32/decoded_imm [14])
  );
  FDE   \picorv32/decoded_imm_13  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_688_o ),
    .D(\picorv32/PWR_10_o_decoded_imm_uj[31]_select_280_OUT<13>_5541 ),
    .Q(\picorv32/decoded_imm [13])
  );
  FDE   \picorv32/decoded_imm_12  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_688_o ),
    .D(\picorv32/PWR_10_o_decoded_imm_uj[31]_select_280_OUT<12>_5540 ),
    .Q(\picorv32/decoded_imm [12])
  );
  FDE   \picorv32/decoded_imm_11  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_688_o ),
    .D(\picorv32/PWR_10_o_decoded_imm_uj[31]_select_280_OUT<11> ),
    .Q(\picorv32/decoded_imm [11])
  );
  FDE   \picorv32/decoded_imm_10  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_688_o ),
    .D(\picorv32/PWR_10_o_decoded_imm_uj[31]_select_280_OUT<10> ),
    .Q(\picorv32/decoded_imm [10])
  );
  FDE   \picorv32/decoded_imm_9  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_688_o ),
    .D(\picorv32/PWR_10_o_decoded_imm_uj[31]_select_280_OUT<9> ),
    .Q(\picorv32/decoded_imm [9])
  );
  FDE   \picorv32/decoded_imm_8  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_688_o ),
    .D(\picorv32/PWR_10_o_decoded_imm_uj[31]_select_280_OUT<8> ),
    .Q(\picorv32/decoded_imm [8])
  );
  FDE   \picorv32/decoded_imm_7  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_688_o ),
    .D(\picorv32/PWR_10_o_decoded_imm_uj[31]_select_280_OUT<7> ),
    .Q(\picorv32/decoded_imm [7])
  );
  FDE   \picorv32/decoded_imm_6  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_688_o ),
    .D(\picorv32/PWR_10_o_decoded_imm_uj[31]_select_280_OUT<6> ),
    .Q(\picorv32/decoded_imm [6])
  );
  FDE   \picorv32/decoded_imm_5  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_688_o ),
    .D(\picorv32/PWR_10_o_decoded_imm_uj[31]_select_280_OUT<5> ),
    .Q(\picorv32/decoded_imm [5])
  );
  FDE   \picorv32/decoded_imm_4  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_688_o ),
    .D(\picorv32/PWR_10_o_decoded_imm_uj[31]_select_280_OUT<4> ),
    .Q(\picorv32/decoded_imm [4])
  );
  FDE   \picorv32/decoded_imm_3  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_688_o ),
    .D(\picorv32/PWR_10_o_decoded_imm_uj[31]_select_280_OUT<3> ),
    .Q(\picorv32/decoded_imm [3])
  );
  FDE   \picorv32/decoded_imm_2  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_688_o ),
    .D(\picorv32/PWR_10_o_decoded_imm_uj[31]_select_280_OUT<2> ),
    .Q(\picorv32/decoded_imm [2])
  );
  FDE   \picorv32/decoded_imm_1  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_688_o ),
    .D(\picorv32/PWR_10_o_decoded_imm_uj[31]_select_280_OUT<1> ),
    .Q(\picorv32/decoded_imm [1])
  );
  FDE   \picorv32/decoded_imm_0  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_688_o ),
    .D(\picorv32/PWR_10_o_decoded_imm_uj[31]_select_280_OUT<0> ),
    .Q(\picorv32/decoded_imm [0])
  );
  FDE   \picorv32/is_jalr_addi_slti_sltiu_xori_ori_andi  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_688_o ),
    .D(\picorv32/instr_jalr_is_alu_reg_imm_OR_531_o ),
    .Q(\picorv32/is_jalr_addi_slti_sltiu_xori_ori_andi_6421 )
  );
  FDE   \picorv32/is_slli_srli_srai  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_688_o ),
    .D(\picorv32/is_alu_reg_imm_mem_rdata_q[14]_AND_750_o ),
    .Q(\picorv32/is_slli_srli_srai_6422 )
  );
  FDE   \picorv32/is_sll_srl_sra  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_688_o ),
    .D(\picorv32/is_alu_reg_reg_mem_rdata_q[14]_AND_755_o ),
    .Q(\picorv32/is_sll_srl_sra_6420 )
  );
  FDE   \picorv32/instr_timer  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_688_o ),
    .D(\picorv32/mem_rdata_q[6]_mem_rdata_q[31]_AND_746_o ),
    .Q(\picorv32/instr_timer_6423 )
  );
  FDE   \picorv32/instr_maskirq  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_688_o ),
    .D(\picorv32/mem_rdata_q[6]_mem_rdata_q[31]_AND_745_o ),
    .Q(\picorv32/instr_maskirq_6424 )
  );
  FDE   \picorv32/instr_setq  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_688_o ),
    .D(\picorv32/mem_rdata_q[6]_mem_rdata_q[31]_AND_744_o ),
    .Q(\picorv32/instr_setq_6425 )
  );
  FDE   \picorv32/instr_getq  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_688_o ),
    .D(\picorv32/mem_rdata_q[6]_mem_rdata_q[31]_AND_743_o ),
    .Q(\picorv32/instr_getq_6426 )
  );
  FDE   \picorv32/instr_srai  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_688_o ),
    .D(\picorv32/is_alu_reg_imm_mem_rdata_q[31]_AND_714_o ),
    .Q(\picorv32/instr_srai_6428 )
  );
  FDE   \picorv32/instr_srli  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_688_o ),
    .D(\picorv32/is_alu_reg_imm_mem_rdata_q[31]_AND_712_o ),
    .Q(\picorv32/instr_srli_6429 )
  );
  FDE   \picorv32/instr_ecall_ebreak  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_688_o ),
    .D(\picorv32/mem_rdata_q[6]_mem_rdata_q[19]_AND_742_o_5426 ),
    .Q(\picorv32/instr_ecall_ebreak_6427 )
  );
  FDE   \picorv32/instr_slli  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_688_o ),
    .D(\picorv32/is_alu_reg_imm_mem_rdata_q[31]_AND_710_o ),
    .Q(\picorv32/instr_slli_6430 )
  );
  FDE   \picorv32/instr_sw  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_688_o ),
    .D(\picorv32/is_sb_sh_sw_mem_rdata_q[14]_AND_702_o ),
    .Q(\picorv32/instr_sw_6431 )
  );
  FDE   \picorv32/instr_sh  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_688_o ),
    .D(\picorv32/is_sb_sh_sw_mem_rdata_q[14]_AND_701_o ),
    .Q(\picorv32/instr_sh_6432 )
  );
  FDE   \picorv32/instr_sb  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_688_o ),
    .D(\picorv32/is_sb_sh_sw_mem_rdata_q[14]_AND_700_o ),
    .Q(\picorv32/instr_sb_6433 )
  );
  FDE   \picorv32/instr_lb  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_688_o ),
    .D(\picorv32/is_lb_lh_lw_lbu_lhu_mem_rdata_q[14]_AND_695_o ),
    .Q(\picorv32/instr_lb_6435 )
  );
  FDE   \picorv32/instr_lh  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_688_o ),
    .D(\picorv32/is_lb_lh_lw_lbu_lhu_mem_rdata_q[14]_AND_696_o ),
    .Q(\picorv32/instr_lh_6434 )
  );
  FDE   \picorv32/instr_retirq  (
    .C(sys_clk),
    .CE(\picorv32/mem_do_rinst_mem_done_AND_682_o ),
    .D(\picorv32/mem_rdata_latched[6]_mem_rdata_latched[31]_AND_684_o ),
    .Q(\picorv32/instr_retirq_6487 )
  );
  FDE   \picorv32/instr_waitirq  (
    .C(sys_clk),
    .CE(\picorv32/mem_do_rinst_mem_done_AND_682_o ),
    .D(\picorv32/mem_rdata_latched[6]_mem_rdata_latched[31]_AND_685_o ),
    .Q(\picorv32/instr_waitirq_6486 )
  );
  FDR   \picorv32/irq_active  (
    .C(sys_clk),
    .D(\picorv32/cpu_state[7]_irq_active_Select_559_o ),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/irq_active_6492 )
  );
  FDR   \picorv32/latched_branch  (
    .C(sys_clk),
    .D(\picorv32/cpu_state[7]_latched_branch_Select_568_o ),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/latched_branch_6496 )
  );
  FDR   \picorv32/latched_stalu  (
    .C(sys_clk),
    .D(\picorv32/cpu_state[7]_latched_stalu_Select_566_o ),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/latched_stalu_6497 )
  );
  FDR   \picorv32/latched_store  (
    .C(sys_clk),
    .D(\picorv32/cpu_state[7]_latched_store_Select_564_o ),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/latched_store_6498 )
  );
  FDR   \picorv32/pcpi_timeout  (
    .C(sys_clk),
    .D(\picorv32/pcpi_timeout_counter[3]_reduce_nor_372_o ),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/pcpi_timeout_6565 )
  );
  FD   \picorv32/alu_out_q_31  (
    .C(sys_clk),
    .D(\picorv32/_n2160 [1]),
    .Q(\picorv32/alu_out_q [31])
  );
  FD   \picorv32/alu_out_q_30  (
    .C(sys_clk),
    .D(\picorv32/_n2160 [2]),
    .Q(\picorv32/alu_out_q [30])
  );
  FD   \picorv32/alu_out_q_29  (
    .C(sys_clk),
    .D(\picorv32/_n2160 [3]),
    .Q(\picorv32/alu_out_q [29])
  );
  FD   \picorv32/alu_out_q_28  (
    .C(sys_clk),
    .D(\picorv32/_n2160 [4]),
    .Q(\picorv32/alu_out_q [28])
  );
  FD   \picorv32/alu_out_q_27  (
    .C(sys_clk),
    .D(\picorv32/_n2160 [5]),
    .Q(\picorv32/alu_out_q [27])
  );
  FD   \picorv32/alu_out_q_26  (
    .C(sys_clk),
    .D(\picorv32/_n2160 [6]),
    .Q(\picorv32/alu_out_q [26])
  );
  FD   \picorv32/alu_out_q_25  (
    .C(sys_clk),
    .D(\picorv32/_n2160 [7]),
    .Q(\picorv32/alu_out_q [25])
  );
  FD   \picorv32/alu_out_q_24  (
    .C(sys_clk),
    .D(\picorv32/_n2160 [8]),
    .Q(\picorv32/alu_out_q [24])
  );
  FD   \picorv32/alu_out_q_23  (
    .C(sys_clk),
    .D(\picorv32/_n2160 [9]),
    .Q(\picorv32/alu_out_q [23])
  );
  FD   \picorv32/alu_out_q_22  (
    .C(sys_clk),
    .D(\picorv32/_n2160 [10]),
    .Q(\picorv32/alu_out_q [22])
  );
  FD   \picorv32/alu_out_q_21  (
    .C(sys_clk),
    .D(\picorv32/_n2160 [11]),
    .Q(\picorv32/alu_out_q [21])
  );
  FD   \picorv32/alu_out_q_20  (
    .C(sys_clk),
    .D(\picorv32/_n2160 [12]),
    .Q(\picorv32/alu_out_q [20])
  );
  FD   \picorv32/alu_out_q_19  (
    .C(sys_clk),
    .D(\picorv32/_n2160 [13]),
    .Q(\picorv32/alu_out_q [19])
  );
  FD   \picorv32/alu_out_q_18  (
    .C(sys_clk),
    .D(\picorv32/_n2160 [14]),
    .Q(\picorv32/alu_out_q [18])
  );
  FD   \picorv32/alu_out_q_17  (
    .C(sys_clk),
    .D(\picorv32/_n2160 [15]),
    .Q(\picorv32/alu_out_q [17])
  );
  FD   \picorv32/alu_out_q_16  (
    .C(sys_clk),
    .D(\picorv32/_n2160 [16]),
    .Q(\picorv32/alu_out_q [16])
  );
  FD   \picorv32/alu_out_q_15  (
    .C(sys_clk),
    .D(\picorv32/_n2160 [17]),
    .Q(\picorv32/alu_out_q [15])
  );
  FD   \picorv32/alu_out_q_14  (
    .C(sys_clk),
    .D(\picorv32/_n2160 [18]),
    .Q(\picorv32/alu_out_q [14])
  );
  FD   \picorv32/alu_out_q_13  (
    .C(sys_clk),
    .D(\picorv32/_n2160 [19]),
    .Q(\picorv32/alu_out_q [13])
  );
  FD   \picorv32/alu_out_q_12  (
    .C(sys_clk),
    .D(\picorv32/_n2160 [20]),
    .Q(\picorv32/alu_out_q [12])
  );
  FD   \picorv32/alu_out_q_11  (
    .C(sys_clk),
    .D(\picorv32/_n2160 [21]),
    .Q(\picorv32/alu_out_q [11])
  );
  FD   \picorv32/alu_out_q_10  (
    .C(sys_clk),
    .D(\picorv32/_n2160 [22]),
    .Q(\picorv32/alu_out_q [10])
  );
  FD   \picorv32/alu_out_q_9  (
    .C(sys_clk),
    .D(\picorv32/_n2160 [23]),
    .Q(\picorv32/alu_out_q [9])
  );
  FD   \picorv32/alu_out_q_8  (
    .C(sys_clk),
    .D(\picorv32/_n2160 [24]),
    .Q(\picorv32/alu_out_q [8])
  );
  FD   \picorv32/alu_out_q_7  (
    .C(sys_clk),
    .D(\picorv32/_n2160 [25]),
    .Q(\picorv32/alu_out_q [7])
  );
  FD   \picorv32/alu_out_q_6  (
    .C(sys_clk),
    .D(\picorv32/_n2160 [26]),
    .Q(\picorv32/alu_out_q [6])
  );
  FD   \picorv32/alu_out_q_5  (
    .C(sys_clk),
    .D(\picorv32/_n2160 [27]),
    .Q(\picorv32/alu_out_q [5])
  );
  FD   \picorv32/alu_out_q_4  (
    .C(sys_clk),
    .D(\picorv32/_n2160 [28]),
    .Q(\picorv32/alu_out_q [4])
  );
  FD   \picorv32/alu_out_q_3  (
    .C(sys_clk),
    .D(\picorv32/_n2160 [29]),
    .Q(\picorv32/alu_out_q [3])
  );
  FD   \picorv32/alu_out_q_2  (
    .C(sys_clk),
    .D(\picorv32/_n2160 [30]),
    .Q(\picorv32/alu_out_q [2])
  );
  FD   \picorv32/alu_out_q_1  (
    .C(sys_clk),
    .D(\picorv32/_n2160 [31]),
    .Q(\picorv32/alu_out_q [1])
  );
  FD   \picorv32/alu_out_q_0  (
    .C(sys_clk),
    .D(\picorv32/_n2161_5596 ),
    .Q(\picorv32/alu_out_q [0])
  );
  FD   \picorv32/reg_out_31  (
    .C(sys_clk),
    .D(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<31> ),
    .Q(\picorv32/reg_out [31])
  );
  FD   \picorv32/reg_out_30  (
    .C(sys_clk),
    .D(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<30> ),
    .Q(\picorv32/reg_out [30])
  );
  FD   \picorv32/reg_out_29  (
    .C(sys_clk),
    .D(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<29> ),
    .Q(\picorv32/reg_out [29])
  );
  FD   \picorv32/reg_out_28  (
    .C(sys_clk),
    .D(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<28> ),
    .Q(\picorv32/reg_out [28])
  );
  FD   \picorv32/reg_out_27  (
    .C(sys_clk),
    .D(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<27> ),
    .Q(\picorv32/reg_out [27])
  );
  FD   \picorv32/reg_out_26  (
    .C(sys_clk),
    .D(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<26> ),
    .Q(\picorv32/reg_out [26])
  );
  FD   \picorv32/reg_out_25  (
    .C(sys_clk),
    .D(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<25> ),
    .Q(\picorv32/reg_out [25])
  );
  FD   \picorv32/reg_out_24  (
    .C(sys_clk),
    .D(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<24> ),
    .Q(\picorv32/reg_out [24])
  );
  FD   \picorv32/reg_out_23  (
    .C(sys_clk),
    .D(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<23> ),
    .Q(\picorv32/reg_out [23])
  );
  FD   \picorv32/reg_out_22  (
    .C(sys_clk),
    .D(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<22> ),
    .Q(\picorv32/reg_out [22])
  );
  FD   \picorv32/reg_out_21  (
    .C(sys_clk),
    .D(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<21> ),
    .Q(\picorv32/reg_out [21])
  );
  FD   \picorv32/reg_out_20  (
    .C(sys_clk),
    .D(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<20> ),
    .Q(\picorv32/reg_out [20])
  );
  FD   \picorv32/reg_out_19  (
    .C(sys_clk),
    .D(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<19> ),
    .Q(\picorv32/reg_out [19])
  );
  FD   \picorv32/reg_out_18  (
    .C(sys_clk),
    .D(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<18> ),
    .Q(\picorv32/reg_out [18])
  );
  FD   \picorv32/reg_out_17  (
    .C(sys_clk),
    .D(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<17> ),
    .Q(\picorv32/reg_out [17])
  );
  FD   \picorv32/reg_out_16  (
    .C(sys_clk),
    .D(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<16> ),
    .Q(\picorv32/reg_out [16])
  );
  FD   \picorv32/reg_out_15  (
    .C(sys_clk),
    .D(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<15> ),
    .Q(\picorv32/reg_out [15])
  );
  FD   \picorv32/reg_out_14  (
    .C(sys_clk),
    .D(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<14> ),
    .Q(\picorv32/reg_out [14])
  );
  FD   \picorv32/reg_out_13  (
    .C(sys_clk),
    .D(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<13> ),
    .Q(\picorv32/reg_out [13])
  );
  FD   \picorv32/reg_out_12  (
    .C(sys_clk),
    .D(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<12> ),
    .Q(\picorv32/reg_out [12])
  );
  FD   \picorv32/reg_out_11  (
    .C(sys_clk),
    .D(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<11> ),
    .Q(\picorv32/reg_out [11])
  );
  FD   \picorv32/reg_out_10  (
    .C(sys_clk),
    .D(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<10> ),
    .Q(\picorv32/reg_out [10])
  );
  FD   \picorv32/reg_out_9  (
    .C(sys_clk),
    .D(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<9> ),
    .Q(\picorv32/reg_out [9])
  );
  FD   \picorv32/reg_out_8  (
    .C(sys_clk),
    .D(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<8> ),
    .Q(\picorv32/reg_out [8])
  );
  FD   \picorv32/reg_out_7  (
    .C(sys_clk),
    .D(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<7> ),
    .Q(\picorv32/reg_out [7])
  );
  FD   \picorv32/reg_out_6  (
    .C(sys_clk),
    .D(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<6> ),
    .Q(\picorv32/reg_out [6])
  );
  FD   \picorv32/reg_out_5  (
    .C(sys_clk),
    .D(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<5> ),
    .Q(\picorv32/reg_out [5])
  );
  FD   \picorv32/reg_out_4  (
    .C(sys_clk),
    .D(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<4> ),
    .Q(\picorv32/reg_out [4])
  );
  FD   \picorv32/reg_out_3  (
    .C(sys_clk),
    .D(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<3> ),
    .Q(\picorv32/reg_out [3])
  );
  FD   \picorv32/reg_out_2  (
    .C(sys_clk),
    .D(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<2> ),
    .Q(\picorv32/reg_out [2])
  );
  FD   \picorv32/reg_out_1  (
    .C(sys_clk),
    .D(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<1> ),
    .Q(\picorv32/reg_out [1])
  );
  FD   \picorv32/reg_out_0  (
    .C(sys_clk),
    .D(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<0> ),
    .Q(\picorv32/reg_out [0])
  );
  FD   \picorv32/reg_sh_4  (
    .C(sys_clk),
    .D(\picorv32/cpu_state[7]_X_2_o_select_590_OUT<4> ),
    .Q(\picorv32/reg_sh [4])
  );
  FD   \picorv32/reg_sh_3  (
    .C(sys_clk),
    .D(\picorv32/cpu_state[7]_X_2_o_select_590_OUT<3> ),
    .Q(\picorv32/reg_sh [3])
  );
  FD   \picorv32/reg_sh_2  (
    .C(sys_clk),
    .D(\picorv32/cpu_state[7]_X_2_o_select_590_OUT<2> ),
    .Q(\picorv32/reg_sh [2])
  );
  FD   \picorv32/reg_sh_1  (
    .C(sys_clk),
    .D(\picorv32/cpu_state[7]_X_2_o_select_590_OUT<1> ),
    .Q(\picorv32/reg_sh [1])
  );
  FD   \picorv32/reg_sh_0  (
    .C(sys_clk),
    .D(\picorv32/cpu_state[7]_X_2_o_select_590_OUT<0> ),
    .Q(\picorv32/reg_sh [0])
  );
  FD   \picorv32/is_lbu_lhu_lw  (
    .C(sys_clk),
    .D(\picorv32/out411_FRB_5349 ),
    .Q(\picorv32/is_lbu_lhu_lw_6644 )
  );
  FD   \picorv32/is_sltiu_bltu_sltu  (
    .C(sys_clk),
    .D(\picorv32/instr_sltiu_reduce_or_155_o ),
    .Q(\picorv32/is_sltiu_bltu_sltu_6645 )
  );
  FD   \picorv32/is_slti_blt_slt  (
    .C(sys_clk),
    .D(\picorv32/instr_slti_reduce_or_154_o ),
    .Q(\picorv32/is_slti_blt_slt_6646 )
  );
  FD   \picorv32/is_lui_auipc_jal  (
    .C(sys_clk),
    .D(\picorv32/instr_lui_reduce_or_152_o ),
    .Q(\picorv32/is_lui_auipc_jal_6647 )
  );
  FD   \picorv32/mem_rdata_q_31  (
    .C(sys_clk),
    .D(\picorv32/mem_rdata_latched_noshuffle [31]),
    .Q(\picorv32/mem_rdata_q [31])
  );
  FD   \picorv32/mem_rdata_q_30  (
    .C(sys_clk),
    .D(\picorv32/mem_rdata_latched_noshuffle [30]),
    .Q(\picorv32/mem_rdata_q [30])
  );
  FD   \picorv32/mem_rdata_q_29  (
    .C(sys_clk),
    .D(\picorv32/mem_rdata_latched_noshuffle [29]),
    .Q(\picorv32/mem_rdata_q [29])
  );
  FD   \picorv32/mem_rdata_q_28  (
    .C(sys_clk),
    .D(\picorv32/mem_rdata_latched_noshuffle [28]),
    .Q(\picorv32/mem_rdata_q [28])
  );
  FD   \picorv32/mem_rdata_q_27  (
    .C(sys_clk),
    .D(\picorv32/mem_rdata_latched_noshuffle [27]),
    .Q(\picorv32/mem_rdata_q [27])
  );
  FD   \picorv32/mem_rdata_q_26  (
    .C(sys_clk),
    .D(\picorv32/mem_rdata_latched_noshuffle [26]),
    .Q(\picorv32/mem_rdata_q [26])
  );
  FD   \picorv32/mem_rdata_q_25  (
    .C(sys_clk),
    .D(\picorv32/mem_rdata_latched_noshuffle [25]),
    .Q(\picorv32/mem_rdata_q [25])
  );
  FD   \picorv32/mem_rdata_q_24  (
    .C(sys_clk),
    .D(\picorv32/mem_rdata_latched_noshuffle [24]),
    .Q(\picorv32/mem_rdata_q [24])
  );
  FD   \picorv32/mem_rdata_q_23  (
    .C(sys_clk),
    .D(\picorv32/mem_rdata_latched_noshuffle [23]),
    .Q(\picorv32/mem_rdata_q [23])
  );
  FD   \picorv32/mem_rdata_q_22  (
    .C(sys_clk),
    .D(\picorv32/mem_rdata_latched_noshuffle [22]),
    .Q(\picorv32/mem_rdata_q [22])
  );
  FD   \picorv32/mem_rdata_q_21  (
    .C(sys_clk),
    .D(\picorv32/mem_rdata_latched_noshuffle [21]),
    .Q(\picorv32/mem_rdata_q [21])
  );
  FD   \picorv32/mem_rdata_q_20  (
    .C(sys_clk),
    .D(\picorv32/mem_rdata_latched_noshuffle [20]),
    .Q(\picorv32/mem_rdata_q [20])
  );
  FD   \picorv32/mem_rdata_q_19  (
    .C(sys_clk),
    .D(\picorv32/mem_rdata_latched_noshuffle [19]),
    .Q(\picorv32/mem_rdata_q [19])
  );
  FD   \picorv32/mem_rdata_q_18  (
    .C(sys_clk),
    .D(\picorv32/mem_rdata_latched_noshuffle [18]),
    .Q(\picorv32/mem_rdata_q [18])
  );
  FD   \picorv32/mem_rdata_q_17  (
    .C(sys_clk),
    .D(\picorv32/mem_rdata_latched_noshuffle [17]),
    .Q(\picorv32/mem_rdata_q [17])
  );
  FD   \picorv32/mem_rdata_q_16  (
    .C(sys_clk),
    .D(\picorv32/mem_rdata_latched_noshuffle [16]),
    .Q(\picorv32/mem_rdata_q [16])
  );
  FD   \picorv32/mem_rdata_q_15  (
    .C(sys_clk),
    .D(\picorv32/mem_rdata_latched_noshuffle [15]),
    .Q(\picorv32/mem_rdata_q [15])
  );
  FD   \picorv32/mem_rdata_q_14  (
    .C(sys_clk),
    .D(\picorv32/mem_rdata_latched_noshuffle [14]),
    .Q(\picorv32/mem_rdata_q [14])
  );
  FD   \picorv32/mem_rdata_q_13  (
    .C(sys_clk),
    .D(\picorv32/mem_rdata_latched_noshuffle [13]),
    .Q(\picorv32/mem_rdata_q [13])
  );
  FD   \picorv32/mem_rdata_q_12  (
    .C(sys_clk),
    .D(\picorv32/mem_rdata_latched_noshuffle [12]),
    .Q(\picorv32/mem_rdata_q [12])
  );
  FD   \picorv32/mem_rdata_q_11  (
    .C(sys_clk),
    .D(\picorv32/mem_rdata_latched_noshuffle [11]),
    .Q(\picorv32/mem_rdata_q [11])
  );
  FD   \picorv32/mem_rdata_q_10  (
    .C(sys_clk),
    .D(\picorv32/mem_rdata_latched_noshuffle [10]),
    .Q(\picorv32/mem_rdata_q [10])
  );
  FD   \picorv32/mem_rdata_q_9  (
    .C(sys_clk),
    .D(\picorv32/mem_rdata_latched_noshuffle [9]),
    .Q(\picorv32/mem_rdata_q [9])
  );
  FD   \picorv32/mem_rdata_q_8  (
    .C(sys_clk),
    .D(\picorv32/mem_rdata_latched_noshuffle [8]),
    .Q(\picorv32/mem_rdata_q [8])
  );
  FD   \picorv32/mem_rdata_q_7  (
    .C(sys_clk),
    .D(\picorv32/mem_rdata_latched_noshuffle [7]),
    .Q(\picorv32/mem_rdata_q [7])
  );
  FD   \picorv32/mem_rdata_q_6  (
    .C(sys_clk),
    .D(\picorv32/mem_rdata_latched_noshuffle [6]),
    .Q(\picorv32/mem_rdata_q [6])
  );
  FD   \picorv32/mem_rdata_q_5  (
    .C(sys_clk),
    .D(\picorv32/mem_rdata_latched_noshuffle [5]),
    .Q(\picorv32/mem_rdata_q [5])
  );
  FD   \picorv32/mem_rdata_q_4  (
    .C(sys_clk),
    .D(\picorv32/mem_rdata_latched_noshuffle [4]),
    .Q(\picorv32/mem_rdata_q [4])
  );
  FD   \picorv32/mem_rdata_q_3  (
    .C(sys_clk),
    .D(\picorv32/mem_rdata_latched_noshuffle [3]),
    .Q(\picorv32/mem_rdata_q [3])
  );
  FD   \picorv32/mem_rdata_q_2  (
    .C(sys_clk),
    .D(\picorv32/mem_rdata_latched_noshuffle [2]),
    .Q(\picorv32/mem_rdata_q [2])
  );
  FD   \picorv32/mem_rdata_q_1  (
    .C(sys_clk),
    .D(\picorv32/mem_rdata_latched_noshuffle [1]),
    .Q(\picorv32/mem_rdata_q [1])
  );
  FD   \picorv32/mem_rdata_q_0  (
    .C(sys_clk),
    .D(\picorv32/mem_rdata_latched_noshuffle [0]),
    .Q(\picorv32/mem_rdata_q [0])
  );
  FDE   \picorv32/pcpi_mul/mul_counter_6  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/pcpi_mul/Mcount_mul_counter6 ),
    .Q(\picorv32/pcpi_mul/mul_counter [6])
  );
  FDE   \picorv32/pcpi_mul/mul_counter_5  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/pcpi_mul/Mcount_mul_counter5 ),
    .Q(\picorv32/pcpi_mul/mul_counter [5])
  );
  FDE   \picorv32/pcpi_mul/mul_counter_4  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/pcpi_mul/Mcount_mul_counter4 ),
    .Q(\picorv32/pcpi_mul/mul_counter [4])
  );
  FDE   \picorv32/pcpi_mul/mul_counter_3  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/pcpi_mul/Mcount_mul_counter3 ),
    .Q(\picorv32/pcpi_mul/mul_counter [3])
  );
  FDE   \picorv32/pcpi_mul/mul_counter_2  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/pcpi_mul/Mcount_mul_counter2 ),
    .Q(\picorv32/pcpi_mul/mul_counter [2])
  );
  FDE   \picorv32/pcpi_mul/mul_counter_1  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/pcpi_mul/Mcount_mul_counter1 ),
    .Q(\picorv32/pcpi_mul/mul_counter [1])
  );
  FDE   \picorv32/pcpi_mul/mul_counter_0  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/pcpi_mul/Mcount_mul_counter ),
    .Q(\picorv32/pcpi_mul/mul_counter [0])
  );
  FDE   \picorv32/pcpi_mul/pcpi_rd_31  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_mul/pcpi_wr_rstpot ),
    .D(\picorv32/pcpi_mul/n0151 [31]),
    .Q(\picorv32/pcpi_mul/pcpi_rd [31])
  );
  FDE   \picorv32/pcpi_mul/pcpi_rd_30  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_mul/pcpi_wr_rstpot ),
    .D(\picorv32/pcpi_mul/n0151 [30]),
    .Q(\picorv32/pcpi_mul/pcpi_rd [30])
  );
  FDE   \picorv32/pcpi_mul/pcpi_rd_29  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_mul/pcpi_wr_rstpot ),
    .D(\picorv32/pcpi_mul/n0151 [29]),
    .Q(\picorv32/pcpi_mul/pcpi_rd [29])
  );
  FDE   \picorv32/pcpi_mul/pcpi_rd_28  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_mul/pcpi_wr_rstpot ),
    .D(\picorv32/pcpi_mul/n0151 [28]),
    .Q(\picorv32/pcpi_mul/pcpi_rd [28])
  );
  FDE   \picorv32/pcpi_mul/pcpi_rd_27  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_mul/pcpi_wr_rstpot ),
    .D(\picorv32/pcpi_mul/n0151 [27]),
    .Q(\picorv32/pcpi_mul/pcpi_rd [27])
  );
  FDE   \picorv32/pcpi_mul/pcpi_rd_26  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_mul/pcpi_wr_rstpot ),
    .D(\picorv32/pcpi_mul/n0151 [26]),
    .Q(\picorv32/pcpi_mul/pcpi_rd [26])
  );
  FDE   \picorv32/pcpi_mul/pcpi_rd_25  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_mul/pcpi_wr_rstpot ),
    .D(\picorv32/pcpi_mul/n0151 [25]),
    .Q(\picorv32/pcpi_mul/pcpi_rd [25])
  );
  FDE   \picorv32/pcpi_mul/pcpi_rd_24  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_mul/pcpi_wr_rstpot ),
    .D(\picorv32/pcpi_mul/n0151 [24]),
    .Q(\picorv32/pcpi_mul/pcpi_rd [24])
  );
  FDE   \picorv32/pcpi_mul/pcpi_rd_23  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_mul/pcpi_wr_rstpot ),
    .D(\picorv32/pcpi_mul/n0151 [23]),
    .Q(\picorv32/pcpi_mul/pcpi_rd [23])
  );
  FDE   \picorv32/pcpi_mul/pcpi_rd_22  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_mul/pcpi_wr_rstpot ),
    .D(\picorv32/pcpi_mul/n0151 [22]),
    .Q(\picorv32/pcpi_mul/pcpi_rd [22])
  );
  FDE   \picorv32/pcpi_mul/pcpi_rd_21  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_mul/pcpi_wr_rstpot ),
    .D(\picorv32/pcpi_mul/n0151 [21]),
    .Q(\picorv32/pcpi_mul/pcpi_rd [21])
  );
  FDE   \picorv32/pcpi_mul/pcpi_rd_20  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_mul/pcpi_wr_rstpot ),
    .D(\picorv32/pcpi_mul/n0151 [20]),
    .Q(\picorv32/pcpi_mul/pcpi_rd [20])
  );
  FDE   \picorv32/pcpi_mul/pcpi_rd_19  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_mul/pcpi_wr_rstpot ),
    .D(\picorv32/pcpi_mul/n0151 [19]),
    .Q(\picorv32/pcpi_mul/pcpi_rd [19])
  );
  FDE   \picorv32/pcpi_mul/pcpi_rd_18  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_mul/pcpi_wr_rstpot ),
    .D(\picorv32/pcpi_mul/n0151 [18]),
    .Q(\picorv32/pcpi_mul/pcpi_rd [18])
  );
  FDE   \picorv32/pcpi_mul/pcpi_rd_17  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_mul/pcpi_wr_rstpot ),
    .D(\picorv32/pcpi_mul/n0151 [17]),
    .Q(\picorv32/pcpi_mul/pcpi_rd [17])
  );
  FDE   \picorv32/pcpi_mul/pcpi_rd_16  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_mul/pcpi_wr_rstpot ),
    .D(\picorv32/pcpi_mul/n0151 [16]),
    .Q(\picorv32/pcpi_mul/pcpi_rd [16])
  );
  FDE   \picorv32/pcpi_mul/pcpi_rd_15  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_mul/pcpi_wr_rstpot ),
    .D(\picorv32/pcpi_mul/n0151 [15]),
    .Q(\picorv32/pcpi_mul/pcpi_rd [15])
  );
  FDE   \picorv32/pcpi_mul/pcpi_rd_14  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_mul/pcpi_wr_rstpot ),
    .D(\picorv32/pcpi_mul/n0151 [14]),
    .Q(\picorv32/pcpi_mul/pcpi_rd [14])
  );
  FDE   \picorv32/pcpi_mul/pcpi_rd_13  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_mul/pcpi_wr_rstpot ),
    .D(\picorv32/pcpi_mul/n0151 [13]),
    .Q(\picorv32/pcpi_mul/pcpi_rd [13])
  );
  FDE   \picorv32/pcpi_mul/pcpi_rd_12  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_mul/pcpi_wr_rstpot ),
    .D(\picorv32/pcpi_mul/n0151 [12]),
    .Q(\picorv32/pcpi_mul/pcpi_rd [12])
  );
  FDE   \picorv32/pcpi_mul/pcpi_rd_11  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_mul/pcpi_wr_rstpot ),
    .D(\picorv32/pcpi_mul/n0151 [11]),
    .Q(\picorv32/pcpi_mul/pcpi_rd [11])
  );
  FDE   \picorv32/pcpi_mul/pcpi_rd_10  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_mul/pcpi_wr_rstpot ),
    .D(\picorv32/pcpi_mul/n0151 [10]),
    .Q(\picorv32/pcpi_mul/pcpi_rd [10])
  );
  FDE   \picorv32/pcpi_mul/pcpi_rd_9  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_mul/pcpi_wr_rstpot ),
    .D(\picorv32/pcpi_mul/n0151 [9]),
    .Q(\picorv32/pcpi_mul/pcpi_rd [9])
  );
  FDE   \picorv32/pcpi_mul/pcpi_rd_8  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_mul/pcpi_wr_rstpot ),
    .D(\picorv32/pcpi_mul/n0151 [8]),
    .Q(\picorv32/pcpi_mul/pcpi_rd [8])
  );
  FDE   \picorv32/pcpi_mul/pcpi_rd_7  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_mul/pcpi_wr_rstpot ),
    .D(\picorv32/pcpi_mul/n0151 [7]),
    .Q(\picorv32/pcpi_mul/pcpi_rd [7])
  );
  FDE   \picorv32/pcpi_mul/pcpi_rd_6  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_mul/pcpi_wr_rstpot ),
    .D(\picorv32/pcpi_mul/n0151 [6]),
    .Q(\picorv32/pcpi_mul/pcpi_rd [6])
  );
  FDE   \picorv32/pcpi_mul/pcpi_rd_5  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_mul/pcpi_wr_rstpot ),
    .D(\picorv32/pcpi_mul/n0151 [5]),
    .Q(\picorv32/pcpi_mul/pcpi_rd [5])
  );
  FDE   \picorv32/pcpi_mul/pcpi_rd_4  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_mul/pcpi_wr_rstpot ),
    .D(\picorv32/pcpi_mul/n0151 [4]),
    .Q(\picorv32/pcpi_mul/pcpi_rd [4])
  );
  FDE   \picorv32/pcpi_mul/pcpi_rd_3  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_mul/pcpi_wr_rstpot ),
    .D(\picorv32/pcpi_mul/n0151 [3]),
    .Q(\picorv32/pcpi_mul/pcpi_rd [3])
  );
  FDE   \picorv32/pcpi_mul/pcpi_rd_2  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_mul/pcpi_wr_rstpot ),
    .D(\picorv32/pcpi_mul/n0151 [2]),
    .Q(\picorv32/pcpi_mul/pcpi_rd [2])
  );
  FDE   \picorv32/pcpi_mul/pcpi_rd_1  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_mul/pcpi_wr_rstpot ),
    .D(\picorv32/pcpi_mul/n0151 [1]),
    .Q(\picorv32/pcpi_mul/pcpi_rd [1])
  );
  FDE   \picorv32/pcpi_mul/pcpi_rd_0  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_mul/pcpi_wr_rstpot ),
    .D(\picorv32/pcpi_mul/n0151 [0]),
    .Q(\picorv32/pcpi_mul/pcpi_rd [0])
  );
  FDRE   \picorv32/pcpi_mul/rd_63  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/pcpi_mul/n0106 [3]),
    .R(\picorv32/pcpi_mul/_n0330 ),
    .Q(\picorv32/pcpi_mul/rd [63])
  );
  FDRE   \picorv32/pcpi_mul/rd_62  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/pcpi_mul/n0106 [2]),
    .R(\picorv32/pcpi_mul/_n0330 ),
    .Q(\picorv32/pcpi_mul/rd [62])
  );
  FDRE   \picorv32/pcpi_mul/rd_61  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/pcpi_mul/n0106 [1]),
    .R(\picorv32/pcpi_mul/_n0330 ),
    .Q(\picorv32/pcpi_mul/rd [61])
  );
  FDRE   \picorv32/pcpi_mul/rd_60  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/pcpi_mul/n0106 [0]),
    .R(\picorv32/pcpi_mul/_n0330 ),
    .Q(\picorv32/pcpi_mul/rd [60])
  );
  FDRE   \picorv32/pcpi_mul/rd_59  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/pcpi_mul/n0107 [3]),
    .R(\picorv32/pcpi_mul/_n0330 ),
    .Q(\picorv32/pcpi_mul/rd [59])
  );
  FDRE   \picorv32/pcpi_mul/rd_58  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/pcpi_mul/n0107 [2]),
    .R(\picorv32/pcpi_mul/_n0330 ),
    .Q(\picorv32/pcpi_mul/rd [58])
  );
  FDRE   \picorv32/pcpi_mul/rd_57  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/pcpi_mul/Madd_n0107_lut<0>1_6808 ),
    .R(\picorv32/pcpi_mul/_n0330 ),
    .Q(\picorv32/pcpi_mul/rd [57])
  );
  FDRE   \picorv32/pcpi_mul/rd_56  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/pcpi_mul/Madd_n0107_lut [0]),
    .R(\picorv32/pcpi_mul/_n0330 ),
    .Q(\picorv32/pcpi_mul/rd [56])
  );
  FDRE   \picorv32/pcpi_mul/rd_55  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/pcpi_mul/n0108 [3]),
    .R(\picorv32/pcpi_mul/_n0330 ),
    .Q(\picorv32/pcpi_mul/rd [55])
  );
  FDRE   \picorv32/pcpi_mul/rd_54  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/pcpi_mul/n0108 [2]),
    .R(\picorv32/pcpi_mul/_n0330 ),
    .Q(\picorv32/pcpi_mul/rd [54])
  );
  FDRE   \picorv32/pcpi_mul/rd_53  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/pcpi_mul/Madd_n0108_lut<0>1_6800 ),
    .R(\picorv32/pcpi_mul/_n0330 ),
    .Q(\picorv32/pcpi_mul/rd [53])
  );
  FDRE   \picorv32/pcpi_mul/rd_52  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/pcpi_mul/Madd_n0108_lut [0]),
    .R(\picorv32/pcpi_mul/_n0330 ),
    .Q(\picorv32/pcpi_mul/rd [52])
  );
  FDRE   \picorv32/pcpi_mul/rd_51  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/pcpi_mul/n0109 [3]),
    .R(\picorv32/pcpi_mul/_n0330 ),
    .Q(\picorv32/pcpi_mul/rd [51])
  );
  FDRE   \picorv32/pcpi_mul/rd_50  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/pcpi_mul/n0109 [2]),
    .R(\picorv32/pcpi_mul/_n0330 ),
    .Q(\picorv32/pcpi_mul/rd [50])
  );
  FDRE   \picorv32/pcpi_mul/rd_49  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/pcpi_mul/Madd_n0109_lut<0>1_6804 ),
    .R(\picorv32/pcpi_mul/_n0330 ),
    .Q(\picorv32/pcpi_mul/rd [49])
  );
  FDRE   \picorv32/pcpi_mul/rd_48  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/pcpi_mul/Madd_n0109_lut [0]),
    .R(\picorv32/pcpi_mul/_n0330 ),
    .Q(\picorv32/pcpi_mul/rd [48])
  );
  FDRE   \picorv32/pcpi_mul/rd_47  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/pcpi_mul/n0110 [3]),
    .R(\picorv32/pcpi_mul/_n0330 ),
    .Q(\picorv32/pcpi_mul/rd [47])
  );
  FDRE   \picorv32/pcpi_mul/rd_46  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/pcpi_mul/n0110 [2]),
    .R(\picorv32/pcpi_mul/_n0330 ),
    .Q(\picorv32/pcpi_mul/rd [46])
  );
  FDRE   \picorv32/pcpi_mul/rd_45  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/pcpi_mul/Madd_n0110_lut<0>1_6812 ),
    .R(\picorv32/pcpi_mul/_n0330 ),
    .Q(\picorv32/pcpi_mul/rd [45])
  );
  FDRE   \picorv32/pcpi_mul/rd_44  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/pcpi_mul/Madd_n0110_lut [0]),
    .R(\picorv32/pcpi_mul/_n0330 ),
    .Q(\picorv32/pcpi_mul/rd [44])
  );
  FDRE   \picorv32/pcpi_mul/rd_43  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/pcpi_mul/n0111 [3]),
    .R(\picorv32/pcpi_mul/_n0330 ),
    .Q(\picorv32/pcpi_mul/rd [43])
  );
  FDRE   \picorv32/pcpi_mul/rd_42  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/pcpi_mul/n0111 [2]),
    .R(\picorv32/pcpi_mul/_n0330 ),
    .Q(\picorv32/pcpi_mul/rd [42])
  );
  FDRE   \picorv32/pcpi_mul/rd_41  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/pcpi_mul/Madd_n0111_lut<0>1_6816 ),
    .R(\picorv32/pcpi_mul/_n0330 ),
    .Q(\picorv32/pcpi_mul/rd [41])
  );
  FDRE   \picorv32/pcpi_mul/rd_40  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/pcpi_mul/Madd_n0111_lut [0]),
    .R(\picorv32/pcpi_mul/_n0330 ),
    .Q(\picorv32/pcpi_mul/rd [40])
  );
  FDRE   \picorv32/pcpi_mul/rd_39  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/pcpi_mul/n0112 [3]),
    .R(\picorv32/pcpi_mul/_n0330 ),
    .Q(\picorv32/pcpi_mul/rd [39])
  );
  FDRE   \picorv32/pcpi_mul/rd_38  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/pcpi_mul/n0112 [2]),
    .R(\picorv32/pcpi_mul/_n0330 ),
    .Q(\picorv32/pcpi_mul/rd [38])
  );
  FDRE   \picorv32/pcpi_mul/rd_37  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/pcpi_mul/Madd_n0112_lut<0>1_6828 ),
    .R(\picorv32/pcpi_mul/_n0330 ),
    .Q(\picorv32/pcpi_mul/rd [37])
  );
  FDRE   \picorv32/pcpi_mul/rd_36  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/pcpi_mul/Madd_n0112_lut [0]),
    .R(\picorv32/pcpi_mul/_n0330 ),
    .Q(\picorv32/pcpi_mul/rd [36])
  );
  FDRE   \picorv32/pcpi_mul/rd_35  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/pcpi_mul/n0113 [3]),
    .R(\picorv32/pcpi_mul/_n0330 ),
    .Q(\picorv32/pcpi_mul/rd [35])
  );
  FDRE   \picorv32/pcpi_mul/rd_34  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/pcpi_mul/n0113 [2]),
    .R(\picorv32/pcpi_mul/_n0330 ),
    .Q(\picorv32/pcpi_mul/rd [34])
  );
  FDRE   \picorv32/pcpi_mul/rd_33  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/pcpi_mul/Madd_n0113_lut<0>1_6820 ),
    .R(\picorv32/pcpi_mul/_n0330 ),
    .Q(\picorv32/pcpi_mul/rd [33])
  );
  FDRE   \picorv32/pcpi_mul/rd_32  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/pcpi_mul/Madd_n0113_lut [0]),
    .R(\picorv32/pcpi_mul/_n0330 ),
    .Q(\picorv32/pcpi_mul/rd [32])
  );
  FDRE   \picorv32/pcpi_mul/rd_31  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/pcpi_mul/n0114 [3]),
    .R(\picorv32/pcpi_mul/_n0330 ),
    .Q(\picorv32/pcpi_mul/rd [31])
  );
  FDRE   \picorv32/pcpi_mul/rd_30  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/pcpi_mul/n0114 [2]),
    .R(\picorv32/pcpi_mul/_n0330 ),
    .Q(\picorv32/pcpi_mul/rd [30])
  );
  FDRE   \picorv32/pcpi_mul/rd_29  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/pcpi_mul/Madd_n0114_lut<0>1_6824 ),
    .R(\picorv32/pcpi_mul/_n0330 ),
    .Q(\picorv32/pcpi_mul/rd [29])
  );
  FDRE   \picorv32/pcpi_mul/rd_28  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/pcpi_mul/Madd_n0114_lut [0]),
    .R(\picorv32/pcpi_mul/_n0330 ),
    .Q(\picorv32/pcpi_mul/rd [28])
  );
  FDRE   \picorv32/pcpi_mul/rd_27  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/pcpi_mul/n0115 [3]),
    .R(\picorv32/pcpi_mul/_n0330 ),
    .Q(\picorv32/pcpi_mul/rd [27])
  );
  FDRE   \picorv32/pcpi_mul/rd_26  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/pcpi_mul/n0115 [2]),
    .R(\picorv32/pcpi_mul/_n0330 ),
    .Q(\picorv32/pcpi_mul/rd [26])
  );
  FDRE   \picorv32/pcpi_mul/rd_25  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/pcpi_mul/Madd_n0115_lut<0>1_6832 ),
    .R(\picorv32/pcpi_mul/_n0330 ),
    .Q(\picorv32/pcpi_mul/rd [25])
  );
  FDRE   \picorv32/pcpi_mul/rd_24  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/pcpi_mul/Madd_n0115_lut [0]),
    .R(\picorv32/pcpi_mul/_n0330 ),
    .Q(\picorv32/pcpi_mul/rd [24])
  );
  FDRE   \picorv32/pcpi_mul/rd_23  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/pcpi_mul/n0116 [3]),
    .R(\picorv32/pcpi_mul/_n0330 ),
    .Q(\picorv32/pcpi_mul/rd [23])
  );
  FDRE   \picorv32/pcpi_mul/rd_22  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/pcpi_mul/n0116 [2]),
    .R(\picorv32/pcpi_mul/_n0330 ),
    .Q(\picorv32/pcpi_mul/rd [22])
  );
  FDRE   \picorv32/pcpi_mul/rd_21  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/pcpi_mul/Madd_n0116_lut<0>1_6836 ),
    .R(\picorv32/pcpi_mul/_n0330 ),
    .Q(\picorv32/pcpi_mul/rd [21])
  );
  FDRE   \picorv32/pcpi_mul/rd_20  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/pcpi_mul/Madd_n0116_lut [0]),
    .R(\picorv32/pcpi_mul/_n0330 ),
    .Q(\picorv32/pcpi_mul/rd [20])
  );
  FDRE   \picorv32/pcpi_mul/rd_19  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/pcpi_mul/n0117 [3]),
    .R(\picorv32/pcpi_mul/_n0330 ),
    .Q(\picorv32/pcpi_mul/rd [19])
  );
  FDRE   \picorv32/pcpi_mul/rd_18  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/pcpi_mul/n0117 [2]),
    .R(\picorv32/pcpi_mul/_n0330 ),
    .Q(\picorv32/pcpi_mul/rd [18])
  );
  FDRE   \picorv32/pcpi_mul/rd_17  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/pcpi_mul/Madd_n0117_lut<0>1_6848 ),
    .R(\picorv32/pcpi_mul/_n0330 ),
    .Q(\picorv32/pcpi_mul/rd [17])
  );
  FDRE   \picorv32/pcpi_mul/rd_16  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/pcpi_mul/Madd_n0117_lut [0]),
    .R(\picorv32/pcpi_mul/_n0330 ),
    .Q(\picorv32/pcpi_mul/rd [16])
  );
  FDRE   \picorv32/pcpi_mul/rd_15  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/pcpi_mul/n0118 [3]),
    .R(\picorv32/pcpi_mul/_n0330 ),
    .Q(\picorv32/pcpi_mul/rd [15])
  );
  FDRE   \picorv32/pcpi_mul/rd_14  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/pcpi_mul/n0118 [2]),
    .R(\picorv32/pcpi_mul/_n0330 ),
    .Q(\picorv32/pcpi_mul/rd [14])
  );
  FDRE   \picorv32/pcpi_mul/rd_13  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/pcpi_mul/Madd_n0118_lut<0>1_6840 ),
    .R(\picorv32/pcpi_mul/_n0330 ),
    .Q(\picorv32/pcpi_mul/rd [13])
  );
  FDRE   \picorv32/pcpi_mul/rd_12  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/pcpi_mul/Madd_n0118_lut [0]),
    .R(\picorv32/pcpi_mul/_n0330 ),
    .Q(\picorv32/pcpi_mul/rd [12])
  );
  FDRE   \picorv32/pcpi_mul/rd_11  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/pcpi_mul/n0119 [3]),
    .R(\picorv32/pcpi_mul/_n0330 ),
    .Q(\picorv32/pcpi_mul/rd [11])
  );
  FDRE   \picorv32/pcpi_mul/rd_10  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/pcpi_mul/n0119 [2]),
    .R(\picorv32/pcpi_mul/_n0330 ),
    .Q(\picorv32/pcpi_mul/rd [10])
  );
  FDRE   \picorv32/pcpi_mul/rd_9  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/pcpi_mul/Madd_n0119_lut<0>1_6844 ),
    .R(\picorv32/pcpi_mul/_n0330 ),
    .Q(\picorv32/pcpi_mul/rd [9])
  );
  FDRE   \picorv32/pcpi_mul/rd_8  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/pcpi_mul/Madd_n0119_lut [0]),
    .R(\picorv32/pcpi_mul/_n0330 ),
    .Q(\picorv32/pcpi_mul/rd [8])
  );
  FDRE   \picorv32/pcpi_mul/rd_7  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/pcpi_mul/n0120 [3]),
    .R(\picorv32/pcpi_mul/_n0330 ),
    .Q(\picorv32/pcpi_mul/rd [7])
  );
  FDRE   \picorv32/pcpi_mul/rd_6  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/pcpi_mul/n0120 [2]),
    .R(\picorv32/pcpi_mul/_n0330 ),
    .Q(\picorv32/pcpi_mul/rd [6])
  );
  FDRE   \picorv32/pcpi_mul/rd_5  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/pcpi_mul/Madd_n0120_lut<0>1_6852 ),
    .R(\picorv32/pcpi_mul/_n0330 ),
    .Q(\picorv32/pcpi_mul/rd [5])
  );
  FDRE   \picorv32/pcpi_mul/rd_4  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/pcpi_mul/Madd_n0120_lut [0]),
    .R(\picorv32/pcpi_mul/_n0330 ),
    .Q(\picorv32/pcpi_mul/rd [4])
  );
  FDRE   \picorv32/pcpi_mul/rd_3  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/pcpi_mul/n0121 [3]),
    .R(\picorv32/pcpi_mul/_n0330 ),
    .Q(\picorv32/pcpi_mul/rd [3])
  );
  FDRE   \picorv32/pcpi_mul/rd_2  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/pcpi_mul/n0121 [2]),
    .R(\picorv32/pcpi_mul/_n0330 ),
    .Q(\picorv32/pcpi_mul/rd [2])
  );
  FDRE   \picorv32/pcpi_mul/rd_1  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/pcpi_mul/Madd_n0121_lut<0>1_6855 ),
    .R(\picorv32/pcpi_mul/_n0330 ),
    .Q(\picorv32/pcpi_mul/rd [1])
  );
  FDRE   \picorv32/pcpi_mul/rd_0  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/pcpi_mul/Madd_n0121_lut [0]),
    .R(\picorv32/pcpi_mul/_n0330 ),
    .Q(\picorv32/pcpi_mul/rd [0])
  );
  FDRE   \picorv32/pcpi_mul/rdx_60  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/pcpi_mul/n0107 [4]),
    .R(\picorv32/pcpi_mul/_n0330 ),
    .Q(\picorv32/pcpi_mul/rdx[60] )
  );
  FDRE   \picorv32/pcpi_mul/rdx_56  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/pcpi_mul/n0108 [4]),
    .R(\picorv32/pcpi_mul/_n0330 ),
    .Q(\picorv32/pcpi_mul/rdx[56] )
  );
  FDRE   \picorv32/pcpi_mul/rdx_52  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/pcpi_mul/n0109 [4]),
    .R(\picorv32/pcpi_mul/_n0330 ),
    .Q(\picorv32/pcpi_mul/rdx[52] )
  );
  FDRE   \picorv32/pcpi_mul/rdx_48  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/pcpi_mul/n0110 [4]),
    .R(\picorv32/pcpi_mul/_n0330 ),
    .Q(\picorv32/pcpi_mul/rdx[48] )
  );
  FDRE   \picorv32/pcpi_mul/rdx_44  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/pcpi_mul/n0111 [4]),
    .R(\picorv32/pcpi_mul/_n0330 ),
    .Q(\picorv32/pcpi_mul/rdx[44] )
  );
  FDRE   \picorv32/pcpi_mul/rdx_40  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/pcpi_mul/n0112 [4]),
    .R(\picorv32/pcpi_mul/_n0330 ),
    .Q(\picorv32/pcpi_mul/rdx[40] )
  );
  FDRE   \picorv32/pcpi_mul/rdx_36  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/pcpi_mul/n0113 [4]),
    .R(\picorv32/pcpi_mul/_n0330 ),
    .Q(\picorv32/pcpi_mul/rdx[36] )
  );
  FDRE   \picorv32/pcpi_mul/rdx_32  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/pcpi_mul/n0114 [4]),
    .R(\picorv32/pcpi_mul/_n0330 ),
    .Q(\picorv32/pcpi_mul/rdx[32] )
  );
  FDRE   \picorv32/pcpi_mul/rdx_28  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/pcpi_mul/n0115 [4]),
    .R(\picorv32/pcpi_mul/_n0330 ),
    .Q(\picorv32/pcpi_mul/rdx[28] )
  );
  FDRE   \picorv32/pcpi_mul/rdx_24  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/pcpi_mul/n0116 [4]),
    .R(\picorv32/pcpi_mul/_n0330 ),
    .Q(\picorv32/pcpi_mul/rdx[24] )
  );
  FDRE   \picorv32/pcpi_mul/rdx_20  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/pcpi_mul/n0117 [4]),
    .R(\picorv32/pcpi_mul/_n0330 ),
    .Q(\picorv32/pcpi_mul/rdx[20] )
  );
  FDRE   \picorv32/pcpi_mul/rdx_16  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/pcpi_mul/n0118 [4]),
    .R(\picorv32/pcpi_mul/_n0330 ),
    .Q(\picorv32/pcpi_mul/rdx[16] )
  );
  FDRE   \picorv32/pcpi_mul/rdx_12  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/pcpi_mul/n0119 [4]),
    .R(\picorv32/pcpi_mul/_n0330 ),
    .Q(\picorv32/pcpi_mul/rdx[12] )
  );
  FDRE   \picorv32/pcpi_mul/rdx_8  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/pcpi_mul/n0120 [4]),
    .R(\picorv32/pcpi_mul/_n0330 ),
    .Q(\picorv32/pcpi_mul/rdx[8] )
  );
  FDRE   \picorv32/pcpi_mul/rdx_4  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/pcpi_mul/n0121 [4]),
    .R(\picorv32/pcpi_mul/_n0330 ),
    .Q(\picorv32/pcpi_mul/rdx[4] )
  );
  FDR   \picorv32/pcpi_mul/mul_finish  (
    .C(sys_clk),
    .D(\picorv32/pcpi_mul/mul_counter[6]_GND_3_o_MUX_1186_o ),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/pcpi_mul/mul_finish_7288 )
  );
  FDE   \picorv32/pcpi_mul/rs2_63  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<63> ),
    .Q(\picorv32/pcpi_mul/rs2 [63])
  );
  FDE   \picorv32/pcpi_mul/rs2_62  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<62> ),
    .Q(\picorv32/pcpi_mul/rs2 [62])
  );
  FDE   \picorv32/pcpi_mul/rs2_61  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<61> ),
    .Q(\picorv32/pcpi_mul/rs2 [61])
  );
  FDE   \picorv32/pcpi_mul/rs2_60  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<60> ),
    .Q(\picorv32/pcpi_mul/rs2 [60])
  );
  FDE   \picorv32/pcpi_mul/rs2_59  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<59> ),
    .Q(\picorv32/pcpi_mul/rs2 [59])
  );
  FDE   \picorv32/pcpi_mul/rs2_58  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<58> ),
    .Q(\picorv32/pcpi_mul/rs2 [58])
  );
  FDE   \picorv32/pcpi_mul/rs2_57  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<57> ),
    .Q(\picorv32/pcpi_mul/rs2 [57])
  );
  FDE   \picorv32/pcpi_mul/rs2_56  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<56> ),
    .Q(\picorv32/pcpi_mul/rs2 [56])
  );
  FDE   \picorv32/pcpi_mul/rs2_55  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<55> ),
    .Q(\picorv32/pcpi_mul/rs2 [55])
  );
  FDE   \picorv32/pcpi_mul/rs2_54  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<54> ),
    .Q(\picorv32/pcpi_mul/rs2 [54])
  );
  FDE   \picorv32/pcpi_mul/rs2_53  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<53> ),
    .Q(\picorv32/pcpi_mul/rs2 [53])
  );
  FDE   \picorv32/pcpi_mul/rs2_52  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<52> ),
    .Q(\picorv32/pcpi_mul/rs2 [52])
  );
  FDE   \picorv32/pcpi_mul/rs2_51  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<51> ),
    .Q(\picorv32/pcpi_mul/rs2 [51])
  );
  FDE   \picorv32/pcpi_mul/rs2_50  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<50> ),
    .Q(\picorv32/pcpi_mul/rs2 [50])
  );
  FDE   \picorv32/pcpi_mul/rs2_49  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<49> ),
    .Q(\picorv32/pcpi_mul/rs2 [49])
  );
  FDE   \picorv32/pcpi_mul/rs2_48  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<48> ),
    .Q(\picorv32/pcpi_mul/rs2 [48])
  );
  FDE   \picorv32/pcpi_mul/rs2_47  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<47> ),
    .Q(\picorv32/pcpi_mul/rs2 [47])
  );
  FDE   \picorv32/pcpi_mul/rs2_46  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<46> ),
    .Q(\picorv32/pcpi_mul/rs2 [46])
  );
  FDE   \picorv32/pcpi_mul/rs2_45  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<45> ),
    .Q(\picorv32/pcpi_mul/rs2 [45])
  );
  FDE   \picorv32/pcpi_mul/rs2_44  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<44> ),
    .Q(\picorv32/pcpi_mul/rs2 [44])
  );
  FDE   \picorv32/pcpi_mul/rs2_43  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<43> ),
    .Q(\picorv32/pcpi_mul/rs2 [43])
  );
  FDE   \picorv32/pcpi_mul/rs2_42  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<42> ),
    .Q(\picorv32/pcpi_mul/rs2 [42])
  );
  FDE   \picorv32/pcpi_mul/rs2_41  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<41> ),
    .Q(\picorv32/pcpi_mul/rs2 [41])
  );
  FDE   \picorv32/pcpi_mul/rs2_40  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<40> ),
    .Q(\picorv32/pcpi_mul/rs2 [40])
  );
  FDE   \picorv32/pcpi_mul/rs2_39  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<39> ),
    .Q(\picorv32/pcpi_mul/rs2 [39])
  );
  FDE   \picorv32/pcpi_mul/rs2_38  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<38> ),
    .Q(\picorv32/pcpi_mul/rs2 [38])
  );
  FDE   \picorv32/pcpi_mul/rs2_37  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<37> ),
    .Q(\picorv32/pcpi_mul/rs2 [37])
  );
  FDE   \picorv32/pcpi_mul/rs2_36  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<36> ),
    .Q(\picorv32/pcpi_mul/rs2 [36])
  );
  FDE   \picorv32/pcpi_mul/rs2_35  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<35> ),
    .Q(\picorv32/pcpi_mul/rs2 [35])
  );
  FDE   \picorv32/pcpi_mul/rs2_34  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<34> ),
    .Q(\picorv32/pcpi_mul/rs2 [34])
  );
  FDE   \picorv32/pcpi_mul/rs2_33  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<33> ),
    .Q(\picorv32/pcpi_mul/rs2 [33])
  );
  FDE   \picorv32/pcpi_mul/rs2_32  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<32> ),
    .Q(\picorv32/pcpi_mul/rs2 [32])
  );
  FDE   \picorv32/pcpi_mul/rs2_31  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<31> ),
    .Q(\picorv32/pcpi_mul/rs2 [31])
  );
  FDE   \picorv32/pcpi_mul/rs2_30  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<30> ),
    .Q(\picorv32/pcpi_mul/rs2 [30])
  );
  FDE   \picorv32/pcpi_mul/rs2_29  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<29> ),
    .Q(\picorv32/pcpi_mul/rs2 [29])
  );
  FDE   \picorv32/pcpi_mul/rs2_28  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<28> ),
    .Q(\picorv32/pcpi_mul/rs2 [28])
  );
  FDE   \picorv32/pcpi_mul/rs2_27  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<27> ),
    .Q(\picorv32/pcpi_mul/rs2 [27])
  );
  FDE   \picorv32/pcpi_mul/rs2_26  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<26> ),
    .Q(\picorv32/pcpi_mul/rs2 [26])
  );
  FDE   \picorv32/pcpi_mul/rs2_25  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<25> ),
    .Q(\picorv32/pcpi_mul/rs2 [25])
  );
  FDE   \picorv32/pcpi_mul/rs2_24  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<24> ),
    .Q(\picorv32/pcpi_mul/rs2 [24])
  );
  FDE   \picorv32/pcpi_mul/rs2_23  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<23> ),
    .Q(\picorv32/pcpi_mul/rs2 [23])
  );
  FDE   \picorv32/pcpi_mul/rs2_22  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<22> ),
    .Q(\picorv32/pcpi_mul/rs2 [22])
  );
  FDE   \picorv32/pcpi_mul/rs2_21  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<21> ),
    .Q(\picorv32/pcpi_mul/rs2 [21])
  );
  FDE   \picorv32/pcpi_mul/rs2_20  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<20> ),
    .Q(\picorv32/pcpi_mul/rs2 [20])
  );
  FDE   \picorv32/pcpi_mul/rs2_19  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<19> ),
    .Q(\picorv32/pcpi_mul/rs2 [19])
  );
  FDE   \picorv32/pcpi_mul/rs2_18  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<18> ),
    .Q(\picorv32/pcpi_mul/rs2 [18])
  );
  FDE   \picorv32/pcpi_mul/rs2_17  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<17> ),
    .Q(\picorv32/pcpi_mul/rs2 [17])
  );
  FDE   \picorv32/pcpi_mul/rs2_16  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<16> ),
    .Q(\picorv32/pcpi_mul/rs2 [16])
  );
  FDE   \picorv32/pcpi_mul/rs2_15  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<15> ),
    .Q(\picorv32/pcpi_mul/rs2 [15])
  );
  FDE   \picorv32/pcpi_mul/rs2_14  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<14> ),
    .Q(\picorv32/pcpi_mul/rs2 [14])
  );
  FDE   \picorv32/pcpi_mul/rs2_13  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<13> ),
    .Q(\picorv32/pcpi_mul/rs2 [13])
  );
  FDE   \picorv32/pcpi_mul/rs2_12  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<12> ),
    .Q(\picorv32/pcpi_mul/rs2 [12])
  );
  FDE   \picorv32/pcpi_mul/rs2_11  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<11> ),
    .Q(\picorv32/pcpi_mul/rs2 [11])
  );
  FDE   \picorv32/pcpi_mul/rs2_10  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<10> ),
    .Q(\picorv32/pcpi_mul/rs2 [10])
  );
  FDE   \picorv32/pcpi_mul/rs2_9  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<9> ),
    .Q(\picorv32/pcpi_mul/rs2 [9])
  );
  FDE   \picorv32/pcpi_mul/rs2_8  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<8> ),
    .Q(\picorv32/pcpi_mul/rs2 [8])
  );
  FDE   \picorv32/pcpi_mul/rs2_7  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<7> ),
    .Q(\picorv32/pcpi_mul/rs2 [7])
  );
  FDE   \picorv32/pcpi_mul/rs2_6  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<6> ),
    .Q(\picorv32/pcpi_mul/rs2 [6])
  );
  FDE   \picorv32/pcpi_mul/rs2_5  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<5> ),
    .Q(\picorv32/pcpi_mul/rs2 [5])
  );
  FDE   \picorv32/pcpi_mul/rs2_4  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<4> ),
    .Q(\picorv32/pcpi_mul/rs2 [4])
  );
  FDE   \picorv32/pcpi_mul/rs2_3  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<3> ),
    .Q(\picorv32/pcpi_mul/rs2 [3])
  );
  FDE   \picorv32/pcpi_mul/rs2_2  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<2> ),
    .Q(\picorv32/pcpi_mul/rs2 [2])
  );
  FDE   \picorv32/pcpi_mul/rs2_1  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<1> ),
    .Q(\picorv32/pcpi_mul/rs2 [1])
  );
  FDE   \picorv32/pcpi_mul/rs2_0  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<0> ),
    .Q(\picorv32/pcpi_mul/rs2 [0])
  );
  FDE   \picorv32/pcpi_mul/rs1_63  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<63> ),
    .Q(\picorv32/pcpi_mul/rs1 [63])
  );
  FDE   \picorv32/pcpi_mul/rs1_62  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<62> ),
    .Q(\picorv32/pcpi_mul/rs1 [62])
  );
  FDE   \picorv32/pcpi_mul/rs1_61  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<61> ),
    .Q(\picorv32/pcpi_mul/rs1 [61])
  );
  FDE   \picorv32/pcpi_mul/rs1_60  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<60> ),
    .Q(\picorv32/pcpi_mul/rs1 [60])
  );
  FDE   \picorv32/pcpi_mul/rs1_59  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<59> ),
    .Q(\picorv32/pcpi_mul/rs1 [59])
  );
  FDE   \picorv32/pcpi_mul/rs1_58  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<58> ),
    .Q(\picorv32/pcpi_mul/rs1 [58])
  );
  FDE   \picorv32/pcpi_mul/rs1_57  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<57> ),
    .Q(\picorv32/pcpi_mul/rs1 [57])
  );
  FDE   \picorv32/pcpi_mul/rs1_56  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<56> ),
    .Q(\picorv32/pcpi_mul/rs1 [56])
  );
  FDE   \picorv32/pcpi_mul/rs1_55  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<55> ),
    .Q(\picorv32/pcpi_mul/rs1 [55])
  );
  FDE   \picorv32/pcpi_mul/rs1_54  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<54> ),
    .Q(\picorv32/pcpi_mul/rs1 [54])
  );
  FDE   \picorv32/pcpi_mul/rs1_53  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<53> ),
    .Q(\picorv32/pcpi_mul/rs1 [53])
  );
  FDE   \picorv32/pcpi_mul/rs1_52  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<52> ),
    .Q(\picorv32/pcpi_mul/rs1 [52])
  );
  FDE   \picorv32/pcpi_mul/rs1_51  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<51> ),
    .Q(\picorv32/pcpi_mul/rs1 [51])
  );
  FDE   \picorv32/pcpi_mul/rs1_50  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<50> ),
    .Q(\picorv32/pcpi_mul/rs1 [50])
  );
  FDE   \picorv32/pcpi_mul/rs1_49  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<49> ),
    .Q(\picorv32/pcpi_mul/rs1 [49])
  );
  FDE   \picorv32/pcpi_mul/rs1_48  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<48> ),
    .Q(\picorv32/pcpi_mul/rs1 [48])
  );
  FDE   \picorv32/pcpi_mul/rs1_47  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<47> ),
    .Q(\picorv32/pcpi_mul/rs1 [47])
  );
  FDE   \picorv32/pcpi_mul/rs1_46  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<46> ),
    .Q(\picorv32/pcpi_mul/rs1 [46])
  );
  FDE   \picorv32/pcpi_mul/rs1_45  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<45> ),
    .Q(\picorv32/pcpi_mul/rs1 [45])
  );
  FDE   \picorv32/pcpi_mul/rs1_44  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<44> ),
    .Q(\picorv32/pcpi_mul/rs1 [44])
  );
  FDE   \picorv32/pcpi_mul/rs1_43  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<43> ),
    .Q(\picorv32/pcpi_mul/rs1 [43])
  );
  FDE   \picorv32/pcpi_mul/rs1_42  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<42> ),
    .Q(\picorv32/pcpi_mul/rs1 [42])
  );
  FDE   \picorv32/pcpi_mul/rs1_41  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<41> ),
    .Q(\picorv32/pcpi_mul/rs1 [41])
  );
  FDE   \picorv32/pcpi_mul/rs1_40  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<40> ),
    .Q(\picorv32/pcpi_mul/rs1 [40])
  );
  FDE   \picorv32/pcpi_mul/rs1_39  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<39> ),
    .Q(\picorv32/pcpi_mul/rs1 [39])
  );
  FDE   \picorv32/pcpi_mul/rs1_38  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<38> ),
    .Q(\picorv32/pcpi_mul/rs1 [38])
  );
  FDE   \picorv32/pcpi_mul/rs1_37  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<37> ),
    .Q(\picorv32/pcpi_mul/rs1 [37])
  );
  FDE   \picorv32/pcpi_mul/rs1_36  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<36> ),
    .Q(\picorv32/pcpi_mul/rs1 [36])
  );
  FDE   \picorv32/pcpi_mul/rs1_35  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<35> ),
    .Q(\picorv32/pcpi_mul/rs1 [35])
  );
  FDE   \picorv32/pcpi_mul/rs1_34  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<34> ),
    .Q(\picorv32/pcpi_mul/rs1 [34])
  );
  FDE   \picorv32/pcpi_mul/rs1_33  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<33> ),
    .Q(\picorv32/pcpi_mul/rs1 [33])
  );
  FDE   \picorv32/pcpi_mul/rs1_32  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<32> ),
    .Q(\picorv32/pcpi_mul/rs1 [32])
  );
  FDE   \picorv32/pcpi_mul/rs1_31  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<31> ),
    .Q(\picorv32/pcpi_mul/rs1 [31])
  );
  FDE   \picorv32/pcpi_mul/rs1_30  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<30> ),
    .Q(\picorv32/pcpi_mul/rs1 [30])
  );
  FDE   \picorv32/pcpi_mul/rs1_29  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<29> ),
    .Q(\picorv32/pcpi_mul/rs1 [29])
  );
  FDE   \picorv32/pcpi_mul/rs1_28  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<28> ),
    .Q(\picorv32/pcpi_mul/rs1 [28])
  );
  FDE   \picorv32/pcpi_mul/rs1_27  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<27> ),
    .Q(\picorv32/pcpi_mul/rs1 [27])
  );
  FDE   \picorv32/pcpi_mul/rs1_26  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<26> ),
    .Q(\picorv32/pcpi_mul/rs1 [26])
  );
  FDE   \picorv32/pcpi_mul/rs1_25  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<25> ),
    .Q(\picorv32/pcpi_mul/rs1 [25])
  );
  FDE   \picorv32/pcpi_mul/rs1_24  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<24> ),
    .Q(\picorv32/pcpi_mul/rs1 [24])
  );
  FDE   \picorv32/pcpi_mul/rs1_23  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<23> ),
    .Q(\picorv32/pcpi_mul/rs1 [23])
  );
  FDE   \picorv32/pcpi_mul/rs1_22  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<22> ),
    .Q(\picorv32/pcpi_mul/rs1 [22])
  );
  FDE   \picorv32/pcpi_mul/rs1_21  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<21> ),
    .Q(\picorv32/pcpi_mul/rs1 [21])
  );
  FDE   \picorv32/pcpi_mul/rs1_20  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<20> ),
    .Q(\picorv32/pcpi_mul/rs1 [20])
  );
  FDE   \picorv32/pcpi_mul/rs1_19  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<19> ),
    .Q(\picorv32/pcpi_mul/rs1 [19])
  );
  FDE   \picorv32/pcpi_mul/rs1_18  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<18> ),
    .Q(\picorv32/pcpi_mul/rs1 [18])
  );
  FDE   \picorv32/pcpi_mul/rs1_17  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<17> ),
    .Q(\picorv32/pcpi_mul/rs1 [17])
  );
  FDE   \picorv32/pcpi_mul/rs1_16  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<16> ),
    .Q(\picorv32/pcpi_mul/rs1 [16])
  );
  FDE   \picorv32/pcpi_mul/rs1_15  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<15> ),
    .Q(\picorv32/pcpi_mul/rs1 [15])
  );
  FDE   \picorv32/pcpi_mul/rs1_14  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<14> ),
    .Q(\picorv32/pcpi_mul/rs1 [14])
  );
  FDE   \picorv32/pcpi_mul/rs1_13  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<13> ),
    .Q(\picorv32/pcpi_mul/rs1 [13])
  );
  FDE   \picorv32/pcpi_mul/rs1_12  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<12> ),
    .Q(\picorv32/pcpi_mul/rs1 [12])
  );
  FDE   \picorv32/pcpi_mul/rs1_11  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<11> ),
    .Q(\picorv32/pcpi_mul/rs1 [11])
  );
  FDE   \picorv32/pcpi_mul/rs1_10  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<10> ),
    .Q(\picorv32/pcpi_mul/rs1 [10])
  );
  FDE   \picorv32/pcpi_mul/rs1_9  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<9> ),
    .Q(\picorv32/pcpi_mul/rs1 [9])
  );
  FDE   \picorv32/pcpi_mul/rs1_8  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<8> ),
    .Q(\picorv32/pcpi_mul/rs1 [8])
  );
  FDE   \picorv32/pcpi_mul/rs1_7  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<7> ),
    .Q(\picorv32/pcpi_mul/rs1 [7])
  );
  FDE   \picorv32/pcpi_mul/rs1_6  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<6> ),
    .Q(\picorv32/pcpi_mul/rs1 [6])
  );
  FDE   \picorv32/pcpi_mul/rs1_5  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<5> ),
    .Q(\picorv32/pcpi_mul/rs1 [5])
  );
  FDE   \picorv32/pcpi_mul/rs1_4  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<4> ),
    .Q(\picorv32/pcpi_mul/rs1 [4])
  );
  FDE   \picorv32/pcpi_mul/rs1_3  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<3> ),
    .Q(\picorv32/pcpi_mul/rs1 [3])
  );
  FDE   \picorv32/pcpi_mul/rs1_2  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<2> ),
    .Q(\picorv32/pcpi_mul/rs1 [2])
  );
  FDE   \picorv32/pcpi_mul/rs1_1  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<1> ),
    .Q(\picorv32/pcpi_mul/rs1 [1])
  );
  FDE   \picorv32/pcpi_mul/rs1_0  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<0> ),
    .Q(\picorv32/pcpi_mul/rs1 [0])
  );
  FD   \picorv32/pcpi_mul/pcpi_wait_q  (
    .C(sys_clk),
    .D(\picorv32/pcpi_mul/pcpi_wait_6715 ),
    .Q(\picorv32/pcpi_mul/pcpi_wait_q_7289 )
  );
  FDR   \picorv32/pcpi_mul/instr_mul  (
    .C(sys_clk),
    .D(\picorv32/pcpi_mul/pcpi_insn[14]_GND_3_o_equal_7_o ),
    .R(\picorv32/pcpi_mul/resetn_pcpi_insn[31]_AND_650_o_inv ),
    .Q(\picorv32/pcpi_mul/instr_mul_7078 )
  );
  FDR   \picorv32/pcpi_mul/instr_mulh  (
    .C(sys_clk),
    .D(\picorv32/pcpi_mul/pcpi_insn[14]_GND_3_o_equal_8_o ),
    .R(\picorv32/pcpi_mul/resetn_pcpi_insn[31]_AND_650_o_inv ),
    .Q(\picorv32/pcpi_mul/instr_mulh_7077 )
  );
  FDR   \picorv32/pcpi_mul/instr_mulhsu  (
    .C(sys_clk),
    .D(\picorv32/pcpi_mul/pcpi_insn[14]_GND_3_o_equal_9_o ),
    .R(\picorv32/pcpi_mul/resetn_pcpi_insn[31]_AND_650_o_inv ),
    .Q(\picorv32/pcpi_mul/instr_mulhsu_7076 )
  );
  FDR   \picorv32/pcpi_mul/instr_mulhu  (
    .C(sys_clk),
    .D(\picorv32/pcpi_mul/pcpi_insn[14]_GND_3_o_equal_10_o ),
    .R(\picorv32/pcpi_mul/resetn_pcpi_insn[31]_AND_650_o_inv ),
    .Q(\picorv32/pcpi_mul/instr_mulhu_7075 )
  );
  FD   \picorv32/pcpi_mul/pcpi_wait  (
    .C(sys_clk),
    .D(\picorv32/pcpi_mul/instr_any_mul ),
    .Q(\picorv32/pcpi_mul/pcpi_wait_6715 )
  );
  XORCY   \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_xor<31>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<30>_7291 ),
    .LI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<31>_7290 ),
    .O(\picorv32/pcpi_div/dividend[31]_quotient[31]_mux_25_OUT<31> )
  );
  XORCY   \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_xor<30>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<29>_7293 ),
    .LI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<30>_7292 ),
    .O(\picorv32/pcpi_div/dividend[31]_quotient[31]_mux_25_OUT<30> )
  );
  MUXCY   \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<30>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<29>_7293 ),
    .DI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_A<30> ),
    .S(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<30>_7292 ),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<30>_7291 )
  );
  XORCY   \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_xor<29>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<28>_7295 ),
    .LI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<29>_7294 ),
    .O(\picorv32/pcpi_div/dividend[31]_quotient[31]_mux_25_OUT<29> )
  );
  MUXCY   \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<29>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<28>_7295 ),
    .DI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_A<29> ),
    .S(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<29>_7294 ),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<29>_7293 )
  );
  XORCY   \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_xor<28>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<27>_7297 ),
    .LI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<28>_7296 ),
    .O(\picorv32/pcpi_div/dividend[31]_quotient[31]_mux_25_OUT<28> )
  );
  MUXCY   \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<28>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<27>_7297 ),
    .DI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_A<28> ),
    .S(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<28>_7296 ),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<28>_7295 )
  );
  XORCY   \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_xor<27>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<26>_7299 ),
    .LI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<27>_7298 ),
    .O(\picorv32/pcpi_div/dividend[31]_quotient[31]_mux_25_OUT<27> )
  );
  MUXCY   \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<27>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<26>_7299 ),
    .DI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_A<27> ),
    .S(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<27>_7298 ),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<27>_7297 )
  );
  XORCY   \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_xor<26>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<25>_7301 ),
    .LI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<26>_7300 ),
    .O(\picorv32/pcpi_div/dividend[31]_quotient[31]_mux_25_OUT<26> )
  );
  MUXCY   \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<26>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<25>_7301 ),
    .DI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_A<26> ),
    .S(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<26>_7300 ),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<26>_7299 )
  );
  XORCY   \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_xor<25>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<24>_7303 ),
    .LI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<25>_7302 ),
    .O(\picorv32/pcpi_div/dividend[31]_quotient[31]_mux_25_OUT<25> )
  );
  MUXCY   \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<25>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<24>_7303 ),
    .DI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_A<25> ),
    .S(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<25>_7302 ),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<25>_7301 )
  );
  XORCY   \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_xor<24>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<23>_7305 ),
    .LI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<24>_7304 ),
    .O(\picorv32/pcpi_div/dividend[31]_quotient[31]_mux_25_OUT<24> )
  );
  MUXCY   \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<24>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<23>_7305 ),
    .DI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_A<24> ),
    .S(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<24>_7304 ),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<24>_7303 )
  );
  XORCY   \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_xor<23>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<22>_7307 ),
    .LI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<23>_7306 ),
    .O(\picorv32/pcpi_div/dividend[31]_quotient[31]_mux_25_OUT<23> )
  );
  MUXCY   \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<23>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<22>_7307 ),
    .DI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_A<23> ),
    .S(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<23>_7306 ),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<23>_7305 )
  );
  XORCY   \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_xor<22>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<21>_7309 ),
    .LI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<22>_7308 ),
    .O(\picorv32/pcpi_div/dividend[31]_quotient[31]_mux_25_OUT<22> )
  );
  MUXCY   \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<22>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<21>_7309 ),
    .DI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_A<22> ),
    .S(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<22>_7308 ),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<22>_7307 )
  );
  XORCY   \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_xor<21>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<20>_7311 ),
    .LI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<21>_7310 ),
    .O(\picorv32/pcpi_div/dividend[31]_quotient[31]_mux_25_OUT<21> )
  );
  MUXCY   \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<21>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<20>_7311 ),
    .DI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_A<21> ),
    .S(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<21>_7310 ),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<21>_7309 )
  );
  XORCY   \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_xor<20>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<19>_7313 ),
    .LI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<20>_7312 ),
    .O(\picorv32/pcpi_div/dividend[31]_quotient[31]_mux_25_OUT<20> )
  );
  MUXCY   \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<20>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<19>_7313 ),
    .DI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_A<20> ),
    .S(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<20>_7312 ),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<20>_7311 )
  );
  XORCY   \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_xor<19>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<18>_7315 ),
    .LI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<19>_7314 ),
    .O(\picorv32/pcpi_div/dividend[31]_quotient[31]_mux_25_OUT<19> )
  );
  MUXCY   \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<19>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<18>_7315 ),
    .DI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_A<19> ),
    .S(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<19>_7314 ),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<19>_7313 )
  );
  XORCY   \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_xor<18>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<17>_7317 ),
    .LI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<18>_7316 ),
    .O(\picorv32/pcpi_div/dividend[31]_quotient[31]_mux_25_OUT<18> )
  );
  MUXCY   \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<18>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<17>_7317 ),
    .DI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_A<18> ),
    .S(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<18>_7316 ),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<18>_7315 )
  );
  XORCY   \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_xor<17>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<16>_7319 ),
    .LI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<17>_7318 ),
    .O(\picorv32/pcpi_div/dividend[31]_quotient[31]_mux_25_OUT<17> )
  );
  MUXCY   \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<17>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<16>_7319 ),
    .DI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_A<17> ),
    .S(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<17>_7318 ),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<17>_7317 )
  );
  XORCY   \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_xor<16>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<15>_7321 ),
    .LI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<16>_7320 ),
    .O(\picorv32/pcpi_div/dividend[31]_quotient[31]_mux_25_OUT<16> )
  );
  MUXCY   \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<16>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<15>_7321 ),
    .DI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_A<16> ),
    .S(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<16>_7320 ),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<16>_7319 )
  );
  XORCY   \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_xor<15>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<14>_7323 ),
    .LI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<15>_7322 ),
    .O(\picorv32/pcpi_div/dividend[31]_quotient[31]_mux_25_OUT<15> )
  );
  MUXCY   \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<15>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<14>_7323 ),
    .DI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_A<15> ),
    .S(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<15>_7322 ),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<15>_7321 )
  );
  XORCY   \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_xor<14>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<13>_7325 ),
    .LI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<14>_7324 ),
    .O(\picorv32/pcpi_div/dividend[31]_quotient[31]_mux_25_OUT<14> )
  );
  MUXCY   \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<14>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<13>_7325 ),
    .DI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_A<14> ),
    .S(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<14>_7324 ),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<14>_7323 )
  );
  XORCY   \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_xor<13>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<12>_7327 ),
    .LI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<13>_7326 ),
    .O(\picorv32/pcpi_div/dividend[31]_quotient[31]_mux_25_OUT<13> )
  );
  MUXCY   \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<13>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<12>_7327 ),
    .DI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_A<13> ),
    .S(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<13>_7326 ),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<13>_7325 )
  );
  XORCY   \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_xor<12>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<11>_7329 ),
    .LI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<12>_7328 ),
    .O(\picorv32/pcpi_div/dividend[31]_quotient[31]_mux_25_OUT<12> )
  );
  MUXCY   \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<12>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<11>_7329 ),
    .DI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_A<12> ),
    .S(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<12>_7328 ),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<12>_7327 )
  );
  XORCY   \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_xor<11>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<10>_7331 ),
    .LI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<11>_7330 ),
    .O(\picorv32/pcpi_div/dividend[31]_quotient[31]_mux_25_OUT<11> )
  );
  MUXCY   \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<11>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<10>_7331 ),
    .DI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_A<11> ),
    .S(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<11>_7330 ),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<11>_7329 )
  );
  XORCY   \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_xor<10>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<9>_7333 ),
    .LI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<10>_7332 ),
    .O(\picorv32/pcpi_div/dividend[31]_quotient[31]_mux_25_OUT<10> )
  );
  MUXCY   \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<10>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<9>_7333 ),
    .DI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_A<10> ),
    .S(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<10>_7332 ),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<10>_7331 )
  );
  XORCY   \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_xor<9>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<8>_7335 ),
    .LI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<9>_7334 ),
    .O(\picorv32/pcpi_div/dividend[31]_quotient[31]_mux_25_OUT<9> )
  );
  MUXCY   \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<9>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<8>_7335 ),
    .DI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_A<9> ),
    .S(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<9>_7334 ),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<9>_7333 )
  );
  XORCY   \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_xor<8>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<7>_7337 ),
    .LI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<8>_7336 ),
    .O(\picorv32/pcpi_div/dividend[31]_quotient[31]_mux_25_OUT<8> )
  );
  MUXCY   \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<8>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<7>_7337 ),
    .DI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_A<8> ),
    .S(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<8>_7336 ),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<8>_7335 )
  );
  XORCY   \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_xor<7>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<6>_7339 ),
    .LI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<7>_7338 ),
    .O(\picorv32/pcpi_div/dividend[31]_quotient[31]_mux_25_OUT<7> )
  );
  MUXCY   \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<7>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<6>_7339 ),
    .DI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_A<7> ),
    .S(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<7>_7338 ),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<7>_7337 )
  );
  XORCY   \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_xor<6>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<5>_7341 ),
    .LI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<6>_7340 ),
    .O(\picorv32/pcpi_div/dividend[31]_quotient[31]_mux_25_OUT<6> )
  );
  MUXCY   \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<6>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<5>_7341 ),
    .DI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_A<6> ),
    .S(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<6>_7340 ),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<6>_7339 )
  );
  XORCY   \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_xor<5>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<4>_7343 ),
    .LI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<5>_7342 ),
    .O(\picorv32/pcpi_div/dividend[31]_quotient[31]_mux_25_OUT<5> )
  );
  MUXCY   \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<5>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<4>_7343 ),
    .DI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_A<5> ),
    .S(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<5>_7342 ),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<5>_7341 )
  );
  XORCY   \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_xor<4>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<3>_7345 ),
    .LI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<4>_7344 ),
    .O(\picorv32/pcpi_div/dividend[31]_quotient[31]_mux_25_OUT<4> )
  );
  MUXCY   \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<4>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<3>_7345 ),
    .DI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_A<4> ),
    .S(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<4>_7344 ),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<4>_7343 )
  );
  XORCY   \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_xor<3>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<2>_7347 ),
    .LI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<3>_7346 ),
    .O(\picorv32/pcpi_div/dividend[31]_quotient[31]_mux_25_OUT<3> )
  );
  MUXCY   \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<3>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<2>_7347 ),
    .DI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_A<3> ),
    .S(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<3>_7346 ),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<3>_7345 )
  );
  XORCY   \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_xor<2>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<1>_7349 ),
    .LI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<2>_7348 ),
    .O(\picorv32/pcpi_div/dividend[31]_quotient[31]_mux_25_OUT<2> )
  );
  MUXCY   \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<2>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<1>_7349 ),
    .DI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_A<2> ),
    .S(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<2>_7348 ),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<2>_7347 )
  );
  XORCY   \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_xor<1>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<0>_7351 ),
    .LI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<1>_7350 ),
    .O(\picorv32/pcpi_div/dividend[31]_quotient[31]_mux_25_OUT<1> )
  );
  MUXCY   \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<1>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<0>_7351 ),
    .DI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_A<1> ),
    .S(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<1>_7350 ),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<1>_7349 )
  );
  XORCY   \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_xor<0>  (
    .CI(basesoc_sdram_tccdcon_ready),
    .LI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<0>_7352 ),
    .O(\picorv32/pcpi_div/dividend[31]_quotient[31]_mux_25_OUT<0> )
  );
  MUXCY   \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<0>  (
    .CI(basesoc_sdram_tccdcon_ready),
    .DI(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_A<0> ),
    .S(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<0>_7352 ),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_cy<0>_7351 )
  );
  XORCY   \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_xor<31>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<30>_7354 ),
    .LI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<31>_7353 ),
    .O(\picorv32/pcpi_div/dividend[31]_pcpi_rs1[31]_mux_36_OUT<31> )
  );
  XORCY   \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_xor<30>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<29>_7356 ),
    .LI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<30>_7355 ),
    .O(\picorv32/pcpi_div/dividend[31]_pcpi_rs1[31]_mux_36_OUT<30> )
  );
  MUXCY   \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<30>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<29>_7356 ),
    .DI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<30> ),
    .S(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<30>_7355 ),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<30>_7354 )
  );
  XORCY   \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_xor<29>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<28>_7358 ),
    .LI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<29>_7357 ),
    .O(\picorv32/pcpi_div/dividend[31]_pcpi_rs1[31]_mux_36_OUT<29> )
  );
  MUXCY   \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<29>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<28>_7358 ),
    .DI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<29> ),
    .S(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<29>_7357 ),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<29>_7356 )
  );
  XORCY   \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_xor<28>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<27>_7360 ),
    .LI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<28>_7359 ),
    .O(\picorv32/pcpi_div/dividend[31]_pcpi_rs1[31]_mux_36_OUT<28> )
  );
  MUXCY   \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<28>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<27>_7360 ),
    .DI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<28> ),
    .S(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<28>_7359 ),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<28>_7358 )
  );
  XORCY   \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_xor<27>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<26>_7362 ),
    .LI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<27>_7361 ),
    .O(\picorv32/pcpi_div/dividend[31]_pcpi_rs1[31]_mux_36_OUT<27> )
  );
  MUXCY   \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<27>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<26>_7362 ),
    .DI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<27> ),
    .S(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<27>_7361 ),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<27>_7360 )
  );
  XORCY   \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_xor<26>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<25>_7364 ),
    .LI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<26>_7363 ),
    .O(\picorv32/pcpi_div/dividend[31]_pcpi_rs1[31]_mux_36_OUT<26> )
  );
  MUXCY   \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<26>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<25>_7364 ),
    .DI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<26> ),
    .S(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<26>_7363 ),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<26>_7362 )
  );
  XORCY   \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_xor<25>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<24>_7366 ),
    .LI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<25>_7365 ),
    .O(\picorv32/pcpi_div/dividend[31]_pcpi_rs1[31]_mux_36_OUT<25> )
  );
  MUXCY   \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<25>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<24>_7366 ),
    .DI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<25> ),
    .S(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<25>_7365 ),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<25>_7364 )
  );
  XORCY   \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_xor<24>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<23>_7368 ),
    .LI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<24>_7367 ),
    .O(\picorv32/pcpi_div/dividend[31]_pcpi_rs1[31]_mux_36_OUT<24> )
  );
  MUXCY   \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<24>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<23>_7368 ),
    .DI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<24> ),
    .S(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<24>_7367 ),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<24>_7366 )
  );
  XORCY   \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_xor<23>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<22>_7370 ),
    .LI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<23>_7369 ),
    .O(\picorv32/pcpi_div/dividend[31]_pcpi_rs1[31]_mux_36_OUT<23> )
  );
  MUXCY   \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<23>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<22>_7370 ),
    .DI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<23> ),
    .S(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<23>_7369 ),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<23>_7368 )
  );
  XORCY   \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_xor<22>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<21>_7372 ),
    .LI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<22>_7371 ),
    .O(\picorv32/pcpi_div/dividend[31]_pcpi_rs1[31]_mux_36_OUT<22> )
  );
  MUXCY   \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<22>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<21>_7372 ),
    .DI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<22> ),
    .S(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<22>_7371 ),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<22>_7370 )
  );
  XORCY   \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_xor<21>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<20>_7374 ),
    .LI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<21>_7373 ),
    .O(\picorv32/pcpi_div/dividend[31]_pcpi_rs1[31]_mux_36_OUT<21> )
  );
  MUXCY   \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<21>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<20>_7374 ),
    .DI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<21> ),
    .S(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<21>_7373 ),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<21>_7372 )
  );
  XORCY   \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_xor<20>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<19>_7376 ),
    .LI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<20>_7375 ),
    .O(\picorv32/pcpi_div/dividend[31]_pcpi_rs1[31]_mux_36_OUT<20> )
  );
  MUXCY   \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<20>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<19>_7376 ),
    .DI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<20> ),
    .S(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<20>_7375 ),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<20>_7374 )
  );
  XORCY   \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_xor<19>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<18>_7378 ),
    .LI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<19>_7377 ),
    .O(\picorv32/pcpi_div/dividend[31]_pcpi_rs1[31]_mux_36_OUT<19> )
  );
  MUXCY   \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<19>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<18>_7378 ),
    .DI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<19> ),
    .S(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<19>_7377 ),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<19>_7376 )
  );
  XORCY   \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_xor<18>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<17>_7380 ),
    .LI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<18>_7379 ),
    .O(\picorv32/pcpi_div/dividend[31]_pcpi_rs1[31]_mux_36_OUT<18> )
  );
  MUXCY   \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<18>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<17>_7380 ),
    .DI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<18> ),
    .S(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<18>_7379 ),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<18>_7378 )
  );
  XORCY   \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_xor<17>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<16>_7382 ),
    .LI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<17>_7381 ),
    .O(\picorv32/pcpi_div/dividend[31]_pcpi_rs1[31]_mux_36_OUT<17> )
  );
  MUXCY   \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<17>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<16>_7382 ),
    .DI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<17> ),
    .S(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<17>_7381 ),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<17>_7380 )
  );
  XORCY   \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_xor<16>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<15>_7384 ),
    .LI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<16>_7383 ),
    .O(\picorv32/pcpi_div/dividend[31]_pcpi_rs1[31]_mux_36_OUT<16> )
  );
  MUXCY   \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<16>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<15>_7384 ),
    .DI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<16> ),
    .S(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<16>_7383 ),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<16>_7382 )
  );
  XORCY   \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_xor<15>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<14>_7386 ),
    .LI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<15>_7385 ),
    .O(\picorv32/pcpi_div/dividend[31]_pcpi_rs1[31]_mux_36_OUT<15> )
  );
  MUXCY   \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<15>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<14>_7386 ),
    .DI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<15> ),
    .S(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<15>_7385 ),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<15>_7384 )
  );
  XORCY   \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_xor<14>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<13>_7388 ),
    .LI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<14>_7387 ),
    .O(\picorv32/pcpi_div/dividend[31]_pcpi_rs1[31]_mux_36_OUT<14> )
  );
  MUXCY   \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<14>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<13>_7388 ),
    .DI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<14> ),
    .S(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<14>_7387 ),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<14>_7386 )
  );
  XORCY   \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_xor<13>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<12>_7390 ),
    .LI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<13>_7389 ),
    .O(\picorv32/pcpi_div/dividend[31]_pcpi_rs1[31]_mux_36_OUT<13> )
  );
  MUXCY   \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<13>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<12>_7390 ),
    .DI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<13> ),
    .S(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<13>_7389 ),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<13>_7388 )
  );
  XORCY   \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_xor<12>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<11>_7392 ),
    .LI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<12>_7391 ),
    .O(\picorv32/pcpi_div/dividend[31]_pcpi_rs1[31]_mux_36_OUT<12> )
  );
  MUXCY   \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<12>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<11>_7392 ),
    .DI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<12> ),
    .S(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<12>_7391 ),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<12>_7390 )
  );
  XORCY   \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_xor<11>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<10>_7394 ),
    .LI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<11>_7393 ),
    .O(\picorv32/pcpi_div/dividend[31]_pcpi_rs1[31]_mux_36_OUT<11> )
  );
  MUXCY   \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<11>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<10>_7394 ),
    .DI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<11> ),
    .S(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<11>_7393 ),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<11>_7392 )
  );
  XORCY   \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_xor<10>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<9>_7396 ),
    .LI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<10>_7395 ),
    .O(\picorv32/pcpi_div/dividend[31]_pcpi_rs1[31]_mux_36_OUT<10> )
  );
  MUXCY   \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<10>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<9>_7396 ),
    .DI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<10> ),
    .S(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<10>_7395 ),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<10>_7394 )
  );
  XORCY   \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_xor<9>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<8>_7398 ),
    .LI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<9>_7397 ),
    .O(\picorv32/pcpi_div/dividend[31]_pcpi_rs1[31]_mux_36_OUT<9> )
  );
  MUXCY   \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<9>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<8>_7398 ),
    .DI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<9> ),
    .S(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<9>_7397 ),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<9>_7396 )
  );
  XORCY   \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_xor<8>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<7>_7400 ),
    .LI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<8>_7399 ),
    .O(\picorv32/pcpi_div/dividend[31]_pcpi_rs1[31]_mux_36_OUT<8> )
  );
  MUXCY   \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<8>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<7>_7400 ),
    .DI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<8> ),
    .S(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<8>_7399 ),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<8>_7398 )
  );
  XORCY   \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_xor<7>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<6>_7402 ),
    .LI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<7>_7401 ),
    .O(\picorv32/pcpi_div/dividend[31]_pcpi_rs1[31]_mux_36_OUT<7> )
  );
  MUXCY   \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<7>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<6>_7402 ),
    .DI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<7> ),
    .S(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<7>_7401 ),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<7>_7400 )
  );
  XORCY   \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_xor<6>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<5>_7404 ),
    .LI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<6>_7403 ),
    .O(\picorv32/pcpi_div/dividend[31]_pcpi_rs1[31]_mux_36_OUT<6> )
  );
  MUXCY   \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<6>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<5>_7404 ),
    .DI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<6> ),
    .S(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<6>_7403 ),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<6>_7402 )
  );
  XORCY   \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_xor<5>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<4>_7406 ),
    .LI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<5>_7405 ),
    .O(\picorv32/pcpi_div/dividend[31]_pcpi_rs1[31]_mux_36_OUT<5> )
  );
  MUXCY   \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<5>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<4>_7406 ),
    .DI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<5> ),
    .S(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<5>_7405 ),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<5>_7404 )
  );
  XORCY   \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_xor<4>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<3>_7408 ),
    .LI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<4>_7407 ),
    .O(\picorv32/pcpi_div/dividend[31]_pcpi_rs1[31]_mux_36_OUT<4> )
  );
  MUXCY   \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<4>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<3>_7408 ),
    .DI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<4> ),
    .S(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<4>_7407 ),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<4>_7406 )
  );
  XORCY   \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_xor<3>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<2>_7410 ),
    .LI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<3>_7409 ),
    .O(\picorv32/pcpi_div/dividend[31]_pcpi_rs1[31]_mux_36_OUT<3> )
  );
  MUXCY   \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<3>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<2>_7410 ),
    .DI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<3> ),
    .S(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<3>_7409 ),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<3>_7408 )
  );
  XORCY   \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_xor<2>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<1>_7412 ),
    .LI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<2>_7411 ),
    .O(\picorv32/pcpi_div/dividend[31]_pcpi_rs1[31]_mux_36_OUT<2> )
  );
  MUXCY   \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<2>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<1>_7412 ),
    .DI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<2> ),
    .S(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<2>_7411 ),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<2>_7410 )
  );
  XORCY   \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_xor<1>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<0>_7414 ),
    .LI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<1>_7413 ),
    .O(\picorv32/pcpi_div/dividend[31]_pcpi_rs1[31]_mux_36_OUT<1> )
  );
  MUXCY   \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<1>  (
    .CI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<0>_7414 ),
    .DI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<1> ),
    .S(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<1>_7413 ),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<1>_7412 )
  );
  XORCY   \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_xor<0>  (
    .CI(basesoc_sdram_tccdcon_ready),
    .LI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<0>_7415 ),
    .O(\picorv32/pcpi_div/dividend[31]_pcpi_rs1[31]_mux_36_OUT<0> )
  );
  MUXCY   \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<0>  (
    .CI(basesoc_sdram_tccdcon_ready),
    .DI(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<0> ),
    .S(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<0>_7415 ),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_cy<0>_7414 )
  );
  MUXCY   \picorv32/pcpi_div/Mcompar_n0050_cy<21>  (
    .CI(\picorv32/pcpi_div/Mcompar_n0050_cy [20]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/pcpi_div/Mcompar_n0050_lut [21]),
    .O(\picorv32/pcpi_div/Mcompar_n0050_cy [21])
  );
  LUT5 #(
    .INIT ( 32'h00000001 ))
  \picorv32/pcpi_div/Mcompar_n0050_lut<21>  (
    .I0(\picorv32/pcpi_div/divisor [58]),
    .I1(\picorv32/pcpi_div/divisor [59]),
    .I2(\picorv32/pcpi_div/divisor [60]),
    .I3(\picorv32/pcpi_div/divisor [61]),
    .I4(\picorv32/pcpi_div/divisor [62]),
    .O(\picorv32/pcpi_div/Mcompar_n0050_lut [21])
  );
  MUXCY   \picorv32/pcpi_div/Mcompar_n0050_cy<20>  (
    .CI(\picorv32/pcpi_div/Mcompar_n0050_cy [19]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/pcpi_div/Mcompar_n0050_lut [20]),
    .O(\picorv32/pcpi_div/Mcompar_n0050_cy [20])
  );
  LUT5 #(
    .INIT ( 32'h00000001 ))
  \picorv32/pcpi_div/Mcompar_n0050_lut<20>  (
    .I0(\picorv32/pcpi_div/divisor [53]),
    .I1(\picorv32/pcpi_div/divisor [54]),
    .I2(\picorv32/pcpi_div/divisor [55]),
    .I3(\picorv32/pcpi_div/divisor [56]),
    .I4(\picorv32/pcpi_div/divisor [57]),
    .O(\picorv32/pcpi_div/Mcompar_n0050_lut [20])
  );
  MUXCY   \picorv32/pcpi_div/Mcompar_n0050_cy<19>  (
    .CI(\picorv32/pcpi_div/Mcompar_n0050_cy [18]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/pcpi_div/Mcompar_n0050_lut [19]),
    .O(\picorv32/pcpi_div/Mcompar_n0050_cy [19])
  );
  LUT5 #(
    .INIT ( 32'h00000001 ))
  \picorv32/pcpi_div/Mcompar_n0050_lut<19>  (
    .I0(\picorv32/pcpi_div/divisor [48]),
    .I1(\picorv32/pcpi_div/divisor [49]),
    .I2(\picorv32/pcpi_div/divisor [50]),
    .I3(\picorv32/pcpi_div/divisor [51]),
    .I4(\picorv32/pcpi_div/divisor [52]),
    .O(\picorv32/pcpi_div/Mcompar_n0050_lut [19])
  );
  MUXCY   \picorv32/pcpi_div/Mcompar_n0050_cy<18>  (
    .CI(\picorv32/pcpi_div/Mcompar_n0050_cy [17]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/pcpi_div/Mcompar_n0050_lut [18]),
    .O(\picorv32/pcpi_div/Mcompar_n0050_cy [18])
  );
  LUT5 #(
    .INIT ( 32'h00000001 ))
  \picorv32/pcpi_div/Mcompar_n0050_lut<18>  (
    .I0(\picorv32/pcpi_div/divisor [43]),
    .I1(\picorv32/pcpi_div/divisor [44]),
    .I2(\picorv32/pcpi_div/divisor [45]),
    .I3(\picorv32/pcpi_div/divisor [46]),
    .I4(\picorv32/pcpi_div/divisor [47]),
    .O(\picorv32/pcpi_div/Mcompar_n0050_lut [18])
  );
  MUXCY   \picorv32/pcpi_div/Mcompar_n0050_cy<17>  (
    .CI(\picorv32/pcpi_div/Mcompar_n0050_cy [16]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/pcpi_div/Mcompar_n0050_lut [17]),
    .O(\picorv32/pcpi_div/Mcompar_n0050_cy [17])
  );
  LUT5 #(
    .INIT ( 32'h00000001 ))
  \picorv32/pcpi_div/Mcompar_n0050_lut<17>  (
    .I0(\picorv32/pcpi_div/divisor [38]),
    .I1(\picorv32/pcpi_div/divisor [39]),
    .I2(\picorv32/pcpi_div/divisor [40]),
    .I3(\picorv32/pcpi_div/divisor [41]),
    .I4(\picorv32/pcpi_div/divisor [42]),
    .O(\picorv32/pcpi_div/Mcompar_n0050_lut [17])
  );
  MUXCY   \picorv32/pcpi_div/Mcompar_n0050_cy<16>  (
    .CI(\picorv32/pcpi_div/Mcompar_n0050_cy [15]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/pcpi_div/Mcompar_n0050_lut [16]),
    .O(\picorv32/pcpi_div/Mcompar_n0050_cy [16])
  );
  LUT5 #(
    .INIT ( 32'h00000001 ))
  \picorv32/pcpi_div/Mcompar_n0050_lut<16>  (
    .I0(\picorv32/pcpi_div/divisor [33]),
    .I1(\picorv32/pcpi_div/divisor [34]),
    .I2(\picorv32/pcpi_div/divisor [35]),
    .I3(\picorv32/pcpi_div/divisor [36]),
    .I4(\picorv32/pcpi_div/divisor [37]),
    .O(\picorv32/pcpi_div/Mcompar_n0050_lut [16])
  );
  MUXCY   \picorv32/pcpi_div/Mcompar_n0050_cy<15>  (
    .CI(\picorv32/pcpi_div/Mcompar_n0050_cy [14]),
    .DI(\picorv32/pcpi_div/Mcompar_n0050_lutdi15_7430 ),
    .S(\picorv32/pcpi_div/Mcompar_n0050_lut [15]),
    .O(\picorv32/pcpi_div/Mcompar_n0050_cy [15])
  );
  LUT5 #(
    .INIT ( 32'h00009009 ))
  \picorv32/pcpi_div/Mcompar_n0050_lut<15>  (
    .I0(\picorv32/pcpi_div/divisor [30]),
    .I1(\picorv32/pcpi_div/dividend [30]),
    .I2(\picorv32/pcpi_div/divisor [31]),
    .I3(\picorv32/pcpi_div/dividend [31]),
    .I4(\picorv32/pcpi_div/divisor [32]),
    .O(\picorv32/pcpi_div/Mcompar_n0050_lut [15])
  );
  LUT5 #(
    .INIT ( 32'h00404454 ))
  \picorv32/pcpi_div/Mcompar_n0050_lutdi15  (
    .I0(\picorv32/pcpi_div/divisor [32]),
    .I1(\picorv32/pcpi_div/dividend [31]),
    .I2(\picorv32/pcpi_div/dividend [30]),
    .I3(\picorv32/pcpi_div/divisor [30]),
    .I4(\picorv32/pcpi_div/divisor [31]),
    .O(\picorv32/pcpi_div/Mcompar_n0050_lutdi15_7430 )
  );
  MUXCY   \picorv32/pcpi_div/Mcompar_n0050_cy<14>  (
    .CI(\picorv32/pcpi_div/Mcompar_n0050_cy [13]),
    .DI(\picorv32/pcpi_div/Mcompar_n0050_lutdi14_7433 ),
    .S(\picorv32/pcpi_div/Mcompar_n0050_lut [14]),
    .O(\picorv32/pcpi_div/Mcompar_n0050_cy [14])
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \picorv32/pcpi_div/Mcompar_n0050_lut<14>  (
    .I0(\picorv32/pcpi_div/divisor [28]),
    .I1(\picorv32/pcpi_div/dividend [28]),
    .I2(\picorv32/pcpi_div/divisor [29]),
    .I3(\picorv32/pcpi_div/dividend [29]),
    .O(\picorv32/pcpi_div/Mcompar_n0050_lut [14])
  );
  LUT4 #(
    .INIT ( 16'h08AE ))
  \picorv32/pcpi_div/Mcompar_n0050_lutdi14  (
    .I0(\picorv32/pcpi_div/dividend [29]),
    .I1(\picorv32/pcpi_div/dividend [28]),
    .I2(\picorv32/pcpi_div/divisor [28]),
    .I3(\picorv32/pcpi_div/divisor [29]),
    .O(\picorv32/pcpi_div/Mcompar_n0050_lutdi14_7433 )
  );
  MUXCY   \picorv32/pcpi_div/Mcompar_n0050_cy<13>  (
    .CI(\picorv32/pcpi_div/Mcompar_n0050_cy [12]),
    .DI(\picorv32/pcpi_div/Mcompar_n0050_lutdi13_7436 ),
    .S(\picorv32/pcpi_div/Mcompar_n0050_lut [13]),
    .O(\picorv32/pcpi_div/Mcompar_n0050_cy [13])
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \picorv32/pcpi_div/Mcompar_n0050_lut<13>  (
    .I0(\picorv32/pcpi_div/divisor [26]),
    .I1(\picorv32/pcpi_div/dividend [26]),
    .I2(\picorv32/pcpi_div/divisor [27]),
    .I3(\picorv32/pcpi_div/dividend [27]),
    .O(\picorv32/pcpi_div/Mcompar_n0050_lut [13])
  );
  LUT4 #(
    .INIT ( 16'h08AE ))
  \picorv32/pcpi_div/Mcompar_n0050_lutdi13  (
    .I0(\picorv32/pcpi_div/dividend [27]),
    .I1(\picorv32/pcpi_div/dividend [26]),
    .I2(\picorv32/pcpi_div/divisor [26]),
    .I3(\picorv32/pcpi_div/divisor [27]),
    .O(\picorv32/pcpi_div/Mcompar_n0050_lutdi13_7436 )
  );
  MUXCY   \picorv32/pcpi_div/Mcompar_n0050_cy<12>  (
    .CI(\picorv32/pcpi_div/Mcompar_n0050_cy [11]),
    .DI(\picorv32/pcpi_div/Mcompar_n0050_lutdi12_7439 ),
    .S(\picorv32/pcpi_div/Mcompar_n0050_lut [12]),
    .O(\picorv32/pcpi_div/Mcompar_n0050_cy [12])
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \picorv32/pcpi_div/Mcompar_n0050_lut<12>  (
    .I0(\picorv32/pcpi_div/divisor [24]),
    .I1(\picorv32/pcpi_div/dividend [24]),
    .I2(\picorv32/pcpi_div/divisor [25]),
    .I3(\picorv32/pcpi_div/dividend [25]),
    .O(\picorv32/pcpi_div/Mcompar_n0050_lut [12])
  );
  LUT4 #(
    .INIT ( 16'h08AE ))
  \picorv32/pcpi_div/Mcompar_n0050_lutdi12  (
    .I0(\picorv32/pcpi_div/dividend [25]),
    .I1(\picorv32/pcpi_div/dividend [24]),
    .I2(\picorv32/pcpi_div/divisor [24]),
    .I3(\picorv32/pcpi_div/divisor [25]),
    .O(\picorv32/pcpi_div/Mcompar_n0050_lutdi12_7439 )
  );
  MUXCY   \picorv32/pcpi_div/Mcompar_n0050_cy<11>  (
    .CI(\picorv32/pcpi_div/Mcompar_n0050_cy [10]),
    .DI(\picorv32/pcpi_div/Mcompar_n0050_lutdi11_7442 ),
    .S(\picorv32/pcpi_div/Mcompar_n0050_lut [11]),
    .O(\picorv32/pcpi_div/Mcompar_n0050_cy [11])
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \picorv32/pcpi_div/Mcompar_n0050_lut<11>  (
    .I0(\picorv32/pcpi_div/divisor [22]),
    .I1(\picorv32/pcpi_div/dividend [22]),
    .I2(\picorv32/pcpi_div/divisor [23]),
    .I3(\picorv32/pcpi_div/dividend [23]),
    .O(\picorv32/pcpi_div/Mcompar_n0050_lut [11])
  );
  LUT4 #(
    .INIT ( 16'h08AE ))
  \picorv32/pcpi_div/Mcompar_n0050_lutdi11  (
    .I0(\picorv32/pcpi_div/dividend [23]),
    .I1(\picorv32/pcpi_div/dividend [22]),
    .I2(\picorv32/pcpi_div/divisor [22]),
    .I3(\picorv32/pcpi_div/divisor [23]),
    .O(\picorv32/pcpi_div/Mcompar_n0050_lutdi11_7442 )
  );
  MUXCY   \picorv32/pcpi_div/Mcompar_n0050_cy<10>  (
    .CI(\picorv32/pcpi_div/Mcompar_n0050_cy [9]),
    .DI(\picorv32/pcpi_div/Mcompar_n0050_lutdi10_7445 ),
    .S(\picorv32/pcpi_div/Mcompar_n0050_lut [10]),
    .O(\picorv32/pcpi_div/Mcompar_n0050_cy [10])
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \picorv32/pcpi_div/Mcompar_n0050_lut<10>  (
    .I0(\picorv32/pcpi_div/divisor [20]),
    .I1(\picorv32/pcpi_div/dividend [20]),
    .I2(\picorv32/pcpi_div/divisor [21]),
    .I3(\picorv32/pcpi_div/dividend [21]),
    .O(\picorv32/pcpi_div/Mcompar_n0050_lut [10])
  );
  LUT4 #(
    .INIT ( 16'h08AE ))
  \picorv32/pcpi_div/Mcompar_n0050_lutdi10  (
    .I0(\picorv32/pcpi_div/dividend [21]),
    .I1(\picorv32/pcpi_div/dividend [20]),
    .I2(\picorv32/pcpi_div/divisor [20]),
    .I3(\picorv32/pcpi_div/divisor [21]),
    .O(\picorv32/pcpi_div/Mcompar_n0050_lutdi10_7445 )
  );
  MUXCY   \picorv32/pcpi_div/Mcompar_n0050_cy<9>  (
    .CI(\picorv32/pcpi_div/Mcompar_n0050_cy [8]),
    .DI(\picorv32/pcpi_div/Mcompar_n0050_lutdi9_7448 ),
    .S(\picorv32/pcpi_div/Mcompar_n0050_lut [9]),
    .O(\picorv32/pcpi_div/Mcompar_n0050_cy [9])
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \picorv32/pcpi_div/Mcompar_n0050_lut<9>  (
    .I0(\picorv32/pcpi_div/divisor [18]),
    .I1(\picorv32/pcpi_div/dividend [18]),
    .I2(\picorv32/pcpi_div/divisor [19]),
    .I3(\picorv32/pcpi_div/dividend [19]),
    .O(\picorv32/pcpi_div/Mcompar_n0050_lut [9])
  );
  LUT4 #(
    .INIT ( 16'h08AE ))
  \picorv32/pcpi_div/Mcompar_n0050_lutdi9  (
    .I0(\picorv32/pcpi_div/dividend [19]),
    .I1(\picorv32/pcpi_div/dividend [18]),
    .I2(\picorv32/pcpi_div/divisor [18]),
    .I3(\picorv32/pcpi_div/divisor [19]),
    .O(\picorv32/pcpi_div/Mcompar_n0050_lutdi9_7448 )
  );
  MUXCY   \picorv32/pcpi_div/Mcompar_n0050_cy<8>  (
    .CI(\picorv32/pcpi_div/Mcompar_n0050_cy [7]),
    .DI(\picorv32/pcpi_div/Mcompar_n0050_lutdi8_7451 ),
    .S(\picorv32/pcpi_div/Mcompar_n0050_lut [8]),
    .O(\picorv32/pcpi_div/Mcompar_n0050_cy [8])
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \picorv32/pcpi_div/Mcompar_n0050_lut<8>  (
    .I0(\picorv32/pcpi_div/divisor [16]),
    .I1(\picorv32/pcpi_div/dividend [16]),
    .I2(\picorv32/pcpi_div/divisor [17]),
    .I3(\picorv32/pcpi_div/dividend [17]),
    .O(\picorv32/pcpi_div/Mcompar_n0050_lut [8])
  );
  LUT4 #(
    .INIT ( 16'h08AE ))
  \picorv32/pcpi_div/Mcompar_n0050_lutdi8  (
    .I0(\picorv32/pcpi_div/dividend [17]),
    .I1(\picorv32/pcpi_div/dividend [16]),
    .I2(\picorv32/pcpi_div/divisor [16]),
    .I3(\picorv32/pcpi_div/divisor [17]),
    .O(\picorv32/pcpi_div/Mcompar_n0050_lutdi8_7451 )
  );
  MUXCY   \picorv32/pcpi_div/Mcompar_n0050_cy<7>  (
    .CI(\picorv32/pcpi_div/Mcompar_n0050_cy [6]),
    .DI(\picorv32/pcpi_div/Mcompar_n0050_lutdi7_7454 ),
    .S(\picorv32/pcpi_div/Mcompar_n0050_lut [7]),
    .O(\picorv32/pcpi_div/Mcompar_n0050_cy [7])
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \picorv32/pcpi_div/Mcompar_n0050_lut<7>  (
    .I0(\picorv32/pcpi_div/divisor [14]),
    .I1(\picorv32/pcpi_div/dividend [14]),
    .I2(\picorv32/pcpi_div/divisor [15]),
    .I3(\picorv32/pcpi_div/dividend [15]),
    .O(\picorv32/pcpi_div/Mcompar_n0050_lut [7])
  );
  LUT4 #(
    .INIT ( 16'h08AE ))
  \picorv32/pcpi_div/Mcompar_n0050_lutdi7  (
    .I0(\picorv32/pcpi_div/dividend [15]),
    .I1(\picorv32/pcpi_div/dividend [14]),
    .I2(\picorv32/pcpi_div/divisor [14]),
    .I3(\picorv32/pcpi_div/divisor [15]),
    .O(\picorv32/pcpi_div/Mcompar_n0050_lutdi7_7454 )
  );
  MUXCY   \picorv32/pcpi_div/Mcompar_n0050_cy<6>  (
    .CI(\picorv32/pcpi_div/Mcompar_n0050_cy [5]),
    .DI(\picorv32/pcpi_div/Mcompar_n0050_lutdi6_7457 ),
    .S(\picorv32/pcpi_div/Mcompar_n0050_lut [6]),
    .O(\picorv32/pcpi_div/Mcompar_n0050_cy [6])
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \picorv32/pcpi_div/Mcompar_n0050_lut<6>  (
    .I0(\picorv32/pcpi_div/divisor [12]),
    .I1(\picorv32/pcpi_div/dividend [12]),
    .I2(\picorv32/pcpi_div/divisor [13]),
    .I3(\picorv32/pcpi_div/dividend [13]),
    .O(\picorv32/pcpi_div/Mcompar_n0050_lut [6])
  );
  LUT4 #(
    .INIT ( 16'h08AE ))
  \picorv32/pcpi_div/Mcompar_n0050_lutdi6  (
    .I0(\picorv32/pcpi_div/dividend [13]),
    .I1(\picorv32/pcpi_div/dividend [12]),
    .I2(\picorv32/pcpi_div/divisor [12]),
    .I3(\picorv32/pcpi_div/divisor [13]),
    .O(\picorv32/pcpi_div/Mcompar_n0050_lutdi6_7457 )
  );
  MUXCY   \picorv32/pcpi_div/Mcompar_n0050_cy<5>  (
    .CI(\picorv32/pcpi_div/Mcompar_n0050_cy [4]),
    .DI(\picorv32/pcpi_div/Mcompar_n0050_lutdi5_7460 ),
    .S(\picorv32/pcpi_div/Mcompar_n0050_lut [5]),
    .O(\picorv32/pcpi_div/Mcompar_n0050_cy [5])
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \picorv32/pcpi_div/Mcompar_n0050_lut<5>  (
    .I0(\picorv32/pcpi_div/divisor [10]),
    .I1(\picorv32/pcpi_div/dividend [10]),
    .I2(\picorv32/pcpi_div/divisor [11]),
    .I3(\picorv32/pcpi_div/dividend [11]),
    .O(\picorv32/pcpi_div/Mcompar_n0050_lut [5])
  );
  LUT4 #(
    .INIT ( 16'h08AE ))
  \picorv32/pcpi_div/Mcompar_n0050_lutdi5  (
    .I0(\picorv32/pcpi_div/dividend [11]),
    .I1(\picorv32/pcpi_div/dividend [10]),
    .I2(\picorv32/pcpi_div/divisor [10]),
    .I3(\picorv32/pcpi_div/divisor [11]),
    .O(\picorv32/pcpi_div/Mcompar_n0050_lutdi5_7460 )
  );
  MUXCY   \picorv32/pcpi_div/Mcompar_n0050_cy<4>  (
    .CI(\picorv32/pcpi_div/Mcompar_n0050_cy [3]),
    .DI(\picorv32/pcpi_div/Mcompar_n0050_lutdi4_7463 ),
    .S(\picorv32/pcpi_div/Mcompar_n0050_lut [4]),
    .O(\picorv32/pcpi_div/Mcompar_n0050_cy [4])
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \picorv32/pcpi_div/Mcompar_n0050_lut<4>  (
    .I0(\picorv32/pcpi_div/divisor [8]),
    .I1(\picorv32/pcpi_div/dividend [8]),
    .I2(\picorv32/pcpi_div/divisor [9]),
    .I3(\picorv32/pcpi_div/dividend [9]),
    .O(\picorv32/pcpi_div/Mcompar_n0050_lut [4])
  );
  LUT4 #(
    .INIT ( 16'h08AE ))
  \picorv32/pcpi_div/Mcompar_n0050_lutdi4  (
    .I0(\picorv32/pcpi_div/dividend [9]),
    .I1(\picorv32/pcpi_div/dividend [8]),
    .I2(\picorv32/pcpi_div/divisor [8]),
    .I3(\picorv32/pcpi_div/divisor [9]),
    .O(\picorv32/pcpi_div/Mcompar_n0050_lutdi4_7463 )
  );
  MUXCY   \picorv32/pcpi_div/Mcompar_n0050_cy<3>  (
    .CI(\picorv32/pcpi_div/Mcompar_n0050_cy [2]),
    .DI(\picorv32/pcpi_div/Mcompar_n0050_lutdi3_7466 ),
    .S(\picorv32/pcpi_div/Mcompar_n0050_lut [3]),
    .O(\picorv32/pcpi_div/Mcompar_n0050_cy [3])
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \picorv32/pcpi_div/Mcompar_n0050_lut<3>  (
    .I0(\picorv32/pcpi_div/divisor [6]),
    .I1(\picorv32/pcpi_div/dividend [6]),
    .I2(\picorv32/pcpi_div/divisor [7]),
    .I3(\picorv32/pcpi_div/dividend [7]),
    .O(\picorv32/pcpi_div/Mcompar_n0050_lut [3])
  );
  LUT4 #(
    .INIT ( 16'h08AE ))
  \picorv32/pcpi_div/Mcompar_n0050_lutdi3  (
    .I0(\picorv32/pcpi_div/dividend [7]),
    .I1(\picorv32/pcpi_div/dividend [6]),
    .I2(\picorv32/pcpi_div/divisor [6]),
    .I3(\picorv32/pcpi_div/divisor [7]),
    .O(\picorv32/pcpi_div/Mcompar_n0050_lutdi3_7466 )
  );
  MUXCY   \picorv32/pcpi_div/Mcompar_n0050_cy<2>  (
    .CI(\picorv32/pcpi_div/Mcompar_n0050_cy [1]),
    .DI(\picorv32/pcpi_div/Mcompar_n0050_lutdi2_7469 ),
    .S(\picorv32/pcpi_div/Mcompar_n0050_lut [2]),
    .O(\picorv32/pcpi_div/Mcompar_n0050_cy [2])
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \picorv32/pcpi_div/Mcompar_n0050_lut<2>  (
    .I0(\picorv32/pcpi_div/divisor [4]),
    .I1(\picorv32/pcpi_div/dividend [4]),
    .I2(\picorv32/pcpi_div/divisor [5]),
    .I3(\picorv32/pcpi_div/dividend [5]),
    .O(\picorv32/pcpi_div/Mcompar_n0050_lut [2])
  );
  LUT4 #(
    .INIT ( 16'h08AE ))
  \picorv32/pcpi_div/Mcompar_n0050_lutdi2  (
    .I0(\picorv32/pcpi_div/dividend [5]),
    .I1(\picorv32/pcpi_div/dividend [4]),
    .I2(\picorv32/pcpi_div/divisor [4]),
    .I3(\picorv32/pcpi_div/divisor [5]),
    .O(\picorv32/pcpi_div/Mcompar_n0050_lutdi2_7469 )
  );
  MUXCY   \picorv32/pcpi_div/Mcompar_n0050_cy<1>  (
    .CI(\picorv32/pcpi_div/Mcompar_n0050_cy [0]),
    .DI(\picorv32/pcpi_div/Mcompar_n0050_lutdi1_7472 ),
    .S(\picorv32/pcpi_div/Mcompar_n0050_lut [1]),
    .O(\picorv32/pcpi_div/Mcompar_n0050_cy [1])
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \picorv32/pcpi_div/Mcompar_n0050_lut<1>  (
    .I0(\picorv32/pcpi_div/divisor [2]),
    .I1(\picorv32/pcpi_div/dividend [2]),
    .I2(\picorv32/pcpi_div/divisor [3]),
    .I3(\picorv32/pcpi_div/dividend [3]),
    .O(\picorv32/pcpi_div/Mcompar_n0050_lut [1])
  );
  LUT4 #(
    .INIT ( 16'h08AE ))
  \picorv32/pcpi_div/Mcompar_n0050_lutdi1  (
    .I0(\picorv32/pcpi_div/dividend [3]),
    .I1(\picorv32/pcpi_div/dividend [2]),
    .I2(\picorv32/pcpi_div/divisor [2]),
    .I3(\picorv32/pcpi_div/divisor [3]),
    .O(\picorv32/pcpi_div/Mcompar_n0050_lutdi1_7472 )
  );
  MUXCY   \picorv32/pcpi_div/Mcompar_n0050_cy<0>  (
    .CI(basesoc_sdram_tccdcon_ready),
    .DI(\picorv32/pcpi_div/Mcompar_n0050_lutdi_7475 ),
    .S(\picorv32/pcpi_div/Mcompar_n0050_lut [0]),
    .O(\picorv32/pcpi_div/Mcompar_n0050_cy [0])
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \picorv32/pcpi_div/Mcompar_n0050_lut<0>  (
    .I0(\picorv32/pcpi_div/divisor [0]),
    .I1(\picorv32/pcpi_div/dividend [0]),
    .I2(\picorv32/pcpi_div/divisor [1]),
    .I3(\picorv32/pcpi_div/dividend [1]),
    .O(\picorv32/pcpi_div/Mcompar_n0050_lut [0])
  );
  LUT4 #(
    .INIT ( 16'h08AE ))
  \picorv32/pcpi_div/Mcompar_n0050_lutdi  (
    .I0(\picorv32/pcpi_div/dividend [1]),
    .I1(\picorv32/pcpi_div/dividend [0]),
    .I2(\picorv32/pcpi_div/divisor [0]),
    .I3(\picorv32/pcpi_div/divisor [1]),
    .O(\picorv32/pcpi_div/Mcompar_n0050_lutdi_7475 )
  );
  XORCY   \picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_xor<31>  (
    .CI(N1937),
    .LI(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut [31]),
    .O(N1938)
  );
  XORCY   \picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_xor<30>  (
    .CI(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy [29]),
    .LI(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut [30]),
    .O(N1936)
  );
  MUXCY   \picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy<30>  (
    .CI(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy [29]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut [30]),
    .O(N1937)
  );
  XORCY   \picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_xor<29>  (
    .CI(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy [28]),
    .LI(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut [29]),
    .O(N1935)
  );
  MUXCY   \picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy<29>  (
    .CI(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy [28]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut [29]),
    .O(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy [29])
  );
  XORCY   \picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_xor<28>  (
    .CI(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy [27]),
    .LI(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut [28]),
    .O(N1934)
  );
  MUXCY   \picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy<28>  (
    .CI(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy [27]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut [28]),
    .O(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy [28])
  );
  XORCY   \picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_xor<27>  (
    .CI(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy [26]),
    .LI(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut [27]),
    .O(N1933)
  );
  MUXCY   \picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy<27>  (
    .CI(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy [26]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut [27]),
    .O(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy [27])
  );
  XORCY   \picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_xor<26>  (
    .CI(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy [25]),
    .LI(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut [26]),
    .O(N1932)
  );
  MUXCY   \picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy<26>  (
    .CI(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy [25]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut [26]),
    .O(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy [26])
  );
  XORCY   \picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_xor<25>  (
    .CI(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy [24]),
    .LI(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut [25]),
    .O(N1931)
  );
  MUXCY   \picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy<25>  (
    .CI(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy [24]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut [25]),
    .O(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy [25])
  );
  XORCY   \picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_xor<24>  (
    .CI(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy [23]),
    .LI(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut [24]),
    .O(N1930)
  );
  MUXCY   \picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy<24>  (
    .CI(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy [23]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut [24]),
    .O(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy [24])
  );
  XORCY   \picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_xor<23>  (
    .CI(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy [22]),
    .LI(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut [23]),
    .O(N1929)
  );
  MUXCY   \picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy<23>  (
    .CI(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy [22]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut [23]),
    .O(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy [23])
  );
  XORCY   \picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_xor<22>  (
    .CI(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy [21]),
    .LI(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut [22]),
    .O(N1928)
  );
  MUXCY   \picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy<22>  (
    .CI(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy [21]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut [22]),
    .O(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy [22])
  );
  XORCY   \picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_xor<21>  (
    .CI(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy [20]),
    .LI(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut [21]),
    .O(N1927)
  );
  MUXCY   \picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy<21>  (
    .CI(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy [20]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut [21]),
    .O(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy [21])
  );
  XORCY   \picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_xor<20>  (
    .CI(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy [19]),
    .LI(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut [20]),
    .O(N1926)
  );
  MUXCY   \picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy<20>  (
    .CI(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy [19]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut [20]),
    .O(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy [20])
  );
  XORCY   \picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_xor<19>  (
    .CI(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy [18]),
    .LI(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut [19]),
    .O(N1925)
  );
  MUXCY   \picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy<19>  (
    .CI(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy [18]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut [19]),
    .O(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy [19])
  );
  XORCY   \picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_xor<18>  (
    .CI(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy [17]),
    .LI(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut [18]),
    .O(N1924)
  );
  MUXCY   \picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy<18>  (
    .CI(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy [17]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut [18]),
    .O(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy [18])
  );
  XORCY   \picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_xor<17>  (
    .CI(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy [16]),
    .LI(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut [17]),
    .O(N1923)
  );
  MUXCY   \picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy<17>  (
    .CI(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy [16]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut [17]),
    .O(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy [17])
  );
  XORCY   \picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_xor<16>  (
    .CI(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy [15]),
    .LI(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut [16]),
    .O(N1922)
  );
  MUXCY   \picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy<16>  (
    .CI(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy [15]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut [16]),
    .O(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy [16])
  );
  XORCY   \picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_xor<15>  (
    .CI(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy [14]),
    .LI(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut [15]),
    .O(N1921)
  );
  MUXCY   \picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy<15>  (
    .CI(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy [14]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut [15]),
    .O(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy [15])
  );
  XORCY   \picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_xor<14>  (
    .CI(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy [13]),
    .LI(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut [14]),
    .O(N1920)
  );
  MUXCY   \picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy<14>  (
    .CI(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy [13]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut [14]),
    .O(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy [14])
  );
  XORCY   \picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_xor<13>  (
    .CI(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy [12]),
    .LI(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut [13]),
    .O(N1919)
  );
  MUXCY   \picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy<13>  (
    .CI(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy [12]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut [13]),
    .O(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy [13])
  );
  XORCY   \picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_xor<12>  (
    .CI(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy [11]),
    .LI(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut [12]),
    .O(N1918)
  );
  MUXCY   \picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy<12>  (
    .CI(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy [11]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut [12]),
    .O(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy [12])
  );
  XORCY   \picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_xor<11>  (
    .CI(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy [10]),
    .LI(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut [11]),
    .O(N1917)
  );
  MUXCY   \picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy<11>  (
    .CI(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy [10]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut [11]),
    .O(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy [11])
  );
  XORCY   \picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_xor<10>  (
    .CI(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy [9]),
    .LI(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut [10]),
    .O(N1916)
  );
  MUXCY   \picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy<10>  (
    .CI(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy [9]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut [10]),
    .O(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy [10])
  );
  XORCY   \picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_xor<9>  (
    .CI(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy [8]),
    .LI(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut [9]),
    .O(N1915)
  );
  MUXCY   \picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy<9>  (
    .CI(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy [8]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut [9]),
    .O(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy [9])
  );
  XORCY   \picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_xor<8>  (
    .CI(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy [7]),
    .LI(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut [8]),
    .O(N1914)
  );
  MUXCY   \picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy<8>  (
    .CI(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy [7]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut [8]),
    .O(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy [8])
  );
  XORCY   \picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_xor<7>  (
    .CI(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy [6]),
    .LI(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut [7]),
    .O(N1913)
  );
  MUXCY   \picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy<7>  (
    .CI(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy [6]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut [7]),
    .O(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy [7])
  );
  XORCY   \picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_xor<6>  (
    .CI(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy [5]),
    .LI(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut [6]),
    .O(N1912)
  );
  MUXCY   \picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy<6>  (
    .CI(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy [5]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut [6]),
    .O(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy [6])
  );
  XORCY   \picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_xor<5>  (
    .CI(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy [4]),
    .LI(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut [5]),
    .O(N1911)
  );
  MUXCY   \picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy<5>  (
    .CI(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy [4]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut [5]),
    .O(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy [5])
  );
  XORCY   \picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_xor<4>  (
    .CI(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy [3]),
    .LI(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut [4]),
    .O(N1910)
  );
  MUXCY   \picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy<4>  (
    .CI(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy [3]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut [4]),
    .O(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy [4])
  );
  XORCY   \picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_xor<3>  (
    .CI(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy [2]),
    .LI(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut [3]),
    .O(N1909)
  );
  MUXCY   \picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy<3>  (
    .CI(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy [2]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut [3]),
    .O(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy [3])
  );
  XORCY   \picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_xor<2>  (
    .CI(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy [1]),
    .LI(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut [2]),
    .O(N1908)
  );
  MUXCY   \picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy<2>  (
    .CI(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy [1]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut [2]),
    .O(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy [2])
  );
  XORCY   \picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_xor<1>  (
    .CI(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy [0]),
    .LI(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut [1]),
    .O(N1907)
  );
  MUXCY   \picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy<1>  (
    .CI(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy [0]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut [1]),
    .O(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy [1])
  );
  XORCY   \picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_xor<0>  (
    .CI(basesoc_sdram_tccdcon_ready),
    .LI(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut [0]),
    .O(N1906)
  );
  MUXCY   \picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy<0>  (
    .CI(basesoc_sdram_tccdcon_ready),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut [0]),
    .O(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_cy [0])
  );
  FD   \picorv32/pcpi_div/pcpi_rd_31  (
    .C(sys_clk),
    .D(\picorv32/pcpi_div/dividend[31]_quotient[31]_mux_25_OUT<31> ),
    .Q(\picorv32/pcpi_div/pcpi_rd [31])
  );
  FD   \picorv32/pcpi_div/pcpi_rd_30  (
    .C(sys_clk),
    .D(\picorv32/pcpi_div/dividend[31]_quotient[31]_mux_25_OUT<30> ),
    .Q(\picorv32/pcpi_div/pcpi_rd [30])
  );
  FD   \picorv32/pcpi_div/pcpi_rd_29  (
    .C(sys_clk),
    .D(\picorv32/pcpi_div/dividend[31]_quotient[31]_mux_25_OUT<29> ),
    .Q(\picorv32/pcpi_div/pcpi_rd [29])
  );
  FD   \picorv32/pcpi_div/pcpi_rd_28  (
    .C(sys_clk),
    .D(\picorv32/pcpi_div/dividend[31]_quotient[31]_mux_25_OUT<28> ),
    .Q(\picorv32/pcpi_div/pcpi_rd [28])
  );
  FD   \picorv32/pcpi_div/pcpi_rd_27  (
    .C(sys_clk),
    .D(\picorv32/pcpi_div/dividend[31]_quotient[31]_mux_25_OUT<27> ),
    .Q(\picorv32/pcpi_div/pcpi_rd [27])
  );
  FD   \picorv32/pcpi_div/pcpi_rd_26  (
    .C(sys_clk),
    .D(\picorv32/pcpi_div/dividend[31]_quotient[31]_mux_25_OUT<26> ),
    .Q(\picorv32/pcpi_div/pcpi_rd [26])
  );
  FD   \picorv32/pcpi_div/pcpi_rd_25  (
    .C(sys_clk),
    .D(\picorv32/pcpi_div/dividend[31]_quotient[31]_mux_25_OUT<25> ),
    .Q(\picorv32/pcpi_div/pcpi_rd [25])
  );
  FD   \picorv32/pcpi_div/pcpi_rd_24  (
    .C(sys_clk),
    .D(\picorv32/pcpi_div/dividend[31]_quotient[31]_mux_25_OUT<24> ),
    .Q(\picorv32/pcpi_div/pcpi_rd [24])
  );
  FD   \picorv32/pcpi_div/pcpi_rd_23  (
    .C(sys_clk),
    .D(\picorv32/pcpi_div/dividend[31]_quotient[31]_mux_25_OUT<23> ),
    .Q(\picorv32/pcpi_div/pcpi_rd [23])
  );
  FD   \picorv32/pcpi_div/pcpi_rd_22  (
    .C(sys_clk),
    .D(\picorv32/pcpi_div/dividend[31]_quotient[31]_mux_25_OUT<22> ),
    .Q(\picorv32/pcpi_div/pcpi_rd [22])
  );
  FD   \picorv32/pcpi_div/pcpi_rd_21  (
    .C(sys_clk),
    .D(\picorv32/pcpi_div/dividend[31]_quotient[31]_mux_25_OUT<21> ),
    .Q(\picorv32/pcpi_div/pcpi_rd [21])
  );
  FD   \picorv32/pcpi_div/pcpi_rd_20  (
    .C(sys_clk),
    .D(\picorv32/pcpi_div/dividend[31]_quotient[31]_mux_25_OUT<20> ),
    .Q(\picorv32/pcpi_div/pcpi_rd [20])
  );
  FD   \picorv32/pcpi_div/pcpi_rd_19  (
    .C(sys_clk),
    .D(\picorv32/pcpi_div/dividend[31]_quotient[31]_mux_25_OUT<19> ),
    .Q(\picorv32/pcpi_div/pcpi_rd [19])
  );
  FD   \picorv32/pcpi_div/pcpi_rd_18  (
    .C(sys_clk),
    .D(\picorv32/pcpi_div/dividend[31]_quotient[31]_mux_25_OUT<18> ),
    .Q(\picorv32/pcpi_div/pcpi_rd [18])
  );
  FD   \picorv32/pcpi_div/pcpi_rd_17  (
    .C(sys_clk),
    .D(\picorv32/pcpi_div/dividend[31]_quotient[31]_mux_25_OUT<17> ),
    .Q(\picorv32/pcpi_div/pcpi_rd [17])
  );
  FD   \picorv32/pcpi_div/pcpi_rd_16  (
    .C(sys_clk),
    .D(\picorv32/pcpi_div/dividend[31]_quotient[31]_mux_25_OUT<16> ),
    .Q(\picorv32/pcpi_div/pcpi_rd [16])
  );
  FD   \picorv32/pcpi_div/pcpi_rd_15  (
    .C(sys_clk),
    .D(\picorv32/pcpi_div/dividend[31]_quotient[31]_mux_25_OUT<15> ),
    .Q(\picorv32/pcpi_div/pcpi_rd [15])
  );
  FD   \picorv32/pcpi_div/pcpi_rd_14  (
    .C(sys_clk),
    .D(\picorv32/pcpi_div/dividend[31]_quotient[31]_mux_25_OUT<14> ),
    .Q(\picorv32/pcpi_div/pcpi_rd [14])
  );
  FD   \picorv32/pcpi_div/pcpi_rd_13  (
    .C(sys_clk),
    .D(\picorv32/pcpi_div/dividend[31]_quotient[31]_mux_25_OUT<13> ),
    .Q(\picorv32/pcpi_div/pcpi_rd [13])
  );
  FD   \picorv32/pcpi_div/pcpi_rd_12  (
    .C(sys_clk),
    .D(\picorv32/pcpi_div/dividend[31]_quotient[31]_mux_25_OUT<12> ),
    .Q(\picorv32/pcpi_div/pcpi_rd [12])
  );
  FD   \picorv32/pcpi_div/pcpi_rd_11  (
    .C(sys_clk),
    .D(\picorv32/pcpi_div/dividend[31]_quotient[31]_mux_25_OUT<11> ),
    .Q(\picorv32/pcpi_div/pcpi_rd [11])
  );
  FD   \picorv32/pcpi_div/pcpi_rd_10  (
    .C(sys_clk),
    .D(\picorv32/pcpi_div/dividend[31]_quotient[31]_mux_25_OUT<10> ),
    .Q(\picorv32/pcpi_div/pcpi_rd [10])
  );
  FD   \picorv32/pcpi_div/pcpi_rd_9  (
    .C(sys_clk),
    .D(\picorv32/pcpi_div/dividend[31]_quotient[31]_mux_25_OUT<9> ),
    .Q(\picorv32/pcpi_div/pcpi_rd [9])
  );
  FD   \picorv32/pcpi_div/pcpi_rd_8  (
    .C(sys_clk),
    .D(\picorv32/pcpi_div/dividend[31]_quotient[31]_mux_25_OUT<8> ),
    .Q(\picorv32/pcpi_div/pcpi_rd [8])
  );
  FD   \picorv32/pcpi_div/pcpi_rd_7  (
    .C(sys_clk),
    .D(\picorv32/pcpi_div/dividend[31]_quotient[31]_mux_25_OUT<7> ),
    .Q(\picorv32/pcpi_div/pcpi_rd [7])
  );
  FD   \picorv32/pcpi_div/pcpi_rd_6  (
    .C(sys_clk),
    .D(\picorv32/pcpi_div/dividend[31]_quotient[31]_mux_25_OUT<6> ),
    .Q(\picorv32/pcpi_div/pcpi_rd [6])
  );
  FD   \picorv32/pcpi_div/pcpi_rd_5  (
    .C(sys_clk),
    .D(\picorv32/pcpi_div/dividend[31]_quotient[31]_mux_25_OUT<5> ),
    .Q(\picorv32/pcpi_div/pcpi_rd [5])
  );
  FD   \picorv32/pcpi_div/pcpi_rd_4  (
    .C(sys_clk),
    .D(\picorv32/pcpi_div/dividend[31]_quotient[31]_mux_25_OUT<4> ),
    .Q(\picorv32/pcpi_div/pcpi_rd [4])
  );
  FD   \picorv32/pcpi_div/pcpi_rd_3  (
    .C(sys_clk),
    .D(\picorv32/pcpi_div/dividend[31]_quotient[31]_mux_25_OUT<3> ),
    .Q(\picorv32/pcpi_div/pcpi_rd [3])
  );
  FD   \picorv32/pcpi_div/pcpi_rd_2  (
    .C(sys_clk),
    .D(\picorv32/pcpi_div/dividend[31]_quotient[31]_mux_25_OUT<2> ),
    .Q(\picorv32/pcpi_div/pcpi_rd [2])
  );
  FD   \picorv32/pcpi_div/pcpi_rd_1  (
    .C(sys_clk),
    .D(\picorv32/pcpi_div/dividend[31]_quotient[31]_mux_25_OUT<1> ),
    .Q(\picorv32/pcpi_div/pcpi_rd [1])
  );
  FD   \picorv32/pcpi_div/pcpi_rd_0  (
    .C(sys_clk),
    .D(\picorv32/pcpi_div/dividend[31]_quotient[31]_mux_25_OUT<0> ),
    .Q(\picorv32/pcpi_div/pcpi_rd [0])
  );
  FDE   \picorv32/pcpi_div/dividend_31  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0146_inv ),
    .D(\picorv32/pcpi_div/dividend[31]_pcpi_rs1[31]_mux_36_OUT<31> ),
    .Q(\picorv32/pcpi_div/dividend [31])
  );
  FDE   \picorv32/pcpi_div/dividend_30  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0146_inv ),
    .D(\picorv32/pcpi_div/dividend[31]_pcpi_rs1[31]_mux_36_OUT<30> ),
    .Q(\picorv32/pcpi_div/dividend [30])
  );
  FDE   \picorv32/pcpi_div/dividend_29  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0146_inv ),
    .D(\picorv32/pcpi_div/dividend[31]_pcpi_rs1[31]_mux_36_OUT<29> ),
    .Q(\picorv32/pcpi_div/dividend [29])
  );
  FDE   \picorv32/pcpi_div/dividend_28  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0146_inv ),
    .D(\picorv32/pcpi_div/dividend[31]_pcpi_rs1[31]_mux_36_OUT<28> ),
    .Q(\picorv32/pcpi_div/dividend [28])
  );
  FDE   \picorv32/pcpi_div/dividend_27  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0146_inv ),
    .D(\picorv32/pcpi_div/dividend[31]_pcpi_rs1[31]_mux_36_OUT<27> ),
    .Q(\picorv32/pcpi_div/dividend [27])
  );
  FDE   \picorv32/pcpi_div/dividend_26  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0146_inv ),
    .D(\picorv32/pcpi_div/dividend[31]_pcpi_rs1[31]_mux_36_OUT<26> ),
    .Q(\picorv32/pcpi_div/dividend [26])
  );
  FDE   \picorv32/pcpi_div/dividend_25  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0146_inv ),
    .D(\picorv32/pcpi_div/dividend[31]_pcpi_rs1[31]_mux_36_OUT<25> ),
    .Q(\picorv32/pcpi_div/dividend [25])
  );
  FDE   \picorv32/pcpi_div/dividend_24  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0146_inv ),
    .D(\picorv32/pcpi_div/dividend[31]_pcpi_rs1[31]_mux_36_OUT<24> ),
    .Q(\picorv32/pcpi_div/dividend [24])
  );
  FDE   \picorv32/pcpi_div/dividend_23  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0146_inv ),
    .D(\picorv32/pcpi_div/dividend[31]_pcpi_rs1[31]_mux_36_OUT<23> ),
    .Q(\picorv32/pcpi_div/dividend [23])
  );
  FDE   \picorv32/pcpi_div/dividend_22  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0146_inv ),
    .D(\picorv32/pcpi_div/dividend[31]_pcpi_rs1[31]_mux_36_OUT<22> ),
    .Q(\picorv32/pcpi_div/dividend [22])
  );
  FDE   \picorv32/pcpi_div/dividend_21  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0146_inv ),
    .D(\picorv32/pcpi_div/dividend[31]_pcpi_rs1[31]_mux_36_OUT<21> ),
    .Q(\picorv32/pcpi_div/dividend [21])
  );
  FDE   \picorv32/pcpi_div/dividend_20  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0146_inv ),
    .D(\picorv32/pcpi_div/dividend[31]_pcpi_rs1[31]_mux_36_OUT<20> ),
    .Q(\picorv32/pcpi_div/dividend [20])
  );
  FDE   \picorv32/pcpi_div/dividend_19  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0146_inv ),
    .D(\picorv32/pcpi_div/dividend[31]_pcpi_rs1[31]_mux_36_OUT<19> ),
    .Q(\picorv32/pcpi_div/dividend [19])
  );
  FDE   \picorv32/pcpi_div/dividend_18  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0146_inv ),
    .D(\picorv32/pcpi_div/dividend[31]_pcpi_rs1[31]_mux_36_OUT<18> ),
    .Q(\picorv32/pcpi_div/dividend [18])
  );
  FDE   \picorv32/pcpi_div/dividend_17  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0146_inv ),
    .D(\picorv32/pcpi_div/dividend[31]_pcpi_rs1[31]_mux_36_OUT<17> ),
    .Q(\picorv32/pcpi_div/dividend [17])
  );
  FDE   \picorv32/pcpi_div/dividend_16  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0146_inv ),
    .D(\picorv32/pcpi_div/dividend[31]_pcpi_rs1[31]_mux_36_OUT<16> ),
    .Q(\picorv32/pcpi_div/dividend [16])
  );
  FDE   \picorv32/pcpi_div/dividend_15  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0146_inv ),
    .D(\picorv32/pcpi_div/dividend[31]_pcpi_rs1[31]_mux_36_OUT<15> ),
    .Q(\picorv32/pcpi_div/dividend [15])
  );
  FDE   \picorv32/pcpi_div/dividend_14  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0146_inv ),
    .D(\picorv32/pcpi_div/dividend[31]_pcpi_rs1[31]_mux_36_OUT<14> ),
    .Q(\picorv32/pcpi_div/dividend [14])
  );
  FDE   \picorv32/pcpi_div/dividend_13  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0146_inv ),
    .D(\picorv32/pcpi_div/dividend[31]_pcpi_rs1[31]_mux_36_OUT<13> ),
    .Q(\picorv32/pcpi_div/dividend [13])
  );
  FDE   \picorv32/pcpi_div/dividend_12  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0146_inv ),
    .D(\picorv32/pcpi_div/dividend[31]_pcpi_rs1[31]_mux_36_OUT<12> ),
    .Q(\picorv32/pcpi_div/dividend [12])
  );
  FDE   \picorv32/pcpi_div/dividend_11  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0146_inv ),
    .D(\picorv32/pcpi_div/dividend[31]_pcpi_rs1[31]_mux_36_OUT<11> ),
    .Q(\picorv32/pcpi_div/dividend [11])
  );
  FDE   \picorv32/pcpi_div/dividend_10  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0146_inv ),
    .D(\picorv32/pcpi_div/dividend[31]_pcpi_rs1[31]_mux_36_OUT<10> ),
    .Q(\picorv32/pcpi_div/dividend [10])
  );
  FDE   \picorv32/pcpi_div/dividend_9  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0146_inv ),
    .D(\picorv32/pcpi_div/dividend[31]_pcpi_rs1[31]_mux_36_OUT<9> ),
    .Q(\picorv32/pcpi_div/dividend [9])
  );
  FDE   \picorv32/pcpi_div/dividend_8  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0146_inv ),
    .D(\picorv32/pcpi_div/dividend[31]_pcpi_rs1[31]_mux_36_OUT<8> ),
    .Q(\picorv32/pcpi_div/dividend [8])
  );
  FDE   \picorv32/pcpi_div/dividend_7  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0146_inv ),
    .D(\picorv32/pcpi_div/dividend[31]_pcpi_rs1[31]_mux_36_OUT<7> ),
    .Q(\picorv32/pcpi_div/dividend [7])
  );
  FDE   \picorv32/pcpi_div/dividend_6  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0146_inv ),
    .D(\picorv32/pcpi_div/dividend[31]_pcpi_rs1[31]_mux_36_OUT<6> ),
    .Q(\picorv32/pcpi_div/dividend [6])
  );
  FDE   \picorv32/pcpi_div/dividend_5  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0146_inv ),
    .D(\picorv32/pcpi_div/dividend[31]_pcpi_rs1[31]_mux_36_OUT<5> ),
    .Q(\picorv32/pcpi_div/dividend [5])
  );
  FDE   \picorv32/pcpi_div/dividend_4  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0146_inv ),
    .D(\picorv32/pcpi_div/dividend[31]_pcpi_rs1[31]_mux_36_OUT<4> ),
    .Q(\picorv32/pcpi_div/dividend [4])
  );
  FDE   \picorv32/pcpi_div/dividend_3  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0146_inv ),
    .D(\picorv32/pcpi_div/dividend[31]_pcpi_rs1[31]_mux_36_OUT<3> ),
    .Q(\picorv32/pcpi_div/dividend [3])
  );
  FDE   \picorv32/pcpi_div/dividend_2  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0146_inv ),
    .D(\picorv32/pcpi_div/dividend[31]_pcpi_rs1[31]_mux_36_OUT<2> ),
    .Q(\picorv32/pcpi_div/dividend [2])
  );
  FDE   \picorv32/pcpi_div/dividend_1  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0146_inv ),
    .D(\picorv32/pcpi_div/dividend[31]_pcpi_rs1[31]_mux_36_OUT<1> ),
    .Q(\picorv32/pcpi_div/dividend [1])
  );
  FDE   \picorv32/pcpi_div/dividend_0  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0146_inv ),
    .D(\picorv32/pcpi_div/dividend[31]_pcpi_rs1[31]_mux_36_OUT<0> ),
    .Q(\picorv32/pcpi_div/dividend [0])
  );
  FDE   \picorv32/pcpi_div/divisor_62  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0151_inv ),
    .D(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [62]),
    .Q(\picorv32/pcpi_div/divisor [62])
  );
  FDE   \picorv32/pcpi_div/divisor_61  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0151_inv ),
    .D(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [61]),
    .Q(\picorv32/pcpi_div/divisor [61])
  );
  FDE   \picorv32/pcpi_div/divisor_60  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0151_inv ),
    .D(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [60]),
    .Q(\picorv32/pcpi_div/divisor [60])
  );
  FDE   \picorv32/pcpi_div/divisor_59  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0151_inv ),
    .D(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [59]),
    .Q(\picorv32/pcpi_div/divisor [59])
  );
  FDE   \picorv32/pcpi_div/divisor_58  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0151_inv ),
    .D(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [58]),
    .Q(\picorv32/pcpi_div/divisor [58])
  );
  FDE   \picorv32/pcpi_div/divisor_57  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0151_inv ),
    .D(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [57]),
    .Q(\picorv32/pcpi_div/divisor [57])
  );
  FDE   \picorv32/pcpi_div/divisor_56  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0151_inv ),
    .D(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [56]),
    .Q(\picorv32/pcpi_div/divisor [56])
  );
  FDE   \picorv32/pcpi_div/divisor_55  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0151_inv ),
    .D(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [55]),
    .Q(\picorv32/pcpi_div/divisor [55])
  );
  FDE   \picorv32/pcpi_div/divisor_54  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0151_inv ),
    .D(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [54]),
    .Q(\picorv32/pcpi_div/divisor [54])
  );
  FDE   \picorv32/pcpi_div/divisor_53  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0151_inv ),
    .D(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [53]),
    .Q(\picorv32/pcpi_div/divisor [53])
  );
  FDE   \picorv32/pcpi_div/divisor_52  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0151_inv ),
    .D(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [52]),
    .Q(\picorv32/pcpi_div/divisor [52])
  );
  FDE   \picorv32/pcpi_div/divisor_51  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0151_inv ),
    .D(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [51]),
    .Q(\picorv32/pcpi_div/divisor [51])
  );
  FDE   \picorv32/pcpi_div/divisor_50  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0151_inv ),
    .D(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [50]),
    .Q(\picorv32/pcpi_div/divisor [50])
  );
  FDE   \picorv32/pcpi_div/divisor_49  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0151_inv ),
    .D(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [49]),
    .Q(\picorv32/pcpi_div/divisor [49])
  );
  FDE   \picorv32/pcpi_div/divisor_48  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0151_inv ),
    .D(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [48]),
    .Q(\picorv32/pcpi_div/divisor [48])
  );
  FDE   \picorv32/pcpi_div/divisor_47  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0151_inv ),
    .D(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [47]),
    .Q(\picorv32/pcpi_div/divisor [47])
  );
  FDE   \picorv32/pcpi_div/divisor_46  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0151_inv ),
    .D(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [46]),
    .Q(\picorv32/pcpi_div/divisor [46])
  );
  FDE   \picorv32/pcpi_div/divisor_45  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0151_inv ),
    .D(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [45]),
    .Q(\picorv32/pcpi_div/divisor [45])
  );
  FDE   \picorv32/pcpi_div/divisor_44  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0151_inv ),
    .D(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [44]),
    .Q(\picorv32/pcpi_div/divisor [44])
  );
  FDE   \picorv32/pcpi_div/divisor_43  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0151_inv ),
    .D(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [43]),
    .Q(\picorv32/pcpi_div/divisor [43])
  );
  FDE   \picorv32/pcpi_div/divisor_42  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0151_inv ),
    .D(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [42]),
    .Q(\picorv32/pcpi_div/divisor [42])
  );
  FDE   \picorv32/pcpi_div/divisor_41  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0151_inv ),
    .D(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [41]),
    .Q(\picorv32/pcpi_div/divisor [41])
  );
  FDE   \picorv32/pcpi_div/divisor_40  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0151_inv ),
    .D(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [40]),
    .Q(\picorv32/pcpi_div/divisor [40])
  );
  FDE   \picorv32/pcpi_div/divisor_39  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0151_inv ),
    .D(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [39]),
    .Q(\picorv32/pcpi_div/divisor [39])
  );
  FDE   \picorv32/pcpi_div/divisor_38  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0151_inv ),
    .D(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [38]),
    .Q(\picorv32/pcpi_div/divisor [38])
  );
  FDE   \picorv32/pcpi_div/divisor_37  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0151_inv ),
    .D(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [37]),
    .Q(\picorv32/pcpi_div/divisor [37])
  );
  FDE   \picorv32/pcpi_div/divisor_36  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0151_inv ),
    .D(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [36]),
    .Q(\picorv32/pcpi_div/divisor [36])
  );
  FDE   \picorv32/pcpi_div/divisor_35  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0151_inv ),
    .D(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [35]),
    .Q(\picorv32/pcpi_div/divisor [35])
  );
  FDE   \picorv32/pcpi_div/divisor_34  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0151_inv ),
    .D(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [34]),
    .Q(\picorv32/pcpi_div/divisor [34])
  );
  FDE   \picorv32/pcpi_div/divisor_33  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0151_inv ),
    .D(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [33]),
    .Q(\picorv32/pcpi_div/divisor [33])
  );
  FDE   \picorv32/pcpi_div/divisor_32  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0151_inv ),
    .D(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [32]),
    .Q(\picorv32/pcpi_div/divisor [32])
  );
  FDE   \picorv32/pcpi_div/divisor_31  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0151_inv ),
    .D(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [31]),
    .Q(\picorv32/pcpi_div/divisor [31])
  );
  FDE   \picorv32/pcpi_div/divisor_30  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0151_inv ),
    .D(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [30]),
    .Q(\picorv32/pcpi_div/divisor [30])
  );
  FDE   \picorv32/pcpi_div/divisor_29  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0151_inv ),
    .D(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [29]),
    .Q(\picorv32/pcpi_div/divisor [29])
  );
  FDE   \picorv32/pcpi_div/divisor_28  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0151_inv ),
    .D(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [28]),
    .Q(\picorv32/pcpi_div/divisor [28])
  );
  FDE   \picorv32/pcpi_div/divisor_27  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0151_inv ),
    .D(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [27]),
    .Q(\picorv32/pcpi_div/divisor [27])
  );
  FDE   \picorv32/pcpi_div/divisor_26  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0151_inv ),
    .D(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [26]),
    .Q(\picorv32/pcpi_div/divisor [26])
  );
  FDE   \picorv32/pcpi_div/divisor_25  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0151_inv ),
    .D(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [25]),
    .Q(\picorv32/pcpi_div/divisor [25])
  );
  FDE   \picorv32/pcpi_div/divisor_24  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0151_inv ),
    .D(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [24]),
    .Q(\picorv32/pcpi_div/divisor [24])
  );
  FDE   \picorv32/pcpi_div/divisor_23  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0151_inv ),
    .D(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [23]),
    .Q(\picorv32/pcpi_div/divisor [23])
  );
  FDE   \picorv32/pcpi_div/divisor_22  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0151_inv ),
    .D(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [22]),
    .Q(\picorv32/pcpi_div/divisor [22])
  );
  FDE   \picorv32/pcpi_div/divisor_21  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0151_inv ),
    .D(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [21]),
    .Q(\picorv32/pcpi_div/divisor [21])
  );
  FDE   \picorv32/pcpi_div/divisor_20  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0151_inv ),
    .D(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [20]),
    .Q(\picorv32/pcpi_div/divisor [20])
  );
  FDE   \picorv32/pcpi_div/divisor_19  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0151_inv ),
    .D(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [19]),
    .Q(\picorv32/pcpi_div/divisor [19])
  );
  FDE   \picorv32/pcpi_div/divisor_18  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0151_inv ),
    .D(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [18]),
    .Q(\picorv32/pcpi_div/divisor [18])
  );
  FDE   \picorv32/pcpi_div/divisor_17  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0151_inv ),
    .D(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [17]),
    .Q(\picorv32/pcpi_div/divisor [17])
  );
  FDE   \picorv32/pcpi_div/divisor_16  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0151_inv ),
    .D(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [16]),
    .Q(\picorv32/pcpi_div/divisor [16])
  );
  FDE   \picorv32/pcpi_div/divisor_15  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0151_inv ),
    .D(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [15]),
    .Q(\picorv32/pcpi_div/divisor [15])
  );
  FDE   \picorv32/pcpi_div/divisor_14  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0151_inv ),
    .D(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [14]),
    .Q(\picorv32/pcpi_div/divisor [14])
  );
  FDE   \picorv32/pcpi_div/divisor_13  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0151_inv ),
    .D(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [13]),
    .Q(\picorv32/pcpi_div/divisor [13])
  );
  FDE   \picorv32/pcpi_div/divisor_12  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0151_inv ),
    .D(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [12]),
    .Q(\picorv32/pcpi_div/divisor [12])
  );
  FDE   \picorv32/pcpi_div/divisor_11  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0151_inv ),
    .D(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [11]),
    .Q(\picorv32/pcpi_div/divisor [11])
  );
  FDE   \picorv32/pcpi_div/divisor_10  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0151_inv ),
    .D(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [10]),
    .Q(\picorv32/pcpi_div/divisor [10])
  );
  FDE   \picorv32/pcpi_div/divisor_9  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0151_inv ),
    .D(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [9]),
    .Q(\picorv32/pcpi_div/divisor [9])
  );
  FDE   \picorv32/pcpi_div/divisor_8  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0151_inv ),
    .D(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [8]),
    .Q(\picorv32/pcpi_div/divisor [8])
  );
  FDE   \picorv32/pcpi_div/divisor_7  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0151_inv ),
    .D(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [7]),
    .Q(\picorv32/pcpi_div/divisor [7])
  );
  FDE   \picorv32/pcpi_div/divisor_6  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0151_inv ),
    .D(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [6]),
    .Q(\picorv32/pcpi_div/divisor [6])
  );
  FDE   \picorv32/pcpi_div/divisor_5  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0151_inv ),
    .D(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [5]),
    .Q(\picorv32/pcpi_div/divisor [5])
  );
  FDE   \picorv32/pcpi_div/divisor_4  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0151_inv ),
    .D(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [4]),
    .Q(\picorv32/pcpi_div/divisor [4])
  );
  FDE   \picorv32/pcpi_div/divisor_3  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0151_inv ),
    .D(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [3]),
    .Q(\picorv32/pcpi_div/divisor [3])
  );
  FDE   \picorv32/pcpi_div/divisor_2  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0151_inv ),
    .D(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [2]),
    .Q(\picorv32/pcpi_div/divisor [2])
  );
  FDE   \picorv32/pcpi_div/divisor_1  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0151_inv ),
    .D(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [1]),
    .Q(\picorv32/pcpi_div/divisor [1])
  );
  FDE   \picorv32/pcpi_div/divisor_0  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0151_inv ),
    .D(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [0]),
    .Q(\picorv32/pcpi_div/divisor [0])
  );
  FDE   \picorv32/pcpi_div/quotient_msk_31  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0151_inv ),
    .D(\picorv32/pcpi_div/start ),
    .Q(\picorv32/pcpi_div/quotient_msk [31])
  );
  FDE   \picorv32/pcpi_div/quotient_msk_30  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0151_inv ),
    .D(\picorv32/pcpi_div/GND_4_o_PWR_13_o_mux_39_OUT [30]),
    .Q(\picorv32/pcpi_div/quotient_msk [30])
  );
  FDE   \picorv32/pcpi_div/quotient_msk_29  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0151_inv ),
    .D(\picorv32/pcpi_div/GND_4_o_PWR_13_o_mux_39_OUT [29]),
    .Q(\picorv32/pcpi_div/quotient_msk [29])
  );
  FDE   \picorv32/pcpi_div/quotient_msk_28  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0151_inv ),
    .D(\picorv32/pcpi_div/GND_4_o_PWR_13_o_mux_39_OUT [28]),
    .Q(\picorv32/pcpi_div/quotient_msk [28])
  );
  FDE   \picorv32/pcpi_div/quotient_msk_27  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0151_inv ),
    .D(\picorv32/pcpi_div/GND_4_o_PWR_13_o_mux_39_OUT [27]),
    .Q(\picorv32/pcpi_div/quotient_msk [27])
  );
  FDE   \picorv32/pcpi_div/quotient_msk_26  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0151_inv ),
    .D(\picorv32/pcpi_div/GND_4_o_PWR_13_o_mux_39_OUT [26]),
    .Q(\picorv32/pcpi_div/quotient_msk [26])
  );
  FDE   \picorv32/pcpi_div/quotient_msk_25  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0151_inv ),
    .D(\picorv32/pcpi_div/GND_4_o_PWR_13_o_mux_39_OUT [25]),
    .Q(\picorv32/pcpi_div/quotient_msk [25])
  );
  FDE   \picorv32/pcpi_div/quotient_msk_24  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0151_inv ),
    .D(\picorv32/pcpi_div/GND_4_o_PWR_13_o_mux_39_OUT [24]),
    .Q(\picorv32/pcpi_div/quotient_msk [24])
  );
  FDE   \picorv32/pcpi_div/quotient_msk_23  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0151_inv ),
    .D(\picorv32/pcpi_div/GND_4_o_PWR_13_o_mux_39_OUT [23]),
    .Q(\picorv32/pcpi_div/quotient_msk [23])
  );
  FDE   \picorv32/pcpi_div/quotient_msk_22  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0151_inv ),
    .D(\picorv32/pcpi_div/GND_4_o_PWR_13_o_mux_39_OUT [22]),
    .Q(\picorv32/pcpi_div/quotient_msk [22])
  );
  FDE   \picorv32/pcpi_div/quotient_msk_21  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0151_inv ),
    .D(\picorv32/pcpi_div/GND_4_o_PWR_13_o_mux_39_OUT [21]),
    .Q(\picorv32/pcpi_div/quotient_msk [21])
  );
  FDE   \picorv32/pcpi_div/quotient_msk_20  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0151_inv ),
    .D(\picorv32/pcpi_div/GND_4_o_PWR_13_o_mux_39_OUT [20]),
    .Q(\picorv32/pcpi_div/quotient_msk [20])
  );
  FDE   \picorv32/pcpi_div/quotient_msk_19  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0151_inv ),
    .D(\picorv32/pcpi_div/GND_4_o_PWR_13_o_mux_39_OUT [19]),
    .Q(\picorv32/pcpi_div/quotient_msk [19])
  );
  FDE   \picorv32/pcpi_div/quotient_msk_18  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0151_inv ),
    .D(\picorv32/pcpi_div/GND_4_o_PWR_13_o_mux_39_OUT [18]),
    .Q(\picorv32/pcpi_div/quotient_msk [18])
  );
  FDE   \picorv32/pcpi_div/quotient_msk_17  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0151_inv ),
    .D(\picorv32/pcpi_div/GND_4_o_PWR_13_o_mux_39_OUT [17]),
    .Q(\picorv32/pcpi_div/quotient_msk [17])
  );
  FDE   \picorv32/pcpi_div/quotient_msk_16  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0151_inv ),
    .D(\picorv32/pcpi_div/GND_4_o_PWR_13_o_mux_39_OUT [16]),
    .Q(\picorv32/pcpi_div/quotient_msk [16])
  );
  FDE   \picorv32/pcpi_div/quotient_msk_15  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0151_inv ),
    .D(\picorv32/pcpi_div/GND_4_o_PWR_13_o_mux_39_OUT [15]),
    .Q(\picorv32/pcpi_div/quotient_msk [15])
  );
  FDE   \picorv32/pcpi_div/quotient_msk_14  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0151_inv ),
    .D(\picorv32/pcpi_div/GND_4_o_PWR_13_o_mux_39_OUT [14]),
    .Q(\picorv32/pcpi_div/quotient_msk [14])
  );
  FDE   \picorv32/pcpi_div/quotient_msk_13  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0151_inv ),
    .D(\picorv32/pcpi_div/GND_4_o_PWR_13_o_mux_39_OUT [13]),
    .Q(\picorv32/pcpi_div/quotient_msk [13])
  );
  FDE   \picorv32/pcpi_div/quotient_msk_12  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0151_inv ),
    .D(\picorv32/pcpi_div/GND_4_o_PWR_13_o_mux_39_OUT [12]),
    .Q(\picorv32/pcpi_div/quotient_msk [12])
  );
  FDE   \picorv32/pcpi_div/quotient_msk_11  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0151_inv ),
    .D(\picorv32/pcpi_div/GND_4_o_PWR_13_o_mux_39_OUT [11]),
    .Q(\picorv32/pcpi_div/quotient_msk [11])
  );
  FDE   \picorv32/pcpi_div/quotient_msk_10  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0151_inv ),
    .D(\picorv32/pcpi_div/GND_4_o_PWR_13_o_mux_39_OUT [10]),
    .Q(\picorv32/pcpi_div/quotient_msk [10])
  );
  FDE   \picorv32/pcpi_div/quotient_msk_9  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0151_inv ),
    .D(\picorv32/pcpi_div/GND_4_o_PWR_13_o_mux_39_OUT [9]),
    .Q(\picorv32/pcpi_div/quotient_msk [9])
  );
  FDE   \picorv32/pcpi_div/quotient_msk_8  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0151_inv ),
    .D(\picorv32/pcpi_div/GND_4_o_PWR_13_o_mux_39_OUT [8]),
    .Q(\picorv32/pcpi_div/quotient_msk [8])
  );
  FDE   \picorv32/pcpi_div/quotient_msk_7  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0151_inv ),
    .D(\picorv32/pcpi_div/GND_4_o_PWR_13_o_mux_39_OUT [7]),
    .Q(\picorv32/pcpi_div/quotient_msk [7])
  );
  FDE   \picorv32/pcpi_div/quotient_msk_6  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0151_inv ),
    .D(\picorv32/pcpi_div/GND_4_o_PWR_13_o_mux_39_OUT [6]),
    .Q(\picorv32/pcpi_div/quotient_msk [6])
  );
  FDE   \picorv32/pcpi_div/quotient_msk_5  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0151_inv ),
    .D(\picorv32/pcpi_div/GND_4_o_PWR_13_o_mux_39_OUT [5]),
    .Q(\picorv32/pcpi_div/quotient_msk [5])
  );
  FDE   \picorv32/pcpi_div/quotient_msk_4  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0151_inv ),
    .D(\picorv32/pcpi_div/GND_4_o_PWR_13_o_mux_39_OUT [4]),
    .Q(\picorv32/pcpi_div/quotient_msk [4])
  );
  FDE   \picorv32/pcpi_div/quotient_msk_3  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0151_inv ),
    .D(\picorv32/pcpi_div/GND_4_o_PWR_13_o_mux_39_OUT [3]),
    .Q(\picorv32/pcpi_div/quotient_msk [3])
  );
  FDE   \picorv32/pcpi_div/quotient_msk_2  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0151_inv ),
    .D(\picorv32/pcpi_div/GND_4_o_PWR_13_o_mux_39_OUT [2]),
    .Q(\picorv32/pcpi_div/quotient_msk [2])
  );
  FDE   \picorv32/pcpi_div/quotient_msk_1  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0151_inv ),
    .D(\picorv32/pcpi_div/GND_4_o_PWR_13_o_mux_39_OUT [1]),
    .Q(\picorv32/pcpi_div/quotient_msk [1])
  );
  FDE   \picorv32/pcpi_div/quotient_msk_0  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0151_inv ),
    .D(\picorv32/pcpi_div/GND_4_o_PWR_13_o_mux_39_OUT [0]),
    .Q(\picorv32/pcpi_div/quotient_msk [0])
  );
  FDR   \picorv32/pcpi_div/pcpi_ready  (
    .C(sys_clk),
    .D(\picorv32/pcpi_div/quotient_msk[31]_GND_4_o_MUX_1323_o ),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/pcpi_div/pcpi_ready_6680 )
  );
  FDR   \picorv32/pcpi_div/instr_div  (
    .C(sys_clk),
    .D(\picorv32/pcpi_div/pcpi_insn[14]_PWR_13_o_equal_5_o ),
    .R(\picorv32/pcpi_div/resetn_pcpi_insn[31]_AND_656_o_inv ),
    .Q(\picorv32/pcpi_div/instr_div_7841 )
  );
  FDR   \picorv32/pcpi_div/instr_divu  (
    .C(sys_clk),
    .D(\picorv32/pcpi_div/pcpi_insn[14]_PWR_13_o_equal_6_o ),
    .R(\picorv32/pcpi_div/resetn_pcpi_insn[31]_AND_656_o_inv ),
    .Q(\picorv32/pcpi_div/instr_divu_7840 )
  );
  FDR   \picorv32/pcpi_div/instr_rem  (
    .C(sys_clk),
    .D(\picorv32/pcpi_div/pcpi_insn[14]_PWR_13_o_equal_7_o ),
    .R(\picorv32/pcpi_div/resetn_pcpi_insn[31]_AND_656_o_inv ),
    .Q(\picorv32/pcpi_div/instr_rem_7839 )
  );
  FDR   \picorv32/pcpi_div/instr_remu  (
    .C(sys_clk),
    .D(\picorv32/pcpi_div/pcpi_insn[14]_PWR_13_o_equal_8_o ),
    .R(\picorv32/pcpi_div/resetn_pcpi_insn[31]_AND_656_o_inv ),
    .Q(\picorv32/pcpi_div/instr_remu_7838 )
  );
  FDRE   \picorv32/pcpi_div/quotient_31  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0164_inv ),
    .D(\picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<31> ),
    .R(\picorv32/pcpi_div/_n0137 ),
    .Q(\picorv32/pcpi_div/quotient [31])
  );
  FDRE   \picorv32/pcpi_div/quotient_30  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0164_inv ),
    .D(\picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<30> ),
    .R(\picorv32/pcpi_div/_n0137 ),
    .Q(\picorv32/pcpi_div/quotient [30])
  );
  FDRE   \picorv32/pcpi_div/quotient_29  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0164_inv ),
    .D(\picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<29> ),
    .R(\picorv32/pcpi_div/_n0137 ),
    .Q(\picorv32/pcpi_div/quotient [29])
  );
  FDRE   \picorv32/pcpi_div/quotient_28  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0164_inv ),
    .D(\picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<28> ),
    .R(\picorv32/pcpi_div/_n0137 ),
    .Q(\picorv32/pcpi_div/quotient [28])
  );
  FDRE   \picorv32/pcpi_div/quotient_27  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0164_inv ),
    .D(\picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<27> ),
    .R(\picorv32/pcpi_div/_n0137 ),
    .Q(\picorv32/pcpi_div/quotient [27])
  );
  FDRE   \picorv32/pcpi_div/quotient_26  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0164_inv ),
    .D(\picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<26> ),
    .R(\picorv32/pcpi_div/_n0137 ),
    .Q(\picorv32/pcpi_div/quotient [26])
  );
  FDRE   \picorv32/pcpi_div/quotient_25  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0164_inv ),
    .D(\picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<25> ),
    .R(\picorv32/pcpi_div/_n0137 ),
    .Q(\picorv32/pcpi_div/quotient [25])
  );
  FDRE   \picorv32/pcpi_div/quotient_24  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0164_inv ),
    .D(\picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<24> ),
    .R(\picorv32/pcpi_div/_n0137 ),
    .Q(\picorv32/pcpi_div/quotient [24])
  );
  FDRE   \picorv32/pcpi_div/quotient_23  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0164_inv ),
    .D(\picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<23> ),
    .R(\picorv32/pcpi_div/_n0137 ),
    .Q(\picorv32/pcpi_div/quotient [23])
  );
  FDRE   \picorv32/pcpi_div/quotient_22  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0164_inv ),
    .D(\picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<22> ),
    .R(\picorv32/pcpi_div/_n0137 ),
    .Q(\picorv32/pcpi_div/quotient [22])
  );
  FDRE   \picorv32/pcpi_div/quotient_21  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0164_inv ),
    .D(\picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<21> ),
    .R(\picorv32/pcpi_div/_n0137 ),
    .Q(\picorv32/pcpi_div/quotient [21])
  );
  FDRE   \picorv32/pcpi_div/quotient_20  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0164_inv ),
    .D(\picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<20> ),
    .R(\picorv32/pcpi_div/_n0137 ),
    .Q(\picorv32/pcpi_div/quotient [20])
  );
  FDRE   \picorv32/pcpi_div/quotient_19  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0164_inv ),
    .D(\picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<19> ),
    .R(\picorv32/pcpi_div/_n0137 ),
    .Q(\picorv32/pcpi_div/quotient [19])
  );
  FDRE   \picorv32/pcpi_div/quotient_18  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0164_inv ),
    .D(\picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<18> ),
    .R(\picorv32/pcpi_div/_n0137 ),
    .Q(\picorv32/pcpi_div/quotient [18])
  );
  FDRE   \picorv32/pcpi_div/quotient_17  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0164_inv ),
    .D(\picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<17> ),
    .R(\picorv32/pcpi_div/_n0137 ),
    .Q(\picorv32/pcpi_div/quotient [17])
  );
  FDRE   \picorv32/pcpi_div/quotient_16  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0164_inv ),
    .D(\picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<16> ),
    .R(\picorv32/pcpi_div/_n0137 ),
    .Q(\picorv32/pcpi_div/quotient [16])
  );
  FDRE   \picorv32/pcpi_div/quotient_15  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0164_inv ),
    .D(\picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<15> ),
    .R(\picorv32/pcpi_div/_n0137 ),
    .Q(\picorv32/pcpi_div/quotient [15])
  );
  FDRE   \picorv32/pcpi_div/quotient_14  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0164_inv ),
    .D(\picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<14> ),
    .R(\picorv32/pcpi_div/_n0137 ),
    .Q(\picorv32/pcpi_div/quotient [14])
  );
  FDRE   \picorv32/pcpi_div/quotient_13  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0164_inv ),
    .D(\picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<13> ),
    .R(\picorv32/pcpi_div/_n0137 ),
    .Q(\picorv32/pcpi_div/quotient [13])
  );
  FDRE   \picorv32/pcpi_div/quotient_12  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0164_inv ),
    .D(\picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<12> ),
    .R(\picorv32/pcpi_div/_n0137 ),
    .Q(\picorv32/pcpi_div/quotient [12])
  );
  FDRE   \picorv32/pcpi_div/quotient_11  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0164_inv ),
    .D(\picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<11> ),
    .R(\picorv32/pcpi_div/_n0137 ),
    .Q(\picorv32/pcpi_div/quotient [11])
  );
  FDRE   \picorv32/pcpi_div/quotient_10  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0164_inv ),
    .D(\picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<10> ),
    .R(\picorv32/pcpi_div/_n0137 ),
    .Q(\picorv32/pcpi_div/quotient [10])
  );
  FDRE   \picorv32/pcpi_div/quotient_9  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0164_inv ),
    .D(\picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<9> ),
    .R(\picorv32/pcpi_div/_n0137 ),
    .Q(\picorv32/pcpi_div/quotient [9])
  );
  FDRE   \picorv32/pcpi_div/quotient_8  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0164_inv ),
    .D(\picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<8> ),
    .R(\picorv32/pcpi_div/_n0137 ),
    .Q(\picorv32/pcpi_div/quotient [8])
  );
  FDRE   \picorv32/pcpi_div/quotient_7  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0164_inv ),
    .D(\picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<7> ),
    .R(\picorv32/pcpi_div/_n0137 ),
    .Q(\picorv32/pcpi_div/quotient [7])
  );
  FDRE   \picorv32/pcpi_div/quotient_6  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0164_inv ),
    .D(\picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<6> ),
    .R(\picorv32/pcpi_div/_n0137 ),
    .Q(\picorv32/pcpi_div/quotient [6])
  );
  FDRE   \picorv32/pcpi_div/quotient_5  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0164_inv ),
    .D(\picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<5> ),
    .R(\picorv32/pcpi_div/_n0137 ),
    .Q(\picorv32/pcpi_div/quotient [5])
  );
  FDRE   \picorv32/pcpi_div/quotient_4  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0164_inv ),
    .D(\picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<4> ),
    .R(\picorv32/pcpi_div/_n0137 ),
    .Q(\picorv32/pcpi_div/quotient [4])
  );
  FDRE   \picorv32/pcpi_div/quotient_3  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0164_inv ),
    .D(\picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<3> ),
    .R(\picorv32/pcpi_div/_n0137 ),
    .Q(\picorv32/pcpi_div/quotient [3])
  );
  FDRE   \picorv32/pcpi_div/quotient_2  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0164_inv ),
    .D(\picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<2> ),
    .R(\picorv32/pcpi_div/_n0137 ),
    .Q(\picorv32/pcpi_div/quotient [2])
  );
  FDRE   \picorv32/pcpi_div/quotient_1  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0164_inv ),
    .D(\picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<1> ),
    .R(\picorv32/pcpi_div/_n0137 ),
    .Q(\picorv32/pcpi_div/quotient [1])
  );
  FDRE   \picorv32/pcpi_div/quotient_0  (
    .C(sys_clk),
    .CE(\picorv32/pcpi_div/_n0164_inv ),
    .D(\picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<0> ),
    .R(\picorv32/pcpi_div/_n0137 ),
    .Q(\picorv32/pcpi_div/quotient [0])
  );
  LUT2 #(
    .INIT ( 4'hD ))
  xilinxasyncresetsynchronizerimpl21 (
    .I0(crg_dcm_base50_locked),
    .I1(sys_rst),
    .O(xilinxasyncresetsynchronizerimpl2)
  );
  LUT3 #(
    .INIT ( 8'h02 ))
  \_n4254<2>1  (
    .I0(bankmachine1_state_FSM_FFd1_949),
    .I1(bankmachine1_state_FSM_FFd2_950),
    .I2(bankmachine1_state_FSM_FFd3_951),
    .O(_n4254)
  );
  LUT3 #(
    .INIT ( 8'h02 ))
  \_n4215<2>1  (
    .I0(bankmachine2_state_FSM_FFd1_952),
    .I1(bankmachine2_state_FSM_FFd2_953),
    .I2(bankmachine2_state_FSM_FFd3_954),
    .O(_n4215)
  );
  LUT3 #(
    .INIT ( 8'h02 ))
  \_n4529<2>1  (
    .I0(bankmachine3_state_FSM_FFd1_955),
    .I1(bankmachine3_state_FSM_FFd2_956),
    .I2(bankmachine3_state_FSM_FFd3_957),
    .O(_n4529)
  );
  LUT3 #(
    .INIT ( 8'h02 ))
  basesoc_uart_phy_sink_valid_basesoc_uart_phy_sink_ready_AND_594_o1 (
    .I0(basesoc_uart_tx_fifo_readable_1623),
    .I1(basesoc_uart_phy_sink_ready_623),
    .I2(basesoc_uart_phy_tx_busy_1619),
    .O(basesoc_uart_phy_sink_valid_basesoc_uart_phy_sink_ready_AND_594_o)
  );
  LUT2 #(
    .INIT ( 4'h1 ))
  ddrphy_dqs_t_d01 (
    .I0(ddrphy_r_dfi_wrdata_en[1]),
    .I1(ddrphy_postamble_354),
    .O(ddrphy_dqs_t_d0)
  );
  LUT3 #(
    .INIT ( 8'h08 ))
  \basesoc_slave_sel<1><30>1  (
    .I0(\picorv32/mem_addr [30]),
    .I1(\picorv32/mem_addr [29]),
    .I2(\picorv32/mem_addr [28]),
    .O(basesoc_slave_sel[1])
  );
  LUT3 #(
    .INIT ( 8'h02 ))
  \basesoc_slave_sel<3><30>1  (
    .I0(\picorv32/mem_addr [30]),
    .I1(\picorv32/mem_addr [29]),
    .I2(\picorv32/mem_addr [28]),
    .O(basesoc_slave_sel[3])
  );
  LUT3 #(
    .INIT ( 8'h02 ))
  \basesoc_slave_sel<2><30>1  (
    .I0(\picorv32/mem_addr [29]),
    .I1(\picorv32/mem_addr [30]),
    .I2(\picorv32/mem_addr [28]),
    .O(basesoc_slave_sel[2])
  );
  LUT3 #(
    .INIT ( 8'h02 ))
  \basesoc_slave_sel<0><30>1  (
    .I0(\picorv32/mem_addr [28]),
    .I1(\picorv32/mem_addr [30]),
    .I2(\picorv32/mem_addr [29]),
    .O(basesoc_slave_sel[0])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \spiflash_i[1]_PWR_1_o_equal_1140_o<1>1  (
    .I0(spiflash_clk1_1130),
    .I1(basesoc_sdram_bandwidth_period_731),
    .O(\spiflash_i[1]_PWR_1_o_equal_1140_o )
  );
  LUT3 #(
    .INIT ( 8'h81 ))
  \_n4085<2>1  (
    .I0(bankmachine0_state_FSM_FFd1_946),
    .I1(bankmachine0_state_FSM_FFd2_947),
    .I2(bankmachine0_state_FSM_FFd3_948),
    .O(_n4085)
  );
  LUT3 #(
    .INIT ( 8'h81 ))
  \_n4169<2>1  (
    .I0(bankmachine1_state_FSM_FFd1_949),
    .I1(bankmachine1_state_FSM_FFd2_950),
    .I2(bankmachine1_state_FSM_FFd3_951),
    .O(_n4169)
  );
  LUT3 #(
    .INIT ( 8'h81 ))
  \_n4155<2>1  (
    .I0(bankmachine2_state_FSM_FFd1_952),
    .I1(bankmachine2_state_FSM_FFd2_953),
    .I2(bankmachine2_state_FSM_FFd3_954),
    .O(_n4155)
  );
  LUT3 #(
    .INIT ( 8'h81 ))
  \_n4222<2>1  (
    .I0(bankmachine3_state_FSM_FFd1_955),
    .I1(bankmachine3_state_FSM_FFd2_956),
    .I2(bankmachine3_state_FSM_FFd3_957),
    .O(_n4222)
  );
  LUT4 #(
    .INIT ( 16'h0020 ))
  \basesoc_sdram_generator_counter[3]_PWR_1_o_equal_1170_o<3>1  (
    .I0(basesoc_sdram_generator_counter[3]),
    .I1(basesoc_sdram_generator_counter[2]),
    .I2(basesoc_sdram_generator_counter[1]),
    .I3(basesoc_sdram_generator_counter[0]),
    .O(\basesoc_sdram_generator_counter[3]_PWR_1_o_equal_1170_o )
  );
  LUT4 #(
    .INIT ( 16'h0001 ))
  \n0011<3>1  (
    .I0(\picorv32/mem_wstrb [3]),
    .I1(\picorv32/mem_wstrb [2]),
    .I2(\picorv32/mem_wstrb [1]),
    .I3(\picorv32/mem_wstrb [0]),
    .O(n0011)
  );
  LUT5 #(
    .INIT ( 32'h01000000 ))
  \basesoc_csrbankarray_csrbank6_sel<13>1  (
    .I0(\basesoc_interface_adr[13] ),
    .I1(\basesoc_interface_adr[12] ),
    .I2(\basesoc_interface_adr[11] ),
    .I3(\basesoc_interface_adr[10] ),
    .I4(\basesoc_interface_adr[9] ),
    .O(basesoc_csrbankarray_csrbank6_sel)
  );
  LUT5 #(
    .INIT ( 32'h00000001 ))
  \n0086<4>1  (
    .I0(basesoc_uart_rx_fifo_level0[4]),
    .I1(basesoc_uart_rx_fifo_level0[3]),
    .I2(basesoc_uart_rx_fifo_level0[2]),
    .I3(basesoc_uart_rx_fifo_level0[1]),
    .I4(basesoc_uart_rx_fifo_level0[0]),
    .O(n0086)
  );
  LUT4 #(
    .INIT ( 16'h0001 ))
  \basesoc_sdram_max_time1<3>1  (
    .I0(basesoc_sdram_time1[3]),
    .I1(basesoc_sdram_time1[2]),
    .I2(basesoc_sdram_time1[1]),
    .I3(basesoc_sdram_time1[0]),
    .O(basesoc_sdram_max_time1)
  );
  LUT4 #(
    .INIT ( 16'h0100 ))
  _n5948_inv1 (
    .I0(basesoc_sdram_bankmachine0_twtpcon_ready_1634),
    .I1(basesoc_sdram_bankmachine0_twtpcon_count[2]),
    .I2(basesoc_sdram_bankmachine0_twtpcon_count[1]),
    .I3(basesoc_sdram_bankmachine0_twtpcon_count[0]),
    .O(_n5948_inv)
  );
  LUT4 #(
    .INIT ( 16'h0100 ))
  _n5952_inv1 (
    .I0(basesoc_sdram_bankmachine1_twtpcon_ready_1636),
    .I1(basesoc_sdram_bankmachine1_twtpcon_count[2]),
    .I2(basesoc_sdram_bankmachine1_twtpcon_count[1]),
    .I3(basesoc_sdram_bankmachine1_twtpcon_count[0]),
    .O(_n5952_inv)
  );
  LUT4 #(
    .INIT ( 16'h0100 ))
  _n5960_inv1 (
    .I0(basesoc_sdram_bankmachine3_twtpcon_ready_1640),
    .I1(basesoc_sdram_bankmachine3_twtpcon_count[2]),
    .I2(basesoc_sdram_bankmachine3_twtpcon_count[1]),
    .I3(basesoc_sdram_bankmachine3_twtpcon_count[0]),
    .O(_n5960_inv)
  );
  LUT4 #(
    .INIT ( 16'h0100 ))
  _n5956_inv1 (
    .I0(basesoc_sdram_bankmachine2_twtpcon_ready_1638),
    .I1(basesoc_sdram_bankmachine2_twtpcon_count[2]),
    .I2(basesoc_sdram_bankmachine2_twtpcon_count[1]),
    .I3(basesoc_sdram_bankmachine2_twtpcon_count[0]),
    .O(_n5956_inv)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  _n5578_inv1 (
    .I0(\dna_cnt[6]_PWR_1_o_LessThan_1119_o ),
    .I1(dna_cnt[0]),
    .O(_n5578_inv)
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Mcount_basesoc_counter_xor<1>11  (
    .I0(basesoc_counter[1]),
    .I1(basesoc_counter[0]),
    .O(Mcount_basesoc_counter1)
  );
  LUT4 #(
    .INIT ( 16'hFF80 ))
  _n5673_inv1 (
    .I0(basesoc_sdram_bandwidth_cmd_is_read_856),
    .I1(basesoc_sdram_bandwidth_cmd_valid_854),
    .I2(basesoc_sdram_bandwidth_cmd_ready_855),
    .I3(basesoc_sdram_bandwidth_counter_23_1693),
    .O(_n5673_inv)
  );
  LUT4 #(
    .INIT ( 16'hFF80 ))
  _n5679_inv1 (
    .I0(basesoc_sdram_bandwidth_cmd_is_write_857),
    .I1(basesoc_sdram_bandwidth_cmd_valid_854),
    .I2(basesoc_sdram_bandwidth_cmd_ready_855),
    .I3(basesoc_sdram_bandwidth_counter_23_1693),
    .O(_n5679_inv)
  );
  LUT3 #(
    .INIT ( 8'h46 ))
  \cache_state_FSM_FFd2-In1  (
    .I0(cache_state_FSM_FFd3_3701),
    .I1(cache_state_FSM_FFd2_3702),
    .I2(\basesoc_tag_do_tag[20]_GND_1_o_equal_403_o ),
    .O(\cache_state_FSM_FFd2-In )
  );
  LUT4 #(
    .INIT ( 16'h8F88 ))
  \cache_state_FSM_FFd1-In1  (
    .I0(cache_state_FSM_FFd2_3702),
    .I1(cache_state_FSM_FFd3_3701),
    .I2(basesoc_ack),
    .I3(cache_state_FSM_FFd1_965),
    .O(\cache_state_FSM_FFd1-In )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \litedramwishbone2native_state_basesoc_port_cmd_payload_addr<14>1  (
    .I0(litedramwishbone2native_state_FSM_FFd3_2083),
    .I1(_n4075[4]),
    .O(\basesoc_port_cmd_payload_addr[14] )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \litedramwishbone2native_state_basesoc_port_cmd_payload_addr<15>1  (
    .I0(litedramwishbone2native_state_FSM_FFd3_2083),
    .I1(_n4075[5]),
    .O(\basesoc_port_cmd_payload_addr[15] )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \litedramwishbone2native_state_basesoc_port_cmd_payload_addr<16>1  (
    .I0(litedramwishbone2native_state_FSM_FFd3_2083),
    .I1(_n4075[6]),
    .O(\basesoc_port_cmd_payload_addr[16] )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \litedramwishbone2native_state_basesoc_port_cmd_payload_addr<17>1  (
    .I0(litedramwishbone2native_state_FSM_FFd3_2083),
    .I1(_n4075[7]),
    .O(\basesoc_port_cmd_payload_addr[17] )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \litedramwishbone2native_state_basesoc_port_cmd_payload_addr<18>1  (
    .I0(litedramwishbone2native_state_FSM_FFd3_2083),
    .I1(_n4075[8]),
    .O(\basesoc_port_cmd_payload_addr[18] )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \litedramwishbone2native_state_basesoc_port_cmd_payload_addr<19>1  (
    .I0(litedramwishbone2native_state_FSM_FFd3_2083),
    .I1(_n4075[9]),
    .O(\basesoc_port_cmd_payload_addr[19] )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \litedramwishbone2native_state_basesoc_port_cmd_payload_addr<20>1  (
    .I0(litedramwishbone2native_state_FSM_FFd3_2083),
    .I1(_n4075[10]),
    .O(\basesoc_port_cmd_payload_addr[20] )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \litedramwishbone2native_state_basesoc_port_cmd_payload_addr<0>1  (
    .I0(litedramwishbone2native_state_FSM_FFd3_2083),
    .I1(\picorv32/mem_addr [3]),
    .O(\basesoc_port_cmd_payload_addr[0] )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \litedramwishbone2native_state_basesoc_port_cmd_payload_addr<1>1  (
    .I0(litedramwishbone2native_state_FSM_FFd3_2083),
    .I1(\picorv32/mem_addr [4]),
    .O(\basesoc_port_cmd_payload_addr[1] )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \litedramwishbone2native_state_basesoc_port_cmd_payload_addr<2>1  (
    .I0(litedramwishbone2native_state_FSM_FFd3_2083),
    .I1(\picorv32/mem_addr [5]),
    .O(\basesoc_port_cmd_payload_addr[2] )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \litedramwishbone2native_state_basesoc_port_cmd_payload_addr<3>1  (
    .I0(litedramwishbone2native_state_FSM_FFd3_2083),
    .I1(\picorv32/mem_addr [6]),
    .O(\basesoc_port_cmd_payload_addr[3] )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \litedramwishbone2native_state_basesoc_port_cmd_payload_addr<21>1  (
    .I0(litedramwishbone2native_state_FSM_FFd3_2083),
    .I1(_n4075[11]),
    .O(\basesoc_port_cmd_payload_addr[21] )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \litedramwishbone2native_state_basesoc_port_cmd_payload_addr<4>1  (
    .I0(litedramwishbone2native_state_FSM_FFd3_2083),
    .I1(\picorv32/mem_addr [7]),
    .O(\basesoc_port_cmd_payload_addr[4] )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \litedramwishbone2native_state_basesoc_port_cmd_payload_addr<5>1  (
    .I0(litedramwishbone2native_state_FSM_FFd3_2083),
    .I1(\picorv32/mem_addr [8]),
    .O(\basesoc_port_cmd_payload_addr[5] )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \litedramwishbone2native_state_basesoc_port_cmd_payload_addr<6>1  (
    .I0(litedramwishbone2native_state_FSM_FFd3_2083),
    .I1(\picorv32/mem_addr [9]),
    .O(\basesoc_port_cmd_payload_addr[6] )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \litedramwishbone2native_state_basesoc_port_cmd_payload_addr<7>1  (
    .I0(litedramwishbone2native_state_FSM_FFd3_2083),
    .I1(\picorv32/mem_addr [10]),
    .O(\basesoc_port_cmd_payload_addr[7] )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \litedramwishbone2native_state_basesoc_port_cmd_payload_addr<10>1  (
    .I0(litedramwishbone2native_state_FSM_FFd3_2083),
    .I1(_n4075[0]),
    .O(\basesoc_port_cmd_payload_addr[10] )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \litedramwishbone2native_state_basesoc_port_cmd_payload_addr<11>1  (
    .I0(litedramwishbone2native_state_FSM_FFd3_2083),
    .I1(_n4075[1]),
    .O(\basesoc_port_cmd_payload_addr[11] )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \litedramwishbone2native_state_basesoc_port_cmd_payload_addr<12>1  (
    .I0(litedramwishbone2native_state_FSM_FFd3_2083),
    .I1(_n4075[2]),
    .O(\basesoc_port_cmd_payload_addr[12] )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \litedramwishbone2native_state_basesoc_port_cmd_payload_addr<13>1  (
    .I0(litedramwishbone2native_state_FSM_FFd3_2083),
    .I1(_n4075[3]),
    .O(\basesoc_port_cmd_payload_addr[13] )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \litedramwishbone2native_state_basesoc_port_cmd_payload_addr<22>1  (
    .I0(litedramwishbone2native_state_FSM_FFd3_2083),
    .I1(_n4075[12]),
    .O(\basesoc_port_cmd_payload_addr[22] )
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  litedramwishbone2native_state_basesoc_ack1 (
    .I0(new_master_rdata_valid5_859),
    .I1(litedramwishbone2native_state_FSM_FFd2_2082),
    .I2(litedramwishbone2native_state_FSM_FFd1_2081),
    .I3(new_master_wdata_ready),
    .O(basesoc_ack)
  );
  LUT3 #(
    .INIT ( 8'h02 ))
  \basesoc_sdram_choose_cmd_grant_FSM_FFd2-In411  (
    .I0(basesoc_sdram_bankmachine3_cmd_valid),
    .I1(basesoc_sdram_bankmachine3_cmd_payload_is_write),
    .I2(basesoc_sdram_bankmachine3_cmd_payload_is_read),
    .O(\basesoc_sdram_choose_cmd_grant_FSM_FFd2-In41 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_array_muxed0131 (
    .I0(ddrphy_phase_sel_356),
    .I1(ddrphy_record0_address[9]),
    .I2(ddrphy_record1_address[9]),
    .O(array_muxed0[9])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_array_muxed0121 (
    .I0(ddrphy_phase_sel_356),
    .I1(ddrphy_record0_address[8]),
    .I2(ddrphy_record1_address[8]),
    .O(array_muxed0[8])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_array_muxed0111 (
    .I0(ddrphy_phase_sel_356),
    .I1(ddrphy_record0_address[7]),
    .I2(ddrphy_record1_address[7]),
    .O(array_muxed0[7])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_array_muxed0101 (
    .I0(ddrphy_phase_sel_356),
    .I1(ddrphy_record0_address[6]),
    .I2(ddrphy_record1_address[6]),
    .O(array_muxed0[6])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_array_muxed091 (
    .I0(ddrphy_phase_sel_356),
    .I1(ddrphy_record0_address[5]),
    .I2(ddrphy_record1_address[5]),
    .O(array_muxed0[5])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_array_muxed081 (
    .I0(ddrphy_phase_sel_356),
    .I1(ddrphy_record0_address[4]),
    .I2(ddrphy_record1_address[4]),
    .O(array_muxed0[4])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_array_muxed071 (
    .I0(ddrphy_phase_sel_356),
    .I1(ddrphy_record0_address[3]),
    .I2(ddrphy_record1_address[3]),
    .O(array_muxed0[3])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_array_muxed061 (
    .I0(ddrphy_phase_sel_356),
    .I1(ddrphy_record0_address[2]),
    .I2(ddrphy_record1_address[2]),
    .O(array_muxed0[2])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_array_muxed051 (
    .I0(ddrphy_phase_sel_356),
    .I1(ddrphy_record0_address[1]),
    .I2(ddrphy_record1_address[1]),
    .O(array_muxed0[1])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_array_muxed041 (
    .I0(ddrphy_phase_sel_356),
    .I1(ddrphy_record0_address[12]),
    .I2(ddrphy_record1_address[12]),
    .O(array_muxed0[12])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_array_muxed031 (
    .I0(ddrphy_phase_sel_356),
    .I1(ddrphy_record0_address[11]),
    .I2(ddrphy_record1_address[11]),
    .O(array_muxed0[11])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_array_muxed021 (
    .I0(ddrphy_phase_sel_356),
    .I1(ddrphy_record0_address[10]),
    .I2(ddrphy_record1_address[10]),
    .O(array_muxed0[10])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_array_muxed011 (
    .I0(ddrphy_phase_sel_356),
    .I1(ddrphy_record0_address[0]),
    .I2(ddrphy_record1_address[0]),
    .O(array_muxed0[0])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_array_muxed1211 (
    .I0(ddrphy_phase_sel_356),
    .I1(ddrphy_record0_bank[1]),
    .I2(ddrphy_record1_bank[1]),
    .O(array_muxed1[1])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_array_muxed1112 (
    .I0(ddrphy_phase_sel_356),
    .I1(ddrphy_record0_bank[0]),
    .I2(ddrphy_record1_bank[0]),
    .O(array_muxed1[0])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_array_muxed311 (
    .I0(ddrphy_phase_sel_356),
    .I1(ddrphy_record0_ras_n),
    .I2(ddrphy_record1_ras_n_360),
    .O(array_muxed3)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_array_muxed511 (
    .I0(ddrphy_phase_sel_356),
    .I1(ddrphy_record0_we_n),
    .I2(ddrphy_record1_we_n_361),
    .O(array_muxed5)
  );
  LUT4 #(
    .INIT ( 16'hF1FF ))
  \bankmachine3_state<2>1  (
    .I0(basesoc_sdram_bankmachine3_twtpcon_ready_1640),
    .I1(bankmachine3_state_FSM_FFd2_956),
    .I2(bankmachine3_state_FSM_FFd1_955),
    .I3(bankmachine3_state_FSM_FFd3_957),
    .O(\bankmachine3_state<2>_mmx_out )
  );
  LUT4 #(
    .INIT ( 16'hF1FF ))
  \bankmachine2_state<2>1  (
    .I0(basesoc_sdram_bankmachine2_twtpcon_ready_1638),
    .I1(bankmachine2_state_FSM_FFd2_953),
    .I2(bankmachine2_state_FSM_FFd1_952),
    .I3(bankmachine2_state_FSM_FFd3_954),
    .O(\bankmachine2_state<2>_mmx_out )
  );
  LUT4 #(
    .INIT ( 16'hF1FF ))
  \bankmachine1_state<2>1  (
    .I0(basesoc_sdram_bankmachine1_twtpcon_ready_1636),
    .I1(bankmachine1_state_FSM_FFd2_950),
    .I2(bankmachine1_state_FSM_FFd1_949),
    .I3(bankmachine1_state_FSM_FFd3_951),
    .O(\bankmachine1_state<2>_mmx_out )
  );
  LUT4 #(
    .INIT ( 16'hF1FF ))
  \bankmachine0_state<2>1  (
    .I0(basesoc_sdram_bankmachine0_twtpcon_ready_1634),
    .I1(bankmachine0_state_FSM_FFd2_947),
    .I2(bankmachine0_state_FSM_FFd1_946),
    .I3(bankmachine0_state_FSM_FFd3_948),
    .O(\bankmachine0_state<2>_mmx_out )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_spiflash_clk11 (
    .I0(spiflash_bitbang_en_storage_full_1577),
    .I1(spiflash_clk1_1130),
    .I2(spiflash_bitbang_storage_full[1]),
    .O(spiflash_clk_OBUF_2090)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_spiflash_cs_n11 (
    .I0(spiflash_bitbang_en_storage_full_1577),
    .I1(spiflash_cs_n1_1631),
    .I2(spiflash_bitbang_storage_full[2]),
    .O(spiflash_cs_n_OBUF_2097)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_spiflash_mosi11 (
    .I0(spiflash_bitbang_en_storage_full_1577),
    .I1(spiflash_sr[31]),
    .I2(spiflash_bitbang_storage_full[0]),
    .O(spiflash_mosi_OBUF_2098)
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata_valid11 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(ddrphy_rddata_sr[0]),
    .O(basesoc_sdram_inti_p0_rddata_valid)
  );
  LUT3 #(
    .INIT ( 8'hAC ))
  mux2611 (
    .I0(basesoc_sdram_dfi_p0_bank[0]),
    .I1(basesoc_sdram_phaseinjector0_baddress_storage_full[0]),
    .I2(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p0_bank[0])
  );
  LUT3 #(
    .INIT ( 8'hAC ))
  mux2711 (
    .I0(basesoc_sdram_dfi_p0_bank[1]),
    .I1(basesoc_sdram_phaseinjector0_baddress_storage_full[1]),
    .I2(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p0_bank[1])
  );
  LUT3 #(
    .INIT ( 8'hAC ))
  mux3011 (
    .I0(basesoc_sdram_dfi_p0_address[11]),
    .I1(basesoc_sdram_phaseinjector0_address_storage_full_11_1554),
    .I2(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p0_address[11])
  );
  LUT3 #(
    .INIT ( 8'hAC ))
  mux2811 (
    .I0(basesoc_sdram_dfi_p0_address[0]),
    .I1(basesoc_sdram_phaseinjector0_address_storage_full[0]),
    .I2(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p0_address[0])
  );
  LUT3 #(
    .INIT ( 8'hAC ))
  mux2911 (
    .I0(basesoc_sdram_dfi_p0_address[10]),
    .I1(basesoc_sdram_phaseinjector0_address_storage_full_10_1555),
    .I2(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p0_address[10])
  );
  LUT3 #(
    .INIT ( 8'hAC ))
  mux3311 (
    .I0(basesoc_sdram_dfi_p0_address[2]),
    .I1(basesoc_sdram_phaseinjector0_address_storage_full[2]),
    .I2(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p0_address[2])
  );
  LUT3 #(
    .INIT ( 8'hAC ))
  mux3111 (
    .I0(basesoc_sdram_dfi_p0_address[12]),
    .I1(basesoc_sdram_phaseinjector0_address_storage_full_12_1553),
    .I2(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p0_address[12])
  );
  LUT3 #(
    .INIT ( 8'hAC ))
  mux3211 (
    .I0(basesoc_sdram_dfi_p0_address[1]),
    .I1(basesoc_sdram_phaseinjector0_address_storage_full[1]),
    .I2(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p0_address[1])
  );
  LUT3 #(
    .INIT ( 8'hAC ))
  mux3611 (
    .I0(basesoc_sdram_dfi_p0_address[5]),
    .I1(basesoc_sdram_phaseinjector0_address_storage_full[5]),
    .I2(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p0_address[5])
  );
  LUT3 #(
    .INIT ( 8'hAC ))
  mux3411 (
    .I0(basesoc_sdram_dfi_p0_address[3]),
    .I1(basesoc_sdram_phaseinjector0_address_storage_full[3]),
    .I2(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p0_address[3])
  );
  LUT3 #(
    .INIT ( 8'hAC ))
  mux3511 (
    .I0(basesoc_sdram_dfi_p0_address[4]),
    .I1(basesoc_sdram_phaseinjector0_address_storage_full[4]),
    .I2(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p0_address[4])
  );
  LUT3 #(
    .INIT ( 8'hAC ))
  mux3711 (
    .I0(basesoc_sdram_dfi_p0_address[6]),
    .I1(basesoc_sdram_phaseinjector0_address_storage_full[6]),
    .I2(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p0_address[6])
  );
  LUT3 #(
    .INIT ( 8'hAC ))
  mux3811 (
    .I0(basesoc_sdram_dfi_p0_address[7]),
    .I1(basesoc_sdram_phaseinjector0_address_storage_full[7]),
    .I2(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p0_address[7])
  );
  LUT3 #(
    .INIT ( 8'hAC ))
  mux3911 (
    .I0(basesoc_sdram_dfi_p0_address[8]),
    .I1(basesoc_sdram_phaseinjector0_address_storage_full_8_1557),
    .I2(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p0_address[8])
  );
  LUT3 #(
    .INIT ( 8'hAC ))
  mux4011 (
    .I0(basesoc_sdram_dfi_p0_address[9]),
    .I1(basesoc_sdram_phaseinjector0_address_storage_full_9_1556),
    .I2(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p0_address[9])
  );
  LUT3 #(
    .INIT ( 8'hAC ))
  mux4311 (
    .I0(basesoc_sdram_dfi_p1_address[0]),
    .I1(basesoc_sdram_phaseinjector1_address_storage_full[0]),
    .I2(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p1_address[0])
  );
  LUT3 #(
    .INIT ( 8'hAC ))
  mux4111 (
    .I0(basesoc_sdram_dfi_p1_bank[0]),
    .I1(basesoc_sdram_phaseinjector1_baddress_storage_full[0]),
    .I2(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p1_bank[0])
  );
  LUT3 #(
    .INIT ( 8'hAC ))
  mux4211 (
    .I0(basesoc_sdram_dfi_p1_bank[1]),
    .I1(basesoc_sdram_phaseinjector1_baddress_storage_full[1]),
    .I2(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p1_bank[1])
  );
  LUT3 #(
    .INIT ( 8'hAC ))
  mux4611 (
    .I0(basesoc_sdram_dfi_p1_address[12]),
    .I1(basesoc_sdram_phaseinjector1_address_storage_full_12_1566),
    .I2(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p1_address[12])
  );
  LUT3 #(
    .INIT ( 8'hAC ))
  mux4411 (
    .I0(basesoc_sdram_dfi_p1_address[10]),
    .I1(basesoc_sdram_phaseinjector1_address_storage_full_10_1568),
    .I2(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p1_address[10])
  );
  LUT3 #(
    .INIT ( 8'hAC ))
  mux4511 (
    .I0(basesoc_sdram_dfi_p1_address[11]),
    .I1(basesoc_sdram_phaseinjector1_address_storage_full_11_1567),
    .I2(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p1_address[11])
  );
  LUT3 #(
    .INIT ( 8'hAC ))
  mux4911 (
    .I0(basesoc_sdram_dfi_p1_address[3]),
    .I1(basesoc_sdram_phaseinjector1_address_storage_full[3]),
    .I2(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p1_address[3])
  );
  LUT3 #(
    .INIT ( 8'hAC ))
  mux4711 (
    .I0(basesoc_sdram_dfi_p1_address[1]),
    .I1(basesoc_sdram_phaseinjector1_address_storage_full[1]),
    .I2(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p1_address[1])
  );
  LUT3 #(
    .INIT ( 8'hAC ))
  mux4811 (
    .I0(basesoc_sdram_dfi_p1_address[2]),
    .I1(basesoc_sdram_phaseinjector1_address_storage_full[2]),
    .I2(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p1_address[2])
  );
  LUT3 #(
    .INIT ( 8'hAC ))
  mux5011 (
    .I0(basesoc_sdram_dfi_p1_address[4]),
    .I1(basesoc_sdram_phaseinjector1_address_storage_full[4]),
    .I2(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p1_address[4])
  );
  LUT3 #(
    .INIT ( 8'hAC ))
  mux5111 (
    .I0(basesoc_sdram_dfi_p1_address[5]),
    .I1(basesoc_sdram_phaseinjector1_address_storage_full[5]),
    .I2(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p1_address[5])
  );
  LUT3 #(
    .INIT ( 8'hAC ))
  mux5211 (
    .I0(basesoc_sdram_dfi_p1_address[6]),
    .I1(basesoc_sdram_phaseinjector1_address_storage_full[6]),
    .I2(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p1_address[6])
  );
  LUT3 #(
    .INIT ( 8'hAC ))
  mux5311 (
    .I0(basesoc_sdram_dfi_p1_address[7]),
    .I1(basesoc_sdram_phaseinjector1_address_storage_full[7]),
    .I2(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p1_address[7])
  );
  LUT3 #(
    .INIT ( 8'hAC ))
  mux5411 (
    .I0(basesoc_sdram_dfi_p1_address[8]),
    .I1(basesoc_sdram_phaseinjector1_address_storage_full_8_1570),
    .I2(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p1_address[8])
  );
  LUT3 #(
    .INIT ( 8'hAC ))
  mux5511 (
    .I0(basesoc_sdram_dfi_p1_address[9]),
    .I1(basesoc_sdram_phaseinjector1_address_storage_full_9_1569),
    .I2(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p1_address[9])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Mcount_basesoc_uart_tx_fifo_produce_xor<1>11  (
    .I0(basesoc_uart_tx_fifo_produce[1]),
    .I1(basesoc_uart_tx_fifo_produce[0]),
    .O(\Result<1>3 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Mcount_basesoc_uart_rx_fifo_consume_xor<1>11  (
    .I0(basesoc_uart_rx_fifo_consume[1]),
    .I1(basesoc_uart_rx_fifo_consume[0]),
    .O(\Result<1>6 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Mcount_basesoc_uart_tx_fifo_consume_xor<1>11  (
    .I0(basesoc_uart_tx_fifo_consume[1]),
    .I1(basesoc_uart_tx_fifo_consume[0]),
    .O(\Result<1>4 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Mcount_basesoc_uart_rx_fifo_produce_xor<1>11  (
    .I0(basesoc_uart_rx_fifo_produce[1]),
    .I1(basesoc_uart_rx_fifo_produce[0]),
    .O(\Result<1>5 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Mcount_dna_cnt_xor<1>11  (
    .I0(dna_cnt[1]),
    .I1(dna_cnt[0]),
    .O(\Result<1>7 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Mcount_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce_xor<1>11  (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .I1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .O(\Result<1>11 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Mcount_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce_xor<1>11  (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .I1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .O(\Result<1>12 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Mcount_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce_xor<1>11  (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .I1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .O(\Result<1>17 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Mcount_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce_xor<1>11  (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .I1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .O(\Result<1>20 )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1094_OUT321  (
    .I0(basesoc_uart_phy_rx_busy_192),
    .I1(n3856[9]),
    .O(\PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1094_OUT<9> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1094_OUT311  (
    .I0(basesoc_uart_phy_rx_busy_192),
    .I1(n3856[8]),
    .O(\PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1094_OUT<8> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1094_OUT301  (
    .I0(basesoc_uart_phy_rx_busy_192),
    .I1(n3856[7]),
    .O(\PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1094_OUT<7> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1094_OUT291  (
    .I0(basesoc_uart_phy_rx_busy_192),
    .I1(n3856[6]),
    .O(\PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1094_OUT<6> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1094_OUT281  (
    .I0(basesoc_uart_phy_rx_busy_192),
    .I1(n3856[5]),
    .O(\PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1094_OUT<5> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1094_OUT271  (
    .I0(basesoc_uart_phy_rx_busy_192),
    .I1(n3856[4]),
    .O(\PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1094_OUT<4> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1094_OUT261  (
    .I0(basesoc_uart_phy_rx_busy_192),
    .I1(n3856[3]),
    .O(\PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1094_OUT<3> )
  );
  LUT2 #(
    .INIT ( 4'hD ))
  \Mmux_PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1094_OUT251  (
    .I0(basesoc_uart_phy_rx_busy_192),
    .I1(n3856[31]),
    .O(\PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1094_OUT<31> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1094_OUT241  (
    .I0(basesoc_uart_phy_rx_busy_192),
    .I1(n3856[30]),
    .O(\PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1094_OUT<30> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1094_OUT231  (
    .I0(basesoc_uart_phy_rx_busy_192),
    .I1(n3856[2]),
    .O(\PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1094_OUT<2> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1094_OUT221  (
    .I0(basesoc_uart_phy_rx_busy_192),
    .I1(n3856[29]),
    .O(\PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1094_OUT<29> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1094_OUT211  (
    .I0(basesoc_uart_phy_rx_busy_192),
    .I1(n3856[28]),
    .O(\PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1094_OUT<28> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1094_OUT201  (
    .I0(basesoc_uart_phy_rx_busy_192),
    .I1(n3856[27]),
    .O(\PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1094_OUT<27> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1094_OUT191  (
    .I0(basesoc_uart_phy_rx_busy_192),
    .I1(n3856[26]),
    .O(\PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1094_OUT<26> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1094_OUT181  (
    .I0(basesoc_uart_phy_rx_busy_192),
    .I1(n3856[25]),
    .O(\PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1094_OUT<25> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1094_OUT171  (
    .I0(basesoc_uart_phy_rx_busy_192),
    .I1(n3856[24]),
    .O(\PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1094_OUT<24> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1094_OUT161  (
    .I0(basesoc_uart_phy_rx_busy_192),
    .I1(n3856[23]),
    .O(\PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1094_OUT<23> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1094_OUT151  (
    .I0(basesoc_uart_phy_rx_busy_192),
    .I1(n3856[22]),
    .O(\PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1094_OUT<22> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1094_OUT141  (
    .I0(basesoc_uart_phy_rx_busy_192),
    .I1(n3856[21]),
    .O(\PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1094_OUT<21> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1094_OUT131  (
    .I0(basesoc_uart_phy_rx_busy_192),
    .I1(n3856[20]),
    .O(\PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1094_OUT<20> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1094_OUT121  (
    .I0(basesoc_uart_phy_rx_busy_192),
    .I1(n3856[1]),
    .O(\PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1094_OUT<1> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1094_OUT111  (
    .I0(basesoc_uart_phy_rx_busy_192),
    .I1(n3856[19]),
    .O(\PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1094_OUT<19> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1094_OUT101  (
    .I0(basesoc_uart_phy_rx_busy_192),
    .I1(n3856[18]),
    .O(\PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1094_OUT<18> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1094_OUT91  (
    .I0(basesoc_uart_phy_rx_busy_192),
    .I1(n3856[17]),
    .O(\PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1094_OUT<17> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1094_OUT81  (
    .I0(basesoc_uart_phy_rx_busy_192),
    .I1(n3856[16]),
    .O(\PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1094_OUT<16> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1094_OUT71  (
    .I0(basesoc_uart_phy_rx_busy_192),
    .I1(n3856[15]),
    .O(\PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1094_OUT<15> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1094_OUT61  (
    .I0(basesoc_uart_phy_rx_busy_192),
    .I1(n3856[14]),
    .O(\PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1094_OUT<14> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1094_OUT51  (
    .I0(basesoc_uart_phy_rx_busy_192),
    .I1(n3856[13]),
    .O(\PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1094_OUT<13> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1094_OUT41  (
    .I0(basesoc_uart_phy_rx_busy_192),
    .I1(n3856[12]),
    .O(\PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1094_OUT<12> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1094_OUT31  (
    .I0(basesoc_uart_phy_rx_busy_192),
    .I1(n3856[11]),
    .O(\PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1094_OUT<11> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1094_OUT21  (
    .I0(basesoc_uart_phy_rx_busy_192),
    .I1(n3856[10]),
    .O(\PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1094_OUT<10> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1094_OUT11  (
    .I0(basesoc_uart_phy_rx_busy_192),
    .I1(n3856[0]),
    .O(\PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1094_OUT<0> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_GND_1_o_BUS_0010_MUX_370_o11 (
    .I0(basesoc_uart_phy_rx_busy_192),
    .I1(Madd_n3856_cy[31]),
    .O(GND_1_o_BUS_0010_MUX_370_o)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1077_OUT321  (
    .I0(basesoc_uart_phy_tx_busy_1619),
    .I1(n3851[9]),
    .O(\GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1077_OUT<9> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1077_OUT311  (
    .I0(basesoc_uart_phy_tx_busy_1619),
    .I1(n3851[8]),
    .O(\GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1077_OUT<8> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1077_OUT301  (
    .I0(basesoc_uart_phy_tx_busy_1619),
    .I1(n3851[7]),
    .O(\GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1077_OUT<7> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1077_OUT291  (
    .I0(basesoc_uart_phy_tx_busy_1619),
    .I1(n3851[6]),
    .O(\GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1077_OUT<6> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1077_OUT281  (
    .I0(basesoc_uart_phy_tx_busy_1619),
    .I1(n3851[5]),
    .O(\GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1077_OUT<5> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1077_OUT271  (
    .I0(basesoc_uart_phy_tx_busy_1619),
    .I1(n3851[4]),
    .O(\GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1077_OUT<4> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1077_OUT261  (
    .I0(basesoc_uart_phy_tx_busy_1619),
    .I1(n3851[3]),
    .O(\GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1077_OUT<3> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1077_OUT251  (
    .I0(basesoc_uart_phy_tx_busy_1619),
    .I1(n3851[31]),
    .O(\GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1077_OUT<31> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1077_OUT241  (
    .I0(basesoc_uart_phy_tx_busy_1619),
    .I1(n3851[30]),
    .O(\GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1077_OUT<30> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1077_OUT231  (
    .I0(basesoc_uart_phy_tx_busy_1619),
    .I1(n3851[2]),
    .O(\GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1077_OUT<2> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1077_OUT221  (
    .I0(basesoc_uart_phy_tx_busy_1619),
    .I1(n3851[29]),
    .O(\GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1077_OUT<29> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1077_OUT211  (
    .I0(basesoc_uart_phy_tx_busy_1619),
    .I1(n3851[28]),
    .O(\GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1077_OUT<28> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1077_OUT201  (
    .I0(basesoc_uart_phy_tx_busy_1619),
    .I1(n3851[27]),
    .O(\GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1077_OUT<27> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1077_OUT191  (
    .I0(basesoc_uart_phy_tx_busy_1619),
    .I1(n3851[26]),
    .O(\GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1077_OUT<26> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1077_OUT181  (
    .I0(basesoc_uart_phy_tx_busy_1619),
    .I1(n3851[25]),
    .O(\GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1077_OUT<25> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1077_OUT171  (
    .I0(basesoc_uart_phy_tx_busy_1619),
    .I1(n3851[24]),
    .O(\GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1077_OUT<24> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1077_OUT161  (
    .I0(basesoc_uart_phy_tx_busy_1619),
    .I1(n3851[23]),
    .O(\GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1077_OUT<23> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1077_OUT151  (
    .I0(basesoc_uart_phy_tx_busy_1619),
    .I1(n3851[22]),
    .O(\GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1077_OUT<22> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1077_OUT141  (
    .I0(basesoc_uart_phy_tx_busy_1619),
    .I1(n3851[21]),
    .O(\GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1077_OUT<21> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1077_OUT131  (
    .I0(basesoc_uart_phy_tx_busy_1619),
    .I1(n3851[20]),
    .O(\GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1077_OUT<20> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1077_OUT121  (
    .I0(basesoc_uart_phy_tx_busy_1619),
    .I1(n3851[1]),
    .O(\GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1077_OUT<1> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1077_OUT111  (
    .I0(basesoc_uart_phy_tx_busy_1619),
    .I1(n3851[19]),
    .O(\GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1077_OUT<19> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1077_OUT101  (
    .I0(basesoc_uart_phy_tx_busy_1619),
    .I1(n3851[18]),
    .O(\GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1077_OUT<18> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1077_OUT91  (
    .I0(basesoc_uart_phy_tx_busy_1619),
    .I1(n3851[17]),
    .O(\GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1077_OUT<17> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1077_OUT81  (
    .I0(basesoc_uart_phy_tx_busy_1619),
    .I1(n3851[16]),
    .O(\GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1077_OUT<16> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1077_OUT71  (
    .I0(basesoc_uart_phy_tx_busy_1619),
    .I1(n3851[15]),
    .O(\GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1077_OUT<15> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1077_OUT61  (
    .I0(basesoc_uart_phy_tx_busy_1619),
    .I1(n3851[14]),
    .O(\GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1077_OUT<14> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1077_OUT51  (
    .I0(basesoc_uart_phy_tx_busy_1619),
    .I1(n3851[13]),
    .O(\GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1077_OUT<13> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1077_OUT41  (
    .I0(basesoc_uart_phy_tx_busy_1619),
    .I1(n3851[12]),
    .O(\GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1077_OUT<12> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1077_OUT31  (
    .I0(basesoc_uart_phy_tx_busy_1619),
    .I1(n3851[11]),
    .O(\GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1077_OUT<11> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1077_OUT21  (
    .I0(basesoc_uart_phy_tx_busy_1619),
    .I1(n3851[10]),
    .O(\GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1077_OUT<10> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1077_OUT11  (
    .I0(basesoc_uart_phy_tx_busy_1619),
    .I1(n3851[0]),
    .O(\GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1077_OUT<0> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_GND_1_o_BUS_0008_MUX_359_o11 (
    .I0(basesoc_uart_phy_tx_busy_1619),
    .I1(Madd_n3851_cy[31]),
    .O(GND_1_o_BUS_0008_MUX_359_o)
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata321 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(ddrphy_record0_rddata[9]),
    .O(basesoc_sdram_inti_p0_rddata[9])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata311 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(ddrphy_record0_rddata[8]),
    .O(basesoc_sdram_inti_p0_rddata[8])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata301 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(ddrphy_record0_rddata[7]),
    .O(basesoc_sdram_inti_p0_rddata[7])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata291 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(ddrphy_record0_rddata[6]),
    .O(basesoc_sdram_inti_p0_rddata[6])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata281 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(ddrphy_record0_rddata[5]),
    .O(basesoc_sdram_inti_p0_rddata[5])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata271 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(ddrphy_record0_rddata[4]),
    .O(basesoc_sdram_inti_p0_rddata[4])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata261 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(ddrphy_record0_rddata[3]),
    .O(basesoc_sdram_inti_p0_rddata[3])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata251 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(ddrphy_record0_rddata[31]),
    .O(basesoc_sdram_inti_p0_rddata[31])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata241 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(ddrphy_record0_rddata[30]),
    .O(basesoc_sdram_inti_p0_rddata[30])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata231 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(ddrphy_record0_rddata[2]),
    .O(basesoc_sdram_inti_p0_rddata[2])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata221 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(ddrphy_record0_rddata[29]),
    .O(basesoc_sdram_inti_p0_rddata[29])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata211 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(ddrphy_record0_rddata[28]),
    .O(basesoc_sdram_inti_p0_rddata[28])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata201 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(ddrphy_record0_rddata[27]),
    .O(basesoc_sdram_inti_p0_rddata[27])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata191 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(ddrphy_record0_rddata[26]),
    .O(basesoc_sdram_inti_p0_rddata[26])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata181 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(ddrphy_record0_rddata[25]),
    .O(basesoc_sdram_inti_p0_rddata[25])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata171 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(ddrphy_record0_rddata[24]),
    .O(basesoc_sdram_inti_p0_rddata[24])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata161 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(ddrphy_record0_rddata[23]),
    .O(basesoc_sdram_inti_p0_rddata[23])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata151 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(ddrphy_record0_rddata[22]),
    .O(basesoc_sdram_inti_p0_rddata[22])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata141 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(ddrphy_record0_rddata[21]),
    .O(basesoc_sdram_inti_p0_rddata[21])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata131 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(ddrphy_record0_rddata[20]),
    .O(basesoc_sdram_inti_p0_rddata[20])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata121 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(ddrphy_record0_rddata[1]),
    .O(basesoc_sdram_inti_p0_rddata[1])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata111 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(ddrphy_record0_rddata[19]),
    .O(basesoc_sdram_inti_p0_rddata[19])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata101 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(ddrphy_record0_rddata[18]),
    .O(basesoc_sdram_inti_p0_rddata[18])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata91 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(ddrphy_record0_rddata[17]),
    .O(basesoc_sdram_inti_p0_rddata[17])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata81 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(ddrphy_record0_rddata[16]),
    .O(basesoc_sdram_inti_p0_rddata[16])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata71 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(ddrphy_record0_rddata[15]),
    .O(basesoc_sdram_inti_p0_rddata[15])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata61 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(ddrphy_record0_rddata[14]),
    .O(basesoc_sdram_inti_p0_rddata[14])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata51 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(ddrphy_record0_rddata[13]),
    .O(basesoc_sdram_inti_p0_rddata[13])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata41 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(ddrphy_record0_rddata[12]),
    .O(basesoc_sdram_inti_p0_rddata[12])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata31 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(ddrphy_record0_rddata[11]),
    .O(basesoc_sdram_inti_p0_rddata[11])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata21 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(ddrphy_record0_rddata[10]),
    .O(basesoc_sdram_inti_p0_rddata[10])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata11 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(ddrphy_record0_rddata[0]),
    .O(basesoc_sdram_inti_p0_rddata[0])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p1_rddata321 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(ddrphy_record1_rddata[9]),
    .O(basesoc_sdram_inti_p1_rddata[9])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p1_rddata311 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(ddrphy_record1_rddata[8]),
    .O(basesoc_sdram_inti_p1_rddata[8])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p1_rddata301 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(ddrphy_record1_rddata[7]),
    .O(basesoc_sdram_inti_p1_rddata[7])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p1_rddata291 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(ddrphy_record1_rddata[6]),
    .O(basesoc_sdram_inti_p1_rddata[6])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p1_rddata281 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(ddrphy_record1_rddata[5]),
    .O(basesoc_sdram_inti_p1_rddata[5])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p1_rddata271 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(ddrphy_record1_rddata[4]),
    .O(basesoc_sdram_inti_p1_rddata[4])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p1_rddata261 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(ddrphy_record1_rddata[3]),
    .O(basesoc_sdram_inti_p1_rddata[3])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p1_rddata251 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(ddrphy_record1_rddata[31]),
    .O(basesoc_sdram_inti_p1_rddata[31])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p1_rddata241 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(ddrphy_record1_rddata[30]),
    .O(basesoc_sdram_inti_p1_rddata[30])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p1_rddata231 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(ddrphy_record1_rddata[2]),
    .O(basesoc_sdram_inti_p1_rddata[2])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p1_rddata221 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(ddrphy_record1_rddata[29]),
    .O(basesoc_sdram_inti_p1_rddata[29])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p1_rddata211 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(ddrphy_record1_rddata[28]),
    .O(basesoc_sdram_inti_p1_rddata[28])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p1_rddata201 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(ddrphy_record1_rddata[27]),
    .O(basesoc_sdram_inti_p1_rddata[27])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p1_rddata191 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(ddrphy_record1_rddata[26]),
    .O(basesoc_sdram_inti_p1_rddata[26])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p1_rddata181 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(ddrphy_record1_rddata[25]),
    .O(basesoc_sdram_inti_p1_rddata[25])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p1_rddata171 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(ddrphy_record1_rddata[24]),
    .O(basesoc_sdram_inti_p1_rddata[24])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p1_rddata161 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(ddrphy_record1_rddata[23]),
    .O(basesoc_sdram_inti_p1_rddata[23])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p1_rddata151 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(ddrphy_record1_rddata[22]),
    .O(basesoc_sdram_inti_p1_rddata[22])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p1_rddata141 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(ddrphy_record1_rddata[21]),
    .O(basesoc_sdram_inti_p1_rddata[21])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p1_rddata131 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(ddrphy_record1_rddata[20]),
    .O(basesoc_sdram_inti_p1_rddata[20])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p1_rddata121 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(ddrphy_record1_rddata[1]),
    .O(basesoc_sdram_inti_p1_rddata[1])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p1_rddata111 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(ddrphy_record1_rddata[19]),
    .O(basesoc_sdram_inti_p1_rddata[19])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p1_rddata101 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(ddrphy_record1_rddata[18]),
    .O(basesoc_sdram_inti_p1_rddata[18])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p1_rddata91 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(ddrphy_record1_rddata[17]),
    .O(basesoc_sdram_inti_p1_rddata[17])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p1_rddata81 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(ddrphy_record1_rddata[16]),
    .O(basesoc_sdram_inti_p1_rddata[16])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p1_rddata71 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(ddrphy_record1_rddata[15]),
    .O(basesoc_sdram_inti_p1_rddata[15])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p1_rddata61 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(ddrphy_record1_rddata[14]),
    .O(basesoc_sdram_inti_p1_rddata[14])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p1_rddata51 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(ddrphy_record1_rddata[13]),
    .O(basesoc_sdram_inti_p1_rddata[13])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p1_rddata41 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(ddrphy_record1_rddata[12]),
    .O(basesoc_sdram_inti_p1_rddata[12])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p1_rddata31 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(ddrphy_record1_rddata[11]),
    .O(basesoc_sdram_inti_p1_rddata[11])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p1_rddata21 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(ddrphy_record1_rddata[10]),
    .O(basesoc_sdram_inti_p1_rddata[10])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p1_rddata11 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(ddrphy_record1_rddata[0]),
    .O(basesoc_sdram_inti_p1_rddata[0])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \Mcount_basesoc_uart_phy_rx_bitcount_xor<0>11  (
    .I0(basesoc_uart_phy_rx_bitcount[0]),
    .I1(basesoc_uart_phy_rx_busy_192),
    .O(Mcount_basesoc_uart_phy_rx_bitcount)
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  basesoc_sdram_bankmachine0_row_open111 (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[19]),
    .I1(bankmachine0_state_FSM_FFd3_948),
    .I2(bankmachine0_state_FSM_FFd2_947),
    .O(basesoc_sdram_bankmachine0_row_open_mmx_out8)
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  basesoc_sdram_bankmachine0_row_open121 (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]),
    .I1(bankmachine0_state_FSM_FFd3_948),
    .I2(bankmachine0_state_FSM_FFd2_947),
    .O(basesoc_sdram_bankmachine0_row_open_mmx_out9)
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  basesoc_sdram_bankmachine0_row_open21 (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[9]),
    .I1(bankmachine0_state_FSM_FFd3_948),
    .I2(bankmachine0_state_FSM_FFd2_947),
    .O(basesoc_sdram_bankmachine0_row_open_mmx_out10)
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  basesoc_sdram_bankmachine0_row_open61 (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[8]),
    .I1(bankmachine0_state_FSM_FFd3_948),
    .I2(bankmachine0_state_FSM_FFd2_947),
    .O(basesoc_sdram_bankmachine0_row_open_mmx_out3)
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  basesoc_sdram_bankmachine1_row_open111 (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[19]),
    .I1(bankmachine1_state_FSM_FFd3_951),
    .I2(bankmachine1_state_FSM_FFd2_950),
    .O(basesoc_sdram_bankmachine1_row_open_mmx_out8)
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  basesoc_sdram_bankmachine1_row_open121 (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]),
    .I1(bankmachine1_state_FSM_FFd3_951),
    .I2(bankmachine1_state_FSM_FFd2_950),
    .O(basesoc_sdram_bankmachine1_row_open_mmx_out9)
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  basesoc_sdram_bankmachine1_row_open21 (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[9]),
    .I1(bankmachine1_state_FSM_FFd3_951),
    .I2(bankmachine1_state_FSM_FFd2_950),
    .O(basesoc_sdram_bankmachine1_row_open_mmx_out10)
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  basesoc_sdram_bankmachine1_row_open71 (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[8]),
    .I1(bankmachine1_state_FSM_FFd3_951),
    .I2(bankmachine1_state_FSM_FFd2_950),
    .O(basesoc_sdram_bankmachine1_row_open_mmx_out4)
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  basesoc_sdram_bankmachine2_row_open111 (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[19]),
    .I1(bankmachine2_state_FSM_FFd3_954),
    .I2(bankmachine2_state_FSM_FFd2_953),
    .O(basesoc_sdram_bankmachine2_row_open_mmx_out8)
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  basesoc_sdram_bankmachine2_row_open121 (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]),
    .I1(bankmachine2_state_FSM_FFd3_954),
    .I2(bankmachine2_state_FSM_FFd2_953),
    .O(basesoc_sdram_bankmachine2_row_open_mmx_out9)
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  basesoc_sdram_bankmachine2_row_open21 (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[9]),
    .I1(bankmachine2_state_FSM_FFd3_954),
    .I2(bankmachine2_state_FSM_FFd2_953),
    .O(basesoc_sdram_bankmachine2_row_open_mmx_out10)
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  basesoc_sdram_bankmachine2_row_open81 (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[8]),
    .I1(bankmachine2_state_FSM_FFd3_954),
    .I2(bankmachine2_state_FSM_FFd2_953),
    .O(basesoc_sdram_bankmachine2_row_open_mmx_out5)
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  basesoc_sdram_bankmachine3_row_open111 (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[19]),
    .I1(bankmachine3_state_FSM_FFd3_957),
    .I2(bankmachine3_state_FSM_FFd2_956),
    .O(basesoc_sdram_bankmachine3_row_open_mmx_out8)
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  basesoc_sdram_bankmachine3_row_open121 (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]),
    .I1(bankmachine3_state_FSM_FFd3_957),
    .I2(bankmachine3_state_FSM_FFd2_956),
    .O(basesoc_sdram_bankmachine3_row_open_mmx_out9)
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  basesoc_sdram_bankmachine3_row_open21 (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[9]),
    .I1(bankmachine3_state_FSM_FFd3_957),
    .I2(bankmachine3_state_FSM_FFd2_956),
    .O(basesoc_sdram_bankmachine3_row_open_mmx_out10)
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  basesoc_sdram_bankmachine3_row_open91 (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[8]),
    .I1(bankmachine3_state_FSM_FFd3_957),
    .I2(bankmachine3_state_FSM_FFd2_956),
    .O(basesoc_sdram_bankmachine3_row_open_mmx_out6)
  );
  LUT3 #(
    .INIT ( 8'h02 ))
  _n711211 (
    .I0(\basesoc_interface_adr[2] ),
    .I1(\basesoc_interface_adr[3] ),
    .I2(\basesoc_interface_adr[4] ),
    .O(_n71121_4480)
  );
  LUT5 #(
    .INIT ( 32'h00000001 ))
  \spiflash_counter[8]_GND_1_o_equal_1145_o<8>11  (
    .I0(spiflash_counter[1]),
    .I1(spiflash_counter[3]),
    .I2(spiflash_counter[4]),
    .I3(spiflash_counter[6]),
    .I4(spiflash_counter[7]),
    .O(\spiflash_counter[8]_GND_1_o_equal_1145_o<8>1_4481 )
  );
  LUT4 #(
    .INIT ( 16'h0400 ))
  _n716011 (
    .I0(\basesoc_interface_adr[5] ),
    .I1(\basesoc_interface_adr[4] ),
    .I2(\basesoc_interface_adr[3] ),
    .I3(\basesoc_interface_adr[2] ),
    .O(_n71601_4484)
  );
  LUT3 #(
    .INIT ( 8'h01 ))
  \basesoc_csrbankarray_csrbank1_sel<13>11  (
    .I0(\basesoc_interface_adr[13] ),
    .I1(\basesoc_interface_adr[11] ),
    .I2(\basesoc_interface_adr[9] ),
    .O(\basesoc_csrbankarray_csrbank1_sel<13>1_4486 )
  );
  LUT3 #(
    .INIT ( 8'h01 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT1621  (
    .I0(_n7121),
    .I1(_n7151),
    .I2(_n7118),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT162 )
  );
  LUT3 #(
    .INIT ( 8'h01 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT3121  (
    .I0(_n7103),
    .I1(_n7109),
    .I2(_n7115),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT312 )
  );
  LUT4 #(
    .INIT ( 16'h0020 ))
  GND_1_o_GND_1_o_MUX_369_o11 (
    .I0(basesoc_uart_phy_uart_clk_rxen_690),
    .I1(basesoc_uart_phy_rx_bitcount[2]),
    .I2(basesoc_uart_phy_rx_busy_192),
    .I3(basesoc_uart_phy_rx_bitcount[1]),
    .O(GND_1_o_GND_1_o_MUX_369_o1_4495)
  );
  LUT4 #(
    .INIT ( 16'h8000 ))
  GND_1_o_GND_1_o_MUX_369_o1 (
    .I0(basesoc_uart_phy_rx_bitcount[0]),
    .I1(basesoc_uart_phy_rx_bitcount[3]),
    .I2(xilinxmultiregimpl0_regs1_29),
    .I3(GND_1_o_GND_1_o_MUX_369_o1_4495),
    .O(GND_1_o_GND_1_o_MUX_369_o)
  );
  LUT3 #(
    .INIT ( 8'h01 ))
  \n0332<3>11  (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[2]),
    .I1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[1]),
    .I2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[0]),
    .O(\n0332<3>1 )
  );
  LUT3 #(
    .INIT ( 8'h01 ))
  \n0417<3>11  (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[1]),
    .I1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[2]),
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[0]),
    .O(\n0417<3>1 )
  );
  LUT3 #(
    .INIT ( 8'h01 ))
  \n0585<3>11  (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[2]),
    .I1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[0]),
    .I2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[1]),
    .O(\n0585<3>1 )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  _n54941 (
    .I0(bankmachine0_state_FSM_FFd3_948),
    .I1(bankmachine0_state_FSM_FFd2_947),
    .O(_n5494)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  _n54961 (
    .I0(bankmachine1_state_FSM_FFd3_951),
    .I1(bankmachine1_state_FSM_FFd2_950),
    .O(_n5496)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  _n54981 (
    .I0(bankmachine2_state_FSM_FFd3_954),
    .I1(bankmachine2_state_FSM_FFd2_953),
    .O(_n5498)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  _n55001 (
    .I0(bankmachine3_state_FSM_FFd3_957),
    .I1(bankmachine3_state_FSM_FFd2_956),
    .O(_n5500)
  );
  LUT5 #(
    .INIT ( 32'hFFFFFFEF ))
  basesoc_sdram_interface_bank1_lock_basesoc_sdram_interface_bank3_lock_OR_263_o1 (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[3]),
    .I1(basesoc_sdram_bankmachine1_cmd_buffer_valid_n_1255),
    .I2(\n0417<3>1 ),
    .I3(basesoc_sdram_bankmachine3_req_lock),
    .I4(basesoc_sdram_bankmachine2_req_lock),
    .O(basesoc_sdram_interface_bank1_lock_basesoc_sdram_interface_bank3_lock_OR_263_o)
  );
  LUT6 #(
    .INIT ( 64'h0000000200020002 ))
  litedramwishbone2native_state_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we111 (
    .I0(litedramwishbone2native_state_FSM_FFd3_2083),
    .I1(\picorv32/mem_addr [11]),
    .I2(\picorv32/mem_addr [12]),
    .I3(basesoc_sdram_interface_bank1_lock_basesoc_sdram_interface_bank3_lock_OR_263_o),
    .I4(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[3]),
    .I5(\n0332<3>1 ),
    .O(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we)
  );
  LUT6 #(
    .INIT ( 64'h8888888880888880 ))
  _n5558_inv1 (
    .I0(basesoc_uart_phy_rx_busy_192),
    .I1(basesoc_uart_phy_uart_clk_rxen_690),
    .I2(basesoc_uart_phy_rx_bitcount[1]),
    .I3(basesoc_uart_phy_rx_bitcount[0]),
    .I4(basesoc_uart_phy_rx_bitcount[3]),
    .I5(basesoc_uart_phy_rx_bitcount[2]),
    .O(_n5558_inv)
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAAAAAA8AAAA ))
  basesoc_uart_rx_fifo_wrport_we1 (
    .I0(basesoc_uart_phy_source_valid_657),
    .I1(basesoc_uart_rx_fifo_level0[3]),
    .I2(basesoc_uart_rx_fifo_level0[1]),
    .I3(basesoc_uart_rx_fifo_level0[2]),
    .I4(basesoc_uart_rx_fifo_level0[4]),
    .I5(basesoc_uart_rx_fifo_level0[0]),
    .O(basesoc_uart_rx_fifo_wrport_we)
  );
  LUT6 #(
    .INIT ( 64'h1505140411011000 ))
  mux11011 (
    .I0(multiplexer_state_FSM_FFd1),
    .I1(multiplexer_state_FSM_FFd3_2742),
    .I2(multiplexer_state_FSM_FFd2),
    .I3(basesoc_sdram_cmd_payload_a[10]),
    .I4(\basesoc_sdram_choose_req_grant<1>_mmx_out6 ),
    .I5(\basesoc_sdram_choose_cmd_grant<1>_mmx_out7 ),
    .O(array_muxed7[10])
  );
  LUT6 #(
    .INIT ( 64'hFFEFFEEE55455444 ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_521_o1101  (
    .I0(\spiflash_counter[8]_GND_1_o_equal_1146_o ),
    .I1(\spiflash_bus_cyc_spiflash_counter[8]_AND_611_o ),
    .I2(\spiflash_i[1]_PWR_1_o_equal_1140_o ),
    .I3(spiflash_sr[26]),
    .I4(spiflash_sr[27]),
    .I5(\picorv32/mem_addr [19]),
    .O(\spiflash_sr[31]_spiflash_bus_adr[17]_MUX_503_o )
  );
  LUT6 #(
    .INIT ( 64'hFFEFFEEE55455444 ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_521_o181  (
    .I0(\spiflash_counter[8]_GND_1_o_equal_1146_o ),
    .I1(\spiflash_bus_cyc_spiflash_counter[8]_AND_611_o ),
    .I2(\spiflash_i[1]_PWR_1_o_equal_1140_o ),
    .I3(spiflash_sr[24]),
    .I4(spiflash_sr[25]),
    .I5(\picorv32/mem_addr [17]),
    .O(\spiflash_sr[31]_spiflash_bus_adr[15]_MUX_505_o )
  );
  LUT6 #(
    .INIT ( 64'hFFEFFEEE55455444 ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_521_o171  (
    .I0(\spiflash_counter[8]_GND_1_o_equal_1146_o ),
    .I1(\spiflash_bus_cyc_spiflash_counter[8]_AND_611_o ),
    .I2(\spiflash_i[1]_PWR_1_o_equal_1140_o ),
    .I3(spiflash_sr[23]),
    .I4(spiflash_sr[24]),
    .I5(\picorv32/mem_addr [16]),
    .O(\spiflash_sr[31]_spiflash_bus_adr[14]_MUX_506_o )
  );
  LUT4 #(
    .INIT ( 16'h6AA2 ))
  \Mmux_basesoc_sdram_generator_counter[3]_GND_1_o_mux_1175_OUT41  (
    .I0(basesoc_sdram_generator_counter[3]),
    .I1(basesoc_sdram_generator_counter[1]),
    .I2(basesoc_sdram_generator_counter[0]),
    .I3(basesoc_sdram_generator_counter[2]),
    .O(\basesoc_sdram_generator_counter[3]_GND_1_o_mux_1175_OUT<3> )
  );
  LUT4 #(
    .INIT ( 16'h0110 ))
  \Mmux_spiflash_counter[8]_GND_1_o_mux_1156_OUT71  (
    .I0(\spiflash_counter[8]_GND_1_o_equal_1145_o ),
    .I1(\spiflash_counter[8]_PWR_1_o_equal_1151_o ),
    .I2(\Madd_spiflash_counter[8]_GND_1_o_add_1152_OUT_cy<5> ),
    .I3(spiflash_counter[6]),
    .O(\spiflash_counter[8]_GND_1_o_mux_1156_OUT<6> )
  );
  LUT4 #(
    .INIT ( 16'h0110 ))
  \Mmux_spiflash_counter[8]_GND_1_o_mux_1156_OUT21  (
    .I0(\spiflash_counter[8]_GND_1_o_equal_1145_o ),
    .I1(\spiflash_counter[8]_PWR_1_o_equal_1151_o ),
    .I2(spiflash_counter[0]),
    .I3(spiflash_counter[1]),
    .O(\spiflash_counter[8]_GND_1_o_mux_1156_OUT<1> )
  );
  LUT6 #(
    .INIT ( 64'hF22FF220002F0020 ))
  \bankmachine0_state_FSM_FFd1-In1  (
    .I0(basesoc_sdram_bankmachine0_twtpcon_ready_1634),
    .I1(bankmachine0_state_FSM_FFd1_946),
    .I2(bankmachine0_state_FSM_FFd2_947),
    .I3(bankmachine0_state_FSM_FFd3_948),
    .I4(basesoc_sdram_cmd_valid1_FRB_2059),
    .I5(basesoc_sdram_bankmachine0_cmd_ready),
    .O(\bankmachine0_state_FSM_FFd1-In )
  );
  LUT6 #(
    .INIT ( 64'hF44FF440004F0040 ))
  \bankmachine3_state_FSM_FFd1-In1  (
    .I0(bankmachine3_state_FSM_FFd1_955),
    .I1(basesoc_sdram_bankmachine3_twtpcon_ready_1640),
    .I2(bankmachine3_state_FSM_FFd2_956),
    .I3(bankmachine3_state_FSM_FFd3_957),
    .I4(basesoc_sdram_cmd_valid1_FRB_2059),
    .I5(basesoc_sdram_bankmachine3_cmd_ready),
    .O(\bankmachine3_state_FSM_FFd1-In )
  );
  LUT6 #(
    .INIT ( 64'hF22FF220002F0020 ))
  \bankmachine1_state_FSM_FFd1-In1  (
    .I0(basesoc_sdram_bankmachine1_twtpcon_ready_1636),
    .I1(bankmachine1_state_FSM_FFd1_949),
    .I2(bankmachine1_state_FSM_FFd2_950),
    .I3(bankmachine1_state_FSM_FFd3_951),
    .I4(basesoc_sdram_cmd_valid1_FRB_2059),
    .I5(basesoc_sdram_bankmachine1_cmd_ready),
    .O(\bankmachine1_state_FSM_FFd1-In )
  );
  LUT6 #(
    .INIT ( 64'hF22FF220002F0020 ))
  \bankmachine2_state_FSM_FFd1-In1  (
    .I0(basesoc_sdram_bankmachine2_twtpcon_ready_1638),
    .I1(bankmachine2_state_FSM_FFd1_952),
    .I2(bankmachine2_state_FSM_FFd2_953),
    .I3(bankmachine2_state_FSM_FFd3_954),
    .I4(basesoc_sdram_cmd_valid1_FRB_2059),
    .I5(basesoc_sdram_bankmachine2_cmd_ready),
    .O(\bankmachine2_state_FSM_FFd1-In )
  );
  LUT6 #(
    .INIT ( 64'hBBABBAAA11011000 ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_521_o1111  (
    .I0(\spiflash_counter[8]_GND_1_o_equal_1146_o ),
    .I1(\spiflash_bus_cyc_spiflash_counter[8]_AND_611_o ),
    .I2(\spiflash_i[1]_PWR_1_o_equal_1140_o ),
    .I3(spiflash_sr[27]),
    .I4(spiflash_sr[28]),
    .I5(\picorv32/mem_addr [20]),
    .O(\spiflash_sr[31]_spiflash_bus_adr[18]_MUX_502_o )
  );
  LUT6 #(
    .INIT ( 64'hBBABBAAA11011000 ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_521_o1121  (
    .I0(\spiflash_counter[8]_GND_1_o_equal_1146_o ),
    .I1(\spiflash_bus_cyc_spiflash_counter[8]_AND_611_o ),
    .I2(\spiflash_i[1]_PWR_1_o_equal_1140_o ),
    .I3(spiflash_sr[28]),
    .I4(spiflash_sr[29]),
    .I5(\picorv32/mem_addr [21]),
    .O(\spiflash_sr[31]_spiflash_bus_adr[19]_MUX_501_o )
  );
  LUT6 #(
    .INIT ( 64'hBBABBAAA11011000 ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_521_o1141  (
    .I0(\spiflash_counter[8]_GND_1_o_equal_1146_o ),
    .I1(\spiflash_bus_cyc_spiflash_counter[8]_AND_611_o ),
    .I2(\spiflash_i[1]_PWR_1_o_equal_1140_o ),
    .I3(spiflash_sr[29]),
    .I4(spiflash_sr[30]),
    .I5(\picorv32/mem_addr [22]),
    .O(\spiflash_sr[31]_spiflash_bus_adr[20]_MUX_500_o )
  );
  LUT6 #(
    .INIT ( 64'hBBABBAAA11011000 ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_521_o1151  (
    .I0(\spiflash_counter[8]_GND_1_o_equal_1146_o ),
    .I1(\spiflash_bus_cyc_spiflash_counter[8]_AND_611_o ),
    .I2(\spiflash_i[1]_PWR_1_o_equal_1140_o ),
    .I3(spiflash_sr[30]),
    .I4(spiflash_sr[31]),
    .I5(\picorv32/mem_addr [23]),
    .O(\spiflash_sr[31]_spiflash_bus_adr[21]_MUX_499_o )
  );
  LUT6 #(
    .INIT ( 64'hBBABBAAA11011000 ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_521_o191  (
    .I0(\spiflash_counter[8]_GND_1_o_equal_1146_o ),
    .I1(\spiflash_bus_cyc_spiflash_counter[8]_AND_611_o ),
    .I2(\spiflash_i[1]_PWR_1_o_equal_1140_o ),
    .I3(spiflash_sr[25]),
    .I4(spiflash_sr[26]),
    .I5(\picorv32/mem_addr [18]),
    .O(\spiflash_sr[31]_spiflash_bus_adr[16]_MUX_504_o )
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  Mmux_array_muxed611 (
    .I0(multiplexer_state_FSM_FFd2),
    .I1(multiplexer_state_FSM_FFd1),
    .I2(multiplexer_state_FSM_FFd3_2742),
    .I3(basesoc_sdram_choose_req_grant_FSM_FFd2_961),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd2),
    .O(array_muxed6[0])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  Mmux_array_muxed621 (
    .I0(multiplexer_state_FSM_FFd2),
    .I1(multiplexer_state_FSM_FFd1),
    .I2(multiplexer_state_FSM_FFd3_2742),
    .I3(basesoc_sdram_choose_req_grant_FSM_FFd1_960),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd1),
    .O(array_muxed6[1])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  mux10112 (
    .I0(multiplexer_state_FSM_FFd2),
    .I1(multiplexer_state_FSM_FFd1),
    .I2(multiplexer_state_FSM_FFd3_2742),
    .I3(\basesoc_sdram_choose_req_grant<1>_mmx_out8 ),
    .I4(\basesoc_sdram_choose_cmd_grant<1>_mmx_out8 ),
    .O(array_muxed7[11])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  mux101111 (
    .I0(multiplexer_state_FSM_FFd2),
    .I1(multiplexer_state_FSM_FFd1),
    .I2(multiplexer_state_FSM_FFd3_2742),
    .I3(\basesoc_sdram_choose_req_grant<1>_mmx_out4 ),
    .I4(\basesoc_sdram_choose_cmd_grant<1>_mmx_out5 ),
    .O(array_muxed7[8])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  mux10121 (
    .I0(multiplexer_state_FSM_FFd2),
    .I1(multiplexer_state_FSM_FFd1),
    .I2(multiplexer_state_FSM_FFd3_2742),
    .I3(\basesoc_sdram_choose_req_grant<1>_mmx_out5 ),
    .I4(\basesoc_sdram_choose_cmd_grant<1>_mmx_out6 ),
    .O(array_muxed7[9])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  mux10211 (
    .I0(multiplexer_state_FSM_FFd2),
    .I1(multiplexer_state_FSM_FFd1),
    .I2(multiplexer_state_FSM_FFd3_2742),
    .I3(\basesoc_sdram_choose_req_grant<1>_mmx_out9 ),
    .I4(\basesoc_sdram_choose_cmd_grant<1>_mmx_out9 ),
    .O(array_muxed7[12])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  mux10311 (
    .I0(multiplexer_state_FSM_FFd2),
    .I1(multiplexer_state_FSM_FFd1),
    .I2(multiplexer_state_FSM_FFd3_2742),
    .I3(\basesoc_sdram_choose_req_grant<1>_mmx_out10 ),
    .I4(\basesoc_sdram_choose_cmd_grant<1>_mmx_out10 ),
    .O(array_muxed7[1])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  mux10411 (
    .I0(multiplexer_state_FSM_FFd2),
    .I1(multiplexer_state_FSM_FFd1),
    .I2(multiplexer_state_FSM_FFd3_2742),
    .I3(\basesoc_sdram_choose_req_grant<1>_mmx_out11 ),
    .I4(\basesoc_sdram_choose_cmd_grant<1>_mmx_out11 ),
    .O(array_muxed7[2])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  mux10511 (
    .I0(multiplexer_state_FSM_FFd2),
    .I1(multiplexer_state_FSM_FFd1),
    .I2(multiplexer_state_FSM_FFd3_2742),
    .I3(\basesoc_sdram_choose_req_grant<1>_mmx_out12 ),
    .I4(\basesoc_sdram_choose_cmd_grant<1>_mmx_out12 ),
    .O(array_muxed7[3])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  mux10611 (
    .I0(multiplexer_state_FSM_FFd2),
    .I1(multiplexer_state_FSM_FFd1),
    .I2(multiplexer_state_FSM_FFd3_2742),
    .I3(\basesoc_sdram_choose_req_grant<1>_mmx_out ),
    .I4(\basesoc_sdram_choose_cmd_grant<1>_mmx_out ),
    .O(array_muxed7[4])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  mux10711 (
    .I0(multiplexer_state_FSM_FFd2),
    .I1(multiplexer_state_FSM_FFd1),
    .I2(multiplexer_state_FSM_FFd3_2742),
    .I3(\basesoc_sdram_choose_req_grant<1>_mmx_out1 ),
    .I4(\basesoc_sdram_choose_cmd_grant<1>_mmx_out1 ),
    .O(array_muxed7[5])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  mux10811 (
    .I0(multiplexer_state_FSM_FFd2),
    .I1(multiplexer_state_FSM_FFd1),
    .I2(multiplexer_state_FSM_FFd3_2742),
    .I3(\basesoc_sdram_choose_req_grant<1>_mmx_out2 ),
    .I4(\basesoc_sdram_choose_cmd_grant<1>_mmx_out3 ),
    .O(array_muxed7[6])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  mux10911 (
    .I0(multiplexer_state_FSM_FFd2),
    .I1(multiplexer_state_FSM_FFd1),
    .I2(multiplexer_state_FSM_FFd3_2742),
    .I3(\basesoc_sdram_choose_req_grant<1>_mmx_out3 ),
    .I4(\basesoc_sdram_choose_cmd_grant<1>_mmx_out4 ),
    .O(array_muxed7[7])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  mux2621 (
    .I0(multiplexer_state_FSM_FFd2),
    .I1(multiplexer_state_FSM_FFd1),
    .I2(multiplexer_state_FSM_FFd3_2742),
    .I3(\basesoc_sdram_choose_req_grant<1>_mmx_out7 ),
    .I4(\basesoc_sdram_choose_cmd_grant<1>_mmx_out2 ),
    .O(array_muxed7[0])
  );
  LUT4 #(
    .INIT ( 16'h6266 ))
  \Mmux_basesoc_sdram_generator_counter[3]_GND_1_o_mux_1175_OUT21  (
    .I0(basesoc_sdram_generator_counter[0]),
    .I1(basesoc_sdram_generator_counter[1]),
    .I2(basesoc_sdram_generator_counter[2]),
    .I3(basesoc_sdram_generator_counter[3]),
    .O(\basesoc_sdram_generator_counter[3]_GND_1_o_mux_1175_OUT<1> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux5611 (
    .I0(basesoc_timer0_en_storage_full_1578),
    .I1(basesoc_timer0_reload_storage_full[0]),
    .I2(basesoc_timer0_zero_trigger_INV_217_o),
    .I3(\basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT<0>_FRB_1991 ),
    .I4(basesoc_timer0_load_storage_full[0]),
    .O(\basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1116_OUT<0> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux5711 (
    .I0(basesoc_timer0_en_storage_full_1578),
    .I1(basesoc_timer0_reload_storage_full_10_1827),
    .I2(basesoc_timer0_zero_trigger_INV_217_o),
    .I3(\basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT<10>_FRB_1981 ),
    .I4(basesoc_timer0_load_storage_full_10_1795),
    .O(\basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1116_OUT<10> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux5811 (
    .I0(basesoc_timer0_en_storage_full_1578),
    .I1(basesoc_timer0_reload_storage_full_11_1826),
    .I2(basesoc_timer0_zero_trigger_INV_217_o),
    .I3(\basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT<11>_FRB_1980 ),
    .I4(basesoc_timer0_load_storage_full_11_1794),
    .O(\basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1116_OUT<11> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux5911 (
    .I0(basesoc_timer0_en_storage_full_1578),
    .I1(basesoc_timer0_reload_storage_full_12_1825),
    .I2(basesoc_timer0_zero_trigger_INV_217_o),
    .I3(\basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT<12>_FRB_1979 ),
    .I4(basesoc_timer0_load_storage_full_12_1793),
    .O(\basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1116_OUT<12> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux6011 (
    .I0(basesoc_timer0_en_storage_full_1578),
    .I1(basesoc_timer0_reload_storage_full_13_1824),
    .I2(basesoc_timer0_zero_trigger_INV_217_o),
    .I3(\basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT<13>_FRB_1978 ),
    .I4(basesoc_timer0_load_storage_full_13_1792),
    .O(\basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1116_OUT<13> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux6311 (
    .I0(basesoc_timer0_en_storage_full_1578),
    .I1(basesoc_timer0_reload_storage_full_16_1821),
    .I2(basesoc_timer0_zero_trigger_INV_217_o),
    .I3(\basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT<16>_FRB_1975 ),
    .I4(basesoc_timer0_load_storage_full_16_1789),
    .O(\basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1116_OUT<16> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux6111 (
    .I0(basesoc_timer0_en_storage_full_1578),
    .I1(basesoc_timer0_reload_storage_full_14_1823),
    .I2(basesoc_timer0_zero_trigger_INV_217_o),
    .I3(\basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT<14>_FRB_1977 ),
    .I4(basesoc_timer0_load_storage_full_14_1791),
    .O(\basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1116_OUT<14> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux6211 (
    .I0(basesoc_timer0_en_storage_full_1578),
    .I1(basesoc_timer0_reload_storage_full_15_1822),
    .I2(basesoc_timer0_zero_trigger_INV_217_o),
    .I3(\basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT<15>_FRB_1976 ),
    .I4(basesoc_timer0_load_storage_full_15_1790),
    .O(\basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1116_OUT<15> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux6611 (
    .I0(basesoc_timer0_en_storage_full_1578),
    .I1(basesoc_timer0_reload_storage_full_19_1818),
    .I2(basesoc_timer0_zero_trigger_INV_217_o),
    .I3(\basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT<19>_FRB_1972 ),
    .I4(basesoc_timer0_load_storage_full_19_1786),
    .O(\basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1116_OUT<19> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux6411 (
    .I0(basesoc_timer0_en_storage_full_1578),
    .I1(basesoc_timer0_reload_storage_full_17_1820),
    .I2(basesoc_timer0_zero_trigger_INV_217_o),
    .I3(\basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT<17>_FRB_1974 ),
    .I4(basesoc_timer0_load_storage_full_17_1788),
    .O(\basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1116_OUT<17> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux6511 (
    .I0(basesoc_timer0_en_storage_full_1578),
    .I1(basesoc_timer0_reload_storage_full_18_1819),
    .I2(basesoc_timer0_zero_trigger_INV_217_o),
    .I3(\basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT<18>_FRB_1973 ),
    .I4(basesoc_timer0_load_storage_full_18_1787),
    .O(\basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1116_OUT<18> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux6911 (
    .I0(basesoc_timer0_en_storage_full_1578),
    .I1(basesoc_timer0_reload_storage_full_21_1816),
    .I2(basesoc_timer0_zero_trigger_INV_217_o),
    .I3(\basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT<21>_FRB_1970 ),
    .I4(basesoc_timer0_load_storage_full_21_1784),
    .O(\basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1116_OUT<21> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux6711 (
    .I0(basesoc_timer0_en_storage_full_1578),
    .I1(basesoc_timer0_reload_storage_full[1]),
    .I2(basesoc_timer0_zero_trigger_INV_217_o),
    .I3(\basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT<1>_FRB_1990 ),
    .I4(basesoc_timer0_load_storage_full[1]),
    .O(\basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1116_OUT<1> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux6811 (
    .I0(basesoc_timer0_en_storage_full_1578),
    .I1(basesoc_timer0_reload_storage_full_20_1817),
    .I2(basesoc_timer0_zero_trigger_INV_217_o),
    .I3(\basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT<20>_FRB_1971 ),
    .I4(basesoc_timer0_load_storage_full_20_1785),
    .O(\basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1116_OUT<20> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux7011 (
    .I0(basesoc_timer0_en_storage_full_1578),
    .I1(basesoc_timer0_reload_storage_full_22_1815),
    .I2(basesoc_timer0_zero_trigger_INV_217_o),
    .I3(\basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT<22>_FRB_1969 ),
    .I4(basesoc_timer0_load_storage_full_22_1783),
    .O(\basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1116_OUT<22> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux7111 (
    .I0(basesoc_timer0_en_storage_full_1578),
    .I1(basesoc_timer0_reload_storage_full_23_1814),
    .I2(basesoc_timer0_zero_trigger_INV_217_o),
    .I3(\basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT<23>_FRB_1968 ),
    .I4(basesoc_timer0_load_storage_full_23_1782),
    .O(\basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1116_OUT<23> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux7211 (
    .I0(basesoc_timer0_en_storage_full_1578),
    .I1(basesoc_timer0_reload_storage_full_24_1813),
    .I2(basesoc_timer0_zero_trigger_INV_217_o),
    .I3(\basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT<24>_FRB_1967 ),
    .I4(basesoc_timer0_load_storage_full_24_1781),
    .O(\basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1116_OUT<24> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux7311 (
    .I0(basesoc_timer0_en_storage_full_1578),
    .I1(basesoc_timer0_reload_storage_full_25_1812),
    .I2(basesoc_timer0_zero_trigger_INV_217_o),
    .I3(\basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT<25>_FRB_1966 ),
    .I4(basesoc_timer0_load_storage_full_25_1780),
    .O(\basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1116_OUT<25> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux7611 (
    .I0(basesoc_timer0_en_storage_full_1578),
    .I1(basesoc_timer0_reload_storage_full_28_1809),
    .I2(basesoc_timer0_zero_trigger_INV_217_o),
    .I3(\basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT<28>_FRB_1963 ),
    .I4(basesoc_timer0_load_storage_full_28_1777),
    .O(\basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1116_OUT<28> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux7411 (
    .I0(basesoc_timer0_en_storage_full_1578),
    .I1(basesoc_timer0_reload_storage_full_26_1811),
    .I2(basesoc_timer0_zero_trigger_INV_217_o),
    .I3(\basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT<26>_FRB_1965 ),
    .I4(basesoc_timer0_load_storage_full_26_1779),
    .O(\basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1116_OUT<26> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux7511 (
    .I0(basesoc_timer0_en_storage_full_1578),
    .I1(basesoc_timer0_reload_storage_full_27_1810),
    .I2(basesoc_timer0_zero_trigger_INV_217_o),
    .I3(\basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT<27>_FRB_1964 ),
    .I4(basesoc_timer0_load_storage_full_27_1778),
    .O(\basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1116_OUT<27> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux7911 (
    .I0(basesoc_timer0_en_storage_full_1578),
    .I1(basesoc_timer0_reload_storage_full_30_1807),
    .I2(basesoc_timer0_zero_trigger_INV_217_o),
    .I3(\basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT<30>_FRB_1961 ),
    .I4(basesoc_timer0_load_storage_full_30_1775),
    .O(\basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1116_OUT<30> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux7711 (
    .I0(basesoc_timer0_en_storage_full_1578),
    .I1(basesoc_timer0_reload_storage_full_29_1808),
    .I2(basesoc_timer0_zero_trigger_INV_217_o),
    .I3(\basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT<29>_FRB_1962 ),
    .I4(basesoc_timer0_load_storage_full_29_1776),
    .O(\basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1116_OUT<29> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux7811 (
    .I0(basesoc_timer0_en_storage_full_1578),
    .I1(basesoc_timer0_reload_storage_full[2]),
    .I2(basesoc_timer0_zero_trigger_INV_217_o),
    .I3(\basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT<2>_FRB_1989 ),
    .I4(basesoc_timer0_load_storage_full[2]),
    .O(\basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1116_OUT<2> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux8211 (
    .I0(basesoc_timer0_en_storage_full_1578),
    .I1(basesoc_timer0_reload_storage_full[4]),
    .I2(basesoc_timer0_zero_trigger_INV_217_o),
    .I3(\basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT<4>_FRB_1987 ),
    .I4(basesoc_timer0_load_storage_full[4]),
    .O(\basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1116_OUT<4> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux8011 (
    .I0(basesoc_timer0_en_storage_full_1578),
    .I1(basesoc_timer0_reload_storage_full_31_1806),
    .I2(basesoc_timer0_zero_trigger_INV_217_o),
    .I3(\basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT<31>_FRB_1960 ),
    .I4(basesoc_timer0_load_storage_full_31_1774),
    .O(\basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1116_OUT<31> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux8111 (
    .I0(basesoc_timer0_en_storage_full_1578),
    .I1(basesoc_timer0_reload_storage_full[3]),
    .I2(basesoc_timer0_zero_trigger_INV_217_o),
    .I3(\basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT<3>_FRB_1988 ),
    .I4(basesoc_timer0_load_storage_full[3]),
    .O(\basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1116_OUT<3> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux8311 (
    .I0(basesoc_timer0_en_storage_full_1578),
    .I1(basesoc_timer0_reload_storage_full[5]),
    .I2(basesoc_timer0_zero_trigger_INV_217_o),
    .I3(\basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT<5>_FRB_1986 ),
    .I4(basesoc_timer0_load_storage_full[5]),
    .O(\basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1116_OUT<5> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux8411 (
    .I0(basesoc_timer0_en_storage_full_1578),
    .I1(basesoc_timer0_reload_storage_full[6]),
    .I2(basesoc_timer0_zero_trigger_INV_217_o),
    .I3(\basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT<6>_FRB_1985 ),
    .I4(basesoc_timer0_load_storage_full[6]),
    .O(\basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1116_OUT<6> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux8511 (
    .I0(basesoc_timer0_en_storage_full_1578),
    .I1(basesoc_timer0_reload_storage_full[7]),
    .I2(basesoc_timer0_zero_trigger_INV_217_o),
    .I3(\basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT<7>_FRB_1984 ),
    .I4(basesoc_timer0_load_storage_full[7]),
    .O(\basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1116_OUT<7> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux8611 (
    .I0(basesoc_timer0_en_storage_full_1578),
    .I1(basesoc_timer0_reload_storage_full_8_1829),
    .I2(basesoc_timer0_zero_trigger_INV_217_o),
    .I3(\basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT<8>_FRB_1983 ),
    .I4(basesoc_timer0_load_storage_full_8_1797),
    .O(\basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1116_OUT<8> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux8711 (
    .I0(basesoc_timer0_en_storage_full_1578),
    .I1(basesoc_timer0_reload_storage_full_9_1828),
    .I2(basesoc_timer0_zero_trigger_INV_217_o),
    .I3(\basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT<9>_FRB_1982 ),
    .I4(basesoc_timer0_load_storage_full_9_1796),
    .O(\basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1116_OUT<9> )
  );
  LUT4 #(
    .INIT ( 16'hAA08 ))
  basesoc_tag_port_we1 (
    .I0(cache_state_FSM_FFd3_3701),
    .I1(\basesoc_tag_do_tag[20]_GND_1_o_equal_403_o ),
    .I2(n0011),
    .I3(cache_state_FSM_FFd2_3702),
    .O(basesoc_tag_port_we)
  );
  LUT3 #(
    .INIT ( 8'h2A ))
  \basesoc_sdram_master_p0_wrdata_mask<0>1  (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(litedramwishbone2native_state_FSM_FFd1_2081),
    .I2(new_master_wdata_ready),
    .O(basesoc_sdram_master_p0_wrdata_mask[0])
  );
  LUT3 #(
    .INIT ( 8'h6A ))
  \Mcount_dna_cnt_xor<6>11  (
    .I0(dna_cnt[6]),
    .I1(Mcount_dna_cnt_cy[4]),
    .I2(dna_cnt[5]),
    .O(\Result<6>2 )
  );
  LUT3 #(
    .INIT ( 8'h6A ))
  \Mcount_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce_xor<2>11  (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .I1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .I2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .O(\Result<2>11 )
  );
  LUT3 #(
    .INIT ( 8'h6A ))
  \Mcount_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce_xor<2>11  (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .I1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .O(\Result<2>12 )
  );
  LUT3 #(
    .INIT ( 8'h6A ))
  \Mcount_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce_xor<2>11  (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .I1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .I2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .O(\Result<2>17 )
  );
  LUT3 #(
    .INIT ( 8'h6A ))
  \Mcount_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce_xor<2>11  (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .I1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .I2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .O(\Result<2>20 )
  );
  LUT3 #(
    .INIT ( 8'h51 ))
  basesoc_uart_tx_fifo_syncfifo_re1 (
    .I0(n0065),
    .I1(basesoc_uart_tx_fifo_readable_1623),
    .I2(basesoc_uart_phy_sink_ready_623),
    .O(basesoc_uart_tx_fifo_do_read)
  );
  LUT3 #(
    .INIT ( 8'h6A ))
  \Mmux_basesoc_sdram_generator_counter[3]_GND_1_o_mux_1175_OUT31  (
    .I0(basesoc_sdram_generator_counter[2]),
    .I1(basesoc_sdram_generator_counter[0]),
    .I2(basesoc_sdram_generator_counter[1]),
    .O(\basesoc_sdram_generator_counter[3]_GND_1_o_mux_1175_OUT<2> )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \basesoc_sdram_choose_cmd_grant<1>13  (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd2),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd1),
    .I2(basesoc_sdram_bankmachine1_row_open_mmx_out),
    .I3(basesoc_sdram_bankmachine3_row_open_mmx_out),
    .I4(basesoc_sdram_bankmachine2_row_open_mmx_out),
    .I5(basesoc_sdram_bankmachine0_row_open_mmx_out),
    .O(\basesoc_sdram_choose_cmd_grant<1>_mmx_out )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \basesoc_sdram_choose_cmd_grant<1>14  (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd2),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd1),
    .I2(basesoc_sdram_bankmachine1_row_open_mmx_out1),
    .I3(basesoc_sdram_bankmachine3_row_open_mmx_out1),
    .I4(basesoc_sdram_bankmachine2_row_open_mmx_out1),
    .I5(basesoc_sdram_bankmachine0_row_open_mmx_out1),
    .O(\basesoc_sdram_choose_cmd_grant<1>_mmx_out1 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \basesoc_sdram_choose_cmd_grant<1>101  (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd2),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd1),
    .I2(basesoc_sdram_bankmachine1_row_open_mmx_out7),
    .I3(basesoc_sdram_bankmachine3_row_open_mmx_out7),
    .I4(basesoc_sdram_bankmachine2_row_open_mmx_out7),
    .I5(basesoc_sdram_bankmachine0_row_open_mmx_out7),
    .O(\basesoc_sdram_choose_cmd_grant<1>_mmx_out7 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \basesoc_sdram_choose_cmd_grant<1>111  (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd2),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd1),
    .I2(basesoc_sdram_bankmachine1_row_open_mmx_out8),
    .I3(basesoc_sdram_bankmachine3_row_open_mmx_out8),
    .I4(basesoc_sdram_bankmachine2_row_open_mmx_out8),
    .I5(basesoc_sdram_bankmachine0_row_open_mmx_out8),
    .O(\basesoc_sdram_choose_cmd_grant<1>_mmx_out8 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \basesoc_sdram_choose_cmd_grant<1>121  (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd2),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd1),
    .I2(basesoc_sdram_bankmachine1_row_open_mmx_out9),
    .I3(basesoc_sdram_bankmachine3_row_open_mmx_out9),
    .I4(basesoc_sdram_bankmachine2_row_open_mmx_out9),
    .I5(basesoc_sdram_bankmachine0_row_open_mmx_out9),
    .O(\basesoc_sdram_choose_cmd_grant<1>_mmx_out9 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \basesoc_sdram_choose_cmd_grant<1>21  (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd2),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd1),
    .I2(basesoc_sdram_bankmachine1_row_open_mmx_out10),
    .I3(basesoc_sdram_bankmachine3_row_open_mmx_out10),
    .I4(basesoc_sdram_bankmachine2_row_open_mmx_out10),
    .I5(basesoc_sdram_bankmachine0_row_open_mmx_out10),
    .O(\basesoc_sdram_choose_cmd_grant<1>_mmx_out10 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \basesoc_sdram_choose_cmd_grant<1>31  (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd2),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd1),
    .I2(basesoc_sdram_bankmachine1_row_open_mmx_out11),
    .I3(basesoc_sdram_bankmachine3_row_open_mmx_out11),
    .I4(basesoc_sdram_bankmachine2_row_open_mmx_out11),
    .I5(basesoc_sdram_bankmachine0_row_open_mmx_out11),
    .O(\basesoc_sdram_choose_cmd_grant<1>_mmx_out11 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \basesoc_sdram_choose_cmd_grant<1>41  (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd2),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd1),
    .I2(basesoc_sdram_bankmachine1_row_open_mmx_out12),
    .I3(basesoc_sdram_bankmachine3_row_open_mmx_out12),
    .I4(basesoc_sdram_bankmachine2_row_open_mmx_out12),
    .I5(basesoc_sdram_bankmachine0_row_open_mmx_out12),
    .O(\basesoc_sdram_choose_cmd_grant<1>_mmx_out12 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \basesoc_sdram_choose_cmd_grant<1>51  (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd2),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd1),
    .I2(basesoc_sdram_bankmachine1_row_open_mmx_out4),
    .I3(basesoc_sdram_bankmachine3_row_open_mmx_out6),
    .I4(basesoc_sdram_bankmachine2_row_open_mmx_out5),
    .I5(basesoc_sdram_bankmachine0_row_open_mmx_out3),
    .O(\basesoc_sdram_choose_cmd_grant<1>_mmx_out2 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \basesoc_sdram_choose_cmd_grant<1>61  (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd2),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd1),
    .I2(basesoc_sdram_bankmachine1_row_open_mmx_out2),
    .I3(basesoc_sdram_bankmachine3_row_open_mmx_out2),
    .I4(basesoc_sdram_bankmachine2_row_open_mmx_out2),
    .I5(basesoc_sdram_bankmachine0_row_open_mmx_out2),
    .O(\basesoc_sdram_choose_cmd_grant<1>_mmx_out3 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \basesoc_sdram_choose_cmd_grant<1>71  (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd2),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd1),
    .I2(basesoc_sdram_bankmachine1_row_open_mmx_out3),
    .I3(basesoc_sdram_bankmachine3_row_open_mmx_out3),
    .I4(basesoc_sdram_bankmachine2_row_open_mmx_out3),
    .I5(basesoc_sdram_bankmachine0_row_open_mmx_out4),
    .O(\basesoc_sdram_choose_cmd_grant<1>_mmx_out4 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \basesoc_sdram_choose_cmd_grant<1>81  (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd2),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd1),
    .I2(basesoc_sdram_bankmachine1_row_open_mmx_out5),
    .I3(basesoc_sdram_bankmachine3_row_open_mmx_out4),
    .I4(basesoc_sdram_bankmachine2_row_open_mmx_out4),
    .I5(basesoc_sdram_bankmachine0_row_open_mmx_out5),
    .O(\basesoc_sdram_choose_cmd_grant<1>_mmx_out5 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \basesoc_sdram_choose_cmd_grant<1>91  (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd2),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd1),
    .I2(basesoc_sdram_bankmachine1_row_open_mmx_out6),
    .I3(basesoc_sdram_bankmachine3_row_open_mmx_out5),
    .I4(basesoc_sdram_bankmachine2_row_open_mmx_out6),
    .I5(basesoc_sdram_bankmachine0_row_open_mmx_out6),
    .O(\basesoc_sdram_choose_cmd_grant<1>_mmx_out6 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \basesoc_sdram_choose_req_grant<1>13  (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd2_961),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd1_960),
    .I2(basesoc_sdram_bankmachine1_row_open_mmx_out),
    .I3(basesoc_sdram_bankmachine3_row_open_mmx_out),
    .I4(basesoc_sdram_bankmachine2_row_open_mmx_out),
    .I5(basesoc_sdram_bankmachine0_row_open_mmx_out),
    .O(\basesoc_sdram_choose_req_grant<1>_mmx_out )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \basesoc_sdram_choose_req_grant<1>14  (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd2_961),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd1_960),
    .I2(basesoc_sdram_bankmachine1_row_open_mmx_out1),
    .I3(basesoc_sdram_bankmachine3_row_open_mmx_out1),
    .I4(basesoc_sdram_bankmachine2_row_open_mmx_out1),
    .I5(basesoc_sdram_bankmachine0_row_open_mmx_out1),
    .O(\basesoc_sdram_choose_req_grant<1>_mmx_out1 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \basesoc_sdram_choose_req_grant<1>101  (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd2_961),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd1_960),
    .I2(basesoc_sdram_bankmachine1_row_open_mmx_out4),
    .I3(basesoc_sdram_bankmachine3_row_open_mmx_out6),
    .I4(basesoc_sdram_bankmachine2_row_open_mmx_out5),
    .I5(basesoc_sdram_bankmachine0_row_open_mmx_out3),
    .O(\basesoc_sdram_choose_req_grant<1>_mmx_out7 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \basesoc_sdram_choose_req_grant<1>111  (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd2_961),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd1_960),
    .I2(basesoc_sdram_bankmachine1_row_open_mmx_out8),
    .I3(basesoc_sdram_bankmachine3_row_open_mmx_out8),
    .I4(basesoc_sdram_bankmachine2_row_open_mmx_out8),
    .I5(basesoc_sdram_bankmachine0_row_open_mmx_out8),
    .O(\basesoc_sdram_choose_req_grant<1>_mmx_out8 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \basesoc_sdram_choose_req_grant<1>121  (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd2_961),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd1_960),
    .I2(basesoc_sdram_bankmachine1_row_open_mmx_out9),
    .I3(basesoc_sdram_bankmachine3_row_open_mmx_out9),
    .I4(basesoc_sdram_bankmachine2_row_open_mmx_out9),
    .I5(basesoc_sdram_bankmachine0_row_open_mmx_out9),
    .O(\basesoc_sdram_choose_req_grant<1>_mmx_out9 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \basesoc_sdram_choose_req_grant<1>21  (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd2_961),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd1_960),
    .I2(basesoc_sdram_bankmachine1_row_open_mmx_out10),
    .I3(basesoc_sdram_bankmachine3_row_open_mmx_out10),
    .I4(basesoc_sdram_bankmachine2_row_open_mmx_out10),
    .I5(basesoc_sdram_bankmachine0_row_open_mmx_out10),
    .O(\basesoc_sdram_choose_req_grant<1>_mmx_out10 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \basesoc_sdram_choose_req_grant<1>31  (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd2_961),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd1_960),
    .I2(basesoc_sdram_bankmachine1_row_open_mmx_out11),
    .I3(basesoc_sdram_bankmachine3_row_open_mmx_out11),
    .I4(basesoc_sdram_bankmachine2_row_open_mmx_out11),
    .I5(basesoc_sdram_bankmachine0_row_open_mmx_out11),
    .O(\basesoc_sdram_choose_req_grant<1>_mmx_out11 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \basesoc_sdram_choose_req_grant<1>41  (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd2_961),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd1_960),
    .I2(basesoc_sdram_bankmachine1_row_open_mmx_out12),
    .I3(basesoc_sdram_bankmachine3_row_open_mmx_out12),
    .I4(basesoc_sdram_bankmachine2_row_open_mmx_out12),
    .I5(basesoc_sdram_bankmachine0_row_open_mmx_out12),
    .O(\basesoc_sdram_choose_req_grant<1>_mmx_out12 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \basesoc_sdram_choose_req_grant<1>51  (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd2_961),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd1_960),
    .I2(basesoc_sdram_bankmachine1_row_open_mmx_out2),
    .I3(basesoc_sdram_bankmachine3_row_open_mmx_out2),
    .I4(basesoc_sdram_bankmachine2_row_open_mmx_out2),
    .I5(basesoc_sdram_bankmachine0_row_open_mmx_out2),
    .O(\basesoc_sdram_choose_req_grant<1>_mmx_out2 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \basesoc_sdram_choose_req_grant<1>61  (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd2_961),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd1_960),
    .I2(basesoc_sdram_bankmachine1_row_open_mmx_out3),
    .I3(basesoc_sdram_bankmachine3_row_open_mmx_out3),
    .I4(basesoc_sdram_bankmachine2_row_open_mmx_out3),
    .I5(basesoc_sdram_bankmachine0_row_open_mmx_out4),
    .O(\basesoc_sdram_choose_req_grant<1>_mmx_out3 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \basesoc_sdram_choose_req_grant<1>71  (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd2_961),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd1_960),
    .I2(basesoc_sdram_bankmachine1_row_open_mmx_out5),
    .I3(basesoc_sdram_bankmachine3_row_open_mmx_out4),
    .I4(basesoc_sdram_bankmachine2_row_open_mmx_out4),
    .I5(basesoc_sdram_bankmachine0_row_open_mmx_out5),
    .O(\basesoc_sdram_choose_req_grant<1>_mmx_out4 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \basesoc_sdram_choose_req_grant<1>81  (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd2_961),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd1_960),
    .I2(basesoc_sdram_bankmachine1_row_open_mmx_out6),
    .I3(basesoc_sdram_bankmachine3_row_open_mmx_out5),
    .I4(basesoc_sdram_bankmachine2_row_open_mmx_out6),
    .I5(basesoc_sdram_bankmachine0_row_open_mmx_out6),
    .O(\basesoc_sdram_choose_req_grant<1>_mmx_out5 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \basesoc_sdram_choose_req_grant<1>91  (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd2_961),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd1_960),
    .I2(basesoc_sdram_bankmachine1_row_open_mmx_out7),
    .I3(basesoc_sdram_bankmachine3_row_open_mmx_out7),
    .I4(basesoc_sdram_bankmachine2_row_open_mmx_out7),
    .I5(basesoc_sdram_bankmachine0_row_open_mmx_out7),
    .O(\basesoc_sdram_choose_req_grant<1>_mmx_out6 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  Mmux_rhs_array_muxed1011 (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd2_961),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd1_960),
    .I2(basesoc_sdram_bankmachine1_cmd_payload_is_write),
    .I3(basesoc_sdram_bankmachine3_cmd_payload_is_write),
    .I4(basesoc_sdram_bankmachine2_cmd_payload_is_write),
    .I5(basesoc_sdram_bankmachine0_cmd_payload_is_write),
    .O(rhs_array_muxed10)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  Mmux_rhs_array_muxed911 (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd2_961),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd1_960),
    .I2(basesoc_sdram_bankmachine1_cmd_payload_is_read),
    .I3(basesoc_sdram_bankmachine3_cmd_payload_is_read),
    .I4(basesoc_sdram_bankmachine2_cmd_payload_is_read),
    .I5(basesoc_sdram_bankmachine0_cmd_payload_is_read),
    .O(rhs_array_muxed9)
  );
  LUT5 #(
    .INIT ( 32'hD2D0DAD8 ))
  \multiplexer_state_FSM_FFd3-In1  (
    .I0(multiplexer_state_FSM_FFd3_2742),
    .I1(multiplexer_state_FSM_FFd2),
    .I2(multiplexer_state_FSM_FFd1),
    .I3(\multiplexer_state_FSM_FFd1-In1_2740 ),
    .I4(basesoc_sdram_twtrcon_ready_1649),
    .O(\multiplexer_state_FSM_FFd3-In )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  mux120111 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(new_master_wdata_ready),
    .I2(litedramwishbone2native_state_FSM_FFd1_2081),
    .O(mux12011_4509)
  );
  LUT3 #(
    .INIT ( 8'h01 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1325_OUT1211  (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[0] ),
    .I2(\basesoc_interface_adr[2] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1325_OUT121 )
  );
  LUT4 #(
    .INIT ( 16'h0020 ))
  basesoc_interface0_wb_sdram_cyc_basesoc_interface0_wb_sdram_ack_AND_213_o11 (
    .I0(\basesoc_tag_do_tag[20]_GND_1_o_equal_403_o ),
    .I1(n0011),
    .I2(cache_state_FSM_FFd3_3701),
    .I3(cache_state_FSM_FFd2_3702),
    .O(basesoc_interface0_wb_sdram_cyc_basesoc_interface0_wb_sdram_ack_AND_213_o1)
  );
  LUT6 #(
    .INIT ( 64'hFFFDFFFFFE03FFFF ))
  \basesoc_sdram_choose_req_grant_FSM_FFd2-In31  (
    .I0(multiplexer_state_FSM_FFd3_2742),
    .I1(multiplexer_state_FSM_FFd1),
    .I2(multiplexer_state_FSM_FFd2),
    .I3(basesoc_sdram_bankmachine2_cmd_payload_is_read),
    .I4(basesoc_sdram_bankmachine2_cmd_valid),
    .I5(basesoc_sdram_bankmachine2_cmd_payload_is_write),
    .O(\basesoc_sdram_choose_req_grant_FSM_FFd2-In3 )
  );
  LUT6 #(
    .INIT ( 64'hFFFDFFFFFE03FFFF ))
  \basesoc_sdram_choose_req_grant_FSM_FFd1-In311  (
    .I0(multiplexer_state_FSM_FFd3_2742),
    .I1(multiplexer_state_FSM_FFd1),
    .I2(multiplexer_state_FSM_FFd2),
    .I3(basesoc_sdram_bankmachine1_cmd_payload_is_read),
    .I4(basesoc_sdram_bankmachine1_cmd_valid),
    .I5(basesoc_sdram_bankmachine1_cmd_payload_is_write),
    .O(\basesoc_sdram_choose_req_grant_FSM_FFd1-In31 )
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  Mmux_array_muxed1321 (
    .I0(multiplexer_state_FSM_FFd2),
    .I1(multiplexer_state_FSM_FFd1),
    .I2(multiplexer_state_FSM_FFd3_2742),
    .I3(basesoc_sdram_choose_cmd_grant_FSM_FFd1),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd1_960),
    .O(array_muxed13[1])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  mux131211 (
    .I0(multiplexer_state_FSM_FFd2),
    .I1(multiplexer_state_FSM_FFd1),
    .I2(multiplexer_state_FSM_FFd3_2742),
    .I3(\basesoc_sdram_choose_cmd_grant<1>_mmx_out8 ),
    .I4(\basesoc_sdram_choose_req_grant<1>_mmx_out8 ),
    .O(array_muxed14[11])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  mux1311111 (
    .I0(multiplexer_state_FSM_FFd2),
    .I1(multiplexer_state_FSM_FFd1),
    .I2(multiplexer_state_FSM_FFd3_2742),
    .I3(\basesoc_sdram_choose_cmd_grant<1>_mmx_out5 ),
    .I4(\basesoc_sdram_choose_req_grant<1>_mmx_out4 ),
    .O(array_muxed14[8])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  mux131121 (
    .I0(multiplexer_state_FSM_FFd2),
    .I1(multiplexer_state_FSM_FFd1),
    .I2(multiplexer_state_FSM_FFd3_2742),
    .I3(\basesoc_sdram_choose_cmd_grant<1>_mmx_out6 ),
    .I4(\basesoc_sdram_choose_req_grant<1>_mmx_out5 ),
    .O(array_muxed14[9])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  mux13131 (
    .I0(multiplexer_state_FSM_FFd2),
    .I1(multiplexer_state_FSM_FFd1),
    .I2(multiplexer_state_FSM_FFd3_2742),
    .I3(\basesoc_sdram_choose_cmd_grant<1>_mmx_out9 ),
    .I4(\basesoc_sdram_choose_req_grant<1>_mmx_out9 ),
    .O(array_muxed14[12])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  mux13141 (
    .I0(multiplexer_state_FSM_FFd2),
    .I1(multiplexer_state_FSM_FFd1),
    .I2(multiplexer_state_FSM_FFd3_2742),
    .I3(\basesoc_sdram_choose_cmd_grant<1>_mmx_out10 ),
    .I4(\basesoc_sdram_choose_req_grant<1>_mmx_out10 ),
    .O(array_muxed14[1])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  mux13151 (
    .I0(multiplexer_state_FSM_FFd2),
    .I1(multiplexer_state_FSM_FFd1),
    .I2(multiplexer_state_FSM_FFd3_2742),
    .I3(\basesoc_sdram_choose_cmd_grant<1>_mmx_out11 ),
    .I4(\basesoc_sdram_choose_req_grant<1>_mmx_out11 ),
    .O(array_muxed14[2])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  mux13161 (
    .I0(multiplexer_state_FSM_FFd2),
    .I1(multiplexer_state_FSM_FFd1),
    .I2(multiplexer_state_FSM_FFd3_2742),
    .I3(\basesoc_sdram_choose_cmd_grant<1>_mmx_out12 ),
    .I4(\basesoc_sdram_choose_req_grant<1>_mmx_out12 ),
    .O(array_muxed14[3])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  mux13171 (
    .I0(multiplexer_state_FSM_FFd2),
    .I1(multiplexer_state_FSM_FFd1),
    .I2(multiplexer_state_FSM_FFd3_2742),
    .I3(\basesoc_sdram_choose_cmd_grant<1>_mmx_out ),
    .I4(\basesoc_sdram_choose_req_grant<1>_mmx_out ),
    .O(array_muxed14[4])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  mux13181 (
    .I0(multiplexer_state_FSM_FFd2),
    .I1(multiplexer_state_FSM_FFd1),
    .I2(multiplexer_state_FSM_FFd3_2742),
    .I3(\basesoc_sdram_choose_cmd_grant<1>_mmx_out1 ),
    .I4(\basesoc_sdram_choose_req_grant<1>_mmx_out1 ),
    .O(array_muxed14[5])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  mux13191 (
    .I0(multiplexer_state_FSM_FFd2),
    .I1(multiplexer_state_FSM_FFd1),
    .I2(multiplexer_state_FSM_FFd3_2742),
    .I3(\basesoc_sdram_choose_cmd_grant<1>_mmx_out3 ),
    .I4(\basesoc_sdram_choose_req_grant<1>_mmx_out2 ),
    .O(array_muxed14[6])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  mux131101 (
    .I0(multiplexer_state_FSM_FFd2),
    .I1(multiplexer_state_FSM_FFd1),
    .I2(multiplexer_state_FSM_FFd3_2742),
    .I3(\basesoc_sdram_choose_cmd_grant<1>_mmx_out4 ),
    .I4(\basesoc_sdram_choose_req_grant<1>_mmx_out3 ),
    .O(array_muxed14[7])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  mux131111 (
    .I0(multiplexer_state_FSM_FFd2),
    .I1(multiplexer_state_FSM_FFd1),
    .I2(multiplexer_state_FSM_FFd3_2742),
    .I3(\basesoc_sdram_choose_cmd_grant<1>_mmx_out7 ),
    .I4(\basesoc_sdram_choose_req_grant<1>_mmx_out6 ),
    .O(array_muxed14[10])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  mux13121 (
    .I0(multiplexer_state_FSM_FFd2),
    .I1(multiplexer_state_FSM_FFd1),
    .I2(multiplexer_state_FSM_FFd3_2742),
    .I3(\basesoc_sdram_choose_cmd_grant<1>_mmx_out2 ),
    .I4(\basesoc_sdram_choose_req_grant<1>_mmx_out7 ),
    .O(array_muxed14[0])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  Mmux_array_muxed1311 (
    .I0(multiplexer_state_FSM_FFd2),
    .I1(multiplexer_state_FSM_FFd1),
    .I2(multiplexer_state_FSM_FFd3_2742),
    .I3(basesoc_sdram_choose_cmd_grant_FSM_FFd2),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd2_961),
    .O(array_muxed13[0])
  );
  LUT6 #(
    .INIT ( 64'h0002000001FC0000 ))
  \basesoc_sdram_choose_req_grant_FSM_FFd2-In411  (
    .I0(multiplexer_state_FSM_FFd3_2742),
    .I1(multiplexer_state_FSM_FFd1),
    .I2(multiplexer_state_FSM_FFd2),
    .I3(basesoc_sdram_bankmachine3_cmd_payload_is_read),
    .I4(basesoc_sdram_bankmachine3_cmd_valid),
    .I5(basesoc_sdram_bankmachine3_cmd_payload_is_write),
    .O(\basesoc_sdram_choose_req_grant_FSM_FFd2-In41_3867 )
  );
  LUT5 #(
    .INIT ( 32'hEEEFFEFF ))
  array_muxed15_INV_285_o1 (
    .I0(multiplexer_state_FSM_FFd2),
    .I1(multiplexer_state_FSM_FFd1),
    .I2(multiplexer_state_FSM_FFd3_2742),
    .I3(basesoc_sdram_choose_cmd_cmd_valid_basesoc_sdram_choose_cmd_cmd_payload_cas_AND_535_o),
    .I4(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_cas_AND_537_o),
    .O(array_muxed15_INV_285_o)
  );
  LUT5 #(
    .INIT ( 32'hFF2A2A2A ))
  Mmux_basesoc_data_port_dat_w1101 (
    .I0(\picorv32/mem_wdata [31]),
    .I1(basesoc_ack),
    .I2(cache_state_FSM_FFd1_965),
    .I3(ddrphy_record1_rddata[31]),
    .I4(Mmux_basesoc_data_port_dat_w1012),
    .O(basesoc_data_port_dat_w[63])
  );
  LUT5 #(
    .INIT ( 32'hFF2A2A2A ))
  Mmux_basesoc_data_port_dat_w1011 (
    .I0(\picorv32/mem_wdata [22]),
    .I1(basesoc_ack),
    .I2(cache_state_FSM_FFd1_965),
    .I3(ddrphy_record1_rddata[22]),
    .I4(Mmux_basesoc_data_port_dat_w1012),
    .O(basesoc_data_port_dat_w[54])
  );
  LUT5 #(
    .INIT ( 32'hFF2A2A2A ))
  Mmux_basesoc_data_port_dat_w1111 (
    .I0(\picorv32/mem_wdata [21]),
    .I1(basesoc_ack),
    .I2(cache_state_FSM_FFd1_965),
    .I3(ddrphy_record1_rddata[21]),
    .I4(Mmux_basesoc_data_port_dat_w1012),
    .O(basesoc_data_port_dat_w[53])
  );
  LUT5 #(
    .INIT ( 32'hFF2A2A2A ))
  Mmux_basesoc_data_port_dat_w1211 (
    .I0(\picorv32/mem_wdata [20]),
    .I1(basesoc_ack),
    .I2(cache_state_FSM_FFd1_965),
    .I3(ddrphy_record1_rddata[20]),
    .I4(Mmux_basesoc_data_port_dat_w1012),
    .O(basesoc_data_port_dat_w[52])
  );
  LUT5 #(
    .INIT ( 32'hFF2A2A2A ))
  Mmux_basesoc_data_port_dat_w1311 (
    .I0(\picorv32/mem_wdata [19]),
    .I1(basesoc_ack),
    .I2(cache_state_FSM_FFd1_965),
    .I3(ddrphy_record1_rddata[19]),
    .I4(Mmux_basesoc_data_port_dat_w1012),
    .O(basesoc_data_port_dat_w[51])
  );
  LUT5 #(
    .INIT ( 32'hFF2A2A2A ))
  Mmux_basesoc_data_port_dat_w1411 (
    .I0(\picorv32/mem_wdata [18]),
    .I1(basesoc_ack),
    .I2(cache_state_FSM_FFd1_965),
    .I3(ddrphy_record1_rddata[18]),
    .I4(Mmux_basesoc_data_port_dat_w1012),
    .O(basesoc_data_port_dat_w[50])
  );
  LUT5 #(
    .INIT ( 32'hFF2A2A2A ))
  Mmux_basesoc_data_port_dat_w1511 (
    .I0(\picorv32/mem_wdata [17]),
    .I1(basesoc_ack),
    .I2(cache_state_FSM_FFd1_965),
    .I3(ddrphy_record1_rddata[17]),
    .I4(Mmux_basesoc_data_port_dat_w1012),
    .O(basesoc_data_port_dat_w[49])
  );
  LUT5 #(
    .INIT ( 32'hFF2A2A2A ))
  Mmux_basesoc_data_port_dat_w1611 (
    .I0(\picorv32/mem_wdata [16]),
    .I1(basesoc_ack),
    .I2(cache_state_FSM_FFd1_965),
    .I3(ddrphy_record1_rddata[16]),
    .I4(Mmux_basesoc_data_port_dat_w1012),
    .O(basesoc_data_port_dat_w[48])
  );
  LUT5 #(
    .INIT ( 32'hFF2A2A2A ))
  Mmux_basesoc_data_port_dat_w1711 (
    .I0(\picorv32/mem_wdata [15]),
    .I1(basesoc_ack),
    .I2(cache_state_FSM_FFd1_965),
    .I3(ddrphy_record1_rddata[15]),
    .I4(Mmux_basesoc_data_port_dat_w1012),
    .O(basesoc_data_port_dat_w[47])
  );
  LUT5 #(
    .INIT ( 32'hFF2A2A2A ))
  Mmux_basesoc_data_port_dat_w1811 (
    .I0(\picorv32/mem_wdata [14]),
    .I1(basesoc_ack),
    .I2(cache_state_FSM_FFd1_965),
    .I3(ddrphy_record1_rddata[14]),
    .I4(Mmux_basesoc_data_port_dat_w1012),
    .O(basesoc_data_port_dat_w[46])
  );
  LUT5 #(
    .INIT ( 32'hFF2A2A2A ))
  Mmux_basesoc_data_port_dat_w1911 (
    .I0(\picorv32/mem_wdata [13]),
    .I1(basesoc_ack),
    .I2(cache_state_FSM_FFd1_965),
    .I3(ddrphy_record1_rddata[13]),
    .I4(Mmux_basesoc_data_port_dat_w1012),
    .O(basesoc_data_port_dat_w[45])
  );
  LUT5 #(
    .INIT ( 32'hFF2A2A2A ))
  Mmux_basesoc_data_port_dat_w2101 (
    .I0(\picorv32/mem_wdata [30]),
    .I1(basesoc_ack),
    .I2(cache_state_FSM_FFd1_965),
    .I3(ddrphy_record1_rddata[30]),
    .I4(Mmux_basesoc_data_port_dat_w1012),
    .O(basesoc_data_port_dat_w[62])
  );
  LUT5 #(
    .INIT ( 32'hFF2A2A2A ))
  Mmux_basesoc_data_port_dat_w2011 (
    .I0(\picorv32/mem_wdata [12]),
    .I1(basesoc_ack),
    .I2(cache_state_FSM_FFd1_965),
    .I3(ddrphy_record1_rddata[12]),
    .I4(Mmux_basesoc_data_port_dat_w1012),
    .O(basesoc_data_port_dat_w[44])
  );
  LUT5 #(
    .INIT ( 32'hFF2A2A2A ))
  Mmux_basesoc_data_port_dat_w2111 (
    .I0(\picorv32/mem_wdata [11]),
    .I1(basesoc_ack),
    .I2(cache_state_FSM_FFd1_965),
    .I3(ddrphy_record1_rddata[11]),
    .I4(Mmux_basesoc_data_port_dat_w1012),
    .O(basesoc_data_port_dat_w[43])
  );
  LUT5 #(
    .INIT ( 32'hFF2A2A2A ))
  Mmux_basesoc_data_port_dat_w2211 (
    .I0(\picorv32/mem_wdata [10]),
    .I1(basesoc_ack),
    .I2(cache_state_FSM_FFd1_965),
    .I3(ddrphy_record1_rddata[10]),
    .I4(Mmux_basesoc_data_port_dat_w1012),
    .O(basesoc_data_port_dat_w[42])
  );
  LUT5 #(
    .INIT ( 32'hFF2A2A2A ))
  Mmux_basesoc_data_port_dat_w2311 (
    .I0(\picorv32/mem_wdata [9]),
    .I1(basesoc_ack),
    .I2(cache_state_FSM_FFd1_965),
    .I3(ddrphy_record1_rddata[9]),
    .I4(Mmux_basesoc_data_port_dat_w1012),
    .O(basesoc_data_port_dat_w[41])
  );
  LUT5 #(
    .INIT ( 32'hFF2A2A2A ))
  Mmux_basesoc_data_port_dat_w2411 (
    .I0(\picorv32/mem_wdata [8]),
    .I1(basesoc_ack),
    .I2(cache_state_FSM_FFd1_965),
    .I3(ddrphy_record1_rddata[8]),
    .I4(Mmux_basesoc_data_port_dat_w1012),
    .O(basesoc_data_port_dat_w[40])
  );
  LUT5 #(
    .INIT ( 32'hFF2A2A2A ))
  Mmux_basesoc_data_port_dat_w2511 (
    .I0(\picorv32/mem_wdata [7]),
    .I1(basesoc_ack),
    .I2(cache_state_FSM_FFd1_965),
    .I3(ddrphy_record1_rddata[7]),
    .I4(Mmux_basesoc_data_port_dat_w1012),
    .O(basesoc_data_port_dat_w[39])
  );
  LUT5 #(
    .INIT ( 32'hFF2A2A2A ))
  Mmux_basesoc_data_port_dat_w2611 (
    .I0(\picorv32/mem_wdata [6]),
    .I1(basesoc_ack),
    .I2(cache_state_FSM_FFd1_965),
    .I3(ddrphy_record1_rddata[6]),
    .I4(Mmux_basesoc_data_port_dat_w1012),
    .O(basesoc_data_port_dat_w[38])
  );
  LUT5 #(
    .INIT ( 32'hFF2A2A2A ))
  Mmux_basesoc_data_port_dat_w2711 (
    .I0(\picorv32/mem_wdata [5]),
    .I1(basesoc_ack),
    .I2(cache_state_FSM_FFd1_965),
    .I3(ddrphy_record1_rddata[5]),
    .I4(Mmux_basesoc_data_port_dat_w1012),
    .O(basesoc_data_port_dat_w[37])
  );
  LUT5 #(
    .INIT ( 32'hFF2A2A2A ))
  Mmux_basesoc_data_port_dat_w2811 (
    .I0(\picorv32/mem_wdata [4]),
    .I1(basesoc_ack),
    .I2(cache_state_FSM_FFd1_965),
    .I3(ddrphy_record1_rddata[4]),
    .I4(Mmux_basesoc_data_port_dat_w1012),
    .O(basesoc_data_port_dat_w[36])
  );
  LUT5 #(
    .INIT ( 32'hFF2A2A2A ))
  Mmux_basesoc_data_port_dat_w2911 (
    .I0(\picorv32/mem_wdata [3]),
    .I1(basesoc_ack),
    .I2(cache_state_FSM_FFd1_965),
    .I3(ddrphy_record1_rddata[3]),
    .I4(Mmux_basesoc_data_port_dat_w1012),
    .O(basesoc_data_port_dat_w[35])
  );
  LUT5 #(
    .INIT ( 32'hFF2A2A2A ))
  Mmux_basesoc_data_port_dat_w3101 (
    .I0(\picorv32/mem_wdata [29]),
    .I1(basesoc_ack),
    .I2(cache_state_FSM_FFd1_965),
    .I3(ddrphy_record1_rddata[29]),
    .I4(Mmux_basesoc_data_port_dat_w1012),
    .O(basesoc_data_port_dat_w[61])
  );
  LUT5 #(
    .INIT ( 32'hFF2A2A2A ))
  Mmux_basesoc_data_port_dat_w3011 (
    .I0(\picorv32/mem_wdata [2]),
    .I1(basesoc_ack),
    .I2(cache_state_FSM_FFd1_965),
    .I3(ddrphy_record1_rddata[2]),
    .I4(Mmux_basesoc_data_port_dat_w1012),
    .O(basesoc_data_port_dat_w[34])
  );
  LUT5 #(
    .INIT ( 32'hFF2A2A2A ))
  Mmux_basesoc_data_port_dat_w3111 (
    .I0(\picorv32/mem_wdata [1]),
    .I1(basesoc_ack),
    .I2(cache_state_FSM_FFd1_965),
    .I3(ddrphy_record1_rddata[1]),
    .I4(Mmux_basesoc_data_port_dat_w1012),
    .O(basesoc_data_port_dat_w[33])
  );
  LUT5 #(
    .INIT ( 32'hFF2A2A2A ))
  Mmux_basesoc_data_port_dat_w3211 (
    .I0(\picorv32/mem_wdata [0]),
    .I1(basesoc_ack),
    .I2(cache_state_FSM_FFd1_965),
    .I3(ddrphy_record1_rddata[0]),
    .I4(Mmux_basesoc_data_port_dat_w1012),
    .O(basesoc_data_port_dat_w[32])
  );
  LUT5 #(
    .INIT ( 32'hFF2A2A2A ))
  Mmux_basesoc_data_port_dat_w3311 (
    .I0(\picorv32/mem_wdata [31]),
    .I1(basesoc_ack),
    .I2(cache_state_FSM_FFd1_965),
    .I3(ddrphy_record0_rddata[31]),
    .I4(Mmux_basesoc_data_port_dat_w1012),
    .O(basesoc_data_port_dat_w[31])
  );
  LUT5 #(
    .INIT ( 32'hFF2A2A2A ))
  Mmux_basesoc_data_port_dat_w3411 (
    .I0(\picorv32/mem_wdata [30]),
    .I1(basesoc_ack),
    .I2(cache_state_FSM_FFd1_965),
    .I3(ddrphy_record0_rddata[30]),
    .I4(Mmux_basesoc_data_port_dat_w1012),
    .O(basesoc_data_port_dat_w[30])
  );
  LUT5 #(
    .INIT ( 32'hFF2A2A2A ))
  Mmux_basesoc_data_port_dat_w3511 (
    .I0(\picorv32/mem_wdata [29]),
    .I1(basesoc_ack),
    .I2(cache_state_FSM_FFd1_965),
    .I3(ddrphy_record0_rddata[29]),
    .I4(Mmux_basesoc_data_port_dat_w1012),
    .O(basesoc_data_port_dat_w[29])
  );
  LUT5 #(
    .INIT ( 32'hFF2A2A2A ))
  Mmux_basesoc_data_port_dat_w3611 (
    .I0(\picorv32/mem_wdata [28]),
    .I1(basesoc_ack),
    .I2(cache_state_FSM_FFd1_965),
    .I3(ddrphy_record0_rddata[28]),
    .I4(Mmux_basesoc_data_port_dat_w1012),
    .O(basesoc_data_port_dat_w[28])
  );
  LUT5 #(
    .INIT ( 32'hFF2A2A2A ))
  Mmux_basesoc_data_port_dat_w3711 (
    .I0(\picorv32/mem_wdata [27]),
    .I1(basesoc_ack),
    .I2(cache_state_FSM_FFd1_965),
    .I3(ddrphy_record0_rddata[27]),
    .I4(Mmux_basesoc_data_port_dat_w1012),
    .O(basesoc_data_port_dat_w[27])
  );
  LUT5 #(
    .INIT ( 32'hFF2A2A2A ))
  Mmux_basesoc_data_port_dat_w3811 (
    .I0(\picorv32/mem_wdata [26]),
    .I1(basesoc_ack),
    .I2(cache_state_FSM_FFd1_965),
    .I3(ddrphy_record0_rddata[26]),
    .I4(Mmux_basesoc_data_port_dat_w1012),
    .O(basesoc_data_port_dat_w[26])
  );
  LUT5 #(
    .INIT ( 32'hFF2A2A2A ))
  Mmux_basesoc_data_port_dat_w3911 (
    .I0(\picorv32/mem_wdata [25]),
    .I1(basesoc_ack),
    .I2(cache_state_FSM_FFd1_965),
    .I3(ddrphy_record0_rddata[25]),
    .I4(Mmux_basesoc_data_port_dat_w1012),
    .O(basesoc_data_port_dat_w[25])
  );
  LUT5 #(
    .INIT ( 32'hFF2A2A2A ))
  Mmux_basesoc_data_port_dat_w4101 (
    .I0(\picorv32/mem_wdata [28]),
    .I1(basesoc_ack),
    .I2(cache_state_FSM_FFd1_965),
    .I3(ddrphy_record1_rddata[28]),
    .I4(Mmux_basesoc_data_port_dat_w1012),
    .O(basesoc_data_port_dat_w[60])
  );
  LUT5 #(
    .INIT ( 32'hFF2A2A2A ))
  Mmux_basesoc_data_port_dat_w4011 (
    .I0(\picorv32/mem_wdata [24]),
    .I1(basesoc_ack),
    .I2(cache_state_FSM_FFd1_965),
    .I3(ddrphy_record0_rddata[24]),
    .I4(Mmux_basesoc_data_port_dat_w1012),
    .O(basesoc_data_port_dat_w[24])
  );
  LUT5 #(
    .INIT ( 32'hFF2A2A2A ))
  Mmux_basesoc_data_port_dat_w4111 (
    .I0(\picorv32/mem_wdata [23]),
    .I1(basesoc_ack),
    .I2(cache_state_FSM_FFd1_965),
    .I3(ddrphy_record0_rddata[23]),
    .I4(Mmux_basesoc_data_port_dat_w1012),
    .O(basesoc_data_port_dat_w[23])
  );
  LUT5 #(
    .INIT ( 32'hFF2A2A2A ))
  Mmux_basesoc_data_port_dat_w4211 (
    .I0(\picorv32/mem_wdata [22]),
    .I1(basesoc_ack),
    .I2(cache_state_FSM_FFd1_965),
    .I3(ddrphy_record0_rddata[22]),
    .I4(Mmux_basesoc_data_port_dat_w1012),
    .O(basesoc_data_port_dat_w[22])
  );
  LUT5 #(
    .INIT ( 32'hFF2A2A2A ))
  Mmux_basesoc_data_port_dat_w4311 (
    .I0(\picorv32/mem_wdata [21]),
    .I1(basesoc_ack),
    .I2(cache_state_FSM_FFd1_965),
    .I3(ddrphy_record0_rddata[21]),
    .I4(Mmux_basesoc_data_port_dat_w1012),
    .O(basesoc_data_port_dat_w[21])
  );
  LUT5 #(
    .INIT ( 32'hFF2A2A2A ))
  Mmux_basesoc_data_port_dat_w4411 (
    .I0(\picorv32/mem_wdata [20]),
    .I1(basesoc_ack),
    .I2(cache_state_FSM_FFd1_965),
    .I3(ddrphy_record0_rddata[20]),
    .I4(Mmux_basesoc_data_port_dat_w1012),
    .O(basesoc_data_port_dat_w[20])
  );
  LUT5 #(
    .INIT ( 32'hFF2A2A2A ))
  Mmux_basesoc_data_port_dat_w4511 (
    .I0(\picorv32/mem_wdata [19]),
    .I1(basesoc_ack),
    .I2(cache_state_FSM_FFd1_965),
    .I3(ddrphy_record0_rddata[19]),
    .I4(Mmux_basesoc_data_port_dat_w1012),
    .O(basesoc_data_port_dat_w[19])
  );
  LUT5 #(
    .INIT ( 32'hFF2A2A2A ))
  Mmux_basesoc_data_port_dat_w4611 (
    .I0(\picorv32/mem_wdata [18]),
    .I1(basesoc_ack),
    .I2(cache_state_FSM_FFd1_965),
    .I3(ddrphy_record0_rddata[18]),
    .I4(Mmux_basesoc_data_port_dat_w1012),
    .O(basesoc_data_port_dat_w[18])
  );
  LUT5 #(
    .INIT ( 32'hFF2A2A2A ))
  Mmux_basesoc_data_port_dat_w4711 (
    .I0(\picorv32/mem_wdata [17]),
    .I1(basesoc_ack),
    .I2(cache_state_FSM_FFd1_965),
    .I3(ddrphy_record0_rddata[17]),
    .I4(Mmux_basesoc_data_port_dat_w1012),
    .O(basesoc_data_port_dat_w[17])
  );
  LUT5 #(
    .INIT ( 32'hFF2A2A2A ))
  Mmux_basesoc_data_port_dat_w4811 (
    .I0(\picorv32/mem_wdata [16]),
    .I1(basesoc_ack),
    .I2(cache_state_FSM_FFd1_965),
    .I3(ddrphy_record0_rddata[16]),
    .I4(Mmux_basesoc_data_port_dat_w1012),
    .O(basesoc_data_port_dat_w[16])
  );
  LUT5 #(
    .INIT ( 32'hFF2A2A2A ))
  Mmux_basesoc_data_port_dat_w4911 (
    .I0(\picorv32/mem_wdata [15]),
    .I1(basesoc_ack),
    .I2(cache_state_FSM_FFd1_965),
    .I3(ddrphy_record0_rddata[15]),
    .I4(Mmux_basesoc_data_port_dat_w1012),
    .O(basesoc_data_port_dat_w[15])
  );
  LUT5 #(
    .INIT ( 32'hFF2A2A2A ))
  Mmux_basesoc_data_port_dat_w5101 (
    .I0(\picorv32/mem_wdata [27]),
    .I1(basesoc_ack),
    .I2(cache_state_FSM_FFd1_965),
    .I3(ddrphy_record1_rddata[27]),
    .I4(Mmux_basesoc_data_port_dat_w1012),
    .O(basesoc_data_port_dat_w[59])
  );
  LUT5 #(
    .INIT ( 32'hFF2A2A2A ))
  Mmux_basesoc_data_port_dat_w5011 (
    .I0(\picorv32/mem_wdata [14]),
    .I1(basesoc_ack),
    .I2(cache_state_FSM_FFd1_965),
    .I3(ddrphy_record0_rddata[14]),
    .I4(Mmux_basesoc_data_port_dat_w1012),
    .O(basesoc_data_port_dat_w[14])
  );
  LUT5 #(
    .INIT ( 32'hFF2A2A2A ))
  Mmux_basesoc_data_port_dat_w5111 (
    .I0(\picorv32/mem_wdata [13]),
    .I1(basesoc_ack),
    .I2(cache_state_FSM_FFd1_965),
    .I3(ddrphy_record0_rddata[13]),
    .I4(Mmux_basesoc_data_port_dat_w1012),
    .O(basesoc_data_port_dat_w[13])
  );
  LUT5 #(
    .INIT ( 32'hFF2A2A2A ))
  Mmux_basesoc_data_port_dat_w5211 (
    .I0(\picorv32/mem_wdata [12]),
    .I1(basesoc_ack),
    .I2(cache_state_FSM_FFd1_965),
    .I3(ddrphy_record0_rddata[12]),
    .I4(Mmux_basesoc_data_port_dat_w1012),
    .O(basesoc_data_port_dat_w[12])
  );
  LUT5 #(
    .INIT ( 32'hFF2A2A2A ))
  Mmux_basesoc_data_port_dat_w5311 (
    .I0(\picorv32/mem_wdata [11]),
    .I1(basesoc_ack),
    .I2(cache_state_FSM_FFd1_965),
    .I3(ddrphy_record0_rddata[11]),
    .I4(Mmux_basesoc_data_port_dat_w1012),
    .O(basesoc_data_port_dat_w[11])
  );
  LUT5 #(
    .INIT ( 32'hFF2A2A2A ))
  Mmux_basesoc_data_port_dat_w5411 (
    .I0(\picorv32/mem_wdata [10]),
    .I1(basesoc_ack),
    .I2(cache_state_FSM_FFd1_965),
    .I3(ddrphy_record0_rddata[10]),
    .I4(Mmux_basesoc_data_port_dat_w1012),
    .O(basesoc_data_port_dat_w[10])
  );
  LUT5 #(
    .INIT ( 32'hFF2A2A2A ))
  Mmux_basesoc_data_port_dat_w5511 (
    .I0(\picorv32/mem_wdata [9]),
    .I1(basesoc_ack),
    .I2(cache_state_FSM_FFd1_965),
    .I3(ddrphy_record0_rddata[9]),
    .I4(Mmux_basesoc_data_port_dat_w1012),
    .O(basesoc_data_port_dat_w[9])
  );
  LUT5 #(
    .INIT ( 32'hFF2A2A2A ))
  Mmux_basesoc_data_port_dat_w5611 (
    .I0(\picorv32/mem_wdata [8]),
    .I1(basesoc_ack),
    .I2(cache_state_FSM_FFd1_965),
    .I3(ddrphy_record0_rddata[8]),
    .I4(Mmux_basesoc_data_port_dat_w1012),
    .O(basesoc_data_port_dat_w[8])
  );
  LUT5 #(
    .INIT ( 32'hFF2A2A2A ))
  Mmux_basesoc_data_port_dat_w5711 (
    .I0(\picorv32/mem_wdata [7]),
    .I1(basesoc_ack),
    .I2(cache_state_FSM_FFd1_965),
    .I3(ddrphy_record0_rddata[7]),
    .I4(Mmux_basesoc_data_port_dat_w1012),
    .O(basesoc_data_port_dat_w[7])
  );
  LUT5 #(
    .INIT ( 32'hFF2A2A2A ))
  Mmux_basesoc_data_port_dat_w5811 (
    .I0(\picorv32/mem_wdata [6]),
    .I1(basesoc_ack),
    .I2(cache_state_FSM_FFd1_965),
    .I3(ddrphy_record0_rddata[6]),
    .I4(Mmux_basesoc_data_port_dat_w1012),
    .O(basesoc_data_port_dat_w[6])
  );
  LUT5 #(
    .INIT ( 32'hFF2A2A2A ))
  Mmux_basesoc_data_port_dat_w5911 (
    .I0(\picorv32/mem_wdata [5]),
    .I1(basesoc_ack),
    .I2(cache_state_FSM_FFd1_965),
    .I3(ddrphy_record0_rddata[5]),
    .I4(Mmux_basesoc_data_port_dat_w1012),
    .O(basesoc_data_port_dat_w[5])
  );
  LUT5 #(
    .INIT ( 32'hFF2A2A2A ))
  Mmux_basesoc_data_port_dat_w651 (
    .I0(\picorv32/mem_wdata [26]),
    .I1(basesoc_ack),
    .I2(cache_state_FSM_FFd1_965),
    .I3(ddrphy_record1_rddata[26]),
    .I4(Mmux_basesoc_data_port_dat_w1012),
    .O(basesoc_data_port_dat_w[58])
  );
  LUT5 #(
    .INIT ( 32'hFF2A2A2A ))
  Mmux_basesoc_data_port_dat_w6011 (
    .I0(\picorv32/mem_wdata [4]),
    .I1(basesoc_ack),
    .I2(cache_state_FSM_FFd1_965),
    .I3(ddrphy_record0_rddata[4]),
    .I4(Mmux_basesoc_data_port_dat_w1012),
    .O(basesoc_data_port_dat_w[4])
  );
  LUT5 #(
    .INIT ( 32'hFF2A2A2A ))
  Mmux_basesoc_data_port_dat_w6111 (
    .I0(\picorv32/mem_wdata [3]),
    .I1(basesoc_ack),
    .I2(cache_state_FSM_FFd1_965),
    .I3(ddrphy_record0_rddata[3]),
    .I4(Mmux_basesoc_data_port_dat_w1012),
    .O(basesoc_data_port_dat_w[3])
  );
  LUT5 #(
    .INIT ( 32'hFF2A2A2A ))
  Mmux_basesoc_data_port_dat_w6211 (
    .I0(\picorv32/mem_wdata [2]),
    .I1(basesoc_ack),
    .I2(cache_state_FSM_FFd1_965),
    .I3(ddrphy_record0_rddata[2]),
    .I4(Mmux_basesoc_data_port_dat_w1012),
    .O(basesoc_data_port_dat_w[2])
  );
  LUT5 #(
    .INIT ( 32'hFF2A2A2A ))
  Mmux_basesoc_data_port_dat_w6311 (
    .I0(\picorv32/mem_wdata [1]),
    .I1(basesoc_ack),
    .I2(cache_state_FSM_FFd1_965),
    .I3(ddrphy_record0_rddata[1]),
    .I4(Mmux_basesoc_data_port_dat_w1012),
    .O(basesoc_data_port_dat_w[1])
  );
  LUT5 #(
    .INIT ( 32'hFF2A2A2A ))
  Mmux_basesoc_data_port_dat_w6411 (
    .I0(\picorv32/mem_wdata [0]),
    .I1(basesoc_ack),
    .I2(cache_state_FSM_FFd1_965),
    .I3(ddrphy_record0_rddata[0]),
    .I4(Mmux_basesoc_data_port_dat_w1012),
    .O(basesoc_data_port_dat_w[0])
  );
  LUT5 #(
    .INIT ( 32'hFF2A2A2A ))
  Mmux_basesoc_data_port_dat_w711 (
    .I0(\picorv32/mem_wdata [25]),
    .I1(basesoc_ack),
    .I2(cache_state_FSM_FFd1_965),
    .I3(ddrphy_record1_rddata[25]),
    .I4(Mmux_basesoc_data_port_dat_w1012),
    .O(basesoc_data_port_dat_w[57])
  );
  LUT5 #(
    .INIT ( 32'hFF2A2A2A ))
  Mmux_basesoc_data_port_dat_w811 (
    .I0(\picorv32/mem_wdata [24]),
    .I1(basesoc_ack),
    .I2(cache_state_FSM_FFd1_965),
    .I3(ddrphy_record1_rddata[24]),
    .I4(Mmux_basesoc_data_port_dat_w1012),
    .O(basesoc_data_port_dat_w[56])
  );
  LUT5 #(
    .INIT ( 32'hFF2A2A2A ))
  Mmux_basesoc_data_port_dat_w911 (
    .I0(\picorv32/mem_wdata [23]),
    .I1(basesoc_ack),
    .I2(cache_state_FSM_FFd1_965),
    .I3(ddrphy_record1_rddata[23]),
    .I4(Mmux_basesoc_data_port_dat_w1012),
    .O(basesoc_data_port_dat_w[55])
  );
  LUT5 #(
    .INIT ( 32'h004C0000 ))
  litedramwishbone2native_state_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we111 (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[3]),
    .I1(\picorv32/mem_addr [11]),
    .I2(\n0585<3>1 ),
    .I3(basesoc_sdram_bankmachine2_req_lock),
    .I4(basesoc_port_cmd_ready4_4511),
    .O(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we)
  );
  LUT5 #(
    .INIT ( 32'h00000002 ))
  \basesoc_uart_tx_trigger<4>1  (
    .I0(basesoc_uart_tx_fifo_level0[4]),
    .I1(basesoc_uart_tx_fifo_level0[3]),
    .I2(basesoc_uart_tx_fifo_level0[1]),
    .I3(basesoc_uart_tx_fifo_level0[2]),
    .I4(basesoc_uart_tx_fifo_level0[0]),
    .O(basesoc_uart_tx_trigger)
  );
  LUT5 #(
    .INIT ( 32'h00000001 ))
  \n0065<4>1  (
    .I0(basesoc_uart_tx_fifo_level0[4]),
    .I1(basesoc_uart_tx_fifo_level0[3]),
    .I2(basesoc_uart_tx_fifo_level0[1]),
    .I3(basesoc_uart_tx_fifo_level0[2]),
    .I4(basesoc_uart_tx_fifo_level0[0]),
    .O(n0065)
  );
  LUT6 #(
    .INIT ( 64'h7F7F7F7F7F7F7FFF ))
  \dna_cnt[6]_PWR_1_o_LessThan_1119_o1  (
    .I0(dna_cnt[4]),
    .I1(dna_cnt[5]),
    .I2(dna_cnt[6]),
    .I3(dna_cnt[1]),
    .I4(dna_cnt[3]),
    .I5(dna_cnt[2]),
    .O(\dna_cnt[6]_PWR_1_o_LessThan_1119_o )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \dna_cnt[6]_GND_1_o_LessThan_1635_o1  (
    .I0(dna_cnt[4]),
    .I1(dna_cnt[5]),
    .I2(dna_cnt[6]),
    .I3(dna_cnt[1]),
    .I4(dna_cnt[3]),
    .I5(dna_cnt[2]),
    .O(\dna_cnt[6]_GND_1_o_LessThan_1635_o )
  );
  LUT4 #(
    .INIT ( 16'h0020 ))
  \basesoc_sdram_generator_counter[3]_GND_1_o_equal_1169_o<3>1  (
    .I0(basesoc_sdram_generator_counter[0]),
    .I1(basesoc_sdram_generator_counter[2]),
    .I2(basesoc_sdram_generator_counter[1]),
    .I3(basesoc_sdram_generator_counter[3]),
    .O(\basesoc_sdram_generator_counter[3]_GND_1_o_equal_1169_o )
  );
  LUT4 #(
    .INIT ( 16'h0100 ))
  \basesoc_sdram_generator_counter[3]_GND_1_o_equal_1168_o<3>1  (
    .I0(basesoc_sdram_generator_counter[1]),
    .I1(basesoc_sdram_generator_counter[2]),
    .I2(basesoc_sdram_generator_counter[3]),
    .I3(basesoc_sdram_generator_counter[0]),
    .O(\basesoc_sdram_generator_counter[3]_GND_1_o_equal_1168_o )
  );
  LUT5 #(
    .INIT ( 32'hFFFFFFFE ))
  basesoc_sdram_max_time0_inv1 (
    .I0(basesoc_sdram_time0[3]),
    .I1(basesoc_sdram_time0[2]),
    .I2(basesoc_sdram_time0[1]),
    .I3(basesoc_sdram_time0[0]),
    .I4(basesoc_sdram_time0[4]),
    .O(basesoc_sdram_max_time0_inv)
  );
  LUT6 #(
    .INIT ( 64'hA280A280FFFFA280 ))
  mux12011 (
    .I0(mux12011_4509),
    .I1(inst_LPM_FF_1_3696),
    .I2(N591),
    .I3(N527),
    .I4(basesoc_sdram_phaseinjector0_wrdata_storage_full[0]),
    .I5(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p0_wrdata[0])
  );
  LUT6 #(
    .INIT ( 64'hA280A280FFFFA280 ))
  mux12111 (
    .I0(mux12011_4509),
    .I1(inst_LPM_FF_1_3696),
    .I2(N601),
    .I3(N537),
    .I4(basesoc_sdram_phaseinjector0_wrdata_storage_full_10_1723),
    .I5(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p0_wrdata[10])
  );
  LUT6 #(
    .INIT ( 64'hA280A280FFFFA280 ))
  mux13011 (
    .I0(mux12011_4509),
    .I1(inst_LPM_FF_1_3696),
    .I2(N610),
    .I3(N546),
    .I4(basesoc_sdram_phaseinjector0_wrdata_storage_full_19_1714),
    .I5(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p0_wrdata[19])
  );
  LUT6 #(
    .INIT ( 64'hA280A280FFFFA280 ))
  mux13111 (
    .I0(mux12011_4509),
    .I1(inst_LPM_FF_1_3696),
    .I2(N592),
    .I3(N528),
    .I4(basesoc_sdram_phaseinjector0_wrdata_storage_full[1]),
    .I5(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p0_wrdata[1])
  );
  LUT6 #(
    .INIT ( 64'hA280A280FFFFA280 ))
  mux13211 (
    .I0(mux12011_4509),
    .I1(inst_LPM_FF_1_3696),
    .I2(N611),
    .I3(N547),
    .I4(basesoc_sdram_phaseinjector0_wrdata_storage_full_20_1713),
    .I5(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p0_wrdata[20])
  );
  LUT6 #(
    .INIT ( 64'hA280A280FFFFA280 ))
  mux13311 (
    .I0(mux12011_4509),
    .I1(inst_LPM_FF_1_3696),
    .I2(N612),
    .I3(N548),
    .I4(basesoc_sdram_phaseinjector0_wrdata_storage_full_21_1712),
    .I5(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p0_wrdata[21])
  );
  LUT6 #(
    .INIT ( 64'hA280A280FFFFA280 ))
  mux13411 (
    .I0(mux12011_4509),
    .I1(inst_LPM_FF_1_3696),
    .I2(N613),
    .I3(N549),
    .I4(basesoc_sdram_phaseinjector0_wrdata_storage_full_22_1711),
    .I5(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p0_wrdata[22])
  );
  LUT6 #(
    .INIT ( 64'hA280A280FFFFA280 ))
  mux13511 (
    .I0(mux12011_4509),
    .I1(inst_LPM_FF_1_3696),
    .I2(N614),
    .I3(N550),
    .I4(basesoc_sdram_phaseinjector0_wrdata_storage_full_23_1710),
    .I5(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p0_wrdata[23])
  );
  LUT6 #(
    .INIT ( 64'hA280A280FFFFA280 ))
  mux13611 (
    .I0(mux12011_4509),
    .I1(inst_LPM_FF_1_3696),
    .I2(N615),
    .I3(N551),
    .I4(basesoc_sdram_phaseinjector0_wrdata_storage_full_24_1709),
    .I5(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p0_wrdata[24])
  );
  LUT6 #(
    .INIT ( 64'hA280A280FFFFA280 ))
  mux13711 (
    .I0(mux12011_4509),
    .I1(inst_LPM_FF_1_3696),
    .I2(N616),
    .I3(N552),
    .I4(basesoc_sdram_phaseinjector0_wrdata_storage_full_25_1708),
    .I5(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p0_wrdata[25])
  );
  LUT6 #(
    .INIT ( 64'hA280A280FFFFA280 ))
  mux13811 (
    .I0(mux12011_4509),
    .I1(inst_LPM_FF_1_3696),
    .I2(N617),
    .I3(N553),
    .I4(basesoc_sdram_phaseinjector0_wrdata_storage_full_26_1707),
    .I5(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p0_wrdata[26])
  );
  LUT6 #(
    .INIT ( 64'hA280A280FFFFA280 ))
  mux13911 (
    .I0(mux12011_4509),
    .I1(inst_LPM_FF_1_3696),
    .I2(N618),
    .I3(N554),
    .I4(basesoc_sdram_phaseinjector0_wrdata_storage_full_27_1706),
    .I5(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p0_wrdata[27])
  );
  LUT6 #(
    .INIT ( 64'hA280A280FFFFA280 ))
  mux12211 (
    .I0(mux12011_4509),
    .I1(inst_LPM_FF_1_3696),
    .I2(N602),
    .I3(N538),
    .I4(basesoc_sdram_phaseinjector0_wrdata_storage_full_11_1722),
    .I5(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p0_wrdata[11])
  );
  LUT6 #(
    .INIT ( 64'hA280A280FFFFA280 ))
  mux14011 (
    .I0(mux12011_4509),
    .I1(inst_LPM_FF_1_3696),
    .I2(N619),
    .I3(N555),
    .I4(basesoc_sdram_phaseinjector0_wrdata_storage_full_28_1705),
    .I5(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p0_wrdata[28])
  );
  LUT6 #(
    .INIT ( 64'hA280A280FFFFA280 ))
  mux14111 (
    .I0(mux12011_4509),
    .I1(inst_LPM_FF_1_3696),
    .I2(N620),
    .I3(N556),
    .I4(basesoc_sdram_phaseinjector0_wrdata_storage_full_29_1704),
    .I5(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p0_wrdata[29])
  );
  LUT6 #(
    .INIT ( 64'hA280A280FFFFA280 ))
  mux14211 (
    .I0(mux12011_4509),
    .I1(inst_LPM_FF_1_3696),
    .I2(N593),
    .I3(N529),
    .I4(basesoc_sdram_phaseinjector0_wrdata_storage_full[2]),
    .I5(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p0_wrdata[2])
  );
  LUT6 #(
    .INIT ( 64'hA280A280FFFFA280 ))
  mux14311 (
    .I0(mux12011_4509),
    .I1(inst_LPM_FF_1_3696),
    .I2(N621),
    .I3(N557),
    .I4(basesoc_sdram_phaseinjector0_wrdata_storage_full_30_1703),
    .I5(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p0_wrdata[30])
  );
  LUT6 #(
    .INIT ( 64'hA280A280FFFFA280 ))
  mux14411 (
    .I0(mux12011_4509),
    .I1(inst_LPM_FF_1_3696),
    .I2(N622),
    .I3(N558),
    .I4(basesoc_sdram_phaseinjector0_wrdata_storage_full_31_1702),
    .I5(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p0_wrdata[31])
  );
  LUT6 #(
    .INIT ( 64'hA280A280FFFFA280 ))
  mux15211 (
    .I0(mux12011_4509),
    .I1(inst_LPM_FF_1_3696),
    .I2(N719),
    .I3(N655),
    .I4(basesoc_sdram_phaseinjector1_wrdata_storage_full[0]),
    .I5(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p1_wrdata[0])
  );
  LUT6 #(
    .INIT ( 64'hA280A280FFFFA280 ))
  mux16311 (
    .I0(mux12011_4509),
    .I1(inst_LPM_FF_1_3696),
    .I2(N720),
    .I3(N656),
    .I4(basesoc_sdram_phaseinjector1_wrdata_storage_full[1]),
    .I5(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p1_wrdata[1])
  );
  LUT6 #(
    .INIT ( 64'hA280A280FFFFA280 ))
  mux17411 (
    .I0(mux12011_4509),
    .I1(inst_LPM_FF_1_3696),
    .I2(N721),
    .I3(N657),
    .I4(basesoc_sdram_phaseinjector1_wrdata_storage_full[2]),
    .I5(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p1_wrdata[2])
  );
  LUT6 #(
    .INIT ( 64'hA280A280FFFFA280 ))
  mux17711 (
    .I0(mux12011_4509),
    .I1(inst_LPM_FF_1_3696),
    .I2(N722),
    .I3(N658),
    .I4(basesoc_sdram_phaseinjector1_wrdata_storage_full[3]),
    .I5(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p1_wrdata[3])
  );
  LUT6 #(
    .INIT ( 64'hA280A280FFFFA280 ))
  mux17811 (
    .I0(mux12011_4509),
    .I1(inst_LPM_FF_1_3696),
    .I2(N723),
    .I3(N659),
    .I4(basesoc_sdram_phaseinjector1_wrdata_storage_full[4]),
    .I5(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p1_wrdata[4])
  );
  LUT6 #(
    .INIT ( 64'hA280A280FFFFA280 ))
  mux12311 (
    .I0(mux12011_4509),
    .I1(inst_LPM_FF_1_3696),
    .I2(N603),
    .I3(N539),
    .I4(basesoc_sdram_phaseinjector0_wrdata_storage_full_12_1721),
    .I5(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p0_wrdata[12])
  );
  LUT6 #(
    .INIT ( 64'hA280A280FFFFA280 ))
  mux17911 (
    .I0(mux12011_4509),
    .I1(inst_LPM_FF_1_3696),
    .I2(N724),
    .I3(N660),
    .I4(basesoc_sdram_phaseinjector1_wrdata_storage_full[5]),
    .I5(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p1_wrdata[5])
  );
  LUT6 #(
    .INIT ( 64'hA280A280FFFFA280 ))
  mux18011 (
    .I0(mux12011_4509),
    .I1(inst_LPM_FF_1_3696),
    .I2(N725),
    .I3(N661),
    .I4(basesoc_sdram_phaseinjector1_wrdata_storage_full[6]),
    .I5(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p1_wrdata[6])
  );
  LUT6 #(
    .INIT ( 64'hA280A280FFFFA280 ))
  mux18111 (
    .I0(mux12011_4509),
    .I1(inst_LPM_FF_1_3696),
    .I2(N726),
    .I3(N662),
    .I4(basesoc_sdram_phaseinjector1_wrdata_storage_full[7]),
    .I5(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p1_wrdata[7])
  );
  LUT6 #(
    .INIT ( 64'hA280A280FFFFA280 ))
  mux14511 (
    .I0(mux12011_4509),
    .I1(inst_LPM_FF_1_3696),
    .I2(N594),
    .I3(N530),
    .I4(basesoc_sdram_phaseinjector0_wrdata_storage_full[3]),
    .I5(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p0_wrdata[3])
  );
  LUT6 #(
    .INIT ( 64'hA280A280FFFFA280 ))
  mux18211 (
    .I0(mux12011_4509),
    .I1(inst_LPM_FF_1_3696),
    .I2(N727),
    .I3(N663),
    .I4(basesoc_sdram_phaseinjector1_wrdata_storage_full_8_1765),
    .I5(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p1_wrdata[8])
  );
  LUT6 #(
    .INIT ( 64'hA280A280FFFFA280 ))
  mux18311 (
    .I0(mux12011_4509),
    .I1(inst_LPM_FF_1_3696),
    .I2(N728),
    .I3(N664),
    .I4(basesoc_sdram_phaseinjector1_wrdata_storage_full_9_1764),
    .I5(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p1_wrdata[9])
  );
  LUT6 #(
    .INIT ( 64'hA280A280FFFFA280 ))
  mux15311 (
    .I0(mux12011_4509),
    .I1(inst_LPM_FF_1_3696),
    .I2(N729),
    .I3(N665),
    .I4(basesoc_sdram_phaseinjector1_wrdata_storage_full_10_1763),
    .I5(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p1_wrdata[10])
  );
  LUT6 #(
    .INIT ( 64'hA280A280FFFFA280 ))
  mux15411 (
    .I0(mux12011_4509),
    .I1(inst_LPM_FF_1_3696),
    .I2(N730),
    .I3(N666),
    .I4(basesoc_sdram_phaseinjector1_wrdata_storage_full_11_1762),
    .I5(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p1_wrdata[11])
  );
  LUT6 #(
    .INIT ( 64'hA280A280FFFFA280 ))
  mux15511 (
    .I0(mux12011_4509),
    .I1(inst_LPM_FF_1_3696),
    .I2(N731),
    .I3(N667),
    .I4(basesoc_sdram_phaseinjector1_wrdata_storage_full_12_1761),
    .I5(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p1_wrdata[12])
  );
  LUT6 #(
    .INIT ( 64'hA280A280FFFFA280 ))
  mux15611 (
    .I0(mux12011_4509),
    .I1(inst_LPM_FF_1_3696),
    .I2(N732),
    .I3(N668),
    .I4(basesoc_sdram_phaseinjector1_wrdata_storage_full_13_1760),
    .I5(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p1_wrdata[13])
  );
  LUT6 #(
    .INIT ( 64'hA280A280FFFFA280 ))
  mux12411 (
    .I0(mux12011_4509),
    .I1(inst_LPM_FF_1_3696),
    .I2(N604),
    .I3(N540),
    .I4(basesoc_sdram_phaseinjector0_wrdata_storage_full_13_1720),
    .I5(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p0_wrdata[13])
  );
  LUT6 #(
    .INIT ( 64'hA280A280FFFFA280 ))
  mux15711 (
    .I0(mux12011_4509),
    .I1(inst_LPM_FF_1_3696),
    .I2(N733),
    .I3(N669),
    .I4(basesoc_sdram_phaseinjector1_wrdata_storage_full_14_1759),
    .I5(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p1_wrdata[14])
  );
  LUT6 #(
    .INIT ( 64'hA280A280FFFFA280 ))
  mux15811 (
    .I0(mux12011_4509),
    .I1(inst_LPM_FF_1_3696),
    .I2(N734),
    .I3(N670),
    .I4(basesoc_sdram_phaseinjector1_wrdata_storage_full_15_1758),
    .I5(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p1_wrdata[15])
  );
  LUT6 #(
    .INIT ( 64'hA280A280FFFFA280 ))
  mux15911 (
    .I0(mux12011_4509),
    .I1(inst_LPM_FF_1_3696),
    .I2(N735),
    .I3(N671),
    .I4(basesoc_sdram_phaseinjector1_wrdata_storage_full_16_1757),
    .I5(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p1_wrdata[16])
  );
  LUT6 #(
    .INIT ( 64'hA280A280FFFFA280 ))
  mux16011 (
    .I0(mux12011_4509),
    .I1(inst_LPM_FF_1_3696),
    .I2(N736),
    .I3(N672),
    .I4(basesoc_sdram_phaseinjector1_wrdata_storage_full_17_1756),
    .I5(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p1_wrdata[17])
  );
  LUT6 #(
    .INIT ( 64'hA280A280FFFFA280 ))
  mux14611 (
    .I0(mux12011_4509),
    .I1(inst_LPM_FF_1_3696),
    .I2(N595),
    .I3(N531),
    .I4(basesoc_sdram_phaseinjector0_wrdata_storage_full[4]),
    .I5(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p0_wrdata[4])
  );
  LUT6 #(
    .INIT ( 64'hA280A280FFFFA280 ))
  mux16111 (
    .I0(mux12011_4509),
    .I1(inst_LPM_FF_1_3696),
    .I2(N737),
    .I3(N673),
    .I4(basesoc_sdram_phaseinjector1_wrdata_storage_full_18_1755),
    .I5(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p1_wrdata[18])
  );
  LUT6 #(
    .INIT ( 64'hA280A280FFFFA280 ))
  mux16211 (
    .I0(mux12011_4509),
    .I1(inst_LPM_FF_1_3696),
    .I2(N738),
    .I3(N674),
    .I4(basesoc_sdram_phaseinjector1_wrdata_storage_full_19_1754),
    .I5(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p1_wrdata[19])
  );
  LUT6 #(
    .INIT ( 64'hA280A280FFFFA280 ))
  mux16411 (
    .I0(mux12011_4509),
    .I1(inst_LPM_FF_1_3696),
    .I2(N739),
    .I3(N675),
    .I4(basesoc_sdram_phaseinjector1_wrdata_storage_full_20_1753),
    .I5(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p1_wrdata[20])
  );
  LUT6 #(
    .INIT ( 64'hA280A280FFFFA280 ))
  mux16511 (
    .I0(mux12011_4509),
    .I1(inst_LPM_FF_1_3696),
    .I2(N740),
    .I3(N676),
    .I4(basesoc_sdram_phaseinjector1_wrdata_storage_full_21_1752),
    .I5(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p1_wrdata[21])
  );
  LUT6 #(
    .INIT ( 64'hA280A280FFFFA280 ))
  mux16611 (
    .I0(mux12011_4509),
    .I1(inst_LPM_FF_1_3696),
    .I2(N741),
    .I3(N677),
    .I4(basesoc_sdram_phaseinjector1_wrdata_storage_full_22_1751),
    .I5(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p1_wrdata[22])
  );
  LUT6 #(
    .INIT ( 64'hA280A280FFFFA280 ))
  mux12511 (
    .I0(mux12011_4509),
    .I1(inst_LPM_FF_1_3696),
    .I2(N605),
    .I3(N541),
    .I4(basesoc_sdram_phaseinjector0_wrdata_storage_full_14_1719),
    .I5(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p0_wrdata[14])
  );
  LUT6 #(
    .INIT ( 64'hA280A280FFFFA280 ))
  mux16711 (
    .I0(mux12011_4509),
    .I1(inst_LPM_FF_1_3696),
    .I2(N742),
    .I3(N678),
    .I4(basesoc_sdram_phaseinjector1_wrdata_storage_full_23_1750),
    .I5(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p1_wrdata[23])
  );
  LUT6 #(
    .INIT ( 64'hA280A280FFFFA280 ))
  mux16811 (
    .I0(mux12011_4509),
    .I1(inst_LPM_FF_1_3696),
    .I2(N743),
    .I3(N679),
    .I4(basesoc_sdram_phaseinjector1_wrdata_storage_full_24_1749),
    .I5(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p1_wrdata[24])
  );
  LUT6 #(
    .INIT ( 64'hA280A280FFFFA280 ))
  mux16911 (
    .I0(mux12011_4509),
    .I1(inst_LPM_FF_1_3696),
    .I2(N744),
    .I3(N680),
    .I4(basesoc_sdram_phaseinjector1_wrdata_storage_full_25_1748),
    .I5(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p1_wrdata[25])
  );
  LUT6 #(
    .INIT ( 64'hA280A280FFFFA280 ))
  mux17011 (
    .I0(mux12011_4509),
    .I1(inst_LPM_FF_1_3696),
    .I2(N745),
    .I3(N681),
    .I4(basesoc_sdram_phaseinjector1_wrdata_storage_full_26_1747),
    .I5(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p1_wrdata[26])
  );
  LUT6 #(
    .INIT ( 64'hA280A280FFFFA280 ))
  mux17111 (
    .I0(mux12011_4509),
    .I1(inst_LPM_FF_1_3696),
    .I2(N746),
    .I3(N682),
    .I4(basesoc_sdram_phaseinjector1_wrdata_storage_full_27_1746),
    .I5(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p1_wrdata[27])
  );
  LUT6 #(
    .INIT ( 64'hA280A280FFFFA280 ))
  mux14711 (
    .I0(mux12011_4509),
    .I1(inst_LPM_FF_1_3696),
    .I2(N596),
    .I3(N532),
    .I4(basesoc_sdram_phaseinjector0_wrdata_storage_full[5]),
    .I5(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p0_wrdata[5])
  );
  LUT6 #(
    .INIT ( 64'hA280A280FFFFA280 ))
  mux17211 (
    .I0(mux12011_4509),
    .I1(inst_LPM_FF_1_3696),
    .I2(N747),
    .I3(N683),
    .I4(basesoc_sdram_phaseinjector1_wrdata_storage_full_28_1745),
    .I5(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p1_wrdata[28])
  );
  LUT6 #(
    .INIT ( 64'hA280A280FFFFA280 ))
  mux17311 (
    .I0(mux12011_4509),
    .I1(inst_LPM_FF_1_3696),
    .I2(N748),
    .I3(N684),
    .I4(basesoc_sdram_phaseinjector1_wrdata_storage_full_29_1744),
    .I5(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p1_wrdata[29])
  );
  LUT6 #(
    .INIT ( 64'hA280A280FFFFA280 ))
  mux17511 (
    .I0(mux12011_4509),
    .I1(inst_LPM_FF_1_3696),
    .I2(N749),
    .I3(N685),
    .I4(basesoc_sdram_phaseinjector1_wrdata_storage_full_30_1743),
    .I5(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p1_wrdata[30])
  );
  LUT6 #(
    .INIT ( 64'hA280A280FFFFA280 ))
  mux17611 (
    .I0(mux12011_4509),
    .I1(inst_LPM_FF_1_3696),
    .I2(N750),
    .I3(N686),
    .I4(basesoc_sdram_phaseinjector1_wrdata_storage_full_31_1742),
    .I5(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p1_wrdata[31])
  );
  LUT6 #(
    .INIT ( 64'hA280A280FFFFA280 ))
  mux12611 (
    .I0(mux12011_4509),
    .I1(inst_LPM_FF_1_3696),
    .I2(N606),
    .I3(N542),
    .I4(basesoc_sdram_phaseinjector0_wrdata_storage_full_15_1718),
    .I5(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p0_wrdata[15])
  );
  LUT6 #(
    .INIT ( 64'hA280A280FFFFA280 ))
  mux14811 (
    .I0(mux12011_4509),
    .I1(inst_LPM_FF_1_3696),
    .I2(N597),
    .I3(N533),
    .I4(basesoc_sdram_phaseinjector0_wrdata_storage_full[6]),
    .I5(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p0_wrdata[6])
  );
  LUT6 #(
    .INIT ( 64'hA280A280FFFFA280 ))
  mux14911 (
    .I0(mux12011_4509),
    .I1(inst_LPM_FF_1_3696),
    .I2(N598),
    .I3(N534),
    .I4(basesoc_sdram_phaseinjector0_wrdata_storage_full[7]),
    .I5(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p0_wrdata[7])
  );
  LUT6 #(
    .INIT ( 64'hA280A280FFFFA280 ))
  mux15011 (
    .I0(mux12011_4509),
    .I1(inst_LPM_FF_1_3696),
    .I2(N599),
    .I3(N535),
    .I4(basesoc_sdram_phaseinjector0_wrdata_storage_full_8_1725),
    .I5(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p0_wrdata[8])
  );
  LUT6 #(
    .INIT ( 64'hA280A280FFFFA280 ))
  mux15111 (
    .I0(mux12011_4509),
    .I1(inst_LPM_FF_1_3696),
    .I2(N600),
    .I3(N536),
    .I4(basesoc_sdram_phaseinjector0_wrdata_storage_full_9_1724),
    .I5(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p0_wrdata[9])
  );
  LUT6 #(
    .INIT ( 64'hA280A280FFFFA280 ))
  mux12711 (
    .I0(mux12011_4509),
    .I1(inst_LPM_FF_1_3696),
    .I2(N607),
    .I3(N543),
    .I4(basesoc_sdram_phaseinjector0_wrdata_storage_full_16_1717),
    .I5(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p0_wrdata[16])
  );
  LUT6 #(
    .INIT ( 64'hA280A280FFFFA280 ))
  mux12811 (
    .I0(mux12011_4509),
    .I1(inst_LPM_FF_1_3696),
    .I2(N608),
    .I3(N544),
    .I4(basesoc_sdram_phaseinjector0_wrdata_storage_full_17_1716),
    .I5(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p0_wrdata[17])
  );
  LUT6 #(
    .INIT ( 64'hA280A280FFFFA280 ))
  mux12911 (
    .I0(mux12011_4509),
    .I1(inst_LPM_FF_1_3696),
    .I2(N609),
    .I3(N545),
    .I4(basesoc_sdram_phaseinjector0_wrdata_storage_full_18_1715),
    .I5(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p0_wrdata[18])
  );
  LUT6 #(
    .INIT ( 64'h0008000000000000 ))
  roundrobin0_grant_roundrobin3_grant_OR_335_o11 (
    .I0(basesoc_sdram_bankmachine1_row_opened_1635),
    .I1(basesoc_sdram_bankmachine1_cmd_buffer_valid_n_1255),
    .I2(basesoc_sdram_cmd_valid1_FRB_2059),
    .I3(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_we),
    .I4(_n4169),
    .I5(basesoc_sdram_bankmachine1_row_hit),
    .O(basesoc_sdram_bankmachine1_cmd_payload_is_read)
  );
  LUT6 #(
    .INIT ( 64'h0040000000000000 ))
  roundrobin0_grant_roundrobin3_grant_OR_335_o21 (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_we_1342),
    .I1(basesoc_sdram_bankmachine3_row_opened_1639),
    .I2(basesoc_sdram_bankmachine3_cmd_buffer_valid_n_1341),
    .I3(basesoc_sdram_cmd_valid1_FRB_2059),
    .I4(basesoc_sdram_bankmachine3_row_hit),
    .I5(_n4222),
    .O(basesoc_sdram_bankmachine3_cmd_payload_is_read)
  );
  LUT6 #(
    .INIT ( 64'h0040000000000000 ))
  Mmux_basesoc_sdram_bankmachine0_cmd_payload_is_read11 (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_we_1213),
    .I1(basesoc_sdram_bankmachine0_row_opened_1633),
    .I2(basesoc_sdram_bankmachine0_cmd_buffer_valid_n_1212),
    .I3(basesoc_sdram_cmd_valid1_FRB_2059),
    .I4(_n4085),
    .I5(basesoc_sdram_bankmachine0_row_hit),
    .O(basesoc_sdram_bankmachine0_cmd_payload_is_read)
  );
  LUT6 #(
    .INIT ( 64'h0008000000000000 ))
  roundrobin0_grant_roundrobin3_grant_OR_335_o31 (
    .I0(basesoc_sdram_bankmachine2_row_opened_1637),
    .I1(basesoc_sdram_bankmachine2_cmd_buffer_valid_n_1298),
    .I2(basesoc_sdram_cmd_valid1_FRB_2059),
    .I3(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_we),
    .I4(_n4155),
    .I5(basesoc_sdram_bankmachine2_row_hit),
    .O(basesoc_sdram_bankmachine2_cmd_payload_is_read)
  );
  LUT6 #(
    .INIT ( 64'h0110101010101010 ))
  \Mmux_spiflash_counter[8]_GND_1_o_mux_1156_OUT41  (
    .I0(\spiflash_counter[8]_GND_1_o_equal_1145_o ),
    .I1(\spiflash_counter[8]_PWR_1_o_equal_1151_o ),
    .I2(spiflash_counter[3]),
    .I3(spiflash_counter[0]),
    .I4(spiflash_counter[1]),
    .I5(spiflash_counter[2]),
    .O(\spiflash_counter[8]_GND_1_o_mux_1156_OUT<3> )
  );
  LUT6 #(
    .INIT ( 64'h8000000000000000 ))
  \Madd_spiflash_counter[8]_GND_1_o_add_1152_OUT_cy<5>11  (
    .I0(spiflash_counter[5]),
    .I1(spiflash_counter[4]),
    .I2(spiflash_counter[3]),
    .I3(spiflash_counter[2]),
    .I4(spiflash_counter[1]),
    .I5(spiflash_counter[0]),
    .O(\Madd_spiflash_counter[8]_GND_1_o_add_1152_OUT_cy<5> )
  );
  LUT3 #(
    .INIT ( 8'h6A ))
  \Mcount_dna_cnt_xor<2>11  (
    .I0(dna_cnt[2]),
    .I1(dna_cnt[0]),
    .I2(dna_cnt[1]),
    .O(\Result<2>7 )
  );
  LUT4 #(
    .INIT ( 16'h6AAA ))
  \Mcount_dna_cnt_xor<3>11  (
    .I0(dna_cnt[3]),
    .I1(dna_cnt[0]),
    .I2(dna_cnt[1]),
    .I3(dna_cnt[2]),
    .O(\Result<3>7 )
  );
  LUT5 #(
    .INIT ( 32'h80000000 ))
  \Mcount_dna_cnt_cy<4>11  (
    .I0(dna_cnt[4]),
    .I1(dna_cnt[3]),
    .I2(dna_cnt[2]),
    .I3(dna_cnt[1]),
    .I4(dna_cnt[0]),
    .O(Mcount_dna_cnt_cy[4])
  );
  LUT5 #(
    .INIT ( 32'h6AAAAAAA ))
  \Mcount_dna_cnt_xor<4>11  (
    .I0(dna_cnt[4]),
    .I1(dna_cnt[0]),
    .I2(dna_cnt[1]),
    .I3(dna_cnt[2]),
    .I4(dna_cnt[3]),
    .O(\Result<4>3 )
  );
  LUT5 #(
    .INIT ( 32'h00080000 ))
  \spiflash_counter[8]_PWR_1_o_equal_1148_o<8>1  (
    .I0(spiflash_counter[5]),
    .I1(spiflash_counter[8]),
    .I2(spiflash_counter[0]),
    .I3(spiflash_counter[2]),
    .I4(\spiflash_counter[8]_GND_1_o_equal_1145_o<8>1_4481 ),
    .O(\spiflash_counter[8]_PWR_1_o_equal_1148_o )
  );
  LUT5 #(
    .INIT ( 32'h01000000 ))
  \spiflash_counter[8]_GND_1_o_equal_1146_o<8>1  (
    .I0(spiflash_counter[8]),
    .I1(spiflash_counter[0]),
    .I2(spiflash_counter[2]),
    .I3(spiflash_counter[5]),
    .I4(\spiflash_counter[8]_GND_1_o_equal_1145_o<8>1_4481 ),
    .O(\spiflash_counter[8]_GND_1_o_equal_1146_o )
  );
  LUT5 #(
    .INIT ( 32'h00000002 ))
  \spiflash_counter[8]_GND_1_o_equal_1145_o<8>1  (
    .I0(\spiflash_counter[8]_GND_1_o_equal_1145_o<8>1_4481 ),
    .I1(spiflash_counter[5]),
    .I2(spiflash_counter[8]),
    .I3(spiflash_counter[0]),
    .I4(spiflash_counter[2]),
    .O(\spiflash_counter[8]_GND_1_o_equal_1145_o )
  );
  LUT6 #(
    .INIT ( 64'h0202020000020000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[2]_mux_1321_OUT111  (
    .I0(basesoc_csrbankarray_csrbank0_sel),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[2] ),
    .I3(\basesoc_interface_adr[0] ),
    .I4(leds_storage_full[5]),
    .I5(xilinxmultiregimpl1_regs1[5]),
    .O(\GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[2]_mux_1321_OUT<5> )
  );
  LUT6 #(
    .INIT ( 64'h0202020000020000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[2]_mux_1321_OUT121  (
    .I0(basesoc_csrbankarray_csrbank0_sel),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[2] ),
    .I3(\basesoc_interface_adr[0] ),
    .I4(leds_storage_full[6]),
    .I5(xilinxmultiregimpl1_regs1[6]),
    .O(\GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[2]_mux_1321_OUT<6> )
  );
  LUT6 #(
    .INIT ( 64'h0202020000020000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[2]_mux_1321_OUT131  (
    .I0(basesoc_csrbankarray_csrbank0_sel),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[2] ),
    .I3(\basesoc_interface_adr[0] ),
    .I4(leds_storage_full[7]),
    .I5(xilinxmultiregimpl1_regs1[7]),
    .O(\GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[2]_mux_1321_OUT<7> )
  );
  LUT6 #(
    .INIT ( 64'h0800000000000000 ))
  basesoc_csrbankarray_csrbank4_bitbang_en0_re1 (
    .I0(basesoc_interface_we_943),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[0] ),
    .I3(\basesoc_interface_adr[10] ),
    .I4(\basesoc_interface_adr[12] ),
    .I5(\basesoc_csrbankarray_csrbank1_sel<13>1_4486 ),
    .O(basesoc_csrbankarray_csrbank4_bitbang_en0_re)
  );
  LUT5 #(
    .INIT ( 32'h40000000 ))
  \spiflash_counter[8]_PWR_1_o_equal_1149_o<8>1  (
    .I0(spiflash_counter[2]),
    .I1(spiflash_counter[0]),
    .I2(spiflash_counter[5]),
    .I3(spiflash_counter[8]),
    .I4(\spiflash_counter[8]_GND_1_o_equal_1145_o<8>1_4481 ),
    .O(\spiflash_counter[8]_PWR_1_o_equal_1149_o )
  );
  LUT5 #(
    .INIT ( 32'h80000000 ))
  \spiflash_counter[8]_PWR_1_o_equal_1151_o<8>1  (
    .I0(spiflash_counter[2]),
    .I1(spiflash_counter[0]),
    .I2(spiflash_counter[5]),
    .I3(spiflash_counter[8]),
    .I4(\spiflash_counter[8]_GND_1_o_equal_1145_o<8>1_4481 ),
    .O(\spiflash_counter[8]_PWR_1_o_equal_1151_o )
  );
  LUT3 #(
    .INIT ( 8'hA9 ))
  \Mcount_basesoc_sdram_time0_xor<2>11  (
    .I0(basesoc_sdram_time0[2]),
    .I1(basesoc_sdram_time0[1]),
    .I2(basesoc_sdram_time0[0]),
    .O(\Result<2>23 )
  );
  LUT3 #(
    .INIT ( 8'h28 ))
  \Mcount_basesoc_uart_phy_rx_bitcount_xor<1>11  (
    .I0(basesoc_uart_phy_rx_busy_192),
    .I1(basesoc_uart_phy_rx_bitcount[0]),
    .I2(basesoc_uart_phy_rx_bitcount[1]),
    .O(Mcount_basesoc_uart_phy_rx_bitcount1)
  );
  LUT4 #(
    .INIT ( 16'hAAAE ))
  \Mmux_basesoc_uart_phy_tx_reg[0]_PWR_1_o_MUX_350_o11  (
    .I0(basesoc_uart_phy_tx_reg[0]),
    .I1(basesoc_uart_phy_tx_bitcount[3]),
    .I2(basesoc_uart_phy_tx_bitcount[1]),
    .I3(basesoc_uart_phy_tx_bitcount[2]),
    .O(\basesoc_uart_phy_tx_reg[0]_PWR_1_o_MUX_350_o )
  );
  LUT5 #(
    .INIT ( 32'h40000000 ))
  basesoc_csrbankarray_csrbank6_ev_enable0_re1 (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[0] ),
    .I2(\basesoc_interface_adr[2] ),
    .I3(basesoc_csrbankarray_csrbank6_sel),
    .I4(basesoc_interface_we_943),
    .O(basesoc_csrbankarray_csrbank6_ev_enable0_re)
  );
  LUT5 #(
    .INIT ( 32'h01101010 ))
  \Mmux_spiflash_counter[8]_GND_1_o_mux_1156_OUT81  (
    .I0(\spiflash_counter[8]_GND_1_o_equal_1145_o ),
    .I1(\spiflash_counter[8]_PWR_1_o_equal_1151_o ),
    .I2(spiflash_counter[7]),
    .I3(\Madd_spiflash_counter[8]_GND_1_o_add_1152_OUT_cy<5> ),
    .I4(spiflash_counter[6]),
    .O(\spiflash_counter[8]_GND_1_o_mux_1156_OUT<7> )
  );
  LUT6 #(
    .INIT ( 64'h0110101010101010 ))
  \Mmux_spiflash_counter[8]_GND_1_o_mux_1156_OUT91  (
    .I0(\spiflash_counter[8]_GND_1_o_equal_1145_o ),
    .I1(\spiflash_counter[8]_PWR_1_o_equal_1151_o ),
    .I2(spiflash_counter[8]),
    .I3(\Madd_spiflash_counter[8]_GND_1_o_add_1152_OUT_cy<5> ),
    .I4(spiflash_counter[6]),
    .I5(spiflash_counter[7]),
    .O(\spiflash_counter[8]_GND_1_o_mux_1156_OUT<8> )
  );
  LUT5 #(
    .INIT ( 32'h00080000 ))
  \_n7139<5>11  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[3] ),
    .I2(\basesoc_interface_adr[1] ),
    .I3(\basesoc_interface_adr[5] ),
    .I4(\basesoc_interface_adr[2] ),
    .O(\_n7139<5>1 )
  );
  LUT5 #(
    .INIT ( 32'h01000000 ))
  _n712721 (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(\basesoc_interface_adr[5] ),
    .I3(\basesoc_interface_adr[3] ),
    .I4(\basesoc_interface_adr[0] ),
    .O(_n71272)
  );
  LUT6 #(
    .INIT ( 64'h4000000000000000 ))
  \_n7193<5>1  (
    .I0(\basesoc_interface_adr[5] ),
    .I1(\basesoc_interface_adr[4] ),
    .I2(\basesoc_interface_adr[3] ),
    .I3(\basesoc_interface_adr[2] ),
    .I4(\basesoc_interface_adr[1] ),
    .I5(\basesoc_interface_adr[0] ),
    .O(_n7193)
  );
  LUT6 #(
    .INIT ( 64'h0200000000000000 ))
  _n71451 (
    .I0(\picorv32/mem_addr [4]),
    .I1(\picorv32/mem_addr [6]),
    .I2(\picorv32/mem_addr [7]),
    .I3(\picorv32/mem_addr [2]),
    .I4(\picorv32/mem_addr [5]),
    .I5(\picorv32/mem_addr [3]),
    .O(N2825)
  );
  LUT6 #(
    .INIT ( 64'h0000020000000000 ))
  \_n7133<5>1  (
    .I0(basesoc_interface_adr_1_1_10312),
    .I1(basesoc_interface_adr_5_1_10322),
    .I2(basesoc_interface_adr_4_1_10321),
    .I3(basesoc_interface_adr_3_1_10319),
    .I4(basesoc_interface_adr_2_1_10318),
    .I5(basesoc_interface_adr_0_1_10317),
    .O(_n7133)
  );
  LUT6 #(
    .INIT ( 64'h0200000000000000 ))
  _n71811 (
    .I0(\basesoc_interface_adr[4] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(\basesoc_interface_adr[5] ),
    .I3(\basesoc_interface_adr[0] ),
    .I4(\basesoc_interface_adr[3] ),
    .I5(\basesoc_interface_adr[1] ),
    .O(_n7181)
  );
  LUT5 #(
    .INIT ( 32'h00080000 ))
  \basesoc_csrbankarray_csrbank0_sel<13>1  (
    .I0(\basesoc_interface_adr[12] ),
    .I1(\basesoc_interface_adr[11] ),
    .I2(\basesoc_interface_adr[13] ),
    .I3(\basesoc_interface_adr[10] ),
    .I4(\basesoc_interface_adr[9] ),
    .O(basesoc_csrbankarray_csrbank0_sel)
  );
  LUT5 #(
    .INIT ( 32'h01000000 ))
  \basesoc_csrbankarray_csrbank2_sel<13>1  (
    .I0(\basesoc_interface_adr[9] ),
    .I1(\basesoc_interface_adr[13] ),
    .I2(\basesoc_interface_adr[10] ),
    .I3(\basesoc_interface_adr[11] ),
    .I4(\basesoc_interface_adr[12] ),
    .O(basesoc_csrbankarray_csrbank2_sel)
  );
  LUT5 #(
    .INIT ( 32'h00000002 ))
  \basesoc_csrbankarray_sel<13>1  (
    .I0(\basesoc_interface_adr[11] ),
    .I1(\basesoc_interface_adr[12] ),
    .I2(\basesoc_interface_adr[9] ),
    .I3(\basesoc_interface_adr[13] ),
    .I4(\basesoc_interface_adr[10] ),
    .O(basesoc_csrbankarray_sel)
  );
  LUT5 #(
    .INIT ( 32'h01000000 ))
  \basesoc_csrbankarray_csrbank5_sel<13>1  (
    .I0(\basesoc_interface_adr[12] ),
    .I1(\basesoc_interface_adr[13] ),
    .I2(\basesoc_interface_adr[10] ),
    .I3(\basesoc_interface_adr[11] ),
    .I4(\basesoc_interface_adr[9] ),
    .O(basesoc_csrbankarray_csrbank5_sel)
  );
  LUT5 #(
    .INIT ( 32'h14444444 ))
  \Mcount_basesoc_uart_phy_tx_bitcount_xor<3>11  (
    .I0(basesoc_uart_phy_sink_valid_basesoc_uart_phy_sink_ready_AND_594_o),
    .I1(basesoc_uart_phy_tx_bitcount[3]),
    .I2(basesoc_uart_phy_tx_bitcount[0]),
    .I3(basesoc_uart_phy_tx_bitcount[1]),
    .I4(basesoc_uart_phy_tx_bitcount[2]),
    .O(Mcount_basesoc_uart_phy_tx_bitcount3)
  );
  LUT6 #(
    .INIT ( 64'h0200000000000000 ))
  basesoc_csrbankarray_csrbank4_bitbang0_re1 (
    .I0(basesoc_interface_we_943),
    .I1(\basesoc_interface_adr[0] ),
    .I2(\basesoc_interface_adr[1] ),
    .I3(\basesoc_interface_adr[10] ),
    .I4(\basesoc_interface_adr[12] ),
    .I5(\basesoc_csrbankarray_csrbank1_sel<13>1_4486 ),
    .O(basesoc_csrbankarray_csrbank4_bitbang0_re)
  );
  LUT6 #(
    .INIT ( 64'h0200000000000000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[1]_mux_1336_OUT41  (
    .I0(spiflash_bitbang_storage_full[3]),
    .I1(\basesoc_interface_adr[0] ),
    .I2(\basesoc_interface_adr[1] ),
    .I3(\basesoc_interface_adr[10] ),
    .I4(\basesoc_interface_adr[12] ),
    .I5(\basesoc_csrbankarray_csrbank1_sel<13>1_4486 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[1]_mux_1336_OUT<3> )
  );
  LUT6 #(
    .INIT ( 64'h0200000000000000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[1]_mux_1336_OUT31  (
    .I0(spiflash_bitbang_storage_full[2]),
    .I1(\basesoc_interface_adr[0] ),
    .I2(\basesoc_interface_adr[1] ),
    .I3(\basesoc_interface_adr[10] ),
    .I4(\basesoc_interface_adr[12] ),
    .I5(\basesoc_csrbankarray_csrbank1_sel<13>1_4486 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[1]_mux_1336_OUT<2> )
  );
  LUT6 #(
    .INIT ( 64'h0200000000000000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[1]_mux_1336_OUT21  (
    .I0(spiflash_bitbang_storage_full[1]),
    .I1(\basesoc_interface_adr[0] ),
    .I2(\basesoc_interface_adr[1] ),
    .I3(\basesoc_interface_adr[10] ),
    .I4(\basesoc_interface_adr[12] ),
    .I5(\basesoc_csrbankarray_csrbank1_sel<13>1_4486 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[1]_mux_1336_OUT<1> )
  );
  LUT5 #(
    .INIT ( 32'hAAAAAAA9 ))
  \Mcount_basesoc_sdram_time0_xor<4>11  (
    .I0(basesoc_sdram_time0[4]),
    .I1(basesoc_sdram_time0[1]),
    .I2(basesoc_sdram_time0[2]),
    .I3(basesoc_sdram_time0[3]),
    .I4(basesoc_sdram_time0[0]),
    .O(\Result<4>5 )
  );
  LUT4 #(
    .INIT ( 16'h2888 ))
  \Mcount_basesoc_uart_phy_rx_bitcount_xor<2>11  (
    .I0(basesoc_uart_phy_rx_busy_192),
    .I1(basesoc_uart_phy_rx_bitcount[2]),
    .I2(basesoc_uart_phy_rx_bitcount[0]),
    .I3(basesoc_uart_phy_rx_bitcount[1]),
    .O(Mcount_basesoc_uart_phy_rx_bitcount2)
  );
  LUT5 #(
    .INIT ( 32'h28888888 ))
  \Mcount_basesoc_uart_phy_rx_bitcount_xor<3>11  (
    .I0(basesoc_uart_phy_rx_busy_192),
    .I1(basesoc_uart_phy_rx_bitcount[3]),
    .I2(basesoc_uart_phy_rx_bitcount[0]),
    .I3(basesoc_uart_phy_rx_bitcount[1]),
    .I4(basesoc_uart_phy_rx_bitcount[2]),
    .O(Mcount_basesoc_uart_phy_rx_bitcount3)
  );
  LUT6 #(
    .INIT ( 64'hA8AAA8AAFDFFA8AA ))
  \refresher_state_FSM_FFd2-In1  (
    .I0(refresher_state_FSM_FFd2_944),
    .I1(multiplexer_state_FSM_FFd3_2742),
    .I2(multiplexer_state_FSM_FFd1),
    .I3(multiplexer_state_FSM_FFd2),
    .I4(basesoc_sdram_timer_done),
    .I5(refresher_state_FSM_FFd1_945),
    .O(\refresher_state_FSM_FFd2-In )
  );
  LUT6 #(
    .INIT ( 64'h444444F444444444 ))
  \refresher_state_FSM_FFd1-In1  (
    .I0(basesoc_sdram_generator_done_821),
    .I1(refresher_state_FSM_FFd1_945),
    .I2(multiplexer_state_FSM_FFd2),
    .I3(multiplexer_state_FSM_FFd3_2742),
    .I4(multiplexer_state_FSM_FFd1),
    .I5(refresher_state_FSM_FFd2_944),
    .O(\refresher_state_FSM_FFd1-In )
  );
  LUT3 #(
    .INIT ( 8'hA9 ))
  \Mcount_basesoc_sdram_time1_xor<2>11  (
    .I0(basesoc_sdram_time1[2]),
    .I1(basesoc_sdram_time1[1]),
    .I2(basesoc_sdram_time1[0]),
    .O(\Result<2>22 )
  );
  LUT3 #(
    .INIT ( 8'h6A ))
  \Mcount_basesoc_uart_rx_fifo_consume_xor<2>11  (
    .I0(basesoc_uart_rx_fifo_consume[2]),
    .I1(basesoc_uart_rx_fifo_consume[0]),
    .I2(basesoc_uart_rx_fifo_consume[1]),
    .O(\Result<2>6 )
  );
  LUT4 #(
    .INIT ( 16'h6AAA ))
  \Mcount_basesoc_uart_rx_fifo_consume_xor<3>11  (
    .I0(basesoc_uart_rx_fifo_consume[3]),
    .I1(basesoc_uart_rx_fifo_consume[0]),
    .I2(basesoc_uart_rx_fifo_consume[1]),
    .I3(basesoc_uart_rx_fifo_consume[2]),
    .O(\Result<3>6 )
  );
  LUT3 #(
    .INIT ( 8'h6A ))
  \Mcount_basesoc_uart_rx_fifo_produce_xor<2>11  (
    .I0(basesoc_uart_rx_fifo_produce[2]),
    .I1(basesoc_uart_rx_fifo_produce[0]),
    .I2(basesoc_uart_rx_fifo_produce[1]),
    .O(\Result<2>5 )
  );
  LUT4 #(
    .INIT ( 16'h6AAA ))
  \Mcount_basesoc_uart_rx_fifo_produce_xor<3>11  (
    .I0(basesoc_uart_rx_fifo_produce[3]),
    .I1(basesoc_uart_rx_fifo_produce[0]),
    .I2(basesoc_uart_rx_fifo_produce[1]),
    .I3(basesoc_uart_rx_fifo_produce[2]),
    .O(\Result<3>5 )
  );
  LUT3 #(
    .INIT ( 8'h6A ))
  \Mcount_basesoc_uart_tx_fifo_consume_xor<2>11  (
    .I0(basesoc_uart_tx_fifo_consume[2]),
    .I1(basesoc_uart_tx_fifo_consume[0]),
    .I2(basesoc_uart_tx_fifo_consume[1]),
    .O(\Result<2>4 )
  );
  LUT4 #(
    .INIT ( 16'h6AAA ))
  \Mcount_basesoc_uart_tx_fifo_consume_xor<3>11  (
    .I0(basesoc_uart_tx_fifo_consume[3]),
    .I1(basesoc_uart_tx_fifo_consume[0]),
    .I2(basesoc_uart_tx_fifo_consume[1]),
    .I3(basesoc_uart_tx_fifo_consume[2]),
    .O(\Result<3>4 )
  );
  LUT3 #(
    .INIT ( 8'h6A ))
  \Mcount_basesoc_uart_tx_fifo_produce_xor<2>11  (
    .I0(basesoc_uart_tx_fifo_produce[2]),
    .I1(basesoc_uart_tx_fifo_produce[0]),
    .I2(basesoc_uart_tx_fifo_produce[1]),
    .O(\Result<2>3 )
  );
  LUT4 #(
    .INIT ( 16'h6AAA ))
  \Mcount_basesoc_uart_tx_fifo_produce_xor<3>11  (
    .I0(basesoc_uart_tx_fifo_produce[3]),
    .I1(basesoc_uart_tx_fifo_produce[0]),
    .I2(basesoc_uart_tx_fifo_produce[1]),
    .I3(basesoc_uart_tx_fifo_produce[2]),
    .O(\Result<3>3 )
  );
  LUT6 #(
    .INIT ( 64'h0000000010000000 ))
  \_n7184<5>1  (
    .I0(basesoc_interface_adr_1_1_10312),
    .I1(basesoc_interface_adr_5_1_10322),
    .I2(basesoc_interface_adr_4_1_10321),
    .I3(basesoc_interface_adr_3_1_10319),
    .I4(basesoc_interface_adr_2_1_10318),
    .I5(basesoc_interface_adr_0_1_10317),
    .O(_n7184)
  );
  LUT6 #(
    .INIT ( 64'h0000000001000000 ))
  \_n7136<5>1  (
    .I0(basesoc_interface_adr_1_1_10312),
    .I1(basesoc_interface_adr_5_1_10322),
    .I2(basesoc_interface_adr_4_1_10321),
    .I3(basesoc_interface_adr_3_1_10319),
    .I4(basesoc_interface_adr_2_1_10318),
    .I5(basesoc_interface_adr_0_1_10317),
    .O(_n7136)
  );
  LUT5 #(
    .INIT ( 32'h00080000 ))
  basesoc_csrbankarray_csrbank0_buttons_ev_enable0_re1 (
    .I0(basesoc_csrbankarray_csrbank0_sel),
    .I1(basesoc_interface_we_943),
    .I2(\basesoc_interface_adr[1] ),
    .I3(\basesoc_interface_adr[0] ),
    .I4(\basesoc_interface_adr[2] ),
    .O(basesoc_csrbankarray_csrbank0_buttons_ev_enable0_re)
  );
  LUT6 #(
    .INIT ( 64'h0200000000000000 ))
  basesoc_uart_rx_clear1 (
    .I0(basesoc_interface_we_943),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[0] ),
    .I3(basesoc_interface_dat_w[1]),
    .I4(basesoc_csrbankarray_csrbank6_sel),
    .I5(\basesoc_interface_adr[2] ),
    .O(basesoc_uart_rx_clear)
  );
  LUT6 #(
    .INIT ( 64'h0200000000000000 ))
  basesoc_uart_tx_clear1 (
    .I0(basesoc_interface_we_943),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[0] ),
    .I3(basesoc_interface_dat_w[0]),
    .I4(basesoc_csrbankarray_csrbank6_sel),
    .I5(\basesoc_interface_adr[2] ),
    .O(basesoc_uart_tx_clear)
  );
  LUT6 #(
    .INIT ( 64'h0000000040000000 ))
  \_n7190<5>1  (
    .I0(basesoc_interface_adr_5_1_10322),
    .I1(basesoc_interface_adr_4_1_10321),
    .I2(basesoc_interface_adr_3_1_10319),
    .I3(basesoc_interface_adr_2_1_10318),
    .I4(basesoc_interface_adr_1_2_10316),
    .I5(basesoc_interface_adr_0_1_10317),
    .O(_n7190)
  );
  LUT6 #(
    .INIT ( 64'h0000000004000000 ))
  _n71421 (
    .I0(\basesoc_interface_adr[4] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(\basesoc_interface_adr[0] ),
    .I3(\basesoc_interface_adr[1] ),
    .I4(\basesoc_interface_adr[3] ),
    .I5(\basesoc_interface_adr[5] ),
    .O(_n7142)
  );
  LUT6 #(
    .INIT ( 64'h0000000000000200 ))
  \_n7130<5>1  (
    .I0(basesoc_interface_adr_1_2_10316),
    .I1(\basesoc_interface_adr[5] ),
    .I2(\basesoc_interface_adr[4] ),
    .I3(\basesoc_interface_adr[3] ),
    .I4(\basesoc_interface_adr[2] ),
    .I5(\basesoc_interface_adr[0] ),
    .O(_n7130)
  );
  LUT6 #(
    .INIT ( 64'h0000000000400000 ))
  \_n7178<5>1  (
    .I0(\basesoc_interface_adr[5] ),
    .I1(\basesoc_interface_adr[4] ),
    .I2(\basesoc_interface_adr[3] ),
    .I3(\basesoc_interface_adr[2] ),
    .I4(\basesoc_interface_adr[1] ),
    .I5(\basesoc_interface_adr[0] ),
    .O(_n7178)
  );
  LUT4 #(
    .INIT ( 16'h0020 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT4121  (
    .I0(\basesoc_interface_adr[2] ),
    .I1(\basesoc_interface_adr[0] ),
    .I2(\basesoc_interface_adr[3] ),
    .I3(\basesoc_interface_adr[5] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT412 )
  );
  LUT6 #(
    .INIT ( 64'h0800000000000000 ))
  eventsourceprocess0_clear1 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[2] ),
    .I3(basesoc_interface_dat_w[0]),
    .I4(basesoc_csrbankarray_csrbank0_sel),
    .I5(basesoc_interface_we_943),
    .O(eventsourceprocess0_clear)
  );
  LUT6 #(
    .INIT ( 64'h0800000000000000 ))
  eventsourceprocess4_clear1 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[2] ),
    .I3(basesoc_interface_dat_w[4]),
    .I4(basesoc_csrbankarray_csrbank0_sel),
    .I5(basesoc_interface_we_943),
    .O(eventsourceprocess4_clear)
  );
  LUT6 #(
    .INIT ( 64'h0800000000000000 ))
  eventsourceprocess3_clear1 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[2] ),
    .I3(basesoc_interface_dat_w[3]),
    .I4(basesoc_csrbankarray_csrbank0_sel),
    .I5(basesoc_interface_we_943),
    .O(eventsourceprocess3_clear)
  );
  LUT6 #(
    .INIT ( 64'h0800000000000000 ))
  eventsourceprocess2_clear1 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[2] ),
    .I3(basesoc_interface_dat_w[2]),
    .I4(basesoc_csrbankarray_csrbank0_sel),
    .I5(basesoc_interface_we_943),
    .O(eventsourceprocess2_clear)
  );
  LUT6 #(
    .INIT ( 64'h0800000000000000 ))
  eventsourceprocess1_clear1 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[2] ),
    .I3(basesoc_interface_dat_w[1]),
    .I4(basesoc_csrbankarray_csrbank0_sel),
    .I5(basesoc_interface_we_943),
    .O(eventsourceprocess1_clear)
  );
  LUT6 #(
    .INIT ( 64'h0000000004000000 ))
  basesoc_csrbankarray_csrbank1_scratch0_re1 (
    .I0(\basesoc_interface_adr[3] ),
    .I1(basesoc_interface_we_943),
    .I2(\basesoc_interface_adr[1] ),
    .I3(\basesoc_interface_adr[2] ),
    .I4(basesoc_csrbankarray_csrbank1_sel),
    .I5(\basesoc_interface_adr[0] ),
    .O(basesoc_csrbankarray_csrbank1_scratch0_re)
  );
  LUT3 #(
    .INIT ( 8'h08 ))
  litedramwishbone2native_state_basesoc_port_cmd_payload_we1 (
    .I0(cache_state_FSM_FFd2_3702),
    .I1(litedramwishbone2native_state_FSM_FFd3_2083),
    .I2(cache_state_FSM_FFd3_3701),
    .O(basesoc_port_cmd_payload_we)
  );
  LUT6 #(
    .INIT ( 64'h80888088FFFF8088 ))
  \litedramwishbone2native_state_FSM_FFd2-In1  (
    .I0(basesoc_port_cmd_ready),
    .I1(litedramwishbone2native_state_FSM_FFd3_2083),
    .I2(cache_state_FSM_FFd3_3701),
    .I3(cache_state_FSM_FFd2_3702),
    .I4(litedramwishbone2native_state_FSM_FFd2_2082),
    .I5(new_master_rdata_valid5_859),
    .O(\litedramwishbone2native_state_FSM_FFd2-In )
  );
  LUT6 #(
    .INIT ( 64'h4444F44444444444 ))
  \litedramwishbone2native_state_FSM_FFd1-In1  (
    .I0(new_master_wdata_ready),
    .I1(litedramwishbone2native_state_FSM_FFd1_2081),
    .I2(cache_state_FSM_FFd2_3702),
    .I3(litedramwishbone2native_state_FSM_FFd3_2083),
    .I4(cache_state_FSM_FFd3_3701),
    .I5(basesoc_port_cmd_ready),
    .O(\litedramwishbone2native_state_FSM_FFd1-In )
  );
  LUT5 #(
    .INIT ( 32'hFFFF4044 ))
  \litedramwishbone2native_state_FSM_FFd4-In1  (
    .I0(cache_state_FSM_FFd1_965),
    .I1(litedramwishbone2native_state_FSM_FFd4_3707),
    .I2(cache_state_FSM_FFd3_3701),
    .I3(cache_state_FSM_FFd2_3702),
    .I4(basesoc_ack),
    .O(\litedramwishbone2native_state_FSM_FFd4-In )
  );
  LUT6 #(
    .INIT ( 64'h88A888A8FFFF88A8 ))
  \litedramwishbone2native_state_FSM_FFd3-In1  (
    .I0(litedramwishbone2native_state_FSM_FFd4_3707),
    .I1(cache_state_FSM_FFd1_965),
    .I2(cache_state_FSM_FFd2_3702),
    .I3(cache_state_FSM_FFd3_3701),
    .I4(litedramwishbone2native_state_FSM_FFd3_2083),
    .I5(basesoc_port_cmd_ready),
    .O(\litedramwishbone2native_state_FSM_FFd3-In )
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_readable1 (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[2]),
    .I1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[1]),
    .I2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[0]),
    .I3(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[3]),
    .O(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_do_read1_rstpot)
  );
  LUT5 #(
    .INIT ( 32'hFFFFFFFE ))
  basesoc_sdram_bankmachine2_req_lock1 (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_valid_n_1298),
    .I1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[2]),
    .I2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[1]),
    .I3(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[0]),
    .I4(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[3]),
    .O(basesoc_sdram_bankmachine2_req_lock)
  );
  LUT5 #(
    .INIT ( 32'h00040000 ))
  _n715111 (
    .I0(\basesoc_interface_adr[5] ),
    .I1(\basesoc_interface_adr[4] ),
    .I2(\basesoc_interface_adr[3] ),
    .I3(\basesoc_interface_adr[2] ),
    .I4(\basesoc_interface_adr[0] ),
    .O(_n71511)
  );
  LUT6 #(
    .INIT ( 64'h0000000400000000 ))
  _n71091 (
    .I0(\basesoc_interface_adr[5] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[4] ),
    .I3(\basesoc_interface_adr[2] ),
    .I4(\basesoc_interface_adr[3] ),
    .I5(\basesoc_interface_adr[0] ),
    .O(_n7109)
  );
  LUT6 #(
    .INIT ( 64'h0000000004000000 ))
  basesoc_csrbankarray_csrbank5_load0_re1 (
    .I0(\basesoc_interface_adr[4] ),
    .I1(basesoc_csrbankarray_csrbank5_sel_basesoc_csrbankarray_interface5_bank_bus_we_AND_478_o),
    .I2(\basesoc_interface_adr[2] ),
    .I3(\basesoc_interface_adr[0] ),
    .I4(\basesoc_interface_adr[1] ),
    .I5(\basesoc_interface_adr[3] ),
    .O(basesoc_csrbankarray_csrbank5_load0_re)
  );
  LUT6 #(
    .INIT ( 64'h0000000004000000 ))
  basesoc_csrbankarray_csrbank1_scratch3_re1 (
    .I0(\basesoc_interface_adr[1] ),
    .I1(basesoc_interface_we_943),
    .I2(\basesoc_interface_adr[2] ),
    .I3(\basesoc_interface_adr[0] ),
    .I4(basesoc_csrbankarray_csrbank1_sel),
    .I5(\basesoc_interface_adr[3] ),
    .O(basesoc_csrbankarray_csrbank1_scratch3_re)
  );
  LUT6 #(
    .INIT ( 64'h0200000000000000 ))
  basesoc_csrbankarray_csrbank1_scratch1_re1 (
    .I0(basesoc_interface_we_943),
    .I1(\basesoc_interface_adr[2] ),
    .I2(\basesoc_interface_adr[3] ),
    .I3(\basesoc_interface_adr[0] ),
    .I4(\basesoc_interface_adr[1] ),
    .I5(basesoc_csrbankarray_csrbank1_sel),
    .O(basesoc_csrbankarray_csrbank1_scratch1_re)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFF0880 ))
  _n5520_inv1 (
    .I0(\picorv32/mem_valid ),
    .I1(basesoc_slave_sel[1]),
    .I2(basesoc_grant_1650),
    .I3(\picorv32/mem_instr_432 ),
    .I4(basesoc_counter[0]),
    .I5(basesoc_counter[1]),
    .O(_n5520_inv)
  );
  LUT6 #(
    .INIT ( 64'h0000800080000000 ))
  \spiflash_bus_cyc_spiflash_counter[8]_AND_611_o1  (
    .I0(\picorv32/mem_valid ),
    .I1(basesoc_slave_sel[2]),
    .I2(\spiflash_counter[8]_GND_1_o_equal_1145_o ),
    .I3(\spiflash_i[1]_PWR_1_o_equal_1140_o ),
    .I4(basesoc_grant_1650),
    .I5(\picorv32/mem_instr_432 ),
    .O(\spiflash_bus_cyc_spiflash_counter[8]_AND_611_o )
  );
  LUT5 #(
    .INIT ( 32'h09999999 ))
  \Mcount_basesoc_sdram_bankmachine0_twtpcon_count_xor<1>11  (
    .I0(basesoc_sdram_bankmachine0_twtpcon_count_1_BRB0_9730),
    .I1(basesoc_sdram_bankmachine0_twtpcon_count_1_BRB1_9731),
    .I2(basesoc_sdram_bankmachine0_twtpcon_count_1_BRB2_9732),
    .I3(basesoc_sdram_bankmachine0_twtpcon_count_1_BRB3_9733),
    .I4(basesoc_sdram_bankmachine0_twtpcon_count_1_BRB4_9734),
    .O(basesoc_sdram_bankmachine0_twtpcon_count[1])
  );
  LUT6 #(
    .INIT ( 64'hFFA9A9A9A9A9A9A9 ))
  \Mcount_basesoc_sdram_bankmachine0_twtpcon_count_xor<2>11  (
    .I0(basesoc_sdram_bankmachine0_twtpcon_count_2_BRB0_9800),
    .I1(basesoc_sdram_bankmachine0_twtpcon_count_2_BRB1_9801),
    .I2(basesoc_sdram_bankmachine0_twtpcon_count_2_BRB2_9802),
    .I3(basesoc_sdram_bankmachine0_twtpcon_count_2_BRB3_9803),
    .I4(basesoc_sdram_bankmachine0_twtpcon_count_1_BRB2_9732),
    .I5(basesoc_sdram_bankmachine0_twtpcon_count_1_BRB3_9733),
    .O(basesoc_sdram_bankmachine0_twtpcon_count[2])
  );
  LUT5 #(
    .INIT ( 32'h09999999 ))
  \Mcount_basesoc_sdram_bankmachine1_twtpcon_count_xor<1>11  (
    .I0(basesoc_sdram_bankmachine1_twtpcon_count_1_BRB0_9735),
    .I1(basesoc_sdram_bankmachine1_twtpcon_count_1_BRB1_9736),
    .I2(basesoc_sdram_bankmachine1_twtpcon_count_1_BRB2_9737),
    .I3(basesoc_sdram_bankmachine1_twtpcon_count_1_BRB3_9738),
    .I4(basesoc_sdram_bankmachine1_twtpcon_count_1_BRB4_9739),
    .O(basesoc_sdram_bankmachine1_twtpcon_count[1])
  );
  LUT6 #(
    .INIT ( 64'hFFA9A9A9A9A9A9A9 ))
  \Mcount_basesoc_sdram_bankmachine1_twtpcon_count_xor<2>11  (
    .I0(basesoc_sdram_bankmachine1_twtpcon_count_2_BRB0_9804),
    .I1(basesoc_sdram_bankmachine1_twtpcon_count_2_BRB1_9805),
    .I2(basesoc_sdram_bankmachine1_twtpcon_count_2_BRB2_9806),
    .I3(basesoc_sdram_bankmachine1_twtpcon_count_2_BRB3_9807),
    .I4(basesoc_sdram_bankmachine1_twtpcon_count_1_BRB2_9737),
    .I5(basesoc_sdram_bankmachine1_twtpcon_count_1_BRB3_9738),
    .O(basesoc_sdram_bankmachine1_twtpcon_count[2])
  );
  LUT5 #(
    .INIT ( 32'h09999999 ))
  \Mcount_basesoc_sdram_bankmachine2_twtpcon_count_xor<1>11  (
    .I0(basesoc_sdram_bankmachine2_twtpcon_count_1_BRB0_9740),
    .I1(basesoc_sdram_bankmachine2_twtpcon_count_1_BRB1_9741),
    .I2(basesoc_sdram_bankmachine2_twtpcon_count_1_BRB2_9742),
    .I3(basesoc_sdram_bankmachine2_twtpcon_count_1_BRB3_9743),
    .I4(basesoc_sdram_bankmachine2_twtpcon_count_1_BRB4_9744),
    .O(basesoc_sdram_bankmachine2_twtpcon_count[1])
  );
  LUT6 #(
    .INIT ( 64'hFFA9A9A9A9A9A9A9 ))
  \Mcount_basesoc_sdram_bankmachine2_twtpcon_count_xor<2>11  (
    .I0(basesoc_sdram_bankmachine2_twtpcon_count_2_BRB0_9808),
    .I1(basesoc_sdram_bankmachine2_twtpcon_count_2_BRB1_9809),
    .I2(basesoc_sdram_bankmachine2_twtpcon_count_2_BRB2_9810),
    .I3(basesoc_sdram_bankmachine2_twtpcon_count_2_BRB3_9811),
    .I4(basesoc_sdram_bankmachine2_twtpcon_count_1_BRB2_9742),
    .I5(basesoc_sdram_bankmachine2_twtpcon_count_1_BRB3_9743),
    .O(basesoc_sdram_bankmachine2_twtpcon_count[2])
  );
  LUT5 #(
    .INIT ( 32'h09999999 ))
  \Mcount_basesoc_sdram_bankmachine3_twtpcon_count_xor<1>11  (
    .I0(basesoc_sdram_bankmachine3_twtpcon_count_1_BRB0_9745),
    .I1(basesoc_sdram_bankmachine3_twtpcon_count_1_BRB1_9746),
    .I2(basesoc_sdram_bankmachine3_twtpcon_count_1_BRB2_9747),
    .I3(basesoc_sdram_bankmachine3_twtpcon_count_1_BRB3_9748),
    .I4(basesoc_sdram_bankmachine3_twtpcon_count_1_BRB4_9749),
    .O(basesoc_sdram_bankmachine3_twtpcon_count[1])
  );
  LUT6 #(
    .INIT ( 64'hFFA9A9A9A9A9A9A9 ))
  \Mcount_basesoc_sdram_bankmachine3_twtpcon_count_xor<2>11  (
    .I0(basesoc_sdram_bankmachine3_twtpcon_count_2_BRB0_9812),
    .I1(basesoc_sdram_bankmachine3_twtpcon_count_2_BRB1_9813),
    .I2(basesoc_sdram_bankmachine3_twtpcon_count_2_BRB2_9814),
    .I3(basesoc_sdram_bankmachine3_twtpcon_count_2_BRB3_9815),
    .I4(basesoc_sdram_bankmachine3_twtpcon_count_1_BRB2_9747),
    .I5(basesoc_sdram_bankmachine3_twtpcon_count_1_BRB3_9748),
    .O(basesoc_sdram_bankmachine3_twtpcon_count[2])
  );
  LUT6 #(
    .INIT ( 64'h0000000200000000 ))
  \_n7199<5>1  (
    .I0(\basesoc_interface_adr[5] ),
    .I1(\basesoc_interface_adr[4] ),
    .I2(\basesoc_interface_adr[3] ),
    .I3(\basesoc_interface_adr[2] ),
    .I4(\basesoc_interface_adr[1] ),
    .I5(\basesoc_interface_adr[0] ),
    .O(_n7199)
  );
  LUT6 #(
    .INIT ( 64'h0000000000000100 ))
  _n71031 (
    .I0(\basesoc_interface_adr[5] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[4] ),
    .I3(\basesoc_interface_adr[0] ),
    .I4(\basesoc_interface_adr[2] ),
    .I5(\basesoc_interface_adr[3] ),
    .O(_n7103)
  );
  LUT6 #(
    .INIT ( 64'h0000000400000000 ))
  basesoc_csrbankarray_csrbank5_load2_re1 (
    .I0(\basesoc_interface_adr[1] ),
    .I1(basesoc_csrbankarray_csrbank5_sel_basesoc_csrbankarray_interface5_bank_bus_we_AND_478_o),
    .I2(\basesoc_interface_adr[4] ),
    .I3(\basesoc_interface_adr[2] ),
    .I4(\basesoc_interface_adr[3] ),
    .I5(\basesoc_interface_adr[0] ),
    .O(basesoc_csrbankarray_csrbank5_load2_re)
  );
  LUT6 #(
    .INIT ( 64'h0000000400000000 ))
  _n71541 (
    .I0(\basesoc_interface_adr[5] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[3] ),
    .I3(\basesoc_interface_adr[0] ),
    .I4(\basesoc_interface_adr[2] ),
    .I5(\basesoc_interface_adr[4] ),
    .O(_n7154)
  );
  LUT6 #(
    .INIT ( 64'h0000000000010000 ))
  _n71061 (
    .I0(\basesoc_interface_adr[5] ),
    .I1(\basesoc_interface_adr[4] ),
    .I2(\basesoc_interface_adr[3] ),
    .I3(\basesoc_interface_adr[2] ),
    .I4(\basesoc_interface_adr[1] ),
    .I5(\basesoc_interface_adr[0] ),
    .O(_n7106)
  );
  LUT6 #(
    .INIT ( 64'h0000000400000000 ))
  basesoc_csrbankarray_csrbank5_load1_re1 (
    .I0(\basesoc_interface_adr[4] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[3] ),
    .I3(\basesoc_interface_adr[0] ),
    .I4(\basesoc_interface_adr[2] ),
    .I5(basesoc_csrbankarray_csrbank5_sel_basesoc_csrbankarray_interface5_bank_bus_we_AND_478_o),
    .O(basesoc_csrbankarray_csrbank5_load1_re)
  );
  LUT6 #(
    .INIT ( 64'h0000000004000000 ))
  basesoc_csrbankarray_csrbank1_scratch2_re1 (
    .I0(\basesoc_interface_adr[3] ),
    .I1(basesoc_csrbankarray_csrbank1_sel),
    .I2(\basesoc_interface_adr[0] ),
    .I3(basesoc_interface_we_943),
    .I4(\basesoc_interface_adr[1] ),
    .I5(\basesoc_interface_adr[2] ),
    .O(basesoc_csrbankarray_csrbank1_scratch2_re)
  );
  LUT6 #(
    .INIT ( 64'h46666666AAAAAAAA ))
  \Mmux_spiflash_counter[8]_GND_1_o_mux_1156_OUT31  (
    .I0(spiflash_counter[2]),
    .I1(spiflash_counter[1]),
    .I2(spiflash_counter[5]),
    .I3(spiflash_counter[8]),
    .I4(\spiflash_counter[8]_GND_1_o_equal_1145_o<8>1_4481 ),
    .I5(spiflash_counter[0]),
    .O(\spiflash_counter[8]_GND_1_o_mux_1156_OUT<2> )
  );
  LUT6 #(
    .INIT ( 64'h0010001000100000 ))
  \picorv32/Reset_OR_DriverANDClockEnable1  (
    .I0(\picorv32/mem_state [0]),
    .I1(\picorv32/mem_state [1]),
    .I2(sys_rst_INV_439_o_2326),
    .I3(\picorv32/trap_6566 ),
    .I4(\picorv32/mem_do_prefetch_mem_do_rinst_OR_426_o ),
    .I5(\picorv32/mem_do_rdata ),
    .O(\picorv32/Reset_OR_DriverANDClockEnable )
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \picorv32/resetn_trap_OR_423_o_inv1  (
    .I0(\picorv32/trap_6566 ),
    .I1(sys_rst_INV_439_o_2326),
    .O(\picorv32/resetn_trap_OR_423_o_inv )
  );
  LUT6 #(
    .INIT ( 64'hFFFFAAA8AAA8AAA8 ))
  \picorv32/PWR_10_o_decoded_imm_uj[31]_select_280_OUT<5>1  (
    .I0(\picorv32/mem_rdata_q [25]),
    .I1(\picorv32/is_beq_bne_blt_bge_bltu_bgeu ),
    .I2(\picorv32/is_sb_sh_sw ),
    .I3(\picorv32/PWR_10_o_instr_jalr_equal_277_o ),
    .I4(\picorv32/instr_jal_6092 ),
    .I5(\picorv32/decoded_imm_uj [5]),
    .O(\picorv32/PWR_10_o_decoded_imm_uj[31]_select_280_OUT<5> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFAAA8AAA8AAA8 ))
  \picorv32/PWR_10_o_decoded_imm_uj[31]_select_280_OUT<6>1  (
    .I0(\picorv32/mem_rdata_q [26]),
    .I1(\picorv32/is_beq_bne_blt_bge_bltu_bgeu ),
    .I2(\picorv32/is_sb_sh_sw ),
    .I3(\picorv32/PWR_10_o_instr_jalr_equal_277_o ),
    .I4(\picorv32/instr_jal_6092 ),
    .I5(\picorv32/decoded_imm_uj [6]),
    .O(\picorv32/PWR_10_o_decoded_imm_uj[31]_select_280_OUT<6> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFAAA8AAA8AAA8 ))
  \picorv32/PWR_10_o_decoded_imm_uj[31]_select_280_OUT<7>1  (
    .I0(\picorv32/mem_rdata_q [27]),
    .I1(\picorv32/is_beq_bne_blt_bge_bltu_bgeu ),
    .I2(\picorv32/is_sb_sh_sw ),
    .I3(\picorv32/PWR_10_o_instr_jalr_equal_277_o ),
    .I4(\picorv32/instr_jal_6092 ),
    .I5(\picorv32/decoded_imm_uj [7]),
    .O(\picorv32/PWR_10_o_decoded_imm_uj[31]_select_280_OUT<7> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFAAA8AAA8AAA8 ))
  \picorv32/PWR_10_o_decoded_imm_uj[31]_select_280_OUT<8>1  (
    .I0(\picorv32/mem_rdata_q [28]),
    .I1(\picorv32/is_beq_bne_blt_bge_bltu_bgeu ),
    .I2(\picorv32/is_sb_sh_sw ),
    .I3(\picorv32/PWR_10_o_instr_jalr_equal_277_o ),
    .I4(\picorv32/instr_jal_6092 ),
    .I5(\picorv32/decoded_imm_uj [8]),
    .O(\picorv32/PWR_10_o_decoded_imm_uj[31]_select_280_OUT<8> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFAAA8AAA8AAA8 ))
  \picorv32/PWR_10_o_decoded_imm_uj[31]_select_280_OUT<9>1  (
    .I0(\picorv32/mem_rdata_q [29]),
    .I1(\picorv32/is_beq_bne_blt_bge_bltu_bgeu ),
    .I2(\picorv32/is_sb_sh_sw ),
    .I3(\picorv32/PWR_10_o_instr_jalr_equal_277_o ),
    .I4(\picorv32/instr_jal_6092 ),
    .I5(\picorv32/decoded_imm_uj [9]),
    .O(\picorv32/PWR_10_o_decoded_imm_uj[31]_select_280_OUT<9> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFAAA8AAA8AAA8 ))
  \picorv32/PWR_10_o_decoded_imm_uj[31]_select_280_OUT<10>1  (
    .I0(\picorv32/mem_rdata_q [30]),
    .I1(\picorv32/is_beq_bne_blt_bge_bltu_bgeu ),
    .I2(\picorv32/is_sb_sh_sw ),
    .I3(\picorv32/PWR_10_o_instr_jalr_equal_277_o ),
    .I4(\picorv32/instr_jal_6092 ),
    .I5(\picorv32/decoded_imm_uj [10]),
    .O(\picorv32/PWR_10_o_decoded_imm_uj[31]_select_280_OUT<10> )
  );
  LUT4 #(
    .INIT ( 16'hAAA9 ))
  \picorv32/Mcount_pcpi_timeout_counter_xor<3>11  (
    .I0(\picorv32/pcpi_timeout_counter [3]),
    .I1(\picorv32/pcpi_timeout_counter [0]),
    .I2(\picorv32/pcpi_timeout_counter [1]),
    .I3(\picorv32/pcpi_timeout_counter [2]),
    .O(\picorv32/Result<3>2 )
  );
  LUT3 #(
    .INIT ( 8'hA9 ))
  \picorv32/Mcount_pcpi_timeout_counter_xor<2>11  (
    .I0(\picorv32/pcpi_timeout_counter [2]),
    .I1(\picorv32/pcpi_timeout_counter [0]),
    .I2(\picorv32/pcpi_timeout_counter [1]),
    .O(\picorv32/Result<2>2 )
  );
  LUT4 #(
    .INIT ( 16'h053F ))
  \picorv32/Mmux_mem_la_wstrb11  (
    .I0(\picorv32/mem_wordsize [0]),
    .I1(\picorv32/reg_op1_0 ),
    .I2(\picorv32/mem_wordsize [1]),
    .I3(\picorv32/reg_op1_1 ),
    .O(\picorv32/Mmux_mem_rdata_word110 )
  );
  LUT4 #(
    .INIT ( 16'h5173 ))
  \picorv32/Mmux_mem_la_wstrb21  (
    .I0(\picorv32/reg_op1_1 ),
    .I1(\picorv32/mem_wordsize [1]),
    .I2(\picorv32/reg_op1_0 ),
    .I3(\picorv32/mem_wordsize [0]),
    .O(\picorv32/mem_la_wstrb [1])
  );
  LUT6 #(
    .INIT ( 64'h0808080808000000 ))
  \picorv32/is_alu_reg_imm_mem_rdata_q[14]_AND_750_o1  (
    .I0(\picorv32/is_alu_reg_imm ),
    .I1(\picorv32/mem_rdata_q [12]),
    .I2(\picorv32/mem_rdata_q [13]),
    .I3(\picorv32/mem_rdata_q [14]),
    .I4(\picorv32/mem_rdata_q[31]_GND_2_o_equal_207_o ),
    .I5(\picorv32/mem_rdata_q[31]_GND_2_o_equal_203_o ),
    .O(\picorv32/is_alu_reg_imm_mem_rdata_q[14]_AND_750_o )
  );
  LUT6 #(
    .INIT ( 64'h0808080808000000 ))
  \picorv32/is_alu_reg_reg_mem_rdata_q[14]_AND_755_o1  (
    .I0(\picorv32/is_alu_reg_reg ),
    .I1(\picorv32/mem_rdata_q [12]),
    .I2(\picorv32/mem_rdata_q [13]),
    .I3(\picorv32/mem_rdata_q [14]),
    .I4(\picorv32/mem_rdata_q[31]_GND_2_o_equal_207_o ),
    .I5(\picorv32/mem_rdata_q[31]_GND_2_o_equal_203_o ),
    .O(\picorv32/is_alu_reg_reg_mem_rdata_q[14]_AND_755_o )
  );
  LUT4 #(
    .INIT ( 16'h0100 ))
  \picorv32/mem_rdata_q[31]_GND_2_o_equal_203_o<31>1  (
    .I0(\picorv32/mem_rdata_q [27]),
    .I1(\picorv32/mem_rdata_q [31]),
    .I2(\picorv32/mem_rdata_q [30]),
    .I3(\picorv32/mem_rdata_q[6]_mem_rdata_q[19]_AND_742_o11_4523 ),
    .O(\picorv32/mem_rdata_q[31]_GND_2_o_equal_203_o )
  );
  LUT6 #(
    .INIT ( 64'h0000000004000000 ))
  \picorv32/mem_rdata_q[6]_mem_rdata_q[31]_AND_743_o1  (
    .I0(\picorv32/mem_rdata_q [4]),
    .I1(\picorv32/mem_rdata_q[6]_GND_2_o_equal_244_o<6>1 ),
    .I2(\picorv32/mem_rdata_q [5]),
    .I3(\picorv32/mem_rdata_q [3]),
    .I4(\picorv32/mem_rdata_q[31]_GND_2_o_equal_203_o ),
    .I5(\picorv32/mem_rdata_q [6]),
    .O(\picorv32/mem_rdata_q[6]_mem_rdata_q[31]_AND_743_o )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFEFEFFFE ))
  \picorv32/cpu_state[7]_latched_rd[5]_select_575_OUT<5>11  (
    .I0(\picorv32/cpu_state_FSM_FFd7_6169 ),
    .I1(\picorv32/cpu_state_FSM_FFd5 ),
    .I2(\picorv32/cpu_state_FSM_FFd3 ),
    .I3(\picorv32/cpu_state_FSM_FFd4 ),
    .I4(\picorv32/is_beq_bne_blt_bge_bltu_bgeu ),
    .I5(\picorv32/cpu_state_FSM_FFd6-In411 ),
    .O(\picorv32/cpu_state[7]_latched_rd[5]_select_575_OUT<5>1_4534 )
  );
  LUT4 #(
    .INIT ( 16'h0800 ))
  \picorv32/mem_rdata_q[6]_GND_2_o_AND_740_o1  (
    .I0(\picorv32/mem_rdata_q [27]),
    .I1(\picorv32/mem_rdata_q [21]),
    .I2(\picorv32/mem_rdata_q [20]),
    .I3(\picorv32/mem_rdata_q[6]_GND_2_o_AND_739_o1 ),
    .O(\picorv32/mem_rdata_q[6]_GND_2_o_AND_740_o )
  );
  LUT4 #(
    .INIT ( 16'h0020 ))
  \picorv32/mem_rdata_q[6]_GND_2_o_AND_739_o2  (
    .I0(\picorv32/mem_rdata_q[6]_GND_2_o_AND_739_o1 ),
    .I1(\picorv32/mem_rdata_q [27]),
    .I2(\picorv32/mem_rdata_q [21]),
    .I3(\picorv32/mem_rdata_q [20]),
    .O(\picorv32/mem_rdata_q[6]_GND_2_o_AND_739_o )
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \picorv32/Mmux_mem_la_wdata81  (
    .I0(\picorv32/reg_op2_0_5490 ),
    .I1(\picorv32/mem_wordsize [0]),
    .I2(\picorv32/mem_wordsize [1]),
    .I3(\picorv32/reg_op2_16_6035 ),
    .O(\picorv32/mem_la_wdata [16])
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \picorv32/Mmux_mem_la_wdata91  (
    .I0(\picorv32/reg_op2_1_5491 ),
    .I1(\picorv32/mem_wordsize [0]),
    .I2(\picorv32/mem_wordsize [1]),
    .I3(\picorv32/reg_op2_17_6036 ),
    .O(\picorv32/mem_la_wdata [17])
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \picorv32/Mmux_mem_la_wdata101  (
    .I0(\picorv32/reg_op2_2_5492 ),
    .I1(\picorv32/mem_wordsize [0]),
    .I2(\picorv32/mem_wordsize [1]),
    .I3(\picorv32/reg_op2_18_6037 ),
    .O(\picorv32/mem_la_wdata [18])
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \picorv32/Mmux_mem_la_wdata111  (
    .I0(\picorv32/reg_op2_3_5493 ),
    .I1(\picorv32/mem_wordsize [0]),
    .I2(\picorv32/mem_wordsize [1]),
    .I3(\picorv32/reg_op2_19_6038 ),
    .O(\picorv32/mem_la_wdata [19])
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \picorv32/Mmux_mem_la_wdata131  (
    .I0(\picorv32/reg_op2_4_5494 ),
    .I1(\picorv32/mem_wordsize [0]),
    .I2(\picorv32/mem_wordsize [1]),
    .I3(\picorv32/reg_op2_20_6039 ),
    .O(\picorv32/mem_la_wdata [20])
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \picorv32/Mmux_mem_la_wdata141  (
    .I0(\picorv32/reg_op2_5_5495 ),
    .I1(\picorv32/mem_wordsize [0]),
    .I2(\picorv32/mem_wordsize [1]),
    .I3(\picorv32/reg_op2_21_6040 ),
    .O(\picorv32/mem_la_wdata [21])
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \picorv32/Mmux_mem_la_wdata151  (
    .I0(\picorv32/reg_op2_6_5496 ),
    .I1(\picorv32/mem_wordsize [0]),
    .I2(\picorv32/mem_wordsize [1]),
    .I3(\picorv32/reg_op2_22_6041 ),
    .O(\picorv32/mem_la_wdata [22])
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \picorv32/Mmux_mem_la_wdata161  (
    .I0(\picorv32/reg_op2_7_5497 ),
    .I1(\picorv32/mem_wordsize [0]),
    .I2(\picorv32/mem_wordsize [1]),
    .I3(\picorv32/reg_op2_23_6042 ),
    .O(\picorv32/mem_la_wdata [23])
  );
  LUT5 #(
    .INIT ( 32'h33201300 ))
  \picorv32/Mmux_mem_rdata_word71  (
    .I0(\picorv32/mem_wordsize [0]),
    .I1(\picorv32/mem_wordsize [1]),
    .I2(\picorv32/reg_op1_1 ),
    .I3(basesoc_done_mmx_out22),
    .I4(basesoc_done_mmx_out8),
    .O(\picorv32/mem_rdata_word[15] )
  );
  LUT4 #(
    .INIT ( 16'h0020 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<16>21  (
    .I0(\picorv32/latched_is_lu ),
    .I1(\picorv32/mem_wordsize [1]),
    .I2(\picorv32/cpu_state_FSM_FFd1 ),
    .I3(\picorv32/mem_wordsize [0]),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<16>2_4514 )
  );
  LUT3 #(
    .INIT ( 8'hFD ))
  \picorv32/cpu_state[7]_mem_do_rinst_Select_556_o211  (
    .I0(\picorv32/decoder_trigger ),
    .I1(\picorv32/instr_waitirq_6486 ),
    .I2(\picorv32/decoder_trigger_irq_state[1]_OR_560_o ),
    .O(\picorv32/cpu_state[7]_mem_do_rinst_Select_556_o21 )
  );
  LUT5 #(
    .INIT ( 32'hC0C0E040 ))
  \picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT221  (
    .I0(\picorv32/instr_jal_6092 ),
    .I1(\picorv32/_n1587[31] ),
    .I2(sys_rst_INV_439_o_2326),
    .I3(\picorv32/PWR_10_o_decoded_imm_uj[31]_add_414_OUT<1> ),
    .I4(\picorv32/cpu_state[7]_mem_do_rinst_Select_556_o21 ),
    .O(\picorv32/cpu_state[7]_GND_2_o_mux_604_OUT<1> )
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  \picorv32/out1911  (
    .I0(\picorv32/instr_slt_6089 ),
    .I1(\picorv32/instr_slti_6091 ),
    .I2(\picorv32/instr_sltu_6086 ),
    .I3(\picorv32/instr_sltiu_6088 ),
    .O(\picorv32/out191_4516 )
  );
  LUT5 #(
    .INIT ( 32'h2A2A2AFF ))
  \picorv32/cpu_state_FSM_FFd6-In11  (
    .I0(\picorv32/cpu_state_FSM_FFd6-In2_5289 ),
    .I1(\picorv32/mem_do_rinst ),
    .I2(\picorv32/reg_pc [1]),
    .I3(\picorv32/irq_active_6492 ),
    .I4(\picorv32/irq_mask [2]),
    .O(\picorv32/cpu_state_FSM_FFd6-In1_4533 )
  );
  LUT4 #(
    .INIT ( 16'h22F2 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<10>21  (
    .I0(\picorv32/cpu_state_FSM_FFd2 ),
    .I1(\picorv32/mem_do_wdata ),
    .I2(\picorv32/cpu_state_FSM_FFd1 ),
    .I3(\picorv32/mem_do_rdata ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<10>2 )
  );
  LUT4 #(
    .INIT ( 16'hAFFB ))
  \picorv32/_n1587<13>11  (
    .I0(\picorv32/irq_state_FSM_FFd1_6488 ),
    .I1(\picorv32/irq_state_FSM_FFd2_6489 ),
    .I2(\picorv32/latched_store_6498 ),
    .I3(\picorv32/latched_branch_6496 ),
    .O(\picorv32/_n1587<13>1_4536 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF454545FF ))
  \picorv32/cpu_state_FSM_FFd6-In21  (
    .I0(\picorv32/reg_op1_0 ),
    .I1(\picorv32/mem_wordsize [0]),
    .I2(\picorv32/reg_op1_1 ),
    .I3(\picorv32/mem_do_wdata ),
    .I4(\picorv32/mem_do_rdata ),
    .I5(\picorv32/mem_wordsize [1]),
    .O(\picorv32/cpu_state_FSM_FFd6-In2_5289 )
  );
  LUT4 #(
    .INIT ( 16'hFF8A ))
  \picorv32/instr_jalr_is_alu_reg_imm_OR_531_o1  (
    .I0(\picorv32/is_alu_reg_imm ),
    .I1(\picorv32/mem_rdata_q [13]),
    .I2(\picorv32/mem_rdata_q [12]),
    .I3(\picorv32/instr_jalr_6083 ),
    .O(\picorv32/instr_jalr_is_alu_reg_imm_OR_531_o )
  );
  LUT4 #(
    .INIT ( 16'h2A6A ))
  \picorv32/irq_state_FSM_FFd2-In1  (
    .I0(\picorv32/irq_state_FSM_FFd2_6489 ),
    .I1(\picorv32/cpu_state_FSM_FFd6_6168 ),
    .I2(\picorv32/decoder_trigger_irq_state[1]_OR_560_o ),
    .I3(\picorv32/irq_state_FSM_FFd1_6488 ),
    .O(\picorv32/irq_state_FSM_FFd2-In )
  );
  LUT5 #(
    .INIT ( 32'hA8A8FFA8 ))
  \picorv32/cpu_state[7]_latched_stalu_Select_566_o1  (
    .I0(\picorv32/latched_stalu_6497 ),
    .I1(\picorv32/cpu_state_FSM_FFd5 ),
    .I2(\picorv32/_n1717 ),
    .I3(\picorv32/cpu_state_FSM_FFd4 ),
    .I4(\picorv32/is_beq_bne_blt_bge_bltu_bgeu ),
    .O(\picorv32/cpu_state[7]_latched_stalu_Select_566_o )
  );
  LUT3 #(
    .INIT ( 8'hA8 ))
  \picorv32/decoder_trigger_instr_waitirq_AND_776_o1  (
    .I0(\picorv32/instr_waitirq_6486 ),
    .I1(\picorv32/decoder_trigger ),
    .I2(\picorv32/do_waitirq ),
    .O(\picorv32/decoder_trigger_instr_waitirq_AND_776_o )
  );
  LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \picorv32/Mmux_mem_la_wdata171  (
    .I0(\picorv32/mem_wordsize [1]),
    .I1(\picorv32/mem_wordsize [0]),
    .I2(\picorv32/reg_op2_8_6027 ),
    .I3(\picorv32/reg_op2_24_6043 ),
    .I4(\picorv32/reg_op2_0_5490 ),
    .O(\picorv32/mem_la_wdata [24])
  );
  LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \picorv32/Mmux_mem_la_wdata181  (
    .I0(\picorv32/mem_wordsize [1]),
    .I1(\picorv32/mem_wordsize [0]),
    .I2(\picorv32/reg_op2_9_6028 ),
    .I3(\picorv32/reg_op2_25_6044 ),
    .I4(\picorv32/reg_op2_1_5491 ),
    .O(\picorv32/mem_la_wdata [25])
  );
  LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \picorv32/Mmux_mem_la_wdata191  (
    .I0(\picorv32/mem_wordsize [1]),
    .I1(\picorv32/mem_wordsize [0]),
    .I2(\picorv32/reg_op2_10_6029 ),
    .I3(\picorv32/reg_op2_26_6045 ),
    .I4(\picorv32/reg_op2_2_5492 ),
    .O(\picorv32/mem_la_wdata [26])
  );
  LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \picorv32/Mmux_mem_la_wdata201  (
    .I0(\picorv32/mem_wordsize [1]),
    .I1(\picorv32/mem_wordsize [0]),
    .I2(\picorv32/reg_op2_11_6030 ),
    .I3(\picorv32/reg_op2_27_6046 ),
    .I4(\picorv32/reg_op2_3_5493 ),
    .O(\picorv32/mem_la_wdata [27])
  );
  LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \picorv32/Mmux_mem_la_wdata211  (
    .I0(\picorv32/mem_wordsize [1]),
    .I1(\picorv32/mem_wordsize [0]),
    .I2(\picorv32/reg_op2_12_6031 ),
    .I3(\picorv32/reg_op2_28_6047 ),
    .I4(\picorv32/reg_op2_4_5494 ),
    .O(\picorv32/mem_la_wdata [28])
  );
  LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \picorv32/Mmux_mem_la_wdata221  (
    .I0(\picorv32/mem_wordsize [1]),
    .I1(\picorv32/mem_wordsize [0]),
    .I2(\picorv32/reg_op2_13_6032 ),
    .I3(\picorv32/reg_op2_29_6048 ),
    .I4(\picorv32/reg_op2_5_5495 ),
    .O(\picorv32/mem_la_wdata [29])
  );
  LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \picorv32/Mmux_mem_la_wdata241  (
    .I0(\picorv32/mem_wordsize [1]),
    .I1(\picorv32/mem_wordsize [0]),
    .I2(\picorv32/reg_op2_14_6033 ),
    .I3(\picorv32/reg_op2_30_6049 ),
    .I4(\picorv32/reg_op2_6_5496 ),
    .O(\picorv32/mem_la_wdata [30])
  );
  LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \picorv32/Mmux_mem_la_wdata251  (
    .I0(\picorv32/mem_wordsize [1]),
    .I1(\picorv32/mem_wordsize [0]),
    .I2(\picorv32/reg_op2_15_6034 ),
    .I3(\picorv32/reg_op2_31_6050 ),
    .I4(\picorv32/reg_op2_7_5497 ),
    .O(\picorv32/mem_la_wdata [31])
  );
  LUT6 #(
    .INIT ( 64'hFFFFA808A808A808 ))
  \picorv32/cpu_state[7]_latched_rd[5]_select_575_OUT<0>1  (
    .I0(\picorv32/cpu_state_FSM_FFd6_6168 ),
    .I1(\picorv32/decoded_rd [0]),
    .I2(\picorv32/decoder_trigger_irq_state[1]_OR_560_o ),
    .I3(\picorv32/irq_state_FSM_FFd2_6489 ),
    .I4(\picorv32/cpu_state[7]_latched_rd[5]_select_575_OUT<5>1_4534 ),
    .I5(\picorv32/latched_rd [0]),
    .O(\picorv32/cpu_state[7]_latched_rd[5]_select_575_OUT<0> )
  );
  LUT4 #(
    .INIT ( 16'h2A3B ))
  \picorv32/Mmux_mem_la_wstrb31  (
    .I0(\picorv32/reg_op1_1 ),
    .I1(\picorv32/mem_wordsize [1]),
    .I2(\picorv32/reg_op1_0 ),
    .I3(\picorv32/mem_wordsize [0]),
    .O(\picorv32/mem_la_wstrb [2])
  );
  LUT4 #(
    .INIT ( 16'hA2B3 ))
  \picorv32/Mmux_mem_la_wstrb41  (
    .I0(\picorv32/reg_op1_1 ),
    .I1(\picorv32/mem_wordsize [1]),
    .I2(\picorv32/reg_op1_0 ),
    .I3(\picorv32/mem_wordsize [0]),
    .O(\picorv32/mem_la_wstrb [3])
  );
  LUT6 #(
    .INIT ( 64'hF8F8FAF8A8A8AAA8 ))
  \picorv32/cpu_state[7]_irq_active_Select_559_o1  (
    .I0(\picorv32/irq_active_6492 ),
    .I1(\picorv32/_n1717 ),
    .I2(\picorv32/cpu_state_FSM_FFd6_6168 ),
    .I3(\picorv32/cpu_state_FSM_FFd5 ),
    .I4(\picorv32/instr_retirq_6487 ),
    .I5(\picorv32/irq_state_FSM_FFd2_6489 ),
    .O(\picorv32/cpu_state[7]_irq_active_Select_559_o )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFAAAAAAA8 ))
  \picorv32/PWR_10_o_decoded_imm_uj[31]_select_280_OUT<31>1  (
    .I0(\picorv32/mem_rdata_q [31]),
    .I1(\picorv32/is_beq_bne_blt_bge_bltu_bgeu ),
    .I2(\picorv32/is_sb_sh_sw ),
    .I3(\picorv32/PWR_10_o_instr_jalr_equal_277_o ),
    .I4(\picorv32/PWR_10_o_instr_lui_equal_276_o ),
    .I5(\picorv32/_n1538 [20]),
    .O(\picorv32/PWR_10_o_decoded_imm_uj[31]_select_280_OUT<31> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/irq_state_FSM_FFd1-In1  (
    .I0(\picorv32/cpu_state_FSM_FFd6_6168 ),
    .I1(\picorv32/irq_state_FSM_FFd1_6488 ),
    .I2(\picorv32/irq_state_FSM_FFd2_6489 ),
    .O(\picorv32/irq_state_FSM_FFd1-In )
  );
  LUT3 #(
    .INIT ( 8'h08 ))
  \picorv32/mem_rdata_q[6]_GND_2_o_equal_244_o<6>11  (
    .I0(\picorv32/mem_rdata_q [0]),
    .I1(\picorv32/mem_rdata_q [1]),
    .I2(\picorv32/mem_rdata_q [2]),
    .O(\picorv32/mem_rdata_q[6]_GND_2_o_equal_244_o<6>1 )
  );
  LUT4 #(
    .INIT ( 16'hFFF4 ))
  \picorv32/cpu_state[7]_irq_pending[31]_select_561_OUT<0>111  (
    .I0(\picorv32/irq_state_FSM_FFd1_6488 ),
    .I1(\picorv32/cpu_state_FSM_FFd6_6168 ),
    .I2(\picorv32/cpu_state_FSM_FFd5 ),
    .I3(\picorv32/_n1717 ),
    .O(\picorv32/cpu_state[7]_irq_pending[31]_select_561_OUT<0>11 )
  );
  LUT4 #(
    .INIT ( 16'h0020 ))
  \picorv32/mem_rdata_q[31]_GND_2_o_equal_207_o<31>1  (
    .I0(\picorv32/mem_rdata_q[6]_mem_rdata_q[19]_AND_742_o11_4523 ),
    .I1(\picorv32/mem_rdata_q [27]),
    .I2(\picorv32/mem_rdata_q [30]),
    .I3(\picorv32/mem_rdata_q [31]),
    .O(\picorv32/mem_rdata_q[31]_GND_2_o_equal_207_o )
  );
  LUT4 #(
    .INIT ( 16'h0001 ))
  \picorv32/mem_rdata_q[6]_mem_rdata_q[19]_AND_742_o111  (
    .I0(\picorv32/mem_rdata_q [29]),
    .I1(\picorv32/mem_rdata_q [28]),
    .I2(\picorv32/mem_rdata_q [25]),
    .I3(\picorv32/mem_rdata_q [26]),
    .O(\picorv32/mem_rdata_q[6]_mem_rdata_q[19]_AND_742_o11_4523 )
  );
  LUT4 #(
    .INIT ( 16'h8000 ))
  \picorv32/mem_rdata_q[6]_GND_2_o_AND_739_o11  (
    .I0(\picorv32/mem_rdata_q [31]),
    .I1(\picorv32/mem_rdata_q [30]),
    .I2(\picorv32/mem_rdata_q [13]),
    .I3(\picorv32/mem_rdata_q[6]_mem_rdata_q[19]_AND_742_o1 ),
    .O(\picorv32/mem_rdata_q[6]_GND_2_o_AND_739_o1 )
  );
  LUT6 #(
    .INIT ( 64'h0000000400000000 ))
  \picorv32/mem_rdata_latched[6]_mem_rdata_latched[14]_AND_683_o2  (
    .I0(\picorv32/mem_rdata_latched_noshuffle [3]),
    .I1(\picorv32/mem_rdata_latched_noshuffle [2]),
    .I2(\picorv32/mem_rdata_latched_noshuffle [14]),
    .I3(\picorv32/mem_rdata_latched_noshuffle [13]),
    .I4(\picorv32/mem_rdata_latched_noshuffle [12]),
    .I5(\picorv32/mem_rdata_latched[6]_mem_rdata_latched[14]_AND_683_o1 ),
    .O(\picorv32/mem_rdata_latched[6]_mem_rdata_latched[14]_AND_683_o )
  );
  LUT5 #(
    .INIT ( 32'h00800000 ))
  \picorv32/mem_rdata_latched[6]_mem_rdata_latched[14]_AND_683_o11  (
    .I0(\picorv32/mem_rdata_latched_noshuffle [0]),
    .I1(\picorv32/mem_rdata_latched_noshuffle [6]),
    .I2(\picorv32/mem_rdata_latched_noshuffle [5]),
    .I3(\picorv32/mem_rdata_latched_noshuffle [4]),
    .I4(\picorv32/mem_rdata_latched_noshuffle [1]),
    .O(\picorv32/mem_rdata_latched[6]_mem_rdata_latched[14]_AND_683_o1 )
  );
  LUT3 #(
    .INIT ( 8'h02 ))
  \picorv32/mem_rdata_q[6]_mem_rdata_q[31]_AND_744_o2  (
    .I0(\picorv32/mem_rdata_q[6]_mem_rdata_q[31]_AND_744_o1_4526 ),
    .I1(\picorv32/mem_rdata_q [26]),
    .I2(\picorv32/mem_rdata_q [27]),
    .O(\picorv32/mem_rdata_q[6]_mem_rdata_q[31]_AND_744_o )
  );
  LUT3 #(
    .INIT ( 8'h08 ))
  \picorv32/mem_rdata_q[6]_mem_rdata_q[31]_AND_745_o1  (
    .I0(\picorv32/mem_rdata_q[6]_mem_rdata_q[31]_AND_744_o1_4526 ),
    .I1(\picorv32/mem_rdata_q [26]),
    .I2(\picorv32/mem_rdata_q [27]),
    .O(\picorv32/mem_rdata_q[6]_mem_rdata_q[31]_AND_745_o )
  );
  LUT3 #(
    .INIT ( 8'h08 ))
  \picorv32/mem_rdata_q[6]_mem_rdata_q[31]_AND_746_o1  (
    .I0(\picorv32/mem_rdata_q[6]_mem_rdata_q[31]_AND_744_o1_4526 ),
    .I1(\picorv32/mem_rdata_q [27]),
    .I2(\picorv32/mem_rdata_q [26]),
    .O(\picorv32/mem_rdata_q[6]_mem_rdata_q[31]_AND_746_o )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<10>11  (
    .I0(\picorv32/latched_is_lh ),
    .I1(\picorv32/latched_is_lu ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<10>1_4528 )
  );
  LUT3 #(
    .INIT ( 8'h3A ))
  \picorv32/Mmux_mem_rdata_word1111  (
    .I0(\picorv32/mem_wordsize [0]),
    .I1(\picorv32/reg_op1_0 ),
    .I2(\picorv32/mem_wordsize [1]),
    .O(\picorv32/Mmux_mem_rdata_word111 )
  );
  LUT3 #(
    .INIT ( 8'hFE ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<1>21  (
    .I0(\picorv32/latched_is_lu ),
    .I1(\picorv32/latched_is_lb ),
    .I2(\picorv32/latched_is_lh ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<1>2 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \picorv32/PWR_10_o_decoded_imm_uj[31]_select_280_OUT<1>2  (
    .I0(\picorv32/mem_rdata_q [8]),
    .I1(\picorv32/PWR_10_o_decoded_imm_uj[31]_select_280_OUT<1>1 ),
    .I2(\picorv32/decoded_imm_uj [1]),
    .I3(\picorv32/instr_jal_6092 ),
    .I4(\picorv32/mem_rdata_q [21]),
    .I5(\picorv32/PWR_10_o_instr_jalr_equal_277_o ),
    .O(\picorv32/PWR_10_o_decoded_imm_uj[31]_select_280_OUT<1> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \picorv32/PWR_10_o_decoded_imm_uj[31]_select_280_OUT<2>1  (
    .I0(\picorv32/mem_rdata_q [9]),
    .I1(\picorv32/PWR_10_o_decoded_imm_uj[31]_select_280_OUT<1>1 ),
    .I2(\picorv32/decoded_imm_uj [2]),
    .I3(\picorv32/instr_jal_6092 ),
    .I4(\picorv32/mem_rdata_q [22]),
    .I5(\picorv32/PWR_10_o_instr_jalr_equal_277_o ),
    .O(\picorv32/PWR_10_o_decoded_imm_uj[31]_select_280_OUT<2> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \picorv32/PWR_10_o_decoded_imm_uj[31]_select_280_OUT<3>1  (
    .I0(\picorv32/mem_rdata_q [10]),
    .I1(\picorv32/PWR_10_o_decoded_imm_uj[31]_select_280_OUT<1>1 ),
    .I2(\picorv32/decoded_imm_uj [3]),
    .I3(\picorv32/instr_jal_6092 ),
    .I4(\picorv32/mem_rdata_q [23]),
    .I5(\picorv32/PWR_10_o_instr_jalr_equal_277_o ),
    .O(\picorv32/PWR_10_o_decoded_imm_uj[31]_select_280_OUT<3> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \picorv32/PWR_10_o_decoded_imm_uj[31]_select_280_OUT<4>1  (
    .I0(\picorv32/mem_rdata_q [11]),
    .I1(\picorv32/PWR_10_o_decoded_imm_uj[31]_select_280_OUT<1>1 ),
    .I2(\picorv32/decoded_imm_uj [4]),
    .I3(\picorv32/instr_jal_6092 ),
    .I4(\picorv32/mem_rdata_q [24]),
    .I5(\picorv32/PWR_10_o_instr_jalr_equal_277_o ),
    .O(\picorv32/PWR_10_o_decoded_imm_uj[31]_select_280_OUT<4> )
  );
  LUT5 #(
    .INIT ( 32'hFF202020 ))
  \picorv32/cpu_state[7]_latched_rd[5]_select_575_OUT<1>1  (
    .I0(\picorv32/cpu_state_FSM_FFd6_6168 ),
    .I1(\picorv32/decoder_trigger_irq_state[1]_OR_560_o ),
    .I2(\picorv32/decoded_rd [1]),
    .I3(\picorv32/latched_rd [1]),
    .I4(\picorv32/cpu_state[7]_latched_rd[5]_select_575_OUT<5>1_4534 ),
    .O(\picorv32/cpu_state[7]_latched_rd[5]_select_575_OUT<1> )
  );
  LUT5 #(
    .INIT ( 32'hFF202020 ))
  \picorv32/cpu_state[7]_latched_rd[5]_select_575_OUT<2>1  (
    .I0(\picorv32/cpu_state_FSM_FFd6_6168 ),
    .I1(\picorv32/decoder_trigger_irq_state[1]_OR_560_o ),
    .I2(\picorv32/decoded_rd [2]),
    .I3(\picorv32/latched_rd [2]),
    .I4(\picorv32/cpu_state[7]_latched_rd[5]_select_575_OUT<5>1_4534 ),
    .O(\picorv32/cpu_state[7]_latched_rd[5]_select_575_OUT<2> )
  );
  LUT5 #(
    .INIT ( 32'hFF202020 ))
  \picorv32/cpu_state[7]_latched_rd[5]_select_575_OUT<3>1  (
    .I0(\picorv32/cpu_state_FSM_FFd6_6168 ),
    .I1(\picorv32/decoder_trigger_irq_state[1]_OR_560_o ),
    .I2(\picorv32/decoded_rd [3]),
    .I3(\picorv32/latched_rd [3]),
    .I4(\picorv32/cpu_state[7]_latched_rd[5]_select_575_OUT<5>1_4534 ),
    .O(\picorv32/cpu_state[7]_latched_rd[5]_select_575_OUT<3> )
  );
  LUT5 #(
    .INIT ( 32'hFF202020 ))
  \picorv32/cpu_state[7]_latched_rd[5]_select_575_OUT<4>1  (
    .I0(\picorv32/cpu_state_FSM_FFd6_6168 ),
    .I1(\picorv32/decoder_trigger_irq_state[1]_OR_560_o ),
    .I2(\picorv32/decoded_rd [4]),
    .I3(\picorv32/latched_rd [4]),
    .I4(\picorv32/cpu_state[7]_latched_rd[5]_select_575_OUT<5>1_4534 ),
    .O(\picorv32/cpu_state[7]_latched_rd[5]_select_575_OUT<4> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \picorv32/cpu_state[7]_latched_rd[5]_select_575_OUT<5>1  (
    .I0(\picorv32/latched_rd [5]),
    .I1(\picorv32/cpu_state[7]_latched_rd[5]_select_575_OUT<5>1_4534 ),
    .I2(\picorv32/cpu_state_FSM_FFd6_6168 ),
    .I3(\picorv32/decoder_trigger_irq_state[1]_OR_560_o ),
    .I4(\picorv32/cpu_state_FSM_FFd5 ),
    .I5(\picorv32/instr_setq_6425 ),
    .O(\picorv32/cpu_state[7]_latched_rd[5]_select_575_OUT<5> )
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  \picorv32/PWR_10_o_reg_op1[27]_select_505_OUT<10>11  (
    .I0(\picorv32/instr_srli_6429 ),
    .I1(\picorv32/instr_srl_6308 ),
    .I2(\picorv32/instr_srai_6428 ),
    .I3(\picorv32/instr_sra_6307 ),
    .O(\picorv32/PWR_10_o_reg_op1[27]_select_505_OUT<10>1 )
  );
  LUT3 #(
    .INIT ( 8'hFE ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<1>11  (
    .I0(\picorv32/instr_setq_6425 ),
    .I1(\picorv32/instr_getq_6426 ),
    .I2(\picorv32/instr_retirq_6487 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<1>1_4539 )
  );
  LUT6 #(
    .INIT ( 64'hFF8FF888F888F888 ))
  \picorv32/cpuregs_wrdata<5>1  (
    .I0(\picorv32/irq_state_FSM_FFd2_6489 ),
    .I1(\picorv32/reg_next_pc [5]),
    .I2(\picorv32/latched_branch_6496 ),
    .I3(\picorv32/reg_pc[31]_GND_2_o_add_337_OUT<5>_FRB_5848 ),
    .I4(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<5> ),
    .I5(\picorv32/latched_store_6498 ),
    .O(\picorv32/cpuregs_wrdata [5])
  );
  LUT6 #(
    .INIT ( 64'hFF8FF888F888F888 ))
  \picorv32/cpuregs_wrdata<6>1  (
    .I0(\picorv32/irq_state_FSM_FFd2_6489 ),
    .I1(\picorv32/reg_next_pc [6]),
    .I2(\picorv32/latched_branch_6496 ),
    .I3(\picorv32/reg_pc[31]_GND_2_o_add_337_OUT<6>_FRB_5849 ),
    .I4(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<6> ),
    .I5(\picorv32/latched_store_6498 ),
    .O(\picorv32/cpuregs_wrdata [6])
  );
  LUT6 #(
    .INIT ( 64'hFF8FF888F888F888 ))
  \picorv32/cpuregs_wrdata<7>1  (
    .I0(\picorv32/irq_state_FSM_FFd2_6489 ),
    .I1(\picorv32/reg_next_pc [7]),
    .I2(\picorv32/latched_branch_6496 ),
    .I3(\picorv32/reg_pc[31]_GND_2_o_add_337_OUT<7>_FRB_5850 ),
    .I4(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<7> ),
    .I5(\picorv32/latched_store_6498 ),
    .O(\picorv32/cpuregs_wrdata [7])
  );
  LUT6 #(
    .INIT ( 64'hFF8FF888F888F888 ))
  \picorv32/cpuregs_wrdata<8>1  (
    .I0(\picorv32/irq_state_FSM_FFd2_6489 ),
    .I1(\picorv32/reg_next_pc [8]),
    .I2(\picorv32/latched_branch_6496 ),
    .I3(\picorv32/reg_pc[31]_GND_2_o_add_337_OUT<8>_FRB_5851 ),
    .I4(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<8> ),
    .I5(\picorv32/latched_store_6498 ),
    .O(\picorv32/cpuregs_wrdata [8])
  );
  LUT6 #(
    .INIT ( 64'hFF8FF888F888F888 ))
  \picorv32/cpuregs_wrdata<9>1  (
    .I0(\picorv32/irq_state_FSM_FFd2_6489 ),
    .I1(\picorv32/reg_next_pc [9]),
    .I2(\picorv32/latched_branch_6496 ),
    .I3(\picorv32/reg_pc[31]_GND_2_o_add_337_OUT<9>_FRB_5852 ),
    .I4(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<9> ),
    .I5(\picorv32/latched_store_6498 ),
    .O(\picorv32/cpuregs_wrdata [9])
  );
  LUT6 #(
    .INIT ( 64'hFF8FF888F888F888 ))
  \picorv32/cpuregs_wrdata<10>1  (
    .I0(\picorv32/irq_state_FSM_FFd2_6489 ),
    .I1(\picorv32/reg_next_pc [10]),
    .I2(\picorv32/latched_branch_6496 ),
    .I3(\picorv32/reg_pc[31]_GND_2_o_add_337_OUT<10>_FRB_5853 ),
    .I4(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<10> ),
    .I5(\picorv32/latched_store_6498 ),
    .O(\picorv32/cpuregs_wrdata [10])
  );
  LUT6 #(
    .INIT ( 64'hFF8FF888F888F888 ))
  \picorv32/cpuregs_wrdata<11>1  (
    .I0(\picorv32/irq_state_FSM_FFd2_6489 ),
    .I1(\picorv32/reg_next_pc [11]),
    .I2(\picorv32/latched_branch_6496 ),
    .I3(\picorv32/reg_pc[31]_GND_2_o_add_337_OUT<11>_FRB_5854 ),
    .I4(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<11> ),
    .I5(\picorv32/latched_store_6498 ),
    .O(\picorv32/cpuregs_wrdata [11])
  );
  LUT6 #(
    .INIT ( 64'hFF8FF888F888F888 ))
  \picorv32/cpuregs_wrdata<12>1  (
    .I0(\picorv32/irq_state_FSM_FFd2_6489 ),
    .I1(\picorv32/reg_next_pc [12]),
    .I2(\picorv32/latched_branch_6496 ),
    .I3(\picorv32/reg_pc[31]_GND_2_o_add_337_OUT<12>_FRB_5855 ),
    .I4(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<12> ),
    .I5(\picorv32/latched_store_6498 ),
    .O(\picorv32/cpuregs_wrdata [12])
  );
  LUT6 #(
    .INIT ( 64'hFF8FF888F888F888 ))
  \picorv32/cpuregs_wrdata<13>1  (
    .I0(\picorv32/irq_state_FSM_FFd2_6489 ),
    .I1(\picorv32/reg_next_pc [13]),
    .I2(\picorv32/latched_branch_6496 ),
    .I3(\picorv32/reg_pc[31]_GND_2_o_add_337_OUT<13>_FRB_5856 ),
    .I4(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<13> ),
    .I5(\picorv32/latched_store_6498 ),
    .O(\picorv32/cpuregs_wrdata [13])
  );
  LUT6 #(
    .INIT ( 64'hFF8FF888F888F888 ))
  \picorv32/cpuregs_wrdata<14>1  (
    .I0(\picorv32/irq_state_FSM_FFd2_6489 ),
    .I1(\picorv32/reg_next_pc [14]),
    .I2(\picorv32/latched_branch_6496 ),
    .I3(\picorv32/reg_pc[31]_GND_2_o_add_337_OUT<14>_FRB_5857 ),
    .I4(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<14> ),
    .I5(\picorv32/latched_store_6498 ),
    .O(\picorv32/cpuregs_wrdata [14])
  );
  LUT6 #(
    .INIT ( 64'hFF8FF888F888F888 ))
  \picorv32/cpuregs_wrdata<15>1  (
    .I0(\picorv32/irq_state_FSM_FFd2_6489 ),
    .I1(\picorv32/reg_next_pc [15]),
    .I2(\picorv32/latched_branch_6496 ),
    .I3(\picorv32/reg_pc[31]_GND_2_o_add_337_OUT<15>_FRB_5858 ),
    .I4(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<15> ),
    .I5(\picorv32/latched_store_6498 ),
    .O(\picorv32/cpuregs_wrdata [15])
  );
  LUT6 #(
    .INIT ( 64'hFF8FF888F888F888 ))
  \picorv32/cpuregs_wrdata<16>1  (
    .I0(\picorv32/irq_state_FSM_FFd2_6489 ),
    .I1(\picorv32/reg_next_pc [16]),
    .I2(\picorv32/latched_branch_6496 ),
    .I3(\picorv32/reg_pc[31]_GND_2_o_add_337_OUT<16>_FRB_5859 ),
    .I4(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<16> ),
    .I5(\picorv32/latched_store_6498 ),
    .O(\picorv32/cpuregs_wrdata [16])
  );
  LUT6 #(
    .INIT ( 64'hFF8FF888F888F888 ))
  \picorv32/cpuregs_wrdata<17>1  (
    .I0(\picorv32/irq_state_FSM_FFd2_6489 ),
    .I1(\picorv32/reg_next_pc [17]),
    .I2(\picorv32/latched_branch_6496 ),
    .I3(\picorv32/reg_pc[31]_GND_2_o_add_337_OUT<17>_FRB_5860 ),
    .I4(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<17> ),
    .I5(\picorv32/latched_store_6498 ),
    .O(\picorv32/cpuregs_wrdata [17])
  );
  LUT6 #(
    .INIT ( 64'hFF8FF888F888F888 ))
  \picorv32/cpuregs_wrdata<18>1  (
    .I0(\picorv32/irq_state_FSM_FFd2_6489 ),
    .I1(\picorv32/reg_next_pc [18]),
    .I2(\picorv32/latched_branch_6496 ),
    .I3(\picorv32/reg_pc[31]_GND_2_o_add_337_OUT<18>_FRB_5861 ),
    .I4(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<18> ),
    .I5(\picorv32/latched_store_6498 ),
    .O(\picorv32/cpuregs_wrdata [18])
  );
  LUT6 #(
    .INIT ( 64'hFF8FF888F888F888 ))
  \picorv32/cpuregs_wrdata<19>1  (
    .I0(\picorv32/irq_state_FSM_FFd2_6489 ),
    .I1(\picorv32/reg_next_pc [19]),
    .I2(\picorv32/latched_branch_6496 ),
    .I3(\picorv32/reg_pc[31]_GND_2_o_add_337_OUT<19>_FRB_5862 ),
    .I4(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<19> ),
    .I5(\picorv32/latched_store_6498 ),
    .O(\picorv32/cpuregs_wrdata [19])
  );
  LUT6 #(
    .INIT ( 64'hFF8FF888F888F888 ))
  \picorv32/cpuregs_wrdata<20>1  (
    .I0(\picorv32/irq_state_FSM_FFd2_6489 ),
    .I1(\picorv32/reg_next_pc [20]),
    .I2(\picorv32/latched_branch_6496 ),
    .I3(\picorv32/reg_pc[31]_GND_2_o_add_337_OUT<20>_FRB_5863 ),
    .I4(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<20> ),
    .I5(\picorv32/latched_store_6498 ),
    .O(\picorv32/cpuregs_wrdata [20])
  );
  LUT6 #(
    .INIT ( 64'hFF8FF888F888F888 ))
  \picorv32/cpuregs_wrdata<21>1  (
    .I0(\picorv32/irq_state_FSM_FFd2_6489 ),
    .I1(\picorv32/reg_next_pc [21]),
    .I2(\picorv32/latched_branch_6496 ),
    .I3(\picorv32/reg_pc[31]_GND_2_o_add_337_OUT<21>_FRB_5864 ),
    .I4(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<21> ),
    .I5(\picorv32/latched_store_6498 ),
    .O(\picorv32/cpuregs_wrdata [21])
  );
  LUT6 #(
    .INIT ( 64'hFF8FF888F888F888 ))
  \picorv32/cpuregs_wrdata<22>1  (
    .I0(\picorv32/irq_state_FSM_FFd2_6489 ),
    .I1(\picorv32/reg_next_pc [22]),
    .I2(\picorv32/latched_branch_6496 ),
    .I3(\picorv32/reg_pc[31]_GND_2_o_add_337_OUT<22>_FRB_5865 ),
    .I4(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<22> ),
    .I5(\picorv32/latched_store_6498 ),
    .O(\picorv32/cpuregs_wrdata [22])
  );
  LUT6 #(
    .INIT ( 64'hFF8FF888F888F888 ))
  \picorv32/cpuregs_wrdata<23>1  (
    .I0(\picorv32/irq_state_FSM_FFd2_6489 ),
    .I1(\picorv32/reg_next_pc [23]),
    .I2(\picorv32/latched_branch_6496 ),
    .I3(\picorv32/reg_pc[31]_GND_2_o_add_337_OUT<23>_FRB_5866 ),
    .I4(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<23> ),
    .I5(\picorv32/latched_store_6498 ),
    .O(\picorv32/cpuregs_wrdata [23])
  );
  LUT6 #(
    .INIT ( 64'hFF8FF888F888F888 ))
  \picorv32/cpuregs_wrdata<24>1  (
    .I0(\picorv32/irq_state_FSM_FFd2_6489 ),
    .I1(\picorv32/reg_next_pc [24]),
    .I2(\picorv32/latched_branch_6496 ),
    .I3(\picorv32/reg_pc[31]_GND_2_o_add_337_OUT<24>_FRB_5867 ),
    .I4(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<24> ),
    .I5(\picorv32/latched_store_6498 ),
    .O(\picorv32/cpuregs_wrdata [24])
  );
  LUT6 #(
    .INIT ( 64'hFF8FF888F888F888 ))
  \picorv32/cpuregs_wrdata<25>1  (
    .I0(\picorv32/irq_state_FSM_FFd2_6489 ),
    .I1(\picorv32/reg_next_pc [25]),
    .I2(\picorv32/latched_branch_6496 ),
    .I3(\picorv32/reg_pc[31]_GND_2_o_add_337_OUT<25>_FRB_5868 ),
    .I4(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<25> ),
    .I5(\picorv32/latched_store_6498 ),
    .O(\picorv32/cpuregs_wrdata [25])
  );
  LUT6 #(
    .INIT ( 64'hFF8FF888F888F888 ))
  \picorv32/cpuregs_wrdata<26>1  (
    .I0(\picorv32/irq_state_FSM_FFd2_6489 ),
    .I1(\picorv32/reg_next_pc [26]),
    .I2(\picorv32/latched_branch_6496 ),
    .I3(\picorv32/reg_pc[31]_GND_2_o_add_337_OUT<26>_FRB_5869 ),
    .I4(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<26> ),
    .I5(\picorv32/latched_store_6498 ),
    .O(\picorv32/cpuregs_wrdata [26])
  );
  LUT6 #(
    .INIT ( 64'hFF8FF888F888F888 ))
  \picorv32/cpuregs_wrdata<27>1  (
    .I0(\picorv32/irq_state_FSM_FFd2_6489 ),
    .I1(\picorv32/reg_next_pc [27]),
    .I2(\picorv32/latched_branch_6496 ),
    .I3(\picorv32/reg_pc[31]_GND_2_o_add_337_OUT<27>_FRB_5870 ),
    .I4(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<27> ),
    .I5(\picorv32/latched_store_6498 ),
    .O(\picorv32/cpuregs_wrdata [27])
  );
  LUT6 #(
    .INIT ( 64'hFF8FF888F888F888 ))
  \picorv32/cpuregs_wrdata<28>1  (
    .I0(\picorv32/irq_state_FSM_FFd2_6489 ),
    .I1(\picorv32/reg_next_pc [28]),
    .I2(\picorv32/latched_branch_6496 ),
    .I3(\picorv32/reg_pc[31]_GND_2_o_add_337_OUT<28>_FRB_5871 ),
    .I4(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<28> ),
    .I5(\picorv32/latched_store_6498 ),
    .O(\picorv32/cpuregs_wrdata [28])
  );
  LUT6 #(
    .INIT ( 64'hFF8FF888F888F888 ))
  \picorv32/cpuregs_wrdata<29>1  (
    .I0(\picorv32/irq_state_FSM_FFd2_6489 ),
    .I1(\picorv32/reg_next_pc [29]),
    .I2(\picorv32/latched_branch_6496 ),
    .I3(\picorv32/reg_pc[31]_GND_2_o_add_337_OUT<29>_FRB_5872 ),
    .I4(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<29> ),
    .I5(\picorv32/latched_store_6498 ),
    .O(\picorv32/cpuregs_wrdata [29])
  );
  LUT6 #(
    .INIT ( 64'hFF8FF888F888F888 ))
  \picorv32/cpuregs_wrdata<30>1  (
    .I0(\picorv32/irq_state_FSM_FFd2_6489 ),
    .I1(\picorv32/reg_next_pc [30]),
    .I2(\picorv32/latched_branch_6496 ),
    .I3(\picorv32/reg_pc[31]_GND_2_o_add_337_OUT<30>_FRB_5873 ),
    .I4(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<30> ),
    .I5(\picorv32/latched_store_6498 ),
    .O(\picorv32/cpuregs_wrdata [30])
  );
  LUT6 #(
    .INIT ( 64'hFF8FF888F888F888 ))
  \picorv32/cpuregs_wrdata<31>1  (
    .I0(\picorv32/irq_state_FSM_FFd2_6489 ),
    .I1(\picorv32/reg_next_pc [31]),
    .I2(\picorv32/latched_branch_6496 ),
    .I3(\picorv32/reg_pc[31]_GND_2_o_add_337_OUT<31>_FRB_5874 ),
    .I4(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<31> ),
    .I5(\picorv32/latched_store_6498 ),
    .O(\picorv32/cpuregs_wrdata [31])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \picorv32/Mcount_pcpi_timeout_counter_xor<1>11  (
    .I0(\picorv32/pcpi_timeout_counter [1]),
    .I1(\picorv32/pcpi_timeout_counter [0]),
    .O(\picorv32/Result<1>2 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/mux11011  (
    .I0(\picorv32/latched_stalu_6497 ),
    .I1(\picorv32/reg_out [10]),
    .I2(\picorv32/alu_out_q [10]),
    .O(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<10> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/mux1011  (
    .I0(\picorv32/latched_stalu_6497 ),
    .I1(\picorv32/reg_out [11]),
    .I2(\picorv32/alu_out_q [11]),
    .O(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<11> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/mux1021  (
    .I0(\picorv32/latched_stalu_6497 ),
    .I1(\picorv32/reg_out [12]),
    .I2(\picorv32/alu_out_q [12]),
    .O(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<12> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/mux1031  (
    .I0(\picorv32/latched_stalu_6497 ),
    .I1(\picorv32/reg_out [13]),
    .I2(\picorv32/alu_out_q [13]),
    .O(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<13> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/mux1041  (
    .I0(\picorv32/latched_stalu_6497 ),
    .I1(\picorv32/reg_out [14]),
    .I2(\picorv32/alu_out_q [14]),
    .O(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<14> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/mux1051  (
    .I0(\picorv32/latched_stalu_6497 ),
    .I1(\picorv32/reg_out [15]),
    .I2(\picorv32/alu_out_q [15]),
    .O(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<15> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/mux1061  (
    .I0(\picorv32/latched_stalu_6497 ),
    .I1(\picorv32/reg_out [16]),
    .I2(\picorv32/alu_out_q [16]),
    .O(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<16> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/mux1071  (
    .I0(\picorv32/latched_stalu_6497 ),
    .I1(\picorv32/reg_out [17]),
    .I2(\picorv32/alu_out_q [17]),
    .O(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<17> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/mux1081  (
    .I0(\picorv32/latched_stalu_6497 ),
    .I1(\picorv32/reg_out [18]),
    .I2(\picorv32/alu_out_q [18]),
    .O(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<18> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/mux1091  (
    .I0(\picorv32/latched_stalu_6497 ),
    .I1(\picorv32/reg_out [19]),
    .I2(\picorv32/alu_out_q [19]),
    .O(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<19> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/mux10122  (
    .I0(\picorv32/latched_stalu_6497 ),
    .I1(\picorv32/reg_out [20]),
    .I2(\picorv32/alu_out_q [20]),
    .O(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<20> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/mux10131  (
    .I0(\picorv32/latched_stalu_6497 ),
    .I1(\picorv32/reg_out [21]),
    .I2(\picorv32/alu_out_q [21]),
    .O(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<21> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/mux10141  (
    .I0(\picorv32/latched_stalu_6497 ),
    .I1(\picorv32/reg_out [22]),
    .I2(\picorv32/alu_out_q [22]),
    .O(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<22> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/mux10151  (
    .I0(\picorv32/latched_stalu_6497 ),
    .I1(\picorv32/reg_out [23]),
    .I2(\picorv32/alu_out_q [23]),
    .O(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<23> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/mux10161  (
    .I0(\picorv32/latched_stalu_6497 ),
    .I1(\picorv32/reg_out [24]),
    .I2(\picorv32/alu_out_q [24]),
    .O(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<24> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/mux10171  (
    .I0(\picorv32/latched_stalu_6497 ),
    .I1(\picorv32/reg_out [25]),
    .I2(\picorv32/alu_out_q [25]),
    .O(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<25> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/mux10181  (
    .I0(\picorv32/latched_stalu_6497 ),
    .I1(\picorv32/reg_out [26]),
    .I2(\picorv32/alu_out_q [26]),
    .O(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<26> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/mux10191  (
    .I0(\picorv32/latched_stalu_6497 ),
    .I1(\picorv32/reg_out [27]),
    .I2(\picorv32/alu_out_q [27]),
    .O(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<27> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/mux101101  (
    .I0(\picorv32/latched_stalu_6497 ),
    .I1(\picorv32/reg_out [28]),
    .I2(\picorv32/alu_out_q [28]),
    .O(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<28> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/mux101111  (
    .I0(\picorv32/latched_stalu_6497 ),
    .I1(\picorv32/reg_out [29]),
    .I2(\picorv32/alu_out_q [29]),
    .O(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<29> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/mux101131  (
    .I0(\picorv32/latched_stalu_6497 ),
    .I1(\picorv32/reg_out [30]),
    .I2(\picorv32/alu_out_q [30]),
    .O(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<30> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/mux101141  (
    .I0(\picorv32/latched_stalu_6497 ),
    .I1(\picorv32/reg_out [31]),
    .I2(\picorv32/alu_out_q [31]),
    .O(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<31> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/mux101171  (
    .I0(\picorv32/latched_stalu_6497 ),
    .I1(\picorv32/reg_out [5]),
    .I2(\picorv32/alu_out_q [5]),
    .O(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<5> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/mux101181  (
    .I0(\picorv32/latched_stalu_6497 ),
    .I1(\picorv32/reg_out [6]),
    .I2(\picorv32/alu_out_q [6]),
    .O(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<6> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/mux101191  (
    .I0(\picorv32/latched_stalu_6497 ),
    .I1(\picorv32/reg_out [7]),
    .I2(\picorv32/alu_out_q [7]),
    .O(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<7> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/mux101201  (
    .I0(\picorv32/latched_stalu_6497 ),
    .I1(\picorv32/reg_out [8]),
    .I2(\picorv32/alu_out_q [8]),
    .O(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<8> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/mux101211  (
    .I0(\picorv32/latched_stalu_6497 ),
    .I1(\picorv32/reg_out [9]),
    .I2(\picorv32/alu_out_q [9]),
    .O(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<9> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/Mmux_mem_la_wdata21  (
    .I0(\picorv32/mem_wordsize [1]),
    .I1(\picorv32/reg_op2_10_6029 ),
    .I2(\picorv32/reg_op2_2_5492 ),
    .O(\picorv32/mem_la_wdata [10])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/Mmux_mem_la_wdata33  (
    .I0(\picorv32/mem_wordsize [1]),
    .I1(\picorv32/reg_op2_11_6030 ),
    .I2(\picorv32/reg_op2_3_5493 ),
    .O(\picorv32/mem_la_wdata [11])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/Mmux_mem_la_wdata41  (
    .I0(\picorv32/mem_wordsize [1]),
    .I1(\picorv32/reg_op2_12_6031 ),
    .I2(\picorv32/reg_op2_4_5494 ),
    .O(\picorv32/mem_la_wdata [12])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/Mmux_mem_la_wdata51  (
    .I0(\picorv32/mem_wordsize [1]),
    .I1(\picorv32/reg_op2_13_6032 ),
    .I2(\picorv32/reg_op2_5_5495 ),
    .O(\picorv32/mem_la_wdata [13])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/Mmux_mem_la_wdata61  (
    .I0(\picorv32/mem_wordsize [1]),
    .I1(\picorv32/reg_op2_14_6033 ),
    .I2(\picorv32/reg_op2_6_5496 ),
    .O(\picorv32/mem_la_wdata [14])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/Mmux_mem_la_wdata71  (
    .I0(\picorv32/mem_wordsize [1]),
    .I1(\picorv32/reg_op2_15_6034 ),
    .I2(\picorv32/reg_op2_7_5497 ),
    .O(\picorv32/mem_la_wdata [15])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/Mmux_mem_la_wdata311  (
    .I0(\picorv32/mem_wordsize [1]),
    .I1(\picorv32/reg_op2_8_6027 ),
    .I2(\picorv32/reg_op2_0_5490 ),
    .O(\picorv32/mem_la_wdata [8])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/Mmux_mem_la_wdata321  (
    .I0(\picorv32/mem_wordsize [1]),
    .I1(\picorv32/reg_op2_9_6028 ),
    .I2(\picorv32/reg_op2_1_5491 ),
    .O(\picorv32/mem_la_wdata [9])
  );
  LUT2 #(
    .INIT ( 4'hD ))
  \picorv32/Mmux_cpu_state[7]_GND_2_o_mux_603_OUT111  (
    .I0(sys_rst_INV_439_o_2326),
    .I1(\picorv32/_n1587[13] ),
    .O(\picorv32/cpu_state[7]_GND_2_o_mux_603_OUT<19> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \picorv32/Mmux_cpu_state[7]_GND_2_o_mux_603_OUT121  (
    .I0(sys_rst_INV_439_o_2326),
    .I1(\picorv32/_n1587[31] ),
    .O(\picorv32/cpu_state[7]_GND_2_o_mux_603_OUT<1> )
  );
  LUT2 #(
    .INIT ( 4'hD ))
  \picorv32/Mmux_cpu_state[7]_GND_2_o_mux_603_OUT221  (
    .I0(sys_rst_INV_439_o_2326),
    .I1(\picorv32/_n1587[3] ),
    .O(\picorv32/cpu_state[7]_GND_2_o_mux_603_OUT<29> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \picorv32/Mmux_cpu_state[7]_GND_2_o_mux_603_OUT231  (
    .I0(sys_rst_INV_439_o_2326),
    .I1(\picorv32/_n1587[30] ),
    .O(\picorv32/cpu_state[7]_GND_2_o_mux_603_OUT<2> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \picorv32/Mmux_cpu_state[7]_GND_2_o_mux_603_OUT261  (
    .I0(\picorv32/_n1587[29] ),
    .I1(sys_rst_INV_439_o_2326),
    .O(\picorv32/cpu_state[7]_GND_2_o_mux_603_OUT<3> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \picorv32/Mmux_cpu_state[7]_GND_2_o_mux_603_OUT271  (
    .I0(\picorv32/_n1587[28] ),
    .I1(sys_rst_INV_439_o_2326),
    .O(\picorv32/cpu_state[7]_GND_2_o_mux_603_OUT<4> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \picorv32/Mmux_cpuregs_rs1110  (
    .I0(\picorv32/decoded_rs1[5]_reduce_or_354_o ),
    .I1(\picorv32/decoded_rs1[5]_read_port_354_OUT<0> ),
    .O(\picorv32/cpuregs_rs1 [0])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \picorv32/Mmux_cpuregs_rs1210  (
    .I0(\picorv32/decoded_rs1[5]_read_port_354_OUT<10> ),
    .I1(\picorv32/decoded_rs1[5]_reduce_or_354_o ),
    .O(\picorv32/cpuregs_rs1 [10])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \picorv32/Mmux_cpuregs_rs133  (
    .I0(\picorv32/decoded_rs1[5]_read_port_354_OUT<11> ),
    .I1(\picorv32/decoded_rs1[5]_reduce_or_354_o ),
    .O(\picorv32/cpuregs_rs1 [11])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \picorv32/Mmux_cpuregs_rs141  (
    .I0(\picorv32/decoded_rs1[5]_read_port_354_OUT<12> ),
    .I1(\picorv32/decoded_rs1[5]_reduce_or_354_o ),
    .O(\picorv32/cpuregs_rs1 [12])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \picorv32/Mmux_cpuregs_rs151  (
    .I0(\picorv32/decoded_rs1[5]_read_port_354_OUT<13> ),
    .I1(\picorv32/decoded_rs1[5]_reduce_or_354_o ),
    .O(\picorv32/cpuregs_rs1 [13])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \picorv32/Mmux_cpuregs_rs161  (
    .I0(\picorv32/decoded_rs1[5]_read_port_354_OUT<14> ),
    .I1(\picorv32/decoded_rs1[5]_reduce_or_354_o ),
    .O(\picorv32/cpuregs_rs1 [14])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \picorv32/Mmux_cpuregs_rs171  (
    .I0(\picorv32/decoded_rs1[5]_read_port_354_OUT<15> ),
    .I1(\picorv32/decoded_rs1[5]_reduce_or_354_o ),
    .O(\picorv32/cpuregs_rs1 [15])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \picorv32/Mmux_cpuregs_rs181  (
    .I0(\picorv32/decoded_rs1[5]_read_port_354_OUT<16> ),
    .I1(\picorv32/decoded_rs1[5]_reduce_or_354_o ),
    .O(\picorv32/cpuregs_rs1 [16])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \picorv32/Mmux_cpuregs_rs191  (
    .I0(\picorv32/decoded_rs1[5]_read_port_354_OUT<17> ),
    .I1(\picorv32/decoded_rs1[5]_reduce_or_354_o ),
    .O(\picorv32/cpuregs_rs1 [17])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \picorv32/Mmux_cpuregs_rs1101  (
    .I0(\picorv32/decoded_rs1[5]_read_port_354_OUT<18> ),
    .I1(\picorv32/decoded_rs1[5]_reduce_or_354_o ),
    .O(\picorv32/cpuregs_rs1 [18])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \picorv32/Mmux_cpuregs_rs1111  (
    .I0(\picorv32/decoded_rs1[5]_read_port_354_OUT<19> ),
    .I1(\picorv32/decoded_rs1[5]_reduce_or_354_o ),
    .O(\picorv32/cpuregs_rs1 [19])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \picorv32/Mmux_cpuregs_rs1121  (
    .I0(\picorv32/decoded_rs1[5]_reduce_or_354_o ),
    .I1(\picorv32/decoded_rs1[5]_read_port_354_OUT<1> ),
    .O(\picorv32/cpuregs_rs1 [1])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \picorv32/Mmux_cpuregs_rs1131  (
    .I0(\picorv32/decoded_rs1[5]_read_port_354_OUT<20> ),
    .I1(\picorv32/decoded_rs1[5]_reduce_or_354_o ),
    .O(\picorv32/cpuregs_rs1 [20])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \picorv32/Mmux_cpuregs_rs1141  (
    .I0(\picorv32/decoded_rs1[5]_read_port_354_OUT<21> ),
    .I1(\picorv32/decoded_rs1[5]_reduce_or_354_o ),
    .O(\picorv32/cpuregs_rs1 [21])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \picorv32/Mmux_cpuregs_rs1151  (
    .I0(\picorv32/decoded_rs1[5]_read_port_354_OUT<22> ),
    .I1(\picorv32/decoded_rs1[5]_reduce_or_354_o ),
    .O(\picorv32/cpuregs_rs1 [22])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \picorv32/Mmux_cpuregs_rs1161  (
    .I0(\picorv32/decoded_rs1[5]_read_port_354_OUT<23> ),
    .I1(\picorv32/decoded_rs1[5]_reduce_or_354_o ),
    .O(\picorv32/cpuregs_rs1 [23])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \picorv32/Mmux_cpuregs_rs1171  (
    .I0(\picorv32/decoded_rs1[5]_read_port_354_OUT<24> ),
    .I1(\picorv32/decoded_rs1[5]_reduce_or_354_o ),
    .O(\picorv32/cpuregs_rs1 [24])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \picorv32/Mmux_cpuregs_rs1181  (
    .I0(\picorv32/decoded_rs1[5]_read_port_354_OUT<25> ),
    .I1(\picorv32/decoded_rs1[5]_reduce_or_354_o ),
    .O(\picorv32/cpuregs_rs1 [25])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \picorv32/Mmux_cpuregs_rs1191  (
    .I0(\picorv32/decoded_rs1[5]_read_port_354_OUT<26> ),
    .I1(\picorv32/decoded_rs1[5]_reduce_or_354_o ),
    .O(\picorv32/cpuregs_rs1 [26])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \picorv32/Mmux_cpuregs_rs1201  (
    .I0(\picorv32/decoded_rs1[5]_read_port_354_OUT<27> ),
    .I1(\picorv32/decoded_rs1[5]_reduce_or_354_o ),
    .O(\picorv32/cpuregs_rs1 [27])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \picorv32/Mmux_cpuregs_rs1211  (
    .I0(\picorv32/decoded_rs1[5]_read_port_354_OUT<28> ),
    .I1(\picorv32/decoded_rs1[5]_reduce_or_354_o ),
    .O(\picorv32/cpuregs_rs1 [28])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \picorv32/Mmux_cpuregs_rs1221  (
    .I0(\picorv32/decoded_rs1[5]_read_port_354_OUT<29> ),
    .I1(\picorv32/decoded_rs1[5]_reduce_or_354_o ),
    .O(\picorv32/cpuregs_rs1 [29])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \picorv32/Mmux_cpuregs_rs1231  (
    .I0(\picorv32/decoded_rs1[5]_reduce_or_354_o ),
    .I1(\picorv32/decoded_rs1[5]_read_port_354_OUT<2> ),
    .O(\picorv32/cpuregs_rs1 [2])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \picorv32/Mmux_cpuregs_rs1241  (
    .I0(\picorv32/decoded_rs1[5]_read_port_354_OUT<30> ),
    .I1(\picorv32/decoded_rs1[5]_reduce_or_354_o ),
    .O(\picorv32/cpuregs_rs1 [30])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \picorv32/Mmux_cpuregs_rs1251  (
    .I0(\picorv32/decoded_rs1[5]_read_port_354_OUT<31> ),
    .I1(\picorv32/decoded_rs1[5]_reduce_or_354_o ),
    .O(\picorv32/cpuregs_rs1 [31])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \picorv32/Mmux_cpuregs_rs1261  (
    .I0(\picorv32/decoded_rs1[5]_reduce_or_354_o ),
    .I1(\picorv32/decoded_rs1[5]_read_port_354_OUT<3> ),
    .O(\picorv32/cpuregs_rs1 [3])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \picorv32/Mmux_cpuregs_rs1271  (
    .I0(\picorv32/decoded_rs1[5]_reduce_or_354_o ),
    .I1(\picorv32/decoded_rs1[5]_read_port_354_OUT<4> ),
    .O(\picorv32/cpuregs_rs1 [4])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \picorv32/Mmux_cpuregs_rs1281  (
    .I0(\picorv32/decoded_rs1[5]_read_port_354_OUT<5> ),
    .I1(\picorv32/decoded_rs1[5]_reduce_or_354_o ),
    .O(\picorv32/cpuregs_rs1 [5])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \picorv32/Mmux_cpuregs_rs1291  (
    .I0(\picorv32/decoded_rs1[5]_read_port_354_OUT<6> ),
    .I1(\picorv32/decoded_rs1[5]_reduce_or_354_o ),
    .O(\picorv32/cpuregs_rs1 [6])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \picorv32/Mmux_cpuregs_rs1301  (
    .I0(\picorv32/decoded_rs1[5]_read_port_354_OUT<7> ),
    .I1(\picorv32/decoded_rs1[5]_reduce_or_354_o ),
    .O(\picorv32/cpuregs_rs1 [7])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \picorv32/Mmux_cpuregs_rs1311  (
    .I0(\picorv32/decoded_rs1[5]_read_port_354_OUT<8> ),
    .I1(\picorv32/decoded_rs1[5]_reduce_or_354_o ),
    .O(\picorv32/cpuregs_rs1 [8])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \picorv32/Mmux_cpuregs_rs1321  (
    .I0(\picorv32/decoded_rs1[5]_read_port_354_OUT<9> ),
    .I1(\picorv32/decoded_rs1[5]_reduce_or_354_o ),
    .O(\picorv32/cpuregs_rs1 [9])
  );
  LUT3 #(
    .INIT ( 8'hFE ))
  \picorv32/GND_2_o_reg_sh[4]_LessThan_502_o1  (
    .I0(\picorv32/reg_sh [3]),
    .I1(\picorv32/reg_sh [4]),
    .I2(\picorv32/reg_sh [2]),
    .O(\picorv32/GND_2_o_reg_sh[4]_LessThan_502_o )
  );
  LUT4 #(
    .INIT ( 16'hFFBF ))
  \picorv32/resetn_pcpi_int_wait_AND_769_o_inv1  (
    .I0(\picorv32/pcpi_mul/pcpi_wait_6715 ),
    .I1(\picorv32/pcpi_valid_6208 ),
    .I2(sys_rst_INV_439_o_2326),
    .I3(\picorv32/pcpi_div/pcpi_wait_6681 ),
    .O(\picorv32/resetn_pcpi_int_wait_AND_769_o_inv )
  );
  LUT5 #(
    .INIT ( 32'hFFFFFFFE ))
  \picorv32/cpu_state_FSM_FFd6-In31  (
    .I0(\picorv32/instr_timer_1_10313 ),
    .I1(\picorv32/instr_retirq_6487 ),
    .I2(\picorv32/instr_getq_6426 ),
    .I3(\picorv32/instr_setq_6425 ),
    .I4(\picorv32/instr_maskirq_6424 ),
    .O(\picorv32/cpu_state_FSM_FFd6-In3 )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \picorv32/cpu_state_FSM_FFd6-In4111  (
    .I0(\picorv32/cpu_state_FSM_FFd2 ),
    .I1(\picorv32/cpu_state_FSM_FFd1 ),
    .O(\picorv32/cpu_state_FSM_FFd6-In411 )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \picorv32/cpu_state__n1504_inv1  (
    .I0(\picorv32/cpu_state_FSM_FFd5 ),
    .I1(\picorv32/instr_maskirq_6424 ),
    .O(\picorv32/_n1504_inv )
  );
  LUT3 #(
    .INIT ( 8'hEA ))
  \picorv32/_n1459_inv1  (
    .I0(\picorv32/timer[31]_reduce_or_376_o ),
    .I1(\picorv32/cpu_state_FSM_FFd5 ),
    .I2(\picorv32/instr_timer_6423 ),
    .O(\picorv32/_n1459_inv )
  );
  LUT2 #(
    .INIT ( 4'hB ))
  \picorv32/_n1379_inv1  (
    .I0(\picorv32/cpu_state_FSM_FFd6_6168 ),
    .I1(sys_rst_INV_439_o_2326),
    .O(\picorv32/_n1379_inv )
  );
  LUT3 #(
    .INIT ( 8'hFE ))
  \picorv32/out421  (
    .I0(\picorv32/is_lb_lh_lw_lbu_lhu ),
    .I1(\picorv32/is_alu_reg_imm ),
    .I2(\picorv32/instr_jalr_6083 ),
    .O(\picorv32/PWR_10_o_instr_jalr_equal_277_o )
  );
  LUT3 #(
    .INIT ( 8'hFE ))
  \picorv32/out401  (
    .I0(\picorv32/instr_bltu_6087 ),
    .I1(\picorv32/instr_sltu_6086 ),
    .I2(\picorv32/instr_sltiu_6088 ),
    .O(\picorv32/instr_sltiu_reduce_or_155_o )
  );
  LUT3 #(
    .INIT ( 8'hFE ))
  \picorv32/out391  (
    .I0(\picorv32/instr_blt_6090 ),
    .I1(\picorv32/instr_slt_6089 ),
    .I2(\picorv32/instr_slti_6091 ),
    .O(\picorv32/instr_slti_reduce_or_154_o )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \picorv32/out381  (
    .I0(\picorv32/instr_lui ),
    .I1(\picorv32/instr_auipc ),
    .O(\picorv32/PWR_10_o_instr_lui_equal_276_o )
  );
  LUT3 #(
    .INIT ( 8'hFE ))
  \picorv32/out371  (
    .I0(\picorv32/instr_auipc ),
    .I1(\picorv32/instr_jal_6092 ),
    .I2(\picorv32/instr_lui ),
    .O(\picorv32/instr_lui_reduce_or_152_o )
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  \picorv32/out361  (
    .I0(\picorv32/mem_rdata_q[6]_mem_rdata_q[6]_OR_487_o ),
    .I1(\picorv32/mem_rdata_q[6]_mem_rdata_q[6]_OR_488_o ),
    .I2(\picorv32/mem_rdata_q[6]_GND_2_o_AND_739_o ),
    .I3(\picorv32/mem_rdata_q[6]_GND_2_o_AND_740_o ),
    .O(N2344)
  );
  LUT5 #(
    .INIT ( 32'h00000001 ))
  \picorv32/GND_2_o_GND_2_o_equal_501_o<4>1  (
    .I0(\picorv32/reg_sh [4]),
    .I1(\picorv32/reg_sh [3]),
    .I2(\picorv32/reg_sh [2]),
    .I3(\picorv32/reg_sh [1]),
    .I4(\picorv32/reg_sh [0]),
    .O(\picorv32/GND_2_o_GND_2_o_equal_501_o )
  );
  LUT3 #(
    .INIT ( 8'h01 ))
  \picorv32/mem_rdata_q[14]_GND_2_o_equal_182_o<14>1  (
    .I0(\picorv32/mem_rdata_q [14]),
    .I1(\picorv32/mem_rdata_q [13]),
    .I2(\picorv32/mem_rdata_q [12]),
    .O(\picorv32/mem_rdata_q[14]_GND_2_o_equal_182_o )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFEAFFEAFFEA ))
  \picorv32/PWR_10_o_decoded_imm_uj[31]_select_280_OUT<11>1  (
    .I0(\picorv32/_n1542 [0]),
    .I1(\picorv32/decoded_imm_uj [11]),
    .I2(\picorv32/instr_jal_6092 ),
    .I3(\picorv32/_n1546 [0]),
    .I4(\picorv32/mem_rdata_q [7]),
    .I5(\picorv32/is_beq_bne_blt_bge_bltu_bgeu ),
    .O(\picorv32/PWR_10_o_decoded_imm_uj[31]_select_280_OUT<11> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFEA ))
  \picorv32/PWR_10_o_decoded_imm_uj[31]_select_280_OUT<20>1  (
    .I0(\picorv32/_n1546 [0]),
    .I1(\picorv32/mem_rdata_q [20]),
    .I2(\picorv32/PWR_10_o_instr_lui_equal_276_o ),
    .I3(\picorv32/_n1538 [20]),
    .I4(\picorv32/_n1542 [0]),
    .I5(\picorv32/_n1544 [0]),
    .O(\picorv32/PWR_10_o_decoded_imm_uj[31]_select_280_OUT<20> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFEA ))
  \picorv32/PWR_10_o_decoded_imm_uj[31]_select_280_OUT<21>1  (
    .I0(\picorv32/_n1546 [0]),
    .I1(\picorv32/mem_rdata_q [21]),
    .I2(\picorv32/PWR_10_o_instr_lui_equal_276_o ),
    .I3(\picorv32/_n1538 [20]),
    .I4(\picorv32/_n1542 [0]),
    .I5(\picorv32/_n1544 [0]),
    .O(\picorv32/PWR_10_o_decoded_imm_uj[31]_select_280_OUT<21> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFEA ))
  \picorv32/PWR_10_o_decoded_imm_uj[31]_select_280_OUT<22>1  (
    .I0(\picorv32/_n1546 [0]),
    .I1(\picorv32/mem_rdata_q [22]),
    .I2(\picorv32/PWR_10_o_instr_lui_equal_276_o ),
    .I3(\picorv32/_n1538 [20]),
    .I4(\picorv32/_n1542 [0]),
    .I5(\picorv32/_n1544 [0]),
    .O(\picorv32/PWR_10_o_decoded_imm_uj[31]_select_280_OUT<22> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFEA ))
  \picorv32/PWR_10_o_decoded_imm_uj[31]_select_280_OUT<23>1  (
    .I0(\picorv32/_n1546 [0]),
    .I1(\picorv32/mem_rdata_q [23]),
    .I2(\picorv32/PWR_10_o_instr_lui_equal_276_o ),
    .I3(\picorv32/_n1538 [20]),
    .I4(\picorv32/_n1542 [0]),
    .I5(\picorv32/_n1544 [0]),
    .O(\picorv32/PWR_10_o_decoded_imm_uj[31]_select_280_OUT<23> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFEA ))
  \picorv32/PWR_10_o_decoded_imm_uj[31]_select_280_OUT<24>1  (
    .I0(\picorv32/_n1546 [0]),
    .I1(\picorv32/mem_rdata_q [24]),
    .I2(\picorv32/PWR_10_o_instr_lui_equal_276_o ),
    .I3(\picorv32/_n1538 [20]),
    .I4(\picorv32/_n1542 [0]),
    .I5(\picorv32/_n1544 [0]),
    .O(\picorv32/PWR_10_o_decoded_imm_uj[31]_select_280_OUT<24> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFEA ))
  \picorv32/PWR_10_o_decoded_imm_uj[31]_select_280_OUT<25>1  (
    .I0(\picorv32/_n1546 [0]),
    .I1(\picorv32/mem_rdata_q [25]),
    .I2(\picorv32/PWR_10_o_instr_lui_equal_276_o ),
    .I3(\picorv32/_n1538 [20]),
    .I4(\picorv32/_n1542 [0]),
    .I5(\picorv32/_n1544 [0]),
    .O(\picorv32/PWR_10_o_decoded_imm_uj[31]_select_280_OUT<25> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFEA ))
  \picorv32/PWR_10_o_decoded_imm_uj[31]_select_280_OUT<26>1  (
    .I0(\picorv32/_n1546 [0]),
    .I1(\picorv32/mem_rdata_q [26]),
    .I2(\picorv32/PWR_10_o_instr_lui_equal_276_o ),
    .I3(\picorv32/_n1538 [20]),
    .I4(\picorv32/_n1542 [0]),
    .I5(\picorv32/_n1544 [0]),
    .O(\picorv32/PWR_10_o_decoded_imm_uj[31]_select_280_OUT<26> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFEA ))
  \picorv32/PWR_10_o_decoded_imm_uj[31]_select_280_OUT<27>1  (
    .I0(\picorv32/_n1546 [0]),
    .I1(\picorv32/mem_rdata_q [27]),
    .I2(\picorv32/PWR_10_o_instr_lui_equal_276_o ),
    .I3(\picorv32/_n1538 [20]),
    .I4(\picorv32/_n1542 [0]),
    .I5(\picorv32/_n1544 [0]),
    .O(\picorv32/PWR_10_o_decoded_imm_uj[31]_select_280_OUT<27> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFEA ))
  \picorv32/PWR_10_o_decoded_imm_uj[31]_select_280_OUT<28>1  (
    .I0(\picorv32/_n1546 [0]),
    .I1(\picorv32/mem_rdata_q [28]),
    .I2(\picorv32/PWR_10_o_instr_lui_equal_276_o ),
    .I3(\picorv32/_n1538 [20]),
    .I4(\picorv32/_n1542 [0]),
    .I5(\picorv32/_n1544 [0]),
    .O(\picorv32/PWR_10_o_decoded_imm_uj[31]_select_280_OUT<28> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFEA ))
  \picorv32/PWR_10_o_decoded_imm_uj[31]_select_280_OUT<29>1  (
    .I0(\picorv32/_n1546 [0]),
    .I1(\picorv32/mem_rdata_q [29]),
    .I2(\picorv32/PWR_10_o_instr_lui_equal_276_o ),
    .I3(\picorv32/_n1538 [20]),
    .I4(\picorv32/_n1542 [0]),
    .I5(\picorv32/_n1544 [0]),
    .O(\picorv32/PWR_10_o_decoded_imm_uj[31]_select_280_OUT<29> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFEA ))
  \picorv32/PWR_10_o_decoded_imm_uj[31]_select_280_OUT<30>1  (
    .I0(\picorv32/_n1546 [0]),
    .I1(\picorv32/mem_rdata_q [30]),
    .I2(\picorv32/PWR_10_o_instr_lui_equal_276_o ),
    .I3(\picorv32/_n1538 [20]),
    .I4(\picorv32/_n1542 [0]),
    .I5(\picorv32/_n1544 [0]),
    .O(\picorv32/PWR_10_o_decoded_imm_uj[31]_select_280_OUT<30> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \picorv32/_n1546<0>1  (
    .I0(\picorv32/mem_rdata_q [31]),
    .I1(\picorv32/is_sb_sh_sw ),
    .O(\picorv32/_n1546 [0])
  );
  LUT3 #(
    .INIT ( 8'h02 ))
  \picorv32/mem_rdata_q[14]_GND_2_o_equal_183_o<14>1  (
    .I0(\picorv32/mem_rdata_q [12]),
    .I1(\picorv32/mem_rdata_q [14]),
    .I2(\picorv32/mem_rdata_q [13]),
    .O(\picorv32/mem_rdata_q[14]_GND_2_o_equal_183_o )
  );
  LUT3 #(
    .INIT ( 8'h08 ))
  \picorv32/mem_rdata_q[14]_GND_2_o_equal_198_o<14>1  (
    .I0(\picorv32/mem_rdata_q [12]),
    .I1(\picorv32/mem_rdata_q [13]),
    .I2(\picorv32/mem_rdata_q [14]),
    .O(\picorv32/mem_rdata_q[14]_GND_2_o_equal_198_o )
  );
  LUT3 #(
    .INIT ( 8'h02 ))
  \picorv32/mem_rdata_q[14]_GND_2_o_equal_190_o<14>1  (
    .I0(\picorv32/mem_rdata_q [13]),
    .I1(\picorv32/mem_rdata_q [14]),
    .I2(\picorv32/mem_rdata_q [12]),
    .O(\picorv32/mem_rdata_q[14]_GND_2_o_equal_190_o )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \picorv32/mem_rdata_q[14]_PWR_10_o_equal_187_o<14>1  (
    .I0(\picorv32/mem_rdata_q [14]),
    .I1(\picorv32/mem_rdata_q [13]),
    .I2(\picorv32/mem_rdata_q [12]),
    .O(\picorv32/mem_rdata_q[14]_PWR_10_o_equal_187_o )
  );
  LUT3 #(
    .INIT ( 8'h08 ))
  \picorv32/mem_rdata_q[14]_PWR_10_o_equal_186_o<14>1  (
    .I0(\picorv32/mem_rdata_q [14]),
    .I1(\picorv32/mem_rdata_q [13]),
    .I2(\picorv32/mem_rdata_q [12]),
    .O(\picorv32/mem_rdata_q[14]_PWR_10_o_equal_186_o )
  );
  LUT3 #(
    .INIT ( 8'h08 ))
  \picorv32/mem_rdata_q[14]_PWR_10_o_equal_185_o<14>1  (
    .I0(\picorv32/mem_rdata_q [12]),
    .I1(\picorv32/mem_rdata_q [14]),
    .I2(\picorv32/mem_rdata_q [13]),
    .O(\picorv32/mem_rdata_q[14]_PWR_10_o_equal_185_o )
  );
  LUT3 #(
    .INIT ( 8'h02 ))
  \picorv32/mem_rdata_q[14]_PWR_10_o_equal_184_o<14>1  (
    .I0(\picorv32/mem_rdata_q [14]),
    .I1(\picorv32/mem_rdata_q [13]),
    .I2(\picorv32/mem_rdata_q [12]),
    .O(\picorv32/mem_rdata_q[14]_PWR_10_o_equal_184_o )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \picorv32/out111  (
    .I0(\picorv32/pcpi_mul/pcpi_wr_6714 ),
    .I1(\picorv32/pcpi_div/pcpi_ready_6680 ),
    .O(\picorv32/cpu_state[7]_latched_store_Select_564_o4 )
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  \picorv32/pcpi_timeout_counter[3]_reduce_or_368_o1  (
    .I0(\picorv32/pcpi_timeout_counter [3]),
    .I1(\picorv32/pcpi_timeout_counter [2]),
    .I2(\picorv32/pcpi_timeout_counter [1]),
    .I3(\picorv32/pcpi_timeout_counter [0]),
    .O(\picorv32/pcpi_timeout_counter[3]_reduce_or_368_o )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \picorv32/mem_do_prefetch_mem_do_rinst_OR_426_o1  (
    .I0(\picorv32/mem_do_prefetch ),
    .I1(\picorv32/mem_do_rinst ),
    .O(\picorv32/mem_do_prefetch_mem_do_rinst_OR_426_o )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \picorv32/PWR_10_o_instr_ori_equal_331_o1  (
    .I0(\picorv32/instr_ori_6314 ),
    .I1(\picorv32/instr_or_6306 ),
    .O(\picorv32/PWR_10_o_instr_ori_equal_331_o )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \picorv32/PWR_10_o_instr_xori_equal_330_o1  (
    .I0(\picorv32/instr_xori_6315 ),
    .I1(\picorv32/instr_xor_6309 ),
    .O(\picorv32/PWR_10_o_instr_xori_equal_330_o )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \picorv32/PWR_10_o_instr_slli_equal_508_o1  (
    .I0(\picorv32/instr_slli_6430 ),
    .I1(\picorv32/instr_sll_6310 ),
    .O(\picorv32/PWR_10_o_instr_slli_equal_508_o )
  );
  LUT5 #(
    .INIT ( 32'hFFFFFFFE ))
  \picorv32/out21  (
    .I0(\picorv32/decoded_imm_uj [11]),
    .I1(\picorv32/decoded_imm_uj [4]),
    .I2(\picorv32/decoded_imm_uj [3]),
    .I3(\picorv32/decoded_imm_uj [2]),
    .I4(\picorv32/decoded_imm_uj [1]),
    .O(\picorv32/decoded_rs2[5]_reduce_or_357_o )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \picorv32/out11  (
    .I0(\picorv32/decoded_rs1 [5]),
    .I1(\picorv32/decoded_rs1 [2]),
    .I2(\picorv32/decoded_rs1 [3]),
    .I3(\picorv32/decoded_rs1 [4]),
    .I4(\picorv32/decoded_rs1 [0]),
    .I5(\picorv32/decoded_rs1 [1]),
    .O(\picorv32/decoded_rs1[5]_reduce_or_354_o )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \picorv32/_n1538<20>1  (
    .I0(\picorv32/decoded_imm_uj [20]),
    .I1(\picorv32/instr_jal_6092 ),
    .O(\picorv32/_n1538 [20])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \picorv32/latched_store_latched_branch_AND_762_o1  (
    .I0(\picorv32/latched_store_6498 ),
    .I1(\picorv32/latched_branch_6496 ),
    .O(\picorv32/latched_store_latched_branch_AND_762_o )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \picorv32/pcpi_timeout_instr_ecall_ebreak_OR_562_o1  (
    .I0(\picorv32/pcpi_timeout_6565 ),
    .I1(\picorv32/instr_ecall_ebreak_6427 ),
    .O(\picorv32/pcpi_timeout_instr_ecall_ebreak_OR_562_o )
  );
  LUT5 #(
    .INIT ( 32'hFFFFFFFE ))
  \picorv32/out451  (
    .I0(\picorv32/irq_pending [2]),
    .I1(\picorv32/irq_pending [1]),
    .I2(\picorv32/irq_pending [0]),
    .I3(\picorv32/irq_pending [4]),
    .I4(\picorv32/irq_pending [3]),
    .O(\picorv32/irq_pending[31]_reduce_or_407_o )
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \picorv32/decoder_trigger_decoder_pseudo_trigger_AND_688_o1  (
    .I0(\picorv32/decoder_pseudo_trigger ),
    .I1(\picorv32/decoder_trigger ),
    .O(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_688_o )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \picorv32/PWR_10_o_PWR_10_o_OR_598_o1  (
    .I0(\picorv32/is_lui_auipc_jal_6647 ),
    .I1(\picorv32/is_jalr_addi_slti_sltiu_xori_ori_andi_6421 ),
    .O(\picorv32/PWR_10_o_PWR_10_o_OR_598_o )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \picorv32/mem_xfer1  (
    .I0(\picorv32/mem_valid ),
    .I1(basesoc_picorv32_mem_ready),
    .O(\picorv32/mem_xfer )
  );
  LUT5 #(
    .INIT ( 32'h44414E4B ))
  \picorv32/pcpi_mul/Mcount_mul_counter_xor<6>11  (
    .I0(\picorv32/pcpi_mul/mul_waiting_7079 ),
    .I1(\picorv32/pcpi_mul/mul_counter [6]),
    .I2(\picorv32/pcpi_mul/Mcount_mul_counter_cy [4]),
    .I3(\picorv32/pcpi_mul/mul_counter [5]),
    .I4(\picorv32/pcpi_mul/instr_any_mulh ),
    .O(\picorv32/pcpi_mul/Mcount_mul_counter6 )
  );
  LUT6 #(
    .INIT ( 64'h3C969696963C3C3C ))
  \picorv32/pcpi_mul/Madd_n0120_xor<0>31  (
    .I0(\picorv32/pcpi_mul/rs1 [0]),
    .I1(\picorv32/pcpi_mul/Madd_n0120_cy<0>1 ),
    .I2(\picorv32/pcpi_mul/rd [6]),
    .I3(\picorv32/pcpi_mul/rd [5]),
    .I4(\picorv32/pcpi_mul/rs2 [5]),
    .I5(\picorv32/pcpi_mul/rs2 [6]),
    .O(\picorv32/pcpi_mul/n0120 [2])
  );
  LUT6 #(
    .INIT ( 64'hD5AAFF8000808000 ))
  \picorv32/pcpi_mul/Madd_n0120_cy<0>31  (
    .I0(\picorv32/pcpi_mul/rs1 [0]),
    .I1(\picorv32/pcpi_mul/rd [5]),
    .I2(\picorv32/pcpi_mul/rs2 [5]),
    .I3(\picorv32/pcpi_mul/rd [6]),
    .I4(\picorv32/pcpi_mul/rs2 [6]),
    .I5(\picorv32/pcpi_mul/Madd_n0120_cy<0>1 ),
    .O(\picorv32/pcpi_mul/Madd_n0120_cy<0>2 )
  );
  LUT6 #(
    .INIT ( 64'h3C969696963C3C3C ))
  \picorv32/pcpi_mul/Madd_n0119_xor<0>31  (
    .I0(\picorv32/pcpi_mul/rs1 [0]),
    .I1(\picorv32/pcpi_mul/Madd_n0119_cy<0>1 ),
    .I2(\picorv32/pcpi_mul/rd [10]),
    .I3(\picorv32/pcpi_mul/rd [9]),
    .I4(\picorv32/pcpi_mul/rs2 [9]),
    .I5(\picorv32/pcpi_mul/rs2 [10]),
    .O(\picorv32/pcpi_mul/n0119 [2])
  );
  LUT6 #(
    .INIT ( 64'hD5AAFF8000808000 ))
  \picorv32/pcpi_mul/Madd_n0119_cy<0>31  (
    .I0(\picorv32/pcpi_mul/rs1 [0]),
    .I1(\picorv32/pcpi_mul/rd [9]),
    .I2(\picorv32/pcpi_mul/rs2 [9]),
    .I3(\picorv32/pcpi_mul/rd [10]),
    .I4(\picorv32/pcpi_mul/rs2 [10]),
    .I5(\picorv32/pcpi_mul/Madd_n0119_cy<0>1 ),
    .O(\picorv32/pcpi_mul/Madd_n0119_cy<0>2 )
  );
  LUT6 #(
    .INIT ( 64'h3C969696963C3C3C ))
  \picorv32/pcpi_mul/Madd_n0118_xor<0>31  (
    .I0(\picorv32/pcpi_mul/rs1 [0]),
    .I1(\picorv32/pcpi_mul/Madd_n0118_cy<0>1 ),
    .I2(\picorv32/pcpi_mul/rd [14]),
    .I3(\picorv32/pcpi_mul/rd [13]),
    .I4(\picorv32/pcpi_mul/rs2 [13]),
    .I5(\picorv32/pcpi_mul/rs2 [14]),
    .O(\picorv32/pcpi_mul/n0118 [2])
  );
  LUT6 #(
    .INIT ( 64'hD5AAFF8000808000 ))
  \picorv32/pcpi_mul/Madd_n0118_cy<0>31  (
    .I0(\picorv32/pcpi_mul/rs1 [0]),
    .I1(\picorv32/pcpi_mul/rd [13]),
    .I2(\picorv32/pcpi_mul/rs2 [13]),
    .I3(\picorv32/pcpi_mul/rd [14]),
    .I4(\picorv32/pcpi_mul/rs2 [14]),
    .I5(\picorv32/pcpi_mul/Madd_n0118_cy<0>1 ),
    .O(\picorv32/pcpi_mul/Madd_n0118_cy<0>2 )
  );
  LUT6 #(
    .INIT ( 64'h3C969696963C3C3C ))
  \picorv32/pcpi_mul/Madd_n0117_xor<0>31  (
    .I0(\picorv32/pcpi_mul/rs1 [0]),
    .I1(\picorv32/pcpi_mul/Madd_n0117_cy<0>1 ),
    .I2(\picorv32/pcpi_mul/rd [18]),
    .I3(\picorv32/pcpi_mul/rd [17]),
    .I4(\picorv32/pcpi_mul/rs2 [17]),
    .I5(\picorv32/pcpi_mul/rs2 [18]),
    .O(\picorv32/pcpi_mul/n0117 [2])
  );
  LUT6 #(
    .INIT ( 64'hD5AAFF8000808000 ))
  \picorv32/pcpi_mul/Madd_n0117_cy<0>31  (
    .I0(\picorv32/pcpi_mul/rs1 [0]),
    .I1(\picorv32/pcpi_mul/rd [17]),
    .I2(\picorv32/pcpi_mul/rs2 [17]),
    .I3(\picorv32/pcpi_mul/rd [18]),
    .I4(\picorv32/pcpi_mul/rs2 [18]),
    .I5(\picorv32/pcpi_mul/Madd_n0117_cy<0>1 ),
    .O(\picorv32/pcpi_mul/Madd_n0117_cy<0>2 )
  );
  LUT6 #(
    .INIT ( 64'h3C969696963C3C3C ))
  \picorv32/pcpi_mul/Madd_n0116_xor<0>31  (
    .I0(\picorv32/pcpi_mul/rs1 [0]),
    .I1(\picorv32/pcpi_mul/Madd_n0116_cy<0>1 ),
    .I2(\picorv32/pcpi_mul/rd [22]),
    .I3(\picorv32/pcpi_mul/rd [21]),
    .I4(\picorv32/pcpi_mul/rs2 [21]),
    .I5(\picorv32/pcpi_mul/rs2 [22]),
    .O(\picorv32/pcpi_mul/n0116 [2])
  );
  LUT6 #(
    .INIT ( 64'hD5AAFF8000808000 ))
  \picorv32/pcpi_mul/Madd_n0116_cy<0>31  (
    .I0(\picorv32/pcpi_mul/rs1 [0]),
    .I1(\picorv32/pcpi_mul/rd [21]),
    .I2(\picorv32/pcpi_mul/rs2 [21]),
    .I3(\picorv32/pcpi_mul/rd [22]),
    .I4(\picorv32/pcpi_mul/rs2 [22]),
    .I5(\picorv32/pcpi_mul/Madd_n0116_cy<0>1 ),
    .O(\picorv32/pcpi_mul/Madd_n0116_cy<0>2 )
  );
  LUT6 #(
    .INIT ( 64'h3C969696963C3C3C ))
  \picorv32/pcpi_mul/Madd_n0115_xor<0>31  (
    .I0(\picorv32/pcpi_mul/rs1 [0]),
    .I1(\picorv32/pcpi_mul/Madd_n0115_cy<0>1 ),
    .I2(\picorv32/pcpi_mul/rd [26]),
    .I3(\picorv32/pcpi_mul/rd [25]),
    .I4(\picorv32/pcpi_mul/rs2 [25]),
    .I5(\picorv32/pcpi_mul/rs2 [26]),
    .O(\picorv32/pcpi_mul/n0115 [2])
  );
  LUT6 #(
    .INIT ( 64'hD5AAFF8000808000 ))
  \picorv32/pcpi_mul/Madd_n0115_cy<0>31  (
    .I0(\picorv32/pcpi_mul/rs1 [0]),
    .I1(\picorv32/pcpi_mul/rd [25]),
    .I2(\picorv32/pcpi_mul/rs2 [25]),
    .I3(\picorv32/pcpi_mul/rd [26]),
    .I4(\picorv32/pcpi_mul/rs2 [26]),
    .I5(\picorv32/pcpi_mul/Madd_n0115_cy<0>1 ),
    .O(\picorv32/pcpi_mul/Madd_n0115_cy<0>2 )
  );
  LUT6 #(
    .INIT ( 64'h3C969696963C3C3C ))
  \picorv32/pcpi_mul/Madd_n0114_xor<0>31  (
    .I0(\picorv32/pcpi_mul/rs1 [0]),
    .I1(\picorv32/pcpi_mul/Madd_n0114_cy<0>1 ),
    .I2(\picorv32/pcpi_mul/rd [30]),
    .I3(\picorv32/pcpi_mul/rd [29]),
    .I4(\picorv32/pcpi_mul/rs2 [29]),
    .I5(\picorv32/pcpi_mul/rs2 [30]),
    .O(\picorv32/pcpi_mul/n0114 [2])
  );
  LUT6 #(
    .INIT ( 64'hD5AAFF8000808000 ))
  \picorv32/pcpi_mul/Madd_n0114_cy<0>31  (
    .I0(\picorv32/pcpi_mul/rs1 [0]),
    .I1(\picorv32/pcpi_mul/rd [29]),
    .I2(\picorv32/pcpi_mul/rs2 [29]),
    .I3(\picorv32/pcpi_mul/rd [30]),
    .I4(\picorv32/pcpi_mul/rs2 [30]),
    .I5(\picorv32/pcpi_mul/Madd_n0114_cy<0>1 ),
    .O(\picorv32/pcpi_mul/Madd_n0114_cy<0>2 )
  );
  LUT6 #(
    .INIT ( 64'h3C969696963C3C3C ))
  \picorv32/pcpi_mul/Madd_n0113_xor<0>31  (
    .I0(\picorv32/pcpi_mul/rs1 [0]),
    .I1(\picorv32/pcpi_mul/Madd_n0113_cy<0>1 ),
    .I2(\picorv32/pcpi_mul/rd [34]),
    .I3(\picorv32/pcpi_mul/rd [33]),
    .I4(\picorv32/pcpi_mul/rs2 [33]),
    .I5(\picorv32/pcpi_mul/rs2 [34]),
    .O(\picorv32/pcpi_mul/n0113 [2])
  );
  LUT6 #(
    .INIT ( 64'hD5AAFF8000808000 ))
  \picorv32/pcpi_mul/Madd_n0113_cy<0>31  (
    .I0(\picorv32/pcpi_mul/rs1 [0]),
    .I1(\picorv32/pcpi_mul/rd [33]),
    .I2(\picorv32/pcpi_mul/rs2 [33]),
    .I3(\picorv32/pcpi_mul/rd [34]),
    .I4(\picorv32/pcpi_mul/rs2 [34]),
    .I5(\picorv32/pcpi_mul/Madd_n0113_cy<0>1 ),
    .O(\picorv32/pcpi_mul/Madd_n0113_cy<0>2 )
  );
  LUT6 #(
    .INIT ( 64'h3C969696963C3C3C ))
  \picorv32/pcpi_mul/Madd_n0112_xor<0>31  (
    .I0(\picorv32/pcpi_mul/rs1 [0]),
    .I1(\picorv32/pcpi_mul/Madd_n0112_cy<0>1 ),
    .I2(\picorv32/pcpi_mul/rd [38]),
    .I3(\picorv32/pcpi_mul/rd [37]),
    .I4(\picorv32/pcpi_mul/rs2 [37]),
    .I5(\picorv32/pcpi_mul/rs2 [38]),
    .O(\picorv32/pcpi_mul/n0112 [2])
  );
  LUT6 #(
    .INIT ( 64'hD5AAFF8000808000 ))
  \picorv32/pcpi_mul/Madd_n0112_cy<0>31  (
    .I0(\picorv32/pcpi_mul/rs1 [0]),
    .I1(\picorv32/pcpi_mul/rd [37]),
    .I2(\picorv32/pcpi_mul/rs2 [37]),
    .I3(\picorv32/pcpi_mul/rd [38]),
    .I4(\picorv32/pcpi_mul/rs2 [38]),
    .I5(\picorv32/pcpi_mul/Madd_n0112_cy<0>1 ),
    .O(\picorv32/pcpi_mul/Madd_n0112_cy<0>2 )
  );
  LUT6 #(
    .INIT ( 64'h3C969696963C3C3C ))
  \picorv32/pcpi_mul/Madd_n0111_xor<0>31  (
    .I0(\picorv32/pcpi_mul/rs1 [0]),
    .I1(\picorv32/pcpi_mul/Madd_n0111_cy<0>1 ),
    .I2(\picorv32/pcpi_mul/rd [42]),
    .I3(\picorv32/pcpi_mul/rd [41]),
    .I4(\picorv32/pcpi_mul/rs2 [41]),
    .I5(\picorv32/pcpi_mul/rs2 [42]),
    .O(\picorv32/pcpi_mul/n0111 [2])
  );
  LUT6 #(
    .INIT ( 64'hD5AAFF8000808000 ))
  \picorv32/pcpi_mul/Madd_n0111_cy<0>31  (
    .I0(\picorv32/pcpi_mul/rs1 [0]),
    .I1(\picorv32/pcpi_mul/rd [41]),
    .I2(\picorv32/pcpi_mul/rs2 [41]),
    .I3(\picorv32/pcpi_mul/rd [42]),
    .I4(\picorv32/pcpi_mul/rs2 [42]),
    .I5(\picorv32/pcpi_mul/Madd_n0111_cy<0>1 ),
    .O(\picorv32/pcpi_mul/Madd_n0111_cy<0>2 )
  );
  LUT6 #(
    .INIT ( 64'h3C969696963C3C3C ))
  \picorv32/pcpi_mul/Madd_n0110_xor<0>31  (
    .I0(\picorv32/pcpi_mul/rs1 [0]),
    .I1(\picorv32/pcpi_mul/Madd_n0110_cy<0>1 ),
    .I2(\picorv32/pcpi_mul/rd [46]),
    .I3(\picorv32/pcpi_mul/rd [45]),
    .I4(\picorv32/pcpi_mul/rs2 [45]),
    .I5(\picorv32/pcpi_mul/rs2 [46]),
    .O(\picorv32/pcpi_mul/n0110 [2])
  );
  LUT6 #(
    .INIT ( 64'hD5AAFF8000808000 ))
  \picorv32/pcpi_mul/Madd_n0110_cy<0>31  (
    .I0(\picorv32/pcpi_mul/rs1 [0]),
    .I1(\picorv32/pcpi_mul/rd [45]),
    .I2(\picorv32/pcpi_mul/rs2 [45]),
    .I3(\picorv32/pcpi_mul/rd [46]),
    .I4(\picorv32/pcpi_mul/rs2 [46]),
    .I5(\picorv32/pcpi_mul/Madd_n0110_cy<0>1 ),
    .O(\picorv32/pcpi_mul/Madd_n0110_cy<0>2 )
  );
  LUT6 #(
    .INIT ( 64'h3C969696963C3C3C ))
  \picorv32/pcpi_mul/Madd_n0109_xor<0>31  (
    .I0(\picorv32/pcpi_mul/rs1 [0]),
    .I1(\picorv32/pcpi_mul/Madd_n0109_cy<0>1 ),
    .I2(\picorv32/pcpi_mul/rd [50]),
    .I3(\picorv32/pcpi_mul/rd [49]),
    .I4(\picorv32/pcpi_mul/rs2 [49]),
    .I5(\picorv32/pcpi_mul/rs2 [50]),
    .O(\picorv32/pcpi_mul/n0109 [2])
  );
  LUT6 #(
    .INIT ( 64'hD5AAFF8000808000 ))
  \picorv32/pcpi_mul/Madd_n0109_cy<0>31  (
    .I0(\picorv32/pcpi_mul/rs1 [0]),
    .I1(\picorv32/pcpi_mul/rd [49]),
    .I2(\picorv32/pcpi_mul/rs2 [49]),
    .I3(\picorv32/pcpi_mul/rd [50]),
    .I4(\picorv32/pcpi_mul/rs2 [50]),
    .I5(\picorv32/pcpi_mul/Madd_n0109_cy<0>1 ),
    .O(\picorv32/pcpi_mul/Madd_n0109_cy<0>2 )
  );
  LUT6 #(
    .INIT ( 64'h3C969696963C3C3C ))
  \picorv32/pcpi_mul/Madd_n0108_xor<0>31  (
    .I0(\picorv32/pcpi_mul/rs1 [0]),
    .I1(\picorv32/pcpi_mul/Madd_n0108_cy<0>1 ),
    .I2(\picorv32/pcpi_mul/rd [54]),
    .I3(\picorv32/pcpi_mul/rd [53]),
    .I4(\picorv32/pcpi_mul/rs2 [53]),
    .I5(\picorv32/pcpi_mul/rs2 [54]),
    .O(\picorv32/pcpi_mul/n0108 [2])
  );
  LUT6 #(
    .INIT ( 64'hD5AAFF8000808000 ))
  \picorv32/pcpi_mul/Madd_n0108_cy<0>31  (
    .I0(\picorv32/pcpi_mul/rs1 [0]),
    .I1(\picorv32/pcpi_mul/rd [53]),
    .I2(\picorv32/pcpi_mul/rs2 [53]),
    .I3(\picorv32/pcpi_mul/rd [54]),
    .I4(\picorv32/pcpi_mul/rs2 [54]),
    .I5(\picorv32/pcpi_mul/Madd_n0108_cy<0>1 ),
    .O(\picorv32/pcpi_mul/Madd_n0108_cy<0>2 )
  );
  LUT6 #(
    .INIT ( 64'h3C969696963C3C3C ))
  \picorv32/pcpi_mul/Madd_n0107_xor<0>31  (
    .I0(\picorv32/pcpi_mul/rs1 [0]),
    .I1(\picorv32/pcpi_mul/Madd_n0107_cy<0>1 ),
    .I2(\picorv32/pcpi_mul/rd [58]),
    .I3(\picorv32/pcpi_mul/rd [57]),
    .I4(\picorv32/pcpi_mul/rs2 [57]),
    .I5(\picorv32/pcpi_mul/rs2 [58]),
    .O(\picorv32/pcpi_mul/n0107 [2])
  );
  LUT6 #(
    .INIT ( 64'hD5AAFF8000808000 ))
  \picorv32/pcpi_mul/Madd_n0107_cy<0>31  (
    .I0(\picorv32/pcpi_mul/rs1 [0]),
    .I1(\picorv32/pcpi_mul/rd [57]),
    .I2(\picorv32/pcpi_mul/rs2 [57]),
    .I3(\picorv32/pcpi_mul/rd [58]),
    .I4(\picorv32/pcpi_mul/rs2 [58]),
    .I5(\picorv32/pcpi_mul/Madd_n0107_cy<0>1 ),
    .O(\picorv32/pcpi_mul/Madd_n0107_cy<0>2 )
  );
  LUT6 #(
    .INIT ( 64'h0E80E08008808080 ))
  \picorv32/pcpi_mul/Madd_n0117_cy<0>21  (
    .I0(\picorv32/pcpi_mul/rd [16]),
    .I1(\picorv32/pcpi_mul/rdx[16] ),
    .I2(\picorv32/pcpi_mul/rd [17]),
    .I3(\picorv32/pcpi_mul/rs1 [0]),
    .I4(\picorv32/pcpi_mul/rs2 [17]),
    .I5(\picorv32/pcpi_mul/rs2 [16]),
    .O(\picorv32/pcpi_mul/Madd_n0117_cy<0>1 )
  );
  LUT6 #(
    .INIT ( 64'h959A956A9A6A6A6A ))
  \picorv32/pcpi_mul/Madd_n0117_lut<0>11  (
    .I0(\picorv32/pcpi_mul/rd [17]),
    .I1(\picorv32/pcpi_mul/rs2 [17]),
    .I2(\picorv32/pcpi_mul/rs1 [0]),
    .I3(\picorv32/pcpi_mul/rdx[16] ),
    .I4(\picorv32/pcpi_mul/rs2 [16]),
    .I5(\picorv32/pcpi_mul/rd [16]),
    .O(\picorv32/pcpi_mul/Madd_n0117_lut<0>1_6848 )
  );
  LUT4 #(
    .INIT ( 16'h8778 ))
  \picorv32/pcpi_mul/Madd_n0117_lut<0>1  (
    .I0(\picorv32/pcpi_mul/rs1 [0]),
    .I1(\picorv32/pcpi_mul/rs2 [16]),
    .I2(\picorv32/pcpi_mul/rd [16]),
    .I3(\picorv32/pcpi_mul/rdx[16] ),
    .O(\picorv32/pcpi_mul/Madd_n0117_lut [0])
  );
  LUT6 #(
    .INIT ( 64'h0E80E08008808080 ))
  \picorv32/pcpi_mul/Madd_n0119_cy<0>21  (
    .I0(\picorv32/pcpi_mul/rd [8]),
    .I1(\picorv32/pcpi_mul/rdx[8] ),
    .I2(\picorv32/pcpi_mul/rd [9]),
    .I3(\picorv32/pcpi_mul/rs1 [0]),
    .I4(\picorv32/pcpi_mul/rs2 [9]),
    .I5(\picorv32/pcpi_mul/rs2 [8]),
    .O(\picorv32/pcpi_mul/Madd_n0119_cy<0>1 )
  );
  LUT6 #(
    .INIT ( 64'h959A956A9A6A6A6A ))
  \picorv32/pcpi_mul/Madd_n0119_lut<0>11  (
    .I0(\picorv32/pcpi_mul/rd [9]),
    .I1(\picorv32/pcpi_mul/rs2 [9]),
    .I2(\picorv32/pcpi_mul/rs1 [0]),
    .I3(\picorv32/pcpi_mul/rdx[8] ),
    .I4(\picorv32/pcpi_mul/rs2 [8]),
    .I5(\picorv32/pcpi_mul/rd [8]),
    .O(\picorv32/pcpi_mul/Madd_n0119_lut<0>1_6844 )
  );
  LUT4 #(
    .INIT ( 16'h8778 ))
  \picorv32/pcpi_mul/Madd_n0119_lut<0>1  (
    .I0(\picorv32/pcpi_mul/rs1 [0]),
    .I1(\picorv32/pcpi_mul/rs2 [8]),
    .I2(\picorv32/pcpi_mul/rd [8]),
    .I3(\picorv32/pcpi_mul/rdx[8] ),
    .O(\picorv32/pcpi_mul/Madd_n0119_lut [0])
  );
  LUT6 #(
    .INIT ( 64'h0E80E08008808080 ))
  \picorv32/pcpi_mul/Madd_n0107_cy<0>21  (
    .I0(\picorv32/pcpi_mul/rd [56]),
    .I1(\picorv32/pcpi_mul/rdx[56] ),
    .I2(\picorv32/pcpi_mul/rd [57]),
    .I3(\picorv32/pcpi_mul/rs1 [0]),
    .I4(\picorv32/pcpi_mul/rs2 [57]),
    .I5(\picorv32/pcpi_mul/rs2 [56]),
    .O(\picorv32/pcpi_mul/Madd_n0107_cy<0>1 )
  );
  LUT6 #(
    .INIT ( 64'h959A956A9A6A6A6A ))
  \picorv32/pcpi_mul/Madd_n0107_lut<0>11  (
    .I0(\picorv32/pcpi_mul/rd [57]),
    .I1(\picorv32/pcpi_mul/rs2 [57]),
    .I2(\picorv32/pcpi_mul/rs1 [0]),
    .I3(\picorv32/pcpi_mul/rdx[56] ),
    .I4(\picorv32/pcpi_mul/rs2 [56]),
    .I5(\picorv32/pcpi_mul/rd [56]),
    .O(\picorv32/pcpi_mul/Madd_n0107_lut<0>1_6808 )
  );
  LUT4 #(
    .INIT ( 16'h8778 ))
  \picorv32/pcpi_mul/Madd_n0107_lut<0>1  (
    .I0(\picorv32/pcpi_mul/rs1 [0]),
    .I1(\picorv32/pcpi_mul/rs2 [56]),
    .I2(\picorv32/pcpi_mul/rd [56]),
    .I3(\picorv32/pcpi_mul/rdx[56] ),
    .O(\picorv32/pcpi_mul/Madd_n0107_lut [0])
  );
  LUT6 #(
    .INIT ( 64'h0E80E08008808080 ))
  \picorv32/pcpi_mul/Madd_n0108_cy<0>21  (
    .I0(\picorv32/pcpi_mul/rd [52]),
    .I1(\picorv32/pcpi_mul/rdx[52] ),
    .I2(\picorv32/pcpi_mul/rd [53]),
    .I3(\picorv32/pcpi_mul/rs1 [0]),
    .I4(\picorv32/pcpi_mul/rs2 [53]),
    .I5(\picorv32/pcpi_mul/rs2 [52]),
    .O(\picorv32/pcpi_mul/Madd_n0108_cy<0>1 )
  );
  LUT6 #(
    .INIT ( 64'h959A956A9A6A6A6A ))
  \picorv32/pcpi_mul/Madd_n0108_lut<0>11  (
    .I0(\picorv32/pcpi_mul/rd [53]),
    .I1(\picorv32/pcpi_mul/rs2 [53]),
    .I2(\picorv32/pcpi_mul/rs1 [0]),
    .I3(\picorv32/pcpi_mul/rdx[52] ),
    .I4(\picorv32/pcpi_mul/rs2 [52]),
    .I5(\picorv32/pcpi_mul/rd [52]),
    .O(\picorv32/pcpi_mul/Madd_n0108_lut<0>1_6800 )
  );
  LUT4 #(
    .INIT ( 16'h8778 ))
  \picorv32/pcpi_mul/Madd_n0108_lut<0>1  (
    .I0(\picorv32/pcpi_mul/rs1 [0]),
    .I1(\picorv32/pcpi_mul/rs2 [52]),
    .I2(\picorv32/pcpi_mul/rd [52]),
    .I3(\picorv32/pcpi_mul/rdx[52] ),
    .O(\picorv32/pcpi_mul/Madd_n0108_lut [0])
  );
  LUT6 #(
    .INIT ( 64'h0E80E08008808080 ))
  \picorv32/pcpi_mul/Madd_n0120_cy<0>21  (
    .I0(\picorv32/pcpi_mul/rd [4]),
    .I1(\picorv32/pcpi_mul/rdx[4] ),
    .I2(\picorv32/pcpi_mul/rd [5]),
    .I3(\picorv32/pcpi_mul/rs1 [0]),
    .I4(\picorv32/pcpi_mul/rs2 [5]),
    .I5(\picorv32/pcpi_mul/rs2 [4]),
    .O(\picorv32/pcpi_mul/Madd_n0120_cy<0>1 )
  );
  LUT6 #(
    .INIT ( 64'h959A956A9A6A6A6A ))
  \picorv32/pcpi_mul/Madd_n0120_lut<0>11  (
    .I0(\picorv32/pcpi_mul/rd [5]),
    .I1(\picorv32/pcpi_mul/rs2 [5]),
    .I2(\picorv32/pcpi_mul/rs1 [0]),
    .I3(\picorv32/pcpi_mul/rdx[4] ),
    .I4(\picorv32/pcpi_mul/rs2 [4]),
    .I5(\picorv32/pcpi_mul/rd [4]),
    .O(\picorv32/pcpi_mul/Madd_n0120_lut<0>1_6852 )
  );
  LUT4 #(
    .INIT ( 16'h8778 ))
  \picorv32/pcpi_mul/Madd_n0120_lut<0>1  (
    .I0(\picorv32/pcpi_mul/rs1 [0]),
    .I1(\picorv32/pcpi_mul/rs2 [4]),
    .I2(\picorv32/pcpi_mul/rd [4]),
    .I3(\picorv32/pcpi_mul/rdx[4] ),
    .O(\picorv32/pcpi_mul/Madd_n0120_lut [0])
  );
  LUT6 #(
    .INIT ( 64'h0E80E08008808080 ))
  \picorv32/pcpi_mul/Madd_n0109_cy<0>21  (
    .I0(\picorv32/pcpi_mul/rd [48]),
    .I1(\picorv32/pcpi_mul/rdx[48] ),
    .I2(\picorv32/pcpi_mul/rd [49]),
    .I3(\picorv32/pcpi_mul/rs1 [0]),
    .I4(\picorv32/pcpi_mul/rs2 [49]),
    .I5(\picorv32/pcpi_mul/rs2 [48]),
    .O(\picorv32/pcpi_mul/Madd_n0109_cy<0>1 )
  );
  LUT6 #(
    .INIT ( 64'h959A956A9A6A6A6A ))
  \picorv32/pcpi_mul/Madd_n0109_lut<0>11  (
    .I0(\picorv32/pcpi_mul/rd [49]),
    .I1(\picorv32/pcpi_mul/rs2 [49]),
    .I2(\picorv32/pcpi_mul/rs1 [0]),
    .I3(\picorv32/pcpi_mul/rdx[48] ),
    .I4(\picorv32/pcpi_mul/rs2 [48]),
    .I5(\picorv32/pcpi_mul/rd [48]),
    .O(\picorv32/pcpi_mul/Madd_n0109_lut<0>1_6804 )
  );
  LUT4 #(
    .INIT ( 16'h8778 ))
  \picorv32/pcpi_mul/Madd_n0109_lut<0>1  (
    .I0(\picorv32/pcpi_mul/rs1 [0]),
    .I1(\picorv32/pcpi_mul/rs2 [48]),
    .I2(\picorv32/pcpi_mul/rd [48]),
    .I3(\picorv32/pcpi_mul/rdx[48] ),
    .O(\picorv32/pcpi_mul/Madd_n0109_lut [0])
  );
  LUT6 #(
    .INIT ( 64'h0E80E08008808080 ))
  \picorv32/pcpi_mul/Madd_n0118_cy<0>21  (
    .I0(\picorv32/pcpi_mul/rd [12]),
    .I1(\picorv32/pcpi_mul/rdx[12] ),
    .I2(\picorv32/pcpi_mul/rd [13]),
    .I3(\picorv32/pcpi_mul/rs1 [0]),
    .I4(\picorv32/pcpi_mul/rs2 [13]),
    .I5(\picorv32/pcpi_mul/rs2 [12]),
    .O(\picorv32/pcpi_mul/Madd_n0118_cy<0>1 )
  );
  LUT6 #(
    .INIT ( 64'h959A956A9A6A6A6A ))
  \picorv32/pcpi_mul/Madd_n0118_lut<0>11  (
    .I0(\picorv32/pcpi_mul/rd [13]),
    .I1(\picorv32/pcpi_mul/rs2 [13]),
    .I2(\picorv32/pcpi_mul/rs1 [0]),
    .I3(\picorv32/pcpi_mul/rdx[12] ),
    .I4(\picorv32/pcpi_mul/rs2 [12]),
    .I5(\picorv32/pcpi_mul/rd [12]),
    .O(\picorv32/pcpi_mul/Madd_n0118_lut<0>1_6840 )
  );
  LUT4 #(
    .INIT ( 16'h8778 ))
  \picorv32/pcpi_mul/Madd_n0118_lut<0>1  (
    .I0(\picorv32/pcpi_mul/rs1 [0]),
    .I1(\picorv32/pcpi_mul/rs2 [12]),
    .I2(\picorv32/pcpi_mul/rd [12]),
    .I3(\picorv32/pcpi_mul/rdx[12] ),
    .O(\picorv32/pcpi_mul/Madd_n0118_lut [0])
  );
  LUT6 #(
    .INIT ( 64'h0E80E08008808080 ))
  \picorv32/pcpi_mul/Madd_n0110_cy<0>21  (
    .I0(\picorv32/pcpi_mul/rd [44]),
    .I1(\picorv32/pcpi_mul/rdx[44] ),
    .I2(\picorv32/pcpi_mul/rd [45]),
    .I3(\picorv32/pcpi_mul/rs1 [0]),
    .I4(\picorv32/pcpi_mul/rs2 [45]),
    .I5(\picorv32/pcpi_mul/rs2 [44]),
    .O(\picorv32/pcpi_mul/Madd_n0110_cy<0>1 )
  );
  LUT6 #(
    .INIT ( 64'h959A956A9A6A6A6A ))
  \picorv32/pcpi_mul/Madd_n0110_lut<0>11  (
    .I0(\picorv32/pcpi_mul/rd [45]),
    .I1(\picorv32/pcpi_mul/rs2 [45]),
    .I2(\picorv32/pcpi_mul/rs1 [0]),
    .I3(\picorv32/pcpi_mul/rdx[44] ),
    .I4(\picorv32/pcpi_mul/rs2 [44]),
    .I5(\picorv32/pcpi_mul/rd [44]),
    .O(\picorv32/pcpi_mul/Madd_n0110_lut<0>1_6812 )
  );
  LUT4 #(
    .INIT ( 16'h8778 ))
  \picorv32/pcpi_mul/Madd_n0110_lut<0>1  (
    .I0(\picorv32/pcpi_mul/rs1 [0]),
    .I1(\picorv32/pcpi_mul/rs2 [44]),
    .I2(\picorv32/pcpi_mul/rd [44]),
    .I3(\picorv32/pcpi_mul/rdx[44] ),
    .O(\picorv32/pcpi_mul/Madd_n0110_lut [0])
  );
  LUT6 #(
    .INIT ( 64'h0E80E08008808080 ))
  \picorv32/pcpi_mul/Madd_n0111_cy<0>21  (
    .I0(\picorv32/pcpi_mul/rd [40]),
    .I1(\picorv32/pcpi_mul/rdx[40] ),
    .I2(\picorv32/pcpi_mul/rd [41]),
    .I3(\picorv32/pcpi_mul/rs1 [0]),
    .I4(\picorv32/pcpi_mul/rs2 [41]),
    .I5(\picorv32/pcpi_mul/rs2 [40]),
    .O(\picorv32/pcpi_mul/Madd_n0111_cy<0>1 )
  );
  LUT6 #(
    .INIT ( 64'h959A956A9A6A6A6A ))
  \picorv32/pcpi_mul/Madd_n0111_lut<0>11  (
    .I0(\picorv32/pcpi_mul/rd [41]),
    .I1(\picorv32/pcpi_mul/rs2 [41]),
    .I2(\picorv32/pcpi_mul/rs1 [0]),
    .I3(\picorv32/pcpi_mul/rdx[40] ),
    .I4(\picorv32/pcpi_mul/rs2 [40]),
    .I5(\picorv32/pcpi_mul/rd [40]),
    .O(\picorv32/pcpi_mul/Madd_n0111_lut<0>1_6816 )
  );
  LUT4 #(
    .INIT ( 16'h8778 ))
  \picorv32/pcpi_mul/Madd_n0111_lut<0>1  (
    .I0(\picorv32/pcpi_mul/rs1 [0]),
    .I1(\picorv32/pcpi_mul/rs2 [40]),
    .I2(\picorv32/pcpi_mul/rd [40]),
    .I3(\picorv32/pcpi_mul/rdx[40] ),
    .O(\picorv32/pcpi_mul/Madd_n0111_lut [0])
  );
  LUT6 #(
    .INIT ( 64'h0E80E08008808080 ))
  \picorv32/pcpi_mul/Madd_n0112_cy<0>21  (
    .I0(\picorv32/pcpi_mul/rd [36]),
    .I1(\picorv32/pcpi_mul/rdx[36] ),
    .I2(\picorv32/pcpi_mul/rd [37]),
    .I3(\picorv32/pcpi_mul/rs1 [0]),
    .I4(\picorv32/pcpi_mul/rs2 [37]),
    .I5(\picorv32/pcpi_mul/rs2 [36]),
    .O(\picorv32/pcpi_mul/Madd_n0112_cy<0>1 )
  );
  LUT6 #(
    .INIT ( 64'h959A956A9A6A6A6A ))
  \picorv32/pcpi_mul/Madd_n0112_lut<0>11  (
    .I0(\picorv32/pcpi_mul/rd [37]),
    .I1(\picorv32/pcpi_mul/rs2 [37]),
    .I2(\picorv32/pcpi_mul/rs1 [0]),
    .I3(\picorv32/pcpi_mul/rdx[36] ),
    .I4(\picorv32/pcpi_mul/rs2 [36]),
    .I5(\picorv32/pcpi_mul/rd [36]),
    .O(\picorv32/pcpi_mul/Madd_n0112_lut<0>1_6828 )
  );
  LUT4 #(
    .INIT ( 16'h8778 ))
  \picorv32/pcpi_mul/Madd_n0112_lut<0>1  (
    .I0(\picorv32/pcpi_mul/rs1 [0]),
    .I1(\picorv32/pcpi_mul/rs2 [36]),
    .I2(\picorv32/pcpi_mul/rd [36]),
    .I3(\picorv32/pcpi_mul/rdx[36] ),
    .O(\picorv32/pcpi_mul/Madd_n0112_lut [0])
  );
  LUT6 #(
    .INIT ( 64'h0E80E08008808080 ))
  \picorv32/pcpi_mul/Madd_n0113_cy<0>21  (
    .I0(\picorv32/pcpi_mul/rd [32]),
    .I1(\picorv32/pcpi_mul/rdx[32] ),
    .I2(\picorv32/pcpi_mul/rd [33]),
    .I3(\picorv32/pcpi_mul/rs1 [0]),
    .I4(\picorv32/pcpi_mul/rs2 [33]),
    .I5(\picorv32/pcpi_mul/rs2 [32]),
    .O(\picorv32/pcpi_mul/Madd_n0113_cy<0>1 )
  );
  LUT6 #(
    .INIT ( 64'h959A956A9A6A6A6A ))
  \picorv32/pcpi_mul/Madd_n0113_lut<0>11  (
    .I0(\picorv32/pcpi_mul/rd [33]),
    .I1(\picorv32/pcpi_mul/rs2 [33]),
    .I2(\picorv32/pcpi_mul/rs1 [0]),
    .I3(\picorv32/pcpi_mul/rdx[32] ),
    .I4(\picorv32/pcpi_mul/rs2 [32]),
    .I5(\picorv32/pcpi_mul/rd [32]),
    .O(\picorv32/pcpi_mul/Madd_n0113_lut<0>1_6820 )
  );
  LUT4 #(
    .INIT ( 16'h8778 ))
  \picorv32/pcpi_mul/Madd_n0113_lut<0>1  (
    .I0(\picorv32/pcpi_mul/rs1 [0]),
    .I1(\picorv32/pcpi_mul/rs2 [32]),
    .I2(\picorv32/pcpi_mul/rd [32]),
    .I3(\picorv32/pcpi_mul/rdx[32] ),
    .O(\picorv32/pcpi_mul/Madd_n0113_lut [0])
  );
  LUT6 #(
    .INIT ( 64'h0E80E08008808080 ))
  \picorv32/pcpi_mul/Madd_n0114_cy<0>21  (
    .I0(\picorv32/pcpi_mul/rd [28]),
    .I1(\picorv32/pcpi_mul/rdx[28] ),
    .I2(\picorv32/pcpi_mul/rd [29]),
    .I3(\picorv32/pcpi_mul/rs1 [0]),
    .I4(\picorv32/pcpi_mul/rs2 [29]),
    .I5(\picorv32/pcpi_mul/rs2 [28]),
    .O(\picorv32/pcpi_mul/Madd_n0114_cy<0>1 )
  );
  LUT6 #(
    .INIT ( 64'h959A956A9A6A6A6A ))
  \picorv32/pcpi_mul/Madd_n0114_lut<0>11  (
    .I0(\picorv32/pcpi_mul/rd [29]),
    .I1(\picorv32/pcpi_mul/rs2 [29]),
    .I2(\picorv32/pcpi_mul/rs1 [0]),
    .I3(\picorv32/pcpi_mul/rdx[28] ),
    .I4(\picorv32/pcpi_mul/rs2 [28]),
    .I5(\picorv32/pcpi_mul/rd [28]),
    .O(\picorv32/pcpi_mul/Madd_n0114_lut<0>1_6824 )
  );
  LUT4 #(
    .INIT ( 16'h8778 ))
  \picorv32/pcpi_mul/Madd_n0114_lut<0>1  (
    .I0(\picorv32/pcpi_mul/rs1 [0]),
    .I1(\picorv32/pcpi_mul/rs2 [28]),
    .I2(\picorv32/pcpi_mul/rd [28]),
    .I3(\picorv32/pcpi_mul/rdx[28] ),
    .O(\picorv32/pcpi_mul/Madd_n0114_lut [0])
  );
  LUT6 #(
    .INIT ( 64'h0E80E08008808080 ))
  \picorv32/pcpi_mul/Madd_n0115_cy<0>21  (
    .I0(\picorv32/pcpi_mul/rd [24]),
    .I1(\picorv32/pcpi_mul/rdx[24] ),
    .I2(\picorv32/pcpi_mul/rd [25]),
    .I3(\picorv32/pcpi_mul/rs1 [0]),
    .I4(\picorv32/pcpi_mul/rs2 [25]),
    .I5(\picorv32/pcpi_mul/rs2 [24]),
    .O(\picorv32/pcpi_mul/Madd_n0115_cy<0>1 )
  );
  LUT6 #(
    .INIT ( 64'h959A956A9A6A6A6A ))
  \picorv32/pcpi_mul/Madd_n0115_lut<0>11  (
    .I0(\picorv32/pcpi_mul/rd [25]),
    .I1(\picorv32/pcpi_mul/rs2 [25]),
    .I2(\picorv32/pcpi_mul/rs1 [0]),
    .I3(\picorv32/pcpi_mul/rdx[24] ),
    .I4(\picorv32/pcpi_mul/rs2 [24]),
    .I5(\picorv32/pcpi_mul/rd [24]),
    .O(\picorv32/pcpi_mul/Madd_n0115_lut<0>1_6832 )
  );
  LUT4 #(
    .INIT ( 16'h8778 ))
  \picorv32/pcpi_mul/Madd_n0115_lut<0>1  (
    .I0(\picorv32/pcpi_mul/rs1 [0]),
    .I1(\picorv32/pcpi_mul/rs2 [24]),
    .I2(\picorv32/pcpi_mul/rd [24]),
    .I3(\picorv32/pcpi_mul/rdx[24] ),
    .O(\picorv32/pcpi_mul/Madd_n0115_lut [0])
  );
  LUT6 #(
    .INIT ( 64'h0E80E08008808080 ))
  \picorv32/pcpi_mul/Madd_n0116_cy<0>21  (
    .I0(\picorv32/pcpi_mul/rd [20]),
    .I1(\picorv32/pcpi_mul/rdx[20] ),
    .I2(\picorv32/pcpi_mul/rd [21]),
    .I3(\picorv32/pcpi_mul/rs1 [0]),
    .I4(\picorv32/pcpi_mul/rs2 [21]),
    .I5(\picorv32/pcpi_mul/rs2 [20]),
    .O(\picorv32/pcpi_mul/Madd_n0116_cy<0>1 )
  );
  LUT6 #(
    .INIT ( 64'h959A956A9A6A6A6A ))
  \picorv32/pcpi_mul/Madd_n0116_lut<0>11  (
    .I0(\picorv32/pcpi_mul/rd [21]),
    .I1(\picorv32/pcpi_mul/rs2 [21]),
    .I2(\picorv32/pcpi_mul/rs1 [0]),
    .I3(\picorv32/pcpi_mul/rdx[20] ),
    .I4(\picorv32/pcpi_mul/rs2 [20]),
    .I5(\picorv32/pcpi_mul/rd [20]),
    .O(\picorv32/pcpi_mul/Madd_n0116_lut<0>1_6836 )
  );
  LUT4 #(
    .INIT ( 16'h8778 ))
  \picorv32/pcpi_mul/Madd_n0116_lut<0>1  (
    .I0(\picorv32/pcpi_mul/rs1 [0]),
    .I1(\picorv32/pcpi_mul/rs2 [20]),
    .I2(\picorv32/pcpi_mul/rd [20]),
    .I3(\picorv32/pcpi_mul/rdx[20] ),
    .O(\picorv32/pcpi_mul/Madd_n0116_lut [0])
  );
  LUT6 #(
    .INIT ( 64'h9995955595559555 ))
  \picorv32/pcpi_mul/Madd_n0121_xor<0>31  (
    .I0(\picorv32/pcpi_mul/Madd_n0121_lut<0>21 ),
    .I1(\picorv32/pcpi_mul/rs1 [0]),
    .I2(\picorv32/pcpi_mul/rd [1]),
    .I3(\picorv32/pcpi_mul/rs2 [1]),
    .I4(\picorv32/pcpi_mul/rd [0]),
    .I5(\picorv32/pcpi_mul/rs2 [0]),
    .O(\picorv32/pcpi_mul/n0121 [2])
  );
  LUT6 #(
    .INIT ( 64'h4440400040004000 ))
  \picorv32/pcpi_mul/Madd_n0121_cy<0>31  (
    .I0(\picorv32/pcpi_mul/Madd_n0121_lut<0>21 ),
    .I1(\picorv32/pcpi_mul/rs1 [0]),
    .I2(\picorv32/pcpi_mul/rd [1]),
    .I3(\picorv32/pcpi_mul/rs2 [1]),
    .I4(\picorv32/pcpi_mul/rd [0]),
    .I5(\picorv32/pcpi_mul/rs2 [0]),
    .O(\picorv32/pcpi_mul/Madd_n0121_cy<0>2 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFAAAAAAA9 ))
  \picorv32/pcpi_mul/Mcount_mul_counter_xor<4>11  (
    .I0(\picorv32/pcpi_mul/mul_counter [4]),
    .I1(\picorv32/pcpi_mul/mul_counter [0]),
    .I2(\picorv32/pcpi_mul/mul_counter [1]),
    .I3(\picorv32/pcpi_mul/mul_counter [2]),
    .I4(\picorv32/pcpi_mul/mul_counter [3]),
    .I5(\picorv32/pcpi_mul/mul_waiting_7079 ),
    .O(\picorv32/pcpi_mul/Mcount_mul_counter4 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \picorv32/pcpi_mul/Mcount_mul_counter_cy<4>11  (
    .I0(\picorv32/pcpi_mul/mul_waiting_7079 ),
    .I1(\picorv32/pcpi_mul/mul_counter [2]),
    .I2(\picorv32/pcpi_mul/mul_counter [0]),
    .I3(\picorv32/pcpi_mul/mul_counter [3]),
    .I4(\picorv32/pcpi_mul/mul_counter [4]),
    .I5(\picorv32/pcpi_mul/mul_counter [1]),
    .O(\picorv32/pcpi_mul/Mcount_mul_counter_cy [4])
  );
  LUT5 #(
    .INIT ( 32'hFFFFAAA9 ))
  \picorv32/pcpi_mul/Mcount_mul_counter_xor<3>11  (
    .I0(\picorv32/pcpi_mul/mul_counter [3]),
    .I1(\picorv32/pcpi_mul/mul_counter [0]),
    .I2(\picorv32/pcpi_mul/mul_counter [1]),
    .I3(\picorv32/pcpi_mul/mul_counter [2]),
    .I4(\picorv32/pcpi_mul/mul_waiting_7079 ),
    .O(\picorv32/pcpi_mul/Mcount_mul_counter3 )
  );
  LUT3 #(
    .INIT ( 8'h95 ))
  \picorv32/pcpi_mul/Madd_n0121_lut<0>211  (
    .I0(\picorv32/pcpi_mul/rd [2]),
    .I1(\picorv32/pcpi_mul/rs1 [0]),
    .I2(\picorv32/pcpi_mul/rs2 [2]),
    .O(\picorv32/pcpi_mul/Madd_n0121_lut<0>21 )
  );
  LUT4 #(
    .INIT ( 16'hFFA9 ))
  \picorv32/pcpi_mul/Mcount_mul_counter_xor<2>11  (
    .I0(\picorv32/pcpi_mul/mul_counter [2]),
    .I1(\picorv32/pcpi_mul/mul_counter [0]),
    .I2(\picorv32/pcpi_mul/mul_counter [1]),
    .I3(\picorv32/pcpi_mul/mul_waiting_7079 ),
    .O(\picorv32/pcpi_mul/Mcount_mul_counter2 )
  );
  LUT5 #(
    .INIT ( 32'h9666AAAA ))
  \picorv32/pcpi_mul/Madd_n0121_lut<0>11  (
    .I0(\picorv32/pcpi_mul/rd [1]),
    .I1(\picorv32/pcpi_mul/rs2 [1]),
    .I2(\picorv32/pcpi_mul/rs2 [0]),
    .I3(\picorv32/pcpi_mul/rd [0]),
    .I4(\picorv32/pcpi_mul/rs1 [0]),
    .O(\picorv32/pcpi_mul/Madd_n0121_lut<0>1_6855 )
  );
  LUT3 #(
    .INIT ( 8'h6A ))
  \picorv32/pcpi_mul/Madd_n0121_lut<0>1  (
    .I0(\picorv32/pcpi_mul/rd [0]),
    .I1(\picorv32/pcpi_mul/rs1 [0]),
    .I2(\picorv32/pcpi_mul/rs2 [0]),
    .O(\picorv32/pcpi_mul/Madd_n0121_lut [0])
  );
  LUT3 #(
    .INIT ( 8'hF9 ))
  \picorv32/pcpi_mul/Mcount_mul_counter_xor<1>11  (
    .I0(\picorv32/pcpi_mul/mul_counter [0]),
    .I1(\picorv32/pcpi_mul/mul_counter [1]),
    .I2(\picorv32/pcpi_mul/mul_waiting_7079 ),
    .O(\picorv32/pcpi_mul/Mcount_mul_counter1 )
  );
  LUT2 #(
    .INIT ( 4'h1 ))
  \picorv32/pcpi_mul/Mcount_mul_counter_xor<0>11  (
    .I0(\picorv32/pcpi_mul/mul_counter [0]),
    .I1(\picorv32/pcpi_mul/mul_waiting_7079 ),
    .O(\picorv32/pcpi_mul/Mcount_mul_counter )
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \picorv32/pcpi_mul/Mmux_mul_counter[6]_GND_3_o_MUX_1186_o11  (
    .I0(\picorv32/pcpi_mul/mul_waiting_7079 ),
    .I1(\picorv32/pcpi_mul/mul_counter [6]),
    .O(\picorv32/pcpi_mul/mul_counter[6]_GND_3_o_MUX_1186_o )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/pcpi_mul/Mmux_next_rs1[63]_GND_3_o_mux_55_OUT110  (
    .I0(\picorv32/pcpi_mul/mul_waiting_7079 ),
    .I1(\picorv32/pcpi_mul/rs1 [1]),
    .I2(\picorv32/reg_op1_0 ),
    .O(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<0> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/pcpi_mul/Mmux_next_rs1[63]_GND_3_o_mux_55_OUT210  (
    .I0(\picorv32/pcpi_mul/mul_waiting_7079 ),
    .I1(\picorv32/pcpi_mul/rs1 [11]),
    .I2(\picorv32/reg_op1_10 ),
    .O(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<10> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/pcpi_mul/Mmux_next_rs1[63]_GND_3_o_mux_55_OUT310  (
    .I0(\picorv32/pcpi_mul/mul_waiting_7079 ),
    .I1(\picorv32/pcpi_mul/rs1 [12]),
    .I2(\picorv32/reg_op1_11 ),
    .O(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<11> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/pcpi_mul/Mmux_next_rs1[63]_GND_3_o_mux_55_OUT410  (
    .I0(\picorv32/pcpi_mul/mul_waiting_7079 ),
    .I1(\picorv32/pcpi_mul/rs1 [13]),
    .I2(\picorv32/reg_op1_12 ),
    .O(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<12> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/pcpi_mul/Mmux_next_rs1[63]_GND_3_o_mux_55_OUT510  (
    .I0(\picorv32/pcpi_mul/mul_waiting_7079 ),
    .I1(\picorv32/pcpi_mul/rs1 [14]),
    .I2(\picorv32/reg_op1_13 ),
    .O(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<13> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/pcpi_mul/Mmux_next_rs1[63]_GND_3_o_mux_55_OUT65  (
    .I0(\picorv32/pcpi_mul/mul_waiting_7079 ),
    .I1(\picorv32/pcpi_mul/rs1 [15]),
    .I2(\picorv32/reg_op1_14 ),
    .O(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<14> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/pcpi_mul/Mmux_next_rs1[63]_GND_3_o_mux_55_OUT71  (
    .I0(\picorv32/pcpi_mul/mul_waiting_7079 ),
    .I1(\picorv32/pcpi_mul/rs1 [16]),
    .I2(\picorv32/reg_op1_15 ),
    .O(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<15> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/pcpi_mul/Mmux_next_rs1[63]_GND_3_o_mux_55_OUT81  (
    .I0(\picorv32/pcpi_mul/mul_waiting_7079 ),
    .I1(\picorv32/pcpi_mul/rs1 [17]),
    .I2(\picorv32/reg_op1_16 ),
    .O(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<16> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/pcpi_mul/Mmux_next_rs1[63]_GND_3_o_mux_55_OUT91  (
    .I0(\picorv32/pcpi_mul/mul_waiting_7079 ),
    .I1(\picorv32/pcpi_mul/rs1 [18]),
    .I2(\picorv32/reg_op1_17 ),
    .O(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<17> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/pcpi_mul/Mmux_next_rs1[63]_GND_3_o_mux_55_OUT101  (
    .I0(\picorv32/pcpi_mul/mul_waiting_7079 ),
    .I1(\picorv32/pcpi_mul/rs1 [19]),
    .I2(\picorv32/reg_op1_18 ),
    .O(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<18> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/pcpi_mul/Mmux_next_rs1[63]_GND_3_o_mux_55_OUT111  (
    .I0(\picorv32/pcpi_mul/mul_waiting_7079 ),
    .I1(\picorv32/pcpi_mul/rs1 [20]),
    .I2(\picorv32/reg_op1_19 ),
    .O(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<19> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/pcpi_mul/Mmux_next_rs1[63]_GND_3_o_mux_55_OUT121  (
    .I0(\picorv32/pcpi_mul/mul_waiting_7079 ),
    .I1(\picorv32/pcpi_mul/rs1 [2]),
    .I2(\picorv32/reg_op1_1 ),
    .O(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<1> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/pcpi_mul/Mmux_next_rs1[63]_GND_3_o_mux_55_OUT131  (
    .I0(\picorv32/pcpi_mul/mul_waiting_7079 ),
    .I1(\picorv32/pcpi_mul/rs1 [21]),
    .I2(\picorv32/reg_op1_20 ),
    .O(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<20> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/pcpi_mul/Mmux_next_rs1[63]_GND_3_o_mux_55_OUT141  (
    .I0(\picorv32/pcpi_mul/mul_waiting_7079 ),
    .I1(\picorv32/pcpi_mul/rs1 [22]),
    .I2(\picorv32/reg_op1_21 ),
    .O(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<21> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/pcpi_mul/Mmux_next_rs1[63]_GND_3_o_mux_55_OUT151  (
    .I0(\picorv32/pcpi_mul/mul_waiting_7079 ),
    .I1(\picorv32/pcpi_mul/rs1 [23]),
    .I2(\picorv32/reg_op1_22 ),
    .O(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<22> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/pcpi_mul/Mmux_next_rs1[63]_GND_3_o_mux_55_OUT161  (
    .I0(\picorv32/pcpi_mul/mul_waiting_7079 ),
    .I1(\picorv32/pcpi_mul/rs1 [24]),
    .I2(\picorv32/reg_op1_23 ),
    .O(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<23> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/pcpi_mul/Mmux_next_rs1[63]_GND_3_o_mux_55_OUT171  (
    .I0(\picorv32/pcpi_mul/mul_waiting_7079 ),
    .I1(\picorv32/pcpi_mul/rs1 [25]),
    .I2(\picorv32/reg_op1_24 ),
    .O(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<24> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/pcpi_mul/Mmux_next_rs1[63]_GND_3_o_mux_55_OUT181  (
    .I0(\picorv32/pcpi_mul/mul_waiting_7079 ),
    .I1(\picorv32/pcpi_mul/rs1 [26]),
    .I2(\picorv32/reg_op1_25 ),
    .O(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<25> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/pcpi_mul/Mmux_next_rs1[63]_GND_3_o_mux_55_OUT191  (
    .I0(\picorv32/pcpi_mul/mul_waiting_7079 ),
    .I1(\picorv32/pcpi_mul/rs1 [27]),
    .I2(\picorv32/reg_op1_26 ),
    .O(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<26> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/pcpi_mul/Mmux_next_rs1[63]_GND_3_o_mux_55_OUT201  (
    .I0(\picorv32/pcpi_mul/mul_waiting_7079 ),
    .I1(\picorv32/pcpi_mul/rs1 [28]),
    .I2(\picorv32/reg_op1_27 ),
    .O(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<27> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/pcpi_mul/Mmux_next_rs1[63]_GND_3_o_mux_55_OUT211  (
    .I0(\picorv32/pcpi_mul/mul_waiting_7079 ),
    .I1(\picorv32/pcpi_mul/rs1 [29]),
    .I2(\picorv32/reg_op1_28 ),
    .O(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<28> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/pcpi_mul/Mmux_next_rs1[63]_GND_3_o_mux_55_OUT221  (
    .I0(\picorv32/pcpi_mul/mul_waiting_7079 ),
    .I1(\picorv32/pcpi_mul/rs1 [30]),
    .I2(\picorv32/reg_op1_29 ),
    .O(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<29> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/pcpi_mul/Mmux_next_rs1[63]_GND_3_o_mux_55_OUT231  (
    .I0(\picorv32/pcpi_mul/mul_waiting_7079 ),
    .I1(\picorv32/pcpi_mul/rs1 [3]),
    .I2(\picorv32/reg_op1_2 ),
    .O(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<2> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/pcpi_mul/Mmux_next_rs1[63]_GND_3_o_mux_55_OUT241  (
    .I0(\picorv32/pcpi_mul/mul_waiting_7079 ),
    .I1(\picorv32/pcpi_mul/rs1 [31]),
    .I2(\picorv32/reg_op1_30 ),
    .O(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<30> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/pcpi_mul/Mmux_next_rs1[63]_GND_3_o_mux_55_OUT251  (
    .I0(\picorv32/pcpi_mul/mul_waiting_7079 ),
    .I1(\picorv32/pcpi_mul/rs1 [32]),
    .I2(\picorv32/reg_op1_31 ),
    .O(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<31> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/pcpi_mul/Mmux_next_rs1[63]_GND_3_o_mux_55_OUT341  (
    .I0(\picorv32/pcpi_mul/mul_waiting_7079 ),
    .I1(\picorv32/pcpi_mul/rs1 [4]),
    .I2(\picorv32/reg_op1_3 ),
    .O(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<3> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/pcpi_mul/Mmux_next_rs1[63]_GND_3_o_mux_55_OUT451  (
    .I0(\picorv32/pcpi_mul/mul_waiting_7079 ),
    .I1(\picorv32/pcpi_mul/rs1 [5]),
    .I2(\picorv32/reg_op1_4 ),
    .O(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<4> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/pcpi_mul/Mmux_next_rs1[63]_GND_3_o_mux_55_OUT561  (
    .I0(\picorv32/pcpi_mul/mul_waiting_7079 ),
    .I1(\picorv32/pcpi_mul/rs1 [6]),
    .I2(\picorv32/reg_op1_5 ),
    .O(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<5> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/pcpi_mul/Mmux_next_rs1[63]_GND_3_o_mux_55_OUT611  (
    .I0(\picorv32/pcpi_mul/mul_waiting_7079 ),
    .I1(\picorv32/pcpi_mul/rs1 [7]),
    .I2(\picorv32/reg_op1_6 ),
    .O(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<6> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/pcpi_mul/Mmux_next_rs1[63]_GND_3_o_mux_55_OUT621  (
    .I0(\picorv32/pcpi_mul/mul_waiting_7079 ),
    .I1(\picorv32/pcpi_mul/rs1 [8]),
    .I2(\picorv32/reg_op1_7 ),
    .O(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<7> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/pcpi_mul/Mmux_next_rs1[63]_GND_3_o_mux_55_OUT631  (
    .I0(\picorv32/pcpi_mul/mul_waiting_7079 ),
    .I1(\picorv32/pcpi_mul/rs1 [9]),
    .I2(\picorv32/reg_op1_8 ),
    .O(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<8> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/pcpi_mul/Mmux_next_rs1[63]_GND_3_o_mux_55_OUT641  (
    .I0(\picorv32/pcpi_mul/mul_waiting_7079 ),
    .I1(\picorv32/pcpi_mul/rs1 [10]),
    .I2(\picorv32/reg_op1_9 ),
    .O(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<9> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \picorv32/pcpi_mul/Mmux_next_rs2[63]_GND_3_o_mux_56_OUT110  (
    .I0(\picorv32/pcpi_mul/mul_waiting_7079 ),
    .I1(\picorv32/reg_op2_0_5490 ),
    .O(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<0> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/pcpi_mul/Mmux_next_rs2[63]_GND_3_o_mux_56_OUT210  (
    .I0(\picorv32/pcpi_mul/mul_waiting_7079 ),
    .I1(\picorv32/pcpi_mul/rs2 [9]),
    .I2(\picorv32/reg_op2_10_6029 ),
    .O(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<10> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/pcpi_mul/Mmux_next_rs2[63]_GND_3_o_mux_56_OUT310  (
    .I0(\picorv32/pcpi_mul/mul_waiting_7079 ),
    .I1(\picorv32/pcpi_mul/rs2 [10]),
    .I2(\picorv32/reg_op2_11_6030 ),
    .O(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<11> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/pcpi_mul/Mmux_next_rs2[63]_GND_3_o_mux_56_OUT410  (
    .I0(\picorv32/pcpi_mul/mul_waiting_7079 ),
    .I1(\picorv32/pcpi_mul/rs2 [11]),
    .I2(\picorv32/reg_op2_12_6031 ),
    .O(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<12> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/pcpi_mul/Mmux_next_rs2[63]_GND_3_o_mux_56_OUT510  (
    .I0(\picorv32/pcpi_mul/mul_waiting_7079 ),
    .I1(\picorv32/pcpi_mul/rs2 [12]),
    .I2(\picorv32/reg_op2_13_6032 ),
    .O(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<13> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/pcpi_mul/Mmux_next_rs2[63]_GND_3_o_mux_56_OUT65  (
    .I0(\picorv32/pcpi_mul/mul_waiting_7079 ),
    .I1(\picorv32/pcpi_mul/rs2 [13]),
    .I2(\picorv32/reg_op2_14_6033 ),
    .O(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<14> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/pcpi_mul/Mmux_next_rs2[63]_GND_3_o_mux_56_OUT71  (
    .I0(\picorv32/pcpi_mul/mul_waiting_7079 ),
    .I1(\picorv32/pcpi_mul/rs2 [14]),
    .I2(\picorv32/reg_op2_15_6034 ),
    .O(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<15> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/pcpi_mul/Mmux_next_rs2[63]_GND_3_o_mux_56_OUT81  (
    .I0(\picorv32/pcpi_mul/mul_waiting_7079 ),
    .I1(\picorv32/pcpi_mul/rs2 [15]),
    .I2(\picorv32/reg_op2_16_6035 ),
    .O(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<16> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/pcpi_mul/Mmux_next_rs2[63]_GND_3_o_mux_56_OUT91  (
    .I0(\picorv32/pcpi_mul/mul_waiting_7079 ),
    .I1(\picorv32/pcpi_mul/rs2 [16]),
    .I2(\picorv32/reg_op2_17_6036 ),
    .O(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<17> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/pcpi_mul/Mmux_next_rs2[63]_GND_3_o_mux_56_OUT101  (
    .I0(\picorv32/pcpi_mul/mul_waiting_7079 ),
    .I1(\picorv32/pcpi_mul/rs2 [17]),
    .I2(\picorv32/reg_op2_18_6037 ),
    .O(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<18> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/pcpi_mul/Mmux_next_rs2[63]_GND_3_o_mux_56_OUT111  (
    .I0(\picorv32/pcpi_mul/mul_waiting_7079 ),
    .I1(\picorv32/pcpi_mul/rs2 [18]),
    .I2(\picorv32/reg_op2_19_6038 ),
    .O(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<19> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/pcpi_mul/Mmux_next_rs2[63]_GND_3_o_mux_56_OUT121  (
    .I0(\picorv32/pcpi_mul/mul_waiting_7079 ),
    .I1(\picorv32/pcpi_mul/rs2 [0]),
    .I2(\picorv32/reg_op2_1_5491 ),
    .O(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<1> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/pcpi_mul/Mmux_next_rs2[63]_GND_3_o_mux_56_OUT131  (
    .I0(\picorv32/pcpi_mul/mul_waiting_7079 ),
    .I1(\picorv32/pcpi_mul/rs2 [19]),
    .I2(\picorv32/reg_op2_20_6039 ),
    .O(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<20> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/pcpi_mul/Mmux_next_rs2[63]_GND_3_o_mux_56_OUT141  (
    .I0(\picorv32/pcpi_mul/mul_waiting_7079 ),
    .I1(\picorv32/pcpi_mul/rs2 [20]),
    .I2(\picorv32/reg_op2_21_6040 ),
    .O(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<21> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/pcpi_mul/Mmux_next_rs2[63]_GND_3_o_mux_56_OUT151  (
    .I0(\picorv32/pcpi_mul/mul_waiting_7079 ),
    .I1(\picorv32/pcpi_mul/rs2 [21]),
    .I2(\picorv32/reg_op2_22_6041 ),
    .O(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<22> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/pcpi_mul/Mmux_next_rs2[63]_GND_3_o_mux_56_OUT161  (
    .I0(\picorv32/pcpi_mul/mul_waiting_7079 ),
    .I1(\picorv32/pcpi_mul/rs2 [22]),
    .I2(\picorv32/reg_op2_23_6042 ),
    .O(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<23> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/pcpi_mul/Mmux_next_rs2[63]_GND_3_o_mux_56_OUT171  (
    .I0(\picorv32/pcpi_mul/mul_waiting_7079 ),
    .I1(\picorv32/pcpi_mul/rs2 [23]),
    .I2(\picorv32/reg_op2_24_6043 ),
    .O(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<24> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/pcpi_mul/Mmux_next_rs2[63]_GND_3_o_mux_56_OUT181  (
    .I0(\picorv32/pcpi_mul/mul_waiting_7079 ),
    .I1(\picorv32/pcpi_mul/rs2 [24]),
    .I2(\picorv32/reg_op2_25_6044 ),
    .O(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<25> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/pcpi_mul/Mmux_next_rs2[63]_GND_3_o_mux_56_OUT191  (
    .I0(\picorv32/pcpi_mul/mul_waiting_7079 ),
    .I1(\picorv32/pcpi_mul/rs2 [25]),
    .I2(\picorv32/reg_op2_26_6045 ),
    .O(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<26> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/pcpi_mul/Mmux_next_rs2[63]_GND_3_o_mux_56_OUT201  (
    .I0(\picorv32/pcpi_mul/mul_waiting_7079 ),
    .I1(\picorv32/pcpi_mul/rs2 [26]),
    .I2(\picorv32/reg_op2_27_6046 ),
    .O(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<27> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/pcpi_mul/Mmux_next_rs2[63]_GND_3_o_mux_56_OUT211  (
    .I0(\picorv32/pcpi_mul/mul_waiting_7079 ),
    .I1(\picorv32/pcpi_mul/rs2 [27]),
    .I2(\picorv32/reg_op2_28_6047 ),
    .O(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<28> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/pcpi_mul/Mmux_next_rs2[63]_GND_3_o_mux_56_OUT221  (
    .I0(\picorv32/pcpi_mul/mul_waiting_7079 ),
    .I1(\picorv32/pcpi_mul/rs2 [28]),
    .I2(\picorv32/reg_op2_29_6048 ),
    .O(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<29> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/pcpi_mul/Mmux_next_rs2[63]_GND_3_o_mux_56_OUT231  (
    .I0(\picorv32/pcpi_mul/mul_waiting_7079 ),
    .I1(\picorv32/pcpi_mul/rs2 [1]),
    .I2(\picorv32/reg_op2_2_5492 ),
    .O(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<2> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/pcpi_mul/Mmux_next_rs2[63]_GND_3_o_mux_56_OUT241  (
    .I0(\picorv32/pcpi_mul/mul_waiting_7079 ),
    .I1(\picorv32/pcpi_mul/rs2 [29]),
    .I2(\picorv32/reg_op2_30_6049 ),
    .O(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<30> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/pcpi_mul/Mmux_next_rs2[63]_GND_3_o_mux_56_OUT251  (
    .I0(\picorv32/pcpi_mul/mul_waiting_7079 ),
    .I1(\picorv32/pcpi_mul/rs2 [30]),
    .I2(\picorv32/reg_op2_31_6050 ),
    .O(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<31> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/pcpi_mul/Mmux_next_rs2[63]_GND_3_o_mux_56_OUT341  (
    .I0(\picorv32/pcpi_mul/mul_waiting_7079 ),
    .I1(\picorv32/pcpi_mul/rs2 [2]),
    .I2(\picorv32/reg_op2_3_5493 ),
    .O(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<3> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/pcpi_mul/Mmux_next_rs2[63]_GND_3_o_mux_56_OUT451  (
    .I0(\picorv32/pcpi_mul/mul_waiting_7079 ),
    .I1(\picorv32/pcpi_mul/rs2 [3]),
    .I2(\picorv32/reg_op2_4_5494 ),
    .O(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<4> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/pcpi_mul/Mmux_next_rs2[63]_GND_3_o_mux_56_OUT561  (
    .I0(\picorv32/pcpi_mul/mul_waiting_7079 ),
    .I1(\picorv32/pcpi_mul/rs2 [4]),
    .I2(\picorv32/reg_op2_5_5495 ),
    .O(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<5> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/pcpi_mul/Mmux_next_rs2[63]_GND_3_o_mux_56_OUT611  (
    .I0(\picorv32/pcpi_mul/mul_waiting_7079 ),
    .I1(\picorv32/pcpi_mul/rs2 [5]),
    .I2(\picorv32/reg_op2_6_5496 ),
    .O(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<6> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/pcpi_mul/Mmux_next_rs2[63]_GND_3_o_mux_56_OUT621  (
    .I0(\picorv32/pcpi_mul/mul_waiting_7079 ),
    .I1(\picorv32/pcpi_mul/rs2 [6]),
    .I2(\picorv32/reg_op2_7_5497 ),
    .O(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<7> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/pcpi_mul/Mmux_next_rs2[63]_GND_3_o_mux_56_OUT631  (
    .I0(\picorv32/pcpi_mul/mul_waiting_7079 ),
    .I1(\picorv32/pcpi_mul/rs2 [7]),
    .I2(\picorv32/reg_op2_8_6027 ),
    .O(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<8> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/pcpi_mul/Mmux_next_rs2[63]_GND_3_o_mux_56_OUT641  (
    .I0(\picorv32/pcpi_mul/mul_waiting_7079 ),
    .I1(\picorv32/pcpi_mul/rs2 [8]),
    .I2(\picorv32/reg_op2_9_6028 ),
    .O(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<9> )
  );
  LUT3 #(
    .INIT ( 8'hFE ))
  \picorv32/pcpi_mul/out11  (
    .I0(\picorv32/pcpi_mul/instr_mulhsu_7076 ),
    .I1(\picorv32/pcpi_mul/instr_mulhu_7075 ),
    .I2(\picorv32/pcpi_mul/instr_mulh_7077 ),
    .O(\picorv32/pcpi_mul/instr_any_mulh )
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  \picorv32/pcpi_mul/out1  (
    .I0(\picorv32/pcpi_mul/instr_mul_7078 ),
    .I1(\picorv32/pcpi_mul/instr_mulh_7077 ),
    .I2(\picorv32/pcpi_mul/instr_mulhsu_7076 ),
    .I3(\picorv32/pcpi_mul/instr_mulhu_7075 ),
    .O(\picorv32/pcpi_mul/instr_any_mul )
  );
  LUT3 #(
    .INIT ( 8'h01 ))
  \picorv32/pcpi_mul/pcpi_insn[14]_GND_3_o_equal_7_o<14>1  (
    .I0(\picorv32/pcpi_insn[14] ),
    .I1(\picorv32/pcpi_insn[13] ),
    .I2(\picorv32/pcpi_insn[12] ),
    .O(\picorv32/pcpi_mul/pcpi_insn[14]_GND_3_o_equal_7_o )
  );
  LUT3 #(
    .INIT ( 8'h02 ))
  \picorv32/pcpi_mul/pcpi_insn[14]_GND_3_o_equal_8_o<14>1  (
    .I0(\picorv32/pcpi_insn[12] ),
    .I1(\picorv32/pcpi_insn[14] ),
    .I2(\picorv32/pcpi_insn[13] ),
    .O(\picorv32/pcpi_mul/pcpi_insn[14]_GND_3_o_equal_8_o )
  );
  LUT3 #(
    .INIT ( 8'h08 ))
  \picorv32/pcpi_mul/pcpi_insn[14]_GND_3_o_equal_10_o<14>1  (
    .I0(\picorv32/pcpi_insn[12] ),
    .I1(\picorv32/pcpi_insn[13] ),
    .I2(\picorv32/pcpi_insn[14] ),
    .O(\picorv32/pcpi_mul/pcpi_insn[14]_GND_3_o_equal_10_o )
  );
  LUT3 #(
    .INIT ( 8'h02 ))
  \picorv32/pcpi_mul/pcpi_insn[14]_GND_3_o_equal_9_o<14>1  (
    .I0(\picorv32/pcpi_insn[13] ),
    .I1(\picorv32/pcpi_insn[14] ),
    .I2(\picorv32/pcpi_insn[12] ),
    .O(\picorv32/pcpi_mul/pcpi_insn[14]_GND_3_o_equal_9_o )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \picorv32/pcpi_mul/_n03301  (
    .I0(\picorv32/pcpi_mul/mul_waiting_7079 ),
    .I1(sys_rst_INV_439_o_2326),
    .O(\picorv32/pcpi_mul/_n0330 )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \picorv32/pcpi_mul/mul_finish_resetn_AND_651_o1  (
    .I0(\picorv32/pcpi_mul/mul_finish_7288 ),
    .I1(sys_rst_INV_439_o_2326),
    .O(\picorv32/pcpi_mul/pcpi_wr_rstpot )
  );
  LUT3 #(
    .INIT ( 8'hA8 ))
  \picorv32/pcpi_div/instr_div_pcpi_rs2[31]_AND_660_o1  (
    .I0(\picorv32/reg_op2_31_6050 ),
    .I1(\picorv32/pcpi_div/instr_rem_7839 ),
    .I2(\picorv32/pcpi_div/instr_div_7841 ),
    .O(\picorv32/pcpi_div/instr_div_pcpi_rs2[31]_AND_660_o )
  );
  LUT3 #(
    .INIT ( 8'hA8 ))
  \picorv32/pcpi_div/instr_div_pcpi_rs1[31]_AND_659_o1  (
    .I0(\picorv32/reg_op1_31 ),
    .I1(\picorv32/pcpi_div/instr_rem_7839 ),
    .I2(\picorv32/pcpi_div/instr_div_7841 ),
    .O(\picorv32/pcpi_div/instr_div_pcpi_rs1[31]_AND_659_o )
  );
  LUT3 #(
    .INIT ( 8'h08 ))
  \picorv32/pcpi_div/_n0164_inv1  (
    .I0(\picorv32/pcpi_div/Mcompar_n0050_cy [21]),
    .I1(sys_rst_INV_439_o_2326),
    .I2(\picorv32/pcpi_div/quotient_msk[31]_running_AND_664_o ),
    .O(\picorv32/pcpi_div/_n0164_inv )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<0>1  (
    .I0(\picorv32/pcpi_div/quotient [0]),
    .I1(\picorv32/pcpi_div/quotient_msk [0]),
    .O(\picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<0> )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<1>1  (
    .I0(\picorv32/pcpi_div/quotient [1]),
    .I1(\picorv32/pcpi_div/quotient_msk [1]),
    .O(\picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<1> )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<2>1  (
    .I0(\picorv32/pcpi_div/quotient [2]),
    .I1(\picorv32/pcpi_div/quotient_msk [2]),
    .O(\picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<2> )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<3>1  (
    .I0(\picorv32/pcpi_div/quotient [3]),
    .I1(\picorv32/pcpi_div/quotient_msk [3]),
    .O(\picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<3> )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<4>1  (
    .I0(\picorv32/pcpi_div/quotient [4]),
    .I1(\picorv32/pcpi_div/quotient_msk [4]),
    .O(\picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<4> )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<5>1  (
    .I0(\picorv32/pcpi_div/quotient [5]),
    .I1(\picorv32/pcpi_div/quotient_msk [5]),
    .O(\picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<5> )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<6>1  (
    .I0(\picorv32/pcpi_div/quotient [6]),
    .I1(\picorv32/pcpi_div/quotient_msk [6]),
    .O(\picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<6> )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<7>1  (
    .I0(\picorv32/pcpi_div/quotient [7]),
    .I1(\picorv32/pcpi_div/quotient_msk [7]),
    .O(\picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<7> )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<8>1  (
    .I0(\picorv32/pcpi_div/quotient [8]),
    .I1(\picorv32/pcpi_div/quotient_msk [8]),
    .O(\picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<8> )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<9>1  (
    .I0(\picorv32/pcpi_div/quotient [9]),
    .I1(\picorv32/pcpi_div/quotient_msk [9]),
    .O(\picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<9> )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<10>1  (
    .I0(\picorv32/pcpi_div/quotient [10]),
    .I1(\picorv32/pcpi_div/quotient_msk [10]),
    .O(\picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<10> )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<11>1  (
    .I0(\picorv32/pcpi_div/quotient [11]),
    .I1(\picorv32/pcpi_div/quotient_msk [11]),
    .O(\picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<11> )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<12>1  (
    .I0(\picorv32/pcpi_div/quotient [12]),
    .I1(\picorv32/pcpi_div/quotient_msk [12]),
    .O(\picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<12> )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<13>1  (
    .I0(\picorv32/pcpi_div/quotient [13]),
    .I1(\picorv32/pcpi_div/quotient_msk [13]),
    .O(\picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<13> )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<14>1  (
    .I0(\picorv32/pcpi_div/quotient [14]),
    .I1(\picorv32/pcpi_div/quotient_msk [14]),
    .O(\picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<14> )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<15>1  (
    .I0(\picorv32/pcpi_div/quotient [15]),
    .I1(\picorv32/pcpi_div/quotient_msk [15]),
    .O(\picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<15> )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<16>1  (
    .I0(\picorv32/pcpi_div/quotient [16]),
    .I1(\picorv32/pcpi_div/quotient_msk [16]),
    .O(\picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<16> )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<17>1  (
    .I0(\picorv32/pcpi_div/quotient [17]),
    .I1(\picorv32/pcpi_div/quotient_msk [17]),
    .O(\picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<17> )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<18>1  (
    .I0(\picorv32/pcpi_div/quotient [18]),
    .I1(\picorv32/pcpi_div/quotient_msk [18]),
    .O(\picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<18> )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<19>1  (
    .I0(\picorv32/pcpi_div/quotient [19]),
    .I1(\picorv32/pcpi_div/quotient_msk [19]),
    .O(\picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<19> )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<20>1  (
    .I0(\picorv32/pcpi_div/quotient [20]),
    .I1(\picorv32/pcpi_div/quotient_msk [20]),
    .O(\picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<20> )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<21>1  (
    .I0(\picorv32/pcpi_div/quotient [21]),
    .I1(\picorv32/pcpi_div/quotient_msk [21]),
    .O(\picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<21> )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<22>1  (
    .I0(\picorv32/pcpi_div/quotient [22]),
    .I1(\picorv32/pcpi_div/quotient_msk [22]),
    .O(\picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<22> )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<23>1  (
    .I0(\picorv32/pcpi_div/quotient [23]),
    .I1(\picorv32/pcpi_div/quotient_msk [23]),
    .O(\picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<23> )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<24>1  (
    .I0(\picorv32/pcpi_div/quotient [24]),
    .I1(\picorv32/pcpi_div/quotient_msk [24]),
    .O(\picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<24> )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<25>1  (
    .I0(\picorv32/pcpi_div/quotient [25]),
    .I1(\picorv32/pcpi_div/quotient_msk [25]),
    .O(\picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<25> )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<26>1  (
    .I0(\picorv32/pcpi_div/quotient [26]),
    .I1(\picorv32/pcpi_div/quotient_msk [26]),
    .O(\picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<26> )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<27>1  (
    .I0(\picorv32/pcpi_div/quotient [27]),
    .I1(\picorv32/pcpi_div/quotient_msk [27]),
    .O(\picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<27> )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<28>1  (
    .I0(\picorv32/pcpi_div/quotient [28]),
    .I1(\picorv32/pcpi_div/quotient_msk [28]),
    .O(\picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<28> )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<29>1  (
    .I0(\picorv32/pcpi_div/quotient [29]),
    .I1(\picorv32/pcpi_div/quotient_msk [29]),
    .O(\picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<29> )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<30>1  (
    .I0(\picorv32/pcpi_div/quotient [30]),
    .I1(\picorv32/pcpi_div/quotient_msk [30]),
    .O(\picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<30> )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<31>1  (
    .I0(\picorv32/pcpi_div/quotient [31]),
    .I1(\picorv32/pcpi_div/quotient_msk [31]),
    .O(\picorv32/pcpi_div/quotient[31]_quotient_msk[31]_or_28_OUT<31> )
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \picorv32/pcpi_div/start1  (
    .I0(\picorv32/pcpi_div/pcpi_wait_q_8003 ),
    .I1(\picorv32/pcpi_div/pcpi_wait_6681 ),
    .O(\picorv32/pcpi_div/start )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \picorv32/pcpi_div/pcpi_insn[14]_PWR_13_o_equal_8_o<14>1  (
    .I0(\picorv32/pcpi_insn[14] ),
    .I1(\picorv32/pcpi_insn[13] ),
    .I2(\picorv32/pcpi_insn[12] ),
    .O(\picorv32/pcpi_div/pcpi_insn[14]_PWR_13_o_equal_8_o )
  );
  LUT3 #(
    .INIT ( 8'h08 ))
  \picorv32/pcpi_div/pcpi_insn[14]_PWR_13_o_equal_7_o<14>1  (
    .I0(\picorv32/pcpi_insn[14] ),
    .I1(\picorv32/pcpi_insn[13] ),
    .I2(\picorv32/pcpi_insn[12] ),
    .O(\picorv32/pcpi_div/pcpi_insn[14]_PWR_13_o_equal_7_o )
  );
  LUT3 #(
    .INIT ( 8'h08 ))
  \picorv32/pcpi_div/pcpi_insn[14]_PWR_13_o_equal_6_o<14>1  (
    .I0(\picorv32/pcpi_insn[12] ),
    .I1(\picorv32/pcpi_insn[14] ),
    .I2(\picorv32/pcpi_insn[13] ),
    .O(\picorv32/pcpi_div/pcpi_insn[14]_PWR_13_o_equal_6_o )
  );
  LUT3 #(
    .INIT ( 8'h02 ))
  \picorv32/pcpi_div/pcpi_insn[14]_PWR_13_o_equal_5_o<14>1  (
    .I0(\picorv32/pcpi_insn[14] ),
    .I1(\picorv32/pcpi_insn[13] ),
    .I2(\picorv32/pcpi_insn[12] ),
    .O(\picorv32/pcpi_div/pcpi_insn[14]_PWR_13_o_equal_5_o )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  xilinxasyncresetsynchronizerimpl11 (
    .I0(crg_por[2]),
    .I1(crg_por[3]),
    .I2(crg_por[10]),
    .I3(crg_por[6]),
    .I4(crg_por[8]),
    .I5(crg_por[9]),
    .O(xilinxasyncresetsynchronizerimpl11_8004)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFD ))
  xilinxasyncresetsynchronizerimpl12 (
    .I0(crg_pll_lckd),
    .I1(crg_por[7]),
    .I2(crg_por[0]),
    .I3(crg_por[1]),
    .I4(crg_por[4]),
    .I5(crg_por[5]),
    .O(xilinxasyncresetsynchronizerimpl12_8005)
  );
  LUT2 #(
    .INIT ( 4'hE ))
  xilinxasyncresetsynchronizerimpl13 (
    .I0(xilinxasyncresetsynchronizerimpl11_8004),
    .I1(xilinxasyncresetsynchronizerimpl12_8005),
    .O(xilinxasyncresetsynchronizerimpl1)
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \waittimer0_done<19>1  (
    .I0(waittimer0_count[1]),
    .I1(waittimer0_count[0]),
    .I2(waittimer0_count[2]),
    .I3(waittimer0_count[3]),
    .I4(waittimer0_count[4]),
    .I5(waittimer0_count[5]),
    .O(waittimer0_done_11[19])
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \waittimer0_done<19>2  (
    .I0(waittimer0_count[7]),
    .I1(waittimer0_count[6]),
    .I2(waittimer0_count[8]),
    .I3(waittimer0_count[9]),
    .I4(waittimer0_count[10]),
    .I5(waittimer0_count[11]),
    .O(\waittimer0_done<19>1_8007 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \waittimer0_done<19>3  (
    .I0(waittimer0_count[13]),
    .I1(waittimer0_count[12]),
    .I2(waittimer0_count[14]),
    .I3(waittimer0_count[15]),
    .I4(waittimer0_count[16]),
    .I5(waittimer0_count[17]),
    .O(\waittimer0_done<19>2_8008 )
  );
  LUT5 #(
    .INIT ( 32'h00080000 ))
  \waittimer0_done<19>4  (
    .I0(\waittimer0_done<19>2_8008 ),
    .I1(waittimer0_done_11[19]),
    .I2(waittimer0_count[19]),
    .I3(waittimer0_count[18]),
    .I4(\waittimer0_done<19>1_8007 ),
    .O(waittimer0_done)
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \waittimer1_done<19>1  (
    .I0(waittimer1_count[1]),
    .I1(waittimer1_count[0]),
    .I2(waittimer1_count[2]),
    .I3(waittimer1_count[3]),
    .I4(waittimer1_count[4]),
    .I5(waittimer1_count[5]),
    .O(waittimer1_done_12[19])
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \waittimer1_done<19>2  (
    .I0(waittimer1_count[7]),
    .I1(waittimer1_count[6]),
    .I2(waittimer1_count[8]),
    .I3(waittimer1_count[9]),
    .I4(waittimer1_count[10]),
    .I5(waittimer1_count[11]),
    .O(\waittimer1_done<19>1_8010 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \waittimer1_done<19>3  (
    .I0(waittimer1_count[13]),
    .I1(waittimer1_count[12]),
    .I2(waittimer1_count[14]),
    .I3(waittimer1_count[15]),
    .I4(waittimer1_count[16]),
    .I5(waittimer1_count[17]),
    .O(\waittimer1_done<19>2_8011 )
  );
  LUT5 #(
    .INIT ( 32'h00080000 ))
  \waittimer1_done<19>4  (
    .I0(\waittimer1_done<19>2_8011 ),
    .I1(waittimer1_done_12[19]),
    .I2(waittimer1_count[19]),
    .I3(waittimer1_count[18]),
    .I4(\waittimer1_done<19>1_8010 ),
    .O(waittimer1_done)
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \waittimer2_done<19>1  (
    .I0(waittimer2_count[1]),
    .I1(waittimer2_count[0]),
    .I2(waittimer2_count[2]),
    .I3(waittimer2_count[3]),
    .I4(waittimer2_count[4]),
    .I5(waittimer2_count[5]),
    .O(waittimer2_done_13[19])
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \waittimer2_done<19>2  (
    .I0(waittimer2_count[7]),
    .I1(waittimer2_count[6]),
    .I2(waittimer2_count[8]),
    .I3(waittimer2_count[9]),
    .I4(waittimer2_count[10]),
    .I5(waittimer2_count[11]),
    .O(\waittimer2_done<19>1_8013 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \waittimer2_done<19>3  (
    .I0(waittimer2_count[13]),
    .I1(waittimer2_count[12]),
    .I2(waittimer2_count[14]),
    .I3(waittimer2_count[15]),
    .I4(waittimer2_count[16]),
    .I5(waittimer2_count[17]),
    .O(\waittimer2_done<19>2_8014 )
  );
  LUT5 #(
    .INIT ( 32'h00080000 ))
  \waittimer2_done<19>4  (
    .I0(\waittimer2_done<19>2_8014 ),
    .I1(waittimer2_done_13[19]),
    .I2(waittimer2_count[19]),
    .I3(waittimer2_count[18]),
    .I4(\waittimer2_done<19>1_8013 ),
    .O(waittimer2_done)
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \waittimer3_done<19>1  (
    .I0(waittimer3_count[1]),
    .I1(waittimer3_count[0]),
    .I2(waittimer3_count[2]),
    .I3(waittimer3_count[3]),
    .I4(waittimer3_count[4]),
    .I5(waittimer3_count[5]),
    .O(waittimer3_done_14[19])
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \waittimer3_done<19>2  (
    .I0(waittimer3_count[7]),
    .I1(waittimer3_count[6]),
    .I2(waittimer3_count[8]),
    .I3(waittimer3_count[9]),
    .I4(waittimer3_count[10]),
    .I5(waittimer3_count[11]),
    .O(\waittimer3_done<19>1_8016 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \waittimer3_done<19>3  (
    .I0(waittimer3_count[13]),
    .I1(waittimer3_count[12]),
    .I2(waittimer3_count[14]),
    .I3(waittimer3_count[15]),
    .I4(waittimer3_count[16]),
    .I5(waittimer3_count[17]),
    .O(\waittimer3_done<19>2_8017 )
  );
  LUT5 #(
    .INIT ( 32'h00080000 ))
  \waittimer3_done<19>4  (
    .I0(\waittimer3_done<19>2_8017 ),
    .I1(waittimer3_done_14[19]),
    .I2(waittimer3_count[19]),
    .I3(waittimer3_count[18]),
    .I4(\waittimer3_done<19>1_8016 ),
    .O(waittimer3_done)
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \waittimer4_done<19>1  (
    .I0(waittimer4_count[1]),
    .I1(waittimer4_count[0]),
    .I2(waittimer4_count[2]),
    .I3(waittimer4_count[3]),
    .I4(waittimer4_count[4]),
    .I5(waittimer4_count[5]),
    .O(waittimer4_done_15[19])
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \waittimer4_done<19>2  (
    .I0(waittimer4_count[7]),
    .I1(waittimer4_count[6]),
    .I2(waittimer4_count[8]),
    .I3(waittimer4_count[9]),
    .I4(waittimer4_count[10]),
    .I5(waittimer4_count[11]),
    .O(\waittimer4_done<19>1_8019 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \waittimer4_done<19>3  (
    .I0(waittimer4_count[13]),
    .I1(waittimer4_count[12]),
    .I2(waittimer4_count[14]),
    .I3(waittimer4_count[15]),
    .I4(waittimer4_count[16]),
    .I5(waittimer4_count[17]),
    .O(\waittimer4_done<19>2_8020 )
  );
  LUT5 #(
    .INIT ( 32'h00080000 ))
  \waittimer4_done<19>4  (
    .I0(\waittimer4_done<19>2_8020 ),
    .I1(waittimer4_done_15[19]),
    .I2(waittimer4_count[19]),
    .I3(waittimer4_count[18]),
    .I4(\waittimer4_done<19>1_8019 ),
    .O(waittimer4_done)
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \basesoc_csrcon_dat_r<7>_SW0  (
    .I0(basesoc_csrbankarray_interface3_bank_bus_dat_r[7]),
    .I1(basesoc_csrbankarray_interface2_bank_bus_dat_r[7]),
    .O(N817)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \basesoc_csrcon_dat_r<7>  (
    .I0(basesoc_csrbankarray_interface7_bank_bus_dat_r[7]),
    .I1(basesoc_csrbankarray_interface6_bank_bus_dat_r[7]),
    .I2(basesoc_csrbankarray_interface5_bank_bus_dat_r[7]),
    .I3(basesoc_csrbankarray_interface1_bank_bus_dat_r[7]),
    .I4(basesoc_csrbankarray_interface0_bank_bus_dat_r[7]),
    .I5(N817),
    .O(basesoc_csrcon_dat_r[7])
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \basesoc_csrcon_dat_r<3>1  (
    .I0(basesoc_csrbankarray_interface0_bank_bus_dat_r[3]),
    .I1(basesoc_csrbankarray_interface1_bank_bus_dat_r[3]),
    .I2(basesoc_csrbankarray_interface6_bank_bus_dat_r[3]),
    .I3(basesoc_csrbankarray_interface7_bank_bus_dat_r[3]),
    .I4(basesoc_csrbankarray_interface4_bank_bus_dat_r[3]),
    .I5(basesoc_csrbankarray_interface5_bank_bus_dat_r[3]),
    .O(\basesoc_csrcon_dat_r<3>1_8022 )
  );
  LUT6 #(
    .INIT ( 64'hEFEEEEEEEEEEEEEE ))
  \basesoc_csrcon_dat_r<3>2  (
    .I0(basesoc_csrbankarray_interface2_bank_bus_dat_r[3]),
    .I1(basesoc_csrbankarray_interface3_bank_bus_dat_r[3]),
    .I2(memadr_1[1]),
    .I3(memadr_1[0]),
    .I4(memadr_1[2]),
    .I5(basesoc_csrbankarray_sel_r_881),
    .O(\basesoc_csrcon_dat_r<3>2_8023 )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \basesoc_csrcon_dat_r<3>3  (
    .I0(\basesoc_csrcon_dat_r<3>1_8022 ),
    .I1(\basesoc_csrcon_dat_r<3>2_8023 ),
    .O(basesoc_csrcon_dat_r[3])
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \basesoc_timer0_zero_trigger_INV_217_o<31>1  (
    .I0(basesoc_timer0_value[13]),
    .I1(basesoc_timer0_value[12]),
    .I2(basesoc_timer0_value[14]),
    .I3(basesoc_timer0_value[15]),
    .I4(basesoc_timer0_value[16]),
    .I5(basesoc_timer0_value[17]),
    .O(basesoc_timer0_zero_trigger_INV_217_o_16[31])
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \basesoc_timer0_zero_trigger_INV_217_o<31>2  (
    .I0(basesoc_timer0_value[19]),
    .I1(basesoc_timer0_value[18]),
    .I2(basesoc_timer0_value[20]),
    .I3(basesoc_timer0_value[21]),
    .I4(basesoc_timer0_value[22]),
    .I5(basesoc_timer0_value[23]),
    .O(\basesoc_timer0_zero_trigger_INV_217_o<31>1_8025 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \basesoc_timer0_zero_trigger_INV_217_o<31>3  (
    .I0(basesoc_timer0_value[1]),
    .I1(basesoc_timer0_value[0]),
    .I2(basesoc_timer0_value[2]),
    .I3(basesoc_timer0_value[3]),
    .I4(basesoc_timer0_value[4]),
    .I5(basesoc_timer0_value[5]),
    .O(\basesoc_timer0_zero_trigger_INV_217_o<31>2_8026 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \basesoc_timer0_zero_trigger_INV_217_o<31>4  (
    .I0(basesoc_timer0_value[7]),
    .I1(basesoc_timer0_value[6]),
    .I2(basesoc_timer0_value[8]),
    .I3(basesoc_timer0_value[9]),
    .I4(basesoc_timer0_value[10]),
    .I5(basesoc_timer0_value[11]),
    .O(\basesoc_timer0_zero_trigger_INV_217_o<31>3_8027 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \basesoc_timer0_zero_trigger_INV_217_o<31>5  (
    .I0(basesoc_timer0_value[25]),
    .I1(basesoc_timer0_value[24]),
    .I2(basesoc_timer0_value[26]),
    .I3(basesoc_timer0_value[27]),
    .I4(basesoc_timer0_value[28]),
    .I5(basesoc_timer0_value[29]),
    .O(\basesoc_timer0_zero_trigger_INV_217_o<31>4_8028 )
  );
  LUT2 #(
    .INIT ( 4'h1 ))
  \basesoc_timer0_zero_trigger_INV_217_o<31>6  (
    .I0(basesoc_timer0_value[31]),
    .I1(basesoc_timer0_value[30]),
    .O(\basesoc_timer0_zero_trigger_INV_217_o<31>5_8029 )
  );
  LUT6 #(
    .INIT ( 64'h8000000000000000 ))
  \basesoc_timer0_zero_trigger_INV_217_o<31>7  (
    .I0(basesoc_timer0_zero_trigger_INV_217_o_16[31]),
    .I1(\basesoc_timer0_zero_trigger_INV_217_o<31>1_8025 ),
    .I2(\basesoc_timer0_zero_trigger_INV_217_o<31>2_8026 ),
    .I3(\basesoc_timer0_zero_trigger_INV_217_o<31>3_8027 ),
    .I4(\basesoc_timer0_zero_trigger_INV_217_o<31>4_8028 ),
    .I5(\basesoc_timer0_zero_trigger_INV_217_o<31>5_8029 ),
    .O(basesoc_timer0_zero_trigger_INV_217_o)
  );
  LUT5 #(
    .INIT ( 32'hFFFFFFFE ))
  \basesoc_sdram_timer_done<9>_SW0  (
    .I0(basesoc_sdram_timer_count[3]),
    .I1(basesoc_sdram_timer_count[8]),
    .I2(basesoc_sdram_timer_count[4]),
    .I3(basesoc_sdram_timer_count[9]),
    .I4(basesoc_sdram_timer_count[5]),
    .O(N819)
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \basesoc_sdram_timer_done<9>  (
    .I0(basesoc_sdram_timer_count[1]),
    .I1(basesoc_sdram_timer_count[0]),
    .I2(basesoc_sdram_timer_count[2]),
    .I3(basesoc_sdram_timer_count[7]),
    .I4(basesoc_sdram_timer_count[6]),
    .I5(N819),
    .O(basesoc_sdram_timer_done)
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  basesoc_sdram_read_available_SW0 (
    .I0(basesoc_sdram_bankmachine2_cmd_valid),
    .I1(basesoc_sdram_bankmachine2_cmd_payload_is_read),
    .I2(basesoc_sdram_bankmachine1_cmd_valid),
    .I3(basesoc_sdram_bankmachine1_cmd_payload_is_read),
    .O(N821)
  );
  LUT5 #(
    .INIT ( 32'hFFF8F8F8 ))
  basesoc_sdram_read_available (
    .I0(basesoc_sdram_bankmachine3_cmd_valid),
    .I1(basesoc_sdram_bankmachine3_cmd_payload_is_read),
    .I2(N821),
    .I3(basesoc_sdram_bankmachine0_cmd_valid),
    .I4(basesoc_sdram_bankmachine0_cmd_payload_is_read),
    .O(basesoc_sdram_read_available_2670)
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  basesoc_sdram_write_available_SW0 (
    .I0(basesoc_sdram_bankmachine2_cmd_valid),
    .I1(basesoc_sdram_bankmachine2_cmd_payload_is_write),
    .I2(basesoc_sdram_bankmachine1_cmd_valid),
    .I3(basesoc_sdram_bankmachine1_cmd_payload_is_write),
    .O(N823)
  );
  LUT5 #(
    .INIT ( 32'hFFF8F8F8 ))
  basesoc_sdram_write_available (
    .I0(basesoc_sdram_bankmachine0_cmd_payload_is_write),
    .I1(basesoc_sdram_bankmachine0_cmd_valid),
    .I2(N823),
    .I3(basesoc_sdram_bankmachine3_cmd_payload_is_write),
    .I4(basesoc_sdram_bankmachine3_cmd_valid),
    .O(basesoc_sdram_write_available_2671)
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \basesoc_done<19>1  (
    .I0(basesoc_count[1]),
    .I1(basesoc_count[0]),
    .I2(basesoc_count[2]),
    .I3(basesoc_count[3]),
    .I4(basesoc_count[4]),
    .I5(basesoc_count[5]),
    .O(basesoc_done_17[19])
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \basesoc_done<19>2  (
    .I0(basesoc_count[7]),
    .I1(basesoc_count[6]),
    .I2(basesoc_count[8]),
    .I3(basesoc_count[9]),
    .I4(basesoc_count[10]),
    .I5(basesoc_count[11]),
    .O(\basesoc_done<19>1_8034 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \basesoc_done<19>3  (
    .I0(basesoc_count[13]),
    .I1(basesoc_count[12]),
    .I2(basesoc_count[14]),
    .I3(basesoc_count[15]),
    .I4(basesoc_count[16]),
    .I5(basesoc_count[17]),
    .O(\basesoc_done<19>2_8035 )
  );
  LUT5 #(
    .INIT ( 32'h10000000 ))
  \basesoc_done<19>4  (
    .I0(basesoc_count[18]),
    .I1(basesoc_count[19]),
    .I2(\basesoc_done<19>1_8034 ),
    .I3(basesoc_done_17[19]),
    .I4(\basesoc_done<19>2_8035 ),
    .O(basesoc_done)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  n1251_inv_SW0 (
    .I0(crg_por[4]),
    .I1(crg_por[1]),
    .I2(crg_por[10]),
    .I3(crg_por[0]),
    .I4(crg_por[2]),
    .I5(crg_por[3]),
    .O(N825)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  n1251_inv (
    .I0(crg_por[7]),
    .I1(crg_por[6]),
    .I2(crg_por[9]),
    .I3(crg_por[8]),
    .I4(crg_por[5]),
    .I5(N825),
    .O(n1251_inv_3048)
  );
  LUT6 #(
    .INIT ( 64'h7FFFFFFFFFFFFFFF ))
  _n5514_inv1 (
    .I0(basesoc_ctrl_bus_errors[15]),
    .I1(basesoc_ctrl_bus_errors[16]),
    .I2(basesoc_ctrl_bus_errors[14]),
    .I3(basesoc_ctrl_bus_errors[13]),
    .I4(basesoc_ctrl_bus_errors[12]),
    .I5(basesoc_ctrl_bus_errors[11]),
    .O(_n5514_inv1_8037)
  );
  LUT3 #(
    .INIT ( 8'hF7 ))
  _n5514_inv2 (
    .I0(basesoc_ctrl_bus_errors[0]),
    .I1(basesoc_ctrl_bus_errors[10]),
    .I2(_n5514_inv1_8037),
    .O(_n5514_inv2_8038)
  );
  LUT6 #(
    .INIT ( 64'h7FFFFFFFFFFFFFFF ))
  _n5514_inv3 (
    .I0(basesoc_ctrl_bus_errors[26]),
    .I1(basesoc_ctrl_bus_errors[27]),
    .I2(basesoc_ctrl_bus_errors[25]),
    .I3(basesoc_ctrl_bus_errors[24]),
    .I4(basesoc_ctrl_bus_errors[23]),
    .I5(basesoc_ctrl_bus_errors[22]),
    .O(_n5514_inv3_8039)
  );
  LUT6 #(
    .INIT ( 64'h7FFFFFFFFFFFFFFF ))
  _n5514_inv4 (
    .I0(basesoc_ctrl_bus_errors[20]),
    .I1(basesoc_ctrl_bus_errors[21]),
    .I2(basesoc_ctrl_bus_errors[1]),
    .I3(basesoc_ctrl_bus_errors[19]),
    .I4(basesoc_ctrl_bus_errors[18]),
    .I5(basesoc_ctrl_bus_errors[17]),
    .O(_n5514_inv4_8040)
  );
  LUT6 #(
    .INIT ( 64'h7FFFFFFFFFFFFFFF ))
  _n5514_inv5 (
    .I0(basesoc_ctrl_bus_errors[8]),
    .I1(basesoc_ctrl_bus_errors[9]),
    .I2(basesoc_ctrl_bus_errors[7]),
    .I3(basesoc_ctrl_bus_errors[6]),
    .I4(basesoc_ctrl_bus_errors[5]),
    .I5(basesoc_ctrl_bus_errors[4]),
    .O(_n5514_inv5_8041)
  );
  LUT6 #(
    .INIT ( 64'h7FFFFFFFFFFFFFFF ))
  _n5514_inv6 (
    .I0(basesoc_ctrl_bus_errors[31]),
    .I1(basesoc_ctrl_bus_errors[3]),
    .I2(basesoc_ctrl_bus_errors[30]),
    .I3(basesoc_ctrl_bus_errors[2]),
    .I4(basesoc_ctrl_bus_errors[29]),
    .I5(basesoc_ctrl_bus_errors[28]),
    .O(_n5514_inv6_8042)
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAAAAAAAAAA8 ))
  _n5514_inv7 (
    .I0(basesoc_done),
    .I1(_n5514_inv3_8039),
    .I2(_n5514_inv4_8040),
    .I3(_n5514_inv5_8041),
    .I4(_n5514_inv6_8042),
    .I5(_n5514_inv2_8038),
    .O(_n5514_inv)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFF28 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT83  (
    .I0(_n71601_4484),
    .I1(\basesoc_interface_adr[0] ),
    .I2(\basesoc_interface_adr[1] ),
    .I3(_n7139),
    .I4(_n71241),
    .I5(_n7127),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT82_8044 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFEAFFEAFFEA ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT84  (
    .I0(_n7181),
    .I1(_n7109),
    .I2(dna_status[39]),
    .I3(_n71511),
    .I4(_n7106),
    .I5(dna_status[47]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT83_8045 )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT85  (
    .I0(_n7103),
    .I1(dna_status[55]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT84_8046 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFEAFFEAFFEA ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT86  (
    .I0(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT83_8045 ),
    .I1(_n7121),
    .I2(dna_status[7]),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT84_8046 ),
    .I4(_n7112),
    .I5(dna_status[31]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT85_8047 )
  );
  LUT4 #(
    .INIT ( 16'hAAA8 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT87  (
    .I0(basesoc_csrbankarray_csrbank2_sel),
    .I1(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT81 ),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT82_8044 ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT85_8047 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT<7> )
  );
  LUT5 #(
    .INIT ( 32'h10BA1010 ))
  basesoc_sdram_choose_cmd_cmd_valid_basesoc_sdram_choose_cmd_cmd_payload_cas_AND_535_o1 (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd1),
    .I1(basesoc_sdram_cmd_valid_mmx_out2),
    .I2(_n4169),
    .I3(basesoc_sdram_cmd_valid_mmx_out4),
    .I4(_n4222),
    .O(basesoc_sdram_choose_cmd_cmd_valid_basesoc_sdram_choose_cmd_cmd_payload_cas_AND_535_o1_8048)
  );
  LUT5 #(
    .INIT ( 32'h10BA1010 ))
  basesoc_sdram_choose_cmd_cmd_valid_basesoc_sdram_choose_cmd_cmd_payload_cas_AND_535_o2 (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd1),
    .I1(basesoc_sdram_cmd_valid_mmx_out1),
    .I2(_n4085),
    .I3(basesoc_sdram_cmd_valid_mmx_out3),
    .I4(_n4155),
    .O(basesoc_sdram_choose_cmd_cmd_valid_basesoc_sdram_choose_cmd_cmd_payload_cas_AND_535_o2_8049)
  );
  LUT5 #(
    .INIT ( 32'h10BA1010 ))
  basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_cas_AND_537_o1 (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd1_960),
    .I1(basesoc_sdram_cmd_valid_mmx_out2),
    .I2(_n4169),
    .I3(basesoc_sdram_cmd_valid_mmx_out4),
    .I4(_n4222),
    .O(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_cas_AND_537_o1_8050)
  );
  LUT5 #(
    .INIT ( 32'h10BA1010 ))
  basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_cas_AND_537_o2 (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd1_960),
    .I1(basesoc_sdram_cmd_valid_mmx_out1),
    .I2(_n4085),
    .I3(basesoc_sdram_cmd_valid_mmx_out3),
    .I4(_n4155),
    .O(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_cas_AND_537_o2_8051)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  basesoc_sdram_choose_cmd_cmd_valid_basesoc_sdram_choose_cmd_cmd_payload_ras_AND_541_o_SW0 (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd1),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd2),
    .I2(\bankmachine2_state<2>_mmx_out ),
    .I3(\bankmachine3_state<2>_mmx_out ),
    .I4(\bankmachine1_state<2>_mmx_out ),
    .I5(\bankmachine0_state<2>_mmx_out ),
    .O(N827)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  basesoc_sdram_choose_cmd_cmd_valid_basesoc_sdram_choose_cmd_cmd_payload_we_AND_547_o_SW0 (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd1),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd2),
    .I2(\bankmachine2_state<2>_mmx_out1 ),
    .I3(\bankmachine3_state<2>_mmx_out1 ),
    .I4(\bankmachine1_state<2>_mmx_out1 ),
    .I5(\bankmachine0_state<2>_mmx_out1 ),
    .O(N829)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_ras_AND_543_o_SW0 (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd1_960),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd2_961),
    .I2(\bankmachine2_state<2>_mmx_out ),
    .I3(\bankmachine3_state<2>_mmx_out ),
    .I4(\bankmachine1_state<2>_mmx_out ),
    .I5(\bankmachine0_state<2>_mmx_out ),
    .O(N831)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_we_AND_549_o_SW0 (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd1_960),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd2_961),
    .I2(\bankmachine2_state<2>_mmx_out1 ),
    .I3(\bankmachine3_state<2>_mmx_out1 ),
    .I4(\bankmachine1_state<2>_mmx_out1 ),
    .I5(\bankmachine0_state<2>_mmx_out1 ),
    .O(N833)
  );
  LUT5 #(
    .INIT ( 32'h0E5E0454 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[2]_mux_1341_OUT21  (
    .I0(\basesoc_interface_adr[2] ),
    .I1(memdat_3[0]),
    .I2(\basesoc_interface_adr[1] ),
    .I3(basesoc_uart_rx_fifo_readable_1624),
    .I4(basesoc_uart_tx_pending_1621),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[2]_mux_1341_OUT2 )
  );
  LUT6 #(
    .INIT ( 64'h7F775D552A220800 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[2]_mux_1341_OUT22  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(\basesoc_interface_adr[1] ),
    .I3(basesoc_uart_eventmanager_storage_full[0]),
    .I4(basesoc_uart_tx_trigger),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[2]_mux_1341_OUT2 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[2]_mux_1341_OUT21_8057 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \basesoc_csrcon_dat_r<6>_SW0  (
    .I0(basesoc_csrbankarray_interface1_bank_bus_dat_r[6]),
    .I1(basesoc_csrbankarray_interface5_bank_bus_dat_r[6]),
    .I2(basesoc_csrbankarray_interface3_bank_bus_dat_r[6]),
    .I3(basesoc_csrbankarray_interface0_bank_bus_dat_r[6]),
    .I4(basesoc_csrbankarray_interface7_bank_bus_dat_r[6]),
    .I5(basesoc_csrbankarray_interface6_bank_bus_dat_r[6]),
    .O(N835)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFF2AAA ))
  \basesoc_csrcon_dat_r<6>  (
    .I0(basesoc_csrbankarray_sel_r_881),
    .I1(memadr_1[1]),
    .I2(memadr_1[0]),
    .I3(memadr_1[2]),
    .I4(N835),
    .I5(basesoc_csrbankarray_interface2_bank_bus_dat_r[6]),
    .O(basesoc_csrcon_dat_r[6])
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \basesoc_csrcon_dat_r<5>_SW0  (
    .I0(basesoc_csrbankarray_interface1_bank_bus_dat_r[5]),
    .I1(basesoc_csrbankarray_interface5_bank_bus_dat_r[5]),
    .I2(basesoc_csrbankarray_interface3_bank_bus_dat_r[5]),
    .I3(basesoc_csrbankarray_interface0_bank_bus_dat_r[5]),
    .I4(basesoc_csrbankarray_interface7_bank_bus_dat_r[5]),
    .I5(basesoc_csrbankarray_interface6_bank_bus_dat_r[5]),
    .O(N837)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFF2A08 ))
  \basesoc_csrcon_dat_r<5>  (
    .I0(basesoc_csrbankarray_sel_r_881),
    .I1(memadr_1[1]),
    .I2(memadr_1[2]),
    .I3(memadr_1[0]),
    .I4(basesoc_csrbankarray_interface2_bank_bus_dat_r[5]),
    .I5(N837),
    .O(basesoc_csrcon_dat_r[5])
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \basesoc_csrcon_dat_r<1>1  (
    .I0(basesoc_csrbankarray_interface4_bank_bus_dat_r[1]),
    .I1(basesoc_csrbankarray_interface5_bank_bus_dat_r[1]),
    .I2(basesoc_csrbankarray_interface2_bank_bus_dat_r[1]),
    .I3(basesoc_csrbankarray_interface3_bank_bus_dat_r[1]),
    .I4(basesoc_csrbankarray_interface0_bank_bus_dat_r[1]),
    .I5(basesoc_csrbankarray_interface1_bank_bus_dat_r[1]),
    .O(\basesoc_csrcon_dat_r<1>1_8060 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFF22A2 ))
  \basesoc_csrcon_dat_r<1>2  (
    .I0(basesoc_csrbankarray_sel_r_881),
    .I1(memadr_1[0]),
    .I2(memadr_1[2]),
    .I3(memadr_1[1]),
    .I4(basesoc_csrbankarray_interface6_bank_bus_dat_r[1]),
    .I5(basesoc_csrbankarray_interface7_bank_bus_dat_r[1]),
    .O(\basesoc_csrcon_dat_r<1>2_8061 )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \basesoc_csrcon_dat_r<1>3  (
    .I0(\basesoc_csrcon_dat_r<1>1_8060 ),
    .I1(\basesoc_csrcon_dat_r<1>2_8061 ),
    .O(basesoc_csrcon_dat_r[1])
  );
  LUT6 #(
    .INIT ( 64'h22A800A822200020 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1325_OUT41  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(basesoc_ctrl_storage_full_27_1527),
    .I3(\basesoc_interface_adr[1] ),
    .I4(basesoc_ctrl_storage_full_11_1537),
    .I5(basesoc_ctrl_bus_errors[27]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1325_OUT4 )
  );
  LUT5 #(
    .INIT ( 32'h55404040 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1325_OUT42  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(basesoc_ctrl_storage_full_3_1607),
    .I3(basesoc_ctrl_storage_full_19_1532),
    .I4(\basesoc_interface_adr[1] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1325_OUT41_8063 )
  );
  LUT4 #(
    .INIT ( 16'hFFBF ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1325_OUT44  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(\basesoc_interface_adr[1] ),
    .I3(basesoc_ctrl_bus_errors[19]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1325_OUT43_8065 )
  );
  LUT6 #(
    .INIT ( 64'hA888200020002000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1325_OUT45  (
    .I0(basesoc_csrbankarray_csrbank1_sel),
    .I1(\basesoc_interface_adr[3] ),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1325_OUT42_8064 ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1325_OUT43_8065 ),
    .I4(basesoc_ctrl_bus_errors[3]),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1325_OUT121 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1325_OUT<3> )
  );
  LUT6 #(
    .INIT ( 64'h22A800A822200020 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1325_OUT51  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(basesoc_ctrl_storage_full_28_1595),
    .I3(\basesoc_interface_adr[1] ),
    .I4(basesoc_ctrl_storage_full_12_1601),
    .I5(basesoc_ctrl_bus_errors[28]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1325_OUT5 )
  );
  LUT5 #(
    .INIT ( 32'h55404040 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1325_OUT52  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(basesoc_ctrl_storage_full_4_1606),
    .I3(basesoc_ctrl_storage_full_20_1598),
    .I4(\basesoc_interface_adr[1] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1325_OUT51_8067 )
  );
  LUT4 #(
    .INIT ( 16'hFFBF ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1325_OUT54  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(\basesoc_interface_adr[1] ),
    .I3(basesoc_ctrl_bus_errors[20]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1325_OUT53_8069 )
  );
  LUT6 #(
    .INIT ( 64'hA888200020002000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1325_OUT55  (
    .I0(basesoc_csrbankarray_csrbank1_sel),
    .I1(\basesoc_interface_adr[3] ),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1325_OUT52_8068 ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1325_OUT53_8069 ),
    .I4(basesoc_ctrl_bus_errors[4]),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1325_OUT121 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1325_OUT<4> )
  );
  LUT6 #(
    .INIT ( 64'h22A800A822200020 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1325_OUT61  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(basesoc_ctrl_storage_full_29_1526),
    .I3(\basesoc_interface_adr[1] ),
    .I4(basesoc_ctrl_storage_full_13_1536),
    .I5(basesoc_ctrl_bus_errors[29]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1325_OUT6 )
  );
  LUT5 #(
    .INIT ( 32'h55404040 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1325_OUT62  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(basesoc_ctrl_storage_full_5_1605),
    .I3(basesoc_ctrl_storage_full_21_1597),
    .I4(\basesoc_interface_adr[1] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1325_OUT61_8071 )
  );
  LUT4 #(
    .INIT ( 16'hFFBF ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1325_OUT64  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(\basesoc_interface_adr[1] ),
    .I3(basesoc_ctrl_bus_errors[21]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1325_OUT63_8073 )
  );
  LUT6 #(
    .INIT ( 64'hA888200020002000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1325_OUT65  (
    .I0(basesoc_csrbankarray_csrbank1_sel),
    .I1(\basesoc_interface_adr[3] ),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1325_OUT62_8072 ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1325_OUT63_8073 ),
    .I4(basesoc_ctrl_bus_errors[5]),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1325_OUT121 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1325_OUT<5> )
  );
  LUT6 #(
    .INIT ( 64'h22A800A822200020 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1325_OUT71  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(basesoc_ctrl_storage_full_30_1525),
    .I3(\basesoc_interface_adr[1] ),
    .I4(basesoc_ctrl_storage_full_14_1600),
    .I5(basesoc_ctrl_bus_errors[30]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1325_OUT7 )
  );
  LUT5 #(
    .INIT ( 32'h55404040 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1325_OUT72  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(basesoc_ctrl_storage_full_6_1604),
    .I3(basesoc_ctrl_storage_full_22_1531),
    .I4(\basesoc_interface_adr[1] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1325_OUT71_8075 )
  );
  LUT4 #(
    .INIT ( 16'hFFBF ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1325_OUT74  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(\basesoc_interface_adr[1] ),
    .I3(basesoc_ctrl_bus_errors[22]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1325_OUT73_8077 )
  );
  LUT6 #(
    .INIT ( 64'hA888200020002000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1325_OUT75  (
    .I0(basesoc_csrbankarray_csrbank1_sel),
    .I1(\basesoc_interface_adr[3] ),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1325_OUT72_8076 ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1325_OUT73_8077 ),
    .I4(basesoc_ctrl_bus_errors[6]),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1325_OUT121 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1325_OUT<6> )
  );
  LUT6 #(
    .INIT ( 64'h22A800A822200020 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1325_OUT81  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(basesoc_ctrl_storage_full_31_1524),
    .I3(\basesoc_interface_adr[1] ),
    .I4(basesoc_ctrl_storage_full_15_1535),
    .I5(basesoc_ctrl_bus_errors[31]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1325_OUT8 )
  );
  LUT5 #(
    .INIT ( 32'h55404040 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1325_OUT82  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(basesoc_ctrl_storage_full_7_1539),
    .I3(basesoc_ctrl_storage_full_23_1530),
    .I4(\basesoc_interface_adr[1] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1325_OUT81_8079 )
  );
  LUT4 #(
    .INIT ( 16'hFFBF ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1325_OUT84  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(\basesoc_interface_adr[1] ),
    .I3(basesoc_ctrl_bus_errors[23]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1325_OUT83_8081 )
  );
  LUT6 #(
    .INIT ( 64'hA888200020002000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1325_OUT85  (
    .I0(basesoc_csrbankarray_csrbank1_sel),
    .I1(\basesoc_interface_adr[3] ),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1325_OUT82_8080 ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1325_OUT83_8081 ),
    .I4(basesoc_ctrl_bus_errors[7]),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1325_OUT121 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1325_OUT<7> )
  );
  LUT6 #(
    .INIT ( 64'h2222222022222222 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT14  (
    .I0(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT12 ),
    .I1(\basesoc_interface_adr[3] ),
    .I2(\basesoc_interface_adr[2] ),
    .I3(basesoc_timer0_load_storage_full_16_1789),
    .I4(\basesoc_interface_adr[1] ),
    .I5(\basesoc_interface_adr[0] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT13_8083 )
  );
  LUT5 #(
    .INIT ( 32'hAAA8AAAA ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT15  (
    .I0(\basesoc_interface_adr[3] ),
    .I1(\basesoc_interface_adr[0] ),
    .I2(\basesoc_interface_adr[1] ),
    .I3(basesoc_timer0_value_status[8]),
    .I4(\basesoc_interface_adr[2] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT14_8084 )
  );
  LUT6 #(
    .INIT ( 64'hD800AAAAD8000000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT16  (
    .I0(\basesoc_interface_adr[2] ),
    .I1(basesoc_timer0_zero_pending_1625),
    .I2(basesoc_timer0_value_status[16]),
    .I3(\basesoc_interface_adr[0] ),
    .I4(\basesoc_interface_adr[1] ),
    .I5(basesoc_timer0_value_status[0]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT15_8085 )
  );
  LUT6 #(
    .INIT ( 64'h1555145405450444 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT17  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(\basesoc_interface_adr[1] ),
    .I3(basesoc_timer0_zero_trigger_INV_217_o),
    .I4(basesoc_timer0_en_storage_full_1578),
    .I5(basesoc_timer0_value_status[24]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT16_8086 )
  );
  LUT5 #(
    .INIT ( 32'h55554440 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT18  (
    .I0(\basesoc_interface_adr[4] ),
    .I1(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT14_8084 ),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT16_8086 ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT15_8085 ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT13_8083 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT17_8087 )
  );
  LUT4 #(
    .INIT ( 16'hA888 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT19  (
    .I0(basesoc_csrbankarray_csrbank5_sel),
    .I1(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT17_8087 ),
    .I2(basesoc_timer0_eventmanager_storage_full_1579),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT121 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT<0> )
  );
  LUT6 #(
    .INIT ( 64'hFEFFBABB54551011 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT611  (
    .I0(_n7172),
    .I1(_n7175),
    .I2(basesoc_sdram_phaseinjector1_status[5]),
    .I3(_n7178),
    .I4(basesoc_sdram_phaseinjector1_status[13]),
    .I5(basesoc_sdram_phaseinjector1_status[21]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT61 )
  );
  LUT6 #(
    .INIT ( 64'hFEFFBABB54551011 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT612  (
    .I0(_n7151),
    .I1(_n7118),
    .I2(basesoc_sdram_phaseinjector0_wrdata_storage_full_21_1712),
    .I3(_n7121),
    .I4(basesoc_sdram_phaseinjector0_wrdata_storage_full_29_1704),
    .I5(basesoc_sdram_phaseinjector1_address_storage_full[5]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT611_8089 )
  );
  LUT6 #(
    .INIT ( 64'hFEFFBABB54551011 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT613  (
    .I0(_n7124),
    .I1(_n7127),
    .I2(basesoc_sdram_phaseinjector0_status[29]),
    .I3(_n7130),
    .I4(basesoc_sdram_phaseinjector0_wrdata_storage_full[5]),
    .I5(basesoc_sdram_phaseinjector0_wrdata_storage_full_13_1720),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT612_8090 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAAAF0F0CC00 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT615  (
    .I0(basesoc_sdram_bandwidth_nreads_status[21]),
    .I1(basesoc_sdram_bandwidth_nreads_status[5]),
    .I2(basesoc_sdram_bandwidth_nreads_status[13]),
    .I3(_n7190),
    .I4(_n7187),
    .I5(_n7184),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT614 )
  );
  LUT6 #(
    .INIT ( 64'hEF4FE545FFFFFFFF ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT6111  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(basesoc_sdram_phaseinjector1_wrdata_storage_full[5]),
    .I2(\basesoc_interface_adr[1] ),
    .I3(basesoc_sdram_phaseinjector1_status[29]),
    .I4(basesoc_sdram_phaseinjector1_wrdata_storage_full_13_1760),
    .I5(_n71601_4484),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT6110 )
  );
  LUT6 #(
    .INIT ( 64'hAAAACCCCAAAAF0FF ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT521  (
    .I0(basesoc_sdram_phaseinjector1_status[20]),
    .I1(basesoc_sdram_phaseinjector1_status[12]),
    .I2(basesoc_sdram_phaseinjector1_status[4]),
    .I3(_n7178),
    .I4(_n7172),
    .I5(_n7175),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT52 )
  );
  LUT6 #(
    .INIT ( 64'hAAAACCCCAAAAF0FF ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT522  (
    .I0(basesoc_sdram_phaseinjector1_address_storage_full[4]),
    .I1(basesoc_sdram_phaseinjector0_wrdata_storage_full_28_1705),
    .I2(basesoc_sdram_phaseinjector0_wrdata_storage_full_20_1713),
    .I3(_n7121),
    .I4(_n7151),
    .I5(_n7118),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT521_8097 )
  );
  LUT6 #(
    .INIT ( 64'hCCCCCCCCF0AAF0FF ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT523  (
    .I0(basesoc_sdram_phaseinjector0_status[28]),
    .I1(basesoc_sdram_phaseinjector0_wrdata_storage_full_12_1721),
    .I2(basesoc_sdram_phaseinjector0_wrdata_storage_full[4]),
    .I3(_n7127),
    .I4(_n7130),
    .I5(_n7124),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT522_8098 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAAAF0F0CC00 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT525  (
    .I0(basesoc_sdram_bandwidth_nreads_status[20]),
    .I1(basesoc_sdram_bandwidth_nreads_status[4]),
    .I2(basesoc_sdram_bandwidth_nreads_status[12]),
    .I3(_n7190),
    .I4(_n7187),
    .I5(_n7184),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT524 )
  );
  LUT6 #(
    .INIT ( 64'hEF4FE545FFFFFFFF ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT5211  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(basesoc_sdram_phaseinjector1_wrdata_storage_full[4]),
    .I2(\basesoc_interface_adr[1] ),
    .I3(basesoc_sdram_phaseinjector1_status[28]),
    .I4(basesoc_sdram_phaseinjector1_wrdata_storage_full_12_1761),
    .I5(_n71601_4484),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT5210 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT21  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(basesoc_timer0_value_status[9]),
    .I2(basesoc_timer0_value_status[1]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT2 )
  );
  LUT6 #(
    .INIT ( 64'h6662262244400400 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT22  (
    .I0(\basesoc_interface_adr[2] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[0] ),
    .I3(basesoc_timer0_value_status[25]),
    .I4(basesoc_timer0_value_status[17]),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT2 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT21_8122 )
  );
  LUT4 #(
    .INIT ( 16'hFEFF ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT26  (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(basesoc_timer0_load_storage_full_17_1788),
    .I3(\basesoc_interface_adr[0] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT25_8124 )
  );
  LUT6 #(
    .INIT ( 64'h2220202002000000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT27  (
    .I0(basesoc_csrbankarray_csrbank5_sel),
    .I1(\basesoc_interface_adr[4] ),
    .I2(\basesoc_interface_adr[3] ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT25_8124 ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT24 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT21_8122 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT<1> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT31  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(basesoc_timer0_value_status[10]),
    .I2(basesoc_timer0_value_status[2]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT3 )
  );
  LUT6 #(
    .INIT ( 64'h6662262244400400 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT32  (
    .I0(\basesoc_interface_adr[2] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[0] ),
    .I3(basesoc_timer0_value_status[26]),
    .I4(basesoc_timer0_value_status[18]),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT3 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT31_8126 )
  );
  LUT4 #(
    .INIT ( 16'hFEFF ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT36  (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(basesoc_timer0_load_storage_full_18_1787),
    .I3(\basesoc_interface_adr[0] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT35_8128 )
  );
  LUT6 #(
    .INIT ( 64'h2220202002000000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT37  (
    .I0(basesoc_csrbankarray_csrbank5_sel),
    .I1(\basesoc_interface_adr[4] ),
    .I2(\basesoc_interface_adr[3] ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT35_8128 ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT34 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT31_8126 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT<2> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT41  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(basesoc_timer0_value_status[11]),
    .I2(basesoc_timer0_value_status[3]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT4 )
  );
  LUT6 #(
    .INIT ( 64'h6662262244400400 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT42  (
    .I0(\basesoc_interface_adr[2] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[0] ),
    .I3(basesoc_timer0_value_status[27]),
    .I4(basesoc_timer0_value_status[19]),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT4 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT41_8130 )
  );
  LUT6 #(
    .INIT ( 64'hAA2AA2228A0A8000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT43  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(\basesoc_interface_adr[1] ),
    .I3(basesoc_timer0_reload_storage_full[3]),
    .I4(basesoc_timer0_reload_storage_full_19_1818),
    .I5(basesoc_timer0_load_storage_full[3]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT42_8131 )
  );
  LUT6 #(
    .INIT ( 64'h5450141044400400 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT44  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[2] ),
    .I3(basesoc_timer0_load_storage_full_11_1794),
    .I4(basesoc_timer0_reload_storage_full_11_1826),
    .I5(basesoc_timer0_reload_storage_full_27_1810),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT43_8132 )
  );
  LUT4 #(
    .INIT ( 16'hFEFF ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT46  (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(basesoc_timer0_load_storage_full_19_1786),
    .I3(\basesoc_interface_adr[0] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT45_8134 )
  );
  LUT6 #(
    .INIT ( 64'h2220202002000000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT47  (
    .I0(basesoc_csrbankarray_csrbank5_sel),
    .I1(\basesoc_interface_adr[4] ),
    .I2(\basesoc_interface_adr[3] ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT45_8134 ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT44_8133 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT41_8130 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT<3> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT51  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(basesoc_timer0_value_status[12]),
    .I2(basesoc_timer0_value_status[4]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT5 )
  );
  LUT6 #(
    .INIT ( 64'h6662262244400400 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT52  (
    .I0(\basesoc_interface_adr[2] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[0] ),
    .I3(basesoc_timer0_value_status[28]),
    .I4(basesoc_timer0_value_status[20]),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT5 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT51_8136 )
  );
  LUT6 #(
    .INIT ( 64'hAA2AA2228A0A8000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT53  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(\basesoc_interface_adr[1] ),
    .I3(basesoc_timer0_reload_storage_full[4]),
    .I4(basesoc_timer0_reload_storage_full_20_1817),
    .I5(basesoc_timer0_load_storage_full[4]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT52_8137 )
  );
  LUT6 #(
    .INIT ( 64'h5450141044400400 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT54  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[2] ),
    .I3(basesoc_timer0_load_storage_full_12_1793),
    .I4(basesoc_timer0_reload_storage_full_12_1825),
    .I5(basesoc_timer0_reload_storage_full_28_1809),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT53_8138 )
  );
  LUT4 #(
    .INIT ( 16'hFEFF ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT56  (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(basesoc_timer0_load_storage_full_20_1785),
    .I3(\basesoc_interface_adr[0] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT55_8140 )
  );
  LUT6 #(
    .INIT ( 64'h2220202002000000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT57  (
    .I0(basesoc_csrbankarray_csrbank5_sel),
    .I1(\basesoc_interface_adr[4] ),
    .I2(\basesoc_interface_adr[3] ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT55_8140 ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT54_8139 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT51_8136 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT<4> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT61  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(basesoc_timer0_value_status[13]),
    .I2(basesoc_timer0_value_status[5]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT6 )
  );
  LUT6 #(
    .INIT ( 64'h6662262244400400 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT62  (
    .I0(\basesoc_interface_adr[2] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[0] ),
    .I3(basesoc_timer0_value_status[29]),
    .I4(basesoc_timer0_value_status[21]),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT6 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT61_8142 )
  );
  LUT6 #(
    .INIT ( 64'hAA2AA2228A0A8000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT63  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(\basesoc_interface_adr[1] ),
    .I3(basesoc_timer0_reload_storage_full[5]),
    .I4(basesoc_timer0_reload_storage_full_21_1816),
    .I5(basesoc_timer0_load_storage_full[5]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT62_8143 )
  );
  LUT6 #(
    .INIT ( 64'h5450141044400400 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT64  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[2] ),
    .I3(basesoc_timer0_load_storage_full_13_1792),
    .I4(basesoc_timer0_reload_storage_full_13_1824),
    .I5(basesoc_timer0_reload_storage_full_29_1808),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT63_8144 )
  );
  LUT4 #(
    .INIT ( 16'hFEFF ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT66  (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(basesoc_timer0_load_storage_full_21_1784),
    .I3(\basesoc_interface_adr[0] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT65_8146 )
  );
  LUT6 #(
    .INIT ( 64'h2220202002000000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT67  (
    .I0(basesoc_csrbankarray_csrbank5_sel),
    .I1(\basesoc_interface_adr[4] ),
    .I2(\basesoc_interface_adr[3] ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT65_8146 ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT64_8145 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT61_8142 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT<5> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT71  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(basesoc_timer0_value_status[14]),
    .I2(basesoc_timer0_value_status[6]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT7 )
  );
  LUT6 #(
    .INIT ( 64'h6662262244400400 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT72  (
    .I0(\basesoc_interface_adr[2] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[0] ),
    .I3(basesoc_timer0_value_status[30]),
    .I4(basesoc_timer0_value_status[22]),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT7 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT71_8148 )
  );
  LUT6 #(
    .INIT ( 64'hAA2AA2228A0A8000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT73  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(\basesoc_interface_adr[1] ),
    .I3(basesoc_timer0_reload_storage_full[6]),
    .I4(basesoc_timer0_reload_storage_full_22_1815),
    .I5(basesoc_timer0_load_storage_full[6]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT72_8149 )
  );
  LUT6 #(
    .INIT ( 64'h5450141044400400 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT74  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[2] ),
    .I3(basesoc_timer0_load_storage_full_14_1791),
    .I4(basesoc_timer0_reload_storage_full_14_1823),
    .I5(basesoc_timer0_reload_storage_full_30_1807),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT73_8150 )
  );
  LUT4 #(
    .INIT ( 16'hFEFF ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT76  (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(basesoc_timer0_load_storage_full_22_1783),
    .I3(\basesoc_interface_adr[0] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT75_8152 )
  );
  LUT6 #(
    .INIT ( 64'h2220202002000000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT77  (
    .I0(basesoc_csrbankarray_csrbank5_sel),
    .I1(\basesoc_interface_adr[4] ),
    .I2(\basesoc_interface_adr[3] ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT75_8152 ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT74_8151 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT71_8148 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT<6> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT81  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(basesoc_timer0_value_status[15]),
    .I2(basesoc_timer0_value_status[7]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT8 )
  );
  LUT6 #(
    .INIT ( 64'h6662262244400400 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT82  (
    .I0(\basesoc_interface_adr[2] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[0] ),
    .I3(basesoc_timer0_value_status[31]),
    .I4(basesoc_timer0_value_status[23]),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT8 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT81_8154 )
  );
  LUT6 #(
    .INIT ( 64'hAA2AA2228A0A8000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT83  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(\basesoc_interface_adr[1] ),
    .I3(basesoc_timer0_reload_storage_full[7]),
    .I4(basesoc_timer0_reload_storage_full_23_1814),
    .I5(basesoc_timer0_load_storage_full[7]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT82_8155 )
  );
  LUT6 #(
    .INIT ( 64'h5450141044400400 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT84  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[2] ),
    .I3(basesoc_timer0_load_storage_full_15_1790),
    .I4(basesoc_timer0_reload_storage_full_15_1822),
    .I5(basesoc_timer0_reload_storage_full_31_1806),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT83_8156 )
  );
  LUT4 #(
    .INIT ( 16'hFEFF ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT86  (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(basesoc_timer0_load_storage_full_23_1782),
    .I3(\basesoc_interface_adr[0] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT85_8158 )
  );
  LUT6 #(
    .INIT ( 64'h2220202002000000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT87  (
    .I0(basesoc_csrbankarray_csrbank5_sel),
    .I1(\basesoc_interface_adr[4] ),
    .I2(\basesoc_interface_adr[3] ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT85_8158 ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT84_8157 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT81_8154 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT<7> )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT781  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector1_wrdata_storage_full_15_1758),
    .I3(basesoc_sdram_phaseinjector1_status[31]),
    .I4(basesoc_sdram_phaseinjector1_wrdata_storage_full[7]),
    .I5(basesoc_sdram_phaseinjector1_wrdata_storage_full_23_1750),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT78 )
  );
  LUT6 #(
    .INIT ( 64'hFEFFBABB54551011 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT782  (
    .I0(_n7151),
    .I1(_n7118),
    .I2(basesoc_sdram_phaseinjector0_wrdata_storage_full_23_1710),
    .I3(_n7121),
    .I4(basesoc_sdram_phaseinjector0_wrdata_storage_full_31_1702),
    .I5(basesoc_sdram_phaseinjector1_address_storage_full[7]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT781_8160 )
  );
  LUT6 #(
    .INIT ( 64'hFEFFBABB54551011 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT783  (
    .I0(_n7124),
    .I1(_n7127),
    .I2(basesoc_sdram_phaseinjector0_status[31]),
    .I3(_n7130),
    .I4(basesoc_sdram_phaseinjector0_wrdata_storage_full[7]),
    .I5(basesoc_sdram_phaseinjector0_wrdata_storage_full_15_1718),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT782_8161 )
  );
  LUT6 #(
    .INIT ( 64'hCCAFCCA000000000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT788  (
    .I0(basesoc_sdram_bandwidth_nwrites_status[23]),
    .I1(basesoc_sdram_phaseinjector0_address_storage_full[7]),
    .I2(_n7193),
    .I3(_n7112),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT785 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT786_8163 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT787_8164 )
  );
  LUT6 #(
    .INIT ( 64'hFEFFBABB54551011 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT7810  (
    .I0(_n7172),
    .I1(_n7175),
    .I2(basesoc_sdram_phaseinjector1_status[7]),
    .I3(_n7178),
    .I4(basesoc_sdram_phaseinjector1_status[15]),
    .I5(basesoc_sdram_phaseinjector1_status[23]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT789_8166 )
  );
  LUT5 #(
    .INIT ( 32'hFFFDFFFF ))
  litedramwishbone2native_state_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_we11_SW0 (
    .I0(litedramwishbone2native_state_FSM_FFd3_2083),
    .I1(\picorv32/mem_addr [12]),
    .I2(basesoc_sdram_bankmachine0_cmd_buffer_valid_n_1212),
    .I3(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[3]),
    .I4(\picorv32/mem_addr [11]),
    .O(N839)
  );
  LUT6 #(
    .INIT ( 64'h0000000200020002 ))
  litedramwishbone2native_state_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_we11 (
    .I0(\n0332<3>1 ),
    .I1(basesoc_sdram_bankmachine3_req_lock),
    .I2(basesoc_sdram_bankmachine2_req_lock),
    .I3(N839),
    .I4(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[3]),
    .I5(\n0417<3>1 ),
    .O(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_we)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT701  (
    .I0(_n7175),
    .I1(basesoc_sdram_phaseinjector1_status[14]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT70 )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT703  (
    .I0(_n7139),
    .I1(basesoc_sdram_phaseinjector0_status[6]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT703_8170 )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT704  (
    .I0(basesoc_sdram_bandwidth_nreads_status[22]),
    .I1(_n7184),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT704_8171 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000020000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT705  (
    .I0(\basesoc_interface_adr[5] ),
    .I1(\basesoc_interface_adr[4] ),
    .I2(\basesoc_interface_adr[3] ),
    .I3(\basesoc_interface_adr[2] ),
    .I4(\basesoc_interface_adr[1] ),
    .I5(\basesoc_interface_adr[0] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT705_8172 )
  );
  LUT6 #(
    .INIT ( 64'h0000AACF0000AAC0 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT706  (
    .I0(basesoc_sdram_bandwidth_nreads_status[14]),
    .I1(basesoc_sdram_bandwidth_nreads_status[6]),
    .I2(_n7190),
    .I3(_n7187),
    .I4(_n7184),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT705_8172 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT706_8173 )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT321  (
    .I0(_n7142),
    .I1(basesoc_sdram_phaseinjector1_command_storage_full[2]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT32 )
  );
  LUT6 #(
    .INIT ( 64'hBBBBBB88BBBBB888 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT3215  (
    .I0(basesoc_sdram_phaseinjector1_address_storage_full_10_1568),
    .I1(_n7148),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT323_8180 ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT302 ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT322_8179 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT3213 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT3214_8187 )
  );
  LUT6 #(
    .INIT ( 64'hAAA8A8A822202020 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT3216  (
    .I0(ddrphy_rddata_sr_4_BRB2_9729),
    .I1(basesoc_csrbankarray_interface3_bank_bus_dat_r_2_BRB1_9943),
    .I2(basesoc_csrbankarray_interface3_bank_bus_dat_r_2_BRB2_9944),
    .I3(basesoc_csrbankarray_interface3_bank_bus_dat_r_2_BRB3_9945),
    .I4(basesoc_csrbankarray_interface3_bank_bus_dat_r_2_BRB4_9946),
    .I5(basesoc_csrbankarray_interface3_bank_bus_dat_r_2_BRB5_9947),
    .O(basesoc_csrbankarray_interface3_bank_bus_dat_r[2])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT421  (
    .I0(_n7142),
    .I1(basesoc_sdram_phaseinjector1_command_storage_full[3]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT42 )
  );
  LUT6 #(
    .INIT ( 64'hBBBBBB88BBBBB888 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT4215  (
    .I0(basesoc_sdram_phaseinjector1_address_storage_full_11_1567),
    .I1(_n7148),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT423_8191 ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT302 ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT422_8190 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT4213 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT4214_8198 )
  );
  LUT6 #(
    .INIT ( 64'hAAA8A8A822202020 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT4216  (
    .I0(ddrphy_rddata_sr_4_BRB2_9729),
    .I1(basesoc_csrbankarray_interface3_bank_bus_dat_r_2_BRB1_9943),
    .I2(basesoc_csrbankarray_interface3_bank_bus_dat_r_3_BRB2_9948),
    .I3(basesoc_csrbankarray_interface3_bank_bus_dat_r_2_BRB3_9945),
    .I4(basesoc_csrbankarray_interface3_bank_bus_dat_r_3_BRB4_9949),
    .I5(basesoc_csrbankarray_interface3_bank_bus_dat_r_3_BRB5_9950),
    .O(basesoc_csrbankarray_interface3_bank_bus_dat_r[3])
  );
  LUT6 #(
    .INIT ( 64'h02A252F207A757F7 ))
  Mmux_array_muxed191_SW0 (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd2_BRB1_9957),
    .I1(basesoc_sdram_bankmachine1_twtpcon_count_0_BRB2_9757),
    .I2(new_master_rdata_valid0_BRB12_10252),
    .I3(basesoc_sdram_bankmachine3_twtpcon_count_0_BRB2_9767),
    .I4(basesoc_sdram_bankmachine2_twtpcon_count_0_BRB2_9762),
    .I5(basesoc_sdram_bankmachine0_twtpcon_count_0_BRB2_9752),
    .O(N2108)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[1]_mux_1344_OUT7_SW0  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(basesoc_uart_phy_storage_full_30_1839),
    .I2(basesoc_uart_phy_storage_full_22_1583),
    .O(N847)
  );
  LUT6 #(
    .INIT ( 64'hA2AAA22280888000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[1]_mux_1344_OUT7  (
    .I0(basesoc_csrbankarray_csrbank7_sel),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_uart_phy_storage_full[6]),
    .I3(\basesoc_interface_adr[0] ),
    .I4(basesoc_uart_phy_storage_full_14_1587),
    .I5(N847),
    .O(\GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[1]_mux_1344_OUT<6> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[1]_mux_1344_OUT6_SW0  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(basesoc_uart_phy_storage_full_29_1840),
    .I2(basesoc_uart_phy_storage_full_21_1584),
    .O(N849)
  );
  LUT6 #(
    .INIT ( 64'hA2AAA22280888000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[1]_mux_1344_OUT6  (
    .I0(basesoc_csrbankarray_csrbank7_sel),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_uart_phy_storage_full[5]),
    .I3(\basesoc_interface_adr[0] ),
    .I4(basesoc_uart_phy_storage_full_13_1588),
    .I5(N849),
    .O(\GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[1]_mux_1344_OUT<5> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[1]_mux_1344_OUT5_SW0  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(basesoc_uart_phy_storage_full_28_1841),
    .I2(basesoc_uart_phy_storage_full_20_1585),
    .O(N851)
  );
  LUT6 #(
    .INIT ( 64'hA2AAA22280888000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[1]_mux_1344_OUT5  (
    .I0(basesoc_csrbankarray_csrbank7_sel),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_uart_phy_storage_full[4]),
    .I3(\basesoc_interface_adr[0] ),
    .I4(basesoc_uart_phy_storage_full_12_1612),
    .I5(N851),
    .O(\GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[1]_mux_1344_OUT<4> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[1]_mux_1344_OUT4_SW0  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(basesoc_uart_phy_storage_full_27_1842),
    .I2(basesoc_uart_phy_storage_full_19_1608),
    .O(N853)
  );
  LUT6 #(
    .INIT ( 64'hA2AAA22280888000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[1]_mux_1344_OUT4  (
    .I0(basesoc_csrbankarray_csrbank7_sel),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_uart_phy_storage_full[3]),
    .I3(\basesoc_interface_adr[0] ),
    .I4(basesoc_uart_phy_storage_full_11_1613),
    .I5(N853),
    .O(\GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[1]_mux_1344_OUT<3> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[1]_mux_1344_OUT3_SW0  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(basesoc_uart_phy_storage_full_26_1843),
    .I2(basesoc_uart_phy_storage_full_18_1609),
    .O(N855)
  );
  LUT6 #(
    .INIT ( 64'hA2AAA22280888000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[1]_mux_1344_OUT3  (
    .I0(basesoc_csrbankarray_csrbank7_sel),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_uart_phy_storage_full[2]),
    .I3(\basesoc_interface_adr[0] ),
    .I4(basesoc_uart_phy_storage_full_10_1589),
    .I5(N855),
    .O(\GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[1]_mux_1344_OUT<2> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[1]_mux_1344_OUT2_SW0  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(basesoc_uart_phy_storage_full_25_1844),
    .I2(basesoc_uart_phy_storage_full_17_1610),
    .O(N857)
  );
  LUT6 #(
    .INIT ( 64'hA2AAA22280888000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[1]_mux_1344_OUT2  (
    .I0(basesoc_csrbankarray_csrbank7_sel),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_uart_phy_storage_full[1]),
    .I3(\basesoc_interface_adr[0] ),
    .I4(basesoc_uart_phy_storage_full_9_1590),
    .I5(N857),
    .O(\GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[1]_mux_1344_OUT<1> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[1]_mux_1344_OUT1_SW0  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(basesoc_uart_phy_storage_full_24_1845),
    .I2(basesoc_uart_phy_storage_full_16_1611),
    .O(N859)
  );
  LUT6 #(
    .INIT ( 64'hA2AAA22280888000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[1]_mux_1344_OUT1  (
    .I0(basesoc_csrbankarray_csrbank7_sel),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_uart_phy_storage_full[0]),
    .I3(\basesoc_interface_adr[0] ),
    .I4(basesoc_uart_phy_storage_full_8_1614),
    .I5(N859),
    .O(\GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[1]_mux_1344_OUT<0> )
  );
  LUT5 #(
    .INIT ( 32'hEC64A820 ))
  roundrobin0_grant_roundrobin3_grant_OR_335_o2 (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd2_BRB1_9957),
    .I1(new_master_rdata_valid0_BRB12_10252),
    .I2(new_master_rdata_valid0_BRB13_10253),
    .I3(new_master_rdata_valid0_BRB14_10254),
    .I4(new_master_rdata_valid0_BRB15_10255),
    .O(N2099)
  );
  LUT6 #(
    .INIT ( 64'hB931FD75A820EC64 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[2]_mux_1321_OUT101  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(xilinxmultiregimpl1_regs1[4]),
    .I3(eventsourceprocess4_pending_1630),
    .I4(waittimer4_done),
    .I5(leds_storage_full[4]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[2]_mux_1321_OUT10 )
  );
  LUT6 #(
    .INIT ( 64'h222A222200080000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[2]_mux_1321_OUT102  (
    .I0(basesoc_csrbankarray_csrbank0_sel),
    .I1(\basesoc_interface_adr[2] ),
    .I2(\basesoc_interface_adr[1] ),
    .I3(\basesoc_interface_adr[0] ),
    .I4(eventmanager_storage_full[4]),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[2]_mux_1321_OUT10 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[2]_mux_1321_OUT<4> )
  );
  LUT6 #(
    .INIT ( 64'hB931FD75A820EC64 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[2]_mux_1321_OUT21  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(xilinxmultiregimpl1_regs1[0]),
    .I3(eventsourceprocess0_pending_1626),
    .I4(waittimer0_done),
    .I5(leds_storage_full[0]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[2]_mux_1321_OUT2 )
  );
  LUT6 #(
    .INIT ( 64'h222A222200080000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[2]_mux_1321_OUT22  (
    .I0(basesoc_csrbankarray_csrbank0_sel),
    .I1(\basesoc_interface_adr[2] ),
    .I2(\basesoc_interface_adr[1] ),
    .I3(\basesoc_interface_adr[0] ),
    .I4(eventmanager_storage_full[0]),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[2]_mux_1321_OUT2 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[2]_mux_1321_OUT<0> )
  );
  LUT6 #(
    .INIT ( 64'hB931FD75A820EC64 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[2]_mux_1321_OUT41  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(xilinxmultiregimpl1_regs1[1]),
    .I3(eventsourceprocess1_pending_1627),
    .I4(waittimer1_done),
    .I5(leds_storage_full[1]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[2]_mux_1321_OUT4 )
  );
  LUT6 #(
    .INIT ( 64'h222A222200080000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[2]_mux_1321_OUT42  (
    .I0(basesoc_csrbankarray_csrbank0_sel),
    .I1(\basesoc_interface_adr[2] ),
    .I2(\basesoc_interface_adr[1] ),
    .I3(\basesoc_interface_adr[0] ),
    .I4(eventmanager_storage_full[1]),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[2]_mux_1321_OUT4 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[2]_mux_1321_OUT<1> )
  );
  LUT6 #(
    .INIT ( 64'hB931FD75A820EC64 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[2]_mux_1321_OUT61  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(xilinxmultiregimpl1_regs1[2]),
    .I3(eventsourceprocess2_pending_1628),
    .I4(waittimer2_done),
    .I5(leds_storage_full[2]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[2]_mux_1321_OUT6 )
  );
  LUT6 #(
    .INIT ( 64'h222A222200080000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[2]_mux_1321_OUT62  (
    .I0(basesoc_csrbankarray_csrbank0_sel),
    .I1(\basesoc_interface_adr[2] ),
    .I2(\basesoc_interface_adr[1] ),
    .I3(\basesoc_interface_adr[0] ),
    .I4(eventmanager_storage_full[2]),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[2]_mux_1321_OUT6 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[2]_mux_1321_OUT<2> )
  );
  LUT6 #(
    .INIT ( 64'hB931FD75A820EC64 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[2]_mux_1321_OUT81  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(xilinxmultiregimpl1_regs1[3]),
    .I3(eventsourceprocess3_pending_1629),
    .I4(waittimer3_done),
    .I5(leds_storage_full[3]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[2]_mux_1321_OUT8 )
  );
  LUT6 #(
    .INIT ( 64'h222A222200080000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[2]_mux_1321_OUT82  (
    .I0(basesoc_csrbankarray_csrbank0_sel),
    .I1(\basesoc_interface_adr[2] ),
    .I2(\basesoc_interface_adr[1] ),
    .I3(\basesoc_interface_adr[0] ),
    .I4(eventmanager_storage_full[3]),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[2]_mux_1321_OUT8 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[2]_mux_1321_OUT<3> )
  );
  LUT5 #(
    .INIT ( 32'hD9C85140 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[2]_mux_1341_OUT41  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(basesoc_uart_rx_pending_1622),
    .I3(memdat_3[1]),
    .I4(basesoc_uart_eventmanager_storage_full[1]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[2]_mux_1341_OUT4 )
  );
  LUT6 #(
    .INIT ( 64'h222A222200080000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[2]_mux_1341_OUT42  (
    .I0(basesoc_csrbankarray_csrbank6_sel),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_uart_rx_fifo_readable_1624),
    .I3(\basesoc_interface_adr[2] ),
    .I4(\basesoc_interface_adr[0] ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[2]_mux_1341_OUT4 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[2]_mux_1341_OUT<1> )
  );
  LUT6 #(
    .INIT ( 64'h9BDF8ACE13570246 ))
  Mmux_rhs_array_muxed61 (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd1_960),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd2_961),
    .I2(\basesoc_sdram_choose_req_grant_FSM_FFd2-In3 ),
    .I3(\basesoc_sdram_choose_req_grant_FSM_FFd1-In31 ),
    .I4(N863),
    .I5(\basesoc_sdram_choose_req_grant_FSM_FFd2-In41_3867 ),
    .O(rhs_array_muxed6)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFEAFFEAFFEA ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT41  (
    .I0(_n71451_FRB_2353),
    .I1(_n7109),
    .I2(dna_status[35]),
    .I3(_n71272),
    .I4(_n7106),
    .I5(dna_status[43]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT4 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT42  (
    .I0(_n7121),
    .I1(dna_status[3]),
    .I2(_n7103),
    .I3(dna_status[51]),
    .I4(_n7112),
    .I5(dna_status[27]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT41_8215 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFEA ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT43  (
    .I0(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT4 ),
    .I1(_n7118),
    .I2(dna_status[11]),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT41_8215 ),
    .I4(_n7157),
    .I5(_n7133),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT42_8216 )
  );
  LUT6 #(
    .INIT ( 64'h0200000000000000 ))
  \multiplexer_state_FSM_FFd2-In1  (
    .I0(basesoc_sdram_bankmachine0_twtpcon_ready_1634),
    .I1(multiplexer_state_FSM_FFd2),
    .I2(bankmachine0_state_FSM_FFd2_947),
    .I3(basesoc_sdram_bankmachine1_twtpcon_ready_1636),
    .I4(basesoc_sdram_bankmachine2_twtpcon_ready_1638),
    .I5(basesoc_sdram_bankmachine3_twtpcon_ready_1640),
    .O(\multiplexer_state_FSM_FFd2-In1_8217 )
  );
  LUT6 #(
    .INIT ( 64'h0800000000000000 ))
  \multiplexer_state_FSM_FFd2-In2  (
    .I0(_n4215),
    .I1(bankmachine0_state_FSM_FFd1_946),
    .I2(bankmachine0_state_FSM_FFd3_948),
    .I3(_n4254),
    .I4(\multiplexer_state_FSM_FFd2-In1_8217 ),
    .I5(_n4529),
    .O(\multiplexer_state_FSM_FFd2-In2_8218 )
  );
  LUT5 #(
    .INIT ( 32'hFFFF7FFF ))
  \multiplexer_state_FSM_FFd1-In1_SW0  (
    .I0(basesoc_sdram_bankmachine3_twtpcon_ready_1640),
    .I1(basesoc_sdram_bankmachine0_twtpcon_ready_1634),
    .I2(basesoc_sdram_bankmachine2_twtpcon_ready_1638),
    .I3(basesoc_sdram_bankmachine1_twtpcon_ready_1636),
    .I4(bankmachine0_state_FSM_FFd3_948),
    .O(N865)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFF7FFFFFFFFF ))
  \multiplexer_state_FSM_FFd1-In1  (
    .I0(_n4529),
    .I1(_n4215),
    .I2(_n4254),
    .I3(N865),
    .I4(bankmachine0_state_FSM_FFd2_947),
    .I5(bankmachine0_state_FSM_FFd1_946),
    .O(\multiplexer_state_FSM_FFd1-In1_2740 )
  );
  LUT6 #(
    .INIT ( 64'hCF23CF20FF23FF20 ))
  \bankmachine0_state_FSM_FFd3-In  (
    .I0(basesoc_sdram_bankmachine0_twtpcon_ready_1634),
    .I1(bankmachine0_state_FSM_FFd1_946),
    .I2(bankmachine0_state_FSM_FFd2_947),
    .I3(bankmachine0_state_FSM_FFd3_948),
    .I4(N867),
    .I5(basesoc_sdram_bankmachine0_cmd_ready),
    .O(\bankmachine0_state_FSM_FFd3-In_3852 )
  );
  LUT6 #(
    .INIT ( 64'hCF23CF20FF23FF20 ))
  \bankmachine1_state_FSM_FFd3-In  (
    .I0(basesoc_sdram_bankmachine1_twtpcon_ready_1636),
    .I1(bankmachine1_state_FSM_FFd1_949),
    .I2(bankmachine1_state_FSM_FFd2_950),
    .I3(bankmachine1_state_FSM_FFd3_951),
    .I4(N869),
    .I5(basesoc_sdram_bankmachine1_cmd_ready),
    .O(\bankmachine1_state_FSM_FFd3-In_3858 )
  );
  LUT6 #(
    .INIT ( 64'hCF23CF20FF23FF20 ))
  \bankmachine2_state_FSM_FFd3-In  (
    .I0(basesoc_sdram_bankmachine2_twtpcon_ready_1638),
    .I1(bankmachine2_state_FSM_FFd1_952),
    .I2(bankmachine2_state_FSM_FFd2_953),
    .I3(bankmachine2_state_FSM_FFd3_954),
    .I4(N871),
    .I5(basesoc_sdram_bankmachine2_cmd_ready),
    .O(\bankmachine2_state_FSM_FFd3-In_3861 )
  );
  LUT6 #(
    .INIT ( 64'hAF45AF40FF45FF40 ))
  \bankmachine3_state_FSM_FFd3-In  (
    .I0(bankmachine3_state_FSM_FFd1_955),
    .I1(basesoc_sdram_bankmachine3_twtpcon_ready_1640),
    .I2(bankmachine3_state_FSM_FFd2_956),
    .I3(bankmachine3_state_FSM_FFd3_957),
    .I4(N873),
    .I5(basesoc_sdram_bankmachine3_cmd_ready),
    .O(\bankmachine3_state_FSM_FFd3-In_3855 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAAAAAAAAAA8 ))
  \multiplexer_state_FSM_FFd1-In_SW0  (
    .I0(basesoc_sdram_read_available_2670),
    .I1(basesoc_sdram_time0[4]),
    .I2(basesoc_sdram_time0[0]),
    .I3(basesoc_sdram_time0[3]),
    .I4(basesoc_sdram_time0[2]),
    .I5(basesoc_sdram_time0[1]),
    .O(N875)
  );
  LUT6 #(
    .INIT ( 64'h4C4C4C4C4D4C4C4C ))
  \multiplexer_state_FSM_FFd1-In  (
    .I0(multiplexer_state_FSM_FFd1_BRB0_9794),
    .I1(multiplexer_state_FSM_FFd1_BRB1_9795),
    .I2(multiplexer_state_FSM_FFd1_BRB2_9796),
    .I3(multiplexer_state_FSM_FFd1_BRB3_9797),
    .I4(multiplexer_state_FSM_FFd1_BRB4_9798),
    .I5(multiplexer_state_FSM_FFd1_BRB5_9799),
    .O(multiplexer_state_FSM_FFd1)
  );
  LUT6 #(
    .INIT ( 64'hF0F0FF00CCCCAAAA ))
  basesoc_done51 (
    .I0(N655),
    .I1(N719),
    .I2(N591),
    .I3(N527),
    .I4(inst_LPM_FF_1_3696),
    .I5(\basesoc_interface_adr[0] ),
    .O(basesoc_done5)
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  basesoc_done52 (
    .I0(basesoc_bus_wishbone_dat_r[0]),
    .I1(basesoc_slave_sel_r[1]),
    .I2(basesoc_slave_sel_r[2]),
    .I3(spiflash_sr[0]),
    .O(basesoc_done51_8230)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFEFAFCF0 ))
  basesoc_done53 (
    .I0(basesoc_slave_sel_r[0]),
    .I1(basesoc_slave_sel_r[3]),
    .I2(basesoc_done51_8230),
    .I3(basesoc_done5),
    .I4(basesoc_sram_bus_dat_r[0]),
    .I5(basesoc_done),
    .O(basesoc_done_mmx_out13)
  );
  LUT6 #(
    .INIT ( 64'hF0F0FF00CCCCAAAA ))
  basesoc_done191 (
    .I0(N656),
    .I1(N720),
    .I2(N592),
    .I3(N528),
    .I4(inst_LPM_FF_1_3696),
    .I5(\basesoc_interface_adr[0] ),
    .O(basesoc_done19)
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  basesoc_done192 (
    .I0(basesoc_bus_wishbone_dat_r[1]),
    .I1(basesoc_slave_sel_r[1]),
    .I2(basesoc_slave_sel_r[2]),
    .I3(spiflash_sr[1]),
    .O(basesoc_done191_8232)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFEFAFCF0 ))
  basesoc_done193 (
    .I0(basesoc_slave_sel_r[0]),
    .I1(basesoc_slave_sel_r[3]),
    .I2(basesoc_done191_8232),
    .I3(basesoc_done19),
    .I4(basesoc_sram_bus_dat_r[1]),
    .I5(basesoc_done),
    .O(basesoc_done_mmx_out26)
  );
  LUT6 #(
    .INIT ( 64'hF0F0FF00CCCCAAAA ))
  basesoc_done271 (
    .I0(N657),
    .I1(N721),
    .I2(N593),
    .I3(N529),
    .I4(inst_LPM_FF_1_3696),
    .I5(\basesoc_interface_adr[0] ),
    .O(basesoc_done27_8233)
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  basesoc_done272 (
    .I0(basesoc_bus_wishbone_dat_r[2]),
    .I1(basesoc_slave_sel_r[1]),
    .I2(basesoc_slave_sel_r[2]),
    .I3(spiflash_sr[2]),
    .O(basesoc_done271_8234)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFEFAFCF0 ))
  basesoc_done273 (
    .I0(basesoc_slave_sel_r[0]),
    .I1(basesoc_slave_sel_r[3]),
    .I2(basesoc_done271_8234),
    .I3(basesoc_done27_8233),
    .I4(basesoc_sram_bus_dat_r[2]),
    .I5(basesoc_done),
    .O(basesoc_done_mmx_out5)
  );
  LUT6 #(
    .INIT ( 64'hF0F0FF00CCCCAAAA ))
  basesoc_done311 (
    .I0(N658),
    .I1(N722),
    .I2(N594),
    .I3(N530),
    .I4(inst_LPM_FF_1_3696),
    .I5(\basesoc_interface_adr[0] ),
    .O(basesoc_done31_8235)
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  basesoc_done312 (
    .I0(basesoc_bus_wishbone_dat_r[3]),
    .I1(basesoc_slave_sel_r[1]),
    .I2(basesoc_slave_sel_r[2]),
    .I3(spiflash_sr[3]),
    .O(basesoc_done311_8236)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFEFAFCF0 ))
  basesoc_done313 (
    .I0(basesoc_slave_sel_r[0]),
    .I1(basesoc_slave_sel_r[3]),
    .I2(basesoc_done311_8236),
    .I3(basesoc_done31_8235),
    .I4(basesoc_sram_bus_dat_r[3]),
    .I5(basesoc_done),
    .O(basesoc_done_mmx_out9)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  basesoc_done91 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(inst_LPM_FF_1_3696),
    .I2(N537),
    .I3(N601),
    .I4(N729),
    .I5(N665),
    .O(basesoc_done9)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  basesoc_done92 (
    .I0(basesoc_slave_sel_r[2]),
    .I1(spiflash_sr[10]),
    .O(basesoc_done91_8238)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFEAFFEAFFEA ))
  basesoc_done93 (
    .I0(basesoc_done),
    .I1(basesoc_slave_sel_r[3]),
    .I2(basesoc_done9),
    .I3(basesoc_done91_8238),
    .I4(basesoc_slave_sel_r[0]),
    .I5(basesoc_sram_bus_dat_r[10]),
    .O(basesoc_done_mmx_out17)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  basesoc_done101 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(inst_LPM_FF_1_3696),
    .I2(N538),
    .I3(N602),
    .I4(N730),
    .I5(N666),
    .O(basesoc_done10)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  basesoc_done102 (
    .I0(basesoc_slave_sel_r[2]),
    .I1(spiflash_sr[11]),
    .O(basesoc_done101_8240)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFEAFFEAFFEA ))
  basesoc_done103 (
    .I0(basesoc_done),
    .I1(basesoc_slave_sel_r[3]),
    .I2(basesoc_done10),
    .I3(basesoc_done101_8240),
    .I4(basesoc_slave_sel_r[0]),
    .I5(basesoc_sram_bus_dat_r[11]),
    .O(basesoc_done_mmx_out18)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  basesoc_done111 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(inst_LPM_FF_1_3696),
    .I2(N539),
    .I3(N603),
    .I4(N731),
    .I5(N667),
    .O(basesoc_done11_8241)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  basesoc_done112 (
    .I0(basesoc_slave_sel_r[2]),
    .I1(spiflash_sr[12]),
    .O(basesoc_done111_8242)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFEAFFEAFFEA ))
  basesoc_done113 (
    .I0(basesoc_done),
    .I1(basesoc_slave_sel_r[3]),
    .I2(basesoc_done11_8241),
    .I3(basesoc_done111_8242),
    .I4(basesoc_slave_sel_r[0]),
    .I5(basesoc_sram_bus_dat_r[12]),
    .O(basesoc_done_mmx_out19)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  basesoc_done131 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(inst_LPM_FF_1_3696),
    .I2(N540),
    .I3(N604),
    .I4(N732),
    .I5(N668),
    .O(basesoc_done13_8243)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  basesoc_done132 (
    .I0(basesoc_slave_sel_r[2]),
    .I1(spiflash_sr[13]),
    .O(basesoc_done131_8244)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFEAFFEAFFEA ))
  basesoc_done133 (
    .I0(basesoc_done),
    .I1(basesoc_slave_sel_r[3]),
    .I2(basesoc_done13_8243),
    .I3(basesoc_done131_8244),
    .I4(basesoc_slave_sel_r[0]),
    .I5(basesoc_sram_bus_dat_r[13]),
    .O(basesoc_done_mmx_out20)
  );
  LUT6 #(
    .INIT ( 64'hF0F0FF00CCCCAAAA ))
  basesoc_done27 (
    .I0(N659),
    .I1(N723),
    .I2(N595),
    .I3(N531),
    .I4(inst_LPM_FF_1_3696),
    .I5(\basesoc_interface_adr[0] ),
    .O(basesoc_done2)
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  basesoc_done210 (
    .I0(basesoc_bus_wishbone_dat_r[4]),
    .I1(basesoc_slave_sel_r[1]),
    .I2(basesoc_slave_sel_r[2]),
    .I3(spiflash_sr[4]),
    .O(basesoc_done21)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFEFAFCF0 ))
  basesoc_done211 (
    .I0(basesoc_slave_sel_r[0]),
    .I1(basesoc_slave_sel_r[3]),
    .I2(basesoc_done21),
    .I3(basesoc_done2),
    .I4(basesoc_sram_bus_dat_r[4]),
    .I5(basesoc_done),
    .O(basesoc_done_mmx_out10)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  basesoc_done201 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(inst_LPM_FF_1_3696),
    .I2(N546),
    .I3(N610),
    .I4(N738),
    .I5(N674),
    .O(basesoc_done20)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  basesoc_done202 (
    .I0(basesoc_slave_sel_r[2]),
    .I1(spiflash_sr[19]),
    .O(basesoc_done201_8248)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFEFAFCF0 ))
  basesoc_done203 (
    .I0(basesoc_slave_sel_r[0]),
    .I1(basesoc_slave_sel_r[3]),
    .I2(basesoc_done201_8248),
    .I3(basesoc_done20),
    .I4(basesoc_sram_bus_dat_r[19]),
    .I5(basesoc_done),
    .O(basesoc_done_mmx_out27)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  basesoc_done212 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(inst_LPM_FF_1_3696),
    .I2(N547),
    .I3(N611),
    .I4(N739),
    .I5(N675),
    .O(basesoc_done211_8249)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  basesoc_done213 (
    .I0(basesoc_slave_sel_r[2]),
    .I1(spiflash_sr[20]),
    .O(basesoc_done212_8250)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFEAFFEAFFEA ))
  basesoc_done214 (
    .I0(basesoc_done),
    .I1(basesoc_slave_sel_r[3]),
    .I2(basesoc_done211_8249),
    .I3(basesoc_done212_8250),
    .I4(basesoc_slave_sel_r[0]),
    .I5(basesoc_sram_bus_dat_r[20]),
    .O(basesoc_done_mmx_out28)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  basesoc_done221 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(inst_LPM_FF_1_3696),
    .I2(N548),
    .I3(N612),
    .I4(N740),
    .I5(N676),
    .O(basesoc_done22)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  basesoc_done222 (
    .I0(basesoc_slave_sel_r[2]),
    .I1(spiflash_sr[21]),
    .O(basesoc_done221_8252)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFEAFFEAFFEA ))
  basesoc_done223 (
    .I0(basesoc_done),
    .I1(basesoc_slave_sel_r[3]),
    .I2(basesoc_done22),
    .I3(basesoc_done221_8252),
    .I4(basesoc_slave_sel_r[0]),
    .I5(basesoc_sram_bus_dat_r[21]),
    .O(basesoc_done_mmx_out29)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  basesoc_done241 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(inst_LPM_FF_1_3696),
    .I2(N549),
    .I3(N613),
    .I4(N741),
    .I5(N677),
    .O(basesoc_done24)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  basesoc_done242 (
    .I0(basesoc_slave_sel_r[2]),
    .I1(spiflash_sr[22]),
    .O(basesoc_done241_8254)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFEAFFEAFFEA ))
  basesoc_done243 (
    .I0(basesoc_done),
    .I1(basesoc_slave_sel_r[3]),
    .I2(basesoc_done24),
    .I3(basesoc_done241_8254),
    .I4(basesoc_slave_sel_r[0]),
    .I5(basesoc_sram_bus_dat_r[22]),
    .O(basesoc_done_mmx_out30)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  basesoc_done141 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(inst_LPM_FF_1_3696),
    .I2(N541),
    .I3(N605),
    .I4(N733),
    .I5(N669),
    .O(basesoc_done14_8255)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  basesoc_done142 (
    .I0(basesoc_slave_sel_r[2]),
    .I1(spiflash_sr[14]),
    .O(basesoc_done141_8256)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFEAFFEAFFEA ))
  basesoc_done143 (
    .I0(basesoc_done),
    .I1(basesoc_slave_sel_r[3]),
    .I2(basesoc_done14_8255),
    .I3(basesoc_done141_8256),
    .I4(basesoc_slave_sel_r[0]),
    .I5(basesoc_sram_bus_dat_r[14]),
    .O(basesoc_done_mmx_out21)
  );
  LUT6 #(
    .INIT ( 64'hF0F0FF00CCCCAAAA ))
  basesoc_done251 (
    .I0(N678),
    .I1(N742),
    .I2(N614),
    .I3(N550),
    .I4(inst_LPM_FF_1_3696),
    .I5(\basesoc_interface_adr[0] ),
    .O(basesoc_done25)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  basesoc_done252 (
    .I0(basesoc_slave_sel_r[2]),
    .I1(spiflash_sr[23]),
    .O(basesoc_done251_8258)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFEFAFCF0 ))
  basesoc_done253 (
    .I0(basesoc_slave_sel_r[0]),
    .I1(basesoc_slave_sel_r[3]),
    .I2(basesoc_done251_8258),
    .I3(basesoc_done25),
    .I4(basesoc_sram_bus_dat_r[23]),
    .I5(basesoc_done),
    .O(basesoc_done_mmx_out31)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  basesoc_done34 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(inst_LPM_FF_1_3696),
    .I2(N551),
    .I3(N615),
    .I4(N743),
    .I5(N679),
    .O(basesoc_done1)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  basesoc_done35 (
    .I0(basesoc_slave_sel_r[2]),
    .I1(spiflash_sr[24]),
    .O(basesoc_done3)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFEAFFEAFFEA ))
  basesoc_done36 (
    .I0(basesoc_done),
    .I1(basesoc_slave_sel_r[3]),
    .I2(basesoc_done1),
    .I3(basesoc_done3),
    .I4(basesoc_slave_sel_r[0]),
    .I5(basesoc_sram_bus_dat_r[24]),
    .O(basesoc_done_mmx_out)
  );
  LUT6 #(
    .INIT ( 64'hF0F0FF00CCCCAAAA ))
  basesoc_done11 (
    .I0(N680),
    .I1(N744),
    .I2(N616),
    .I3(N552),
    .I4(inst_LPM_FF_1_3696),
    .I5(\basesoc_interface_adr[0] ),
    .O(basesoc_done12)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  basesoc_done13 (
    .I0(basesoc_slave_sel_r[2]),
    .I1(spiflash_sr[25]),
    .O(basesoc_done15)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFEFAFCF0 ))
  basesoc_done14 (
    .I0(basesoc_slave_sel_r[0]),
    .I1(basesoc_slave_sel_r[3]),
    .I2(basesoc_done15),
    .I3(basesoc_done12),
    .I4(basesoc_sram_bus_dat_r[25]),
    .I5(basesoc_done),
    .O(basesoc_done_mmx_out1)
  );
  LUT6 #(
    .INIT ( 64'hF0F0FF00CCCCAAAA ))
  basesoc_done121 (
    .I0(N681),
    .I1(N745),
    .I2(N617),
    .I3(N553),
    .I4(inst_LPM_FF_1_3696),
    .I5(\basesoc_interface_adr[0] ),
    .O(basesoc_done121_8263)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  basesoc_done122 (
    .I0(basesoc_slave_sel_r[2]),
    .I1(spiflash_sr[26]),
    .O(basesoc_done122_8264)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFEFAFCF0 ))
  basesoc_done123 (
    .I0(basesoc_slave_sel_r[0]),
    .I1(basesoc_slave_sel_r[3]),
    .I2(basesoc_done122_8264),
    .I3(basesoc_done121_8263),
    .I4(basesoc_sram_bus_dat_r[26]),
    .I5(basesoc_done),
    .O(basesoc_done_mmx_out2)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  basesoc_done231 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(inst_LPM_FF_1_3696),
    .I2(N554),
    .I3(N618),
    .I4(N746),
    .I5(N682),
    .O(basesoc_done23)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  basesoc_done232 (
    .I0(basesoc_slave_sel_r[2]),
    .I1(spiflash_sr[27]),
    .O(basesoc_done231_8266)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFEFAFCF0 ))
  basesoc_done233 (
    .I0(basesoc_slave_sel_r[0]),
    .I1(basesoc_slave_sel_r[3]),
    .I2(basesoc_done231_8266),
    .I3(basesoc_done23),
    .I4(basesoc_sram_bus_dat_r[27]),
    .I5(basesoc_done),
    .O(basesoc_done_mmx_out3)
  );
  LUT6 #(
    .INIT ( 64'hF0F0FF00CCCCAAAA ))
  basesoc_done31 (
    .I0(N660),
    .I1(N724),
    .I2(N596),
    .I3(N532),
    .I4(inst_LPM_FF_1_3696),
    .I5(\basesoc_interface_adr[0] ),
    .O(basesoc_done32_8267)
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  basesoc_done32 (
    .I0(basesoc_bus_wishbone_dat_r[5]),
    .I1(basesoc_slave_sel_r[1]),
    .I2(basesoc_slave_sel_r[2]),
    .I3(spiflash_sr[5]),
    .O(basesoc_done33_8268)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFEFAFCF0 ))
  basesoc_done33 (
    .I0(basesoc_slave_sel_r[0]),
    .I1(basesoc_slave_sel_r[3]),
    .I2(basesoc_done33_8268),
    .I3(basesoc_done32_8267),
    .I4(basesoc_sram_bus_dat_r[5]),
    .I5(basesoc_done),
    .O(basesoc_done_mmx_out11)
  );
  LUT6 #(
    .INIT ( 64'hF0F0FF00CCCCAAAA ))
  basesoc_done261 (
    .I0(N683),
    .I1(N747),
    .I2(N619),
    .I3(N555),
    .I4(inst_LPM_FF_1_3696),
    .I5(\basesoc_interface_adr[0] ),
    .O(basesoc_done26)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  basesoc_done262 (
    .I0(basesoc_slave_sel_r[2]),
    .I1(spiflash_sr[28]),
    .O(basesoc_done261_8270)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFEFAFCF0 ))
  basesoc_done263 (
    .I0(basesoc_slave_sel_r[0]),
    .I1(basesoc_slave_sel_r[3]),
    .I2(basesoc_done261_8270),
    .I3(basesoc_done26),
    .I4(basesoc_sram_bus_dat_r[28]),
    .I5(basesoc_done),
    .O(basesoc_done_mmx_out4)
  );
  LUT6 #(
    .INIT ( 64'hF0F0FF00CCCCAAAA ))
  basesoc_done281 (
    .I0(N684),
    .I1(N748),
    .I2(N620),
    .I3(N556),
    .I4(inst_LPM_FF_1_3696),
    .I5(\basesoc_interface_adr[0] ),
    .O(basesoc_done28)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  basesoc_done282 (
    .I0(basesoc_slave_sel_r[2]),
    .I1(spiflash_sr[29]),
    .O(basesoc_done281_8272)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFEFAFCF0 ))
  basesoc_done283 (
    .I0(basesoc_slave_sel_r[0]),
    .I1(basesoc_slave_sel_r[3]),
    .I2(basesoc_done281_8272),
    .I3(basesoc_done28),
    .I4(basesoc_sram_bus_dat_r[29]),
    .I5(basesoc_done),
    .O(basesoc_done_mmx_out6)
  );
  LUT6 #(
    .INIT ( 64'hF0F0FF00CCCCAAAA ))
  basesoc_done291 (
    .I0(N685),
    .I1(N749),
    .I2(N621),
    .I3(N557),
    .I4(inst_LPM_FF_1_3696),
    .I5(\basesoc_interface_adr[0] ),
    .O(basesoc_done29)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  basesoc_done292 (
    .I0(basesoc_slave_sel_r[2]),
    .I1(spiflash_sr[30]),
    .O(basesoc_done291_8274)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFEFAFCF0 ))
  basesoc_done293 (
    .I0(basesoc_slave_sel_r[0]),
    .I1(basesoc_slave_sel_r[3]),
    .I2(basesoc_done291_8274),
    .I3(basesoc_done29),
    .I4(basesoc_sram_bus_dat_r[30]),
    .I5(basesoc_done),
    .O(basesoc_done_mmx_out7)
  );
  LUT6 #(
    .INIT ( 64'hF0F0FF00CCCCAAAA ))
  basesoc_done301 (
    .I0(N686),
    .I1(N750),
    .I2(N622),
    .I3(N558),
    .I4(inst_LPM_FF_1_3696),
    .I5(\basesoc_interface_adr[0] ),
    .O(basesoc_done30)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  basesoc_done302 (
    .I0(spiflash_sr[31]),
    .I1(basesoc_slave_sel_r[2]),
    .O(basesoc_done301_8276)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFEFAFCF0 ))
  basesoc_done303 (
    .I0(basesoc_slave_sel_r[0]),
    .I1(basesoc_slave_sel_r[3]),
    .I2(basesoc_done301_8276),
    .I3(basesoc_done30),
    .I4(basesoc_sram_bus_dat_r[31]),
    .I5(basesoc_done),
    .O(basesoc_done_mmx_out8)
  );
  LUT6 #(
    .INIT ( 64'hF0F0FF00CCCCAAAA ))
  basesoc_done151 (
    .I0(N670),
    .I1(N734),
    .I2(N606),
    .I3(N542),
    .I4(inst_LPM_FF_1_3696),
    .I5(\basesoc_interface_adr[0] ),
    .O(basesoc_done151_8277)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  basesoc_done152 (
    .I0(basesoc_slave_sel_r[2]),
    .I1(spiflash_sr[15]),
    .O(basesoc_done152_8278)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFEFAFCF0 ))
  basesoc_done153 (
    .I0(basesoc_slave_sel_r[0]),
    .I1(basesoc_slave_sel_r[3]),
    .I2(basesoc_done152_8278),
    .I3(basesoc_done151_8277),
    .I4(basesoc_sram_bus_dat_r[15]),
    .I5(basesoc_done),
    .O(basesoc_done_mmx_out22)
  );
  LUT6 #(
    .INIT ( 64'hF0F0FF00CCCCAAAA ))
  basesoc_done41 (
    .I0(N661),
    .I1(N725),
    .I2(N597),
    .I3(N533),
    .I4(inst_LPM_FF_1_3696),
    .I5(\basesoc_interface_adr[0] ),
    .O(basesoc_done4)
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  basesoc_done42 (
    .I0(basesoc_bus_wishbone_dat_r[6]),
    .I1(basesoc_slave_sel_r[1]),
    .I2(basesoc_slave_sel_r[2]),
    .I3(spiflash_sr[6]),
    .O(basesoc_done41_8280)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFEFAFCF0 ))
  basesoc_done43 (
    .I0(basesoc_slave_sel_r[0]),
    .I1(basesoc_slave_sel_r[3]),
    .I2(basesoc_done41_8280),
    .I3(basesoc_done4),
    .I4(basesoc_sram_bus_dat_r[6]),
    .I5(basesoc_done),
    .O(basesoc_done_mmx_out12)
  );
  LUT6 #(
    .INIT ( 64'hF0F0FF00CCCCAAAA ))
  basesoc_done61 (
    .I0(N662),
    .I1(N726),
    .I2(N598),
    .I3(N534),
    .I4(inst_LPM_FF_1_3696),
    .I5(\basesoc_interface_adr[0] ),
    .O(basesoc_done6)
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  basesoc_done62 (
    .I0(basesoc_bus_wishbone_dat_r[7]),
    .I1(basesoc_slave_sel_r[1]),
    .I2(basesoc_slave_sel_r[2]),
    .I3(spiflash_sr[7]),
    .O(basesoc_done61_8282)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFEFAFCF0 ))
  basesoc_done63 (
    .I0(basesoc_slave_sel_r[0]),
    .I1(basesoc_slave_sel_r[3]),
    .I2(basesoc_done61_8282),
    .I3(basesoc_done6),
    .I4(basesoc_sram_bus_dat_r[7]),
    .I5(basesoc_done),
    .O(basesoc_done_mmx_out14)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  basesoc_done71 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(inst_LPM_FF_1_3696),
    .I2(N535),
    .I3(N599),
    .I4(N727),
    .I5(N663),
    .O(basesoc_done7)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  basesoc_done72 (
    .I0(basesoc_slave_sel_r[2]),
    .I1(spiflash_sr[8]),
    .O(basesoc_done71_8284)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFEAFFEAFFEA ))
  basesoc_done73 (
    .I0(basesoc_done),
    .I1(basesoc_slave_sel_r[3]),
    .I2(basesoc_done7),
    .I3(basesoc_done71_8284),
    .I4(basesoc_slave_sel_r[0]),
    .I5(basesoc_sram_bus_dat_r[8]),
    .O(basesoc_done_mmx_out15)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  basesoc_done81 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(inst_LPM_FF_1_3696),
    .I2(N536),
    .I3(N600),
    .I4(N728),
    .I5(N664),
    .O(basesoc_done8)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  basesoc_done82 (
    .I0(basesoc_slave_sel_r[2]),
    .I1(spiflash_sr[9]),
    .O(basesoc_done81_8286)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFEAFFEAFFEA ))
  basesoc_done83 (
    .I0(basesoc_done),
    .I1(basesoc_slave_sel_r[3]),
    .I2(basesoc_done8),
    .I3(basesoc_done81_8286),
    .I4(basesoc_slave_sel_r[0]),
    .I5(basesoc_sram_bus_dat_r[9]),
    .O(basesoc_done_mmx_out16)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  basesoc_done161 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(inst_LPM_FF_1_3696),
    .I2(N543),
    .I3(N607),
    .I4(N735),
    .I5(N671),
    .O(basesoc_done16)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  basesoc_done162 (
    .I0(basesoc_slave_sel_r[2]),
    .I1(spiflash_sr[16]),
    .O(basesoc_done161_8288)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFEFAFCF0 ))
  basesoc_done163 (
    .I0(basesoc_slave_sel_r[0]),
    .I1(basesoc_slave_sel_r[3]),
    .I2(basesoc_done161_8288),
    .I3(basesoc_done16),
    .I4(basesoc_sram_bus_dat_r[16]),
    .I5(basesoc_done),
    .O(basesoc_done_mmx_out23)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  basesoc_done171 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(inst_LPM_FF_1_3696),
    .I2(N544),
    .I3(N608),
    .I4(N736),
    .I5(N672),
    .O(basesoc_done17)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  basesoc_done172 (
    .I0(basesoc_slave_sel_r[2]),
    .I1(spiflash_sr[17]),
    .O(basesoc_done171_8290)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFEFAFCF0 ))
  basesoc_done173 (
    .I0(basesoc_slave_sel_r[0]),
    .I1(basesoc_slave_sel_r[3]),
    .I2(basesoc_done171_8290),
    .I3(basesoc_done17),
    .I4(basesoc_sram_bus_dat_r[17]),
    .I5(basesoc_done),
    .O(basesoc_done_mmx_out24)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  basesoc_done181 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(inst_LPM_FF_1_3696),
    .I2(N545),
    .I3(N609),
    .I4(N737),
    .I5(N673),
    .O(basesoc_done18)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  basesoc_done182 (
    .I0(basesoc_slave_sel_r[2]),
    .I1(spiflash_sr[18]),
    .O(basesoc_done181_8292)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFEFAFCF0 ))
  basesoc_done183 (
    .I0(basesoc_slave_sel_r[0]),
    .I1(basesoc_slave_sel_r[3]),
    .I2(basesoc_done181_8292),
    .I3(basesoc_done18),
    .I4(basesoc_sram_bus_dat_r[18]),
    .I5(basesoc_done),
    .O(basesoc_done_mmx_out25)
  );
  LUT6 #(
    .INIT ( 64'h7FFFABBB7FFFEFFF ))
  Mmux_basesoc_sdram_bankmachine3_cmd_valid1 (
    .I0(bankmachine3_state_FSM_FFd1_955),
    .I1(bankmachine3_state_FSM_FFd3_957),
    .I2(basesoc_sdram_bankmachine3_row_hit),
    .I3(N877),
    .I4(bankmachine3_state_FSM_FFd2_956),
    .I5(basesoc_sdram_bankmachine3_twtpcon_ready_1640),
    .O(\bankmachine3_state<2>_mmx_out1 )
  );
  LUT6 #(
    .INIT ( 64'h7FFFABBB7FFFEFFF ))
  Mmux_basesoc_sdram_bankmachine1_cmd_valid1 (
    .I0(bankmachine1_state_FSM_FFd1_949),
    .I1(bankmachine1_state_FSM_FFd3_951),
    .I2(basesoc_sdram_bankmachine1_row_hit),
    .I3(N879),
    .I4(bankmachine1_state_FSM_FFd2_950),
    .I5(basesoc_sdram_bankmachine1_twtpcon_ready_1636),
    .O(\bankmachine1_state<2>_mmx_out1 )
  );
  LUT6 #(
    .INIT ( 64'h7FFFABBB7FFFEFFF ))
  Mmux_basesoc_sdram_bankmachine0_cmd_valid1 (
    .I0(bankmachine0_state_FSM_FFd1_946),
    .I1(bankmachine0_state_FSM_FFd3_948),
    .I2(basesoc_sdram_bankmachine0_row_hit),
    .I3(N881),
    .I4(bankmachine0_state_FSM_FFd2_947),
    .I5(basesoc_sdram_bankmachine0_twtpcon_ready_1634),
    .O(\bankmachine0_state<2>_mmx_out1 )
  );
  LUT6 #(
    .INIT ( 64'h7FFFABBB7FFFEFFF ))
  Mmux_basesoc_sdram_bankmachine2_cmd_valid1 (
    .I0(bankmachine2_state_FSM_FFd1_952),
    .I1(bankmachine2_state_FSM_FFd3_954),
    .I2(basesoc_sdram_bankmachine2_row_hit),
    .I3(N883),
    .I4(bankmachine2_state_FSM_FFd2_953),
    .I5(basesoc_sdram_bankmachine2_twtpcon_ready_1638),
    .O(\bankmachine2_state<2>_mmx_out1 )
  );
  LUT6 #(
    .INIT ( 64'hB3B3B3B3B3B3B3A0 ))
  roundrobin0_grant_roundrobin3_grant_OR_332_o4 (
    .I0(new_master_wdata_ready_BRB4_9774),
    .I1(new_master_wdata_ready_BRB0_9770),
    .I2(N2096),
    .I3(N2094),
    .I4(N2093),
    .I5(N2092),
    .O(new_master_wdata_ready)
  );
  LUT2 #(
    .INIT ( 4'h7 ))
  \Mmux_spiflash_counter[8]_GND_1_o_mux_1156_OUT5_SW0  (
    .I0(spiflash_counter[2]),
    .I1(spiflash_counter[0]),
    .O(N885)
  );
  LUT6 #(
    .INIT ( 64'h1010101001101010 ))
  \Mmux_spiflash_counter[8]_GND_1_o_mux_1156_OUT5  (
    .I0(\spiflash_counter[8]_GND_1_o_equal_1145_o ),
    .I1(\spiflash_counter[8]_PWR_1_o_equal_1151_o ),
    .I2(spiflash_counter[4]),
    .I3(spiflash_counter[1]),
    .I4(spiflash_counter[3]),
    .I5(N885),
    .O(\spiflash_counter[8]_GND_1_o_mux_1156_OUT<4> )
  );
  LUT3 #(
    .INIT ( 8'h7F ))
  \Mmux_spiflash_counter[8]_GND_1_o_mux_1156_OUT6_SW0  (
    .I0(spiflash_counter[4]),
    .I1(spiflash_counter[2]),
    .I2(spiflash_counter[0]),
    .O(N887)
  );
  LUT6 #(
    .INIT ( 64'h1010101001101010 ))
  \Mmux_spiflash_counter[8]_GND_1_o_mux_1156_OUT6  (
    .I0(\spiflash_counter[8]_GND_1_o_equal_1145_o ),
    .I1(\spiflash_counter[8]_PWR_1_o_equal_1151_o ),
    .I2(spiflash_counter[5]),
    .I3(spiflash_counter[1]),
    .I4(spiflash_counter[3]),
    .I5(N887),
    .O(\spiflash_counter[8]_GND_1_o_mux_1156_OUT<5> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  ddrphy_wrdata_en_SW0 (
    .I0(_n7106),
    .I1(basesoc_sdram_phaseinjector0_command_storage_full[4]),
    .O(N891)
  );
  LUT6 #(
    .INIT ( 64'hEEEEECCC22222000 ))
  ddrphy_wrdata_en (
    .I0(basesoc_csrbankarray_csrbank3_sel_basesoc_csrbankarray_interface3_bank_bus_we_AND_388_o),
    .I1(basesoc_sdram_storage_full[0]),
    .I2(_n71451_FRB_2353),
    .I3(basesoc_sdram_phaseinjector1_command_storage_full[4]),
    .I4(N891),
    .I5(basesoc_sdram_dfi_p1_wrdata_en),
    .O(ddrphy_wrdata_en_2436)
  );
  LUT6 #(
    .INIT ( 64'hA8AAA8AAFFFFA8AA ))
  \basesoc_sdram_choose_cmd_grant_FSM_FFd1-In1  (
    .I0(\basesoc_sdram_choose_cmd_grant_FSM_FFd1-In31 ),
    .I1(basesoc_sdram_bankmachine0_cmd_payload_is_read),
    .I2(basesoc_sdram_bankmachine0_cmd_payload_is_write),
    .I3(basesoc_sdram_bankmachine0_cmd_valid),
    .I4(\basesoc_sdram_choose_cmd_grant_FSM_FFd2-In41 ),
    .I5(basesoc_sdram_choose_cmd_grant_FSM_FFd2),
    .O(\basesoc_sdram_choose_cmd_grant_FSM_FFd1-In1_8302 )
  );
  LUT2 #(
    .INIT ( 4'hD ))
  basesoc_timer0_zero_clear_SW0 (
    .I0(basesoc_interface_dat_w[0]),
    .I1(\basesoc_interface_adr[4] ),
    .O(N893)
  );
  LUT6 #(
    .INIT ( 64'h0800000000000000 ))
  basesoc_timer0_zero_clear (
    .I0(\basesoc_interface_adr[2] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(N893),
    .I3(\basesoc_interface_adr[0] ),
    .I4(\basesoc_interface_adr[3] ),
    .I5(basesoc_csrbankarray_csrbank5_sel_basesoc_csrbankarray_interface5_bank_bus_we_AND_478_o),
    .O(basesoc_timer0_zero_clear_2334)
  );
  LUT6 #(
    .INIT ( 64'hBBBB2AAABBBB7FFF ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[1]_mux_1336_OUT1_SW0  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(spiflash_bitbang_en_storage_full_1577),
    .I2(spiflash_bitbang_storage_full[1]),
    .I3(spiflash_miso_IBUF_16),
    .I4(\basesoc_interface_adr[1] ),
    .I5(spiflash_bitbang_storage_full[0]),
    .O(N895)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \basesoc_csrcon_dat_r<0>1  (
    .I0(basesoc_csrbankarray_interface4_bank_bus_dat_r[0]),
    .I1(basesoc_csrbankarray_interface5_bank_bus_dat_r[0]),
    .I2(basesoc_csrbankarray_interface2_bank_bus_dat_r[0]),
    .I3(basesoc_csrbankarray_interface3_bank_bus_dat_r[0]),
    .I4(basesoc_csrbankarray_interface0_bank_bus_dat_r[0]),
    .I5(basesoc_csrbankarray_interface1_bank_bus_dat_r[0]),
    .O(\basesoc_csrcon_dat_r<0>1_8305 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFF2AA8 ))
  \basesoc_csrcon_dat_r<0>2  (
    .I0(basesoc_csrbankarray_sel_r_881),
    .I1(memadr_1[2]),
    .I2(memadr_1[0]),
    .I3(memadr_1[1]),
    .I4(basesoc_csrbankarray_interface6_bank_bus_dat_r[0]),
    .I5(basesoc_csrbankarray_interface7_bank_bus_dat_r[0]),
    .O(\basesoc_csrcon_dat_r<0>2_8306 )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \basesoc_csrcon_dat_r<0>3  (
    .I0(\basesoc_csrcon_dat_r<0>1_8305 ),
    .I1(\basesoc_csrcon_dat_r<0>2_8306 ),
    .O(basesoc_csrcon_dat_r[0])
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \basesoc_csrcon_dat_r<4>_SW0  (
    .I0(basesoc_csrbankarray_interface1_bank_bus_dat_r[4]),
    .I1(basesoc_csrbankarray_interface5_bank_bus_dat_r[4]),
    .I2(basesoc_csrbankarray_interface3_bank_bus_dat_r[4]),
    .I3(basesoc_csrbankarray_interface0_bank_bus_dat_r[4]),
    .I4(basesoc_csrbankarray_interface7_bank_bus_dat_r[4]),
    .I5(basesoc_csrbankarray_interface6_bank_bus_dat_r[4]),
    .O(N897)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFF0440 ))
  \basesoc_csrcon_dat_r<4>  (
    .I0(memadr_1[0]),
    .I1(basesoc_csrbankarray_sel_r_881),
    .I2(memadr_1[1]),
    .I3(memadr_1[2]),
    .I4(basesoc_csrbankarray_interface2_bank_bus_dat_r[4]),
    .I5(N897),
    .O(basesoc_csrcon_dat_r[4])
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \basesoc_csrcon_dat_r<2>1  (
    .I0(basesoc_csrbankarray_interface4_bank_bus_dat_r[2]),
    .I1(basesoc_csrbankarray_interface5_bank_bus_dat_r[2]),
    .I2(basesoc_csrbankarray_interface2_bank_bus_dat_r[2]),
    .I3(basesoc_csrbankarray_interface3_bank_bus_dat_r[2]),
    .I4(basesoc_csrbankarray_interface0_bank_bus_dat_r[2]),
    .I5(basesoc_csrbankarray_interface1_bank_bus_dat_r[2]),
    .O(\basesoc_csrcon_dat_r<2>1_8308 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFF0880 ))
  \basesoc_csrcon_dat_r<2>2  (
    .I0(basesoc_csrbankarray_sel_r_881),
    .I1(memadr_1[0]),
    .I2(memadr_1[1]),
    .I3(memadr_1[2]),
    .I4(basesoc_csrbankarray_interface6_bank_bus_dat_r[2]),
    .I5(basesoc_csrbankarray_interface7_bank_bus_dat_r[2]),
    .O(\basesoc_csrcon_dat_r<2>2_8309 )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \basesoc_csrcon_dat_r<2>3  (
    .I0(\basesoc_csrcon_dat_r<2>1_8308 ),
    .I1(\basesoc_csrcon_dat_r<2>2_8309 ),
    .O(basesoc_csrcon_dat_r[2])
  );
  LUT6 #(
    .INIT ( 64'hFFF7FFFFFFF7FF00 ))
  array_muxed10_INV_284_o (
    .I0(basesoc_sdram_cmd_payload_we_820),
    .I1(basesoc_sdram_cmd_valid1_FRB_2059),
    .I2(multiplexer_state_FSM_FFd3_2742),
    .I3(multiplexer_state_FSM_FFd1),
    .I4(multiplexer_state_FSM_FFd2),
    .I5(N899),
    .O(array_muxed10_INV_284_o_2495)
  );
  LUT6 #(
    .INIT ( 64'hFFF7FFFFFFF7FF00 ))
  array_muxed9_INV_283_o (
    .I0(basesoc_sdram_cmd_payload_ras_932),
    .I1(basesoc_sdram_cmd_valid1_FRB_2059),
    .I2(multiplexer_state_FSM_FFd3_2742),
    .I3(multiplexer_state_FSM_FFd1),
    .I4(multiplexer_state_FSM_FFd2),
    .I5(N903),
    .O(array_muxed9_INV_283_o_2494)
  );
  LUT3 #(
    .INIT ( 8'hFE ))
  _n5601_inv_SW0 (
    .I0(basesoc_sdram_generator_counter[2]),
    .I1(basesoc_sdram_generator_counter[1]),
    .I2(basesoc_sdram_generator_counter[0]),
    .O(N905)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFAAAAAEAA ))
  _n5601_inv (
    .I0(basesoc_sdram_generator_counter[3]),
    .I1(refresher_state_FSM_FFd2_944),
    .I2(multiplexer_state_FSM_FFd3_2742),
    .I3(multiplexer_state_FSM_FFd2),
    .I4(multiplexer_state_FSM_FFd1),
    .I5(N905),
    .O(_n5601_inv_2733)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFEAFFEAFFEA ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT11  (
    .I0(_n7151),
    .I1(_n7100),
    .I2(dna_status[56]),
    .I3(_n7187),
    .I4(_n7112),
    .I5(dna_status[24]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT1 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT12  (
    .I0(_n7106),
    .I1(dna_status[40]),
    .I2(_n7109),
    .I3(dna_status[32]),
    .I4(_n7103),
    .I5(dna_status[48]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT11_8314 )
  );
  LUT6 #(
    .INIT ( 64'h2808200828002000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT13  (
    .I0(_n71121_4480),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[5] ),
    .I3(\basesoc_interface_adr[0] ),
    .I4(dna_status[0]),
    .I5(dna_status[8]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT12_8315 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT14  (
    .I0(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT1 ),
    .I1(_n7181),
    .I2(_n7193),
    .I3(_n7136),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT12_8315 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT11_8314 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT13_8316 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAAAAAA8A8A8 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT15  (
    .I0(basesoc_csrbankarray_csrbank2_sel),
    .I1(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT112_4506 ),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT111_4505 ),
    .I3(_n7115),
    .I4(dna_status[16]),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT13_8316 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT<0> )
  );
  LUT2 #(
    .INIT ( 4'h2 ))
  sys_rst_INV_439_o_SW0 (
    .I0(basesoc_interface_we_1_10323),
    .I1(basesoc_interface_adr_3_1_10319),
    .O(N911)
  );
  LUT6 #(
    .INIT ( 64'h0000FEFF0000FFFF ))
  sys_rst_INV_439_o (
    .I0(basesoc_interface_adr_1_2_10316),
    .I1(basesoc_interface_adr_0_1_10317),
    .I2(basesoc_interface_adr_2_1_10318),
    .I3(N911),
    .I4(sys_rst),
    .I5(basesoc_csrbankarray_csrbank1_sel),
    .O(sys_rst_INV_439_o_2326)
  );
  LUT4 #(
    .INIT ( 16'hFEFF ))
  basesoc_port_cmd_ready1 (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[0]),
    .I1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[1]),
    .I2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[2]),
    .I3(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[3]),
    .O(basesoc_port_cmd_ready1_8318)
  );
  LUT5 #(
    .INIT ( 32'h001F1F1F ))
  basesoc_port_cmd_ready3 (
    .I0(\picorv32/mem_addr [11]),
    .I1(\picorv32/mem_addr [12]),
    .I2(litedramwishbone2native_state_FSM_FFd3_2083),
    .I3(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[3]),
    .I4(\n0332<3>1 ),
    .O(basesoc_port_cmd_ready3_8320)
  );
  LUT5 #(
    .INIT ( 32'hF8F8FFF8 ))
  basesoc_port_cmd_ready5 (
    .I0(basesoc_port_cmd_ready2_8319),
    .I1(basesoc_port_cmd_ready4_4511),
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_we),
    .I3(basesoc_port_cmd_ready3_8320),
    .I4(basesoc_sdram_interface_bank1_lock_basesoc_sdram_interface_bank3_lock_OR_263_o),
    .O(basesoc_port_cmd_ready)
  );
  LUT6 #(
    .INIT ( 64'h0000000800080000 ))
  \cache_state_FSM_FFd3-In1  (
    .I0(basesoc_slave_sel[3]),
    .I1(\picorv32/mem_valid ),
    .I2(cache_state_FSM_FFd3_3701),
    .I3(cache_state_FSM_FFd1_965),
    .I4(basesoc_grant_1650),
    .I5(\picorv32/mem_instr_432 ),
    .O(\cache_state_FSM_FFd3-In1_8321 )
  );
  LUT6 #(
    .INIT ( 64'h4000404040000040 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT71  (
    .I0(\basesoc_interface_adr[5] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[3] ),
    .I3(\basesoc_interface_adr[0] ),
    .I4(\basesoc_interface_adr[4] ),
    .I5(\basesoc_interface_adr[2] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT7 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT73  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(dna_status[22]),
    .I3(dna_status[6]),
    .I4(dna_status[14]),
    .I5(dna_status[30]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT72 )
  );
  LUT6 #(
    .INIT ( 64'h0000000400000000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT75  (
    .I0(\basesoc_interface_adr[4] ),
    .I1(\basesoc_interface_adr[0] ),
    .I2(\basesoc_interface_adr[3] ),
    .I3(\basesoc_interface_adr[2] ),
    .I4(\basesoc_interface_adr[1] ),
    .I5(dna_status[54]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT74_8325 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAAAAAAAAAA8 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT76  (
    .I0(basesoc_csrbankarray_csrbank2_sel),
    .I1(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT611_4504 ),
    .I2(_n7157),
    .I3(_n71241),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT74_8325 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT73_8324 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT<6> )
  );
  LUT6 #(
    .INIT ( 64'h8888888808000000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT32  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[5] ),
    .I3(dna_status[2]),
    .I4(_n71121_4480),
    .I5(_n71601_4484),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT31 )
  );
  LUT6 #(
    .INIT ( 64'h0246024402420240 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT35  (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[0] ),
    .I2(\basesoc_interface_adr[5] ),
    .I3(\basesoc_interface_adr[4] ),
    .I4(dna_status[42]),
    .I5(dna_status[50]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT34 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAAAAAA8A8A8 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT38  (
    .I0(basesoc_csrbankarray_csrbank2_sel),
    .I1(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT112_4506 ),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT32_8327 ),
    .I3(_n7118),
    .I4(dna_status[10]),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT36 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT<2> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFEAFFEAFFEA ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT51  (
    .I0(_n7142),
    .I1(_n7109),
    .I2(dna_status[36]),
    .I3(_n71451_FRB_2353),
    .I4(_n7121),
    .I5(dna_status[4]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT5 )
  );
  LUT5 #(
    .INIT ( 32'h00080000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT53  (
    .I0(dna_status[12]),
    .I1(_n71121_4480),
    .I2(\basesoc_interface_adr[0] ),
    .I3(\basesoc_interface_adr[5] ),
    .I4(\basesoc_interface_adr[1] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT52_8332 )
  );
  LUT6 #(
    .INIT ( 64'h1414141014041400 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT54  (
    .I0(\basesoc_interface_adr[4] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[0] ),
    .I3(\basesoc_interface_adr[5] ),
    .I4(dna_status[44]),
    .I5(dna_status[52]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT53_8333 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFAAAEAAAEAAAE ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT55  (
    .I0(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT52_8332 ),
    .I1(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT53_8333 ),
    .I2(\basesoc_interface_adr[2] ),
    .I3(\basesoc_interface_adr[3] ),
    .I4(_n7112),
    .I5(dna_status[28]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT54_8334 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAAAAAA8A8A8 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT56  (
    .I0(basesoc_csrbankarray_csrbank2_sel),
    .I1(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT111_4505 ),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT54_8334 ),
    .I3(_n7115),
    .I4(dna_status[20]),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT51_8331 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT<4> )
  );
  LUT5 #(
    .INIT ( 32'hFF202020 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT22  (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[5] ),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT2 ),
    .I3(dna_status[33]),
    .I4(_n7109),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT21_8336 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT23  (
    .I0(_n7172),
    .I1(_n7136),
    .I2(_n71272),
    .I3(_n7139),
    .I4(_n7151),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT21_8336 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT22_8337 )
  );
  LUT6 #(
    .INIT ( 64'h1414141014041400 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT24  (
    .I0(\basesoc_interface_adr[4] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[0] ),
    .I3(\basesoc_interface_adr[5] ),
    .I4(dna_status[41]),
    .I5(dna_status[49]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT23_8338 )
  );
  LUT6 #(
    .INIT ( 64'h4444444040444040 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT26  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(_n71121_4480),
    .I2(\basesoc_interface_adr[5] ),
    .I3(\basesoc_interface_adr[1] ),
    .I4(dna_status[25]),
    .I5(dna_status[9]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT25_8340 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFF04 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT27  (
    .I0(\basesoc_interface_adr[2] ),
    .I1(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT23_8338 ),
    .I2(\basesoc_interface_adr[3] ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT131 ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT24_8339 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT25_8340 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT26_8341 )
  );
  LUT5 #(
    .INIT ( 32'hAAAAA888 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT28  (
    .I0(basesoc_csrbankarray_csrbank2_sel),
    .I1(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT22_8337 ),
    .I2(_n7115),
    .I3(dna_status[17]),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT26_8341 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT<1> )
  );
  LUT6 #(
    .INIT ( 64'hEEEC6664AAA82220 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT61  (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(\basesoc_interface_adr[5] ),
    .I3(dna_status[45]),
    .I4(dna_status[13]),
    .I5(dna_status[29]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT6 )
  );
  LUT5 #(
    .INIT ( 32'hD9C85140 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT62  (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(dna_status[21]),
    .I3(dna_status[53]),
    .I4(dna_status[5]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT61_8343 )
  );
  LUT6 #(
    .INIT ( 64'h333B1119222A0008 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT63  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[4] ),
    .I2(\basesoc_interface_adr[5] ),
    .I3(\basesoc_interface_adr[2] ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT61_8343 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT6 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT62_8344 )
  );
  LUT6 #(
    .INIT ( 64'h0040000044444000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT64  (
    .I0(\basesoc_interface_adr[5] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[3] ),
    .I3(\basesoc_interface_adr[0] ),
    .I4(\basesoc_interface_adr[4] ),
    .I5(\basesoc_interface_adr[2] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT63_8345 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFEA ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT65  (
    .I0(_n7124),
    .I1(_n7109),
    .I2(dna_status[37]),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT63_8345 ),
    .I4(_n7163),
    .I5(_n7193),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT64_8346 )
  );
  LUT5 #(
    .INIT ( 32'hA8A8AAA8 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT66  (
    .I0(basesoc_csrbankarray_csrbank2_sel),
    .I1(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT611_4504 ),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT64_8346 ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT62_8344 ),
    .I4(\basesoc_interface_adr[3] ),
    .O(\GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT<5> )
  );
  LUT6 #(
    .INIT ( 64'h0202020200020000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT611_SW0  (
    .I0(\basesoc_interface_adr[5] ),
    .I1(\basesoc_interface_adr[3] ),
    .I2(\basesoc_interface_adr[4] ),
    .I3(\basesoc_interface_adr[1] ),
    .I4(\basesoc_interface_adr[0] ),
    .I5(\basesoc_interface_adr[2] ),
    .O(N917)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT611  (
    .I0(_n7148),
    .I1(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT131 ),
    .I2(_n7187),
    .I3(_n71272),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT412 ),
    .I5(N917),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT611_4504 )
  );
  LUT4 #(
    .INIT ( 16'h4440 ))
  \picorv32/cpu_state[7]_mem_wordsize[1]_select_557_OUT<1>1  (
    .I0(\picorv32/mem_do_rdata ),
    .I1(\picorv32/cpu_state_FSM_FFd1 ),
    .I2(\picorv32/instr_lbu_6085 ),
    .I3(\picorv32/instr_lb_6435 ),
    .O(\picorv32/cpu_state[7]_mem_wordsize[1]_select_557_OUT<1>1_8349 )
  );
  LUT4 #(
    .INIT ( 16'h4440 ))
  \picorv32/cpu_state[7]_mem_wordsize[1]_select_557_OUT<0>1  (
    .I0(\picorv32/mem_do_rdata ),
    .I1(\picorv32/cpu_state_FSM_FFd1 ),
    .I2(\picorv32/instr_lh_6434 ),
    .I3(\picorv32/instr_lhu_6084 ),
    .O(\picorv32/cpu_state[7]_mem_wordsize[1]_select_557_OUT<0>1_8350 )
  );
  LUT6 #(
    .INIT ( 64'hAAAA008000800080 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<31>1  (
    .I0(\picorv32/cpu_state_FSM_FFd5 ),
    .I1(\picorv32/is_lui_auipc_jal_6647 ),
    .I2(\picorv32/reg_pc [31]),
    .I3(\picorv32/instr_lui ),
    .I4(\picorv32/cpuregs_rs1 [31]),
    .I5(\picorv32/_n1603 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<31>1_8351 )
  );
  LUT6 #(
    .INIT ( 64'h2222222220202000 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<31>3  (
    .I0(\picorv32/cpu_state_FSM_FFd3 ),
    .I1(\picorv32/GND_2_o_GND_2_o_equal_501_o ),
    .I2(\picorv32/reg_op1_31 ),
    .I3(\picorv32/instr_srai_6428 ),
    .I4(\picorv32/instr_sra_6307 ),
    .I5(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<31>2_8352 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<31>3_8353 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFEAAAEAAAEAAA ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<30>5  (
    .I0(\picorv32/reg_op1_30_BRB0_9892 ),
    .I1(\picorv32/mem_wordsize_1_BRB0_9841 ),
    .I2(\picorv32/reg_op1_30_BRB2_9893 ),
    .I3(\picorv32/reg_op1_30_BRB3_9894 ),
    .I4(\picorv32/reg_op1_31_BRB1_9887 ),
    .I5(\picorv32/reg_op1_30_BRB5_9895 ),
    .O(\picorv32/reg_op1_30 )
  );
  LUT6 #(
    .INIT ( 64'hFEFAFCF0FAFAF0F0 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<29>5  (
    .I0(\picorv32/reg_op1_29_BRB5_9898 ),
    .I1(\picorv32/reg_op1_29_BRB2_9897 ),
    .I2(\picorv32/reg_op1_29_BRB0_9896 ),
    .I3(\picorv32/reg_op1_30_BRB3_9894 ),
    .I4(\picorv32/reg_op1_31_BRB1_9887 ),
    .I5(\picorv32/mem_wordsize_1_BRB0_9841 ),
    .O(\picorv32/reg_op1_29 )
  );
  LUT6 #(
    .INIT ( 64'hFEFAFCF0FAFAF0F0 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<28>5  (
    .I0(\picorv32/reg_op1_28_BRB5_9901 ),
    .I1(\picorv32/reg_op1_28_BRB2_9900 ),
    .I2(\picorv32/reg_op1_28_BRB0_9899 ),
    .I3(\picorv32/reg_op1_30_BRB3_9894 ),
    .I4(\picorv32/reg_op1_31_BRB1_9887 ),
    .I5(\picorv32/mem_wordsize_1_BRB0_9841 ),
    .O(\picorv32/reg_op1_28 )
  );
  LUT6 #(
    .INIT ( 64'hFF404040FF000000 ))
  \picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT421  (
    .I0(\picorv32/instr_waitirq_6486 ),
    .I1(\picorv32/instr_jal_6092 ),
    .I2(\picorv32/decoder_trigger ),
    .I3(\picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT101 ),
    .I4(\picorv32/PWR_10_o_GND_2_o_add_412_OUT [29]),
    .I5(\picorv32/PWR_10_o_decoded_imm_uj[31]_add_414_OUT<29> ),
    .O(\picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT42 )
  );
  LUT5 #(
    .INIT ( 32'hBF3FBB33 ))
  \picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT422  (
    .I0(\picorv32/_n1587[3] ),
    .I1(sys_rst_INV_439_o_2326),
    .I2(\picorv32/decoder_trigger_irq_state[1]_OR_560_o ),
    .I3(\picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT111_4519 ),
    .I4(\picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT42 ),
    .O(\picorv32/cpu_state[7]_GND_2_o_mux_604_OUT<29> )
  );
  LUT6 #(
    .INIT ( 64'hFF404040FF000000 ))
  \picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT211  (
    .I0(\picorv32/instr_waitirq_6486 ),
    .I1(\picorv32/instr_jal_6092 ),
    .I2(\picorv32/decoder_trigger ),
    .I3(\picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT101 ),
    .I4(\picorv32/PWR_10_o_GND_2_o_add_412_OUT [19]),
    .I5(\picorv32/PWR_10_o_decoded_imm_uj[31]_add_414_OUT<19> ),
    .O(\picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT21 )
  );
  LUT5 #(
    .INIT ( 32'hBF3FBB33 ))
  \picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT212  (
    .I0(\picorv32/_n1587[13] ),
    .I1(sys_rst_INV_439_o_2326),
    .I2(\picorv32/decoder_trigger_irq_state[1]_OR_560_o ),
    .I3(\picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT111_4519 ),
    .I4(\picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT21 ),
    .O(\picorv32/cpu_state[7]_GND_2_o_mux_604_OUT<19> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFAAA8AAAAAAA8 ))
  \picorv32/cpu_state[7]_latched_branch_Select_568_o1  (
    .I0(\picorv32/latched_branch_6496 ),
    .I1(\picorv32/cpu_state_FSM_FFd3 ),
    .I2(\picorv32/cpu_state_FSM_FFd7_6169 ),
    .I3(\picorv32/cpu_state_FSM_FFd6-In411 ),
    .I4(\picorv32/cpu_state_FSM_FFd5 ),
    .I5(\picorv32/instr_retirq_6487 ),
    .O(\picorv32/cpu_state[7]_latched_branch_Select_568_o1_8362 )
  );
  LUT6 #(
    .INIT ( 64'hFFFF0000FFFF4000 ))
  \picorv32/cpu_state[7]_latched_branch_Select_568_o2  (
    .I0(\picorv32/instr_waitirq_6486 ),
    .I1(\picorv32/instr_jal_6092 ),
    .I2(\picorv32/cpu_state_FSM_FFd6_6168 ),
    .I3(\picorv32/decoder_trigger ),
    .I4(\picorv32/cpu_state[7]_latched_branch_Select_568_o1_8362 ),
    .I5(\picorv32/decoder_trigger_irq_state[1]_OR_560_o ),
    .O(\picorv32/cpu_state[7]_latched_branch_Select_568_o2_8363 )
  );
  LUT5 #(
    .INIT ( 32'hFFE0FF20 ))
  \picorv32/cpu_state[7]_latched_branch_Select_568_o3  (
    .I0(\picorv32/instr_jalr_6083 ),
    .I1(\picorv32/is_beq_bne_blt_bge_bltu_bgeu ),
    .I2(\picorv32/cpu_state_FSM_FFd4 ),
    .I3(\picorv32/cpu_state[7]_latched_branch_Select_568_o2_8363 ),
    .I4(\picorv32/alu_out_0_5629 ),
    .O(\picorv32/cpu_state[7]_latched_branch_Select_568_o )
  );
  LUT6 #(
    .INIT ( 64'h544410005F4F1F0F ))
  \picorv32/cpu_state[7]_mem_do_rinst_Select_556_o7  (
    .I0(\picorv32/decoder_trigger_irq_state[1]_OR_560_o ),
    .I1(\picorv32/instr_waitirq_6486 ),
    .I2(\picorv32/decoder_trigger ),
    .I3(\picorv32/instr_jal_6092 ),
    .I4(\picorv32/irq_pending[31]_reduce_or_407_o ),
    .I5(\picorv32/do_waitirq ),
    .O(\picorv32/cpu_state[7]_mem_do_rinst_Select_556_o7_8366 )
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  \picorv32/cpu_state[7]_mem_wordsize[1]_select_557_OUT<0>3_SW0  (
    .I0(\picorv32/cpu_state_FSM_FFd5 ),
    .I1(\picorv32/cpu_state_FSM_FFd3 ),
    .I2(\picorv32/cpu_state_FSM_FFd4 ),
    .I3(\picorv32/cpu_state_FSM_FFd7_6169 ),
    .O(N923)
  );
  LUT5 #(
    .INIT ( 32'hFFFEFEFE ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<10>1_SW0  (
    .I0(\picorv32/cpu_state_FSM_FFd7_6169 ),
    .I1(\picorv32/cpu_state_FSM_FFd6_6168 ),
    .I2(\picorv32/cpu_state_FSM_FFd4 ),
    .I3(\picorv32/GND_2_o_GND_2_o_equal_501_o ),
    .I4(\picorv32/cpu_state_FSM_FFd3 ),
    .O(N925)
  );
  LUT5 #(
    .INIT ( 32'hFFFFFFEF ))
  \picorv32/Mmux_cpu_state[7]_mem_do_rinst_MUX_2059_o12  (
    .I0(\picorv32/cpu_state_FSM_FFd6_6168 ),
    .I1(\picorv32/cpu_state_FSM_FFd7_6169 ),
    .I2(sys_rst_INV_439_o_2326),
    .I3(\picorv32/cpu_state_FSM_FFd5 ),
    .I4(\picorv32/cpu_state_FSM_FFd3 ),
    .O(\picorv32/Mmux_cpu_state[7]_mem_do_rinst_MUX_2059_o11 )
  );
  LUT3 #(
    .INIT ( 8'h08 ))
  \picorv32/cpuregs_wrdata<4>1  (
    .I0(\picorv32/irq_pending [4]),
    .I1(\picorv32/irq_state_FSM_FFd1_6488 ),
    .I2(\picorv32/irq_mask [4]),
    .O(\picorv32/cpuregs_wrdata<4>1_8370 )
  );
  LUT5 #(
    .INIT ( 32'h44400400 ))
  \picorv32/cpuregs_wrdata<4>2  (
    .I0(\picorv32/latched_branch_6496 ),
    .I1(\picorv32/latched_store_6498 ),
    .I2(\picorv32/latched_stalu_6497 ),
    .I3(\picorv32/reg_out [4]),
    .I4(\picorv32/alu_out_q [4]),
    .O(\picorv32/cpuregs_wrdata<4>2_8371 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFEAFFEAFFEA ))
  \picorv32/cpuregs_wrdata<4>3  (
    .I0(\picorv32/cpuregs_wrdata<4>1_8370 ),
    .I1(\picorv32/irq_state_FSM_FFd2_6489 ),
    .I2(\picorv32/reg_next_pc [4]),
    .I3(\picorv32/cpuregs_wrdata<4>2_8371 ),
    .I4(\picorv32/latched_branch_6496 ),
    .I5(\picorv32/reg_pc[31]_GND_2_o_add_337_OUT<4>_FRB_5847 ),
    .O(\picorv32/cpuregs_wrdata [4])
  );
  LUT6 #(
    .INIT ( 64'h77335500F7F3F5F0 ))
  \picorv32/decoder_trigger_irq_state[1]_OR_560_o1  (
    .I0(\picorv32/irq_mask [4]),
    .I1(\picorv32/irq_mask [3]),
    .I2(\picorv32/irq_pending [2]),
    .I3(\picorv32/irq_pending [4]),
    .I4(\picorv32/irq_pending [3]),
    .I5(\picorv32/irq_mask [2]),
    .O(\picorv32/decoder_trigger_irq_state[1]_OR_560_o1_8372 )
  );
  LUT5 #(
    .INIT ( 32'hFFFF22F2 ))
  \picorv32/decoder_trigger_irq_state[1]_OR_560_o2  (
    .I0(\picorv32/irq_pending [0]),
    .I1(\picorv32/irq_mask [0]),
    .I2(\picorv32/irq_pending [1]),
    .I3(\picorv32/irq_mask [1]),
    .I4(\picorv32/decoder_trigger_irq_state[1]_OR_560_o1_8372 ),
    .O(\picorv32/decoder_trigger_irq_state[1]_OR_560_o2_8373 )
  );
  LUT6 #(
    .INIT ( 64'hFFF1FFF0FFF0FFF0 ))
  \picorv32/decoder_trigger_irq_state[1]_OR_560_o3  (
    .I0(\picorv32/irq_delay_6207 ),
    .I1(\picorv32/irq_active_6492 ),
    .I2(\picorv32/irq_state_FSM_FFd1_6488 ),
    .I3(\picorv32/irq_state_FSM_FFd2_6489 ),
    .I4(\picorv32/decoder_trigger_irq_state[1]_OR_560_o2_8373 ),
    .I5(\picorv32/decoder_trigger ),
    .O(\picorv32/decoder_trigger_irq_state[1]_OR_560_o )
  );
  LUT3 #(
    .INIT ( 8'h08 ))
  \picorv32/cpuregs_wrdata<3>1  (
    .I0(\picorv32/irq_pending [3]),
    .I1(\picorv32/irq_state_FSM_FFd1_6488 ),
    .I2(\picorv32/irq_mask [3]),
    .O(\picorv32/cpuregs_wrdata<3>1_8374 )
  );
  LUT5 #(
    .INIT ( 32'h44400400 ))
  \picorv32/cpuregs_wrdata<3>2  (
    .I0(\picorv32/latched_branch_6496 ),
    .I1(\picorv32/latched_store_6498 ),
    .I2(\picorv32/latched_stalu_6497 ),
    .I3(\picorv32/reg_out [3]),
    .I4(\picorv32/alu_out_q [3]),
    .O(\picorv32/cpuregs_wrdata<3>2_8375 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFEAFFEAFFEA ))
  \picorv32/cpuregs_wrdata<3>3  (
    .I0(\picorv32/cpuregs_wrdata<3>1_8374 ),
    .I1(\picorv32/irq_state_FSM_FFd2_6489 ),
    .I2(\picorv32/reg_next_pc [3]),
    .I3(\picorv32/cpuregs_wrdata<3>2_8375 ),
    .I4(\picorv32/latched_branch_6496 ),
    .I5(\picorv32/reg_pc[31]_GND_2_o_add_337_OUT<3>_FRB_5846 ),
    .O(\picorv32/cpuregs_wrdata [3])
  );
  LUT3 #(
    .INIT ( 8'h08 ))
  \picorv32/cpuregs_wrdata<2>1  (
    .I0(\picorv32/irq_pending [2]),
    .I1(\picorv32/irq_state_FSM_FFd1_6488 ),
    .I2(\picorv32/irq_mask [2]),
    .O(\picorv32/cpuregs_wrdata<2>1_8376 )
  );
  LUT5 #(
    .INIT ( 32'h44400400 ))
  \picorv32/cpuregs_wrdata<2>2  (
    .I0(\picorv32/latched_branch_6496 ),
    .I1(\picorv32/latched_store_6498 ),
    .I2(\picorv32/latched_stalu_6497 ),
    .I3(\picorv32/reg_out [2]),
    .I4(\picorv32/alu_out_q [2]),
    .O(\picorv32/cpuregs_wrdata<2>2_8377 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFEAFFEAFFEA ))
  \picorv32/cpuregs_wrdata<2>3  (
    .I0(\picorv32/cpuregs_wrdata<2>1_8376 ),
    .I1(\picorv32/irq_state_FSM_FFd2_6489 ),
    .I2(\picorv32/reg_next_pc [2]),
    .I3(\picorv32/cpuregs_wrdata<2>2_8377 ),
    .I4(\picorv32/latched_branch_6496 ),
    .I5(\picorv32/reg_pc[31]_GND_2_o_add_337_OUT<2>_FRB_5845 ),
    .O(\picorv32/cpuregs_wrdata [2])
  );
  LUT3 #(
    .INIT ( 8'h08 ))
  \picorv32/cpuregs_wrdata<1>1  (
    .I0(\picorv32/irq_pending [1]),
    .I1(\picorv32/irq_state_FSM_FFd1_6488 ),
    .I2(\picorv32/irq_mask [1]),
    .O(\picorv32/cpuregs_wrdata<1>1_8378 )
  );
  LUT5 #(
    .INIT ( 32'h44400400 ))
  \picorv32/cpuregs_wrdata<1>2  (
    .I0(\picorv32/latched_branch_6496 ),
    .I1(\picorv32/latched_store_6498 ),
    .I2(\picorv32/latched_stalu_6497 ),
    .I3(\picorv32/reg_out [1]),
    .I4(\picorv32/alu_out_q [1]),
    .O(\picorv32/cpuregs_wrdata<1>2_8379 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFEAFFEAFFEA ))
  \picorv32/cpuregs_wrdata<1>3  (
    .I0(\picorv32/cpuregs_wrdata<1>1_8378 ),
    .I1(\picorv32/latched_branch_6496 ),
    .I2(\picorv32/reg_pc [1]),
    .I3(\picorv32/cpuregs_wrdata<1>2_8379 ),
    .I4(\picorv32/irq_state_FSM_FFd2_6489 ),
    .I5(\picorv32/reg_next_pc [1]),
    .O(\picorv32/cpuregs_wrdata [1])
  );
  LUT3 #(
    .INIT ( 8'h08 ))
  \picorv32/cpuregs_wrdata<0>_SW0  (
    .I0(\picorv32/irq_state_FSM_FFd1_6488 ),
    .I1(\picorv32/irq_pending [0]),
    .I2(\picorv32/irq_mask [0]),
    .O(N929)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF44044000 ))
  \picorv32/cpuregs_wrdata<0>  (
    .I0(\picorv32/latched_branch_6496 ),
    .I1(\picorv32/latched_store_6498 ),
    .I2(\picorv32/latched_stalu_6497 ),
    .I3(\picorv32/alu_out_q [0]),
    .I4(\picorv32/reg_out [0]),
    .I5(N929),
    .O(\picorv32/cpuregs_wrdata [0])
  );
  LUT6 #(
    .INIT ( 64'hFFA8FFA8FFFFFFA8 ))
  \picorv32/cpu_state_FSM_FFd7-In23  (
    .I0(\picorv32/cpu_state_FSM_FFd7-In21_4518 ),
    .I1(\picorv32/irq_active_6492 ),
    .I2(\picorv32/irq_mask [2]),
    .I3(\picorv32/cpu_state_FSM_FFd7_6169 ),
    .I4(\picorv32/cpu_state_FSM_FFd7-In22_8381 ),
    .I5(\picorv32/_n1471 ),
    .O(\picorv32/cpu_state_FSM_FFd7-In2 )
  );
  LUT6 #(
    .INIT ( 64'h0008000088888888 ))
  \picorv32/cpu_state_FSM_FFd5-In  (
    .I0(\picorv32/cpu_state_FSM_FFd2_BRB0_9816 ),
    .I1(\picorv32/cpu_state_FSM_FFd2_BRB1_9817 ),
    .I2(\picorv32/cpu_state_FSM_FFd5_BRB2_10044 ),
    .I3(\picorv32/cpu_state_FSM_FFd5_BRB3_10045 ),
    .I4(\picorv32/cpu_state_FSM_FFd5_BRB4_10046 ),
    .I5(\picorv32/cpu_state_FSM_FFd5_BRB5_10047 ),
    .O(\picorv32/cpu_state_FSM_FFd5 )
  );
  LUT6 #(
    .INIT ( 64'hF888000088880000 ))
  \picorv32/cpu_state_cpu_state[7]_X_2_o_select_590_OUT<2>1  (
    .I0(\picorv32/is_slli_srli_srai_6422 ),
    .I1(\picorv32/decoded_imm_uj [2]),
    .I2(\picorv32/decoded_rs2[5]_read_port_357_OUT<2> ),
    .I3(\picorv32/decoded_rs2[5]_reduce_or_357_o ),
    .I4(\picorv32/cpu_state_FSM_FFd5 ),
    .I5(\picorv32/_n1611 ),
    .O(\picorv32/cpu_state_cpu_state[7]_X_2_o_select_590_OUT<2> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/_n1587<28>_SW0  (
    .I0(\picorv32/latched_stalu_6497 ),
    .I1(\picorv32/reg_out [4]),
    .I2(\picorv32/alu_out_q [4]),
    .O(N935)
  );
  LUT6 #(
    .INIT ( 64'hEEFCCCCCAAF00000 ))
  \picorv32/_n1587<29>  (
    .I0(\picorv32/alu_out_q [3]),
    .I1(\picorv32/reg_next_pc [3]),
    .I2(\picorv32/reg_out [3]),
    .I3(\picorv32/latched_stalu_6497 ),
    .I4(\picorv32/latched_store_latched_branch_AND_762_o ),
    .I5(\picorv32/_n1587<13>1_4536 ),
    .O(\picorv32/_n1587[29] )
  );
  LUT6 #(
    .INIT ( 64'hEEFCCCCCAAF00000 ))
  \picorv32/_n1587<30>  (
    .I0(\picorv32/alu_out_q [2]),
    .I1(\picorv32/reg_next_pc [2]),
    .I2(\picorv32/reg_out [2]),
    .I3(\picorv32/latched_stalu_6497 ),
    .I4(\picorv32/latched_store_latched_branch_AND_762_o ),
    .I5(\picorv32/_n1587<13>1_4536 ),
    .O(\picorv32/_n1587[30] )
  );
  LUT6 #(
    .INIT ( 64'hEEFAAAAACCF00000 ))
  \picorv32/_n1587<31>  (
    .I0(\picorv32/reg_next_pc [1]),
    .I1(\picorv32/alu_out_q [1]),
    .I2(\picorv32/reg_out [1]),
    .I3(\picorv32/latched_stalu_6497 ),
    .I4(\picorv32/latched_store_latched_branch_AND_762_o ),
    .I5(\picorv32/_n1587<13>1_4536 ),
    .O(\picorv32/_n1587[31] )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \picorv32/mem_rdata_q[6]_mem_rdata_q[19]_AND_742_o_SW0  (
    .I0(\picorv32/mem_rdata_q [21]),
    .I1(\picorv32/mem_rdata_q [13]),
    .I2(\picorv32/mem_rdata_q [8]),
    .I3(\picorv32/mem_rdata_q [11]),
    .I4(\picorv32/mem_rdata_q [7]),
    .I5(\picorv32/mem_rdata_q [10]),
    .O(N943)
  );
  LUT6 #(
    .INIT ( 64'h0000000000000100 ))
  \picorv32/mem_rdata_q[6]_mem_rdata_q[19]_AND_742_o  (
    .I0(\picorv32/mem_rdata_q [30]),
    .I1(\picorv32/mem_rdata_q [31]),
    .I2(\picorv32/mem_rdata_q [27]),
    .I3(\picorv32/mem_rdata_q[6]_mem_rdata_q[19]_AND_742_o1 ),
    .I4(\picorv32/mem_rdata_q [9]),
    .I5(N943),
    .O(\picorv32/mem_rdata_q[6]_mem_rdata_q[19]_AND_742_o_5426 )
  );
  LUT5 #(
    .INIT ( 32'hFFFFFFFE ))
  \picorv32/mem_rdata_q[6]_mem_rdata_q[31]_AND_744_o1_SW0  (
    .I0(\picorv32/mem_rdata_q [29]),
    .I1(\picorv32/mem_rdata_q [4]),
    .I2(\picorv32/mem_rdata_q [30]),
    .I3(\picorv32/mem_rdata_q [5]),
    .I4(\picorv32/mem_rdata_q [31]),
    .O(N945)
  );
  LUT6 #(
    .INIT ( 64'h0000000004000000 ))
  \picorv32/mem_rdata_q[6]_mem_rdata_q[31]_AND_744_o1  (
    .I0(\picorv32/mem_rdata_q [28]),
    .I1(\picorv32/mem_rdata_q [3]),
    .I2(\picorv32/mem_rdata_q [6]),
    .I3(\picorv32/mem_rdata_q[6]_GND_2_o_equal_244_o<6>1 ),
    .I4(\picorv32/mem_rdata_q [25]),
    .I5(N945),
    .O(\picorv32/mem_rdata_q[6]_mem_rdata_q[31]_AND_744_o1_4526 )
  );
  LUT6 #(
    .INIT ( 64'h0000000400000000 ))
  \picorv32/Mmux_cpu_state[7]_GND_2_o_mux_607_OUT121  (
    .I0(\picorv32/irq_active_6492 ),
    .I1(\picorv32/pcpi_timeout_instr_ecall_ebreak_OR_562_o ),
    .I2(\picorv32/irq_mask [1]),
    .I3(\picorv32/cpu_state[7]_latched_store_Select_564_o4 ),
    .I4(\picorv32/_n1471 ),
    .I5(\picorv32/cpu_state_FSM_FFd5 ),
    .O(\picorv32/Mmux_cpu_state[7]_GND_2_o_mux_607_OUT12_8387 )
  );
  LUT6 #(
    .INIT ( 64'hFF00AA00FF008000 ))
  \picorv32/Mmux_cpu_state[7]_GND_2_o_mux_607_OUT122  (
    .I0(\picorv32/irq_pending [1]),
    .I1(\picorv32/irq_mask [1]),
    .I2(\picorv32/cpu_state_FSM_FFd6_6168 ),
    .I3(sys_rst_INV_439_o_2326),
    .I4(\picorv32/Mmux_cpu_state[7]_GND_2_o_mux_607_OUT12_8387 ),
    .I5(\picorv32/cpu_state[7]_irq_pending[31]_select_561_OUT<0>11 ),
    .O(\picorv32/cpu_state[7]_GND_2_o_mux_607_OUT<1> )
  );
  LUT6 #(
    .INIT ( 64'h000000007F330000 ))
  \picorv32/cpu_state_FSM_FFd6-In2  (
    .I0(\picorv32/reg_pc [1]),
    .I1(\picorv32/irq_mask [2]),
    .I2(\picorv32/mem_do_rinst ),
    .I3(\picorv32/cpu_state_FSM_FFd6-In2_5289 ),
    .I4(\picorv32/cpu_state_FSM_FFd6-In4_8388 ),
    .I5(\picorv32/_n1471 ),
    .O(\picorv32/cpu_state_FSM_FFd6-In5_8389 )
  );
  LUT6 #(
    .INIT ( 64'hBBAA0000F0F00000 ))
  \picorv32/cpu_state_FSM_FFd6-In4  (
    .I0(\picorv32/out361_FRB_5354 ),
    .I1(\picorv32/is_lui_auipc_jal_6647 ),
    .I2(\picorv32/cpu_state[7]_latched_store_Select_564_o4 ),
    .I3(\picorv32/cpu_state_FSM_FFd6-In3 ),
    .I4(\picorv32/cpu_state_FSM_FFd5 ),
    .I5(\picorv32/_n1471 ),
    .O(\picorv32/cpu_state_FSM_FFd6-In7_8390 )
  );
  LUT6 #(
    .INIT ( 64'hFFF3FFF3FFB3FF33 ))
  \picorv32/cpu_state_FSM_FFd6-In7  (
    .I0(\picorv32/cpu_state_FSM_FFd6-In9 ),
    .I1(sys_rst_INV_439_o_2326),
    .I2(\picorv32/cpu_state_FSM_FFd6-In1_4533 ),
    .I3(\picorv32/cpu_state_FSM_FFd6-In5_8389 ),
    .I4(\picorv32/mem_xfer_mem_state[1]_OR_413_o ),
    .I5(\picorv32/cpu_state_FSM_FFd6-In8 ),
    .O(\picorv32/cpu_state_FSM_FFd6-In )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFCCCF444 ))
  \picorv32/cpu_state[7]_latched_store_Select_564_o6  (
    .I0(\picorv32/is_beq_bne_blt_bge_bltu_bgeu ),
    .I1(\picorv32/cpu_state_FSM_FFd4 ),
    .I2(\picorv32/cpu_state_FSM_FFd5 ),
    .I3(\picorv32/cpu_state[7]_latched_store_Select_564_o5_8395 ),
    .I4(\picorv32/alu_out_0_5629 ),
    .I5(\picorv32/cpu_state[7]_latched_store_Select_564_o2_8393 ),
    .O(\picorv32/cpu_state[7]_latched_store_Select_564_o )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \picorv32/out14_SW0  (
    .I0(\picorv32/is_jalr_addi_slti_sltiu_xori_ori_andi_6421 ),
    .I1(\picorv32/is_slli_srli_srai_6422 ),
    .I2(\picorv32/instr_retirq_6487 ),
    .I3(\picorv32/instr_maskirq_6424 ),
    .I4(\picorv32/is_lui_auipc_jal_6647 ),
    .I5(\picorv32/is_lb_lh_lw_lbu_lhu ),
    .O(N947)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFEFFFFFFFF ))
  \picorv32/out14  (
    .I0(\picorv32/out361_FRB_5354 ),
    .I1(\picorv32/instr_getq_6426 ),
    .I2(\picorv32/instr_setq_6425 ),
    .I3(\picorv32/instr_timer_6423 ),
    .I4(N947),
    .I5(\picorv32/_n1471 ),
    .O(\picorv32/n0568 )
  );
  LUT4 #(
    .INIT ( 16'hFEFF ))
  \picorv32/cpu_state_FSM_FFd2-In21_SW0  (
    .I0(\picorv32/instr_maskirq_6424 ),
    .I1(\picorv32/instr_retirq_6487 ),
    .I2(\picorv32/is_lui_auipc_jal_6647 ),
    .I3(\picorv32/cpu_state_FSM_FFd5 ),
    .O(N949)
  );
  LUT6 #(
    .INIT ( 64'h0000000100000000 ))
  \picorv32/cpu_state_FSM_FFd2-In21  (
    .I0(\picorv32/out361_FRB_5354 ),
    .I1(\picorv32/instr_getq_6426 ),
    .I2(\picorv32/instr_setq_6425 ),
    .I3(\picorv32/instr_timer_6423 ),
    .I4(N949),
    .I5(\picorv32/_n1471 ),
    .O(\picorv32/cpu_state_FSM_FFd2-In21_5293 )
  );
  LUT3 #(
    .INIT ( 8'h01 ))
  \picorv32/cpu_state_FSM_FFd4-In1  (
    .I0(\picorv32/is_lb_lh_lw_lbu_lhu ),
    .I1(\picorv32/is_slli_srli_srai_6422 ),
    .I2(\picorv32/cpu_state_FSM_FFd6-In3 ),
    .O(\picorv32/cpu_state_FSM_FFd4-In1_8398 )
  );
  LUT6 #(
    .INIT ( 64'hFCFCF0F0FCFDF0F0 ))
  \picorv32/cpu_state_FSM_FFd4-In2  (
    .I0(\picorv32/is_sll_srl_sra_6420 ),
    .I1(\picorv32/is_jalr_addi_slti_sltiu_xori_ori_andi_6421 ),
    .I2(\picorv32/is_lui_auipc_jal_6647 ),
    .I3(\picorv32/is_sb_sh_sw ),
    .I4(\picorv32/cpu_state_FSM_FFd4-In1_8398 ),
    .I5(\picorv32/n0568 ),
    .O(\picorv32/cpu_state_FSM_FFd4-In2_8399 )
  );
  LUT4 #(
    .INIT ( 16'h0800 ))
  \picorv32/cpu_state_FSM_FFd4-In3  (
    .I0(\picorv32/cpu_state_FSM_FFd5 ),
    .I1(\picorv32/_n1471 ),
    .I2(\picorv32/out361_FRB_5354 ),
    .I3(\picorv32/cpu_state_FSM_FFd4-In2_8399 ),
    .O(\picorv32/cpu_state_FSM_FFd4-In3_8400 )
  );
  LUT6 #(
    .INIT ( 64'h8888888808000000 ))
  \picorv32/cpu_state_FSM_FFd4-In4  (
    .I0(\picorv32/cpu_state_FSM_FFd2_BRB0_9816 ),
    .I1(\picorv32/cpu_state_FSM_FFd2_BRB1_9817 ),
    .I2(\picorv32/cpu_state_FSM_FFd2_BRB3_9819 ),
    .I3(\picorv32/cpu_state_FSM_FFd4_BRB3_9824 ),
    .I4(\picorv32/cpu_state_FSM_FFd4_BRB4_9825 ),
    .I5(\picorv32/cpu_state_FSM_FFd4_BRB5_9826 ),
    .O(\picorv32/cpu_state_FSM_FFd4 )
  );
  LUT6 #(
    .INIT ( 64'hECA00000A0A00000 ))
  \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<4>1  (
    .I0(\picorv32/decoded_imm [4]),
    .I1(\picorv32/decoded_rs2[5]_read_port_357_OUT<4> ),
    .I2(\picorv32/PWR_10_o_PWR_10_o_OR_598_o ),
    .I3(\picorv32/decoded_rs2[5]_reduce_or_357_o ),
    .I4(\picorv32/cpu_state_FSM_FFd5 ),
    .I5(\picorv32/_n16111_10320 ),
    .O(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<4>1_8401 )
  );
  LUT6 #(
    .INIT ( 64'hF888000088880000 ))
  \picorv32/cpu_state_cpu_state[7]_X_2_o_select_590_OUT<4>1  (
    .I0(\picorv32/is_slli_srli_srai_6422 ),
    .I1(\picorv32/decoded_imm_uj [4]),
    .I2(\picorv32/decoded_rs2[5]_read_port_357_OUT<4> ),
    .I3(\picorv32/decoded_rs2[5]_reduce_or_357_o ),
    .I4(\picorv32/cpu_state_FSM_FFd5 ),
    .I5(\picorv32/_n1611 ),
    .O(\picorv32/cpu_state_cpu_state[7]_X_2_o_select_590_OUT<4> )
  );
  LUT5 #(
    .INIT ( 32'hFFFF8882 ))
  \picorv32/cpu_state_cpu_state[7]_X_2_o_select_590_OUT<4>2  (
    .I0(\picorv32/cpu_state_FSM_FFd3 ),
    .I1(\picorv32/reg_sh [4]),
    .I2(\picorv32/Mmux_GND_2_o_GND_2_o_mux_513_OUT_rs_cy [2]),
    .I3(\picorv32/reg_sh [3]),
    .I4(\picorv32/cpu_state_cpu_state[7]_X_2_o_select_590_OUT<4> ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_590_OUT<4> )
  );
  LUT6 #(
    .INIT ( 64'hECA00000A0A00000 ))
  \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<3>1  (
    .I0(\picorv32/decoded_imm [3]),
    .I1(\picorv32/decoded_rs2[5]_read_port_357_OUT<3> ),
    .I2(\picorv32/PWR_10_o_PWR_10_o_OR_598_o ),
    .I3(\picorv32/decoded_rs2[5]_reduce_or_357_o ),
    .I4(\picorv32/cpu_state_FSM_FFd5 ),
    .I5(\picorv32/_n16111_10320 ),
    .O(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<3>1_8403 )
  );
  LUT6 #(
    .INIT ( 64'hF888000088880000 ))
  \picorv32/cpu_state_cpu_state[7]_X_2_o_select_590_OUT<3>1  (
    .I0(\picorv32/is_slli_srli_srai_6422 ),
    .I1(\picorv32/decoded_imm_uj [3]),
    .I2(\picorv32/decoded_rs2[5]_read_port_357_OUT<3> ),
    .I3(\picorv32/decoded_rs2[5]_reduce_or_357_o ),
    .I4(\picorv32/cpu_state_FSM_FFd5 ),
    .I5(\picorv32/_n1611 ),
    .O(\picorv32/cpu_state_cpu_state[7]_X_2_o_select_590_OUT<3> )
  );
  LUT4 #(
    .INIT ( 16'hFF82 ))
  \picorv32/cpu_state_cpu_state[7]_X_2_o_select_590_OUT<3>2  (
    .I0(\picorv32/cpu_state_FSM_FFd3 ),
    .I1(\picorv32/Mmux_GND_2_o_GND_2_o_mux_513_OUT_rs_cy [2]),
    .I2(\picorv32/reg_sh [3]),
    .I3(\picorv32/cpu_state_cpu_state[7]_X_2_o_select_590_OUT<3> ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_590_OUT<3> )
  );
  LUT6 #(
    .INIT ( 64'hECA00000A0A00000 ))
  \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<2>1  (
    .I0(\picorv32/decoded_imm [2]),
    .I1(\picorv32/decoded_rs2[5]_read_port_357_OUT<2> ),
    .I2(\picorv32/PWR_10_o_PWR_10_o_OR_598_o ),
    .I3(\picorv32/decoded_rs2[5]_reduce_or_357_o ),
    .I4(\picorv32/cpu_state_FSM_FFd5 ),
    .I5(\picorv32/_n16111_10320 ),
    .O(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<2>1_8405 )
  );
  LUT6 #(
    .INIT ( 64'hECA00000A0A00000 ))
  \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<1>1  (
    .I0(\picorv32/decoded_imm [1]),
    .I1(\picorv32/decoded_rs2[5]_read_port_357_OUT<1> ),
    .I2(\picorv32/PWR_10_o_PWR_10_o_OR_598_o ),
    .I3(\picorv32/decoded_rs2[5]_reduce_or_357_o ),
    .I4(\picorv32/cpu_state_FSM_FFd5 ),
    .I5(\picorv32/_n16111_10320 ),
    .O(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<1>1_8406 )
  );
  LUT6 #(
    .INIT ( 64'hF888000088880000 ))
  \picorv32/cpu_state_cpu_state[7]_X_2_o_select_590_OUT<1>1  (
    .I0(\picorv32/is_slli_srli_srai_6422 ),
    .I1(\picorv32/decoded_imm_uj [1]),
    .I2(\picorv32/decoded_rs2[5]_read_port_357_OUT<1> ),
    .I3(\picorv32/decoded_rs2[5]_reduce_or_357_o ),
    .I4(\picorv32/cpu_state_FSM_FFd5 ),
    .I5(\picorv32/_n1611 ),
    .O(\picorv32/cpu_state_cpu_state[7]_X_2_o_select_590_OUT<1> )
  );
  LUT6 #(
    .INIT ( 64'h0000020000000000 ))
  \picorv32/mem_rdata_latched[6]_mem_rdata_latched[31]_AND_684_o11  (
    .I0(\picorv32/mem_rdata_latched_noshuffle [0]),
    .I1(\picorv32/mem_rdata_latched_noshuffle [6]),
    .I2(\picorv32/mem_rdata_latched_noshuffle [5]),
    .I3(\picorv32/mem_rdata_latched_noshuffle [3]),
    .I4(\picorv32/mem_rdata_latched_noshuffle [4]),
    .I5(\picorv32/mem_rdata_latched_noshuffle [1]),
    .O(\picorv32/mem_rdata_latched[6]_mem_rdata_latched[31]_AND_684_o11_8408 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \picorv32/mem_rdata_latched[6]_mem_rdata_latched[31]_AND_684_o12  (
    .I0(\picorv32/mem_rdata_latched_noshuffle [31]),
    .I1(\picorv32/mem_rdata_latched_noshuffle [30]),
    .I2(\picorv32/mem_rdata_latched_noshuffle [29]),
    .I3(\picorv32/mem_rdata_latched_noshuffle [28]),
    .I4(\picorv32/mem_rdata_latched_noshuffle [25]),
    .I5(\picorv32/mem_rdata_latched_noshuffle [2]),
    .O(\picorv32/mem_rdata_latched[6]_mem_rdata_latched[31]_AND_684_o12_8409 )
  );
  LUT6 #(
    .INIT ( 64'hCCF000A0CC500000 ))
  \picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT91  (
    .I0(\picorv32/instr_jal_6092 ),
    .I1(\picorv32/irq_pending[31]_reduce_or_407_o ),
    .I2(\picorv32/decoder_trigger ),
    .I3(\picorv32/decoder_trigger_instr_waitirq_AND_776_o ),
    .I4(\picorv32/PWR_10_o_GND_2_o_add_412_OUT [13]),
    .I5(\picorv32/PWR_10_o_decoded_imm_uj[31]_add_414_OUT<13> ),
    .O(\picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT9 )
  );
  LUT5 #(
    .INIT ( 32'h8C0C8800 ))
  \picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT92  (
    .I0(\picorv32/_n1587<19>1 ),
    .I1(sys_rst_INV_439_o_2326),
    .I2(\picorv32/decoder_trigger_irq_state[1]_OR_560_o ),
    .I3(\picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT111_4519 ),
    .I4(\picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT9 ),
    .O(\picorv32/cpu_state[7]_GND_2_o_mux_604_OUT<13> )
  );
  LUT6 #(
    .INIT ( 64'hCCF000A0CC500000 ))
  \picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT71  (
    .I0(\picorv32/instr_jal_6092 ),
    .I1(\picorv32/irq_pending[31]_reduce_or_407_o ),
    .I2(\picorv32/decoder_trigger ),
    .I3(\picorv32/decoder_trigger_instr_waitirq_AND_776_o ),
    .I4(\picorv32/PWR_10_o_GND_2_o_add_412_OUT [12]),
    .I5(\picorv32/PWR_10_o_decoded_imm_uj[31]_add_414_OUT<12> ),
    .O(\picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT7 )
  );
  LUT5 #(
    .INIT ( 32'h8C0C8800 ))
  \picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT72  (
    .I0(\picorv32/_n1587<20>1 ),
    .I1(sys_rst_INV_439_o_2326),
    .I2(\picorv32/decoder_trigger_irq_state[1]_OR_560_o ),
    .I3(\picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT111_4519 ),
    .I4(\picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT7 ),
    .O(\picorv32/cpu_state[7]_GND_2_o_mux_604_OUT<12> )
  );
  LUT6 #(
    .INIT ( 64'hCCF000A0CC500000 ))
  \picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT621  (
    .I0(\picorv32/instr_jal_6092 ),
    .I1(\picorv32/irq_pending[31]_reduce_or_407_o ),
    .I2(\picorv32/decoder_trigger ),
    .I3(\picorv32/decoder_trigger_instr_waitirq_AND_776_o ),
    .I4(\picorv32/PWR_10_o_GND_2_o_add_412_OUT [9]),
    .I5(\picorv32/PWR_10_o_decoded_imm_uj[31]_add_414_OUT<9> ),
    .O(\picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT62 )
  );
  LUT5 #(
    .INIT ( 32'h8C0C8800 ))
  \picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT622  (
    .I0(\picorv32/_n1587<23>1 ),
    .I1(sys_rst_INV_439_o_2326),
    .I2(\picorv32/decoder_trigger_irq_state[1]_OR_560_o ),
    .I3(\picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT111_4519 ),
    .I4(\picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT62 ),
    .O(\picorv32/cpu_state[7]_GND_2_o_mux_604_OUT<9> )
  );
  LUT6 #(
    .INIT ( 64'hCC00F0A0CC005000 ))
  \picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT601  (
    .I0(\picorv32/instr_jal_6092 ),
    .I1(\picorv32/irq_pending[31]_reduce_or_407_o ),
    .I2(\picorv32/decoder_trigger ),
    .I3(\picorv32/PWR_10_o_GND_2_o_add_412_OUT [8]),
    .I4(\picorv32/decoder_trigger_instr_waitirq_AND_776_o ),
    .I5(\picorv32/PWR_10_o_decoded_imm_uj[31]_add_414_OUT<8> ),
    .O(\picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT60 )
  );
  LUT5 #(
    .INIT ( 32'h8C0C8800 ))
  \picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT602  (
    .I0(\picorv32/_n1587<24>1 ),
    .I1(sys_rst_INV_439_o_2326),
    .I2(\picorv32/decoder_trigger_irq_state[1]_OR_560_o ),
    .I3(\picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT111_4519 ),
    .I4(\picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT60 ),
    .O(\picorv32/cpu_state[7]_GND_2_o_mux_604_OUT<8> )
  );
  LUT6 #(
    .INIT ( 64'hCC00F0A0CC005000 ))
  \picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT581  (
    .I0(\picorv32/instr_jal_6092 ),
    .I1(\picorv32/irq_pending[31]_reduce_or_407_o ),
    .I2(\picorv32/decoder_trigger ),
    .I3(\picorv32/PWR_10_o_GND_2_o_add_412_OUT [7]),
    .I4(\picorv32/decoder_trigger_instr_waitirq_AND_776_o ),
    .I5(\picorv32/PWR_10_o_decoded_imm_uj[31]_add_414_OUT<7> ),
    .O(\picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT58 )
  );
  LUT5 #(
    .INIT ( 32'h8C0C8800 ))
  \picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT582  (
    .I0(\picorv32/_n1587<25>1 ),
    .I1(sys_rst_INV_439_o_2326),
    .I2(\picorv32/decoder_trigger_irq_state[1]_OR_560_o ),
    .I3(\picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT111_4519 ),
    .I4(\picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT58 ),
    .O(\picorv32/cpu_state[7]_GND_2_o_mux_604_OUT<7> )
  );
  LUT6 #(
    .INIT ( 64'hCC00F0A0CC005000 ))
  \picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT561  (
    .I0(\picorv32/instr_jal_6092 ),
    .I1(\picorv32/irq_pending[31]_reduce_or_407_o ),
    .I2(\picorv32/decoder_trigger ),
    .I3(\picorv32/PWR_10_o_GND_2_o_add_412_OUT [6]),
    .I4(\picorv32/decoder_trigger_instr_waitirq_AND_776_o ),
    .I5(\picorv32/PWR_10_o_decoded_imm_uj[31]_add_414_OUT<6> ),
    .O(\picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT56 )
  );
  LUT5 #(
    .INIT ( 32'h8C0C8800 ))
  \picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT562  (
    .I0(\picorv32/_n1587<26>1 ),
    .I1(sys_rst_INV_439_o_2326),
    .I2(\picorv32/decoder_trigger_irq_state[1]_OR_560_o ),
    .I3(\picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT111_4519 ),
    .I4(\picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT56 ),
    .O(\picorv32/cpu_state[7]_GND_2_o_mux_604_OUT<6> )
  );
  LUT6 #(
    .INIT ( 64'hCC00F0A0CC005000 ))
  \picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT541  (
    .I0(\picorv32/instr_jal_6092 ),
    .I1(\picorv32/irq_pending[31]_reduce_or_407_o ),
    .I2(\picorv32/decoder_trigger ),
    .I3(\picorv32/PWR_10_o_GND_2_o_add_412_OUT [5]),
    .I4(\picorv32/decoder_trigger_instr_waitirq_AND_776_o ),
    .I5(\picorv32/PWR_10_o_decoded_imm_uj[31]_add_414_OUT<5> ),
    .O(\picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT54 )
  );
  LUT5 #(
    .INIT ( 32'h8C0C8800 ))
  \picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT542  (
    .I0(\picorv32/_n1587<27>1 ),
    .I1(sys_rst_INV_439_o_2326),
    .I2(\picorv32/decoder_trigger_irq_state[1]_OR_560_o ),
    .I3(\picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT111_4519 ),
    .I4(\picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT54 ),
    .O(\picorv32/cpu_state[7]_GND_2_o_mux_604_OUT<5> )
  );
  LUT6 #(
    .INIT ( 64'hCC00F0A0CC005000 ))
  \picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT521  (
    .I0(\picorv32/instr_jal_6092 ),
    .I1(\picorv32/irq_pending[31]_reduce_or_407_o ),
    .I2(\picorv32/decoder_trigger ),
    .I3(\picorv32/PWR_10_o_GND_2_o_add_412_OUT [4]),
    .I4(\picorv32/decoder_trigger_instr_waitirq_AND_776_o ),
    .I5(\picorv32/PWR_10_o_decoded_imm_uj[31]_add_414_OUT<4> ),
    .O(\picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT52_8417 )
  );
  LUT5 #(
    .INIT ( 32'h8C0C8800 ))
  \picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT522  (
    .I0(\picorv32/_n1587[28] ),
    .I1(sys_rst_INV_439_o_2326),
    .I2(\picorv32/decoder_trigger_irq_state[1]_OR_560_o ),
    .I3(\picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT111_4519 ),
    .I4(\picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT52_8417 ),
    .O(\picorv32/cpu_state[7]_GND_2_o_mux_604_OUT<4> )
  );
  LUT6 #(
    .INIT ( 64'hCC00F0A0CC005000 ))
  \picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT501  (
    .I0(\picorv32/instr_jal_6092 ),
    .I1(\picorv32/irq_pending[31]_reduce_or_407_o ),
    .I2(\picorv32/decoder_trigger ),
    .I3(\picorv32/PWR_10_o_GND_2_o_add_412_OUT [3]),
    .I4(\picorv32/decoder_trigger_instr_waitirq_AND_776_o ),
    .I5(\picorv32/PWR_10_o_decoded_imm_uj[31]_add_414_OUT<3> ),
    .O(\picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT50 )
  );
  LUT5 #(
    .INIT ( 32'h8C0C8800 ))
  \picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT502  (
    .I0(\picorv32/_n1587[29] ),
    .I1(sys_rst_INV_439_o_2326),
    .I2(\picorv32/decoder_trigger_irq_state[1]_OR_560_o ),
    .I3(\picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT111_4519 ),
    .I4(\picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT50 ),
    .O(\picorv32/cpu_state[7]_GND_2_o_mux_604_OUT<3> )
  );
  LUT6 #(
    .INIT ( 64'hCCF000A0CC500000 ))
  \picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT51  (
    .I0(\picorv32/instr_jal_6092 ),
    .I1(\picorv32/irq_pending[31]_reduce_or_407_o ),
    .I2(\picorv32/decoder_trigger ),
    .I3(\picorv32/decoder_trigger_instr_waitirq_AND_776_o ),
    .I4(\picorv32/PWR_10_o_GND_2_o_add_412_OUT [11]),
    .I5(\picorv32/PWR_10_o_decoded_imm_uj[31]_add_414_OUT<11> ),
    .O(\picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT5 )
  );
  LUT5 #(
    .INIT ( 32'h8C0C8800 ))
  \picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT52  (
    .I0(\picorv32/_n1587<21>1 ),
    .I1(sys_rst_INV_439_o_2326),
    .I2(\picorv32/decoder_trigger_irq_state[1]_OR_560_o ),
    .I3(\picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT111_4519 ),
    .I4(\picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT5 ),
    .O(\picorv32/cpu_state[7]_GND_2_o_mux_604_OUT<11> )
  );
  LUT6 #(
    .INIT ( 64'hCCF000A0CC500000 ))
  \picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT481  (
    .I0(\picorv32/instr_jal_6092 ),
    .I1(\picorv32/irq_pending[31]_reduce_or_407_o ),
    .I2(\picorv32/decoder_trigger ),
    .I3(\picorv32/decoder_trigger_instr_waitirq_AND_776_o ),
    .I4(\picorv32/PWR_10_o_GND_2_o_add_412_OUT [31]),
    .I5(\picorv32/PWR_10_o_decoded_imm_uj[31]_add_414_OUT<31> ),
    .O(\picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT48 )
  );
  LUT5 #(
    .INIT ( 32'h8C0C8800 ))
  \picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT482  (
    .I0(\picorv32/_n1587<1>1 ),
    .I1(sys_rst_INV_439_o_2326),
    .I2(\picorv32/decoder_trigger_irq_state[1]_OR_560_o ),
    .I3(\picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT111_4519 ),
    .I4(\picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT48 ),
    .O(\picorv32/cpu_state[7]_GND_2_o_mux_604_OUT<31> )
  );
  LUT6 #(
    .INIT ( 64'hCCF000A0CC500000 ))
  \picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT461  (
    .I0(\picorv32/instr_jal_6092 ),
    .I1(\picorv32/irq_pending[31]_reduce_or_407_o ),
    .I2(\picorv32/decoder_trigger ),
    .I3(\picorv32/decoder_trigger_instr_waitirq_AND_776_o ),
    .I4(\picorv32/PWR_10_o_GND_2_o_add_412_OUT [30]),
    .I5(\picorv32/PWR_10_o_decoded_imm_uj[31]_add_414_OUT<30> ),
    .O(\picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT46 )
  );
  LUT5 #(
    .INIT ( 32'h8C0C8800 ))
  \picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT462  (
    .I0(\picorv32/_n1587<2>1 ),
    .I1(sys_rst_INV_439_o_2326),
    .I2(\picorv32/decoder_trigger_irq_state[1]_OR_560_o ),
    .I3(\picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT111_4519 ),
    .I4(\picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT46 ),
    .O(\picorv32/cpu_state[7]_GND_2_o_mux_604_OUT<30> )
  );
  LUT6 #(
    .INIT ( 64'hCC00F0A0CC005000 ))
  \picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT441  (
    .I0(\picorv32/instr_jal_6092 ),
    .I1(\picorv32/irq_pending[31]_reduce_or_407_o ),
    .I2(\picorv32/decoder_trigger ),
    .I3(\picorv32/PWR_10_o_GND_2_o_add_412_OUT [2]),
    .I4(\picorv32/decoder_trigger_instr_waitirq_AND_776_o ),
    .I5(\picorv32/PWR_10_o_decoded_imm_uj[31]_add_414_OUT<2> ),
    .O(\picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT44 )
  );
  LUT5 #(
    .INIT ( 32'h8A0A8800 ))
  \picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT442  (
    .I0(sys_rst_INV_439_o_2326),
    .I1(\picorv32/_n1587[30] ),
    .I2(\picorv32/decoder_trigger_irq_state[1]_OR_560_o ),
    .I3(\picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT111_4519 ),
    .I4(\picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT44 ),
    .O(\picorv32/cpu_state[7]_GND_2_o_mux_604_OUT<2> )
  );
  LUT6 #(
    .INIT ( 64'hCCF000A0CC500000 ))
  \picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT401  (
    .I0(\picorv32/instr_jal_6092 ),
    .I1(\picorv32/irq_pending[31]_reduce_or_407_o ),
    .I2(\picorv32/decoder_trigger ),
    .I3(\picorv32/decoder_trigger_instr_waitirq_AND_776_o ),
    .I4(\picorv32/PWR_10_o_GND_2_o_add_412_OUT [28]),
    .I5(\picorv32/PWR_10_o_decoded_imm_uj[31]_add_414_OUT<28> ),
    .O(\picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT40 )
  );
  LUT5 #(
    .INIT ( 32'h8C0C8800 ))
  \picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT402  (
    .I0(\picorv32/_n1587<4>1 ),
    .I1(sys_rst_INV_439_o_2326),
    .I2(\picorv32/decoder_trigger_irq_state[1]_OR_560_o ),
    .I3(\picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT111_4519 ),
    .I4(\picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT40 ),
    .O(\picorv32/cpu_state[7]_GND_2_o_mux_604_OUT<28> )
  );
  LUT6 #(
    .INIT ( 64'hCCF000A0CC500000 ))
  \picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT381  (
    .I0(\picorv32/instr_jal_6092 ),
    .I1(\picorv32/irq_pending[31]_reduce_or_407_o ),
    .I2(\picorv32/decoder_trigger ),
    .I3(\picorv32/decoder_trigger_instr_waitirq_AND_776_o ),
    .I4(\picorv32/PWR_10_o_GND_2_o_add_412_OUT [27]),
    .I5(\picorv32/PWR_10_o_decoded_imm_uj[31]_add_414_OUT<27> ),
    .O(\picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT38 )
  );
  LUT5 #(
    .INIT ( 32'h8C0C8800 ))
  \picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT382  (
    .I0(\picorv32/_n1587<5>1 ),
    .I1(sys_rst_INV_439_o_2326),
    .I2(\picorv32/decoder_trigger_irq_state[1]_OR_560_o ),
    .I3(\picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT111_4519 ),
    .I4(\picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT38 ),
    .O(\picorv32/cpu_state[7]_GND_2_o_mux_604_OUT<27> )
  );
  LUT6 #(
    .INIT ( 64'hCCF000A0CC500000 ))
  \picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT361  (
    .I0(\picorv32/instr_jal_6092 ),
    .I1(\picorv32/irq_pending[31]_reduce_or_407_o ),
    .I2(\picorv32/decoder_trigger ),
    .I3(\picorv32/decoder_trigger_instr_waitirq_AND_776_o ),
    .I4(\picorv32/PWR_10_o_GND_2_o_add_412_OUT [26]),
    .I5(\picorv32/PWR_10_o_decoded_imm_uj[31]_add_414_OUT<26> ),
    .O(\picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT36 )
  );
  LUT5 #(
    .INIT ( 32'h8C0C8800 ))
  \picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT362  (
    .I0(\picorv32/_n1587<6>1 ),
    .I1(sys_rst_INV_439_o_2326),
    .I2(\picorv32/decoder_trigger_irq_state[1]_OR_560_o ),
    .I3(\picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT111_4519 ),
    .I4(\picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT36 ),
    .O(\picorv32/cpu_state[7]_GND_2_o_mux_604_OUT<26> )
  );
  LUT6 #(
    .INIT ( 64'hCCF000A0CC500000 ))
  \picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT341  (
    .I0(\picorv32/instr_jal_6092 ),
    .I1(\picorv32/irq_pending[31]_reduce_or_407_o ),
    .I2(\picorv32/decoder_trigger ),
    .I3(\picorv32/decoder_trigger_instr_waitirq_AND_776_o ),
    .I4(\picorv32/PWR_10_o_GND_2_o_add_412_OUT [25]),
    .I5(\picorv32/PWR_10_o_decoded_imm_uj[31]_add_414_OUT<25> ),
    .O(\picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT34 )
  );
  LUT5 #(
    .INIT ( 32'h8C0C8800 ))
  \picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT342  (
    .I0(\picorv32/_n1587<7>1 ),
    .I1(sys_rst_INV_439_o_2326),
    .I2(\picorv32/decoder_trigger_irq_state[1]_OR_560_o ),
    .I3(\picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT111_4519 ),
    .I4(\picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT34 ),
    .O(\picorv32/cpu_state[7]_GND_2_o_mux_604_OUT<25> )
  );
  LUT6 #(
    .INIT ( 64'hCCF000A0CC500000 ))
  \picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT321  (
    .I0(\picorv32/instr_jal_6092 ),
    .I1(\picorv32/irq_pending[31]_reduce_or_407_o ),
    .I2(\picorv32/decoder_trigger ),
    .I3(\picorv32/decoder_trigger_instr_waitirq_AND_776_o ),
    .I4(\picorv32/PWR_10_o_GND_2_o_add_412_OUT [24]),
    .I5(\picorv32/PWR_10_o_decoded_imm_uj[31]_add_414_OUT<24> ),
    .O(\picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT32_8427 )
  );
  LUT5 #(
    .INIT ( 32'h8C0C8800 ))
  \picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT322  (
    .I0(\picorv32/_n1587<8>1 ),
    .I1(sys_rst_INV_439_o_2326),
    .I2(\picorv32/decoder_trigger_irq_state[1]_OR_560_o ),
    .I3(\picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT111_4519 ),
    .I4(\picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT32_8427 ),
    .O(\picorv32/cpu_state[7]_GND_2_o_mux_604_OUT<24> )
  );
  LUT6 #(
    .INIT ( 64'hCCF000A0CC500000 ))
  \picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT301  (
    .I0(\picorv32/instr_jal_6092 ),
    .I1(\picorv32/irq_pending[31]_reduce_or_407_o ),
    .I2(\picorv32/decoder_trigger ),
    .I3(\picorv32/decoder_trigger_instr_waitirq_AND_776_o ),
    .I4(\picorv32/PWR_10_o_GND_2_o_add_412_OUT [23]),
    .I5(\picorv32/PWR_10_o_decoded_imm_uj[31]_add_414_OUT<23> ),
    .O(\picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT30 )
  );
  LUT5 #(
    .INIT ( 32'h8C0C8800 ))
  \picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT302  (
    .I0(\picorv32/_n1587<9>1 ),
    .I1(sys_rst_INV_439_o_2326),
    .I2(\picorv32/decoder_trigger_irq_state[1]_OR_560_o ),
    .I3(\picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT111_4519 ),
    .I4(\picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT30 ),
    .O(\picorv32/cpu_state[7]_GND_2_o_mux_604_OUT<23> )
  );
  LUT6 #(
    .INIT ( 64'hCCF000A0CC500000 ))
  \picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT31  (
    .I0(\picorv32/instr_jal_6092 ),
    .I1(\picorv32/irq_pending[31]_reduce_or_407_o ),
    .I2(\picorv32/decoder_trigger ),
    .I3(\picorv32/decoder_trigger_instr_waitirq_AND_776_o ),
    .I4(\picorv32/PWR_10_o_GND_2_o_add_412_OUT [10]),
    .I5(\picorv32/PWR_10_o_decoded_imm_uj[31]_add_414_OUT<10> ),
    .O(\picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT3 )
  );
  LUT5 #(
    .INIT ( 32'h8C0C8800 ))
  \picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT32  (
    .I0(\picorv32/_n1587<22>1 ),
    .I1(sys_rst_INV_439_o_2326),
    .I2(\picorv32/decoder_trigger_irq_state[1]_OR_560_o ),
    .I3(\picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT111_4519 ),
    .I4(\picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT3 ),
    .O(\picorv32/cpu_state[7]_GND_2_o_mux_604_OUT<10> )
  );
  LUT6 #(
    .INIT ( 64'hCCF000A0CC500000 ))
  \picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT281  (
    .I0(\picorv32/instr_jal_6092 ),
    .I1(\picorv32/irq_pending[31]_reduce_or_407_o ),
    .I2(\picorv32/decoder_trigger ),
    .I3(\picorv32/decoder_trigger_instr_waitirq_AND_776_o ),
    .I4(\picorv32/PWR_10_o_GND_2_o_add_412_OUT [22]),
    .I5(\picorv32/PWR_10_o_decoded_imm_uj[31]_add_414_OUT<22> ),
    .O(\picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT28 )
  );
  LUT5 #(
    .INIT ( 32'h8C0C8800 ))
  \picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT282  (
    .I0(\picorv32/_n1587<10>1 ),
    .I1(sys_rst_INV_439_o_2326),
    .I2(\picorv32/decoder_trigger_irq_state[1]_OR_560_o ),
    .I3(\picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT111_4519 ),
    .I4(\picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT28 ),
    .O(\picorv32/cpu_state[7]_GND_2_o_mux_604_OUT<22> )
  );
  LUT6 #(
    .INIT ( 64'hCCF000A0CC500000 ))
  \picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT261  (
    .I0(\picorv32/instr_jal_6092 ),
    .I1(\picorv32/irq_pending[31]_reduce_or_407_o ),
    .I2(\picorv32/decoder_trigger ),
    .I3(\picorv32/decoder_trigger_instr_waitirq_AND_776_o ),
    .I4(\picorv32/PWR_10_o_GND_2_o_add_412_OUT [21]),
    .I5(\picorv32/PWR_10_o_decoded_imm_uj[31]_add_414_OUT<21> ),
    .O(\picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT26 )
  );
  LUT5 #(
    .INIT ( 32'h8C0C8800 ))
  \picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT262  (
    .I0(\picorv32/_n1587<11>1 ),
    .I1(sys_rst_INV_439_o_2326),
    .I2(\picorv32/decoder_trigger_irq_state[1]_OR_560_o ),
    .I3(\picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT111_4519 ),
    .I4(\picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT26 ),
    .O(\picorv32/cpu_state[7]_GND_2_o_mux_604_OUT<21> )
  );
  LUT6 #(
    .INIT ( 64'hCCF000A0CC500000 ))
  \picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT241  (
    .I0(\picorv32/instr_jal_6092 ),
    .I1(\picorv32/irq_pending[31]_reduce_or_407_o ),
    .I2(\picorv32/decoder_trigger ),
    .I3(\picorv32/decoder_trigger_instr_waitirq_AND_776_o ),
    .I4(\picorv32/PWR_10_o_GND_2_o_add_412_OUT [20]),
    .I5(\picorv32/PWR_10_o_decoded_imm_uj[31]_add_414_OUT<20> ),
    .O(\picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT24 )
  );
  LUT5 #(
    .INIT ( 32'h8C0C8800 ))
  \picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT242  (
    .I0(\picorv32/_n1587<12>1 ),
    .I1(sys_rst_INV_439_o_2326),
    .I2(\picorv32/decoder_trigger_irq_state[1]_OR_560_o ),
    .I3(\picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT111_4519 ),
    .I4(\picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT24 ),
    .O(\picorv32/cpu_state[7]_GND_2_o_mux_604_OUT<20> )
  );
  LUT6 #(
    .INIT ( 64'hCCF000A0CC500000 ))
  \picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT191  (
    .I0(\picorv32/instr_jal_6092 ),
    .I1(\picorv32/irq_pending[31]_reduce_or_407_o ),
    .I2(\picorv32/decoder_trigger ),
    .I3(\picorv32/decoder_trigger_instr_waitirq_AND_776_o ),
    .I4(\picorv32/PWR_10_o_GND_2_o_add_412_OUT [18]),
    .I5(\picorv32/PWR_10_o_decoded_imm_uj[31]_add_414_OUT<18> ),
    .O(\picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT19 )
  );
  LUT5 #(
    .INIT ( 32'h8C0C8800 ))
  \picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT192  (
    .I0(\picorv32/_n1587<14>1 ),
    .I1(sys_rst_INV_439_o_2326),
    .I2(\picorv32/decoder_trigger_irq_state[1]_OR_560_o ),
    .I3(\picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT111_4519 ),
    .I4(\picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT19 ),
    .O(\picorv32/cpu_state[7]_GND_2_o_mux_604_OUT<18> )
  );
  LUT6 #(
    .INIT ( 64'hCCF000A0CC500000 ))
  \picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT171  (
    .I0(\picorv32/instr_jal_6092 ),
    .I1(\picorv32/irq_pending[31]_reduce_or_407_o ),
    .I2(\picorv32/decoder_trigger ),
    .I3(\picorv32/decoder_trigger_instr_waitirq_AND_776_o ),
    .I4(\picorv32/PWR_10_o_GND_2_o_add_412_OUT [17]),
    .I5(\picorv32/PWR_10_o_decoded_imm_uj[31]_add_414_OUT<17> ),
    .O(\picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT17 )
  );
  LUT5 #(
    .INIT ( 32'h8C0C8800 ))
  \picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT172  (
    .I0(\picorv32/_n1587<15>1 ),
    .I1(sys_rst_INV_439_o_2326),
    .I2(\picorv32/decoder_trigger_irq_state[1]_OR_560_o ),
    .I3(\picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT111_4519 ),
    .I4(\picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT17 ),
    .O(\picorv32/cpu_state[7]_GND_2_o_mux_604_OUT<17> )
  );
  LUT6 #(
    .INIT ( 64'hCCF000A0CC500000 ))
  \picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT151  (
    .I0(\picorv32/instr_jal_6092 ),
    .I1(\picorv32/irq_pending[31]_reduce_or_407_o ),
    .I2(\picorv32/decoder_trigger ),
    .I3(\picorv32/decoder_trigger_instr_waitirq_AND_776_o ),
    .I4(\picorv32/PWR_10_o_GND_2_o_add_412_OUT [16]),
    .I5(\picorv32/PWR_10_o_decoded_imm_uj[31]_add_414_OUT<16> ),
    .O(\picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT15 )
  );
  LUT5 #(
    .INIT ( 32'h8C0C8800 ))
  \picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT152  (
    .I0(\picorv32/_n1587<16>1 ),
    .I1(sys_rst_INV_439_o_2326),
    .I2(\picorv32/decoder_trigger_irq_state[1]_OR_560_o ),
    .I3(\picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT111_4519 ),
    .I4(\picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT15 ),
    .O(\picorv32/cpu_state[7]_GND_2_o_mux_604_OUT<16> )
  );
  LUT6 #(
    .INIT ( 64'hCCF000A0CC500000 ))
  \picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT131  (
    .I0(\picorv32/instr_jal_6092 ),
    .I1(\picorv32/irq_pending[31]_reduce_or_407_o ),
    .I2(\picorv32/decoder_trigger ),
    .I3(\picorv32/decoder_trigger_instr_waitirq_AND_776_o ),
    .I4(\picorv32/PWR_10_o_GND_2_o_add_412_OUT [15]),
    .I5(\picorv32/PWR_10_o_decoded_imm_uj[31]_add_414_OUT<15> ),
    .O(\picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT13 )
  );
  LUT5 #(
    .INIT ( 32'h8C0C8800 ))
  \picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT132  (
    .I0(\picorv32/_n1587<17>1 ),
    .I1(sys_rst_INV_439_o_2326),
    .I2(\picorv32/decoder_trigger_irq_state[1]_OR_560_o ),
    .I3(\picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT111_4519 ),
    .I4(\picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT13 ),
    .O(\picorv32/cpu_state[7]_GND_2_o_mux_604_OUT<15> )
  );
  LUT6 #(
    .INIT ( 64'hCCF000A0CC500000 ))
  \picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT111  (
    .I0(\picorv32/instr_jal_6092 ),
    .I1(\picorv32/irq_pending[31]_reduce_or_407_o ),
    .I2(\picorv32/decoder_trigger ),
    .I3(\picorv32/decoder_trigger_instr_waitirq_AND_776_o ),
    .I4(\picorv32/PWR_10_o_GND_2_o_add_412_OUT [14]),
    .I5(\picorv32/PWR_10_o_decoded_imm_uj[31]_add_414_OUT<14> ),
    .O(\picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT11 )
  );
  LUT5 #(
    .INIT ( 32'h8C0C8800 ))
  \picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT112  (
    .I0(\picorv32/_n1587<18>1 ),
    .I1(sys_rst_INV_439_o_2326),
    .I2(\picorv32/decoder_trigger_irq_state[1]_OR_560_o ),
    .I3(\picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT111_4519 ),
    .I4(\picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT11 ),
    .O(\picorv32/cpu_state[7]_GND_2_o_mux_604_OUT<14> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<9>1  (
    .I0(\picorv32/instr_maskirq_6424 ),
    .I1(\picorv32/irq_mask [9]),
    .I2(\picorv32/instr_timer_6423 ),
    .I3(\picorv32/timer [9]),
    .I4(\picorv32/count_instr [9]),
    .I5(\picorv32/instr_rdinstr_6096 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<9>1_8438 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<9>2  (
    .I0(\picorv32/count_cycle [9]),
    .I1(\picorv32/instr_rdcycle_6098 ),
    .I2(\picorv32/count_instr [41]),
    .I3(\picorv32/instr_rdinstrh_6095 ),
    .I4(\picorv32/count_cycle [41]),
    .I5(\picorv32/instr_rdcycleh_6097 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<9>2_8439 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<9>5  (
    .I0(\picorv32/cpu_state_FSM_FFd4 ),
    .I1(\picorv32/reg_pc[31]_decoded_imm[31]_add_496_OUT<9> ),
    .I2(\picorv32/cpu_state_FSM_FFd3 ),
    .I3(\picorv32/reg_op1_9 ),
    .I4(\picorv32/cpu_state_FSM_FFd5 ),
    .I5(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<9>4_8440 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<9>5_8441 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<8>1  (
    .I0(\picorv32/instr_maskirq_6424 ),
    .I1(\picorv32/irq_mask [8]),
    .I2(\picorv32/instr_timer_6423 ),
    .I3(\picorv32/timer [8]),
    .I4(\picorv32/count_instr [8]),
    .I5(\picorv32/instr_rdinstr_6096 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<8>1_8442 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<8>2  (
    .I0(\picorv32/count_cycle [8]),
    .I1(\picorv32/instr_rdcycle_6098 ),
    .I2(\picorv32/count_instr [40]),
    .I3(\picorv32/instr_rdinstrh_6095 ),
    .I4(\picorv32/count_cycle [40]),
    .I5(\picorv32/instr_rdcycleh_6097 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<8>2_8443 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<8>5  (
    .I0(\picorv32/cpu_state_FSM_FFd4 ),
    .I1(\picorv32/reg_pc[31]_decoded_imm[31]_add_496_OUT<8> ),
    .I2(\picorv32/cpu_state_FSM_FFd3 ),
    .I3(\picorv32/reg_op1_8 ),
    .I4(\picorv32/cpu_state_FSM_FFd5 ),
    .I5(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<8>4_8444 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<8>5_8445 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<14>1  (
    .I0(\picorv32/instr_maskirq_6424 ),
    .I1(\picorv32/irq_mask [14]),
    .I2(\picorv32/instr_timer_6423 ),
    .I3(\picorv32/timer [14]),
    .I4(\picorv32/count_instr [46]),
    .I5(\picorv32/instr_rdinstrh_6095 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<14>1_8446 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<14>2  (
    .I0(\picorv32/count_cycle [46]),
    .I1(\picorv32/instr_rdcycleh_6097 ),
    .I2(\picorv32/count_instr [14]),
    .I3(\picorv32/instr_rdinstr_6096 ),
    .I4(\picorv32/count_cycle [14]),
    .I5(\picorv32/instr_rdcycle_6098 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<14>2_8447 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<14>5  (
    .I0(\picorv32/cpu_state_FSM_FFd4 ),
    .I1(\picorv32/reg_pc[31]_decoded_imm[31]_add_496_OUT<14> ),
    .I2(\picorv32/cpu_state_FSM_FFd3 ),
    .I3(\picorv32/reg_op1_14 ),
    .I4(\picorv32/cpu_state_FSM_FFd5 ),
    .I5(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<14>4_8448 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<14>5_8449 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<13>1  (
    .I0(\picorv32/instr_maskirq_6424 ),
    .I1(\picorv32/irq_mask [13]),
    .I2(\picorv32/instr_timer_6423 ),
    .I3(\picorv32/timer [13]),
    .I4(\picorv32/count_instr [45]),
    .I5(\picorv32/instr_rdinstrh_6095 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<13>1_8450 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<13>2  (
    .I0(\picorv32/count_cycle [45]),
    .I1(\picorv32/instr_rdcycleh_6097 ),
    .I2(\picorv32/count_instr [13]),
    .I3(\picorv32/instr_rdinstr_6096 ),
    .I4(\picorv32/count_cycle [13]),
    .I5(\picorv32/instr_rdcycle_6098 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<13>2_8451 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<13>5  (
    .I0(\picorv32/cpu_state_FSM_FFd4 ),
    .I1(\picorv32/reg_pc[31]_decoded_imm[31]_add_496_OUT<13> ),
    .I2(\picorv32/cpu_state_FSM_FFd3 ),
    .I3(\picorv32/reg_op1_13 ),
    .I4(\picorv32/cpu_state_FSM_FFd5 ),
    .I5(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<13>4_8452 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<13>5_8453 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<12>1  (
    .I0(\picorv32/instr_maskirq_6424 ),
    .I1(\picorv32/irq_mask [12]),
    .I2(\picorv32/instr_timer_6423 ),
    .I3(\picorv32/timer [12]),
    .I4(\picorv32/count_instr [44]),
    .I5(\picorv32/instr_rdinstrh_6095 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<12>1_8454 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<12>2  (
    .I0(\picorv32/count_cycle [44]),
    .I1(\picorv32/instr_rdcycleh_6097 ),
    .I2(\picorv32/count_instr [12]),
    .I3(\picorv32/instr_rdinstr_6096 ),
    .I4(\picorv32/count_cycle [12]),
    .I5(\picorv32/instr_rdcycle_6098 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<12>2_8455 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<12>5  (
    .I0(\picorv32/cpu_state_FSM_FFd4 ),
    .I1(\picorv32/reg_pc[31]_decoded_imm[31]_add_496_OUT<12> ),
    .I2(\picorv32/cpu_state_FSM_FFd3 ),
    .I3(\picorv32/reg_op1_12 ),
    .I4(\picorv32/cpu_state_FSM_FFd5 ),
    .I5(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<12>4_8456 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<12>5_8457 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<11>1  (
    .I0(\picorv32/instr_maskirq_6424 ),
    .I1(\picorv32/irq_mask [11]),
    .I2(\picorv32/instr_timer_6423 ),
    .I3(\picorv32/timer [11]),
    .I4(\picorv32/count_instr [43]),
    .I5(\picorv32/instr_rdinstrh_6095 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<11>1_8458 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<11>2  (
    .I0(\picorv32/count_cycle [43]),
    .I1(\picorv32/instr_rdcycleh_6097 ),
    .I2(\picorv32/count_instr [11]),
    .I3(\picorv32/instr_rdinstr_6096 ),
    .I4(\picorv32/count_cycle [11]),
    .I5(\picorv32/instr_rdcycle_6098 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<11>2_8459 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<11>5  (
    .I0(\picorv32/cpu_state_FSM_FFd4 ),
    .I1(\picorv32/reg_pc[31]_decoded_imm[31]_add_496_OUT<11> ),
    .I2(\picorv32/cpu_state_FSM_FFd3 ),
    .I3(\picorv32/reg_op1_11 ),
    .I4(\picorv32/cpu_state_FSM_FFd5 ),
    .I5(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<11>4_8460 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<11>5_8461 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<10>1  (
    .I0(\picorv32/instr_maskirq_6424 ),
    .I1(\picorv32/irq_mask [10]),
    .I2(\picorv32/instr_timer_6423 ),
    .I3(\picorv32/timer [10]),
    .I4(\picorv32/count_instr [42]),
    .I5(\picorv32/instr_rdinstrh_6095 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<10>2_8462 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<10>2  (
    .I0(\picorv32/count_cycle [42]),
    .I1(\picorv32/instr_rdcycleh_6097 ),
    .I2(\picorv32/count_instr [10]),
    .I3(\picorv32/instr_rdinstr_6096 ),
    .I4(\picorv32/count_cycle [10]),
    .I5(\picorv32/instr_rdcycle_6098 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<10>4_8463 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<10>5  (
    .I0(\picorv32/cpu_state_FSM_FFd4 ),
    .I1(\picorv32/reg_pc[31]_decoded_imm[31]_add_496_OUT<10> ),
    .I2(\picorv32/cpu_state_FSM_FFd3 ),
    .I3(\picorv32/reg_op1_10 ),
    .I4(\picorv32/cpu_state_FSM_FFd5 ),
    .I5(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<10>6 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<10>7_8465 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<6>1  (
    .I0(\picorv32/instr_maskirq_6424 ),
    .I1(\picorv32/irq_mask [6]),
    .I2(\picorv32/instr_timer_6423 ),
    .I3(\picorv32/timer [6]),
    .I4(\picorv32/count_instr [6]),
    .I5(\picorv32/instr_rdinstr_6096 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<6>1_8466 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<6>2  (
    .I0(\picorv32/count_cycle [6]),
    .I1(\picorv32/instr_rdcycle_6098 ),
    .I2(\picorv32/count_instr [38]),
    .I3(\picorv32/instr_rdinstrh_6095 ),
    .I4(\picorv32/count_cycle [38]),
    .I5(\picorv32/instr_rdcycleh_6097 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<6>2_8467 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<6>5  (
    .I0(\picorv32/cpu_state_FSM_FFd4 ),
    .I1(\picorv32/reg_pc[31]_decoded_imm[31]_add_496_OUT<6> ),
    .I2(\picorv32/cpu_state_FSM_FFd3 ),
    .I3(\picorv32/reg_op1_6 ),
    .I4(\picorv32/cpu_state_FSM_FFd5 ),
    .I5(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<6>4_8468 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<6>5_8469 )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<6>6  (
    .I0(\picorv32/mem_wordsize [1]),
    .I1(\picorv32/reg_op1_0 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<0>7 )
  );
  LUT6 #(
    .INIT ( 64'hFAD0D0D0AA808080 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<6>7  (
    .I0(\picorv32/reg_op1_1 ),
    .I1(basesoc_done_mmx_out7),
    .I2(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<0>7 ),
    .I3(basesoc_done_mmx_out30),
    .I4(\picorv32/Mmux_mem_rdata_word111 ),
    .I5(basesoc_done_mmx_out21),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<6>7_8470 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF88808080 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<6>8  (
    .I0(\picorv32/cpu_state_FSM_FFd1 ),
    .I1(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<1>2 ),
    .I2(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<6>7_8470 ),
    .I3(basesoc_done_mmx_out12),
    .I4(\picorv32/Mmux_mem_rdata_word110 ),
    .I5(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<6>5_8469 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<6> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<5>1  (
    .I0(\picorv32/instr_maskirq_6424 ),
    .I1(\picorv32/irq_mask [5]),
    .I2(\picorv32/instr_timer_6423 ),
    .I3(\picorv32/timer [5]),
    .I4(\picorv32/count_instr [5]),
    .I5(\picorv32/instr_rdinstr_6096 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<5>1_8471 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<5>2  (
    .I0(\picorv32/count_cycle [5]),
    .I1(\picorv32/instr_rdcycle_6098 ),
    .I2(\picorv32/count_instr [37]),
    .I3(\picorv32/instr_rdinstrh_6095 ),
    .I4(\picorv32/count_cycle [37]),
    .I5(\picorv32/instr_rdcycleh_6097 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<5>2_8472 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<5>5  (
    .I0(\picorv32/cpu_state_FSM_FFd4 ),
    .I1(\picorv32/reg_pc[31]_decoded_imm[31]_add_496_OUT<5> ),
    .I2(\picorv32/cpu_state_FSM_FFd3 ),
    .I3(\picorv32/reg_op1_5 ),
    .I4(\picorv32/cpu_state_FSM_FFd5 ),
    .I5(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<5>4_8473 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<5>5_8474 )
  );
  LUT6 #(
    .INIT ( 64'hFAD0D0D0AA808080 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<5>7  (
    .I0(\picorv32/reg_op1_1 ),
    .I1(basesoc_done_mmx_out6),
    .I2(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<0>7 ),
    .I3(basesoc_done_mmx_out29),
    .I4(\picorv32/Mmux_mem_rdata_word111 ),
    .I5(basesoc_done_mmx_out20),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<5>7_8475 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF88808080 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<5>8  (
    .I0(\picorv32/cpu_state_FSM_FFd1 ),
    .I1(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<1>2 ),
    .I2(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<5>7_8475 ),
    .I3(basesoc_done_mmx_out11),
    .I4(\picorv32/Mmux_mem_rdata_word110 ),
    .I5(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<5>5_8474 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<5> )
  );
  LUT5 #(
    .INIT ( 32'h88800800 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<4>1  (
    .I0(\picorv32/reg_op1_0 ),
    .I1(\picorv32/mem_wordsize [1]),
    .I2(\picorv32/reg_op1_1 ),
    .I3(basesoc_done_mmx_out19),
    .I4(basesoc_done_mmx_out4),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<4>1_8476 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<4>3  (
    .I0(\picorv32/cpu_state_FSM_FFd6_6168 ),
    .I1(\picorv32/irq_pending [4]),
    .I2(\picorv32/cpu_state_FSM_FFd3 ),
    .I3(\picorv32/reg_op1_4 ),
    .I4(\picorv32/cpu_state_FSM_FFd4 ),
    .I5(\picorv32/reg_pc[31]_decoded_imm[31]_add_496_OUT<4> ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<4>3_8477 )
  );
  LUT5 #(
    .INIT ( 32'h0000EAC0 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<4>4  (
    .I0(\picorv32/pcpi_div/pcpi_rd [4]),
    .I1(\picorv32/pcpi_mul/pcpi_rd [4]),
    .I2(\picorv32/pcpi_mul/pcpi_wr_6714 ),
    .I3(\picorv32/pcpi_div/pcpi_ready_6680 ),
    .I4(\picorv32/_n1471 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<4>4_8478 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<4>5  (
    .I0(\picorv32/instr_maskirq_6424 ),
    .I1(\picorv32/irq_mask [4]),
    .I2(\picorv32/instr_timer_6423 ),
    .I3(\picorv32/timer [4]),
    .I4(\picorv32/count_instr [4]),
    .I5(\picorv32/instr_rdinstr_6096 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<4>5_8479 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<4>6  (
    .I0(\picorv32/count_cycle [4]),
    .I1(\picorv32/instr_rdcycle_6098 ),
    .I2(\picorv32/count_instr [36]),
    .I3(\picorv32/instr_rdinstrh_6095 ),
    .I4(\picorv32/count_cycle [36]),
    .I5(\picorv32/instr_rdcycleh_6097 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<4>6_8480 )
  );
  LUT6 #(
    .INIT ( 64'hFF00FF00FE00FC00 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<4>7  (
    .I0(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<1>1_4539 ),
    .I1(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<4>6_8480 ),
    .I2(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<4>5_8479 ),
    .I3(\picorv32/cpu_state_FSM_FFd5 ),
    .I4(\picorv32/cpuregs_rs1 [4]),
    .I5(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<4>4_8478 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<4>7_8481 )
  );
  LUT5 #(
    .INIT ( 32'h88800800 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<3>1  (
    .I0(\picorv32/reg_op1_0 ),
    .I1(\picorv32/mem_wordsize [1]),
    .I2(\picorv32/reg_op1_1 ),
    .I3(basesoc_done_mmx_out18),
    .I4(basesoc_done_mmx_out3),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<3>1_8482 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<3>3  (
    .I0(\picorv32/cpu_state_FSM_FFd6_6168 ),
    .I1(\picorv32/irq_pending [3]),
    .I2(\picorv32/cpu_state_FSM_FFd3 ),
    .I3(\picorv32/reg_op1_3 ),
    .I4(\picorv32/cpu_state_FSM_FFd4 ),
    .I5(\picorv32/reg_pc[31]_decoded_imm[31]_add_496_OUT<3> ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<3>3_8483 )
  );
  LUT5 #(
    .INIT ( 32'h0000EAC0 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<3>4  (
    .I0(\picorv32/pcpi_div/pcpi_rd [3]),
    .I1(\picorv32/pcpi_mul/pcpi_rd [3]),
    .I2(\picorv32/pcpi_mul/pcpi_wr_6714 ),
    .I3(\picorv32/pcpi_div/pcpi_ready_6680 ),
    .I4(\picorv32/_n1471 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<3>4_8484 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<3>5  (
    .I0(\picorv32/instr_maskirq_6424 ),
    .I1(\picorv32/irq_mask [3]),
    .I2(\picorv32/instr_timer_6423 ),
    .I3(\picorv32/timer [3]),
    .I4(\picorv32/count_instr [3]),
    .I5(\picorv32/instr_rdinstr_6096 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<3>5_8485 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<3>6  (
    .I0(\picorv32/count_cycle [3]),
    .I1(\picorv32/instr_rdcycle_6098 ),
    .I2(\picorv32/count_instr [35]),
    .I3(\picorv32/instr_rdinstrh_6095 ),
    .I4(\picorv32/count_cycle [35]),
    .I5(\picorv32/instr_rdcycleh_6097 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<3>6_8486 )
  );
  LUT6 #(
    .INIT ( 64'hFF00FF00FE00FC00 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<3>7  (
    .I0(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<1>1_4539 ),
    .I1(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<3>6_8486 ),
    .I2(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<3>5_8485 ),
    .I3(\picorv32/cpu_state_FSM_FFd5 ),
    .I4(\picorv32/cpuregs_rs1 [3]),
    .I5(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<3>4_8484 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<3>7_8487 )
  );
  LUT5 #(
    .INIT ( 32'h88800800 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<2>1  (
    .I0(\picorv32/reg_op1_0 ),
    .I1(\picorv32/mem_wordsize [1]),
    .I2(\picorv32/reg_op1_1 ),
    .I3(basesoc_done_mmx_out17),
    .I4(basesoc_done_mmx_out2),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<2>1_8488 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<2>3  (
    .I0(\picorv32/cpu_state_FSM_FFd6_6168 ),
    .I1(\picorv32/irq_pending [2]),
    .I2(\picorv32/cpu_state_FSM_FFd3 ),
    .I3(\picorv32/reg_op1_2 ),
    .I4(\picorv32/cpu_state_FSM_FFd4 ),
    .I5(\picorv32/reg_pc[31]_decoded_imm[31]_add_496_OUT<2> ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<2>3_8489 )
  );
  LUT5 #(
    .INIT ( 32'h0000EAC0 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<2>4  (
    .I0(\picorv32/pcpi_div/pcpi_rd [2]),
    .I1(\picorv32/pcpi_mul/pcpi_rd [2]),
    .I2(\picorv32/pcpi_mul/pcpi_wr_6714 ),
    .I3(\picorv32/pcpi_div/pcpi_ready_6680 ),
    .I4(\picorv32/_n1471 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<2>4_8490 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<2>5  (
    .I0(\picorv32/instr_maskirq_6424 ),
    .I1(\picorv32/irq_mask [2]),
    .I2(\picorv32/instr_timer_6423 ),
    .I3(\picorv32/timer [2]),
    .I4(\picorv32/count_instr [34]),
    .I5(\picorv32/instr_rdinstrh_6095 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<2>5_8491 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<2>6  (
    .I0(\picorv32/count_cycle [34]),
    .I1(\picorv32/instr_rdcycleh_6097 ),
    .I2(\picorv32/count_instr [2]),
    .I3(\picorv32/instr_rdinstr_6096 ),
    .I4(\picorv32/count_cycle [2]),
    .I5(\picorv32/instr_rdcycle_6098 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<2>6_8492 )
  );
  LUT6 #(
    .INIT ( 64'hFF00FF00FE00FC00 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<2>7  (
    .I0(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<1>1_4539 ),
    .I1(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<2>6_8492 ),
    .I2(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<2>5_8491 ),
    .I3(\picorv32/cpu_state_FSM_FFd5 ),
    .I4(\picorv32/cpuregs_rs1 [2]),
    .I5(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<2>4_8490 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<2>7_8493 )
  );
  LUT5 #(
    .INIT ( 32'h88800800 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<1>1  (
    .I0(\picorv32/reg_op1_0 ),
    .I1(\picorv32/mem_wordsize [1]),
    .I2(\picorv32/reg_op1_1 ),
    .I3(basesoc_done_mmx_out16),
    .I4(basesoc_done_mmx_out1),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<1>3_8494 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<1>3  (
    .I0(\picorv32/cpu_state_FSM_FFd6_6168 ),
    .I1(\picorv32/irq_pending [1]),
    .I2(\picorv32/cpu_state_FSM_FFd3 ),
    .I3(\picorv32/reg_op1_1 ),
    .I4(\picorv32/cpu_state_FSM_FFd4 ),
    .I5(\picorv32/reg_pc[31]_decoded_imm[31]_add_496_OUT<1> ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<1>5_8495 )
  );
  LUT5 #(
    .INIT ( 32'h0000EAC0 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<1>4  (
    .I0(\picorv32/pcpi_div/pcpi_rd [1]),
    .I1(\picorv32/pcpi_mul/pcpi_rd [1]),
    .I2(\picorv32/pcpi_mul/pcpi_wr_6714 ),
    .I3(\picorv32/pcpi_div/pcpi_ready_6680 ),
    .I4(\picorv32/_n1471 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<1>6_8496 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<1>5  (
    .I0(\picorv32/instr_maskirq_6424 ),
    .I1(\picorv32/irq_mask [1]),
    .I2(\picorv32/instr_timer_6423 ),
    .I3(\picorv32/timer [1]),
    .I4(\picorv32/count_instr [33]),
    .I5(\picorv32/instr_rdinstrh_6095 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<1>7_8497 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<1>6  (
    .I0(\picorv32/count_cycle [33]),
    .I1(\picorv32/instr_rdcycleh_6097 ),
    .I2(\picorv32/count_instr [1]),
    .I3(\picorv32/instr_rdinstr_6096 ),
    .I4(\picorv32/count_cycle [1]),
    .I5(\picorv32/instr_rdcycle_6098 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<1>8_8498 )
  );
  LUT6 #(
    .INIT ( 64'hFF00FF00FE00FC00 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<1>7  (
    .I0(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<1>1_4539 ),
    .I1(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<1>8_8498 ),
    .I2(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<1>7_8497 ),
    .I3(\picorv32/cpu_state_FSM_FFd5 ),
    .I4(\picorv32/cpuregs_rs1 [1]),
    .I5(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<1>6_8496 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<1>9 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<0>1  (
    .I0(\picorv32/cpu_state_FSM_FFd6_6168 ),
    .I1(\picorv32/irq_pending [0]),
    .I2(\picorv32/cpu_state_FSM_FFd3 ),
    .I3(\picorv32/reg_op1_0 ),
    .I4(\picorv32/cpu_state_FSM_FFd4 ),
    .I5(\picorv32/reg_pc[31]_decoded_imm[31]_add_496_OUT<0> ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<0>1_8500 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<0>2  (
    .I0(\picorv32/instr_maskirq_6424 ),
    .I1(\picorv32/irq_mask [0]),
    .I2(\picorv32/instr_timer_6423 ),
    .I3(\picorv32/timer [0]),
    .I4(\picorv32/count_instr [32]),
    .I5(\picorv32/instr_rdinstrh_6095 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<0>2_8501 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<0>3  (
    .I0(\picorv32/count_cycle [32]),
    .I1(\picorv32/instr_rdcycleh_6097 ),
    .I2(\picorv32/count_instr [0]),
    .I3(\picorv32/instr_rdinstr_6096 ),
    .I4(\picorv32/count_cycle [0]),
    .I5(\picorv32/instr_rdcycle_6098 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<0>3_8502 )
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<0>4  (
    .I0(\picorv32/pcpi_div/pcpi_rd [0]),
    .I1(\picorv32/pcpi_div/pcpi_ready_6680 ),
    .I2(\picorv32/pcpi_mul/pcpi_rd [0]),
    .I3(\picorv32/pcpi_mul/pcpi_wr_6714 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<0>4_8503 )
  );
  LUT6 #(
    .INIT ( 64'hFAD0D0D0AA808080 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<0>8  (
    .I0(\picorv32/reg_op1_1 ),
    .I1(basesoc_done_mmx_out),
    .I2(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<0>7 ),
    .I3(basesoc_done_mmx_out23),
    .I4(\picorv32/Mmux_mem_rdata_word111 ),
    .I5(basesoc_done_mmx_out15),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<0>8_8506 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF88808080 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<0>9  (
    .I0(\picorv32/cpu_state_FSM_FFd1 ),
    .I1(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<1>2 ),
    .I2(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<0>8_8506 ),
    .I3(basesoc_done_mmx_out13),
    .I4(\picorv32/Mmux_mem_rdata_word110 ),
    .I5(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<0>6_8504 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<0> )
  );
  LUT5 #(
    .INIT ( 32'h88800800 ))
  \picorv32/Mmux_mem_rdata_word301  (
    .I0(\picorv32/reg_op1_0 ),
    .I1(\picorv32/mem_wordsize [1]),
    .I2(\picorv32/reg_op1_1 ),
    .I3(basesoc_done_mmx_out22),
    .I4(basesoc_done_mmx_out8),
    .O(\picorv32/Mmux_mem_rdata_word30 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFF888F000 ))
  \picorv32/Mmux_mem_rdata_word302  (
    .I0(\picorv32/reg_op1_1 ),
    .I1(\picorv32/Mmux_mem_rdata_word111 ),
    .I2(\picorv32/Mmux_mem_rdata_word110 ),
    .I3(basesoc_done_mmx_out14),
    .I4(basesoc_done_mmx_out31),
    .I5(\picorv32/Mmux_mem_rdata_word30 ),
    .O(\picorv32/mem_rdata_word[7] )
  );
  LUT3 #(
    .INIT ( 8'hF1 ))
  \picorv32/cpu_state_FSM_FFd7-In21_SW0  (
    .I0(\picorv32/mem_do_rdata ),
    .I1(\picorv32/mem_do_wdata ),
    .I2(\picorv32/mem_wordsize [1]),
    .O(N951)
  );
  LUT6 #(
    .INIT ( 64'hFFFF445444544454 ))
  \picorv32/cpu_state_FSM_FFd7-In21  (
    .I0(N951),
    .I1(\picorv32/reg_op1_0 ),
    .I2(\picorv32/reg_op1_1 ),
    .I3(\picorv32/mem_wordsize [0]),
    .I4(\picorv32/mem_do_rinst ),
    .I5(\picorv32/reg_pc [1]),
    .O(\picorv32/cpu_state_FSM_FFd7-In21_4518 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<31>1  (
    .I0(\picorv32/instr_maskirq_6424 ),
    .I1(\picorv32/irq_mask [31]),
    .I2(\picorv32/instr_timer_6423 ),
    .I3(\picorv32/timer [31]),
    .I4(\picorv32/count_instr [63]),
    .I5(\picorv32/instr_rdinstrh_6095 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<31>1_8509 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<31>2  (
    .I0(\picorv32/count_cycle [63]),
    .I1(\picorv32/instr_rdcycleh_6097 ),
    .I2(\picorv32/count_instr [31]),
    .I3(\picorv32/instr_rdinstr_6096 ),
    .I4(\picorv32/count_cycle [31]),
    .I5(\picorv32/instr_rdcycle_6098 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<31>2_8510 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<31>5  (
    .I0(\picorv32/cpu_state_FSM_FFd4 ),
    .I1(\picorv32/reg_pc[31]_decoded_imm[31]_add_496_OUT<31> ),
    .I2(\picorv32/cpu_state_FSM_FFd3 ),
    .I3(\picorv32/reg_op1_31 ),
    .I4(\picorv32/cpu_state_FSM_FFd5 ),
    .I5(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<31>4_8511 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<31>5_8512 )
  );
  LUT4 #(
    .INIT ( 16'hFFEA ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<31>6  (
    .I0(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<15>1_4531 ),
    .I1(basesoc_done_mmx_out8),
    .I2(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<16>2_4514 ),
    .I3(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<31>5_8512 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<31> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<30>1  (
    .I0(\picorv32/instr_maskirq_6424 ),
    .I1(\picorv32/irq_mask [30]),
    .I2(\picorv32/instr_timer_6423 ),
    .I3(\picorv32/timer [30]),
    .I4(\picorv32/count_instr [62]),
    .I5(\picorv32/instr_rdinstrh_6095 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<30>1_8513 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<30>2  (
    .I0(\picorv32/count_cycle [62]),
    .I1(\picorv32/instr_rdcycleh_6097 ),
    .I2(\picorv32/count_instr [30]),
    .I3(\picorv32/instr_rdinstr_6096 ),
    .I4(\picorv32/count_cycle [30]),
    .I5(\picorv32/instr_rdcycle_6098 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<30>2_8514 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<30>5  (
    .I0(\picorv32/cpu_state_FSM_FFd4 ),
    .I1(\picorv32/reg_pc[31]_decoded_imm[31]_add_496_OUT<30> ),
    .I2(\picorv32/cpu_state_FSM_FFd3 ),
    .I3(\picorv32/reg_op1_30 ),
    .I4(\picorv32/cpu_state_FSM_FFd5 ),
    .I5(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<30>4_8515 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<30>5_8516 )
  );
  LUT4 #(
    .INIT ( 16'hFFEA ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<30>6  (
    .I0(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<15>1_4531 ),
    .I1(basesoc_done_mmx_out7),
    .I2(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<16>2_4514 ),
    .I3(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<30>5_8516 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<30> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<29>1  (
    .I0(\picorv32/instr_maskirq_6424 ),
    .I1(\picorv32/irq_mask [29]),
    .I2(\picorv32/instr_timer_6423 ),
    .I3(\picorv32/timer [29]),
    .I4(\picorv32/count_instr [61]),
    .I5(\picorv32/instr_rdinstrh_6095 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<29>1_8517 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<29>2  (
    .I0(\picorv32/count_cycle [61]),
    .I1(\picorv32/instr_rdcycleh_6097 ),
    .I2(\picorv32/count_instr [29]),
    .I3(\picorv32/instr_rdinstr_6096 ),
    .I4(\picorv32/count_cycle [29]),
    .I5(\picorv32/instr_rdcycle_6098 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<29>2_8518 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<29>5  (
    .I0(\picorv32/cpu_state_FSM_FFd4 ),
    .I1(\picorv32/reg_pc[31]_decoded_imm[31]_add_496_OUT<29> ),
    .I2(\picorv32/cpu_state_FSM_FFd3 ),
    .I3(\picorv32/reg_op1_29 ),
    .I4(\picorv32/cpu_state_FSM_FFd5 ),
    .I5(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<29>4_8519 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<29>5_8520 )
  );
  LUT4 #(
    .INIT ( 16'hFFEA ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<29>6  (
    .I0(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<15>1_4531 ),
    .I1(basesoc_done_mmx_out6),
    .I2(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<16>2_4514 ),
    .I3(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<29>5_8520 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<29> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<28>1  (
    .I0(\picorv32/instr_maskirq_6424 ),
    .I1(\picorv32/irq_mask [28]),
    .I2(\picorv32/instr_timer_6423 ),
    .I3(\picorv32/timer [28]),
    .I4(\picorv32/count_instr [60]),
    .I5(\picorv32/instr_rdinstrh_6095 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<28>1_8521 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<28>2  (
    .I0(\picorv32/count_cycle [60]),
    .I1(\picorv32/instr_rdcycleh_6097 ),
    .I2(\picorv32/count_instr [28]),
    .I3(\picorv32/instr_rdinstr_6096 ),
    .I4(\picorv32/count_cycle [28]),
    .I5(\picorv32/instr_rdcycle_6098 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<28>2_8522 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<28>5  (
    .I0(\picorv32/cpu_state_FSM_FFd4 ),
    .I1(\picorv32/reg_pc[31]_decoded_imm[31]_add_496_OUT<28> ),
    .I2(\picorv32/cpu_state_FSM_FFd3 ),
    .I3(\picorv32/reg_op1_28 ),
    .I4(\picorv32/cpu_state_FSM_FFd5 ),
    .I5(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<28>4_8523 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<28>5_8524 )
  );
  LUT4 #(
    .INIT ( 16'hFFEA ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<28>6  (
    .I0(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<15>1_4531 ),
    .I1(basesoc_done_mmx_out4),
    .I2(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<16>2_4514 ),
    .I3(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<28>5_8524 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<28> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<27>1  (
    .I0(\picorv32/instr_maskirq_6424 ),
    .I1(\picorv32/irq_mask [27]),
    .I2(\picorv32/instr_timer_6423 ),
    .I3(\picorv32/timer [27]),
    .I4(\picorv32/count_instr [59]),
    .I5(\picorv32/instr_rdinstrh_6095 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<27>1_8525 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<27>2  (
    .I0(\picorv32/count_cycle [59]),
    .I1(\picorv32/instr_rdcycleh_6097 ),
    .I2(\picorv32/count_instr [27]),
    .I3(\picorv32/instr_rdinstr_6096 ),
    .I4(\picorv32/count_cycle [27]),
    .I5(\picorv32/instr_rdcycle_6098 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<27>2_8526 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<27>5  (
    .I0(\picorv32/cpu_state_FSM_FFd4 ),
    .I1(\picorv32/reg_pc[31]_decoded_imm[31]_add_496_OUT<27> ),
    .I2(\picorv32/cpu_state_FSM_FFd3 ),
    .I3(\picorv32/reg_op1_27 ),
    .I4(\picorv32/cpu_state_FSM_FFd5 ),
    .I5(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<27>4_8527 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<27>5_8528 )
  );
  LUT4 #(
    .INIT ( 16'hFFEA ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<27>6  (
    .I0(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<15>1_4531 ),
    .I1(basesoc_done_mmx_out3),
    .I2(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<16>2_4514 ),
    .I3(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<27>5_8528 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<27> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<26>1  (
    .I0(\picorv32/instr_maskirq_6424 ),
    .I1(\picorv32/irq_mask [26]),
    .I2(\picorv32/instr_timer_6423 ),
    .I3(\picorv32/timer [26]),
    .I4(\picorv32/count_instr [58]),
    .I5(\picorv32/instr_rdinstrh_6095 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<26>1_8529 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<26>2  (
    .I0(\picorv32/count_cycle [58]),
    .I1(\picorv32/instr_rdcycleh_6097 ),
    .I2(\picorv32/count_instr [26]),
    .I3(\picorv32/instr_rdinstr_6096 ),
    .I4(\picorv32/count_cycle [26]),
    .I5(\picorv32/instr_rdcycle_6098 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<26>2_8530 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<26>5  (
    .I0(\picorv32/cpu_state_FSM_FFd4 ),
    .I1(\picorv32/reg_pc[31]_decoded_imm[31]_add_496_OUT<26> ),
    .I2(\picorv32/cpu_state_FSM_FFd3 ),
    .I3(\picorv32/reg_op1_26 ),
    .I4(\picorv32/cpu_state_FSM_FFd5 ),
    .I5(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<26>4_8531 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<26>5_8532 )
  );
  LUT4 #(
    .INIT ( 16'hFFEA ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<26>6  (
    .I0(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<15>1_4531 ),
    .I1(basesoc_done_mmx_out2),
    .I2(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<16>2_4514 ),
    .I3(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<26>5_8532 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<26> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<25>1  (
    .I0(\picorv32/instr_maskirq_6424 ),
    .I1(\picorv32/irq_mask [25]),
    .I2(\picorv32/instr_timer_6423 ),
    .I3(\picorv32/timer [25]),
    .I4(\picorv32/count_instr [57]),
    .I5(\picorv32/instr_rdinstrh_6095 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<25>1_8533 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<25>2  (
    .I0(\picorv32/count_cycle [57]),
    .I1(\picorv32/instr_rdcycleh_6097 ),
    .I2(\picorv32/count_instr [25]),
    .I3(\picorv32/instr_rdinstr_6096 ),
    .I4(\picorv32/count_cycle [25]),
    .I5(\picorv32/instr_rdcycle_6098 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<25>2_8534 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<25>5  (
    .I0(\picorv32/cpu_state_FSM_FFd4 ),
    .I1(\picorv32/reg_pc[31]_decoded_imm[31]_add_496_OUT<25> ),
    .I2(\picorv32/cpu_state_FSM_FFd3 ),
    .I3(\picorv32/reg_op1_25 ),
    .I4(\picorv32/cpu_state_FSM_FFd5 ),
    .I5(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<25>4_8535 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<25>5_8536 )
  );
  LUT4 #(
    .INIT ( 16'hFFEA ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<25>6  (
    .I0(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<15>1_4531 ),
    .I1(basesoc_done_mmx_out1),
    .I2(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<16>2_4514 ),
    .I3(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<25>5_8536 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<25> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<24>1  (
    .I0(\picorv32/instr_maskirq_6424 ),
    .I1(\picorv32/irq_mask [24]),
    .I2(\picorv32/instr_timer_6423 ),
    .I3(\picorv32/timer [24]),
    .I4(\picorv32/count_instr [56]),
    .I5(\picorv32/instr_rdinstrh_6095 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<24>1_8537 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<24>2  (
    .I0(\picorv32/count_cycle [56]),
    .I1(\picorv32/instr_rdcycleh_6097 ),
    .I2(\picorv32/count_instr [24]),
    .I3(\picorv32/instr_rdinstr_6096 ),
    .I4(\picorv32/count_cycle [24]),
    .I5(\picorv32/instr_rdcycle_6098 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<24>2_8538 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<24>5  (
    .I0(\picorv32/cpu_state_FSM_FFd4 ),
    .I1(\picorv32/reg_pc[31]_decoded_imm[31]_add_496_OUT<24> ),
    .I2(\picorv32/cpu_state_FSM_FFd3 ),
    .I3(\picorv32/reg_op1_24 ),
    .I4(\picorv32/cpu_state_FSM_FFd5 ),
    .I5(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<24>4_8539 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<24>5_8540 )
  );
  LUT4 #(
    .INIT ( 16'hFFEA ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<24>6  (
    .I0(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<15>1_4531 ),
    .I1(basesoc_done_mmx_out),
    .I2(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<16>2_4514 ),
    .I3(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<24>5_8540 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<24> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<23>1  (
    .I0(\picorv32/instr_maskirq_6424 ),
    .I1(\picorv32/irq_mask [23]),
    .I2(\picorv32/instr_timer_6423 ),
    .I3(\picorv32/timer [23]),
    .I4(\picorv32/count_instr [55]),
    .I5(\picorv32/instr_rdinstrh_6095 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<23>1_8541 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<23>2  (
    .I0(\picorv32/count_cycle [55]),
    .I1(\picorv32/instr_rdcycleh_6097 ),
    .I2(\picorv32/count_instr [23]),
    .I3(\picorv32/instr_rdinstr_6096 ),
    .I4(\picorv32/count_cycle [23]),
    .I5(\picorv32/instr_rdcycle_6098 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<23>2_8542 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<23>5  (
    .I0(\picorv32/cpu_state_FSM_FFd4 ),
    .I1(\picorv32/reg_pc[31]_decoded_imm[31]_add_496_OUT<23> ),
    .I2(\picorv32/cpu_state_FSM_FFd3 ),
    .I3(\picorv32/reg_op1_23 ),
    .I4(\picorv32/cpu_state_FSM_FFd5 ),
    .I5(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<23>4_8543 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<23>5_8544 )
  );
  LUT4 #(
    .INIT ( 16'hFFEA ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<23>6  (
    .I0(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<15>1_4531 ),
    .I1(basesoc_done_mmx_out31),
    .I2(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<16>2_4514 ),
    .I3(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<23>5_8544 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<23> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<22>1  (
    .I0(\picorv32/instr_maskirq_6424 ),
    .I1(\picorv32/irq_mask [22]),
    .I2(\picorv32/instr_timer_6423 ),
    .I3(\picorv32/timer [22]),
    .I4(\picorv32/count_instr [54]),
    .I5(\picorv32/instr_rdinstrh_6095 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<22>1_8545 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<22>2  (
    .I0(\picorv32/count_cycle [54]),
    .I1(\picorv32/instr_rdcycleh_6097 ),
    .I2(\picorv32/count_instr [22]),
    .I3(\picorv32/instr_rdinstr_6096 ),
    .I4(\picorv32/count_cycle [22]),
    .I5(\picorv32/instr_rdcycle_6098 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<22>2_8546 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<22>5  (
    .I0(\picorv32/cpu_state_FSM_FFd4 ),
    .I1(\picorv32/reg_pc[31]_decoded_imm[31]_add_496_OUT<22> ),
    .I2(\picorv32/cpu_state_FSM_FFd3 ),
    .I3(\picorv32/reg_op1_22 ),
    .I4(\picorv32/cpu_state_FSM_FFd5 ),
    .I5(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<22>4_8547 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<22>5_8548 )
  );
  LUT4 #(
    .INIT ( 16'hFFEA ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<22>6  (
    .I0(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<15>1_4531 ),
    .I1(basesoc_done_mmx_out30),
    .I2(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<16>2_4514 ),
    .I3(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<22>5_8548 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<22> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<21>1  (
    .I0(\picorv32/instr_maskirq_6424 ),
    .I1(\picorv32/irq_mask [21]),
    .I2(\picorv32/instr_timer_6423 ),
    .I3(\picorv32/timer [21]),
    .I4(\picorv32/count_instr [53]),
    .I5(\picorv32/instr_rdinstrh_6095 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<21>1_8549 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<21>2  (
    .I0(\picorv32/count_cycle [53]),
    .I1(\picorv32/instr_rdcycleh_6097 ),
    .I2(\picorv32/count_instr [21]),
    .I3(\picorv32/instr_rdinstr_6096 ),
    .I4(\picorv32/count_cycle [21]),
    .I5(\picorv32/instr_rdcycle_6098 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<21>2_8550 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<21>5  (
    .I0(\picorv32/cpu_state_FSM_FFd4 ),
    .I1(\picorv32/reg_pc[31]_decoded_imm[31]_add_496_OUT<21> ),
    .I2(\picorv32/cpu_state_FSM_FFd3 ),
    .I3(\picorv32/reg_op1_21 ),
    .I4(\picorv32/cpu_state_FSM_FFd5 ),
    .I5(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<21>4_8551 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<21>5_8552 )
  );
  LUT4 #(
    .INIT ( 16'hFFEA ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<21>6  (
    .I0(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<15>1_4531 ),
    .I1(basesoc_done_mmx_out29),
    .I2(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<16>2_4514 ),
    .I3(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<21>5_8552 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<21> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<20>1  (
    .I0(\picorv32/instr_maskirq_6424 ),
    .I1(\picorv32/irq_mask [20]),
    .I2(\picorv32/instr_timer_6423 ),
    .I3(\picorv32/timer [20]),
    .I4(\picorv32/count_instr [52]),
    .I5(\picorv32/instr_rdinstrh_6095 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<20>1_8553 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<20>2  (
    .I0(\picorv32/count_cycle [52]),
    .I1(\picorv32/instr_rdcycleh_6097 ),
    .I2(\picorv32/count_instr [20]),
    .I3(\picorv32/instr_rdinstr_6096 ),
    .I4(\picorv32/count_cycle [20]),
    .I5(\picorv32/instr_rdcycle_6098 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<20>2_8554 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<20>5  (
    .I0(\picorv32/cpu_state_FSM_FFd4 ),
    .I1(\picorv32/reg_pc[31]_decoded_imm[31]_add_496_OUT<20> ),
    .I2(\picorv32/cpu_state_FSM_FFd3 ),
    .I3(\picorv32/reg_op1_20 ),
    .I4(\picorv32/cpu_state_FSM_FFd5 ),
    .I5(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<20>4_8555 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<20>5_8556 )
  );
  LUT4 #(
    .INIT ( 16'hFFEA ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<20>6  (
    .I0(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<15>1_4531 ),
    .I1(basesoc_done_mmx_out28),
    .I2(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<16>2_4514 ),
    .I3(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<20>5_8556 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<20> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<19>1  (
    .I0(\picorv32/instr_maskirq_6424 ),
    .I1(\picorv32/irq_mask [19]),
    .I2(\picorv32/instr_timer_6423 ),
    .I3(\picorv32/timer [19]),
    .I4(\picorv32/count_instr [51]),
    .I5(\picorv32/instr_rdinstrh_6095 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<19>1_8557 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<19>2  (
    .I0(\picorv32/count_cycle [51]),
    .I1(\picorv32/instr_rdcycleh_6097 ),
    .I2(\picorv32/count_instr [19]),
    .I3(\picorv32/instr_rdinstr_6096 ),
    .I4(\picorv32/count_cycle [19]),
    .I5(\picorv32/instr_rdcycle_6098 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<19>2_8558 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<19>5  (
    .I0(\picorv32/cpu_state_FSM_FFd4 ),
    .I1(\picorv32/reg_pc[31]_decoded_imm[31]_add_496_OUT<19> ),
    .I2(\picorv32/cpu_state_FSM_FFd3 ),
    .I3(\picorv32/reg_op1_19 ),
    .I4(\picorv32/cpu_state_FSM_FFd5 ),
    .I5(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<19>4_8559 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<19>5_8560 )
  );
  LUT4 #(
    .INIT ( 16'hFFEA ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<19>6  (
    .I0(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<15>1_4531 ),
    .I1(basesoc_done_mmx_out27),
    .I2(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<16>2_4514 ),
    .I3(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<19>5_8560 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<19> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<18>1  (
    .I0(\picorv32/instr_maskirq_6424 ),
    .I1(\picorv32/irq_mask [18]),
    .I2(\picorv32/instr_timer_6423 ),
    .I3(\picorv32/timer [18]),
    .I4(\picorv32/count_instr [50]),
    .I5(\picorv32/instr_rdinstrh_6095 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<18>1_8561 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<18>2  (
    .I0(\picorv32/count_cycle [50]),
    .I1(\picorv32/instr_rdcycleh_6097 ),
    .I2(\picorv32/count_instr [18]),
    .I3(\picorv32/instr_rdinstr_6096 ),
    .I4(\picorv32/count_cycle [18]),
    .I5(\picorv32/instr_rdcycle_6098 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<18>2_8562 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<18>5  (
    .I0(\picorv32/cpu_state_FSM_FFd4 ),
    .I1(\picorv32/reg_pc[31]_decoded_imm[31]_add_496_OUT<18> ),
    .I2(\picorv32/cpu_state_FSM_FFd3 ),
    .I3(\picorv32/reg_op1_18 ),
    .I4(\picorv32/cpu_state_FSM_FFd5 ),
    .I5(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<18>4_8563 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<18>5_8564 )
  );
  LUT4 #(
    .INIT ( 16'hFFEA ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<18>6  (
    .I0(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<15>1_4531 ),
    .I1(basesoc_done_mmx_out25),
    .I2(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<16>2_4514 ),
    .I3(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<18>5_8564 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<18> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<17>1  (
    .I0(\picorv32/instr_maskirq_6424 ),
    .I1(\picorv32/irq_mask [17]),
    .I2(\picorv32/instr_timer_6423 ),
    .I3(\picorv32/timer [17]),
    .I4(\picorv32/count_instr [49]),
    .I5(\picorv32/instr_rdinstrh_6095 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<17>1_8565 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<17>2  (
    .I0(\picorv32/count_cycle [49]),
    .I1(\picorv32/instr_rdcycleh_6097 ),
    .I2(\picorv32/count_instr [17]),
    .I3(\picorv32/instr_rdinstr_6096 ),
    .I4(\picorv32/count_cycle [17]),
    .I5(\picorv32/instr_rdcycle_6098 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<17>2_8566 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<17>5  (
    .I0(\picorv32/cpu_state_FSM_FFd4 ),
    .I1(\picorv32/reg_pc[31]_decoded_imm[31]_add_496_OUT<17> ),
    .I2(\picorv32/cpu_state_FSM_FFd3 ),
    .I3(\picorv32/reg_op1_17 ),
    .I4(\picorv32/cpu_state_FSM_FFd5 ),
    .I5(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<17>4_8567 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<17>5_8568 )
  );
  LUT4 #(
    .INIT ( 16'hFFEA ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<17>6  (
    .I0(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<15>1_4531 ),
    .I1(basesoc_done_mmx_out24),
    .I2(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<16>2_4514 ),
    .I3(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<17>5_8568 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<17> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<16>1  (
    .I0(\picorv32/instr_maskirq_6424 ),
    .I1(\picorv32/irq_mask [16]),
    .I2(\picorv32/instr_timer_6423 ),
    .I3(\picorv32/timer [16]),
    .I4(\picorv32/count_instr [48]),
    .I5(\picorv32/instr_rdinstrh_6095 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<16>1_8569 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<16>2  (
    .I0(\picorv32/count_cycle [48]),
    .I1(\picorv32/instr_rdcycleh_6097 ),
    .I2(\picorv32/count_instr [16]),
    .I3(\picorv32/instr_rdinstr_6096 ),
    .I4(\picorv32/count_cycle [16]),
    .I5(\picorv32/instr_rdcycle_6098 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<16>3 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<16>5  (
    .I0(\picorv32/cpu_state_FSM_FFd4 ),
    .I1(\picorv32/reg_pc[31]_decoded_imm[31]_add_496_OUT<16> ),
    .I2(\picorv32/cpu_state_FSM_FFd3 ),
    .I3(\picorv32/reg_op1_16 ),
    .I4(\picorv32/cpu_state_FSM_FFd5 ),
    .I5(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<16>5_8571 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<16>6_8572 )
  );
  LUT4 #(
    .INIT ( 16'hFFEA ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<16>6  (
    .I0(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<15>1_4531 ),
    .I1(basesoc_done_mmx_out23),
    .I2(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<16>2_4514 ),
    .I3(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<16>6_8572 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<16> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \picorv32/out191  (
    .I0(\picorv32/instr_ori_6314 ),
    .I1(\picorv32/instr_or_6306 ),
    .I2(\picorv32/instr_sh_6432 ),
    .I3(\picorv32/instr_sb_6433 ),
    .I4(\picorv32/instr_slli_6430 ),
    .I5(\picorv32/instr_sll_6310 ),
    .O(\picorv32/out19 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \picorv32/out192  (
    .I0(\picorv32/instr_sw_6431 ),
    .I1(\picorv32/instr_bltu_6087 ),
    .I2(\picorv32/instr_blt_6090 ),
    .I3(\picorv32/instr_xori_6315 ),
    .I4(\picorv32/instr_xor_6309 ),
    .I5(\picorv32/instr_waitirq_6486 ),
    .O(\picorv32/out192_8574 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \picorv32/out193  (
    .I0(\picorv32/out361_FRB_5354 ),
    .I1(\picorv32/PWR_10_o_reg_op1[27]_select_505_OUT<10>11_10315 ),
    .I2(\picorv32/out191_4516 ),
    .I3(\picorv32/out192_8574 ),
    .I4(\picorv32/out19 ),
    .I5(\picorv32/cpu_state_FSM_FFd6-In3 ),
    .O(\picorv32/out193_8575 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \picorv32/out194  (
    .I0(\picorv32/instr_lb_6435 ),
    .I1(\picorv32/instr_lh_6434 ),
    .I2(\picorv32/instr_bgeu_6317 ),
    .I3(\picorv32/instr_bne_6319 ),
    .I4(\picorv32/instr_beq_6320 ),
    .I5(\picorv32/instr_bge_6318 ),
    .O(\picorv32/out194_8576 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \picorv32/out195  (
    .I0(\picorv32/out411_FRB_5349 ),
    .I1(\picorv32/instr_andi_6313 ),
    .I2(\picorv32/instr_and_6305 ),
    .I3(\picorv32/out194_8576 ),
    .I4(\picorv32/out193_8575 ),
    .I5(\picorv32/instr_lui_reduce_or_153_o ),
    .O(\picorv32/_n1471 )
  );
  LUT6 #(
    .INIT ( 64'hFEFAFCF0FAFAF0F0 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<9>5  (
    .I0(\picorv32/reg_op1_9_BRB5_10016 ),
    .I1(\picorv32/reg_op1_9_BRB2_10015 ),
    .I2(\picorv32/reg_op1_9_BRB0_10014 ),
    .I3(\picorv32/reg_op1_30_BRB3_9894 ),
    .I4(\picorv32/reg_op1_31_BRB1_9887 ),
    .I5(\picorv32/mem_wordsize_1_BRB0_9841 ),
    .O(\picorv32/reg_op1_9 )
  );
  LUT6 #(
    .INIT ( 64'hFEFAFCF0FAFAF0F0 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<8>5  (
    .I0(\picorv32/reg_op1_8_BRB5_10019 ),
    .I1(\picorv32/reg_op1_8_BRB2_10018 ),
    .I2(\picorv32/reg_op1_8_BRB0_10017 ),
    .I3(\picorv32/reg_op1_30_BRB3_9894 ),
    .I4(\picorv32/reg_op1_31_BRB1_9887 ),
    .I5(\picorv32/mem_wordsize_1_BRB0_9841 ),
    .O(\picorv32/reg_op1_8 )
  );
  LUT6 #(
    .INIT ( 64'hFEFAFCF0FAFAF0F0 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<7>5  (
    .I0(\picorv32/reg_op1_7_BRB5_10022 ),
    .I1(\picorv32/reg_op1_7_BRB2_10021 ),
    .I2(\picorv32/reg_op1_7_BRB0_10020 ),
    .I3(\picorv32/reg_op1_30_BRB3_9894 ),
    .I4(\picorv32/reg_op1_31_BRB1_9887 ),
    .I5(\picorv32/mem_wordsize_1_BRB0_9841 ),
    .O(\picorv32/reg_op1_7 )
  );
  LUT6 #(
    .INIT ( 64'hFEFAFCF0FAFAF0F0 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<6>5  (
    .I0(\picorv32/reg_op1_6_BRB5_10025 ),
    .I1(\picorv32/reg_op1_6_BRB2_10024 ),
    .I2(\picorv32/reg_op1_6_BRB0_10023 ),
    .I3(\picorv32/reg_op1_30_BRB3_9894 ),
    .I4(\picorv32/reg_op1_31_BRB1_9887 ),
    .I5(\picorv32/mem_wordsize_1_BRB0_9841 ),
    .O(\picorv32/reg_op1_6 )
  );
  LUT6 #(
    .INIT ( 64'hFEFAFCF0FAFAF0F0 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<5>5  (
    .I0(\picorv32/reg_op1_5_BRB5_10028 ),
    .I1(\picorv32/reg_op1_5_BRB2_10027 ),
    .I2(\picorv32/reg_op1_5_BRB0_10026 ),
    .I3(\picorv32/reg_op1_30_BRB3_9894 ),
    .I4(\picorv32/reg_op1_31_BRB1_9887 ),
    .I5(\picorv32/mem_wordsize_1_BRB0_9841 ),
    .O(\picorv32/reg_op1_5 )
  );
  LUT6 #(
    .INIT ( 64'hFEFAFCF0FAFAF0F0 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<4>5  (
    .I0(\picorv32/reg_op1_4_BRB5_10031 ),
    .I1(\picorv32/reg_op1_4_BRB2_10030 ),
    .I2(\picorv32/reg_op1_4_BRB0_10029 ),
    .I3(\picorv32/reg_op1_30_BRB3_9894 ),
    .I4(\picorv32/reg_op1_31_BRB1_9887 ),
    .I5(\picorv32/mem_wordsize_1_BRB0_9841 ),
    .O(\picorv32/reg_op1_4 )
  );
  LUT6 #(
    .INIT ( 64'hBB33A820A820A820 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<3>2  (
    .I0(\picorv32/PWR_10_o_reg_op1[27]_select_505_OUT<10>1 ),
    .I1(\picorv32/GND_2_o_reg_sh[4]_LessThan_502_o ),
    .I2(\picorv32/reg_op1_4 ),
    .I3(\picorv32/reg_op1_7 ),
    .I4(\picorv32/reg_op1_2 ),
    .I5(\picorv32/PWR_10_o_instr_slli_equal_508_o ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<3>2_8595 )
  );
  LUT6 #(
    .INIT ( 64'hFEFAFCF0FAFAF0F0 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<3>4  (
    .I0(\picorv32/reg_op1_3_BRB5_10034 ),
    .I1(\picorv32/reg_op1_3_BRB2_10033 ),
    .I2(\picorv32/reg_op1_3_BRB0_10032 ),
    .I3(\picorv32/reg_op1_30_BRB3_9894 ),
    .I4(\picorv32/reg_op1_31_BRB1_9887 ),
    .I5(\picorv32/mem_wordsize_1_BRB0_9841 ),
    .O(\picorv32/reg_op1_3 )
  );
  LUT6 #(
    .INIT ( 64'hBB33A820A820A820 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<2>2  (
    .I0(\picorv32/PWR_10_o_reg_op1[27]_select_505_OUT<10>1 ),
    .I1(\picorv32/GND_2_o_reg_sh[4]_LessThan_502_o ),
    .I2(\picorv32/reg_op1_3 ),
    .I3(\picorv32/reg_op1_6 ),
    .I4(\picorv32/reg_op1_1 ),
    .I5(\picorv32/PWR_10_o_instr_slli_equal_508_o ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<2>2_8597 )
  );
  LUT6 #(
    .INIT ( 64'hFEFAFCF0FAFAF0F0 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<2>4  (
    .I0(\picorv32/reg_op1_2_BRB5_10037 ),
    .I1(\picorv32/reg_op1_2_BRB2_10036 ),
    .I2(\picorv32/reg_op1_2_BRB0_10035 ),
    .I3(\picorv32/reg_op1_30_BRB3_9894 ),
    .I4(\picorv32/reg_op1_31_BRB1_9887 ),
    .I5(\picorv32/mem_wordsize_1_BRB0_9841 ),
    .O(\picorv32/reg_op1_2 )
  );
  LUT6 #(
    .INIT ( 64'hFEFAFCF0FAFAF0F0 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<27>5  (
    .I0(\picorv32/reg_op1_27_BRB5_9904 ),
    .I1(\picorv32/reg_op1_27_BRB2_9903 ),
    .I2(\picorv32/reg_op1_27_BRB0_9902 ),
    .I3(\picorv32/reg_op1_30_BRB3_9894 ),
    .I4(\picorv32/reg_op1_31_BRB1_9887 ),
    .I5(\picorv32/mem_wordsize_1_BRB0_9841 ),
    .O(\picorv32/reg_op1_27 )
  );
  LUT6 #(
    .INIT ( 64'hFEFAFCF0FAFAF0F0 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<26>5  (
    .I0(\picorv32/reg_op1_26_BRB5_9907 ),
    .I1(\picorv32/reg_op1_26_BRB2_9906 ),
    .I2(\picorv32/reg_op1_26_BRB0_9905 ),
    .I3(\picorv32/reg_op1_30_BRB3_9894 ),
    .I4(\picorv32/reg_op1_31_BRB1_9887 ),
    .I5(\picorv32/mem_wordsize_1_BRB0_9841 ),
    .O(\picorv32/reg_op1_26 )
  );
  LUT6 #(
    .INIT ( 64'hFEFAFCF0FAFAF0F0 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<25>5  (
    .I0(\picorv32/reg_op1_25_BRB5_9910 ),
    .I1(\picorv32/reg_op1_25_BRB2_9909 ),
    .I2(\picorv32/reg_op1_25_BRB0_9908 ),
    .I3(\picorv32/reg_op1_30_BRB3_9894 ),
    .I4(\picorv32/reg_op1_31_BRB1_9887 ),
    .I5(\picorv32/mem_wordsize_1_BRB0_9841 ),
    .O(\picorv32/reg_op1_25 )
  );
  LUT6 #(
    .INIT ( 64'hFEFAFCF0FAFAF0F0 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<24>5  (
    .I0(\picorv32/reg_op1_24_BRB5_9913 ),
    .I1(\picorv32/reg_op1_24_BRB2_9912 ),
    .I2(\picorv32/reg_op1_24_BRB0_9911 ),
    .I3(\picorv32/reg_op1_30_BRB3_9894 ),
    .I4(\picorv32/reg_op1_31_BRB1_9887 ),
    .I5(\picorv32/mem_wordsize_1_BRB0_9841 ),
    .O(\picorv32/reg_op1_24 )
  );
  LUT6 #(
    .INIT ( 64'hFEFAFCF0FAFAF0F0 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<23>5  (
    .I0(\picorv32/reg_op1_23_BRB5_9962 ),
    .I1(\picorv32/reg_op1_23_BRB2_9961 ),
    .I2(\picorv32/reg_op1_23_BRB0_9960 ),
    .I3(\picorv32/reg_op1_30_BRB3_9894 ),
    .I4(\picorv32/reg_op1_31_BRB1_9887 ),
    .I5(\picorv32/mem_wordsize_1_BRB0_9841 ),
    .O(\picorv32/reg_op1_23 )
  );
  LUT6 #(
    .INIT ( 64'hFEFAFCF0FAFAF0F0 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<22>5  (
    .I0(\picorv32/reg_op1_22_BRB5_9965 ),
    .I1(\picorv32/reg_op1_22_BRB2_9964 ),
    .I2(\picorv32/reg_op1_22_BRB0_9963 ),
    .I3(\picorv32/reg_op1_30_BRB3_9894 ),
    .I4(\picorv32/reg_op1_31_BRB1_9887 ),
    .I5(\picorv32/mem_wordsize_1_BRB0_9841 ),
    .O(\picorv32/reg_op1_22 )
  );
  LUT6 #(
    .INIT ( 64'hFEFAFCF0FAFAF0F0 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<21>5  (
    .I0(\picorv32/reg_op1_21_BRB5_9980 ),
    .I1(\picorv32/reg_op1_21_BRB2_9979 ),
    .I2(\picorv32/reg_op1_21_BRB0_9978 ),
    .I3(\picorv32/reg_op1_30_BRB3_9894 ),
    .I4(\picorv32/reg_op1_31_BRB1_9887 ),
    .I5(\picorv32/mem_wordsize_1_BRB0_9841 ),
    .O(\picorv32/reg_op1_21 )
  );
  LUT6 #(
    .INIT ( 64'hFEFAFCF0FAFAF0F0 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<20>5  (
    .I0(\picorv32/reg_op1_20_BRB5_9983 ),
    .I1(\picorv32/reg_op1_20_BRB2_9982 ),
    .I2(\picorv32/reg_op1_20_BRB0_9981 ),
    .I3(\picorv32/reg_op1_30_BRB3_9894 ),
    .I4(\picorv32/reg_op1_31_BRB1_9887 ),
    .I5(\picorv32/mem_wordsize_1_BRB0_9841 ),
    .O(\picorv32/reg_op1_20 )
  );
  LUT6 #(
    .INIT ( 64'hBB33A820A820A820 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<1>2  (
    .I0(\picorv32/PWR_10_o_reg_op1[27]_select_505_OUT<10>1 ),
    .I1(\picorv32/GND_2_o_reg_sh[4]_LessThan_502_o ),
    .I2(\picorv32/reg_op1_2 ),
    .I3(\picorv32/reg_op1_5 ),
    .I4(\picorv32/reg_op1_0 ),
    .I5(\picorv32/PWR_10_o_instr_slli_equal_508_o ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<1>2_8623 )
  );
  LUT6 #(
    .INIT ( 64'hFEFAFCF0FAFAF0F0 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<1>4  (
    .I0(\picorv32/reg_op1_1_BRB5_10040 ),
    .I1(\picorv32/reg_op1_1_BRB2_10039 ),
    .I2(\picorv32/reg_op1_1_BRB0_10038 ),
    .I3(\picorv32/reg_op1_30_BRB3_9894 ),
    .I4(\picorv32/reg_op1_31_BRB1_9887 ),
    .I5(\picorv32/mem_wordsize_1_BRB0_9841 ),
    .O(\picorv32/reg_op1_1 )
  );
  LUT6 #(
    .INIT ( 64'hFEFAFCF0FAFAF0F0 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<19>5  (
    .I0(\picorv32/reg_op1_19_BRB5_9986 ),
    .I1(\picorv32/reg_op1_19_BRB2_9985 ),
    .I2(\picorv32/reg_op1_19_BRB0_9984 ),
    .I3(\picorv32/reg_op1_30_BRB3_9894 ),
    .I4(\picorv32/reg_op1_31_BRB1_9887 ),
    .I5(\picorv32/mem_wordsize_1_BRB0_9841 ),
    .O(\picorv32/reg_op1_19 )
  );
  LUT6 #(
    .INIT ( 64'hFEFAFCF0FAFAF0F0 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<18>5  (
    .I0(\picorv32/reg_op1_18_BRB5_9989 ),
    .I1(\picorv32/reg_op1_18_BRB2_9988 ),
    .I2(\picorv32/reg_op1_18_BRB0_9987 ),
    .I3(\picorv32/reg_op1_30_BRB3_9894 ),
    .I4(\picorv32/reg_op1_31_BRB1_9887 ),
    .I5(\picorv32/mem_wordsize_1_BRB0_9841 ),
    .O(\picorv32/reg_op1_18 )
  );
  LUT6 #(
    .INIT ( 64'hFEFAFCF0FAFAF0F0 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<17>5  (
    .I0(\picorv32/reg_op1_17_BRB5_9992 ),
    .I1(\picorv32/reg_op1_17_BRB2_9991 ),
    .I2(\picorv32/reg_op1_17_BRB0_9990 ),
    .I3(\picorv32/reg_op1_30_BRB3_9894 ),
    .I4(\picorv32/reg_op1_31_BRB1_9887 ),
    .I5(\picorv32/mem_wordsize_1_BRB0_9841 ),
    .O(\picorv32/reg_op1_17 )
  );
  LUT6 #(
    .INIT ( 64'hFEFAFCF0FAFAF0F0 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<16>5  (
    .I0(\picorv32/reg_op1_16_BRB5_9995 ),
    .I1(\picorv32/reg_op1_16_BRB2_9994 ),
    .I2(\picorv32/reg_op1_16_BRB0_9993 ),
    .I3(\picorv32/reg_op1_30_BRB3_9894 ),
    .I4(\picorv32/reg_op1_31_BRB1_9887 ),
    .I5(\picorv32/mem_wordsize_1_BRB0_9841 ),
    .O(\picorv32/reg_op1_16 )
  );
  LUT6 #(
    .INIT ( 64'hFEFAFCF0FAFAF0F0 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<15>5  (
    .I0(\picorv32/reg_op1_15_BRB5_9998 ),
    .I1(\picorv32/reg_op1_15_BRB2_9997 ),
    .I2(\picorv32/reg_op1_15_BRB0_9996 ),
    .I3(\picorv32/reg_op1_30_BRB3_9894 ),
    .I4(\picorv32/reg_op1_31_BRB1_9887 ),
    .I5(\picorv32/mem_wordsize_1_BRB0_9841 ),
    .O(\picorv32/reg_op1_15 )
  );
  LUT6 #(
    .INIT ( 64'hFEFAFCF0FAFAF0F0 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<14>5  (
    .I0(\picorv32/reg_op1_14_BRB5_10001 ),
    .I1(\picorv32/reg_op1_14_BRB2_10000 ),
    .I2(\picorv32/reg_op1_14_BRB0_9999 ),
    .I3(\picorv32/reg_op1_30_BRB3_9894 ),
    .I4(\picorv32/reg_op1_31_BRB1_9887 ),
    .I5(\picorv32/mem_wordsize_1_BRB0_9841 ),
    .O(\picorv32/reg_op1_14 )
  );
  LUT6 #(
    .INIT ( 64'hFEFAFCF0FAFAF0F0 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<13>5  (
    .I0(\picorv32/reg_op1_13_BRB5_10004 ),
    .I1(\picorv32/reg_op1_13_BRB2_10003 ),
    .I2(\picorv32/reg_op1_13_BRB0_10002 ),
    .I3(\picorv32/reg_op1_30_BRB3_9894 ),
    .I4(\picorv32/reg_op1_31_BRB1_9887 ),
    .I5(\picorv32/mem_wordsize_1_BRB0_9841 ),
    .O(\picorv32/reg_op1_13 )
  );
  LUT6 #(
    .INIT ( 64'hFEFAFCF0FAFAF0F0 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<12>5  (
    .I0(\picorv32/reg_op1_12_BRB5_10007 ),
    .I1(\picorv32/reg_op1_12_BRB2_10006 ),
    .I2(\picorv32/reg_op1_12_BRB0_10005 ),
    .I3(\picorv32/reg_op1_30_BRB3_9894 ),
    .I4(\picorv32/reg_op1_31_BRB1_9887 ),
    .I5(\picorv32/mem_wordsize_1_BRB0_9841 ),
    .O(\picorv32/reg_op1_12 )
  );
  LUT6 #(
    .INIT ( 64'hFEFAFCF0FAFAF0F0 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<11>5  (
    .I0(\picorv32/reg_op1_11_BRB5_10010 ),
    .I1(\picorv32/reg_op1_11_BRB2_10009 ),
    .I2(\picorv32/reg_op1_11_BRB0_10008 ),
    .I3(\picorv32/reg_op1_30_BRB3_9894 ),
    .I4(\picorv32/reg_op1_31_BRB1_9887 ),
    .I5(\picorv32/mem_wordsize_1_BRB0_9841 ),
    .O(\picorv32/reg_op1_11 )
  );
  LUT6 #(
    .INIT ( 64'hFEFAFCF0FAFAF0F0 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<10>6  (
    .I0(\picorv32/reg_op1_10_BRB5_10013 ),
    .I1(\picorv32/reg_op1_10_BRB2_10012 ),
    .I2(\picorv32/reg_op1_10_BRB0_10011 ),
    .I3(\picorv32/reg_op1_30_BRB3_9894 ),
    .I4(\picorv32/reg_op1_31_BRB1_9887 ),
    .I5(\picorv32/mem_wordsize_1_BRB0_9841 ),
    .O(\picorv32/reg_op1_10 )
  );
  LUT6 #(
    .INIT ( 64'h4040400000400000 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<0>1  (
    .I0(\picorv32/GND_2_o_GND_2_o_equal_501_o ),
    .I1(\picorv32/PWR_10_o_reg_op1[27]_select_505_OUT<10>1 ),
    .I2(\picorv32/cpu_state_FSM_FFd3 ),
    .I3(\picorv32/GND_2_o_reg_sh[4]_LessThan_502_o ),
    .I4(\picorv32/reg_op1_1 ),
    .I5(\picorv32/reg_op1_4 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<0>1_8655 )
  );
  LUT6 #(
    .INIT ( 64'hFEFAFCF0FAFAF0F0 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<0>3  (
    .I0(\picorv32/reg_op1_0_BRB5_10043 ),
    .I1(\picorv32/reg_op1_0_BRB2_10042 ),
    .I2(\picorv32/reg_op1_0_BRB0_10041 ),
    .I3(\picorv32/reg_op1_30_BRB3_9894 ),
    .I4(\picorv32/reg_op1_31_BRB1_9887 ),
    .I5(\picorv32/mem_wordsize_1_BRB0_9841 ),
    .O(\picorv32/reg_op1_0 )
  );
  LUT5 #(
    .INIT ( 32'hFFF8F8F8 ))
  \picorv32/_n2161  (
    .I0(\picorv32/is_lui_auipc_jal_jalr_addi_add_sub_6568 ),
    .I1(\picorv32/alu_add_sub [0]),
    .I2(N953),
    .I3(\picorv32/is_compare ),
    .I4(\picorv32/alu_out_0_5629 ),
    .O(\picorv32/_n2161_5596 )
  );
  LUT3 #(
    .INIT ( 8'hEA ))
  \picorv32/_n2160<9>  (
    .I0(N955),
    .I1(\picorv32/alu_add_sub [23]),
    .I2(\picorv32/is_lui_auipc_jal_jalr_addi_add_sub_6568 ),
    .O(\picorv32/_n2160 [9])
  );
  LUT3 #(
    .INIT ( 8'hEA ))
  \picorv32/_n2160<8>  (
    .I0(N957),
    .I1(\picorv32/alu_add_sub [24]),
    .I2(\picorv32/is_lui_auipc_jal_jalr_addi_add_sub_6568 ),
    .O(\picorv32/_n2160 [8])
  );
  LUT3 #(
    .INIT ( 8'hEA ))
  \picorv32/_n2160<7>  (
    .I0(N959),
    .I1(\picorv32/alu_add_sub [25]),
    .I2(\picorv32/is_lui_auipc_jal_jalr_addi_add_sub_6568 ),
    .O(\picorv32/_n2160 [7])
  );
  LUT3 #(
    .INIT ( 8'hEA ))
  \picorv32/_n2160<6>  (
    .I0(N961),
    .I1(\picorv32/alu_add_sub [26]),
    .I2(\picorv32/is_lui_auipc_jal_jalr_addi_add_sub_6568 ),
    .O(\picorv32/_n2160 [6])
  );
  LUT3 #(
    .INIT ( 8'hEA ))
  \picorv32/_n2160<5>  (
    .I0(N963),
    .I1(\picorv32/alu_add_sub [27]),
    .I2(\picorv32/is_lui_auipc_jal_jalr_addi_add_sub_6568 ),
    .O(\picorv32/_n2160 [5])
  );
  LUT3 #(
    .INIT ( 8'hEA ))
  \picorv32/_n2160<4>  (
    .I0(N965),
    .I1(\picorv32/alu_add_sub [28]),
    .I2(\picorv32/is_lui_auipc_jal_jalr_addi_add_sub_6568 ),
    .O(\picorv32/_n2160 [4])
  );
  LUT3 #(
    .INIT ( 8'hEA ))
  \picorv32/_n2160<3>  (
    .I0(N967),
    .I1(\picorv32/alu_add_sub [29]),
    .I2(\picorv32/is_lui_auipc_jal_jalr_addi_add_sub_6568 ),
    .O(\picorv32/_n2160 [3])
  );
  LUT3 #(
    .INIT ( 8'hEA ))
  \picorv32/_n2160<31>  (
    .I0(N969),
    .I1(\picorv32/alu_add_sub [1]),
    .I2(\picorv32/is_lui_auipc_jal_jalr_addi_add_sub_6568 ),
    .O(\picorv32/_n2160 [31])
  );
  LUT3 #(
    .INIT ( 8'hEA ))
  \picorv32/_n2160<30>  (
    .I0(N971),
    .I1(\picorv32/alu_add_sub [2]),
    .I2(\picorv32/is_lui_auipc_jal_jalr_addi_add_sub_6568 ),
    .O(\picorv32/_n2160 [30])
  );
  LUT3 #(
    .INIT ( 8'hEA ))
  \picorv32/_n2160<2>  (
    .I0(N973),
    .I1(\picorv32/alu_add_sub [30]),
    .I2(\picorv32/is_lui_auipc_jal_jalr_addi_add_sub_6568 ),
    .O(\picorv32/_n2160 [2])
  );
  LUT3 #(
    .INIT ( 8'hEA ))
  \picorv32/_n2160<29>  (
    .I0(N975),
    .I1(\picorv32/alu_add_sub [3]),
    .I2(\picorv32/is_lui_auipc_jal_jalr_addi_add_sub_6568 ),
    .O(\picorv32/_n2160 [29])
  );
  LUT3 #(
    .INIT ( 8'hEA ))
  \picorv32/_n2160<28>  (
    .I0(N977),
    .I1(\picorv32/alu_add_sub [4]),
    .I2(\picorv32/is_lui_auipc_jal_jalr_addi_add_sub_6568 ),
    .O(\picorv32/_n2160 [28])
  );
  LUT3 #(
    .INIT ( 8'hEA ))
  \picorv32/_n2160<27>  (
    .I0(N979),
    .I1(\picorv32/alu_add_sub [5]),
    .I2(\picorv32/is_lui_auipc_jal_jalr_addi_add_sub_6568 ),
    .O(\picorv32/_n2160 [27])
  );
  LUT3 #(
    .INIT ( 8'hEA ))
  \picorv32/_n2160<26>  (
    .I0(N981),
    .I1(\picorv32/alu_add_sub [6]),
    .I2(\picorv32/is_lui_auipc_jal_jalr_addi_add_sub_6568 ),
    .O(\picorv32/_n2160 [26])
  );
  LUT3 #(
    .INIT ( 8'hEA ))
  \picorv32/_n2160<25>  (
    .I0(N983),
    .I1(\picorv32/alu_add_sub [7]),
    .I2(\picorv32/is_lui_auipc_jal_jalr_addi_add_sub_6568 ),
    .O(\picorv32/_n2160 [25])
  );
  LUT3 #(
    .INIT ( 8'hEA ))
  \picorv32/_n2160<24>  (
    .I0(N985),
    .I1(\picorv32/alu_add_sub [8]),
    .I2(\picorv32/is_lui_auipc_jal_jalr_addi_add_sub_6568 ),
    .O(\picorv32/_n2160 [24])
  );
  LUT3 #(
    .INIT ( 8'hEA ))
  \picorv32/_n2160<23>  (
    .I0(N987),
    .I1(\picorv32/alu_add_sub [9]),
    .I2(\picorv32/is_lui_auipc_jal_jalr_addi_add_sub_6568 ),
    .O(\picorv32/_n2160 [23])
  );
  LUT3 #(
    .INIT ( 8'hEA ))
  \picorv32/_n2160<22>  (
    .I0(N989),
    .I1(\picorv32/alu_add_sub [10]),
    .I2(\picorv32/is_lui_auipc_jal_jalr_addi_add_sub_6568 ),
    .O(\picorv32/_n2160 [22])
  );
  LUT3 #(
    .INIT ( 8'hEA ))
  \picorv32/_n2160<21>  (
    .I0(N991),
    .I1(\picorv32/alu_add_sub [11]),
    .I2(\picorv32/is_lui_auipc_jal_jalr_addi_add_sub_6568 ),
    .O(\picorv32/_n2160 [21])
  );
  LUT3 #(
    .INIT ( 8'hEA ))
  \picorv32/_n2160<20>  (
    .I0(N993),
    .I1(\picorv32/alu_add_sub [12]),
    .I2(\picorv32/is_lui_auipc_jal_jalr_addi_add_sub_6568 ),
    .O(\picorv32/_n2160 [20])
  );
  LUT3 #(
    .INIT ( 8'hEA ))
  \picorv32/_n2160<1>  (
    .I0(N995),
    .I1(\picorv32/alu_add_sub [31]),
    .I2(\picorv32/is_lui_auipc_jal_jalr_addi_add_sub_6568 ),
    .O(\picorv32/_n2160 [1])
  );
  LUT3 #(
    .INIT ( 8'hEA ))
  \picorv32/_n2160<19>  (
    .I0(N997),
    .I1(\picorv32/alu_add_sub [13]),
    .I2(\picorv32/is_lui_auipc_jal_jalr_addi_add_sub_6568 ),
    .O(\picorv32/_n2160 [19])
  );
  LUT3 #(
    .INIT ( 8'hEA ))
  \picorv32/_n2160<18>  (
    .I0(N999),
    .I1(\picorv32/alu_add_sub [14]),
    .I2(\picorv32/is_lui_auipc_jal_jalr_addi_add_sub_6568 ),
    .O(\picorv32/_n2160 [18])
  );
  LUT3 #(
    .INIT ( 8'hEA ))
  \picorv32/_n2160<17>  (
    .I0(N1001),
    .I1(\picorv32/alu_add_sub [15]),
    .I2(\picorv32/is_lui_auipc_jal_jalr_addi_add_sub_6568 ),
    .O(\picorv32/_n2160 [17])
  );
  LUT3 #(
    .INIT ( 8'hEA ))
  \picorv32/_n2160<16>  (
    .I0(N1003),
    .I1(\picorv32/alu_add_sub [16]),
    .I2(\picorv32/is_lui_auipc_jal_jalr_addi_add_sub_6568 ),
    .O(\picorv32/_n2160 [16])
  );
  LUT3 #(
    .INIT ( 8'hEA ))
  \picorv32/_n2160<15>  (
    .I0(N1005),
    .I1(\picorv32/alu_add_sub [17]),
    .I2(\picorv32/is_lui_auipc_jal_jalr_addi_add_sub_6568 ),
    .O(\picorv32/_n2160 [15])
  );
  LUT3 #(
    .INIT ( 8'hEA ))
  \picorv32/_n2160<14>  (
    .I0(N1007),
    .I1(\picorv32/alu_add_sub [18]),
    .I2(\picorv32/is_lui_auipc_jal_jalr_addi_add_sub_6568 ),
    .O(\picorv32/_n2160 [14])
  );
  LUT3 #(
    .INIT ( 8'hEA ))
  \picorv32/_n2160<13>  (
    .I0(N1009),
    .I1(\picorv32/alu_add_sub [19]),
    .I2(\picorv32/is_lui_auipc_jal_jalr_addi_add_sub_6568 ),
    .O(\picorv32/_n2160 [13])
  );
  LUT3 #(
    .INIT ( 8'hEA ))
  \picorv32/_n2160<12>  (
    .I0(N1011),
    .I1(\picorv32/alu_add_sub [20]),
    .I2(\picorv32/is_lui_auipc_jal_jalr_addi_add_sub_6568 ),
    .O(\picorv32/_n2160 [12])
  );
  LUT3 #(
    .INIT ( 8'hEA ))
  \picorv32/_n2160<11>  (
    .I0(N1013),
    .I1(\picorv32/alu_add_sub [21]),
    .I2(\picorv32/is_lui_auipc_jal_jalr_addi_add_sub_6568 ),
    .O(\picorv32/_n2160 [11])
  );
  LUT3 #(
    .INIT ( 8'hEA ))
  \picorv32/_n2160<10>  (
    .I0(N1015),
    .I1(\picorv32/alu_add_sub [22]),
    .I2(\picorv32/is_lui_auipc_jal_jalr_addi_add_sub_6568 ),
    .O(\picorv32/_n2160 [10])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \picorv32/Mmux_cpu_state[7]_GND_2_o_mux_607_OUT26_SW0  (
    .I0(basesoc_timer0_zero_pending_1625),
    .I1(basesoc_timer0_eventmanager_storage_full_1579),
    .O(N1017)
  );
  LUT6 #(
    .INIT ( 64'hFCFC0000A8000000 ))
  \picorv32/Mmux_cpu_state[7]_GND_2_o_mux_607_OUT26  (
    .I0(\picorv32/irq_mask [4]),
    .I1(\picorv32/irq_pending [4]),
    .I2(N1017),
    .I3(\picorv32/cpu_state_FSM_FFd6_6168 ),
    .I4(sys_rst_INV_439_o_2326),
    .I5(\picorv32/cpu_state[7]_irq_pending[31]_select_561_OUT<0>11 ),
    .O(\picorv32/cpu_state[7]_GND_2_o_mux_607_OUT<4> )
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \picorv32/Mmux_cpu_state[7]_GND_2_o_mux_607_OUT25_SW0  (
    .I0(basesoc_uart_eventmanager_storage_full[1]),
    .I1(basesoc_uart_rx_pending_1622),
    .I2(basesoc_uart_eventmanager_storage_full[0]),
    .I3(basesoc_uart_tx_pending_1621),
    .O(N1019)
  );
  LUT6 #(
    .INIT ( 64'hFCFC0000A8000000 ))
  \picorv32/Mmux_cpu_state[7]_GND_2_o_mux_607_OUT25  (
    .I0(\picorv32/irq_mask [3]),
    .I1(\picorv32/irq_pending [3]),
    .I2(N1019),
    .I3(\picorv32/cpu_state_FSM_FFd6_6168 ),
    .I4(sys_rst_INV_439_o_2326),
    .I5(\picorv32/cpu_state[7]_irq_pending[31]_select_561_OUT<0>11 ),
    .O(\picorv32/cpu_state[7]_GND_2_o_mux_607_OUT<3> )
  );
  LUT3 #(
    .INIT ( 8'h01 ))
  \picorv32/Mmux_cpu_state[7]_GND_2_o_mux_607_OUT11  (
    .I0(\picorv32/timer[31]_GND_2_o_sub_379_OUT<2>_FRB_5780 ),
    .I1(\picorv32/timer[31]_GND_2_o_sub_379_OUT<1>_FRB_5779 ),
    .I2(\picorv32/timer[31]_GND_2_o_sub_379_OUT<3>_FRB_5781 ),
    .O(\picorv32/Mmux_cpu_state[7]_GND_2_o_mux_607_OUT1 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000100 ))
  \picorv32/Mmux_cpu_state[7]_GND_2_o_mux_607_OUT12  (
    .I0(\picorv32/timer[31]_GND_2_o_sub_379_OUT<4>_FRB_5782 ),
    .I1(\picorv32/timer[31]_GND_2_o_sub_379_OUT<5>_FRB_5783 ),
    .I2(\picorv32/timer[31]_GND_2_o_sub_379_OUT<6>_FRB_5784 ),
    .I3(\picorv32/Mmux_cpu_state[7]_GND_2_o_mux_607_OUT1 ),
    .I4(\picorv32/timer[31]_GND_2_o_sub_379_OUT<17>_FRB_5795 ),
    .I5(\picorv32/timer[31]_GND_2_o_sub_379_OUT<29>_FRB_5807 ),
    .O(\picorv32/Mmux_cpu_state[7]_GND_2_o_mux_607_OUT11_8692 )
  );
  LUT2 #(
    .INIT ( 4'h1 ))
  \picorv32/Mmux_cpu_state[7]_GND_2_o_mux_607_OUT13  (
    .I0(\picorv32/timer[31]_GND_2_o_sub_379_OUT<12>_FRB_5790 ),
    .I1(\picorv32/timer[31]_GND_2_o_sub_379_OUT<11>_FRB_5789 ),
    .O(\picorv32/Mmux_cpu_state[7]_GND_2_o_mux_607_OUT13_8693 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000100 ))
  \picorv32/Mmux_cpu_state[7]_GND_2_o_mux_607_OUT14  (
    .I0(\picorv32/timer[31]_GND_2_o_sub_379_OUT<13>_FRB_5791 ),
    .I1(\picorv32/timer[31]_GND_2_o_sub_379_OUT<14>_FRB_5792 ),
    .I2(\picorv32/timer[31]_GND_2_o_sub_379_OUT<15>_FRB_5793 ),
    .I3(\picorv32/Mmux_cpu_state[7]_GND_2_o_mux_607_OUT13_8693 ),
    .I4(\picorv32/timer[31]_GND_2_o_sub_379_OUT<16>_FRB_5794 ),
    .I5(\picorv32/timer[31]_GND_2_o_sub_379_OUT<28>_FRB_5806 ),
    .O(\picorv32/Mmux_cpu_state[7]_GND_2_o_mux_607_OUT14_8694 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \picorv32/Mmux_cpu_state[7]_GND_2_o_mux_607_OUT15  (
    .I0(\picorv32/timer[31]_GND_2_o_sub_379_OUT<23>_FRB_5801 ),
    .I1(\picorv32/timer[31]_GND_2_o_sub_379_OUT<22>_FRB_5800 ),
    .I2(\picorv32/timer[31]_GND_2_o_sub_379_OUT<24>_FRB_5802 ),
    .I3(\picorv32/timer[31]_GND_2_o_sub_379_OUT<25>_FRB_5803 ),
    .I4(\picorv32/timer[31]_GND_2_o_sub_379_OUT<26>_FRB_5804 ),
    .I5(\picorv32/timer[31]_GND_2_o_sub_379_OUT<27>_FRB_5805 ),
    .O(\picorv32/Mmux_cpu_state[7]_GND_2_o_mux_607_OUT15_8695 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000100 ))
  \picorv32/Mmux_cpu_state[7]_GND_2_o_mux_607_OUT16  (
    .I0(\picorv32/timer[31]_GND_2_o_sub_379_OUT<0>_FRB_5778 ),
    .I1(\picorv32/timer[31]_GND_2_o_sub_379_OUT<8>_FRB_5786 ),
    .I2(\picorv32/timer[31]_GND_2_o_sub_379_OUT<7>_FRB_5785 ),
    .I3(\picorv32/timer[31]_reduce_or_376_o ),
    .I4(\picorv32/timer[31]_GND_2_o_sub_379_OUT<9>_FRB_5787 ),
    .I5(\picorv32/timer[31]_GND_2_o_sub_379_OUT<10>_FRB_5788 ),
    .O(\picorv32/Mmux_cpu_state[7]_GND_2_o_mux_607_OUT16_8696 )
  );
  LUT5 #(
    .INIT ( 32'h00000002 ))
  \picorv32/Mmux_cpu_state[7]_GND_2_o_mux_607_OUT17  (
    .I0(\picorv32/Mmux_cpu_state[7]_GND_2_o_mux_607_OUT16_8696 ),
    .I1(\picorv32/timer[31]_GND_2_o_sub_379_OUT<19>_FRB_5797 ),
    .I2(\picorv32/timer[31]_GND_2_o_sub_379_OUT<18>_FRB_5796 ),
    .I3(\picorv32/timer[31]_GND_2_o_sub_379_OUT<20>_FRB_5798 ),
    .I4(\picorv32/timer[31]_GND_2_o_sub_379_OUT<21>_FRB_5799 ),
    .O(\picorv32/Mmux_cpu_state[7]_GND_2_o_mux_607_OUT17_8697 )
  );
  LUT6 #(
    .INIT ( 64'h0200000000000000 ))
  \picorv32/Mmux_cpu_state[7]_GND_2_o_mux_607_OUT18  (
    .I0(\picorv32/Mmux_cpu_state[7]_GND_2_o_mux_607_OUT17_8697 ),
    .I1(\picorv32/timer[31]_GND_2_o_sub_379_OUT<31>_FRB_5809 ),
    .I2(\picorv32/timer[31]_GND_2_o_sub_379_OUT<30>_FRB_5808 ),
    .I3(\picorv32/Mmux_cpu_state[7]_GND_2_o_mux_607_OUT11_8692 ),
    .I4(\picorv32/Mmux_cpu_state[7]_GND_2_o_mux_607_OUT14_8694 ),
    .I5(\picorv32/Mmux_cpu_state[7]_GND_2_o_mux_607_OUT15_8695 ),
    .O(\picorv32/Mmux_cpu_state[7]_GND_2_o_mux_607_OUT18_8698 )
  );
  LUT6 #(
    .INIT ( 64'hFF00CC00A0008000 ))
  \picorv32/Mmux_cpu_state[7]_GND_2_o_mux_607_OUT19  (
    .I0(\picorv32/irq_mask [0]),
    .I1(\picorv32/irq_pending [0]),
    .I2(\picorv32/cpu_state_FSM_FFd6_6168 ),
    .I3(sys_rst_INV_439_o_2326),
    .I4(\picorv32/Mmux_cpu_state[7]_GND_2_o_mux_607_OUT18_8698 ),
    .I5(\picorv32/cpu_state[7]_irq_pending[31]_select_561_OUT<0>11 ),
    .O(\picorv32/cpu_state[7]_GND_2_o_mux_607_OUT<0> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \picorv32/cpu_state_FSM_FFd1-In_SW0  (
    .I0(\picorv32/is_lb_lh_lw_lbu_lhu ),
    .I1(\picorv32/cpu_state_FSM_FFd2-In21_5293 ),
    .O(N1021)
  );
  LUT6 #(
    .INIT ( 64'h8888888880800080 ))
  \picorv32/cpu_state_FSM_FFd1-In  (
    .I0(\picorv32/cpu_state_FSM_FFd2_BRB0_9816 ),
    .I1(\picorv32/cpu_state_FSM_FFd2_BRB1_9817 ),
    .I2(\picorv32/cpu_state_FSM_FFd1_BRB2_9822 ),
    .I3(\picorv32/cpu_state_FSM_FFd2_BRB3_9819 ),
    .I4(\picorv32/cpu_state_FSM_FFd2_BRB4_9820 ),
    .I5(\picorv32/cpu_state_FSM_FFd1_BRB5_9823 ),
    .O(\picorv32/cpu_state_FSM_FFd1 )
  );
  LUT2 #(
    .INIT ( 4'hD ))
  \picorv32/Mmux_cpu_state[7]_cpu_state[7]_MUX_2070_o1_SW0  (
    .I0(\picorv32/cpu_state_FSM_FFd7-In21_4518 ),
    .I1(\picorv32/irq_active_6492 ),
    .O(N1023)
  );
  LUT6 #(
    .INIT ( 64'hAA00BB008000B300 ))
  \picorv32/Mmux_cpu_state[7]_cpu_state[7]_MUX_2070_o1  (
    .I0(\picorv32/irq_pending [2]),
    .I1(\picorv32/irq_mask [2]),
    .I2(\picorv32/cpu_state_FSM_FFd6_6168 ),
    .I3(sys_rst_INV_439_o_2326),
    .I4(N1023),
    .I5(\picorv32/cpu_state[7]_irq_pending[31]_select_561_OUT<0>11 ),
    .O(\picorv32/cpu_state[7]_cpu_state[7]_MUX_2070_o )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFEFFFFFFFFFF ))
  \picorv32/cpu_state_FSM_FFd2-In_SW0  (
    .I0(\picorv32/is_jalr_addi_slti_sltiu_xori_ori_andi_6421 ),
    .I1(\picorv32/is_slli_srli_srai_6422 ),
    .I2(\picorv32/is_lb_lh_lw_lbu_lhu ),
    .I3(\picorv32/is_sb_sh_sw ),
    .I4(\picorv32/n0568 ),
    .I5(\picorv32/cpu_state_FSM_FFd2-In21_5293 ),
    .O(N1025)
  );
  LUT6 #(
    .INIT ( 64'h8080008088888888 ))
  \picorv32/cpu_state_FSM_FFd2-In  (
    .I0(\picorv32/cpu_state_FSM_FFd2_BRB0_9816 ),
    .I1(\picorv32/cpu_state_FSM_FFd2_BRB1_9817 ),
    .I2(\picorv32/cpu_state_FSM_FFd2_BRB2_9818 ),
    .I3(\picorv32/cpu_state_FSM_FFd2_BRB3_9819 ),
    .I4(\picorv32/cpu_state_FSM_FFd2_BRB4_9820 ),
    .I5(\picorv32/cpu_state_FSM_FFd2_BRB5_9821 ),
    .O(\picorv32/cpu_state_FSM_FFd2 )
  );
  LUT6 #(
    .INIT ( 64'hECA00000A0A00000 ))
  \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<5>1  (
    .I0(\picorv32/decoded_imm [5]),
    .I1(\picorv32/decoded_rs2[5]_read_port_357_OUT<5> ),
    .I2(\picorv32/PWR_10_o_PWR_10_o_OR_598_o ),
    .I3(\picorv32/decoded_rs2[5]_reduce_or_357_o ),
    .I4(\picorv32/cpu_state_FSM_FFd5 ),
    .I5(\picorv32/_n16111_10320 ),
    .O(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<5>1_8703 )
  );
  LUT6 #(
    .INIT ( 64'hECA00000A0A00000 ))
  \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<6>1  (
    .I0(\picorv32/decoded_imm [6]),
    .I1(\picorv32/decoded_rs2[5]_read_port_357_OUT<6> ),
    .I2(\picorv32/PWR_10_o_PWR_10_o_OR_598_o ),
    .I3(\picorv32/decoded_rs2[5]_reduce_or_357_o ),
    .I4(\picorv32/cpu_state_FSM_FFd5 ),
    .I5(\picorv32/_n16111_10320 ),
    .O(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<6>1_8704 )
  );
  LUT6 #(
    .INIT ( 64'hECA00000A0A00000 ))
  \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<7>1  (
    .I0(\picorv32/decoded_imm [7]),
    .I1(\picorv32/decoded_rs2[5]_read_port_357_OUT<7> ),
    .I2(\picorv32/PWR_10_o_PWR_10_o_OR_598_o ),
    .I3(\picorv32/decoded_rs2[5]_reduce_or_357_o ),
    .I4(\picorv32/cpu_state_FSM_FFd5 ),
    .I5(\picorv32/_n16111_10320 ),
    .O(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<7>1_8705 )
  );
  LUT6 #(
    .INIT ( 64'hECA00000A0A00000 ))
  \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<8>1  (
    .I0(\picorv32/decoded_imm [8]),
    .I1(\picorv32/decoded_rs2[5]_read_port_357_OUT<8> ),
    .I2(\picorv32/PWR_10_o_PWR_10_o_OR_598_o ),
    .I3(\picorv32/decoded_rs2[5]_reduce_or_357_o ),
    .I4(\picorv32/cpu_state_FSM_FFd5 ),
    .I5(\picorv32/_n16111_10320 ),
    .O(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<8>1_8706 )
  );
  LUT6 #(
    .INIT ( 64'hECA00000A0A00000 ))
  \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<9>1  (
    .I0(\picorv32/decoded_imm [9]),
    .I1(\picorv32/decoded_rs2[5]_read_port_357_OUT<9> ),
    .I2(\picorv32/PWR_10_o_PWR_10_o_OR_598_o ),
    .I3(\picorv32/decoded_rs2[5]_reduce_or_357_o ),
    .I4(\picorv32/cpu_state_FSM_FFd5 ),
    .I5(\picorv32/_n16111_10320 ),
    .O(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<9>1_8707 )
  );
  LUT6 #(
    .INIT ( 64'hECA00000A0A00000 ))
  \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<10>1  (
    .I0(\picorv32/decoded_imm [10]),
    .I1(\picorv32/decoded_rs2[5]_read_port_357_OUT<10> ),
    .I2(\picorv32/PWR_10_o_PWR_10_o_OR_598_o ),
    .I3(\picorv32/decoded_rs2[5]_reduce_or_357_o ),
    .I4(\picorv32/cpu_state_FSM_FFd5 ),
    .I5(\picorv32/_n16111_10320 ),
    .O(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<10>1_8708 )
  );
  LUT6 #(
    .INIT ( 64'hECA00000A0A00000 ))
  \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<11>1  (
    .I0(\picorv32/decoded_imm [11]),
    .I1(\picorv32/decoded_rs2[5]_read_port_357_OUT<11> ),
    .I2(\picorv32/PWR_10_o_PWR_10_o_OR_598_o ),
    .I3(\picorv32/decoded_rs2[5]_reduce_or_357_o ),
    .I4(\picorv32/cpu_state_FSM_FFd5 ),
    .I5(\picorv32/_n16111_10320 ),
    .O(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<11>1_8709 )
  );
  LUT6 #(
    .INIT ( 64'hECA00000A0A00000 ))
  \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<12>1  (
    .I0(\picorv32/decoded_imm [12]),
    .I1(\picorv32/decoded_rs2[5]_read_port_357_OUT<12> ),
    .I2(\picorv32/PWR_10_o_PWR_10_o_OR_598_o ),
    .I3(\picorv32/decoded_rs2[5]_reduce_or_357_o ),
    .I4(\picorv32/cpu_state_FSM_FFd5 ),
    .I5(\picorv32/_n16111_10320 ),
    .O(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<12>1_8710 )
  );
  LUT6 #(
    .INIT ( 64'hECA00000A0A00000 ))
  \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<13>1  (
    .I0(\picorv32/decoded_imm [13]),
    .I1(\picorv32/decoded_rs2[5]_read_port_357_OUT<13> ),
    .I2(\picorv32/PWR_10_o_PWR_10_o_OR_598_o ),
    .I3(\picorv32/decoded_rs2[5]_reduce_or_357_o ),
    .I4(\picorv32/cpu_state_FSM_FFd5 ),
    .I5(\picorv32/_n16111_10320 ),
    .O(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<13>1_8711 )
  );
  LUT6 #(
    .INIT ( 64'hECA00000A0A00000 ))
  \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<14>1  (
    .I0(\picorv32/decoded_imm [14]),
    .I1(\picorv32/decoded_rs2[5]_read_port_357_OUT<14> ),
    .I2(\picorv32/PWR_10_o_PWR_10_o_OR_598_o ),
    .I3(\picorv32/decoded_rs2[5]_reduce_or_357_o ),
    .I4(\picorv32/cpu_state_FSM_FFd5 ),
    .I5(\picorv32/_n16111_10320 ),
    .O(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<14>1_8712 )
  );
  LUT6 #(
    .INIT ( 64'hECA00000A0A00000 ))
  \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<15>1  (
    .I0(\picorv32/decoded_imm [15]),
    .I1(\picorv32/decoded_rs2[5]_read_port_357_OUT<15> ),
    .I2(\picorv32/PWR_10_o_PWR_10_o_OR_598_o ),
    .I3(\picorv32/decoded_rs2[5]_reduce_or_357_o ),
    .I4(\picorv32/cpu_state_FSM_FFd5 ),
    .I5(\picorv32/_n16111_10320 ),
    .O(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<15>1_8713 )
  );
  LUT6 #(
    .INIT ( 64'hECA00000A0A00000 ))
  \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<16>1  (
    .I0(\picorv32/decoded_imm [16]),
    .I1(\picorv32/decoded_rs2[5]_read_port_357_OUT<16> ),
    .I2(\picorv32/PWR_10_o_PWR_10_o_OR_598_o ),
    .I3(\picorv32/decoded_rs2[5]_reduce_or_357_o ),
    .I4(\picorv32/cpu_state_FSM_FFd5 ),
    .I5(\picorv32/_n16111_10320 ),
    .O(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<16>1_8714 )
  );
  LUT6 #(
    .INIT ( 64'hECA00000A0A00000 ))
  \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<17>1  (
    .I0(\picorv32/decoded_imm [17]),
    .I1(\picorv32/decoded_rs2[5]_read_port_357_OUT<17> ),
    .I2(\picorv32/PWR_10_o_PWR_10_o_OR_598_o ),
    .I3(\picorv32/decoded_rs2[5]_reduce_or_357_o ),
    .I4(\picorv32/cpu_state_FSM_FFd5 ),
    .I5(\picorv32/_n16111_10320 ),
    .O(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<17>1_8715 )
  );
  LUT6 #(
    .INIT ( 64'hECA00000A0A00000 ))
  \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<18>1  (
    .I0(\picorv32/decoded_imm [18]),
    .I1(\picorv32/decoded_rs2[5]_read_port_357_OUT<18> ),
    .I2(\picorv32/PWR_10_o_PWR_10_o_OR_598_o ),
    .I3(\picorv32/decoded_rs2[5]_reduce_or_357_o ),
    .I4(\picorv32/cpu_state_FSM_FFd5 ),
    .I5(\picorv32/_n1611 ),
    .O(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<18>1_8716 )
  );
  LUT6 #(
    .INIT ( 64'hECA00000A0A00000 ))
  \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<19>1  (
    .I0(\picorv32/decoded_imm [19]),
    .I1(\picorv32/decoded_rs2[5]_read_port_357_OUT<19> ),
    .I2(\picorv32/PWR_10_o_PWR_10_o_OR_598_o ),
    .I3(\picorv32/decoded_rs2[5]_reduce_or_357_o ),
    .I4(\picorv32/cpu_state_FSM_FFd5 ),
    .I5(\picorv32/_n1611 ),
    .O(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<19>1_8717 )
  );
  LUT6 #(
    .INIT ( 64'hECA00000A0A00000 ))
  \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<20>1  (
    .I0(\picorv32/decoded_imm [20]),
    .I1(\picorv32/decoded_rs2[5]_read_port_357_OUT<20> ),
    .I2(\picorv32/PWR_10_o_PWR_10_o_OR_598_o ),
    .I3(\picorv32/decoded_rs2[5]_reduce_or_357_o ),
    .I4(\picorv32/cpu_state_FSM_FFd5 ),
    .I5(\picorv32/_n1611 ),
    .O(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<20>1_8718 )
  );
  LUT6 #(
    .INIT ( 64'hECA00000A0A00000 ))
  \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<21>1  (
    .I0(\picorv32/decoded_imm [21]),
    .I1(\picorv32/decoded_rs2[5]_read_port_357_OUT<21> ),
    .I2(\picorv32/PWR_10_o_PWR_10_o_OR_598_o ),
    .I3(\picorv32/decoded_rs2[5]_reduce_or_357_o ),
    .I4(\picorv32/cpu_state_FSM_FFd5 ),
    .I5(\picorv32/_n1611 ),
    .O(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<21>1_8719 )
  );
  LUT6 #(
    .INIT ( 64'hECA00000A0A00000 ))
  \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<22>1  (
    .I0(\picorv32/decoded_imm [22]),
    .I1(\picorv32/decoded_rs2[5]_read_port_357_OUT<22> ),
    .I2(\picorv32/PWR_10_o_PWR_10_o_OR_598_o ),
    .I3(\picorv32/decoded_rs2[5]_reduce_or_357_o ),
    .I4(\picorv32/cpu_state_FSM_FFd5 ),
    .I5(\picorv32/_n1611 ),
    .O(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<22>1_8720 )
  );
  LUT6 #(
    .INIT ( 64'hECA00000A0A00000 ))
  \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<23>1  (
    .I0(\picorv32/decoded_imm [23]),
    .I1(\picorv32/decoded_rs2[5]_read_port_357_OUT<23> ),
    .I2(\picorv32/PWR_10_o_PWR_10_o_OR_598_o ),
    .I3(\picorv32/decoded_rs2[5]_reduce_or_357_o ),
    .I4(\picorv32/cpu_state_FSM_FFd5 ),
    .I5(\picorv32/_n1611 ),
    .O(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<23>1_8721 )
  );
  LUT6 #(
    .INIT ( 64'hECA00000A0A00000 ))
  \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<24>1  (
    .I0(\picorv32/decoded_imm [24]),
    .I1(\picorv32/decoded_rs2[5]_read_port_357_OUT<24> ),
    .I2(\picorv32/PWR_10_o_PWR_10_o_OR_598_o ),
    .I3(\picorv32/decoded_rs2[5]_reduce_or_357_o ),
    .I4(\picorv32/cpu_state_FSM_FFd5 ),
    .I5(\picorv32/_n1611 ),
    .O(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<24>1_8722 )
  );
  LUT6 #(
    .INIT ( 64'hECA00000A0A00000 ))
  \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<25>1  (
    .I0(\picorv32/decoded_imm [25]),
    .I1(\picorv32/decoded_rs2[5]_read_port_357_OUT<25> ),
    .I2(\picorv32/PWR_10_o_PWR_10_o_OR_598_o ),
    .I3(\picorv32/decoded_rs2[5]_reduce_or_357_o ),
    .I4(\picorv32/cpu_state_FSM_FFd5 ),
    .I5(\picorv32/_n1611 ),
    .O(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<25>1_8723 )
  );
  LUT6 #(
    .INIT ( 64'hECA00000A0A00000 ))
  \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<26>1  (
    .I0(\picorv32/decoded_imm [26]),
    .I1(\picorv32/decoded_rs2[5]_read_port_357_OUT<26> ),
    .I2(\picorv32/PWR_10_o_PWR_10_o_OR_598_o ),
    .I3(\picorv32/decoded_rs2[5]_reduce_or_357_o ),
    .I4(\picorv32/cpu_state_FSM_FFd5 ),
    .I5(\picorv32/_n1611 ),
    .O(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<26>1_8724 )
  );
  LUT6 #(
    .INIT ( 64'hECA00000A0A00000 ))
  \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<27>1  (
    .I0(\picorv32/decoded_imm [27]),
    .I1(\picorv32/decoded_rs2[5]_read_port_357_OUT<27> ),
    .I2(\picorv32/PWR_10_o_PWR_10_o_OR_598_o ),
    .I3(\picorv32/decoded_rs2[5]_reduce_or_357_o ),
    .I4(\picorv32/cpu_state_FSM_FFd5 ),
    .I5(\picorv32/_n1611 ),
    .O(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<27>1_8725 )
  );
  LUT6 #(
    .INIT ( 64'hECA00000A0A00000 ))
  \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<28>1  (
    .I0(\picorv32/decoded_imm [28]),
    .I1(\picorv32/decoded_rs2[5]_read_port_357_OUT<28> ),
    .I2(\picorv32/PWR_10_o_PWR_10_o_OR_598_o ),
    .I3(\picorv32/decoded_rs2[5]_reduce_or_357_o ),
    .I4(\picorv32/cpu_state_FSM_FFd5 ),
    .I5(\picorv32/_n1611 ),
    .O(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<28>1_8726 )
  );
  LUT6 #(
    .INIT ( 64'hECA00000A0A00000 ))
  \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<29>1  (
    .I0(\picorv32/decoded_imm [29]),
    .I1(\picorv32/decoded_rs2[5]_read_port_357_OUT<29> ),
    .I2(\picorv32/PWR_10_o_PWR_10_o_OR_598_o ),
    .I3(\picorv32/decoded_rs2[5]_reduce_or_357_o ),
    .I4(\picorv32/cpu_state_FSM_FFd5 ),
    .I5(\picorv32/_n1611 ),
    .O(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<29>1_8727 )
  );
  LUT6 #(
    .INIT ( 64'hECA00000A0A00000 ))
  \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<30>1  (
    .I0(\picorv32/decoded_imm [30]),
    .I1(\picorv32/decoded_rs2[5]_read_port_357_OUT<30> ),
    .I2(\picorv32/PWR_10_o_PWR_10_o_OR_598_o ),
    .I3(\picorv32/decoded_rs2[5]_reduce_or_357_o ),
    .I4(\picorv32/cpu_state_FSM_FFd5 ),
    .I5(\picorv32/_n1611 ),
    .O(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<30>1_8728 )
  );
  LUT6 #(
    .INIT ( 64'hECA00000A0A00000 ))
  \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<31>1  (
    .I0(\picorv32/decoded_imm [31]),
    .I1(\picorv32/decoded_rs2[5]_read_port_357_OUT<31> ),
    .I2(\picorv32/PWR_10_o_PWR_10_o_OR_598_o ),
    .I3(\picorv32/decoded_rs2[5]_reduce_or_357_o ),
    .I4(\picorv32/cpu_state_FSM_FFd5 ),
    .I5(\picorv32/_n1611 ),
    .O(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<31>1_8729 )
  );
  LUT6 #(
    .INIT ( 64'hF0F0F0F200000000 ))
  \picorv32/cpu_state_FSM_FFd3-In_SW0  (
    .I0(\picorv32/is_sll_srl_sra_6420 ),
    .I1(\picorv32/is_jalr_addi_slti_sltiu_xori_ori_andi_6421 ),
    .I2(\picorv32/is_slli_srli_srai_6422 ),
    .I3(\picorv32/is_sb_sh_sw ),
    .I4(\picorv32/n0568 ),
    .I5(\picorv32/cpu_state_FSM_FFd2-In21_5293 ),
    .O(N1027)
  );
  LUT6 #(
    .INIT ( 64'h22F2000000000000 ))
  \picorv32/cpu_state_FSM_FFd3-In  (
    .I0(\picorv32/cpu_state_FSM_FFd3_BRB5_9885 ),
    .I1(\picorv32/cpu_state_FSM_FFd3_BRB4_9884 ),
    .I2(\picorv32/cpu_state_FSM_FFd3_BRB3_9883 ),
    .I3(\picorv32/cpu_state_FSM_FFd3_BRB2_9882 ),
    .I4(\picorv32/cpu_state_FSM_FFd3_BRB0_9881 ),
    .I5(\picorv32/decoder_trigger_BRB0_9831 ),
    .O(\picorv32/cpu_state_FSM_FFd3 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<7>1  (
    .I0(\picorv32/instr_maskirq_6424 ),
    .I1(\picorv32/irq_mask [7]),
    .I2(\picorv32/instr_timer_6423 ),
    .I3(\picorv32/timer [7]),
    .I4(\picorv32/count_instr [7]),
    .I5(\picorv32/instr_rdinstr_6096 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<7>1_8731 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<7>2  (
    .I0(\picorv32/count_cycle [7]),
    .I1(\picorv32/instr_rdcycle_6098 ),
    .I2(\picorv32/count_instr [39]),
    .I3(\picorv32/instr_rdinstrh_6095 ),
    .I4(\picorv32/count_cycle [39]),
    .I5(\picorv32/instr_rdcycleh_6097 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<7>2_8732 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<15>1  (
    .I0(\picorv32/instr_maskirq_6424 ),
    .I1(\picorv32/irq_mask [15]),
    .I2(\picorv32/instr_timer_6423 ),
    .I3(\picorv32/timer [15]),
    .I4(\picorv32/count_instr [47]),
    .I5(\picorv32/instr_rdinstrh_6095 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<15>2_8734 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<15>2  (
    .I0(\picorv32/count_cycle [47]),
    .I1(\picorv32/instr_rdcycleh_6097 ),
    .I2(\picorv32/count_instr [15]),
    .I3(\picorv32/instr_rdinstr_6096 ),
    .I4(\picorv32/count_cycle [15]),
    .I5(\picorv32/instr_rdcycle_6098 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<15>3 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<15>5  (
    .I0(\picorv32/cpu_state_FSM_FFd4 ),
    .I1(\picorv32/reg_pc[31]_decoded_imm[31]_add_496_OUT<15> ),
    .I2(\picorv32/cpu_state_FSM_FFd3 ),
    .I3(\picorv32/reg_op1_15 ),
    .I4(\picorv32/cpu_state_FSM_FFd5 ),
    .I5(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<15>5_8736 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<15>6_8737 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \picorv32/cpu_state_resetn_latched_rd[5]_AND_765_o1  (
    .I0(\picorv32/latched_rd [4]),
    .I1(\picorv32/latched_rd [5]),
    .I2(\picorv32/latched_rd [2]),
    .I3(\picorv32/latched_rd [3]),
    .I4(\picorv32/latched_rd [0]),
    .I5(\picorv32/latched_rd [1]),
    .O(\picorv32/cpu_state_resetn_latched_rd[5]_AND_765_o )
  );
  LUT6 #(
    .INIT ( 64'h8888888888888880 ))
  \picorv32/cpu_state_resetn_latched_rd[5]_AND_765_o2  (
    .I0(\picorv32/cpu_state_resetn_latched_rd[5]_AND_765_o ),
    .I1(\picorv32/cpu_state_FSM_FFd6_6168 ),
    .I2(\picorv32/irq_state_FSM_FFd1_6488 ),
    .I3(\picorv32/latched_branch_6496 ),
    .I4(\picorv32/latched_store_6498 ),
    .I5(\picorv32/irq_state_FSM_FFd2_6489 ),
    .O(\picorv32/cpu_state_resetn_latched_rd[5]_AND_765_o1_8739 )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \picorv32/cpu_state_resetn_latched_rd[5]_AND_765_o3  (
    .I0(sys_rst_INV_439_o_2326),
    .I1(\picorv32/cpu_state_resetn_latched_rd[5]_AND_765_o1_8739 ),
    .O(\picorv32/resetn_latched_rd[5]_AND_765_o )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \picorv32/mem_rdata_q[6]_mem_rdata_q[19]_AND_742_o11  (
    .I0(\picorv32/mem_rdata_q [23]),
    .I1(\picorv32/mem_rdata_q [24]),
    .I2(\picorv32/mem_rdata_q [22]),
    .I3(\picorv32/mem_rdata_q [19]),
    .I4(\picorv32/mem_rdata_q [18]),
    .I5(\picorv32/mem_rdata_q [17]),
    .O(\picorv32/mem_rdata_q[6]_mem_rdata_q[19]_AND_742_o12_8740 )
  );
  LUT4 #(
    .INIT ( 16'h0001 ))
  \picorv32/mem_rdata_q[6]_mem_rdata_q[19]_AND_742_o12  (
    .I0(\picorv32/mem_rdata_q [15]),
    .I1(\picorv32/mem_rdata_q [16]),
    .I2(\picorv32/mem_rdata_q [14]),
    .I3(\picorv32/mem_rdata_q [12]),
    .O(\picorv32/mem_rdata_q[6]_mem_rdata_q[19]_AND_742_o13 )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \picorv32/out27_SW0  (
    .I0(\picorv32/instr_jalr_6083 ),
    .I1(\picorv32/instr_jal_6092 ),
    .O(N1029)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \picorv32/out27  (
    .I0(\picorv32/instr_addi_6316 ),
    .I1(\picorv32/instr_add_6312 ),
    .I2(\picorv32/instr_sub_6311 ),
    .I3(\picorv32/instr_auipc ),
    .I4(N1029),
    .I5(\picorv32/instr_lui ),
    .O(\picorv32/instr_lui_reduce_or_153_o )
  );
  LUT4 #(
    .INIT ( 16'hFFCA ))
  \picorv32/alu_out_0  (
    .I0(\picorv32/is_sltiu_bltu_sltu_6645 ),
    .I1(\picorv32/instr_bgeu_6317 ),
    .I2(\picorv32/Mcompar_alu_ltu_cy [15]),
    .I3(N1047),
    .O(\picorv32/alu_out_0_5629 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \picorv32/out71  (
    .I0(\picorv32/timer [11]),
    .I1(\picorv32/timer [10]),
    .I2(\picorv32/timer [13]),
    .I3(\picorv32/timer [12]),
    .I4(\picorv32/timer [15]),
    .I5(\picorv32/timer [14]),
    .O(\picorv32/out7 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \picorv32/out72  (
    .I0(\picorv32/timer [5]),
    .I1(\picorv32/timer [4]),
    .I2(\picorv32/timer [7]),
    .I3(\picorv32/timer [6]),
    .I4(\picorv32/timer [9]),
    .I5(\picorv32/timer [8]),
    .O(\picorv32/out71_8745 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \picorv32/out73  (
    .I0(\picorv32/timer [23]),
    .I1(\picorv32/timer [22]),
    .I2(\picorv32/timer [25]),
    .I3(\picorv32/timer [24]),
    .I4(\picorv32/timer [27]),
    .I5(\picorv32/timer [26]),
    .O(\picorv32/out72_8746 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \picorv32/out74  (
    .I0(\picorv32/timer [17]),
    .I1(\picorv32/timer [16]),
    .I2(\picorv32/timer [19]),
    .I3(\picorv32/timer [18]),
    .I4(\picorv32/timer [21]),
    .I5(\picorv32/timer [20]),
    .O(\picorv32/out73_8747 )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \picorv32/out75  (
    .I0(\picorv32/timer [29]),
    .I1(\picorv32/timer [28]),
    .O(\picorv32/out74_8748 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \picorv32/out76  (
    .I0(\picorv32/timer [31]),
    .I1(\picorv32/timer [30]),
    .I2(\picorv32/timer [1]),
    .I3(\picorv32/timer [0]),
    .I4(\picorv32/timer [3]),
    .I5(\picorv32/timer [2]),
    .O(\picorv32/out75_8749 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \picorv32/out77  (
    .I0(\picorv32/out74_8748 ),
    .I1(\picorv32/out75_8749 ),
    .I2(\picorv32/out7 ),
    .I3(\picorv32/out71_8745 ),
    .I4(\picorv32/out72_8746 ),
    .I5(\picorv32/out73_8747 ),
    .O(\picorv32/timer[31]_reduce_or_376_o )
  );
  LUT6 #(
    .INIT ( 64'hF888000088880000 ))
  \picorv32/cpu_state_cpu_state[7]_X_2_o_select_590_OUT<0>1  (
    .I0(\picorv32/is_slli_srli_srai_6422 ),
    .I1(\picorv32/decoded_imm_uj [11]),
    .I2(\picorv32/decoded_rs2[5]_read_port_357_OUT<0> ),
    .I3(\picorv32/decoded_rs2[5]_reduce_or_357_o ),
    .I4(\picorv32/cpu_state_FSM_FFd5 ),
    .I5(\picorv32/_n1611 ),
    .O(\picorv32/cpu_state_cpu_state[7]_X_2_o_select_590_OUT<0> )
  );
  LUT5 #(
    .INIT ( 32'hFFFFFFFE ))
  \picorv32/pcpi_mul/resetn_pcpi_insn[31]_AND_650_o_inv1  (
    .I0(\picorv32/pcpi_insn[26] ),
    .I1(\picorv32/pcpi_insn[6] ),
    .I2(\picorv32/pcpi_insn[29] ),
    .I3(\picorv32/pcpi_insn[28] ),
    .I4(\picorv32/pcpi_insn[27] ),
    .O(\picorv32/pcpi_mul/resetn_pcpi_insn[31]_AND_650_o_inv1_8751 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFF7FFFFFFFFF ))
  \picorv32/pcpi_mul/resetn_pcpi_insn[31]_AND_650_o_inv2  (
    .I0(\picorv32/pcpi_valid_6208 ),
    .I1(\picorv32/pcpi_insn[0] ),
    .I2(\picorv32/pcpi_insn[1] ),
    .I3(\picorv32/pcpi_insn[30] ),
    .I4(\picorv32/pcpi_insn[31] ),
    .I5(\picorv32/pcpi_insn[4] ),
    .O(\picorv32/pcpi_mul/resetn_pcpi_insn[31]_AND_650_o_inv2_8752 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFEFFFFF ))
  \picorv32/pcpi_mul/resetn_pcpi_insn[31]_AND_650_o_inv3  (
    .I0(\picorv32/pcpi_mul/resetn_pcpi_insn[31]_AND_650_o_inv1_8751 ),
    .I1(\picorv32/pcpi_insn[3] ),
    .I2(\picorv32/pcpi_insn[25] ),
    .I3(\picorv32/pcpi_mul/resetn_pcpi_insn[31]_AND_650_o_inv2_8752 ),
    .I4(\picorv32/pcpi_insn[5] ),
    .I5(\picorv32/pcpi_insn[2] ),
    .O(\picorv32/pcpi_mul/resetn_pcpi_insn[31]_AND_650_o_inv3_8753 )
  );
  LUT2 #(
    .INIT ( 4'hD ))
  \picorv32/pcpi_mul/resetn_pcpi_insn[31]_AND_650_o_inv4  (
    .I0(sys_rst_INV_439_o_2326),
    .I1(\picorv32/pcpi_mul/resetn_pcpi_insn[31]_AND_650_o_inv3_8753 ),
    .O(\picorv32/pcpi_mul/resetn_pcpi_insn[31]_AND_650_o_inv )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \picorv32/pcpi_div/instr_div_instr_rem_OR_376_o1  (
    .I0(\picorv32/reg_op2_30_6049 ),
    .I1(\picorv32/reg_op2_3_5493 ),
    .I2(\picorv32/reg_op2_29_6048 ),
    .I3(\picorv32/reg_op2_2_5492 ),
    .I4(\picorv32/reg_op2_27_6046 ),
    .I5(\picorv32/reg_op2_28_6047 ),
    .O(\picorv32/pcpi_div/instr_div_instr_rem_OR_376_o1_8754 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \picorv32/pcpi_div/instr_div_instr_rem_OR_376_o2  (
    .I0(\picorv32/reg_op2_8_6027 ),
    .I1(\picorv32/reg_op2_9_6028 ),
    .I2(\picorv32/reg_op2_6_5496 ),
    .I3(\picorv32/reg_op2_7_5497 ),
    .I4(\picorv32/reg_op2_4_5494 ),
    .I5(\picorv32/reg_op2_5_5495 ),
    .O(\picorv32/pcpi_div/instr_div_instr_rem_OR_376_o2_8755 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \picorv32/pcpi_div/instr_div_instr_rem_OR_376_o3  (
    .I0(\picorv32/reg_op2_1_5491 ),
    .I1(\picorv32/reg_op2_20_6039 ),
    .I2(\picorv32/reg_op2_18_6037 ),
    .I3(\picorv32/reg_op2_19_6038 ),
    .I4(\picorv32/reg_op2_16_6035 ),
    .I5(\picorv32/reg_op2_17_6036 ),
    .O(\picorv32/pcpi_div/instr_div_instr_rem_OR_376_o3_8756 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \picorv32/pcpi_div/instr_div_instr_rem_OR_376_o4  (
    .I0(\picorv32/reg_op2_25_6044 ),
    .I1(\picorv32/reg_op2_26_6045 ),
    .I2(\picorv32/reg_op2_23_6042 ),
    .I3(\picorv32/reg_op2_24_6043 ),
    .I4(\picorv32/reg_op2_21_6040 ),
    .I5(\picorv32/reg_op2_22_6041 ),
    .O(\picorv32/pcpi_div/instr_div_instr_rem_OR_376_o4_8757 )
  );
  LUT5 #(
    .INIT ( 32'hEAEA4840 ))
  \picorv32/pcpi_div/instr_div_instr_rem_OR_376_o8  (
    .I0(\picorv32/reg_op1_31 ),
    .I1(\picorv32/pcpi_div/instr_div_7841 ),
    .I2(\picorv32/reg_op2_31_6050 ),
    .I3(\picorv32/pcpi_div/instr_div_instr_rem_OR_376_o7_8758 ),
    .I4(\picorv32/pcpi_div/instr_rem_7839 ),
    .O(\picorv32/pcpi_div/instr_div_instr_rem_OR_376_o )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \picorv32/pcpi_div/resetn_pcpi_insn[31]_AND_656_o_inv1  (
    .I0(\picorv32/pcpi_insn[26] ),
    .I1(\picorv32/pcpi_insn[6] ),
    .I2(\picorv32/pcpi_insn[28] ),
    .I3(\picorv32/pcpi_insn[27] ),
    .I4(\picorv32/pcpi_insn[30] ),
    .I5(\picorv32/pcpi_insn[29] ),
    .O(\picorv32/pcpi_div/resetn_pcpi_insn[31]_AND_656_o_inv1_8759 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFEFFFFF ))
  \picorv32/pcpi_div/resetn_pcpi_insn[31]_AND_656_o_inv2  (
    .I0(\picorv32/pcpi_insn[3] ),
    .I1(\picorv32/pcpi_div/pcpi_ready_6680 ),
    .I2(\picorv32/pcpi_valid_6208 ),
    .I3(\picorv32/pcpi_insn[2] ),
    .I4(\picorv32/pcpi_insn[0] ),
    .I5(\picorv32/pcpi_insn[31] ),
    .O(\picorv32/pcpi_div/resetn_pcpi_insn[31]_AND_656_o_inv2_8760 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFF7FFFFFFFFF ))
  \picorv32/pcpi_div/resetn_pcpi_insn[31]_AND_656_o_inv3  (
    .I0(\picorv32/pcpi_insn[4] ),
    .I1(\picorv32/pcpi_insn[1] ),
    .I2(\picorv32/pcpi_insn[5] ),
    .I3(\picorv32/pcpi_div/resetn_pcpi_insn[31]_AND_656_o_inv2_8760 ),
    .I4(\picorv32/pcpi_div/resetn_pcpi_insn[31]_AND_656_o_inv1_8759 ),
    .I5(\picorv32/pcpi_insn[25] ),
    .O(\picorv32/pcpi_div/resetn_pcpi_insn[31]_AND_656_o_inv3_8761 )
  );
  LUT2 #(
    .INIT ( 4'hD ))
  \picorv32/pcpi_div/resetn_pcpi_insn[31]_AND_656_o_inv4  (
    .I0(sys_rst_INV_439_o_2326),
    .I1(\picorv32/pcpi_div/resetn_pcpi_insn[31]_AND_656_o_inv3_8761 ),
    .O(\picorv32/pcpi_div/resetn_pcpi_insn[31]_AND_656_o_inv )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000100 ))
  \picorv32/pcpi_div/quotient_msk[31]_running_AND_664_o1  (
    .I0(\picorv32/pcpi_div/quotient_msk [0]),
    .I1(\picorv32/pcpi_div/quotient_msk [1]),
    .I2(\picorv32/pcpi_div/quotient_msk [2]),
    .I3(\picorv32/pcpi_div/running_7842 ),
    .I4(\picorv32/pcpi_div/quotient_msk [3]),
    .I5(\picorv32/pcpi_div/quotient_msk [4]),
    .O(\picorv32/pcpi_div/quotient_msk[31]_running_AND_664_o1_8762 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \picorv32/pcpi_div/quotient_msk[31]_running_AND_664_o2  (
    .I0(\picorv32/pcpi_div/quotient_msk [6]),
    .I1(\picorv32/pcpi_div/quotient_msk [5]),
    .I2(\picorv32/pcpi_div/quotient_msk [7]),
    .I3(\picorv32/pcpi_div/quotient_msk [8]),
    .I4(\picorv32/pcpi_div/quotient_msk [9]),
    .I5(\picorv32/pcpi_div/quotient_msk [10]),
    .O(\picorv32/pcpi_div/quotient_msk[31]_running_AND_664_o2_8763 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \picorv32/pcpi_div/quotient_msk[31]_running_AND_664_o3  (
    .I0(\picorv32/pcpi_div/quotient_msk [12]),
    .I1(\picorv32/pcpi_div/quotient_msk [11]),
    .I2(\picorv32/pcpi_div/quotient_msk [13]),
    .I3(\picorv32/pcpi_div/quotient_msk [14]),
    .I4(\picorv32/pcpi_div/quotient_msk [15]),
    .I5(\picorv32/pcpi_div/quotient_msk [16]),
    .O(\picorv32/pcpi_div/quotient_msk[31]_running_AND_664_o3_8764 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \picorv32/pcpi_div/quotient_msk[31]_running_AND_664_o4  (
    .I0(\picorv32/pcpi_div/quotient_msk [18]),
    .I1(\picorv32/pcpi_div/quotient_msk [17]),
    .I2(\picorv32/pcpi_div/quotient_msk [19]),
    .I3(\picorv32/pcpi_div/quotient_msk [20]),
    .I4(\picorv32/pcpi_div/quotient_msk [21]),
    .I5(\picorv32/pcpi_div/quotient_msk [22]),
    .O(\picorv32/pcpi_div/quotient_msk[31]_running_AND_664_o4_8765 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \picorv32/pcpi_div/quotient_msk[31]_running_AND_664_o5  (
    .I0(\picorv32/pcpi_div/quotient_msk [24]),
    .I1(\picorv32/pcpi_div/quotient_msk [23]),
    .I2(\picorv32/pcpi_div/quotient_msk [25]),
    .I3(\picorv32/pcpi_div/quotient_msk [26]),
    .I4(\picorv32/pcpi_div/quotient_msk [27]),
    .I5(\picorv32/pcpi_div/quotient_msk [28]),
    .O(\picorv32/pcpi_div/quotient_msk[31]_running_AND_664_o5_8766 )
  );
  LUT3 #(
    .INIT ( 8'h01 ))
  \picorv32/pcpi_div/quotient_msk[31]_running_AND_664_o6  (
    .I0(\picorv32/pcpi_div/quotient_msk [30]),
    .I1(\picorv32/pcpi_div/quotient_msk [29]),
    .I2(\picorv32/pcpi_div/quotient_msk [31]),
    .O(\picorv32/pcpi_div/quotient_msk[31]_running_AND_664_o6_8767 )
  );
  LUT6 #(
    .INIT ( 64'h8000000000000000 ))
  \picorv32/pcpi_div/quotient_msk[31]_running_AND_664_o7  (
    .I0(\picorv32/pcpi_div/quotient_msk[31]_running_AND_664_o1_8762 ),
    .I1(\picorv32/pcpi_div/quotient_msk[31]_running_AND_664_o2_8763 ),
    .I2(\picorv32/pcpi_div/quotient_msk[31]_running_AND_664_o3_8764 ),
    .I3(\picorv32/pcpi_div/quotient_msk[31]_running_AND_664_o4_8765 ),
    .I4(\picorv32/pcpi_div/quotient_msk[31]_running_AND_664_o5_8766 ),
    .I5(\picorv32/pcpi_div/quotient_msk[31]_running_AND_664_o6_8767 ),
    .O(\picorv32/pcpi_div/quotient_msk[31]_running_AND_664_o )
  );
  BUFG   base50_clk_BUFG (
    .O(base50_clk_BUFG_31),
    .I(base50_clk)
  );
  IBUF   serial_rx_IBUF (
    .I(serial_rx),
    .O(serial_rx_IBUF_0)
  );
  IBUF   user_btn5_IBUF (
    .I(user_btn5),
    .O(user_btn5_IBUF_2)
  );
  IBUF   user_sw0_IBUF (
    .I(user_sw0),
    .O(user_sw0_IBUF_3)
  );
  IBUF   user_sw1_IBUF (
    .I(user_sw1),
    .O(user_sw1_IBUF_4)
  );
  IBUF   user_sw2_IBUF (
    .I(user_sw2),
    .O(user_sw2_IBUF_5)
  );
  IBUF   user_sw3_IBUF (
    .I(user_sw3),
    .O(user_sw3_IBUF_6)
  );
  IBUF   user_sw4_IBUF (
    .I(user_sw4),
    .O(user_sw4_IBUF_7)
  );
  IBUF   user_sw5_IBUF (
    .I(user_sw5),
    .O(user_sw5_IBUF_8)
  );
  IBUF   user_sw6_IBUF (
    .I(user_sw6),
    .O(user_sw6_IBUF_9)
  );
  IBUF   user_sw7_IBUF (
    .I(user_sw7),
    .O(user_sw7_IBUF_10)
  );
  IBUF   user_btn0_IBUF (
    .I(user_btn0),
    .O(user_btn0_IBUF_11)
  );
  IBUF   user_btn1_IBUF (
    .I(user_btn1),
    .O(user_btn1_IBUF_12)
  );
  IBUF   user_btn2_IBUF (
    .I(user_btn2),
    .O(user_btn2_IBUF_13)
  );
  IBUF   user_btn3_IBUF (
    .I(user_btn3),
    .O(user_btn3_IBUF_14)
  );
  IBUF   user_btn4_IBUF (
    .I(user_btn4),
    .O(user_btn4_IBUF_15)
  );
  IBUF   spiflash_miso_IBUF (
    .I(spiflash_miso),
    .O(spiflash_miso_IBUF_16)
  );
  OBUF   ddram_a_12_OBUF (
    .I(ddram_a_12_335),
    .O(ddram_a[12])
  );
  OBUF   ddram_a_11_OBUF (
    .I(ddram_a_11_336),
    .O(ddram_a[11])
  );
  OBUF   ddram_a_10_OBUF (
    .I(ddram_a_10_337),
    .O(ddram_a[10])
  );
  OBUF   ddram_a_9_OBUF (
    .I(ddram_a_9_338),
    .O(ddram_a[9])
  );
  OBUF   ddram_a_8_OBUF (
    .I(ddram_a_8_339),
    .O(ddram_a[8])
  );
  OBUF   ddram_a_7_OBUF (
    .I(ddram_a_7_340),
    .O(ddram_a[7])
  );
  OBUF   ddram_a_6_OBUF (
    .I(ddram_a_6_341),
    .O(ddram_a[6])
  );
  OBUF   ddram_a_5_OBUF (
    .I(ddram_a_5_342),
    .O(ddram_a[5])
  );
  OBUF   ddram_a_4_OBUF (
    .I(ddram_a_4_343),
    .O(ddram_a[4])
  );
  OBUF   ddram_a_3_OBUF (
    .I(ddram_a_3_344),
    .O(ddram_a[3])
  );
  OBUF   ddram_a_2_OBUF (
    .I(ddram_a_2_345),
    .O(ddram_a[2])
  );
  OBUF   ddram_a_1_OBUF (
    .I(ddram_a_1_346),
    .O(ddram_a[1])
  );
  OBUF   ddram_a_0_OBUF (
    .I(ddram_a_0_347),
    .O(ddram_a[0])
  );
  OBUF   ddram_ba_1_OBUF (
    .I(ddram_ba_1_348),
    .O(ddram_ba[1])
  );
  OBUF   ddram_ba_0_OBUF (
    .I(ddram_ba_0_349),
    .O(ddram_ba[0])
  );
  OBUF   ddram_dm_1_OBUF (
    .I(ddram_dm_1_OBUF_234),
    .O(ddram_dm[1])
  );
  OBUF   ddram_dm_0_OBUF (
    .I(ddram_dm_0_OBUF_233),
    .O(ddram_dm[0])
  );
  OBUF   serial_tx_OBUF (
    .I(serial_tx_OBUF_1620),
    .O(serial_tx)
  );
  OBUF   ddram_clock_p_OBUF (
    .I(ddram_clock_p_OBUF_362),
    .O(ddram_clock_p)
  );
  OBUF   ddram_clock_n_OBUF (
    .I(ddram_clock_n_OBUF_364),
    .O(ddram_clock_n)
  );
  OBUF   user_led0_OBUF (
    .I(leds_storage_full[0]),
    .O(user_led0)
  );
  OBUF   user_led1_OBUF (
    .I(leds_storage_full[1]),
    .O(user_led1)
  );
  OBUF   user_led2_OBUF (
    .I(leds_storage_full[2]),
    .O(user_led2)
  );
  OBUF   user_led3_OBUF (
    .I(leds_storage_full[3]),
    .O(user_led3)
  );
  OBUF   user_led4_OBUF (
    .I(leds_storage_full[4]),
    .O(user_led4)
  );
  OBUF   user_led5_OBUF (
    .I(leds_storage_full[5]),
    .O(user_led5)
  );
  OBUF   user_led6_OBUF (
    .I(leds_storage_full[6]),
    .O(user_led6)
  );
  OBUF   user_led7_OBUF (
    .I(leds_storage_full[7]),
    .O(user_led7)
  );
  OBUF   spiflash_cs_n_OBUF (
    .I(spiflash_cs_n_OBUF_2097),
    .O(spiflash_cs_n)
  );
  OBUF   spiflash_clk_OBUF (
    .I(spiflash_clk_OBUF_2090),
    .O(spiflash_clk)
  );
  OBUF   spiflash_mosi_OBUF (
    .I(spiflash_mosi_OBUF_2098),
    .O(spiflash_mosi)
  );
  OBUF   ddram_cke_OBUF (
    .I(ddram_cke_OBUF_350),
    .O(ddram_cke)
  );
  OBUF   ddram_ras_n_OBUF (
    .I(ddram_ras_n_OBUF_351),
    .O(ddram_ras_n)
  );
  OBUF   ddram_cas_n_OBUF (
    .I(ddram_cas_n_OBUF_352),
    .O(ddram_cas_n)
  );
  OBUF   ddram_we_n_OBUF (
    .I(ddram_we_n_OBUF_353),
    .O(ddram_we_n)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_rx_busy (
    .C(sys_clk),
    .D(basesoc_uart_phy_rx_busy_glue_set_8820),
    .R(sys_rst),
    .Q(basesoc_uart_phy_rx_busy_192)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_cmd_payload_ras (
    .C(sys_clk),
    .D(basesoc_sdram_cmd_payload_ras_glue_set_8821),
    .R(sys_rst),
    .Q(basesoc_sdram_cmd_payload_ras_932)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_tx_pending (
    .C(sys_clk),
    .D(basesoc_uart_tx_pending_glue_set_8822),
    .R(sys_rst),
    .Q(basesoc_uart_tx_pending_1621)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_tx_busy (
    .C(sys_clk),
    .D(basesoc_uart_phy_tx_busy_glue_set_8823),
    .R(sys_rst),
    .Q(basesoc_uart_phy_tx_busy_1619)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_rx_fifo_readable (
    .C(sys_clk),
    .D(basesoc_uart_rx_fifo_readable_glue_set_8824),
    .R(sys_rst),
    .Q(basesoc_uart_rx_fifo_readable_1624)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_rx_pending (
    .C(sys_clk),
    .D(basesoc_uart_rx_pending_glue_set_8825),
    .R(sys_rst),
    .Q(basesoc_uart_rx_pending_1622)
  );
  FDR #(
    .INIT ( 1'b0 ))
  eventsourceprocess1_pending (
    .C(sys_clk),
    .D(eventsourceprocess1_pending_glue_set_8826),
    .R(sys_rst),
    .Q(eventsourceprocess1_pending_1627)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_timer0_zero_pending (
    .C(sys_clk),
    .D(basesoc_timer0_zero_pending_glue_set_8827),
    .R(sys_rst),
    .Q(basesoc_timer0_zero_pending_1625)
  );
  FDR #(
    .INIT ( 1'b0 ))
  eventsourceprocess0_pending (
    .C(sys_clk),
    .D(eventsourceprocess0_pending_glue_set_8828),
    .R(sys_rst),
    .Q(eventsourceprocess0_pending_1626)
  );
  FDR #(
    .INIT ( 1'b0 ))
  eventsourceprocess4_pending (
    .C(sys_clk),
    .D(eventsourceprocess4_pending_glue_set_8829),
    .R(sys_rst),
    .Q(eventsourceprocess4_pending_1630)
  );
  FDR #(
    .INIT ( 1'b0 ))
  eventsourceprocess2_pending (
    .C(sys_clk),
    .D(eventsourceprocess2_pending_glue_set_8830),
    .R(sys_rst),
    .Q(eventsourceprocess2_pending_1628)
  );
  FDR #(
    .INIT ( 1'b0 ))
  eventsourceprocess3_pending (
    .C(sys_clk),
    .D(eventsourceprocess3_pending_glue_set_8831),
    .R(sys_rst),
    .Q(eventsourceprocess3_pending_1629)
  );
  FDS #(
    .INIT ( 1'b1 ))
  spiflash_cs_n1 (
    .C(sys_clk),
    .D(spiflash_cs_n1_glue_rst_8832),
    .S(sys_rst),
    .Q(spiflash_cs_n1_1631)
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_bus_ack (
    .C(sys_clk),
    .D(spiflash_bus_ack_glue_set_8833),
    .R(sys_rst),
    .Q(spiflash_bus_ack_1632)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_row_opened (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine0_row_opened_glue_set_8834),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_row_opened_1633)
  );
  FDS #(
    .INIT ( 1'b1 ))
  basesoc_sdram_bankmachine0_twtpcon_ready (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine0_twtpcon_ready_glue_rst_8835),
    .S(sys_rst),
    .Q(basesoc_sdram_bankmachine0_twtpcon_ready_1634)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_row_opened (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine2_row_opened_glue_set_8836),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_row_opened_1637)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_row_opened (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine1_row_opened_glue_set_8837),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_row_opened_1635)
  );
  FDS #(
    .INIT ( 1'b1 ))
  basesoc_sdram_bankmachine1_twtpcon_ready (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine1_twtpcon_ready_glue_rst_8838),
    .S(sys_rst),
    .Q(basesoc_sdram_bankmachine1_twtpcon_ready_1636)
  );
  FDS #(
    .INIT ( 1'b1 ))
  basesoc_sdram_bankmachine3_twtpcon_ready (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine3_twtpcon_ready_glue_rst_8839),
    .S(sys_rst),
    .Q(basesoc_sdram_bankmachine3_twtpcon_ready_1640)
  );
  FDS #(
    .INIT ( 1'b1 ))
  basesoc_sdram_bankmachine2_twtpcon_ready (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine2_twtpcon_ready_glue_rst_8840),
    .S(sys_rst),
    .Q(basesoc_sdram_bankmachine2_twtpcon_ready_1638)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_row_opened (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine3_row_opened_glue_set_8841),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_row_opened_1639)
  );
  FDS #(
    .INIT ( 1'b1 ))
  basesoc_sdram_twtrcon_ready (
    .C(sys_clk),
    .D(basesoc_sdram_twtrcon_ready_glue_rst_8842),
    .S(sys_rst),
    .Q(basesoc_sdram_twtrcon_ready_1649)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_grant (
    .C(sys_clk),
    .D(basesoc_grant_glue_set_8843),
    .R(sys_rst),
    .Q(basesoc_grant_1650)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_tx_fifo_readable (
    .C(sys_clk),
    .D(basesoc_uart_tx_fifo_readable_glue_set_8844),
    .R(sys_rst),
    .Q(basesoc_uart_tx_fifo_readable_1623)
  );
  LUT2 #(
    .INIT ( 4'hE ))
  ddrphy_record0_cke_glue_set (
    .I0(ddrphy_record0_cke_BRB0_9651),
    .I1(ddrphy_record0_cke_BRB1_9652),
    .O(ddrphy_record0_cke)
  );
  FD #(
    .INIT ( 1'b0 ))
  ddrphy_record1_ras_n (
    .C(sdram_half_clk),
    .D(ddrphy_record1_ras_n_glue_set_8845),
    .Q(ddrphy_record1_ras_n_360)
  );
  FD #(
    .INIT ( 1'b0 ))
  ddrphy_record1_we_n (
    .C(sdram_half_clk),
    .D(ddrphy_record1_we_n_glue_set_8846),
    .Q(ddrphy_record1_we_n_361)
  );
  FDS   serial_tx_6660 (
    .C(sys_clk),
    .D(serial_tx_glue_rst_8847),
    .S(sys_rst),
    .Q(serial_tx_OBUF_1620)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_time1_0 (
    .C(sys_clk),
    .D(basesoc_sdram_time1_0_glue_set_8848),
    .R(sys_rst),
    .Q(basesoc_sdram_time1[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_time1_1 (
    .C(sys_clk),
    .D(basesoc_sdram_time1_1_glue_set_8849),
    .R(sys_rst),
    .Q(basesoc_sdram_time1[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_time1_2 (
    .C(sys_clk),
    .D(basesoc_sdram_time1_2_glue_set_8850),
    .R(sys_rst),
    .Q(basesoc_sdram_time1[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_time1_3 (
    .C(sys_clk),
    .D(basesoc_sdram_time1_3_glue_set_8851),
    .R(sys_rst),
    .Q(basesoc_sdram_time1[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_time0_0 (
    .C(sys_clk),
    .D(basesoc_sdram_time0_0_glue_set_8852),
    .R(sys_rst),
    .Q(basesoc_sdram_time0[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_time0_1 (
    .C(sys_clk),
    .D(basesoc_sdram_time0_1_glue_set_8853),
    .R(sys_rst),
    .Q(basesoc_sdram_time0[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_time0_2 (
    .C(sys_clk),
    .D(basesoc_sdram_time0_2_glue_set_8854),
    .R(sys_rst),
    .Q(basesoc_sdram_time0[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_time0_3 (
    .C(sys_clk),
    .D(basesoc_sdram_time0_3_glue_set_8855),
    .R(sys_rst),
    .Q(basesoc_sdram_time0[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_time0_4 (
    .C(sys_clk),
    .D(basesoc_sdram_time0_4_glue_set_8856),
    .R(sys_rst),
    .Q(basesoc_sdram_time0[4])
  );
  FDR   \picorv32/pcpi_div/running  (
    .C(sys_clk),
    .D(\picorv32/pcpi_div/running_glue_set_8857 ),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/pcpi_div/running_7842 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_cy<0>_rt  (
    .I0(\basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1116_OUT<0> ),
    .O(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_cy<0>_rt_8858 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n3906_cy<1>_rt  (
    .I0(spiflash_clk1_1130),
    .O(\Madd_n3906_cy<1>_rt_8859 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n3906_cy<2>_rt  (
    .I0(basesoc_sdram_bandwidth_counter_1_1692),
    .O(\Madd_n3906_cy<2>_rt_8860 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n3906_cy<3>_rt  (
    .I0(basesoc_sdram_bandwidth_counter_2_1691),
    .O(\Madd_n3906_cy<3>_rt_8861 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n3906_cy<4>_rt  (
    .I0(basesoc_sdram_bandwidth_counter_3_1690),
    .O(\Madd_n3906_cy<4>_rt_8862 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n3906_cy<5>_rt  (
    .I0(basesoc_sdram_bandwidth_counter_4_1689),
    .O(\Madd_n3906_cy<5>_rt_8863 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n3906_cy<6>_rt  (
    .I0(basesoc_sdram_bandwidth_counter_5_1688),
    .O(\Madd_n3906_cy<6>_rt_8864 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n3906_cy<7>_rt  (
    .I0(basesoc_sdram_bandwidth_counter_6_1687),
    .O(\Madd_n3906_cy<7>_rt_8865 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n3906_cy<8>_rt  (
    .I0(basesoc_sdram_bandwidth_counter_7_1686),
    .O(\Madd_n3906_cy<8>_rt_8866 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n3906_cy<9>_rt  (
    .I0(basesoc_sdram_bandwidth_counter_8_1685),
    .O(\Madd_n3906_cy<9>_rt_8867 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n3906_cy<10>_rt  (
    .I0(basesoc_sdram_bandwidth_counter_9_1684),
    .O(\Madd_n3906_cy<10>_rt_8868 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n3906_cy<11>_rt  (
    .I0(basesoc_sdram_bandwidth_counter_10_1683),
    .O(\Madd_n3906_cy<11>_rt_8869 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n3906_cy<12>_rt  (
    .I0(basesoc_sdram_bandwidth_counter_11_1682),
    .O(\Madd_n3906_cy<12>_rt_8870 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n3906_cy<13>_rt  (
    .I0(basesoc_sdram_bandwidth_counter_12_1681),
    .O(\Madd_n3906_cy<13>_rt_8871 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n3906_cy<14>_rt  (
    .I0(basesoc_sdram_bandwidth_counter_13_1680),
    .O(\Madd_n3906_cy<14>_rt_8872 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n3906_cy<15>_rt  (
    .I0(basesoc_sdram_bandwidth_counter_14_1679),
    .O(\Madd_n3906_cy<15>_rt_8873 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n3906_cy<16>_rt  (
    .I0(basesoc_sdram_bandwidth_counter_15_1678),
    .O(\Madd_n3906_cy<16>_rt_8874 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n3906_cy<17>_rt  (
    .I0(basesoc_sdram_bandwidth_counter_16_1677),
    .O(\Madd_n3906_cy<17>_rt_8875 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n3906_cy<18>_rt  (
    .I0(basesoc_sdram_bandwidth_counter_17_1676),
    .O(\Madd_n3906_cy<18>_rt_8876 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n3906_cy<19>_rt  (
    .I0(basesoc_sdram_bandwidth_counter_18_1675),
    .O(\Madd_n3906_cy<19>_rt_8877 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n3906_cy<20>_rt  (
    .I0(basesoc_sdram_bandwidth_counter_19_1674),
    .O(\Madd_n3906_cy<20>_rt_8878 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n3906_cy<21>_rt  (
    .I0(basesoc_sdram_bandwidth_counter_20_1673),
    .O(\Madd_n3906_cy<21>_rt_8879 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n3906_cy<22>_rt  (
    .I0(basesoc_sdram_bandwidth_counter_21_1672),
    .O(\Madd_n3906_cy<22>_rt_8880 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n3906_cy<23>_rt  (
    .I0(basesoc_sdram_bandwidth_counter_22_1671),
    .O(\Madd_n3906_cy<23>_rt_8881 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_crg_por_cy<0>_rt  (
    .I0(crg_por[0]),
    .O(\Mcount_crg_por_cy<0>_rt_8882 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<1>_rt  (
    .I0(basesoc_ctrl_bus_errors[1]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<1>_rt_8883 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<2>_rt  (
    .I0(basesoc_ctrl_bus_errors[2]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<2>_rt_8884 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<3>_rt  (
    .I0(basesoc_ctrl_bus_errors[3]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<3>_rt_8885 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<4>_rt  (
    .I0(basesoc_ctrl_bus_errors[4]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<4>_rt_8886 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<5>_rt  (
    .I0(basesoc_ctrl_bus_errors[5]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<5>_rt_8887 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<6>_rt  (
    .I0(basesoc_ctrl_bus_errors[6]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<6>_rt_8888 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<7>_rt  (
    .I0(basesoc_ctrl_bus_errors[7]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<7>_rt_8889 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<8>_rt  (
    .I0(basesoc_ctrl_bus_errors[8]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<8>_rt_8890 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<9>_rt  (
    .I0(basesoc_ctrl_bus_errors[9]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<9>_rt_8891 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<10>_rt  (
    .I0(basesoc_ctrl_bus_errors[10]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<10>_rt_8892 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<11>_rt  (
    .I0(basesoc_ctrl_bus_errors[11]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<11>_rt_8893 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<12>_rt  (
    .I0(basesoc_ctrl_bus_errors[12]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<12>_rt_8894 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<13>_rt  (
    .I0(basesoc_ctrl_bus_errors[13]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<13>_rt_8895 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<14>_rt  (
    .I0(basesoc_ctrl_bus_errors[14]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<14>_rt_8896 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<15>_rt  (
    .I0(basesoc_ctrl_bus_errors[15]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<15>_rt_8897 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<16>_rt  (
    .I0(basesoc_ctrl_bus_errors[16]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<16>_rt_8898 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<17>_rt  (
    .I0(basesoc_ctrl_bus_errors[17]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<17>_rt_8899 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<18>_rt  (
    .I0(basesoc_ctrl_bus_errors[18]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<18>_rt_8900 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<19>_rt  (
    .I0(basesoc_ctrl_bus_errors[19]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<19>_rt_8901 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<20>_rt  (
    .I0(basesoc_ctrl_bus_errors[20]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<20>_rt_8902 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<21>_rt  (
    .I0(basesoc_ctrl_bus_errors[21]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<21>_rt_8903 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<22>_rt  (
    .I0(basesoc_ctrl_bus_errors[22]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<22>_rt_8904 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<23>_rt  (
    .I0(basesoc_ctrl_bus_errors[23]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<23>_rt_8905 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<24>_rt  (
    .I0(basesoc_ctrl_bus_errors[24]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<24>_rt_8906 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<25>_rt  (
    .I0(basesoc_ctrl_bus_errors[25]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<25>_rt_8907 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<26>_rt  (
    .I0(basesoc_ctrl_bus_errors[26]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<26>_rt_8908 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<27>_rt  (
    .I0(basesoc_ctrl_bus_errors[27]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<27>_rt_8909 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<28>_rt  (
    .I0(basesoc_ctrl_bus_errors[28]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<28>_rt_8910 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<29>_rt  (
    .I0(basesoc_ctrl_bus_errors[29]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<29>_rt_8911 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<30>_rt  (
    .I0(basesoc_ctrl_bus_errors[30]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<30>_rt_8912 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_cycle_cy<62>_rt  (
    .I0(\picorv32/count_cycle [62]),
    .O(\picorv32/Mcount_count_cycle_cy<62>_rt_8913 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_cycle_cy<61>_rt  (
    .I0(\picorv32/count_cycle [61]),
    .O(\picorv32/Mcount_count_cycle_cy<61>_rt_8914 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_cycle_cy<60>_rt  (
    .I0(\picorv32/count_cycle [60]),
    .O(\picorv32/Mcount_count_cycle_cy<60>_rt_8915 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_cycle_cy<59>_rt  (
    .I0(\picorv32/count_cycle [59]),
    .O(\picorv32/Mcount_count_cycle_cy<59>_rt_8916 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_cycle_cy<58>_rt  (
    .I0(\picorv32/count_cycle [58]),
    .O(\picorv32/Mcount_count_cycle_cy<58>_rt_8917 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_cycle_cy<57>_rt  (
    .I0(\picorv32/count_cycle [57]),
    .O(\picorv32/Mcount_count_cycle_cy<57>_rt_8918 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_cycle_cy<56>_rt  (
    .I0(\picorv32/count_cycle [56]),
    .O(\picorv32/Mcount_count_cycle_cy<56>_rt_8919 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_cycle_cy<55>_rt  (
    .I0(\picorv32/count_cycle [55]),
    .O(\picorv32/Mcount_count_cycle_cy<55>_rt_8920 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_cycle_cy<54>_rt  (
    .I0(\picorv32/count_cycle [54]),
    .O(\picorv32/Mcount_count_cycle_cy<54>_rt_8921 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_cycle_cy<53>_rt  (
    .I0(\picorv32/count_cycle [53]),
    .O(\picorv32/Mcount_count_cycle_cy<53>_rt_8922 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_cycle_cy<52>_rt  (
    .I0(\picorv32/count_cycle [52]),
    .O(\picorv32/Mcount_count_cycle_cy<52>_rt_8923 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_cycle_cy<51>_rt  (
    .I0(\picorv32/count_cycle [51]),
    .O(\picorv32/Mcount_count_cycle_cy<51>_rt_8924 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_cycle_cy<50>_rt  (
    .I0(\picorv32/count_cycle [50]),
    .O(\picorv32/Mcount_count_cycle_cy<50>_rt_8925 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_cycle_cy<49>_rt  (
    .I0(\picorv32/count_cycle [49]),
    .O(\picorv32/Mcount_count_cycle_cy<49>_rt_8926 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_cycle_cy<48>_rt  (
    .I0(\picorv32/count_cycle [48]),
    .O(\picorv32/Mcount_count_cycle_cy<48>_rt_8927 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_cycle_cy<47>_rt  (
    .I0(\picorv32/count_cycle [47]),
    .O(\picorv32/Mcount_count_cycle_cy<47>_rt_8928 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_cycle_cy<46>_rt  (
    .I0(\picorv32/count_cycle [46]),
    .O(\picorv32/Mcount_count_cycle_cy<46>_rt_8929 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_cycle_cy<45>_rt  (
    .I0(\picorv32/count_cycle [45]),
    .O(\picorv32/Mcount_count_cycle_cy<45>_rt_8930 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_cycle_cy<44>_rt  (
    .I0(\picorv32/count_cycle [44]),
    .O(\picorv32/Mcount_count_cycle_cy<44>_rt_8931 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_cycle_cy<43>_rt  (
    .I0(\picorv32/count_cycle [43]),
    .O(\picorv32/Mcount_count_cycle_cy<43>_rt_8932 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_cycle_cy<42>_rt  (
    .I0(\picorv32/count_cycle [42]),
    .O(\picorv32/Mcount_count_cycle_cy<42>_rt_8933 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_cycle_cy<41>_rt  (
    .I0(\picorv32/count_cycle [41]),
    .O(\picorv32/Mcount_count_cycle_cy<41>_rt_8934 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_cycle_cy<40>_rt  (
    .I0(\picorv32/count_cycle [40]),
    .O(\picorv32/Mcount_count_cycle_cy<40>_rt_8935 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_cycle_cy<39>_rt  (
    .I0(\picorv32/count_cycle [39]),
    .O(\picorv32/Mcount_count_cycle_cy<39>_rt_8936 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_cycle_cy<38>_rt  (
    .I0(\picorv32/count_cycle [38]),
    .O(\picorv32/Mcount_count_cycle_cy<38>_rt_8937 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_cycle_cy<37>_rt  (
    .I0(\picorv32/count_cycle [37]),
    .O(\picorv32/Mcount_count_cycle_cy<37>_rt_8938 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_cycle_cy<36>_rt  (
    .I0(\picorv32/count_cycle [36]),
    .O(\picorv32/Mcount_count_cycle_cy<36>_rt_8939 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_cycle_cy<35>_rt  (
    .I0(\picorv32/count_cycle [35]),
    .O(\picorv32/Mcount_count_cycle_cy<35>_rt_8940 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_cycle_cy<34>_rt  (
    .I0(\picorv32/count_cycle [34]),
    .O(\picorv32/Mcount_count_cycle_cy<34>_rt_8941 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_cycle_cy<33>_rt  (
    .I0(\picorv32/count_cycle [33]),
    .O(\picorv32/Mcount_count_cycle_cy<33>_rt_8942 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_cycle_cy<32>_rt  (
    .I0(\picorv32/count_cycle [32]),
    .O(\picorv32/Mcount_count_cycle_cy<32>_rt_8943 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_cycle_cy<31>_rt  (
    .I0(\picorv32/count_cycle [31]),
    .O(\picorv32/Mcount_count_cycle_cy<31>_rt_8944 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_cycle_cy<30>_rt  (
    .I0(\picorv32/count_cycle [30]),
    .O(\picorv32/Mcount_count_cycle_cy<30>_rt_8945 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_cycle_cy<29>_rt  (
    .I0(\picorv32/count_cycle [29]),
    .O(\picorv32/Mcount_count_cycle_cy<29>_rt_8946 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_cycle_cy<28>_rt  (
    .I0(\picorv32/count_cycle [28]),
    .O(\picorv32/Mcount_count_cycle_cy<28>_rt_8947 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_cycle_cy<27>_rt  (
    .I0(\picorv32/count_cycle [27]),
    .O(\picorv32/Mcount_count_cycle_cy<27>_rt_8948 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_cycle_cy<26>_rt  (
    .I0(\picorv32/count_cycle [26]),
    .O(\picorv32/Mcount_count_cycle_cy<26>_rt_8949 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_cycle_cy<25>_rt  (
    .I0(\picorv32/count_cycle [25]),
    .O(\picorv32/Mcount_count_cycle_cy<25>_rt_8950 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_cycle_cy<24>_rt  (
    .I0(\picorv32/count_cycle [24]),
    .O(\picorv32/Mcount_count_cycle_cy<24>_rt_8951 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_cycle_cy<23>_rt  (
    .I0(\picorv32/count_cycle [23]),
    .O(\picorv32/Mcount_count_cycle_cy<23>_rt_8952 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_cycle_cy<22>_rt  (
    .I0(\picorv32/count_cycle [22]),
    .O(\picorv32/Mcount_count_cycle_cy<22>_rt_8953 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_cycle_cy<21>_rt  (
    .I0(\picorv32/count_cycle [21]),
    .O(\picorv32/Mcount_count_cycle_cy<21>_rt_8954 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_cycle_cy<20>_rt  (
    .I0(\picorv32/count_cycle [20]),
    .O(\picorv32/Mcount_count_cycle_cy<20>_rt_8955 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_cycle_cy<19>_rt  (
    .I0(\picorv32/count_cycle [19]),
    .O(\picorv32/Mcount_count_cycle_cy<19>_rt_8956 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_cycle_cy<18>_rt  (
    .I0(\picorv32/count_cycle [18]),
    .O(\picorv32/Mcount_count_cycle_cy<18>_rt_8957 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_cycle_cy<17>_rt  (
    .I0(\picorv32/count_cycle [17]),
    .O(\picorv32/Mcount_count_cycle_cy<17>_rt_8958 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_cycle_cy<16>_rt  (
    .I0(\picorv32/count_cycle [16]),
    .O(\picorv32/Mcount_count_cycle_cy<16>_rt_8959 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_cycle_cy<15>_rt  (
    .I0(\picorv32/count_cycle [15]),
    .O(\picorv32/Mcount_count_cycle_cy<15>_rt_8960 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_cycle_cy<14>_rt  (
    .I0(\picorv32/count_cycle [14]),
    .O(\picorv32/Mcount_count_cycle_cy<14>_rt_8961 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_cycle_cy<13>_rt  (
    .I0(\picorv32/count_cycle [13]),
    .O(\picorv32/Mcount_count_cycle_cy<13>_rt_8962 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_cycle_cy<12>_rt  (
    .I0(\picorv32/count_cycle [12]),
    .O(\picorv32/Mcount_count_cycle_cy<12>_rt_8963 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_cycle_cy<11>_rt  (
    .I0(\picorv32/count_cycle [11]),
    .O(\picorv32/Mcount_count_cycle_cy<11>_rt_8964 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_cycle_cy<10>_rt  (
    .I0(\picorv32/count_cycle [10]),
    .O(\picorv32/Mcount_count_cycle_cy<10>_rt_8965 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_cycle_cy<9>_rt  (
    .I0(\picorv32/count_cycle [9]),
    .O(\picorv32/Mcount_count_cycle_cy<9>_rt_8966 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_cycle_cy<8>_rt  (
    .I0(\picorv32/count_cycle [8]),
    .O(\picorv32/Mcount_count_cycle_cy<8>_rt_8967 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_cycle_cy<7>_rt  (
    .I0(\picorv32/count_cycle [7]),
    .O(\picorv32/Mcount_count_cycle_cy<7>_rt_8968 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_cycle_cy<6>_rt  (
    .I0(\picorv32/count_cycle [6]),
    .O(\picorv32/Mcount_count_cycle_cy<6>_rt_8969 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_cycle_cy<5>_rt  (
    .I0(\picorv32/count_cycle [5]),
    .O(\picorv32/Mcount_count_cycle_cy<5>_rt_8970 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_cycle_cy<4>_rt  (
    .I0(\picorv32/count_cycle [4]),
    .O(\picorv32/Mcount_count_cycle_cy<4>_rt_8971 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_cycle_cy<3>_rt  (
    .I0(\picorv32/count_cycle [3]),
    .O(\picorv32/Mcount_count_cycle_cy<3>_rt_8972 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_cycle_cy<2>_rt  (
    .I0(\picorv32/count_cycle [2]),
    .O(\picorv32/Mcount_count_cycle_cy<2>_rt_8973 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_cycle_cy<1>_rt  (
    .I0(\picorv32/count_cycle [1]),
    .O(\picorv32/Mcount_count_cycle_cy<1>_rt_8974 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_instr_cy<62>_rt  (
    .I0(\picorv32/count_instr [62]),
    .O(\picorv32/Mcount_count_instr_cy<62>_rt_8975 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_instr_cy<61>_rt  (
    .I0(\picorv32/count_instr [61]),
    .O(\picorv32/Mcount_count_instr_cy<61>_rt_8976 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_instr_cy<60>_rt  (
    .I0(\picorv32/count_instr [60]),
    .O(\picorv32/Mcount_count_instr_cy<60>_rt_8977 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_instr_cy<59>_rt  (
    .I0(\picorv32/count_instr [59]),
    .O(\picorv32/Mcount_count_instr_cy<59>_rt_8978 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_instr_cy<58>_rt  (
    .I0(\picorv32/count_instr [58]),
    .O(\picorv32/Mcount_count_instr_cy<58>_rt_8979 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_instr_cy<57>_rt  (
    .I0(\picorv32/count_instr [57]),
    .O(\picorv32/Mcount_count_instr_cy<57>_rt_8980 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_instr_cy<56>_rt  (
    .I0(\picorv32/count_instr [56]),
    .O(\picorv32/Mcount_count_instr_cy<56>_rt_8981 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_instr_cy<55>_rt  (
    .I0(\picorv32/count_instr [55]),
    .O(\picorv32/Mcount_count_instr_cy<55>_rt_8982 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_instr_cy<54>_rt  (
    .I0(\picorv32/count_instr [54]),
    .O(\picorv32/Mcount_count_instr_cy<54>_rt_8983 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_instr_cy<53>_rt  (
    .I0(\picorv32/count_instr [53]),
    .O(\picorv32/Mcount_count_instr_cy<53>_rt_8984 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_instr_cy<52>_rt  (
    .I0(\picorv32/count_instr [52]),
    .O(\picorv32/Mcount_count_instr_cy<52>_rt_8985 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_instr_cy<51>_rt  (
    .I0(\picorv32/count_instr [51]),
    .O(\picorv32/Mcount_count_instr_cy<51>_rt_8986 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_instr_cy<50>_rt  (
    .I0(\picorv32/count_instr [50]),
    .O(\picorv32/Mcount_count_instr_cy<50>_rt_8987 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_instr_cy<49>_rt  (
    .I0(\picorv32/count_instr [49]),
    .O(\picorv32/Mcount_count_instr_cy<49>_rt_8988 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_instr_cy<48>_rt  (
    .I0(\picorv32/count_instr [48]),
    .O(\picorv32/Mcount_count_instr_cy<48>_rt_8989 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_instr_cy<47>_rt  (
    .I0(\picorv32/count_instr [47]),
    .O(\picorv32/Mcount_count_instr_cy<47>_rt_8990 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_instr_cy<46>_rt  (
    .I0(\picorv32/count_instr [46]),
    .O(\picorv32/Mcount_count_instr_cy<46>_rt_8991 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_instr_cy<45>_rt  (
    .I0(\picorv32/count_instr [45]),
    .O(\picorv32/Mcount_count_instr_cy<45>_rt_8992 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_instr_cy<44>_rt  (
    .I0(\picorv32/count_instr [44]),
    .O(\picorv32/Mcount_count_instr_cy<44>_rt_8993 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_instr_cy<43>_rt  (
    .I0(\picorv32/count_instr [43]),
    .O(\picorv32/Mcount_count_instr_cy<43>_rt_8994 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_instr_cy<42>_rt  (
    .I0(\picorv32/count_instr [42]),
    .O(\picorv32/Mcount_count_instr_cy<42>_rt_8995 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_instr_cy<41>_rt  (
    .I0(\picorv32/count_instr [41]),
    .O(\picorv32/Mcount_count_instr_cy<41>_rt_8996 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_instr_cy<40>_rt  (
    .I0(\picorv32/count_instr [40]),
    .O(\picorv32/Mcount_count_instr_cy<40>_rt_8997 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_instr_cy<39>_rt  (
    .I0(\picorv32/count_instr [39]),
    .O(\picorv32/Mcount_count_instr_cy<39>_rt_8998 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_instr_cy<38>_rt  (
    .I0(\picorv32/count_instr [38]),
    .O(\picorv32/Mcount_count_instr_cy<38>_rt_8999 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_instr_cy<37>_rt  (
    .I0(\picorv32/count_instr [37]),
    .O(\picorv32/Mcount_count_instr_cy<37>_rt_9000 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_instr_cy<36>_rt  (
    .I0(\picorv32/count_instr [36]),
    .O(\picorv32/Mcount_count_instr_cy<36>_rt_9001 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_instr_cy<35>_rt  (
    .I0(\picorv32/count_instr [35]),
    .O(\picorv32/Mcount_count_instr_cy<35>_rt_9002 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_instr_cy<34>_rt  (
    .I0(\picorv32/count_instr [34]),
    .O(\picorv32/Mcount_count_instr_cy<34>_rt_9003 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_instr_cy<33>_rt  (
    .I0(\picorv32/count_instr [33]),
    .O(\picorv32/Mcount_count_instr_cy<33>_rt_9004 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_instr_cy<32>_rt  (
    .I0(\picorv32/count_instr [32]),
    .O(\picorv32/Mcount_count_instr_cy<32>_rt_9005 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_instr_cy<31>_rt  (
    .I0(\picorv32/count_instr [31]),
    .O(\picorv32/Mcount_count_instr_cy<31>_rt_9006 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_instr_cy<30>_rt  (
    .I0(\picorv32/count_instr [30]),
    .O(\picorv32/Mcount_count_instr_cy<30>_rt_9007 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_instr_cy<29>_rt  (
    .I0(\picorv32/count_instr [29]),
    .O(\picorv32/Mcount_count_instr_cy<29>_rt_9008 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_instr_cy<28>_rt  (
    .I0(\picorv32/count_instr [28]),
    .O(\picorv32/Mcount_count_instr_cy<28>_rt_9009 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_instr_cy<27>_rt  (
    .I0(\picorv32/count_instr [27]),
    .O(\picorv32/Mcount_count_instr_cy<27>_rt_9010 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_instr_cy<26>_rt  (
    .I0(\picorv32/count_instr [26]),
    .O(\picorv32/Mcount_count_instr_cy<26>_rt_9011 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_instr_cy<25>_rt  (
    .I0(\picorv32/count_instr [25]),
    .O(\picorv32/Mcount_count_instr_cy<25>_rt_9012 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_instr_cy<24>_rt  (
    .I0(\picorv32/count_instr [24]),
    .O(\picorv32/Mcount_count_instr_cy<24>_rt_9013 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_instr_cy<23>_rt  (
    .I0(\picorv32/count_instr [23]),
    .O(\picorv32/Mcount_count_instr_cy<23>_rt_9014 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_instr_cy<22>_rt  (
    .I0(\picorv32/count_instr [22]),
    .O(\picorv32/Mcount_count_instr_cy<22>_rt_9015 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_instr_cy<21>_rt  (
    .I0(\picorv32/count_instr [21]),
    .O(\picorv32/Mcount_count_instr_cy<21>_rt_9016 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_instr_cy<20>_rt  (
    .I0(\picorv32/count_instr [20]),
    .O(\picorv32/Mcount_count_instr_cy<20>_rt_9017 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_instr_cy<19>_rt  (
    .I0(\picorv32/count_instr [19]),
    .O(\picorv32/Mcount_count_instr_cy<19>_rt_9018 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_instr_cy<18>_rt  (
    .I0(\picorv32/count_instr [18]),
    .O(\picorv32/Mcount_count_instr_cy<18>_rt_9019 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_instr_cy<17>_rt  (
    .I0(\picorv32/count_instr [17]),
    .O(\picorv32/Mcount_count_instr_cy<17>_rt_9020 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_instr_cy<16>_rt  (
    .I0(\picorv32/count_instr [16]),
    .O(\picorv32/Mcount_count_instr_cy<16>_rt_9021 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_instr_cy<15>_rt  (
    .I0(\picorv32/count_instr [15]),
    .O(\picorv32/Mcount_count_instr_cy<15>_rt_9022 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_instr_cy<14>_rt  (
    .I0(\picorv32/count_instr [14]),
    .O(\picorv32/Mcount_count_instr_cy<14>_rt_9023 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_instr_cy<13>_rt  (
    .I0(\picorv32/count_instr [13]),
    .O(\picorv32/Mcount_count_instr_cy<13>_rt_9024 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_instr_cy<12>_rt  (
    .I0(\picorv32/count_instr [12]),
    .O(\picorv32/Mcount_count_instr_cy<12>_rt_9025 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_instr_cy<11>_rt  (
    .I0(\picorv32/count_instr [11]),
    .O(\picorv32/Mcount_count_instr_cy<11>_rt_9026 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_instr_cy<10>_rt  (
    .I0(\picorv32/count_instr [10]),
    .O(\picorv32/Mcount_count_instr_cy<10>_rt_9027 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_instr_cy<9>_rt  (
    .I0(\picorv32/count_instr [9]),
    .O(\picorv32/Mcount_count_instr_cy<9>_rt_9028 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_instr_cy<8>_rt  (
    .I0(\picorv32/count_instr [8]),
    .O(\picorv32/Mcount_count_instr_cy<8>_rt_9029 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_instr_cy<7>_rt  (
    .I0(\picorv32/count_instr [7]),
    .O(\picorv32/Mcount_count_instr_cy<7>_rt_9030 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_instr_cy<6>_rt  (
    .I0(\picorv32/count_instr [6]),
    .O(\picorv32/Mcount_count_instr_cy<6>_rt_9031 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_instr_cy<5>_rt  (
    .I0(\picorv32/count_instr [5]),
    .O(\picorv32/Mcount_count_instr_cy<5>_rt_9032 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_instr_cy<4>_rt  (
    .I0(\picorv32/count_instr [4]),
    .O(\picorv32/Mcount_count_instr_cy<4>_rt_9033 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_instr_cy<3>_rt  (
    .I0(\picorv32/count_instr [3]),
    .O(\picorv32/Mcount_count_instr_cy<3>_rt_9034 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_instr_cy<2>_rt  (
    .I0(\picorv32/count_instr [2]),
    .O(\picorv32/Mcount_count_instr_cy<2>_rt_9035 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_instr_cy<1>_rt  (
    .I0(\picorv32/count_instr [1]),
    .O(\picorv32/Mcount_count_instr_cy<1>_rt_9036 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFA808A808A808 ))
  \picorv32/_n1587<29>1  (
    .I0(\picorv32/latched_store_latched_branch_AND_762_o ),
    .I1(\picorv32/reg_out [3]),
    .I2(\picorv32/latched_stalu_6497 ),
    .I3(\picorv32/alu_out_q [3]),
    .I4(\picorv32/reg_next_pc [3]),
    .I5(\picorv32/_n1587<13>1_4536 ),
    .O(\picorv32/_n1587<29>1_9064 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<0>_rt  (
    .I0(\picorv32/_n1284 [0]),
    .O(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_cy<0>_rt_9065 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<30>_rt  (
    .I0(\picorv32/cpu_state[7]_GND_2_o_mux_603_OUT<30> ),
    .O(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<30>_rt_9066 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<29>_rt  (
    .I0(\picorv32/cpu_state[7]_GND_2_o_mux_603_OUT<29> ),
    .O(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<29>_rt_9067 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<28>_rt  (
    .I0(\picorv32/cpu_state[7]_GND_2_o_mux_603_OUT<28> ),
    .O(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<28>_rt_9068 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<27>_rt  (
    .I0(\picorv32/cpu_state[7]_GND_2_o_mux_603_OUT<27> ),
    .O(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<27>_rt_9069 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<26>_rt  (
    .I0(\picorv32/cpu_state[7]_GND_2_o_mux_603_OUT<26> ),
    .O(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<26>_rt_9070 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<25>_rt  (
    .I0(\picorv32/cpu_state[7]_GND_2_o_mux_603_OUT<25> ),
    .O(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<25>_rt_9071 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<24>_rt  (
    .I0(\picorv32/cpu_state[7]_GND_2_o_mux_603_OUT<24> ),
    .O(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<24>_rt_9072 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<23>_rt  (
    .I0(\picorv32/cpu_state[7]_GND_2_o_mux_603_OUT<23> ),
    .O(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<23>_rt_9073 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<22>_rt  (
    .I0(\picorv32/cpu_state[7]_GND_2_o_mux_603_OUT<22> ),
    .O(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<22>_rt_9074 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<21>_rt  (
    .I0(\picorv32/cpu_state[7]_GND_2_o_mux_603_OUT<21> ),
    .O(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<21>_rt_9075 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<20>_rt  (
    .I0(\picorv32/cpu_state[7]_GND_2_o_mux_603_OUT<20> ),
    .O(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<20>_rt_9076 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<19>_rt  (
    .I0(\picorv32/cpu_state[7]_GND_2_o_mux_603_OUT<19> ),
    .O(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<19>_rt_9077 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<18>_rt  (
    .I0(\picorv32/cpu_state[7]_GND_2_o_mux_603_OUT<18> ),
    .O(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<18>_rt_9078 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<17>_rt  (
    .I0(\picorv32/cpu_state[7]_GND_2_o_mux_603_OUT<17> ),
    .O(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<17>_rt_9079 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<16>_rt  (
    .I0(\picorv32/cpu_state[7]_GND_2_o_mux_603_OUT<16> ),
    .O(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<16>_rt_9080 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<15>_rt  (
    .I0(\picorv32/cpu_state[7]_GND_2_o_mux_603_OUT<15> ),
    .O(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<15>_rt_9081 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<14>_rt  (
    .I0(\picorv32/cpu_state[7]_GND_2_o_mux_603_OUT<14> ),
    .O(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<14>_rt_9082 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<13>_rt  (
    .I0(\picorv32/cpu_state[7]_GND_2_o_mux_603_OUT<13> ),
    .O(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<13>_rt_9083 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<12>_rt  (
    .I0(\picorv32/cpu_state[7]_GND_2_o_mux_603_OUT<12> ),
    .O(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<12>_rt_9084 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<11>_rt  (
    .I0(\picorv32/cpu_state[7]_GND_2_o_mux_603_OUT<11> ),
    .O(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<11>_rt_9085 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<10>_rt  (
    .I0(\picorv32/cpu_state[7]_GND_2_o_mux_603_OUT<10> ),
    .O(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<10>_rt_9086 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<9>_rt  (
    .I0(\picorv32/cpu_state[7]_GND_2_o_mux_603_OUT<9> ),
    .O(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<9>_rt_9087 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<8>_rt  (
    .I0(\picorv32/cpu_state[7]_GND_2_o_mux_603_OUT<8> ),
    .O(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<8>_rt_9088 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<7>_rt  (
    .I0(\picorv32/cpu_state[7]_GND_2_o_mux_603_OUT<7> ),
    .O(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<7>_rt_9089 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<6>_rt  (
    .I0(\picorv32/cpu_state[7]_GND_2_o_mux_603_OUT<6> ),
    .O(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<6>_rt_9090 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<5>_rt  (
    .I0(\picorv32/cpu_state[7]_GND_2_o_mux_603_OUT<5> ),
    .O(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<5>_rt_9091 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<4>_rt  (
    .I0(\picorv32/cpu_state[7]_GND_2_o_mux_603_OUT<4> ),
    .O(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<4>_rt_9092 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<3>_rt  (
    .I0(\picorv32/cpu_state[7]_GND_2_o_mux_603_OUT<3> ),
    .O(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_cy<3>_rt_9093 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_xor<31>_rt  (
    .I0(basesoc_ctrl_bus_errors[31]),
    .O(\Mcount_basesoc_ctrl_bus_errors_xor<31>_rt_9094 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_cycle_xor<63>_rt  (
    .I0(\picorv32/count_cycle [63]),
    .O(\picorv32/Mcount_count_cycle_xor<63>_rt_9095 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Mcount_count_instr_xor<63>_rt  (
    .I0(\picorv32/count_instr [63]),
    .O(\picorv32/Mcount_count_instr_xor<63>_rt_9096 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_xor<31>_rt  (
    .I0(\picorv32/cpu_state[7]_GND_2_o_mux_603_OUT<31> ),
    .O(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_xor<31>_rt_9098 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_xor<0>_rt  (
    .I0(\picorv32/decoded_imm [0]),
    .O(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_496_OUT_xor<0>_rt_9099 )
  );
  LUT6 #(
    .INIT ( 64'hC8FAFAFAFAFAFAFA ))
  basesoc_sdram_bankmachine0_twtpcon_ready_glue_rst (
    .I0(basesoc_sdram_bankmachine0_twtpcon_ready_1634),
    .I1(sys_rst),
    .I2(_n5948_inv),
    .I3(basesoc_sdram_bankmachine0_cmd_valid),
    .I4(basesoc_sdram_bankmachine0_cmd_payload_is_write),
    .I5(basesoc_sdram_bankmachine0_cmd_ready),
    .O(basesoc_sdram_bankmachine0_twtpcon_ready_glue_rst_8835)
  );
  LUT6 #(
    .INIT ( 64'hC8FAFAFAFAFAFAFA ))
  basesoc_sdram_bankmachine3_twtpcon_ready_glue_rst (
    .I0(basesoc_sdram_bankmachine3_twtpcon_ready_1640),
    .I1(sys_rst),
    .I2(_n5960_inv),
    .I3(basesoc_sdram_bankmachine3_cmd_valid),
    .I4(basesoc_sdram_bankmachine3_cmd_payload_is_write),
    .I5(basesoc_sdram_bankmachine3_cmd_ready),
    .O(basesoc_sdram_bankmachine3_twtpcon_ready_glue_rst_8839)
  );
  LUT6 #(
    .INIT ( 64'hC8FAFAFAFAFAFAFA ))
  basesoc_sdram_bankmachine2_twtpcon_ready_glue_rst (
    .I0(basesoc_sdram_bankmachine2_twtpcon_ready_1638),
    .I1(sys_rst),
    .I2(_n5956_inv),
    .I3(basesoc_sdram_bankmachine2_cmd_valid),
    .I4(basesoc_sdram_bankmachine2_cmd_payload_is_write),
    .I5(basesoc_sdram_bankmachine2_cmd_ready),
    .O(basesoc_sdram_bankmachine2_twtpcon_ready_glue_rst_8840)
  );
  LUT4 #(
    .INIT ( 16'hFF8A ))
  spiflash_cs_n1_glue_rst (
    .I0(spiflash_cs_n1_1631),
    .I1(sys_rst),
    .I2(\spiflash_bus_cyc_spiflash_counter[8]_AND_611_o ),
    .I3(\spiflash_counter[8]_PWR_1_o_equal_1148_o ),
    .O(spiflash_cs_n1_glue_rst_8832)
  );
  LUT4 #(
    .INIT ( 16'h22F2 ))
  basesoc_uart_tx_pending_glue_set (
    .I0(basesoc_uart_tx_pending_1621),
    .I1(basesoc_uart_tx_clear),
    .I2(basesoc_uart_tx_old_trigger_691),
    .I3(basesoc_uart_tx_trigger),
    .O(basesoc_uart_tx_pending_glue_set_8822)
  );
  LUT4 #(
    .INIT ( 16'h8F88 ))
  basesoc_uart_rx_pending_glue_set (
    .I0(basesoc_uart_rx_old_trigger_692),
    .I1(basesoc_uart_rx_fifo_readable_1624),
    .I2(basesoc_uart_rx_clear),
    .I3(basesoc_uart_rx_pending_1622),
    .O(basesoc_uart_rx_pending_glue_set_8825)
  );
  LUT3 #(
    .INIT ( 8'h54 ))
  spiflash_bus_ack_glue_set (
    .I0(\spiflash_counter[8]_PWR_1_o_equal_1149_o ),
    .I1(spiflash_bus_ack_1632),
    .I2(\spiflash_counter[8]_PWR_1_o_equal_1148_o ),
    .O(spiflash_bus_ack_glue_set_8833)
  );
  LUT4 #(
    .INIT ( 16'h8F88 ))
  basesoc_timer0_zero_pending_glue_set (
    .I0(basesoc_timer0_zero_trigger_INV_217_o),
    .I1(basesoc_timer0_zero_old_trigger_725),
    .I2(basesoc_timer0_zero_clear_2334),
    .I3(basesoc_timer0_zero_pending_1625),
    .O(basesoc_timer0_zero_pending_glue_set_8827)
  );
  LUT6 #(
    .INIT ( 64'hC8FAFAFAFAFAFAFA ))
  basesoc_sdram_bankmachine1_twtpcon_ready_glue_rst (
    .I0(basesoc_sdram_bankmachine1_twtpcon_ready_1636),
    .I1(sys_rst),
    .I2(_n5952_inv),
    .I3(basesoc_sdram_bankmachine1_cmd_valid),
    .I4(basesoc_sdram_bankmachine1_cmd_payload_is_write),
    .I5(basesoc_sdram_bankmachine1_cmd_ready),
    .O(basesoc_sdram_bankmachine1_twtpcon_ready_glue_rst_8838)
  );
  LUT4 #(
    .INIT ( 16'h8F88 ))
  eventsourceprocess1_pending_glue_set (
    .I0(waittimer1_done),
    .I1(eventsourceprocess1_old_trigger_727),
    .I2(eventsourceprocess1_clear),
    .I3(eventsourceprocess1_pending_1627),
    .O(eventsourceprocess1_pending_glue_set_8826)
  );
  LUT4 #(
    .INIT ( 16'h8F88 ))
  eventsourceprocess0_pending_glue_set (
    .I0(waittimer0_done),
    .I1(eventsourceprocess0_old_trigger_726),
    .I2(eventsourceprocess0_clear),
    .I3(eventsourceprocess0_pending_1626),
    .O(eventsourceprocess0_pending_glue_set_8828)
  );
  LUT4 #(
    .INIT ( 16'h8F88 ))
  eventsourceprocess4_pending_glue_set (
    .I0(waittimer4_done),
    .I1(eventsourceprocess4_old_trigger_730),
    .I2(eventsourceprocess4_clear),
    .I3(eventsourceprocess4_pending_1630),
    .O(eventsourceprocess4_pending_glue_set_8829)
  );
  LUT4 #(
    .INIT ( 16'h8F88 ))
  eventsourceprocess2_pending_glue_set (
    .I0(waittimer2_done),
    .I1(eventsourceprocess2_old_trigger_728),
    .I2(eventsourceprocess2_clear),
    .I3(eventsourceprocess2_pending_1628),
    .O(eventsourceprocess2_pending_glue_set_8830)
  );
  LUT4 #(
    .INIT ( 16'h8F88 ))
  eventsourceprocess3_pending_glue_set (
    .I0(waittimer3_done),
    .I1(eventsourceprocess3_old_trigger_729),
    .I2(eventsourceprocess3_clear),
    .I3(eventsourceprocess3_pending_1629),
    .O(eventsourceprocess3_pending_glue_set_8831)
  );
  LUT4 #(
    .INIT ( 16'h22F2 ))
  \picorv32/pcpi_div/running_glue_set  (
    .I0(\picorv32/pcpi_div/running_7842 ),
    .I1(\picorv32/pcpi_div/quotient_msk[31]_running_AND_664_o ),
    .I2(\picorv32/pcpi_div/pcpi_wait_6681 ),
    .I3(\picorv32/pcpi_div/pcpi_wait_q_8003 ),
    .O(\picorv32/pcpi_div/running_glue_set_8857 )
  );
  LUT3 #(
    .INIT ( 8'h75 ))
  basesoc_uart_rx_fifo_readable_glue_set (
    .I0(n0086),
    .I1(basesoc_uart_rx_clear),
    .I2(basesoc_uart_rx_fifo_readable_1624),
    .O(basesoc_uart_rx_fifo_readable_glue_set_8824)
  );
  LUT4 #(
    .INIT ( 16'h2722 ))
  basesoc_uart_phy_tx_busy_glue_set (
    .I0(basesoc_uart_phy_tx_busy_1619),
    .I1(Mmux_GND_1_o_GND_1_o_MUX_358_o11),
    .I2(basesoc_uart_phy_sink_ready_623),
    .I3(basesoc_uart_tx_fifo_readable_1623),
    .O(basesoc_uart_phy_tx_busy_glue_set_8823)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFEFEFFFEFEF ))
  basesoc_sdram_time1_2_glue_set (
    .I0(multiplexer_state_FSM_FFd1),
    .I1(multiplexer_state_FSM_FFd2),
    .I2(multiplexer_state_FSM_FFd3_2742),
    .I3(basesoc_sdram_max_time1_inv),
    .I4(basesoc_sdram_time1[2]),
    .I5(\Result<2>22 ),
    .O(basesoc_sdram_time1_2_glue_set_8850)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFEFEFFFEFE ))
  basesoc_sdram_time0_2_glue_set (
    .I0(multiplexer_state_FSM_FFd2),
    .I1(multiplexer_state_FSM_FFd3_2742),
    .I2(multiplexer_state_FSM_FFd1),
    .I3(basesoc_sdram_max_time0_inv),
    .I4(basesoc_sdram_time0[2]),
    .I5(\Result<2>23 ),
    .O(basesoc_sdram_time0_2_glue_set_8854)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFEFEFFFEFE ))
  basesoc_sdram_time0_4_glue_set (
    .I0(multiplexer_state_FSM_FFd2),
    .I1(multiplexer_state_FSM_FFd3_2742),
    .I2(multiplexer_state_FSM_FFd1),
    .I3(basesoc_sdram_max_time0_inv),
    .I4(basesoc_sdram_time0[4]),
    .I5(\Result<4>5 ),
    .O(basesoc_sdram_time0_4_glue_set_8856)
  );
  LUT3 #(
    .INIT ( 8'h75 ))
  basesoc_uart_tx_fifo_readable_glue_set (
    .I0(n0065),
    .I1(basesoc_uart_phy_sink_ready_623),
    .I2(basesoc_uart_tx_fifo_readable_1623),
    .O(basesoc_uart_tx_fifo_readable_glue_set_8844)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \picorv32/pcpi_div/instr_div_instr_rem_OR_376_o7_SW0  (
    .I0(\picorv32/reg_op2_10_6029 ),
    .I1(\picorv32/reg_op2_11_6030 ),
    .I2(\picorv32/reg_op2_12_6031 ),
    .I3(\picorv32/reg_op2_13_6032 ),
    .I4(\picorv32/reg_op2_14_6033 ),
    .I5(\picorv32/reg_op2_15_6034 ),
    .O(N1049)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \picorv32/pcpi_div/instr_div_instr_rem_OR_376_o7  (
    .I0(\picorv32/pcpi_div/instr_div_instr_rem_OR_376_o1_8754 ),
    .I1(\picorv32/pcpi_div/instr_div_instr_rem_OR_376_o2_8755 ),
    .I2(\picorv32/pcpi_div/instr_div_instr_rem_OR_376_o3_8756 ),
    .I3(\picorv32/pcpi_div/instr_div_instr_rem_OR_376_o4_8757 ),
    .I4(\picorv32/reg_op2_0_5490 ),
    .I5(N1049),
    .O(\picorv32/pcpi_div/instr_div_instr_rem_OR_376_o7_8758 )
  );
  LUT5 #(
    .INIT ( 32'hBFFF1555 ))
  ddrphy_record0_ras_n_glue_set (
    .I0(ddrphy_record0_ras_n_BRB0_9922),
    .I1(ddrphy_record0_ras_n_BRB1_9923),
    .I2(ddrphy_record0_ras_n_BRB2_9924),
    .I3(ddrphy_record0_ras_n_BRB3_9925),
    .I4(ddrphy_record0_ras_n_BRB4_9926),
    .O(ddrphy_record0_ras_n)
  );
  LUT5 #(
    .INIT ( 32'hAA3FAAFF ))
  ddrphy_record1_ras_n_glue_set (
    .I0(basesoc_sdram_dfi_p1_ras_n_930),
    .I1(basesoc_sdram_phaseinjector1_command_storage_full[3]),
    .I2(_n71451_FRB_2353),
    .I3(basesoc_sdram_storage_full[0]),
    .I4(basesoc_csrbankarray_csrbank3_sel_basesoc_csrbankarray_interface3_bank_bus_we_AND_388_o),
    .O(ddrphy_record1_ras_n_glue_set_8845)
  );
  LUT5 #(
    .INIT ( 32'hBFFF1555 ))
  ddrphy_record0_we_n_glue_set (
    .I0(ddrphy_record0_ras_n_BRB0_9922),
    .I1(ddrphy_record0_ras_n_BRB1_9923),
    .I2(ddrphy_record0_ras_n_BRB2_9924),
    .I3(ddrphy_record0_we_n_BRB3_9929),
    .I4(ddrphy_record0_we_n_BRB4_9930),
    .O(ddrphy_record0_we_n)
  );
  LUT5 #(
    .INIT ( 32'hAA3FAAFF ))
  ddrphy_record1_we_n_glue_set (
    .I0(basesoc_sdram_dfi_p1_we_n_931),
    .I1(basesoc_sdram_phaseinjector1_command_storage_full[1]),
    .I2(_n71451_FRB_2353),
    .I3(basesoc_sdram_storage_full[0]),
    .I4(basesoc_csrbankarray_csrbank3_sel_basesoc_csrbankarray_interface3_bank_bus_we_AND_388_o),
    .O(ddrphy_record1_we_n_glue_set_8846)
  );
  LUT5 #(
    .INIT ( 32'h66699699 ))
  \Mcount_basesoc_uart_tx_fifo_level0_xor<4>11  (
    .I0(basesoc_uart_tx_fifo_level0[4]),
    .I1(basesoc_uart_tx_fifo_wrport_we),
    .I2(Mcount_basesoc_uart_tx_fifo_level0_lut[3]),
    .I3(basesoc_uart_tx_fifo_level0[3]),
    .I4(Mcount_basesoc_uart_tx_fifo_level0_cy[2]),
    .O(\Result<4>2 )
  );
  LUT5 #(
    .INIT ( 32'h66699699 ))
  \Mcount_basesoc_uart_rx_fifo_level0_xor<4>11  (
    .I0(basesoc_uart_rx_fifo_level0[4]),
    .I1(basesoc_uart_rx_fifo_wrport_we),
    .I2(Mcount_basesoc_uart_rx_fifo_level0_lut[3]),
    .I3(basesoc_uart_rx_fifo_level0[3]),
    .I4(Mcount_basesoc_uart_rx_fifo_level0_cy[2]),
    .O(\Result<4>4 )
  );
  LUT6 #(
    .INIT ( 64'h5555555533330FFF ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT119_SW0  (
    .I0(basesoc_sdram_bandwidth_nreads_status[16]),
    .I1(basesoc_sdram_bandwidth_nreads_status[8]),
    .I2(basesoc_sdram_bandwidth_nreads_status[0]),
    .I3(_n7190),
    .I4(_n7187),
    .I5(_n7184),
    .O(N1051)
  );
  LUT6 #(
    .INIT ( 64'h00000000000000A3 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT119  (
    .I0(basesoc_sdram_bandwidth_nwrites_status[0]),
    .I1(N1051),
    .I2(_n7199),
    .I3(_n7193),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT131 ),
    .I5(_n7112),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT118 )
  );
  LUT6 #(
    .INIT ( 64'h5555555533330FFF ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT229_SW0  (
    .I0(basesoc_sdram_bandwidth_nreads_status[17]),
    .I1(basesoc_sdram_bandwidth_nreads_status[9]),
    .I2(basesoc_sdram_bandwidth_nreads_status[1]),
    .I3(_n7190),
    .I4(_n7187),
    .I5(_n7184),
    .O(N1053)
  );
  LUT6 #(
    .INIT ( 64'h00000000000000A3 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT229  (
    .I0(basesoc_sdram_bandwidth_nwrites_status[1]),
    .I1(N1053),
    .I2(_n7199),
    .I3(_n7193),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT131 ),
    .I5(_n7112),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT228 )
  );
  LUT6 #(
    .INIT ( 64'h5555555533330FFF ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT3212_SW0  (
    .I0(basesoc_sdram_bandwidth_nreads_status[18]),
    .I1(basesoc_sdram_bandwidth_nreads_status[10]),
    .I2(basesoc_sdram_bandwidth_nreads_status[2]),
    .I3(_n7190),
    .I4(_n7187),
    .I5(_n7184),
    .O(N1055)
  );
  LUT6 #(
    .INIT ( 64'h0100000001010001 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT3212  (
    .I0(_n7112),
    .I1(_n7193),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT131 ),
    .I3(_n7199),
    .I4(basesoc_sdram_bandwidth_nwrites_status[2]),
    .I5(N1055),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT3211 )
  );
  LUT6 #(
    .INIT ( 64'h5555555533330FFF ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT4212_SW0  (
    .I0(basesoc_sdram_bandwidth_nreads_status[19]),
    .I1(basesoc_sdram_bandwidth_nreads_status[11]),
    .I2(basesoc_sdram_bandwidth_nreads_status[3]),
    .I3(_n7190),
    .I4(_n7187),
    .I5(_n7184),
    .O(N1057)
  );
  LUT6 #(
    .INIT ( 64'h0100000001010001 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT4212  (
    .I0(_n7112),
    .I1(_n7193),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT131 ),
    .I3(_n7199),
    .I4(basesoc_sdram_bandwidth_nwrites_status[3]),
    .I5(N1057),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT4211 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFF8A ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT46_SW0  (
    .I0(_n71601_4484),
    .I1(\basesoc_interface_adr[0] ),
    .I2(\basesoc_interface_adr[1] ),
    .I3(_n7172),
    .I4(_n7148),
    .I5(\_n7139<5>1 ),
    .O(N1059)
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAAAAAA8A8A8 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT46  (
    .I0(basesoc_csrbankarray_csrbank2_sel),
    .I1(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT412 ),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT42_8216 ),
    .I3(_n7115),
    .I4(dna_status[19]),
    .I5(N1059),
    .O(\GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT<3> )
  );
  LUT6 #(
    .INIT ( 64'h959A956A9A6A6A6A ))
  \picorv32/pcpi_mul/Madd_n0106_Madd_Madd_xor<3>11  (
    .I0(\picorv32/pcpi_mul/rd [63]),
    .I1(\picorv32/pcpi_mul/rs2 [63]),
    .I2(\picorv32/pcpi_mul/rs1 [0]),
    .I3(\picorv32/pcpi_mul/rd [62]),
    .I4(\picorv32/pcpi_mul/rs2 [62]),
    .I5(\picorv32/pcpi_mul/Madd_n0106_Madd_Madd_cy [1]),
    .O(\picorv32/pcpi_mul/n0106 [3])
  );
  LUT6 #(
    .INIT ( 64'hAAAAFFFFAAAACCF0 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT528_SW0  (
    .I0(basesoc_sdram_bandwidth_nwrites_status[20]),
    .I1(basesoc_sdram_bandwidth_nwrites_status[4]),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT524 ),
    .I3(_n7199),
    .I4(_n7193),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT131 ),
    .O(N1061)
  );
  LUT6 #(
    .INIT ( 64'hAAAAFFFFAAAACCF0 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT618_SW0  (
    .I0(basesoc_sdram_bandwidth_nwrites_status[21]),
    .I1(basesoc_sdram_bandwidth_nwrites_status[5]),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT614 ),
    .I3(_n7199),
    .I4(_n7193),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT131 ),
    .O(N1063)
  );
  LUT5 #(
    .INIT ( 32'h8CAF8C00 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT618  (
    .I0(basesoc_sdram_bandwidth_nwrites_status[13]),
    .I1(basesoc_sdram_phaseinjector0_address_storage_full[5]),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT131 ),
    .I3(_n7112),
    .I4(N1063),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT617 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT37_SW0  (
    .I0(\basesoc_interface_adr[1] ),
    .I1(_n71511),
    .I2(dna_status[18]),
    .I3(_n7115),
    .I4(dna_status[26]),
    .I5(_n7112),
    .O(N1065)
  );
  LUT6 #(
    .INIT ( 64'hFFFFAAAEAAAEAAAE ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT37  (
    .I0(N1065),
    .I1(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT34 ),
    .I2(\basesoc_interface_adr[2] ),
    .I3(\basesoc_interface_adr[3] ),
    .I4(dna_status[34]),
    .I5(_n7109),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT36 )
  );
  LUT6 #(
    .INIT ( 64'h000057F757F757F7 ))
  \picorv32/Madd_PWR_10_o_GND_2_o_add_412_OUT_lut<2>  (
    .I0(\picorv32/latched_store_latched_branch_AND_762_o ),
    .I1(\picorv32/reg_out [2]),
    .I2(\picorv32/latched_stalu_6497 ),
    .I3(\picorv32/alu_out_q [2]),
    .I4(\picorv32/reg_next_pc [2]),
    .I5(\picorv32/_n1587<13>1_4536 ),
    .O(\picorv32/Madd_PWR_10_o_GND_2_o_add_412_OUT_lut [2])
  );
  LUT6 #(
    .INIT ( 64'hAAF0AACCAAF0AA00 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT116  (
    .I0(basesoc_sdram_phaseinjector0_status[16]),
    .I1(basesoc_sdram_phaseinjector0_status[0]),
    .I2(basesoc_sdram_phaseinjector0_status[8]),
    .I3(_n7133),
    .I4(_n7136),
    .I5(_n7139),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT115_8107 )
  );
  LUT6 #(
    .INIT ( 64'hAAF0AACCAAF0AA00 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT226  (
    .I0(basesoc_sdram_phaseinjector0_status[17]),
    .I1(basesoc_sdram_phaseinjector0_status[1]),
    .I2(basesoc_sdram_phaseinjector0_status[9]),
    .I3(_n7133),
    .I4(_n7136),
    .I5(_n7139),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT225_8116 )
  );
  LUT6 #(
    .INIT ( 64'hF0F0F0F0CCAACC00 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT329  (
    .I0(basesoc_sdram_bandwidth_nwrites_status[10]),
    .I1(basesoc_sdram_bandwidth_nwrites_status[18]),
    .I2(basesoc_sdram_phaseinjector0_address_storage_full[2]),
    .I3(_n7193),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT131 ),
    .I5(_n7112),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT328 )
  );
  LUT6 #(
    .INIT ( 64'hF0F0F0F0CCAACC00 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT429  (
    .I0(basesoc_sdram_bandwidth_nwrites_status[11]),
    .I1(basesoc_sdram_bandwidth_nwrites_status[19]),
    .I2(basesoc_sdram_phaseinjector0_address_storage_full[3]),
    .I3(_n7193),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT131 ),
    .I5(_n7112),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT428 )
  );
  LUT6 #(
    .INIT ( 64'hFBEAEAEA51404040 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT111  (
    .I0(_n7154),
    .I1(_n7157),
    .I2(basesoc_sdram_phaseinjector1_wrdata_storage_full_24_1749),
    .I3(basesoc_sdram_phaseinjector1_wrdata_storage_full_16_1757),
    .I4(_n7160),
    .I5(basesoc_sdram_phaseinjector1_baddress_storage_full[0]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT11 )
  );
  LUT6 #(
    .INIT ( 64'hFBEAEAEA51404040 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT221  (
    .I0(_n7154),
    .I1(_n7157),
    .I2(basesoc_sdram_phaseinjector1_wrdata_storage_full_25_1748),
    .I3(basesoc_sdram_phaseinjector1_wrdata_storage_full_17_1756),
    .I4(_n7160),
    .I5(basesoc_sdram_phaseinjector1_baddress_storage_full[1]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT22 )
  );
  LUT6 #(
    .INIT ( 64'hFAF8A800AA808000 ))
  \picorv32/pcpi_mul/Madd_n0106_Madd_Madd_cy<1>11  (
    .I0(\picorv32/pcpi_mul/rs1 [0]),
    .I1(\picorv32/pcpi_mul/rs2 [60]),
    .I2(\picorv32/pcpi_mul/rd [60]),
    .I3(\picorv32/pcpi_mul/rs2 [61]),
    .I4(\picorv32/pcpi_mul/rd [61]),
    .I5(\picorv32/pcpi_mul/rdx[60] ),
    .O(\picorv32/pcpi_mul/Madd_n0106_Madd_Madd_cy [1])
  );
  LUT6 #(
    .INIT ( 64'h566666665AAAAAAA ))
  \picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_lut<5>  (
    .I0(\picorv32/decoded_imm_uj [5]),
    .I1(\picorv32/reg_next_pc [5]),
    .I2(\picorv32/latched_store_6498 ),
    .I3(\picorv32/latched_branch_6496 ),
    .I4(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<5> ),
    .I5(\picorv32/_n1587<13>1_4536 ),
    .O(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_lut<5>_5142 )
  );
  LUT6 #(
    .INIT ( 64'h366666663CCCCCCC ))
  \picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_lut<6>  (
    .I0(\picorv32/reg_next_pc [6]),
    .I1(\picorv32/decoded_imm_uj [6]),
    .I2(\picorv32/latched_store_6498 ),
    .I3(\picorv32/latched_branch_6496 ),
    .I4(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<6> ),
    .I5(\picorv32/_n1587<13>1_4536 ),
    .O(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_lut<6>_5140 )
  );
  LUT6 #(
    .INIT ( 64'h366666663CCCCCCC ))
  \picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_lut<7>  (
    .I0(\picorv32/reg_next_pc [7]),
    .I1(\picorv32/decoded_imm_uj [7]),
    .I2(\picorv32/latched_store_6498 ),
    .I3(\picorv32/latched_branch_6496 ),
    .I4(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<7> ),
    .I5(\picorv32/_n1587<13>1_4536 ),
    .O(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_lut<7>_5138 )
  );
  LUT6 #(
    .INIT ( 64'h566666665AAAAAAA ))
  \picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_lut<8>  (
    .I0(\picorv32/decoded_imm_uj [8]),
    .I1(\picorv32/reg_next_pc [8]),
    .I2(\picorv32/latched_store_6498 ),
    .I3(\picorv32/latched_branch_6496 ),
    .I4(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<8> ),
    .I5(\picorv32/_n1587<13>1_4536 ),
    .O(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_lut<8>_5136 )
  );
  LUT6 #(
    .INIT ( 64'h566666665AAAAAAA ))
  \picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_lut<9>  (
    .I0(\picorv32/decoded_imm_uj [9]),
    .I1(\picorv32/reg_next_pc [9]),
    .I2(\picorv32/latched_store_6498 ),
    .I3(\picorv32/latched_branch_6496 ),
    .I4(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<9> ),
    .I5(\picorv32/_n1587<13>1_4536 ),
    .O(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_lut<9>_5134 )
  );
  LUT6 #(
    .INIT ( 64'h566666665AAAAAAA ))
  \picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_lut<10>  (
    .I0(\picorv32/decoded_imm_uj [10]),
    .I1(\picorv32/reg_next_pc [10]),
    .I2(\picorv32/latched_store_6498 ),
    .I3(\picorv32/latched_branch_6496 ),
    .I4(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<10> ),
    .I5(\picorv32/_n1587<13>1_4536 ),
    .O(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_lut<10>_5132 )
  );
  LUT6 #(
    .INIT ( 64'h366666663CCCCCCC ))
  \picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_lut<11>  (
    .I0(\picorv32/reg_next_pc [11]),
    .I1(\picorv32/decoded_imm_uj [11]),
    .I2(\picorv32/latched_store_6498 ),
    .I3(\picorv32/latched_branch_6496 ),
    .I4(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<11> ),
    .I5(\picorv32/_n1587<13>1_4536 ),
    .O(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_lut<11>_5130 )
  );
  LUT6 #(
    .INIT ( 64'h566666665AAAAAAA ))
  \picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_lut<12>  (
    .I0(\picorv32/decoded_imm_uj [12]),
    .I1(\picorv32/reg_next_pc [12]),
    .I2(\picorv32/latched_store_6498 ),
    .I3(\picorv32/latched_branch_6496 ),
    .I4(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<12> ),
    .I5(\picorv32/_n1587<13>1_4536 ),
    .O(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_lut<12>_5128 )
  );
  LUT6 #(
    .INIT ( 64'h007F7F7FFF808080 ))
  \picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_lut<13>  (
    .I0(\picorv32/latched_branch_6496 ),
    .I1(\picorv32/latched_store_6498 ),
    .I2(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<13> ),
    .I3(\picorv32/reg_next_pc [13]),
    .I4(\picorv32/_n1587<13>1_4536 ),
    .I5(\picorv32/decoded_imm_uj [13]),
    .O(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_lut<13>_5126 )
  );
  LUT6 #(
    .INIT ( 64'h007F7F7FFF808080 ))
  \picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_lut<14>  (
    .I0(\picorv32/latched_branch_6496 ),
    .I1(\picorv32/latched_store_6498 ),
    .I2(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<14> ),
    .I3(\picorv32/reg_next_pc [14]),
    .I4(\picorv32/_n1587<13>1_4536 ),
    .I5(\picorv32/decoded_imm_uj [14]),
    .O(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_lut<14>_5124 )
  );
  LUT6 #(
    .INIT ( 64'h007F7F7FFF808080 ))
  \picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_lut<15>  (
    .I0(\picorv32/latched_branch_6496 ),
    .I1(\picorv32/latched_store_6498 ),
    .I2(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<15> ),
    .I3(\picorv32/reg_next_pc [15]),
    .I4(\picorv32/_n1587<13>1_4536 ),
    .I5(\picorv32/decoded_imm_uj [15]),
    .O(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_lut<15>_5122 )
  );
  LUT6 #(
    .INIT ( 64'h007F7F7FFF808080 ))
  \picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_lut<16>  (
    .I0(\picorv32/latched_branch_6496 ),
    .I1(\picorv32/latched_store_6498 ),
    .I2(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<16> ),
    .I3(\picorv32/reg_next_pc [16]),
    .I4(\picorv32/_n1587<13>1_4536 ),
    .I5(\picorv32/decoded_imm_uj [16]),
    .O(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_lut<16>_5120 )
  );
  LUT6 #(
    .INIT ( 64'h007F7F7FFF808080 ))
  \picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_lut<17>  (
    .I0(\picorv32/latched_branch_6496 ),
    .I1(\picorv32/latched_store_6498 ),
    .I2(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<17> ),
    .I3(\picorv32/reg_next_pc [17]),
    .I4(\picorv32/_n1587<13>1_4536 ),
    .I5(\picorv32/decoded_imm_uj [17]),
    .O(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_lut<17>_5118 )
  );
  LUT6 #(
    .INIT ( 64'h007F7F7FFF808080 ))
  \picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_lut<18>  (
    .I0(\picorv32/latched_branch_6496 ),
    .I1(\picorv32/latched_store_6498 ),
    .I2(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<18> ),
    .I3(\picorv32/reg_next_pc [18]),
    .I4(\picorv32/_n1587<13>1_4536 ),
    .I5(\picorv32/decoded_imm_uj [18]),
    .O(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_lut<18>_5116 )
  );
  LUT6 #(
    .INIT ( 64'h007F7F7FFF808080 ))
  \picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_lut<20>  (
    .I0(\picorv32/latched_branch_6496 ),
    .I1(\picorv32/latched_store_6498 ),
    .I2(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<20> ),
    .I3(\picorv32/reg_next_pc [20]),
    .I4(\picorv32/_n1587<13>1_4536 ),
    .I5(\picorv32/decoded_imm_uj [20]),
    .O(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_lut<20>_5112 )
  );
  LUT6 #(
    .INIT ( 64'h007F7F7FFF808080 ))
  \picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_lut<21>  (
    .I0(\picorv32/latched_branch_6496 ),
    .I1(\picorv32/latched_store_6498 ),
    .I2(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<21> ),
    .I3(\picorv32/reg_next_pc [21]),
    .I4(\picorv32/_n1587<13>1_4536 ),
    .I5(\picorv32/decoded_imm_uj [20]),
    .O(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_lut<21>_5110 )
  );
  LUT6 #(
    .INIT ( 64'h007F7F7FFF808080 ))
  \picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_lut<22>  (
    .I0(\picorv32/latched_branch_6496 ),
    .I1(\picorv32/latched_store_6498 ),
    .I2(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<22> ),
    .I3(\picorv32/reg_next_pc [22]),
    .I4(\picorv32/_n1587<13>1_4536 ),
    .I5(\picorv32/decoded_imm_uj [20]),
    .O(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_lut<22>_5108 )
  );
  LUT6 #(
    .INIT ( 64'h007F7F7FFF808080 ))
  \picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_lut<23>  (
    .I0(\picorv32/latched_branch_6496 ),
    .I1(\picorv32/latched_store_6498 ),
    .I2(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<23> ),
    .I3(\picorv32/reg_next_pc [23]),
    .I4(\picorv32/_n1587<13>1_4536 ),
    .I5(\picorv32/decoded_imm_uj [20]),
    .O(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_lut<23>_5106 )
  );
  LUT6 #(
    .INIT ( 64'h007F7F7FFF808080 ))
  \picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_lut<24>  (
    .I0(\picorv32/latched_branch_6496 ),
    .I1(\picorv32/latched_store_6498 ),
    .I2(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<24> ),
    .I3(\picorv32/reg_next_pc [24]),
    .I4(\picorv32/_n1587<13>1_4536 ),
    .I5(\picorv32/decoded_imm_uj [20]),
    .O(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_lut<24>_5104 )
  );
  LUT6 #(
    .INIT ( 64'h007F7F7FFF808080 ))
  \picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_lut<25>  (
    .I0(\picorv32/latched_branch_6496 ),
    .I1(\picorv32/latched_store_6498 ),
    .I2(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<25> ),
    .I3(\picorv32/reg_next_pc [25]),
    .I4(\picorv32/_n1587<13>1_4536 ),
    .I5(\picorv32/decoded_imm_uj [20]),
    .O(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_lut<25>_5102 )
  );
  LUT6 #(
    .INIT ( 64'h007F7F7FFF808080 ))
  \picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_lut<26>  (
    .I0(\picorv32/latched_branch_6496 ),
    .I1(\picorv32/latched_store_6498 ),
    .I2(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<26> ),
    .I3(\picorv32/reg_next_pc [26]),
    .I4(\picorv32/_n1587<13>1_4536 ),
    .I5(\picorv32/decoded_imm_uj [20]),
    .O(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_lut<26>_5100 )
  );
  LUT6 #(
    .INIT ( 64'h007F7F7FFF808080 ))
  \picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_lut<27>  (
    .I0(\picorv32/latched_branch_6496 ),
    .I1(\picorv32/latched_store_6498 ),
    .I2(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<27> ),
    .I3(\picorv32/reg_next_pc [27]),
    .I4(\picorv32/_n1587<13>1_4536 ),
    .I5(\picorv32/decoded_imm_uj [20]),
    .O(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_lut<27>_5098 )
  );
  LUT6 #(
    .INIT ( 64'h007F7F7FFF808080 ))
  \picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_lut<28>  (
    .I0(\picorv32/latched_branch_6496 ),
    .I1(\picorv32/latched_store_6498 ),
    .I2(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<28> ),
    .I3(\picorv32/reg_next_pc [28]),
    .I4(\picorv32/_n1587<13>1_4536 ),
    .I5(\picorv32/decoded_imm_uj [20]),
    .O(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_lut<28>_5096 )
  );
  LUT6 #(
    .INIT ( 64'h007F7F7FFF808080 ))
  \picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_lut<30>  (
    .I0(\picorv32/latched_branch_6496 ),
    .I1(\picorv32/latched_store_6498 ),
    .I2(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<30> ),
    .I3(\picorv32/reg_next_pc [30]),
    .I4(\picorv32/_n1587<13>1_4536 ),
    .I5(\picorv32/decoded_imm_uj [20]),
    .O(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_lut<30>_5092 )
  );
  LUT6 #(
    .INIT ( 64'h007F7F7FFF808080 ))
  \picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_lut<31>  (
    .I0(\picorv32/latched_branch_6496 ),
    .I1(\picorv32/latched_store_6498 ),
    .I2(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<31> ),
    .I3(\picorv32/reg_next_pc [31]),
    .I4(\picorv32/_n1587<13>1_4536 ),
    .I5(\picorv32/decoded_imm_uj [20]),
    .O(\picorv32/Madd_PWR_10_o_decoded_imm_uj[31]_add_414_OUT_lut<31>_5090 )
  );
  LUT6 #(
    .INIT ( 64'hCE0000008A000000 ))
  \picorv32/Mmux_cpu_state[7]_mem_do_rinst_MUX_2059_o13  (
    .I0(\picorv32/decoder_trigger_BRB4_9834 ),
    .I1(\picorv32/decoder_trigger_BRB2_9832 ),
    .I2(\picorv32/cpu_state_FSM_FFd2_BRB4_9820 ),
    .I3(\picorv32/decoder_trigger_BRB0_9831 ),
    .I4(\picorv32/cpu_state_FSM_FFd2_BRB3_9819 ),
    .I5(N2172),
    .O(\picorv32/decoder_trigger )
  );
  LUT5 #(
    .INIT ( 32'h54440444 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<9>7_SW0  (
    .I0(\picorv32/mem_wordsize [1]),
    .I1(basesoc_done_mmx_out16),
    .I2(\picorv32/reg_op1_1 ),
    .I3(\picorv32/mem_wordsize [0]),
    .I4(basesoc_done_mmx_out1),
    .O(N1071)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFAA808080 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<9>7  (
    .I0(\picorv32/cpu_state_FSM_FFd1 ),
    .I1(\picorv32/mem_rdata_word[7] ),
    .I2(\picorv32/latched_is_lb ),
    .I3(N1071),
    .I4(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<10>1_4528 ),
    .I5(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<9>5_8441 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<9> )
  );
  LUT5 #(
    .INIT ( 32'h54440444 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<8>7_SW0  (
    .I0(\picorv32/mem_wordsize [1]),
    .I1(basesoc_done_mmx_out15),
    .I2(\picorv32/reg_op1_1 ),
    .I3(\picorv32/mem_wordsize [0]),
    .I4(basesoc_done_mmx_out),
    .O(N1073)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFAA808080 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<8>7  (
    .I0(\picorv32/cpu_state_FSM_FFd1 ),
    .I1(\picorv32/mem_rdata_word[7] ),
    .I2(\picorv32/latched_is_lb ),
    .I3(N1073),
    .I4(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<10>1_4528 ),
    .I5(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<8>5_8445 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<8> )
  );
  LUT5 #(
    .INIT ( 32'h54440444 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<14>7_SW0  (
    .I0(\picorv32/mem_wordsize [1]),
    .I1(basesoc_done_mmx_out21),
    .I2(\picorv32/reg_op1_1 ),
    .I3(\picorv32/mem_wordsize [0]),
    .I4(basesoc_done_mmx_out7),
    .O(N1075)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFAA808080 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<14>7  (
    .I0(\picorv32/cpu_state_FSM_FFd1 ),
    .I1(\picorv32/mem_rdata_word[7] ),
    .I2(\picorv32/latched_is_lb ),
    .I3(N1075),
    .I4(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<10>1_4528 ),
    .I5(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<14>5_8449 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<14> )
  );
  LUT5 #(
    .INIT ( 32'h54440444 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<13>7_SW0  (
    .I0(\picorv32/mem_wordsize [1]),
    .I1(basesoc_done_mmx_out20),
    .I2(\picorv32/reg_op1_1 ),
    .I3(\picorv32/mem_wordsize [0]),
    .I4(basesoc_done_mmx_out6),
    .O(N1077)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFAA808080 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<13>7  (
    .I0(\picorv32/cpu_state_FSM_FFd1 ),
    .I1(\picorv32/mem_rdata_word[7] ),
    .I2(\picorv32/latched_is_lb ),
    .I3(N1077),
    .I4(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<10>1_4528 ),
    .I5(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<13>5_8453 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<13> )
  );
  LUT5 #(
    .INIT ( 32'h54440444 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<12>7_SW0  (
    .I0(\picorv32/mem_wordsize [1]),
    .I1(basesoc_done_mmx_out19),
    .I2(\picorv32/reg_op1_1 ),
    .I3(\picorv32/mem_wordsize [0]),
    .I4(basesoc_done_mmx_out4),
    .O(N1079)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFAA808080 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<12>7  (
    .I0(\picorv32/cpu_state_FSM_FFd1 ),
    .I1(\picorv32/mem_rdata_word[7] ),
    .I2(\picorv32/latched_is_lb ),
    .I3(N1079),
    .I4(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<10>1_4528 ),
    .I5(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<12>5_8457 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<12> )
  );
  LUT5 #(
    .INIT ( 32'h54440444 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<11>7_SW0  (
    .I0(\picorv32/mem_wordsize [1]),
    .I1(basesoc_done_mmx_out18),
    .I2(\picorv32/reg_op1_1 ),
    .I3(\picorv32/mem_wordsize [0]),
    .I4(basesoc_done_mmx_out3),
    .O(N1081)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFAA808080 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<11>7  (
    .I0(\picorv32/cpu_state_FSM_FFd1 ),
    .I1(\picorv32/mem_rdata_word[7] ),
    .I2(\picorv32/latched_is_lb ),
    .I3(N1081),
    .I4(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<10>1_4528 ),
    .I5(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<11>5_8461 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<11> )
  );
  LUT5 #(
    .INIT ( 32'h54440444 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<10>7_SW0  (
    .I0(\picorv32/mem_wordsize [1]),
    .I1(basesoc_done_mmx_out17),
    .I2(\picorv32/reg_op1_1 ),
    .I3(\picorv32/mem_wordsize [0]),
    .I4(basesoc_done_mmx_out2),
    .O(N1083)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFAA808080 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<10>7  (
    .I0(\picorv32/cpu_state_FSM_FFd1 ),
    .I1(\picorv32/mem_rdata_word[7] ),
    .I2(\picorv32/latched_is_lb ),
    .I3(N1083),
    .I4(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<10>1_4528 ),
    .I5(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<10>7_8465 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<10> )
  );
  LUT6 #(
    .INIT ( 64'h0000000200020000 ))
  \Mcount_basesoc_count_lut<6>  (
    .I0(\picorv32/mem_valid ),
    .I1(basesoc_sram_bus_ack_basesoc_interface1_wb_sdram_ack_OR_216_o),
    .I2(basesoc_done),
    .I3(basesoc_count[6]),
    .I4(\picorv32/mem_instr_432 ),
    .I5(basesoc_grant_1650),
    .O(Mcount_basesoc_count_lut[6])
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFD7FFFFFFFF ))
  \Mcount_basesoc_count_lut<7>  (
    .I0(\picorv32/mem_valid ),
    .I1(basesoc_grant_1650),
    .I2(\picorv32/mem_instr_432 ),
    .I3(basesoc_sram_bus_ack_basesoc_interface1_wb_sdram_ack_OR_216_o),
    .I4(basesoc_done),
    .I5(basesoc_count[7]),
    .O(Mcount_basesoc_count_lut[7])
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFD7FFFFFFFF ))
  \Mcount_basesoc_count_lut<8>  (
    .I0(\picorv32/mem_valid ),
    .I1(basesoc_grant_1650),
    .I2(\picorv32/mem_instr_432 ),
    .I3(basesoc_sram_bus_ack_basesoc_interface1_wb_sdram_ack_OR_216_o),
    .I4(basesoc_done),
    .I5(basesoc_count[8]),
    .O(Mcount_basesoc_count_lut[8])
  );
  LUT6 #(
    .INIT ( 64'h0000000200020000 ))
  \Mcount_basesoc_count_lut<9>  (
    .I0(\picorv32/mem_valid ),
    .I1(basesoc_sram_bus_ack_basesoc_interface1_wb_sdram_ack_OR_216_o),
    .I2(basesoc_done),
    .I3(basesoc_count[9]),
    .I4(\picorv32/mem_instr_432 ),
    .I5(basesoc_grant_1650),
    .O(Mcount_basesoc_count_lut[9])
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFD7FFFFFFFF ))
  \Mcount_basesoc_count_lut<10>  (
    .I0(\picorv32/mem_valid ),
    .I1(basesoc_grant_1650),
    .I2(\picorv32/mem_instr_432 ),
    .I3(basesoc_sram_bus_ack_basesoc_interface1_wb_sdram_ack_OR_216_o),
    .I4(basesoc_done),
    .I5(basesoc_count[10]),
    .O(Mcount_basesoc_count_lut[10])
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFD7FFFFFFFF ))
  \Mcount_basesoc_count_lut<11>  (
    .I0(\picorv32/mem_valid ),
    .I1(basesoc_grant_1650),
    .I2(\picorv32/mem_instr_432 ),
    .I3(basesoc_sram_bus_ack_basesoc_interface1_wb_sdram_ack_OR_216_o),
    .I4(basesoc_done),
    .I5(basesoc_count[11]),
    .O(Mcount_basesoc_count_lut[11])
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFD7FFFFFFFF ))
  \Mcount_basesoc_count_lut<12>  (
    .I0(\picorv32/mem_valid ),
    .I1(basesoc_grant_1650),
    .I2(\picorv32/mem_instr_432 ),
    .I3(basesoc_sram_bus_ack_basesoc_interface1_wb_sdram_ack_OR_216_o),
    .I4(basesoc_done),
    .I5(basesoc_count[12]),
    .O(Mcount_basesoc_count_lut[12])
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFD7FFFFFFFF ))
  \Mcount_basesoc_count_lut<13>  (
    .I0(\picorv32/mem_valid ),
    .I1(basesoc_grant_1650),
    .I2(\picorv32/mem_instr_432 ),
    .I3(basesoc_sram_bus_ack_basesoc_interface1_wb_sdram_ack_OR_216_o),
    .I4(basesoc_done),
    .I5(basesoc_count[13]),
    .O(Mcount_basesoc_count_lut[13])
  );
  LUT6 #(
    .INIT ( 64'h0000000200020000 ))
  \Mcount_basesoc_count_lut<14>  (
    .I0(\picorv32/mem_valid ),
    .I1(basesoc_sram_bus_ack_basesoc_interface1_wb_sdram_ack_OR_216_o),
    .I2(basesoc_done),
    .I3(basesoc_count[14]),
    .I4(\picorv32/mem_instr_432 ),
    .I5(basesoc_grant_1650),
    .O(Mcount_basesoc_count_lut[14])
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFD7FFFFFFFF ))
  \Mcount_basesoc_count_lut<15>  (
    .I0(\picorv32/mem_valid ),
    .I1(basesoc_grant_1650),
    .I2(\picorv32/mem_instr_432 ),
    .I3(basesoc_sram_bus_ack_basesoc_interface1_wb_sdram_ack_OR_216_o),
    .I4(basesoc_done),
    .I5(basesoc_count[15]),
    .O(Mcount_basesoc_count_lut[15])
  );
  LUT6 #(
    .INIT ( 64'h0000000200020000 ))
  \Mcount_basesoc_count_lut<16>  (
    .I0(\picorv32/mem_valid ),
    .I1(basesoc_sram_bus_ack_basesoc_interface1_wb_sdram_ack_OR_216_o),
    .I2(basesoc_done),
    .I3(basesoc_count[16]),
    .I4(\picorv32/mem_instr_432 ),
    .I5(basesoc_grant_1650),
    .O(Mcount_basesoc_count_lut[16])
  );
  LUT6 #(
    .INIT ( 64'h0000000200020000 ))
  \Mcount_basesoc_count_lut<17>  (
    .I0(\picorv32/mem_valid ),
    .I1(basesoc_sram_bus_ack_basesoc_interface1_wb_sdram_ack_OR_216_o),
    .I2(basesoc_done),
    .I3(basesoc_count[17]),
    .I4(\picorv32/mem_instr_432 ),
    .I5(basesoc_grant_1650),
    .O(Mcount_basesoc_count_lut[17])
  );
  LUT6 #(
    .INIT ( 64'h0000000200020000 ))
  \Mcount_basesoc_count_lut<18>  (
    .I0(\picorv32/mem_valid ),
    .I1(basesoc_sram_bus_ack_basesoc_interface1_wb_sdram_ack_OR_216_o),
    .I2(basesoc_done),
    .I3(basesoc_count[18]),
    .I4(\picorv32/mem_instr_432 ),
    .I5(basesoc_grant_1650),
    .O(Mcount_basesoc_count_lut[18])
  );
  LUT6 #(
    .INIT ( 64'h0000000200020000 ))
  \Mcount_basesoc_count_lut<19>  (
    .I0(\picorv32/mem_valid ),
    .I1(basesoc_sram_bus_ack_basesoc_interface1_wb_sdram_ack_OR_216_o),
    .I2(basesoc_done),
    .I3(basesoc_count[19]),
    .I4(\picorv32/mem_instr_432 ),
    .I5(basesoc_grant_1650),
    .O(Mcount_basesoc_count_lut[19])
  );
  LUT6 #(
    .INIT ( 64'hAAAAF0F0AAAACC00 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT326  (
    .I0(basesoc_sdram_phaseinjector1_address_storage_full[2]),
    .I1(basesoc_sdram_phaseinjector0_wrdata_storage_full_18_1715),
    .I2(basesoc_sdram_phaseinjector0_wrdata_storage_full_26_1707),
    .I3(_n7121),
    .I4(_n7151),
    .I5(_n7118),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT325_8182 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAF0F0AAAACC00 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT426  (
    .I0(basesoc_sdram_phaseinjector1_address_storage_full[3]),
    .I1(basesoc_sdram_phaseinjector0_wrdata_storage_full_19_1714),
    .I2(basesoc_sdram_phaseinjector0_wrdata_storage_full_27_1706),
    .I3(_n7121),
    .I4(_n7151),
    .I5(_n7118),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT425_8193 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<7>6_SW0  (
    .I0(\picorv32/reg_pc[31]_decoded_imm[31]_add_496_OUT<7> ),
    .I1(\picorv32/cpu_state_FSM_FFd4 ),
    .I2(\picorv32/reg_op1_7 ),
    .I3(\picorv32/cpu_state_FSM_FFd3 ),
    .I4(\picorv32/cpu_state_FSM_FFd5 ),
    .I5(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<7>4_8733 ),
    .O(N1085)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF88888880 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<7>6  (
    .I0(\picorv32/cpu_state_FSM_FFd1 ),
    .I1(\picorv32/mem_rdata_word[7] ),
    .I2(\picorv32/latched_is_lb ),
    .I3(\picorv32/latched_is_lh ),
    .I4(\picorv32/latched_is_lu ),
    .I5(N1085),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<7> )
  );
  LUT6 #(
    .INIT ( 64'h0000000004000000 ))
  basesoc_csrbankarray_csrbank5_sel_basesoc_csrbankarray_interface5_bank_bus_we_AND_478_o1 (
    .I0(\basesoc_interface_adr[12] ),
    .I1(basesoc_interface_we_943),
    .I2(\basesoc_interface_adr[13] ),
    .I3(\basesoc_interface_adr[11] ),
    .I4(\basesoc_interface_adr[9] ),
    .I5(\basesoc_interface_adr[10] ),
    .O(basesoc_csrbankarray_csrbank5_sel_basesoc_csrbankarray_interface5_bank_bus_we_AND_478_o)
  );
  LUT4 #(
    .INIT ( 16'h222F ))
  \basesoc_sdram_choose_req_grant_FSM_FFd1-In3_SW0  (
    .I0(\basesoc_sdram_choose_req_grant_FSM_FFd2-In3 ),
    .I1(\basesoc_sdram_choose_req_grant_FSM_FFd2-In41_3867 ),
    .I2(\basesoc_sdram_choose_req_grant_FSM_FFd1-In31 ),
    .I3(basesoc_sdram_choose_req_grant_FSM_FFd2_961),
    .O(N1087)
  );
  LUT6 #(
    .INIT ( 64'hAAA2AAA2AAA2FFFF ))
  \basesoc_sdram_choose_cmd_grant_FSM_FFd1-In3_SW0  (
    .I0(\basesoc_sdram_choose_cmd_grant_FSM_FFd2-In3_3865 ),
    .I1(basesoc_sdram_bankmachine3_cmd_valid),
    .I2(basesoc_sdram_bankmachine3_cmd_payload_is_write),
    .I3(basesoc_sdram_bankmachine3_cmd_payload_is_read),
    .I4(\basesoc_sdram_choose_cmd_grant_FSM_FFd1-In31 ),
    .I5(basesoc_sdram_choose_cmd_grant_FSM_FFd2),
    .O(N1089)
  );
  LUT6 #(
    .INIT ( 64'h2222222022222222 ))
  litedramwishbone2native_state_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we11 (
    .I0(basesoc_port_cmd_ready4_4511),
    .I1(N1091),
    .I2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[0]),
    .I3(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[1]),
    .I4(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[2]),
    .I5(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[3]),
    .O(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we)
  );
  LUT6 #(
    .INIT ( 64'hA8A0282088800800 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT112  (
    .I0(_n71601_4484),
    .I1(\basesoc_interface_adr[0] ),
    .I2(\basesoc_interface_adr[1] ),
    .I3(basesoc_sdram_phaseinjector1_wrdata_storage_full_8_1765),
    .I4(basesoc_sdram_phaseinjector1_status[24]),
    .I5(basesoc_sdram_phaseinjector1_wrdata_storage_full[0]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT111_8104 )
  );
  LUT6 #(
    .INIT ( 64'hA8A0282088800800 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT222  (
    .I0(_n71601_4484),
    .I1(\basesoc_interface_adr[0] ),
    .I2(\basesoc_interface_adr[1] ),
    .I3(basesoc_sdram_phaseinjector1_wrdata_storage_full_9_1764),
    .I4(basesoc_sdram_phaseinjector1_status[25]),
    .I5(basesoc_sdram_phaseinjector1_wrdata_storage_full[1]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT221_8113 )
  );
  LUT6 #(
    .INIT ( 64'hA8A0282088800800 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT324  (
    .I0(_n71601_4484),
    .I1(\basesoc_interface_adr[0] ),
    .I2(\basesoc_interface_adr[1] ),
    .I3(basesoc_sdram_phaseinjector1_wrdata_storage_full_10_1763),
    .I4(basesoc_sdram_phaseinjector1_status[26]),
    .I5(basesoc_sdram_phaseinjector1_wrdata_storage_full[2]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT323_8180 )
  );
  LUT6 #(
    .INIT ( 64'hA8A0282088800800 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT424  (
    .I0(_n71601_4484),
    .I1(\basesoc_interface_adr[0] ),
    .I2(\basesoc_interface_adr[1] ),
    .I3(basesoc_sdram_phaseinjector1_wrdata_storage_full_11_1762),
    .I4(basesoc_sdram_phaseinjector1_status[27]),
    .I5(basesoc_sdram_phaseinjector1_wrdata_storage_full[3]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT423_8191 )
  );
  LUT6 #(
    .INIT ( 64'h959A956A9A6A6A6A ))
  \picorv32/pcpi_mul/Madd_n0106_Madd_Madd_xor<1>11  (
    .I0(\picorv32/pcpi_mul/rd [61]),
    .I1(\picorv32/pcpi_mul/rs2 [61]),
    .I2(\picorv32/pcpi_mul/rs1 [0]),
    .I3(\picorv32/pcpi_mul/rd [60]),
    .I4(\picorv32/pcpi_mul/rs2 [60]),
    .I5(\picorv32/pcpi_mul/rdx[60] ),
    .O(\picorv32/pcpi_mul/n0106 [1])
  );
  LUT6 #(
    .INIT ( 64'h0000000000000002 ))
  \_n7196<5>1  (
    .I0(\basesoc_interface_adr[5] ),
    .I1(\basesoc_interface_adr[4] ),
    .I2(\basesoc_interface_adr[3] ),
    .I3(\basesoc_interface_adr[2] ),
    .I4(\basesoc_interface_adr[1] ),
    .I5(\basesoc_interface_adr[0] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT131 )
  );
  LUT6 #(
    .INIT ( 64'h0000000001000000 ))
  _n71181 (
    .I0(\basesoc_interface_adr[5] ),
    .I1(\basesoc_interface_adr[4] ),
    .I2(\basesoc_interface_adr[3] ),
    .I3(\basesoc_interface_adr[2] ),
    .I4(\basesoc_interface_adr[1] ),
    .I5(\basesoc_interface_adr[0] ),
    .O(_n7118)
  );
  LUT6 #(
    .INIT ( 64'h0000000000000400 ))
  _n71601 (
    .I0(\basesoc_interface_adr[5] ),
    .I1(\basesoc_interface_adr[4] ),
    .I2(\basesoc_interface_adr[3] ),
    .I3(\basesoc_interface_adr[2] ),
    .I4(\basesoc_interface_adr[1] ),
    .I5(\basesoc_interface_adr[0] ),
    .O(_n7160)
  );
  LUT6 #(
    .INIT ( 64'hFBFFFBFFFBFFFFFF ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT1821  (
    .I0(\basesoc_interface_adr[5] ),
    .I1(\basesoc_interface_adr[4] ),
    .I2(\basesoc_interface_adr[3] ),
    .I3(\basesoc_interface_adr[2] ),
    .I4(\basesoc_interface_adr[1] ),
    .I5(\basesoc_interface_adr[0] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT182 )
  );
  LUT5 #(
    .INIT ( 32'h01000000 ))
  \picorv32/_n1337_inv1  (
    .I0(\picorv32/trap_6566 ),
    .I1(\picorv32/mem_state [1]),
    .I2(\picorv32/mem_state [0]),
    .I3(\picorv32/mem_do_wdata ),
    .I4(sys_rst_INV_439_o_2326),
    .O(\picorv32/_n1337_inv )
  );
  LUT6 #(
    .INIT ( 64'h0000000400000000 ))
  _n71151 (
    .I0(\basesoc_interface_adr[3] ),
    .I1(\basesoc_interface_adr[0] ),
    .I2(\basesoc_interface_adr[4] ),
    .I3(\basesoc_interface_adr[5] ),
    .I4(\basesoc_interface_adr[1] ),
    .I5(\basesoc_interface_adr[2] ),
    .O(_n7115)
  );
  LUT6 #(
    .INIT ( 64'h0200000000000000 ))
  basesoc_csrbankarray_csrbank7_tuning_word2_re1 (
    .I0(\basesoc_csrbankarray_csrbank1_sel<13>1_4486 ),
    .I1(\basesoc_interface_adr[12] ),
    .I2(\basesoc_interface_adr[1] ),
    .I3(\basesoc_interface_adr[0] ),
    .I4(\basesoc_interface_adr[10] ),
    .I5(basesoc_interface_we_943),
    .O(basesoc_csrbankarray_csrbank7_tuning_word2_re)
  );
  LUT6 #(
    .INIT ( 64'h0200000000000000 ))
  basesoc_csrbankarray_csrbank7_tuning_word1_re1 (
    .I0(\basesoc_csrbankarray_csrbank1_sel<13>1_4486 ),
    .I1(\basesoc_interface_adr[12] ),
    .I2(\basesoc_interface_adr[0] ),
    .I3(\basesoc_interface_adr[1] ),
    .I4(\basesoc_interface_adr[10] ),
    .I5(basesoc_interface_we_943),
    .O(basesoc_csrbankarray_csrbank7_tuning_word1_re)
  );
  LUT6 #(
    .INIT ( 64'h0200000000000000 ))
  \picorv32/is_alu_reg_imm_mem_rdata_q[31]_AND_714_o1  (
    .I0(\picorv32/mem_rdata_q [30]),
    .I1(\picorv32/mem_rdata_q [27]),
    .I2(\picorv32/mem_rdata_q [31]),
    .I3(\picorv32/mem_rdata_q[6]_mem_rdata_q[19]_AND_742_o11_4523 ),
    .I4(\picorv32/is_alu_reg_imm ),
    .I5(\picorv32/mem_rdata_q[14]_PWR_10_o_equal_185_o ),
    .O(\picorv32/is_alu_reg_imm_mem_rdata_q[31]_AND_714_o )
  );
  LUT4 #(
    .INIT ( 16'h8000 ))
  Mmux_basesoc_data_port_dat_w10121 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(cache_state_FSM_FFd1_965),
    .I2(litedramwishbone2native_state_FSM_FFd2_2082),
    .I3(new_master_rdata_valid5_859),
    .O(Mmux_basesoc_data_port_dat_w1012)
  );
  LUT6 #(
    .INIT ( 64'h00FDFD00FD00FD00 ))
  \Mcount_basesoc_uart_phy_tx_bitcount_xor<2>11  (
    .I0(basesoc_uart_tx_fifo_readable_1623),
    .I1(basesoc_uart_phy_sink_ready_623),
    .I2(basesoc_uart_phy_tx_busy_1619),
    .I3(basesoc_uart_phy_tx_bitcount[2]),
    .I4(basesoc_uart_phy_tx_bitcount[0]),
    .I5(basesoc_uart_phy_tx_bitcount[1]),
    .O(Mcount_basesoc_uart_phy_tx_bitcount2)
  );
  LUT4 #(
    .INIT ( 16'h6CC9 ))
  \Mcount_basesoc_uart_tx_fifo_level0_xor<2>11  (
    .I0(basesoc_uart_tx_fifo_wrport_we),
    .I1(basesoc_uart_tx_fifo_level0[2]),
    .I2(basesoc_uart_tx_fifo_level0[0]),
    .I3(basesoc_uart_tx_fifo_level0[1]),
    .O(\Result<2>2 )
  );
  LUT6 #(
    .INIT ( 64'hFBEAEAEA51404040 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT115  (
    .I0(_n7124),
    .I1(_n7127),
    .I2(basesoc_sdram_phaseinjector0_wrdata_storage_full[0]),
    .I3(basesoc_sdram_phaseinjector0_status[24]),
    .I4(_n7130),
    .I5(basesoc_sdram_phaseinjector0_wrdata_storage_full_8_1725),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT114 )
  );
  LUT6 #(
    .INIT ( 64'hFBEAEAEA51404040 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT225  (
    .I0(_n7124),
    .I1(_n7127),
    .I2(basesoc_sdram_phaseinjector0_wrdata_storage_full[1]),
    .I3(basesoc_sdram_phaseinjector0_status[25]),
    .I4(_n7130),
    .I5(basesoc_sdram_phaseinjector0_wrdata_storage_full_9_1724),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT224 )
  );
  LUT6 #(
    .INIT ( 64'h00000001FFFFFFFF ))
  \picorv32/_n16111  (
    .I0(N947),
    .I1(\picorv32/out361_FRB_5354 ),
    .I2(\picorv32/instr_timer_6423 ),
    .I3(\picorv32/instr_setq_6425 ),
    .I4(\picorv32/instr_getq_6426 ),
    .I5(\picorv32/out195_10311 ),
    .O(\picorv32/_n1611 )
  );
  LUT6 #(
    .INIT ( 64'hFBEAEAEA51404040 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT113  (
    .I0(_n7172),
    .I1(_n7175),
    .I2(basesoc_sdram_phaseinjector1_status[8]),
    .I3(basesoc_sdram_phaseinjector1_status[0]),
    .I4(_n7178),
    .I5(basesoc_sdram_phaseinjector1_status[16]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT112_8105 )
  );
  LUT6 #(
    .INIT ( 64'hFBEAEAEA51404040 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT223  (
    .I0(_n7172),
    .I1(_n7175),
    .I2(basesoc_sdram_phaseinjector1_status[9]),
    .I3(basesoc_sdram_phaseinjector1_status[1]),
    .I4(_n7178),
    .I5(basesoc_sdram_phaseinjector1_status[17]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT222_8114 )
  );
  LUT6 #(
    .INIT ( 64'hCCF0CCF0CCAACC00 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT327  (
    .I0(basesoc_sdram_phaseinjector0_status[26]),
    .I1(basesoc_sdram_phaseinjector0_wrdata_storage_full_10_1723),
    .I2(basesoc_sdram_phaseinjector0_wrdata_storage_full[2]),
    .I3(_n7124),
    .I4(_n7130),
    .I5(_n7127),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT326_8183 )
  );
  LUT6 #(
    .INIT ( 64'hCCF0CCF0CCAACC00 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT427  (
    .I0(basesoc_sdram_phaseinjector0_status[27]),
    .I1(basesoc_sdram_phaseinjector0_wrdata_storage_full_11_1722),
    .I2(basesoc_sdram_phaseinjector0_wrdata_storage_full[3]),
    .I3(_n7124),
    .I4(_n7130),
    .I5(_n7127),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT426_8194 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAF0F0AAAACC00 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT325  (
    .I0(basesoc_sdram_phaseinjector1_status[18]),
    .I1(basesoc_sdram_phaseinjector1_status[2]),
    .I2(basesoc_sdram_phaseinjector1_status[10]),
    .I3(_n7178),
    .I4(_n7172),
    .I5(_n7175),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT324_8181 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAF0F0AAAACC00 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT425  (
    .I0(basesoc_sdram_phaseinjector1_status[19]),
    .I1(basesoc_sdram_phaseinjector1_status[3]),
    .I2(basesoc_sdram_phaseinjector1_status[11]),
    .I3(_n7178),
    .I4(_n7172),
    .I5(_n7175),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT424_8192 )
  );
  LUT6 #(
    .INIT ( 64'h01115555ABBBFFFF ))
  ddrphy_drive_dq_n01 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(N891),
    .I2(_n71451_FRB_2353),
    .I3(basesoc_sdram_phaseinjector1_command_storage_full[4]),
    .I4(basesoc_csrbankarray_csrbank3_sel_basesoc_csrbankarray_interface3_bank_bus_we_AND_388_o),
    .I5(basesoc_sdram_dfi_p1_wrdata_en),
    .O(ddrphy_drive_dq_n0)
  );
  LUT6 #(
    .INIT ( 64'h5555555555555554 ))
  \Mcount_basesoc_sdram_timer_count_lut<2>  (
    .I0(basesoc_sdram_timer_count[2]),
    .I1(basesoc_sdram_timer_count[0]),
    .I2(basesoc_sdram_timer_count[1]),
    .I3(basesoc_sdram_timer_count[7]),
    .I4(basesoc_sdram_timer_count[6]),
    .I5(N819),
    .O(Mcount_basesoc_sdram_timer_count_lut[2])
  );
  LUT6 #(
    .INIT ( 64'hAAAAABAA55555555 ))
  \Mcount_basesoc_uart_rx_fifo_level0_lut<3>1  (
    .I0(basesoc_uart_rx_fifo_level0[3]),
    .I1(basesoc_uart_rx_fifo_level0[1]),
    .I2(basesoc_uart_rx_fifo_level0[2]),
    .I3(basesoc_uart_rx_fifo_level0[4]),
    .I4(basesoc_uart_rx_fifo_level0[0]),
    .I5(basesoc_uart_phy_source_valid_657),
    .O(Mcount_basesoc_uart_rx_fifo_level0_lut[3])
  );
  LUT6 #(
    .INIT ( 64'h7FFFFFFFFFFFFFFF ))
  basesoc_timer0_zero_trigger1 (
    .I0(basesoc_timer0_zero_trigger_INV_217_o_16[31]),
    .I1(\basesoc_timer0_zero_trigger_INV_217_o<31>1_8025 ),
    .I2(\basesoc_timer0_zero_trigger_INV_217_o<31>2_8026 ),
    .I3(\basesoc_timer0_zero_trigger_INV_217_o<31>3_8027 ),
    .I4(\basesoc_timer0_zero_trigger_INV_217_o<31>4_8028 ),
    .I5(\basesoc_timer0_zero_trigger_INV_217_o<31>5_8029 ),
    .O(basesoc_timer0_zero_trigger)
  );
  LUT6 #(
    .INIT ( 64'h1000000000000000 ))
  \_n7187<5>1  (
    .I0(basesoc_interface_adr_1_1_10312),
    .I1(basesoc_interface_adr_5_1_10322),
    .I2(basesoc_interface_adr_4_1_10321),
    .I3(basesoc_interface_adr_3_1_10319),
    .I4(basesoc_interface_adr_2_1_10318),
    .I5(basesoc_interface_adr_0_1_10317),
    .O(_n7187)
  );
  LUT6 #(
    .INIT ( 64'h0000000400000000 ))
  _n71271 (
    .I0(basesoc_interface_adr_1_2_10316),
    .I1(basesoc_interface_adr_0_1_10317),
    .I2(basesoc_interface_adr_2_1_10318),
    .I3(\basesoc_interface_adr[5] ),
    .I4(\basesoc_interface_adr[4] ),
    .I5(\basesoc_interface_adr[3] ),
    .O(_n7127)
  );
  LUT6 #(
    .INIT ( 64'h0100000000000000 ))
  \_n7139<5>2  (
    .I0(basesoc_interface_adr_1_1_10312),
    .I1(basesoc_interface_adr_5_1_10322),
    .I2(basesoc_interface_adr_4_1_10321),
    .I3(basesoc_interface_adr_3_1_10319),
    .I4(basesoc_interface_adr_2_1_10318),
    .I5(basesoc_interface_adr_0_1_10317),
    .O(_n7139)
  );
  LUT6 #(
    .INIT ( 64'h0000004000000000 ))
  \_n7175<5>1  (
    .I0(\basesoc_interface_adr[5] ),
    .I1(\basesoc_interface_adr[4] ),
    .I2(\basesoc_interface_adr[3] ),
    .I3(\basesoc_interface_adr[2] ),
    .I4(\basesoc_interface_adr[1] ),
    .I5(\basesoc_interface_adr[0] ),
    .O(_n7175)
  );
  LUT6 #(
    .INIT ( 64'h0000001000000000 ))
  _n71512 (
    .I0(basesoc_interface_adr_1_2_10316),
    .I1(\basesoc_interface_adr[5] ),
    .I2(\basesoc_interface_adr[4] ),
    .I3(\basesoc_interface_adr[3] ),
    .I4(\basesoc_interface_adr[2] ),
    .I5(\basesoc_interface_adr[0] ),
    .O(_n7151)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF00020000 ))
  \picorv32/resetn_01  (
    .I0(basesoc_csrbankarray_csrbank1_sel),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[2] ),
    .I3(\basesoc_interface_adr[0] ),
    .I4(N911),
    .I5(sys_rst),
    .O(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFF7FFFFFFFFF ))
  _n5975_inv1 (
    .I0(user_btn1_IBUF_12),
    .I1(\waittimer1_done<19>2_8011 ),
    .I2(waittimer1_done_12[19]),
    .I3(waittimer1_count[19]),
    .I4(waittimer1_count[18]),
    .I5(\waittimer1_done<19>1_8010 ),
    .O(_n5975_inv)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFF7FFFFFFFFF ))
  _n5972_inv1 (
    .I0(user_btn0_IBUF_11),
    .I1(\waittimer0_done<19>2_8008 ),
    .I2(waittimer0_done_11[19]),
    .I3(waittimer0_count[19]),
    .I4(waittimer0_count[18]),
    .I5(\waittimer0_done<19>1_8007 ),
    .O(_n5972_inv)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFF7FFFFFFFFF ))
  _n5984_inv1 (
    .I0(user_btn4_IBUF_15),
    .I1(\waittimer4_done<19>2_8020 ),
    .I2(waittimer4_done_15[19]),
    .I3(waittimer4_count[19]),
    .I4(waittimer4_count[18]),
    .I5(\waittimer4_done<19>1_8019 ),
    .O(_n5984_inv)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFF7FFFFFFFFF ))
  _n5978_inv1 (
    .I0(user_btn2_IBUF_13),
    .I1(\waittimer2_done<19>2_8014 ),
    .I2(waittimer2_done_13[19]),
    .I3(waittimer2_count[19]),
    .I4(waittimer2_count[18]),
    .I5(\waittimer2_done<19>1_8013 ),
    .O(_n5978_inv)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFF7FFFFFFFFF ))
  _n5981_inv1 (
    .I0(user_btn3_IBUF_14),
    .I1(\waittimer3_done<19>2_8017 ),
    .I2(waittimer3_done_14[19]),
    .I3(waittimer3_count[19]),
    .I4(waittimer3_count[18]),
    .I5(\waittimer3_done<19>1_8016 ),
    .O(_n5981_inv)
  );
  LUT5 #(
    .INIT ( 32'hFDFFFFFF ))
  eventsourceprocess0_trigger1 (
    .I0(\waittimer0_done<19>2_8008 ),
    .I1(waittimer0_count[18]),
    .I2(waittimer0_count[19]),
    .I3(waittimer0_done_11[19]),
    .I4(\waittimer0_done<19>1_8007 ),
    .O(eventsourceprocess0_trigger)
  );
  LUT5 #(
    .INIT ( 32'hFDFFFFFF ))
  eventsourceprocess1_trigger1 (
    .I0(\waittimer1_done<19>2_8011 ),
    .I1(waittimer1_count[18]),
    .I2(waittimer1_count[19]),
    .I3(waittimer1_done_12[19]),
    .I4(\waittimer1_done<19>1_8010 ),
    .O(eventsourceprocess1_trigger)
  );
  LUT5 #(
    .INIT ( 32'hFDFFFFFF ))
  eventsourceprocess2_trigger1 (
    .I0(\waittimer2_done<19>2_8014 ),
    .I1(waittimer2_count[18]),
    .I2(waittimer2_count[19]),
    .I3(waittimer2_done_13[19]),
    .I4(\waittimer2_done<19>1_8013 ),
    .O(eventsourceprocess2_trigger)
  );
  LUT5 #(
    .INIT ( 32'hFDFFFFFF ))
  eventsourceprocess3_trigger1 (
    .I0(\waittimer3_done<19>2_8017 ),
    .I1(waittimer3_count[18]),
    .I2(waittimer3_count[19]),
    .I3(waittimer3_done_14[19]),
    .I4(\waittimer3_done<19>1_8016 ),
    .O(eventsourceprocess3_trigger)
  );
  LUT5 #(
    .INIT ( 32'hFDFFFFFF ))
  eventsourceprocess4_trigger1 (
    .I0(\waittimer4_done<19>2_8020 ),
    .I1(waittimer4_count[18]),
    .I2(waittimer4_count[19]),
    .I3(waittimer4_done_15[19]),
    .I4(\waittimer4_done<19>1_8019 ),
    .O(eventsourceprocess4_trigger)
  );
  LUT6 #(
    .INIT ( 64'h6AAAAAAAAAAAAAAA ))
  \Mcount_dna_cnt_xor<5>11  (
    .I0(dna_cnt[5]),
    .I1(dna_cnt[4]),
    .I2(dna_cnt[3]),
    .I3(dna_cnt[2]),
    .I4(dna_cnt[1]),
    .I5(dna_cnt[0]),
    .O(\Result<5>2 )
  );
  LUT5 #(
    .INIT ( 32'h00000002 ))
  \basesoc_csrbankarray_csrbank3_sel<13>1  (
    .I0(\basesoc_interface_adr[12] ),
    .I1(\basesoc_interface_adr[13] ),
    .I2(\basesoc_interface_adr[11] ),
    .I3(\basesoc_interface_adr[9] ),
    .I4(\basesoc_interface_adr[10] ),
    .O(basesoc_csrbankarray_csrbank3_sel)
  );
  LUT5 #(
    .INIT ( 32'h00000010 ))
  _n712411 (
    .I0(basesoc_interface_adr_1_2_10316),
    .I1(\basesoc_interface_adr[5] ),
    .I2(\basesoc_interface_adr[3] ),
    .I3(\basesoc_interface_adr[2] ),
    .I4(\basesoc_interface_adr[0] ),
    .O(_n71241)
  );
  LUT5 #(
    .INIT ( 32'h00000001 ))
  \basesoc_csrbankarray_csrbank1_sel<13>1  (
    .I0(basesoc_interface_adr_10_1_10324),
    .I1(\basesoc_interface_adr[9] ),
    .I2(\basesoc_interface_adr[11] ),
    .I3(\basesoc_interface_adr[13] ),
    .I4(\basesoc_interface_adr[12] ),
    .O(basesoc_csrbankarray_csrbank1_sel)
  );
  LUT5 #(
    .INIT ( 32'h00000002 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT1211  (
    .I0(\basesoc_interface_adr[4] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[0] ),
    .I3(\basesoc_interface_adr[2] ),
    .I4(\basesoc_interface_adr[3] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT121 )
  );
  LUT6 #(
    .INIT ( 64'h0000000800080000 ))
  basesoc_sram_bus_cyc_basesoc_sram_bus_stb_AND_590_o1 (
    .I0(\picorv32/mem_valid ),
    .I1(\picorv32/mem_addr [28]),
    .I2(\picorv32/mem_addr [30]),
    .I3(\picorv32/mem_addr [29]),
    .I4(basesoc_grant_1650),
    .I5(\picorv32/mem_instr_432 ),
    .O(basesoc_sram_bus_cyc_basesoc_sram_bus_stb_AND_590_o)
  );
  LUT4 #(
    .INIT ( 16'hAE04 ))
  _n5537_inv1 (
    .I0(basesoc_uart_phy_rx_busy_192),
    .I1(basesoc_uart_phy_rx_r_135),
    .I2(xilinxmultiregimpl0_regs1_29),
    .I3(basesoc_uart_phy_uart_clk_rxen_690),
    .O(_n5537_inv)
  );
  LUT5 #(
    .INIT ( 32'hABAAA8AA ))
  \Mmux_basesoc_uart_phy_tx_reg[7]_basesoc_uart_phy_sink_payload_data[7]_mux_1074_OUT71  (
    .I0(basesoc_uart_phy_tx_reg[7]),
    .I1(basesoc_uart_phy_tx_busy_1619),
    .I2(basesoc_uart_phy_sink_ready_623),
    .I3(basesoc_uart_tx_fifo_readable_1623),
    .I4(memdat_1[6]),
    .O(\basesoc_uart_phy_tx_reg[7]_basesoc_uart_phy_sink_payload_data[7]_mux_1074_OUT<6> )
  );
  LUT5 #(
    .INIT ( 32'hABAAA8AA ))
  \Mmux_basesoc_uart_phy_tx_reg[7]_basesoc_uart_phy_sink_payload_data[7]_mux_1074_OUT61  (
    .I0(basesoc_uart_phy_tx_reg[6]),
    .I1(basesoc_uart_phy_tx_busy_1619),
    .I2(basesoc_uart_phy_sink_ready_623),
    .I3(basesoc_uart_tx_fifo_readable_1623),
    .I4(memdat_1[5]),
    .O(\basesoc_uart_phy_tx_reg[7]_basesoc_uart_phy_sink_payload_data[7]_mux_1074_OUT<5> )
  );
  LUT5 #(
    .INIT ( 32'hABAAA8AA ))
  \Mmux_basesoc_uart_phy_tx_reg[7]_basesoc_uart_phy_sink_payload_data[7]_mux_1074_OUT51  (
    .I0(basesoc_uart_phy_tx_reg[5]),
    .I1(basesoc_uart_phy_tx_busy_1619),
    .I2(basesoc_uart_phy_sink_ready_623),
    .I3(basesoc_uart_tx_fifo_readable_1623),
    .I4(memdat_1[4]),
    .O(\basesoc_uart_phy_tx_reg[7]_basesoc_uart_phy_sink_payload_data[7]_mux_1074_OUT<4> )
  );
  LUT5 #(
    .INIT ( 32'hABAAA8AA ))
  \Mmux_basesoc_uart_phy_tx_reg[7]_basesoc_uart_phy_sink_payload_data[7]_mux_1074_OUT41  (
    .I0(basesoc_uart_phy_tx_reg[4]),
    .I1(basesoc_uart_phy_tx_busy_1619),
    .I2(basesoc_uart_phy_sink_ready_623),
    .I3(basesoc_uart_tx_fifo_readable_1623),
    .I4(memdat_1[3]),
    .O(\basesoc_uart_phy_tx_reg[7]_basesoc_uart_phy_sink_payload_data[7]_mux_1074_OUT<3> )
  );
  LUT5 #(
    .INIT ( 32'hABAAA8AA ))
  \Mmux_basesoc_uart_phy_tx_reg[7]_basesoc_uart_phy_sink_payload_data[7]_mux_1074_OUT31  (
    .I0(basesoc_uart_phy_tx_reg[3]),
    .I1(basesoc_uart_phy_tx_busy_1619),
    .I2(basesoc_uart_phy_sink_ready_623),
    .I3(basesoc_uart_tx_fifo_readable_1623),
    .I4(memdat_1[2]),
    .O(\basesoc_uart_phy_tx_reg[7]_basesoc_uart_phy_sink_payload_data[7]_mux_1074_OUT<2> )
  );
  LUT5 #(
    .INIT ( 32'hABAAA8AA ))
  \Mmux_basesoc_uart_phy_tx_reg[7]_basesoc_uart_phy_sink_payload_data[7]_mux_1074_OUT21  (
    .I0(basesoc_uart_phy_tx_reg[2]),
    .I1(basesoc_uart_phy_tx_busy_1619),
    .I2(basesoc_uart_phy_sink_ready_623),
    .I3(basesoc_uart_tx_fifo_readable_1623),
    .I4(memdat_1[1]),
    .O(\basesoc_uart_phy_tx_reg[7]_basesoc_uart_phy_sink_payload_data[7]_mux_1074_OUT<1> )
  );
  LUT5 #(
    .INIT ( 32'hABAAA8AA ))
  \Mmux_basesoc_uart_phy_tx_reg[7]_basesoc_uart_phy_sink_payload_data[7]_mux_1074_OUT11  (
    .I0(basesoc_uart_phy_tx_reg[1]),
    .I1(basesoc_uart_phy_tx_busy_1619),
    .I2(basesoc_uart_phy_sink_ready_623),
    .I3(basesoc_uart_tx_fifo_readable_1623),
    .I4(memdat_1[0]),
    .O(\basesoc_uart_phy_tx_reg[7]_basesoc_uart_phy_sink_payload_data[7]_mux_1074_OUT<0> )
  );
  LUT5 #(
    .INIT ( 32'h00FDFD00 ))
  \Mcount_basesoc_uart_phy_tx_bitcount_xor<1>11  (
    .I0(basesoc_uart_tx_fifo_readable_1623),
    .I1(basesoc_uart_phy_sink_ready_623),
    .I2(basesoc_uart_phy_tx_busy_1619),
    .I3(basesoc_uart_phy_tx_bitcount[0]),
    .I4(basesoc_uart_phy_tx_bitcount[1]),
    .O(Mcount_basesoc_uart_phy_tx_bitcount1)
  );
  LUT6 #(
    .INIT ( 64'hFFFFAAA8AAA8AAA8 ))
  \picorv32/PWR_10_o_decoded_imm_uj[31]_select_280_OUT<0>1  (
    .I0(\picorv32/mem_rdata_q [20]),
    .I1(\picorv32/is_lb_lh_lw_lbu_lhu ),
    .I2(\picorv32/is_alu_reg_imm ),
    .I3(\picorv32/instr_jalr_6083 ),
    .I4(\picorv32/mem_rdata_q [7]),
    .I5(\picorv32/is_sb_sh_sw ),
    .O(\picorv32/PWR_10_o_decoded_imm_uj[31]_select_280_OUT<0> )
  );
  LUT5 #(
    .INIT ( 32'hAAABAAA8 ))
  \picorv32/pcpi_mul/Mmux_n0151110  (
    .I0(\picorv32/pcpi_mul/rd [32]),
    .I1(\picorv32/pcpi_mul/instr_mulhsu_7076 ),
    .I2(\picorv32/pcpi_mul/instr_mulhu_7075 ),
    .I3(\picorv32/pcpi_mul/instr_mulh_7077 ),
    .I4(\picorv32/pcpi_mul/rd [0]),
    .O(\picorv32/pcpi_mul/n0151 [0])
  );
  LUT5 #(
    .INIT ( 32'hAAABAAA8 ))
  \picorv32/pcpi_mul/Mmux_n0151210  (
    .I0(\picorv32/pcpi_mul/rd [42]),
    .I1(\picorv32/pcpi_mul/instr_mulhsu_7076 ),
    .I2(\picorv32/pcpi_mul/instr_mulhu_7075 ),
    .I3(\picorv32/pcpi_mul/instr_mulh_7077 ),
    .I4(\picorv32/pcpi_mul/rd [10]),
    .O(\picorv32/pcpi_mul/n0151 [10])
  );
  LUT5 #(
    .INIT ( 32'hAAABAAA8 ))
  \picorv32/pcpi_mul/Mmux_n015133  (
    .I0(\picorv32/pcpi_mul/rd [43]),
    .I1(\picorv32/pcpi_mul/instr_mulhsu_7076 ),
    .I2(\picorv32/pcpi_mul/instr_mulhu_7075 ),
    .I3(\picorv32/pcpi_mul/instr_mulh_7077 ),
    .I4(\picorv32/pcpi_mul/rd [11]),
    .O(\picorv32/pcpi_mul/n0151 [11])
  );
  LUT5 #(
    .INIT ( 32'hAAABAAA8 ))
  \picorv32/pcpi_mul/Mmux_n015141  (
    .I0(\picorv32/pcpi_mul/rd [44]),
    .I1(\picorv32/pcpi_mul/instr_mulhsu_7076 ),
    .I2(\picorv32/pcpi_mul/instr_mulhu_7075 ),
    .I3(\picorv32/pcpi_mul/instr_mulh_7077 ),
    .I4(\picorv32/pcpi_mul/rd [12]),
    .O(\picorv32/pcpi_mul/n0151 [12])
  );
  LUT5 #(
    .INIT ( 32'hAAABAAA8 ))
  \picorv32/pcpi_mul/Mmux_n015151  (
    .I0(\picorv32/pcpi_mul/rd [45]),
    .I1(\picorv32/pcpi_mul/instr_mulhsu_7076 ),
    .I2(\picorv32/pcpi_mul/instr_mulhu_7075 ),
    .I3(\picorv32/pcpi_mul/instr_mulh_7077 ),
    .I4(\picorv32/pcpi_mul/rd [13]),
    .O(\picorv32/pcpi_mul/n0151 [13])
  );
  LUT5 #(
    .INIT ( 32'hAAABAAA8 ))
  \picorv32/pcpi_mul/Mmux_n015161  (
    .I0(\picorv32/pcpi_mul/rd [46]),
    .I1(\picorv32/pcpi_mul/instr_mulhsu_7076 ),
    .I2(\picorv32/pcpi_mul/instr_mulhu_7075 ),
    .I3(\picorv32/pcpi_mul/instr_mulh_7077 ),
    .I4(\picorv32/pcpi_mul/rd [14]),
    .O(\picorv32/pcpi_mul/n0151 [14])
  );
  LUT5 #(
    .INIT ( 32'hAAABAAA8 ))
  \picorv32/pcpi_mul/Mmux_n015171  (
    .I0(\picorv32/pcpi_mul/rd [47]),
    .I1(\picorv32/pcpi_mul/instr_mulhsu_7076 ),
    .I2(\picorv32/pcpi_mul/instr_mulhu_7075 ),
    .I3(\picorv32/pcpi_mul/instr_mulh_7077 ),
    .I4(\picorv32/pcpi_mul/rd [15]),
    .O(\picorv32/pcpi_mul/n0151 [15])
  );
  LUT5 #(
    .INIT ( 32'hAAABAAA8 ))
  \picorv32/pcpi_mul/Mmux_n015181  (
    .I0(\picorv32/pcpi_mul/rd [48]),
    .I1(\picorv32/pcpi_mul/instr_mulhsu_7076 ),
    .I2(\picorv32/pcpi_mul/instr_mulhu_7075 ),
    .I3(\picorv32/pcpi_mul/instr_mulh_7077 ),
    .I4(\picorv32/pcpi_mul/rd [16]),
    .O(\picorv32/pcpi_mul/n0151 [16])
  );
  LUT5 #(
    .INIT ( 32'hAAABAAA8 ))
  \picorv32/pcpi_mul/Mmux_n015191  (
    .I0(\picorv32/pcpi_mul/rd [49]),
    .I1(\picorv32/pcpi_mul/instr_mulhsu_7076 ),
    .I2(\picorv32/pcpi_mul/instr_mulhu_7075 ),
    .I3(\picorv32/pcpi_mul/instr_mulh_7077 ),
    .I4(\picorv32/pcpi_mul/rd [17]),
    .O(\picorv32/pcpi_mul/n0151 [17])
  );
  LUT5 #(
    .INIT ( 32'hAAABAAA8 ))
  \picorv32/pcpi_mul/Mmux_n0151101  (
    .I0(\picorv32/pcpi_mul/rd [50]),
    .I1(\picorv32/pcpi_mul/instr_mulhsu_7076 ),
    .I2(\picorv32/pcpi_mul/instr_mulhu_7075 ),
    .I3(\picorv32/pcpi_mul/instr_mulh_7077 ),
    .I4(\picorv32/pcpi_mul/rd [18]),
    .O(\picorv32/pcpi_mul/n0151 [18])
  );
  LUT5 #(
    .INIT ( 32'hAAABAAA8 ))
  \picorv32/pcpi_mul/Mmux_n0151111  (
    .I0(\picorv32/pcpi_mul/rd [51]),
    .I1(\picorv32/pcpi_mul/instr_mulhsu_7076 ),
    .I2(\picorv32/pcpi_mul/instr_mulhu_7075 ),
    .I3(\picorv32/pcpi_mul/instr_mulh_7077 ),
    .I4(\picorv32/pcpi_mul/rd [19]),
    .O(\picorv32/pcpi_mul/n0151 [19])
  );
  LUT5 #(
    .INIT ( 32'hAAABAAA8 ))
  \picorv32/pcpi_mul/Mmux_n0151121  (
    .I0(\picorv32/pcpi_mul/rd [33]),
    .I1(\picorv32/pcpi_mul/instr_mulhsu_7076 ),
    .I2(\picorv32/pcpi_mul/instr_mulhu_7075 ),
    .I3(\picorv32/pcpi_mul/instr_mulh_7077 ),
    .I4(\picorv32/pcpi_mul/rd [1]),
    .O(\picorv32/pcpi_mul/n0151 [1])
  );
  LUT5 #(
    .INIT ( 32'hAAABAAA8 ))
  \picorv32/pcpi_mul/Mmux_n0151131  (
    .I0(\picorv32/pcpi_mul/rd [52]),
    .I1(\picorv32/pcpi_mul/instr_mulhsu_7076 ),
    .I2(\picorv32/pcpi_mul/instr_mulhu_7075 ),
    .I3(\picorv32/pcpi_mul/instr_mulh_7077 ),
    .I4(\picorv32/pcpi_mul/rd [20]),
    .O(\picorv32/pcpi_mul/n0151 [20])
  );
  LUT5 #(
    .INIT ( 32'hAAABAAA8 ))
  \picorv32/pcpi_mul/Mmux_n0151141  (
    .I0(\picorv32/pcpi_mul/rd [53]),
    .I1(\picorv32/pcpi_mul/instr_mulhsu_7076 ),
    .I2(\picorv32/pcpi_mul/instr_mulhu_7075 ),
    .I3(\picorv32/pcpi_mul/instr_mulh_7077 ),
    .I4(\picorv32/pcpi_mul/rd [21]),
    .O(\picorv32/pcpi_mul/n0151 [21])
  );
  LUT5 #(
    .INIT ( 32'hAAABAAA8 ))
  \picorv32/pcpi_mul/Mmux_n0151151  (
    .I0(\picorv32/pcpi_mul/rd [54]),
    .I1(\picorv32/pcpi_mul/instr_mulhsu_7076 ),
    .I2(\picorv32/pcpi_mul/instr_mulhu_7075 ),
    .I3(\picorv32/pcpi_mul/instr_mulh_7077 ),
    .I4(\picorv32/pcpi_mul/rd [22]),
    .O(\picorv32/pcpi_mul/n0151 [22])
  );
  LUT5 #(
    .INIT ( 32'hAAABAAA8 ))
  \picorv32/pcpi_mul/Mmux_n0151161  (
    .I0(\picorv32/pcpi_mul/rd [55]),
    .I1(\picorv32/pcpi_mul/instr_mulhsu_7076 ),
    .I2(\picorv32/pcpi_mul/instr_mulhu_7075 ),
    .I3(\picorv32/pcpi_mul/instr_mulh_7077 ),
    .I4(\picorv32/pcpi_mul/rd [23]),
    .O(\picorv32/pcpi_mul/n0151 [23])
  );
  LUT5 #(
    .INIT ( 32'hAAABAAA8 ))
  \picorv32/pcpi_mul/Mmux_n0151171  (
    .I0(\picorv32/pcpi_mul/rd [56]),
    .I1(\picorv32/pcpi_mul/instr_mulhsu_7076 ),
    .I2(\picorv32/pcpi_mul/instr_mulhu_7075 ),
    .I3(\picorv32/pcpi_mul/instr_mulh_7077 ),
    .I4(\picorv32/pcpi_mul/rd [24]),
    .O(\picorv32/pcpi_mul/n0151 [24])
  );
  LUT5 #(
    .INIT ( 32'hAAABAAA8 ))
  \picorv32/pcpi_mul/Mmux_n0151181  (
    .I0(\picorv32/pcpi_mul/rd [57]),
    .I1(\picorv32/pcpi_mul/instr_mulhsu_7076 ),
    .I2(\picorv32/pcpi_mul/instr_mulhu_7075 ),
    .I3(\picorv32/pcpi_mul/instr_mulh_7077 ),
    .I4(\picorv32/pcpi_mul/rd [25]),
    .O(\picorv32/pcpi_mul/n0151 [25])
  );
  LUT5 #(
    .INIT ( 32'hAAABAAA8 ))
  \picorv32/pcpi_mul/Mmux_n0151191  (
    .I0(\picorv32/pcpi_mul/rd [58]),
    .I1(\picorv32/pcpi_mul/instr_mulhsu_7076 ),
    .I2(\picorv32/pcpi_mul/instr_mulhu_7075 ),
    .I3(\picorv32/pcpi_mul/instr_mulh_7077 ),
    .I4(\picorv32/pcpi_mul/rd [26]),
    .O(\picorv32/pcpi_mul/n0151 [26])
  );
  LUT5 #(
    .INIT ( 32'hAAABAAA8 ))
  \picorv32/pcpi_mul/Mmux_n0151201  (
    .I0(\picorv32/pcpi_mul/rd [59]),
    .I1(\picorv32/pcpi_mul/instr_mulhsu_7076 ),
    .I2(\picorv32/pcpi_mul/instr_mulhu_7075 ),
    .I3(\picorv32/pcpi_mul/instr_mulh_7077 ),
    .I4(\picorv32/pcpi_mul/rd [27]),
    .O(\picorv32/pcpi_mul/n0151 [27])
  );
  LUT5 #(
    .INIT ( 32'hAAABAAA8 ))
  \picorv32/pcpi_mul/Mmux_n0151211  (
    .I0(\picorv32/pcpi_mul/rd [60]),
    .I1(\picorv32/pcpi_mul/instr_mulhsu_7076 ),
    .I2(\picorv32/pcpi_mul/instr_mulhu_7075 ),
    .I3(\picorv32/pcpi_mul/instr_mulh_7077 ),
    .I4(\picorv32/pcpi_mul/rd [28]),
    .O(\picorv32/pcpi_mul/n0151 [28])
  );
  LUT5 #(
    .INIT ( 32'hAAABAAA8 ))
  \picorv32/pcpi_mul/Mmux_n0151221  (
    .I0(\picorv32/pcpi_mul/rd [61]),
    .I1(\picorv32/pcpi_mul/instr_mulhsu_7076 ),
    .I2(\picorv32/pcpi_mul/instr_mulhu_7075 ),
    .I3(\picorv32/pcpi_mul/instr_mulh_7077 ),
    .I4(\picorv32/pcpi_mul/rd [29]),
    .O(\picorv32/pcpi_mul/n0151 [29])
  );
  LUT5 #(
    .INIT ( 32'hAAABAAA8 ))
  \picorv32/pcpi_mul/Mmux_n0151231  (
    .I0(\picorv32/pcpi_mul/rd [34]),
    .I1(\picorv32/pcpi_mul/instr_mulhsu_7076 ),
    .I2(\picorv32/pcpi_mul/instr_mulhu_7075 ),
    .I3(\picorv32/pcpi_mul/instr_mulh_7077 ),
    .I4(\picorv32/pcpi_mul/rd [2]),
    .O(\picorv32/pcpi_mul/n0151 [2])
  );
  LUT5 #(
    .INIT ( 32'hAAABAAA8 ))
  \picorv32/pcpi_mul/Mmux_n0151241  (
    .I0(\picorv32/pcpi_mul/rd [62]),
    .I1(\picorv32/pcpi_mul/instr_mulhsu_7076 ),
    .I2(\picorv32/pcpi_mul/instr_mulhu_7075 ),
    .I3(\picorv32/pcpi_mul/instr_mulh_7077 ),
    .I4(\picorv32/pcpi_mul/rd [30]),
    .O(\picorv32/pcpi_mul/n0151 [30])
  );
  LUT5 #(
    .INIT ( 32'hAAABAAA8 ))
  \picorv32/pcpi_mul/Mmux_n0151251  (
    .I0(\picorv32/pcpi_mul/rd [63]),
    .I1(\picorv32/pcpi_mul/instr_mulhsu_7076 ),
    .I2(\picorv32/pcpi_mul/instr_mulhu_7075 ),
    .I3(\picorv32/pcpi_mul/instr_mulh_7077 ),
    .I4(\picorv32/pcpi_mul/rd [31]),
    .O(\picorv32/pcpi_mul/n0151 [31])
  );
  LUT5 #(
    .INIT ( 32'hAAABAAA8 ))
  \picorv32/pcpi_mul/Mmux_n0151261  (
    .I0(\picorv32/pcpi_mul/rd [35]),
    .I1(\picorv32/pcpi_mul/instr_mulhsu_7076 ),
    .I2(\picorv32/pcpi_mul/instr_mulhu_7075 ),
    .I3(\picorv32/pcpi_mul/instr_mulh_7077 ),
    .I4(\picorv32/pcpi_mul/rd [3]),
    .O(\picorv32/pcpi_mul/n0151 [3])
  );
  LUT5 #(
    .INIT ( 32'hAAABAAA8 ))
  \picorv32/pcpi_mul/Mmux_n0151271  (
    .I0(\picorv32/pcpi_mul/rd [36]),
    .I1(\picorv32/pcpi_mul/instr_mulhsu_7076 ),
    .I2(\picorv32/pcpi_mul/instr_mulhu_7075 ),
    .I3(\picorv32/pcpi_mul/instr_mulh_7077 ),
    .I4(\picorv32/pcpi_mul/rd [4]),
    .O(\picorv32/pcpi_mul/n0151 [4])
  );
  LUT5 #(
    .INIT ( 32'hAAABAAA8 ))
  \picorv32/pcpi_mul/Mmux_n0151281  (
    .I0(\picorv32/pcpi_mul/rd [37]),
    .I1(\picorv32/pcpi_mul/instr_mulhsu_7076 ),
    .I2(\picorv32/pcpi_mul/instr_mulhu_7075 ),
    .I3(\picorv32/pcpi_mul/instr_mulh_7077 ),
    .I4(\picorv32/pcpi_mul/rd [5]),
    .O(\picorv32/pcpi_mul/n0151 [5])
  );
  LUT5 #(
    .INIT ( 32'hAAABAAA8 ))
  \picorv32/pcpi_mul/Mmux_n0151291  (
    .I0(\picorv32/pcpi_mul/rd [38]),
    .I1(\picorv32/pcpi_mul/instr_mulhsu_7076 ),
    .I2(\picorv32/pcpi_mul/instr_mulhu_7075 ),
    .I3(\picorv32/pcpi_mul/instr_mulh_7077 ),
    .I4(\picorv32/pcpi_mul/rd [6]),
    .O(\picorv32/pcpi_mul/n0151 [6])
  );
  LUT5 #(
    .INIT ( 32'hAAABAAA8 ))
  \picorv32/pcpi_mul/Mmux_n0151301  (
    .I0(\picorv32/pcpi_mul/rd [39]),
    .I1(\picorv32/pcpi_mul/instr_mulhsu_7076 ),
    .I2(\picorv32/pcpi_mul/instr_mulhu_7075 ),
    .I3(\picorv32/pcpi_mul/instr_mulh_7077 ),
    .I4(\picorv32/pcpi_mul/rd [7]),
    .O(\picorv32/pcpi_mul/n0151 [7])
  );
  LUT5 #(
    .INIT ( 32'hAAABAAA8 ))
  \picorv32/pcpi_mul/Mmux_n0151311  (
    .I0(\picorv32/pcpi_mul/rd [40]),
    .I1(\picorv32/pcpi_mul/instr_mulhsu_7076 ),
    .I2(\picorv32/pcpi_mul/instr_mulhu_7075 ),
    .I3(\picorv32/pcpi_mul/instr_mulh_7077 ),
    .I4(\picorv32/pcpi_mul/rd [8]),
    .O(\picorv32/pcpi_mul/n0151 [8])
  );
  LUT5 #(
    .INIT ( 32'hAAABAAA8 ))
  \picorv32/pcpi_mul/Mmux_n0151321  (
    .I0(\picorv32/pcpi_mul/rd [41]),
    .I1(\picorv32/pcpi_mul/instr_mulhsu_7076 ),
    .I2(\picorv32/pcpi_mul/instr_mulhu_7075 ),
    .I3(\picorv32/pcpi_mul/instr_mulh_7077 ),
    .I4(\picorv32/pcpi_mul/rd [9]),
    .O(\picorv32/pcpi_mul/n0151 [9])
  );
  LUT6 #(
    .INIT ( 64'h0200000000000000 ))
  Mmux_GND_1_o_GND_1_o_MUX_358_o111 (
    .I0(basesoc_uart_phy_tx_busy_1619),
    .I1(basesoc_uart_phy_tx_bitcount[1]),
    .I2(basesoc_uart_phy_tx_bitcount[2]),
    .I3(basesoc_uart_phy_tx_bitcount[3]),
    .I4(basesoc_uart_phy_uart_clk_txen_656),
    .I5(basesoc_uart_phy_tx_bitcount[0]),
    .O(Mmux_GND_1_o_GND_1_o_MUX_358_o11)
  );
  LUT4 #(
    .INIT ( 16'h4555 ))
  \Mmux_basesoc_sdram_generator_counter[3]_GND_1_o_mux_1175_OUT11  (
    .I0(basesoc_sdram_generator_counter[0]),
    .I1(basesoc_sdram_generator_counter[2]),
    .I2(basesoc_sdram_generator_counter[1]),
    .I3(basesoc_sdram_generator_counter[3]),
    .O(\basesoc_sdram_generator_counter[3]_GND_1_o_mux_1175_OUT<0> )
  );
  LUT6 #(
    .INIT ( 64'hEAEAFBEA40405140 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT322  (
    .I0(_n7103),
    .I1(_n7109),
    .I2(basesoc_sdram_phaseinjector0_address_storage_full_10_1555),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT32 ),
    .I4(_n7115),
    .I5(basesoc_sdram_phaseinjector0_command_storage_full[2]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT321_8178 )
  );
  LUT6 #(
    .INIT ( 64'hEAEAFBEA40405140 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT422  (
    .I0(_n7103),
    .I1(_n7109),
    .I2(basesoc_sdram_phaseinjector0_address_storage_full_11_1554),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT42 ),
    .I4(_n7115),
    .I5(basesoc_sdram_phaseinjector0_command_storage_full[3]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT421_8189 )
  );
  LUT6 #(
    .INIT ( 64'hFB73FBFBFF77FFFF ))
  array_muxed10_INV_284_o_SW0 (
    .I0(multiplexer_state_FSM_FFd3_2742),
    .I1(basesoc_sdram_choose_cmd_cmd_ready),
    .I2(N833),
    .I3(N829),
    .I4(rhs_array_muxed0),
    .I5(rhs_array_muxed6),
    .O(N899)
  );
  LUT6 #(
    .INIT ( 64'hEF4FEFEFFF5FFFFF ))
  array_muxed9_INV_283_o_SW0 (
    .I0(multiplexer_state_FSM_FFd3_2742),
    .I1(N831),
    .I2(basesoc_sdram_choose_cmd_cmd_ready),
    .I3(N827),
    .I4(rhs_array_muxed0),
    .I5(rhs_array_muxed6),
    .O(N903)
  );
  LUT4 #(
    .INIT ( 16'hAE04 ))
  _n5532_inv1 (
    .I0(basesoc_uart_phy_tx_busy_1619),
    .I1(basesoc_uart_tx_fifo_readable_1623),
    .I2(basesoc_uart_phy_sink_ready_623),
    .I3(basesoc_uart_phy_uart_clk_txen_656),
    .O(_n5532_inv)
  );
  LUT4 #(
    .INIT ( 16'h2000 ))
  \picorv32/mem_rdata_latched[6]_mem_rdata_latched[31]_AND_685_o1  (
    .I0(\picorv32/mem_rdata_latched_noshuffle [27]),
    .I1(\picorv32/mem_rdata_latched_noshuffle [26]),
    .I2(\picorv32/mem_rdata_latched[6]_mem_rdata_latched[31]_AND_684_o11_8408 ),
    .I3(\picorv32/mem_rdata_latched[6]_mem_rdata_latched[31]_AND_684_o12_8409 ),
    .O(\picorv32/mem_rdata_latched[6]_mem_rdata_latched[31]_AND_685_o )
  );
  LUT4 #(
    .INIT ( 16'hFFEF ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT787  (
    .I0(basesoc_sdram_bandwidth_nwrites_status[15]),
    .I1(_n7193),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT131 ),
    .I3(_n7112),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT786_8163 )
  );
  LUT6 #(
    .INIT ( 64'h0800080000000800 ))
  Mmux_basesoc_sdram_bankmachine2_cmd_valid1_SW0 (
    .I0(basesoc_sdram_bankmachine2_row_opened_1637),
    .I1(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_we),
    .I2(refresher_state_FSM_FFd2_944),
    .I3(basesoc_sdram_bankmachine2_cmd_buffer_valid_n_1298),
    .I4(refresher_state_FSM_FFd1_945),
    .I5(basesoc_sdram_generator_done_821),
    .O(N883)
  );
  LUT6 #(
    .INIT ( 64'h0800080000000800 ))
  Mmux_basesoc_sdram_bankmachine3_cmd_valid1_SW0 (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_we_1342),
    .I1(basesoc_sdram_bankmachine3_row_opened_1639),
    .I2(refresher_state_FSM_FFd2_944),
    .I3(basesoc_sdram_bankmachine3_cmd_buffer_valid_n_1341),
    .I4(refresher_state_FSM_FFd1_945),
    .I5(basesoc_sdram_generator_done_821),
    .O(N877)
  );
  LUT5 #(
    .INIT ( 32'h44454440 ))
  \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_A11  (
    .I0(\picorv32/pcpi_div/outsign_7907 ),
    .I1(\picorv32/pcpi_div/quotient [0]),
    .I2(\picorv32/pcpi_div/instr_div_7841 ),
    .I3(\picorv32/pcpi_div/instr_divu_7840 ),
    .I4(\picorv32/pcpi_div/dividend [0]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_A<0> )
  );
  LUT5 #(
    .INIT ( 32'h44454440 ))
  \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_A121  (
    .I0(\picorv32/pcpi_div/outsign_7907 ),
    .I1(\picorv32/pcpi_div/quotient [1]),
    .I2(\picorv32/pcpi_div/instr_div_7841 ),
    .I3(\picorv32/pcpi_div/instr_divu_7840 ),
    .I4(\picorv32/pcpi_div/dividend [1]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_A<1> )
  );
  LUT6 #(
    .INIT ( 64'h0800080000000800 ))
  Mmux_basesoc_sdram_bankmachine1_cmd_valid1_SW0 (
    .I0(basesoc_sdram_bankmachine1_row_opened_1635),
    .I1(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_we),
    .I2(refresher_state_FSM_FFd2_944),
    .I3(basesoc_sdram_bankmachine1_cmd_buffer_valid_n_1255),
    .I4(refresher_state_FSM_FFd1_945),
    .I5(basesoc_sdram_generator_done_821),
    .O(N879)
  );
  LUT5 #(
    .INIT ( 32'h44454440 ))
  \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_A231  (
    .I0(\picorv32/pcpi_div/outsign_7907 ),
    .I1(\picorv32/pcpi_div/quotient [2]),
    .I2(\picorv32/pcpi_div/instr_div_7841 ),
    .I3(\picorv32/pcpi_div/instr_divu_7840 ),
    .I4(\picorv32/pcpi_div/dividend [2]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_A<2> )
  );
  LUT5 #(
    .INIT ( 32'h44454440 ))
  \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_A261  (
    .I0(\picorv32/pcpi_div/outsign_7907 ),
    .I1(\picorv32/pcpi_div/quotient [3]),
    .I2(\picorv32/pcpi_div/instr_div_7841 ),
    .I3(\picorv32/pcpi_div/instr_divu_7840 ),
    .I4(\picorv32/pcpi_div/dividend [3]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_A<3> )
  );
  LUT5 #(
    .INIT ( 32'h44454440 ))
  \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_A271  (
    .I0(\picorv32/pcpi_div/outsign_7907 ),
    .I1(\picorv32/pcpi_div/quotient [4]),
    .I2(\picorv32/pcpi_div/instr_div_7841 ),
    .I3(\picorv32/pcpi_div/instr_divu_7840 ),
    .I4(\picorv32/pcpi_div/dividend [4]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_A<4> )
  );
  LUT5 #(
    .INIT ( 32'h54441000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT323  (
    .I0(_n7154),
    .I1(_n7157),
    .I2(_n7160),
    .I3(basesoc_sdram_phaseinjector1_wrdata_storage_full_18_1755),
    .I4(basesoc_sdram_phaseinjector1_wrdata_storage_full_26_1747),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT322_8179 )
  );
  LUT5 #(
    .INIT ( 32'h54441000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT423  (
    .I0(_n7154),
    .I1(_n7157),
    .I2(_n7160),
    .I3(basesoc_sdram_phaseinjector1_wrdata_storage_full_19_1754),
    .I4(basesoc_sdram_phaseinjector1_wrdata_storage_full_27_1746),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT422_8190 )
  );
  LUT5 #(
    .INIT ( 32'h44454440 ))
  \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_A281  (
    .I0(\picorv32/pcpi_div/outsign_7907 ),
    .I1(\picorv32/pcpi_div/quotient [5]),
    .I2(\picorv32/pcpi_div/instr_div_7841 ),
    .I3(\picorv32/pcpi_div/instr_divu_7840 ),
    .I4(\picorv32/pcpi_div/dividend [5]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_A<5> )
  );
  LUT6 #(
    .INIT ( 64'h0800080000000800 ))
  Mmux_basesoc_sdram_bankmachine0_cmd_valid1_SW0 (
    .I0(basesoc_sdram_bankmachine0_row_opened_1633),
    .I1(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_we_1213),
    .I2(refresher_state_FSM_FFd2_944),
    .I3(basesoc_sdram_bankmachine0_cmd_buffer_valid_n_1212),
    .I4(refresher_state_FSM_FFd1_945),
    .I5(basesoc_sdram_generator_done_821),
    .O(N881)
  );
  LUT5 #(
    .INIT ( 32'h44454440 ))
  \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_A291  (
    .I0(\picorv32/pcpi_div/outsign_7907 ),
    .I1(\picorv32/pcpi_div/quotient [6]),
    .I2(\picorv32/pcpi_div/instr_div_7841 ),
    .I3(\picorv32/pcpi_div/instr_divu_7840 ),
    .I4(\picorv32/pcpi_div/dividend [6]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_A<6> )
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_readable1 (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[1]),
    .I1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[2]),
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[0]),
    .I3(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[3]),
    .O(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_do_read1_rstpot)
  );
  LUT5 #(
    .INIT ( 32'h44454440 ))
  \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_A301  (
    .I0(\picorv32/pcpi_div/outsign_7907 ),
    .I1(\picorv32/pcpi_div/quotient [7]),
    .I2(\picorv32/pcpi_div/instr_div_7841 ),
    .I3(\picorv32/pcpi_div/instr_divu_7840 ),
    .I4(\picorv32/pcpi_div/dividend [7]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_A<7> )
  );
  LUT5 #(
    .INIT ( 32'h44454440 ))
  \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_A311  (
    .I0(\picorv32/pcpi_div/outsign_7907 ),
    .I1(\picorv32/pcpi_div/quotient [8]),
    .I2(\picorv32/pcpi_div/instr_div_7841 ),
    .I3(\picorv32/pcpi_div/instr_divu_7840 ),
    .I4(\picorv32/pcpi_div/dividend [8]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_A<8> )
  );
  LUT5 #(
    .INIT ( 32'h44454440 ))
  \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_A321  (
    .I0(\picorv32/pcpi_div/outsign_7907 ),
    .I1(\picorv32/pcpi_div/quotient [9]),
    .I2(\picorv32/pcpi_div/instr_div_7841 ),
    .I3(\picorv32/pcpi_div/instr_divu_7840 ),
    .I4(\picorv32/pcpi_div/dividend [9]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_A<9> )
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_readable1 (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[2]),
    .I1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[0]),
    .I2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[1]),
    .I3(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[3]),
    .O(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_do_read1_rstpot)
  );
  LUT5 #(
    .INIT ( 32'h44454440 ))
  \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_A21  (
    .I0(\picorv32/pcpi_div/outsign_7907 ),
    .I1(\picorv32/pcpi_div/quotient [10]),
    .I2(\picorv32/pcpi_div/instr_div_7841 ),
    .I3(\picorv32/pcpi_div/instr_divu_7840 ),
    .I4(\picorv32/pcpi_div/dividend [10]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_A<10> )
  );
  LUT5 #(
    .INIT ( 32'h44454440 ))
  \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_A33  (
    .I0(\picorv32/pcpi_div/outsign_7907 ),
    .I1(\picorv32/pcpi_div/quotient [11]),
    .I2(\picorv32/pcpi_div/instr_div_7841 ),
    .I3(\picorv32/pcpi_div/instr_divu_7840 ),
    .I4(\picorv32/pcpi_div/dividend [11]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_A<11> )
  );
  LUT5 #(
    .INIT ( 32'h44454440 ))
  \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_A41  (
    .I0(\picorv32/pcpi_div/outsign_7907 ),
    .I1(\picorv32/pcpi_div/quotient [12]),
    .I2(\picorv32/pcpi_div/instr_div_7841 ),
    .I3(\picorv32/pcpi_div/instr_divu_7840 ),
    .I4(\picorv32/pcpi_div/dividend [12]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_A<12> )
  );
  LUT5 #(
    .INIT ( 32'h44454440 ))
  \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_A51  (
    .I0(\picorv32/pcpi_div/outsign_7907 ),
    .I1(\picorv32/pcpi_div/quotient [13]),
    .I2(\picorv32/pcpi_div/instr_div_7841 ),
    .I3(\picorv32/pcpi_div/instr_divu_7840 ),
    .I4(\picorv32/pcpi_div/dividend [13]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_A<13> )
  );
  LUT5 #(
    .INIT ( 32'h44454440 ))
  \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_A61  (
    .I0(\picorv32/pcpi_div/outsign_7907 ),
    .I1(\picorv32/pcpi_div/quotient [14]),
    .I2(\picorv32/pcpi_div/instr_div_7841 ),
    .I3(\picorv32/pcpi_div/instr_divu_7840 ),
    .I4(\picorv32/pcpi_div/dividend [14]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_A<14> )
  );
  LUT5 #(
    .INIT ( 32'h44454440 ))
  \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_A71  (
    .I0(\picorv32/pcpi_div/outsign_7907 ),
    .I1(\picorv32/pcpi_div/quotient [15]),
    .I2(\picorv32/pcpi_div/instr_div_7841 ),
    .I3(\picorv32/pcpi_div/instr_divu_7840 ),
    .I4(\picorv32/pcpi_div/dividend [15]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_A<15> )
  );
  LUT5 #(
    .INIT ( 32'h44454440 ))
  \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_A81  (
    .I0(\picorv32/pcpi_div/outsign_7907 ),
    .I1(\picorv32/pcpi_div/quotient [16]),
    .I2(\picorv32/pcpi_div/instr_div_7841 ),
    .I3(\picorv32/pcpi_div/instr_divu_7840 ),
    .I4(\picorv32/pcpi_div/dividend [16]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_A<16> )
  );
  LUT5 #(
    .INIT ( 32'h44454440 ))
  \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_A91  (
    .I0(\picorv32/pcpi_div/outsign_7907 ),
    .I1(\picorv32/pcpi_div/quotient [17]),
    .I2(\picorv32/pcpi_div/instr_div_7841 ),
    .I3(\picorv32/pcpi_div/instr_divu_7840 ),
    .I4(\picorv32/pcpi_div/dividend [17]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_A<17> )
  );
  LUT5 #(
    .INIT ( 32'h44454440 ))
  \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_A101  (
    .I0(\picorv32/pcpi_div/outsign_7907 ),
    .I1(\picorv32/pcpi_div/quotient [18]),
    .I2(\picorv32/pcpi_div/instr_div_7841 ),
    .I3(\picorv32/pcpi_div/instr_divu_7840 ),
    .I4(\picorv32/pcpi_div/dividend [18]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_A<18> )
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_readable1 (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[2]),
    .I1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[1]),
    .I2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[0]),
    .I3(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[3]),
    .O(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_do_read1_rstpot)
  );
  LUT5 #(
    .INIT ( 32'h44454440 ))
  \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_A111  (
    .I0(\picorv32/pcpi_div/outsign_7907 ),
    .I1(\picorv32/pcpi_div/quotient [19]),
    .I2(\picorv32/pcpi_div/instr_div_7841 ),
    .I3(\picorv32/pcpi_div/instr_divu_7840 ),
    .I4(\picorv32/pcpi_div/dividend [19]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_A<19> )
  );
  LUT5 #(
    .INIT ( 32'h44454440 ))
  \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_A131  (
    .I0(\picorv32/pcpi_div/outsign_7907 ),
    .I1(\picorv32/pcpi_div/quotient [20]),
    .I2(\picorv32/pcpi_div/instr_div_7841 ),
    .I3(\picorv32/pcpi_div/instr_divu_7840 ),
    .I4(\picorv32/pcpi_div/dividend [20]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_A<20> )
  );
  LUT5 #(
    .INIT ( 32'h44454440 ))
  \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_A141  (
    .I0(\picorv32/pcpi_div/outsign_7907 ),
    .I1(\picorv32/pcpi_div/quotient [21]),
    .I2(\picorv32/pcpi_div/instr_div_7841 ),
    .I3(\picorv32/pcpi_div/instr_divu_7840 ),
    .I4(\picorv32/pcpi_div/dividend [21]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_A<21> )
  );
  LUT5 #(
    .INIT ( 32'h44454440 ))
  \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_A151  (
    .I0(\picorv32/pcpi_div/outsign_7907 ),
    .I1(\picorv32/pcpi_div/quotient [22]),
    .I2(\picorv32/pcpi_div/instr_div_7841 ),
    .I3(\picorv32/pcpi_div/instr_divu_7840 ),
    .I4(\picorv32/pcpi_div/dividend [22]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_A<22> )
  );
  LUT5 #(
    .INIT ( 32'h44454440 ))
  \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_A161  (
    .I0(\picorv32/pcpi_div/outsign_7907 ),
    .I1(\picorv32/pcpi_div/quotient [23]),
    .I2(\picorv32/pcpi_div/instr_div_7841 ),
    .I3(\picorv32/pcpi_div/instr_divu_7840 ),
    .I4(\picorv32/pcpi_div/dividend [23]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_A<23> )
  );
  LUT5 #(
    .INIT ( 32'h44454440 ))
  \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_A171  (
    .I0(\picorv32/pcpi_div/outsign_7907 ),
    .I1(\picorv32/pcpi_div/quotient [24]),
    .I2(\picorv32/pcpi_div/instr_div_7841 ),
    .I3(\picorv32/pcpi_div/instr_divu_7840 ),
    .I4(\picorv32/pcpi_div/dividend [24]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_A<24> )
  );
  LUT5 #(
    .INIT ( 32'h44454440 ))
  \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_A181  (
    .I0(\picorv32/pcpi_div/outsign_7907 ),
    .I1(\picorv32/pcpi_div/quotient [25]),
    .I2(\picorv32/pcpi_div/instr_div_7841 ),
    .I3(\picorv32/pcpi_div/instr_divu_7840 ),
    .I4(\picorv32/pcpi_div/dividend [25]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_A<25> )
  );
  LUT5 #(
    .INIT ( 32'h44454440 ))
  \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_A191  (
    .I0(\picorv32/pcpi_div/outsign_7907 ),
    .I1(\picorv32/pcpi_div/quotient [26]),
    .I2(\picorv32/pcpi_div/instr_div_7841 ),
    .I3(\picorv32/pcpi_div/instr_divu_7840 ),
    .I4(\picorv32/pcpi_div/dividend [26]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_A<26> )
  );
  LUT5 #(
    .INIT ( 32'h44454440 ))
  \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_A201  (
    .I0(\picorv32/pcpi_div/outsign_7907 ),
    .I1(\picorv32/pcpi_div/quotient [27]),
    .I2(\picorv32/pcpi_div/instr_div_7841 ),
    .I3(\picorv32/pcpi_div/instr_divu_7840 ),
    .I4(\picorv32/pcpi_div/dividend [27]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_A<27> )
  );
  LUT5 #(
    .INIT ( 32'h44454440 ))
  \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_A211  (
    .I0(\picorv32/pcpi_div/outsign_7907 ),
    .I1(\picorv32/pcpi_div/quotient [28]),
    .I2(\picorv32/pcpi_div/instr_div_7841 ),
    .I3(\picorv32/pcpi_div/instr_divu_7840 ),
    .I4(\picorv32/pcpi_div/dividend [28]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_A<28> )
  );
  LUT5 #(
    .INIT ( 32'h44454440 ))
  \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_A221  (
    .I0(\picorv32/pcpi_div/outsign_7907 ),
    .I1(\picorv32/pcpi_div/quotient [29]),
    .I2(\picorv32/pcpi_div/instr_div_7841 ),
    .I3(\picorv32/pcpi_div/instr_divu_7840 ),
    .I4(\picorv32/pcpi_div/dividend [29]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_A<29> )
  );
  LUT5 #(
    .INIT ( 32'h44454440 ))
  \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_A241  (
    .I0(\picorv32/pcpi_div/outsign_7907 ),
    .I1(\picorv32/pcpi_div/quotient [30]),
    .I2(\picorv32/pcpi_div/instr_div_7841 ),
    .I3(\picorv32/pcpi_div/instr_divu_7840 ),
    .I4(\picorv32/pcpi_div/dividend [30]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_A<30> )
  );
  LUT6 #(
    .INIT ( 64'h0010001000000010 ))
  \bankmachine0_state_FSM_FFd2-In1  (
    .I0(bankmachine0_state_FSM_FFd2_947),
    .I1(bankmachine0_state_FSM_FFd3_948),
    .I2(basesoc_sdram_bankmachine0_cmd_buffer_valid_n_1212),
    .I3(refresher_state_FSM_FFd2_944),
    .I4(refresher_state_FSM_FFd1_945),
    .I5(basesoc_sdram_generator_done_821),
    .O(\bankmachine0_state_FSM_FFd2-In1_8220 )
  );
  LUT6 #(
    .INIT ( 64'h0010001000000010 ))
  \bankmachine1_state_FSM_FFd2-In1  (
    .I0(bankmachine1_state_FSM_FFd2_950),
    .I1(bankmachine1_state_FSM_FFd3_951),
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_valid_n_1255),
    .I3(refresher_state_FSM_FFd2_944),
    .I4(refresher_state_FSM_FFd1_945),
    .I5(basesoc_sdram_generator_done_821),
    .O(\bankmachine1_state_FSM_FFd2-In1_8222 )
  );
  LUT6 #(
    .INIT ( 64'h0010001000000010 ))
  \bankmachine2_state_FSM_FFd2-In1  (
    .I0(bankmachine2_state_FSM_FFd2_953),
    .I1(bankmachine2_state_FSM_FFd3_954),
    .I2(basesoc_sdram_bankmachine2_cmd_buffer_valid_n_1298),
    .I3(refresher_state_FSM_FFd2_944),
    .I4(refresher_state_FSM_FFd1_945),
    .I5(basesoc_sdram_generator_done_821),
    .O(\bankmachine2_state_FSM_FFd2-In1_8224 )
  );
  LUT6 #(
    .INIT ( 64'h0010001000000010 ))
  \bankmachine3_state_FSM_FFd2-In1  (
    .I0(bankmachine3_state_FSM_FFd2_956),
    .I1(bankmachine3_state_FSM_FFd3_957),
    .I2(basesoc_sdram_bankmachine3_cmd_buffer_valid_n_1341),
    .I3(refresher_state_FSM_FFd2_944),
    .I4(refresher_state_FSM_FFd1_945),
    .I5(basesoc_sdram_generator_done_821),
    .O(\bankmachine3_state_FSM_FFd2-In1_8226 )
  );
  LUT6 #(
    .INIT ( 64'h0000000004000000 ))
  basesoc_csrbankarray_csrbank7_tuning_word3_re1 (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_csrbankarray_csrbank1_sel<13>1_4486 ),
    .I2(\basesoc_interface_adr[12] ),
    .I3(\basesoc_interface_adr[10] ),
    .I4(basesoc_interface_we_943),
    .I5(\basesoc_interface_adr[0] ),
    .O(basesoc_csrbankarray_csrbank7_tuning_word3_re)
  );
  LUT6 #(
    .INIT ( 64'h0800000000000000 ))
  basesoc_csrbankarray_csrbank7_tuning_word0_re1 (
    .I0(\basesoc_csrbankarray_csrbank1_sel<13>1_4486 ),
    .I1(\basesoc_interface_adr[0] ),
    .I2(\basesoc_interface_adr[12] ),
    .I3(\basesoc_interface_adr[10] ),
    .I4(\basesoc_interface_adr[1] ),
    .I5(basesoc_interface_we_943),
    .O(basesoc_csrbankarray_csrbank7_tuning_word0_re)
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  \picorv32/_n1416_inv_SW0  (
    .I0(\picorv32/mem_do_prefetch ),
    .I1(\picorv32/mem_do_rinst ),
    .I2(\picorv32/mem_do_rdata ),
    .I3(\picorv32/mem_do_wdata ),
    .O(N921)
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \Mmux_spiflash_sr[31]_spiflash_sr[30]_mux_1142_OUT81  (
    .I0(spiflash_sr[7]),
    .I1(spiflash_clk1_1130),
    .I2(basesoc_sdram_bandwidth_period_731),
    .I3(spiflash_sr[6]),
    .O(\spiflash_sr[31]_spiflash_sr[30]_mux_1142_OUT<7> )
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \Mmux_spiflash_sr[31]_spiflash_sr[30]_mux_1142_OUT71  (
    .I0(spiflash_sr[6]),
    .I1(spiflash_clk1_1130),
    .I2(basesoc_sdram_bandwidth_period_731),
    .I3(spiflash_sr[5]),
    .O(\spiflash_sr[31]_spiflash_sr[30]_mux_1142_OUT<6> )
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \Mmux_spiflash_sr[31]_spiflash_sr[30]_mux_1142_OUT61  (
    .I0(spiflash_sr[5]),
    .I1(spiflash_clk1_1130),
    .I2(basesoc_sdram_bandwidth_period_731),
    .I3(spiflash_sr[4]),
    .O(\spiflash_sr[31]_spiflash_sr[30]_mux_1142_OUT<5> )
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \Mmux_spiflash_sr[31]_spiflash_sr[30]_mux_1142_OUT51  (
    .I0(spiflash_sr[4]),
    .I1(spiflash_clk1_1130),
    .I2(basesoc_sdram_bandwidth_period_731),
    .I3(spiflash_sr[3]),
    .O(\spiflash_sr[31]_spiflash_sr[30]_mux_1142_OUT<4> )
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \Mmux_spiflash_sr[31]_spiflash_sr[30]_mux_1142_OUT41  (
    .I0(spiflash_sr[3]),
    .I1(spiflash_clk1_1130),
    .I2(basesoc_sdram_bandwidth_period_731),
    .I3(spiflash_sr[2]),
    .O(\spiflash_sr[31]_spiflash_sr[30]_mux_1142_OUT<3> )
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \Mmux_spiflash_sr[31]_spiflash_sr[30]_mux_1142_OUT31  (
    .I0(spiflash_sr[2]),
    .I1(spiflash_clk1_1130),
    .I2(basesoc_sdram_bandwidth_period_731),
    .I3(spiflash_sr[1]),
    .O(\spiflash_sr[31]_spiflash_sr[30]_mux_1142_OUT<2> )
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \Mmux_spiflash_sr[31]_spiflash_sr[30]_mux_1142_OUT21  (
    .I0(spiflash_sr[1]),
    .I1(spiflash_clk1_1130),
    .I2(basesoc_sdram_bandwidth_period_731),
    .I3(spiflash_sr[0]),
    .O(\spiflash_sr[31]_spiflash_sr[30]_mux_1142_OUT<1> )
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \Mmux_spiflash_sr[31]_spiflash_sr[30]_mux_1142_OUT11  (
    .I0(spiflash_sr[0]),
    .I1(spiflash_clk1_1130),
    .I2(basesoc_sdram_bandwidth_period_731),
    .I3(spiflash_miso1_28),
    .O(\spiflash_sr[31]_spiflash_sr[30]_mux_1142_OUT<0> )
  );
  LUT4 #(
    .INIT ( 16'h0020 ))
  \Mmux_basesoc_uart_phy_tx_reg[7]_basesoc_uart_phy_sink_payload_data[7]_mux_1074_OUT81  (
    .I0(memdat_1[7]),
    .I1(basesoc_uart_phy_sink_ready_623),
    .I2(basesoc_uart_tx_fifo_readable_1623),
    .I3(basesoc_uart_phy_tx_busy_1619),
    .O(\basesoc_uart_phy_tx_reg[7]_basesoc_uart_phy_sink_payload_data[7]_mux_1074_OUT<7> )
  );
  LUT4 #(
    .INIT ( 16'h5455 ))
  \Mcount_basesoc_uart_phy_tx_bitcount_xor<0>11  (
    .I0(basesoc_uart_phy_tx_bitcount[0]),
    .I1(basesoc_uart_phy_sink_ready_623),
    .I2(basesoc_uart_phy_tx_busy_1619),
    .I3(basesoc_uart_tx_fifo_readable_1623),
    .O(Mcount_basesoc_uart_phy_tx_bitcount)
  );
  LUT4 #(
    .INIT ( 16'h8778 ))
  \picorv32/pcpi_mul/Madd_n0106_Madd_Madd_xor<0>11  (
    .I0(\picorv32/pcpi_mul/rs1 [0]),
    .I1(\picorv32/pcpi_mul/rs2 [60]),
    .I2(\picorv32/pcpi_mul/rd [60]),
    .I3(\picorv32/pcpi_mul/rdx[60] ),
    .O(\picorv32/pcpi_mul/n0106 [0])
  );
  LUT5 #(
    .INIT ( 32'hFFFFFFFE ))
  \picorv32/cpu_state[7]_latched_is_lb_Select_574_o1_SW1  (
    .I0(\picorv32/cpu_state_FSM_FFd2 ),
    .I1(\picorv32/cpu_state_FSM_FFd3 ),
    .I2(\picorv32/cpu_state_FSM_FFd4 ),
    .I3(\picorv32/cpu_state_FSM_FFd5 ),
    .I4(\picorv32/cpu_state_FSM_FFd7_6169 ),
    .O(N1093)
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \Mcount_basesoc_uart_rx_fifo_level0_xor<1>11  (
    .I0(basesoc_uart_rx_fifo_wrport_we),
    .I1(basesoc_uart_rx_fifo_level0[0]),
    .I2(basesoc_uart_rx_fifo_level0[1]),
    .O(\Result<1>8 )
  );
  LUT5 #(
    .INIT ( 32'h59555555 ))
  \Mcount_basesoc_uart_tx_fifo_level0_lut<3>1  (
    .I0(basesoc_uart_tx_fifo_level0[3]),
    .I1(basesoc_csrbankarray_csrbank6_sel),
    .I2(basesoc_uart_tx_trigger),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1325_OUT121 ),
    .I4(basesoc_interface_we_943),
    .O(Mcount_basesoc_uart_tx_fifo_level0_lut[3])
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  basesoc_sdram_max_time1_inv1 (
    .I0(basesoc_sdram_time1[3]),
    .I1(basesoc_sdram_time1[2]),
    .I2(basesoc_sdram_time1[1]),
    .I3(basesoc_sdram_time1[0]),
    .O(basesoc_sdram_max_time1_inv)
  );
  LUT5 #(
    .INIT ( 32'h01000000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT25  (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[3] ),
    .I2(\basesoc_interface_adr[5] ),
    .I3(\basesoc_interface_adr[4] ),
    .I4(\basesoc_interface_adr[2] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT24_8339 )
  );
  LUT4 #(
    .INIT ( 16'h0001 ))
  \picorv32/pcpi_timeout_counter[3]_reduce_nor_372_o1  (
    .I0(\picorv32/pcpi_timeout_counter [3]),
    .I1(\picorv32/pcpi_timeout_counter [2]),
    .I2(\picorv32/pcpi_timeout_counter [1]),
    .I3(\picorv32/pcpi_timeout_counter [0]),
    .O(\picorv32/pcpi_timeout_counter[3]_reduce_nor_372_o )
  );
  LUT4 #(
    .INIT ( 16'hE2AA ))
  \picorv32/Mmux_mem_rdata_latched_noshuffle191  (
    .I0(\picorv32/mem_rdata_q [26]),
    .I1(\picorv32/mem_valid ),
    .I2(basesoc_done_mmx_out2),
    .I3(basesoc_picorv32_mem_ready),
    .O(\picorv32/mem_rdata_latched_noshuffle [26])
  );
  LUT4 #(
    .INIT ( 16'hE2AA ))
  \picorv32/Mmux_mem_rdata_latched_noshuffle41  (
    .I0(\picorv32/mem_rdata_q [12]),
    .I1(\picorv32/mem_valid ),
    .I2(basesoc_done_mmx_out19),
    .I3(basesoc_picorv32_mem_ready),
    .O(\picorv32/mem_rdata_latched_noshuffle [12])
  );
  LUT4 #(
    .INIT ( 16'hE2AA ))
  \picorv32/Mmux_mem_rdata_latched_noshuffle51  (
    .I0(\picorv32/mem_rdata_q [13]),
    .I1(\picorv32/mem_valid ),
    .I2(basesoc_done_mmx_out20),
    .I3(basesoc_picorv32_mem_ready),
    .O(\picorv32/mem_rdata_latched_noshuffle [13])
  );
  LUT4 #(
    .INIT ( 16'hE2AA ))
  \picorv32/Mmux_mem_rdata_latched_noshuffle61  (
    .I0(\picorv32/mem_rdata_q [14]),
    .I1(\picorv32/mem_valid ),
    .I2(basesoc_done_mmx_out21),
    .I3(basesoc_picorv32_mem_ready),
    .O(\picorv32/mem_rdata_latched_noshuffle [14])
  );
  LUT4 #(
    .INIT ( 16'hE2AA ))
  \picorv32/Mmux_mem_rdata_latched_noshuffle210  (
    .I0(\picorv32/mem_rdata_q [10]),
    .I1(\picorv32/mem_valid ),
    .I2(basesoc_done_mmx_out17),
    .I3(basesoc_picorv32_mem_ready),
    .O(\picorv32/mem_rdata_latched_noshuffle [10])
  );
  LUT4 #(
    .INIT ( 16'hE2AA ))
  \picorv32/Mmux_mem_rdata_latched_noshuffle33  (
    .I0(\picorv32/mem_rdata_q [11]),
    .I1(\picorv32/mem_valid ),
    .I2(basesoc_done_mmx_out18),
    .I3(basesoc_picorv32_mem_ready),
    .O(\picorv32/mem_rdata_latched_noshuffle [11])
  );
  LUT4 #(
    .INIT ( 16'hE2AA ))
  \picorv32/Mmux_mem_rdata_latched_noshuffle131  (
    .I0(\picorv32/mem_rdata_q [20]),
    .I1(\picorv32/mem_valid ),
    .I2(basesoc_done_mmx_out28),
    .I3(basesoc_picorv32_mem_ready),
    .O(\picorv32/mem_rdata_latched_noshuffle [20])
  );
  LUT4 #(
    .INIT ( 16'hE2AA ))
  \picorv32/Mmux_mem_rdata_latched_noshuffle141  (
    .I0(\picorv32/mem_rdata_q [21]),
    .I1(\picorv32/mem_valid ),
    .I2(basesoc_done_mmx_out29),
    .I3(basesoc_picorv32_mem_ready),
    .O(\picorv32/mem_rdata_latched_noshuffle [21])
  );
  LUT4 #(
    .INIT ( 16'hE2AA ))
  \picorv32/Mmux_mem_rdata_latched_noshuffle151  (
    .I0(\picorv32/mem_rdata_q [22]),
    .I1(\picorv32/mem_valid ),
    .I2(basesoc_done_mmx_out30),
    .I3(basesoc_picorv32_mem_ready),
    .O(\picorv32/mem_rdata_latched_noshuffle [22])
  );
  LUT4 #(
    .INIT ( 16'hE2AA ))
  \picorv32/Mmux_mem_rdata_latched_noshuffle161  (
    .I0(\picorv32/mem_rdata_q [23]),
    .I1(\picorv32/mem_valid ),
    .I2(basesoc_done_mmx_out31),
    .I3(basesoc_picorv32_mem_ready),
    .O(\picorv32/mem_rdata_latched_noshuffle [23])
  );
  LUT4 #(
    .INIT ( 16'hE2AA ))
  \picorv32/Mmux_mem_rdata_latched_noshuffle171  (
    .I0(\picorv32/mem_rdata_q [24]),
    .I1(\picorv32/mem_valid ),
    .I2(basesoc_done_mmx_out),
    .I3(basesoc_picorv32_mem_ready),
    .O(\picorv32/mem_rdata_latched_noshuffle [24])
  );
  LUT4 #(
    .INIT ( 16'hE2AA ))
  \picorv32/Mmux_mem_rdata_latched_noshuffle301  (
    .I0(\picorv32/mem_rdata_q [7]),
    .I1(\picorv32/mem_valid ),
    .I2(basesoc_done_mmx_out14),
    .I3(basesoc_picorv32_mem_ready),
    .O(\picorv32/mem_rdata_latched_noshuffle [7])
  );
  LUT4 #(
    .INIT ( 16'hE2AA ))
  \picorv32/Mmux_mem_rdata_latched_noshuffle311  (
    .I0(\picorv32/mem_rdata_q [8]),
    .I1(\picorv32/mem_valid ),
    .I2(basesoc_done_mmx_out15),
    .I3(basesoc_picorv32_mem_ready),
    .O(\picorv32/mem_rdata_latched_noshuffle [8])
  );
  LUT4 #(
    .INIT ( 16'hE2AA ))
  \picorv32/Mmux_mem_rdata_latched_noshuffle321  (
    .I0(\picorv32/mem_rdata_q [9]),
    .I1(\picorv32/mem_valid ),
    .I2(basesoc_done_mmx_out16),
    .I3(basesoc_picorv32_mem_ready),
    .O(\picorv32/mem_rdata_latched_noshuffle [9])
  );
  LUT6 #(
    .INIT ( 64'h0000000000000100 ))
  _n71121 (
    .I0(\basesoc_interface_adr[5] ),
    .I1(\basesoc_interface_adr[4] ),
    .I2(\basesoc_interface_adr[3] ),
    .I3(\basesoc_interface_adr[2] ),
    .I4(\basesoc_interface_adr[1] ),
    .I5(\basesoc_interface_adr[0] ),
    .O(_n7112)
  );
  LUT6 #(
    .INIT ( 64'h0002000000000000 ))
  _n71211 (
    .I0(basesoc_interface_adr_1_2_10316),
    .I1(\basesoc_interface_adr[5] ),
    .I2(\basesoc_interface_adr[4] ),
    .I3(\basesoc_interface_adr[3] ),
    .I4(\basesoc_interface_adr[2] ),
    .I5(\basesoc_interface_adr[0] ),
    .O(_n7121)
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  _n71001 (
    .I0(\basesoc_interface_adr[5] ),
    .I1(\basesoc_interface_adr[3] ),
    .I2(\basesoc_interface_adr[4] ),
    .I3(\basesoc_interface_adr[1] ),
    .I4(\basesoc_interface_adr[0] ),
    .I5(\basesoc_interface_adr[2] ),
    .O(_n7100)
  );
  LUT5 #(
    .INIT ( 32'h14101010 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT21  (
    .I0(\basesoc_interface_adr[4] ),
    .I1(\basesoc_interface_adr[0] ),
    .I2(\basesoc_interface_adr[3] ),
    .I3(dna_status[1]),
    .I4(\basesoc_interface_adr[2] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT2 )
  );
  LUT6 #(
    .INIT ( 64'h0800000000000000 ))
  \picorv32/mem_rdata_q[6]_mem_rdata_q[6]_OR_488_o1  (
    .I0(\picorv32/mem_rdata_q [13]),
    .I1(\picorv32/mem_rdata_q [30]),
    .I2(\picorv32/mem_rdata_q [21]),
    .I3(\picorv32/mem_rdata_q[6]_mem_rdata_q[19]_AND_742_o1 ),
    .I4(\picorv32/mem_rdata_q [27]),
    .I5(\picorv32/mem_rdata_q [31]),
    .O(\picorv32/mem_rdata_q[6]_mem_rdata_q[6]_OR_488_o )
  );
  LUT6 #(
    .INIT ( 64'h0200000000000000 ))
  \picorv32/mem_rdata_q[6]_mem_rdata_q[6]_OR_487_o1  (
    .I0(\picorv32/mem_rdata_q [13]),
    .I1(\picorv32/mem_rdata_q [21]),
    .I2(\picorv32/mem_rdata_q [27]),
    .I3(\picorv32/mem_rdata_q[6]_mem_rdata_q[19]_AND_742_o1 ),
    .I4(\picorv32/mem_rdata_q [31]),
    .I5(\picorv32/mem_rdata_q [30]),
    .O(\picorv32/mem_rdata_q[6]_mem_rdata_q[6]_OR_487_o )
  );
  LUT4 #(
    .INIT ( 16'hAAA8 ))
  \picorv32/_n1542<0>1  (
    .I0(\picorv32/mem_rdata_q [31]),
    .I1(\picorv32/is_lb_lh_lw_lbu_lhu ),
    .I2(\picorv32/is_alu_reg_imm ),
    .I3(\picorv32/instr_jalr_6083 ),
    .O(\picorv32/_n1542 [0])
  );
  LUT6 #(
    .INIT ( 64'h0000000004000000 ))
  \picorv32/is_alu_reg_imm_mem_rdata_q[31]_AND_712_o1  (
    .I0(\picorv32/mem_rdata_q [27]),
    .I1(\picorv32/mem_rdata_q[14]_PWR_10_o_equal_185_o ),
    .I2(\picorv32/mem_rdata_q [31]),
    .I3(\picorv32/mem_rdata_q[6]_mem_rdata_q[19]_AND_742_o11_4523 ),
    .I4(\picorv32/is_alu_reg_imm ),
    .I5(\picorv32/mem_rdata_q [30]),
    .O(\picorv32/is_alu_reg_imm_mem_rdata_q[31]_AND_712_o )
  );
  LUT4 #(
    .INIT ( 16'h0800 ))
  \picorv32/is_lb_lh_lw_lbu_lhu_mem_rdata_q[14]_AND_699_o1  (
    .I0(\picorv32/mem_rdata_q [14]),
    .I1(\picorv32/mem_rdata_q [12]),
    .I2(\picorv32/mem_rdata_q [13]),
    .I3(\picorv32/is_lb_lh_lw_lbu_lhu ),
    .O(\picorv32/is_lb_lh_lw_lbu_lhu_mem_rdata_q[14]_AND_699_o )
  );
  LUT4 #(
    .INIT ( 16'h0020 ))
  \picorv32/is_lb_lh_lw_lbu_lhu_mem_rdata_q[14]_AND_698_o1  (
    .I0(\picorv32/mem_rdata_q [14]),
    .I1(\picorv32/mem_rdata_q [13]),
    .I2(\picorv32/is_lb_lh_lw_lbu_lhu ),
    .I3(\picorv32/mem_rdata_q [12]),
    .O(\picorv32/is_lb_lh_lw_lbu_lhu_mem_rdata_q[14]_AND_698_o )
  );
  LUT4 #(
    .INIT ( 16'h0020 ))
  \picorv32/is_lb_lh_lw_lbu_lhu_mem_rdata_q[14]_AND_696_o1  (
    .I0(\picorv32/mem_rdata_q [12]),
    .I1(\picorv32/mem_rdata_q [14]),
    .I2(\picorv32/is_lb_lh_lw_lbu_lhu ),
    .I3(\picorv32/mem_rdata_q [13]),
    .O(\picorv32/is_lb_lh_lw_lbu_lhu_mem_rdata_q[14]_AND_696_o )
  );
  LUT4 #(
    .INIT ( 16'h0100 ))
  \picorv32/is_lb_lh_lw_lbu_lhu_mem_rdata_q[14]_AND_695_o1  (
    .I0(\picorv32/mem_rdata_q [14]),
    .I1(\picorv32/mem_rdata_q [13]),
    .I2(\picorv32/mem_rdata_q [12]),
    .I3(\picorv32/is_lb_lh_lw_lbu_lhu ),
    .O(\picorv32/is_lb_lh_lw_lbu_lhu_mem_rdata_q[14]_AND_695_o )
  );
  LUT4 #(
    .INIT ( 16'h0020 ))
  \picorv32/is_sb_sh_sw_mem_rdata_q[14]_AND_702_o1  (
    .I0(\picorv32/mem_rdata_q [13]),
    .I1(\picorv32/mem_rdata_q [14]),
    .I2(\picorv32/is_sb_sh_sw ),
    .I3(\picorv32/mem_rdata_q [12]),
    .O(\picorv32/is_sb_sh_sw_mem_rdata_q[14]_AND_702_o )
  );
  LUT4 #(
    .INIT ( 16'h0020 ))
  \picorv32/is_sb_sh_sw_mem_rdata_q[14]_AND_701_o1  (
    .I0(\picorv32/mem_rdata_q [12]),
    .I1(\picorv32/mem_rdata_q [14]),
    .I2(\picorv32/is_sb_sh_sw ),
    .I3(\picorv32/mem_rdata_q [13]),
    .O(\picorv32/is_sb_sh_sw_mem_rdata_q[14]_AND_701_o )
  );
  LUT4 #(
    .INIT ( 16'h0100 ))
  \picorv32/is_sb_sh_sw_mem_rdata_q[14]_AND_700_o1  (
    .I0(\picorv32/mem_rdata_q [14]),
    .I1(\picorv32/mem_rdata_q [13]),
    .I2(\picorv32/mem_rdata_q [12]),
    .I3(\picorv32/is_sb_sh_sw ),
    .O(\picorv32/is_sb_sh_sw_mem_rdata_q[14]_AND_700_o )
  );
  LUT5 #(
    .INIT ( 32'hDDD58880 ))
  \picorv32/pcpi_mul/Mmux_next_rs1[63]_GND_3_o_mux_55_OUT261  (
    .I0(\picorv32/pcpi_mul/mul_waiting_7079 ),
    .I1(\picorv32/reg_op1_31 ),
    .I2(\picorv32/pcpi_mul/instr_mulhsu_7076 ),
    .I3(\picorv32/pcpi_mul/instr_mulh_7077 ),
    .I4(\picorv32/pcpi_mul/rs1 [33]),
    .O(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<32> )
  );
  LUT5 #(
    .INIT ( 32'hDDD58880 ))
  \picorv32/pcpi_mul/Mmux_next_rs1[63]_GND_3_o_mux_55_OUT271  (
    .I0(\picorv32/pcpi_mul/mul_waiting_7079 ),
    .I1(\picorv32/reg_op1_31 ),
    .I2(\picorv32/pcpi_mul/instr_mulhsu_7076 ),
    .I3(\picorv32/pcpi_mul/instr_mulh_7077 ),
    .I4(\picorv32/pcpi_mul/rs1 [34]),
    .O(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<33> )
  );
  LUT5 #(
    .INIT ( 32'hDDD58880 ))
  \picorv32/pcpi_mul/Mmux_next_rs1[63]_GND_3_o_mux_55_OUT281  (
    .I0(\picorv32/pcpi_mul/mul_waiting_7079 ),
    .I1(\picorv32/reg_op1_31 ),
    .I2(\picorv32/pcpi_mul/instr_mulhsu_7076 ),
    .I3(\picorv32/pcpi_mul/instr_mulh_7077 ),
    .I4(\picorv32/pcpi_mul/rs1 [35]),
    .O(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<34> )
  );
  LUT5 #(
    .INIT ( 32'hDDD58880 ))
  \picorv32/pcpi_mul/Mmux_next_rs1[63]_GND_3_o_mux_55_OUT291  (
    .I0(\picorv32/pcpi_mul/mul_waiting_7079 ),
    .I1(\picorv32/reg_op1_31 ),
    .I2(\picorv32/pcpi_mul/instr_mulhsu_7076 ),
    .I3(\picorv32/pcpi_mul/instr_mulh_7077 ),
    .I4(\picorv32/pcpi_mul/rs1 [36]),
    .O(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<35> )
  );
  LUT5 #(
    .INIT ( 32'hDDD58880 ))
  \picorv32/pcpi_mul/Mmux_next_rs1[63]_GND_3_o_mux_55_OUT301  (
    .I0(\picorv32/pcpi_mul/mul_waiting_7079 ),
    .I1(\picorv32/reg_op1_31 ),
    .I2(\picorv32/pcpi_mul/instr_mulhsu_7076 ),
    .I3(\picorv32/pcpi_mul/instr_mulh_7077 ),
    .I4(\picorv32/pcpi_mul/rs1 [37]),
    .O(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<36> )
  );
  LUT5 #(
    .INIT ( 32'hDDD58880 ))
  \picorv32/pcpi_mul/Mmux_next_rs1[63]_GND_3_o_mux_55_OUT311  (
    .I0(\picorv32/pcpi_mul/mul_waiting_7079 ),
    .I1(\picorv32/reg_op1_31 ),
    .I2(\picorv32/pcpi_mul/instr_mulhsu_7076 ),
    .I3(\picorv32/pcpi_mul/instr_mulh_7077 ),
    .I4(\picorv32/pcpi_mul/rs1 [38]),
    .O(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<37> )
  );
  LUT5 #(
    .INIT ( 32'hDDD58880 ))
  \picorv32/pcpi_mul/Mmux_next_rs1[63]_GND_3_o_mux_55_OUT321  (
    .I0(\picorv32/pcpi_mul/mul_waiting_7079 ),
    .I1(\picorv32/reg_op1_31 ),
    .I2(\picorv32/pcpi_mul/instr_mulhsu_7076 ),
    .I3(\picorv32/pcpi_mul/instr_mulh_7077 ),
    .I4(\picorv32/pcpi_mul/rs1 [39]),
    .O(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<38> )
  );
  LUT5 #(
    .INIT ( 32'hDDD58880 ))
  \picorv32/pcpi_mul/Mmux_next_rs1[63]_GND_3_o_mux_55_OUT331  (
    .I0(\picorv32/pcpi_mul/mul_waiting_7079 ),
    .I1(\picorv32/reg_op1_31 ),
    .I2(\picorv32/pcpi_mul/instr_mulhsu_7076 ),
    .I3(\picorv32/pcpi_mul/instr_mulh_7077 ),
    .I4(\picorv32/pcpi_mul/rs1 [40]),
    .O(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<39> )
  );
  LUT5 #(
    .INIT ( 32'hDDD58880 ))
  \picorv32/pcpi_mul/Mmux_next_rs1[63]_GND_3_o_mux_55_OUT351  (
    .I0(\picorv32/pcpi_mul/mul_waiting_7079 ),
    .I1(\picorv32/reg_op1_31 ),
    .I2(\picorv32/pcpi_mul/instr_mulhsu_7076 ),
    .I3(\picorv32/pcpi_mul/instr_mulh_7077 ),
    .I4(\picorv32/pcpi_mul/rs1 [41]),
    .O(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<40> )
  );
  LUT5 #(
    .INIT ( 32'hDDD58880 ))
  \picorv32/pcpi_mul/Mmux_next_rs1[63]_GND_3_o_mux_55_OUT361  (
    .I0(\picorv32/pcpi_mul/mul_waiting_7079 ),
    .I1(\picorv32/reg_op1_31 ),
    .I2(\picorv32/pcpi_mul/instr_mulhsu_7076 ),
    .I3(\picorv32/pcpi_mul/instr_mulh_7077 ),
    .I4(\picorv32/pcpi_mul/rs1 [42]),
    .O(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<41> )
  );
  LUT5 #(
    .INIT ( 32'hDDD58880 ))
  \picorv32/pcpi_mul/Mmux_next_rs1[63]_GND_3_o_mux_55_OUT371  (
    .I0(\picorv32/pcpi_mul/mul_waiting_7079 ),
    .I1(\picorv32/reg_op1_31 ),
    .I2(\picorv32/pcpi_mul/instr_mulhsu_7076 ),
    .I3(\picorv32/pcpi_mul/instr_mulh_7077 ),
    .I4(\picorv32/pcpi_mul/rs1 [43]),
    .O(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<42> )
  );
  LUT5 #(
    .INIT ( 32'hDDD58880 ))
  \picorv32/pcpi_mul/Mmux_next_rs1[63]_GND_3_o_mux_55_OUT381  (
    .I0(\picorv32/pcpi_mul/mul_waiting_7079 ),
    .I1(\picorv32/reg_op1_31 ),
    .I2(\picorv32/pcpi_mul/instr_mulhsu_7076 ),
    .I3(\picorv32/pcpi_mul/instr_mulh_7077 ),
    .I4(\picorv32/pcpi_mul/rs1 [44]),
    .O(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<43> )
  );
  LUT5 #(
    .INIT ( 32'hDDD58880 ))
  \picorv32/pcpi_mul/Mmux_next_rs1[63]_GND_3_o_mux_55_OUT391  (
    .I0(\picorv32/pcpi_mul/mul_waiting_7079 ),
    .I1(\picorv32/reg_op1_31 ),
    .I2(\picorv32/pcpi_mul/instr_mulhsu_7076 ),
    .I3(\picorv32/pcpi_mul/instr_mulh_7077 ),
    .I4(\picorv32/pcpi_mul/rs1 [45]),
    .O(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<44> )
  );
  LUT5 #(
    .INIT ( 32'hDDD58880 ))
  \picorv32/pcpi_mul/Mmux_next_rs1[63]_GND_3_o_mux_55_OUT401  (
    .I0(\picorv32/pcpi_mul/mul_waiting_7079 ),
    .I1(\picorv32/reg_op1_31 ),
    .I2(\picorv32/pcpi_mul/instr_mulhsu_7076 ),
    .I3(\picorv32/pcpi_mul/instr_mulh_7077 ),
    .I4(\picorv32/pcpi_mul/rs1 [46]),
    .O(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<45> )
  );
  LUT5 #(
    .INIT ( 32'hDDD58880 ))
  \picorv32/pcpi_mul/Mmux_next_rs1[63]_GND_3_o_mux_55_OUT411  (
    .I0(\picorv32/pcpi_mul/mul_waiting_7079 ),
    .I1(\picorv32/reg_op1_31 ),
    .I2(\picorv32/pcpi_mul/instr_mulhsu_7076 ),
    .I3(\picorv32/pcpi_mul/instr_mulh_7077 ),
    .I4(\picorv32/pcpi_mul/rs1 [47]),
    .O(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<46> )
  );
  LUT5 #(
    .INIT ( 32'hDDD58880 ))
  \picorv32/pcpi_mul/Mmux_next_rs1[63]_GND_3_o_mux_55_OUT421  (
    .I0(\picorv32/pcpi_mul/mul_waiting_7079 ),
    .I1(\picorv32/reg_op1_31 ),
    .I2(\picorv32/pcpi_mul/instr_mulhsu_7076 ),
    .I3(\picorv32/pcpi_mul/instr_mulh_7077 ),
    .I4(\picorv32/pcpi_mul/rs1 [48]),
    .O(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<47> )
  );
  LUT5 #(
    .INIT ( 32'hDDD58880 ))
  \picorv32/pcpi_mul/Mmux_next_rs1[63]_GND_3_o_mux_55_OUT431  (
    .I0(\picorv32/pcpi_mul/mul_waiting_7079 ),
    .I1(\picorv32/reg_op1_31 ),
    .I2(\picorv32/pcpi_mul/instr_mulhsu_7076 ),
    .I3(\picorv32/pcpi_mul/instr_mulh_7077 ),
    .I4(\picorv32/pcpi_mul/rs1 [49]),
    .O(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<48> )
  );
  LUT5 #(
    .INIT ( 32'hDDD58880 ))
  \picorv32/pcpi_mul/Mmux_next_rs1[63]_GND_3_o_mux_55_OUT441  (
    .I0(\picorv32/pcpi_mul/mul_waiting_7079 ),
    .I1(\picorv32/reg_op1_31 ),
    .I2(\picorv32/pcpi_mul/instr_mulhsu_7076 ),
    .I3(\picorv32/pcpi_mul/instr_mulh_7077 ),
    .I4(\picorv32/pcpi_mul/rs1 [50]),
    .O(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<49> )
  );
  LUT5 #(
    .INIT ( 32'hDDD58880 ))
  \picorv32/pcpi_mul/Mmux_next_rs1[63]_GND_3_o_mux_55_OUT461  (
    .I0(\picorv32/pcpi_mul/mul_waiting_7079 ),
    .I1(\picorv32/reg_op1_31 ),
    .I2(\picorv32/pcpi_mul/instr_mulhsu_7076 ),
    .I3(\picorv32/pcpi_mul/instr_mulh_7077 ),
    .I4(\picorv32/pcpi_mul/rs1 [51]),
    .O(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<50> )
  );
  LUT5 #(
    .INIT ( 32'hDDD58880 ))
  \picorv32/pcpi_mul/Mmux_next_rs1[63]_GND_3_o_mux_55_OUT471  (
    .I0(\picorv32/pcpi_mul/mul_waiting_7079 ),
    .I1(\picorv32/reg_op1_31 ),
    .I2(\picorv32/pcpi_mul/instr_mulhsu_7076 ),
    .I3(\picorv32/pcpi_mul/instr_mulh_7077 ),
    .I4(\picorv32/pcpi_mul/rs1 [52]),
    .O(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<51> )
  );
  LUT5 #(
    .INIT ( 32'hDDD58880 ))
  \picorv32/pcpi_mul/Mmux_next_rs1[63]_GND_3_o_mux_55_OUT481  (
    .I0(\picorv32/pcpi_mul/mul_waiting_7079 ),
    .I1(\picorv32/reg_op1_31 ),
    .I2(\picorv32/pcpi_mul/instr_mulhsu_7076 ),
    .I3(\picorv32/pcpi_mul/instr_mulh_7077 ),
    .I4(\picorv32/pcpi_mul/rs1 [53]),
    .O(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<52> )
  );
  LUT5 #(
    .INIT ( 32'hDDD58880 ))
  \picorv32/pcpi_mul/Mmux_next_rs1[63]_GND_3_o_mux_55_OUT491  (
    .I0(\picorv32/pcpi_mul/mul_waiting_7079 ),
    .I1(\picorv32/reg_op1_31 ),
    .I2(\picorv32/pcpi_mul/instr_mulhsu_7076 ),
    .I3(\picorv32/pcpi_mul/instr_mulh_7077 ),
    .I4(\picorv32/pcpi_mul/rs1 [54]),
    .O(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<53> )
  );
  LUT5 #(
    .INIT ( 32'hDDD58880 ))
  \picorv32/pcpi_mul/Mmux_next_rs1[63]_GND_3_o_mux_55_OUT501  (
    .I0(\picorv32/pcpi_mul/mul_waiting_7079 ),
    .I1(\picorv32/reg_op1_31 ),
    .I2(\picorv32/pcpi_mul/instr_mulhsu_7076 ),
    .I3(\picorv32/pcpi_mul/instr_mulh_7077 ),
    .I4(\picorv32/pcpi_mul/rs1 [55]),
    .O(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<54> )
  );
  LUT5 #(
    .INIT ( 32'hDDD58880 ))
  \picorv32/pcpi_mul/Mmux_next_rs1[63]_GND_3_o_mux_55_OUT511  (
    .I0(\picorv32/pcpi_mul/mul_waiting_7079 ),
    .I1(\picorv32/reg_op1_31 ),
    .I2(\picorv32/pcpi_mul/instr_mulhsu_7076 ),
    .I3(\picorv32/pcpi_mul/instr_mulh_7077 ),
    .I4(\picorv32/pcpi_mul/rs1 [56]),
    .O(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<55> )
  );
  LUT5 #(
    .INIT ( 32'hDDD58880 ))
  \picorv32/pcpi_mul/Mmux_next_rs1[63]_GND_3_o_mux_55_OUT521  (
    .I0(\picorv32/pcpi_mul/mul_waiting_7079 ),
    .I1(\picorv32/reg_op1_31 ),
    .I2(\picorv32/pcpi_mul/instr_mulhsu_7076 ),
    .I3(\picorv32/pcpi_mul/instr_mulh_7077 ),
    .I4(\picorv32/pcpi_mul/rs1 [57]),
    .O(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<56> )
  );
  LUT5 #(
    .INIT ( 32'hDDD58880 ))
  \picorv32/pcpi_mul/Mmux_next_rs1[63]_GND_3_o_mux_55_OUT531  (
    .I0(\picorv32/pcpi_mul/mul_waiting_7079 ),
    .I1(\picorv32/reg_op1_31 ),
    .I2(\picorv32/pcpi_mul/instr_mulhsu_7076 ),
    .I3(\picorv32/pcpi_mul/instr_mulh_7077 ),
    .I4(\picorv32/pcpi_mul/rs1 [58]),
    .O(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<57> )
  );
  LUT5 #(
    .INIT ( 32'hDDD58880 ))
  \picorv32/pcpi_mul/Mmux_next_rs1[63]_GND_3_o_mux_55_OUT541  (
    .I0(\picorv32/pcpi_mul/mul_waiting_7079 ),
    .I1(\picorv32/reg_op1_31 ),
    .I2(\picorv32/pcpi_mul/instr_mulhsu_7076 ),
    .I3(\picorv32/pcpi_mul/instr_mulh_7077 ),
    .I4(\picorv32/pcpi_mul/rs1 [59]),
    .O(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<58> )
  );
  LUT5 #(
    .INIT ( 32'hDDD58880 ))
  \picorv32/pcpi_mul/Mmux_next_rs1[63]_GND_3_o_mux_55_OUT551  (
    .I0(\picorv32/pcpi_mul/mul_waiting_7079 ),
    .I1(\picorv32/reg_op1_31 ),
    .I2(\picorv32/pcpi_mul/instr_mulhsu_7076 ),
    .I3(\picorv32/pcpi_mul/instr_mulh_7077 ),
    .I4(\picorv32/pcpi_mul/rs1 [60]),
    .O(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<59> )
  );
  LUT5 #(
    .INIT ( 32'hDDD58880 ))
  \picorv32/pcpi_mul/Mmux_next_rs1[63]_GND_3_o_mux_55_OUT571  (
    .I0(\picorv32/pcpi_mul/mul_waiting_7079 ),
    .I1(\picorv32/reg_op1_31 ),
    .I2(\picorv32/pcpi_mul/instr_mulhsu_7076 ),
    .I3(\picorv32/pcpi_mul/instr_mulh_7077 ),
    .I4(\picorv32/pcpi_mul/rs1 [61]),
    .O(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<60> )
  );
  LUT5 #(
    .INIT ( 32'hDDD58880 ))
  \picorv32/pcpi_mul/Mmux_next_rs1[63]_GND_3_o_mux_55_OUT581  (
    .I0(\picorv32/pcpi_mul/mul_waiting_7079 ),
    .I1(\picorv32/reg_op1_31 ),
    .I2(\picorv32/pcpi_mul/instr_mulhsu_7076 ),
    .I3(\picorv32/pcpi_mul/instr_mulh_7077 ),
    .I4(\picorv32/pcpi_mul/rs1 [62]),
    .O(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<61> )
  );
  LUT5 #(
    .INIT ( 32'hDDD58880 ))
  \picorv32/pcpi_mul/Mmux_next_rs1[63]_GND_3_o_mux_55_OUT591  (
    .I0(\picorv32/pcpi_mul/mul_waiting_7079 ),
    .I1(\picorv32/reg_op1_31 ),
    .I2(\picorv32/pcpi_mul/instr_mulhsu_7076 ),
    .I3(\picorv32/pcpi_mul/instr_mulh_7077 ),
    .I4(\picorv32/pcpi_mul/rs1 [63]),
    .O(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<62> )
  );
  LUT4 #(
    .INIT ( 16'h8880 ))
  \picorv32/pcpi_mul/Mmux_next_rs1[63]_GND_3_o_mux_55_OUT601  (
    .I0(\picorv32/pcpi_mul/mul_waiting_7079 ),
    .I1(\picorv32/reg_op1_31 ),
    .I2(\picorv32/pcpi_mul/instr_mulhsu_7076 ),
    .I3(\picorv32/pcpi_mul/instr_mulh_7077 ),
    .O(\picorv32/pcpi_mul/next_rs1[63]_GND_3_o_mux_55_OUT<63> )
  );
  LUT4 #(
    .INIT ( 16'h45FF ))
  array_muxed8_INV_282_o_SW1 (
    .I0(refresher_state_FSM_FFd2_944),
    .I1(basesoc_sdram_generator_done_821),
    .I2(refresher_state_FSM_FFd1_945),
    .I3(basesoc_sdram_cmd_payload_cas_819),
    .O(N1095)
  );
  LUT6 #(
    .INIT ( 64'hFEF0FEFAFEF5FEFF ))
  array_muxed8_INV_282_o (
    .I0(multiplexer_state_FSM_FFd3_2742),
    .I1(N1095),
    .I2(multiplexer_state_FSM_FFd1),
    .I3(multiplexer_state_FSM_FFd2),
    .I4(basesoc_sdram_choose_cmd_cmd_valid_basesoc_sdram_choose_cmd_cmd_payload_cas_AND_535_o),
    .I5(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_cas_AND_537_o),
    .O(array_muxed8_INV_282_o_2493)
  );
  LUT4 #(
    .INIT ( 16'h0800 ))
  basesoc_csrbankarray_csrbank3_dfii_pi0_wrdata1_re1 (
    .I0(_n71241),
    .I1(basesoc_csrbankarray_csrbank3_sel),
    .I2(\basesoc_interface_adr[4] ),
    .I3(basesoc_interface_we_943),
    .O(basesoc_csrbankarray_csrbank3_dfii_pi0_wrdata1_re)
  );
  LUT4 #(
    .INIT ( 16'h0800 ))
  basesoc_csrbankarray_csrbank3_dfii_pi1_address1_re1 (
    .I0(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT121 ),
    .I1(basesoc_csrbankarray_csrbank3_sel),
    .I2(\basesoc_interface_adr[5] ),
    .I3(basesoc_interface_we_943),
    .O(basesoc_csrbankarray_csrbank3_dfii_pi1_address1_re)
  );
  LUT4 #(
    .INIT ( 16'h8000 ))
  basesoc_csrbankarray_csrbank3_dfii_pi1_wrdata3_re1 (
    .I0(_n71511),
    .I1(basesoc_csrbankarray_csrbank3_sel),
    .I2(\basesoc_interface_adr[1] ),
    .I3(basesoc_interface_we_943),
    .O(basesoc_csrbankarray_csrbank3_dfii_pi1_wrdata3_re)
  );
  LUT5 #(
    .INIT ( 32'h40000000 ))
  basesoc_csrbankarray_csrbank3_dfii_pi1_wrdata1_re1 (
    .I0(\basesoc_interface_adr[1] ),
    .I1(basesoc_csrbankarray_csrbank3_sel),
    .I2(\basesoc_interface_adr[0] ),
    .I3(_n71601_4484),
    .I4(basesoc_interface_we_943),
    .O(basesoc_csrbankarray_csrbank3_dfii_pi1_wrdata1_re)
  );
  LUT5 #(
    .INIT ( 32'h40000000 ))
  basesoc_csrbankarray_csrbank3_dfii_pi1_wrdata0_re1 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(basesoc_csrbankarray_csrbank3_sel),
    .I2(_n71601_4484),
    .I3(\basesoc_interface_adr[1] ),
    .I4(basesoc_interface_we_943),
    .O(basesoc_csrbankarray_csrbank3_dfii_pi1_wrdata0_re)
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  basesoc_csrbankarray_csrbank3_dfii_control0_re1 (
    .I0(basesoc_csrbankarray_csrbank3_sel),
    .I1(basesoc_interface_we_943),
    .I2(_n7100),
    .O(basesoc_csrbankarray_csrbank3_dfii_control0_re)
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  basesoc_csrbankarray_csrbank3_dfii_pi0_command0_re1 (
    .I0(basesoc_csrbankarray_csrbank3_sel),
    .I1(basesoc_interface_we_943),
    .I2(_n7103),
    .O(basesoc_csrbankarray_csrbank3_dfii_pi0_command0_re)
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  basesoc_csrbankarray_csrbank3_dfii_pi0_address1_re1 (
    .I0(basesoc_csrbankarray_csrbank3_sel),
    .I1(basesoc_interface_we_943),
    .I2(_n7109),
    .O(basesoc_csrbankarray_csrbank3_dfii_pi0_address1_re)
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  basesoc_csrbankarray_csrbank3_dfii_pi0_address0_re1 (
    .I0(basesoc_csrbankarray_csrbank3_sel),
    .I1(basesoc_interface_we_943),
    .I2(_n7112),
    .O(basesoc_csrbankarray_csrbank3_dfii_pi0_address0_re)
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  basesoc_csrbankarray_csrbank3_dfii_pi0_wrdata2_re1 (
    .I0(basesoc_csrbankarray_csrbank3_sel),
    .I1(basesoc_interface_we_943),
    .I2(_n7121),
    .O(basesoc_csrbankarray_csrbank3_dfii_pi0_wrdata2_re)
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  basesoc_csrbankarray_csrbank3_dfii_pi1_command0_re1 (
    .I0(basesoc_csrbankarray_csrbank3_sel),
    .I1(basesoc_interface_we_943),
    .I2(_n7142),
    .O(basesoc_csrbankarray_csrbank3_dfii_pi1_command0_re)
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  basesoc_csrbankarray_csrbank3_dfii_pi1_baddress0_re1 (
    .I0(basesoc_csrbankarray_csrbank3_sel),
    .I1(basesoc_interface_we_943),
    .I2(_n7154),
    .O(basesoc_csrbankarray_csrbank3_dfii_pi1_baddress0_re)
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  basesoc_sdram_bandwidth_update_re1 (
    .I0(basesoc_csrbankarray_csrbank3_sel),
    .I1(basesoc_interface_we_943),
    .I2(_n7181),
    .O(basesoc_sdram_bandwidth_update_re)
  );
  LUT5 #(
    .INIT ( 32'h02020200 ))
  \picorv32/cpu_state_FSM_FFd6-In1  (
    .I0(\picorv32/cpu_state_FSM_FFd5 ),
    .I1(\picorv32/irq_active_6492 ),
    .I2(\picorv32/irq_mask [1]),
    .I3(\picorv32/instr_ecall_ebreak_6427 ),
    .I4(\picorv32/pcpi_timeout_6565 ),
    .O(\picorv32/cpu_state_FSM_FFd6-In4_8388 )
  );
  LUT4 #(
    .INIT ( 16'hFF54 ))
  \picorv32/cpu_state_FSM_FFd6-In6  (
    .I0(\picorv32/mem_do_prefetch ),
    .I1(\picorv32/cpu_state_FSM_FFd2 ),
    .I2(\picorv32/cpu_state_FSM_FFd1 ),
    .I3(\picorv32/cpu_state_FSM_FFd4 ),
    .O(\picorv32/cpu_state_FSM_FFd6-In9 )
  );
  LUT3 #(
    .INIT ( 8'hA2 ))
  \picorv32/pcpi_div/Mmux_GND_4_o_GND_4_o_mux_37_OUT110  (
    .I0(\picorv32/pcpi_div/divisor [1]),
    .I1(\picorv32/pcpi_div/pcpi_wait_6681 ),
    .I2(\picorv32/pcpi_div/pcpi_wait_q_8003 ),
    .O(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [0])
  );
  LUT3 #(
    .INIT ( 8'hA2 ))
  \picorv32/pcpi_div/Mmux_GND_4_o_GND_4_o_mux_37_OUT25  (
    .I0(\picorv32/pcpi_div/divisor [11]),
    .I1(\picorv32/pcpi_div/pcpi_wait_6681 ),
    .I2(\picorv32/pcpi_div/pcpi_wait_q_8003 ),
    .O(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [10])
  );
  LUT3 #(
    .INIT ( 8'hA2 ))
  \picorv32/pcpi_div/Mmux_GND_4_o_GND_4_o_mux_37_OUT31  (
    .I0(\picorv32/pcpi_div/divisor [12]),
    .I1(\picorv32/pcpi_div/pcpi_wait_6681 ),
    .I2(\picorv32/pcpi_div/pcpi_wait_q_8003 ),
    .O(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [11])
  );
  LUT3 #(
    .INIT ( 8'hA2 ))
  \picorv32/pcpi_div/Mmux_GND_4_o_GND_4_o_mux_37_OUT41  (
    .I0(\picorv32/pcpi_div/divisor [13]),
    .I1(\picorv32/pcpi_div/pcpi_wait_6681 ),
    .I2(\picorv32/pcpi_div/pcpi_wait_q_8003 ),
    .O(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [12])
  );
  LUT3 #(
    .INIT ( 8'hA2 ))
  \picorv32/pcpi_div/Mmux_GND_4_o_GND_4_o_mux_37_OUT51  (
    .I0(\picorv32/pcpi_div/divisor [14]),
    .I1(\picorv32/pcpi_div/pcpi_wait_6681 ),
    .I2(\picorv32/pcpi_div/pcpi_wait_q_8003 ),
    .O(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [13])
  );
  LUT3 #(
    .INIT ( 8'hA2 ))
  \picorv32/pcpi_div/Mmux_GND_4_o_GND_4_o_mux_37_OUT64  (
    .I0(\picorv32/pcpi_div/divisor [15]),
    .I1(\picorv32/pcpi_div/pcpi_wait_6681 ),
    .I2(\picorv32/pcpi_div/pcpi_wait_q_8003 ),
    .O(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [14])
  );
  LUT3 #(
    .INIT ( 8'hA2 ))
  \picorv32/pcpi_div/Mmux_GND_4_o_GND_4_o_mux_37_OUT71  (
    .I0(\picorv32/pcpi_div/divisor [16]),
    .I1(\picorv32/pcpi_div/pcpi_wait_6681 ),
    .I2(\picorv32/pcpi_div/pcpi_wait_q_8003 ),
    .O(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [15])
  );
  LUT3 #(
    .INIT ( 8'hA2 ))
  \picorv32/pcpi_div/Mmux_GND_4_o_GND_4_o_mux_37_OUT81  (
    .I0(\picorv32/pcpi_div/divisor [17]),
    .I1(\picorv32/pcpi_div/pcpi_wait_6681 ),
    .I2(\picorv32/pcpi_div/pcpi_wait_q_8003 ),
    .O(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [16])
  );
  LUT3 #(
    .INIT ( 8'hA2 ))
  \picorv32/pcpi_div/Mmux_GND_4_o_GND_4_o_mux_37_OUT91  (
    .I0(\picorv32/pcpi_div/divisor [18]),
    .I1(\picorv32/pcpi_div/pcpi_wait_6681 ),
    .I2(\picorv32/pcpi_div/pcpi_wait_q_8003 ),
    .O(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [17])
  );
  LUT3 #(
    .INIT ( 8'hA2 ))
  \picorv32/pcpi_div/Mmux_GND_4_o_GND_4_o_mux_37_OUT101  (
    .I0(\picorv32/pcpi_div/divisor [19]),
    .I1(\picorv32/pcpi_div/pcpi_wait_6681 ),
    .I2(\picorv32/pcpi_div/pcpi_wait_q_8003 ),
    .O(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [18])
  );
  LUT3 #(
    .INIT ( 8'hA2 ))
  \picorv32/pcpi_div/Mmux_GND_4_o_GND_4_o_mux_37_OUT111  (
    .I0(\picorv32/pcpi_div/divisor [20]),
    .I1(\picorv32/pcpi_div/pcpi_wait_6681 ),
    .I2(\picorv32/pcpi_div/pcpi_wait_q_8003 ),
    .O(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [19])
  );
  LUT3 #(
    .INIT ( 8'hA2 ))
  \picorv32/pcpi_div/Mmux_GND_4_o_GND_4_o_mux_37_OUT121  (
    .I0(\picorv32/pcpi_div/divisor [2]),
    .I1(\picorv32/pcpi_div/pcpi_wait_6681 ),
    .I2(\picorv32/pcpi_div/pcpi_wait_q_8003 ),
    .O(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [1])
  );
  LUT3 #(
    .INIT ( 8'hA2 ))
  \picorv32/pcpi_div/Mmux_GND_4_o_GND_4_o_mux_37_OUT131  (
    .I0(\picorv32/pcpi_div/divisor [21]),
    .I1(\picorv32/pcpi_div/pcpi_wait_6681 ),
    .I2(\picorv32/pcpi_div/pcpi_wait_q_8003 ),
    .O(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [20])
  );
  LUT3 #(
    .INIT ( 8'hA2 ))
  \picorv32/pcpi_div/Mmux_GND_4_o_GND_4_o_mux_37_OUT141  (
    .I0(\picorv32/pcpi_div/divisor [22]),
    .I1(\picorv32/pcpi_div/pcpi_wait_6681 ),
    .I2(\picorv32/pcpi_div/pcpi_wait_q_8003 ),
    .O(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [21])
  );
  LUT3 #(
    .INIT ( 8'hA2 ))
  \picorv32/pcpi_div/Mmux_GND_4_o_GND_4_o_mux_37_OUT151  (
    .I0(\picorv32/pcpi_div/divisor [23]),
    .I1(\picorv32/pcpi_div/pcpi_wait_6681 ),
    .I2(\picorv32/pcpi_div/pcpi_wait_q_8003 ),
    .O(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [22])
  );
  LUT3 #(
    .INIT ( 8'hA2 ))
  \picorv32/pcpi_div/Mmux_GND_4_o_GND_4_o_mux_37_OUT161  (
    .I0(\picorv32/pcpi_div/divisor [24]),
    .I1(\picorv32/pcpi_div/pcpi_wait_6681 ),
    .I2(\picorv32/pcpi_div/pcpi_wait_q_8003 ),
    .O(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [23])
  );
  LUT3 #(
    .INIT ( 8'hA2 ))
  \picorv32/pcpi_div/Mmux_GND_4_o_GND_4_o_mux_37_OUT171  (
    .I0(\picorv32/pcpi_div/divisor [25]),
    .I1(\picorv32/pcpi_div/pcpi_wait_6681 ),
    .I2(\picorv32/pcpi_div/pcpi_wait_q_8003 ),
    .O(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [24])
  );
  LUT3 #(
    .INIT ( 8'hA2 ))
  \picorv32/pcpi_div/Mmux_GND_4_o_GND_4_o_mux_37_OUT181  (
    .I0(\picorv32/pcpi_div/divisor [26]),
    .I1(\picorv32/pcpi_div/pcpi_wait_6681 ),
    .I2(\picorv32/pcpi_div/pcpi_wait_q_8003 ),
    .O(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [25])
  );
  LUT3 #(
    .INIT ( 8'hA2 ))
  \picorv32/pcpi_div/Mmux_GND_4_o_GND_4_o_mux_37_OUT191  (
    .I0(\picorv32/pcpi_div/divisor [27]),
    .I1(\picorv32/pcpi_div/pcpi_wait_6681 ),
    .I2(\picorv32/pcpi_div/pcpi_wait_q_8003 ),
    .O(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [26])
  );
  LUT3 #(
    .INIT ( 8'hA2 ))
  \picorv32/pcpi_div/Mmux_GND_4_o_GND_4_o_mux_37_OUT201  (
    .I0(\picorv32/pcpi_div/divisor [28]),
    .I1(\picorv32/pcpi_div/pcpi_wait_6681 ),
    .I2(\picorv32/pcpi_div/pcpi_wait_q_8003 ),
    .O(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [27])
  );
  LUT3 #(
    .INIT ( 8'hA2 ))
  \picorv32/pcpi_div/Mmux_GND_4_o_GND_4_o_mux_37_OUT211  (
    .I0(\picorv32/pcpi_div/divisor [29]),
    .I1(\picorv32/pcpi_div/pcpi_wait_6681 ),
    .I2(\picorv32/pcpi_div/pcpi_wait_q_8003 ),
    .O(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [28])
  );
  LUT3 #(
    .INIT ( 8'hA2 ))
  \picorv32/pcpi_div/Mmux_GND_4_o_GND_4_o_mux_37_OUT221  (
    .I0(\picorv32/pcpi_div/divisor [30]),
    .I1(\picorv32/pcpi_div/pcpi_wait_6681 ),
    .I2(\picorv32/pcpi_div/pcpi_wait_q_8003 ),
    .O(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [29])
  );
  LUT3 #(
    .INIT ( 8'hA2 ))
  \picorv32/pcpi_div/Mmux_GND_4_o_GND_4_o_mux_37_OUT231  (
    .I0(\picorv32/pcpi_div/divisor [3]),
    .I1(\picorv32/pcpi_div/pcpi_wait_6681 ),
    .I2(\picorv32/pcpi_div/pcpi_wait_q_8003 ),
    .O(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [2])
  );
  LUT3 #(
    .INIT ( 8'hA2 ))
  \picorv32/pcpi_div/Mmux_GND_4_o_GND_4_o_mux_37_OUT241  (
    .I0(\picorv32/pcpi_div/divisor [31]),
    .I1(\picorv32/pcpi_div/pcpi_wait_6681 ),
    .I2(\picorv32/pcpi_div/pcpi_wait_q_8003 ),
    .O(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [30])
  );
  LUT3 #(
    .INIT ( 8'hA2 ))
  \picorv32/pcpi_div/Mmux_GND_4_o_GND_4_o_mux_37_OUT341  (
    .I0(\picorv32/pcpi_div/divisor [4]),
    .I1(\picorv32/pcpi_div/pcpi_wait_6681 ),
    .I2(\picorv32/pcpi_div/pcpi_wait_q_8003 ),
    .O(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [3])
  );
  LUT3 #(
    .INIT ( 8'hA2 ))
  \picorv32/pcpi_div/Mmux_GND_4_o_GND_4_o_mux_37_OUT451  (
    .I0(\picorv32/pcpi_div/divisor [5]),
    .I1(\picorv32/pcpi_div/pcpi_wait_6681 ),
    .I2(\picorv32/pcpi_div/pcpi_wait_q_8003 ),
    .O(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [4])
  );
  LUT3 #(
    .INIT ( 8'hA2 ))
  \picorv32/pcpi_div/Mmux_GND_4_o_GND_4_o_mux_37_OUT561  (
    .I0(\picorv32/pcpi_div/divisor [6]),
    .I1(\picorv32/pcpi_div/pcpi_wait_6681 ),
    .I2(\picorv32/pcpi_div/pcpi_wait_q_8003 ),
    .O(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [5])
  );
  LUT3 #(
    .INIT ( 8'hA2 ))
  \picorv32/pcpi_div/Mmux_GND_4_o_GND_4_o_mux_37_OUT601  (
    .I0(\picorv32/pcpi_div/divisor [7]),
    .I1(\picorv32/pcpi_div/pcpi_wait_6681 ),
    .I2(\picorv32/pcpi_div/pcpi_wait_q_8003 ),
    .O(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [6])
  );
  LUT3 #(
    .INIT ( 8'hA2 ))
  \picorv32/pcpi_div/Mmux_GND_4_o_GND_4_o_mux_37_OUT611  (
    .I0(\picorv32/pcpi_div/divisor [8]),
    .I1(\picorv32/pcpi_div/pcpi_wait_6681 ),
    .I2(\picorv32/pcpi_div/pcpi_wait_q_8003 ),
    .O(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [7])
  );
  LUT3 #(
    .INIT ( 8'hA2 ))
  \picorv32/pcpi_div/Mmux_GND_4_o_GND_4_o_mux_37_OUT621  (
    .I0(\picorv32/pcpi_div/divisor [9]),
    .I1(\picorv32/pcpi_div/pcpi_wait_6681 ),
    .I2(\picorv32/pcpi_div/pcpi_wait_q_8003 ),
    .O(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [8])
  );
  LUT3 #(
    .INIT ( 8'hA2 ))
  \picorv32/pcpi_div/Mmux_GND_4_o_GND_4_o_mux_37_OUT631  (
    .I0(\picorv32/pcpi_div/divisor [10]),
    .I1(\picorv32/pcpi_div/pcpi_wait_6681 ),
    .I2(\picorv32/pcpi_div/pcpi_wait_q_8003 ),
    .O(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [9])
  );
  LUT3 #(
    .INIT ( 8'hA2 ))
  \picorv32/pcpi_div/Mmux_GND_4_o_PWR_13_o_mux_39_OUT110  (
    .I0(\picorv32/pcpi_div/quotient_msk [1]),
    .I1(\picorv32/pcpi_div/pcpi_wait_6681 ),
    .I2(\picorv32/pcpi_div/pcpi_wait_q_8003 ),
    .O(\picorv32/pcpi_div/GND_4_o_PWR_13_o_mux_39_OUT [0])
  );
  LUT3 #(
    .INIT ( 8'hA2 ))
  \picorv32/pcpi_div/Mmux_GND_4_o_PWR_13_o_mux_39_OUT25  (
    .I0(\picorv32/pcpi_div/quotient_msk [11]),
    .I1(\picorv32/pcpi_div/pcpi_wait_6681 ),
    .I2(\picorv32/pcpi_div/pcpi_wait_q_8003 ),
    .O(\picorv32/pcpi_div/GND_4_o_PWR_13_o_mux_39_OUT [10])
  );
  LUT3 #(
    .INIT ( 8'hA2 ))
  \picorv32/pcpi_div/Mmux_GND_4_o_PWR_13_o_mux_39_OUT33  (
    .I0(\picorv32/pcpi_div/quotient_msk [12]),
    .I1(\picorv32/pcpi_div/pcpi_wait_6681 ),
    .I2(\picorv32/pcpi_div/pcpi_wait_q_8003 ),
    .O(\picorv32/pcpi_div/GND_4_o_PWR_13_o_mux_39_OUT [11])
  );
  LUT3 #(
    .INIT ( 8'hA2 ))
  \picorv32/pcpi_div/Mmux_GND_4_o_PWR_13_o_mux_39_OUT41  (
    .I0(\picorv32/pcpi_div/quotient_msk [13]),
    .I1(\picorv32/pcpi_div/pcpi_wait_6681 ),
    .I2(\picorv32/pcpi_div/pcpi_wait_q_8003 ),
    .O(\picorv32/pcpi_div/GND_4_o_PWR_13_o_mux_39_OUT [12])
  );
  LUT3 #(
    .INIT ( 8'hA2 ))
  \picorv32/pcpi_div/Mmux_GND_4_o_PWR_13_o_mux_39_OUT51  (
    .I0(\picorv32/pcpi_div/quotient_msk [14]),
    .I1(\picorv32/pcpi_div/pcpi_wait_6681 ),
    .I2(\picorv32/pcpi_div/pcpi_wait_q_8003 ),
    .O(\picorv32/pcpi_div/GND_4_o_PWR_13_o_mux_39_OUT [13])
  );
  LUT3 #(
    .INIT ( 8'hA2 ))
  \picorv32/pcpi_div/Mmux_GND_4_o_PWR_13_o_mux_39_OUT61  (
    .I0(\picorv32/pcpi_div/quotient_msk [15]),
    .I1(\picorv32/pcpi_div/pcpi_wait_6681 ),
    .I2(\picorv32/pcpi_div/pcpi_wait_q_8003 ),
    .O(\picorv32/pcpi_div/GND_4_o_PWR_13_o_mux_39_OUT [14])
  );
  LUT3 #(
    .INIT ( 8'hA2 ))
  \picorv32/pcpi_div/Mmux_GND_4_o_PWR_13_o_mux_39_OUT71  (
    .I0(\picorv32/pcpi_div/quotient_msk [16]),
    .I1(\picorv32/pcpi_div/pcpi_wait_6681 ),
    .I2(\picorv32/pcpi_div/pcpi_wait_q_8003 ),
    .O(\picorv32/pcpi_div/GND_4_o_PWR_13_o_mux_39_OUT [15])
  );
  LUT3 #(
    .INIT ( 8'hA2 ))
  \picorv32/pcpi_div/Mmux_GND_4_o_PWR_13_o_mux_39_OUT81  (
    .I0(\picorv32/pcpi_div/quotient_msk [17]),
    .I1(\picorv32/pcpi_div/pcpi_wait_6681 ),
    .I2(\picorv32/pcpi_div/pcpi_wait_q_8003 ),
    .O(\picorv32/pcpi_div/GND_4_o_PWR_13_o_mux_39_OUT [16])
  );
  LUT3 #(
    .INIT ( 8'hA2 ))
  \picorv32/pcpi_div/Mmux_GND_4_o_PWR_13_o_mux_39_OUT91  (
    .I0(\picorv32/pcpi_div/quotient_msk [18]),
    .I1(\picorv32/pcpi_div/pcpi_wait_6681 ),
    .I2(\picorv32/pcpi_div/pcpi_wait_q_8003 ),
    .O(\picorv32/pcpi_div/GND_4_o_PWR_13_o_mux_39_OUT [17])
  );
  LUT3 #(
    .INIT ( 8'hA2 ))
  \picorv32/pcpi_div/Mmux_GND_4_o_PWR_13_o_mux_39_OUT101  (
    .I0(\picorv32/pcpi_div/quotient_msk [19]),
    .I1(\picorv32/pcpi_div/pcpi_wait_6681 ),
    .I2(\picorv32/pcpi_div/pcpi_wait_q_8003 ),
    .O(\picorv32/pcpi_div/GND_4_o_PWR_13_o_mux_39_OUT [18])
  );
  LUT3 #(
    .INIT ( 8'hA2 ))
  \picorv32/pcpi_div/Mmux_GND_4_o_PWR_13_o_mux_39_OUT111  (
    .I0(\picorv32/pcpi_div/quotient_msk [20]),
    .I1(\picorv32/pcpi_div/pcpi_wait_6681 ),
    .I2(\picorv32/pcpi_div/pcpi_wait_q_8003 ),
    .O(\picorv32/pcpi_div/GND_4_o_PWR_13_o_mux_39_OUT [19])
  );
  LUT3 #(
    .INIT ( 8'hA2 ))
  \picorv32/pcpi_div/Mmux_GND_4_o_PWR_13_o_mux_39_OUT121  (
    .I0(\picorv32/pcpi_div/quotient_msk [2]),
    .I1(\picorv32/pcpi_div/pcpi_wait_6681 ),
    .I2(\picorv32/pcpi_div/pcpi_wait_q_8003 ),
    .O(\picorv32/pcpi_div/GND_4_o_PWR_13_o_mux_39_OUT [1])
  );
  LUT3 #(
    .INIT ( 8'hA2 ))
  \picorv32/pcpi_div/Mmux_GND_4_o_PWR_13_o_mux_39_OUT131  (
    .I0(\picorv32/pcpi_div/quotient_msk [21]),
    .I1(\picorv32/pcpi_div/pcpi_wait_6681 ),
    .I2(\picorv32/pcpi_div/pcpi_wait_q_8003 ),
    .O(\picorv32/pcpi_div/GND_4_o_PWR_13_o_mux_39_OUT [20])
  );
  LUT3 #(
    .INIT ( 8'hA2 ))
  \picorv32/pcpi_div/Mmux_GND_4_o_PWR_13_o_mux_39_OUT141  (
    .I0(\picorv32/pcpi_div/quotient_msk [22]),
    .I1(\picorv32/pcpi_div/pcpi_wait_6681 ),
    .I2(\picorv32/pcpi_div/pcpi_wait_q_8003 ),
    .O(\picorv32/pcpi_div/GND_4_o_PWR_13_o_mux_39_OUT [21])
  );
  LUT3 #(
    .INIT ( 8'hA2 ))
  \picorv32/pcpi_div/Mmux_GND_4_o_PWR_13_o_mux_39_OUT151  (
    .I0(\picorv32/pcpi_div/quotient_msk [23]),
    .I1(\picorv32/pcpi_div/pcpi_wait_6681 ),
    .I2(\picorv32/pcpi_div/pcpi_wait_q_8003 ),
    .O(\picorv32/pcpi_div/GND_4_o_PWR_13_o_mux_39_OUT [22])
  );
  LUT3 #(
    .INIT ( 8'hA2 ))
  \picorv32/pcpi_div/Mmux_GND_4_o_PWR_13_o_mux_39_OUT161  (
    .I0(\picorv32/pcpi_div/quotient_msk [24]),
    .I1(\picorv32/pcpi_div/pcpi_wait_6681 ),
    .I2(\picorv32/pcpi_div/pcpi_wait_q_8003 ),
    .O(\picorv32/pcpi_div/GND_4_o_PWR_13_o_mux_39_OUT [23])
  );
  LUT3 #(
    .INIT ( 8'hA2 ))
  \picorv32/pcpi_div/Mmux_GND_4_o_PWR_13_o_mux_39_OUT171  (
    .I0(\picorv32/pcpi_div/quotient_msk [25]),
    .I1(\picorv32/pcpi_div/pcpi_wait_6681 ),
    .I2(\picorv32/pcpi_div/pcpi_wait_q_8003 ),
    .O(\picorv32/pcpi_div/GND_4_o_PWR_13_o_mux_39_OUT [24])
  );
  LUT3 #(
    .INIT ( 8'hA2 ))
  \picorv32/pcpi_div/Mmux_GND_4_o_PWR_13_o_mux_39_OUT181  (
    .I0(\picorv32/pcpi_div/quotient_msk [26]),
    .I1(\picorv32/pcpi_div/pcpi_wait_6681 ),
    .I2(\picorv32/pcpi_div/pcpi_wait_q_8003 ),
    .O(\picorv32/pcpi_div/GND_4_o_PWR_13_o_mux_39_OUT [25])
  );
  LUT3 #(
    .INIT ( 8'hA2 ))
  \picorv32/pcpi_div/Mmux_GND_4_o_PWR_13_o_mux_39_OUT191  (
    .I0(\picorv32/pcpi_div/quotient_msk [27]),
    .I1(\picorv32/pcpi_div/pcpi_wait_6681 ),
    .I2(\picorv32/pcpi_div/pcpi_wait_q_8003 ),
    .O(\picorv32/pcpi_div/GND_4_o_PWR_13_o_mux_39_OUT [26])
  );
  LUT3 #(
    .INIT ( 8'hA2 ))
  \picorv32/pcpi_div/Mmux_GND_4_o_PWR_13_o_mux_39_OUT201  (
    .I0(\picorv32/pcpi_div/quotient_msk [28]),
    .I1(\picorv32/pcpi_div/pcpi_wait_6681 ),
    .I2(\picorv32/pcpi_div/pcpi_wait_q_8003 ),
    .O(\picorv32/pcpi_div/GND_4_o_PWR_13_o_mux_39_OUT [27])
  );
  LUT3 #(
    .INIT ( 8'hA2 ))
  \picorv32/pcpi_div/Mmux_GND_4_o_PWR_13_o_mux_39_OUT211  (
    .I0(\picorv32/pcpi_div/quotient_msk [29]),
    .I1(\picorv32/pcpi_div/pcpi_wait_6681 ),
    .I2(\picorv32/pcpi_div/pcpi_wait_q_8003 ),
    .O(\picorv32/pcpi_div/GND_4_o_PWR_13_o_mux_39_OUT [28])
  );
  LUT3 #(
    .INIT ( 8'hA2 ))
  \picorv32/pcpi_div/Mmux_GND_4_o_PWR_13_o_mux_39_OUT221  (
    .I0(\picorv32/pcpi_div/quotient_msk [30]),
    .I1(\picorv32/pcpi_div/pcpi_wait_6681 ),
    .I2(\picorv32/pcpi_div/pcpi_wait_q_8003 ),
    .O(\picorv32/pcpi_div/GND_4_o_PWR_13_o_mux_39_OUT [29])
  );
  LUT3 #(
    .INIT ( 8'hA2 ))
  \picorv32/pcpi_div/Mmux_GND_4_o_PWR_13_o_mux_39_OUT231  (
    .I0(\picorv32/pcpi_div/quotient_msk [3]),
    .I1(\picorv32/pcpi_div/pcpi_wait_6681 ),
    .I2(\picorv32/pcpi_div/pcpi_wait_q_8003 ),
    .O(\picorv32/pcpi_div/GND_4_o_PWR_13_o_mux_39_OUT [2])
  );
  LUT3 #(
    .INIT ( 8'hA2 ))
  \picorv32/pcpi_div/Mmux_GND_4_o_PWR_13_o_mux_39_OUT241  (
    .I0(\picorv32/pcpi_div/quotient_msk [31]),
    .I1(\picorv32/pcpi_div/pcpi_wait_6681 ),
    .I2(\picorv32/pcpi_div/pcpi_wait_q_8003 ),
    .O(\picorv32/pcpi_div/GND_4_o_PWR_13_o_mux_39_OUT [30])
  );
  LUT3 #(
    .INIT ( 8'hA2 ))
  \picorv32/pcpi_div/Mmux_GND_4_o_PWR_13_o_mux_39_OUT261  (
    .I0(\picorv32/pcpi_div/quotient_msk [4]),
    .I1(\picorv32/pcpi_div/pcpi_wait_6681 ),
    .I2(\picorv32/pcpi_div/pcpi_wait_q_8003 ),
    .O(\picorv32/pcpi_div/GND_4_o_PWR_13_o_mux_39_OUT [3])
  );
  LUT3 #(
    .INIT ( 8'hA2 ))
  \picorv32/pcpi_div/Mmux_GND_4_o_PWR_13_o_mux_39_OUT271  (
    .I0(\picorv32/pcpi_div/quotient_msk [5]),
    .I1(\picorv32/pcpi_div/pcpi_wait_6681 ),
    .I2(\picorv32/pcpi_div/pcpi_wait_q_8003 ),
    .O(\picorv32/pcpi_div/GND_4_o_PWR_13_o_mux_39_OUT [4])
  );
  LUT3 #(
    .INIT ( 8'hA2 ))
  \picorv32/pcpi_div/Mmux_GND_4_o_PWR_13_o_mux_39_OUT281  (
    .I0(\picorv32/pcpi_div/quotient_msk [6]),
    .I1(\picorv32/pcpi_div/pcpi_wait_6681 ),
    .I2(\picorv32/pcpi_div/pcpi_wait_q_8003 ),
    .O(\picorv32/pcpi_div/GND_4_o_PWR_13_o_mux_39_OUT [5])
  );
  LUT3 #(
    .INIT ( 8'hA2 ))
  \picorv32/pcpi_div/Mmux_GND_4_o_PWR_13_o_mux_39_OUT291  (
    .I0(\picorv32/pcpi_div/quotient_msk [7]),
    .I1(\picorv32/pcpi_div/pcpi_wait_6681 ),
    .I2(\picorv32/pcpi_div/pcpi_wait_q_8003 ),
    .O(\picorv32/pcpi_div/GND_4_o_PWR_13_o_mux_39_OUT [6])
  );
  LUT3 #(
    .INIT ( 8'hA2 ))
  \picorv32/pcpi_div/Mmux_GND_4_o_PWR_13_o_mux_39_OUT301  (
    .I0(\picorv32/pcpi_div/quotient_msk [8]),
    .I1(\picorv32/pcpi_div/pcpi_wait_6681 ),
    .I2(\picorv32/pcpi_div/pcpi_wait_q_8003 ),
    .O(\picorv32/pcpi_div/GND_4_o_PWR_13_o_mux_39_OUT [7])
  );
  LUT3 #(
    .INIT ( 8'hA2 ))
  \picorv32/pcpi_div/Mmux_GND_4_o_PWR_13_o_mux_39_OUT311  (
    .I0(\picorv32/pcpi_div/quotient_msk [9]),
    .I1(\picorv32/pcpi_div/pcpi_wait_6681 ),
    .I2(\picorv32/pcpi_div/pcpi_wait_q_8003 ),
    .O(\picorv32/pcpi_div/GND_4_o_PWR_13_o_mux_39_OUT [8])
  );
  LUT3 #(
    .INIT ( 8'hA2 ))
  \picorv32/pcpi_div/Mmux_GND_4_o_PWR_13_o_mux_39_OUT321  (
    .I0(\picorv32/pcpi_div/quotient_msk [10]),
    .I1(\picorv32/pcpi_div/pcpi_wait_6681 ),
    .I2(\picorv32/pcpi_div/pcpi_wait_q_8003 ),
    .O(\picorv32/pcpi_div/GND_4_o_PWR_13_o_mux_39_OUT [9])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  write_ctrl32 (
    .I0(\picorv32/mem_addr [12]),
    .I1(basesoc_data_port_we[0]),
    .O(write_ctrl32_3708)
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  write_ctrl33 (
    .I0(\picorv32/mem_addr [12]),
    .I1(basesoc_data_port_we[1]),
    .O(write_ctrl33_3709)
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  write_ctrl34 (
    .I0(\picorv32/mem_addr [12]),
    .I1(basesoc_data_port_we[2]),
    .O(write_ctrl34_3710)
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  write_ctrl35 (
    .I0(\picorv32/mem_addr [12]),
    .I1(basesoc_data_port_we[3]),
    .O(write_ctrl35_3711)
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  write_ctrl36 (
    .I0(\picorv32/mem_addr [12]),
    .I1(basesoc_data_port_we[4]),
    .O(write_ctrl36_3712)
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  write_ctrl37 (
    .I0(\picorv32/mem_addr [12]),
    .I1(basesoc_data_port_we[5]),
    .O(write_ctrl37_3713)
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  write_ctrl38 (
    .I0(\picorv32/mem_addr [12]),
    .I1(basesoc_data_port_we[6]),
    .O(write_ctrl38_3714)
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  write_ctrl39 (
    .I0(\picorv32/mem_addr [12]),
    .I1(basesoc_data_port_we[7]),
    .O(write_ctrl39_3715)
  );
  LUT6 #(
    .INIT ( 64'h0444074404440444 ))
  basesoc_port_cmd_ready2 (
    .I0(basesoc_sdram_bankmachine2_req_lock),
    .I1(\picorv32/mem_addr [11]),
    .I2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[3]),
    .I3(\n0585<3>1 ),
    .I4(basesoc_sdram_bankmachine3_cmd_buffer_valid_n_1341),
    .I5(basesoc_port_cmd_ready1_8318),
    .O(basesoc_port_cmd_ready2_8319)
  );
  LUT4 #(
    .INIT ( 16'h0100 ))
  write_ctrl48 (
    .I0(\picorv32/mem_addr [11]),
    .I1(\picorv32/mem_addr [12]),
    .I2(\picorv32/mem_addr [13]),
    .I3(basesoc_sram_we[0]),
    .O(write_ctrl)
  );
  LUT4 #(
    .INIT ( 16'h0100 ))
  write_ctrl1 (
    .I0(\picorv32/mem_addr [11]),
    .I1(\picorv32/mem_addr [12]),
    .I2(\picorv32/mem_addr [13]),
    .I3(basesoc_sram_we[1]),
    .O(write_ctrl1_3408)
  );
  LUT4 #(
    .INIT ( 16'h0100 ))
  write_ctrl2 (
    .I0(\picorv32/mem_addr [11]),
    .I1(\picorv32/mem_addr [12]),
    .I2(\picorv32/mem_addr [13]),
    .I3(basesoc_sram_we[2]),
    .O(write_ctrl2_3409)
  );
  LUT4 #(
    .INIT ( 16'h0100 ))
  write_ctrl3 (
    .I0(\picorv32/mem_addr [11]),
    .I1(\picorv32/mem_addr [12]),
    .I2(\picorv32/mem_addr [13]),
    .I3(basesoc_sram_we[3]),
    .O(write_ctrl3_3410)
  );
  LUT4 #(
    .INIT ( 16'h0020 ))
  write_ctrl4 (
    .I0(basesoc_sram_we[0]),
    .I1(\picorv32/mem_addr [12]),
    .I2(\picorv32/mem_addr [11]),
    .I3(\picorv32/mem_addr [13]),
    .O(write_ctrl4_3411)
  );
  LUT4 #(
    .INIT ( 16'h0020 ))
  write_ctrl5 (
    .I0(basesoc_sram_we[1]),
    .I1(\picorv32/mem_addr [12]),
    .I2(\picorv32/mem_addr [11]),
    .I3(\picorv32/mem_addr [13]),
    .O(write_ctrl5_3412)
  );
  LUT4 #(
    .INIT ( 16'h0020 ))
  write_ctrl6 (
    .I0(basesoc_sram_we[2]),
    .I1(\picorv32/mem_addr [12]),
    .I2(\picorv32/mem_addr [11]),
    .I3(\picorv32/mem_addr [13]),
    .O(write_ctrl6_3413)
  );
  LUT4 #(
    .INIT ( 16'h0020 ))
  write_ctrl7 (
    .I0(basesoc_sram_we[3]),
    .I1(\picorv32/mem_addr [12]),
    .I2(\picorv32/mem_addr [11]),
    .I3(\picorv32/mem_addr [13]),
    .O(write_ctrl7_3414)
  );
  LUT4 #(
    .INIT ( 16'h0020 ))
  write_ctrl8 (
    .I0(basesoc_sram_we[0]),
    .I1(\picorv32/mem_addr [11]),
    .I2(\picorv32/mem_addr [12]),
    .I3(\picorv32/mem_addr [13]),
    .O(write_ctrl8_3415)
  );
  LUT4 #(
    .INIT ( 16'h0020 ))
  write_ctrl9 (
    .I0(basesoc_sram_we[1]),
    .I1(\picorv32/mem_addr [11]),
    .I2(\picorv32/mem_addr [12]),
    .I3(\picorv32/mem_addr [13]),
    .O(write_ctrl9_3416)
  );
  LUT4 #(
    .INIT ( 16'h0020 ))
  write_ctrl10 (
    .I0(basesoc_sram_we[2]),
    .I1(\picorv32/mem_addr [11]),
    .I2(\picorv32/mem_addr [12]),
    .I3(\picorv32/mem_addr [13]),
    .O(write_ctrl10_3417)
  );
  LUT4 #(
    .INIT ( 16'h0020 ))
  write_ctrl11 (
    .I0(basesoc_sram_we[3]),
    .I1(\picorv32/mem_addr [11]),
    .I2(\picorv32/mem_addr [12]),
    .I3(\picorv32/mem_addr [13]),
    .O(write_ctrl11_3418)
  );
  LUT4 #(
    .INIT ( 16'h0800 ))
  write_ctrl12 (
    .I0(\picorv32/mem_addr [11]),
    .I1(\picorv32/mem_addr [12]),
    .I2(\picorv32/mem_addr [13]),
    .I3(basesoc_sram_we[0]),
    .O(write_ctrl12_3419)
  );
  LUT4 #(
    .INIT ( 16'h0800 ))
  write_ctrl13 (
    .I0(\picorv32/mem_addr [11]),
    .I1(\picorv32/mem_addr [12]),
    .I2(\picorv32/mem_addr [13]),
    .I3(basesoc_sram_we[1]),
    .O(write_ctrl13_3420)
  );
  LUT4 #(
    .INIT ( 16'h0800 ))
  write_ctrl14 (
    .I0(\picorv32/mem_addr [11]),
    .I1(\picorv32/mem_addr [12]),
    .I2(\picorv32/mem_addr [13]),
    .I3(basesoc_sram_we[2]),
    .O(write_ctrl14_3421)
  );
  LUT4 #(
    .INIT ( 16'h0800 ))
  write_ctrl15 (
    .I0(\picorv32/mem_addr [11]),
    .I1(\picorv32/mem_addr [12]),
    .I2(\picorv32/mem_addr [13]),
    .I3(basesoc_sram_we[3]),
    .O(write_ctrl15_3422)
  );
  LUT4 #(
    .INIT ( 16'h0020 ))
  write_ctrl16 (
    .I0(basesoc_sram_we[0]),
    .I1(\picorv32/mem_addr [11]),
    .I2(\picorv32/mem_addr [13]),
    .I3(\picorv32/mem_addr [12]),
    .O(write_ctrl16_3423)
  );
  LUT4 #(
    .INIT ( 16'h0020 ))
  write_ctrl17 (
    .I0(basesoc_sram_we[1]),
    .I1(\picorv32/mem_addr [11]),
    .I2(\picorv32/mem_addr [13]),
    .I3(\picorv32/mem_addr [12]),
    .O(write_ctrl17_3424)
  );
  LUT4 #(
    .INIT ( 16'h0020 ))
  write_ctrl18 (
    .I0(basesoc_sram_we[2]),
    .I1(\picorv32/mem_addr [11]),
    .I2(\picorv32/mem_addr [13]),
    .I3(\picorv32/mem_addr [12]),
    .O(write_ctrl18_3425)
  );
  LUT4 #(
    .INIT ( 16'h0020 ))
  write_ctrl19 (
    .I0(basesoc_sram_we[3]),
    .I1(\picorv32/mem_addr [11]),
    .I2(\picorv32/mem_addr [13]),
    .I3(\picorv32/mem_addr [12]),
    .O(write_ctrl19_3426)
  );
  LUT4 #(
    .INIT ( 16'h0800 ))
  write_ctrl20 (
    .I0(\picorv32/mem_addr [13]),
    .I1(\picorv32/mem_addr [11]),
    .I2(\picorv32/mem_addr [12]),
    .I3(basesoc_sram_we[0]),
    .O(write_ctrl20_3427)
  );
  LUT4 #(
    .INIT ( 16'h0800 ))
  write_ctrl21 (
    .I0(\picorv32/mem_addr [13]),
    .I1(\picorv32/mem_addr [11]),
    .I2(\picorv32/mem_addr [12]),
    .I3(basesoc_sram_we[1]),
    .O(write_ctrl21_3428)
  );
  LUT4 #(
    .INIT ( 16'h0800 ))
  write_ctrl22 (
    .I0(\picorv32/mem_addr [13]),
    .I1(\picorv32/mem_addr [11]),
    .I2(\picorv32/mem_addr [12]),
    .I3(basesoc_sram_we[2]),
    .O(write_ctrl22_3429)
  );
  LUT4 #(
    .INIT ( 16'h0800 ))
  write_ctrl23 (
    .I0(\picorv32/mem_addr [13]),
    .I1(\picorv32/mem_addr [11]),
    .I2(\picorv32/mem_addr [12]),
    .I3(basesoc_sram_we[3]),
    .O(write_ctrl23_3430)
  );
  LUT4 #(
    .INIT ( 16'h0800 ))
  write_ctrl24 (
    .I0(\picorv32/mem_addr [13]),
    .I1(\picorv32/mem_addr [12]),
    .I2(\picorv32/mem_addr [11]),
    .I3(basesoc_sram_we[0]),
    .O(write_ctrl24_3431)
  );
  LUT4 #(
    .INIT ( 16'h0800 ))
  write_ctrl25 (
    .I0(\picorv32/mem_addr [13]),
    .I1(\picorv32/mem_addr [12]),
    .I2(\picorv32/mem_addr [11]),
    .I3(basesoc_sram_we[1]),
    .O(write_ctrl25_3432)
  );
  LUT4 #(
    .INIT ( 16'h0800 ))
  write_ctrl26 (
    .I0(\picorv32/mem_addr [13]),
    .I1(\picorv32/mem_addr [12]),
    .I2(\picorv32/mem_addr [11]),
    .I3(basesoc_sram_we[2]),
    .O(write_ctrl26_3433)
  );
  LUT4 #(
    .INIT ( 16'h0800 ))
  write_ctrl27 (
    .I0(\picorv32/mem_addr [13]),
    .I1(\picorv32/mem_addr [12]),
    .I2(\picorv32/mem_addr [11]),
    .I3(basesoc_sram_we[3]),
    .O(write_ctrl27_3434)
  );
  LUT4 #(
    .INIT ( 16'h8000 ))
  write_ctrl28 (
    .I0(\picorv32/mem_addr [11]),
    .I1(\picorv32/mem_addr [12]),
    .I2(\picorv32/mem_addr [13]),
    .I3(basesoc_sram_we[0]),
    .O(write_ctrl28_3435)
  );
  LUT4 #(
    .INIT ( 16'h8000 ))
  write_ctrl29 (
    .I0(\picorv32/mem_addr [11]),
    .I1(\picorv32/mem_addr [12]),
    .I2(\picorv32/mem_addr [13]),
    .I3(basesoc_sram_we[1]),
    .O(write_ctrl29_3436)
  );
  LUT4 #(
    .INIT ( 16'h8000 ))
  write_ctrl30 (
    .I0(\picorv32/mem_addr [11]),
    .I1(\picorv32/mem_addr [12]),
    .I2(\picorv32/mem_addr [13]),
    .I3(basesoc_sram_we[2]),
    .O(write_ctrl30_3437)
  );
  LUT4 #(
    .INIT ( 16'h8000 ))
  write_ctrl31 (
    .I0(\picorv32/mem_addr [11]),
    .I1(\picorv32/mem_addr [12]),
    .I2(\picorv32/mem_addr [13]),
    .I3(basesoc_sram_we[3]),
    .O(write_ctrl31_3438)
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \Mcount_waittimer1_count_lut<0>  (
    .I0(waittimer1_count[0]),
    .I1(user_btn1_IBUF_12),
    .O(Mcount_waittimer1_count_lut[0])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \Mcount_waittimer0_count_lut<0>  (
    .I0(waittimer0_count[0]),
    .I1(user_btn0_IBUF_11),
    .O(Mcount_waittimer0_count_lut[0])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \Mcount_waittimer4_count_lut<0>  (
    .I0(waittimer4_count[0]),
    .I1(user_btn4_IBUF_15),
    .O(Mcount_waittimer4_count_lut[0])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \Mcount_waittimer2_count_lut<0>  (
    .I0(waittimer2_count[0]),
    .I1(user_btn2_IBUF_13),
    .O(Mcount_waittimer2_count_lut[0])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \Mcount_waittimer3_count_lut<0>  (
    .I0(waittimer3_count[0]),
    .I1(user_btn3_IBUF_14),
    .O(Mcount_waittimer3_count_lut[0])
  );
  LUT2 #(
    .INIT ( 4'h7 ))
  \Mcount_waittimer1_count_lut<1>  (
    .I0(user_btn1_IBUF_12),
    .I1(waittimer1_count[1]),
    .O(Mcount_waittimer1_count_lut[1])
  );
  LUT2 #(
    .INIT ( 4'h7 ))
  \Mcount_waittimer0_count_lut<1>  (
    .I0(user_btn0_IBUF_11),
    .I1(waittimer0_count[1]),
    .O(Mcount_waittimer0_count_lut[1])
  );
  LUT2 #(
    .INIT ( 4'h7 ))
  \Mcount_waittimer4_count_lut<1>  (
    .I0(user_btn4_IBUF_15),
    .I1(waittimer4_count[1]),
    .O(Mcount_waittimer4_count_lut[1])
  );
  LUT2 #(
    .INIT ( 4'h7 ))
  \Mcount_waittimer2_count_lut<1>  (
    .I0(user_btn2_IBUF_13),
    .I1(waittimer2_count[1]),
    .O(Mcount_waittimer2_count_lut[1])
  );
  LUT2 #(
    .INIT ( 4'h7 ))
  \Mcount_waittimer3_count_lut<1>  (
    .I0(user_btn3_IBUF_14),
    .I1(waittimer3_count[1]),
    .O(Mcount_waittimer3_count_lut[1])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \Mcount_waittimer1_count_lut<2>  (
    .I0(waittimer1_count[2]),
    .I1(user_btn1_IBUF_12),
    .O(Mcount_waittimer1_count_lut[2])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \Mcount_waittimer0_count_lut<2>  (
    .I0(waittimer0_count[2]),
    .I1(user_btn0_IBUF_11),
    .O(Mcount_waittimer0_count_lut[2])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \Mcount_waittimer4_count_lut<2>  (
    .I0(waittimer4_count[2]),
    .I1(user_btn4_IBUF_15),
    .O(Mcount_waittimer4_count_lut[2])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \Mcount_waittimer2_count_lut<2>  (
    .I0(waittimer2_count[2]),
    .I1(user_btn2_IBUF_13),
    .O(Mcount_waittimer2_count_lut[2])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \Mcount_waittimer3_count_lut<2>  (
    .I0(waittimer3_count[2]),
    .I1(user_btn3_IBUF_14),
    .O(Mcount_waittimer3_count_lut[2])
  );
  LUT2 #(
    .INIT ( 4'h7 ))
  \Mcount_waittimer1_count_lut<3>  (
    .I0(user_btn1_IBUF_12),
    .I1(waittimer1_count[3]),
    .O(Mcount_waittimer1_count_lut[3])
  );
  LUT2 #(
    .INIT ( 4'h7 ))
  \Mcount_waittimer0_count_lut<3>  (
    .I0(user_btn0_IBUF_11),
    .I1(waittimer0_count[3]),
    .O(Mcount_waittimer0_count_lut[3])
  );
  LUT2 #(
    .INIT ( 4'h7 ))
  \Mcount_waittimer4_count_lut<3>  (
    .I0(user_btn4_IBUF_15),
    .I1(waittimer4_count[3]),
    .O(Mcount_waittimer4_count_lut[3])
  );
  LUT2 #(
    .INIT ( 4'h7 ))
  \Mcount_waittimer2_count_lut<3>  (
    .I0(user_btn2_IBUF_13),
    .I1(waittimer2_count[3]),
    .O(Mcount_waittimer2_count_lut[3])
  );
  LUT2 #(
    .INIT ( 4'h7 ))
  \Mcount_waittimer3_count_lut<3>  (
    .I0(user_btn3_IBUF_14),
    .I1(waittimer3_count[3]),
    .O(Mcount_waittimer3_count_lut[3])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \Mcount_waittimer1_count_lut<4>  (
    .I0(waittimer1_count[4]),
    .I1(user_btn1_IBUF_12),
    .O(Mcount_waittimer1_count_lut[4])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \Mcount_waittimer0_count_lut<4>  (
    .I0(waittimer0_count[4]),
    .I1(user_btn0_IBUF_11),
    .O(Mcount_waittimer0_count_lut[4])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \Mcount_waittimer4_count_lut<4>  (
    .I0(waittimer4_count[4]),
    .I1(user_btn4_IBUF_15),
    .O(Mcount_waittimer4_count_lut[4])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \Mcount_waittimer2_count_lut<4>  (
    .I0(waittimer2_count[4]),
    .I1(user_btn2_IBUF_13),
    .O(Mcount_waittimer2_count_lut[4])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \Mcount_waittimer3_count_lut<4>  (
    .I0(waittimer3_count[4]),
    .I1(user_btn3_IBUF_14),
    .O(Mcount_waittimer3_count_lut[4])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \Mcount_waittimer1_count_lut<5>  (
    .I0(waittimer1_count[5]),
    .I1(user_btn1_IBUF_12),
    .O(Mcount_waittimer1_count_lut[5])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \Mcount_waittimer0_count_lut<5>  (
    .I0(waittimer0_count[5]),
    .I1(user_btn0_IBUF_11),
    .O(Mcount_waittimer0_count_lut[5])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \Mcount_waittimer4_count_lut<5>  (
    .I0(waittimer4_count[5]),
    .I1(user_btn4_IBUF_15),
    .O(Mcount_waittimer4_count_lut[5])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \Mcount_waittimer2_count_lut<5>  (
    .I0(waittimer2_count[5]),
    .I1(user_btn2_IBUF_13),
    .O(Mcount_waittimer2_count_lut[5])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \Mcount_waittimer3_count_lut<5>  (
    .I0(waittimer3_count[5]),
    .I1(user_btn3_IBUF_14),
    .O(Mcount_waittimer3_count_lut[5])
  );
  LUT2 #(
    .INIT ( 4'h7 ))
  \Mcount_waittimer1_count_lut<6>  (
    .I0(user_btn1_IBUF_12),
    .I1(waittimer1_count[6]),
    .O(Mcount_waittimer1_count_lut[6])
  );
  LUT2 #(
    .INIT ( 4'h7 ))
  \Mcount_waittimer0_count_lut<6>  (
    .I0(user_btn0_IBUF_11),
    .I1(waittimer0_count[6]),
    .O(Mcount_waittimer0_count_lut[6])
  );
  LUT2 #(
    .INIT ( 4'h7 ))
  \Mcount_waittimer4_count_lut<6>  (
    .I0(user_btn4_IBUF_15),
    .I1(waittimer4_count[6]),
    .O(Mcount_waittimer4_count_lut[6])
  );
  LUT2 #(
    .INIT ( 4'h7 ))
  \Mcount_waittimer2_count_lut<6>  (
    .I0(user_btn2_IBUF_13),
    .I1(waittimer2_count[6]),
    .O(Mcount_waittimer2_count_lut[6])
  );
  LUT2 #(
    .INIT ( 4'h7 ))
  \Mcount_waittimer3_count_lut<6>  (
    .I0(user_btn3_IBUF_14),
    .I1(waittimer3_count[6]),
    .O(Mcount_waittimer3_count_lut[6])
  );
  LUT2 #(
    .INIT ( 4'h7 ))
  \Mcount_waittimer1_count_lut<7>  (
    .I0(user_btn1_IBUF_12),
    .I1(waittimer1_count[7]),
    .O(Mcount_waittimer1_count_lut[7])
  );
  LUT2 #(
    .INIT ( 4'h7 ))
  \Mcount_waittimer0_count_lut<7>  (
    .I0(user_btn0_IBUF_11),
    .I1(waittimer0_count[7]),
    .O(Mcount_waittimer0_count_lut[7])
  );
  LUT2 #(
    .INIT ( 4'h7 ))
  \Mcount_waittimer4_count_lut<7>  (
    .I0(user_btn4_IBUF_15),
    .I1(waittimer4_count[7]),
    .O(Mcount_waittimer4_count_lut[7])
  );
  LUT2 #(
    .INIT ( 4'h7 ))
  \Mcount_waittimer2_count_lut<7>  (
    .I0(user_btn2_IBUF_13),
    .I1(waittimer2_count[7]),
    .O(Mcount_waittimer2_count_lut[7])
  );
  LUT2 #(
    .INIT ( 4'h7 ))
  \Mcount_waittimer3_count_lut<7>  (
    .I0(user_btn3_IBUF_14),
    .I1(waittimer3_count[7]),
    .O(Mcount_waittimer3_count_lut[7])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \Mcount_waittimer1_count_lut<8>  (
    .I0(waittimer1_count[8]),
    .I1(user_btn1_IBUF_12),
    .O(Mcount_waittimer1_count_lut[8])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \Mcount_waittimer0_count_lut<8>  (
    .I0(waittimer0_count[8]),
    .I1(user_btn0_IBUF_11),
    .O(Mcount_waittimer0_count_lut[8])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \Mcount_waittimer4_count_lut<8>  (
    .I0(waittimer4_count[8]),
    .I1(user_btn4_IBUF_15),
    .O(Mcount_waittimer4_count_lut[8])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \Mcount_waittimer2_count_lut<8>  (
    .I0(waittimer2_count[8]),
    .I1(user_btn2_IBUF_13),
    .O(Mcount_waittimer2_count_lut[8])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \Mcount_waittimer3_count_lut<8>  (
    .I0(waittimer3_count[8]),
    .I1(user_btn3_IBUF_14),
    .O(Mcount_waittimer3_count_lut[8])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \Mcount_waittimer1_count_lut<9>  (
    .I0(waittimer1_count[9]),
    .I1(user_btn1_IBUF_12),
    .O(Mcount_waittimer1_count_lut[9])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \Mcount_waittimer0_count_lut<9>  (
    .I0(waittimer0_count[9]),
    .I1(user_btn0_IBUF_11),
    .O(Mcount_waittimer0_count_lut[9])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \Mcount_waittimer4_count_lut<9>  (
    .I0(waittimer4_count[9]),
    .I1(user_btn4_IBUF_15),
    .O(Mcount_waittimer4_count_lut[9])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \Mcount_waittimer2_count_lut<9>  (
    .I0(waittimer2_count[9]),
    .I1(user_btn2_IBUF_13),
    .O(Mcount_waittimer2_count_lut[9])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \Mcount_waittimer3_count_lut<9>  (
    .I0(waittimer3_count[9]),
    .I1(user_btn3_IBUF_14),
    .O(Mcount_waittimer3_count_lut[9])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \Mcount_waittimer1_count_lut<10>  (
    .I0(waittimer1_count[10]),
    .I1(user_btn1_IBUF_12),
    .O(Mcount_waittimer1_count_lut[10])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \Mcount_waittimer0_count_lut<10>  (
    .I0(waittimer0_count[10]),
    .I1(user_btn0_IBUF_11),
    .O(Mcount_waittimer0_count_lut[10])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \Mcount_waittimer4_count_lut<10>  (
    .I0(waittimer4_count[10]),
    .I1(user_btn4_IBUF_15),
    .O(Mcount_waittimer4_count_lut[10])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \Mcount_waittimer2_count_lut<10>  (
    .I0(waittimer2_count[10]),
    .I1(user_btn2_IBUF_13),
    .O(Mcount_waittimer2_count_lut[10])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \Mcount_waittimer3_count_lut<10>  (
    .I0(waittimer3_count[10]),
    .I1(user_btn3_IBUF_14),
    .O(Mcount_waittimer3_count_lut[10])
  );
  LUT2 #(
    .INIT ( 4'h7 ))
  \Mcount_waittimer1_count_lut<11>  (
    .I0(user_btn1_IBUF_12),
    .I1(waittimer1_count[11]),
    .O(Mcount_waittimer1_count_lut[11])
  );
  LUT2 #(
    .INIT ( 4'h7 ))
  \Mcount_waittimer0_count_lut<11>  (
    .I0(user_btn0_IBUF_11),
    .I1(waittimer0_count[11]),
    .O(Mcount_waittimer0_count_lut[11])
  );
  LUT2 #(
    .INIT ( 4'h7 ))
  \Mcount_waittimer4_count_lut<11>  (
    .I0(user_btn4_IBUF_15),
    .I1(waittimer4_count[11]),
    .O(Mcount_waittimer4_count_lut[11])
  );
  LUT2 #(
    .INIT ( 4'h7 ))
  \Mcount_waittimer2_count_lut<11>  (
    .I0(user_btn2_IBUF_13),
    .I1(waittimer2_count[11]),
    .O(Mcount_waittimer2_count_lut[11])
  );
  LUT2 #(
    .INIT ( 4'h7 ))
  \Mcount_waittimer3_count_lut<11>  (
    .I0(user_btn3_IBUF_14),
    .I1(waittimer3_count[11]),
    .O(Mcount_waittimer3_count_lut[11])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \Mcount_waittimer1_count_lut<12>  (
    .I0(waittimer1_count[12]),
    .I1(user_btn1_IBUF_12),
    .O(Mcount_waittimer1_count_lut[12])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \Mcount_waittimer0_count_lut<12>  (
    .I0(waittimer0_count[12]),
    .I1(user_btn0_IBUF_11),
    .O(Mcount_waittimer0_count_lut[12])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \Mcount_waittimer4_count_lut<12>  (
    .I0(waittimer4_count[12]),
    .I1(user_btn4_IBUF_15),
    .O(Mcount_waittimer4_count_lut[12])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \Mcount_waittimer2_count_lut<12>  (
    .I0(waittimer2_count[12]),
    .I1(user_btn2_IBUF_13),
    .O(Mcount_waittimer2_count_lut[12])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \Mcount_waittimer3_count_lut<12>  (
    .I0(waittimer3_count[12]),
    .I1(user_btn3_IBUF_14),
    .O(Mcount_waittimer3_count_lut[12])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \Mcount_waittimer1_count_lut<13>  (
    .I0(waittimer1_count[13]),
    .I1(user_btn1_IBUF_12),
    .O(Mcount_waittimer1_count_lut[13])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \Mcount_waittimer0_count_lut<13>  (
    .I0(waittimer0_count[13]),
    .I1(user_btn0_IBUF_11),
    .O(Mcount_waittimer0_count_lut[13])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \Mcount_waittimer4_count_lut<13>  (
    .I0(waittimer4_count[13]),
    .I1(user_btn4_IBUF_15),
    .O(Mcount_waittimer4_count_lut[13])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \Mcount_waittimer2_count_lut<13>  (
    .I0(waittimer2_count[13]),
    .I1(user_btn2_IBUF_13),
    .O(Mcount_waittimer2_count_lut[13])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \Mcount_waittimer3_count_lut<13>  (
    .I0(waittimer3_count[13]),
    .I1(user_btn3_IBUF_14),
    .O(Mcount_waittimer3_count_lut[13])
  );
  LUT2 #(
    .INIT ( 4'h7 ))
  \Mcount_waittimer1_count_lut<14>  (
    .I0(user_btn1_IBUF_12),
    .I1(waittimer1_count[14]),
    .O(Mcount_waittimer1_count_lut[14])
  );
  LUT2 #(
    .INIT ( 4'h7 ))
  \Mcount_waittimer0_count_lut<14>  (
    .I0(user_btn0_IBUF_11),
    .I1(waittimer0_count[14]),
    .O(Mcount_waittimer0_count_lut[14])
  );
  LUT2 #(
    .INIT ( 4'h7 ))
  \Mcount_waittimer4_count_lut<14>  (
    .I0(user_btn4_IBUF_15),
    .I1(waittimer4_count[14]),
    .O(Mcount_waittimer4_count_lut[14])
  );
  LUT2 #(
    .INIT ( 4'h7 ))
  \Mcount_waittimer2_count_lut<14>  (
    .I0(user_btn2_IBUF_13),
    .I1(waittimer2_count[14]),
    .O(Mcount_waittimer2_count_lut[14])
  );
  LUT2 #(
    .INIT ( 4'h7 ))
  \Mcount_waittimer3_count_lut<14>  (
    .I0(user_btn3_IBUF_14),
    .I1(waittimer3_count[14]),
    .O(Mcount_waittimer3_count_lut[14])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \Mcount_waittimer1_count_lut<15>  (
    .I0(waittimer1_count[15]),
    .I1(user_btn1_IBUF_12),
    .O(Mcount_waittimer1_count_lut[15])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \Mcount_waittimer0_count_lut<15>  (
    .I0(waittimer0_count[15]),
    .I1(user_btn0_IBUF_11),
    .O(Mcount_waittimer0_count_lut[15])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \Mcount_waittimer4_count_lut<15>  (
    .I0(waittimer4_count[15]),
    .I1(user_btn4_IBUF_15),
    .O(Mcount_waittimer4_count_lut[15])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \Mcount_waittimer2_count_lut<15>  (
    .I0(waittimer2_count[15]),
    .I1(user_btn2_IBUF_13),
    .O(Mcount_waittimer2_count_lut[15])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \Mcount_waittimer3_count_lut<15>  (
    .I0(waittimer3_count[15]),
    .I1(user_btn3_IBUF_14),
    .O(Mcount_waittimer3_count_lut[15])
  );
  LUT2 #(
    .INIT ( 4'h7 ))
  \Mcount_waittimer1_count_lut<16>  (
    .I0(user_btn1_IBUF_12),
    .I1(waittimer1_count[16]),
    .O(Mcount_waittimer1_count_lut[16])
  );
  LUT2 #(
    .INIT ( 4'h7 ))
  \Mcount_waittimer0_count_lut<16>  (
    .I0(user_btn0_IBUF_11),
    .I1(waittimer0_count[16]),
    .O(Mcount_waittimer0_count_lut[16])
  );
  LUT2 #(
    .INIT ( 4'h7 ))
  \Mcount_waittimer4_count_lut<16>  (
    .I0(user_btn4_IBUF_15),
    .I1(waittimer4_count[16]),
    .O(Mcount_waittimer4_count_lut[16])
  );
  LUT2 #(
    .INIT ( 4'h7 ))
  \Mcount_waittimer2_count_lut<16>  (
    .I0(user_btn2_IBUF_13),
    .I1(waittimer2_count[16]),
    .O(Mcount_waittimer2_count_lut[16])
  );
  LUT2 #(
    .INIT ( 4'h7 ))
  \Mcount_waittimer3_count_lut<16>  (
    .I0(user_btn3_IBUF_14),
    .I1(waittimer3_count[16]),
    .O(Mcount_waittimer3_count_lut[16])
  );
  LUT2 #(
    .INIT ( 4'h7 ))
  \Mcount_waittimer1_count_lut<17>  (
    .I0(user_btn1_IBUF_12),
    .I1(waittimer1_count[17]),
    .O(Mcount_waittimer1_count_lut[17])
  );
  LUT2 #(
    .INIT ( 4'h7 ))
  \Mcount_waittimer0_count_lut<17>  (
    .I0(user_btn0_IBUF_11),
    .I1(waittimer0_count[17]),
    .O(Mcount_waittimer0_count_lut[17])
  );
  LUT2 #(
    .INIT ( 4'h7 ))
  \Mcount_waittimer4_count_lut<17>  (
    .I0(user_btn4_IBUF_15),
    .I1(waittimer4_count[17]),
    .O(Mcount_waittimer4_count_lut[17])
  );
  LUT2 #(
    .INIT ( 4'h7 ))
  \Mcount_waittimer2_count_lut<17>  (
    .I0(user_btn2_IBUF_13),
    .I1(waittimer2_count[17]),
    .O(Mcount_waittimer2_count_lut[17])
  );
  LUT2 #(
    .INIT ( 4'h7 ))
  \Mcount_waittimer3_count_lut<17>  (
    .I0(user_btn3_IBUF_14),
    .I1(waittimer3_count[17]),
    .O(Mcount_waittimer3_count_lut[17])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \Mcount_waittimer1_count_lut<18>  (
    .I0(waittimer1_count[18]),
    .I1(user_btn1_IBUF_12),
    .O(Mcount_waittimer1_count_lut[18])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \Mcount_waittimer0_count_lut<18>  (
    .I0(waittimer0_count[18]),
    .I1(user_btn0_IBUF_11),
    .O(Mcount_waittimer0_count_lut[18])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \Mcount_waittimer4_count_lut<18>  (
    .I0(waittimer4_count[18]),
    .I1(user_btn4_IBUF_15),
    .O(Mcount_waittimer4_count_lut[18])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \Mcount_waittimer2_count_lut<18>  (
    .I0(waittimer2_count[18]),
    .I1(user_btn2_IBUF_13),
    .O(Mcount_waittimer2_count_lut[18])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \Mcount_waittimer3_count_lut<18>  (
    .I0(waittimer3_count[18]),
    .I1(user_btn3_IBUF_14),
    .O(Mcount_waittimer3_count_lut[18])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \Mcount_waittimer1_count_lut<19>  (
    .I0(waittimer1_count[19]),
    .I1(user_btn1_IBUF_12),
    .O(Mcount_waittimer1_count_lut[19])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \Mcount_waittimer0_count_lut<19>  (
    .I0(waittimer0_count[19]),
    .I1(user_btn0_IBUF_11),
    .O(Mcount_waittimer0_count_lut[19])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \Mcount_waittimer4_count_lut<19>  (
    .I0(waittimer4_count[19]),
    .I1(user_btn4_IBUF_15),
    .O(Mcount_waittimer4_count_lut[19])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \Mcount_waittimer2_count_lut<19>  (
    .I0(waittimer2_count[19]),
    .I1(user_btn2_IBUF_13),
    .O(Mcount_waittimer2_count_lut[19])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \Mcount_waittimer3_count_lut<19>  (
    .I0(waittimer3_count[19]),
    .I1(user_btn3_IBUF_14),
    .O(Mcount_waittimer3_count_lut[19])
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  basesoc_csrbankarray_csrbank3_dfii_pi0_wrdata0_re1 (
    .I0(basesoc_csrbankarray_csrbank3_sel),
    .I1(basesoc_interface_we_943),
    .I2(_n7127),
    .O(basesoc_csrbankarray_csrbank3_dfii_pi0_wrdata0_re)
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  basesoc_csrbankarray_csrbank3_dfii_pi1_address0_re1 (
    .I0(basesoc_csrbankarray_csrbank3_sel),
    .I1(basesoc_interface_we_943),
    .I2(_n7151),
    .O(basesoc_csrbankarray_csrbank3_dfii_pi1_address0_re)
  );
  LUT6 #(
    .INIT ( 64'h0301020000000000 ))
  basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_cas_AND_537_o3 (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd2_961),
    .I1(multiplexer_state_FSM_FFd1),
    .I2(multiplexer_state_FSM_FFd2),
    .I3(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_cas_AND_537_o1_8050),
    .I4(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_cas_AND_537_o2_8051),
    .I5(rhs_array_muxed6),
    .O(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_cas_AND_537_o)
  );
  LUT6 #(
    .INIT ( 64'h1101100000000000 ))
  basesoc_sdram_choose_cmd_cmd_valid_basesoc_sdram_choose_cmd_cmd_payload_cas_AND_535_o3 (
    .I0(multiplexer_state_FSM_FFd1),
    .I1(multiplexer_state_FSM_FFd2),
    .I2(basesoc_sdram_choose_cmd_grant_FSM_FFd2),
    .I3(basesoc_sdram_choose_cmd_cmd_valid_basesoc_sdram_choose_cmd_cmd_payload_cas_AND_535_o1_8048),
    .I4(basesoc_sdram_choose_cmd_cmd_valid_basesoc_sdram_choose_cmd_cmd_payload_cas_AND_535_o2_8049),
    .I5(rhs_array_muxed0),
    .O(basesoc_sdram_choose_cmd_cmd_valid_basesoc_sdram_choose_cmd_cmd_payload_cas_AND_535_o)
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_521_o1231  (
    .I0(\spiflash_counter[8]_GND_1_o_equal_1146_o ),
    .I1(spiflash_sr[19]),
    .I2(spiflash_clk1_1130),
    .I3(basesoc_sdram_bandwidth_period_731),
    .I4(spiflash_sr[18]),
    .I5(\picorv32/mem_addr [11]),
    .O(\spiflash_sr[31]_spiflash_bus_adr[9]_MUX_511_o )
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_521_o1221  (
    .I0(\spiflash_counter[8]_GND_1_o_equal_1146_o ),
    .I1(spiflash_sr[18]),
    .I2(spiflash_clk1_1130),
    .I3(basesoc_sdram_bandwidth_period_731),
    .I4(spiflash_sr[17]),
    .I5(\picorv32/mem_addr [10]),
    .O(\spiflash_sr[31]_spiflash_bus_adr[8]_MUX_512_o )
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_521_o1211  (
    .I0(\spiflash_counter[8]_GND_1_o_equal_1146_o ),
    .I1(spiflash_sr[17]),
    .I2(spiflash_clk1_1130),
    .I3(basesoc_sdram_bandwidth_period_731),
    .I4(spiflash_sr[16]),
    .I5(\picorv32/mem_addr [9]),
    .O(\spiflash_sr[31]_spiflash_bus_adr[7]_MUX_513_o )
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_521_o1201  (
    .I0(\spiflash_counter[8]_GND_1_o_equal_1146_o ),
    .I1(spiflash_sr[16]),
    .I2(spiflash_clk1_1130),
    .I3(basesoc_sdram_bandwidth_period_731),
    .I4(spiflash_sr[15]),
    .I5(\picorv32/mem_addr [8]),
    .O(\spiflash_sr[31]_spiflash_bus_adr[6]_MUX_514_o )
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_521_o1191  (
    .I0(\spiflash_counter[8]_GND_1_o_equal_1146_o ),
    .I1(spiflash_sr[15]),
    .I2(spiflash_clk1_1130),
    .I3(basesoc_sdram_bandwidth_period_731),
    .I4(spiflash_sr[14]),
    .I5(\picorv32/mem_addr [7]),
    .O(\spiflash_sr[31]_spiflash_bus_adr[5]_MUX_515_o )
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_521_o1181  (
    .I0(\spiflash_counter[8]_GND_1_o_equal_1146_o ),
    .I1(spiflash_sr[14]),
    .I2(spiflash_clk1_1130),
    .I3(basesoc_sdram_bandwidth_period_731),
    .I4(spiflash_sr[13]),
    .I5(\picorv32/mem_addr [6]),
    .O(\spiflash_sr[31]_spiflash_bus_adr[4]_MUX_516_o )
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_521_o1171  (
    .I0(\spiflash_counter[8]_GND_1_o_equal_1146_o ),
    .I1(spiflash_sr[13]),
    .I2(spiflash_clk1_1130),
    .I3(basesoc_sdram_bandwidth_period_731),
    .I4(spiflash_sr[12]),
    .I5(\picorv32/mem_addr [5]),
    .O(\spiflash_sr[31]_spiflash_bus_adr[3]_MUX_517_o )
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_521_o1161  (
    .I0(\spiflash_counter[8]_GND_1_o_equal_1146_o ),
    .I1(spiflash_sr[12]),
    .I2(spiflash_clk1_1130),
    .I3(basesoc_sdram_bandwidth_period_731),
    .I4(spiflash_sr[11]),
    .I5(\picorv32/mem_addr [4]),
    .O(\spiflash_sr[31]_spiflash_bus_adr[2]_MUX_518_o )
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_521_o1131  (
    .I0(\spiflash_counter[8]_GND_1_o_equal_1146_o ),
    .I1(spiflash_sr[11]),
    .I2(spiflash_clk1_1130),
    .I3(basesoc_sdram_bandwidth_period_731),
    .I4(spiflash_sr[10]),
    .I5(\picorv32/mem_addr [3]),
    .O(\spiflash_sr[31]_spiflash_bus_adr[1]_MUX_519_o )
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_521_o161  (
    .I0(\spiflash_counter[8]_GND_1_o_equal_1146_o ),
    .I1(spiflash_sr[23]),
    .I2(spiflash_clk1_1130),
    .I3(basesoc_sdram_bandwidth_period_731),
    .I4(spiflash_sr[22]),
    .I5(\picorv32/mem_addr [15]),
    .O(\spiflash_sr[31]_spiflash_bus_adr[13]_MUX_507_o )
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_521_o151  (
    .I0(\spiflash_counter[8]_GND_1_o_equal_1146_o ),
    .I1(spiflash_sr[22]),
    .I2(spiflash_clk1_1130),
    .I3(basesoc_sdram_bandwidth_period_731),
    .I4(spiflash_sr[21]),
    .I5(\picorv32/mem_addr [14]),
    .O(\spiflash_sr[31]_spiflash_bus_adr[12]_MUX_508_o )
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_521_o141  (
    .I0(\spiflash_counter[8]_GND_1_o_equal_1146_o ),
    .I1(spiflash_sr[21]),
    .I2(spiflash_clk1_1130),
    .I3(basesoc_sdram_bandwidth_period_731),
    .I4(spiflash_sr[20]),
    .I5(\picorv32/mem_addr [13]),
    .O(\spiflash_sr[31]_spiflash_bus_adr[11]_MUX_509_o )
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_521_o131  (
    .I0(\spiflash_counter[8]_GND_1_o_equal_1146_o ),
    .I1(spiflash_sr[20]),
    .I2(spiflash_clk1_1130),
    .I3(basesoc_sdram_bandwidth_period_731),
    .I4(spiflash_sr[19]),
    .I5(\picorv32/mem_addr [12]),
    .O(\spiflash_sr[31]_spiflash_bus_adr[10]_MUX_510_o )
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_521_o121  (
    .I0(\spiflash_counter[8]_GND_1_o_equal_1146_o ),
    .I1(spiflash_sr[10]),
    .I2(spiflash_clk1_1130),
    .I3(basesoc_sdram_bandwidth_period_731),
    .I4(spiflash_sr[9]),
    .I5(\picorv32/mem_addr [2]),
    .O(\spiflash_sr[31]_spiflash_bus_adr[0]_MUX_520_o )
  );
  LUT6 #(
    .INIT ( 64'h00E000E000E00000 ))
  \picorv32/cpu_state_FSM_FFd7-In22  (
    .I0(\picorv32/pcpi_timeout_6565 ),
    .I1(\picorv32/instr_ecall_ebreak_6427 ),
    .I2(\picorv32/cpu_state_FSM_FFd5 ),
    .I3(\picorv32/cpu_state[7]_latched_store_Select_564_o4 ),
    .I4(\picorv32/irq_mask [1]),
    .I5(\picorv32/irq_active_6492 ),
    .O(\picorv32/cpu_state_FSM_FFd7-In22_8381 )
  );
  LUT6 #(
    .INIT ( 64'hF1FFF111E0EEE000 ))
  \picorv32/Mmux_mem_la_addr110  (
    .I0(\picorv32/mem_do_prefetch ),
    .I1(\picorv32/mem_do_rinst ),
    .I2(\picorv32/reg_out [10]),
    .I3(\picorv32/latched_store_latched_branch_AND_762_o ),
    .I4(\picorv32/reg_next_pc [10]),
    .I5(\picorv32/reg_op1_10 ),
    .O(\picorv32/mem_la_addr [10])
  );
  LUT6 #(
    .INIT ( 64'hF1FFF111E0EEE000 ))
  \picorv32/Mmux_mem_la_addr210  (
    .I0(\picorv32/mem_do_prefetch ),
    .I1(\picorv32/mem_do_rinst ),
    .I2(\picorv32/reg_out [11]),
    .I3(\picorv32/latched_store_latched_branch_AND_762_o ),
    .I4(\picorv32/reg_next_pc [11]),
    .I5(\picorv32/reg_op1_11 ),
    .O(\picorv32/mem_la_addr [11])
  );
  LUT6 #(
    .INIT ( 64'hF1FFF111E0EEE000 ))
  \picorv32/Mmux_mem_la_addr31  (
    .I0(\picorv32/mem_do_prefetch ),
    .I1(\picorv32/mem_do_rinst ),
    .I2(\picorv32/reg_out [12]),
    .I3(\picorv32/latched_store_latched_branch_AND_762_o ),
    .I4(\picorv32/reg_next_pc [12]),
    .I5(\picorv32/reg_op1_12 ),
    .O(\picorv32/mem_la_addr [12])
  );
  LUT6 #(
    .INIT ( 64'hF1FFF111E0EEE000 ))
  \picorv32/Mmux_mem_la_addr41  (
    .I0(\picorv32/mem_do_prefetch ),
    .I1(\picorv32/mem_do_rinst ),
    .I2(\picorv32/reg_out [13]),
    .I3(\picorv32/latched_store_latched_branch_AND_762_o ),
    .I4(\picorv32/reg_next_pc [13]),
    .I5(\picorv32/reg_op1_13 ),
    .O(\picorv32/mem_la_addr [13])
  );
  LUT6 #(
    .INIT ( 64'hF1FFF111E0EEE000 ))
  \picorv32/Mmux_mem_la_addr51  (
    .I0(\picorv32/mem_do_prefetch ),
    .I1(\picorv32/mem_do_rinst ),
    .I2(\picorv32/reg_out [14]),
    .I3(\picorv32/latched_store_latched_branch_AND_762_o ),
    .I4(\picorv32/reg_next_pc [14]),
    .I5(\picorv32/reg_op1_14 ),
    .O(\picorv32/mem_la_addr [14])
  );
  LUT6 #(
    .INIT ( 64'hF1FFF111E0EEE000 ))
  \picorv32/Mmux_mem_la_addr61  (
    .I0(\picorv32/mem_do_prefetch ),
    .I1(\picorv32/mem_do_rinst ),
    .I2(\picorv32/reg_out [15]),
    .I3(\picorv32/latched_store_latched_branch_AND_762_o ),
    .I4(\picorv32/reg_next_pc [15]),
    .I5(\picorv32/reg_op1_15 ),
    .O(\picorv32/mem_la_addr [15])
  );
  LUT6 #(
    .INIT ( 64'hF1FFF111E0EEE000 ))
  \picorv32/Mmux_mem_la_addr71  (
    .I0(\picorv32/mem_do_prefetch ),
    .I1(\picorv32/mem_do_rinst ),
    .I2(\picorv32/reg_out [16]),
    .I3(\picorv32/latched_store_latched_branch_AND_762_o ),
    .I4(\picorv32/reg_next_pc [16]),
    .I5(\picorv32/reg_op1_16 ),
    .O(\picorv32/mem_la_addr [16])
  );
  LUT6 #(
    .INIT ( 64'hF1FFF111E0EEE000 ))
  \picorv32/Mmux_mem_la_addr81  (
    .I0(\picorv32/mem_do_prefetch ),
    .I1(\picorv32/mem_do_rinst ),
    .I2(\picorv32/reg_out [17]),
    .I3(\picorv32/latched_store_latched_branch_AND_762_o ),
    .I4(\picorv32/reg_next_pc [17]),
    .I5(\picorv32/reg_op1_17 ),
    .O(\picorv32/mem_la_addr [17])
  );
  LUT6 #(
    .INIT ( 64'hF1FFF111E0EEE000 ))
  \picorv32/Mmux_mem_la_addr91  (
    .I0(\picorv32/mem_do_prefetch ),
    .I1(\picorv32/mem_do_rinst ),
    .I2(\picorv32/reg_out [18]),
    .I3(\picorv32/latched_store_latched_branch_AND_762_o ),
    .I4(\picorv32/reg_next_pc [18]),
    .I5(\picorv32/reg_op1_18 ),
    .O(\picorv32/mem_la_addr [18])
  );
  LUT6 #(
    .INIT ( 64'hF1FFF111E0EEE000 ))
  \picorv32/Mmux_mem_la_addr101  (
    .I0(\picorv32/mem_do_prefetch ),
    .I1(\picorv32/mem_do_rinst ),
    .I2(\picorv32/reg_out [19]),
    .I3(\picorv32/latched_store_latched_branch_AND_762_o ),
    .I4(\picorv32/reg_next_pc [19]),
    .I5(\picorv32/reg_op1_19 ),
    .O(\picorv32/mem_la_addr [19])
  );
  LUT6 #(
    .INIT ( 64'hF1FFF111E0EEE000 ))
  \picorv32/Mmux_mem_la_addr111  (
    .I0(\picorv32/mem_do_prefetch ),
    .I1(\picorv32/mem_do_rinst ),
    .I2(\picorv32/reg_out [20]),
    .I3(\picorv32/latched_store_latched_branch_AND_762_o ),
    .I4(\picorv32/reg_next_pc [20]),
    .I5(\picorv32/reg_op1_20 ),
    .O(\picorv32/mem_la_addr [20])
  );
  LUT6 #(
    .INIT ( 64'hF1FFF111E0EEE000 ))
  \picorv32/Mmux_mem_la_addr121  (
    .I0(\picorv32/mem_do_prefetch ),
    .I1(\picorv32/mem_do_rinst ),
    .I2(\picorv32/reg_out [21]),
    .I3(\picorv32/latched_store_latched_branch_AND_762_o ),
    .I4(\picorv32/reg_next_pc [21]),
    .I5(\picorv32/reg_op1_21 ),
    .O(\picorv32/mem_la_addr [21])
  );
  LUT6 #(
    .INIT ( 64'hF1FFF111E0EEE000 ))
  \picorv32/Mmux_mem_la_addr131  (
    .I0(\picorv32/mem_do_prefetch ),
    .I1(\picorv32/mem_do_rinst ),
    .I2(\picorv32/reg_out [22]),
    .I3(\picorv32/latched_store_latched_branch_AND_762_o ),
    .I4(\picorv32/reg_next_pc [22]),
    .I5(\picorv32/reg_op1_22 ),
    .O(\picorv32/mem_la_addr [22])
  );
  LUT6 #(
    .INIT ( 64'hF1FFF111E0EEE000 ))
  \picorv32/Mmux_mem_la_addr141  (
    .I0(\picorv32/mem_do_prefetch ),
    .I1(\picorv32/mem_do_rinst ),
    .I2(\picorv32/reg_out [23]),
    .I3(\picorv32/latched_store_latched_branch_AND_762_o ),
    .I4(\picorv32/reg_next_pc [23]),
    .I5(\picorv32/reg_op1_23 ),
    .O(\picorv32/mem_la_addr [23])
  );
  LUT6 #(
    .INIT ( 64'hF1FFF111E0EEE000 ))
  \picorv32/Mmux_mem_la_addr151  (
    .I0(\picorv32/mem_do_prefetch ),
    .I1(\picorv32/mem_do_rinst ),
    .I2(\picorv32/reg_out [24]),
    .I3(\picorv32/latched_store_latched_branch_AND_762_o ),
    .I4(\picorv32/reg_next_pc [24]),
    .I5(\picorv32/reg_op1_24 ),
    .O(\picorv32/mem_la_addr [24])
  );
  LUT6 #(
    .INIT ( 64'hF1FFF111E0EEE000 ))
  \picorv32/Mmux_mem_la_addr161  (
    .I0(\picorv32/mem_do_prefetch ),
    .I1(\picorv32/mem_do_rinst ),
    .I2(\picorv32/reg_out [25]),
    .I3(\picorv32/latched_store_latched_branch_AND_762_o ),
    .I4(\picorv32/reg_next_pc [25]),
    .I5(\picorv32/reg_op1_25 ),
    .O(\picorv32/mem_la_addr [25])
  );
  LUT6 #(
    .INIT ( 64'hF1FFF111E0EEE000 ))
  \picorv32/Mmux_mem_la_addr171  (
    .I0(\picorv32/mem_do_prefetch ),
    .I1(\picorv32/mem_do_rinst ),
    .I2(\picorv32/reg_out [26]),
    .I3(\picorv32/latched_store_latched_branch_AND_762_o ),
    .I4(\picorv32/reg_next_pc [26]),
    .I5(\picorv32/reg_op1_26 ),
    .O(\picorv32/mem_la_addr [26])
  );
  LUT6 #(
    .INIT ( 64'hF1FFF111E0EEE000 ))
  \picorv32/Mmux_mem_la_addr181  (
    .I0(\picorv32/mem_do_prefetch ),
    .I1(\picorv32/mem_do_rinst ),
    .I2(\picorv32/reg_out [27]),
    .I3(\picorv32/latched_store_latched_branch_AND_762_o ),
    .I4(\picorv32/reg_next_pc [27]),
    .I5(\picorv32/reg_op1_27 ),
    .O(\picorv32/mem_la_addr [27])
  );
  LUT6 #(
    .INIT ( 64'hF1FFF111E0EEE000 ))
  \picorv32/Mmux_mem_la_addr191  (
    .I0(\picorv32/mem_do_prefetch ),
    .I1(\picorv32/mem_do_rinst ),
    .I2(\picorv32/reg_out [28]),
    .I3(\picorv32/latched_store_latched_branch_AND_762_o ),
    .I4(\picorv32/reg_next_pc [28]),
    .I5(\picorv32/reg_op1_28 ),
    .O(\picorv32/mem_la_addr [28])
  );
  LUT6 #(
    .INIT ( 64'hF1FFF111E0EEE000 ))
  \picorv32/Mmux_mem_la_addr201  (
    .I0(\picorv32/mem_do_prefetch ),
    .I1(\picorv32/mem_do_rinst ),
    .I2(\picorv32/reg_out [29]),
    .I3(\picorv32/latched_store_latched_branch_AND_762_o ),
    .I4(\picorv32/reg_next_pc [29]),
    .I5(\picorv32/reg_op1_29 ),
    .O(\picorv32/mem_la_addr [29])
  );
  LUT6 #(
    .INIT ( 64'hF1FFF111E0EEE000 ))
  \picorv32/Mmux_mem_la_addr211  (
    .I0(\picorv32/mem_do_prefetch ),
    .I1(\picorv32/mem_do_rinst ),
    .I2(\picorv32/reg_out [2]),
    .I3(\picorv32/latched_store_latched_branch_AND_762_o ),
    .I4(\picorv32/reg_next_pc [2]),
    .I5(\picorv32/reg_op1_2 ),
    .O(\picorv32/mem_la_addr [2])
  );
  LUT6 #(
    .INIT ( 64'hF1FFF111E0EEE000 ))
  \picorv32/Mmux_mem_la_addr221  (
    .I0(\picorv32/mem_do_prefetch ),
    .I1(\picorv32/mem_do_rinst ),
    .I2(\picorv32/reg_out [30]),
    .I3(\picorv32/latched_store_latched_branch_AND_762_o ),
    .I4(\picorv32/reg_next_pc [30]),
    .I5(\picorv32/reg_op1_30 ),
    .O(\picorv32/mem_la_addr [30])
  );
  LUT6 #(
    .INIT ( 64'hF1FFF111E0EEE000 ))
  \picorv32/Mmux_mem_la_addr231  (
    .I0(\picorv32/mem_do_prefetch ),
    .I1(\picorv32/mem_do_rinst ),
    .I2(\picorv32/reg_out [31]),
    .I3(\picorv32/latched_store_latched_branch_AND_762_o ),
    .I4(\picorv32/reg_next_pc [31]),
    .I5(\picorv32/reg_op1_31 ),
    .O(\picorv32/mem_la_addr [31])
  );
  LUT6 #(
    .INIT ( 64'hF1FFF111E0EEE000 ))
  \picorv32/Mmux_mem_la_addr241  (
    .I0(\picorv32/mem_do_prefetch ),
    .I1(\picorv32/mem_do_rinst ),
    .I2(\picorv32/reg_out [3]),
    .I3(\picorv32/latched_store_latched_branch_AND_762_o ),
    .I4(\picorv32/reg_next_pc [3]),
    .I5(\picorv32/reg_op1_3 ),
    .O(\picorv32/mem_la_addr [3])
  );
  LUT6 #(
    .INIT ( 64'hF1FFF111E0EEE000 ))
  \picorv32/Mmux_mem_la_addr251  (
    .I0(\picorv32/mem_do_prefetch ),
    .I1(\picorv32/mem_do_rinst ),
    .I2(\picorv32/reg_out [4]),
    .I3(\picorv32/latched_store_latched_branch_AND_762_o ),
    .I4(\picorv32/reg_next_pc [4]),
    .I5(\picorv32/reg_op1_4 ),
    .O(\picorv32/mem_la_addr [4])
  );
  LUT6 #(
    .INIT ( 64'hF1FFF111E0EEE000 ))
  \picorv32/Mmux_mem_la_addr261  (
    .I0(\picorv32/mem_do_prefetch ),
    .I1(\picorv32/mem_do_rinst ),
    .I2(\picorv32/reg_out [5]),
    .I3(\picorv32/latched_store_latched_branch_AND_762_o ),
    .I4(\picorv32/reg_next_pc [5]),
    .I5(\picorv32/reg_op1_5 ),
    .O(\picorv32/mem_la_addr [5])
  );
  LUT6 #(
    .INIT ( 64'hF1FFF111E0EEE000 ))
  \picorv32/Mmux_mem_la_addr271  (
    .I0(\picorv32/mem_do_prefetch ),
    .I1(\picorv32/mem_do_rinst ),
    .I2(\picorv32/reg_out [6]),
    .I3(\picorv32/latched_store_latched_branch_AND_762_o ),
    .I4(\picorv32/reg_next_pc [6]),
    .I5(\picorv32/reg_op1_6 ),
    .O(\picorv32/mem_la_addr [6])
  );
  LUT6 #(
    .INIT ( 64'hF1FFF111E0EEE000 ))
  \picorv32/Mmux_mem_la_addr281  (
    .I0(\picorv32/mem_do_prefetch ),
    .I1(\picorv32/mem_do_rinst ),
    .I2(\picorv32/reg_out [7]),
    .I3(\picorv32/latched_store_latched_branch_AND_762_o ),
    .I4(\picorv32/reg_next_pc [7]),
    .I5(\picorv32/reg_op1_7 ),
    .O(\picorv32/mem_la_addr [7])
  );
  LUT6 #(
    .INIT ( 64'hF1FFF111E0EEE000 ))
  \picorv32/Mmux_mem_la_addr291  (
    .I0(\picorv32/mem_do_prefetch ),
    .I1(\picorv32/mem_do_rinst ),
    .I2(\picorv32/reg_out [8]),
    .I3(\picorv32/latched_store_latched_branch_AND_762_o ),
    .I4(\picorv32/reg_next_pc [8]),
    .I5(\picorv32/reg_op1_8 ),
    .O(\picorv32/mem_la_addr [8])
  );
  LUT6 #(
    .INIT ( 64'hF1FFF111E0EEE000 ))
  \picorv32/Mmux_mem_la_addr301  (
    .I0(\picorv32/mem_do_prefetch ),
    .I1(\picorv32/mem_do_rinst ),
    .I2(\picorv32/reg_out [9]),
    .I3(\picorv32/latched_store_latched_branch_AND_762_o ),
    .I4(\picorv32/reg_next_pc [9]),
    .I5(\picorv32/reg_op1_9 ),
    .O(\picorv32/mem_la_addr [9])
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  basesoc_csrbankarray_csrbank3_dfii_pi0_baddress0_re1 (
    .I0(basesoc_csrbankarray_csrbank3_sel),
    .I1(basesoc_interface_we_943),
    .I2(_n7115),
    .O(basesoc_csrbankarray_csrbank3_dfii_pi0_baddress0_re)
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  basesoc_csrbankarray_csrbank3_dfii_pi0_wrdata3_re1 (
    .I0(basesoc_csrbankarray_csrbank3_sel),
    .I1(basesoc_interface_we_943),
    .I2(_n7118),
    .O(basesoc_csrbankarray_csrbank3_dfii_pi0_wrdata3_re)
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  basesoc_csrbankarray_csrbank3_dfii_pi1_wrdata2_re1 (
    .I0(basesoc_csrbankarray_csrbank3_sel),
    .I1(basesoc_interface_we_943),
    .I2(_n7160),
    .O(basesoc_csrbankarray_csrbank3_dfii_pi1_wrdata2_re)
  );
  LUT6 #(
    .INIT ( 64'h7D7D7D5555555555 ))
  \picorv32/_n13091  (
    .I0(sys_rst_INV_439_o_2326),
    .I1(basesoc_grant_1650),
    .I2(\picorv32/mem_instr_432 ),
    .I3(basesoc_done),
    .I4(basesoc_sram_bus_ack_basesoc_interface1_wb_sdram_ack_OR_216_o),
    .I5(\picorv32/trap_6566 ),
    .O(\picorv32/_n1309 )
  );
  LUT3 #(
    .INIT ( 8'h08 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT702  (
    .I0(basesoc_sdram_phaseinjector0_wrdata_storage_full_14_1719),
    .I1(_n71241),
    .I2(\basesoc_interface_adr[4] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT702_8169 )
  );
  LUT4 #(
    .INIT ( 16'h0020 ))
  \picorv32/_n1469_inv1  (
    .I0(\picorv32/cpu_state_FSM_FFd6_6168 ),
    .I1(\picorv32/instr_waitirq_6486 ),
    .I2(\picorv32/decoder_trigger ),
    .I3(\picorv32/decoder_trigger_irq_state[1]_OR_560_o ),
    .O(\picorv32/_n1469_inv )
  );
  LUT5 #(
    .INIT ( 32'hFFFFFFFE ))
  \picorv32/cpu_state__n17171  (
    .I0(\picorv32/cpu_state_FSM_FFd7_6169 ),
    .I1(\picorv32/cpu_state_FSM_FFd2 ),
    .I2(\picorv32/cpu_state_FSM_FFd4 ),
    .I3(\picorv32/cpu_state_FSM_FFd1 ),
    .I4(\picorv32/cpu_state_FSM_FFd3 ),
    .O(\picorv32/_n1717 )
  );
  LUT4 #(
    .INIT ( 16'hE444 ))
  \picorv32/pcpi_mul/Mmux_next_rs2[63]_GND_3_o_mux_56_OUT261  (
    .I0(\picorv32/pcpi_mul/mul_waiting_7079 ),
    .I1(\picorv32/pcpi_mul/rs2 [31]),
    .I2(\picorv32/pcpi_mul/instr_mulh_7077 ),
    .I3(\picorv32/reg_op2_31_6050 ),
    .O(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<32> )
  );
  LUT4 #(
    .INIT ( 16'hE444 ))
  \picorv32/pcpi_mul/Mmux_next_rs2[63]_GND_3_o_mux_56_OUT271  (
    .I0(\picorv32/pcpi_mul/mul_waiting_7079 ),
    .I1(\picorv32/pcpi_mul/rs2 [32]),
    .I2(\picorv32/pcpi_mul/instr_mulh_7077 ),
    .I3(\picorv32/reg_op2_31_6050 ),
    .O(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<33> )
  );
  LUT4 #(
    .INIT ( 16'hE444 ))
  \picorv32/pcpi_mul/Mmux_next_rs2[63]_GND_3_o_mux_56_OUT281  (
    .I0(\picorv32/pcpi_mul/mul_waiting_7079 ),
    .I1(\picorv32/pcpi_mul/rs2 [33]),
    .I2(\picorv32/pcpi_mul/instr_mulh_7077 ),
    .I3(\picorv32/reg_op2_31_6050 ),
    .O(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<34> )
  );
  LUT4 #(
    .INIT ( 16'hE444 ))
  \picorv32/pcpi_mul/Mmux_next_rs2[63]_GND_3_o_mux_56_OUT291  (
    .I0(\picorv32/pcpi_mul/mul_waiting_7079 ),
    .I1(\picorv32/pcpi_mul/rs2 [34]),
    .I2(\picorv32/pcpi_mul/instr_mulh_7077 ),
    .I3(\picorv32/reg_op2_31_6050 ),
    .O(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<35> )
  );
  LUT4 #(
    .INIT ( 16'hE444 ))
  \picorv32/pcpi_mul/Mmux_next_rs2[63]_GND_3_o_mux_56_OUT301  (
    .I0(\picorv32/pcpi_mul/mul_waiting_7079 ),
    .I1(\picorv32/pcpi_mul/rs2 [35]),
    .I2(\picorv32/pcpi_mul/instr_mulh_7077 ),
    .I3(\picorv32/reg_op2_31_6050 ),
    .O(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<36> )
  );
  LUT4 #(
    .INIT ( 16'hE444 ))
  \picorv32/pcpi_mul/Mmux_next_rs2[63]_GND_3_o_mux_56_OUT311  (
    .I0(\picorv32/pcpi_mul/mul_waiting_7079 ),
    .I1(\picorv32/pcpi_mul/rs2 [36]),
    .I2(\picorv32/pcpi_mul/instr_mulh_7077 ),
    .I3(\picorv32/reg_op2_31_6050 ),
    .O(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<37> )
  );
  LUT4 #(
    .INIT ( 16'hE444 ))
  \picorv32/pcpi_mul/Mmux_next_rs2[63]_GND_3_o_mux_56_OUT321  (
    .I0(\picorv32/pcpi_mul/mul_waiting_7079 ),
    .I1(\picorv32/pcpi_mul/rs2 [37]),
    .I2(\picorv32/pcpi_mul/instr_mulh_7077 ),
    .I3(\picorv32/reg_op2_31_6050 ),
    .O(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<38> )
  );
  LUT4 #(
    .INIT ( 16'hE444 ))
  \picorv32/pcpi_mul/Mmux_next_rs2[63]_GND_3_o_mux_56_OUT331  (
    .I0(\picorv32/pcpi_mul/mul_waiting_7079 ),
    .I1(\picorv32/pcpi_mul/rs2 [38]),
    .I2(\picorv32/pcpi_mul/instr_mulh_7077 ),
    .I3(\picorv32/reg_op2_31_6050 ),
    .O(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<39> )
  );
  LUT4 #(
    .INIT ( 16'hE444 ))
  \picorv32/pcpi_mul/Mmux_next_rs2[63]_GND_3_o_mux_56_OUT351  (
    .I0(\picorv32/pcpi_mul/mul_waiting_7079 ),
    .I1(\picorv32/pcpi_mul/rs2 [39]),
    .I2(\picorv32/pcpi_mul/instr_mulh_7077 ),
    .I3(\picorv32/reg_op2_31_6050 ),
    .O(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<40> )
  );
  LUT4 #(
    .INIT ( 16'hE444 ))
  \picorv32/pcpi_mul/Mmux_next_rs2[63]_GND_3_o_mux_56_OUT361  (
    .I0(\picorv32/pcpi_mul/mul_waiting_7079 ),
    .I1(\picorv32/pcpi_mul/rs2 [40]),
    .I2(\picorv32/pcpi_mul/instr_mulh_7077 ),
    .I3(\picorv32/reg_op2_31_6050 ),
    .O(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<41> )
  );
  LUT4 #(
    .INIT ( 16'hE444 ))
  \picorv32/pcpi_mul/Mmux_next_rs2[63]_GND_3_o_mux_56_OUT371  (
    .I0(\picorv32/pcpi_mul/mul_waiting_7079 ),
    .I1(\picorv32/pcpi_mul/rs2 [41]),
    .I2(\picorv32/pcpi_mul/instr_mulh_7077 ),
    .I3(\picorv32/reg_op2_31_6050 ),
    .O(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<42> )
  );
  LUT4 #(
    .INIT ( 16'hE444 ))
  \picorv32/pcpi_mul/Mmux_next_rs2[63]_GND_3_o_mux_56_OUT381  (
    .I0(\picorv32/pcpi_mul/mul_waiting_7079 ),
    .I1(\picorv32/pcpi_mul/rs2 [42]),
    .I2(\picorv32/pcpi_mul/instr_mulh_7077 ),
    .I3(\picorv32/reg_op2_31_6050 ),
    .O(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<43> )
  );
  LUT4 #(
    .INIT ( 16'hE444 ))
  \picorv32/pcpi_mul/Mmux_next_rs2[63]_GND_3_o_mux_56_OUT391  (
    .I0(\picorv32/pcpi_mul/mul_waiting_7079 ),
    .I1(\picorv32/pcpi_mul/rs2 [43]),
    .I2(\picorv32/pcpi_mul/instr_mulh_7077 ),
    .I3(\picorv32/reg_op2_31_6050 ),
    .O(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<44> )
  );
  LUT4 #(
    .INIT ( 16'hE444 ))
  \picorv32/pcpi_mul/Mmux_next_rs2[63]_GND_3_o_mux_56_OUT401  (
    .I0(\picorv32/pcpi_mul/mul_waiting_7079 ),
    .I1(\picorv32/pcpi_mul/rs2 [44]),
    .I2(\picorv32/pcpi_mul/instr_mulh_7077 ),
    .I3(\picorv32/reg_op2_31_6050 ),
    .O(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<45> )
  );
  LUT4 #(
    .INIT ( 16'hE444 ))
  \picorv32/pcpi_mul/Mmux_next_rs2[63]_GND_3_o_mux_56_OUT411  (
    .I0(\picorv32/pcpi_mul/mul_waiting_7079 ),
    .I1(\picorv32/pcpi_mul/rs2 [45]),
    .I2(\picorv32/pcpi_mul/instr_mulh_7077 ),
    .I3(\picorv32/reg_op2_31_6050 ),
    .O(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<46> )
  );
  LUT4 #(
    .INIT ( 16'hE444 ))
  \picorv32/pcpi_mul/Mmux_next_rs2[63]_GND_3_o_mux_56_OUT421  (
    .I0(\picorv32/pcpi_mul/mul_waiting_7079 ),
    .I1(\picorv32/pcpi_mul/rs2 [46]),
    .I2(\picorv32/pcpi_mul/instr_mulh_7077 ),
    .I3(\picorv32/reg_op2_31_6050 ),
    .O(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<47> )
  );
  LUT4 #(
    .INIT ( 16'hE444 ))
  \picorv32/pcpi_mul/Mmux_next_rs2[63]_GND_3_o_mux_56_OUT431  (
    .I0(\picorv32/pcpi_mul/mul_waiting_7079 ),
    .I1(\picorv32/pcpi_mul/rs2 [47]),
    .I2(\picorv32/pcpi_mul/instr_mulh_7077 ),
    .I3(\picorv32/reg_op2_31_6050 ),
    .O(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<48> )
  );
  LUT4 #(
    .INIT ( 16'hE444 ))
  \picorv32/pcpi_mul/Mmux_next_rs2[63]_GND_3_o_mux_56_OUT441  (
    .I0(\picorv32/pcpi_mul/mul_waiting_7079 ),
    .I1(\picorv32/pcpi_mul/rs2 [48]),
    .I2(\picorv32/pcpi_mul/instr_mulh_7077 ),
    .I3(\picorv32/reg_op2_31_6050 ),
    .O(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<49> )
  );
  LUT4 #(
    .INIT ( 16'hE444 ))
  \picorv32/pcpi_mul/Mmux_next_rs2[63]_GND_3_o_mux_56_OUT461  (
    .I0(\picorv32/pcpi_mul/mul_waiting_7079 ),
    .I1(\picorv32/pcpi_mul/rs2 [49]),
    .I2(\picorv32/pcpi_mul/instr_mulh_7077 ),
    .I3(\picorv32/reg_op2_31_6050 ),
    .O(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<50> )
  );
  LUT4 #(
    .INIT ( 16'hE444 ))
  \picorv32/pcpi_mul/Mmux_next_rs2[63]_GND_3_o_mux_56_OUT471  (
    .I0(\picorv32/pcpi_mul/mul_waiting_7079 ),
    .I1(\picorv32/pcpi_mul/rs2 [50]),
    .I2(\picorv32/pcpi_mul/instr_mulh_7077 ),
    .I3(\picorv32/reg_op2_31_6050 ),
    .O(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<51> )
  );
  LUT4 #(
    .INIT ( 16'hE444 ))
  \picorv32/pcpi_mul/Mmux_next_rs2[63]_GND_3_o_mux_56_OUT481  (
    .I0(\picorv32/pcpi_mul/mul_waiting_7079 ),
    .I1(\picorv32/pcpi_mul/rs2 [51]),
    .I2(\picorv32/pcpi_mul/instr_mulh_7077 ),
    .I3(\picorv32/reg_op2_31_6050 ),
    .O(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<52> )
  );
  LUT4 #(
    .INIT ( 16'hE444 ))
  \picorv32/pcpi_mul/Mmux_next_rs2[63]_GND_3_o_mux_56_OUT491  (
    .I0(\picorv32/pcpi_mul/mul_waiting_7079 ),
    .I1(\picorv32/pcpi_mul/rs2 [52]),
    .I2(\picorv32/pcpi_mul/instr_mulh_7077 ),
    .I3(\picorv32/reg_op2_31_6050 ),
    .O(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<53> )
  );
  LUT4 #(
    .INIT ( 16'hE444 ))
  \picorv32/pcpi_mul/Mmux_next_rs2[63]_GND_3_o_mux_56_OUT501  (
    .I0(\picorv32/pcpi_mul/mul_waiting_7079 ),
    .I1(\picorv32/pcpi_mul/rs2 [53]),
    .I2(\picorv32/pcpi_mul/instr_mulh_7077 ),
    .I3(\picorv32/reg_op2_31_6050 ),
    .O(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<54> )
  );
  LUT4 #(
    .INIT ( 16'hE444 ))
  \picorv32/pcpi_mul/Mmux_next_rs2[63]_GND_3_o_mux_56_OUT511  (
    .I0(\picorv32/pcpi_mul/mul_waiting_7079 ),
    .I1(\picorv32/pcpi_mul/rs2 [54]),
    .I2(\picorv32/pcpi_mul/instr_mulh_7077 ),
    .I3(\picorv32/reg_op2_31_6050 ),
    .O(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<55> )
  );
  LUT4 #(
    .INIT ( 16'hE444 ))
  \picorv32/pcpi_mul/Mmux_next_rs2[63]_GND_3_o_mux_56_OUT521  (
    .I0(\picorv32/pcpi_mul/mul_waiting_7079 ),
    .I1(\picorv32/pcpi_mul/rs2 [55]),
    .I2(\picorv32/pcpi_mul/instr_mulh_7077 ),
    .I3(\picorv32/reg_op2_31_6050 ),
    .O(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<56> )
  );
  LUT4 #(
    .INIT ( 16'hE444 ))
  \picorv32/pcpi_mul/Mmux_next_rs2[63]_GND_3_o_mux_56_OUT531  (
    .I0(\picorv32/pcpi_mul/mul_waiting_7079 ),
    .I1(\picorv32/pcpi_mul/rs2 [56]),
    .I2(\picorv32/pcpi_mul/instr_mulh_7077 ),
    .I3(\picorv32/reg_op2_31_6050 ),
    .O(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<57> )
  );
  LUT4 #(
    .INIT ( 16'hE444 ))
  \picorv32/pcpi_mul/Mmux_next_rs2[63]_GND_3_o_mux_56_OUT541  (
    .I0(\picorv32/pcpi_mul/mul_waiting_7079 ),
    .I1(\picorv32/pcpi_mul/rs2 [57]),
    .I2(\picorv32/pcpi_mul/instr_mulh_7077 ),
    .I3(\picorv32/reg_op2_31_6050 ),
    .O(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<58> )
  );
  LUT4 #(
    .INIT ( 16'hE444 ))
  \picorv32/pcpi_mul/Mmux_next_rs2[63]_GND_3_o_mux_56_OUT551  (
    .I0(\picorv32/pcpi_mul/mul_waiting_7079 ),
    .I1(\picorv32/pcpi_mul/rs2 [58]),
    .I2(\picorv32/pcpi_mul/instr_mulh_7077 ),
    .I3(\picorv32/reg_op2_31_6050 ),
    .O(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<59> )
  );
  LUT4 #(
    .INIT ( 16'hE444 ))
  \picorv32/pcpi_mul/Mmux_next_rs2[63]_GND_3_o_mux_56_OUT571  (
    .I0(\picorv32/pcpi_mul/mul_waiting_7079 ),
    .I1(\picorv32/pcpi_mul/rs2 [59]),
    .I2(\picorv32/pcpi_mul/instr_mulh_7077 ),
    .I3(\picorv32/reg_op2_31_6050 ),
    .O(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<60> )
  );
  LUT4 #(
    .INIT ( 16'hE444 ))
  \picorv32/pcpi_mul/Mmux_next_rs2[63]_GND_3_o_mux_56_OUT581  (
    .I0(\picorv32/pcpi_mul/mul_waiting_7079 ),
    .I1(\picorv32/pcpi_mul/rs2 [60]),
    .I2(\picorv32/pcpi_mul/instr_mulh_7077 ),
    .I3(\picorv32/reg_op2_31_6050 ),
    .O(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<61> )
  );
  LUT4 #(
    .INIT ( 16'hE444 ))
  \picorv32/pcpi_mul/Mmux_next_rs2[63]_GND_3_o_mux_56_OUT591  (
    .I0(\picorv32/pcpi_mul/mul_waiting_7079 ),
    .I1(\picorv32/pcpi_mul/rs2 [61]),
    .I2(\picorv32/pcpi_mul/instr_mulh_7077 ),
    .I3(\picorv32/reg_op2_31_6050 ),
    .O(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<62> )
  );
  LUT4 #(
    .INIT ( 16'hE444 ))
  \picorv32/pcpi_mul/Mmux_next_rs2[63]_GND_3_o_mux_56_OUT601  (
    .I0(\picorv32/pcpi_mul/mul_waiting_7079 ),
    .I1(\picorv32/pcpi_mul/rs2 [62]),
    .I2(\picorv32/pcpi_mul/instr_mulh_7077 ),
    .I3(\picorv32/reg_op2_31_6050 ),
    .O(\picorv32/pcpi_mul/next_rs2[63]_GND_3_o_mux_56_OUT<63> )
  );
  LUT4 #(
    .INIT ( 16'h000B ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT1521  (
    .I0(\basesoc_interface_adr[4] ),
    .I1(_n71241),
    .I2(_n7127),
    .I3(_n7130),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT152 )
  );
  LUT4 #(
    .INIT ( 16'h0007 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT1721  (
    .I0(\basesoc_interface_adr[4] ),
    .I1(_n71241),
    .I2(_n7178),
    .I3(_n7175),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT172 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF88888088 ))
  _n5529_inv1 (
    .I0(basesoc_uart_phy_uart_clk_txen_656),
    .I1(basesoc_uart_phy_tx_busy_1619),
    .I2(basesoc_uart_phy_tx_bitcount[2]),
    .I3(basesoc_uart_phy_tx_bitcount[3]),
    .I4(basesoc_uart_phy_tx_bitcount[1]),
    .I5(basesoc_uart_phy_sink_valid_basesoc_uart_phy_sink_ready_AND_594_o),
    .O(_n5529_inv)
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  ddrphy_rddata_en_SW1 (
    .I0(ddrphy_rddata_sr_2_BRB5_10068),
    .I1(ddrphy_rddata_sr_2_BRB6_10069),
    .I2(ddrphy_rddata_sr_2_BRB7_10070),
    .I3(ddrphy_rddata_sr_2_BRB8_10071),
    .O(N2619)
  );
  LUT5 #(
    .INIT ( 32'hD8888888 ))
  ddrphy_rddata_en (
    .I0(ddrphy_rddata_sr_1_BRB0_10063),
    .I1(ddrphy_rddata_sr_1_BRB1_10064),
    .I2(ddrphy_rddata_sr_1_BRB2_10065),
    .I3(ddrphy_rddata_sr_1_BRB3_10066),
    .I4(ddrphy_rddata_sr_1_BRB4_10067),
    .O(ddrphy_rddata_sr[1])
  );
  LUT6 #(
    .INIT ( 64'h555DDDDD00088888 ))
  \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_A110  (
    .I0(\picorv32/pcpi_div/start ),
    .I1(\picorv32/reg_op1_0 ),
    .I2(\picorv32/pcpi_div/instr_div_7841 ),
    .I3(\picorv32/pcpi_div/instr_rem_7839 ),
    .I4(\picorv32/reg_op1_31 ),
    .I5(\picorv32/pcpi_div/dividend [0]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<0> )
  );
  LUT6 #(
    .INIT ( 64'h555DDDDD00088888 ))
  \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_A121  (
    .I0(\picorv32/pcpi_div/start ),
    .I1(\picorv32/reg_op1_1 ),
    .I2(\picorv32/pcpi_div/instr_div_7841 ),
    .I3(\picorv32/pcpi_div/instr_rem_7839 ),
    .I4(\picorv32/reg_op1_31 ),
    .I5(\picorv32/pcpi_div/dividend [1]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<1> )
  );
  LUT6 #(
    .INIT ( 64'h555DDDDD00088888 ))
  \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_A231  (
    .I0(\picorv32/pcpi_div/start ),
    .I1(\picorv32/reg_op1_2 ),
    .I2(\picorv32/pcpi_div/instr_div_7841 ),
    .I3(\picorv32/pcpi_div/instr_rem_7839 ),
    .I4(\picorv32/reg_op1_31 ),
    .I5(\picorv32/pcpi_div/dividend [2]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<2> )
  );
  LUT6 #(
    .INIT ( 64'h555DDDDD00088888 ))
  \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_A261  (
    .I0(\picorv32/pcpi_div/start ),
    .I1(\picorv32/reg_op1_3 ),
    .I2(\picorv32/pcpi_div/instr_div_7841 ),
    .I3(\picorv32/pcpi_div/instr_rem_7839 ),
    .I4(\picorv32/reg_op1_31 ),
    .I5(\picorv32/pcpi_div/dividend [3]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<3> )
  );
  LUT6 #(
    .INIT ( 64'h555DDDDD00088888 ))
  \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_A271  (
    .I0(\picorv32/pcpi_div/start ),
    .I1(\picorv32/reg_op1_4 ),
    .I2(\picorv32/pcpi_div/instr_div_7841 ),
    .I3(\picorv32/pcpi_div/instr_rem_7839 ),
    .I4(\picorv32/reg_op1_31 ),
    .I5(\picorv32/pcpi_div/dividend [4]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<4> )
  );
  LUT6 #(
    .INIT ( 64'h555DDDDD00088888 ))
  \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_A281  (
    .I0(\picorv32/pcpi_div/start ),
    .I1(\picorv32/reg_op1_5 ),
    .I2(\picorv32/pcpi_div/instr_div_7841 ),
    .I3(\picorv32/pcpi_div/instr_rem_7839 ),
    .I4(\picorv32/reg_op1_31 ),
    .I5(\picorv32/pcpi_div/dividend [5]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<5> )
  );
  LUT6 #(
    .INIT ( 64'h555DDDDD00088888 ))
  \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_A291  (
    .I0(\picorv32/pcpi_div/start ),
    .I1(\picorv32/reg_op1_6 ),
    .I2(\picorv32/pcpi_div/instr_div_7841 ),
    .I3(\picorv32/pcpi_div/instr_rem_7839 ),
    .I4(\picorv32/reg_op1_31 ),
    .I5(\picorv32/pcpi_div/dividend [6]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<6> )
  );
  LUT6 #(
    .INIT ( 64'h555DDDDD00088888 ))
  \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_A301  (
    .I0(\picorv32/pcpi_div/start ),
    .I1(\picorv32/reg_op1_7 ),
    .I2(\picorv32/pcpi_div/instr_div_7841 ),
    .I3(\picorv32/pcpi_div/instr_rem_7839 ),
    .I4(\picorv32/reg_op1_31 ),
    .I5(\picorv32/pcpi_div/dividend [7]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<7> )
  );
  LUT6 #(
    .INIT ( 64'h555DDDDD00088888 ))
  \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_A311  (
    .I0(\picorv32/pcpi_div/start ),
    .I1(\picorv32/reg_op1_8 ),
    .I2(\picorv32/pcpi_div/instr_div_7841 ),
    .I3(\picorv32/pcpi_div/instr_rem_7839 ),
    .I4(\picorv32/reg_op1_31 ),
    .I5(\picorv32/pcpi_div/dividend [8]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<8> )
  );
  LUT6 #(
    .INIT ( 64'h555DDDDD00088888 ))
  \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_A321  (
    .I0(\picorv32/pcpi_div/start ),
    .I1(\picorv32/reg_op1_9 ),
    .I2(\picorv32/pcpi_div/instr_div_7841 ),
    .I3(\picorv32/pcpi_div/instr_rem_7839 ),
    .I4(\picorv32/reg_op1_31 ),
    .I5(\picorv32/pcpi_div/dividend [9]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<9> )
  );
  LUT6 #(
    .INIT ( 64'h555DDDDD00088888 ))
  \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_A210  (
    .I0(\picorv32/pcpi_div/start ),
    .I1(\picorv32/reg_op1_10 ),
    .I2(\picorv32/pcpi_div/instr_div_7841 ),
    .I3(\picorv32/pcpi_div/instr_rem_7839 ),
    .I4(\picorv32/reg_op1_31 ),
    .I5(\picorv32/pcpi_div/dividend [10]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<10> )
  );
  LUT6 #(
    .INIT ( 64'h555DDDDD00088888 ))
  \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_A33  (
    .I0(\picorv32/pcpi_div/start ),
    .I1(\picorv32/reg_op1_11 ),
    .I2(\picorv32/pcpi_div/instr_div_7841 ),
    .I3(\picorv32/pcpi_div/instr_rem_7839 ),
    .I4(\picorv32/reg_op1_31 ),
    .I5(\picorv32/pcpi_div/dividend [11]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<11> )
  );
  LUT6 #(
    .INIT ( 64'h555DDDDD00088888 ))
  \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_A41  (
    .I0(\picorv32/pcpi_div/start ),
    .I1(\picorv32/reg_op1_12 ),
    .I2(\picorv32/pcpi_div/instr_div_7841 ),
    .I3(\picorv32/pcpi_div/instr_rem_7839 ),
    .I4(\picorv32/reg_op1_31 ),
    .I5(\picorv32/pcpi_div/dividend [12]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<12> )
  );
  LUT6 #(
    .INIT ( 64'h555DDDDD00088888 ))
  \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_A51  (
    .I0(\picorv32/pcpi_div/start ),
    .I1(\picorv32/reg_op1_13 ),
    .I2(\picorv32/pcpi_div/instr_div_7841 ),
    .I3(\picorv32/pcpi_div/instr_rem_7839 ),
    .I4(\picorv32/reg_op1_31 ),
    .I5(\picorv32/pcpi_div/dividend [13]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<13> )
  );
  LUT6 #(
    .INIT ( 64'h555DDDDD00088888 ))
  \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_A61  (
    .I0(\picorv32/pcpi_div/start ),
    .I1(\picorv32/reg_op1_14 ),
    .I2(\picorv32/pcpi_div/instr_div_7841 ),
    .I3(\picorv32/pcpi_div/instr_rem_7839 ),
    .I4(\picorv32/reg_op1_31 ),
    .I5(\picorv32/pcpi_div/dividend [14]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<14> )
  );
  LUT6 #(
    .INIT ( 64'h555DDDDD00088888 ))
  \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_A71  (
    .I0(\picorv32/pcpi_div/start ),
    .I1(\picorv32/reg_op1_15 ),
    .I2(\picorv32/pcpi_div/instr_div_7841 ),
    .I3(\picorv32/pcpi_div/instr_rem_7839 ),
    .I4(\picorv32/reg_op1_31 ),
    .I5(\picorv32/pcpi_div/dividend [15]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<15> )
  );
  LUT6 #(
    .INIT ( 64'h555DDDDD00088888 ))
  \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_A81  (
    .I0(\picorv32/pcpi_div/start ),
    .I1(\picorv32/reg_op1_16 ),
    .I2(\picorv32/pcpi_div/instr_div_7841 ),
    .I3(\picorv32/pcpi_div/instr_rem_7839 ),
    .I4(\picorv32/reg_op1_31 ),
    .I5(\picorv32/pcpi_div/dividend [16]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<16> )
  );
  LUT6 #(
    .INIT ( 64'h555DDDDD00088888 ))
  \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_A91  (
    .I0(\picorv32/pcpi_div/start ),
    .I1(\picorv32/reg_op1_17 ),
    .I2(\picorv32/pcpi_div/instr_div_7841 ),
    .I3(\picorv32/pcpi_div/instr_rem_7839 ),
    .I4(\picorv32/reg_op1_31 ),
    .I5(\picorv32/pcpi_div/dividend [17]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<17> )
  );
  LUT6 #(
    .INIT ( 64'h555DDDDD00088888 ))
  \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_A101  (
    .I0(\picorv32/pcpi_div/start ),
    .I1(\picorv32/reg_op1_18 ),
    .I2(\picorv32/pcpi_div/instr_div_7841 ),
    .I3(\picorv32/pcpi_div/instr_rem_7839 ),
    .I4(\picorv32/reg_op1_31 ),
    .I5(\picorv32/pcpi_div/dividend [18]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<18> )
  );
  LUT6 #(
    .INIT ( 64'h555DDDDD00088888 ))
  \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_A111  (
    .I0(\picorv32/pcpi_div/start ),
    .I1(\picorv32/reg_op1_19 ),
    .I2(\picorv32/pcpi_div/instr_div_7841 ),
    .I3(\picorv32/pcpi_div/instr_rem_7839 ),
    .I4(\picorv32/reg_op1_31 ),
    .I5(\picorv32/pcpi_div/dividend [19]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<19> )
  );
  LUT6 #(
    .INIT ( 64'h555DDDDD00088888 ))
  \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_A131  (
    .I0(\picorv32/pcpi_div/start ),
    .I1(\picorv32/reg_op1_20 ),
    .I2(\picorv32/pcpi_div/instr_div_7841 ),
    .I3(\picorv32/pcpi_div/instr_rem_7839 ),
    .I4(\picorv32/reg_op1_31 ),
    .I5(\picorv32/pcpi_div/dividend [20]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<20> )
  );
  LUT6 #(
    .INIT ( 64'h555DDDDD00088888 ))
  \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_A141  (
    .I0(\picorv32/pcpi_div/start ),
    .I1(\picorv32/reg_op1_21 ),
    .I2(\picorv32/pcpi_div/instr_div_7841 ),
    .I3(\picorv32/pcpi_div/instr_rem_7839 ),
    .I4(\picorv32/reg_op1_31 ),
    .I5(\picorv32/pcpi_div/dividend [21]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<21> )
  );
  LUT6 #(
    .INIT ( 64'h555DDDDD00088888 ))
  \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_A151  (
    .I0(\picorv32/pcpi_div/start ),
    .I1(\picorv32/reg_op1_22 ),
    .I2(\picorv32/pcpi_div/instr_div_7841 ),
    .I3(\picorv32/pcpi_div/instr_rem_7839 ),
    .I4(\picorv32/reg_op1_31 ),
    .I5(\picorv32/pcpi_div/dividend [22]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<22> )
  );
  LUT6 #(
    .INIT ( 64'h555DDDDD00088888 ))
  \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_A161  (
    .I0(\picorv32/pcpi_div/start ),
    .I1(\picorv32/reg_op1_23 ),
    .I2(\picorv32/pcpi_div/instr_div_7841 ),
    .I3(\picorv32/pcpi_div/instr_rem_7839 ),
    .I4(\picorv32/reg_op1_31 ),
    .I5(\picorv32/pcpi_div/dividend [23]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<23> )
  );
  LUT6 #(
    .INIT ( 64'h555DDDDD00088888 ))
  \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_A171  (
    .I0(\picorv32/pcpi_div/start ),
    .I1(\picorv32/reg_op1_24 ),
    .I2(\picorv32/pcpi_div/instr_div_7841 ),
    .I3(\picorv32/pcpi_div/instr_rem_7839 ),
    .I4(\picorv32/reg_op1_31 ),
    .I5(\picorv32/pcpi_div/dividend [24]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<24> )
  );
  LUT6 #(
    .INIT ( 64'h8888888A88888880 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<31>2  (
    .I0(\picorv32/PWR_10_o_instr_slli_equal_508_o ),
    .I1(\picorv32/reg_op1_27 ),
    .I2(\picorv32/reg_sh [3]),
    .I3(\picorv32/reg_sh [4]),
    .I4(\picorv32/reg_sh [2]),
    .I5(\picorv32/reg_op1_30 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<31>2_8352 )
  );
  LUT6 #(
    .INIT ( 64'h555DDDDD00088888 ))
  \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_A181  (
    .I0(\picorv32/pcpi_div/start ),
    .I1(\picorv32/reg_op1_25 ),
    .I2(\picorv32/pcpi_div/instr_div_7841 ),
    .I3(\picorv32/pcpi_div/instr_rem_7839 ),
    .I4(\picorv32/reg_op1_31 ),
    .I5(\picorv32/pcpi_div/dividend [25]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<25> )
  );
  LUT6 #(
    .INIT ( 64'h555DDDDD00088888 ))
  \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_A191  (
    .I0(\picorv32/pcpi_div/start ),
    .I1(\picorv32/reg_op1_26 ),
    .I2(\picorv32/pcpi_div/instr_div_7841 ),
    .I3(\picorv32/pcpi_div/instr_rem_7839 ),
    .I4(\picorv32/reg_op1_31 ),
    .I5(\picorv32/pcpi_div/dividend [26]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<26> )
  );
  LUT6 #(
    .INIT ( 64'h555DDDDD00088888 ))
  \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_A201  (
    .I0(\picorv32/pcpi_div/start ),
    .I1(\picorv32/reg_op1_27 ),
    .I2(\picorv32/pcpi_div/instr_div_7841 ),
    .I3(\picorv32/pcpi_div/instr_rem_7839 ),
    .I4(\picorv32/reg_op1_31 ),
    .I5(\picorv32/pcpi_div/dividend [27]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<27> )
  );
  LUT6 #(
    .INIT ( 64'h555DDDDD00088888 ))
  \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_A211  (
    .I0(\picorv32/pcpi_div/start ),
    .I1(\picorv32/reg_op1_28 ),
    .I2(\picorv32/pcpi_div/instr_div_7841 ),
    .I3(\picorv32/pcpi_div/instr_rem_7839 ),
    .I4(\picorv32/reg_op1_31 ),
    .I5(\picorv32/pcpi_div/dividend [28]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<28> )
  );
  LUT6 #(
    .INIT ( 64'h555DDDDD00088888 ))
  \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_A221  (
    .I0(\picorv32/pcpi_div/start ),
    .I1(\picorv32/reg_op1_29 ),
    .I2(\picorv32/pcpi_div/instr_div_7841 ),
    .I3(\picorv32/pcpi_div/instr_rem_7839 ),
    .I4(\picorv32/reg_op1_31 ),
    .I5(\picorv32/pcpi_div/dividend [29]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<29> )
  );
  LUT6 #(
    .INIT ( 64'h555DDDDD00088888 ))
  \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_A241  (
    .I0(\picorv32/pcpi_div/start ),
    .I1(\picorv32/reg_op1_30 ),
    .I2(\picorv32/pcpi_div/instr_div_7841 ),
    .I3(\picorv32/pcpi_div/instr_rem_7839 ),
    .I4(\picorv32/reg_op1_31 ),
    .I5(\picorv32/pcpi_div/dividend [30]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<30> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFD ))
  \picorv32/cpu_state_FSM_FFd5-In_SW0  (
    .I0(\picorv32/cpu_state_FSM_FFd5 ),
    .I1(\picorv32/_n1471 ),
    .I2(\picorv32/instr_ecall_ebreak_6427 ),
    .I3(\picorv32/pcpi_div/pcpi_ready_6680 ),
    .I4(\picorv32/pcpi_mul/pcpi_wr_6714 ),
    .I5(\picorv32/pcpi_timeout_6565 ),
    .O(N931)
  );
  LUT5 #(
    .INIT ( 32'hFDFFFFFF ))
  \picorv32/mem_rdata_q[6]_mem_rdata_q[19]_AND_742_o14_SW0  (
    .I0(\picorv32/mem_rdata_q [4]),
    .I1(\picorv32/mem_rdata_q [3]),
    .I2(\picorv32/mem_rdata_q [2]),
    .I3(\picorv32/mem_rdata_q [5]),
    .I4(\picorv32/mem_rdata_q [6]),
    .O(N1101)
  );
  LUT6 #(
    .INIT ( 64'h0800000000000000 ))
  \picorv32/mem_rdata_q[6]_mem_rdata_q[19]_AND_742_o14  (
    .I0(\picorv32/mem_rdata_q[6]_mem_rdata_q[19]_AND_742_o13 ),
    .I1(\picorv32/mem_rdata_q[6]_mem_rdata_q[19]_AND_742_o12_8740 ),
    .I2(N1101),
    .I3(\picorv32/mem_rdata_q [0]),
    .I4(\picorv32/mem_rdata_q [1]),
    .I5(\picorv32/mem_rdata_q[6]_mem_rdata_q[19]_AND_742_o11_4523 ),
    .O(\picorv32/mem_rdata_q[6]_mem_rdata_q[19]_AND_742_o1 )
  );
  LUT5 #(
    .INIT ( 32'hF8F0F0F0 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<0>2  (
    .I0(\picorv32/decoded_rs1[5]_read_port_354_OUT<0> ),
    .I1(\picorv32/cpu_state_FSM_FFd5 ),
    .I2(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<0>1_8655 ),
    .I3(\picorv32/decoded_rs1[5]_reduce_or_354_o ),
    .I4(\picorv32/_n1603 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<0>2_8656 )
  );
  LUT5 #(
    .INIT ( 32'hEA2A2A2A ))
  \picorv32/Mmux__n128411  (
    .I0(\picorv32/timer[31]_GND_2_o_sub_379_OUT<31>_FRB_5809 ),
    .I1(\picorv32/cpu_state_FSM_FFd5 ),
    .I2(\picorv32/instr_timer_6423 ),
    .I3(\picorv32/decoded_rs1[5]_reduce_or_354_o ),
    .I4(\picorv32/decoded_rs1[5]_read_port_354_OUT<31> ),
    .O(\picorv32/_n1284 [31])
  );
  LUT6 #(
    .INIT ( 64'hFFFBBFBB44400400 ))
  \picorv32/pcpi_div/Mmux_GND_4_o_GND_4_o_mux_37_OUT581  (
    .I0(\picorv32/pcpi_div/pcpi_wait_q_8003 ),
    .I1(\picorv32/pcpi_div/pcpi_wait_6681 ),
    .I2(\picorv32/pcpi_div/instr_div_pcpi_rs2[31]_AND_660_o ),
    .I3(\picorv32/reg_op2_30_6049 ),
    .I4(\picorv32/pcpi_div/GND_4_o_unary_minus_17_OUT<30>_FRB_7798 ),
    .I5(\picorv32/pcpi_div/divisor [62]),
    .O(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [61])
  );
  LUT5 #(
    .INIT ( 32'hEA2A2A2A ))
  \picorv32/Mmux__n128421  (
    .I0(\picorv32/timer[31]_GND_2_o_sub_379_OUT<30>_FRB_5808 ),
    .I1(\picorv32/cpu_state_FSM_FFd5 ),
    .I2(\picorv32/instr_timer_6423 ),
    .I3(\picorv32/decoded_rs1[5]_reduce_or_354_o ),
    .I4(\picorv32/decoded_rs1[5]_read_port_354_OUT<30> ),
    .O(\picorv32/_n1284 [30])
  );
  LUT6 #(
    .INIT ( 64'hFFFBBFBB44400400 ))
  \picorv32/pcpi_div/Mmux_GND_4_o_GND_4_o_mux_37_OUT571  (
    .I0(\picorv32/pcpi_div/pcpi_wait_q_8003 ),
    .I1(\picorv32/pcpi_div/pcpi_wait_6681 ),
    .I2(\picorv32/pcpi_div/instr_div_pcpi_rs2[31]_AND_660_o ),
    .I3(\picorv32/reg_op2_29_6048 ),
    .I4(\picorv32/pcpi_div/GND_4_o_unary_minus_17_OUT<29>_FRB_7797 ),
    .I5(\picorv32/pcpi_div/divisor [61]),
    .O(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [60])
  );
  LUT5 #(
    .INIT ( 32'hEA2A2A2A ))
  \picorv32/Mmux__n128431  (
    .I0(\picorv32/timer[31]_GND_2_o_sub_379_OUT<29>_FRB_5807 ),
    .I1(\picorv32/cpu_state_FSM_FFd5 ),
    .I2(\picorv32/instr_timer_6423 ),
    .I3(\picorv32/decoded_rs1[5]_reduce_or_354_o ),
    .I4(\picorv32/decoded_rs1[5]_read_port_354_OUT<29> ),
    .O(\picorv32/_n1284 [29])
  );
  LUT6 #(
    .INIT ( 64'hFFFBBFBB44400400 ))
  \picorv32/pcpi_div/Mmux_GND_4_o_GND_4_o_mux_37_OUT551  (
    .I0(\picorv32/pcpi_div/pcpi_wait_q_8003 ),
    .I1(\picorv32/pcpi_div/pcpi_wait_6681 ),
    .I2(\picorv32/pcpi_div/instr_div_pcpi_rs2[31]_AND_660_o ),
    .I3(\picorv32/reg_op2_28_6047 ),
    .I4(\picorv32/pcpi_div/GND_4_o_unary_minus_17_OUT<28>_FRB_7796 ),
    .I5(\picorv32/pcpi_div/divisor [60]),
    .O(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [59])
  );
  LUT5 #(
    .INIT ( 32'hEA2A2A2A ))
  \picorv32/Mmux__n128441  (
    .I0(\picorv32/timer[31]_GND_2_o_sub_379_OUT<28>_FRB_5806 ),
    .I1(\picorv32/cpu_state_FSM_FFd5 ),
    .I2(\picorv32/instr_timer_6423 ),
    .I3(\picorv32/decoded_rs1[5]_reduce_or_354_o ),
    .I4(\picorv32/decoded_rs1[5]_read_port_354_OUT<28> ),
    .O(\picorv32/_n1284 [28])
  );
  LUT6 #(
    .INIT ( 64'hFFFBBFBB44400400 ))
  \picorv32/pcpi_div/Mmux_GND_4_o_GND_4_o_mux_37_OUT541  (
    .I0(\picorv32/pcpi_div/pcpi_wait_q_8003 ),
    .I1(\picorv32/pcpi_div/pcpi_wait_6681 ),
    .I2(\picorv32/pcpi_div/instr_div_pcpi_rs2[31]_AND_660_o ),
    .I3(\picorv32/reg_op2_27_6046 ),
    .I4(\picorv32/pcpi_div/GND_4_o_unary_minus_17_OUT<27>_FRB_7795 ),
    .I5(\picorv32/pcpi_div/divisor [59]),
    .O(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [58])
  );
  LUT5 #(
    .INIT ( 32'hEA2A2A2A ))
  \picorv32/Mmux__n128451  (
    .I0(\picorv32/timer[31]_GND_2_o_sub_379_OUT<27>_FRB_5805 ),
    .I1(\picorv32/cpu_state_FSM_FFd5 ),
    .I2(\picorv32/instr_timer_6423 ),
    .I3(\picorv32/decoded_rs1[5]_reduce_or_354_o ),
    .I4(\picorv32/decoded_rs1[5]_read_port_354_OUT<27> ),
    .O(\picorv32/_n1284 [27])
  );
  LUT6 #(
    .INIT ( 64'hFFFBBFBB44400400 ))
  \picorv32/pcpi_div/Mmux_GND_4_o_GND_4_o_mux_37_OUT531  (
    .I0(\picorv32/pcpi_div/pcpi_wait_q_8003 ),
    .I1(\picorv32/pcpi_div/pcpi_wait_6681 ),
    .I2(\picorv32/pcpi_div/instr_div_pcpi_rs2[31]_AND_660_o ),
    .I3(\picorv32/reg_op2_26_6045 ),
    .I4(\picorv32/pcpi_div/GND_4_o_unary_minus_17_OUT<26>_FRB_7794 ),
    .I5(\picorv32/pcpi_div/divisor [58]),
    .O(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [57])
  );
  LUT5 #(
    .INIT ( 32'hEA2A2A2A ))
  \picorv32/Mmux__n128461  (
    .I0(\picorv32/timer[31]_GND_2_o_sub_379_OUT<26>_FRB_5804 ),
    .I1(\picorv32/cpu_state_FSM_FFd5 ),
    .I2(\picorv32/instr_timer_6423 ),
    .I3(\picorv32/decoded_rs1[5]_reduce_or_354_o ),
    .I4(\picorv32/decoded_rs1[5]_read_port_354_OUT<26> ),
    .O(\picorv32/_n1284 [26])
  );
  LUT6 #(
    .INIT ( 64'hFFFBBFBB44400400 ))
  \picorv32/pcpi_div/Mmux_GND_4_o_GND_4_o_mux_37_OUT521  (
    .I0(\picorv32/pcpi_div/pcpi_wait_q_8003 ),
    .I1(\picorv32/pcpi_div/pcpi_wait_6681 ),
    .I2(\picorv32/pcpi_div/instr_div_pcpi_rs2[31]_AND_660_o ),
    .I3(\picorv32/reg_op2_25_6044 ),
    .I4(\picorv32/pcpi_div/GND_4_o_unary_minus_17_OUT<25>_FRB_7793 ),
    .I5(\picorv32/pcpi_div/divisor [57]),
    .O(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [56])
  );
  LUT5 #(
    .INIT ( 32'hEA2A2A2A ))
  \picorv32/Mmux__n128471  (
    .I0(\picorv32/timer[31]_GND_2_o_sub_379_OUT<25>_FRB_5803 ),
    .I1(\picorv32/cpu_state_FSM_FFd5 ),
    .I2(\picorv32/instr_timer_6423 ),
    .I3(\picorv32/decoded_rs1[5]_reduce_or_354_o ),
    .I4(\picorv32/decoded_rs1[5]_read_port_354_OUT<25> ),
    .O(\picorv32/_n1284 [25])
  );
  LUT6 #(
    .INIT ( 64'hFFFBBFBB44400400 ))
  \picorv32/pcpi_div/Mmux_GND_4_o_GND_4_o_mux_37_OUT511  (
    .I0(\picorv32/pcpi_div/pcpi_wait_q_8003 ),
    .I1(\picorv32/pcpi_div/pcpi_wait_6681 ),
    .I2(\picorv32/pcpi_div/instr_div_pcpi_rs2[31]_AND_660_o ),
    .I3(\picorv32/reg_op2_24_6043 ),
    .I4(\picorv32/pcpi_div/GND_4_o_unary_minus_17_OUT<24>_FRB_7792 ),
    .I5(\picorv32/pcpi_div/divisor [56]),
    .O(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [55])
  );
  LUT5 #(
    .INIT ( 32'hEA2A2A2A ))
  \picorv32/Mmux__n128481  (
    .I0(\picorv32/timer[31]_GND_2_o_sub_379_OUT<24>_FRB_5802 ),
    .I1(\picorv32/cpu_state_FSM_FFd5 ),
    .I2(\picorv32/instr_timer_6423 ),
    .I3(\picorv32/decoded_rs1[5]_reduce_or_354_o ),
    .I4(\picorv32/decoded_rs1[5]_read_port_354_OUT<24> ),
    .O(\picorv32/_n1284 [24])
  );
  LUT6 #(
    .INIT ( 64'hFFFBBFBB44400400 ))
  \picorv32/pcpi_div/Mmux_GND_4_o_GND_4_o_mux_37_OUT501  (
    .I0(\picorv32/pcpi_div/pcpi_wait_q_8003 ),
    .I1(\picorv32/pcpi_div/pcpi_wait_6681 ),
    .I2(\picorv32/pcpi_div/instr_div_pcpi_rs2[31]_AND_660_o ),
    .I3(\picorv32/reg_op2_23_6042 ),
    .I4(\picorv32/pcpi_div/GND_4_o_unary_minus_17_OUT<23>_FRB_7791 ),
    .I5(\picorv32/pcpi_div/divisor [55]),
    .O(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [54])
  );
  LUT5 #(
    .INIT ( 32'hEA2A2A2A ))
  \picorv32/Mmux__n128491  (
    .I0(\picorv32/timer[31]_GND_2_o_sub_379_OUT<23>_FRB_5801 ),
    .I1(\picorv32/cpu_state_FSM_FFd5 ),
    .I2(\picorv32/instr_timer_6423 ),
    .I3(\picorv32/decoded_rs1[5]_reduce_or_354_o ),
    .I4(\picorv32/decoded_rs1[5]_read_port_354_OUT<23> ),
    .O(\picorv32/_n1284 [23])
  );
  LUT6 #(
    .INIT ( 64'hFFFBBFBB44400400 ))
  \picorv32/pcpi_div/Mmux_GND_4_o_GND_4_o_mux_37_OUT491  (
    .I0(\picorv32/pcpi_div/pcpi_wait_q_8003 ),
    .I1(\picorv32/pcpi_div/pcpi_wait_6681 ),
    .I2(\picorv32/pcpi_div/instr_div_pcpi_rs2[31]_AND_660_o ),
    .I3(\picorv32/reg_op2_22_6041 ),
    .I4(\picorv32/pcpi_div/GND_4_o_unary_minus_17_OUT<22>_FRB_7790 ),
    .I5(\picorv32/pcpi_div/divisor [54]),
    .O(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [53])
  );
  LUT5 #(
    .INIT ( 32'hEA2A2A2A ))
  \picorv32/Mmux__n1284101  (
    .I0(\picorv32/timer[31]_GND_2_o_sub_379_OUT<22>_FRB_5800 ),
    .I1(\picorv32/cpu_state_FSM_FFd5 ),
    .I2(\picorv32/instr_timer_6423 ),
    .I3(\picorv32/decoded_rs1[5]_reduce_or_354_o ),
    .I4(\picorv32/decoded_rs1[5]_read_port_354_OUT<22> ),
    .O(\picorv32/_n1284 [22])
  );
  LUT6 #(
    .INIT ( 64'hFFFBBFBB44400400 ))
  \picorv32/pcpi_div/Mmux_GND_4_o_GND_4_o_mux_37_OUT481  (
    .I0(\picorv32/pcpi_div/pcpi_wait_q_8003 ),
    .I1(\picorv32/pcpi_div/pcpi_wait_6681 ),
    .I2(\picorv32/pcpi_div/instr_div_pcpi_rs2[31]_AND_660_o ),
    .I3(\picorv32/reg_op2_21_6040 ),
    .I4(\picorv32/pcpi_div/GND_4_o_unary_minus_17_OUT<21>_FRB_7789 ),
    .I5(\picorv32/pcpi_div/divisor [53]),
    .O(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [52])
  );
  LUT6 #(
    .INIT ( 64'hFFFBBFBB44400400 ))
  \picorv32/pcpi_div/Mmux_GND_4_o_GND_4_o_mux_37_OUT471  (
    .I0(\picorv32/pcpi_div/pcpi_wait_q_8003 ),
    .I1(\picorv32/pcpi_div/pcpi_wait_6681 ),
    .I2(\picorv32/pcpi_div/instr_div_pcpi_rs2[31]_AND_660_o ),
    .I3(\picorv32/reg_op2_20_6039 ),
    .I4(\picorv32/pcpi_div/GND_4_o_unary_minus_17_OUT<20>_FRB_7788 ),
    .I5(\picorv32/pcpi_div/divisor [52]),
    .O(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [51])
  );
  LUT6 #(
    .INIT ( 64'hFFFBBFBB44400400 ))
  \picorv32/pcpi_div/Mmux_GND_4_o_GND_4_o_mux_37_OUT461  (
    .I0(\picorv32/pcpi_div/pcpi_wait_q_8003 ),
    .I1(\picorv32/pcpi_div/pcpi_wait_6681 ),
    .I2(\picorv32/pcpi_div/instr_div_pcpi_rs2[31]_AND_660_o ),
    .I3(\picorv32/reg_op2_19_6038 ),
    .I4(\picorv32/pcpi_div/GND_4_o_unary_minus_17_OUT<19>_FRB_7787 ),
    .I5(\picorv32/pcpi_div/divisor [51]),
    .O(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [50])
  );
  LUT6 #(
    .INIT ( 64'hFFFBBFBB44400400 ))
  \picorv32/pcpi_div/Mmux_GND_4_o_GND_4_o_mux_37_OUT441  (
    .I0(\picorv32/pcpi_div/pcpi_wait_q_8003 ),
    .I1(\picorv32/pcpi_div/pcpi_wait_6681 ),
    .I2(\picorv32/pcpi_div/instr_div_pcpi_rs2[31]_AND_660_o ),
    .I3(\picorv32/reg_op2_18_6037 ),
    .I4(\picorv32/pcpi_div/GND_4_o_unary_minus_17_OUT<18>_FRB_7786 ),
    .I5(\picorv32/pcpi_div/divisor [50]),
    .O(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [49])
  );
  LUT6 #(
    .INIT ( 64'hFFFBBFBB44400400 ))
  \picorv32/pcpi_div/Mmux_GND_4_o_GND_4_o_mux_37_OUT431  (
    .I0(\picorv32/pcpi_div/pcpi_wait_q_8003 ),
    .I1(\picorv32/pcpi_div/pcpi_wait_6681 ),
    .I2(\picorv32/pcpi_div/instr_div_pcpi_rs2[31]_AND_660_o ),
    .I3(\picorv32/reg_op2_17_6036 ),
    .I4(\picorv32/pcpi_div/GND_4_o_unary_minus_17_OUT<17>_FRB_7785 ),
    .I5(\picorv32/pcpi_div/divisor [49]),
    .O(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [48])
  );
  LUT6 #(
    .INIT ( 64'hFFFBBFBB44400400 ))
  \picorv32/pcpi_div/Mmux_GND_4_o_GND_4_o_mux_37_OUT421  (
    .I0(\picorv32/pcpi_div/pcpi_wait_q_8003 ),
    .I1(\picorv32/pcpi_div/pcpi_wait_6681 ),
    .I2(\picorv32/pcpi_div/instr_div_pcpi_rs2[31]_AND_660_o ),
    .I3(\picorv32/reg_op2_16_6035 ),
    .I4(\picorv32/pcpi_div/GND_4_o_unary_minus_17_OUT<16>_FRB_7784 ),
    .I5(\picorv32/pcpi_div/divisor [48]),
    .O(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [47])
  );
  LUT6 #(
    .INIT ( 64'hFFFBBFBB44400400 ))
  \picorv32/pcpi_div/Mmux_GND_4_o_GND_4_o_mux_37_OUT411  (
    .I0(\picorv32/pcpi_div/pcpi_wait_q_8003 ),
    .I1(\picorv32/pcpi_div/pcpi_wait_6681 ),
    .I2(\picorv32/pcpi_div/instr_div_pcpi_rs2[31]_AND_660_o ),
    .I3(\picorv32/reg_op2_15_6034 ),
    .I4(\picorv32/pcpi_div/GND_4_o_unary_minus_17_OUT<15>_FRB_7783 ),
    .I5(\picorv32/pcpi_div/divisor [47]),
    .O(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [46])
  );
  LUT6 #(
    .INIT ( 64'hFFFBBFBB44400400 ))
  \picorv32/pcpi_div/Mmux_GND_4_o_GND_4_o_mux_37_OUT401  (
    .I0(\picorv32/pcpi_div/pcpi_wait_q_8003 ),
    .I1(\picorv32/pcpi_div/pcpi_wait_6681 ),
    .I2(\picorv32/pcpi_div/instr_div_pcpi_rs2[31]_AND_660_o ),
    .I3(\picorv32/reg_op2_14_6033 ),
    .I4(\picorv32/pcpi_div/GND_4_o_unary_minus_17_OUT<14>_FRB_7782 ),
    .I5(\picorv32/pcpi_div/divisor [46]),
    .O(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [45])
  );
  LUT6 #(
    .INIT ( 64'hFFFBBFBB44400400 ))
  \picorv32/pcpi_div/Mmux_GND_4_o_GND_4_o_mux_37_OUT391  (
    .I0(\picorv32/pcpi_div/pcpi_wait_q_8003 ),
    .I1(\picorv32/pcpi_div/pcpi_wait_6681 ),
    .I2(\picorv32/pcpi_div/instr_div_pcpi_rs2[31]_AND_660_o ),
    .I3(\picorv32/reg_op2_13_6032 ),
    .I4(\picorv32/pcpi_div/GND_4_o_unary_minus_17_OUT<13>_FRB_7781 ),
    .I5(\picorv32/pcpi_div/divisor [45]),
    .O(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [44])
  );
  LUT6 #(
    .INIT ( 64'hFFFBBFBB44400400 ))
  \picorv32/pcpi_div/Mmux_GND_4_o_GND_4_o_mux_37_OUT381  (
    .I0(\picorv32/pcpi_div/pcpi_wait_q_8003 ),
    .I1(\picorv32/pcpi_div/pcpi_wait_6681 ),
    .I2(\picorv32/pcpi_div/instr_div_pcpi_rs2[31]_AND_660_o ),
    .I3(\picorv32/reg_op2_12_6031 ),
    .I4(\picorv32/pcpi_div/GND_4_o_unary_minus_17_OUT<12>_FRB_7780 ),
    .I5(\picorv32/pcpi_div/divisor [44]),
    .O(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [43])
  );
  LUT6 #(
    .INIT ( 64'h4444B44444444444 ))
  _n5565_inv1 (
    .I0(n0065),
    .I1(basesoc_uart_tx_fifo_do_read),
    .I2(basesoc_interface_we_943),
    .I3(basesoc_csrbankarray_csrbank6_sel),
    .I4(basesoc_uart_tx_trigger),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1325_OUT121 ),
    .O(_n5565_inv)
  );
  LUT6 #(
    .INIT ( 64'hFFFBBFBB44400400 ))
  \picorv32/pcpi_div/Mmux_GND_4_o_GND_4_o_mux_37_OUT371  (
    .I0(\picorv32/pcpi_div/pcpi_wait_q_8003 ),
    .I1(\picorv32/pcpi_div/pcpi_wait_6681 ),
    .I2(\picorv32/pcpi_div/instr_div_pcpi_rs2[31]_AND_660_o ),
    .I3(\picorv32/reg_op2_11_6030 ),
    .I4(\picorv32/pcpi_div/GND_4_o_unary_minus_17_OUT<11>_FRB_7779 ),
    .I5(\picorv32/pcpi_div/divisor [43]),
    .O(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [42])
  );
  LUT6 #(
    .INIT ( 64'hFFFBBFBB44400400 ))
  \picorv32/pcpi_div/Mmux_GND_4_o_GND_4_o_mux_37_OUT361  (
    .I0(\picorv32/pcpi_div/pcpi_wait_q_8003 ),
    .I1(\picorv32/pcpi_div/pcpi_wait_6681 ),
    .I2(\picorv32/pcpi_div/instr_div_pcpi_rs2[31]_AND_660_o ),
    .I3(\picorv32/reg_op2_10_6029 ),
    .I4(\picorv32/pcpi_div/GND_4_o_unary_minus_17_OUT<10>_FRB_7778 ),
    .I5(\picorv32/pcpi_div/divisor [42]),
    .O(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [41])
  );
  LUT6 #(
    .INIT ( 64'hFFFBBFBB44400400 ))
  \picorv32/pcpi_div/Mmux_GND_4_o_GND_4_o_mux_37_OUT351  (
    .I0(\picorv32/pcpi_div/pcpi_wait_q_8003 ),
    .I1(\picorv32/pcpi_div/pcpi_wait_6681 ),
    .I2(\picorv32/pcpi_div/instr_div_pcpi_rs2[31]_AND_660_o ),
    .I3(\picorv32/reg_op2_9_6028 ),
    .I4(\picorv32/pcpi_div/GND_4_o_unary_minus_17_OUT<9>_FRB_7777 ),
    .I5(\picorv32/pcpi_div/divisor [41]),
    .O(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [40])
  );
  LUT6 #(
    .INIT ( 64'hFFFBBFBB44400400 ))
  \picorv32/pcpi_div/Mmux_GND_4_o_GND_4_o_mux_37_OUT331  (
    .I0(\picorv32/pcpi_div/pcpi_wait_q_8003 ),
    .I1(\picorv32/pcpi_div/pcpi_wait_6681 ),
    .I2(\picorv32/pcpi_div/instr_div_pcpi_rs2[31]_AND_660_o ),
    .I3(\picorv32/reg_op2_8_6027 ),
    .I4(\picorv32/pcpi_div/GND_4_o_unary_minus_17_OUT<8>_FRB_7776 ),
    .I5(\picorv32/pcpi_div/divisor [40]),
    .O(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [39])
  );
  LUT6 #(
    .INIT ( 64'h0000000004000000 ))
  basesoc_csrbankarray_csrbank5_reload2_re1 (
    .I0(\basesoc_interface_adr[1] ),
    .I1(basesoc_csrbankarray_csrbank5_sel_basesoc_csrbankarray_interface5_bank_bus_we_AND_478_o),
    .I2(\basesoc_interface_adr[3] ),
    .I3(\basesoc_interface_adr[2] ),
    .I4(\basesoc_interface_adr[0] ),
    .I5(\basesoc_interface_adr[4] ),
    .O(basesoc_csrbankarray_csrbank5_reload2_re)
  );
  LUT6 #(
    .INIT ( 64'h0200000000000000 ))
  basesoc_csrbankarray_csrbank5_reload0_re1 (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[3] ),
    .I2(\basesoc_interface_adr[4] ),
    .I3(\basesoc_interface_adr[2] ),
    .I4(basesoc_csrbankarray_csrbank5_sel_basesoc_csrbankarray_interface5_bank_bus_we_AND_478_o),
    .I5(\basesoc_interface_adr[0] ),
    .O(basesoc_csrbankarray_csrbank5_reload0_re)
  );
  LUT6 #(
    .INIT ( 64'hFFFBBFBB44400400 ))
  \picorv32/pcpi_div/Mmux_GND_4_o_GND_4_o_mux_37_OUT321  (
    .I0(\picorv32/pcpi_div/pcpi_wait_q_8003 ),
    .I1(\picorv32/pcpi_div/pcpi_wait_6681 ),
    .I2(\picorv32/pcpi_div/instr_div_pcpi_rs2[31]_AND_660_o ),
    .I3(\picorv32/reg_op2_7_5497 ),
    .I4(\picorv32/pcpi_div/GND_4_o_unary_minus_17_OUT<7>_FRB_7775 ),
    .I5(\picorv32/pcpi_div/divisor [39]),
    .O(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [38])
  );
  LUT6 #(
    .INIT ( 64'hFFFBBFBB44400400 ))
  \picorv32/pcpi_div/Mmux_GND_4_o_GND_4_o_mux_37_OUT311  (
    .I0(\picorv32/pcpi_div/pcpi_wait_q_8003 ),
    .I1(\picorv32/pcpi_div/pcpi_wait_6681 ),
    .I2(\picorv32/pcpi_div/instr_div_pcpi_rs2[31]_AND_660_o ),
    .I3(\picorv32/reg_op2_6_5496 ),
    .I4(\picorv32/pcpi_div/GND_4_o_unary_minus_17_OUT<6>_FRB_7774 ),
    .I5(\picorv32/pcpi_div/divisor [38]),
    .O(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [37])
  );
  LUT6 #(
    .INIT ( 64'hFFFBBFBB44400400 ))
  \picorv32/pcpi_div/Mmux_GND_4_o_GND_4_o_mux_37_OUT301  (
    .I0(\picorv32/pcpi_div/pcpi_wait_q_8003 ),
    .I1(\picorv32/pcpi_div/pcpi_wait_6681 ),
    .I2(\picorv32/pcpi_div/instr_div_pcpi_rs2[31]_AND_660_o ),
    .I3(\picorv32/reg_op2_5_5495 ),
    .I4(\picorv32/pcpi_div/GND_4_o_unary_minus_17_OUT<5>_FRB_7773 ),
    .I5(\picorv32/pcpi_div/divisor [37]),
    .O(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [36])
  );
  LUT6 #(
    .INIT ( 64'hFFFBBFBB44400400 ))
  \picorv32/pcpi_div/Mmux_GND_4_o_GND_4_o_mux_37_OUT291  (
    .I0(\picorv32/pcpi_div/pcpi_wait_q_8003 ),
    .I1(\picorv32/pcpi_div/pcpi_wait_6681 ),
    .I2(\picorv32/pcpi_div/instr_div_pcpi_rs2[31]_AND_660_o ),
    .I3(\picorv32/reg_op2_4_5494 ),
    .I4(\picorv32/pcpi_div/GND_4_o_unary_minus_17_OUT<4>_FRB_7772 ),
    .I5(\picorv32/pcpi_div/divisor [36]),
    .O(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [35])
  );
  LUT6 #(
    .INIT ( 64'hFFFBBFBB44400400 ))
  \picorv32/pcpi_div/Mmux_GND_4_o_GND_4_o_mux_37_OUT281  (
    .I0(\picorv32/pcpi_div/pcpi_wait_q_8003 ),
    .I1(\picorv32/pcpi_div/pcpi_wait_6681 ),
    .I2(\picorv32/pcpi_div/instr_div_pcpi_rs2[31]_AND_660_o ),
    .I3(\picorv32/reg_op2_3_5493 ),
    .I4(\picorv32/pcpi_div/GND_4_o_unary_minus_17_OUT<3>_FRB_7771 ),
    .I5(\picorv32/pcpi_div/divisor [35]),
    .O(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [34])
  );
  LUT6 #(
    .INIT ( 64'h3C969696963C3C3C ))
  \picorv32/pcpi_mul/Madd_n0121_xor<0>41  (
    .I0(\picorv32/pcpi_mul/rs1 [0]),
    .I1(\picorv32/pcpi_mul/Madd_n0121_cy<0>2 ),
    .I2(\picorv32/pcpi_mul/rd [3]),
    .I3(\picorv32/pcpi_mul/rd [2]),
    .I4(\picorv32/pcpi_mul/rs2 [2]),
    .I5(\picorv32/pcpi_mul/rs2 [3]),
    .O(\picorv32/pcpi_mul/n0121 [3])
  );
  LUT6 #(
    .INIT ( 64'h7AF8F8F8A8808080 ))
  \picorv32/pcpi_mul/Madd_n0121_xor<0>51  (
    .I0(\picorv32/pcpi_mul/rs1 [0]),
    .I1(\picorv32/pcpi_mul/rs2 [3]),
    .I2(\picorv32/pcpi_mul/rd [3]),
    .I3(\picorv32/pcpi_mul/rd [2]),
    .I4(\picorv32/pcpi_mul/rs2 [2]),
    .I5(\picorv32/pcpi_mul/Madd_n0121_cy<0>2 ),
    .O(\picorv32/pcpi_mul/n0121 [4])
  );
  LUT6 #(
    .INIT ( 64'hFFFBBFBB44400400 ))
  \picorv32/pcpi_div/Mmux_GND_4_o_GND_4_o_mux_37_OUT271  (
    .I0(\picorv32/pcpi_div/pcpi_wait_q_8003 ),
    .I1(\picorv32/pcpi_div/pcpi_wait_6681 ),
    .I2(\picorv32/pcpi_div/instr_div_pcpi_rs2[31]_AND_660_o ),
    .I3(\picorv32/reg_op2_2_5492 ),
    .I4(\picorv32/pcpi_div/GND_4_o_unary_minus_17_OUT<2>_FRB_7770 ),
    .I5(\picorv32/pcpi_div/divisor [34]),
    .O(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [33])
  );
  LUT6 #(
    .INIT ( 64'hFFFBBFBB44400400 ))
  \picorv32/pcpi_div/Mmux_GND_4_o_GND_4_o_mux_37_OUT261  (
    .I0(\picorv32/pcpi_div/pcpi_wait_q_8003 ),
    .I1(\picorv32/pcpi_div/pcpi_wait_6681 ),
    .I2(\picorv32/pcpi_div/instr_div_pcpi_rs2[31]_AND_660_o ),
    .I3(\picorv32/reg_op2_1_5491 ),
    .I4(\picorv32/pcpi_div/GND_4_o_unary_minus_17_OUT<1>_FRB_7769 ),
    .I5(\picorv32/pcpi_div/divisor [33]),
    .O(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [32])
  );
  LUT6 #(
    .INIT ( 64'h3C969696963C3C3C ))
  \picorv32/pcpi_mul/Madd_n0118_xor<0>41  (
    .I0(\picorv32/pcpi_mul/rs1 [0]),
    .I1(\picorv32/pcpi_mul/Madd_n0118_cy<0>2 ),
    .I2(\picorv32/pcpi_mul/rd [15]),
    .I3(\picorv32/pcpi_mul/rd [14]),
    .I4(\picorv32/pcpi_mul/rs2 [14]),
    .I5(\picorv32/pcpi_mul/rs2 [15]),
    .O(\picorv32/pcpi_mul/n0118 [3])
  );
  LUT6 #(
    .INIT ( 64'h7AF8F8F8A8808080 ))
  \picorv32/pcpi_mul/Madd_n0118_xor<0>51  (
    .I0(\picorv32/pcpi_mul/rs1 [0]),
    .I1(\picorv32/pcpi_mul/rs2 [15]),
    .I2(\picorv32/pcpi_mul/rd [15]),
    .I3(\picorv32/pcpi_mul/rd [14]),
    .I4(\picorv32/pcpi_mul/rs2 [14]),
    .I5(\picorv32/pcpi_mul/Madd_n0118_cy<0>2 ),
    .O(\picorv32/pcpi_mul/n0118 [4])
  );
  LUT6 #(
    .INIT ( 64'h3C969696963C3C3C ))
  \picorv32/pcpi_mul/Madd_n0120_xor<0>41  (
    .I0(\picorv32/pcpi_mul/rs1 [0]),
    .I1(\picorv32/pcpi_mul/Madd_n0120_cy<0>2 ),
    .I2(\picorv32/pcpi_mul/rd [7]),
    .I3(\picorv32/pcpi_mul/rd [6]),
    .I4(\picorv32/pcpi_mul/rs2 [6]),
    .I5(\picorv32/pcpi_mul/rs2 [7]),
    .O(\picorv32/pcpi_mul/n0120 [3])
  );
  LUT6 #(
    .INIT ( 64'h7AF8F8F8A8808080 ))
  \picorv32/pcpi_mul/Madd_n0120_xor<0>51  (
    .I0(\picorv32/pcpi_mul/rs1 [0]),
    .I1(\picorv32/pcpi_mul/rs2 [7]),
    .I2(\picorv32/pcpi_mul/rd [7]),
    .I3(\picorv32/pcpi_mul/rd [6]),
    .I4(\picorv32/pcpi_mul/rs2 [6]),
    .I5(\picorv32/pcpi_mul/Madd_n0120_cy<0>2 ),
    .O(\picorv32/pcpi_mul/n0120 [4])
  );
  LUT6 #(
    .INIT ( 64'h3C969696963C3C3C ))
  \picorv32/pcpi_mul/Madd_n0107_xor<0>41  (
    .I0(\picorv32/pcpi_mul/rs1 [0]),
    .I1(\picorv32/pcpi_mul/Madd_n0107_cy<0>2 ),
    .I2(\picorv32/pcpi_mul/rd [59]),
    .I3(\picorv32/pcpi_mul/rd [58]),
    .I4(\picorv32/pcpi_mul/rs2 [58]),
    .I5(\picorv32/pcpi_mul/rs2 [59]),
    .O(\picorv32/pcpi_mul/n0107 [3])
  );
  LUT6 #(
    .INIT ( 64'h7AF8F8F8A8808080 ))
  \picorv32/pcpi_mul/Madd_n0107_xor<0>51  (
    .I0(\picorv32/pcpi_mul/rs1 [0]),
    .I1(\picorv32/pcpi_mul/rs2 [59]),
    .I2(\picorv32/pcpi_mul/rd [59]),
    .I3(\picorv32/pcpi_mul/rd [58]),
    .I4(\picorv32/pcpi_mul/rs2 [58]),
    .I5(\picorv32/pcpi_mul/Madd_n0107_cy<0>2 ),
    .O(\picorv32/pcpi_mul/n0107 [4])
  );
  LUT6 #(
    .INIT ( 64'h3C969696963C3C3C ))
  \picorv32/pcpi_mul/Madd_n0108_xor<0>41  (
    .I0(\picorv32/pcpi_mul/rs1 [0]),
    .I1(\picorv32/pcpi_mul/Madd_n0108_cy<0>2 ),
    .I2(\picorv32/pcpi_mul/rd [55]),
    .I3(\picorv32/pcpi_mul/rd [54]),
    .I4(\picorv32/pcpi_mul/rs2 [54]),
    .I5(\picorv32/pcpi_mul/rs2 [55]),
    .O(\picorv32/pcpi_mul/n0108 [3])
  );
  LUT6 #(
    .INIT ( 64'h7AF8F8F8A8808080 ))
  \picorv32/pcpi_mul/Madd_n0108_xor<0>51  (
    .I0(\picorv32/pcpi_mul/rs1 [0]),
    .I1(\picorv32/pcpi_mul/rs2 [55]),
    .I2(\picorv32/pcpi_mul/rd [55]),
    .I3(\picorv32/pcpi_mul/rd [54]),
    .I4(\picorv32/pcpi_mul/rs2 [54]),
    .I5(\picorv32/pcpi_mul/Madd_n0108_cy<0>2 ),
    .O(\picorv32/pcpi_mul/n0108 [4])
  );
  LUT6 #(
    .INIT ( 64'h3C969696963C3C3C ))
  \picorv32/pcpi_mul/Madd_n0109_xor<0>41  (
    .I0(\picorv32/pcpi_mul/rs1 [0]),
    .I1(\picorv32/pcpi_mul/Madd_n0109_cy<0>2 ),
    .I2(\picorv32/pcpi_mul/rd [51]),
    .I3(\picorv32/pcpi_mul/rd [50]),
    .I4(\picorv32/pcpi_mul/rs2 [50]),
    .I5(\picorv32/pcpi_mul/rs2 [51]),
    .O(\picorv32/pcpi_mul/n0109 [3])
  );
  LUT6 #(
    .INIT ( 64'h7AF8F8F8A8808080 ))
  \picorv32/pcpi_mul/Madd_n0109_xor<0>51  (
    .I0(\picorv32/pcpi_mul/rs1 [0]),
    .I1(\picorv32/pcpi_mul/rs2 [51]),
    .I2(\picorv32/pcpi_mul/rd [51]),
    .I3(\picorv32/pcpi_mul/rd [50]),
    .I4(\picorv32/pcpi_mul/rs2 [50]),
    .I5(\picorv32/pcpi_mul/Madd_n0109_cy<0>2 ),
    .O(\picorv32/pcpi_mul/n0109 [4])
  );
  LUT6 #(
    .INIT ( 64'h3C969696963C3C3C ))
  \picorv32/pcpi_mul/Madd_n0110_xor<0>41  (
    .I0(\picorv32/pcpi_mul/rs1 [0]),
    .I1(\picorv32/pcpi_mul/Madd_n0110_cy<0>2 ),
    .I2(\picorv32/pcpi_mul/rd [47]),
    .I3(\picorv32/pcpi_mul/rd [46]),
    .I4(\picorv32/pcpi_mul/rs2 [46]),
    .I5(\picorv32/pcpi_mul/rs2 [47]),
    .O(\picorv32/pcpi_mul/n0110 [3])
  );
  LUT6 #(
    .INIT ( 64'h7AF8F8F8A8808080 ))
  \picorv32/pcpi_mul/Madd_n0110_xor<0>51  (
    .I0(\picorv32/pcpi_mul/rs1 [0]),
    .I1(\picorv32/pcpi_mul/rs2 [47]),
    .I2(\picorv32/pcpi_mul/rd [47]),
    .I3(\picorv32/pcpi_mul/rd [46]),
    .I4(\picorv32/pcpi_mul/rs2 [46]),
    .I5(\picorv32/pcpi_mul/Madd_n0110_cy<0>2 ),
    .O(\picorv32/pcpi_mul/n0110 [4])
  );
  LUT6 #(
    .INIT ( 64'h3C969696963C3C3C ))
  \picorv32/pcpi_mul/Madd_n0111_xor<0>41  (
    .I0(\picorv32/pcpi_mul/rs1 [0]),
    .I1(\picorv32/pcpi_mul/Madd_n0111_cy<0>2 ),
    .I2(\picorv32/pcpi_mul/rd [43]),
    .I3(\picorv32/pcpi_mul/rd [42]),
    .I4(\picorv32/pcpi_mul/rs2 [42]),
    .I5(\picorv32/pcpi_mul/rs2 [43]),
    .O(\picorv32/pcpi_mul/n0111 [3])
  );
  LUT6 #(
    .INIT ( 64'h7AF8F8F8A8808080 ))
  \picorv32/pcpi_mul/Madd_n0111_xor<0>51  (
    .I0(\picorv32/pcpi_mul/rs1 [0]),
    .I1(\picorv32/pcpi_mul/rs2 [43]),
    .I2(\picorv32/pcpi_mul/rd [43]),
    .I3(\picorv32/pcpi_mul/rd [42]),
    .I4(\picorv32/pcpi_mul/rs2 [42]),
    .I5(\picorv32/pcpi_mul/Madd_n0111_cy<0>2 ),
    .O(\picorv32/pcpi_mul/n0111 [4])
  );
  LUT6 #(
    .INIT ( 64'h3C969696963C3C3C ))
  \picorv32/pcpi_mul/Madd_n0112_xor<0>41  (
    .I0(\picorv32/pcpi_mul/rs1 [0]),
    .I1(\picorv32/pcpi_mul/Madd_n0112_cy<0>2 ),
    .I2(\picorv32/pcpi_mul/rd [39]),
    .I3(\picorv32/pcpi_mul/rd [38]),
    .I4(\picorv32/pcpi_mul/rs2 [38]),
    .I5(\picorv32/pcpi_mul/rs2 [39]),
    .O(\picorv32/pcpi_mul/n0112 [3])
  );
  LUT6 #(
    .INIT ( 64'h7AF8F8F8A8808080 ))
  \picorv32/pcpi_mul/Madd_n0112_xor<0>51  (
    .I0(\picorv32/pcpi_mul/rs1 [0]),
    .I1(\picorv32/pcpi_mul/rs2 [39]),
    .I2(\picorv32/pcpi_mul/rd [39]),
    .I3(\picorv32/pcpi_mul/rd [38]),
    .I4(\picorv32/pcpi_mul/rs2 [38]),
    .I5(\picorv32/pcpi_mul/Madd_n0112_cy<0>2 ),
    .O(\picorv32/pcpi_mul/n0112 [4])
  );
  LUT6 #(
    .INIT ( 64'h3C969696963C3C3C ))
  \picorv32/pcpi_mul/Madd_n0119_xor<0>41  (
    .I0(\picorv32/pcpi_mul/rs1 [0]),
    .I1(\picorv32/pcpi_mul/Madd_n0119_cy<0>2 ),
    .I2(\picorv32/pcpi_mul/rd [11]),
    .I3(\picorv32/pcpi_mul/rd [10]),
    .I4(\picorv32/pcpi_mul/rs2 [10]),
    .I5(\picorv32/pcpi_mul/rs2 [11]),
    .O(\picorv32/pcpi_mul/n0119 [3])
  );
  LUT6 #(
    .INIT ( 64'h7AF8F8F8A8808080 ))
  \picorv32/pcpi_mul/Madd_n0119_xor<0>51  (
    .I0(\picorv32/pcpi_mul/rs1 [0]),
    .I1(\picorv32/pcpi_mul/rs2 [11]),
    .I2(\picorv32/pcpi_mul/rd [11]),
    .I3(\picorv32/pcpi_mul/rd [10]),
    .I4(\picorv32/pcpi_mul/rs2 [10]),
    .I5(\picorv32/pcpi_mul/Madd_n0119_cy<0>2 ),
    .O(\picorv32/pcpi_mul/n0119 [4])
  );
  LUT6 #(
    .INIT ( 64'h3C969696963C3C3C ))
  \picorv32/pcpi_mul/Madd_n0113_xor<0>41  (
    .I0(\picorv32/pcpi_mul/rs1 [0]),
    .I1(\picorv32/pcpi_mul/Madd_n0113_cy<0>2 ),
    .I2(\picorv32/pcpi_mul/rd [35]),
    .I3(\picorv32/pcpi_mul/rd [34]),
    .I4(\picorv32/pcpi_mul/rs2 [34]),
    .I5(\picorv32/pcpi_mul/rs2 [35]),
    .O(\picorv32/pcpi_mul/n0113 [3])
  );
  LUT6 #(
    .INIT ( 64'h7AF8F8F8A8808080 ))
  \picorv32/pcpi_mul/Madd_n0113_xor<0>51  (
    .I0(\picorv32/pcpi_mul/rs1 [0]),
    .I1(\picorv32/pcpi_mul/rs2 [35]),
    .I2(\picorv32/pcpi_mul/rd [35]),
    .I3(\picorv32/pcpi_mul/rd [34]),
    .I4(\picorv32/pcpi_mul/rs2 [34]),
    .I5(\picorv32/pcpi_mul/Madd_n0113_cy<0>2 ),
    .O(\picorv32/pcpi_mul/n0113 [4])
  );
  LUT6 #(
    .INIT ( 64'h3C969696963C3C3C ))
  \picorv32/pcpi_mul/Madd_n0114_xor<0>41  (
    .I0(\picorv32/pcpi_mul/rs1 [0]),
    .I1(\picorv32/pcpi_mul/Madd_n0114_cy<0>2 ),
    .I2(\picorv32/pcpi_mul/rd [31]),
    .I3(\picorv32/pcpi_mul/rd [30]),
    .I4(\picorv32/pcpi_mul/rs2 [30]),
    .I5(\picorv32/pcpi_mul/rs2 [31]),
    .O(\picorv32/pcpi_mul/n0114 [3])
  );
  LUT6 #(
    .INIT ( 64'h7AF8F8F8A8808080 ))
  \picorv32/pcpi_mul/Madd_n0114_xor<0>51  (
    .I0(\picorv32/pcpi_mul/rs1 [0]),
    .I1(\picorv32/pcpi_mul/rs2 [31]),
    .I2(\picorv32/pcpi_mul/rd [31]),
    .I3(\picorv32/pcpi_mul/rd [30]),
    .I4(\picorv32/pcpi_mul/rs2 [30]),
    .I5(\picorv32/pcpi_mul/Madd_n0114_cy<0>2 ),
    .O(\picorv32/pcpi_mul/n0114 [4])
  );
  LUT6 #(
    .INIT ( 64'h3C969696963C3C3C ))
  \picorv32/pcpi_mul/Madd_n0115_xor<0>41  (
    .I0(\picorv32/pcpi_mul/rs1 [0]),
    .I1(\picorv32/pcpi_mul/Madd_n0115_cy<0>2 ),
    .I2(\picorv32/pcpi_mul/rd [27]),
    .I3(\picorv32/pcpi_mul/rd [26]),
    .I4(\picorv32/pcpi_mul/rs2 [26]),
    .I5(\picorv32/pcpi_mul/rs2 [27]),
    .O(\picorv32/pcpi_mul/n0115 [3])
  );
  LUT6 #(
    .INIT ( 64'h7AF8F8F8A8808080 ))
  \picorv32/pcpi_mul/Madd_n0115_xor<0>51  (
    .I0(\picorv32/pcpi_mul/rs1 [0]),
    .I1(\picorv32/pcpi_mul/rs2 [27]),
    .I2(\picorv32/pcpi_mul/rd [27]),
    .I3(\picorv32/pcpi_mul/rd [26]),
    .I4(\picorv32/pcpi_mul/rs2 [26]),
    .I5(\picorv32/pcpi_mul/Madd_n0115_cy<0>2 ),
    .O(\picorv32/pcpi_mul/n0115 [4])
  );
  LUT6 #(
    .INIT ( 64'h3C969696963C3C3C ))
  \picorv32/pcpi_mul/Madd_n0116_xor<0>41  (
    .I0(\picorv32/pcpi_mul/rs1 [0]),
    .I1(\picorv32/pcpi_mul/Madd_n0116_cy<0>2 ),
    .I2(\picorv32/pcpi_mul/rd [23]),
    .I3(\picorv32/pcpi_mul/rd [22]),
    .I4(\picorv32/pcpi_mul/rs2 [22]),
    .I5(\picorv32/pcpi_mul/rs2 [23]),
    .O(\picorv32/pcpi_mul/n0116 [3])
  );
  LUT6 #(
    .INIT ( 64'h7AF8F8F8A8808080 ))
  \picorv32/pcpi_mul/Madd_n0116_xor<0>51  (
    .I0(\picorv32/pcpi_mul/rs1 [0]),
    .I1(\picorv32/pcpi_mul/rs2 [23]),
    .I2(\picorv32/pcpi_mul/rd [23]),
    .I3(\picorv32/pcpi_mul/rd [22]),
    .I4(\picorv32/pcpi_mul/rs2 [22]),
    .I5(\picorv32/pcpi_mul/Madd_n0116_cy<0>2 ),
    .O(\picorv32/pcpi_mul/n0116 [4])
  );
  LUT6 #(
    .INIT ( 64'h3C969696963C3C3C ))
  \picorv32/pcpi_mul/Madd_n0117_xor<0>41  (
    .I0(\picorv32/pcpi_mul/rs1 [0]),
    .I1(\picorv32/pcpi_mul/Madd_n0117_cy<0>2 ),
    .I2(\picorv32/pcpi_mul/rd [19]),
    .I3(\picorv32/pcpi_mul/rd [18]),
    .I4(\picorv32/pcpi_mul/rs2 [18]),
    .I5(\picorv32/pcpi_mul/rs2 [19]),
    .O(\picorv32/pcpi_mul/n0117 [3])
  );
  LUT6 #(
    .INIT ( 64'h7AF8F8F8A8808080 ))
  \picorv32/pcpi_mul/Madd_n0117_xor<0>51  (
    .I0(\picorv32/pcpi_mul/rs1 [0]),
    .I1(\picorv32/pcpi_mul/rs2 [19]),
    .I2(\picorv32/pcpi_mul/rd [19]),
    .I3(\picorv32/pcpi_mul/rd [18]),
    .I4(\picorv32/pcpi_mul/rs2 [18]),
    .I5(\picorv32/pcpi_mul/Madd_n0117_cy<0>2 ),
    .O(\picorv32/pcpi_mul/n0117 [4])
  );
  LUT5 #(
    .INIT ( 32'h54440444 ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_521_o111  (
    .I0(\spiflash_counter[8]_GND_1_o_equal_1146_o ),
    .I1(spiflash_sr[8]),
    .I2(spiflash_clk1_1130),
    .I3(basesoc_sdram_bandwidth_period_731),
    .I4(spiflash_sr[7]),
    .O(\spiflash_sr[31]_GND_1_o_MUX_522_o )
  );
  LUT5 #(
    .INIT ( 32'h54440444 ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_521_o1261  (
    .I0(\spiflash_counter[8]_GND_1_o_equal_1146_o ),
    .I1(spiflash_sr[9]),
    .I2(spiflash_clk1_1130),
    .I3(basesoc_sdram_bandwidth_period_731),
    .I4(spiflash_sr[8]),
    .O(\spiflash_sr[31]_GND_1_o_MUX_521_o )
  );
  LUT6 #(
    .INIT ( 64'hFFFBBFBB44400400 ))
  \picorv32/pcpi_div/Mmux_GND_4_o_GND_4_o_mux_37_OUT251  (
    .I0(\picorv32/pcpi_div/pcpi_wait_q_8003 ),
    .I1(\picorv32/pcpi_div/pcpi_wait_6681 ),
    .I2(\picorv32/pcpi_div/instr_div_pcpi_rs2[31]_AND_660_o ),
    .I3(\picorv32/reg_op2_0_5490 ),
    .I4(\picorv32/pcpi_div/GND_4_o_unary_minus_17_OUT<0>_FRB_7768 ),
    .I5(\picorv32/pcpi_div/divisor [32]),
    .O(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [31])
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAA699999995 ))
  \picorv32/pcpi_mul/Mcount_mul_counter_xor<5>11  (
    .I0(\picorv32/pcpi_mul/Mcount_mul_counter_cy [4]),
    .I1(\picorv32/pcpi_mul/mul_waiting_7079 ),
    .I2(\picorv32/pcpi_mul/instr_mulh_7077 ),
    .I3(\picorv32/pcpi_mul/instr_mulhu_7075 ),
    .I4(\picorv32/pcpi_mul/instr_mulhsu_7076 ),
    .I5(\picorv32/pcpi_mul/mul_counter [5]),
    .O(\picorv32/pcpi_mul/Mcount_mul_counter5 )
  );
  LUT5 #(
    .INIT ( 32'hEA2A2A2A ))
  \picorv32/Mmux__n1284111  (
    .I0(\picorv32/timer[31]_GND_2_o_sub_379_OUT<21>_FRB_5799 ),
    .I1(\picorv32/cpu_state_FSM_FFd5 ),
    .I2(\picorv32/instr_timer_6423 ),
    .I3(\picorv32/decoded_rs1[5]_reduce_or_354_o ),
    .I4(\picorv32/decoded_rs1[5]_read_port_354_OUT<21> ),
    .O(\picorv32/_n1284 [21])
  );
  LUT4 #(
    .INIT ( 16'h0001 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT3111  (
    .I0(_n7142),
    .I1(_n7103),
    .I2(_n7109),
    .I3(_n7115),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT311 )
  );
  LUT5 #(
    .INIT ( 32'hEA2A2A2A ))
  \picorv32/Mmux__n1284321  (
    .I0(\picorv32/timer[31]_GND_2_o_sub_379_OUT<0>_FRB_5778 ),
    .I1(\picorv32/cpu_state_FSM_FFd5 ),
    .I2(\picorv32/instr_timer_6423 ),
    .I3(\picorv32/decoded_rs1[5]_reduce_or_354_o ),
    .I4(\picorv32/decoded_rs1[5]_read_port_354_OUT<0> ),
    .O(\picorv32/_n1284 [0])
  );
  LUT5 #(
    .INIT ( 32'hEA2A2A2A ))
  \picorv32/Mmux__n1284311  (
    .I0(\picorv32/timer[31]_GND_2_o_sub_379_OUT<1>_FRB_5779 ),
    .I1(\picorv32/cpu_state_FSM_FFd5 ),
    .I2(\picorv32/instr_timer_6423 ),
    .I3(\picorv32/decoded_rs1[5]_reduce_or_354_o ),
    .I4(\picorv32/decoded_rs1[5]_read_port_354_OUT<1> ),
    .O(\picorv32/_n1284 [1])
  );
  LUT5 #(
    .INIT ( 32'hEA2A2A2A ))
  \picorv32/Mmux__n1284301  (
    .I0(\picorv32/timer[31]_GND_2_o_sub_379_OUT<2>_FRB_5780 ),
    .I1(\picorv32/cpu_state_FSM_FFd5 ),
    .I2(\picorv32/instr_timer_6423 ),
    .I3(\picorv32/decoded_rs1[5]_reduce_or_354_o ),
    .I4(\picorv32/decoded_rs1[5]_read_port_354_OUT<2> ),
    .O(\picorv32/_n1284 [2])
  );
  LUT5 #(
    .INIT ( 32'hEA2A2A2A ))
  \picorv32/Mmux__n1284291  (
    .I0(\picorv32/timer[31]_GND_2_o_sub_379_OUT<3>_FRB_5781 ),
    .I1(\picorv32/cpu_state_FSM_FFd5 ),
    .I2(\picorv32/instr_timer_6423 ),
    .I3(\picorv32/decoded_rs1[5]_reduce_or_354_o ),
    .I4(\picorv32/decoded_rs1[5]_read_port_354_OUT<3> ),
    .O(\picorv32/_n1284 [3])
  );
  LUT5 #(
    .INIT ( 32'hEA2A2A2A ))
  \picorv32/Mmux__n1284281  (
    .I0(\picorv32/timer[31]_GND_2_o_sub_379_OUT<4>_FRB_5782 ),
    .I1(\picorv32/cpu_state_FSM_FFd5 ),
    .I2(\picorv32/instr_timer_6423 ),
    .I3(\picorv32/decoded_rs1[5]_reduce_or_354_o ),
    .I4(\picorv32/decoded_rs1[5]_read_port_354_OUT<4> ),
    .O(\picorv32/_n1284 [4])
  );
  LUT5 #(
    .INIT ( 32'hEA2A2A2A ))
  \picorv32/Mmux__n1284271  (
    .I0(\picorv32/timer[31]_GND_2_o_sub_379_OUT<5>_FRB_5783 ),
    .I1(\picorv32/cpu_state_FSM_FFd5 ),
    .I2(\picorv32/instr_timer_6423 ),
    .I3(\picorv32/decoded_rs1[5]_reduce_or_354_o ),
    .I4(\picorv32/decoded_rs1[5]_read_port_354_OUT<5> ),
    .O(\picorv32/_n1284 [5])
  );
  LUT5 #(
    .INIT ( 32'hEA2A2A2A ))
  \picorv32/Mmux__n1284261  (
    .I0(\picorv32/timer[31]_GND_2_o_sub_379_OUT<6>_FRB_5784 ),
    .I1(\picorv32/cpu_state_FSM_FFd5 ),
    .I2(\picorv32/instr_timer_6423 ),
    .I3(\picorv32/decoded_rs1[5]_reduce_or_354_o ),
    .I4(\picorv32/decoded_rs1[5]_read_port_354_OUT<6> ),
    .O(\picorv32/_n1284 [6])
  );
  LUT5 #(
    .INIT ( 32'hEA2A2A2A ))
  \picorv32/Mmux__n1284251  (
    .I0(\picorv32/timer[31]_GND_2_o_sub_379_OUT<7>_FRB_5785 ),
    .I1(\picorv32/cpu_state_FSM_FFd5 ),
    .I2(\picorv32/instr_timer_6423 ),
    .I3(\picorv32/decoded_rs1[5]_reduce_or_354_o ),
    .I4(\picorv32/decoded_rs1[5]_read_port_354_OUT<7> ),
    .O(\picorv32/_n1284 [7])
  );
  LUT5 #(
    .INIT ( 32'hEA2A2A2A ))
  \picorv32/Mmux__n1284241  (
    .I0(\picorv32/timer[31]_GND_2_o_sub_379_OUT<8>_FRB_5786 ),
    .I1(\picorv32/cpu_state_FSM_FFd5 ),
    .I2(\picorv32/instr_timer_6423 ),
    .I3(\picorv32/decoded_rs1[5]_reduce_or_354_o ),
    .I4(\picorv32/decoded_rs1[5]_read_port_354_OUT<8> ),
    .O(\picorv32/_n1284 [8])
  );
  LUT5 #(
    .INIT ( 32'hEA2A2A2A ))
  \picorv32/Mmux__n1284231  (
    .I0(\picorv32/timer[31]_GND_2_o_sub_379_OUT<9>_FRB_5787 ),
    .I1(\picorv32/cpu_state_FSM_FFd5 ),
    .I2(\picorv32/instr_timer_6423 ),
    .I3(\picorv32/decoded_rs1[5]_reduce_or_354_o ),
    .I4(\picorv32/decoded_rs1[5]_read_port_354_OUT<9> ),
    .O(\picorv32/_n1284 [9])
  );
  LUT5 #(
    .INIT ( 32'hEA2A2A2A ))
  \picorv32/Mmux__n1284221  (
    .I0(\picorv32/timer[31]_GND_2_o_sub_379_OUT<10>_FRB_5788 ),
    .I1(\picorv32/cpu_state_FSM_FFd5 ),
    .I2(\picorv32/instr_timer_6423 ),
    .I3(\picorv32/decoded_rs1[5]_reduce_or_354_o ),
    .I4(\picorv32/decoded_rs1[5]_read_port_354_OUT<10> ),
    .O(\picorv32/_n1284 [10])
  );
  LUT5 #(
    .INIT ( 32'hEA2A2A2A ))
  \picorv32/Mmux__n1284211  (
    .I0(\picorv32/timer[31]_GND_2_o_sub_379_OUT<11>_FRB_5789 ),
    .I1(\picorv32/cpu_state_FSM_FFd5 ),
    .I2(\picorv32/instr_timer_6423 ),
    .I3(\picorv32/decoded_rs1[5]_reduce_or_354_o ),
    .I4(\picorv32/decoded_rs1[5]_read_port_354_OUT<11> ),
    .O(\picorv32/_n1284 [11])
  );
  LUT5 #(
    .INIT ( 32'hEA2A2A2A ))
  \picorv32/Mmux__n1284201  (
    .I0(\picorv32/timer[31]_GND_2_o_sub_379_OUT<12>_FRB_5790 ),
    .I1(\picorv32/cpu_state_FSM_FFd5 ),
    .I2(\picorv32/instr_timer_6423 ),
    .I3(\picorv32/decoded_rs1[5]_reduce_or_354_o ),
    .I4(\picorv32/decoded_rs1[5]_read_port_354_OUT<12> ),
    .O(\picorv32/_n1284 [12])
  );
  LUT5 #(
    .INIT ( 32'hEA2A2A2A ))
  \picorv32/Mmux__n1284191  (
    .I0(\picorv32/timer[31]_GND_2_o_sub_379_OUT<13>_FRB_5791 ),
    .I1(\picorv32/cpu_state_FSM_FFd5 ),
    .I2(\picorv32/instr_timer_6423 ),
    .I3(\picorv32/decoded_rs1[5]_reduce_or_354_o ),
    .I4(\picorv32/decoded_rs1[5]_read_port_354_OUT<13> ),
    .O(\picorv32/_n1284 [13])
  );
  LUT5 #(
    .INIT ( 32'hEA2A2A2A ))
  \picorv32/Mmux__n1284181  (
    .I0(\picorv32/timer[31]_GND_2_o_sub_379_OUT<14>_FRB_5792 ),
    .I1(\picorv32/cpu_state_FSM_FFd5 ),
    .I2(\picorv32/instr_timer_6423 ),
    .I3(\picorv32/decoded_rs1[5]_reduce_or_354_o ),
    .I4(\picorv32/decoded_rs1[5]_read_port_354_OUT<14> ),
    .O(\picorv32/_n1284 [14])
  );
  LUT5 #(
    .INIT ( 32'hEA2A2A2A ))
  \picorv32/Mmux__n1284171  (
    .I0(\picorv32/timer[31]_GND_2_o_sub_379_OUT<15>_FRB_5793 ),
    .I1(\picorv32/cpu_state_FSM_FFd5 ),
    .I2(\picorv32/instr_timer_6423 ),
    .I3(\picorv32/decoded_rs1[5]_reduce_or_354_o ),
    .I4(\picorv32/decoded_rs1[5]_read_port_354_OUT<15> ),
    .O(\picorv32/_n1284 [15])
  );
  LUT5 #(
    .INIT ( 32'hEA2A2A2A ))
  \picorv32/Mmux__n1284161  (
    .I0(\picorv32/timer[31]_GND_2_o_sub_379_OUT<16>_FRB_5794 ),
    .I1(\picorv32/cpu_state_FSM_FFd5 ),
    .I2(\picorv32/instr_timer_6423 ),
    .I3(\picorv32/decoded_rs1[5]_reduce_or_354_o ),
    .I4(\picorv32/decoded_rs1[5]_read_port_354_OUT<16> ),
    .O(\picorv32/_n1284 [16])
  );
  LUT5 #(
    .INIT ( 32'hEA2A2A2A ))
  \picorv32/Mmux__n1284151  (
    .I0(\picorv32/timer[31]_GND_2_o_sub_379_OUT<17>_FRB_5795 ),
    .I1(\picorv32/cpu_state_FSM_FFd5 ),
    .I2(\picorv32/instr_timer_6423 ),
    .I3(\picorv32/decoded_rs1[5]_reduce_or_354_o ),
    .I4(\picorv32/decoded_rs1[5]_read_port_354_OUT<17> ),
    .O(\picorv32/_n1284 [17])
  );
  LUT5 #(
    .INIT ( 32'hEA2A2A2A ))
  \picorv32/Mmux__n1284141  (
    .I0(\picorv32/timer[31]_GND_2_o_sub_379_OUT<18>_FRB_5796 ),
    .I1(\picorv32/cpu_state_FSM_FFd5 ),
    .I2(\picorv32/instr_timer_6423 ),
    .I3(\picorv32/decoded_rs1[5]_reduce_or_354_o ),
    .I4(\picorv32/decoded_rs1[5]_read_port_354_OUT<18> ),
    .O(\picorv32/_n1284 [18])
  );
  LUT5 #(
    .INIT ( 32'hEA2A2A2A ))
  \picorv32/Mmux__n1284131  (
    .I0(\picorv32/timer[31]_GND_2_o_sub_379_OUT<19>_FRB_5797 ),
    .I1(\picorv32/cpu_state_FSM_FFd5 ),
    .I2(\picorv32/instr_timer_6423 ),
    .I3(\picorv32/decoded_rs1[5]_reduce_or_354_o ),
    .I4(\picorv32/decoded_rs1[5]_read_port_354_OUT<19> ),
    .O(\picorv32/_n1284 [19])
  );
  LUT5 #(
    .INIT ( 32'hEA2A2A2A ))
  \picorv32/Mmux__n1284121  (
    .I0(\picorv32/timer[31]_GND_2_o_sub_379_OUT<20>_FRB_5798 ),
    .I1(\picorv32/cpu_state_FSM_FFd5 ),
    .I2(\picorv32/instr_timer_6423 ),
    .I3(\picorv32/decoded_rs1[5]_reduce_or_354_o ),
    .I4(\picorv32/decoded_rs1[5]_read_port_354_OUT<20> ),
    .O(\picorv32/_n1284 [20])
  );
  LUT3 #(
    .INIT ( 8'h51 ))
  basesoc_uart_rx_fifo_do_read1 (
    .I0(n0086),
    .I1(basesoc_uart_rx_fifo_readable_1624),
    .I2(basesoc_uart_rx_clear),
    .O(basesoc_uart_rx_fifo_do_read)
  );
  LUT4 #(
    .INIT ( 16'hAA59 ))
  _n5572_inv1 (
    .I0(basesoc_uart_rx_fifo_wrport_we),
    .I1(basesoc_uart_rx_fifo_readable_1624),
    .I2(basesoc_uart_rx_clear),
    .I3(n0086),
    .O(_n5572_inv)
  );
  LUT6 #(
    .INIT ( 64'h0000000004000000 ))
  \picorv32/is_alu_reg_imm_mem_rdata_q[31]_AND_710_o1  (
    .I0(\picorv32/mem_rdata_q [27]),
    .I1(\picorv32/mem_rdata_q[6]_mem_rdata_q[19]_AND_742_o11_4523 ),
    .I2(\picorv32/mem_rdata_q [31]),
    .I3(\picorv32/mem_rdata_q[14]_GND_2_o_equal_183_o ),
    .I4(\picorv32/is_alu_reg_imm ),
    .I5(\picorv32/mem_rdata_q [30]),
    .O(\picorv32/is_alu_reg_imm_mem_rdata_q[31]_AND_710_o )
  );
  LUT6 #(
    .INIT ( 64'h0000000004000000 ))
  \picorv32/is_alu_reg_reg_mem_rdata_q[31]_AND_734_o1  (
    .I0(\picorv32/mem_rdata_q [27]),
    .I1(\picorv32/mem_rdata_q[6]_mem_rdata_q[19]_AND_742_o11_4523 ),
    .I2(\picorv32/mem_rdata_q [31]),
    .I3(\picorv32/mem_rdata_q[14]_PWR_10_o_equal_187_o ),
    .I4(\picorv32/is_alu_reg_reg ),
    .I5(\picorv32/mem_rdata_q [30]),
    .O(\picorv32/is_alu_reg_reg_mem_rdata_q[31]_AND_734_o )
  );
  LUT6 #(
    .INIT ( 64'h0000000004000000 ))
  \picorv32/is_alu_reg_reg_mem_rdata_q[31]_AND_732_o1  (
    .I0(\picorv32/mem_rdata_q [27]),
    .I1(\picorv32/mem_rdata_q[6]_mem_rdata_q[19]_AND_742_o11_4523 ),
    .I2(\picorv32/mem_rdata_q [31]),
    .I3(\picorv32/mem_rdata_q[14]_PWR_10_o_equal_186_o ),
    .I4(\picorv32/is_alu_reg_reg ),
    .I5(\picorv32/mem_rdata_q [30]),
    .O(\picorv32/is_alu_reg_reg_mem_rdata_q[31]_AND_732_o )
  );
  LUT6 #(
    .INIT ( 64'h0000000004000000 ))
  \picorv32/is_alu_reg_reg_mem_rdata_q[31]_AND_726_o1  (
    .I0(\picorv32/mem_rdata_q [27]),
    .I1(\picorv32/mem_rdata_q[6]_mem_rdata_q[19]_AND_742_o11_4523 ),
    .I2(\picorv32/mem_rdata_q [31]),
    .I3(\picorv32/mem_rdata_q[14]_PWR_10_o_equal_184_o ),
    .I4(\picorv32/is_alu_reg_reg ),
    .I5(\picorv32/mem_rdata_q [30]),
    .O(\picorv32/is_alu_reg_reg_mem_rdata_q[31]_AND_726_o )
  );
  LUT6 #(
    .INIT ( 64'h0000000004000000 ))
  \picorv32/is_alu_reg_reg_mem_rdata_q[31]_AND_724_o1  (
    .I0(\picorv32/mem_rdata_q [27]),
    .I1(\picorv32/mem_rdata_q[6]_mem_rdata_q[19]_AND_742_o11_4523 ),
    .I2(\picorv32/mem_rdata_q [31]),
    .I3(\picorv32/mem_rdata_q[14]_GND_2_o_equal_198_o ),
    .I4(\picorv32/is_alu_reg_reg ),
    .I5(\picorv32/mem_rdata_q [30]),
    .O(\picorv32/is_alu_reg_reg_mem_rdata_q[31]_AND_724_o )
  );
  LUT6 #(
    .INIT ( 64'h0000000004000000 ))
  \picorv32/is_alu_reg_reg_mem_rdata_q[31]_AND_722_o1  (
    .I0(\picorv32/mem_rdata_q [27]),
    .I1(\picorv32/mem_rdata_q[6]_mem_rdata_q[19]_AND_742_o11_4523 ),
    .I2(\picorv32/mem_rdata_q [31]),
    .I3(\picorv32/mem_rdata_q[14]_GND_2_o_equal_190_o ),
    .I4(\picorv32/is_alu_reg_reg ),
    .I5(\picorv32/mem_rdata_q [30]),
    .O(\picorv32/is_alu_reg_reg_mem_rdata_q[31]_AND_722_o )
  );
  LUT6 #(
    .INIT ( 64'h0000000004000000 ))
  \picorv32/is_alu_reg_reg_mem_rdata_q[31]_AND_720_o1  (
    .I0(\picorv32/mem_rdata_q [27]),
    .I1(\picorv32/mem_rdata_q[6]_mem_rdata_q[19]_AND_742_o11_4523 ),
    .I2(\picorv32/mem_rdata_q [31]),
    .I3(\picorv32/mem_rdata_q[14]_GND_2_o_equal_183_o ),
    .I4(\picorv32/is_alu_reg_reg ),
    .I5(\picorv32/mem_rdata_q [30]),
    .O(\picorv32/is_alu_reg_reg_mem_rdata_q[31]_AND_720_o )
  );
  LUT5 #(
    .INIT ( 32'hFFFF5444 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT111_SW1  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(_n71601_4484),
    .I2(_n71121_4480),
    .I3(\basesoc_interface_adr[5] ),
    .I4(_n71511),
    .O(N1103)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFEA ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT111  (
    .I0(_n7130),
    .I1(\basesoc_interface_adr[1] ),
    .I2(N1103),
    .I3(_n7154),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT131 ),
    .I5(_n7124),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT111_4505 )
  );
  LUT5 #(
    .INIT ( 32'h00484800 ))
  Mmux_rhs_array_muxed61_SW0 (
    .I0(basesoc_sdram_bankmachine0_cmd_payload_is_read),
    .I1(basesoc_sdram_bankmachine0_cmd_valid),
    .I2(basesoc_sdram_choose_req_want_reads_inv),
    .I3(basesoc_sdram_choose_req_want_writes_inv),
    .I4(basesoc_sdram_bankmachine0_cmd_payload_is_write),
    .O(N863)
  );
  LUT5 #(
    .INIT ( 32'hF99FFFFF ))
  \basesoc_sdram_choose_req_grant_FSM_FFd2-In2  (
    .I0(basesoc_sdram_choose_req_want_writes_inv),
    .I1(basesoc_sdram_bankmachine0_cmd_payload_is_write),
    .I2(basesoc_sdram_bankmachine0_cmd_payload_is_read),
    .I3(basesoc_sdram_choose_req_want_reads_inv),
    .I4(basesoc_sdram_bankmachine0_cmd_valid),
    .O(\basesoc_sdram_choose_req_grant_FSM_FFd2-In2_8300 )
  );
  LUT4 #(
    .INIT ( 16'hFFA8 ))
  \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<4>2  (
    .I0(\picorv32/reg_op2_4_5494 ),
    .I1(\picorv32/_n1717 ),
    .I2(\picorv32/cpu_state_FSM_FFd6_6168 ),
    .I3(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<4>1_8401 ),
    .O(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<4> )
  );
  LUT4 #(
    .INIT ( 16'hFFA8 ))
  \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<3>2  (
    .I0(\picorv32/reg_op2_3_5493 ),
    .I1(\picorv32/_n1717 ),
    .I2(\picorv32/cpu_state_FSM_FFd6_6168 ),
    .I3(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<3>1_8403 ),
    .O(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<3> )
  );
  LUT4 #(
    .INIT ( 16'hFFA8 ))
  \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<2>2  (
    .I0(\picorv32/reg_op2_2_5492 ),
    .I1(\picorv32/_n1717 ),
    .I2(\picorv32/cpu_state_FSM_FFd6_6168 ),
    .I3(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<2>1_8405 ),
    .O(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<2> )
  );
  LUT4 #(
    .INIT ( 16'hFFA8 ))
  \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<1>2  (
    .I0(\picorv32/reg_op2_1_5491 ),
    .I1(\picorv32/_n1717 ),
    .I2(\picorv32/cpu_state_FSM_FFd6_6168 ),
    .I3(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<1>1_8406 ),
    .O(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<1> )
  );
  LUT4 #(
    .INIT ( 16'hFFA8 ))
  \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<0>2  (
    .I0(\picorv32/reg_op2_0_5490 ),
    .I1(\picorv32/_n1717 ),
    .I2(\picorv32/cpu_state_FSM_FFd6_6168 ),
    .I3(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<0>1_8702 ),
    .O(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<0> )
  );
  LUT4 #(
    .INIT ( 16'hFFA8 ))
  \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<5>2  (
    .I0(\picorv32/reg_op2_5_5495 ),
    .I1(\picorv32/_n1717 ),
    .I2(\picorv32/cpu_state_FSM_FFd6_6168 ),
    .I3(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<5>1_8703 ),
    .O(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<5> )
  );
  LUT4 #(
    .INIT ( 16'hFFA8 ))
  \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<6>2  (
    .I0(\picorv32/reg_op2_6_5496 ),
    .I1(\picorv32/_n1717 ),
    .I2(\picorv32/cpu_state_FSM_FFd6_6168 ),
    .I3(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<6>1_8704 ),
    .O(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<6> )
  );
  LUT4 #(
    .INIT ( 16'hFFA8 ))
  \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<7>2  (
    .I0(\picorv32/reg_op2_7_5497 ),
    .I1(\picorv32/_n1717 ),
    .I2(\picorv32/cpu_state_FSM_FFd6_6168 ),
    .I3(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<7>1_8705 ),
    .O(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<7> )
  );
  LUT4 #(
    .INIT ( 16'hFFA8 ))
  \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<8>2  (
    .I0(\picorv32/reg_op2_8_6027 ),
    .I1(\picorv32/_n1717 ),
    .I2(\picorv32/cpu_state_FSM_FFd6_6168 ),
    .I3(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<8>1_8706 ),
    .O(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<8> )
  );
  LUT4 #(
    .INIT ( 16'hFFA8 ))
  \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<9>2  (
    .I0(\picorv32/reg_op2_9_6028 ),
    .I1(\picorv32/_n1717 ),
    .I2(\picorv32/cpu_state_FSM_FFd6_6168 ),
    .I3(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<9>1_8707 ),
    .O(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<9> )
  );
  LUT4 #(
    .INIT ( 16'hFFA8 ))
  \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<10>2  (
    .I0(\picorv32/reg_op2_10_6029 ),
    .I1(\picorv32/_n1717 ),
    .I2(\picorv32/cpu_state_FSM_FFd6_6168 ),
    .I3(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<10>1_8708 ),
    .O(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<10> )
  );
  LUT4 #(
    .INIT ( 16'hFFA8 ))
  \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<11>2  (
    .I0(\picorv32/reg_op2_11_6030 ),
    .I1(\picorv32/_n1717 ),
    .I2(\picorv32/cpu_state_FSM_FFd6_6168 ),
    .I3(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<11>1_8709 ),
    .O(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<11> )
  );
  LUT4 #(
    .INIT ( 16'hFFA8 ))
  \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<12>2  (
    .I0(\picorv32/reg_op2_12_6031 ),
    .I1(\picorv32/_n1717 ),
    .I2(\picorv32/cpu_state_FSM_FFd6_6168 ),
    .I3(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<12>1_8710 ),
    .O(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<12> )
  );
  LUT4 #(
    .INIT ( 16'hFFA8 ))
  \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<13>2  (
    .I0(\picorv32/reg_op2_13_6032 ),
    .I1(\picorv32/_n1717 ),
    .I2(\picorv32/cpu_state_FSM_FFd6_6168 ),
    .I3(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<13>1_8711 ),
    .O(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<13> )
  );
  LUT4 #(
    .INIT ( 16'hFFA8 ))
  \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<14>2  (
    .I0(\picorv32/reg_op2_14_6033 ),
    .I1(\picorv32/_n1717 ),
    .I2(\picorv32/cpu_state_FSM_FFd6_6168 ),
    .I3(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<14>1_8712 ),
    .O(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<14> )
  );
  LUT4 #(
    .INIT ( 16'hFFA8 ))
  \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<15>2  (
    .I0(\picorv32/reg_op2_15_6034 ),
    .I1(\picorv32/_n1717 ),
    .I2(\picorv32/cpu_state_FSM_FFd6_6168 ),
    .I3(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<15>1_8713 ),
    .O(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<15> )
  );
  LUT4 #(
    .INIT ( 16'hFFA8 ))
  \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<16>2  (
    .I0(\picorv32/reg_op2_16_6035 ),
    .I1(\picorv32/_n1717 ),
    .I2(\picorv32/cpu_state_FSM_FFd6_6168 ),
    .I3(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<16>1_8714 ),
    .O(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<16> )
  );
  LUT4 #(
    .INIT ( 16'hFFA8 ))
  \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<17>2  (
    .I0(\picorv32/reg_op2_17_6036 ),
    .I1(\picorv32/_n1717 ),
    .I2(\picorv32/cpu_state_FSM_FFd6_6168 ),
    .I3(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<17>1_8715 ),
    .O(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<17> )
  );
  LUT4 #(
    .INIT ( 16'hFFA8 ))
  \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<18>2  (
    .I0(\picorv32/reg_op2_18_6037 ),
    .I1(\picorv32/_n1717 ),
    .I2(\picorv32/cpu_state_FSM_FFd6_6168 ),
    .I3(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<18>1_8716 ),
    .O(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<18> )
  );
  LUT4 #(
    .INIT ( 16'hFFA8 ))
  \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<19>2  (
    .I0(\picorv32/reg_op2_19_6038 ),
    .I1(\picorv32/_n1717 ),
    .I2(\picorv32/cpu_state_FSM_FFd6_6168 ),
    .I3(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<19>1_8717 ),
    .O(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<19> )
  );
  LUT4 #(
    .INIT ( 16'hFFA8 ))
  \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<20>2  (
    .I0(\picorv32/reg_op2_20_6039 ),
    .I1(\picorv32/_n1717 ),
    .I2(\picorv32/cpu_state_FSM_FFd6_6168 ),
    .I3(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<20>1_8718 ),
    .O(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<20> )
  );
  LUT4 #(
    .INIT ( 16'hFFA8 ))
  \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<21>2  (
    .I0(\picorv32/reg_op2_21_6040 ),
    .I1(\picorv32/_n1717 ),
    .I2(\picorv32/cpu_state_FSM_FFd6_6168 ),
    .I3(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<21>1_8719 ),
    .O(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<21> )
  );
  LUT4 #(
    .INIT ( 16'hFFA8 ))
  \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<22>2  (
    .I0(\picorv32/reg_op2_22_6041 ),
    .I1(\picorv32/_n1717 ),
    .I2(\picorv32/cpu_state_FSM_FFd6_6168 ),
    .I3(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<22>1_8720 ),
    .O(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<22> )
  );
  LUT4 #(
    .INIT ( 16'hFFA8 ))
  \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<23>2  (
    .I0(\picorv32/reg_op2_23_6042 ),
    .I1(\picorv32/_n1717 ),
    .I2(\picorv32/cpu_state_FSM_FFd6_6168 ),
    .I3(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<23>1_8721 ),
    .O(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<23> )
  );
  LUT4 #(
    .INIT ( 16'hFFA8 ))
  \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<24>2  (
    .I0(\picorv32/reg_op2_24_6043 ),
    .I1(\picorv32/_n1717 ),
    .I2(\picorv32/cpu_state_FSM_FFd6_6168 ),
    .I3(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<24>1_8722 ),
    .O(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<24> )
  );
  LUT4 #(
    .INIT ( 16'hFFA8 ))
  \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<25>2  (
    .I0(\picorv32/reg_op2_25_6044 ),
    .I1(\picorv32/_n1717 ),
    .I2(\picorv32/cpu_state_FSM_FFd6_6168 ),
    .I3(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<25>1_8723 ),
    .O(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<25> )
  );
  LUT4 #(
    .INIT ( 16'hFFA8 ))
  \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<26>2  (
    .I0(\picorv32/reg_op2_26_6045 ),
    .I1(\picorv32/_n1717 ),
    .I2(\picorv32/cpu_state_FSM_FFd6_6168 ),
    .I3(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<26>1_8724 ),
    .O(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<26> )
  );
  LUT4 #(
    .INIT ( 16'hFFA8 ))
  \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<27>2  (
    .I0(\picorv32/reg_op2_27_6046 ),
    .I1(\picorv32/_n1717 ),
    .I2(\picorv32/cpu_state_FSM_FFd6_6168 ),
    .I3(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<27>1_8725 ),
    .O(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<27> )
  );
  LUT4 #(
    .INIT ( 16'hFFA8 ))
  \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<28>2  (
    .I0(\picorv32/reg_op2_28_6047 ),
    .I1(\picorv32/_n1717 ),
    .I2(\picorv32/cpu_state_FSM_FFd6_6168 ),
    .I3(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<28>1_8726 ),
    .O(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<28> )
  );
  LUT4 #(
    .INIT ( 16'hFFA8 ))
  \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<29>2  (
    .I0(\picorv32/reg_op2_29_6048 ),
    .I1(\picorv32/_n1717 ),
    .I2(\picorv32/cpu_state_FSM_FFd6_6168 ),
    .I3(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<29>1_8727 ),
    .O(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<29> )
  );
  LUT4 #(
    .INIT ( 16'hFFA8 ))
  \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<30>2  (
    .I0(\picorv32/reg_op2_30_6049 ),
    .I1(\picorv32/_n1717 ),
    .I2(\picorv32/cpu_state_FSM_FFd6_6168 ),
    .I3(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<30>1_8728 ),
    .O(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<30> )
  );
  LUT4 #(
    .INIT ( 16'hFFA8 ))
  \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<31>2  (
    .I0(\picorv32/reg_op2_31_6050 ),
    .I1(\picorv32/_n1717 ),
    .I2(\picorv32/cpu_state_FSM_FFd6_6168 ),
    .I3(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<31>1_8729 ),
    .O(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<31> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFEAEAAA2A ))
  \picorv32/_n1587<28>  (
    .I0(\picorv32/reg_next_pc [4]),
    .I1(\picorv32/latched_branch_6496 ),
    .I2(\picorv32/latched_store_6498 ),
    .I3(\picorv32/irq_state_FSM_FFd1_6488 ),
    .I4(N935),
    .I5(\picorv32/irq_state_FSM_FFd2_6489 ),
    .O(\picorv32/_n1587[28] )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFEAEAAA2A ))
  \picorv32/_n1587<13>1  (
    .I0(\picorv32/reg_next_pc [19]),
    .I1(\picorv32/latched_branch_6496 ),
    .I2(\picorv32/latched_store_6498 ),
    .I3(\picorv32/irq_state_FSM_FFd1_6488 ),
    .I4(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<19> ),
    .I5(\picorv32/irq_state_FSM_FFd2_6489 ),
    .O(\picorv32/_n1587[13] )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFEAEAAA2A ))
  \picorv32/_n1587<28>1  (
    .I0(\picorv32/reg_next_pc [4]),
    .I1(\picorv32/latched_branch_6496 ),
    .I2(\picorv32/latched_store_6498 ),
    .I3(\picorv32/irq_state_FSM_FFd1_6488 ),
    .I4(N935),
    .I5(\picorv32/irq_state_FSM_FFd2_6489 ),
    .O(\picorv32/_n1587<28>1_9063 )
  );
  LUT6 #(
    .INIT ( 64'hEAEAE8EAAAAA282A ))
  \picorv32/_n1587<27>11  (
    .I0(\picorv32/reg_next_pc [5]),
    .I1(\picorv32/latched_branch_6496 ),
    .I2(\picorv32/latched_store_6498 ),
    .I3(\picorv32/irq_state_FSM_FFd2_6489 ),
    .I4(\picorv32/irq_state_FSM_FFd1_6488 ),
    .I5(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<5> ),
    .O(\picorv32/_n1587<27>1 )
  );
  LUT6 #(
    .INIT ( 64'hEAEAE8EAAAAA282A ))
  \picorv32/_n1587<26>11  (
    .I0(\picorv32/reg_next_pc [6]),
    .I1(\picorv32/latched_branch_6496 ),
    .I2(\picorv32/latched_store_6498 ),
    .I3(\picorv32/irq_state_FSM_FFd2_6489 ),
    .I4(\picorv32/irq_state_FSM_FFd1_6488 ),
    .I5(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<6> ),
    .O(\picorv32/_n1587<26>1 )
  );
  LUT6 #(
    .INIT ( 64'hEAEAE8EAAAAA282A ))
  \picorv32/_n1587<25>11  (
    .I0(\picorv32/reg_next_pc [7]),
    .I1(\picorv32/latched_branch_6496 ),
    .I2(\picorv32/latched_store_6498 ),
    .I3(\picorv32/irq_state_FSM_FFd2_6489 ),
    .I4(\picorv32/irq_state_FSM_FFd1_6488 ),
    .I5(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<7> ),
    .O(\picorv32/_n1587<25>1 )
  );
  LUT6 #(
    .INIT ( 64'hEAEAE8EAAAAA282A ))
  \picorv32/_n1587<24>11  (
    .I0(\picorv32/reg_next_pc [8]),
    .I1(\picorv32/latched_branch_6496 ),
    .I2(\picorv32/latched_store_6498 ),
    .I3(\picorv32/irq_state_FSM_FFd2_6489 ),
    .I4(\picorv32/irq_state_FSM_FFd1_6488 ),
    .I5(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<8> ),
    .O(\picorv32/_n1587<24>1 )
  );
  LUT6 #(
    .INIT ( 64'hEAEAE8EAAAAA282A ))
  \picorv32/_n1587<23>11  (
    .I0(\picorv32/reg_next_pc [9]),
    .I1(\picorv32/latched_branch_6496 ),
    .I2(\picorv32/latched_store_6498 ),
    .I3(\picorv32/irq_state_FSM_FFd2_6489 ),
    .I4(\picorv32/irq_state_FSM_FFd1_6488 ),
    .I5(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<9> ),
    .O(\picorv32/_n1587<23>1 )
  );
  LUT6 #(
    .INIT ( 64'hEAEAE8EAAAAA282A ))
  \picorv32/_n1587<22>11  (
    .I0(\picorv32/reg_next_pc [10]),
    .I1(\picorv32/latched_branch_6496 ),
    .I2(\picorv32/latched_store_6498 ),
    .I3(\picorv32/irq_state_FSM_FFd2_6489 ),
    .I4(\picorv32/irq_state_FSM_FFd1_6488 ),
    .I5(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<10> ),
    .O(\picorv32/_n1587<22>1 )
  );
  LUT5 #(
    .INIT ( 32'h44F40000 ))
  \picorv32/pcpi_div/_n0146_inv1  (
    .I0(\picorv32/pcpi_div/pcpi_wait_q_8003 ),
    .I1(\picorv32/pcpi_div/pcpi_wait_6681 ),
    .I2(\picorv32/pcpi_div/Mcompar_n0050_cy [21]),
    .I3(\picorv32/pcpi_div/quotient_msk[31]_running_AND_664_o ),
    .I4(sys_rst_INV_439_o_2326),
    .O(\picorv32/pcpi_div/_n0146_inv )
  );
  LUT6 #(
    .INIT ( 64'hEAEAE8EAAAAA282A ))
  \picorv32/_n1587<21>11  (
    .I0(\picorv32/reg_next_pc [11]),
    .I1(\picorv32/latched_branch_6496 ),
    .I2(\picorv32/latched_store_6498 ),
    .I3(\picorv32/irq_state_FSM_FFd2_6489 ),
    .I4(\picorv32/irq_state_FSM_FFd1_6488 ),
    .I5(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<11> ),
    .O(\picorv32/_n1587<21>1 )
  );
  LUT6 #(
    .INIT ( 64'hEAEAE8EAAAAA282A ))
  \picorv32/_n1587<20>11  (
    .I0(\picorv32/reg_next_pc [12]),
    .I1(\picorv32/latched_branch_6496 ),
    .I2(\picorv32/latched_store_6498 ),
    .I3(\picorv32/irq_state_FSM_FFd2_6489 ),
    .I4(\picorv32/irq_state_FSM_FFd1_6488 ),
    .I5(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<12> ),
    .O(\picorv32/_n1587<20>1 )
  );
  LUT6 #(
    .INIT ( 64'hEAEAE8EAAAAA282A ))
  \picorv32/_n1587<19>11  (
    .I0(\picorv32/reg_next_pc [13]),
    .I1(\picorv32/latched_branch_6496 ),
    .I2(\picorv32/latched_store_6498 ),
    .I3(\picorv32/irq_state_FSM_FFd2_6489 ),
    .I4(\picorv32/irq_state_FSM_FFd1_6488 ),
    .I5(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<13> ),
    .O(\picorv32/_n1587<19>1 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFEAEAAA2A ))
  \picorv32/_n1587<3>1  (
    .I0(\picorv32/reg_next_pc [29]),
    .I1(\picorv32/latched_branch_6496 ),
    .I2(\picorv32/latched_store_6498 ),
    .I3(\picorv32/irq_state_FSM_FFd1_6488 ),
    .I4(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<29> ),
    .I5(\picorv32/irq_state_FSM_FFd2_6489 ),
    .O(\picorv32/_n1587[3] )
  );
  LUT6 #(
    .INIT ( 64'hEAEAE8EAAAAA282A ))
  \picorv32/_n1587<18>11  (
    .I0(\picorv32/reg_next_pc [14]),
    .I1(\picorv32/latched_branch_6496 ),
    .I2(\picorv32/latched_store_6498 ),
    .I3(\picorv32/irq_state_FSM_FFd2_6489 ),
    .I4(\picorv32/irq_state_FSM_FFd1_6488 ),
    .I5(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<14> ),
    .O(\picorv32/_n1587<18>1 )
  );
  LUT6 #(
    .INIT ( 64'hEAEAE8EAAAAA282A ))
  \picorv32/_n1587<17>11  (
    .I0(\picorv32/reg_next_pc [15]),
    .I1(\picorv32/latched_branch_6496 ),
    .I2(\picorv32/latched_store_6498 ),
    .I3(\picorv32/irq_state_FSM_FFd2_6489 ),
    .I4(\picorv32/irq_state_FSM_FFd1_6488 ),
    .I5(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<15> ),
    .O(\picorv32/_n1587<17>1 )
  );
  LUT6 #(
    .INIT ( 64'hEAEAE8EAAAAA282A ))
  \picorv32/_n1587<16>11  (
    .I0(\picorv32/reg_next_pc [16]),
    .I1(\picorv32/latched_branch_6496 ),
    .I2(\picorv32/latched_store_6498 ),
    .I3(\picorv32/irq_state_FSM_FFd2_6489 ),
    .I4(\picorv32/irq_state_FSM_FFd1_6488 ),
    .I5(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<16> ),
    .O(\picorv32/_n1587<16>1 )
  );
  LUT6 #(
    .INIT ( 64'hEAEAE8EAAAAA282A ))
  \picorv32/_n1587<15>11  (
    .I0(\picorv32/reg_next_pc [17]),
    .I1(\picorv32/latched_branch_6496 ),
    .I2(\picorv32/latched_store_6498 ),
    .I3(\picorv32/irq_state_FSM_FFd2_6489 ),
    .I4(\picorv32/irq_state_FSM_FFd1_6488 ),
    .I5(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<17> ),
    .O(\picorv32/_n1587<15>1 )
  );
  LUT6 #(
    .INIT ( 64'hEAEAE8EAAAAA282A ))
  \picorv32/_n1587<14>11  (
    .I0(\picorv32/reg_next_pc [18]),
    .I1(\picorv32/latched_branch_6496 ),
    .I2(\picorv32/latched_store_6498 ),
    .I3(\picorv32/irq_state_FSM_FFd2_6489 ),
    .I4(\picorv32/irq_state_FSM_FFd1_6488 ),
    .I5(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<18> ),
    .O(\picorv32/_n1587<14>1 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFEAEAAA2A ))
  \picorv32/_n1587<13>12  (
    .I0(\picorv32/reg_next_pc [19]),
    .I1(\picorv32/latched_branch_6496 ),
    .I2(\picorv32/latched_store_6498 ),
    .I3(\picorv32/irq_state_FSM_FFd1_6488 ),
    .I4(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<19> ),
    .I5(\picorv32/irq_state_FSM_FFd2_6489 ),
    .O(\picorv32/_n1587<13>11_9048 )
  );
  LUT6 #(
    .INIT ( 64'hEAEAE8EAAAAA282A ))
  \picorv32/_n1587<12>11  (
    .I0(\picorv32/reg_next_pc [20]),
    .I1(\picorv32/latched_branch_6496 ),
    .I2(\picorv32/latched_store_6498 ),
    .I3(\picorv32/irq_state_FSM_FFd2_6489 ),
    .I4(\picorv32/irq_state_FSM_FFd1_6488 ),
    .I5(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<20> ),
    .O(\picorv32/_n1587<12>1 )
  );
  LUT6 #(
    .INIT ( 64'hEAEAE8EAAAAA282A ))
  \picorv32/_n1587<11>11  (
    .I0(\picorv32/reg_next_pc [21]),
    .I1(\picorv32/latched_branch_6496 ),
    .I2(\picorv32/latched_store_6498 ),
    .I3(\picorv32/irq_state_FSM_FFd2_6489 ),
    .I4(\picorv32/irq_state_FSM_FFd1_6488 ),
    .I5(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<21> ),
    .O(\picorv32/_n1587<11>1 )
  );
  LUT6 #(
    .INIT ( 64'hEAEAE8EAAAAA282A ))
  \picorv32/_n1587<10>11  (
    .I0(\picorv32/reg_next_pc [22]),
    .I1(\picorv32/latched_branch_6496 ),
    .I2(\picorv32/latched_store_6498 ),
    .I3(\picorv32/irq_state_FSM_FFd2_6489 ),
    .I4(\picorv32/irq_state_FSM_FFd1_6488 ),
    .I5(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<22> ),
    .O(\picorv32/_n1587<10>1 )
  );
  LUT6 #(
    .INIT ( 64'hEAEAE8EAAAAA282A ))
  \picorv32/_n1587<9>11  (
    .I0(\picorv32/reg_next_pc [23]),
    .I1(\picorv32/latched_branch_6496 ),
    .I2(\picorv32/latched_store_6498 ),
    .I3(\picorv32/irq_state_FSM_FFd2_6489 ),
    .I4(\picorv32/irq_state_FSM_FFd1_6488 ),
    .I5(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<23> ),
    .O(\picorv32/_n1587<9>1 )
  );
  LUT6 #(
    .INIT ( 64'hEAEAE8EAAAAA282A ))
  \picorv32/_n1587<8>11  (
    .I0(\picorv32/reg_next_pc [24]),
    .I1(\picorv32/latched_branch_6496 ),
    .I2(\picorv32/latched_store_6498 ),
    .I3(\picorv32/irq_state_FSM_FFd2_6489 ),
    .I4(\picorv32/irq_state_FSM_FFd1_6488 ),
    .I5(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<24> ),
    .O(\picorv32/_n1587<8>1 )
  );
  LUT6 #(
    .INIT ( 64'hEAEAE8EAAAAA282A ))
  \picorv32/_n1587<7>11  (
    .I0(\picorv32/reg_next_pc [25]),
    .I1(\picorv32/latched_branch_6496 ),
    .I2(\picorv32/latched_store_6498 ),
    .I3(\picorv32/irq_state_FSM_FFd2_6489 ),
    .I4(\picorv32/irq_state_FSM_FFd1_6488 ),
    .I5(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<25> ),
    .O(\picorv32/_n1587<7>1 )
  );
  LUT6 #(
    .INIT ( 64'hEAEAE8EAAAAA282A ))
  \picorv32/_n1587<6>11  (
    .I0(\picorv32/reg_next_pc [26]),
    .I1(\picorv32/latched_branch_6496 ),
    .I2(\picorv32/latched_store_6498 ),
    .I3(\picorv32/irq_state_FSM_FFd2_6489 ),
    .I4(\picorv32/irq_state_FSM_FFd1_6488 ),
    .I5(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<26> ),
    .O(\picorv32/_n1587<6>1 )
  );
  LUT6 #(
    .INIT ( 64'hEAEAE8EAAAAA282A ))
  \picorv32/_n1587<5>11  (
    .I0(\picorv32/reg_next_pc [27]),
    .I1(\picorv32/latched_branch_6496 ),
    .I2(\picorv32/latched_store_6498 ),
    .I3(\picorv32/irq_state_FSM_FFd2_6489 ),
    .I4(\picorv32/irq_state_FSM_FFd1_6488 ),
    .I5(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<27> ),
    .O(\picorv32/_n1587<5>1 )
  );
  LUT6 #(
    .INIT ( 64'hEAEAE8EAAAAA282A ))
  \picorv32/_n1587<4>11  (
    .I0(\picorv32/reg_next_pc [28]),
    .I1(\picorv32/latched_branch_6496 ),
    .I2(\picorv32/latched_store_6498 ),
    .I3(\picorv32/irq_state_FSM_FFd2_6489 ),
    .I4(\picorv32/irq_state_FSM_FFd1_6488 ),
    .I5(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<28> ),
    .O(\picorv32/_n1587<4>1 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFEAEAAA2A ))
  \picorv32/_n1587<3>11  (
    .I0(\picorv32/reg_next_pc [29]),
    .I1(\picorv32/latched_branch_6496 ),
    .I2(\picorv32/latched_store_6498 ),
    .I3(\picorv32/irq_state_FSM_FFd1_6488 ),
    .I4(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<29> ),
    .I5(\picorv32/irq_state_FSM_FFd2_6489 ),
    .O(\picorv32/_n1587<3>1_9038 )
  );
  LUT6 #(
    .INIT ( 64'hEAEAE8EAAAAA282A ))
  \picorv32/_n1587<2>11  (
    .I0(\picorv32/reg_next_pc [30]),
    .I1(\picorv32/latched_branch_6496 ),
    .I2(\picorv32/latched_store_6498 ),
    .I3(\picorv32/irq_state_FSM_FFd2_6489 ),
    .I4(\picorv32/irq_state_FSM_FFd1_6488 ),
    .I5(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<30> ),
    .O(\picorv32/_n1587<2>1 )
  );
  LUT4 #(
    .INIT ( 16'h10FF ))
  \picorv32/Reset_OR_DriverANDClockEnable161  (
    .I0(\picorv32/decoder_pseudo_trigger ),
    .I1(\picorv32/is_beq_bne_blt_bge_bltu_bgeu ),
    .I2(\picorv32/decoder_trigger ),
    .I3(sys_rst_INV_439_o_2326),
    .O(\picorv32/Reset_OR_DriverANDClockEnable16 )
  );
  LUT4 #(
    .INIT ( 16'h10FF ))
  \picorv32/Reset_OR_DriverANDClockEnable101  (
    .I0(\picorv32/decoder_pseudo_trigger ),
    .I1(\picorv32/is_alu_reg_imm ),
    .I2(\picorv32/decoder_trigger ),
    .I3(sys_rst_INV_439_o_2326),
    .O(\picorv32/Reset_OR_DriverANDClockEnable10 )
  );
  LUT6 #(
    .INIT ( 64'hEAEAE8EAAAAA282A ))
  \picorv32/_n1587<1>11  (
    .I0(\picorv32/reg_next_pc [31]),
    .I1(\picorv32/latched_branch_6496 ),
    .I2(\picorv32/latched_store_6498 ),
    .I3(\picorv32/irq_state_FSM_FFd2_6489 ),
    .I4(\picorv32/irq_state_FSM_FFd1_6488 ),
    .I5(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<31> ),
    .O(\picorv32/_n1587<1>1 )
  );
  LUT6 #(
    .INIT ( 64'h0000000004000000 ))
  \picorv32/cpu_state__n1499_inv1  (
    .I0(\picorv32/instr_waitirq_6486 ),
    .I1(\picorv32/decoder_trigger ),
    .I2(\picorv32/decoder_trigger_irq_state[1]_OR_560_o ),
    .I3(sys_rst_INV_439_o_2326),
    .I4(\picorv32/cpu_state_FSM_FFd6_6168 ),
    .I5(\picorv32/instr_jal_6092 ),
    .O(\picorv32/_n1499_inv )
  );
  LUT4 #(
    .INIT ( 16'h4F00 ))
  \picorv32/pcpi_div/_n0151_inv1  (
    .I0(\picorv32/pcpi_div/pcpi_wait_q_8003 ),
    .I1(\picorv32/pcpi_div/pcpi_wait_6681 ),
    .I2(\picorv32/pcpi_div/quotient_msk[31]_running_AND_664_o ),
    .I3(sys_rst_INV_439_o_2326),
    .O(\picorv32/pcpi_div/_n0151_inv )
  );
  LUT6 #(
    .INIT ( 64'h0000000004000000 ))
  basesoc_csrbankarray_csrbank5_reload1_re1 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[3] ),
    .I3(\basesoc_interface_adr[2] ),
    .I4(basesoc_csrbankarray_csrbank5_sel_basesoc_csrbankarray_interface5_bank_bus_we_AND_478_o),
    .I5(\basesoc_interface_adr[4] ),
    .O(basesoc_csrbankarray_csrbank5_reload1_re)
  );
  LUT6 #(
    .INIT ( 64'hEEEEEEEEEEE68880 ))
  \picorv32/_n2161_SW0  (
    .I0(\picorv32/reg_op2_0_5490 ),
    .I1(\picorv32/reg_op1_0 ),
    .I2(\picorv32/instr_andi_6313 ),
    .I3(\picorv32/instr_and_6305 ),
    .I4(\picorv32/PWR_10_o_instr_xori_equal_330_o ),
    .I5(\picorv32/PWR_10_o_instr_ori_equal_331_o ),
    .O(N953)
  );
  LUT6 #(
    .INIT ( 64'hEEEEEEEEEEE68880 ))
  \picorv32/_n2160<9>_SW0  (
    .I0(\picorv32/reg_op1_23 ),
    .I1(\picorv32/reg_op2_23_6042 ),
    .I2(\picorv32/instr_andi_6313 ),
    .I3(\picorv32/instr_and_6305 ),
    .I4(\picorv32/PWR_10_o_instr_xori_equal_330_o ),
    .I5(\picorv32/PWR_10_o_instr_ori_equal_331_o ),
    .O(N955)
  );
  LUT6 #(
    .INIT ( 64'hEEEEEEEEEEE68880 ))
  \picorv32/_n2160<8>_SW0  (
    .I0(\picorv32/reg_op1_24 ),
    .I1(\picorv32/reg_op2_24_6043 ),
    .I2(\picorv32/instr_andi_6313 ),
    .I3(\picorv32/instr_and_6305 ),
    .I4(\picorv32/PWR_10_o_instr_xori_equal_330_o ),
    .I5(\picorv32/PWR_10_o_instr_ori_equal_331_o ),
    .O(N957)
  );
  LUT6 #(
    .INIT ( 64'hEEEEEEEEEEE68880 ))
  \picorv32/_n2160<7>_SW0  (
    .I0(\picorv32/reg_op1_25 ),
    .I1(\picorv32/reg_op2_25_6044 ),
    .I2(\picorv32/instr_andi_6313 ),
    .I3(\picorv32/instr_and_6305 ),
    .I4(\picorv32/PWR_10_o_instr_xori_equal_330_o ),
    .I5(\picorv32/PWR_10_o_instr_ori_equal_331_o ),
    .O(N959)
  );
  LUT6 #(
    .INIT ( 64'hEEEEEEEEEEE68880 ))
  \picorv32/_n2160<6>_SW0  (
    .I0(\picorv32/reg_op1_26 ),
    .I1(\picorv32/reg_op2_26_6045 ),
    .I2(\picorv32/instr_andi_6313 ),
    .I3(\picorv32/instr_and_6305 ),
    .I4(\picorv32/PWR_10_o_instr_xori_equal_330_o ),
    .I5(\picorv32/PWR_10_o_instr_ori_equal_331_o ),
    .O(N961)
  );
  LUT6 #(
    .INIT ( 64'hEEEEEEEEEEE68880 ))
  \picorv32/_n2160<5>_SW0  (
    .I0(\picorv32/reg_op1_27 ),
    .I1(\picorv32/reg_op2_27_6046 ),
    .I2(\picorv32/instr_andi_6313 ),
    .I3(\picorv32/instr_and_6305 ),
    .I4(\picorv32/PWR_10_o_instr_xori_equal_330_o ),
    .I5(\picorv32/PWR_10_o_instr_ori_equal_331_o ),
    .O(N963)
  );
  LUT6 #(
    .INIT ( 64'hEEEEEEEEEEE68880 ))
  \picorv32/_n2160<4>_SW0  (
    .I0(\picorv32/reg_op1_28 ),
    .I1(\picorv32/reg_op2_28_6047 ),
    .I2(\picorv32/instr_andi_6313 ),
    .I3(\picorv32/instr_and_6305 ),
    .I4(\picorv32/PWR_10_o_instr_xori_equal_330_o ),
    .I5(\picorv32/PWR_10_o_instr_ori_equal_331_o ),
    .O(N965)
  );
  LUT6 #(
    .INIT ( 64'hEEEEEEEEEEE68880 ))
  \picorv32/_n2160<3>_SW0  (
    .I0(\picorv32/reg_op2_29_6048 ),
    .I1(\picorv32/reg_op1_29 ),
    .I2(\picorv32/instr_andi_6313 ),
    .I3(\picorv32/instr_and_6305 ),
    .I4(\picorv32/PWR_10_o_instr_xori_equal_330_o ),
    .I5(\picorv32/PWR_10_o_instr_ori_equal_331_o ),
    .O(N967)
  );
  LUT6 #(
    .INIT ( 64'hEEEEEEEEEEE68880 ))
  \picorv32/_n2160<31>_SW0  (
    .I0(\picorv32/reg_op2_1_5491 ),
    .I1(\picorv32/reg_op1_1 ),
    .I2(\picorv32/instr_andi_6313 ),
    .I3(\picorv32/instr_and_6305 ),
    .I4(\picorv32/PWR_10_o_instr_xori_equal_330_o ),
    .I5(\picorv32/PWR_10_o_instr_ori_equal_331_o ),
    .O(N969)
  );
  LUT6 #(
    .INIT ( 64'hEEEEEEEEEEE68880 ))
  \picorv32/_n2160<30>_SW0  (
    .I0(\picorv32/reg_op2_2_5492 ),
    .I1(\picorv32/reg_op1_2 ),
    .I2(\picorv32/instr_andi_6313 ),
    .I3(\picorv32/instr_and_6305 ),
    .I4(\picorv32/PWR_10_o_instr_xori_equal_330_o ),
    .I5(\picorv32/PWR_10_o_instr_ori_equal_331_o ),
    .O(N971)
  );
  LUT6 #(
    .INIT ( 64'hEEEEEEEEEEE68880 ))
  \picorv32/_n2160<2>_SW0  (
    .I0(\picorv32/reg_op2_30_6049 ),
    .I1(\picorv32/reg_op1_30 ),
    .I2(\picorv32/instr_andi_6313 ),
    .I3(\picorv32/instr_and_6305 ),
    .I4(\picorv32/PWR_10_o_instr_xori_equal_330_o ),
    .I5(\picorv32/PWR_10_o_instr_ori_equal_331_o ),
    .O(N973)
  );
  LUT6 #(
    .INIT ( 64'hEEEEEEEEEEE68880 ))
  \picorv32/_n2160<29>_SW0  (
    .I0(\picorv32/reg_op2_3_5493 ),
    .I1(\picorv32/reg_op1_3 ),
    .I2(\picorv32/instr_andi_6313 ),
    .I3(\picorv32/instr_and_6305 ),
    .I4(\picorv32/PWR_10_o_instr_xori_equal_330_o ),
    .I5(\picorv32/PWR_10_o_instr_ori_equal_331_o ),
    .O(N975)
  );
  LUT6 #(
    .INIT ( 64'hEEEEEEEEEEE68880 ))
  \picorv32/_n2160<28>_SW0  (
    .I0(\picorv32/reg_op2_4_5494 ),
    .I1(\picorv32/reg_op1_4 ),
    .I2(\picorv32/instr_andi_6313 ),
    .I3(\picorv32/instr_and_6305 ),
    .I4(\picorv32/PWR_10_o_instr_xori_equal_330_o ),
    .I5(\picorv32/PWR_10_o_instr_ori_equal_331_o ),
    .O(N977)
  );
  LUT6 #(
    .INIT ( 64'hEEEEEEEEEEE68880 ))
  \picorv32/_n2160<27>_SW0  (
    .I0(\picorv32/reg_op2_5_5495 ),
    .I1(\picorv32/reg_op1_5 ),
    .I2(\picorv32/instr_andi_6313 ),
    .I3(\picorv32/instr_and_6305 ),
    .I4(\picorv32/PWR_10_o_instr_xori_equal_330_o ),
    .I5(\picorv32/PWR_10_o_instr_ori_equal_331_o ),
    .O(N979)
  );
  LUT6 #(
    .INIT ( 64'hEEEEEEEEEEE68880 ))
  \picorv32/_n2160<26>_SW0  (
    .I0(\picorv32/reg_op2_6_5496 ),
    .I1(\picorv32/reg_op1_6 ),
    .I2(\picorv32/instr_andi_6313 ),
    .I3(\picorv32/instr_and_6305 ),
    .I4(\picorv32/PWR_10_o_instr_xori_equal_330_o ),
    .I5(\picorv32/PWR_10_o_instr_ori_equal_331_o ),
    .O(N981)
  );
  LUT6 #(
    .INIT ( 64'hEEEEEEEEEEE68880 ))
  \picorv32/_n2160<25>_SW0  (
    .I0(\picorv32/reg_op2_7_5497 ),
    .I1(\picorv32/reg_op1_7 ),
    .I2(\picorv32/instr_andi_6313 ),
    .I3(\picorv32/instr_and_6305 ),
    .I4(\picorv32/PWR_10_o_instr_xori_equal_330_o ),
    .I5(\picorv32/PWR_10_o_instr_ori_equal_331_o ),
    .O(N983)
  );
  LUT6 #(
    .INIT ( 64'hEEEEEEEEEEE68880 ))
  \picorv32/_n2160<24>_SW0  (
    .I0(\picorv32/reg_op2_8_6027 ),
    .I1(\picorv32/reg_op1_8 ),
    .I2(\picorv32/instr_andi_6313 ),
    .I3(\picorv32/instr_and_6305 ),
    .I4(\picorv32/PWR_10_o_instr_xori_equal_330_o ),
    .I5(\picorv32/PWR_10_o_instr_ori_equal_331_o ),
    .O(N985)
  );
  LUT6 #(
    .INIT ( 64'hEEEEEEEEEEE68880 ))
  \picorv32/_n2160<23>_SW0  (
    .I0(\picorv32/reg_op2_9_6028 ),
    .I1(\picorv32/reg_op1_9 ),
    .I2(\picorv32/instr_andi_6313 ),
    .I3(\picorv32/instr_and_6305 ),
    .I4(\picorv32/PWR_10_o_instr_xori_equal_330_o ),
    .I5(\picorv32/PWR_10_o_instr_ori_equal_331_o ),
    .O(N987)
  );
  LUT6 #(
    .INIT ( 64'hEEEEEEEEEEE68880 ))
  \picorv32/_n2160<22>_SW0  (
    .I0(\picorv32/reg_op2_10_6029 ),
    .I1(\picorv32/reg_op1_10 ),
    .I2(\picorv32/instr_andi_6313 ),
    .I3(\picorv32/instr_and_6305 ),
    .I4(\picorv32/PWR_10_o_instr_xori_equal_330_o ),
    .I5(\picorv32/PWR_10_o_instr_ori_equal_331_o ),
    .O(N989)
  );
  LUT6 #(
    .INIT ( 64'hEEEEEEEEEEE68880 ))
  \picorv32/_n2160<21>_SW0  (
    .I0(\picorv32/reg_op2_11_6030 ),
    .I1(\picorv32/reg_op1_11 ),
    .I2(\picorv32/instr_andi_6313 ),
    .I3(\picorv32/instr_and_6305 ),
    .I4(\picorv32/PWR_10_o_instr_xori_equal_330_o ),
    .I5(\picorv32/PWR_10_o_instr_ori_equal_331_o ),
    .O(N991)
  );
  LUT6 #(
    .INIT ( 64'hEEEEEEEEEEE68880 ))
  \picorv32/_n2160<20>_SW0  (
    .I0(\picorv32/reg_op2_12_6031 ),
    .I1(\picorv32/reg_op1_12 ),
    .I2(\picorv32/instr_andi_6313 ),
    .I3(\picorv32/instr_and_6305 ),
    .I4(\picorv32/PWR_10_o_instr_xori_equal_330_o ),
    .I5(\picorv32/PWR_10_o_instr_ori_equal_331_o ),
    .O(N993)
  );
  LUT6 #(
    .INIT ( 64'hEEEEEEEEEEE68880 ))
  \picorv32/_n2160<1>_SW0  (
    .I0(\picorv32/reg_op2_31_6050 ),
    .I1(\picorv32/reg_op1_31 ),
    .I2(\picorv32/instr_andi_6313 ),
    .I3(\picorv32/instr_and_6305 ),
    .I4(\picorv32/PWR_10_o_instr_xori_equal_330_o ),
    .I5(\picorv32/PWR_10_o_instr_ori_equal_331_o ),
    .O(N995)
  );
  LUT6 #(
    .INIT ( 64'hEEEEEEEEEEE68880 ))
  \picorv32/_n2160<19>_SW0  (
    .I0(\picorv32/reg_op2_13_6032 ),
    .I1(\picorv32/reg_op1_13 ),
    .I2(\picorv32/instr_andi_6313 ),
    .I3(\picorv32/instr_and_6305 ),
    .I4(\picorv32/PWR_10_o_instr_xori_equal_330_o ),
    .I5(\picorv32/PWR_10_o_instr_ori_equal_331_o ),
    .O(N997)
  );
  LUT6 #(
    .INIT ( 64'hEEEEEEEEEEE68880 ))
  \picorv32/_n2160<18>_SW0  (
    .I0(\picorv32/reg_op2_14_6033 ),
    .I1(\picorv32/reg_op1_14 ),
    .I2(\picorv32/instr_andi_6313 ),
    .I3(\picorv32/instr_and_6305 ),
    .I4(\picorv32/PWR_10_o_instr_xori_equal_330_o ),
    .I5(\picorv32/PWR_10_o_instr_ori_equal_331_o ),
    .O(N999)
  );
  LUT6 #(
    .INIT ( 64'hEEEEEEEEEEE68880 ))
  \picorv32/_n2160<17>_SW0  (
    .I0(\picorv32/reg_op2_15_6034 ),
    .I1(\picorv32/reg_op1_15 ),
    .I2(\picorv32/instr_andi_6313 ),
    .I3(\picorv32/instr_and_6305 ),
    .I4(\picorv32/PWR_10_o_instr_xori_equal_330_o ),
    .I5(\picorv32/PWR_10_o_instr_ori_equal_331_o ),
    .O(N1001)
  );
  LUT6 #(
    .INIT ( 64'hEEEEEEEEEEE68880 ))
  \picorv32/_n2160<16>_SW0  (
    .I0(\picorv32/reg_op2_16_6035 ),
    .I1(\picorv32/reg_op1_16 ),
    .I2(\picorv32/instr_andi_6313 ),
    .I3(\picorv32/instr_and_6305 ),
    .I4(\picorv32/PWR_10_o_instr_xori_equal_330_o ),
    .I5(\picorv32/PWR_10_o_instr_ori_equal_331_o ),
    .O(N1003)
  );
  LUT6 #(
    .INIT ( 64'hEEEEEEEEEEE68880 ))
  \picorv32/_n2160<15>_SW0  (
    .I0(\picorv32/reg_op2_17_6036 ),
    .I1(\picorv32/reg_op1_17 ),
    .I2(\picorv32/instr_andi_6313 ),
    .I3(\picorv32/instr_and_6305 ),
    .I4(\picorv32/PWR_10_o_instr_xori_equal_330_o ),
    .I5(\picorv32/PWR_10_o_instr_ori_equal_331_o ),
    .O(N1005)
  );
  LUT6 #(
    .INIT ( 64'hEEEEEEEEEEE68880 ))
  \picorv32/_n2160<14>_SW0  (
    .I0(\picorv32/reg_op2_18_6037 ),
    .I1(\picorv32/reg_op1_18 ),
    .I2(\picorv32/instr_andi_6313 ),
    .I3(\picorv32/instr_and_6305 ),
    .I4(\picorv32/PWR_10_o_instr_xori_equal_330_o ),
    .I5(\picorv32/PWR_10_o_instr_ori_equal_331_o ),
    .O(N1007)
  );
  LUT6 #(
    .INIT ( 64'hEEEEEEEEEEE68880 ))
  \picorv32/_n2160<13>_SW0  (
    .I0(\picorv32/reg_op2_19_6038 ),
    .I1(\picorv32/reg_op1_19 ),
    .I2(\picorv32/instr_andi_6313 ),
    .I3(\picorv32/instr_and_6305 ),
    .I4(\picorv32/PWR_10_o_instr_xori_equal_330_o ),
    .I5(\picorv32/PWR_10_o_instr_ori_equal_331_o ),
    .O(N1009)
  );
  LUT6 #(
    .INIT ( 64'hEEEEEEEEEEE68880 ))
  \picorv32/_n2160<12>_SW0  (
    .I0(\picorv32/reg_op2_20_6039 ),
    .I1(\picorv32/reg_op1_20 ),
    .I2(\picorv32/instr_andi_6313 ),
    .I3(\picorv32/instr_and_6305 ),
    .I4(\picorv32/PWR_10_o_instr_xori_equal_330_o ),
    .I5(\picorv32/PWR_10_o_instr_ori_equal_331_o ),
    .O(N1011)
  );
  LUT6 #(
    .INIT ( 64'hEEEEEEEEEEE68880 ))
  \picorv32/_n2160<11>_SW0  (
    .I0(\picorv32/reg_op2_21_6040 ),
    .I1(\picorv32/reg_op1_21 ),
    .I2(\picorv32/instr_andi_6313 ),
    .I3(\picorv32/instr_and_6305 ),
    .I4(\picorv32/PWR_10_o_instr_xori_equal_330_o ),
    .I5(\picorv32/PWR_10_o_instr_ori_equal_331_o ),
    .O(N1013)
  );
  LUT6 #(
    .INIT ( 64'hEEEEEEEEEEE68880 ))
  \picorv32/_n2160<10>_SW0  (
    .I0(\picorv32/reg_op1_22 ),
    .I1(\picorv32/reg_op2_22_6041 ),
    .I2(\picorv32/instr_andi_6313 ),
    .I3(\picorv32/instr_and_6305 ),
    .I4(\picorv32/PWR_10_o_instr_xori_equal_330_o ),
    .I5(\picorv32/PWR_10_o_instr_ori_equal_331_o ),
    .O(N1015)
  );
  LUT5 #(
    .INIT ( 32'h01000000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[2]_mux_1341_OUT101  (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[0] ),
    .I2(\basesoc_interface_adr[2] ),
    .I3(memdat_3[7]),
    .I4(basesoc_csrbankarray_csrbank6_sel),
    .O(\GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[2]_mux_1341_OUT<7> )
  );
  LUT5 #(
    .INIT ( 32'h01000000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[2]_mux_1341_OUT51  (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[0] ),
    .I2(\basesoc_interface_adr[2] ),
    .I3(memdat_3[2]),
    .I4(basesoc_csrbankarray_csrbank6_sel),
    .O(\GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[2]_mux_1341_OUT<2> )
  );
  LUT5 #(
    .INIT ( 32'h01000000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[2]_mux_1341_OUT61  (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[0] ),
    .I2(\basesoc_interface_adr[2] ),
    .I3(memdat_3[3]),
    .I4(basesoc_csrbankarray_csrbank6_sel),
    .O(\GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[2]_mux_1341_OUT<3> )
  );
  LUT5 #(
    .INIT ( 32'h01000000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[2]_mux_1341_OUT71  (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[0] ),
    .I2(\basesoc_interface_adr[2] ),
    .I3(memdat_3[4]),
    .I4(basesoc_csrbankarray_csrbank6_sel),
    .O(\GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[2]_mux_1341_OUT<4> )
  );
  LUT5 #(
    .INIT ( 32'h01000000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[2]_mux_1341_OUT81  (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[0] ),
    .I2(\basesoc_interface_adr[2] ),
    .I3(memdat_3[5]),
    .I4(basesoc_csrbankarray_csrbank6_sel),
    .O(\GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[2]_mux_1341_OUT<5> )
  );
  LUT5 #(
    .INIT ( 32'h01000000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[2]_mux_1341_OUT91  (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[0] ),
    .I2(\basesoc_interface_adr[2] ),
    .I3(memdat_3[6]),
    .I4(basesoc_csrbankarray_csrbank6_sel),
    .O(\GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[2]_mux_1341_OUT<6> )
  );
  LUT6 #(
    .INIT ( 64'h5555555555555554 ))
  \picorv32/Mmux_is_beq_bne_blt_bge_bltu_bgeu_GND_2_o_MUX_1447_o11  (
    .I0(\picorv32/is_compare_BRB0_9914 ),
    .I1(\picorv32/cpu_state_FSM_FFd4_BRB3_9824 ),
    .I2(\picorv32/is_compare_BRB2_9915 ),
    .I3(\picorv32/is_compare_BRB3_9916 ),
    .I4(\picorv32/is_compare_BRB4_9917 ),
    .I5(\picorv32/is_compare_BRB5_9918 ),
    .O(\picorv32/is_compare )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFEFEFFFE ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT52  (
    .I0(_n7139),
    .I1(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT181 ),
    .I2(_n7172),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT121 ),
    .I4(\basesoc_interface_adr[5] ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT5 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT51_8331 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFF8808 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1325_OUT43  (
    .I0(\basesoc_interface_adr[2] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[0] ),
    .I3(basesoc_ctrl_bus_errors[11]),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1325_OUT41_8063 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1325_OUT4 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1325_OUT42_8064 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFF8808 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1325_OUT53  (
    .I0(\basesoc_interface_adr[2] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[0] ),
    .I3(basesoc_ctrl_bus_errors[12]),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1325_OUT51_8067 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1325_OUT5 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1325_OUT52_8068 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFF8808 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1325_OUT63  (
    .I0(\basesoc_interface_adr[2] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[0] ),
    .I3(basesoc_ctrl_bus_errors[13]),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1325_OUT61_8071 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1325_OUT6 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1325_OUT62_8072 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFF8808 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1325_OUT73  (
    .I0(\basesoc_interface_adr[2] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[0] ),
    .I3(basesoc_ctrl_bus_errors[14]),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1325_OUT71_8075 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1325_OUT7 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1325_OUT72_8076 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFF8808 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1325_OUT83  (
    .I0(\basesoc_interface_adr[2] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[0] ),
    .I3(basesoc_ctrl_bus_errors[15]),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1325_OUT81_8079 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1325_OUT8 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1325_OUT82_8080 )
  );
  LUT5 #(
    .INIT ( 32'hFFFF8880 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<0>6_SW0  (
    .I0(\picorv32/decoded_rs1[5]_read_port_354_OUT<0> ),
    .I1(\picorv32/decoded_rs1[5]_reduce_or_354_o ),
    .I2(\picorv32/instr_getq_6426 ),
    .I3(\picorv32/instr_setq_6425 ),
    .I4(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<0>3_8502 ),
    .O(N1105)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFA8AAA8A8 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<0>6  (
    .I0(\picorv32/cpu_state_FSM_FFd5 ),
    .I1(N1105),
    .I2(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<0>2_8501 ),
    .I3(\picorv32/_n1471 ),
    .I4(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<0>4_8503 ),
    .I5(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<0>1_8500 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<0>6_8504 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFEFEFFFE ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT33  (
    .I0(_n7175),
    .I1(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT31 ),
    .I2(_n71451_FRB_2353),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT121 ),
    .I4(\basesoc_interface_adr[5] ),
    .I5(_n7160),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT32_8327 )
  );
  LUT4 #(
    .INIT ( 16'h0111 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT3021  (
    .I0(_n7154),
    .I1(_n7160),
    .I2(\basesoc_interface_adr[1] ),
    .I3(_n71511),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT302 )
  );
  LUT4 #(
    .INIT ( 16'hACA0 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT1111_SW0  (
    .I0(basesoc_sdram_bandwidth_nwrites_status[16]),
    .I1(basesoc_sdram_bandwidth_nwrites_status[8]),
    .I2(_n7193),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT131 ),
    .O(N1109)
  );
  LUT6 #(
    .INIT ( 64'hFFCCFFCCFF8CFF80 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT1111  (
    .I0(basesoc_sdram_phaseinjector0_address_storage_full[0]),
    .I1(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT142 ),
    .I2(_n7112),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT115_8107 ),
    .I4(N1109),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT118 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT1110 )
  );
  LUT4 #(
    .INIT ( 16'hACA0 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT2211_SW0  (
    .I0(basesoc_sdram_bandwidth_nwrites_status[17]),
    .I1(basesoc_sdram_bandwidth_nwrites_status[9]),
    .I2(_n7193),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT131 ),
    .O(N1111)
  );
  LUT6 #(
    .INIT ( 64'hFFCCFFCCFF8CFF80 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT2211  (
    .I0(basesoc_sdram_phaseinjector0_address_storage_full[1]),
    .I1(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT142 ),
    .I2(_n7112),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT225_8116 ),
    .I4(N1111),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT228 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT2210 )
  );
  LUT5 #(
    .INIT ( 32'hF0F0E0F0 ))
  \picorv32/cpu_state_FSM_FFd6-In5_SW0  (
    .I0(\picorv32/instr_waitirq_6486 ),
    .I1(\picorv32/instr_jal_6092 ),
    .I2(\picorv32/cpu_state_FSM_FFd6_6168 ),
    .I3(\picorv32/decoder_trigger ),
    .I4(\picorv32/decoder_trigger_irq_state[1]_OR_560_o ),
    .O(N1113)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFF444 ))
  \picorv32/cpu_state_FSM_FFd6-In5  (
    .I0(\picorv32/is_beq_bne_blt_bge_bltu_bgeu ),
    .I1(\picorv32/cpu_state_FSM_FFd4 ),
    .I2(\picorv32/GND_2_o_GND_2_o_equal_501_o ),
    .I3(\picorv32/cpu_state_FSM_FFd3 ),
    .I4(N1113),
    .I5(\picorv32/cpu_state_FSM_FFd6-In7_8390 ),
    .O(\picorv32/cpu_state_FSM_FFd6-In8 )
  );
  LUT6 #(
    .INIT ( 64'h0800080008000808 ))
  \picorv32/pcpi_div/Mmux_GND_4_o_GND_4_o_mux_37_OUT591  (
    .I0(\picorv32/reg_op2_31_6050 ),
    .I1(\picorv32/pcpi_div/pcpi_wait_6681 ),
    .I2(\picorv32/pcpi_div/pcpi_wait_q_8003 ),
    .I3(\picorv32/pcpi_div/GND_4_o_unary_minus_17_OUT<31>_FRB_7799 ),
    .I4(\picorv32/pcpi_div/instr_div_7841 ),
    .I5(\picorv32/pcpi_div/instr_rem_7839 ),
    .O(\picorv32/pcpi_div/GND_4_o_GND_4_o_mux_37_OUT [62])
  );
  LUT6 #(
    .INIT ( 64'hFFFF7F77FFFFFFFF ))
  basesoc_sdram_cmd_valid41 (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_valid_n_1341),
    .I1(basesoc_sdram_bankmachine3_row_opened_1639),
    .I2(basesoc_sdram_generator_done_821),
    .I3(refresher_state_FSM_FFd1_945),
    .I4(refresher_state_FSM_FFd2_944),
    .I5(basesoc_sdram_bankmachine3_row_hit),
    .O(basesoc_sdram_cmd_valid_mmx_out4)
  );
  LUT6 #(
    .INIT ( 64'hFFFF7F77FFFFFFFF ))
  basesoc_sdram_cmd_valid31 (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_valid_n_1298),
    .I1(basesoc_sdram_bankmachine2_row_opened_1637),
    .I2(basesoc_sdram_generator_done_821),
    .I3(refresher_state_FSM_FFd1_945),
    .I4(refresher_state_FSM_FFd2_944),
    .I5(basesoc_sdram_bankmachine2_row_hit),
    .O(basesoc_sdram_cmd_valid_mmx_out3)
  );
  LUT6 #(
    .INIT ( 64'hFFFF7F77FFFFFFFF ))
  basesoc_sdram_cmd_valid111 (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_valid_n_1212),
    .I1(basesoc_sdram_bankmachine0_row_opened_1633),
    .I2(basesoc_sdram_generator_done_821),
    .I3(refresher_state_FSM_FFd1_945),
    .I4(refresher_state_FSM_FFd2_944),
    .I5(basesoc_sdram_bankmachine0_row_hit),
    .O(basesoc_sdram_cmd_valid_mmx_out1)
  );
  LUT6 #(
    .INIT ( 64'hFFFF7F77FFFFFFFF ))
  basesoc_sdram_cmd_valid21 (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_valid_n_1255),
    .I1(basesoc_sdram_bankmachine1_row_opened_1635),
    .I2(basesoc_sdram_generator_done_821),
    .I3(refresher_state_FSM_FFd1_945),
    .I4(refresher_state_FSM_FFd2_944),
    .I5(basesoc_sdram_bankmachine1_row_hit),
    .O(basesoc_sdram_cmd_valid_mmx_out2)
  );
  LUT6 #(
    .INIT ( 64'h00000B000B000B00 ))
  \bankmachine0_state_FSM_FFd3-In_SW0  (
    .I0(basesoc_sdram_generator_done_821),
    .I1(refresher_state_FSM_FFd1_945),
    .I2(refresher_state_FSM_FFd2_944),
    .I3(basesoc_sdram_bankmachine0_cmd_buffer_valid_n_1212),
    .I4(basesoc_sdram_bankmachine0_row_hit),
    .I5(basesoc_sdram_bankmachine0_row_opened_1633),
    .O(N867)
  );
  LUT6 #(
    .INIT ( 64'h00000B000B000B00 ))
  \bankmachine1_state_FSM_FFd3-In_SW0  (
    .I0(basesoc_sdram_generator_done_821),
    .I1(refresher_state_FSM_FFd1_945),
    .I2(refresher_state_FSM_FFd2_944),
    .I3(basesoc_sdram_bankmachine1_cmd_buffer_valid_n_1255),
    .I4(basesoc_sdram_bankmachine1_row_hit),
    .I5(basesoc_sdram_bankmachine1_row_opened_1635),
    .O(N869)
  );
  LUT6 #(
    .INIT ( 64'h00000B000B000B00 ))
  \bankmachine2_state_FSM_FFd3-In_SW0  (
    .I0(basesoc_sdram_generator_done_821),
    .I1(refresher_state_FSM_FFd1_945),
    .I2(refresher_state_FSM_FFd2_944),
    .I3(basesoc_sdram_bankmachine2_cmd_buffer_valid_n_1298),
    .I4(basesoc_sdram_bankmachine2_row_hit),
    .I5(basesoc_sdram_bankmachine2_row_opened_1637),
    .O(N871)
  );
  LUT6 #(
    .INIT ( 64'h00000B000B000B00 ))
  \bankmachine3_state_FSM_FFd3-In_SW0  (
    .I0(basesoc_sdram_generator_done_821),
    .I1(refresher_state_FSM_FFd1_945),
    .I2(refresher_state_FSM_FFd2_944),
    .I3(basesoc_sdram_bankmachine3_cmd_buffer_valid_n_1341),
    .I4(basesoc_sdram_bankmachine3_row_hit),
    .I5(basesoc_sdram_bankmachine3_row_opened_1639),
    .O(N873)
  );
  LUT3 #(
    .INIT ( 8'h08 ))
  \picorv32/pcpi_div/_n01371  (
    .I0(\picorv32/pcpi_div/pcpi_wait_6681 ),
    .I1(sys_rst_INV_439_o_2326),
    .I2(\picorv32/pcpi_div/pcpi_wait_q_8003 ),
    .O(\picorv32/pcpi_div/_n0137 )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \basesoc_sram_we<0>1  (
    .I0(\picorv32/mem_wstrb [0]),
    .I1(basesoc_sram_bus_cyc_basesoc_sram_bus_stb_AND_590_o),
    .O(basesoc_sram_we[0])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \basesoc_sram_we<1>1  (
    .I0(\picorv32/mem_wstrb [1]),
    .I1(basesoc_sram_bus_cyc_basesoc_sram_bus_stb_AND_590_o),
    .O(basesoc_sram_we[1])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \basesoc_sram_we<2>1  (
    .I0(\picorv32/mem_wstrb [2]),
    .I1(basesoc_sram_bus_cyc_basesoc_sram_bus_stb_AND_590_o),
    .O(basesoc_sram_we[2])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \basesoc_sram_we<3>1  (
    .I0(\picorv32/mem_wstrb [3]),
    .I1(basesoc_sram_bus_cyc_basesoc_sram_bus_stb_AND_590_o),
    .O(basesoc_sram_we[3])
  );
  LUT5 #(
    .INIT ( 32'hFFA8A8A8 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<9>2  (
    .I0(\picorv32/reg_op1_5 ),
    .I1(\picorv32/instr_slli_6430 ),
    .I2(\picorv32/instr_sll_6310 ),
    .I3(\picorv32/PWR_10_o_reg_op1[27]_select_505_OUT<10>1 ),
    .I4(\picorv32/reg_op1_13 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<9>2_8577 )
  );
  LUT5 #(
    .INIT ( 32'hFFA8A8A8 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<8>2  (
    .I0(\picorv32/reg_op1_4 ),
    .I1(\picorv32/instr_slli_6430 ),
    .I2(\picorv32/instr_sll_6310 ),
    .I3(\picorv32/PWR_10_o_reg_op1[27]_select_505_OUT<10>1 ),
    .I4(\picorv32/reg_op1_12 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<8>2_8580 )
  );
  LUT5 #(
    .INIT ( 32'hFFA8A8A8 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<7>2  (
    .I0(\picorv32/reg_op1_3 ),
    .I1(\picorv32/instr_slli_6430 ),
    .I2(\picorv32/instr_sll_6310 ),
    .I3(\picorv32/PWR_10_o_reg_op1[27]_select_505_OUT<10>1 ),
    .I4(\picorv32/reg_op1_11 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<7>2_8583 )
  );
  LUT5 #(
    .INIT ( 32'hFFA8A8A8 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<6>2  (
    .I0(\picorv32/reg_op1_2 ),
    .I1(\picorv32/instr_slli_6430 ),
    .I2(\picorv32/instr_sll_6310 ),
    .I3(\picorv32/PWR_10_o_reg_op1[27]_select_505_OUT<10>1 ),
    .I4(\picorv32/reg_op1_10 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<6>2_8586 )
  );
  LUT5 #(
    .INIT ( 32'hFFA8A8A8 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<5>2  (
    .I0(\picorv32/reg_op1_1 ),
    .I1(\picorv32/instr_slli_6430 ),
    .I2(\picorv32/instr_sll_6310 ),
    .I3(\picorv32/PWR_10_o_reg_op1[27]_select_505_OUT<10>1 ),
    .I4(\picorv32/reg_op1_9 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<5>2_8589 )
  );
  LUT5 #(
    .INIT ( 32'hFFA8A8A8 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<4>2  (
    .I0(\picorv32/reg_op1_0 ),
    .I1(\picorv32/instr_slli_6430 ),
    .I2(\picorv32/instr_sll_6310 ),
    .I3(\picorv32/PWR_10_o_reg_op1[27]_select_505_OUT<10>1 ),
    .I4(\picorv32/reg_op1_8 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<4>2_8592 )
  );
  LUT5 #(
    .INIT ( 32'hFFA8A8A8 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<27>2  (
    .I0(\picorv32/reg_op1_23 ),
    .I1(\picorv32/instr_slli_6430 ),
    .I2(\picorv32/instr_sll_6310 ),
    .I3(\picorv32/PWR_10_o_reg_op1[27]_select_505_OUT<10>1 ),
    .I4(\picorv32/reg_op1_31 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<27>2_8599 )
  );
  LUT5 #(
    .INIT ( 32'hFFA8A8A8 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<26>2  (
    .I0(\picorv32/reg_op1_22 ),
    .I1(\picorv32/instr_slli_6430 ),
    .I2(\picorv32/instr_sll_6310 ),
    .I3(\picorv32/PWR_10_o_reg_op1[27]_select_505_OUT<10>1 ),
    .I4(\picorv32/reg_op1_30 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<26>2_8602 )
  );
  LUT5 #(
    .INIT ( 32'hFFA8A8A8 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<25>2  (
    .I0(\picorv32/reg_op1_21 ),
    .I1(\picorv32/instr_slli_6430 ),
    .I2(\picorv32/instr_sll_6310 ),
    .I3(\picorv32/PWR_10_o_reg_op1[27]_select_505_OUT<10>1 ),
    .I4(\picorv32/reg_op1_29 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<25>2_8605 )
  );
  LUT5 #(
    .INIT ( 32'hFFA8A8A8 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<24>2  (
    .I0(\picorv32/reg_op1_20 ),
    .I1(\picorv32/instr_slli_6430 ),
    .I2(\picorv32/instr_sll_6310 ),
    .I3(\picorv32/PWR_10_o_reg_op1[27]_select_505_OUT<10>1 ),
    .I4(\picorv32/reg_op1_28 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<24>2_8608 )
  );
  LUT5 #(
    .INIT ( 32'hFFA8A8A8 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<23>2  (
    .I0(\picorv32/reg_op1_19 ),
    .I1(\picorv32/instr_slli_6430 ),
    .I2(\picorv32/instr_sll_6310 ),
    .I3(\picorv32/PWR_10_o_reg_op1[27]_select_505_OUT<10>1 ),
    .I4(\picorv32/reg_op1_27 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<23>2_8611 )
  );
  LUT5 #(
    .INIT ( 32'hFFA8A8A8 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<22>2  (
    .I0(\picorv32/reg_op1_18 ),
    .I1(\picorv32/instr_slli_6430 ),
    .I2(\picorv32/instr_sll_6310 ),
    .I3(\picorv32/PWR_10_o_reg_op1[27]_select_505_OUT<10>1 ),
    .I4(\picorv32/reg_op1_26 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<22>2_8614 )
  );
  LUT5 #(
    .INIT ( 32'hFFA8A8A8 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<21>2  (
    .I0(\picorv32/reg_op1_17 ),
    .I1(\picorv32/instr_slli_6430 ),
    .I2(\picorv32/instr_sll_6310 ),
    .I3(\picorv32/PWR_10_o_reg_op1[27]_select_505_OUT<10>1 ),
    .I4(\picorv32/reg_op1_25 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<21>2_8617 )
  );
  LUT5 #(
    .INIT ( 32'hFFA8A8A8 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<20>2  (
    .I0(\picorv32/reg_op1_16 ),
    .I1(\picorv32/instr_slli_6430 ),
    .I2(\picorv32/instr_sll_6310 ),
    .I3(\picorv32/PWR_10_o_reg_op1[27]_select_505_OUT<10>1 ),
    .I4(\picorv32/reg_op1_24 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<20>2_8620 )
  );
  LUT5 #(
    .INIT ( 32'hFFA8A8A8 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<19>2  (
    .I0(\picorv32/reg_op1_15 ),
    .I1(\picorv32/instr_slli_6430 ),
    .I2(\picorv32/instr_sll_6310 ),
    .I3(\picorv32/PWR_10_o_reg_op1[27]_select_505_OUT<10>1 ),
    .I4(\picorv32/reg_op1_23 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<19>2_8625 )
  );
  LUT5 #(
    .INIT ( 32'hFFA8A8A8 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<18>2  (
    .I0(\picorv32/reg_op1_14 ),
    .I1(\picorv32/instr_slli_6430 ),
    .I2(\picorv32/instr_sll_6310 ),
    .I3(\picorv32/PWR_10_o_reg_op1[27]_select_505_OUT<10>1 ),
    .I4(\picorv32/reg_op1_22 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<18>2_8628 )
  );
  LUT5 #(
    .INIT ( 32'hFFA8A8A8 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<17>2  (
    .I0(\picorv32/reg_op1_13 ),
    .I1(\picorv32/instr_slli_6430 ),
    .I2(\picorv32/instr_sll_6310 ),
    .I3(\picorv32/PWR_10_o_reg_op1[27]_select_505_OUT<10>1 ),
    .I4(\picorv32/reg_op1_21 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<17>2_8631 )
  );
  LUT5 #(
    .INIT ( 32'hFFA8A8A8 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<16>2  (
    .I0(\picorv32/reg_op1_12 ),
    .I1(\picorv32/instr_slli_6430 ),
    .I2(\picorv32/instr_sll_6310 ),
    .I3(\picorv32/PWR_10_o_reg_op1[27]_select_505_OUT<10>1 ),
    .I4(\picorv32/reg_op1_20 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<16>2_8634 )
  );
  LUT5 #(
    .INIT ( 32'hFFA8A8A8 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<15>2  (
    .I0(\picorv32/reg_op1_11 ),
    .I1(\picorv32/instr_slli_6430 ),
    .I2(\picorv32/instr_sll_6310 ),
    .I3(\picorv32/PWR_10_o_reg_op1[27]_select_505_OUT<10>1 ),
    .I4(\picorv32/reg_op1_19 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<15>2_8637 )
  );
  LUT5 #(
    .INIT ( 32'hFFA8A8A8 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<14>2  (
    .I0(\picorv32/reg_op1_10 ),
    .I1(\picorv32/instr_slli_6430 ),
    .I2(\picorv32/instr_sll_6310 ),
    .I3(\picorv32/PWR_10_o_reg_op1[27]_select_505_OUT<10>1 ),
    .I4(\picorv32/reg_op1_18 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<14>2_8640 )
  );
  LUT5 #(
    .INIT ( 32'hFFA8A8A8 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<13>2  (
    .I0(\picorv32/reg_op1_9 ),
    .I1(\picorv32/instr_slli_6430 ),
    .I2(\picorv32/instr_sll_6310 ),
    .I3(\picorv32/PWR_10_o_reg_op1[27]_select_505_OUT<10>1 ),
    .I4(\picorv32/reg_op1_17 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<13>2_8643 )
  );
  LUT5 #(
    .INIT ( 32'hFFA8A8A8 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<12>2  (
    .I0(\picorv32/reg_op1_8 ),
    .I1(\picorv32/instr_slli_6430 ),
    .I2(\picorv32/instr_sll_6310 ),
    .I3(\picorv32/PWR_10_o_reg_op1[27]_select_505_OUT<10>1 ),
    .I4(\picorv32/reg_op1_16 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<12>2_8646 )
  );
  LUT5 #(
    .INIT ( 32'hFFA8A8A8 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<11>2  (
    .I0(\picorv32/reg_op1_7 ),
    .I1(\picorv32/instr_slli_6430 ),
    .I2(\picorv32/instr_sll_6310 ),
    .I3(\picorv32/PWR_10_o_reg_op1[27]_select_505_OUT<10>1 ),
    .I4(\picorv32/reg_op1_15 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<11>2_8649 )
  );
  LUT5 #(
    .INIT ( 32'hFFA8A8A8 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<10>3  (
    .I0(\picorv32/reg_op1_6 ),
    .I1(\picorv32/instr_slli_6430 ),
    .I2(\picorv32/instr_sll_6310 ),
    .I3(\picorv32/PWR_10_o_reg_op1[27]_select_505_OUT<10>1 ),
    .I4(\picorv32/reg_op1_14 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<10>4_8652 )
  );
  LUT6 #(
    .INIT ( 64'hEAAAC00000000000 ))
  \picorv32/Mmux_cpu_state[7]_GND_2_o_mux_603_OUT210  (
    .I0(\picorv32/reg_next_pc [10]),
    .I1(\picorv32/latched_store_6498 ),
    .I2(\picorv32/latched_branch_6496 ),
    .I3(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<10> ),
    .I4(\picorv32/_n1587<13>1_4536 ),
    .I5(sys_rst_INV_439_o_2326),
    .O(\picorv32/cpu_state[7]_GND_2_o_mux_603_OUT<10> )
  );
  LUT6 #(
    .INIT ( 64'hEAAAC00000000000 ))
  \picorv32/Mmux_cpu_state[7]_GND_2_o_mux_603_OUT33  (
    .I0(\picorv32/reg_next_pc [11]),
    .I1(\picorv32/latched_store_6498 ),
    .I2(\picorv32/latched_branch_6496 ),
    .I3(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<11> ),
    .I4(\picorv32/_n1587<13>1_4536 ),
    .I5(sys_rst_INV_439_o_2326),
    .O(\picorv32/cpu_state[7]_GND_2_o_mux_603_OUT<11> )
  );
  LUT6 #(
    .INIT ( 64'hEAAAC00000000000 ))
  \picorv32/Mmux_cpu_state[7]_GND_2_o_mux_603_OUT41  (
    .I0(\picorv32/reg_next_pc [12]),
    .I1(\picorv32/latched_store_6498 ),
    .I2(\picorv32/latched_branch_6496 ),
    .I3(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<12> ),
    .I4(\picorv32/_n1587<13>1_4536 ),
    .I5(sys_rst_INV_439_o_2326),
    .O(\picorv32/cpu_state[7]_GND_2_o_mux_603_OUT<12> )
  );
  LUT6 #(
    .INIT ( 64'hEAAAC00000000000 ))
  \picorv32/Mmux_cpu_state[7]_GND_2_o_mux_603_OUT51  (
    .I0(\picorv32/reg_next_pc [13]),
    .I1(\picorv32/latched_store_6498 ),
    .I2(\picorv32/latched_branch_6496 ),
    .I3(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<13> ),
    .I4(\picorv32/_n1587<13>1_4536 ),
    .I5(sys_rst_INV_439_o_2326),
    .O(\picorv32/cpu_state[7]_GND_2_o_mux_603_OUT<13> )
  );
  LUT6 #(
    .INIT ( 64'hEAAAC00000000000 ))
  \picorv32/Mmux_cpu_state[7]_GND_2_o_mux_603_OUT61  (
    .I0(\picorv32/reg_next_pc [14]),
    .I1(\picorv32/latched_store_6498 ),
    .I2(\picorv32/latched_branch_6496 ),
    .I3(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<14> ),
    .I4(\picorv32/_n1587<13>1_4536 ),
    .I5(sys_rst_INV_439_o_2326),
    .O(\picorv32/cpu_state[7]_GND_2_o_mux_603_OUT<14> )
  );
  LUT6 #(
    .INIT ( 64'hEAAAC00000000000 ))
  \picorv32/Mmux_cpu_state[7]_GND_2_o_mux_603_OUT71  (
    .I0(\picorv32/reg_next_pc [15]),
    .I1(\picorv32/latched_store_6498 ),
    .I2(\picorv32/latched_branch_6496 ),
    .I3(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<15> ),
    .I4(\picorv32/_n1587<13>1_4536 ),
    .I5(sys_rst_INV_439_o_2326),
    .O(\picorv32/cpu_state[7]_GND_2_o_mux_603_OUT<15> )
  );
  LUT6 #(
    .INIT ( 64'hEAAAC00000000000 ))
  \picorv32/Mmux_cpu_state[7]_GND_2_o_mux_603_OUT81  (
    .I0(\picorv32/reg_next_pc [16]),
    .I1(\picorv32/latched_store_6498 ),
    .I2(\picorv32/latched_branch_6496 ),
    .I3(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<16> ),
    .I4(\picorv32/_n1587<13>1_4536 ),
    .I5(sys_rst_INV_439_o_2326),
    .O(\picorv32/cpu_state[7]_GND_2_o_mux_603_OUT<16> )
  );
  LUT6 #(
    .INIT ( 64'hEAAAC00000000000 ))
  \picorv32/Mmux_cpu_state[7]_GND_2_o_mux_603_OUT91  (
    .I0(\picorv32/reg_next_pc [17]),
    .I1(\picorv32/latched_store_6498 ),
    .I2(\picorv32/latched_branch_6496 ),
    .I3(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<17> ),
    .I4(\picorv32/_n1587<13>1_4536 ),
    .I5(sys_rst_INV_439_o_2326),
    .O(\picorv32/cpu_state[7]_GND_2_o_mux_603_OUT<17> )
  );
  LUT6 #(
    .INIT ( 64'hEAAAC00000000000 ))
  \picorv32/Mmux_cpu_state[7]_GND_2_o_mux_603_OUT101  (
    .I0(\picorv32/reg_next_pc [18]),
    .I1(\picorv32/latched_store_6498 ),
    .I2(\picorv32/latched_branch_6496 ),
    .I3(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<18> ),
    .I4(\picorv32/_n1587<13>1_4536 ),
    .I5(sys_rst_INV_439_o_2326),
    .O(\picorv32/cpu_state[7]_GND_2_o_mux_603_OUT<18> )
  );
  LUT6 #(
    .INIT ( 64'hEAAAC00000000000 ))
  \picorv32/Mmux_cpu_state[7]_GND_2_o_mux_603_OUT131  (
    .I0(\picorv32/reg_next_pc [20]),
    .I1(\picorv32/latched_store_6498 ),
    .I2(\picorv32/latched_branch_6496 ),
    .I3(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<20> ),
    .I4(\picorv32/_n1587<13>1_4536 ),
    .I5(sys_rst_INV_439_o_2326),
    .O(\picorv32/cpu_state[7]_GND_2_o_mux_603_OUT<20> )
  );
  LUT6 #(
    .INIT ( 64'hAAAA800080008000 ))
  \picorv32/Mmux_cpu_state[7]_GND_2_o_mux_603_OUT141  (
    .I0(sys_rst_INV_439_o_2326),
    .I1(\picorv32/latched_branch_6496 ),
    .I2(\picorv32/latched_store_6498 ),
    .I3(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<21> ),
    .I4(\picorv32/reg_next_pc [21]),
    .I5(\picorv32/_n1587<13>1_4536 ),
    .O(\picorv32/cpu_state[7]_GND_2_o_mux_603_OUT<21> )
  );
  LUT6 #(
    .INIT ( 64'hAAAA800080008000 ))
  \picorv32/Mmux_cpu_state[7]_GND_2_o_mux_603_OUT151  (
    .I0(sys_rst_INV_439_o_2326),
    .I1(\picorv32/latched_branch_6496 ),
    .I2(\picorv32/latched_store_6498 ),
    .I3(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<22> ),
    .I4(\picorv32/reg_next_pc [22]),
    .I5(\picorv32/_n1587<13>1_4536 ),
    .O(\picorv32/cpu_state[7]_GND_2_o_mux_603_OUT<22> )
  );
  LUT6 #(
    .INIT ( 64'hAAAA800080008000 ))
  \picorv32/Mmux_cpu_state[7]_GND_2_o_mux_603_OUT161  (
    .I0(sys_rst_INV_439_o_2326),
    .I1(\picorv32/latched_branch_6496 ),
    .I2(\picorv32/latched_store_6498 ),
    .I3(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<23> ),
    .I4(\picorv32/reg_next_pc [23]),
    .I5(\picorv32/_n1587<13>1_4536 ),
    .O(\picorv32/cpu_state[7]_GND_2_o_mux_603_OUT<23> )
  );
  LUT6 #(
    .INIT ( 64'hAAAA800080008000 ))
  \picorv32/Mmux_cpu_state[7]_GND_2_o_mux_603_OUT171  (
    .I0(sys_rst_INV_439_o_2326),
    .I1(\picorv32/latched_branch_6496 ),
    .I2(\picorv32/latched_store_6498 ),
    .I3(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<24> ),
    .I4(\picorv32/reg_next_pc [24]),
    .I5(\picorv32/_n1587<13>1_4536 ),
    .O(\picorv32/cpu_state[7]_GND_2_o_mux_603_OUT<24> )
  );
  LUT6 #(
    .INIT ( 64'hAAAA800080008000 ))
  \picorv32/Mmux_cpu_state[7]_GND_2_o_mux_603_OUT181  (
    .I0(sys_rst_INV_439_o_2326),
    .I1(\picorv32/latched_branch_6496 ),
    .I2(\picorv32/latched_store_6498 ),
    .I3(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<25> ),
    .I4(\picorv32/reg_next_pc [25]),
    .I5(\picorv32/_n1587<13>1_4536 ),
    .O(\picorv32/cpu_state[7]_GND_2_o_mux_603_OUT<25> )
  );
  LUT6 #(
    .INIT ( 64'hAAAA800080008000 ))
  \picorv32/Mmux_cpu_state[7]_GND_2_o_mux_603_OUT191  (
    .I0(sys_rst_INV_439_o_2326),
    .I1(\picorv32/latched_branch_6496 ),
    .I2(\picorv32/latched_store_6498 ),
    .I3(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<26> ),
    .I4(\picorv32/reg_next_pc [26]),
    .I5(\picorv32/_n1587<13>1_4536 ),
    .O(\picorv32/cpu_state[7]_GND_2_o_mux_603_OUT<26> )
  );
  LUT6 #(
    .INIT ( 64'hAAAA800080008000 ))
  \picorv32/Mmux_cpu_state[7]_GND_2_o_mux_603_OUT201  (
    .I0(sys_rst_INV_439_o_2326),
    .I1(\picorv32/latched_branch_6496 ),
    .I2(\picorv32/latched_store_6498 ),
    .I3(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<27> ),
    .I4(\picorv32/reg_next_pc [27]),
    .I5(\picorv32/_n1587<13>1_4536 ),
    .O(\picorv32/cpu_state[7]_GND_2_o_mux_603_OUT<27> )
  );
  LUT6 #(
    .INIT ( 64'hAAAA800080008000 ))
  \picorv32/Mmux_cpu_state[7]_GND_2_o_mux_603_OUT211  (
    .I0(sys_rst_INV_439_o_2326),
    .I1(\picorv32/latched_branch_6496 ),
    .I2(\picorv32/latched_store_6498 ),
    .I3(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<28> ),
    .I4(\picorv32/reg_next_pc [28]),
    .I5(\picorv32/_n1587<13>1_4536 ),
    .O(\picorv32/cpu_state[7]_GND_2_o_mux_603_OUT<28> )
  );
  LUT6 #(
    .INIT ( 64'hAAAA800080008000 ))
  \picorv32/Mmux_cpu_state[7]_GND_2_o_mux_603_OUT241  (
    .I0(sys_rst_INV_439_o_2326),
    .I1(\picorv32/latched_branch_6496 ),
    .I2(\picorv32/latched_store_6498 ),
    .I3(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<30> ),
    .I4(\picorv32/reg_next_pc [30]),
    .I5(\picorv32/_n1587<13>1_4536 ),
    .O(\picorv32/cpu_state[7]_GND_2_o_mux_603_OUT<30> )
  );
  LUT6 #(
    .INIT ( 64'hAAAA800080008000 ))
  \picorv32/Mmux_cpu_state[7]_GND_2_o_mux_603_OUT251  (
    .I0(sys_rst_INV_439_o_2326),
    .I1(\picorv32/latched_branch_6496 ),
    .I2(\picorv32/latched_store_6498 ),
    .I3(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<31> ),
    .I4(\picorv32/reg_next_pc [31]),
    .I5(\picorv32/_n1587<13>1_4536 ),
    .O(\picorv32/cpu_state[7]_GND_2_o_mux_603_OUT<31> )
  );
  LUT6 #(
    .INIT ( 64'hEAAAC00000000000 ))
  \picorv32/Mmux_cpu_state[7]_GND_2_o_mux_603_OUT281  (
    .I0(\picorv32/reg_next_pc [5]),
    .I1(\picorv32/latched_store_6498 ),
    .I2(\picorv32/latched_branch_6496 ),
    .I3(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<5> ),
    .I4(\picorv32/_n1587<13>1_4536 ),
    .I5(sys_rst_INV_439_o_2326),
    .O(\picorv32/cpu_state[7]_GND_2_o_mux_603_OUT<5> )
  );
  LUT6 #(
    .INIT ( 64'hEAAAC00000000000 ))
  \picorv32/Mmux_cpu_state[7]_GND_2_o_mux_603_OUT291  (
    .I0(\picorv32/reg_next_pc [6]),
    .I1(\picorv32/latched_store_6498 ),
    .I2(\picorv32/latched_branch_6496 ),
    .I3(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<6> ),
    .I4(\picorv32/_n1587<13>1_4536 ),
    .I5(sys_rst_INV_439_o_2326),
    .O(\picorv32/cpu_state[7]_GND_2_o_mux_603_OUT<6> )
  );
  LUT6 #(
    .INIT ( 64'hEAAAC00000000000 ))
  \picorv32/Mmux_cpu_state[7]_GND_2_o_mux_603_OUT301  (
    .I0(\picorv32/reg_next_pc [7]),
    .I1(\picorv32/latched_store_6498 ),
    .I2(\picorv32/latched_branch_6496 ),
    .I3(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<7> ),
    .I4(\picorv32/_n1587<13>1_4536 ),
    .I5(sys_rst_INV_439_o_2326),
    .O(\picorv32/cpu_state[7]_GND_2_o_mux_603_OUT<7> )
  );
  LUT6 #(
    .INIT ( 64'hEAAAC00000000000 ))
  \picorv32/Mmux_cpu_state[7]_GND_2_o_mux_603_OUT311  (
    .I0(\picorv32/reg_next_pc [8]),
    .I1(\picorv32/latched_store_6498 ),
    .I2(\picorv32/latched_branch_6496 ),
    .I3(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<8> ),
    .I4(\picorv32/_n1587<13>1_4536 ),
    .I5(sys_rst_INV_439_o_2326),
    .O(\picorv32/cpu_state[7]_GND_2_o_mux_603_OUT<8> )
  );
  LUT6 #(
    .INIT ( 64'hEAAAC00000000000 ))
  \picorv32/Mmux_cpu_state[7]_GND_2_o_mux_603_OUT321  (
    .I0(\picorv32/reg_next_pc [9]),
    .I1(\picorv32/latched_store_6498 ),
    .I2(\picorv32/latched_branch_6496 ),
    .I3(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<9> ),
    .I4(\picorv32/_n1587<13>1_4536 ),
    .I5(sys_rst_INV_439_o_2326),
    .O(\picorv32/cpu_state[7]_GND_2_o_mux_603_OUT<9> )
  );
  LUT5 #(
    .INIT ( 32'hFFA8A8A8 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<9>3  (
    .I0(\picorv32/reg_op1_8 ),
    .I1(\picorv32/instr_slli_6430 ),
    .I2(\picorv32/instr_sll_6310 ),
    .I3(\picorv32/PWR_10_o_reg_op1[27]_select_505_OUT<10>1 ),
    .I4(\picorv32/reg_op1_10 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<9>3_8578 )
  );
  LUT5 #(
    .INIT ( 32'hFFA8A8A8 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<8>3  (
    .I0(\picorv32/reg_op1_7 ),
    .I1(\picorv32/instr_slli_6430 ),
    .I2(\picorv32/instr_sll_6310 ),
    .I3(\picorv32/PWR_10_o_reg_op1[27]_select_505_OUT<10>1 ),
    .I4(\picorv32/reg_op1_9 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<8>3_8581 )
  );
  LUT5 #(
    .INIT ( 32'hFFA8A8A8 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<7>3  (
    .I0(\picorv32/reg_op1_6 ),
    .I1(\picorv32/instr_slli_6430 ),
    .I2(\picorv32/instr_sll_6310 ),
    .I3(\picorv32/PWR_10_o_reg_op1[27]_select_505_OUT<10>1 ),
    .I4(\picorv32/reg_op1_8 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<7>3_8584 )
  );
  LUT5 #(
    .INIT ( 32'hFFA8A8A8 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<6>3  (
    .I0(\picorv32/reg_op1_5 ),
    .I1(\picorv32/instr_slli_6430 ),
    .I2(\picorv32/instr_sll_6310 ),
    .I3(\picorv32/PWR_10_o_reg_op1[27]_select_505_OUT<10>1 ),
    .I4(\picorv32/reg_op1_7 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<6>3_8587 )
  );
  LUT5 #(
    .INIT ( 32'hFFA8A8A8 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<5>3  (
    .I0(\picorv32/reg_op1_4 ),
    .I1(\picorv32/instr_slli_6430 ),
    .I2(\picorv32/instr_sll_6310 ),
    .I3(\picorv32/PWR_10_o_reg_op1[27]_select_505_OUT<10>1 ),
    .I4(\picorv32/reg_op1_6 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<5>3_8590 )
  );
  LUT5 #(
    .INIT ( 32'hFFA8A8A8 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<4>3  (
    .I0(\picorv32/reg_op1_3 ),
    .I1(\picorv32/instr_slli_6430 ),
    .I2(\picorv32/instr_sll_6310 ),
    .I3(\picorv32/PWR_10_o_reg_op1[27]_select_505_OUT<10>1 ),
    .I4(\picorv32/reg_op1_5 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<4>3_8593 )
  );
  LUT5 #(
    .INIT ( 32'hFFA8A8A8 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<27>3  (
    .I0(\picorv32/reg_op1_26 ),
    .I1(\picorv32/instr_slli_6430 ),
    .I2(\picorv32/instr_sll_6310 ),
    .I3(\picorv32/PWR_10_o_reg_op1[27]_select_505_OUT<10>1 ),
    .I4(\picorv32/reg_op1_28 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<27>3_8600 )
  );
  LUT5 #(
    .INIT ( 32'hFFA8A8A8 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<26>3  (
    .I0(\picorv32/reg_op1_25 ),
    .I1(\picorv32/instr_slli_6430 ),
    .I2(\picorv32/instr_sll_6310 ),
    .I3(\picorv32/PWR_10_o_reg_op1[27]_select_505_OUT<10>1 ),
    .I4(\picorv32/reg_op1_27 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<26>3_8603 )
  );
  LUT5 #(
    .INIT ( 32'hFFA8A8A8 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<25>3  (
    .I0(\picorv32/reg_op1_24 ),
    .I1(\picorv32/instr_slli_6430 ),
    .I2(\picorv32/instr_sll_6310 ),
    .I3(\picorv32/PWR_10_o_reg_op1[27]_select_505_OUT<10>1 ),
    .I4(\picorv32/reg_op1_26 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<25>3_8606 )
  );
  LUT5 #(
    .INIT ( 32'hFFA8A8A8 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<24>3  (
    .I0(\picorv32/reg_op1_23 ),
    .I1(\picorv32/instr_slli_6430 ),
    .I2(\picorv32/instr_sll_6310 ),
    .I3(\picorv32/PWR_10_o_reg_op1[27]_select_505_OUT<10>1 ),
    .I4(\picorv32/reg_op1_25 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<24>3_8609 )
  );
  LUT5 #(
    .INIT ( 32'hFFA8A8A8 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<23>3  (
    .I0(\picorv32/reg_op1_22 ),
    .I1(\picorv32/instr_slli_6430 ),
    .I2(\picorv32/instr_sll_6310 ),
    .I3(\picorv32/PWR_10_o_reg_op1[27]_select_505_OUT<10>1 ),
    .I4(\picorv32/reg_op1_24 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<23>3_8612 )
  );
  LUT5 #(
    .INIT ( 32'hFFA8A8A8 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<22>3  (
    .I0(\picorv32/reg_op1_21 ),
    .I1(\picorv32/instr_slli_6430 ),
    .I2(\picorv32/instr_sll_6310 ),
    .I3(\picorv32/PWR_10_o_reg_op1[27]_select_505_OUT<10>1 ),
    .I4(\picorv32/reg_op1_23 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<22>3_8615 )
  );
  LUT5 #(
    .INIT ( 32'hFFA8A8A8 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<21>3  (
    .I0(\picorv32/reg_op1_20 ),
    .I1(\picorv32/instr_slli_6430 ),
    .I2(\picorv32/instr_sll_6310 ),
    .I3(\picorv32/PWR_10_o_reg_op1[27]_select_505_OUT<10>1 ),
    .I4(\picorv32/reg_op1_22 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<21>3_8618 )
  );
  LUT5 #(
    .INIT ( 32'hFFA8A8A8 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<20>3  (
    .I0(\picorv32/reg_op1_19 ),
    .I1(\picorv32/instr_slli_6430 ),
    .I2(\picorv32/instr_sll_6310 ),
    .I3(\picorv32/PWR_10_o_reg_op1[27]_select_505_OUT<10>1 ),
    .I4(\picorv32/reg_op1_21 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<20>3_8621 )
  );
  LUT5 #(
    .INIT ( 32'hFFA8A8A8 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<19>3  (
    .I0(\picorv32/reg_op1_18 ),
    .I1(\picorv32/instr_slli_6430 ),
    .I2(\picorv32/instr_sll_6310 ),
    .I3(\picorv32/PWR_10_o_reg_op1[27]_select_505_OUT<10>1 ),
    .I4(\picorv32/reg_op1_20 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<19>3_8626 )
  );
  LUT5 #(
    .INIT ( 32'hFFA8A8A8 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<18>3  (
    .I0(\picorv32/reg_op1_17 ),
    .I1(\picorv32/instr_slli_6430 ),
    .I2(\picorv32/instr_sll_6310 ),
    .I3(\picorv32/PWR_10_o_reg_op1[27]_select_505_OUT<10>1 ),
    .I4(\picorv32/reg_op1_19 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<18>3_8629 )
  );
  LUT5 #(
    .INIT ( 32'hFFA8A8A8 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<17>3  (
    .I0(\picorv32/reg_op1_16 ),
    .I1(\picorv32/instr_slli_6430 ),
    .I2(\picorv32/instr_sll_6310 ),
    .I3(\picorv32/PWR_10_o_reg_op1[27]_select_505_OUT<10>1 ),
    .I4(\picorv32/reg_op1_18 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<17>3_8632 )
  );
  LUT5 #(
    .INIT ( 32'hFFA8A8A8 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<16>3  (
    .I0(\picorv32/reg_op1_15 ),
    .I1(\picorv32/instr_slli_6430 ),
    .I2(\picorv32/instr_sll_6310 ),
    .I3(\picorv32/PWR_10_o_reg_op1[27]_select_505_OUT<10>1 ),
    .I4(\picorv32/reg_op1_17 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<16>3_8635 )
  );
  LUT5 #(
    .INIT ( 32'hFFA8A8A8 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<15>3  (
    .I0(\picorv32/reg_op1_14 ),
    .I1(\picorv32/instr_slli_6430 ),
    .I2(\picorv32/instr_sll_6310 ),
    .I3(\picorv32/PWR_10_o_reg_op1[27]_select_505_OUT<10>1 ),
    .I4(\picorv32/reg_op1_16 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<15>3_8638 )
  );
  LUT5 #(
    .INIT ( 32'hFFA8A8A8 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<14>3  (
    .I0(\picorv32/reg_op1_13 ),
    .I1(\picorv32/instr_slli_6430 ),
    .I2(\picorv32/instr_sll_6310 ),
    .I3(\picorv32/PWR_10_o_reg_op1[27]_select_505_OUT<10>1 ),
    .I4(\picorv32/reg_op1_15 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<14>3_8641 )
  );
  LUT5 #(
    .INIT ( 32'hFFA8A8A8 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<13>3  (
    .I0(\picorv32/reg_op1_12 ),
    .I1(\picorv32/instr_slli_6430 ),
    .I2(\picorv32/instr_sll_6310 ),
    .I3(\picorv32/PWR_10_o_reg_op1[27]_select_505_OUT<10>1 ),
    .I4(\picorv32/reg_op1_14 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<13>3_8644 )
  );
  LUT5 #(
    .INIT ( 32'hFFA8A8A8 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<12>3  (
    .I0(\picorv32/reg_op1_11 ),
    .I1(\picorv32/instr_slli_6430 ),
    .I2(\picorv32/instr_sll_6310 ),
    .I3(\picorv32/PWR_10_o_reg_op1[27]_select_505_OUT<10>1 ),
    .I4(\picorv32/reg_op1_13 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<12>3_8647 )
  );
  LUT5 #(
    .INIT ( 32'hFFA8A8A8 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<11>3  (
    .I0(\picorv32/reg_op1_10 ),
    .I1(\picorv32/instr_slli_6430 ),
    .I2(\picorv32/instr_sll_6310 ),
    .I3(\picorv32/PWR_10_o_reg_op1[27]_select_505_OUT<10>1 ),
    .I4(\picorv32/reg_op1_12 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<11>3_8650 )
  );
  LUT5 #(
    .INIT ( 32'hFFA8A8A8 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<10>4  (
    .I0(\picorv32/reg_op1_9 ),
    .I1(\picorv32/instr_slli_6430 ),
    .I2(\picorv32/instr_sll_6310 ),
    .I3(\picorv32/PWR_10_o_reg_op1[27]_select_505_OUT<10>1 ),
    .I4(\picorv32/reg_op1_11 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<10>5_8653 )
  );
  LUT6 #(
    .INIT ( 64'h0000000400000000 ))
  basesoc_csrbankarray_csrbank5_reload3_re1 (
    .I0(\basesoc_interface_adr[3] ),
    .I1(basesoc_csrbankarray_csrbank5_sel_basesoc_csrbankarray_interface5_bank_bus_we_AND_478_o),
    .I2(\basesoc_interface_adr[4] ),
    .I3(\basesoc_interface_adr[0] ),
    .I4(\basesoc_interface_adr[1] ),
    .I5(\basesoc_interface_adr[2] ),
    .O(basesoc_csrbankarray_csrbank5_reload3_re)
  );
  LUT6 #(
    .INIT ( 64'h0000000000000100 ))
  basesoc_csrbankarray_csrbank5_load3_re1 (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[0] ),
    .I2(\basesoc_interface_adr[2] ),
    .I3(basesoc_csrbankarray_csrbank5_sel_basesoc_csrbankarray_interface5_bank_bus_we_AND_478_o),
    .I4(\basesoc_interface_adr[3] ),
    .I5(\basesoc_interface_adr[4] ),
    .O(basesoc_csrbankarray_csrbank5_load3_re)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFF1110 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT45  (
    .I0(\basesoc_interface_adr[2] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_timer0_load_storage_full_27_1778),
    .I3(\basesoc_interface_adr[0] ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT42_8131 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT43_8132 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT44_8133 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFF1110 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT55  (
    .I0(\basesoc_interface_adr[2] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_timer0_load_storage_full_28_1777),
    .I3(\basesoc_interface_adr[0] ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT52_8137 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT53_8138 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT54_8139 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFF1110 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT65  (
    .I0(\basesoc_interface_adr[2] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_timer0_load_storage_full_29_1776),
    .I3(\basesoc_interface_adr[0] ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT62_8143 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT63_8144 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT64_8145 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFF1110 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT75  (
    .I0(\basesoc_interface_adr[2] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_timer0_load_storage_full_30_1775),
    .I3(\basesoc_interface_adr[0] ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT72_8149 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT73_8150 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT74_8151 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFF1110 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT85  (
    .I0(\basesoc_interface_adr[2] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_timer0_load_storage_full_31_1774),
    .I3(\basesoc_interface_adr[0] ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT82_8155 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT83_8156 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT84_8157 )
  );
  LUT5 #(
    .INIT ( 32'h01000000 ))
  basesoc_csrbankarray_csrbank0_leds_out0_re1 (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[0] ),
    .I2(\basesoc_interface_adr[2] ),
    .I3(basesoc_csrbankarray_csrbank0_sel),
    .I4(basesoc_interface_we_943),
    .O(basesoc_csrbankarray_csrbank0_leds_out0_re)
  );
  LUT6 #(
    .INIT ( 64'h0000000400000000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[1]_mux_1336_OUT1  (
    .I0(N895),
    .I1(\basesoc_interface_adr[10] ),
    .I2(\basesoc_interface_adr[13] ),
    .I3(\basesoc_interface_adr[11] ),
    .I4(\basesoc_interface_adr[9] ),
    .I5(\basesoc_interface_adr[12] ),
    .O(\GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[1]_mux_1336_OUT<0> )
  );
  LUT3 #(
    .INIT ( 8'hFE ))
  \picorv32/cpu_state[7]_mem_do_rinst_Select_556_o6_SW0  (
    .I0(\picorv32/cpu_state_FSM_FFd2 ),
    .I1(\picorv32/cpu_state_FSM_FFd4 ),
    .I2(\picorv32/cpu_state_FSM_FFd7_6169 ),
    .O(N1117)
  );
  LUT6 #(
    .INIT ( 64'hFFA8AAA8A8A8AAA8 ))
  \picorv32/cpu_state[7]_mem_do_rinst_Select_556_o6  (
    .I0(\picorv32/mem_do_rinst ),
    .I1(\picorv32/cpu_state_FSM_FFd1 ),
    .I2(N1117),
    .I3(\picorv32/cpu_state_FSM_FFd3 ),
    .I4(\picorv32/GND_2_o_GND_2_o_equal_501_o ),
    .I5(\picorv32/mem_do_prefetch ),
    .O(\picorv32/cpu_state[7]_mem_do_rinst_Select_556_o6_8365 )
  );
  LUT5 #(
    .INIT ( 32'h8880D8D0 ))
  \picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT1011  (
    .I0(\picorv32/instr_waitirq_6486 ),
    .I1(\picorv32/irq_pending[31]_reduce_or_407_o ),
    .I2(\picorv32/decoder_trigger ),
    .I3(\picorv32/do_waitirq ),
    .I4(\picorv32/instr_jal_6092 ),
    .O(\picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT101 )
  );
  LUT5 #(
    .INIT ( 32'h00080000 ))
  _n5592_inv_SW1 (
    .I0(\picorv32/mem_addr [29]),
    .I1(\picorv32/mem_valid ),
    .I2(\picorv32/mem_addr [28]),
    .I3(\picorv32/mem_addr [30]),
    .I4(spiflash_clk1_1130),
    .O(N1119)
  );
  LUT6 #(
    .INIT ( 64'hFFFF0880FFFFFFFF ))
  _n5592_inv (
    .I0(N1119),
    .I1(basesoc_sdram_bandwidth_period_731),
    .I2(basesoc_grant_1650),
    .I3(\picorv32/mem_instr_432 ),
    .I4(\spiflash_counter[8]_PWR_1_o_equal_1151_o ),
    .I5(\spiflash_counter[8]_GND_1_o_equal_1145_o ),
    .O(_n5592_inv_2732)
  );
  LUT5 #(
    .INIT ( 32'hFFFF8882 ))
  \picorv32/cpu_state_cpu_state[7]_X_2_o_select_590_OUT<1>2  (
    .I0(\picorv32/cpu_state_FSM_FFd3 ),
    .I1(\picorv32/reg_sh [1]),
    .I2(\picorv32/reg_sh [0]),
    .I3(\picorv32/GND_2_o_reg_sh[4]_LessThan_502_o ),
    .I4(\picorv32/cpu_state_cpu_state[7]_X_2_o_select_590_OUT<1> ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_590_OUT<1> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF88888882 ))
  \picorv32/cpu_state_cpu_state[7]_X_2_o_select_590_OUT<0>2  (
    .I0(\picorv32/cpu_state_FSM_FFd3 ),
    .I1(\picorv32/reg_sh [0]),
    .I2(\picorv32/reg_sh [3]),
    .I3(\picorv32/reg_sh [4]),
    .I4(\picorv32/reg_sh [2]),
    .I5(\picorv32/cpu_state_cpu_state[7]_X_2_o_select_590_OUT<0> ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_590_OUT<0> )
  );
  LUT6 #(
    .INIT ( 64'h1000100000001000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT7011  (
    .I0(_n7154),
    .I1(_n7100),
    .I2(basesoc_csrbankarray_csrbank3_sel),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT311 ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT121 ),
    .I5(\basesoc_interface_adr[5] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT701_4494 )
  );
  LUT5 #(
    .INIT ( 32'h0444FFFF ))
  \picorv32/Reset_OR_DriverANDClockEnable141  (
    .I0(\picorv32/decoder_pseudo_trigger ),
    .I1(\picorv32/decoder_trigger ),
    .I2(\picorv32/mem_rdata_q[14]_PWR_10_o_equal_185_o ),
    .I3(\picorv32/is_alu_reg_reg ),
    .I4(sys_rst_INV_439_o_2326),
    .O(\picorv32/Reset_OR_DriverANDClockEnable14 )
  );
  LUT5 #(
    .INIT ( 32'h0444FFFF ))
  \picorv32/Reset_OR_DriverANDClockEnable111  (
    .I0(\picorv32/decoder_pseudo_trigger ),
    .I1(\picorv32/decoder_trigger ),
    .I2(\picorv32/mem_rdata_q[14]_GND_2_o_equal_182_o ),
    .I3(\picorv32/is_alu_reg_reg ),
    .I4(sys_rst_INV_439_o_2326),
    .O(\picorv32/Reset_OR_DriverANDClockEnable11 )
  );
  LUT5 #(
    .INIT ( 32'hFFFF0A7F ))
  \picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT1111  (
    .I0(\picorv32/instr_waitirq_6486 ),
    .I1(\picorv32/do_waitirq ),
    .I2(\picorv32/irq_pending[31]_reduce_or_407_o ),
    .I3(\picorv32/decoder_trigger ),
    .I4(\picorv32/decoder_trigger_irq_state[1]_OR_560_o ),
    .O(\picorv32/Mmux_cpu_state[7]_GND_2_o_mux_604_OUT111_4519 )
  );
  LUT6 #(
    .INIT ( 64'h0400040004000000 ))
  \picorv32/cpu_state_GND_2_o_GND_2_o_MUX_2034_o1  (
    .I0(\picorv32/do_waitirq_BRB0_10050 ),
    .I1(\picorv32/cpu_state_FSM_FFd5_BRB4_10046 ),
    .I2(\picorv32/do_waitirq_BRB2_10051 ),
    .I3(\picorv32/do_waitirq_BRB3_10052 ),
    .I4(\picorv32/do_waitirq_BRB4_10053 ),
    .I5(\picorv32/do_waitirq_BRB5_10054 ),
    .O(\picorv32/do_waitirq )
  );
  LUT3 #(
    .INIT ( 8'hA2 ))
  \picorv32/pcpi_div/Mmux_quotient_msk[31]_GND_4_o_MUX_1323_o11  (
    .I0(\picorv32/pcpi_div/quotient_msk[31]_running_AND_664_o ),
    .I1(\picorv32/pcpi_div/pcpi_wait_6681 ),
    .I2(\picorv32/pcpi_div/pcpi_wait_q_8003 ),
    .O(\picorv32/pcpi_div/quotient_msk[31]_GND_4_o_MUX_1323_o )
  );
  LUT6 #(
    .INIT ( 64'h0000000400000000 ))
  basesoc_csrbankarray_csrbank5_en0_re1 (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[3] ),
    .I2(\basesoc_interface_adr[0] ),
    .I3(\basesoc_interface_adr[2] ),
    .I4(\basesoc_interface_adr[4] ),
    .I5(basesoc_csrbankarray_csrbank5_sel_basesoc_csrbankarray_interface5_bank_bus_we_AND_478_o),
    .O(basesoc_csrbankarray_csrbank5_en0_re)
  );
  LUT6 #(
    .INIT ( 64'h0000000004000000 ))
  basesoc_timer0_update_value_re1 (
    .I0(\basesoc_interface_adr[1] ),
    .I1(basesoc_csrbankarray_csrbank5_sel_basesoc_csrbankarray_interface5_bank_bus_we_AND_478_o),
    .I2(\basesoc_interface_adr[2] ),
    .I3(\basesoc_interface_adr[0] ),
    .I4(\basesoc_interface_adr[3] ),
    .I5(\basesoc_interface_adr[4] ),
    .O(basesoc_timer0_update_value_re)
  );
  LUT4 #(
    .INIT ( 16'h8778 ))
  \picorv32/pcpi_mul/Madd_n0106_Madd_Madd_xor<2>11  (
    .I0(\picorv32/pcpi_mul/rs1 [0]),
    .I1(\picorv32/pcpi_mul/rs2 [62]),
    .I2(\picorv32/pcpi_mul/rd [62]),
    .I3(\picorv32/pcpi_mul/Madd_n0106_Madd_Madd_cy [1]),
    .O(\picorv32/pcpi_mul/n0106 [2])
  );
  LUT6 #(
    .INIT ( 64'h0000000004000000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[2]_mux_1341_OUT23  (
    .I0(\basesoc_interface_adr[13] ),
    .I1(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[2]_mux_1341_OUT21_8057 ),
    .I2(\basesoc_interface_adr[12] ),
    .I3(\basesoc_interface_adr[10] ),
    .I4(\basesoc_interface_adr[9] ),
    .I5(\basesoc_interface_adr[11] ),
    .O(\GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[2]_mux_1341_OUT<0> )
  );
  LUT3 #(
    .INIT ( 8'hEA ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT82_SW0  (
    .I0(_n7136),
    .I1(_n7118),
    .I2(dna_status[15]),
    .O(N1179)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFF2FFF2FFF2 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT82  (
    .I0(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT121 ),
    .I1(\basesoc_interface_adr[5] ),
    .I2(_n7130),
    .I3(N1179),
    .I4(_n7115),
    .I5(dna_status[23]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT81 )
  );
  LUT4 #(
    .INIT ( 16'hAAC0 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT786_SW0  (
    .I0(basesoc_sdram_bandwidth_nreads_status[15]),
    .I1(basesoc_sdram_bandwidth_nreads_status[7]),
    .I2(_n7190),
    .I3(_n7187),
    .O(N1181)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFAAAACFC0 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT786  (
    .I0(basesoc_sdram_bandwidth_nwrites_status[7]),
    .I1(basesoc_sdram_bandwidth_nreads_status[23]),
    .I2(_n7184),
    .I3(N1181),
    .I4(_n7199),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT131 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT785 )
  );
  LUT6 #(
    .INIT ( 64'hACAFACAFACAFACA0 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT7015_SW0  (
    .I0(basesoc_sdram_phaseinjector1_status[30]),
    .I1(basesoc_sdram_phaseinjector1_status[22]),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT181 ),
    .I3(_n7172),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT70 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT7012 ),
    .O(N1183)
  );
  LUT6 #(
    .INIT ( 64'h0000000088008000 ))
  \picorv32/cpu_state[7]_latched_store_Select_564_o2_SW0  (
    .I0(\picorv32/instr_waitirq_6486 ),
    .I1(\picorv32/cpu_state_FSM_FFd6_6168 ),
    .I2(\picorv32/do_waitirq ),
    .I3(\picorv32/irq_pending[31]_reduce_or_407_o ),
    .I4(\picorv32/decoder_trigger ),
    .I5(\picorv32/decoder_trigger_irq_state[1]_OR_560_o ),
    .O(N1187)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFC8 ))
  \picorv32/cpu_state[7]_latched_store_Select_564_o2  (
    .I0(\picorv32/cpu_state_FSM_FFd7_6169 ),
    .I1(\picorv32/latched_store_6498 ),
    .I2(\picorv32/cpu_state_FSM_FFd2 ),
    .I3(\picorv32/cpu_state_FSM_FFd1 ),
    .I4(\picorv32/cpu_state_FSM_FFd3 ),
    .I5(N1187),
    .O(\picorv32/cpu_state[7]_latched_store_Select_564_o2_8393 )
  );
  LUT6 #(
    .INIT ( 64'h8FCCAFCF8080AA8F ))
  \basesoc_sdram_choose_req_grant_FSM_FFd2-In4_G  (
    .I0(\basesoc_sdram_choose_req_grant_FSM_FFd2-In2_8300 ),
    .I1(\basesoc_sdram_choose_req_grant_FSM_FFd2-In3 ),
    .I2(basesoc_sdram_choose_req_grant_FSM_FFd2_961),
    .I3(basesoc_sdram_choose_req_grant_FSM_FFd1_960),
    .I4(\basesoc_sdram_choose_req_grant_FSM_FFd1-In31 ),
    .I5(\basesoc_sdram_choose_req_grant_FSM_FFd2-In41_3867 ),
    .O(N1190)
  );
  MUXF7   \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT13  (
    .I0(N1191),
    .I1(N1192),
    .S(\basesoc_interface_adr[2] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT12 )
  );
  LUT5 #(
    .INIT ( 32'hF7E6B3A2 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT13_F  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_timer0_load_storage_full[0]),
    .I3(basesoc_timer0_load_storage_full_24_1781),
    .I4(basesoc_timer0_load_storage_full_8_1797),
    .O(N1191)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT13_G  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_timer0_reload_storage_full_16_1821),
    .I3(basesoc_timer0_reload_storage_full[0]),
    .I4(basesoc_timer0_reload_storage_full_8_1829),
    .I5(basesoc_timer0_reload_storage_full_24_1813),
    .O(N1192)
  );
  LUT5 #(
    .INIT ( 32'hEC64A820 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1325_OUT13_F  (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[0] ),
    .I2(basesoc_ctrl_storage_full_16_1534),
    .I3(basesoc_ctrl_storage_full_8_1538),
    .I4(basesoc_ctrl_storage_full_24_1529),
    .O(N1193)
  );
  LUT5 #(
    .INIT ( 32'hF7E6B3A2 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1325_OUT13_G  (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[0] ),
    .I2(basesoc_ctrl_bus_errors[8]),
    .I3(basesoc_ctrl_storage_full_0_1542),
    .I4(basesoc_ctrl_bus_errors[24]),
    .O(N1194)
  );
  LUT5 #(
    .INIT ( 32'hEC64A820 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1325_OUT23_F  (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[0] ),
    .I2(basesoc_ctrl_storage_full_17_1533),
    .I3(basesoc_ctrl_storage_full_9_1603),
    .I4(basesoc_ctrl_storage_full_25_1596),
    .O(N1195)
  );
  LUT5 #(
    .INIT ( 32'hF7E6B3A2 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1325_OUT23_G  (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[0] ),
    .I2(basesoc_ctrl_bus_errors[9]),
    .I3(basesoc_ctrl_storage_full_1_1541),
    .I4(basesoc_ctrl_bus_errors[25]),
    .O(N1196)
  );
  MUXF7   \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT25  (
    .I0(N1197),
    .I1(N1198),
    .S(\basesoc_interface_adr[1] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT24 )
  );
  LUT5 #(
    .INIT ( 32'hF7E6B3A2 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT25_F  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(basesoc_timer0_reload_storage_full_17_1820),
    .I3(basesoc_timer0_load_storage_full_25_1780),
    .I4(basesoc_timer0_reload_storage_full_25_1812),
    .O(N1197)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT25_G  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(basesoc_timer0_load_storage_full[1]),
    .I3(basesoc_timer0_reload_storage_full[1]),
    .I4(basesoc_timer0_reload_storage_full_9_1828),
    .I5(basesoc_timer0_load_storage_full_9_1796),
    .O(N1198)
  );
  MUXF7   \Mmux_GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[1]_mux_1344_OUT8  (
    .I0(N1199),
    .I1(N1200),
    .S(\basesoc_interface_adr[1] ),
    .O(\GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[1]_mux_1344_OUT<7> )
  );
  LUT6 #(
    .INIT ( 64'h4040400000400000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[1]_mux_1344_OUT8_F  (
    .I0(\basesoc_interface_adr[12] ),
    .I1(\basesoc_interface_adr[10] ),
    .I2(\basesoc_csrbankarray_csrbank1_sel<13>1_4486 ),
    .I3(\basesoc_interface_adr[0] ),
    .I4(basesoc_uart_phy_storage_full_31_1838),
    .I5(basesoc_uart_phy_storage_full_23_1582),
    .O(N1199)
  );
  LUT6 #(
    .INIT ( 64'h4040400000400000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[1]_mux_1344_OUT8_G  (
    .I0(\basesoc_interface_adr[12] ),
    .I1(\basesoc_interface_adr[10] ),
    .I2(\basesoc_csrbankarray_csrbank1_sel<13>1_4486 ),
    .I3(\basesoc_interface_adr[0] ),
    .I4(basesoc_uart_phy_storage_full_15_1586),
    .I5(basesoc_uart_phy_storage_full[7]),
    .O(N1200)
  );
  MUXF7   \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<30>3  (
    .I0(N1203),
    .I1(N1204),
    .S(\picorv32/GND_2_o_reg_sh[4]_LessThan_502_o ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<30>3_8354 )
  );
  LUT5 #(
    .INIT ( 32'hFFA8A8A8 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<30>3_F  (
    .I0(\picorv32/reg_op1_29 ),
    .I1(\picorv32/instr_slli_6430 ),
    .I2(\picorv32/instr_sll_6310 ),
    .I3(\picorv32/PWR_10_o_reg_op1[27]_select_505_OUT<10>1 ),
    .I4(\picorv32/reg_op1_31 ),
    .O(N1203)
  );
  MUXF7   \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<29>3  (
    .I0(N1205),
    .I1(N1206),
    .S(\picorv32/GND_2_o_reg_sh[4]_LessThan_502_o ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<29>3_8356 )
  );
  LUT5 #(
    .INIT ( 32'hFFA8A8A8 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<29>3_F  (
    .I0(\picorv32/reg_op1_28 ),
    .I1(\picorv32/instr_slli_6430 ),
    .I2(\picorv32/instr_sll_6310 ),
    .I3(\picorv32/PWR_10_o_reg_op1[27]_select_505_OUT<10>1 ),
    .I4(\picorv32/reg_op1_30 ),
    .O(N1205)
  );
  LUT4 #(
    .INIT ( 16'hD554 ))
  \Mcount_basesoc_uart_tx_fifo_level0_cy<2>12  (
    .I0(basesoc_uart_tx_fifo_wrport_we),
    .I1(basesoc_uart_tx_fifo_level0[1]),
    .I2(basesoc_uart_tx_fifo_level0[0]),
    .I3(basesoc_uart_tx_fifo_level0[2]),
    .O(Mcount_basesoc_uart_tx_fifo_level0_cy[2])
  );
  LUT4 #(
    .INIT ( 16'hFFA9 ))
  basesoc_sdram_twtrcon_count_1_glue_set (
    .I0(basesoc_sdram_twtrcon_count_1_BRB0_9721),
    .I1(basesoc_sdram_twtrcon_count_1_BRB1_9722),
    .I2(basesoc_sdram_twtrcon_count_1_BRB2_9723),
    .I3(basesoc_sdram_twtrcon_count_1_BRB3_9724),
    .O(basesoc_sdram_twtrcon_count[1])
  );
  LUT3 #(
    .INIT ( 8'h72 ))
  basesoc_grant_glue_set (
    .I0(\picorv32/mem_valid ),
    .I1(\picorv32/mem_instr_432 ),
    .I2(basesoc_grant_1650),
    .O(basesoc_grant_glue_set_8843)
  );
  LUT4 #(
    .INIT ( 16'hF882 ))
  basesoc_sdram_bankmachine0_row_opened_glue_set (
    .I0(basesoc_sdram_bankmachine0_row_opened_1633),
    .I1(bankmachine0_state_FSM_FFd1_946),
    .I2(bankmachine0_state_FSM_FFd3_948),
    .I3(bankmachine0_state_FSM_FFd2_947),
    .O(basesoc_sdram_bankmachine0_row_opened_glue_set_8834)
  );
  LUT4 #(
    .INIT ( 16'hF882 ))
  basesoc_sdram_bankmachine2_row_opened_glue_set (
    .I0(basesoc_sdram_bankmachine2_row_opened_1637),
    .I1(bankmachine2_state_FSM_FFd1_952),
    .I2(bankmachine2_state_FSM_FFd3_954),
    .I3(bankmachine2_state_FSM_FFd2_953),
    .O(basesoc_sdram_bankmachine2_row_opened_glue_set_8836)
  );
  LUT4 #(
    .INIT ( 16'hF882 ))
  basesoc_sdram_bankmachine1_row_opened_glue_set (
    .I0(basesoc_sdram_bankmachine1_row_opened_1635),
    .I1(bankmachine1_state_FSM_FFd1_949),
    .I2(bankmachine1_state_FSM_FFd3_951),
    .I3(bankmachine1_state_FSM_FFd2_950),
    .O(basesoc_sdram_bankmachine1_row_opened_glue_set_8837)
  );
  LUT4 #(
    .INIT ( 16'hF882 ))
  basesoc_sdram_bankmachine3_row_opened_glue_set (
    .I0(basesoc_sdram_bankmachine3_row_opened_1639),
    .I1(bankmachine3_state_FSM_FFd1_955),
    .I2(bankmachine3_state_FSM_FFd3_957),
    .I3(bankmachine3_state_FSM_FFd2_956),
    .O(basesoc_sdram_bankmachine3_row_opened_glue_set_8841)
  );
  LUT6 #(
    .INIT ( 64'h278FAFAF228AAAAA ))
  basesoc_uart_phy_rx_busy_glue_set (
    .I0(basesoc_uart_phy_rx_busy_192),
    .I1(basesoc_uart_phy_rx_bitcount[3]),
    .I2(xilinxmultiregimpl0_regs1_29),
    .I3(basesoc_uart_phy_rx_bitcount[0]),
    .I4(GND_1_o_GND_1_o_MUX_369_o1_4495),
    .I5(basesoc_uart_phy_rx_r_135),
    .O(basesoc_uart_phy_rx_busy_glue_set_8820)
  );
  LUT5 #(
    .INIT ( 32'hBA00BABA ))
  basesoc_sdram_twtrcon_ready_glue_rst (
    .I0(basesoc_sdram_twtrcon_ready_1649),
    .I1(basesoc_sdram_twtrcon_count[1]),
    .I2(basesoc_sdram_twtrcon_count[0]),
    .I3(sys_rst),
    .I4(basesoc_sdram_twtrcon_valid),
    .O(basesoc_sdram_twtrcon_ready_glue_rst_8842)
  );
  LUT5 #(
    .INIT ( 32'hFFFFBFFB ))
  basesoc_sdram_time1_0_glue_set (
    .I0(multiplexer_state_FSM_FFd2),
    .I1(multiplexer_state_FSM_FFd3_2742),
    .I2(basesoc_sdram_max_time1_inv),
    .I3(basesoc_sdram_time1[0]),
    .I4(multiplexer_state_FSM_FFd1),
    .O(basesoc_sdram_time1_0_glue_set_8848)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFA6FFFF ))
  basesoc_sdram_time1_1_glue_set (
    .I0(basesoc_sdram_time1[1]),
    .I1(basesoc_sdram_max_time1_inv),
    .I2(basesoc_sdram_time1[0]),
    .I3(multiplexer_state_FSM_FFd1),
    .I4(multiplexer_state_FSM_FFd3_2742),
    .I5(multiplexer_state_FSM_FFd2),
    .O(basesoc_sdram_time1_1_glue_set_8849)
  );
  LUT5 #(
    .INIT ( 32'hFFFFEFFE ))
  basesoc_sdram_time0_0_glue_set (
    .I0(multiplexer_state_FSM_FFd1),
    .I1(multiplexer_state_FSM_FFd2),
    .I2(basesoc_sdram_max_time0_inv),
    .I3(basesoc_sdram_time0[0]),
    .I4(multiplexer_state_FSM_FFd3_2742),
    .O(basesoc_sdram_time0_0_glue_set_8852)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFA6 ))
  basesoc_sdram_time0_1_glue_set (
    .I0(basesoc_sdram_time0[1]),
    .I1(basesoc_sdram_max_time0_inv),
    .I2(basesoc_sdram_time0[0]),
    .I3(multiplexer_state_FSM_FFd2),
    .I4(multiplexer_state_FSM_FFd3_2742),
    .I5(multiplexer_state_FSM_FFd1),
    .O(basesoc_sdram_time0_1_glue_set_8853)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF28282822 ))
  \picorv32/cpu_state_cpu_state[7]_X_2_o_select_590_OUT<2>2  (
    .I0(\picorv32/cpu_state_FSM_FFd3 ),
    .I1(\picorv32/reg_sh [2]),
    .I2(\picorv32/GND_2_o_reg_sh[4]_LessThan_502_o ),
    .I3(\picorv32/reg_sh [1]),
    .I4(\picorv32/reg_sh [0]),
    .I5(\picorv32/cpu_state_cpu_state[7]_X_2_o_select_590_OUT<2> ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_590_OUT<2> )
  );
  LUT6 #(
    .INIT ( 64'hDDDDD0000DDD0000 ))
  serial_tx_glue_rst (
    .I0(basesoc_uart_phy_sink_valid_basesoc_uart_phy_sink_ready_AND_594_o),
    .I1(sys_rst),
    .I2(basesoc_uart_phy_uart_clk_txen_656),
    .I3(basesoc_uart_phy_tx_busy_1619),
    .I4(serial_tx_OBUF_1620),
    .I5(\basesoc_uart_phy_tx_reg[0]_PWR_1_o_MUX_350_o ),
    .O(serial_tx_glue_rst_8847)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFAAFFFFFFFE ))
  \picorv32/cpu_state[7]_latched_store_Select_564_o5  (
    .I0(\picorv32/out361_FRB_5354 ),
    .I1(\picorv32/pcpi_mul/pcpi_wr_6714 ),
    .I2(\picorv32/pcpi_div/pcpi_ready_6680 ),
    .I3(\picorv32/latched_store_6498 ),
    .I4(\picorv32/cpu_state_FSM_FFd6-In3 ),
    .I5(\picorv32/_n1471 ),
    .O(\picorv32/cpu_state[7]_latched_store_Select_564_o5_8395 )
  );
  LUT6 #(
    .INIT ( 64'hAA6AAAAA55955555 ))
  \Mcount_basesoc_uart_tx_fifo_level0_xor<3>11  (
    .I0(basesoc_uart_tx_fifo_level0[3]),
    .I1(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1325_OUT121 ),
    .I2(basesoc_csrbankarray_csrbank6_sel),
    .I3(basesoc_uart_tx_trigger),
    .I4(basesoc_interface_we_943),
    .I5(Mcount_basesoc_uart_tx_fifo_level0_cy[2]),
    .O(\Result<3>2 )
  );
  LUT6 #(
    .INIT ( 64'h0000000400000000 ))
  basesoc_csrbankarray_csrbank5_ev_enable0_re1 (
    .I0(\basesoc_interface_adr[1] ),
    .I1(basesoc_csrbankarray_csrbank5_sel_basesoc_csrbankarray_interface5_bank_bus_we_AND_478_o),
    .I2(\basesoc_interface_adr[0] ),
    .I3(\basesoc_interface_adr[2] ),
    .I4(\basesoc_interface_adr[3] ),
    .I5(\basesoc_interface_adr[4] ),
    .O(basesoc_csrbankarray_csrbank5_ev_enable0_re)
  );
  LUT6 #(
    .INIT ( 64'h0001000000000000 ))
  basesoc_csrbankarray_csrbank3_sel_basesoc_csrbankarray_interface3_bank_bus_we_AND_388_o1 (
    .I0(\basesoc_interface_adr[9] ),
    .I1(\basesoc_interface_adr[11] ),
    .I2(\basesoc_interface_adr[13] ),
    .I3(\basesoc_interface_adr[10] ),
    .I4(\basesoc_interface_adr[12] ),
    .I5(basesoc_interface_we_943),
    .O(basesoc_csrbankarray_csrbank3_sel_basesoc_csrbankarray_interface3_bank_bus_we_AND_388_o)
  );
  LUT6 #(
    .INIT ( 64'hACAFACAFACAFACA0 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT3213_SW0  (
    .I0(basesoc_sdram_phaseinjector0_status[10]),
    .I1(basesoc_sdram_phaseinjector0_status[2]),
    .I2(_n7136),
    .I3(_n7139),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT328 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT3211 ),
    .O(N1211)
  );
  LUT6 #(
    .INIT ( 64'hACAFACAFACAFACA0 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT4213_SW0  (
    .I0(basesoc_sdram_phaseinjector0_status[11]),
    .I1(basesoc_sdram_phaseinjector0_status[3]),
    .I2(_n7136),
    .I3(_n7139),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT428 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT4211 ),
    .O(N1213)
  );
  LUT6 #(
    .INIT ( 64'h0000000000000010 ))
  _n71242 (
    .I0(\basesoc_interface_adr[5] ),
    .I1(\basesoc_interface_adr[4] ),
    .I2(\basesoc_interface_adr[3] ),
    .I3(\basesoc_interface_adr[2] ),
    .I4(\basesoc_interface_adr[1] ),
    .I5(\basesoc_interface_adr[0] ),
    .O(_n7124)
  );
  LUT6 #(
    .INIT ( 64'h0000000000000040 ))
  \_n7172<5>1  (
    .I0(\basesoc_interface_adr[5] ),
    .I1(\basesoc_interface_adr[4] ),
    .I2(\basesoc_interface_adr[3] ),
    .I3(\basesoc_interface_adr[2] ),
    .I4(\basesoc_interface_adr[1] ),
    .I5(\basesoc_interface_adr[0] ),
    .O(_n7172)
  );
  LUT6 #(
    .INIT ( 64'h0000000000000100 ))
  _n71481 (
    .I0(\basesoc_interface_adr[5] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[0] ),
    .I3(\basesoc_interface_adr[4] ),
    .I4(\basesoc_interface_adr[2] ),
    .I5(\basesoc_interface_adr[3] ),
    .O(_n7148)
  );
  LUT6 #(
    .INIT ( 64'h0000000004000000 ))
  _n71631 (
    .I0(\basesoc_interface_adr[3] ),
    .I1(\basesoc_interface_adr[4] ),
    .I2(\basesoc_interface_adr[5] ),
    .I3(\basesoc_interface_adr[2] ),
    .I4(\basesoc_interface_adr[0] ),
    .I5(\basesoc_interface_adr[1] ),
    .O(_n7163)
  );
  LUT6 #(
    .INIT ( 64'h0000000004000000 ))
  _n71571 (
    .I0(\basesoc_interface_adr[5] ),
    .I1(\basesoc_interface_adr[0] ),
    .I2(\basesoc_interface_adr[2] ),
    .I3(\basesoc_interface_adr[1] ),
    .I4(\basesoc_interface_adr[4] ),
    .I5(\basesoc_interface_adr[3] ),
    .O(_n7157)
  );
  LUT5 #(
    .INIT ( 32'hFFFFFFFE ))
  basesoc_sdram_bankmachine3_req_lock1 (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[2]),
    .I1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[0]),
    .I2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[1]),
    .I3(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[3]),
    .I4(basesoc_sdram_bankmachine3_cmd_buffer_valid_n_1341),
    .O(basesoc_sdram_bankmachine3_req_lock)
  );
  LUT5 #(
    .INIT ( 32'h00000002 ))
  \basesoc_csrbankarray_csrbank7_sel<13>1  (
    .I0(\basesoc_interface_adr[10] ),
    .I1(\basesoc_interface_adr[13] ),
    .I2(\basesoc_interface_adr[11] ),
    .I3(\basesoc_interface_adr[9] ),
    .I4(\basesoc_interface_adr[12] ),
    .O(basesoc_csrbankarray_csrbank7_sel)
  );
  LUT6 #(
    .INIT ( 64'h0200000000000000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT1811  (
    .I0(\basesoc_interface_adr[2] ),
    .I1(\basesoc_interface_adr[3] ),
    .I2(\basesoc_interface_adr[5] ),
    .I3(\basesoc_interface_adr[0] ),
    .I4(\basesoc_interface_adr[4] ),
    .I5(\basesoc_interface_adr[1] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT181 )
  );
  LUT3 #(
    .INIT ( 8'h02 ))
  basesoc_sdram_cmd_payload_ras_glue_set (
    .I0(basesoc_sdram_generator_counter[0]),
    .I1(basesoc_sdram_generator_counter[2]),
    .I2(basesoc_sdram_generator_counter[3]),
    .O(basesoc_sdram_cmd_payload_ras_glue_set_8821)
  );
  LUT6 #(
    .INIT ( 64'hDFF2200FDFF2200D ))
  \Mcount_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level_xor<2>11  (
    .I0(basesoc_port_cmd_ready4_4511),
    .I1(N1091),
    .I2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[0]),
    .I3(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[1]),
    .I4(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[2]),
    .I5(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[3]),
    .O(\Result<2>16 )
  );
  LUT6 #(
    .INIT ( 64'h6AA96AB96AA96AA9 ))
  \Mcount_basesoc_uart_rx_fifo_level0_xor<2>11  (
    .I0(basesoc_uart_rx_fifo_level0[2]),
    .I1(basesoc_uart_rx_fifo_level0[1]),
    .I2(basesoc_uart_phy_source_valid_657),
    .I3(basesoc_uart_rx_fifo_level0[0]),
    .I4(basesoc_uart_rx_fifo_level0[3]),
    .I5(basesoc_uart_rx_fifo_level0[4]),
    .O(\Result<2>8 )
  );
  LUT5 #(
    .INIT ( 32'hFFFF1110 ))
  \picorv32/Mmux_GND_2_o_GND_2_o_mux_513_OUT_rs_cy<2>11  (
    .I0(\picorv32/reg_sh [3]),
    .I1(\picorv32/reg_sh [4]),
    .I2(\picorv32/reg_sh [0]),
    .I3(\picorv32/reg_sh [1]),
    .I4(\picorv32/reg_sh [2]),
    .O(\picorv32/Mmux_GND_2_o_GND_2_o_mux_513_OUT_rs_cy [2])
  );
  LUT6 #(
    .INIT ( 64'hF000888800000000 ))
  \picorv32/mem_rdata_latched[6]_PWR_10_o_equal_160_o<6>1  (
    .I0(\picorv32/mem_rdata_q [3]),
    .I1(\picorv32/mem_rdata_q [2]),
    .I2(basesoc_done_mmx_out9),
    .I3(basesoc_done_mmx_out5),
    .I4(\picorv32/mem_xfer ),
    .I5(\picorv32/mem_rdata_latched[6]_mem_rdata_latched[14]_AND_683_o1 ),
    .O(\picorv32/mem_rdata_latched[6]_PWR_10_o_equal_160_o )
  );
  LUT5 #(
    .INIT ( 32'hBF0404BF ))
  \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<31>  (
    .I0(\picorv32/pcpi_div/pcpi_wait_q_8003 ),
    .I1(\picorv32/pcpi_div/pcpi_wait_6681 ),
    .I2(\picorv32/reg_op1_31 ),
    .I3(\picorv32/pcpi_div/dividend [31]),
    .I4(\picorv32/pcpi_div/divisor [31]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<31>_7353 )
  );
  LUT4 #(
    .INIT ( 16'h5457 ))
  \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<31>  (
    .I0(\picorv32/pcpi_div/quotient [31]),
    .I1(\picorv32/pcpi_div/instr_divu_7840 ),
    .I2(\picorv32/pcpi_div/instr_div_7841 ),
    .I3(\picorv32/pcpi_div/dividend [31]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<31>_7290 )
  );
  LUT6 #(
    .INIT ( 64'hAA9A9A9A65555555 ))
  \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<0>  (
    .I0(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<0> ),
    .I1(\picorv32/pcpi_div/pcpi_wait_q_8003 ),
    .I2(\picorv32/pcpi_div/pcpi_wait_6681 ),
    .I3(\picorv32/reg_op1_0 ),
    .I4(\picorv32/pcpi_div/instr_div_pcpi_rs1[31]_AND_659_o ),
    .I5(\picorv32/pcpi_div/divisor [0]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<0>_7415 )
  );
  LUT6 #(
    .INIT ( 64'hAA9A9A9A65555555 ))
  \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<1>  (
    .I0(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<1> ),
    .I1(\picorv32/pcpi_div/pcpi_wait_q_8003 ),
    .I2(\picorv32/pcpi_div/pcpi_wait_6681 ),
    .I3(\picorv32/reg_op1_1 ),
    .I4(\picorv32/pcpi_div/instr_div_pcpi_rs1[31]_AND_659_o ),
    .I5(\picorv32/pcpi_div/divisor [1]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<1>_7413 )
  );
  LUT6 #(
    .INIT ( 64'hAA9A9A9A65555555 ))
  \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<2>  (
    .I0(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<2> ),
    .I1(\picorv32/pcpi_div/pcpi_wait_q_8003 ),
    .I2(\picorv32/pcpi_div/pcpi_wait_6681 ),
    .I3(\picorv32/reg_op1_2 ),
    .I4(\picorv32/pcpi_div/instr_div_pcpi_rs1[31]_AND_659_o ),
    .I5(\picorv32/pcpi_div/divisor [2]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<2>_7411 )
  );
  LUT6 #(
    .INIT ( 64'hAA9A9A9A65555555 ))
  \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<3>  (
    .I0(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<3> ),
    .I1(\picorv32/pcpi_div/pcpi_wait_q_8003 ),
    .I2(\picorv32/pcpi_div/pcpi_wait_6681 ),
    .I3(\picorv32/reg_op1_3 ),
    .I4(\picorv32/pcpi_div/instr_div_pcpi_rs1[31]_AND_659_o ),
    .I5(\picorv32/pcpi_div/divisor [3]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<3>_7409 )
  );
  LUT6 #(
    .INIT ( 64'hAA9A9A9A65555555 ))
  \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<4>  (
    .I0(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<4> ),
    .I1(\picorv32/pcpi_div/pcpi_wait_q_8003 ),
    .I2(\picorv32/pcpi_div/pcpi_wait_6681 ),
    .I3(\picorv32/reg_op1_4 ),
    .I4(\picorv32/pcpi_div/instr_div_pcpi_rs1[31]_AND_659_o ),
    .I5(\picorv32/pcpi_div/divisor [4]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<4>_7407 )
  );
  LUT6 #(
    .INIT ( 64'hAA9A9A9A65555555 ))
  \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<5>  (
    .I0(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<5> ),
    .I1(\picorv32/pcpi_div/pcpi_wait_q_8003 ),
    .I2(\picorv32/pcpi_div/pcpi_wait_6681 ),
    .I3(\picorv32/reg_op1_5 ),
    .I4(\picorv32/pcpi_div/instr_div_pcpi_rs1[31]_AND_659_o ),
    .I5(\picorv32/pcpi_div/divisor [5]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<5>_7405 )
  );
  LUT6 #(
    .INIT ( 64'hAA9A9A9A65555555 ))
  \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<6>  (
    .I0(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<6> ),
    .I1(\picorv32/pcpi_div/pcpi_wait_q_8003 ),
    .I2(\picorv32/pcpi_div/pcpi_wait_6681 ),
    .I3(\picorv32/reg_op1_6 ),
    .I4(\picorv32/pcpi_div/instr_div_pcpi_rs1[31]_AND_659_o ),
    .I5(\picorv32/pcpi_div/divisor [6]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<6>_7403 )
  );
  LUT6 #(
    .INIT ( 64'hAA9A9A9A65555555 ))
  \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<7>  (
    .I0(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<7> ),
    .I1(\picorv32/pcpi_div/pcpi_wait_q_8003 ),
    .I2(\picorv32/pcpi_div/pcpi_wait_6681 ),
    .I3(\picorv32/reg_op1_7 ),
    .I4(\picorv32/pcpi_div/instr_div_pcpi_rs1[31]_AND_659_o ),
    .I5(\picorv32/pcpi_div/divisor [7]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<7>_7401 )
  );
  LUT6 #(
    .INIT ( 64'hAA9A9A9A65555555 ))
  \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<8>  (
    .I0(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<8> ),
    .I1(\picorv32/pcpi_div/pcpi_wait_q_8003 ),
    .I2(\picorv32/pcpi_div/pcpi_wait_6681 ),
    .I3(\picorv32/reg_op1_8 ),
    .I4(\picorv32/pcpi_div/instr_div_pcpi_rs1[31]_AND_659_o ),
    .I5(\picorv32/pcpi_div/divisor [8]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<8>_7399 )
  );
  LUT6 #(
    .INIT ( 64'hAA9A9A9A65555555 ))
  \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<9>  (
    .I0(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<9> ),
    .I1(\picorv32/pcpi_div/pcpi_wait_q_8003 ),
    .I2(\picorv32/pcpi_div/pcpi_wait_6681 ),
    .I3(\picorv32/reg_op1_9 ),
    .I4(\picorv32/pcpi_div/instr_div_pcpi_rs1[31]_AND_659_o ),
    .I5(\picorv32/pcpi_div/divisor [9]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<9>_7397 )
  );
  LUT6 #(
    .INIT ( 64'hAA9A9A9A65555555 ))
  \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<10>  (
    .I0(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<10> ),
    .I1(\picorv32/pcpi_div/pcpi_wait_q_8003 ),
    .I2(\picorv32/pcpi_div/pcpi_wait_6681 ),
    .I3(\picorv32/reg_op1_10 ),
    .I4(\picorv32/pcpi_div/instr_div_pcpi_rs1[31]_AND_659_o ),
    .I5(\picorv32/pcpi_div/divisor [10]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<10>_7395 )
  );
  LUT6 #(
    .INIT ( 64'hAA9A9A9A65555555 ))
  \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<11>  (
    .I0(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<11> ),
    .I1(\picorv32/pcpi_div/pcpi_wait_q_8003 ),
    .I2(\picorv32/pcpi_div/pcpi_wait_6681 ),
    .I3(\picorv32/reg_op1_11 ),
    .I4(\picorv32/pcpi_div/instr_div_pcpi_rs1[31]_AND_659_o ),
    .I5(\picorv32/pcpi_div/divisor [11]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<11>_7393 )
  );
  LUT6 #(
    .INIT ( 64'hAA9A9A9A65555555 ))
  \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<12>  (
    .I0(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<12> ),
    .I1(\picorv32/pcpi_div/pcpi_wait_q_8003 ),
    .I2(\picorv32/pcpi_div/pcpi_wait_6681 ),
    .I3(\picorv32/reg_op1_12 ),
    .I4(\picorv32/pcpi_div/instr_div_pcpi_rs1[31]_AND_659_o ),
    .I5(\picorv32/pcpi_div/divisor [12]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<12>_7391 )
  );
  LUT6 #(
    .INIT ( 64'hAA9A9A9A65555555 ))
  \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<13>  (
    .I0(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<13> ),
    .I1(\picorv32/pcpi_div/pcpi_wait_q_8003 ),
    .I2(\picorv32/pcpi_div/pcpi_wait_6681 ),
    .I3(\picorv32/reg_op1_13 ),
    .I4(\picorv32/pcpi_div/instr_div_pcpi_rs1[31]_AND_659_o ),
    .I5(\picorv32/pcpi_div/divisor [13]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<13>_7389 )
  );
  LUT6 #(
    .INIT ( 64'hAA9A9A9A65555555 ))
  \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<14>  (
    .I0(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<14> ),
    .I1(\picorv32/pcpi_div/pcpi_wait_q_8003 ),
    .I2(\picorv32/pcpi_div/pcpi_wait_6681 ),
    .I3(\picorv32/reg_op1_14 ),
    .I4(\picorv32/pcpi_div/instr_div_pcpi_rs1[31]_AND_659_o ),
    .I5(\picorv32/pcpi_div/divisor [14]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<14>_7387 )
  );
  LUT6 #(
    .INIT ( 64'hAA9A9A9A65555555 ))
  \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<15>  (
    .I0(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<15> ),
    .I1(\picorv32/pcpi_div/pcpi_wait_q_8003 ),
    .I2(\picorv32/pcpi_div/pcpi_wait_6681 ),
    .I3(\picorv32/reg_op1_15 ),
    .I4(\picorv32/pcpi_div/instr_div_pcpi_rs1[31]_AND_659_o ),
    .I5(\picorv32/pcpi_div/divisor [15]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<15>_7385 )
  );
  LUT6 #(
    .INIT ( 64'hAA9A9A9A65555555 ))
  \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<16>  (
    .I0(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<16> ),
    .I1(\picorv32/pcpi_div/pcpi_wait_q_8003 ),
    .I2(\picorv32/pcpi_div/pcpi_wait_6681 ),
    .I3(\picorv32/reg_op1_16 ),
    .I4(\picorv32/pcpi_div/instr_div_pcpi_rs1[31]_AND_659_o ),
    .I5(\picorv32/pcpi_div/divisor [16]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<16>_7383 )
  );
  LUT6 #(
    .INIT ( 64'hAA9A9A9A65555555 ))
  \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<17>  (
    .I0(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<17> ),
    .I1(\picorv32/pcpi_div/pcpi_wait_q_8003 ),
    .I2(\picorv32/pcpi_div/pcpi_wait_6681 ),
    .I3(\picorv32/reg_op1_17 ),
    .I4(\picorv32/pcpi_div/instr_div_pcpi_rs1[31]_AND_659_o ),
    .I5(\picorv32/pcpi_div/divisor [17]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<17>_7381 )
  );
  LUT6 #(
    .INIT ( 64'hAA9A9A9A65555555 ))
  \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<18>  (
    .I0(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<18> ),
    .I1(\picorv32/pcpi_div/pcpi_wait_q_8003 ),
    .I2(\picorv32/pcpi_div/pcpi_wait_6681 ),
    .I3(\picorv32/reg_op1_18 ),
    .I4(\picorv32/pcpi_div/instr_div_pcpi_rs1[31]_AND_659_o ),
    .I5(\picorv32/pcpi_div/divisor [18]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<18>_7379 )
  );
  LUT6 #(
    .INIT ( 64'hAA9A9A9A65555555 ))
  \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<19>  (
    .I0(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<19> ),
    .I1(\picorv32/pcpi_div/pcpi_wait_q_8003 ),
    .I2(\picorv32/pcpi_div/pcpi_wait_6681 ),
    .I3(\picorv32/reg_op1_19 ),
    .I4(\picorv32/pcpi_div/instr_div_pcpi_rs1[31]_AND_659_o ),
    .I5(\picorv32/pcpi_div/divisor [19]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<19>_7377 )
  );
  LUT6 #(
    .INIT ( 64'hAA9A9A9A65555555 ))
  \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<20>  (
    .I0(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<20> ),
    .I1(\picorv32/pcpi_div/pcpi_wait_q_8003 ),
    .I2(\picorv32/pcpi_div/pcpi_wait_6681 ),
    .I3(\picorv32/reg_op1_20 ),
    .I4(\picorv32/pcpi_div/instr_div_pcpi_rs1[31]_AND_659_o ),
    .I5(\picorv32/pcpi_div/divisor [20]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<20>_7375 )
  );
  LUT6 #(
    .INIT ( 64'hAA9A9A9A65555555 ))
  \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<21>  (
    .I0(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<21> ),
    .I1(\picorv32/pcpi_div/pcpi_wait_q_8003 ),
    .I2(\picorv32/pcpi_div/pcpi_wait_6681 ),
    .I3(\picorv32/reg_op1_21 ),
    .I4(\picorv32/pcpi_div/instr_div_pcpi_rs1[31]_AND_659_o ),
    .I5(\picorv32/pcpi_div/divisor [21]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<21>_7373 )
  );
  LUT6 #(
    .INIT ( 64'hAA9A9A9A65555555 ))
  \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<22>  (
    .I0(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<22> ),
    .I1(\picorv32/pcpi_div/pcpi_wait_q_8003 ),
    .I2(\picorv32/pcpi_div/pcpi_wait_6681 ),
    .I3(\picorv32/reg_op1_22 ),
    .I4(\picorv32/pcpi_div/instr_div_pcpi_rs1[31]_AND_659_o ),
    .I5(\picorv32/pcpi_div/divisor [22]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<22>_7371 )
  );
  LUT6 #(
    .INIT ( 64'hAA9A9A9A65555555 ))
  \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<23>  (
    .I0(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<23> ),
    .I1(\picorv32/pcpi_div/pcpi_wait_q_8003 ),
    .I2(\picorv32/pcpi_div/pcpi_wait_6681 ),
    .I3(\picorv32/reg_op1_23 ),
    .I4(\picorv32/pcpi_div/instr_div_pcpi_rs1[31]_AND_659_o ),
    .I5(\picorv32/pcpi_div/divisor [23]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<23>_7369 )
  );
  LUT6 #(
    .INIT ( 64'hAA9A9A9A65555555 ))
  \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<24>  (
    .I0(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<24> ),
    .I1(\picorv32/pcpi_div/pcpi_wait_q_8003 ),
    .I2(\picorv32/pcpi_div/pcpi_wait_6681 ),
    .I3(\picorv32/reg_op1_24 ),
    .I4(\picorv32/pcpi_div/instr_div_pcpi_rs1[31]_AND_659_o ),
    .I5(\picorv32/pcpi_div/divisor [24]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<24>_7367 )
  );
  LUT6 #(
    .INIT ( 64'hAA9A9A9A65555555 ))
  \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<25>  (
    .I0(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<25> ),
    .I1(\picorv32/pcpi_div/pcpi_wait_q_8003 ),
    .I2(\picorv32/pcpi_div/pcpi_wait_6681 ),
    .I3(\picorv32/reg_op1_25 ),
    .I4(\picorv32/pcpi_div/instr_div_pcpi_rs1[31]_AND_659_o ),
    .I5(\picorv32/pcpi_div/divisor [25]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<25>_7365 )
  );
  LUT6 #(
    .INIT ( 64'hAA9A9A9A65555555 ))
  \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<26>  (
    .I0(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<26> ),
    .I1(\picorv32/pcpi_div/pcpi_wait_q_8003 ),
    .I2(\picorv32/pcpi_div/pcpi_wait_6681 ),
    .I3(\picorv32/reg_op1_26 ),
    .I4(\picorv32/pcpi_div/instr_div_pcpi_rs1[31]_AND_659_o ),
    .I5(\picorv32/pcpi_div/divisor [26]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<26>_7363 )
  );
  LUT6 #(
    .INIT ( 64'hAA9A9A9A65555555 ))
  \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<27>  (
    .I0(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<27> ),
    .I1(\picorv32/pcpi_div/pcpi_wait_q_8003 ),
    .I2(\picorv32/pcpi_div/pcpi_wait_6681 ),
    .I3(\picorv32/reg_op1_27 ),
    .I4(\picorv32/pcpi_div/instr_div_pcpi_rs1[31]_AND_659_o ),
    .I5(\picorv32/pcpi_div/divisor [27]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<27>_7361 )
  );
  LUT6 #(
    .INIT ( 64'hAA9A9A9A65555555 ))
  \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<28>  (
    .I0(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<28> ),
    .I1(\picorv32/pcpi_div/pcpi_wait_q_8003 ),
    .I2(\picorv32/pcpi_div/pcpi_wait_6681 ),
    .I3(\picorv32/reg_op1_28 ),
    .I4(\picorv32/pcpi_div/instr_div_pcpi_rs1[31]_AND_659_o ),
    .I5(\picorv32/pcpi_div/divisor [28]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<28>_7359 )
  );
  LUT6 #(
    .INIT ( 64'hAA9A9A9A65555555 ))
  \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<29>  (
    .I0(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<29> ),
    .I1(\picorv32/pcpi_div/pcpi_wait_q_8003 ),
    .I2(\picorv32/pcpi_div/pcpi_wait_6681 ),
    .I3(\picorv32/reg_op1_29 ),
    .I4(\picorv32/pcpi_div/instr_div_pcpi_rs1[31]_AND_659_o ),
    .I5(\picorv32/pcpi_div/divisor [29]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<29>_7357 )
  );
  LUT6 #(
    .INIT ( 64'hAA9A9A9A65555555 ))
  \picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<30>  (
    .I0(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_A<30> ),
    .I1(\picorv32/pcpi_div/pcpi_wait_q_8003 ),
    .I2(\picorv32/pcpi_div/pcpi_wait_6681 ),
    .I3(\picorv32/reg_op1_30 ),
    .I4(\picorv32/pcpi_div/instr_div_pcpi_rs1[31]_AND_659_o ),
    .I5(\picorv32/pcpi_div/divisor [30]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_pcpi_rs1[31]_mux_36_OUT_rs_lut<30>_7355 )
  );
  LUT6 #(
    .INIT ( 64'hAAABA8A9AAFF0055 ))
  \basesoc_sdram_choose_req_grant_FSM_FFd1-In3  (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd1_960),
    .I1(multiplexer_state_FSM_FFd1),
    .I2(multiplexer_state_FSM_FFd2),
    .I3(N1087),
    .I4(\basesoc_sdram_choose_req_grant_FSM_FFd1-In1_8299 ),
    .I5(rhs_array_muxed6),
    .O(\basesoc_sdram_choose_req_grant_FSM_FFd1-In )
  );
  LUT6 #(
    .INIT ( 64'hAAAA8880BBBF9995 ))
  \basesoc_sdram_choose_cmd_grant_FSM_FFd1-In3  (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd1_BRB0_10260),
    .I1(basesoc_sdram_dfi_p1_wrdata_en_BRB4_9786),
    .I2(multiplexer_state_FSM_FFd1_BRB2_9796),
    .I3(basesoc_sdram_dfi_p1_wrdata_en_BRB1_9783),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd1_BRB4_10261),
    .I5(basesoc_sdram_choose_cmd_grant_FSM_FFd1_BRB5_10262),
    .O(basesoc_sdram_choose_cmd_grant_FSM_FFd1)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  litedramwishbone2native_state_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we11_SW1 (
    .I0(\picorv32/mem_addr [11]),
    .I1(basesoc_sdram_bankmachine3_cmd_buffer_valid_n_1341),
    .I2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[3]),
    .I3(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[2]),
    .I4(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[0]),
    .I5(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[1]),
    .O(N1091)
  );
  LUT6 #(
    .INIT ( 64'hAA6AAAAA55955555 ))
  \Mcount_basesoc_uart_tx_fifo_level0_xor<1>11  (
    .I0(basesoc_uart_tx_fifo_level0[0]),
    .I1(basesoc_interface_we_943),
    .I2(basesoc_csrbankarray_csrbank6_sel),
    .I3(basesoc_uart_tx_trigger),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1325_OUT121 ),
    .I5(basesoc_uart_tx_fifo_level0[1]),
    .O(\Result<1>2 )
  );
  LUT6 #(
    .INIT ( 64'hFFA8FFA8FFA8A8A8 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<30>3_G  (
    .I0(\picorv32/reg_op1_31 ),
    .I1(\picorv32/instr_sra_6307 ),
    .I2(\picorv32/instr_srai_6428 ),
    .I3(\picorv32/reg_op1_26 ),
    .I4(\picorv32/instr_slli_6430 ),
    .I5(\picorv32/instr_sll_6310 ),
    .O(N1204)
  );
  LUT6 #(
    .INIT ( 64'hFFA8FFA8FFA8A8A8 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<29>3_G  (
    .I0(\picorv32/reg_op1_31 ),
    .I1(\picorv32/instr_sra_6307 ),
    .I2(\picorv32/instr_srai_6428 ),
    .I3(\picorv32/reg_op1_25 ),
    .I4(\picorv32/instr_slli_6430 ),
    .I5(\picorv32/instr_sll_6310 ),
    .O(N1206)
  );
  LUT4 #(
    .INIT ( 16'hFFBF ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT112_SW1  (
    .I0(\basesoc_interface_adr[4] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(\basesoc_interface_adr[5] ),
    .I3(\basesoc_interface_adr[3] ),
    .O(N1219)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFF08 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT112  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(N1219),
    .I3(_n7127),
    .I4(_n7184),
    .I5(_n7190),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT112_4506 )
  );
  LUT5 #(
    .INIT ( 32'hFFA8A8A8 ))
  \picorv32/PWR_10_o_decoded_imm_uj[31]_select_280_OUT<12>_SW1  (
    .I0(\picorv32/mem_rdata_q [12]),
    .I1(\picorv32/instr_auipc ),
    .I2(\picorv32/instr_lui ),
    .I3(\picorv32/instr_jal_6092 ),
    .I4(\picorv32/decoded_imm_uj [12]),
    .O(N1221)
  );
  LUT5 #(
    .INIT ( 32'hFFFFFFA8 ))
  \picorv32/PWR_10_o_decoded_imm_uj[31]_select_280_OUT<12>  (
    .I0(\picorv32/mem_rdata_q [31]),
    .I1(\picorv32/is_beq_bne_blt_bge_bltu_bgeu ),
    .I2(\picorv32/is_sb_sh_sw ),
    .I3(\picorv32/_n1542 [0]),
    .I4(N1221),
    .O(\picorv32/PWR_10_o_decoded_imm_uj[31]_select_280_OUT<12>_5540 )
  );
  LUT5 #(
    .INIT ( 32'hFFA8A8A8 ))
  \picorv32/PWR_10_o_decoded_imm_uj[31]_select_280_OUT<13>_SW1  (
    .I0(\picorv32/mem_rdata_q [13]),
    .I1(\picorv32/instr_auipc ),
    .I2(\picorv32/instr_lui ),
    .I3(\picorv32/instr_jal_6092 ),
    .I4(\picorv32/decoded_imm_uj [13]),
    .O(N1223)
  );
  LUT5 #(
    .INIT ( 32'hFFFFFFA8 ))
  \picorv32/PWR_10_o_decoded_imm_uj[31]_select_280_OUT<13>  (
    .I0(\picorv32/mem_rdata_q [31]),
    .I1(\picorv32/is_beq_bne_blt_bge_bltu_bgeu ),
    .I2(\picorv32/is_sb_sh_sw ),
    .I3(\picorv32/_n1542 [0]),
    .I4(N1223),
    .O(\picorv32/PWR_10_o_decoded_imm_uj[31]_select_280_OUT<13>_5541 )
  );
  LUT5 #(
    .INIT ( 32'hFFA8A8A8 ))
  \picorv32/PWR_10_o_decoded_imm_uj[31]_select_280_OUT<14>_SW1  (
    .I0(\picorv32/mem_rdata_q [14]),
    .I1(\picorv32/instr_auipc ),
    .I2(\picorv32/instr_lui ),
    .I3(\picorv32/instr_jal_6092 ),
    .I4(\picorv32/decoded_imm_uj [14]),
    .O(N1225)
  );
  LUT5 #(
    .INIT ( 32'hFFFFFFA8 ))
  \picorv32/PWR_10_o_decoded_imm_uj[31]_select_280_OUT<14>  (
    .I0(\picorv32/mem_rdata_q [31]),
    .I1(\picorv32/is_beq_bne_blt_bge_bltu_bgeu ),
    .I2(\picorv32/is_sb_sh_sw ),
    .I3(\picorv32/_n1542 [0]),
    .I4(N1225),
    .O(\picorv32/PWR_10_o_decoded_imm_uj[31]_select_280_OUT<14>_5542 )
  );
  LUT5 #(
    .INIT ( 32'hFFA8A8A8 ))
  \picorv32/PWR_10_o_decoded_imm_uj[31]_select_280_OUT<15>_SW1  (
    .I0(\picorv32/mem_rdata_q [15]),
    .I1(\picorv32/instr_auipc ),
    .I2(\picorv32/instr_lui ),
    .I3(\picorv32/instr_jal_6092 ),
    .I4(\picorv32/decoded_imm_uj [15]),
    .O(N1227)
  );
  LUT5 #(
    .INIT ( 32'hFFFFFFA8 ))
  \picorv32/PWR_10_o_decoded_imm_uj[31]_select_280_OUT<15>  (
    .I0(\picorv32/mem_rdata_q [31]),
    .I1(\picorv32/is_beq_bne_blt_bge_bltu_bgeu ),
    .I2(\picorv32/is_sb_sh_sw ),
    .I3(\picorv32/_n1542 [0]),
    .I4(N1227),
    .O(\picorv32/PWR_10_o_decoded_imm_uj[31]_select_280_OUT<15>_5543 )
  );
  LUT5 #(
    .INIT ( 32'hFFA8A8A8 ))
  \picorv32/PWR_10_o_decoded_imm_uj[31]_select_280_OUT<16>_SW1  (
    .I0(\picorv32/mem_rdata_q [16]),
    .I1(\picorv32/instr_auipc ),
    .I2(\picorv32/instr_lui ),
    .I3(\picorv32/instr_jal_6092 ),
    .I4(\picorv32/decoded_imm_uj [16]),
    .O(N1229)
  );
  LUT5 #(
    .INIT ( 32'hFFFFFFA8 ))
  \picorv32/PWR_10_o_decoded_imm_uj[31]_select_280_OUT<16>  (
    .I0(\picorv32/mem_rdata_q [31]),
    .I1(\picorv32/is_beq_bne_blt_bge_bltu_bgeu ),
    .I2(\picorv32/is_sb_sh_sw ),
    .I3(\picorv32/_n1542 [0]),
    .I4(N1229),
    .O(\picorv32/PWR_10_o_decoded_imm_uj[31]_select_280_OUT<16>_5544 )
  );
  LUT5 #(
    .INIT ( 32'hFFA8A8A8 ))
  \picorv32/PWR_10_o_decoded_imm_uj[31]_select_280_OUT<17>_SW1  (
    .I0(\picorv32/mem_rdata_q [17]),
    .I1(\picorv32/instr_auipc ),
    .I2(\picorv32/instr_lui ),
    .I3(\picorv32/instr_jal_6092 ),
    .I4(\picorv32/decoded_imm_uj [17]),
    .O(N1231)
  );
  LUT5 #(
    .INIT ( 32'hFFFFFFA8 ))
  \picorv32/PWR_10_o_decoded_imm_uj[31]_select_280_OUT<17>  (
    .I0(\picorv32/mem_rdata_q [31]),
    .I1(\picorv32/is_beq_bne_blt_bge_bltu_bgeu ),
    .I2(\picorv32/is_sb_sh_sw ),
    .I3(\picorv32/_n1542 [0]),
    .I4(N1231),
    .O(\picorv32/PWR_10_o_decoded_imm_uj[31]_select_280_OUT<17>_5545 )
  );
  LUT5 #(
    .INIT ( 32'hFFA8A8A8 ))
  \picorv32/PWR_10_o_decoded_imm_uj[31]_select_280_OUT<18>_SW1  (
    .I0(\picorv32/mem_rdata_q [18]),
    .I1(\picorv32/instr_auipc ),
    .I2(\picorv32/instr_lui ),
    .I3(\picorv32/instr_jal_6092 ),
    .I4(\picorv32/decoded_imm_uj [18]),
    .O(N1233)
  );
  LUT5 #(
    .INIT ( 32'hFFFFFFA8 ))
  \picorv32/PWR_10_o_decoded_imm_uj[31]_select_280_OUT<18>  (
    .I0(\picorv32/mem_rdata_q [31]),
    .I1(\picorv32/is_beq_bne_blt_bge_bltu_bgeu ),
    .I2(\picorv32/is_sb_sh_sw ),
    .I3(\picorv32/_n1542 [0]),
    .I4(N1233),
    .O(\picorv32/PWR_10_o_decoded_imm_uj[31]_select_280_OUT<18>_5546 )
  );
  LUT5 #(
    .INIT ( 32'hFFA8A8A8 ))
  \picorv32/PWR_10_o_decoded_imm_uj[31]_select_280_OUT<19>_SW1  (
    .I0(\picorv32/mem_rdata_q [19]),
    .I1(\picorv32/instr_auipc ),
    .I2(\picorv32/instr_lui ),
    .I3(\picorv32/instr_jal_6092 ),
    .I4(\picorv32/decoded_imm_uj [19]),
    .O(N1235)
  );
  LUT5 #(
    .INIT ( 32'hFFFFFFA8 ))
  \picorv32/PWR_10_o_decoded_imm_uj[31]_select_280_OUT<19>  (
    .I0(\picorv32/mem_rdata_q [31]),
    .I1(\picorv32/is_beq_bne_blt_bge_bltu_bgeu ),
    .I2(\picorv32/is_sb_sh_sw ),
    .I3(\picorv32/_n1542 [0]),
    .I4(N1235),
    .O(\picorv32/PWR_10_o_decoded_imm_uj[31]_select_280_OUT<19>_5547 )
  );
  LUT5 #(
    .INIT ( 32'hFFF8F8F8 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT74_SW0  (
    .I0(dna_status[38]),
    .I1(_n7109),
    .I2(_n7160),
    .I3(dna_status[46]),
    .I4(_n7106),
    .O(N1237)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFAAAAAEAA ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT74  (
    .I0(N1237),
    .I1(\basesoc_interface_adr[2] ),
    .I2(\basesoc_interface_adr[3] ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT72 ),
    .I4(\basesoc_interface_adr[4] ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT7 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1327_OUT73_8324 )
  );
  LUT6 #(
    .INIT ( 64'hFCFC0000FFFDFF00 ))
  \picorv32/cpu_state[7]_mem_do_rinst_Select_556_o2_SW0  (
    .I0(\picorv32/is_sll_srl_sra_6420 ),
    .I1(\picorv32/is_jalr_addi_slti_sltiu_xori_ori_andi_6421 ),
    .I2(\picorv32/is_lui_auipc_jal_6647 ),
    .I3(\picorv32/is_sb_sh_sw ),
    .I4(\picorv32/mem_do_prefetch ),
    .I5(\picorv32/n0568 ),
    .O(N1239)
  );
  LUT4 #(
    .INIT ( 16'hF8A8 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1325_OUT33_F  (
    .I0(\basesoc_interface_adr[1] ),
    .I1(basesoc_ctrl_storage_full_18_1599),
    .I2(\basesoc_interface_adr[2] ),
    .I3(basesoc_ctrl_storage_full_2_1540),
    .O(N1243)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1325_OUT33_G  (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(basesoc_ctrl_storage_full_10_1602),
    .I3(basesoc_ctrl_bus_errors[10]),
    .I4(basesoc_ctrl_bus_errors[26]),
    .I5(basesoc_ctrl_storage_full_26_1528),
    .O(N1244)
  );
  MUXF7   \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT35  (
    .I0(N1245),
    .I1(N1246),
    .S(\basesoc_interface_adr[2] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT34 )
  );
  LUT5 #(
    .INIT ( 32'hF7E6B3A2 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT35_F  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_timer0_load_storage_full[2]),
    .I3(basesoc_timer0_load_storage_full_26_1779),
    .I4(basesoc_timer0_load_storage_full_10_1795),
    .O(N1245)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT35_G  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_timer0_reload_storage_full_18_1819),
    .I3(basesoc_timer0_reload_storage_full[2]),
    .I4(basesoc_timer0_reload_storage_full_10_1827),
    .I5(basesoc_timer0_reload_storage_full_26_1811),
    .O(N1246)
  );
  LUT6 #(
    .INIT ( 64'hAAAAFFFFAAAA8088 ))
  \multiplexer_state_FSM_FFd2-In6_F  (
    .I0(multiplexer_state_FSM_FFd3_2742),
    .I1(basesoc_sdram_read_available_2670),
    .I2(basesoc_sdram_max_time1),
    .I3(basesoc_sdram_write_available_2671),
    .I4(multiplexer_state_FSM_FFd1),
    .I5(\multiplexer_state_FSM_FFd2-In2_8218 ),
    .O(N1247)
  );
  LUT6 #(
    .INIT ( 64'h55FF55FF551555BF ))
  \multiplexer_state_FSM_FFd2-In6_G  (
    .I0(multiplexer_state_FSM_FFd3_2742),
    .I1(refresher_state_FSM_FFd1_945),
    .I2(basesoc_sdram_generator_done_821),
    .I3(multiplexer_state_FSM_FFd1),
    .I4(basesoc_sdram_twtrcon_ready_1649),
    .I5(\multiplexer_state_FSM_FFd2-In2_8218 ),
    .O(N1248)
  );
  MUXF7   \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1325_OUT15  (
    .I0(N1249),
    .I1(N1250),
    .S(\basesoc_interface_adr[2] ),
    .O(\GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1325_OUT<0> )
  );
  LUT6 #(
    .INIT ( 64'h222A222200080000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1325_OUT15_F  (
    .I0(basesoc_csrbankarray_csrbank1_sel),
    .I1(\basesoc_interface_adr[3] ),
    .I2(\basesoc_interface_adr[1] ),
    .I3(\basesoc_interface_adr[0] ),
    .I4(basesoc_ctrl_bus_errors[0]),
    .I5(N1193),
    .O(N1249)
  );
  LUT6 #(
    .INIT ( 64'h2020202020200020 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1325_OUT15_G  (
    .I0(basesoc_csrbankarray_csrbank1_sel),
    .I1(\basesoc_interface_adr[3] ),
    .I2(N1194),
    .I3(\basesoc_interface_adr[1] ),
    .I4(\basesoc_interface_adr[0] ),
    .I5(basesoc_ctrl_bus_errors[16]),
    .O(N1250)
  );
  MUXF7   \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1325_OUT25  (
    .I0(N1251),
    .I1(N1252),
    .S(\basesoc_interface_adr[2] ),
    .O(\GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1325_OUT<1> )
  );
  LUT6 #(
    .INIT ( 64'h222A222200080000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1325_OUT25_F  (
    .I0(basesoc_csrbankarray_csrbank1_sel),
    .I1(\basesoc_interface_adr[3] ),
    .I2(\basesoc_interface_adr[1] ),
    .I3(\basesoc_interface_adr[0] ),
    .I4(basesoc_ctrl_bus_errors[1]),
    .I5(N1195),
    .O(N1251)
  );
  LUT6 #(
    .INIT ( 64'h2020202020200020 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1325_OUT25_G  (
    .I0(basesoc_csrbankarray_csrbank1_sel),
    .I1(\basesoc_interface_adr[3] ),
    .I2(N1196),
    .I3(\basesoc_interface_adr[1] ),
    .I4(\basesoc_interface_adr[0] ),
    .I5(basesoc_ctrl_bus_errors[17]),
    .O(N1252)
  );
  LUT5 #(
    .INIT ( 32'h11111110 ))
  \picorv32/Mmux_mem_state[1]_mem_state[1]_wide_mux_53_OUT1_F  (
    .I0(\picorv32/mem_state [1]),
    .I1(\picorv32/mem_do_wdata ),
    .I2(\picorv32/mem_do_prefetch ),
    .I3(\picorv32/mem_do_rinst ),
    .I4(\picorv32/mem_do_rdata ),
    .O(N1253)
  );
  LUT5 #(
    .INIT ( 32'h515F5F5F ))
  \picorv32/Mmux_mem_state[1]_mem_state[1]_wide_mux_53_OUT1_G  (
    .I0(\picorv32/mem_do_rinst ),
    .I1(\picorv32/mem_do_rdata ),
    .I2(\picorv32/mem_state [1]),
    .I3(\picorv32/mem_valid ),
    .I4(basesoc_picorv32_mem_ready),
    .O(N1254)
  );
  MUXF7   \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<28>3  (
    .I0(N1255),
    .I1(N1256),
    .S(\picorv32/GND_2_o_reg_sh[4]_LessThan_502_o ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<28>3_8358 )
  );
  LUT5 #(
    .INIT ( 32'hFFA8A8A8 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<28>3_F  (
    .I0(\picorv32/reg_op1_27 ),
    .I1(\picorv32/instr_slli_6430 ),
    .I2(\picorv32/instr_sll_6310 ),
    .I3(\picorv32/PWR_10_o_reg_op1[27]_select_505_OUT<10>1 ),
    .I4(\picorv32/reg_op1_29 ),
    .O(N1255)
  );
  LUT6 #(
    .INIT ( 64'hFFA8FFA8FFA8A8A8 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<28>3_G  (
    .I0(\picorv32/reg_op1_31 ),
    .I1(\picorv32/instr_sra_6307 ),
    .I2(\picorv32/instr_srai_6428 ),
    .I3(\picorv32/reg_op1_24 ),
    .I4(\picorv32/instr_slli_6430 ),
    .I5(\picorv32/instr_sll_6310 ),
    .O(N1256)
  );
  LUT6 #(
    .INIT ( 64'h1000100010111000 ))
  Mmux_array_muxed191 (
    .I0(basesoc_sdram_dfi_p1_wrdata_en_BRB0_9782),
    .I1(basesoc_sdram_dfi_p1_wrdata_en_BRB1_9783),
    .I2(basesoc_sdram_dfi_p1_wrdata_en_BRB2_9784),
    .I3(basesoc_sdram_dfi_p1_wrdata_en_BRB3_9785),
    .I4(basesoc_sdram_dfi_p1_wrdata_en_BRB4_9786),
    .I5(N2108),
    .O(basesoc_sdram_dfi_p1_wrdata_en)
  );
  LUT6 #(
    .INIT ( 64'hAA8AFFDFEE8AFFDF ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1325_OUT35_SW0  (
    .I0(\basesoc_interface_adr[3] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(basesoc_ctrl_bus_errors[2]),
    .I3(\basesoc_interface_adr[1] ),
    .I4(N1243),
    .I5(basesoc_ctrl_bus_errors[18]),
    .O(N1257)
  );
  LUT5 #(
    .INIT ( 32'h008022A2 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1325_OUT35  (
    .I0(basesoc_csrbankarray_csrbank1_sel),
    .I1(\basesoc_interface_adr[0] ),
    .I2(N1244),
    .I3(\basesoc_interface_adr[3] ),
    .I4(N1257),
    .O(\GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1325_OUT<2> )
  );
  LUT4 #(
    .INIT ( 16'h5457 ))
  \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<0>  (
    .I0(\picorv32/pcpi_div/quotient [0]),
    .I1(\picorv32/pcpi_div/instr_div_7841 ),
    .I2(\picorv32/pcpi_div/instr_divu_7840 ),
    .I3(\picorv32/pcpi_div/dividend [0]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<0>_7352 )
  );
  LUT4 #(
    .INIT ( 16'h5457 ))
  \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<1>  (
    .I0(\picorv32/pcpi_div/quotient [1]),
    .I1(\picorv32/pcpi_div/instr_div_7841 ),
    .I2(\picorv32/pcpi_div/instr_divu_7840 ),
    .I3(\picorv32/pcpi_div/dividend [1]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<1>_7350 )
  );
  LUT4 #(
    .INIT ( 16'h5457 ))
  \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<2>  (
    .I0(\picorv32/pcpi_div/quotient [2]),
    .I1(\picorv32/pcpi_div/instr_div_7841 ),
    .I2(\picorv32/pcpi_div/instr_divu_7840 ),
    .I3(\picorv32/pcpi_div/dividend [2]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<2>_7348 )
  );
  LUT4 #(
    .INIT ( 16'h5457 ))
  \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<3>  (
    .I0(\picorv32/pcpi_div/quotient [3]),
    .I1(\picorv32/pcpi_div/instr_div_7841 ),
    .I2(\picorv32/pcpi_div/instr_divu_7840 ),
    .I3(\picorv32/pcpi_div/dividend [3]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<3>_7346 )
  );
  LUT4 #(
    .INIT ( 16'h5457 ))
  \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<4>  (
    .I0(\picorv32/pcpi_div/quotient [4]),
    .I1(\picorv32/pcpi_div/instr_div_7841 ),
    .I2(\picorv32/pcpi_div/instr_divu_7840 ),
    .I3(\picorv32/pcpi_div/dividend [4]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<4>_7344 )
  );
  LUT4 #(
    .INIT ( 16'h5457 ))
  \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<5>  (
    .I0(\picorv32/pcpi_div/quotient [5]),
    .I1(\picorv32/pcpi_div/instr_div_7841 ),
    .I2(\picorv32/pcpi_div/instr_divu_7840 ),
    .I3(\picorv32/pcpi_div/dividend [5]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<5>_7342 )
  );
  LUT4 #(
    .INIT ( 16'h5457 ))
  \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<6>  (
    .I0(\picorv32/pcpi_div/quotient [6]),
    .I1(\picorv32/pcpi_div/instr_div_7841 ),
    .I2(\picorv32/pcpi_div/instr_divu_7840 ),
    .I3(\picorv32/pcpi_div/dividend [6]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<6>_7340 )
  );
  LUT4 #(
    .INIT ( 16'h5457 ))
  \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<7>  (
    .I0(\picorv32/pcpi_div/quotient [7]),
    .I1(\picorv32/pcpi_div/instr_div_7841 ),
    .I2(\picorv32/pcpi_div/instr_divu_7840 ),
    .I3(\picorv32/pcpi_div/dividend [7]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<7>_7338 )
  );
  LUT4 #(
    .INIT ( 16'h5457 ))
  \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<8>  (
    .I0(\picorv32/pcpi_div/quotient [8]),
    .I1(\picorv32/pcpi_div/instr_div_7841 ),
    .I2(\picorv32/pcpi_div/instr_divu_7840 ),
    .I3(\picorv32/pcpi_div/dividend [8]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<8>_7336 )
  );
  LUT4 #(
    .INIT ( 16'h5457 ))
  \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<9>  (
    .I0(\picorv32/pcpi_div/quotient [9]),
    .I1(\picorv32/pcpi_div/instr_div_7841 ),
    .I2(\picorv32/pcpi_div/instr_divu_7840 ),
    .I3(\picorv32/pcpi_div/dividend [9]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<9>_7334 )
  );
  LUT4 #(
    .INIT ( 16'h5457 ))
  \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<10>  (
    .I0(\picorv32/pcpi_div/quotient [10]),
    .I1(\picorv32/pcpi_div/instr_div_7841 ),
    .I2(\picorv32/pcpi_div/instr_divu_7840 ),
    .I3(\picorv32/pcpi_div/dividend [10]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<10>_7332 )
  );
  LUT4 #(
    .INIT ( 16'h5457 ))
  \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<11>  (
    .I0(\picorv32/pcpi_div/quotient [11]),
    .I1(\picorv32/pcpi_div/instr_div_7841 ),
    .I2(\picorv32/pcpi_div/instr_divu_7840 ),
    .I3(\picorv32/pcpi_div/dividend [11]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<11>_7330 )
  );
  LUT4 #(
    .INIT ( 16'h5457 ))
  \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<12>  (
    .I0(\picorv32/pcpi_div/quotient [12]),
    .I1(\picorv32/pcpi_div/instr_div_7841 ),
    .I2(\picorv32/pcpi_div/instr_divu_7840 ),
    .I3(\picorv32/pcpi_div/dividend [12]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<12>_7328 )
  );
  LUT4 #(
    .INIT ( 16'h5457 ))
  \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<13>  (
    .I0(\picorv32/pcpi_div/quotient [13]),
    .I1(\picorv32/pcpi_div/instr_div_7841 ),
    .I2(\picorv32/pcpi_div/instr_divu_7840 ),
    .I3(\picorv32/pcpi_div/dividend [13]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<13>_7326 )
  );
  LUT4 #(
    .INIT ( 16'h5457 ))
  \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<14>  (
    .I0(\picorv32/pcpi_div/quotient [14]),
    .I1(\picorv32/pcpi_div/instr_div_7841 ),
    .I2(\picorv32/pcpi_div/instr_divu_7840 ),
    .I3(\picorv32/pcpi_div/dividend [14]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<14>_7324 )
  );
  LUT4 #(
    .INIT ( 16'h5457 ))
  \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<15>  (
    .I0(\picorv32/pcpi_div/quotient [15]),
    .I1(\picorv32/pcpi_div/instr_div_7841 ),
    .I2(\picorv32/pcpi_div/instr_divu_7840 ),
    .I3(\picorv32/pcpi_div/dividend [15]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<15>_7322 )
  );
  LUT4 #(
    .INIT ( 16'h5457 ))
  \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<16>  (
    .I0(\picorv32/pcpi_div/quotient [16]),
    .I1(\picorv32/pcpi_div/instr_div_7841 ),
    .I2(\picorv32/pcpi_div/instr_divu_7840 ),
    .I3(\picorv32/pcpi_div/dividend [16]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<16>_7320 )
  );
  LUT4 #(
    .INIT ( 16'h5457 ))
  \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<17>  (
    .I0(\picorv32/pcpi_div/quotient [17]),
    .I1(\picorv32/pcpi_div/instr_div_7841 ),
    .I2(\picorv32/pcpi_div/instr_divu_7840 ),
    .I3(\picorv32/pcpi_div/dividend [17]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<17>_7318 )
  );
  LUT4 #(
    .INIT ( 16'h5457 ))
  \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<18>  (
    .I0(\picorv32/pcpi_div/quotient [18]),
    .I1(\picorv32/pcpi_div/instr_div_7841 ),
    .I2(\picorv32/pcpi_div/instr_divu_7840 ),
    .I3(\picorv32/pcpi_div/dividend [18]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<18>_7316 )
  );
  LUT4 #(
    .INIT ( 16'h5457 ))
  \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<19>  (
    .I0(\picorv32/pcpi_div/quotient [19]),
    .I1(\picorv32/pcpi_div/instr_div_7841 ),
    .I2(\picorv32/pcpi_div/instr_divu_7840 ),
    .I3(\picorv32/pcpi_div/dividend [19]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<19>_7314 )
  );
  LUT4 #(
    .INIT ( 16'h5457 ))
  \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<20>  (
    .I0(\picorv32/pcpi_div/quotient [20]),
    .I1(\picorv32/pcpi_div/instr_div_7841 ),
    .I2(\picorv32/pcpi_div/instr_divu_7840 ),
    .I3(\picorv32/pcpi_div/dividend [20]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<20>_7312 )
  );
  LUT4 #(
    .INIT ( 16'h5457 ))
  \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<21>  (
    .I0(\picorv32/pcpi_div/quotient [21]),
    .I1(\picorv32/pcpi_div/instr_div_7841 ),
    .I2(\picorv32/pcpi_div/instr_divu_7840 ),
    .I3(\picorv32/pcpi_div/dividend [21]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<21>_7310 )
  );
  LUT4 #(
    .INIT ( 16'h5457 ))
  \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<22>  (
    .I0(\picorv32/pcpi_div/quotient [22]),
    .I1(\picorv32/pcpi_div/instr_div_7841 ),
    .I2(\picorv32/pcpi_div/instr_divu_7840 ),
    .I3(\picorv32/pcpi_div/dividend [22]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<22>_7308 )
  );
  LUT4 #(
    .INIT ( 16'h5457 ))
  \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<23>  (
    .I0(\picorv32/pcpi_div/quotient [23]),
    .I1(\picorv32/pcpi_div/instr_div_7841 ),
    .I2(\picorv32/pcpi_div/instr_divu_7840 ),
    .I3(\picorv32/pcpi_div/dividend [23]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<23>_7306 )
  );
  LUT4 #(
    .INIT ( 16'h5457 ))
  \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<24>  (
    .I0(\picorv32/pcpi_div/quotient [24]),
    .I1(\picorv32/pcpi_div/instr_div_7841 ),
    .I2(\picorv32/pcpi_div/instr_divu_7840 ),
    .I3(\picorv32/pcpi_div/dividend [24]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<24>_7304 )
  );
  LUT4 #(
    .INIT ( 16'h5457 ))
  \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<25>  (
    .I0(\picorv32/pcpi_div/quotient [25]),
    .I1(\picorv32/pcpi_div/instr_div_7841 ),
    .I2(\picorv32/pcpi_div/instr_divu_7840 ),
    .I3(\picorv32/pcpi_div/dividend [25]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<25>_7302 )
  );
  LUT4 #(
    .INIT ( 16'h5457 ))
  \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<26>  (
    .I0(\picorv32/pcpi_div/quotient [26]),
    .I1(\picorv32/pcpi_div/instr_div_7841 ),
    .I2(\picorv32/pcpi_div/instr_divu_7840 ),
    .I3(\picorv32/pcpi_div/dividend [26]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<26>_7300 )
  );
  LUT4 #(
    .INIT ( 16'h5457 ))
  \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<27>  (
    .I0(\picorv32/pcpi_div/quotient [27]),
    .I1(\picorv32/pcpi_div/instr_div_7841 ),
    .I2(\picorv32/pcpi_div/instr_divu_7840 ),
    .I3(\picorv32/pcpi_div/dividend [27]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<27>_7298 )
  );
  LUT4 #(
    .INIT ( 16'h5457 ))
  \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<28>  (
    .I0(\picorv32/pcpi_div/quotient [28]),
    .I1(\picorv32/pcpi_div/instr_div_7841 ),
    .I2(\picorv32/pcpi_div/instr_divu_7840 ),
    .I3(\picorv32/pcpi_div/dividend [28]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<28>_7296 )
  );
  LUT4 #(
    .INIT ( 16'h5457 ))
  \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<29>  (
    .I0(\picorv32/pcpi_div/quotient [29]),
    .I1(\picorv32/pcpi_div/instr_div_7841 ),
    .I2(\picorv32/pcpi_div/instr_divu_7840 ),
    .I3(\picorv32/pcpi_div/dividend [29]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<29>_7294 )
  );
  LUT4 #(
    .INIT ( 16'h5457 ))
  \picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<30>  (
    .I0(\picorv32/pcpi_div/quotient [30]),
    .I1(\picorv32/pcpi_div/instr_div_7841 ),
    .I2(\picorv32/pcpi_div/instr_divu_7840 ),
    .I3(\picorv32/pcpi_div/dividend [30]),
    .O(\picorv32/pcpi_div/Mmux_dividend[31]_quotient[31]_mux_25_OUT_rs_lut<30>_7292 )
  );
  LUT6 #(
    .INIT ( 64'h9999999999F99999 ))
  basesoc_sdram_twtrcon_count_0_glue_set (
    .I0(basesoc_sdram_twtrcon_count_0_BRB0_9966),
    .I1(basesoc_sdram_twtrcon_count_0_BRB1_9967),
    .I2(basesoc_sdram_bandwidth_cmd_is_write_857),
    .I3(basesoc_sdram_dfi_p1_wrdata_en_BRB1_9783),
    .I4(basesoc_sdram_twtrcon_count_0_BRB4_9968),
    .I5(multiplexer_state_FSM_FFd1_BRB2_9796),
    .O(basesoc_sdram_twtrcon_count[0])
  );
  LUT6 #(
    .INIT ( 64'h0000000400000000 ))
  basesoc_uart_tx_fifo_wrport_we1 (
    .I0(\basesoc_interface_adr[1] ),
    .I1(basesoc_csrbankarray_csrbank6_sel),
    .I2(\basesoc_interface_adr[0] ),
    .I3(\basesoc_interface_adr[2] ),
    .I4(basesoc_uart_tx_trigger),
    .I5(basesoc_interface_we_943),
    .O(basesoc_uart_tx_fifo_wrport_we)
  );
  LUT4 #(
    .INIT ( 16'hD554 ))
  \Mcount_basesoc_uart_rx_fifo_level0_cy<2>12  (
    .I0(basesoc_uart_phy_source_valid_657),
    .I1(basesoc_uart_rx_fifo_level0[1]),
    .I2(basesoc_uart_rx_fifo_level0[2]),
    .I3(basesoc_uart_rx_fifo_level0[0]),
    .O(Mcount_basesoc_uart_rx_fifo_level0_cy[2])
  );
  LUT5 #(
    .INIT ( 32'h5999999A ))
  \Mcount_basesoc_uart_rx_fifo_level0_xor<3>11  (
    .I0(Mcount_basesoc_uart_rx_fifo_level0_lut[3]),
    .I1(basesoc_uart_phy_source_valid_657),
    .I2(basesoc_uart_rx_fifo_level0[1]),
    .I3(basesoc_uart_rx_fifo_level0[2]),
    .I4(basesoc_uart_rx_fifo_level0[0]),
    .O(\Result<3>8 )
  );
  LUT6 #(
    .INIT ( 64'hA6AAAAAAAA98AA99 ))
  \Mcount_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level_xor<3>11  (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[3]),
    .I1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[1]),
    .I2(N1091),
    .I3(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[0]),
    .I4(basesoc_port_cmd_ready4_4511),
    .I5(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[2]),
    .O(\Result<3>12 )
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_miso1 (
    .C(sys_clk),
    .D(spiflash_miso1_rstpot_9177),
    .R(sys_rst),
    .Q(spiflash_miso1_28)
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_clk1 (
    .C(sys_clk),
    .D(spiflash_clk1_rstpot_9178),
    .R(sys_rst),
    .Q(spiflash_clk1_1130)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_bus_wishbone_ack (
    .C(sys_clk),
    .D(basesoc_bus_wishbone_ack_rstpot_9179),
    .R(sys_rst),
    .Q(basesoc_bus_wishbone_ack_1014)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  basesoc_timer0_eventmanager_storage_full_rstpot (
    .I0(basesoc_csrbankarray_csrbank5_ev_enable0_re),
    .I1(basesoc_timer0_eventmanager_storage_full_1579),
    .I2(basesoc_interface_dat_w[0]),
    .O(basesoc_timer0_eventmanager_storage_full_rstpot_9180)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_timer0_eventmanager_storage_full (
    .C(sys_clk),
    .D(basesoc_timer0_eventmanager_storage_full_rstpot_9180),
    .R(sys_rst),
    .Q(basesoc_timer0_eventmanager_storage_full_1579)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  spiflash_bitbang_en_storage_full_rstpot (
    .I0(basesoc_csrbankarray_csrbank4_bitbang_en0_re),
    .I1(spiflash_bitbang_en_storage_full_1577),
    .I2(basesoc_interface_dat_w[0]),
    .O(spiflash_bitbang_en_storage_full_rstpot_9181)
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_bitbang_en_storage_full (
    .C(sys_clk),
    .D(spiflash_bitbang_en_storage_full_rstpot_9181),
    .R(sys_rst),
    .Q(spiflash_bitbang_en_storage_full_1577)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  basesoc_timer0_en_storage_full_rstpot (
    .I0(basesoc_csrbankarray_csrbank5_en0_re),
    .I1(basesoc_timer0_en_storage_full_1578),
    .I2(basesoc_interface_dat_w[0]),
    .O(basesoc_timer0_en_storage_full_rstpot_9182)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_timer0_en_storage_full (
    .C(sys_clk),
    .D(basesoc_timer0_en_storage_full_rstpot_9182),
    .R(sys_rst),
    .Q(basesoc_timer0_en_storage_full_1578)
  );
  FDR   \picorv32/pcpi_valid  (
    .C(sys_clk),
    .D(\picorv32/pcpi_valid_rstpot_9183 ),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/pcpi_valid_6208 )
  );
  FDS   \picorv32/pcpi_mul/mul_waiting  (
    .C(sys_clk),
    .D(\picorv32/pcpi_mul/mul_waiting_rstpot_9184 ),
    .S(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/pcpi_mul/mul_waiting_7079 )
  );
  FD #(
    .INIT ( 1'b0 ))
  basesoc_sram_bus_ack (
    .C(sys_clk),
    .D(basesoc_sram_bus_ack_rstpot_9185),
    .Q(basesoc_sram_bus_ack_596)
  );
  FD #(
    .INIT ( 1'b0 ))
  basesoc_interface_we (
    .C(sys_clk),
    .D(basesoc_interface_we_rstpot_9186),
    .Q(basesoc_interface_we_943)
  );
  FD #(
    .INIT ( 1'b0 ))
  ddrphy_phase_sel (
    .C(sdram_half_clk),
    .D(ddrphy_phase_sel_rstpot_9187),
    .Q(ddrphy_phase_sel_356)
  );
  FD   \picorv32/is_lui_auipc_jal_jalr_addi_add_sub  (
    .C(sys_clk),
    .D(\picorv32/is_lui_auipc_jal_jalr_addi_add_sub_rstpot_9188 ),
    .Q(\picorv32/is_lui_auipc_jal_jalr_addi_add_sub_6568 )
  );
  FD   \picorv32/pcpi_mul/pcpi_wr  (
    .C(sys_clk),
    .D(\picorv32/pcpi_mul/pcpi_wr_rstpot ),
    .Q(\picorv32/pcpi_mul/pcpi_wr_6714 )
  );
  FD   \picorv32/pcpi_div/pcpi_wait_q  (
    .C(sys_clk),
    .D(\picorv32/pcpi_div/pcpi_wait_q_rstpot_9190 ),
    .Q(\picorv32/pcpi_div/pcpi_wait_q_8003 )
  );
  FD   \picorv32/pcpi_div/pcpi_wait  (
    .C(sys_clk),
    .D(\picorv32/pcpi_div/pcpi_wait_rstpot_9191 ),
    .Q(\picorv32/pcpi_div/pcpi_wait_6681 )
  );
  FD   \picorv32/pcpi_div/outsign  (
    .C(sys_clk),
    .D(\picorv32/pcpi_div/outsign_rstpot_9192 ),
    .Q(\picorv32/pcpi_div/outsign_7907 )
  );
  FD   \picorv32/mem_instr  (
    .C(sys_clk),
    .D(\picorv32/mem_instr_rstpot1_9193 ),
    .Q(\picorv32/mem_instr_432 )
  );
  LUT4 #(
    .INIT ( 16'h4000 ))
  \picorv32/mem_rdata_latched[6]_mem_rdata_latched[31]_AND_684_o2  (
    .I0(\picorv32/mem_rdata_latched_noshuffle [27]),
    .I1(\picorv32/mem_rdata_latched_noshuffle [26]),
    .I2(\picorv32/mem_rdata_latched[6]_mem_rdata_latched[31]_AND_684_o11_8408 ),
    .I3(\picorv32/mem_rdata_latched[6]_mem_rdata_latched[31]_AND_684_o12_8409 ),
    .O(\picorv32/mem_rdata_latched[6]_mem_rdata_latched[31]_AND_684_o )
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  basesoc_sram_bus_ack_basesoc_interface1_wb_sdram_ack_OR_216_o1_SW0 (
    .I0(basesoc_bus_wishbone_ack_1014),
    .I1(basesoc_sram_bus_ack_596),
    .I2(spiflash_bus_ack_1632),
    .I3(\basesoc_done<19>4_10314 ),
    .O(N1275)
  );
  LUT6 #(
    .INIT ( 64'h6666666606000000 ))
  Mmux_basesoc_picorv32_mem_ready11 (
    .I0(basesoc_grant_1650),
    .I1(\picorv32/mem_instr_432 ),
    .I2(cache_state_FSM_FFd2_3702),
    .I3(cache_state_FSM_FFd3_3701),
    .I4(\basesoc_tag_do_tag[20]_GND_1_o_equal_403_o ),
    .I5(N1275),
    .O(basesoc_picorv32_mem_ready)
  );
  LUT5 #(
    .INIT ( 32'h2E222222 ))
  \picorv32/mem_rdata_latched[6]_PWR_10_o_mux_175_OUT<5>_01  (
    .I0(\picorv32/decoded_rs1 [5]),
    .I1(\picorv32/mem_do_rinst_mem_done_AND_682_o1_10326 ),
    .I2(\picorv32/mem_rdata_latched_noshuffle [27]),
    .I3(\picorv32/mem_rdata_latched[6]_mem_rdata_latched[31]_AND_684_o11_8408 ),
    .I4(\picorv32/mem_rdata_latched[6]_mem_rdata_latched[31]_AND_684_o12_8409 ),
    .O(\picorv32/mem_rdata_latched[6]_PWR_10_o_mux_175_OUT<5>_0_0 )
  );
  LUT6 #(
    .INIT ( 64'h0200000000000000 ))
  roundrobin0_grant_roundrobin3_grant_OR_332_o51_SW0 (
    .I0(new_master_rdata_valid0_BRB6_9972),
    .I1(new_master_rdata_valid0_BRB7_9973),
    .I2(new_master_rdata_valid0_BRB8_9974),
    .I3(new_master_rdata_valid0_BRB9_9975),
    .I4(new_master_rdata_valid0_BRB10_9976),
    .I5(new_master_rdata_valid0_BRB11_9977),
    .O(N2102)
  );
  LUT6 #(
    .INIT ( 64'hFFFFEAAAEAAAEAAA ))
  roundrobin0_grant_roundrobin3_grant_OR_335_o3 (
    .I0(new_master_rdata_valid0_BRB0_9776),
    .I1(new_master_rdata_valid0_BRB1_9777),
    .I2(N2099),
    .I3(new_master_rdata_valid0_BRB3_9779),
    .I4(new_master_rdata_valid0_BRB4_9780),
    .I5(N2102),
    .O(new_master_rdata_valid0)
  );
  LUT5 #(
    .INIT ( 32'hBBBBA8B8 ))
  \bankmachine0_state_FSM_FFd2-In2_SW0  (
    .I0(bankmachine0_state_FSM_FFd3_948),
    .I1(bankmachine0_state_FSM_FFd1_946),
    .I2(bankmachine0_state_FSM_FFd2_947),
    .I3(basesoc_sdram_bankmachine0_twtpcon_ready_1634),
    .I4(\bankmachine0_state_FSM_FFd2-In1_8220 ),
    .O(N1282)
  );
  LUT4 #(
    .INIT ( 16'hA8B8 ))
  \bankmachine0_state_FSM_FFd2-In2_SW1  (
    .I0(bankmachine0_state_FSM_FFd3_948),
    .I1(bankmachine0_state_FSM_FFd1_946),
    .I2(bankmachine0_state_FSM_FFd2_947),
    .I3(basesoc_sdram_bankmachine0_twtpcon_ready_1634),
    .O(N1283)
  );
  LUT6 #(
    .INIT ( 64'hFD08DD88DD88DD88 ))
  \bankmachine0_state_FSM_FFd2-In3  (
    .I0(basesoc_sdram_bankmachine0_row_opened_1633),
    .I1(N1283),
    .I2(basesoc_sdram_bankmachine0_row_hit),
    .I3(N1282),
    .I4(basesoc_sdram_bankmachine0_auto_precharge),
    .I5(basesoc_sdram_bankmachine0_cmd_ready),
    .O(\bankmachine0_state_FSM_FFd2-In )
  );
  LUT5 #(
    .INIT ( 32'hBBBBA8B8 ))
  \bankmachine1_state_FSM_FFd2-In2_SW0  (
    .I0(bankmachine1_state_FSM_FFd3_951),
    .I1(bankmachine1_state_FSM_FFd1_949),
    .I2(bankmachine1_state_FSM_FFd2_950),
    .I3(basesoc_sdram_bankmachine1_twtpcon_ready_1636),
    .I4(\bankmachine1_state_FSM_FFd2-In1_8222 ),
    .O(N1285)
  );
  LUT4 #(
    .INIT ( 16'hA8B8 ))
  \bankmachine1_state_FSM_FFd2-In2_SW1  (
    .I0(bankmachine1_state_FSM_FFd3_951),
    .I1(bankmachine1_state_FSM_FFd1_949),
    .I2(bankmachine1_state_FSM_FFd2_950),
    .I3(basesoc_sdram_bankmachine1_twtpcon_ready_1636),
    .O(N1286)
  );
  LUT6 #(
    .INIT ( 64'hFD08DD88DD88DD88 ))
  \bankmachine1_state_FSM_FFd2-In3  (
    .I0(basesoc_sdram_bankmachine1_row_opened_1635),
    .I1(N1286),
    .I2(basesoc_sdram_bankmachine1_row_hit),
    .I3(N1285),
    .I4(basesoc_sdram_bankmachine1_auto_precharge),
    .I5(basesoc_sdram_bankmachine1_cmd_ready),
    .O(\bankmachine1_state_FSM_FFd2-In )
  );
  LUT5 #(
    .INIT ( 32'hBBBBA8B8 ))
  \bankmachine2_state_FSM_FFd2-In2_SW0  (
    .I0(bankmachine2_state_FSM_FFd3_954),
    .I1(bankmachine2_state_FSM_FFd1_952),
    .I2(bankmachine2_state_FSM_FFd2_953),
    .I3(basesoc_sdram_bankmachine2_twtpcon_ready_1638),
    .I4(\bankmachine2_state_FSM_FFd2-In1_8224 ),
    .O(N1288)
  );
  LUT4 #(
    .INIT ( 16'hA8B8 ))
  \bankmachine2_state_FSM_FFd2-In2_SW1  (
    .I0(bankmachine2_state_FSM_FFd3_954),
    .I1(bankmachine2_state_FSM_FFd1_952),
    .I2(bankmachine2_state_FSM_FFd2_953),
    .I3(basesoc_sdram_bankmachine2_twtpcon_ready_1638),
    .O(N1289)
  );
  LUT6 #(
    .INIT ( 64'hFD08DD88DD88DD88 ))
  \bankmachine2_state_FSM_FFd2-In3  (
    .I0(basesoc_sdram_bankmachine2_row_opened_1637),
    .I1(N1289),
    .I2(basesoc_sdram_bankmachine2_row_hit),
    .I3(N1288),
    .I4(basesoc_sdram_bankmachine2_auto_precharge),
    .I5(basesoc_sdram_bankmachine2_cmd_ready),
    .O(\bankmachine2_state_FSM_FFd2-In )
  );
  LUT5 #(
    .INIT ( 32'hBBBBA8B8 ))
  \bankmachine3_state_FSM_FFd2-In2_SW0  (
    .I0(bankmachine3_state_FSM_FFd3_957),
    .I1(bankmachine3_state_FSM_FFd1_955),
    .I2(bankmachine3_state_FSM_FFd2_956),
    .I3(basesoc_sdram_bankmachine3_twtpcon_ready_1640),
    .I4(\bankmachine3_state_FSM_FFd2-In1_8226 ),
    .O(N1291)
  );
  LUT4 #(
    .INIT ( 16'hA8B8 ))
  \bankmachine3_state_FSM_FFd2-In2_SW1  (
    .I0(bankmachine3_state_FSM_FFd3_957),
    .I1(bankmachine3_state_FSM_FFd1_955),
    .I2(bankmachine3_state_FSM_FFd2_956),
    .I3(basesoc_sdram_bankmachine3_twtpcon_ready_1640),
    .O(N1292)
  );
  LUT6 #(
    .INIT ( 64'hFD08DD88DD88DD88 ))
  \bankmachine3_state_FSM_FFd2-In3  (
    .I0(basesoc_sdram_bankmachine3_row_opened_1639),
    .I1(N1292),
    .I2(basesoc_sdram_bankmachine3_row_hit),
    .I3(N1291),
    .I4(basesoc_sdram_bankmachine3_auto_precharge),
    .I5(basesoc_sdram_bankmachine3_cmd_ready),
    .O(\bankmachine3_state_FSM_FFd2-In )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \picorv32/mem_xfer1_SW0  (
    .I0(\picorv32/mem_do_wdata ),
    .I1(\picorv32/mem_do_rdata ),
    .O(N1294)
  );
  LUT6 #(
    .INIT ( 64'hE8E8E00088880000 ))
  \picorv32/mem_xfer_mem_state[1]_OR_413_o1  (
    .I0(\picorv32/mem_state [1]),
    .I1(\picorv32/mem_state [0]),
    .I2(\picorv32/mem_valid ),
    .I3(N1294),
    .I4(\picorv32/mem_do_rinst ),
    .I5(basesoc_picorv32_mem_ready),
    .O(\picorv32/mem_xfer_mem_state[1]_OR_413_o )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFCDFF0DFC ))
  Mmux_rhs_array_muxed01_G_SW0 (
    .I0(basesoc_sdram_bankmachine2_twtpcon_ready_1638),
    .I1(bankmachine2_state_FSM_FFd1_952),
    .I2(bankmachine2_state_FSM_FFd2_953),
    .I3(bankmachine2_state_FSM_FFd3_954),
    .I4(basesoc_sdram_cmd_valid_mmx_out3),
    .I5(basesoc_sdram_bankmachine2_cmd_payload_is_read),
    .O(N1296)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFCDFF0DFC ))
  Mmux_rhs_array_muxed01_F_SW0 (
    .I0(basesoc_sdram_bankmachine0_twtpcon_ready_1634),
    .I1(bankmachine0_state_FSM_FFd1_946),
    .I2(bankmachine0_state_FSM_FFd2_947),
    .I3(bankmachine0_state_FSM_FFd3_948),
    .I4(basesoc_sdram_cmd_valid_mmx_out1),
    .I5(basesoc_sdram_bankmachine0_cmd_payload_is_read),
    .O(N1298)
  );
  LUT6 #(
    .INIT ( 64'hAAF0AACCAAF0AA00 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT529_SW0_SW0  (
    .I0(basesoc_sdram_phaseinjector0_status[20]),
    .I1(basesoc_sdram_phaseinjector0_status[4]),
    .I2(basesoc_sdram_phaseinjector0_status[12]),
    .I3(_n7133),
    .I4(_n7136),
    .I5(_n7139),
    .O(N1300)
  );
  LUT6 #(
    .INIT ( 64'hAACCAAF0AACCAAFF ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT529_SW0_SW1  (
    .I0(basesoc_sdram_phaseinjector0_status[20]),
    .I1(basesoc_sdram_phaseinjector0_status[12]),
    .I2(basesoc_sdram_phaseinjector0_status[4]),
    .I3(_n7133),
    .I4(_n7136),
    .I5(_n7139),
    .O(N1301)
  );
  LUT5 #(
    .INIT ( 32'hFFFF77F7 ))
  basesoc_sdram_cmd_valid41_SW0 (
    .I0(basesoc_sdram_bankmachine3_row_opened_1639),
    .I1(basesoc_sdram_bankmachine3_cmd_buffer_valid_n_1341),
    .I2(refresher_state_FSM_FFd1_945),
    .I3(basesoc_sdram_generator_done_821),
    .I4(refresher_state_FSM_FFd2_944),
    .O(N1303)
  );
  LUT6 #(
    .INIT ( 64'h5400F40554005400 ))
  Mmux_basesoc_sdram_bankmachine3_cmd_valid21 (
    .I0(bankmachine3_state_FSM_FFd1_955),
    .I1(basesoc_sdram_bankmachine3_twtpcon_ready_1640),
    .I2(bankmachine3_state_FSM_FFd2_956),
    .I3(bankmachine3_state_FSM_FFd3_957),
    .I4(N1303),
    .I5(basesoc_sdram_bankmachine3_row_hit),
    .O(basesoc_sdram_bankmachine3_cmd_valid)
  );
  LUT5 #(
    .INIT ( 32'hFF7FFF77 ))
  basesoc_sdram_cmd_valid21_SW0 (
    .I0(basesoc_sdram_bankmachine1_row_opened_1635),
    .I1(basesoc_sdram_bankmachine1_cmd_buffer_valid_n_1255),
    .I2(basesoc_sdram_generator_done_821),
    .I3(refresher_state_FSM_FFd2_944),
    .I4(refresher_state_FSM_FFd1_945),
    .O(N1305)
  );
  LUT6 #(
    .INIT ( 64'h3200F20332003200 ))
  Mmux_basesoc_sdram_bankmachine1_cmd_valid21 (
    .I0(basesoc_sdram_bankmachine1_twtpcon_ready_1636),
    .I1(bankmachine1_state_FSM_FFd1_949),
    .I2(bankmachine1_state_FSM_FFd2_950),
    .I3(bankmachine1_state_FSM_FFd3_951),
    .I4(N1305),
    .I5(basesoc_sdram_bankmachine1_row_hit),
    .O(basesoc_sdram_bankmachine1_cmd_valid)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level_0 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level_0_rstpot_9214),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level_1 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level_1_rstpot_9215),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level_2 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level_2_rstpot_9216),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level_0 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level_0_rstpot_9217),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level_1 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level_1_rstpot_9218),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level_2 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level_2_rstpot_9219),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level_0 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level_0_rstpot_9220),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level_1 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level_1_rstpot_9221),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level_0 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level_0_rstpot_9222),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level_1 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level_1_rstpot_9223),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level_2 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level_2_rstpot_9224),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[2])
  );
  LUT4 #(
    .INIT ( 16'hAAA8 ))
  \picorv32/cpu_state[7]_mem_wordsize[1]_select_557_OUT<1>3_SW0  (
    .I0(\picorv32/mem_wordsize [1]),
    .I1(N923),
    .I2(\picorv32/cpu_state_FSM_FFd2 ),
    .I3(\picorv32/cpu_state_FSM_FFd1 ),
    .O(N1307)
  );
  LUT6 #(
    .INIT ( 64'hAAAAA888A888A888 ))
  \picorv32/cpu_state[7]_mem_wordsize[1]_select_557_OUT<1>3_SW1  (
    .I0(\picorv32/mem_wordsize [1]),
    .I1(N923),
    .I2(\picorv32/cpu_state_FSM_FFd2 ),
    .I3(\picorv32/mem_do_wdata ),
    .I4(\picorv32/mem_do_rdata ),
    .I5(\picorv32/cpu_state_FSM_FFd1 ),
    .O(N1308)
  );
  LUT6 #(
    .INIT ( 64'hAAAAA888FFFFA888 ))
  \picorv32/cpu_state[7]_mem_wordsize[1]_select_557_OUT<1>3_SW2  (
    .I0(\picorv32/mem_wordsize [1]),
    .I1(N923),
    .I2(\picorv32/cpu_state_FSM_FFd1 ),
    .I3(\picorv32/mem_do_rdata ),
    .I4(\picorv32/cpu_state_FSM_FFd2 ),
    .I5(\picorv32/mem_do_wdata ),
    .O(N1309)
  );
  LUT6 #(
    .INIT ( 64'hFFCCFCFCAAAAAAAA ))
  \picorv32/cpu_state[7]_mem_wordsize[1]_select_557_OUT<1>3  (
    .I0(\picorv32/mem_wordsize_1_BRB5_9846 ),
    .I1(\picorv32/mem_wordsize_1_BRB4_9845 ),
    .I2(\picorv32/mem_wordsize_1_BRB3_9844 ),
    .I3(\picorv32/mem_wordsize_1_BRB2_9843 ),
    .I4(\picorv32/mem_wordsize_1_BRB1_9842 ),
    .I5(\picorv32/mem_wordsize_1_BRB0_9841 ),
    .O(\picorv32/mem_wordsize [1])
  );
  LUT4 #(
    .INIT ( 16'hAAA8 ))
  \picorv32/cpu_state[7]_mem_wordsize[1]_select_557_OUT<0>4_SW0  (
    .I0(\picorv32/mem_wordsize [0]),
    .I1(N923),
    .I2(\picorv32/cpu_state_FSM_FFd2 ),
    .I3(\picorv32/cpu_state_FSM_FFd1 ),
    .O(N1311)
  );
  LUT6 #(
    .INIT ( 64'hAAAAA888A888A888 ))
  \picorv32/cpu_state[7]_mem_wordsize[1]_select_557_OUT<0>4_SW1  (
    .I0(\picorv32/mem_wordsize [0]),
    .I1(N923),
    .I2(\picorv32/cpu_state_FSM_FFd2 ),
    .I3(\picorv32/mem_do_wdata ),
    .I4(\picorv32/mem_do_rdata ),
    .I5(\picorv32/cpu_state_FSM_FFd1 ),
    .O(N1312)
  );
  LUT6 #(
    .INIT ( 64'hAAAAA888FFFFA888 ))
  \picorv32/cpu_state[7]_mem_wordsize[1]_select_557_OUT<0>4_SW2  (
    .I0(\picorv32/mem_wordsize [0]),
    .I1(N923),
    .I2(\picorv32/cpu_state_FSM_FFd1 ),
    .I3(\picorv32/mem_do_rdata ),
    .I4(\picorv32/cpu_state_FSM_FFd2 ),
    .I5(\picorv32/mem_do_wdata ),
    .O(N1313)
  );
  LUT6 #(
    .INIT ( 64'hFFCCFCFCAAAAAAAA ))
  \picorv32/cpu_state[7]_mem_wordsize[1]_select_557_OUT<0>4  (
    .I0(\picorv32/mem_wordsize_0_BRB5_9851 ),
    .I1(\picorv32/mem_wordsize_0_BRB4_9850 ),
    .I2(\picorv32/mem_wordsize_0_BRB3_9849 ),
    .I3(\picorv32/mem_wordsize_0_BRB2_9848 ),
    .I4(\picorv32/mem_wordsize_0_BRB1_9847 ),
    .I5(\picorv32/mem_wordsize_1_BRB0_9841 ),
    .O(\picorv32/mem_wordsize [0])
  );
  LUT6 #(
    .INIT ( 64'h0E1F0F0F00110000 ))
  Mmux_basesoc_sdram_bankmachine0_cmd_ready11 (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd1),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd2),
    .I2(N1315),
    .I3(N1316),
    .I4(rhs_array_muxed0),
    .I5(rhs_array_muxed6),
    .O(basesoc_sdram_bankmachine0_cmd_ready)
  );
  LUT6 #(
    .INIT ( 64'h078F0F0F00880000 ))
  Mmux_basesoc_sdram_bankmachine3_cmd_ready11 (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd1),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd2),
    .I2(N1318),
    .I3(N1316),
    .I4(rhs_array_muxed0),
    .I5(rhs_array_muxed6),
    .O(basesoc_sdram_bankmachine3_cmd_ready)
  );
  LUT6 #(
    .INIT ( 64'h0B4F0F0F00440000 ))
  Mmux_basesoc_sdram_bankmachine1_cmd_ready11 (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd1),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd2),
    .I2(N1321),
    .I3(N1316),
    .I4(rhs_array_muxed0),
    .I5(rhs_array_muxed6),
    .O(basesoc_sdram_bankmachine1_cmd_ready)
  );
  LUT6 #(
    .INIT ( 64'h0D2F0F0F00220000 ))
  Mmux_basesoc_sdram_bankmachine2_cmd_ready11 (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd1),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd2),
    .I2(N1324),
    .I3(N1316),
    .I4(rhs_array_muxed0),
    .I5(rhs_array_muxed6),
    .O(basesoc_sdram_bankmachine2_cmd_ready)
  );
  LUT6 #(
    .INIT ( 64'hACCCAFFFACCCA000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT5212_SW0_SW1  (
    .I0(basesoc_sdram_phaseinjector1_wrdata_storage_full_28_1745),
    .I1(basesoc_sdram_phaseinjector1_wrdata_storage_full_20_1753),
    .I2(\basesoc_interface_adr[1] ),
    .I3(_n71511),
    .I4(_n7160),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT5210 ),
    .O(N1328)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level_3 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level_3_rstpot_9238),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level_3 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level_3_rstpot_9239),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level_3 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level_3_rstpot_9240),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level_2 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level_2_rstpot_9241),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level_3 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level_3_rstpot_9242),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[3])
  );
  LUT3 #(
    .INIT ( 8'h08 ))
  \picorv32/Mmux_mem_rdata_latched[6]_PWR_10_o_mux_175_OUT61  (
    .I0(\picorv32/decoded_rs1_5_BRB0_9879 ),
    .I1(\picorv32/decoded_rs1_5_BRB1_9880 ),
    .I2(\picorv32/decoded_imm_uj [7]),
    .O(\picorv32/decoded_rs1 [5])
  );
  LUT5 #(
    .INIT ( 32'hA2AAAAAA ))
  \picorv32/Mmux_mem_rdata_latched[6]_PWR_10_o_mux_175_OUT11  (
    .I0(\picorv32/decoded_imm_uj [15]),
    .I1(\picorv32/decoded_imm_uj [6]),
    .I2(\picorv32/decoded_imm_uj [7]),
    .I3(\picorv32/decoded_rs1_5_BRB0_9879 ),
    .I4(\picorv32/decoded_rs1_5_BRB1_9880 ),
    .O(\picorv32/decoded_rs1 [0])
  );
  LUT5 #(
    .INIT ( 32'hA2AAAAAA ))
  \picorv32/Mmux_mem_rdata_latched[6]_PWR_10_o_mux_175_OUT21  (
    .I0(\picorv32/decoded_imm_uj [16]),
    .I1(\picorv32/decoded_imm_uj [6]),
    .I2(\picorv32/decoded_imm_uj [7]),
    .I3(\picorv32/decoded_rs1_5_BRB0_9879 ),
    .I4(\picorv32/decoded_rs1_5_BRB1_9880 ),
    .O(\picorv32/decoded_rs1 [1])
  );
  LUT5 #(
    .INIT ( 32'hA2AAAAAA ))
  \picorv32/Mmux_mem_rdata_latched[6]_PWR_10_o_mux_175_OUT31  (
    .I0(\picorv32/decoded_imm_uj [17]),
    .I1(\picorv32/decoded_imm_uj [6]),
    .I2(\picorv32/decoded_imm_uj [7]),
    .I3(\picorv32/decoded_rs1_5_BRB0_9879 ),
    .I4(\picorv32/decoded_rs1_5_BRB1_9880 ),
    .O(\picorv32/decoded_rs1 [2])
  );
  LUT5 #(
    .INIT ( 32'hA2AAAAAA ))
  \picorv32/Mmux_mem_rdata_latched[6]_PWR_10_o_mux_175_OUT41  (
    .I0(\picorv32/decoded_imm_uj [18]),
    .I1(\picorv32/decoded_imm_uj [6]),
    .I2(\picorv32/decoded_imm_uj [7]),
    .I3(\picorv32/decoded_rs1_5_BRB0_9879 ),
    .I4(\picorv32/decoded_rs1_5_BRB1_9880 ),
    .O(\picorv32/decoded_rs1 [3])
  );
  LUT5 #(
    .INIT ( 32'hA2AAAAAA ))
  \picorv32/Mmux_mem_rdata_latched[6]_PWR_10_o_mux_175_OUT51  (
    .I0(\picorv32/decoded_imm_uj [19]),
    .I1(\picorv32/decoded_imm_uj [6]),
    .I2(\picorv32/decoded_imm_uj [7]),
    .I3(\picorv32/decoded_rs1_5_BRB0_9879 ),
    .I4(\picorv32/decoded_rs1_5_BRB1_9880 ),
    .O(\picorv32/decoded_rs1 [4])
  );
  LUT4 #(
    .INIT ( 16'h7520 ))
  \picorv32/is_beq_bne_blt_bge_bltu_bgeu_rstpot  (
    .I0(\picorv32/is_beq_bne_blt_bge_bltu_bgeu_BRB0_9725 ),
    .I1(\picorv32/is_beq_bne_blt_bge_bltu_bgeu_BRB1_9726 ),
    .I2(\picorv32/is_beq_bne_blt_bge_bltu_bgeu_BRB2_9727 ),
    .I3(\picorv32/is_beq_bne_blt_bge_bltu_bgeu_BRB3_9728 ),
    .O(\picorv32/is_beq_bne_blt_bge_bltu_bgeu )
  );
  LUT5 #(
    .INIT ( 32'hFF7FFF77 ))
  basesoc_sdram_cmd_valid31_SW0 (
    .I0(basesoc_sdram_bankmachine2_row_opened_1637),
    .I1(basesoc_sdram_bankmachine2_cmd_buffer_valid_n_1298),
    .I2(basesoc_sdram_generator_done_821),
    .I3(refresher_state_FSM_FFd2_944),
    .I4(refresher_state_FSM_FFd1_945),
    .O(N1332)
  );
  LUT6 #(
    .INIT ( 64'h3200F20332003200 ))
  Mmux_basesoc_sdram_bankmachine2_cmd_valid21 (
    .I0(basesoc_sdram_bankmachine2_twtpcon_ready_1638),
    .I1(bankmachine2_state_FSM_FFd1_952),
    .I2(bankmachine2_state_FSM_FFd2_953),
    .I3(bankmachine2_state_FSM_FFd3_954),
    .I4(N1332),
    .I5(basesoc_sdram_bankmachine2_row_hit),
    .O(basesoc_sdram_bankmachine2_cmd_valid)
  );
  LUT5 #(
    .INIT ( 32'hFFFF77F7 ))
  basesoc_sdram_cmd_valid111_SW0 (
    .I0(basesoc_sdram_bankmachine0_row_opened_1633),
    .I1(basesoc_sdram_bankmachine0_cmd_buffer_valid_n_1212),
    .I2(refresher_state_FSM_FFd1_945),
    .I3(basesoc_sdram_generator_done_821),
    .I4(refresher_state_FSM_FFd2_944),
    .O(N1334)
  );
  LUT6 #(
    .INIT ( 64'h3200F20332003200 ))
  Mmux_basesoc_sdram_bankmachine0_cmd_valid21 (
    .I0(basesoc_sdram_bankmachine0_twtpcon_ready_1634),
    .I1(bankmachine0_state_FSM_FFd1_946),
    .I2(bankmachine0_state_FSM_FFd2_947),
    .I3(bankmachine0_state_FSM_FFd3_948),
    .I4(N1334),
    .I5(basesoc_sdram_bankmachine0_row_hit),
    .O(basesoc_sdram_bankmachine0_cmd_valid)
  );
  LUT6 #(
    .INIT ( 64'hAAA888A822200020 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT7016  (
    .I0(basesoc_csrbankarray_interface3_bank_bus_dat_r_6_BRB0_9788),
    .I1(basesoc_csrbankarray_interface3_bank_bus_dat_r_6_BRB1_9789),
    .I2(basesoc_csrbankarray_interface3_bank_bus_dat_r_6_BRB2_9790),
    .I3(basesoc_csrbankarray_interface3_bank_bus_dat_r_6_BRB3_9791),
    .I4(basesoc_csrbankarray_interface3_bank_bus_dat_r_6_BRB4_9792),
    .I5(basesoc_csrbankarray_interface3_bank_bus_dat_r_6_BRB5_9793),
    .O(basesoc_csrbankarray_interface3_bank_bus_dat_r[6])
  );
  LUT5 #(
    .INIT ( 32'h55555554 ))
  basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce1_SW0 (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_valid_n_1298),
    .I1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[3]),
    .I2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[2]),
    .I3(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[1]),
    .I4(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[0]),
    .O(N1339)
  );
  LUT5 #(
    .INIT ( 32'h55555554 ))
  basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce1_SW0 (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_valid_n_1212),
    .I1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[2]),
    .I2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[1]),
    .I3(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[0]),
    .I4(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[3]),
    .O(N1342)
  );
  LUT5 #(
    .INIT ( 32'h55555554 ))
  basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce1_SW0 (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_valid_n_1255),
    .I1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[3]),
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[2]),
    .I3(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[1]),
    .I4(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[0]),
    .O(N1345)
  );
  LUT6 #(
    .INIT ( 64'h0044BBFF0047B8FF ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT7013  (
    .I0(basesoc_sdram_phaseinjector0_wrdata_storage_full_22_1711),
    .I1(_n7121),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT702_8169 ),
    .I3(N1348),
    .I4(N1349),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT7010_8175 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT7012 )
  );
  LUT6 #(
    .INIT ( 64'h0044BBFF0047B8FF ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT7010  (
    .I0(basesoc_sdram_phaseinjector0_status[14]),
    .I1(_n7136),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT703_8170 ),
    .I3(N1351),
    .I4(N1352),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT708_8174 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT7010_8175 )
  );
  LUT6 #(
    .INIT ( 64'h00004447BBB8FFFF ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT708  (
    .I0(basesoc_sdram_bandwidth_nwrites_status[6]),
    .I1(_n7199),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT704_8171 ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT706_8173 ),
    .I4(N1354),
    .I5(N1355),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT708_8174 )
  );
  LUT6 #(
    .INIT ( 64'hCA0ACACACACACACA ))
  \picorv32/mem_rdata_latched[6]_PWR_10_o_mux_175_OUT<4>_01  (
    .I0(\picorv32/decoded_rs1 [4]),
    .I1(\picorv32/mem_rdata_latched_noshuffle [19]),
    .I2(\picorv32/mem_do_rinst_mem_done_AND_682_o1_10326 ),
    .I3(N1357),
    .I4(\picorv32/mem_rdata_latched[6]_mem_rdata_latched[31]_AND_684_o11_8408 ),
    .I5(\picorv32/mem_rdata_latched[6]_mem_rdata_latched[31]_AND_684_o12_8409 ),
    .O(\picorv32/mem_rdata_latched[6]_PWR_10_o_mux_175_OUT<4>_0_0 )
  );
  LUT6 #(
    .INIT ( 64'hCA0ACACACACACACA ))
  \picorv32/mem_rdata_latched[6]_PWR_10_o_mux_175_OUT<3>_01  (
    .I0(\picorv32/decoded_rs1 [3]),
    .I1(\picorv32/mem_rdata_latched_noshuffle [18]),
    .I2(\picorv32/mem_do_rinst_mem_done_AND_682_o1_10326 ),
    .I3(N1359),
    .I4(\picorv32/mem_rdata_latched[6]_mem_rdata_latched[31]_AND_684_o11_8408 ),
    .I5(\picorv32/mem_rdata_latched[6]_mem_rdata_latched[31]_AND_684_o12_8409 ),
    .O(\picorv32/mem_rdata_latched[6]_PWR_10_o_mux_175_OUT<3>_0_0 )
  );
  LUT6 #(
    .INIT ( 64'hCA0ACACACACACACA ))
  \picorv32/mem_rdata_latched[6]_PWR_10_o_mux_175_OUT<2>_01  (
    .I0(\picorv32/decoded_rs1 [2]),
    .I1(\picorv32/mem_rdata_latched_noshuffle [17]),
    .I2(\picorv32/mem_do_rinst_mem_done_AND_682_o1_10326 ),
    .I3(N1361),
    .I4(\picorv32/mem_rdata_latched[6]_mem_rdata_latched[31]_AND_684_o11_8408 ),
    .I5(\picorv32/mem_rdata_latched[6]_mem_rdata_latched[31]_AND_684_o12_8409 ),
    .O(\picorv32/mem_rdata_latched[6]_PWR_10_o_mux_175_OUT<2>_0_0 )
  );
  LUT6 #(
    .INIT ( 64'hCA0ACACACACACACA ))
  \picorv32/mem_rdata_latched[6]_PWR_10_o_mux_175_OUT<1>_01  (
    .I0(\picorv32/decoded_rs1 [1]),
    .I1(\picorv32/mem_rdata_latched_noshuffle [16]),
    .I2(\picorv32/mem_do_rinst_mem_done_AND_682_o1_10326 ),
    .I3(N1363),
    .I4(\picorv32/mem_rdata_latched[6]_mem_rdata_latched[31]_AND_684_o11_8408 ),
    .I5(\picorv32/mem_rdata_latched[6]_mem_rdata_latched[31]_AND_684_o12_8409 ),
    .O(\picorv32/mem_rdata_latched[6]_PWR_10_o_mux_175_OUT<1>_0_0 )
  );
  LUT6 #(
    .INIT ( 64'hCA0ACACACACACACA ))
  \picorv32/mem_rdata_latched[6]_PWR_10_o_mux_175_OUT<0>_01  (
    .I0(\picorv32/decoded_rs1 [0]),
    .I1(\picorv32/mem_rdata_latched_noshuffle [15]),
    .I2(\picorv32/mem_do_rinst_mem_done_AND_682_o1_10326 ),
    .I3(N1365),
    .I4(\picorv32/mem_rdata_latched[6]_mem_rdata_latched[31]_AND_684_o11_8408 ),
    .I5(\picorv32/mem_rdata_latched[6]_mem_rdata_latched[31]_AND_684_o12_8409 ),
    .O(\picorv32/mem_rdata_latched[6]_PWR_10_o_mux_175_OUT<0>_0_0 )
  );
  LUT3 #(
    .INIT ( 8'h9F ))
  Mmux_basesoc_picorv32_mem_ready11_SW0 (
    .I0(basesoc_grant_1650),
    .I1(\picorv32/mem_instr_432 ),
    .I2(\picorv32/mem_valid ),
    .O(N1367)
  );
  LUT5 #(
    .INIT ( 32'hEBFFFFFF ))
  Mmux_basesoc_picorv32_mem_ready11_SW1 (
    .I0(cache_state_FSM_FFd2_3702),
    .I1(basesoc_grant_1650),
    .I2(\picorv32/mem_instr_432 ),
    .I3(cache_state_FSM_FFd3_3701),
    .I4(\picorv32/mem_valid ),
    .O(N1368)
  );
  LUT6 #(
    .INIT ( 64'hBBBBAFAA8888A0AA ))
  \picorv32/Mmux_mem_rdata_latched_noshuffle110  (
    .I0(\picorv32/mem_rdata_q [0]),
    .I1(N1367),
    .I2(N1368),
    .I3(\basesoc_tag_do_tag[20]_GND_1_o_equal_403_o ),
    .I4(N1275),
    .I5(basesoc_done_mmx_out13),
    .O(\picorv32/mem_rdata_latched_noshuffle [0])
  );
  LUT6 #(
    .INIT ( 64'hBBBBAFAA8888A0AA ))
  \picorv32/Mmux_mem_rdata_latched_noshuffle121  (
    .I0(\picorv32/mem_rdata_q [1]),
    .I1(N1367),
    .I2(N1368),
    .I3(\basesoc_tag_do_tag[20]_GND_1_o_equal_403_o ),
    .I4(N1275),
    .I5(basesoc_done_mmx_out26),
    .O(\picorv32/mem_rdata_latched_noshuffle [1])
  );
  LUT6 #(
    .INIT ( 64'hBBBBAFAA8888A0AA ))
  \picorv32/Mmux_mem_rdata_latched_noshuffle181  (
    .I0(\picorv32/mem_rdata_q [25]),
    .I1(N1367),
    .I2(N1368),
    .I3(\basesoc_tag_do_tag[20]_GND_1_o_equal_403_o ),
    .I4(N1275),
    .I5(basesoc_done_mmx_out1),
    .O(\picorv32/mem_rdata_latched_noshuffle [25])
  );
  LUT6 #(
    .INIT ( 64'hBBBBAFAA8888A0AA ))
  \picorv32/Mmux_mem_rdata_latched_noshuffle211  (
    .I0(\picorv32/mem_rdata_q [28]),
    .I1(N1367),
    .I2(N1368),
    .I3(\basesoc_tag_do_tag[20]_GND_1_o_equal_403_o ),
    .I4(N1275),
    .I5(basesoc_done_mmx_out4),
    .O(\picorv32/mem_rdata_latched_noshuffle [28])
  );
  LUT6 #(
    .INIT ( 64'hBBBBAFAA8888A0AA ))
  \picorv32/Mmux_mem_rdata_latched_noshuffle221  (
    .I0(\picorv32/mem_rdata_q [29]),
    .I1(N1367),
    .I2(N1368),
    .I3(\basesoc_tag_do_tag[20]_GND_1_o_equal_403_o ),
    .I4(N1275),
    .I5(basesoc_done_mmx_out6),
    .O(\picorv32/mem_rdata_latched_noshuffle [29])
  );
  LUT6 #(
    .INIT ( 64'hBBBBAFAA8888A0AA ))
  \picorv32/Mmux_mem_rdata_latched_noshuffle231  (
    .I0(\picorv32/mem_rdata_q [2]),
    .I1(N1367),
    .I2(N1368),
    .I3(\basesoc_tag_do_tag[20]_GND_1_o_equal_403_o ),
    .I4(N1275),
    .I5(basesoc_done_mmx_out5),
    .O(\picorv32/mem_rdata_latched_noshuffle [2])
  );
  LUT6 #(
    .INIT ( 64'hBBBBAFAA8888A0AA ))
  \picorv32/Mmux_mem_rdata_latched_noshuffle241  (
    .I0(\picorv32/mem_rdata_q [30]),
    .I1(N1367),
    .I2(N1368),
    .I3(\basesoc_tag_do_tag[20]_GND_1_o_equal_403_o ),
    .I4(N1275),
    .I5(basesoc_done_mmx_out7),
    .O(\picorv32/mem_rdata_latched_noshuffle [30])
  );
  LUT6 #(
    .INIT ( 64'hBBBBAFAA8888A0AA ))
  \picorv32/Mmux_mem_rdata_latched_noshuffle251  (
    .I0(\picorv32/mem_rdata_q [31]),
    .I1(N1367),
    .I2(N1368),
    .I3(\basesoc_tag_do_tag[20]_GND_1_o_equal_403_o ),
    .I4(N1275),
    .I5(basesoc_done_mmx_out8),
    .O(\picorv32/mem_rdata_latched_noshuffle [31])
  );
  LUT6 #(
    .INIT ( 64'hBBBBAFAA8888A0AA ))
  \picorv32/Mmux_mem_rdata_latched_noshuffle261  (
    .I0(\picorv32/mem_rdata_q [3]),
    .I1(N1367),
    .I2(N1368),
    .I3(\basesoc_tag_do_tag[20]_GND_1_o_equal_403_o ),
    .I4(N1275),
    .I5(basesoc_done_mmx_out9),
    .O(\picorv32/mem_rdata_latched_noshuffle [3])
  );
  LUT6 #(
    .INIT ( 64'hBBBBAFAA8888A0AA ))
  \picorv32/Mmux_mem_rdata_latched_noshuffle271  (
    .I0(\picorv32/mem_rdata_q [4]),
    .I1(N1367),
    .I2(N1368),
    .I3(\basesoc_tag_do_tag[20]_GND_1_o_equal_403_o ),
    .I4(N1275),
    .I5(basesoc_done_mmx_out10),
    .O(\picorv32/mem_rdata_latched_noshuffle [4])
  );
  LUT6 #(
    .INIT ( 64'hBBBBAFAA8888A0AA ))
  \picorv32/Mmux_mem_rdata_latched_noshuffle281  (
    .I0(\picorv32/mem_rdata_q [5]),
    .I1(N1367),
    .I2(N1368),
    .I3(\basesoc_tag_do_tag[20]_GND_1_o_equal_403_o ),
    .I4(N1275),
    .I5(basesoc_done_mmx_out11),
    .O(\picorv32/mem_rdata_latched_noshuffle [5])
  );
  LUT6 #(
    .INIT ( 64'hBBBBAFAA8888A0AA ))
  \picorv32/Mmux_mem_rdata_latched_noshuffle291  (
    .I0(\picorv32/mem_rdata_q [6]),
    .I1(N1367),
    .I2(N1368),
    .I3(\basesoc_tag_do_tag[20]_GND_1_o_equal_403_o ),
    .I4(N1275),
    .I5(basesoc_done_mmx_out12),
    .O(\picorv32/mem_rdata_latched_noshuffle [6])
  );
  LUT6 #(
    .INIT ( 64'h20002020A888A8A8 ))
  \picorv32/mem_do_wdata_rstpot  (
    .I0(\picorv32/decoder_trigger_BRB0_9831 ),
    .I1(\picorv32/mem_do_wdata_BRB1_9869 ),
    .I2(\picorv32/cpu_state_FSM_FFd2_BRB2_9818 ),
    .I3(\picorv32/cpu_state_FSM_FFd2_BRB3_9819 ),
    .I4(\picorv32/cpu_state_FSM_FFd2_BRB4_9820 ),
    .I5(\picorv32/mem_do_wdata_BRB5_9870 ),
    .O(\picorv32/mem_do_wdata )
  );
  LUT6 #(
    .INIT ( 64'h20002020A888A8A8 ))
  \picorv32/mem_do_rdata_rstpot  (
    .I0(\picorv32/decoder_trigger_BRB0_9831 ),
    .I1(\picorv32/mem_do_rdata_BRB1_9871 ),
    .I2(\picorv32/cpu_state_FSM_FFd1_BRB2_9822 ),
    .I3(\picorv32/cpu_state_FSM_FFd2_BRB3_9819 ),
    .I4(\picorv32/cpu_state_FSM_FFd2_BRB4_9820 ),
    .I5(\picorv32/mem_do_wdata_BRB5_9870 ),
    .O(\picorv32/mem_do_rdata )
  );
  LUT6 #(
    .INIT ( 64'hFEFEFE0EEEEEEEEE ))
  \picorv32/mem_rdata_latched[6]_PWR_10_o_equal_167_o<6>1_SW0  (
    .I0(\picorv32/mem_rdata_q [2]),
    .I1(\picorv32/mem_rdata_q [3]),
    .I2(\picorv32/mem_valid ),
    .I3(basesoc_done_mmx_out9),
    .I4(basesoc_done_mmx_out5),
    .I5(basesoc_picorv32_mem_ready),
    .O(N1330)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFF9DFFFF ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT1421  (
    .I0(\basesoc_interface_adr[2] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[0] ),
    .I3(\basesoc_interface_adr[5] ),
    .I4(\basesoc_interface_adr[3] ),
    .I5(\basesoc_interface_adr[4] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT142 )
  );
  LUT6 #(
    .INIT ( 64'hFFFF8A028A028A02 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT6113_SW1  (
    .I0(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT312 ),
    .I1(_n7142),
    .I2(_n7148),
    .I3(basesoc_sdram_phaseinjector1_command_storage_full[5]),
    .I4(basesoc_sdram_phaseinjector0_command_storage_full[5]),
    .I5(_n7103),
    .O(N1408)
  );
  LUT6 #(
    .INIT ( 64'h4044404040004040 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT6114  (
    .I0(basesoc_csrbankarray_interface3_bank_bus_dat_r_5_BRB0_9951),
    .I1(basesoc_csrbankarray_interface3_bank_bus_dat_r_5_BRB1_9952),
    .I2(basesoc_csrbankarray_interface3_bank_bus_dat_r_5_BRB2_9953),
    .I3(basesoc_csrbankarray_interface3_bank_bus_dat_r_5_BRB3_9954),
    .I4(basesoc_csrbankarray_interface3_bank_bus_dat_r_5_BRB4_9955),
    .I5(basesoc_csrbankarray_interface3_bank_bus_dat_r_5_BRB5_9956),
    .O(basesoc_csrbankarray_interface3_bank_bus_dat_r[5])
  );
  LUT6 #(
    .INIT ( 64'hFBEAEAEA51404040 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT1115_SW0  (
    .I0(_n7100),
    .I1(_n7103),
    .I2(basesoc_sdram_phaseinjector0_command_storage_full[0]),
    .I3(basesoc_sdram_phaseinjector0_address_storage_full_8_1557),
    .I4(_n7109),
    .I5(basesoc_sdram_storage_full[0]),
    .O(N1410)
  );
  LUT6 #(
    .INIT ( 64'hFEFFBABB54551011 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT1115_SW1  (
    .I0(_n7100),
    .I1(_n7103),
    .I2(basesoc_sdram_phaseinjector0_address_storage_full_8_1557),
    .I3(_n7109),
    .I4(basesoc_sdram_phaseinjector0_command_storage_full[0]),
    .I5(basesoc_sdram_storage_full[0]),
    .O(N1411)
  );
  LUT6 #(
    .INIT ( 64'hAAA20800AA802A00 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT1116  (
    .I0(ddrphy_rddata_sr_4_BRB2_9729),
    .I1(basesoc_csrbankarray_interface3_bank_bus_dat_r_0_BRB1_9934),
    .I2(basesoc_csrbankarray_interface3_bank_bus_dat_r_0_BRB2_9935),
    .I3(basesoc_csrbankarray_interface3_bank_bus_dat_r_0_BRB3_9936),
    .I4(basesoc_csrbankarray_interface3_bank_bus_dat_r_0_BRB4_9937),
    .I5(basesoc_csrbankarray_interface3_bank_bus_dat_r_0_BRB5_9938),
    .O(basesoc_csrbankarray_interface3_bank_bus_dat_r[0])
  );
  LUT6 #(
    .INIT ( 64'hFBEAEAEA51404040 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT2215_SW0  (
    .I0(_n7100),
    .I1(_n7103),
    .I2(basesoc_sdram_phaseinjector0_command_storage_full[1]),
    .I3(basesoc_sdram_phaseinjector0_address_storage_full_9_1556),
    .I4(_n7109),
    .I5(basesoc_sdram_storage_full[1]),
    .O(N1413)
  );
  LUT6 #(
    .INIT ( 64'hFEFFBABB54551011 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT2215_SW1  (
    .I0(_n7100),
    .I1(_n7103),
    .I2(basesoc_sdram_phaseinjector0_address_storage_full_9_1556),
    .I3(_n7109),
    .I4(basesoc_sdram_phaseinjector0_command_storage_full[1]),
    .I5(basesoc_sdram_storage_full[1]),
    .O(N1414)
  );
  LUT6 #(
    .INIT ( 64'hAAA20800AA802A00 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT2216  (
    .I0(ddrphy_rddata_sr_4_BRB2_9729),
    .I1(basesoc_csrbankarray_interface3_bank_bus_dat_r_0_BRB1_9934),
    .I2(basesoc_csrbankarray_interface3_bank_bus_dat_r_1_BRB2_9939),
    .I3(basesoc_csrbankarray_interface3_bank_bus_dat_r_1_BRB3_9940),
    .I4(basesoc_csrbankarray_interface3_bank_bus_dat_r_1_BRB4_9941),
    .I5(basesoc_csrbankarray_interface3_bank_bus_dat_r_1_BRB5_9942),
    .O(basesoc_csrbankarray_interface3_bank_bus_dat_r[1])
  );
  LUT5 #(
    .INIT ( 32'hFFF0FFEE ))
  \picorv32/cpu_state[7]_mem_do_rinst_Select_556_o2_SW2  (
    .I0(\picorv32/pcpi_mul/pcpi_wr_6714 ),
    .I1(\picorv32/pcpi_div/pcpi_ready_6680 ),
    .I2(\picorv32/is_lb_lh_lw_lbu_lhu ),
    .I3(\picorv32/mem_do_rinst ),
    .I4(\picorv32/_n1471 ),
    .O(N1417)
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAAA8A888088 ))
  \picorv32/cpu_state[7]_mem_do_rinst_Select_556_o4  (
    .I0(\picorv32/cpu_state_FSM_FFd5 ),
    .I1(N1416),
    .I2(\picorv32/n0568 ),
    .I3(\picorv32/is_sll_srl_sra_6420 ),
    .I4(N1417),
    .I5(N1239),
    .O(\picorv32/cpu_state[7]_mem_do_rinst_Select_556_o4_8364 )
  );
  LUT6 #(
    .INIT ( 64'hF733B333FF333333 ))
  \picorv32/mem_do_prefetch_mem_done_OR_610_o1  (
    .I0(\picorv32/mem_valid ),
    .I1(\picorv32/mem_do_prefetch ),
    .I2(N1429),
    .I3(sys_rst_INV_439_o_2326),
    .I4(N1428),
    .I5(basesoc_picorv32_mem_ready),
    .O(\picorv32/mem_do_prefetch_mem_done_OR_610_o )
  );
  LUT6 #(
    .INIT ( 64'hEFEEEAEE45444044 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT1113_SW0  (
    .I0(_n7142),
    .I1(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT11 ),
    .I2(\basesoc_interface_adr[5] ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT121 ),
    .I4(basesoc_sdram_phaseinjector1_address_storage_full_8_1570),
    .I5(basesoc_sdram_phaseinjector1_command_storage_full[0]),
    .O(N1431)
  );
  LUT6 #(
    .INIT ( 64'hFFEE1100FFEC1300 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT1114  (
    .I0(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT182 ),
    .I1(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT111_8104 ),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT112_8105 ),
    .I3(N1431),
    .I4(N1432),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT1111_8110 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT1113 )
  );
  LUT6 #(
    .INIT ( 64'hEFEEEAEE45444044 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT2213_SW0  (
    .I0(_n7142),
    .I1(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT22 ),
    .I2(\basesoc_interface_adr[5] ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT121 ),
    .I4(basesoc_sdram_phaseinjector1_address_storage_full_9_1569),
    .I5(basesoc_sdram_phaseinjector1_command_storage_full[1]),
    .O(N1434)
  );
  LUT6 #(
    .INIT ( 64'hFFEE1100FFEC1300 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT2214  (
    .I0(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT182 ),
    .I1(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT221_8113 ),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT222_8114 ),
    .I3(N1434),
    .I4(N1435),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT2211_8119 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT2213 )
  );
  LUT6 #(
    .INIT ( 64'hFBEAF3C05140F3C0 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT6112_SW0_SW1  (
    .I0(\basesoc_interface_adr[1] ),
    .I1(_n7160),
    .I2(basesoc_sdram_phaseinjector1_wrdata_storage_full_21_1752),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT6110 ),
    .I4(_n71511),
    .I5(basesoc_sdram_phaseinjector1_wrdata_storage_full_29_1744),
    .O(N1438)
  );
  LUT6 #(
    .INIT ( 64'hFF8C7300FF0CF300 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT6112  (
    .I0(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT611_8089 ),
    .I1(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT61 ),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT172 ),
    .I3(N1437),
    .I4(N1438),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT618_8093 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT6111_8095 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFAA808080 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<15>6  (
    .I0(\picorv32/cpu_state_FSM_FFd1 ),
    .I1(\picorv32/mem_rdata_word[7] ),
    .I2(\picorv32/latched_is_lb ),
    .I3(\picorv32/mem_rdata_word[15] ),
    .I4(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<10>1_4528 ),
    .I5(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<15>6_8737 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<15> )
  );
  LUT5 #(
    .INIT ( 32'hE8E08800 ))
  \picorv32/mem_do_wdata_rstpot_SW0  (
    .I0(\picorv32/mem_state [1]),
    .I1(\picorv32/mem_state [0]),
    .I2(\picorv32/mem_valid ),
    .I3(\picorv32/mem_do_rinst ),
    .I4(basesoc_picorv32_mem_ready),
    .O(N1403)
  );
  LUT5 #(
    .INIT ( 32'h151FB5BF ))
  basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_ready_AND_143_o1_SW0 (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd2_961),
    .I1(basesoc_sdram_bankmachine2_cmd_payload_is_read),
    .I2(basesoc_sdram_choose_req_grant_FSM_FFd1_960),
    .I3(basesoc_sdram_bankmachine1_cmd_payload_is_read),
    .I4(basesoc_sdram_bankmachine3_cmd_payload_is_read),
    .O(N1447)
  );
  LUT3 #(
    .INIT ( 8'hF9 ))
  basesoc_interface0_wb_sdram_cyc_basesoc_interface0_wb_sdram_ack_AND_213_o11_SW0 (
    .I0(\picorv32/mem_instr_432 ),
    .I1(basesoc_grant_1650),
    .I2(cache_state_FSM_FFd2_3702),
    .O(N1452)
  );
  LUT6 #(
    .INIT ( 64'h88800080AAAAAAAA ))
  \picorv32/mem_do_prefetch_mem_done_OR_610_o1_SW1  (
    .I0(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<10>2 ),
    .I1(sys_rst_INV_439_o_2326),
    .I2(N1428),
    .I3(\picorv32/mem_valid ),
    .I4(N1429),
    .I5(\picorv32/mem_do_prefetch ),
    .O(N1473)
  );
  LUT5 #(
    .INIT ( 32'hAAAA8880 ))
  \picorv32/cpu_state[7]_latched_is_lb_Select_574_o1_SW0  (
    .I0(\picorv32/latched_is_lu ),
    .I1(\picorv32/cpu_state_FSM_FFd1 ),
    .I2(\picorv32/mem_do_rdata ),
    .I3(\picorv32/mem_do_prefetch ),
    .I4(N1093),
    .O(N1475)
  );
  LUT4 #(
    .INIT ( 16'hCE8A ))
  \picorv32/cpu_state[7]_latched_is_lb_Select_574_o1_SW2  (
    .I0(\picorv32/cpu_state_FSM_FFd1 ),
    .I1(\picorv32/latched_is_lu ),
    .I2(\picorv32/mem_do_rdata ),
    .I3(N1093),
    .O(N1476)
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAAA80808880 ))
  \picorv32/cpu_state[7]_latched_is_lb_Select_574_o1_SW3  (
    .I0(\picorv32/latched_is_lu ),
    .I1(\picorv32/cpu_state_FSM_FFd1 ),
    .I2(\picorv32/mem_do_rdata ),
    .I3(\picorv32/mem_do_prefetch ),
    .I4(sys_rst_INV_439_o_2326),
    .I5(N1093),
    .O(N1477)
  );
  LUT6 #(
    .INIT ( 64'hFBEAF3C05140F3C0 ))
  \picorv32/cpu_state[7]_latched_is_lu_Select_570_o1  (
    .I0(\picorv32/latched_is_lu_BRB0_9865 ),
    .I1(\picorv32/latched_is_lb_BRB1_9856 ),
    .I2(\picorv32/latched_is_lu_BRB2_9866 ),
    .I3(\picorv32/latched_is_lu_BRB3_9867 ),
    .I4(\picorv32/latched_is_lb_BRB4_9859 ),
    .I5(\picorv32/latched_is_lu_BRB5_9868 ),
    .O(\picorv32/latched_is_lu )
  );
  LUT5 #(
    .INIT ( 32'hAAAA8880 ))
  \picorv32/cpu_state[7]_latched_is_lb_Select_574_o1_SW4  (
    .I0(\picorv32/latched_is_lh ),
    .I1(\picorv32/cpu_state_FSM_FFd1 ),
    .I2(\picorv32/mem_do_rdata ),
    .I3(\picorv32/mem_do_prefetch ),
    .I4(N1093),
    .O(N1479)
  );
  LUT4 #(
    .INIT ( 16'hCE8A ))
  \picorv32/cpu_state[7]_latched_is_lb_Select_574_o1_SW5  (
    .I0(\picorv32/cpu_state_FSM_FFd1 ),
    .I1(\picorv32/latched_is_lh ),
    .I2(\picorv32/mem_do_rdata ),
    .I3(N1093),
    .O(N1480)
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAAA80808880 ))
  \picorv32/cpu_state[7]_latched_is_lb_Select_574_o1_SW6  (
    .I0(\picorv32/latched_is_lh ),
    .I1(\picorv32/cpu_state_FSM_FFd1 ),
    .I2(\picorv32/mem_do_rdata ),
    .I3(\picorv32/mem_do_prefetch ),
    .I4(sys_rst_INV_439_o_2326),
    .I5(N1093),
    .O(N1481)
  );
  LUT6 #(
    .INIT ( 64'hFBEAF3C05140F3C0 ))
  \picorv32/cpu_state[7]_latched_is_lh_Select_572_o1  (
    .I0(\picorv32/latched_is_lh_BRB0_9861 ),
    .I1(\picorv32/latched_is_lb_BRB1_9856 ),
    .I2(\picorv32/latched_is_lh_BRB2_9862 ),
    .I3(\picorv32/latched_is_lh_BRB3_9863 ),
    .I4(\picorv32/latched_is_lb_BRB4_9859 ),
    .I5(\picorv32/latched_is_lh_BRB5_9864 ),
    .O(\picorv32/latched_is_lh )
  );
  LUT5 #(
    .INIT ( 32'hAAAA8880 ))
  \picorv32/cpu_state[7]_latched_is_lb_Select_574_o1_SW7  (
    .I0(\picorv32/latched_is_lb ),
    .I1(\picorv32/cpu_state_FSM_FFd1 ),
    .I2(\picorv32/mem_do_rdata ),
    .I3(\picorv32/mem_do_prefetch ),
    .I4(N1093),
    .O(N1483)
  );
  LUT4 #(
    .INIT ( 16'hCE8A ))
  \picorv32/cpu_state[7]_latched_is_lb_Select_574_o1_SW8  (
    .I0(\picorv32/cpu_state_FSM_FFd1 ),
    .I1(\picorv32/latched_is_lb ),
    .I2(\picorv32/mem_do_rdata ),
    .I3(N1093),
    .O(N1484)
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAAA80808880 ))
  \picorv32/cpu_state[7]_latched_is_lb_Select_574_o1_SW9  (
    .I0(\picorv32/latched_is_lb ),
    .I1(\picorv32/cpu_state_FSM_FFd1 ),
    .I2(\picorv32/mem_do_rdata ),
    .I3(\picorv32/mem_do_prefetch ),
    .I4(sys_rst_INV_439_o_2326),
    .I5(N1093),
    .O(N1485)
  );
  LUT6 #(
    .INIT ( 64'hFBEAF3C05140F3C0 ))
  \picorv32/cpu_state[7]_latched_is_lb_Select_574_o2  (
    .I0(\picorv32/latched_is_lb_BRB0_9855 ),
    .I1(\picorv32/latched_is_lb_BRB1_9856 ),
    .I2(\picorv32/latched_is_lb_BRB2_9857 ),
    .I3(\picorv32/latched_is_lb_BRB3_9858 ),
    .I4(\picorv32/latched_is_lb_BRB4_9859 ),
    .I5(\picorv32/latched_is_lb_BRB5_9860 ),
    .O(\picorv32/latched_is_lb )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFF7FFFFFFFFF ))
  Mmux_basesoc_sdram_bankmachine0_cmd_ready11_SW2 (
    .I0(basesoc_sdram_bankmachine0_row_hit),
    .I1(_n4085),
    .I2(basesoc_sdram_bankmachine0_row_opened_1633),
    .I3(N1316),
    .I4(basesoc_sdram_cmd_valid1_FRB_2059),
    .I5(basesoc_sdram_bankmachine0_cmd_buffer_valid_n_1212),
    .O(N1487)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFF7FFFFFFFFF ))
  Mmux_basesoc_sdram_bankmachine0_cmd_ready11_SW3 (
    .I0(basesoc_sdram_bankmachine0_row_hit),
    .I1(_n4085),
    .I2(basesoc_sdram_bankmachine0_row_opened_1633),
    .I3(N1315),
    .I4(basesoc_sdram_cmd_valid1_FRB_2059),
    .I5(basesoc_sdram_bankmachine0_cmd_buffer_valid_n_1212),
    .O(N1488)
  );
  LUT6 #(
    .INIT ( 64'h3030303030553030 ))
  roundrobin0_grant_roundrobin3_grant_OR_332_o51 (
    .I0(new_master_wdata_ready_BRB26_10270),
    .I1(new_master_wdata_ready_BRB22_10269),
    .I2(basesoc_sdram_twtrcon_count_0_BRB4_9968),
    .I3(new_master_rdata_valid0_BRB12_10252),
    .I4(basesoc_sdram_dfi_p1_wrdata_en_BRB4_9786),
    .I5(basesoc_sdram_choose_cmd_grant_FSM_FFd2_BRB1_9957),
    .O(N2096)
  );
  LUT6 #(
    .INIT ( 64'hDFFFFFFFFFFFFFFF ))
  Mmux_basesoc_sdram_bankmachine1_cmd_ready11_SW2 (
    .I0(basesoc_sdram_bankmachine1_row_hit),
    .I1(N1316),
    .I2(_n4169),
    .I3(basesoc_sdram_bankmachine1_row_opened_1635),
    .I4(basesoc_sdram_bankmachine1_cmd_buffer_valid_n_1255),
    .I5(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_we),
    .O(N1490)
  );
  LUT6 #(
    .INIT ( 64'hDFFFFFFFFFFFFFFF ))
  Mmux_basesoc_sdram_bankmachine1_cmd_ready11_SW3 (
    .I0(basesoc_sdram_bankmachine1_row_hit),
    .I1(N1321),
    .I2(_n4169),
    .I3(basesoc_sdram_bankmachine1_row_opened_1635),
    .I4(basesoc_sdram_bankmachine1_cmd_buffer_valid_n_1255),
    .I5(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_we),
    .O(N1491)
  );
  LUT6 #(
    .INIT ( 64'h3055303030303030 ))
  roundrobin0_grant_roundrobin3_grant_OR_332_o1 (
    .I0(new_master_wdata_ready_BRB16_10266),
    .I1(new_master_wdata_ready_BRB12_10265),
    .I2(basesoc_sdram_twtrcon_count_0_BRB4_9968),
    .I3(new_master_rdata_valid0_BRB12_10252),
    .I4(basesoc_sdram_dfi_p1_wrdata_en_BRB4_9786),
    .I5(basesoc_sdram_choose_cmd_grant_FSM_FFd2_BRB1_9957),
    .O(N2093)
  );
  LUT6 #(
    .INIT ( 64'hDFFFFFFFFFFFFFFF ))
  Mmux_basesoc_sdram_bankmachine3_cmd_ready11_SW2 (
    .I0(basesoc_sdram_bankmachine3_row_hit),
    .I1(N1316),
    .I2(_n4222),
    .I3(basesoc_sdram_bankmachine3_row_opened_1639),
    .I4(basesoc_sdram_bankmachine3_cmd_buffer_valid_n_1341),
    .I5(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_we_1342),
    .O(N1493)
  );
  LUT6 #(
    .INIT ( 64'hDFFFFFFFFFFFFFFF ))
  Mmux_basesoc_sdram_bankmachine3_cmd_ready11_SW3 (
    .I0(basesoc_sdram_bankmachine3_row_hit),
    .I1(N1318),
    .I2(_n4222),
    .I3(basesoc_sdram_bankmachine3_row_opened_1639),
    .I4(basesoc_sdram_bankmachine3_cmd_buffer_valid_n_1341),
    .I5(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_we_1342),
    .O(N1494)
  );
  LUT6 #(
    .INIT ( 64'h5530303030303030 ))
  roundrobin0_grant_roundrobin3_grant_OR_332_o2 (
    .I0(new_master_wdata_ready_BRB21_10268),
    .I1(new_master_wdata_ready_BRB17_10267),
    .I2(basesoc_sdram_twtrcon_count_0_BRB4_9968),
    .I3(basesoc_sdram_dfi_p1_wrdata_en_BRB4_9786),
    .I4(new_master_rdata_valid0_BRB12_10252),
    .I5(basesoc_sdram_choose_cmd_grant_FSM_FFd2_BRB1_9957),
    .O(N2094)
  );
  LUT6 #(
    .INIT ( 64'hDFFFFFFFFFFFFFFF ))
  Mmux_basesoc_sdram_bankmachine2_cmd_ready11_SW2 (
    .I0(basesoc_sdram_bankmachine2_row_hit),
    .I1(N1316),
    .I2(_n4155),
    .I3(basesoc_sdram_bankmachine2_row_opened_1637),
    .I4(basesoc_sdram_bankmachine2_cmd_buffer_valid_n_1298),
    .I5(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_we),
    .O(N1496)
  );
  LUT6 #(
    .INIT ( 64'hDFFFFFFFFFFFFFFF ))
  Mmux_basesoc_sdram_bankmachine2_cmd_ready11_SW3 (
    .I0(basesoc_sdram_bankmachine2_row_hit),
    .I1(N1324),
    .I2(_n4155),
    .I3(basesoc_sdram_bankmachine2_row_opened_1637),
    .I4(basesoc_sdram_bankmachine2_cmd_buffer_valid_n_1298),
    .I5(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_we),
    .O(N1497)
  );
  LUT6 #(
    .INIT ( 64'h3030303055303030 ))
  roundrobin0_grant_roundrobin3_grant_OR_332_o3 (
    .I0(new_master_wdata_ready_BRB11_10264),
    .I1(new_master_wdata_ready_BRB7_10263),
    .I2(basesoc_sdram_twtrcon_count_0_BRB4_9968),
    .I3(basesoc_sdram_dfi_p1_wrdata_en_BRB4_9786),
    .I4(new_master_rdata_valid0_BRB12_10252),
    .I5(basesoc_sdram_choose_cmd_grant_FSM_FFd2_BRB1_9957),
    .O(N2092)
  );
  LUT4 #(
    .INIT ( 16'hA2AE ))
  _n5644_inv1_SW0 (
    .I0(N1339),
    .I1(basesoc_sdram_bankmachine2_row_hit),
    .I2(basesoc_sdram_cmd_valid1_FRB_2059),
    .I3(N1340),
    .O(N1499)
  );
  LUT6 #(
    .INIT ( 64'hAFA0FA0ABB88EE22 ))
  basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level_2_rstpot (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[2]),
    .I1(N1339),
    .I2(N1499),
    .I3(\Result<2>16 ),
    .I4(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .I5(basesoc_sdram_bankmachine2_cmd_ready),
    .O(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level_2_rstpot_9241)
  );
  LUT6 #(
    .INIT ( 64'hAFA0FA0ABB88EE22 ))
  basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level_3_rstpot (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[3]),
    .I1(N1339),
    .I2(N1499),
    .I3(\Result<3>12 ),
    .I4(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .I5(basesoc_sdram_bankmachine2_cmd_ready),
    .O(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level_3_rstpot_9242)
  );
  LUT3 #(
    .INIT ( 8'h72 ))
  _n5644_inv1_SW2 (
    .I0(basesoc_sdram_cmd_valid1_FRB_2059),
    .I1(N1339),
    .I2(N1340),
    .O(N1503)
  );
  LUT6 #(
    .INIT ( 64'h59A9A65699996666 ))
  basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level_0_rstpot (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[0]),
    .I1(N1339),
    .I2(basesoc_sdram_bankmachine2_row_hit),
    .I3(N1503),
    .I4(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .I5(basesoc_sdram_bankmachine2_cmd_ready),
    .O(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level_0_rstpot_9220)
  );
  LUT4 #(
    .INIT ( 16'h7545 ))
  _n5644_inv1_SW3 (
    .I0(N1339),
    .I1(basesoc_sdram_cmd_valid1_FRB_2059),
    .I2(basesoc_sdram_bankmachine2_row_hit),
    .I3(N1340),
    .O(N1505)
  );
  LUT6 #(
    .INIT ( 64'h66AAAA99A6A69A9A ))
  basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level_1_rstpot (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[1]),
    .I1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[0]),
    .I2(N1339),
    .I3(N1505),
    .I4(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .I5(basesoc_sdram_bankmachine2_cmd_ready),
    .O(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level_1_rstpot_9221)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFA8F8A8 ))
  \picorv32/mem_do_prefetch_mem_done_OR_610_o1_SW2  (
    .I0(\picorv32/cpu_state_FSM_FFd2 ),
    .I1(\picorv32/mem_do_wdata ),
    .I2(\picorv32/mem_do_prefetch ),
    .I3(\picorv32/cpu_state_FSM_FFd1 ),
    .I4(\picorv32/mem_do_rdata ),
    .I5(N925),
    .O(N1507)
  );
  LUT6 #(
    .INIT ( 64'hFDF82070FFF000F0 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<10>1  (
    .I0(\picorv32/mem_valid ),
    .I1(N1429),
    .I2(N1507),
    .I3(N1428),
    .I4(N1508),
    .I5(basesoc_picorv32_mem_ready),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<10>1_4520 )
  );
  LUT3 #(
    .INIT ( 8'h72 ))
  _n5612_inv1_SW0 (
    .I0(basesoc_sdram_cmd_valid1_FRB_2059),
    .I1(N1342),
    .I2(N1343),
    .O(N1510)
  );
  LUT6 #(
    .INIT ( 64'h59A9A65699996666 ))
  basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level_0_rstpot (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[0]),
    .I1(N1342),
    .I2(basesoc_sdram_bankmachine0_row_hit),
    .I3(N1510),
    .I4(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .I5(basesoc_sdram_bankmachine0_cmd_ready),
    .O(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level_0_rstpot_9214)
  );
  LUT4 #(
    .INIT ( 16'h7545 ))
  _n5612_inv1_SW1 (
    .I0(N1342),
    .I1(basesoc_sdram_cmd_valid1_FRB_2059),
    .I2(basesoc_sdram_bankmachine0_row_hit),
    .I3(N1343),
    .O(N1512)
  );
  LUT6 #(
    .INIT ( 64'h66AAAA99A6A69A9A ))
  basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level_1_rstpot (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[1]),
    .I1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[0]),
    .I2(N1342),
    .I3(N1512),
    .I4(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .I5(basesoc_sdram_bankmachine0_cmd_ready),
    .O(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level_1_rstpot_9215)
  );
  LUT4 #(
    .INIT ( 16'h7FFE ))
  _n5612_inv1_SW3 (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .I1(N1343),
    .I2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[1]),
    .I3(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[0]),
    .O(N1515)
  );
  LUT6 #(
    .INIT ( 64'h6555AA9A5555AAAA ))
  basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level_2_rstpot (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[2]),
    .I1(basesoc_sdram_cmd_valid1_FRB_2059),
    .I2(basesoc_sdram_bankmachine0_row_hit),
    .I3(N1515),
    .I4(N1514),
    .I5(basesoc_sdram_bankmachine0_cmd_ready),
    .O(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level_2_rstpot_9216)
  );
  LUT5 #(
    .INIT ( 32'h7FFFFFFE ))
  _n5612_inv1_SW5 (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .I1(N1343),
    .I2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[2]),
    .I3(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[1]),
    .I4(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[0]),
    .O(N1518)
  );
  LUT6 #(
    .INIT ( 64'h6555AA9A5555AAAA ))
  basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level_3_rstpot (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[3]),
    .I1(basesoc_sdram_cmd_valid1_FRB_2059),
    .I2(basesoc_sdram_bankmachine0_row_hit),
    .I3(N1518),
    .I4(N1517),
    .I5(basesoc_sdram_bankmachine0_cmd_ready),
    .O(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level_3_rstpot_9238)
  );
  LUT3 #(
    .INIT ( 8'h72 ))
  _n5628_inv1_SW0 (
    .I0(basesoc_sdram_cmd_valid1_FRB_2059),
    .I1(N1345),
    .I2(N1346),
    .O(N1520)
  );
  LUT6 #(
    .INIT ( 64'h59A9A65699996666 ))
  basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level_0_rstpot (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[0]),
    .I1(N1345),
    .I2(basesoc_sdram_bankmachine1_row_hit),
    .I3(N1520),
    .I4(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_we),
    .I5(basesoc_sdram_bankmachine1_cmd_ready),
    .O(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level_0_rstpot_9217)
  );
  LUT4 #(
    .INIT ( 16'h7545 ))
  _n5628_inv1_SW1 (
    .I0(N1345),
    .I1(basesoc_sdram_cmd_valid1_FRB_2059),
    .I2(basesoc_sdram_bankmachine1_row_hit),
    .I3(N1346),
    .O(N1522)
  );
  LUT6 #(
    .INIT ( 64'h66AAAA99A6A69A9A ))
  basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level_1_rstpot (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[1]),
    .I1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[0]),
    .I2(N1345),
    .I3(N1522),
    .I4(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_we),
    .I5(basesoc_sdram_bankmachine1_cmd_ready),
    .O(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level_1_rstpot_9218)
  );
  LUT4 #(
    .INIT ( 16'h7FFE ))
  _n5628_inv1_SW3 (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_we),
    .I1(N1346),
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[1]),
    .I3(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[0]),
    .O(N1525)
  );
  LUT6 #(
    .INIT ( 64'h6555AA9A5555AAAA ))
  basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level_2_rstpot (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[2]),
    .I1(basesoc_sdram_cmd_valid1_FRB_2059),
    .I2(basesoc_sdram_bankmachine1_row_hit),
    .I3(N1525),
    .I4(N1524),
    .I5(basesoc_sdram_bankmachine1_cmd_ready),
    .O(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level_2_rstpot_9219)
  );
  LUT5 #(
    .INIT ( 32'h7FFFFFFE ))
  _n5628_inv1_SW5 (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_we),
    .I1(N1346),
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[2]),
    .I3(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[1]),
    .I4(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[0]),
    .O(N1528)
  );
  LUT6 #(
    .INIT ( 64'h6555AA9A5555AAAA ))
  basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level_3_rstpot (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[3]),
    .I1(basesoc_sdram_cmd_valid1_FRB_2059),
    .I2(basesoc_sdram_bankmachine1_row_hit),
    .I3(N1528),
    .I4(N1527),
    .I5(basesoc_sdram_bankmachine1_cmd_ready),
    .O(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level_3_rstpot_9239)
  );
  LUT5 #(
    .INIT ( 32'h2A202B23 ))
  basesoc_sdram_choose_cmd_ce1_SW0 (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd2_BRB0_10256),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd2_BRB2_10257),
    .I2(new_master_rdata_valid0_BRB12_10252),
    .I3(basesoc_sdram_choose_cmd_grant_FSM_FFd2_BRB6_10258),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd2_BRB7_10259),
    .O(N2399)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFDDDF8880 ))
  \basesoc_sdram_choose_cmd_grant_FSM_FFd2-In4  (
    .I0(new_master_rdata_valid0_BRB1_9777),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd2_BRB1_9957),
    .I2(multiplexer_state_FSM_FFd1_BRB2_9796),
    .I3(basesoc_sdram_dfi_p1_wrdata_en_BRB1_9783),
    .I4(N2399),
    .I5(N2400),
    .O(basesoc_sdram_choose_cmd_grant_FSM_FFd2)
  );
  LUT6 #(
    .INIT ( 64'hFB0BFBFBBBBBBBBB ))
  \picorv32/mem_rdata_latched[6]_GND_2_o_equal_169_o<6>1_SW2  (
    .I0(\picorv32/mem_rdata_q [4]),
    .I1(\picorv32/mem_rdata_q [1]),
    .I2(\picorv32/mem_valid ),
    .I3(basesoc_done_mmx_out10),
    .I4(basesoc_done_mmx_out26),
    .I5(basesoc_picorv32_mem_ready),
    .O(N1532)
  );
  LUT6 #(
    .INIT ( 64'h0000000400000000 ))
  \picorv32/mem_rdata_latched[6]_GND_2_o_equal_169_o<6>1  (
    .I0(\picorv32/is_alu_reg_imm_BRB0_9835 ),
    .I1(\picorv32/is_alu_reg_imm_BRB1_9836 ),
    .I2(\picorv32/is_alu_reg_imm_BRB3_9838 ),
    .I3(\picorv32/is_alu_reg_reg_BRB5_9853 ),
    .I4(\picorv32/is_sb_sh_sw_BRB4_9854 ),
    .I5(\picorv32/is_alu_reg_imm_BRB2_9837 ),
    .O(\picorv32/is_sb_sh_sw )
  );
  LUT6 #(
    .INIT ( 64'hFB0BFBFBBBBBBBBB ))
  \picorv32/mem_rdata_latched[6]_GND_2_o_equal_170_o<6>1_SW2  (
    .I0(\picorv32/mem_rdata_q [2]),
    .I1(\picorv32/mem_rdata_q [1]),
    .I2(\picorv32/mem_valid ),
    .I3(basesoc_done_mmx_out5),
    .I4(basesoc_done_mmx_out26),
    .I5(basesoc_picorv32_mem_ready),
    .O(N1534)
  );
  LUT6 #(
    .INIT ( 64'h0000000400000000 ))
  \picorv32/mem_rdata_latched[6]_GND_2_o_equal_170_o<6>1  (
    .I0(\picorv32/is_alu_reg_imm_BRB0_9835 ),
    .I1(\picorv32/is_alu_reg_imm_BRB1_9836 ),
    .I2(\picorv32/is_alu_reg_imm_BRB2_9837 ),
    .I3(\picorv32/is_alu_reg_imm_BRB3_9838 ),
    .I4(\picorv32/is_alu_reg_imm_BRB4_9839 ),
    .I5(\picorv32/is_alu_reg_imm_BRB5_9840 ),
    .O(\picorv32/is_alu_reg_imm )
  );
  LUT6 #(
    .INIT ( 64'hF808080888888888 ))
  \picorv32/mem_rdata_latched[6]_GND_2_o_equal_171_o<6>1_SW2  (
    .I0(\picorv32/mem_rdata_q [5]),
    .I1(\picorv32/mem_rdata_q [1]),
    .I2(\picorv32/mem_valid ),
    .I3(basesoc_done_mmx_out11),
    .I4(basesoc_done_mmx_out26),
    .I5(basesoc_picorv32_mem_ready),
    .O(N1536)
  );
  LUT6 #(
    .INIT ( 64'h0000000004000000 ))
  \picorv32/mem_rdata_latched[6]_GND_2_o_equal_171_o<6>1  (
    .I0(\picorv32/is_alu_reg_imm_BRB0_9835 ),
    .I1(\picorv32/is_alu_reg_reg_BRB1_9852 ),
    .I2(\picorv32/is_alu_reg_imm_BRB3_9838 ),
    .I3(\picorv32/is_alu_reg_imm_BRB5_9840 ),
    .I4(\picorv32/is_alu_reg_imm_BRB1_9836 ),
    .I5(\picorv32/is_alu_reg_reg_BRB5_9853 ),
    .O(\picorv32/is_alu_reg_reg )
  );
  LUT6 #(
    .INIT ( 64'hF808080888888888 ))
  \picorv32/mem_rdata_latched[6]_GND_2_o_equal_159_o<6>1_SW2  (
    .I0(\picorv32/mem_rdata_q [4]),
    .I1(\picorv32/mem_rdata_q [1]),
    .I2(\picorv32/mem_valid ),
    .I3(basesoc_done_mmx_out10),
    .I4(basesoc_done_mmx_out26),
    .I5(basesoc_picorv32_mem_ready),
    .O(N1538)
  );
  LUT6 #(
    .INIT ( 64'h0000000000080000 ))
  \picorv32/mem_rdata_latched[6]_GND_2_o_equal_159_o<6>1  (
    .I0(\picorv32/instr_auipc_BRB1_10048 ),
    .I1(\picorv32/is_alu_reg_reg_BRB5_9853 ),
    .I2(\picorv32/is_alu_reg_imm_BRB2_9837 ),
    .I3(\picorv32/is_alu_reg_imm_BRB3_9838 ),
    .I4(\picorv32/is_alu_reg_imm_BRB1_9836 ),
    .I5(\picorv32/is_alu_reg_imm_BRB0_9835 ),
    .O(\picorv32/instr_auipc )
  );
  LUT6 #(
    .INIT ( 64'h0000000000008000 ))
  \picorv32/mem_rdata_latched[6]_GND_2_o_equal_158_o<6>2  (
    .I0(\picorv32/is_alu_reg_reg_BRB1_9852 ),
    .I1(\picorv32/is_alu_reg_reg_BRB5_9853 ),
    .I2(\picorv32/is_alu_reg_imm_BRB5_9840 ),
    .I3(\picorv32/is_alu_reg_imm_BRB1_9836 ),
    .I4(\picorv32/is_alu_reg_imm_BRB3_9838 ),
    .I5(\picorv32/is_alu_reg_imm_BRB0_9835 ),
    .O(\picorv32/instr_lui )
  );
  LUT6 #(
    .INIT ( 64'h0000000000010000 ))
  \picorv32/mem_rdata_latched[6]_GND_2_o_equal_168_o<6>1  (
    .I0(\picorv32/is_alu_reg_imm_BRB4_9839 ),
    .I1(\picorv32/is_alu_reg_imm_BRB5_9840 ),
    .I2(\picorv32/is_alu_reg_imm_BRB2_9837 ),
    .I3(\picorv32/is_alu_reg_imm_BRB3_9838 ),
    .I4(\picorv32/is_alu_reg_imm_BRB1_9836 ),
    .I5(\picorv32/is_alu_reg_imm_BRB0_9835 ),
    .O(\picorv32/is_lb_lh_lw_lbu_lhu )
  );
  LUT3 #(
    .INIT ( 8'hFE ))
  \picorv32/cpu_state[7]_mem_do_rinst_Select_556_o3_SW0  (
    .I0(\picorv32/out361_FRB_5354 ),
    .I1(\picorv32/cpu_state_FSM_FFd6-In3 ),
    .I2(\picorv32/is_slli_srli_srai_6422 ),
    .O(N1544)
  );
  LUT6 #(
    .INIT ( 64'hFFF0F0F0FFFFEEEE ))
  \picorv32/cpu_state[7]_mem_do_rinst_Select_556_o2_SW1  (
    .I0(\picorv32/pcpi_mul/pcpi_wr_6714 ),
    .I1(\picorv32/pcpi_div/pcpi_ready_6680 ),
    .I2(\picorv32/is_lb_lh_lw_lbu_lhu ),
    .I3(N1544),
    .I4(\picorv32/mem_do_rinst ),
    .I5(\picorv32/_n1471 ),
    .O(N1416)
  );
  LUT5 #(
    .INIT ( 32'hF888F000 ))
  \picorv32/Mmux_mem_rdata_word302_SW0  (
    .I0(\picorv32/reg_op1_1 ),
    .I1(\picorv32/Mmux_mem_rdata_word111 ),
    .I2(\picorv32/Mmux_mem_rdata_word110 ),
    .I3(basesoc_done_mmx_out14),
    .I4(basesoc_done_mmx_out31),
    .O(N1546)
  );
  LUT6 #(
    .INIT ( 64'hE0E0C0C0E0A0C000 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<15>11  (
    .I0(\picorv32/latched_is_lh ),
    .I1(\picorv32/latched_is_lb ),
    .I2(\picorv32/cpu_state_FSM_FFd1 ),
    .I3(N1546),
    .I4(\picorv32/mem_rdata_word[15] ),
    .I5(\picorv32/Mmux_mem_rdata_word30 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<15>1_4531 )
  );
  LUT3 #(
    .INIT ( 8'hFD ))
  \basesoc_sdram_choose_cmd_grant_FSM_FFd2-In3_SW0_SW1  (
    .I0(basesoc_sdram_bankmachine0_cmd_valid),
    .I1(basesoc_sdram_bankmachine0_cmd_payload_is_write),
    .I2(basesoc_sdram_bankmachine0_cmd_payload_is_read),
    .O(N1549)
  );
  LUT6 #(
    .INIT ( 64'hB888B8B8F000F0F0 ))
  \basesoc_sdram_choose_cmd_grant_FSM_FFd2-In3  (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd2_BRB12_10273),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd2_BRB9_10272),
    .I2(basesoc_sdram_choose_cmd_grant_FSM_FFd2_BRB4_10271),
    .I3(new_master_rdata_valid0_BRB3_9779),
    .I4(basesoc_sdram_dfi_p1_wrdata_en_BRB4_9786),
    .I5(basesoc_sdram_choose_cmd_grant_FSM_FFd2_BRB1_9957),
    .O(N2400)
  );
  LUT5 #(
    .INIT ( 32'h00080000 ))
  basesoc_interface0_wb_sdram_cyc_basesoc_interface0_wb_sdram_ack_AND_213_o1_SW0 (
    .I0(cache_state_FSM_FFd3_3701),
    .I1(\picorv32/mem_wstrb [0]),
    .I2(N1452),
    .I3(\picorv32/mem_addr [2]),
    .I4(\picorv32/mem_valid ),
    .O(N1551)
  );
  LUT6 #(
    .INIT ( 64'hBAAAAAAA30000000 ))
  \Mmux_basesoc_data_port_we<4>11  (
    .I0(cache_state_FSM_FFd1_965),
    .I1(n0011),
    .I2(basesoc_slave_sel[3]),
    .I3(N1551),
    .I4(\basesoc_tag_do_tag[20]_GND_1_o_equal_403_o ),
    .I5(basesoc_ack),
    .O(basesoc_data_port_we[4])
  );
  LUT5 #(
    .INIT ( 32'h00080000 ))
  basesoc_interface0_wb_sdram_cyc_basesoc_interface0_wb_sdram_ack_AND_213_o1_SW1 (
    .I0(cache_state_FSM_FFd3_3701),
    .I1(\picorv32/mem_wstrb [1]),
    .I2(N1452),
    .I3(\picorv32/mem_addr [2]),
    .I4(\picorv32/mem_valid ),
    .O(N1553)
  );
  LUT6 #(
    .INIT ( 64'hBAAAAAAA30000000 ))
  \Mmux_basesoc_data_port_we<5>11  (
    .I0(cache_state_FSM_FFd1_965),
    .I1(n0011),
    .I2(basesoc_slave_sel[3]),
    .I3(N1553),
    .I4(\basesoc_tag_do_tag[20]_GND_1_o_equal_403_o ),
    .I5(basesoc_ack),
    .O(basesoc_data_port_we[5])
  );
  LUT5 #(
    .INIT ( 32'h00080000 ))
  basesoc_interface0_wb_sdram_cyc_basesoc_interface0_wb_sdram_ack_AND_213_o1_SW2 (
    .I0(cache_state_FSM_FFd3_3701),
    .I1(\picorv32/mem_wstrb [2]),
    .I2(N1452),
    .I3(\picorv32/mem_addr [2]),
    .I4(\picorv32/mem_valid ),
    .O(N1555)
  );
  LUT6 #(
    .INIT ( 64'hBAAAAAAA30000000 ))
  \Mmux_basesoc_data_port_we<6>11  (
    .I0(cache_state_FSM_FFd1_965),
    .I1(n0011),
    .I2(basesoc_slave_sel[3]),
    .I3(N1555),
    .I4(\basesoc_tag_do_tag[20]_GND_1_o_equal_403_o ),
    .I5(basesoc_ack),
    .O(basesoc_data_port_we[6])
  );
  LUT5 #(
    .INIT ( 32'h00080000 ))
  basesoc_interface0_wb_sdram_cyc_basesoc_interface0_wb_sdram_ack_AND_213_o1_SW3 (
    .I0(cache_state_FSM_FFd3_3701),
    .I1(\picorv32/mem_wstrb [3]),
    .I2(N1452),
    .I3(\picorv32/mem_addr [2]),
    .I4(\picorv32/mem_valid ),
    .O(N1557)
  );
  LUT6 #(
    .INIT ( 64'hBAAAAAAA30000000 ))
  \Mmux_basesoc_data_port_we<7>11  (
    .I0(cache_state_FSM_FFd1_965),
    .I1(n0011),
    .I2(basesoc_slave_sel[3]),
    .I3(N1557),
    .I4(\basesoc_tag_do_tag[20]_GND_1_o_equal_403_o ),
    .I5(basesoc_ack),
    .O(basesoc_data_port_we[7])
  );
  LUT5 #(
    .INIT ( 32'h40000000 ))
  basesoc_interface0_wb_sdram_cyc_basesoc_interface0_wb_sdram_ack_AND_213_o1_SW4 (
    .I0(N1452),
    .I1(\picorv32/mem_valid ),
    .I2(cache_state_FSM_FFd3_3701),
    .I3(\picorv32/mem_wstrb [0]),
    .I4(\picorv32/mem_addr [2]),
    .O(N1559)
  );
  LUT6 #(
    .INIT ( 64'hBAAAAAAA30000000 ))
  \Mmux_basesoc_data_port_we<0>11  (
    .I0(cache_state_FSM_FFd1_965),
    .I1(n0011),
    .I2(basesoc_slave_sel[3]),
    .I3(N1559),
    .I4(\basesoc_tag_do_tag[20]_GND_1_o_equal_403_o ),
    .I5(basesoc_ack),
    .O(basesoc_data_port_we[0])
  );
  LUT5 #(
    .INIT ( 32'h40000000 ))
  basesoc_interface0_wb_sdram_cyc_basesoc_interface0_wb_sdram_ack_AND_213_o1_SW5 (
    .I0(N1452),
    .I1(\picorv32/mem_valid ),
    .I2(cache_state_FSM_FFd3_3701),
    .I3(\picorv32/mem_wstrb [1]),
    .I4(\picorv32/mem_addr [2]),
    .O(N1561)
  );
  LUT6 #(
    .INIT ( 64'hBAAAAAAA30000000 ))
  \Mmux_basesoc_data_port_we<1>11  (
    .I0(cache_state_FSM_FFd1_965),
    .I1(n0011),
    .I2(basesoc_slave_sel[3]),
    .I3(N1561),
    .I4(\basesoc_tag_do_tag[20]_GND_1_o_equal_403_o ),
    .I5(basesoc_ack),
    .O(basesoc_data_port_we[1])
  );
  LUT5 #(
    .INIT ( 32'h40000000 ))
  basesoc_interface0_wb_sdram_cyc_basesoc_interface0_wb_sdram_ack_AND_213_o1_SW6 (
    .I0(N1452),
    .I1(\picorv32/mem_valid ),
    .I2(cache_state_FSM_FFd3_3701),
    .I3(\picorv32/mem_wstrb [2]),
    .I4(\picorv32/mem_addr [2]),
    .O(N1563)
  );
  LUT6 #(
    .INIT ( 64'hBAAAAAAA30000000 ))
  \Mmux_basesoc_data_port_we<2>11  (
    .I0(cache_state_FSM_FFd1_965),
    .I1(n0011),
    .I2(basesoc_slave_sel[3]),
    .I3(N1563),
    .I4(\basesoc_tag_do_tag[20]_GND_1_o_equal_403_o ),
    .I5(basesoc_ack),
    .O(basesoc_data_port_we[2])
  );
  LUT5 #(
    .INIT ( 32'h40000000 ))
  basesoc_interface0_wb_sdram_cyc_basesoc_interface0_wb_sdram_ack_AND_213_o1_SW7 (
    .I0(N1452),
    .I1(\picorv32/mem_valid ),
    .I2(cache_state_FSM_FFd3_3701),
    .I3(\picorv32/mem_wstrb [3]),
    .I4(\picorv32/mem_addr [2]),
    .O(N1565)
  );
  LUT6 #(
    .INIT ( 64'hBAAAAAAA30000000 ))
  \Mmux_basesoc_data_port_we<3>11  (
    .I0(cache_state_FSM_FFd1_965),
    .I1(n0011),
    .I2(basesoc_slave_sel[3]),
    .I3(N1565),
    .I4(\basesoc_tag_do_tag[20]_GND_1_o_equal_403_o ),
    .I5(basesoc_ack),
    .O(basesoc_data_port_we[3])
  );
  LUT6 #(
    .INIT ( 64'hFEFEBBAA222288AA ))
  basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce1_SW0 (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[3]),
    .I1(basesoc_sdram_bankmachine3_cmd_buffer_valid_n_1341),
    .I2(\n0585<3>1 ),
    .I3(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_do_read1_rstpot),
    .I4(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .I5(\Result<3>13 ),
    .O(N1567)
  );
  LUT6 #(
    .INIT ( 64'hFFBF4000FFFF0000 ))
  basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level_3_rstpot (
    .I0(basesoc_sdram_cmd_valid1_FRB_2059),
    .I1(_n4222),
    .I2(basesoc_sdram_bankmachine3_row_hit),
    .I3(N1568),
    .I4(N1567),
    .I5(basesoc_sdram_bankmachine3_cmd_ready),
    .O(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level_3_rstpot_9240)
  );
  LUT6 #(
    .INIT ( 64'h96B4969687A58787 ))
  basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce1_SW2 (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .I1(basesoc_sdram_bankmachine3_cmd_buffer_valid_n_1341),
    .I2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[0]),
    .I3(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[3]),
    .I4(\n0585<3>1 ),
    .I5(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_do_read1_rstpot),
    .O(N1570)
  );
  LUT6 #(
    .INIT ( 64'h4000FFBF0000FFFF ))
  basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level_0_rstpot (
    .I0(basesoc_sdram_cmd_valid1_FRB_2059),
    .I1(_n4222),
    .I2(basesoc_sdram_bankmachine3_row_hit),
    .I3(N1571),
    .I4(N1570),
    .I5(basesoc_sdram_bankmachine3_cmd_ready),
    .O(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level_0_rstpot_9222)
  );
  LUT6 #(
    .INIT ( 64'h4000FFBF0000FFFF ))
  basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level_1_rstpot (
    .I0(basesoc_sdram_cmd_valid1_FRB_2059),
    .I1(_n4222),
    .I2(basesoc_sdram_bankmachine3_row_hit),
    .I3(N1574),
    .I4(N1573),
    .I5(basesoc_sdram_bankmachine3_cmd_ready),
    .O(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level_1_rstpot_9223)
  );
  LUT6 #(
    .INIT ( 64'h00BF40FF00FF00FF ))
  basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level_2_rstpot (
    .I0(basesoc_sdram_cmd_valid1_FRB_2059),
    .I1(_n4222),
    .I2(basesoc_sdram_bankmachine3_row_hit),
    .I3(N1576),
    .I4(N1577),
    .I5(basesoc_sdram_bankmachine3_cmd_ready),
    .O(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level_2_rstpot_9224)
  );
  LUT6 #(
    .INIT ( 64'hBBBBAFAA8888A0AA ))
  \picorv32/Mmux_mem_rdata_latched_noshuffle201  (
    .I0(\picorv32/mem_rdata_q [27]),
    .I1(N1367),
    .I2(N1368),
    .I3(\basesoc_tag_do_tag[20]_GND_1_o_equal_403_o ),
    .I4(N1275),
    .I5(basesoc_done_mmx_out3),
    .O(\picorv32/mem_rdata_latched_noshuffle [27])
  );
  LUT6 #(
    .INIT ( 64'hBBBBAFAA8888A0AA ))
  \picorv32/Mmux_mem_rdata_latched_noshuffle71  (
    .I0(\picorv32/mem_rdata_q [15]),
    .I1(N1367),
    .I2(N1368),
    .I3(\basesoc_tag_do_tag[20]_GND_1_o_equal_403_o ),
    .I4(N1275),
    .I5(basesoc_done_mmx_out22),
    .O(\picorv32/mem_rdata_latched_noshuffle [15])
  );
  LUT6 #(
    .INIT ( 64'hBBBBAFAA8888A0AA ))
  \picorv32/Mmux_mem_rdata_latched_noshuffle81  (
    .I0(\picorv32/mem_rdata_q [16]),
    .I1(N1367),
    .I2(N1368),
    .I3(\basesoc_tag_do_tag[20]_GND_1_o_equal_403_o ),
    .I4(N1275),
    .I5(basesoc_done_mmx_out23),
    .O(\picorv32/mem_rdata_latched_noshuffle [16])
  );
  LUT6 #(
    .INIT ( 64'hBBBBAFAA8888A0AA ))
  \picorv32/Mmux_mem_rdata_latched_noshuffle91  (
    .I0(\picorv32/mem_rdata_q [17]),
    .I1(N1367),
    .I2(N1368),
    .I3(\basesoc_tag_do_tag[20]_GND_1_o_equal_403_o ),
    .I4(N1275),
    .I5(basesoc_done_mmx_out24),
    .O(\picorv32/mem_rdata_latched_noshuffle [17])
  );
  LUT6 #(
    .INIT ( 64'hBBBBAFAA8888A0AA ))
  \picorv32/Mmux_mem_rdata_latched_noshuffle101  (
    .I0(\picorv32/mem_rdata_q [18]),
    .I1(N1367),
    .I2(N1368),
    .I3(\basesoc_tag_do_tag[20]_GND_1_o_equal_403_o ),
    .I4(N1275),
    .I5(basesoc_done_mmx_out25),
    .O(\picorv32/mem_rdata_latched_noshuffle [18])
  );
  LUT6 #(
    .INIT ( 64'hBBBBAFAA8888A0AA ))
  \picorv32/Mmux_mem_rdata_latched_noshuffle111  (
    .I0(\picorv32/mem_rdata_q [19]),
    .I1(N1367),
    .I2(N1368),
    .I3(\basesoc_tag_do_tag[20]_GND_1_o_equal_403_o ),
    .I4(N1275),
    .I5(basesoc_done_mmx_out27),
    .O(\picorv32/mem_rdata_latched_noshuffle [19])
  );
  LUT6 #(
    .INIT ( 64'h0C0F0A0A0F0F0000 ))
  \picorv32/mem_valid_rstpot1  (
    .I0(\picorv32/mem_valid_BRB5_9971 ),
    .I1(\picorv32/mem_valid_BRB3_9970 ),
    .I2(\picorv32/mem_valid_BRB0_9969 ),
    .I3(\picorv32/decoder_pseudo_trigger_BRB3_9828 ),
    .I4(\picorv32/decoder_pseudo_trigger_BRB4_9829 ),
    .I5(\picorv32/decoder_trigger_BRB0_9831 ),
    .O(\picorv32/mem_valid )
  );
  LUT6 #(
    .INIT ( 64'h0404044400000040 ))
  \picorv32/mem_do_prefetch_rstpot1  (
    .I0(\picorv32/cpu_state_FSM_FFd2_BRB3_9819 ),
    .I1(\picorv32/decoder_trigger_BRB0_9831 ),
    .I2(\picorv32/mem_do_prefetch_BRB2_9876 ),
    .I3(\picorv32/mem_do_prefetch_BRB3_9877 ),
    .I4(\picorv32/mem_do_prefetch_BRB4_9878 ),
    .I5(\picorv32/cpu_state_FSM_FFd2_BRB4_9820 ),
    .O(\picorv32/mem_do_prefetch )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFDF8ADFDF ))
  array_muxed16_INV_286_o1 (
    .I0(multiplexer_state_FSM_FFd3_2742),
    .I1(N831),
    .I2(rhs_array_muxed6),
    .I3(N827),
    .I4(rhs_array_muxed0),
    .I5(N1316),
    .O(array_muxed16_INV_286_o)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFDF8ADFDF ))
  array_muxed17_INV_287_o1 (
    .I0(multiplexer_state_FSM_FFd3_2742),
    .I1(N833),
    .I2(rhs_array_muxed6),
    .I3(N829),
    .I4(rhs_array_muxed0),
    .I5(N1316),
    .O(array_muxed17_INV_287_o)
  );
  LUT5 #(
    .INIT ( 32'h51555955 ))
  \Mcount_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level_cy<2>12_SW0  (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[3]),
    .I1(\picorv32/mem_addr [11]),
    .I2(basesoc_sdram_bankmachine2_req_lock),
    .I3(basesoc_port_cmd_ready4_4511),
    .I4(\n0585<3>1 ),
    .O(N1601)
  );
  LUT5 #(
    .INIT ( 32'h7F8001FE ))
  \Mcount_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level_xor<3>11  (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[2]),
    .I1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[1]),
    .I2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[0]),
    .I3(N1601),
    .I4(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .O(\Result<3>13 )
  );
  LUT5 #(
    .INIT ( 32'hFFFFFFFE ))
  basesoc_port_cmd_ready4_SW1_SW0 (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[2]),
    .I1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[3]),
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[1]),
    .I3(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[0]),
    .I4(basesoc_sdram_bankmachine0_cmd_buffer_valid_n_1212),
    .O(N1603)
  );
  LUT6 #(
    .INIT ( 64'h0000000004000000 ))
  basesoc_port_cmd_ready4 (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_valid_n_1255),
    .I1(litedramwishbone2native_state_FSM_FFd3_2083),
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[3]),
    .I3(\n0332<3>1 ),
    .I4(\picorv32/mem_addr [12]),
    .I5(N1603),
    .O(basesoc_port_cmd_ready4_4511)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/alu_out_0_SW1  (
    .I0(\picorv32/Mcompar_alu_ltu_cy [15]),
    .I1(\picorv32/is_sltiu_bltu_sltu_6645 ),
    .I2(\picorv32/instr_bgeu_6317 ),
    .O(N1605)
  );
  LUT5 #(
    .INIT ( 32'hABAAFFAA ))
  \picorv32/Mmux_cpu_state[7]_mem_do_rinst_MUX_2059_o13_SW0  (
    .I0(\picorv32/decoder_trigger_BRB8_10058 ),
    .I1(\picorv32/decoder_trigger_BRB7_10057 ),
    .I2(\picorv32/decoder_trigger_BRB6_10056 ),
    .I3(\picorv32/cpu_state_FSM_FFd4_BRB4_9825 ),
    .I4(\picorv32/cpu_state_FSM_FFd4_BRB3_9824 ),
    .O(N2172)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFDDF ))
  basesoc_sram_bus_ack_basesoc_interface1_wb_sdram_ack_OR_216_o1_SW1 (
    .I0(\picorv32/mem_valid ),
    .I1(basesoc_sram_bus_ack_596),
    .I2(\picorv32/mem_instr_432 ),
    .I3(basesoc_grant_1650),
    .I4(spiflash_bus_ack_1632),
    .I5(basesoc_bus_wishbone_ack_1014),
    .O(N1607)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFF55D5 ))
  \Mcount_basesoc_count_lut<0>  (
    .I0(basesoc_count[0]),
    .I1(\basesoc_tag_do_tag[20]_GND_1_o_equal_403_o ),
    .I2(cache_state_FSM_FFd3_3701),
    .I3(cache_state_FSM_FFd2_3702),
    .I4(basesoc_done),
    .I5(N1607),
    .O(Mcount_basesoc_count_lut[0])
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFF55D5 ))
  \Mcount_basesoc_count_lut<1>  (
    .I0(basesoc_count[1]),
    .I1(\basesoc_tag_do_tag[20]_GND_1_o_equal_403_o ),
    .I2(cache_state_FSM_FFd3_3701),
    .I3(cache_state_FSM_FFd2_3702),
    .I4(basesoc_done),
    .I5(N1607),
    .O(Mcount_basesoc_count_lut[1])
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFF55D5 ))
  \Mcount_basesoc_count_lut<2>  (
    .I0(basesoc_count[2]),
    .I1(\basesoc_tag_do_tag[20]_GND_1_o_equal_403_o ),
    .I2(cache_state_FSM_FFd3_3701),
    .I3(cache_state_FSM_FFd2_3702),
    .I4(basesoc_done),
    .I5(N1607),
    .O(Mcount_basesoc_count_lut[2])
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFF55D5 ))
  \Mcount_basesoc_count_lut<3>  (
    .I0(basesoc_count[3]),
    .I1(\basesoc_tag_do_tag[20]_GND_1_o_equal_403_o ),
    .I2(cache_state_FSM_FFd3_3701),
    .I3(cache_state_FSM_FFd2_3702),
    .I4(basesoc_done),
    .I5(N1607),
    .O(Mcount_basesoc_count_lut[3])
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFF55D5 ))
  \Mcount_basesoc_count_lut<4>  (
    .I0(basesoc_count[4]),
    .I1(\basesoc_tag_do_tag[20]_GND_1_o_equal_403_o ),
    .I2(cache_state_FSM_FFd3_3701),
    .I3(cache_state_FSM_FFd2_3702),
    .I4(basesoc_done),
    .I5(N1607),
    .O(Mcount_basesoc_count_lut[4])
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFF55D5 ))
  \Mcount_basesoc_count_lut<5>  (
    .I0(basesoc_count[5]),
    .I1(\basesoc_tag_do_tag[20]_GND_1_o_equal_403_o ),
    .I2(cache_state_FSM_FFd3_3701),
    .I3(cache_state_FSM_FFd2_3702),
    .I4(basesoc_done),
    .I5(N1607),
    .O(Mcount_basesoc_count_lut[5])
  );
  LUT6 #(
    .INIT ( 64'hACAAAAAACCACCCAA ))
  \picorv32/Mcompar_alu_lts_cy<15>_SW0  (
    .I0(\picorv32/is_slti_blt_slt_6646 ),
    .I1(\picorv32/instr_bge_6318 ),
    .I2(\picorv32/reg_op2_30_6049 ),
    .I3(\picorv32/reg_op2_31_6050 ),
    .I4(\picorv32/reg_op1_30 ),
    .I5(\picorv32/reg_op1_31 ),
    .O(N1619)
  );
  LUT6 #(
    .INIT ( 64'hCCAAACAACCCCCCAC ))
  \picorv32/Mcompar_alu_lts_cy<15>_SW1  (
    .I0(\picorv32/is_slti_blt_slt_6646 ),
    .I1(\picorv32/instr_bge_6318 ),
    .I2(\picorv32/reg_op2_30_6049 ),
    .I3(\picorv32/reg_op2_31_6050 ),
    .I4(\picorv32/reg_op1_30 ),
    .I5(\picorv32/reg_op1_31 ),
    .O(N1620)
  );
  LUT6 #(
    .INIT ( 64'hFFAAFFCCFAFAFCFC ))
  \picorv32/alu_out_0_SW0  (
    .I0(\picorv32/instr_beq_6320 ),
    .I1(\picorv32/instr_bne_6319 ),
    .I2(N1619),
    .I3(N1620),
    .I4(\picorv32/alu_eq ),
    .I5(\picorv32/Mcompar_alu_lts_cy [14]),
    .O(N1047)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume_0 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume_0_rstpot_9354),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume_1 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume_1_rstpot_9355),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume_2 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume_2_rstpot_9356),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume_0 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume_0_rstpot_9357),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume_1 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume_1_rstpot_9358),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume_2 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume_2_rstpot_9359),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume_0 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume_0_rstpot_9360),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume_1 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume_1_rstpot_9361),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume_2 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume_2_rstpot_9362),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume_0 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume_0_rstpot_9363),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume_1 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume_1_rstpot_9364),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume_2 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume_2_rstpot_9365),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[2])
  );
  LUT5 #(
    .INIT ( 32'hFA58FF5D ))
  \picorv32/mem_xfer1_SW2  (
    .I0(\picorv32/mem_state [0]),
    .I1(\picorv32/mem_do_rdata ),
    .I2(\picorv32/mem_state [1]),
    .I3(\picorv32/mem_do_rinst ),
    .I4(\picorv32/mem_do_wdata ),
    .O(N1623)
  );
  LUT4 #(
    .INIT ( 16'h270F ))
  \picorv32/Mmux_mem_state[1]_mem_state[1]_wide_mux_53_OUT21  (
    .I0(\picorv32/mem_valid ),
    .I1(N1623),
    .I2(N1622),
    .I3(basesoc_picorv32_mem_ready),
    .O(\picorv32/mem_state[1]_mem_state[1]_wide_mux_53_OUT<1> )
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_valid_n (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_valid_n_rstpot_9368),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_valid_n_1212)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_valid_n (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_valid_n_rstpot_9369),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_valid_n_1255)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_valid_n (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_valid_n_rstpot_9370),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_valid_n_1298)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_valid_n (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_valid_n_rstpot_9371),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_valid_n_1341)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_0_rstpot (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_0_BRB0_9653),
    .I1(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_0_BRB1_9654),
    .I2(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_0_BRB2_9655),
    .O(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[0])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_1_rstpot (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_0_BRB0_9653),
    .I1(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_1_BRB1_9656),
    .I2(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_1_BRB2_9657),
    .O(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[1])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_2_rstpot (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_0_BRB0_9653),
    .I1(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_2_BRB1_9658),
    .I2(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_2_BRB2_9659),
    .O(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[2])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_3_rstpot (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_0_BRB0_9653),
    .I1(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_3_BRB1_9660),
    .I2(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_3_BRB2_9661),
    .O(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[3])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_4_rstpot (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_0_BRB0_9653),
    .I1(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_4_BRB1_9662),
    .I2(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_4_BRB2_9663),
    .O(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[4])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_5_rstpot (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_0_BRB0_9653),
    .I1(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_5_BRB1_9664),
    .I2(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_5_BRB2_9665),
    .O(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[5])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_6_rstpot (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_0_BRB0_9653),
    .I1(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_6_BRB1_9666),
    .I2(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_6_BRB2_9667),
    .O(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[6])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_7_rstpot (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_0_BRB0_9653),
    .I1(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_7_BRB1_9668),
    .I2(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_7_BRB2_9669),
    .O(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[7])
  );
  LUT3 #(
    .INIT ( 8'hCA ))
  basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_8_rstpot (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[8]),
    .I1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[9]),
    .I2(basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce),
    .O(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_8_rstpot_9372)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_8 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_8_rstpot_9372),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[8])
  );
  LUT3 #(
    .INIT ( 8'hCA ))
  basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_9_rstpot (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[9]),
    .I1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[10]),
    .I2(basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce),
    .O(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_9_rstpot_9373)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_9 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_9_rstpot_9373),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[9])
  );
  LUT3 #(
    .INIT ( 8'hCA ))
  basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_10_rstpot (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[10]),
    .I1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[11]),
    .I2(basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce),
    .O(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_10_rstpot_9374)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_10 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_10_rstpot_9374),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[10])
  );
  LUT3 #(
    .INIT ( 8'hCA ))
  basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_11_rstpot (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[11]),
    .I1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[12]),
    .I2(basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce),
    .O(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_11_rstpot_9375)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_11 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_11_rstpot_9375),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[11])
  );
  LUT3 #(
    .INIT ( 8'hCA ))
  basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_12_rstpot (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[12]),
    .I1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[13]),
    .I2(basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce),
    .O(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_12_rstpot_9376)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_12 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_12_rstpot_9376),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[12])
  );
  LUT3 #(
    .INIT ( 8'hCA ))
  basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_13_rstpot (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[13]),
    .I1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[14]),
    .I2(basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce),
    .O(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_13_rstpot_9377)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_13 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_13_rstpot_9377),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[13])
  );
  LUT3 #(
    .INIT ( 8'hCA ))
  basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_14_rstpot (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[14]),
    .I1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[15]),
    .I2(basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce),
    .O(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_14_rstpot_9378)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_14 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_14_rstpot_9378),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[14])
  );
  LUT3 #(
    .INIT ( 8'hCA ))
  basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_15_rstpot (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[15]),
    .I1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[16]),
    .I2(basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce),
    .O(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_15_rstpot_9379)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_15 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_15_rstpot_9379),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[15])
  );
  LUT3 #(
    .INIT ( 8'hCA ))
  basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_16_rstpot (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[16]),
    .I1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[17]),
    .I2(basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce),
    .O(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_16_rstpot_9380)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_16 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_16_rstpot_9380),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[16])
  );
  LUT3 #(
    .INIT ( 8'hCA ))
  basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_17_rstpot (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[17]),
    .I1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[18]),
    .I2(basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce),
    .O(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_17_rstpot_9381)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_17 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_17_rstpot_9381),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[17])
  );
  LUT3 #(
    .INIT ( 8'hCA ))
  basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_18_rstpot (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[18]),
    .I1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[19]),
    .I2(basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce),
    .O(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_18_rstpot_9382)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_18 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_18_rstpot_9382),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[18])
  );
  LUT3 #(
    .INIT ( 8'hCA ))
  basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_19_rstpot (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[19]),
    .I1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[20]),
    .I2(basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce),
    .O(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_19_rstpot_9383)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_19 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_19_rstpot_9383),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[19])
  );
  LUT3 #(
    .INIT ( 8'hCA ))
  basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_20_rstpot (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]),
    .I1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[21]),
    .I2(basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce),
    .O(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_20_rstpot_9384)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_20 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_20_rstpot_9384),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20])
  );
  LUT3 #(
    .INIT ( 8'hCA ))
  basesoc_sdram_bankmachine0_cmd_buffer_source_payload_we_rstpot (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_we_1213),
    .I1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[0]),
    .I2(basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce),
    .O(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_we_rstpot_9385)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_source_payload_we (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_we_rstpot_9385),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_we_1213)
  );
  LUT3 #(
    .INIT ( 8'hAC ))
  basesoc_sdram_bankmachine1_cmd_buffer_source_payload_we_rstpot (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_we_BRB2_10278),
    .I1(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_we_BRB1_10277),
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_0_BRB0_9670),
    .O(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_we)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_0_rstpot (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_0_BRB0_9670),
    .I1(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_0_BRB1_9671),
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_0_BRB2_9672),
    .O(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[0])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_1_rstpot (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_0_BRB0_9670),
    .I1(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_1_BRB1_9673),
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_1_BRB2_9674),
    .O(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[1])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_2_rstpot (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_0_BRB0_9670),
    .I1(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_2_BRB1_9675),
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_2_BRB2_9676),
    .O(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[2])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_3_rstpot (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_0_BRB0_9670),
    .I1(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_3_BRB1_9677),
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_3_BRB2_9678),
    .O(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[3])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_4_rstpot (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_0_BRB0_9670),
    .I1(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_4_BRB1_9679),
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_4_BRB2_9680),
    .O(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[4])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_5_rstpot (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_0_BRB0_9670),
    .I1(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_5_BRB1_9681),
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_5_BRB2_9682),
    .O(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[5])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_6_rstpot (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_0_BRB0_9670),
    .I1(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_6_BRB1_9683),
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_6_BRB2_9684),
    .O(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[6])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_7_rstpot (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_0_BRB0_9670),
    .I1(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_7_BRB1_9685),
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_7_BRB2_9686),
    .O(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[7])
  );
  LUT3 #(
    .INIT ( 8'hCA ))
  basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_8_rstpot (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[8]),
    .I1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[9]),
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce),
    .O(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_8_rstpot_9386)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_8 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_8_rstpot_9386),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[8])
  );
  LUT3 #(
    .INIT ( 8'hCA ))
  basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_9_rstpot (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[9]),
    .I1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[10]),
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce),
    .O(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_9_rstpot_9387)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_9 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_9_rstpot_9387),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[9])
  );
  LUT3 #(
    .INIT ( 8'hCA ))
  basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_10_rstpot (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[10]),
    .I1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[11]),
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce),
    .O(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_10_rstpot_9388)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_10 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_10_rstpot_9388),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[10])
  );
  LUT3 #(
    .INIT ( 8'hCA ))
  basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_11_rstpot (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[11]),
    .I1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[12]),
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce),
    .O(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_11_rstpot_9389)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_11 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_11_rstpot_9389),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[11])
  );
  LUT3 #(
    .INIT ( 8'hCA ))
  basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_12_rstpot (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[12]),
    .I1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[13]),
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce),
    .O(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_12_rstpot_9390)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_12 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_12_rstpot_9390),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[12])
  );
  LUT3 #(
    .INIT ( 8'hCA ))
  basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_13_rstpot (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[13]),
    .I1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[14]),
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce),
    .O(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_13_rstpot_9391)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_13 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_13_rstpot_9391),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[13])
  );
  LUT3 #(
    .INIT ( 8'hCA ))
  basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_14_rstpot (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[14]),
    .I1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[15]),
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce),
    .O(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_14_rstpot_9392)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_14 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_14_rstpot_9392),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[14])
  );
  LUT3 #(
    .INIT ( 8'hCA ))
  basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_15_rstpot (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[15]),
    .I1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[16]),
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce),
    .O(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_15_rstpot_9393)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_15 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_15_rstpot_9393),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[15])
  );
  LUT3 #(
    .INIT ( 8'hCA ))
  basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_16_rstpot (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[16]),
    .I1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[17]),
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce),
    .O(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_16_rstpot_9394)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_16 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_16_rstpot_9394),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[16])
  );
  LUT3 #(
    .INIT ( 8'hCA ))
  basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_17_rstpot (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[17]),
    .I1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[18]),
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce),
    .O(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_17_rstpot_9395)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_17 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_17_rstpot_9395),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[17])
  );
  LUT3 #(
    .INIT ( 8'hCA ))
  basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_18_rstpot (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[18]),
    .I1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[19]),
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce),
    .O(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_18_rstpot_9396)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_18 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_18_rstpot_9396),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[18])
  );
  LUT3 #(
    .INIT ( 8'hCA ))
  basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_19_rstpot (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[19]),
    .I1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[20]),
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce),
    .O(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_19_rstpot_9397)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_19 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_19_rstpot_9397),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[19])
  );
  LUT3 #(
    .INIT ( 8'hCA ))
  basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_20_rstpot (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]),
    .I1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[21]),
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce),
    .O(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_20_rstpot_9398)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_20 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_20_rstpot_9398),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20])
  );
  LUT3 #(
    .INIT ( 8'hAC ))
  basesoc_sdram_bankmachine2_cmd_buffer_source_payload_we_rstpot (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_we_BRB2_10280),
    .I1(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_we_BRB1_10279),
    .I2(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_0_BRB0_9687),
    .O(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_we)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_0_rstpot (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_0_BRB0_9687),
    .I1(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_0_BRB1_9688),
    .I2(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_0_BRB2_9689),
    .O(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[0])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_1_rstpot (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_0_BRB0_9687),
    .I1(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_1_BRB1_9690),
    .I2(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_1_BRB2_9691),
    .O(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[1])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_2_rstpot (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_0_BRB0_9687),
    .I1(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_2_BRB1_9692),
    .I2(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_2_BRB2_9693),
    .O(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[2])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_3_rstpot (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_0_BRB0_9687),
    .I1(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_3_BRB1_9694),
    .I2(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_3_BRB2_9695),
    .O(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[3])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_4_rstpot (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_0_BRB0_9687),
    .I1(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_4_BRB1_9696),
    .I2(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_4_BRB2_9697),
    .O(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[4])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_5_rstpot (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_0_BRB0_9687),
    .I1(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_5_BRB1_9698),
    .I2(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_5_BRB2_9699),
    .O(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[5])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_6_rstpot (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_0_BRB0_9687),
    .I1(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_6_BRB1_9700),
    .I2(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_6_BRB2_9701),
    .O(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[6])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_7_rstpot (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_0_BRB0_9687),
    .I1(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_7_BRB1_9702),
    .I2(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_7_BRB2_9703),
    .O(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[7])
  );
  LUT3 #(
    .INIT ( 8'hCA ))
  basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_8_rstpot (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[8]),
    .I1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[9]),
    .I2(basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce),
    .O(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_8_rstpot_9399)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_8 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_8_rstpot_9399),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[8])
  );
  LUT3 #(
    .INIT ( 8'hCA ))
  basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_9_rstpot (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[9]),
    .I1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[10]),
    .I2(basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce),
    .O(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_9_rstpot_9400)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_9 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_9_rstpot_9400),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[9])
  );
  LUT3 #(
    .INIT ( 8'hCA ))
  basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_10_rstpot (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[10]),
    .I1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[11]),
    .I2(basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce),
    .O(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_10_rstpot_9401)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_10 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_10_rstpot_9401),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[10])
  );
  LUT3 #(
    .INIT ( 8'hCA ))
  basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_11_rstpot (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[11]),
    .I1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[12]),
    .I2(basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce),
    .O(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_11_rstpot_9402)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_11 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_11_rstpot_9402),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[11])
  );
  LUT3 #(
    .INIT ( 8'hCA ))
  basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_12_rstpot (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[12]),
    .I1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[13]),
    .I2(basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce),
    .O(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_12_rstpot_9403)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_12 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_12_rstpot_9403),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[12])
  );
  LUT3 #(
    .INIT ( 8'hCA ))
  basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_13_rstpot (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[13]),
    .I1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[14]),
    .I2(basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce),
    .O(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_13_rstpot_9404)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_13 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_13_rstpot_9404),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[13])
  );
  LUT3 #(
    .INIT ( 8'hCA ))
  basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_14_rstpot (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[14]),
    .I1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[15]),
    .I2(basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce),
    .O(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_14_rstpot_9405)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_14 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_14_rstpot_9405),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[14])
  );
  LUT3 #(
    .INIT ( 8'hCA ))
  basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_15_rstpot (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[15]),
    .I1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[16]),
    .I2(basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce),
    .O(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_15_rstpot_9406)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_15 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_15_rstpot_9406),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[15])
  );
  LUT3 #(
    .INIT ( 8'hCA ))
  basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_16_rstpot (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[16]),
    .I1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[17]),
    .I2(basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce),
    .O(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_16_rstpot_9407)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_16 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_16_rstpot_9407),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[16])
  );
  LUT3 #(
    .INIT ( 8'hCA ))
  basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_17_rstpot (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[17]),
    .I1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[18]),
    .I2(basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce),
    .O(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_17_rstpot_9408)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_17 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_17_rstpot_9408),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[17])
  );
  LUT3 #(
    .INIT ( 8'hCA ))
  basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_18_rstpot (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[18]),
    .I1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[19]),
    .I2(basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce),
    .O(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_18_rstpot_9409)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_18 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_18_rstpot_9409),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[18])
  );
  LUT3 #(
    .INIT ( 8'hCA ))
  basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_19_rstpot (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[19]),
    .I1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[20]),
    .I2(basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce),
    .O(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_19_rstpot_9410)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_19 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_19_rstpot_9410),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[19])
  );
  LUT3 #(
    .INIT ( 8'hCA ))
  basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_20_rstpot (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]),
    .I1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[21]),
    .I2(basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce),
    .O(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_20_rstpot_9411)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_20 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_20_rstpot_9411),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20])
  );
  LUT3 #(
    .INIT ( 8'hCA ))
  basesoc_sdram_bankmachine3_cmd_buffer_source_payload_we_rstpot (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_we_1342),
    .I1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[0]),
    .I2(basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce),
    .O(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_we_rstpot_9412)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_source_payload_we (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_we_rstpot_9412),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_we_1342)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_0_rstpot (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_0_BRB0_9704),
    .I1(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_0_BRB1_9705),
    .I2(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_0_BRB2_9706),
    .O(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[0])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_1_rstpot (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_0_BRB0_9704),
    .I1(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_1_BRB1_9707),
    .I2(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_1_BRB2_9708),
    .O(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[1])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_2_rstpot (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_0_BRB0_9704),
    .I1(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_2_BRB1_9709),
    .I2(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_2_BRB2_9710),
    .O(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[2])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_3_rstpot (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_0_BRB0_9704),
    .I1(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_3_BRB1_9711),
    .I2(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_3_BRB2_9712),
    .O(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[3])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_4_rstpot (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_0_BRB0_9704),
    .I1(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_4_BRB1_9713),
    .I2(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_4_BRB2_9714),
    .O(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[4])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_5_rstpot (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_0_BRB0_9704),
    .I1(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_5_BRB1_9715),
    .I2(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_5_BRB2_9716),
    .O(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[5])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_6_rstpot (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_0_BRB0_9704),
    .I1(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_6_BRB1_9717),
    .I2(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_6_BRB2_9718),
    .O(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[6])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_7_rstpot (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_0_BRB0_9704),
    .I1(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_7_BRB1_9719),
    .I2(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_7_BRB2_9720),
    .O(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[7])
  );
  LUT3 #(
    .INIT ( 8'hCA ))
  basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_8_rstpot (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[8]),
    .I1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[9]),
    .I2(basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce),
    .O(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_8_rstpot_9413)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_8 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_8_rstpot_9413),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[8])
  );
  LUT3 #(
    .INIT ( 8'hCA ))
  basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_9_rstpot (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[9]),
    .I1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[10]),
    .I2(basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce),
    .O(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_9_rstpot_9414)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_9 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_9_rstpot_9414),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[9])
  );
  LUT3 #(
    .INIT ( 8'hCA ))
  basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_10_rstpot (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[10]),
    .I1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[11]),
    .I2(basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce),
    .O(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_10_rstpot_9415)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_10 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_10_rstpot_9415),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[10])
  );
  LUT3 #(
    .INIT ( 8'hCA ))
  basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_11_rstpot (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[11]),
    .I1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[12]),
    .I2(basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce),
    .O(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_11_rstpot_9416)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_11 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_11_rstpot_9416),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[11])
  );
  LUT3 #(
    .INIT ( 8'hCA ))
  basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_12_rstpot (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[12]),
    .I1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[13]),
    .I2(basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce),
    .O(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_12_rstpot_9417)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_12 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_12_rstpot_9417),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[12])
  );
  LUT3 #(
    .INIT ( 8'hCA ))
  basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_13_rstpot (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[13]),
    .I1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[14]),
    .I2(basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce),
    .O(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_13_rstpot_9418)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_13 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_13_rstpot_9418),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[13])
  );
  LUT3 #(
    .INIT ( 8'hCA ))
  basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_14_rstpot (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[14]),
    .I1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[15]),
    .I2(basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce),
    .O(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_14_rstpot_9419)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_14 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_14_rstpot_9419),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[14])
  );
  LUT3 #(
    .INIT ( 8'hCA ))
  basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_15_rstpot (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[15]),
    .I1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[16]),
    .I2(basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce),
    .O(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_15_rstpot_9420)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_15 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_15_rstpot_9420),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[15])
  );
  LUT3 #(
    .INIT ( 8'hCA ))
  basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_16_rstpot (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[16]),
    .I1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[17]),
    .I2(basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce),
    .O(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_16_rstpot_9421)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_16 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_16_rstpot_9421),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[16])
  );
  LUT3 #(
    .INIT ( 8'hCA ))
  basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_17_rstpot (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[17]),
    .I1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[18]),
    .I2(basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce),
    .O(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_17_rstpot_9422)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_17 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_17_rstpot_9422),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[17])
  );
  LUT3 #(
    .INIT ( 8'hCA ))
  basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_18_rstpot (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[18]),
    .I1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[19]),
    .I2(basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce),
    .O(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_18_rstpot_9423)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_18 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_18_rstpot_9423),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[18])
  );
  LUT3 #(
    .INIT ( 8'hCA ))
  basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_19_rstpot (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[19]),
    .I1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[20]),
    .I2(basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce),
    .O(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_19_rstpot_9424)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_19 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_19_rstpot_9424),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[19])
  );
  LUT3 #(
    .INIT ( 8'hCA ))
  basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_20_rstpot (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]),
    .I1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[21]),
    .I2(basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce),
    .O(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_20_rstpot_9425)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_20 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_20_rstpot_9425),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20])
  );
  LUT5 #(
    .INIT ( 32'hFFFDFFFF ))
  Mmux_basesoc_sdram_bankmachine0_cmd_ready11_SW4 (
    .I0(basesoc_sdram_bankmachine0_cmd_valid),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd1),
    .I2(N1316),
    .I3(basesoc_sdram_choose_cmd_grant_FSM_FFd2),
    .I4(basesoc_sdram_bankmachine0_cmd_payload_is_write),
    .O(N1625)
  );
  LUT3 #(
    .INIT ( 8'hF7 ))
  Mmux_basesoc_sdram_bankmachine0_cmd_ready11_SW5 (
    .I0(basesoc_sdram_bankmachine0_cmd_valid),
    .I1(basesoc_sdram_bankmachine0_cmd_payload_is_write),
    .I2(N1315),
    .O(N1626)
  );
  LUT6 #(
    .INIT ( 64'hABFFA8FFFFFFFFFF ))
  Mmux_basesoc_sdram_bankmachine0_cmd_ready11_SW6 (
    .I0(N1315),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd2),
    .I2(basesoc_sdram_choose_cmd_grant_FSM_FFd1),
    .I3(basesoc_sdram_bankmachine0_cmd_valid),
    .I4(N1316),
    .I5(basesoc_sdram_bankmachine0_cmd_payload_is_write),
    .O(N1627)
  );
  LUT6 #(
    .INIT ( 64'h5F5F777755FF5555 ))
  _n5617_inv1 (
    .I0(basesoc_sdram_bankmachine0_twtpcon_ready_1634),
    .I1(N1626),
    .I2(N1627),
    .I3(N1625),
    .I4(rhs_array_muxed0),
    .I5(rhs_array_muxed6),
    .O(_n5617_inv)
  );
  LUT5 #(
    .INIT ( 32'hFFFFBFFF ))
  Mmux_basesoc_sdram_bankmachine1_cmd_ready11_SW4 (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd1),
    .I1(basesoc_sdram_bankmachine1_cmd_valid),
    .I2(basesoc_sdram_choose_cmd_grant_FSM_FFd2),
    .I3(basesoc_sdram_bankmachine1_cmd_payload_is_write),
    .I4(N1316),
    .O(N1629)
  );
  LUT3 #(
    .INIT ( 8'hF7 ))
  Mmux_basesoc_sdram_bankmachine1_cmd_ready11_SW5 (
    .I0(basesoc_sdram_bankmachine1_cmd_valid),
    .I1(basesoc_sdram_bankmachine1_cmd_payload_is_write),
    .I2(N1321),
    .O(N1630)
  );
  LUT6 #(
    .INIT ( 64'hBAFF8AFFFFFFFFFF ))
  Mmux_basesoc_sdram_bankmachine1_cmd_ready11_SW6 (
    .I0(N1321),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd1),
    .I2(basesoc_sdram_choose_cmd_grant_FSM_FFd2),
    .I3(basesoc_sdram_bankmachine1_cmd_valid),
    .I4(N1316),
    .I5(basesoc_sdram_bankmachine1_cmd_payload_is_write),
    .O(N1631)
  );
  LUT6 #(
    .INIT ( 64'h5F5F777755FF5555 ))
  _n5633_inv1 (
    .I0(basesoc_sdram_bankmachine1_twtpcon_ready_1636),
    .I1(N1630),
    .I2(N1631),
    .I3(N1629),
    .I4(rhs_array_muxed0),
    .I5(rhs_array_muxed6),
    .O(_n5633_inv)
  );
  LUT5 #(
    .INIT ( 32'hFDFFFFFF ))
  Mmux_basesoc_sdram_bankmachine2_cmd_ready11_SW4 (
    .I0(basesoc_sdram_bankmachine2_cmd_valid),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd2),
    .I2(N1316),
    .I3(basesoc_sdram_bankmachine2_cmd_payload_is_write),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd1),
    .O(N1633)
  );
  LUT3 #(
    .INIT ( 8'hF7 ))
  Mmux_basesoc_sdram_bankmachine2_cmd_ready11_SW5 (
    .I0(basesoc_sdram_bankmachine2_cmd_valid),
    .I1(basesoc_sdram_bankmachine2_cmd_payload_is_write),
    .I2(N1324),
    .O(N1634)
  );
  LUT6 #(
    .INIT ( 64'hBAFF8AFFFFFFFFFF ))
  Mmux_basesoc_sdram_bankmachine2_cmd_ready11_SW6 (
    .I0(N1324),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd2),
    .I2(basesoc_sdram_choose_cmd_grant_FSM_FFd1),
    .I3(basesoc_sdram_bankmachine2_cmd_valid),
    .I4(N1316),
    .I5(basesoc_sdram_bankmachine2_cmd_payload_is_write),
    .O(N1635)
  );
  LUT6 #(
    .INIT ( 64'h5F5F777755FF5555 ))
  _n5649_inv1 (
    .I0(basesoc_sdram_bankmachine2_twtpcon_ready_1638),
    .I1(N1634),
    .I2(N1635),
    .I3(N1633),
    .I4(rhs_array_muxed0),
    .I5(rhs_array_muxed6),
    .O(_n5649_inv)
  );
  LUT5 #(
    .INIT ( 32'hFFFF7FFF ))
  Mmux_basesoc_sdram_bankmachine3_cmd_ready11_SW4 (
    .I0(basesoc_sdram_bankmachine3_cmd_valid),
    .I1(basesoc_sdram_bankmachine3_cmd_payload_is_write),
    .I2(basesoc_sdram_choose_cmd_grant_FSM_FFd2),
    .I3(basesoc_sdram_choose_cmd_grant_FSM_FFd1),
    .I4(N1316),
    .O(N1637)
  );
  LUT3 #(
    .INIT ( 8'hF7 ))
  Mmux_basesoc_sdram_bankmachine3_cmd_ready11_SW5 (
    .I0(basesoc_sdram_bankmachine3_cmd_valid),
    .I1(basesoc_sdram_bankmachine3_cmd_payload_is_write),
    .I2(N1318),
    .O(N1638)
  );
  LUT6 #(
    .INIT ( 64'hEAFF2AFFFFFFFFFF ))
  Mmux_basesoc_sdram_bankmachine3_cmd_ready11_SW6 (
    .I0(N1318),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd2),
    .I2(basesoc_sdram_choose_cmd_grant_FSM_FFd1),
    .I3(basesoc_sdram_bankmachine3_cmd_valid),
    .I4(N1316),
    .I5(basesoc_sdram_bankmachine3_cmd_payload_is_write),
    .O(N1639)
  );
  LUT6 #(
    .INIT ( 64'h55FF77775F5F5555 ))
  _n5665_inv1 (
    .I0(basesoc_sdram_bankmachine3_twtpcon_ready_1640),
    .I1(N1638),
    .I2(N1637),
    .I3(N1639),
    .I4(rhs_array_muxed0),
    .I5(rhs_array_muxed6),
    .O(_n5665_inv)
  );
  LUT6 #(
    .INIT ( 64'hFFFF00BFFF400000 ))
  \picorv32/mem_do_rinst_mem_done_AND_682_o1  (
    .I0(cache_state_FSM_FFd2_3702),
    .I1(cache_state_FSM_FFd3_3701),
    .I2(\basesoc_tag_do_tag[20]_GND_1_o_equal_403_o ),
    .I3(N1275),
    .I4(N1642),
    .I5(N1641),
    .O(\picorv32/mem_do_rinst_mem_done_AND_682_o )
  );
  LUT2 #(
    .INIT ( 4'hD ))
  Mmux_basesoc_picorv32_mem_ready11_SW38 (
    .I0(\picorv32/mem_rdata_q [26]),
    .I1(\picorv32/mem_rdata_q [27]),
    .O(N1644)
  );
  LUT5 #(
    .INIT ( 32'h46666666 ))
  basesoc_sdram_bankmachine0_twtpcon_count_0_rstpot (
    .I0(basesoc_sdram_bankmachine0_twtpcon_count_0_BRB0_9750),
    .I1(basesoc_sdram_bankmachine0_twtpcon_count_0_BRB1_9751),
    .I2(basesoc_sdram_bankmachine0_twtpcon_count_0_BRB2_9752),
    .I3(basesoc_sdram_bankmachine0_twtpcon_count_0_BRB3_9753),
    .I4(basesoc_sdram_bankmachine0_twtpcon_count_0_BRB4_9754),
    .O(basesoc_sdram_bankmachine0_twtpcon_count[0])
  );
  LUT5 #(
    .INIT ( 32'h46666666 ))
  basesoc_sdram_bankmachine1_twtpcon_count_0_rstpot (
    .I0(basesoc_sdram_bankmachine1_twtpcon_count_0_BRB0_9755),
    .I1(basesoc_sdram_bankmachine1_twtpcon_count_0_BRB1_9756),
    .I2(basesoc_sdram_bankmachine1_twtpcon_count_0_BRB2_9757),
    .I3(basesoc_sdram_bankmachine1_twtpcon_count_0_BRB3_9758),
    .I4(basesoc_sdram_bankmachine1_twtpcon_count_0_BRB4_9759),
    .O(basesoc_sdram_bankmachine1_twtpcon_count[0])
  );
  LUT5 #(
    .INIT ( 32'h46666666 ))
  basesoc_sdram_bankmachine2_twtpcon_count_0_rstpot (
    .I0(basesoc_sdram_bankmachine2_twtpcon_count_0_BRB0_9760),
    .I1(basesoc_sdram_bankmachine2_twtpcon_count_0_BRB1_9761),
    .I2(basesoc_sdram_bankmachine2_twtpcon_count_0_BRB2_9762),
    .I3(basesoc_sdram_bankmachine2_twtpcon_count_0_BRB3_9763),
    .I4(basesoc_sdram_bankmachine2_twtpcon_count_0_BRB4_9764),
    .O(basesoc_sdram_bankmachine2_twtpcon_count[0])
  );
  LUT5 #(
    .INIT ( 32'h46666666 ))
  basesoc_sdram_bankmachine3_twtpcon_count_0_rstpot (
    .I0(basesoc_sdram_bankmachine3_twtpcon_count_0_BRB0_9765),
    .I1(basesoc_sdram_bankmachine3_twtpcon_count_0_BRB1_9766),
    .I2(basesoc_sdram_bankmachine3_twtpcon_count_0_BRB2_9767),
    .I3(basesoc_sdram_bankmachine3_twtpcon_count_0_BRB3_9768),
    .I4(basesoc_sdram_bankmachine3_twtpcon_count_0_BRB4_9769),
    .O(basesoc_sdram_bankmachine3_twtpcon_count[0])
  );
  LUT6 #(
    .INIT ( 64'hFFFEFFFEFFFF0000 ))
  basesoc_sdram_bankmachine0_cmd_buffer_valid_n_rstpot (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[2]),
    .I1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[1]),
    .I2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[3]),
    .I3(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[0]),
    .I4(basesoc_sdram_bankmachine0_cmd_buffer_valid_n_1212),
    .I5(basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce),
    .O(basesoc_sdram_bankmachine0_cmd_buffer_valid_n_rstpot_9368)
  );
  LUT6 #(
    .INIT ( 64'hFFFEFFFEFFFF0000 ))
  basesoc_sdram_bankmachine1_cmd_buffer_valid_n_rstpot (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[3]),
    .I1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[2]),
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[1]),
    .I3(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[0]),
    .I4(basesoc_sdram_bankmachine1_cmd_buffer_valid_n_1255),
    .I5(basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce),
    .O(basesoc_sdram_bankmachine1_cmd_buffer_valid_n_rstpot_9369)
  );
  LUT6 #(
    .INIT ( 64'hFFFEFFFEFFFF0000 ))
  basesoc_sdram_bankmachine2_cmd_buffer_valid_n_rstpot (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[3]),
    .I1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[1]),
    .I2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[2]),
    .I3(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[0]),
    .I4(basesoc_sdram_bankmachine2_cmd_buffer_valid_n_1298),
    .I5(basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce),
    .O(basesoc_sdram_bankmachine2_cmd_buffer_valid_n_rstpot_9370)
  );
  LUT6 #(
    .INIT ( 64'hFFFEFFFEFFFF0000 ))
  basesoc_sdram_bankmachine3_cmd_buffer_valid_n_rstpot (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[2]),
    .I1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[3]),
    .I2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[1]),
    .I3(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[0]),
    .I4(basesoc_sdram_bankmachine3_cmd_buffer_valid_n_1341),
    .I5(basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce),
    .O(basesoc_sdram_bankmachine3_cmd_buffer_valid_n_rstpot_9371)
  );
  LUT4 #(
    .INIT ( 16'h6AAA ))
  basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume_1_rstpot (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .I1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .I2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_do_read1_rstpot),
    .I3(basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce),
    .O(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume_1_rstpot_9355)
  );
  LUT5 #(
    .INIT ( 32'h6AAAAAAA ))
  basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume_2_rstpot (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .I1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .I2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .I3(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_do_read1_rstpot),
    .I4(basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce),
    .O(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume_2_rstpot_9356)
  );
  LUT4 #(
    .INIT ( 16'h6AAA ))
  basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume_1_rstpot (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .I1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_do_read1_rstpot),
    .I3(basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce),
    .O(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume_1_rstpot_9358)
  );
  LUT5 #(
    .INIT ( 32'h6AAAAAAA ))
  basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume_2_rstpot (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .I1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .I3(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_do_read1_rstpot),
    .I4(basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce),
    .O(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume_2_rstpot_9359)
  );
  LUT4 #(
    .INIT ( 16'h6AAA ))
  basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume_1_rstpot (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .I1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .I2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_do_read1_rstpot),
    .I3(basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce),
    .O(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume_1_rstpot_9361)
  );
  LUT5 #(
    .INIT ( 32'h6AAAAAAA ))
  basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume_2_rstpot (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .I1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .I2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .I3(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_do_read1_rstpot),
    .I4(basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce),
    .O(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume_2_rstpot_9362)
  );
  LUT4 #(
    .INIT ( 16'h6AAA ))
  basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume_1_rstpot (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .I1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .I2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_do_read1_rstpot),
    .I3(basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce),
    .O(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume_1_rstpot_9364)
  );
  LUT5 #(
    .INIT ( 32'h6AAAAAAA ))
  basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume_2_rstpot (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .I1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .I2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .I3(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_do_read1_rstpot),
    .I4(basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce),
    .O(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume_2_rstpot_9365)
  );
  LUT5 #(
    .INIT ( 32'h777FFFFF ))
  \picorv32/mem_xfer_mem_state[1]_OR_413_o1_SW2  (
    .I0(\picorv32/mem_state [1]),
    .I1(\picorv32/mem_state [0]),
    .I2(\picorv32/cpu_state_FSM_FFd1 ),
    .I3(\picorv32/cpu_state_FSM_FFd2 ),
    .I4(\picorv32/mem_do_rinst ),
    .O(N1671)
  );
  LUT6 #(
    .INIT ( 64'h111F111F111FFFFF ))
  \picorv32/mem_xfer_mem_state[1]_OR_413_o1_SW3  (
    .I0(\picorv32/cpu_state_FSM_FFd1 ),
    .I1(\picorv32/cpu_state_FSM_FFd2 ),
    .I2(\picorv32/mem_state [0]),
    .I3(\picorv32/mem_state [1]),
    .I4(\picorv32/mem_do_rinst ),
    .I5(N1294),
    .O(N1672)
  );
  LUT6 #(
    .INIT ( 64'h0002020222020202 ))
  \picorv32/cpu_state__n12641  (
    .I0(\picorv32/cpu_state_FSM_FFd2_BRB0_9816 ),
    .I1(\picorv32/cpu_state_FSM_FFd2_BRB4_9820 ),
    .I2(\picorv32/decoder_pseudo_trigger_BRB2_9827 ),
    .I3(\picorv32/decoder_pseudo_trigger_BRB3_9828 ),
    .I4(\picorv32/decoder_pseudo_trigger_BRB4_9829 ),
    .I5(\picorv32/decoder_pseudo_trigger_BRB5_9830 ),
    .O(\picorv32/decoder_pseudo_trigger )
  );
  LUT6 #(
    .INIT ( 64'h0001FFFEFFFF0000 ))
  basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume_0_rstpot (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[2]),
    .I1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[1]),
    .I2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[3]),
    .I3(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[0]),
    .I4(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .I5(basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce),
    .O(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume_0_rstpot_9354)
  );
  LUT6 #(
    .INIT ( 64'h0001FFFEFFFF0000 ))
  basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume_0_rstpot (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[3]),
    .I1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[2]),
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[1]),
    .I3(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[0]),
    .I4(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .I5(basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce),
    .O(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume_0_rstpot_9357)
  );
  LUT6 #(
    .INIT ( 64'h0001FFFEFFFF0000 ))
  basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume_0_rstpot (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[3]),
    .I1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[1]),
    .I2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[2]),
    .I3(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[0]),
    .I4(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .I5(basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce),
    .O(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume_0_rstpot_9360)
  );
  LUT6 #(
    .INIT ( 64'h0001FFFEFFFF0000 ))
  basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume_0_rstpot (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[2]),
    .I1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[3]),
    .I2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[1]),
    .I3(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[0]),
    .I4(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .I5(basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce),
    .O(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume_0_rstpot_9363)
  );
  LUT5 #(
    .INIT ( 32'h00800000 ))
  Mmux_basesoc_sdram_bankmachine0_cmd_payload_is_write21_lut (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_we_1213),
    .I1(basesoc_sdram_bankmachine0_row_opened_1633),
    .I2(basesoc_sdram_bankmachine0_cmd_buffer_valid_n_1212),
    .I3(basesoc_sdram_cmd_valid1_FRB_2059),
    .I4(_n4085),
    .O(Mmux_basesoc_sdram_bankmachine0_cmd_payload_is_write21_lut_9447)
  );
  MUXCY   Mmux_basesoc_sdram_bankmachine0_cmd_payload_is_write21_cy (
    .CI(basesoc_sdram_bankmachine0_row_hit),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(Mmux_basesoc_sdram_bankmachine0_cmd_payload_is_write21_lut_9447),
    .O(basesoc_sdram_bankmachine0_cmd_payload_is_write)
  );
  LUT5 #(
    .INIT ( 32'h08000000 ))
  Mmux_basesoc_sdram_bankmachine1_cmd_payload_is_write21_lut (
    .I0(basesoc_sdram_bankmachine1_row_opened_1635),
    .I1(basesoc_sdram_bankmachine1_cmd_buffer_valid_n_1255),
    .I2(basesoc_sdram_cmd_valid1_FRB_2059),
    .I3(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_we),
    .I4(_n4169),
    .O(Mmux_basesoc_sdram_bankmachine1_cmd_payload_is_write21_lut_9448)
  );
  MUXCY   Mmux_basesoc_sdram_bankmachine1_cmd_payload_is_write21_cy (
    .CI(basesoc_sdram_bankmachine1_row_hit),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(Mmux_basesoc_sdram_bankmachine1_cmd_payload_is_write21_lut_9448),
    .O(basesoc_sdram_bankmachine1_cmd_payload_is_write)
  );
  LUT5 #(
    .INIT ( 32'h08000000 ))
  Mmux_basesoc_sdram_bankmachine2_cmd_payload_is_write21_lut (
    .I0(basesoc_sdram_bankmachine2_row_opened_1637),
    .I1(basesoc_sdram_bankmachine2_cmd_buffer_valid_n_1298),
    .I2(basesoc_sdram_cmd_valid1_FRB_2059),
    .I3(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_we),
    .I4(_n4155),
    .O(Mmux_basesoc_sdram_bankmachine2_cmd_payload_is_write21_lut_9449)
  );
  MUXCY   Mmux_basesoc_sdram_bankmachine2_cmd_payload_is_write21_cy (
    .CI(basesoc_sdram_bankmachine2_row_hit),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(Mmux_basesoc_sdram_bankmachine2_cmd_payload_is_write21_lut_9449),
    .O(basesoc_sdram_bankmachine2_cmd_payload_is_write)
  );
  LUT5 #(
    .INIT ( 32'h00800000 ))
  Mmux_basesoc_sdram_bankmachine3_cmd_payload_is_write21_lut (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_we_1342),
    .I1(basesoc_sdram_bankmachine3_row_opened_1639),
    .I2(basesoc_sdram_bankmachine3_cmd_buffer_valid_n_1341),
    .I3(basesoc_sdram_cmd_valid1_FRB_2059),
    .I4(_n4222),
    .O(Mmux_basesoc_sdram_bankmachine3_cmd_payload_is_write21_lut_9450)
  );
  MUXCY   Mmux_basesoc_sdram_bankmachine3_cmd_payload_is_write21_cy (
    .CI(basesoc_sdram_bankmachine3_row_hit),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(Mmux_basesoc_sdram_bankmachine3_cmd_payload_is_write21_lut_9450),
    .O(basesoc_sdram_bankmachine3_cmd_payload_is_write)
  );
  LUT5 #(
    .INIT ( 32'h88808008 ))
  Mmux_basesoc_sdram_bankmachine2_auto_precharge11_lut (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_valid_n_1298),
    .I1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_do_read1_rstpot),
    .I2(bankmachine2_state_FSM_FFd3_954),
    .I3(bankmachine2_state_FSM_FFd2_953),
    .I4(bankmachine2_state_FSM_FFd1_952),
    .O(Mmux_basesoc_sdram_bankmachine2_auto_precharge11_lut_9451)
  );
  MUXCY   Mmux_basesoc_sdram_bankmachine2_auto_precharge11_cy (
    .CI
(\basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_209_o )
,
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(Mmux_basesoc_sdram_bankmachine2_auto_precharge11_lut_9451),
    .O(basesoc_sdram_bankmachine2_auto_precharge)
  );
  LUT5 #(
    .INIT ( 32'h88808008 ))
  Mmux_basesoc_sdram_bankmachine0_auto_precharge11_lut (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_valid_n_1212),
    .I1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_do_read1_rstpot),
    .I2(bankmachine0_state_FSM_FFd3_948),
    .I3(bankmachine0_state_FSM_FFd2_947),
    .I4(bankmachine0_state_FSM_FFd1_946),
    .O(Mmux_basesoc_sdram_bankmachine0_auto_precharge11_lut_9452)
  );
  MUXCY   Mmux_basesoc_sdram_bankmachine0_auto_precharge11_cy (
    .CI
(\basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_125_o )
,
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(Mmux_basesoc_sdram_bankmachine0_auto_precharge11_lut_9452),
    .O(basesoc_sdram_bankmachine0_auto_precharge)
  );
  LUT5 #(
    .INIT ( 32'h88808008 ))
  Mmux_basesoc_sdram_bankmachine1_auto_precharge11_lut (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_valid_n_1255),
    .I1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_do_read1_rstpot),
    .I2(bankmachine1_state_FSM_FFd3_951),
    .I3(bankmachine1_state_FSM_FFd2_950),
    .I4(bankmachine1_state_FSM_FFd1_949),
    .O(Mmux_basesoc_sdram_bankmachine1_auto_precharge11_lut_9453)
  );
  MUXCY   Mmux_basesoc_sdram_bankmachine1_auto_precharge11_cy (
    .CI
(\basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_167_o )
,
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(Mmux_basesoc_sdram_bankmachine1_auto_precharge11_lut_9453),
    .O(basesoc_sdram_bankmachine1_auto_precharge)
  );
  LUT5 #(
    .INIT ( 32'h88808008 ))
  Mmux_basesoc_sdram_bankmachine3_auto_precharge11_lut (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_valid_n_1341),
    .I1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_do_read1_rstpot),
    .I2(bankmachine3_state_FSM_FFd3_957),
    .I3(bankmachine3_state_FSM_FFd2_956),
    .I4(bankmachine3_state_FSM_FFd1_955),
    .O(Mmux_basesoc_sdram_bankmachine3_auto_precharge11_lut_9454)
  );
  MUXCY   Mmux_basesoc_sdram_bankmachine3_auto_precharge11_cy (
    .CI
(\basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_251_o )
,
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(Mmux_basesoc_sdram_bankmachine3_auto_precharge11_lut_9454),
    .O(basesoc_sdram_bankmachine3_auto_precharge)
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  basesoc_sram_bus_ack_basesoc_interface1_wb_sdram_ack_OR_216_o1_lut (
    .I0(cache_state_FSM_FFd2_3702),
    .I1(cache_state_FSM_FFd3_3701),
    .O(basesoc_sram_bus_ack_basesoc_interface1_wb_sdram_ack_OR_216_o1_lut_9455)
  );
  MUXCY   basesoc_sram_bus_ack_basesoc_interface1_wb_sdram_ack_OR_216_o1_cy (
    .CI(\basesoc_tag_do_tag[20]_GND_1_o_equal_403_o ),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(basesoc_sram_bus_ack_basesoc_interface1_wb_sdram_ack_OR_216_o1_lut_9455),
    .O(\basesoc_tag_do_tag[20]_GND_1_o_equal_403_o_l1 )
  );
  LUT3 #(
    .INIT ( 8'h01 ))
  basesoc_sram_bus_ack_basesoc_interface1_wb_sdram_ack_OR_216_o1_lut1 (
    .I0(basesoc_bus_wishbone_ack_1014),
    .I1(basesoc_sram_bus_ack_596),
    .I2(spiflash_bus_ack_1632),
    .O(basesoc_sram_bus_ack_basesoc_interface1_wb_sdram_ack_OR_216_o1_lut1_9457)
  );
  MUXCY   basesoc_sram_bus_ack_basesoc_interface1_wb_sdram_ack_OR_216_o1_cy1 (
    .CI(\basesoc_tag_do_tag[20]_GND_1_o_equal_403_o_l1 ),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(basesoc_sram_bus_ack_basesoc_interface1_wb_sdram_ack_OR_216_o1_lut1_9457),
    .O(basesoc_sram_bus_ack_basesoc_interface1_wb_sdram_ack_OR_216_o)
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<4>2_SW0  (
    .I0(basesoc_done_mmx_out28),
    .I1(\picorv32/Mmux_mem_rdata_word111 ),
    .I2(\picorv32/reg_op1_1 ),
    .I3(\picorv32/Mmux_mem_rdata_word110 ),
    .I4(basesoc_done_mmx_out10),
    .O(N1686)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFF8880 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<4>8  (
    .I0(\picorv32/cpu_state_FSM_FFd1 ),
    .I1(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<1>2 ),
    .I2(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<4>1_8476 ),
    .I3(N1686),
    .I4(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<4>3_8477 ),
    .I5(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<4>7_8481 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<4> )
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<3>2_SW0  (
    .I0(basesoc_done_mmx_out27),
    .I1(\picorv32/Mmux_mem_rdata_word111 ),
    .I2(\picorv32/reg_op1_1 ),
    .I3(\picorv32/Mmux_mem_rdata_word110 ),
    .I4(basesoc_done_mmx_out9),
    .O(N1688)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFF8880 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<3>8  (
    .I0(\picorv32/cpu_state_FSM_FFd1 ),
    .I1(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<1>2 ),
    .I2(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<3>1_8482 ),
    .I3(N1688),
    .I4(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<3>3_8483 ),
    .I5(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<3>7_8487 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<3> )
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<2>2_SW0  (
    .I0(basesoc_done_mmx_out25),
    .I1(\picorv32/Mmux_mem_rdata_word111 ),
    .I2(\picorv32/reg_op1_1 ),
    .I3(\picorv32/Mmux_mem_rdata_word110 ),
    .I4(basesoc_done_mmx_out5),
    .O(N1690)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFF8880 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<2>8  (
    .I0(\picorv32/cpu_state_FSM_FFd1 ),
    .I1(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<1>2 ),
    .I2(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<2>1_8488 ),
    .I3(N1690),
    .I4(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<2>3_8489 ),
    .I5(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<2>7_8493 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<2> )
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<1>2_SW0  (
    .I0(basesoc_done_mmx_out24),
    .I1(\picorv32/Mmux_mem_rdata_word111 ),
    .I2(\picorv32/reg_op1_1 ),
    .I3(\picorv32/Mmux_mem_rdata_word110 ),
    .I4(basesoc_done_mmx_out26),
    .O(N1692)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFF8880 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<1>8  (
    .I0(\picorv32/cpu_state_FSM_FFd1 ),
    .I1(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<1>2 ),
    .I2(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<1>3_8494 ),
    .I3(N1692),
    .I4(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<1>5_8495 ),
    .I5(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<1>9 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<1> )
  );
  LUT6 #(
    .INIT ( 64'hFBEAF3C05140F3C0 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT7811_SW0  (
    .I0(\basesoc_interface_adr[1] ),
    .I1(_n71601_4484),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT78 ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT789_8166 ),
    .I4(_n71511),
    .I5(basesoc_sdram_phaseinjector1_wrdata_storage_full_31_1742),
    .O(N1694)
  );
  LUT5 #(
    .INIT ( 32'hF8880888 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT7811_SW1  (
    .I0(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT78 ),
    .I1(_n71601_4484),
    .I2(_n71511),
    .I3(\basesoc_interface_adr[1] ),
    .I4(basesoc_sdram_phaseinjector1_wrdata_storage_full_31_1742),
    .O(N1695)
  );
  LUT6 #(
    .INIT ( 64'hEF002000AF00A000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT7812  (
    .I0(N1695),
    .I1(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT781_8160 ),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT172 ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT701_4494 ),
    .I4(N1694),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT788_8165 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT<7> )
  );
  LUT6 #(
    .INIT ( 64'hAAAAAA80AAAA0000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT3213_SW1  (
    .I0(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT182 ),
    .I1(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT162 ),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT326_8183 ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT325_8182 ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT324_8181 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT172 ),
    .O(N1718)
  );
  LUT5 #(
    .INIT ( 32'hAAA8AA00 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT3213_SW2  (
    .I0(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT182 ),
    .I1(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT162 ),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT325_8182 ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT324_8181 ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT172 ),
    .O(N1719)
  );
  LUT6 #(
    .INIT ( 64'hFF4FB000FF7F8000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT3214  (
    .I0(basesoc_sdram_phaseinjector0_status[18]),
    .I1(_n7133),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT152 ),
    .I3(N1719),
    .I4(N1718),
    .I5(N1211),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT3213 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAAA80AAAA0000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT4213_SW1  (
    .I0(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT182 ),
    .I1(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT162 ),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT426_8194 ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT425_8193 ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT424_8192 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT172 ),
    .O(N1721)
  );
  LUT5 #(
    .INIT ( 32'hAAA8AA00 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT4213_SW2  (
    .I0(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT182 ),
    .I1(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT162 ),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT425_8193 ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT424_8192 ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT172 ),
    .O(N1722)
  );
  LUT6 #(
    .INIT ( 64'hFF4FB000FF7F8000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT4214  (
    .I0(basesoc_sdram_phaseinjector0_status[19]),
    .I1(_n7133),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT152 ),
    .I3(N1722),
    .I4(N1721),
    .I5(N1213),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT4213 )
  );
  LUT4 #(
    .INIT ( 16'h0001 ))
  \picorv32/out14_SW1  (
    .I0(\picorv32/instr_getq_6426 ),
    .I1(\picorv32/instr_setq_6425 ),
    .I2(\picorv32/instr_timer_6423 ),
    .I3(N947),
    .O(N1727)
  );
  LUT6 #(
    .INIT ( 64'hFEFFFEFEFFFFFFFF ))
  \picorv32/_n16031  (
    .I0(\picorv32/is_lb_lh_lw_lbu_lhu ),
    .I1(\picorv32/is_jalr_addi_slti_sltiu_xori_ori_andi_6421 ),
    .I2(\picorv32/is_slli_srli_srai_6422 ),
    .I3(\picorv32/out361_FRB_5354 ),
    .I4(N1727),
    .I5(\picorv32/_n1471 ),
    .O(\picorv32/_n1603 )
  );
  LUT6 #(
    .INIT ( 64'hF780F3C0FF00FF00 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT528_SW1  (
    .I0(basesoc_sdram_bandwidth_nwrites_status[12]),
    .I1(basesoc_sdram_phaseinjector0_address_storage_full[4]),
    .I2(N1301),
    .I3(N1300),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT131 ),
    .I5(_n7112),
    .O(N1729)
  );
  LUT6 #(
    .INIT ( 64'hF870FC30FA50FF00 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT528_SW2  (
    .I0(basesoc_sdram_bandwidth_nwrites_status[12]),
    .I1(basesoc_sdram_phaseinjector0_address_storage_full[4]),
    .I2(N1300),
    .I3(N1301),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT131 ),
    .I5(_n7112),
    .O(N1730)
  );
  LUT6 #(
    .INIT ( 64'hAAA22A22FFFFFFFF ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT529  (
    .I0(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT522_8098 ),
    .I1(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT152 ),
    .I2(N1061),
    .I3(N1729),
    .I4(N1730),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT162 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT528 )
  );
  LUT5 #(
    .INIT ( 32'h44400400 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<9>1_SW0  (
    .I0(\picorv32/GND_2_o_GND_2_o_equal_501_o ),
    .I1(\picorv32/cpu_state_FSM_FFd3 ),
    .I2(\picorv32/GND_2_o_reg_sh[4]_LessThan_502_o ),
    .I3(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<9>3_8578 ),
    .I4(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<9>2_8577 ),
    .O(N1732)
  );
  LUT6 #(
    .INIT ( 64'hFCF4FCB0F4F4B0B0 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<9>4  (
    .I0(\picorv32/instr_lui ),
    .I1(\picorv32/cpu_state_FSM_FFd5 ),
    .I2(N1732),
    .I3(\picorv32/cpuregs_rs1 [9]),
    .I4(N1733),
    .I5(\picorv32/_n1603 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<9>4_8579 )
  );
  LUT5 #(
    .INIT ( 32'h44400400 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<8>1_SW0  (
    .I0(\picorv32/GND_2_o_GND_2_o_equal_501_o ),
    .I1(\picorv32/cpu_state_FSM_FFd3 ),
    .I2(\picorv32/GND_2_o_reg_sh[4]_LessThan_502_o ),
    .I3(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<8>3_8581 ),
    .I4(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<8>2_8580 ),
    .O(N1735)
  );
  LUT6 #(
    .INIT ( 64'hFCF4FCB0F4F4B0B0 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<8>4  (
    .I0(\picorv32/instr_lui ),
    .I1(\picorv32/cpu_state_FSM_FFd5 ),
    .I2(N1735),
    .I3(\picorv32/cpuregs_rs1 [8]),
    .I4(N1736),
    .I5(\picorv32/_n1603 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<8>4_8582 )
  );
  LUT5 #(
    .INIT ( 32'h44400400 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<7>1_SW0  (
    .I0(\picorv32/GND_2_o_GND_2_o_equal_501_o ),
    .I1(\picorv32/cpu_state_FSM_FFd3 ),
    .I2(\picorv32/GND_2_o_reg_sh[4]_LessThan_502_o ),
    .I3(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<7>3_8584 ),
    .I4(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<7>2_8583 ),
    .O(N1738)
  );
  LUT6 #(
    .INIT ( 64'hFCF4FCB0F4F4B0B0 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<7>4  (
    .I0(\picorv32/instr_lui ),
    .I1(\picorv32/cpu_state_FSM_FFd5 ),
    .I2(N1738),
    .I3(\picorv32/cpuregs_rs1 [7]),
    .I4(N1739),
    .I5(\picorv32/_n1603 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<7>4_8585 )
  );
  LUT5 #(
    .INIT ( 32'h44400400 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<6>1_SW0  (
    .I0(\picorv32/GND_2_o_GND_2_o_equal_501_o ),
    .I1(\picorv32/cpu_state_FSM_FFd3 ),
    .I2(\picorv32/GND_2_o_reg_sh[4]_LessThan_502_o ),
    .I3(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<6>3_8587 ),
    .I4(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<6>2_8586 ),
    .O(N1741)
  );
  LUT6 #(
    .INIT ( 64'hFCF4FCB0F4F4B0B0 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<6>4  (
    .I0(\picorv32/instr_lui ),
    .I1(\picorv32/cpu_state_FSM_FFd5 ),
    .I2(N1741),
    .I3(\picorv32/cpuregs_rs1 [6]),
    .I4(N1742),
    .I5(\picorv32/_n1603 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<6>4_8588 )
  );
  LUT5 #(
    .INIT ( 32'h44400400 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<5>1_SW0  (
    .I0(\picorv32/GND_2_o_GND_2_o_equal_501_o ),
    .I1(\picorv32/cpu_state_FSM_FFd3 ),
    .I2(\picorv32/GND_2_o_reg_sh[4]_LessThan_502_o ),
    .I3(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<5>3_8590 ),
    .I4(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<5>2_8589 ),
    .O(N1744)
  );
  LUT6 #(
    .INIT ( 64'hFFC4FBC0FF44BB00 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<5>4  (
    .I0(\picorv32/instr_lui ),
    .I1(\picorv32/cpu_state_FSM_FFd5 ),
    .I2(\picorv32/cpuregs_rs1 [5]),
    .I3(N1744),
    .I4(N1745),
    .I5(\picorv32/_n1603 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<5>4_8591 )
  );
  LUT5 #(
    .INIT ( 32'h44400400 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<4>1_SW0  (
    .I0(\picorv32/GND_2_o_GND_2_o_equal_501_o ),
    .I1(\picorv32/cpu_state_FSM_FFd3 ),
    .I2(\picorv32/GND_2_o_reg_sh[4]_LessThan_502_o ),
    .I3(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<4>3_8593 ),
    .I4(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<4>2_8592 ),
    .O(N1747)
  );
  LUT6 #(
    .INIT ( 64'hFCF4FCB0F4F4B0B0 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<4>4  (
    .I0(\picorv32/instr_lui ),
    .I1(\picorv32/cpu_state_FSM_FFd5 ),
    .I2(N1747),
    .I3(\picorv32/cpuregs_rs1 [4]),
    .I4(N1748),
    .I5(\picorv32/_n1603 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<4>4_8594 )
  );
  LUT5 #(
    .INIT ( 32'h44400400 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<27>1_SW0  (
    .I0(\picorv32/GND_2_o_GND_2_o_equal_501_o ),
    .I1(\picorv32/cpu_state_FSM_FFd3 ),
    .I2(\picorv32/GND_2_o_reg_sh[4]_LessThan_502_o ),
    .I3(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<27>3_8600 ),
    .I4(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<27>2_8599 ),
    .O(N1750)
  );
  LUT6 #(
    .INIT ( 64'hFFC4FBC0FF44BB00 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<27>4  (
    .I0(\picorv32/instr_lui ),
    .I1(\picorv32/cpu_state_FSM_FFd5 ),
    .I2(\picorv32/cpuregs_rs1 [27]),
    .I3(N1750),
    .I4(N1751),
    .I5(\picorv32/_n1603 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<27>4_8601 )
  );
  LUT5 #(
    .INIT ( 32'h44400400 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<26>1_SW0  (
    .I0(\picorv32/GND_2_o_GND_2_o_equal_501_o ),
    .I1(\picorv32/cpu_state_FSM_FFd3 ),
    .I2(\picorv32/GND_2_o_reg_sh[4]_LessThan_502_o ),
    .I3(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<26>3_8603 ),
    .I4(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<26>2_8602 ),
    .O(N1753)
  );
  LUT6 #(
    .INIT ( 64'hFCF4FCB0F4F4B0B0 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<26>4  (
    .I0(\picorv32/instr_lui ),
    .I1(\picorv32/cpu_state_FSM_FFd5 ),
    .I2(N1753),
    .I3(\picorv32/cpuregs_rs1 [26]),
    .I4(N1754),
    .I5(\picorv32/_n1603 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<26>4_8604 )
  );
  LUT5 #(
    .INIT ( 32'h44400400 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<25>1_SW0  (
    .I0(\picorv32/GND_2_o_GND_2_o_equal_501_o ),
    .I1(\picorv32/cpu_state_FSM_FFd3 ),
    .I2(\picorv32/GND_2_o_reg_sh[4]_LessThan_502_o ),
    .I3(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<25>3_8606 ),
    .I4(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<25>2_8605 ),
    .O(N1756)
  );
  LUT6 #(
    .INIT ( 64'hFCF4FCB0F4F4B0B0 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<25>4  (
    .I0(\picorv32/instr_lui ),
    .I1(\picorv32/cpu_state_FSM_FFd5 ),
    .I2(N1756),
    .I3(\picorv32/cpuregs_rs1 [25]),
    .I4(N1757),
    .I5(\picorv32/_n1603 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<25>4_8607 )
  );
  LUT5 #(
    .INIT ( 32'h44400400 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<24>1_SW0  (
    .I0(\picorv32/GND_2_o_GND_2_o_equal_501_o ),
    .I1(\picorv32/cpu_state_FSM_FFd3 ),
    .I2(\picorv32/GND_2_o_reg_sh[4]_LessThan_502_o ),
    .I3(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<24>3_8609 ),
    .I4(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<24>2_8608 ),
    .O(N1759)
  );
  LUT6 #(
    .INIT ( 64'hFCF4FCB0F4F4B0B0 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<24>4  (
    .I0(\picorv32/instr_lui ),
    .I1(\picorv32/cpu_state_FSM_FFd5 ),
    .I2(N1759),
    .I3(\picorv32/cpuregs_rs1 [24]),
    .I4(N1760),
    .I5(\picorv32/_n1603 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<24>4_8610 )
  );
  LUT5 #(
    .INIT ( 32'h44400400 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<23>1_SW0  (
    .I0(\picorv32/GND_2_o_GND_2_o_equal_501_o ),
    .I1(\picorv32/cpu_state_FSM_FFd3 ),
    .I2(\picorv32/GND_2_o_reg_sh[4]_LessThan_502_o ),
    .I3(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<23>3_8612 ),
    .I4(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<23>2_8611 ),
    .O(N1762)
  );
  LUT6 #(
    .INIT ( 64'hFCF4FCB0F4F4B0B0 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<23>4  (
    .I0(\picorv32/instr_lui ),
    .I1(\picorv32/cpu_state_FSM_FFd5 ),
    .I2(N1762),
    .I3(\picorv32/cpuregs_rs1 [23]),
    .I4(N1763),
    .I5(\picorv32/_n1603 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<23>4_8613 )
  );
  LUT5 #(
    .INIT ( 32'h44400400 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<22>1_SW0  (
    .I0(\picorv32/GND_2_o_GND_2_o_equal_501_o ),
    .I1(\picorv32/cpu_state_FSM_FFd3 ),
    .I2(\picorv32/GND_2_o_reg_sh[4]_LessThan_502_o ),
    .I3(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<22>3_8615 ),
    .I4(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<22>2_8614 ),
    .O(N1765)
  );
  LUT6 #(
    .INIT ( 64'hFCF4FCB0F4F4B0B0 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<22>4  (
    .I0(\picorv32/instr_lui ),
    .I1(\picorv32/cpu_state_FSM_FFd5 ),
    .I2(N1765),
    .I3(\picorv32/cpuregs_rs1 [22]),
    .I4(N1766),
    .I5(\picorv32/_n1603 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<22>4_8616 )
  );
  LUT5 #(
    .INIT ( 32'h44400400 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<21>1_SW0  (
    .I0(\picorv32/GND_2_o_GND_2_o_equal_501_o ),
    .I1(\picorv32/cpu_state_FSM_FFd3 ),
    .I2(\picorv32/GND_2_o_reg_sh[4]_LessThan_502_o ),
    .I3(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<21>3_8618 ),
    .I4(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<21>2_8617 ),
    .O(N1768)
  );
  LUT6 #(
    .INIT ( 64'hFCF4FCB0F4F4B0B0 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<21>4  (
    .I0(\picorv32/instr_lui ),
    .I1(\picorv32/cpu_state_FSM_FFd5 ),
    .I2(N1768),
    .I3(\picorv32/cpuregs_rs1 [21]),
    .I4(N1769),
    .I5(\picorv32/_n1603 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<21>4_8619 )
  );
  LUT5 #(
    .INIT ( 32'h44400400 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<20>1_SW0  (
    .I0(\picorv32/GND_2_o_GND_2_o_equal_501_o ),
    .I1(\picorv32/cpu_state_FSM_FFd3 ),
    .I2(\picorv32/GND_2_o_reg_sh[4]_LessThan_502_o ),
    .I3(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<20>3_8621 ),
    .I4(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<20>2_8620 ),
    .O(N1771)
  );
  LUT6 #(
    .INIT ( 64'hFCF4FCB0F4F4B0B0 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<20>4  (
    .I0(\picorv32/instr_lui ),
    .I1(\picorv32/cpu_state_FSM_FFd5 ),
    .I2(N1771),
    .I3(\picorv32/cpuregs_rs1 [20]),
    .I4(N1772),
    .I5(\picorv32/_n1603 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<20>4_8622 )
  );
  LUT5 #(
    .INIT ( 32'h44400400 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<19>1_SW0  (
    .I0(\picorv32/GND_2_o_GND_2_o_equal_501_o ),
    .I1(\picorv32/cpu_state_FSM_FFd3 ),
    .I2(\picorv32/GND_2_o_reg_sh[4]_LessThan_502_o ),
    .I3(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<19>3_8626 ),
    .I4(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<19>2_8625 ),
    .O(N1774)
  );
  LUT6 #(
    .INIT ( 64'hFCF4FCB0F4F4B0B0 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<19>4  (
    .I0(\picorv32/instr_lui ),
    .I1(\picorv32/cpu_state_FSM_FFd5 ),
    .I2(N1774),
    .I3(\picorv32/cpuregs_rs1 [19]),
    .I4(N1775),
    .I5(\picorv32/_n1603 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<19>4_8627 )
  );
  LUT5 #(
    .INIT ( 32'h44400400 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<18>1_SW0  (
    .I0(\picorv32/GND_2_o_GND_2_o_equal_501_o ),
    .I1(\picorv32/cpu_state_FSM_FFd3 ),
    .I2(\picorv32/GND_2_o_reg_sh[4]_LessThan_502_o ),
    .I3(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<18>3_8629 ),
    .I4(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<18>2_8628 ),
    .O(N1777)
  );
  LUT6 #(
    .INIT ( 64'hFCF4FCB0F4F4B0B0 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<18>4  (
    .I0(\picorv32/instr_lui ),
    .I1(\picorv32/cpu_state_FSM_FFd5 ),
    .I2(N1777),
    .I3(\picorv32/cpuregs_rs1 [18]),
    .I4(N1778),
    .I5(\picorv32/_n1603 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<18>4_8630 )
  );
  LUT5 #(
    .INIT ( 32'h44400400 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<17>1_SW0  (
    .I0(\picorv32/GND_2_o_GND_2_o_equal_501_o ),
    .I1(\picorv32/cpu_state_FSM_FFd3 ),
    .I2(\picorv32/GND_2_o_reg_sh[4]_LessThan_502_o ),
    .I3(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<17>3_8632 ),
    .I4(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<17>2_8631 ),
    .O(N1780)
  );
  LUT6 #(
    .INIT ( 64'hFCF4FCB0F4F4B0B0 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<17>4  (
    .I0(\picorv32/instr_lui ),
    .I1(\picorv32/cpu_state_FSM_FFd5 ),
    .I2(N1780),
    .I3(\picorv32/cpuregs_rs1 [17]),
    .I4(N1781),
    .I5(\picorv32/_n1603 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<17>4_8633 )
  );
  LUT5 #(
    .INIT ( 32'h44400400 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<16>1_SW0  (
    .I0(\picorv32/GND_2_o_GND_2_o_equal_501_o ),
    .I1(\picorv32/cpu_state_FSM_FFd3 ),
    .I2(\picorv32/GND_2_o_reg_sh[4]_LessThan_502_o ),
    .I3(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<16>3_8635 ),
    .I4(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<16>2_8634 ),
    .O(N1783)
  );
  LUT6 #(
    .INIT ( 64'hFCF4FCB0F4F4B0B0 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<16>4  (
    .I0(\picorv32/instr_lui ),
    .I1(\picorv32/cpu_state_FSM_FFd5 ),
    .I2(N1783),
    .I3(\picorv32/cpuregs_rs1 [16]),
    .I4(N1784),
    .I5(\picorv32/_n1603 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<16>4_8636 )
  );
  LUT5 #(
    .INIT ( 32'h44400400 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<15>1_SW0  (
    .I0(\picorv32/GND_2_o_GND_2_o_equal_501_o ),
    .I1(\picorv32/cpu_state_FSM_FFd3 ),
    .I2(\picorv32/GND_2_o_reg_sh[4]_LessThan_502_o ),
    .I3(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<15>3_8638 ),
    .I4(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<15>2_8637 ),
    .O(N1786)
  );
  LUT6 #(
    .INIT ( 64'hFCF4FCB0F4F4B0B0 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<15>4  (
    .I0(\picorv32/instr_lui ),
    .I1(\picorv32/cpu_state_FSM_FFd5 ),
    .I2(N1786),
    .I3(\picorv32/cpuregs_rs1 [15]),
    .I4(N1787),
    .I5(\picorv32/_n1603 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<15>4_8639 )
  );
  LUT5 #(
    .INIT ( 32'h44400400 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<14>1_SW0  (
    .I0(\picorv32/GND_2_o_GND_2_o_equal_501_o ),
    .I1(\picorv32/cpu_state_FSM_FFd3 ),
    .I2(\picorv32/GND_2_o_reg_sh[4]_LessThan_502_o ),
    .I3(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<14>3_8641 ),
    .I4(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<14>2_8640 ),
    .O(N1789)
  );
  LUT6 #(
    .INIT ( 64'hFCF4FCB0F4F4B0B0 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<14>4  (
    .I0(\picorv32/instr_lui ),
    .I1(\picorv32/cpu_state_FSM_FFd5 ),
    .I2(N1789),
    .I3(\picorv32/cpuregs_rs1 [14]),
    .I4(N1790),
    .I5(\picorv32/_n1603 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<14>4_8642 )
  );
  LUT5 #(
    .INIT ( 32'h44400400 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<13>1_SW0  (
    .I0(\picorv32/GND_2_o_GND_2_o_equal_501_o ),
    .I1(\picorv32/cpu_state_FSM_FFd3 ),
    .I2(\picorv32/GND_2_o_reg_sh[4]_LessThan_502_o ),
    .I3(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<13>3_8644 ),
    .I4(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<13>2_8643 ),
    .O(N1792)
  );
  LUT6 #(
    .INIT ( 64'hFCF4FCB0F4F4B0B0 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<13>4  (
    .I0(\picorv32/instr_lui ),
    .I1(\picorv32/cpu_state_FSM_FFd5 ),
    .I2(N1792),
    .I3(\picorv32/cpuregs_rs1 [13]),
    .I4(N1793),
    .I5(\picorv32/_n1603 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<13>4_8645 )
  );
  LUT5 #(
    .INIT ( 32'h44400400 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<12>1_SW0  (
    .I0(\picorv32/GND_2_o_GND_2_o_equal_501_o ),
    .I1(\picorv32/cpu_state_FSM_FFd3 ),
    .I2(\picorv32/GND_2_o_reg_sh[4]_LessThan_502_o ),
    .I3(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<12>3_8647 ),
    .I4(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<12>2_8646 ),
    .O(N1795)
  );
  LUT6 #(
    .INIT ( 64'hFCF4FCB0F4F4B0B0 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<12>4  (
    .I0(\picorv32/instr_lui ),
    .I1(\picorv32/cpu_state_FSM_FFd5 ),
    .I2(N1795),
    .I3(\picorv32/cpuregs_rs1 [12]),
    .I4(N1796),
    .I5(\picorv32/_n1603 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<12>4_8648 )
  );
  LUT5 #(
    .INIT ( 32'h44400400 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<11>1_SW0  (
    .I0(\picorv32/GND_2_o_GND_2_o_equal_501_o ),
    .I1(\picorv32/cpu_state_FSM_FFd3 ),
    .I2(\picorv32/GND_2_o_reg_sh[4]_LessThan_502_o ),
    .I3(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<11>3_8650 ),
    .I4(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<11>2_8649 ),
    .O(N1798)
  );
  LUT6 #(
    .INIT ( 64'hFCF4FCB0F4F4B0B0 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<11>4  (
    .I0(\picorv32/instr_lui ),
    .I1(\picorv32/cpu_state_FSM_FFd5 ),
    .I2(N1798),
    .I3(\picorv32/cpuregs_rs1 [11]),
    .I4(N1799),
    .I5(\picorv32/_n1603 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<11>4_8651 )
  );
  LUT5 #(
    .INIT ( 32'h44400400 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<10>2_SW0  (
    .I0(\picorv32/GND_2_o_GND_2_o_equal_501_o ),
    .I1(\picorv32/cpu_state_FSM_FFd3 ),
    .I2(\picorv32/GND_2_o_reg_sh[4]_LessThan_502_o ),
    .I3(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<10>5_8653 ),
    .I4(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<10>4_8652 ),
    .O(N1801)
  );
  LUT6 #(
    .INIT ( 64'hFCF4FCB0F4F4B0B0 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<10>5  (
    .I0(\picorv32/instr_lui ),
    .I1(\picorv32/cpu_state_FSM_FFd5 ),
    .I2(N1801),
    .I3(\picorv32/cpuregs_rs1 [10]),
    .I4(N1802),
    .I5(\picorv32/_n1603 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<10>6_8654 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFF8FFFFF8F8 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<31>5  (
    .I0(\picorv32/reg_op1_31_BRB5_9891 ),
    .I1(\picorv32/reg_op1_31_BRB4_9890 ),
    .I2(\picorv32/reg_op1_31_BRB3_9889 ),
    .I3(\picorv32/reg_op1_31_BRB2_9888 ),
    .I4(\picorv32/reg_op1_31_BRB0_9886 ),
    .I5(\picorv32/reg_op1_31_BRB1_9887 ),
    .O(\picorv32/reg_op1_31 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \picorv32/cpu_state[7]_mem_do_rinst_Select_556_o8_SW1  (
    .I0(\picorv32/mem_do_rinst_BRB0_10055 ),
    .I1(\picorv32/cpu_state_FSM_FFd4_BRB4_9825 ),
    .I2(\picorv32/cpu_state_FSM_FFd4_BRB3_9824 ),
    .O(N2240)
  );
  LUT6 #(
    .INIT ( 64'hF0F000F0F0E000E0 ))
  \picorv32/mem_do_rinst_rstpot  (
    .I0(\picorv32/mem_do_rinst_BRB3_9873 ),
    .I1(\picorv32/mem_do_rinst_BRB2_9872 ),
    .I2(\picorv32/decoder_trigger_BRB0_9831 ),
    .I3(\picorv32/cpu_state_FSM_FFd2_BRB3_9819 ),
    .I4(N2240),
    .I5(N2239),
    .O(\picorv32/mem_do_rinst )
  );
  LUT6 #(
    .INIT ( 64'hFFFF0000C444C444 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<31>4_SW0  (
    .I0(\picorv32/mem_do_prefetch ),
    .I1(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<10>2 ),
    .I2(sys_rst_INV_439_o_2326),
    .I3(N1428),
    .I4(N1473),
    .I5(basesoc_picorv32_mem_ready),
    .O(N1804)
  );
  FDS #(
    .INIT ( 1'b1 ))
  \basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT<0>_FRB  (
    .C(sys_clk),
    .D(N1809),
    .S(sys_rst),
    .Q(\basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT<0>_FRB_1991 )
  );
  FDS #(
    .INIT ( 1'b1 ))
  \basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT<1>_FRB  (
    .C(sys_clk),
    .D(N1810),
    .S(sys_rst),
    .Q(\basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT<1>_FRB_1990 )
  );
  FDS #(
    .INIT ( 1'b1 ))
  \basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT<2>_FRB  (
    .C(sys_clk),
    .D(N1811),
    .S(sys_rst),
    .Q(\basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT<2>_FRB_1989 )
  );
  FDS #(
    .INIT ( 1'b1 ))
  \basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT<3>_FRB  (
    .C(sys_clk),
    .D(N1812),
    .S(sys_rst),
    .Q(\basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT<3>_FRB_1988 )
  );
  FDS #(
    .INIT ( 1'b1 ))
  \basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT<4>_FRB  (
    .C(sys_clk),
    .D(N1813),
    .S(sys_rst),
    .Q(\basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT<4>_FRB_1987 )
  );
  FDS #(
    .INIT ( 1'b1 ))
  \basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT<5>_FRB  (
    .C(sys_clk),
    .D(N1814),
    .S(sys_rst),
    .Q(\basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT<5>_FRB_1986 )
  );
  FDS #(
    .INIT ( 1'b1 ))
  \basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT<6>_FRB  (
    .C(sys_clk),
    .D(N1815),
    .S(sys_rst),
    .Q(\basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT<6>_FRB_1985 )
  );
  FDS #(
    .INIT ( 1'b1 ))
  \basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT<7>_FRB  (
    .C(sys_clk),
    .D(N1816),
    .S(sys_rst),
    .Q(\basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT<7>_FRB_1984 )
  );
  FDS #(
    .INIT ( 1'b1 ))
  \basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT<8>_FRB  (
    .C(sys_clk),
    .D(N1817),
    .S(sys_rst),
    .Q(\basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT<8>_FRB_1983 )
  );
  FDS #(
    .INIT ( 1'b1 ))
  \basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT<9>_FRB  (
    .C(sys_clk),
    .D(N1818),
    .S(sys_rst),
    .Q(\basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT<9>_FRB_1982 )
  );
  FDS #(
    .INIT ( 1'b1 ))
  \basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT<10>_FRB  (
    .C(sys_clk),
    .D(N1819),
    .S(sys_rst),
    .Q(\basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT<10>_FRB_1981 )
  );
  FDS #(
    .INIT ( 1'b1 ))
  \basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT<11>_FRB  (
    .C(sys_clk),
    .D(N1820),
    .S(sys_rst),
    .Q(\basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT<11>_FRB_1980 )
  );
  FDS #(
    .INIT ( 1'b1 ))
  \basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT<12>_FRB  (
    .C(sys_clk),
    .D(N1821),
    .S(sys_rst),
    .Q(\basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT<12>_FRB_1979 )
  );
  FDS #(
    .INIT ( 1'b1 ))
  \basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT<13>_FRB  (
    .C(sys_clk),
    .D(N1822),
    .S(sys_rst),
    .Q(\basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT<13>_FRB_1978 )
  );
  FDS #(
    .INIT ( 1'b1 ))
  \basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT<14>_FRB  (
    .C(sys_clk),
    .D(N1823),
    .S(sys_rst),
    .Q(\basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT<14>_FRB_1977 )
  );
  FDS #(
    .INIT ( 1'b1 ))
  \basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT<15>_FRB  (
    .C(sys_clk),
    .D(N1824),
    .S(sys_rst),
    .Q(\basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT<15>_FRB_1976 )
  );
  FDS #(
    .INIT ( 1'b1 ))
  \basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT<16>_FRB  (
    .C(sys_clk),
    .D(N1825),
    .S(sys_rst),
    .Q(\basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT<16>_FRB_1975 )
  );
  FDS #(
    .INIT ( 1'b1 ))
  \basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT<17>_FRB  (
    .C(sys_clk),
    .D(N1826),
    .S(sys_rst),
    .Q(\basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT<17>_FRB_1974 )
  );
  FDS #(
    .INIT ( 1'b1 ))
  \basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT<18>_FRB  (
    .C(sys_clk),
    .D(N1827),
    .S(sys_rst),
    .Q(\basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT<18>_FRB_1973 )
  );
  FDS #(
    .INIT ( 1'b1 ))
  \basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT<19>_FRB  (
    .C(sys_clk),
    .D(N1828),
    .S(sys_rst),
    .Q(\basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT<19>_FRB_1972 )
  );
  FDS #(
    .INIT ( 1'b1 ))
  \basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT<20>_FRB  (
    .C(sys_clk),
    .D(N1829),
    .S(sys_rst),
    .Q(\basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT<20>_FRB_1971 )
  );
  FDS #(
    .INIT ( 1'b1 ))
  \basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT<21>_FRB  (
    .C(sys_clk),
    .D(N1830),
    .S(sys_rst),
    .Q(\basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT<21>_FRB_1970 )
  );
  FDS #(
    .INIT ( 1'b1 ))
  \basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT<22>_FRB  (
    .C(sys_clk),
    .D(N1831),
    .S(sys_rst),
    .Q(\basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT<22>_FRB_1969 )
  );
  FDS #(
    .INIT ( 1'b1 ))
  \basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT<23>_FRB  (
    .C(sys_clk),
    .D(N1832),
    .S(sys_rst),
    .Q(\basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT<23>_FRB_1968 )
  );
  FDS #(
    .INIT ( 1'b1 ))
  \basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT<24>_FRB  (
    .C(sys_clk),
    .D(N1833),
    .S(sys_rst),
    .Q(\basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT<24>_FRB_1967 )
  );
  FDS #(
    .INIT ( 1'b1 ))
  \basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT<25>_FRB  (
    .C(sys_clk),
    .D(N1834),
    .S(sys_rst),
    .Q(\basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT<25>_FRB_1966 )
  );
  FDS #(
    .INIT ( 1'b1 ))
  \basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT<26>_FRB  (
    .C(sys_clk),
    .D(N1835),
    .S(sys_rst),
    .Q(\basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT<26>_FRB_1965 )
  );
  FDS #(
    .INIT ( 1'b1 ))
  \basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT<27>_FRB  (
    .C(sys_clk),
    .D(N1836),
    .S(sys_rst),
    .Q(\basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT<27>_FRB_1964 )
  );
  FDS #(
    .INIT ( 1'b1 ))
  \basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT<28>_FRB  (
    .C(sys_clk),
    .D(N1837),
    .S(sys_rst),
    .Q(\basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT<28>_FRB_1963 )
  );
  FDS #(
    .INIT ( 1'b1 ))
  \basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT<29>_FRB  (
    .C(sys_clk),
    .D(N1838),
    .S(sys_rst),
    .Q(\basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT<29>_FRB_1962 )
  );
  FDS #(
    .INIT ( 1'b1 ))
  \basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT<30>_FRB  (
    .C(sys_clk),
    .D(N1839),
    .S(sys_rst),
    .Q(\basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT<30>_FRB_1961 )
  );
  FDS #(
    .INIT ( 1'b1 ))
  \basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT<31>_FRB  (
    .C(sys_clk),
    .D(N1841),
    .S(sys_rst),
    .Q(\basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT<31>_FRB_1960 )
  );
  FDSE   \picorv32/timer[31]_GND_2_o_sub_379_OUT<0>_FRB  (
    .C(sys_clk),
    .CE(\picorv32/_n1459_inv ),
    .D(N1842),
    .S(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/timer[31]_GND_2_o_sub_379_OUT<0>_FRB_5778 )
  );
  FDSE   \picorv32/timer[31]_GND_2_o_sub_379_OUT<1>_FRB  (
    .C(sys_clk),
    .CE(\picorv32/_n1459_inv ),
    .D(N1843),
    .S(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/timer[31]_GND_2_o_sub_379_OUT<1>_FRB_5779 )
  );
  FDSE   \picorv32/timer[31]_GND_2_o_sub_379_OUT<2>_FRB  (
    .C(sys_clk),
    .CE(\picorv32/_n1459_inv ),
    .D(N1844),
    .S(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/timer[31]_GND_2_o_sub_379_OUT<2>_FRB_5780 )
  );
  FDSE   \picorv32/timer[31]_GND_2_o_sub_379_OUT<3>_FRB  (
    .C(sys_clk),
    .CE(\picorv32/_n1459_inv ),
    .D(N1845),
    .S(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/timer[31]_GND_2_o_sub_379_OUT<3>_FRB_5781 )
  );
  FDSE   \picorv32/timer[31]_GND_2_o_sub_379_OUT<4>_FRB  (
    .C(sys_clk),
    .CE(\picorv32/_n1459_inv ),
    .D(N1846),
    .S(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/timer[31]_GND_2_o_sub_379_OUT<4>_FRB_5782 )
  );
  FDSE   \picorv32/timer[31]_GND_2_o_sub_379_OUT<5>_FRB  (
    .C(sys_clk),
    .CE(\picorv32/_n1459_inv ),
    .D(N1847),
    .S(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/timer[31]_GND_2_o_sub_379_OUT<5>_FRB_5783 )
  );
  FDSE   \picorv32/timer[31]_GND_2_o_sub_379_OUT<6>_FRB  (
    .C(sys_clk),
    .CE(\picorv32/_n1459_inv ),
    .D(N1848),
    .S(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/timer[31]_GND_2_o_sub_379_OUT<6>_FRB_5784 )
  );
  FDSE   \picorv32/timer[31]_GND_2_o_sub_379_OUT<7>_FRB  (
    .C(sys_clk),
    .CE(\picorv32/_n1459_inv ),
    .D(N1849),
    .S(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/timer[31]_GND_2_o_sub_379_OUT<7>_FRB_5785 )
  );
  FDSE   \picorv32/timer[31]_GND_2_o_sub_379_OUT<8>_FRB  (
    .C(sys_clk),
    .CE(\picorv32/_n1459_inv ),
    .D(N1850),
    .S(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/timer[31]_GND_2_o_sub_379_OUT<8>_FRB_5786 )
  );
  FDSE   \picorv32/timer[31]_GND_2_o_sub_379_OUT<9>_FRB  (
    .C(sys_clk),
    .CE(\picorv32/_n1459_inv ),
    .D(N1851),
    .S(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/timer[31]_GND_2_o_sub_379_OUT<9>_FRB_5787 )
  );
  FDSE   \picorv32/timer[31]_GND_2_o_sub_379_OUT<10>_FRB  (
    .C(sys_clk),
    .CE(\picorv32/_n1459_inv ),
    .D(N1852),
    .S(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/timer[31]_GND_2_o_sub_379_OUT<10>_FRB_5788 )
  );
  FDSE   \picorv32/timer[31]_GND_2_o_sub_379_OUT<11>_FRB  (
    .C(sys_clk),
    .CE(\picorv32/_n1459_inv ),
    .D(N1853),
    .S(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/timer[31]_GND_2_o_sub_379_OUT<11>_FRB_5789 )
  );
  FDSE   \picorv32/timer[31]_GND_2_o_sub_379_OUT<12>_FRB  (
    .C(sys_clk),
    .CE(\picorv32/_n1459_inv ),
    .D(N1854),
    .S(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/timer[31]_GND_2_o_sub_379_OUT<12>_FRB_5790 )
  );
  FDSE   \picorv32/timer[31]_GND_2_o_sub_379_OUT<13>_FRB  (
    .C(sys_clk),
    .CE(\picorv32/_n1459_inv ),
    .D(N1855),
    .S(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/timer[31]_GND_2_o_sub_379_OUT<13>_FRB_5791 )
  );
  FDSE   \picorv32/timer[31]_GND_2_o_sub_379_OUT<14>_FRB  (
    .C(sys_clk),
    .CE(\picorv32/_n1459_inv ),
    .D(N1856),
    .S(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/timer[31]_GND_2_o_sub_379_OUT<14>_FRB_5792 )
  );
  FDSE   \picorv32/timer[31]_GND_2_o_sub_379_OUT<15>_FRB  (
    .C(sys_clk),
    .CE(\picorv32/_n1459_inv ),
    .D(N1857),
    .S(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/timer[31]_GND_2_o_sub_379_OUT<15>_FRB_5793 )
  );
  FDSE   \picorv32/timer[31]_GND_2_o_sub_379_OUT<16>_FRB  (
    .C(sys_clk),
    .CE(\picorv32/_n1459_inv ),
    .D(N1858),
    .S(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/timer[31]_GND_2_o_sub_379_OUT<16>_FRB_5794 )
  );
  FDSE   \picorv32/timer[31]_GND_2_o_sub_379_OUT<17>_FRB  (
    .C(sys_clk),
    .CE(\picorv32/_n1459_inv ),
    .D(N1859),
    .S(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/timer[31]_GND_2_o_sub_379_OUT<17>_FRB_5795 )
  );
  FDSE   \picorv32/timer[31]_GND_2_o_sub_379_OUT<18>_FRB  (
    .C(sys_clk),
    .CE(\picorv32/_n1459_inv ),
    .D(N1860),
    .S(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/timer[31]_GND_2_o_sub_379_OUT<18>_FRB_5796 )
  );
  FDSE   \picorv32/timer[31]_GND_2_o_sub_379_OUT<19>_FRB  (
    .C(sys_clk),
    .CE(\picorv32/_n1459_inv ),
    .D(N1861),
    .S(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/timer[31]_GND_2_o_sub_379_OUT<19>_FRB_5797 )
  );
  FDSE   \picorv32/timer[31]_GND_2_o_sub_379_OUT<20>_FRB  (
    .C(sys_clk),
    .CE(\picorv32/_n1459_inv ),
    .D(N1862),
    .S(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/timer[31]_GND_2_o_sub_379_OUT<20>_FRB_5798 )
  );
  FDSE   \picorv32/timer[31]_GND_2_o_sub_379_OUT<21>_FRB  (
    .C(sys_clk),
    .CE(\picorv32/_n1459_inv ),
    .D(N1863),
    .S(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/timer[31]_GND_2_o_sub_379_OUT<21>_FRB_5799 )
  );
  FDSE   \picorv32/timer[31]_GND_2_o_sub_379_OUT<22>_FRB  (
    .C(sys_clk),
    .CE(\picorv32/_n1459_inv ),
    .D(N1864),
    .S(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/timer[31]_GND_2_o_sub_379_OUT<22>_FRB_5800 )
  );
  FDSE   \picorv32/timer[31]_GND_2_o_sub_379_OUT<23>_FRB  (
    .C(sys_clk),
    .CE(\picorv32/_n1459_inv ),
    .D(N1865),
    .S(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/timer[31]_GND_2_o_sub_379_OUT<23>_FRB_5801 )
  );
  FDSE   \picorv32/timer[31]_GND_2_o_sub_379_OUT<24>_FRB  (
    .C(sys_clk),
    .CE(\picorv32/_n1459_inv ),
    .D(N1866),
    .S(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/timer[31]_GND_2_o_sub_379_OUT<24>_FRB_5802 )
  );
  FDSE   \picorv32/timer[31]_GND_2_o_sub_379_OUT<25>_FRB  (
    .C(sys_clk),
    .CE(\picorv32/_n1459_inv ),
    .D(N1867),
    .S(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/timer[31]_GND_2_o_sub_379_OUT<25>_FRB_5803 )
  );
  FDSE   \picorv32/timer[31]_GND_2_o_sub_379_OUT<26>_FRB  (
    .C(sys_clk),
    .CE(\picorv32/_n1459_inv ),
    .D(N1868),
    .S(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/timer[31]_GND_2_o_sub_379_OUT<26>_FRB_5804 )
  );
  FDSE   \picorv32/timer[31]_GND_2_o_sub_379_OUT<27>_FRB  (
    .C(sys_clk),
    .CE(\picorv32/_n1459_inv ),
    .D(N1869),
    .S(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/timer[31]_GND_2_o_sub_379_OUT<27>_FRB_5805 )
  );
  FDSE   \picorv32/timer[31]_GND_2_o_sub_379_OUT<28>_FRB  (
    .C(sys_clk),
    .CE(\picorv32/_n1459_inv ),
    .D(N1870),
    .S(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/timer[31]_GND_2_o_sub_379_OUT<28>_FRB_5806 )
  );
  FDSE   \picorv32/timer[31]_GND_2_o_sub_379_OUT<29>_FRB  (
    .C(sys_clk),
    .CE(\picorv32/_n1459_inv ),
    .D(N1871),
    .S(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/timer[31]_GND_2_o_sub_379_OUT<29>_FRB_5807 )
  );
  FDSE   \picorv32/timer[31]_GND_2_o_sub_379_OUT<30>_FRB  (
    .C(sys_clk),
    .CE(\picorv32/_n1459_inv ),
    .D(N1872),
    .S(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/timer[31]_GND_2_o_sub_379_OUT<30>_FRB_5808 )
  );
  FDSE   \picorv32/timer[31]_GND_2_o_sub_379_OUT<31>_FRB  (
    .C(sys_clk),
    .CE(\picorv32/_n1459_inv ),
    .D(N1874),
    .S(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/timer[31]_GND_2_o_sub_379_OUT<31>_FRB_5809 )
  );
  FDE   \picorv32/reg_pc[31]_GND_2_o_add_337_OUT<2>_FRB  (
    .C(sys_clk),
    .CE(\picorv32/_n1379_inv ),
    .D(N1875),
    .Q(\picorv32/reg_pc[31]_GND_2_o_add_337_OUT<2>_FRB_5845 )
  );
  FDE   \picorv32/reg_pc[31]_GND_2_o_add_337_OUT<3>_FRB  (
    .C(sys_clk),
    .CE(\picorv32/_n1379_inv ),
    .D(N1876),
    .Q(\picorv32/reg_pc[31]_GND_2_o_add_337_OUT<3>_FRB_5846 )
  );
  FDE   \picorv32/reg_pc[31]_GND_2_o_add_337_OUT<4>_FRB  (
    .C(sys_clk),
    .CE(\picorv32/_n1379_inv ),
    .D(N1877),
    .Q(\picorv32/reg_pc[31]_GND_2_o_add_337_OUT<4>_FRB_5847 )
  );
  FDE   \picorv32/reg_pc[31]_GND_2_o_add_337_OUT<5>_FRB  (
    .C(sys_clk),
    .CE(\picorv32/_n1379_inv ),
    .D(N1878),
    .Q(\picorv32/reg_pc[31]_GND_2_o_add_337_OUT<5>_FRB_5848 )
  );
  FDE   \picorv32/reg_pc[31]_GND_2_o_add_337_OUT<6>_FRB  (
    .C(sys_clk),
    .CE(\picorv32/_n1379_inv ),
    .D(N1879),
    .Q(\picorv32/reg_pc[31]_GND_2_o_add_337_OUT<6>_FRB_5849 )
  );
  FDE   \picorv32/reg_pc[31]_GND_2_o_add_337_OUT<7>_FRB  (
    .C(sys_clk),
    .CE(\picorv32/_n1379_inv ),
    .D(N1880),
    .Q(\picorv32/reg_pc[31]_GND_2_o_add_337_OUT<7>_FRB_5850 )
  );
  FDE   \picorv32/reg_pc[31]_GND_2_o_add_337_OUT<8>_FRB  (
    .C(sys_clk),
    .CE(\picorv32/_n1379_inv ),
    .D(N1881),
    .Q(\picorv32/reg_pc[31]_GND_2_o_add_337_OUT<8>_FRB_5851 )
  );
  FDE   \picorv32/reg_pc[31]_GND_2_o_add_337_OUT<9>_FRB  (
    .C(sys_clk),
    .CE(\picorv32/_n1379_inv ),
    .D(N1882),
    .Q(\picorv32/reg_pc[31]_GND_2_o_add_337_OUT<9>_FRB_5852 )
  );
  FDE   \picorv32/reg_pc[31]_GND_2_o_add_337_OUT<10>_FRB  (
    .C(sys_clk),
    .CE(\picorv32/_n1379_inv ),
    .D(N1883),
    .Q(\picorv32/reg_pc[31]_GND_2_o_add_337_OUT<10>_FRB_5853 )
  );
  FDE   \picorv32/reg_pc[31]_GND_2_o_add_337_OUT<11>_FRB  (
    .C(sys_clk),
    .CE(\picorv32/_n1379_inv ),
    .D(N1884),
    .Q(\picorv32/reg_pc[31]_GND_2_o_add_337_OUT<11>_FRB_5854 )
  );
  FDE   \picorv32/reg_pc[31]_GND_2_o_add_337_OUT<12>_FRB  (
    .C(sys_clk),
    .CE(\picorv32/_n1379_inv ),
    .D(N1885),
    .Q(\picorv32/reg_pc[31]_GND_2_o_add_337_OUT<12>_FRB_5855 )
  );
  FDE   \picorv32/reg_pc[31]_GND_2_o_add_337_OUT<13>_FRB  (
    .C(sys_clk),
    .CE(\picorv32/_n1379_inv ),
    .D(N1886),
    .Q(\picorv32/reg_pc[31]_GND_2_o_add_337_OUT<13>_FRB_5856 )
  );
  FDE   \picorv32/reg_pc[31]_GND_2_o_add_337_OUT<14>_FRB  (
    .C(sys_clk),
    .CE(\picorv32/_n1379_inv ),
    .D(N1887),
    .Q(\picorv32/reg_pc[31]_GND_2_o_add_337_OUT<14>_FRB_5857 )
  );
  FDE   \picorv32/reg_pc[31]_GND_2_o_add_337_OUT<15>_FRB  (
    .C(sys_clk),
    .CE(\picorv32/_n1379_inv ),
    .D(N1888),
    .Q(\picorv32/reg_pc[31]_GND_2_o_add_337_OUT<15>_FRB_5858 )
  );
  FDE   \picorv32/reg_pc[31]_GND_2_o_add_337_OUT<16>_FRB  (
    .C(sys_clk),
    .CE(\picorv32/_n1379_inv ),
    .D(N1889),
    .Q(\picorv32/reg_pc[31]_GND_2_o_add_337_OUT<16>_FRB_5859 )
  );
  FDE   \picorv32/reg_pc[31]_GND_2_o_add_337_OUT<17>_FRB  (
    .C(sys_clk),
    .CE(\picorv32/_n1379_inv ),
    .D(N1890),
    .Q(\picorv32/reg_pc[31]_GND_2_o_add_337_OUT<17>_FRB_5860 )
  );
  FDE   \picorv32/reg_pc[31]_GND_2_o_add_337_OUT<18>_FRB  (
    .C(sys_clk),
    .CE(\picorv32/_n1379_inv ),
    .D(N1891),
    .Q(\picorv32/reg_pc[31]_GND_2_o_add_337_OUT<18>_FRB_5861 )
  );
  FDE   \picorv32/reg_pc[31]_GND_2_o_add_337_OUT<19>_FRB  (
    .C(sys_clk),
    .CE(\picorv32/_n1379_inv ),
    .D(N1892),
    .Q(\picorv32/reg_pc[31]_GND_2_o_add_337_OUT<19>_FRB_5862 )
  );
  FDE   \picorv32/reg_pc[31]_GND_2_o_add_337_OUT<20>_FRB  (
    .C(sys_clk),
    .CE(\picorv32/_n1379_inv ),
    .D(N1893),
    .Q(\picorv32/reg_pc[31]_GND_2_o_add_337_OUT<20>_FRB_5863 )
  );
  FDE   \picorv32/reg_pc[31]_GND_2_o_add_337_OUT<21>_FRB  (
    .C(sys_clk),
    .CE(\picorv32/_n1379_inv ),
    .D(N1894),
    .Q(\picorv32/reg_pc[31]_GND_2_o_add_337_OUT<21>_FRB_5864 )
  );
  FDE   \picorv32/reg_pc[31]_GND_2_o_add_337_OUT<22>_FRB  (
    .C(sys_clk),
    .CE(\picorv32/_n1379_inv ),
    .D(N1895),
    .Q(\picorv32/reg_pc[31]_GND_2_o_add_337_OUT<22>_FRB_5865 )
  );
  FDE   \picorv32/reg_pc[31]_GND_2_o_add_337_OUT<23>_FRB  (
    .C(sys_clk),
    .CE(\picorv32/_n1379_inv ),
    .D(N1896),
    .Q(\picorv32/reg_pc[31]_GND_2_o_add_337_OUT<23>_FRB_5866 )
  );
  FDE   \picorv32/reg_pc[31]_GND_2_o_add_337_OUT<24>_FRB  (
    .C(sys_clk),
    .CE(\picorv32/_n1379_inv ),
    .D(N1897),
    .Q(\picorv32/reg_pc[31]_GND_2_o_add_337_OUT<24>_FRB_5867 )
  );
  FDE   \picorv32/reg_pc[31]_GND_2_o_add_337_OUT<25>_FRB  (
    .C(sys_clk),
    .CE(\picorv32/_n1379_inv ),
    .D(N1898),
    .Q(\picorv32/reg_pc[31]_GND_2_o_add_337_OUT<25>_FRB_5868 )
  );
  FDE   \picorv32/reg_pc[31]_GND_2_o_add_337_OUT<26>_FRB  (
    .C(sys_clk),
    .CE(\picorv32/_n1379_inv ),
    .D(N1899),
    .Q(\picorv32/reg_pc[31]_GND_2_o_add_337_OUT<26>_FRB_5869 )
  );
  FDE   \picorv32/reg_pc[31]_GND_2_o_add_337_OUT<27>_FRB  (
    .C(sys_clk),
    .CE(\picorv32/_n1379_inv ),
    .D(N1900),
    .Q(\picorv32/reg_pc[31]_GND_2_o_add_337_OUT<27>_FRB_5870 )
  );
  FDE   \picorv32/reg_pc[31]_GND_2_o_add_337_OUT<28>_FRB  (
    .C(sys_clk),
    .CE(\picorv32/_n1379_inv ),
    .D(N1901),
    .Q(\picorv32/reg_pc[31]_GND_2_o_add_337_OUT<28>_FRB_5871 )
  );
  FDE   \picorv32/reg_pc[31]_GND_2_o_add_337_OUT<29>_FRB  (
    .C(sys_clk),
    .CE(\picorv32/_n1379_inv ),
    .D(N1902),
    .Q(\picorv32/reg_pc[31]_GND_2_o_add_337_OUT<29>_FRB_5872 )
  );
  FDE   \picorv32/reg_pc[31]_GND_2_o_add_337_OUT<30>_FRB  (
    .C(sys_clk),
    .CE(\picorv32/_n1379_inv ),
    .D(N1903),
    .Q(\picorv32/reg_pc[31]_GND_2_o_add_337_OUT<30>_FRB_5873 )
  );
  FDE   \picorv32/reg_pc[31]_GND_2_o_add_337_OUT<31>_FRB  (
    .C(sys_clk),
    .CE(\picorv32/_n1379_inv ),
    .D(N1905),
    .Q(\picorv32/reg_pc[31]_GND_2_o_add_337_OUT<31>_FRB_5874 )
  );
  FDE   \picorv32/pcpi_div/GND_4_o_unary_minus_17_OUT<0>_FRB  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(N1906),
    .Q(\picorv32/pcpi_div/GND_4_o_unary_minus_17_OUT<0>_FRB_7768 )
  );
  FDE   \picorv32/pcpi_div/GND_4_o_unary_minus_17_OUT<1>_FRB  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(N1907),
    .Q(\picorv32/pcpi_div/GND_4_o_unary_minus_17_OUT<1>_FRB_7769 )
  );
  FDE   \picorv32/pcpi_div/GND_4_o_unary_minus_17_OUT<2>_FRB  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(N1908),
    .Q(\picorv32/pcpi_div/GND_4_o_unary_minus_17_OUT<2>_FRB_7770 )
  );
  FDE   \picorv32/pcpi_div/GND_4_o_unary_minus_17_OUT<3>_FRB  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(N1909),
    .Q(\picorv32/pcpi_div/GND_4_o_unary_minus_17_OUT<3>_FRB_7771 )
  );
  FDE   \picorv32/pcpi_div/GND_4_o_unary_minus_17_OUT<4>_FRB  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(N1910),
    .Q(\picorv32/pcpi_div/GND_4_o_unary_minus_17_OUT<4>_FRB_7772 )
  );
  FDE   \picorv32/pcpi_div/GND_4_o_unary_minus_17_OUT<5>_FRB  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(N1911),
    .Q(\picorv32/pcpi_div/GND_4_o_unary_minus_17_OUT<5>_FRB_7773 )
  );
  FDE   \picorv32/pcpi_div/GND_4_o_unary_minus_17_OUT<6>_FRB  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(N1912),
    .Q(\picorv32/pcpi_div/GND_4_o_unary_minus_17_OUT<6>_FRB_7774 )
  );
  FDE   \picorv32/pcpi_div/GND_4_o_unary_minus_17_OUT<7>_FRB  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(N1913),
    .Q(\picorv32/pcpi_div/GND_4_o_unary_minus_17_OUT<7>_FRB_7775 )
  );
  FDE   \picorv32/pcpi_div/GND_4_o_unary_minus_17_OUT<8>_FRB  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(N1914),
    .Q(\picorv32/pcpi_div/GND_4_o_unary_minus_17_OUT<8>_FRB_7776 )
  );
  FDE   \picorv32/pcpi_div/GND_4_o_unary_minus_17_OUT<9>_FRB  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(N1915),
    .Q(\picorv32/pcpi_div/GND_4_o_unary_minus_17_OUT<9>_FRB_7777 )
  );
  FDE   \picorv32/pcpi_div/GND_4_o_unary_minus_17_OUT<10>_FRB  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(N1916),
    .Q(\picorv32/pcpi_div/GND_4_o_unary_minus_17_OUT<10>_FRB_7778 )
  );
  FDE   \picorv32/pcpi_div/GND_4_o_unary_minus_17_OUT<11>_FRB  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(N1917),
    .Q(\picorv32/pcpi_div/GND_4_o_unary_minus_17_OUT<11>_FRB_7779 )
  );
  FDE   \picorv32/pcpi_div/GND_4_o_unary_minus_17_OUT<12>_FRB  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(N1918),
    .Q(\picorv32/pcpi_div/GND_4_o_unary_minus_17_OUT<12>_FRB_7780 )
  );
  FDE   \picorv32/pcpi_div/GND_4_o_unary_minus_17_OUT<13>_FRB  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(N1919),
    .Q(\picorv32/pcpi_div/GND_4_o_unary_minus_17_OUT<13>_FRB_7781 )
  );
  FDE   \picorv32/pcpi_div/GND_4_o_unary_minus_17_OUT<14>_FRB  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(N1920),
    .Q(\picorv32/pcpi_div/GND_4_o_unary_minus_17_OUT<14>_FRB_7782 )
  );
  FDE   \picorv32/pcpi_div/GND_4_o_unary_minus_17_OUT<15>_FRB  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(N1921),
    .Q(\picorv32/pcpi_div/GND_4_o_unary_minus_17_OUT<15>_FRB_7783 )
  );
  FDE   \picorv32/pcpi_div/GND_4_o_unary_minus_17_OUT<16>_FRB  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(N1922),
    .Q(\picorv32/pcpi_div/GND_4_o_unary_minus_17_OUT<16>_FRB_7784 )
  );
  FDE   \picorv32/pcpi_div/GND_4_o_unary_minus_17_OUT<17>_FRB  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(N1923),
    .Q(\picorv32/pcpi_div/GND_4_o_unary_minus_17_OUT<17>_FRB_7785 )
  );
  FDE   \picorv32/pcpi_div/GND_4_o_unary_minus_17_OUT<18>_FRB  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(N1924),
    .Q(\picorv32/pcpi_div/GND_4_o_unary_minus_17_OUT<18>_FRB_7786 )
  );
  FDE   \picorv32/pcpi_div/GND_4_o_unary_minus_17_OUT<19>_FRB  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(N1925),
    .Q(\picorv32/pcpi_div/GND_4_o_unary_minus_17_OUT<19>_FRB_7787 )
  );
  FDE   \picorv32/pcpi_div/GND_4_o_unary_minus_17_OUT<20>_FRB  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(N1926),
    .Q(\picorv32/pcpi_div/GND_4_o_unary_minus_17_OUT<20>_FRB_7788 )
  );
  FDE   \picorv32/pcpi_div/GND_4_o_unary_minus_17_OUT<21>_FRB  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(N1927),
    .Q(\picorv32/pcpi_div/GND_4_o_unary_minus_17_OUT<21>_FRB_7789 )
  );
  FDE   \picorv32/pcpi_div/GND_4_o_unary_minus_17_OUT<22>_FRB  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(N1928),
    .Q(\picorv32/pcpi_div/GND_4_o_unary_minus_17_OUT<22>_FRB_7790 )
  );
  FDE   \picorv32/pcpi_div/GND_4_o_unary_minus_17_OUT<23>_FRB  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(N1929),
    .Q(\picorv32/pcpi_div/GND_4_o_unary_minus_17_OUT<23>_FRB_7791 )
  );
  FDE   \picorv32/pcpi_div/GND_4_o_unary_minus_17_OUT<24>_FRB  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(N1930),
    .Q(\picorv32/pcpi_div/GND_4_o_unary_minus_17_OUT<24>_FRB_7792 )
  );
  FDE   \picorv32/pcpi_div/GND_4_o_unary_minus_17_OUT<25>_FRB  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(N1931),
    .Q(\picorv32/pcpi_div/GND_4_o_unary_minus_17_OUT<25>_FRB_7793 )
  );
  FDE   \picorv32/pcpi_div/GND_4_o_unary_minus_17_OUT<26>_FRB  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(N1932),
    .Q(\picorv32/pcpi_div/GND_4_o_unary_minus_17_OUT<26>_FRB_7794 )
  );
  FDE   \picorv32/pcpi_div/GND_4_o_unary_minus_17_OUT<27>_FRB  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(N1933),
    .Q(\picorv32/pcpi_div/GND_4_o_unary_minus_17_OUT<27>_FRB_7795 )
  );
  FDE   \picorv32/pcpi_div/GND_4_o_unary_minus_17_OUT<28>_FRB  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(N1934),
    .Q(\picorv32/pcpi_div/GND_4_o_unary_minus_17_OUT<28>_FRB_7796 )
  );
  FDE   \picorv32/pcpi_div/GND_4_o_unary_minus_17_OUT<29>_FRB  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(N1935),
    .Q(\picorv32/pcpi_div/GND_4_o_unary_minus_17_OUT<29>_FRB_7797 )
  );
  FDE   \picorv32/pcpi_div/GND_4_o_unary_minus_17_OUT<30>_FRB  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(N1936),
    .Q(\picorv32/pcpi_div/GND_4_o_unary_minus_17_OUT<30>_FRB_7798 )
  );
  FDE   \picorv32/pcpi_div/GND_4_o_unary_minus_17_OUT<31>_FRB  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(N1938),
    .Q(\picorv32/pcpi_div/GND_4_o_unary_minus_17_OUT<31>_FRB_7799 )
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_cmd_valid1_FRB (
    .C(sys_clk),
    .D(N1939),
    .R(sys_rst),
    .Q(basesoc_sdram_cmd_valid1_FRB_2059)
  );
  FD #(
    .INIT ( 1'b0 ))
  ddrphy_record0_cke_BRB0 (
    .C(sdram_half_clk),
    .D(basesoc_sdram_storage_full[1]),
    .Q(ddrphy_record0_cke_BRB0_9651)
  );
  FD #(
    .INIT ( 1'b0 ))
  ddrphy_record0_cke_BRB1 (
    .C(sdram_half_clk),
    .D(basesoc_sdram_storage_full[0]),
    .Q(ddrphy_record0_cke_BRB1_9652)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_0_BRB0 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_0_BRB0_9653)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_0_BRB1 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_0_BRB1_9654)
  );
  FD   basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_0_BRB2 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[1]),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_0_BRB2_9655)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_1_BRB1 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_1_BRB1_9656)
  );
  FD   basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_1_BRB2 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[2]),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_1_BRB2_9657)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_2_BRB1 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_2_BRB1_9658)
  );
  FD   basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_2_BRB2 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[3]),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_2_BRB2_9659)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_3_BRB1 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_3_BRB1_9660)
  );
  FD   basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_3_BRB2 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[4]),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_3_BRB2_9661)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_4_BRB1 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_4_BRB1_9662)
  );
  FD   basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_4_BRB2 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[5]),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_4_BRB2_9663)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_5_BRB1 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_5_BRB1_9664)
  );
  FD   basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_5_BRB2 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[6]),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_5_BRB2_9665)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_6_BRB1 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_6_BRB1_9666)
  );
  FD   basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_6_BRB2 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[7]),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_6_BRB2_9667)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_7_BRB1 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_7_BRB1_9668)
  );
  FD   basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_7_BRB2 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[8]),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_7_BRB2_9669)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_0_BRB0 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_0_BRB0_9670)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_0_BRB1 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_0_BRB1_9671)
  );
  FD   basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_0_BRB2 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[1]),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_0_BRB2_9672)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_1_BRB1 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_1_BRB1_9673)
  );
  FD   basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_1_BRB2 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[2]),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_1_BRB2_9674)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_2_BRB1 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_2_BRB1_9675)
  );
  FD   basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_2_BRB2 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[3]),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_2_BRB2_9676)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_3_BRB1 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_3_BRB1_9677)
  );
  FD   basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_3_BRB2 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[4]),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_3_BRB2_9678)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_4_BRB1 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_4_BRB1_9679)
  );
  FD   basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_4_BRB2 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[5]),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_4_BRB2_9680)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_5_BRB1 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_5_BRB1_9681)
  );
  FD   basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_5_BRB2 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[6]),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_5_BRB2_9682)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_6_BRB1 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_6_BRB1_9683)
  );
  FD   basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_6_BRB2 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[7]),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_6_BRB2_9684)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_7_BRB1 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_7_BRB1_9685)
  );
  FD   basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_7_BRB2 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[8]),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_7_BRB2_9686)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_0_BRB0 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_0_BRB0_9687)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_0_BRB1 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_0_BRB1_9688)
  );
  FD   basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_0_BRB2 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[1]),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_0_BRB2_9689)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_1_BRB1 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_1_BRB1_9690)
  );
  FD   basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_1_BRB2 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[2]),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_1_BRB2_9691)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_2_BRB1 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_2_BRB1_9692)
  );
  FD   basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_2_BRB2 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[3]),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_2_BRB2_9693)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_3_BRB1 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_3_BRB1_9694)
  );
  FD   basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_3_BRB2 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[4]),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_3_BRB2_9695)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_4_BRB1 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_4_BRB1_9696)
  );
  FD   basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_4_BRB2 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[5]),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_4_BRB2_9697)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_5_BRB1 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_5_BRB1_9698)
  );
  FD   basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_5_BRB2 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[6]),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_5_BRB2_9699)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_6_BRB1 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_6_BRB1_9700)
  );
  FD   basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_6_BRB2 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[7]),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_6_BRB2_9701)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_7_BRB1 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_7_BRB1_9702)
  );
  FD   basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_7_BRB2 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[8]),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_7_BRB2_9703)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_0_BRB0 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_0_BRB0_9704)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_0_BRB1 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_0_BRB1_9705)
  );
  FD   basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_0_BRB2 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[1]),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_0_BRB2_9706)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_1_BRB1 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_1_BRB1_9707)
  );
  FD   basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_1_BRB2 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[2]),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_1_BRB2_9708)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_2_BRB1 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_2_BRB1_9709)
  );
  FD   basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_2_BRB2 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[3]),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_2_BRB2_9710)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_3_BRB1 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_3_BRB1_9711)
  );
  FD   basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_3_BRB2 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[4]),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_3_BRB2_9712)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_4_BRB1 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_4_BRB1_9713)
  );
  FD   basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_4_BRB2 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[5]),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_4_BRB2_9714)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_5_BRB1 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_5_BRB1_9715)
  );
  FD   basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_5_BRB2 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[6]),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_5_BRB2_9716)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_6_BRB1 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_6_BRB1_9717)
  );
  FD   basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_6_BRB2 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[7]),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_6_BRB2_9718)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_7_BRB1 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_7_BRB1_9719)
  );
  FD   basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_7_BRB2 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[8]),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_7_BRB2_9720)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_twtrcon_count_1_BRB0 (
    .C(sys_clk),
    .D(basesoc_sdram_twtrcon_count[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_twtrcon_count_1_BRB0_9721)
  );
  FDS #(
    .INIT ( 1'b1 ))
  basesoc_sdram_twtrcon_count_1_BRB1 (
    .C(sys_clk),
    .D(basesoc_sdram_twtrcon_count[0]),
    .S(sys_rst),
    .Q(basesoc_sdram_twtrcon_count_1_BRB1_9722)
  );
  FD   basesoc_sdram_twtrcon_count_1_BRB2 (
    .C(sys_clk),
    .D(basesoc_sdram_twtrcon_ready_1649),
    .Q(basesoc_sdram_twtrcon_count_1_BRB2_9723)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_twtrcon_count_1_BRB3 (
    .C(sys_clk),
    .D(basesoc_sdram_twtrcon_valid),
    .R(sys_rst),
    .Q(basesoc_sdram_twtrcon_count_1_BRB3_9724)
  );
  FDR   \picorv32/is_beq_bne_blt_bge_bltu_bgeu_BRB0  (
    .C(sys_clk),
    .D(\picorv32/mem_do_rinst_mem_done_AND_682_o ),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/is_beq_bne_blt_bge_bltu_bgeu_BRB0_9725 )
  );
  FD   \picorv32/is_beq_bne_blt_bge_bltu_bgeu_BRB1  (
    .C(sys_clk),
    .D(N1330),
    .Q(\picorv32/is_beq_bne_blt_bge_bltu_bgeu_BRB1_9726 )
  );
  FD   \picorv32/is_beq_bne_blt_bge_bltu_bgeu_BRB2  (
    .C(sys_clk),
    .D(\picorv32/mem_rdata_latched[6]_mem_rdata_latched[14]_AND_683_o1 ),
    .Q(\picorv32/is_beq_bne_blt_bge_bltu_bgeu_BRB2_9727 )
  );
  FDR   \picorv32/is_beq_bne_blt_bge_bltu_bgeu_BRB3  (
    .C(sys_clk),
    .D(\picorv32/is_beq_bne_blt_bge_bltu_bgeu ),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/is_beq_bne_blt_bge_bltu_bgeu_BRB3_9728 )
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_rddata_sr_4_BRB2 (
    .C(sys_clk),
    .D(basesoc_csrbankarray_csrbank3_sel),
    .R(sys_rst),
    .Q(ddrphy_rddata_sr_4_BRB2_9729)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_twtpcon_count_1_BRB0 (
    .C(sys_clk),
    .CE(_n5617_inv),
    .D(basesoc_sdram_bankmachine0_twtpcon_count[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_twtpcon_count_1_BRB0_9730)
  );
  FDSE #(
    .INIT ( 1'b1 ))
  basesoc_sdram_bankmachine0_twtpcon_count_1_BRB1 (
    .C(sys_clk),
    .CE(_n5617_inv),
    .D(basesoc_sdram_bankmachine0_twtpcon_count[1]),
    .S(sys_rst),
    .Q(basesoc_sdram_bankmachine0_twtpcon_count_1_BRB1_9731)
  );
  FDE   basesoc_sdram_bankmachine0_twtpcon_count_1_BRB2 (
    .C(sys_clk),
    .CE(_n5617_inv),
    .D(basesoc_sdram_bankmachine0_cmd_payload_is_write),
    .Q(basesoc_sdram_bankmachine0_twtpcon_count_1_BRB2_9732)
  );
  FDE   basesoc_sdram_bankmachine0_twtpcon_count_1_BRB3 (
    .C(sys_clk),
    .CE(_n5617_inv),
    .D(basesoc_sdram_bankmachine0_cmd_ready),
    .Q(basesoc_sdram_bankmachine0_twtpcon_count_1_BRB3_9733)
  );
  FDE   basesoc_sdram_bankmachine0_twtpcon_count_1_BRB4 (
    .C(sys_clk),
    .CE(_n5617_inv),
    .D(basesoc_sdram_bankmachine0_cmd_valid),
    .Q(basesoc_sdram_bankmachine0_twtpcon_count_1_BRB4_9734)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_twtpcon_count_1_BRB0 (
    .C(sys_clk),
    .CE(_n5633_inv),
    .D(basesoc_sdram_bankmachine1_twtpcon_count[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_twtpcon_count_1_BRB0_9735)
  );
  FDSE #(
    .INIT ( 1'b1 ))
  basesoc_sdram_bankmachine1_twtpcon_count_1_BRB1 (
    .C(sys_clk),
    .CE(_n5633_inv),
    .D(basesoc_sdram_bankmachine1_twtpcon_count[1]),
    .S(sys_rst),
    .Q(basesoc_sdram_bankmachine1_twtpcon_count_1_BRB1_9736)
  );
  FDE   basesoc_sdram_bankmachine1_twtpcon_count_1_BRB2 (
    .C(sys_clk),
    .CE(_n5633_inv),
    .D(basesoc_sdram_bankmachine1_cmd_payload_is_write),
    .Q(basesoc_sdram_bankmachine1_twtpcon_count_1_BRB2_9737)
  );
  FDE   basesoc_sdram_bankmachine1_twtpcon_count_1_BRB3 (
    .C(sys_clk),
    .CE(_n5633_inv),
    .D(basesoc_sdram_bankmachine1_cmd_ready),
    .Q(basesoc_sdram_bankmachine1_twtpcon_count_1_BRB3_9738)
  );
  FDE   basesoc_sdram_bankmachine1_twtpcon_count_1_BRB4 (
    .C(sys_clk),
    .CE(_n5633_inv),
    .D(basesoc_sdram_bankmachine1_cmd_valid),
    .Q(basesoc_sdram_bankmachine1_twtpcon_count_1_BRB4_9739)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_twtpcon_count_1_BRB0 (
    .C(sys_clk),
    .CE(_n5649_inv),
    .D(basesoc_sdram_bankmachine2_twtpcon_count[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_twtpcon_count_1_BRB0_9740)
  );
  FDSE #(
    .INIT ( 1'b1 ))
  basesoc_sdram_bankmachine2_twtpcon_count_1_BRB1 (
    .C(sys_clk),
    .CE(_n5649_inv),
    .D(basesoc_sdram_bankmachine2_twtpcon_count[1]),
    .S(sys_rst),
    .Q(basesoc_sdram_bankmachine2_twtpcon_count_1_BRB1_9741)
  );
  FDE   basesoc_sdram_bankmachine2_twtpcon_count_1_BRB2 (
    .C(sys_clk),
    .CE(_n5649_inv),
    .D(basesoc_sdram_bankmachine2_cmd_payload_is_write),
    .Q(basesoc_sdram_bankmachine2_twtpcon_count_1_BRB2_9742)
  );
  FDE   basesoc_sdram_bankmachine2_twtpcon_count_1_BRB3 (
    .C(sys_clk),
    .CE(_n5649_inv),
    .D(basesoc_sdram_bankmachine2_cmd_ready),
    .Q(basesoc_sdram_bankmachine2_twtpcon_count_1_BRB3_9743)
  );
  FDE   basesoc_sdram_bankmachine2_twtpcon_count_1_BRB4 (
    .C(sys_clk),
    .CE(_n5649_inv),
    .D(basesoc_sdram_bankmachine2_cmd_valid),
    .Q(basesoc_sdram_bankmachine2_twtpcon_count_1_BRB4_9744)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_twtpcon_count_1_BRB0 (
    .C(sys_clk),
    .CE(_n5665_inv),
    .D(basesoc_sdram_bankmachine3_twtpcon_count[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_twtpcon_count_1_BRB0_9745)
  );
  FDSE #(
    .INIT ( 1'b1 ))
  basesoc_sdram_bankmachine3_twtpcon_count_1_BRB1 (
    .C(sys_clk),
    .CE(_n5665_inv),
    .D(basesoc_sdram_bankmachine3_twtpcon_count[1]),
    .S(sys_rst),
    .Q(basesoc_sdram_bankmachine3_twtpcon_count_1_BRB1_9746)
  );
  FDE   basesoc_sdram_bankmachine3_twtpcon_count_1_BRB2 (
    .C(sys_clk),
    .CE(_n5665_inv),
    .D(basesoc_sdram_bankmachine3_cmd_payload_is_write),
    .Q(basesoc_sdram_bankmachine3_twtpcon_count_1_BRB2_9747)
  );
  FDE   basesoc_sdram_bankmachine3_twtpcon_count_1_BRB3 (
    .C(sys_clk),
    .CE(_n5665_inv),
    .D(basesoc_sdram_bankmachine3_cmd_ready),
    .Q(basesoc_sdram_bankmachine3_twtpcon_count_1_BRB3_9748)
  );
  FDE   basesoc_sdram_bankmachine3_twtpcon_count_1_BRB4 (
    .C(sys_clk),
    .CE(_n5665_inv),
    .D(basesoc_sdram_bankmachine3_cmd_valid),
    .Q(basesoc_sdram_bankmachine3_twtpcon_count_1_BRB4_9749)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_twtpcon_count_0_BRB0 (
    .C(sys_clk),
    .D(_n5617_inv),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_twtpcon_count_0_BRB0_9750)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_twtpcon_count_0_BRB1 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine0_twtpcon_count[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_twtpcon_count_0_BRB1_9751)
  );
  FD   basesoc_sdram_bankmachine0_twtpcon_count_0_BRB2 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine0_cmd_payload_is_write),
    .Q(basesoc_sdram_bankmachine0_twtpcon_count_0_BRB2_9752)
  );
  FD   basesoc_sdram_bankmachine0_twtpcon_count_0_BRB3 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine0_cmd_ready),
    .Q(basesoc_sdram_bankmachine0_twtpcon_count_0_BRB3_9753)
  );
  FD   basesoc_sdram_bankmachine0_twtpcon_count_0_BRB4 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine0_cmd_valid),
    .Q(basesoc_sdram_bankmachine0_twtpcon_count_0_BRB4_9754)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_twtpcon_count_0_BRB0 (
    .C(sys_clk),
    .D(_n5633_inv),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_twtpcon_count_0_BRB0_9755)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_twtpcon_count_0_BRB1 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine1_twtpcon_count[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_twtpcon_count_0_BRB1_9756)
  );
  FD   basesoc_sdram_bankmachine1_twtpcon_count_0_BRB2 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine1_cmd_payload_is_write),
    .Q(basesoc_sdram_bankmachine1_twtpcon_count_0_BRB2_9757)
  );
  FD   basesoc_sdram_bankmachine1_twtpcon_count_0_BRB3 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine1_cmd_ready),
    .Q(basesoc_sdram_bankmachine1_twtpcon_count_0_BRB3_9758)
  );
  FD   basesoc_sdram_bankmachine1_twtpcon_count_0_BRB4 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine1_cmd_valid),
    .Q(basesoc_sdram_bankmachine1_twtpcon_count_0_BRB4_9759)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_twtpcon_count_0_BRB0 (
    .C(sys_clk),
    .D(_n5649_inv),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_twtpcon_count_0_BRB0_9760)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_twtpcon_count_0_BRB1 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine2_twtpcon_count[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_twtpcon_count_0_BRB1_9761)
  );
  FD   basesoc_sdram_bankmachine2_twtpcon_count_0_BRB2 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine2_cmd_payload_is_write),
    .Q(basesoc_sdram_bankmachine2_twtpcon_count_0_BRB2_9762)
  );
  FD   basesoc_sdram_bankmachine2_twtpcon_count_0_BRB3 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine2_cmd_ready),
    .Q(basesoc_sdram_bankmachine2_twtpcon_count_0_BRB3_9763)
  );
  FD   basesoc_sdram_bankmachine2_twtpcon_count_0_BRB4 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine2_cmd_valid),
    .Q(basesoc_sdram_bankmachine2_twtpcon_count_0_BRB4_9764)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_twtpcon_count_0_BRB0 (
    .C(sys_clk),
    .D(_n5665_inv),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_twtpcon_count_0_BRB0_9765)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_twtpcon_count_0_BRB1 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine3_twtpcon_count[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_twtpcon_count_0_BRB1_9766)
  );
  FD   basesoc_sdram_bankmachine3_twtpcon_count_0_BRB2 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine3_cmd_payload_is_write),
    .Q(basesoc_sdram_bankmachine3_twtpcon_count_0_BRB2_9767)
  );
  FD   basesoc_sdram_bankmachine3_twtpcon_count_0_BRB3 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine3_cmd_ready),
    .Q(basesoc_sdram_bankmachine3_twtpcon_count_0_BRB3_9768)
  );
  FD   basesoc_sdram_bankmachine3_twtpcon_count_0_BRB4 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine3_cmd_valid),
    .Q(basesoc_sdram_bankmachine3_twtpcon_count_0_BRB4_9769)
  );
  FDS #(
    .INIT ( 1'b1 ))
  new_master_wdata_ready_BRB0 (
    .C(sys_clk),
    .D(basesoc_sdram_cmd_valid1_FRB_2059),
    .S(sys_rst),
    .Q(new_master_wdata_ready_BRB0_9770)
  );
  FDR #(
    .INIT ( 1'b0 ))
  new_master_wdata_ready_BRB4 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_we_1213),
    .R(sys_rst),
    .Q(new_master_wdata_ready_BRB4_9774)
  );
  FDR #(
    .INIT ( 1'b0 ))
  new_master_rdata_valid0_BRB0 (
    .C(sys_clk),
    .D(roundrobin0_grant_roundrobin3_grant_OR_335_o1_8206),
    .R(sys_rst),
    .Q(new_master_rdata_valid0_BRB0_9776)
  );
  FDR #(
    .INIT ( 1'b0 ))
  new_master_rdata_valid0_BRB1 (
    .C(sys_clk),
    .D(rhs_array_muxed0),
    .R(sys_rst),
    .Q(new_master_rdata_valid0_BRB1_9777)
  );
  FD   new_master_rdata_valid0_BRB3 (
    .C(sys_clk),
    .D(basesoc_sdram_choose_cmd_cmd_ready),
    .Q(new_master_rdata_valid0_BRB3_9779)
  );
  FDR #(
    .INIT ( 1'b0 ))
  new_master_rdata_valid0_BRB4 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine0_cmd_ready),
    .R(sys_rst),
    .Q(new_master_rdata_valid0_BRB4_9780)
  );
  FDS #(
    .INIT ( 1'b1 ))
  basesoc_sdram_dfi_p1_wrdata_en_BRB0 (
    .C(sys_clk),
    .D(multiplexer_state_FSM_FFd2),
    .S(sys_rst),
    .Q(basesoc_sdram_dfi_p1_wrdata_en_BRB0_9782)
  );
  FD   basesoc_sdram_dfi_p1_wrdata_en_BRB1 (
    .C(sys_clk),
    .D(multiplexer_state_FSM_FFd1),
    .Q(basesoc_sdram_dfi_p1_wrdata_en_BRB1_9783)
  );
  FD   basesoc_sdram_dfi_p1_wrdata_en_BRB2 (
    .C(sys_clk),
    .D(basesoc_sdram_twtrcon_valid),
    .Q(basesoc_sdram_dfi_p1_wrdata_en_BRB2_9784)
  );
  FD   basesoc_sdram_dfi_p1_wrdata_en_BRB3 (
    .C(sys_clk),
    .D(multiplexer_state_FSM_FFd3_2742),
    .Q(basesoc_sdram_dfi_p1_wrdata_en_BRB3_9785)
  );
  FD   basesoc_sdram_dfi_p1_wrdata_en_BRB4 (
    .C(sys_clk),
    .D(rhs_array_muxed0),
    .Q(basesoc_sdram_dfi_p1_wrdata_en_BRB4_9786)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface3_bank_bus_dat_r_6_BRB0 (
    .C(sys_clk),
    .D(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT701_4494 ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface3_bank_bus_dat_r_6_BRB0_9788)
  );
  FD   basesoc_csrbankarray_interface3_bank_bus_dat_r_6_BRB1 (
    .C(sys_clk),
    .D(_n7157),
    .Q(basesoc_csrbankarray_interface3_bank_bus_dat_r_6_BRB1_9789)
  );
  FD   basesoc_csrbankarray_interface3_bank_bus_dat_r_6_BRB2 (
    .C(sys_clk),
    .D(N1336),
    .Q(basesoc_csrbankarray_interface3_bank_bus_dat_r_6_BRB2_9790)
  );
  FD   basesoc_csrbankarray_interface3_bank_bus_dat_r_6_BRB3 (
    .C(sys_clk),
    .D(N1183),
    .Q(basesoc_csrbankarray_interface3_bank_bus_dat_r_6_BRB3_9791)
  );
  FD   basesoc_csrbankarray_interface3_bank_bus_dat_r_6_BRB4 (
    .C(sys_clk),
    .D(N1337),
    .Q(basesoc_csrbankarray_interface3_bank_bus_dat_r_6_BRB4_9792)
  );
  FD   basesoc_csrbankarray_interface3_bank_bus_dat_r_6_BRB5 (
    .C(sys_clk),
    .D(basesoc_sdram_phaseinjector1_wrdata_storage_full_30_1743),
    .Q(basesoc_csrbankarray_interface3_bank_bus_dat_r_6_BRB5_9793)
  );
  FDS #(
    .INIT ( 1'b1 ))
  multiplexer_state_FSM_FFd1_BRB0 (
    .C(sys_clk),
    .D(multiplexer_state_FSM_FFd3_2742),
    .S(sys_rst),
    .Q(multiplexer_state_FSM_FFd1_BRB0_9794)
  );
  FDR #(
    .INIT ( 1'b0 ))
  multiplexer_state_FSM_FFd1_BRB1 (
    .C(sys_clk),
    .D(multiplexer_state_FSM_FFd1),
    .R(sys_rst),
    .Q(multiplexer_state_FSM_FFd1_BRB1_9795)
  );
  FD   multiplexer_state_FSM_FFd1_BRB2 (
    .C(sys_clk),
    .D(multiplexer_state_FSM_FFd2),
    .Q(multiplexer_state_FSM_FFd1_BRB2_9796)
  );
  FD   multiplexer_state_FSM_FFd1_BRB3 (
    .C(sys_clk),
    .D(\multiplexer_state_FSM_FFd1-In1_2740 ),
    .Q(multiplexer_state_FSM_FFd1_BRB3_9797)
  );
  FD   multiplexer_state_FSM_FFd1_BRB4 (
    .C(sys_clk),
    .D(basesoc_sdram_write_available_2671),
    .Q(multiplexer_state_FSM_FFd1_BRB4_9798)
  );
  FD   multiplexer_state_FSM_FFd1_BRB5 (
    .C(sys_clk),
    .D(N875),
    .Q(multiplexer_state_FSM_FFd1_BRB5_9799)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_twtpcon_count_2_BRB0 (
    .C(sys_clk),
    .CE(_n5617_inv),
    .D(basesoc_sdram_bankmachine0_twtpcon_count[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_twtpcon_count_2_BRB0_9800)
  );
  FDSE #(
    .INIT ( 1'b1 ))
  basesoc_sdram_bankmachine0_twtpcon_count_2_BRB1 (
    .C(sys_clk),
    .CE(_n5617_inv),
    .D(basesoc_sdram_bankmachine0_twtpcon_count[0]),
    .S(sys_rst),
    .Q(basesoc_sdram_bankmachine0_twtpcon_count_2_BRB1_9801)
  );
  FDE   basesoc_sdram_bankmachine0_twtpcon_count_2_BRB2 (
    .C(sys_clk),
    .CE(_n5617_inv),
    .D(basesoc_sdram_bankmachine0_twtpcon_count[1]),
    .Q(basesoc_sdram_bankmachine0_twtpcon_count_2_BRB2_9802)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_twtpcon_count_2_BRB3 (
    .C(sys_clk),
    .CE(_n5617_inv),
    .D(basesoc_sdram_bankmachine0_cmd_valid),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_twtpcon_count_2_BRB3_9803)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_twtpcon_count_2_BRB0 (
    .C(sys_clk),
    .CE(_n5633_inv),
    .D(basesoc_sdram_bankmachine1_twtpcon_count[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_twtpcon_count_2_BRB0_9804)
  );
  FDSE #(
    .INIT ( 1'b1 ))
  basesoc_sdram_bankmachine1_twtpcon_count_2_BRB1 (
    .C(sys_clk),
    .CE(_n5633_inv),
    .D(basesoc_sdram_bankmachine1_twtpcon_count[0]),
    .S(sys_rst),
    .Q(basesoc_sdram_bankmachine1_twtpcon_count_2_BRB1_9805)
  );
  FDE   basesoc_sdram_bankmachine1_twtpcon_count_2_BRB2 (
    .C(sys_clk),
    .CE(_n5633_inv),
    .D(basesoc_sdram_bankmachine1_twtpcon_count[1]),
    .Q(basesoc_sdram_bankmachine1_twtpcon_count_2_BRB2_9806)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_twtpcon_count_2_BRB3 (
    .C(sys_clk),
    .CE(_n5633_inv),
    .D(basesoc_sdram_bankmachine1_cmd_valid),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_twtpcon_count_2_BRB3_9807)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_twtpcon_count_2_BRB0 (
    .C(sys_clk),
    .CE(_n5649_inv),
    .D(basesoc_sdram_bankmachine2_twtpcon_count[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_twtpcon_count_2_BRB0_9808)
  );
  FDSE #(
    .INIT ( 1'b1 ))
  basesoc_sdram_bankmachine2_twtpcon_count_2_BRB1 (
    .C(sys_clk),
    .CE(_n5649_inv),
    .D(basesoc_sdram_bankmachine2_twtpcon_count[0]),
    .S(sys_rst),
    .Q(basesoc_sdram_bankmachine2_twtpcon_count_2_BRB1_9809)
  );
  FDE   basesoc_sdram_bankmachine2_twtpcon_count_2_BRB2 (
    .C(sys_clk),
    .CE(_n5649_inv),
    .D(basesoc_sdram_bankmachine2_twtpcon_count[1]),
    .Q(basesoc_sdram_bankmachine2_twtpcon_count_2_BRB2_9810)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_twtpcon_count_2_BRB3 (
    .C(sys_clk),
    .CE(_n5649_inv),
    .D(basesoc_sdram_bankmachine2_cmd_valid),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_twtpcon_count_2_BRB3_9811)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_twtpcon_count_2_BRB0 (
    .C(sys_clk),
    .CE(_n5665_inv),
    .D(basesoc_sdram_bankmachine3_twtpcon_count[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_twtpcon_count_2_BRB0_9812)
  );
  FDSE #(
    .INIT ( 1'b1 ))
  basesoc_sdram_bankmachine3_twtpcon_count_2_BRB1 (
    .C(sys_clk),
    .CE(_n5665_inv),
    .D(basesoc_sdram_bankmachine3_twtpcon_count[0]),
    .S(sys_rst),
    .Q(basesoc_sdram_bankmachine3_twtpcon_count_2_BRB1_9813)
  );
  FDE   basesoc_sdram_bankmachine3_twtpcon_count_2_BRB2 (
    .C(sys_clk),
    .CE(_n5665_inv),
    .D(basesoc_sdram_bankmachine3_twtpcon_count[1]),
    .Q(basesoc_sdram_bankmachine3_twtpcon_count_2_BRB2_9814)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_twtpcon_count_2_BRB3 (
    .C(sys_clk),
    .CE(_n5665_inv),
    .D(basesoc_sdram_bankmachine3_cmd_valid),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_twtpcon_count_2_BRB3_9815)
  );
  FDR   \picorv32/cpu_state_FSM_FFd2_BRB0  (
    .C(sys_clk),
    .D(sys_rst_INV_439_o_2326),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/cpu_state_FSM_FFd2_BRB0_9816 )
  );
  FD   \picorv32/cpu_state_FSM_FFd2_BRB1  (
    .C(sys_clk),
    .D(\picorv32/cpu_state_FSM_FFd6-In1_4533 ),
    .Q(\picorv32/cpu_state_FSM_FFd2_BRB1_9817 )
  );
  FD   \picorv32/cpu_state_FSM_FFd2_BRB2  (
    .C(sys_clk),
    .D(\picorv32/cpu_state_FSM_FFd2 ),
    .Q(\picorv32/cpu_state_FSM_FFd2_BRB2_9818 )
  );
  FD   \picorv32/cpu_state_FSM_FFd2_BRB3  (
    .C(sys_clk),
    .D(\picorv32/mem_xfer_mem_state[1]_OR_413_o ),
    .Q(\picorv32/cpu_state_FSM_FFd2_BRB3_9819 )
  );
  FD   \picorv32/cpu_state_FSM_FFd2_BRB4  (
    .C(sys_clk),
    .D(\picorv32/mem_do_prefetch ),
    .Q(\picorv32/cpu_state_FSM_FFd2_BRB4_9820 )
  );
  FD   \picorv32/cpu_state_FSM_FFd2_BRB5  (
    .C(sys_clk),
    .D(N1025),
    .Q(\picorv32/cpu_state_FSM_FFd2_BRB5_9821 )
  );
  FD   \picorv32/cpu_state_FSM_FFd1_BRB2  (
    .C(sys_clk),
    .D(\picorv32/cpu_state_FSM_FFd1 ),
    .Q(\picorv32/cpu_state_FSM_FFd1_BRB2_9822 )
  );
  FD   \picorv32/cpu_state_FSM_FFd1_BRB5  (
    .C(sys_clk),
    .D(N1021),
    .Q(\picorv32/cpu_state_FSM_FFd1_BRB5_9823 )
  );
  FD   \picorv32/cpu_state_FSM_FFd4_BRB3  (
    .C(sys_clk),
    .D(\picorv32/is_beq_bne_blt_bge_bltu_bgeu ),
    .Q(\picorv32/cpu_state_FSM_FFd4_BRB3_9824 )
  );
  FD   \picorv32/cpu_state_FSM_FFd4_BRB4  (
    .C(sys_clk),
    .D(\picorv32/cpu_state_FSM_FFd4 ),
    .Q(\picorv32/cpu_state_FSM_FFd4_BRB4_9825 )
  );
  FD   \picorv32/cpu_state_FSM_FFd4_BRB5  (
    .C(sys_clk),
    .D(\picorv32/cpu_state_FSM_FFd4-In3_8400 ),
    .Q(\picorv32/cpu_state_FSM_FFd4_BRB5_9826 )
  );
  FD   \picorv32/decoder_pseudo_trigger_BRB2  (
    .C(sys_clk),
    .D(N1671),
    .Q(\picorv32/decoder_pseudo_trigger_BRB2_9827 )
  );
  FD   \picorv32/decoder_pseudo_trigger_BRB3  (
    .C(sys_clk),
    .D(basesoc_picorv32_mem_ready),
    .Q(\picorv32/decoder_pseudo_trigger_BRB3_9828 )
  );
  FD   \picorv32/decoder_pseudo_trigger_BRB4  (
    .C(sys_clk),
    .D(\picorv32/mem_valid ),
    .Q(\picorv32/decoder_pseudo_trigger_BRB4_9829 )
  );
  FD   \picorv32/decoder_pseudo_trigger_BRB5  (
    .C(sys_clk),
    .D(N1672),
    .Q(\picorv32/decoder_pseudo_trigger_BRB5_9830 )
  );
  FD   \picorv32/decoder_trigger_BRB0  (
    .C(sys_clk),
    .D(sys_rst_INV_439_o_2326),
    .Q(\picorv32/decoder_trigger_BRB0_9831 )
  );
  FD   \picorv32/decoder_trigger_BRB2  (
    .C(sys_clk),
    .D(\picorv32/mem_do_rinst ),
    .Q(\picorv32/decoder_trigger_BRB2_9832 )
  );
  FD   \picorv32/decoder_trigger_BRB4  (
    .C(sys_clk),
    .D(\picorv32/cpu_state_FSM_FFd6-In411 ),
    .Q(\picorv32/decoder_trigger_BRB4_9834 )
  );
  FDE   \picorv32/is_alu_reg_imm_BRB0  (
    .C(sys_clk),
    .CE(\picorv32/mem_do_rinst_mem_done_AND_682_o ),
    .D(\picorv32/mem_rdata_latched_noshuffle [6]),
    .Q(\picorv32/is_alu_reg_imm_BRB0_9835 )
  );
  FDE   \picorv32/is_alu_reg_imm_BRB1  (
    .C(sys_clk),
    .CE(\picorv32/mem_do_rinst_mem_done_AND_682_o ),
    .D(\picorv32/mem_rdata_latched_noshuffle [0]),
    .Q(\picorv32/is_alu_reg_imm_BRB1_9836 )
  );
  FDE   \picorv32/is_alu_reg_imm_BRB2  (
    .C(sys_clk),
    .CE(\picorv32/mem_do_rinst_mem_done_AND_682_o ),
    .D(\picorv32/mem_rdata_latched_noshuffle [5]),
    .Q(\picorv32/is_alu_reg_imm_BRB2_9837 )
  );
  FDE   \picorv32/is_alu_reg_imm_BRB3  (
    .C(sys_clk),
    .CE(\picorv32/mem_do_rinst_mem_done_AND_682_o ),
    .D(\picorv32/mem_rdata_latched_noshuffle [3]),
    .Q(\picorv32/is_alu_reg_imm_BRB3_9838 )
  );
  FDE   \picorv32/is_alu_reg_imm_BRB4  (
    .C(sys_clk),
    .CE(\picorv32/mem_do_rinst_mem_done_AND_682_o ),
    .D(N1534),
    .Q(\picorv32/is_alu_reg_imm_BRB4_9839 )
  );
  FDE   \picorv32/is_alu_reg_imm_BRB5  (
    .C(sys_clk),
    .CE(\picorv32/mem_do_rinst_mem_done_AND_682_o ),
    .D(\picorv32/mem_rdata_latched_noshuffle [4]),
    .Q(\picorv32/is_alu_reg_imm_BRB5_9840 )
  );
  FDE   \picorv32/mem_wordsize_1_BRB0  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/mem_do_prefetch_mem_done_OR_610_o ),
    .Q(\picorv32/mem_wordsize_1_BRB0_9841 )
  );
  FDE   \picorv32/mem_wordsize_1_BRB1  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/instr_sb_6433 ),
    .Q(\picorv32/mem_wordsize_1_BRB1_9842 )
  );
  FDE   \picorv32/mem_wordsize_1_BRB2  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(N1309),
    .Q(\picorv32/mem_wordsize_1_BRB2_9843 )
  );
  FDE   \picorv32/mem_wordsize_1_BRB3  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(N1308),
    .Q(\picorv32/mem_wordsize_1_BRB3_9844 )
  );
  FDE   \picorv32/mem_wordsize_1_BRB4  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/cpu_state[7]_mem_wordsize[1]_select_557_OUT<1>1_8349 ),
    .Q(\picorv32/mem_wordsize_1_BRB4_9845 )
  );
  FDE   \picorv32/mem_wordsize_1_BRB5  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(N1307),
    .Q(\picorv32/mem_wordsize_1_BRB5_9846 )
  );
  FDE   \picorv32/mem_wordsize_0_BRB1  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/instr_sh_6432 ),
    .Q(\picorv32/mem_wordsize_0_BRB1_9847 )
  );
  FDE   \picorv32/mem_wordsize_0_BRB2  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(N1313),
    .Q(\picorv32/mem_wordsize_0_BRB2_9848 )
  );
  FDE   \picorv32/mem_wordsize_0_BRB3  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(N1312),
    .Q(\picorv32/mem_wordsize_0_BRB3_9849 )
  );
  FDE   \picorv32/mem_wordsize_0_BRB4  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/cpu_state[7]_mem_wordsize[1]_select_557_OUT<0>1_8350 ),
    .Q(\picorv32/mem_wordsize_0_BRB4_9850 )
  );
  FDE   \picorv32/mem_wordsize_0_BRB5  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(N1311),
    .Q(\picorv32/mem_wordsize_0_BRB5_9851 )
  );
  FDE   \picorv32/is_alu_reg_reg_BRB1  (
    .C(sys_clk),
    .CE(\picorv32/mem_do_rinst_mem_done_AND_682_o ),
    .D(N1536),
    .Q(\picorv32/is_alu_reg_reg_BRB1_9852 )
  );
  FDE   \picorv32/is_alu_reg_reg_BRB5  (
    .C(sys_clk),
    .CE(\picorv32/mem_do_rinst_mem_done_AND_682_o ),
    .D(\picorv32/mem_rdata_latched_noshuffle [2]),
    .Q(\picorv32/is_alu_reg_reg_BRB5_9853 )
  );
  FDE   \picorv32/is_sb_sh_sw_BRB4  (
    .C(sys_clk),
    .CE(\picorv32/mem_do_rinst_mem_done_AND_682_o ),
    .D(N1532),
    .Q(\picorv32/is_sb_sh_sw_BRB4_9854 )
  );
  FDR   \picorv32/latched_is_lb_BRB0  (
    .C(sys_clk),
    .D(\picorv32/instr_lb_6435 ),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/latched_is_lb_BRB0_9855 )
  );
  FDR   \picorv32/latched_is_lb_BRB1  (
    .C(sys_clk),
    .D(\picorv32/mem_xfer_mem_state[1]_OR_413_o ),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/latched_is_lb_BRB1_9856 )
  );
  FD   \picorv32/latched_is_lb_BRB2  (
    .C(sys_clk),
    .D(N1485),
    .Q(\picorv32/latched_is_lb_BRB2_9857 )
  );
  FDR   \picorv32/latched_is_lb_BRB3  (
    .C(sys_clk),
    .D(N1483),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/latched_is_lb_BRB3_9858 )
  );
  FD   \picorv32/latched_is_lb_BRB4  (
    .C(sys_clk),
    .D(\picorv32/mem_do_prefetch_mem_done_OR_610_o ),
    .Q(\picorv32/latched_is_lb_BRB4_9859 )
  );
  FD   \picorv32/latched_is_lb_BRB5  (
    .C(sys_clk),
    .D(N1484),
    .Q(\picorv32/latched_is_lb_BRB5_9860 )
  );
  FDR   \picorv32/latched_is_lh_BRB0  (
    .C(sys_clk),
    .D(\picorv32/instr_lh_6434 ),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/latched_is_lh_BRB0_9861 )
  );
  FD   \picorv32/latched_is_lh_BRB2  (
    .C(sys_clk),
    .D(N1481),
    .Q(\picorv32/latched_is_lh_BRB2_9862 )
  );
  FDR   \picorv32/latched_is_lh_BRB3  (
    .C(sys_clk),
    .D(N1479),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/latched_is_lh_BRB3_9863 )
  );
  FD   \picorv32/latched_is_lh_BRB5  (
    .C(sys_clk),
    .D(N1480),
    .Q(\picorv32/latched_is_lh_BRB5_9864 )
  );
  FDR   \picorv32/latched_is_lu_BRB0  (
    .C(sys_clk),
    .D(\picorv32/is_lbu_lhu_lw_6644 ),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/latched_is_lu_BRB0_9865 )
  );
  FD   \picorv32/latched_is_lu_BRB2  (
    .C(sys_clk),
    .D(N1477),
    .Q(\picorv32/latched_is_lu_BRB2_9866 )
  );
  FDR   \picorv32/latched_is_lu_BRB3  (
    .C(sys_clk),
    .D(N1475),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/latched_is_lu_BRB3_9867 )
  );
  FD   \picorv32/latched_is_lu_BRB5  (
    .C(sys_clk),
    .D(N1476),
    .Q(\picorv32/latched_is_lu_BRB5_9868 )
  );
  FD   \picorv32/mem_do_wdata_BRB1  (
    .C(sys_clk),
    .D(\picorv32/mem_do_wdata ),
    .Q(\picorv32/mem_do_wdata_BRB1_9869 )
  );
  FD   \picorv32/mem_do_wdata_BRB5  (
    .C(sys_clk),
    .D(N1403),
    .Q(\picorv32/mem_do_wdata_BRB5_9870 )
  );
  FD   \picorv32/mem_do_rdata_BRB1  (
    .C(sys_clk),
    .D(\picorv32/mem_do_rdata ),
    .Q(\picorv32/mem_do_rdata_BRB1_9871 )
  );
  FD   \picorv32/mem_do_rinst_BRB2  (
    .C(sys_clk),
    .D(\picorv32/cpu_state[7]_mem_do_rinst_Select_556_o4_8364 ),
    .Q(\picorv32/mem_do_rinst_BRB2_9872 )
  );
  FD   \picorv32/mem_do_rinst_BRB3  (
    .C(sys_clk),
    .D(\picorv32/cpu_state[7]_mem_do_rinst_Select_556_o6_8365 ),
    .Q(\picorv32/mem_do_rinst_BRB3_9873 )
  );
  FD   \picorv32/mem_do_prefetch_BRB2  (
    .C(sys_clk),
    .D(\picorv32/_n1499_inv ),
    .Q(\picorv32/mem_do_prefetch_BRB2_9876 )
  );
  FD   \picorv32/mem_do_prefetch_BRB3  (
    .C(sys_clk),
    .D(\picorv32/instr_jalr_6083 ),
    .Q(\picorv32/mem_do_prefetch_BRB3_9877 )
  );
  FD   \picorv32/mem_do_prefetch_BRB4  (
    .C(sys_clk),
    .D(\picorv32/instr_retirq_6487 ),
    .Q(\picorv32/mem_do_prefetch_BRB4_9878 )
  );
  FDE   \picorv32/decoded_rs1_5_BRB0  (
    .C(sys_clk),
    .CE(\picorv32/mem_do_rinst_mem_done_AND_682_o ),
    .D(\picorv32/mem_rdata_latched[6]_mem_rdata_latched[31]_AND_684_o12_8409 ),
    .Q(\picorv32/decoded_rs1_5_BRB0_9879 )
  );
  FDE   \picorv32/decoded_rs1_5_BRB1  (
    .C(sys_clk),
    .CE(\picorv32/mem_do_rinst_mem_done_AND_682_o ),
    .D(\picorv32/mem_rdata_latched[6]_mem_rdata_latched[31]_AND_684_o11_8408 ),
    .Q(\picorv32/decoded_rs1_5_BRB1_9880 )
  );
  FDR   \picorv32/cpu_state_FSM_FFd3_BRB0  (
    .C(sys_clk),
    .D(\picorv32/cpu_state_FSM_FFd6-In1_4533 ),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/cpu_state_FSM_FFd3_BRB0_9881 )
  );
  FD   \picorv32/cpu_state_FSM_FFd3_BRB2  (
    .C(sys_clk),
    .D(\picorv32/is_lb_lh_lw_lbu_lhu ),
    .Q(\picorv32/cpu_state_FSM_FFd3_BRB2_9882 )
  );
  FD   \picorv32/cpu_state_FSM_FFd3_BRB3  (
    .C(sys_clk),
    .D(N1027),
    .Q(\picorv32/cpu_state_FSM_FFd3_BRB3_9883 )
  );
  FD   \picorv32/cpu_state_FSM_FFd3_BRB4  (
    .C(sys_clk),
    .D(\picorv32/GND_2_o_GND_2_o_equal_501_o ),
    .Q(\picorv32/cpu_state_FSM_FFd3_BRB4_9884 )
  );
  FD   \picorv32/cpu_state_FSM_FFd3_BRB5  (
    .C(sys_clk),
    .D(\picorv32/cpu_state_FSM_FFd3 ),
    .Q(\picorv32/cpu_state_FSM_FFd3_BRB5_9885 )
  );
  FDE   \picorv32/reg_op1_31_BRB0  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<31>3_8353 ),
    .Q(\picorv32/reg_op1_31_BRB0_9886 )
  );
  FDE   \picorv32/reg_op1_31_BRB1  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<10>1_4520 ),
    .Q(\picorv32/reg_op1_31_BRB1_9887 )
  );
  FDE   \picorv32/reg_op1_31_BRB2  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/reg_op1_31 ),
    .Q(\picorv32/reg_op1_31_BRB2_9888 )
  );
  FDE   \picorv32/reg_op1_31_BRB3  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<31>1_8351 ),
    .Q(\picorv32/reg_op1_31_BRB3_9889 )
  );
  FDE   \picorv32/reg_op1_31_BRB4  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/reg_op1[31]_decoded_imm[31]_add_522_OUT<31> ),
    .Q(\picorv32/reg_op1_31_BRB4_9890 )
  );
  FDE   \picorv32/reg_op1_31_BRB5  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(N1804),
    .Q(\picorv32/reg_op1_31_BRB5_9891 )
  );
  FDE   \picorv32/reg_op1_30_BRB0  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<30>4_8355 ),
    .Q(\picorv32/reg_op1_30_BRB0_9892 )
  );
  FDE   \picorv32/reg_op1_30_BRB2  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/reg_op1[31]_decoded_imm[31]_add_522_OUT<30> ),
    .Q(\picorv32/reg_op1_30_BRB2_9893 )
  );
  FDE   \picorv32/reg_op1_30_BRB3  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<10>2 ),
    .Q(\picorv32/reg_op1_30_BRB3_9894 )
  );
  FDE   \picorv32/reg_op1_30_BRB5  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/reg_op1_30 ),
    .Q(\picorv32/reg_op1_30_BRB5_9895 )
  );
  FDE   \picorv32/reg_op1_29_BRB0  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<29>4_8357 ),
    .Q(\picorv32/reg_op1_29_BRB0_9896 )
  );
  FDE   \picorv32/reg_op1_29_BRB2  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/reg_op1[31]_decoded_imm[31]_add_522_OUT<29> ),
    .Q(\picorv32/reg_op1_29_BRB2_9897 )
  );
  FDE   \picorv32/reg_op1_29_BRB5  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/reg_op1_29 ),
    .Q(\picorv32/reg_op1_29_BRB5_9898 )
  );
  FDE   \picorv32/reg_op1_28_BRB0  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<28>4_8359 ),
    .Q(\picorv32/reg_op1_28_BRB0_9899 )
  );
  FDE   \picorv32/reg_op1_28_BRB2  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/reg_op1[31]_decoded_imm[31]_add_522_OUT<28> ),
    .Q(\picorv32/reg_op1_28_BRB2_9900 )
  );
  FDE   \picorv32/reg_op1_28_BRB5  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/reg_op1_28 ),
    .Q(\picorv32/reg_op1_28_BRB5_9901 )
  );
  FDE   \picorv32/reg_op1_27_BRB0  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<27>4_8601 ),
    .Q(\picorv32/reg_op1_27_BRB0_9902 )
  );
  FDE   \picorv32/reg_op1_27_BRB2  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/reg_op1[31]_decoded_imm[31]_add_522_OUT<27> ),
    .Q(\picorv32/reg_op1_27_BRB2_9903 )
  );
  FDE   \picorv32/reg_op1_27_BRB5  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/reg_op1_27 ),
    .Q(\picorv32/reg_op1_27_BRB5_9904 )
  );
  FDE   \picorv32/reg_op1_26_BRB0  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<26>4_8604 ),
    .Q(\picorv32/reg_op1_26_BRB0_9905 )
  );
  FDE   \picorv32/reg_op1_26_BRB2  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/reg_op1[31]_decoded_imm[31]_add_522_OUT<26> ),
    .Q(\picorv32/reg_op1_26_BRB2_9906 )
  );
  FDE   \picorv32/reg_op1_26_BRB5  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/reg_op1_26 ),
    .Q(\picorv32/reg_op1_26_BRB5_9907 )
  );
  FDE   \picorv32/reg_op1_25_BRB0  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<25>4_8607 ),
    .Q(\picorv32/reg_op1_25_BRB0_9908 )
  );
  FDE   \picorv32/reg_op1_25_BRB2  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/reg_op1[31]_decoded_imm[31]_add_522_OUT<25> ),
    .Q(\picorv32/reg_op1_25_BRB2_9909 )
  );
  FDE   \picorv32/reg_op1_25_BRB5  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/reg_op1_25 ),
    .Q(\picorv32/reg_op1_25_BRB5_9910 )
  );
  FDE   \picorv32/reg_op1_24_BRB0  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<24>4_8610 ),
    .Q(\picorv32/reg_op1_24_BRB0_9911 )
  );
  FDE   \picorv32/reg_op1_24_BRB2  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/reg_op1[31]_decoded_imm[31]_add_522_OUT<24> ),
    .Q(\picorv32/reg_op1_24_BRB2_9912 )
  );
  FDE   \picorv32/reg_op1_24_BRB5  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/reg_op1_24 ),
    .Q(\picorv32/reg_op1_24_BRB5_9913 )
  );
  FDS   \picorv32/is_compare_BRB0  (
    .C(sys_clk),
    .D(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_688_o ),
    .S(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/is_compare_BRB0_9914 )
  );
  FD   \picorv32/is_compare_BRB2  (
    .C(sys_clk),
    .D(\picorv32/instr_slt_6089 ),
    .Q(\picorv32/is_compare_BRB2_9915 )
  );
  FD   \picorv32/is_compare_BRB3  (
    .C(sys_clk),
    .D(\picorv32/instr_slti_6091 ),
    .Q(\picorv32/is_compare_BRB3_9916 )
  );
  FD   \picorv32/is_compare_BRB4  (
    .C(sys_clk),
    .D(\picorv32/instr_sltu_6086 ),
    .Q(\picorv32/is_compare_BRB4_9917 )
  );
  FD   \picorv32/is_compare_BRB5  (
    .C(sys_clk),
    .D(\picorv32/instr_sltiu_6088 ),
    .Q(\picorv32/is_compare_BRB5_9918 )
  );
  LUT4 #(
    .INIT ( 16'h0057 ))
  \picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut<0>  (
    .I0(\picorv32/reg_op2_0_5490 ),
    .I1(\picorv32/cpu_state_FSM_FFd6_6168 ),
    .I2(\picorv32/_n1717 ),
    .I3(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<0>1_8702 ),
    .O(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut [0])
  );
  LUT4 #(
    .INIT ( 16'h0057 ))
  \picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut<1>  (
    .I0(\picorv32/reg_op2_1_5491 ),
    .I1(\picorv32/cpu_state_FSM_FFd6_6168 ),
    .I2(\picorv32/_n1717 ),
    .I3(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<1>1_8406 ),
    .O(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut [1])
  );
  LUT4 #(
    .INIT ( 16'h0057 ))
  \picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut<2>  (
    .I0(\picorv32/reg_op2_2_5492 ),
    .I1(\picorv32/cpu_state_FSM_FFd6_6168 ),
    .I2(\picorv32/_n1717 ),
    .I3(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<2>1_8405 ),
    .O(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut [2])
  );
  LUT4 #(
    .INIT ( 16'h0057 ))
  \picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut<3>  (
    .I0(\picorv32/reg_op2_3_5493 ),
    .I1(\picorv32/cpu_state_FSM_FFd6_6168 ),
    .I2(\picorv32/_n1717 ),
    .I3(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<3>1_8403 ),
    .O(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut [3])
  );
  LUT4 #(
    .INIT ( 16'h0057 ))
  \picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut<4>  (
    .I0(\picorv32/reg_op2_4_5494 ),
    .I1(\picorv32/cpu_state_FSM_FFd6_6168 ),
    .I2(\picorv32/_n1717 ),
    .I3(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<4>1_8401 ),
    .O(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut [4])
  );
  LUT4 #(
    .INIT ( 16'h0057 ))
  \picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut<5>  (
    .I0(\picorv32/reg_op2_5_5495 ),
    .I1(\picorv32/cpu_state_FSM_FFd6_6168 ),
    .I2(\picorv32/_n1717 ),
    .I3(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<5>1_8703 ),
    .O(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut [5])
  );
  LUT4 #(
    .INIT ( 16'h0057 ))
  \picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut<6>  (
    .I0(\picorv32/reg_op2_6_5496 ),
    .I1(\picorv32/cpu_state_FSM_FFd6_6168 ),
    .I2(\picorv32/_n1717 ),
    .I3(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<6>1_8704 ),
    .O(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut [6])
  );
  LUT4 #(
    .INIT ( 16'h0057 ))
  \picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut<7>  (
    .I0(\picorv32/reg_op2_7_5497 ),
    .I1(\picorv32/cpu_state_FSM_FFd6_6168 ),
    .I2(\picorv32/_n1717 ),
    .I3(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<7>1_8705 ),
    .O(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut [7])
  );
  LUT4 #(
    .INIT ( 16'h0057 ))
  \picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut<8>  (
    .I0(\picorv32/reg_op2_8_6027 ),
    .I1(\picorv32/cpu_state_FSM_FFd6_6168 ),
    .I2(\picorv32/_n1717 ),
    .I3(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<8>1_8706 ),
    .O(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut [8])
  );
  LUT4 #(
    .INIT ( 16'h0057 ))
  \picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut<9>  (
    .I0(\picorv32/reg_op2_9_6028 ),
    .I1(\picorv32/cpu_state_FSM_FFd6_6168 ),
    .I2(\picorv32/_n1717 ),
    .I3(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<9>1_8707 ),
    .O(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut [9])
  );
  LUT4 #(
    .INIT ( 16'h0057 ))
  \picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut<10>  (
    .I0(\picorv32/reg_op2_10_6029 ),
    .I1(\picorv32/cpu_state_FSM_FFd6_6168 ),
    .I2(\picorv32/_n1717 ),
    .I3(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<10>1_8708 ),
    .O(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut [10])
  );
  LUT4 #(
    .INIT ( 16'h0057 ))
  \picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut<11>  (
    .I0(\picorv32/reg_op2_11_6030 ),
    .I1(\picorv32/cpu_state_FSM_FFd6_6168 ),
    .I2(\picorv32/_n1717 ),
    .I3(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<11>1_8709 ),
    .O(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut [11])
  );
  LUT4 #(
    .INIT ( 16'h0057 ))
  \picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut<12>  (
    .I0(\picorv32/reg_op2_12_6031 ),
    .I1(\picorv32/cpu_state_FSM_FFd6_6168 ),
    .I2(\picorv32/_n1717 ),
    .I3(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<12>1_8710 ),
    .O(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut [12])
  );
  LUT4 #(
    .INIT ( 16'h0057 ))
  \picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut<13>  (
    .I0(\picorv32/reg_op2_13_6032 ),
    .I1(\picorv32/cpu_state_FSM_FFd6_6168 ),
    .I2(\picorv32/_n1717 ),
    .I3(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<13>1_8711 ),
    .O(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut [13])
  );
  LUT4 #(
    .INIT ( 16'h0057 ))
  \picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut<14>  (
    .I0(\picorv32/reg_op2_14_6033 ),
    .I1(\picorv32/cpu_state_FSM_FFd6_6168 ),
    .I2(\picorv32/_n1717 ),
    .I3(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<14>1_8712 ),
    .O(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut [14])
  );
  LUT4 #(
    .INIT ( 16'h0057 ))
  \picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut<15>  (
    .I0(\picorv32/reg_op2_15_6034 ),
    .I1(\picorv32/cpu_state_FSM_FFd6_6168 ),
    .I2(\picorv32/_n1717 ),
    .I3(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<15>1_8713 ),
    .O(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut [15])
  );
  LUT4 #(
    .INIT ( 16'h0057 ))
  \picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut<16>  (
    .I0(\picorv32/reg_op2_16_6035 ),
    .I1(\picorv32/cpu_state_FSM_FFd6_6168 ),
    .I2(\picorv32/_n1717 ),
    .I3(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<16>1_8714 ),
    .O(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut [16])
  );
  LUT4 #(
    .INIT ( 16'h0057 ))
  \picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut<17>  (
    .I0(\picorv32/reg_op2_17_6036 ),
    .I1(\picorv32/cpu_state_FSM_FFd6_6168 ),
    .I2(\picorv32/_n1717 ),
    .I3(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<17>1_8715 ),
    .O(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut [17])
  );
  LUT4 #(
    .INIT ( 16'h0057 ))
  \picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut<18>  (
    .I0(\picorv32/reg_op2_18_6037 ),
    .I1(\picorv32/cpu_state_FSM_FFd6_6168 ),
    .I2(\picorv32/_n1717 ),
    .I3(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<18>1_8716 ),
    .O(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut [18])
  );
  LUT4 #(
    .INIT ( 16'h0057 ))
  \picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut<19>  (
    .I0(\picorv32/reg_op2_19_6038 ),
    .I1(\picorv32/cpu_state_FSM_FFd6_6168 ),
    .I2(\picorv32/_n1717 ),
    .I3(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<19>1_8717 ),
    .O(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut [19])
  );
  LUT4 #(
    .INIT ( 16'h0057 ))
  \picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut<20>  (
    .I0(\picorv32/reg_op2_20_6039 ),
    .I1(\picorv32/cpu_state_FSM_FFd6_6168 ),
    .I2(\picorv32/_n1717 ),
    .I3(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<20>1_8718 ),
    .O(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut [20])
  );
  LUT4 #(
    .INIT ( 16'h0057 ))
  \picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut<21>  (
    .I0(\picorv32/reg_op2_21_6040 ),
    .I1(\picorv32/cpu_state_FSM_FFd6_6168 ),
    .I2(\picorv32/_n1717 ),
    .I3(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<21>1_8719 ),
    .O(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut [21])
  );
  LUT4 #(
    .INIT ( 16'h0057 ))
  \picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut<22>  (
    .I0(\picorv32/reg_op2_22_6041 ),
    .I1(\picorv32/cpu_state_FSM_FFd6_6168 ),
    .I2(\picorv32/_n1717 ),
    .I3(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<22>1_8720 ),
    .O(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut [22])
  );
  LUT4 #(
    .INIT ( 16'h0057 ))
  \picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut<23>  (
    .I0(\picorv32/reg_op2_23_6042 ),
    .I1(\picorv32/cpu_state_FSM_FFd6_6168 ),
    .I2(\picorv32/_n1717 ),
    .I3(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<23>1_8721 ),
    .O(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut [23])
  );
  LUT4 #(
    .INIT ( 16'h0057 ))
  \picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut<24>  (
    .I0(\picorv32/reg_op2_24_6043 ),
    .I1(\picorv32/cpu_state_FSM_FFd6_6168 ),
    .I2(\picorv32/_n1717 ),
    .I3(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<24>1_8722 ),
    .O(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut [24])
  );
  LUT4 #(
    .INIT ( 16'h0057 ))
  \picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut<25>  (
    .I0(\picorv32/reg_op2_25_6044 ),
    .I1(\picorv32/cpu_state_FSM_FFd6_6168 ),
    .I2(\picorv32/_n1717 ),
    .I3(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<25>1_8723 ),
    .O(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut [25])
  );
  LUT4 #(
    .INIT ( 16'h0057 ))
  \picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut<26>  (
    .I0(\picorv32/reg_op2_26_6045 ),
    .I1(\picorv32/cpu_state_FSM_FFd6_6168 ),
    .I2(\picorv32/_n1717 ),
    .I3(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<26>1_8724 ),
    .O(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut [26])
  );
  LUT4 #(
    .INIT ( 16'h0057 ))
  \picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut<27>  (
    .I0(\picorv32/reg_op2_27_6046 ),
    .I1(\picorv32/cpu_state_FSM_FFd6_6168 ),
    .I2(\picorv32/_n1717 ),
    .I3(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<27>1_8725 ),
    .O(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut [27])
  );
  LUT4 #(
    .INIT ( 16'h0057 ))
  \picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut<28>  (
    .I0(\picorv32/reg_op2_28_6047 ),
    .I1(\picorv32/cpu_state_FSM_FFd6_6168 ),
    .I2(\picorv32/_n1717 ),
    .I3(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<28>1_8726 ),
    .O(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut [28])
  );
  LUT6 #(
    .INIT ( 64'hEC004C00EC00EC00 ))
  \picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<0>1  (
    .I0(\picorv32/decoded_rs2[5]_read_port_357_OUT<0> ),
    .I1(N2341),
    .I2(\picorv32/decoded_rs2[5]_reduce_or_357_o ),
    .I3(\picorv32/cpu_state_FSM_FFd5 ),
    .I4(N2342),
    .I5(\picorv32/_n1471 ),
    .O(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<0>1_8702 )
  );
  LUT4 #(
    .INIT ( 16'h0057 ))
  \picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut<29>  (
    .I0(\picorv32/reg_op2_29_6048 ),
    .I1(\picorv32/cpu_state_FSM_FFd6_6168 ),
    .I2(\picorv32/_n1717 ),
    .I3(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<29>1_8727 ),
    .O(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut [29])
  );
  LUT4 #(
    .INIT ( 16'h0057 ))
  \picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut<30>  (
    .I0(\picorv32/reg_op2_30_6049 ),
    .I1(\picorv32/cpu_state_FSM_FFd6_6168 ),
    .I2(\picorv32/_n1717 ),
    .I3(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<30>1_8728 ),
    .O(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut [30])
  );
  FDE   \picorv32/out361_FRB  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_688_o ),
    .D(N2344),
    .Q(\picorv32/out361_FRB_5354 )
  );
  FD #(
    .INIT ( 1'b1 ))
  ddrphy_record0_ras_n_BRB0 (
    .C(sdram_half_clk),
    .D(basesoc_sdram_storage_full[0]),
    .Q(ddrphy_record0_ras_n_BRB0_9922)
  );
  FD   ddrphy_record0_ras_n_BRB1 (
    .C(sdram_half_clk),
    .D(_n7106),
    .Q(ddrphy_record0_ras_n_BRB1_9923)
  );
  FD   ddrphy_record0_ras_n_BRB2 (
    .C(sdram_half_clk),
    .D(basesoc_csrbankarray_csrbank3_sel_basesoc_csrbankarray_interface3_bank_bus_we_AND_388_o),
    .Q(ddrphy_record0_ras_n_BRB2_9924)
  );
  FD   ddrphy_record0_ras_n_BRB3 (
    .C(sdram_half_clk),
    .D(basesoc_sdram_phaseinjector0_command_storage_full[3]),
    .Q(ddrphy_record0_ras_n_BRB3_9925)
  );
  FD #(
    .INIT ( 1'b0 ))
  ddrphy_record0_ras_n_BRB4 (
    .C(sdram_half_clk),
    .D(basesoc_sdram_dfi_p0_ras_n_927),
    .Q(ddrphy_record0_ras_n_BRB4_9926)
  );
  FD   ddrphy_record0_cas_n_BRB3 (
    .C(sdram_half_clk),
    .D(basesoc_sdram_phaseinjector0_command_storage_full[2]),
    .Q(ddrphy_record0_cas_n_BRB3_9927)
  );
  FD #(
    .INIT ( 1'b0 ))
  ddrphy_record0_cas_n_BRB4 (
    .C(sdram_half_clk),
    .D(basesoc_sdram_dfi_p0_cas_n_926),
    .Q(ddrphy_record0_cas_n_BRB4_9928)
  );
  FD   ddrphy_record0_we_n_BRB3 (
    .C(sdram_half_clk),
    .D(basesoc_sdram_phaseinjector0_command_storage_full[1]),
    .Q(ddrphy_record0_we_n_BRB3_9929)
  );
  FD #(
    .INIT ( 1'b0 ))
  ddrphy_record0_we_n_BRB4 (
    .C(sdram_half_clk),
    .D(basesoc_sdram_dfi_p0_we_n_928),
    .Q(ddrphy_record0_we_n_BRB4_9930)
  );
  FD   ddrphy_record1_cas_n_BRB1 (
    .C(sdram_half_clk),
    .D(_n71451_FRB_2353),
    .Q(ddrphy_record1_cas_n_BRB1_9931)
  );
  FD   ddrphy_record1_cas_n_BRB3 (
    .C(sdram_half_clk),
    .D(basesoc_sdram_phaseinjector1_command_storage_full[2]),
    .Q(ddrphy_record1_cas_n_BRB3_9932)
  );
  FD #(
    .INIT ( 1'b0 ))
  ddrphy_record1_cas_n_BRB4 (
    .C(sdram_half_clk),
    .D(basesoc_sdram_dfi_p1_cas_n_929),
    .Q(ddrphy_record1_cas_n_BRB4_9933)
  );
  FD   basesoc_csrbankarray_interface3_bank_bus_dat_r_0_BRB1 (
    .C(sys_clk),
    .D(_n7115),
    .Q(basesoc_csrbankarray_interface3_bank_bus_dat_r_0_BRB1_9934)
  );
  FD   basesoc_csrbankarray_interface3_bank_bus_dat_r_0_BRB2 (
    .C(sys_clk),
    .D(basesoc_sdram_phaseinjector0_baddress_storage_full[0]),
    .Q(basesoc_csrbankarray_interface3_bank_bus_dat_r_0_BRB2_9935)
  );
  FD   basesoc_csrbankarray_interface3_bank_bus_dat_r_0_BRB3 (
    .C(sys_clk),
    .D(N1410),
    .Q(basesoc_csrbankarray_interface3_bank_bus_dat_r_0_BRB3_9936)
  );
  FD   basesoc_csrbankarray_interface3_bank_bus_dat_r_0_BRB4 (
    .C(sys_clk),
    .D(N1411),
    .Q(basesoc_csrbankarray_interface3_bank_bus_dat_r_0_BRB4_9937)
  );
  FD   basesoc_csrbankarray_interface3_bank_bus_dat_r_0_BRB5 (
    .C(sys_clk),
    .D(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT1113 ),
    .Q(basesoc_csrbankarray_interface3_bank_bus_dat_r_0_BRB5_9938)
  );
  FD   basesoc_csrbankarray_interface3_bank_bus_dat_r_1_BRB2 (
    .C(sys_clk),
    .D(basesoc_sdram_phaseinjector0_baddress_storage_full[1]),
    .Q(basesoc_csrbankarray_interface3_bank_bus_dat_r_1_BRB2_9939)
  );
  FD   basesoc_csrbankarray_interface3_bank_bus_dat_r_1_BRB3 (
    .C(sys_clk),
    .D(N1413),
    .Q(basesoc_csrbankarray_interface3_bank_bus_dat_r_1_BRB3_9940)
  );
  FD   basesoc_csrbankarray_interface3_bank_bus_dat_r_1_BRB4 (
    .C(sys_clk),
    .D(N1414),
    .Q(basesoc_csrbankarray_interface3_bank_bus_dat_r_1_BRB4_9941)
  );
  FD   basesoc_csrbankarray_interface3_bank_bus_dat_r_1_BRB5 (
    .C(sys_clk),
    .D(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT2213 ),
    .Q(basesoc_csrbankarray_interface3_bank_bus_dat_r_1_BRB5_9942)
  );
  FD   basesoc_csrbankarray_interface3_bank_bus_dat_r_2_BRB1 (
    .C(sys_clk),
    .D(_n7100),
    .Q(basesoc_csrbankarray_interface3_bank_bus_dat_r_2_BRB1_9943)
  );
  FD   basesoc_csrbankarray_interface3_bank_bus_dat_r_2_BRB2 (
    .C(sys_clk),
    .D(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT321_8178 ),
    .Q(basesoc_csrbankarray_interface3_bank_bus_dat_r_2_BRB2_9944)
  );
  FD   basesoc_csrbankarray_interface3_bank_bus_dat_r_2_BRB3 (
    .C(sys_clk),
    .D(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT311 ),
    .Q(basesoc_csrbankarray_interface3_bank_bus_dat_r_2_BRB3_9945)
  );
  FD   basesoc_csrbankarray_interface3_bank_bus_dat_r_2_BRB4 (
    .C(sys_clk),
    .D(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT3214_8187 ),
    .Q(basesoc_csrbankarray_interface3_bank_bus_dat_r_2_BRB4_9946)
  );
  FD   basesoc_csrbankarray_interface3_bank_bus_dat_r_2_BRB5 (
    .C(sys_clk),
    .D(basesoc_sdram_storage_full[2]),
    .Q(basesoc_csrbankarray_interface3_bank_bus_dat_r_2_BRB5_9947)
  );
  FD   basesoc_csrbankarray_interface3_bank_bus_dat_r_3_BRB2 (
    .C(sys_clk),
    .D(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT421_8189 ),
    .Q(basesoc_csrbankarray_interface3_bank_bus_dat_r_3_BRB2_9948)
  );
  FD   basesoc_csrbankarray_interface3_bank_bus_dat_r_3_BRB4 (
    .C(sys_clk),
    .D(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT4214_8198 ),
    .Q(basesoc_csrbankarray_interface3_bank_bus_dat_r_3_BRB4_9949)
  );
  FD   basesoc_csrbankarray_interface3_bank_bus_dat_r_3_BRB5 (
    .C(sys_clk),
    .D(basesoc_sdram_storage_full[3]),
    .Q(basesoc_csrbankarray_interface3_bank_bus_dat_r_3_BRB5_9950)
  );
  FDS #(
    .INIT ( 1'b1 ))
  basesoc_csrbankarray_interface3_bank_bus_dat_r_5_BRB0 (
    .C(sys_clk),
    .D(_n7100),
    .S(sys_rst),
    .Q(basesoc_csrbankarray_interface3_bank_bus_dat_r_5_BRB0_9951)
  );
  FD   basesoc_csrbankarray_interface3_bank_bus_dat_r_5_BRB1 (
    .C(sys_clk),
    .D(basesoc_csrbankarray_csrbank3_sel),
    .Q(basesoc_csrbankarray_interface3_bank_bus_dat_r_5_BRB1_9952)
  );
  FD   basesoc_csrbankarray_interface3_bank_bus_dat_r_5_BRB2 (
    .C(sys_clk),
    .D(N1407),
    .Q(basesoc_csrbankarray_interface3_bank_bus_dat_r_5_BRB2_9953)
  );
  FD   basesoc_csrbankarray_interface3_bank_bus_dat_r_5_BRB3 (
    .C(sys_clk),
    .D(_n7154),
    .Q(basesoc_csrbankarray_interface3_bank_bus_dat_r_5_BRB3_9954)
  );
  FD   basesoc_csrbankarray_interface3_bank_bus_dat_r_5_BRB4 (
    .C(sys_clk),
    .D(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT6111_8095 ),
    .Q(basesoc_csrbankarray_interface3_bank_bus_dat_r_5_BRB4_9955)
  );
  FD   basesoc_csrbankarray_interface3_bank_bus_dat_r_5_BRB5 (
    .C(sys_clk),
    .D(N1408),
    .Q(basesoc_csrbankarray_interface3_bank_bus_dat_r_5_BRB5_9956)
  );
  FD   basesoc_sdram_choose_cmd_grant_FSM_FFd2_BRB1 (
    .C(sys_clk),
    .D(basesoc_sdram_choose_cmd_grant_FSM_FFd2),
    .Q(basesoc_sdram_choose_cmd_grant_FSM_FFd2_BRB1_9957)
  );
  FDE   \picorv32/reg_op1_23_BRB0  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<23>4_8613 ),
    .Q(\picorv32/reg_op1_23_BRB0_9960 )
  );
  FDE   \picorv32/reg_op1_23_BRB2  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/reg_op1[31]_decoded_imm[31]_add_522_OUT<23> ),
    .Q(\picorv32/reg_op1_23_BRB2_9961 )
  );
  FDE   \picorv32/reg_op1_23_BRB5  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/reg_op1_23 ),
    .Q(\picorv32/reg_op1_23_BRB5_9962 )
  );
  FDE   \picorv32/reg_op1_22_BRB0  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<22>4_8616 ),
    .Q(\picorv32/reg_op1_22_BRB0_9963 )
  );
  FDE   \picorv32/reg_op1_22_BRB2  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/reg_op1[31]_decoded_imm[31]_add_522_OUT<22> ),
    .Q(\picorv32/reg_op1_22_BRB2_9964 )
  );
  FDE   \picorv32/reg_op1_22_BRB5  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/reg_op1_22 ),
    .Q(\picorv32/reg_op1_22_BRB5_9965 )
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_twtrcon_count_0_BRB0 (
    .C(sys_clk),
    .D(basesoc_sdram_twtrcon_count[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_twtrcon_count_0_BRB0_9966)
  );
  FDS #(
    .INIT ( 1'b1 ))
  basesoc_sdram_twtrcon_count_0_BRB1 (
    .C(sys_clk),
    .D(basesoc_sdram_twtrcon_ready_1649),
    .S(sys_rst),
    .Q(basesoc_sdram_twtrcon_count_0_BRB1_9967)
  );
  FD   basesoc_sdram_twtrcon_count_0_BRB4 (
    .C(sys_clk),
    .D(rhs_array_muxed6),
    .Q(basesoc_sdram_twtrcon_count_0_BRB4_9968)
  );
  FD   \picorv32/mem_valid_BRB0  (
    .C(sys_clk),
    .D(\picorv32/_n1309 ),
    .Q(\picorv32/mem_valid_BRB0_9969 )
  );
  FD   \picorv32/mem_valid_BRB3  (
    .C(sys_clk),
    .D(N1450),
    .Q(\picorv32/mem_valid_BRB3_9970 )
  );
  FD   \picorv32/mem_valid_BRB5  (
    .C(sys_clk),
    .D(N1449),
    .Q(\picorv32/mem_valid_BRB5_9971 )
  );
  FD   new_master_rdata_valid0_BRB6 (
    .C(sys_clk),
    .D(_n4085),
    .Q(new_master_rdata_valid0_BRB6_9972)
  );
  FD   new_master_rdata_valid0_BRB7 (
    .C(sys_clk),
    .D(basesoc_sdram_cmd_valid1_FRB_2059),
    .Q(new_master_rdata_valid0_BRB7_9973)
  );
  FD   new_master_rdata_valid0_BRB8 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_we_1213),
    .Q(new_master_rdata_valid0_BRB8_9974)
  );
  FD   new_master_rdata_valid0_BRB9 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine0_row_opened_1633),
    .Q(new_master_rdata_valid0_BRB9_9975)
  );
  FD   new_master_rdata_valid0_BRB10 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_valid_n_1212),
    .Q(new_master_rdata_valid0_BRB10_9976)
  );
  FD   new_master_rdata_valid0_BRB11 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine0_row_hit),
    .Q(new_master_rdata_valid0_BRB11_9977)
  );
  FDE   \picorv32/reg_op1_21_BRB0  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<21>4_8619 ),
    .Q(\picorv32/reg_op1_21_BRB0_9978 )
  );
  FDE   \picorv32/reg_op1_21_BRB2  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/reg_op1[31]_decoded_imm[31]_add_522_OUT<21> ),
    .Q(\picorv32/reg_op1_21_BRB2_9979 )
  );
  FDE   \picorv32/reg_op1_21_BRB5  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/reg_op1_21 ),
    .Q(\picorv32/reg_op1_21_BRB5_9980 )
  );
  FDE   \picorv32/reg_op1_20_BRB0  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<20>4_8622 ),
    .Q(\picorv32/reg_op1_20_BRB0_9981 )
  );
  FDE   \picorv32/reg_op1_20_BRB2  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/reg_op1[31]_decoded_imm[31]_add_522_OUT<20> ),
    .Q(\picorv32/reg_op1_20_BRB2_9982 )
  );
  FDE   \picorv32/reg_op1_20_BRB5  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/reg_op1_20 ),
    .Q(\picorv32/reg_op1_20_BRB5_9983 )
  );
  FDE   \picorv32/reg_op1_19_BRB0  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<19>4_8627 ),
    .Q(\picorv32/reg_op1_19_BRB0_9984 )
  );
  FDE   \picorv32/reg_op1_19_BRB2  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/reg_op1[31]_decoded_imm[31]_add_522_OUT<19> ),
    .Q(\picorv32/reg_op1_19_BRB2_9985 )
  );
  FDE   \picorv32/reg_op1_19_BRB5  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/reg_op1_19 ),
    .Q(\picorv32/reg_op1_19_BRB5_9986 )
  );
  FDE   \picorv32/reg_op1_18_BRB0  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<18>4_8630 ),
    .Q(\picorv32/reg_op1_18_BRB0_9987 )
  );
  FDE   \picorv32/reg_op1_18_BRB2  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/reg_op1[31]_decoded_imm[31]_add_522_OUT<18> ),
    .Q(\picorv32/reg_op1_18_BRB2_9988 )
  );
  FDE   \picorv32/reg_op1_18_BRB5  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/reg_op1_18 ),
    .Q(\picorv32/reg_op1_18_BRB5_9989 )
  );
  FDE   \picorv32/reg_op1_17_BRB0  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<17>4_8633 ),
    .Q(\picorv32/reg_op1_17_BRB0_9990 )
  );
  FDE   \picorv32/reg_op1_17_BRB2  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/reg_op1[31]_decoded_imm[31]_add_522_OUT<17> ),
    .Q(\picorv32/reg_op1_17_BRB2_9991 )
  );
  FDE   \picorv32/reg_op1_17_BRB5  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/reg_op1_17 ),
    .Q(\picorv32/reg_op1_17_BRB5_9992 )
  );
  FDE   \picorv32/reg_op1_16_BRB0  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<16>4_8636 ),
    .Q(\picorv32/reg_op1_16_BRB0_9993 )
  );
  FDE   \picorv32/reg_op1_16_BRB2  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/reg_op1[31]_decoded_imm[31]_add_522_OUT<16> ),
    .Q(\picorv32/reg_op1_16_BRB2_9994 )
  );
  FDE   \picorv32/reg_op1_16_BRB5  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/reg_op1_16 ),
    .Q(\picorv32/reg_op1_16_BRB5_9995 )
  );
  FDE   \picorv32/reg_op1_15_BRB0  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<15>4_8639 ),
    .Q(\picorv32/reg_op1_15_BRB0_9996 )
  );
  FDE   \picorv32/reg_op1_15_BRB2  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/reg_op1[31]_decoded_imm[31]_add_522_OUT<15> ),
    .Q(\picorv32/reg_op1_15_BRB2_9997 )
  );
  FDE   \picorv32/reg_op1_15_BRB5  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/reg_op1_15 ),
    .Q(\picorv32/reg_op1_15_BRB5_9998 )
  );
  FDE   \picorv32/reg_op1_14_BRB0  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<14>4_8642 ),
    .Q(\picorv32/reg_op1_14_BRB0_9999 )
  );
  FDE   \picorv32/reg_op1_14_BRB2  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/reg_op1[31]_decoded_imm[31]_add_522_OUT<14> ),
    .Q(\picorv32/reg_op1_14_BRB2_10000 )
  );
  FDE   \picorv32/reg_op1_14_BRB5  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/reg_op1_14 ),
    .Q(\picorv32/reg_op1_14_BRB5_10001 )
  );
  FDE   \picorv32/reg_op1_13_BRB0  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<13>4_8645 ),
    .Q(\picorv32/reg_op1_13_BRB0_10002 )
  );
  FDE   \picorv32/reg_op1_13_BRB2  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/reg_op1[31]_decoded_imm[31]_add_522_OUT<13> ),
    .Q(\picorv32/reg_op1_13_BRB2_10003 )
  );
  FDE   \picorv32/reg_op1_13_BRB5  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/reg_op1_13 ),
    .Q(\picorv32/reg_op1_13_BRB5_10004 )
  );
  FDE   \picorv32/reg_op1_12_BRB0  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<12>4_8648 ),
    .Q(\picorv32/reg_op1_12_BRB0_10005 )
  );
  FDE   \picorv32/reg_op1_12_BRB2  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/reg_op1[31]_decoded_imm[31]_add_522_OUT<12> ),
    .Q(\picorv32/reg_op1_12_BRB2_10006 )
  );
  FDE   \picorv32/reg_op1_12_BRB5  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/reg_op1_12 ),
    .Q(\picorv32/reg_op1_12_BRB5_10007 )
  );
  FDE   \picorv32/reg_op1_11_BRB0  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<11>4_8651 ),
    .Q(\picorv32/reg_op1_11_BRB0_10008 )
  );
  FDE   \picorv32/reg_op1_11_BRB2  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/reg_op1[31]_decoded_imm[31]_add_522_OUT<11> ),
    .Q(\picorv32/reg_op1_11_BRB2_10009 )
  );
  FDE   \picorv32/reg_op1_11_BRB5  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/reg_op1_11 ),
    .Q(\picorv32/reg_op1_11_BRB5_10010 )
  );
  FDE   \picorv32/reg_op1_10_BRB0  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<10>6_8654 ),
    .Q(\picorv32/reg_op1_10_BRB0_10011 )
  );
  FDE   \picorv32/reg_op1_10_BRB2  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/reg_op1[31]_decoded_imm[31]_add_522_OUT<10> ),
    .Q(\picorv32/reg_op1_10_BRB2_10012 )
  );
  FDE   \picorv32/reg_op1_10_BRB5  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/reg_op1_10 ),
    .Q(\picorv32/reg_op1_10_BRB5_10013 )
  );
  FDE   \picorv32/reg_op1_9_BRB0  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<9>4_8579 ),
    .Q(\picorv32/reg_op1_9_BRB0_10014 )
  );
  FDE   \picorv32/reg_op1_9_BRB2  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/reg_op1[31]_decoded_imm[31]_add_522_OUT<9> ),
    .Q(\picorv32/reg_op1_9_BRB2_10015 )
  );
  FDE   \picorv32/reg_op1_9_BRB5  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/reg_op1_9 ),
    .Q(\picorv32/reg_op1_9_BRB5_10016 )
  );
  FDE   \picorv32/reg_op1_8_BRB0  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<8>4_8582 ),
    .Q(\picorv32/reg_op1_8_BRB0_10017 )
  );
  FDE   \picorv32/reg_op1_8_BRB2  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/reg_op1[31]_decoded_imm[31]_add_522_OUT<8> ),
    .Q(\picorv32/reg_op1_8_BRB2_10018 )
  );
  FDE   \picorv32/reg_op1_8_BRB5  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/reg_op1_8 ),
    .Q(\picorv32/reg_op1_8_BRB5_10019 )
  );
  FDE   \picorv32/reg_op1_7_BRB0  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<7>4_8585 ),
    .Q(\picorv32/reg_op1_7_BRB0_10020 )
  );
  FDE   \picorv32/reg_op1_7_BRB2  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/reg_op1[31]_decoded_imm[31]_add_522_OUT<7> ),
    .Q(\picorv32/reg_op1_7_BRB2_10021 )
  );
  FDE   \picorv32/reg_op1_7_BRB5  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/reg_op1_7 ),
    .Q(\picorv32/reg_op1_7_BRB5_10022 )
  );
  FDE   \picorv32/reg_op1_6_BRB0  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<6>4_8588 ),
    .Q(\picorv32/reg_op1_6_BRB0_10023 )
  );
  FDE   \picorv32/reg_op1_6_BRB2  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/reg_op1[31]_decoded_imm[31]_add_522_OUT<6> ),
    .Q(\picorv32/reg_op1_6_BRB2_10024 )
  );
  FDE   \picorv32/reg_op1_6_BRB5  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/reg_op1_6 ),
    .Q(\picorv32/reg_op1_6_BRB5_10025 )
  );
  FDE   \picorv32/reg_op1_5_BRB0  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<5>4_8591 ),
    .Q(\picorv32/reg_op1_5_BRB0_10026 )
  );
  FDE   \picorv32/reg_op1_5_BRB2  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/reg_op1[31]_decoded_imm[31]_add_522_OUT<5> ),
    .Q(\picorv32/reg_op1_5_BRB2_10027 )
  );
  FDE   \picorv32/reg_op1_5_BRB5  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/reg_op1_5 ),
    .Q(\picorv32/reg_op1_5_BRB5_10028 )
  );
  FDE   \picorv32/reg_op1_4_BRB0  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<4>4_8594 ),
    .Q(\picorv32/reg_op1_4_BRB0_10029 )
  );
  FDE   \picorv32/reg_op1_4_BRB2  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/reg_op1[31]_decoded_imm[31]_add_522_OUT<4> ),
    .Q(\picorv32/reg_op1_4_BRB2_10030 )
  );
  FDE   \picorv32/reg_op1_4_BRB5  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/reg_op1_4 ),
    .Q(\picorv32/reg_op1_4_BRB5_10031 )
  );
  FDE   \picorv32/reg_op1_3_BRB0  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<3>3_8596 ),
    .Q(\picorv32/reg_op1_3_BRB0_10032 )
  );
  FDE   \picorv32/reg_op1_3_BRB2  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/reg_op1[31]_decoded_imm[31]_add_522_OUT<3> ),
    .Q(\picorv32/reg_op1_3_BRB2_10033 )
  );
  FDE   \picorv32/reg_op1_3_BRB5  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/reg_op1_3 ),
    .Q(\picorv32/reg_op1_3_BRB5_10034 )
  );
  FDE   \picorv32/reg_op1_2_BRB0  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<2>3_8598 ),
    .Q(\picorv32/reg_op1_2_BRB0_10035 )
  );
  FDE   \picorv32/reg_op1_2_BRB2  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/reg_op1[31]_decoded_imm[31]_add_522_OUT<2> ),
    .Q(\picorv32/reg_op1_2_BRB2_10036 )
  );
  FDE   \picorv32/reg_op1_2_BRB5  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/reg_op1_2 ),
    .Q(\picorv32/reg_op1_2_BRB5_10037 )
  );
  FDE   \picorv32/reg_op1_1_BRB0  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<1>3_8624 ),
    .Q(\picorv32/reg_op1_1_BRB0_10038 )
  );
  FDE   \picorv32/reg_op1_1_BRB2  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/reg_op1[31]_decoded_imm[31]_add_522_OUT<1> ),
    .Q(\picorv32/reg_op1_1_BRB2_10039 )
  );
  FDE   \picorv32/reg_op1_1_BRB5  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/reg_op1_1 ),
    .Q(\picorv32/reg_op1_1_BRB5_10040 )
  );
  FDE   \picorv32/reg_op1_0_BRB0  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<0>2_8656 ),
    .Q(\picorv32/reg_op1_0_BRB0_10041 )
  );
  FDE   \picorv32/reg_op1_0_BRB2  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/reg_op1[31]_decoded_imm[31]_add_522_OUT<0> ),
    .Q(\picorv32/reg_op1_0_BRB2_10042 )
  );
  FDE   \picorv32/reg_op1_0_BRB5  (
    .C(sys_clk),
    .CE(sys_rst_INV_439_o_2326),
    .D(\picorv32/reg_op1_0 ),
    .Q(\picorv32/reg_op1_0_BRB5_10043 )
  );
  FD   \picorv32/cpu_state_FSM_FFd5_BRB2  (
    .C(sys_clk),
    .D(\picorv32/instr_jal_6092 ),
    .Q(\picorv32/cpu_state_FSM_FFd5_BRB2_10044 )
  );
  FD   \picorv32/cpu_state_FSM_FFd5_BRB3  (
    .C(sys_clk),
    .D(\picorv32/cpu_state[7]_mem_do_rinst_Select_556_o21 ),
    .Q(\picorv32/cpu_state_FSM_FFd5_BRB3_10045 )
  );
  FD   \picorv32/cpu_state_FSM_FFd5_BRB4  (
    .C(sys_clk),
    .D(\picorv32/cpu_state_FSM_FFd6_6168 ),
    .Q(\picorv32/cpu_state_FSM_FFd5_BRB4_10046 )
  );
  FD   \picorv32/cpu_state_FSM_FFd5_BRB5  (
    .C(sys_clk),
    .D(N931),
    .Q(\picorv32/cpu_state_FSM_FFd5_BRB5_10047 )
  );
  FDE   \picorv32/instr_auipc_BRB1  (
    .C(sys_clk),
    .CE(\picorv32/mem_do_rinst_mem_done_AND_682_o ),
    .D(N1538),
    .Q(\picorv32/instr_auipc_BRB1_10048 )
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_rddata_sr_3_BRB2 (
    .C(sys_clk),
    .D(ddrphy_rddata_sr_4_BRB2_9729),
    .R(sys_rst),
    .Q(ddrphy_rddata_sr_3_BRB2_10049)
  );
  FDS   \picorv32/do_waitirq_BRB0  (
    .C(sys_clk),
    .D(\picorv32/irq_pending[31]_reduce_or_407_o ),
    .S(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/do_waitirq_BRB0_10050 )
  );
  FD   \picorv32/do_waitirq_BRB2  (
    .C(sys_clk),
    .D(\picorv32/decoder_trigger_irq_state[1]_OR_560_o ),
    .Q(\picorv32/do_waitirq_BRB2_10051 )
  );
  FD   \picorv32/do_waitirq_BRB3  (
    .C(sys_clk),
    .D(\picorv32/instr_waitirq_6486 ),
    .Q(\picorv32/do_waitirq_BRB3_10052 )
  );
  FD   \picorv32/do_waitirq_BRB4  (
    .C(sys_clk),
    .D(\picorv32/decoder_trigger ),
    .Q(\picorv32/do_waitirq_BRB4_10053 )
  );
  FD   \picorv32/do_waitirq_BRB5  (
    .C(sys_clk),
    .D(\picorv32/do_waitirq ),
    .Q(\picorv32/do_waitirq_BRB5_10054 )
  );
  FD   \picorv32/mem_do_rinst_BRB0  (
    .C(sys_clk),
    .D(\picorv32/alu_out_0_5629 ),
    .Q(\picorv32/mem_do_rinst_BRB0_10055 )
  );
  FD   \picorv32/decoder_trigger_BRB6  (
    .C(sys_clk),
    .D(N1047),
    .Q(\picorv32/decoder_trigger_BRB6_10056 )
  );
  FD   \picorv32/decoder_trigger_BRB7  (
    .C(sys_clk),
    .D(N1605),
    .Q(\picorv32/decoder_trigger_BRB7_10057 )
  );
  FD   \picorv32/decoder_trigger_BRB8  (
    .C(sys_clk),
    .D(\picorv32/Mmux_cpu_state[7]_mem_do_rinst_MUX_2059_o11 ),
    .Q(\picorv32/decoder_trigger_BRB8_10058 )
  );
  FD   \picorv32/mem_do_rinst_BRB9  (
    .C(sys_clk),
    .D(\picorv32/irq_state_FSM_FFd2_6489 ),
    .Q(\picorv32/mem_do_rinst_BRB9_10059 )
  );
  FD   \picorv32/mem_do_rinst_BRB10  (
    .C(sys_clk),
    .D(\picorv32/cpu_state[7]_mem_do_rinst_Select_556_o7_8366 ),
    .Q(\picorv32/mem_do_rinst_BRB10_10060 )
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_rddata_sr_2_BRB2 (
    .C(sys_clk),
    .D(ddrphy_rddata_sr_3_BRB2_10049),
    .R(sys_rst),
    .Q(ddrphy_rddata_sr_2_BRB2_10061)
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_rddata_sr_1_BRB2 (
    .C(sys_clk),
    .D(ddrphy_rddata_sr_2_BRB2_10061),
    .R(sys_rst),
    .Q(ddrphy_rddata_sr_1_BRB2_10065)
  );
  FD   ddrphy_rddata_sr_1_BRB4 (
    .C(sys_clk),
    .D(N2619),
    .Q(ddrphy_rddata_sr_1_BRB4_10067)
  );
  FDP #(
    .INIT ( 1'b1 ))
  FDPE_8 (
    .C(sys_clk),
    .D(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .PRE(xilinxasyncresetsynchronizerimpl0),
    .Q(xilinxasyncresetsynchronizerimpl0_rst_meta)
  );
  FDP #(
    .INIT ( 1'b1 ))
  FDPE_1_9 (
    .C(sys_clk),
    .D(xilinxasyncresetsynchronizerimpl0_rst_meta),
    .PRE(xilinxasyncresetsynchronizerimpl0),
    .Q(por_rst)
  );
  FDP #(
    .INIT ( 1'b1 ))
  FDPE_4 (
    .C(base50_clk_BUFG_31),
    .D(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .PRE(xilinxasyncresetsynchronizerimpl2),
    .Q(xilinxasyncresetsynchronizerimpl2_rst_meta)
  );
  FDP #(
    .INIT ( 1'b1 ))
  FDPE_2 (
    .C(sys_clk),
    .D(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .PRE(xilinxasyncresetsynchronizerimpl1),
    .Q(xilinxasyncresetsynchronizerimpl1_rst_meta)
  );
  FDP #(
    .INIT ( 1'b1 ))
  FDPE_3 (
    .C(sys_clk),
    .D(xilinxasyncresetsynchronizerimpl1_rst_meta),
    .PRE(xilinxasyncresetsynchronizerimpl1),
    .Q(sys_rst)
  );
  LUT6 #(
    .INIT ( 64'hEAEAE8EAAAAA282A ))
  \picorv32/_n1587<2>111  (
    .I0(\picorv32/reg_next_pc [30]),
    .I1(\picorv32/latched_branch_6496 ),
    .I2(\picorv32/latched_store_6498 ),
    .I3(\picorv32/irq_state_FSM_FFd2_6489 ),
    .I4(\picorv32/irq_state_FSM_FFd1_6488 ),
    .I5(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<30> ),
    .O(\picorv32/_n1587<2>11_10072 )
  );
  LUT6 #(
    .INIT ( 64'hEAEAE8EAAAAA282A ))
  \picorv32/_n1587<4>111  (
    .I0(\picorv32/reg_next_pc [28]),
    .I1(\picorv32/latched_branch_6496 ),
    .I2(\picorv32/latched_store_6498 ),
    .I3(\picorv32/irq_state_FSM_FFd2_6489 ),
    .I4(\picorv32/irq_state_FSM_FFd1_6488 ),
    .I5(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<28> ),
    .O(\picorv32/_n1587<4>11_10073 )
  );
  LUT6 #(
    .INIT ( 64'hEAEAE8EAAAAA282A ))
  \picorv32/_n1587<5>111  (
    .I0(\picorv32/reg_next_pc [27]),
    .I1(\picorv32/latched_branch_6496 ),
    .I2(\picorv32/latched_store_6498 ),
    .I3(\picorv32/irq_state_FSM_FFd2_6489 ),
    .I4(\picorv32/irq_state_FSM_FFd1_6488 ),
    .I5(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<27> ),
    .O(\picorv32/_n1587<5>11_10074 )
  );
  LUT6 #(
    .INIT ( 64'hEAEAE8EAAAAA282A ))
  \picorv32/_n1587<6>111  (
    .I0(\picorv32/reg_next_pc [26]),
    .I1(\picorv32/latched_branch_6496 ),
    .I2(\picorv32/latched_store_6498 ),
    .I3(\picorv32/irq_state_FSM_FFd2_6489 ),
    .I4(\picorv32/irq_state_FSM_FFd1_6488 ),
    .I5(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<26> ),
    .O(\picorv32/_n1587<6>11_10075 )
  );
  LUT6 #(
    .INIT ( 64'hEAEAE8EAAAAA282A ))
  \picorv32/_n1587<7>111  (
    .I0(\picorv32/reg_next_pc [25]),
    .I1(\picorv32/latched_branch_6496 ),
    .I2(\picorv32/latched_store_6498 ),
    .I3(\picorv32/irq_state_FSM_FFd2_6489 ),
    .I4(\picorv32/irq_state_FSM_FFd1_6488 ),
    .I5(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<25> ),
    .O(\picorv32/_n1587<7>11_10076 )
  );
  LUT6 #(
    .INIT ( 64'hEAEAE8EAAAAA282A ))
  \picorv32/_n1587<8>111  (
    .I0(\picorv32/reg_next_pc [24]),
    .I1(\picorv32/latched_branch_6496 ),
    .I2(\picorv32/latched_store_6498 ),
    .I3(\picorv32/irq_state_FSM_FFd2_6489 ),
    .I4(\picorv32/irq_state_FSM_FFd1_6488 ),
    .I5(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<24> ),
    .O(\picorv32/_n1587<8>11_10077 )
  );
  LUT6 #(
    .INIT ( 64'hEAEAE8EAAAAA282A ))
  \picorv32/_n1587<9>111  (
    .I0(\picorv32/reg_next_pc [23]),
    .I1(\picorv32/latched_branch_6496 ),
    .I2(\picorv32/latched_store_6498 ),
    .I3(\picorv32/irq_state_FSM_FFd2_6489 ),
    .I4(\picorv32/irq_state_FSM_FFd1_6488 ),
    .I5(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<23> ),
    .O(\picorv32/_n1587<9>11_10078 )
  );
  LUT6 #(
    .INIT ( 64'hEAEAE8EAAAAA282A ))
  \picorv32/_n1587<10>111  (
    .I0(\picorv32/reg_next_pc [22]),
    .I1(\picorv32/latched_branch_6496 ),
    .I2(\picorv32/latched_store_6498 ),
    .I3(\picorv32/irq_state_FSM_FFd2_6489 ),
    .I4(\picorv32/irq_state_FSM_FFd1_6488 ),
    .I5(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<22> ),
    .O(\picorv32/_n1587<10>11_10079 )
  );
  LUT6 #(
    .INIT ( 64'hEAEAE8EAAAAA282A ))
  \picorv32/_n1587<11>111  (
    .I0(\picorv32/reg_next_pc [21]),
    .I1(\picorv32/latched_branch_6496 ),
    .I2(\picorv32/latched_store_6498 ),
    .I3(\picorv32/irq_state_FSM_FFd2_6489 ),
    .I4(\picorv32/irq_state_FSM_FFd1_6488 ),
    .I5(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<21> ),
    .O(\picorv32/_n1587<11>11_10080 )
  );
  LUT6 #(
    .INIT ( 64'hEAEAE8EAAAAA282A ))
  \picorv32/_n1587<12>111  (
    .I0(\picorv32/reg_next_pc [20]),
    .I1(\picorv32/latched_branch_6496 ),
    .I2(\picorv32/latched_store_6498 ),
    .I3(\picorv32/irq_state_FSM_FFd2_6489 ),
    .I4(\picorv32/irq_state_FSM_FFd1_6488 ),
    .I5(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<20> ),
    .O(\picorv32/_n1587<12>11_10081 )
  );
  LUT6 #(
    .INIT ( 64'hEAEAE8EAAAAA282A ))
  \picorv32/_n1587<14>111  (
    .I0(\picorv32/reg_next_pc [18]),
    .I1(\picorv32/latched_branch_6496 ),
    .I2(\picorv32/latched_store_6498 ),
    .I3(\picorv32/irq_state_FSM_FFd2_6489 ),
    .I4(\picorv32/irq_state_FSM_FFd1_6488 ),
    .I5(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<18> ),
    .O(\picorv32/_n1587<14>11_10082 )
  );
  LUT6 #(
    .INIT ( 64'hEAEAE8EAAAAA282A ))
  \picorv32/_n1587<15>111  (
    .I0(\picorv32/reg_next_pc [17]),
    .I1(\picorv32/latched_branch_6496 ),
    .I2(\picorv32/latched_store_6498 ),
    .I3(\picorv32/irq_state_FSM_FFd2_6489 ),
    .I4(\picorv32/irq_state_FSM_FFd1_6488 ),
    .I5(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<17> ),
    .O(\picorv32/_n1587<15>11_10083 )
  );
  LUT6 #(
    .INIT ( 64'hEAEAE8EAAAAA282A ))
  \picorv32/_n1587<16>111  (
    .I0(\picorv32/reg_next_pc [16]),
    .I1(\picorv32/latched_branch_6496 ),
    .I2(\picorv32/latched_store_6498 ),
    .I3(\picorv32/irq_state_FSM_FFd2_6489 ),
    .I4(\picorv32/irq_state_FSM_FFd1_6488 ),
    .I5(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<16> ),
    .O(\picorv32/_n1587<16>11_10084 )
  );
  LUT6 #(
    .INIT ( 64'hEAEAE8EAAAAA282A ))
  \picorv32/_n1587<17>111  (
    .I0(\picorv32/reg_next_pc [15]),
    .I1(\picorv32/latched_branch_6496 ),
    .I2(\picorv32/latched_store_6498 ),
    .I3(\picorv32/irq_state_FSM_FFd2_6489 ),
    .I4(\picorv32/irq_state_FSM_FFd1_6488 ),
    .I5(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<15> ),
    .O(\picorv32/_n1587<17>11_10085 )
  );
  LUT6 #(
    .INIT ( 64'hEAEAE8EAAAAA282A ))
  \picorv32/_n1587<18>111  (
    .I0(\picorv32/reg_next_pc [14]),
    .I1(\picorv32/latched_branch_6496 ),
    .I2(\picorv32/latched_store_6498 ),
    .I3(\picorv32/irq_state_FSM_FFd2_6489 ),
    .I4(\picorv32/irq_state_FSM_FFd1_6488 ),
    .I5(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<14> ),
    .O(\picorv32/_n1587<18>11_10086 )
  );
  LUT6 #(
    .INIT ( 64'hEAEAE8EAAAAA282A ))
  \picorv32/_n1587<19>111  (
    .I0(\picorv32/reg_next_pc [13]),
    .I1(\picorv32/latched_branch_6496 ),
    .I2(\picorv32/latched_store_6498 ),
    .I3(\picorv32/irq_state_FSM_FFd2_6489 ),
    .I4(\picorv32/irq_state_FSM_FFd1_6488 ),
    .I5(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<13> ),
    .O(\picorv32/_n1587<19>11_10087 )
  );
  LUT6 #(
    .INIT ( 64'hEAEAE8EAAAAA282A ))
  \picorv32/_n1587<20>111  (
    .I0(\picorv32/reg_next_pc [12]),
    .I1(\picorv32/latched_branch_6496 ),
    .I2(\picorv32/latched_store_6498 ),
    .I3(\picorv32/irq_state_FSM_FFd2_6489 ),
    .I4(\picorv32/irq_state_FSM_FFd1_6488 ),
    .I5(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<12> ),
    .O(\picorv32/_n1587<20>11_10088 )
  );
  LUT6 #(
    .INIT ( 64'hEAEAE8EAAAAA282A ))
  \picorv32/_n1587<21>111  (
    .I0(\picorv32/reg_next_pc [11]),
    .I1(\picorv32/latched_branch_6496 ),
    .I2(\picorv32/latched_store_6498 ),
    .I3(\picorv32/irq_state_FSM_FFd2_6489 ),
    .I4(\picorv32/irq_state_FSM_FFd1_6488 ),
    .I5(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<11> ),
    .O(\picorv32/_n1587<21>11_10089 )
  );
  LUT6 #(
    .INIT ( 64'hEAEAE8EAAAAA282A ))
  \picorv32/_n1587<22>111  (
    .I0(\picorv32/reg_next_pc [10]),
    .I1(\picorv32/latched_branch_6496 ),
    .I2(\picorv32/latched_store_6498 ),
    .I3(\picorv32/irq_state_FSM_FFd2_6489 ),
    .I4(\picorv32/irq_state_FSM_FFd1_6488 ),
    .I5(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<10> ),
    .O(\picorv32/_n1587<22>11_10090 )
  );
  LUT6 #(
    .INIT ( 64'hEAEAE8EAAAAA282A ))
  \picorv32/_n1587<23>111  (
    .I0(\picorv32/reg_next_pc [9]),
    .I1(\picorv32/latched_branch_6496 ),
    .I2(\picorv32/latched_store_6498 ),
    .I3(\picorv32/irq_state_FSM_FFd2_6489 ),
    .I4(\picorv32/irq_state_FSM_FFd1_6488 ),
    .I5(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<9> ),
    .O(\picorv32/_n1587<23>11_10091 )
  );
  LUT6 #(
    .INIT ( 64'hEAEAE8EAAAAA282A ))
  \picorv32/_n1587<24>111  (
    .I0(\picorv32/reg_next_pc [8]),
    .I1(\picorv32/latched_branch_6496 ),
    .I2(\picorv32/latched_store_6498 ),
    .I3(\picorv32/irq_state_FSM_FFd2_6489 ),
    .I4(\picorv32/irq_state_FSM_FFd1_6488 ),
    .I5(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<8> ),
    .O(\picorv32/_n1587<24>11_10092 )
  );
  LUT6 #(
    .INIT ( 64'hEAEAE8EAAAAA282A ))
  \picorv32/_n1587<25>111  (
    .I0(\picorv32/reg_next_pc [7]),
    .I1(\picorv32/latched_branch_6496 ),
    .I2(\picorv32/latched_store_6498 ),
    .I3(\picorv32/irq_state_FSM_FFd2_6489 ),
    .I4(\picorv32/irq_state_FSM_FFd1_6488 ),
    .I5(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<7> ),
    .O(\picorv32/_n1587<25>11_10093 )
  );
  LUT6 #(
    .INIT ( 64'hEAEAE8EAAAAA282A ))
  \picorv32/_n1587<26>111  (
    .I0(\picorv32/reg_next_pc [6]),
    .I1(\picorv32/latched_branch_6496 ),
    .I2(\picorv32/latched_store_6498 ),
    .I3(\picorv32/irq_state_FSM_FFd2_6489 ),
    .I4(\picorv32/irq_state_FSM_FFd1_6488 ),
    .I5(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<6> ),
    .O(\picorv32/_n1587<26>11_10094 )
  );
  LUT6 #(
    .INIT ( 64'hEAEAE8EAAAAA282A ))
  \picorv32/_n1587<27>111  (
    .I0(\picorv32/reg_next_pc [5]),
    .I1(\picorv32/latched_branch_6496 ),
    .I2(\picorv32/latched_store_6498 ),
    .I3(\picorv32/irq_state_FSM_FFd2_6489 ),
    .I4(\picorv32/irq_state_FSM_FFd1_6488 ),
    .I5(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<5> ),
    .O(\picorv32/_n1587<27>11_10095 )
  );
  LUT6 #(
    .INIT ( 64'hEAEAE8EAAAAA282A ))
  \picorv32/_n1587<1>111  (
    .I0(\picorv32/reg_next_pc [31]),
    .I1(\picorv32/latched_branch_6496 ),
    .I2(\picorv32/latched_store_6498 ),
    .I3(\picorv32/irq_state_FSM_FFd2_6489 ),
    .I4(\picorv32/irq_state_FSM_FFd1_6488 ),
    .I5(\picorv32/reg_out[31]_alu_out_q[31]_mux_338_OUT<31> ),
    .O(\picorv32/_n1587<1>11_10096 )
  );
  MUXF7   \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT5212_SW0_SW0  (
    .I0(N2633),
    .I1(N2634),
    .S(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT5210 ),
    .O(N1327)
  );
  LUT5 #(
    .INIT ( 32'hACCCA000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT5212_SW0_SW0_F  (
    .I0(basesoc_sdram_phaseinjector1_wrdata_storage_full_28_1745),
    .I1(basesoc_sdram_phaseinjector1_wrdata_storage_full_20_1753),
    .I2(\basesoc_interface_adr[1] ),
    .I3(_n71511),
    .I4(_n7160),
    .O(N2633)
  );
  LUT6 #(
    .INIT ( 64'hACACCCCCA0AF00FF ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT5212_SW0_SW0_G  (
    .I0(basesoc_sdram_phaseinjector1_wrdata_storage_full_28_1745),
    .I1(basesoc_sdram_phaseinjector1_wrdata_storage_full_20_1753),
    .I2(\basesoc_interface_adr[1] ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT182 ),
    .I4(_n71511),
    .I5(_n7160),
    .O(N2634)
  );
  MUXF7   \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT7015_SW1  (
    .I0(N2635),
    .I1(N2636),
    .S(_n71601_4484),
    .O(N1336)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT7015_SW1_F  (
    .I0(_n7160),
    .I1(basesoc_sdram_phaseinjector1_wrdata_storage_full_22_1751),
    .O(N2635)
  );
  LUT6 #(
    .INIT ( 64'hBEAEBAAA14041000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT7015_SW1_G  (
    .I0(_n7160),
    .I1(\basesoc_interface_adr[0] ),
    .I2(\basesoc_interface_adr[1] ),
    .I3(basesoc_sdram_phaseinjector1_wrdata_storage_full[6]),
    .I4(basesoc_sdram_phaseinjector1_wrdata_storage_full_14_1759),
    .I5(basesoc_sdram_phaseinjector1_wrdata_storage_full_22_1751),
    .O(N2636)
  );
  MUXF7   \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT7015_SW2  (
    .I0(N2637),
    .I1(N2638),
    .S(_n71601_4484),
    .O(N1337)
  );
  LUT2 #(
    .INIT ( 4'hD ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT7015_SW2_F  (
    .I0(_n7160),
    .I1(basesoc_sdram_phaseinjector1_wrdata_storage_full_22_1751),
    .O(N2637)
  );
  LUT6 #(
    .INIT ( 64'hFFFBEFEB55514541 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT7015_SW2_G  (
    .I0(_n7160),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[0] ),
    .I3(basesoc_sdram_phaseinjector1_wrdata_storage_full[6]),
    .I4(basesoc_sdram_phaseinjector1_wrdata_storage_full_14_1759),
    .I5(basesoc_sdram_phaseinjector1_wrdata_storage_full_22_1751),
    .O(N2638)
  );
  MUXF7   \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT7012_SW0  (
    .I0(N2645),
    .I1(N2646),
    .S(_n7178),
    .O(N1348)
  );
  LUT5 #(
    .INIT ( 32'hFFFF15BF ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT7012_SW0_F  (
    .I0(_n7151),
    .I1(basesoc_sdram_phaseinjector0_wrdata_storage_full_30_1703),
    .I2(_n7118),
    .I3(basesoc_sdram_phaseinjector1_address_storage_full[6]),
    .I4(_n7175),
    .O(N2645)
  );
  LUT2 #(
    .INIT ( 4'hD ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT7012_SW0_G  (
    .I0(basesoc_sdram_phaseinjector1_status[6]),
    .I1(_n7175),
    .O(N2646)
  );
  MUXF7   \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT7012_SW1  (
    .I0(N2647),
    .I1(N2648),
    .S(_n7178),
    .O(N1349)
  );
  LUT5 #(
    .INIT ( 32'hFFFF04AE ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT7012_SW1_F  (
    .I0(_n7151),
    .I1(_n7118),
    .I2(basesoc_sdram_phaseinjector0_wrdata_storage_full_30_1703),
    .I3(basesoc_sdram_phaseinjector1_address_storage_full[6]),
    .I4(_n7175),
    .O(N2647)
  );
  LUT2 #(
    .INIT ( 4'hD ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT7012_SW1_G  (
    .I0(basesoc_sdram_phaseinjector1_status[6]),
    .I1(_n7175),
    .O(N2648)
  );
  MUXF7   \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT709_SW0  (
    .I0(N2649),
    .I1(N2650),
    .S(_n7133),
    .O(N1351)
  );
  LUT5 #(
    .INIT ( 32'hFFFF15BF ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT709_SW0_F  (
    .I0(_n7127),
    .I1(basesoc_sdram_phaseinjector0_status[30]),
    .I2(_n7130),
    .I3(basesoc_sdram_phaseinjector0_wrdata_storage_full[6]),
    .I4(_n7124),
    .O(N2649)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF0415AEBF ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT709_SW0_G  (
    .I0(_n7127),
    .I1(_n7130),
    .I2(basesoc_sdram_phaseinjector0_status[30]),
    .I3(basesoc_sdram_phaseinjector0_status[22]),
    .I4(basesoc_sdram_phaseinjector0_wrdata_storage_full[6]),
    .I5(_n7124),
    .O(N2650)
  );
  MUXF7   \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT709_SW1  (
    .I0(N2651),
    .I1(N2652),
    .S(_n7133),
    .O(N1352)
  );
  LUT5 #(
    .INIT ( 32'hFFFF04AE ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT709_SW1_F  (
    .I0(_n7127),
    .I1(_n7130),
    .I2(basesoc_sdram_phaseinjector0_status[30]),
    .I3(basesoc_sdram_phaseinjector0_wrdata_storage_full[6]),
    .I4(_n7124),
    .O(N2651)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF0415AEBF ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT709_SW1_G  (
    .I0(_n7127),
    .I1(_n7130),
    .I2(basesoc_sdram_phaseinjector0_status[30]),
    .I3(basesoc_sdram_phaseinjector0_status[22]),
    .I4(basesoc_sdram_phaseinjector0_wrdata_storage_full[6]),
    .I5(_n7124),
    .O(N2652)
  );
  MUXF7   \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT707_SW0  (
    .I0(N2655),
    .I1(N2656),
    .S(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT131 ),
    .O(N1354)
  );
  LUT5 #(
    .INIT ( 32'hF3F3F5FF ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT707_SW0_F  (
    .I0(basesoc_sdram_bandwidth_nwrites_status[22]),
    .I1(basesoc_sdram_phaseinjector0_address_storage_full[6]),
    .I2(_n7139),
    .I3(_n7193),
    .I4(_n7112),
    .O(N2655)
  );
  LUT6 #(
    .INIT ( 64'hFF0FFF0FFF33FF55 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT707_SW0_G  (
    .I0(basesoc_sdram_bandwidth_nwrites_status[14]),
    .I1(basesoc_sdram_bandwidth_nwrites_status[22]),
    .I2(basesoc_sdram_phaseinjector0_address_storage_full[6]),
    .I3(_n7139),
    .I4(_n7193),
    .I5(_n7112),
    .O(N2656)
  );
  MUXF7   \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT707_SW1  (
    .I0(N2657),
    .I1(N2658),
    .S(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT131 ),
    .O(N1355)
  );
  LUT5 #(
    .INIT ( 32'hF3F3F5F0 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT707_SW1_F  (
    .I0(basesoc_sdram_bandwidth_nwrites_status[22]),
    .I1(basesoc_sdram_phaseinjector0_address_storage_full[6]),
    .I2(_n7139),
    .I3(_n7193),
    .I4(_n7112),
    .O(N2657)
  );
  LUT6 #(
    .INIT ( 64'hFF0FFF0FFF33FF55 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT707_SW1_G  (
    .I0(basesoc_sdram_bandwidth_nwrites_status[14]),
    .I1(basesoc_sdram_bandwidth_nwrites_status[22]),
    .I2(basesoc_sdram_phaseinjector0_address_storage_full[6]),
    .I3(_n7139),
    .I4(_n7193),
    .I5(_n7112),
    .O(N2658)
  );
  MUXF7   \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT1113_SW1  (
    .I0(N2659),
    .I1(N2660),
    .S(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT302 ),
    .O(N1432)
  );
  LUT6 #(
    .INIT ( 64'hEFEEEAEE45444044 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT1113_SW1_F  (
    .I0(_n7142),
    .I1(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT11 ),
    .I2(\basesoc_interface_adr[5] ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT121 ),
    .I4(basesoc_sdram_phaseinjector1_address_storage_full_8_1570),
    .I5(basesoc_sdram_phaseinjector1_command_storage_full[0]),
    .O(N2659)
  );
  LUT5 #(
    .INIT ( 32'hFFFB5551 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT1113_SW1_G  (
    .I0(_n7142),
    .I1(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT121 ),
    .I2(\basesoc_interface_adr[5] ),
    .I3(basesoc_sdram_phaseinjector1_address_storage_full_8_1570),
    .I4(basesoc_sdram_phaseinjector1_command_storage_full[0]),
    .O(N2660)
  );
  MUXF7   \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT2213_SW1  (
    .I0(N2661),
    .I1(N2662),
    .S(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT302 ),
    .O(N1435)
  );
  LUT6 #(
    .INIT ( 64'hEFEEEAEE45444044 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT2213_SW1_F  (
    .I0(_n7142),
    .I1(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT22 ),
    .I2(\basesoc_interface_adr[5] ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT121 ),
    .I4(basesoc_sdram_phaseinjector1_address_storage_full_9_1569),
    .I5(basesoc_sdram_phaseinjector1_command_storage_full[1]),
    .O(N2661)
  );
  LUT5 #(
    .INIT ( 32'hFFFB5551 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT2213_SW1_G  (
    .I0(_n7142),
    .I1(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1339_OUT121 ),
    .I2(\basesoc_interface_adr[5] ),
    .I3(basesoc_sdram_phaseinjector1_address_storage_full_9_1569),
    .I4(basesoc_sdram_phaseinjector1_command_storage_full[1]),
    .O(N2662)
  );
  MUXF7   \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT6112_SW0_SW0  (
    .I0(N2663),
    .I1(N2664),
    .S(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT6110 ),
    .O(N1437)
  );
  LUT5 #(
    .INIT ( 32'hF8880888 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT6112_SW0_SW0_F  (
    .I0(basesoc_sdram_phaseinjector1_wrdata_storage_full_21_1752),
    .I1(_n7160),
    .I2(_n71511),
    .I3(\basesoc_interface_adr[1] ),
    .I4(basesoc_sdram_phaseinjector1_wrdata_storage_full_29_1744),
    .O(N2663)
  );
  LUT6 #(
    .INIT ( 64'hF888FDDD08880DDD ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT6112_SW0_SW0_G  (
    .I0(_n7160),
    .I1(basesoc_sdram_phaseinjector1_wrdata_storage_full_21_1752),
    .I2(_n71511),
    .I3(\basesoc_interface_adr[1] ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT182 ),
    .I5(basesoc_sdram_phaseinjector1_wrdata_storage_full_29_1744),
    .O(N2664)
  );
  MUXF7   \picorv32/mem_do_prefetch_mem_done_OR_610_o1_SW3  (
    .I0(N2665),
    .I1(N2666),
    .S(sys_rst_INV_439_o_2326),
    .O(N1508)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFA8F8A8 ))
  \picorv32/mem_do_prefetch_mem_done_OR_610_o1_SW3_F  (
    .I0(\picorv32/cpu_state_FSM_FFd2 ),
    .I1(\picorv32/mem_do_wdata ),
    .I2(\picorv32/mem_do_prefetch ),
    .I3(\picorv32/cpu_state_FSM_FFd1 ),
    .I4(\picorv32/mem_do_rdata ),
    .I5(N925),
    .O(N2665)
  );
  LUT5 #(
    .INIT ( 32'hFFF8F8F8 ))
  \picorv32/mem_do_prefetch_mem_done_OR_610_o1_SW3_G  (
    .I0(\picorv32/mem_do_wdata ),
    .I1(\picorv32/cpu_state_FSM_FFd2 ),
    .I2(N925),
    .I3(\picorv32/mem_do_rdata ),
    .I4(\picorv32/cpu_state_FSM_FFd1 ),
    .O(N2666)
  );
  MUXF7   \basesoc_sdram_choose_cmd_grant_FSM_FFd2-In3_SW0_SW0  (
    .I0(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .I1(N2668),
    .S(basesoc_sdram_bankmachine1_cmd_valid),
    .O(N1548)
  );
  LUT6 #(
    .INIT ( 64'h1010100010101010 ))
  \basesoc_sdram_choose_cmd_grant_FSM_FFd2-In3_SW0_SW0_G  (
    .I0(basesoc_sdram_bankmachine1_cmd_payload_is_write),
    .I1(basesoc_sdram_bankmachine1_cmd_payload_is_read),
    .I2(basesoc_sdram_choose_cmd_grant_FSM_FFd1),
    .I3(basesoc_sdram_bankmachine0_cmd_payload_is_read),
    .I4(basesoc_sdram_bankmachine0_cmd_payload_is_write),
    .I5(basesoc_sdram_bankmachine0_cmd_valid),
    .O(N2668)
  );
  MUXF7   basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce1_SW1 (
    .I0(N2669),
    .I1(N2670),
    .S(\Result<3>13 ),
    .O(N1568)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFEF65AA20 ))
  basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce1_SW1_G (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .I1(basesoc_sdram_bankmachine3_row_opened_1639),
    .I2(basesoc_sdram_bankmachine3_cmd_buffer_valid_n_1341),
    .I3(\n0585<3>1 ),
    .I4(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_do_read1_rstpot),
    .I5(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[3]),
    .O(N2670)
  );
  MUXF7   basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce1_SW3 (
    .I0(N2671),
    .I1(N2672),
    .S(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .O(N1571)
  );
  MUXF7   basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce1_SW5 (
    .I0(N2673),
    .I1(N2674),
    .S(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .O(N1574)
  );
  MUXF7   basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce1_SW7 (
    .I0(N2675),
    .I1(N2676),
    .S(N1443),
    .O(N1577)
  );
  LUT6 #(
    .INIT ( 64'h5555955555555555 ))
  basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce1_SW7_F (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[2]),
    .I1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .I2(basesoc_sdram_bankmachine3_cmd_buffer_valid_n_1341),
    .I3(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[1]),
    .I4(basesoc_sdram_bankmachine3_row_opened_1639),
    .I5(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[0]),
    .O(N2675)
  );
  LUT6 #(
    .INIT ( 64'hCC9C9C9C9C9C9C9C ))
  basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce1_SW7_G (
    .I0(basesoc_sdram_bankmachine3_row_opened_1639),
    .I1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[2]),
    .I2(basesoc_sdram_bankmachine3_cmd_buffer_valid_n_1341),
    .I3(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[0]),
    .I4(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[1]),
    .I5(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .O(N2676)
  );
  MUXF7   Mmux_basesoc_picorv32_mem_ready11_SW37 (
    .I0(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .I1(N2678),
    .S(sys_rst_INV_439_o1),
    .O(N1642)
  );
  LUT6 #(
    .INIT ( 64'hBE28AA0000000000 ))
  Mmux_basesoc_picorv32_mem_ready11_SW37_G (
    .I0(\picorv32/mem_state [1]),
    .I1(basesoc_grant_1650),
    .I2(\picorv32/mem_instr_432 ),
    .I3(\picorv32/mem_state [0]),
    .I4(\picorv32/mem_valid ),
    .I5(\picorv32/mem_do_rinst ),
    .O(N2678)
  );
  LUT6 #(
    .INIT ( 64'hD00DDDDDDFFDDDDD ))
  Mmux_basesoc_picorv32_mem_ready11_SW39_F (
    .I0(\picorv32/mem_rdata_q [26]),
    .I1(\picorv32/mem_rdata_q [27]),
    .I2(basesoc_grant_1650),
    .I3(\picorv32/mem_instr_432 ),
    .I4(\picorv32/mem_valid ),
    .I5(basesoc_done_mmx_out2),
    .O(N2679)
  );
  LUT5 #(
    .INIT ( 32'hFFFF28FF ))
  Mmux_basesoc_picorv32_mem_ready11_SW39_G (
    .I0(\picorv32/mem_valid ),
    .I1(\picorv32/mem_instr_432 ),
    .I2(basesoc_grant_1650),
    .I3(\picorv32/mem_rdata_q [26]),
    .I4(\picorv32/mem_rdata_q [27]),
    .O(N2680)
  );
  LUT6 #(
    .INIT ( 64'hFFFF7F77F7FF7777 ))
  Mmux_basesoc_sdram_bankmachine1_cmd_ready11_SW8_G (
    .I0(basesoc_sdram_bankmachine1_row_opened_1635),
    .I1(_n4169),
    .I2(basesoc_sdram_choose_cmd_grant_FSM_FFd1),
    .I3(basesoc_sdram_choose_cmd_grant_FSM_FFd2),
    .I4(N1321),
    .I5(N1316),
    .O(N2690)
  );
  LUT6 #(
    .INIT ( 64'hFFFFF7777FFF7777 ))
  Mmux_basesoc_sdram_bankmachine3_cmd_ready11_SW8_G (
    .I0(basesoc_sdram_bankmachine3_row_opened_1639),
    .I1(_n4222),
    .I2(basesoc_sdram_choose_cmd_grant_FSM_FFd1),
    .I3(basesoc_sdram_choose_cmd_grant_FSM_FFd2),
    .I4(N1318),
    .I5(N1316),
    .O(N2692)
  );
  LUT6 #(
    .INIT ( 64'hFFFF777FFFF77777 ))
  Mmux_basesoc_sdram_bankmachine0_cmd_ready11_SW8_G (
    .I0(basesoc_sdram_bankmachine0_row_opened_1633),
    .I1(_n4085),
    .I2(basesoc_sdram_choose_cmd_grant_FSM_FFd1),
    .I3(basesoc_sdram_choose_cmd_grant_FSM_FFd2),
    .I4(N1315),
    .I5(N1316),
    .O(N2694)
  );
  LUT6 #(
    .INIT ( 64'hFFFF77F7FF7F7777 ))
  Mmux_basesoc_sdram_bankmachine2_cmd_ready11_SW8_G (
    .I0(basesoc_sdram_bankmachine2_row_opened_1637),
    .I1(_n4155),
    .I2(basesoc_sdram_choose_cmd_grant_FSM_FFd1),
    .I3(basesoc_sdram_choose_cmd_grant_FSM_FFd2),
    .I4(N1324),
    .I5(N1316),
    .O(N2696)
  );
  MUXF7   Mmux_basesoc_sdram_bankmachine1_cmd_ready11_SW7_SW0 (
    .I0(basesoc_sdram_tccdcon_ready),
    .I1(N2698),
    .S(basesoc_sdram_bankmachine1_row_hit),
    .O(N1674)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFDFFFFF ))
  Mmux_basesoc_sdram_bankmachine1_cmd_ready11_SW7_SW0_G (
    .I0(basesoc_sdram_bankmachine1_row_opened_1635),
    .I1(basesoc_sdram_cmd_valid1_FRB_2059),
    .I2(_n4169),
    .I3(basesoc_sdram_choose_cmd_grant_FSM_FFd1),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd2),
    .I5(N1316),
    .O(N2698)
  );
  MUXF7   Mmux_basesoc_sdram_bankmachine3_cmd_ready11_SW7_SW0 (
    .I0(basesoc_sdram_tccdcon_ready),
    .I1(N2700),
    .S(basesoc_sdram_bankmachine3_row_hit),
    .O(N1677)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFDFFFFFFF ))
  Mmux_basesoc_sdram_bankmachine3_cmd_ready11_SW7_SW0_G (
    .I0(basesoc_sdram_bankmachine3_row_opened_1639),
    .I1(basesoc_sdram_cmd_valid1_FRB_2059),
    .I2(_n4222),
    .I3(basesoc_sdram_choose_cmd_grant_FSM_FFd1),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd2),
    .I5(N1316),
    .O(N2700)
  );
  MUXF7   Mmux_basesoc_sdram_bankmachine0_cmd_ready11_SW7_SW0 (
    .I0(basesoc_sdram_tccdcon_ready),
    .I1(N2702),
    .S(basesoc_sdram_bankmachine0_row_hit),
    .O(N1680)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFDF ))
  Mmux_basesoc_sdram_bankmachine0_cmd_ready11_SW7_SW0_G (
    .I0(basesoc_sdram_bankmachine0_row_opened_1633),
    .I1(basesoc_sdram_cmd_valid1_FRB_2059),
    .I2(_n4085),
    .I3(basesoc_sdram_choose_cmd_grant_FSM_FFd1),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd2),
    .I5(N1316),
    .O(N2702)
  );
  MUXF7   Mmux_basesoc_sdram_bankmachine2_cmd_ready11_SW7_SW0 (
    .I0(basesoc_sdram_tccdcon_ready),
    .I1(N2704),
    .S(basesoc_sdram_bankmachine2_row_hit),
    .O(N1683)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFBFFF ))
  Mmux_basesoc_sdram_bankmachine2_cmd_ready11_SW7_SW0_G (
    .I0(basesoc_sdram_cmd_valid1_FRB_2059),
    .I1(_n4155),
    .I2(basesoc_sdram_bankmachine2_row_opened_1637),
    .I3(basesoc_sdram_choose_cmd_grant_FSM_FFd1),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd2),
    .I5(N1316),
    .O(N2704)
  );
  MUXF7   \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<9>1_SW1  (
    .I0(N2705),
    .I1(N2706),
    .S(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<9>3_8578 ),
    .O(N1733)
  );
  LUT6 #(
    .INIT ( 64'h88888888F8888888 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<9>1_SW1_F  (
    .I0(\picorv32/is_lui_auipc_jal_6647 ),
    .I1(\picorv32/reg_pc [9]),
    .I2(\picorv32/cpu_state_FSM_FFd3 ),
    .I3(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<9>2_8577 ),
    .I4(\picorv32/GND_2_o_reg_sh[4]_LessThan_502_o ),
    .I5(\picorv32/GND_2_o_GND_2_o_equal_501_o ),
    .O(N2705)
  );
  LUT6 #(
    .INIT ( 64'hFFFF404440444044 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<9>1_SW1_G  (
    .I0(\picorv32/GND_2_o_GND_2_o_equal_501_o ),
    .I1(\picorv32/cpu_state_FSM_FFd3 ),
    .I2(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<9>2_8577 ),
    .I3(\picorv32/GND_2_o_reg_sh[4]_LessThan_502_o ),
    .I4(\picorv32/is_lui_auipc_jal_6647 ),
    .I5(\picorv32/reg_pc [9]),
    .O(N2706)
  );
  MUXF7   \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<8>1_SW1  (
    .I0(N2707),
    .I1(N2708),
    .S(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<8>3_8581 ),
    .O(N1736)
  );
  LUT6 #(
    .INIT ( 64'h88888888F8888888 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<8>1_SW1_F  (
    .I0(\picorv32/is_lui_auipc_jal_6647 ),
    .I1(\picorv32/reg_pc [8]),
    .I2(\picorv32/cpu_state_FSM_FFd3 ),
    .I3(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<8>2_8580 ),
    .I4(\picorv32/GND_2_o_reg_sh[4]_LessThan_502_o ),
    .I5(\picorv32/GND_2_o_GND_2_o_equal_501_o ),
    .O(N2707)
  );
  LUT6 #(
    .INIT ( 64'hFFFF404440444044 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<8>1_SW1_G  (
    .I0(\picorv32/GND_2_o_GND_2_o_equal_501_o ),
    .I1(\picorv32/cpu_state_FSM_FFd3 ),
    .I2(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<8>2_8580 ),
    .I3(\picorv32/GND_2_o_reg_sh[4]_LessThan_502_o ),
    .I4(\picorv32/is_lui_auipc_jal_6647 ),
    .I5(\picorv32/reg_pc [8]),
    .O(N2708)
  );
  MUXF7   \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<7>1_SW1  (
    .I0(N2709),
    .I1(N2710),
    .S(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<7>3_8584 ),
    .O(N1739)
  );
  LUT6 #(
    .INIT ( 64'h88888888F8888888 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<7>1_SW1_F  (
    .I0(\picorv32/is_lui_auipc_jal_6647 ),
    .I1(\picorv32/reg_pc [7]),
    .I2(\picorv32/cpu_state_FSM_FFd3 ),
    .I3(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<7>2_8583 ),
    .I4(\picorv32/GND_2_o_reg_sh[4]_LessThan_502_o ),
    .I5(\picorv32/GND_2_o_GND_2_o_equal_501_o ),
    .O(N2709)
  );
  LUT6 #(
    .INIT ( 64'hFFFF404440444044 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<7>1_SW1_G  (
    .I0(\picorv32/GND_2_o_GND_2_o_equal_501_o ),
    .I1(\picorv32/cpu_state_FSM_FFd3 ),
    .I2(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<7>2_8583 ),
    .I3(\picorv32/GND_2_o_reg_sh[4]_LessThan_502_o ),
    .I4(\picorv32/is_lui_auipc_jal_6647 ),
    .I5(\picorv32/reg_pc [7]),
    .O(N2710)
  );
  MUXF7   \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<6>1_SW1  (
    .I0(N2711),
    .I1(N2712),
    .S(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<6>3_8587 ),
    .O(N1742)
  );
  LUT6 #(
    .INIT ( 64'h88888888F8888888 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<6>1_SW1_F  (
    .I0(\picorv32/is_lui_auipc_jal_6647 ),
    .I1(\picorv32/reg_pc [6]),
    .I2(\picorv32/cpu_state_FSM_FFd3 ),
    .I3(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<6>2_8586 ),
    .I4(\picorv32/GND_2_o_reg_sh[4]_LessThan_502_o ),
    .I5(\picorv32/GND_2_o_GND_2_o_equal_501_o ),
    .O(N2711)
  );
  LUT6 #(
    .INIT ( 64'hFFFF404440444044 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<6>1_SW1_G  (
    .I0(\picorv32/GND_2_o_GND_2_o_equal_501_o ),
    .I1(\picorv32/cpu_state_FSM_FFd3 ),
    .I2(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<6>2_8586 ),
    .I3(\picorv32/GND_2_o_reg_sh[4]_LessThan_502_o ),
    .I4(\picorv32/is_lui_auipc_jal_6647 ),
    .I5(\picorv32/reg_pc [6]),
    .O(N2712)
  );
  MUXF7   \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<5>1_SW1  (
    .I0(N2713),
    .I1(N2714),
    .S(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<5>3_8590 ),
    .O(N1745)
  );
  LUT6 #(
    .INIT ( 64'h88888888F8888888 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<5>1_SW1_F  (
    .I0(\picorv32/is_lui_auipc_jal_6647 ),
    .I1(\picorv32/reg_pc [5]),
    .I2(\picorv32/cpu_state_FSM_FFd3 ),
    .I3(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<5>2_8589 ),
    .I4(\picorv32/GND_2_o_reg_sh[4]_LessThan_502_o ),
    .I5(\picorv32/GND_2_o_GND_2_o_equal_501_o ),
    .O(N2713)
  );
  LUT6 #(
    .INIT ( 64'hFFFF404440444044 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<5>1_SW1_G  (
    .I0(\picorv32/GND_2_o_GND_2_o_equal_501_o ),
    .I1(\picorv32/cpu_state_FSM_FFd3 ),
    .I2(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<5>2_8589 ),
    .I3(\picorv32/GND_2_o_reg_sh[4]_LessThan_502_o ),
    .I4(\picorv32/is_lui_auipc_jal_6647 ),
    .I5(\picorv32/reg_pc [5]),
    .O(N2714)
  );
  MUXF7   \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<4>1_SW1  (
    .I0(N2715),
    .I1(N2716),
    .S(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<4>3_8593 ),
    .O(N1748)
  );
  LUT6 #(
    .INIT ( 64'h88888888F8888888 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<4>1_SW1_F  (
    .I0(\picorv32/is_lui_auipc_jal_6647 ),
    .I1(\picorv32/reg_pc [4]),
    .I2(\picorv32/cpu_state_FSM_FFd3 ),
    .I3(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<4>2_8592 ),
    .I4(\picorv32/GND_2_o_reg_sh[4]_LessThan_502_o ),
    .I5(\picorv32/GND_2_o_GND_2_o_equal_501_o ),
    .O(N2715)
  );
  LUT6 #(
    .INIT ( 64'hFFFF404440444044 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<4>1_SW1_G  (
    .I0(\picorv32/GND_2_o_GND_2_o_equal_501_o ),
    .I1(\picorv32/cpu_state_FSM_FFd3 ),
    .I2(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<4>2_8592 ),
    .I3(\picorv32/GND_2_o_reg_sh[4]_LessThan_502_o ),
    .I4(\picorv32/is_lui_auipc_jal_6647 ),
    .I5(\picorv32/reg_pc [4]),
    .O(N2716)
  );
  MUXF7   \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<27>1_SW1  (
    .I0(N2717),
    .I1(N2718),
    .S(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<27>3_8600 ),
    .O(N1751)
  );
  LUT6 #(
    .INIT ( 64'h88888888F8888888 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<27>1_SW1_F  (
    .I0(\picorv32/is_lui_auipc_jal_6647 ),
    .I1(\picorv32/reg_pc [27]),
    .I2(\picorv32/cpu_state_FSM_FFd3 ),
    .I3(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<27>2_8599 ),
    .I4(\picorv32/GND_2_o_reg_sh[4]_LessThan_502_o ),
    .I5(\picorv32/GND_2_o_GND_2_o_equal_501_o ),
    .O(N2717)
  );
  LUT6 #(
    .INIT ( 64'hFFFF404440444044 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<27>1_SW1_G  (
    .I0(\picorv32/GND_2_o_GND_2_o_equal_501_o ),
    .I1(\picorv32/cpu_state_FSM_FFd3 ),
    .I2(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<27>2_8599 ),
    .I3(\picorv32/GND_2_o_reg_sh[4]_LessThan_502_o ),
    .I4(\picorv32/is_lui_auipc_jal_6647 ),
    .I5(\picorv32/reg_pc [27]),
    .O(N2718)
  );
  MUXF7   \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<26>1_SW1  (
    .I0(N2719),
    .I1(N2720),
    .S(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<26>3_8603 ),
    .O(N1754)
  );
  LUT6 #(
    .INIT ( 64'h88888888F8888888 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<26>1_SW1_F  (
    .I0(\picorv32/is_lui_auipc_jal_6647 ),
    .I1(\picorv32/reg_pc [26]),
    .I2(\picorv32/cpu_state_FSM_FFd3 ),
    .I3(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<26>2_8602 ),
    .I4(\picorv32/GND_2_o_reg_sh[4]_LessThan_502_o ),
    .I5(\picorv32/GND_2_o_GND_2_o_equal_501_o ),
    .O(N2719)
  );
  LUT6 #(
    .INIT ( 64'hFFFF404440444044 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<26>1_SW1_G  (
    .I0(\picorv32/GND_2_o_GND_2_o_equal_501_o ),
    .I1(\picorv32/cpu_state_FSM_FFd3 ),
    .I2(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<26>2_8602 ),
    .I3(\picorv32/GND_2_o_reg_sh[4]_LessThan_502_o ),
    .I4(\picorv32/is_lui_auipc_jal_6647 ),
    .I5(\picorv32/reg_pc [26]),
    .O(N2720)
  );
  MUXF7   \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<25>1_SW1  (
    .I0(N2721),
    .I1(N2722),
    .S(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<25>3_8606 ),
    .O(N1757)
  );
  LUT6 #(
    .INIT ( 64'h88888888F8888888 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<25>1_SW1_F  (
    .I0(\picorv32/is_lui_auipc_jal_6647 ),
    .I1(\picorv32/reg_pc [25]),
    .I2(\picorv32/cpu_state_FSM_FFd3 ),
    .I3(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<25>2_8605 ),
    .I4(\picorv32/GND_2_o_reg_sh[4]_LessThan_502_o ),
    .I5(\picorv32/GND_2_o_GND_2_o_equal_501_o ),
    .O(N2721)
  );
  LUT6 #(
    .INIT ( 64'hFFFF404440444044 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<25>1_SW1_G  (
    .I0(\picorv32/GND_2_o_GND_2_o_equal_501_o ),
    .I1(\picorv32/cpu_state_FSM_FFd3 ),
    .I2(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<25>2_8605 ),
    .I3(\picorv32/GND_2_o_reg_sh[4]_LessThan_502_o ),
    .I4(\picorv32/is_lui_auipc_jal_6647 ),
    .I5(\picorv32/reg_pc [25]),
    .O(N2722)
  );
  MUXF7   \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<24>1_SW1  (
    .I0(N2723),
    .I1(N2724),
    .S(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<24>3_8609 ),
    .O(N1760)
  );
  LUT6 #(
    .INIT ( 64'h88888888F8888888 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<24>1_SW1_F  (
    .I0(\picorv32/is_lui_auipc_jal_6647 ),
    .I1(\picorv32/reg_pc [24]),
    .I2(\picorv32/cpu_state_FSM_FFd3 ),
    .I3(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<24>2_8608 ),
    .I4(\picorv32/GND_2_o_reg_sh[4]_LessThan_502_o ),
    .I5(\picorv32/GND_2_o_GND_2_o_equal_501_o ),
    .O(N2723)
  );
  LUT6 #(
    .INIT ( 64'hFFFF404440444044 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<24>1_SW1_G  (
    .I0(\picorv32/GND_2_o_GND_2_o_equal_501_o ),
    .I1(\picorv32/cpu_state_FSM_FFd3 ),
    .I2(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<24>2_8608 ),
    .I3(\picorv32/GND_2_o_reg_sh[4]_LessThan_502_o ),
    .I4(\picorv32/is_lui_auipc_jal_6647 ),
    .I5(\picorv32/reg_pc [24]),
    .O(N2724)
  );
  MUXF7   \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<23>1_SW1  (
    .I0(N2725),
    .I1(N2726),
    .S(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<23>3_8612 ),
    .O(N1763)
  );
  LUT6 #(
    .INIT ( 64'h88888888F8888888 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<23>1_SW1_F  (
    .I0(\picorv32/is_lui_auipc_jal_6647 ),
    .I1(\picorv32/reg_pc [23]),
    .I2(\picorv32/cpu_state_FSM_FFd3 ),
    .I3(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<23>2_8611 ),
    .I4(\picorv32/GND_2_o_reg_sh[4]_LessThan_502_o ),
    .I5(\picorv32/GND_2_o_GND_2_o_equal_501_o ),
    .O(N2725)
  );
  LUT6 #(
    .INIT ( 64'hFFFF404440444044 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<23>1_SW1_G  (
    .I0(\picorv32/GND_2_o_GND_2_o_equal_501_o ),
    .I1(\picorv32/cpu_state_FSM_FFd3 ),
    .I2(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<23>2_8611 ),
    .I3(\picorv32/GND_2_o_reg_sh[4]_LessThan_502_o ),
    .I4(\picorv32/is_lui_auipc_jal_6647 ),
    .I5(\picorv32/reg_pc [23]),
    .O(N2726)
  );
  MUXF7   \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<22>1_SW1  (
    .I0(N2727),
    .I1(N2728),
    .S(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<22>3_8615 ),
    .O(N1766)
  );
  LUT6 #(
    .INIT ( 64'h88888888F8888888 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<22>1_SW1_F  (
    .I0(\picorv32/is_lui_auipc_jal_6647 ),
    .I1(\picorv32/reg_pc [22]),
    .I2(\picorv32/cpu_state_FSM_FFd3 ),
    .I3(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<22>2_8614 ),
    .I4(\picorv32/GND_2_o_reg_sh[4]_LessThan_502_o ),
    .I5(\picorv32/GND_2_o_GND_2_o_equal_501_o ),
    .O(N2727)
  );
  LUT6 #(
    .INIT ( 64'hFFFF404440444044 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<22>1_SW1_G  (
    .I0(\picorv32/GND_2_o_GND_2_o_equal_501_o ),
    .I1(\picorv32/cpu_state_FSM_FFd3 ),
    .I2(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<22>2_8614 ),
    .I3(\picorv32/GND_2_o_reg_sh[4]_LessThan_502_o ),
    .I4(\picorv32/is_lui_auipc_jal_6647 ),
    .I5(\picorv32/reg_pc [22]),
    .O(N2728)
  );
  MUXF7   \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<21>1_SW1  (
    .I0(N2729),
    .I1(N2730),
    .S(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<21>3_8618 ),
    .O(N1769)
  );
  LUT6 #(
    .INIT ( 64'h88888888F8888888 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<21>1_SW1_F  (
    .I0(\picorv32/is_lui_auipc_jal_6647 ),
    .I1(\picorv32/reg_pc [21]),
    .I2(\picorv32/cpu_state_FSM_FFd3 ),
    .I3(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<21>2_8617 ),
    .I4(\picorv32/GND_2_o_reg_sh[4]_LessThan_502_o ),
    .I5(\picorv32/GND_2_o_GND_2_o_equal_501_o ),
    .O(N2729)
  );
  LUT6 #(
    .INIT ( 64'hFFFF404440444044 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<21>1_SW1_G  (
    .I0(\picorv32/GND_2_o_GND_2_o_equal_501_o ),
    .I1(\picorv32/cpu_state_FSM_FFd3 ),
    .I2(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<21>2_8617 ),
    .I3(\picorv32/GND_2_o_reg_sh[4]_LessThan_502_o ),
    .I4(\picorv32/is_lui_auipc_jal_6647 ),
    .I5(\picorv32/reg_pc [21]),
    .O(N2730)
  );
  MUXF7   \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<20>1_SW1  (
    .I0(N2731),
    .I1(N2732),
    .S(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<20>3_8621 ),
    .O(N1772)
  );
  LUT6 #(
    .INIT ( 64'h88888888F8888888 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<20>1_SW1_F  (
    .I0(\picorv32/is_lui_auipc_jal_6647 ),
    .I1(\picorv32/reg_pc [20]),
    .I2(\picorv32/cpu_state_FSM_FFd3 ),
    .I3(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<20>2_8620 ),
    .I4(\picorv32/GND_2_o_reg_sh[4]_LessThan_502_o ),
    .I5(\picorv32/GND_2_o_GND_2_o_equal_501_o ),
    .O(N2731)
  );
  LUT6 #(
    .INIT ( 64'hFFFF404440444044 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<20>1_SW1_G  (
    .I0(\picorv32/GND_2_o_GND_2_o_equal_501_o ),
    .I1(\picorv32/cpu_state_FSM_FFd3 ),
    .I2(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<20>2_8620 ),
    .I3(\picorv32/GND_2_o_reg_sh[4]_LessThan_502_o ),
    .I4(\picorv32/is_lui_auipc_jal_6647 ),
    .I5(\picorv32/reg_pc [20]),
    .O(N2732)
  );
  MUXF7   \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<19>1_SW1  (
    .I0(N2733),
    .I1(N2734),
    .S(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<19>3_8626 ),
    .O(N1775)
  );
  LUT6 #(
    .INIT ( 64'h88888888F8888888 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<19>1_SW1_F  (
    .I0(\picorv32/is_lui_auipc_jal_6647 ),
    .I1(\picorv32/reg_pc [19]),
    .I2(\picorv32/cpu_state_FSM_FFd3 ),
    .I3(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<19>2_8625 ),
    .I4(\picorv32/GND_2_o_reg_sh[4]_LessThan_502_o ),
    .I5(\picorv32/GND_2_o_GND_2_o_equal_501_o ),
    .O(N2733)
  );
  LUT6 #(
    .INIT ( 64'hFFFF404440444044 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<19>1_SW1_G  (
    .I0(\picorv32/GND_2_o_GND_2_o_equal_501_o ),
    .I1(\picorv32/cpu_state_FSM_FFd3 ),
    .I2(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<19>2_8625 ),
    .I3(\picorv32/GND_2_o_reg_sh[4]_LessThan_502_o ),
    .I4(\picorv32/is_lui_auipc_jal_6647 ),
    .I5(\picorv32/reg_pc [19]),
    .O(N2734)
  );
  MUXF7   \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<18>1_SW1  (
    .I0(N2735),
    .I1(N2736),
    .S(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<18>3_8629 ),
    .O(N1778)
  );
  LUT6 #(
    .INIT ( 64'h88888888F8888888 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<18>1_SW1_F  (
    .I0(\picorv32/is_lui_auipc_jal_6647 ),
    .I1(\picorv32/reg_pc [18]),
    .I2(\picorv32/cpu_state_FSM_FFd3 ),
    .I3(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<18>2_8628 ),
    .I4(\picorv32/GND_2_o_reg_sh[4]_LessThan_502_o ),
    .I5(\picorv32/GND_2_o_GND_2_o_equal_501_o ),
    .O(N2735)
  );
  LUT6 #(
    .INIT ( 64'hFFFF404440444044 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<18>1_SW1_G  (
    .I0(\picorv32/GND_2_o_GND_2_o_equal_501_o ),
    .I1(\picorv32/cpu_state_FSM_FFd3 ),
    .I2(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<18>2_8628 ),
    .I3(\picorv32/GND_2_o_reg_sh[4]_LessThan_502_o ),
    .I4(\picorv32/is_lui_auipc_jal_6647 ),
    .I5(\picorv32/reg_pc [18]),
    .O(N2736)
  );
  MUXF7   \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<17>1_SW1  (
    .I0(N2737),
    .I1(N2738),
    .S(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<17>3_8632 ),
    .O(N1781)
  );
  LUT6 #(
    .INIT ( 64'h88888888F8888888 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<17>1_SW1_F  (
    .I0(\picorv32/is_lui_auipc_jal_6647 ),
    .I1(\picorv32/reg_pc [17]),
    .I2(\picorv32/cpu_state_FSM_FFd3 ),
    .I3(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<17>2_8631 ),
    .I4(\picorv32/GND_2_o_reg_sh[4]_LessThan_502_o ),
    .I5(\picorv32/GND_2_o_GND_2_o_equal_501_o ),
    .O(N2737)
  );
  LUT6 #(
    .INIT ( 64'hFFFF404440444044 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<17>1_SW1_G  (
    .I0(\picorv32/GND_2_o_GND_2_o_equal_501_o ),
    .I1(\picorv32/cpu_state_FSM_FFd3 ),
    .I2(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<17>2_8631 ),
    .I3(\picorv32/GND_2_o_reg_sh[4]_LessThan_502_o ),
    .I4(\picorv32/is_lui_auipc_jal_6647 ),
    .I5(\picorv32/reg_pc [17]),
    .O(N2738)
  );
  MUXF7   \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<16>1_SW1  (
    .I0(N2739),
    .I1(N2740),
    .S(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<16>3_8635 ),
    .O(N1784)
  );
  LUT6 #(
    .INIT ( 64'h88888888F8888888 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<16>1_SW1_F  (
    .I0(\picorv32/is_lui_auipc_jal_6647 ),
    .I1(\picorv32/reg_pc [16]),
    .I2(\picorv32/cpu_state_FSM_FFd3 ),
    .I3(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<16>2_8634 ),
    .I4(\picorv32/GND_2_o_reg_sh[4]_LessThan_502_o ),
    .I5(\picorv32/GND_2_o_GND_2_o_equal_501_o ),
    .O(N2739)
  );
  LUT6 #(
    .INIT ( 64'hFFFF404440444044 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<16>1_SW1_G  (
    .I0(\picorv32/GND_2_o_GND_2_o_equal_501_o ),
    .I1(\picorv32/cpu_state_FSM_FFd3 ),
    .I2(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<16>2_8634 ),
    .I3(\picorv32/GND_2_o_reg_sh[4]_LessThan_502_o ),
    .I4(\picorv32/is_lui_auipc_jal_6647 ),
    .I5(\picorv32/reg_pc [16]),
    .O(N2740)
  );
  MUXF7   \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<15>1_SW1  (
    .I0(N2741),
    .I1(N2742),
    .S(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<15>3_8638 ),
    .O(N1787)
  );
  LUT6 #(
    .INIT ( 64'h88888888F8888888 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<15>1_SW1_F  (
    .I0(\picorv32/is_lui_auipc_jal_6647 ),
    .I1(\picorv32/reg_pc [15]),
    .I2(\picorv32/cpu_state_FSM_FFd3 ),
    .I3(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<15>2_8637 ),
    .I4(\picorv32/GND_2_o_reg_sh[4]_LessThan_502_o ),
    .I5(\picorv32/GND_2_o_GND_2_o_equal_501_o ),
    .O(N2741)
  );
  LUT6 #(
    .INIT ( 64'hFFFF404440444044 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<15>1_SW1_G  (
    .I0(\picorv32/GND_2_o_GND_2_o_equal_501_o ),
    .I1(\picorv32/cpu_state_FSM_FFd3 ),
    .I2(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<15>2_8637 ),
    .I3(\picorv32/GND_2_o_reg_sh[4]_LessThan_502_o ),
    .I4(\picorv32/is_lui_auipc_jal_6647 ),
    .I5(\picorv32/reg_pc [15]),
    .O(N2742)
  );
  MUXF7   \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<14>1_SW1  (
    .I0(N2743),
    .I1(N2744),
    .S(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<14>3_8641 ),
    .O(N1790)
  );
  LUT6 #(
    .INIT ( 64'h88888888F8888888 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<14>1_SW1_F  (
    .I0(\picorv32/is_lui_auipc_jal_6647 ),
    .I1(\picorv32/reg_pc [14]),
    .I2(\picorv32/cpu_state_FSM_FFd3 ),
    .I3(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<14>2_8640 ),
    .I4(\picorv32/GND_2_o_reg_sh[4]_LessThan_502_o ),
    .I5(\picorv32/GND_2_o_GND_2_o_equal_501_o ),
    .O(N2743)
  );
  LUT6 #(
    .INIT ( 64'hFFFF404440444044 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<14>1_SW1_G  (
    .I0(\picorv32/GND_2_o_GND_2_o_equal_501_o ),
    .I1(\picorv32/cpu_state_FSM_FFd3 ),
    .I2(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<14>2_8640 ),
    .I3(\picorv32/GND_2_o_reg_sh[4]_LessThan_502_o ),
    .I4(\picorv32/is_lui_auipc_jal_6647 ),
    .I5(\picorv32/reg_pc [14]),
    .O(N2744)
  );
  MUXF7   \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<13>1_SW1  (
    .I0(N2745),
    .I1(N2746),
    .S(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<13>3_8644 ),
    .O(N1793)
  );
  LUT6 #(
    .INIT ( 64'h88888888F8888888 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<13>1_SW1_F  (
    .I0(\picorv32/is_lui_auipc_jal_6647 ),
    .I1(\picorv32/reg_pc [13]),
    .I2(\picorv32/cpu_state_FSM_FFd3 ),
    .I3(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<13>2_8643 ),
    .I4(\picorv32/GND_2_o_reg_sh[4]_LessThan_502_o ),
    .I5(\picorv32/GND_2_o_GND_2_o_equal_501_o ),
    .O(N2745)
  );
  LUT6 #(
    .INIT ( 64'hFFFF404440444044 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<13>1_SW1_G  (
    .I0(\picorv32/GND_2_o_GND_2_o_equal_501_o ),
    .I1(\picorv32/cpu_state_FSM_FFd3 ),
    .I2(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<13>2_8643 ),
    .I3(\picorv32/GND_2_o_reg_sh[4]_LessThan_502_o ),
    .I4(\picorv32/is_lui_auipc_jal_6647 ),
    .I5(\picorv32/reg_pc [13]),
    .O(N2746)
  );
  MUXF7   \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<12>1_SW1  (
    .I0(N2747),
    .I1(N2748),
    .S(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<12>3_8647 ),
    .O(N1796)
  );
  LUT6 #(
    .INIT ( 64'h88888888F8888888 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<12>1_SW1_F  (
    .I0(\picorv32/is_lui_auipc_jal_6647 ),
    .I1(\picorv32/reg_pc [12]),
    .I2(\picorv32/cpu_state_FSM_FFd3 ),
    .I3(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<12>2_8646 ),
    .I4(\picorv32/GND_2_o_reg_sh[4]_LessThan_502_o ),
    .I5(\picorv32/GND_2_o_GND_2_o_equal_501_o ),
    .O(N2747)
  );
  LUT6 #(
    .INIT ( 64'hFFFF404440444044 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<12>1_SW1_G  (
    .I0(\picorv32/GND_2_o_GND_2_o_equal_501_o ),
    .I1(\picorv32/cpu_state_FSM_FFd3 ),
    .I2(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<12>2_8646 ),
    .I3(\picorv32/GND_2_o_reg_sh[4]_LessThan_502_o ),
    .I4(\picorv32/is_lui_auipc_jal_6647 ),
    .I5(\picorv32/reg_pc [12]),
    .O(N2748)
  );
  MUXF7   \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<11>1_SW1  (
    .I0(N2749),
    .I1(N2750),
    .S(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<11>3_8650 ),
    .O(N1799)
  );
  LUT6 #(
    .INIT ( 64'h88888888F8888888 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<11>1_SW1_F  (
    .I0(\picorv32/is_lui_auipc_jal_6647 ),
    .I1(\picorv32/reg_pc [11]),
    .I2(\picorv32/cpu_state_FSM_FFd3 ),
    .I3(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<11>2_8649 ),
    .I4(\picorv32/GND_2_o_reg_sh[4]_LessThan_502_o ),
    .I5(\picorv32/GND_2_o_GND_2_o_equal_501_o ),
    .O(N2749)
  );
  LUT6 #(
    .INIT ( 64'hFFFF404440444044 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<11>1_SW1_G  (
    .I0(\picorv32/GND_2_o_GND_2_o_equal_501_o ),
    .I1(\picorv32/cpu_state_FSM_FFd3 ),
    .I2(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<11>2_8649 ),
    .I3(\picorv32/GND_2_o_reg_sh[4]_LessThan_502_o ),
    .I4(\picorv32/is_lui_auipc_jal_6647 ),
    .I5(\picorv32/reg_pc [11]),
    .O(N2750)
  );
  MUXF7   \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<10>2_SW1  (
    .I0(N2751),
    .I1(N2752),
    .S(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<10>5_8653 ),
    .O(N1802)
  );
  LUT6 #(
    .INIT ( 64'h88888888F8888888 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<10>2_SW1_F  (
    .I0(\picorv32/is_lui_auipc_jal_6647 ),
    .I1(\picorv32/reg_pc [10]),
    .I2(\picorv32/cpu_state_FSM_FFd3 ),
    .I3(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<10>4_8652 ),
    .I4(\picorv32/GND_2_o_reg_sh[4]_LessThan_502_o ),
    .I5(\picorv32/GND_2_o_GND_2_o_equal_501_o ),
    .O(N2751)
  );
  LUT6 #(
    .INIT ( 64'hFFFF404440444044 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<10>2_SW1_G  (
    .I0(\picorv32/GND_2_o_GND_2_o_equal_501_o ),
    .I1(\picorv32/cpu_state_FSM_FFd3 ),
    .I2(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<10>4_8652 ),
    .I3(\picorv32/GND_2_o_reg_sh[4]_LessThan_502_o ),
    .I4(\picorv32/is_lui_auipc_jal_6647 ),
    .I5(\picorv32/reg_pc [10]),
    .O(N2752)
  );
  MUXF7   \picorv32/cpu_state[7]_mem_do_rinst_Select_556_o8_SW0  (
    .I0(N2753),
    .I1(N2754),
    .S(\picorv32/mem_do_rinst_BRB0_10055 ),
    .O(N2239)
  );
  LUT4 #(
    .INIT ( 16'hEC00 ))
  \picorv32/cpu_state[7]_mem_do_rinst_Select_556_o8_SW0_F  (
    .I0(\picorv32/mem_do_rinst_BRB9_10059 ),
    .I1(\picorv32/mem_do_rinst_BRB10_10060 ),
    .I2(\picorv32/cpu_state_FSM_FFd5_BRB3_10045 ),
    .I3(\picorv32/cpu_state_FSM_FFd5_BRB4_10046 ),
    .O(N2753)
  );
  LUT6 #(
    .INIT ( 64'hFFEAFF00EAEA0000 ))
  \picorv32/cpu_state[7]_mem_do_rinst_Select_556_o8_SW0_G  (
    .I0(\picorv32/mem_do_rinst_BRB10_10060 ),
    .I1(\picorv32/mem_do_rinst_BRB9_10059 ),
    .I2(\picorv32/cpu_state_FSM_FFd5_BRB3_10045 ),
    .I3(\picorv32/cpu_state_FSM_FFd4_BRB4_9825 ),
    .I4(\picorv32/cpu_state_FSM_FFd5_BRB4_10046 ),
    .I5(\picorv32/cpu_state_FSM_FFd4_BRB3_9824 ),
    .O(N2754)
  );
  MUXF7   \picorv32/_n16111_SW1  (
    .I0(N2755),
    .I1(N2756),
    .S(N947),
    .O(N2342)
  );
  LUT6 #(
    .INIT ( 64'hFFFF000100010001 ))
  \picorv32/_n16111_SW1_F  (
    .I0(\picorv32/out361_FRB_5354 ),
    .I1(\picorv32/instr_timer_6423 ),
    .I2(\picorv32/instr_setq_6425 ),
    .I3(\picorv32/instr_getq_6426 ),
    .I4(\picorv32/decoded_imm [0]),
    .I5(\picorv32/PWR_10_o_PWR_10_o_OR_598_o ),
    .O(N2755)
  );
  LUT5 #(
    .INIT ( 32'hABA8FF00 ))
  \basesoc_sdram_choose_req_grant_FSM_FFd2-In41  (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd2_961),
    .I1(multiplexer_state_FSM_FFd1),
    .I2(multiplexer_state_FSM_FFd2),
    .I3(N1190),
    .I4(rhs_array_muxed6),
    .O(\basesoc_sdram_choose_req_grant_FSM_FFd2-In )
  );
  LUT5 #(
    .INIT ( 32'hFFFEAA9B ))
  \basesoc_sdram_choose_req_grant_FSM_FFd1-In1_SW0  (
    .I0(basesoc_sdram_bankmachine0_cmd_payload_is_write),
    .I1(multiplexer_state_FSM_FFd1),
    .I2(multiplexer_state_FSM_FFd3_2742),
    .I3(multiplexer_state_FSM_FFd2),
    .I4(basesoc_sdram_bankmachine0_cmd_payload_is_read),
    .O(N2757)
  );
  LUT5 #(
    .INIT ( 32'h8A8AFF8A ))
  \basesoc_sdram_choose_req_grant_FSM_FFd1-In1  (
    .I0(\basesoc_sdram_choose_req_grant_FSM_FFd1-In31 ),
    .I1(N2757),
    .I2(basesoc_sdram_bankmachine0_cmd_valid),
    .I3(\basesoc_sdram_choose_req_grant_FSM_FFd2-In41_3867 ),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd2_961),
    .O(\basesoc_sdram_choose_req_grant_FSM_FFd1-In1_8299 )
  );
  LUT4 #(
    .INIT ( 16'h0057 ))
  \picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut<31>  (
    .I0(\picorv32/reg_op2_31_6050 ),
    .I1(\picorv32/cpu_state_FSM_FFd6_6168 ),
    .I2(\picorv32/_n1717 ),
    .I3(\picorv32/cpu_state[7]_reg_op2[31]_select_585_OUT<31>1_8729 ),
    .O(\picorv32/pcpi_div/Msub_GND_4_o_unary_minus_17_OUT_lut [31])
  );
  LUT6 #(
    .INIT ( 64'hFFFF0000FFFFEAC0 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<9>4_SW0_SW0  (
    .I0(\picorv32/pcpi_div/pcpi_rd [9]),
    .I1(\picorv32/pcpi_mul/pcpi_rd [9]),
    .I2(\picorv32/pcpi_mul/pcpi_wr_6714 ),
    .I3(\picorv32/pcpi_div/pcpi_ready_6680 ),
    .I4(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<9>1_8438 ),
    .I5(\picorv32/_n1471 ),
    .O(N2759)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFAAA8 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<9>4  (
    .I0(\picorv32/cpuregs_rs1 [9]),
    .I1(\picorv32/instr_setq_6425 ),
    .I2(\picorv32/instr_retirq_6487 ),
    .I3(\picorv32/instr_getq_6426 ),
    .I4(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<9>2_8439 ),
    .I5(N2759),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<9>4_8440 )
  );
  LUT6 #(
    .INIT ( 64'hFFFF0000FFFFEAC0 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<8>4_SW0_SW0  (
    .I0(\picorv32/pcpi_div/pcpi_rd [8]),
    .I1(\picorv32/pcpi_mul/pcpi_rd [8]),
    .I2(\picorv32/pcpi_mul/pcpi_wr_6714 ),
    .I3(\picorv32/pcpi_div/pcpi_ready_6680 ),
    .I4(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<8>1_8442 ),
    .I5(\picorv32/_n1471 ),
    .O(N2761)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFAAA8 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<8>4  (
    .I0(\picorv32/cpuregs_rs1 [8]),
    .I1(\picorv32/instr_setq_6425 ),
    .I2(\picorv32/instr_retirq_6487 ),
    .I3(\picorv32/instr_getq_6426 ),
    .I4(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<8>2_8443 ),
    .I5(N2761),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<8>4_8444 )
  );
  LUT6 #(
    .INIT ( 64'hFFFF0000FFFFEAC0 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<14>4_SW0_SW0  (
    .I0(\picorv32/pcpi_div/pcpi_rd [14]),
    .I1(\picorv32/pcpi_mul/pcpi_rd [14]),
    .I2(\picorv32/pcpi_mul/pcpi_wr_6714 ),
    .I3(\picorv32/pcpi_div/pcpi_ready_6680 ),
    .I4(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<14>1_8446 ),
    .I5(\picorv32/_n1471 ),
    .O(N2763)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFAAA8 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<14>4  (
    .I0(\picorv32/cpuregs_rs1 [14]),
    .I1(\picorv32/instr_setq_6425 ),
    .I2(\picorv32/instr_retirq_6487 ),
    .I3(\picorv32/instr_getq_6426 ),
    .I4(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<14>2_8447 ),
    .I5(N2763),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<14>4_8448 )
  );
  LUT6 #(
    .INIT ( 64'hFFFF0000FFFFEAC0 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<13>4_SW0_SW0  (
    .I0(\picorv32/pcpi_div/pcpi_rd [13]),
    .I1(\picorv32/pcpi_mul/pcpi_rd [13]),
    .I2(\picorv32/pcpi_mul/pcpi_wr_6714 ),
    .I3(\picorv32/pcpi_div/pcpi_ready_6680 ),
    .I4(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<13>1_8450 ),
    .I5(\picorv32/_n1471 ),
    .O(N2765)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFAAA8 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<13>4  (
    .I0(\picorv32/cpuregs_rs1 [13]),
    .I1(\picorv32/instr_setq_6425 ),
    .I2(\picorv32/instr_retirq_6487 ),
    .I3(\picorv32/instr_getq_6426 ),
    .I4(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<13>2_8451 ),
    .I5(N2765),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<13>4_8452 )
  );
  LUT6 #(
    .INIT ( 64'hFFFF0000FFFFEAC0 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<12>4_SW0_SW0  (
    .I0(\picorv32/pcpi_div/pcpi_rd [12]),
    .I1(\picorv32/pcpi_mul/pcpi_rd [12]),
    .I2(\picorv32/pcpi_mul/pcpi_wr_6714 ),
    .I3(\picorv32/pcpi_div/pcpi_ready_6680 ),
    .I4(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<12>1_8454 ),
    .I5(\picorv32/_n1471 ),
    .O(N2767)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFAAA8 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<12>4  (
    .I0(\picorv32/cpuregs_rs1 [12]),
    .I1(\picorv32/instr_setq_6425 ),
    .I2(\picorv32/instr_retirq_6487 ),
    .I3(\picorv32/instr_getq_6426 ),
    .I4(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<12>2_8455 ),
    .I5(N2767),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<12>4_8456 )
  );
  LUT6 #(
    .INIT ( 64'hFFFF0000FFFFEAC0 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<11>4_SW0_SW0  (
    .I0(\picorv32/pcpi_div/pcpi_rd [11]),
    .I1(\picorv32/pcpi_mul/pcpi_rd [11]),
    .I2(\picorv32/pcpi_mul/pcpi_wr_6714 ),
    .I3(\picorv32/pcpi_div/pcpi_ready_6680 ),
    .I4(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<11>1_8458 ),
    .I5(\picorv32/_n1471 ),
    .O(N2769)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFAAA8 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<11>4  (
    .I0(\picorv32/cpuregs_rs1 [11]),
    .I1(\picorv32/instr_setq_6425 ),
    .I2(\picorv32/instr_retirq_6487 ),
    .I3(\picorv32/instr_getq_6426 ),
    .I4(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<11>2_8459 ),
    .I5(N2769),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<11>4_8460 )
  );
  LUT6 #(
    .INIT ( 64'hFFFF0000FFFFEAC0 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<10>4_SW0_SW0  (
    .I0(\picorv32/pcpi_div/pcpi_rd [10]),
    .I1(\picorv32/pcpi_mul/pcpi_rd [10]),
    .I2(\picorv32/pcpi_mul/pcpi_wr_6714 ),
    .I3(\picorv32/pcpi_div/pcpi_ready_6680 ),
    .I4(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<10>2_8462 ),
    .I5(\picorv32/_n1471 ),
    .O(N2771)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFAAA8 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<10>4  (
    .I0(\picorv32/cpuregs_rs1 [10]),
    .I1(\picorv32/instr_setq_6425 ),
    .I2(\picorv32/instr_retirq_6487 ),
    .I3(\picorv32/instr_getq_6426 ),
    .I4(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<10>4_8463 ),
    .I5(N2771),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<10>6 )
  );
  LUT6 #(
    .INIT ( 64'hFFFF0000FFFFEAC0 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<7>4_SW0_SW0  (
    .I0(\picorv32/pcpi_div/pcpi_rd [7]),
    .I1(\picorv32/pcpi_mul/pcpi_rd [7]),
    .I2(\picorv32/pcpi_mul/pcpi_wr_6714 ),
    .I3(\picorv32/pcpi_div/pcpi_ready_6680 ),
    .I4(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<7>1_8731 ),
    .I5(\picorv32/_n1471 ),
    .O(N2773)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFAAA8 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<7>4  (
    .I0(\picorv32/cpuregs_rs1 [7]),
    .I1(\picorv32/instr_setq_6425 ),
    .I2(\picorv32/instr_retirq_6487 ),
    .I3(\picorv32/instr_getq_6426 ),
    .I4(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<7>2_8732 ),
    .I5(N2773),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<7>4_8733 )
  );
  LUT6 #(
    .INIT ( 64'hFFFF0000FFFFEAC0 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<15>4_SW0_SW0  (
    .I0(\picorv32/pcpi_div/pcpi_rd [15]),
    .I1(\picorv32/pcpi_mul/pcpi_rd [15]),
    .I2(\picorv32/pcpi_mul/pcpi_wr_6714 ),
    .I3(\picorv32/pcpi_div/pcpi_ready_6680 ),
    .I4(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<15>2_8734 ),
    .I5(\picorv32/_n1471 ),
    .O(N2775)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFAAA8 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<15>4  (
    .I0(\picorv32/cpuregs_rs1 [15]),
    .I1(\picorv32/instr_setq_6425 ),
    .I2(\picorv32/instr_retirq_6487 ),
    .I3(\picorv32/instr_getq_6426 ),
    .I4(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<15>3 ),
    .I5(N2775),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<15>5_8736 )
  );
  LUT6 #(
    .INIT ( 64'hFFFF0000FFFFEAC0 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<6>4_SW0_SW0  (
    .I0(\picorv32/pcpi_div/pcpi_rd [6]),
    .I1(\picorv32/pcpi_mul/pcpi_rd [6]),
    .I2(\picorv32/pcpi_mul/pcpi_wr_6714 ),
    .I3(\picorv32/pcpi_div/pcpi_ready_6680 ),
    .I4(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<6>1_8466 ),
    .I5(\picorv32/_n1471 ),
    .O(N2777)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFAAA8 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<6>4  (
    .I0(\picorv32/cpuregs_rs1 [6]),
    .I1(\picorv32/instr_setq_6425 ),
    .I2(\picorv32/instr_retirq_6487 ),
    .I3(\picorv32/instr_getq_6426 ),
    .I4(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<6>2_8467 ),
    .I5(N2777),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<6>4_8468 )
  );
  LUT6 #(
    .INIT ( 64'hFFFF0000FFFFEAC0 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<5>4_SW0_SW0  (
    .I0(\picorv32/pcpi_div/pcpi_rd [5]),
    .I1(\picorv32/pcpi_mul/pcpi_rd [5]),
    .I2(\picorv32/pcpi_mul/pcpi_wr_6714 ),
    .I3(\picorv32/pcpi_div/pcpi_ready_6680 ),
    .I4(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<5>1_8471 ),
    .I5(\picorv32/_n1471 ),
    .O(N2779)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFAAA8 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<5>4  (
    .I0(\picorv32/cpuregs_rs1 [5]),
    .I1(\picorv32/instr_setq_6425 ),
    .I2(\picorv32/instr_retirq_6487 ),
    .I3(\picorv32/instr_getq_6426 ),
    .I4(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<5>2_8472 ),
    .I5(N2779),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<5>4_8473 )
  );
  LUT6 #(
    .INIT ( 64'hFFFF0000FFFFEAC0 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<31>4_SW0_SW0  (
    .I0(\picorv32/pcpi_div/pcpi_rd [31]),
    .I1(\picorv32/pcpi_mul/pcpi_rd [31]),
    .I2(\picorv32/pcpi_mul/pcpi_wr_6714 ),
    .I3(\picorv32/pcpi_div/pcpi_ready_6680 ),
    .I4(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<31>1_8509 ),
    .I5(\picorv32/_n1471 ),
    .O(N2781)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFAAA8 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<31>4  (
    .I0(\picorv32/cpuregs_rs1 [31]),
    .I1(\picorv32/instr_setq_6425 ),
    .I2(\picorv32/instr_retirq_6487 ),
    .I3(\picorv32/instr_getq_6426 ),
    .I4(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<31>2_8510 ),
    .I5(N2781),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<31>4_8511 )
  );
  LUT6 #(
    .INIT ( 64'hFFFF0000FFFFEAC0 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<30>4_SW0_SW0  (
    .I0(\picorv32/pcpi_div/pcpi_rd [30]),
    .I1(\picorv32/pcpi_mul/pcpi_rd [30]),
    .I2(\picorv32/pcpi_mul/pcpi_wr_6714 ),
    .I3(\picorv32/pcpi_div/pcpi_ready_6680 ),
    .I4(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<30>1_8513 ),
    .I5(\picorv32/_n1471 ),
    .O(N2783)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFAAA8 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<30>4  (
    .I0(\picorv32/cpuregs_rs1 [30]),
    .I1(\picorv32/instr_setq_6425 ),
    .I2(\picorv32/instr_retirq_6487 ),
    .I3(\picorv32/instr_getq_6426 ),
    .I4(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<30>2_8514 ),
    .I5(N2783),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<30>4_8515 )
  );
  LUT6 #(
    .INIT ( 64'hFFFF0000FFFFEAC0 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<29>4_SW0_SW0  (
    .I0(\picorv32/pcpi_div/pcpi_rd [29]),
    .I1(\picorv32/pcpi_mul/pcpi_rd [29]),
    .I2(\picorv32/pcpi_mul/pcpi_wr_6714 ),
    .I3(\picorv32/pcpi_div/pcpi_ready_6680 ),
    .I4(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<29>1_8517 ),
    .I5(\picorv32/_n1471 ),
    .O(N2785)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFAAA8 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<29>4  (
    .I0(\picorv32/cpuregs_rs1 [29]),
    .I1(\picorv32/instr_setq_6425 ),
    .I2(\picorv32/instr_retirq_6487 ),
    .I3(\picorv32/instr_getq_6426 ),
    .I4(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<29>2_8518 ),
    .I5(N2785),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<29>4_8519 )
  );
  LUT6 #(
    .INIT ( 64'hFFFF0000FFFFEAC0 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<28>4_SW0_SW0  (
    .I0(\picorv32/pcpi_div/pcpi_rd [28]),
    .I1(\picorv32/pcpi_mul/pcpi_rd [28]),
    .I2(\picorv32/pcpi_mul/pcpi_wr_6714 ),
    .I3(\picorv32/pcpi_div/pcpi_ready_6680 ),
    .I4(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<28>1_8521 ),
    .I5(\picorv32/_n1471 ),
    .O(N2787)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFAAA8 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<28>4  (
    .I0(\picorv32/cpuregs_rs1 [28]),
    .I1(\picorv32/instr_setq_6425 ),
    .I2(\picorv32/instr_retirq_6487 ),
    .I3(\picorv32/instr_getq_6426 ),
    .I4(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<28>2_8522 ),
    .I5(N2787),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<28>4_8523 )
  );
  LUT6 #(
    .INIT ( 64'hFFFF0000FFFFEAC0 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<27>4_SW0_SW0  (
    .I0(\picorv32/pcpi_div/pcpi_rd [27]),
    .I1(\picorv32/pcpi_mul/pcpi_rd [27]),
    .I2(\picorv32/pcpi_mul/pcpi_wr_6714 ),
    .I3(\picorv32/pcpi_div/pcpi_ready_6680 ),
    .I4(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<27>1_8525 ),
    .I5(\picorv32/_n1471 ),
    .O(N2789)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFAAA8 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<27>4  (
    .I0(\picorv32/cpuregs_rs1 [27]),
    .I1(\picorv32/instr_setq_6425 ),
    .I2(\picorv32/instr_retirq_6487 ),
    .I3(\picorv32/instr_getq_6426 ),
    .I4(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<27>2_8526 ),
    .I5(N2789),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<27>4_8527 )
  );
  LUT6 #(
    .INIT ( 64'hFFFF0000FFFFEAC0 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<26>4_SW0_SW0  (
    .I0(\picorv32/pcpi_div/pcpi_rd [26]),
    .I1(\picorv32/pcpi_mul/pcpi_rd [26]),
    .I2(\picorv32/pcpi_mul/pcpi_wr_6714 ),
    .I3(\picorv32/pcpi_div/pcpi_ready_6680 ),
    .I4(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<26>1_8529 ),
    .I5(\picorv32/_n1471 ),
    .O(N2791)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFAAA8 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<26>4  (
    .I0(\picorv32/cpuregs_rs1 [26]),
    .I1(\picorv32/instr_setq_6425 ),
    .I2(\picorv32/instr_retirq_6487 ),
    .I3(\picorv32/instr_getq_6426 ),
    .I4(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<26>2_8530 ),
    .I5(N2791),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<26>4_8531 )
  );
  LUT6 #(
    .INIT ( 64'hFFFF0000FFFFEAC0 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<25>4_SW0_SW0  (
    .I0(\picorv32/pcpi_div/pcpi_rd [25]),
    .I1(\picorv32/pcpi_mul/pcpi_rd [25]),
    .I2(\picorv32/pcpi_mul/pcpi_wr_6714 ),
    .I3(\picorv32/pcpi_div/pcpi_ready_6680 ),
    .I4(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<25>1_8533 ),
    .I5(\picorv32/_n1471 ),
    .O(N2793)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFAAA8 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<25>4  (
    .I0(\picorv32/cpuregs_rs1 [25]),
    .I1(\picorv32/instr_setq_6425 ),
    .I2(\picorv32/instr_retirq_6487 ),
    .I3(\picorv32/instr_getq_6426 ),
    .I4(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<25>2_8534 ),
    .I5(N2793),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<25>4_8535 )
  );
  LUT6 #(
    .INIT ( 64'hFFFF0000FFFFEAC0 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<24>4_SW0_SW0  (
    .I0(\picorv32/pcpi_div/pcpi_rd [24]),
    .I1(\picorv32/pcpi_mul/pcpi_rd [24]),
    .I2(\picorv32/pcpi_mul/pcpi_wr_6714 ),
    .I3(\picorv32/pcpi_div/pcpi_ready_6680 ),
    .I4(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<24>1_8537 ),
    .I5(\picorv32/_n1471 ),
    .O(N2795)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFAAA8 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<24>4  (
    .I0(\picorv32/cpuregs_rs1 [24]),
    .I1(\picorv32/instr_setq_6425 ),
    .I2(\picorv32/instr_retirq_6487 ),
    .I3(\picorv32/instr_getq_6426 ),
    .I4(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<24>2_8538 ),
    .I5(N2795),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<24>4_8539 )
  );
  LUT6 #(
    .INIT ( 64'hFFFF0000FFFFEAC0 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<23>4_SW0_SW0  (
    .I0(\picorv32/pcpi_div/pcpi_rd [23]),
    .I1(\picorv32/pcpi_mul/pcpi_rd [23]),
    .I2(\picorv32/pcpi_mul/pcpi_wr_6714 ),
    .I3(\picorv32/pcpi_div/pcpi_ready_6680 ),
    .I4(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<23>1_8541 ),
    .I5(\picorv32/_n1471 ),
    .O(N2797)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFAAA8 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<23>4  (
    .I0(\picorv32/cpuregs_rs1 [23]),
    .I1(\picorv32/instr_setq_6425 ),
    .I2(\picorv32/instr_retirq_6487 ),
    .I3(\picorv32/instr_getq_6426 ),
    .I4(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<23>2_8542 ),
    .I5(N2797),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<23>4_8543 )
  );
  LUT6 #(
    .INIT ( 64'hFFFF0000FFFFEAC0 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<22>4_SW0_SW0  (
    .I0(\picorv32/pcpi_div/pcpi_rd [22]),
    .I1(\picorv32/pcpi_mul/pcpi_rd [22]),
    .I2(\picorv32/pcpi_mul/pcpi_wr_6714 ),
    .I3(\picorv32/pcpi_div/pcpi_ready_6680 ),
    .I4(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<22>1_8545 ),
    .I5(\picorv32/_n1471 ),
    .O(N2799)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFAAA8 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<22>4  (
    .I0(\picorv32/cpuregs_rs1 [22]),
    .I1(\picorv32/instr_setq_6425 ),
    .I2(\picorv32/instr_retirq_6487 ),
    .I3(\picorv32/instr_getq_6426 ),
    .I4(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<22>2_8546 ),
    .I5(N2799),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<22>4_8547 )
  );
  LUT6 #(
    .INIT ( 64'hFFFF0000FFFFEAC0 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<21>4_SW0_SW0  (
    .I0(\picorv32/pcpi_div/pcpi_rd [21]),
    .I1(\picorv32/pcpi_mul/pcpi_rd [21]),
    .I2(\picorv32/pcpi_mul/pcpi_wr_6714 ),
    .I3(\picorv32/pcpi_div/pcpi_ready_6680 ),
    .I4(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<21>1_8549 ),
    .I5(\picorv32/_n1471 ),
    .O(N2801)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFAAA8 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<21>4  (
    .I0(\picorv32/cpuregs_rs1 [21]),
    .I1(\picorv32/instr_setq_6425 ),
    .I2(\picorv32/instr_retirq_6487 ),
    .I3(\picorv32/instr_getq_6426 ),
    .I4(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<21>2_8550 ),
    .I5(N2801),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<21>4_8551 )
  );
  LUT6 #(
    .INIT ( 64'hFFFF0000FFFFEAC0 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<20>4_SW0_SW0  (
    .I0(\picorv32/pcpi_div/pcpi_rd [20]),
    .I1(\picorv32/pcpi_mul/pcpi_rd [20]),
    .I2(\picorv32/pcpi_mul/pcpi_wr_6714 ),
    .I3(\picorv32/pcpi_div/pcpi_ready_6680 ),
    .I4(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<20>1_8553 ),
    .I5(\picorv32/_n1471 ),
    .O(N2803)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFAAA8 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<20>4  (
    .I0(\picorv32/cpuregs_rs1 [20]),
    .I1(\picorv32/instr_setq_6425 ),
    .I2(\picorv32/instr_retirq_6487 ),
    .I3(\picorv32/instr_getq_6426 ),
    .I4(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<20>2_8554 ),
    .I5(N2803),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<20>4_8555 )
  );
  LUT6 #(
    .INIT ( 64'hFFFF0000FFFFEAC0 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<19>4_SW0_SW0  (
    .I0(\picorv32/pcpi_div/pcpi_rd [19]),
    .I1(\picorv32/pcpi_mul/pcpi_rd [19]),
    .I2(\picorv32/pcpi_mul/pcpi_wr_6714 ),
    .I3(\picorv32/pcpi_div/pcpi_ready_6680 ),
    .I4(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<19>1_8557 ),
    .I5(\picorv32/_n1471 ),
    .O(N2805)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFAAA8 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<19>4  (
    .I0(\picorv32/cpuregs_rs1 [19]),
    .I1(\picorv32/instr_setq_6425 ),
    .I2(\picorv32/instr_retirq_6487 ),
    .I3(\picorv32/instr_getq_6426 ),
    .I4(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<19>2_8558 ),
    .I5(N2805),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<19>4_8559 )
  );
  LUT6 #(
    .INIT ( 64'hFFFF0000FFFFEAC0 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<18>4_SW0_SW0  (
    .I0(\picorv32/pcpi_div/pcpi_rd [18]),
    .I1(\picorv32/pcpi_mul/pcpi_rd [18]),
    .I2(\picorv32/pcpi_mul/pcpi_wr_6714 ),
    .I3(\picorv32/pcpi_div/pcpi_ready_6680 ),
    .I4(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<18>1_8561 ),
    .I5(\picorv32/_n1471 ),
    .O(N2807)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFAAA8 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<18>4  (
    .I0(\picorv32/cpuregs_rs1 [18]),
    .I1(\picorv32/instr_setq_6425 ),
    .I2(\picorv32/instr_retirq_6487 ),
    .I3(\picorv32/instr_getq_6426 ),
    .I4(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<18>2_8562 ),
    .I5(N2807),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<18>4_8563 )
  );
  LUT6 #(
    .INIT ( 64'hFFFF0000FFFFEAC0 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<17>4_SW0_SW0  (
    .I0(\picorv32/pcpi_div/pcpi_rd [17]),
    .I1(\picorv32/pcpi_mul/pcpi_rd [17]),
    .I2(\picorv32/pcpi_mul/pcpi_wr_6714 ),
    .I3(\picorv32/pcpi_div/pcpi_ready_6680 ),
    .I4(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<17>1_8565 ),
    .I5(\picorv32/_n1471 ),
    .O(N2809)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFAAA8 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<17>4  (
    .I0(\picorv32/cpuregs_rs1 [17]),
    .I1(\picorv32/instr_setq_6425 ),
    .I2(\picorv32/instr_retirq_6487 ),
    .I3(\picorv32/instr_getq_6426 ),
    .I4(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<17>2_8566 ),
    .I5(N2809),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<17>4_8567 )
  );
  LUT6 #(
    .INIT ( 64'hFFFF0000FFFFEAC0 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<16>4_SW0_SW0  (
    .I0(\picorv32/pcpi_div/pcpi_rd [16]),
    .I1(\picorv32/pcpi_mul/pcpi_rd [16]),
    .I2(\picorv32/pcpi_mul/pcpi_wr_6714 ),
    .I3(\picorv32/pcpi_div/pcpi_ready_6680 ),
    .I4(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<16>1_8569 ),
    .I5(\picorv32/_n1471 ),
    .O(N2811)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFAAA8 ))
  \picorv32/cpu_state[7]_X_2_o_select_578_OUT<16>4  (
    .I0(\picorv32/cpuregs_rs1 [16]),
    .I1(\picorv32/instr_setq_6425 ),
    .I2(\picorv32/instr_retirq_6487 ),
    .I3(\picorv32/instr_getq_6426 ),
    .I4(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<16>3 ),
    .I5(N2811),
    .O(\picorv32/cpu_state[7]_X_2_o_select_578_OUT<16>5_8571 )
  );
  LUT6 #(
    .INIT ( 64'h5577FF775F555F55 ))
  basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce1 (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_valid_n_1255),
    .I1(N2813),
    .I2(N1674),
    .I3(rhs_array_muxed0),
    .I4(N2814),
    .I5(rhs_array_muxed6),
    .O(basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce)
  );
  LUT6 #(
    .INIT ( 64'h5577FF775F555F55 ))
  basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce1 (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_valid_n_1341),
    .I1(N2816),
    .I2(N1677),
    .I3(rhs_array_muxed0),
    .I4(N2817),
    .I5(rhs_array_muxed6),
    .O(basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce)
  );
  LUT6 #(
    .INIT ( 64'h5577FF775F555F55 ))
  basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce1 (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_valid_n_1212),
    .I1(N2819),
    .I2(N1680),
    .I3(rhs_array_muxed0),
    .I4(N2820),
    .I5(rhs_array_muxed6),
    .O(basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce)
  );
  LUT6 #(
    .INIT ( 64'h5577FF775F555F55 ))
  basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce1 (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_valid_n_1298),
    .I1(N2822),
    .I2(N1683),
    .I3(rhs_array_muxed0),
    .I4(N2823),
    .I5(rhs_array_muxed6),
    .O(basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce)
  );
  LUT3 #(
    .INIT ( 8'hFD ))
  Mmux_basesoc_sdram_bankmachine1_cmd_ready11_SW8_SW1 (
    .I0(basesoc_sdram_bankmachine1_row_hit),
    .I1(basesoc_sdram_cmd_valid1_FRB_2059),
    .I2(N2690),
    .O(N2814)
  );
  LUT3 #(
    .INIT ( 8'hFD ))
  Mmux_basesoc_sdram_bankmachine3_cmd_ready11_SW8_SW1 (
    .I0(basesoc_sdram_bankmachine3_row_hit),
    .I1(basesoc_sdram_cmd_valid1_FRB_2059),
    .I2(N2692),
    .O(N2817)
  );
  LUT3 #(
    .INIT ( 8'hFD ))
  Mmux_basesoc_sdram_bankmachine0_cmd_ready11_SW8_SW1 (
    .I0(basesoc_sdram_bankmachine0_row_hit),
    .I1(basesoc_sdram_cmd_valid1_FRB_2059),
    .I2(N2694),
    .O(N2820)
  );
  LUT3 #(
    .INIT ( 8'hFD ))
  Mmux_basesoc_sdram_bankmachine2_cmd_ready11_SW8_SW1 (
    .I0(basesoc_sdram_bankmachine2_row_hit),
    .I1(basesoc_sdram_cmd_valid1_FRB_2059),
    .I2(N2696),
    .O(N2823)
  );
  LUT5 #(
    .INIT ( 32'hFFFFDFFF ))
  Mmux_basesoc_sdram_bankmachine1_cmd_ready11_SW8_SW0 (
    .I0(basesoc_sdram_bankmachine1_row_opened_1635),
    .I1(basesoc_sdram_cmd_valid1_FRB_2059),
    .I2(_n4169),
    .I3(basesoc_sdram_bankmachine1_row_hit),
    .I4(N1321),
    .O(N2813)
  );
  LUT5 #(
    .INIT ( 32'hFFFFDFFF ))
  Mmux_basesoc_sdram_bankmachine3_cmd_ready11_SW8_SW0 (
    .I0(basesoc_sdram_bankmachine3_row_opened_1639),
    .I1(basesoc_sdram_cmd_valid1_FRB_2059),
    .I2(basesoc_sdram_bankmachine3_row_hit),
    .I3(_n4222),
    .I4(N1318),
    .O(N2816)
  );
  LUT5 #(
    .INIT ( 32'hFFFFDFFF ))
  Mmux_basesoc_sdram_bankmachine0_cmd_ready11_SW8_SW0 (
    .I0(basesoc_sdram_bankmachine0_row_opened_1633),
    .I1(basesoc_sdram_cmd_valid1_FRB_2059),
    .I2(_n4085),
    .I3(basesoc_sdram_bankmachine0_row_hit),
    .I4(N1315),
    .O(N2819)
  );
  LUT5 #(
    .INIT ( 32'hFFFFDFFF ))
  Mmux_basesoc_sdram_bankmachine2_cmd_ready11_SW8_SW0 (
    .I0(basesoc_sdram_bankmachine2_row_opened_1637),
    .I1(basesoc_sdram_cmd_valid1_FRB_2059),
    .I2(_n4155),
    .I3(basesoc_sdram_bankmachine2_row_hit),
    .I4(N1324),
    .O(N2822)
  );
  LUT4 #(
    .INIT ( 16'h8ACF ))
  \picorv32/Mcompar_alu_ltu_cy<15>_lut  (
    .I0(\picorv32/reg_op1_31 ),
    .I1(\picorv32/reg_op1_30 ),
    .I2(\picorv32/reg_op2_30_6049 ),
    .I3(\picorv32/reg_op2_31_6050 ),
    .O(\picorv32/Mcompar_alu_ltu_cy<15>_lut_10231 )
  );
  MUXCY   \picorv32/Mcompar_alu_ltu_cy<15>_cy  (
    .CI(\picorv32/Mcompar_alu_ltu_cy [14]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\picorv32/Mcompar_alu_ltu_cy<15>_lut_10231 ),
    .O(\picorv32/Mcompar_alu_ltu_cy<14>_l1 )
  );
  LUT4 #(
    .INIT ( 16'h8EAF ))
  \picorv32/Mcompar_alu_ltu_cy<15>_lut1  (
    .I0(\picorv32/reg_op2_31_6050 ),
    .I1(\picorv32/reg_op2_30_6049 ),
    .I2(\picorv32/reg_op1_31 ),
    .I3(\picorv32/reg_op1_30 ),
    .O(\picorv32/Mcompar_alu_ltu_cy<15>_lut1_10233 )
  );
  MUXCY   \picorv32/Mcompar_alu_ltu_cy<15>_cy1  (
    .CI(\picorv32/Mcompar_alu_ltu_cy<14>_l1 ),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(\picorv32/Mcompar_alu_ltu_cy<15>_lut1_10233 ),
    .O(\picorv32/Mcompar_alu_ltu_cy [15])
  );
  LUT2 #(
    .INIT ( 4'h7 ))
  basesoc_sdram_bankmachine2_row_open101_lut (
    .I0(bankmachine2_state_FSM_FFd3_954),
    .I1(bankmachine2_state_FSM_FFd2_953),
    .O(basesoc_sdram_bankmachine2_row_open101_lut_10234)
  );
  MUXCY   basesoc_sdram_bankmachine2_row_open101_cy (
    .CI(basesoc_sdram_bankmachine2_auto_precharge),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(basesoc_sdram_bankmachine2_row_open101_lut_10234),
    .O(basesoc_sdram_bankmachine2_auto_precharge_l1)
  );
  LUT3 #(
    .INIT ( 8'h7F ))
  basesoc_sdram_bankmachine2_row_open101_lut1 (
    .I0(bankmachine2_state_FSM_FFd3_954),
    .I1(bankmachine2_state_FSM_FFd2_953),
    .I2(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[18]),
    .O(basesoc_sdram_bankmachine2_row_open101_lut1_10236)
  );
  MUXCY   basesoc_sdram_bankmachine2_row_open101_cy1 (
    .CI(basesoc_sdram_bankmachine2_auto_precharge_l1),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(basesoc_sdram_bankmachine2_row_open101_lut1_10236),
    .O(basesoc_sdram_bankmachine2_row_open_mmx_out7)
  );
  LUT2 #(
    .INIT ( 4'h7 ))
  basesoc_sdram_bankmachine0_row_open101_lut (
    .I0(bankmachine0_state_FSM_FFd3_948),
    .I1(bankmachine0_state_FSM_FFd2_947),
    .O(basesoc_sdram_bankmachine0_row_open101_lut_10237)
  );
  MUXCY   basesoc_sdram_bankmachine0_row_open101_cy (
    .CI(basesoc_sdram_bankmachine0_auto_precharge),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(basesoc_sdram_bankmachine0_row_open101_lut_10237),
    .O(basesoc_sdram_bankmachine0_auto_precharge_l1)
  );
  LUT3 #(
    .INIT ( 8'h7F ))
  basesoc_sdram_bankmachine0_row_open101_lut1 (
    .I0(bankmachine0_state_FSM_FFd3_948),
    .I1(bankmachine0_state_FSM_FFd2_947),
    .I2(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[18]),
    .O(basesoc_sdram_bankmachine0_row_open101_lut1_10239)
  );
  MUXCY   basesoc_sdram_bankmachine0_row_open101_cy1 (
    .CI(basesoc_sdram_bankmachine0_auto_precharge_l1),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(basesoc_sdram_bankmachine0_row_open101_lut1_10239),
    .O(basesoc_sdram_bankmachine0_row_open_mmx_out7)
  );
  LUT2 #(
    .INIT ( 4'h7 ))
  basesoc_sdram_bankmachine1_row_open101_lut (
    .I0(bankmachine1_state_FSM_FFd3_951),
    .I1(bankmachine1_state_FSM_FFd2_950),
    .O(basesoc_sdram_bankmachine1_row_open101_lut_10240)
  );
  MUXCY   basesoc_sdram_bankmachine1_row_open101_cy (
    .CI(basesoc_sdram_bankmachine1_auto_precharge),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(basesoc_sdram_bankmachine1_row_open101_lut_10240),
    .O(basesoc_sdram_bankmachine1_auto_precharge_l1)
  );
  LUT3 #(
    .INIT ( 8'h7F ))
  basesoc_sdram_bankmachine1_row_open101_lut1 (
    .I0(bankmachine1_state_FSM_FFd3_951),
    .I1(bankmachine1_state_FSM_FFd2_950),
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[18]),
    .O(basesoc_sdram_bankmachine1_row_open101_lut1_10242)
  );
  MUXCY   basesoc_sdram_bankmachine1_row_open101_cy1 (
    .CI(basesoc_sdram_bankmachine1_auto_precharge_l1),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(basesoc_sdram_bankmachine1_row_open101_lut1_10242),
    .O(basesoc_sdram_bankmachine1_row_open_mmx_out7)
  );
  LUT2 #(
    .INIT ( 4'h7 ))
  basesoc_sdram_bankmachine3_row_open101_lut (
    .I0(bankmachine3_state_FSM_FFd3_957),
    .I1(bankmachine3_state_FSM_FFd2_956),
    .O(basesoc_sdram_bankmachine3_row_open101_lut_10243)
  );
  MUXCY   basesoc_sdram_bankmachine3_row_open101_cy (
    .CI(basesoc_sdram_bankmachine3_auto_precharge),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(basesoc_sdram_bankmachine3_row_open101_lut_10243),
    .O(basesoc_sdram_bankmachine3_auto_precharge_l1)
  );
  LUT3 #(
    .INIT ( 8'h7F ))
  basesoc_sdram_bankmachine3_row_open101_lut1 (
    .I0(bankmachine3_state_FSM_FFd3_957),
    .I1(bankmachine3_state_FSM_FFd2_956),
    .I2(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[18]),
    .O(basesoc_sdram_bankmachine3_row_open101_lut1_10245)
  );
  MUXCY   basesoc_sdram_bankmachine3_row_open101_cy1 (
    .CI(basesoc_sdram_bankmachine3_auto_precharge_l1),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(basesoc_sdram_bankmachine3_row_open101_lut1_10245),
    .O(basesoc_sdram_bankmachine3_row_open_mmx_out7)
  );
  LUT4 #(
    .INIT ( 16'h0220 ))
  basesoc_wait_inv1_lut (
    .I0(\picorv32/mem_valid ),
    .I1(basesoc_done),
    .I2(\picorv32/mem_instr_432 ),
    .I3(basesoc_grant_1650),
    .O(basesoc_wait_inv1_lut_10246)
  );
  MUXCY   basesoc_wait_inv1_cy (
    .CI(basesoc_sram_bus_ack_basesoc_interface1_wb_sdram_ack_OR_216_o),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(basesoc_wait_inv1_lut_10246),
    .O(basesoc_wait_inv)
  );
  FDR #(
    .INIT ( 1'b0 ))
  _n71451_FRB (
    .C(sys_clk),
    .D(N2825),
    .R(sys_rst),
    .Q(_n71451_FRB_2353)
  );
  FDE   \picorv32/out411_FRB  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_688_o ),
    .D(N2826),
    .Q(\picorv32/out411_FRB_5349 )
  );
  FDRE   \picorv32/mem_state_0_BRB0  (
    .C(sys_clk),
    .CE(\picorv32/resetn_trap_OR_423_o_inv ),
    .D(\picorv32/mem_state [0]),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/mem_state_0_BRB0_10249 )
  );
  FDRE   \picorv32/mem_state_0_BRB1  (
    .C(sys_clk),
    .CE(\picorv32/resetn_trap_OR_423_o_inv ),
    .D(N1253),
    .R(\picorv32/pcpi_div/instr_any_div_rem_resetn_AND_657_o_norst_inv ),
    .Q(\picorv32/mem_state_0_BRB1_10250 )
  );
  FD   new_master_rdata_valid0_BRB12 (
    .C(sys_clk),
    .D(basesoc_sdram_choose_cmd_grant_FSM_FFd1),
    .Q(new_master_rdata_valid0_BRB12_10252)
  );
  FD   new_master_rdata_valid0_BRB13 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine1_cmd_payload_is_read),
    .Q(new_master_rdata_valid0_BRB13_10253)
  );
  FD   new_master_rdata_valid0_BRB14 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine3_cmd_payload_is_read),
    .Q(new_master_rdata_valid0_BRB14_10254)
  );
  FD   new_master_rdata_valid0_BRB15 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine2_cmd_payload_is_read),
    .Q(new_master_rdata_valid0_BRB15_10255)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_choose_cmd_grant_FSM_FFd2_BRB0 (
    .C(sys_clk),
    .D(\basesoc_sdram_choose_cmd_grant_FSM_FFd2-In41 ),
    .R(sys_rst),
    .Q(basesoc_sdram_choose_cmd_grant_FSM_FFd2_BRB0_10256)
  );
  FDS #(
    .INIT ( 1'b1 ))
  basesoc_sdram_choose_cmd_grant_FSM_FFd2_BRB2 (
    .C(sys_clk),
    .D(basesoc_sdram_choose_cmd_grant_FSM_FFd2),
    .S(sys_rst),
    .Q(basesoc_sdram_choose_cmd_grant_FSM_FFd2_BRB2_10257)
  );
  FD   basesoc_sdram_choose_cmd_grant_FSM_FFd2_BRB6 (
    .C(sys_clk),
    .D(\basesoc_sdram_choose_cmd_grant_FSM_FFd2-In3_3865 ),
    .Q(basesoc_sdram_choose_cmd_grant_FSM_FFd2_BRB6_10258)
  );
  FD   basesoc_sdram_choose_cmd_grant_FSM_FFd2_BRB7 (
    .C(sys_clk),
    .D(\basesoc_sdram_choose_cmd_grant_FSM_FFd1-In31 ),
    .Q(basesoc_sdram_choose_cmd_grant_FSM_FFd2_BRB7_10259)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_choose_cmd_grant_FSM_FFd1_BRB0 (
    .C(sys_clk),
    .D(basesoc_sdram_choose_cmd_grant_FSM_FFd1),
    .R(sys_rst),
    .Q(basesoc_sdram_choose_cmd_grant_FSM_FFd1_BRB0_10260)
  );
  FD   basesoc_sdram_choose_cmd_grant_FSM_FFd1_BRB4 (
    .C(sys_clk),
    .D(\basesoc_sdram_choose_cmd_grant_FSM_FFd1-In1_8302 ),
    .Q(basesoc_sdram_choose_cmd_grant_FSM_FFd1_BRB4_10261)
  );
  FDS #(
    .INIT ( 1'b1 ))
  basesoc_sdram_choose_cmd_grant_FSM_FFd1_BRB5 (
    .C(sys_clk),
    .D(N1089),
    .S(sys_rst),
    .Q(basesoc_sdram_choose_cmd_grant_FSM_FFd1_BRB5_10262)
  );
  FD   new_master_wdata_ready_BRB7 (
    .C(sys_clk),
    .D(N1497),
    .Q(new_master_wdata_ready_BRB7_10263)
  );
  FD   new_master_wdata_ready_BRB11 (
    .C(sys_clk),
    .D(N1496),
    .Q(new_master_wdata_ready_BRB11_10264)
  );
  FD   new_master_wdata_ready_BRB12 (
    .C(sys_clk),
    .D(N1491),
    .Q(new_master_wdata_ready_BRB12_10265)
  );
  FD   new_master_wdata_ready_BRB16 (
    .C(sys_clk),
    .D(N1490),
    .Q(new_master_wdata_ready_BRB16_10266)
  );
  FD   new_master_wdata_ready_BRB17 (
    .C(sys_clk),
    .D(N1494),
    .Q(new_master_wdata_ready_BRB17_10267)
  );
  FD   new_master_wdata_ready_BRB21 (
    .C(sys_clk),
    .D(N1493),
    .Q(new_master_wdata_ready_BRB21_10268)
  );
  FD   new_master_wdata_ready_BRB22 (
    .C(sys_clk),
    .D(N1488),
    .Q(new_master_wdata_ready_BRB22_10269)
  );
  FD   new_master_wdata_ready_BRB26 (
    .C(sys_clk),
    .D(N1487),
    .Q(new_master_wdata_ready_BRB26_10270)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_choose_cmd_grant_FSM_FFd2_BRB4 (
    .C(sys_clk),
    .D(N1548),
    .R(sys_rst),
    .Q(basesoc_sdram_choose_cmd_grant_FSM_FFd2_BRB4_10271)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_choose_cmd_grant_FSM_FFd2_BRB9 (
    .C(sys_clk),
    .D(\basesoc_sdram_choose_cmd_grant_FSM_FFd2-In3_3865 ),
    .R(sys_rst),
    .Q(basesoc_sdram_choose_cmd_grant_FSM_FFd2_BRB9_10272)
  );
  FD   basesoc_sdram_choose_cmd_grant_FSM_FFd2_BRB12 (
    .C(sys_clk),
    .D(N1549),
    .Q(basesoc_sdram_choose_cmd_grant_FSM_FFd2_BRB12_10273)
  );
  FDR #(
    .INIT ( 1'b0 ))
  multiplexer_state_FSM_FFd2_BRB0 (
    .C(sys_clk),
    .D(multiplexer_state_FSM_FFd2),
    .R(sys_rst),
    .Q(multiplexer_state_FSM_FFd2_BRB0_10274)
  );
  FDR #(
    .INIT ( 1'b0 ))
  multiplexer_state_FSM_FFd2_BRB1 (
    .C(sys_clk),
    .D(N1247),
    .R(sys_rst),
    .Q(multiplexer_state_FSM_FFd2_BRB1_10275)
  );
  FD   multiplexer_state_FSM_FFd2_BRB2 (
    .C(sys_clk),
    .D(N1248),
    .Q(multiplexer_state_FSM_FFd2_BRB2_10276)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_source_payload_we_BRB1 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_we),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_we_BRB1_10277)
  );
  FD   basesoc_sdram_bankmachine1_cmd_buffer_source_payload_we_BRB2 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[0]),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_we_BRB2_10278)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_source_payload_we_BRB1 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_we),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_we_BRB1_10279)
  );
  FD   basesoc_sdram_bankmachine2_cmd_buffer_source_payload_we_BRB2 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[0]),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_we_BRB2_10280)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/Mmux_mem_state[1]_mem_state[1]_wide_mux_53_OUT1  (
    .I0(\picorv32/mem_state_0_BRB0_10249 ),
    .I1(\picorv32/mem_state_0_BRB1_10250 ),
    .I2(\picorv32/mem_state_0_BRB2_10251 ),
    .O(\picorv32/mem_state [0])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \multiplexer_state_FSM_FFd2-In6  (
    .I0(multiplexer_state_FSM_FFd2_BRB0_10274),
    .I1(multiplexer_state_FSM_FFd2_BRB1_10275),
    .I2(multiplexer_state_FSM_FFd2_BRB2_10276),
    .O(multiplexer_state_FSM_FFd2)
  );
  LUT3 #(
    .INIT ( 8'hFD ))
  \basesoc_sdram_choose_cmd_grant_FSM_FFd1-In311_cy_cy  (
    .I0(basesoc_sdram_bankmachine1_cmd_valid),
    .I1(basesoc_sdram_bankmachine1_cmd_payload_is_read),
    .I2(basesoc_sdram_bankmachine1_cmd_payload_is_write),
    .O(\basesoc_sdram_choose_cmd_grant_FSM_FFd1-In31 )
  );
  LUT3 #(
    .INIT ( 8'hFD ))
  \basesoc_sdram_choose_cmd_grant_FSM_FFd2-In31_cy_cy  (
    .I0(basesoc_sdram_bankmachine2_cmd_valid),
    .I1(basesoc_sdram_bankmachine2_cmd_payload_is_read),
    .I2(basesoc_sdram_bankmachine2_cmd_payload_is_write),
    .O(\basesoc_sdram_choose_cmd_grant_FSM_FFd2-In3_3865 )
  );
  LUT6 #(
    .INIT ( 64'h0053000000000000 ))
  basesoc_sdram_twtrcon_valid1 (
    .I0(multiplexer_state_FSM_FFd2_BRB2_10276),
    .I1(multiplexer_state_FSM_FFd2_BRB1_10275),
    .I2(multiplexer_state_FSM_FFd2_BRB0_10274),
    .I3(multiplexer_state_FSM_FFd1),
    .I4(rhs_array_muxed10),
    .I5(rhs_array_muxed6),
    .O(basesoc_sdram_twtrcon_valid)
  );
  LUT6 #(
    .INIT ( 64'h0000001010001010 ))
  roundrobin0_grant_roundrobin3_grant_OR_335_o1 (
    .I0(multiplexer_state_FSM_FFd1),
    .I1(N1447),
    .I2(rhs_array_muxed6),
    .I3(multiplexer_state_FSM_FFd2_BRB0_10274),
    .I4(multiplexer_state_FSM_FFd2_BRB1_10275),
    .I5(multiplexer_state_FSM_FFd2_BRB2_10276),
    .O(roundrobin0_grant_roundrobin3_grant_OR_335_o1_8206)
  );
  MUXF7   \cache_state_FSM_FFd3-In3  (
    .I0(N2891),
    .I1(N2892),
    .S(\basesoc_tag_do_tag[20]_GND_1_o_equal_403_o ),
    .O(\cache_state_FSM_FFd3-In )
  );
  LUT6 #(
    .INIT ( 64'h8FAF88A88FAF8FA8 ))
  \cache_state_FSM_FFd3-In3_F  (
    .I0(basesoc_ack),
    .I1(cache_state_FSM_FFd1_965),
    .I2(cache_state_FSM_FFd2_3702),
    .I3(cache_state_FSM_FFd3_3701),
    .I4(\cache_state_FSM_FFd3-In1_8321 ),
    .I5(_n4075[21]),
    .O(N2891)
  );
  LUT5 #(
    .INIT ( 32'hBB3BAA08 ))
  \cache_state_FSM_FFd3-In3_G  (
    .I0(basesoc_ack),
    .I1(cache_state_FSM_FFd2_3702),
    .I2(cache_state_FSM_FFd3_3701),
    .I3(cache_state_FSM_FFd1_965),
    .I4(\cache_state_FSM_FFd3-In1_8321 ),
    .O(N2892)
  );
  MUXF7   Mmux_rhs_array_muxed01 (
    .I0(N2893),
    .I1(N2894),
    .S(basesoc_sdram_choose_cmd_grant_FSM_FFd1),
    .O(rhs_array_muxed0)
  );
  LUT6 #(
    .INIT ( 64'h0020002000200F2F ))
  Mmux_rhs_array_muxed01_F (
    .I0(basesoc_sdram_bankmachine1_cmd_valid),
    .I1(basesoc_sdram_bankmachine1_cmd_payload_is_write),
    .I2(basesoc_sdram_choose_cmd_grant_FSM_FFd2),
    .I3(basesoc_sdram_bankmachine1_cmd_payload_is_read),
    .I4(basesoc_sdram_bankmachine0_cmd_payload_is_write),
    .I5(N1298),
    .O(N2893)
  );
  LUT6 #(
    .INIT ( 64'h0000202000552075 ))
  Mmux_rhs_array_muxed01_G (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd2),
    .I1(basesoc_sdram_bankmachine3_cmd_payload_is_read),
    .I2(basesoc_sdram_bankmachine3_cmd_valid),
    .I3(basesoc_sdram_bankmachine2_cmd_payload_is_write),
    .I4(basesoc_sdram_bankmachine3_cmd_payload_is_write),
    .I5(N1296),
    .O(N2894)
  );
  MUXF7   \picorv32/mem_rdata_latched[6]_mem_rdata_latched[31]_AND_684_o2_SW0  (
    .I0(N2895),
    .I1(N2896),
    .S(basesoc_done_mmx_out3),
    .O(N1357)
  );
  LUT6 #(
    .INIT ( 64'hEFEEEEEE40444444 ))
  \picorv32/mem_rdata_latched[6]_mem_rdata_latched[31]_AND_684_o2_SW0_F  (
    .I0(N1275),
    .I1(N1644),
    .I2(cache_state_FSM_FFd2_3702),
    .I3(\basesoc_tag_do_tag[20]_GND_1_o_equal_403_o ),
    .I4(cache_state_FSM_FFd3_3701),
    .I5(N2679),
    .O(N2895)
  );
  LUT6 #(
    .INIT ( 64'hFF00FF00F4B0F0F0 ))
  \picorv32/mem_rdata_latched[6]_mem_rdata_latched[31]_AND_684_o2_SW0_G  (
    .I0(cache_state_FSM_FFd2_3702),
    .I1(cache_state_FSM_FFd3_3701),
    .I2(N1644),
    .I3(N2680),
    .I4(\basesoc_tag_do_tag[20]_GND_1_o_equal_403_o ),
    .I5(N1275),
    .O(N2896)
  );
  MUXF7   \picorv32/mem_rdata_latched[6]_mem_rdata_latched[31]_AND_684_o2_SW1  (
    .I0(N2897),
    .I1(N2898),
    .S(basesoc_done_mmx_out3),
    .O(N1359)
  );
  LUT6 #(
    .INIT ( 64'hEFEEEEEE40444444 ))
  \picorv32/mem_rdata_latched[6]_mem_rdata_latched[31]_AND_684_o2_SW1_F  (
    .I0(N1275),
    .I1(N1644),
    .I2(cache_state_FSM_FFd2_3702),
    .I3(\basesoc_tag_do_tag[20]_GND_1_o_equal_403_o ),
    .I4(cache_state_FSM_FFd3_3701),
    .I5(N2679),
    .O(N2897)
  );
  LUT6 #(
    .INIT ( 64'hFF00FF00F4B0F0F0 ))
  \picorv32/mem_rdata_latched[6]_mem_rdata_latched[31]_AND_684_o2_SW1_G  (
    .I0(cache_state_FSM_FFd2_3702),
    .I1(cache_state_FSM_FFd3_3701),
    .I2(N1644),
    .I3(N2680),
    .I4(\basesoc_tag_do_tag[20]_GND_1_o_equal_403_o ),
    .I5(N1275),
    .O(N2898)
  );
  MUXF7   \picorv32/mem_rdata_latched[6]_mem_rdata_latched[31]_AND_684_o2_SW2  (
    .I0(N2899),
    .I1(N2900),
    .S(basesoc_done_mmx_out3),
    .O(N1361)
  );
  LUT6 #(
    .INIT ( 64'hEFEEEEEE40444444 ))
  \picorv32/mem_rdata_latched[6]_mem_rdata_latched[31]_AND_684_o2_SW2_F  (
    .I0(N1275),
    .I1(N1644),
    .I2(cache_state_FSM_FFd2_3702),
    .I3(\basesoc_tag_do_tag[20]_GND_1_o_equal_403_o ),
    .I4(cache_state_FSM_FFd3_3701),
    .I5(N2679),
    .O(N2899)
  );
  LUT6 #(
    .INIT ( 64'hFF00FF00F4B0F0F0 ))
  \picorv32/mem_rdata_latched[6]_mem_rdata_latched[31]_AND_684_o2_SW2_G  (
    .I0(cache_state_FSM_FFd2_3702),
    .I1(cache_state_FSM_FFd3_3701),
    .I2(N1644),
    .I3(N2680),
    .I4(\basesoc_tag_do_tag[20]_GND_1_o_equal_403_o ),
    .I5(N1275),
    .O(N2900)
  );
  MUXF7   \picorv32/mem_rdata_latched[6]_mem_rdata_latched[31]_AND_684_o2_SW3  (
    .I0(N2901),
    .I1(N2902),
    .S(basesoc_done_mmx_out3),
    .O(N1363)
  );
  LUT6 #(
    .INIT ( 64'hEFEEEEEE40444444 ))
  \picorv32/mem_rdata_latched[6]_mem_rdata_latched[31]_AND_684_o2_SW3_F  (
    .I0(N1275),
    .I1(N1644),
    .I2(cache_state_FSM_FFd2_3702),
    .I3(\basesoc_tag_do_tag[20]_GND_1_o_equal_403_o ),
    .I4(cache_state_FSM_FFd3_3701),
    .I5(N2679),
    .O(N2901)
  );
  LUT6 #(
    .INIT ( 64'hFF00FF00F4B0F0F0 ))
  \picorv32/mem_rdata_latched[6]_mem_rdata_latched[31]_AND_684_o2_SW3_G  (
    .I0(cache_state_FSM_FFd2_3702),
    .I1(cache_state_FSM_FFd3_3701),
    .I2(N1644),
    .I3(N2680),
    .I4(\basesoc_tag_do_tag[20]_GND_1_o_equal_403_o ),
    .I5(N1275),
    .O(N2902)
  );
  MUXF7   \picorv32/mem_rdata_latched[6]_mem_rdata_latched[31]_AND_684_o2_SW4  (
    .I0(N2903),
    .I1(N2904),
    .S(basesoc_done_mmx_out3),
    .O(N1365)
  );
  LUT6 #(
    .INIT ( 64'hEFEEEEEE40444444 ))
  \picorv32/mem_rdata_latched[6]_mem_rdata_latched[31]_AND_684_o2_SW4_F  (
    .I0(N1275),
    .I1(N1644),
    .I2(cache_state_FSM_FFd2_3702),
    .I3(\basesoc_tag_do_tag[20]_GND_1_o_equal_403_o ),
    .I4(cache_state_FSM_FFd3_3701),
    .I5(N2679),
    .O(N2903)
  );
  LUT6 #(
    .INIT ( 64'hFF00FF00F4B0F0F0 ))
  \picorv32/mem_rdata_latched[6]_mem_rdata_latched[31]_AND_684_o2_SW4_G  (
    .I0(cache_state_FSM_FFd2_3702),
    .I1(cache_state_FSM_FFd3_3701),
    .I2(N1644),
    .I3(N2680),
    .I4(\basesoc_tag_do_tag[20]_GND_1_o_equal_403_o ),
    .I5(N1275),
    .O(N2904)
  );
  LUT4 #(
    .INIT ( 16'hF7A2 ))
  \picorv32/pcpi_mul/mul_waiting_rstpot  (
    .I0(\picorv32/pcpi_mul/mul_waiting_7079 ),
    .I1(\picorv32/pcpi_mul/pcpi_wait_6715 ),
    .I2(\picorv32/pcpi_mul/pcpi_wait_q_7289 ),
    .I3(\picorv32/pcpi_mul/mul_counter [6]),
    .O(\picorv32/pcpi_mul/mul_waiting_rstpot_9184 )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \picorv32/pcpi_valid_rstpot_SW0  (
    .I0(\picorv32/pcpi_mul/pcpi_wr_6714 ),
    .I1(\picorv32/pcpi_timeout_6565 ),
    .O(N2905)
  );
  LUT6 #(
    .INIT ( 64'hA2A2A2A2A2A2A2AE ))
  \picorv32/pcpi_valid_rstpot  (
    .I0(\picorv32/pcpi_valid_6208 ),
    .I1(\picorv32/cpu_state_FSM_FFd5 ),
    .I2(\picorv32/_n1471 ),
    .I3(\picorv32/instr_ecall_ebreak_6427 ),
    .I4(\picorv32/pcpi_div/pcpi_ready_6680 ),
    .I5(N2905),
    .O(\picorv32/pcpi_valid_rstpot_9183 )
  );
  LUT3 #(
    .INIT ( 8'h14 ))
  ddrphy_phase_sel_rstpot (
    .I0(ddrphy_phase_sel_356),
    .I1(ddrphy_phase_half_304),
    .I2(ddrphy_phase_sys_764),
    .O(ddrphy_phase_sel_rstpot_9187)
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  spiflash_clk1_rstpot (
    .I0(basesoc_sdram_bandwidth_period_731),
    .I1(spiflash_clk1_1130),
    .O(spiflash_clk1_rstpot_9178)
  );
  LUT4 #(
    .INIT ( 16'hBA8A ))
  spiflash_miso1_rstpot (
    .I0(spiflash_miso1_28),
    .I1(spiflash_clk1_1130),
    .I2(basesoc_sdram_bandwidth_period_731),
    .I3(spiflash_miso_IBUF_16),
    .O(spiflash_miso1_rstpot_9177)
  );
  LUT3 #(
    .INIT ( 8'h01 ))
  \picorv32/_n1333_inv_SW1  (
    .I0(\picorv32/mem_do_rdata ),
    .I1(\picorv32/mem_do_rinst ),
    .I2(\picorv32/mem_do_wdata ),
    .O(N2907)
  );
  LUT6 #(
    .INIT ( 64'h0010001000000010 ))
  \picorv32/_n1333_inv  (
    .I0(\picorv32/mem_state [0]),
    .I1(\picorv32/mem_state [1]),
    .I2(sys_rst_INV_439_o_2326),
    .I3(\picorv32/trap_6566 ),
    .I4(N2907),
    .I5(\picorv32/mem_do_prefetch ),
    .O(\picorv32/_n1333_inv_5306 )
  );
  LUT5 #(
    .INIT ( 32'hEA404040 ))
  Mmux_array_muxed411_SW0 (
    .I0(ddrphy_phase_sel_356),
    .I1(ddrphy_record0_ras_n_BRB1_9923),
    .I2(ddrphy_record0_cas_n_BRB3_9927),
    .I3(ddrphy_record1_cas_n_BRB1_9931),
    .I4(ddrphy_record1_cas_n_BRB3_9932),
    .O(N2909)
  );
  LUT6 #(
    .INIT ( 64'hA808FD5DFD5DFD5D ))
  Mmux_array_muxed411 (
    .I0(ddrphy_record0_ras_n_BRB0_9922),
    .I1(ddrphy_record0_cas_n_BRB4_9928),
    .I2(ddrphy_phase_sel_356),
    .I3(ddrphy_record1_cas_n_BRB4_9933),
    .I4(ddrphy_record0_ras_n_BRB2_9924),
    .I5(N2909),
    .O(array_muxed4)
  );
  LUT2 #(
    .INIT ( 4'h1 ))
  basesoc_interface_we_rstpot_SW0 (
    .I0(\picorv32/mem_wstrb [2]),
    .I1(\picorv32/mem_wstrb [3]),
    .O(N2911)
  );
  LUT6 #(
    .INIT ( 64'h1010100010101010 ))
  basesoc_interface_we_rstpot (
    .I0(basesoc_counter[1]),
    .I1(sys_rst),
    .I2(basesoc_counter[0]),
    .I3(\picorv32/mem_wstrb [0]),
    .I4(\picorv32/mem_wstrb [1]),
    .I5(N2911),
    .O(basesoc_interface_we_rstpot_9186)
  );
  LUT3 #(
    .INIT ( 8'h02 ))
  basesoc_sram_bus_ack_rstpot (
    .I0(basesoc_sram_bus_cyc_basesoc_sram_bus_stb_AND_590_o),
    .I1(basesoc_sram_bus_ack_596),
    .I2(sys_rst),
    .O(basesoc_sram_bus_ack_rstpot_9185)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \picorv32/pcpi_div/pcpi_wait_q_rstpot  (
    .I0(\picorv32/pcpi_div/pcpi_wait_6681 ),
    .I1(sys_rst_INV_439_o_2326),
    .O(\picorv32/pcpi_div/pcpi_wait_q_rstpot_9190 )
  );
  LUT5 #(
    .INIT ( 32'hAAAAAAA8 ))
  \picorv32/pcpi_div/pcpi_wait_rstpot  (
    .I0(sys_rst_INV_439_o_2326),
    .I1(\picorv32/pcpi_div/instr_div_7841 ),
    .I2(\picorv32/pcpi_div/instr_divu_7840 ),
    .I3(\picorv32/pcpi_div/instr_rem_7839 ),
    .I4(\picorv32/pcpi_div/instr_remu_7838 ),
    .O(\picorv32/pcpi_div/pcpi_wait_rstpot_9191 )
  );
  LUT4 #(
    .INIT ( 16'hA3A0 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT5215_SW0  (
    .I0(basesoc_sdram_phaseinjector0_address_storage_full_12_1553),
    .I1(_n7115),
    .I2(_n7109),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT5212 ),
    .O(N2913)
  );
  LUT5 #(
    .INIT ( 32'h080C0800 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT5215  (
    .I0(basesoc_sdram_phaseinjector0_command_storage_full[4]),
    .I1(basesoc_csrbankarray_csrbank3_sel),
    .I2(_n7100),
    .I3(_n7103),
    .I4(N2913),
    .O(\GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT<4> )
  );
  LUT5 #(
    .INIT ( 32'hBBB8BB88 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT1112_SW0  (
    .I0(basesoc_sdram_phaseinjector0_wrdata_storage_full_16_1717),
    .I1(_n7121),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT152 ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT114 ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT1110 ),
    .O(N2915)
  );
  LUT6 #(
    .INIT ( 64'hACAF0000ACA00000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT1112  (
    .I0(basesoc_sdram_phaseinjector1_address_storage_full[0]),
    .I1(basesoc_sdram_phaseinjector0_wrdata_storage_full_24_1709),
    .I2(_n7151),
    .I3(_n7118),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT172 ),
    .I5(N2915),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT1111_8110 )
  );
  LUT5 #(
    .INIT ( 32'hBBB8BB88 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT2212_SW0  (
    .I0(basesoc_sdram_phaseinjector0_wrdata_storage_full_17_1716),
    .I1(_n7121),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT152 ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT224 ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT2210 ),
    .O(N2917)
  );
  LUT6 #(
    .INIT ( 64'hACAF0000ACA00000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT2212  (
    .I0(basesoc_sdram_phaseinjector1_address_storage_full[1]),
    .I1(basesoc_sdram_phaseinjector0_wrdata_storage_full_25_1708),
    .I2(_n7151),
    .I3(_n7118),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT172 ),
    .I5(N2917),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT2211_8119 )
  );
  LUT5 #(
    .INIT ( 32'hACAFACA0 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT619_SW0  (
    .I0(basesoc_sdram_phaseinjector0_status[13]),
    .I1(basesoc_sdram_phaseinjector0_status[5]),
    .I2(_n7136),
    .I3(_n7139),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT617 ),
    .O(N2919)
  );
  LUT6 #(
    .INIT ( 64'hBF00FFFF8F00FFFF ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT619  (
    .I0(basesoc_sdram_phaseinjector0_status[21]),
    .I1(_n7133),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT152 ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT612_8090 ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT162 ),
    .I5(N2919),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT618_8093 )
  );
  LUT5 #(
    .INIT ( 32'hACAFACA0 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT789_SW0  (
    .I0(basesoc_sdram_phaseinjector0_status[15]),
    .I1(basesoc_sdram_phaseinjector0_status[7]),
    .I2(_n7136),
    .I3(_n7139),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT787_8164 ),
    .O(N2921)
  );
  LUT6 #(
    .INIT ( 64'hBF00FFFF8F00FFFF ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT789  (
    .I0(basesoc_sdram_phaseinjector0_status[23]),
    .I1(_n7133),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT152 ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT782_8161 ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT162 ),
    .I5(N2921),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT788_8165 )
  );
  LUT6 #(
    .INIT ( 64'h00738CFF00F30CFF ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT5213_SW0  (
    .I0(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT521_8097 ),
    .I1(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT52 ),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT172 ),
    .I3(N1327),
    .I4(N1328),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT528 ),
    .O(N2923)
  );
  LUT6 #(
    .INIT ( 64'hCCCCA0A0CCCCA0AF ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT5213  (
    .I0(basesoc_sdram_phaseinjector1_address_storage_full_12_1566),
    .I1(basesoc_sdram_phaseinjector1_command_storage_full[4]),
    .I2(_n7148),
    .I3(_n7154),
    .I4(_n7142),
    .I5(N2923),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT5212 )
  );
  LUT6 #(
    .INIT ( 64'hF0F8008800880088 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<30>4_SW0  (
    .I0(\picorv32/reg_pc [30]),
    .I1(\picorv32/is_lui_auipc_jal_6647 ),
    .I2(\picorv32/decoded_rs1[5]_read_port_354_OUT<30> ),
    .I3(\picorv32/instr_lui ),
    .I4(\picorv32/decoded_rs1[5]_reduce_or_354_o ),
    .I5(\picorv32/_n1603 ),
    .O(N2925)
  );
  LUT5 #(
    .INIT ( 32'hFF202020 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<30>4  (
    .I0(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<30>3_8354 ),
    .I1(\picorv32/GND_2_o_GND_2_o_equal_501_o ),
    .I2(\picorv32/cpu_state_FSM_FFd3 ),
    .I3(\picorv32/cpu_state_FSM_FFd5 ),
    .I4(N2925),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<30>4_8355 )
  );
  LUT6 #(
    .INIT ( 64'hF0F8008800880088 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<29>4_SW0  (
    .I0(\picorv32/reg_pc [29]),
    .I1(\picorv32/is_lui_auipc_jal_6647 ),
    .I2(\picorv32/decoded_rs1[5]_read_port_354_OUT<29> ),
    .I3(\picorv32/instr_lui ),
    .I4(\picorv32/decoded_rs1[5]_reduce_or_354_o ),
    .I5(\picorv32/_n1603 ),
    .O(N2927)
  );
  LUT5 #(
    .INIT ( 32'hFF202020 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<29>4  (
    .I0(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<29>3_8356 ),
    .I1(\picorv32/GND_2_o_GND_2_o_equal_501_o ),
    .I2(\picorv32/cpu_state_FSM_FFd3 ),
    .I3(\picorv32/cpu_state_FSM_FFd5 ),
    .I4(N2927),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<29>4_8357 )
  );
  LUT6 #(
    .INIT ( 64'hF0F8008800880088 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<28>4_SW0  (
    .I0(\picorv32/reg_pc [28]),
    .I1(\picorv32/is_lui_auipc_jal_6647 ),
    .I2(\picorv32/decoded_rs1[5]_read_port_354_OUT<28> ),
    .I3(\picorv32/instr_lui ),
    .I4(\picorv32/decoded_rs1[5]_reduce_or_354_o ),
    .I5(\picorv32/_n1603 ),
    .O(N2929)
  );
  LUT5 #(
    .INIT ( 32'hFF202020 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<28>4  (
    .I0(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<28>3_8358 ),
    .I1(\picorv32/GND_2_o_GND_2_o_equal_501_o ),
    .I2(\picorv32/cpu_state_FSM_FFd3 ),
    .I3(\picorv32/cpu_state_FSM_FFd5 ),
    .I4(N2929),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<28>4_8359 )
  );
  LUT6 #(
    .INIT ( 64'hF0F8008800880088 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<3>3_SW0  (
    .I0(\picorv32/reg_pc [3]),
    .I1(\picorv32/is_lui_auipc_jal_6647 ),
    .I2(\picorv32/decoded_rs1[5]_read_port_354_OUT<3> ),
    .I3(\picorv32/instr_lui ),
    .I4(\picorv32/decoded_rs1[5]_reduce_or_354_o ),
    .I5(\picorv32/_n1603 ),
    .O(N2931)
  );
  LUT5 #(
    .INIT ( 32'hFF202020 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<3>3  (
    .I0(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<3>2_8595 ),
    .I1(\picorv32/GND_2_o_GND_2_o_equal_501_o ),
    .I2(\picorv32/cpu_state_FSM_FFd3 ),
    .I3(\picorv32/cpu_state_FSM_FFd5 ),
    .I4(N2931),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<3>3_8596 )
  );
  LUT6 #(
    .INIT ( 64'hF0F8008800880088 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<2>3_SW0  (
    .I0(\picorv32/reg_pc [2]),
    .I1(\picorv32/is_lui_auipc_jal_6647 ),
    .I2(\picorv32/decoded_rs1[5]_read_port_354_OUT<2> ),
    .I3(\picorv32/instr_lui ),
    .I4(\picorv32/decoded_rs1[5]_reduce_or_354_o ),
    .I5(\picorv32/_n1603 ),
    .O(N2933)
  );
  LUT5 #(
    .INIT ( 32'hFF202020 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<2>3  (
    .I0(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<2>2_8597 ),
    .I1(\picorv32/GND_2_o_GND_2_o_equal_501_o ),
    .I2(\picorv32/cpu_state_FSM_FFd3 ),
    .I3(\picorv32/cpu_state_FSM_FFd5 ),
    .I4(N2933),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<2>3_8598 )
  );
  LUT6 #(
    .INIT ( 64'hF0F8008800880088 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<1>3_SW0  (
    .I0(\picorv32/reg_pc [1]),
    .I1(\picorv32/is_lui_auipc_jal_6647 ),
    .I2(\picorv32/decoded_rs1[5]_read_port_354_OUT<1> ),
    .I3(\picorv32/instr_lui ),
    .I4(\picorv32/decoded_rs1[5]_reduce_or_354_o ),
    .I5(\picorv32/_n1603 ),
    .O(N2935)
  );
  LUT5 #(
    .INIT ( 32'hFF202020 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<1>3  (
    .I0(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<1>2_8623 ),
    .I1(\picorv32/GND_2_o_GND_2_o_equal_501_o ),
    .I2(\picorv32/cpu_state_FSM_FFd3 ),
    .I3(\picorv32/cpu_state_FSM_FFd5 ),
    .I4(N2935),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_584_OUT<1>3_8624 )
  );
  LUT3 #(
    .INIT ( 8'hA8 ))
  \picorv32/_n16111_SW1_G  (
    .I0(\picorv32/decoded_imm [0]),
    .I1(\picorv32/is_lui_auipc_jal_6647 ),
    .I2(\picorv32/is_jalr_addi_slti_sltiu_xori_ori_andi_6421 ),
    .O(N2756)
  );
  LUT5 #(
    .INIT ( 32'h15D5D5D5 ))
  \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<1>  (
    .I0(\picorv32/timer[31]_GND_2_o_sub_379_OUT<1>_FRB_5779 ),
    .I1(\picorv32/cpu_state_FSM_FFd5 ),
    .I2(\picorv32/instr_timer_6423 ),
    .I3(\picorv32/decoded_rs1[5]_reduce_or_354_o ),
    .I4(\picorv32/decoded_rs1[5]_read_port_354_OUT<1> ),
    .O(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<1>_4934 )
  );
  LUT5 #(
    .INIT ( 32'h15D5D5D5 ))
  \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<2>  (
    .I0(\picorv32/timer[31]_GND_2_o_sub_379_OUT<2>_FRB_5780 ),
    .I1(\picorv32/cpu_state_FSM_FFd5 ),
    .I2(\picorv32/instr_timer_6423 ),
    .I3(\picorv32/decoded_rs1[5]_reduce_or_354_o ),
    .I4(\picorv32/decoded_rs1[5]_read_port_354_OUT<2> ),
    .O(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<2>_4932 )
  );
  LUT5 #(
    .INIT ( 32'h15D5D5D5 ))
  \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<3>  (
    .I0(\picorv32/timer[31]_GND_2_o_sub_379_OUT<3>_FRB_5781 ),
    .I1(\picorv32/cpu_state_FSM_FFd5 ),
    .I2(\picorv32/instr_timer_6423 ),
    .I3(\picorv32/decoded_rs1[5]_reduce_or_354_o ),
    .I4(\picorv32/decoded_rs1[5]_read_port_354_OUT<3> ),
    .O(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<3>_4930 )
  );
  LUT5 #(
    .INIT ( 32'h15D5D5D5 ))
  \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<4>  (
    .I0(\picorv32/timer[31]_GND_2_o_sub_379_OUT<4>_FRB_5782 ),
    .I1(\picorv32/cpu_state_FSM_FFd5 ),
    .I2(\picorv32/instr_timer_6423 ),
    .I3(\picorv32/decoded_rs1[5]_reduce_or_354_o ),
    .I4(\picorv32/decoded_rs1[5]_read_port_354_OUT<4> ),
    .O(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<4>_4928 )
  );
  LUT5 #(
    .INIT ( 32'h15D5D5D5 ))
  \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<5>  (
    .I0(\picorv32/timer[31]_GND_2_o_sub_379_OUT<5>_FRB_5783 ),
    .I1(\picorv32/cpu_state_FSM_FFd5 ),
    .I2(\picorv32/instr_timer_6423 ),
    .I3(\picorv32/decoded_rs1[5]_reduce_or_354_o ),
    .I4(\picorv32/decoded_rs1[5]_read_port_354_OUT<5> ),
    .O(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<5>_4926 )
  );
  LUT5 #(
    .INIT ( 32'h15D5D5D5 ))
  \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<6>  (
    .I0(\picorv32/timer[31]_GND_2_o_sub_379_OUT<6>_FRB_5784 ),
    .I1(\picorv32/cpu_state_FSM_FFd5 ),
    .I2(\picorv32/instr_timer_6423 ),
    .I3(\picorv32/decoded_rs1[5]_reduce_or_354_o ),
    .I4(\picorv32/decoded_rs1[5]_read_port_354_OUT<6> ),
    .O(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<6>_4924 )
  );
  LUT3 #(
    .INIT ( 8'hA8 ))
  \picorv32/_n16111_SW0  (
    .I0(\picorv32/decoded_imm [0]),
    .I1(\picorv32/is_lui_auipc_jal_6647 ),
    .I2(\picorv32/is_jalr_addi_slti_sltiu_xori_ori_andi_6421 ),
    .O(N2341)
  );
  LUT5 #(
    .INIT ( 32'h15D5D5D5 ))
  \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<7>  (
    .I0(\picorv32/timer[31]_GND_2_o_sub_379_OUT<7>_FRB_5785 ),
    .I1(\picorv32/cpu_state_FSM_FFd5 ),
    .I2(\picorv32/instr_timer_6423 ),
    .I3(\picorv32/decoded_rs1[5]_reduce_or_354_o ),
    .I4(\picorv32/decoded_rs1[5]_read_port_354_OUT<7> ),
    .O(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<7>_4922 )
  );
  LUT5 #(
    .INIT ( 32'h202A757F ))
  \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_lut<1>  (
    .I0(basesoc_timer0_en_storage_full_1578),
    .I1(basesoc_timer0_reload_storage_full[1]),
    .I2(basesoc_timer0_zero_trigger_INV_217_o),
    .I3(\basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT<1>_FRB_1990 ),
    .I4(basesoc_timer0_load_storage_full[1]),
    .O(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_lut<1>_3873 )
  );
  LUT5 #(
    .INIT ( 32'h15D5D5D5 ))
  \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<8>  (
    .I0(\picorv32/timer[31]_GND_2_o_sub_379_OUT<8>_FRB_5786 ),
    .I1(\picorv32/cpu_state_FSM_FFd5 ),
    .I2(\picorv32/instr_timer_6423 ),
    .I3(\picorv32/decoded_rs1[5]_reduce_or_354_o ),
    .I4(\picorv32/decoded_rs1[5]_read_port_354_OUT<8> ),
    .O(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<8>_4920 )
  );
  LUT5 #(
    .INIT ( 32'h202A757F ))
  \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_lut<2>  (
    .I0(basesoc_timer0_en_storage_full_1578),
    .I1(basesoc_timer0_reload_storage_full[2]),
    .I2(basesoc_timer0_zero_trigger_INV_217_o),
    .I3(\basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT<2>_FRB_1989 ),
    .I4(basesoc_timer0_load_storage_full[2]),
    .O(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_lut<2>_3875 )
  );
  LUT2 #(
    .INIT ( 4'h7 ))
  \picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_lut<2>  (
    .I0(sys_rst_INV_439_o_2326),
    .I1(\picorv32/_n1587[30] ),
    .O(\picorv32/Madd_reg_pc[31]_GND_2_o_add_337_OUT_lut<2>_4964 )
  );
  LUT5 #(
    .INIT ( 32'h15D5D5D5 ))
  \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<9>  (
    .I0(\picorv32/timer[31]_GND_2_o_sub_379_OUT<9>_FRB_5787 ),
    .I1(\picorv32/cpu_state_FSM_FFd5 ),
    .I2(\picorv32/instr_timer_6423 ),
    .I3(\picorv32/decoded_rs1[5]_reduce_or_354_o ),
    .I4(\picorv32/decoded_rs1[5]_read_port_354_OUT<9> ),
    .O(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<9>_4918 )
  );
  LUT5 #(
    .INIT ( 32'h202A757F ))
  \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_lut<3>  (
    .I0(basesoc_timer0_en_storage_full_1578),
    .I1(basesoc_timer0_reload_storage_full[3]),
    .I2(basesoc_timer0_zero_trigger_INV_217_o),
    .I3(\basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT<3>_FRB_1988 ),
    .I4(basesoc_timer0_load_storage_full[3]),
    .O(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_lut<3>_3877 )
  );
  LUT5 #(
    .INIT ( 32'h15D5D5D5 ))
  \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<10>  (
    .I0(\picorv32/timer[31]_GND_2_o_sub_379_OUT<10>_FRB_5788 ),
    .I1(\picorv32/cpu_state_FSM_FFd5 ),
    .I2(\picorv32/instr_timer_6423 ),
    .I3(\picorv32/decoded_rs1[5]_reduce_or_354_o ),
    .I4(\picorv32/decoded_rs1[5]_read_port_354_OUT<10> ),
    .O(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<10>_4916 )
  );
  LUT5 #(
    .INIT ( 32'h202A757F ))
  \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_lut<4>  (
    .I0(basesoc_timer0_en_storage_full_1578),
    .I1(basesoc_timer0_reload_storage_full[4]),
    .I2(basesoc_timer0_zero_trigger_INV_217_o),
    .I3(\basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT<4>_FRB_1987 ),
    .I4(basesoc_timer0_load_storage_full[4]),
    .O(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_lut<4>_3879 )
  );
  LUT5 #(
    .INIT ( 32'h15D5D5D5 ))
  \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<11>  (
    .I0(\picorv32/timer[31]_GND_2_o_sub_379_OUT<11>_FRB_5789 ),
    .I1(\picorv32/cpu_state_FSM_FFd5 ),
    .I2(\picorv32/instr_timer_6423 ),
    .I3(\picorv32/decoded_rs1[5]_reduce_or_354_o ),
    .I4(\picorv32/decoded_rs1[5]_read_port_354_OUT<11> ),
    .O(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<11>_4914 )
  );
  LUT5 #(
    .INIT ( 32'h202A757F ))
  \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_lut<5>  (
    .I0(basesoc_timer0_en_storage_full_1578),
    .I1(basesoc_timer0_reload_storage_full[5]),
    .I2(basesoc_timer0_zero_trigger_INV_217_o),
    .I3(\basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT<5>_FRB_1986 ),
    .I4(basesoc_timer0_load_storage_full[5]),
    .O(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_lut<5>_3881 )
  );
  LUT5 #(
    .INIT ( 32'h15D5D5D5 ))
  \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<12>  (
    .I0(\picorv32/timer[31]_GND_2_o_sub_379_OUT<12>_FRB_5790 ),
    .I1(\picorv32/cpu_state_FSM_FFd5 ),
    .I2(\picorv32/instr_timer_6423 ),
    .I3(\picorv32/decoded_rs1[5]_reduce_or_354_o ),
    .I4(\picorv32/decoded_rs1[5]_read_port_354_OUT<12> ),
    .O(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<12>_4912 )
  );
  LUT5 #(
    .INIT ( 32'h202A757F ))
  \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_lut<6>  (
    .I0(basesoc_timer0_en_storage_full_1578),
    .I1(basesoc_timer0_reload_storage_full[6]),
    .I2(basesoc_timer0_zero_trigger_INV_217_o),
    .I3(\basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT<6>_FRB_1985 ),
    .I4(basesoc_timer0_load_storage_full[6]),
    .O(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_lut<6>_3883 )
  );
  LUT5 #(
    .INIT ( 32'h15D5D5D5 ))
  \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<13>  (
    .I0(\picorv32/timer[31]_GND_2_o_sub_379_OUT<13>_FRB_5791 ),
    .I1(\picorv32/cpu_state_FSM_FFd5 ),
    .I2(\picorv32/instr_timer_6423 ),
    .I3(\picorv32/decoded_rs1[5]_reduce_or_354_o ),
    .I4(\picorv32/decoded_rs1[5]_read_port_354_OUT<13> ),
    .O(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<13>_4910 )
  );
  LUT5 #(
    .INIT ( 32'h202A757F ))
  \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_lut<7>  (
    .I0(basesoc_timer0_en_storage_full_1578),
    .I1(basesoc_timer0_reload_storage_full[7]),
    .I2(basesoc_timer0_zero_trigger_INV_217_o),
    .I3(\basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT<7>_FRB_1984 ),
    .I4(basesoc_timer0_load_storage_full[7]),
    .O(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_lut<7>_3885 )
  );
  LUT5 #(
    .INIT ( 32'h15D5D5D5 ))
  \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<14>  (
    .I0(\picorv32/timer[31]_GND_2_o_sub_379_OUT<14>_FRB_5792 ),
    .I1(\picorv32/cpu_state_FSM_FFd5 ),
    .I2(\picorv32/instr_timer_6423 ),
    .I3(\picorv32/decoded_rs1[5]_reduce_or_354_o ),
    .I4(\picorv32/decoded_rs1[5]_read_port_354_OUT<14> ),
    .O(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<14>_4908 )
  );
  LUT5 #(
    .INIT ( 32'h202A757F ))
  \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_lut<8>  (
    .I0(basesoc_timer0_en_storage_full_1578),
    .I1(basesoc_timer0_reload_storage_full_8_1829),
    .I2(basesoc_timer0_zero_trigger_INV_217_o),
    .I3(\basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT<8>_FRB_1983 ),
    .I4(basesoc_timer0_load_storage_full_8_1797),
    .O(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_lut<8>_3887 )
  );
  LUT5 #(
    .INIT ( 32'h15D5D5D5 ))
  \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<15>  (
    .I0(\picorv32/timer[31]_GND_2_o_sub_379_OUT<15>_FRB_5793 ),
    .I1(\picorv32/cpu_state_FSM_FFd5 ),
    .I2(\picorv32/instr_timer_6423 ),
    .I3(\picorv32/decoded_rs1[5]_reduce_or_354_o ),
    .I4(\picorv32/decoded_rs1[5]_read_port_354_OUT<15> ),
    .O(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<15>_4906 )
  );
  LUT5 #(
    .INIT ( 32'h202A757F ))
  \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_lut<9>  (
    .I0(basesoc_timer0_en_storage_full_1578),
    .I1(basesoc_timer0_reload_storage_full_9_1828),
    .I2(basesoc_timer0_zero_trigger_INV_217_o),
    .I3(\basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT<9>_FRB_1982 ),
    .I4(basesoc_timer0_load_storage_full_9_1796),
    .O(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_lut<9>_3889 )
  );
  LUT5 #(
    .INIT ( 32'h15D5D5D5 ))
  \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<16>  (
    .I0(\picorv32/timer[31]_GND_2_o_sub_379_OUT<16>_FRB_5794 ),
    .I1(\picorv32/cpu_state_FSM_FFd5 ),
    .I2(\picorv32/instr_timer_6423 ),
    .I3(\picorv32/decoded_rs1[5]_reduce_or_354_o ),
    .I4(\picorv32/decoded_rs1[5]_read_port_354_OUT<16> ),
    .O(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<16>_4904 )
  );
  LUT5 #(
    .INIT ( 32'h202A757F ))
  \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_lut<10>  (
    .I0(basesoc_timer0_en_storage_full_1578),
    .I1(basesoc_timer0_reload_storage_full_10_1827),
    .I2(basesoc_timer0_zero_trigger_INV_217_o),
    .I3(\basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT<10>_FRB_1981 ),
    .I4(basesoc_timer0_load_storage_full_10_1795),
    .O(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_lut<10>_3891 )
  );
  LUT5 #(
    .INIT ( 32'h15D5D5D5 ))
  \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<17>  (
    .I0(\picorv32/timer[31]_GND_2_o_sub_379_OUT<17>_FRB_5795 ),
    .I1(\picorv32/cpu_state_FSM_FFd5 ),
    .I2(\picorv32/instr_timer_6423 ),
    .I3(\picorv32/decoded_rs1[5]_reduce_or_354_o ),
    .I4(\picorv32/decoded_rs1[5]_read_port_354_OUT<17> ),
    .O(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<17>_4902 )
  );
  LUT5 #(
    .INIT ( 32'h202A757F ))
  \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_lut<11>  (
    .I0(basesoc_timer0_en_storage_full_1578),
    .I1(basesoc_timer0_reload_storage_full_11_1826),
    .I2(basesoc_timer0_zero_trigger_INV_217_o),
    .I3(\basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT<11>_FRB_1980 ),
    .I4(basesoc_timer0_load_storage_full_11_1794),
    .O(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_lut<11>_3893 )
  );
  LUT5 #(
    .INIT ( 32'h15D5D5D5 ))
  \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<18>  (
    .I0(\picorv32/timer[31]_GND_2_o_sub_379_OUT<18>_FRB_5796 ),
    .I1(\picorv32/cpu_state_FSM_FFd5 ),
    .I2(\picorv32/instr_timer_6423 ),
    .I3(\picorv32/decoded_rs1[5]_reduce_or_354_o ),
    .I4(\picorv32/decoded_rs1[5]_read_port_354_OUT<18> ),
    .O(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<18>_4900 )
  );
  LUT5 #(
    .INIT ( 32'h202A757F ))
  \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_lut<12>  (
    .I0(basesoc_timer0_en_storage_full_1578),
    .I1(basesoc_timer0_reload_storage_full_12_1825),
    .I2(basesoc_timer0_zero_trigger_INV_217_o),
    .I3(\basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT<12>_FRB_1979 ),
    .I4(basesoc_timer0_load_storage_full_12_1793),
    .O(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_lut<12>_3895 )
  );
  LUT5 #(
    .INIT ( 32'h15D5D5D5 ))
  \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<19>  (
    .I0(\picorv32/timer[31]_GND_2_o_sub_379_OUT<19>_FRB_5797 ),
    .I1(\picorv32/cpu_state_FSM_FFd5 ),
    .I2(\picorv32/instr_timer_6423 ),
    .I3(\picorv32/decoded_rs1[5]_reduce_or_354_o ),
    .I4(\picorv32/decoded_rs1[5]_read_port_354_OUT<19> ),
    .O(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<19>_4898 )
  );
  LUT5 #(
    .INIT ( 32'h202A757F ))
  \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_lut<13>  (
    .I0(basesoc_timer0_en_storage_full_1578),
    .I1(basesoc_timer0_reload_storage_full_13_1824),
    .I2(basesoc_timer0_zero_trigger_INV_217_o),
    .I3(\basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT<13>_FRB_1978 ),
    .I4(basesoc_timer0_load_storage_full_13_1792),
    .O(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_lut<13>_3897 )
  );
  LUT5 #(
    .INIT ( 32'h15D5D5D5 ))
  \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<20>  (
    .I0(\picorv32/timer[31]_GND_2_o_sub_379_OUT<20>_FRB_5798 ),
    .I1(\picorv32/cpu_state_FSM_FFd5 ),
    .I2(\picorv32/instr_timer_6423 ),
    .I3(\picorv32/decoded_rs1[5]_reduce_or_354_o ),
    .I4(\picorv32/decoded_rs1[5]_read_port_354_OUT<20> ),
    .O(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<20>_4896 )
  );
  LUT5 #(
    .INIT ( 32'h202A757F ))
  \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_lut<14>  (
    .I0(basesoc_timer0_en_storage_full_1578),
    .I1(basesoc_timer0_reload_storage_full_14_1823),
    .I2(basesoc_timer0_zero_trigger_INV_217_o),
    .I3(\basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT<14>_FRB_1977 ),
    .I4(basesoc_timer0_load_storage_full_14_1791),
    .O(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_lut<14>_3899 )
  );
  LUT5 #(
    .INIT ( 32'h15D5D5D5 ))
  \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<21>  (
    .I0(\picorv32/timer[31]_GND_2_o_sub_379_OUT<21>_FRB_5799 ),
    .I1(\picorv32/cpu_state_FSM_FFd5 ),
    .I2(\picorv32/instr_timer_6423 ),
    .I3(\picorv32/decoded_rs1[5]_reduce_or_354_o ),
    .I4(\picorv32/decoded_rs1[5]_read_port_354_OUT<21> ),
    .O(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<21>_4894 )
  );
  LUT5 #(
    .INIT ( 32'h202A757F ))
  \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_lut<15>  (
    .I0(basesoc_timer0_en_storage_full_1578),
    .I1(basesoc_timer0_reload_storage_full_15_1822),
    .I2(basesoc_timer0_zero_trigger_INV_217_o),
    .I3(\basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT<15>_FRB_1976 ),
    .I4(basesoc_timer0_load_storage_full_15_1790),
    .O(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_lut<15>_3901 )
  );
  LUT5 #(
    .INIT ( 32'h15D5D5D5 ))
  \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<22>  (
    .I0(\picorv32/timer[31]_GND_2_o_sub_379_OUT<22>_FRB_5800 ),
    .I1(\picorv32/cpu_state_FSM_FFd5 ),
    .I2(\picorv32/instr_timer_6423 ),
    .I3(\picorv32/decoded_rs1[5]_reduce_or_354_o ),
    .I4(\picorv32/decoded_rs1[5]_read_port_354_OUT<22> ),
    .O(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<22>_4892 )
  );
  LUT5 #(
    .INIT ( 32'h202A757F ))
  \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_lut<16>  (
    .I0(basesoc_timer0_en_storage_full_1578),
    .I1(basesoc_timer0_reload_storage_full_16_1821),
    .I2(basesoc_timer0_zero_trigger_INV_217_o),
    .I3(\basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT<16>_FRB_1975 ),
    .I4(basesoc_timer0_load_storage_full_16_1789),
    .O(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_lut<16>_3903 )
  );
  LUT5 #(
    .INIT ( 32'h15D5D5D5 ))
  \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<23>  (
    .I0(\picorv32/timer[31]_GND_2_o_sub_379_OUT<23>_FRB_5801 ),
    .I1(\picorv32/cpu_state_FSM_FFd5 ),
    .I2(\picorv32/instr_timer_6423 ),
    .I3(\picorv32/decoded_rs1[5]_reduce_or_354_o ),
    .I4(\picorv32/decoded_rs1[5]_read_port_354_OUT<23> ),
    .O(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<23>_4890 )
  );
  LUT5 #(
    .INIT ( 32'h202A757F ))
  \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_lut<17>  (
    .I0(basesoc_timer0_en_storage_full_1578),
    .I1(basesoc_timer0_reload_storage_full_17_1820),
    .I2(basesoc_timer0_zero_trigger_INV_217_o),
    .I3(\basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT<17>_FRB_1974 ),
    .I4(basesoc_timer0_load_storage_full_17_1788),
    .O(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_lut<17>_3905 )
  );
  LUT5 #(
    .INIT ( 32'h15D5D5D5 ))
  \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<24>  (
    .I0(\picorv32/timer[31]_GND_2_o_sub_379_OUT<24>_FRB_5802 ),
    .I1(\picorv32/cpu_state_FSM_FFd5 ),
    .I2(\picorv32/instr_timer_6423 ),
    .I3(\picorv32/decoded_rs1[5]_reduce_or_354_o ),
    .I4(\picorv32/decoded_rs1[5]_read_port_354_OUT<24> ),
    .O(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<24>_4888 )
  );
  LUT5 #(
    .INIT ( 32'h202A757F ))
  \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_lut<18>  (
    .I0(basesoc_timer0_en_storage_full_1578),
    .I1(basesoc_timer0_reload_storage_full_18_1819),
    .I2(basesoc_timer0_zero_trigger_INV_217_o),
    .I3(\basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT<18>_FRB_1973 ),
    .I4(basesoc_timer0_load_storage_full_18_1787),
    .O(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_lut<18>_3907 )
  );
  LUT5 #(
    .INIT ( 32'h15D5D5D5 ))
  \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<25>  (
    .I0(\picorv32/timer[31]_GND_2_o_sub_379_OUT<25>_FRB_5803 ),
    .I1(\picorv32/cpu_state_FSM_FFd5 ),
    .I2(\picorv32/instr_timer_6423 ),
    .I3(\picorv32/decoded_rs1[5]_reduce_or_354_o ),
    .I4(\picorv32/decoded_rs1[5]_read_port_354_OUT<25> ),
    .O(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<25>_4886 )
  );
  LUT5 #(
    .INIT ( 32'h202A757F ))
  \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_lut<19>  (
    .I0(basesoc_timer0_en_storage_full_1578),
    .I1(basesoc_timer0_reload_storage_full_19_1818),
    .I2(basesoc_timer0_zero_trigger_INV_217_o),
    .I3(\basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT<19>_FRB_1972 ),
    .I4(basesoc_timer0_load_storage_full_19_1786),
    .O(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_lut<19>_3909 )
  );
  LUT5 #(
    .INIT ( 32'h15D5D5D5 ))
  \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<26>  (
    .I0(\picorv32/timer[31]_GND_2_o_sub_379_OUT<26>_FRB_5804 ),
    .I1(\picorv32/cpu_state_FSM_FFd5 ),
    .I2(\picorv32/instr_timer_6423 ),
    .I3(\picorv32/decoded_rs1[5]_reduce_or_354_o ),
    .I4(\picorv32/decoded_rs1[5]_read_port_354_OUT<26> ),
    .O(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<26>_4884 )
  );
  LUT5 #(
    .INIT ( 32'h202A757F ))
  \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_lut<20>  (
    .I0(basesoc_timer0_en_storage_full_1578),
    .I1(basesoc_timer0_reload_storage_full_20_1817),
    .I2(basesoc_timer0_zero_trigger_INV_217_o),
    .I3(\basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT<20>_FRB_1971 ),
    .I4(basesoc_timer0_load_storage_full_20_1785),
    .O(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_lut<20>_3911 )
  );
  LUT5 #(
    .INIT ( 32'h15D5D5D5 ))
  \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<27>  (
    .I0(\picorv32/timer[31]_GND_2_o_sub_379_OUT<27>_FRB_5805 ),
    .I1(\picorv32/cpu_state_FSM_FFd5 ),
    .I2(\picorv32/instr_timer_6423 ),
    .I3(\picorv32/decoded_rs1[5]_reduce_or_354_o ),
    .I4(\picorv32/decoded_rs1[5]_read_port_354_OUT<27> ),
    .O(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<27>_4882 )
  );
  LUT5 #(
    .INIT ( 32'h202A757F ))
  \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_lut<21>  (
    .I0(basesoc_timer0_en_storage_full_1578),
    .I1(basesoc_timer0_reload_storage_full_21_1816),
    .I2(basesoc_timer0_zero_trigger_INV_217_o),
    .I3(\basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT<21>_FRB_1970 ),
    .I4(basesoc_timer0_load_storage_full_21_1784),
    .O(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_lut<21>_3913 )
  );
  LUT5 #(
    .INIT ( 32'h15D5D5D5 ))
  \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<28>  (
    .I0(\picorv32/timer[31]_GND_2_o_sub_379_OUT<28>_FRB_5806 ),
    .I1(\picorv32/cpu_state_FSM_FFd5 ),
    .I2(\picorv32/instr_timer_6423 ),
    .I3(\picorv32/decoded_rs1[5]_reduce_or_354_o ),
    .I4(\picorv32/decoded_rs1[5]_read_port_354_OUT<28> ),
    .O(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<28>_4880 )
  );
  LUT5 #(
    .INIT ( 32'h202A757F ))
  \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_lut<22>  (
    .I0(basesoc_timer0_en_storage_full_1578),
    .I1(basesoc_timer0_reload_storage_full_22_1815),
    .I2(basesoc_timer0_zero_trigger_INV_217_o),
    .I3(\basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT<22>_FRB_1969 ),
    .I4(basesoc_timer0_load_storage_full_22_1783),
    .O(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_lut<22>_3915 )
  );
  LUT5 #(
    .INIT ( 32'h15D5D5D5 ))
  \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<29>  (
    .I0(\picorv32/timer[31]_GND_2_o_sub_379_OUT<29>_FRB_5807 ),
    .I1(\picorv32/cpu_state_FSM_FFd5 ),
    .I2(\picorv32/instr_timer_6423 ),
    .I3(\picorv32/decoded_rs1[5]_reduce_or_354_o ),
    .I4(\picorv32/decoded_rs1[5]_read_port_354_OUT<29> ),
    .O(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<29>_4878 )
  );
  LUT5 #(
    .INIT ( 32'h202A757F ))
  \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_lut<23>  (
    .I0(basesoc_timer0_en_storage_full_1578),
    .I1(basesoc_timer0_reload_storage_full_23_1814),
    .I2(basesoc_timer0_zero_trigger_INV_217_o),
    .I3(\basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT<23>_FRB_1968 ),
    .I4(basesoc_timer0_load_storage_full_23_1782),
    .O(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_lut<23>_3917 )
  );
  LUT5 #(
    .INIT ( 32'h15D5D5D5 ))
  \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<30>  (
    .I0(\picorv32/timer[31]_GND_2_o_sub_379_OUT<30>_FRB_5808 ),
    .I1(\picorv32/cpu_state_FSM_FFd5 ),
    .I2(\picorv32/instr_timer_6423 ),
    .I3(\picorv32/decoded_rs1[5]_reduce_or_354_o ),
    .I4(\picorv32/decoded_rs1[5]_read_port_354_OUT<30> ),
    .O(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<30>_4876 )
  );
  LUT5 #(
    .INIT ( 32'h202A757F ))
  \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_lut<24>  (
    .I0(basesoc_timer0_en_storage_full_1578),
    .I1(basesoc_timer0_reload_storage_full_24_1813),
    .I2(basesoc_timer0_zero_trigger_INV_217_o),
    .I3(\basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT<24>_FRB_1967 ),
    .I4(basesoc_timer0_load_storage_full_24_1781),
    .O(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_lut<24>_3919 )
  );
  LUT5 #(
    .INIT ( 32'h202A757F ))
  \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_lut<25>  (
    .I0(basesoc_timer0_en_storage_full_1578),
    .I1(basesoc_timer0_reload_storage_full_25_1812),
    .I2(basesoc_timer0_zero_trigger_INV_217_o),
    .I3(\basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT<25>_FRB_1966 ),
    .I4(basesoc_timer0_load_storage_full_25_1780),
    .O(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_lut<25>_3921 )
  );
  LUT5 #(
    .INIT ( 32'h202A757F ))
  \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_lut<26>  (
    .I0(basesoc_timer0_en_storage_full_1578),
    .I1(basesoc_timer0_reload_storage_full_26_1811),
    .I2(basesoc_timer0_zero_trigger_INV_217_o),
    .I3(\basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT<26>_FRB_1965 ),
    .I4(basesoc_timer0_load_storage_full_26_1779),
    .O(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_lut<26>_3923 )
  );
  LUT5 #(
    .INIT ( 32'h202A757F ))
  \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_lut<27>  (
    .I0(basesoc_timer0_en_storage_full_1578),
    .I1(basesoc_timer0_reload_storage_full_27_1810),
    .I2(basesoc_timer0_zero_trigger_INV_217_o),
    .I3(\basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT<27>_FRB_1964 ),
    .I4(basesoc_timer0_load_storage_full_27_1778),
    .O(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_lut<27>_3925 )
  );
  LUT5 #(
    .INIT ( 32'h202A757F ))
  \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_lut<28>  (
    .I0(basesoc_timer0_en_storage_full_1578),
    .I1(basesoc_timer0_reload_storage_full_28_1809),
    .I2(basesoc_timer0_zero_trigger_INV_217_o),
    .I3(\basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT<28>_FRB_1963 ),
    .I4(basesoc_timer0_load_storage_full_28_1777),
    .O(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_lut<28>_3927 )
  );
  LUT5 #(
    .INIT ( 32'h202A757F ))
  \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_lut<29>  (
    .I0(basesoc_timer0_en_storage_full_1578),
    .I1(basesoc_timer0_reload_storage_full_29_1808),
    .I2(basesoc_timer0_zero_trigger_INV_217_o),
    .I3(\basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT<29>_FRB_1962 ),
    .I4(basesoc_timer0_load_storage_full_29_1776),
    .O(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_lut<29>_3929 )
  );
  LUT5 #(
    .INIT ( 32'h202A757F ))
  \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_lut<30>  (
    .I0(basesoc_timer0_en_storage_full_1578),
    .I1(basesoc_timer0_reload_storage_full_30_1807),
    .I2(basesoc_timer0_zero_trigger_INV_217_o),
    .I3(\basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT<30>_FRB_1961 ),
    .I4(basesoc_timer0_load_storage_full_30_1775),
    .O(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_lut<30>_3931 )
  );
  LUT5 #(
    .INIT ( 32'h15D5D5D5 ))
  \picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<31>  (
    .I0(\picorv32/timer[31]_GND_2_o_sub_379_OUT<31>_FRB_5809 ),
    .I1(\picorv32/cpu_state_FSM_FFd5 ),
    .I2(\picorv32/instr_timer_6423 ),
    .I3(\picorv32/decoded_rs1[5]_reduce_or_354_o ),
    .I4(\picorv32/decoded_rs1[5]_read_port_354_OUT<31> ),
    .O(\picorv32/Msub_timer[31]_GND_2_o_sub_379_OUT_lut<31>_4875 )
  );
  LUT5 #(
    .INIT ( 32'h202A757F ))
  \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_lut<31>  (
    .I0(basesoc_timer0_en_storage_full_1578),
    .I1(basesoc_timer0_reload_storage_full_31_1806),
    .I2(basesoc_timer0_zero_trigger_INV_217_o),
    .I3(\basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT<31>_FRB_1960 ),
    .I4(basesoc_timer0_load_storage_full_31_1774),
    .O(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1115_OUT_lut<31>_3932 )
  );
  LUT6 #(
    .INIT ( 64'hFBEAF3C05140F3C0 ))
  basesoc_sdram_bankmachine0_row_open2 (
    .I0(bankmachine0_state_FSM_FFd2_947),
    .I1(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_0_BRB0_9653),
    .I2(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_2_BRB2_9659),
    .I3(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_2_BRB1_9658),
    .I4(bankmachine0_state_FSM_FFd3_948),
    .I5(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[12]),
    .O(basesoc_sdram_bankmachine0_row_open_mmx_out)
  );
  LUT6 #(
    .INIT ( 64'hFBEAF3C05140F3C0 ))
  basesoc_sdram_bankmachine0_row_open11 (
    .I0(bankmachine0_state_FSM_FFd2_947),
    .I1(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_0_BRB0_9653),
    .I2(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_3_BRB2_9661),
    .I3(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_3_BRB1_9660),
    .I4(bankmachine0_state_FSM_FFd3_948),
    .I5(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[13]),
    .O(basesoc_sdram_bankmachine0_row_open_mmx_out1)
  );
  LUT6 #(
    .INIT ( 64'hFBEAF3C05140F3C0 ))
  basesoc_sdram_bankmachine0_row_open31 (
    .I0(bankmachine0_state_FSM_FFd2_947),
    .I1(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_0_BRB0_9653),
    .I2(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_0_BRB2_9655),
    .I3(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_0_BRB1_9654),
    .I4(bankmachine0_state_FSM_FFd3_948),
    .I5(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[10]),
    .O(basesoc_sdram_bankmachine0_row_open_mmx_out11)
  );
  LUT6 #(
    .INIT ( 64'hFBEAF3C05140F3C0 ))
  basesoc_sdram_bankmachine0_row_open41 (
    .I0(bankmachine0_state_FSM_FFd2_947),
    .I1(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_0_BRB0_9653),
    .I2(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_1_BRB2_9657),
    .I3(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_1_BRB1_9656),
    .I4(bankmachine0_state_FSM_FFd3_948),
    .I5(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[11]),
    .O(basesoc_sdram_bankmachine0_row_open_mmx_out12)
  );
  LUT6 #(
    .INIT ( 64'hFBEAF3C05140F3C0 ))
  basesoc_sdram_bankmachine0_row_open51 (
    .I0(bankmachine0_state_FSM_FFd2_947),
    .I1(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_0_BRB0_9653),
    .I2(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_4_BRB2_9663),
    .I3(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_4_BRB1_9662),
    .I4(bankmachine0_state_FSM_FFd3_948),
    .I5(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[14]),
    .O(basesoc_sdram_bankmachine0_row_open_mmx_out2)
  );
  LUT6 #(
    .INIT ( 64'hFBEAF3C05140F3C0 ))
  basesoc_sdram_bankmachine0_row_open71 (
    .I0(bankmachine0_state_FSM_FFd2_947),
    .I1(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_0_BRB0_9653),
    .I2(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_5_BRB2_9665),
    .I3(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_5_BRB1_9664),
    .I4(bankmachine0_state_FSM_FFd3_948),
    .I5(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[15]),
    .O(basesoc_sdram_bankmachine0_row_open_mmx_out4)
  );
  LUT6 #(
    .INIT ( 64'hFBEAF3C05140F3C0 ))
  basesoc_sdram_bankmachine0_row_open81 (
    .I0(bankmachine0_state_FSM_FFd2_947),
    .I1(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_0_BRB0_9653),
    .I2(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_6_BRB2_9667),
    .I3(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_6_BRB1_9666),
    .I4(bankmachine0_state_FSM_FFd3_948),
    .I5(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[16]),
    .O(basesoc_sdram_bankmachine0_row_open_mmx_out5)
  );
  LUT6 #(
    .INIT ( 64'hFBEAF3C05140F3C0 ))
  basesoc_sdram_bankmachine0_row_open91 (
    .I0(bankmachine0_state_FSM_FFd2_947),
    .I1(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_0_BRB0_9653),
    .I2(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_7_BRB2_9669),
    .I3(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_7_BRB1_9668),
    .I4(bankmachine0_state_FSM_FFd3_948),
    .I5(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[17]),
    .O(basesoc_sdram_bankmachine0_row_open_mmx_out6)
  );
  LUT6 #(
    .INIT ( 64'hFBEAF3C05140F3C0 ))
  basesoc_sdram_bankmachine1_row_open2 (
    .I0(bankmachine1_state_FSM_FFd2_950),
    .I1(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_0_BRB0_9670),
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_2_BRB2_9676),
    .I3(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_2_BRB1_9675),
    .I4(bankmachine1_state_FSM_FFd3_951),
    .I5(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[12]),
    .O(basesoc_sdram_bankmachine1_row_open_mmx_out)
  );
  LUT6 #(
    .INIT ( 64'hFBEAF3C05140F3C0 ))
  basesoc_sdram_bankmachine1_row_open11 (
    .I0(bankmachine1_state_FSM_FFd2_950),
    .I1(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_0_BRB0_9670),
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_3_BRB2_9678),
    .I3(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_3_BRB1_9677),
    .I4(bankmachine1_state_FSM_FFd3_951),
    .I5(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[13]),
    .O(basesoc_sdram_bankmachine1_row_open_mmx_out1)
  );
  LUT6 #(
    .INIT ( 64'hFBEAF3C05140F3C0 ))
  basesoc_sdram_bankmachine1_row_open31 (
    .I0(bankmachine1_state_FSM_FFd2_950),
    .I1(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_0_BRB0_9670),
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_0_BRB2_9672),
    .I3(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_0_BRB1_9671),
    .I4(bankmachine1_state_FSM_FFd3_951),
    .I5(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[10]),
    .O(basesoc_sdram_bankmachine1_row_open_mmx_out11)
  );
  LUT6 #(
    .INIT ( 64'hFBEAF3C05140F3C0 ))
  basesoc_sdram_bankmachine1_row_open41 (
    .I0(bankmachine1_state_FSM_FFd2_950),
    .I1(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_0_BRB0_9670),
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_1_BRB2_9674),
    .I3(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_1_BRB1_9673),
    .I4(bankmachine1_state_FSM_FFd3_951),
    .I5(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[11]),
    .O(basesoc_sdram_bankmachine1_row_open_mmx_out12)
  );
  LUT6 #(
    .INIT ( 64'hFBEAF3C05140F3C0 ))
  basesoc_sdram_bankmachine1_row_open51 (
    .I0(bankmachine1_state_FSM_FFd2_950),
    .I1(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_0_BRB0_9670),
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_4_BRB2_9680),
    .I3(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_4_BRB1_9679),
    .I4(bankmachine1_state_FSM_FFd3_951),
    .I5(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[14]),
    .O(basesoc_sdram_bankmachine1_row_open_mmx_out2)
  );
  LUT6 #(
    .INIT ( 64'hFBEAF3C05140F3C0 ))
  basesoc_sdram_bankmachine1_row_open61 (
    .I0(bankmachine1_state_FSM_FFd2_950),
    .I1(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_0_BRB0_9670),
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_5_BRB2_9682),
    .I3(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_5_BRB1_9681),
    .I4(bankmachine1_state_FSM_FFd3_951),
    .I5(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[15]),
    .O(basesoc_sdram_bankmachine1_row_open_mmx_out3)
  );
  LUT6 #(
    .INIT ( 64'hFBEAF3C05140F3C0 ))
  basesoc_sdram_bankmachine1_row_open81 (
    .I0(bankmachine1_state_FSM_FFd2_950),
    .I1(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_0_BRB0_9670),
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_6_BRB2_9684),
    .I3(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_6_BRB1_9683),
    .I4(bankmachine1_state_FSM_FFd3_951),
    .I5(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[16]),
    .O(basesoc_sdram_bankmachine1_row_open_mmx_out5)
  );
  LUT6 #(
    .INIT ( 64'hFBEAF3C05140F3C0 ))
  basesoc_sdram_bankmachine1_row_open91 (
    .I0(bankmachine1_state_FSM_FFd2_950),
    .I1(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_0_BRB0_9670),
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_7_BRB2_9686),
    .I3(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_7_BRB1_9685),
    .I4(bankmachine1_state_FSM_FFd3_951),
    .I5(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[17]),
    .O(basesoc_sdram_bankmachine1_row_open_mmx_out6)
  );
  LUT6 #(
    .INIT ( 64'hFBEAF3C05140F3C0 ))
  basesoc_sdram_bankmachine2_row_open2 (
    .I0(bankmachine2_state_FSM_FFd2_953),
    .I1(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_0_BRB0_9687),
    .I2(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_2_BRB2_9693),
    .I3(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_2_BRB1_9692),
    .I4(bankmachine2_state_FSM_FFd3_954),
    .I5(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[12]),
    .O(basesoc_sdram_bankmachine2_row_open_mmx_out)
  );
  LUT6 #(
    .INIT ( 64'hFBEAF3C05140F3C0 ))
  basesoc_sdram_bankmachine2_row_open11 (
    .I0(bankmachine2_state_FSM_FFd2_953),
    .I1(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_0_BRB0_9687),
    .I2(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_3_BRB2_9695),
    .I3(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_3_BRB1_9694),
    .I4(bankmachine2_state_FSM_FFd3_954),
    .I5(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[13]),
    .O(basesoc_sdram_bankmachine2_row_open_mmx_out1)
  );
  LUT6 #(
    .INIT ( 64'hFBEAF3C05140F3C0 ))
  basesoc_sdram_bankmachine2_row_open31 (
    .I0(bankmachine2_state_FSM_FFd2_953),
    .I1(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_0_BRB0_9687),
    .I2(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_0_BRB2_9689),
    .I3(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_0_BRB1_9688),
    .I4(bankmachine2_state_FSM_FFd3_954),
    .I5(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[10]),
    .O(basesoc_sdram_bankmachine2_row_open_mmx_out11)
  );
  LUT6 #(
    .INIT ( 64'hFBEAF3C05140F3C0 ))
  basesoc_sdram_bankmachine2_row_open41 (
    .I0(bankmachine2_state_FSM_FFd2_953),
    .I1(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_0_BRB0_9687),
    .I2(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_1_BRB2_9691),
    .I3(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_1_BRB1_9690),
    .I4(bankmachine2_state_FSM_FFd3_954),
    .I5(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[11]),
    .O(basesoc_sdram_bankmachine2_row_open_mmx_out12)
  );
  LUT6 #(
    .INIT ( 64'hFBEAF3C05140F3C0 ))
  basesoc_sdram_bankmachine2_row_open51 (
    .I0(bankmachine2_state_FSM_FFd2_953),
    .I1(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_0_BRB0_9687),
    .I2(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_4_BRB2_9697),
    .I3(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_4_BRB1_9696),
    .I4(bankmachine2_state_FSM_FFd3_954),
    .I5(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[14]),
    .O(basesoc_sdram_bankmachine2_row_open_mmx_out2)
  );
  LUT6 #(
    .INIT ( 64'hFBEAF3C05140F3C0 ))
  basesoc_sdram_bankmachine2_row_open61 (
    .I0(bankmachine2_state_FSM_FFd2_953),
    .I1(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_0_BRB0_9687),
    .I2(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_5_BRB2_9699),
    .I3(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_5_BRB1_9698),
    .I4(bankmachine2_state_FSM_FFd3_954),
    .I5(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[15]),
    .O(basesoc_sdram_bankmachine2_row_open_mmx_out3)
  );
  LUT6 #(
    .INIT ( 64'hFBEAF3C05140F3C0 ))
  basesoc_sdram_bankmachine2_row_open71 (
    .I0(bankmachine2_state_FSM_FFd2_953),
    .I1(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_0_BRB0_9687),
    .I2(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_6_BRB2_9701),
    .I3(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_6_BRB1_9700),
    .I4(bankmachine2_state_FSM_FFd3_954),
    .I5(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[16]),
    .O(basesoc_sdram_bankmachine2_row_open_mmx_out4)
  );
  LUT6 #(
    .INIT ( 64'hFBEAF3C05140F3C0 ))
  basesoc_sdram_bankmachine2_row_open91 (
    .I0(bankmachine2_state_FSM_FFd2_953),
    .I1(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_0_BRB0_9687),
    .I2(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_7_BRB2_9703),
    .I3(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_7_BRB1_9702),
    .I4(bankmachine2_state_FSM_FFd3_954),
    .I5(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[17]),
    .O(basesoc_sdram_bankmachine2_row_open_mmx_out6)
  );
  LUT6 #(
    .INIT ( 64'hFBEAF3C05140F3C0 ))
  basesoc_sdram_bankmachine3_row_open2 (
    .I0(bankmachine3_state_FSM_FFd2_956),
    .I1(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_0_BRB0_9704),
    .I2(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_2_BRB2_9710),
    .I3(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_2_BRB1_9709),
    .I4(bankmachine3_state_FSM_FFd3_957),
    .I5(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[12]),
    .O(basesoc_sdram_bankmachine3_row_open_mmx_out)
  );
  LUT6 #(
    .INIT ( 64'hFBEAF3C05140F3C0 ))
  basesoc_sdram_bankmachine3_row_open11 (
    .I0(bankmachine3_state_FSM_FFd2_956),
    .I1(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_0_BRB0_9704),
    .I2(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_3_BRB2_9712),
    .I3(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_3_BRB1_9711),
    .I4(bankmachine3_state_FSM_FFd3_957),
    .I5(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[13]),
    .O(basesoc_sdram_bankmachine3_row_open_mmx_out1)
  );
  LUT6 #(
    .INIT ( 64'hFBEAF3C05140F3C0 ))
  basesoc_sdram_bankmachine3_row_open31 (
    .I0(bankmachine3_state_FSM_FFd2_956),
    .I1(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_0_BRB0_9704),
    .I2(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_0_BRB2_9706),
    .I3(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_0_BRB1_9705),
    .I4(bankmachine3_state_FSM_FFd3_957),
    .I5(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[10]),
    .O(basesoc_sdram_bankmachine3_row_open_mmx_out11)
  );
  LUT6 #(
    .INIT ( 64'hFBEAF3C05140F3C0 ))
  basesoc_sdram_bankmachine3_row_open41 (
    .I0(bankmachine3_state_FSM_FFd2_956),
    .I1(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_0_BRB0_9704),
    .I2(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_1_BRB2_9708),
    .I3(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_1_BRB1_9707),
    .I4(bankmachine3_state_FSM_FFd3_957),
    .I5(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[11]),
    .O(basesoc_sdram_bankmachine3_row_open_mmx_out12)
  );
  LUT6 #(
    .INIT ( 64'hFBEAF3C05140F3C0 ))
  basesoc_sdram_bankmachine3_row_open51 (
    .I0(bankmachine3_state_FSM_FFd2_956),
    .I1(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_0_BRB0_9704),
    .I2(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_4_BRB2_9714),
    .I3(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_4_BRB1_9713),
    .I4(bankmachine3_state_FSM_FFd3_957),
    .I5(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[14]),
    .O(basesoc_sdram_bankmachine3_row_open_mmx_out2)
  );
  LUT6 #(
    .INIT ( 64'hFBEAF3C05140F3C0 ))
  basesoc_sdram_bankmachine3_row_open61 (
    .I0(bankmachine3_state_FSM_FFd2_956),
    .I1(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_0_BRB0_9704),
    .I2(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_5_BRB2_9716),
    .I3(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_5_BRB1_9715),
    .I4(bankmachine3_state_FSM_FFd3_957),
    .I5(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[15]),
    .O(basesoc_sdram_bankmachine3_row_open_mmx_out3)
  );
  LUT6 #(
    .INIT ( 64'hFBEAF3C05140F3C0 ))
  basesoc_sdram_bankmachine3_row_open71 (
    .I0(bankmachine3_state_FSM_FFd2_956),
    .I1(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_0_BRB0_9704),
    .I2(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_6_BRB2_9718),
    .I3(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_6_BRB1_9717),
    .I4(bankmachine3_state_FSM_FFd3_957),
    .I5(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[16]),
    .O(basesoc_sdram_bankmachine3_row_open_mmx_out4)
  );
  LUT6 #(
    .INIT ( 64'hFBEAF3C05140F3C0 ))
  basesoc_sdram_bankmachine3_row_open81 (
    .I0(bankmachine3_state_FSM_FFd2_956),
    .I1(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_0_BRB0_9704),
    .I2(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_7_BRB2_9720),
    .I3(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_7_BRB1_9719),
    .I4(bankmachine3_state_FSM_FFd3_957),
    .I5(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[17]),
    .O(basesoc_sdram_bankmachine3_row_open_mmx_out5)
  );
  LUT3 #(
    .INIT ( 8'hA2 ))
  \picorv32/is_lui_auipc_jal_jalr_addi_add_sub_rstpot  (
    .I0(\picorv32/instr_lui_reduce_or_153_o ),
    .I1(\picorv32/decoder_trigger ),
    .I2(\picorv32/decoder_pseudo_trigger ),
    .O(\picorv32/is_lui_auipc_jal_jalr_addi_add_sub_rstpot_9188 )
  );
  LUT6 #(
    .INIT ( 64'h9A9A9A9A9A9A9ADF ))
  basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce1_SW3_G (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[0]),
    .I1(basesoc_sdram_bankmachine3_row_opened_1639),
    .I2(basesoc_sdram_bankmachine3_cmd_buffer_valid_n_1341),
    .I3(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[3]),
    .I4(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[2]),
    .I5(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[1]),
    .O(N2672)
  );
  LUT6 #(
    .INIT ( 64'h9A9A9A8A99999988 ))
  basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce1_SW5_F (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[1]),
    .I1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[0]),
    .I2(basesoc_sdram_bankmachine3_row_opened_1639),
    .I3(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[3]),
    .I4(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[2]),
    .I5(basesoc_sdram_bankmachine3_cmd_buffer_valid_n_1341),
    .O(N2673)
  );
  LUT6 #(
    .INIT ( 64'h6666666255555550 ))
  basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce1_SW3_F (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[0]),
    .I1(basesoc_sdram_bankmachine3_row_opened_1639),
    .I2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[1]),
    .I3(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[3]),
    .I4(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[2]),
    .I5(basesoc_sdram_bankmachine3_cmd_buffer_valid_n_1341),
    .O(N2671)
  );
  LUT6 #(
    .INIT ( 64'h888888888888D888 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1329_OUT6113_SW0  (
    .I0(_n7103),
    .I1(basesoc_sdram_phaseinjector0_command_storage_full[5]),
    .I2(_n7142),
    .I3(basesoc_sdram_phaseinjector1_command_storage_full[5]),
    .I4(_n7109),
    .I5(_n7115),
    .O(N1407)
  );
  LUT5 #(
    .INIT ( 32'h20A82020 ))
  \picorv32/_n1544<0>1  (
    .I0(\picorv32/mem_rdata_q [31]),
    .I1(\picorv32/is_beq_bne_blt_bge_bltu_bgeu_BRB0_9725 ),
    .I2(\picorv32/is_beq_bne_blt_bge_bltu_bgeu_BRB3_9728 ),
    .I3(\picorv32/is_beq_bne_blt_bge_bltu_bgeu_BRB1_9726 ),
    .I4(\picorv32/is_beq_bne_blt_bge_bltu_bgeu_BRB2_9727 ),
    .O(\picorv32/_n1544 [0])
  );
  LUT3 #(
    .INIT ( 8'h72 ))
  basesoc_bus_wishbone_ack_rstpot (
    .I0(basesoc_counter[1]),
    .I1(basesoc_counter[0]),
    .I2(basesoc_bus_wishbone_ack_1014),
    .O(basesoc_bus_wishbone_ack_rstpot_9179)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA695 ))
  \picorv32/_n1416_inv_SW2  (
    .I0(\picorv32/mem_state [1]),
    .I1(\picorv32/mem_state_0_BRB0_10249 ),
    .I2(\picorv32/mem_state_0_BRB2_10251 ),
    .I3(\picorv32/mem_state_0_BRB1_10250 ),
    .I4(\picorv32/trap_6566 ),
    .O(N1450)
  );
  LUT4 #(
    .INIT ( 16'h0010 ))
  _n5660_inv1_SW2 (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[1]),
    .I1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[0]),
    .I2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_do_read1_rstpot),
    .I3(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .O(N1443)
  );
  LUT5 #(
    .INIT ( 32'hFFFFFEBA ))
  basesoc_sdram_choose_req_want_reads_inv1 (
    .I0(multiplexer_state_FSM_FFd3_2742),
    .I1(multiplexer_state_FSM_FFd2_BRB0_10274),
    .I2(multiplexer_state_FSM_FFd2_BRB1_10275),
    .I3(multiplexer_state_FSM_FFd2_BRB2_10276),
    .I4(multiplexer_state_FSM_FFd1),
    .O(basesoc_sdram_choose_req_want_reads_inv)
  );
  LUT5 #(
    .INIT ( 32'hFFFFACFF ))
  basesoc_sdram_choose_req_want_writes_inv1 (
    .I0(multiplexer_state_FSM_FFd2_BRB2_10276),
    .I1(multiplexer_state_FSM_FFd2_BRB1_10275),
    .I2(multiplexer_state_FSM_FFd2_BRB0_10274),
    .I3(multiplexer_state_FSM_FFd3_2742),
    .I4(multiplexer_state_FSM_FFd1),
    .O(basesoc_sdram_choose_req_want_writes_inv)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFAC ))
  Mmux_basesoc_sdram_bankmachine0_cmd_ready11_SW0 (
    .I0(multiplexer_state_FSM_FFd2_BRB2_10276),
    .I1(multiplexer_state_FSM_FFd2_BRB1_10275),
    .I2(multiplexer_state_FSM_FFd2_BRB0_10274),
    .I3(basesoc_sdram_choose_req_grant_FSM_FFd1_960),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd2_961),
    .I5(multiplexer_state_FSM_FFd1),
    .O(N1315)
  );
  LUT4 #(
    .INIT ( 16'hFFCA ))
  Mmux_basesoc_sdram_bankmachine0_cmd_ready11_SW1 (
    .I0(multiplexer_state_FSM_FFd2_BRB1_10275),
    .I1(multiplexer_state_FSM_FFd2_BRB2_10276),
    .I2(multiplexer_state_FSM_FFd2_BRB0_10274),
    .I3(multiplexer_state_FSM_FFd1),
    .O(N1316)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFACFFFFFF ))
  Mmux_basesoc_sdram_bankmachine3_cmd_ready11_SW0 (
    .I0(multiplexer_state_FSM_FFd2_BRB2_10276),
    .I1(multiplexer_state_FSM_FFd2_BRB1_10275),
    .I2(multiplexer_state_FSM_FFd2_BRB0_10274),
    .I3(basesoc_sdram_choose_req_grant_FSM_FFd1_960),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd2_961),
    .I5(multiplexer_state_FSM_FFd1),
    .O(N1318)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFACFFFF ))
  Mmux_basesoc_sdram_bankmachine1_cmd_ready11_SW0 (
    .I0(multiplexer_state_FSM_FFd2_BRB2_10276),
    .I1(multiplexer_state_FSM_FFd2_BRB1_10275),
    .I2(multiplexer_state_FSM_FFd2_BRB0_10274),
    .I3(basesoc_sdram_choose_req_grant_FSM_FFd1_960),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd2_961),
    .I5(multiplexer_state_FSM_FFd1),
    .O(N1321)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFACFF ))
  Mmux_basesoc_sdram_bankmachine2_cmd_ready11_SW0 (
    .I0(multiplexer_state_FSM_FFd2_BRB2_10276),
    .I1(multiplexer_state_FSM_FFd2_BRB1_10275),
    .I2(multiplexer_state_FSM_FFd2_BRB0_10274),
    .I3(basesoc_sdram_choose_req_grant_FSM_FFd1_960),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd2_961),
    .I5(multiplexer_state_FSM_FFd1),
    .O(N1324)
  );
  LUT6 #(
    .INIT ( 64'hCA00000000000000 ))
  Mmux_basesoc_picorv32_mem_ready11_SW36 (
    .I0(\picorv32/mem_state_0_BRB1_10250 ),
    .I1(\picorv32/mem_state_0_BRB2_10251 ),
    .I2(\picorv32/mem_state_0_BRB0_10249 ),
    .I3(\picorv32/mem_state [1]),
    .I4(sys_rst_INV_439_o1),
    .I5(\picorv32/mem_do_rinst ),
    .O(N1641)
  );
  LUT5 #(
    .INIT ( 32'h88800800 ))
  \picorv32/mem_xfer_mem_state[1]_OR_413_o1_SW0  (
    .I0(\picorv32/mem_do_rinst ),
    .I1(\picorv32/mem_state [1]),
    .I2(\picorv32/mem_state_0_BRB0_10249 ),
    .I3(\picorv32/mem_state_0_BRB1_10250 ),
    .I4(\picorv32/mem_state_0_BRB2_10251 ),
    .O(N1428)
  );
  LUT5 #(
    .INIT ( 32'hFFF0EEE0 ))
  \picorv32/mem_xfer_mem_state[1]_OR_413_o1_SW1  (
    .I0(\picorv32/mem_do_wdata ),
    .I1(\picorv32/mem_do_rdata ),
    .I2(\picorv32/mem_state [1]),
    .I3(\picorv32/mem_state [0]),
    .I4(\picorv32/mem_do_rinst ),
    .O(N1429)
  );
  LUT4 #(
    .INIT ( 16'h8288 ))
  basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce1_SW1_F (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[3]),
    .I1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .I2(basesoc_sdram_bankmachine3_row_opened_1639),
    .I3(basesoc_sdram_bankmachine3_cmd_buffer_valid_n_1341),
    .O(N2669)
  );
  LUT6 #(
    .INIT ( 64'h8000000180000000 ))
  _n5612_inv1_SW4 (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .I1(basesoc_sdram_bankmachine0_cmd_buffer_valid_n_1212),
    .I2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[2]),
    .I3(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[1]),
    .I4(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[0]),
    .I5(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[3]),
    .O(N1517)
  );
  LUT6 #(
    .INIT ( 64'h8001800180018000 ))
  _n5612_inv1_SW2 (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .I1(basesoc_sdram_bankmachine0_cmd_buffer_valid_n_1212),
    .I2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[1]),
    .I3(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[0]),
    .I4(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[2]),
    .I5(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[3]),
    .O(N1514)
  );
  LUT6 #(
    .INIT ( 64'h0000001010001010 ))
  \picorv32/_n1416_inv_SW1  (
    .I0(\picorv32/mem_state [1]),
    .I1(\picorv32/trap_6566 ),
    .I2(N921),
    .I3(\picorv32/mem_state_0_BRB0_10249 ),
    .I4(\picorv32/mem_state_0_BRB1_10250 ),
    .I5(\picorv32/mem_state_0_BRB2_10251 ),
    .O(N1449)
  );
  LUT6 #(
    .INIT ( 64'hE4E400E4E4FF00FF ))
  \picorv32/mem_xfer1_SW1  (
    .I0(\picorv32/mem_state_0_BRB0_10249 ),
    .I1(\picorv32/mem_state_0_BRB1_10250 ),
    .I2(\picorv32/mem_state_0_BRB2_10251 ),
    .I3(\picorv32/mem_state [1]),
    .I4(\picorv32/mem_do_rinst ),
    .I5(\picorv32/mem_do_wdata ),
    .O(N1622)
  );
  LUT6 #(
    .INIT ( 64'h8000000180000000 ))
  _n5628_inv1_SW4 (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_we),
    .I1(basesoc_sdram_bankmachine1_cmd_buffer_valid_n_1255),
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[2]),
    .I3(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[1]),
    .I4(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[0]),
    .I5(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[3]),
    .O(N1527)
  );
  LUT6 #(
    .INIT ( 64'h8001800180018000 ))
  _n5628_inv1_SW2 (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_we),
    .I1(basesoc_sdram_bankmachine1_cmd_buffer_valid_n_1255),
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[1]),
    .I3(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[0]),
    .I4(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[3]),
    .I5(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[2]),
    .O(N1524)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFAA8AAAAA ))
  basesoc_sdram_cmd_valid1 (
    .I0(\refresher_state_FSM_FFd1-In ),
    .I1(basesoc_sdram_generator_counter[0]),
    .I2(basesoc_sdram_generator_counter[3]),
    .I3(basesoc_sdram_generator_counter[2]),
    .I4(basesoc_sdram_generator_counter[1]),
    .I5(\refresher_state_FSM_FFd2-In ),
    .O(N1939)
  );
  LUT4 #(
    .INIT ( 16'h0145 ))
  basesoc_sdram_choose_cmd_cmd_ready1 (
    .I0(multiplexer_state_FSM_FFd1),
    .I1(multiplexer_state_FSM_FFd2_BRB0_10274),
    .I2(multiplexer_state_FSM_FFd2_BRB1_10275),
    .I3(multiplexer_state_FSM_FFd2_BRB2_10276),
    .O(basesoc_sdram_choose_cmd_cmd_ready)
  );
  LUT5 #(
    .INIT ( 32'hAEAAA2AA ))
  \picorv32/pcpi_div/outsign_rstpot  (
    .I0(\picorv32/pcpi_div/outsign_7907 ),
    .I1(\picorv32/pcpi_div/pcpi_wait_6681 ),
    .I2(\picorv32/pcpi_div/pcpi_wait_q_8003 ),
    .I3(sys_rst_INV_439_o_2326),
    .I4(\picorv32/pcpi_div/instr_div_instr_rem_OR_376_o ),
    .O(\picorv32/pcpi_div/outsign_rstpot_9192 )
  );
  LUT5 #(
    .INIT ( 32'hFFFF7520 ))
  \picorv32/PWR_10_o_decoded_imm_uj[31]_select_280_OUT<1>11  (
    .I0(\picorv32/is_beq_bne_blt_bge_bltu_bgeu_BRB0_9725 ),
    .I1(\picorv32/is_beq_bne_blt_bge_bltu_bgeu_BRB1_9726 ),
    .I2(\picorv32/is_beq_bne_blt_bge_bltu_bgeu_BRB2_9727 ),
    .I3(\picorv32/is_beq_bne_blt_bge_bltu_bgeu_BRB3_9728 ),
    .I4(\picorv32/is_sb_sh_sw ),
    .O(\picorv32/PWR_10_o_decoded_imm_uj[31]_select_280_OUT<1>1 )
  );
  LUT6 #(
    .INIT ( 64'h2AAAAAA2FFFFFFFF ))
  basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce1_SW1 (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_valid_n_1298),
    .I1(basesoc_sdram_bankmachine2_row_opened_1637),
    .I2(bankmachine2_state_FSM_FFd2_953),
    .I3(bankmachine2_state_FSM_FFd3_954),
    .I4(bankmachine2_state_FSM_FFd1_952),
    .I5(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_do_read1_rstpot),
    .O(N1340)
  );
  LUT6 #(
    .INIT ( 64'h2AAAAAA2FFFFFFFF ))
  basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce1_SW1 (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_valid_n_1212),
    .I1(basesoc_sdram_bankmachine0_row_opened_1633),
    .I2(bankmachine0_state_FSM_FFd2_947),
    .I3(bankmachine0_state_FSM_FFd3_948),
    .I4(bankmachine0_state_FSM_FFd1_946),
    .I5(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_do_read1_rstpot),
    .O(N1343)
  );
  LUT6 #(
    .INIT ( 64'h2AAAAAA2FFFFFFFF ))
  basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce1_SW1 (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_valid_n_1255),
    .I1(basesoc_sdram_bankmachine1_row_opened_1635),
    .I2(bankmachine1_state_FSM_FFd2_950),
    .I3(bankmachine1_state_FSM_FFd3_951),
    .I4(bankmachine1_state_FSM_FFd1_949),
    .I5(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_do_read1_rstpot),
    .O(N1346)
  );
  LUT4 #(
    .INIT ( 16'h9AAA ))
  basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce1_SW5_G (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[1]),
    .I1(basesoc_sdram_bankmachine3_row_opened_1639),
    .I2(basesoc_sdram_bankmachine3_cmd_buffer_valid_n_1341),
    .I3(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[0]),
    .O(N2674)
  );
  LUT5 #(
    .INIT ( 32'hFFFFAAA8 ))
  basesoc_sdram_time1_3_glue_set (
    .I0(basesoc_sdram_time1[3]),
    .I1(basesoc_sdram_time1[0]),
    .I2(basesoc_sdram_time1[1]),
    .I3(basesoc_sdram_time1[2]),
    .I4(basesoc_sdram_choose_req_want_writes_inv),
    .O(basesoc_sdram_time1_3_glue_set_8851)
  );
  LUT6 #(
    .INIT ( 64'hFFFFAAA9FFFFAAA8 ))
  basesoc_sdram_time0_3_glue_set (
    .I0(basesoc_sdram_time0[3]),
    .I1(basesoc_sdram_time0[0]),
    .I2(basesoc_sdram_time0[1]),
    .I3(basesoc_sdram_time0[2]),
    .I4(basesoc_sdram_choose_req_want_reads_inv),
    .I5(basesoc_sdram_time0[4]),
    .O(basesoc_sdram_time0_3_glue_set_8855)
  );
  LUT5 #(
    .INIT ( 32'h0000FCAA ))
  \picorv32/mem_instr_rstpot1  (
    .I0(\picorv32/mem_instr_432 ),
    .I1(\picorv32/mem_do_prefetch ),
    .I2(\picorv32/mem_do_rinst ),
    .I3(\picorv32/Reset_OR_DriverANDClockEnable ),
    .I4(\picorv32/_n1337_inv ),
    .O(\picorv32/mem_instr_rstpot1_9193 )
  );
  LUT4 #(
    .INIT ( 16'h0828 ))
  \picorv32/out411  (
    .I0(\picorv32/is_lb_lh_lw_lbu_lhu ),
    .I1(\picorv32/mem_rdata_q [14]),
    .I2(\picorv32/mem_rdata_q [13]),
    .I3(\picorv32/mem_rdata_q [12]),
    .O(N2826)
  );
  LUT6 #(
    .INIT ( 64'h9555555695555557 ))
  basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce1_SW6 (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[2]),
    .I1(basesoc_sdram_bankmachine3_cmd_buffer_valid_n_1341),
    .I2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[0]),
    .I3(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .I4(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[1]),
    .I5(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[3]),
    .O(N1576)
  );
  LUT5 #(
    .INIT ( 32'h99595565 ))
  basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce1_SW41 (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[1]),
    .I1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[0]),
    .I2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_do_read1_rstpot),
    .I3(basesoc_sdram_bankmachine3_cmd_buffer_valid_n_1341),
    .I4(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .O(N1573)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \picorv32/out195_1  (
    .I0(\picorv32/out411_FRB_5349 ),
    .I1(\picorv32/instr_andi_6313 ),
    .I2(\picorv32/instr_and_6305 ),
    .I3(\picorv32/out194_8576 ),
    .I4(\picorv32/out193_8575 ),
    .I5(\picorv32/instr_lui_reduce_or_153_o ),
    .O(\picorv32/out195_10311 )
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_interface_adr_1_1 (
    .C(sys_clk),
    .D(\picorv32/mem_addr [3]),
    .R(sys_rst),
    .Q(basesoc_interface_adr_1_1_10312)
  );
  FDE   \picorv32/instr_timer_1  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_688_o ),
    .D(\picorv32/mem_rdata_q[6]_mem_rdata_q[31]_AND_746_o ),
    .Q(\picorv32/instr_timer_1_10313 )
  );
  LUT5 #(
    .INIT ( 32'h10000000 ))
  \basesoc_done<19>4_1  (
    .I0(basesoc_count[18]),
    .I1(basesoc_count[19]),
    .I2(\basesoc_done<19>1_8034 ),
    .I3(basesoc_done_17[19]),
    .I4(\basesoc_done<19>2_8035 ),
    .O(\basesoc_done<19>4_10314 )
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  \picorv32/PWR_10_o_reg_op1[27]_select_505_OUT<10>11_1  (
    .I0(\picorv32/instr_srli_6429 ),
    .I1(\picorv32/instr_srl_6308 ),
    .I2(\picorv32/instr_srai_6428 ),
    .I3(\picorv32/instr_sra_6307 ),
    .O(\picorv32/PWR_10_o_reg_op1[27]_select_505_OUT<10>11_10315 )
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_interface_adr_1_2 (
    .C(sys_clk),
    .D(\picorv32/mem_addr [3]),
    .R(sys_rst),
    .Q(basesoc_interface_adr_1_2_10316)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_interface_adr_0_1 (
    .C(sys_clk),
    .D(\picorv32/mem_addr [2]),
    .R(sys_rst),
    .Q(basesoc_interface_adr_0_1_10317)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_interface_adr_2_1 (
    .C(sys_clk),
    .D(\picorv32/mem_addr [4]),
    .R(sys_rst),
    .Q(basesoc_interface_adr_2_1_10318)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_interface_adr_3_1 (
    .C(sys_clk),
    .D(\picorv32/mem_addr [5]),
    .R(sys_rst),
    .Q(basesoc_interface_adr_3_1_10319)
  );
  LUT6 #(
    .INIT ( 64'h00000001FFFFFFFF ))
  \picorv32/_n16111_1  (
    .I0(N947),
    .I1(\picorv32/out361_FRB_5354 ),
    .I2(\picorv32/instr_timer_6423 ),
    .I3(\picorv32/instr_setq_6425 ),
    .I4(\picorv32/instr_getq_6426 ),
    .I5(\picorv32/out195_10311 ),
    .O(\picorv32/_n16111_10320 )
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_interface_adr_4_1 (
    .C(sys_clk),
    .D(\picorv32/mem_addr [6]),
    .R(sys_rst),
    .Q(basesoc_interface_adr_4_1_10321)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_interface_adr_5_1 (
    .C(sys_clk),
    .D(\picorv32/mem_addr [7]),
    .R(sys_rst),
    .Q(basesoc_interface_adr_5_1_10322)
  );
  FD #(
    .INIT ( 1'b0 ))
  basesoc_interface_we_1 (
    .C(sys_clk),
    .D(basesoc_interface_we_rstpot_9186),
    .Q(basesoc_interface_we_1_10323)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_interface_adr_10_1 (
    .C(sys_clk),
    .D(\picorv32/mem_addr [12]),
    .R(sys_rst),
    .Q(basesoc_interface_adr_10_1_10324)
  );
  LUT6 #(
    .INIT ( 64'h00FE00FF00FF00FF ))
  sys_rst_INV_439_o_1 (
    .I0(basesoc_interface_adr_2_1_10318),
    .I1(basesoc_interface_adr_1_2_10316),
    .I2(basesoc_interface_adr_0_1_10317),
    .I3(sys_rst),
    .I4(basesoc_csrbankarray_csrbank1_sel),
    .I5(N911),
    .O(sys_rst_INV_439_o1)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFF4000BF0000 ))
  \picorv32/mem_do_rinst_mem_done_AND_682_o1_1  (
    .I0(cache_state_FSM_FFd2_3702),
    .I1(cache_state_FSM_FFd3_3701),
    .I2(\basesoc_tag_do_tag[20]_GND_1_o_equal_403_o ),
    .I3(N1275),
    .I4(N1641),
    .I5(N1642),
    .O(\picorv32/mem_do_rinst_mem_done_AND_682_o1_10326 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/mem_state_0_BRB2_rstpot  (
    .I0(\picorv32/resetn_trap_OR_423_o_inv ),
    .I1(\picorv32/mem_state_0_BRB2_10251 ),
    .I2(N1254),
    .O(\picorv32/mem_state_0_BRB2_rstpot_10327 )
  );
  FD   \picorv32/mem_state_0_BRB2  (
    .C(sys_clk),
    .D(\picorv32/mem_state_0_BRB2_rstpot_10327 ),
    .Q(\picorv32/mem_state_0_BRB2_10251 )
  );
  INV   \Madd_n3906_lut<0>_INV_0  (
    .I(basesoc_sdram_bandwidth_period_731),
    .O(Madd_n3906_lut[0])
  );
  INV   \Mcount_crg_por_lut<1>_INV_0  (
    .I(crg_por[1]),
    .O(Mcount_crg_por_lut[1])
  );
  INV   \Mcount_crg_por_lut<2>_INV_0  (
    .I(crg_por[2]),
    .O(Mcount_crg_por_lut[2])
  );
  INV   \Mcount_crg_por_lut<3>_INV_0  (
    .I(crg_por[3]),
    .O(Mcount_crg_por_lut[3])
  );
  INV   \Mcount_crg_por_lut<4>_INV_0  (
    .I(crg_por[4]),
    .O(Mcount_crg_por_lut[4])
  );
  INV   \Mcount_crg_por_lut<5>_INV_0  (
    .I(crg_por[5]),
    .O(Mcount_crg_por_lut[5])
  );
  INV   \Mcount_crg_por_lut<6>_INV_0  (
    .I(crg_por[6]),
    .O(Mcount_crg_por_lut[6])
  );
  INV   \Mcount_crg_por_lut<7>_INV_0  (
    .I(crg_por[7]),
    .O(Mcount_crg_por_lut[7])
  );
  INV   \Mcount_crg_por_lut<8>_INV_0  (
    .I(crg_por[8]),
    .O(Mcount_crg_por_lut[8])
  );
  INV   \Mcount_crg_por_lut<9>_INV_0  (
    .I(crg_por[9]),
    .O(Mcount_crg_por_lut[9])
  );
  INV   \Mcount_crg_por_lut<10>_INV_0  (
    .I(crg_por[10]),
    .O(Mcount_crg_por_lut[10])
  );
  INV   \Mcount_basesoc_ctrl_bus_errors_lut<0>_INV_0  (
    .I(basesoc_ctrl_bus_errors[0]),
    .O(Mcount_basesoc_ctrl_bus_errors_lut[0])
  );
  INV   \picorv32/Mcount_count_cycle_lut<0>_INV_0  (
    .I(\picorv32/count_cycle [0]),
    .O(\picorv32/Mcount_count_cycle_lut [0])
  );
  INV   \picorv32/Mcount_count_instr_lut<0>_INV_0  (
    .I(\picorv32/count_instr [0]),
    .O(\picorv32/Mcount_count_instr_lut [0])
  );
  INV   xilinxasyncresetsynchronizerimpl01_INV_0 (
    .I(user_btn5_IBUF_2),
    .O(xilinxasyncresetsynchronizerimpl0)
  );
  INV   \switches<0>1_INV_0  (
    .I(user_sw0_IBUF_3),
    .O(switches[0])
  );
  INV   \switches<1>1_INV_0  (
    .I(user_sw1_IBUF_4),
    .O(switches[1])
  );
  INV   \switches<2>1_INV_0  (
    .I(user_sw2_IBUF_5),
    .O(switches[2])
  );
  INV   \switches<3>1_INV_0  (
    .I(user_sw3_IBUF_6),
    .O(switches[3])
  );
  INV   \switches<4>1_INV_0  (
    .I(user_sw4_IBUF_7),
    .O(switches[4])
  );
  INV   \switches<5>1_INV_0  (
    .I(user_sw5_IBUF_8),
    .O(switches[5])
  );
  INV   \switches<6>1_INV_0  (
    .I(user_sw6_IBUF_9),
    .O(switches[6])
  );
  INV   \switches<7>1_INV_0  (
    .I(user_sw7_IBUF_10),
    .O(switches[7])
  );
  INV   ddrphy_sdram_half_clk_n1_INV_0 (
    .I(sdram_half_clk),
    .O(ddrphy_sdram_half_clk_n)
  );
  INV   crg_clk_sdram_half_shifted_INV_440_o1_INV_0 (
    .I(crg_clk_sdram_half_shifted),
    .O(crg_clk_sdram_half_shifted_INV_440_o)
  );
  INV   basesoc_uart_rx_trigger1_INV_0 (
    .I(basesoc_uart_rx_fifo_readable_1624),
    .O(basesoc_uart_rx_trigger)
  );
  INV   ddrphy_dqs_t_d11_INV_0 (
    .I(ddrphy_r_dfi_wrdata_en[1]),
    .O(ddrphy_dqs_t_d1)
  );
  INV   user_btn1_inv1_INV_0 (
    .I(user_btn1_IBUF_12),
    .O(user_btn1_inv)
  );
  INV   user_btn0_inv1_INV_0 (
    .I(user_btn0_IBUF_11),
    .O(user_btn0_inv)
  );
  INV   user_btn4_inv1_INV_0 (
    .I(user_btn4_IBUF_15),
    .O(user_btn4_inv)
  );
  INV   user_btn2_inv1_INV_0 (
    .I(user_btn2_IBUF_13),
    .O(user_btn2_inv)
  );
  INV   user_btn3_inv1_INV_0 (
    .I(user_btn3_IBUF_14),
    .O(user_btn3_inv)
  );
  INV   \ddrphy_bitslip_cnt[3]_GND_1_o_equal_1158_o_inv1_INV_0  (
    .I(basesoc_sdram_cmd_payload_a[10]),
    .O(\ddrphy_bitslip_cnt[3]_GND_1_o_equal_1158_o_inv )
  );
  INV   \basesoc_sdram_bandwidth_counter_basesoc_sdram_bandwidth_period<24>_inv1_INV_0  (
    .I(basesoc_sdram_bandwidth_counter_23_1693),
    .O(\basesoc_sdram_bandwidth_counter_basesoc_sdram_bandwidth_period<24>_inv )
  );
  INV   \Mcount_ddrphy_phase_half_xor<0>11_INV_0  (
    .I(ddrphy_phase_half_304),
    .O(Result)
  );
  INV   \Mcount_basesoc_uart_tx_fifo_produce_xor<0>11_INV_0  (
    .I(basesoc_uart_tx_fifo_produce[0]),
    .O(\Result<0>3 )
  );
  INV   \Mcount_basesoc_uart_rx_fifo_consume_xor<0>11_INV_0  (
    .I(basesoc_uart_rx_fifo_consume[0]),
    .O(\Result<0>6 )
  );
  INV   \Mcount_basesoc_uart_tx_fifo_consume_xor<0>11_INV_0  (
    .I(basesoc_uart_tx_fifo_consume[0]),
    .O(\Result<0>4 )
  );
  INV   \Mcount_basesoc_uart_rx_fifo_produce_xor<0>11_INV_0  (
    .I(basesoc_uart_rx_fifo_produce[0]),
    .O(\Result<0>5 )
  );
  INV   \Mcount_dna_cnt_xor<0>11_INV_0  (
    .I(dna_cnt[0]),
    .O(\Result<0>7 )
  );
  INV   \Mcount_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce_xor<0>11_INV_0  (
    .I(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .O(\Result<0>11 )
  );
  INV   \Mcount_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce_xor<0>11_INV_0  (
    .I(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .O(\Result<0>12 )
  );
  INV   \Mcount_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce_xor<0>11_INV_0  (
    .I(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .O(\Result<0>17 )
  );
  INV   \Mcount_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce_xor<0>11_INV_0  (
    .I(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .O(\Result<0>20 )
  );
  INV   \Mmux_spiflash_counter[8]_GND_1_o_mux_1156_OUT11_INV_0  (
    .I(spiflash_counter[0]),
    .O(\spiflash_counter[8]_GND_1_o_mux_1156_OUT<0> )
  );
  INV   Mcount_basesoc_counter1_INV_0 (
    .I(basesoc_counter[0]),
    .O(Mcount_basesoc_counter)
  );
  INV   \picorv32/Mcount_pcpi_timeout_counter_xor<0>11_INV_0  (
    .I(\picorv32/pcpi_timeout_counter [0]),
    .O(\picorv32/Result<0>2 )
  );
  INV   \Mcount_basesoc_uart_tx_fifo_level0_xor<0>11_INV_0  (
    .I(basesoc_uart_tx_fifo_level0[0]),
    .O(\Result<0>2 )
  );
  INV   \Mcount_basesoc_sdram_timer_count_lut<0>_INV_0  (
    .I(basesoc_sdram_timer_count[0]),
    .O(Mcount_basesoc_sdram_timer_count_lut[0])
  );
  INV   \Mcount_basesoc_sdram_timer_count_lut<1>_INV_0  (
    .I(basesoc_sdram_timer_count[1]),
    .O(Mcount_basesoc_sdram_timer_count_lut[1])
  );
  INV   \Mcount_basesoc_uart_rx_fifo_level0_xor<0>11_INV_0  (
    .I(basesoc_uart_rx_fifo_level0[0]),
    .O(\Result<0>8 )
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 36 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem1 (
    .REGCEA(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem1_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem1_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem1_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem1_REGCEB_UNCONNECTED),
    .RSTA(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .ENA(basesoc_sdram_tccdcon_ready),
    .DIPA({Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1]}),
    .WEA({write_ctrl3_3410, write_ctrl2_3409, write_ctrl1_3408, write_ctrl}),
    .DOA({N41, N40, N39, N38, N37, N36, N35, N34, N33, N32, N31, N30, N29, N28, N27, N26, N25, N24, N23, N22, N21, N20, N19, N18, N17, N16, N15, N14, 
N13, N12, N11, N10}),
    .ADDRA({\picorv32/mem_addr [10], \picorv32/mem_addr [9], \picorv32/mem_addr [8], \picorv32/mem_addr [7], \picorv32/mem_addr [6], 
\picorv32/mem_addr [5], \picorv32/mem_addr [4], \picorv32/mem_addr [3], \picorv32/mem_addr [2], \NLW_Mram_mem1_ADDRA<4>_UNCONNECTED , 
\NLW_Mram_mem1_ADDRA<3>_UNCONNECTED , \NLW_Mram_mem1_ADDRA<2>_UNCONNECTED , \NLW_Mram_mem1_ADDRA<1>_UNCONNECTED , \NLW_Mram_mem1_ADDRA<0>_UNCONNECTED 
}),
    .ADDRB({\NLW_Mram_mem1_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem1_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem1_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem1_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem1_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem1_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem1_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem1_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem1_ADDRB<5>_UNCONNECTED , \NLW_Mram_mem1_ADDRB<4>_UNCONNECTED 
, \NLW_Mram_mem1_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem1_ADDRB<2>_UNCONNECTED , \NLW_Mram_mem1_ADDRB<1>_UNCONNECTED , 
\NLW_Mram_mem1_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem1_DIB<31>_UNCONNECTED , \NLW_Mram_mem1_DIB<30>_UNCONNECTED , \NLW_Mram_mem1_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem1_DIB<28>_UNCONNECTED , \NLW_Mram_mem1_DIB<27>_UNCONNECTED , \NLW_Mram_mem1_DIB<26>_UNCONNECTED , \NLW_Mram_mem1_DIB<25>_UNCONNECTED , 
\NLW_Mram_mem1_DIB<24>_UNCONNECTED , \NLW_Mram_mem1_DIB<23>_UNCONNECTED , \NLW_Mram_mem1_DIB<22>_UNCONNECTED , \NLW_Mram_mem1_DIB<21>_UNCONNECTED , 
\NLW_Mram_mem1_DIB<20>_UNCONNECTED , \NLW_Mram_mem1_DIB<19>_UNCONNECTED , \NLW_Mram_mem1_DIB<18>_UNCONNECTED , \NLW_Mram_mem1_DIB<17>_UNCONNECTED , 
\NLW_Mram_mem1_DIB<16>_UNCONNECTED , \NLW_Mram_mem1_DIB<15>_UNCONNECTED , \NLW_Mram_mem1_DIB<14>_UNCONNECTED , \NLW_Mram_mem1_DIB<13>_UNCONNECTED , 
\NLW_Mram_mem1_DIB<12>_UNCONNECTED , \NLW_Mram_mem1_DIB<11>_UNCONNECTED , \NLW_Mram_mem1_DIB<10>_UNCONNECTED , \NLW_Mram_mem1_DIB<9>_UNCONNECTED , 
\NLW_Mram_mem1_DIB<8>_UNCONNECTED , \NLW_Mram_mem1_DIB<7>_UNCONNECTED , \NLW_Mram_mem1_DIB<6>_UNCONNECTED , \NLW_Mram_mem1_DIB<5>_UNCONNECTED , 
\NLW_Mram_mem1_DIB<4>_UNCONNECTED , \NLW_Mram_mem1_DIB<3>_UNCONNECTED , \NLW_Mram_mem1_DIB<2>_UNCONNECTED , \NLW_Mram_mem1_DIB<1>_UNCONNECTED , 
\NLW_Mram_mem1_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem1_DOPA<3>_UNCONNECTED , \NLW_Mram_mem1_DOPA<2>_UNCONNECTED , \NLW_Mram_mem1_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem1_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem1_DIPB<3>_UNCONNECTED , \NLW_Mram_mem1_DIPB<2>_UNCONNECTED , \NLW_Mram_mem1_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem1_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem1_DOPB<3>_UNCONNECTED , \NLW_Mram_mem1_DOPB<2>_UNCONNECTED , \NLW_Mram_mem1_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem1_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem1_DOB<31>_UNCONNECTED , \NLW_Mram_mem1_DOB<30>_UNCONNECTED , \NLW_Mram_mem1_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem1_DOB<28>_UNCONNECTED , \NLW_Mram_mem1_DOB<27>_UNCONNECTED , \NLW_Mram_mem1_DOB<26>_UNCONNECTED , \NLW_Mram_mem1_DOB<25>_UNCONNECTED , 
\NLW_Mram_mem1_DOB<24>_UNCONNECTED , \NLW_Mram_mem1_DOB<23>_UNCONNECTED , \NLW_Mram_mem1_DOB<22>_UNCONNECTED , \NLW_Mram_mem1_DOB<21>_UNCONNECTED , 
\NLW_Mram_mem1_DOB<20>_UNCONNECTED , \NLW_Mram_mem1_DOB<19>_UNCONNECTED , \NLW_Mram_mem1_DOB<18>_UNCONNECTED , \NLW_Mram_mem1_DOB<17>_UNCONNECTED , 
\NLW_Mram_mem1_DOB<16>_UNCONNECTED , \NLW_Mram_mem1_DOB<15>_UNCONNECTED , \NLW_Mram_mem1_DOB<14>_UNCONNECTED , \NLW_Mram_mem1_DOB<13>_UNCONNECTED , 
\NLW_Mram_mem1_DOB<12>_UNCONNECTED , \NLW_Mram_mem1_DOB<11>_UNCONNECTED , \NLW_Mram_mem1_DOB<10>_UNCONNECTED , \NLW_Mram_mem1_DOB<9>_UNCONNECTED , 
\NLW_Mram_mem1_DOB<8>_UNCONNECTED , \NLW_Mram_mem1_DOB<7>_UNCONNECTED , \NLW_Mram_mem1_DOB<6>_UNCONNECTED , \NLW_Mram_mem1_DOB<5>_UNCONNECTED , 
\NLW_Mram_mem1_DOB<4>_UNCONNECTED , \NLW_Mram_mem1_DOB<3>_UNCONNECTED , \NLW_Mram_mem1_DOB<2>_UNCONNECTED , \NLW_Mram_mem1_DOB<1>_UNCONNECTED , 
\NLW_Mram_mem1_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem1_WEB<3>_UNCONNECTED , \NLW_Mram_mem1_WEB<2>_UNCONNECTED , \NLW_Mram_mem1_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem1_WEB<0>_UNCONNECTED }),
    .DIA({\picorv32/mem_wdata [31], \picorv32/mem_wdata [30], \picorv32/mem_wdata [29], \picorv32/mem_wdata [28], \picorv32/mem_wdata [27], 
\picorv32/mem_wdata [26], \picorv32/mem_wdata [25], \picorv32/mem_wdata [24], \picorv32/mem_wdata [23], \picorv32/mem_wdata [22], 
\picorv32/mem_wdata [21], \picorv32/mem_wdata [20], \picorv32/mem_wdata [19], \picorv32/mem_wdata [18], \picorv32/mem_wdata [17], 
\picorv32/mem_wdata [16], \picorv32/mem_wdata [15], \picorv32/mem_wdata [14], \picorv32/mem_wdata [13], \picorv32/mem_wdata [12], 
\picorv32/mem_wdata [11], \picorv32/mem_wdata [10], \picorv32/mem_wdata [9], \picorv32/mem_wdata [8], \picorv32/mem_wdata [7], \picorv32/mem_wdata [6]
, \picorv32/mem_wdata [5], \picorv32/mem_wdata [4], \picorv32/mem_wdata [3], \picorv32/mem_wdata [2], \picorv32/mem_wdata [1], \picorv32/mem_wdata [0]
})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 36 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem2 (
    .REGCEA(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem2_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem2_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem2_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem2_REGCEB_UNCONNECTED),
    .RSTA(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .ENA(basesoc_sdram_tccdcon_ready),
    .DIPA({Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1]}),
    .WEA({write_ctrl7_3414, write_ctrl6_3413, write_ctrl5_3412, write_ctrl4_3411}),
    .DOA({N105, N104, N103, N102, N101, N100, N99, N98, N97, N96, N95, N94, N93, N92, N91, N90, N89, N88, N87, N86, N85, N84, N83, N82, N81, N80, N79
, N78, N77, N76, N75, N74}),
    .ADDRA({\picorv32/mem_addr [10], \picorv32/mem_addr [9], \picorv32/mem_addr [8], \picorv32/mem_addr [7], \picorv32/mem_addr [6], 
\picorv32/mem_addr [5], \picorv32/mem_addr [4], \picorv32/mem_addr [3], \picorv32/mem_addr [2], \NLW_Mram_mem2_ADDRA<4>_UNCONNECTED , 
\NLW_Mram_mem2_ADDRA<3>_UNCONNECTED , \NLW_Mram_mem2_ADDRA<2>_UNCONNECTED , \NLW_Mram_mem2_ADDRA<1>_UNCONNECTED , \NLW_Mram_mem2_ADDRA<0>_UNCONNECTED 
}),
    .ADDRB({\NLW_Mram_mem2_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem2_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem2_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem2_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem2_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem2_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem2_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem2_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem2_ADDRB<5>_UNCONNECTED , \NLW_Mram_mem2_ADDRB<4>_UNCONNECTED 
, \NLW_Mram_mem2_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem2_ADDRB<2>_UNCONNECTED , \NLW_Mram_mem2_ADDRB<1>_UNCONNECTED , 
\NLW_Mram_mem2_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem2_DIB<31>_UNCONNECTED , \NLW_Mram_mem2_DIB<30>_UNCONNECTED , \NLW_Mram_mem2_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem2_DIB<28>_UNCONNECTED , \NLW_Mram_mem2_DIB<27>_UNCONNECTED , \NLW_Mram_mem2_DIB<26>_UNCONNECTED , \NLW_Mram_mem2_DIB<25>_UNCONNECTED , 
\NLW_Mram_mem2_DIB<24>_UNCONNECTED , \NLW_Mram_mem2_DIB<23>_UNCONNECTED , \NLW_Mram_mem2_DIB<22>_UNCONNECTED , \NLW_Mram_mem2_DIB<21>_UNCONNECTED , 
\NLW_Mram_mem2_DIB<20>_UNCONNECTED , \NLW_Mram_mem2_DIB<19>_UNCONNECTED , \NLW_Mram_mem2_DIB<18>_UNCONNECTED , \NLW_Mram_mem2_DIB<17>_UNCONNECTED , 
\NLW_Mram_mem2_DIB<16>_UNCONNECTED , \NLW_Mram_mem2_DIB<15>_UNCONNECTED , \NLW_Mram_mem2_DIB<14>_UNCONNECTED , \NLW_Mram_mem2_DIB<13>_UNCONNECTED , 
\NLW_Mram_mem2_DIB<12>_UNCONNECTED , \NLW_Mram_mem2_DIB<11>_UNCONNECTED , \NLW_Mram_mem2_DIB<10>_UNCONNECTED , \NLW_Mram_mem2_DIB<9>_UNCONNECTED , 
\NLW_Mram_mem2_DIB<8>_UNCONNECTED , \NLW_Mram_mem2_DIB<7>_UNCONNECTED , \NLW_Mram_mem2_DIB<6>_UNCONNECTED , \NLW_Mram_mem2_DIB<5>_UNCONNECTED , 
\NLW_Mram_mem2_DIB<4>_UNCONNECTED , \NLW_Mram_mem2_DIB<3>_UNCONNECTED , \NLW_Mram_mem2_DIB<2>_UNCONNECTED , \NLW_Mram_mem2_DIB<1>_UNCONNECTED , 
\NLW_Mram_mem2_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem2_DOPA<3>_UNCONNECTED , \NLW_Mram_mem2_DOPA<2>_UNCONNECTED , \NLW_Mram_mem2_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem2_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem2_DIPB<3>_UNCONNECTED , \NLW_Mram_mem2_DIPB<2>_UNCONNECTED , \NLW_Mram_mem2_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem2_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem2_DOPB<3>_UNCONNECTED , \NLW_Mram_mem2_DOPB<2>_UNCONNECTED , \NLW_Mram_mem2_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem2_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem2_DOB<31>_UNCONNECTED , \NLW_Mram_mem2_DOB<30>_UNCONNECTED , \NLW_Mram_mem2_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem2_DOB<28>_UNCONNECTED , \NLW_Mram_mem2_DOB<27>_UNCONNECTED , \NLW_Mram_mem2_DOB<26>_UNCONNECTED , \NLW_Mram_mem2_DOB<25>_UNCONNECTED , 
\NLW_Mram_mem2_DOB<24>_UNCONNECTED , \NLW_Mram_mem2_DOB<23>_UNCONNECTED , \NLW_Mram_mem2_DOB<22>_UNCONNECTED , \NLW_Mram_mem2_DOB<21>_UNCONNECTED , 
\NLW_Mram_mem2_DOB<20>_UNCONNECTED , \NLW_Mram_mem2_DOB<19>_UNCONNECTED , \NLW_Mram_mem2_DOB<18>_UNCONNECTED , \NLW_Mram_mem2_DOB<17>_UNCONNECTED , 
\NLW_Mram_mem2_DOB<16>_UNCONNECTED , \NLW_Mram_mem2_DOB<15>_UNCONNECTED , \NLW_Mram_mem2_DOB<14>_UNCONNECTED , \NLW_Mram_mem2_DOB<13>_UNCONNECTED , 
\NLW_Mram_mem2_DOB<12>_UNCONNECTED , \NLW_Mram_mem2_DOB<11>_UNCONNECTED , \NLW_Mram_mem2_DOB<10>_UNCONNECTED , \NLW_Mram_mem2_DOB<9>_UNCONNECTED , 
\NLW_Mram_mem2_DOB<8>_UNCONNECTED , \NLW_Mram_mem2_DOB<7>_UNCONNECTED , \NLW_Mram_mem2_DOB<6>_UNCONNECTED , \NLW_Mram_mem2_DOB<5>_UNCONNECTED , 
\NLW_Mram_mem2_DOB<4>_UNCONNECTED , \NLW_Mram_mem2_DOB<3>_UNCONNECTED , \NLW_Mram_mem2_DOB<2>_UNCONNECTED , \NLW_Mram_mem2_DOB<1>_UNCONNECTED , 
\NLW_Mram_mem2_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem2_WEB<3>_UNCONNECTED , \NLW_Mram_mem2_WEB<2>_UNCONNECTED , \NLW_Mram_mem2_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem2_WEB<0>_UNCONNECTED }),
    .DIA({\picorv32/mem_wdata [31], \picorv32/mem_wdata [30], \picorv32/mem_wdata [29], \picorv32/mem_wdata [28], \picorv32/mem_wdata [27], 
\picorv32/mem_wdata [26], \picorv32/mem_wdata [25], \picorv32/mem_wdata [24], \picorv32/mem_wdata [23], \picorv32/mem_wdata [22], 
\picorv32/mem_wdata [21], \picorv32/mem_wdata [20], \picorv32/mem_wdata [19], \picorv32/mem_wdata [18], \picorv32/mem_wdata [17], 
\picorv32/mem_wdata [16], \picorv32/mem_wdata [15], \picorv32/mem_wdata [14], \picorv32/mem_wdata [13], \picorv32/mem_wdata [12], 
\picorv32/mem_wdata [11], \picorv32/mem_wdata [10], \picorv32/mem_wdata [9], \picorv32/mem_wdata [8], \picorv32/mem_wdata [7], \picorv32/mem_wdata [6]
, \picorv32/mem_wdata [5], \picorv32/mem_wdata [4], \picorv32/mem_wdata [3], \picorv32/mem_wdata [2], \picorv32/mem_wdata [1], \picorv32/mem_wdata [0]
})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 36 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem3 (
    .REGCEA(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem3_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem3_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem3_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem3_REGCEB_UNCONNECTED),
    .RSTA(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .ENA(basesoc_sdram_tccdcon_ready),
    .DIPA({Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1]}),
    .WEA({write_ctrl11_3418, write_ctrl10_3417, write_ctrl9_3416, write_ctrl8_3415}),
    .DOA({N169, N168, N167, N166, N165, N164, N163, N162, N161, N160, N159, N158, N157, N156, N155, N154, N153, N152, N151, N150, N149, N148, N147, 
N146, N145, N144, N143, N142, N141, N140, N139, N138}),
    .ADDRA({\picorv32/mem_addr [10], \picorv32/mem_addr [9], \picorv32/mem_addr [8], \picorv32/mem_addr [7], \picorv32/mem_addr [6], 
\picorv32/mem_addr [5], \picorv32/mem_addr [4], \picorv32/mem_addr [3], \picorv32/mem_addr [2], \NLW_Mram_mem3_ADDRA<4>_UNCONNECTED , 
\NLW_Mram_mem3_ADDRA<3>_UNCONNECTED , \NLW_Mram_mem3_ADDRA<2>_UNCONNECTED , \NLW_Mram_mem3_ADDRA<1>_UNCONNECTED , \NLW_Mram_mem3_ADDRA<0>_UNCONNECTED 
}),
    .ADDRB({\NLW_Mram_mem3_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem3_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem3_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem3_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem3_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem3_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem3_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem3_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem3_ADDRB<5>_UNCONNECTED , \NLW_Mram_mem3_ADDRB<4>_UNCONNECTED 
, \NLW_Mram_mem3_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem3_ADDRB<2>_UNCONNECTED , \NLW_Mram_mem3_ADDRB<1>_UNCONNECTED , 
\NLW_Mram_mem3_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem3_DIB<31>_UNCONNECTED , \NLW_Mram_mem3_DIB<30>_UNCONNECTED , \NLW_Mram_mem3_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem3_DIB<28>_UNCONNECTED , \NLW_Mram_mem3_DIB<27>_UNCONNECTED , \NLW_Mram_mem3_DIB<26>_UNCONNECTED , \NLW_Mram_mem3_DIB<25>_UNCONNECTED , 
\NLW_Mram_mem3_DIB<24>_UNCONNECTED , \NLW_Mram_mem3_DIB<23>_UNCONNECTED , \NLW_Mram_mem3_DIB<22>_UNCONNECTED , \NLW_Mram_mem3_DIB<21>_UNCONNECTED , 
\NLW_Mram_mem3_DIB<20>_UNCONNECTED , \NLW_Mram_mem3_DIB<19>_UNCONNECTED , \NLW_Mram_mem3_DIB<18>_UNCONNECTED , \NLW_Mram_mem3_DIB<17>_UNCONNECTED , 
\NLW_Mram_mem3_DIB<16>_UNCONNECTED , \NLW_Mram_mem3_DIB<15>_UNCONNECTED , \NLW_Mram_mem3_DIB<14>_UNCONNECTED , \NLW_Mram_mem3_DIB<13>_UNCONNECTED , 
\NLW_Mram_mem3_DIB<12>_UNCONNECTED , \NLW_Mram_mem3_DIB<11>_UNCONNECTED , \NLW_Mram_mem3_DIB<10>_UNCONNECTED , \NLW_Mram_mem3_DIB<9>_UNCONNECTED , 
\NLW_Mram_mem3_DIB<8>_UNCONNECTED , \NLW_Mram_mem3_DIB<7>_UNCONNECTED , \NLW_Mram_mem3_DIB<6>_UNCONNECTED , \NLW_Mram_mem3_DIB<5>_UNCONNECTED , 
\NLW_Mram_mem3_DIB<4>_UNCONNECTED , \NLW_Mram_mem3_DIB<3>_UNCONNECTED , \NLW_Mram_mem3_DIB<2>_UNCONNECTED , \NLW_Mram_mem3_DIB<1>_UNCONNECTED , 
\NLW_Mram_mem3_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem3_DOPA<3>_UNCONNECTED , \NLW_Mram_mem3_DOPA<2>_UNCONNECTED , \NLW_Mram_mem3_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem3_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem3_DIPB<3>_UNCONNECTED , \NLW_Mram_mem3_DIPB<2>_UNCONNECTED , \NLW_Mram_mem3_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem3_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem3_DOPB<3>_UNCONNECTED , \NLW_Mram_mem3_DOPB<2>_UNCONNECTED , \NLW_Mram_mem3_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem3_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem3_DOB<31>_UNCONNECTED , \NLW_Mram_mem3_DOB<30>_UNCONNECTED , \NLW_Mram_mem3_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem3_DOB<28>_UNCONNECTED , \NLW_Mram_mem3_DOB<27>_UNCONNECTED , \NLW_Mram_mem3_DOB<26>_UNCONNECTED , \NLW_Mram_mem3_DOB<25>_UNCONNECTED , 
\NLW_Mram_mem3_DOB<24>_UNCONNECTED , \NLW_Mram_mem3_DOB<23>_UNCONNECTED , \NLW_Mram_mem3_DOB<22>_UNCONNECTED , \NLW_Mram_mem3_DOB<21>_UNCONNECTED , 
\NLW_Mram_mem3_DOB<20>_UNCONNECTED , \NLW_Mram_mem3_DOB<19>_UNCONNECTED , \NLW_Mram_mem3_DOB<18>_UNCONNECTED , \NLW_Mram_mem3_DOB<17>_UNCONNECTED , 
\NLW_Mram_mem3_DOB<16>_UNCONNECTED , \NLW_Mram_mem3_DOB<15>_UNCONNECTED , \NLW_Mram_mem3_DOB<14>_UNCONNECTED , \NLW_Mram_mem3_DOB<13>_UNCONNECTED , 
\NLW_Mram_mem3_DOB<12>_UNCONNECTED , \NLW_Mram_mem3_DOB<11>_UNCONNECTED , \NLW_Mram_mem3_DOB<10>_UNCONNECTED , \NLW_Mram_mem3_DOB<9>_UNCONNECTED , 
\NLW_Mram_mem3_DOB<8>_UNCONNECTED , \NLW_Mram_mem3_DOB<7>_UNCONNECTED , \NLW_Mram_mem3_DOB<6>_UNCONNECTED , \NLW_Mram_mem3_DOB<5>_UNCONNECTED , 
\NLW_Mram_mem3_DOB<4>_UNCONNECTED , \NLW_Mram_mem3_DOB<3>_UNCONNECTED , \NLW_Mram_mem3_DOB<2>_UNCONNECTED , \NLW_Mram_mem3_DOB<1>_UNCONNECTED , 
\NLW_Mram_mem3_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem3_WEB<3>_UNCONNECTED , \NLW_Mram_mem3_WEB<2>_UNCONNECTED , \NLW_Mram_mem3_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem3_WEB<0>_UNCONNECTED }),
    .DIA({\picorv32/mem_wdata [31], \picorv32/mem_wdata [30], \picorv32/mem_wdata [29], \picorv32/mem_wdata [28], \picorv32/mem_wdata [27], 
\picorv32/mem_wdata [26], \picorv32/mem_wdata [25], \picorv32/mem_wdata [24], \picorv32/mem_wdata [23], \picorv32/mem_wdata [22], 
\picorv32/mem_wdata [21], \picorv32/mem_wdata [20], \picorv32/mem_wdata [19], \picorv32/mem_wdata [18], \picorv32/mem_wdata [17], 
\picorv32/mem_wdata [16], \picorv32/mem_wdata [15], \picorv32/mem_wdata [14], \picorv32/mem_wdata [13], \picorv32/mem_wdata [12], 
\picorv32/mem_wdata [11], \picorv32/mem_wdata [10], \picorv32/mem_wdata [9], \picorv32/mem_wdata [8], \picorv32/mem_wdata [7], \picorv32/mem_wdata [6]
, \picorv32/mem_wdata [5], \picorv32/mem_wdata [4], \picorv32/mem_wdata [3], \picorv32/mem_wdata [2], \picorv32/mem_wdata [1], \picorv32/mem_wdata [0]
})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 36 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem4 (
    .REGCEA(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem4_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem4_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem4_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem4_REGCEB_UNCONNECTED),
    .RSTA(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .ENA(basesoc_sdram_tccdcon_ready),
    .DIPA({Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1]}),
    .WEA({write_ctrl15_3422, write_ctrl14_3421, write_ctrl13_3420, write_ctrl12_3419}),
    .DOA({N233, N232, N231, N230, N229, N228, N227, N226, N225, N224, N223, N222, N221, N220, N219, N218, N217, N216, N215, N214, N213, N212, N211, 
N210, N209, N208, N207, N206, N205, N204, N203, N202}),
    .ADDRA({\picorv32/mem_addr [10], \picorv32/mem_addr [9], \picorv32/mem_addr [8], \picorv32/mem_addr [7], \picorv32/mem_addr [6], 
\picorv32/mem_addr [5], \picorv32/mem_addr [4], \picorv32/mem_addr [3], \picorv32/mem_addr [2], \NLW_Mram_mem4_ADDRA<4>_UNCONNECTED , 
\NLW_Mram_mem4_ADDRA<3>_UNCONNECTED , \NLW_Mram_mem4_ADDRA<2>_UNCONNECTED , \NLW_Mram_mem4_ADDRA<1>_UNCONNECTED , \NLW_Mram_mem4_ADDRA<0>_UNCONNECTED 
}),
    .ADDRB({\NLW_Mram_mem4_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem4_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem4_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem4_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem4_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem4_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem4_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem4_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem4_ADDRB<5>_UNCONNECTED , \NLW_Mram_mem4_ADDRB<4>_UNCONNECTED 
, \NLW_Mram_mem4_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem4_ADDRB<2>_UNCONNECTED , \NLW_Mram_mem4_ADDRB<1>_UNCONNECTED , 
\NLW_Mram_mem4_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem4_DIB<31>_UNCONNECTED , \NLW_Mram_mem4_DIB<30>_UNCONNECTED , \NLW_Mram_mem4_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem4_DIB<28>_UNCONNECTED , \NLW_Mram_mem4_DIB<27>_UNCONNECTED , \NLW_Mram_mem4_DIB<26>_UNCONNECTED , \NLW_Mram_mem4_DIB<25>_UNCONNECTED , 
\NLW_Mram_mem4_DIB<24>_UNCONNECTED , \NLW_Mram_mem4_DIB<23>_UNCONNECTED , \NLW_Mram_mem4_DIB<22>_UNCONNECTED , \NLW_Mram_mem4_DIB<21>_UNCONNECTED , 
\NLW_Mram_mem4_DIB<20>_UNCONNECTED , \NLW_Mram_mem4_DIB<19>_UNCONNECTED , \NLW_Mram_mem4_DIB<18>_UNCONNECTED , \NLW_Mram_mem4_DIB<17>_UNCONNECTED , 
\NLW_Mram_mem4_DIB<16>_UNCONNECTED , \NLW_Mram_mem4_DIB<15>_UNCONNECTED , \NLW_Mram_mem4_DIB<14>_UNCONNECTED , \NLW_Mram_mem4_DIB<13>_UNCONNECTED , 
\NLW_Mram_mem4_DIB<12>_UNCONNECTED , \NLW_Mram_mem4_DIB<11>_UNCONNECTED , \NLW_Mram_mem4_DIB<10>_UNCONNECTED , \NLW_Mram_mem4_DIB<9>_UNCONNECTED , 
\NLW_Mram_mem4_DIB<8>_UNCONNECTED , \NLW_Mram_mem4_DIB<7>_UNCONNECTED , \NLW_Mram_mem4_DIB<6>_UNCONNECTED , \NLW_Mram_mem4_DIB<5>_UNCONNECTED , 
\NLW_Mram_mem4_DIB<4>_UNCONNECTED , \NLW_Mram_mem4_DIB<3>_UNCONNECTED , \NLW_Mram_mem4_DIB<2>_UNCONNECTED , \NLW_Mram_mem4_DIB<1>_UNCONNECTED , 
\NLW_Mram_mem4_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem4_DOPA<3>_UNCONNECTED , \NLW_Mram_mem4_DOPA<2>_UNCONNECTED , \NLW_Mram_mem4_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem4_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem4_DIPB<3>_UNCONNECTED , \NLW_Mram_mem4_DIPB<2>_UNCONNECTED , \NLW_Mram_mem4_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem4_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem4_DOPB<3>_UNCONNECTED , \NLW_Mram_mem4_DOPB<2>_UNCONNECTED , \NLW_Mram_mem4_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem4_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem4_DOB<31>_UNCONNECTED , \NLW_Mram_mem4_DOB<30>_UNCONNECTED , \NLW_Mram_mem4_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem4_DOB<28>_UNCONNECTED , \NLW_Mram_mem4_DOB<27>_UNCONNECTED , \NLW_Mram_mem4_DOB<26>_UNCONNECTED , \NLW_Mram_mem4_DOB<25>_UNCONNECTED , 
\NLW_Mram_mem4_DOB<24>_UNCONNECTED , \NLW_Mram_mem4_DOB<23>_UNCONNECTED , \NLW_Mram_mem4_DOB<22>_UNCONNECTED , \NLW_Mram_mem4_DOB<21>_UNCONNECTED , 
\NLW_Mram_mem4_DOB<20>_UNCONNECTED , \NLW_Mram_mem4_DOB<19>_UNCONNECTED , \NLW_Mram_mem4_DOB<18>_UNCONNECTED , \NLW_Mram_mem4_DOB<17>_UNCONNECTED , 
\NLW_Mram_mem4_DOB<16>_UNCONNECTED , \NLW_Mram_mem4_DOB<15>_UNCONNECTED , \NLW_Mram_mem4_DOB<14>_UNCONNECTED , \NLW_Mram_mem4_DOB<13>_UNCONNECTED , 
\NLW_Mram_mem4_DOB<12>_UNCONNECTED , \NLW_Mram_mem4_DOB<11>_UNCONNECTED , \NLW_Mram_mem4_DOB<10>_UNCONNECTED , \NLW_Mram_mem4_DOB<9>_UNCONNECTED , 
\NLW_Mram_mem4_DOB<8>_UNCONNECTED , \NLW_Mram_mem4_DOB<7>_UNCONNECTED , \NLW_Mram_mem4_DOB<6>_UNCONNECTED , \NLW_Mram_mem4_DOB<5>_UNCONNECTED , 
\NLW_Mram_mem4_DOB<4>_UNCONNECTED , \NLW_Mram_mem4_DOB<3>_UNCONNECTED , \NLW_Mram_mem4_DOB<2>_UNCONNECTED , \NLW_Mram_mem4_DOB<1>_UNCONNECTED , 
\NLW_Mram_mem4_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem4_WEB<3>_UNCONNECTED , \NLW_Mram_mem4_WEB<2>_UNCONNECTED , \NLW_Mram_mem4_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem4_WEB<0>_UNCONNECTED }),
    .DIA({\picorv32/mem_wdata [31], \picorv32/mem_wdata [30], \picorv32/mem_wdata [29], \picorv32/mem_wdata [28], \picorv32/mem_wdata [27], 
\picorv32/mem_wdata [26], \picorv32/mem_wdata [25], \picorv32/mem_wdata [24], \picorv32/mem_wdata [23], \picorv32/mem_wdata [22], 
\picorv32/mem_wdata [21], \picorv32/mem_wdata [20], \picorv32/mem_wdata [19], \picorv32/mem_wdata [18], \picorv32/mem_wdata [17], 
\picorv32/mem_wdata [16], \picorv32/mem_wdata [15], \picorv32/mem_wdata [14], \picorv32/mem_wdata [13], \picorv32/mem_wdata [12], 
\picorv32/mem_wdata [11], \picorv32/mem_wdata [10], \picorv32/mem_wdata [9], \picorv32/mem_wdata [8], \picorv32/mem_wdata [7], \picorv32/mem_wdata [6]
, \picorv32/mem_wdata [5], \picorv32/mem_wdata [4], \picorv32/mem_wdata [3], \picorv32/mem_wdata [2], \picorv32/mem_wdata [1], \picorv32/mem_wdata [0]
})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 36 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem5 (
    .REGCEA(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem5_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem5_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem5_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem5_REGCEB_UNCONNECTED),
    .RSTA(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .ENA(basesoc_sdram_tccdcon_ready),
    .DIPA({Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1]}),
    .WEA({write_ctrl19_3426, write_ctrl18_3425, write_ctrl17_3424, write_ctrl16_3423}),
    .DOA({N297, N296, N295, N294, N293, N292, N291, N290, N289, N288, N287, N286, N285, N284, N283, N282, N281, N280, N279, N278, N277, N276, N275, 
N274, N273, N272, N271, N270, N269, N268, N267, N266}),
    .ADDRA({\picorv32/mem_addr [10], \picorv32/mem_addr [9], \picorv32/mem_addr [8], \picorv32/mem_addr [7], \picorv32/mem_addr [6], 
\picorv32/mem_addr [5], \picorv32/mem_addr [4], \picorv32/mem_addr [3], \picorv32/mem_addr [2], \NLW_Mram_mem5_ADDRA<4>_UNCONNECTED , 
\NLW_Mram_mem5_ADDRA<3>_UNCONNECTED , \NLW_Mram_mem5_ADDRA<2>_UNCONNECTED , \NLW_Mram_mem5_ADDRA<1>_UNCONNECTED , \NLW_Mram_mem5_ADDRA<0>_UNCONNECTED 
}),
    .ADDRB({\NLW_Mram_mem5_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem5_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem5_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem5_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem5_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem5_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem5_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem5_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem5_ADDRB<5>_UNCONNECTED , \NLW_Mram_mem5_ADDRB<4>_UNCONNECTED 
, \NLW_Mram_mem5_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem5_ADDRB<2>_UNCONNECTED , \NLW_Mram_mem5_ADDRB<1>_UNCONNECTED , 
\NLW_Mram_mem5_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem5_DIB<31>_UNCONNECTED , \NLW_Mram_mem5_DIB<30>_UNCONNECTED , \NLW_Mram_mem5_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem5_DIB<28>_UNCONNECTED , \NLW_Mram_mem5_DIB<27>_UNCONNECTED , \NLW_Mram_mem5_DIB<26>_UNCONNECTED , \NLW_Mram_mem5_DIB<25>_UNCONNECTED , 
\NLW_Mram_mem5_DIB<24>_UNCONNECTED , \NLW_Mram_mem5_DIB<23>_UNCONNECTED , \NLW_Mram_mem5_DIB<22>_UNCONNECTED , \NLW_Mram_mem5_DIB<21>_UNCONNECTED , 
\NLW_Mram_mem5_DIB<20>_UNCONNECTED , \NLW_Mram_mem5_DIB<19>_UNCONNECTED , \NLW_Mram_mem5_DIB<18>_UNCONNECTED , \NLW_Mram_mem5_DIB<17>_UNCONNECTED , 
\NLW_Mram_mem5_DIB<16>_UNCONNECTED , \NLW_Mram_mem5_DIB<15>_UNCONNECTED , \NLW_Mram_mem5_DIB<14>_UNCONNECTED , \NLW_Mram_mem5_DIB<13>_UNCONNECTED , 
\NLW_Mram_mem5_DIB<12>_UNCONNECTED , \NLW_Mram_mem5_DIB<11>_UNCONNECTED , \NLW_Mram_mem5_DIB<10>_UNCONNECTED , \NLW_Mram_mem5_DIB<9>_UNCONNECTED , 
\NLW_Mram_mem5_DIB<8>_UNCONNECTED , \NLW_Mram_mem5_DIB<7>_UNCONNECTED , \NLW_Mram_mem5_DIB<6>_UNCONNECTED , \NLW_Mram_mem5_DIB<5>_UNCONNECTED , 
\NLW_Mram_mem5_DIB<4>_UNCONNECTED , \NLW_Mram_mem5_DIB<3>_UNCONNECTED , \NLW_Mram_mem5_DIB<2>_UNCONNECTED , \NLW_Mram_mem5_DIB<1>_UNCONNECTED , 
\NLW_Mram_mem5_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem5_DOPA<3>_UNCONNECTED , \NLW_Mram_mem5_DOPA<2>_UNCONNECTED , \NLW_Mram_mem5_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem5_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem5_DIPB<3>_UNCONNECTED , \NLW_Mram_mem5_DIPB<2>_UNCONNECTED , \NLW_Mram_mem5_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem5_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem5_DOPB<3>_UNCONNECTED , \NLW_Mram_mem5_DOPB<2>_UNCONNECTED , \NLW_Mram_mem5_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem5_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem5_DOB<31>_UNCONNECTED , \NLW_Mram_mem5_DOB<30>_UNCONNECTED , \NLW_Mram_mem5_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem5_DOB<28>_UNCONNECTED , \NLW_Mram_mem5_DOB<27>_UNCONNECTED , \NLW_Mram_mem5_DOB<26>_UNCONNECTED , \NLW_Mram_mem5_DOB<25>_UNCONNECTED , 
\NLW_Mram_mem5_DOB<24>_UNCONNECTED , \NLW_Mram_mem5_DOB<23>_UNCONNECTED , \NLW_Mram_mem5_DOB<22>_UNCONNECTED , \NLW_Mram_mem5_DOB<21>_UNCONNECTED , 
\NLW_Mram_mem5_DOB<20>_UNCONNECTED , \NLW_Mram_mem5_DOB<19>_UNCONNECTED , \NLW_Mram_mem5_DOB<18>_UNCONNECTED , \NLW_Mram_mem5_DOB<17>_UNCONNECTED , 
\NLW_Mram_mem5_DOB<16>_UNCONNECTED , \NLW_Mram_mem5_DOB<15>_UNCONNECTED , \NLW_Mram_mem5_DOB<14>_UNCONNECTED , \NLW_Mram_mem5_DOB<13>_UNCONNECTED , 
\NLW_Mram_mem5_DOB<12>_UNCONNECTED , \NLW_Mram_mem5_DOB<11>_UNCONNECTED , \NLW_Mram_mem5_DOB<10>_UNCONNECTED , \NLW_Mram_mem5_DOB<9>_UNCONNECTED , 
\NLW_Mram_mem5_DOB<8>_UNCONNECTED , \NLW_Mram_mem5_DOB<7>_UNCONNECTED , \NLW_Mram_mem5_DOB<6>_UNCONNECTED , \NLW_Mram_mem5_DOB<5>_UNCONNECTED , 
\NLW_Mram_mem5_DOB<4>_UNCONNECTED , \NLW_Mram_mem5_DOB<3>_UNCONNECTED , \NLW_Mram_mem5_DOB<2>_UNCONNECTED , \NLW_Mram_mem5_DOB<1>_UNCONNECTED , 
\NLW_Mram_mem5_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem5_WEB<3>_UNCONNECTED , \NLW_Mram_mem5_WEB<2>_UNCONNECTED , \NLW_Mram_mem5_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem5_WEB<0>_UNCONNECTED }),
    .DIA({\picorv32/mem_wdata [31], \picorv32/mem_wdata [30], \picorv32/mem_wdata [29], \picorv32/mem_wdata [28], \picorv32/mem_wdata [27], 
\picorv32/mem_wdata [26], \picorv32/mem_wdata [25], \picorv32/mem_wdata [24], \picorv32/mem_wdata [23], \picorv32/mem_wdata [22], 
\picorv32/mem_wdata [21], \picorv32/mem_wdata [20], \picorv32/mem_wdata [19], \picorv32/mem_wdata [18], \picorv32/mem_wdata [17], 
\picorv32/mem_wdata [16], \picorv32/mem_wdata [15], \picorv32/mem_wdata [14], \picorv32/mem_wdata [13], \picorv32/mem_wdata [12], 
\picorv32/mem_wdata [11], \picorv32/mem_wdata [10], \picorv32/mem_wdata [9], \picorv32/mem_wdata [8], \picorv32/mem_wdata [7], \picorv32/mem_wdata [6]
, \picorv32/mem_wdata [5], \picorv32/mem_wdata [4], \picorv32/mem_wdata [3], \picorv32/mem_wdata [2], \picorv32/mem_wdata [1], \picorv32/mem_wdata [0]
})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 36 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem6 (
    .REGCEA(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem6_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem6_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem6_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem6_REGCEB_UNCONNECTED),
    .RSTA(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .ENA(basesoc_sdram_tccdcon_ready),
    .DIPA({Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1]}),
    .WEA({write_ctrl23_3430, write_ctrl22_3429, write_ctrl21_3428, write_ctrl20_3427}),
    .DOA({N361, N360, N359, N358, N357, N356, N355, N354, N353, N352, N351, N350, N349, N348, N347, N346, N345, N344, N343, N342, N341, N340, N339, 
N338, N337, N336, N335, N334, N333, N332, N331, N330}),
    .ADDRA({\picorv32/mem_addr [10], \picorv32/mem_addr [9], \picorv32/mem_addr [8], \picorv32/mem_addr [7], \picorv32/mem_addr [6], 
\picorv32/mem_addr [5], \picorv32/mem_addr [4], \picorv32/mem_addr [3], \picorv32/mem_addr [2], \NLW_Mram_mem6_ADDRA<4>_UNCONNECTED , 
\NLW_Mram_mem6_ADDRA<3>_UNCONNECTED , \NLW_Mram_mem6_ADDRA<2>_UNCONNECTED , \NLW_Mram_mem6_ADDRA<1>_UNCONNECTED , \NLW_Mram_mem6_ADDRA<0>_UNCONNECTED 
}),
    .ADDRB({\NLW_Mram_mem6_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem6_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem6_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem6_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem6_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem6_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem6_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem6_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem6_ADDRB<5>_UNCONNECTED , \NLW_Mram_mem6_ADDRB<4>_UNCONNECTED 
, \NLW_Mram_mem6_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem6_ADDRB<2>_UNCONNECTED , \NLW_Mram_mem6_ADDRB<1>_UNCONNECTED , 
\NLW_Mram_mem6_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem6_DIB<31>_UNCONNECTED , \NLW_Mram_mem6_DIB<30>_UNCONNECTED , \NLW_Mram_mem6_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem6_DIB<28>_UNCONNECTED , \NLW_Mram_mem6_DIB<27>_UNCONNECTED , \NLW_Mram_mem6_DIB<26>_UNCONNECTED , \NLW_Mram_mem6_DIB<25>_UNCONNECTED , 
\NLW_Mram_mem6_DIB<24>_UNCONNECTED , \NLW_Mram_mem6_DIB<23>_UNCONNECTED , \NLW_Mram_mem6_DIB<22>_UNCONNECTED , \NLW_Mram_mem6_DIB<21>_UNCONNECTED , 
\NLW_Mram_mem6_DIB<20>_UNCONNECTED , \NLW_Mram_mem6_DIB<19>_UNCONNECTED , \NLW_Mram_mem6_DIB<18>_UNCONNECTED , \NLW_Mram_mem6_DIB<17>_UNCONNECTED , 
\NLW_Mram_mem6_DIB<16>_UNCONNECTED , \NLW_Mram_mem6_DIB<15>_UNCONNECTED , \NLW_Mram_mem6_DIB<14>_UNCONNECTED , \NLW_Mram_mem6_DIB<13>_UNCONNECTED , 
\NLW_Mram_mem6_DIB<12>_UNCONNECTED , \NLW_Mram_mem6_DIB<11>_UNCONNECTED , \NLW_Mram_mem6_DIB<10>_UNCONNECTED , \NLW_Mram_mem6_DIB<9>_UNCONNECTED , 
\NLW_Mram_mem6_DIB<8>_UNCONNECTED , \NLW_Mram_mem6_DIB<7>_UNCONNECTED , \NLW_Mram_mem6_DIB<6>_UNCONNECTED , \NLW_Mram_mem6_DIB<5>_UNCONNECTED , 
\NLW_Mram_mem6_DIB<4>_UNCONNECTED , \NLW_Mram_mem6_DIB<3>_UNCONNECTED , \NLW_Mram_mem6_DIB<2>_UNCONNECTED , \NLW_Mram_mem6_DIB<1>_UNCONNECTED , 
\NLW_Mram_mem6_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem6_DOPA<3>_UNCONNECTED , \NLW_Mram_mem6_DOPA<2>_UNCONNECTED , \NLW_Mram_mem6_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem6_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem6_DIPB<3>_UNCONNECTED , \NLW_Mram_mem6_DIPB<2>_UNCONNECTED , \NLW_Mram_mem6_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem6_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem6_DOPB<3>_UNCONNECTED , \NLW_Mram_mem6_DOPB<2>_UNCONNECTED , \NLW_Mram_mem6_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem6_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem6_DOB<31>_UNCONNECTED , \NLW_Mram_mem6_DOB<30>_UNCONNECTED , \NLW_Mram_mem6_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem6_DOB<28>_UNCONNECTED , \NLW_Mram_mem6_DOB<27>_UNCONNECTED , \NLW_Mram_mem6_DOB<26>_UNCONNECTED , \NLW_Mram_mem6_DOB<25>_UNCONNECTED , 
\NLW_Mram_mem6_DOB<24>_UNCONNECTED , \NLW_Mram_mem6_DOB<23>_UNCONNECTED , \NLW_Mram_mem6_DOB<22>_UNCONNECTED , \NLW_Mram_mem6_DOB<21>_UNCONNECTED , 
\NLW_Mram_mem6_DOB<20>_UNCONNECTED , \NLW_Mram_mem6_DOB<19>_UNCONNECTED , \NLW_Mram_mem6_DOB<18>_UNCONNECTED , \NLW_Mram_mem6_DOB<17>_UNCONNECTED , 
\NLW_Mram_mem6_DOB<16>_UNCONNECTED , \NLW_Mram_mem6_DOB<15>_UNCONNECTED , \NLW_Mram_mem6_DOB<14>_UNCONNECTED , \NLW_Mram_mem6_DOB<13>_UNCONNECTED , 
\NLW_Mram_mem6_DOB<12>_UNCONNECTED , \NLW_Mram_mem6_DOB<11>_UNCONNECTED , \NLW_Mram_mem6_DOB<10>_UNCONNECTED , \NLW_Mram_mem6_DOB<9>_UNCONNECTED , 
\NLW_Mram_mem6_DOB<8>_UNCONNECTED , \NLW_Mram_mem6_DOB<7>_UNCONNECTED , \NLW_Mram_mem6_DOB<6>_UNCONNECTED , \NLW_Mram_mem6_DOB<5>_UNCONNECTED , 
\NLW_Mram_mem6_DOB<4>_UNCONNECTED , \NLW_Mram_mem6_DOB<3>_UNCONNECTED , \NLW_Mram_mem6_DOB<2>_UNCONNECTED , \NLW_Mram_mem6_DOB<1>_UNCONNECTED , 
\NLW_Mram_mem6_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem6_WEB<3>_UNCONNECTED , \NLW_Mram_mem6_WEB<2>_UNCONNECTED , \NLW_Mram_mem6_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem6_WEB<0>_UNCONNECTED }),
    .DIA({\picorv32/mem_wdata [31], \picorv32/mem_wdata [30], \picorv32/mem_wdata [29], \picorv32/mem_wdata [28], \picorv32/mem_wdata [27], 
\picorv32/mem_wdata [26], \picorv32/mem_wdata [25], \picorv32/mem_wdata [24], \picorv32/mem_wdata [23], \picorv32/mem_wdata [22], 
\picorv32/mem_wdata [21], \picorv32/mem_wdata [20], \picorv32/mem_wdata [19], \picorv32/mem_wdata [18], \picorv32/mem_wdata [17], 
\picorv32/mem_wdata [16], \picorv32/mem_wdata [15], \picorv32/mem_wdata [14], \picorv32/mem_wdata [13], \picorv32/mem_wdata [12], 
\picorv32/mem_wdata [11], \picorv32/mem_wdata [10], \picorv32/mem_wdata [9], \picorv32/mem_wdata [8], \picorv32/mem_wdata [7], \picorv32/mem_wdata [6]
, \picorv32/mem_wdata [5], \picorv32/mem_wdata [4], \picorv32/mem_wdata [3], \picorv32/mem_wdata [2], \picorv32/mem_wdata [1], \picorv32/mem_wdata [0]
})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 36 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem7 (
    .REGCEA(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem7_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem7_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem7_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem7_REGCEB_UNCONNECTED),
    .RSTA(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .ENA(basesoc_sdram_tccdcon_ready),
    .DIPA({Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1]}),
    .WEA({write_ctrl27_3434, write_ctrl26_3433, write_ctrl25_3432, write_ctrl24_3431}),
    .DOA({N425, N424, N423, N422, N421, N420, N419, N418, N417, N416, N415, N414, N413, N412, N411, N410, N409, N408, N407, N406, N405, N404, N403, 
N402, N401, N400, N399, N398, N397, N396, N395, N394}),
    .ADDRA({\picorv32/mem_addr [10], \picorv32/mem_addr [9], \picorv32/mem_addr [8], \picorv32/mem_addr [7], \picorv32/mem_addr [6], 
\picorv32/mem_addr [5], \picorv32/mem_addr [4], \picorv32/mem_addr [3], \picorv32/mem_addr [2], \NLW_Mram_mem7_ADDRA<4>_UNCONNECTED , 
\NLW_Mram_mem7_ADDRA<3>_UNCONNECTED , \NLW_Mram_mem7_ADDRA<2>_UNCONNECTED , \NLW_Mram_mem7_ADDRA<1>_UNCONNECTED , \NLW_Mram_mem7_ADDRA<0>_UNCONNECTED 
}),
    .ADDRB({\NLW_Mram_mem7_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem7_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem7_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem7_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem7_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem7_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem7_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem7_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem7_ADDRB<5>_UNCONNECTED , \NLW_Mram_mem7_ADDRB<4>_UNCONNECTED 
, \NLW_Mram_mem7_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem7_ADDRB<2>_UNCONNECTED , \NLW_Mram_mem7_ADDRB<1>_UNCONNECTED , 
\NLW_Mram_mem7_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem7_DIB<31>_UNCONNECTED , \NLW_Mram_mem7_DIB<30>_UNCONNECTED , \NLW_Mram_mem7_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem7_DIB<28>_UNCONNECTED , \NLW_Mram_mem7_DIB<27>_UNCONNECTED , \NLW_Mram_mem7_DIB<26>_UNCONNECTED , \NLW_Mram_mem7_DIB<25>_UNCONNECTED , 
\NLW_Mram_mem7_DIB<24>_UNCONNECTED , \NLW_Mram_mem7_DIB<23>_UNCONNECTED , \NLW_Mram_mem7_DIB<22>_UNCONNECTED , \NLW_Mram_mem7_DIB<21>_UNCONNECTED , 
\NLW_Mram_mem7_DIB<20>_UNCONNECTED , \NLW_Mram_mem7_DIB<19>_UNCONNECTED , \NLW_Mram_mem7_DIB<18>_UNCONNECTED , \NLW_Mram_mem7_DIB<17>_UNCONNECTED , 
\NLW_Mram_mem7_DIB<16>_UNCONNECTED , \NLW_Mram_mem7_DIB<15>_UNCONNECTED , \NLW_Mram_mem7_DIB<14>_UNCONNECTED , \NLW_Mram_mem7_DIB<13>_UNCONNECTED , 
\NLW_Mram_mem7_DIB<12>_UNCONNECTED , \NLW_Mram_mem7_DIB<11>_UNCONNECTED , \NLW_Mram_mem7_DIB<10>_UNCONNECTED , \NLW_Mram_mem7_DIB<9>_UNCONNECTED , 
\NLW_Mram_mem7_DIB<8>_UNCONNECTED , \NLW_Mram_mem7_DIB<7>_UNCONNECTED , \NLW_Mram_mem7_DIB<6>_UNCONNECTED , \NLW_Mram_mem7_DIB<5>_UNCONNECTED , 
\NLW_Mram_mem7_DIB<4>_UNCONNECTED , \NLW_Mram_mem7_DIB<3>_UNCONNECTED , \NLW_Mram_mem7_DIB<2>_UNCONNECTED , \NLW_Mram_mem7_DIB<1>_UNCONNECTED , 
\NLW_Mram_mem7_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem7_DOPA<3>_UNCONNECTED , \NLW_Mram_mem7_DOPA<2>_UNCONNECTED , \NLW_Mram_mem7_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem7_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem7_DIPB<3>_UNCONNECTED , \NLW_Mram_mem7_DIPB<2>_UNCONNECTED , \NLW_Mram_mem7_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem7_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem7_DOPB<3>_UNCONNECTED , \NLW_Mram_mem7_DOPB<2>_UNCONNECTED , \NLW_Mram_mem7_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem7_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem7_DOB<31>_UNCONNECTED , \NLW_Mram_mem7_DOB<30>_UNCONNECTED , \NLW_Mram_mem7_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem7_DOB<28>_UNCONNECTED , \NLW_Mram_mem7_DOB<27>_UNCONNECTED , \NLW_Mram_mem7_DOB<26>_UNCONNECTED , \NLW_Mram_mem7_DOB<25>_UNCONNECTED , 
\NLW_Mram_mem7_DOB<24>_UNCONNECTED , \NLW_Mram_mem7_DOB<23>_UNCONNECTED , \NLW_Mram_mem7_DOB<22>_UNCONNECTED , \NLW_Mram_mem7_DOB<21>_UNCONNECTED , 
\NLW_Mram_mem7_DOB<20>_UNCONNECTED , \NLW_Mram_mem7_DOB<19>_UNCONNECTED , \NLW_Mram_mem7_DOB<18>_UNCONNECTED , \NLW_Mram_mem7_DOB<17>_UNCONNECTED , 
\NLW_Mram_mem7_DOB<16>_UNCONNECTED , \NLW_Mram_mem7_DOB<15>_UNCONNECTED , \NLW_Mram_mem7_DOB<14>_UNCONNECTED , \NLW_Mram_mem7_DOB<13>_UNCONNECTED , 
\NLW_Mram_mem7_DOB<12>_UNCONNECTED , \NLW_Mram_mem7_DOB<11>_UNCONNECTED , \NLW_Mram_mem7_DOB<10>_UNCONNECTED , \NLW_Mram_mem7_DOB<9>_UNCONNECTED , 
\NLW_Mram_mem7_DOB<8>_UNCONNECTED , \NLW_Mram_mem7_DOB<7>_UNCONNECTED , \NLW_Mram_mem7_DOB<6>_UNCONNECTED , \NLW_Mram_mem7_DOB<5>_UNCONNECTED , 
\NLW_Mram_mem7_DOB<4>_UNCONNECTED , \NLW_Mram_mem7_DOB<3>_UNCONNECTED , \NLW_Mram_mem7_DOB<2>_UNCONNECTED , \NLW_Mram_mem7_DOB<1>_UNCONNECTED , 
\NLW_Mram_mem7_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem7_WEB<3>_UNCONNECTED , \NLW_Mram_mem7_WEB<2>_UNCONNECTED , \NLW_Mram_mem7_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem7_WEB<0>_UNCONNECTED }),
    .DIA({\picorv32/mem_wdata [31], \picorv32/mem_wdata [30], \picorv32/mem_wdata [29], \picorv32/mem_wdata [28], \picorv32/mem_wdata [27], 
\picorv32/mem_wdata [26], \picorv32/mem_wdata [25], \picorv32/mem_wdata [24], \picorv32/mem_wdata [23], \picorv32/mem_wdata [22], 
\picorv32/mem_wdata [21], \picorv32/mem_wdata [20], \picorv32/mem_wdata [19], \picorv32/mem_wdata [18], \picorv32/mem_wdata [17], 
\picorv32/mem_wdata [16], \picorv32/mem_wdata [15], \picorv32/mem_wdata [14], \picorv32/mem_wdata [13], \picorv32/mem_wdata [12], 
\picorv32/mem_wdata [11], \picorv32/mem_wdata [10], \picorv32/mem_wdata [9], \picorv32/mem_wdata [8], \picorv32/mem_wdata [7], \picorv32/mem_wdata [6]
, \picorv32/mem_wdata [5], \picorv32/mem_wdata [4], \picorv32/mem_wdata [3], \picorv32/mem_wdata [2], \picorv32/mem_wdata [1], \picorv32/mem_wdata [0]
})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 36 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem8 (
    .REGCEA(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem8_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem8_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem8_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem8_REGCEB_UNCONNECTED),
    .RSTA(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .ENA(basesoc_sdram_tccdcon_ready),
    .DIPA({Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1]}),
    .WEA({write_ctrl31_3438, write_ctrl30_3437, write_ctrl29_3436, write_ctrl28_3435}),
    .DOA({N489, N488, N487, N486, N485, N484, N483, N482, N481, N480, N479, N478, N477, N476, N475, N474, N473, N472, N471, N470, N469, N468, N467, 
N466, N465, N464, N463, N462, N461, N460, N459, N458}),
    .ADDRA({\picorv32/mem_addr [10], \picorv32/mem_addr [9], \picorv32/mem_addr [8], \picorv32/mem_addr [7], \picorv32/mem_addr [6], 
\picorv32/mem_addr [5], \picorv32/mem_addr [4], \picorv32/mem_addr [3], \picorv32/mem_addr [2], \NLW_Mram_mem8_ADDRA<4>_UNCONNECTED , 
\NLW_Mram_mem8_ADDRA<3>_UNCONNECTED , \NLW_Mram_mem8_ADDRA<2>_UNCONNECTED , \NLW_Mram_mem8_ADDRA<1>_UNCONNECTED , \NLW_Mram_mem8_ADDRA<0>_UNCONNECTED 
}),
    .ADDRB({\NLW_Mram_mem8_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem8_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem8_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem8_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem8_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem8_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem8_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem8_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem8_ADDRB<5>_UNCONNECTED , \NLW_Mram_mem8_ADDRB<4>_UNCONNECTED 
, \NLW_Mram_mem8_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem8_ADDRB<2>_UNCONNECTED , \NLW_Mram_mem8_ADDRB<1>_UNCONNECTED , 
\NLW_Mram_mem8_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem8_DIB<31>_UNCONNECTED , \NLW_Mram_mem8_DIB<30>_UNCONNECTED , \NLW_Mram_mem8_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem8_DIB<28>_UNCONNECTED , \NLW_Mram_mem8_DIB<27>_UNCONNECTED , \NLW_Mram_mem8_DIB<26>_UNCONNECTED , \NLW_Mram_mem8_DIB<25>_UNCONNECTED , 
\NLW_Mram_mem8_DIB<24>_UNCONNECTED , \NLW_Mram_mem8_DIB<23>_UNCONNECTED , \NLW_Mram_mem8_DIB<22>_UNCONNECTED , \NLW_Mram_mem8_DIB<21>_UNCONNECTED , 
\NLW_Mram_mem8_DIB<20>_UNCONNECTED , \NLW_Mram_mem8_DIB<19>_UNCONNECTED , \NLW_Mram_mem8_DIB<18>_UNCONNECTED , \NLW_Mram_mem8_DIB<17>_UNCONNECTED , 
\NLW_Mram_mem8_DIB<16>_UNCONNECTED , \NLW_Mram_mem8_DIB<15>_UNCONNECTED , \NLW_Mram_mem8_DIB<14>_UNCONNECTED , \NLW_Mram_mem8_DIB<13>_UNCONNECTED , 
\NLW_Mram_mem8_DIB<12>_UNCONNECTED , \NLW_Mram_mem8_DIB<11>_UNCONNECTED , \NLW_Mram_mem8_DIB<10>_UNCONNECTED , \NLW_Mram_mem8_DIB<9>_UNCONNECTED , 
\NLW_Mram_mem8_DIB<8>_UNCONNECTED , \NLW_Mram_mem8_DIB<7>_UNCONNECTED , \NLW_Mram_mem8_DIB<6>_UNCONNECTED , \NLW_Mram_mem8_DIB<5>_UNCONNECTED , 
\NLW_Mram_mem8_DIB<4>_UNCONNECTED , \NLW_Mram_mem8_DIB<3>_UNCONNECTED , \NLW_Mram_mem8_DIB<2>_UNCONNECTED , \NLW_Mram_mem8_DIB<1>_UNCONNECTED , 
\NLW_Mram_mem8_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem8_DOPA<3>_UNCONNECTED , \NLW_Mram_mem8_DOPA<2>_UNCONNECTED , \NLW_Mram_mem8_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem8_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem8_DIPB<3>_UNCONNECTED , \NLW_Mram_mem8_DIPB<2>_UNCONNECTED , \NLW_Mram_mem8_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem8_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem8_DOPB<3>_UNCONNECTED , \NLW_Mram_mem8_DOPB<2>_UNCONNECTED , \NLW_Mram_mem8_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem8_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem8_DOB<31>_UNCONNECTED , \NLW_Mram_mem8_DOB<30>_UNCONNECTED , \NLW_Mram_mem8_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem8_DOB<28>_UNCONNECTED , \NLW_Mram_mem8_DOB<27>_UNCONNECTED , \NLW_Mram_mem8_DOB<26>_UNCONNECTED , \NLW_Mram_mem8_DOB<25>_UNCONNECTED , 
\NLW_Mram_mem8_DOB<24>_UNCONNECTED , \NLW_Mram_mem8_DOB<23>_UNCONNECTED , \NLW_Mram_mem8_DOB<22>_UNCONNECTED , \NLW_Mram_mem8_DOB<21>_UNCONNECTED , 
\NLW_Mram_mem8_DOB<20>_UNCONNECTED , \NLW_Mram_mem8_DOB<19>_UNCONNECTED , \NLW_Mram_mem8_DOB<18>_UNCONNECTED , \NLW_Mram_mem8_DOB<17>_UNCONNECTED , 
\NLW_Mram_mem8_DOB<16>_UNCONNECTED , \NLW_Mram_mem8_DOB<15>_UNCONNECTED , \NLW_Mram_mem8_DOB<14>_UNCONNECTED , \NLW_Mram_mem8_DOB<13>_UNCONNECTED , 
\NLW_Mram_mem8_DOB<12>_UNCONNECTED , \NLW_Mram_mem8_DOB<11>_UNCONNECTED , \NLW_Mram_mem8_DOB<10>_UNCONNECTED , \NLW_Mram_mem8_DOB<9>_UNCONNECTED , 
\NLW_Mram_mem8_DOB<8>_UNCONNECTED , \NLW_Mram_mem8_DOB<7>_UNCONNECTED , \NLW_Mram_mem8_DOB<6>_UNCONNECTED , \NLW_Mram_mem8_DOB<5>_UNCONNECTED , 
\NLW_Mram_mem8_DOB<4>_UNCONNECTED , \NLW_Mram_mem8_DOB<3>_UNCONNECTED , \NLW_Mram_mem8_DOB<2>_UNCONNECTED , \NLW_Mram_mem8_DOB<1>_UNCONNECTED , 
\NLW_Mram_mem8_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem8_WEB<3>_UNCONNECTED , \NLW_Mram_mem8_WEB<2>_UNCONNECTED , \NLW_Mram_mem8_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem8_WEB<0>_UNCONNECTED }),
    .DIA({\picorv32/mem_wdata [31], \picorv32/mem_wdata [30], \picorv32/mem_wdata [29], \picorv32/mem_wdata [28], \picorv32/mem_wdata [27], 
\picorv32/mem_wdata [26], \picorv32/mem_wdata [25], \picorv32/mem_wdata [24], \picorv32/mem_wdata [23], \picorv32/mem_wdata [22], 
\picorv32/mem_wdata [21], \picorv32/mem_wdata [20], \picorv32/mem_wdata [19], \picorv32/mem_wdata [18], \picorv32/mem_wdata [17], 
\picorv32/mem_wdata [16], \picorv32/mem_wdata [15], \picorv32/mem_wdata [14], \picorv32/mem_wdata [13], \picorv32/mem_wdata [12], 
\picorv32/mem_wdata [11], \picorv32/mem_wdata [10], \picorv32/mem_wdata [9], \picorv32/mem_wdata [8], \picorv32/mem_wdata [7], \picorv32/mem_wdata [6]
, \picorv32/mem_wdata [5], \picorv32/mem_wdata [4], \picorv32/mem_wdata [3], \picorv32/mem_wdata [2], \picorv32/mem_wdata [1], \picorv32/mem_wdata [0]
})
  );
  RAMB16BWER #(
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 18 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_tag_mem1 (
    .REGCEA(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_tag_mem1_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_tag_mem1_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_tag_mem1_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_tag_mem1_REGCEB_UNCONNECTED),
    .RSTA(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .ENA(basesoc_sdram_tccdcon_ready),
    .DIPA({\NLW_Mram_tag_mem1_DIPA<3>_UNCONNECTED , \NLW_Mram_tag_mem1_DIPA<2>_UNCONNECTED , \picorv32/mem_addr [30], \picorv32/mem_addr [29]}),
    .WEA({basesoc_tag_port_we, basesoc_tag_port_we, basesoc_tag_port_we, basesoc_tag_port_we}),
    .DOA({\NLW_Mram_tag_mem1_DOA<31>_UNCONNECTED , \NLW_Mram_tag_mem1_DOA<30>_UNCONNECTED , \NLW_Mram_tag_mem1_DOA<29>_UNCONNECTED , 
\NLW_Mram_tag_mem1_DOA<28>_UNCONNECTED , \NLW_Mram_tag_mem1_DOA<27>_UNCONNECTED , \NLW_Mram_tag_mem1_DOA<26>_UNCONNECTED , 
\NLW_Mram_tag_mem1_DOA<25>_UNCONNECTED , \NLW_Mram_tag_mem1_DOA<24>_UNCONNECTED , \NLW_Mram_tag_mem1_DOA<23>_UNCONNECTED , 
\NLW_Mram_tag_mem1_DOA<22>_UNCONNECTED , \NLW_Mram_tag_mem1_DOA<21>_UNCONNECTED , \NLW_Mram_tag_mem1_DOA<20>_UNCONNECTED , 
\NLW_Mram_tag_mem1_DOA<19>_UNCONNECTED , \NLW_Mram_tag_mem1_DOA<18>_UNCONNECTED , \NLW_Mram_tag_mem1_DOA<17>_UNCONNECTED , 
\NLW_Mram_tag_mem1_DOA<16>_UNCONNECTED , _n4075[15], _n4075[14], _n4075[13], _n4075[12], _n4075[11], _n4075[10], _n4075[9], _n4075[8], _n4075[7], 
_n4075[6], _n4075[5], _n4075[4], _n4075[3], _n4075[2], _n4075[1], _n4075[0]}),
    .ADDRA({\picorv32/mem_addr [12], \picorv32/mem_addr [11], \picorv32/mem_addr [10], \picorv32/mem_addr [9], \picorv32/mem_addr [8], 
\picorv32/mem_addr [7], \picorv32/mem_addr [6], \picorv32/mem_addr [5], \picorv32/mem_addr [4], \picorv32/mem_addr [3], 
\NLW_Mram_tag_mem1_ADDRA<3>_UNCONNECTED , \NLW_Mram_tag_mem1_ADDRA<2>_UNCONNECTED , \NLW_Mram_tag_mem1_ADDRA<1>_UNCONNECTED , 
\NLW_Mram_tag_mem1_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_tag_mem1_ADDRB<13>_UNCONNECTED , \NLW_Mram_tag_mem1_ADDRB<12>_UNCONNECTED , \NLW_Mram_tag_mem1_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_tag_mem1_ADDRB<10>_UNCONNECTED , \NLW_Mram_tag_mem1_ADDRB<9>_UNCONNECTED , \NLW_Mram_tag_mem1_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_tag_mem1_ADDRB<7>_UNCONNECTED , \NLW_Mram_tag_mem1_ADDRB<6>_UNCONNECTED , \NLW_Mram_tag_mem1_ADDRB<5>_UNCONNECTED , 
\NLW_Mram_tag_mem1_ADDRB<4>_UNCONNECTED , \NLW_Mram_tag_mem1_ADDRB<3>_UNCONNECTED , \NLW_Mram_tag_mem1_ADDRB<2>_UNCONNECTED , 
\NLW_Mram_tag_mem1_ADDRB<1>_UNCONNECTED , \NLW_Mram_tag_mem1_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_tag_mem1_DIB<31>_UNCONNECTED , \NLW_Mram_tag_mem1_DIB<30>_UNCONNECTED , \NLW_Mram_tag_mem1_DIB<29>_UNCONNECTED , 
\NLW_Mram_tag_mem1_DIB<28>_UNCONNECTED , \NLW_Mram_tag_mem1_DIB<27>_UNCONNECTED , \NLW_Mram_tag_mem1_DIB<26>_UNCONNECTED , 
\NLW_Mram_tag_mem1_DIB<25>_UNCONNECTED , \NLW_Mram_tag_mem1_DIB<24>_UNCONNECTED , \NLW_Mram_tag_mem1_DIB<23>_UNCONNECTED , 
\NLW_Mram_tag_mem1_DIB<22>_UNCONNECTED , \NLW_Mram_tag_mem1_DIB<21>_UNCONNECTED , \NLW_Mram_tag_mem1_DIB<20>_UNCONNECTED , 
\NLW_Mram_tag_mem1_DIB<19>_UNCONNECTED , \NLW_Mram_tag_mem1_DIB<18>_UNCONNECTED , \NLW_Mram_tag_mem1_DIB<17>_UNCONNECTED , 
\NLW_Mram_tag_mem1_DIB<16>_UNCONNECTED , \NLW_Mram_tag_mem1_DIB<15>_UNCONNECTED , \NLW_Mram_tag_mem1_DIB<14>_UNCONNECTED , 
\NLW_Mram_tag_mem1_DIB<13>_UNCONNECTED , \NLW_Mram_tag_mem1_DIB<12>_UNCONNECTED , \NLW_Mram_tag_mem1_DIB<11>_UNCONNECTED , 
\NLW_Mram_tag_mem1_DIB<10>_UNCONNECTED , \NLW_Mram_tag_mem1_DIB<9>_UNCONNECTED , \NLW_Mram_tag_mem1_DIB<8>_UNCONNECTED , 
\NLW_Mram_tag_mem1_DIB<7>_UNCONNECTED , \NLW_Mram_tag_mem1_DIB<6>_UNCONNECTED , \NLW_Mram_tag_mem1_DIB<5>_UNCONNECTED , 
\NLW_Mram_tag_mem1_DIB<4>_UNCONNECTED , \NLW_Mram_tag_mem1_DIB<3>_UNCONNECTED , \NLW_Mram_tag_mem1_DIB<2>_UNCONNECTED , 
\NLW_Mram_tag_mem1_DIB<1>_UNCONNECTED , \NLW_Mram_tag_mem1_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_tag_mem1_DOPA<3>_UNCONNECTED , \NLW_Mram_tag_mem1_DOPA<2>_UNCONNECTED , _n4075[17], _n4075[16]}),
    .DIPB({\NLW_Mram_tag_mem1_DIPB<3>_UNCONNECTED , \NLW_Mram_tag_mem1_DIPB<2>_UNCONNECTED , \NLW_Mram_tag_mem1_DIPB<1>_UNCONNECTED , 
\NLW_Mram_tag_mem1_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_tag_mem1_DOPB<3>_UNCONNECTED , \NLW_Mram_tag_mem1_DOPB<2>_UNCONNECTED , \NLW_Mram_tag_mem1_DOPB<1>_UNCONNECTED , 
\NLW_Mram_tag_mem1_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_tag_mem1_DOB<31>_UNCONNECTED , \NLW_Mram_tag_mem1_DOB<30>_UNCONNECTED , \NLW_Mram_tag_mem1_DOB<29>_UNCONNECTED , 
\NLW_Mram_tag_mem1_DOB<28>_UNCONNECTED , \NLW_Mram_tag_mem1_DOB<27>_UNCONNECTED , \NLW_Mram_tag_mem1_DOB<26>_UNCONNECTED , 
\NLW_Mram_tag_mem1_DOB<25>_UNCONNECTED , \NLW_Mram_tag_mem1_DOB<24>_UNCONNECTED , \NLW_Mram_tag_mem1_DOB<23>_UNCONNECTED , 
\NLW_Mram_tag_mem1_DOB<22>_UNCONNECTED , \NLW_Mram_tag_mem1_DOB<21>_UNCONNECTED , \NLW_Mram_tag_mem1_DOB<20>_UNCONNECTED , 
\NLW_Mram_tag_mem1_DOB<19>_UNCONNECTED , \NLW_Mram_tag_mem1_DOB<18>_UNCONNECTED , \NLW_Mram_tag_mem1_DOB<17>_UNCONNECTED , 
\NLW_Mram_tag_mem1_DOB<16>_UNCONNECTED , \NLW_Mram_tag_mem1_DOB<15>_UNCONNECTED , \NLW_Mram_tag_mem1_DOB<14>_UNCONNECTED , 
\NLW_Mram_tag_mem1_DOB<13>_UNCONNECTED , \NLW_Mram_tag_mem1_DOB<12>_UNCONNECTED , \NLW_Mram_tag_mem1_DOB<11>_UNCONNECTED , 
\NLW_Mram_tag_mem1_DOB<10>_UNCONNECTED , \NLW_Mram_tag_mem1_DOB<9>_UNCONNECTED , \NLW_Mram_tag_mem1_DOB<8>_UNCONNECTED , 
\NLW_Mram_tag_mem1_DOB<7>_UNCONNECTED , \NLW_Mram_tag_mem1_DOB<6>_UNCONNECTED , \NLW_Mram_tag_mem1_DOB<5>_UNCONNECTED , 
\NLW_Mram_tag_mem1_DOB<4>_UNCONNECTED , \NLW_Mram_tag_mem1_DOB<3>_UNCONNECTED , \NLW_Mram_tag_mem1_DOB<2>_UNCONNECTED , 
\NLW_Mram_tag_mem1_DOB<1>_UNCONNECTED , \NLW_Mram_tag_mem1_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_tag_mem1_WEB<3>_UNCONNECTED , \NLW_Mram_tag_mem1_WEB<2>_UNCONNECTED , \NLW_Mram_tag_mem1_WEB<1>_UNCONNECTED , 
\NLW_Mram_tag_mem1_WEB<0>_UNCONNECTED }),
    .DIA({\NLW_Mram_tag_mem1_DIA<31>_UNCONNECTED , \NLW_Mram_tag_mem1_DIA<30>_UNCONNECTED , \NLW_Mram_tag_mem1_DIA<29>_UNCONNECTED , 
\NLW_Mram_tag_mem1_DIA<28>_UNCONNECTED , \NLW_Mram_tag_mem1_DIA<27>_UNCONNECTED , \NLW_Mram_tag_mem1_DIA<26>_UNCONNECTED , 
\NLW_Mram_tag_mem1_DIA<25>_UNCONNECTED , \NLW_Mram_tag_mem1_DIA<24>_UNCONNECTED , \NLW_Mram_tag_mem1_DIA<23>_UNCONNECTED , 
\NLW_Mram_tag_mem1_DIA<22>_UNCONNECTED , \NLW_Mram_tag_mem1_DIA<21>_UNCONNECTED , \NLW_Mram_tag_mem1_DIA<20>_UNCONNECTED , 
\NLW_Mram_tag_mem1_DIA<19>_UNCONNECTED , \NLW_Mram_tag_mem1_DIA<18>_UNCONNECTED , \NLW_Mram_tag_mem1_DIA<17>_UNCONNECTED , 
\NLW_Mram_tag_mem1_DIA<16>_UNCONNECTED , \picorv32/mem_addr [28], \picorv32/mem_addr [27], \picorv32/mem_addr [26], \picorv32/mem_addr [25], 
\picorv32/mem_addr [24], \picorv32/mem_addr [23], \picorv32/mem_addr [22], \picorv32/mem_addr [21], \picorv32/mem_addr [20], \picorv32/mem_addr [19], 
\picorv32/mem_addr [18], \picorv32/mem_addr [17], \picorv32/mem_addr [16], \picorv32/mem_addr [15], \picorv32/mem_addr [14], \picorv32/mem_addr [13]})
  );
  RAMB8BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 4 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 18'h00000 ),
    .INIT_B ( 18'h00000 ),
    .RAM_MODE ( "TDP" ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 18'h00000 ),
    .SRVAL_B ( 18'h00000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .INIT_FILE ( "NONE" ),
    .SIM_COLLISION_CHECK ( "ALL" ))
  Mram_tag_mem2 (
    .RSTBRST(NLW_Mram_tag_mem2_RSTBRST_UNCONNECTED),
    .ENBRDEN(NLW_Mram_tag_mem2_ENBRDEN_UNCONNECTED),
    .REGCEA(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .ENAWREN(basesoc_sdram_tccdcon_ready),
    .CLKAWRCLK(sys_clk),
    .CLKBRDCLK(NLW_Mram_tag_mem2_CLKBRDCLK_UNCONNECTED),
    .REGCEBREGCE(NLW_Mram_tag_mem2_REGCEBREGCE_UNCONNECTED),
    .RSTA(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WEAWEL({basesoc_tag_port_we, basesoc_tag_port_we}),
    .DOADO({\NLW_Mram_tag_mem2_DOADO<15>_UNCONNECTED , \NLW_Mram_tag_mem2_DOADO<14>_UNCONNECTED , \NLW_Mram_tag_mem2_DOADO<13>_UNCONNECTED , 
\NLW_Mram_tag_mem2_DOADO<12>_UNCONNECTED , \NLW_Mram_tag_mem2_DOADO<11>_UNCONNECTED , \NLW_Mram_tag_mem2_DOADO<10>_UNCONNECTED , 
\NLW_Mram_tag_mem2_DOADO<9>_UNCONNECTED , \NLW_Mram_tag_mem2_DOADO<8>_UNCONNECTED , \NLW_Mram_tag_mem2_DOADO<7>_UNCONNECTED , 
\NLW_Mram_tag_mem2_DOADO<6>_UNCONNECTED , \NLW_Mram_tag_mem2_DOADO<5>_UNCONNECTED , \NLW_Mram_tag_mem2_DOADO<4>_UNCONNECTED , _n4075[21], _n4075[20], 
_n4075[19], _n4075[18]}),
    .DOPADOP({\NLW_Mram_tag_mem2_DOPADOP<1>_UNCONNECTED , \NLW_Mram_tag_mem2_DOPADOP<0>_UNCONNECTED }),
    .DOPBDOP({\NLW_Mram_tag_mem2_DOPBDOP<1>_UNCONNECTED , \NLW_Mram_tag_mem2_DOPBDOP<0>_UNCONNECTED }),
    .WEBWEU({\NLW_Mram_tag_mem2_WEBWEU<1>_UNCONNECTED , \NLW_Mram_tag_mem2_WEBWEU<0>_UNCONNECTED }),
    .ADDRAWRADDR({Mcount_ddrphy_bitslip_cnt_lut[1], \picorv32/mem_addr [12], \picorv32/mem_addr [11], \picorv32/mem_addr [10], \picorv32/mem_addr [9]
, \picorv32/mem_addr [8], \picorv32/mem_addr [7], \picorv32/mem_addr [6], \picorv32/mem_addr [5], \picorv32/mem_addr [4], \picorv32/mem_addr [3], 
\NLW_Mram_tag_mem2_ADDRAWRADDR<1>_UNCONNECTED , \NLW_Mram_tag_mem2_ADDRAWRADDR<0>_UNCONNECTED }),
    .DIPBDIP({\NLW_Mram_tag_mem2_DIPBDIP<1>_UNCONNECTED , \NLW_Mram_tag_mem2_DIPBDIP<0>_UNCONNECTED }),
    .DIBDI({\NLW_Mram_tag_mem2_DIBDI<15>_UNCONNECTED , \NLW_Mram_tag_mem2_DIBDI<14>_UNCONNECTED , \NLW_Mram_tag_mem2_DIBDI<13>_UNCONNECTED , 
\NLW_Mram_tag_mem2_DIBDI<12>_UNCONNECTED , \NLW_Mram_tag_mem2_DIBDI<11>_UNCONNECTED , \NLW_Mram_tag_mem2_DIBDI<10>_UNCONNECTED , 
\NLW_Mram_tag_mem2_DIBDI<9>_UNCONNECTED , \NLW_Mram_tag_mem2_DIBDI<8>_UNCONNECTED , \NLW_Mram_tag_mem2_DIBDI<7>_UNCONNECTED , 
\NLW_Mram_tag_mem2_DIBDI<6>_UNCONNECTED , \NLW_Mram_tag_mem2_DIBDI<5>_UNCONNECTED , \NLW_Mram_tag_mem2_DIBDI<4>_UNCONNECTED , 
\NLW_Mram_tag_mem2_DIBDI<3>_UNCONNECTED , \NLW_Mram_tag_mem2_DIBDI<2>_UNCONNECTED , \NLW_Mram_tag_mem2_DIBDI<1>_UNCONNECTED , 
\NLW_Mram_tag_mem2_DIBDI<0>_UNCONNECTED }),
    .DIADI({\NLW_Mram_tag_mem2_DIADI<15>_UNCONNECTED , \NLW_Mram_tag_mem2_DIADI<14>_UNCONNECTED , \NLW_Mram_tag_mem2_DIADI<13>_UNCONNECTED , 
\NLW_Mram_tag_mem2_DIADI<12>_UNCONNECTED , \NLW_Mram_tag_mem2_DIADI<11>_UNCONNECTED , \NLW_Mram_tag_mem2_DIADI<10>_UNCONNECTED , 
\NLW_Mram_tag_mem2_DIADI<9>_UNCONNECTED , \NLW_Mram_tag_mem2_DIADI<8>_UNCONNECTED , \NLW_Mram_tag_mem2_DIADI<7>_UNCONNECTED , 
\NLW_Mram_tag_mem2_DIADI<6>_UNCONNECTED , \NLW_Mram_tag_mem2_DIADI<5>_UNCONNECTED , \NLW_Mram_tag_mem2_DIADI<4>_UNCONNECTED , 
basesoc_interface0_wb_sdram_cyc_basesoc_interface0_wb_sdram_ack_AND_213_o1, Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], 
\picorv32/mem_addr [31]}),
    .ADDRBRDADDR({\NLW_Mram_tag_mem2_ADDRBRDADDR<12>_UNCONNECTED , \NLW_Mram_tag_mem2_ADDRBRDADDR<11>_UNCONNECTED , 
\NLW_Mram_tag_mem2_ADDRBRDADDR<10>_UNCONNECTED , \NLW_Mram_tag_mem2_ADDRBRDADDR<9>_UNCONNECTED , \NLW_Mram_tag_mem2_ADDRBRDADDR<8>_UNCONNECTED , 
\NLW_Mram_tag_mem2_ADDRBRDADDR<7>_UNCONNECTED , \NLW_Mram_tag_mem2_ADDRBRDADDR<6>_UNCONNECTED , \NLW_Mram_tag_mem2_ADDRBRDADDR<5>_UNCONNECTED , 
\NLW_Mram_tag_mem2_ADDRBRDADDR<4>_UNCONNECTED , \NLW_Mram_tag_mem2_ADDRBRDADDR<3>_UNCONNECTED , \NLW_Mram_tag_mem2_ADDRBRDADDR<2>_UNCONNECTED , 
\NLW_Mram_tag_mem2_ADDRBRDADDR<1>_UNCONNECTED , \NLW_Mram_tag_mem2_ADDRBRDADDR<0>_UNCONNECTED }),
    .DOBDO({\NLW_Mram_tag_mem2_DOBDO<15>_UNCONNECTED , \NLW_Mram_tag_mem2_DOBDO<14>_UNCONNECTED , \NLW_Mram_tag_mem2_DOBDO<13>_UNCONNECTED , 
\NLW_Mram_tag_mem2_DOBDO<12>_UNCONNECTED , \NLW_Mram_tag_mem2_DOBDO<11>_UNCONNECTED , \NLW_Mram_tag_mem2_DOBDO<10>_UNCONNECTED , 
\NLW_Mram_tag_mem2_DOBDO<9>_UNCONNECTED , \NLW_Mram_tag_mem2_DOBDO<8>_UNCONNECTED , \NLW_Mram_tag_mem2_DOBDO<7>_UNCONNECTED , 
\NLW_Mram_tag_mem2_DOBDO<6>_UNCONNECTED , \NLW_Mram_tag_mem2_DOBDO<5>_UNCONNECTED , \NLW_Mram_tag_mem2_DOBDO<4>_UNCONNECTED , 
\NLW_Mram_tag_mem2_DOBDO<3>_UNCONNECTED , \NLW_Mram_tag_mem2_DOBDO<2>_UNCONNECTED , \NLW_Mram_tag_mem2_DOBDO<1>_UNCONNECTED , 
\NLW_Mram_tag_mem2_DOBDO<0>_UNCONNECTED }),
    .DIPADIP({\NLW_Mram_tag_mem2_DIPADIP<1>_UNCONNECTED , \NLW_Mram_tag_mem2_DIPADIP<0>_UNCONNECTED })
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 36 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_data_mem1 (
    .REGCEA(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_data_mem1_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_data_mem1_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_data_mem1_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_data_mem1_REGCEB_UNCONNECTED),
    .RSTA(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .ENA(basesoc_sdram_tccdcon_ready),
    .DIPA({Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1]}),
    .WEA({write_ctrl35_3711, write_ctrl34_3710, write_ctrl33_3709, write_ctrl32_3708}),
    .DOA({N558, N557, N556, N555, N554, N553, N552, N551, N550, N549, N548, N547, N546, N545, N544, N543, N542, N541, N540, N539, N538, N537, N536, 
N535, N534, N533, N532, N531, N530, N529, N528, N527}),
    .ADDRA({\picorv32/mem_addr [11], \picorv32/mem_addr [10], \picorv32/mem_addr [9], \picorv32/mem_addr [8], \picorv32/mem_addr [7], 
\picorv32/mem_addr [6], \picorv32/mem_addr [5], \picorv32/mem_addr [4], \picorv32/mem_addr [3], \NLW_Mram_data_mem1_ADDRA<4>_UNCONNECTED , 
\NLW_Mram_data_mem1_ADDRA<3>_UNCONNECTED , \NLW_Mram_data_mem1_ADDRA<2>_UNCONNECTED , \NLW_Mram_data_mem1_ADDRA<1>_UNCONNECTED , 
\NLW_Mram_data_mem1_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_data_mem1_ADDRB<13>_UNCONNECTED , \NLW_Mram_data_mem1_ADDRB<12>_UNCONNECTED , \NLW_Mram_data_mem1_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_data_mem1_ADDRB<10>_UNCONNECTED , \NLW_Mram_data_mem1_ADDRB<9>_UNCONNECTED , \NLW_Mram_data_mem1_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_data_mem1_ADDRB<7>_UNCONNECTED , \NLW_Mram_data_mem1_ADDRB<6>_UNCONNECTED , \NLW_Mram_data_mem1_ADDRB<5>_UNCONNECTED , 
\NLW_Mram_data_mem1_ADDRB<4>_UNCONNECTED , \NLW_Mram_data_mem1_ADDRB<3>_UNCONNECTED , \NLW_Mram_data_mem1_ADDRB<2>_UNCONNECTED , 
\NLW_Mram_data_mem1_ADDRB<1>_UNCONNECTED , \NLW_Mram_data_mem1_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_data_mem1_DIB<31>_UNCONNECTED , \NLW_Mram_data_mem1_DIB<30>_UNCONNECTED , \NLW_Mram_data_mem1_DIB<29>_UNCONNECTED , 
\NLW_Mram_data_mem1_DIB<28>_UNCONNECTED , \NLW_Mram_data_mem1_DIB<27>_UNCONNECTED , \NLW_Mram_data_mem1_DIB<26>_UNCONNECTED , 
\NLW_Mram_data_mem1_DIB<25>_UNCONNECTED , \NLW_Mram_data_mem1_DIB<24>_UNCONNECTED , \NLW_Mram_data_mem1_DIB<23>_UNCONNECTED , 
\NLW_Mram_data_mem1_DIB<22>_UNCONNECTED , \NLW_Mram_data_mem1_DIB<21>_UNCONNECTED , \NLW_Mram_data_mem1_DIB<20>_UNCONNECTED , 
\NLW_Mram_data_mem1_DIB<19>_UNCONNECTED , \NLW_Mram_data_mem1_DIB<18>_UNCONNECTED , \NLW_Mram_data_mem1_DIB<17>_UNCONNECTED , 
\NLW_Mram_data_mem1_DIB<16>_UNCONNECTED , \NLW_Mram_data_mem1_DIB<15>_UNCONNECTED , \NLW_Mram_data_mem1_DIB<14>_UNCONNECTED , 
\NLW_Mram_data_mem1_DIB<13>_UNCONNECTED , \NLW_Mram_data_mem1_DIB<12>_UNCONNECTED , \NLW_Mram_data_mem1_DIB<11>_UNCONNECTED , 
\NLW_Mram_data_mem1_DIB<10>_UNCONNECTED , \NLW_Mram_data_mem1_DIB<9>_UNCONNECTED , \NLW_Mram_data_mem1_DIB<8>_UNCONNECTED , 
\NLW_Mram_data_mem1_DIB<7>_UNCONNECTED , \NLW_Mram_data_mem1_DIB<6>_UNCONNECTED , \NLW_Mram_data_mem1_DIB<5>_UNCONNECTED , 
\NLW_Mram_data_mem1_DIB<4>_UNCONNECTED , \NLW_Mram_data_mem1_DIB<3>_UNCONNECTED , \NLW_Mram_data_mem1_DIB<2>_UNCONNECTED , 
\NLW_Mram_data_mem1_DIB<1>_UNCONNECTED , \NLW_Mram_data_mem1_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_data_mem1_DOPA<3>_UNCONNECTED , \NLW_Mram_data_mem1_DOPA<2>_UNCONNECTED , \NLW_Mram_data_mem1_DOPA<1>_UNCONNECTED , 
\NLW_Mram_data_mem1_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_data_mem1_DIPB<3>_UNCONNECTED , \NLW_Mram_data_mem1_DIPB<2>_UNCONNECTED , \NLW_Mram_data_mem1_DIPB<1>_UNCONNECTED , 
\NLW_Mram_data_mem1_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_data_mem1_DOPB<3>_UNCONNECTED , \NLW_Mram_data_mem1_DOPB<2>_UNCONNECTED , \NLW_Mram_data_mem1_DOPB<1>_UNCONNECTED , 
\NLW_Mram_data_mem1_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_data_mem1_DOB<31>_UNCONNECTED , \NLW_Mram_data_mem1_DOB<30>_UNCONNECTED , \NLW_Mram_data_mem1_DOB<29>_UNCONNECTED , 
\NLW_Mram_data_mem1_DOB<28>_UNCONNECTED , \NLW_Mram_data_mem1_DOB<27>_UNCONNECTED , \NLW_Mram_data_mem1_DOB<26>_UNCONNECTED , 
\NLW_Mram_data_mem1_DOB<25>_UNCONNECTED , \NLW_Mram_data_mem1_DOB<24>_UNCONNECTED , \NLW_Mram_data_mem1_DOB<23>_UNCONNECTED , 
\NLW_Mram_data_mem1_DOB<22>_UNCONNECTED , \NLW_Mram_data_mem1_DOB<21>_UNCONNECTED , \NLW_Mram_data_mem1_DOB<20>_UNCONNECTED , 
\NLW_Mram_data_mem1_DOB<19>_UNCONNECTED , \NLW_Mram_data_mem1_DOB<18>_UNCONNECTED , \NLW_Mram_data_mem1_DOB<17>_UNCONNECTED , 
\NLW_Mram_data_mem1_DOB<16>_UNCONNECTED , \NLW_Mram_data_mem1_DOB<15>_UNCONNECTED , \NLW_Mram_data_mem1_DOB<14>_UNCONNECTED , 
\NLW_Mram_data_mem1_DOB<13>_UNCONNECTED , \NLW_Mram_data_mem1_DOB<12>_UNCONNECTED , \NLW_Mram_data_mem1_DOB<11>_UNCONNECTED , 
\NLW_Mram_data_mem1_DOB<10>_UNCONNECTED , \NLW_Mram_data_mem1_DOB<9>_UNCONNECTED , \NLW_Mram_data_mem1_DOB<8>_UNCONNECTED , 
\NLW_Mram_data_mem1_DOB<7>_UNCONNECTED , \NLW_Mram_data_mem1_DOB<6>_UNCONNECTED , \NLW_Mram_data_mem1_DOB<5>_UNCONNECTED , 
\NLW_Mram_data_mem1_DOB<4>_UNCONNECTED , \NLW_Mram_data_mem1_DOB<3>_UNCONNECTED , \NLW_Mram_data_mem1_DOB<2>_UNCONNECTED , 
\NLW_Mram_data_mem1_DOB<1>_UNCONNECTED , \NLW_Mram_data_mem1_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_data_mem1_WEB<3>_UNCONNECTED , \NLW_Mram_data_mem1_WEB<2>_UNCONNECTED , \NLW_Mram_data_mem1_WEB<1>_UNCONNECTED , 
\NLW_Mram_data_mem1_WEB<0>_UNCONNECTED }),
    .DIA({basesoc_data_port_dat_w[31], basesoc_data_port_dat_w[30], basesoc_data_port_dat_w[29], basesoc_data_port_dat_w[28], 
basesoc_data_port_dat_w[27], basesoc_data_port_dat_w[26], basesoc_data_port_dat_w[25], basesoc_data_port_dat_w[24], basesoc_data_port_dat_w[23], 
basesoc_data_port_dat_w[22], basesoc_data_port_dat_w[21], basesoc_data_port_dat_w[20], basesoc_data_port_dat_w[19], basesoc_data_port_dat_w[18], 
basesoc_data_port_dat_w[17], basesoc_data_port_dat_w[16], basesoc_data_port_dat_w[15], basesoc_data_port_dat_w[14], basesoc_data_port_dat_w[13], 
basesoc_data_port_dat_w[12], basesoc_data_port_dat_w[11], basesoc_data_port_dat_w[10], basesoc_data_port_dat_w[9], basesoc_data_port_dat_w[8], 
basesoc_data_port_dat_w[7], basesoc_data_port_dat_w[6], basesoc_data_port_dat_w[5], basesoc_data_port_dat_w[4], basesoc_data_port_dat_w[3], 
basesoc_data_port_dat_w[2], basesoc_data_port_dat_w[1], basesoc_data_port_dat_w[0]})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 36 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_data_mem2 (
    .REGCEA(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_data_mem2_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_data_mem2_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_data_mem2_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_data_mem2_REGCEB_UNCONNECTED),
    .RSTA(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .ENA(basesoc_sdram_tccdcon_ready),
    .DIPA({Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1]}),
    .WEA({write_ctrl43_3719, write_ctrl42_3718, write_ctrl41_3717, write_ctrl40_3716}),
    .DOA({N622, N621, N620, N619, N618, N617, N616, N615, N614, N613, N612, N611, N610, N609, N608, N607, N606, N605, N604, N603, N602, N601, N600, 
N599, N598, N597, N596, N595, N594, N593, N592, N591}),
    .ADDRA({\picorv32/mem_addr [11], \picorv32/mem_addr [10], \picorv32/mem_addr [9], \picorv32/mem_addr [8], \picorv32/mem_addr [7], 
\picorv32/mem_addr [6], \picorv32/mem_addr [5], \picorv32/mem_addr [4], \picorv32/mem_addr [3], \NLW_Mram_data_mem2_ADDRA<4>_UNCONNECTED , 
\NLW_Mram_data_mem2_ADDRA<3>_UNCONNECTED , \NLW_Mram_data_mem2_ADDRA<2>_UNCONNECTED , \NLW_Mram_data_mem2_ADDRA<1>_UNCONNECTED , 
\NLW_Mram_data_mem2_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_data_mem2_ADDRB<13>_UNCONNECTED , \NLW_Mram_data_mem2_ADDRB<12>_UNCONNECTED , \NLW_Mram_data_mem2_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_data_mem2_ADDRB<10>_UNCONNECTED , \NLW_Mram_data_mem2_ADDRB<9>_UNCONNECTED , \NLW_Mram_data_mem2_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_data_mem2_ADDRB<7>_UNCONNECTED , \NLW_Mram_data_mem2_ADDRB<6>_UNCONNECTED , \NLW_Mram_data_mem2_ADDRB<5>_UNCONNECTED , 
\NLW_Mram_data_mem2_ADDRB<4>_UNCONNECTED , \NLW_Mram_data_mem2_ADDRB<3>_UNCONNECTED , \NLW_Mram_data_mem2_ADDRB<2>_UNCONNECTED , 
\NLW_Mram_data_mem2_ADDRB<1>_UNCONNECTED , \NLW_Mram_data_mem2_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_data_mem2_DIB<31>_UNCONNECTED , \NLW_Mram_data_mem2_DIB<30>_UNCONNECTED , \NLW_Mram_data_mem2_DIB<29>_UNCONNECTED , 
\NLW_Mram_data_mem2_DIB<28>_UNCONNECTED , \NLW_Mram_data_mem2_DIB<27>_UNCONNECTED , \NLW_Mram_data_mem2_DIB<26>_UNCONNECTED , 
\NLW_Mram_data_mem2_DIB<25>_UNCONNECTED , \NLW_Mram_data_mem2_DIB<24>_UNCONNECTED , \NLW_Mram_data_mem2_DIB<23>_UNCONNECTED , 
\NLW_Mram_data_mem2_DIB<22>_UNCONNECTED , \NLW_Mram_data_mem2_DIB<21>_UNCONNECTED , \NLW_Mram_data_mem2_DIB<20>_UNCONNECTED , 
\NLW_Mram_data_mem2_DIB<19>_UNCONNECTED , \NLW_Mram_data_mem2_DIB<18>_UNCONNECTED , \NLW_Mram_data_mem2_DIB<17>_UNCONNECTED , 
\NLW_Mram_data_mem2_DIB<16>_UNCONNECTED , \NLW_Mram_data_mem2_DIB<15>_UNCONNECTED , \NLW_Mram_data_mem2_DIB<14>_UNCONNECTED , 
\NLW_Mram_data_mem2_DIB<13>_UNCONNECTED , \NLW_Mram_data_mem2_DIB<12>_UNCONNECTED , \NLW_Mram_data_mem2_DIB<11>_UNCONNECTED , 
\NLW_Mram_data_mem2_DIB<10>_UNCONNECTED , \NLW_Mram_data_mem2_DIB<9>_UNCONNECTED , \NLW_Mram_data_mem2_DIB<8>_UNCONNECTED , 
\NLW_Mram_data_mem2_DIB<7>_UNCONNECTED , \NLW_Mram_data_mem2_DIB<6>_UNCONNECTED , \NLW_Mram_data_mem2_DIB<5>_UNCONNECTED , 
\NLW_Mram_data_mem2_DIB<4>_UNCONNECTED , \NLW_Mram_data_mem2_DIB<3>_UNCONNECTED , \NLW_Mram_data_mem2_DIB<2>_UNCONNECTED , 
\NLW_Mram_data_mem2_DIB<1>_UNCONNECTED , \NLW_Mram_data_mem2_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_data_mem2_DOPA<3>_UNCONNECTED , \NLW_Mram_data_mem2_DOPA<2>_UNCONNECTED , \NLW_Mram_data_mem2_DOPA<1>_UNCONNECTED , 
\NLW_Mram_data_mem2_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_data_mem2_DIPB<3>_UNCONNECTED , \NLW_Mram_data_mem2_DIPB<2>_UNCONNECTED , \NLW_Mram_data_mem2_DIPB<1>_UNCONNECTED , 
\NLW_Mram_data_mem2_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_data_mem2_DOPB<3>_UNCONNECTED , \NLW_Mram_data_mem2_DOPB<2>_UNCONNECTED , \NLW_Mram_data_mem2_DOPB<1>_UNCONNECTED , 
\NLW_Mram_data_mem2_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_data_mem2_DOB<31>_UNCONNECTED , \NLW_Mram_data_mem2_DOB<30>_UNCONNECTED , \NLW_Mram_data_mem2_DOB<29>_UNCONNECTED , 
\NLW_Mram_data_mem2_DOB<28>_UNCONNECTED , \NLW_Mram_data_mem2_DOB<27>_UNCONNECTED , \NLW_Mram_data_mem2_DOB<26>_UNCONNECTED , 
\NLW_Mram_data_mem2_DOB<25>_UNCONNECTED , \NLW_Mram_data_mem2_DOB<24>_UNCONNECTED , \NLW_Mram_data_mem2_DOB<23>_UNCONNECTED , 
\NLW_Mram_data_mem2_DOB<22>_UNCONNECTED , \NLW_Mram_data_mem2_DOB<21>_UNCONNECTED , \NLW_Mram_data_mem2_DOB<20>_UNCONNECTED , 
\NLW_Mram_data_mem2_DOB<19>_UNCONNECTED , \NLW_Mram_data_mem2_DOB<18>_UNCONNECTED , \NLW_Mram_data_mem2_DOB<17>_UNCONNECTED , 
\NLW_Mram_data_mem2_DOB<16>_UNCONNECTED , \NLW_Mram_data_mem2_DOB<15>_UNCONNECTED , \NLW_Mram_data_mem2_DOB<14>_UNCONNECTED , 
\NLW_Mram_data_mem2_DOB<13>_UNCONNECTED , \NLW_Mram_data_mem2_DOB<12>_UNCONNECTED , \NLW_Mram_data_mem2_DOB<11>_UNCONNECTED , 
\NLW_Mram_data_mem2_DOB<10>_UNCONNECTED , \NLW_Mram_data_mem2_DOB<9>_UNCONNECTED , \NLW_Mram_data_mem2_DOB<8>_UNCONNECTED , 
\NLW_Mram_data_mem2_DOB<7>_UNCONNECTED , \NLW_Mram_data_mem2_DOB<6>_UNCONNECTED , \NLW_Mram_data_mem2_DOB<5>_UNCONNECTED , 
\NLW_Mram_data_mem2_DOB<4>_UNCONNECTED , \NLW_Mram_data_mem2_DOB<3>_UNCONNECTED , \NLW_Mram_data_mem2_DOB<2>_UNCONNECTED , 
\NLW_Mram_data_mem2_DOB<1>_UNCONNECTED , \NLW_Mram_data_mem2_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_data_mem2_WEB<3>_UNCONNECTED , \NLW_Mram_data_mem2_WEB<2>_UNCONNECTED , \NLW_Mram_data_mem2_WEB<1>_UNCONNECTED , 
\NLW_Mram_data_mem2_WEB<0>_UNCONNECTED }),
    .DIA({basesoc_data_port_dat_w[31], basesoc_data_port_dat_w[30], basesoc_data_port_dat_w[29], basesoc_data_port_dat_w[28], 
basesoc_data_port_dat_w[27], basesoc_data_port_dat_w[26], basesoc_data_port_dat_w[25], basesoc_data_port_dat_w[24], basesoc_data_port_dat_w[23], 
basesoc_data_port_dat_w[22], basesoc_data_port_dat_w[21], basesoc_data_port_dat_w[20], basesoc_data_port_dat_w[19], basesoc_data_port_dat_w[18], 
basesoc_data_port_dat_w[17], basesoc_data_port_dat_w[16], basesoc_data_port_dat_w[15], basesoc_data_port_dat_w[14], basesoc_data_port_dat_w[13], 
basesoc_data_port_dat_w[12], basesoc_data_port_dat_w[11], basesoc_data_port_dat_w[10], basesoc_data_port_dat_w[9], basesoc_data_port_dat_w[8], 
basesoc_data_port_dat_w[7], basesoc_data_port_dat_w[6], basesoc_data_port_dat_w[5], basesoc_data_port_dat_w[4], basesoc_data_port_dat_w[3], 
basesoc_data_port_dat_w[2], basesoc_data_port_dat_w[1], basesoc_data_port_dat_w[0]})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 36 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_data_mem3 (
    .REGCEA(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_data_mem3_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_data_mem3_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_data_mem3_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_data_mem3_REGCEB_UNCONNECTED),
    .RSTA(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .ENA(basesoc_sdram_tccdcon_ready),
    .DIPA({Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1]}),
    .WEA({write_ctrl39_3715, write_ctrl38_3714, write_ctrl37_3713, write_ctrl36_3712}),
    .DOA({N686, N685, N684, N683, N682, N681, N680, N679, N678, N677, N676, N675, N674, N673, N672, N671, N670, N669, N668, N667, N666, N665, N664, 
N663, N662, N661, N660, N659, N658, N657, N656, N655}),
    .ADDRA({\picorv32/mem_addr [11], \picorv32/mem_addr [10], \picorv32/mem_addr [9], \picorv32/mem_addr [8], \picorv32/mem_addr [7], 
\picorv32/mem_addr [6], \picorv32/mem_addr [5], \picorv32/mem_addr [4], \picorv32/mem_addr [3], \NLW_Mram_data_mem3_ADDRA<4>_UNCONNECTED , 
\NLW_Mram_data_mem3_ADDRA<3>_UNCONNECTED , \NLW_Mram_data_mem3_ADDRA<2>_UNCONNECTED , \NLW_Mram_data_mem3_ADDRA<1>_UNCONNECTED , 
\NLW_Mram_data_mem3_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_data_mem3_ADDRB<13>_UNCONNECTED , \NLW_Mram_data_mem3_ADDRB<12>_UNCONNECTED , \NLW_Mram_data_mem3_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_data_mem3_ADDRB<10>_UNCONNECTED , \NLW_Mram_data_mem3_ADDRB<9>_UNCONNECTED , \NLW_Mram_data_mem3_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_data_mem3_ADDRB<7>_UNCONNECTED , \NLW_Mram_data_mem3_ADDRB<6>_UNCONNECTED , \NLW_Mram_data_mem3_ADDRB<5>_UNCONNECTED , 
\NLW_Mram_data_mem3_ADDRB<4>_UNCONNECTED , \NLW_Mram_data_mem3_ADDRB<3>_UNCONNECTED , \NLW_Mram_data_mem3_ADDRB<2>_UNCONNECTED , 
\NLW_Mram_data_mem3_ADDRB<1>_UNCONNECTED , \NLW_Mram_data_mem3_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_data_mem3_DIB<31>_UNCONNECTED , \NLW_Mram_data_mem3_DIB<30>_UNCONNECTED , \NLW_Mram_data_mem3_DIB<29>_UNCONNECTED , 
\NLW_Mram_data_mem3_DIB<28>_UNCONNECTED , \NLW_Mram_data_mem3_DIB<27>_UNCONNECTED , \NLW_Mram_data_mem3_DIB<26>_UNCONNECTED , 
\NLW_Mram_data_mem3_DIB<25>_UNCONNECTED , \NLW_Mram_data_mem3_DIB<24>_UNCONNECTED , \NLW_Mram_data_mem3_DIB<23>_UNCONNECTED , 
\NLW_Mram_data_mem3_DIB<22>_UNCONNECTED , \NLW_Mram_data_mem3_DIB<21>_UNCONNECTED , \NLW_Mram_data_mem3_DIB<20>_UNCONNECTED , 
\NLW_Mram_data_mem3_DIB<19>_UNCONNECTED , \NLW_Mram_data_mem3_DIB<18>_UNCONNECTED , \NLW_Mram_data_mem3_DIB<17>_UNCONNECTED , 
\NLW_Mram_data_mem3_DIB<16>_UNCONNECTED , \NLW_Mram_data_mem3_DIB<15>_UNCONNECTED , \NLW_Mram_data_mem3_DIB<14>_UNCONNECTED , 
\NLW_Mram_data_mem3_DIB<13>_UNCONNECTED , \NLW_Mram_data_mem3_DIB<12>_UNCONNECTED , \NLW_Mram_data_mem3_DIB<11>_UNCONNECTED , 
\NLW_Mram_data_mem3_DIB<10>_UNCONNECTED , \NLW_Mram_data_mem3_DIB<9>_UNCONNECTED , \NLW_Mram_data_mem3_DIB<8>_UNCONNECTED , 
\NLW_Mram_data_mem3_DIB<7>_UNCONNECTED , \NLW_Mram_data_mem3_DIB<6>_UNCONNECTED , \NLW_Mram_data_mem3_DIB<5>_UNCONNECTED , 
\NLW_Mram_data_mem3_DIB<4>_UNCONNECTED , \NLW_Mram_data_mem3_DIB<3>_UNCONNECTED , \NLW_Mram_data_mem3_DIB<2>_UNCONNECTED , 
\NLW_Mram_data_mem3_DIB<1>_UNCONNECTED , \NLW_Mram_data_mem3_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_data_mem3_DOPA<3>_UNCONNECTED , \NLW_Mram_data_mem3_DOPA<2>_UNCONNECTED , \NLW_Mram_data_mem3_DOPA<1>_UNCONNECTED , 
\NLW_Mram_data_mem3_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_data_mem3_DIPB<3>_UNCONNECTED , \NLW_Mram_data_mem3_DIPB<2>_UNCONNECTED , \NLW_Mram_data_mem3_DIPB<1>_UNCONNECTED , 
\NLW_Mram_data_mem3_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_data_mem3_DOPB<3>_UNCONNECTED , \NLW_Mram_data_mem3_DOPB<2>_UNCONNECTED , \NLW_Mram_data_mem3_DOPB<1>_UNCONNECTED , 
\NLW_Mram_data_mem3_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_data_mem3_DOB<31>_UNCONNECTED , \NLW_Mram_data_mem3_DOB<30>_UNCONNECTED , \NLW_Mram_data_mem3_DOB<29>_UNCONNECTED , 
\NLW_Mram_data_mem3_DOB<28>_UNCONNECTED , \NLW_Mram_data_mem3_DOB<27>_UNCONNECTED , \NLW_Mram_data_mem3_DOB<26>_UNCONNECTED , 
\NLW_Mram_data_mem3_DOB<25>_UNCONNECTED , \NLW_Mram_data_mem3_DOB<24>_UNCONNECTED , \NLW_Mram_data_mem3_DOB<23>_UNCONNECTED , 
\NLW_Mram_data_mem3_DOB<22>_UNCONNECTED , \NLW_Mram_data_mem3_DOB<21>_UNCONNECTED , \NLW_Mram_data_mem3_DOB<20>_UNCONNECTED , 
\NLW_Mram_data_mem3_DOB<19>_UNCONNECTED , \NLW_Mram_data_mem3_DOB<18>_UNCONNECTED , \NLW_Mram_data_mem3_DOB<17>_UNCONNECTED , 
\NLW_Mram_data_mem3_DOB<16>_UNCONNECTED , \NLW_Mram_data_mem3_DOB<15>_UNCONNECTED , \NLW_Mram_data_mem3_DOB<14>_UNCONNECTED , 
\NLW_Mram_data_mem3_DOB<13>_UNCONNECTED , \NLW_Mram_data_mem3_DOB<12>_UNCONNECTED , \NLW_Mram_data_mem3_DOB<11>_UNCONNECTED , 
\NLW_Mram_data_mem3_DOB<10>_UNCONNECTED , \NLW_Mram_data_mem3_DOB<9>_UNCONNECTED , \NLW_Mram_data_mem3_DOB<8>_UNCONNECTED , 
\NLW_Mram_data_mem3_DOB<7>_UNCONNECTED , \NLW_Mram_data_mem3_DOB<6>_UNCONNECTED , \NLW_Mram_data_mem3_DOB<5>_UNCONNECTED , 
\NLW_Mram_data_mem3_DOB<4>_UNCONNECTED , \NLW_Mram_data_mem3_DOB<3>_UNCONNECTED , \NLW_Mram_data_mem3_DOB<2>_UNCONNECTED , 
\NLW_Mram_data_mem3_DOB<1>_UNCONNECTED , \NLW_Mram_data_mem3_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_data_mem3_WEB<3>_UNCONNECTED , \NLW_Mram_data_mem3_WEB<2>_UNCONNECTED , \NLW_Mram_data_mem3_WEB<1>_UNCONNECTED , 
\NLW_Mram_data_mem3_WEB<0>_UNCONNECTED }),
    .DIA({basesoc_data_port_dat_w[63], basesoc_data_port_dat_w[62], basesoc_data_port_dat_w[61], basesoc_data_port_dat_w[60], 
basesoc_data_port_dat_w[59], basesoc_data_port_dat_w[58], basesoc_data_port_dat_w[57], basesoc_data_port_dat_w[56], basesoc_data_port_dat_w[55], 
basesoc_data_port_dat_w[54], basesoc_data_port_dat_w[53], basesoc_data_port_dat_w[52], basesoc_data_port_dat_w[51], basesoc_data_port_dat_w[50], 
basesoc_data_port_dat_w[49], basesoc_data_port_dat_w[48], basesoc_data_port_dat_w[47], basesoc_data_port_dat_w[46], basesoc_data_port_dat_w[45], 
basesoc_data_port_dat_w[44], basesoc_data_port_dat_w[43], basesoc_data_port_dat_w[42], basesoc_data_port_dat_w[41], basesoc_data_port_dat_w[40], 
basesoc_data_port_dat_w[39], basesoc_data_port_dat_w[38], basesoc_data_port_dat_w[37], basesoc_data_port_dat_w[36], basesoc_data_port_dat_w[35], 
basesoc_data_port_dat_w[34], basesoc_data_port_dat_w[33], basesoc_data_port_dat_w[32]})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 36 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_data_mem4 (
    .REGCEA(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_data_mem4_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_data_mem4_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_data_mem4_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_data_mem4_REGCEB_UNCONNECTED),
    .RSTA(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .ENA(basesoc_sdram_tccdcon_ready),
    .DIPA({Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1]}),
    .WEA({write_ctrl47_3723, write_ctrl46_3722, write_ctrl45_3721, write_ctrl44_3720}),
    .DOA({N750, N749, N748, N747, N746, N745, N744, N743, N742, N741, N740, N739, N738, N737, N736, N735, N734, N733, N732, N731, N730, N729, N728, 
N727, N726, N725, N724, N723, N722, N721, N720, N719}),
    .ADDRA({\picorv32/mem_addr [11], \picorv32/mem_addr [10], \picorv32/mem_addr [9], \picorv32/mem_addr [8], \picorv32/mem_addr [7], 
\picorv32/mem_addr [6], \picorv32/mem_addr [5], \picorv32/mem_addr [4], \picorv32/mem_addr [3], \NLW_Mram_data_mem4_ADDRA<4>_UNCONNECTED , 
\NLW_Mram_data_mem4_ADDRA<3>_UNCONNECTED , \NLW_Mram_data_mem4_ADDRA<2>_UNCONNECTED , \NLW_Mram_data_mem4_ADDRA<1>_UNCONNECTED , 
\NLW_Mram_data_mem4_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_data_mem4_ADDRB<13>_UNCONNECTED , \NLW_Mram_data_mem4_ADDRB<12>_UNCONNECTED , \NLW_Mram_data_mem4_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_data_mem4_ADDRB<10>_UNCONNECTED , \NLW_Mram_data_mem4_ADDRB<9>_UNCONNECTED , \NLW_Mram_data_mem4_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_data_mem4_ADDRB<7>_UNCONNECTED , \NLW_Mram_data_mem4_ADDRB<6>_UNCONNECTED , \NLW_Mram_data_mem4_ADDRB<5>_UNCONNECTED , 
\NLW_Mram_data_mem4_ADDRB<4>_UNCONNECTED , \NLW_Mram_data_mem4_ADDRB<3>_UNCONNECTED , \NLW_Mram_data_mem4_ADDRB<2>_UNCONNECTED , 
\NLW_Mram_data_mem4_ADDRB<1>_UNCONNECTED , \NLW_Mram_data_mem4_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_data_mem4_DIB<31>_UNCONNECTED , \NLW_Mram_data_mem4_DIB<30>_UNCONNECTED , \NLW_Mram_data_mem4_DIB<29>_UNCONNECTED , 
\NLW_Mram_data_mem4_DIB<28>_UNCONNECTED , \NLW_Mram_data_mem4_DIB<27>_UNCONNECTED , \NLW_Mram_data_mem4_DIB<26>_UNCONNECTED , 
\NLW_Mram_data_mem4_DIB<25>_UNCONNECTED , \NLW_Mram_data_mem4_DIB<24>_UNCONNECTED , \NLW_Mram_data_mem4_DIB<23>_UNCONNECTED , 
\NLW_Mram_data_mem4_DIB<22>_UNCONNECTED , \NLW_Mram_data_mem4_DIB<21>_UNCONNECTED , \NLW_Mram_data_mem4_DIB<20>_UNCONNECTED , 
\NLW_Mram_data_mem4_DIB<19>_UNCONNECTED , \NLW_Mram_data_mem4_DIB<18>_UNCONNECTED , \NLW_Mram_data_mem4_DIB<17>_UNCONNECTED , 
\NLW_Mram_data_mem4_DIB<16>_UNCONNECTED , \NLW_Mram_data_mem4_DIB<15>_UNCONNECTED , \NLW_Mram_data_mem4_DIB<14>_UNCONNECTED , 
\NLW_Mram_data_mem4_DIB<13>_UNCONNECTED , \NLW_Mram_data_mem4_DIB<12>_UNCONNECTED , \NLW_Mram_data_mem4_DIB<11>_UNCONNECTED , 
\NLW_Mram_data_mem4_DIB<10>_UNCONNECTED , \NLW_Mram_data_mem4_DIB<9>_UNCONNECTED , \NLW_Mram_data_mem4_DIB<8>_UNCONNECTED , 
\NLW_Mram_data_mem4_DIB<7>_UNCONNECTED , \NLW_Mram_data_mem4_DIB<6>_UNCONNECTED , \NLW_Mram_data_mem4_DIB<5>_UNCONNECTED , 
\NLW_Mram_data_mem4_DIB<4>_UNCONNECTED , \NLW_Mram_data_mem4_DIB<3>_UNCONNECTED , \NLW_Mram_data_mem4_DIB<2>_UNCONNECTED , 
\NLW_Mram_data_mem4_DIB<1>_UNCONNECTED , \NLW_Mram_data_mem4_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_data_mem4_DOPA<3>_UNCONNECTED , \NLW_Mram_data_mem4_DOPA<2>_UNCONNECTED , \NLW_Mram_data_mem4_DOPA<1>_UNCONNECTED , 
\NLW_Mram_data_mem4_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_data_mem4_DIPB<3>_UNCONNECTED , \NLW_Mram_data_mem4_DIPB<2>_UNCONNECTED , \NLW_Mram_data_mem4_DIPB<1>_UNCONNECTED , 
\NLW_Mram_data_mem4_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_data_mem4_DOPB<3>_UNCONNECTED , \NLW_Mram_data_mem4_DOPB<2>_UNCONNECTED , \NLW_Mram_data_mem4_DOPB<1>_UNCONNECTED , 
\NLW_Mram_data_mem4_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_data_mem4_DOB<31>_UNCONNECTED , \NLW_Mram_data_mem4_DOB<30>_UNCONNECTED , \NLW_Mram_data_mem4_DOB<29>_UNCONNECTED , 
\NLW_Mram_data_mem4_DOB<28>_UNCONNECTED , \NLW_Mram_data_mem4_DOB<27>_UNCONNECTED , \NLW_Mram_data_mem4_DOB<26>_UNCONNECTED , 
\NLW_Mram_data_mem4_DOB<25>_UNCONNECTED , \NLW_Mram_data_mem4_DOB<24>_UNCONNECTED , \NLW_Mram_data_mem4_DOB<23>_UNCONNECTED , 
\NLW_Mram_data_mem4_DOB<22>_UNCONNECTED , \NLW_Mram_data_mem4_DOB<21>_UNCONNECTED , \NLW_Mram_data_mem4_DOB<20>_UNCONNECTED , 
\NLW_Mram_data_mem4_DOB<19>_UNCONNECTED , \NLW_Mram_data_mem4_DOB<18>_UNCONNECTED , \NLW_Mram_data_mem4_DOB<17>_UNCONNECTED , 
\NLW_Mram_data_mem4_DOB<16>_UNCONNECTED , \NLW_Mram_data_mem4_DOB<15>_UNCONNECTED , \NLW_Mram_data_mem4_DOB<14>_UNCONNECTED , 
\NLW_Mram_data_mem4_DOB<13>_UNCONNECTED , \NLW_Mram_data_mem4_DOB<12>_UNCONNECTED , \NLW_Mram_data_mem4_DOB<11>_UNCONNECTED , 
\NLW_Mram_data_mem4_DOB<10>_UNCONNECTED , \NLW_Mram_data_mem4_DOB<9>_UNCONNECTED , \NLW_Mram_data_mem4_DOB<8>_UNCONNECTED , 
\NLW_Mram_data_mem4_DOB<7>_UNCONNECTED , \NLW_Mram_data_mem4_DOB<6>_UNCONNECTED , \NLW_Mram_data_mem4_DOB<5>_UNCONNECTED , 
\NLW_Mram_data_mem4_DOB<4>_UNCONNECTED , \NLW_Mram_data_mem4_DOB<3>_UNCONNECTED , \NLW_Mram_data_mem4_DOB<2>_UNCONNECTED , 
\NLW_Mram_data_mem4_DOB<1>_UNCONNECTED , \NLW_Mram_data_mem4_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_data_mem4_WEB<3>_UNCONNECTED , \NLW_Mram_data_mem4_WEB<2>_UNCONNECTED , \NLW_Mram_data_mem4_WEB<1>_UNCONNECTED , 
\NLW_Mram_data_mem4_WEB<0>_UNCONNECTED }),
    .DIA({basesoc_data_port_dat_w[63], basesoc_data_port_dat_w[62], basesoc_data_port_dat_w[61], basesoc_data_port_dat_w[60], 
basesoc_data_port_dat_w[59], basesoc_data_port_dat_w[58], basesoc_data_port_dat_w[57], basesoc_data_port_dat_w[56], basesoc_data_port_dat_w[55], 
basesoc_data_port_dat_w[54], basesoc_data_port_dat_w[53], basesoc_data_port_dat_w[52], basesoc_data_port_dat_w[51], basesoc_data_port_dat_w[50], 
basesoc_data_port_dat_w[49], basesoc_data_port_dat_w[48], basesoc_data_port_dat_w[47], basesoc_data_port_dat_w[46], basesoc_data_port_dat_w[45], 
basesoc_data_port_dat_w[44], basesoc_data_port_dat_w[43], basesoc_data_port_dat_w[42], basesoc_data_port_dat_w[41], basesoc_data_port_dat_w[40], 
basesoc_data_port_dat_w[39], basesoc_data_port_dat_w[38], basesoc_data_port_dat_w[37], basesoc_data_port_dat_w[36], basesoc_data_port_dat_w[35], 
basesoc_data_port_dat_w[34], basesoc_data_port_dat_w[33], basesoc_data_port_dat_w[32]})
  );
  RAMB8BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .RAM_MODE ( "SDP" ),
    .WRITE_MODE_A ( "READ_FIRST" ),
    .WRITE_MODE_B ( "READ_FIRST" ),
    .DATA_WIDTH_A ( 36 ),
    .DATA_WIDTH_B ( 36 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 18'h00000 ),
    .INIT_B ( 18'h00000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 18'h00000 ),
    .SRVAL_B ( 18'h00000 ),
    .INIT_FILE ( "NONE" ),
    .SIM_COLLISION_CHECK ( "ALL" ))
  \picorv32/Mram_cpuregs  (
    .RSTBRST(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .ENBRDEN(basesoc_sdram_tccdcon_ready),
    .REGCEA(basesoc_sdram_tccdcon_ready),
    .ENAWREN(basesoc_sdram_tccdcon_ready),
    .CLKAWRCLK(sys_clk),
    .CLKBRDCLK(sys_clk),
    .REGCEBREGCE(basesoc_sdram_tccdcon_ready),
    .RSTA(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WEAWEL({\picorv32/resetn_latched_rd[5]_AND_765_o , \picorv32/resetn_latched_rd[5]_AND_765_o }),
    .DOADO({\picorv32/decoded_rs1[5]_read_port_354_OUT<15> , \picorv32/decoded_rs1[5]_read_port_354_OUT<14> , 
\picorv32/decoded_rs1[5]_read_port_354_OUT<13> , \picorv32/decoded_rs1[5]_read_port_354_OUT<12> , \picorv32/decoded_rs1[5]_read_port_354_OUT<11> , 
\picorv32/decoded_rs1[5]_read_port_354_OUT<10> , \picorv32/decoded_rs1[5]_read_port_354_OUT<9> , \picorv32/decoded_rs1[5]_read_port_354_OUT<8> , 
\picorv32/decoded_rs1[5]_read_port_354_OUT<7> , \picorv32/decoded_rs1[5]_read_port_354_OUT<6> , \picorv32/decoded_rs1[5]_read_port_354_OUT<5> , 
\picorv32/decoded_rs1[5]_read_port_354_OUT<4> , \picorv32/decoded_rs1[5]_read_port_354_OUT<3> , \picorv32/decoded_rs1[5]_read_port_354_OUT<2> , 
\picorv32/decoded_rs1[5]_read_port_354_OUT<1> , \picorv32/decoded_rs1[5]_read_port_354_OUT<0> }),
    .DOPADOP({\NLW_picorv32/Mram_cpuregs_DOPADOP<1>_UNCONNECTED , \NLW_picorv32/Mram_cpuregs_DOPADOP<0>_UNCONNECTED }),
    .DOPBDOP({\NLW_picorv32/Mram_cpuregs_DOPBDOP<1>_UNCONNECTED , \NLW_picorv32/Mram_cpuregs_DOPBDOP<0>_UNCONNECTED }),
    .WEBWEU({\picorv32/resetn_latched_rd[5]_AND_765_o , \picorv32/resetn_latched_rd[5]_AND_765_o }),
    .ADDRAWRADDR({Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], \picorv32/latched_rd [5], \picorv32/latched_rd [4], 
\picorv32/latched_rd [3], \picorv32/latched_rd [2], \picorv32/latched_rd [1], \picorv32/latched_rd [0], 
\NLW_picorv32/Mram_cpuregs_ADDRAWRADDR<4>_UNCONNECTED , \NLW_picorv32/Mram_cpuregs_ADDRAWRADDR<3>_UNCONNECTED , 
\NLW_picorv32/Mram_cpuregs_ADDRAWRADDR<2>_UNCONNECTED , \NLW_picorv32/Mram_cpuregs_ADDRAWRADDR<1>_UNCONNECTED , 
\NLW_picorv32/Mram_cpuregs_ADDRAWRADDR<0>_UNCONNECTED }),
    .DIPBDIP({\NLW_picorv32/Mram_cpuregs_DIPBDIP<1>_UNCONNECTED , \NLW_picorv32/Mram_cpuregs_DIPBDIP<0>_UNCONNECTED }),
    .DIBDI({\picorv32/cpuregs_wrdata [31], \picorv32/cpuregs_wrdata [30], \picorv32/cpuregs_wrdata [29], \picorv32/cpuregs_wrdata [28], 
\picorv32/cpuregs_wrdata [27], \picorv32/cpuregs_wrdata [26], \picorv32/cpuregs_wrdata [25], \picorv32/cpuregs_wrdata [24], 
\picorv32/cpuregs_wrdata [23], \picorv32/cpuregs_wrdata [22], \picorv32/cpuregs_wrdata [21], \picorv32/cpuregs_wrdata [20], 
\picorv32/cpuregs_wrdata [19], \picorv32/cpuregs_wrdata [18], \picorv32/cpuregs_wrdata [17], \picorv32/cpuregs_wrdata [16]}),
    .DIADI({\picorv32/cpuregs_wrdata [15], \picorv32/cpuregs_wrdata [14], \picorv32/cpuregs_wrdata [13], \picorv32/cpuregs_wrdata [12], 
\picorv32/cpuregs_wrdata [11], \picorv32/cpuregs_wrdata [10], \picorv32/cpuregs_wrdata [9], \picorv32/cpuregs_wrdata [8], \picorv32/cpuregs_wrdata [7]
, \picorv32/cpuregs_wrdata [6], \picorv32/cpuregs_wrdata [5], \picorv32/cpuregs_wrdata [4], \picorv32/cpuregs_wrdata [3], \picorv32/cpuregs_wrdata [2]
, \picorv32/cpuregs_wrdata [1], \picorv32/cpuregs_wrdata [0]}),
    .ADDRBRDADDR({Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], \picorv32/mem_rdata_latched[6]_PWR_10_o_mux_175_OUT<5>_0_0 , 
\picorv32/mem_rdata_latched[6]_PWR_10_o_mux_175_OUT<4>_0_0 , \picorv32/mem_rdata_latched[6]_PWR_10_o_mux_175_OUT<3>_0_0 , 
\picorv32/mem_rdata_latched[6]_PWR_10_o_mux_175_OUT<2>_0_0 , \picorv32/mem_rdata_latched[6]_PWR_10_o_mux_175_OUT<1>_0_0 , 
\picorv32/mem_rdata_latched[6]_PWR_10_o_mux_175_OUT<0>_0_0 , \NLW_picorv32/Mram_cpuregs_ADDRBRDADDR<4>_UNCONNECTED , 
\NLW_picorv32/Mram_cpuregs_ADDRBRDADDR<3>_UNCONNECTED , \NLW_picorv32/Mram_cpuregs_ADDRBRDADDR<2>_UNCONNECTED , 
\NLW_picorv32/Mram_cpuregs_ADDRBRDADDR<1>_UNCONNECTED , \NLW_picorv32/Mram_cpuregs_ADDRBRDADDR<0>_UNCONNECTED }),
    .DOBDO({\picorv32/decoded_rs1[5]_read_port_354_OUT<31> , \picorv32/decoded_rs1[5]_read_port_354_OUT<30> , 
\picorv32/decoded_rs1[5]_read_port_354_OUT<29> , \picorv32/decoded_rs1[5]_read_port_354_OUT<28> , \picorv32/decoded_rs1[5]_read_port_354_OUT<27> , 
\picorv32/decoded_rs1[5]_read_port_354_OUT<26> , \picorv32/decoded_rs1[5]_read_port_354_OUT<25> , \picorv32/decoded_rs1[5]_read_port_354_OUT<24> , 
\picorv32/decoded_rs1[5]_read_port_354_OUT<23> , \picorv32/decoded_rs1[5]_read_port_354_OUT<22> , \picorv32/decoded_rs1[5]_read_port_354_OUT<21> , 
\picorv32/decoded_rs1[5]_read_port_354_OUT<20> , \picorv32/decoded_rs1[5]_read_port_354_OUT<19> , \picorv32/decoded_rs1[5]_read_port_354_OUT<18> , 
\picorv32/decoded_rs1[5]_read_port_354_OUT<17> , \picorv32/decoded_rs1[5]_read_port_354_OUT<16> }),
    .DIPADIP({\NLW_picorv32/Mram_cpuregs_DIPADIP<1>_UNCONNECTED , \NLW_picorv32/Mram_cpuregs_DIPADIP<0>_UNCONNECTED })
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_ddrphy_rddata_sr_1_BRB0 (
    .A0(basesoc_sdram_tccdcon_ready),
    .A1(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .A2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .CE(basesoc_sdram_tccdcon_ready),
    .CLK(sys_clk),
    .D(basesoc_sdram_storage_full[0]),
    .Q(Mshreg_ddrphy_rddata_sr_1_BRB0_10328),
    .Q15(NLW_Mshreg_ddrphy_rddata_sr_1_BRB0_Q15_UNCONNECTED)
  );
  FDE #(
    .INIT ( 1'b0 ))
  ddrphy_rddata_sr_1_BRB01 (
    .C(sys_clk),
    .CE(basesoc_sdram_tccdcon_ready),
    .D(Mshreg_ddrphy_rddata_sr_1_BRB0_10328),
    .Q(ddrphy_rddata_sr_1_BRB01_10329)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_ddrphy_r_dfi_wrdata_en_1 (
    .A0(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .A1(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .A2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .CE(basesoc_sdram_tccdcon_ready),
    .CLK(sdram_half_clk),
    .D(ddrphy_wrdata_en_d_816),
    .Q(Mshreg_ddrphy_r_dfi_wrdata_en_1_10330),
    .Q15(NLW_Mshreg_ddrphy_r_dfi_wrdata_en_1_Q15_UNCONNECTED)
  );
  FDE #(
    .INIT ( 1'b0 ))
  ddrphy_r_dfi_wrdata_en_1 (
    .C(sdram_half_clk),
    .CE(basesoc_sdram_tccdcon_ready),
    .D(Mshreg_ddrphy_r_dfi_wrdata_en_1_10330),
    .Q(ddrphy_r_dfi_wrdata_en[1])
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid5 (
    .A0(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .A1(basesoc_sdram_tccdcon_ready),
    .A2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .CE(basesoc_sdram_tccdcon_ready),
    .CLK(sys_clk),
    .D(new_master_rdata_valid0),
    .Q(Mshreg_new_master_rdata_valid5_10331),
    .Q15(NLW_Mshreg_new_master_rdata_valid5_Q15_UNCONNECTED)
  );
  FDE #(
    .INIT ( 1'b0 ))
  new_master_rdata_valid51 (
    .C(sys_clk),
    .CE(basesoc_sdram_tccdcon_ready),
    .D(Mshreg_new_master_rdata_valid5_10331),
    .Q(new_master_rdata_valid51_10332)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_ddrphy_rddata_sr_1_BRB1 (
    .A0(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .A1(basesoc_sdram_tccdcon_ready),
    .A2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .CE(basesoc_sdram_tccdcon_ready),
    .CLK(sys_clk),
    .D(new_master_rdata_valid0),
    .Q(Mshreg_ddrphy_rddata_sr_1_BRB1_10333),
    .Q15(NLW_Mshreg_ddrphy_rddata_sr_1_BRB1_Q15_UNCONNECTED)
  );
  FDE   ddrphy_rddata_sr_1_BRB1 (
    .C(sys_clk),
    .CE(basesoc_sdram_tccdcon_ready),
    .D(Mshreg_ddrphy_rddata_sr_1_BRB1_10333),
    .Q(ddrphy_rddata_sr_1_BRB1_10064)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_ddrphy_rddata_sr_1_BRB3 (
    .A0(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .A1(basesoc_sdram_tccdcon_ready),
    .A2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .CE(basesoc_sdram_tccdcon_ready),
    .CLK(sys_clk),
    .D(basesoc_interface_we_943),
    .Q(Mshreg_ddrphy_rddata_sr_1_BRB3_10334),
    .Q15(NLW_Mshreg_ddrphy_rddata_sr_1_BRB3_Q15_UNCONNECTED)
  );
  FDE   ddrphy_rddata_sr_1_BRB3 (
    .C(sys_clk),
    .CE(basesoc_sdram_tccdcon_ready),
    .D(Mshreg_ddrphy_rddata_sr_1_BRB3_10334),
    .Q(ddrphy_rddata_sr_1_BRB3_10066)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_ddrphy_rddata_sr_2_BRB5 (
    .A0(basesoc_sdram_tccdcon_ready),
    .A1(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .A2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .CE(basesoc_sdram_tccdcon_ready),
    .CLK(sys_clk),
    .D(_n7106),
    .Q(Mshreg_ddrphy_rddata_sr_2_BRB5_10335),
    .Q15(NLW_Mshreg_ddrphy_rddata_sr_2_BRB5_Q15_UNCONNECTED)
  );
  FDE   ddrphy_rddata_sr_2_BRB5 (
    .C(sys_clk),
    .CE(basesoc_sdram_tccdcon_ready),
    .D(Mshreg_ddrphy_rddata_sr_2_BRB5_10335),
    .Q(ddrphy_rddata_sr_2_BRB5_10068)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_ddrphy_rddata_sr_2_BRB6 (
    .A0(basesoc_sdram_tccdcon_ready),
    .A1(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .A2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .CE(basesoc_sdram_tccdcon_ready),
    .CLK(sys_clk),
    .D(basesoc_sdram_phaseinjector0_command_storage_full[5]),
    .Q(Mshreg_ddrphy_rddata_sr_2_BRB6_10336),
    .Q15(NLW_Mshreg_ddrphy_rddata_sr_2_BRB6_Q15_UNCONNECTED)
  );
  FDE   ddrphy_rddata_sr_2_BRB6 (
    .C(sys_clk),
    .CE(basesoc_sdram_tccdcon_ready),
    .D(Mshreg_ddrphy_rddata_sr_2_BRB6_10336),
    .Q(ddrphy_rddata_sr_2_BRB6_10069)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_ddrphy_rddata_sr_2_BRB7 (
    .A0(basesoc_sdram_tccdcon_ready),
    .A1(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .A2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .CE(basesoc_sdram_tccdcon_ready),
    .CLK(sys_clk),
    .D(_n71451_FRB_2353),
    .Q(Mshreg_ddrphy_rddata_sr_2_BRB7_10337),
    .Q15(NLW_Mshreg_ddrphy_rddata_sr_2_BRB7_Q15_UNCONNECTED)
  );
  FDE   ddrphy_rddata_sr_2_BRB7 (
    .C(sys_clk),
    .CE(basesoc_sdram_tccdcon_ready),
    .D(Mshreg_ddrphy_rddata_sr_2_BRB7_10337),
    .Q(ddrphy_rddata_sr_2_BRB7_10070)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_ddrphy_rddata_sr_2_BRB8 (
    .A0(basesoc_sdram_tccdcon_ready),
    .A1(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .A2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .CE(basesoc_sdram_tccdcon_ready),
    .CLK(sys_clk),
    .D(basesoc_sdram_phaseinjector1_command_storage_full[5]),
    .Q(Mshreg_ddrphy_rddata_sr_2_BRB8_10338),
    .Q15(NLW_Mshreg_ddrphy_rddata_sr_2_BRB8_Q15_UNCONNECTED)
  );
  FDE   ddrphy_rddata_sr_2_BRB8 (
    .C(sys_clk),
    .CE(basesoc_sdram_tccdcon_ready),
    .D(Mshreg_ddrphy_rddata_sr_2_BRB8_10338),
    .Q(ddrphy_rddata_sr_2_BRB8_10071)
  );
  FDRE   sys_rst_shift1 (
    .C(sys_clk),
    .CE(basesoc_sdram_tccdcon_ready),
    .D(basesoc_sdram_tccdcon_ready),
    .R(sys_rst),
    .Q(sys_rst_shift1_10339)
  );
  FDRE   sys_rst_shift2 (
    .C(sys_clk),
    .CE(basesoc_sdram_tccdcon_ready),
    .D(sys_rst_shift1_10339),
    .R(sys_rst),
    .Q(sys_rst_shift2_10340)
  );
  FDRE   sys_rst_shift3 (
    .C(sys_clk),
    .CE(basesoc_sdram_tccdcon_ready),
    .D(sys_rst_shift2_10340),
    .R(sys_rst),
    .Q(sys_rst_shift3_10341)
  );
  FDRE   sys_rst_shift4 (
    .C(sys_clk),
    .CE(basesoc_sdram_tccdcon_ready),
    .D(sys_rst_shift3_10341),
    .R(sys_rst),
    .Q(sys_rst_shift4_10342)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  ddrphy_rddata_sr_1_BRB011 (
    .I0(ddrphy_rddata_sr_1_BRB01_10329),
    .I1(sys_rst_shift3_10341),
    .O(ddrphy_rddata_sr_1_BRB011_10343)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  ddrphy_rddata_sr_1_BRB0 (
    .C(sys_clk),
    .CE(basesoc_sdram_tccdcon_ready),
    .D(ddrphy_rddata_sr_1_BRB011_10343),
    .R(sys_rst),
    .Q(ddrphy_rddata_sr_1_BRB0_10063)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  new_master_rdata_valid511 (
    .I0(new_master_rdata_valid51_10332),
    .I1(sys_rst_shift4_10342),
    .O(new_master_rdata_valid511_10344)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  new_master_rdata_valid5 (
    .C(sys_clk),
    .CE(basesoc_sdram_tccdcon_ready),
    .D(new_master_rdata_valid511_10344),
    .R(sys_rst),
    .Q(new_master_rdata_valid5_859)
  );
endmodule


`ifndef GLBL
`define GLBL

`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;

    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (weak1, weak0) GSR = GSR_int;
    assign (weak1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule

`endif

