# Generated by Yosys 0.55+23 (git sha1 e57a2b944, g++ 13.3.0-6ubuntu2~24.04 -fPIC -O3)

.model tehb
.inputs clk rst ins ins_valid outs_ready
.outputs ins_ready outs outs_valid
.names $false
.names $true
1
.names $undef
.latch $0\dataReg[0:0] dataReg re clk 0
.names dataReg ins regEnable $procmux$23_Y
1-0 1
-11 1
.names $procmux$23_Y $false rst $0\dataReg[0:0]
1-0 1
-11 1
.names dataReg ins control.ins_ready outs
1-0 1
-11 1
.names outs_ready $not$/home/ubuntu/dynamatic/data/verilog/handshake/tehb.v:30$8_Y
0 1
.names control.ins_ready ins_valid $and$/home/ubuntu/dynamatic/data/verilog/handshake/tehb.v:30$7_Y
11 1
.names $and$/home/ubuntu/dynamatic/data/verilog/handshake/tehb.v:30$7_Y $not$/home/ubuntu/dynamatic/data/verilog/handshake/tehb.v:30$8_Y regEnable
11 1
.latch $flatten\control.$0\fullReg[0:0] control.fullReg re clk 0
.names $flatten\control.$and$/home/ubuntu/dynamatic/data/verilog/handshake/dataless/tehb.v:18$16_Y $false rst $flatten\control.$0\fullReg[0:0]
1-0 1
-11 1
.names outs_ready $flatten\control.$not$/home/ubuntu/dynamatic/data/verilog/handshake/dataless/tehb.v:18$15_Y
0 1
.names control.fullReg control.ins_ready
0 1
.names control.outs_valid $flatten\control.$not$/home/ubuntu/dynamatic/data/verilog/handshake/dataless/tehb.v:18$15_Y $flatten\control.$and$/home/ubuntu/dynamatic/data/verilog/handshake/dataless/tehb.v:18$16_Y
11 1
.names ins_valid control.fullReg control.outs_valid
1- 1
-1 1
.names rst control.rst
1 1
.names outs_ready control.outs_ready
1 1
.names ins_valid control.ins_valid
1 1
.names clk control.clk
1 1
.names control.ins_ready ins_ready
1 1
.names control.outs_valid outs_valid
1 1
.names control.ins_ready regNotFull
1 1
.end
