arm64: add pointer authentication register bits

jira LE-1907
Rebuild_History Non-Buildable kernel-4.18.0-147.el8
commit-author Mark Rutland <mark.rutland@arm.com>
commit aa6eece8ec5095e479a354365f5e5102bfab4f5a
Empty-Commit: Cherry-Pick Conflicts during history rebuild.
Will be included in final tarball splat. Ref for failed cherry-pick at:
ciq/ciq_backports/kernel-4.18.0-147.el8/aa6eece8.failed

The ARMv8.3 pointer authentication extension adds:

* New fields in ID_AA64ISAR1 to report the presence of pointer
  authentication functionality.

* New control bits in SCTLR_ELx to enable this functionality.

* New system registers to hold the keys necessary for this
  functionality.

* A new ESR_ELx.EC code used when the new instructions are affected by
  configurable traps

This patch adds the relevant definitions to <asm/sysreg.h> and
<asm/esr.h> for these, to be used by subsequent patches.

	Reviewed-by: Richard Henderson <richard.henderson@linaro.org>
	Signed-off-by: Mark Rutland <mark.rutland@arm.com>
	Signed-off-by: Kristina Martsenko <kristina.martsenko@arm.com>
	Cc: Catalin Marinas <catalin.marinas@arm.com>
	Cc: Marc Zyngier <marc.zyngier@arm.com>
	Cc: Suzuki K Poulose <suzuki.poulose@arm.com>
	Cc: Will Deacon <will.deacon@arm.com>
	Signed-off-by: Will Deacon <will.deacon@arm.com>
(cherry picked from commit aa6eece8ec5095e479a354365f5e5102bfab4f5a)
	Signed-off-by: Jonathan Maple <jmaple@ciq.com>

# Conflicts:
#	arch/arm64/include/asm/sysreg.h
diff --cc arch/arm64/include/asm/sysreg.h
index e67315411175,bb15d09daf56..000000000000
--- a/arch/arm64/include/asm/sysreg.h
+++ b/arch/arm64/include/asm/sysreg.h
@@@ -424,6 -449,10 +437,13 @@@
  #define SYS_ICH_LR15_EL2		__SYS__LR8_EL2(7)
  
  /* Common SCTLR_ELx flags. */
++<<<<<<< HEAD
++=======
+ #define SCTLR_ELx_DSSBS	(1UL << 44)
+ #define SCTLR_ELx_ENIA	(1U << 31)
+ #define SCTLR_ELx_ENIB	(1 << 30)
+ #define SCTLR_ELx_ENDA	(1 << 27)
++>>>>>>> aa6eece8ec50 (arm64: add pointer authentication register bits)
  #define SCTLR_ELx_EE    (1 << 25)
  #define SCTLR_ELx_IESB	(1 << 21)
  #define SCTLR_ELx_WXN	(1 << 19)
diff --git a/arch/arm64/include/asm/esr.h b/arch/arm64/include/asm/esr.h
index f109ac3b2b2b..ea686ade463d 100644
--- a/arch/arm64/include/asm/esr.h
+++ b/arch/arm64/include/asm/esr.h
@@ -30,7 +30,8 @@
 #define ESR_ELx_EC_CP14_LS	(0x06)
 #define ESR_ELx_EC_FP_ASIMD	(0x07)
 #define ESR_ELx_EC_CP10_ID	(0x08)	/* EL2 only */
-/* Unallocated EC: 0x09 - 0x0B */
+#define ESR_ELx_EC_PAC		(0x09)	/* EL2 and above */
+/* Unallocated EC: 0x0A - 0x0B */
 #define ESR_ELx_EC_CP14_64	(0x0C)
 /* Unallocated EC: 0x0d */
 #define ESR_ELx_EC_ILL		(0x0E)
* Unmerged path arch/arm64/include/asm/sysreg.h
