

Implementation tool: Xilinx Vivado v.2018.2
Project:             kociemba
Solution:            solution1
Device target:       xc7z020clg400-1
Report date:         Sat Mar 09 23:40:00 +0000 2019

#=== Post-Implementation Resource usage ===
SLICE:         3217
LUT:           8469
FF:            8029
DSP:             18
BRAM:             8
SRL:             32
#=== Final timing ===
CP required:    12.000
CP achieved post-synthesis:    11.811
CP achieved post-implementation:    11.456
Timing met
