{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1674555169547 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1674555169548 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 24 11:12:49 2023 " "Processing started: Tue Jan 24 11:12:49 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1674555169548 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674555169548 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LDPC_0 -c LDPC_0 " "Command: quartus_map --read_settings_files=on --write_settings_files=off LDPC_0 -c LDPC_0" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674555169548 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1674555169684 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1674555169684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LDPC_0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file LDPC_0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LDPC_0-behavioral " "Found design unit 1: LDPC_0-behavioral" {  } { { "LDPC_0.vhd" "" { Text "/home/levi/intelFPGA_lite/21.1/LDPC_0/LDPC_0.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674555176550 ""} { "Info" "ISGN_ENTITY_NAME" "1 LDPC_0 " "Found entity 1: LDPC_0" {  } { { "LDPC_0.vhd" "" { Text "/home/levi/intelFPGA_lite/21.1/LDPC_0/LDPC_0.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674555176550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674555176550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LDPC_tb_0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file LDPC_tb_0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LDPC_tb_0-tb " "Found design unit 1: LDPC_tb_0-tb" {  } { { "LDPC_tb_0.vhd" "" { Text "/home/levi/intelFPGA_lite/21.1/LDPC_0/LDPC_tb_0.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674555176551 ""} { "Info" "ISGN_ENTITY_NAME" "1 LDPC_tb_0 " "Found entity 1: LDPC_tb_0" {  } { { "LDPC_tb_0.vhd" "" { Text "/home/levi/intelFPGA_lite/21.1/LDPC_0/LDPC_tb_0.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674555176551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674555176551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file encoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 encoder-rtl " "Found design unit 1: encoder-rtl" {  } { { "encoder.vhd" "" { Text "/home/levi/intelFPGA_lite/21.1/LDPC_0/encoder.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674555176552 ""} { "Info" "ISGN_ENTITY_NAME" "1 encoder " "Found entity 1: encoder" {  } { { "encoder.vhd" "" { Text "/home/levi/intelFPGA_lite/21.1/LDPC_0/encoder.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674555176552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674555176552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encoder2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file encoder2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 encoder2-behavioral " "Found design unit 1: encoder2-behavioral" {  } { { "encoder2.vhd" "" { Text "/home/levi/intelFPGA_lite/21.1/LDPC_0/encoder2.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674555176553 ""} { "Info" "ISGN_ENTITY_NAME" "1 encoder2 " "Found entity 1: encoder2" {  } { { "encoder2.vhd" "" { Text "/home/levi/intelFPGA_lite/21.1/LDPC_0/encoder2.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674555176553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674555176553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LDPC_tb_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file LDPC_tb_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LDPC_tb_1-tb " "Found design unit 1: LDPC_tb_1-tb" {  } { { "LDPC_tb_1.vhd" "" { Text "/home/levi/intelFPGA_lite/21.1/LDPC_0/LDPC_tb_1.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674555176554 ""} { "Info" "ISGN_ENTITY_NAME" "1 LDPC_tb_1 " "Found entity 1: LDPC_tb_1" {  } { { "LDPC_tb_1.vhd" "" { Text "/home/levi/intelFPGA_lite/21.1/LDPC_0/LDPC_tb_1.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674555176554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674555176554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encoder3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file encoder3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 encoder3-behavioral " "Found design unit 1: encoder3-behavioral" {  } { { "encoder3.vhd" "" { Text "/home/levi/intelFPGA_lite/21.1/LDPC_0/encoder3.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674555176555 ""} { "Info" "ISGN_ENTITY_NAME" "1 encoder3 " "Found entity 1: encoder3" {  } { { "encoder3.vhd" "" { Text "/home/levi/intelFPGA_lite/21.1/LDPC_0/encoder3.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674555176555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674555176555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_clk_divider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file test_clk_divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 test_clk_divider-behavioral " "Found design unit 1: test_clk_divider-behavioral" {  } { { "test_clk_divider.vhd" "" { Text "/home/levi/intelFPGA_lite/21.1/LDPC_0/test_clk_divider.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674555176555 ""} { "Info" "ISGN_ENTITY_NAME" "1 test_clk_divider " "Found entity 1: test_clk_divider" {  } { { "test_clk_divider.vhd" "" { Text "/home/levi/intelFPGA_lite/21.1/LDPC_0/test_clk_divider.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674555176555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674555176555 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "test_clk_divider " "Elaborating entity \"test_clk_divider\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1674555176608 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1674555177157 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1674555177633 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674555177633 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "12 " "Implemented 12 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1674555177682 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1674555177682 ""} { "Info" "ICUT_CUT_TM_LCELLS" "10 " "Implemented 10 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1674555177682 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1674555177682 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "435 " "Peak virtual memory: 435 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1674555177688 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 24 11:12:57 2023 " "Processing ended: Tue Jan 24 11:12:57 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1674555177688 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1674555177688 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1674555177688 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1674555177688 ""}
