Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 75a65d5820564e55baa7b5c1b375108a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_top_behav xil_defaultlib.tb_mips_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'ra3' [D:/Documents/School/CMPE 140/Test/CMPE_140/Lab 7/Lab 7.srcs/sources_1/new/Lab_5_Stuff/mips_top.v:4]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'c' [D:/Documents/School/CMPE 140/Test/CMPE_140/Lab 7/Lab 7.srcs/sources_1/new/Lab_5_Stuff/datapath.v:18]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Documents/School/CMPE 140/Test/CMPE_140/Lab 7/Lab 7.srcs/sources_1/new/Lab_5_Stuff/tb_mips_top.v:23]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Documents/School/CMPE 140/Test/CMPE_140/Lab 7/Lab 7.srcs/sources_1/new/Lab_5_Stuff/tb_mips_top.v:25]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Documents/School/CMPE 140/Test/CMPE_140/Lab 7/Lab 7.srcs/sources_1/new/Lab_5_Stuff/tb_mips_top.v:27]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Documents/School/CMPE 140/Test/CMPE_140/Lab 7/Lab 7.srcs/sources_1/new/Lab_5_Stuff/tb_mips_top.v:31]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Documents/School/CMPE 140/Test/CMPE_140/Lab 7/Lab 7.srcs/sources_1/new/Lab_5_Stuff/tb_mips_top.v:38]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Documents/School/CMPE 140/Test/CMPE_140/Lab 7/Lab 7.srcs/sources_1/new/Lab_5_Stuff/tb_mips_top.v:43]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Documents/School/CMPE 140/Test/CMPE_140/Lab 7/Lab 7.srcs/sources_1/new/Lab_5_Stuff/tb_mips_top.v:45]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Documents/School/CMPE 140/Test/CMPE_140/Lab 7/Lab 7.srcs/sources_1/new/Lab_5_Stuff/tb_mips_top.v:47]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Documents/School/CMPE 140/Test/CMPE_140/Lab 7/Lab 7.srcs/sources_1/new/Lab_5_Stuff/tb_mips_top.v:49]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Documents/School/CMPE 140/Test/CMPE_140/Lab 7/Lab 7.srcs/sources_1/new/Lab_5_Stuff/tb_mips_top.v:81]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Documents/School/CMPE 140/Test/CMPE_140/Lab 7/Lab 7.srcs/sources_1/new/Lab_5_Stuff/tb_mips_top.v:83]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Documents/School/CMPE 140/Test/CMPE_140/Lab 7/Lab 7.srcs/sources_1/new/Lab_5_Stuff/tb_mips_top.v:85]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Documents/School/CMPE 140/Test/CMPE_140/Lab 7/Lab 7.srcs/sources_1/new/Lab_5_Stuff/tb_mips_top.v:87]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Documents/School/CMPE 140/Test/CMPE_140/Lab 7/Lab 7.srcs/sources_1/new/Lab_5_Stuff/tb_mips_top.v:89]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Documents/School/CMPE 140/Test/CMPE_140/Lab 7/Lab 7.srcs/sources_1/new/Lab_5_Stuff/tb_mips_top.v:91]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Documents/School/CMPE 140/Test/CMPE_140/Lab 7/Lab 7.srcs/sources_1/new/Lab_5_Stuff/tb_mips_top.v:93]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Documents/School/CMPE 140/Test/CMPE_140/Lab 7/Lab 7.srcs/sources_1/new/Lab_5_Stuff/tb_mips_top.v:95]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Documents/School/CMPE 140/Test/CMPE_140/Lab 7/Lab 7.srcs/sources_1/new/Lab_5_Stuff/tb_mips_top.v:97]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Documents/School/CMPE 140/Test/CMPE_140/Lab 7/Lab 7.srcs/sources_1/new/Lab_5_Stuff/tb_mips_top.v:99]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Documents/School/CMPE 140/Test/CMPE_140/Lab 7/Lab 7.srcs/sources_1/new/Lab_5_Stuff/tb_mips_top.v:101]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Documents/School/CMPE 140/Test/CMPE_140/Lab 7/Lab 7.srcs/sources_1/new/Lab_5_Stuff/tb_mips_top.v:103]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/Documents/School/CMPE 140/Test/CMPE_140/Lab 7/Lab 7.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dreg
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.mux2(wide=32)
Compiling module xil_defaultlib.mux4(wide=5)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mult
Compiling module xil_defaultlib.dreg2
Compiling module xil_defaultlib.mux4(wide=32)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.auxdec
Compiling module xil_defaultlib.controlunit
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.mips_top
Compiling module xil_defaultlib.tb_mips_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_mips_top_behav
