{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1492482332697 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1492482332698 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 17 22:25:32 2017 " "Processing started: Mon Apr 17 22:25:32 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1492482332698 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1492482332698 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Vending_Machine -c Vending_Machine " "Command: quartus_map --read_settings_files=on --write_settings_files=off Vending_Machine -c Vending_Machine" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1492482332698 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1492482333336 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "one_bit_comp.vhd " "Can't analyze file -- file one_bit_comp.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1492482333440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg8-bhv " "Found design unit 1: reg8-bhv" {  } { { "reg8.vhd" "" { Text "C:/Users/AnasZ/Dropbox/Principles and Applications of VLSI Design (ELG4137)/Labs/Project/temp/Vending_Machine/reg8.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492482334130 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg8 " "Found entity 1: reg8" {  } { { "reg8.vhd" "" { Text "C:/Users/AnasZ/Dropbox/Principles and Applications of VLSI Design (ELG4137)/Labs/Project/temp/Vending_Machine/reg8.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492482334130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492482334130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gates.vhd 16 8 " "Found 16 design units, including 8 entities, in source file gates.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 not_gate-behavioral " "Found design unit 1: not_gate-behavioral" {  } { { "gates.vhd" "" { Text "C:/Users/AnasZ/Dropbox/Principles and Applications of VLSI Design (ELG4137)/Labs/Project/temp/Vending_Machine/gates.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492482334137 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 and_gate-behavioral " "Found design unit 2: and_gate-behavioral" {  } { { "gates.vhd" "" { Text "C:/Users/AnasZ/Dropbox/Principles and Applications of VLSI Design (ELG4137)/Labs/Project/temp/Vending_Machine/gates.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492482334137 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 and_gate_4_input-behavioral " "Found design unit 3: and_gate_4_input-behavioral" {  } { { "gates.vhd" "" { Text "C:/Users/AnasZ/Dropbox/Principles and Applications of VLSI Design (ELG4137)/Labs/Project/temp/Vending_Machine/gates.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492482334137 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 and_gate_3_input-behavioral " "Found design unit 4: and_gate_3_input-behavioral" {  } { { "gates.vhd" "" { Text "C:/Users/AnasZ/Dropbox/Principles and Applications of VLSI Design (ELG4137)/Labs/Project/temp/Vending_Machine/gates.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492482334137 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 or_gate-behavioral " "Found design unit 5: or_gate-behavioral" {  } { { "gates.vhd" "" { Text "C:/Users/AnasZ/Dropbox/Principles and Applications of VLSI Design (ELG4137)/Labs/Project/temp/Vending_Machine/gates.vhd" 66 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492482334137 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 or_gate_4_inputs-behavioral " "Found design unit 6: or_gate_4_inputs-behavioral" {  } { { "gates.vhd" "" { Text "C:/Users/AnasZ/Dropbox/Principles and Applications of VLSI Design (ELG4137)/Labs/Project/temp/Vending_Machine/gates.vhd" 79 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492482334137 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 or_gate_3_inputs-behavioral " "Found design unit 7: or_gate_3_inputs-behavioral" {  } { { "gates.vhd" "" { Text "C:/Users/AnasZ/Dropbox/Principles and Applications of VLSI Design (ELG4137)/Labs/Project/temp/Vending_Machine/gates.vhd" 93 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492482334137 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 exor_gate-behavioral " "Found design unit 8: exor_gate-behavioral" {  } { { "gates.vhd" "" { Text "C:/Users/AnasZ/Dropbox/Principles and Applications of VLSI Design (ELG4137)/Labs/Project/temp/Vending_Machine/gates.vhd" 110 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492482334137 ""} { "Info" "ISGN_ENTITY_NAME" "1 not_gate " "Found entity 1: not_gate" {  } { { "gates.vhd" "" { Text "C:/Users/AnasZ/Dropbox/Principles and Applications of VLSI Design (ELG4137)/Labs/Project/temp/Vending_Machine/gates.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492482334137 ""} { "Info" "ISGN_ENTITY_NAME" "2 and_gate " "Found entity 2: and_gate" {  } { { "gates.vhd" "" { Text "C:/Users/AnasZ/Dropbox/Principles and Applications of VLSI Design (ELG4137)/Labs/Project/temp/Vending_Machine/gates.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492482334137 ""} { "Info" "ISGN_ENTITY_NAME" "3 and_gate_4_input " "Found entity 3: and_gate_4_input" {  } { { "gates.vhd" "" { Text "C:/Users/AnasZ/Dropbox/Principles and Applications of VLSI Design (ELG4137)/Labs/Project/temp/Vending_Machine/gates.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492482334137 ""} { "Info" "ISGN_ENTITY_NAME" "4 and_gate_3_input " "Found entity 4: and_gate_3_input" {  } { { "gates.vhd" "" { Text "C:/Users/AnasZ/Dropbox/Principles and Applications of VLSI Design (ELG4137)/Labs/Project/temp/Vending_Machine/gates.vhd" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492482334137 ""} { "Info" "ISGN_ENTITY_NAME" "5 or_gate " "Found entity 5: or_gate" {  } { { "gates.vhd" "" { Text "C:/Users/AnasZ/Dropbox/Principles and Applications of VLSI Design (ELG4137)/Labs/Project/temp/Vending_Machine/gates.vhd" 62 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492482334137 ""} { "Info" "ISGN_ENTITY_NAME" "6 or_gate_4_inputs " "Found entity 6: or_gate_4_inputs" {  } { { "gates.vhd" "" { Text "C:/Users/AnasZ/Dropbox/Principles and Applications of VLSI Design (ELG4137)/Labs/Project/temp/Vending_Machine/gates.vhd" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492482334137 ""} { "Info" "ISGN_ENTITY_NAME" "7 or_gate_3_inputs " "Found entity 7: or_gate_3_inputs" {  } { { "gates.vhd" "" { Text "C:/Users/AnasZ/Dropbox/Principles and Applications of VLSI Design (ELG4137)/Labs/Project/temp/Vending_Machine/gates.vhd" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492482334137 ""} { "Info" "ISGN_ENTITY_NAME" "8 exor_gate " "Found entity 8: exor_gate" {  } { { "gates.vhd" "" { Text "C:/Users/AnasZ/Dropbox/Principles and Applications of VLSI Design (ELG4137)/Labs/Project/temp/Vending_Machine/gates.vhd" 106 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492482334137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492482334137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bit_adder_8_implementation.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bit_adder_8_implementation.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bit_adder_8_implementation-structure_view_8_bit_adder " "Found design unit 1: bit_adder_8_implementation-structure_view_8_bit_adder" {  } { { "bit_adder_8_implementation.vhd" "" { Text "C:/Users/AnasZ/Dropbox/Principles and Applications of VLSI Design (ELG4137)/Labs/Project/temp/Vending_Machine/bit_adder_8_implementation.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492482334144 ""} { "Info" "ISGN_ENTITY_NAME" "1 bit_adder_8_implementation " "Found entity 1: bit_adder_8_implementation" {  } { { "bit_adder_8_implementation.vhd" "" { Text "C:/Users/AnasZ/Dropbox/Principles and Applications of VLSI Design (ELG4137)/Labs/Project/temp/Vending_Machine/bit_adder_8_implementation.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492482334144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492482334144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bit_adder_8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bit_adder_8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bit_adder_8-structure_view_8_bit_adder " "Found design unit 1: bit_adder_8-structure_view_8_bit_adder" {  } { { "bit_adder_8.vhd" "" { Text "C:/Users/AnasZ/Dropbox/Principles and Applications of VLSI Design (ELG4137)/Labs/Project/temp/Vending_Machine/bit_adder_8.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492482334149 ""} { "Info" "ISGN_ENTITY_NAME" "1 bit_adder_8 " "Found entity 1: bit_adder_8" {  } { { "bit_adder_8.vhd" "" { Text "C:/Users/AnasZ/Dropbox/Principles and Applications of VLSI Design (ELG4137)/Labs/Project/temp/Vending_Machine/bit_adder_8.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492482334149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492482334149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "accumulator_8_bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file accumulator_8_bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 accumulator_8_bits-implementation " "Found design unit 1: accumulator_8_bits-implementation" {  } { { "accumulator_8_bits.vhd" "" { Text "C:/Users/AnasZ/Dropbox/Principles and Applications of VLSI Design (ELG4137)/Labs/Project/temp/Vending_Machine/accumulator_8_bits.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492482334154 ""} { "Info" "ISGN_ENTITY_NAME" "1 accumulator_8_bits " "Found entity 1: accumulator_8_bits" {  } { { "accumulator_8_bits.vhd" "" { Text "C:/Users/AnasZ/Dropbox/Principles and Applications of VLSI Design (ELG4137)/Labs/Project/temp/Vending_Machine/accumulator_8_bits.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492482334154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492482334154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vending_machine.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vending_machine.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Vending_Machine-rtl " "Found design unit 1: Vending_Machine-rtl" {  } { { "Vending_Machine.vhd" "" { Text "C:/Users/AnasZ/Dropbox/Principles and Applications of VLSI Design (ELG4137)/Labs/Project/temp/Vending_Machine/Vending_Machine.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492482334160 ""} { "Info" "ISGN_ENTITY_NAME" "1 Vending_Machine " "Found entity 1: Vending_Machine" {  } { { "Vending_Machine.vhd" "" { Text "C:/Users/AnasZ/Dropbox/Principles and Applications of VLSI Design (ELG4137)/Labs/Project/temp/Vending_Machine/Vending_Machine.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492482334160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492482334160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapath-rtl " "Found design unit 1: datapath-rtl" {  } { { "datapath.vhd" "" { Text "C:/Users/AnasZ/Dropbox/Principles and Applications of VLSI Design (ELG4137)/Labs/Project/temp/Vending_Machine/datapath.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492482334166 ""} { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.vhd" "" { Text "C:/Users/AnasZ/Dropbox/Principles and Applications of VLSI Design (ELG4137)/Labs/Project/temp/Vending_Machine/datapath.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492482334166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492482334166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controller-rtl " "Found design unit 1: controller-rtl" {  } { { "controller.vhd" "" { Text "C:/Users/AnasZ/Dropbox/Principles and Applications of VLSI Design (ELG4137)/Labs/Project/temp/Vending_Machine/controller.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492482334171 ""} { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "controller.vhd" "" { Text "C:/Users/AnasZ/Dropbox/Principles and Applications of VLSI Design (ELG4137)/Labs/Project/temp/Vending_Machine/controller.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492482334171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492482334171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "twoscomp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file twoscomp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 twosComp-twosComp_implem " "Found design unit 1: twosComp-twosComp_implem" {  } { { "twosComp.vhd" "" { Text "C:/Users/AnasZ/Dropbox/Principles and Applications of VLSI Design (ELG4137)/Labs/Project/temp/Vending_Machine/twosComp.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492482334176 ""} { "Info" "ISGN_ENTITY_NAME" "1 twosComp " "Found entity 1: twosComp" {  } { { "twosComp.vhd" "" { Text "C:/Users/AnasZ/Dropbox/Principles and Applications of VLSI Design (ELG4137)/Labs/Project/temp/Vending_Machine/twosComp.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492482334176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492482334176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comp8bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comp8bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comp8bit-model " "Found design unit 1: comp8bit-model" {  } { { "comp8bit.vhd" "" { Text "C:/Users/AnasZ/Dropbox/Principles and Applications of VLSI Design (ELG4137)/Labs/Project/temp/Vending_Machine/comp8bit.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492482334180 ""} { "Info" "ISGN_ENTITY_NAME" "1 comp8bit " "Found entity 1: comp8bit" {  } { { "comp8bit.vhd" "" { Text "C:/Users/AnasZ/Dropbox/Principles and Applications of VLSI Design (ELG4137)/Labs/Project/temp/Vending_Machine/comp8bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492482334180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492482334180 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Vending_Machine " "Elaborating entity \"Vending_Machine\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1492482334272 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rst Vending_Machine.vhd(110) " "VHDL Process Statement warning at Vending_Machine.vhd(110): signal \"rst\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Vending_Machine.vhd" "" { Text "C:/Users/AnasZ/Dropbox/Principles and Applications of VLSI Design (ELG4137)/Labs/Project/temp/Vending_Machine/Vending_Machine.vhd" 110 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1492482334274 "|Vending_Machine"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp_total Vending_Machine.vhd(112) " "VHDL Process Statement warning at Vending_Machine.vhd(112): signal \"temp_total\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Vending_Machine.vhd" "" { Text "C:/Users/AnasZ/Dropbox/Principles and Applications of VLSI Design (ELG4137)/Labs/Project/temp/Vending_Machine/Vending_Machine.vhd" 112 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1492482334274 "|Vending_Machine"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp_change Vending_Machine.vhd(115) " "VHDL Process Statement warning at Vending_Machine.vhd(115): signal \"temp_change\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Vending_Machine.vhd" "" { Text "C:/Users/AnasZ/Dropbox/Principles and Applications of VLSI Design (ELG4137)/Labs/Project/temp/Vending_Machine/Vending_Machine.vhd" 115 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1492482334274 "|Vending_Machine"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp_total Vending_Machine.vhd(116) " "VHDL Process Statement warning at Vending_Machine.vhd(116): signal \"temp_total\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Vending_Machine.vhd" "" { Text "C:/Users/AnasZ/Dropbox/Principles and Applications of VLSI Design (ELG4137)/Labs/Project/temp/Vending_Machine/Vending_Machine.vhd" 116 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1492482334274 "|Vending_Machine"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller controller:controll_process " "Elaborating entity \"controller\" for hierarchy \"controller:controll_process\"" {  } { { "Vending_Machine.vhd" "controll_process" { Text "C:/Users/AnasZ/Dropbox/Principles and Applications of VLSI Design (ELG4137)/Labs/Project/temp/Vending_Machine/Vending_Machine.vhd" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492482334277 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "coin_Detected controller.vhd(59) " "VHDL Process Statement warning at controller.vhd(59): signal \"coin_Detected\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "C:/Users/AnasZ/Dropbox/Principles and Applications of VLSI Design (ELG4137)/Labs/Project/temp/Vending_Machine/controller.vhd" 59 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1492482334279 "|Vending_Machine|controller:controll_process"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "value_cents controller.vhd(60) " "VHDL Process Statement warning at controller.vhd(60): signal \"value_cents\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "C:/Users/AnasZ/Dropbox/Principles and Applications of VLSI Design (ELG4137)/Labs/Project/temp/Vending_Machine/controller.vhd" 60 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1492482334279 "|Vending_Machine|controller:controll_process"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "soda_price_0 controller.vhd(70) " "VHDL Process Statement warning at controller.vhd(70): signal \"soda_price_0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "C:/Users/AnasZ/Dropbox/Principles and Applications of VLSI Design (ELG4137)/Labs/Project/temp/Vending_Machine/controller.vhd" 70 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1492482334279 "|Vending_Machine|controller:controll_process"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "soda_price_1 controller.vhd(72) " "VHDL Process Statement warning at controller.vhd(72): signal \"soda_price_1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "C:/Users/AnasZ/Dropbox/Principles and Applications of VLSI Design (ELG4137)/Labs/Project/temp/Vending_Machine/controller.vhd" 72 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1492482334279 "|Vending_Machine|controller:controll_process"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "soda_choice controller.vhd(124) " "VHDL Process Statement warning at controller.vhd(124): signal \"soda_choice\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "C:/Users/AnasZ/Dropbox/Principles and Applications of VLSI Design (ELG4137)/Labs/Project/temp/Vending_Machine/controller.vhd" 124 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1492482334280 "|Vending_Machine|controller:controll_process"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset controller.vhd(139) " "VHDL Process Statement warning at controller.vhd(139): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "C:/Users/AnasZ/Dropbox/Principles and Applications of VLSI Design (ELG4137)/Labs/Project/temp/Vending_Machine/controller.vhd" 139 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1492482334280 "|Vending_Machine|controller:controll_process"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "reset_system controller.vhd(78) " "VHDL Process Statement warning at controller.vhd(78): inferring latch(es) for signal or variable \"reset_system\", which holds its previous value in one or more paths through the process" {  } { { "controller.vhd" "" { Text "C:/Users/AnasZ/Dropbox/Principles and Applications of VLSI Design (ELG4137)/Labs/Project/temp/Vending_Machine/controller.vhd" 78 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1492482334280 "|Vending_Machine|controller:controll_process"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reset_system controller.vhd(78) " "Inferred latch for \"reset_system\" at controller.vhd(78)" {  } { { "controller.vhd" "" { Text "C:/Users/AnasZ/Dropbox/Principles and Applications of VLSI Design (ELG4137)/Labs/Project/temp/Vending_Machine/controller.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1492482334280 "|Vending_Machine|controller:controll_process"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath datapath:datapath_Process " "Elaborating entity \"datapath\" for hierarchy \"datapath:datapath_Process\"" {  } { { "Vending_Machine.vhd" "datapath_Process" { Text "C:/Users/AnasZ/Dropbox/Principles and Applications of VLSI Design (ELG4137)/Labs/Project/temp/Vending_Machine/Vending_Machine.vhd" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492482334283 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "C_out datapath.vhd(84) " "Verilog HDL or VHDL warning at datapath.vhd(84): object \"C_out\" assigned a value but never read" {  } { { "datapath.vhd" "" { Text "C:/Users/AnasZ/Dropbox/Principles and Applications of VLSI Design (ELG4137)/Labs/Project/temp/Vending_Machine/datapath.vhd" 84 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1492482334285 "|Vending_Machine|datapath:datapath_Process"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accumulator_8_bits datapath:datapath_Process\|accumulator_8_bits:accumilate_output " "Elaborating entity \"accumulator_8_bits\" for hierarchy \"datapath:datapath_Process\|accumulator_8_bits:accumilate_output\"" {  } { { "datapath.vhd" "accumilate_output" { Text "C:/Users/AnasZ/Dropbox/Principles and Applications of VLSI Design (ELG4137)/Labs/Project/temp/Vending_Machine/datapath.vhd" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492482334290 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "bit_adder_C_out accumulator_8_bits.vhd(33) " "Verilog HDL or VHDL warning at accumulator_8_bits.vhd(33): object \"bit_adder_C_out\" assigned a value but never read" {  } { { "accumulator_8_bits.vhd" "" { Text "C:/Users/AnasZ/Dropbox/Principles and Applications of VLSI Design (ELG4137)/Labs/Project/temp/Vending_Machine/accumulator_8_bits.vhd" 33 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1492482334292 "|datapath|accumulator_8_bits:accumilate_output"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bit_adder_8_implementation datapath:datapath_Process\|accumulator_8_bits:accumilate_output\|bit_adder_8_implementation:adder_output " "Elaborating entity \"bit_adder_8_implementation\" for hierarchy \"datapath:datapath_Process\|accumulator_8_bits:accumilate_output\|bit_adder_8_implementation:adder_output\"" {  } { { "accumulator_8_bits.vhd" "adder_output" { Text "C:/Users/AnasZ/Dropbox/Principles and Applications of VLSI Design (ELG4137)/Labs/Project/temp/Vending_Machine/accumulator_8_bits.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492482334296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bit_adder_8 datapath:datapath_Process\|accumulator_8_bits:accumilate_output\|bit_adder_8_implementation:adder_output\|bit_adder_8:bit_1 " "Elaborating entity \"bit_adder_8\" for hierarchy \"datapath:datapath_Process\|accumulator_8_bits:accumilate_output\|bit_adder_8_implementation:adder_output\|bit_adder_8:bit_1\"" {  } { { "bit_adder_8_implementation.vhd" "bit_1" { Text "C:/Users/AnasZ/Dropbox/Principles and Applications of VLSI Design (ELG4137)/Labs/Project/temp/Vending_Machine/bit_adder_8_implementation.vhd" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492482334302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "not_gate datapath:datapath_Process\|accumulator_8_bits:accumilate_output\|bit_adder_8_implementation:adder_output\|bit_adder_8:bit_1\|not_gate:G1 " "Elaborating entity \"not_gate\" for hierarchy \"datapath:datapath_Process\|accumulator_8_bits:accumilate_output\|bit_adder_8_implementation:adder_output\|bit_adder_8:bit_1\|not_gate:G1\"" {  } { { "bit_adder_8.vhd" "G1" { Text "C:/Users/AnasZ/Dropbox/Principles and Applications of VLSI Design (ELG4137)/Labs/Project/temp/Vending_Machine/bit_adder_8.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492482334309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_gate_3_input datapath:datapath_Process\|accumulator_8_bits:accumilate_output\|bit_adder_8_implementation:adder_output\|bit_adder_8:bit_1\|and_gate_3_input:G4 " "Elaborating entity \"and_gate_3_input\" for hierarchy \"datapath:datapath_Process\|accumulator_8_bits:accumilate_output\|bit_adder_8_implementation:adder_output\|bit_adder_8:bit_1\|and_gate_3_input:G4\"" {  } { { "bit_adder_8.vhd" "G4" { Text "C:/Users/AnasZ/Dropbox/Principles and Applications of VLSI Design (ELG4137)/Labs/Project/temp/Vending_Machine/bit_adder_8.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492482334323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or_gate_4_inputs datapath:datapath_Process\|accumulator_8_bits:accumilate_output\|bit_adder_8_implementation:adder_output\|bit_adder_8:bit_1\|or_gate_4_inputs:G8 " "Elaborating entity \"or_gate_4_inputs\" for hierarchy \"datapath:datapath_Process\|accumulator_8_bits:accumilate_output\|bit_adder_8_implementation:adder_output\|bit_adder_8:bit_1\|or_gate_4_inputs:G8\"" {  } { { "bit_adder_8.vhd" "G8" { Text "C:/Users/AnasZ/Dropbox/Principles and Applications of VLSI Design (ELG4137)/Labs/Project/temp/Vending_Machine/bit_adder_8.vhd" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492482334335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_gate datapath:datapath_Process\|accumulator_8_bits:accumilate_output\|bit_adder_8_implementation:adder_output\|bit_adder_8:bit_1\|and_gate:G9 " "Elaborating entity \"and_gate\" for hierarchy \"datapath:datapath_Process\|accumulator_8_bits:accumilate_output\|bit_adder_8_implementation:adder_output\|bit_adder_8:bit_1\|and_gate:G9\"" {  } { { "bit_adder_8.vhd" "G9" { Text "C:/Users/AnasZ/Dropbox/Principles and Applications of VLSI Design (ELG4137)/Labs/Project/temp/Vending_Machine/bit_adder_8.vhd" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492482334341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or_gate_3_inputs datapath:datapath_Process\|accumulator_8_bits:accumilate_output\|bit_adder_8_implementation:adder_output\|bit_adder_8:bit_1\|or_gate_3_inputs:G12 " "Elaborating entity \"or_gate_3_inputs\" for hierarchy \"datapath:datapath_Process\|accumulator_8_bits:accumilate_output\|bit_adder_8_implementation:adder_output\|bit_adder_8:bit_1\|or_gate_3_inputs:G12\"" {  } { { "bit_adder_8.vhd" "G12" { Text "C:/Users/AnasZ/Dropbox/Principles and Applications of VLSI Design (ELG4137)/Labs/Project/temp/Vending_Machine/bit_adder_8.vhd" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492482334351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg8 datapath:datapath_Process\|accumulator_8_bits:accumilate_output\|reg8:reg_output " "Elaborating entity \"reg8\" for hierarchy \"datapath:datapath_Process\|accumulator_8_bits:accumilate_output\|reg8:reg_output\"" {  } { { "accumulator_8_bits.vhd" "reg_output" { Text "C:/Users/AnasZ/Dropbox/Principles and Applications of VLSI Design (ELG4137)/Labs/Project/temp/Vending_Machine/accumulator_8_bits.vhd" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492482334584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "twosComp datapath:datapath_Process\|twosComp:complementValue " "Elaborating entity \"twosComp\" for hierarchy \"datapath:datapath_Process\|twosComp:complementValue\"" {  } { { "datapath.vhd" "complementValue" { Text "C:/Users/AnasZ/Dropbox/Principles and Applications of VLSI Design (ELG4137)/Labs/Project/temp/Vending_Machine/datapath.vhd" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492482334591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comp8bit datapath:datapath_Process\|comp8bit:comapring_price " "Elaborating entity \"comp8bit\" for hierarchy \"datapath:datapath_Process\|comp8bit:comapring_price\"" {  } { { "datapath.vhd" "comapring_price" { Text "C:/Users/AnasZ/Dropbox/Principles and Applications of VLSI Design (ELG4137)/Labs/Project/temp/Vending_Machine/datapath.vhd" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492482334910 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1492482336428 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492482336428 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "123 " "Implemented 123 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "28 " "Implemented 28 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1492482336525 ""} { "Info" "ICUT_CUT_TM_OPINS" "18 " "Implemented 18 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1492482336525 ""} { "Info" "ICUT_CUT_TM_LCELLS" "77 " "Implemented 77 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1492482336525 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1492482336525 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "525 " "Peak virtual memory: 525 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1492482336601 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 17 22:25:36 2017 " "Processing ended: Mon Apr 17 22:25:36 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1492482336601 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1492482336601 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1492482336601 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1492482336601 ""}
