Classic Timing Analyzer report for Block1
Fri Sep 28 15:00:51 2018
Quartus II Version 9.1 Build 222 10/21/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. Clock Setup: 'n[0]'
  8. Clock Setup: 'm[0]'
  9. Clock Setup: 'n[1]'
 10. Clock Setup: 'm[1]'
 11. Clock Setup: 'm[2]'
 12. Clock Setup: 'n[2]'
 13. Clock Setup: 'm[3]'
 14. Clock Setup: 'n[3]'
 15. Clock Setup: 'm[4]'
 16. Clock Setup: 'n[4]'
 17. Clock Setup: 'n[5]'
 18. Clock Setup: 'm[5]'
 19. Clock Setup: 'n[6]'
 20. Clock Setup: 'm[6]'
 21. Clock Setup: 'm[7]'
 22. Clock Setup: 'n[7]'
 23. Clock Hold: 'clk'
 24. Clock Hold: 'n[0]'
 25. Clock Hold: 'm[0]'
 26. Clock Hold: 'n[1]'
 27. Clock Hold: 'm[1]'
 28. Clock Hold: 'm[2]'
 29. Clock Hold: 'n[2]'
 30. Clock Hold: 'm[3]'
 31. Clock Hold: 'n[3]'
 32. Clock Hold: 'm[4]'
 33. Clock Hold: 'n[4]'
 34. Clock Hold: 'n[5]'
 35. Clock Hold: 'm[5]'
 36. Clock Hold: 'n[6]'
 37. Clock Hold: 'm[6]'
 38. Clock Hold: 'm[7]'
 39. Clock Hold: 'n[7]'
 40. tsu
 41. tco
 42. tpd
 43. th
 44. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                                                       ;
+------------------------------+------------------------------------------+---------------+----------------------------------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                      ; From                                                                                                ; To                                                                                                  ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+----------------------------------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A                                      ; None          ; 5.560 ns                         ; m[2]                                                                                                ; Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_9mh:auto_generated|safe_q[5]   ; --         ; clk      ; 0            ;
; Worst-case tco               ; N/A                                      ; None          ; 21.833 ns                        ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3] ; DCa[7]                                                                                              ; clk        ; --       ; 0            ;
; Worst-case tpd               ; N/A                                      ; None          ; 11.960 ns                        ; m[0]                                                                                                ; clk_D                                                                                               ; --         ; --       ; 0            ;
; Worst-case th                ; N/A                                      ; None          ; -3.244 ns                        ; m[4]                                                                                                ; Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_9mh:auto_generated|safe_q[5]   ; --         ; clk      ; 0            ;
; Clock Setup: 'clk'           ; N/A                                      ; None          ; 88.74 MHz ( period = 11.269 ns ) ; Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_9mh:auto_generated|safe_q[0]   ; Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_9mh:auto_generated|safe_q[5]   ; clk        ; clk      ; 0            ;
; Clock Setup: 'n[2]'          ; N/A                                      ; None          ; 181.29 MHz ( period = 5.516 ns ) ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0] ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3] ; n[2]       ; n[2]     ; 0            ;
; Clock Setup: 'm[4]'          ; N/A                                      ; None          ; 182.02 MHz ( period = 5.494 ns ) ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0] ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3] ; m[4]       ; m[4]     ; 0            ;
; Clock Setup: 'm[1]'          ; N/A                                      ; None          ; 182.02 MHz ( period = 5.494 ns ) ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0] ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3] ; m[1]       ; m[1]     ; 0            ;
; Clock Setup: 'm[2]'          ; N/A                                      ; None          ; 182.45 MHz ( period = 5.481 ns ) ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0] ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3] ; m[2]       ; m[2]     ; 0            ;
; Clock Setup: 'n[4]'          ; N/A                                      ; None          ; 183.08 MHz ( period = 5.462 ns ) ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0] ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3] ; n[4]       ; n[4]     ; 0            ;
; Clock Setup: 'n[1]'          ; N/A                                      ; None          ; 183.18 MHz ( period = 5.459 ns ) ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0] ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3] ; n[1]       ; n[1]     ; 0            ;
; Clock Setup: 'm[0]'          ; N/A                                      ; None          ; 183.18 MHz ( period = 5.459 ns ) ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0] ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3] ; m[0]       ; m[0]     ; 0            ;
; Clock Setup: 'n[0]'          ; N/A                                      ; None          ; 183.18 MHz ( period = 5.459 ns ) ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0] ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3] ; n[0]       ; n[0]     ; 0            ;
; Clock Setup: 'n[3]'          ; N/A                                      ; None          ; 183.99 MHz ( period = 5.435 ns ) ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0] ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3] ; n[3]       ; n[3]     ; 0            ;
; Clock Setup: 'm[3]'          ; N/A                                      ; None          ; 183.99 MHz ( period = 5.435 ns ) ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0] ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3] ; m[3]       ; m[3]     ; 0            ;
; Clock Setup: 'm[5]'          ; N/A                                      ; None          ; 189.86 MHz ( period = 5.267 ns ) ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0] ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3] ; m[5]       ; m[5]     ; 0            ;
; Clock Setup: 'n[5]'          ; N/A                                      ; None          ; 189.86 MHz ( period = 5.267 ns ) ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0] ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3] ; n[5]       ; n[5]     ; 0            ;
; Clock Setup: 'n[6]'          ; N/A                                      ; None          ; 207.38 MHz ( period = 4.822 ns ) ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0] ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3] ; n[6]       ; n[6]     ; 0            ;
; Clock Setup: 'm[6]'          ; N/A                                      ; None          ; 208.90 MHz ( period = 4.787 ns ) ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0] ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3] ; m[6]       ; m[6]     ; 0            ;
; Clock Setup: 'n[7]'          ; N/A                                      ; None          ; 224.11 MHz ( period = 4.462 ns ) ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0] ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3] ; n[7]       ; n[7]     ; 0            ;
; Clock Setup: 'm[7]'          ; N/A                                      ; None          ; 224.11 MHz ( period = 4.462 ns ) ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0] ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3] ; m[7]       ; m[7]     ; 0            ;
; Clock Hold: 'clk'            ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3] ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3] ; clk        ; clk      ; 36           ;
; Clock Hold: 'n[2]'           ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3] ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3] ; n[2]       ; n[2]     ; 11           ;
; Clock Hold: 'm[1]'           ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3] ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3] ; m[1]       ; m[1]     ; 11           ;
; Clock Hold: 'm[4]'           ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3] ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3] ; m[4]       ; m[4]     ; 11           ;
; Clock Hold: 'm[2]'           ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3] ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3] ; m[2]       ; m[2]     ; 10           ;
; Clock Hold: 'n[4]'           ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3] ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3] ; n[4]       ; n[4]     ; 10           ;
; Clock Hold: 'n[0]'           ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3] ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3] ; n[0]       ; n[0]     ; 10           ;
; Clock Hold: 'm[0]'           ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3] ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3] ; m[0]       ; m[0]     ; 10           ;
; Clock Hold: 'n[1]'           ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3] ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3] ; n[1]       ; n[1]     ; 10           ;
; Clock Hold: 'm[3]'           ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3] ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3] ; m[3]       ; m[3]     ; 10           ;
; Clock Hold: 'n[3]'           ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3] ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3] ; n[3]       ; n[3]     ; 10           ;
; Clock Hold: 'n[5]'           ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3] ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3] ; n[5]       ; n[5]     ; 10           ;
; Clock Hold: 'm[5]'           ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3] ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3] ; m[5]       ; m[5]     ; 10           ;
; Clock Hold: 'n[6]'           ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3] ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3] ; n[6]       ; n[6]     ; 9            ;
; Clock Hold: 'm[6]'           ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3] ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3] ; m[6]       ; m[6]     ; 9            ;
; Clock Hold: 'm[7]'           ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3] ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3] ; m[7]       ; m[7]     ; 4            ;
; Clock Hold: 'n[7]'           ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3] ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3] ; n[7]       ; n[7]     ; 4            ;
; Total number of failed paths ;                                          ;               ;                                  ;                                                                                                     ;                                                                                                     ;            ;          ; 185          ;
+------------------------------+------------------------------------------+---------------+----------------------------------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EPM240T100C3       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; Off                ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; n[0]            ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; m[0]            ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; n[1]            ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; m[1]            ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; m[2]            ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; n[2]            ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; m[3]            ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; n[3]            ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; m[4]            ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; n[4]            ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; n[5]            ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; m[5]            ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; n[6]            ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; m[6]            ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; m[7]            ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; n[7]            ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                                                                                                                                                                                                   ;
+-------+----------------------------------+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)             ; From                                                                                                  ; To                                                                                                    ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+----------------------------------+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 88.74 MHz ( period = 11.269 ns ) ; Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_9mh:auto_generated|safe_q[0]     ; Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_9mh:auto_generated|safe_q[7]     ; clk        ; clk      ; None                        ; None                      ; 10.826 ns               ;
; N/A   ; 88.74 MHz ( period = 11.269 ns ) ; Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_9mh:auto_generated|safe_q[0]     ; Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_9mh:auto_generated|safe_q[6]     ; clk        ; clk      ; None                        ; None                      ; 10.826 ns               ;
; N/A   ; 88.74 MHz ( period = 11.269 ns ) ; Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_9mh:auto_generated|safe_q[0]     ; Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_9mh:auto_generated|safe_q[4]     ; clk        ; clk      ; None                        ; None                      ; 10.826 ns               ;
; N/A   ; 88.74 MHz ( period = 11.269 ns ) ; Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_9mh:auto_generated|safe_q[0]     ; Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_9mh:auto_generated|safe_q[3]     ; clk        ; clk      ; None                        ; None                      ; 10.826 ns               ;
; N/A   ; 88.74 MHz ( period = 11.269 ns ) ; Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_9mh:auto_generated|safe_q[0]     ; Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_9mh:auto_generated|safe_q[2]     ; clk        ; clk      ; None                        ; None                      ; 10.826 ns               ;
; N/A   ; 88.74 MHz ( period = 11.269 ns ) ; Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_9mh:auto_generated|safe_q[0]     ; Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_9mh:auto_generated|safe_q[1]     ; clk        ; clk      ; None                        ; None                      ; 10.826 ns               ;
; N/A   ; 88.74 MHz ( period = 11.269 ns ) ; Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_9mh:auto_generated|safe_q[0]     ; Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_9mh:auto_generated|safe_q[0]     ; clk        ; clk      ; None                        ; None                      ; 10.826 ns               ;
; N/A   ; 88.74 MHz ( period = 11.269 ns ) ; Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_9mh:auto_generated|safe_q[0]     ; Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_9mh:auto_generated|safe_q[5]     ; clk        ; clk      ; None                        ; None                      ; 10.826 ns               ;
; N/A   ; 102.73 MHz ( period = 9.734 ns ) ; Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_9mh:auto_generated|safe_q[1]     ; Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_9mh:auto_generated|safe_q[7]     ; clk        ; clk      ; None                        ; None                      ; 9.291 ns                ;
; N/A   ; 102.73 MHz ( period = 9.734 ns ) ; Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_9mh:auto_generated|safe_q[1]     ; Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_9mh:auto_generated|safe_q[6]     ; clk        ; clk      ; None                        ; None                      ; 9.291 ns                ;
; N/A   ; 102.73 MHz ( period = 9.734 ns ) ; Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_9mh:auto_generated|safe_q[1]     ; Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_9mh:auto_generated|safe_q[4]     ; clk        ; clk      ; None                        ; None                      ; 9.291 ns                ;
; N/A   ; 102.73 MHz ( period = 9.734 ns ) ; Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_9mh:auto_generated|safe_q[1]     ; Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_9mh:auto_generated|safe_q[3]     ; clk        ; clk      ; None                        ; None                      ; 9.291 ns                ;
; N/A   ; 102.73 MHz ( period = 9.734 ns ) ; Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_9mh:auto_generated|safe_q[1]     ; Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_9mh:auto_generated|safe_q[2]     ; clk        ; clk      ; None                        ; None                      ; 9.291 ns                ;
; N/A   ; 102.73 MHz ( period = 9.734 ns ) ; Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_9mh:auto_generated|safe_q[1]     ; Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_9mh:auto_generated|safe_q[1]     ; clk        ; clk      ; None                        ; None                      ; 9.291 ns                ;
; N/A   ; 102.73 MHz ( period = 9.734 ns ) ; Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_9mh:auto_generated|safe_q[1]     ; Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_9mh:auto_generated|safe_q[0]     ; clk        ; clk      ; None                        ; None                      ; 9.291 ns                ;
; N/A   ; 102.73 MHz ( period = 9.734 ns ) ; Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_9mh:auto_generated|safe_q[1]     ; Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_9mh:auto_generated|safe_q[5]     ; clk        ; clk      ; None                        ; None                      ; 9.291 ns                ;
; N/A   ; 109.06 MHz ( period = 9.169 ns ) ; Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_9mh:auto_generated|safe_q[4]     ; Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_9mh:auto_generated|safe_q[7]     ; clk        ; clk      ; None                        ; None                      ; 8.726 ns                ;
; N/A   ; 109.06 MHz ( period = 9.169 ns ) ; Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_9mh:auto_generated|safe_q[4]     ; Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_9mh:auto_generated|safe_q[6]     ; clk        ; clk      ; None                        ; None                      ; 8.726 ns                ;
; N/A   ; 109.06 MHz ( period = 9.169 ns ) ; Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_9mh:auto_generated|safe_q[4]     ; Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_9mh:auto_generated|safe_q[4]     ; clk        ; clk      ; None                        ; None                      ; 8.726 ns                ;
; N/A   ; 109.06 MHz ( period = 9.169 ns ) ; Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_9mh:auto_generated|safe_q[4]     ; Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_9mh:auto_generated|safe_q[3]     ; clk        ; clk      ; None                        ; None                      ; 8.726 ns                ;
; N/A   ; 109.06 MHz ( period = 9.169 ns ) ; Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_9mh:auto_generated|safe_q[4]     ; Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_9mh:auto_generated|safe_q[2]     ; clk        ; clk      ; None                        ; None                      ; 8.726 ns                ;
; N/A   ; 109.06 MHz ( period = 9.169 ns ) ; Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_9mh:auto_generated|safe_q[4]     ; Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_9mh:auto_generated|safe_q[1]     ; clk        ; clk      ; None                        ; None                      ; 8.726 ns                ;
; N/A   ; 109.06 MHz ( period = 9.169 ns ) ; Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_9mh:auto_generated|safe_q[4]     ; Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_9mh:auto_generated|safe_q[0]     ; clk        ; clk      ; None                        ; None                      ; 8.726 ns                ;
; N/A   ; 109.06 MHz ( period = 9.169 ns ) ; Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_9mh:auto_generated|safe_q[4]     ; Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_9mh:auto_generated|safe_q[5]     ; clk        ; clk      ; None                        ; None                      ; 8.726 ns                ;
; N/A   ; 109.96 MHz ( period = 9.094 ns ) ; Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_9mh:auto_generated|safe_q[2]     ; Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_9mh:auto_generated|safe_q[7]     ; clk        ; clk      ; None                        ; None                      ; 8.651 ns                ;
; N/A   ; 109.96 MHz ( period = 9.094 ns ) ; Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_9mh:auto_generated|safe_q[2]     ; Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_9mh:auto_generated|safe_q[6]     ; clk        ; clk      ; None                        ; None                      ; 8.651 ns                ;
; N/A   ; 109.96 MHz ( period = 9.094 ns ) ; Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_9mh:auto_generated|safe_q[2]     ; Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_9mh:auto_generated|safe_q[4]     ; clk        ; clk      ; None                        ; None                      ; 8.651 ns                ;
; N/A   ; 109.96 MHz ( period = 9.094 ns ) ; Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_9mh:auto_generated|safe_q[2]     ; Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_9mh:auto_generated|safe_q[3]     ; clk        ; clk      ; None                        ; None                      ; 8.651 ns                ;
; N/A   ; 109.96 MHz ( period = 9.094 ns ) ; Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_9mh:auto_generated|safe_q[2]     ; Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_9mh:auto_generated|safe_q[2]     ; clk        ; clk      ; None                        ; None                      ; 8.651 ns                ;
; N/A   ; 109.96 MHz ( period = 9.094 ns ) ; Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_9mh:auto_generated|safe_q[2]     ; Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_9mh:auto_generated|safe_q[1]     ; clk        ; clk      ; None                        ; None                      ; 8.651 ns                ;
; N/A   ; 109.96 MHz ( period = 9.094 ns ) ; Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_9mh:auto_generated|safe_q[2]     ; Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_9mh:auto_generated|safe_q[0]     ; clk        ; clk      ; None                        ; None                      ; 8.651 ns                ;
; N/A   ; 109.96 MHz ( period = 9.094 ns ) ; Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_9mh:auto_generated|safe_q[2]     ; Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_9mh:auto_generated|safe_q[5]     ; clk        ; clk      ; None                        ; None                      ; 8.651 ns                ;
; N/A   ; 113.58 MHz ( period = 8.804 ns ) ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0]   ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]   ; clk        ; clk      ; None                        ; None                      ; 2.158 ns                ;
; N/A   ; 114.59 MHz ( period = 8.727 ns ) ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0]   ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2]   ; clk        ; clk      ; None                        ; None                      ; 2.081 ns                ;
; N/A   ; 114.60 MHz ( period = 8.726 ns ) ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1]   ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]   ; clk        ; clk      ; None                        ; None                      ; 2.080 ns                ;
; N/A   ; 114.60 MHz ( period = 8.726 ns ) ; Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_9mh:auto_generated|safe_q[3]     ; Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_9mh:auto_generated|safe_q[7]     ; clk        ; clk      ; None                        ; None                      ; 8.283 ns                ;
; N/A   ; 114.60 MHz ( period = 8.726 ns ) ; Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_9mh:auto_generated|safe_q[3]     ; Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_9mh:auto_generated|safe_q[6]     ; clk        ; clk      ; None                        ; None                      ; 8.283 ns                ;
; N/A   ; 114.60 MHz ( period = 8.726 ns ) ; Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_9mh:auto_generated|safe_q[3]     ; Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_9mh:auto_generated|safe_q[4]     ; clk        ; clk      ; None                        ; None                      ; 8.283 ns                ;
; N/A   ; 114.60 MHz ( period = 8.726 ns ) ; Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_9mh:auto_generated|safe_q[3]     ; Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_9mh:auto_generated|safe_q[3]     ; clk        ; clk      ; None                        ; None                      ; 8.283 ns                ;
; N/A   ; 114.60 MHz ( period = 8.726 ns ) ; Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_9mh:auto_generated|safe_q[3]     ; Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_9mh:auto_generated|safe_q[2]     ; clk        ; clk      ; None                        ; None                      ; 8.283 ns                ;
; N/A   ; 114.60 MHz ( period = 8.726 ns ) ; Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_9mh:auto_generated|safe_q[3]     ; Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_9mh:auto_generated|safe_q[1]     ; clk        ; clk      ; None                        ; None                      ; 8.283 ns                ;
; N/A   ; 114.60 MHz ( period = 8.726 ns ) ; Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_9mh:auto_generated|safe_q[3]     ; Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_9mh:auto_generated|safe_q[0]     ; clk        ; clk      ; None                        ; None                      ; 8.283 ns                ;
; N/A   ; 114.60 MHz ( period = 8.726 ns ) ; Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_9mh:auto_generated|safe_q[3]     ; Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_9mh:auto_generated|safe_q[5]     ; clk        ; clk      ; None                        ; None                      ; 8.283 ns                ;
; N/A   ; 115.61 MHz ( period = 8.650 ns ) ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0]   ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1]   ; clk        ; clk      ; None                        ; None                      ; 2.004 ns                ;
; N/A   ; 115.62 MHz ( period = 8.649 ns ) ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1]   ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2]   ; clk        ; clk      ; None                        ; None                      ; 2.003 ns                ;
; N/A   ; 118.26 MHz ( period = 8.456 ns ) ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2]   ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]   ; clk        ; clk      ; None                        ; None                      ; 1.810 ns                ;
; N/A   ; 122.38 MHz ( period = 8.171 ns ) ; Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_9mh:auto_generated|safe_q[5]     ; Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_9mh:auto_generated|safe_q[7]     ; clk        ; clk      ; None                        ; None                      ; 7.728 ns                ;
; N/A   ; 122.38 MHz ( period = 8.171 ns ) ; Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_9mh:auto_generated|safe_q[5]     ; Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_9mh:auto_generated|safe_q[6]     ; clk        ; clk      ; None                        ; None                      ; 7.728 ns                ;
; N/A   ; 122.38 MHz ( period = 8.171 ns ) ; Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_9mh:auto_generated|safe_q[5]     ; Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_9mh:auto_generated|safe_q[4]     ; clk        ; clk      ; None                        ; None                      ; 7.728 ns                ;
; N/A   ; 122.38 MHz ( period = 8.171 ns ) ; Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_9mh:auto_generated|safe_q[5]     ; Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_9mh:auto_generated|safe_q[3]     ; clk        ; clk      ; None                        ; None                      ; 7.728 ns                ;
; N/A   ; 122.38 MHz ( period = 8.171 ns ) ; Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_9mh:auto_generated|safe_q[5]     ; Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_9mh:auto_generated|safe_q[2]     ; clk        ; clk      ; None                        ; None                      ; 7.728 ns                ;
; N/A   ; 122.38 MHz ( period = 8.171 ns ) ; Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_9mh:auto_generated|safe_q[5]     ; Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_9mh:auto_generated|safe_q[1]     ; clk        ; clk      ; None                        ; None                      ; 7.728 ns                ;
; N/A   ; 122.38 MHz ( period = 8.171 ns ) ; Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_9mh:auto_generated|safe_q[5]     ; Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_9mh:auto_generated|safe_q[0]     ; clk        ; clk      ; None                        ; None                      ; 7.728 ns                ;
; N/A   ; 122.38 MHz ( period = 8.171 ns ) ; Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_9mh:auto_generated|safe_q[5]     ; Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_9mh:auto_generated|safe_q[5]     ; clk        ; clk      ; None                        ; None                      ; 7.728 ns                ;
; N/A   ; 124.19 MHz ( period = 8.052 ns ) ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0]   ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0]   ; clk        ; clk      ; None                        ; None                      ; 1.406 ns                ;
; N/A   ; 124.21 MHz ( period = 8.051 ns ) ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1]   ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1]   ; clk        ; clk      ; None                        ; None                      ; 1.405 ns                ;
; N/A   ; 126.17 MHz ( period = 7.926 ns ) ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2]   ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2]   ; clk        ; clk      ; None                        ; None                      ; 1.280 ns                ;
; N/A   ; 130.06 MHz ( period = 7.689 ns ) ; Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_9mh:auto_generated|safe_q[6]     ; Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_9mh:auto_generated|safe_q[7]     ; clk        ; clk      ; None                        ; None                      ; 7.246 ns                ;
; N/A   ; 130.06 MHz ( period = 7.689 ns ) ; Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_9mh:auto_generated|safe_q[6]     ; Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_9mh:auto_generated|safe_q[6]     ; clk        ; clk      ; None                        ; None                      ; 7.246 ns                ;
; N/A   ; 130.06 MHz ( period = 7.689 ns ) ; Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_9mh:auto_generated|safe_q[6]     ; Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_9mh:auto_generated|safe_q[4]     ; clk        ; clk      ; None                        ; None                      ; 7.246 ns                ;
; N/A   ; 130.06 MHz ( period = 7.689 ns ) ; Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_9mh:auto_generated|safe_q[6]     ; Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_9mh:auto_generated|safe_q[3]     ; clk        ; clk      ; None                        ; None                      ; 7.246 ns                ;
; N/A   ; 130.06 MHz ( period = 7.689 ns ) ; Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_9mh:auto_generated|safe_q[6]     ; Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_9mh:auto_generated|safe_q[2]     ; clk        ; clk      ; None                        ; None                      ; 7.246 ns                ;
; N/A   ; 130.06 MHz ( period = 7.689 ns ) ; Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_9mh:auto_generated|safe_q[6]     ; Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_9mh:auto_generated|safe_q[1]     ; clk        ; clk      ; None                        ; None                      ; 7.246 ns                ;
; N/A   ; 130.06 MHz ( period = 7.689 ns ) ; Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_9mh:auto_generated|safe_q[6]     ; Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_9mh:auto_generated|safe_q[0]     ; clk        ; clk      ; None                        ; None                      ; 7.246 ns                ;
; N/A   ; 130.06 MHz ( period = 7.689 ns ) ; Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_9mh:auto_generated|safe_q[6]     ; Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_9mh:auto_generated|safe_q[5]     ; clk        ; clk      ; None                        ; None                      ; 7.246 ns                ;
; N/A   ; 130.82 MHz ( period = 7.644 ns ) ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]   ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]   ; clk        ; clk      ; None                        ; None                      ; 0.998 ns                ;
; N/A   ; 134.63 MHz ( period = 7.428 ns ) ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[3] ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[3] ; clk        ; clk      ; None                        ; None                      ; 2.643 ns                ;
; N/A   ; 134.63 MHz ( period = 7.428 ns ) ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[3] ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[2] ; clk        ; clk      ; None                        ; None                      ; 2.643 ns                ;
; N/A   ; 134.63 MHz ( period = 7.428 ns ) ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[3] ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[0] ; clk        ; clk      ; None                        ; None                      ; 2.643 ns                ;
; N/A   ; 134.63 MHz ( period = 7.428 ns ) ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[3] ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[1] ; clk        ; clk      ; None                        ; None                      ; 2.643 ns                ;
; N/A   ; 136.22 MHz ( period = 7.341 ns ) ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[2] ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[3] ; clk        ; clk      ; None                        ; None                      ; 2.556 ns                ;
; N/A   ; 136.22 MHz ( period = 7.341 ns ) ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[2] ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[2] ; clk        ; clk      ; None                        ; None                      ; 2.556 ns                ;
; N/A   ; 136.22 MHz ( period = 7.341 ns ) ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[2] ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[0] ; clk        ; clk      ; None                        ; None                      ; 2.556 ns                ;
; N/A   ; 136.22 MHz ( period = 7.341 ns ) ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[2] ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[1] ; clk        ; clk      ; None                        ; None                      ; 2.556 ns                ;
; N/A   ; 137.99 MHz ( period = 7.247 ns ) ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[1] ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[3] ; clk        ; clk      ; None                        ; None                      ; 2.462 ns                ;
; N/A   ; 137.99 MHz ( period = 7.247 ns ) ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[1] ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[2] ; clk        ; clk      ; None                        ; None                      ; 2.462 ns                ;
; N/A   ; 137.99 MHz ( period = 7.247 ns ) ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[1] ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[0] ; clk        ; clk      ; None                        ; None                      ; 2.462 ns                ;
; N/A   ; 137.99 MHz ( period = 7.247 ns ) ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[1] ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[1] ; clk        ; clk      ; None                        ; None                      ; 2.462 ns                ;
; N/A   ; 138.08 MHz ( period = 7.242 ns ) ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[0] ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[3] ; clk        ; clk      ; None                        ; None                      ; 2.457 ns                ;
; N/A   ; 138.08 MHz ( period = 7.242 ns ) ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[0] ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[2] ; clk        ; clk      ; None                        ; None                      ; 2.457 ns                ;
; N/A   ; 138.08 MHz ( period = 7.242 ns ) ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[0] ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[0] ; clk        ; clk      ; None                        ; None                      ; 2.457 ns                ;
; N/A   ; 138.08 MHz ( period = 7.242 ns ) ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[0] ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[1] ; clk        ; clk      ; None                        ; None                      ; 2.457 ns                ;
; N/A   ; 146.46 MHz ( period = 6.828 ns ) ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0]                ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]                ; clk        ; clk      ; None                        ; None                      ; 2.043 ns                ;
; N/A   ; 148.13 MHz ( period = 6.751 ns ) ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1]                ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]                ; clk        ; clk      ; None                        ; None                      ; 1.966 ns                ;
; N/A   ; 148.13 MHz ( period = 6.751 ns ) ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0]                ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2]                ; clk        ; clk      ; None                        ; None                      ; 1.966 ns                ;
; N/A   ; 149.84 MHz ( period = 6.674 ns ) ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1]                ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2]                ; clk        ; clk      ; None                        ; None                      ; 1.889 ns                ;
; N/A   ; 149.84 MHz ( period = 6.674 ns ) ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0]                ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1]                ; clk        ; clk      ; None                        ; None                      ; 1.889 ns                ;
; N/A   ; 151.58 MHz ( period = 6.597 ns ) ; Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_9mh:auto_generated|safe_q[7]     ; Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_9mh:auto_generated|safe_q[7]     ; clk        ; clk      ; None                        ; None                      ; 6.154 ns                ;
; N/A   ; 151.58 MHz ( period = 6.597 ns ) ; Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_9mh:auto_generated|safe_q[7]     ; Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_9mh:auto_generated|safe_q[6]     ; clk        ; clk      ; None                        ; None                      ; 6.154 ns                ;
; N/A   ; 151.58 MHz ( period = 6.597 ns ) ; Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_9mh:auto_generated|safe_q[7]     ; Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_9mh:auto_generated|safe_q[4]     ; clk        ; clk      ; None                        ; None                      ; 6.154 ns                ;
; N/A   ; 151.58 MHz ( period = 6.597 ns ) ; Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_9mh:auto_generated|safe_q[7]     ; Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_9mh:auto_generated|safe_q[3]     ; clk        ; clk      ; None                        ; None                      ; 6.154 ns                ;
; N/A   ; 151.58 MHz ( period = 6.597 ns ) ; Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_9mh:auto_generated|safe_q[7]     ; Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_9mh:auto_generated|safe_q[2]     ; clk        ; clk      ; None                        ; None                      ; 6.154 ns                ;
; N/A   ; 151.58 MHz ( period = 6.597 ns ) ; Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_9mh:auto_generated|safe_q[7]     ; Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_9mh:auto_generated|safe_q[1]     ; clk        ; clk      ; None                        ; None                      ; 6.154 ns                ;
; N/A   ; 151.58 MHz ( period = 6.597 ns ) ; Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_9mh:auto_generated|safe_q[7]     ; Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_9mh:auto_generated|safe_q[0]     ; clk        ; clk      ; None                        ; None                      ; 6.154 ns                ;
; N/A   ; 151.58 MHz ( period = 6.597 ns ) ; Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_9mh:auto_generated|safe_q[7]     ; Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_9mh:auto_generated|safe_q[5]     ; clk        ; clk      ; None                        ; None                      ; 6.154 ns                ;
; N/A   ; 153.02 MHz ( period = 6.535 ns ) ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2]                ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]                ; clk        ; clk      ; None                        ; None                      ; 1.750 ns                ;
; N/A   ; 164.58 MHz ( period = 6.076 ns ) ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1]                ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1]                ; clk        ; clk      ; None                        ; None                      ; 1.291 ns                ;
; N/A   ; 164.58 MHz ( period = 6.076 ns ) ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0]                ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0]                ; clk        ; clk      ; None                        ; None                      ; 1.291 ns                ;
; N/A   ; 166.53 MHz ( period = 6.005 ns ) ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2]                ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2]                ; clk        ; clk      ; None                        ; None                      ; 1.220 ns                ;
; N/A   ; 175.07 MHz ( period = 5.712 ns ) ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]                ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]                ; clk        ; clk      ; None                        ; None                      ; 0.927 ns                ;
+-------+----------------------------------+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'n[0]'                                                                                                                                                                                                                                                                                                                                                                ;
+-------+------------------------------------------------+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                                                                                  ; To                                                                                                    ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 183.18 MHz ( period = 5.459 ns )               ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0]   ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]   ; n[0]       ; n[0]     ; None                        ; None                      ; 2.158 ns                ;
; N/A   ; 185.80 MHz ( period = 5.382 ns )               ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0]   ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2]   ; n[0]       ; n[0]     ; None                        ; None                      ; 2.081 ns                ;
; N/A   ; 185.84 MHz ( period = 5.381 ns )               ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1]   ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]   ; n[0]       ; n[0]     ; None                        ; None                      ; 2.080 ns                ;
; N/A   ; 188.50 MHz ( period = 5.305 ns )               ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0]   ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1]   ; n[0]       ; n[0]     ; None                        ; None                      ; 2.004 ns                ;
; N/A   ; 188.54 MHz ( period = 5.304 ns )               ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1]   ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2]   ; n[0]       ; n[0]     ; None                        ; None                      ; 2.003 ns                ;
; N/A   ; 195.66 MHz ( period = 5.111 ns )               ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2]   ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]   ; n[0]       ; n[0]     ; None                        ; None                      ; 1.810 ns                ;
; N/A   ; 212.45 MHz ( period = 4.707 ns )               ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0]   ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0]   ; n[0]       ; n[0]     ; None                        ; None                      ; 1.406 ns                ;
; N/A   ; 212.49 MHz ( period = 4.706 ns )               ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1]   ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1]   ; n[0]       ; n[0]     ; None                        ; None                      ; 1.405 ns                ;
; N/A   ; 218.29 MHz ( period = 4.581 ns )               ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2]   ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2]   ; n[0]       ; n[0]     ; None                        ; None                      ; 1.280 ns                ;
; N/A   ; 232.61 MHz ( period = 4.299 ns )               ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]   ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]   ; n[0]       ; n[0]     ; None                        ; None                      ; 0.998 ns                ;
; N/A   ; 244.92 MHz ( period = 4.083 ns )               ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[3] ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[3] ; n[0]       ; n[0]     ; None                        ; None                      ; 2.643 ns                ;
; N/A   ; 244.92 MHz ( period = 4.083 ns )               ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[3] ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[2] ; n[0]       ; n[0]     ; None                        ; None                      ; 2.643 ns                ;
; N/A   ; 244.92 MHz ( period = 4.083 ns )               ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[3] ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[0] ; n[0]       ; n[0]     ; None                        ; None                      ; 2.643 ns                ;
; N/A   ; 244.92 MHz ( period = 4.083 ns )               ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[3] ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[1] ; n[0]       ; n[0]     ; None                        ; None                      ; 2.643 ns                ;
; N/A   ; 250.25 MHz ( period = 3.996 ns )               ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[2] ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[3] ; n[0]       ; n[0]     ; None                        ; None                      ; 2.556 ns                ;
; N/A   ; 250.25 MHz ( period = 3.996 ns )               ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[2] ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[2] ; n[0]       ; n[0]     ; None                        ; None                      ; 2.556 ns                ;
; N/A   ; 250.25 MHz ( period = 3.996 ns )               ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[2] ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[0] ; n[0]       ; n[0]     ; None                        ; None                      ; 2.556 ns                ;
; N/A   ; 250.25 MHz ( period = 3.996 ns )               ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[2] ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[1] ; n[0]       ; n[0]     ; None                        ; None                      ; 2.556 ns                ;
; N/A   ; 256.28 MHz ( period = 3.902 ns )               ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[1] ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[3] ; n[0]       ; n[0]     ; None                        ; None                      ; 2.462 ns                ;
; N/A   ; 256.28 MHz ( period = 3.902 ns )               ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[1] ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[2] ; n[0]       ; n[0]     ; None                        ; None                      ; 2.462 ns                ;
; N/A   ; 256.28 MHz ( period = 3.902 ns )               ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[1] ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[0] ; n[0]       ; n[0]     ; None                        ; None                      ; 2.462 ns                ;
; N/A   ; 256.28 MHz ( period = 3.902 ns )               ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[1] ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[1] ; n[0]       ; n[0]     ; None                        ; None                      ; 2.462 ns                ;
; N/A   ; 256.61 MHz ( period = 3.897 ns )               ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[0] ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[3] ; n[0]       ; n[0]     ; None                        ; None                      ; 2.457 ns                ;
; N/A   ; 256.61 MHz ( period = 3.897 ns )               ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[0] ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[2] ; n[0]       ; n[0]     ; None                        ; None                      ; 2.457 ns                ;
; N/A   ; 256.61 MHz ( period = 3.897 ns )               ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[0] ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[0] ; n[0]       ; n[0]     ; None                        ; None                      ; 2.457 ns                ;
; N/A   ; 256.61 MHz ( period = 3.897 ns )               ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[0] ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[1] ; n[0]       ; n[0]     ; None                        ; None                      ; 2.457 ns                ;
; N/A   ; 287.11 MHz ( period = 3.483 ns )               ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0]                ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]                ; n[0]       ; n[0]     ; None                        ; None                      ; 2.043 ns                ;
; N/A   ; 293.60 MHz ( period = 3.406 ns )               ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1]                ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]                ; n[0]       ; n[0]     ; None                        ; None                      ; 1.966 ns                ;
; N/A   ; 293.60 MHz ( period = 3.406 ns )               ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0]                ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2]                ; n[0]       ; n[0]     ; None                        ; None                      ; 1.966 ns                ;
; N/A   ; 300.39 MHz ( period = 3.329 ns )               ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1]                ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2]                ; n[0]       ; n[0]     ; None                        ; None                      ; 1.889 ns                ;
; N/A   ; 300.39 MHz ( period = 3.329 ns )               ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0]                ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1]                ; n[0]       ; n[0]     ; None                        ; None                      ; 1.889 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2]                ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]                ; n[0]       ; n[0]     ; None                        ; None                      ; 1.750 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1]                ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1]                ; n[0]       ; n[0]     ; None                        ; None                      ; 1.291 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0]                ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0]                ; n[0]       ; n[0]     ; None                        ; None                      ; 1.291 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2]                ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2]                ; n[0]       ; n[0]     ; None                        ; None                      ; 1.220 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]                ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]                ; n[0]       ; n[0]     ; None                        ; None                      ; 0.927 ns                ;
+-------+------------------------------------------------+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'm[0]'                                                                                                                                                                                                                                                                                                                                                                ;
+-------+------------------------------------------------+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                                                                                  ; To                                                                                                    ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 183.18 MHz ( period = 5.459 ns )               ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0]   ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]   ; m[0]       ; m[0]     ; None                        ; None                      ; 2.158 ns                ;
; N/A   ; 185.80 MHz ( period = 5.382 ns )               ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0]   ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2]   ; m[0]       ; m[0]     ; None                        ; None                      ; 2.081 ns                ;
; N/A   ; 185.84 MHz ( period = 5.381 ns )               ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1]   ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]   ; m[0]       ; m[0]     ; None                        ; None                      ; 2.080 ns                ;
; N/A   ; 188.50 MHz ( period = 5.305 ns )               ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0]   ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1]   ; m[0]       ; m[0]     ; None                        ; None                      ; 2.004 ns                ;
; N/A   ; 188.54 MHz ( period = 5.304 ns )               ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1]   ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2]   ; m[0]       ; m[0]     ; None                        ; None                      ; 2.003 ns                ;
; N/A   ; 195.66 MHz ( period = 5.111 ns )               ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2]   ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]   ; m[0]       ; m[0]     ; None                        ; None                      ; 1.810 ns                ;
; N/A   ; 212.45 MHz ( period = 4.707 ns )               ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0]   ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0]   ; m[0]       ; m[0]     ; None                        ; None                      ; 1.406 ns                ;
; N/A   ; 212.49 MHz ( period = 4.706 ns )               ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1]   ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1]   ; m[0]       ; m[0]     ; None                        ; None                      ; 1.405 ns                ;
; N/A   ; 218.29 MHz ( period = 4.581 ns )               ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2]   ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2]   ; m[0]       ; m[0]     ; None                        ; None                      ; 1.280 ns                ;
; N/A   ; 232.61 MHz ( period = 4.299 ns )               ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]   ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]   ; m[0]       ; m[0]     ; None                        ; None                      ; 0.998 ns                ;
; N/A   ; 244.92 MHz ( period = 4.083 ns )               ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[3] ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[3] ; m[0]       ; m[0]     ; None                        ; None                      ; 2.643 ns                ;
; N/A   ; 244.92 MHz ( period = 4.083 ns )               ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[3] ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[2] ; m[0]       ; m[0]     ; None                        ; None                      ; 2.643 ns                ;
; N/A   ; 244.92 MHz ( period = 4.083 ns )               ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[3] ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[0] ; m[0]       ; m[0]     ; None                        ; None                      ; 2.643 ns                ;
; N/A   ; 244.92 MHz ( period = 4.083 ns )               ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[3] ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[1] ; m[0]       ; m[0]     ; None                        ; None                      ; 2.643 ns                ;
; N/A   ; 250.25 MHz ( period = 3.996 ns )               ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[2] ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[3] ; m[0]       ; m[0]     ; None                        ; None                      ; 2.556 ns                ;
; N/A   ; 250.25 MHz ( period = 3.996 ns )               ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[2] ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[2] ; m[0]       ; m[0]     ; None                        ; None                      ; 2.556 ns                ;
; N/A   ; 250.25 MHz ( period = 3.996 ns )               ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[2] ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[0] ; m[0]       ; m[0]     ; None                        ; None                      ; 2.556 ns                ;
; N/A   ; 250.25 MHz ( period = 3.996 ns )               ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[2] ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[1] ; m[0]       ; m[0]     ; None                        ; None                      ; 2.556 ns                ;
; N/A   ; 256.28 MHz ( period = 3.902 ns )               ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[1] ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[3] ; m[0]       ; m[0]     ; None                        ; None                      ; 2.462 ns                ;
; N/A   ; 256.28 MHz ( period = 3.902 ns )               ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[1] ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[2] ; m[0]       ; m[0]     ; None                        ; None                      ; 2.462 ns                ;
; N/A   ; 256.28 MHz ( period = 3.902 ns )               ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[1] ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[0] ; m[0]       ; m[0]     ; None                        ; None                      ; 2.462 ns                ;
; N/A   ; 256.28 MHz ( period = 3.902 ns )               ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[1] ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[1] ; m[0]       ; m[0]     ; None                        ; None                      ; 2.462 ns                ;
; N/A   ; 256.61 MHz ( period = 3.897 ns )               ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[0] ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[3] ; m[0]       ; m[0]     ; None                        ; None                      ; 2.457 ns                ;
; N/A   ; 256.61 MHz ( period = 3.897 ns )               ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[0] ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[2] ; m[0]       ; m[0]     ; None                        ; None                      ; 2.457 ns                ;
; N/A   ; 256.61 MHz ( period = 3.897 ns )               ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[0] ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[0] ; m[0]       ; m[0]     ; None                        ; None                      ; 2.457 ns                ;
; N/A   ; 256.61 MHz ( period = 3.897 ns )               ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[0] ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[1] ; m[0]       ; m[0]     ; None                        ; None                      ; 2.457 ns                ;
; N/A   ; 287.11 MHz ( period = 3.483 ns )               ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0]                ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]                ; m[0]       ; m[0]     ; None                        ; None                      ; 2.043 ns                ;
; N/A   ; 293.60 MHz ( period = 3.406 ns )               ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1]                ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]                ; m[0]       ; m[0]     ; None                        ; None                      ; 1.966 ns                ;
; N/A   ; 293.60 MHz ( period = 3.406 ns )               ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0]                ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2]                ; m[0]       ; m[0]     ; None                        ; None                      ; 1.966 ns                ;
; N/A   ; 300.39 MHz ( period = 3.329 ns )               ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1]                ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2]                ; m[0]       ; m[0]     ; None                        ; None                      ; 1.889 ns                ;
; N/A   ; 300.39 MHz ( period = 3.329 ns )               ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0]                ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1]                ; m[0]       ; m[0]     ; None                        ; None                      ; 1.889 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2]                ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]                ; m[0]       ; m[0]     ; None                        ; None                      ; 1.750 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1]                ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1]                ; m[0]       ; m[0]     ; None                        ; None                      ; 1.291 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0]                ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0]                ; m[0]       ; m[0]     ; None                        ; None                      ; 1.291 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2]                ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2]                ; m[0]       ; m[0]     ; None                        ; None                      ; 1.220 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]                ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]                ; m[0]       ; m[0]     ; None                        ; None                      ; 0.927 ns                ;
+-------+------------------------------------------------+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'n[1]'                                                                                                                                                                                                                                                                                                                                                                ;
+-------+------------------------------------------------+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                                                                                  ; To                                                                                                    ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 183.18 MHz ( period = 5.459 ns )               ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0]   ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]   ; n[1]       ; n[1]     ; None                        ; None                      ; 2.158 ns                ;
; N/A   ; 185.80 MHz ( period = 5.382 ns )               ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0]   ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2]   ; n[1]       ; n[1]     ; None                        ; None                      ; 2.081 ns                ;
; N/A   ; 185.84 MHz ( period = 5.381 ns )               ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1]   ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]   ; n[1]       ; n[1]     ; None                        ; None                      ; 2.080 ns                ;
; N/A   ; 188.50 MHz ( period = 5.305 ns )               ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0]   ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1]   ; n[1]       ; n[1]     ; None                        ; None                      ; 2.004 ns                ;
; N/A   ; 188.54 MHz ( period = 5.304 ns )               ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1]   ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2]   ; n[1]       ; n[1]     ; None                        ; None                      ; 2.003 ns                ;
; N/A   ; 195.66 MHz ( period = 5.111 ns )               ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2]   ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]   ; n[1]       ; n[1]     ; None                        ; None                      ; 1.810 ns                ;
; N/A   ; 212.45 MHz ( period = 4.707 ns )               ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0]   ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0]   ; n[1]       ; n[1]     ; None                        ; None                      ; 1.406 ns                ;
; N/A   ; 212.49 MHz ( period = 4.706 ns )               ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1]   ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1]   ; n[1]       ; n[1]     ; None                        ; None                      ; 1.405 ns                ;
; N/A   ; 218.29 MHz ( period = 4.581 ns )               ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2]   ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2]   ; n[1]       ; n[1]     ; None                        ; None                      ; 1.280 ns                ;
; N/A   ; 232.61 MHz ( period = 4.299 ns )               ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]   ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]   ; n[1]       ; n[1]     ; None                        ; None                      ; 0.998 ns                ;
; N/A   ; 244.92 MHz ( period = 4.083 ns )               ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[3] ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[3] ; n[1]       ; n[1]     ; None                        ; None                      ; 2.643 ns                ;
; N/A   ; 244.92 MHz ( period = 4.083 ns )               ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[3] ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[2] ; n[1]       ; n[1]     ; None                        ; None                      ; 2.643 ns                ;
; N/A   ; 244.92 MHz ( period = 4.083 ns )               ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[3] ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[0] ; n[1]       ; n[1]     ; None                        ; None                      ; 2.643 ns                ;
; N/A   ; 244.92 MHz ( period = 4.083 ns )               ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[3] ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[1] ; n[1]       ; n[1]     ; None                        ; None                      ; 2.643 ns                ;
; N/A   ; 250.25 MHz ( period = 3.996 ns )               ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[2] ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[3] ; n[1]       ; n[1]     ; None                        ; None                      ; 2.556 ns                ;
; N/A   ; 250.25 MHz ( period = 3.996 ns )               ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[2] ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[2] ; n[1]       ; n[1]     ; None                        ; None                      ; 2.556 ns                ;
; N/A   ; 250.25 MHz ( period = 3.996 ns )               ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[2] ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[0] ; n[1]       ; n[1]     ; None                        ; None                      ; 2.556 ns                ;
; N/A   ; 250.25 MHz ( period = 3.996 ns )               ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[2] ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[1] ; n[1]       ; n[1]     ; None                        ; None                      ; 2.556 ns                ;
; N/A   ; 256.28 MHz ( period = 3.902 ns )               ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[1] ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[3] ; n[1]       ; n[1]     ; None                        ; None                      ; 2.462 ns                ;
; N/A   ; 256.28 MHz ( period = 3.902 ns )               ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[1] ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[2] ; n[1]       ; n[1]     ; None                        ; None                      ; 2.462 ns                ;
; N/A   ; 256.28 MHz ( period = 3.902 ns )               ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[1] ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[0] ; n[1]       ; n[1]     ; None                        ; None                      ; 2.462 ns                ;
; N/A   ; 256.28 MHz ( period = 3.902 ns )               ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[1] ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[1] ; n[1]       ; n[1]     ; None                        ; None                      ; 2.462 ns                ;
; N/A   ; 256.61 MHz ( period = 3.897 ns )               ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[0] ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[3] ; n[1]       ; n[1]     ; None                        ; None                      ; 2.457 ns                ;
; N/A   ; 256.61 MHz ( period = 3.897 ns )               ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[0] ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[2] ; n[1]       ; n[1]     ; None                        ; None                      ; 2.457 ns                ;
; N/A   ; 256.61 MHz ( period = 3.897 ns )               ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[0] ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[0] ; n[1]       ; n[1]     ; None                        ; None                      ; 2.457 ns                ;
; N/A   ; 256.61 MHz ( period = 3.897 ns )               ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[0] ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[1] ; n[1]       ; n[1]     ; None                        ; None                      ; 2.457 ns                ;
; N/A   ; 287.11 MHz ( period = 3.483 ns )               ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0]                ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]                ; n[1]       ; n[1]     ; None                        ; None                      ; 2.043 ns                ;
; N/A   ; 293.60 MHz ( period = 3.406 ns )               ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1]                ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]                ; n[1]       ; n[1]     ; None                        ; None                      ; 1.966 ns                ;
; N/A   ; 293.60 MHz ( period = 3.406 ns )               ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0]                ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2]                ; n[1]       ; n[1]     ; None                        ; None                      ; 1.966 ns                ;
; N/A   ; 300.39 MHz ( period = 3.329 ns )               ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1]                ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2]                ; n[1]       ; n[1]     ; None                        ; None                      ; 1.889 ns                ;
; N/A   ; 300.39 MHz ( period = 3.329 ns )               ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0]                ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1]                ; n[1]       ; n[1]     ; None                        ; None                      ; 1.889 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2]                ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]                ; n[1]       ; n[1]     ; None                        ; None                      ; 1.750 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1]                ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1]                ; n[1]       ; n[1]     ; None                        ; None                      ; 1.291 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0]                ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0]                ; n[1]       ; n[1]     ; None                        ; None                      ; 1.291 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2]                ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2]                ; n[1]       ; n[1]     ; None                        ; None                      ; 1.220 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]                ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]                ; n[1]       ; n[1]     ; None                        ; None                      ; 0.927 ns                ;
+-------+------------------------------------------------+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'm[1]'                                                                                                                                                                                                                                                                                                                                                                ;
+-------+------------------------------------------------+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                                                                                  ; To                                                                                                    ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 182.02 MHz ( period = 5.494 ns )               ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0]   ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]   ; m[1]       ; m[1]     ; None                        ; None                      ; 2.158 ns                ;
; N/A   ; 184.60 MHz ( period = 5.417 ns )               ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0]   ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2]   ; m[1]       ; m[1]     ; None                        ; None                      ; 2.081 ns                ;
; N/A   ; 184.64 MHz ( period = 5.416 ns )               ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1]   ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]   ; m[1]       ; m[1]     ; None                        ; None                      ; 2.080 ns                ;
; N/A   ; 187.27 MHz ( period = 5.340 ns )               ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0]   ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1]   ; m[1]       ; m[1]     ; None                        ; None                      ; 2.004 ns                ;
; N/A   ; 187.30 MHz ( period = 5.339 ns )               ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1]   ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2]   ; m[1]       ; m[1]     ; None                        ; None                      ; 2.003 ns                ;
; N/A   ; 194.33 MHz ( period = 5.146 ns )               ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2]   ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]   ; m[1]       ; m[1]     ; None                        ; None                      ; 1.810 ns                ;
; N/A   ; 210.88 MHz ( period = 4.742 ns )               ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0]   ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0]   ; m[1]       ; m[1]     ; None                        ; None                      ; 1.406 ns                ;
; N/A   ; 210.93 MHz ( period = 4.741 ns )               ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1]   ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1]   ; m[1]       ; m[1]     ; None                        ; None                      ; 1.405 ns                ;
; N/A   ; 216.64 MHz ( period = 4.616 ns )               ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2]   ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2]   ; m[1]       ; m[1]     ; None                        ; None                      ; 1.280 ns                ;
; N/A   ; 230.73 MHz ( period = 4.334 ns )               ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]   ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]   ; m[1]       ; m[1]     ; None                        ; None                      ; 0.998 ns                ;
; N/A   ; 242.84 MHz ( period = 4.118 ns )               ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[3] ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[3] ; m[1]       ; m[1]     ; None                        ; None                      ; 2.643 ns                ;
; N/A   ; 242.84 MHz ( period = 4.118 ns )               ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[3] ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[2] ; m[1]       ; m[1]     ; None                        ; None                      ; 2.643 ns                ;
; N/A   ; 242.84 MHz ( period = 4.118 ns )               ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[3] ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[0] ; m[1]       ; m[1]     ; None                        ; None                      ; 2.643 ns                ;
; N/A   ; 242.84 MHz ( period = 4.118 ns )               ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[3] ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[1] ; m[1]       ; m[1]     ; None                        ; None                      ; 2.643 ns                ;
; N/A   ; 248.08 MHz ( period = 4.031 ns )               ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[2] ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[3] ; m[1]       ; m[1]     ; None                        ; None                      ; 2.556 ns                ;
; N/A   ; 248.08 MHz ( period = 4.031 ns )               ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[2] ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[2] ; m[1]       ; m[1]     ; None                        ; None                      ; 2.556 ns                ;
; N/A   ; 248.08 MHz ( period = 4.031 ns )               ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[2] ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[0] ; m[1]       ; m[1]     ; None                        ; None                      ; 2.556 ns                ;
; N/A   ; 248.08 MHz ( period = 4.031 ns )               ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[2] ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[1] ; m[1]       ; m[1]     ; None                        ; None                      ; 2.556 ns                ;
; N/A   ; 254.00 MHz ( period = 3.937 ns )               ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[1] ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[3] ; m[1]       ; m[1]     ; None                        ; None                      ; 2.462 ns                ;
; N/A   ; 254.00 MHz ( period = 3.937 ns )               ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[1] ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[2] ; m[1]       ; m[1]     ; None                        ; None                      ; 2.462 ns                ;
; N/A   ; 254.00 MHz ( period = 3.937 ns )               ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[1] ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[0] ; m[1]       ; m[1]     ; None                        ; None                      ; 2.462 ns                ;
; N/A   ; 254.00 MHz ( period = 3.937 ns )               ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[1] ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[1] ; m[1]       ; m[1]     ; None                        ; None                      ; 2.462 ns                ;
; N/A   ; 254.32 MHz ( period = 3.932 ns )               ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[0] ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[3] ; m[1]       ; m[1]     ; None                        ; None                      ; 2.457 ns                ;
; N/A   ; 254.32 MHz ( period = 3.932 ns )               ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[0] ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[2] ; m[1]       ; m[1]     ; None                        ; None                      ; 2.457 ns                ;
; N/A   ; 254.32 MHz ( period = 3.932 ns )               ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[0] ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[0] ; m[1]       ; m[1]     ; None                        ; None                      ; 2.457 ns                ;
; N/A   ; 254.32 MHz ( period = 3.932 ns )               ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[0] ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[1] ; m[1]       ; m[1]     ; None                        ; None                      ; 2.457 ns                ;
; N/A   ; 284.25 MHz ( period = 3.518 ns )               ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0]                ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]                ; m[1]       ; m[1]     ; None                        ; None                      ; 2.043 ns                ;
; N/A   ; 290.61 MHz ( period = 3.441 ns )               ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1]                ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]                ; m[1]       ; m[1]     ; None                        ; None                      ; 1.966 ns                ;
; N/A   ; 290.61 MHz ( period = 3.441 ns )               ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0]                ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2]                ; m[1]       ; m[1]     ; None                        ; None                      ; 1.966 ns                ;
; N/A   ; 297.27 MHz ( period = 3.364 ns )               ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1]                ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2]                ; m[1]       ; m[1]     ; None                        ; None                      ; 1.889 ns                ;
; N/A   ; 297.27 MHz ( period = 3.364 ns )               ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0]                ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1]                ; m[1]       ; m[1]     ; None                        ; None                      ; 1.889 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2]                ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]                ; m[1]       ; m[1]     ; None                        ; None                      ; 1.750 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1]                ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1]                ; m[1]       ; m[1]     ; None                        ; None                      ; 1.291 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0]                ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0]                ; m[1]       ; m[1]     ; None                        ; None                      ; 1.291 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2]                ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2]                ; m[1]       ; m[1]     ; None                        ; None                      ; 1.220 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]                ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]                ; m[1]       ; m[1]     ; None                        ; None                      ; 0.927 ns                ;
+-------+------------------------------------------------+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'm[2]'                                                                                                                                                                                                                                                                                                                                                                ;
+-------+------------------------------------------------+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                                                                                  ; To                                                                                                    ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 182.45 MHz ( period = 5.481 ns )               ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0]   ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]   ; m[2]       ; m[2]     ; None                        ; None                      ; 2.158 ns                ;
; N/A   ; 185.05 MHz ( period = 5.404 ns )               ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0]   ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2]   ; m[2]       ; m[2]     ; None                        ; None                      ; 2.081 ns                ;
; N/A   ; 185.08 MHz ( period = 5.403 ns )               ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1]   ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]   ; m[2]       ; m[2]     ; None                        ; None                      ; 2.080 ns                ;
; N/A   ; 187.72 MHz ( period = 5.327 ns )               ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0]   ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1]   ; m[2]       ; m[2]     ; None                        ; None                      ; 2.004 ns                ;
; N/A   ; 187.76 MHz ( period = 5.326 ns )               ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1]   ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2]   ; m[2]       ; m[2]     ; None                        ; None                      ; 2.003 ns                ;
; N/A   ; 194.82 MHz ( period = 5.133 ns )               ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2]   ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]   ; m[2]       ; m[2]     ; None                        ; None                      ; 1.810 ns                ;
; N/A   ; 211.46 MHz ( period = 4.729 ns )               ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0]   ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0]   ; m[2]       ; m[2]     ; None                        ; None                      ; 1.406 ns                ;
; N/A   ; 211.51 MHz ( period = 4.728 ns )               ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1]   ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1]   ; m[2]       ; m[2]     ; None                        ; None                      ; 1.405 ns                ;
; N/A   ; 217.25 MHz ( period = 4.603 ns )               ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2]   ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2]   ; m[2]       ; m[2]     ; None                        ; None                      ; 1.280 ns                ;
; N/A   ; 231.43 MHz ( period = 4.321 ns )               ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]   ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]   ; m[2]       ; m[2]     ; None                        ; None                      ; 0.998 ns                ;
; N/A   ; 243.61 MHz ( period = 4.105 ns )               ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[3] ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[3] ; m[2]       ; m[2]     ; None                        ; None                      ; 2.643 ns                ;
; N/A   ; 243.61 MHz ( period = 4.105 ns )               ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[3] ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[2] ; m[2]       ; m[2]     ; None                        ; None                      ; 2.643 ns                ;
; N/A   ; 243.61 MHz ( period = 4.105 ns )               ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[3] ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[0] ; m[2]       ; m[2]     ; None                        ; None                      ; 2.643 ns                ;
; N/A   ; 243.61 MHz ( period = 4.105 ns )               ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[3] ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[1] ; m[2]       ; m[2]     ; None                        ; None                      ; 2.643 ns                ;
; N/A   ; 248.88 MHz ( period = 4.018 ns )               ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[2] ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[3] ; m[2]       ; m[2]     ; None                        ; None                      ; 2.556 ns                ;
; N/A   ; 248.88 MHz ( period = 4.018 ns )               ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[2] ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[2] ; m[2]       ; m[2]     ; None                        ; None                      ; 2.556 ns                ;
; N/A   ; 248.88 MHz ( period = 4.018 ns )               ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[2] ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[0] ; m[2]       ; m[2]     ; None                        ; None                      ; 2.556 ns                ;
; N/A   ; 248.88 MHz ( period = 4.018 ns )               ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[2] ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[1] ; m[2]       ; m[2]     ; None                        ; None                      ; 2.556 ns                ;
; N/A   ; 254.84 MHz ( period = 3.924 ns )               ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[1] ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[3] ; m[2]       ; m[2]     ; None                        ; None                      ; 2.462 ns                ;
; N/A   ; 254.84 MHz ( period = 3.924 ns )               ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[1] ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[2] ; m[2]       ; m[2]     ; None                        ; None                      ; 2.462 ns                ;
; N/A   ; 254.84 MHz ( period = 3.924 ns )               ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[1] ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[0] ; m[2]       ; m[2]     ; None                        ; None                      ; 2.462 ns                ;
; N/A   ; 254.84 MHz ( period = 3.924 ns )               ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[1] ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[1] ; m[2]       ; m[2]     ; None                        ; None                      ; 2.462 ns                ;
; N/A   ; 255.17 MHz ( period = 3.919 ns )               ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[0] ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[3] ; m[2]       ; m[2]     ; None                        ; None                      ; 2.457 ns                ;
; N/A   ; 255.17 MHz ( period = 3.919 ns )               ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[0] ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[2] ; m[2]       ; m[2]     ; None                        ; None                      ; 2.457 ns                ;
; N/A   ; 255.17 MHz ( period = 3.919 ns )               ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[0] ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[0] ; m[2]       ; m[2]     ; None                        ; None                      ; 2.457 ns                ;
; N/A   ; 255.17 MHz ( period = 3.919 ns )               ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[0] ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[1] ; m[2]       ; m[2]     ; None                        ; None                      ; 2.457 ns                ;
; N/A   ; 285.31 MHz ( period = 3.505 ns )               ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0]                ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]                ; m[2]       ; m[2]     ; None                        ; None                      ; 2.043 ns                ;
; N/A   ; 291.72 MHz ( period = 3.428 ns )               ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1]                ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]                ; m[2]       ; m[2]     ; None                        ; None                      ; 1.966 ns                ;
; N/A   ; 291.72 MHz ( period = 3.428 ns )               ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0]                ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2]                ; m[2]       ; m[2]     ; None                        ; None                      ; 1.966 ns                ;
; N/A   ; 298.42 MHz ( period = 3.351 ns )               ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1]                ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2]                ; m[2]       ; m[2]     ; None                        ; None                      ; 1.889 ns                ;
; N/A   ; 298.42 MHz ( period = 3.351 ns )               ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0]                ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1]                ; m[2]       ; m[2]     ; None                        ; None                      ; 1.889 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2]                ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]                ; m[2]       ; m[2]     ; None                        ; None                      ; 1.750 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1]                ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1]                ; m[2]       ; m[2]     ; None                        ; None                      ; 1.291 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0]                ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0]                ; m[2]       ; m[2]     ; None                        ; None                      ; 1.291 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2]                ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2]                ; m[2]       ; m[2]     ; None                        ; None                      ; 1.220 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]                ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]                ; m[2]       ; m[2]     ; None                        ; None                      ; 0.927 ns                ;
+-------+------------------------------------------------+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'n[2]'                                                                                                                                                                                                                                                                                                                                                                ;
+-------+------------------------------------------------+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                                                                                  ; To                                                                                                    ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 181.29 MHz ( period = 5.516 ns )               ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0]   ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]   ; n[2]       ; n[2]     ; None                        ; None                      ; 2.158 ns                ;
; N/A   ; 183.86 MHz ( period = 5.439 ns )               ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0]   ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2]   ; n[2]       ; n[2]     ; None                        ; None                      ; 2.081 ns                ;
; N/A   ; 183.89 MHz ( period = 5.438 ns )               ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1]   ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]   ; n[2]       ; n[2]     ; None                        ; None                      ; 2.080 ns                ;
; N/A   ; 186.50 MHz ( period = 5.362 ns )               ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0]   ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1]   ; n[2]       ; n[2]     ; None                        ; None                      ; 2.004 ns                ;
; N/A   ; 186.53 MHz ( period = 5.361 ns )               ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1]   ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2]   ; n[2]       ; n[2]     ; None                        ; None                      ; 2.003 ns                ;
; N/A   ; 193.50 MHz ( period = 5.168 ns )               ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2]   ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]   ; n[2]       ; n[2]     ; None                        ; None                      ; 1.810 ns                ;
; N/A   ; 209.91 MHz ( period = 4.764 ns )               ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0]   ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0]   ; n[2]       ; n[2]     ; None                        ; None                      ; 1.406 ns                ;
; N/A   ; 209.95 MHz ( period = 4.763 ns )               ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1]   ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1]   ; n[2]       ; n[2]     ; None                        ; None                      ; 1.405 ns                ;
; N/A   ; 215.61 MHz ( period = 4.638 ns )               ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2]   ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2]   ; n[2]       ; n[2]     ; None                        ; None                      ; 1.280 ns                ;
; N/A   ; 229.57 MHz ( period = 4.356 ns )               ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]   ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]   ; n[2]       ; n[2]     ; None                        ; None                      ; 0.998 ns                ;
; N/A   ; 241.55 MHz ( period = 4.140 ns )               ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[3] ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[3] ; n[2]       ; n[2]     ; None                        ; None                      ; 2.643 ns                ;
; N/A   ; 241.55 MHz ( period = 4.140 ns )               ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[3] ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[2] ; n[2]       ; n[2]     ; None                        ; None                      ; 2.643 ns                ;
; N/A   ; 241.55 MHz ( period = 4.140 ns )               ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[3] ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[0] ; n[2]       ; n[2]     ; None                        ; None                      ; 2.643 ns                ;
; N/A   ; 241.55 MHz ( period = 4.140 ns )               ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[3] ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[1] ; n[2]       ; n[2]     ; None                        ; None                      ; 2.643 ns                ;
; N/A   ; 246.73 MHz ( period = 4.053 ns )               ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[2] ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[3] ; n[2]       ; n[2]     ; None                        ; None                      ; 2.556 ns                ;
; N/A   ; 246.73 MHz ( period = 4.053 ns )               ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[2] ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[2] ; n[2]       ; n[2]     ; None                        ; None                      ; 2.556 ns                ;
; N/A   ; 246.73 MHz ( period = 4.053 ns )               ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[2] ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[0] ; n[2]       ; n[2]     ; None                        ; None                      ; 2.556 ns                ;
; N/A   ; 246.73 MHz ( period = 4.053 ns )               ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[2] ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[1] ; n[2]       ; n[2]     ; None                        ; None                      ; 2.556 ns                ;
; N/A   ; 252.59 MHz ( period = 3.959 ns )               ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[1] ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[3] ; n[2]       ; n[2]     ; None                        ; None                      ; 2.462 ns                ;
; N/A   ; 252.59 MHz ( period = 3.959 ns )               ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[1] ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[2] ; n[2]       ; n[2]     ; None                        ; None                      ; 2.462 ns                ;
; N/A   ; 252.59 MHz ( period = 3.959 ns )               ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[1] ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[0] ; n[2]       ; n[2]     ; None                        ; None                      ; 2.462 ns                ;
; N/A   ; 252.59 MHz ( period = 3.959 ns )               ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[1] ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[1] ; n[2]       ; n[2]     ; None                        ; None                      ; 2.462 ns                ;
; N/A   ; 252.91 MHz ( period = 3.954 ns )               ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[0] ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[3] ; n[2]       ; n[2]     ; None                        ; None                      ; 2.457 ns                ;
; N/A   ; 252.91 MHz ( period = 3.954 ns )               ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[0] ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[2] ; n[2]       ; n[2]     ; None                        ; None                      ; 2.457 ns                ;
; N/A   ; 252.91 MHz ( period = 3.954 ns )               ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[0] ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[0] ; n[2]       ; n[2]     ; None                        ; None                      ; 2.457 ns                ;
; N/A   ; 252.91 MHz ( period = 3.954 ns )               ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[0] ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[1] ; n[2]       ; n[2]     ; None                        ; None                      ; 2.457 ns                ;
; N/A   ; 282.49 MHz ( period = 3.540 ns )               ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0]                ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]                ; n[2]       ; n[2]     ; None                        ; None                      ; 2.043 ns                ;
; N/A   ; 288.77 MHz ( period = 3.463 ns )               ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1]                ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]                ; n[2]       ; n[2]     ; None                        ; None                      ; 1.966 ns                ;
; N/A   ; 288.77 MHz ( period = 3.463 ns )               ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0]                ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2]                ; n[2]       ; n[2]     ; None                        ; None                      ; 1.966 ns                ;
; N/A   ; 295.33 MHz ( period = 3.386 ns )               ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1]                ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2]                ; n[2]       ; n[2]     ; None                        ; None                      ; 1.889 ns                ;
; N/A   ; 295.33 MHz ( period = 3.386 ns )               ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0]                ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1]                ; n[2]       ; n[2]     ; None                        ; None                      ; 1.889 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2]                ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]                ; n[2]       ; n[2]     ; None                        ; None                      ; 1.750 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1]                ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1]                ; n[2]       ; n[2]     ; None                        ; None                      ; 1.291 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0]                ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0]                ; n[2]       ; n[2]     ; None                        ; None                      ; 1.291 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2]                ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2]                ; n[2]       ; n[2]     ; None                        ; None                      ; 1.220 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]                ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]                ; n[2]       ; n[2]     ; None                        ; None                      ; 0.927 ns                ;
+-------+------------------------------------------------+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'm[3]'                                                                                                                                                                                                                                                                                                                                                                ;
+-------+------------------------------------------------+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                                                                                  ; To                                                                                                    ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 183.99 MHz ( period = 5.435 ns )               ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0]   ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]   ; m[3]       ; m[3]     ; None                        ; None                      ; 2.158 ns                ;
; N/A   ; 186.64 MHz ( period = 5.358 ns )               ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0]   ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2]   ; m[3]       ; m[3]     ; None                        ; None                      ; 2.081 ns                ;
; N/A   ; 186.67 MHz ( period = 5.357 ns )               ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1]   ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]   ; m[3]       ; m[3]     ; None                        ; None                      ; 2.080 ns                ;
; N/A   ; 189.36 MHz ( period = 5.281 ns )               ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0]   ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1]   ; m[3]       ; m[3]     ; None                        ; None                      ; 2.004 ns                ;
; N/A   ; 189.39 MHz ( period = 5.280 ns )               ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1]   ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2]   ; m[3]       ; m[3]     ; None                        ; None                      ; 2.003 ns                ;
; N/A   ; 196.58 MHz ( period = 5.087 ns )               ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2]   ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]   ; m[3]       ; m[3]     ; None                        ; None                      ; 1.810 ns                ;
; N/A   ; 213.54 MHz ( period = 4.683 ns )               ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0]   ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0]   ; m[3]       ; m[3]     ; None                        ; None                      ; 1.406 ns                ;
; N/A   ; 213.58 MHz ( period = 4.682 ns )               ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1]   ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1]   ; m[3]       ; m[3]     ; None                        ; None                      ; 1.405 ns                ;
; N/A   ; 219.44 MHz ( period = 4.557 ns )               ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2]   ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2]   ; m[3]       ; m[3]     ; None                        ; None                      ; 1.280 ns                ;
; N/A   ; 233.92 MHz ( period = 4.275 ns )               ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]   ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]   ; m[3]       ; m[3]     ; None                        ; None                      ; 0.998 ns                ;
; N/A   ; 246.37 MHz ( period = 4.059 ns )               ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[3] ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[3] ; m[3]       ; m[3]     ; None                        ; None                      ; 2.643 ns                ;
; N/A   ; 246.37 MHz ( period = 4.059 ns )               ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[3] ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[2] ; m[3]       ; m[3]     ; None                        ; None                      ; 2.643 ns                ;
; N/A   ; 246.37 MHz ( period = 4.059 ns )               ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[3] ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[0] ; m[3]       ; m[3]     ; None                        ; None                      ; 2.643 ns                ;
; N/A   ; 246.37 MHz ( period = 4.059 ns )               ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[3] ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[1] ; m[3]       ; m[3]     ; None                        ; None                      ; 2.643 ns                ;
; N/A   ; 251.76 MHz ( period = 3.972 ns )               ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[2] ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[3] ; m[3]       ; m[3]     ; None                        ; None                      ; 2.556 ns                ;
; N/A   ; 251.76 MHz ( period = 3.972 ns )               ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[2] ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[2] ; m[3]       ; m[3]     ; None                        ; None                      ; 2.556 ns                ;
; N/A   ; 251.76 MHz ( period = 3.972 ns )               ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[2] ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[0] ; m[3]       ; m[3]     ; None                        ; None                      ; 2.556 ns                ;
; N/A   ; 251.76 MHz ( period = 3.972 ns )               ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[2] ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[1] ; m[3]       ; m[3]     ; None                        ; None                      ; 2.556 ns                ;
; N/A   ; 257.86 MHz ( period = 3.878 ns )               ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[1] ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[3] ; m[3]       ; m[3]     ; None                        ; None                      ; 2.462 ns                ;
; N/A   ; 257.86 MHz ( period = 3.878 ns )               ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[1] ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[2] ; m[3]       ; m[3]     ; None                        ; None                      ; 2.462 ns                ;
; N/A   ; 257.86 MHz ( period = 3.878 ns )               ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[1] ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[0] ; m[3]       ; m[3]     ; None                        ; None                      ; 2.462 ns                ;
; N/A   ; 257.86 MHz ( period = 3.878 ns )               ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[1] ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[1] ; m[3]       ; m[3]     ; None                        ; None                      ; 2.462 ns                ;
; N/A   ; 258.20 MHz ( period = 3.873 ns )               ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[0] ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[3] ; m[3]       ; m[3]     ; None                        ; None                      ; 2.457 ns                ;
; N/A   ; 258.20 MHz ( period = 3.873 ns )               ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[0] ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[2] ; m[3]       ; m[3]     ; None                        ; None                      ; 2.457 ns                ;
; N/A   ; 258.20 MHz ( period = 3.873 ns )               ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[0] ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[0] ; m[3]       ; m[3]     ; None                        ; None                      ; 2.457 ns                ;
; N/A   ; 258.20 MHz ( period = 3.873 ns )               ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[0] ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[1] ; m[3]       ; m[3]     ; None                        ; None                      ; 2.457 ns                ;
; N/A   ; 289.10 MHz ( period = 3.459 ns )               ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0]                ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]                ; m[3]       ; m[3]     ; None                        ; None                      ; 2.043 ns                ;
; N/A   ; 295.68 MHz ( period = 3.382 ns )               ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1]                ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]                ; m[3]       ; m[3]     ; None                        ; None                      ; 1.966 ns                ;
; N/A   ; 295.68 MHz ( period = 3.382 ns )               ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0]                ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2]                ; m[3]       ; m[3]     ; None                        ; None                      ; 1.966 ns                ;
; N/A   ; 302.57 MHz ( period = 3.305 ns )               ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1]                ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2]                ; m[3]       ; m[3]     ; None                        ; None                      ; 1.889 ns                ;
; N/A   ; 302.57 MHz ( period = 3.305 ns )               ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0]                ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1]                ; m[3]       ; m[3]     ; None                        ; None                      ; 1.889 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2]                ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]                ; m[3]       ; m[3]     ; None                        ; None                      ; 1.750 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1]                ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1]                ; m[3]       ; m[3]     ; None                        ; None                      ; 1.291 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0]                ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0]                ; m[3]       ; m[3]     ; None                        ; None                      ; 1.291 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2]                ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2]                ; m[3]       ; m[3]     ; None                        ; None                      ; 1.220 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]                ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]                ; m[3]       ; m[3]     ; None                        ; None                      ; 0.927 ns                ;
+-------+------------------------------------------------+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'n[3]'                                                                                                                                                                                                                                                                                                                                                                ;
+-------+------------------------------------------------+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                                                                                  ; To                                                                                                    ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 183.99 MHz ( period = 5.435 ns )               ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0]   ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]   ; n[3]       ; n[3]     ; None                        ; None                      ; 2.158 ns                ;
; N/A   ; 186.64 MHz ( period = 5.358 ns )               ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0]   ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2]   ; n[3]       ; n[3]     ; None                        ; None                      ; 2.081 ns                ;
; N/A   ; 186.67 MHz ( period = 5.357 ns )               ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1]   ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]   ; n[3]       ; n[3]     ; None                        ; None                      ; 2.080 ns                ;
; N/A   ; 189.36 MHz ( period = 5.281 ns )               ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0]   ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1]   ; n[3]       ; n[3]     ; None                        ; None                      ; 2.004 ns                ;
; N/A   ; 189.39 MHz ( period = 5.280 ns )               ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1]   ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2]   ; n[3]       ; n[3]     ; None                        ; None                      ; 2.003 ns                ;
; N/A   ; 196.58 MHz ( period = 5.087 ns )               ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2]   ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]   ; n[3]       ; n[3]     ; None                        ; None                      ; 1.810 ns                ;
; N/A   ; 213.54 MHz ( period = 4.683 ns )               ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0]   ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0]   ; n[3]       ; n[3]     ; None                        ; None                      ; 1.406 ns                ;
; N/A   ; 213.58 MHz ( period = 4.682 ns )               ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1]   ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1]   ; n[3]       ; n[3]     ; None                        ; None                      ; 1.405 ns                ;
; N/A   ; 219.44 MHz ( period = 4.557 ns )               ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2]   ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2]   ; n[3]       ; n[3]     ; None                        ; None                      ; 1.280 ns                ;
; N/A   ; 233.92 MHz ( period = 4.275 ns )               ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]   ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]   ; n[3]       ; n[3]     ; None                        ; None                      ; 0.998 ns                ;
; N/A   ; 246.37 MHz ( period = 4.059 ns )               ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[3] ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[3] ; n[3]       ; n[3]     ; None                        ; None                      ; 2.643 ns                ;
; N/A   ; 246.37 MHz ( period = 4.059 ns )               ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[3] ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[2] ; n[3]       ; n[3]     ; None                        ; None                      ; 2.643 ns                ;
; N/A   ; 246.37 MHz ( period = 4.059 ns )               ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[3] ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[0] ; n[3]       ; n[3]     ; None                        ; None                      ; 2.643 ns                ;
; N/A   ; 246.37 MHz ( period = 4.059 ns )               ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[3] ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[1] ; n[3]       ; n[3]     ; None                        ; None                      ; 2.643 ns                ;
; N/A   ; 251.76 MHz ( period = 3.972 ns )               ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[2] ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[3] ; n[3]       ; n[3]     ; None                        ; None                      ; 2.556 ns                ;
; N/A   ; 251.76 MHz ( period = 3.972 ns )               ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[2] ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[2] ; n[3]       ; n[3]     ; None                        ; None                      ; 2.556 ns                ;
; N/A   ; 251.76 MHz ( period = 3.972 ns )               ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[2] ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[0] ; n[3]       ; n[3]     ; None                        ; None                      ; 2.556 ns                ;
; N/A   ; 251.76 MHz ( period = 3.972 ns )               ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[2] ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[1] ; n[3]       ; n[3]     ; None                        ; None                      ; 2.556 ns                ;
; N/A   ; 257.86 MHz ( period = 3.878 ns )               ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[1] ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[3] ; n[3]       ; n[3]     ; None                        ; None                      ; 2.462 ns                ;
; N/A   ; 257.86 MHz ( period = 3.878 ns )               ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[1] ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[2] ; n[3]       ; n[3]     ; None                        ; None                      ; 2.462 ns                ;
; N/A   ; 257.86 MHz ( period = 3.878 ns )               ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[1] ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[0] ; n[3]       ; n[3]     ; None                        ; None                      ; 2.462 ns                ;
; N/A   ; 257.86 MHz ( period = 3.878 ns )               ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[1] ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[1] ; n[3]       ; n[3]     ; None                        ; None                      ; 2.462 ns                ;
; N/A   ; 258.20 MHz ( period = 3.873 ns )               ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[0] ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[3] ; n[3]       ; n[3]     ; None                        ; None                      ; 2.457 ns                ;
; N/A   ; 258.20 MHz ( period = 3.873 ns )               ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[0] ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[2] ; n[3]       ; n[3]     ; None                        ; None                      ; 2.457 ns                ;
; N/A   ; 258.20 MHz ( period = 3.873 ns )               ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[0] ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[0] ; n[3]       ; n[3]     ; None                        ; None                      ; 2.457 ns                ;
; N/A   ; 258.20 MHz ( period = 3.873 ns )               ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[0] ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[1] ; n[3]       ; n[3]     ; None                        ; None                      ; 2.457 ns                ;
; N/A   ; 289.10 MHz ( period = 3.459 ns )               ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0]                ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]                ; n[3]       ; n[3]     ; None                        ; None                      ; 2.043 ns                ;
; N/A   ; 295.68 MHz ( period = 3.382 ns )               ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1]                ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]                ; n[3]       ; n[3]     ; None                        ; None                      ; 1.966 ns                ;
; N/A   ; 295.68 MHz ( period = 3.382 ns )               ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0]                ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2]                ; n[3]       ; n[3]     ; None                        ; None                      ; 1.966 ns                ;
; N/A   ; 302.57 MHz ( period = 3.305 ns )               ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1]                ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2]                ; n[3]       ; n[3]     ; None                        ; None                      ; 1.889 ns                ;
; N/A   ; 302.57 MHz ( period = 3.305 ns )               ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0]                ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1]                ; n[3]       ; n[3]     ; None                        ; None                      ; 1.889 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2]                ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]                ; n[3]       ; n[3]     ; None                        ; None                      ; 1.750 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1]                ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1]                ; n[3]       ; n[3]     ; None                        ; None                      ; 1.291 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0]                ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0]                ; n[3]       ; n[3]     ; None                        ; None                      ; 1.291 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2]                ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2]                ; n[3]       ; n[3]     ; None                        ; None                      ; 1.220 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]                ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]                ; n[3]       ; n[3]     ; None                        ; None                      ; 0.927 ns                ;
+-------+------------------------------------------------+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'm[4]'                                                                                                                                                                                                                                                                                                                                                                ;
+-------+------------------------------------------------+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                                                                                  ; To                                                                                                    ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 182.02 MHz ( period = 5.494 ns )               ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0]   ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]   ; m[4]       ; m[4]     ; None                        ; None                      ; 2.158 ns                ;
; N/A   ; 184.60 MHz ( period = 5.417 ns )               ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0]   ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2]   ; m[4]       ; m[4]     ; None                        ; None                      ; 2.081 ns                ;
; N/A   ; 184.64 MHz ( period = 5.416 ns )               ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1]   ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]   ; m[4]       ; m[4]     ; None                        ; None                      ; 2.080 ns                ;
; N/A   ; 187.27 MHz ( period = 5.340 ns )               ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0]   ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1]   ; m[4]       ; m[4]     ; None                        ; None                      ; 2.004 ns                ;
; N/A   ; 187.30 MHz ( period = 5.339 ns )               ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1]   ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2]   ; m[4]       ; m[4]     ; None                        ; None                      ; 2.003 ns                ;
; N/A   ; 194.33 MHz ( period = 5.146 ns )               ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2]   ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]   ; m[4]       ; m[4]     ; None                        ; None                      ; 1.810 ns                ;
; N/A   ; 210.88 MHz ( period = 4.742 ns )               ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0]   ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0]   ; m[4]       ; m[4]     ; None                        ; None                      ; 1.406 ns                ;
; N/A   ; 210.93 MHz ( period = 4.741 ns )               ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1]   ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1]   ; m[4]       ; m[4]     ; None                        ; None                      ; 1.405 ns                ;
; N/A   ; 216.64 MHz ( period = 4.616 ns )               ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2]   ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2]   ; m[4]       ; m[4]     ; None                        ; None                      ; 1.280 ns                ;
; N/A   ; 230.73 MHz ( period = 4.334 ns )               ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]   ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]   ; m[4]       ; m[4]     ; None                        ; None                      ; 0.998 ns                ;
; N/A   ; 242.84 MHz ( period = 4.118 ns )               ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[3] ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[3] ; m[4]       ; m[4]     ; None                        ; None                      ; 2.643 ns                ;
; N/A   ; 242.84 MHz ( period = 4.118 ns )               ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[3] ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[2] ; m[4]       ; m[4]     ; None                        ; None                      ; 2.643 ns                ;
; N/A   ; 242.84 MHz ( period = 4.118 ns )               ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[3] ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[0] ; m[4]       ; m[4]     ; None                        ; None                      ; 2.643 ns                ;
; N/A   ; 242.84 MHz ( period = 4.118 ns )               ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[3] ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[1] ; m[4]       ; m[4]     ; None                        ; None                      ; 2.643 ns                ;
; N/A   ; 248.08 MHz ( period = 4.031 ns )               ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[2] ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[3] ; m[4]       ; m[4]     ; None                        ; None                      ; 2.556 ns                ;
; N/A   ; 248.08 MHz ( period = 4.031 ns )               ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[2] ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[2] ; m[4]       ; m[4]     ; None                        ; None                      ; 2.556 ns                ;
; N/A   ; 248.08 MHz ( period = 4.031 ns )               ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[2] ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[0] ; m[4]       ; m[4]     ; None                        ; None                      ; 2.556 ns                ;
; N/A   ; 248.08 MHz ( period = 4.031 ns )               ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[2] ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[1] ; m[4]       ; m[4]     ; None                        ; None                      ; 2.556 ns                ;
; N/A   ; 254.00 MHz ( period = 3.937 ns )               ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[1] ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[3] ; m[4]       ; m[4]     ; None                        ; None                      ; 2.462 ns                ;
; N/A   ; 254.00 MHz ( period = 3.937 ns )               ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[1] ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[2] ; m[4]       ; m[4]     ; None                        ; None                      ; 2.462 ns                ;
; N/A   ; 254.00 MHz ( period = 3.937 ns )               ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[1] ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[0] ; m[4]       ; m[4]     ; None                        ; None                      ; 2.462 ns                ;
; N/A   ; 254.00 MHz ( period = 3.937 ns )               ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[1] ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[1] ; m[4]       ; m[4]     ; None                        ; None                      ; 2.462 ns                ;
; N/A   ; 254.32 MHz ( period = 3.932 ns )               ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[0] ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[3] ; m[4]       ; m[4]     ; None                        ; None                      ; 2.457 ns                ;
; N/A   ; 254.32 MHz ( period = 3.932 ns )               ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[0] ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[2] ; m[4]       ; m[4]     ; None                        ; None                      ; 2.457 ns                ;
; N/A   ; 254.32 MHz ( period = 3.932 ns )               ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[0] ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[0] ; m[4]       ; m[4]     ; None                        ; None                      ; 2.457 ns                ;
; N/A   ; 254.32 MHz ( period = 3.932 ns )               ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[0] ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[1] ; m[4]       ; m[4]     ; None                        ; None                      ; 2.457 ns                ;
; N/A   ; 284.25 MHz ( period = 3.518 ns )               ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0]                ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]                ; m[4]       ; m[4]     ; None                        ; None                      ; 2.043 ns                ;
; N/A   ; 290.61 MHz ( period = 3.441 ns )               ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1]                ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]                ; m[4]       ; m[4]     ; None                        ; None                      ; 1.966 ns                ;
; N/A   ; 290.61 MHz ( period = 3.441 ns )               ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0]                ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2]                ; m[4]       ; m[4]     ; None                        ; None                      ; 1.966 ns                ;
; N/A   ; 297.27 MHz ( period = 3.364 ns )               ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1]                ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2]                ; m[4]       ; m[4]     ; None                        ; None                      ; 1.889 ns                ;
; N/A   ; 297.27 MHz ( period = 3.364 ns )               ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0]                ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1]                ; m[4]       ; m[4]     ; None                        ; None                      ; 1.889 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2]                ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]                ; m[4]       ; m[4]     ; None                        ; None                      ; 1.750 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1]                ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1]                ; m[4]       ; m[4]     ; None                        ; None                      ; 1.291 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0]                ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0]                ; m[4]       ; m[4]     ; None                        ; None                      ; 1.291 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2]                ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2]                ; m[4]       ; m[4]     ; None                        ; None                      ; 1.220 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]                ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]                ; m[4]       ; m[4]     ; None                        ; None                      ; 0.927 ns                ;
+-------+------------------------------------------------+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'n[4]'                                                                                                                                                                                                                                                                                                                                                                ;
+-------+------------------------------------------------+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                                                                                  ; To                                                                                                    ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 183.08 MHz ( period = 5.462 ns )               ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0]   ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]   ; n[4]       ; n[4]     ; None                        ; None                      ; 2.158 ns                ;
; N/A   ; 185.70 MHz ( period = 5.385 ns )               ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0]   ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2]   ; n[4]       ; n[4]     ; None                        ; None                      ; 2.081 ns                ;
; N/A   ; 185.74 MHz ( period = 5.384 ns )               ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1]   ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]   ; n[4]       ; n[4]     ; None                        ; None                      ; 2.080 ns                ;
; N/A   ; 188.39 MHz ( period = 5.308 ns )               ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0]   ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1]   ; n[4]       ; n[4]     ; None                        ; None                      ; 2.004 ns                ;
; N/A   ; 188.43 MHz ( period = 5.307 ns )               ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1]   ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2]   ; n[4]       ; n[4]     ; None                        ; None                      ; 2.003 ns                ;
; N/A   ; 195.54 MHz ( period = 5.114 ns )               ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2]   ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]   ; n[4]       ; n[4]     ; None                        ; None                      ; 1.810 ns                ;
; N/A   ; 212.31 MHz ( period = 4.710 ns )               ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0]   ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0]   ; n[4]       ; n[4]     ; None                        ; None                      ; 1.406 ns                ;
; N/A   ; 212.36 MHz ( period = 4.709 ns )               ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1]   ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1]   ; n[4]       ; n[4]     ; None                        ; None                      ; 1.405 ns                ;
; N/A   ; 218.15 MHz ( period = 4.584 ns )               ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2]   ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2]   ; n[4]       ; n[4]     ; None                        ; None                      ; 1.280 ns                ;
; N/A   ; 232.45 MHz ( period = 4.302 ns )               ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]   ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]   ; n[4]       ; n[4]     ; None                        ; None                      ; 0.998 ns                ;
; N/A   ; 244.74 MHz ( period = 4.086 ns )               ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[3] ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[3] ; n[4]       ; n[4]     ; None                        ; None                      ; 2.643 ns                ;
; N/A   ; 244.74 MHz ( period = 4.086 ns )               ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[3] ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[2] ; n[4]       ; n[4]     ; None                        ; None                      ; 2.643 ns                ;
; N/A   ; 244.74 MHz ( period = 4.086 ns )               ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[3] ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[0] ; n[4]       ; n[4]     ; None                        ; None                      ; 2.643 ns                ;
; N/A   ; 244.74 MHz ( period = 4.086 ns )               ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[3] ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[1] ; n[4]       ; n[4]     ; None                        ; None                      ; 2.643 ns                ;
; N/A   ; 250.06 MHz ( period = 3.999 ns )               ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[2] ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[3] ; n[4]       ; n[4]     ; None                        ; None                      ; 2.556 ns                ;
; N/A   ; 250.06 MHz ( period = 3.999 ns )               ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[2] ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[2] ; n[4]       ; n[4]     ; None                        ; None                      ; 2.556 ns                ;
; N/A   ; 250.06 MHz ( period = 3.999 ns )               ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[2] ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[0] ; n[4]       ; n[4]     ; None                        ; None                      ; 2.556 ns                ;
; N/A   ; 250.06 MHz ( period = 3.999 ns )               ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[2] ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[1] ; n[4]       ; n[4]     ; None                        ; None                      ; 2.556 ns                ;
; N/A   ; 256.08 MHz ( period = 3.905 ns )               ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[1] ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[3] ; n[4]       ; n[4]     ; None                        ; None                      ; 2.462 ns                ;
; N/A   ; 256.08 MHz ( period = 3.905 ns )               ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[1] ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[2] ; n[4]       ; n[4]     ; None                        ; None                      ; 2.462 ns                ;
; N/A   ; 256.08 MHz ( period = 3.905 ns )               ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[1] ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[0] ; n[4]       ; n[4]     ; None                        ; None                      ; 2.462 ns                ;
; N/A   ; 256.08 MHz ( period = 3.905 ns )               ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[1] ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[1] ; n[4]       ; n[4]     ; None                        ; None                      ; 2.462 ns                ;
; N/A   ; 256.41 MHz ( period = 3.900 ns )               ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[0] ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[3] ; n[4]       ; n[4]     ; None                        ; None                      ; 2.457 ns                ;
; N/A   ; 256.41 MHz ( period = 3.900 ns )               ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[0] ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[2] ; n[4]       ; n[4]     ; None                        ; None                      ; 2.457 ns                ;
; N/A   ; 256.41 MHz ( period = 3.900 ns )               ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[0] ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[0] ; n[4]       ; n[4]     ; None                        ; None                      ; 2.457 ns                ;
; N/A   ; 256.41 MHz ( period = 3.900 ns )               ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[0] ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[1] ; n[4]       ; n[4]     ; None                        ; None                      ; 2.457 ns                ;
; N/A   ; 286.86 MHz ( period = 3.486 ns )               ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0]                ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]                ; n[4]       ; n[4]     ; None                        ; None                      ; 2.043 ns                ;
; N/A   ; 293.34 MHz ( period = 3.409 ns )               ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1]                ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]                ; n[4]       ; n[4]     ; None                        ; None                      ; 1.966 ns                ;
; N/A   ; 293.34 MHz ( period = 3.409 ns )               ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0]                ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2]                ; n[4]       ; n[4]     ; None                        ; None                      ; 1.966 ns                ;
; N/A   ; 300.12 MHz ( period = 3.332 ns )               ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1]                ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2]                ; n[4]       ; n[4]     ; None                        ; None                      ; 1.889 ns                ;
; N/A   ; 300.12 MHz ( period = 3.332 ns )               ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0]                ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1]                ; n[4]       ; n[4]     ; None                        ; None                      ; 1.889 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2]                ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]                ; n[4]       ; n[4]     ; None                        ; None                      ; 1.750 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1]                ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1]                ; n[4]       ; n[4]     ; None                        ; None                      ; 1.291 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0]                ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0]                ; n[4]       ; n[4]     ; None                        ; None                      ; 1.291 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2]                ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2]                ; n[4]       ; n[4]     ; None                        ; None                      ; 1.220 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]                ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]                ; n[4]       ; n[4]     ; None                        ; None                      ; 0.927 ns                ;
+-------+------------------------------------------------+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'n[5]'                                                                                                                                                                                                                                                                                                                                                                ;
+-------+------------------------------------------------+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                                                                                  ; To                                                                                                    ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 189.86 MHz ( period = 5.267 ns )               ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0]   ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]   ; n[5]       ; n[5]     ; None                        ; None                      ; 2.158 ns                ;
; N/A   ; 192.68 MHz ( period = 5.190 ns )               ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0]   ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2]   ; n[5]       ; n[5]     ; None                        ; None                      ; 2.081 ns                ;
; N/A   ; 192.72 MHz ( period = 5.189 ns )               ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1]   ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]   ; n[5]       ; n[5]     ; None                        ; None                      ; 2.080 ns                ;
; N/A   ; 195.58 MHz ( period = 5.113 ns )               ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0]   ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1]   ; n[5]       ; n[5]     ; None                        ; None                      ; 2.004 ns                ;
; N/A   ; 195.62 MHz ( period = 5.112 ns )               ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1]   ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2]   ; n[5]       ; n[5]     ; None                        ; None                      ; 2.003 ns                ;
; N/A   ; 203.29 MHz ( period = 4.919 ns )               ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2]   ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]   ; n[5]       ; n[5]     ; None                        ; None                      ; 1.810 ns                ;
; N/A   ; 221.48 MHz ( period = 4.515 ns )               ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0]   ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0]   ; n[5]       ; n[5]     ; None                        ; None                      ; 1.406 ns                ;
; N/A   ; 221.53 MHz ( period = 4.514 ns )               ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1]   ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1]   ; n[5]       ; n[5]     ; None                        ; None                      ; 1.405 ns                ;
; N/A   ; 227.84 MHz ( period = 4.389 ns )               ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2]   ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2]   ; n[5]       ; n[5]     ; None                        ; None                      ; 1.280 ns                ;
; N/A   ; 243.49 MHz ( period = 4.107 ns )               ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]   ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]   ; n[5]       ; n[5]     ; None                        ; None                      ; 0.998 ns                ;
; N/A   ; 257.00 MHz ( period = 3.891 ns )               ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[3] ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[3] ; n[5]       ; n[5]     ; None                        ; None                      ; 2.643 ns                ;
; N/A   ; 257.00 MHz ( period = 3.891 ns )               ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[3] ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[2] ; n[5]       ; n[5]     ; None                        ; None                      ; 2.643 ns                ;
; N/A   ; 257.00 MHz ( period = 3.891 ns )               ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[3] ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[0] ; n[5]       ; n[5]     ; None                        ; None                      ; 2.643 ns                ;
; N/A   ; 257.00 MHz ( period = 3.891 ns )               ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[3] ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[1] ; n[5]       ; n[5]     ; None                        ; None                      ; 2.643 ns                ;
; N/A   ; 262.88 MHz ( period = 3.804 ns )               ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[2] ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[3] ; n[5]       ; n[5]     ; None                        ; None                      ; 2.556 ns                ;
; N/A   ; 262.88 MHz ( period = 3.804 ns )               ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[2] ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[2] ; n[5]       ; n[5]     ; None                        ; None                      ; 2.556 ns                ;
; N/A   ; 262.88 MHz ( period = 3.804 ns )               ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[2] ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[0] ; n[5]       ; n[5]     ; None                        ; None                      ; 2.556 ns                ;
; N/A   ; 262.88 MHz ( period = 3.804 ns )               ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[2] ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[1] ; n[5]       ; n[5]     ; None                        ; None                      ; 2.556 ns                ;
; N/A   ; 269.54 MHz ( period = 3.710 ns )               ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[1] ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[3] ; n[5]       ; n[5]     ; None                        ; None                      ; 2.462 ns                ;
; N/A   ; 269.54 MHz ( period = 3.710 ns )               ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[1] ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[2] ; n[5]       ; n[5]     ; None                        ; None                      ; 2.462 ns                ;
; N/A   ; 269.54 MHz ( period = 3.710 ns )               ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[1] ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[0] ; n[5]       ; n[5]     ; None                        ; None                      ; 2.462 ns                ;
; N/A   ; 269.54 MHz ( period = 3.710 ns )               ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[1] ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[1] ; n[5]       ; n[5]     ; None                        ; None                      ; 2.462 ns                ;
; N/A   ; 269.91 MHz ( period = 3.705 ns )               ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[0] ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[3] ; n[5]       ; n[5]     ; None                        ; None                      ; 2.457 ns                ;
; N/A   ; 269.91 MHz ( period = 3.705 ns )               ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[0] ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[2] ; n[5]       ; n[5]     ; None                        ; None                      ; 2.457 ns                ;
; N/A   ; 269.91 MHz ( period = 3.705 ns )               ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[0] ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[0] ; n[5]       ; n[5]     ; None                        ; None                      ; 2.457 ns                ;
; N/A   ; 269.91 MHz ( period = 3.705 ns )               ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[0] ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[1] ; n[5]       ; n[5]     ; None                        ; None                      ; 2.457 ns                ;
; N/A   ; 303.86 MHz ( period = 3.291 ns )               ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0]                ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]                ; n[5]       ; n[5]     ; None                        ; None                      ; 2.043 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1]                ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]                ; n[5]       ; n[5]     ; None                        ; None                      ; 1.966 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0]                ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2]                ; n[5]       ; n[5]     ; None                        ; None                      ; 1.966 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1]                ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2]                ; n[5]       ; n[5]     ; None                        ; None                      ; 1.889 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0]                ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1]                ; n[5]       ; n[5]     ; None                        ; None                      ; 1.889 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2]                ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]                ; n[5]       ; n[5]     ; None                        ; None                      ; 1.750 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1]                ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1]                ; n[5]       ; n[5]     ; None                        ; None                      ; 1.291 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0]                ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0]                ; n[5]       ; n[5]     ; None                        ; None                      ; 1.291 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2]                ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2]                ; n[5]       ; n[5]     ; None                        ; None                      ; 1.220 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]                ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]                ; n[5]       ; n[5]     ; None                        ; None                      ; 0.927 ns                ;
+-------+------------------------------------------------+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'm[5]'                                                                                                                                                                                                                                                                                                                                                                ;
+-------+------------------------------------------------+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                                                                                  ; To                                                                                                    ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 189.86 MHz ( period = 5.267 ns )               ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0]   ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]   ; m[5]       ; m[5]     ; None                        ; None                      ; 2.158 ns                ;
; N/A   ; 192.68 MHz ( period = 5.190 ns )               ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0]   ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2]   ; m[5]       ; m[5]     ; None                        ; None                      ; 2.081 ns                ;
; N/A   ; 192.72 MHz ( period = 5.189 ns )               ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1]   ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]   ; m[5]       ; m[5]     ; None                        ; None                      ; 2.080 ns                ;
; N/A   ; 195.58 MHz ( period = 5.113 ns )               ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0]   ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1]   ; m[5]       ; m[5]     ; None                        ; None                      ; 2.004 ns                ;
; N/A   ; 195.62 MHz ( period = 5.112 ns )               ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1]   ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2]   ; m[5]       ; m[5]     ; None                        ; None                      ; 2.003 ns                ;
; N/A   ; 203.29 MHz ( period = 4.919 ns )               ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2]   ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]   ; m[5]       ; m[5]     ; None                        ; None                      ; 1.810 ns                ;
; N/A   ; 221.48 MHz ( period = 4.515 ns )               ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0]   ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0]   ; m[5]       ; m[5]     ; None                        ; None                      ; 1.406 ns                ;
; N/A   ; 221.53 MHz ( period = 4.514 ns )               ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1]   ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1]   ; m[5]       ; m[5]     ; None                        ; None                      ; 1.405 ns                ;
; N/A   ; 227.84 MHz ( period = 4.389 ns )               ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2]   ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2]   ; m[5]       ; m[5]     ; None                        ; None                      ; 1.280 ns                ;
; N/A   ; 243.49 MHz ( period = 4.107 ns )               ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]   ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]   ; m[5]       ; m[5]     ; None                        ; None                      ; 0.998 ns                ;
; N/A   ; 257.00 MHz ( period = 3.891 ns )               ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[3] ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[3] ; m[5]       ; m[5]     ; None                        ; None                      ; 2.643 ns                ;
; N/A   ; 257.00 MHz ( period = 3.891 ns )               ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[3] ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[2] ; m[5]       ; m[5]     ; None                        ; None                      ; 2.643 ns                ;
; N/A   ; 257.00 MHz ( period = 3.891 ns )               ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[3] ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[0] ; m[5]       ; m[5]     ; None                        ; None                      ; 2.643 ns                ;
; N/A   ; 257.00 MHz ( period = 3.891 ns )               ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[3] ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[1] ; m[5]       ; m[5]     ; None                        ; None                      ; 2.643 ns                ;
; N/A   ; 262.88 MHz ( period = 3.804 ns )               ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[2] ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[3] ; m[5]       ; m[5]     ; None                        ; None                      ; 2.556 ns                ;
; N/A   ; 262.88 MHz ( period = 3.804 ns )               ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[2] ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[2] ; m[5]       ; m[5]     ; None                        ; None                      ; 2.556 ns                ;
; N/A   ; 262.88 MHz ( period = 3.804 ns )               ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[2] ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[0] ; m[5]       ; m[5]     ; None                        ; None                      ; 2.556 ns                ;
; N/A   ; 262.88 MHz ( period = 3.804 ns )               ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[2] ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[1] ; m[5]       ; m[5]     ; None                        ; None                      ; 2.556 ns                ;
; N/A   ; 269.54 MHz ( period = 3.710 ns )               ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[1] ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[3] ; m[5]       ; m[5]     ; None                        ; None                      ; 2.462 ns                ;
; N/A   ; 269.54 MHz ( period = 3.710 ns )               ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[1] ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[2] ; m[5]       ; m[5]     ; None                        ; None                      ; 2.462 ns                ;
; N/A   ; 269.54 MHz ( period = 3.710 ns )               ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[1] ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[0] ; m[5]       ; m[5]     ; None                        ; None                      ; 2.462 ns                ;
; N/A   ; 269.54 MHz ( period = 3.710 ns )               ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[1] ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[1] ; m[5]       ; m[5]     ; None                        ; None                      ; 2.462 ns                ;
; N/A   ; 269.91 MHz ( period = 3.705 ns )               ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[0] ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[3] ; m[5]       ; m[5]     ; None                        ; None                      ; 2.457 ns                ;
; N/A   ; 269.91 MHz ( period = 3.705 ns )               ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[0] ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[2] ; m[5]       ; m[5]     ; None                        ; None                      ; 2.457 ns                ;
; N/A   ; 269.91 MHz ( period = 3.705 ns )               ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[0] ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[0] ; m[5]       ; m[5]     ; None                        ; None                      ; 2.457 ns                ;
; N/A   ; 269.91 MHz ( period = 3.705 ns )               ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[0] ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[1] ; m[5]       ; m[5]     ; None                        ; None                      ; 2.457 ns                ;
; N/A   ; 303.86 MHz ( period = 3.291 ns )               ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0]                ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]                ; m[5]       ; m[5]     ; None                        ; None                      ; 2.043 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1]                ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]                ; m[5]       ; m[5]     ; None                        ; None                      ; 1.966 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0]                ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2]                ; m[5]       ; m[5]     ; None                        ; None                      ; 1.966 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1]                ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2]                ; m[5]       ; m[5]     ; None                        ; None                      ; 1.889 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0]                ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1]                ; m[5]       ; m[5]     ; None                        ; None                      ; 1.889 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2]                ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]                ; m[5]       ; m[5]     ; None                        ; None                      ; 1.750 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1]                ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1]                ; m[5]       ; m[5]     ; None                        ; None                      ; 1.291 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0]                ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0]                ; m[5]       ; m[5]     ; None                        ; None                      ; 1.291 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2]                ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2]                ; m[5]       ; m[5]     ; None                        ; None                      ; 1.220 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]                ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]                ; m[5]       ; m[5]     ; None                        ; None                      ; 0.927 ns                ;
+-------+------------------------------------------------+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'n[6]'                                                                                                                                                                                                                                                                                                                                                                ;
+-------+------------------------------------------------+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                                                                                  ; To                                                                                                    ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 207.38 MHz ( period = 4.822 ns )               ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0]   ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]   ; n[6]       ; n[6]     ; None                        ; None                      ; 2.158 ns                ;
; N/A   ; 210.75 MHz ( period = 4.745 ns )               ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0]   ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2]   ; n[6]       ; n[6]     ; None                        ; None                      ; 2.081 ns                ;
; N/A   ; 210.79 MHz ( period = 4.744 ns )               ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1]   ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]   ; n[6]       ; n[6]     ; None                        ; None                      ; 2.080 ns                ;
; N/A   ; 214.22 MHz ( period = 4.668 ns )               ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0]   ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1]   ; n[6]       ; n[6]     ; None                        ; None                      ; 2.004 ns                ;
; N/A   ; 214.27 MHz ( period = 4.667 ns )               ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1]   ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2]   ; n[6]       ; n[6]     ; None                        ; None                      ; 2.003 ns                ;
; N/A   ; 223.51 MHz ( period = 4.474 ns )               ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2]   ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]   ; n[6]       ; n[6]     ; None                        ; None                      ; 1.810 ns                ;
; N/A   ; 245.70 MHz ( period = 4.070 ns )               ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0]   ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0]   ; n[6]       ; n[6]     ; None                        ; None                      ; 1.406 ns                ;
; N/A   ; 245.76 MHz ( period = 4.069 ns )               ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1]   ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1]   ; n[6]       ; n[6]     ; None                        ; None                      ; 1.405 ns                ;
; N/A   ; 253.55 MHz ( period = 3.944 ns )               ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2]   ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2]   ; n[6]       ; n[6]     ; None                        ; None                      ; 1.280 ns                ;
; N/A   ; 273.07 MHz ( period = 3.662 ns )               ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]   ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]   ; n[6]       ; n[6]     ; None                        ; None                      ; 0.998 ns                ;
; N/A   ; 290.19 MHz ( period = 3.446 ns )               ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[3] ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[3] ; n[6]       ; n[6]     ; None                        ; None                      ; 2.643 ns                ;
; N/A   ; 290.19 MHz ( period = 3.446 ns )               ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[3] ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[2] ; n[6]       ; n[6]     ; None                        ; None                      ; 2.643 ns                ;
; N/A   ; 290.19 MHz ( period = 3.446 ns )               ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[3] ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[0] ; n[6]       ; n[6]     ; None                        ; None                      ; 2.643 ns                ;
; N/A   ; 290.19 MHz ( period = 3.446 ns )               ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[3] ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[1] ; n[6]       ; n[6]     ; None                        ; None                      ; 2.643 ns                ;
; N/A   ; 297.71 MHz ( period = 3.359 ns )               ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[2] ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[3] ; n[6]       ; n[6]     ; None                        ; None                      ; 2.556 ns                ;
; N/A   ; 297.71 MHz ( period = 3.359 ns )               ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[2] ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[2] ; n[6]       ; n[6]     ; None                        ; None                      ; 2.556 ns                ;
; N/A   ; 297.71 MHz ( period = 3.359 ns )               ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[2] ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[0] ; n[6]       ; n[6]     ; None                        ; None                      ; 2.556 ns                ;
; N/A   ; 297.71 MHz ( period = 3.359 ns )               ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[2] ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[1] ; n[6]       ; n[6]     ; None                        ; None                      ; 2.556 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[1] ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[3] ; n[6]       ; n[6]     ; None                        ; None                      ; 2.462 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[1] ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[2] ; n[6]       ; n[6]     ; None                        ; None                      ; 2.462 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[1] ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[0] ; n[6]       ; n[6]     ; None                        ; None                      ; 2.462 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[1] ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[1] ; n[6]       ; n[6]     ; None                        ; None                      ; 2.462 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[0] ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[3] ; n[6]       ; n[6]     ; None                        ; None                      ; 2.457 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[0] ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[2] ; n[6]       ; n[6]     ; None                        ; None                      ; 2.457 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[0] ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[0] ; n[6]       ; n[6]     ; None                        ; None                      ; 2.457 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[0] ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[1] ; n[6]       ; n[6]     ; None                        ; None                      ; 2.457 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0]                ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]                ; n[6]       ; n[6]     ; None                        ; None                      ; 2.043 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1]                ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]                ; n[6]       ; n[6]     ; None                        ; None                      ; 1.966 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0]                ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2]                ; n[6]       ; n[6]     ; None                        ; None                      ; 1.966 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1]                ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2]                ; n[6]       ; n[6]     ; None                        ; None                      ; 1.889 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0]                ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1]                ; n[6]       ; n[6]     ; None                        ; None                      ; 1.889 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2]                ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]                ; n[6]       ; n[6]     ; None                        ; None                      ; 1.750 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1]                ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1]                ; n[6]       ; n[6]     ; None                        ; None                      ; 1.291 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0]                ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0]                ; n[6]       ; n[6]     ; None                        ; None                      ; 1.291 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2]                ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2]                ; n[6]       ; n[6]     ; None                        ; None                      ; 1.220 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]                ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]                ; n[6]       ; n[6]     ; None                        ; None                      ; 0.927 ns                ;
+-------+------------------------------------------------+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'm[6]'                                                                                                                                                                                                                                                                                                                                                                ;
+-------+------------------------------------------------+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                                                                                  ; To                                                                                                    ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 208.90 MHz ( period = 4.787 ns )               ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0]   ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]   ; m[6]       ; m[6]     ; None                        ; None                      ; 2.158 ns                ;
; N/A   ; 212.31 MHz ( period = 4.710 ns )               ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0]   ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2]   ; m[6]       ; m[6]     ; None                        ; None                      ; 2.081 ns                ;
; N/A   ; 212.36 MHz ( period = 4.709 ns )               ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1]   ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]   ; m[6]       ; m[6]     ; None                        ; None                      ; 2.080 ns                ;
; N/A   ; 215.84 MHz ( period = 4.633 ns )               ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0]   ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1]   ; m[6]       ; m[6]     ; None                        ; None                      ; 2.004 ns                ;
; N/A   ; 215.89 MHz ( period = 4.632 ns )               ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1]   ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2]   ; m[6]       ; m[6]     ; None                        ; None                      ; 2.003 ns                ;
; N/A   ; 225.28 MHz ( period = 4.439 ns )               ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2]   ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]   ; m[6]       ; m[6]     ; None                        ; None                      ; 1.810 ns                ;
; N/A   ; 247.83 MHz ( period = 4.035 ns )               ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0]   ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0]   ; m[6]       ; m[6]     ; None                        ; None                      ; 1.406 ns                ;
; N/A   ; 247.89 MHz ( period = 4.034 ns )               ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1]   ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1]   ; m[6]       ; m[6]     ; None                        ; None                      ; 1.405 ns                ;
; N/A   ; 255.82 MHz ( period = 3.909 ns )               ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2]   ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2]   ; m[6]       ; m[6]     ; None                        ; None                      ; 1.280 ns                ;
; N/A   ; 275.71 MHz ( period = 3.627 ns )               ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]   ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]   ; m[6]       ; m[6]     ; None                        ; None                      ; 0.998 ns                ;
; N/A   ; 293.17 MHz ( period = 3.411 ns )               ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[3] ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[3] ; m[6]       ; m[6]     ; None                        ; None                      ; 2.643 ns                ;
; N/A   ; 293.17 MHz ( period = 3.411 ns )               ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[3] ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[2] ; m[6]       ; m[6]     ; None                        ; None                      ; 2.643 ns                ;
; N/A   ; 293.17 MHz ( period = 3.411 ns )               ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[3] ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[0] ; m[6]       ; m[6]     ; None                        ; None                      ; 2.643 ns                ;
; N/A   ; 293.17 MHz ( period = 3.411 ns )               ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[3] ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[1] ; m[6]       ; m[6]     ; None                        ; None                      ; 2.643 ns                ;
; N/A   ; 300.84 MHz ( period = 3.324 ns )               ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[2] ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[3] ; m[6]       ; m[6]     ; None                        ; None                      ; 2.556 ns                ;
; N/A   ; 300.84 MHz ( period = 3.324 ns )               ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[2] ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[2] ; m[6]       ; m[6]     ; None                        ; None                      ; 2.556 ns                ;
; N/A   ; 300.84 MHz ( period = 3.324 ns )               ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[2] ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[0] ; m[6]       ; m[6]     ; None                        ; None                      ; 2.556 ns                ;
; N/A   ; 300.84 MHz ( period = 3.324 ns )               ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[2] ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[1] ; m[6]       ; m[6]     ; None                        ; None                      ; 2.556 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[1] ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[3] ; m[6]       ; m[6]     ; None                        ; None                      ; 2.462 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[1] ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[2] ; m[6]       ; m[6]     ; None                        ; None                      ; 2.462 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[1] ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[0] ; m[6]       ; m[6]     ; None                        ; None                      ; 2.462 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[1] ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[1] ; m[6]       ; m[6]     ; None                        ; None                      ; 2.462 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[0] ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[3] ; m[6]       ; m[6]     ; None                        ; None                      ; 2.457 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[0] ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[2] ; m[6]       ; m[6]     ; None                        ; None                      ; 2.457 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[0] ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[0] ; m[6]       ; m[6]     ; None                        ; None                      ; 2.457 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[0] ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[1] ; m[6]       ; m[6]     ; None                        ; None                      ; 2.457 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0]                ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]                ; m[6]       ; m[6]     ; None                        ; None                      ; 2.043 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1]                ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]                ; m[6]       ; m[6]     ; None                        ; None                      ; 1.966 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0]                ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2]                ; m[6]       ; m[6]     ; None                        ; None                      ; 1.966 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1]                ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2]                ; m[6]       ; m[6]     ; None                        ; None                      ; 1.889 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0]                ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1]                ; m[6]       ; m[6]     ; None                        ; None                      ; 1.889 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2]                ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]                ; m[6]       ; m[6]     ; None                        ; None                      ; 1.750 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1]                ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1]                ; m[6]       ; m[6]     ; None                        ; None                      ; 1.291 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0]                ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0]                ; m[6]       ; m[6]     ; None                        ; None                      ; 1.291 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2]                ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2]                ; m[6]       ; m[6]     ; None                        ; None                      ; 1.220 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]                ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]                ; m[6]       ; m[6]     ; None                        ; None                      ; 0.927 ns                ;
+-------+------------------------------------------------+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'm[7]'                                                                                                                                                                                                                                                                                                                                                                ;
+-------+------------------------------------------------+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                                                                                  ; To                                                                                                    ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 224.11 MHz ( period = 4.462 ns )               ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0]   ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]   ; m[7]       ; m[7]     ; None                        ; None                      ; 2.158 ns                ;
; N/A   ; 228.05 MHz ( period = 4.385 ns )               ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0]   ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2]   ; m[7]       ; m[7]     ; None                        ; None                      ; 2.081 ns                ;
; N/A   ; 228.10 MHz ( period = 4.384 ns )               ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1]   ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]   ; m[7]       ; m[7]     ; None                        ; None                      ; 2.080 ns                ;
; N/A   ; 232.13 MHz ( period = 4.308 ns )               ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0]   ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1]   ; m[7]       ; m[7]     ; None                        ; None                      ; 2.004 ns                ;
; N/A   ; 232.18 MHz ( period = 4.307 ns )               ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1]   ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2]   ; m[7]       ; m[7]     ; None                        ; None                      ; 2.003 ns                ;
; N/A   ; 243.07 MHz ( period = 4.114 ns )               ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2]   ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]   ; m[7]       ; m[7]     ; None                        ; None                      ; 1.810 ns                ;
; N/A   ; 269.54 MHz ( period = 3.710 ns )               ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0]   ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0]   ; m[7]       ; m[7]     ; None                        ; None                      ; 1.406 ns                ;
; N/A   ; 269.61 MHz ( period = 3.709 ns )               ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1]   ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1]   ; m[7]       ; m[7]     ; None                        ; None                      ; 1.405 ns                ;
; N/A   ; 279.02 MHz ( period = 3.584 ns )               ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2]   ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2]   ; m[7]       ; m[7]     ; None                        ; None                      ; 1.280 ns                ;
; N/A   ; 302.85 MHz ( period = 3.302 ns )               ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]   ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]   ; m[7]       ; m[7]     ; None                        ; None                      ; 0.998 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[3] ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[3] ; m[7]       ; m[7]     ; None                        ; None                      ; 2.643 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[3] ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[2] ; m[7]       ; m[7]     ; None                        ; None                      ; 2.643 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[3] ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[0] ; m[7]       ; m[7]     ; None                        ; None                      ; 2.643 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[3] ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[1] ; m[7]       ; m[7]     ; None                        ; None                      ; 2.643 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[2] ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[3] ; m[7]       ; m[7]     ; None                        ; None                      ; 2.556 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[2] ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[2] ; m[7]       ; m[7]     ; None                        ; None                      ; 2.556 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[2] ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[0] ; m[7]       ; m[7]     ; None                        ; None                      ; 2.556 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[2] ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[1] ; m[7]       ; m[7]     ; None                        ; None                      ; 2.556 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[1] ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[3] ; m[7]       ; m[7]     ; None                        ; None                      ; 2.462 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[1] ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[2] ; m[7]       ; m[7]     ; None                        ; None                      ; 2.462 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[1] ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[0] ; m[7]       ; m[7]     ; None                        ; None                      ; 2.462 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[1] ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[1] ; m[7]       ; m[7]     ; None                        ; None                      ; 2.462 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[0] ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[3] ; m[7]       ; m[7]     ; None                        ; None                      ; 2.457 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[0] ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[2] ; m[7]       ; m[7]     ; None                        ; None                      ; 2.457 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[0] ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[0] ; m[7]       ; m[7]     ; None                        ; None                      ; 2.457 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[0] ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[1] ; m[7]       ; m[7]     ; None                        ; None                      ; 2.457 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0]                ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]                ; m[7]       ; m[7]     ; None                        ; None                      ; 2.043 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1]                ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]                ; m[7]       ; m[7]     ; None                        ; None                      ; 1.966 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0]                ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2]                ; m[7]       ; m[7]     ; None                        ; None                      ; 1.966 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1]                ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2]                ; m[7]       ; m[7]     ; None                        ; None                      ; 1.889 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0]                ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1]                ; m[7]       ; m[7]     ; None                        ; None                      ; 1.889 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2]                ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]                ; m[7]       ; m[7]     ; None                        ; None                      ; 1.750 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1]                ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1]                ; m[7]       ; m[7]     ; None                        ; None                      ; 1.291 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0]                ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0]                ; m[7]       ; m[7]     ; None                        ; None                      ; 1.291 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2]                ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2]                ; m[7]       ; m[7]     ; None                        ; None                      ; 1.220 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]                ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]                ; m[7]       ; m[7]     ; None                        ; None                      ; 0.927 ns                ;
+-------+------------------------------------------------+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'n[7]'                                                                                                                                                                                                                                                                                                                                                                ;
+-------+------------------------------------------------+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                                                                                  ; To                                                                                                    ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 224.11 MHz ( period = 4.462 ns )               ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0]   ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]   ; n[7]       ; n[7]     ; None                        ; None                      ; 2.158 ns                ;
; N/A   ; 228.05 MHz ( period = 4.385 ns )               ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0]   ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2]   ; n[7]       ; n[7]     ; None                        ; None                      ; 2.081 ns                ;
; N/A   ; 228.10 MHz ( period = 4.384 ns )               ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1]   ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]   ; n[7]       ; n[7]     ; None                        ; None                      ; 2.080 ns                ;
; N/A   ; 232.13 MHz ( period = 4.308 ns )               ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0]   ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1]   ; n[7]       ; n[7]     ; None                        ; None                      ; 2.004 ns                ;
; N/A   ; 232.18 MHz ( period = 4.307 ns )               ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1]   ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2]   ; n[7]       ; n[7]     ; None                        ; None                      ; 2.003 ns                ;
; N/A   ; 243.07 MHz ( period = 4.114 ns )               ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2]   ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]   ; n[7]       ; n[7]     ; None                        ; None                      ; 1.810 ns                ;
; N/A   ; 269.54 MHz ( period = 3.710 ns )               ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0]   ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0]   ; n[7]       ; n[7]     ; None                        ; None                      ; 1.406 ns                ;
; N/A   ; 269.61 MHz ( period = 3.709 ns )               ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1]   ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1]   ; n[7]       ; n[7]     ; None                        ; None                      ; 1.405 ns                ;
; N/A   ; 279.02 MHz ( period = 3.584 ns )               ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2]   ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2]   ; n[7]       ; n[7]     ; None                        ; None                      ; 1.280 ns                ;
; N/A   ; 302.85 MHz ( period = 3.302 ns )               ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]   ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]   ; n[7]       ; n[7]     ; None                        ; None                      ; 0.998 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[3] ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[3] ; n[7]       ; n[7]     ; None                        ; None                      ; 2.643 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[3] ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[2] ; n[7]       ; n[7]     ; None                        ; None                      ; 2.643 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[3] ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[0] ; n[7]       ; n[7]     ; None                        ; None                      ; 2.643 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[3] ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[1] ; n[7]       ; n[7]     ; None                        ; None                      ; 2.643 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[2] ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[3] ; n[7]       ; n[7]     ; None                        ; None                      ; 2.556 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[2] ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[2] ; n[7]       ; n[7]     ; None                        ; None                      ; 2.556 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[2] ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[0] ; n[7]       ; n[7]     ; None                        ; None                      ; 2.556 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[2] ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[1] ; n[7]       ; n[7]     ; None                        ; None                      ; 2.556 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[1] ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[3] ; n[7]       ; n[7]     ; None                        ; None                      ; 2.462 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[1] ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[2] ; n[7]       ; n[7]     ; None                        ; None                      ; 2.462 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[1] ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[0] ; n[7]       ; n[7]     ; None                        ; None                      ; 2.462 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[1] ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[1] ; n[7]       ; n[7]     ; None                        ; None                      ; 2.462 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[0] ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[3] ; n[7]       ; n[7]     ; None                        ; None                      ; 2.457 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[0] ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[2] ; n[7]       ; n[7]     ; None                        ; None                      ; 2.457 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[0] ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[0] ; n[7]       ; n[7]     ; None                        ; None                      ; 2.457 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[0] ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[1] ; n[7]       ; n[7]     ; None                        ; None                      ; 2.457 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0]                ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]                ; n[7]       ; n[7]     ; None                        ; None                      ; 2.043 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1]                ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]                ; n[7]       ; n[7]     ; None                        ; None                      ; 1.966 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0]                ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2]                ; n[7]       ; n[7]     ; None                        ; None                      ; 1.966 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1]                ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2]                ; n[7]       ; n[7]     ; None                        ; None                      ; 1.889 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0]                ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1]                ; n[7]       ; n[7]     ; None                        ; None                      ; 1.889 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2]                ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]                ; n[7]       ; n[7]     ; None                        ; None                      ; 1.750 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1]                ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1]                ; n[7]       ; n[7]     ; None                        ; None                      ; 1.291 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0]                ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0]                ; n[7]       ; n[7]     ; None                        ; None                      ; 1.291 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2]                ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2]                ; n[7]       ; n[7]     ; None                        ; None                      ; 1.220 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]                ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]                ; n[7]       ; n[7]     ; None                        ; None                      ; 0.927 ns                ;
+-------+------------------------------------------------+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'clk'                                                                                                                                                                                                                                                                                                                                                     ;
+------------------------------------------+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                                                                                  ; To                                                                                                    ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]   ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]   ; clk        ; clk      ; None                       ; None                       ; 0.998 ns                 ;
; Not operational: Clock Skew > Data Delay ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2]   ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2]   ; clk        ; clk      ; None                       ; None                       ; 1.280 ns                 ;
; Not operational: Clock Skew > Data Delay ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1]   ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1]   ; clk        ; clk      ; None                       ; None                       ; 1.405 ns                 ;
; Not operational: Clock Skew > Data Delay ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0]   ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0]   ; clk        ; clk      ; None                       ; None                       ; 1.406 ns                 ;
; Not operational: Clock Skew > Data Delay ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2]   ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]   ; clk        ; clk      ; None                       ; None                       ; 1.800 ns                 ;
; Not operational: Clock Skew > Data Delay ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1]   ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2]   ; clk        ; clk      ; None                       ; None                       ; 1.993 ns                 ;
; Not operational: Clock Skew > Data Delay ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0]   ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1]   ; clk        ; clk      ; None                       ; None                       ; 1.994 ns                 ;
; Not operational: Clock Skew > Data Delay ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1]   ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]   ; clk        ; clk      ; None                       ; None                       ; 2.062 ns                 ;
; Not operational: Clock Skew > Data Delay ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0]   ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2]   ; clk        ; clk      ; None                       ; None                       ; 2.063 ns                 ;
; Not operational: Clock Skew > Data Delay ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0]   ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]   ; clk        ; clk      ; None                       ; None                       ; 2.132 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]                ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]                ; clk        ; clk      ; None                       ; None                       ; 0.927 ns                 ;
; Not operational: Clock Skew > Data Delay ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[3] ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[3] ; clk        ; clk      ; None                       ; None                       ; 1.192 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2]                ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2]                ; clk        ; clk      ; None                       ; None                       ; 1.220 ns                 ;
; Not operational: Clock Skew > Data Delay ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[2] ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[2] ; clk        ; clk      ; None                       ; None                       ; 1.243 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1]                ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1]                ; clk        ; clk      ; None                       ; None                       ; 1.291 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0]                ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0]                ; clk        ; clk      ; None                       ; None                       ; 1.291 ns                 ;
; Not operational: Clock Skew > Data Delay ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[1] ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[1] ; clk        ; clk      ; None                       ; None                       ; 1.314 ns                 ;
; Not operational: Clock Skew > Data Delay ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[0] ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[0] ; clk        ; clk      ; None                       ; None                       ; 1.321 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2]                ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]                ; clk        ; clk      ; None                       ; None                       ; 1.740 ns                 ;
; Not operational: Clock Skew > Data Delay ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[2] ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[3] ; clk        ; clk      ; None                       ; None                       ; 1.763 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1]                ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2]                ; clk        ; clk      ; None                       ; None                       ; 1.879 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0]                ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1]                ; clk        ; clk      ; None                       ; None                       ; 1.879 ns                 ;
; Not operational: Clock Skew > Data Delay ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[1] ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[2] ; clk        ; clk      ; None                       ; None                       ; 1.902 ns                 ;
; Not operational: Clock Skew > Data Delay ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[0] ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[1] ; clk        ; clk      ; None                       ; None                       ; 1.909 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1]                ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]                ; clk        ; clk      ; None                       ; None                       ; 1.948 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0]                ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2]                ; clk        ; clk      ; None                       ; None                       ; 1.948 ns                 ;
; Not operational: Clock Skew > Data Delay ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[1] ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[3] ; clk        ; clk      ; None                       ; None                       ; 1.971 ns                 ;
; Not operational: Clock Skew > Data Delay ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[0] ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[2] ; clk        ; clk      ; None                       ; None                       ; 1.978 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0]                ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]                ; clk        ; clk      ; None                       ; None                       ; 2.017 ns                 ;
; Not operational: Clock Skew > Data Delay ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[0] ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[3] ; clk        ; clk      ; None                       ; None                       ; 2.047 ns                 ;
; Not operational: Clock Skew > Data Delay ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[1] ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[0] ; clk        ; clk      ; None                       ; None                       ; 2.462 ns                 ;
; Not operational: Clock Skew > Data Delay ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[2] ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[0] ; clk        ; clk      ; None                       ; None                       ; 2.556 ns                 ;
; Not operational: Clock Skew > Data Delay ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[2] ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[1] ; clk        ; clk      ; None                       ; None                       ; 2.556 ns                 ;
; Not operational: Clock Skew > Data Delay ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[3] ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[2] ; clk        ; clk      ; None                       ; None                       ; 2.643 ns                 ;
; Not operational: Clock Skew > Data Delay ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[3] ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[0] ; clk        ; clk      ; None                       ; None                       ; 2.643 ns                 ;
; Not operational: Clock Skew > Data Delay ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[3] ; Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[1] ; clk        ; clk      ; None                       ; None                       ; 2.643 ns                 ;
+------------------------------------------+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'n[0]'                                                                                                                                                                                                                                                                                                                                                ;
+------------------------------------------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                                                                                ; To                                                                                                  ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3] ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3] ; n[0]       ; n[0]     ; None                       ; None                       ; 0.998 ns                 ;
; Not operational: Clock Skew > Data Delay ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2] ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2] ; n[0]       ; n[0]     ; None                       ; None                       ; 1.280 ns                 ;
; Not operational: Clock Skew > Data Delay ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1] ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1] ; n[0]       ; n[0]     ; None                       ; None                       ; 1.405 ns                 ;
; Not operational: Clock Skew > Data Delay ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0] ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0] ; n[0]       ; n[0]     ; None                       ; None                       ; 1.406 ns                 ;
; Not operational: Clock Skew > Data Delay ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2] ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3] ; n[0]       ; n[0]     ; None                       ; None                       ; 1.800 ns                 ;
; Not operational: Clock Skew > Data Delay ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1] ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2] ; n[0]       ; n[0]     ; None                       ; None                       ; 1.993 ns                 ;
; Not operational: Clock Skew > Data Delay ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0] ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1] ; n[0]       ; n[0]     ; None                       ; None                       ; 1.994 ns                 ;
; Not operational: Clock Skew > Data Delay ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1] ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3] ; n[0]       ; n[0]     ; None                       ; None                       ; 2.062 ns                 ;
; Not operational: Clock Skew > Data Delay ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0] ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2] ; n[0]       ; n[0]     ; None                       ; None                       ; 2.063 ns                 ;
; Not operational: Clock Skew > Data Delay ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0] ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3] ; n[0]       ; n[0]     ; None                       ; None                       ; 2.132 ns                 ;
+------------------------------------------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'm[0]'                                                                                                                                                                                                                                                                                                                                                ;
+------------------------------------------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                                                                                ; To                                                                                                  ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3] ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3] ; m[0]       ; m[0]     ; None                       ; None                       ; 0.998 ns                 ;
; Not operational: Clock Skew > Data Delay ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2] ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2] ; m[0]       ; m[0]     ; None                       ; None                       ; 1.280 ns                 ;
; Not operational: Clock Skew > Data Delay ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1] ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1] ; m[0]       ; m[0]     ; None                       ; None                       ; 1.405 ns                 ;
; Not operational: Clock Skew > Data Delay ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0] ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0] ; m[0]       ; m[0]     ; None                       ; None                       ; 1.406 ns                 ;
; Not operational: Clock Skew > Data Delay ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2] ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3] ; m[0]       ; m[0]     ; None                       ; None                       ; 1.800 ns                 ;
; Not operational: Clock Skew > Data Delay ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1] ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2] ; m[0]       ; m[0]     ; None                       ; None                       ; 1.993 ns                 ;
; Not operational: Clock Skew > Data Delay ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0] ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1] ; m[0]       ; m[0]     ; None                       ; None                       ; 1.994 ns                 ;
; Not operational: Clock Skew > Data Delay ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1] ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3] ; m[0]       ; m[0]     ; None                       ; None                       ; 2.062 ns                 ;
; Not operational: Clock Skew > Data Delay ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0] ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2] ; m[0]       ; m[0]     ; None                       ; None                       ; 2.063 ns                 ;
; Not operational: Clock Skew > Data Delay ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0] ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3] ; m[0]       ; m[0]     ; None                       ; None                       ; 2.132 ns                 ;
+------------------------------------------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'n[1]'                                                                                                                                                                                                                                                                                                                                                ;
+------------------------------------------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                                                                                ; To                                                                                                  ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3] ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3] ; n[1]       ; n[1]     ; None                       ; None                       ; 0.998 ns                 ;
; Not operational: Clock Skew > Data Delay ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2] ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2] ; n[1]       ; n[1]     ; None                       ; None                       ; 1.280 ns                 ;
; Not operational: Clock Skew > Data Delay ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1] ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1] ; n[1]       ; n[1]     ; None                       ; None                       ; 1.405 ns                 ;
; Not operational: Clock Skew > Data Delay ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0] ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0] ; n[1]       ; n[1]     ; None                       ; None                       ; 1.406 ns                 ;
; Not operational: Clock Skew > Data Delay ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2] ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3] ; n[1]       ; n[1]     ; None                       ; None                       ; 1.800 ns                 ;
; Not operational: Clock Skew > Data Delay ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1] ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2] ; n[1]       ; n[1]     ; None                       ; None                       ; 1.993 ns                 ;
; Not operational: Clock Skew > Data Delay ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0] ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1] ; n[1]       ; n[1]     ; None                       ; None                       ; 1.994 ns                 ;
; Not operational: Clock Skew > Data Delay ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1] ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3] ; n[1]       ; n[1]     ; None                       ; None                       ; 2.062 ns                 ;
; Not operational: Clock Skew > Data Delay ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0] ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2] ; n[1]       ; n[1]     ; None                       ; None                       ; 2.063 ns                 ;
; Not operational: Clock Skew > Data Delay ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0] ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3] ; n[1]       ; n[1]     ; None                       ; None                       ; 2.132 ns                 ;
+------------------------------------------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'm[1]'                                                                                                                                                                                                                                                                                                                                                ;
+------------------------------------------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                                                                                ; To                                                                                                  ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3] ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3] ; m[1]       ; m[1]     ; None                       ; None                       ; 0.998 ns                 ;
; Not operational: Clock Skew > Data Delay ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2] ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2] ; m[1]       ; m[1]     ; None                       ; None                       ; 1.280 ns                 ;
; Not operational: Clock Skew > Data Delay ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1] ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1] ; m[1]       ; m[1]     ; None                       ; None                       ; 1.405 ns                 ;
; Not operational: Clock Skew > Data Delay ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0] ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0] ; m[1]       ; m[1]     ; None                       ; None                       ; 1.406 ns                 ;
; Not operational: Clock Skew > Data Delay ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2] ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3] ; m[1]       ; m[1]     ; None                       ; None                       ; 1.800 ns                 ;
; Not operational: Clock Skew > Data Delay ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1] ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2] ; m[1]       ; m[1]     ; None                       ; None                       ; 1.993 ns                 ;
; Not operational: Clock Skew > Data Delay ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0] ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1] ; m[1]       ; m[1]     ; None                       ; None                       ; 1.994 ns                 ;
; Not operational: Clock Skew > Data Delay ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1] ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3] ; m[1]       ; m[1]     ; None                       ; None                       ; 2.062 ns                 ;
; Not operational: Clock Skew > Data Delay ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0] ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2] ; m[1]       ; m[1]     ; None                       ; None                       ; 2.063 ns                 ;
; Not operational: Clock Skew > Data Delay ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0] ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3] ; m[1]       ; m[1]     ; None                       ; None                       ; 2.132 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]              ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]              ; m[1]       ; m[1]     ; None                       ; None                       ; 0.927 ns                 ;
+------------------------------------------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'm[2]'                                                                                                                                                                                                                                                                                                                                                ;
+------------------------------------------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                                                                                ; To                                                                                                  ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3] ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3] ; m[2]       ; m[2]     ; None                       ; None                       ; 0.998 ns                 ;
; Not operational: Clock Skew > Data Delay ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2] ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2] ; m[2]       ; m[2]     ; None                       ; None                       ; 1.280 ns                 ;
; Not operational: Clock Skew > Data Delay ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1] ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1] ; m[2]       ; m[2]     ; None                       ; None                       ; 1.405 ns                 ;
; Not operational: Clock Skew > Data Delay ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0] ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0] ; m[2]       ; m[2]     ; None                       ; None                       ; 1.406 ns                 ;
; Not operational: Clock Skew > Data Delay ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2] ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3] ; m[2]       ; m[2]     ; None                       ; None                       ; 1.800 ns                 ;
; Not operational: Clock Skew > Data Delay ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1] ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2] ; m[2]       ; m[2]     ; None                       ; None                       ; 1.993 ns                 ;
; Not operational: Clock Skew > Data Delay ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0] ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1] ; m[2]       ; m[2]     ; None                       ; None                       ; 1.994 ns                 ;
; Not operational: Clock Skew > Data Delay ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1] ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3] ; m[2]       ; m[2]     ; None                       ; None                       ; 2.062 ns                 ;
; Not operational: Clock Skew > Data Delay ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0] ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2] ; m[2]       ; m[2]     ; None                       ; None                       ; 2.063 ns                 ;
; Not operational: Clock Skew > Data Delay ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0] ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3] ; m[2]       ; m[2]     ; None                       ; None                       ; 2.132 ns                 ;
+------------------------------------------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'n[2]'                                                                                                                                                                                                                                                                                                                                                ;
+------------------------------------------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                                                                                ; To                                                                                                  ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3] ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3] ; n[2]       ; n[2]     ; None                       ; None                       ; 0.998 ns                 ;
; Not operational: Clock Skew > Data Delay ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2] ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2] ; n[2]       ; n[2]     ; None                       ; None                       ; 1.280 ns                 ;
; Not operational: Clock Skew > Data Delay ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1] ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1] ; n[2]       ; n[2]     ; None                       ; None                       ; 1.405 ns                 ;
; Not operational: Clock Skew > Data Delay ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0] ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0] ; n[2]       ; n[2]     ; None                       ; None                       ; 1.406 ns                 ;
; Not operational: Clock Skew > Data Delay ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2] ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3] ; n[2]       ; n[2]     ; None                       ; None                       ; 1.800 ns                 ;
; Not operational: Clock Skew > Data Delay ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1] ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2] ; n[2]       ; n[2]     ; None                       ; None                       ; 1.993 ns                 ;
; Not operational: Clock Skew > Data Delay ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0] ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1] ; n[2]       ; n[2]     ; None                       ; None                       ; 1.994 ns                 ;
; Not operational: Clock Skew > Data Delay ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1] ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3] ; n[2]       ; n[2]     ; None                       ; None                       ; 2.062 ns                 ;
; Not operational: Clock Skew > Data Delay ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0] ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2] ; n[2]       ; n[2]     ; None                       ; None                       ; 2.063 ns                 ;
; Not operational: Clock Skew > Data Delay ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0] ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3] ; n[2]       ; n[2]     ; None                       ; None                       ; 2.132 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]              ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]              ; n[2]       ; n[2]     ; None                       ; None                       ; 0.927 ns                 ;
+------------------------------------------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'm[3]'                                                                                                                                                                                                                                                                                                                                                ;
+------------------------------------------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                                                                                ; To                                                                                                  ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3] ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3] ; m[3]       ; m[3]     ; None                       ; None                       ; 0.998 ns                 ;
; Not operational: Clock Skew > Data Delay ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2] ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2] ; m[3]       ; m[3]     ; None                       ; None                       ; 1.280 ns                 ;
; Not operational: Clock Skew > Data Delay ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1] ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1] ; m[3]       ; m[3]     ; None                       ; None                       ; 1.405 ns                 ;
; Not operational: Clock Skew > Data Delay ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0] ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0] ; m[3]       ; m[3]     ; None                       ; None                       ; 1.406 ns                 ;
; Not operational: Clock Skew > Data Delay ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2] ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3] ; m[3]       ; m[3]     ; None                       ; None                       ; 1.800 ns                 ;
; Not operational: Clock Skew > Data Delay ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1] ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2] ; m[3]       ; m[3]     ; None                       ; None                       ; 1.993 ns                 ;
; Not operational: Clock Skew > Data Delay ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0] ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1] ; m[3]       ; m[3]     ; None                       ; None                       ; 1.994 ns                 ;
; Not operational: Clock Skew > Data Delay ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1] ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3] ; m[3]       ; m[3]     ; None                       ; None                       ; 2.062 ns                 ;
; Not operational: Clock Skew > Data Delay ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0] ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2] ; m[3]       ; m[3]     ; None                       ; None                       ; 2.063 ns                 ;
; Not operational: Clock Skew > Data Delay ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0] ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3] ; m[3]       ; m[3]     ; None                       ; None                       ; 2.132 ns                 ;
+------------------------------------------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'n[3]'                                                                                                                                                                                                                                                                                                                                                ;
+------------------------------------------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                                                                                ; To                                                                                                  ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3] ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3] ; n[3]       ; n[3]     ; None                       ; None                       ; 0.998 ns                 ;
; Not operational: Clock Skew > Data Delay ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2] ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2] ; n[3]       ; n[3]     ; None                       ; None                       ; 1.280 ns                 ;
; Not operational: Clock Skew > Data Delay ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1] ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1] ; n[3]       ; n[3]     ; None                       ; None                       ; 1.405 ns                 ;
; Not operational: Clock Skew > Data Delay ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0] ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0] ; n[3]       ; n[3]     ; None                       ; None                       ; 1.406 ns                 ;
; Not operational: Clock Skew > Data Delay ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2] ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3] ; n[3]       ; n[3]     ; None                       ; None                       ; 1.800 ns                 ;
; Not operational: Clock Skew > Data Delay ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1] ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2] ; n[3]       ; n[3]     ; None                       ; None                       ; 1.993 ns                 ;
; Not operational: Clock Skew > Data Delay ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0] ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1] ; n[3]       ; n[3]     ; None                       ; None                       ; 1.994 ns                 ;
; Not operational: Clock Skew > Data Delay ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1] ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3] ; n[3]       ; n[3]     ; None                       ; None                       ; 2.062 ns                 ;
; Not operational: Clock Skew > Data Delay ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0] ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2] ; n[3]       ; n[3]     ; None                       ; None                       ; 2.063 ns                 ;
; Not operational: Clock Skew > Data Delay ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0] ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3] ; n[3]       ; n[3]     ; None                       ; None                       ; 2.132 ns                 ;
+------------------------------------------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'm[4]'                                                                                                                                                                                                                                                                                                                                                ;
+------------------------------------------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                                                                                ; To                                                                                                  ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3] ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3] ; m[4]       ; m[4]     ; None                       ; None                       ; 0.998 ns                 ;
; Not operational: Clock Skew > Data Delay ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2] ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2] ; m[4]       ; m[4]     ; None                       ; None                       ; 1.280 ns                 ;
; Not operational: Clock Skew > Data Delay ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1] ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1] ; m[4]       ; m[4]     ; None                       ; None                       ; 1.405 ns                 ;
; Not operational: Clock Skew > Data Delay ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0] ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0] ; m[4]       ; m[4]     ; None                       ; None                       ; 1.406 ns                 ;
; Not operational: Clock Skew > Data Delay ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2] ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3] ; m[4]       ; m[4]     ; None                       ; None                       ; 1.800 ns                 ;
; Not operational: Clock Skew > Data Delay ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1] ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2] ; m[4]       ; m[4]     ; None                       ; None                       ; 1.993 ns                 ;
; Not operational: Clock Skew > Data Delay ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0] ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1] ; m[4]       ; m[4]     ; None                       ; None                       ; 1.994 ns                 ;
; Not operational: Clock Skew > Data Delay ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1] ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3] ; m[4]       ; m[4]     ; None                       ; None                       ; 2.062 ns                 ;
; Not operational: Clock Skew > Data Delay ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0] ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2] ; m[4]       ; m[4]     ; None                       ; None                       ; 2.063 ns                 ;
; Not operational: Clock Skew > Data Delay ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0] ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3] ; m[4]       ; m[4]     ; None                       ; None                       ; 2.132 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]              ; lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]              ; m[4]       ; m[4]     ; None                       ; None                       ; 0.927 ns                 ;
+------------------------------------------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'n[4]'                                                                                                                                                                                                                                                                                                                                                ;
+------------------------------------------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                                                                                ; To                                                                                                  ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3] ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3] ; n[4]       ; n[4]     ; None                       ; None                       ; 0.998 ns                 ;
; Not operational: Clock Skew > Data Delay ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2] ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2] ; n[4]       ; n[4]     ; None                       ; None                       ; 1.280 ns                 ;
; Not operational: Clock Skew > Data Delay ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1] ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1] ; n[4]       ; n[4]     ; None                       ; None                       ; 1.405 ns                 ;
; Not operational: Clock Skew > Data Delay ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0] ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0] ; n[4]       ; n[4]     ; None                       ; None                       ; 1.406 ns                 ;
; Not operational: Clock Skew > Data Delay ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2] ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3] ; n[4]       ; n[4]     ; None                       ; None                       ; 1.800 ns                 ;
; Not operational: Clock Skew > Data Delay ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1] ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2] ; n[4]       ; n[4]     ; None                       ; None                       ; 1.993 ns                 ;
; Not operational: Clock Skew > Data Delay ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0] ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1] ; n[4]       ; n[4]     ; None                       ; None                       ; 1.994 ns                 ;
; Not operational: Clock Skew > Data Delay ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1] ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3] ; n[4]       ; n[4]     ; None                       ; None                       ; 2.062 ns                 ;
; Not operational: Clock Skew > Data Delay ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0] ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2] ; n[4]       ; n[4]     ; None                       ; None                       ; 2.063 ns                 ;
; Not operational: Clock Skew > Data Delay ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0] ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3] ; n[4]       ; n[4]     ; None                       ; None                       ; 2.132 ns                 ;
+------------------------------------------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'n[5]'                                                                                                                                                                                                                                                                                                                                                ;
+------------------------------------------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                                                                                ; To                                                                                                  ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3] ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3] ; n[5]       ; n[5]     ; None                       ; None                       ; 0.998 ns                 ;
; Not operational: Clock Skew > Data Delay ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2] ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2] ; n[5]       ; n[5]     ; None                       ; None                       ; 1.280 ns                 ;
; Not operational: Clock Skew > Data Delay ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1] ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1] ; n[5]       ; n[5]     ; None                       ; None                       ; 1.405 ns                 ;
; Not operational: Clock Skew > Data Delay ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0] ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0] ; n[5]       ; n[5]     ; None                       ; None                       ; 1.406 ns                 ;
; Not operational: Clock Skew > Data Delay ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2] ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3] ; n[5]       ; n[5]     ; None                       ; None                       ; 1.800 ns                 ;
; Not operational: Clock Skew > Data Delay ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1] ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2] ; n[5]       ; n[5]     ; None                       ; None                       ; 1.993 ns                 ;
; Not operational: Clock Skew > Data Delay ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0] ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1] ; n[5]       ; n[5]     ; None                       ; None                       ; 1.994 ns                 ;
; Not operational: Clock Skew > Data Delay ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1] ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3] ; n[5]       ; n[5]     ; None                       ; None                       ; 2.062 ns                 ;
; Not operational: Clock Skew > Data Delay ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0] ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2] ; n[5]       ; n[5]     ; None                       ; None                       ; 2.063 ns                 ;
; Not operational: Clock Skew > Data Delay ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0] ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3] ; n[5]       ; n[5]     ; None                       ; None                       ; 2.132 ns                 ;
+------------------------------------------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'm[5]'                                                                                                                                                                                                                                                                                                                                                ;
+------------------------------------------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                                                                                ; To                                                                                                  ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3] ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3] ; m[5]       ; m[5]     ; None                       ; None                       ; 0.998 ns                 ;
; Not operational: Clock Skew > Data Delay ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2] ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2] ; m[5]       ; m[5]     ; None                       ; None                       ; 1.280 ns                 ;
; Not operational: Clock Skew > Data Delay ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1] ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1] ; m[5]       ; m[5]     ; None                       ; None                       ; 1.405 ns                 ;
; Not operational: Clock Skew > Data Delay ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0] ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0] ; m[5]       ; m[5]     ; None                       ; None                       ; 1.406 ns                 ;
; Not operational: Clock Skew > Data Delay ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2] ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3] ; m[5]       ; m[5]     ; None                       ; None                       ; 1.800 ns                 ;
; Not operational: Clock Skew > Data Delay ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1] ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2] ; m[5]       ; m[5]     ; None                       ; None                       ; 1.993 ns                 ;
; Not operational: Clock Skew > Data Delay ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0] ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1] ; m[5]       ; m[5]     ; None                       ; None                       ; 1.994 ns                 ;
; Not operational: Clock Skew > Data Delay ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1] ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3] ; m[5]       ; m[5]     ; None                       ; None                       ; 2.062 ns                 ;
; Not operational: Clock Skew > Data Delay ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0] ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2] ; m[5]       ; m[5]     ; None                       ; None                       ; 2.063 ns                 ;
; Not operational: Clock Skew > Data Delay ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0] ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3] ; m[5]       ; m[5]     ; None                       ; None                       ; 2.132 ns                 ;
+------------------------------------------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'n[6]'                                                                                                                                                                                                                                                                                                                                                ;
+------------------------------------------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                                                                                ; To                                                                                                  ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3] ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3] ; n[6]       ; n[6]     ; None                       ; None                       ; 0.998 ns                 ;
; Not operational: Clock Skew > Data Delay ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2] ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2] ; n[6]       ; n[6]     ; None                       ; None                       ; 1.280 ns                 ;
; Not operational: Clock Skew > Data Delay ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1] ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1] ; n[6]       ; n[6]     ; None                       ; None                       ; 1.405 ns                 ;
; Not operational: Clock Skew > Data Delay ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0] ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0] ; n[6]       ; n[6]     ; None                       ; None                       ; 1.406 ns                 ;
; Not operational: Clock Skew > Data Delay ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2] ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3] ; n[6]       ; n[6]     ; None                       ; None                       ; 1.800 ns                 ;
; Not operational: Clock Skew > Data Delay ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1] ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2] ; n[6]       ; n[6]     ; None                       ; None                       ; 1.993 ns                 ;
; Not operational: Clock Skew > Data Delay ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0] ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1] ; n[6]       ; n[6]     ; None                       ; None                       ; 1.994 ns                 ;
; Not operational: Clock Skew > Data Delay ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1] ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3] ; n[6]       ; n[6]     ; None                       ; None                       ; 2.062 ns                 ;
; Not operational: Clock Skew > Data Delay ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0] ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2] ; n[6]       ; n[6]     ; None                       ; None                       ; 2.063 ns                 ;
+------------------------------------------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'm[6]'                                                                                                                                                                                                                                                                                                                                                ;
+------------------------------------------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                                                                                ; To                                                                                                  ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3] ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3] ; m[6]       ; m[6]     ; None                       ; None                       ; 0.998 ns                 ;
; Not operational: Clock Skew > Data Delay ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2] ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2] ; m[6]       ; m[6]     ; None                       ; None                       ; 1.280 ns                 ;
; Not operational: Clock Skew > Data Delay ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1] ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1] ; m[6]       ; m[6]     ; None                       ; None                       ; 1.405 ns                 ;
; Not operational: Clock Skew > Data Delay ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0] ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0] ; m[6]       ; m[6]     ; None                       ; None                       ; 1.406 ns                 ;
; Not operational: Clock Skew > Data Delay ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2] ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3] ; m[6]       ; m[6]     ; None                       ; None                       ; 1.800 ns                 ;
; Not operational: Clock Skew > Data Delay ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1] ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2] ; m[6]       ; m[6]     ; None                       ; None                       ; 1.993 ns                 ;
; Not operational: Clock Skew > Data Delay ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0] ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1] ; m[6]       ; m[6]     ; None                       ; None                       ; 1.994 ns                 ;
; Not operational: Clock Skew > Data Delay ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1] ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3] ; m[6]       ; m[6]     ; None                       ; None                       ; 2.062 ns                 ;
; Not operational: Clock Skew > Data Delay ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0] ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2] ; m[6]       ; m[6]     ; None                       ; None                       ; 2.063 ns                 ;
+------------------------------------------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'm[7]'                                                                                                                                                                                                                                                                                                                                                ;
+------------------------------------------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                                                                                ; To                                                                                                  ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3] ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3] ; m[7]       ; m[7]     ; None                       ; None                       ; 0.998 ns                 ;
; Not operational: Clock Skew > Data Delay ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2] ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2] ; m[7]       ; m[7]     ; None                       ; None                       ; 1.280 ns                 ;
; Not operational: Clock Skew > Data Delay ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1] ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1] ; m[7]       ; m[7]     ; None                       ; None                       ; 1.405 ns                 ;
; Not operational: Clock Skew > Data Delay ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0] ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0] ; m[7]       ; m[7]     ; None                       ; None                       ; 1.406 ns                 ;
+------------------------------------------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'n[7]'                                                                                                                                                                                                                                                                                                                                                ;
+------------------------------------------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                                                                                ; To                                                                                                  ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3] ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3] ; n[7]       ; n[7]     ; None                       ; None                       ; 0.998 ns                 ;
; Not operational: Clock Skew > Data Delay ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2] ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2] ; n[7]       ; n[7]     ; None                       ; None                       ; 1.280 ns                 ;
; Not operational: Clock Skew > Data Delay ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1] ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1] ; n[7]       ; n[7]     ; None                       ; None                       ; 1.405 ns                 ;
; Not operational: Clock Skew > Data Delay ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0] ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0] ; n[7]       ; n[7]     ; None                       ; None                       ; 1.406 ns                 ;
+------------------------------------------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                                     ;
+-------+--------------+------------+------+---------------------------------------------------------------------------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From ; To                                                                                                ; To Clock ;
+-------+--------------+------------+------+---------------------------------------------------------------------------------------------------+----------+
; N/A   ; None         ; 5.560 ns   ; m[2] ; Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_9mh:auto_generated|safe_q[7] ; clk      ;
; N/A   ; None         ; 5.560 ns   ; m[2] ; Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_9mh:auto_generated|safe_q[6] ; clk      ;
; N/A   ; None         ; 5.560 ns   ; m[2] ; Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_9mh:auto_generated|safe_q[4] ; clk      ;
; N/A   ; None         ; 5.560 ns   ; m[2] ; Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_9mh:auto_generated|safe_q[3] ; clk      ;
; N/A   ; None         ; 5.560 ns   ; m[2] ; Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_9mh:auto_generated|safe_q[2] ; clk      ;
; N/A   ; None         ; 5.560 ns   ; m[2] ; Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_9mh:auto_generated|safe_q[1] ; clk      ;
; N/A   ; None         ; 5.560 ns   ; m[2] ; Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_9mh:auto_generated|safe_q[0] ; clk      ;
; N/A   ; None         ; 5.560 ns   ; m[2] ; Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_9mh:auto_generated|safe_q[5] ; clk      ;
; N/A   ; None         ; 5.202 ns   ; m[5] ; Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_9mh:auto_generated|safe_q[7] ; clk      ;
; N/A   ; None         ; 5.202 ns   ; m[5] ; Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_9mh:auto_generated|safe_q[6] ; clk      ;
; N/A   ; None         ; 5.202 ns   ; m[5] ; Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_9mh:auto_generated|safe_q[4] ; clk      ;
; N/A   ; None         ; 5.202 ns   ; m[5] ; Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_9mh:auto_generated|safe_q[3] ; clk      ;
; N/A   ; None         ; 5.202 ns   ; m[5] ; Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_9mh:auto_generated|safe_q[2] ; clk      ;
; N/A   ; None         ; 5.202 ns   ; m[5] ; Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_9mh:auto_generated|safe_q[1] ; clk      ;
; N/A   ; None         ; 5.202 ns   ; m[5] ; Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_9mh:auto_generated|safe_q[0] ; clk      ;
; N/A   ; None         ; 5.202 ns   ; m[5] ; Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_9mh:auto_generated|safe_q[5] ; clk      ;
; N/A   ; None         ; 5.030 ns   ; m[0] ; Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_9mh:auto_generated|safe_q[7] ; clk      ;
; N/A   ; None         ; 5.030 ns   ; m[0] ; Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_9mh:auto_generated|safe_q[6] ; clk      ;
; N/A   ; None         ; 5.030 ns   ; m[0] ; Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_9mh:auto_generated|safe_q[4] ; clk      ;
; N/A   ; None         ; 5.030 ns   ; m[0] ; Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_9mh:auto_generated|safe_q[3] ; clk      ;
; N/A   ; None         ; 5.030 ns   ; m[0] ; Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_9mh:auto_generated|safe_q[2] ; clk      ;
; N/A   ; None         ; 5.030 ns   ; m[0] ; Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_9mh:auto_generated|safe_q[1] ; clk      ;
; N/A   ; None         ; 5.030 ns   ; m[0] ; Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_9mh:auto_generated|safe_q[0] ; clk      ;
; N/A   ; None         ; 5.030 ns   ; m[0] ; Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_9mh:auto_generated|safe_q[5] ; clk      ;
; N/A   ; None         ; 4.992 ns   ; m[1] ; Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_9mh:auto_generated|safe_q[7] ; clk      ;
; N/A   ; None         ; 4.992 ns   ; m[1] ; Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_9mh:auto_generated|safe_q[6] ; clk      ;
; N/A   ; None         ; 4.992 ns   ; m[1] ; Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_9mh:auto_generated|safe_q[4] ; clk      ;
; N/A   ; None         ; 4.992 ns   ; m[1] ; Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_9mh:auto_generated|safe_q[3] ; clk      ;
; N/A   ; None         ; 4.992 ns   ; m[1] ; Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_9mh:auto_generated|safe_q[2] ; clk      ;
; N/A   ; None         ; 4.992 ns   ; m[1] ; Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_9mh:auto_generated|safe_q[1] ; clk      ;
; N/A   ; None         ; 4.992 ns   ; m[1] ; Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_9mh:auto_generated|safe_q[0] ; clk      ;
; N/A   ; None         ; 4.992 ns   ; m[1] ; Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_9mh:auto_generated|safe_q[5] ; clk      ;
; N/A   ; None         ; 4.688 ns   ; m[3] ; Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_9mh:auto_generated|safe_q[7] ; clk      ;
; N/A   ; None         ; 4.688 ns   ; m[3] ; Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_9mh:auto_generated|safe_q[6] ; clk      ;
; N/A   ; None         ; 4.688 ns   ; m[3] ; Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_9mh:auto_generated|safe_q[4] ; clk      ;
; N/A   ; None         ; 4.688 ns   ; m[3] ; Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_9mh:auto_generated|safe_q[3] ; clk      ;
; N/A   ; None         ; 4.688 ns   ; m[3] ; Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_9mh:auto_generated|safe_q[2] ; clk      ;
; N/A   ; None         ; 4.688 ns   ; m[3] ; Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_9mh:auto_generated|safe_q[1] ; clk      ;
; N/A   ; None         ; 4.688 ns   ; m[3] ; Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_9mh:auto_generated|safe_q[0] ; clk      ;
; N/A   ; None         ; 4.688 ns   ; m[3] ; Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_9mh:auto_generated|safe_q[5] ; clk      ;
; N/A   ; None         ; 4.577 ns   ; m[6] ; Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_9mh:auto_generated|safe_q[7] ; clk      ;
; N/A   ; None         ; 4.577 ns   ; m[6] ; Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_9mh:auto_generated|safe_q[6] ; clk      ;
; N/A   ; None         ; 4.577 ns   ; m[6] ; Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_9mh:auto_generated|safe_q[4] ; clk      ;
; N/A   ; None         ; 4.577 ns   ; m[6] ; Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_9mh:auto_generated|safe_q[3] ; clk      ;
; N/A   ; None         ; 4.577 ns   ; m[6] ; Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_9mh:auto_generated|safe_q[2] ; clk      ;
; N/A   ; None         ; 4.577 ns   ; m[6] ; Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_9mh:auto_generated|safe_q[1] ; clk      ;
; N/A   ; None         ; 4.577 ns   ; m[6] ; Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_9mh:auto_generated|safe_q[0] ; clk      ;
; N/A   ; None         ; 4.577 ns   ; m[6] ; Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_9mh:auto_generated|safe_q[5] ; clk      ;
; N/A   ; None         ; 4.300 ns   ; m[4] ; Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_9mh:auto_generated|safe_q[7] ; clk      ;
; N/A   ; None         ; 4.300 ns   ; m[4] ; Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_9mh:auto_generated|safe_q[6] ; clk      ;
; N/A   ; None         ; 4.300 ns   ; m[4] ; Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_9mh:auto_generated|safe_q[4] ; clk      ;
; N/A   ; None         ; 4.300 ns   ; m[4] ; Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_9mh:auto_generated|safe_q[3] ; clk      ;
; N/A   ; None         ; 4.300 ns   ; m[4] ; Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_9mh:auto_generated|safe_q[2] ; clk      ;
; N/A   ; None         ; 4.300 ns   ; m[4] ; Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_9mh:auto_generated|safe_q[1] ; clk      ;
; N/A   ; None         ; 4.300 ns   ; m[4] ; Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_9mh:auto_generated|safe_q[0] ; clk      ;
; N/A   ; None         ; 4.300 ns   ; m[4] ; Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_9mh:auto_generated|safe_q[5] ; clk      ;
; N/A   ; None         ; 4.033 ns   ; m[7] ; Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_9mh:auto_generated|safe_q[7] ; clk      ;
; N/A   ; None         ; 4.033 ns   ; m[7] ; Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_9mh:auto_generated|safe_q[6] ; clk      ;
; N/A   ; None         ; 4.033 ns   ; m[7] ; Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_9mh:auto_generated|safe_q[4] ; clk      ;
; N/A   ; None         ; 4.033 ns   ; m[7] ; Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_9mh:auto_generated|safe_q[3] ; clk      ;
; N/A   ; None         ; 4.033 ns   ; m[7] ; Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_9mh:auto_generated|safe_q[2] ; clk      ;
; N/A   ; None         ; 4.033 ns   ; m[7] ; Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_9mh:auto_generated|safe_q[1] ; clk      ;
; N/A   ; None         ; 4.033 ns   ; m[7] ; Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_9mh:auto_generated|safe_q[0] ; clk      ;
; N/A   ; None         ; 4.033 ns   ; m[7] ; Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_9mh:auto_generated|safe_q[5] ; clk      ;
+-------+--------------+------------+------+---------------------------------------------------------------------------------------------------+----------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                                                                     ;
+-----------------------------------------+-----------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------+---------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                                                                                                ; To      ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------+---------+------------+
; N/A                                     ; None                                                ; 21.833 ns  ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3] ; DCa[7]  ; clk        ;
; N/A                                     ; None                                                ; 21.816 ns  ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1] ; DCa[4]  ; clk        ;
; N/A                                     ; None                                                ; 21.787 ns  ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0] ; DCa[7]  ; clk        ;
; N/A                                     ; None                                                ; 21.764 ns  ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0] ; DCa[4]  ; clk        ;
; N/A                                     ; None                                                ; 21.746 ns  ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1] ; DCa[9]  ; clk        ;
; N/A                                     ; None                                                ; 21.728 ns  ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1] ; DCa[3]  ; clk        ;
; N/A                                     ; None                                                ; 21.702 ns  ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2] ; DCa[7]  ; clk        ;
; N/A                                     ; None                                                ; 21.683 ns  ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2] ; DCa[4]  ; clk        ;
; N/A                                     ; None                                                ; 21.677 ns  ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0] ; DCa[3]  ; clk        ;
; N/A                                     ; None                                                ; 21.612 ns  ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0] ; DCa[9]  ; clk        ;
; N/A                                     ; None                                                ; 21.610 ns  ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2] ; DCa[9]  ; clk        ;
; N/A                                     ; None                                                ; 21.596 ns  ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2] ; DCa[3]  ; clk        ;
; N/A                                     ; None                                                ; 21.583 ns  ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3] ; DCa[4]  ; clk        ;
; N/A                                     ; None                                                ; 21.524 ns  ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3] ; DCa[0]  ; clk        ;
; N/A                                     ; None                                                ; 21.513 ns  ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3] ; DCa[9]  ; clk        ;
; N/A                                     ; None                                                ; 21.495 ns  ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3] ; DCa[3]  ; clk        ;
; N/A                                     ; None                                                ; 21.487 ns  ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1] ; DCa[0]  ; clk        ;
; N/A                                     ; None                                                ; 21.449 ns  ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1] ; DCa[7]  ; clk        ;
; N/A                                     ; None                                                ; 21.421 ns  ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0] ; DCa[0]  ; clk        ;
; N/A                                     ; None                                                ; 21.403 ns  ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3] ; DCa[6]  ; clk        ;
; N/A                                     ; None                                                ; 21.396 ns  ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3] ; DCa[1]  ; clk        ;
; N/A                                     ; None                                                ; 21.389 ns  ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3] ; DCa[5]  ; clk        ;
; N/A                                     ; None                                                ; 21.386 ns  ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3] ; DCa[2]  ; clk        ;
; N/A                                     ; None                                                ; 21.385 ns  ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3] ; DCa[8]  ; clk        ;
; N/A                                     ; None                                                ; 21.364 ns  ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1] ; DCa[6]  ; clk        ;
; N/A                                     ; None                                                ; 21.355 ns  ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0] ; DCa[8]  ; clk        ;
; N/A                                     ; None                                                ; 21.353 ns  ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1] ; DCa[1]  ; clk        ;
; N/A                                     ; None                                                ; 21.349 ns  ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0] ; DCa[5]  ; clk        ;
; N/A                                     ; None                                                ; 21.348 ns  ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1] ; DCa[5]  ; clk        ;
; N/A                                     ; None                                                ; 21.346 ns  ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1] ; DCa[2]  ; clk        ;
; N/A                                     ; None                                                ; 21.344 ns  ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0] ; DCa[2]  ; clk        ;
; N/A                                     ; None                                                ; 21.278 ns  ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0] ; DCa[1]  ; clk        ;
; N/A                                     ; None                                                ; 21.278 ns  ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0] ; DCa[6]  ; clk        ;
; N/A                                     ; None                                                ; 21.270 ns  ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2] ; DCa[8]  ; clk        ;
; N/A                                     ; None                                                ; 21.127 ns  ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0] ; DCa[14] ; clk        ;
; N/A                                     ; None                                                ; 21.066 ns  ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2] ; DCa[0]  ; clk        ;
; N/A                                     ; None                                                ; 21.056 ns  ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0] ; DCa[12] ; clk        ;
; N/A                                     ; None                                                ; 21.048 ns  ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0] ; DCa[10] ; clk        ;
; N/A                                     ; None                                                ; 21.016 ns  ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1] ; DCa[8]  ; clk        ;
; N/A                                     ; None                                                ; 20.962 ns  ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2] ; DCa[14] ; clk        ;
; N/A                                     ; None                                                ; 20.951 ns  ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0] ; DCa[15] ; clk        ;
; N/A                                     ; None                                                ; 20.940 ns  ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2] ; DCa[6]  ; clk        ;
; N/A                                     ; None                                                ; 20.932 ns  ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2] ; DCa[1]  ; clk        ;
; N/A                                     ; None                                                ; 20.932 ns  ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2] ; DCa[5]  ; clk        ;
; N/A                                     ; None                                                ; 20.929 ns  ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2] ; DCa[2]  ; clk        ;
; N/A                                     ; None                                                ; 20.893 ns  ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1] ; DCa[14] ; clk        ;
; N/A                                     ; None                                                ; 20.891 ns  ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2] ; DCa[12] ; clk        ;
; N/A                                     ; None                                                ; 20.881 ns  ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2] ; DCa[10] ; clk        ;
; N/A                                     ; None                                                ; 20.823 ns  ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1] ; DCa[12] ; clk        ;
; N/A                                     ; None                                                ; 20.815 ns  ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1] ; DCa[10] ; clk        ;
; N/A                                     ; None                                                ; 20.785 ns  ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2] ; DCa[15] ; clk        ;
; N/A                                     ; None                                                ; 20.718 ns  ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1] ; DCa[15] ; clk        ;
; N/A                                     ; None                                                ; 20.633 ns  ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3] ; DCa[14] ; clk        ;
; N/A                                     ; None                                                ; 20.625 ns  ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0] ; DCa[13] ; clk        ;
; N/A                                     ; None                                                ; 20.622 ns  ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1] ; DCa[11] ; clk        ;
; N/A                                     ; None                                                ; 20.562 ns  ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3] ; DCa[12] ; clk        ;
; N/A                                     ; None                                                ; 20.553 ns  ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3] ; DCa[10] ; clk        ;
; N/A                                     ; None                                                ; 20.461 ns  ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2] ; DCa[11] ; clk        ;
; N/A                                     ; None                                                ; 20.459 ns  ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2] ; DCa[13] ; clk        ;
; N/A                                     ; None                                                ; 20.456 ns  ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3] ; DCa[15] ; clk        ;
; N/A                                     ; None                                                ; 20.395 ns  ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0] ; DCa[11] ; clk        ;
; N/A                                     ; None                                                ; 20.392 ns  ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1] ; DCa[13] ; clk        ;
; N/A                                     ; None                                                ; 20.134 ns  ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3] ; DCa[11] ; clk        ;
; N/A                                     ; None                                                ; 20.131 ns  ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3] ; DCa[13] ; clk        ;
; N/A                                     ; None                                                ; 19.408 ns  ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3] ; DCa[7]  ; m[0]       ;
; N/A                                     ; None                                                ; 19.391 ns  ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1] ; DCa[4]  ; m[0]       ;
; N/A                                     ; None                                                ; 19.389 ns  ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3] ; DCa[7]  ; m[1]       ;
; N/A                                     ; None                                                ; 19.372 ns  ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1] ; DCa[4]  ; m[1]       ;
; N/A                                     ; None                                                ; 19.362 ns  ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0] ; DCa[7]  ; m[0]       ;
; N/A                                     ; None                                                ; 19.343 ns  ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0] ; DCa[7]  ; m[1]       ;
; N/A                                     ; None                                                ; 19.339 ns  ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0] ; DCa[4]  ; m[0]       ;
; N/A                                     ; None                                                ; 19.324 ns  ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3] ; DCa[7]  ; n[0]       ;
; N/A                                     ; None                                                ; 19.321 ns  ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1] ; DCa[9]  ; m[0]       ;
; N/A                                     ; None                                                ; 19.320 ns  ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0] ; DCa[4]  ; m[1]       ;
; N/A                                     ; None                                                ; 19.307 ns  ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1] ; DCa[4]  ; n[0]       ;
; N/A                                     ; None                                                ; 19.303 ns  ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1] ; DCa[3]  ; m[0]       ;
; N/A                                     ; None                                                ; 19.302 ns  ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1] ; DCa[9]  ; m[1]       ;
; N/A                                     ; None                                                ; 19.284 ns  ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1] ; DCa[3]  ; m[1]       ;
; N/A                                     ; None                                                ; 19.278 ns  ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0] ; DCa[7]  ; n[0]       ;
; N/A                                     ; None                                                ; 19.277 ns  ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2] ; DCa[7]  ; m[0]       ;
; N/A                                     ; None                                                ; 19.258 ns  ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2] ; DCa[4]  ; m[0]       ;
; N/A                                     ; None                                                ; 19.258 ns  ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2] ; DCa[7]  ; m[1]       ;
; N/A                                     ; None                                                ; 19.255 ns  ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0] ; DCa[4]  ; n[0]       ;
; N/A                                     ; None                                                ; 19.252 ns  ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0] ; DCa[3]  ; m[0]       ;
; N/A                                     ; None                                                ; 19.239 ns  ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2] ; DCa[4]  ; m[1]       ;
; N/A                                     ; None                                                ; 19.237 ns  ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1] ; DCa[9]  ; n[0]       ;
; N/A                                     ; None                                                ; 19.233 ns  ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0] ; DCa[3]  ; m[1]       ;
; N/A                                     ; None                                                ; 19.224 ns  ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3] ; DCa[7]  ; m[2]       ;
; N/A                                     ; None                                                ; 19.219 ns  ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1] ; DCa[3]  ; n[0]       ;
; N/A                                     ; None                                                ; 19.207 ns  ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1] ; DCa[4]  ; m[2]       ;
; N/A                                     ; None                                                ; 19.193 ns  ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2] ; DCa[7]  ; n[0]       ;
; N/A                                     ; None                                                ; 19.187 ns  ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0] ; DCa[9]  ; m[0]       ;
; N/A                                     ; None                                                ; 19.185 ns  ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2] ; DCa[9]  ; m[0]       ;
; N/A                                     ; None                                                ; 19.178 ns  ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0] ; DCa[7]  ; m[2]       ;
; N/A                                     ; None                                                ; 19.174 ns  ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2] ; DCa[4]  ; n[0]       ;
; N/A                                     ; None                                                ; 19.171 ns  ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2] ; DCa[3]  ; m[0]       ;
; N/A                                     ; None                                                ; 19.168 ns  ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0] ; DCa[3]  ; n[0]       ;
; N/A                                     ; None                                                ; 19.168 ns  ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0] ; DCa[9]  ; m[1]       ;
; N/A                                     ; None                                                ; 19.166 ns  ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2] ; DCa[9]  ; m[1]       ;
; N/A                                     ; None                                                ; 19.158 ns  ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3] ; DCa[4]  ; m[0]       ;
; N/A                                     ; None                                                ; 19.155 ns  ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0] ; DCa[4]  ; m[2]       ;
; N/A                                     ; None                                                ; 19.154 ns  ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3] ; DCa[7]  ; m[4]       ;
; N/A                                     ; None                                                ; 19.152 ns  ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2] ; DCa[3]  ; m[1]       ;
; N/A                                     ; None                                                ; 19.139 ns  ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3] ; DCa[4]  ; m[1]       ;
; N/A                                     ; None                                                ; 19.137 ns  ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1] ; DCa[4]  ; m[4]       ;
; N/A                                     ; None                                                ; 19.137 ns  ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1] ; DCa[9]  ; m[2]       ;
; N/A                                     ; None                                                ; 19.119 ns  ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1] ; DCa[3]  ; m[2]       ;
; N/A                                     ; None                                                ; 19.117 ns  ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3] ; DCa[7]  ; m[3]       ;
; N/A                                     ; None                                                ; 19.108 ns  ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0] ; DCa[7]  ; m[4]       ;
; N/A                                     ; None                                                ; 19.103 ns  ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0] ; DCa[9]  ; n[0]       ;
; N/A                                     ; None                                                ; 19.101 ns  ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2] ; DCa[9]  ; n[0]       ;
; N/A                                     ; None                                                ; 19.100 ns  ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1] ; DCa[4]  ; m[3]       ;
; N/A                                     ; None                                                ; 19.099 ns  ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3] ; DCa[0]  ; m[0]       ;
; N/A                                     ; None                                                ; 19.093 ns  ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2] ; DCa[7]  ; m[2]       ;
; N/A                                     ; None                                                ; 19.088 ns  ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3] ; DCa[9]  ; m[0]       ;
; N/A                                     ; None                                                ; 19.087 ns  ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2] ; DCa[3]  ; n[0]       ;
; N/A                                     ; None                                                ; 19.085 ns  ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0] ; DCa[4]  ; m[4]       ;
; N/A                                     ; None                                                ; 19.080 ns  ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3] ; DCa[0]  ; m[1]       ;
; N/A                                     ; None                                                ; 19.074 ns  ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2] ; DCa[4]  ; m[2]       ;
; N/A                                     ; None                                                ; 19.074 ns  ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3] ; DCa[4]  ; n[0]       ;
; N/A                                     ; None                                                ; 19.071 ns  ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0] ; DCa[7]  ; m[3]       ;
; N/A                                     ; None                                                ; 19.070 ns  ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3] ; DCa[3]  ; m[0]       ;
; N/A                                     ; None                                                ; 19.069 ns  ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3] ; DCa[9]  ; m[1]       ;
; N/A                                     ; None                                                ; 19.068 ns  ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0] ; DCa[3]  ; m[2]       ;
; N/A                                     ; None                                                ; 19.067 ns  ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1] ; DCa[9]  ; m[4]       ;
; N/A                                     ; None                                                ; 19.062 ns  ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1] ; DCa[0]  ; m[0]       ;
; N/A                                     ; None                                                ; 19.051 ns  ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3] ; DCa[3]  ; m[1]       ;
; N/A                                     ; None                                                ; 19.049 ns  ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1] ; DCa[3]  ; m[4]       ;
; N/A                                     ; None                                                ; 19.048 ns  ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0] ; DCa[4]  ; m[3]       ;
; N/A                                     ; None                                                ; 19.043 ns  ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1] ; DCa[0]  ; m[1]       ;
; N/A                                     ; None                                                ; 19.030 ns  ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1] ; DCa[9]  ; m[3]       ;
; N/A                                     ; None                                                ; 19.024 ns  ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1] ; DCa[7]  ; m[0]       ;
; N/A                                     ; None                                                ; 19.023 ns  ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2] ; DCa[7]  ; m[4]       ;
; N/A                                     ; None                                                ; 19.015 ns  ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3] ; DCa[0]  ; n[0]       ;
; N/A                                     ; None                                                ; 19.012 ns  ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1] ; DCa[3]  ; m[3]       ;
; N/A                                     ; None                                                ; 19.005 ns  ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1] ; DCa[7]  ; m[1]       ;
; N/A                                     ; None                                                ; 19.004 ns  ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2] ; DCa[4]  ; m[4]       ;
; N/A                                     ; None                                                ; 19.004 ns  ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3] ; DCa[9]  ; n[0]       ;
; N/A                                     ; None                                                ; 19.003 ns  ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0] ; DCa[9]  ; m[2]       ;
; N/A                                     ; None                                                ; 19.001 ns  ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2] ; DCa[9]  ; m[2]       ;
; N/A                                     ; None                                                ; 18.998 ns  ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0] ; DCa[3]  ; m[4]       ;
; N/A                                     ; None                                                ; 18.996 ns  ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0] ; DCa[0]  ; m[0]       ;
; N/A                                     ; None                                                ; 18.987 ns  ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2] ; DCa[3]  ; m[2]       ;
; N/A                                     ; None                                                ; 18.986 ns  ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3] ; DCa[3]  ; n[0]       ;
; N/A                                     ; None                                                ; 18.986 ns  ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2] ; DCa[7]  ; m[3]       ;
; N/A                                     ; None                                                ; 18.978 ns  ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1] ; DCa[0]  ; n[0]       ;
; N/A                                     ; None                                                ; 18.978 ns  ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3] ; DCa[6]  ; m[0]       ;
; N/A                                     ; None                                                ; 18.977 ns  ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0] ; DCa[0]  ; m[1]       ;
; N/A                                     ; None                                                ; 18.974 ns  ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3] ; DCa[4]  ; m[2]       ;
; N/A                                     ; None                                                ; 18.971 ns  ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3] ; DCa[1]  ; m[0]       ;
; N/A                                     ; None                                                ; 18.967 ns  ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2] ; DCa[4]  ; m[3]       ;
; N/A                                     ; None                                                ; 18.964 ns  ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3] ; DCa[5]  ; m[0]       ;
; N/A                                     ; None                                                ; 18.961 ns  ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3] ; DCa[2]  ; m[0]       ;
; N/A                                     ; None                                                ; 18.961 ns  ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0] ; DCa[3]  ; m[3]       ;
; N/A                                     ; None                                                ; 18.960 ns  ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3] ; DCa[8]  ; m[0]       ;
; N/A                                     ; None                                                ; 18.959 ns  ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3] ; DCa[6]  ; m[1]       ;
; N/A                                     ; None                                                ; 18.952 ns  ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3] ; DCa[1]  ; m[1]       ;
; N/A                                     ; None                                                ; 18.945 ns  ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3] ; DCa[5]  ; m[1]       ;
; N/A                                     ; None                                                ; 18.942 ns  ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3] ; DCa[2]  ; m[1]       ;
; N/A                                     ; None                                                ; 18.941 ns  ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3] ; DCa[8]  ; m[1]       ;
; N/A                                     ; None                                                ; 18.940 ns  ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1] ; DCa[7]  ; n[0]       ;
; N/A                                     ; None                                                ; 18.939 ns  ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1] ; DCa[6]  ; m[0]       ;
; N/A                                     ; None                                                ; 18.933 ns  ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0] ; DCa[9]  ; m[4]       ;
; N/A                                     ; None                                                ; 18.931 ns  ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2] ; DCa[9]  ; m[4]       ;
; N/A                                     ; None                                                ; 18.930 ns  ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0] ; DCa[8]  ; m[0]       ;
; N/A                                     ; None                                                ; 18.928 ns  ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1] ; DCa[1]  ; m[0]       ;
; N/A                                     ; None                                                ; 18.928 ns  ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3] ; DCa[7]  ; n[2]       ;
; N/A                                     ; None                                                ; 18.924 ns  ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0] ; DCa[5]  ; m[0]       ;
; N/A                                     ; None                                                ; 18.923 ns  ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1] ; DCa[5]  ; m[0]       ;
; N/A                                     ; None                                                ; 18.922 ns  ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3] ; DCa[7]  ; n[4]       ;
; N/A                                     ; None                                                ; 18.921 ns  ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1] ; DCa[2]  ; m[0]       ;
; N/A                                     ; None                                                ; 18.920 ns  ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1] ; DCa[6]  ; m[1]       ;
; N/A                                     ; None                                                ; 18.919 ns  ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0] ; DCa[2]  ; m[0]       ;
; N/A                                     ; None                                                ; 18.917 ns  ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2] ; DCa[3]  ; m[4]       ;
; N/A                                     ; None                                                ; 18.915 ns  ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3] ; DCa[0]  ; m[2]       ;
; N/A                                     ; None                                                ; 18.912 ns  ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0] ; DCa[0]  ; n[0]       ;
; N/A                                     ; None                                                ; 18.911 ns  ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1] ; DCa[4]  ; n[2]       ;
; N/A                                     ; None                                                ; 18.911 ns  ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0] ; DCa[8]  ; m[1]       ;
; N/A                                     ; None                                                ; 18.909 ns  ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1] ; DCa[1]  ; m[1]       ;
; N/A                                     ; None                                                ; 18.905 ns  ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1] ; DCa[4]  ; n[4]       ;
; N/A                                     ; None                                                ; 18.905 ns  ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0] ; DCa[5]  ; m[1]       ;
; N/A                                     ; None                                                ; 18.904 ns  ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3] ; DCa[4]  ; m[4]       ;
; N/A                                     ; None                                                ; 18.904 ns  ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1] ; DCa[5]  ; m[1]       ;
; N/A                                     ; None                                                ; 18.904 ns  ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3] ; DCa[9]  ; m[2]       ;
; N/A                                     ; None                                                ; 18.902 ns  ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1] ; DCa[2]  ; m[1]       ;
; N/A                                     ; None                                                ; 18.900 ns  ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0] ; DCa[2]  ; m[1]       ;
; N/A                                     ; None                                                ; 18.896 ns  ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0] ; DCa[9]  ; m[3]       ;
; N/A                                     ; None                                                ; 18.894 ns  ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3] ; DCa[6]  ; n[0]       ;
; N/A                                     ; None                                                ; 18.894 ns  ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2] ; DCa[9]  ; m[3]       ;
; N/A                                     ; None                                                ; 18.887 ns  ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3] ; DCa[1]  ; n[0]       ;
; N/A                                     ; None                                                ; 18.886 ns  ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3] ; DCa[3]  ; m[2]       ;
; N/A                                     ; None                                                ; 18.882 ns  ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0] ; DCa[7]  ; n[2]       ;
; N/A                                     ; None                                                ; 18.880 ns  ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2] ; DCa[3]  ; m[3]       ;
; N/A                                     ; None                                                ; 18.880 ns  ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3] ; DCa[5]  ; n[0]       ;
; N/A                                     ; None                                                ; 18.878 ns  ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1] ; DCa[0]  ; m[2]       ;
; N/A                                     ; None                                                ; 18.877 ns  ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3] ; DCa[2]  ; n[0]       ;
; N/A                                     ; None                                                ; 18.876 ns  ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0] ; DCa[7]  ; n[4]       ;
; N/A                                     ; None                                                ; 18.876 ns  ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3] ; DCa[8]  ; n[0]       ;
; N/A                                     ; None                                                ; 18.867 ns  ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3] ; DCa[4]  ; m[3]       ;
; N/A                                     ; None                                                ; 18.859 ns  ; Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0] ; DCa[4]  ; n[2]       ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                                                                                                     ;         ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------+---------+------------+


+-------------------------------------------------------------+
; tpd                                                         ;
+-------+-------------------+-----------------+------+--------+
; Slack ; Required P2P Time ; Actual P2P Time ; From ; To     ;
+-------+-------------------+-----------------+------+--------+
; N/A   ; None              ; 11.960 ns       ; m[0] ; clk_D  ;
; N/A   ; None              ; 11.941 ns       ; m[1] ; clk_D  ;
; N/A   ; None              ; 11.876 ns       ; n[0] ; clk_D  ;
; N/A   ; None              ; 11.776 ns       ; m[2] ; clk_D  ;
; N/A   ; None              ; 11.706 ns       ; m[4] ; clk_D  ;
; N/A   ; None              ; 11.669 ns       ; m[3] ; clk_D  ;
; N/A   ; None              ; 11.480 ns       ; n[2] ; clk_D  ;
; N/A   ; None              ; 11.474 ns       ; n[4] ; clk_D  ;
; N/A   ; None              ; 11.409 ns       ; n[1] ; clk_D  ;
; N/A   ; None              ; 11.338 ns       ; n[3] ; clk_D  ;
; N/A   ; None              ; 11.079 ns       ; m[5] ; clk_D  ;
; N/A   ; None              ; 11.061 ns       ; n[5] ; clk_D  ;
; N/A   ; None              ; 10.892 ns       ; m[6] ; clk_D  ;
; N/A   ; None              ; 10.518 ns       ; n[6] ; clk_D  ;
; N/A   ; None              ; 9.938 ns        ; m[0] ; clk_in ;
; N/A   ; None              ; 9.919 ns        ; m[1] ; clk_in ;
; N/A   ; None              ; 9.854 ns        ; n[0] ; clk_in ;
; N/A   ; None              ; 9.754 ns        ; m[2] ; clk_in ;
; N/A   ; None              ; 9.684 ns        ; m[4] ; clk_in ;
; N/A   ; None              ; 9.647 ns        ; m[3] ; clk_in ;
; N/A   ; None              ; 9.615 ns        ; m[7] ; clk_D  ;
; N/A   ; None              ; 9.513 ns        ; n[7] ; clk_D  ;
; N/A   ; None              ; 9.458 ns        ; n[2] ; clk_in ;
; N/A   ; None              ; 9.452 ns        ; n[4] ; clk_in ;
; N/A   ; None              ; 9.387 ns        ; n[1] ; clk_in ;
; N/A   ; None              ; 9.316 ns        ; n[3] ; clk_in ;
; N/A   ; None              ; 9.057 ns        ; m[5] ; clk_in ;
; N/A   ; None              ; 9.039 ns        ; n[5] ; clk_in ;
; N/A   ; None              ; 8.870 ns        ; m[6] ; clk_in ;
; N/A   ; None              ; 8.496 ns        ; n[6] ; clk_in ;
; N/A   ; None              ; 7.593 ns        ; m[7] ; clk_in ;
; N/A   ; None              ; 7.491 ns        ; n[7] ; clk_in ;
+-------+-------------------+-----------------+------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                                            ;
+---------------+-------------+-----------+------+---------------------------------------------------------------------------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From ; To                                                                                                ; To Clock ;
+---------------+-------------+-----------+------+---------------------------------------------------------------------------------------------------+----------+
; N/A           ; None        ; -3.244 ns ; m[4] ; Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_9mh:auto_generated|safe_q[7] ; clk      ;
; N/A           ; None        ; -3.244 ns ; m[4] ; Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_9mh:auto_generated|safe_q[6] ; clk      ;
; N/A           ; None        ; -3.244 ns ; m[4] ; Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_9mh:auto_generated|safe_q[4] ; clk      ;
; N/A           ; None        ; -3.244 ns ; m[4] ; Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_9mh:auto_generated|safe_q[3] ; clk      ;
; N/A           ; None        ; -3.244 ns ; m[4] ; Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_9mh:auto_generated|safe_q[2] ; clk      ;
; N/A           ; None        ; -3.244 ns ; m[4] ; Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_9mh:auto_generated|safe_q[1] ; clk      ;
; N/A           ; None        ; -3.244 ns ; m[4] ; Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_9mh:auto_generated|safe_q[0] ; clk      ;
; N/A           ; None        ; -3.244 ns ; m[4] ; Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_9mh:auto_generated|safe_q[5] ; clk      ;
; N/A           ; None        ; -3.312 ns ; m[6] ; Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_9mh:auto_generated|safe_q[7] ; clk      ;
; N/A           ; None        ; -3.312 ns ; m[6] ; Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_9mh:auto_generated|safe_q[6] ; clk      ;
; N/A           ; None        ; -3.312 ns ; m[6] ; Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_9mh:auto_generated|safe_q[4] ; clk      ;
; N/A           ; None        ; -3.312 ns ; m[6] ; Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_9mh:auto_generated|safe_q[3] ; clk      ;
; N/A           ; None        ; -3.312 ns ; m[6] ; Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_9mh:auto_generated|safe_q[2] ; clk      ;
; N/A           ; None        ; -3.312 ns ; m[6] ; Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_9mh:auto_generated|safe_q[1] ; clk      ;
; N/A           ; None        ; -3.312 ns ; m[6] ; Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_9mh:auto_generated|safe_q[0] ; clk      ;
; N/A           ; None        ; -3.312 ns ; m[6] ; Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_9mh:auto_generated|safe_q[5] ; clk      ;
; N/A           ; None        ; -3.675 ns ; m[1] ; Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_9mh:auto_generated|safe_q[7] ; clk      ;
; N/A           ; None        ; -3.675 ns ; m[1] ; Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_9mh:auto_generated|safe_q[6] ; clk      ;
; N/A           ; None        ; -3.675 ns ; m[1] ; Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_9mh:auto_generated|safe_q[4] ; clk      ;
; N/A           ; None        ; -3.675 ns ; m[1] ; Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_9mh:auto_generated|safe_q[3] ; clk      ;
; N/A           ; None        ; -3.675 ns ; m[1] ; Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_9mh:auto_generated|safe_q[2] ; clk      ;
; N/A           ; None        ; -3.675 ns ; m[1] ; Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_9mh:auto_generated|safe_q[1] ; clk      ;
; N/A           ; None        ; -3.675 ns ; m[1] ; Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_9mh:auto_generated|safe_q[0] ; clk      ;
; N/A           ; None        ; -3.675 ns ; m[1] ; Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_9mh:auto_generated|safe_q[5] ; clk      ;
; N/A           ; None        ; -3.684 ns ; m[3] ; Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_9mh:auto_generated|safe_q[7] ; clk      ;
; N/A           ; None        ; -3.684 ns ; m[3] ; Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_9mh:auto_generated|safe_q[6] ; clk      ;
; N/A           ; None        ; -3.684 ns ; m[3] ; Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_9mh:auto_generated|safe_q[4] ; clk      ;
; N/A           ; None        ; -3.684 ns ; m[3] ; Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_9mh:auto_generated|safe_q[3] ; clk      ;
; N/A           ; None        ; -3.684 ns ; m[3] ; Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_9mh:auto_generated|safe_q[2] ; clk      ;
; N/A           ; None        ; -3.684 ns ; m[3] ; Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_9mh:auto_generated|safe_q[1] ; clk      ;
; N/A           ; None        ; -3.684 ns ; m[3] ; Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_9mh:auto_generated|safe_q[0] ; clk      ;
; N/A           ; None        ; -3.684 ns ; m[3] ; Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_9mh:auto_generated|safe_q[5] ; clk      ;
; N/A           ; None        ; -3.686 ns ; m[7] ; Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_9mh:auto_generated|safe_q[7] ; clk      ;
; N/A           ; None        ; -3.686 ns ; m[7] ; Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_9mh:auto_generated|safe_q[6] ; clk      ;
; N/A           ; None        ; -3.686 ns ; m[7] ; Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_9mh:auto_generated|safe_q[4] ; clk      ;
; N/A           ; None        ; -3.686 ns ; m[7] ; Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_9mh:auto_generated|safe_q[3] ; clk      ;
; N/A           ; None        ; -3.686 ns ; m[7] ; Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_9mh:auto_generated|safe_q[2] ; clk      ;
; N/A           ; None        ; -3.686 ns ; m[7] ; Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_9mh:auto_generated|safe_q[1] ; clk      ;
; N/A           ; None        ; -3.686 ns ; m[7] ; Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_9mh:auto_generated|safe_q[0] ; clk      ;
; N/A           ; None        ; -3.686 ns ; m[7] ; Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_9mh:auto_generated|safe_q[5] ; clk      ;
; N/A           ; None        ; -3.738 ns ; m[5] ; Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_9mh:auto_generated|safe_q[7] ; clk      ;
; N/A           ; None        ; -3.738 ns ; m[5] ; Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_9mh:auto_generated|safe_q[6] ; clk      ;
; N/A           ; None        ; -3.738 ns ; m[5] ; Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_9mh:auto_generated|safe_q[4] ; clk      ;
; N/A           ; None        ; -3.738 ns ; m[5] ; Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_9mh:auto_generated|safe_q[3] ; clk      ;
; N/A           ; None        ; -3.738 ns ; m[5] ; Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_9mh:auto_generated|safe_q[2] ; clk      ;
; N/A           ; None        ; -3.738 ns ; m[5] ; Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_9mh:auto_generated|safe_q[1] ; clk      ;
; N/A           ; None        ; -3.738 ns ; m[5] ; Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_9mh:auto_generated|safe_q[0] ; clk      ;
; N/A           ; None        ; -3.738 ns ; m[5] ; Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_9mh:auto_generated|safe_q[5] ; clk      ;
; N/A           ; None        ; -4.103 ns ; m[0] ; Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_9mh:auto_generated|safe_q[7] ; clk      ;
; N/A           ; None        ; -4.103 ns ; m[0] ; Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_9mh:auto_generated|safe_q[6] ; clk      ;
; N/A           ; None        ; -4.103 ns ; m[0] ; Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_9mh:auto_generated|safe_q[4] ; clk      ;
; N/A           ; None        ; -4.103 ns ; m[0] ; Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_9mh:auto_generated|safe_q[3] ; clk      ;
; N/A           ; None        ; -4.103 ns ; m[0] ; Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_9mh:auto_generated|safe_q[2] ; clk      ;
; N/A           ; None        ; -4.103 ns ; m[0] ; Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_9mh:auto_generated|safe_q[1] ; clk      ;
; N/A           ; None        ; -4.103 ns ; m[0] ; Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_9mh:auto_generated|safe_q[0] ; clk      ;
; N/A           ; None        ; -4.103 ns ; m[0] ; Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_9mh:auto_generated|safe_q[5] ; clk      ;
; N/A           ; None        ; -4.615 ns ; m[2] ; Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_9mh:auto_generated|safe_q[7] ; clk      ;
; N/A           ; None        ; -4.615 ns ; m[2] ; Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_9mh:auto_generated|safe_q[6] ; clk      ;
; N/A           ; None        ; -4.615 ns ; m[2] ; Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_9mh:auto_generated|safe_q[4] ; clk      ;
; N/A           ; None        ; -4.615 ns ; m[2] ; Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_9mh:auto_generated|safe_q[3] ; clk      ;
; N/A           ; None        ; -4.615 ns ; m[2] ; Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_9mh:auto_generated|safe_q[2] ; clk      ;
; N/A           ; None        ; -4.615 ns ; m[2] ; Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_9mh:auto_generated|safe_q[1] ; clk      ;
; N/A           ; None        ; -4.615 ns ; m[2] ; Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_9mh:auto_generated|safe_q[0] ; clk      ;
; N/A           ; None        ; -4.615 ns ; m[2] ; Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_9mh:auto_generated|safe_q[5] ; clk      ;
+---------------+-------------+-----------+------+---------------------------------------------------------------------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition
    Info: Processing started: Fri Sep 28 15:00:47 2018
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Block1 -c Block1
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
    Info: Assuming node "n[0]" is an undefined clock
    Info: Assuming node "m[0]" is an undefined clock
    Info: Assuming node "n[1]" is an undefined clock
    Info: Assuming node "m[1]" is an undefined clock
    Info: Assuming node "m[2]" is an undefined clock
    Info: Assuming node "n[2]" is an undefined clock
    Info: Assuming node "m[3]" is an undefined clock
    Info: Assuming node "n[3]" is an undefined clock
    Info: Assuming node "m[4]" is an undefined clock
    Info: Assuming node "n[4]" is an undefined clock
    Info: Assuming node "n[5]" is an undefined clock
    Info: Assuming node "m[5]" is an undefined clock
    Info: Assuming node "n[6]" is an undefined clock
    Info: Assuming node "m[6]" is an undefined clock
    Info: Assuming node "m[7]" is an undefined clock
    Info: Assuming node "n[7]" is an undefined clock
Warning: Found 59 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected gated clock "Block1:inst|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~35" as buffer
    Info: Detected gated clock "Block1:inst|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_d4g:auto_generated|op_1~37COUT1_49" as buffer
    Info: Detected gated clock "Block1:inst|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_d4g:auto_generated|op_1~37" as buffer
    Info: Detected gated clock "Block1:inst|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~30" as buffer
    Info: Detected gated clock "Block1:inst|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~37COUT1_48" as buffer
    Info: Detected gated clock "Block1:inst|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~37" as buffer
    Info: Detected gated clock "Block1:inst|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_d4g:auto_generated|op_1~32" as buffer
    Info: Detected gated clock "Block1:inst|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~25" as buffer
    Info: Detected gated clock "Block1:inst|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~32COUT1_50" as buffer
    Info: Detected gated clock "Block1:inst|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~32" as buffer
    Info: Detected gated clock "Block1:inst|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_d4g:auto_generated|op_1~27" as buffer
    Info: Detected gated clock "Block1:inst|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~20" as buffer
    Info: Detected gated clock "Block1:inst|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~27COUT1_52" as buffer
    Info: Detected gated clock "Block1:inst|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~27" as buffer
    Info: Detected gated clock "Block1:inst|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_d4g:auto_generated|op_1~22" as buffer
    Info: Detected gated clock "Block1:inst|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~15" as buffer
    Info: Detected gated clock "Block1:inst|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~30" as buffer
    Info: Detected gated clock "Block1:inst|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~25" as buffer
    Info: Detected gated clock "Block1:inst|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~22COUT1_45" as buffer
    Info: Detected gated clock "Block1:inst|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~22" as buffer
    Info: Detected gated clock "Block1:inst|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~37" as buffer
    Info: Detected gated clock "Block1:inst|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~20" as buffer
    Info: Detected gated clock "Block1:inst|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~32COUT1_47" as buffer
    Info: Detected gated clock "Block1:inst|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~32" as buffer
    Info: Detected gated clock "Block1:inst|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~10" as buffer
    Info: Detected gated clock "Block1:inst|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~15" as buffer
    Info: Detected gated clock "Block1:inst|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~10" as buffer
    Info: Detected ripple clock "Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_9mh:auto_generated|safe_q[5]" as buffer
    Info: Detected ripple clock "Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_9mh:auto_generated|safe_q[0]" as buffer
    Info: Detected ripple clock "Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_9mh:auto_generated|safe_q[1]" as buffer
    Info: Detected ripple clock "Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_9mh:auto_generated|safe_q[2]" as buffer
    Info: Detected ripple clock "Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_9mh:auto_generated|safe_q[3]" as buffer
    Info: Detected gated clock "Block1:inst|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~27COUT1_49" as buffer
    Info: Detected gated clock "Block1:inst|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~27" as buffer
    Info: Detected ripple clock "Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_9mh:auto_generated|safe_q[4]" as buffer
    Info: Detected ripple clock "Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_9mh:auto_generated|safe_q[6]" as buffer
    Info: Detected gated clock "Block1:inst|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~12COUT1_56" as buffer
    Info: Detected gated clock "Block1:inst|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~12" as buffer
    Info: Detected gated clock "Block1:inst|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~22COUT1_54" as buffer
    Info: Detected gated clock "Block1:inst|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~22" as buffer
    Info: Detected gated clock "Block1:inst|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_d4g:auto_generated|op_1~12" as buffer
    Info: Detected gated clock "Block1:inst|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~5" as buffer
    Info: Detected gated clock "Block1:inst|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~5" as buffer
    Info: Detected gated clock "Block1:inst|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~7COUT1_53" as buffer
    Info: Detected gated clock "Block1:inst|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~7" as buffer
    Info: Detected gated clock "Block1:inst|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~12" as buffer
    Info: Detected ripple clock "Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_9mh:auto_generated|safe_q[7]" as buffer
    Info: Detected gated clock "Block1:inst|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~7COUT1_58" as buffer
    Info: Detected gated clock "Block1:inst|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~7" as buffer
    Info: Detected gated clock "Block1:inst|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~17" as buffer
    Info: Detected gated clock "Block1:inst|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_d4g:auto_generated|op_1~7" as buffer
    Info: Detected gated clock "Block1:inst|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~0" as buffer
    Info: Detected gated clock "Block1:inst|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~0" as buffer
    Info: Detected gated clock "Block2_0:inst3|inst4~0" as buffer
    Info: Detected gated clock "Block2_0:inst3|inst4" as buffer
    Info: Detected ripple clock "Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[1]" as buffer
    Info: Detected ripple clock "Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[0]" as buffer
    Info: Detected ripple clock "Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[2]" as buffer
    Info: Detected ripple clock "Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[3]" as buffer
Info: Clock "clk" has Internal fmax of 88.74 MHz between source register "Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_9mh:auto_generated|safe_q[0]" and destination register "Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_9mh:auto_generated|safe_q[7]" (period= 11.269 ns)
    Info: + Longest register to register delay is 10.826 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X6_Y4_N0; Fanout = 6; REG Node = 'Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_9mh:auto_generated|safe_q[0]'
        Info: 2: + IC(0.580 ns) + CELL(0.467 ns) = 1.047 ns; Loc. = LC_X6_Y4_N8; Fanout = 1; COMB Node = 'Block1:inst|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cout[0]'
        Info: 3: + IC(0.000 ns) + CELL(0.509 ns) = 1.556 ns; Loc. = LC_X6_Y4_N9; Fanout = 3; COMB Node = 'Block1:inst|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~37'
        Info: 4: + IC(1.438 ns) + CELL(0.467 ns) = 3.461 ns; Loc. = LC_X6_Y3_N1; Fanout = 2; COMB Node = 'Block1:inst|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~22'
        Info: 5: + IC(0.000 ns) + CELL(0.509 ns) = 3.970 ns; Loc. = LC_X6_Y3_N2; Fanout = 5; COMB Node = 'Block1:inst|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~30'
        Info: 6: + IC(1.142 ns) + CELL(0.319 ns) = 5.431 ns; Loc. = LC_X5_Y3_N9; Fanout = 1; COMB Node = 'Block1:inst|lpm_compare0:inst4|lpm_compare:lpm_compare_component|cmpr_i7g:auto_generated|_~0'
        Info: 7: + IC(1.495 ns) + CELL(0.319 ns) = 7.245 ns; Loc. = LC_X7_Y4_N9; Fanout = 1; COMB Node = 'Block1:inst|lpm_compare0:inst4|lpm_compare:lpm_compare_component|cmpr_i7g:auto_generated|aeb_int~3'
        Info: 8: + IC(1.157 ns) + CELL(0.319 ns) = 8.721 ns; Loc. = LC_X6_Y3_N0; Fanout = 8; COMB Node = 'Block1:inst|lpm_compare0:inst4|lpm_compare:lpm_compare_component|cmpr_i7g:auto_generated|aleb'
        Info: 9: + IC(1.005 ns) + CELL(1.100 ns) = 10.826 ns; Loc. = LC_X6_Y4_N7; Fanout = 2; REG Node = 'Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_9mh:auto_generated|safe_q[7]'
        Info: Total cell delay = 4.009 ns ( 37.03 % )
        Info: Total interconnect delay = 6.817 ns ( 62.97 % )
    Info: - Smallest clock skew is 0.000 ns
        Info: + Shortest clock path from clock "clk" to destination register is 2.093 ns
            Info: 1: + IC(0.000 ns) + CELL(0.727 ns) = 0.727 ns; Loc. = PIN_14; Fanout = 8; CLK Node = 'clk'
            Info: 2: + IC(0.792 ns) + CELL(0.574 ns) = 2.093 ns; Loc. = LC_X6_Y4_N7; Fanout = 2; REG Node = 'Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_9mh:auto_generated|safe_q[7]'
            Info: Total cell delay = 1.301 ns ( 62.16 % )
            Info: Total interconnect delay = 0.792 ns ( 37.84 % )
        Info: - Longest clock path from clock "clk" to source register is 2.093 ns
            Info: 1: + IC(0.000 ns) + CELL(0.727 ns) = 0.727 ns; Loc. = PIN_14; Fanout = 8; CLK Node = 'clk'
            Info: 2: + IC(0.792 ns) + CELL(0.574 ns) = 2.093 ns; Loc. = LC_X6_Y4_N0; Fanout = 6; REG Node = 'Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_9mh:auto_generated|safe_q[0]'
            Info: Total cell delay = 1.301 ns ( 62.16 % )
            Info: Total interconnect delay = 0.792 ns ( 37.84 % )
    Info: + Micro clock to output delay of source is 0.235 ns
    Info: + Micro setup delay of destination is 0.208 ns
Info: Clock "n[0]" has Internal fmax of 183.18 MHz between source register "Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0]" and destination register "Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]" (period= 5.459 ns)
    Info: + Longest register to register delay is 2.158 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X3_Y3_N5; Fanout = 19; REG Node = 'Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0]'
        Info: 2: + IC(0.667 ns) + CELL(0.611 ns) = 1.278 ns; Loc. = LC_X3_Y3_N5; Fanout = 2; COMB Node = 'Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|counter_cella0~COUT'
        Info: 3: + IC(0.000 ns) + CELL(0.077 ns) = 1.355 ns; Loc. = LC_X3_Y3_N6; Fanout = 2; COMB Node = 'Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|counter_cella1~COUT'
        Info: 4: + IC(0.000 ns) + CELL(0.077 ns) = 1.432 ns; Loc. = LC_X3_Y3_N7; Fanout = 1; COMB Node = 'Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|counter_cella2~COUT'
        Info: 5: + IC(0.000 ns) + CELL(0.726 ns) = 2.158 ns; Loc. = LC_X3_Y3_N8; Fanout = 17; REG Node = 'Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]'
        Info: Total cell delay = 1.491 ns ( 69.09 % )
        Info: Total interconnect delay = 0.667 ns ( 30.91 % )
    Info: - Smallest clock skew is -2.858 ns
        Info: + Shortest clock path from clock "n[0]" to destination register is 11.229 ns
            Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_18; Fanout = 3; CLK Node = 'n[0]'
            Info: 2: + IC(1.555 ns) + CELL(0.464 ns) = 2.727 ns; Loc. = LC_X6_Y1_N0; Fanout = 2; COMB Node = 'Block1:inst|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~37COUT1_48'
            Info: 3: + IC(0.000 ns) + CELL(0.069 ns) = 2.796 ns; Loc. = LC_X6_Y1_N1; Fanout = 2; COMB Node = 'Block1:inst|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~32COUT1_50'
            Info: 4: + IC(0.000 ns) + CELL(0.069 ns) = 2.865 ns; Loc. = LC_X6_Y1_N2; Fanout = 2; COMB Node = 'Block1:inst|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~27COUT1_52'
            Info: 5: + IC(0.000 ns) + CELL(0.069 ns) = 2.934 ns; Loc. = LC_X6_Y1_N3; Fanout = 2; COMB Node = 'Block1:inst|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~22COUT1_54'
            Info: 6: + IC(0.000 ns) + CELL(0.157 ns) = 3.091 ns; Loc. = LC_X6_Y1_N4; Fanout = 3; COMB Node = 'Block1:inst|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~17'
            Info: 7: + IC(0.000 ns) + CELL(0.609 ns) = 3.700 ns; Loc. = LC_X6_Y1_N7; Fanout = 1; COMB Node = 'Block1:inst|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~0'
            Info: 8: + IC(1.176 ns) + CELL(0.571 ns) = 5.447 ns; Loc. = LC_X5_Y3_N7; Fanout = 1; COMB Node = 'Block1:inst|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_d4g:auto_generated|op_1~0'
            Info: 9: + IC(0.191 ns) + CELL(0.125 ns) = 5.763 ns; Loc. = LC_X5_Y3_N8; Fanout = 10; COMB Node = 'Block1:inst|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_d4g:auto_generated|op_1'
            Info: 10: + IC(1.401 ns) + CELL(0.462 ns) = 7.626 ns; Loc. = LC_X7_Y2_N3; Fanout = 1; COMB Node = 'Block2_0:inst3|inst4~0'
            Info: 11: + IC(0.191 ns) + CELL(0.125 ns) = 7.942 ns; Loc. = LC_X7_Y2_N4; Fanout = 5; COMB Node = 'Block2_0:inst3|inst4'
            Info: 12: + IC(2.713 ns) + CELL(0.574 ns) = 11.229 ns; Loc. = LC_X3_Y3_N8; Fanout = 17; REG Node = 'Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]'
            Info: Total cell delay = 4.002 ns ( 35.64 % )
            Info: Total interconnect delay = 7.227 ns ( 64.36 % )
        Info: - Longest clock path from clock "n[0]" to source register is 14.087 ns
            Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_18; Fanout = 3; CLK Node = 'n[0]'
            Info: 2: + IC(1.555 ns) + CELL(0.467 ns) = 2.730 ns; Loc. = LC_X6_Y1_N0; Fanout = 2; COMB Node = 'Block1:inst|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~37'
            Info: 3: + IC(0.000 ns) + CELL(0.077 ns) = 2.807 ns; Loc. = LC_X6_Y1_N1; Fanout = 2; COMB Node = 'Block1:inst|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~32'
            Info: 4: + IC(0.000 ns) + CELL(0.077 ns) = 2.884 ns; Loc. = LC_X6_Y1_N2; Fanout = 2; COMB Node = 'Block1:inst|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~27'
            Info: 5: + IC(0.000 ns) + CELL(0.077 ns) = 2.961 ns; Loc. = LC_X6_Y1_N3; Fanout = 2; COMB Node = 'Block1:inst|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~22'
            Info: 6: + IC(0.000 ns) + CELL(0.163 ns) = 3.124 ns; Loc. = LC_X6_Y1_N4; Fanout = 3; COMB Node = 'Block1:inst|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~17'
            Info: 7: + IC(0.000 ns) + CELL(0.609 ns) = 3.733 ns; Loc. = LC_X6_Y1_N5; Fanout = 2; COMB Node = 'Block1:inst|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~10'
            Info: 8: + IC(1.514 ns) + CELL(0.611 ns) = 5.858 ns; Loc. = LC_X5_Y3_N5; Fanout = 1; COMB Node = 'Block1:inst|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_d4g:auto_generated|op_1~12'
            Info: 9: + IC(0.000 ns) + CELL(0.077 ns) = 5.935 ns; Loc. = LC_X5_Y3_N6; Fanout = 1; COMB Node = 'Block1:inst|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_d4g:auto_generated|op_1~7'
            Info: 10: + IC(0.000 ns) + CELL(0.509 ns) = 6.444 ns; Loc. = LC_X5_Y3_N7; Fanout = 1; COMB Node = 'Block1:inst|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_d4g:auto_generated|op_1~0'
            Info: 11: + IC(0.191 ns) + CELL(0.125 ns) = 6.760 ns; Loc. = LC_X5_Y3_N8; Fanout = 10; COMB Node = 'Block1:inst|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_d4g:auto_generated|op_1'
            Info: 12: + IC(1.974 ns) + CELL(0.809 ns) = 9.543 ns; Loc. = LC_X7_Y2_N6; Fanout = 6; REG Node = 'Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[1]'
            Info: 13: + IC(0.622 ns) + CELL(0.319 ns) = 10.484 ns; Loc. = LC_X7_Y2_N3; Fanout = 1; COMB Node = 'Block2_0:inst3|inst4~0'
            Info: 14: + IC(0.191 ns) + CELL(0.125 ns) = 10.800 ns; Loc. = LC_X7_Y2_N4; Fanout = 5; COMB Node = 'Block2_0:inst3|inst4'
            Info: 15: + IC(2.713 ns) + CELL(0.574 ns) = 14.087 ns; Loc. = LC_X3_Y3_N5; Fanout = 19; REG Node = 'Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0]'
            Info: Total cell delay = 5.327 ns ( 37.82 % )
            Info: Total interconnect delay = 8.760 ns ( 62.18 % )
    Info: + Micro clock to output delay of source is 0.235 ns
    Info: + Micro setup delay of destination is 0.208 ns
Info: Clock "m[0]" has Internal fmax of 183.18 MHz between source register "Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0]" and destination register "Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]" (period= 5.459 ns)
    Info: + Longest register to register delay is 2.158 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X3_Y3_N5; Fanout = 19; REG Node = 'Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0]'
        Info: 2: + IC(0.667 ns) + CELL(0.611 ns) = 1.278 ns; Loc. = LC_X3_Y3_N5; Fanout = 2; COMB Node = 'Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|counter_cella0~COUT'
        Info: 3: + IC(0.000 ns) + CELL(0.077 ns) = 1.355 ns; Loc. = LC_X3_Y3_N6; Fanout = 2; COMB Node = 'Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|counter_cella1~COUT'
        Info: 4: + IC(0.000 ns) + CELL(0.077 ns) = 1.432 ns; Loc. = LC_X3_Y3_N7; Fanout = 1; COMB Node = 'Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|counter_cella2~COUT'
        Info: 5: + IC(0.000 ns) + CELL(0.726 ns) = 2.158 ns; Loc. = LC_X3_Y3_N8; Fanout = 17; REG Node = 'Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]'
        Info: Total cell delay = 1.491 ns ( 69.09 % )
        Info: Total interconnect delay = 0.667 ns ( 30.91 % )
    Info: - Smallest clock skew is -2.858 ns
        Info: + Shortest clock path from clock "m[0]" to destination register is 11.313 ns
            Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_61; Fanout = 6; CLK Node = 'm[0]'
            Info: 2: + IC(1.495 ns) + CELL(0.608 ns) = 2.811 ns; Loc. = LC_X6_Y1_N0; Fanout = 2; COMB Node = 'Block1:inst|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~37COUT1_48'
            Info: 3: + IC(0.000 ns) + CELL(0.069 ns) = 2.880 ns; Loc. = LC_X6_Y1_N1; Fanout = 2; COMB Node = 'Block1:inst|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~32COUT1_50'
            Info: 4: + IC(0.000 ns) + CELL(0.069 ns) = 2.949 ns; Loc. = LC_X6_Y1_N2; Fanout = 2; COMB Node = 'Block1:inst|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~27COUT1_52'
            Info: 5: + IC(0.000 ns) + CELL(0.069 ns) = 3.018 ns; Loc. = LC_X6_Y1_N3; Fanout = 2; COMB Node = 'Block1:inst|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~22COUT1_54'
            Info: 6: + IC(0.000 ns) + CELL(0.157 ns) = 3.175 ns; Loc. = LC_X6_Y1_N4; Fanout = 3; COMB Node = 'Block1:inst|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~17'
            Info: 7: + IC(0.000 ns) + CELL(0.609 ns) = 3.784 ns; Loc. = LC_X6_Y1_N7; Fanout = 1; COMB Node = 'Block1:inst|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~0'
            Info: 8: + IC(1.176 ns) + CELL(0.571 ns) = 5.531 ns; Loc. = LC_X5_Y3_N7; Fanout = 1; COMB Node = 'Block1:inst|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_d4g:auto_generated|op_1~0'
            Info: 9: + IC(0.191 ns) + CELL(0.125 ns) = 5.847 ns; Loc. = LC_X5_Y3_N8; Fanout = 10; COMB Node = 'Block1:inst|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_d4g:auto_generated|op_1'
            Info: 10: + IC(1.401 ns) + CELL(0.462 ns) = 7.710 ns; Loc. = LC_X7_Y2_N3; Fanout = 1; COMB Node = 'Block2_0:inst3|inst4~0'
            Info: 11: + IC(0.191 ns) + CELL(0.125 ns) = 8.026 ns; Loc. = LC_X7_Y2_N4; Fanout = 5; COMB Node = 'Block2_0:inst3|inst4'
            Info: 12: + IC(2.713 ns) + CELL(0.574 ns) = 11.313 ns; Loc. = LC_X3_Y3_N8; Fanout = 17; REG Node = 'Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]'
            Info: Total cell delay = 4.146 ns ( 36.65 % )
            Info: Total interconnect delay = 7.167 ns ( 63.35 % )
        Info: - Longest clock path from clock "m[0]" to source register is 14.171 ns
            Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_61; Fanout = 6; CLK Node = 'm[0]'
            Info: 2: + IC(1.495 ns) + CELL(0.611 ns) = 2.814 ns; Loc. = LC_X6_Y1_N0; Fanout = 2; COMB Node = 'Block1:inst|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~37'
            Info: 3: + IC(0.000 ns) + CELL(0.077 ns) = 2.891 ns; Loc. = LC_X6_Y1_N1; Fanout = 2; COMB Node = 'Block1:inst|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~32'
            Info: 4: + IC(0.000 ns) + CELL(0.077 ns) = 2.968 ns; Loc. = LC_X6_Y1_N2; Fanout = 2; COMB Node = 'Block1:inst|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~27'
            Info: 5: + IC(0.000 ns) + CELL(0.077 ns) = 3.045 ns; Loc. = LC_X6_Y1_N3; Fanout = 2; COMB Node = 'Block1:inst|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~22'
            Info: 6: + IC(0.000 ns) + CELL(0.163 ns) = 3.208 ns; Loc. = LC_X6_Y1_N4; Fanout = 3; COMB Node = 'Block1:inst|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~17'
            Info: 7: + IC(0.000 ns) + CELL(0.609 ns) = 3.817 ns; Loc. = LC_X6_Y1_N5; Fanout = 2; COMB Node = 'Block1:inst|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~10'
            Info: 8: + IC(1.514 ns) + CELL(0.611 ns) = 5.942 ns; Loc. = LC_X5_Y3_N5; Fanout = 1; COMB Node = 'Block1:inst|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_d4g:auto_generated|op_1~12'
            Info: 9: + IC(0.000 ns) + CELL(0.077 ns) = 6.019 ns; Loc. = LC_X5_Y3_N6; Fanout = 1; COMB Node = 'Block1:inst|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_d4g:auto_generated|op_1~7'
            Info: 10: + IC(0.000 ns) + CELL(0.509 ns) = 6.528 ns; Loc. = LC_X5_Y3_N7; Fanout = 1; COMB Node = 'Block1:inst|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_d4g:auto_generated|op_1~0'
            Info: 11: + IC(0.191 ns) + CELL(0.125 ns) = 6.844 ns; Loc. = LC_X5_Y3_N8; Fanout = 10; COMB Node = 'Block1:inst|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_d4g:auto_generated|op_1'
            Info: 12: + IC(1.974 ns) + CELL(0.809 ns) = 9.627 ns; Loc. = LC_X7_Y2_N6; Fanout = 6; REG Node = 'Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[1]'
            Info: 13: + IC(0.622 ns) + CELL(0.319 ns) = 10.568 ns; Loc. = LC_X7_Y2_N3; Fanout = 1; COMB Node = 'Block2_0:inst3|inst4~0'
            Info: 14: + IC(0.191 ns) + CELL(0.125 ns) = 10.884 ns; Loc. = LC_X7_Y2_N4; Fanout = 5; COMB Node = 'Block2_0:inst3|inst4'
            Info: 15: + IC(2.713 ns) + CELL(0.574 ns) = 14.171 ns; Loc. = LC_X3_Y3_N5; Fanout = 19; REG Node = 'Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0]'
            Info: Total cell delay = 5.471 ns ( 38.61 % )
            Info: Total interconnect delay = 8.700 ns ( 61.39 % )
    Info: + Micro clock to output delay of source is 0.235 ns
    Info: + Micro setup delay of destination is 0.208 ns
Info: Clock "n[1]" has Internal fmax of 183.18 MHz between source register "Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0]" and destination register "Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]" (period= 5.459 ns)
    Info: + Longest register to register delay is 2.158 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X3_Y3_N5; Fanout = 19; REG Node = 'Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0]'
        Info: 2: + IC(0.667 ns) + CELL(0.611 ns) = 1.278 ns; Loc. = LC_X3_Y3_N5; Fanout = 2; COMB Node = 'Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|counter_cella0~COUT'
        Info: 3: + IC(0.000 ns) + CELL(0.077 ns) = 1.355 ns; Loc. = LC_X3_Y3_N6; Fanout = 2; COMB Node = 'Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|counter_cella1~COUT'
        Info: 4: + IC(0.000 ns) + CELL(0.077 ns) = 1.432 ns; Loc. = LC_X3_Y3_N7; Fanout = 1; COMB Node = 'Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|counter_cella2~COUT'
        Info: 5: + IC(0.000 ns) + CELL(0.726 ns) = 2.158 ns; Loc. = LC_X3_Y3_N8; Fanout = 17; REG Node = 'Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]'
        Info: Total cell delay = 1.491 ns ( 69.09 % )
        Info: Total interconnect delay = 0.667 ns ( 30.91 % )
    Info: - Smallest clock skew is -2.858 ns
        Info: + Shortest clock path from clock "n[1]" to destination register is 10.762 ns
            Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_56; Fanout = 3; CLK Node = 'n[1]'
            Info: 2: + IC(1.165 ns) + CELL(0.462 ns) = 2.335 ns; Loc. = LC_X6_Y1_N1; Fanout = 2; COMB Node = 'Block1:inst|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~30'
            Info: 3: + IC(1.133 ns) + CELL(0.608 ns) = 4.076 ns; Loc. = LC_X5_Y3_N1; Fanout = 1; COMB Node = 'Block1:inst|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_d4g:auto_generated|op_1~32COUT1_51'
            Info: 4: + IC(0.000 ns) + CELL(0.069 ns) = 4.145 ns; Loc. = LC_X5_Y3_N2; Fanout = 1; COMB Node = 'Block1:inst|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_d4g:auto_generated|op_1~27COUT1_53'
            Info: 5: + IC(0.000 ns) + CELL(0.069 ns) = 4.214 ns; Loc. = LC_X5_Y3_N3; Fanout = 1; COMB Node = 'Block1:inst|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_d4g:auto_generated|op_1~22COUT1_55'
            Info: 6: + IC(0.000 ns) + CELL(0.157 ns) = 4.371 ns; Loc. = LC_X5_Y3_N4; Fanout = 1; COMB Node = 'Block1:inst|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_d4g:auto_generated|op_1~17'
            Info: 7: + IC(0.000 ns) + CELL(0.609 ns) = 4.980 ns; Loc. = LC_X5_Y3_N7; Fanout = 1; COMB Node = 'Block1:inst|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_d4g:auto_generated|op_1~0'
            Info: 8: + IC(0.191 ns) + CELL(0.125 ns) = 5.296 ns; Loc. = LC_X5_Y3_N8; Fanout = 10; COMB Node = 'Block1:inst|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_d4g:auto_generated|op_1'
            Info: 9: + IC(1.401 ns) + CELL(0.462 ns) = 7.159 ns; Loc. = LC_X7_Y2_N3; Fanout = 1; COMB Node = 'Block2_0:inst3|inst4~0'
            Info: 10: + IC(0.191 ns) + CELL(0.125 ns) = 7.475 ns; Loc. = LC_X7_Y2_N4; Fanout = 5; COMB Node = 'Block2_0:inst3|inst4'
            Info: 11: + IC(2.713 ns) + CELL(0.574 ns) = 10.762 ns; Loc. = LC_X3_Y3_N8; Fanout = 17; REG Node = 'Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]'
            Info: Total cell delay = 3.968 ns ( 36.87 % )
            Info: Total interconnect delay = 6.794 ns ( 63.13 % )
        Info: - Longest clock path from clock "n[1]" to source register is 13.620 ns
            Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_56; Fanout = 3; CLK Node = 'n[1]'
            Info: 2: + IC(1.165 ns) + CELL(0.467 ns) = 2.340 ns; Loc. = LC_X6_Y1_N1; Fanout = 2; COMB Node = 'Block1:inst|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~32'
            Info: 3: + IC(0.000 ns) + CELL(0.077 ns) = 2.417 ns; Loc. = LC_X6_Y1_N2; Fanout = 2; COMB Node = 'Block1:inst|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~27'
            Info: 4: + IC(0.000 ns) + CELL(0.077 ns) = 2.494 ns; Loc. = LC_X6_Y1_N3; Fanout = 2; COMB Node = 'Block1:inst|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~22'
            Info: 5: + IC(0.000 ns) + CELL(0.163 ns) = 2.657 ns; Loc. = LC_X6_Y1_N4; Fanout = 3; COMB Node = 'Block1:inst|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~17'
            Info: 6: + IC(0.000 ns) + CELL(0.609 ns) = 3.266 ns; Loc. = LC_X6_Y1_N5; Fanout = 2; COMB Node = 'Block1:inst|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~10'
            Info: 7: + IC(1.514 ns) + CELL(0.611 ns) = 5.391 ns; Loc. = LC_X5_Y3_N5; Fanout = 1; COMB Node = 'Block1:inst|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_d4g:auto_generated|op_1~12'
            Info: 8: + IC(0.000 ns) + CELL(0.077 ns) = 5.468 ns; Loc. = LC_X5_Y3_N6; Fanout = 1; COMB Node = 'Block1:inst|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_d4g:auto_generated|op_1~7'
            Info: 9: + IC(0.000 ns) + CELL(0.509 ns) = 5.977 ns; Loc. = LC_X5_Y3_N7; Fanout = 1; COMB Node = 'Block1:inst|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_d4g:auto_generated|op_1~0'
            Info: 10: + IC(0.191 ns) + CELL(0.125 ns) = 6.293 ns; Loc. = LC_X5_Y3_N8; Fanout = 10; COMB Node = 'Block1:inst|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_d4g:auto_generated|op_1'
            Info: 11: + IC(1.974 ns) + CELL(0.809 ns) = 9.076 ns; Loc. = LC_X7_Y2_N6; Fanout = 6; REG Node = 'Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[1]'
            Info: 12: + IC(0.622 ns) + CELL(0.319 ns) = 10.017 ns; Loc. = LC_X7_Y2_N3; Fanout = 1; COMB Node = 'Block2_0:inst3|inst4~0'
            Info: 13: + IC(0.191 ns) + CELL(0.125 ns) = 10.333 ns; Loc. = LC_X7_Y2_N4; Fanout = 5; COMB Node = 'Block2_0:inst3|inst4'
            Info: 14: + IC(2.713 ns) + CELL(0.574 ns) = 13.620 ns; Loc. = LC_X3_Y3_N5; Fanout = 19; REG Node = 'Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0]'
            Info: Total cell delay = 5.250 ns ( 38.55 % )
            Info: Total interconnect delay = 8.370 ns ( 61.45 % )
    Info: + Micro clock to output delay of source is 0.235 ns
    Info: + Micro setup delay of destination is 0.208 ns
Info: Clock "m[1]" has Internal fmax of 182.02 MHz between source register "Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0]" and destination register "Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]" (period= 5.494 ns)
    Info: + Longest register to register delay is 2.158 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X3_Y3_N5; Fanout = 19; REG Node = 'Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0]'
        Info: 2: + IC(0.667 ns) + CELL(0.611 ns) = 1.278 ns; Loc. = LC_X3_Y3_N5; Fanout = 2; COMB Node = 'Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|counter_cella0~COUT'
        Info: 3: + IC(0.000 ns) + CELL(0.077 ns) = 1.355 ns; Loc. = LC_X3_Y3_N6; Fanout = 2; COMB Node = 'Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|counter_cella1~COUT'
        Info: 4: + IC(0.000 ns) + CELL(0.077 ns) = 1.432 ns; Loc. = LC_X3_Y3_N7; Fanout = 1; COMB Node = 'Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|counter_cella2~COUT'
        Info: 5: + IC(0.000 ns) + CELL(0.726 ns) = 2.158 ns; Loc. = LC_X3_Y3_N8; Fanout = 17; REG Node = 'Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]'
        Info: Total cell delay = 1.491 ns ( 69.09 % )
        Info: Total interconnect delay = 0.667 ns ( 30.91 % )
    Info: - Smallest clock skew is -2.893 ns
        Info: + Shortest clock path from clock "m[1]" to destination register is 11.259 ns
            Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_68; Fanout = 6; CLK Node = 'm[1]'
            Info: 2: + IC(1.553 ns) + CELL(0.571 ns) = 2.832 ns; Loc. = LC_X6_Y1_N1; Fanout = 2; COMB Node = 'Block1:inst|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~30'
            Info: 3: + IC(1.133 ns) + CELL(0.608 ns) = 4.573 ns; Loc. = LC_X5_Y3_N1; Fanout = 1; COMB Node = 'Block1:inst|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_d4g:auto_generated|op_1~32COUT1_51'
            Info: 4: + IC(0.000 ns) + CELL(0.069 ns) = 4.642 ns; Loc. = LC_X5_Y3_N2; Fanout = 1; COMB Node = 'Block1:inst|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_d4g:auto_generated|op_1~27COUT1_53'
            Info: 5: + IC(0.000 ns) + CELL(0.069 ns) = 4.711 ns; Loc. = LC_X5_Y3_N3; Fanout = 1; COMB Node = 'Block1:inst|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_d4g:auto_generated|op_1~22COUT1_55'
            Info: 6: + IC(0.000 ns) + CELL(0.157 ns) = 4.868 ns; Loc. = LC_X5_Y3_N4; Fanout = 1; COMB Node = 'Block1:inst|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_d4g:auto_generated|op_1~17'
            Info: 7: + IC(0.000 ns) + CELL(0.609 ns) = 5.477 ns; Loc. = LC_X5_Y3_N7; Fanout = 1; COMB Node = 'Block1:inst|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_d4g:auto_generated|op_1~0'
            Info: 8: + IC(0.191 ns) + CELL(0.125 ns) = 5.793 ns; Loc. = LC_X5_Y3_N8; Fanout = 10; COMB Node = 'Block1:inst|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_d4g:auto_generated|op_1'
            Info: 9: + IC(1.401 ns) + CELL(0.462 ns) = 7.656 ns; Loc. = LC_X7_Y2_N3; Fanout = 1; COMB Node = 'Block2_0:inst3|inst4~0'
            Info: 10: + IC(0.191 ns) + CELL(0.125 ns) = 7.972 ns; Loc. = LC_X7_Y2_N4; Fanout = 5; COMB Node = 'Block2_0:inst3|inst4'
            Info: 11: + IC(2.713 ns) + CELL(0.574 ns) = 11.259 ns; Loc. = LC_X3_Y3_N8; Fanout = 17; REG Node = 'Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]'
            Info: Total cell delay = 4.077 ns ( 36.21 % )
            Info: Total interconnect delay = 7.182 ns ( 63.79 % )
        Info: - Longest clock path from clock "m[1]" to source register is 14.152 ns
            Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_68; Fanout = 6; CLK Node = 'm[1]'
            Info: 2: + IC(1.553 ns) + CELL(0.611 ns) = 2.872 ns; Loc. = LC_X6_Y1_N1; Fanout = 2; COMB Node = 'Block1:inst|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~32'
            Info: 3: + IC(0.000 ns) + CELL(0.077 ns) = 2.949 ns; Loc. = LC_X6_Y1_N2; Fanout = 2; COMB Node = 'Block1:inst|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~27'
            Info: 4: + IC(0.000 ns) + CELL(0.077 ns) = 3.026 ns; Loc. = LC_X6_Y1_N3; Fanout = 2; COMB Node = 'Block1:inst|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~22'
            Info: 5: + IC(0.000 ns) + CELL(0.163 ns) = 3.189 ns; Loc. = LC_X6_Y1_N4; Fanout = 3; COMB Node = 'Block1:inst|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~17'
            Info: 6: + IC(0.000 ns) + CELL(0.609 ns) = 3.798 ns; Loc. = LC_X6_Y1_N5; Fanout = 2; COMB Node = 'Block1:inst|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~10'
            Info: 7: + IC(1.514 ns) + CELL(0.611 ns) = 5.923 ns; Loc. = LC_X5_Y3_N5; Fanout = 1; COMB Node = 'Block1:inst|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_d4g:auto_generated|op_1~12'
            Info: 8: + IC(0.000 ns) + CELL(0.077 ns) = 6.000 ns; Loc. = LC_X5_Y3_N6; Fanout = 1; COMB Node = 'Block1:inst|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_d4g:auto_generated|op_1~7'
            Info: 9: + IC(0.000 ns) + CELL(0.509 ns) = 6.509 ns; Loc. = LC_X5_Y3_N7; Fanout = 1; COMB Node = 'Block1:inst|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_d4g:auto_generated|op_1~0'
            Info: 10: + IC(0.191 ns) + CELL(0.125 ns) = 6.825 ns; Loc. = LC_X5_Y3_N8; Fanout = 10; COMB Node = 'Block1:inst|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_d4g:auto_generated|op_1'
            Info: 11: + IC(1.974 ns) + CELL(0.809 ns) = 9.608 ns; Loc. = LC_X7_Y2_N6; Fanout = 6; REG Node = 'Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[1]'
            Info: 12: + IC(0.622 ns) + CELL(0.319 ns) = 10.549 ns; Loc. = LC_X7_Y2_N3; Fanout = 1; COMB Node = 'Block2_0:inst3|inst4~0'
            Info: 13: + IC(0.191 ns) + CELL(0.125 ns) = 10.865 ns; Loc. = LC_X7_Y2_N4; Fanout = 5; COMB Node = 'Block2_0:inst3|inst4'
            Info: 14: + IC(2.713 ns) + CELL(0.574 ns) = 14.152 ns; Loc. = LC_X3_Y3_N5; Fanout = 19; REG Node = 'Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0]'
            Info: Total cell delay = 5.394 ns ( 38.11 % )
            Info: Total interconnect delay = 8.758 ns ( 61.89 % )
    Info: + Micro clock to output delay of source is 0.235 ns
    Info: + Micro setup delay of destination is 0.208 ns
Info: Clock "m[2]" has Internal fmax of 182.45 MHz between source register "Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0]" and destination register "Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]" (period= 5.481 ns)
    Info: + Longest register to register delay is 2.158 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X3_Y3_N5; Fanout = 19; REG Node = 'Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0]'
        Info: 2: + IC(0.667 ns) + CELL(0.611 ns) = 1.278 ns; Loc. = LC_X3_Y3_N5; Fanout = 2; COMB Node = 'Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|counter_cella0~COUT'
        Info: 3: + IC(0.000 ns) + CELL(0.077 ns) = 1.355 ns; Loc. = LC_X3_Y3_N6; Fanout = 2; COMB Node = 'Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|counter_cella1~COUT'
        Info: 4: + IC(0.000 ns) + CELL(0.077 ns) = 1.432 ns; Loc. = LC_X3_Y3_N7; Fanout = 1; COMB Node = 'Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|counter_cella2~COUT'
        Info: 5: + IC(0.000 ns) + CELL(0.726 ns) = 2.158 ns; Loc. = LC_X3_Y3_N8; Fanout = 17; REG Node = 'Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]'
        Info: Total cell delay = 1.491 ns ( 69.09 % )
        Info: Total interconnect delay = 0.667 ns ( 30.91 % )
    Info: - Smallest clock skew is -2.880 ns
        Info: + Shortest clock path from clock "m[2]" to destination register is 11.107 ns
            Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_67; Fanout = 6; CLK Node = 'm[2]'
            Info: 2: + IC(1.609 ns) + CELL(0.462 ns) = 2.779 ns; Loc. = LC_X6_Y1_N2; Fanout = 2; COMB Node = 'Block1:inst|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~25'
            Info: 3: + IC(1.247 ns) + CELL(0.464 ns) = 4.490 ns; Loc. = LC_X5_Y3_N2; Fanout = 1; COMB Node = 'Block1:inst|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_d4g:auto_generated|op_1~27COUT1_53'
            Info: 4: + IC(0.000 ns) + CELL(0.069 ns) = 4.559 ns; Loc. = LC_X5_Y3_N3; Fanout = 1; COMB Node = 'Block1:inst|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_d4g:auto_generated|op_1~22COUT1_55'
            Info: 5: + IC(0.000 ns) + CELL(0.157 ns) = 4.716 ns; Loc. = LC_X5_Y3_N4; Fanout = 1; COMB Node = 'Block1:inst|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_d4g:auto_generated|op_1~17'
            Info: 6: + IC(0.000 ns) + CELL(0.609 ns) = 5.325 ns; Loc. = LC_X5_Y3_N7; Fanout = 1; COMB Node = 'Block1:inst|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_d4g:auto_generated|op_1~0'
            Info: 7: + IC(0.191 ns) + CELL(0.125 ns) = 5.641 ns; Loc. = LC_X5_Y3_N8; Fanout = 10; COMB Node = 'Block1:inst|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_d4g:auto_generated|op_1'
            Info: 8: + IC(1.401 ns) + CELL(0.462 ns) = 7.504 ns; Loc. = LC_X7_Y2_N3; Fanout = 1; COMB Node = 'Block2_0:inst3|inst4~0'
            Info: 9: + IC(0.191 ns) + CELL(0.125 ns) = 7.820 ns; Loc. = LC_X7_Y2_N4; Fanout = 5; COMB Node = 'Block2_0:inst3|inst4'
            Info: 10: + IC(2.713 ns) + CELL(0.574 ns) = 11.107 ns; Loc. = LC_X3_Y3_N8; Fanout = 17; REG Node = 'Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]'
            Info: Total cell delay = 3.755 ns ( 33.81 % )
            Info: Total interconnect delay = 7.352 ns ( 66.19 % )
        Info: - Longest clock path from clock "m[2]" to source register is 13.987 ns
            Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_67; Fanout = 6; CLK Node = 'm[2]'
            Info: 2: + IC(1.609 ns) + CELL(0.467 ns) = 2.784 ns; Loc. = LC_X6_Y1_N2; Fanout = 2; COMB Node = 'Block1:inst|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~27'
            Info: 3: + IC(0.000 ns) + CELL(0.077 ns) = 2.861 ns; Loc. = LC_X6_Y1_N3; Fanout = 2; COMB Node = 'Block1:inst|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~22'
            Info: 4: + IC(0.000 ns) + CELL(0.163 ns) = 3.024 ns; Loc. = LC_X6_Y1_N4; Fanout = 3; COMB Node = 'Block1:inst|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~17'
            Info: 5: + IC(0.000 ns) + CELL(0.609 ns) = 3.633 ns; Loc. = LC_X6_Y1_N5; Fanout = 2; COMB Node = 'Block1:inst|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~10'
            Info: 6: + IC(1.514 ns) + CELL(0.611 ns) = 5.758 ns; Loc. = LC_X5_Y3_N5; Fanout = 1; COMB Node = 'Block1:inst|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_d4g:auto_generated|op_1~12'
            Info: 7: + IC(0.000 ns) + CELL(0.077 ns) = 5.835 ns; Loc. = LC_X5_Y3_N6; Fanout = 1; COMB Node = 'Block1:inst|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_d4g:auto_generated|op_1~7'
            Info: 8: + IC(0.000 ns) + CELL(0.509 ns) = 6.344 ns; Loc. = LC_X5_Y3_N7; Fanout = 1; COMB Node = 'Block1:inst|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_d4g:auto_generated|op_1~0'
            Info: 9: + IC(0.191 ns) + CELL(0.125 ns) = 6.660 ns; Loc. = LC_X5_Y3_N8; Fanout = 10; COMB Node = 'Block1:inst|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_d4g:auto_generated|op_1'
            Info: 10: + IC(1.974 ns) + CELL(0.809 ns) = 9.443 ns; Loc. = LC_X7_Y2_N6; Fanout = 6; REG Node = 'Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[1]'
            Info: 11: + IC(0.622 ns) + CELL(0.319 ns) = 10.384 ns; Loc. = LC_X7_Y2_N3; Fanout = 1; COMB Node = 'Block2_0:inst3|inst4~0'
            Info: 12: + IC(0.191 ns) + CELL(0.125 ns) = 10.700 ns; Loc. = LC_X7_Y2_N4; Fanout = 5; COMB Node = 'Block2_0:inst3|inst4'
            Info: 13: + IC(2.713 ns) + CELL(0.574 ns) = 13.987 ns; Loc. = LC_X3_Y3_N5; Fanout = 19; REG Node = 'Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0]'
            Info: Total cell delay = 5.173 ns ( 36.98 % )
            Info: Total interconnect delay = 8.814 ns ( 63.02 % )
    Info: + Micro clock to output delay of source is 0.235 ns
    Info: + Micro setup delay of destination is 0.208 ns
Info: Clock "n[2]" has Internal fmax of 181.29 MHz between source register "Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0]" and destination register "Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]" (period= 5.516 ns)
    Info: + Longest register to register delay is 2.158 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X3_Y3_N5; Fanout = 19; REG Node = 'Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0]'
        Info: 2: + IC(0.667 ns) + CELL(0.611 ns) = 1.278 ns; Loc. = LC_X3_Y3_N5; Fanout = 2; COMB Node = 'Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|counter_cella0~COUT'
        Info: 3: + IC(0.000 ns) + CELL(0.077 ns) = 1.355 ns; Loc. = LC_X3_Y3_N6; Fanout = 2; COMB Node = 'Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|counter_cella1~COUT'
        Info: 4: + IC(0.000 ns) + CELL(0.077 ns) = 1.432 ns; Loc. = LC_X3_Y3_N7; Fanout = 1; COMB Node = 'Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|counter_cella2~COUT'
        Info: 5: + IC(0.000 ns) + CELL(0.726 ns) = 2.158 ns; Loc. = LC_X3_Y3_N8; Fanout = 17; REG Node = 'Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]'
        Info: Total cell delay = 1.491 ns ( 69.09 % )
        Info: Total interconnect delay = 0.667 ns ( 30.91 % )
    Info: - Smallest clock skew is -2.915 ns
        Info: + Shortest clock path from clock "n[2]" to destination register is 10.776 ns
            Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_54; Fanout = 3; CLK Node = 'n[2]'
            Info: 2: + IC(1.169 ns) + CELL(0.571 ns) = 2.448 ns; Loc. = LC_X6_Y1_N2; Fanout = 2; COMB Node = 'Block1:inst|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~25'
            Info: 3: + IC(1.247 ns) + CELL(0.464 ns) = 4.159 ns; Loc. = LC_X5_Y3_N2; Fanout = 1; COMB Node = 'Block1:inst|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_d4g:auto_generated|op_1~27COUT1_53'
            Info: 4: + IC(0.000 ns) + CELL(0.069 ns) = 4.228 ns; Loc. = LC_X5_Y3_N3; Fanout = 1; COMB Node = 'Block1:inst|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_d4g:auto_generated|op_1~22COUT1_55'
            Info: 5: + IC(0.000 ns) + CELL(0.157 ns) = 4.385 ns; Loc. = LC_X5_Y3_N4; Fanout = 1; COMB Node = 'Block1:inst|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_d4g:auto_generated|op_1~17'
            Info: 6: + IC(0.000 ns) + CELL(0.609 ns) = 4.994 ns; Loc. = LC_X5_Y3_N7; Fanout = 1; COMB Node = 'Block1:inst|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_d4g:auto_generated|op_1~0'
            Info: 7: + IC(0.191 ns) + CELL(0.125 ns) = 5.310 ns; Loc. = LC_X5_Y3_N8; Fanout = 10; COMB Node = 'Block1:inst|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_d4g:auto_generated|op_1'
            Info: 8: + IC(1.401 ns) + CELL(0.462 ns) = 7.173 ns; Loc. = LC_X7_Y2_N3; Fanout = 1; COMB Node = 'Block2_0:inst3|inst4~0'
            Info: 9: + IC(0.191 ns) + CELL(0.125 ns) = 7.489 ns; Loc. = LC_X7_Y2_N4; Fanout = 5; COMB Node = 'Block2_0:inst3|inst4'
            Info: 10: + IC(2.713 ns) + CELL(0.574 ns) = 10.776 ns; Loc. = LC_X3_Y3_N8; Fanout = 17; REG Node = 'Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]'
            Info: Total cell delay = 3.864 ns ( 35.86 % )
            Info: Total interconnect delay = 6.912 ns ( 64.14 % )
        Info: - Longest clock path from clock "n[2]" to source register is 13.691 ns
            Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_54; Fanout = 3; CLK Node = 'n[2]'
            Info: 2: + IC(1.169 ns) + CELL(0.611 ns) = 2.488 ns; Loc. = LC_X6_Y1_N2; Fanout = 2; COMB Node = 'Block1:inst|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~27'
            Info: 3: + IC(0.000 ns) + CELL(0.077 ns) = 2.565 ns; Loc. = LC_X6_Y1_N3; Fanout = 2; COMB Node = 'Block1:inst|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~22'
            Info: 4: + IC(0.000 ns) + CELL(0.163 ns) = 2.728 ns; Loc. = LC_X6_Y1_N4; Fanout = 3; COMB Node = 'Block1:inst|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~17'
            Info: 5: + IC(0.000 ns) + CELL(0.609 ns) = 3.337 ns; Loc. = LC_X6_Y1_N5; Fanout = 2; COMB Node = 'Block1:inst|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~10'
            Info: 6: + IC(1.514 ns) + CELL(0.611 ns) = 5.462 ns; Loc. = LC_X5_Y3_N5; Fanout = 1; COMB Node = 'Block1:inst|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_d4g:auto_generated|op_1~12'
            Info: 7: + IC(0.000 ns) + CELL(0.077 ns) = 5.539 ns; Loc. = LC_X5_Y3_N6; Fanout = 1; COMB Node = 'Block1:inst|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_d4g:auto_generated|op_1~7'
            Info: 8: + IC(0.000 ns) + CELL(0.509 ns) = 6.048 ns; Loc. = LC_X5_Y3_N7; Fanout = 1; COMB Node = 'Block1:inst|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_d4g:auto_generated|op_1~0'
            Info: 9: + IC(0.191 ns) + CELL(0.125 ns) = 6.364 ns; Loc. = LC_X5_Y3_N8; Fanout = 10; COMB Node = 'Block1:inst|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_d4g:auto_generated|op_1'
            Info: 10: + IC(1.974 ns) + CELL(0.809 ns) = 9.147 ns; Loc. = LC_X7_Y2_N6; Fanout = 6; REG Node = 'Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[1]'
            Info: 11: + IC(0.622 ns) + CELL(0.319 ns) = 10.088 ns; Loc. = LC_X7_Y2_N3; Fanout = 1; COMB Node = 'Block2_0:inst3|inst4~0'
            Info: 12: + IC(0.191 ns) + CELL(0.125 ns) = 10.404 ns; Loc. = LC_X7_Y2_N4; Fanout = 5; COMB Node = 'Block2_0:inst3|inst4'
            Info: 13: + IC(2.713 ns) + CELL(0.574 ns) = 13.691 ns; Loc. = LC_X3_Y3_N5; Fanout = 19; REG Node = 'Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0]'
            Info: Total cell delay = 5.317 ns ( 38.84 % )
            Info: Total interconnect delay = 8.374 ns ( 61.16 % )
    Info: + Micro clock to output delay of source is 0.235 ns
    Info: + Micro setup delay of destination is 0.208 ns
Info: Clock "m[3]" has Internal fmax of 183.99 MHz between source register "Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0]" and destination register "Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]" (period= 5.435 ns)
    Info: + Longest register to register delay is 2.158 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X3_Y3_N5; Fanout = 19; REG Node = 'Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0]'
        Info: 2: + IC(0.667 ns) + CELL(0.611 ns) = 1.278 ns; Loc. = LC_X3_Y3_N5; Fanout = 2; COMB Node = 'Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|counter_cella0~COUT'
        Info: 3: + IC(0.000 ns) + CELL(0.077 ns) = 1.355 ns; Loc. = LC_X3_Y3_N6; Fanout = 2; COMB Node = 'Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|counter_cella1~COUT'
        Info: 4: + IC(0.000 ns) + CELL(0.077 ns) = 1.432 ns; Loc. = LC_X3_Y3_N7; Fanout = 1; COMB Node = 'Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|counter_cella2~COUT'
        Info: 5: + IC(0.000 ns) + CELL(0.726 ns) = 2.158 ns; Loc. = LC_X3_Y3_N8; Fanout = 17; REG Node = 'Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]'
        Info: Total cell delay = 1.491 ns ( 69.09 % )
        Info: Total interconnect delay = 0.667 ns ( 30.91 % )
    Info: - Smallest clock skew is -2.834 ns
        Info: + Shortest clock path from clock "m[3]" to destination register is 11.046 ns
            Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_71; Fanout = 6; CLK Node = 'm[3]'
            Info: 2: + IC(1.579 ns) + CELL(0.464 ns) = 2.751 ns; Loc. = LC_X6_Y1_N3; Fanout = 2; COMB Node = 'Block1:inst|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~22COUT1_54'
            Info: 3: + IC(0.000 ns) + CELL(0.157 ns) = 2.908 ns; Loc. = LC_X6_Y1_N4; Fanout = 3; COMB Node = 'Block1:inst|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~17'
            Info: 4: + IC(0.000 ns) + CELL(0.609 ns) = 3.517 ns; Loc. = LC_X6_Y1_N7; Fanout = 1; COMB Node = 'Block1:inst|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~0'
            Info: 5: + IC(1.176 ns) + CELL(0.571 ns) = 5.264 ns; Loc. = LC_X5_Y3_N7; Fanout = 1; COMB Node = 'Block1:inst|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_d4g:auto_generated|op_1~0'
            Info: 6: + IC(0.191 ns) + CELL(0.125 ns) = 5.580 ns; Loc. = LC_X5_Y3_N8; Fanout = 10; COMB Node = 'Block1:inst|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_d4g:auto_generated|op_1'
            Info: 7: + IC(1.401 ns) + CELL(0.462 ns) = 7.443 ns; Loc. = LC_X7_Y2_N3; Fanout = 1; COMB Node = 'Block2_0:inst3|inst4~0'
            Info: 8: + IC(0.191 ns) + CELL(0.125 ns) = 7.759 ns; Loc. = LC_X7_Y2_N4; Fanout = 5; COMB Node = 'Block2_0:inst3|inst4'
            Info: 9: + IC(2.713 ns) + CELL(0.574 ns) = 11.046 ns; Loc. = LC_X3_Y3_N8; Fanout = 17; REG Node = 'Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]'
            Info: Total cell delay = 3.795 ns ( 34.36 % )
            Info: Total interconnect delay = 7.251 ns ( 65.64 % )
        Info: - Longest clock path from clock "m[3]" to source register is 13.880 ns
            Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_71; Fanout = 6; CLK Node = 'm[3]'
            Info: 2: + IC(1.579 ns) + CELL(0.467 ns) = 2.754 ns; Loc. = LC_X6_Y1_N3; Fanout = 2; COMB Node = 'Block1:inst|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~22'
            Info: 3: + IC(0.000 ns) + CELL(0.163 ns) = 2.917 ns; Loc. = LC_X6_Y1_N4; Fanout = 3; COMB Node = 'Block1:inst|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~17'
            Info: 4: + IC(0.000 ns) + CELL(0.609 ns) = 3.526 ns; Loc. = LC_X6_Y1_N5; Fanout = 2; COMB Node = 'Block1:inst|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~10'
            Info: 5: + IC(1.514 ns) + CELL(0.611 ns) = 5.651 ns; Loc. = LC_X5_Y3_N5; Fanout = 1; COMB Node = 'Block1:inst|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_d4g:auto_generated|op_1~12'
            Info: 6: + IC(0.000 ns) + CELL(0.077 ns) = 5.728 ns; Loc. = LC_X5_Y3_N6; Fanout = 1; COMB Node = 'Block1:inst|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_d4g:auto_generated|op_1~7'
            Info: 7: + IC(0.000 ns) + CELL(0.509 ns) = 6.237 ns; Loc. = LC_X5_Y3_N7; Fanout = 1; COMB Node = 'Block1:inst|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_d4g:auto_generated|op_1~0'
            Info: 8: + IC(0.191 ns) + CELL(0.125 ns) = 6.553 ns; Loc. = LC_X5_Y3_N8; Fanout = 10; COMB Node = 'Block1:inst|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_d4g:auto_generated|op_1'
            Info: 9: + IC(1.974 ns) + CELL(0.809 ns) = 9.336 ns; Loc. = LC_X7_Y2_N6; Fanout = 6; REG Node = 'Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[1]'
            Info: 10: + IC(0.622 ns) + CELL(0.319 ns) = 10.277 ns; Loc. = LC_X7_Y2_N3; Fanout = 1; COMB Node = 'Block2_0:inst3|inst4~0'
            Info: 11: + IC(0.191 ns) + CELL(0.125 ns) = 10.593 ns; Loc. = LC_X7_Y2_N4; Fanout = 5; COMB Node = 'Block2_0:inst3|inst4'
            Info: 12: + IC(2.713 ns) + CELL(0.574 ns) = 13.880 ns; Loc. = LC_X3_Y3_N5; Fanout = 19; REG Node = 'Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0]'
            Info: Total cell delay = 5.096 ns ( 36.71 % )
            Info: Total interconnect delay = 8.784 ns ( 63.29 % )
    Info: + Micro clock to output delay of source is 0.235 ns
    Info: + Micro setup delay of destination is 0.208 ns
Info: Clock "n[3]" has Internal fmax of 183.99 MHz between source register "Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0]" and destination register "Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]" (period= 5.435 ns)
    Info: + Longest register to register delay is 2.158 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X3_Y3_N5; Fanout = 19; REG Node = 'Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0]'
        Info: 2: + IC(0.667 ns) + CELL(0.611 ns) = 1.278 ns; Loc. = LC_X3_Y3_N5; Fanout = 2; COMB Node = 'Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|counter_cella0~COUT'
        Info: 3: + IC(0.000 ns) + CELL(0.077 ns) = 1.355 ns; Loc. = LC_X3_Y3_N6; Fanout = 2; COMB Node = 'Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|counter_cella1~COUT'
        Info: 4: + IC(0.000 ns) + CELL(0.077 ns) = 1.432 ns; Loc. = LC_X3_Y3_N7; Fanout = 1; COMB Node = 'Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|counter_cella2~COUT'
        Info: 5: + IC(0.000 ns) + CELL(0.726 ns) = 2.158 ns; Loc. = LC_X3_Y3_N8; Fanout = 17; REG Node = 'Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]'
        Info: Total cell delay = 1.491 ns ( 69.09 % )
        Info: Total interconnect delay = 0.667 ns ( 30.91 % )
    Info: - Smallest clock skew is -2.834 ns
        Info: + Shortest clock path from clock "n[3]" to destination register is 10.715 ns
            Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_53; Fanout = 3; CLK Node = 'n[3]'
            Info: 2: + IC(1.104 ns) + CELL(0.608 ns) = 2.420 ns; Loc. = LC_X6_Y1_N3; Fanout = 2; COMB Node = 'Block1:inst|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~22COUT1_54'
            Info: 3: + IC(0.000 ns) + CELL(0.157 ns) = 2.577 ns; Loc. = LC_X6_Y1_N4; Fanout = 3; COMB Node = 'Block1:inst|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~17'
            Info: 4: + IC(0.000 ns) + CELL(0.609 ns) = 3.186 ns; Loc. = LC_X6_Y1_N7; Fanout = 1; COMB Node = 'Block1:inst|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~0'
            Info: 5: + IC(1.176 ns) + CELL(0.571 ns) = 4.933 ns; Loc. = LC_X5_Y3_N7; Fanout = 1; COMB Node = 'Block1:inst|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_d4g:auto_generated|op_1~0'
            Info: 6: + IC(0.191 ns) + CELL(0.125 ns) = 5.249 ns; Loc. = LC_X5_Y3_N8; Fanout = 10; COMB Node = 'Block1:inst|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_d4g:auto_generated|op_1'
            Info: 7: + IC(1.401 ns) + CELL(0.462 ns) = 7.112 ns; Loc. = LC_X7_Y2_N3; Fanout = 1; COMB Node = 'Block2_0:inst3|inst4~0'
            Info: 8: + IC(0.191 ns) + CELL(0.125 ns) = 7.428 ns; Loc. = LC_X7_Y2_N4; Fanout = 5; COMB Node = 'Block2_0:inst3|inst4'
            Info: 9: + IC(2.713 ns) + CELL(0.574 ns) = 10.715 ns; Loc. = LC_X3_Y3_N8; Fanout = 17; REG Node = 'Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]'
            Info: Total cell delay = 3.939 ns ( 36.76 % )
            Info: Total interconnect delay = 6.776 ns ( 63.24 % )
        Info: - Longest clock path from clock "n[3]" to source register is 13.549 ns
            Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_53; Fanout = 3; CLK Node = 'n[3]'
            Info: 2: + IC(1.104 ns) + CELL(0.611 ns) = 2.423 ns; Loc. = LC_X6_Y1_N3; Fanout = 2; COMB Node = 'Block1:inst|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~22'
            Info: 3: + IC(0.000 ns) + CELL(0.163 ns) = 2.586 ns; Loc. = LC_X6_Y1_N4; Fanout = 3; COMB Node = 'Block1:inst|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~17'
            Info: 4: + IC(0.000 ns) + CELL(0.609 ns) = 3.195 ns; Loc. = LC_X6_Y1_N5; Fanout = 2; COMB Node = 'Block1:inst|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~10'
            Info: 5: + IC(1.514 ns) + CELL(0.611 ns) = 5.320 ns; Loc. = LC_X5_Y3_N5; Fanout = 1; COMB Node = 'Block1:inst|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_d4g:auto_generated|op_1~12'
            Info: 6: + IC(0.000 ns) + CELL(0.077 ns) = 5.397 ns; Loc. = LC_X5_Y3_N6; Fanout = 1; COMB Node = 'Block1:inst|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_d4g:auto_generated|op_1~7'
            Info: 7: + IC(0.000 ns) + CELL(0.509 ns) = 5.906 ns; Loc. = LC_X5_Y3_N7; Fanout = 1; COMB Node = 'Block1:inst|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_d4g:auto_generated|op_1~0'
            Info: 8: + IC(0.191 ns) + CELL(0.125 ns) = 6.222 ns; Loc. = LC_X5_Y3_N8; Fanout = 10; COMB Node = 'Block1:inst|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_d4g:auto_generated|op_1'
            Info: 9: + IC(1.974 ns) + CELL(0.809 ns) = 9.005 ns; Loc. = LC_X7_Y2_N6; Fanout = 6; REG Node = 'Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[1]'
            Info: 10: + IC(0.622 ns) + CELL(0.319 ns) = 9.946 ns; Loc. = LC_X7_Y2_N3; Fanout = 1; COMB Node = 'Block2_0:inst3|inst4~0'
            Info: 11: + IC(0.191 ns) + CELL(0.125 ns) = 10.262 ns; Loc. = LC_X7_Y2_N4; Fanout = 5; COMB Node = 'Block2_0:inst3|inst4'
            Info: 12: + IC(2.713 ns) + CELL(0.574 ns) = 13.549 ns; Loc. = LC_X3_Y3_N5; Fanout = 19; REG Node = 'Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0]'
            Info: Total cell delay = 5.240 ns ( 38.67 % )
            Info: Total interconnect delay = 8.309 ns ( 61.33 % )
    Info: + Micro clock to output delay of source is 0.235 ns
    Info: + Micro setup delay of destination is 0.208 ns
Info: Clock "m[4]" has Internal fmax of 182.02 MHz between source register "Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0]" and destination register "Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]" (period= 5.494 ns)
    Info: + Longest register to register delay is 2.158 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X3_Y3_N5; Fanout = 19; REG Node = 'Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0]'
        Info: 2: + IC(0.667 ns) + CELL(0.611 ns) = 1.278 ns; Loc. = LC_X3_Y3_N5; Fanout = 2; COMB Node = 'Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|counter_cella0~COUT'
        Info: 3: + IC(0.000 ns) + CELL(0.077 ns) = 1.355 ns; Loc. = LC_X3_Y3_N6; Fanout = 2; COMB Node = 'Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|counter_cella1~COUT'
        Info: 4: + IC(0.000 ns) + CELL(0.077 ns) = 1.432 ns; Loc. = LC_X3_Y3_N7; Fanout = 1; COMB Node = 'Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|counter_cella2~COUT'
        Info: 5: + IC(0.000 ns) + CELL(0.726 ns) = 2.158 ns; Loc. = LC_X3_Y3_N8; Fanout = 17; REG Node = 'Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]'
        Info: Total cell delay = 1.491 ns ( 69.09 % )
        Info: Total interconnect delay = 0.667 ns ( 30.91 % )
    Info: - Smallest clock skew is -2.893 ns
        Info: + Shortest clock path from clock "m[4]" to destination register is 11.024 ns
            Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_70; Fanout = 4; CLK Node = 'm[4]'
            Info: 2: + IC(1.650 ns) + CELL(0.462 ns) = 2.820 ns; Loc. = LC_X6_Y1_N4; Fanout = 1; COMB Node = 'Block1:inst|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~15'
            Info: 3: + IC(1.140 ns) + CELL(0.673 ns) = 4.633 ns; Loc. = LC_X5_Y3_N4; Fanout = 1; COMB Node = 'Block1:inst|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_d4g:auto_generated|op_1~17'
            Info: 4: + IC(0.000 ns) + CELL(0.609 ns) = 5.242 ns; Loc. = LC_X5_Y3_N7; Fanout = 1; COMB Node = 'Block1:inst|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_d4g:auto_generated|op_1~0'
            Info: 5: + IC(0.191 ns) + CELL(0.125 ns) = 5.558 ns; Loc. = LC_X5_Y3_N8; Fanout = 10; COMB Node = 'Block1:inst|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_d4g:auto_generated|op_1'
            Info: 6: + IC(1.401 ns) + CELL(0.462 ns) = 7.421 ns; Loc. = LC_X7_Y2_N3; Fanout = 1; COMB Node = 'Block2_0:inst3|inst4~0'
            Info: 7: + IC(0.191 ns) + CELL(0.125 ns) = 7.737 ns; Loc. = LC_X7_Y2_N4; Fanout = 5; COMB Node = 'Block2_0:inst3|inst4'
            Info: 8: + IC(2.713 ns) + CELL(0.574 ns) = 11.024 ns; Loc. = LC_X3_Y3_N8; Fanout = 17; REG Node = 'Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]'
            Info: Total cell delay = 3.738 ns ( 33.91 % )
            Info: Total interconnect delay = 7.286 ns ( 66.09 % )
        Info: - Longest clock path from clock "m[4]" to source register is 13.917 ns
            Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_70; Fanout = 4; CLK Node = 'm[4]'
            Info: 2: + IC(1.650 ns) + CELL(0.596 ns) = 2.954 ns; Loc. = LC_X6_Y1_N4; Fanout = 3; COMB Node = 'Block1:inst|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~17'
            Info: 3: + IC(0.000 ns) + CELL(0.609 ns) = 3.563 ns; Loc. = LC_X6_Y1_N5; Fanout = 2; COMB Node = 'Block1:inst|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~10'
            Info: 4: + IC(1.514 ns) + CELL(0.611 ns) = 5.688 ns; Loc. = LC_X5_Y3_N5; Fanout = 1; COMB Node = 'Block1:inst|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_d4g:auto_generated|op_1~12'
            Info: 5: + IC(0.000 ns) + CELL(0.077 ns) = 5.765 ns; Loc. = LC_X5_Y3_N6; Fanout = 1; COMB Node = 'Block1:inst|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_d4g:auto_generated|op_1~7'
            Info: 6: + IC(0.000 ns) + CELL(0.509 ns) = 6.274 ns; Loc. = LC_X5_Y3_N7; Fanout = 1; COMB Node = 'Block1:inst|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_d4g:auto_generated|op_1~0'
            Info: 7: + IC(0.191 ns) + CELL(0.125 ns) = 6.590 ns; Loc. = LC_X5_Y3_N8; Fanout = 10; COMB Node = 'Block1:inst|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_d4g:auto_generated|op_1'
            Info: 8: + IC(1.974 ns) + CELL(0.809 ns) = 9.373 ns; Loc. = LC_X7_Y2_N6; Fanout = 6; REG Node = 'Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[1]'
            Info: 9: + IC(0.622 ns) + CELL(0.319 ns) = 10.314 ns; Loc. = LC_X7_Y2_N3; Fanout = 1; COMB Node = 'Block2_0:inst3|inst4~0'
            Info: 10: + IC(0.191 ns) + CELL(0.125 ns) = 10.630 ns; Loc. = LC_X7_Y2_N4; Fanout = 5; COMB Node = 'Block2_0:inst3|inst4'
            Info: 11: + IC(2.713 ns) + CELL(0.574 ns) = 13.917 ns; Loc. = LC_X3_Y3_N5; Fanout = 19; REG Node = 'Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0]'
            Info: Total cell delay = 5.062 ns ( 36.37 % )
            Info: Total interconnect delay = 8.855 ns ( 63.63 % )
    Info: + Micro clock to output delay of source is 0.235 ns
    Info: + Micro setup delay of destination is 0.208 ns
Info: Clock "n[4]" has Internal fmax of 183.08 MHz between source register "Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0]" and destination register "Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]" (period= 5.462 ns)
    Info: + Longest register to register delay is 2.158 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X3_Y3_N5; Fanout = 19; REG Node = 'Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0]'
        Info: 2: + IC(0.667 ns) + CELL(0.611 ns) = 1.278 ns; Loc. = LC_X3_Y3_N5; Fanout = 2; COMB Node = 'Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|counter_cella0~COUT'
        Info: 3: + IC(0.000 ns) + CELL(0.077 ns) = 1.355 ns; Loc. = LC_X3_Y3_N6; Fanout = 2; COMB Node = 'Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|counter_cella1~COUT'
        Info: 4: + IC(0.000 ns) + CELL(0.077 ns) = 1.432 ns; Loc. = LC_X3_Y3_N7; Fanout = 1; COMB Node = 'Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|counter_cella2~COUT'
        Info: 5: + IC(0.000 ns) + CELL(0.726 ns) = 2.158 ns; Loc. = LC_X3_Y3_N8; Fanout = 17; REG Node = 'Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]'
        Info: Total cell delay = 1.491 ns ( 69.09 % )
        Info: Total interconnect delay = 0.667 ns ( 30.91 % )
    Info: - Smallest clock skew is -2.861 ns
        Info: + Shortest clock path from clock "n[4]" to destination register is 10.824 ns
            Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_86; Fanout = 2; CLK Node = 'n[4]'
            Info: 2: + IC(1.341 ns) + CELL(0.571 ns) = 2.620 ns; Loc. = LC_X6_Y1_N4; Fanout = 1; COMB Node = 'Block1:inst|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~15'
            Info: 3: + IC(1.140 ns) + CELL(0.673 ns) = 4.433 ns; Loc. = LC_X5_Y3_N4; Fanout = 1; COMB Node = 'Block1:inst|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_d4g:auto_generated|op_1~17'
            Info: 4: + IC(0.000 ns) + CELL(0.609 ns) = 5.042 ns; Loc. = LC_X5_Y3_N7; Fanout = 1; COMB Node = 'Block1:inst|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_d4g:auto_generated|op_1~0'
            Info: 5: + IC(0.191 ns) + CELL(0.125 ns) = 5.358 ns; Loc. = LC_X5_Y3_N8; Fanout = 10; COMB Node = 'Block1:inst|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_d4g:auto_generated|op_1'
            Info: 6: + IC(1.401 ns) + CELL(0.462 ns) = 7.221 ns; Loc. = LC_X7_Y2_N3; Fanout = 1; COMB Node = 'Block2_0:inst3|inst4~0'
            Info: 7: + IC(0.191 ns) + CELL(0.125 ns) = 7.537 ns; Loc. = LC_X7_Y2_N4; Fanout = 5; COMB Node = 'Block2_0:inst3|inst4'
            Info: 8: + IC(2.713 ns) + CELL(0.574 ns) = 10.824 ns; Loc. = LC_X3_Y3_N8; Fanout = 17; REG Node = 'Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]'
            Info: Total cell delay = 3.847 ns ( 35.54 % )
            Info: Total interconnect delay = 6.977 ns ( 64.46 % )
        Info: - Longest clock path from clock "n[4]" to source register is 13.685 ns
            Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_86; Fanout = 2; CLK Node = 'n[4]'
            Info: 2: + IC(1.341 ns) + CELL(0.673 ns) = 2.722 ns; Loc. = LC_X6_Y1_N4; Fanout = 3; COMB Node = 'Block1:inst|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~17'
            Info: 3: + IC(0.000 ns) + CELL(0.609 ns) = 3.331 ns; Loc. = LC_X6_Y1_N5; Fanout = 2; COMB Node = 'Block1:inst|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~10'
            Info: 4: + IC(1.514 ns) + CELL(0.611 ns) = 5.456 ns; Loc. = LC_X5_Y3_N5; Fanout = 1; COMB Node = 'Block1:inst|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_d4g:auto_generated|op_1~12'
            Info: 5: + IC(0.000 ns) + CELL(0.077 ns) = 5.533 ns; Loc. = LC_X5_Y3_N6; Fanout = 1; COMB Node = 'Block1:inst|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_d4g:auto_generated|op_1~7'
            Info: 6: + IC(0.000 ns) + CELL(0.509 ns) = 6.042 ns; Loc. = LC_X5_Y3_N7; Fanout = 1; COMB Node = 'Block1:inst|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_d4g:auto_generated|op_1~0'
            Info: 7: + IC(0.191 ns) + CELL(0.125 ns) = 6.358 ns; Loc. = LC_X5_Y3_N8; Fanout = 10; COMB Node = 'Block1:inst|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_d4g:auto_generated|op_1'
            Info: 8: + IC(1.974 ns) + CELL(0.809 ns) = 9.141 ns; Loc. = LC_X7_Y2_N6; Fanout = 6; REG Node = 'Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[1]'
            Info: 9: + IC(0.622 ns) + CELL(0.319 ns) = 10.082 ns; Loc. = LC_X7_Y2_N3; Fanout = 1; COMB Node = 'Block2_0:inst3|inst4~0'
            Info: 10: + IC(0.191 ns) + CELL(0.125 ns) = 10.398 ns; Loc. = LC_X7_Y2_N4; Fanout = 5; COMB Node = 'Block2_0:inst3|inst4'
            Info: 11: + IC(2.713 ns) + CELL(0.574 ns) = 13.685 ns; Loc. = LC_X3_Y3_N5; Fanout = 19; REG Node = 'Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0]'
            Info: Total cell delay = 5.139 ns ( 37.55 % )
            Info: Total interconnect delay = 8.546 ns ( 62.45 % )
    Info: + Micro clock to output delay of source is 0.235 ns
    Info: + Micro setup delay of destination is 0.208 ns
Info: Clock "n[5]" has Internal fmax of 189.86 MHz between source register "Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0]" and destination register "Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]" (period= 5.267 ns)
    Info: + Longest register to register delay is 2.158 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X3_Y3_N5; Fanout = 19; REG Node = 'Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0]'
        Info: 2: + IC(0.667 ns) + CELL(0.611 ns) = 1.278 ns; Loc. = LC_X3_Y3_N5; Fanout = 2; COMB Node = 'Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|counter_cella0~COUT'
        Info: 3: + IC(0.000 ns) + CELL(0.077 ns) = 1.355 ns; Loc. = LC_X3_Y3_N6; Fanout = 2; COMB Node = 'Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|counter_cella1~COUT'
        Info: 4: + IC(0.000 ns) + CELL(0.077 ns) = 1.432 ns; Loc. = LC_X3_Y3_N7; Fanout = 1; COMB Node = 'Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|counter_cella2~COUT'
        Info: 5: + IC(0.000 ns) + CELL(0.726 ns) = 2.158 ns; Loc. = LC_X3_Y3_N8; Fanout = 17; REG Node = 'Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]'
        Info: Total cell delay = 1.491 ns ( 69.09 % )
        Info: Total interconnect delay = 0.667 ns ( 30.91 % )
    Info: - Smallest clock skew is -2.666 ns
        Info: + Shortest clock path from clock "n[5]" to destination register is 10.606 ns
            Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_77; Fanout = 3; CLK Node = 'n[5]'
            Info: 2: + IC(1.334 ns) + CELL(0.464 ns) = 2.506 ns; Loc. = LC_X6_Y1_N5; Fanout = 2; COMB Node = 'Block1:inst|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~12COUT1_56'
            Info: 3: + IC(0.000 ns) + CELL(0.069 ns) = 2.575 ns; Loc. = LC_X6_Y1_N6; Fanout = 1; COMB Node = 'Block1:inst|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~7COUT1_58'
            Info: 4: + IC(0.000 ns) + CELL(0.502 ns) = 3.077 ns; Loc. = LC_X6_Y1_N7; Fanout = 1; COMB Node = 'Block1:inst|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~0'
            Info: 5: + IC(1.176 ns) + CELL(0.571 ns) = 4.824 ns; Loc. = LC_X5_Y3_N7; Fanout = 1; COMB Node = 'Block1:inst|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_d4g:auto_generated|op_1~0'
            Info: 6: + IC(0.191 ns) + CELL(0.125 ns) = 5.140 ns; Loc. = LC_X5_Y3_N8; Fanout = 10; COMB Node = 'Block1:inst|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_d4g:auto_generated|op_1'
            Info: 7: + IC(1.401 ns) + CELL(0.462 ns) = 7.003 ns; Loc. = LC_X7_Y2_N3; Fanout = 1; COMB Node = 'Block2_0:inst3|inst4~0'
            Info: 8: + IC(0.191 ns) + CELL(0.125 ns) = 7.319 ns; Loc. = LC_X7_Y2_N4; Fanout = 5; COMB Node = 'Block2_0:inst3|inst4'
            Info: 9: + IC(2.713 ns) + CELL(0.574 ns) = 10.606 ns; Loc. = LC_X3_Y3_N8; Fanout = 17; REG Node = 'Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]'
            Info: Total cell delay = 3.600 ns ( 33.94 % )
            Info: Total interconnect delay = 7.006 ns ( 66.06 % )
        Info: - Longest clock path from clock "n[5]" to source register is 13.272 ns
            Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_77; Fanout = 3; CLK Node = 'n[5]'
            Info: 2: + IC(1.334 ns) + CELL(0.467 ns) = 2.509 ns; Loc. = LC_X6_Y1_N5; Fanout = 2; COMB Node = 'Block1:inst|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~12'
            Info: 3: + IC(0.000 ns) + CELL(0.509 ns) = 3.018 ns; Loc. = LC_X6_Y1_N6; Fanout = 2; COMB Node = 'Block1:inst|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~5'
            Info: 4: + IC(1.491 ns) + CELL(0.611 ns) = 5.120 ns; Loc. = LC_X5_Y3_N6; Fanout = 1; COMB Node = 'Block1:inst|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_d4g:auto_generated|op_1~7'
            Info: 5: + IC(0.000 ns) + CELL(0.509 ns) = 5.629 ns; Loc. = LC_X5_Y3_N7; Fanout = 1; COMB Node = 'Block1:inst|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_d4g:auto_generated|op_1~0'
            Info: 6: + IC(0.191 ns) + CELL(0.125 ns) = 5.945 ns; Loc. = LC_X5_Y3_N8; Fanout = 10; COMB Node = 'Block1:inst|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_d4g:auto_generated|op_1'
            Info: 7: + IC(1.974 ns) + CELL(0.809 ns) = 8.728 ns; Loc. = LC_X7_Y2_N6; Fanout = 6; REG Node = 'Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[1]'
            Info: 8: + IC(0.622 ns) + CELL(0.319 ns) = 9.669 ns; Loc. = LC_X7_Y2_N3; Fanout = 1; COMB Node = 'Block2_0:inst3|inst4~0'
            Info: 9: + IC(0.191 ns) + CELL(0.125 ns) = 9.985 ns; Loc. = LC_X7_Y2_N4; Fanout = 5; COMB Node = 'Block2_0:inst3|inst4'
            Info: 10: + IC(2.713 ns) + CELL(0.574 ns) = 13.272 ns; Loc. = LC_X3_Y3_N5; Fanout = 19; REG Node = 'Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0]'
            Info: Total cell delay = 4.756 ns ( 35.83 % )
            Info: Total interconnect delay = 8.516 ns ( 64.17 % )
    Info: + Micro clock to output delay of source is 0.235 ns
    Info: + Micro setup delay of destination is 0.208 ns
Info: Clock "m[5]" has Internal fmax of 189.86 MHz between source register "Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0]" and destination register "Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]" (period= 5.267 ns)
    Info: + Longest register to register delay is 2.158 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X3_Y3_N5; Fanout = 19; REG Node = 'Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0]'
        Info: 2: + IC(0.667 ns) + CELL(0.611 ns) = 1.278 ns; Loc. = LC_X3_Y3_N5; Fanout = 2; COMB Node = 'Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|counter_cella0~COUT'
        Info: 3: + IC(0.000 ns) + CELL(0.077 ns) = 1.355 ns; Loc. = LC_X3_Y3_N6; Fanout = 2; COMB Node = 'Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|counter_cella1~COUT'
        Info: 4: + IC(0.000 ns) + CELL(0.077 ns) = 1.432 ns; Loc. = LC_X3_Y3_N7; Fanout = 1; COMB Node = 'Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|counter_cella2~COUT'
        Info: 5: + IC(0.000 ns) + CELL(0.726 ns) = 2.158 ns; Loc. = LC_X3_Y3_N8; Fanout = 17; REG Node = 'Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]'
        Info: Total cell delay = 1.491 ns ( 69.09 % )
        Info: Total interconnect delay = 0.667 ns ( 30.91 % )
    Info: - Smallest clock skew is -2.666 ns
        Info: + Shortest clock path from clock "m[5]" to destination register is 10.624 ns
            Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_42; Fanout = 6; CLK Node = 'm[5]'
            Info: 2: + IC(1.208 ns) + CELL(0.608 ns) = 2.524 ns; Loc. = LC_X6_Y1_N5; Fanout = 2; COMB Node = 'Block1:inst|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~12COUT1_56'
            Info: 3: + IC(0.000 ns) + CELL(0.069 ns) = 2.593 ns; Loc. = LC_X6_Y1_N6; Fanout = 1; COMB Node = 'Block1:inst|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~7COUT1_58'
            Info: 4: + IC(0.000 ns) + CELL(0.502 ns) = 3.095 ns; Loc. = LC_X6_Y1_N7; Fanout = 1; COMB Node = 'Block1:inst|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~0'
            Info: 5: + IC(1.176 ns) + CELL(0.571 ns) = 4.842 ns; Loc. = LC_X5_Y3_N7; Fanout = 1; COMB Node = 'Block1:inst|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_d4g:auto_generated|op_1~0'
            Info: 6: + IC(0.191 ns) + CELL(0.125 ns) = 5.158 ns; Loc. = LC_X5_Y3_N8; Fanout = 10; COMB Node = 'Block1:inst|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_d4g:auto_generated|op_1'
            Info: 7: + IC(1.401 ns) + CELL(0.462 ns) = 7.021 ns; Loc. = LC_X7_Y2_N3; Fanout = 1; COMB Node = 'Block2_0:inst3|inst4~0'
            Info: 8: + IC(0.191 ns) + CELL(0.125 ns) = 7.337 ns; Loc. = LC_X7_Y2_N4; Fanout = 5; COMB Node = 'Block2_0:inst3|inst4'
            Info: 9: + IC(2.713 ns) + CELL(0.574 ns) = 10.624 ns; Loc. = LC_X3_Y3_N8; Fanout = 17; REG Node = 'Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]'
            Info: Total cell delay = 3.744 ns ( 35.24 % )
            Info: Total interconnect delay = 6.880 ns ( 64.76 % )
        Info: - Longest clock path from clock "m[5]" to source register is 13.290 ns
            Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_42; Fanout = 6; CLK Node = 'm[5]'
            Info: 2: + IC(1.208 ns) + CELL(0.611 ns) = 2.527 ns; Loc. = LC_X6_Y1_N5; Fanout = 2; COMB Node = 'Block1:inst|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~12'
            Info: 3: + IC(0.000 ns) + CELL(0.509 ns) = 3.036 ns; Loc. = LC_X6_Y1_N6; Fanout = 2; COMB Node = 'Block1:inst|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~5'
            Info: 4: + IC(1.491 ns) + CELL(0.611 ns) = 5.138 ns; Loc. = LC_X5_Y3_N6; Fanout = 1; COMB Node = 'Block1:inst|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_d4g:auto_generated|op_1~7'
            Info: 5: + IC(0.000 ns) + CELL(0.509 ns) = 5.647 ns; Loc. = LC_X5_Y3_N7; Fanout = 1; COMB Node = 'Block1:inst|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_d4g:auto_generated|op_1~0'
            Info: 6: + IC(0.191 ns) + CELL(0.125 ns) = 5.963 ns; Loc. = LC_X5_Y3_N8; Fanout = 10; COMB Node = 'Block1:inst|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_d4g:auto_generated|op_1'
            Info: 7: + IC(1.974 ns) + CELL(0.809 ns) = 8.746 ns; Loc. = LC_X7_Y2_N6; Fanout = 6; REG Node = 'Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[1]'
            Info: 8: + IC(0.622 ns) + CELL(0.319 ns) = 9.687 ns; Loc. = LC_X7_Y2_N3; Fanout = 1; COMB Node = 'Block2_0:inst3|inst4~0'
            Info: 9: + IC(0.191 ns) + CELL(0.125 ns) = 10.003 ns; Loc. = LC_X7_Y2_N4; Fanout = 5; COMB Node = 'Block2_0:inst3|inst4'
            Info: 10: + IC(2.713 ns) + CELL(0.574 ns) = 13.290 ns; Loc. = LC_X3_Y3_N5; Fanout = 19; REG Node = 'Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0]'
            Info: Total cell delay = 4.900 ns ( 36.87 % )
            Info: Total interconnect delay = 8.390 ns ( 63.13 % )
    Info: + Micro clock to output delay of source is 0.235 ns
    Info: + Micro setup delay of destination is 0.208 ns
Info: Clock "n[6]" has Internal fmax of 207.38 MHz between source register "Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0]" and destination register "Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]" (period= 4.822 ns)
    Info: + Longest register to register delay is 2.158 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X3_Y3_N5; Fanout = 19; REG Node = 'Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0]'
        Info: 2: + IC(0.667 ns) + CELL(0.611 ns) = 1.278 ns; Loc. = LC_X3_Y3_N5; Fanout = 2; COMB Node = 'Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|counter_cella0~COUT'
        Info: 3: + IC(0.000 ns) + CELL(0.077 ns) = 1.355 ns; Loc. = LC_X3_Y3_N6; Fanout = 2; COMB Node = 'Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|counter_cella1~COUT'
        Info: 4: + IC(0.000 ns) + CELL(0.077 ns) = 1.432 ns; Loc. = LC_X3_Y3_N7; Fanout = 1; COMB Node = 'Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|counter_cella2~COUT'
        Info: 5: + IC(0.000 ns) + CELL(0.726 ns) = 2.158 ns; Loc. = LC_X3_Y3_N8; Fanout = 17; REG Node = 'Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]'
        Info: Total cell delay = 1.491 ns ( 69.09 % )
        Info: Total interconnect delay = 0.667 ns ( 30.91 % )
    Info: - Smallest clock skew is -2.221 ns
        Info: + Shortest clock path from clock "n[6]" to destination register is 10.508 ns
            Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_41; Fanout = 3; CLK Node = 'n[6]'
            Info: 2: + IC(1.305 ns) + CELL(0.464 ns) = 2.477 ns; Loc. = LC_X6_Y1_N6; Fanout = 1; COMB Node = 'Block1:inst|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~7COUT1_58'
            Info: 3: + IC(0.000 ns) + CELL(0.502 ns) = 2.979 ns; Loc. = LC_X6_Y1_N7; Fanout = 1; COMB Node = 'Block1:inst|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~0'
            Info: 4: + IC(1.176 ns) + CELL(0.571 ns) = 4.726 ns; Loc. = LC_X5_Y3_N7; Fanout = 1; COMB Node = 'Block1:inst|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_d4g:auto_generated|op_1~0'
            Info: 5: + IC(0.191 ns) + CELL(0.125 ns) = 5.042 ns; Loc. = LC_X5_Y3_N8; Fanout = 10; COMB Node = 'Block1:inst|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_d4g:auto_generated|op_1'
            Info: 6: + IC(1.401 ns) + CELL(0.462 ns) = 6.905 ns; Loc. = LC_X7_Y2_N3; Fanout = 1; COMB Node = 'Block2_0:inst3|inst4~0'
            Info: 7: + IC(0.191 ns) + CELL(0.125 ns) = 7.221 ns; Loc. = LC_X7_Y2_N4; Fanout = 5; COMB Node = 'Block2_0:inst3|inst4'
            Info: 8: + IC(2.713 ns) + CELL(0.574 ns) = 10.508 ns; Loc. = LC_X3_Y3_N8; Fanout = 17; REG Node = 'Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]'
            Info: Total cell delay = 3.531 ns ( 33.60 % )
            Info: Total interconnect delay = 6.977 ns ( 66.40 % )
        Info: - Longest clock path from clock "n[6]" to source register is 12.729 ns
            Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_41; Fanout = 3; CLK Node = 'n[6]'
            Info: 2: + IC(1.305 ns) + CELL(0.462 ns) = 2.475 ns; Loc. = LC_X6_Y1_N6; Fanout = 2; COMB Node = 'Block1:inst|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~5'
            Info: 3: + IC(1.491 ns) + CELL(0.611 ns) = 4.577 ns; Loc. = LC_X5_Y3_N6; Fanout = 1; COMB Node = 'Block1:inst|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_d4g:auto_generated|op_1~7'
            Info: 4: + IC(0.000 ns) + CELL(0.509 ns) = 5.086 ns; Loc. = LC_X5_Y3_N7; Fanout = 1; COMB Node = 'Block1:inst|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_d4g:auto_generated|op_1~0'
            Info: 5: + IC(0.191 ns) + CELL(0.125 ns) = 5.402 ns; Loc. = LC_X5_Y3_N8; Fanout = 10; COMB Node = 'Block1:inst|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_d4g:auto_generated|op_1'
            Info: 6: + IC(1.974 ns) + CELL(0.809 ns) = 8.185 ns; Loc. = LC_X7_Y2_N6; Fanout = 6; REG Node = 'Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[1]'
            Info: 7: + IC(0.622 ns) + CELL(0.319 ns) = 9.126 ns; Loc. = LC_X7_Y2_N3; Fanout = 1; COMB Node = 'Block2_0:inst3|inst4~0'
            Info: 8: + IC(0.191 ns) + CELL(0.125 ns) = 9.442 ns; Loc. = LC_X7_Y2_N4; Fanout = 5; COMB Node = 'Block2_0:inst3|inst4'
            Info: 9: + IC(2.713 ns) + CELL(0.574 ns) = 12.729 ns; Loc. = LC_X3_Y3_N5; Fanout = 19; REG Node = 'Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0]'
            Info: Total cell delay = 4.242 ns ( 33.33 % )
            Info: Total interconnect delay = 8.487 ns ( 66.67 % )
    Info: + Micro clock to output delay of source is 0.235 ns
    Info: + Micro setup delay of destination is 0.208 ns
Info: Clock "m[6]" has Internal fmax of 208.9 MHz between source register "Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0]" and destination register "Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]" (period= 4.787 ns)
    Info: + Longest register to register delay is 2.158 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X3_Y3_N5; Fanout = 19; REG Node = 'Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0]'
        Info: 2: + IC(0.667 ns) + CELL(0.611 ns) = 1.278 ns; Loc. = LC_X3_Y3_N5; Fanout = 2; COMB Node = 'Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|counter_cella0~COUT'
        Info: 3: + IC(0.000 ns) + CELL(0.077 ns) = 1.355 ns; Loc. = LC_X3_Y3_N6; Fanout = 2; COMB Node = 'Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|counter_cella1~COUT'
        Info: 4: + IC(0.000 ns) + CELL(0.077 ns) = 1.432 ns; Loc. = LC_X3_Y3_N7; Fanout = 1; COMB Node = 'Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|counter_cella2~COUT'
        Info: 5: + IC(0.000 ns) + CELL(0.726 ns) = 2.158 ns; Loc. = LC_X3_Y3_N8; Fanout = 17; REG Node = 'Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]'
        Info: Total cell delay = 1.491 ns ( 69.09 % )
        Info: Total interconnect delay = 0.667 ns ( 30.91 % )
    Info: - Smallest clock skew is -2.186 ns
        Info: + Shortest clock path from clock "m[6]" to destination register is 10.917 ns
            Info: 1: + IC(0.000 ns) + CELL(0.727 ns) = 0.727 ns; Loc. = PIN_64; Fanout = 6; CLK Node = 'm[6]'
            Info: 2: + IC(1.551 ns) + CELL(0.608 ns) = 2.886 ns; Loc. = LC_X6_Y1_N6; Fanout = 1; COMB Node = 'Block1:inst|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~7COUT1_58'
            Info: 3: + IC(0.000 ns) + CELL(0.502 ns) = 3.388 ns; Loc. = LC_X6_Y1_N7; Fanout = 1; COMB Node = 'Block1:inst|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~0'
            Info: 4: + IC(1.176 ns) + CELL(0.571 ns) = 5.135 ns; Loc. = LC_X5_Y3_N7; Fanout = 1; COMB Node = 'Block1:inst|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_d4g:auto_generated|op_1~0'
            Info: 5: + IC(0.191 ns) + CELL(0.125 ns) = 5.451 ns; Loc. = LC_X5_Y3_N8; Fanout = 10; COMB Node = 'Block1:inst|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_d4g:auto_generated|op_1'
            Info: 6: + IC(1.401 ns) + CELL(0.462 ns) = 7.314 ns; Loc. = LC_X7_Y2_N3; Fanout = 1; COMB Node = 'Block2_0:inst3|inst4~0'
            Info: 7: + IC(0.191 ns) + CELL(0.125 ns) = 7.630 ns; Loc. = LC_X7_Y2_N4; Fanout = 5; COMB Node = 'Block2_0:inst3|inst4'
            Info: 8: + IC(2.713 ns) + CELL(0.574 ns) = 10.917 ns; Loc. = LC_X3_Y3_N8; Fanout = 17; REG Node = 'Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]'
            Info: Total cell delay = 3.694 ns ( 33.84 % )
            Info: Total interconnect delay = 7.223 ns ( 66.16 % )
        Info: - Longest clock path from clock "m[6]" to source register is 13.103 ns
            Info: 1: + IC(0.000 ns) + CELL(0.727 ns) = 0.727 ns; Loc. = PIN_64; Fanout = 6; CLK Node = 'm[6]'
            Info: 2: + IC(1.551 ns) + CELL(0.571 ns) = 2.849 ns; Loc. = LC_X6_Y1_N6; Fanout = 2; COMB Node = 'Block1:inst|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~5'
            Info: 3: + IC(1.491 ns) + CELL(0.611 ns) = 4.951 ns; Loc. = LC_X5_Y3_N6; Fanout = 1; COMB Node = 'Block1:inst|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_d4g:auto_generated|op_1~7'
            Info: 4: + IC(0.000 ns) + CELL(0.509 ns) = 5.460 ns; Loc. = LC_X5_Y3_N7; Fanout = 1; COMB Node = 'Block1:inst|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_d4g:auto_generated|op_1~0'
            Info: 5: + IC(0.191 ns) + CELL(0.125 ns) = 5.776 ns; Loc. = LC_X5_Y3_N8; Fanout = 10; COMB Node = 'Block1:inst|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_d4g:auto_generated|op_1'
            Info: 6: + IC(1.974 ns) + CELL(0.809 ns) = 8.559 ns; Loc. = LC_X7_Y2_N6; Fanout = 6; REG Node = 'Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[1]'
            Info: 7: + IC(0.622 ns) + CELL(0.319 ns) = 9.500 ns; Loc. = LC_X7_Y2_N3; Fanout = 1; COMB Node = 'Block2_0:inst3|inst4~0'
            Info: 8: + IC(0.191 ns) + CELL(0.125 ns) = 9.816 ns; Loc. = LC_X7_Y2_N4; Fanout = 5; COMB Node = 'Block2_0:inst3|inst4'
            Info: 9: + IC(2.713 ns) + CELL(0.574 ns) = 13.103 ns; Loc. = LC_X3_Y3_N5; Fanout = 19; REG Node = 'Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0]'
            Info: Total cell delay = 4.370 ns ( 33.35 % )
            Info: Total interconnect delay = 8.733 ns ( 66.65 % )
    Info: + Micro clock to output delay of source is 0.235 ns
    Info: + Micro setup delay of destination is 0.208 ns
Info: Clock "m[7]" has Internal fmax of 224.11 MHz between source register "Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0]" and destination register "Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]" (period= 4.462 ns)
    Info: + Longest register to register delay is 2.158 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X3_Y3_N5; Fanout = 19; REG Node = 'Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0]'
        Info: 2: + IC(0.667 ns) + CELL(0.611 ns) = 1.278 ns; Loc. = LC_X3_Y3_N5; Fanout = 2; COMB Node = 'Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|counter_cella0~COUT'
        Info: 3: + IC(0.000 ns) + CELL(0.077 ns) = 1.355 ns; Loc. = LC_X3_Y3_N6; Fanout = 2; COMB Node = 'Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|counter_cella1~COUT'
        Info: 4: + IC(0.000 ns) + CELL(0.077 ns) = 1.432 ns; Loc. = LC_X3_Y3_N7; Fanout = 1; COMB Node = 'Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|counter_cella2~COUT'
        Info: 5: + IC(0.000 ns) + CELL(0.726 ns) = 2.158 ns; Loc. = LC_X3_Y3_N8; Fanout = 17; REG Node = 'Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]'
        Info: Total cell delay = 1.491 ns ( 69.09 % )
        Info: Total interconnect delay = 0.667 ns ( 30.91 % )
    Info: - Smallest clock skew is -1.861 ns
        Info: + Shortest clock path from clock "m[7]" to destination register is 9.965 ns
            Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_69; Fanout = 3; CLK Node = 'm[7]'
            Info: 2: + IC(1.603 ns) + CELL(0.125 ns) = 2.436 ns; Loc. = LC_X6_Y1_N7; Fanout = 1; COMB Node = 'Block1:inst|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~0'
            Info: 3: + IC(1.176 ns) + CELL(0.571 ns) = 4.183 ns; Loc. = LC_X5_Y3_N7; Fanout = 1; COMB Node = 'Block1:inst|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_d4g:auto_generated|op_1~0'
            Info: 4: + IC(0.191 ns) + CELL(0.125 ns) = 4.499 ns; Loc. = LC_X5_Y3_N8; Fanout = 10; COMB Node = 'Block1:inst|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_d4g:auto_generated|op_1'
            Info: 5: + IC(1.401 ns) + CELL(0.462 ns) = 6.362 ns; Loc. = LC_X7_Y2_N3; Fanout = 1; COMB Node = 'Block2_0:inst3|inst4~0'
            Info: 6: + IC(0.191 ns) + CELL(0.125 ns) = 6.678 ns; Loc. = LC_X7_Y2_N4; Fanout = 5; COMB Node = 'Block2_0:inst3|inst4'
            Info: 7: + IC(2.713 ns) + CELL(0.574 ns) = 9.965 ns; Loc. = LC_X3_Y3_N8; Fanout = 17; REG Node = 'Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]'
            Info: Total cell delay = 2.690 ns ( 26.99 % )
            Info: Total interconnect delay = 7.275 ns ( 73.01 % )
        Info: - Longest clock path from clock "m[7]" to source register is 11.826 ns
            Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_69; Fanout = 3; CLK Node = 'm[7]'
            Info: 2: + IC(1.603 ns) + CELL(0.125 ns) = 2.436 ns; Loc. = LC_X6_Y1_N7; Fanout = 1; COMB Node = 'Block1:inst|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~0'
            Info: 3: + IC(1.176 ns) + CELL(0.571 ns) = 4.183 ns; Loc. = LC_X5_Y3_N7; Fanout = 1; COMB Node = 'Block1:inst|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_d4g:auto_generated|op_1~0'
            Info: 4: + IC(0.191 ns) + CELL(0.125 ns) = 4.499 ns; Loc. = LC_X5_Y3_N8; Fanout = 10; COMB Node = 'Block1:inst|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_d4g:auto_generated|op_1'
            Info: 5: + IC(1.974 ns) + CELL(0.809 ns) = 7.282 ns; Loc. = LC_X7_Y2_N6; Fanout = 6; REG Node = 'Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[1]'
            Info: 6: + IC(0.622 ns) + CELL(0.319 ns) = 8.223 ns; Loc. = LC_X7_Y2_N3; Fanout = 1; COMB Node = 'Block2_0:inst3|inst4~0'
            Info: 7: + IC(0.191 ns) + CELL(0.125 ns) = 8.539 ns; Loc. = LC_X7_Y2_N4; Fanout = 5; COMB Node = 'Block2_0:inst3|inst4'
            Info: 8: + IC(2.713 ns) + CELL(0.574 ns) = 11.826 ns; Loc. = LC_X3_Y3_N5; Fanout = 19; REG Node = 'Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0]'
            Info: Total cell delay = 3.356 ns ( 28.38 % )
            Info: Total interconnect delay = 8.470 ns ( 71.62 % )
    Info: + Micro clock to output delay of source is 0.235 ns
    Info: + Micro setup delay of destination is 0.208 ns
Info: Clock "n[7]" has Internal fmax of 224.11 MHz between source register "Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0]" and destination register "Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]" (period= 4.462 ns)
    Info: + Longest register to register delay is 2.158 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X3_Y3_N5; Fanout = 19; REG Node = 'Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0]'
        Info: 2: + IC(0.667 ns) + CELL(0.611 ns) = 1.278 ns; Loc. = LC_X3_Y3_N5; Fanout = 2; COMB Node = 'Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|counter_cella0~COUT'
        Info: 3: + IC(0.000 ns) + CELL(0.077 ns) = 1.355 ns; Loc. = LC_X3_Y3_N6; Fanout = 2; COMB Node = 'Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|counter_cella1~COUT'
        Info: 4: + IC(0.000 ns) + CELL(0.077 ns) = 1.432 ns; Loc. = LC_X3_Y3_N7; Fanout = 1; COMB Node = 'Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|counter_cella2~COUT'
        Info: 5: + IC(0.000 ns) + CELL(0.726 ns) = 2.158 ns; Loc. = LC_X3_Y3_N8; Fanout = 17; REG Node = 'Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]'
        Info: Total cell delay = 1.491 ns ( 69.09 % )
        Info: Total interconnect delay = 0.667 ns ( 30.91 % )
    Info: - Smallest clock skew is -1.861 ns
        Info: + Shortest clock path from clock "n[7]" to destination register is 9.863 ns
            Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_55; Fanout = 1; CLK Node = 'n[7]'
            Info: 2: + IC(1.164 ns) + CELL(0.462 ns) = 2.334 ns; Loc. = LC_X6_Y1_N7; Fanout = 1; COMB Node = 'Block1:inst|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~0'
            Info: 3: + IC(1.176 ns) + CELL(0.571 ns) = 4.081 ns; Loc. = LC_X5_Y3_N7; Fanout = 1; COMB Node = 'Block1:inst|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_d4g:auto_generated|op_1~0'
            Info: 4: + IC(0.191 ns) + CELL(0.125 ns) = 4.397 ns; Loc. = LC_X5_Y3_N8; Fanout = 10; COMB Node = 'Block1:inst|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_d4g:auto_generated|op_1'
            Info: 5: + IC(1.401 ns) + CELL(0.462 ns) = 6.260 ns; Loc. = LC_X7_Y2_N3; Fanout = 1; COMB Node = 'Block2_0:inst3|inst4~0'
            Info: 6: + IC(0.191 ns) + CELL(0.125 ns) = 6.576 ns; Loc. = LC_X7_Y2_N4; Fanout = 5; COMB Node = 'Block2_0:inst3|inst4'
            Info: 7: + IC(2.713 ns) + CELL(0.574 ns) = 9.863 ns; Loc. = LC_X3_Y3_N8; Fanout = 17; REG Node = 'Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]'
            Info: Total cell delay = 3.027 ns ( 30.69 % )
            Info: Total interconnect delay = 6.836 ns ( 69.31 % )
        Info: - Longest clock path from clock "n[7]" to source register is 11.724 ns
            Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_55; Fanout = 1; CLK Node = 'n[7]'
            Info: 2: + IC(1.164 ns) + CELL(0.462 ns) = 2.334 ns; Loc. = LC_X6_Y1_N7; Fanout = 1; COMB Node = 'Block1:inst|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~0'
            Info: 3: + IC(1.176 ns) + CELL(0.571 ns) = 4.081 ns; Loc. = LC_X5_Y3_N7; Fanout = 1; COMB Node = 'Block1:inst|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_d4g:auto_generated|op_1~0'
            Info: 4: + IC(0.191 ns) + CELL(0.125 ns) = 4.397 ns; Loc. = LC_X5_Y3_N8; Fanout = 10; COMB Node = 'Block1:inst|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_d4g:auto_generated|op_1'
            Info: 5: + IC(1.974 ns) + CELL(0.809 ns) = 7.180 ns; Loc. = LC_X7_Y2_N6; Fanout = 6; REG Node = 'Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[1]'
            Info: 6: + IC(0.622 ns) + CELL(0.319 ns) = 8.121 ns; Loc. = LC_X7_Y2_N3; Fanout = 1; COMB Node = 'Block2_0:inst3|inst4~0'
            Info: 7: + IC(0.191 ns) + CELL(0.125 ns) = 8.437 ns; Loc. = LC_X7_Y2_N4; Fanout = 5; COMB Node = 'Block2_0:inst3|inst4'
            Info: 8: + IC(2.713 ns) + CELL(0.574 ns) = 11.724 ns; Loc. = LC_X3_Y3_N5; Fanout = 19; REG Node = 'Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0]'
            Info: Total cell delay = 3.693 ns ( 31.50 % )
            Info: Total interconnect delay = 8.031 ns ( 68.50 % )
    Info: + Micro clock to output delay of source is 0.235 ns
    Info: + Micro setup delay of destination is 0.208 ns
Warning: Circuit may not operate. Detected 36 non-operational path(s) clocked by clock "clk" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]" and destination pin or register "Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]" for clock "clk" (Hold time is 5.108 ns)
    Info: + Largest clock skew is 6.203 ns
        Info: + Longest clock path from clock "clk" to destination register is 16.596 ns
            Info: 1: + IC(0.000 ns) + CELL(0.727 ns) = 0.727 ns; Loc. = PIN_14; Fanout = 8; CLK Node = 'clk'
            Info: 2: + IC(0.792 ns) + CELL(0.809 ns) = 2.328 ns; Loc. = LC_X6_Y4_N0; Fanout = 6; REG Node = 'Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_9mh:auto_generated|safe_q[0]'
            Info: 3: + IC(0.580 ns) + CELL(0.467 ns) = 3.375 ns; Loc. = LC_X6_Y4_N8; Fanout = 1; COMB Node = 'Block1:inst|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cout[0]'
            Info: 4: + IC(0.000 ns) + CELL(0.509 ns) = 3.884 ns; Loc. = LC_X6_Y4_N9; Fanout = 3; COMB Node = 'Block1:inst|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~37'
            Info: 5: + IC(1.438 ns) + CELL(0.467 ns) = 5.789 ns; Loc. = LC_X6_Y3_N1; Fanout = 2; COMB Node = 'Block1:inst|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~22'
            Info: 6: + IC(0.000 ns) + CELL(0.077 ns) = 5.866 ns; Loc. = LC_X6_Y3_N2; Fanout = 2; COMB Node = 'Block1:inst|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~32'
            Info: 7: + IC(0.000 ns) + CELL(0.509 ns) = 6.375 ns; Loc. = LC_X6_Y3_N3; Fanout = 5; COMB Node = 'Block1:inst|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~25'
            Info: 8: + IC(1.195 ns) + CELL(0.611 ns) = 8.181 ns; Loc. = LC_X5_Y3_N3; Fanout = 1; COMB Node = 'Block1:inst|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_d4g:auto_generated|op_1~22'
            Info: 9: + IC(0.000 ns) + CELL(0.163 ns) = 8.344 ns; Loc. = LC_X5_Y3_N4; Fanout = 1; COMB Node = 'Block1:inst|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_d4g:auto_generated|op_1~17'
            Info: 10: + IC(0.000 ns) + CELL(0.609 ns) = 8.953 ns; Loc. = LC_X5_Y3_N7; Fanout = 1; COMB Node = 'Block1:inst|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_d4g:auto_generated|op_1~0'
            Info: 11: + IC(0.191 ns) + CELL(0.125 ns) = 9.269 ns; Loc. = LC_X5_Y3_N8; Fanout = 10; COMB Node = 'Block1:inst|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_d4g:auto_generated|op_1'
            Info: 12: + IC(1.974 ns) + CELL(0.809 ns) = 12.052 ns; Loc. = LC_X7_Y2_N6; Fanout = 6; REG Node = 'Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[1]'
            Info: 13: + IC(0.622 ns) + CELL(0.319 ns) = 12.993 ns; Loc. = LC_X7_Y2_N3; Fanout = 1; COMB Node = 'Block2_0:inst3|inst4~0'
            Info: 14: + IC(0.191 ns) + CELL(0.125 ns) = 13.309 ns; Loc. = LC_X7_Y2_N4; Fanout = 5; COMB Node = 'Block2_0:inst3|inst4'
            Info: 15: + IC(2.713 ns) + CELL(0.574 ns) = 16.596 ns; Loc. = LC_X3_Y3_N8; Fanout = 17; REG Node = 'Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]'
            Info: Total cell delay = 6.900 ns ( 41.58 % )
            Info: Total interconnect delay = 9.696 ns ( 58.42 % )
        Info: - Shortest clock path from clock "clk" to source register is 10.393 ns
            Info: 1: + IC(0.000 ns) + CELL(0.727 ns) = 0.727 ns; Loc. = PIN_14; Fanout = 8; CLK Node = 'clk'
            Info: 2: + IC(0.792 ns) + CELL(0.809 ns) = 2.328 ns; Loc. = LC_X6_Y4_N7; Fanout = 2; REG Node = 'Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_9mh:auto_generated|safe_q[7]'
            Info: 3: + IC(1.326 ns) + CELL(0.125 ns) = 3.779 ns; Loc. = LC_X6_Y3_N7; Fanout = 3; COMB Node = 'Block1:inst|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~0'
            Info: 4: + IC(0.707 ns) + CELL(0.125 ns) = 4.611 ns; Loc. = LC_X5_Y3_N7; Fanout = 1; COMB Node = 'Block1:inst|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_d4g:auto_generated|op_1~0'
            Info: 5: + IC(0.191 ns) + CELL(0.125 ns) = 4.927 ns; Loc. = LC_X5_Y3_N8; Fanout = 10; COMB Node = 'Block1:inst|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_d4g:auto_generated|op_1'
            Info: 6: + IC(1.401 ns) + CELL(0.462 ns) = 6.790 ns; Loc. = LC_X7_Y2_N3; Fanout = 1; COMB Node = 'Block2_0:inst3|inst4~0'
            Info: 7: + IC(0.191 ns) + CELL(0.125 ns) = 7.106 ns; Loc. = LC_X7_Y2_N4; Fanout = 5; COMB Node = 'Block2_0:inst3|inst4'
            Info: 8: + IC(2.713 ns) + CELL(0.574 ns) = 10.393 ns; Loc. = LC_X3_Y3_N8; Fanout = 17; REG Node = 'Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]'
            Info: Total cell delay = 3.072 ns ( 29.56 % )
            Info: Total interconnect delay = 7.321 ns ( 70.44 % )
    Info: - Micro clock to output delay of source is 0.235 ns
    Info: - Shortest register to register delay is 0.998 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X3_Y3_N8; Fanout = 17; REG Node = 'Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]'
        Info: 2: + IC(0.629 ns) + CELL(0.369 ns) = 0.998 ns; Loc. = LC_X3_Y3_N8; Fanout = 17; REG Node = 'Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]'
        Info: Total cell delay = 0.369 ns ( 36.97 % )
        Info: Total interconnect delay = 0.629 ns ( 63.03 % )
    Info: + Micro hold delay of destination is 0.138 ns
Warning: Circuit may not operate. Detected 10 non-operational path(s) clocked by clock "n[0]" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]" and destination pin or register "Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]" for clock "n[0]" (Hold time is 1.763 ns)
    Info: + Largest clock skew is 2.858 ns
        Info: + Longest clock path from clock "n[0]" to destination register is 14.087 ns
            Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_18; Fanout = 3; CLK Node = 'n[0]'
            Info: 2: + IC(1.555 ns) + CELL(0.467 ns) = 2.730 ns; Loc. = LC_X6_Y1_N0; Fanout = 2; COMB Node = 'Block1:inst|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~37'
            Info: 3: + IC(0.000 ns) + CELL(0.077 ns) = 2.807 ns; Loc. = LC_X6_Y1_N1; Fanout = 2; COMB Node = 'Block1:inst|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~32'
            Info: 4: + IC(0.000 ns) + CELL(0.077 ns) = 2.884 ns; Loc. = LC_X6_Y1_N2; Fanout = 2; COMB Node = 'Block1:inst|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~27'
            Info: 5: + IC(0.000 ns) + CELL(0.077 ns) = 2.961 ns; Loc. = LC_X6_Y1_N3; Fanout = 2; COMB Node = 'Block1:inst|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~22'
            Info: 6: + IC(0.000 ns) + CELL(0.163 ns) = 3.124 ns; Loc. = LC_X6_Y1_N4; Fanout = 3; COMB Node = 'Block1:inst|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~17'
            Info: 7: + IC(0.000 ns) + CELL(0.609 ns) = 3.733 ns; Loc. = LC_X6_Y1_N5; Fanout = 2; COMB Node = 'Block1:inst|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~10'
            Info: 8: + IC(1.514 ns) + CELL(0.611 ns) = 5.858 ns; Loc. = LC_X5_Y3_N5; Fanout = 1; COMB Node = 'Block1:inst|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_d4g:auto_generated|op_1~12'
            Info: 9: + IC(0.000 ns) + CELL(0.077 ns) = 5.935 ns; Loc. = LC_X5_Y3_N6; Fanout = 1; COMB Node = 'Block1:inst|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_d4g:auto_generated|op_1~7'
            Info: 10: + IC(0.000 ns) + CELL(0.509 ns) = 6.444 ns; Loc. = LC_X5_Y3_N7; Fanout = 1; COMB Node = 'Block1:inst|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_d4g:auto_generated|op_1~0'
            Info: 11: + IC(0.191 ns) + CELL(0.125 ns) = 6.760 ns; Loc. = LC_X5_Y3_N8; Fanout = 10; COMB Node = 'Block1:inst|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_d4g:auto_generated|op_1'
            Info: 12: + IC(1.974 ns) + CELL(0.809 ns) = 9.543 ns; Loc. = LC_X7_Y2_N6; Fanout = 6; REG Node = 'Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[1]'
            Info: 13: + IC(0.622 ns) + CELL(0.319 ns) = 10.484 ns; Loc. = LC_X7_Y2_N3; Fanout = 1; COMB Node = 'Block2_0:inst3|inst4~0'
            Info: 14: + IC(0.191 ns) + CELL(0.125 ns) = 10.800 ns; Loc. = LC_X7_Y2_N4; Fanout = 5; COMB Node = 'Block2_0:inst3|inst4'
            Info: 15: + IC(2.713 ns) + CELL(0.574 ns) = 14.087 ns; Loc. = LC_X3_Y3_N8; Fanout = 17; REG Node = 'Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]'
            Info: Total cell delay = 5.327 ns ( 37.82 % )
            Info: Total interconnect delay = 8.760 ns ( 62.18 % )
        Info: - Shortest clock path from clock "n[0]" to source register is 11.229 ns
            Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_18; Fanout = 3; CLK Node = 'n[0]'
            Info: 2: + IC(1.555 ns) + CELL(0.464 ns) = 2.727 ns; Loc. = LC_X6_Y1_N0; Fanout = 2; COMB Node = 'Block1:inst|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~37COUT1_48'
            Info: 3: + IC(0.000 ns) + CELL(0.069 ns) = 2.796 ns; Loc. = LC_X6_Y1_N1; Fanout = 2; COMB Node = 'Block1:inst|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~32COUT1_50'
            Info: 4: + IC(0.000 ns) + CELL(0.069 ns) = 2.865 ns; Loc. = LC_X6_Y1_N2; Fanout = 2; COMB Node = 'Block1:inst|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~27COUT1_52'
            Info: 5: + IC(0.000 ns) + CELL(0.069 ns) = 2.934 ns; Loc. = LC_X6_Y1_N3; Fanout = 2; COMB Node = 'Block1:inst|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~22COUT1_54'
            Info: 6: + IC(0.000 ns) + CELL(0.157 ns) = 3.091 ns; Loc. = LC_X6_Y1_N4; Fanout = 3; COMB Node = 'Block1:inst|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~17'
            Info: 7: + IC(0.000 ns) + CELL(0.609 ns) = 3.700 ns; Loc. = LC_X6_Y1_N7; Fanout = 1; COMB Node = 'Block1:inst|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~0'
            Info: 8: + IC(1.176 ns) + CELL(0.571 ns) = 5.447 ns; Loc. = LC_X5_Y3_N7; Fanout = 1; COMB Node = 'Block1:inst|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_d4g:auto_generated|op_1~0'
            Info: 9: + IC(0.191 ns) + CELL(0.125 ns) = 5.763 ns; Loc. = LC_X5_Y3_N8; Fanout = 10; COMB Node = 'Block1:inst|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_d4g:auto_generated|op_1'
            Info: 10: + IC(1.401 ns) + CELL(0.462 ns) = 7.626 ns; Loc. = LC_X7_Y2_N3; Fanout = 1; COMB Node = 'Block2_0:inst3|inst4~0'
            Info: 11: + IC(0.191 ns) + CELL(0.125 ns) = 7.942 ns; Loc. = LC_X7_Y2_N4; Fanout = 5; COMB Node = 'Block2_0:inst3|inst4'
            Info: 12: + IC(2.713 ns) + CELL(0.574 ns) = 11.229 ns; Loc. = LC_X3_Y3_N8; Fanout = 17; REG Node = 'Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]'
            Info: Total cell delay = 4.002 ns ( 35.64 % )
            Info: Total interconnect delay = 7.227 ns ( 64.36 % )
    Info: - Micro clock to output delay of source is 0.235 ns
    Info: - Shortest register to register delay is 0.998 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X3_Y3_N8; Fanout = 17; REG Node = 'Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]'
        Info: 2: + IC(0.629 ns) + CELL(0.369 ns) = 0.998 ns; Loc. = LC_X3_Y3_N8; Fanout = 17; REG Node = 'Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]'
        Info: Total cell delay = 0.369 ns ( 36.97 % )
        Info: Total interconnect delay = 0.629 ns ( 63.03 % )
    Info: + Micro hold delay of destination is 0.138 ns
Warning: Circuit may not operate. Detected 10 non-operational path(s) clocked by clock "m[0]" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]" and destination pin or register "Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]" for clock "m[0]" (Hold time is 1.763 ns)
    Info: + Largest clock skew is 2.858 ns
        Info: + Longest clock path from clock "m[0]" to destination register is 14.171 ns
            Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_61; Fanout = 6; CLK Node = 'm[0]'
            Info: 2: + IC(1.495 ns) + CELL(0.611 ns) = 2.814 ns; Loc. = LC_X6_Y1_N0; Fanout = 2; COMB Node = 'Block1:inst|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~37'
            Info: 3: + IC(0.000 ns) + CELL(0.077 ns) = 2.891 ns; Loc. = LC_X6_Y1_N1; Fanout = 2; COMB Node = 'Block1:inst|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~32'
            Info: 4: + IC(0.000 ns) + CELL(0.077 ns) = 2.968 ns; Loc. = LC_X6_Y1_N2; Fanout = 2; COMB Node = 'Block1:inst|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~27'
            Info: 5: + IC(0.000 ns) + CELL(0.077 ns) = 3.045 ns; Loc. = LC_X6_Y1_N3; Fanout = 2; COMB Node = 'Block1:inst|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~22'
            Info: 6: + IC(0.000 ns) + CELL(0.163 ns) = 3.208 ns; Loc. = LC_X6_Y1_N4; Fanout = 3; COMB Node = 'Block1:inst|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~17'
            Info: 7: + IC(0.000 ns) + CELL(0.609 ns) = 3.817 ns; Loc. = LC_X6_Y1_N5; Fanout = 2; COMB Node = 'Block1:inst|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~10'
            Info: 8: + IC(1.514 ns) + CELL(0.611 ns) = 5.942 ns; Loc. = LC_X5_Y3_N5; Fanout = 1; COMB Node = 'Block1:inst|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_d4g:auto_generated|op_1~12'
            Info: 9: + IC(0.000 ns) + CELL(0.077 ns) = 6.019 ns; Loc. = LC_X5_Y3_N6; Fanout = 1; COMB Node = 'Block1:inst|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_d4g:auto_generated|op_1~7'
            Info: 10: + IC(0.000 ns) + CELL(0.509 ns) = 6.528 ns; Loc. = LC_X5_Y3_N7; Fanout = 1; COMB Node = 'Block1:inst|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_d4g:auto_generated|op_1~0'
            Info: 11: + IC(0.191 ns) + CELL(0.125 ns) = 6.844 ns; Loc. = LC_X5_Y3_N8; Fanout = 10; COMB Node = 'Block1:inst|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_d4g:auto_generated|op_1'
            Info: 12: + IC(1.974 ns) + CELL(0.809 ns) = 9.627 ns; Loc. = LC_X7_Y2_N6; Fanout = 6; REG Node = 'Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[1]'
            Info: 13: + IC(0.622 ns) + CELL(0.319 ns) = 10.568 ns; Loc. = LC_X7_Y2_N3; Fanout = 1; COMB Node = 'Block2_0:inst3|inst4~0'
            Info: 14: + IC(0.191 ns) + CELL(0.125 ns) = 10.884 ns; Loc. = LC_X7_Y2_N4; Fanout = 5; COMB Node = 'Block2_0:inst3|inst4'
            Info: 15: + IC(2.713 ns) + CELL(0.574 ns) = 14.171 ns; Loc. = LC_X3_Y3_N8; Fanout = 17; REG Node = 'Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]'
            Info: Total cell delay = 5.471 ns ( 38.61 % )
            Info: Total interconnect delay = 8.700 ns ( 61.39 % )
        Info: - Shortest clock path from clock "m[0]" to source register is 11.313 ns
            Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_61; Fanout = 6; CLK Node = 'm[0]'
            Info: 2: + IC(1.495 ns) + CELL(0.608 ns) = 2.811 ns; Loc. = LC_X6_Y1_N0; Fanout = 2; COMB Node = 'Block1:inst|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~37COUT1_48'
            Info: 3: + IC(0.000 ns) + CELL(0.069 ns) = 2.880 ns; Loc. = LC_X6_Y1_N1; Fanout = 2; COMB Node = 'Block1:inst|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~32COUT1_50'
            Info: 4: + IC(0.000 ns) + CELL(0.069 ns) = 2.949 ns; Loc. = LC_X6_Y1_N2; Fanout = 2; COMB Node = 'Block1:inst|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~27COUT1_52'
            Info: 5: + IC(0.000 ns) + CELL(0.069 ns) = 3.018 ns; Loc. = LC_X6_Y1_N3; Fanout = 2; COMB Node = 'Block1:inst|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~22COUT1_54'
            Info: 6: + IC(0.000 ns) + CELL(0.157 ns) = 3.175 ns; Loc. = LC_X6_Y1_N4; Fanout = 3; COMB Node = 'Block1:inst|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~17'
            Info: 7: + IC(0.000 ns) + CELL(0.609 ns) = 3.784 ns; Loc. = LC_X6_Y1_N7; Fanout = 1; COMB Node = 'Block1:inst|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~0'
            Info: 8: + IC(1.176 ns) + CELL(0.571 ns) = 5.531 ns; Loc. = LC_X5_Y3_N7; Fanout = 1; COMB Node = 'Block1:inst|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_d4g:auto_generated|op_1~0'
            Info: 9: + IC(0.191 ns) + CELL(0.125 ns) = 5.847 ns; Loc. = LC_X5_Y3_N8; Fanout = 10; COMB Node = 'Block1:inst|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_d4g:auto_generated|op_1'
            Info: 10: + IC(1.401 ns) + CELL(0.462 ns) = 7.710 ns; Loc. = LC_X7_Y2_N3; Fanout = 1; COMB Node = 'Block2_0:inst3|inst4~0'
            Info: 11: + IC(0.191 ns) + CELL(0.125 ns) = 8.026 ns; Loc. = LC_X7_Y2_N4; Fanout = 5; COMB Node = 'Block2_0:inst3|inst4'
            Info: 12: + IC(2.713 ns) + CELL(0.574 ns) = 11.313 ns; Loc. = LC_X3_Y3_N8; Fanout = 17; REG Node = 'Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]'
            Info: Total cell delay = 4.146 ns ( 36.65 % )
            Info: Total interconnect delay = 7.167 ns ( 63.35 % )
    Info: - Micro clock to output delay of source is 0.235 ns
    Info: - Shortest register to register delay is 0.998 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X3_Y3_N8; Fanout = 17; REG Node = 'Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]'
        Info: 2: + IC(0.629 ns) + CELL(0.369 ns) = 0.998 ns; Loc. = LC_X3_Y3_N8; Fanout = 17; REG Node = 'Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]'
        Info: Total cell delay = 0.369 ns ( 36.97 % )
        Info: Total interconnect delay = 0.629 ns ( 63.03 % )
    Info: + Micro hold delay of destination is 0.138 ns
Warning: Circuit may not operate. Detected 10 non-operational path(s) clocked by clock "n[1]" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]" and destination pin or register "Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]" for clock "n[1]" (Hold time is 1.763 ns)
    Info: + Largest clock skew is 2.858 ns
        Info: + Longest clock path from clock "n[1]" to destination register is 13.620 ns
            Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_56; Fanout = 3; CLK Node = 'n[1]'
            Info: 2: + IC(1.165 ns) + CELL(0.467 ns) = 2.340 ns; Loc. = LC_X6_Y1_N1; Fanout = 2; COMB Node = 'Block1:inst|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~32'
            Info: 3: + IC(0.000 ns) + CELL(0.077 ns) = 2.417 ns; Loc. = LC_X6_Y1_N2; Fanout = 2; COMB Node = 'Block1:inst|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~27'
            Info: 4: + IC(0.000 ns) + CELL(0.077 ns) = 2.494 ns; Loc. = LC_X6_Y1_N3; Fanout = 2; COMB Node = 'Block1:inst|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~22'
            Info: 5: + IC(0.000 ns) + CELL(0.163 ns) = 2.657 ns; Loc. = LC_X6_Y1_N4; Fanout = 3; COMB Node = 'Block1:inst|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~17'
            Info: 6: + IC(0.000 ns) + CELL(0.609 ns) = 3.266 ns; Loc. = LC_X6_Y1_N5; Fanout = 2; COMB Node = 'Block1:inst|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~10'
            Info: 7: + IC(1.514 ns) + CELL(0.611 ns) = 5.391 ns; Loc. = LC_X5_Y3_N5; Fanout = 1; COMB Node = 'Block1:inst|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_d4g:auto_generated|op_1~12'
            Info: 8: + IC(0.000 ns) + CELL(0.077 ns) = 5.468 ns; Loc. = LC_X5_Y3_N6; Fanout = 1; COMB Node = 'Block1:inst|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_d4g:auto_generated|op_1~7'
            Info: 9: + IC(0.000 ns) + CELL(0.509 ns) = 5.977 ns; Loc. = LC_X5_Y3_N7; Fanout = 1; COMB Node = 'Block1:inst|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_d4g:auto_generated|op_1~0'
            Info: 10: + IC(0.191 ns) + CELL(0.125 ns) = 6.293 ns; Loc. = LC_X5_Y3_N8; Fanout = 10; COMB Node = 'Block1:inst|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_d4g:auto_generated|op_1'
            Info: 11: + IC(1.974 ns) + CELL(0.809 ns) = 9.076 ns; Loc. = LC_X7_Y2_N6; Fanout = 6; REG Node = 'Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[1]'
            Info: 12: + IC(0.622 ns) + CELL(0.319 ns) = 10.017 ns; Loc. = LC_X7_Y2_N3; Fanout = 1; COMB Node = 'Block2_0:inst3|inst4~0'
            Info: 13: + IC(0.191 ns) + CELL(0.125 ns) = 10.333 ns; Loc. = LC_X7_Y2_N4; Fanout = 5; COMB Node = 'Block2_0:inst3|inst4'
            Info: 14: + IC(2.713 ns) + CELL(0.574 ns) = 13.620 ns; Loc. = LC_X3_Y3_N8; Fanout = 17; REG Node = 'Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]'
            Info: Total cell delay = 5.250 ns ( 38.55 % )
            Info: Total interconnect delay = 8.370 ns ( 61.45 % )
        Info: - Shortest clock path from clock "n[1]" to source register is 10.762 ns
            Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_56; Fanout = 3; CLK Node = 'n[1]'
            Info: 2: + IC(1.165 ns) + CELL(0.462 ns) = 2.335 ns; Loc. = LC_X6_Y1_N1; Fanout = 2; COMB Node = 'Block1:inst|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~30'
            Info: 3: + IC(1.133 ns) + CELL(0.608 ns) = 4.076 ns; Loc. = LC_X5_Y3_N1; Fanout = 1; COMB Node = 'Block1:inst|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_d4g:auto_generated|op_1~32COUT1_51'
            Info: 4: + IC(0.000 ns) + CELL(0.069 ns) = 4.145 ns; Loc. = LC_X5_Y3_N2; Fanout = 1; COMB Node = 'Block1:inst|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_d4g:auto_generated|op_1~27COUT1_53'
            Info: 5: + IC(0.000 ns) + CELL(0.069 ns) = 4.214 ns; Loc. = LC_X5_Y3_N3; Fanout = 1; COMB Node = 'Block1:inst|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_d4g:auto_generated|op_1~22COUT1_55'
            Info: 6: + IC(0.000 ns) + CELL(0.157 ns) = 4.371 ns; Loc. = LC_X5_Y3_N4; Fanout = 1; COMB Node = 'Block1:inst|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_d4g:auto_generated|op_1~17'
            Info: 7: + IC(0.000 ns) + CELL(0.609 ns) = 4.980 ns; Loc. = LC_X5_Y3_N7; Fanout = 1; COMB Node = 'Block1:inst|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_d4g:auto_generated|op_1~0'
            Info: 8: + IC(0.191 ns) + CELL(0.125 ns) = 5.296 ns; Loc. = LC_X5_Y3_N8; Fanout = 10; COMB Node = 'Block1:inst|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_d4g:auto_generated|op_1'
            Info: 9: + IC(1.401 ns) + CELL(0.462 ns) = 7.159 ns; Loc. = LC_X7_Y2_N3; Fanout = 1; COMB Node = 'Block2_0:inst3|inst4~0'
            Info: 10: + IC(0.191 ns) + CELL(0.125 ns) = 7.475 ns; Loc. = LC_X7_Y2_N4; Fanout = 5; COMB Node = 'Block2_0:inst3|inst4'
            Info: 11: + IC(2.713 ns) + CELL(0.574 ns) = 10.762 ns; Loc. = LC_X3_Y3_N8; Fanout = 17; REG Node = 'Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]'
            Info: Total cell delay = 3.968 ns ( 36.87 % )
            Info: Total interconnect delay = 6.794 ns ( 63.13 % )
    Info: - Micro clock to output delay of source is 0.235 ns
    Info: - Shortest register to register delay is 0.998 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X3_Y3_N8; Fanout = 17; REG Node = 'Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]'
        Info: 2: + IC(0.629 ns) + CELL(0.369 ns) = 0.998 ns; Loc. = LC_X3_Y3_N8; Fanout = 17; REG Node = 'Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]'
        Info: Total cell delay = 0.369 ns ( 36.97 % )
        Info: Total interconnect delay = 0.629 ns ( 63.03 % )
    Info: + Micro hold delay of destination is 0.138 ns
Warning: Circuit may not operate. Detected 11 non-operational path(s) clocked by clock "m[1]" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]" and destination pin or register "Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]" for clock "m[1]" (Hold time is 1.798 ns)
    Info: + Largest clock skew is 2.893 ns
        Info: + Longest clock path from clock "m[1]" to destination register is 14.152 ns
            Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_68; Fanout = 6; CLK Node = 'm[1]'
            Info: 2: + IC(1.553 ns) + CELL(0.611 ns) = 2.872 ns; Loc. = LC_X6_Y1_N1; Fanout = 2; COMB Node = 'Block1:inst|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~32'
            Info: 3: + IC(0.000 ns) + CELL(0.077 ns) = 2.949 ns; Loc. = LC_X6_Y1_N2; Fanout = 2; COMB Node = 'Block1:inst|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~27'
            Info: 4: + IC(0.000 ns) + CELL(0.077 ns) = 3.026 ns; Loc. = LC_X6_Y1_N3; Fanout = 2; COMB Node = 'Block1:inst|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~22'
            Info: 5: + IC(0.000 ns) + CELL(0.163 ns) = 3.189 ns; Loc. = LC_X6_Y1_N4; Fanout = 3; COMB Node = 'Block1:inst|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~17'
            Info: 6: + IC(0.000 ns) + CELL(0.609 ns) = 3.798 ns; Loc. = LC_X6_Y1_N5; Fanout = 2; COMB Node = 'Block1:inst|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~10'
            Info: 7: + IC(1.514 ns) + CELL(0.611 ns) = 5.923 ns; Loc. = LC_X5_Y3_N5; Fanout = 1; COMB Node = 'Block1:inst|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_d4g:auto_generated|op_1~12'
            Info: 8: + IC(0.000 ns) + CELL(0.077 ns) = 6.000 ns; Loc. = LC_X5_Y3_N6; Fanout = 1; COMB Node = 'Block1:inst|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_d4g:auto_generated|op_1~7'
            Info: 9: + IC(0.000 ns) + CELL(0.509 ns) = 6.509 ns; Loc. = LC_X5_Y3_N7; Fanout = 1; COMB Node = 'Block1:inst|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_d4g:auto_generated|op_1~0'
            Info: 10: + IC(0.191 ns) + CELL(0.125 ns) = 6.825 ns; Loc. = LC_X5_Y3_N8; Fanout = 10; COMB Node = 'Block1:inst|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_d4g:auto_generated|op_1'
            Info: 11: + IC(1.974 ns) + CELL(0.809 ns) = 9.608 ns; Loc. = LC_X7_Y2_N6; Fanout = 6; REG Node = 'Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[1]'
            Info: 12: + IC(0.622 ns) + CELL(0.319 ns) = 10.549 ns; Loc. = LC_X7_Y2_N3; Fanout = 1; COMB Node = 'Block2_0:inst3|inst4~0'
            Info: 13: + IC(0.191 ns) + CELL(0.125 ns) = 10.865 ns; Loc. = LC_X7_Y2_N4; Fanout = 5; COMB Node = 'Block2_0:inst3|inst4'
            Info: 14: + IC(2.713 ns) + CELL(0.574 ns) = 14.152 ns; Loc. = LC_X3_Y3_N8; Fanout = 17; REG Node = 'Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]'
            Info: Total cell delay = 5.394 ns ( 38.11 % )
            Info: Total interconnect delay = 8.758 ns ( 61.89 % )
        Info: - Shortest clock path from clock "m[1]" to source register is 11.259 ns
            Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_68; Fanout = 6; CLK Node = 'm[1]'
            Info: 2: + IC(1.553 ns) + CELL(0.571 ns) = 2.832 ns; Loc. = LC_X6_Y1_N1; Fanout = 2; COMB Node = 'Block1:inst|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~30'
            Info: 3: + IC(1.133 ns) + CELL(0.608 ns) = 4.573 ns; Loc. = LC_X5_Y3_N1; Fanout = 1; COMB Node = 'Block1:inst|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_d4g:auto_generated|op_1~32COUT1_51'
            Info: 4: + IC(0.000 ns) + CELL(0.069 ns) = 4.642 ns; Loc. = LC_X5_Y3_N2; Fanout = 1; COMB Node = 'Block1:inst|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_d4g:auto_generated|op_1~27COUT1_53'
            Info: 5: + IC(0.000 ns) + CELL(0.069 ns) = 4.711 ns; Loc. = LC_X5_Y3_N3; Fanout = 1; COMB Node = 'Block1:inst|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_d4g:auto_generated|op_1~22COUT1_55'
            Info: 6: + IC(0.000 ns) + CELL(0.157 ns) = 4.868 ns; Loc. = LC_X5_Y3_N4; Fanout = 1; COMB Node = 'Block1:inst|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_d4g:auto_generated|op_1~17'
            Info: 7: + IC(0.000 ns) + CELL(0.609 ns) = 5.477 ns; Loc. = LC_X5_Y3_N7; Fanout = 1; COMB Node = 'Block1:inst|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_d4g:auto_generated|op_1~0'
            Info: 8: + IC(0.191 ns) + CELL(0.125 ns) = 5.793 ns; Loc. = LC_X5_Y3_N8; Fanout = 10; COMB Node = 'Block1:inst|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_d4g:auto_generated|op_1'
            Info: 9: + IC(1.401 ns) + CELL(0.462 ns) = 7.656 ns; Loc. = LC_X7_Y2_N3; Fanout = 1; COMB Node = 'Block2_0:inst3|inst4~0'
            Info: 10: + IC(0.191 ns) + CELL(0.125 ns) = 7.972 ns; Loc. = LC_X7_Y2_N4; Fanout = 5; COMB Node = 'Block2_0:inst3|inst4'
            Info: 11: + IC(2.713 ns) + CELL(0.574 ns) = 11.259 ns; Loc. = LC_X3_Y3_N8; Fanout = 17; REG Node = 'Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]'
            Info: Total cell delay = 4.077 ns ( 36.21 % )
            Info: Total interconnect delay = 7.182 ns ( 63.79 % )
    Info: - Micro clock to output delay of source is 0.235 ns
    Info: - Shortest register to register delay is 0.998 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X3_Y3_N8; Fanout = 17; REG Node = 'Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]'
        Info: 2: + IC(0.629 ns) + CELL(0.369 ns) = 0.998 ns; Loc. = LC_X3_Y3_N8; Fanout = 17; REG Node = 'Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]'
        Info: Total cell delay = 0.369 ns ( 36.97 % )
        Info: Total interconnect delay = 0.629 ns ( 63.03 % )
    Info: + Micro hold delay of destination is 0.138 ns
Warning: Circuit may not operate. Detected 10 non-operational path(s) clocked by clock "m[2]" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]" and destination pin or register "Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]" for clock "m[2]" (Hold time is 1.785 ns)
    Info: + Largest clock skew is 2.880 ns
        Info: + Longest clock path from clock "m[2]" to destination register is 13.987 ns
            Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_67; Fanout = 6; CLK Node = 'm[2]'
            Info: 2: + IC(1.609 ns) + CELL(0.467 ns) = 2.784 ns; Loc. = LC_X6_Y1_N2; Fanout = 2; COMB Node = 'Block1:inst|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~27'
            Info: 3: + IC(0.000 ns) + CELL(0.077 ns) = 2.861 ns; Loc. = LC_X6_Y1_N3; Fanout = 2; COMB Node = 'Block1:inst|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~22'
            Info: 4: + IC(0.000 ns) + CELL(0.163 ns) = 3.024 ns; Loc. = LC_X6_Y1_N4; Fanout = 3; COMB Node = 'Block1:inst|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~17'
            Info: 5: + IC(0.000 ns) + CELL(0.609 ns) = 3.633 ns; Loc. = LC_X6_Y1_N5; Fanout = 2; COMB Node = 'Block1:inst|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~10'
            Info: 6: + IC(1.514 ns) + CELL(0.611 ns) = 5.758 ns; Loc. = LC_X5_Y3_N5; Fanout = 1; COMB Node = 'Block1:inst|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_d4g:auto_generated|op_1~12'
            Info: 7: + IC(0.000 ns) + CELL(0.077 ns) = 5.835 ns; Loc. = LC_X5_Y3_N6; Fanout = 1; COMB Node = 'Block1:inst|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_d4g:auto_generated|op_1~7'
            Info: 8: + IC(0.000 ns) + CELL(0.509 ns) = 6.344 ns; Loc. = LC_X5_Y3_N7; Fanout = 1; COMB Node = 'Block1:inst|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_d4g:auto_generated|op_1~0'
            Info: 9: + IC(0.191 ns) + CELL(0.125 ns) = 6.660 ns; Loc. = LC_X5_Y3_N8; Fanout = 10; COMB Node = 'Block1:inst|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_d4g:auto_generated|op_1'
            Info: 10: + IC(1.974 ns) + CELL(0.809 ns) = 9.443 ns; Loc. = LC_X7_Y2_N6; Fanout = 6; REG Node = 'Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[1]'
            Info: 11: + IC(0.622 ns) + CELL(0.319 ns) = 10.384 ns; Loc. = LC_X7_Y2_N3; Fanout = 1; COMB Node = 'Block2_0:inst3|inst4~0'
            Info: 12: + IC(0.191 ns) + CELL(0.125 ns) = 10.700 ns; Loc. = LC_X7_Y2_N4; Fanout = 5; COMB Node = 'Block2_0:inst3|inst4'
            Info: 13: + IC(2.713 ns) + CELL(0.574 ns) = 13.987 ns; Loc. = LC_X3_Y3_N8; Fanout = 17; REG Node = 'Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]'
            Info: Total cell delay = 5.173 ns ( 36.98 % )
            Info: Total interconnect delay = 8.814 ns ( 63.02 % )
        Info: - Shortest clock path from clock "m[2]" to source register is 11.107 ns
            Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_67; Fanout = 6; CLK Node = 'm[2]'
            Info: 2: + IC(1.609 ns) + CELL(0.462 ns) = 2.779 ns; Loc. = LC_X6_Y1_N2; Fanout = 2; COMB Node = 'Block1:inst|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~25'
            Info: 3: + IC(1.247 ns) + CELL(0.464 ns) = 4.490 ns; Loc. = LC_X5_Y3_N2; Fanout = 1; COMB Node = 'Block1:inst|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_d4g:auto_generated|op_1~27COUT1_53'
            Info: 4: + IC(0.000 ns) + CELL(0.069 ns) = 4.559 ns; Loc. = LC_X5_Y3_N3; Fanout = 1; COMB Node = 'Block1:inst|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_d4g:auto_generated|op_1~22COUT1_55'
            Info: 5: + IC(0.000 ns) + CELL(0.157 ns) = 4.716 ns; Loc. = LC_X5_Y3_N4; Fanout = 1; COMB Node = 'Block1:inst|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_d4g:auto_generated|op_1~17'
            Info: 6: + IC(0.000 ns) + CELL(0.609 ns) = 5.325 ns; Loc. = LC_X5_Y3_N7; Fanout = 1; COMB Node = 'Block1:inst|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_d4g:auto_generated|op_1~0'
            Info: 7: + IC(0.191 ns) + CELL(0.125 ns) = 5.641 ns; Loc. = LC_X5_Y3_N8; Fanout = 10; COMB Node = 'Block1:inst|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_d4g:auto_generated|op_1'
            Info: 8: + IC(1.401 ns) + CELL(0.462 ns) = 7.504 ns; Loc. = LC_X7_Y2_N3; Fanout = 1; COMB Node = 'Block2_0:inst3|inst4~0'
            Info: 9: + IC(0.191 ns) + CELL(0.125 ns) = 7.820 ns; Loc. = LC_X7_Y2_N4; Fanout = 5; COMB Node = 'Block2_0:inst3|inst4'
            Info: 10: + IC(2.713 ns) + CELL(0.574 ns) = 11.107 ns; Loc. = LC_X3_Y3_N8; Fanout = 17; REG Node = 'Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]'
            Info: Total cell delay = 3.755 ns ( 33.81 % )
            Info: Total interconnect delay = 7.352 ns ( 66.19 % )
    Info: - Micro clock to output delay of source is 0.235 ns
    Info: - Shortest register to register delay is 0.998 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X3_Y3_N8; Fanout = 17; REG Node = 'Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]'
        Info: 2: + IC(0.629 ns) + CELL(0.369 ns) = 0.998 ns; Loc. = LC_X3_Y3_N8; Fanout = 17; REG Node = 'Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]'
        Info: Total cell delay = 0.369 ns ( 36.97 % )
        Info: Total interconnect delay = 0.629 ns ( 63.03 % )
    Info: + Micro hold delay of destination is 0.138 ns
Warning: Circuit may not operate. Detected 11 non-operational path(s) clocked by clock "n[2]" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]" and destination pin or register "Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]" for clock "n[2]" (Hold time is 1.82 ns)
    Info: + Largest clock skew is 2.915 ns
        Info: + Longest clock path from clock "n[2]" to destination register is 13.691 ns
            Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_54; Fanout = 3; CLK Node = 'n[2]'
            Info: 2: + IC(1.169 ns) + CELL(0.611 ns) = 2.488 ns; Loc. = LC_X6_Y1_N2; Fanout = 2; COMB Node = 'Block1:inst|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~27'
            Info: 3: + IC(0.000 ns) + CELL(0.077 ns) = 2.565 ns; Loc. = LC_X6_Y1_N3; Fanout = 2; COMB Node = 'Block1:inst|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~22'
            Info: 4: + IC(0.000 ns) + CELL(0.163 ns) = 2.728 ns; Loc. = LC_X6_Y1_N4; Fanout = 3; COMB Node = 'Block1:inst|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~17'
            Info: 5: + IC(0.000 ns) + CELL(0.609 ns) = 3.337 ns; Loc. = LC_X6_Y1_N5; Fanout = 2; COMB Node = 'Block1:inst|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~10'
            Info: 6: + IC(1.514 ns) + CELL(0.611 ns) = 5.462 ns; Loc. = LC_X5_Y3_N5; Fanout = 1; COMB Node = 'Block1:inst|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_d4g:auto_generated|op_1~12'
            Info: 7: + IC(0.000 ns) + CELL(0.077 ns) = 5.539 ns; Loc. = LC_X5_Y3_N6; Fanout = 1; COMB Node = 'Block1:inst|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_d4g:auto_generated|op_1~7'
            Info: 8: + IC(0.000 ns) + CELL(0.509 ns) = 6.048 ns; Loc. = LC_X5_Y3_N7; Fanout = 1; COMB Node = 'Block1:inst|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_d4g:auto_generated|op_1~0'
            Info: 9: + IC(0.191 ns) + CELL(0.125 ns) = 6.364 ns; Loc. = LC_X5_Y3_N8; Fanout = 10; COMB Node = 'Block1:inst|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_d4g:auto_generated|op_1'
            Info: 10: + IC(1.974 ns) + CELL(0.809 ns) = 9.147 ns; Loc. = LC_X7_Y2_N6; Fanout = 6; REG Node = 'Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[1]'
            Info: 11: + IC(0.622 ns) + CELL(0.319 ns) = 10.088 ns; Loc. = LC_X7_Y2_N3; Fanout = 1; COMB Node = 'Block2_0:inst3|inst4~0'
            Info: 12: + IC(0.191 ns) + CELL(0.125 ns) = 10.404 ns; Loc. = LC_X7_Y2_N4; Fanout = 5; COMB Node = 'Block2_0:inst3|inst4'
            Info: 13: + IC(2.713 ns) + CELL(0.574 ns) = 13.691 ns; Loc. = LC_X3_Y3_N8; Fanout = 17; REG Node = 'Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]'
            Info: Total cell delay = 5.317 ns ( 38.84 % )
            Info: Total interconnect delay = 8.374 ns ( 61.16 % )
        Info: - Shortest clock path from clock "n[2]" to source register is 10.776 ns
            Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_54; Fanout = 3; CLK Node = 'n[2]'
            Info: 2: + IC(1.169 ns) + CELL(0.571 ns) = 2.448 ns; Loc. = LC_X6_Y1_N2; Fanout = 2; COMB Node = 'Block1:inst|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~25'
            Info: 3: + IC(1.247 ns) + CELL(0.464 ns) = 4.159 ns; Loc. = LC_X5_Y3_N2; Fanout = 1; COMB Node = 'Block1:inst|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_d4g:auto_generated|op_1~27COUT1_53'
            Info: 4: + IC(0.000 ns) + CELL(0.069 ns) = 4.228 ns; Loc. = LC_X5_Y3_N3; Fanout = 1; COMB Node = 'Block1:inst|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_d4g:auto_generated|op_1~22COUT1_55'
            Info: 5: + IC(0.000 ns) + CELL(0.157 ns) = 4.385 ns; Loc. = LC_X5_Y3_N4; Fanout = 1; COMB Node = 'Block1:inst|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_d4g:auto_generated|op_1~17'
            Info: 6: + IC(0.000 ns) + CELL(0.609 ns) = 4.994 ns; Loc. = LC_X5_Y3_N7; Fanout = 1; COMB Node = 'Block1:inst|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_d4g:auto_generated|op_1~0'
            Info: 7: + IC(0.191 ns) + CELL(0.125 ns) = 5.310 ns; Loc. = LC_X5_Y3_N8; Fanout = 10; COMB Node = 'Block1:inst|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_d4g:auto_generated|op_1'
            Info: 8: + IC(1.401 ns) + CELL(0.462 ns) = 7.173 ns; Loc. = LC_X7_Y2_N3; Fanout = 1; COMB Node = 'Block2_0:inst3|inst4~0'
            Info: 9: + IC(0.191 ns) + CELL(0.125 ns) = 7.489 ns; Loc. = LC_X7_Y2_N4; Fanout = 5; COMB Node = 'Block2_0:inst3|inst4'
            Info: 10: + IC(2.713 ns) + CELL(0.574 ns) = 10.776 ns; Loc. = LC_X3_Y3_N8; Fanout = 17; REG Node = 'Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]'
            Info: Total cell delay = 3.864 ns ( 35.86 % )
            Info: Total interconnect delay = 6.912 ns ( 64.14 % )
    Info: - Micro clock to output delay of source is 0.235 ns
    Info: - Shortest register to register delay is 0.998 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X3_Y3_N8; Fanout = 17; REG Node = 'Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]'
        Info: 2: + IC(0.629 ns) + CELL(0.369 ns) = 0.998 ns; Loc. = LC_X3_Y3_N8; Fanout = 17; REG Node = 'Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]'
        Info: Total cell delay = 0.369 ns ( 36.97 % )
        Info: Total interconnect delay = 0.629 ns ( 63.03 % )
    Info: + Micro hold delay of destination is 0.138 ns
Warning: Circuit may not operate. Detected 10 non-operational path(s) clocked by clock "m[3]" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]" and destination pin or register "Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]" for clock "m[3]" (Hold time is 1.739 ns)
    Info: + Largest clock skew is 2.834 ns
        Info: + Longest clock path from clock "m[3]" to destination register is 13.880 ns
            Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_71; Fanout = 6; CLK Node = 'm[3]'
            Info: 2: + IC(1.579 ns) + CELL(0.467 ns) = 2.754 ns; Loc. = LC_X6_Y1_N3; Fanout = 2; COMB Node = 'Block1:inst|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~22'
            Info: 3: + IC(0.000 ns) + CELL(0.163 ns) = 2.917 ns; Loc. = LC_X6_Y1_N4; Fanout = 3; COMB Node = 'Block1:inst|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~17'
            Info: 4: + IC(0.000 ns) + CELL(0.609 ns) = 3.526 ns; Loc. = LC_X6_Y1_N5; Fanout = 2; COMB Node = 'Block1:inst|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~10'
            Info: 5: + IC(1.514 ns) + CELL(0.611 ns) = 5.651 ns; Loc. = LC_X5_Y3_N5; Fanout = 1; COMB Node = 'Block1:inst|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_d4g:auto_generated|op_1~12'
            Info: 6: + IC(0.000 ns) + CELL(0.077 ns) = 5.728 ns; Loc. = LC_X5_Y3_N6; Fanout = 1; COMB Node = 'Block1:inst|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_d4g:auto_generated|op_1~7'
            Info: 7: + IC(0.000 ns) + CELL(0.509 ns) = 6.237 ns; Loc. = LC_X5_Y3_N7; Fanout = 1; COMB Node = 'Block1:inst|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_d4g:auto_generated|op_1~0'
            Info: 8: + IC(0.191 ns) + CELL(0.125 ns) = 6.553 ns; Loc. = LC_X5_Y3_N8; Fanout = 10; COMB Node = 'Block1:inst|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_d4g:auto_generated|op_1'
            Info: 9: + IC(1.974 ns) + CELL(0.809 ns) = 9.336 ns; Loc. = LC_X7_Y2_N6; Fanout = 6; REG Node = 'Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[1]'
            Info: 10: + IC(0.622 ns) + CELL(0.319 ns) = 10.277 ns; Loc. = LC_X7_Y2_N3; Fanout = 1; COMB Node = 'Block2_0:inst3|inst4~0'
            Info: 11: + IC(0.191 ns) + CELL(0.125 ns) = 10.593 ns; Loc. = LC_X7_Y2_N4; Fanout = 5; COMB Node = 'Block2_0:inst3|inst4'
            Info: 12: + IC(2.713 ns) + CELL(0.574 ns) = 13.880 ns; Loc. = LC_X3_Y3_N8; Fanout = 17; REG Node = 'Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]'
            Info: Total cell delay = 5.096 ns ( 36.71 % )
            Info: Total interconnect delay = 8.784 ns ( 63.29 % )
        Info: - Shortest clock path from clock "m[3]" to source register is 11.046 ns
            Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_71; Fanout = 6; CLK Node = 'm[3]'
            Info: 2: + IC(1.579 ns) + CELL(0.464 ns) = 2.751 ns; Loc. = LC_X6_Y1_N3; Fanout = 2; COMB Node = 'Block1:inst|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~22COUT1_54'
            Info: 3: + IC(0.000 ns) + CELL(0.157 ns) = 2.908 ns; Loc. = LC_X6_Y1_N4; Fanout = 3; COMB Node = 'Block1:inst|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~17'
            Info: 4: + IC(0.000 ns) + CELL(0.609 ns) = 3.517 ns; Loc. = LC_X6_Y1_N7; Fanout = 1; COMB Node = 'Block1:inst|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~0'
            Info: 5: + IC(1.176 ns) + CELL(0.571 ns) = 5.264 ns; Loc. = LC_X5_Y3_N7; Fanout = 1; COMB Node = 'Block1:inst|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_d4g:auto_generated|op_1~0'
            Info: 6: + IC(0.191 ns) + CELL(0.125 ns) = 5.580 ns; Loc. = LC_X5_Y3_N8; Fanout = 10; COMB Node = 'Block1:inst|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_d4g:auto_generated|op_1'
            Info: 7: + IC(1.401 ns) + CELL(0.462 ns) = 7.443 ns; Loc. = LC_X7_Y2_N3; Fanout = 1; COMB Node = 'Block2_0:inst3|inst4~0'
            Info: 8: + IC(0.191 ns) + CELL(0.125 ns) = 7.759 ns; Loc. = LC_X7_Y2_N4; Fanout = 5; COMB Node = 'Block2_0:inst3|inst4'
            Info: 9: + IC(2.713 ns) + CELL(0.574 ns) = 11.046 ns; Loc. = LC_X3_Y3_N8; Fanout = 17; REG Node = 'Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]'
            Info: Total cell delay = 3.795 ns ( 34.36 % )
            Info: Total interconnect delay = 7.251 ns ( 65.64 % )
    Info: - Micro clock to output delay of source is 0.235 ns
    Info: - Shortest register to register delay is 0.998 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X3_Y3_N8; Fanout = 17; REG Node = 'Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]'
        Info: 2: + IC(0.629 ns) + CELL(0.369 ns) = 0.998 ns; Loc. = LC_X3_Y3_N8; Fanout = 17; REG Node = 'Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]'
        Info: Total cell delay = 0.369 ns ( 36.97 % )
        Info: Total interconnect delay = 0.629 ns ( 63.03 % )
    Info: + Micro hold delay of destination is 0.138 ns
Warning: Circuit may not operate. Detected 10 non-operational path(s) clocked by clock "n[3]" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]" and destination pin or register "Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]" for clock "n[3]" (Hold time is 1.739 ns)
    Info: + Largest clock skew is 2.834 ns
        Info: + Longest clock path from clock "n[3]" to destination register is 13.549 ns
            Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_53; Fanout = 3; CLK Node = 'n[3]'
            Info: 2: + IC(1.104 ns) + CELL(0.611 ns) = 2.423 ns; Loc. = LC_X6_Y1_N3; Fanout = 2; COMB Node = 'Block1:inst|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~22'
            Info: 3: + IC(0.000 ns) + CELL(0.163 ns) = 2.586 ns; Loc. = LC_X6_Y1_N4; Fanout = 3; COMB Node = 'Block1:inst|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~17'
            Info: 4: + IC(0.000 ns) + CELL(0.609 ns) = 3.195 ns; Loc. = LC_X6_Y1_N5; Fanout = 2; COMB Node = 'Block1:inst|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~10'
            Info: 5: + IC(1.514 ns) + CELL(0.611 ns) = 5.320 ns; Loc. = LC_X5_Y3_N5; Fanout = 1; COMB Node = 'Block1:inst|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_d4g:auto_generated|op_1~12'
            Info: 6: + IC(0.000 ns) + CELL(0.077 ns) = 5.397 ns; Loc. = LC_X5_Y3_N6; Fanout = 1; COMB Node = 'Block1:inst|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_d4g:auto_generated|op_1~7'
            Info: 7: + IC(0.000 ns) + CELL(0.509 ns) = 5.906 ns; Loc. = LC_X5_Y3_N7; Fanout = 1; COMB Node = 'Block1:inst|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_d4g:auto_generated|op_1~0'
            Info: 8: + IC(0.191 ns) + CELL(0.125 ns) = 6.222 ns; Loc. = LC_X5_Y3_N8; Fanout = 10; COMB Node = 'Block1:inst|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_d4g:auto_generated|op_1'
            Info: 9: + IC(1.974 ns) + CELL(0.809 ns) = 9.005 ns; Loc. = LC_X7_Y2_N6; Fanout = 6; REG Node = 'Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[1]'
            Info: 10: + IC(0.622 ns) + CELL(0.319 ns) = 9.946 ns; Loc. = LC_X7_Y2_N3; Fanout = 1; COMB Node = 'Block2_0:inst3|inst4~0'
            Info: 11: + IC(0.191 ns) + CELL(0.125 ns) = 10.262 ns; Loc. = LC_X7_Y2_N4; Fanout = 5; COMB Node = 'Block2_0:inst3|inst4'
            Info: 12: + IC(2.713 ns) + CELL(0.574 ns) = 13.549 ns; Loc. = LC_X3_Y3_N8; Fanout = 17; REG Node = 'Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]'
            Info: Total cell delay = 5.240 ns ( 38.67 % )
            Info: Total interconnect delay = 8.309 ns ( 61.33 % )
        Info: - Shortest clock path from clock "n[3]" to source register is 10.715 ns
            Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_53; Fanout = 3; CLK Node = 'n[3]'
            Info: 2: + IC(1.104 ns) + CELL(0.608 ns) = 2.420 ns; Loc. = LC_X6_Y1_N3; Fanout = 2; COMB Node = 'Block1:inst|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~22COUT1_54'
            Info: 3: + IC(0.000 ns) + CELL(0.157 ns) = 2.577 ns; Loc. = LC_X6_Y1_N4; Fanout = 3; COMB Node = 'Block1:inst|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~17'
            Info: 4: + IC(0.000 ns) + CELL(0.609 ns) = 3.186 ns; Loc. = LC_X6_Y1_N7; Fanout = 1; COMB Node = 'Block1:inst|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~0'
            Info: 5: + IC(1.176 ns) + CELL(0.571 ns) = 4.933 ns; Loc. = LC_X5_Y3_N7; Fanout = 1; COMB Node = 'Block1:inst|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_d4g:auto_generated|op_1~0'
            Info: 6: + IC(0.191 ns) + CELL(0.125 ns) = 5.249 ns; Loc. = LC_X5_Y3_N8; Fanout = 10; COMB Node = 'Block1:inst|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_d4g:auto_generated|op_1'
            Info: 7: + IC(1.401 ns) + CELL(0.462 ns) = 7.112 ns; Loc. = LC_X7_Y2_N3; Fanout = 1; COMB Node = 'Block2_0:inst3|inst4~0'
            Info: 8: + IC(0.191 ns) + CELL(0.125 ns) = 7.428 ns; Loc. = LC_X7_Y2_N4; Fanout = 5; COMB Node = 'Block2_0:inst3|inst4'
            Info: 9: + IC(2.713 ns) + CELL(0.574 ns) = 10.715 ns; Loc. = LC_X3_Y3_N8; Fanout = 17; REG Node = 'Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]'
            Info: Total cell delay = 3.939 ns ( 36.76 % )
            Info: Total interconnect delay = 6.776 ns ( 63.24 % )
    Info: - Micro clock to output delay of source is 0.235 ns
    Info: - Shortest register to register delay is 0.998 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X3_Y3_N8; Fanout = 17; REG Node = 'Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]'
        Info: 2: + IC(0.629 ns) + CELL(0.369 ns) = 0.998 ns; Loc. = LC_X3_Y3_N8; Fanout = 17; REG Node = 'Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]'
        Info: Total cell delay = 0.369 ns ( 36.97 % )
        Info: Total interconnect delay = 0.629 ns ( 63.03 % )
    Info: + Micro hold delay of destination is 0.138 ns
Warning: Circuit may not operate. Detected 11 non-operational path(s) clocked by clock "m[4]" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]" and destination pin or register "Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]" for clock "m[4]" (Hold time is 1.798 ns)
    Info: + Largest clock skew is 2.893 ns
        Info: + Longest clock path from clock "m[4]" to destination register is 13.917 ns
            Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_70; Fanout = 4; CLK Node = 'm[4]'
            Info: 2: + IC(1.650 ns) + CELL(0.596 ns) = 2.954 ns; Loc. = LC_X6_Y1_N4; Fanout = 3; COMB Node = 'Block1:inst|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~17'
            Info: 3: + IC(0.000 ns) + CELL(0.609 ns) = 3.563 ns; Loc. = LC_X6_Y1_N5; Fanout = 2; COMB Node = 'Block1:inst|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~10'
            Info: 4: + IC(1.514 ns) + CELL(0.611 ns) = 5.688 ns; Loc. = LC_X5_Y3_N5; Fanout = 1; COMB Node = 'Block1:inst|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_d4g:auto_generated|op_1~12'
            Info: 5: + IC(0.000 ns) + CELL(0.077 ns) = 5.765 ns; Loc. = LC_X5_Y3_N6; Fanout = 1; COMB Node = 'Block1:inst|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_d4g:auto_generated|op_1~7'
            Info: 6: + IC(0.000 ns) + CELL(0.509 ns) = 6.274 ns; Loc. = LC_X5_Y3_N7; Fanout = 1; COMB Node = 'Block1:inst|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_d4g:auto_generated|op_1~0'
            Info: 7: + IC(0.191 ns) + CELL(0.125 ns) = 6.590 ns; Loc. = LC_X5_Y3_N8; Fanout = 10; COMB Node = 'Block1:inst|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_d4g:auto_generated|op_1'
            Info: 8: + IC(1.974 ns) + CELL(0.809 ns) = 9.373 ns; Loc. = LC_X7_Y2_N6; Fanout = 6; REG Node = 'Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[1]'
            Info: 9: + IC(0.622 ns) + CELL(0.319 ns) = 10.314 ns; Loc. = LC_X7_Y2_N3; Fanout = 1; COMB Node = 'Block2_0:inst3|inst4~0'
            Info: 10: + IC(0.191 ns) + CELL(0.125 ns) = 10.630 ns; Loc. = LC_X7_Y2_N4; Fanout = 5; COMB Node = 'Block2_0:inst3|inst4'
            Info: 11: + IC(2.713 ns) + CELL(0.574 ns) = 13.917 ns; Loc. = LC_X3_Y3_N8; Fanout = 17; REG Node = 'Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]'
            Info: Total cell delay = 5.062 ns ( 36.37 % )
            Info: Total interconnect delay = 8.855 ns ( 63.63 % )
        Info: - Shortest clock path from clock "m[4]" to source register is 11.024 ns
            Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_70; Fanout = 4; CLK Node = 'm[4]'
            Info: 2: + IC(1.650 ns) + CELL(0.462 ns) = 2.820 ns; Loc. = LC_X6_Y1_N4; Fanout = 1; COMB Node = 'Block1:inst|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~15'
            Info: 3: + IC(1.140 ns) + CELL(0.673 ns) = 4.633 ns; Loc. = LC_X5_Y3_N4; Fanout = 1; COMB Node = 'Block1:inst|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_d4g:auto_generated|op_1~17'
            Info: 4: + IC(0.000 ns) + CELL(0.609 ns) = 5.242 ns; Loc. = LC_X5_Y3_N7; Fanout = 1; COMB Node = 'Block1:inst|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_d4g:auto_generated|op_1~0'
            Info: 5: + IC(0.191 ns) + CELL(0.125 ns) = 5.558 ns; Loc. = LC_X5_Y3_N8; Fanout = 10; COMB Node = 'Block1:inst|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_d4g:auto_generated|op_1'
            Info: 6: + IC(1.401 ns) + CELL(0.462 ns) = 7.421 ns; Loc. = LC_X7_Y2_N3; Fanout = 1; COMB Node = 'Block2_0:inst3|inst4~0'
            Info: 7: + IC(0.191 ns) + CELL(0.125 ns) = 7.737 ns; Loc. = LC_X7_Y2_N4; Fanout = 5; COMB Node = 'Block2_0:inst3|inst4'
            Info: 8: + IC(2.713 ns) + CELL(0.574 ns) = 11.024 ns; Loc. = LC_X3_Y3_N8; Fanout = 17; REG Node = 'Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]'
            Info: Total cell delay = 3.738 ns ( 33.91 % )
            Info: Total interconnect delay = 7.286 ns ( 66.09 % )
    Info: - Micro clock to output delay of source is 0.235 ns
    Info: - Shortest register to register delay is 0.998 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X3_Y3_N8; Fanout = 17; REG Node = 'Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]'
        Info: 2: + IC(0.629 ns) + CELL(0.369 ns) = 0.998 ns; Loc. = LC_X3_Y3_N8; Fanout = 17; REG Node = 'Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]'
        Info: Total cell delay = 0.369 ns ( 36.97 % )
        Info: Total interconnect delay = 0.629 ns ( 63.03 % )
    Info: + Micro hold delay of destination is 0.138 ns
Warning: Circuit may not operate. Detected 10 non-operational path(s) clocked by clock "n[4]" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]" and destination pin or register "Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]" for clock "n[4]" (Hold time is 1.766 ns)
    Info: + Largest clock skew is 2.861 ns
        Info: + Longest clock path from clock "n[4]" to destination register is 13.685 ns
            Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_86; Fanout = 2; CLK Node = 'n[4]'
            Info: 2: + IC(1.341 ns) + CELL(0.673 ns) = 2.722 ns; Loc. = LC_X6_Y1_N4; Fanout = 3; COMB Node = 'Block1:inst|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~17'
            Info: 3: + IC(0.000 ns) + CELL(0.609 ns) = 3.331 ns; Loc. = LC_X6_Y1_N5; Fanout = 2; COMB Node = 'Block1:inst|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~10'
            Info: 4: + IC(1.514 ns) + CELL(0.611 ns) = 5.456 ns; Loc. = LC_X5_Y3_N5; Fanout = 1; COMB Node = 'Block1:inst|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_d4g:auto_generated|op_1~12'
            Info: 5: + IC(0.000 ns) + CELL(0.077 ns) = 5.533 ns; Loc. = LC_X5_Y3_N6; Fanout = 1; COMB Node = 'Block1:inst|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_d4g:auto_generated|op_1~7'
            Info: 6: + IC(0.000 ns) + CELL(0.509 ns) = 6.042 ns; Loc. = LC_X5_Y3_N7; Fanout = 1; COMB Node = 'Block1:inst|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_d4g:auto_generated|op_1~0'
            Info: 7: + IC(0.191 ns) + CELL(0.125 ns) = 6.358 ns; Loc. = LC_X5_Y3_N8; Fanout = 10; COMB Node = 'Block1:inst|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_d4g:auto_generated|op_1'
            Info: 8: + IC(1.974 ns) + CELL(0.809 ns) = 9.141 ns; Loc. = LC_X7_Y2_N6; Fanout = 6; REG Node = 'Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[1]'
            Info: 9: + IC(0.622 ns) + CELL(0.319 ns) = 10.082 ns; Loc. = LC_X7_Y2_N3; Fanout = 1; COMB Node = 'Block2_0:inst3|inst4~0'
            Info: 10: + IC(0.191 ns) + CELL(0.125 ns) = 10.398 ns; Loc. = LC_X7_Y2_N4; Fanout = 5; COMB Node = 'Block2_0:inst3|inst4'
            Info: 11: + IC(2.713 ns) + CELL(0.574 ns) = 13.685 ns; Loc. = LC_X3_Y3_N8; Fanout = 17; REG Node = 'Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]'
            Info: Total cell delay = 5.139 ns ( 37.55 % )
            Info: Total interconnect delay = 8.546 ns ( 62.45 % )
        Info: - Shortest clock path from clock "n[4]" to source register is 10.824 ns
            Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_86; Fanout = 2; CLK Node = 'n[4]'
            Info: 2: + IC(1.341 ns) + CELL(0.571 ns) = 2.620 ns; Loc. = LC_X6_Y1_N4; Fanout = 1; COMB Node = 'Block1:inst|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~15'
            Info: 3: + IC(1.140 ns) + CELL(0.673 ns) = 4.433 ns; Loc. = LC_X5_Y3_N4; Fanout = 1; COMB Node = 'Block1:inst|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_d4g:auto_generated|op_1~17'
            Info: 4: + IC(0.000 ns) + CELL(0.609 ns) = 5.042 ns; Loc. = LC_X5_Y3_N7; Fanout = 1; COMB Node = 'Block1:inst|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_d4g:auto_generated|op_1~0'
            Info: 5: + IC(0.191 ns) + CELL(0.125 ns) = 5.358 ns; Loc. = LC_X5_Y3_N8; Fanout = 10; COMB Node = 'Block1:inst|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_d4g:auto_generated|op_1'
            Info: 6: + IC(1.401 ns) + CELL(0.462 ns) = 7.221 ns; Loc. = LC_X7_Y2_N3; Fanout = 1; COMB Node = 'Block2_0:inst3|inst4~0'
            Info: 7: + IC(0.191 ns) + CELL(0.125 ns) = 7.537 ns; Loc. = LC_X7_Y2_N4; Fanout = 5; COMB Node = 'Block2_0:inst3|inst4'
            Info: 8: + IC(2.713 ns) + CELL(0.574 ns) = 10.824 ns; Loc. = LC_X3_Y3_N8; Fanout = 17; REG Node = 'Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]'
            Info: Total cell delay = 3.847 ns ( 35.54 % )
            Info: Total interconnect delay = 6.977 ns ( 64.46 % )
    Info: - Micro clock to output delay of source is 0.235 ns
    Info: - Shortest register to register delay is 0.998 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X3_Y3_N8; Fanout = 17; REG Node = 'Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]'
        Info: 2: + IC(0.629 ns) + CELL(0.369 ns) = 0.998 ns; Loc. = LC_X3_Y3_N8; Fanout = 17; REG Node = 'Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]'
        Info: Total cell delay = 0.369 ns ( 36.97 % )
        Info: Total interconnect delay = 0.629 ns ( 63.03 % )
    Info: + Micro hold delay of destination is 0.138 ns
Warning: Circuit may not operate. Detected 10 non-operational path(s) clocked by clock "n[5]" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]" and destination pin or register "Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]" for clock "n[5]" (Hold time is 1.571 ns)
    Info: + Largest clock skew is 2.666 ns
        Info: + Longest clock path from clock "n[5]" to destination register is 13.272 ns
            Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_77; Fanout = 3; CLK Node = 'n[5]'
            Info: 2: + IC(1.334 ns) + CELL(0.467 ns) = 2.509 ns; Loc. = LC_X6_Y1_N5; Fanout = 2; COMB Node = 'Block1:inst|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~12'
            Info: 3: + IC(0.000 ns) + CELL(0.509 ns) = 3.018 ns; Loc. = LC_X6_Y1_N6; Fanout = 2; COMB Node = 'Block1:inst|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~5'
            Info: 4: + IC(1.491 ns) + CELL(0.611 ns) = 5.120 ns; Loc. = LC_X5_Y3_N6; Fanout = 1; COMB Node = 'Block1:inst|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_d4g:auto_generated|op_1~7'
            Info: 5: + IC(0.000 ns) + CELL(0.509 ns) = 5.629 ns; Loc. = LC_X5_Y3_N7; Fanout = 1; COMB Node = 'Block1:inst|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_d4g:auto_generated|op_1~0'
            Info: 6: + IC(0.191 ns) + CELL(0.125 ns) = 5.945 ns; Loc. = LC_X5_Y3_N8; Fanout = 10; COMB Node = 'Block1:inst|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_d4g:auto_generated|op_1'
            Info: 7: + IC(1.974 ns) + CELL(0.809 ns) = 8.728 ns; Loc. = LC_X7_Y2_N6; Fanout = 6; REG Node = 'Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[1]'
            Info: 8: + IC(0.622 ns) + CELL(0.319 ns) = 9.669 ns; Loc. = LC_X7_Y2_N3; Fanout = 1; COMB Node = 'Block2_0:inst3|inst4~0'
            Info: 9: + IC(0.191 ns) + CELL(0.125 ns) = 9.985 ns; Loc. = LC_X7_Y2_N4; Fanout = 5; COMB Node = 'Block2_0:inst3|inst4'
            Info: 10: + IC(2.713 ns) + CELL(0.574 ns) = 13.272 ns; Loc. = LC_X3_Y3_N8; Fanout = 17; REG Node = 'Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]'
            Info: Total cell delay = 4.756 ns ( 35.83 % )
            Info: Total interconnect delay = 8.516 ns ( 64.17 % )
        Info: - Shortest clock path from clock "n[5]" to source register is 10.606 ns
            Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_77; Fanout = 3; CLK Node = 'n[5]'
            Info: 2: + IC(1.334 ns) + CELL(0.464 ns) = 2.506 ns; Loc. = LC_X6_Y1_N5; Fanout = 2; COMB Node = 'Block1:inst|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~12COUT1_56'
            Info: 3: + IC(0.000 ns) + CELL(0.069 ns) = 2.575 ns; Loc. = LC_X6_Y1_N6; Fanout = 1; COMB Node = 'Block1:inst|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~7COUT1_58'
            Info: 4: + IC(0.000 ns) + CELL(0.502 ns) = 3.077 ns; Loc. = LC_X6_Y1_N7; Fanout = 1; COMB Node = 'Block1:inst|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~0'
            Info: 5: + IC(1.176 ns) + CELL(0.571 ns) = 4.824 ns; Loc. = LC_X5_Y3_N7; Fanout = 1; COMB Node = 'Block1:inst|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_d4g:auto_generated|op_1~0'
            Info: 6: + IC(0.191 ns) + CELL(0.125 ns) = 5.140 ns; Loc. = LC_X5_Y3_N8; Fanout = 10; COMB Node = 'Block1:inst|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_d4g:auto_generated|op_1'
            Info: 7: + IC(1.401 ns) + CELL(0.462 ns) = 7.003 ns; Loc. = LC_X7_Y2_N3; Fanout = 1; COMB Node = 'Block2_0:inst3|inst4~0'
            Info: 8: + IC(0.191 ns) + CELL(0.125 ns) = 7.319 ns; Loc. = LC_X7_Y2_N4; Fanout = 5; COMB Node = 'Block2_0:inst3|inst4'
            Info: 9: + IC(2.713 ns) + CELL(0.574 ns) = 10.606 ns; Loc. = LC_X3_Y3_N8; Fanout = 17; REG Node = 'Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]'
            Info: Total cell delay = 3.600 ns ( 33.94 % )
            Info: Total interconnect delay = 7.006 ns ( 66.06 % )
    Info: - Micro clock to output delay of source is 0.235 ns
    Info: - Shortest register to register delay is 0.998 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X3_Y3_N8; Fanout = 17; REG Node = 'Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]'
        Info: 2: + IC(0.629 ns) + CELL(0.369 ns) = 0.998 ns; Loc. = LC_X3_Y3_N8; Fanout = 17; REG Node = 'Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]'
        Info: Total cell delay = 0.369 ns ( 36.97 % )
        Info: Total interconnect delay = 0.629 ns ( 63.03 % )
    Info: + Micro hold delay of destination is 0.138 ns
Warning: Circuit may not operate. Detected 10 non-operational path(s) clocked by clock "m[5]" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]" and destination pin or register "Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]" for clock "m[5]" (Hold time is 1.571 ns)
    Info: + Largest clock skew is 2.666 ns
        Info: + Longest clock path from clock "m[5]" to destination register is 13.290 ns
            Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_42; Fanout = 6; CLK Node = 'm[5]'
            Info: 2: + IC(1.208 ns) + CELL(0.611 ns) = 2.527 ns; Loc. = LC_X6_Y1_N5; Fanout = 2; COMB Node = 'Block1:inst|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~12'
            Info: 3: + IC(0.000 ns) + CELL(0.509 ns) = 3.036 ns; Loc. = LC_X6_Y1_N6; Fanout = 2; COMB Node = 'Block1:inst|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~5'
            Info: 4: + IC(1.491 ns) + CELL(0.611 ns) = 5.138 ns; Loc. = LC_X5_Y3_N6; Fanout = 1; COMB Node = 'Block1:inst|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_d4g:auto_generated|op_1~7'
            Info: 5: + IC(0.000 ns) + CELL(0.509 ns) = 5.647 ns; Loc. = LC_X5_Y3_N7; Fanout = 1; COMB Node = 'Block1:inst|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_d4g:auto_generated|op_1~0'
            Info: 6: + IC(0.191 ns) + CELL(0.125 ns) = 5.963 ns; Loc. = LC_X5_Y3_N8; Fanout = 10; COMB Node = 'Block1:inst|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_d4g:auto_generated|op_1'
            Info: 7: + IC(1.974 ns) + CELL(0.809 ns) = 8.746 ns; Loc. = LC_X7_Y2_N6; Fanout = 6; REG Node = 'Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[1]'
            Info: 8: + IC(0.622 ns) + CELL(0.319 ns) = 9.687 ns; Loc. = LC_X7_Y2_N3; Fanout = 1; COMB Node = 'Block2_0:inst3|inst4~0'
            Info: 9: + IC(0.191 ns) + CELL(0.125 ns) = 10.003 ns; Loc. = LC_X7_Y2_N4; Fanout = 5; COMB Node = 'Block2_0:inst3|inst4'
            Info: 10: + IC(2.713 ns) + CELL(0.574 ns) = 13.290 ns; Loc. = LC_X3_Y3_N8; Fanout = 17; REG Node = 'Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]'
            Info: Total cell delay = 4.900 ns ( 36.87 % )
            Info: Total interconnect delay = 8.390 ns ( 63.13 % )
        Info: - Shortest clock path from clock "m[5]" to source register is 10.624 ns
            Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_42; Fanout = 6; CLK Node = 'm[5]'
            Info: 2: + IC(1.208 ns) + CELL(0.608 ns) = 2.524 ns; Loc. = LC_X6_Y1_N5; Fanout = 2; COMB Node = 'Block1:inst|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~12COUT1_56'
            Info: 3: + IC(0.000 ns) + CELL(0.069 ns) = 2.593 ns; Loc. = LC_X6_Y1_N6; Fanout = 1; COMB Node = 'Block1:inst|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~7COUT1_58'
            Info: 4: + IC(0.000 ns) + CELL(0.502 ns) = 3.095 ns; Loc. = LC_X6_Y1_N7; Fanout = 1; COMB Node = 'Block1:inst|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~0'
            Info: 5: + IC(1.176 ns) + CELL(0.571 ns) = 4.842 ns; Loc. = LC_X5_Y3_N7; Fanout = 1; COMB Node = 'Block1:inst|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_d4g:auto_generated|op_1~0'
            Info: 6: + IC(0.191 ns) + CELL(0.125 ns) = 5.158 ns; Loc. = LC_X5_Y3_N8; Fanout = 10; COMB Node = 'Block1:inst|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_d4g:auto_generated|op_1'
            Info: 7: + IC(1.401 ns) + CELL(0.462 ns) = 7.021 ns; Loc. = LC_X7_Y2_N3; Fanout = 1; COMB Node = 'Block2_0:inst3|inst4~0'
            Info: 8: + IC(0.191 ns) + CELL(0.125 ns) = 7.337 ns; Loc. = LC_X7_Y2_N4; Fanout = 5; COMB Node = 'Block2_0:inst3|inst4'
            Info: 9: + IC(2.713 ns) + CELL(0.574 ns) = 10.624 ns; Loc. = LC_X3_Y3_N8; Fanout = 17; REG Node = 'Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]'
            Info: Total cell delay = 3.744 ns ( 35.24 % )
            Info: Total interconnect delay = 6.880 ns ( 64.76 % )
    Info: - Micro clock to output delay of source is 0.235 ns
    Info: - Shortest register to register delay is 0.998 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X3_Y3_N8; Fanout = 17; REG Node = 'Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]'
        Info: 2: + IC(0.629 ns) + CELL(0.369 ns) = 0.998 ns; Loc. = LC_X3_Y3_N8; Fanout = 17; REG Node = 'Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]'
        Info: Total cell delay = 0.369 ns ( 36.97 % )
        Info: Total interconnect delay = 0.629 ns ( 63.03 % )
    Info: + Micro hold delay of destination is 0.138 ns
Warning: Circuit may not operate. Detected 9 non-operational path(s) clocked by clock "n[6]" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]" and destination pin or register "Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]" for clock "n[6]" (Hold time is 1.126 ns)
    Info: + Largest clock skew is 2.221 ns
        Info: + Longest clock path from clock "n[6]" to destination register is 12.729 ns
            Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_41; Fanout = 3; CLK Node = 'n[6]'
            Info: 2: + IC(1.305 ns) + CELL(0.462 ns) = 2.475 ns; Loc. = LC_X6_Y1_N6; Fanout = 2; COMB Node = 'Block1:inst|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~5'
            Info: 3: + IC(1.491 ns) + CELL(0.611 ns) = 4.577 ns; Loc. = LC_X5_Y3_N6; Fanout = 1; COMB Node = 'Block1:inst|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_d4g:auto_generated|op_1~7'
            Info: 4: + IC(0.000 ns) + CELL(0.509 ns) = 5.086 ns; Loc. = LC_X5_Y3_N7; Fanout = 1; COMB Node = 'Block1:inst|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_d4g:auto_generated|op_1~0'
            Info: 5: + IC(0.191 ns) + CELL(0.125 ns) = 5.402 ns; Loc. = LC_X5_Y3_N8; Fanout = 10; COMB Node = 'Block1:inst|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_d4g:auto_generated|op_1'
            Info: 6: + IC(1.974 ns) + CELL(0.809 ns) = 8.185 ns; Loc. = LC_X7_Y2_N6; Fanout = 6; REG Node = 'Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[1]'
            Info: 7: + IC(0.622 ns) + CELL(0.319 ns) = 9.126 ns; Loc. = LC_X7_Y2_N3; Fanout = 1; COMB Node = 'Block2_0:inst3|inst4~0'
            Info: 8: + IC(0.191 ns) + CELL(0.125 ns) = 9.442 ns; Loc. = LC_X7_Y2_N4; Fanout = 5; COMB Node = 'Block2_0:inst3|inst4'
            Info: 9: + IC(2.713 ns) + CELL(0.574 ns) = 12.729 ns; Loc. = LC_X3_Y3_N8; Fanout = 17; REG Node = 'Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]'
            Info: Total cell delay = 4.242 ns ( 33.33 % )
            Info: Total interconnect delay = 8.487 ns ( 66.67 % )
        Info: - Shortest clock path from clock "n[6]" to source register is 10.508 ns
            Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_41; Fanout = 3; CLK Node = 'n[6]'
            Info: 2: + IC(1.305 ns) + CELL(0.464 ns) = 2.477 ns; Loc. = LC_X6_Y1_N6; Fanout = 1; COMB Node = 'Block1:inst|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~7COUT1_58'
            Info: 3: + IC(0.000 ns) + CELL(0.502 ns) = 2.979 ns; Loc. = LC_X6_Y1_N7; Fanout = 1; COMB Node = 'Block1:inst|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~0'
            Info: 4: + IC(1.176 ns) + CELL(0.571 ns) = 4.726 ns; Loc. = LC_X5_Y3_N7; Fanout = 1; COMB Node = 'Block1:inst|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_d4g:auto_generated|op_1~0'
            Info: 5: + IC(0.191 ns) + CELL(0.125 ns) = 5.042 ns; Loc. = LC_X5_Y3_N8; Fanout = 10; COMB Node = 'Block1:inst|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_d4g:auto_generated|op_1'
            Info: 6: + IC(1.401 ns) + CELL(0.462 ns) = 6.905 ns; Loc. = LC_X7_Y2_N3; Fanout = 1; COMB Node = 'Block2_0:inst3|inst4~0'
            Info: 7: + IC(0.191 ns) + CELL(0.125 ns) = 7.221 ns; Loc. = LC_X7_Y2_N4; Fanout = 5; COMB Node = 'Block2_0:inst3|inst4'
            Info: 8: + IC(2.713 ns) + CELL(0.574 ns) = 10.508 ns; Loc. = LC_X3_Y3_N8; Fanout = 17; REG Node = 'Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]'
            Info: Total cell delay = 3.531 ns ( 33.60 % )
            Info: Total interconnect delay = 6.977 ns ( 66.40 % )
    Info: - Micro clock to output delay of source is 0.235 ns
    Info: - Shortest register to register delay is 0.998 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X3_Y3_N8; Fanout = 17; REG Node = 'Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]'
        Info: 2: + IC(0.629 ns) + CELL(0.369 ns) = 0.998 ns; Loc. = LC_X3_Y3_N8; Fanout = 17; REG Node = 'Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]'
        Info: Total cell delay = 0.369 ns ( 36.97 % )
        Info: Total interconnect delay = 0.629 ns ( 63.03 % )
    Info: + Micro hold delay of destination is 0.138 ns
Warning: Circuit may not operate. Detected 9 non-operational path(s) clocked by clock "m[6]" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]" and destination pin or register "Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]" for clock "m[6]" (Hold time is 1.091 ns)
    Info: + Largest clock skew is 2.186 ns
        Info: + Longest clock path from clock "m[6]" to destination register is 13.103 ns
            Info: 1: + IC(0.000 ns) + CELL(0.727 ns) = 0.727 ns; Loc. = PIN_64; Fanout = 6; CLK Node = 'm[6]'
            Info: 2: + IC(1.551 ns) + CELL(0.571 ns) = 2.849 ns; Loc. = LC_X6_Y1_N6; Fanout = 2; COMB Node = 'Block1:inst|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~5'
            Info: 3: + IC(1.491 ns) + CELL(0.611 ns) = 4.951 ns; Loc. = LC_X5_Y3_N6; Fanout = 1; COMB Node = 'Block1:inst|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_d4g:auto_generated|op_1~7'
            Info: 4: + IC(0.000 ns) + CELL(0.509 ns) = 5.460 ns; Loc. = LC_X5_Y3_N7; Fanout = 1; COMB Node = 'Block1:inst|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_d4g:auto_generated|op_1~0'
            Info: 5: + IC(0.191 ns) + CELL(0.125 ns) = 5.776 ns; Loc. = LC_X5_Y3_N8; Fanout = 10; COMB Node = 'Block1:inst|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_d4g:auto_generated|op_1'
            Info: 6: + IC(1.974 ns) + CELL(0.809 ns) = 8.559 ns; Loc. = LC_X7_Y2_N6; Fanout = 6; REG Node = 'Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[1]'
            Info: 7: + IC(0.622 ns) + CELL(0.319 ns) = 9.500 ns; Loc. = LC_X7_Y2_N3; Fanout = 1; COMB Node = 'Block2_0:inst3|inst4~0'
            Info: 8: + IC(0.191 ns) + CELL(0.125 ns) = 9.816 ns; Loc. = LC_X7_Y2_N4; Fanout = 5; COMB Node = 'Block2_0:inst3|inst4'
            Info: 9: + IC(2.713 ns) + CELL(0.574 ns) = 13.103 ns; Loc. = LC_X3_Y3_N8; Fanout = 17; REG Node = 'Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]'
            Info: Total cell delay = 4.370 ns ( 33.35 % )
            Info: Total interconnect delay = 8.733 ns ( 66.65 % )
        Info: - Shortest clock path from clock "m[6]" to source register is 10.917 ns
            Info: 1: + IC(0.000 ns) + CELL(0.727 ns) = 0.727 ns; Loc. = PIN_64; Fanout = 6; CLK Node = 'm[6]'
            Info: 2: + IC(1.551 ns) + CELL(0.608 ns) = 2.886 ns; Loc. = LC_X6_Y1_N6; Fanout = 1; COMB Node = 'Block1:inst|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~7COUT1_58'
            Info: 3: + IC(0.000 ns) + CELL(0.502 ns) = 3.388 ns; Loc. = LC_X6_Y1_N7; Fanout = 1; COMB Node = 'Block1:inst|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~0'
            Info: 4: + IC(1.176 ns) + CELL(0.571 ns) = 5.135 ns; Loc. = LC_X5_Y3_N7; Fanout = 1; COMB Node = 'Block1:inst|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_d4g:auto_generated|op_1~0'
            Info: 5: + IC(0.191 ns) + CELL(0.125 ns) = 5.451 ns; Loc. = LC_X5_Y3_N8; Fanout = 10; COMB Node = 'Block1:inst|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_d4g:auto_generated|op_1'
            Info: 6: + IC(1.401 ns) + CELL(0.462 ns) = 7.314 ns; Loc. = LC_X7_Y2_N3; Fanout = 1; COMB Node = 'Block2_0:inst3|inst4~0'
            Info: 7: + IC(0.191 ns) + CELL(0.125 ns) = 7.630 ns; Loc. = LC_X7_Y2_N4; Fanout = 5; COMB Node = 'Block2_0:inst3|inst4'
            Info: 8: + IC(2.713 ns) + CELL(0.574 ns) = 10.917 ns; Loc. = LC_X3_Y3_N8; Fanout = 17; REG Node = 'Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]'
            Info: Total cell delay = 3.694 ns ( 33.84 % )
            Info: Total interconnect delay = 7.223 ns ( 66.16 % )
    Info: - Micro clock to output delay of source is 0.235 ns
    Info: - Shortest register to register delay is 0.998 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X3_Y3_N8; Fanout = 17; REG Node = 'Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]'
        Info: 2: + IC(0.629 ns) + CELL(0.369 ns) = 0.998 ns; Loc. = LC_X3_Y3_N8; Fanout = 17; REG Node = 'Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]'
        Info: Total cell delay = 0.369 ns ( 36.97 % )
        Info: Total interconnect delay = 0.629 ns ( 63.03 % )
    Info: + Micro hold delay of destination is 0.138 ns
Warning: Circuit may not operate. Detected 4 non-operational path(s) clocked by clock "m[7]" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]" and destination pin or register "Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]" for clock "m[7]" (Hold time is 766 ps)
    Info: + Largest clock skew is 1.861 ns
        Info: + Longest clock path from clock "m[7]" to destination register is 11.826 ns
            Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_69; Fanout = 3; CLK Node = 'm[7]'
            Info: 2: + IC(1.603 ns) + CELL(0.125 ns) = 2.436 ns; Loc. = LC_X6_Y1_N7; Fanout = 1; COMB Node = 'Block1:inst|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~0'
            Info: 3: + IC(1.176 ns) + CELL(0.571 ns) = 4.183 ns; Loc. = LC_X5_Y3_N7; Fanout = 1; COMB Node = 'Block1:inst|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_d4g:auto_generated|op_1~0'
            Info: 4: + IC(0.191 ns) + CELL(0.125 ns) = 4.499 ns; Loc. = LC_X5_Y3_N8; Fanout = 10; COMB Node = 'Block1:inst|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_d4g:auto_generated|op_1'
            Info: 5: + IC(1.974 ns) + CELL(0.809 ns) = 7.282 ns; Loc. = LC_X7_Y2_N6; Fanout = 6; REG Node = 'Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[1]'
            Info: 6: + IC(0.622 ns) + CELL(0.319 ns) = 8.223 ns; Loc. = LC_X7_Y2_N3; Fanout = 1; COMB Node = 'Block2_0:inst3|inst4~0'
            Info: 7: + IC(0.191 ns) + CELL(0.125 ns) = 8.539 ns; Loc. = LC_X7_Y2_N4; Fanout = 5; COMB Node = 'Block2_0:inst3|inst4'
            Info: 8: + IC(2.713 ns) + CELL(0.574 ns) = 11.826 ns; Loc. = LC_X3_Y3_N8; Fanout = 17; REG Node = 'Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]'
            Info: Total cell delay = 3.356 ns ( 28.38 % )
            Info: Total interconnect delay = 8.470 ns ( 71.62 % )
        Info: - Shortest clock path from clock "m[7]" to source register is 9.965 ns
            Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_69; Fanout = 3; CLK Node = 'm[7]'
            Info: 2: + IC(1.603 ns) + CELL(0.125 ns) = 2.436 ns; Loc. = LC_X6_Y1_N7; Fanout = 1; COMB Node = 'Block1:inst|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~0'
            Info: 3: + IC(1.176 ns) + CELL(0.571 ns) = 4.183 ns; Loc. = LC_X5_Y3_N7; Fanout = 1; COMB Node = 'Block1:inst|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_d4g:auto_generated|op_1~0'
            Info: 4: + IC(0.191 ns) + CELL(0.125 ns) = 4.499 ns; Loc. = LC_X5_Y3_N8; Fanout = 10; COMB Node = 'Block1:inst|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_d4g:auto_generated|op_1'
            Info: 5: + IC(1.401 ns) + CELL(0.462 ns) = 6.362 ns; Loc. = LC_X7_Y2_N3; Fanout = 1; COMB Node = 'Block2_0:inst3|inst4~0'
            Info: 6: + IC(0.191 ns) + CELL(0.125 ns) = 6.678 ns; Loc. = LC_X7_Y2_N4; Fanout = 5; COMB Node = 'Block2_0:inst3|inst4'
            Info: 7: + IC(2.713 ns) + CELL(0.574 ns) = 9.965 ns; Loc. = LC_X3_Y3_N8; Fanout = 17; REG Node = 'Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]'
            Info: Total cell delay = 2.690 ns ( 26.99 % )
            Info: Total interconnect delay = 7.275 ns ( 73.01 % )
    Info: - Micro clock to output delay of source is 0.235 ns
    Info: - Shortest register to register delay is 0.998 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X3_Y3_N8; Fanout = 17; REG Node = 'Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]'
        Info: 2: + IC(0.629 ns) + CELL(0.369 ns) = 0.998 ns; Loc. = LC_X3_Y3_N8; Fanout = 17; REG Node = 'Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]'
        Info: Total cell delay = 0.369 ns ( 36.97 % )
        Info: Total interconnect delay = 0.629 ns ( 63.03 % )
    Info: + Micro hold delay of destination is 0.138 ns
Warning: Circuit may not operate. Detected 4 non-operational path(s) clocked by clock "n[7]" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]" and destination pin or register "Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]" for clock "n[7]" (Hold time is 766 ps)
    Info: + Largest clock skew is 1.861 ns
        Info: + Longest clock path from clock "n[7]" to destination register is 11.724 ns
            Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_55; Fanout = 1; CLK Node = 'n[7]'
            Info: 2: + IC(1.164 ns) + CELL(0.462 ns) = 2.334 ns; Loc. = LC_X6_Y1_N7; Fanout = 1; COMB Node = 'Block1:inst|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~0'
            Info: 3: + IC(1.176 ns) + CELL(0.571 ns) = 4.081 ns; Loc. = LC_X5_Y3_N7; Fanout = 1; COMB Node = 'Block1:inst|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_d4g:auto_generated|op_1~0'
            Info: 4: + IC(0.191 ns) + CELL(0.125 ns) = 4.397 ns; Loc. = LC_X5_Y3_N8; Fanout = 10; COMB Node = 'Block1:inst|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_d4g:auto_generated|op_1'
            Info: 5: + IC(1.974 ns) + CELL(0.809 ns) = 7.180 ns; Loc. = LC_X7_Y2_N6; Fanout = 6; REG Node = 'Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[1]'
            Info: 6: + IC(0.622 ns) + CELL(0.319 ns) = 8.121 ns; Loc. = LC_X7_Y2_N3; Fanout = 1; COMB Node = 'Block2_0:inst3|inst4~0'
            Info: 7: + IC(0.191 ns) + CELL(0.125 ns) = 8.437 ns; Loc. = LC_X7_Y2_N4; Fanout = 5; COMB Node = 'Block2_0:inst3|inst4'
            Info: 8: + IC(2.713 ns) + CELL(0.574 ns) = 11.724 ns; Loc. = LC_X3_Y3_N8; Fanout = 17; REG Node = 'Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]'
            Info: Total cell delay = 3.693 ns ( 31.50 % )
            Info: Total interconnect delay = 8.031 ns ( 68.50 % )
        Info: - Shortest clock path from clock "n[7]" to source register is 9.863 ns
            Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_55; Fanout = 1; CLK Node = 'n[7]'
            Info: 2: + IC(1.164 ns) + CELL(0.462 ns) = 2.334 ns; Loc. = LC_X6_Y1_N7; Fanout = 1; COMB Node = 'Block1:inst|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~0'
            Info: 3: + IC(1.176 ns) + CELL(0.571 ns) = 4.081 ns; Loc. = LC_X5_Y3_N7; Fanout = 1; COMB Node = 'Block1:inst|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_d4g:auto_generated|op_1~0'
            Info: 4: + IC(0.191 ns) + CELL(0.125 ns) = 4.397 ns; Loc. = LC_X5_Y3_N8; Fanout = 10; COMB Node = 'Block1:inst|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_d4g:auto_generated|op_1'
            Info: 5: + IC(1.401 ns) + CELL(0.462 ns) = 6.260 ns; Loc. = LC_X7_Y2_N3; Fanout = 1; COMB Node = 'Block2_0:inst3|inst4~0'
            Info: 6: + IC(0.191 ns) + CELL(0.125 ns) = 6.576 ns; Loc. = LC_X7_Y2_N4; Fanout = 5; COMB Node = 'Block2_0:inst3|inst4'
            Info: 7: + IC(2.713 ns) + CELL(0.574 ns) = 9.863 ns; Loc. = LC_X3_Y3_N8; Fanout = 17; REG Node = 'Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]'
            Info: Total cell delay = 3.027 ns ( 30.69 % )
            Info: Total interconnect delay = 6.836 ns ( 69.31 % )
    Info: - Micro clock to output delay of source is 0.235 ns
    Info: - Shortest register to register delay is 0.998 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X3_Y3_N8; Fanout = 17; REG Node = 'Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]'
        Info: 2: + IC(0.629 ns) + CELL(0.369 ns) = 0.998 ns; Loc. = LC_X3_Y3_N8; Fanout = 17; REG Node = 'Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]'
        Info: Total cell delay = 0.369 ns ( 36.97 % )
        Info: Total interconnect delay = 0.629 ns ( 63.03 % )
    Info: + Micro hold delay of destination is 0.138 ns
Info: tsu for register "Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_9mh:auto_generated|safe_q[7]" (data pin = "m[2]", clock pin = "clk") is 5.560 ns
    Info: + Longest pin to register delay is 7.445 ns
        Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_67; Fanout = 6; CLK Node = 'm[2]'
        Info: 2: + IC(1.217 ns) + CELL(0.125 ns) = 2.050 ns; Loc. = LC_X5_Y3_N9; Fanout = 1; COMB Node = 'Block1:inst|lpm_compare0:inst4|lpm_compare:lpm_compare_component|cmpr_i7g:auto_generated|_~0'
        Info: 3: + IC(1.495 ns) + CELL(0.319 ns) = 3.864 ns; Loc. = LC_X7_Y4_N9; Fanout = 1; COMB Node = 'Block1:inst|lpm_compare0:inst4|lpm_compare:lpm_compare_component|cmpr_i7g:auto_generated|aeb_int~3'
        Info: 4: + IC(1.157 ns) + CELL(0.319 ns) = 5.340 ns; Loc. = LC_X6_Y3_N0; Fanout = 8; COMB Node = 'Block1:inst|lpm_compare0:inst4|lpm_compare:lpm_compare_component|cmpr_i7g:auto_generated|aleb'
        Info: 5: + IC(1.005 ns) + CELL(1.100 ns) = 7.445 ns; Loc. = LC_X6_Y4_N7; Fanout = 2; REG Node = 'Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_9mh:auto_generated|safe_q[7]'
        Info: Total cell delay = 2.571 ns ( 34.53 % )
        Info: Total interconnect delay = 4.874 ns ( 65.47 % )
    Info: + Micro setup delay of destination is 0.208 ns
    Info: - Shortest clock path from clock "clk" to destination register is 2.093 ns
        Info: 1: + IC(0.000 ns) + CELL(0.727 ns) = 0.727 ns; Loc. = PIN_14; Fanout = 8; CLK Node = 'clk'
        Info: 2: + IC(0.792 ns) + CELL(0.574 ns) = 2.093 ns; Loc. = LC_X6_Y4_N7; Fanout = 2; REG Node = 'Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_9mh:auto_generated|safe_q[7]'
        Info: Total cell delay = 1.301 ns ( 62.16 % )
        Info: Total interconnect delay = 0.792 ns ( 37.84 % )
Info: tco from clock "clk" to destination pin "DCa[7]" through register "Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]" is 21.833 ns
    Info: + Longest clock path from clock "clk" to source register is 16.596 ns
        Info: 1: + IC(0.000 ns) + CELL(0.727 ns) = 0.727 ns; Loc. = PIN_14; Fanout = 8; CLK Node = 'clk'
        Info: 2: + IC(0.792 ns) + CELL(0.809 ns) = 2.328 ns; Loc. = LC_X6_Y4_N0; Fanout = 6; REG Node = 'Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_9mh:auto_generated|safe_q[0]'
        Info: 3: + IC(0.580 ns) + CELL(0.467 ns) = 3.375 ns; Loc. = LC_X6_Y4_N8; Fanout = 1; COMB Node = 'Block1:inst|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cout[0]'
        Info: 4: + IC(0.000 ns) + CELL(0.509 ns) = 3.884 ns; Loc. = LC_X6_Y4_N9; Fanout = 3; COMB Node = 'Block1:inst|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~37'
        Info: 5: + IC(1.438 ns) + CELL(0.467 ns) = 5.789 ns; Loc. = LC_X6_Y3_N1; Fanout = 2; COMB Node = 'Block1:inst|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~22'
        Info: 6: + IC(0.000 ns) + CELL(0.077 ns) = 5.866 ns; Loc. = LC_X6_Y3_N2; Fanout = 2; COMB Node = 'Block1:inst|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~32'
        Info: 7: + IC(0.000 ns) + CELL(0.509 ns) = 6.375 ns; Loc. = LC_X6_Y3_N3; Fanout = 5; COMB Node = 'Block1:inst|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~25'
        Info: 8: + IC(1.195 ns) + CELL(0.611 ns) = 8.181 ns; Loc. = LC_X5_Y3_N3; Fanout = 1; COMB Node = 'Block1:inst|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_d4g:auto_generated|op_1~22'
        Info: 9: + IC(0.000 ns) + CELL(0.163 ns) = 8.344 ns; Loc. = LC_X5_Y3_N4; Fanout = 1; COMB Node = 'Block1:inst|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_d4g:auto_generated|op_1~17'
        Info: 10: + IC(0.000 ns) + CELL(0.609 ns) = 8.953 ns; Loc. = LC_X5_Y3_N7; Fanout = 1; COMB Node = 'Block1:inst|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_d4g:auto_generated|op_1~0'
        Info: 11: + IC(0.191 ns) + CELL(0.125 ns) = 9.269 ns; Loc. = LC_X5_Y3_N8; Fanout = 10; COMB Node = 'Block1:inst|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_d4g:auto_generated|op_1'
        Info: 12: + IC(1.974 ns) + CELL(0.809 ns) = 12.052 ns; Loc. = LC_X7_Y2_N6; Fanout = 6; REG Node = 'Block2_0:inst3|lpm_counter7:inst6|lpm_counter:lpm_counter_component|cntr_5mh:auto_generated|safe_q[1]'
        Info: 13: + IC(0.622 ns) + CELL(0.319 ns) = 12.993 ns; Loc. = LC_X7_Y2_N3; Fanout = 1; COMB Node = 'Block2_0:inst3|inst4~0'
        Info: 14: + IC(0.191 ns) + CELL(0.125 ns) = 13.309 ns; Loc. = LC_X7_Y2_N4; Fanout = 5; COMB Node = 'Block2_0:inst3|inst4'
        Info: 15: + IC(2.713 ns) + CELL(0.574 ns) = 16.596 ns; Loc. = LC_X3_Y3_N8; Fanout = 17; REG Node = 'Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]'
        Info: Total cell delay = 6.900 ns ( 41.58 % )
        Info: Total interconnect delay = 9.696 ns ( 58.42 % )
    Info: + Micro clock to output delay of source is 0.235 ns
    Info: + Longest register to pin delay is 5.002 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X3_Y3_N8; Fanout = 17; REG Node = 'Block3:inst2|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]'
        Info: 2: + IC(1.684 ns) + CELL(0.319 ns) = 2.003 ns; Loc. = LC_X4_Y2_N8; Fanout = 1; COMB Node = 'Block3:inst2|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_cff:auto_generated|w_anode89w[3]~0'
        Info: 3: + IC(1.545 ns) + CELL(1.454 ns) = 5.002 ns; Loc. = PIN_52; Fanout = 0; PIN Node = 'DCa[7]'
        Info: Total cell delay = 1.773 ns ( 35.45 % )
        Info: Total interconnect delay = 3.229 ns ( 64.55 % )
Info: Longest tpd from source pin "m[0]" to destination pin "clk_D" is 11.960 ns
    Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_61; Fanout = 6; CLK Node = 'm[0]'
    Info: 2: + IC(1.495 ns) + CELL(0.611 ns) = 2.814 ns; Loc. = LC_X6_Y1_N0; Fanout = 2; COMB Node = 'Block1:inst|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~37'
    Info: 3: + IC(0.000 ns) + CELL(0.077 ns) = 2.891 ns; Loc. = LC_X6_Y1_N1; Fanout = 2; COMB Node = 'Block1:inst|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~32'
    Info: 4: + IC(0.000 ns) + CELL(0.077 ns) = 2.968 ns; Loc. = LC_X6_Y1_N2; Fanout = 2; COMB Node = 'Block1:inst|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~27'
    Info: 5: + IC(0.000 ns) + CELL(0.077 ns) = 3.045 ns; Loc. = LC_X6_Y1_N3; Fanout = 2; COMB Node = 'Block1:inst|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~22'
    Info: 6: + IC(0.000 ns) + CELL(0.163 ns) = 3.208 ns; Loc. = LC_X6_Y1_N4; Fanout = 3; COMB Node = 'Block1:inst|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~17'
    Info: 7: + IC(0.000 ns) + CELL(0.609 ns) = 3.817 ns; Loc. = LC_X6_Y1_N5; Fanout = 2; COMB Node = 'Block1:inst|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~10'
    Info: 8: + IC(1.514 ns) + CELL(0.611 ns) = 5.942 ns; Loc. = LC_X5_Y3_N5; Fanout = 1; COMB Node = 'Block1:inst|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_d4g:auto_generated|op_1~12'
    Info: 9: + IC(0.000 ns) + CELL(0.077 ns) = 6.019 ns; Loc. = LC_X5_Y3_N6; Fanout = 1; COMB Node = 'Block1:inst|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_d4g:auto_generated|op_1~7'
    Info: 10: + IC(0.000 ns) + CELL(0.509 ns) = 6.528 ns; Loc. = LC_X5_Y3_N7; Fanout = 1; COMB Node = 'Block1:inst|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_d4g:auto_generated|op_1~0'
    Info: 11: + IC(0.191 ns) + CELL(0.125 ns) = 6.844 ns; Loc. = LC_X5_Y3_N8; Fanout = 10; COMB Node = 'Block1:inst|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_d4g:auto_generated|op_1'
    Info: 12: + IC(1.401 ns) + CELL(0.462 ns) = 8.707 ns; Loc. = LC_X7_Y2_N3; Fanout = 1; COMB Node = 'Block2_0:inst3|inst4~0'
    Info: 13: + IC(0.191 ns) + CELL(0.125 ns) = 9.023 ns; Loc. = LC_X7_Y2_N4; Fanout = 5; COMB Node = 'Block2_0:inst3|inst4'
    Info: 14: + IC(1.483 ns) + CELL(1.454 ns) = 11.960 ns; Loc. = PIN_17; Fanout = 0; PIN Node = 'clk_D'
    Info: Total cell delay = 5.685 ns ( 47.53 % )
    Info: Total interconnect delay = 6.275 ns ( 52.47 % )
Info: th for register "Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_9mh:auto_generated|safe_q[7]" (data pin = "m[4]", clock pin = "clk") is -3.244 ns
    Info: + Longest clock path from clock "clk" to destination register is 2.093 ns
        Info: 1: + IC(0.000 ns) + CELL(0.727 ns) = 0.727 ns; Loc. = PIN_14; Fanout = 8; CLK Node = 'clk'
        Info: 2: + IC(0.792 ns) + CELL(0.574 ns) = 2.093 ns; Loc. = LC_X6_Y4_N7; Fanout = 2; REG Node = 'Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_9mh:auto_generated|safe_q[7]'
        Info: Total cell delay = 1.301 ns ( 62.16 % )
        Info: Total interconnect delay = 0.792 ns ( 37.84 % )
    Info: + Micro hold delay of destination is 0.138 ns
    Info: - Shortest pin to register delay is 5.475 ns
        Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_70; Fanout = 4; CLK Node = 'm[4]'
        Info: 2: + IC(1.632 ns) + CELL(0.125 ns) = 2.465 ns; Loc. = LC_X6_Y3_N9; Fanout = 1; COMB Node = 'Block1:inst|lpm_compare0:inst4|lpm_compare:lpm_compare_component|cmpr_i7g:auto_generated|aeb_int~1'
        Info: 3: + IC(0.443 ns) + CELL(0.462 ns) = 3.370 ns; Loc. = LC_X6_Y3_N0; Fanout = 8; COMB Node = 'Block1:inst|lpm_compare0:inst4|lpm_compare:lpm_compare_component|cmpr_i7g:auto_generated|aleb'
        Info: 4: + IC(1.005 ns) + CELL(1.100 ns) = 5.475 ns; Loc. = LC_X6_Y4_N7; Fanout = 2; REG Node = 'Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_9mh:auto_generated|safe_q[7]'
        Info: Total cell delay = 2.395 ns ( 43.74 % )
        Info: Total interconnect delay = 3.080 ns ( 56.26 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 19 warnings
    Info: Peak virtual memory: 221 megabytes
    Info: Processing ended: Fri Sep 28 15:00:51 2018
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:06


