Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.2 (win64) Build 932637 Wed Jun 11 13:33:10 MDT 2014
| Date         : Wed Aug 26 18:26:47 2015
| Host         : radar-PC running 64-bit Service Pack 1  (build 7601)
| Command      : report_clock_utilization -file KC705_fmc150_clock_utilization_placed.rpt
| Design       : KC705_fmc150
| Device       : xc7k325t
------------------------------------------------------------------------------------------

Clock Utilization Report

Table of Contents
-----------------
1. Clock Primitive Utilization
2. Details of Global Clocks
3. Details of Regional Clocks
4. Details of Multi-Regional Clocks
5. Details of I/O Clocks
6. Details of Local Clocks
7. Clock Regions : Key Resource Utilization
8. Net wise resources used in clock region X0Y0
9. Net wise resources used in clock region X1Y0
10. Net wise resources used in clock region X0Y1
11. Net wise resources used in clock region X1Y1
12. Net wise resources used in clock region X0Y3
13. Net wise resources used in clock region X1Y3

1. Clock Primitive Utilization
------------------------------

+-------+------+-----------+-----------+
| Type  | Used | Available | Num Fixed |
+-------+------+-----------+-----------+
| BUFG  |   13 |        32 |         0 |
| BUFH  |    0 |       168 |         0 |
| BUFIO |    0 |        40 |         0 |
| MMCM  |    2 |        10 |         0 |
| PLL   |    0 |        10 |         0 |
| BUFR  |    0 |        40 |         0 |
| BUFMR |    0 |        20 |         0 |
+-------+------+-----------+-----------+


2. Details of Global Clocks
---------------------------

+-------+---------------------------------+------------------------------------------+--------------+-------+---------------+-----------+
|       |                                 |                                          |   Num Loads  |       |               |           |
+-------+---------------------------------+------------------------------------------+------+-------+-------+---------------+-----------+
| Index | BUFG Cell                       | Net Name                                 | BELs | Sites | Fixed | MaxDelay (ns) | Skew (ns) |
+-------+---------------------------------+------------------------------------------+------+-------+-------+---------------+-----------+
|     1 | mmcm_adac_inst/U0/clkf_buf      | mmcm_adac_inst/U0/clkfbout_buf_mmcm_adac |    1 |     1 |    no |         1.869 |     0.093 |
|     2 | mmcm_inst/U0/clkout2_buf        | mmcm_inst/U0/CLK_OUT2                    |    1 |     1 |    no |         0.000 |     0.000 |
|     3 | mmcm_inst/U0/clkf_buf           | mmcm_inst/U0/clkfbout_buf_mmcm           |    1 |     1 |    no |         1.697 |     0.085 |
|     4 | mmcm_adac_inst/U0/clkout1_buf   | mmcm_adac_inst/U0/CLK_OUT1               |   20 |     9 |    no |         1.864 |     0.115 |
|     5 | dac3283_init_mem_inst_i_1       | dac3283_ctrl_inst/serial_clk             |   83 |    24 |    no |         1.929 |     0.249 |
|     6 | ads62p49_init_mem_inst_i_1      | ads62p49_ctrl_inst/serial_clk            |   87 |    26 |    no |         1.937 |     0.346 |
|     7 | mmcm_adac_inst/U0/clkout2_buf   | mmcm_adac_inst/U0/CLK_OUT2               |   96 |    50 |    no |         1.941 |     0.185 |
|     8 | amc7823_init_mem_inst_i_1       | amc7823_ctrl_inst/serial_clk             |  106 |    33 |    no |         1.876 |     0.285 |
|     9 | cdce72010_init_mem_int_inst_i_1 | cdce72010_ctrl_inst/serial_clk           |  122 |    33 |    no |         1.932 |     0.303 |
|    10 | dbg_hub/inst/u_bufg_icon        | dbg_hub/inst/idrck                       |  459 |   100 |    no |         1.947 |     0.348 |
|    11 | mmcm_adac_inst/U0/clkout3_buf   | mmcm_adac_inst/U0/CLK_OUT3               | 1518 |   390 |    no |         2.160 |     0.574 |
|    12 | mmcm_inst/U0/clkout1_buf        | mmcm_inst/U0/CLK_OUT1                    | 2923 |   817 |    no |         1.958 |     0.767 |
|    13 | mmcm_adac_inst/U0/clkout4_buf   | mmcm_adac_inst/U0/CLK_OUT4               | 5873 |   915 |    no |         1.988 |     0.257 |
+-------+---------------------------------+------------------------------------------+------+-------+-------+---------------+-----------+


+-------+---------------------------------+--------------------------------------+--------------+-------+---------------+-----------+
|       |                                 |                                      |   Num Loads  |       |               |           |
+-------+---------------------------------+--------------------------------------+------+-------+-------+---------------+-----------+
| Index | MMCM Cell                       | Net Name                             | BELs | Sites | Fixed | MaxDelay (ns) | Skew (ns) |
+-------+---------------------------------+--------------------------------------+------+-------+-------+---------------+-----------+
|     1 | mmcm_adac_inst/U0/mmcm_adv_inst | mmcm_adac_inst/U0/CLK_OUT1_mmcm_adac |    1 |     1 |    no |         2.469 |     0.123 |
|     2 | mmcm_adac_inst/U0/mmcm_adv_inst | mmcm_adac_inst/U0/CLK_OUT2_mmcm_adac |    1 |     1 |    no |         2.469 |     0.123 |
|     3 | mmcm_adac_inst/U0/mmcm_adv_inst | mmcm_adac_inst/U0/CLK_OUT3_mmcm_adac |    1 |     1 |    no |         2.469 |     0.123 |
|     4 | mmcm_adac_inst/U0/mmcm_adv_inst | mmcm_adac_inst/U0/CLK_OUT4_mmcm_adac |    1 |     1 |    no |         2.469 |     0.123 |
|     5 | mmcm_adac_inst/U0/mmcm_adv_inst | mmcm_adac_inst/U0/clkfbout_mmcm_adac |    1 |     1 |    no |         2.469 |     0.123 |
|     6 | mmcm_inst/U0/mmcm_adv_inst      | mmcm_inst/U0/CLK_OUT1_mmcm           |    1 |     1 |    no |         2.130 |     0.106 |
|     7 | mmcm_inst/U0/mmcm_adv_inst      | mmcm_inst/U0/CLK_OUT2_mmcm           |    1 |     1 |    no |         2.130 |     0.106 |
|     8 | mmcm_inst/U0/mmcm_adv_inst      | mmcm_inst/U0/clkfbout_mmcm           |    1 |     1 |    no |         2.130 |     0.106 |
+-------+---------------------------------+--------------------------------------+------+-------+-------+---------------+-----------+


3. Details of Regional Clocks
-----------------------------

4. Details of Multi-Regional Clocks
-----------------------------------

5. Details of I/O Clocks
------------------------

6. Details of Local Clocks
--------------------------

+-------+--------------------------------------------------+----------------------------------------------+--------------+-------+---------------+-----------+
|       |                                                  |                                              |   Num Loads  |       |               |           |
+-------+--------------------------------------------------+----------------------------------------------+------+-------+-------+---------------+-----------+
| Index | Local Clk Src                                    | Net Name                                     | BELs | Sites | Fixed | MaxDelay (ns) | Skew (ns) |
+-------+--------------------------------------------------+----------------------------------------------+------+-------+-------+---------------+-----------+
|     1 | dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst | dbg_hub/inst/bscan_inst/UPDATE               |    1 |     1 |   yes |         0.000 |     0.000 |
|     2 | cha_cntvaluein_update_vio_reg[0]_LDC_i_1         | n_0_cha_cntvaluein_update_vio_reg[0]_LDC_i_1 |    2 |     2 |    no |         0.483 |     0.163 |
|     3 | cha_cntvaluein_update_vio_reg[1]_LDC_i_1         | n_0_cha_cntvaluein_update_vio_reg[1]_LDC_i_1 |    2 |     2 |    no |         0.444 |     0.050 |
|     4 | cha_cntvaluein_update_vio_reg[2]_LDC_i_1         | n_0_cha_cntvaluein_update_vio_reg[2]_LDC_i_1 |    2 |     2 |    no |         0.483 |     0.220 |
|     5 | cha_cntvaluein_update_vio_reg[3]_LDC_i_1         | n_0_cha_cntvaluein_update_vio_reg[3]_LDC_i_1 |    2 |     2 |    no |         0.444 |     0.050 |
|     6 | cha_cntvaluein_update_vio_reg[4]_LDC_i_1         | n_0_cha_cntvaluein_update_vio_reg[4]_LDC_i_1 |    2 |     2 |    no |         0.374 |     0.032 |
|     7 | chb_cntvaluein_update_vio_reg[0]_LDC_i_1         | n_0_chb_cntvaluein_update_vio_reg[0]_LDC_i_1 |    2 |     2 |    no |         0.367 |     0.125 |
|     8 | chb_cntvaluein_update_vio_reg[1]_LDC_i_1         | n_0_chb_cntvaluein_update_vio_reg[1]_LDC_i_1 |    2 |     2 |    no |         0.367 |     0.125 |
|     9 | chb_cntvaluein_update_vio_reg[2]_LDC_i_1         | n_0_chb_cntvaluein_update_vio_reg[2]_LDC_i_1 |    2 |     2 |    no |         0.509 |     0.247 |
|    10 | chb_cntvaluein_update_vio_reg[3]_LDC_i_1         | n_0_chb_cntvaluein_update_vio_reg[3]_LDC_i_1 |    2 |     2 |    no |         0.400 |     0.059 |
|    11 | chb_cntvaluein_update_vio_reg[4]_LDC_i_1         | n_0_chb_cntvaluein_update_vio_reg[4]_LDC_i_1 |    2 |     2 |    no |         0.428 |     0.105 |
|    12 | clk_cntvaluein_update_vio_reg[0]_LDC_i_1         | n_0_clk_cntvaluein_update_vio_reg[0]_LDC_i_1 |    2 |     2 |    no |         0.449 |     0.082 |
|    13 | clk_cntvaluein_update_vio_reg[1]_LDC_i_1         | n_0_clk_cntvaluein_update_vio_reg[1]_LDC_i_1 |    2 |     2 |    no |         0.367 |     0.104 |
|    14 | clk_cntvaluein_update_vio_reg[2]_LDC_i_1         | n_0_clk_cntvaluein_update_vio_reg[2]_LDC_i_1 |    2 |     2 |    no |         0.367 |     0.125 |
|    15 | clk_cntvaluein_update_vio_reg[3]_LDC_i_1         | n_0_clk_cntvaluein_update_vio_reg[3]_LDC_i_1 |    2 |     2 |    no |         0.483 |     0.237 |
|    16 | clk_cntvaluein_update_vio_reg[4]_LDC_i_1         | n_0_clk_cntvaluein_update_vio_reg[4]_LDC_i_1 |    2 |     2 |    no |         0.400 |     0.050 |
+-------+--------------------------------------------------+----------------------------------------------+------+-------+-------+---------------+-----------+


7. Clock Regions : Key Resource Utilization
-------------------------------------------

+-------------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
|                   | Global Clock |     BUFRs    |    BUFMRs    |    BUFIOs    |     MMCM     |      PLL     |      GT      |      PCI     |    ILOGIC    |    OLOGIC    |      FF      |     LUTM     |    RAMB18    |    RAMB36    |    DSP48E1   |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
| Clock Region Name | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
| X0Y0              |   11 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |   14 |    50 |    0 |    50 | 8640 | 32000 | 1894 |  4600 |    5 |    60 |   15 |    30 |   32 |    60 |
| X1Y0              |    1 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    1 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 | 29600 |    0 |  4800 |    0 |    80 |    0 |    40 |    0 |    60 |
| X0Y1              |    8 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |   10 |    50 |  620 | 32000 |   17 |  4600 |    2 |    60 |    1 |    30 |    0 |    60 |
| X1Y1              |    1 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    1 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 | 29600 |    0 |  4800 |    0 |    80 |    0 |    40 |    0 |    60 |
| X0Y2              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 | 27200 |    0 |  4600 |    0 |    60 |    0 |    30 |    0 |    60 |
| X1Y2              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 | 29600 |    0 |  4800 |    0 |    80 |    0 |    40 |    0 |    60 |
| X0Y3              |    1 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    2 | 27200 |    0 |  4600 |    0 |    60 |    0 |    30 |    0 |    60 |
| X1Y3              |    1 |    12 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     5 |    0 |     1 |    0 |     0 |    0 |     0 |    5 | 25200 |    0 |  4200 |    0 |    50 |    0 |    25 |    0 |    60 |
| X0Y4              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 | 32000 |    0 |  4600 |    0 |    60 |    0 |    30 |    0 |    60 |
| X1Y4              |    0 |    12 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     5 |    0 |     0 |    0 |     0 |    0 |     0 |    0 | 26400 |    0 |  4400 |    0 |    60 |    0 |    30 |    0 |    60 |
| X0Y5              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 | 32000 |    0 |  4600 |    0 |    60 |    0 |    30 |    0 |    60 |
| X1Y5              |    0 |    12 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     5 |    0 |     0 |    0 |     0 |    0 |     0 |    0 | 26400 |    0 |  4400 |    0 |    60 |    0 |    30 |    0 |    60 |
| X0Y6              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 | 32000 |    0 |  4600 |    0 |    60 |    0 |    30 |    0 |    60 |
| X1Y6              |    0 |    12 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     5 |    0 |     0 |    0 |     0 |    0 |     0 |    0 | 26400 |    0 |  4400 |    0 |    60 |    0 |    30 |    0 |    60 |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
* RAMB36 site can be used as two RAMB18/FIFO18 sites


8. Net wise resources used in clock region X0Y0
-----------------------------------------------

+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+------+-------+----------+--------------------------------+
| Source Type | BUFHCE Site | Fixed | MMCM Pins | PLL Pins | GT Pins | BRAM Pins | ILOGICs | OLOGICs |  FFs | LUTMs | DSP48E1s |         Clock Net Name         |
+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+------+-------+----------+--------------------------------+
| BUFG        |     ---     |   no  |         0 |        0 |       0 |         0 |       0 |       0 |   20 |     0 |        0 | mmcm_adac_inst/U0/CLK_OUT1     |
| BUFG        |     ---     |   no  |         0 |        0 |       0 |         0 |       0 |       0 |   27 |     0 |        0 | amc7823_ctrl_inst/serial_clk   |
| BUFG        |     ---     |   no  |         0 |        0 |       0 |         0 |       0 |       0 |   42 |     0 |        0 | ads62p49_ctrl_inst/serial_clk  |
| BUFG        |     ---     |   no  |         0 |        0 |       0 |         0 |      14 |       0 |   67 |     0 |        0 | mmcm_adac_inst/U0/CLK_OUT2     |
| BUFG        |     ---     |   no  |         0 |        0 |       0 |         2 |       0 |       0 |   81 |     0 |        0 | dac3283_ctrl_inst/serial_clk   |
| BUFG        |     ---     |   no  |         0 |        0 |       0 |         4 |       0 |       0 |  110 |     0 |        0 | cdce72010_ctrl_inst/serial_clk |
| BUFG        |     ---     |   no  |         0 |        0 |       0 |         0 |       0 |       0 |  363 |    24 |        0 | dbg_hub/inst/idrck             |
| BUFG        |     ---     |   no  |         0 |        0 |       0 |        13 |      28 |       0 | 1277 |   166 |        8 | mmcm_adac_inst/U0/CLK_OUT3     |
| BUFG        |     ---     |   no  |         0 |        0 |       0 |         5 |       0 |       0 | 2300 |   210 |        0 | mmcm_inst/U0/CLK_OUT1          |
| BUFG        |     ---     |   no  |         0 |        0 |       0 |        16 |       0 |       0 | 4337 |  1494 |       24 | mmcm_adac_inst/U0/CLK_OUT4     |
+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+------+-------+----------+--------------------------------+


9. Net wise resources used in clock region X1Y0
-----------------------------------------------

+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+------------------------------------------+
| Source Type | BUFHCE Site | Fixed | MMCM Pins | PLL Pins | GT Pins | BRAM Pins | ILOGICs | OLOGICs | FFs | LUTMs | DSP48E1s |              Clock Net Name              |
+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+------------------------------------------+
| BUFG        |     ---     |   no  |         1 |        0 |       0 |         0 |       0 |       0 |   0 |     0 |        0 | mmcm_adac_inst/U0/clkfbout_buf_mmcm_adac |
+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+------------------------------------------+


10. Net wise resources used in clock region X0Y1
------------------------------------------------

+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+--------------------------------+
| Source Type | BUFHCE Site | Fixed | MMCM Pins | PLL Pins | GT Pins | BRAM Pins | ILOGICs | OLOGICs | FFs | LUTMs | DSP48E1s |         Clock Net Name         |
+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+--------------------------------+
| BUFG        |     ---     |   no  |         0 |        0 |       0 |         0 |       0 |      10 |   0 |     0 |        0 | mmcm_adac_inst/U0/CLK_OUT4     |
| BUFG        |     ---     |   no  |         0 |        0 |       0 |         0 |       0 |       0 |   1 |     0 |        0 | dac3283_ctrl_inst/serial_clk   |
| BUFG        |     ---     |   no  |         0 |        0 |       0 |         0 |       0 |       0 |  10 |     0 |        0 | cdce72010_ctrl_inst/serial_clk |
| BUFG        |     ---     |   no  |         0 |        0 |       0 |         1 |       0 |      10 |  33 |     0 |        0 | mmcm_adac_inst/U0/CLK_OUT3     |
| BUFG        |     ---     |   no  |         0 |        0 |       0 |         2 |       0 |       0 |  43 |     0 |        0 | ads62p49_ctrl_inst/serial_clk  |
| BUFG        |     ---     |   no  |         0 |        0 |       0 |         0 |       0 |       0 |  72 |     0 |        0 | dbg_hub/inst/idrck             |
| BUFG        |     ---     |   no  |         0 |        0 |       0 |         2 |       0 |       0 |  78 |     0 |        0 | amc7823_ctrl_inst/serial_clk   |
| BUFG        |     ---     |   no  |         0 |        0 |       0 |         1 |       0 |       0 | 383 |    17 |        0 | mmcm_inst/U0/CLK_OUT1          |
+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+--------------------------------+


11. Net wise resources used in clock region X1Y1
------------------------------------------------

+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+--------------------------------+
| Source Type | BUFHCE Site | Fixed | MMCM Pins | PLL Pins | GT Pins | BRAM Pins | ILOGICs | OLOGICs | FFs | LUTMs | DSP48E1s |         Clock Net Name         |
+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+--------------------------------+
| BUFG        |     ---     |   no  |         1 |        0 |       0 |         0 |       0 |       0 |   0 |     0 |        0 | mmcm_inst/U0/clkfbout_buf_mmcm |
+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+--------------------------------+


12. Net wise resources used in clock region X0Y3
------------------------------------------------

+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+-----------------------+
| Source Type | BUFHCE Site | Fixed | MMCM Pins | PLL Pins | GT Pins | BRAM Pins | ILOGICs | OLOGICs | FFs | LUTMs | DSP48E1s |     Clock Net Name    |
+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+-----------------------+
| BUFG        |     ---     |   no  |         0 |        0 |       0 |         0 |       0 |       0 |   2 |     0 |        0 | mmcm_inst/U0/CLK_OUT1 |
+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+-----------------------+


13. Net wise resources used in clock region X1Y3
------------------------------------------------

+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+-----------------------+
| Source Type | BUFHCE Site | Fixed | MMCM Pins | PLL Pins | GT Pins | BRAM Pins | ILOGICs | OLOGICs | FFs | LUTMs | DSP48E1s |     Clock Net Name    |
+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+-----------------------+
| BUFG        |     ---     |   no  |         0 |        0 |       0 |         0 |       0 |       0 |   5 |     0 |        0 | mmcm_inst/U0/CLK_OUT1 |
+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+-----------------------+



# Location of BUFG Primitives 
set_property LOC BUFGCTRL_X0Y8 [get_cells ads62p49_init_mem_inst_i_1]
set_property LOC BUFGCTRL_X0Y7 [get_cells amc7823_init_mem_inst_i_1]
set_property LOC BUFGCTRL_X0Y6 [get_cells cdce72010_init_mem_int_inst_i_1]
set_property LOC BUFGCTRL_X0Y9 [get_cells dac3283_init_mem_inst_i_1]
set_property LOC BUFGCTRL_X0Y5 [get_cells dbg_hub/inst/u_bufg_icon]
set_property LOC BUFGCTRL_X0Y10 [get_cells mmcm_adac_inst/U0/clkout1_buf]
set_property LOC BUFGCTRL_X0Y2 [get_cells mmcm_adac_inst/U0/clkout2_buf]
set_property LOC BUFGCTRL_X0Y1 [get_cells mmcm_adac_inst/U0/clkout3_buf]
set_property LOC BUFGCTRL_X0Y0 [get_cells mmcm_adac_inst/U0/clkout4_buf]
set_property LOC BUFGCTRL_X0Y11 [get_cells mmcm_adac_inst/U0/clkf_buf]
set_property LOC BUFGCTRL_X0Y4 [get_cells mmcm_inst/U0/clkout1_buf]
set_property LOC BUFGCTRL_X0Y3 [get_cells mmcm_inst/U0/clkout2_buf]
set_property LOC BUFGCTRL_X0Y12 [get_cells mmcm_inst/U0/clkf_buf]

# Location of IO Clock Primitives

# Location of MMCM Clock Primitives
set_property LOC MMCME2_ADV_X1Y0 [get_cells mmcm_adac_inst/U0/mmcm_adv_inst]
set_property LOC MMCME2_ADV_X1Y1 [get_cells mmcm_inst/U0/mmcm_adv_inst]

# Location of BUFH Clock Primitives

# Location of BUFR Clock Primitives

# Location of BUFMR Clock Primitives

# Location of PLL Clock Primitives

# Location of IO Primitives which is load of clock spine

# Location of clock ports
set_property LOC IOB_X1Y75 [get_ports sysclk_n]
set_property LOC IOB_X1Y76 [get_ports sysclk_p]

# Clock net "ads62p49_ctrl_inst/serial_clk" driven by instance "ads62p49_init_mem_inst_i_1" located at site "BUFGCTRL_X0Y8"
#startgroup
create_pblock CLKAG_ads62p49_ctrl_inst/serial_clk
add_cells_to_pblock [get_pblocks  CLKAG_ads62p49_ctrl_inst/serial_clk] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="ads62p49_ctrl_inst/serial_clk"}]]]
resize_pblock [get_pblocks CLKAG_ads62p49_ctrl_inst/serial_clk] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X0Y3:CLOCKREGION_X0Y3 CLOCKREGION_X0Y4:CLOCKREGION_X0Y4 CLOCKREGION_X0Y5:CLOCKREGION_X0Y5 CLOCKREGION_X0Y6:CLOCKREGION_X0Y6 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2 CLOCKREGION_X1Y3:CLOCKREGION_X1Y3 CLOCKREGION_X1Y4:CLOCKREGION_X1Y4 CLOCKREGION_X1Y5:CLOCKREGION_X1Y5 CLOCKREGION_X1Y6:CLOCKREGION_X1Y6}
#endgroup

# Clock net "amc7823_ctrl_inst/serial_clk" driven by instance "amc7823_init_mem_inst_i_1" located at site "BUFGCTRL_X0Y7"
#startgroup
create_pblock CLKAG_amc7823_ctrl_inst/serial_clk
add_cells_to_pblock [get_pblocks  CLKAG_amc7823_ctrl_inst/serial_clk] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="amc7823_ctrl_inst/serial_clk"}]]]
resize_pblock [get_pblocks CLKAG_amc7823_ctrl_inst/serial_clk] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X0Y3:CLOCKREGION_X0Y3 CLOCKREGION_X0Y4:CLOCKREGION_X0Y4 CLOCKREGION_X0Y5:CLOCKREGION_X0Y5 CLOCKREGION_X0Y6:CLOCKREGION_X0Y6 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2 CLOCKREGION_X1Y3:CLOCKREGION_X1Y3 CLOCKREGION_X1Y4:CLOCKREGION_X1Y4 CLOCKREGION_X1Y5:CLOCKREGION_X1Y5 CLOCKREGION_X1Y6:CLOCKREGION_X1Y6}
#endgroup

# Clock net "cdce72010_ctrl_inst/serial_clk" driven by instance "cdce72010_init_mem_int_inst_i_1" located at site "BUFGCTRL_X0Y6"
#startgroup
create_pblock CLKAG_cdce72010_ctrl_inst/serial_clk
add_cells_to_pblock [get_pblocks  CLKAG_cdce72010_ctrl_inst/serial_clk] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="cdce72010_ctrl_inst/serial_clk"}]]]
resize_pblock [get_pblocks CLKAG_cdce72010_ctrl_inst/serial_clk] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X0Y3:CLOCKREGION_X0Y3 CLOCKREGION_X0Y4:CLOCKREGION_X0Y4 CLOCKREGION_X0Y5:CLOCKREGION_X0Y5 CLOCKREGION_X0Y6:CLOCKREGION_X0Y6 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2 CLOCKREGION_X1Y3:CLOCKREGION_X1Y3 CLOCKREGION_X1Y4:CLOCKREGION_X1Y4 CLOCKREGION_X1Y5:CLOCKREGION_X1Y5 CLOCKREGION_X1Y6:CLOCKREGION_X1Y6}
#endgroup

# Clock net "dac3283_ctrl_inst/serial_clk" driven by instance "dac3283_init_mem_inst_i_1" located at site "BUFGCTRL_X0Y9"
#startgroup
create_pblock CLKAG_dac3283_ctrl_inst/serial_clk
add_cells_to_pblock [get_pblocks  CLKAG_dac3283_ctrl_inst/serial_clk] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="dac3283_ctrl_inst/serial_clk"}]]]
resize_pblock [get_pblocks CLKAG_dac3283_ctrl_inst/serial_clk] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X0Y3:CLOCKREGION_X0Y3 CLOCKREGION_X0Y4:CLOCKREGION_X0Y4 CLOCKREGION_X0Y5:CLOCKREGION_X0Y5 CLOCKREGION_X0Y6:CLOCKREGION_X0Y6 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2 CLOCKREGION_X1Y3:CLOCKREGION_X1Y3 CLOCKREGION_X1Y4:CLOCKREGION_X1Y4 CLOCKREGION_X1Y5:CLOCKREGION_X1Y5 CLOCKREGION_X1Y6:CLOCKREGION_X1Y6}
#endgroup

# Clock net "dbg_hub/inst/bscan_inst/UPDATE" driven by instance "dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst" located at site "BSCAN_X0Y0"
#startgroup
create_pblock CLKAG_dbg_hub/inst/bscan_inst/UPDATE
add_cells_to_pblock [get_pblocks  CLKAG_dbg_hub/inst/bscan_inst/UPDATE] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="dbg_hub/inst/bscan_inst/UPDATE"}]]]
resize_pblock [get_pblocks CLKAG_dbg_hub/inst/bscan_inst/UPDATE] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X0Y3:CLOCKREGION_X0Y3 CLOCKREGION_X0Y4:CLOCKREGION_X0Y4 CLOCKREGION_X0Y5:CLOCKREGION_X0Y5 CLOCKREGION_X0Y6:CLOCKREGION_X0Y6 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2 CLOCKREGION_X1Y3:CLOCKREGION_X1Y3 CLOCKREGION_X1Y4:CLOCKREGION_X1Y4 CLOCKREGION_X1Y5:CLOCKREGION_X1Y5 CLOCKREGION_X1Y6:CLOCKREGION_X1Y6}
#endgroup

# Clock net "dbg_hub/inst/idrck" driven by instance "dbg_hub/inst/u_bufg_icon" located at site "BUFGCTRL_X0Y5"
#startgroup
create_pblock CLKAG_dbg_hub/inst/idrck
add_cells_to_pblock [get_pblocks  CLKAG_dbg_hub/inst/idrck] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="dbg_hub/inst/idrck"}]]]
resize_pblock [get_pblocks CLKAG_dbg_hub/inst/idrck] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X0Y3:CLOCKREGION_X0Y3 CLOCKREGION_X0Y4:CLOCKREGION_X0Y4 CLOCKREGION_X0Y5:CLOCKREGION_X0Y5 CLOCKREGION_X0Y6:CLOCKREGION_X0Y6 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2 CLOCKREGION_X1Y3:CLOCKREGION_X1Y3 CLOCKREGION_X1Y4:CLOCKREGION_X1Y4 CLOCKREGION_X1Y5:CLOCKREGION_X1Y5 CLOCKREGION_X1Y6:CLOCKREGION_X1Y6}
#endgroup

# Clock net "mmcm_adac_inst/U0/CLK_OUT1" driven by instance "mmcm_adac_inst/U0/clkout1_buf" located at site "BUFGCTRL_X0Y10"
#startgroup
create_pblock CLKAG_mmcm_adac_inst/U0/CLK_OUT1
add_cells_to_pblock [get_pblocks  CLKAG_mmcm_adac_inst/U0/CLK_OUT1] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="mmcm_adac_inst/U0/CLK_OUT1"}]]]
resize_pblock [get_pblocks CLKAG_mmcm_adac_inst/U0/CLK_OUT1] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X0Y3:CLOCKREGION_X0Y3 CLOCKREGION_X0Y4:CLOCKREGION_X0Y4 CLOCKREGION_X0Y5:CLOCKREGION_X0Y5 CLOCKREGION_X0Y6:CLOCKREGION_X0Y6 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2 CLOCKREGION_X1Y3:CLOCKREGION_X1Y3 CLOCKREGION_X1Y4:CLOCKREGION_X1Y4 CLOCKREGION_X1Y5:CLOCKREGION_X1Y5 CLOCKREGION_X1Y6:CLOCKREGION_X1Y6}
#endgroup

# Clock net "mmcm_adac_inst/U0/CLK_OUT2" driven by instance "mmcm_adac_inst/U0/clkout2_buf" located at site "BUFGCTRL_X0Y2"
#startgroup
create_pblock CLKAG_mmcm_adac_inst/U0/CLK_OUT2
add_cells_to_pblock [get_pblocks  CLKAG_mmcm_adac_inst/U0/CLK_OUT2] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="mmcm_adac_inst/U0/CLK_OUT2"}]]]
resize_pblock [get_pblocks CLKAG_mmcm_adac_inst/U0/CLK_OUT2] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X0Y3:CLOCKREGION_X0Y3 CLOCKREGION_X0Y4:CLOCKREGION_X0Y4 CLOCKREGION_X0Y5:CLOCKREGION_X0Y5 CLOCKREGION_X0Y6:CLOCKREGION_X0Y6 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2 CLOCKREGION_X1Y3:CLOCKREGION_X1Y3 CLOCKREGION_X1Y4:CLOCKREGION_X1Y4 CLOCKREGION_X1Y5:CLOCKREGION_X1Y5 CLOCKREGION_X1Y6:CLOCKREGION_X1Y6}
#endgroup

# Clock net "mmcm_adac_inst/U0/CLK_OUT3" driven by instance "mmcm_adac_inst/U0/clkout3_buf" located at site "BUFGCTRL_X0Y1"
#startgroup
create_pblock CLKAG_mmcm_adac_inst/U0/CLK_OUT3
add_cells_to_pblock [get_pblocks  CLKAG_mmcm_adac_inst/U0/CLK_OUT3] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="mmcm_adac_inst/U0/CLK_OUT3"}]]]
resize_pblock [get_pblocks CLKAG_mmcm_adac_inst/U0/CLK_OUT3] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X0Y3:CLOCKREGION_X0Y3 CLOCKREGION_X0Y4:CLOCKREGION_X0Y4 CLOCKREGION_X0Y5:CLOCKREGION_X0Y5 CLOCKREGION_X0Y6:CLOCKREGION_X0Y6 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2 CLOCKREGION_X1Y3:CLOCKREGION_X1Y3 CLOCKREGION_X1Y4:CLOCKREGION_X1Y4 CLOCKREGION_X1Y5:CLOCKREGION_X1Y5 CLOCKREGION_X1Y6:CLOCKREGION_X1Y6}
#endgroup

# Clock net "mmcm_adac_inst/U0/CLK_OUT4" driven by instance "mmcm_adac_inst/U0/clkout4_buf" located at site "BUFGCTRL_X0Y0"
#startgroup
create_pblock CLKAG_mmcm_adac_inst/U0/CLK_OUT4
add_cells_to_pblock [get_pblocks  CLKAG_mmcm_adac_inst/U0/CLK_OUT4] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="mmcm_adac_inst/U0/CLK_OUT4"}]]]
resize_pblock [get_pblocks CLKAG_mmcm_adac_inst/U0/CLK_OUT4] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X0Y3:CLOCKREGION_X0Y3 CLOCKREGION_X0Y4:CLOCKREGION_X0Y4 CLOCKREGION_X0Y5:CLOCKREGION_X0Y5 CLOCKREGION_X0Y6:CLOCKREGION_X0Y6 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2 CLOCKREGION_X1Y3:CLOCKREGION_X1Y3 CLOCKREGION_X1Y4:CLOCKREGION_X1Y4 CLOCKREGION_X1Y5:CLOCKREGION_X1Y5 CLOCKREGION_X1Y6:CLOCKREGION_X1Y6}
#endgroup

# Clock net "mmcm_inst/U0/CLK_OUT1" driven by instance "mmcm_inst/U0/clkout1_buf" located at site "BUFGCTRL_X0Y4"
#startgroup
create_pblock CLKAG_mmcm_inst/U0/CLK_OUT1
add_cells_to_pblock [get_pblocks  CLKAG_mmcm_inst/U0/CLK_OUT1] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="mmcm_inst/U0/CLK_OUT1"}]]]
resize_pblock [get_pblocks CLKAG_mmcm_inst/U0/CLK_OUT1] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X0Y3:CLOCKREGION_X0Y3 CLOCKREGION_X0Y4:CLOCKREGION_X0Y4 CLOCKREGION_X0Y5:CLOCKREGION_X0Y5 CLOCKREGION_X0Y6:CLOCKREGION_X0Y6 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2 CLOCKREGION_X1Y3:CLOCKREGION_X1Y3 CLOCKREGION_X1Y4:CLOCKREGION_X1Y4 CLOCKREGION_X1Y5:CLOCKREGION_X1Y5 CLOCKREGION_X1Y6:CLOCKREGION_X1Y6}
#endgroup

# Clock net "mmcm_inst/U0/CLK_OUT2" driven by instance "mmcm_inst/U0/clkout2_buf" located at site "BUFGCTRL_X0Y3"
#startgroup
create_pblock CLKAG_mmcm_inst/U0/CLK_OUT2
add_cells_to_pblock [get_pblocks  CLKAG_mmcm_inst/U0/CLK_OUT2] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="mmcm_inst/U0/CLK_OUT2"}]]]
resize_pblock [get_pblocks CLKAG_mmcm_inst/U0/CLK_OUT2] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X0Y3:CLOCKREGION_X0Y3 CLOCKREGION_X0Y4:CLOCKREGION_X0Y4 CLOCKREGION_X0Y5:CLOCKREGION_X0Y5 CLOCKREGION_X0Y6:CLOCKREGION_X0Y6}
#endgroup

# Clock net "n_0_cha_cntvaluein_update_vio_reg[0]_LDC_i_1" driven by instance "cha_cntvaluein_update_vio_reg[0]_LDC_i_1" located at site "SLICE_X55Y34"
#startgroup
create_pblock CLKAG_n_0_cha_cntvaluein_update_vio_reg[0]_LDC_i_1
add_cells_to_pblock [get_pblocks  CLKAG_n_0_cha_cntvaluein_update_vio_reg[0]_LDC_i_1] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="n_0_cha_cntvaluein_update_vio_reg[0]_LDC_i_1"}]]]
resize_pblock [get_pblocks CLKAG_n_0_cha_cntvaluein_update_vio_reg[0]_LDC_i_1] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X0Y3:CLOCKREGION_X0Y3 CLOCKREGION_X0Y4:CLOCKREGION_X0Y4 CLOCKREGION_X0Y5:CLOCKREGION_X0Y5 CLOCKREGION_X0Y6:CLOCKREGION_X0Y6 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2 CLOCKREGION_X1Y3:CLOCKREGION_X1Y3 CLOCKREGION_X1Y4:CLOCKREGION_X1Y4 CLOCKREGION_X1Y5:CLOCKREGION_X1Y5 CLOCKREGION_X1Y6:CLOCKREGION_X1Y6}
#endgroup

# Clock net "n_0_cha_cntvaluein_update_vio_reg[1]_LDC_i_1" driven by instance "cha_cntvaluein_update_vio_reg[1]_LDC_i_1" located at site "SLICE_X56Y34"
#startgroup
create_pblock CLKAG_n_0_cha_cntvaluein_update_vio_reg[1]_LDC_i_1
add_cells_to_pblock [get_pblocks  CLKAG_n_0_cha_cntvaluein_update_vio_reg[1]_LDC_i_1] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="n_0_cha_cntvaluein_update_vio_reg[1]_LDC_i_1"}]]]
resize_pblock [get_pblocks CLKAG_n_0_cha_cntvaluein_update_vio_reg[1]_LDC_i_1] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X0Y3:CLOCKREGION_X0Y3 CLOCKREGION_X0Y4:CLOCKREGION_X0Y4 CLOCKREGION_X0Y5:CLOCKREGION_X0Y5 CLOCKREGION_X0Y6:CLOCKREGION_X0Y6 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2 CLOCKREGION_X1Y3:CLOCKREGION_X1Y3 CLOCKREGION_X1Y4:CLOCKREGION_X1Y4 CLOCKREGION_X1Y5:CLOCKREGION_X1Y5 CLOCKREGION_X1Y6:CLOCKREGION_X1Y6}
#endgroup

# Clock net "n_0_cha_cntvaluein_update_vio_reg[2]_LDC_i_1" driven by instance "cha_cntvaluein_update_vio_reg[2]_LDC_i_1" located at site "SLICE_X55Y37"
#startgroup
create_pblock CLKAG_n_0_cha_cntvaluein_update_vio_reg[2]_LDC_i_1
add_cells_to_pblock [get_pblocks  CLKAG_n_0_cha_cntvaluein_update_vio_reg[2]_LDC_i_1] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="n_0_cha_cntvaluein_update_vio_reg[2]_LDC_i_1"}]]]
resize_pblock [get_pblocks CLKAG_n_0_cha_cntvaluein_update_vio_reg[2]_LDC_i_1] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X0Y3:CLOCKREGION_X0Y3 CLOCKREGION_X0Y4:CLOCKREGION_X0Y4 CLOCKREGION_X0Y5:CLOCKREGION_X0Y5 CLOCKREGION_X0Y6:CLOCKREGION_X0Y6 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2 CLOCKREGION_X1Y3:CLOCKREGION_X1Y3 CLOCKREGION_X1Y4:CLOCKREGION_X1Y4 CLOCKREGION_X1Y5:CLOCKREGION_X1Y5 CLOCKREGION_X1Y6:CLOCKREGION_X1Y6}
#endgroup

# Clock net "n_0_cha_cntvaluein_update_vio_reg[3]_LDC_i_1" driven by instance "cha_cntvaluein_update_vio_reg[3]_LDC_i_1" located at site "SLICE_X56Y36"
#startgroup
create_pblock CLKAG_n_0_cha_cntvaluein_update_vio_reg[3]_LDC_i_1
add_cells_to_pblock [get_pblocks  CLKAG_n_0_cha_cntvaluein_update_vio_reg[3]_LDC_i_1] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="n_0_cha_cntvaluein_update_vio_reg[3]_LDC_i_1"}]]]
resize_pblock [get_pblocks CLKAG_n_0_cha_cntvaluein_update_vio_reg[3]_LDC_i_1] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X0Y3:CLOCKREGION_X0Y3 CLOCKREGION_X0Y4:CLOCKREGION_X0Y4 CLOCKREGION_X0Y5:CLOCKREGION_X0Y5 CLOCKREGION_X0Y6:CLOCKREGION_X0Y6 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2 CLOCKREGION_X1Y3:CLOCKREGION_X1Y3 CLOCKREGION_X1Y4:CLOCKREGION_X1Y4 CLOCKREGION_X1Y5:CLOCKREGION_X1Y5 CLOCKREGION_X1Y6:CLOCKREGION_X1Y6}
#endgroup

# Clock net "n_0_cha_cntvaluein_update_vio_reg[4]_LDC_i_1" driven by instance "cha_cntvaluein_update_vio_reg[4]_LDC_i_1" located at site "SLICE_X58Y35"
#startgroup
create_pblock CLKAG_n_0_cha_cntvaluein_update_vio_reg[4]_LDC_i_1
add_cells_to_pblock [get_pblocks  CLKAG_n_0_cha_cntvaluein_update_vio_reg[4]_LDC_i_1] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="n_0_cha_cntvaluein_update_vio_reg[4]_LDC_i_1"}]]]
resize_pblock [get_pblocks CLKAG_n_0_cha_cntvaluein_update_vio_reg[4]_LDC_i_1] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X0Y3:CLOCKREGION_X0Y3 CLOCKREGION_X0Y4:CLOCKREGION_X0Y4 CLOCKREGION_X0Y5:CLOCKREGION_X0Y5 CLOCKREGION_X0Y6:CLOCKREGION_X0Y6 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2 CLOCKREGION_X1Y3:CLOCKREGION_X1Y3 CLOCKREGION_X1Y4:CLOCKREGION_X1Y4 CLOCKREGION_X1Y5:CLOCKREGION_X1Y5 CLOCKREGION_X1Y6:CLOCKREGION_X1Y6}
#endgroup

# Clock net "n_0_chb_cntvaluein_update_vio_reg[0]_LDC_i_1" driven by instance "chb_cntvaluein_update_vio_reg[0]_LDC_i_1" located at site "SLICE_X53Y35"
#startgroup
create_pblock CLKAG_n_0_chb_cntvaluein_update_vio_reg[0]_LDC_i_1
add_cells_to_pblock [get_pblocks  CLKAG_n_0_chb_cntvaluein_update_vio_reg[0]_LDC_i_1] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="n_0_chb_cntvaluein_update_vio_reg[0]_LDC_i_1"}]]]
resize_pblock [get_pblocks CLKAG_n_0_chb_cntvaluein_update_vio_reg[0]_LDC_i_1] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X0Y3:CLOCKREGION_X0Y3 CLOCKREGION_X0Y4:CLOCKREGION_X0Y4 CLOCKREGION_X0Y5:CLOCKREGION_X0Y5 CLOCKREGION_X0Y6:CLOCKREGION_X0Y6 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2 CLOCKREGION_X1Y3:CLOCKREGION_X1Y3 CLOCKREGION_X1Y4:CLOCKREGION_X1Y4 CLOCKREGION_X1Y5:CLOCKREGION_X1Y5 CLOCKREGION_X1Y6:CLOCKREGION_X1Y6}
#endgroup

# Clock net "n_0_chb_cntvaluein_update_vio_reg[1]_LDC_i_1" driven by instance "chb_cntvaluein_update_vio_reg[1]_LDC_i_1" located at site "SLICE_X53Y33"
#startgroup
create_pblock CLKAG_n_0_chb_cntvaluein_update_vio_reg[1]_LDC_i_1
add_cells_to_pblock [get_pblocks  CLKAG_n_0_chb_cntvaluein_update_vio_reg[1]_LDC_i_1] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="n_0_chb_cntvaluein_update_vio_reg[1]_LDC_i_1"}]]]
resize_pblock [get_pblocks CLKAG_n_0_chb_cntvaluein_update_vio_reg[1]_LDC_i_1] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X0Y3:CLOCKREGION_X0Y3 CLOCKREGION_X0Y4:CLOCKREGION_X0Y4 CLOCKREGION_X0Y5:CLOCKREGION_X0Y5 CLOCKREGION_X0Y6:CLOCKREGION_X0Y6 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2 CLOCKREGION_X1Y3:CLOCKREGION_X1Y3 CLOCKREGION_X1Y4:CLOCKREGION_X1Y4 CLOCKREGION_X1Y5:CLOCKREGION_X1Y5 CLOCKREGION_X1Y6:CLOCKREGION_X1Y6}
#endgroup

# Clock net "n_0_chb_cntvaluein_update_vio_reg[2]_LDC_i_1" driven by instance "chb_cntvaluein_update_vio_reg[2]_LDC_i_1" located at site "SLICE_X51Y34"
#startgroup
create_pblock CLKAG_n_0_chb_cntvaluein_update_vio_reg[2]_LDC_i_1
add_cells_to_pblock [get_pblocks  CLKAG_n_0_chb_cntvaluein_update_vio_reg[2]_LDC_i_1] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="n_0_chb_cntvaluein_update_vio_reg[2]_LDC_i_1"}]]]
resize_pblock [get_pblocks CLKAG_n_0_chb_cntvaluein_update_vio_reg[2]_LDC_i_1] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X0Y3:CLOCKREGION_X0Y3 CLOCKREGION_X0Y4:CLOCKREGION_X0Y4 CLOCKREGION_X0Y5:CLOCKREGION_X0Y5 CLOCKREGION_X0Y6:CLOCKREGION_X0Y6 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2 CLOCKREGION_X1Y3:CLOCKREGION_X1Y3 CLOCKREGION_X1Y4:CLOCKREGION_X1Y4 CLOCKREGION_X1Y5:CLOCKREGION_X1Y5 CLOCKREGION_X1Y6:CLOCKREGION_X1Y6}
#endgroup

# Clock net "n_0_chb_cntvaluein_update_vio_reg[3]_LDC_i_1" driven by instance "chb_cntvaluein_update_vio_reg[3]_LDC_i_1" located at site "SLICE_X50Y37"
#startgroup
create_pblock CLKAG_n_0_chb_cntvaluein_update_vio_reg[3]_LDC_i_1
add_cells_to_pblock [get_pblocks  CLKAG_n_0_chb_cntvaluein_update_vio_reg[3]_LDC_i_1] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="n_0_chb_cntvaluein_update_vio_reg[3]_LDC_i_1"}]]]
resize_pblock [get_pblocks CLKAG_n_0_chb_cntvaluein_update_vio_reg[3]_LDC_i_1] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X0Y3:CLOCKREGION_X0Y3 CLOCKREGION_X0Y4:CLOCKREGION_X0Y4 CLOCKREGION_X0Y5:CLOCKREGION_X0Y5 CLOCKREGION_X0Y6:CLOCKREGION_X0Y6 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2 CLOCKREGION_X1Y3:CLOCKREGION_X1Y3 CLOCKREGION_X1Y4:CLOCKREGION_X1Y4 CLOCKREGION_X1Y5:CLOCKREGION_X1Y5 CLOCKREGION_X1Y6:CLOCKREGION_X1Y6}
#endgroup

# Clock net "n_0_chb_cntvaluein_update_vio_reg[4]_LDC_i_1" driven by instance "chb_cntvaluein_update_vio_reg[4]_LDC_i_1" located at site "SLICE_X52Y36"
#startgroup
create_pblock CLKAG_n_0_chb_cntvaluein_update_vio_reg[4]_LDC_i_1
add_cells_to_pblock [get_pblocks  CLKAG_n_0_chb_cntvaluein_update_vio_reg[4]_LDC_i_1] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="n_0_chb_cntvaluein_update_vio_reg[4]_LDC_i_1"}]]]
resize_pblock [get_pblocks CLKAG_n_0_chb_cntvaluein_update_vio_reg[4]_LDC_i_1] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X0Y3:CLOCKREGION_X0Y3 CLOCKREGION_X0Y4:CLOCKREGION_X0Y4 CLOCKREGION_X0Y5:CLOCKREGION_X0Y5 CLOCKREGION_X0Y6:CLOCKREGION_X0Y6 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2 CLOCKREGION_X1Y3:CLOCKREGION_X1Y3 CLOCKREGION_X1Y4:CLOCKREGION_X1Y4 CLOCKREGION_X1Y5:CLOCKREGION_X1Y5 CLOCKREGION_X1Y6:CLOCKREGION_X1Y6}
#endgroup

# Clock net "n_0_clk_cntvaluein_update_vio_reg[0]_LDC_i_1" driven by instance "clk_cntvaluein_update_vio_reg[0]_LDC_i_1" located at site "SLICE_X54Y33"
#startgroup
create_pblock CLKAG_n_0_clk_cntvaluein_update_vio_reg[0]_LDC_i_1
add_cells_to_pblock [get_pblocks  CLKAG_n_0_clk_cntvaluein_update_vio_reg[0]_LDC_i_1] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="n_0_clk_cntvaluein_update_vio_reg[0]_LDC_i_1"}]]]
resize_pblock [get_pblocks CLKAG_n_0_clk_cntvaluein_update_vio_reg[0]_LDC_i_1] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X0Y3:CLOCKREGION_X0Y3 CLOCKREGION_X0Y4:CLOCKREGION_X0Y4 CLOCKREGION_X0Y5:CLOCKREGION_X0Y5 CLOCKREGION_X0Y6:CLOCKREGION_X0Y6 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2 CLOCKREGION_X1Y3:CLOCKREGION_X1Y3 CLOCKREGION_X1Y4:CLOCKREGION_X1Y4 CLOCKREGION_X1Y5:CLOCKREGION_X1Y5 CLOCKREGION_X1Y6:CLOCKREGION_X1Y6}
#endgroup

# Clock net "n_0_clk_cntvaluein_update_vio_reg[1]_LDC_i_1" driven by instance "clk_cntvaluein_update_vio_reg[1]_LDC_i_1" located at site "SLICE_X55Y32"
#startgroup
create_pblock CLKAG_n_0_clk_cntvaluein_update_vio_reg[1]_LDC_i_1
add_cells_to_pblock [get_pblocks  CLKAG_n_0_clk_cntvaluein_update_vio_reg[1]_LDC_i_1] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="n_0_clk_cntvaluein_update_vio_reg[1]_LDC_i_1"}]]]
resize_pblock [get_pblocks CLKAG_n_0_clk_cntvaluein_update_vio_reg[1]_LDC_i_1] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X0Y3:CLOCKREGION_X0Y3 CLOCKREGION_X0Y4:CLOCKREGION_X0Y4 CLOCKREGION_X0Y5:CLOCKREGION_X0Y5 CLOCKREGION_X0Y6:CLOCKREGION_X0Y6 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2 CLOCKREGION_X1Y3:CLOCKREGION_X1Y3 CLOCKREGION_X1Y4:CLOCKREGION_X1Y4 CLOCKREGION_X1Y5:CLOCKREGION_X1Y5 CLOCKREGION_X1Y6:CLOCKREGION_X1Y6}
#endgroup

# Clock net "n_0_clk_cntvaluein_update_vio_reg[2]_LDC_i_1" driven by instance "clk_cntvaluein_update_vio_reg[2]_LDC_i_1" located at site "SLICE_X59Y32"
#startgroup
create_pblock CLKAG_n_0_clk_cntvaluein_update_vio_reg[2]_LDC_i_1
add_cells_to_pblock [get_pblocks  CLKAG_n_0_clk_cntvaluein_update_vio_reg[2]_LDC_i_1] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="n_0_clk_cntvaluein_update_vio_reg[2]_LDC_i_1"}]]]
resize_pblock [get_pblocks CLKAG_n_0_clk_cntvaluein_update_vio_reg[2]_LDC_i_1] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X0Y3:CLOCKREGION_X0Y3 CLOCKREGION_X0Y4:CLOCKREGION_X0Y4 CLOCKREGION_X0Y5:CLOCKREGION_X0Y5 CLOCKREGION_X0Y6:CLOCKREGION_X0Y6 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2 CLOCKREGION_X1Y3:CLOCKREGION_X1Y3 CLOCKREGION_X1Y4:CLOCKREGION_X1Y4 CLOCKREGION_X1Y5:CLOCKREGION_X1Y5 CLOCKREGION_X1Y6:CLOCKREGION_X1Y6}
#endgroup

# Clock net "n_0_clk_cntvaluein_update_vio_reg[3]_LDC_i_1" driven by instance "clk_cntvaluein_update_vio_reg[3]_LDC_i_1" located at site "SLICE_X51Y35"
#startgroup
create_pblock CLKAG_n_0_clk_cntvaluein_update_vio_reg[3]_LDC_i_1
add_cells_to_pblock [get_pblocks  CLKAG_n_0_clk_cntvaluein_update_vio_reg[3]_LDC_i_1] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="n_0_clk_cntvaluein_update_vio_reg[3]_LDC_i_1"}]]]
resize_pblock [get_pblocks CLKAG_n_0_clk_cntvaluein_update_vio_reg[3]_LDC_i_1] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X0Y3:CLOCKREGION_X0Y3 CLOCKREGION_X0Y4:CLOCKREGION_X0Y4 CLOCKREGION_X0Y5:CLOCKREGION_X0Y5 CLOCKREGION_X0Y6:CLOCKREGION_X0Y6 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2 CLOCKREGION_X1Y3:CLOCKREGION_X1Y3 CLOCKREGION_X1Y4:CLOCKREGION_X1Y4 CLOCKREGION_X1Y5:CLOCKREGION_X1Y5 CLOCKREGION_X1Y6:CLOCKREGION_X1Y6}
#endgroup

# Clock net "n_0_clk_cntvaluein_update_vio_reg[4]_LDC_i_1" driven by instance "clk_cntvaluein_update_vio_reg[4]_LDC_i_1" located at site "SLICE_X52Y31"
#startgroup
create_pblock CLKAG_n_0_clk_cntvaluein_update_vio_reg[4]_LDC_i_1
add_cells_to_pblock [get_pblocks  CLKAG_n_0_clk_cntvaluein_update_vio_reg[4]_LDC_i_1] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="n_0_clk_cntvaluein_update_vio_reg[4]_LDC_i_1"}]]]
resize_pblock [get_pblocks CLKAG_n_0_clk_cntvaluein_update_vio_reg[4]_LDC_i_1] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X0Y3:CLOCKREGION_X0Y3 CLOCKREGION_X0Y4:CLOCKREGION_X0Y4 CLOCKREGION_X0Y5:CLOCKREGION_X0Y5 CLOCKREGION_X0Y6:CLOCKREGION_X0Y6 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2 CLOCKREGION_X1Y3:CLOCKREGION_X1Y3 CLOCKREGION_X1Y4:CLOCKREGION_X1Y4 CLOCKREGION_X1Y5:CLOCKREGION_X1Y5 CLOCKREGION_X1Y6:CLOCKREGION_X1Y6}
#endgroup
