<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › video › exynos › exynos_dp_core.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>exynos_dp_core.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * Samsung SoC DP (Display Port) interface driver.</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 2012 Samsung Electronics Co., Ltd.</span>
<span class="cm"> * Author: Jingoo Han &lt;jg1.han@samsung.com&gt;</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify it</span>
<span class="cm"> * under the terms of the GNU General Public License as published by the</span>
<span class="cm"> * Free Software Foundation; either version 2 of the License, or (at your</span>
<span class="cm"> * option) any later version.</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;linux/module.h&gt;</span>
<span class="cp">#include &lt;linux/platform_device.h&gt;</span>
<span class="cp">#include &lt;linux/slab.h&gt;</span>
<span class="cp">#include &lt;linux/err.h&gt;</span>
<span class="cp">#include &lt;linux/clk.h&gt;</span>
<span class="cp">#include &lt;linux/io.h&gt;</span>
<span class="cp">#include &lt;linux/interrupt.h&gt;</span>
<span class="cp">#include &lt;linux/delay.h&gt;</span>

<span class="cp">#include &lt;video/exynos_dp.h&gt;</span>

<span class="cp">#include &quot;exynos_dp_core.h&quot;</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">exynos_dp_init_dp</span><span class="p">(</span><span class="k">struct</span> <span class="n">exynos_dp_device</span> <span class="o">*</span><span class="n">dp</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">exynos_dp_reset</span><span class="p">(</span><span class="n">dp</span><span class="p">);</span>

	<span class="n">exynos_dp_swreset</span><span class="p">(</span><span class="n">dp</span><span class="p">);</span>

	<span class="cm">/* SW defined function Normal operation */</span>
	<span class="n">exynos_dp_enable_sw_function</span><span class="p">(</span><span class="n">dp</span><span class="p">);</span>

	<span class="n">exynos_dp_config_interrupt</span><span class="p">(</span><span class="n">dp</span><span class="p">);</span>
	<span class="n">exynos_dp_init_analog_func</span><span class="p">(</span><span class="n">dp</span><span class="p">);</span>

	<span class="n">exynos_dp_init_hpd</span><span class="p">(</span><span class="n">dp</span><span class="p">);</span>
	<span class="n">exynos_dp_init_aux</span><span class="p">(</span><span class="n">dp</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">exynos_dp_detect_hpd</span><span class="p">(</span><span class="k">struct</span> <span class="n">exynos_dp_device</span> <span class="o">*</span><span class="n">dp</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">timeout_loop</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">exynos_dp_init_hpd</span><span class="p">(</span><span class="n">dp</span><span class="p">);</span>

	<span class="n">udelay</span><span class="p">(</span><span class="mi">200</span><span class="p">);</span>

	<span class="k">while</span> <span class="p">(</span><span class="n">exynos_dp_get_plug_in_status</span><span class="p">(</span><span class="n">dp</span><span class="p">)</span> <span class="o">!=</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">timeout_loop</span><span class="o">++</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">DP_TIMEOUT_LOOP_COUNT</span> <span class="o">&lt;</span> <span class="n">timeout_loop</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">dev_err</span><span class="p">(</span><span class="n">dp</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;failed to get hpd plug status</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="k">return</span> <span class="o">-</span><span class="n">ETIMEDOUT</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="n">udelay</span><span class="p">(</span><span class="mi">10</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">unsigned</span> <span class="kt">char</span> <span class="nf">exynos_dp_calc_edid_check_sum</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">char</span> <span class="o">*</span><span class="n">edid_data</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">char</span> <span class="n">sum</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">EDID_BLOCK_LENGTH</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="n">sum</span> <span class="o">=</span> <span class="n">sum</span> <span class="o">+</span> <span class="n">edid_data</span><span class="p">[</span><span class="n">i</span><span class="p">];</span>

	<span class="k">return</span> <span class="n">sum</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">exynos_dp_read_edid</span><span class="p">(</span><span class="k">struct</span> <span class="n">exynos_dp_device</span> <span class="o">*</span><span class="n">dp</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">char</span> <span class="n">edid</span><span class="p">[</span><span class="n">EDID_BLOCK_LENGTH</span> <span class="o">*</span> <span class="mi">2</span><span class="p">];</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">extend_block</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">char</span> <span class="n">sum</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">char</span> <span class="n">test_vector</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">retval</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * EDID device address is 0x50.</span>
<span class="cm">	 * However, if necessary, you must have set upper address</span>
<span class="cm">	 * into E-EDID in I2C device, 0x30.</span>
<span class="cm">	 */</span>

	<span class="cm">/* Read Extension Flag, Number of 128-byte EDID extension blocks */</span>
	<span class="n">exynos_dp_read_byte_from_i2c</span><span class="p">(</span><span class="n">dp</span><span class="p">,</span> <span class="n">I2C_EDID_DEVICE_ADDR</span><span class="p">,</span>
				<span class="n">EDID_EXTENSION_FLAG</span><span class="p">,</span>
				<span class="o">&amp;</span><span class="n">extend_block</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">extend_block</span> <span class="o">&gt;</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_dbg</span><span class="p">(</span><span class="n">dp</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;EDID data includes a single extension!</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>

		<span class="cm">/* Read EDID data */</span>
		<span class="n">retval</span> <span class="o">=</span> <span class="n">exynos_dp_read_bytes_from_i2c</span><span class="p">(</span><span class="n">dp</span><span class="p">,</span> <span class="n">I2C_EDID_DEVICE_ADDR</span><span class="p">,</span>
						<span class="n">EDID_HEADER_PATTERN</span><span class="p">,</span>
						<span class="n">EDID_BLOCK_LENGTH</span><span class="p">,</span>
						<span class="o">&amp;</span><span class="n">edid</span><span class="p">[</span><span class="n">EDID_HEADER_PATTERN</span><span class="p">]);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">retval</span> <span class="o">!=</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">dev_err</span><span class="p">(</span><span class="n">dp</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;EDID Read failed!</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="k">return</span> <span class="o">-</span><span class="n">EIO</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="n">sum</span> <span class="o">=</span> <span class="n">exynos_dp_calc_edid_check_sum</span><span class="p">(</span><span class="n">edid</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">sum</span> <span class="o">!=</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">dev_err</span><span class="p">(</span><span class="n">dp</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;EDID bad checksum!</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="k">return</span> <span class="o">-</span><span class="n">EIO</span><span class="p">;</span>
		<span class="p">}</span>

		<span class="cm">/* Read additional EDID data */</span>
		<span class="n">retval</span> <span class="o">=</span> <span class="n">exynos_dp_read_bytes_from_i2c</span><span class="p">(</span><span class="n">dp</span><span class="p">,</span>
				<span class="n">I2C_EDID_DEVICE_ADDR</span><span class="p">,</span>
				<span class="n">EDID_BLOCK_LENGTH</span><span class="p">,</span>
				<span class="n">EDID_BLOCK_LENGTH</span><span class="p">,</span>
				<span class="o">&amp;</span><span class="n">edid</span><span class="p">[</span><span class="n">EDID_BLOCK_LENGTH</span><span class="p">]);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">retval</span> <span class="o">!=</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">dev_err</span><span class="p">(</span><span class="n">dp</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;EDID Read failed!</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="k">return</span> <span class="o">-</span><span class="n">EIO</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="n">sum</span> <span class="o">=</span> <span class="n">exynos_dp_calc_edid_check_sum</span><span class="p">(</span><span class="o">&amp;</span><span class="n">edid</span><span class="p">[</span><span class="n">EDID_BLOCK_LENGTH</span><span class="p">]);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">sum</span> <span class="o">!=</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">dev_err</span><span class="p">(</span><span class="n">dp</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;EDID bad checksum!</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="k">return</span> <span class="o">-</span><span class="n">EIO</span><span class="p">;</span>
		<span class="p">}</span>

		<span class="n">exynos_dp_read_byte_from_dpcd</span><span class="p">(</span><span class="n">dp</span><span class="p">,</span> <span class="n">DPCD_ADDR_TEST_REQUEST</span><span class="p">,</span>
					<span class="o">&amp;</span><span class="n">test_vector</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">test_vector</span> <span class="o">&amp;</span> <span class="n">DPCD_TEST_EDID_READ</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">exynos_dp_write_byte_to_dpcd</span><span class="p">(</span><span class="n">dp</span><span class="p">,</span>
				<span class="n">DPCD_ADDR_TEST_EDID_CHECKSUM</span><span class="p">,</span>
				<span class="n">edid</span><span class="p">[</span><span class="n">EDID_BLOCK_LENGTH</span> <span class="o">+</span> <span class="n">EDID_CHECKSUM</span><span class="p">]);</span>
			<span class="n">exynos_dp_write_byte_to_dpcd</span><span class="p">(</span><span class="n">dp</span><span class="p">,</span>
				<span class="n">DPCD_ADDR_TEST_RESPONSE</span><span class="p">,</span>
				<span class="n">DPCD_TEST_EDID_CHECKSUM_WRITE</span><span class="p">);</span>
		<span class="p">}</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">dev_info</span><span class="p">(</span><span class="n">dp</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;EDID data does not include any extensions.</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>

		<span class="cm">/* Read EDID data */</span>
		<span class="n">retval</span> <span class="o">=</span> <span class="n">exynos_dp_read_bytes_from_i2c</span><span class="p">(</span><span class="n">dp</span><span class="p">,</span>
				<span class="n">I2C_EDID_DEVICE_ADDR</span><span class="p">,</span>
				<span class="n">EDID_HEADER_PATTERN</span><span class="p">,</span>
				<span class="n">EDID_BLOCK_LENGTH</span><span class="p">,</span>
				<span class="o">&amp;</span><span class="n">edid</span><span class="p">[</span><span class="n">EDID_HEADER_PATTERN</span><span class="p">]);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">retval</span> <span class="o">!=</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">dev_err</span><span class="p">(</span><span class="n">dp</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;EDID Read failed!</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="k">return</span> <span class="o">-</span><span class="n">EIO</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="n">sum</span> <span class="o">=</span> <span class="n">exynos_dp_calc_edid_check_sum</span><span class="p">(</span><span class="n">edid</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">sum</span> <span class="o">!=</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">dev_err</span><span class="p">(</span><span class="n">dp</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;EDID bad checksum!</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="k">return</span> <span class="o">-</span><span class="n">EIO</span><span class="p">;</span>
		<span class="p">}</span>

		<span class="n">exynos_dp_read_byte_from_dpcd</span><span class="p">(</span><span class="n">dp</span><span class="p">,</span>
			<span class="n">DPCD_ADDR_TEST_REQUEST</span><span class="p">,</span>
			<span class="o">&amp;</span><span class="n">test_vector</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">test_vector</span> <span class="o">&amp;</span> <span class="n">DPCD_TEST_EDID_READ</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">exynos_dp_write_byte_to_dpcd</span><span class="p">(</span><span class="n">dp</span><span class="p">,</span>
				<span class="n">DPCD_ADDR_TEST_EDID_CHECKSUM</span><span class="p">,</span>
				<span class="n">edid</span><span class="p">[</span><span class="n">EDID_CHECKSUM</span><span class="p">]);</span>
			<span class="n">exynos_dp_write_byte_to_dpcd</span><span class="p">(</span><span class="n">dp</span><span class="p">,</span>
				<span class="n">DPCD_ADDR_TEST_RESPONSE</span><span class="p">,</span>
				<span class="n">DPCD_TEST_EDID_CHECKSUM_WRITE</span><span class="p">);</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="n">dev_err</span><span class="p">(</span><span class="n">dp</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;EDID Read success!</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">exynos_dp_handle_edid</span><span class="p">(</span><span class="k">struct</span> <span class="n">exynos_dp_device</span> <span class="o">*</span><span class="n">dp</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u8</span> <span class="n">buf</span><span class="p">[</span><span class="mi">12</span><span class="p">];</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">retval</span><span class="p">;</span>

	<span class="cm">/* Read DPCD DPCD_ADDR_DPCD_REV~RECEIVE_PORT1_CAP_1 */</span>
	<span class="n">exynos_dp_read_bytes_from_dpcd</span><span class="p">(</span><span class="n">dp</span><span class="p">,</span>
		<span class="n">DPCD_ADDR_DPCD_REV</span><span class="p">,</span>
		<span class="mi">12</span><span class="p">,</span> <span class="n">buf</span><span class="p">);</span>

	<span class="cm">/* Read EDID */</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">3</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">retval</span> <span class="o">=</span> <span class="n">exynos_dp_read_edid</span><span class="p">(</span><span class="n">dp</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">retval</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span>
			<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="n">retval</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">exynos_dp_enable_rx_to_enhanced_mode</span><span class="p">(</span><span class="k">struct</span> <span class="n">exynos_dp_device</span> <span class="o">*</span><span class="n">dp</span><span class="p">,</span>
						<span class="n">bool</span> <span class="n">enable</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u8</span> <span class="n">data</span><span class="p">;</span>

	<span class="n">exynos_dp_read_byte_from_dpcd</span><span class="p">(</span><span class="n">dp</span><span class="p">,</span> <span class="n">DPCD_ADDR_LANE_COUNT_SET</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">data</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">enable</span><span class="p">)</span>
		<span class="n">exynos_dp_write_byte_to_dpcd</span><span class="p">(</span><span class="n">dp</span><span class="p">,</span> <span class="n">DPCD_ADDR_LANE_COUNT_SET</span><span class="p">,</span>
			<span class="n">DPCD_ENHANCED_FRAME_EN</span> <span class="o">|</span>
			<span class="n">DPCD_LANE_COUNT_SET</span><span class="p">(</span><span class="n">data</span><span class="p">));</span>
	<span class="k">else</span>
		<span class="n">exynos_dp_write_byte_to_dpcd</span><span class="p">(</span><span class="n">dp</span><span class="p">,</span> <span class="n">DPCD_ADDR_LANE_COUNT_SET</span><span class="p">,</span>
			<span class="n">DPCD_LANE_COUNT_SET</span><span class="p">(</span><span class="n">data</span><span class="p">));</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">exynos_dp_is_enhanced_mode_available</span><span class="p">(</span><span class="k">struct</span> <span class="n">exynos_dp_device</span> <span class="o">*</span><span class="n">dp</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u8</span> <span class="n">data</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">retval</span><span class="p">;</span>

	<span class="n">exynos_dp_read_byte_from_dpcd</span><span class="p">(</span><span class="n">dp</span><span class="p">,</span> <span class="n">DPCD_ADDR_MAX_LANE_COUNT</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">data</span><span class="p">);</span>
	<span class="n">retval</span> <span class="o">=</span> <span class="n">DPCD_ENHANCED_FRAME_CAP</span><span class="p">(</span><span class="n">data</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">retval</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">exynos_dp_set_enhanced_mode</span><span class="p">(</span><span class="k">struct</span> <span class="n">exynos_dp_device</span> <span class="o">*</span><span class="n">dp</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u8</span> <span class="n">data</span><span class="p">;</span>

	<span class="n">data</span> <span class="o">=</span> <span class="n">exynos_dp_is_enhanced_mode_available</span><span class="p">(</span><span class="n">dp</span><span class="p">);</span>
	<span class="n">exynos_dp_enable_rx_to_enhanced_mode</span><span class="p">(</span><span class="n">dp</span><span class="p">,</span> <span class="n">data</span><span class="p">);</span>
	<span class="n">exynos_dp_enable_enhanced_mode</span><span class="p">(</span><span class="n">dp</span><span class="p">,</span> <span class="n">data</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">exynos_dp_training_pattern_dis</span><span class="p">(</span><span class="k">struct</span> <span class="n">exynos_dp_device</span> <span class="o">*</span><span class="n">dp</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">exynos_dp_set_training_pattern</span><span class="p">(</span><span class="n">dp</span><span class="p">,</span> <span class="n">DP_NONE</span><span class="p">);</span>

	<span class="n">exynos_dp_write_byte_to_dpcd</span><span class="p">(</span><span class="n">dp</span><span class="p">,</span>
		<span class="n">DPCD_ADDR_TRAINING_PATTERN_SET</span><span class="p">,</span>
		<span class="n">DPCD_TRAINING_PATTERN_DISABLED</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">exynos_dp_set_lane_lane_pre_emphasis</span><span class="p">(</span><span class="k">struct</span> <span class="n">exynos_dp_device</span> <span class="o">*</span><span class="n">dp</span><span class="p">,</span>
					<span class="kt">int</span> <span class="n">pre_emphasis</span><span class="p">,</span> <span class="kt">int</span> <span class="n">lane</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">switch</span> <span class="p">(</span><span class="n">lane</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="mi">0</span>:
		<span class="n">exynos_dp_set_lane0_pre_emphasis</span><span class="p">(</span><span class="n">dp</span><span class="p">,</span> <span class="n">pre_emphasis</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">1</span>:
		<span class="n">exynos_dp_set_lane1_pre_emphasis</span><span class="p">(</span><span class="n">dp</span><span class="p">,</span> <span class="n">pre_emphasis</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>

	<span class="k">case</span> <span class="mi">2</span>:
		<span class="n">exynos_dp_set_lane2_pre_emphasis</span><span class="p">(</span><span class="n">dp</span><span class="p">,</span> <span class="n">pre_emphasis</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>

	<span class="k">case</span> <span class="mi">3</span>:
		<span class="n">exynos_dp_set_lane3_pre_emphasis</span><span class="p">(</span><span class="n">dp</span><span class="p">,</span> <span class="n">pre_emphasis</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">exynos_dp_link_start</span><span class="p">(</span><span class="k">struct</span> <span class="n">exynos_dp_device</span> <span class="o">*</span><span class="n">dp</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u8</span> <span class="n">buf</span><span class="p">[</span><span class="mi">5</span><span class="p">];</span>
	<span class="kt">int</span> <span class="n">lane</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">lane_count</span><span class="p">;</span>

	<span class="n">lane_count</span> <span class="o">=</span> <span class="n">dp</span><span class="o">-&gt;</span><span class="n">link_train</span><span class="p">.</span><span class="n">lane_count</span><span class="p">;</span>

	<span class="n">dp</span><span class="o">-&gt;</span><span class="n">link_train</span><span class="p">.</span><span class="n">lt_state</span> <span class="o">=</span> <span class="n">CLOCK_RECOVERY</span><span class="p">;</span>
	<span class="n">dp</span><span class="o">-&gt;</span><span class="n">link_train</span><span class="p">.</span><span class="n">eq_loop</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">lane</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">lane</span> <span class="o">&lt;</span> <span class="n">lane_count</span><span class="p">;</span> <span class="n">lane</span><span class="o">++</span><span class="p">)</span>
		<span class="n">dp</span><span class="o">-&gt;</span><span class="n">link_train</span><span class="p">.</span><span class="n">cr_loop</span><span class="p">[</span><span class="n">lane</span><span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="cm">/* Set sink to D0 (Sink Not Ready) mode. */</span>
	<span class="n">exynos_dp_write_byte_to_dpcd</span><span class="p">(</span><span class="n">dp</span><span class="p">,</span> <span class="n">DPCD_ADDR_SINK_POWER_STATE</span><span class="p">,</span>
				<span class="n">DPCD_SET_POWER_STATE_D0</span><span class="p">);</span>

	<span class="cm">/* Set link rate and count as you want to establish*/</span>
	<span class="n">exynos_dp_set_link_bandwidth</span><span class="p">(</span><span class="n">dp</span><span class="p">,</span> <span class="n">dp</span><span class="o">-&gt;</span><span class="n">link_train</span><span class="p">.</span><span class="n">link_rate</span><span class="p">);</span>
	<span class="n">exynos_dp_set_lane_count</span><span class="p">(</span><span class="n">dp</span><span class="p">,</span> <span class="n">dp</span><span class="o">-&gt;</span><span class="n">link_train</span><span class="p">.</span><span class="n">lane_count</span><span class="p">);</span>

	<span class="cm">/* Setup RX configuration */</span>
	<span class="n">buf</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">dp</span><span class="o">-&gt;</span><span class="n">link_train</span><span class="p">.</span><span class="n">link_rate</span><span class="p">;</span>
	<span class="n">buf</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="n">dp</span><span class="o">-&gt;</span><span class="n">link_train</span><span class="p">.</span><span class="n">lane_count</span><span class="p">;</span>
	<span class="n">exynos_dp_write_bytes_to_dpcd</span><span class="p">(</span><span class="n">dp</span><span class="p">,</span> <span class="n">DPCD_ADDR_LINK_BW_SET</span><span class="p">,</span>
				<span class="mi">2</span><span class="p">,</span> <span class="n">buf</span><span class="p">);</span>

	<span class="cm">/* Set TX pre-emphasis to minimum */</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">lane</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">lane</span> <span class="o">&lt;</span> <span class="n">lane_count</span><span class="p">;</span> <span class="n">lane</span><span class="o">++</span><span class="p">)</span>
		<span class="n">exynos_dp_set_lane_lane_pre_emphasis</span><span class="p">(</span><span class="n">dp</span><span class="p">,</span>
			<span class="n">PRE_EMPHASIS_LEVEL_0</span><span class="p">,</span> <span class="n">lane</span><span class="p">);</span>

	<span class="cm">/* Set training pattern 1 */</span>
	<span class="n">exynos_dp_set_training_pattern</span><span class="p">(</span><span class="n">dp</span><span class="p">,</span> <span class="n">TRAINING_PTN1</span><span class="p">);</span>

	<span class="cm">/* Set RX training pattern */</span>
	<span class="n">buf</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">DPCD_SCRAMBLING_DISABLED</span> <span class="o">|</span>
		 <span class="n">DPCD_TRAINING_PATTERN_1</span><span class="p">;</span>
	<span class="n">exynos_dp_write_byte_to_dpcd</span><span class="p">(</span><span class="n">dp</span><span class="p">,</span>
		<span class="n">DPCD_ADDR_TRAINING_PATTERN_SET</span><span class="p">,</span> <span class="n">buf</span><span class="p">[</span><span class="mi">0</span><span class="p">]);</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">lane</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">lane</span> <span class="o">&lt;</span> <span class="n">lane_count</span><span class="p">;</span> <span class="n">lane</span><span class="o">++</span><span class="p">)</span>
		<span class="n">buf</span><span class="p">[</span><span class="n">lane</span><span class="p">]</span> <span class="o">=</span> <span class="n">DPCD_PRE_EMPHASIS_PATTERN2_LEVEL0</span> <span class="o">|</span>
			    <span class="n">DPCD_VOLTAGE_SWING_PATTERN1_LEVEL0</span><span class="p">;</span>
	<span class="n">exynos_dp_write_bytes_to_dpcd</span><span class="p">(</span><span class="n">dp</span><span class="p">,</span>
		<span class="n">DPCD_ADDR_TRAINING_PATTERN_SET</span><span class="p">,</span>
		<span class="n">lane_count</span><span class="p">,</span> <span class="n">buf</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">unsigned</span> <span class="kt">char</span> <span class="nf">exynos_dp_get_lane_status</span><span class="p">(</span><span class="n">u8</span> <span class="n">link_status</span><span class="p">[</span><span class="mi">6</span><span class="p">],</span> <span class="kt">int</span> <span class="n">lane</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">shift</span> <span class="o">=</span> <span class="p">(</span><span class="n">lane</span> <span class="o">&amp;</span> <span class="mi">1</span><span class="p">)</span> <span class="o">*</span> <span class="mi">4</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">link_value</span> <span class="o">=</span> <span class="n">link_status</span><span class="p">[</span><span class="n">lane</span><span class="o">&gt;&gt;</span><span class="mi">1</span><span class="p">];</span>

	<span class="k">return</span> <span class="p">(</span><span class="n">link_value</span> <span class="o">&gt;&gt;</span> <span class="n">shift</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xf</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">exynos_dp_clock_recovery_ok</span><span class="p">(</span><span class="n">u8</span> <span class="n">link_status</span><span class="p">[</span><span class="mi">6</span><span class="p">],</span> <span class="kt">int</span> <span class="n">lane_count</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">lane</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">lane_status</span><span class="p">;</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">lane</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">lane</span> <span class="o">&lt;</span> <span class="n">lane_count</span><span class="p">;</span> <span class="n">lane</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">lane_status</span> <span class="o">=</span> <span class="n">exynos_dp_get_lane_status</span><span class="p">(</span><span class="n">link_status</span><span class="p">,</span> <span class="n">lane</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">((</span><span class="n">lane_status</span> <span class="o">&amp;</span> <span class="n">DPCD_LANE_CR_DONE</span><span class="p">)</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span>
			<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">exynos_dp_channel_eq_ok</span><span class="p">(</span><span class="n">u8</span> <span class="n">link_status</span><span class="p">[</span><span class="mi">6</span><span class="p">],</span> <span class="kt">int</span> <span class="n">lane_count</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">lane</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">lane_align</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">lane_status</span><span class="p">;</span>

	<span class="n">lane_align</span> <span class="o">=</span> <span class="n">link_status</span><span class="p">[</span><span class="mi">2</span><span class="p">];</span>
	<span class="k">if</span> <span class="p">((</span><span class="n">lane_align</span> <span class="o">==</span> <span class="n">DPCD_INTERLANE_ALIGN_DONE</span><span class="p">)</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">lane</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">lane</span> <span class="o">&lt;</span> <span class="n">lane_count</span><span class="p">;</span> <span class="n">lane</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">lane_status</span> <span class="o">=</span> <span class="n">exynos_dp_get_lane_status</span><span class="p">(</span><span class="n">link_status</span><span class="p">,</span> <span class="n">lane</span><span class="p">);</span>
		<span class="n">lane_status</span> <span class="o">&amp;=</span> <span class="n">DPCD_CHANNEL_EQ_BITS</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">lane_status</span> <span class="o">!=</span> <span class="n">DPCD_CHANNEL_EQ_BITS</span><span class="p">)</span>
			<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">unsigned</span> <span class="kt">char</span> <span class="nf">exynos_dp_get_adjust_request_voltage</span><span class="p">(</span><span class="n">u8</span> <span class="n">adjust_request</span><span class="p">[</span><span class="mi">2</span><span class="p">],</span>
							<span class="kt">int</span> <span class="n">lane</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">shift</span> <span class="o">=</span> <span class="p">(</span><span class="n">lane</span> <span class="o">&amp;</span> <span class="mi">1</span><span class="p">)</span> <span class="o">*</span> <span class="mi">4</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">link_value</span> <span class="o">=</span> <span class="n">adjust_request</span><span class="p">[</span><span class="n">lane</span><span class="o">&gt;&gt;</span><span class="mi">1</span><span class="p">];</span>

	<span class="k">return</span> <span class="p">(</span><span class="n">link_value</span> <span class="o">&gt;&gt;</span> <span class="n">shift</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x3</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">unsigned</span> <span class="kt">char</span> <span class="nf">exynos_dp_get_adjust_request_pre_emphasis</span><span class="p">(</span>
					<span class="n">u8</span> <span class="n">adjust_request</span><span class="p">[</span><span class="mi">2</span><span class="p">],</span>
					<span class="kt">int</span> <span class="n">lane</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">shift</span> <span class="o">=</span> <span class="p">(</span><span class="n">lane</span> <span class="o">&amp;</span> <span class="mi">1</span><span class="p">)</span> <span class="o">*</span> <span class="mi">4</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">link_value</span> <span class="o">=</span> <span class="n">adjust_request</span><span class="p">[</span><span class="n">lane</span><span class="o">&gt;&gt;</span><span class="mi">1</span><span class="p">];</span>

	<span class="k">return</span> <span class="p">((</span><span class="n">link_value</span> <span class="o">&gt;&gt;</span> <span class="n">shift</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xc</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">2</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">exynos_dp_set_lane_link_training</span><span class="p">(</span><span class="k">struct</span> <span class="n">exynos_dp_device</span> <span class="o">*</span><span class="n">dp</span><span class="p">,</span>
					<span class="n">u8</span> <span class="n">training_lane_set</span><span class="p">,</span> <span class="kt">int</span> <span class="n">lane</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">switch</span> <span class="p">(</span><span class="n">lane</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="mi">0</span>:
		<span class="n">exynos_dp_set_lane0_link_training</span><span class="p">(</span><span class="n">dp</span><span class="p">,</span> <span class="n">training_lane_set</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">1</span>:
		<span class="n">exynos_dp_set_lane1_link_training</span><span class="p">(</span><span class="n">dp</span><span class="p">,</span> <span class="n">training_lane_set</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>

	<span class="k">case</span> <span class="mi">2</span>:
		<span class="n">exynos_dp_set_lane2_link_training</span><span class="p">(</span><span class="n">dp</span><span class="p">,</span> <span class="n">training_lane_set</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>

	<span class="k">case</span> <span class="mi">3</span>:
		<span class="n">exynos_dp_set_lane3_link_training</span><span class="p">(</span><span class="n">dp</span><span class="p">,</span> <span class="n">training_lane_set</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="nf">exynos_dp_get_lane_link_training</span><span class="p">(</span>
				<span class="k">struct</span> <span class="n">exynos_dp_device</span> <span class="o">*</span><span class="n">dp</span><span class="p">,</span>
				<span class="kt">int</span> <span class="n">lane</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">reg</span><span class="p">;</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">lane</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="mi">0</span>:
		<span class="n">reg</span> <span class="o">=</span> <span class="n">exynos_dp_get_lane0_link_training</span><span class="p">(</span><span class="n">dp</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">1</span>:
		<span class="n">reg</span> <span class="o">=</span> <span class="n">exynos_dp_get_lane1_link_training</span><span class="p">(</span><span class="n">dp</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">2</span>:
		<span class="n">reg</span> <span class="o">=</span> <span class="n">exynos_dp_get_lane2_link_training</span><span class="p">(</span><span class="n">dp</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">3</span>:
		<span class="n">reg</span> <span class="o">=</span> <span class="n">exynos_dp_get_lane3_link_training</span><span class="p">(</span><span class="n">dp</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="n">reg</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">exynos_dp_reduce_link_rate</span><span class="p">(</span><span class="k">struct</span> <span class="n">exynos_dp_device</span> <span class="o">*</span><span class="n">dp</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">dp</span><span class="o">-&gt;</span><span class="n">link_train</span><span class="p">.</span><span class="n">link_rate</span> <span class="o">==</span> <span class="n">LINK_RATE_2_70GBPS</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* set to reduced bit rate */</span>
		<span class="n">dp</span><span class="o">-&gt;</span><span class="n">link_train</span><span class="p">.</span><span class="n">link_rate</span> <span class="o">=</span> <span class="n">LINK_RATE_1_62GBPS</span><span class="p">;</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="n">dp</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;set to bandwidth %.2x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			<span class="n">dp</span><span class="o">-&gt;</span><span class="n">link_train</span><span class="p">.</span><span class="n">link_rate</span><span class="p">);</span>
		<span class="n">dp</span><span class="o">-&gt;</span><span class="n">link_train</span><span class="p">.</span><span class="n">lt_state</span> <span class="o">=</span> <span class="n">START</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">exynos_dp_training_pattern_dis</span><span class="p">(</span><span class="n">dp</span><span class="p">);</span>
		<span class="cm">/* set enhanced mode if available */</span>
		<span class="n">exynos_dp_set_enhanced_mode</span><span class="p">(</span><span class="n">dp</span><span class="p">);</span>
		<span class="n">dp</span><span class="o">-&gt;</span><span class="n">link_train</span><span class="p">.</span><span class="n">lt_state</span> <span class="o">=</span> <span class="n">FAILED</span><span class="p">;</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">exynos_dp_get_adjust_train</span><span class="p">(</span><span class="k">struct</span> <span class="n">exynos_dp_device</span> <span class="o">*</span><span class="n">dp</span><span class="p">,</span>
				<span class="n">u8</span> <span class="n">adjust_request</span><span class="p">[</span><span class="mi">2</span><span class="p">])</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">lane</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">lane_count</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">voltage_swing</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">pre_emphasis</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">training_lane</span><span class="p">;</span>

	<span class="n">lane_count</span> <span class="o">=</span> <span class="n">dp</span><span class="o">-&gt;</span><span class="n">link_train</span><span class="p">.</span><span class="n">lane_count</span><span class="p">;</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">lane</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">lane</span> <span class="o">&lt;</span> <span class="n">lane_count</span><span class="p">;</span> <span class="n">lane</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">voltage_swing</span> <span class="o">=</span> <span class="n">exynos_dp_get_adjust_request_voltage</span><span class="p">(</span>
						<span class="n">adjust_request</span><span class="p">,</span> <span class="n">lane</span><span class="p">);</span>
		<span class="n">pre_emphasis</span> <span class="o">=</span> <span class="n">exynos_dp_get_adjust_request_pre_emphasis</span><span class="p">(</span>
						<span class="n">adjust_request</span><span class="p">,</span> <span class="n">lane</span><span class="p">);</span>
		<span class="n">training_lane</span> <span class="o">=</span> <span class="n">DPCD_VOLTAGE_SWING_SET</span><span class="p">(</span><span class="n">voltage_swing</span><span class="p">)</span> <span class="o">|</span>
				<span class="n">DPCD_PRE_EMPHASIS_SET</span><span class="p">(</span><span class="n">pre_emphasis</span><span class="p">);</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">voltage_swing</span> <span class="o">==</span> <span class="n">VOLTAGE_LEVEL_3</span> <span class="o">||</span>
		   <span class="n">pre_emphasis</span> <span class="o">==</span> <span class="n">PRE_EMPHASIS_LEVEL_3</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">training_lane</span> <span class="o">|=</span> <span class="n">DPCD_MAX_SWING_REACHED</span><span class="p">;</span>
			<span class="n">training_lane</span> <span class="o">|=</span> <span class="n">DPCD_MAX_PRE_EMPHASIS_REACHED</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="n">dp</span><span class="o">-&gt;</span><span class="n">link_train</span><span class="p">.</span><span class="n">training_lane</span><span class="p">[</span><span class="n">lane</span><span class="p">]</span> <span class="o">=</span> <span class="n">training_lane</span><span class="p">;</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">exynos_dp_check_max_cr_loop</span><span class="p">(</span><span class="k">struct</span> <span class="n">exynos_dp_device</span> <span class="o">*</span><span class="n">dp</span><span class="p">,</span>
					<span class="n">u8</span> <span class="n">voltage_swing</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">lane</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">lane_count</span><span class="p">;</span>

	<span class="n">lane_count</span> <span class="o">=</span> <span class="n">dp</span><span class="o">-&gt;</span><span class="n">link_train</span><span class="p">.</span><span class="n">lane_count</span><span class="p">;</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">lane</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">lane</span> <span class="o">&lt;</span> <span class="n">lane_count</span><span class="p">;</span> <span class="n">lane</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">voltage_swing</span> <span class="o">==</span> <span class="n">VOLTAGE_LEVEL_3</span> <span class="o">||</span>
			<span class="n">dp</span><span class="o">-&gt;</span><span class="n">link_train</span><span class="p">.</span><span class="n">cr_loop</span><span class="p">[</span><span class="n">lane</span><span class="p">]</span> <span class="o">==</span> <span class="n">MAX_CR_LOOP</span><span class="p">)</span>
			<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">exynos_dp_process_clock_recovery</span><span class="p">(</span><span class="k">struct</span> <span class="n">exynos_dp_device</span> <span class="o">*</span><span class="n">dp</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u8</span> <span class="n">data</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">link_status</span><span class="p">[</span><span class="mi">6</span><span class="p">];</span>
	<span class="kt">int</span> <span class="n">lane</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">lane_count</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">buf</span><span class="p">[</span><span class="mi">5</span><span class="p">];</span>

	<span class="n">u8</span> <span class="n">adjust_request</span><span class="p">[</span><span class="mi">2</span><span class="p">];</span>
	<span class="n">u8</span> <span class="n">voltage_swing</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">pre_emphasis</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">training_lane</span><span class="p">;</span>

	<span class="n">udelay</span><span class="p">(</span><span class="mi">100</span><span class="p">);</span>

	<span class="n">exynos_dp_read_bytes_from_dpcd</span><span class="p">(</span><span class="n">dp</span><span class="p">,</span> <span class="n">DPCD_ADDR_LANE0_1_STATUS</span><span class="p">,</span>
				<span class="mi">6</span><span class="p">,</span> <span class="n">link_status</span><span class="p">);</span>
	<span class="n">lane_count</span> <span class="o">=</span> <span class="n">dp</span><span class="o">-&gt;</span><span class="n">link_train</span><span class="p">.</span><span class="n">lane_count</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">exynos_dp_clock_recovery_ok</span><span class="p">(</span><span class="n">link_status</span><span class="p">,</span> <span class="n">lane_count</span><span class="p">)</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* set training pattern 2 for EQ */</span>
		<span class="n">exynos_dp_set_training_pattern</span><span class="p">(</span><span class="n">dp</span><span class="p">,</span> <span class="n">TRAINING_PTN2</span><span class="p">);</span>

		<span class="n">adjust_request</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">link_status</span><span class="p">[</span><span class="mi">4</span><span class="p">];</span>
		<span class="n">adjust_request</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="n">link_status</span><span class="p">[</span><span class="mi">5</span><span class="p">];</span>

		<span class="n">exynos_dp_get_adjust_train</span><span class="p">(</span><span class="n">dp</span><span class="p">,</span> <span class="n">adjust_request</span><span class="p">);</span>

		<span class="n">buf</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">DPCD_SCRAMBLING_DISABLED</span> <span class="o">|</span>
			 <span class="n">DPCD_TRAINING_PATTERN_2</span><span class="p">;</span>
		<span class="n">exynos_dp_write_byte_to_dpcd</span><span class="p">(</span><span class="n">dp</span><span class="p">,</span>
			<span class="n">DPCD_ADDR_TRAINING_LANE0_SET</span><span class="p">,</span>
			<span class="n">buf</span><span class="p">[</span><span class="mi">0</span><span class="p">]);</span>

		<span class="k">for</span> <span class="p">(</span><span class="n">lane</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">lane</span> <span class="o">&lt;</span> <span class="n">lane_count</span><span class="p">;</span> <span class="n">lane</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">exynos_dp_set_lane_link_training</span><span class="p">(</span><span class="n">dp</span><span class="p">,</span>
				<span class="n">dp</span><span class="o">-&gt;</span><span class="n">link_train</span><span class="p">.</span><span class="n">training_lane</span><span class="p">[</span><span class="n">lane</span><span class="p">],</span>
				<span class="n">lane</span><span class="p">);</span>
			<span class="n">buf</span><span class="p">[</span><span class="n">lane</span><span class="p">]</span> <span class="o">=</span> <span class="n">dp</span><span class="o">-&gt;</span><span class="n">link_train</span><span class="p">.</span><span class="n">training_lane</span><span class="p">[</span><span class="n">lane</span><span class="p">];</span>
			<span class="n">exynos_dp_write_byte_to_dpcd</span><span class="p">(</span><span class="n">dp</span><span class="p">,</span>
				<span class="n">DPCD_ADDR_TRAINING_LANE0_SET</span> <span class="o">+</span> <span class="n">lane</span><span class="p">,</span>
				<span class="n">buf</span><span class="p">[</span><span class="n">lane</span><span class="p">]);</span>
		<span class="p">}</span>
		<span class="n">dp</span><span class="o">-&gt;</span><span class="n">link_train</span><span class="p">.</span><span class="n">lt_state</span> <span class="o">=</span> <span class="n">EQUALIZER_TRAINING</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">exynos_dp_read_byte_from_dpcd</span><span class="p">(</span><span class="n">dp</span><span class="p">,</span>
			<span class="n">DPCD_ADDR_ADJUST_REQUEST_LANE0_1</span><span class="p">,</span>
			<span class="o">&amp;</span><span class="n">data</span><span class="p">);</span>
		<span class="n">adjust_request</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">data</span><span class="p">;</span>

		<span class="n">exynos_dp_read_byte_from_dpcd</span><span class="p">(</span><span class="n">dp</span><span class="p">,</span>
			<span class="n">DPCD_ADDR_ADJUST_REQUEST_LANE2_3</span><span class="p">,</span>
			<span class="o">&amp;</span><span class="n">data</span><span class="p">);</span>
		<span class="n">adjust_request</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="n">data</span><span class="p">;</span>

		<span class="k">for</span> <span class="p">(</span><span class="n">lane</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">lane</span> <span class="o">&lt;</span> <span class="n">lane_count</span><span class="p">;</span> <span class="n">lane</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">training_lane</span> <span class="o">=</span> <span class="n">exynos_dp_get_lane_link_training</span><span class="p">(</span>
							<span class="n">dp</span><span class="p">,</span> <span class="n">lane</span><span class="p">);</span>
			<span class="n">voltage_swing</span> <span class="o">=</span> <span class="n">exynos_dp_get_adjust_request_voltage</span><span class="p">(</span>
							<span class="n">adjust_request</span><span class="p">,</span> <span class="n">lane</span><span class="p">);</span>
			<span class="n">pre_emphasis</span> <span class="o">=</span> <span class="n">exynos_dp_get_adjust_request_pre_emphasis</span><span class="p">(</span>
							<span class="n">adjust_request</span><span class="p">,</span> <span class="n">lane</span><span class="p">);</span>
			<span class="k">if</span> <span class="p">((</span><span class="n">DPCD_VOLTAGE_SWING_GET</span><span class="p">(</span><span class="n">training_lane</span><span class="p">)</span> <span class="o">==</span> <span class="n">voltage_swing</span><span class="p">)</span> <span class="o">&amp;&amp;</span>
			    <span class="p">(</span><span class="n">DPCD_PRE_EMPHASIS_GET</span><span class="p">(</span><span class="n">training_lane</span><span class="p">)</span> <span class="o">==</span> <span class="n">pre_emphasis</span><span class="p">))</span>
				<span class="n">dp</span><span class="o">-&gt;</span><span class="n">link_train</span><span class="p">.</span><span class="n">cr_loop</span><span class="p">[</span><span class="n">lane</span><span class="p">]</span><span class="o">++</span><span class="p">;</span>
			<span class="n">dp</span><span class="o">-&gt;</span><span class="n">link_train</span><span class="p">.</span><span class="n">training_lane</span><span class="p">[</span><span class="n">lane</span><span class="p">]</span> <span class="o">=</span> <span class="n">training_lane</span><span class="p">;</span>
		<span class="p">}</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">exynos_dp_check_max_cr_loop</span><span class="p">(</span><span class="n">dp</span><span class="p">,</span> <span class="n">voltage_swing</span><span class="p">)</span> <span class="o">!=</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">exynos_dp_reduce_link_rate</span><span class="p">(</span><span class="n">dp</span><span class="p">);</span>
		<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
			<span class="n">exynos_dp_get_adjust_train</span><span class="p">(</span><span class="n">dp</span><span class="p">,</span> <span class="n">adjust_request</span><span class="p">);</span>

			<span class="k">for</span> <span class="p">(</span><span class="n">lane</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">lane</span> <span class="o">&lt;</span> <span class="n">lane_count</span><span class="p">;</span> <span class="n">lane</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
				<span class="n">exynos_dp_set_lane_link_training</span><span class="p">(</span><span class="n">dp</span><span class="p">,</span>
					<span class="n">dp</span><span class="o">-&gt;</span><span class="n">link_train</span><span class="p">.</span><span class="n">training_lane</span><span class="p">[</span><span class="n">lane</span><span class="p">],</span>
					<span class="n">lane</span><span class="p">);</span>
				<span class="n">buf</span><span class="p">[</span><span class="n">lane</span><span class="p">]</span> <span class="o">=</span> <span class="n">dp</span><span class="o">-&gt;</span><span class="n">link_train</span><span class="p">.</span><span class="n">training_lane</span><span class="p">[</span><span class="n">lane</span><span class="p">];</span>
				<span class="n">exynos_dp_write_byte_to_dpcd</span><span class="p">(</span><span class="n">dp</span><span class="p">,</span>
					<span class="n">DPCD_ADDR_TRAINING_LANE0_SET</span> <span class="o">+</span> <span class="n">lane</span><span class="p">,</span>
					<span class="n">buf</span><span class="p">[</span><span class="n">lane</span><span class="p">]);</span>
			<span class="p">}</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">exynos_dp_process_equalizer_training</span><span class="p">(</span><span class="k">struct</span> <span class="n">exynos_dp_device</span> <span class="o">*</span><span class="n">dp</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u8</span> <span class="n">link_status</span><span class="p">[</span><span class="mi">6</span><span class="p">];</span>
	<span class="kt">int</span> <span class="n">lane</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">lane_count</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">buf</span><span class="p">[</span><span class="mi">5</span><span class="p">];</span>
	<span class="n">u32</span> <span class="n">reg</span><span class="p">;</span>

	<span class="n">u8</span> <span class="n">adjust_request</span><span class="p">[</span><span class="mi">2</span><span class="p">];</span>

	<span class="n">udelay</span><span class="p">(</span><span class="mi">400</span><span class="p">);</span>

	<span class="n">exynos_dp_read_bytes_from_dpcd</span><span class="p">(</span><span class="n">dp</span><span class="p">,</span> <span class="n">DPCD_ADDR_LANE0_1_STATUS</span><span class="p">,</span>
				<span class="mi">6</span><span class="p">,</span> <span class="n">link_status</span><span class="p">);</span>
	<span class="n">lane_count</span> <span class="o">=</span> <span class="n">dp</span><span class="o">-&gt;</span><span class="n">link_train</span><span class="p">.</span><span class="n">lane_count</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">exynos_dp_clock_recovery_ok</span><span class="p">(</span><span class="n">link_status</span><span class="p">,</span> <span class="n">lane_count</span><span class="p">)</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">adjust_request</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">link_status</span><span class="p">[</span><span class="mi">4</span><span class="p">];</span>
		<span class="n">adjust_request</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="n">link_status</span><span class="p">[</span><span class="mi">5</span><span class="p">];</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">exynos_dp_channel_eq_ok</span><span class="p">(</span><span class="n">link_status</span><span class="p">,</span> <span class="n">lane_count</span><span class="p">)</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
			<span class="cm">/* traing pattern Set to Normal */</span>
			<span class="n">exynos_dp_training_pattern_dis</span><span class="p">(</span><span class="n">dp</span><span class="p">);</span>

			<span class="n">dev_info</span><span class="p">(</span><span class="n">dp</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Link Training success!</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>

			<span class="n">exynos_dp_get_link_bandwidth</span><span class="p">(</span><span class="n">dp</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">reg</span><span class="p">);</span>
			<span class="n">dp</span><span class="o">-&gt;</span><span class="n">link_train</span><span class="p">.</span><span class="n">link_rate</span> <span class="o">=</span> <span class="n">reg</span><span class="p">;</span>
			<span class="n">dev_dbg</span><span class="p">(</span><span class="n">dp</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;final bandwidth = %.2x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
				<span class="n">dp</span><span class="o">-&gt;</span><span class="n">link_train</span><span class="p">.</span><span class="n">link_rate</span><span class="p">);</span>

			<span class="n">exynos_dp_get_lane_count</span><span class="p">(</span><span class="n">dp</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">reg</span><span class="p">);</span>
			<span class="n">dp</span><span class="o">-&gt;</span><span class="n">link_train</span><span class="p">.</span><span class="n">lane_count</span> <span class="o">=</span> <span class="n">reg</span><span class="p">;</span>
			<span class="n">dev_dbg</span><span class="p">(</span><span class="n">dp</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;final lane count = %.2x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
				<span class="n">dp</span><span class="o">-&gt;</span><span class="n">link_train</span><span class="p">.</span><span class="n">lane_count</span><span class="p">);</span>
			<span class="cm">/* set enhanced mode if available */</span>
			<span class="n">exynos_dp_set_enhanced_mode</span><span class="p">(</span><span class="n">dp</span><span class="p">);</span>

			<span class="n">dp</span><span class="o">-&gt;</span><span class="n">link_train</span><span class="p">.</span><span class="n">lt_state</span> <span class="o">=</span> <span class="n">FINISHED</span><span class="p">;</span>
		<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
			<span class="cm">/* not all locked */</span>
			<span class="n">dp</span><span class="o">-&gt;</span><span class="n">link_train</span><span class="p">.</span><span class="n">eq_loop</span><span class="o">++</span><span class="p">;</span>

			<span class="k">if</span> <span class="p">(</span><span class="n">dp</span><span class="o">-&gt;</span><span class="n">link_train</span><span class="p">.</span><span class="n">eq_loop</span> <span class="o">&gt;</span> <span class="n">MAX_EQ_LOOP</span><span class="p">)</span> <span class="p">{</span>
				<span class="n">exynos_dp_reduce_link_rate</span><span class="p">(</span><span class="n">dp</span><span class="p">);</span>
			<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
				<span class="n">exynos_dp_get_adjust_train</span><span class="p">(</span><span class="n">dp</span><span class="p">,</span> <span class="n">adjust_request</span><span class="p">);</span>

				<span class="k">for</span> <span class="p">(</span><span class="n">lane</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">lane</span> <span class="o">&lt;</span> <span class="n">lane_count</span><span class="p">;</span> <span class="n">lane</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
					<span class="n">exynos_dp_set_lane_link_training</span><span class="p">(</span><span class="n">dp</span><span class="p">,</span>
						<span class="n">dp</span><span class="o">-&gt;</span><span class="n">link_train</span><span class="p">.</span><span class="n">training_lane</span><span class="p">[</span><span class="n">lane</span><span class="p">],</span>
						<span class="n">lane</span><span class="p">);</span>
					<span class="n">buf</span><span class="p">[</span><span class="n">lane</span><span class="p">]</span> <span class="o">=</span> <span class="n">dp</span><span class="o">-&gt;</span><span class="n">link_train</span><span class="p">.</span><span class="n">training_lane</span><span class="p">[</span><span class="n">lane</span><span class="p">];</span>
					<span class="n">exynos_dp_write_byte_to_dpcd</span><span class="p">(</span><span class="n">dp</span><span class="p">,</span>
						<span class="n">DPCD_ADDR_TRAINING_LANE0_SET</span> <span class="o">+</span> <span class="n">lane</span><span class="p">,</span>
						<span class="n">buf</span><span class="p">[</span><span class="n">lane</span><span class="p">]);</span>
				<span class="p">}</span>
			<span class="p">}</span>
		<span class="p">}</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">exynos_dp_reduce_link_rate</span><span class="p">(</span><span class="n">dp</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">exynos_dp_get_max_rx_bandwidth</span><span class="p">(</span><span class="k">struct</span> <span class="n">exynos_dp_device</span> <span class="o">*</span><span class="n">dp</span><span class="p">,</span>
			<span class="n">u8</span> <span class="o">*</span><span class="n">bandwidth</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u8</span> <span class="n">data</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * For DP rev.1.1, Maximum link rate of Main Link lanes</span>
<span class="cm">	 * 0x06 = 1.62 Gbps, 0x0a = 2.7 Gbps</span>
<span class="cm">	 */</span>
	<span class="n">exynos_dp_read_byte_from_dpcd</span><span class="p">(</span><span class="n">dp</span><span class="p">,</span> <span class="n">DPCD_ADDR_MAX_LINK_RATE</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">data</span><span class="p">);</span>
	<span class="o">*</span><span class="n">bandwidth</span> <span class="o">=</span> <span class="n">data</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">exynos_dp_get_max_rx_lane_count</span><span class="p">(</span><span class="k">struct</span> <span class="n">exynos_dp_device</span> <span class="o">*</span><span class="n">dp</span><span class="p">,</span>
			<span class="n">u8</span> <span class="o">*</span><span class="n">lane_count</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u8</span> <span class="n">data</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * For DP rev.1.1, Maximum number of Main Link lanes</span>
<span class="cm">	 * 0x01 = 1 lane, 0x02 = 2 lanes, 0x04 = 4 lanes</span>
<span class="cm">	 */</span>
	<span class="n">exynos_dp_read_byte_from_dpcd</span><span class="p">(</span><span class="n">dp</span><span class="p">,</span> <span class="n">DPCD_ADDR_MAX_LANE_COUNT</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">data</span><span class="p">);</span>
	<span class="o">*</span><span class="n">lane_count</span> <span class="o">=</span> <span class="n">DPCD_MAX_LANE_COUNT</span><span class="p">(</span><span class="n">data</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">exynos_dp_init_training</span><span class="p">(</span><span class="k">struct</span> <span class="n">exynos_dp_device</span> <span class="o">*</span><span class="n">dp</span><span class="p">,</span>
			<span class="k">enum</span> <span class="n">link_lane_count_type</span> <span class="n">max_lane</span><span class="p">,</span>
			<span class="k">enum</span> <span class="n">link_rate_type</span> <span class="n">max_rate</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/*</span>
<span class="cm">	 * MACRO_RST must be applied after the PLL_LOCK to avoid</span>
<span class="cm">	 * the DP inter pair skew issue for at least 10 us</span>
<span class="cm">	 */</span>
	<span class="n">exynos_dp_reset_macro</span><span class="p">(</span><span class="n">dp</span><span class="p">);</span>

	<span class="cm">/* Initialize by reading RX&#39;s DPCD */</span>
	<span class="n">exynos_dp_get_max_rx_bandwidth</span><span class="p">(</span><span class="n">dp</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">dp</span><span class="o">-&gt;</span><span class="n">link_train</span><span class="p">.</span><span class="n">link_rate</span><span class="p">);</span>
	<span class="n">exynos_dp_get_max_rx_lane_count</span><span class="p">(</span><span class="n">dp</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">dp</span><span class="o">-&gt;</span><span class="n">link_train</span><span class="p">.</span><span class="n">lane_count</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">((</span><span class="n">dp</span><span class="o">-&gt;</span><span class="n">link_train</span><span class="p">.</span><span class="n">link_rate</span> <span class="o">!=</span> <span class="n">LINK_RATE_1_62GBPS</span><span class="p">)</span> <span class="o">&amp;&amp;</span>
	   <span class="p">(</span><span class="n">dp</span><span class="o">-&gt;</span><span class="n">link_train</span><span class="p">.</span><span class="n">link_rate</span> <span class="o">!=</span> <span class="n">LINK_RATE_2_70GBPS</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="n">dp</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Rx Max Link Rate is abnormal :%x !</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			<span class="n">dp</span><span class="o">-&gt;</span><span class="n">link_train</span><span class="p">.</span><span class="n">link_rate</span><span class="p">);</span>
		<span class="n">dp</span><span class="o">-&gt;</span><span class="n">link_train</span><span class="p">.</span><span class="n">link_rate</span> <span class="o">=</span> <span class="n">LINK_RATE_1_62GBPS</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">dp</span><span class="o">-&gt;</span><span class="n">link_train</span><span class="p">.</span><span class="n">lane_count</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="n">dp</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Rx Max Lane count is abnormal :%x !</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			<span class="n">dp</span><span class="o">-&gt;</span><span class="n">link_train</span><span class="p">.</span><span class="n">lane_count</span><span class="p">);</span>
		<span class="n">dp</span><span class="o">-&gt;</span><span class="n">link_train</span><span class="p">.</span><span class="n">lane_count</span> <span class="o">=</span> <span class="p">(</span><span class="n">u8</span><span class="p">)</span><span class="n">LANE_COUNT1</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* Setup TX lane count &amp; rate */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">dp</span><span class="o">-&gt;</span><span class="n">link_train</span><span class="p">.</span><span class="n">lane_count</span> <span class="o">&gt;</span> <span class="n">max_lane</span><span class="p">)</span>
		<span class="n">dp</span><span class="o">-&gt;</span><span class="n">link_train</span><span class="p">.</span><span class="n">lane_count</span> <span class="o">=</span> <span class="n">max_lane</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">dp</span><span class="o">-&gt;</span><span class="n">link_train</span><span class="p">.</span><span class="n">link_rate</span> <span class="o">&gt;</span> <span class="n">max_rate</span><span class="p">)</span>
		<span class="n">dp</span><span class="o">-&gt;</span><span class="n">link_train</span><span class="p">.</span><span class="n">link_rate</span> <span class="o">=</span> <span class="n">max_rate</span><span class="p">;</span>

	<span class="cm">/* All DP analog module power up */</span>
	<span class="n">exynos_dp_set_analog_power_down</span><span class="p">(</span><span class="n">dp</span><span class="p">,</span> <span class="n">POWER_ALL</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">exynos_dp_sw_link_training</span><span class="p">(</span><span class="k">struct</span> <span class="n">exynos_dp_device</span> <span class="o">*</span><span class="n">dp</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">retval</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">training_finished</span><span class="p">;</span>

	<span class="cm">/* Turn off unnecessary lane */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">dp</span><span class="o">-&gt;</span><span class="n">link_train</span><span class="p">.</span><span class="n">lane_count</span> <span class="o">==</span> <span class="mi">1</span><span class="p">)</span>
		<span class="n">exynos_dp_set_analog_power_down</span><span class="p">(</span><span class="n">dp</span><span class="p">,</span> <span class="n">CH1_BLOCK</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>

	<span class="n">training_finished</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">dp</span><span class="o">-&gt;</span><span class="n">link_train</span><span class="p">.</span><span class="n">lt_state</span> <span class="o">=</span> <span class="n">START</span><span class="p">;</span>

	<span class="cm">/* Process here */</span>
	<span class="k">while</span> <span class="p">(</span><span class="o">!</span><span class="n">training_finished</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">switch</span> <span class="p">(</span><span class="n">dp</span><span class="o">-&gt;</span><span class="n">link_train</span><span class="p">.</span><span class="n">lt_state</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">case</span> <span class="n">START</span>:
			<span class="n">exynos_dp_link_start</span><span class="p">(</span><span class="n">dp</span><span class="p">);</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="n">CLOCK_RECOVERY</span>:
			<span class="n">exynos_dp_process_clock_recovery</span><span class="p">(</span><span class="n">dp</span><span class="p">);</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="n">EQUALIZER_TRAINING</span>:
			<span class="n">exynos_dp_process_equalizer_training</span><span class="p">(</span><span class="n">dp</span><span class="p">);</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="n">FINISHED</span>:
			<span class="n">training_finished</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="n">FAILED</span>:
			<span class="k">return</span> <span class="o">-</span><span class="n">EREMOTEIO</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="n">retval</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">exynos_dp_set_link_train</span><span class="p">(</span><span class="k">struct</span> <span class="n">exynos_dp_device</span> <span class="o">*</span><span class="n">dp</span><span class="p">,</span>
				<span class="n">u32</span> <span class="n">count</span><span class="p">,</span>
				<span class="n">u32</span> <span class="n">bwtype</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">retval</span><span class="p">;</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">DP_TIMEOUT_LOOP_COUNT</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">exynos_dp_init_training</span><span class="p">(</span><span class="n">dp</span><span class="p">,</span> <span class="n">count</span><span class="p">,</span> <span class="n">bwtype</span><span class="p">);</span>
		<span class="n">retval</span> <span class="o">=</span> <span class="n">exynos_dp_sw_link_training</span><span class="p">(</span><span class="n">dp</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">retval</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span>
			<span class="k">break</span><span class="p">;</span>

		<span class="n">udelay</span><span class="p">(</span><span class="mi">100</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="n">retval</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">exynos_dp_config_video</span><span class="p">(</span><span class="k">struct</span> <span class="n">exynos_dp_device</span> <span class="o">*</span><span class="n">dp</span><span class="p">,</span>
			<span class="k">struct</span> <span class="n">video_info</span> <span class="o">*</span><span class="n">video_info</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">retval</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">timeout_loop</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">done_count</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">exynos_dp_config_video_slave_mode</span><span class="p">(</span><span class="n">dp</span><span class="p">,</span> <span class="n">video_info</span><span class="p">);</span>

	<span class="n">exynos_dp_set_video_color_format</span><span class="p">(</span><span class="n">dp</span><span class="p">,</span> <span class="n">video_info</span><span class="o">-&gt;</span><span class="n">color_depth</span><span class="p">,</span>
			<span class="n">video_info</span><span class="o">-&gt;</span><span class="n">color_space</span><span class="p">,</span>
			<span class="n">video_info</span><span class="o">-&gt;</span><span class="n">dynamic_range</span><span class="p">,</span>
			<span class="n">video_info</span><span class="o">-&gt;</span><span class="n">ycbcr_coeff</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">exynos_dp_get_pll_lock_status</span><span class="p">(</span><span class="n">dp</span><span class="p">)</span> <span class="o">==</span> <span class="n">PLL_UNLOCKED</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="n">dp</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;PLL is not locked yet.</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">for</span> <span class="p">(;;)</span> <span class="p">{</span>
		<span class="n">timeout_loop</span><span class="o">++</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">exynos_dp_is_slave_video_stream_clock_on</span><span class="p">(</span><span class="n">dp</span><span class="p">)</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">DP_TIMEOUT_LOOP_COUNT</span> <span class="o">&lt;</span> <span class="n">timeout_loop</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">dev_err</span><span class="p">(</span><span class="n">dp</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Timeout of video streamclk ok</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="k">return</span> <span class="o">-</span><span class="n">ETIMEDOUT</span><span class="p">;</span>
		<span class="p">}</span>

		<span class="n">udelay</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="cm">/* Set to use the register calculated M/N video */</span>
	<span class="n">exynos_dp_set_video_cr_mn</span><span class="p">(</span><span class="n">dp</span><span class="p">,</span> <span class="n">CALCULATED_M</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

	<span class="cm">/* For video bist, Video timing must be generated by register */</span>
	<span class="n">exynos_dp_set_video_timing_mode</span><span class="p">(</span><span class="n">dp</span><span class="p">,</span> <span class="n">VIDEO_TIMING_FROM_CAPTURE</span><span class="p">);</span>

	<span class="cm">/* Disable video mute */</span>
	<span class="n">exynos_dp_enable_video_mute</span><span class="p">(</span><span class="n">dp</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

	<span class="cm">/* Configure video slave mode */</span>
	<span class="n">exynos_dp_enable_video_master</span><span class="p">(</span><span class="n">dp</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

	<span class="cm">/* Enable video */</span>
	<span class="n">exynos_dp_start_video</span><span class="p">(</span><span class="n">dp</span><span class="p">);</span>

	<span class="n">timeout_loop</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="k">for</span> <span class="p">(;;)</span> <span class="p">{</span>
		<span class="n">timeout_loop</span><span class="o">++</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">exynos_dp_is_video_stream_on</span><span class="p">(</span><span class="n">dp</span><span class="p">)</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">done_count</span><span class="o">++</span><span class="p">;</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">done_count</span> <span class="o">&gt;</span> <span class="mi">10</span><span class="p">)</span>
				<span class="k">break</span><span class="p">;</span>
		<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">done_count</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">done_count</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">DP_TIMEOUT_LOOP_COUNT</span> <span class="o">&lt;</span> <span class="n">timeout_loop</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">dev_err</span><span class="p">(</span><span class="n">dp</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Timeout of video streamclk ok</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="k">return</span> <span class="o">-</span><span class="n">ETIMEDOUT</span><span class="p">;</span>
		<span class="p">}</span>

		<span class="n">mdelay</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">retval</span> <span class="o">!=</span> <span class="mi">0</span><span class="p">)</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="n">dp</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Video stream is not detected!</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">retval</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">exynos_dp_enable_scramble</span><span class="p">(</span><span class="k">struct</span> <span class="n">exynos_dp_device</span> <span class="o">*</span><span class="n">dp</span><span class="p">,</span> <span class="n">bool</span> <span class="n">enable</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u8</span> <span class="n">data</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">enable</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">exynos_dp_enable_scrambling</span><span class="p">(</span><span class="n">dp</span><span class="p">);</span>

		<span class="n">exynos_dp_read_byte_from_dpcd</span><span class="p">(</span><span class="n">dp</span><span class="p">,</span>
			<span class="n">DPCD_ADDR_TRAINING_PATTERN_SET</span><span class="p">,</span>
			<span class="o">&amp;</span><span class="n">data</span><span class="p">);</span>
		<span class="n">exynos_dp_write_byte_to_dpcd</span><span class="p">(</span><span class="n">dp</span><span class="p">,</span>
			<span class="n">DPCD_ADDR_TRAINING_PATTERN_SET</span><span class="p">,</span>
			<span class="p">(</span><span class="n">u8</span><span class="p">)(</span><span class="n">data</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">DPCD_SCRAMBLING_DISABLED</span><span class="p">));</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">exynos_dp_disable_scrambling</span><span class="p">(</span><span class="n">dp</span><span class="p">);</span>

		<span class="n">exynos_dp_read_byte_from_dpcd</span><span class="p">(</span><span class="n">dp</span><span class="p">,</span>
			<span class="n">DPCD_ADDR_TRAINING_PATTERN_SET</span><span class="p">,</span>
			<span class="o">&amp;</span><span class="n">data</span><span class="p">);</span>
		<span class="n">exynos_dp_write_byte_to_dpcd</span><span class="p">(</span><span class="n">dp</span><span class="p">,</span>
			<span class="n">DPCD_ADDR_TRAINING_PATTERN_SET</span><span class="p">,</span>
			<span class="p">(</span><span class="n">u8</span><span class="p">)(</span><span class="n">data</span> <span class="o">|</span> <span class="n">DPCD_SCRAMBLING_DISABLED</span><span class="p">));</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">irqreturn_t</span> <span class="nf">exynos_dp_irq_handler</span><span class="p">(</span><span class="kt">int</span> <span class="n">irq</span><span class="p">,</span> <span class="kt">void</span> <span class="o">*</span><span class="n">arg</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">exynos_dp_device</span> <span class="o">*</span><span class="n">dp</span> <span class="o">=</span> <span class="n">arg</span><span class="p">;</span>

	<span class="n">dev_err</span><span class="p">(</span><span class="n">dp</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;exynos_dp_irq_handler</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">IRQ_HANDLED</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__devinit</span> <span class="nf">exynos_dp_probe</span><span class="p">(</span><span class="k">struct</span> <span class="n">platform_device</span> <span class="o">*</span><span class="n">pdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">resource</span> <span class="o">*</span><span class="n">res</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">exynos_dp_device</span> <span class="o">*</span><span class="n">dp</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">exynos_dp_platdata</span> <span class="o">*</span><span class="n">pdata</span><span class="p">;</span>

	<span class="kt">int</span> <span class="n">ret</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">pdata</span> <span class="o">=</span> <span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">.</span><span class="n">platform_data</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">pdata</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;no platform data</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">dp</span> <span class="o">=</span> <span class="n">devm_kzalloc</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="k">sizeof</span><span class="p">(</span><span class="k">struct</span> <span class="n">exynos_dp_device</span><span class="p">),</span>
				<span class="n">GFP_KERNEL</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">dp</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;no memory for device data</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENOMEM</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">dp</span><span class="o">-&gt;</span><span class="n">dev</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">;</span>

	<span class="n">dp</span><span class="o">-&gt;</span><span class="n">clock</span> <span class="o">=</span> <span class="n">clk_get</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;dp&quot;</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">IS_ERR</span><span class="p">(</span><span class="n">dp</span><span class="o">-&gt;</span><span class="n">clock</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;failed to get clock</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span> <span class="n">PTR_ERR</span><span class="p">(</span><span class="n">dp</span><span class="o">-&gt;</span><span class="n">clock</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="n">clk_enable</span><span class="p">(</span><span class="n">dp</span><span class="o">-&gt;</span><span class="n">clock</span><span class="p">);</span>

	<span class="n">res</span> <span class="o">=</span> <span class="n">platform_get_resource</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="n">IORESOURCE_MEM</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">res</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;failed to get registers</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
		<span class="k">goto</span> <span class="n">err_clock</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">dp</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">=</span> <span class="n">devm_request_and_ioremap</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="n">res</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">dp</span><span class="o">-&gt;</span><span class="n">reg_base</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;failed to ioremap</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="o">-</span><span class="n">ENOMEM</span><span class="p">;</span>
		<span class="k">goto</span> <span class="n">err_clock</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">dp</span><span class="o">-&gt;</span><span class="n">irq</span> <span class="o">=</span> <span class="n">platform_get_irq</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">dp</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;failed to get irq</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="o">-</span><span class="n">ENODEV</span><span class="p">;</span>
		<span class="k">goto</span> <span class="n">err_clock</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">ret</span> <span class="o">=</span> <span class="n">devm_request_irq</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="n">dp</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">,</span> <span class="n">exynos_dp_irq_handler</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
				<span class="s">&quot;exynos-dp&quot;</span><span class="p">,</span> <span class="n">dp</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;failed to request irq</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">goto</span> <span class="n">err_clock</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">dp</span><span class="o">-&gt;</span><span class="n">video_info</span> <span class="o">=</span> <span class="n">pdata</span><span class="o">-&gt;</span><span class="n">video_info</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">pdata</span><span class="o">-&gt;</span><span class="n">phy_init</span><span class="p">)</span>
		<span class="n">pdata</span><span class="o">-&gt;</span><span class="n">phy_init</span><span class="p">();</span>

	<span class="n">exynos_dp_init_dp</span><span class="p">(</span><span class="n">dp</span><span class="p">);</span>

	<span class="n">ret</span> <span class="o">=</span> <span class="n">exynos_dp_detect_hpd</span><span class="p">(</span><span class="n">dp</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;unable to detect hpd</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">goto</span> <span class="n">err_clock</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">exynos_dp_handle_edid</span><span class="p">(</span><span class="n">dp</span><span class="p">);</span>

	<span class="n">ret</span> <span class="o">=</span> <span class="n">exynos_dp_set_link_train</span><span class="p">(</span><span class="n">dp</span><span class="p">,</span> <span class="n">dp</span><span class="o">-&gt;</span><span class="n">video_info</span><span class="o">-&gt;</span><span class="n">lane_count</span><span class="p">,</span>
				<span class="n">dp</span><span class="o">-&gt;</span><span class="n">video_info</span><span class="o">-&gt;</span><span class="n">link_rate</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;unable to do link train</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">goto</span> <span class="n">err_clock</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">exynos_dp_enable_scramble</span><span class="p">(</span><span class="n">dp</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
	<span class="n">exynos_dp_enable_rx_to_enhanced_mode</span><span class="p">(</span><span class="n">dp</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
	<span class="n">exynos_dp_enable_enhanced_mode</span><span class="p">(</span><span class="n">dp</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>

	<span class="n">exynos_dp_set_lane_count</span><span class="p">(</span><span class="n">dp</span><span class="p">,</span> <span class="n">dp</span><span class="o">-&gt;</span><span class="n">video_info</span><span class="o">-&gt;</span><span class="n">lane_count</span><span class="p">);</span>
	<span class="n">exynos_dp_set_link_bandwidth</span><span class="p">(</span><span class="n">dp</span><span class="p">,</span> <span class="n">dp</span><span class="o">-&gt;</span><span class="n">video_info</span><span class="o">-&gt;</span><span class="n">link_rate</span><span class="p">);</span>

	<span class="n">exynos_dp_init_video</span><span class="p">(</span><span class="n">dp</span><span class="p">);</span>
	<span class="n">ret</span> <span class="o">=</span> <span class="n">exynos_dp_config_video</span><span class="p">(</span><span class="n">dp</span><span class="p">,</span> <span class="n">dp</span><span class="o">-&gt;</span><span class="n">video_info</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;unable to config video</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">goto</span> <span class="n">err_clock</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">platform_set_drvdata</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="n">dp</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>

<span class="nl">err_clock:</span>
	<span class="n">clk_put</span><span class="p">(</span><span class="n">dp</span><span class="o">-&gt;</span><span class="n">clock</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__devexit</span> <span class="nf">exynos_dp_remove</span><span class="p">(</span><span class="k">struct</span> <span class="n">platform_device</span> <span class="o">*</span><span class="n">pdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">exynos_dp_platdata</span> <span class="o">*</span><span class="n">pdata</span> <span class="o">=</span> <span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">.</span><span class="n">platform_data</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">exynos_dp_device</span> <span class="o">*</span><span class="n">dp</span> <span class="o">=</span> <span class="n">platform_get_drvdata</span><span class="p">(</span><span class="n">pdev</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">pdata</span> <span class="o">&amp;&amp;</span> <span class="n">pdata</span><span class="o">-&gt;</span><span class="n">phy_exit</span><span class="p">)</span>
		<span class="n">pdata</span><span class="o">-&gt;</span><span class="n">phy_exit</span><span class="p">();</span>

	<span class="n">clk_disable</span><span class="p">(</span><span class="n">dp</span><span class="o">-&gt;</span><span class="n">clock</span><span class="p">);</span>
	<span class="n">clk_put</span><span class="p">(</span><span class="n">dp</span><span class="o">-&gt;</span><span class="n">clock</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="cp">#ifdef CONFIG_PM_SLEEP</span>
<span class="k">static</span> <span class="kt">int</span> <span class="nf">exynos_dp_suspend</span><span class="p">(</span><span class="k">struct</span> <span class="n">device</span> <span class="o">*</span><span class="n">dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">platform_device</span> <span class="o">*</span><span class="n">pdev</span> <span class="o">=</span> <span class="n">to_platform_device</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">exynos_dp_platdata</span> <span class="o">*</span><span class="n">pdata</span> <span class="o">=</span> <span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">.</span><span class="n">platform_data</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">exynos_dp_device</span> <span class="o">*</span><span class="n">dp</span> <span class="o">=</span> <span class="n">platform_get_drvdata</span><span class="p">(</span><span class="n">pdev</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">pdata</span> <span class="o">&amp;&amp;</span> <span class="n">pdata</span><span class="o">-&gt;</span><span class="n">phy_exit</span><span class="p">)</span>
		<span class="n">pdata</span><span class="o">-&gt;</span><span class="n">phy_exit</span><span class="p">();</span>

	<span class="n">clk_disable</span><span class="p">(</span><span class="n">dp</span><span class="o">-&gt;</span><span class="n">clock</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">exynos_dp_resume</span><span class="p">(</span><span class="k">struct</span> <span class="n">device</span> <span class="o">*</span><span class="n">dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">platform_device</span> <span class="o">*</span><span class="n">pdev</span> <span class="o">=</span> <span class="n">to_platform_device</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">exynos_dp_platdata</span> <span class="o">*</span><span class="n">pdata</span> <span class="o">=</span> <span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">.</span><span class="n">platform_data</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">exynos_dp_device</span> <span class="o">*</span><span class="n">dp</span> <span class="o">=</span> <span class="n">platform_get_drvdata</span><span class="p">(</span><span class="n">pdev</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">pdata</span> <span class="o">&amp;&amp;</span> <span class="n">pdata</span><span class="o">-&gt;</span><span class="n">phy_init</span><span class="p">)</span>
		<span class="n">pdata</span><span class="o">-&gt;</span><span class="n">phy_init</span><span class="p">();</span>

	<span class="n">clk_enable</span><span class="p">(</span><span class="n">dp</span><span class="o">-&gt;</span><span class="n">clock</span><span class="p">);</span>

	<span class="n">exynos_dp_init_dp</span><span class="p">(</span><span class="n">dp</span><span class="p">);</span>

	<span class="n">exynos_dp_detect_hpd</span><span class="p">(</span><span class="n">dp</span><span class="p">);</span>
	<span class="n">exynos_dp_handle_edid</span><span class="p">(</span><span class="n">dp</span><span class="p">);</span>

	<span class="n">exynos_dp_set_link_train</span><span class="p">(</span><span class="n">dp</span><span class="p">,</span> <span class="n">dp</span><span class="o">-&gt;</span><span class="n">video_info</span><span class="o">-&gt;</span><span class="n">lane_count</span><span class="p">,</span>
				<span class="n">dp</span><span class="o">-&gt;</span><span class="n">video_info</span><span class="o">-&gt;</span><span class="n">link_rate</span><span class="p">);</span>

	<span class="n">exynos_dp_enable_scramble</span><span class="p">(</span><span class="n">dp</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
	<span class="n">exynos_dp_enable_rx_to_enhanced_mode</span><span class="p">(</span><span class="n">dp</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
	<span class="n">exynos_dp_enable_enhanced_mode</span><span class="p">(</span><span class="n">dp</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>

	<span class="n">exynos_dp_set_lane_count</span><span class="p">(</span><span class="n">dp</span><span class="p">,</span> <span class="n">dp</span><span class="o">-&gt;</span><span class="n">video_info</span><span class="o">-&gt;</span><span class="n">lane_count</span><span class="p">);</span>
	<span class="n">exynos_dp_set_link_bandwidth</span><span class="p">(</span><span class="n">dp</span><span class="p">,</span> <span class="n">dp</span><span class="o">-&gt;</span><span class="n">video_info</span><span class="o">-&gt;</span><span class="n">link_rate</span><span class="p">);</span>

	<span class="n">exynos_dp_init_video</span><span class="p">(</span><span class="n">dp</span><span class="p">);</span>
	<span class="n">exynos_dp_config_video</span><span class="p">(</span><span class="n">dp</span><span class="p">,</span> <span class="n">dp</span><span class="o">-&gt;</span><span class="n">video_info</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>
<span class="cp">#endif</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">dev_pm_ops</span> <span class="n">exynos_dp_pm_ops</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">SET_SYSTEM_SLEEP_PM_OPS</span><span class="p">(</span><span class="n">exynos_dp_suspend</span><span class="p">,</span> <span class="n">exynos_dp_resume</span><span class="p">)</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">platform_driver</span> <span class="n">exynos_dp_driver</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">probe</span>		<span class="o">=</span> <span class="n">exynos_dp_probe</span><span class="p">,</span>
	<span class="p">.</span><span class="n">remove</span>		<span class="o">=</span> <span class="n">__devexit_p</span><span class="p">(</span><span class="n">exynos_dp_remove</span><span class="p">),</span>
	<span class="p">.</span><span class="n">driver</span>		<span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>	<span class="o">=</span> <span class="s">&quot;exynos-dp&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">owner</span>	<span class="o">=</span> <span class="n">THIS_MODULE</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pm</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">exynos_dp_pm_ops</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="n">module_platform_driver</span><span class="p">(</span><span class="n">exynos_dp_driver</span><span class="p">);</span>

<span class="n">MODULE_AUTHOR</span><span class="p">(</span><span class="s">&quot;Jingoo Han &lt;jg1.han@samsung.com&gt;&quot;</span><span class="p">);</span>
<span class="n">MODULE_DESCRIPTION</span><span class="p">(</span><span class="s">&quot;Samsung SoC DP Driver&quot;</span><span class="p">);</span>
<span class="n">MODULE_LICENSE</span><span class="p">(</span><span class="s">&quot;GPL&quot;</span><span class="p">);</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
