rc file Version 1.0

[Design]
COMPILE_PATH=/home/EDA/work/IEEE802_3_CZ/Hardware/Dec_chien/pre_sim
VCS_HOME=/opt/synopsys/vcs_2022.06/T-2022.06
VERDI_HOME=/opt/synopsys/verdi_2022.06/T-2022.06
SystemC=FALSE
UUM=FALSE
KDB=FALSE
USE_NOVAS_HOME=FALSE
COSIM=FALSE
TOP=tb_chien_search_capture_u 
OPTION=-ssz -ssv -ssy 
ELAB_OPTION=-ssz -ssv -ssy 

[Value]
WREALX=ffff534e50535f58
WREALZ=ffff534e50535f5a
