Running: C:\Xilinx\14.5\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o C:/Users/Opto2/Dropbox/Curso de Extensao VHDL/Em Desenvolvimento/Aula7/tarefa/ROM_TX_RX_RAM_v2/ROM_TX_RX_RAM_v2_TB_isim_beh.exe -prj C:/Users/Opto2/Dropbox/Curso de Extensao VHDL/Em Desenvolvimento/Aula7/tarefa/ROM_TX_RX_RAM_v2/ROM_TX_RX_RAM_v2_TB_beh.prj work.ROM_TX_RX_RAM_v2_TB 
ISim P.58f (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/Opto2/Dropbox/Curso de Extensao VHDL/Em Desenvolvimento/Aula7/tarefa/ROM_TX_RX_RAM_v2/counter_pulse.vhd" into library work
Parsing VHDL file "C:/Users/Opto2/Dropbox/Curso de Extensao VHDL/Em Desenvolvimento/Aula7/tarefa/ROM_TX_RX_RAM_v2/counter_limit.vhd" into library work
Parsing VHDL file "C:/Users/Opto2/Dropbox/Curso de Extensao VHDL/Em Desenvolvimento/Aula7/tarefa/ROM_TX_RX_RAM_v2/tx_counters.vhd" into library work
Parsing VHDL file "C:/Users/Opto2/Dropbox/Curso de Extensao VHDL/Em Desenvolvimento/Aula7/tarefa/ROM_TX_RX_RAM_v2/ShiftRegisterSP.vhd" into library work
Parsing VHDL file "C:/Users/Opto2/Dropbox/Curso de Extensao VHDL/Em Desenvolvimento/Aula7/tarefa/ROM_TX_RX_RAM_v2/ShiftRegister.vhd" into library work
Parsing VHDL file "C:/Users/Opto2/Dropbox/Curso de Extensao VHDL/Em Desenvolvimento/Aula7/tarefa/ROM_TX_RX_RAM_v2/biestavel.vhd" into library work
Parsing VHDL file "C:/Users/Opto2/Dropbox/Curso de Extensao VHDL/Em Desenvolvimento/Aula7/tarefa/ROM_TX_RX_RAM_v2/tx_rs232.vhd" into library work
Parsing VHDL file "C:/Users/Opto2/Dropbox/Curso de Extensao VHDL/Em Desenvolvimento/Aula7/tarefa/ROM_TX_RX_RAM_v2/RX_RS232_MAIN.vhd" into library work
Parsing VHDL file "C:/Users/Opto2/Dropbox/Curso de Extensao VHDL/Em Desenvolvimento/Aula7/tarefa/ROM_TX_RX_RAM_v2/TX_RX.vhd" into library work
Parsing VHDL file "C:/Users/Opto2/Dropbox/Curso de Extensao VHDL/Em Desenvolvimento/Aula7/tarefa/ROM_TX_RX_RAM_v2/generic_ROM_clk.vhd" into library work
Parsing VHDL file "C:/Users/Opto2/Dropbox/Curso de Extensao VHDL/Em Desenvolvimento/Aula7/tarefa/ROM_TX_RX_RAM_v2/generic_RAM_clk.vhd" into library work
Parsing VHDL file "C:/Users/Opto2/Dropbox/Curso de Extensao VHDL/Em Desenvolvimento/Aula7/tarefa/ROM_TX_RX_RAM_v2/ROM_TX_RX_RAM_v2.vhd" into library work
WARNING:HDLCompiler:946 - "C:/Users/Opto2/Dropbox/Curso de Extensao VHDL/Em Desenvolvimento/Aula7/tarefa/ROM_TX_RX_RAM_v2/ROM_TX_RX_RAM_v2.vhd" Line 173: Actual for formal port ram_write_enable is neither a static name nor a globally static expression
Parsing VHDL file "C:/Users/Opto2/Dropbox/Curso de Extensao VHDL/Em Desenvolvimento/Aula7/tarefa/ROM_TX_RX_RAM_v2/ROM_TX_RX_RAM_v2_TB.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture behavioral of entity biestavel [biestavel_default]
Compiling architecture behavioral of entity counter_limit [counter_limit_default]
Compiling architecture behavioral of entity counter_pulse [\counter_pulse(4)\]
Compiling architecture behavioral of entity tx_counters [tx_counters_default]
Compiling architecture behavioral of entity ShiftRegister [\ShiftRegister(11)\]
Compiling architecture behavioral of entity tx_rs232 [\tx_rs232(8)\]
Compiling architecture behavioral of entity ShiftRegisterSP [shiftregistersp_default]
Compiling architecture behavioral of entity RX_RS232_MAIN [rx_rs232_main_default]
Compiling architecture behavioral of entity Tx_Rx [tx_rx_default]
Compiling architecture behavioral of entity generic_ROM_clk [\generic_ROM_clk(8,3)\]
Compiling architecture behavioral of entity generic_RAM_clk [\generic_RAM_clk(8,3)\]
Compiling architecture behavioral of entity ROM_TX_RX_RAM_v2 [\ROM_TX_RX_RAM_v2(8,3)\]
Compiling architecture behavior of entity rom_tx_rx_ram_v2_tb
Time Resolution for simulation is 1ps.
Waiting for 9 sub-compilation(s) to finish...
Compiled 29 VHDL Units
Built simulation executable C:/Users/Opto2/Dropbox/Curso de Extensao VHDL/Em Desenvolvimento/Aula7/tarefa/ROM_TX_RX_RAM_v2/ROM_TX_RX_RAM_v2_TB_isim_beh.exe
Fuse Memory Usage: 34324 KB
Fuse CPU Usage: 859 ms
