Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Mon Jan 13 23:02:16 2025
| Host         : LAPTOP-DUUNQKAE running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file ZYNQ_CORE_wrapper_timing_summary_routed.rpt -pb ZYNQ_CORE_wrapper_timing_summary_routed.pb -rpx ZYNQ_CORE_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : ZYNQ_CORE_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     14.706        0.000                      0                  176        0.106        0.000                      0                  176        9.020        0.000                       0                    90  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0         14.706        0.000                      0                  121        0.106        0.000                      0                  121        9.020        0.000                       0                    90  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0              16.221        0.000                      0                   55        0.709        0.000                      0                   55  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk_fpga_0                  
(none)                      clk_fpga_0    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       14.706ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.706ns  (required time - arrival time)
  Source:                 ZYNQ_CORE_i/LED_0/inst/time_count_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ZYNQ_CORE_i/LED_0/inst/time_count_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.995ns  (logic 1.283ns (25.684%)  route 3.712ns (74.316%))
  Logic Levels:           4  (LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.859ns = ( 22.859 - 20.000 ) 
    Source Clock Delay      (SCD):    3.154ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=90, routed)          1.860     3.154    ZYNQ_CORE_i/LED_0/inst/clk
    SLICE_X111Y64        FDCE                                         r  ZYNQ_CORE_i/LED_0/inst/time_count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y64        FDCE (Prop_fdce_C_Q)         0.419     3.573 f  ZYNQ_CORE_i/LED_0/inst/time_count_reg[20]/Q
                         net (fo=2, routed)           0.817     4.390    ZYNQ_CORE_i/LED_0/inst/time_count[20]
    SLICE_X111Y65        LUT4 (Prop_lut4_I1_O)        0.296     4.686 r  ZYNQ_CORE_i/LED_0/inst/time_count[0]_i_4/O
                         net (fo=1, routed)           1.156     5.842    ZYNQ_CORE_i/LED_0/inst/time_count[0]_i_4_n_0
    SLICE_X111Y62        LUT6 (Prop_lut6_I1_O)        0.124     5.966 r  ZYNQ_CORE_i/LED_0/inst/time_count[0]_i_2/O
                         net (fo=2, routed)           0.611     6.576    ZYNQ_CORE_i/LED_0/inst/time_count[0]_i_2_n_0
    SLICE_X111Y61        LUT2 (Prop_lut2_I0_O)        0.118     6.694 r  ZYNQ_CORE_i/LED_0/inst/led_state[1]_i_3/O
                         net (fo=27, routed)          1.129     7.823    ZYNQ_CORE_i/LED_0/inst/led_state[1]_i_3_n_0
    SLICE_X111Y65        LUT2 (Prop_lut2_I0_O)        0.326     8.149 r  ZYNQ_CORE_i/LED_0/inst/time_count[21]_i_1/O
                         net (fo=1, routed)           0.000     8.149    ZYNQ_CORE_i/LED_0/inst/time_count_1[21]
    SLICE_X111Y65        FDCE                                         r  ZYNQ_CORE_i/LED_0/inst/time_count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=90, routed)          1.680    22.859    ZYNQ_CORE_i/LED_0/inst/clk
    SLICE_X111Y65        FDCE                                         r  ZYNQ_CORE_i/LED_0/inst/time_count_reg[21]/C
                         clock pessimism              0.269    23.128    
                         clock uncertainty           -0.302    22.826    
    SLICE_X111Y65        FDCE (Setup_fdce_C_D)        0.029    22.855    ZYNQ_CORE_i/LED_0/inst/time_count_reg[21]
  -------------------------------------------------------------------
                         required time                         22.855    
                         arrival time                          -8.149    
  -------------------------------------------------------------------
                         slack                                 14.706    

Slack (MET) :             14.710ns  (required time - arrival time)
  Source:                 ZYNQ_CORE_i/LED_0/inst/time_count_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ZYNQ_CORE_i/LED_0/inst/time_count_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.993ns  (logic 1.283ns (25.694%)  route 3.710ns (74.306%))
  Logic Levels:           4  (LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.859ns = ( 22.859 - 20.000 ) 
    Source Clock Delay      (SCD):    3.154ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=90, routed)          1.860     3.154    ZYNQ_CORE_i/LED_0/inst/clk
    SLICE_X111Y64        FDCE                                         r  ZYNQ_CORE_i/LED_0/inst/time_count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y64        FDCE (Prop_fdce_C_Q)         0.419     3.573 f  ZYNQ_CORE_i/LED_0/inst/time_count_reg[20]/Q
                         net (fo=2, routed)           0.817     4.390    ZYNQ_CORE_i/LED_0/inst/time_count[20]
    SLICE_X111Y65        LUT4 (Prop_lut4_I1_O)        0.296     4.686 r  ZYNQ_CORE_i/LED_0/inst/time_count[0]_i_4/O
                         net (fo=1, routed)           1.156     5.842    ZYNQ_CORE_i/LED_0/inst/time_count[0]_i_4_n_0
    SLICE_X111Y62        LUT6 (Prop_lut6_I1_O)        0.124     5.966 r  ZYNQ_CORE_i/LED_0/inst/time_count[0]_i_2/O
                         net (fo=2, routed)           0.611     6.576    ZYNQ_CORE_i/LED_0/inst/time_count[0]_i_2_n_0
    SLICE_X111Y61        LUT2 (Prop_lut2_I0_O)        0.118     6.694 r  ZYNQ_CORE_i/LED_0/inst/led_state[1]_i_3/O
                         net (fo=27, routed)          1.127     7.821    ZYNQ_CORE_i/LED_0/inst/led_state[1]_i_3_n_0
    SLICE_X111Y65        LUT2 (Prop_lut2_I0_O)        0.326     8.147 r  ZYNQ_CORE_i/LED_0/inst/time_count[23]_i_1/O
                         net (fo=1, routed)           0.000     8.147    ZYNQ_CORE_i/LED_0/inst/time_count_1[23]
    SLICE_X111Y65        FDCE                                         r  ZYNQ_CORE_i/LED_0/inst/time_count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=90, routed)          1.680    22.859    ZYNQ_CORE_i/LED_0/inst/clk
    SLICE_X111Y65        FDCE                                         r  ZYNQ_CORE_i/LED_0/inst/time_count_reg[23]/C
                         clock pessimism              0.269    23.128    
                         clock uncertainty           -0.302    22.826    
    SLICE_X111Y65        FDCE (Setup_fdce_C_D)        0.031    22.857    ZYNQ_CORE_i/LED_0/inst/time_count_reg[23]
  -------------------------------------------------------------------
                         required time                         22.857    
                         arrival time                          -8.147    
  -------------------------------------------------------------------
                         slack                                 14.710    

Slack (MET) :             14.726ns  (required time - arrival time)
  Source:                 ZYNQ_CORE_i/LED_0/inst/time_count_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ZYNQ_CORE_i/LED_0/inst/time_count_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.021ns  (logic 1.309ns (26.069%)  route 3.712ns (73.931%))
  Logic Levels:           4  (LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.859ns = ( 22.859 - 20.000 ) 
    Source Clock Delay      (SCD):    3.154ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=90, routed)          1.860     3.154    ZYNQ_CORE_i/LED_0/inst/clk
    SLICE_X111Y64        FDCE                                         r  ZYNQ_CORE_i/LED_0/inst/time_count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y64        FDCE (Prop_fdce_C_Q)         0.419     3.573 f  ZYNQ_CORE_i/LED_0/inst/time_count_reg[20]/Q
                         net (fo=2, routed)           0.817     4.390    ZYNQ_CORE_i/LED_0/inst/time_count[20]
    SLICE_X111Y65        LUT4 (Prop_lut4_I1_O)        0.296     4.686 r  ZYNQ_CORE_i/LED_0/inst/time_count[0]_i_4/O
                         net (fo=1, routed)           1.156     5.842    ZYNQ_CORE_i/LED_0/inst/time_count[0]_i_4_n_0
    SLICE_X111Y62        LUT6 (Prop_lut6_I1_O)        0.124     5.966 r  ZYNQ_CORE_i/LED_0/inst/time_count[0]_i_2/O
                         net (fo=2, routed)           0.611     6.576    ZYNQ_CORE_i/LED_0/inst/time_count[0]_i_2_n_0
    SLICE_X111Y61        LUT2 (Prop_lut2_I0_O)        0.118     6.694 r  ZYNQ_CORE_i/LED_0/inst/led_state[1]_i_3/O
                         net (fo=27, routed)          1.129     7.823    ZYNQ_CORE_i/LED_0/inst/led_state[1]_i_3_n_0
    SLICE_X111Y65        LUT2 (Prop_lut2_I0_O)        0.352     8.175 r  ZYNQ_CORE_i/LED_0/inst/time_count[22]_i_1/O
                         net (fo=1, routed)           0.000     8.175    ZYNQ_CORE_i/LED_0/inst/time_count_1[22]
    SLICE_X111Y65        FDCE                                         r  ZYNQ_CORE_i/LED_0/inst/time_count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=90, routed)          1.680    22.859    ZYNQ_CORE_i/LED_0/inst/clk
    SLICE_X111Y65        FDCE                                         r  ZYNQ_CORE_i/LED_0/inst/time_count_reg[22]/C
                         clock pessimism              0.269    23.128    
                         clock uncertainty           -0.302    22.826    
    SLICE_X111Y65        FDCE (Setup_fdce_C_D)        0.075    22.901    ZYNQ_CORE_i/LED_0/inst/time_count_reg[22]
  -------------------------------------------------------------------
                         required time                         22.901    
                         arrival time                          -8.175    
  -------------------------------------------------------------------
                         slack                                 14.726    

Slack (MET) :             14.728ns  (required time - arrival time)
  Source:                 ZYNQ_CORE_i/LED_0/inst/time_count_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ZYNQ_CORE_i/LED_0/inst/time_count_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.019ns  (logic 1.309ns (26.079%)  route 3.710ns (73.921%))
  Logic Levels:           4  (LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.859ns = ( 22.859 - 20.000 ) 
    Source Clock Delay      (SCD):    3.154ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=90, routed)          1.860     3.154    ZYNQ_CORE_i/LED_0/inst/clk
    SLICE_X111Y64        FDCE                                         r  ZYNQ_CORE_i/LED_0/inst/time_count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y64        FDCE (Prop_fdce_C_Q)         0.419     3.573 f  ZYNQ_CORE_i/LED_0/inst/time_count_reg[20]/Q
                         net (fo=2, routed)           0.817     4.390    ZYNQ_CORE_i/LED_0/inst/time_count[20]
    SLICE_X111Y65        LUT4 (Prop_lut4_I1_O)        0.296     4.686 r  ZYNQ_CORE_i/LED_0/inst/time_count[0]_i_4/O
                         net (fo=1, routed)           1.156     5.842    ZYNQ_CORE_i/LED_0/inst/time_count[0]_i_4_n_0
    SLICE_X111Y62        LUT6 (Prop_lut6_I1_O)        0.124     5.966 r  ZYNQ_CORE_i/LED_0/inst/time_count[0]_i_2/O
                         net (fo=2, routed)           0.611     6.576    ZYNQ_CORE_i/LED_0/inst/time_count[0]_i_2_n_0
    SLICE_X111Y61        LUT2 (Prop_lut2_I0_O)        0.118     6.694 r  ZYNQ_CORE_i/LED_0/inst/led_state[1]_i_3/O
                         net (fo=27, routed)          1.127     7.821    ZYNQ_CORE_i/LED_0/inst/led_state[1]_i_3_n_0
    SLICE_X111Y65        LUT2 (Prop_lut2_I0_O)        0.352     8.173 r  ZYNQ_CORE_i/LED_0/inst/time_count[24]_i_1/O
                         net (fo=1, routed)           0.000     8.173    ZYNQ_CORE_i/LED_0/inst/time_count_1[24]
    SLICE_X111Y65        FDCE                                         r  ZYNQ_CORE_i/LED_0/inst/time_count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=90, routed)          1.680    22.859    ZYNQ_CORE_i/LED_0/inst/clk
    SLICE_X111Y65        FDCE                                         r  ZYNQ_CORE_i/LED_0/inst/time_count_reg[24]/C
                         clock pessimism              0.269    23.128    
                         clock uncertainty           -0.302    22.826    
    SLICE_X111Y65        FDCE (Setup_fdce_C_D)        0.075    22.901    ZYNQ_CORE_i/LED_0/inst/time_count_reg[24]
  -------------------------------------------------------------------
                         required time                         22.901    
                         arrival time                          -8.173    
  -------------------------------------------------------------------
                         slack                                 14.728    

Slack (MET) :             14.891ns  (required time - arrival time)
  Source:                 ZYNQ_CORE_i/LED_0/inst/time_count_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ZYNQ_CORE_i/LED_0/inst/time_count_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.836ns  (logic 1.283ns (26.529%)  route 3.553ns (73.471%))
  Logic Levels:           4  (LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.860ns = ( 22.860 - 20.000 ) 
    Source Clock Delay      (SCD):    3.154ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=90, routed)          1.860     3.154    ZYNQ_CORE_i/LED_0/inst/clk
    SLICE_X111Y64        FDCE                                         r  ZYNQ_CORE_i/LED_0/inst/time_count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y64        FDCE (Prop_fdce_C_Q)         0.419     3.573 f  ZYNQ_CORE_i/LED_0/inst/time_count_reg[20]/Q
                         net (fo=2, routed)           0.817     4.390    ZYNQ_CORE_i/LED_0/inst/time_count[20]
    SLICE_X111Y65        LUT4 (Prop_lut4_I1_O)        0.296     4.686 r  ZYNQ_CORE_i/LED_0/inst/time_count[0]_i_4/O
                         net (fo=1, routed)           1.156     5.842    ZYNQ_CORE_i/LED_0/inst/time_count[0]_i_4_n_0
    SLICE_X111Y62        LUT6 (Prop_lut6_I1_O)        0.124     5.966 r  ZYNQ_CORE_i/LED_0/inst/time_count[0]_i_2/O
                         net (fo=2, routed)           0.611     6.576    ZYNQ_CORE_i/LED_0/inst/time_count[0]_i_2_n_0
    SLICE_X111Y61        LUT2 (Prop_lut2_I0_O)        0.118     6.694 r  ZYNQ_CORE_i/LED_0/inst/led_state[1]_i_3/O
                         net (fo=27, routed)          0.970     7.664    ZYNQ_CORE_i/LED_0/inst/led_state[1]_i_3_n_0
    SLICE_X111Y64        LUT2 (Prop_lut2_I0_O)        0.326     7.990 r  ZYNQ_CORE_i/LED_0/inst/time_count[17]_i_1/O
                         net (fo=1, routed)           0.000     7.990    ZYNQ_CORE_i/LED_0/inst/time_count_1[17]
    SLICE_X111Y64        FDCE                                         r  ZYNQ_CORE_i/LED_0/inst/time_count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=90, routed)          1.681    22.860    ZYNQ_CORE_i/LED_0/inst/clk
    SLICE_X111Y64        FDCE                                         r  ZYNQ_CORE_i/LED_0/inst/time_count_reg[17]/C
                         clock pessimism              0.294    23.154    
                         clock uncertainty           -0.302    22.852    
    SLICE_X111Y64        FDCE (Setup_fdce_C_D)        0.029    22.881    ZYNQ_CORE_i/LED_0/inst/time_count_reg[17]
  -------------------------------------------------------------------
                         required time                         22.881    
                         arrival time                          -7.990    
  -------------------------------------------------------------------
                         slack                                 14.891    

Slack (MET) :             14.895ns  (required time - arrival time)
  Source:                 ZYNQ_CORE_i/LED_0/inst/time_count_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ZYNQ_CORE_i/LED_0/inst/time_count_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.834ns  (logic 1.283ns (26.540%)  route 3.551ns (73.460%))
  Logic Levels:           4  (LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.860ns = ( 22.860 - 20.000 ) 
    Source Clock Delay      (SCD):    3.154ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=90, routed)          1.860     3.154    ZYNQ_CORE_i/LED_0/inst/clk
    SLICE_X111Y64        FDCE                                         r  ZYNQ_CORE_i/LED_0/inst/time_count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y64        FDCE (Prop_fdce_C_Q)         0.419     3.573 f  ZYNQ_CORE_i/LED_0/inst/time_count_reg[20]/Q
                         net (fo=2, routed)           0.817     4.390    ZYNQ_CORE_i/LED_0/inst/time_count[20]
    SLICE_X111Y65        LUT4 (Prop_lut4_I1_O)        0.296     4.686 r  ZYNQ_CORE_i/LED_0/inst/time_count[0]_i_4/O
                         net (fo=1, routed)           1.156     5.842    ZYNQ_CORE_i/LED_0/inst/time_count[0]_i_4_n_0
    SLICE_X111Y62        LUT6 (Prop_lut6_I1_O)        0.124     5.966 r  ZYNQ_CORE_i/LED_0/inst/time_count[0]_i_2/O
                         net (fo=2, routed)           0.611     6.576    ZYNQ_CORE_i/LED_0/inst/time_count[0]_i_2_n_0
    SLICE_X111Y61        LUT2 (Prop_lut2_I0_O)        0.118     6.694 r  ZYNQ_CORE_i/LED_0/inst/led_state[1]_i_3/O
                         net (fo=27, routed)          0.968     7.662    ZYNQ_CORE_i/LED_0/inst/led_state[1]_i_3_n_0
    SLICE_X111Y64        LUT2 (Prop_lut2_I0_O)        0.326     7.988 r  ZYNQ_CORE_i/LED_0/inst/time_count[19]_i_1/O
                         net (fo=1, routed)           0.000     7.988    ZYNQ_CORE_i/LED_0/inst/time_count_1[19]
    SLICE_X111Y64        FDCE                                         r  ZYNQ_CORE_i/LED_0/inst/time_count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=90, routed)          1.681    22.860    ZYNQ_CORE_i/LED_0/inst/clk
    SLICE_X111Y64        FDCE                                         r  ZYNQ_CORE_i/LED_0/inst/time_count_reg[19]/C
                         clock pessimism              0.294    23.154    
                         clock uncertainty           -0.302    22.852    
    SLICE_X111Y64        FDCE (Setup_fdce_C_D)        0.031    22.883    ZYNQ_CORE_i/LED_0/inst/time_count_reg[19]
  -------------------------------------------------------------------
                         required time                         22.883    
                         arrival time                          -7.988    
  -------------------------------------------------------------------
                         slack                                 14.895    

Slack (MET) :             14.911ns  (required time - arrival time)
  Source:                 ZYNQ_CORE_i/LED_0/inst/time_count_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ZYNQ_CORE_i/LED_0/inst/time_count_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.862ns  (logic 1.309ns (26.922%)  route 3.553ns (73.078%))
  Logic Levels:           4  (LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.860ns = ( 22.860 - 20.000 ) 
    Source Clock Delay      (SCD):    3.154ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=90, routed)          1.860     3.154    ZYNQ_CORE_i/LED_0/inst/clk
    SLICE_X111Y64        FDCE                                         r  ZYNQ_CORE_i/LED_0/inst/time_count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y64        FDCE (Prop_fdce_C_Q)         0.419     3.573 f  ZYNQ_CORE_i/LED_0/inst/time_count_reg[20]/Q
                         net (fo=2, routed)           0.817     4.390    ZYNQ_CORE_i/LED_0/inst/time_count[20]
    SLICE_X111Y65        LUT4 (Prop_lut4_I1_O)        0.296     4.686 r  ZYNQ_CORE_i/LED_0/inst/time_count[0]_i_4/O
                         net (fo=1, routed)           1.156     5.842    ZYNQ_CORE_i/LED_0/inst/time_count[0]_i_4_n_0
    SLICE_X111Y62        LUT6 (Prop_lut6_I1_O)        0.124     5.966 r  ZYNQ_CORE_i/LED_0/inst/time_count[0]_i_2/O
                         net (fo=2, routed)           0.611     6.576    ZYNQ_CORE_i/LED_0/inst/time_count[0]_i_2_n_0
    SLICE_X111Y61        LUT2 (Prop_lut2_I0_O)        0.118     6.694 r  ZYNQ_CORE_i/LED_0/inst/led_state[1]_i_3/O
                         net (fo=27, routed)          0.970     7.664    ZYNQ_CORE_i/LED_0/inst/led_state[1]_i_3_n_0
    SLICE_X111Y64        LUT2 (Prop_lut2_I0_O)        0.352     8.016 r  ZYNQ_CORE_i/LED_0/inst/time_count[18]_i_1/O
                         net (fo=1, routed)           0.000     8.016    ZYNQ_CORE_i/LED_0/inst/time_count_1[18]
    SLICE_X111Y64        FDCE                                         r  ZYNQ_CORE_i/LED_0/inst/time_count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=90, routed)          1.681    22.860    ZYNQ_CORE_i/LED_0/inst/clk
    SLICE_X111Y64        FDCE                                         r  ZYNQ_CORE_i/LED_0/inst/time_count_reg[18]/C
                         clock pessimism              0.294    23.154    
                         clock uncertainty           -0.302    22.852    
    SLICE_X111Y64        FDCE (Setup_fdce_C_D)        0.075    22.927    ZYNQ_CORE_i/LED_0/inst/time_count_reg[18]
  -------------------------------------------------------------------
                         required time                         22.927    
                         arrival time                          -8.016    
  -------------------------------------------------------------------
                         slack                                 14.911    

Slack (MET) :             14.913ns  (required time - arrival time)
  Source:                 ZYNQ_CORE_i/LED_0/inst/time_count_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ZYNQ_CORE_i/LED_0/inst/time_count_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.860ns  (logic 1.309ns (26.933%)  route 3.551ns (73.067%))
  Logic Levels:           4  (LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.860ns = ( 22.860 - 20.000 ) 
    Source Clock Delay      (SCD):    3.154ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=90, routed)          1.860     3.154    ZYNQ_CORE_i/LED_0/inst/clk
    SLICE_X111Y64        FDCE                                         r  ZYNQ_CORE_i/LED_0/inst/time_count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y64        FDCE (Prop_fdce_C_Q)         0.419     3.573 f  ZYNQ_CORE_i/LED_0/inst/time_count_reg[20]/Q
                         net (fo=2, routed)           0.817     4.390    ZYNQ_CORE_i/LED_0/inst/time_count[20]
    SLICE_X111Y65        LUT4 (Prop_lut4_I1_O)        0.296     4.686 r  ZYNQ_CORE_i/LED_0/inst/time_count[0]_i_4/O
                         net (fo=1, routed)           1.156     5.842    ZYNQ_CORE_i/LED_0/inst/time_count[0]_i_4_n_0
    SLICE_X111Y62        LUT6 (Prop_lut6_I1_O)        0.124     5.966 r  ZYNQ_CORE_i/LED_0/inst/time_count[0]_i_2/O
                         net (fo=2, routed)           0.611     6.576    ZYNQ_CORE_i/LED_0/inst/time_count[0]_i_2_n_0
    SLICE_X111Y61        LUT2 (Prop_lut2_I0_O)        0.118     6.694 r  ZYNQ_CORE_i/LED_0/inst/led_state[1]_i_3/O
                         net (fo=27, routed)          0.968     7.662    ZYNQ_CORE_i/LED_0/inst/led_state[1]_i_3_n_0
    SLICE_X111Y64        LUT2 (Prop_lut2_I0_O)        0.352     8.014 r  ZYNQ_CORE_i/LED_0/inst/time_count[20]_i_1/O
                         net (fo=1, routed)           0.000     8.014    ZYNQ_CORE_i/LED_0/inst/time_count_1[20]
    SLICE_X111Y64        FDCE                                         r  ZYNQ_CORE_i/LED_0/inst/time_count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=90, routed)          1.681    22.860    ZYNQ_CORE_i/LED_0/inst/clk
    SLICE_X111Y64        FDCE                                         r  ZYNQ_CORE_i/LED_0/inst/time_count_reg[20]/C
                         clock pessimism              0.294    23.154    
                         clock uncertainty           -0.302    22.852    
    SLICE_X111Y64        FDCE (Setup_fdce_C_D)        0.075    22.927    ZYNQ_CORE_i/LED_0/inst/time_count_reg[20]
  -------------------------------------------------------------------
                         required time                         22.927    
                         arrival time                          -8.014    
  -------------------------------------------------------------------
                         slack                                 14.913    

Slack (MET) :             14.992ns  (required time - arrival time)
  Source:                 ZYNQ_CORE_i/LED_0/inst/time_count_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ZYNQ_CORE_i/LED_0/inst/time_count_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.711ns  (logic 1.283ns (27.232%)  route 3.428ns (72.768%))
  Logic Levels:           4  (LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.859ns = ( 22.859 - 20.000 ) 
    Source Clock Delay      (SCD):    3.154ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=90, routed)          1.860     3.154    ZYNQ_CORE_i/LED_0/inst/clk
    SLICE_X111Y64        FDCE                                         r  ZYNQ_CORE_i/LED_0/inst/time_count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y64        FDCE (Prop_fdce_C_Q)         0.419     3.573 f  ZYNQ_CORE_i/LED_0/inst/time_count_reg[20]/Q
                         net (fo=2, routed)           0.817     4.390    ZYNQ_CORE_i/LED_0/inst/time_count[20]
    SLICE_X111Y65        LUT4 (Prop_lut4_I1_O)        0.296     4.686 r  ZYNQ_CORE_i/LED_0/inst/time_count[0]_i_4/O
                         net (fo=1, routed)           1.156     5.842    ZYNQ_CORE_i/LED_0/inst/time_count[0]_i_4_n_0
    SLICE_X111Y62        LUT6 (Prop_lut6_I1_O)        0.124     5.966 r  ZYNQ_CORE_i/LED_0/inst/time_count[0]_i_2/O
                         net (fo=2, routed)           0.611     6.576    ZYNQ_CORE_i/LED_0/inst/time_count[0]_i_2_n_0
    SLICE_X111Y61        LUT2 (Prop_lut2_I0_O)        0.118     6.694 r  ZYNQ_CORE_i/LED_0/inst/led_state[1]_i_3/O
                         net (fo=27, routed)          0.845     7.539    ZYNQ_CORE_i/LED_0/inst/led_state[1]_i_3_n_0
    SLICE_X111Y65        LUT2 (Prop_lut2_I0_O)        0.326     7.865 r  ZYNQ_CORE_i/LED_0/inst/time_count[25]_i_2/O
                         net (fo=1, routed)           0.000     7.865    ZYNQ_CORE_i/LED_0/inst/time_count_1[25]
    SLICE_X111Y65        FDCE                                         r  ZYNQ_CORE_i/LED_0/inst/time_count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=90, routed)          1.680    22.859    ZYNQ_CORE_i/LED_0/inst/clk
    SLICE_X111Y65        FDCE                                         r  ZYNQ_CORE_i/LED_0/inst/time_count_reg[25]/C
                         clock pessimism              0.269    23.128    
                         clock uncertainty           -0.302    22.826    
    SLICE_X111Y65        FDCE (Setup_fdce_C_D)        0.031    22.857    ZYNQ_CORE_i/LED_0/inst/time_count_reg[25]
  -------------------------------------------------------------------
                         required time                         22.857    
                         arrival time                          -7.865    
  -------------------------------------------------------------------
                         slack                                 14.992    

Slack (MET) :             15.026ns  (required time - arrival time)
  Source:                 ZYNQ_CORE_i/LED_0/inst/time_count_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ZYNQ_CORE_i/LED_0/inst/time_count_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.676ns  (logic 1.283ns (27.437%)  route 3.393ns (72.563%))
  Logic Levels:           4  (LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.860ns = ( 22.860 - 20.000 ) 
    Source Clock Delay      (SCD):    3.154ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=90, routed)          1.860     3.154    ZYNQ_CORE_i/LED_0/inst/clk
    SLICE_X111Y64        FDCE                                         r  ZYNQ_CORE_i/LED_0/inst/time_count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y64        FDCE (Prop_fdce_C_Q)         0.419     3.573 f  ZYNQ_CORE_i/LED_0/inst/time_count_reg[20]/Q
                         net (fo=2, routed)           0.817     4.390    ZYNQ_CORE_i/LED_0/inst/time_count[20]
    SLICE_X111Y65        LUT4 (Prop_lut4_I1_O)        0.296     4.686 r  ZYNQ_CORE_i/LED_0/inst/time_count[0]_i_4/O
                         net (fo=1, routed)           1.156     5.842    ZYNQ_CORE_i/LED_0/inst/time_count[0]_i_4_n_0
    SLICE_X111Y62        LUT6 (Prop_lut6_I1_O)        0.124     5.966 r  ZYNQ_CORE_i/LED_0/inst/time_count[0]_i_2/O
                         net (fo=2, routed)           0.611     6.576    ZYNQ_CORE_i/LED_0/inst/time_count[0]_i_2_n_0
    SLICE_X111Y61        LUT2 (Prop_lut2_I0_O)        0.118     6.694 r  ZYNQ_CORE_i/LED_0/inst/led_state[1]_i_3/O
                         net (fo=27, routed)          0.810     7.504    ZYNQ_CORE_i/LED_0/inst/led_state[1]_i_3_n_0
    SLICE_X111Y63        LUT2 (Prop_lut2_I0_O)        0.326     7.830 r  ZYNQ_CORE_i/LED_0/inst/time_count[13]_i_1/O
                         net (fo=1, routed)           0.000     7.830    ZYNQ_CORE_i/LED_0/inst/time_count_1[13]
    SLICE_X111Y63        FDCE                                         r  ZYNQ_CORE_i/LED_0/inst/time_count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=90, routed)          1.681    22.860    ZYNQ_CORE_i/LED_0/inst/clk
    SLICE_X111Y63        FDCE                                         r  ZYNQ_CORE_i/LED_0/inst/time_count_reg[13]/C
                         clock pessimism              0.269    23.129    
                         clock uncertainty           -0.302    22.827    
    SLICE_X111Y63        FDCE (Setup_fdce_C_D)        0.029    22.856    ZYNQ_CORE_i/LED_0/inst/time_count_reg[13]
  -------------------------------------------------------------------
                         required time                         22.856    
                         arrival time                          -7.830    
  -------------------------------------------------------------------
                         slack                                 15.026    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 ZYNQ_CORE_i/rst_ps7_0_50M/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ZYNQ_CORE_i/rst_ps7_0_50M/U0/EXT_LPF/lpf_exr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.269ns
    Source Clock Delay      (SCD):    0.968ns
    Clock Pessimism Removal (CPR):    0.288ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=90, routed)          0.632     0.968    ZYNQ_CORE_i/rst_ps7_0_50M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X113Y63        FDRE                                         r  ZYNQ_CORE_i/rst_ps7_0_50M/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y63        FDRE (Prop_fdre_C_Q)         0.141     1.109 r  ZYNQ_CORE_i/rst_ps7_0_50M/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]/Q
                         net (fo=1, routed)           0.054     1.163    ZYNQ_CORE_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_lpf[0]
    SLICE_X112Y63        LUT5 (Prop_lut5_I4_O)        0.045     1.208 r  ZYNQ_CORE_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/lpf_exr_i_1/O
                         net (fo=1, routed)           0.000     1.208    ZYNQ_CORE_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT_n_0
    SLICE_X112Y63        FDRE                                         r  ZYNQ_CORE_i/rst_ps7_0_50M/U0/EXT_LPF/lpf_exr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=90, routed)          0.903     1.269    ZYNQ_CORE_i/rst_ps7_0_50M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X112Y63        FDRE                                         r  ZYNQ_CORE_i/rst_ps7_0_50M/U0/EXT_LPF/lpf_exr_reg/C
                         clock pessimism             -0.288     0.981    
    SLICE_X112Y63        FDRE (Hold_fdre_C_D)         0.121     1.102    ZYNQ_CORE_i/rst_ps7_0_50M/U0/EXT_LPF/lpf_exr_reg
  -------------------------------------------------------------------
                         required time                         -1.102    
                         arrival time                           1.208    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 ZYNQ_CORE_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ZYNQ_CORE_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.265ns
    Source Clock Delay      (SCD):    0.965ns
    Clock Pessimism Removal (CPR):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=90, routed)          0.629     0.965    ZYNQ_CORE_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X110Y68        FDRE                                         r  ZYNQ_CORE_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y68        FDRE (Prop_fdre_C_Q)         0.141     1.106 r  ZYNQ_CORE_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.065     1.171    ZYNQ_CORE_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/Q
    SLICE_X110Y68        FDRE                                         r  ZYNQ_CORE_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=90, routed)          0.899     1.265    ZYNQ_CORE_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X110Y68        FDRE                                         r  ZYNQ_CORE_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.300     0.965    
    SLICE_X110Y68        FDRE (Hold_fdre_C_D)         0.075     1.040    ZYNQ_CORE_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -1.040    
                         arrival time                           1.171    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 ZYNQ_CORE_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ZYNQ_CORE_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.269ns
    Source Clock Delay      (SCD):    0.968ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=90, routed)          0.632     0.968    ZYNQ_CORE_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X112Y63        FDRE                                         r  ZYNQ_CORE_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y63        FDRE (Prop_fdre_C_Q)         0.164     1.132 r  ZYNQ_CORE_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056     1.187    ZYNQ_CORE_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/Q
    SLICE_X112Y63        FDRE                                         r  ZYNQ_CORE_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=90, routed)          0.903     1.269    ZYNQ_CORE_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X112Y63        FDRE                                         r  ZYNQ_CORE_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.301     0.968    
    SLICE_X112Y63        FDRE (Hold_fdre_C_D)         0.060     1.028    ZYNQ_CORE_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -1.028    
                         arrival time                           1.187    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 ZYNQ_CORE_i/LED_0/inst/cnt_us_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ZYNQ_CORE_i/LED_0/inst/cnt_us_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.918%)  route 0.110ns (37.082%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.272ns
    Source Clock Delay      (SCD):    0.970ns
    Clock Pessimism Removal (CPR):    0.289ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=90, routed)          0.634     0.970    ZYNQ_CORE_i/LED_0/inst/clk
    SLICE_X113Y61        FDCE                                         r  ZYNQ_CORE_i/LED_0/inst/cnt_us_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y61        FDCE (Prop_fdce_C_Q)         0.141     1.111 r  ZYNQ_CORE_i/LED_0/inst/cnt_us_reg[0]/Q
                         net (fo=7, routed)           0.110     1.220    ZYNQ_CORE_i/LED_0/inst/cnt_us[0]
    SLICE_X112Y61        LUT6 (Prop_lut6_I5_O)        0.045     1.265 r  ZYNQ_CORE_i/LED_0/inst/cnt_us[1]_i_1/O
                         net (fo=1, routed)           0.000     1.265    ZYNQ_CORE_i/LED_0/inst/cnt_us_2[1]
    SLICE_X112Y61        FDCE                                         r  ZYNQ_CORE_i/LED_0/inst/cnt_us_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=90, routed)          0.906     1.272    ZYNQ_CORE_i/LED_0/inst/clk
    SLICE_X112Y61        FDCE                                         r  ZYNQ_CORE_i/LED_0/inst/cnt_us_reg[1]/C
                         clock pessimism             -0.289     0.983    
    SLICE_X112Y61        FDCE (Hold_fdce_C_D)         0.121     1.104    ZYNQ_CORE_i/LED_0/inst/cnt_us_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.104    
                         arrival time                           1.265    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 ZYNQ_CORE_i/rst_ps7_0_50M/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ZYNQ_CORE_i/rst_ps7_0_50M/U0/SEQ/pr_dec_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.209ns (74.615%)  route 0.071ns (25.385%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.268ns
    Source Clock Delay      (SCD):    0.968ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=90, routed)          0.632     0.968    ZYNQ_CORE_i/rst_ps7_0_50M/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X112Y65        FDRE                                         r  ZYNQ_CORE_i/rst_ps7_0_50M/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y65        FDRE (Prop_fdre_C_Q)         0.164     1.132 r  ZYNQ_CORE_i/rst_ps7_0_50M/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/Q
                         net (fo=5, routed)           0.071     1.203    ZYNQ_CORE_i/rst_ps7_0_50M/U0/SEQ/seq_cnt[3]
    SLICE_X113Y65        LUT4 (Prop_lut4_I1_O)        0.045     1.248 r  ZYNQ_CORE_i/rst_ps7_0_50M/U0/SEQ/pr_dec[0]_i_1/O
                         net (fo=1, routed)           0.000     1.248    ZYNQ_CORE_i/rst_ps7_0_50M/U0/SEQ/p_3_out[0]
    SLICE_X113Y65        FDRE                                         r  ZYNQ_CORE_i/rst_ps7_0_50M/U0/SEQ/pr_dec_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=90, routed)          0.902     1.268    ZYNQ_CORE_i/rst_ps7_0_50M/U0/SEQ/slowest_sync_clk
    SLICE_X113Y65        FDRE                                         r  ZYNQ_CORE_i/rst_ps7_0_50M/U0/SEQ/pr_dec_reg[0]/C
                         clock pessimism             -0.287     0.981    
    SLICE_X113Y65        FDRE (Hold_fdre_C_D)         0.092     1.073    ZYNQ_CORE_i/rst_ps7_0_50M/U0/SEQ/pr_dec_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.073    
                         arrival time                           1.248    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 ZYNQ_CORE_i/LED_0/inst/cnt_us_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ZYNQ_CORE_i/LED_0/inst/cnt_us_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.579%)  route 0.132ns (41.421%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.272ns
    Source Clock Delay      (SCD):    0.970ns
    Clock Pessimism Removal (CPR):    0.289ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=90, routed)          0.634     0.970    ZYNQ_CORE_i/LED_0/inst/clk
    SLICE_X113Y61        FDCE                                         r  ZYNQ_CORE_i/LED_0/inst/cnt_us_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y61        FDCE (Prop_fdce_C_Q)         0.141     1.111 r  ZYNQ_CORE_i/LED_0/inst/cnt_us_reg[2]/Q
                         net (fo=6, routed)           0.132     1.242    ZYNQ_CORE_i/LED_0/inst/cnt_us[2]
    SLICE_X112Y61        LUT6 (Prop_lut6_I5_O)        0.045     1.287 r  ZYNQ_CORE_i/LED_0/inst/cnt_us[4]_i_1/O
                         net (fo=1, routed)           0.000     1.287    ZYNQ_CORE_i/LED_0/inst/cnt_us_2[4]
    SLICE_X112Y61        FDCE                                         r  ZYNQ_CORE_i/LED_0/inst/cnt_us_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=90, routed)          0.906     1.272    ZYNQ_CORE_i/LED_0/inst/clk
    SLICE_X112Y61        FDCE                                         r  ZYNQ_CORE_i/LED_0/inst/cnt_us_reg[4]/C
                         clock pessimism             -0.289     0.983    
    SLICE_X112Y61        FDCE (Hold_fdce_C_D)         0.120     1.103    ZYNQ_CORE_i/LED_0/inst/cnt_us_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.103    
                         arrival time                           1.287    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 ZYNQ_CORE_i/rst_ps7_0_50M/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ZYNQ_CORE_i/rst_ps7_0_50M/U0/SEQ/core_dec_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.209ns (71.524%)  route 0.083ns (28.476%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.268ns
    Source Clock Delay      (SCD):    0.968ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=90, routed)          0.632     0.968    ZYNQ_CORE_i/rst_ps7_0_50M/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X112Y65        FDRE                                         r  ZYNQ_CORE_i/rst_ps7_0_50M/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y65        FDRE (Prop_fdre_C_Q)         0.164     1.132 r  ZYNQ_CORE_i/rst_ps7_0_50M/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/Q
                         net (fo=7, routed)           0.083     1.215    ZYNQ_CORE_i/rst_ps7_0_50M/U0/SEQ/seq_cnt[0]
    SLICE_X113Y65        LUT4 (Prop_lut4_I1_O)        0.045     1.260 r  ZYNQ_CORE_i/rst_ps7_0_50M/U0/SEQ/pr_dec0/O
                         net (fo=1, routed)           0.000     1.260    ZYNQ_CORE_i/rst_ps7_0_50M/U0/SEQ/pr_dec0__0
    SLICE_X113Y65        FDRE                                         r  ZYNQ_CORE_i/rst_ps7_0_50M/U0/SEQ/core_dec_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=90, routed)          0.902     1.268    ZYNQ_CORE_i/rst_ps7_0_50M/U0/SEQ/slowest_sync_clk
    SLICE_X113Y65        FDRE                                         r  ZYNQ_CORE_i/rst_ps7_0_50M/U0/SEQ/core_dec_reg[1]/C
                         clock pessimism             -0.287     0.981    
    SLICE_X113Y65        FDRE (Hold_fdre_C_D)         0.092     1.073    ZYNQ_CORE_i/rst_ps7_0_50M/U0/SEQ/core_dec_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.073    
                         arrival time                           1.260    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 ZYNQ_CORE_i/LED_0/inst/cnt_us_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ZYNQ_CORE_i/LED_0/inst/cnt_us_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.850%)  route 0.136ns (42.150%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.272ns
    Source Clock Delay      (SCD):    0.970ns
    Clock Pessimism Removal (CPR):    0.289ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=90, routed)          0.634     0.970    ZYNQ_CORE_i/LED_0/inst/clk
    SLICE_X113Y61        FDCE                                         r  ZYNQ_CORE_i/LED_0/inst/cnt_us_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y61        FDCE (Prop_fdce_C_Q)         0.141     1.111 r  ZYNQ_CORE_i/LED_0/inst/cnt_us_reg[2]/Q
                         net (fo=6, routed)           0.136     1.246    ZYNQ_CORE_i/LED_0/inst/cnt_us[2]
    SLICE_X112Y61        LUT6 (Prop_lut6_I2_O)        0.045     1.291 r  ZYNQ_CORE_i/LED_0/inst/cnt_us[5]_i_2/O
                         net (fo=1, routed)           0.000     1.291    ZYNQ_CORE_i/LED_0/inst/cnt_us_2[5]
    SLICE_X112Y61        FDCE                                         r  ZYNQ_CORE_i/LED_0/inst/cnt_us_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=90, routed)          0.906     1.272    ZYNQ_CORE_i/LED_0/inst/clk
    SLICE_X112Y61        FDCE                                         r  ZYNQ_CORE_i/LED_0/inst/cnt_us_reg[5]/C
                         clock pessimism             -0.289     0.983    
    SLICE_X112Y61        FDCE (Hold_fdce_C_D)         0.121     1.104    ZYNQ_CORE_i/LED_0/inst/cnt_us_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.104    
                         arrival time                           1.291    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 ZYNQ_CORE_i/rst_ps7_0_50M/U0/EXT_LPF/lpf_exr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ZYNQ_CORE_i/rst_ps7_0_50M/U0/EXT_LPF/lpf_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.209ns (63.280%)  route 0.121ns (36.720%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.269ns
    Source Clock Delay      (SCD):    0.968ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=90, routed)          0.632     0.968    ZYNQ_CORE_i/rst_ps7_0_50M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X112Y63        FDRE                                         r  ZYNQ_CORE_i/rst_ps7_0_50M/U0/EXT_LPF/lpf_exr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y63        FDRE (Prop_fdre_C_Q)         0.164     1.132 r  ZYNQ_CORE_i/rst_ps7_0_50M/U0/EXT_LPF/lpf_exr_reg/Q
                         net (fo=2, routed)           0.121     1.253    ZYNQ_CORE_i/rst_ps7_0_50M/U0/EXT_LPF/lpf_exr
    SLICE_X112Y64        LUT3 (Prop_lut3_I0_O)        0.045     1.298 r  ZYNQ_CORE_i/rst_ps7_0_50M/U0/EXT_LPF/lpf_int0/O
                         net (fo=1, routed)           0.000     1.298    ZYNQ_CORE_i/rst_ps7_0_50M/U0/EXT_LPF/lpf_int0__0
    SLICE_X112Y64        FDRE                                         r  ZYNQ_CORE_i/rst_ps7_0_50M/U0/EXT_LPF/lpf_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=90, routed)          0.903     1.269    ZYNQ_CORE_i/rst_ps7_0_50M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X112Y64        FDRE                                         r  ZYNQ_CORE_i/rst_ps7_0_50M/U0/EXT_LPF/lpf_int_reg/C
                         clock pessimism             -0.286     0.983    
    SLICE_X112Y64        FDRE (Hold_fdre_C_D)         0.121     1.104    ZYNQ_CORE_i/rst_ps7_0_50M/U0/EXT_LPF/lpf_int_reg
  -------------------------------------------------------------------
                         required time                         -1.104    
                         arrival time                           1.298    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 ZYNQ_CORE_i/rst_ps7_0_50M/U0/SEQ/core_dec_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ZYNQ_CORE_i/rst_ps7_0_50M/U0/SEQ/Core_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.505%)  route 0.143ns (43.495%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.266ns
    Source Clock Delay      (SCD):    0.967ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=90, routed)          0.631     0.967    ZYNQ_CORE_i/rst_ps7_0_50M/U0/SEQ/slowest_sync_clk
    SLICE_X113Y66        FDRE                                         r  ZYNQ_CORE_i/rst_ps7_0_50M/U0/SEQ/core_dec_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y66        FDRE (Prop_fdre_C_Q)         0.141     1.108 f  ZYNQ_CORE_i/rst_ps7_0_50M/U0/SEQ/core_dec_reg[2]/Q
                         net (fo=1, routed)           0.143     1.251    ZYNQ_CORE_i/rst_ps7_0_50M/U0/SEQ/p_0_in
    SLICE_X112Y67        LUT2 (Prop_lut2_I1_O)        0.045     1.296 r  ZYNQ_CORE_i/rst_ps7_0_50M/U0/SEQ/Core_i_1/O
                         net (fo=1, routed)           0.000     1.296    ZYNQ_CORE_i/rst_ps7_0_50M/U0/SEQ/Core_i_1_n_0
    SLICE_X112Y67        FDSE                                         r  ZYNQ_CORE_i/rst_ps7_0_50M/U0/SEQ/Core_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=90, routed)          0.900     1.266    ZYNQ_CORE_i/rst_ps7_0_50M/U0/SEQ/slowest_sync_clk
    SLICE_X112Y67        FDSE                                         r  ZYNQ_CORE_i/rst_ps7_0_50M/U0/SEQ/Core_reg/C
                         clock pessimism             -0.286     0.980    
    SLICE_X112Y67        FDSE (Hold_fdse_C_D)         0.120     1.100    ZYNQ_CORE_i/rst_ps7_0_50M/U0/SEQ/Core_reg
  -------------------------------------------------------------------
                         required time                         -1.100    
                         arrival time                           1.296    
  -------------------------------------------------------------------
                         slack                                  0.196    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDCE/C      n/a            1.000         20.000      19.000     SLICE_X110Y58   ZYNQ_CORE_i/LED_0/inst/cnt_ms_reg[0]/C
Min Period        n/a     FDCE/C      n/a            1.000         20.000      19.000     SLICE_X110Y58   ZYNQ_CORE_i/LED_0/inst/cnt_ms_reg[1]/C
Min Period        n/a     FDCE/C      n/a            1.000         20.000      19.000     SLICE_X110Y57   ZYNQ_CORE_i/LED_0/inst/cnt_ms_reg[2]/C
Min Period        n/a     FDCE/C      n/a            1.000         20.000      19.000     SLICE_X110Y57   ZYNQ_CORE_i/LED_0/inst/cnt_ms_reg[3]/C
Min Period        n/a     FDCE/C      n/a            1.000         20.000      19.000     SLICE_X111Y57   ZYNQ_CORE_i/LED_0/inst/cnt_ms_reg[4]/C
Min Period        n/a     FDCE/C      n/a            1.000         20.000      19.000     SLICE_X111Y57   ZYNQ_CORE_i/LED_0/inst/cnt_ms_reg[5]/C
Min Period        n/a     FDCE/C      n/a            1.000         20.000      19.000     SLICE_X110Y57   ZYNQ_CORE_i/LED_0/inst/cnt_ms_reg[6]/C
Min Period        n/a     FDCE/C      n/a            1.000         20.000      19.000     SLICE_X110Y57   ZYNQ_CORE_i/LED_0/inst/cnt_ms_reg[7]/C
Min Period        n/a     FDCE/C      n/a            1.000         20.000      19.000     SLICE_X111Y58   ZYNQ_CORE_i/LED_0/inst/cnt_ms_reg[8]/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X112Y66   ZYNQ_CORE_i/rst_ps7_0_50M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X112Y66   ZYNQ_CORE_i/rst_ps7_0_50M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    FDCE/C      n/a            0.500         10.000      9.500      SLICE_X110Y58   ZYNQ_CORE_i/LED_0/inst/cnt_ms_reg[0]/C
Low Pulse Width   Fast    FDCE/C      n/a            0.500         10.000      9.500      SLICE_X110Y58   ZYNQ_CORE_i/LED_0/inst/cnt_ms_reg[0]/C
Low Pulse Width   Slow    FDCE/C      n/a            0.500         10.000      9.500      SLICE_X110Y58   ZYNQ_CORE_i/LED_0/inst/cnt_ms_reg[1]/C
Low Pulse Width   Fast    FDCE/C      n/a            0.500         10.000      9.500      SLICE_X110Y58   ZYNQ_CORE_i/LED_0/inst/cnt_ms_reg[1]/C
Low Pulse Width   Slow    FDCE/C      n/a            0.500         10.000      9.500      SLICE_X110Y57   ZYNQ_CORE_i/LED_0/inst/cnt_ms_reg[2]/C
Low Pulse Width   Fast    FDCE/C      n/a            0.500         10.000      9.500      SLICE_X110Y57   ZYNQ_CORE_i/LED_0/inst/cnt_ms_reg[2]/C
Low Pulse Width   Slow    FDCE/C      n/a            0.500         10.000      9.500      SLICE_X110Y57   ZYNQ_CORE_i/LED_0/inst/cnt_ms_reg[3]/C
Low Pulse Width   Fast    FDCE/C      n/a            0.500         10.000      9.500      SLICE_X110Y57   ZYNQ_CORE_i/LED_0/inst/cnt_ms_reg[3]/C
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X112Y66   ZYNQ_CORE_i/rst_ps7_0_50M/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X112Y66   ZYNQ_CORE_i/rst_ps7_0_50M/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    FDCE/C      n/a            0.500         10.000      9.500      SLICE_X110Y58   ZYNQ_CORE_i/LED_0/inst/cnt_ms_reg[0]/C
High Pulse Width  Fast    FDCE/C      n/a            0.500         10.000      9.500      SLICE_X110Y58   ZYNQ_CORE_i/LED_0/inst/cnt_ms_reg[0]/C
High Pulse Width  Slow    FDCE/C      n/a            0.500         10.000      9.500      SLICE_X110Y58   ZYNQ_CORE_i/LED_0/inst/cnt_ms_reg[1]/C
High Pulse Width  Fast    FDCE/C      n/a            0.500         10.000      9.500      SLICE_X110Y58   ZYNQ_CORE_i/LED_0/inst/cnt_ms_reg[1]/C
High Pulse Width  Slow    FDCE/C      n/a            0.500         10.000      9.500      SLICE_X110Y57   ZYNQ_CORE_i/LED_0/inst/cnt_ms_reg[2]/C
High Pulse Width  Fast    FDCE/C      n/a            0.500         10.000      9.500      SLICE_X110Y57   ZYNQ_CORE_i/LED_0/inst/cnt_ms_reg[2]/C
High Pulse Width  Slow    FDCE/C      n/a            0.500         10.000      9.500      SLICE_X110Y57   ZYNQ_CORE_i/LED_0/inst/cnt_ms_reg[3]/C
High Pulse Width  Fast    FDCE/C      n/a            0.500         10.000      9.500      SLICE_X110Y57   ZYNQ_CORE_i/LED_0/inst/cnt_ms_reg[3]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       16.221ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.709ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.221ns  (required time - arrival time)
  Source:                 ZYNQ_CORE_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ZYNQ_CORE_i/LED_0/inst/cnt_s_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.056ns  (logic 0.580ns (18.982%)  route 2.476ns (81.018%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.865ns = ( 22.865 - 20.000 ) 
    Source Clock Delay      (SCD):    3.150ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=90, routed)          1.856     3.150    ZYNQ_CORE_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X113Y67        FDRE                                         r  ZYNQ_CORE_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y67        FDRE (Prop_fdre_C_Q)         0.456     3.606 r  ZYNQ_CORE_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.807     4.413    ZYNQ_CORE_i/LED_0/inst/rstn
    SLICE_X113Y66        LUT1 (Prop_lut1_I0_O)        0.124     4.537 f  ZYNQ_CORE_i/LED_0/inst/led_state[1]_i_2/O
                         net (fo=55, routed)          1.668     6.206    ZYNQ_CORE_i/LED_0/inst/led_state[1]_i_2_n_0
    SLICE_X113Y56        FDCE                                         f  ZYNQ_CORE_i/LED_0/inst/cnt_s_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=90, routed)          1.686    22.865    ZYNQ_CORE_i/LED_0/inst/clk
    SLICE_X113Y56        FDCE                                         r  ZYNQ_CORE_i/LED_0/inst/cnt_s_reg[0]/C
                         clock pessimism              0.269    23.134    
                         clock uncertainty           -0.302    22.832    
    SLICE_X113Y56        FDCE (Recov_fdce_C_CLR)     -0.405    22.427    ZYNQ_CORE_i/LED_0/inst/cnt_s_reg[0]
  -------------------------------------------------------------------
                         required time                         22.427    
                         arrival time                          -6.206    
  -------------------------------------------------------------------
                         slack                                 16.221    

Slack (MET) :             16.221ns  (required time - arrival time)
  Source:                 ZYNQ_CORE_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ZYNQ_CORE_i/LED_0/inst/cnt_s_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.056ns  (logic 0.580ns (18.982%)  route 2.476ns (81.018%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.865ns = ( 22.865 - 20.000 ) 
    Source Clock Delay      (SCD):    3.150ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=90, routed)          1.856     3.150    ZYNQ_CORE_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X113Y67        FDRE                                         r  ZYNQ_CORE_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y67        FDRE (Prop_fdre_C_Q)         0.456     3.606 r  ZYNQ_CORE_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.807     4.413    ZYNQ_CORE_i/LED_0/inst/rstn
    SLICE_X113Y66        LUT1 (Prop_lut1_I0_O)        0.124     4.537 f  ZYNQ_CORE_i/LED_0/inst/led_state[1]_i_2/O
                         net (fo=55, routed)          1.668     6.206    ZYNQ_CORE_i/LED_0/inst/led_state[1]_i_2_n_0
    SLICE_X113Y56        FDCE                                         f  ZYNQ_CORE_i/LED_0/inst/cnt_s_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=90, routed)          1.686    22.865    ZYNQ_CORE_i/LED_0/inst/clk
    SLICE_X113Y56        FDCE                                         r  ZYNQ_CORE_i/LED_0/inst/cnt_s_reg[1]/C
                         clock pessimism              0.269    23.134    
                         clock uncertainty           -0.302    22.832    
    SLICE_X113Y56        FDCE (Recov_fdce_C_CLR)     -0.405    22.427    ZYNQ_CORE_i/LED_0/inst/cnt_s_reg[1]
  -------------------------------------------------------------------
                         required time                         22.427    
                         arrival time                          -6.206    
  -------------------------------------------------------------------
                         slack                                 16.221    

Slack (MET) :             16.221ns  (required time - arrival time)
  Source:                 ZYNQ_CORE_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ZYNQ_CORE_i/LED_0/inst/cnt_s_reg[6]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.056ns  (logic 0.580ns (18.982%)  route 2.476ns (81.018%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.865ns = ( 22.865 - 20.000 ) 
    Source Clock Delay      (SCD):    3.150ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=90, routed)          1.856     3.150    ZYNQ_CORE_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X113Y67        FDRE                                         r  ZYNQ_CORE_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y67        FDRE (Prop_fdre_C_Q)         0.456     3.606 r  ZYNQ_CORE_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.807     4.413    ZYNQ_CORE_i/LED_0/inst/rstn
    SLICE_X113Y66        LUT1 (Prop_lut1_I0_O)        0.124     4.537 f  ZYNQ_CORE_i/LED_0/inst/led_state[1]_i_2/O
                         net (fo=55, routed)          1.668     6.206    ZYNQ_CORE_i/LED_0/inst/led_state[1]_i_2_n_0
    SLICE_X113Y56        FDCE                                         f  ZYNQ_CORE_i/LED_0/inst/cnt_s_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=90, routed)          1.686    22.865    ZYNQ_CORE_i/LED_0/inst/clk
    SLICE_X113Y56        FDCE                                         r  ZYNQ_CORE_i/LED_0/inst/cnt_s_reg[6]/C
                         clock pessimism              0.269    23.134    
                         clock uncertainty           -0.302    22.832    
    SLICE_X113Y56        FDCE (Recov_fdce_C_CLR)     -0.405    22.427    ZYNQ_CORE_i/LED_0/inst/cnt_s_reg[6]
  -------------------------------------------------------------------
                         required time                         22.427    
                         arrival time                          -6.206    
  -------------------------------------------------------------------
                         slack                                 16.221    

Slack (MET) :             16.221ns  (required time - arrival time)
  Source:                 ZYNQ_CORE_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ZYNQ_CORE_i/LED_0/inst/cnt_s_reg[7]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.056ns  (logic 0.580ns (18.982%)  route 2.476ns (81.018%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.865ns = ( 22.865 - 20.000 ) 
    Source Clock Delay      (SCD):    3.150ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=90, routed)          1.856     3.150    ZYNQ_CORE_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X113Y67        FDRE                                         r  ZYNQ_CORE_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y67        FDRE (Prop_fdre_C_Q)         0.456     3.606 r  ZYNQ_CORE_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.807     4.413    ZYNQ_CORE_i/LED_0/inst/rstn
    SLICE_X113Y66        LUT1 (Prop_lut1_I0_O)        0.124     4.537 f  ZYNQ_CORE_i/LED_0/inst/led_state[1]_i_2/O
                         net (fo=55, routed)          1.668     6.206    ZYNQ_CORE_i/LED_0/inst/led_state[1]_i_2_n_0
    SLICE_X113Y56        FDCE                                         f  ZYNQ_CORE_i/LED_0/inst/cnt_s_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=90, routed)          1.686    22.865    ZYNQ_CORE_i/LED_0/inst/clk
    SLICE_X113Y56        FDCE                                         r  ZYNQ_CORE_i/LED_0/inst/cnt_s_reg[7]/C
                         clock pessimism              0.269    23.134    
                         clock uncertainty           -0.302    22.832    
    SLICE_X113Y56        FDCE (Recov_fdce_C_CLR)     -0.405    22.427    ZYNQ_CORE_i/LED_0/inst/cnt_s_reg[7]
  -------------------------------------------------------------------
                         required time                         22.427    
                         arrival time                          -6.206    
  -------------------------------------------------------------------
                         slack                                 16.221    

Slack (MET) :             16.310ns  (required time - arrival time)
  Source:                 ZYNQ_CORE_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ZYNQ_CORE_i/LED_0/inst/cnt_s_reg[8]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.966ns  (logic 0.580ns (19.557%)  route 2.386ns (80.443%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.864ns = ( 22.864 - 20.000 ) 
    Source Clock Delay      (SCD):    3.150ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=90, routed)          1.856     3.150    ZYNQ_CORE_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X113Y67        FDRE                                         r  ZYNQ_CORE_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y67        FDRE (Prop_fdre_C_Q)         0.456     3.606 r  ZYNQ_CORE_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.807     4.413    ZYNQ_CORE_i/LED_0/inst/rstn
    SLICE_X113Y66        LUT1 (Prop_lut1_I0_O)        0.124     4.537 f  ZYNQ_CORE_i/LED_0/inst/led_state[1]_i_2/O
                         net (fo=55, routed)          1.578     6.116    ZYNQ_CORE_i/LED_0/inst/led_state[1]_i_2_n_0
    SLICE_X113Y58        FDCE                                         f  ZYNQ_CORE_i/LED_0/inst/cnt_s_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=90, routed)          1.685    22.864    ZYNQ_CORE_i/LED_0/inst/clk
    SLICE_X113Y58        FDCE                                         r  ZYNQ_CORE_i/LED_0/inst/cnt_s_reg[8]/C
                         clock pessimism              0.269    23.133    
                         clock uncertainty           -0.302    22.831    
    SLICE_X113Y58        FDCE (Recov_fdce_C_CLR)     -0.405    22.426    ZYNQ_CORE_i/LED_0/inst/cnt_s_reg[8]
  -------------------------------------------------------------------
                         required time                         22.426    
                         arrival time                          -6.116    
  -------------------------------------------------------------------
                         slack                                 16.310    

Slack (MET) :             16.310ns  (required time - arrival time)
  Source:                 ZYNQ_CORE_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ZYNQ_CORE_i/LED_0/inst/cnt_s_reg[9]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.966ns  (logic 0.580ns (19.557%)  route 2.386ns (80.443%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.864ns = ( 22.864 - 20.000 ) 
    Source Clock Delay      (SCD):    3.150ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=90, routed)          1.856     3.150    ZYNQ_CORE_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X113Y67        FDRE                                         r  ZYNQ_CORE_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y67        FDRE (Prop_fdre_C_Q)         0.456     3.606 r  ZYNQ_CORE_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.807     4.413    ZYNQ_CORE_i/LED_0/inst/rstn
    SLICE_X113Y66        LUT1 (Prop_lut1_I0_O)        0.124     4.537 f  ZYNQ_CORE_i/LED_0/inst/led_state[1]_i_2/O
                         net (fo=55, routed)          1.578     6.116    ZYNQ_CORE_i/LED_0/inst/led_state[1]_i_2_n_0
    SLICE_X113Y58        FDCE                                         f  ZYNQ_CORE_i/LED_0/inst/cnt_s_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=90, routed)          1.685    22.864    ZYNQ_CORE_i/LED_0/inst/clk
    SLICE_X113Y58        FDCE                                         r  ZYNQ_CORE_i/LED_0/inst/cnt_s_reg[9]/C
                         clock pessimism              0.269    23.133    
                         clock uncertainty           -0.302    22.831    
    SLICE_X113Y58        FDCE (Recov_fdce_C_CLR)     -0.405    22.426    ZYNQ_CORE_i/LED_0/inst/cnt_s_reg[9]
  -------------------------------------------------------------------
                         required time                         22.426    
                         arrival time                          -6.116    
  -------------------------------------------------------------------
                         slack                                 16.310    

Slack (MET) :             16.449ns  (required time - arrival time)
  Source:                 ZYNQ_CORE_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ZYNQ_CORE_i/LED_0/inst/cnt_s_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.827ns  (logic 0.580ns (20.515%)  route 2.247ns (79.485%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.864ns = ( 22.864 - 20.000 ) 
    Source Clock Delay      (SCD):    3.150ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=90, routed)          1.856     3.150    ZYNQ_CORE_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X113Y67        FDRE                                         r  ZYNQ_CORE_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y67        FDRE (Prop_fdre_C_Q)         0.456     3.606 r  ZYNQ_CORE_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.807     4.413    ZYNQ_CORE_i/LED_0/inst/rstn
    SLICE_X113Y66        LUT1 (Prop_lut1_I0_O)        0.124     4.537 f  ZYNQ_CORE_i/LED_0/inst/led_state[1]_i_2/O
                         net (fo=55, routed)          1.440     5.977    ZYNQ_CORE_i/LED_0/inst/led_state[1]_i_2_n_0
    SLICE_X113Y57        FDCE                                         f  ZYNQ_CORE_i/LED_0/inst/cnt_s_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=90, routed)          1.685    22.864    ZYNQ_CORE_i/LED_0/inst/clk
    SLICE_X113Y57        FDCE                                         r  ZYNQ_CORE_i/LED_0/inst/cnt_s_reg[2]/C
                         clock pessimism              0.269    23.133    
                         clock uncertainty           -0.302    22.831    
    SLICE_X113Y57        FDCE (Recov_fdce_C_CLR)     -0.405    22.426    ZYNQ_CORE_i/LED_0/inst/cnt_s_reg[2]
  -------------------------------------------------------------------
                         required time                         22.426    
                         arrival time                          -5.977    
  -------------------------------------------------------------------
                         slack                                 16.449    

Slack (MET) :             16.449ns  (required time - arrival time)
  Source:                 ZYNQ_CORE_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ZYNQ_CORE_i/LED_0/inst/cnt_s_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.827ns  (logic 0.580ns (20.515%)  route 2.247ns (79.485%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.864ns = ( 22.864 - 20.000 ) 
    Source Clock Delay      (SCD):    3.150ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=90, routed)          1.856     3.150    ZYNQ_CORE_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X113Y67        FDRE                                         r  ZYNQ_CORE_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y67        FDRE (Prop_fdre_C_Q)         0.456     3.606 r  ZYNQ_CORE_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.807     4.413    ZYNQ_CORE_i/LED_0/inst/rstn
    SLICE_X113Y66        LUT1 (Prop_lut1_I0_O)        0.124     4.537 f  ZYNQ_CORE_i/LED_0/inst/led_state[1]_i_2/O
                         net (fo=55, routed)          1.440     5.977    ZYNQ_CORE_i/LED_0/inst/led_state[1]_i_2_n_0
    SLICE_X113Y57        FDCE                                         f  ZYNQ_CORE_i/LED_0/inst/cnt_s_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=90, routed)          1.685    22.864    ZYNQ_CORE_i/LED_0/inst/clk
    SLICE_X113Y57        FDCE                                         r  ZYNQ_CORE_i/LED_0/inst/cnt_s_reg[3]/C
                         clock pessimism              0.269    23.133    
                         clock uncertainty           -0.302    22.831    
    SLICE_X113Y57        FDCE (Recov_fdce_C_CLR)     -0.405    22.426    ZYNQ_CORE_i/LED_0/inst/cnt_s_reg[3]
  -------------------------------------------------------------------
                         required time                         22.426    
                         arrival time                          -5.977    
  -------------------------------------------------------------------
                         slack                                 16.449    

Slack (MET) :             16.449ns  (required time - arrival time)
  Source:                 ZYNQ_CORE_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ZYNQ_CORE_i/LED_0/inst/cnt_s_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.827ns  (logic 0.580ns (20.515%)  route 2.247ns (79.485%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.864ns = ( 22.864 - 20.000 ) 
    Source Clock Delay      (SCD):    3.150ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=90, routed)          1.856     3.150    ZYNQ_CORE_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X113Y67        FDRE                                         r  ZYNQ_CORE_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y67        FDRE (Prop_fdre_C_Q)         0.456     3.606 r  ZYNQ_CORE_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.807     4.413    ZYNQ_CORE_i/LED_0/inst/rstn
    SLICE_X113Y66        LUT1 (Prop_lut1_I0_O)        0.124     4.537 f  ZYNQ_CORE_i/LED_0/inst/led_state[1]_i_2/O
                         net (fo=55, routed)          1.440     5.977    ZYNQ_CORE_i/LED_0/inst/led_state[1]_i_2_n_0
    SLICE_X113Y57        FDCE                                         f  ZYNQ_CORE_i/LED_0/inst/cnt_s_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=90, routed)          1.685    22.864    ZYNQ_CORE_i/LED_0/inst/clk
    SLICE_X113Y57        FDCE                                         r  ZYNQ_CORE_i/LED_0/inst/cnt_s_reg[4]/C
                         clock pessimism              0.269    23.133    
                         clock uncertainty           -0.302    22.831    
    SLICE_X113Y57        FDCE (Recov_fdce_C_CLR)     -0.405    22.426    ZYNQ_CORE_i/LED_0/inst/cnt_s_reg[4]
  -------------------------------------------------------------------
                         required time                         22.426    
                         arrival time                          -5.977    
  -------------------------------------------------------------------
                         slack                                 16.449    

Slack (MET) :             16.449ns  (required time - arrival time)
  Source:                 ZYNQ_CORE_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ZYNQ_CORE_i/LED_0/inst/cnt_s_reg[5]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.827ns  (logic 0.580ns (20.515%)  route 2.247ns (79.485%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.864ns = ( 22.864 - 20.000 ) 
    Source Clock Delay      (SCD):    3.150ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=90, routed)          1.856     3.150    ZYNQ_CORE_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X113Y67        FDRE                                         r  ZYNQ_CORE_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y67        FDRE (Prop_fdre_C_Q)         0.456     3.606 r  ZYNQ_CORE_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.807     4.413    ZYNQ_CORE_i/LED_0/inst/rstn
    SLICE_X113Y66        LUT1 (Prop_lut1_I0_O)        0.124     4.537 f  ZYNQ_CORE_i/LED_0/inst/led_state[1]_i_2/O
                         net (fo=55, routed)          1.440     5.977    ZYNQ_CORE_i/LED_0/inst/led_state[1]_i_2_n_0
    SLICE_X113Y57        FDCE                                         f  ZYNQ_CORE_i/LED_0/inst/cnt_s_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=90, routed)          1.685    22.864    ZYNQ_CORE_i/LED_0/inst/clk
    SLICE_X113Y57        FDCE                                         r  ZYNQ_CORE_i/LED_0/inst/cnt_s_reg[5]/C
                         clock pessimism              0.269    23.133    
                         clock uncertainty           -0.302    22.831    
    SLICE_X113Y57        FDCE (Recov_fdce_C_CLR)     -0.405    22.426    ZYNQ_CORE_i/LED_0/inst/cnt_s_reg[5]
  -------------------------------------------------------------------
                         required time                         22.426    
                         arrival time                          -5.977    
  -------------------------------------------------------------------
                         slack                                 16.449    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.709ns  (arrival time - required time)
  Source:                 ZYNQ_CORE_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ZYNQ_CORE_i/LED_0/inst/time_count_reg[21]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.633ns  (logic 0.186ns (29.396%)  route 0.447ns (70.604%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.268ns
    Source Clock Delay      (SCD):    0.966ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=90, routed)          0.630     0.966    ZYNQ_CORE_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X113Y67        FDRE                                         r  ZYNQ_CORE_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y67        FDRE (Prop_fdre_C_Q)         0.141     1.107 r  ZYNQ_CORE_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.276     1.383    ZYNQ_CORE_i/LED_0/inst/rstn
    SLICE_X113Y66        LUT1 (Prop_lut1_I0_O)        0.045     1.428 f  ZYNQ_CORE_i/LED_0/inst/led_state[1]_i_2/O
                         net (fo=55, routed)          0.171     1.598    ZYNQ_CORE_i/LED_0/inst/led_state[1]_i_2_n_0
    SLICE_X111Y65        FDCE                                         f  ZYNQ_CORE_i/LED_0/inst/time_count_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=90, routed)          0.902     1.268    ZYNQ_CORE_i/LED_0/inst/clk
    SLICE_X111Y65        FDCE                                         r  ZYNQ_CORE_i/LED_0/inst/time_count_reg[21]/C
                         clock pessimism             -0.286     0.982    
    SLICE_X111Y65        FDCE (Remov_fdce_C_CLR)     -0.092     0.890    ZYNQ_CORE_i/LED_0/inst/time_count_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.890    
                         arrival time                           1.598    
  -------------------------------------------------------------------
                         slack                                  0.709    

Slack (MET) :             0.709ns  (arrival time - required time)
  Source:                 ZYNQ_CORE_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ZYNQ_CORE_i/LED_0/inst/time_count_reg[22]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.633ns  (logic 0.186ns (29.396%)  route 0.447ns (70.604%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.268ns
    Source Clock Delay      (SCD):    0.966ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=90, routed)          0.630     0.966    ZYNQ_CORE_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X113Y67        FDRE                                         r  ZYNQ_CORE_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y67        FDRE (Prop_fdre_C_Q)         0.141     1.107 r  ZYNQ_CORE_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.276     1.383    ZYNQ_CORE_i/LED_0/inst/rstn
    SLICE_X113Y66        LUT1 (Prop_lut1_I0_O)        0.045     1.428 f  ZYNQ_CORE_i/LED_0/inst/led_state[1]_i_2/O
                         net (fo=55, routed)          0.171     1.598    ZYNQ_CORE_i/LED_0/inst/led_state[1]_i_2_n_0
    SLICE_X111Y65        FDCE                                         f  ZYNQ_CORE_i/LED_0/inst/time_count_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=90, routed)          0.902     1.268    ZYNQ_CORE_i/LED_0/inst/clk
    SLICE_X111Y65        FDCE                                         r  ZYNQ_CORE_i/LED_0/inst/time_count_reg[22]/C
                         clock pessimism             -0.286     0.982    
    SLICE_X111Y65        FDCE (Remov_fdce_C_CLR)     -0.092     0.890    ZYNQ_CORE_i/LED_0/inst/time_count_reg[22]
  -------------------------------------------------------------------
                         required time                         -0.890    
                         arrival time                           1.598    
  -------------------------------------------------------------------
                         slack                                  0.709    

Slack (MET) :             0.709ns  (arrival time - required time)
  Source:                 ZYNQ_CORE_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ZYNQ_CORE_i/LED_0/inst/time_count_reg[23]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.633ns  (logic 0.186ns (29.396%)  route 0.447ns (70.604%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.268ns
    Source Clock Delay      (SCD):    0.966ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=90, routed)          0.630     0.966    ZYNQ_CORE_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X113Y67        FDRE                                         r  ZYNQ_CORE_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y67        FDRE (Prop_fdre_C_Q)         0.141     1.107 r  ZYNQ_CORE_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.276     1.383    ZYNQ_CORE_i/LED_0/inst/rstn
    SLICE_X113Y66        LUT1 (Prop_lut1_I0_O)        0.045     1.428 f  ZYNQ_CORE_i/LED_0/inst/led_state[1]_i_2/O
                         net (fo=55, routed)          0.171     1.598    ZYNQ_CORE_i/LED_0/inst/led_state[1]_i_2_n_0
    SLICE_X111Y65        FDCE                                         f  ZYNQ_CORE_i/LED_0/inst/time_count_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=90, routed)          0.902     1.268    ZYNQ_CORE_i/LED_0/inst/clk
    SLICE_X111Y65        FDCE                                         r  ZYNQ_CORE_i/LED_0/inst/time_count_reg[23]/C
                         clock pessimism             -0.286     0.982    
    SLICE_X111Y65        FDCE (Remov_fdce_C_CLR)     -0.092     0.890    ZYNQ_CORE_i/LED_0/inst/time_count_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.890    
                         arrival time                           1.598    
  -------------------------------------------------------------------
                         slack                                  0.709    

Slack (MET) :             0.709ns  (arrival time - required time)
  Source:                 ZYNQ_CORE_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ZYNQ_CORE_i/LED_0/inst/time_count_reg[24]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.633ns  (logic 0.186ns (29.396%)  route 0.447ns (70.604%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.268ns
    Source Clock Delay      (SCD):    0.966ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=90, routed)          0.630     0.966    ZYNQ_CORE_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X113Y67        FDRE                                         r  ZYNQ_CORE_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y67        FDRE (Prop_fdre_C_Q)         0.141     1.107 r  ZYNQ_CORE_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.276     1.383    ZYNQ_CORE_i/LED_0/inst/rstn
    SLICE_X113Y66        LUT1 (Prop_lut1_I0_O)        0.045     1.428 f  ZYNQ_CORE_i/LED_0/inst/led_state[1]_i_2/O
                         net (fo=55, routed)          0.171     1.598    ZYNQ_CORE_i/LED_0/inst/led_state[1]_i_2_n_0
    SLICE_X111Y65        FDCE                                         f  ZYNQ_CORE_i/LED_0/inst/time_count_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=90, routed)          0.902     1.268    ZYNQ_CORE_i/LED_0/inst/clk
    SLICE_X111Y65        FDCE                                         r  ZYNQ_CORE_i/LED_0/inst/time_count_reg[24]/C
                         clock pessimism             -0.286     0.982    
    SLICE_X111Y65        FDCE (Remov_fdce_C_CLR)     -0.092     0.890    ZYNQ_CORE_i/LED_0/inst/time_count_reg[24]
  -------------------------------------------------------------------
                         required time                         -0.890    
                         arrival time                           1.598    
  -------------------------------------------------------------------
                         slack                                  0.709    

Slack (MET) :             0.709ns  (arrival time - required time)
  Source:                 ZYNQ_CORE_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ZYNQ_CORE_i/LED_0/inst/time_count_reg[25]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.633ns  (logic 0.186ns (29.396%)  route 0.447ns (70.604%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.268ns
    Source Clock Delay      (SCD):    0.966ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=90, routed)          0.630     0.966    ZYNQ_CORE_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X113Y67        FDRE                                         r  ZYNQ_CORE_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y67        FDRE (Prop_fdre_C_Q)         0.141     1.107 r  ZYNQ_CORE_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.276     1.383    ZYNQ_CORE_i/LED_0/inst/rstn
    SLICE_X113Y66        LUT1 (Prop_lut1_I0_O)        0.045     1.428 f  ZYNQ_CORE_i/LED_0/inst/led_state[1]_i_2/O
                         net (fo=55, routed)          0.171     1.598    ZYNQ_CORE_i/LED_0/inst/led_state[1]_i_2_n_0
    SLICE_X111Y65        FDCE                                         f  ZYNQ_CORE_i/LED_0/inst/time_count_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=90, routed)          0.902     1.268    ZYNQ_CORE_i/LED_0/inst/clk
    SLICE_X111Y65        FDCE                                         r  ZYNQ_CORE_i/LED_0/inst/time_count_reg[25]/C
                         clock pessimism             -0.286     0.982    
    SLICE_X111Y65        FDCE (Remov_fdce_C_CLR)     -0.092     0.890    ZYNQ_CORE_i/LED_0/inst/time_count_reg[25]
  -------------------------------------------------------------------
                         required time                         -0.890    
                         arrival time                           1.598    
  -------------------------------------------------------------------
                         slack                                  0.709    

Slack (MET) :             0.849ns  (arrival time - required time)
  Source:                 ZYNQ_CORE_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ZYNQ_CORE_i/LED_0/inst/time_count_reg[17]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.774ns  (logic 0.186ns (24.017%)  route 0.588ns (75.983%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.269ns
    Source Clock Delay      (SCD):    0.966ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=90, routed)          0.630     0.966    ZYNQ_CORE_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X113Y67        FDRE                                         r  ZYNQ_CORE_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y67        FDRE (Prop_fdre_C_Q)         0.141     1.107 r  ZYNQ_CORE_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.276     1.383    ZYNQ_CORE_i/LED_0/inst/rstn
    SLICE_X113Y66        LUT1 (Prop_lut1_I0_O)        0.045     1.428 f  ZYNQ_CORE_i/LED_0/inst/led_state[1]_i_2/O
                         net (fo=55, routed)          0.312     1.740    ZYNQ_CORE_i/LED_0/inst/led_state[1]_i_2_n_0
    SLICE_X111Y64        FDCE                                         f  ZYNQ_CORE_i/LED_0/inst/time_count_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=90, routed)          0.903     1.269    ZYNQ_CORE_i/LED_0/inst/clk
    SLICE_X111Y64        FDCE                                         r  ZYNQ_CORE_i/LED_0/inst/time_count_reg[17]/C
                         clock pessimism             -0.286     0.983    
    SLICE_X111Y64        FDCE (Remov_fdce_C_CLR)     -0.092     0.891    ZYNQ_CORE_i/LED_0/inst/time_count_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.891    
                         arrival time                           1.740    
  -------------------------------------------------------------------
                         slack                                  0.849    

Slack (MET) :             0.849ns  (arrival time - required time)
  Source:                 ZYNQ_CORE_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ZYNQ_CORE_i/LED_0/inst/time_count_reg[18]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.774ns  (logic 0.186ns (24.017%)  route 0.588ns (75.983%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.269ns
    Source Clock Delay      (SCD):    0.966ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=90, routed)          0.630     0.966    ZYNQ_CORE_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X113Y67        FDRE                                         r  ZYNQ_CORE_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y67        FDRE (Prop_fdre_C_Q)         0.141     1.107 r  ZYNQ_CORE_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.276     1.383    ZYNQ_CORE_i/LED_0/inst/rstn
    SLICE_X113Y66        LUT1 (Prop_lut1_I0_O)        0.045     1.428 f  ZYNQ_CORE_i/LED_0/inst/led_state[1]_i_2/O
                         net (fo=55, routed)          0.312     1.740    ZYNQ_CORE_i/LED_0/inst/led_state[1]_i_2_n_0
    SLICE_X111Y64        FDCE                                         f  ZYNQ_CORE_i/LED_0/inst/time_count_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=90, routed)          0.903     1.269    ZYNQ_CORE_i/LED_0/inst/clk
    SLICE_X111Y64        FDCE                                         r  ZYNQ_CORE_i/LED_0/inst/time_count_reg[18]/C
                         clock pessimism             -0.286     0.983    
    SLICE_X111Y64        FDCE (Remov_fdce_C_CLR)     -0.092     0.891    ZYNQ_CORE_i/LED_0/inst/time_count_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.891    
                         arrival time                           1.740    
  -------------------------------------------------------------------
                         slack                                  0.849    

Slack (MET) :             0.849ns  (arrival time - required time)
  Source:                 ZYNQ_CORE_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ZYNQ_CORE_i/LED_0/inst/time_count_reg[19]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.774ns  (logic 0.186ns (24.017%)  route 0.588ns (75.983%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.269ns
    Source Clock Delay      (SCD):    0.966ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=90, routed)          0.630     0.966    ZYNQ_CORE_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X113Y67        FDRE                                         r  ZYNQ_CORE_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y67        FDRE (Prop_fdre_C_Q)         0.141     1.107 r  ZYNQ_CORE_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.276     1.383    ZYNQ_CORE_i/LED_0/inst/rstn
    SLICE_X113Y66        LUT1 (Prop_lut1_I0_O)        0.045     1.428 f  ZYNQ_CORE_i/LED_0/inst/led_state[1]_i_2/O
                         net (fo=55, routed)          0.312     1.740    ZYNQ_CORE_i/LED_0/inst/led_state[1]_i_2_n_0
    SLICE_X111Y64        FDCE                                         f  ZYNQ_CORE_i/LED_0/inst/time_count_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=90, routed)          0.903     1.269    ZYNQ_CORE_i/LED_0/inst/clk
    SLICE_X111Y64        FDCE                                         r  ZYNQ_CORE_i/LED_0/inst/time_count_reg[19]/C
                         clock pessimism             -0.286     0.983    
    SLICE_X111Y64        FDCE (Remov_fdce_C_CLR)     -0.092     0.891    ZYNQ_CORE_i/LED_0/inst/time_count_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.891    
                         arrival time                           1.740    
  -------------------------------------------------------------------
                         slack                                  0.849    

Slack (MET) :             0.849ns  (arrival time - required time)
  Source:                 ZYNQ_CORE_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ZYNQ_CORE_i/LED_0/inst/time_count_reg[20]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.774ns  (logic 0.186ns (24.017%)  route 0.588ns (75.983%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.269ns
    Source Clock Delay      (SCD):    0.966ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=90, routed)          0.630     0.966    ZYNQ_CORE_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X113Y67        FDRE                                         r  ZYNQ_CORE_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y67        FDRE (Prop_fdre_C_Q)         0.141     1.107 r  ZYNQ_CORE_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.276     1.383    ZYNQ_CORE_i/LED_0/inst/rstn
    SLICE_X113Y66        LUT1 (Prop_lut1_I0_O)        0.045     1.428 f  ZYNQ_CORE_i/LED_0/inst/led_state[1]_i_2/O
                         net (fo=55, routed)          0.312     1.740    ZYNQ_CORE_i/LED_0/inst/led_state[1]_i_2_n_0
    SLICE_X111Y64        FDCE                                         f  ZYNQ_CORE_i/LED_0/inst/time_count_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=90, routed)          0.903     1.269    ZYNQ_CORE_i/LED_0/inst/clk
    SLICE_X111Y64        FDCE                                         r  ZYNQ_CORE_i/LED_0/inst/time_count_reg[20]/C
                         clock pessimism             -0.286     0.983    
    SLICE_X111Y64        FDCE (Remov_fdce_C_CLR)     -0.092     0.891    ZYNQ_CORE_i/LED_0/inst/time_count_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.891    
                         arrival time                           1.740    
  -------------------------------------------------------------------
                         slack                                  0.849    

Slack (MET) :             0.854ns  (arrival time - required time)
  Source:                 ZYNQ_CORE_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ZYNQ_CORE_i/LED_0/inst/time_count_reg[13]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.779ns  (logic 0.186ns (23.863%)  route 0.593ns (76.137%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.269ns
    Source Clock Delay      (SCD):    0.966ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=90, routed)          0.630     0.966    ZYNQ_CORE_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X113Y67        FDRE                                         r  ZYNQ_CORE_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y67        FDRE (Prop_fdre_C_Q)         0.141     1.107 r  ZYNQ_CORE_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.276     1.383    ZYNQ_CORE_i/LED_0/inst/rstn
    SLICE_X113Y66        LUT1 (Prop_lut1_I0_O)        0.045     1.428 f  ZYNQ_CORE_i/LED_0/inst/led_state[1]_i_2/O
                         net (fo=55, routed)          0.317     1.745    ZYNQ_CORE_i/LED_0/inst/led_state[1]_i_2_n_0
    SLICE_X111Y63        FDCE                                         f  ZYNQ_CORE_i/LED_0/inst/time_count_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=90, routed)          0.903     1.269    ZYNQ_CORE_i/LED_0/inst/clk
    SLICE_X111Y63        FDCE                                         r  ZYNQ_CORE_i/LED_0/inst/time_count_reg[13]/C
                         clock pessimism             -0.286     0.983    
    SLICE_X111Y63        FDCE (Remov_fdce_C_CLR)     -0.092     0.891    ZYNQ_CORE_i/LED_0/inst/time_count_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.891    
                         arrival time                           1.745    
  -------------------------------------------------------------------
                         slack                                  0.854    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            ZYNQ_CORE_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.704ns  (logic 0.124ns (3.348%)  route 3.580ns (96.652%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           3.580     3.580    ZYNQ_CORE_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X110Y68        LUT1 (Prop_lut1_I0_O)        0.124     3.704 r  ZYNQ_CORE_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     3.704    ZYNQ_CORE_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X110Y68        FDRE                                         r  ZYNQ_CORE_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=90, routed)          1.676     2.855    ZYNQ_CORE_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X110Y68        FDRE                                         r  ZYNQ_CORE_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            ZYNQ_CORE_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.680ns  (logic 0.045ns (2.679%)  route 1.635ns (97.321%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.635     1.635    ZYNQ_CORE_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X110Y68        LUT1 (Prop_lut1_I0_O)        0.045     1.680 r  ZYNQ_CORE_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     1.680    ZYNQ_CORE_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X110Y68        FDRE                                         r  ZYNQ_CORE_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=90, routed)          0.899     1.265    ZYNQ_CORE_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X110Y68        FDRE                                         r  ZYNQ_CORE_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ZYNQ_CORE_i/LED_0/inst/led_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_0[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.827ns  (logic 3.991ns (68.484%)  route 1.836ns (31.516%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=90, routed)          1.859     3.153    ZYNQ_CORE_i/LED_0/inst/clk
    SLICE_X109Y62        FDCE                                         r  ZYNQ_CORE_i/LED_0/inst/led_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y62        FDCE (Prop_fdce_C_Q)         0.456     3.609 r  ZYNQ_CORE_i/LED_0/inst/led_state_reg[1]/Q
                         net (fo=2, routed)           1.836     5.445    led_0_OBUF[1]
    P20                  OBUF (Prop_obuf_I_O)         3.535     8.980 r  led_0_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.980    led_0[1]
    P20                                                               r  led_0[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ZYNQ_CORE_i/LED_0/inst/led_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_0[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.673ns  (logic 3.976ns (70.093%)  route 1.697ns (29.907%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=90, routed)          1.859     3.153    ZYNQ_CORE_i/LED_0/inst/clk
    SLICE_X109Y62        FDCE                                         r  ZYNQ_CORE_i/LED_0/inst/led_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y62        FDCE (Prop_fdce_C_Q)         0.456     3.609 r  ZYNQ_CORE_i/LED_0/inst/led_state_reg[0]/Q
                         net (fo=2, routed)           1.697     5.306    led_0_OBUF[0]
    P21                  OBUF (Prop_obuf_I_O)         3.520     8.826 r  led_0_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.826    led_0[0]
    P21                                                               r  led_0[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ZYNQ_CORE_i/LED_0/inst/led_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_0[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.709ns  (logic 1.362ns (79.719%)  route 0.347ns (20.281%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=90, routed)          0.632     0.968    ZYNQ_CORE_i/LED_0/inst/clk
    SLICE_X109Y62        FDCE                                         r  ZYNQ_CORE_i/LED_0/inst/led_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y62        FDCE (Prop_fdce_C_Q)         0.141     1.109 r  ZYNQ_CORE_i/LED_0/inst/led_state_reg[0]/Q
                         net (fo=2, routed)           0.347     1.455    led_0_OBUF[0]
    P21                  OBUF (Prop_obuf_I_O)         1.221     2.676 r  led_0_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.676    led_0[0]
    P21                                                               r  led_0[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ZYNQ_CORE_i/LED_0/inst/led_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_0[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.779ns  (logic 1.376ns (77.377%)  route 0.402ns (22.623%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=90, routed)          0.632     0.968    ZYNQ_CORE_i/LED_0/inst/clk
    SLICE_X109Y62        FDCE                                         r  ZYNQ_CORE_i/LED_0/inst/led_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y62        FDCE (Prop_fdce_C_Q)         0.141     1.109 r  ZYNQ_CORE_i/LED_0/inst/led_state_reg[1]/Q
                         net (fo=2, routed)           0.402     1.511    led_0_OBUF[1]
    P20                  OBUF (Prop_obuf_I_O)         1.235     2.746 r  led_0_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.746    led_0[1]
    P20                                                               r  led_0[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay            55 Endpoints
Min Delay            55 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/EMIOGPIOO[1]
                            (internal pin)
  Destination:            ZYNQ_CORE_i/LED_0/inst/time_count_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.960ns  (logic 0.154ns (2.213%)  route 6.806ns (97.787%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/EMIOGPIOO[1]
                         net (fo=7, routed)           5.402     5.402    ZYNQ_CORE_i/LED_0/inst/mode_flow
    SLICE_X111Y60        LUT2 (Prop_lut2_I1_O)        0.154     5.556 r  ZYNQ_CORE_i/LED_0/inst/time_count[25]_i_1/O
                         net (fo=26, routed)          1.405     6.960    ZYNQ_CORE_i/LED_0/inst/time_count0
    SLICE_X110Y61        FDCE                                         r  ZYNQ_CORE_i/LED_0/inst/time_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=90, routed)          1.683     2.862    ZYNQ_CORE_i/LED_0/inst/clk
    SLICE_X110Y61        FDCE                                         r  ZYNQ_CORE_i/LED_0/inst/time_count_reg[0]/C

Slack:                    inf
  Source:                 ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/EMIOGPIOO[1]
                            (internal pin)
  Destination:            ZYNQ_CORE_i/LED_0/inst/time_count_reg[17]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.675ns  (logic 0.154ns (2.307%)  route 6.521ns (97.693%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/EMIOGPIOO[1]
                         net (fo=7, routed)           5.402     5.402    ZYNQ_CORE_i/LED_0/inst/mode_flow
    SLICE_X111Y60        LUT2 (Prop_lut2_I1_O)        0.154     5.556 r  ZYNQ_CORE_i/LED_0/inst/time_count[25]_i_1/O
                         net (fo=26, routed)          1.120     6.675    ZYNQ_CORE_i/LED_0/inst/time_count0
    SLICE_X111Y64        FDCE                                         r  ZYNQ_CORE_i/LED_0/inst/time_count_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=90, routed)          1.681     2.860    ZYNQ_CORE_i/LED_0/inst/clk
    SLICE_X111Y64        FDCE                                         r  ZYNQ_CORE_i/LED_0/inst/time_count_reg[17]/C

Slack:                    inf
  Source:                 ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/EMIOGPIOO[1]
                            (internal pin)
  Destination:            ZYNQ_CORE_i/LED_0/inst/time_count_reg[18]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.675ns  (logic 0.154ns (2.307%)  route 6.521ns (97.693%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/EMIOGPIOO[1]
                         net (fo=7, routed)           5.402     5.402    ZYNQ_CORE_i/LED_0/inst/mode_flow
    SLICE_X111Y60        LUT2 (Prop_lut2_I1_O)        0.154     5.556 r  ZYNQ_CORE_i/LED_0/inst/time_count[25]_i_1/O
                         net (fo=26, routed)          1.120     6.675    ZYNQ_CORE_i/LED_0/inst/time_count0
    SLICE_X111Y64        FDCE                                         r  ZYNQ_CORE_i/LED_0/inst/time_count_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=90, routed)          1.681     2.860    ZYNQ_CORE_i/LED_0/inst/clk
    SLICE_X111Y64        FDCE                                         r  ZYNQ_CORE_i/LED_0/inst/time_count_reg[18]/C

Slack:                    inf
  Source:                 ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/EMIOGPIOO[1]
                            (internal pin)
  Destination:            ZYNQ_CORE_i/LED_0/inst/time_count_reg[19]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.675ns  (logic 0.154ns (2.307%)  route 6.521ns (97.693%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/EMIOGPIOO[1]
                         net (fo=7, routed)           5.402     5.402    ZYNQ_CORE_i/LED_0/inst/mode_flow
    SLICE_X111Y60        LUT2 (Prop_lut2_I1_O)        0.154     5.556 r  ZYNQ_CORE_i/LED_0/inst/time_count[25]_i_1/O
                         net (fo=26, routed)          1.120     6.675    ZYNQ_CORE_i/LED_0/inst/time_count0
    SLICE_X111Y64        FDCE                                         r  ZYNQ_CORE_i/LED_0/inst/time_count_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=90, routed)          1.681     2.860    ZYNQ_CORE_i/LED_0/inst/clk
    SLICE_X111Y64        FDCE                                         r  ZYNQ_CORE_i/LED_0/inst/time_count_reg[19]/C

Slack:                    inf
  Source:                 ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/EMIOGPIOO[1]
                            (internal pin)
  Destination:            ZYNQ_CORE_i/LED_0/inst/time_count_reg[20]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.675ns  (logic 0.154ns (2.307%)  route 6.521ns (97.693%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/EMIOGPIOO[1]
                         net (fo=7, routed)           5.402     5.402    ZYNQ_CORE_i/LED_0/inst/mode_flow
    SLICE_X111Y60        LUT2 (Prop_lut2_I1_O)        0.154     5.556 r  ZYNQ_CORE_i/LED_0/inst/time_count[25]_i_1/O
                         net (fo=26, routed)          1.120     6.675    ZYNQ_CORE_i/LED_0/inst/time_count0
    SLICE_X111Y64        FDCE                                         r  ZYNQ_CORE_i/LED_0/inst/time_count_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=90, routed)          1.681     2.860    ZYNQ_CORE_i/LED_0/inst/clk
    SLICE_X111Y64        FDCE                                         r  ZYNQ_CORE_i/LED_0/inst/time_count_reg[20]/C

Slack:                    inf
  Source:                 ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/EMIOGPIOO[1]
                            (internal pin)
  Destination:            ZYNQ_CORE_i/LED_0/inst/time_count_reg[21]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.666ns  (logic 0.154ns (2.310%)  route 6.512ns (97.690%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/EMIOGPIOO[1]
                         net (fo=7, routed)           5.402     5.402    ZYNQ_CORE_i/LED_0/inst/mode_flow
    SLICE_X111Y60        LUT2 (Prop_lut2_I1_O)        0.154     5.556 r  ZYNQ_CORE_i/LED_0/inst/time_count[25]_i_1/O
                         net (fo=26, routed)          1.110     6.666    ZYNQ_CORE_i/LED_0/inst/time_count0
    SLICE_X111Y65        FDCE                                         r  ZYNQ_CORE_i/LED_0/inst/time_count_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=90, routed)          1.680     2.859    ZYNQ_CORE_i/LED_0/inst/clk
    SLICE_X111Y65        FDCE                                         r  ZYNQ_CORE_i/LED_0/inst/time_count_reg[21]/C

Slack:                    inf
  Source:                 ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/EMIOGPIOO[1]
                            (internal pin)
  Destination:            ZYNQ_CORE_i/LED_0/inst/time_count_reg[22]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.666ns  (logic 0.154ns (2.310%)  route 6.512ns (97.690%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/EMIOGPIOO[1]
                         net (fo=7, routed)           5.402     5.402    ZYNQ_CORE_i/LED_0/inst/mode_flow
    SLICE_X111Y60        LUT2 (Prop_lut2_I1_O)        0.154     5.556 r  ZYNQ_CORE_i/LED_0/inst/time_count[25]_i_1/O
                         net (fo=26, routed)          1.110     6.666    ZYNQ_CORE_i/LED_0/inst/time_count0
    SLICE_X111Y65        FDCE                                         r  ZYNQ_CORE_i/LED_0/inst/time_count_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=90, routed)          1.680     2.859    ZYNQ_CORE_i/LED_0/inst/clk
    SLICE_X111Y65        FDCE                                         r  ZYNQ_CORE_i/LED_0/inst/time_count_reg[22]/C

Slack:                    inf
  Source:                 ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/EMIOGPIOO[1]
                            (internal pin)
  Destination:            ZYNQ_CORE_i/LED_0/inst/time_count_reg[23]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.666ns  (logic 0.154ns (2.310%)  route 6.512ns (97.690%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/EMIOGPIOO[1]
                         net (fo=7, routed)           5.402     5.402    ZYNQ_CORE_i/LED_0/inst/mode_flow
    SLICE_X111Y60        LUT2 (Prop_lut2_I1_O)        0.154     5.556 r  ZYNQ_CORE_i/LED_0/inst/time_count[25]_i_1/O
                         net (fo=26, routed)          1.110     6.666    ZYNQ_CORE_i/LED_0/inst/time_count0
    SLICE_X111Y65        FDCE                                         r  ZYNQ_CORE_i/LED_0/inst/time_count_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=90, routed)          1.680     2.859    ZYNQ_CORE_i/LED_0/inst/clk
    SLICE_X111Y65        FDCE                                         r  ZYNQ_CORE_i/LED_0/inst/time_count_reg[23]/C

Slack:                    inf
  Source:                 ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/EMIOGPIOO[1]
                            (internal pin)
  Destination:            ZYNQ_CORE_i/LED_0/inst/time_count_reg[24]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.666ns  (logic 0.154ns (2.310%)  route 6.512ns (97.690%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/EMIOGPIOO[1]
                         net (fo=7, routed)           5.402     5.402    ZYNQ_CORE_i/LED_0/inst/mode_flow
    SLICE_X111Y60        LUT2 (Prop_lut2_I1_O)        0.154     5.556 r  ZYNQ_CORE_i/LED_0/inst/time_count[25]_i_1/O
                         net (fo=26, routed)          1.110     6.666    ZYNQ_CORE_i/LED_0/inst/time_count0
    SLICE_X111Y65        FDCE                                         r  ZYNQ_CORE_i/LED_0/inst/time_count_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=90, routed)          1.680     2.859    ZYNQ_CORE_i/LED_0/inst/clk
    SLICE_X111Y65        FDCE                                         r  ZYNQ_CORE_i/LED_0/inst/time_count_reg[24]/C

Slack:                    inf
  Source:                 ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/EMIOGPIOO[1]
                            (internal pin)
  Destination:            ZYNQ_CORE_i/LED_0/inst/time_count_reg[25]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.666ns  (logic 0.154ns (2.310%)  route 6.512ns (97.690%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/EMIOGPIOO[1]
                         net (fo=7, routed)           5.402     5.402    ZYNQ_CORE_i/LED_0/inst/mode_flow
    SLICE_X111Y60        LUT2 (Prop_lut2_I1_O)        0.154     5.556 r  ZYNQ_CORE_i/LED_0/inst/time_count[25]_i_1/O
                         net (fo=26, routed)          1.110     6.666    ZYNQ_CORE_i/LED_0/inst/time_count0
    SLICE_X111Y65        FDCE                                         r  ZYNQ_CORE_i/LED_0/inst/time_count_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=90, routed)          1.680     2.859    ZYNQ_CORE_i/LED_0/inst/clk
    SLICE_X111Y65        FDCE                                         r  ZYNQ_CORE_i/LED_0/inst/time_count_reg[25]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/EMIOGPIOO[1]
                            (internal pin)
  Destination:            ZYNQ_CORE_i/LED_0/inst/pwm_mode_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.151ns  (logic 0.045ns (2.092%)  route 2.106ns (97.908%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/EMIOGPIOO[1]
                         net (fo=7, routed)           2.106     2.106    ZYNQ_CORE_i/LED_0/inst/mode_flow
    SLICE_X109Y62        LUT4 (Prop_lut4_I1_O)        0.045     2.151 r  ZYNQ_CORE_i/LED_0/inst/pwm_mode_i_1/O
                         net (fo=1, routed)           0.000     2.151    ZYNQ_CORE_i/LED_0/inst/pwm_mode_i_1_n_0
    SLICE_X109Y62        FDCE                                         r  ZYNQ_CORE_i/LED_0/inst/pwm_mode_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=90, routed)          0.901     1.267    ZYNQ_CORE_i/LED_0/inst/clk
    SLICE_X109Y62        FDCE                                         r  ZYNQ_CORE_i/LED_0/inst/pwm_mode_reg/C

Slack:                    inf
  Source:                 ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/EMIOGPIOO[0]
                            (internal pin)
  Destination:            ZYNQ_CORE_i/LED_0/inst/led_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.184ns  (logic 0.045ns (2.061%)  route 2.139ns (97.939%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/EMIOGPIOO[0]
                         net (fo=7, routed)           2.139     2.139    ZYNQ_CORE_i/LED_0/inst/mode_blink
    SLICE_X109Y62        LUT6 (Prop_lut6_I2_O)        0.045     2.184 r  ZYNQ_CORE_i/LED_0/inst/led_state[1]_i_1/O
                         net (fo=1, routed)           0.000     2.184    ZYNQ_CORE_i/LED_0/inst/led_state[1]_i_1_n_0
    SLICE_X109Y62        FDCE                                         r  ZYNQ_CORE_i/LED_0/inst/led_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=90, routed)          0.901     1.267    ZYNQ_CORE_i/LED_0/inst/clk
    SLICE_X109Y62        FDCE                                         r  ZYNQ_CORE_i/LED_0/inst/led_state_reg[1]/C

Slack:                    inf
  Source:                 ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/EMIOGPIOO[1]
                            (internal pin)
  Destination:            ZYNQ_CORE_i/LED_0/inst/led_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.237ns  (logic 0.045ns (2.012%)  route 2.192ns (97.988%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/EMIOGPIOO[1]
                         net (fo=7, routed)           2.192     2.192    ZYNQ_CORE_i/LED_0/inst/mode_flow
    SLICE_X109Y62        LUT6 (Prop_lut6_I3_O)        0.045     2.237 r  ZYNQ_CORE_i/LED_0/inst/led_state[0]_i_1/O
                         net (fo=1, routed)           0.000     2.237    ZYNQ_CORE_i/LED_0/inst/led_state[0]_i_1_n_0
    SLICE_X109Y62        FDCE                                         r  ZYNQ_CORE_i/LED_0/inst/led_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=90, routed)          0.901     1.267    ZYNQ_CORE_i/LED_0/inst/clk
    SLICE_X109Y62        FDCE                                         r  ZYNQ_CORE_i/LED_0/inst/led_state_reg[0]/C

Slack:                    inf
  Source:                 ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/EMIOGPIOO[0]
                            (internal pin)
  Destination:            ZYNQ_CORE_i/LED_0/inst/cnt_us_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.481ns  (logic 0.045ns (1.814%)  route 2.436ns (98.186%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/EMIOGPIOO[0]
                         net (fo=7, routed)           2.335     2.335    ZYNQ_CORE_i/LED_0/inst/mode_blink
    SLICE_X111Y60        LUT2 (Prop_lut2_I1_O)        0.045     2.380 r  ZYNQ_CORE_i/LED_0/inst/cnt_us[5]_i_1/O
                         net (fo=6, routed)           0.100     2.481    ZYNQ_CORE_i/LED_0/inst/cnt_us[5]_i_1_n_0
    SLICE_X112Y61        FDCE                                         r  ZYNQ_CORE_i/LED_0/inst/cnt_us_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=90, routed)          0.906     1.272    ZYNQ_CORE_i/LED_0/inst/clk
    SLICE_X112Y61        FDCE                                         r  ZYNQ_CORE_i/LED_0/inst/cnt_us_reg[1]/C

Slack:                    inf
  Source:                 ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/EMIOGPIOO[0]
                            (internal pin)
  Destination:            ZYNQ_CORE_i/LED_0/inst/cnt_us_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.481ns  (logic 0.045ns (1.814%)  route 2.436ns (98.186%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/EMIOGPIOO[0]
                         net (fo=7, routed)           2.335     2.335    ZYNQ_CORE_i/LED_0/inst/mode_blink
    SLICE_X111Y60        LUT2 (Prop_lut2_I1_O)        0.045     2.380 r  ZYNQ_CORE_i/LED_0/inst/cnt_us[5]_i_1/O
                         net (fo=6, routed)           0.100     2.481    ZYNQ_CORE_i/LED_0/inst/cnt_us[5]_i_1_n_0
    SLICE_X112Y61        FDCE                                         r  ZYNQ_CORE_i/LED_0/inst/cnt_us_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=90, routed)          0.906     1.272    ZYNQ_CORE_i/LED_0/inst/clk
    SLICE_X112Y61        FDCE                                         r  ZYNQ_CORE_i/LED_0/inst/cnt_us_reg[4]/C

Slack:                    inf
  Source:                 ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/EMIOGPIOO[0]
                            (internal pin)
  Destination:            ZYNQ_CORE_i/LED_0/inst/cnt_us_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.481ns  (logic 0.045ns (1.814%)  route 2.436ns (98.186%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/EMIOGPIOO[0]
                         net (fo=7, routed)           2.335     2.335    ZYNQ_CORE_i/LED_0/inst/mode_blink
    SLICE_X111Y60        LUT2 (Prop_lut2_I1_O)        0.045     2.380 r  ZYNQ_CORE_i/LED_0/inst/cnt_us[5]_i_1/O
                         net (fo=6, routed)           0.100     2.481    ZYNQ_CORE_i/LED_0/inst/cnt_us[5]_i_1_n_0
    SLICE_X112Y61        FDCE                                         r  ZYNQ_CORE_i/LED_0/inst/cnt_us_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=90, routed)          0.906     1.272    ZYNQ_CORE_i/LED_0/inst/clk
    SLICE_X112Y61        FDCE                                         r  ZYNQ_CORE_i/LED_0/inst/cnt_us_reg[5]/C

Slack:                    inf
  Source:                 ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/EMIOGPIOO[1]
                            (internal pin)
  Destination:            ZYNQ_CORE_i/LED_0/inst/cnt_ms_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.489ns  (logic 0.048ns (1.928%)  route 2.441ns (98.072%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/EMIOGPIOO[1]
                         net (fo=7, routed)           2.318     2.318    ZYNQ_CORE_i/LED_0/inst/mode_flow
    SLICE_X111Y59        LUT4 (Prop_lut4_I2_O)        0.048     2.366 r  ZYNQ_CORE_i/LED_0/inst/cnt_ms[9]_i_1/O
                         net (fo=10, routed)          0.123     2.489    ZYNQ_CORE_i/LED_0/inst/cnt_ms[9]_i_1_n_0
    SLICE_X110Y58        FDCE                                         r  ZYNQ_CORE_i/LED_0/inst/cnt_ms_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=90, routed)          0.907     1.273    ZYNQ_CORE_i/LED_0/inst/clk
    SLICE_X110Y58        FDCE                                         r  ZYNQ_CORE_i/LED_0/inst/cnt_ms_reg[0]/C

Slack:                    inf
  Source:                 ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/EMIOGPIOO[1]
                            (internal pin)
  Destination:            ZYNQ_CORE_i/LED_0/inst/cnt_ms_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.489ns  (logic 0.048ns (1.928%)  route 2.441ns (98.072%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/EMIOGPIOO[1]
                         net (fo=7, routed)           2.318     2.318    ZYNQ_CORE_i/LED_0/inst/mode_flow
    SLICE_X111Y59        LUT4 (Prop_lut4_I2_O)        0.048     2.366 r  ZYNQ_CORE_i/LED_0/inst/cnt_ms[9]_i_1/O
                         net (fo=10, routed)          0.123     2.489    ZYNQ_CORE_i/LED_0/inst/cnt_ms[9]_i_1_n_0
    SLICE_X110Y58        FDCE                                         r  ZYNQ_CORE_i/LED_0/inst/cnt_ms_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=90, routed)          0.907     1.273    ZYNQ_CORE_i/LED_0/inst/clk
    SLICE_X110Y58        FDCE                                         r  ZYNQ_CORE_i/LED_0/inst/cnt_ms_reg[1]/C

Slack:                    inf
  Source:                 ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/EMIOGPIOO[1]
                            (internal pin)
  Destination:            ZYNQ_CORE_i/LED_0/inst/cnt_s_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.528ns  (logic 0.045ns (1.780%)  route 2.483ns (98.220%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/EMIOGPIOO[1]
                         net (fo=7, routed)           2.318     2.318    ZYNQ_CORE_i/LED_0/inst/mode_flow
    SLICE_X111Y59        LUT4 (Prop_lut4_I2_O)        0.045     2.363 r  ZYNQ_CORE_i/LED_0/inst/cnt_s[9]_i_1/O
                         net (fo=10, routed)          0.165     2.528    ZYNQ_CORE_i/LED_0/inst/cnt_s[9]_i_1_n_0
    SLICE_X113Y58        FDCE                                         r  ZYNQ_CORE_i/LED_0/inst/cnt_s_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=90, routed)          0.907     1.273    ZYNQ_CORE_i/LED_0/inst/clk
    SLICE_X113Y58        FDCE                                         r  ZYNQ_CORE_i/LED_0/inst/cnt_s_reg[8]/C

Slack:                    inf
  Source:                 ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/EMIOGPIOO[1]
                            (internal pin)
  Destination:            ZYNQ_CORE_i/LED_0/inst/cnt_s_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.528ns  (logic 0.045ns (1.780%)  route 2.483ns (98.220%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/EMIOGPIOO[1]
                         net (fo=7, routed)           2.318     2.318    ZYNQ_CORE_i/LED_0/inst/mode_flow
    SLICE_X111Y59        LUT4 (Prop_lut4_I2_O)        0.045     2.363 r  ZYNQ_CORE_i/LED_0/inst/cnt_s[9]_i_1/O
                         net (fo=10, routed)          0.165     2.528    ZYNQ_CORE_i/LED_0/inst/cnt_s[9]_i_1_n_0
    SLICE_X113Y58        FDCE                                         r  ZYNQ_CORE_i/LED_0/inst/cnt_s_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZYNQ_CORE_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ZYNQ_CORE_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=90, routed)          0.907     1.273    ZYNQ_CORE_i/LED_0/inst/clk
    SLICE_X113Y58        FDCE                                         r  ZYNQ_CORE_i/LED_0/inst/cnt_s_reg[9]/C





