

================================================================
== Vitis HLS Report for 'top_entry64'
================================================================
* Date:           Thu Apr 28 15:57:42 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        prueba_booth
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  1.215 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    0|    0|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|        2|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       45|    -|
|Register             |        -|     -|        3|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|        3|       47|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+----+---+----+------------+------------+
    |  Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+----+---+----+------------+------------+
    |ap_block_state1  |        or|   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+
    |Total            |          |   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------+----+-----------+-----+-----------+
    |     Name     | LUT| Input Size| Bits| Total Bits|
    +--------------+----+-----------+-----+-----------+
    |ap_done       |   9|          2|    1|          2|
    |real_start    |   9|          2|    1|          2|
    |w_out_blk_n   |   9|          2|    1|          2|
    |x0_out_blk_n  |   9|          2|    1|          2|
    |y_out_blk_n   |   9|          2|    1|          2|
    +--------------+----+-----------+-----+-----------+
    |Total         |  45|         10|    5|         10|
    +--------------+----+-----------+-----+-----------+

    * Register: 
    +----------------+---+----+-----+-----------+
    |      Name      | FF| LUT| Bits| Const Bits|
    +----------------+---+----+-----+-----------+
    |ap_CS_fsm       |  1|   0|    1|          0|
    |ap_done_reg     |  1|   0|    1|          0|
    |start_once_reg  |  1|   0|    1|          0|
    +----------------+---+----+-----+-----------+
    |Total           |  3|   0|    3|          0|
    +----------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+--------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------+-----+-----+------------+--------------+--------------+
|ap_clk         |   in|    1|  ap_ctrl_hs|   top.entry64|  return value|
|ap_rst         |   in|    1|  ap_ctrl_hs|   top.entry64|  return value|
|ap_start       |   in|    1|  ap_ctrl_hs|   top.entry64|  return value|
|start_full_n   |   in|    1|  ap_ctrl_hs|   top.entry64|  return value|
|ap_done        |  out|    1|  ap_ctrl_hs|   top.entry64|  return value|
|ap_continue    |   in|    1|  ap_ctrl_hs|   top.entry64|  return value|
|ap_idle        |  out|    1|  ap_ctrl_hs|   top.entry64|  return value|
|ap_ready       |  out|    1|  ap_ctrl_hs|   top.entry64|  return value|
|start_out      |  out|    1|  ap_ctrl_hs|   top.entry64|  return value|
|start_write    |  out|    1|  ap_ctrl_hs|   top.entry64|  return value|
|x0             |   in|   64|     ap_none|            x0|        scalar|
|w              |   in|   64|     ap_none|             w|        scalar|
|y              |   in|   64|     ap_none|             y|        scalar|
|x0_out_din     |  out|   64|     ap_fifo|        x0_out|       pointer|
|x0_out_full_n  |   in|    1|     ap_fifo|        x0_out|       pointer|
|x0_out_write   |  out|    1|     ap_fifo|        x0_out|       pointer|
|w_out_din      |  out|   64|     ap_fifo|         w_out|       pointer|
|w_out_full_n   |   in|    1|     ap_fifo|         w_out|       pointer|
|w_out_write    |  out|    1|     ap_fifo|         w_out|       pointer|
|y_out_din      |  out|   64|     ap_fifo|         y_out|       pointer|
|y_out_full_n   |   in|    1|     ap_fifo|         y_out|       pointer|
|y_out_write    |  out|    1|     ap_fifo|         y_out|       pointer|
+---------------+-----+-----+------------+--------------+--------------+

