// Seed: 1998236134
module module_0 ();
  always @(posedge 1) begin
    $display(1 == id_1, 1);
  end
endmodule
module module_1 (
    input wire id_0,
    output wand id_1,
    input wand id_2,
    input tri1 id_3,
    input tri0 id_4,
    input tri0 id_5,
    output supply0 id_6,
    output uwire id_7,
    output wire id_8,
    input wire id_9,
    output supply1 id_10,
    input wor id_11,
    output tri0 id_12,
    output wor id_13,
    input tri0 id_14,
    output wand id_15,
    input tri0 id_16,
    output tri id_17,
    input wire id_18,
    output tri id_19,
    output tri0 id_20
    , id_23, id_24,
    inout uwire id_21
);
  module_0();
  genvar id_25;
  wire id_26;
  always begin
    id_6 = id_9;
  end
  id_27(
      .id_0(1'b0 - 1), .id_1(1 !== 1'b0), .id_2(""), .id_3(1)
  ); id_28(
      .id_0(id_20 == id_3), .id_1(id_9), .id_2(1), .id_3(id_3 == id_7), .id_4(1)
  );
endmodule
