{
  "file": "quad2006.pdf",
  "path": "data/quad2006.pdf",
  "type": "pdf",
  "pages": [
    "(DARPA) TRIPS: Single Chip Teraflop Computing PrA\n\nTRIPS Prototype System Implementation\nTRIPS Chip Floorplan — TRIPS atid\n\nNew TRIPS Technologies\n\nEDGE Processor Cores: Technology-scalable, adaptive\nhigh performance for signal processing and commercial apps.\nNon Uniform Cache Architectures: Automatically adapts\n\nto working set of applications, delivering stable performance.\n\nStatic-Placement Dynamic Execution Compilation:\nTechniques for program optimization for scalable architectures.\n\nIBM CU-11 process (120nm)\n18x18 mm chip area 4 daughtercards wi 1 TRIPS chip and 2GB DRAM\nS33MHz target clack rate On-board FPGA for expansion\n\nApplication Adaptivity: Library and compiler support\n\n2 16-wide EDGE processors 3 : F :\nfor applications to run on multiple platforms and environments.\n\n16 GFlops/ops peak\nIMB on-chip memory\n\nPowerPC 440GP as controller\nChip-to-chip connectors for multiboard system\n\nmir a Timeline\nImpact: High Performance and Adaptivity iepe Brags 4 erp\nScalable Commercial Performance: 500 GIPS/chip ina 03, 04 \"05 06 07\n35 nanometer design, 4 GIPS/chip (sustained) in a 130nm a\nprototype. Tiled architecture improves design productivity. TREES Cie tee\nTRIPS chip/board fab\n\nHigh performance signal processing: 5 Teraflops (peak)\n\nper chip in a 35 nanometer implementation, 16 GFLOPS in Hyperblock compiler\na 130nm prototype. Parallel programming\n\nlibraries\nLarge economies of scale: Merge the desktop, HPC, DSP, System Evaluation\n\nand embedded markets into a single family of TRIPS\nimplementations by 2012.\n\nDefense Acceleration Kit\n\nThe University of Texas at Austin/USC-ISI: PIs S. Keckler, D. Burger, and K. McKinley\n"
  ],
  "text": "(DARPA) TRIPS: Single Chip Teraflop Computing PrA\n\nTRIPS Prototype System Implementation\nTRIPS Chip Floorplan — TRIPS atid\n\nNew TRIPS Technologies\n\nEDGE Processor Cores: Technology-scalable, adaptive\nhigh performance for signal processing and commercial apps.\nNon Uniform Cache Architectures: Automatically adapts\n\nto working set of applications, delivering stable performance.\n\nStatic-Placement Dynamic Execution Compilation:\nTechniques for program optimization for scalable architectures.\n\nIBM CU-11 process (120nm)\n18x18 mm chip area 4 daughtercards wi 1 TRIPS chip and 2GB DRAM\nS33MHz target clack rate On-board FPGA for expansion\n\nApplication Adaptivity: Library and compiler support\n\n2 16-wide EDGE processors 3 : F :\nfor applications to run on multiple platforms and environments.\n\n16 GFlops/ops peak\nIMB on-chip memory\n\nPowerPC 440GP as controller\nChip-to-chip connectors for multiboard system\n\nmir a Timeline\nImpact: High Performance and Adaptivity iepe Brags 4 erp\nScalable Commercial Performance: 500 GIPS/chip ina 03, 04 \"05 06 07\n35 nanometer design, 4 GIPS/chip (sustained) in a 130nm a\nprototype. Tiled architecture improves design productivity. TREES Cie tee\nTRIPS chip/board fab\n\nHigh performance signal processing: 5 Teraflops (peak)\n\nper chip in a 35 nanometer implementation, 16 GFLOPS in Hyperblock compiler\na 130nm prototype. Parallel programming\n\nlibraries\nLarge economies of scale: Merge the desktop, HPC, DSP, System Evaluation\n\nand embedded markets into a single family of TRIPS\nimplementations by 2012.\n\nDefense Acceleration Kit\n\nThe University of Texas at Austin/USC-ISI: PIs S. Keckler, D. Burger, and K. McKinley\n"
}