$date
	Mon Aug 04 12:54:25 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module ic_7483_tb $end
$var wire 4 ! result [3:0] $end
$var wire 1 " carry $end
$var reg 1 # Cin $end
$var reg 4 $ a [3:0] $end
$var reg 4 % b [3:0] $end
$scope module DUT $end
$var wire 4 & A [3:0] $end
$var wire 4 ' B [3:0] $end
$var wire 1 # C0 $end
$var wire 1 " Cout $end
$var wire 1 ( NC0 $end
$var wire 4 ) norb [3:0] $end
$var wire 4 * nandb [3:0] $end
$var wire 4 + carryb [3:0] $end
$var wire 4 , andb [3:0] $end
$var wire 4 - SUM [3:0] $end
$var wire 5 . C4b [4:0] $end
$var wire 4 / C3b [3:0] $end
$var wire 3 0 C2b [2:0] $end
$var wire 2 1 C1b [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b1 1
b1 0
b1001 /
b11001 .
b11 -
b11 ,
b0 +
b1111 *
b1100 )
1(
b10 '
b1 &
b10 %
b1 $
0#
0"
b11 !
$end
#5
1"
b0 !
b0 -
b1110 +
b0 1
b0 0
b1110 ,
b0 /
b0 .
b1110 *
b0 )
b1 %
b1 '
b1111 $
b1111 &
#10
b0 !
b0 -
b1111 ,
b1111 +
b1111 *
0(
1#
b101 %
b101 '
b1010 $
b1010 &
#15
b1111 !
b1111 -
b0 ,
b0 *
b1111 %
b1111 '
b1111 $
b1111 &
#20
0"
b0 !
b0 -
b11 1
b111 0
b1111 /
b0 ,
b11111 .
b0 +
b1111 )
b1111 *
1(
0#
b0 %
b0 '
b0 $
b0 &
#25
1"
b1111 ,
b0 !
b0 -
b0 .
b1111 +
b0 1
b0 0
b0 /
b0 )
0(
1#
b1100 %
b1100 '
b11 $
b11 &
#30
