// Seed: 1468361074
module module_0 (
    output tri0 id_0,
    output supply1 id_1,
    input supply0 id_2
    , id_5,
    output wor id_3
);
  wire id_6;
  module_2 modCall_1 (
      id_3,
      id_2,
      id_2,
      id_2
  );
endmodule
module module_1 (
    output tri1  id_0,
    input  tri0  id_1,
    input  wire  id_2,
    input  uwire id_3
);
  tri0 id_5;
  assign id_0 = id_5;
  module_0 modCall_1 (
      id_0,
      id_0,
      id_5,
      id_5
  );
  assign modCall_1.id_3 = 0;
  assign id_5 = id_3;
  wire id_6;
endmodule
module module_2 (
    output wand id_0,
    input wand id_1,
    input supply1 id_2,
    input supply0 id_3
);
  wand id_5;
  wire id_6;
  assign module_0.type_9 = 0;
  always @(posedge id_2 or posedge 1) begin : LABEL_0
    id_5 = id_3;
  end
endmodule
