<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › mips › include › asm › octeon › cvmx-pci-defs.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../index.html"></a><h1>cvmx-pci-defs.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/***********************license start***************</span>
<span class="cm"> * Author: Cavium Networks</span>
<span class="cm"> *</span>
<span class="cm"> * Contact: support@caviumnetworks.com</span>
<span class="cm"> * This file is part of the OCTEON SDK</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (c) 2003-2010 Cavium Networks</span>
<span class="cm"> *</span>
<span class="cm"> * This file is free software; you can redistribute it and/or modify</span>
<span class="cm"> * it under the terms of the GNU General Public License, Version 2, as</span>
<span class="cm"> * published by the Free Software Foundation.</span>
<span class="cm"> *</span>
<span class="cm"> * This file is distributed in the hope that it will be useful, but</span>
<span class="cm"> * AS-IS and WITHOUT ANY WARRANTY; without even the implied warranty</span>
<span class="cm"> * of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE, TITLE, or</span>
<span class="cm"> * NONINFRINGEMENT.  See the GNU General Public License for more</span>
<span class="cm"> * details.</span>
<span class="cm"> *</span>
<span class="cm"> * You should have received a copy of the GNU General Public License</span>
<span class="cm"> * along with this file; if not, write to the Free Software</span>
<span class="cm"> * Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA</span>
<span class="cm"> * or visit http://www.gnu.org/licenses/.</span>
<span class="cm"> *</span>
<span class="cm"> * This file may also be available under a different license from Cavium.</span>
<span class="cm"> * Contact Cavium Networks for more information</span>
<span class="cm"> ***********************license end**************************************/</span>

<span class="cp">#ifndef __CVMX_PCI_DEFS_H__</span>
<span class="cp">#define __CVMX_PCI_DEFS_H__</span>

<span class="cp">#define CVMX_PCI_BAR1_INDEXX(offset) (0x0000000000000100ull + ((offset) &amp; 31) * 4)</span>
<span class="cp">#define CVMX_PCI_BIST_REG (0x00000000000001C0ull)</span>
<span class="cp">#define CVMX_PCI_CFG00 (0x0000000000000000ull)</span>
<span class="cp">#define CVMX_PCI_CFG01 (0x0000000000000004ull)</span>
<span class="cp">#define CVMX_PCI_CFG02 (0x0000000000000008ull)</span>
<span class="cp">#define CVMX_PCI_CFG03 (0x000000000000000Cull)</span>
<span class="cp">#define CVMX_PCI_CFG04 (0x0000000000000010ull)</span>
<span class="cp">#define CVMX_PCI_CFG05 (0x0000000000000014ull)</span>
<span class="cp">#define CVMX_PCI_CFG06 (0x0000000000000018ull)</span>
<span class="cp">#define CVMX_PCI_CFG07 (0x000000000000001Cull)</span>
<span class="cp">#define CVMX_PCI_CFG08 (0x0000000000000020ull)</span>
<span class="cp">#define CVMX_PCI_CFG09 (0x0000000000000024ull)</span>
<span class="cp">#define CVMX_PCI_CFG10 (0x0000000000000028ull)</span>
<span class="cp">#define CVMX_PCI_CFG11 (0x000000000000002Cull)</span>
<span class="cp">#define CVMX_PCI_CFG12 (0x0000000000000030ull)</span>
<span class="cp">#define CVMX_PCI_CFG13 (0x0000000000000034ull)</span>
<span class="cp">#define CVMX_PCI_CFG15 (0x000000000000003Cull)</span>
<span class="cp">#define CVMX_PCI_CFG16 (0x0000000000000040ull)</span>
<span class="cp">#define CVMX_PCI_CFG17 (0x0000000000000044ull)</span>
<span class="cp">#define CVMX_PCI_CFG18 (0x0000000000000048ull)</span>
<span class="cp">#define CVMX_PCI_CFG19 (0x000000000000004Cull)</span>
<span class="cp">#define CVMX_PCI_CFG20 (0x0000000000000050ull)</span>
<span class="cp">#define CVMX_PCI_CFG21 (0x0000000000000054ull)</span>
<span class="cp">#define CVMX_PCI_CFG22 (0x0000000000000058ull)</span>
<span class="cp">#define CVMX_PCI_CFG56 (0x00000000000000E0ull)</span>
<span class="cp">#define CVMX_PCI_CFG57 (0x00000000000000E4ull)</span>
<span class="cp">#define CVMX_PCI_CFG58 (0x00000000000000E8ull)</span>
<span class="cp">#define CVMX_PCI_CFG59 (0x00000000000000ECull)</span>
<span class="cp">#define CVMX_PCI_CFG60 (0x00000000000000F0ull)</span>
<span class="cp">#define CVMX_PCI_CFG61 (0x00000000000000F4ull)</span>
<span class="cp">#define CVMX_PCI_CFG62 (0x00000000000000F8ull)</span>
<span class="cp">#define CVMX_PCI_CFG63 (0x00000000000000FCull)</span>
<span class="cp">#define CVMX_PCI_CNT_REG (0x00000000000001B8ull)</span>
<span class="cp">#define CVMX_PCI_CTL_STATUS_2 (0x000000000000018Cull)</span>
<span class="cp">#define CVMX_PCI_DBELL_X(offset) (0x0000000000000080ull + ((offset) &amp; 3) * 8)</span>
<span class="cp">#define CVMX_PCI_DMA_CNT0 CVMX_PCI_DMA_CNTX(0)</span>
<span class="cp">#define CVMX_PCI_DMA_CNT1 CVMX_PCI_DMA_CNTX(1)</span>
<span class="cp">#define CVMX_PCI_DMA_CNTX(offset) (0x00000000000000A0ull + ((offset) &amp; 1) * 8)</span>
<span class="cp">#define CVMX_PCI_DMA_INT_LEV0 CVMX_PCI_DMA_INT_LEVX(0)</span>
<span class="cp">#define CVMX_PCI_DMA_INT_LEV1 CVMX_PCI_DMA_INT_LEVX(1)</span>
<span class="cp">#define CVMX_PCI_DMA_INT_LEVX(offset) (0x00000000000000A4ull + ((offset) &amp; 1) * 8)</span>
<span class="cp">#define CVMX_PCI_DMA_TIME0 CVMX_PCI_DMA_TIMEX(0)</span>
<span class="cp">#define CVMX_PCI_DMA_TIME1 CVMX_PCI_DMA_TIMEX(1)</span>
<span class="cp">#define CVMX_PCI_DMA_TIMEX(offset) (0x00000000000000B0ull + ((offset) &amp; 1) * 4)</span>
<span class="cp">#define CVMX_PCI_INSTR_COUNT0 CVMX_PCI_INSTR_COUNTX(0)</span>
<span class="cp">#define CVMX_PCI_INSTR_COUNT1 CVMX_PCI_INSTR_COUNTX(1)</span>
<span class="cp">#define CVMX_PCI_INSTR_COUNT2 CVMX_PCI_INSTR_COUNTX(2)</span>
<span class="cp">#define CVMX_PCI_INSTR_COUNT3 CVMX_PCI_INSTR_COUNTX(3)</span>
<span class="cp">#define CVMX_PCI_INSTR_COUNTX(offset) (0x0000000000000084ull + ((offset) &amp; 3) * 8)</span>
<span class="cp">#define CVMX_PCI_INT_ENB (0x0000000000000038ull)</span>
<span class="cp">#define CVMX_PCI_INT_ENB2 (0x00000000000001A0ull)</span>
<span class="cp">#define CVMX_PCI_INT_SUM (0x0000000000000030ull)</span>
<span class="cp">#define CVMX_PCI_INT_SUM2 (0x0000000000000198ull)</span>
<span class="cp">#define CVMX_PCI_MSI_RCV (0x00000000000000F0ull)</span>
<span class="cp">#define CVMX_PCI_PKTS_SENT0 CVMX_PCI_PKTS_SENTX(0)</span>
<span class="cp">#define CVMX_PCI_PKTS_SENT1 CVMX_PCI_PKTS_SENTX(1)</span>
<span class="cp">#define CVMX_PCI_PKTS_SENT2 CVMX_PCI_PKTS_SENTX(2)</span>
<span class="cp">#define CVMX_PCI_PKTS_SENT3 CVMX_PCI_PKTS_SENTX(3)</span>
<span class="cp">#define CVMX_PCI_PKTS_SENTX(offset) (0x0000000000000040ull + ((offset) &amp; 3) * 16)</span>
<span class="cp">#define CVMX_PCI_PKTS_SENT_INT_LEV0 CVMX_PCI_PKTS_SENT_INT_LEVX(0)</span>
<span class="cp">#define CVMX_PCI_PKTS_SENT_INT_LEV1 CVMX_PCI_PKTS_SENT_INT_LEVX(1)</span>
<span class="cp">#define CVMX_PCI_PKTS_SENT_INT_LEV2 CVMX_PCI_PKTS_SENT_INT_LEVX(2)</span>
<span class="cp">#define CVMX_PCI_PKTS_SENT_INT_LEV3 CVMX_PCI_PKTS_SENT_INT_LEVX(3)</span>
<span class="cp">#define CVMX_PCI_PKTS_SENT_INT_LEVX(offset) (0x0000000000000048ull + ((offset) &amp; 3) * 16)</span>
<span class="cp">#define CVMX_PCI_PKTS_SENT_TIME0 CVMX_PCI_PKTS_SENT_TIMEX(0)</span>
<span class="cp">#define CVMX_PCI_PKTS_SENT_TIME1 CVMX_PCI_PKTS_SENT_TIMEX(1)</span>
<span class="cp">#define CVMX_PCI_PKTS_SENT_TIME2 CVMX_PCI_PKTS_SENT_TIMEX(2)</span>
<span class="cp">#define CVMX_PCI_PKTS_SENT_TIME3 CVMX_PCI_PKTS_SENT_TIMEX(3)</span>
<span class="cp">#define CVMX_PCI_PKTS_SENT_TIMEX(offset) (0x000000000000004Cull + ((offset) &amp; 3) * 16)</span>
<span class="cp">#define CVMX_PCI_PKT_CREDITS0 CVMX_PCI_PKT_CREDITSX(0)</span>
<span class="cp">#define CVMX_PCI_PKT_CREDITS1 CVMX_PCI_PKT_CREDITSX(1)</span>
<span class="cp">#define CVMX_PCI_PKT_CREDITS2 CVMX_PCI_PKT_CREDITSX(2)</span>
<span class="cp">#define CVMX_PCI_PKT_CREDITS3 CVMX_PCI_PKT_CREDITSX(3)</span>
<span class="cp">#define CVMX_PCI_PKT_CREDITSX(offset) (0x0000000000000044ull + ((offset) &amp; 3) * 16)</span>
<span class="cp">#define CVMX_PCI_READ_CMD_6 (0x0000000000000180ull)</span>
<span class="cp">#define CVMX_PCI_READ_CMD_C (0x0000000000000184ull)</span>
<span class="cp">#define CVMX_PCI_READ_CMD_E (0x0000000000000188ull)</span>
<span class="cp">#define CVMX_PCI_READ_TIMEOUT (CVMX_ADD_IO_SEG(0x00011F00000000B0ull))</span>
<span class="cp">#define CVMX_PCI_SCM_REG (0x00000000000001A8ull)</span>
<span class="cp">#define CVMX_PCI_TSR_REG (0x00000000000001B0ull)</span>
<span class="cp">#define CVMX_PCI_WIN_RD_ADDR (0x0000000000000008ull)</span>
<span class="cp">#define CVMX_PCI_WIN_RD_DATA (0x0000000000000020ull)</span>
<span class="cp">#define CVMX_PCI_WIN_WR_ADDR (0x0000000000000000ull)</span>
<span class="cp">#define CVMX_PCI_WIN_WR_DATA (0x0000000000000010ull)</span>
<span class="cp">#define CVMX_PCI_WIN_WR_MASK (0x0000000000000018ull)</span>

<span class="k">union</span> <span class="n">cvmx_pci_bar1_indexx</span> <span class="p">{</span>
	<span class="kt">uint32_t</span> <span class="n">u32</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_bar1_indexx_s</span> <span class="p">{</span>
		<span class="kt">uint32_t</span> <span class="n">reserved_18_31</span><span class="o">:</span><span class="mi">14</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">addr_idx</span><span class="o">:</span><span class="mi">14</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">ca</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">end_swp</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">addr_v</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_bar1_indexx_s</span> <span class="n">cn30xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_bar1_indexx_s</span> <span class="n">cn31xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_bar1_indexx_s</span> <span class="n">cn38xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_bar1_indexx_s</span> <span class="n">cn38xxp2</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_bar1_indexx_s</span> <span class="n">cn50xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_bar1_indexx_s</span> <span class="n">cn58xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_bar1_indexx_s</span> <span class="n">cn58xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_pci_bist_reg</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_bist_reg_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_10_63</span><span class="o">:</span><span class="mi">54</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">rsp_bs</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">dma0_bs</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">cmd0_bs</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">cmd_bs</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">csr2p_bs</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">csrr_bs</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">rsp2p_bs</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">csr2n_bs</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">dat2n_bs</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">dbg2n_bs</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_bist_reg_s</span> <span class="n">cn50xx</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_pci_cfg00</span> <span class="p">{</span>
	<span class="kt">uint32_t</span> <span class="n">u32</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_cfg00_s</span> <span class="p">{</span>
		<span class="kt">uint32_t</span> <span class="n">devid</span><span class="o">:</span><span class="mi">16</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">vendid</span><span class="o">:</span><span class="mi">16</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_cfg00_s</span> <span class="n">cn30xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_cfg00_s</span> <span class="n">cn31xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_cfg00_s</span> <span class="n">cn38xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_cfg00_s</span> <span class="n">cn38xxp2</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_cfg00_s</span> <span class="n">cn50xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_cfg00_s</span> <span class="n">cn58xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_cfg00_s</span> <span class="n">cn58xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_pci_cfg01</span> <span class="p">{</span>
	<span class="kt">uint32_t</span> <span class="n">u32</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_cfg01_s</span> <span class="p">{</span>
		<span class="kt">uint32_t</span> <span class="n">dpe</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">sse</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">rma</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">rta</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">sta</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">devt</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">mdpe</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">fbb</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">reserved_22_22</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">m66</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">cle</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">i_stat</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">reserved_11_18</span><span class="o">:</span><span class="mi">8</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">i_dis</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">fbbe</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">see</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">ads</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">pee</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">vps</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">mwice</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">scse</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">me</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">msae</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">isae</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_cfg01_s</span> <span class="n">cn30xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_cfg01_s</span> <span class="n">cn31xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_cfg01_s</span> <span class="n">cn38xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_cfg01_s</span> <span class="n">cn38xxp2</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_cfg01_s</span> <span class="n">cn50xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_cfg01_s</span> <span class="n">cn58xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_cfg01_s</span> <span class="n">cn58xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_pci_cfg02</span> <span class="p">{</span>
	<span class="kt">uint32_t</span> <span class="n">u32</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_cfg02_s</span> <span class="p">{</span>
		<span class="kt">uint32_t</span> <span class="n">cc</span><span class="o">:</span><span class="mi">24</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">rid</span><span class="o">:</span><span class="mi">8</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_cfg02_s</span> <span class="n">cn30xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_cfg02_s</span> <span class="n">cn31xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_cfg02_s</span> <span class="n">cn38xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_cfg02_s</span> <span class="n">cn38xxp2</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_cfg02_s</span> <span class="n">cn50xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_cfg02_s</span> <span class="n">cn58xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_cfg02_s</span> <span class="n">cn58xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_pci_cfg03</span> <span class="p">{</span>
	<span class="kt">uint32_t</span> <span class="n">u32</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_cfg03_s</span> <span class="p">{</span>
		<span class="kt">uint32_t</span> <span class="n">bcap</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">brb</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">reserved_28_29</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">bcod</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">ht</span><span class="o">:</span><span class="mi">8</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">lt</span><span class="o">:</span><span class="mi">8</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">cls</span><span class="o">:</span><span class="mi">8</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_cfg03_s</span> <span class="n">cn30xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_cfg03_s</span> <span class="n">cn31xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_cfg03_s</span> <span class="n">cn38xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_cfg03_s</span> <span class="n">cn38xxp2</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_cfg03_s</span> <span class="n">cn50xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_cfg03_s</span> <span class="n">cn58xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_cfg03_s</span> <span class="n">cn58xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_pci_cfg04</span> <span class="p">{</span>
	<span class="kt">uint32_t</span> <span class="n">u32</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_cfg04_s</span> <span class="p">{</span>
		<span class="kt">uint32_t</span> <span class="n">lbase</span><span class="o">:</span><span class="mi">20</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">lbasez</span><span class="o">:</span><span class="mi">8</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">pf</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">typ</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">mspc</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_cfg04_s</span> <span class="n">cn30xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_cfg04_s</span> <span class="n">cn31xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_cfg04_s</span> <span class="n">cn38xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_cfg04_s</span> <span class="n">cn38xxp2</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_cfg04_s</span> <span class="n">cn50xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_cfg04_s</span> <span class="n">cn58xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_cfg04_s</span> <span class="n">cn58xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_pci_cfg05</span> <span class="p">{</span>
	<span class="kt">uint32_t</span> <span class="n">u32</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_cfg05_s</span> <span class="p">{</span>
		<span class="kt">uint32_t</span> <span class="n">hbase</span><span class="o">:</span><span class="mi">32</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_cfg05_s</span> <span class="n">cn30xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_cfg05_s</span> <span class="n">cn31xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_cfg05_s</span> <span class="n">cn38xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_cfg05_s</span> <span class="n">cn38xxp2</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_cfg05_s</span> <span class="n">cn50xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_cfg05_s</span> <span class="n">cn58xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_cfg05_s</span> <span class="n">cn58xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_pci_cfg06</span> <span class="p">{</span>
	<span class="kt">uint32_t</span> <span class="n">u32</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_cfg06_s</span> <span class="p">{</span>
		<span class="kt">uint32_t</span> <span class="n">lbase</span><span class="o">:</span><span class="mi">5</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">lbasez</span><span class="o">:</span><span class="mi">23</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">pf</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">typ</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">mspc</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_cfg06_s</span> <span class="n">cn30xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_cfg06_s</span> <span class="n">cn31xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_cfg06_s</span> <span class="n">cn38xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_cfg06_s</span> <span class="n">cn38xxp2</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_cfg06_s</span> <span class="n">cn50xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_cfg06_s</span> <span class="n">cn58xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_cfg06_s</span> <span class="n">cn58xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_pci_cfg07</span> <span class="p">{</span>
	<span class="kt">uint32_t</span> <span class="n">u32</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_cfg07_s</span> <span class="p">{</span>
		<span class="kt">uint32_t</span> <span class="n">hbase</span><span class="o">:</span><span class="mi">32</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_cfg07_s</span> <span class="n">cn30xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_cfg07_s</span> <span class="n">cn31xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_cfg07_s</span> <span class="n">cn38xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_cfg07_s</span> <span class="n">cn38xxp2</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_cfg07_s</span> <span class="n">cn50xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_cfg07_s</span> <span class="n">cn58xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_cfg07_s</span> <span class="n">cn58xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_pci_cfg08</span> <span class="p">{</span>
	<span class="kt">uint32_t</span> <span class="n">u32</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_cfg08_s</span> <span class="p">{</span>
		<span class="kt">uint32_t</span> <span class="n">lbasez</span><span class="o">:</span><span class="mi">28</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">pf</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">typ</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">mspc</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_cfg08_s</span> <span class="n">cn30xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_cfg08_s</span> <span class="n">cn31xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_cfg08_s</span> <span class="n">cn38xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_cfg08_s</span> <span class="n">cn38xxp2</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_cfg08_s</span> <span class="n">cn50xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_cfg08_s</span> <span class="n">cn58xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_cfg08_s</span> <span class="n">cn58xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_pci_cfg09</span> <span class="p">{</span>
	<span class="kt">uint32_t</span> <span class="n">u32</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_cfg09_s</span> <span class="p">{</span>
		<span class="kt">uint32_t</span> <span class="n">hbase</span><span class="o">:</span><span class="mi">25</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">hbasez</span><span class="o">:</span><span class="mi">7</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_cfg09_s</span> <span class="n">cn30xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_cfg09_s</span> <span class="n">cn31xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_cfg09_s</span> <span class="n">cn38xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_cfg09_s</span> <span class="n">cn38xxp2</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_cfg09_s</span> <span class="n">cn50xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_cfg09_s</span> <span class="n">cn58xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_cfg09_s</span> <span class="n">cn58xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_pci_cfg10</span> <span class="p">{</span>
	<span class="kt">uint32_t</span> <span class="n">u32</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_cfg10_s</span> <span class="p">{</span>
		<span class="kt">uint32_t</span> <span class="n">cisp</span><span class="o">:</span><span class="mi">32</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_cfg10_s</span> <span class="n">cn30xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_cfg10_s</span> <span class="n">cn31xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_cfg10_s</span> <span class="n">cn38xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_cfg10_s</span> <span class="n">cn38xxp2</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_cfg10_s</span> <span class="n">cn50xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_cfg10_s</span> <span class="n">cn58xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_cfg10_s</span> <span class="n">cn58xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_pci_cfg11</span> <span class="p">{</span>
	<span class="kt">uint32_t</span> <span class="n">u32</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_cfg11_s</span> <span class="p">{</span>
		<span class="kt">uint32_t</span> <span class="n">ssid</span><span class="o">:</span><span class="mi">16</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">ssvid</span><span class="o">:</span><span class="mi">16</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_cfg11_s</span> <span class="n">cn30xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_cfg11_s</span> <span class="n">cn31xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_cfg11_s</span> <span class="n">cn38xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_cfg11_s</span> <span class="n">cn38xxp2</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_cfg11_s</span> <span class="n">cn50xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_cfg11_s</span> <span class="n">cn58xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_cfg11_s</span> <span class="n">cn58xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_pci_cfg12</span> <span class="p">{</span>
	<span class="kt">uint32_t</span> <span class="n">u32</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_cfg12_s</span> <span class="p">{</span>
		<span class="kt">uint32_t</span> <span class="n">erbar</span><span class="o">:</span><span class="mi">16</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">erbarz</span><span class="o">:</span><span class="mi">5</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">reserved_1_10</span><span class="o">:</span><span class="mi">10</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">erbar_en</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_cfg12_s</span> <span class="n">cn30xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_cfg12_s</span> <span class="n">cn31xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_cfg12_s</span> <span class="n">cn38xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_cfg12_s</span> <span class="n">cn38xxp2</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_cfg12_s</span> <span class="n">cn50xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_cfg12_s</span> <span class="n">cn58xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_cfg12_s</span> <span class="n">cn58xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_pci_cfg13</span> <span class="p">{</span>
	<span class="kt">uint32_t</span> <span class="n">u32</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_cfg13_s</span> <span class="p">{</span>
		<span class="kt">uint32_t</span> <span class="n">reserved_8_31</span><span class="o">:</span><span class="mi">24</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">cp</span><span class="o">:</span><span class="mi">8</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_cfg13_s</span> <span class="n">cn30xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_cfg13_s</span> <span class="n">cn31xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_cfg13_s</span> <span class="n">cn38xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_cfg13_s</span> <span class="n">cn38xxp2</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_cfg13_s</span> <span class="n">cn50xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_cfg13_s</span> <span class="n">cn58xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_cfg13_s</span> <span class="n">cn58xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_pci_cfg15</span> <span class="p">{</span>
	<span class="kt">uint32_t</span> <span class="n">u32</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_cfg15_s</span> <span class="p">{</span>
		<span class="kt">uint32_t</span> <span class="n">ml</span><span class="o">:</span><span class="mi">8</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">mg</span><span class="o">:</span><span class="mi">8</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">inta</span><span class="o">:</span><span class="mi">8</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">il</span><span class="o">:</span><span class="mi">8</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_cfg15_s</span> <span class="n">cn30xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_cfg15_s</span> <span class="n">cn31xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_cfg15_s</span> <span class="n">cn38xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_cfg15_s</span> <span class="n">cn38xxp2</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_cfg15_s</span> <span class="n">cn50xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_cfg15_s</span> <span class="n">cn58xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_cfg15_s</span> <span class="n">cn58xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_pci_cfg16</span> <span class="p">{</span>
	<span class="kt">uint32_t</span> <span class="n">u32</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_cfg16_s</span> <span class="p">{</span>
		<span class="kt">uint32_t</span> <span class="n">trdnpr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">trdard</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">rdsati</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">trdrs</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">trtae</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">twsei</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">twsen</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">twtae</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">tmae</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">tslte</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">tilt</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">pbe</span><span class="o">:</span><span class="mi">12</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">dppmr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">reserved_2_2</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">tswc</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">mltd</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_cfg16_s</span> <span class="n">cn30xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_cfg16_s</span> <span class="n">cn31xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_cfg16_s</span> <span class="n">cn38xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_cfg16_s</span> <span class="n">cn38xxp2</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_cfg16_s</span> <span class="n">cn50xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_cfg16_s</span> <span class="n">cn58xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_cfg16_s</span> <span class="n">cn58xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_pci_cfg17</span> <span class="p">{</span>
	<span class="kt">uint32_t</span> <span class="n">u32</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_cfg17_s</span> <span class="p">{</span>
		<span class="kt">uint32_t</span> <span class="n">tscme</span><span class="o">:</span><span class="mi">32</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_cfg17_s</span> <span class="n">cn30xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_cfg17_s</span> <span class="n">cn31xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_cfg17_s</span> <span class="n">cn38xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_cfg17_s</span> <span class="n">cn38xxp2</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_cfg17_s</span> <span class="n">cn50xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_cfg17_s</span> <span class="n">cn58xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_cfg17_s</span> <span class="n">cn58xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_pci_cfg18</span> <span class="p">{</span>
	<span class="kt">uint32_t</span> <span class="n">u32</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_cfg18_s</span> <span class="p">{</span>
		<span class="kt">uint32_t</span> <span class="n">tdsrps</span><span class="o">:</span><span class="mi">32</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_cfg18_s</span> <span class="n">cn30xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_cfg18_s</span> <span class="n">cn31xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_cfg18_s</span> <span class="n">cn38xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_cfg18_s</span> <span class="n">cn38xxp2</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_cfg18_s</span> <span class="n">cn50xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_cfg18_s</span> <span class="n">cn58xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_cfg18_s</span> <span class="n">cn58xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_pci_cfg19</span> <span class="p">{</span>
	<span class="kt">uint32_t</span> <span class="n">u32</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_cfg19_s</span> <span class="p">{</span>
		<span class="kt">uint32_t</span> <span class="n">mrbcm</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">mrbci</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">mdwe</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">mdre</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">mdrimc</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">mdrrmc</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">tmes</span><span class="o">:</span><span class="mi">8</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">teci</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">tmei</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">tmse</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">tmdpes</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">tmapes</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">reserved_9_10</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">tibcd</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">tibde</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">reserved_6_6</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">tidomc</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">tdomc</span><span class="o">:</span><span class="mi">5</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_cfg19_s</span> <span class="n">cn30xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_cfg19_s</span> <span class="n">cn31xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_cfg19_s</span> <span class="n">cn38xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_cfg19_s</span> <span class="n">cn38xxp2</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_cfg19_s</span> <span class="n">cn50xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_cfg19_s</span> <span class="n">cn58xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_cfg19_s</span> <span class="n">cn58xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_pci_cfg20</span> <span class="p">{</span>
	<span class="kt">uint32_t</span> <span class="n">u32</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_cfg20_s</span> <span class="p">{</span>
		<span class="kt">uint32_t</span> <span class="n">mdsp</span><span class="o">:</span><span class="mi">32</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_cfg20_s</span> <span class="n">cn30xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_cfg20_s</span> <span class="n">cn31xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_cfg20_s</span> <span class="n">cn38xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_cfg20_s</span> <span class="n">cn38xxp2</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_cfg20_s</span> <span class="n">cn50xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_cfg20_s</span> <span class="n">cn58xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_cfg20_s</span> <span class="n">cn58xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_pci_cfg21</span> <span class="p">{</span>
	<span class="kt">uint32_t</span> <span class="n">u32</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_cfg21_s</span> <span class="p">{</span>
		<span class="kt">uint32_t</span> <span class="n">scmre</span><span class="o">:</span><span class="mi">32</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_cfg21_s</span> <span class="n">cn30xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_cfg21_s</span> <span class="n">cn31xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_cfg21_s</span> <span class="n">cn38xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_cfg21_s</span> <span class="n">cn38xxp2</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_cfg21_s</span> <span class="n">cn50xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_cfg21_s</span> <span class="n">cn58xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_cfg21_s</span> <span class="n">cn58xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_pci_cfg22</span> <span class="p">{</span>
	<span class="kt">uint32_t</span> <span class="n">u32</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_cfg22_s</span> <span class="p">{</span>
		<span class="kt">uint32_t</span> <span class="n">mac</span><span class="o">:</span><span class="mi">7</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">reserved_19_24</span><span class="o">:</span><span class="mi">6</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">flush</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">mra</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">mtta</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">mrv</span><span class="o">:</span><span class="mi">8</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">mttv</span><span class="o">:</span><span class="mi">8</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_cfg22_s</span> <span class="n">cn30xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_cfg22_s</span> <span class="n">cn31xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_cfg22_s</span> <span class="n">cn38xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_cfg22_s</span> <span class="n">cn38xxp2</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_cfg22_s</span> <span class="n">cn50xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_cfg22_s</span> <span class="n">cn58xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_cfg22_s</span> <span class="n">cn58xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_pci_cfg56</span> <span class="p">{</span>
	<span class="kt">uint32_t</span> <span class="n">u32</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_cfg56_s</span> <span class="p">{</span>
		<span class="kt">uint32_t</span> <span class="n">reserved_23_31</span><span class="o">:</span><span class="mi">9</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">most</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">mmbc</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">roe</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">dpere</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">ncp</span><span class="o">:</span><span class="mi">8</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">pxcid</span><span class="o">:</span><span class="mi">8</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_cfg56_s</span> <span class="n">cn30xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_cfg56_s</span> <span class="n">cn31xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_cfg56_s</span> <span class="n">cn38xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_cfg56_s</span> <span class="n">cn38xxp2</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_cfg56_s</span> <span class="n">cn50xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_cfg56_s</span> <span class="n">cn58xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_cfg56_s</span> <span class="n">cn58xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_pci_cfg57</span> <span class="p">{</span>
	<span class="kt">uint32_t</span> <span class="n">u32</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_cfg57_s</span> <span class="p">{</span>
		<span class="kt">uint32_t</span> <span class="n">reserved_30_31</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">scemr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">mcrsd</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">mostd</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">mmrbcd</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">dc</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">usc</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">scd</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">m133</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">w64</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">bn</span><span class="o">:</span><span class="mi">8</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">dn</span><span class="o">:</span><span class="mi">5</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">fn</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_cfg57_s</span> <span class="n">cn30xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_cfg57_s</span> <span class="n">cn31xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_cfg57_s</span> <span class="n">cn38xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_cfg57_s</span> <span class="n">cn38xxp2</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_cfg57_s</span> <span class="n">cn50xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_cfg57_s</span> <span class="n">cn58xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_cfg57_s</span> <span class="n">cn58xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_pci_cfg58</span> <span class="p">{</span>
	<span class="kt">uint32_t</span> <span class="n">u32</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_cfg58_s</span> <span class="p">{</span>
		<span class="kt">uint32_t</span> <span class="n">pmes</span><span class="o">:</span><span class="mi">5</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">d2s</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">d1s</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">auxc</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">dsi</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">reserved_20_20</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">pmec</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">pcimiv</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">ncp</span><span class="o">:</span><span class="mi">8</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">pmcid</span><span class="o">:</span><span class="mi">8</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_cfg58_s</span> <span class="n">cn30xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_cfg58_s</span> <span class="n">cn31xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_cfg58_s</span> <span class="n">cn38xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_cfg58_s</span> <span class="n">cn38xxp2</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_cfg58_s</span> <span class="n">cn50xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_cfg58_s</span> <span class="n">cn58xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_cfg58_s</span> <span class="n">cn58xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_pci_cfg59</span> <span class="p">{</span>
	<span class="kt">uint32_t</span> <span class="n">u32</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_cfg59_s</span> <span class="p">{</span>
		<span class="kt">uint32_t</span> <span class="n">pmdia</span><span class="o">:</span><span class="mi">8</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">bpccen</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">bd3h</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">reserved_16_21</span><span class="o">:</span><span class="mi">6</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">pmess</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">pmedsia</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">pmds</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">pmeens</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">reserved_2_7</span><span class="o">:</span><span class="mi">6</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">ps</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_cfg59_s</span> <span class="n">cn30xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_cfg59_s</span> <span class="n">cn31xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_cfg59_s</span> <span class="n">cn38xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_cfg59_s</span> <span class="n">cn38xxp2</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_cfg59_s</span> <span class="n">cn50xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_cfg59_s</span> <span class="n">cn58xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_cfg59_s</span> <span class="n">cn58xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_pci_cfg60</span> <span class="p">{</span>
	<span class="kt">uint32_t</span> <span class="n">u32</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_cfg60_s</span> <span class="p">{</span>
		<span class="kt">uint32_t</span> <span class="n">reserved_24_31</span><span class="o">:</span><span class="mi">8</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">m64</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">mme</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">mmc</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">msien</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">ncp</span><span class="o">:</span><span class="mi">8</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">msicid</span><span class="o">:</span><span class="mi">8</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_cfg60_s</span> <span class="n">cn30xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_cfg60_s</span> <span class="n">cn31xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_cfg60_s</span> <span class="n">cn38xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_cfg60_s</span> <span class="n">cn38xxp2</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_cfg60_s</span> <span class="n">cn50xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_cfg60_s</span> <span class="n">cn58xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_cfg60_s</span> <span class="n">cn58xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_pci_cfg61</span> <span class="p">{</span>
	<span class="kt">uint32_t</span> <span class="n">u32</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_cfg61_s</span> <span class="p">{</span>
		<span class="kt">uint32_t</span> <span class="n">msi31t2</span><span class="o">:</span><span class="mi">30</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">reserved_0_1</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_cfg61_s</span> <span class="n">cn30xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_cfg61_s</span> <span class="n">cn31xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_cfg61_s</span> <span class="n">cn38xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_cfg61_s</span> <span class="n">cn38xxp2</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_cfg61_s</span> <span class="n">cn50xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_cfg61_s</span> <span class="n">cn58xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_cfg61_s</span> <span class="n">cn58xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_pci_cfg62</span> <span class="p">{</span>
	<span class="kt">uint32_t</span> <span class="n">u32</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_cfg62_s</span> <span class="p">{</span>
		<span class="kt">uint32_t</span> <span class="n">msi</span><span class="o">:</span><span class="mi">32</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_cfg62_s</span> <span class="n">cn30xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_cfg62_s</span> <span class="n">cn31xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_cfg62_s</span> <span class="n">cn38xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_cfg62_s</span> <span class="n">cn38xxp2</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_cfg62_s</span> <span class="n">cn50xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_cfg62_s</span> <span class="n">cn58xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_cfg62_s</span> <span class="n">cn58xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_pci_cfg63</span> <span class="p">{</span>
	<span class="kt">uint32_t</span> <span class="n">u32</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_cfg63_s</span> <span class="p">{</span>
		<span class="kt">uint32_t</span> <span class="n">reserved_16_31</span><span class="o">:</span><span class="mi">16</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">msimd</span><span class="o">:</span><span class="mi">16</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_cfg63_s</span> <span class="n">cn30xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_cfg63_s</span> <span class="n">cn31xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_cfg63_s</span> <span class="n">cn38xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_cfg63_s</span> <span class="n">cn38xxp2</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_cfg63_s</span> <span class="n">cn50xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_cfg63_s</span> <span class="n">cn58xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_cfg63_s</span> <span class="n">cn58xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_pci_cnt_reg</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_cnt_reg_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_38_63</span><span class="o">:</span><span class="mi">26</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">hm_pcix</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">hm_speed</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">ap_pcix</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">ap_speed</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">pcicnt</span><span class="o">:</span><span class="mi">32</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_cnt_reg_s</span> <span class="n">cn50xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_cnt_reg_s</span> <span class="n">cn58xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_cnt_reg_s</span> <span class="n">cn58xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_pci_ctl_status_2</span> <span class="p">{</span>
	<span class="kt">uint32_t</span> <span class="n">u32</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_ctl_status_2_s</span> <span class="p">{</span>
		<span class="kt">uint32_t</span> <span class="n">reserved_29_31</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">bb1_hole</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">bb1_siz</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">bb_ca</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">bb_es</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">bb1</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">bb0</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">erst_n</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">bar2pres</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">scmtyp</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">scm</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">en_wfilt</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">reserved_14_14</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">ap_pcix</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">ap_64ad</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">b12_bist</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">pmo_amod</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">pmo_fpc</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">tsr_hwm</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">bar2_enb</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">bar2_esx</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">bar2_cax</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_ctl_status_2_s</span> <span class="n">cn30xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_ctl_status_2_cn31xx</span> <span class="p">{</span>
		<span class="kt">uint32_t</span> <span class="n">reserved_20_31</span><span class="o">:</span><span class="mi">12</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">erst_n</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">bar2pres</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">scmtyp</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">scm</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">en_wfilt</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">reserved_14_14</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">ap_pcix</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">ap_64ad</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">b12_bist</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">pmo_amod</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">pmo_fpc</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">tsr_hwm</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">bar2_enb</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">bar2_esx</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">bar2_cax</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">cn31xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_ctl_status_2_s</span> <span class="n">cn38xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_ctl_status_2_cn31xx</span> <span class="n">cn38xxp2</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_ctl_status_2_s</span> <span class="n">cn50xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_ctl_status_2_s</span> <span class="n">cn58xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_ctl_status_2_s</span> <span class="n">cn58xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_pci_dbellx</span> <span class="p">{</span>
	<span class="kt">uint32_t</span> <span class="n">u32</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_dbellx_s</span> <span class="p">{</span>
		<span class="kt">uint32_t</span> <span class="n">reserved_16_31</span><span class="o">:</span><span class="mi">16</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">inc_val</span><span class="o">:</span><span class="mi">16</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_dbellx_s</span> <span class="n">cn30xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_dbellx_s</span> <span class="n">cn31xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_dbellx_s</span> <span class="n">cn38xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_dbellx_s</span> <span class="n">cn38xxp2</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_dbellx_s</span> <span class="n">cn50xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_dbellx_s</span> <span class="n">cn58xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_dbellx_s</span> <span class="n">cn58xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_pci_dma_cntx</span> <span class="p">{</span>
	<span class="kt">uint32_t</span> <span class="n">u32</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_dma_cntx_s</span> <span class="p">{</span>
		<span class="kt">uint32_t</span> <span class="n">dma_cnt</span><span class="o">:</span><span class="mi">32</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_dma_cntx_s</span> <span class="n">cn30xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_dma_cntx_s</span> <span class="n">cn31xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_dma_cntx_s</span> <span class="n">cn38xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_dma_cntx_s</span> <span class="n">cn38xxp2</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_dma_cntx_s</span> <span class="n">cn50xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_dma_cntx_s</span> <span class="n">cn58xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_dma_cntx_s</span> <span class="n">cn58xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_pci_dma_int_levx</span> <span class="p">{</span>
	<span class="kt">uint32_t</span> <span class="n">u32</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_dma_int_levx_s</span> <span class="p">{</span>
		<span class="kt">uint32_t</span> <span class="n">pkt_cnt</span><span class="o">:</span><span class="mi">32</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_dma_int_levx_s</span> <span class="n">cn30xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_dma_int_levx_s</span> <span class="n">cn31xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_dma_int_levx_s</span> <span class="n">cn38xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_dma_int_levx_s</span> <span class="n">cn38xxp2</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_dma_int_levx_s</span> <span class="n">cn50xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_dma_int_levx_s</span> <span class="n">cn58xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_dma_int_levx_s</span> <span class="n">cn58xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_pci_dma_timex</span> <span class="p">{</span>
	<span class="kt">uint32_t</span> <span class="n">u32</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_dma_timex_s</span> <span class="p">{</span>
		<span class="kt">uint32_t</span> <span class="n">dma_time</span><span class="o">:</span><span class="mi">32</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_dma_timex_s</span> <span class="n">cn30xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_dma_timex_s</span> <span class="n">cn31xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_dma_timex_s</span> <span class="n">cn38xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_dma_timex_s</span> <span class="n">cn38xxp2</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_dma_timex_s</span> <span class="n">cn50xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_dma_timex_s</span> <span class="n">cn58xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_dma_timex_s</span> <span class="n">cn58xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_pci_instr_countx</span> <span class="p">{</span>
	<span class="kt">uint32_t</span> <span class="n">u32</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_instr_countx_s</span> <span class="p">{</span>
		<span class="kt">uint32_t</span> <span class="n">icnt</span><span class="o">:</span><span class="mi">32</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_instr_countx_s</span> <span class="n">cn30xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_instr_countx_s</span> <span class="n">cn31xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_instr_countx_s</span> <span class="n">cn38xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_instr_countx_s</span> <span class="n">cn38xxp2</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_instr_countx_s</span> <span class="n">cn50xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_instr_countx_s</span> <span class="n">cn58xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_instr_countx_s</span> <span class="n">cn58xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_pci_int_enb</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_int_enb_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_34_63</span><span class="o">:</span><span class="mi">30</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">ill_rd</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">ill_wr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">win_wr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">dma1_fi</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">dma0_fi</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">idtime1</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">idtime0</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">idcnt1</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">idcnt0</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">iptime3</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">iptime2</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">iptime1</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">iptime0</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">ipcnt3</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">ipcnt2</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">ipcnt1</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">ipcnt0</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">irsl_int</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">ill_rrd</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">ill_rwr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">idperr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">iaperr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">iserr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">itsr_abt</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">imsc_msg</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">imsi_mabt</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">imsi_tabt</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">imsi_per</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">imr_tto</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">imr_abt</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">itr_abt</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">imr_wtto</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">imr_wabt</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">itr_wabt</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_int_enb_cn30xx</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_34_63</span><span class="o">:</span><span class="mi">30</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">ill_rd</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">ill_wr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">win_wr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">dma1_fi</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">dma0_fi</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">idtime1</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">idtime0</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">idcnt1</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">idcnt0</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_22_24</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">iptime0</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_18_20</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">ipcnt0</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">irsl_int</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">ill_rrd</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">ill_rwr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">idperr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">iaperr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">iserr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">itsr_abt</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">imsc_msg</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">imsi_mabt</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">imsi_tabt</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">imsi_per</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">imr_tto</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">imr_abt</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">itr_abt</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">imr_wtto</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">imr_wabt</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">itr_wabt</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">cn30xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_int_enb_cn31xx</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_34_63</span><span class="o">:</span><span class="mi">30</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">ill_rd</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">ill_wr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">win_wr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">dma1_fi</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">dma0_fi</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">idtime1</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">idtime0</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">idcnt1</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">idcnt0</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_23_24</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">iptime1</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">iptime0</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_19_20</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">ipcnt1</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">ipcnt0</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">irsl_int</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">ill_rrd</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">ill_rwr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">idperr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">iaperr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">iserr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">itsr_abt</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">imsc_msg</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">imsi_mabt</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">imsi_tabt</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">imsi_per</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">imr_tto</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">imr_abt</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">itr_abt</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">imr_wtto</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">imr_wabt</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">itr_wabt</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">cn31xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_int_enb_s</span> <span class="n">cn38xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_int_enb_s</span> <span class="n">cn38xxp2</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_int_enb_cn31xx</span> <span class="n">cn50xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_int_enb_s</span> <span class="n">cn58xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_int_enb_s</span> <span class="n">cn58xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_pci_int_enb2</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_int_enb2_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_34_63</span><span class="o">:</span><span class="mi">30</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">ill_rd</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">ill_wr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">win_wr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">dma1_fi</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">dma0_fi</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">rdtime1</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">rdtime0</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">rdcnt1</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">rdcnt0</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">rptime3</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">rptime2</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">rptime1</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">rptime0</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">rpcnt3</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">rpcnt2</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">rpcnt1</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">rpcnt0</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">rrsl_int</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">ill_rrd</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">ill_rwr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">rdperr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">raperr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">rserr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">rtsr_abt</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">rmsc_msg</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">rmsi_mabt</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">rmsi_tabt</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">rmsi_per</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">rmr_tto</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">rmr_abt</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">rtr_abt</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">rmr_wtto</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">rmr_wabt</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">rtr_wabt</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_int_enb2_cn30xx</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_34_63</span><span class="o">:</span><span class="mi">30</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">ill_rd</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">ill_wr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">win_wr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">dma1_fi</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">dma0_fi</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">rdtime1</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">rdtime0</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">rdcnt1</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">rdcnt0</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_22_24</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">rptime0</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_18_20</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">rpcnt0</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">rrsl_int</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">ill_rrd</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">ill_rwr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">rdperr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">raperr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">rserr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">rtsr_abt</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">rmsc_msg</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">rmsi_mabt</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">rmsi_tabt</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">rmsi_per</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">rmr_tto</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">rmr_abt</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">rtr_abt</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">rmr_wtto</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">rmr_wabt</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">rtr_wabt</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">cn30xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_int_enb2_cn31xx</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_34_63</span><span class="o">:</span><span class="mi">30</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">ill_rd</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">ill_wr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">win_wr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">dma1_fi</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">dma0_fi</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">rdtime1</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">rdtime0</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">rdcnt1</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">rdcnt0</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_23_24</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">rptime1</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">rptime0</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_19_20</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">rpcnt1</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">rpcnt0</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">rrsl_int</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">ill_rrd</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">ill_rwr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">rdperr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">raperr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">rserr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">rtsr_abt</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">rmsc_msg</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">rmsi_mabt</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">rmsi_tabt</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">rmsi_per</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">rmr_tto</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">rmr_abt</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">rtr_abt</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">rmr_wtto</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">rmr_wabt</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">rtr_wabt</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">cn31xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_int_enb2_s</span> <span class="n">cn38xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_int_enb2_s</span> <span class="n">cn38xxp2</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_int_enb2_cn31xx</span> <span class="n">cn50xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_int_enb2_s</span> <span class="n">cn58xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_int_enb2_s</span> <span class="n">cn58xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_pci_int_sum</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_int_sum_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_34_63</span><span class="o">:</span><span class="mi">30</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">ill_rd</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">ill_wr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">win_wr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">dma1_fi</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">dma0_fi</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">dtime1</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">dtime0</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">dcnt1</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">dcnt0</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">ptime3</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">ptime2</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">ptime1</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">ptime0</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">pcnt3</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">pcnt2</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">pcnt1</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">pcnt0</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">rsl_int</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">ill_rrd</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">ill_rwr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">dperr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">aperr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">serr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">tsr_abt</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">msc_msg</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">msi_mabt</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">msi_tabt</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">msi_per</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">mr_tto</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">mr_abt</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">tr_abt</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">mr_wtto</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">mr_wabt</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">tr_wabt</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_int_sum_cn30xx</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_34_63</span><span class="o">:</span><span class="mi">30</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">ill_rd</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">ill_wr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">win_wr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">dma1_fi</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">dma0_fi</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">dtime1</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">dtime0</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">dcnt1</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">dcnt0</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_22_24</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">ptime0</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_18_20</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">pcnt0</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">rsl_int</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">ill_rrd</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">ill_rwr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">dperr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">aperr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">serr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">tsr_abt</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">msc_msg</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">msi_mabt</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">msi_tabt</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">msi_per</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">mr_tto</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">mr_abt</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">tr_abt</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">mr_wtto</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">mr_wabt</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">tr_wabt</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">cn30xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_int_sum_cn31xx</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_34_63</span><span class="o">:</span><span class="mi">30</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">ill_rd</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">ill_wr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">win_wr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">dma1_fi</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">dma0_fi</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">dtime1</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">dtime0</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">dcnt1</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">dcnt0</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_23_24</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">ptime1</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">ptime0</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_19_20</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">pcnt1</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">pcnt0</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">rsl_int</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">ill_rrd</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">ill_rwr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">dperr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">aperr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">serr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">tsr_abt</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">msc_msg</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">msi_mabt</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">msi_tabt</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">msi_per</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">mr_tto</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">mr_abt</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">tr_abt</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">mr_wtto</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">mr_wabt</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">tr_wabt</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">cn31xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_int_sum_s</span> <span class="n">cn38xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_int_sum_s</span> <span class="n">cn38xxp2</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_int_sum_cn31xx</span> <span class="n">cn50xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_int_sum_s</span> <span class="n">cn58xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_int_sum_s</span> <span class="n">cn58xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_pci_int_sum2</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_int_sum2_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_34_63</span><span class="o">:</span><span class="mi">30</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">ill_rd</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">ill_wr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">win_wr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">dma1_fi</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">dma0_fi</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">dtime1</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">dtime0</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">dcnt1</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">dcnt0</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">ptime3</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">ptime2</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">ptime1</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">ptime0</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">pcnt3</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">pcnt2</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">pcnt1</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">pcnt0</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">rsl_int</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">ill_rrd</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">ill_rwr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">dperr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">aperr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">serr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">tsr_abt</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">msc_msg</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">msi_mabt</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">msi_tabt</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">msi_per</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">mr_tto</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">mr_abt</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">tr_abt</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">mr_wtto</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">mr_wabt</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">tr_wabt</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_int_sum2_cn30xx</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_34_63</span><span class="o">:</span><span class="mi">30</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">ill_rd</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">ill_wr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">win_wr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">dma1_fi</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">dma0_fi</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">dtime1</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">dtime0</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">dcnt1</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">dcnt0</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_22_24</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">ptime0</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_18_20</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">pcnt0</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">rsl_int</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">ill_rrd</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">ill_rwr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">dperr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">aperr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">serr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">tsr_abt</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">msc_msg</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">msi_mabt</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">msi_tabt</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">msi_per</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">mr_tto</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">mr_abt</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">tr_abt</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">mr_wtto</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">mr_wabt</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">tr_wabt</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">cn30xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_int_sum2_cn31xx</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_34_63</span><span class="o">:</span><span class="mi">30</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">ill_rd</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">ill_wr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">win_wr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">dma1_fi</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">dma0_fi</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">dtime1</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">dtime0</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">dcnt1</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">dcnt0</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_23_24</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">ptime1</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">ptime0</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_19_20</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">pcnt1</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">pcnt0</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">rsl_int</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">ill_rrd</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">ill_rwr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">dperr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">aperr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">serr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">tsr_abt</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">msc_msg</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">msi_mabt</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">msi_tabt</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">msi_per</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">mr_tto</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">mr_abt</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">tr_abt</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">mr_wtto</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">mr_wabt</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">tr_wabt</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">cn31xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_int_sum2_s</span> <span class="n">cn38xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_int_sum2_s</span> <span class="n">cn38xxp2</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_int_sum2_cn31xx</span> <span class="n">cn50xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_int_sum2_s</span> <span class="n">cn58xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_int_sum2_s</span> <span class="n">cn58xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_pci_msi_rcv</span> <span class="p">{</span>
	<span class="kt">uint32_t</span> <span class="n">u32</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_msi_rcv_s</span> <span class="p">{</span>
		<span class="kt">uint32_t</span> <span class="n">reserved_6_31</span><span class="o">:</span><span class="mi">26</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">intr</span><span class="o">:</span><span class="mi">6</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_msi_rcv_s</span> <span class="n">cn30xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_msi_rcv_s</span> <span class="n">cn31xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_msi_rcv_s</span> <span class="n">cn38xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_msi_rcv_s</span> <span class="n">cn38xxp2</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_msi_rcv_s</span> <span class="n">cn50xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_msi_rcv_s</span> <span class="n">cn58xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_msi_rcv_s</span> <span class="n">cn58xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_pci_pkt_creditsx</span> <span class="p">{</span>
	<span class="kt">uint32_t</span> <span class="n">u32</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_pkt_creditsx_s</span> <span class="p">{</span>
		<span class="kt">uint32_t</span> <span class="n">pkt_cnt</span><span class="o">:</span><span class="mi">16</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">ptr_cnt</span><span class="o">:</span><span class="mi">16</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_pkt_creditsx_s</span> <span class="n">cn30xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_pkt_creditsx_s</span> <span class="n">cn31xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_pkt_creditsx_s</span> <span class="n">cn38xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_pkt_creditsx_s</span> <span class="n">cn38xxp2</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_pkt_creditsx_s</span> <span class="n">cn50xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_pkt_creditsx_s</span> <span class="n">cn58xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_pkt_creditsx_s</span> <span class="n">cn58xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_pci_pkts_sentx</span> <span class="p">{</span>
	<span class="kt">uint32_t</span> <span class="n">u32</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_pkts_sentx_s</span> <span class="p">{</span>
		<span class="kt">uint32_t</span> <span class="n">pkt_cnt</span><span class="o">:</span><span class="mi">32</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_pkts_sentx_s</span> <span class="n">cn30xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_pkts_sentx_s</span> <span class="n">cn31xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_pkts_sentx_s</span> <span class="n">cn38xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_pkts_sentx_s</span> <span class="n">cn38xxp2</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_pkts_sentx_s</span> <span class="n">cn50xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_pkts_sentx_s</span> <span class="n">cn58xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_pkts_sentx_s</span> <span class="n">cn58xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_pci_pkts_sent_int_levx</span> <span class="p">{</span>
	<span class="kt">uint32_t</span> <span class="n">u32</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_pkts_sent_int_levx_s</span> <span class="p">{</span>
		<span class="kt">uint32_t</span> <span class="n">pkt_cnt</span><span class="o">:</span><span class="mi">32</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_pkts_sent_int_levx_s</span> <span class="n">cn30xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_pkts_sent_int_levx_s</span> <span class="n">cn31xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_pkts_sent_int_levx_s</span> <span class="n">cn38xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_pkts_sent_int_levx_s</span> <span class="n">cn38xxp2</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_pkts_sent_int_levx_s</span> <span class="n">cn50xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_pkts_sent_int_levx_s</span> <span class="n">cn58xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_pkts_sent_int_levx_s</span> <span class="n">cn58xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_pci_pkts_sent_timex</span> <span class="p">{</span>
	<span class="kt">uint32_t</span> <span class="n">u32</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_pkts_sent_timex_s</span> <span class="p">{</span>
		<span class="kt">uint32_t</span> <span class="n">pkt_time</span><span class="o">:</span><span class="mi">32</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_pkts_sent_timex_s</span> <span class="n">cn30xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_pkts_sent_timex_s</span> <span class="n">cn31xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_pkts_sent_timex_s</span> <span class="n">cn38xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_pkts_sent_timex_s</span> <span class="n">cn38xxp2</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_pkts_sent_timex_s</span> <span class="n">cn50xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_pkts_sent_timex_s</span> <span class="n">cn58xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_pkts_sent_timex_s</span> <span class="n">cn58xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_pci_read_cmd_6</span> <span class="p">{</span>
	<span class="kt">uint32_t</span> <span class="n">u32</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_read_cmd_6_s</span> <span class="p">{</span>
		<span class="kt">uint32_t</span> <span class="n">reserved_9_31</span><span class="o">:</span><span class="mi">23</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">min_data</span><span class="o">:</span><span class="mi">6</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">prefetch</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_read_cmd_6_s</span> <span class="n">cn30xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_read_cmd_6_s</span> <span class="n">cn31xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_read_cmd_6_s</span> <span class="n">cn38xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_read_cmd_6_s</span> <span class="n">cn38xxp2</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_read_cmd_6_s</span> <span class="n">cn50xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_read_cmd_6_s</span> <span class="n">cn58xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_read_cmd_6_s</span> <span class="n">cn58xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_pci_read_cmd_c</span> <span class="p">{</span>
	<span class="kt">uint32_t</span> <span class="n">u32</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_read_cmd_c_s</span> <span class="p">{</span>
		<span class="kt">uint32_t</span> <span class="n">reserved_9_31</span><span class="o">:</span><span class="mi">23</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">min_data</span><span class="o">:</span><span class="mi">6</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">prefetch</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_read_cmd_c_s</span> <span class="n">cn30xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_read_cmd_c_s</span> <span class="n">cn31xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_read_cmd_c_s</span> <span class="n">cn38xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_read_cmd_c_s</span> <span class="n">cn38xxp2</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_read_cmd_c_s</span> <span class="n">cn50xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_read_cmd_c_s</span> <span class="n">cn58xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_read_cmd_c_s</span> <span class="n">cn58xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_pci_read_cmd_e</span> <span class="p">{</span>
	<span class="kt">uint32_t</span> <span class="n">u32</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_read_cmd_e_s</span> <span class="p">{</span>
		<span class="kt">uint32_t</span> <span class="n">reserved_9_31</span><span class="o">:</span><span class="mi">23</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">min_data</span><span class="o">:</span><span class="mi">6</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">prefetch</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_read_cmd_e_s</span> <span class="n">cn30xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_read_cmd_e_s</span> <span class="n">cn31xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_read_cmd_e_s</span> <span class="n">cn38xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_read_cmd_e_s</span> <span class="n">cn38xxp2</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_read_cmd_e_s</span> <span class="n">cn50xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_read_cmd_e_s</span> <span class="n">cn58xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_read_cmd_e_s</span> <span class="n">cn58xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_pci_read_timeout</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_read_timeout_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_32_63</span><span class="o">:</span><span class="mi">32</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">enb</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">cnt</span><span class="o">:</span><span class="mi">31</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_read_timeout_s</span> <span class="n">cn30xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_read_timeout_s</span> <span class="n">cn31xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_read_timeout_s</span> <span class="n">cn38xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_read_timeout_s</span> <span class="n">cn38xxp2</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_read_timeout_s</span> <span class="n">cn50xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_read_timeout_s</span> <span class="n">cn58xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_read_timeout_s</span> <span class="n">cn58xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_pci_scm_reg</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_scm_reg_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_32_63</span><span class="o">:</span><span class="mi">32</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">scm</span><span class="o">:</span><span class="mi">32</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_scm_reg_s</span> <span class="n">cn30xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_scm_reg_s</span> <span class="n">cn31xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_scm_reg_s</span> <span class="n">cn38xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_scm_reg_s</span> <span class="n">cn38xxp2</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_scm_reg_s</span> <span class="n">cn50xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_scm_reg_s</span> <span class="n">cn58xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_scm_reg_s</span> <span class="n">cn58xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_pci_tsr_reg</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_tsr_reg_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_36_63</span><span class="o">:</span><span class="mi">28</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">tsr</span><span class="o">:</span><span class="mi">36</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_tsr_reg_s</span> <span class="n">cn30xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_tsr_reg_s</span> <span class="n">cn31xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_tsr_reg_s</span> <span class="n">cn38xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_tsr_reg_s</span> <span class="n">cn38xxp2</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_tsr_reg_s</span> <span class="n">cn50xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_tsr_reg_s</span> <span class="n">cn58xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_tsr_reg_s</span> <span class="n">cn58xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_pci_win_rd_addr</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_win_rd_addr_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_49_63</span><span class="o">:</span><span class="mi">15</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">iobit</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_0_47</span><span class="o">:</span><span class="mi">48</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_win_rd_addr_cn30xx</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_49_63</span><span class="o">:</span><span class="mi">15</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">iobit</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">rd_addr</span><span class="o">:</span><span class="mi">46</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_0_1</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">cn30xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_win_rd_addr_cn30xx</span> <span class="n">cn31xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_win_rd_addr_cn38xx</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_49_63</span><span class="o">:</span><span class="mi">15</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">iobit</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">rd_addr</span><span class="o">:</span><span class="mi">45</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_0_2</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">cn38xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_win_rd_addr_cn38xx</span> <span class="n">cn38xxp2</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_win_rd_addr_cn30xx</span> <span class="n">cn50xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_win_rd_addr_cn38xx</span> <span class="n">cn58xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_win_rd_addr_cn38xx</span> <span class="n">cn58xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_pci_win_rd_data</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_win_rd_data_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">rd_data</span><span class="o">:</span><span class="mi">64</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_win_rd_data_s</span> <span class="n">cn30xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_win_rd_data_s</span> <span class="n">cn31xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_win_rd_data_s</span> <span class="n">cn38xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_win_rd_data_s</span> <span class="n">cn38xxp2</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_win_rd_data_s</span> <span class="n">cn50xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_win_rd_data_s</span> <span class="n">cn58xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_win_rd_data_s</span> <span class="n">cn58xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_pci_win_wr_addr</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_win_wr_addr_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_49_63</span><span class="o">:</span><span class="mi">15</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">iobit</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">wr_addr</span><span class="o">:</span><span class="mi">45</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_0_2</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_win_wr_addr_s</span> <span class="n">cn30xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_win_wr_addr_s</span> <span class="n">cn31xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_win_wr_addr_s</span> <span class="n">cn38xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_win_wr_addr_s</span> <span class="n">cn38xxp2</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_win_wr_addr_s</span> <span class="n">cn50xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_win_wr_addr_s</span> <span class="n">cn58xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_win_wr_addr_s</span> <span class="n">cn58xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_pci_win_wr_data</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_win_wr_data_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">wr_data</span><span class="o">:</span><span class="mi">64</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_win_wr_data_s</span> <span class="n">cn30xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_win_wr_data_s</span> <span class="n">cn31xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_win_wr_data_s</span> <span class="n">cn38xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_win_wr_data_s</span> <span class="n">cn38xxp2</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_win_wr_data_s</span> <span class="n">cn50xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_win_wr_data_s</span> <span class="n">cn58xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_win_wr_data_s</span> <span class="n">cn58xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_pci_win_wr_mask</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_win_wr_mask_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_8_63</span><span class="o">:</span><span class="mi">56</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">wr_mask</span><span class="o">:</span><span class="mi">8</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_win_wr_mask_s</span> <span class="n">cn30xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_win_wr_mask_s</span> <span class="n">cn31xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_win_wr_mask_s</span> <span class="n">cn38xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_win_wr_mask_s</span> <span class="n">cn38xxp2</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_win_wr_mask_s</span> <span class="n">cn50xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_win_wr_mask_s</span> <span class="n">cn58xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pci_win_wr_mask_s</span> <span class="n">cn58xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="cp">#endif</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:5}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../javascript/docco.min.js"></script>
</html>
