// Seed: 359230565
module module_0 (
    input tri id_0,
    input tri id_1,
    input tri1 id_2,
    input wand id_3,
    output tri1 id_4,
    output wor id_5,
    input wire id_6,
    output wor id_7,
    input tri id_8,
    input supply1 id_9
);
  id_11 :
  assert property (@(posedge -1 - -1) id_3)
  else $clog2(65);
  ;
endmodule
module module_1 (
    input uwire id_0,
    input wire id_1,
    output tri id_2,
    output tri0 id_3,
    input supply0 id_4,
    input supply0 id_5,
    input supply1 id_6,
    output tri0 id_7
);
  assign id_7 = -1'b0;
  xor primCall (id_3, id_0, id_5, id_6, id_1, id_4);
  module_0 modCall_1 (
      id_1,
      id_5,
      id_5,
      id_0,
      id_3,
      id_3,
      id_5,
      id_2,
      id_6,
      id_0
  );
  assign modCall_1.id_5 = 0;
endmodule
