
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.102570                       # Number of seconds simulated
sim_ticks                                102570380295                       # Number of ticks simulated
final_tick                               628757365059                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 162057                       # Simulator instruction rate (inst/s)
host_op_rate                                   203546                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                1887963                       # Simulator tick rate (ticks/s)
host_mem_usage                               67371452                       # Number of bytes of host memory used
host_seconds                                 54328.59                       # Real time elapsed on the host
sim_insts                                  8804352683                       # Number of instructions simulated
sim_ops                                   11058343909                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         4736                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       779008                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         5376                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1045888                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         5504                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      1047936                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         5504                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data      1047552                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         4736                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data       779264                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         4736                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data       779904                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         4992                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data      1672192                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         4992                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data      3386752                       # Number of bytes read from this memory
system.physmem.bytes_read::total             10579072                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         4736                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         5376                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         5504                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         5504                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         4736                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         4736                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         4992                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         4992                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           40576                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      4678272                       # Number of bytes written to this memory
system.physmem.bytes_written::total           4678272                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           37                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         6086                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           42                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         8171                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           43                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         8187                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           43                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         8184                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           37                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data         6088                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           37                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data         6093                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           39                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data        13064                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           39                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data        26459                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 82649                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           36549                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                36549                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        46173                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data      7594863                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        52413                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     10196784                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        53661                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     10216751                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        53661                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     10213007                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst        46173                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data      7597359                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst        46173                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data      7603599                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst        48669                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data     16302874                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst        48669                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data     33018811                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               103139639                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        46173                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        52413                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        53661                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        53661                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst        46173                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst        46173                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst        48669                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst        48669                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             395592                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          45610360                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               45610360                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          45610360                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        46173                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data      7594863                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        52413                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     10196784                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        53661                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     10216751                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        53661                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     10213007                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst        46173                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data      7597359                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst        46173                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data      7603599                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst        48669                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data     16302874                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst        48669                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data     33018811                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              148749999                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                  54                       # Number of system calls
system.switch_cpus0.numCycles               245972136                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        22052232                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     18360346                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2001147                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      8512784                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8082352                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2372898                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        92918                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    191870730                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             120957737                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           22052232                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     10455250                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             25218325                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5565513                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       9498627                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.IcacheWaitRetryStallCycles           11                       # Number of stall cycles due to full MSHR
system.switch_cpus0.fetch.CacheLines         11911073                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1912455                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    230133918                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.645910                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.017415                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       204915593     89.04%     89.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1546970      0.67%     89.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         1954363      0.85%     90.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         3094958      1.34%     91.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1307049      0.57%     92.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1683402      0.73%     93.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1950557      0.85%     94.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          891636      0.39%     94.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        12789390      5.56%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    230133918                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.089653                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.491754                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       190742156                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles     10736137                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         25098072                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        11860                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3545691                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3356756                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          533                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     147842781                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         2568                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3545691                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       190935591                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         618052                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      9578786                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         24916660                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       539134                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     146929556                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          134                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         77652                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       376284                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    205210607                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    683304105                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    683304105                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    171886503                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        33324073                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        35783                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        18735                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          1895469                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     13747136                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7197520                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        80906                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1630882                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         143448482                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        35916                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        137696848                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       126238                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     17279008                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     35068298                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         1525                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    230133918                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.598334                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.320168                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    171782181     74.64%     74.64% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     26615750     11.57%     86.21% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     10884307      4.73%     90.94% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      6096301      2.65%     93.59% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      8264527      3.59%     97.18% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2538316      1.10%     98.28% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2499705      1.09%     99.37% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7      1346985      0.59%     99.95% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       105846      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    230133918                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         939436     78.95%     78.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     78.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     78.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     78.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     78.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     78.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     78.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     78.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     78.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     78.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     78.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     78.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     78.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     78.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     78.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     78.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     78.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     78.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     78.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     78.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     78.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     78.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     78.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     78.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     78.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     78.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     78.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     78.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        127698     10.73%     89.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       122781     10.32%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    116004355     84.25%     84.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1882838      1.37%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        17047      0.01%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     12617174      9.16%     94.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7175434      5.21%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     137696848                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.559807                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1189915                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.008642                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    506843766                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    160764064                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    134113681                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     138886763                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       101881                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      2575202                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           26                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          663                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores        98184                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            6                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3545691                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         470533                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        59385                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    143484402                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       112623                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     13747136                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7197520                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        18736                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         51950                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           58                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          663                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1184808                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1124168                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2308976                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    135296986                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     12414057                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2399861                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            19588894                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19137617                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7174837                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.550050                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             134114101                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            134113681                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         80366471                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        215854419                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.545239                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.372318                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    123223305                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     20261666                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        34391                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2018283                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    226588227                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.543820                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.363849                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    174436904     76.98%     76.98% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     26428392     11.66%     88.65% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      9592260      4.23%     92.88% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4784229      2.11%     94.99% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      4375437      1.93%     96.92% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1837592      0.81%     97.73% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1816725      0.80%     98.54% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       865856      0.38%     98.92% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2450832      1.08%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    226588227                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     123223305                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18271267                       # Number of memory references committed
system.switch_cpus0.commit.loads             11171934                       # Number of loads committed
system.switch_cpus0.commit.membars              17156                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17860911                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110941122                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2544540                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2450832                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           367621664                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          290515672                       # The number of ROB writes
system.switch_cpus0.timesIdled                2905288                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               15838218                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            123223305                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.459721                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.459721                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.406550                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.406550                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       608794281                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      187407248                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      136751860                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         34362                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  51                       # Number of system calls
system.switch_cpus1.numCycles               245972136                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        19931358                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     16307245                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1948435                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      8210175                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         7841299                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2060318                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        88671                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    192040859                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             111478575                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           19931358                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      9901617                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             23263894                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        5314074                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       5428629                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         11748355                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1949831                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    224073696                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.610931                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.952188                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       200809802     89.62%     89.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1082109      0.48%     90.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         1718876      0.77%     90.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         2335627      1.04%     91.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2398117      1.07%     92.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2030854      0.91%     93.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1134753      0.51%     94.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1696851      0.76%     95.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        10866707      4.85%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    224073696                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.081031                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.453216                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       190068091                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      7418111                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         23221123                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        26421                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3339949                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3281692                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          365                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     136789240                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1928                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3339949                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       190585683                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1410111                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      4801386                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         22735930                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1200634                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     136741893                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents          166                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        176941                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       515951                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    190826355                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    636127860                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    636127860                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    165544506                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        25281803                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        34029                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        17755                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          3567747                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     12793060                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      6939100                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        81963                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1666812                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         136588699                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        34147                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        129762429                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        17797                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     15021079                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     35899615                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         1330                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    224073696                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.579106                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.270311                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    169145352     75.49%     75.49% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     22604034     10.09%     85.57% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11442734      5.11%     90.68% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8623014      3.85%     94.53% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      6773116      3.02%     97.55% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      2739773      1.22%     98.77% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      1727397      0.77%     99.55% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       898034      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       120242      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    224073696                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          24487     11.35%     11.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     11.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     11.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     11.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     11.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     11.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     11.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     11.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     11.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     11.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     11.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     11.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     11.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     11.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     11.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     11.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     11.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     11.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     11.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     11.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     11.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     11.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     11.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     11.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     11.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     11.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     11.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     11.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         78982     36.62%     47.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       112187     52.02%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    109137225     84.11%     84.11% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1937130      1.49%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        16271      0.01%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     11754199      9.06%     94.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      6917604      5.33%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     129762429                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.527549                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             215656                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.001662                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    483832004                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    151644452                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    127818748                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     129978085                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       262492                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      2038653                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           98                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          529                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores        97402                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3339949                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        1120556                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       117412                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    136622983                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts         9178                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     12793060                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      6939100                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        17758                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         99059                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          529                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1134371                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1093426                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2227797                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    127972862                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     11061318                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1789564                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                  137                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            17978655                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        18186310                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           6917337                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.520274                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             127818978                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            127818748                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         73370326                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        197691037                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.519647                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.371136                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     96501446                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    118744068                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     17878926                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        32817                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1973039                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    220733747                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.537952                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.386159                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    172006610     77.92%     77.92% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     24155747     10.94%     88.87% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      9121274      4.13%     93.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4350372      1.97%     94.97% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3673625      1.66%     96.64% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      2105191      0.95%     97.59% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1830800      0.83%     98.42% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       831622      0.38%     98.80% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2658506      1.20%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    220733747                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     96501446                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     118744068                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              17596105                       # Number of memory references committed
system.switch_cpus1.commit.loads             10754407                       # Number of loads committed
system.switch_cpus1.commit.membars              16372                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17122939                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        106987121                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2445207                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2658506                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           354697572                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          276586020                       # The number of ROB writes
system.switch_cpus1.timesIdled                2909285                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               21898440                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           96501446                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            118744068                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     96501446                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.548896                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.548896                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.392327                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.392327                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       575976476                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      178050936                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      126817785                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         32788                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                  51                       # Number of system calls
system.switch_cpus2.numCycles               245972136                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        19979592                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     16346976                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      1951040                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      8168768                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         7855383                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2064938                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        88699                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    192421366                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             111772522                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           19979592                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      9920321                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             23318695                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        5331595                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       5212288                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.MiscStallCycles          261                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.IcacheWaitRetryStallCycles           12                       # Number of stall cycles due to full MSHR
system.switch_cpus2.fetch.CacheLines         11771515                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1952479                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    224307807                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.611850                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.953601                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       200989112     89.60%     89.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         1083361      0.48%     90.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         1722100      0.77%     90.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         2338096      1.04%     91.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         2403903      1.07%     92.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         2034595      0.91%     93.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1140309      0.51%     94.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         1700159      0.76%     95.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        10896172      4.86%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    224307807                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.081227                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.454411                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       190441566                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      7209342                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         23275599                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        26479                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       3354820                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      3289625                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          365                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     137136278                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1930                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       3354820                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       190960553                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1411079                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      4588128                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         22789160                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      1204064                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     137089993                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents          175                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        177176                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       517593                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    191304397                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    637762915                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    637762915                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    165879884                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        25424501                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        33966                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        17658                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          3576555                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     12818715                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      6956310                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        82165                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1674078                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         136935729                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        34085                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        130048244                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        17791                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     15120125                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     36210628                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved         1200                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    224307807                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.579776                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.270987                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0    169267088     75.46%     75.46% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     22647295     10.10%     85.56% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     11459754      5.11%     90.67% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8644150      3.85%     94.52% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      6792111      3.03%     97.55% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      2745848      1.22%     98.77% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      1730711      0.77%     99.54% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       899759      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       121091      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    224307807                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          24465     11.33%     11.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     11.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     11.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     11.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     11.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     11.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     11.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     11.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     11.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     11.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     11.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     11.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     11.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     11.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     11.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     11.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     11.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     11.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     11.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     11.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     11.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     11.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     11.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     11.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     11.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     11.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     11.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     11.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         79135     36.63%     47.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       112418     52.04%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    109375342     84.10%     84.10% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1943411      1.49%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        16304      0.01%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     11778733      9.06%     94.67% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      6934454      5.33%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     130048244                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.528711                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             216018                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.001661                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    484638103                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    152090455                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    128103946                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     130264262                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       264825                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      2042574                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          100                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          518                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       100789                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       3354820                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles        1120031                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles       118049                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    136969951                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts         7738                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     12818715                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      6956310                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        17662                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         99634                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          518                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1136256                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1095826                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2232082                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    128258180                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     11084528                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      1790063                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                  137                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            18018718                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        18224638                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           6934190                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.521434                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             128104154                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            128103946                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         73529828                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        198128781                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.520807                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.371121                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     96696912                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    118984476                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     17985487                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        32885                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      1975695                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    220952987                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.538506                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.386781                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0    172127013     77.90%     77.90% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     24205896     10.96%     88.86% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      9138936      4.14%     92.99% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4359229      1.97%     94.97% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      3680356      1.67%     96.63% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      2108998      0.95%     97.59% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1835379      0.83%     98.42% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       833107      0.38%     98.79% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      2664073      1.21%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    220952987                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     96696912                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     118984476                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              17631654                       # Number of memory references committed
system.switch_cpus2.commit.loads             10776135                       # Number of loads committed
system.switch_cpus2.commit.membars              16406                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          17157592                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        107203726                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2450149                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      2664073                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           355258214                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          277294821                       # The number of ROB writes
system.switch_cpus2.timesIdled                2915093                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles               21664329                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           96696912                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            118984476                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     96696912                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.543743                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.543743                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.393121                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.393121                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       577259924                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      178440620                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      127146642                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         32856                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                  51                       # Number of system calls
system.switch_cpus3.numCycles               245972136                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        19971210                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     16340470                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      1950057                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      8159835                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         7850180                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         2063433                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        88586                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles    192329311                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             111722584                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           19971210                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      9913613                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             23306701                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        5329973                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       5208455                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.MiscStallCycles          261                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus3.fetch.IcacheWaitRetryStallCycles           12                       # Number of stall cycles due to full MSHR
system.switch_cpus3.fetch.CacheLines         11765609                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes      1951502                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples    224199299                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.611871                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.953670                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0       200892598     89.60%     89.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         1081960      0.48%     90.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         1720456      0.77%     90.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         2337217      1.04%     91.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         2403967      1.07%     92.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         2034220      0.91%     93.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6         1136536      0.51%     94.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         1698439      0.76%     95.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        10893906      4.86%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total    224199299                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.081193                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.454208                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles       190351647                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      7203265                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         23263600                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        26594                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       3354192                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      3287915                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          367                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     137075361                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1931                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       3354192                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles       190870144                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles        1410267                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      4583849                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         22777768                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles      1203076                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     137029436                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          173                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        177031                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       517164                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands    191224774                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    637476349                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    637476349                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    165789484                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        25435290                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        33957                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        17659                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          3577422                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     12813342                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      6952597                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        82308                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      1672643                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         136875103                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        34074                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        129988878                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        17789                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     15122884                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     36209991                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved         1209                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples    224199299                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.579792                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.271017                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0    169183501     75.46%     75.46% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     22637381     10.10%     85.56% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     11455191      5.11%     90.67% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      8639747      3.85%     94.52% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      6788936      3.03%     97.55% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      2743157      1.22%     98.77% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      1730699      0.77%     99.54% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       899345      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       121342      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    224199299                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          24493     11.34%     11.34% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         79099     36.62%     47.96% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       112415     52.04%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    109326020     84.10%     84.10% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      1942303      1.49%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        16295      0.01%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     11773326      9.06%     94.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      6930934      5.33%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     129988878                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.528470                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             216007                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.001662                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    484410851                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    152032580                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    128040900                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     130204885                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       263493                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      2043060                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses           85                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          521                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       100802                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       3354192                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles        1119208                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles       117928                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    136909314                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts         7900                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     12813342                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      6952597                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        17662                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         99633                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          521                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1134941                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1096615                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2231556                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    128195284                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     11077884                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      1793594                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                  137                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            18008552                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        18215923                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           6930668                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.521178                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             128041091                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            128040900                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         73496718                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        198041860                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.520550                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.371117                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     96644211                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    118919700                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     17989640                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        32865                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      1974695                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples    220845107                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.538476                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.386747                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0    172045812     77.90%     77.90% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     24193278     10.95%     88.86% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      9133042      4.14%     92.99% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      4356733      1.97%     94.97% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      3678125      1.67%     96.63% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      2108128      0.95%     97.59% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      1835136      0.83%     98.42% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       832641      0.38%     98.79% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      2662212      1.21%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total    220845107                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     96644211                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     118919700                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              17622077                       # Number of memory references committed
system.switch_cpus3.commit.loads             10770282                       # Number of loads committed
system.switch_cpus3.commit.membars              16396                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          17148261                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        107145361                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2448821                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      2662212                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           355091572                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          277172933                       # The number of ROB writes
system.switch_cpus3.timesIdled                2914268                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles               21772837                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           96644211                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            118919700                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     96644211                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.545131                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.545131                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.392907                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.392907                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       576971016                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      178359511                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      127087715                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         32836                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                  54                       # Number of system calls
system.switch_cpus4.numCycles               245972136                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups        22052431                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted     18359243                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect      2000721                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups      8460090                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits         8079923                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS         2373266                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect        92826                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles    191849569                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts             120949925                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches           22052431                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches     10453189                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles             25218961                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles        5569058                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles       9514771                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus4.fetch.IcacheWaitRetryStallCycles           11                       # Number of stall cycles due to full MSHR
system.switch_cpus4.fetch.CacheLines         11910275                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes      1912276                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples    230133503                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.645971                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     2.017549                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0       204914542     89.04%     89.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1         1547253      0.67%     89.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2         1954129      0.85%     90.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3         3093060      1.34%     91.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4         1307263      0.57%     92.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5         1683248      0.73%     93.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6         1949973      0.85%     94.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7          892425      0.39%     94.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8        12791610      5.56%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total    230133503                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.089654                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.491722                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles       190719051                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles     10754187                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles         25098783                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles        11839                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles       3549641                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved      3358261                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred          549                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts     147858010                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts         2627                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles       3549641                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles       190913193                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles         617854                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles      9595728                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles         24916609                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles       540474                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts     146944187                       # Number of instructions processed by rename
system.switch_cpus4.rename.ROBFullEvents          139                       # Number of times rename has blocked due to ROB full
system.switch_cpus4.rename.IQFullEvents         77771                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents       377008                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.RenamedOperands    205214938                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups    683366125                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups    683366125                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps    171860266                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps        33354672                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts        35618                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts        18573                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts          1902942                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads     13763986                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores      7198959                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads        81107                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores      1632920                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded         143469003                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded        35751                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued        137692414                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued       127747                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined     17310825                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined     35198433                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved         1368                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples    230133503                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.598315                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.320157                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0    171784879     74.65%     74.65% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1     26612893     11.56%     86.21% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2     10883746      4.73%     90.94% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3      6098182      2.65%     93.59% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4      8262216      3.59%     97.18% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5      2539724      1.10%     98.28% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6      2498980      1.09%     99.37% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7      1346945      0.59%     99.95% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8       105938      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total    230133503                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu         939327     78.84%     78.84% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead        129239     10.85%     89.69% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite       122800     10.31%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu    115998335     84.24%     84.24% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult      1882697      1.37%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc        17044      0.01%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead     12617311      9.16%     94.79% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite      7177027      5.21%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total     137692414                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.559789                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt            1191366                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.008652                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads    506837444                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes    160816241                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses    134109359                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses     138883780                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads       102301                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads      2593764                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses           40                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation          664                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores       100720                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles       3549641                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles         470121                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles        59208                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts    143504759                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts       114210                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts     13763986                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts      7198959                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts        18574                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents         51697                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents           60                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents          664                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect      1183053                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect      1126209                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts      2309262                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts    135293061                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts     12412286                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts      2399353                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs            19588725                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches        19137402                       # Number of branches executed
system.switch_cpus4.iew.exec_stores           7176439                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.550034                       # Inst execution rate
system.switch_cpus4.iew.wb_sent             134109777                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count            134109359                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers         80365873                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers        215876568                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.545222                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.372277                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts     99984654                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps    123204442                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts     20300892                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls        34383                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts      2017849                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples    226583862                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.543748                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.363842                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0    174441049     76.99%     76.99% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1     26426303     11.66%     88.65% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2      9590745      4.23%     92.88% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3      4780310      2.11%     94.99% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4      4375528      1.93%     96.92% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5      1834783      0.81%     97.73% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6      1817859      0.80%     98.54% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7       865742      0.38%     98.92% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8      2451543      1.08%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total    226583862                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts     99984654                       # Number of instructions committed
system.switch_cpus4.commit.committedOps     123204442                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs              18268461                       # Number of memory references committed
system.switch_cpus4.commit.loads             11170222                       # Number of loads committed
system.switch_cpus4.commit.membars              17152                       # Number of memory barriers committed
system.switch_cpus4.commit.branches          17858199                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts        110924111                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls      2544148                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events      2451543                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads           367636951                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes          290560332                       # The number of ROB writes
system.switch_cpus4.timesIdled                2907132                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles               15838633                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts           99984654                       # Number of Instructions Simulated
system.switch_cpus4.committedOps            123204442                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total     99984654                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.460099                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.460099                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.406488                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.406488                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads       608757929                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes      187396842                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads      136743857                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes         34354                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                  54                       # Number of system calls
system.switch_cpus5.numCycles               245972136                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups        22064023                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted     18369900                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect      2001830                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups      8463206                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits         8084035                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS         2374455                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect        93295                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles    191964412                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts             121016725                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches           22064023                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches     10458490                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles             25231955                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles        5571937                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles       9374916                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus5.fetch.IcacheWaitRetryStallCycles           11                       # Number of stall cycles due to full MSHR
system.switch_cpus5.fetch.CacheLines         11917298                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes      1913208                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples    230123235                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.646352                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     2.018093                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0       204891280     89.04%     89.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1         1547467      0.67%     89.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2         1955421      0.85%     90.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3         3093956      1.34%     91.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4         1308284      0.57%     92.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5         1684088      0.73%     93.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6         1951270      0.85%     94.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7          892532      0.39%     94.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8        12798937      5.56%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total    230123235                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.089701                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.491994                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles       190833786                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles     10614698                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles         25111549                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles        11809                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles       3551391                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved      3358964                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred          549                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts     147937355                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts         2619                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles       3551391                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles       191028061                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles         617822                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles      9455726                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles         24929048                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles       541183                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts     147022156                       # Number of instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents          141                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents         77550                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents       377723                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.RenamedOperands    205328343                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups    683730674                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups    683730674                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps    171964688                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps        33363647                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts        35645                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts        18590                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts          1905137                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads     13770839                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores      7202548                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads        80869                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores      1635648                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded         143546626                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded        35778                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued        137768586                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued       127509                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined     17313431                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined     35197328                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved         1371                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples    230123235                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.598673                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.320423                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0    171738897     74.63%     74.63% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1     26631741     11.57%     86.20% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2     10887988      4.73%     90.93% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3      6103065      2.65%     93.59% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4      8268501      3.59%     97.18% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5      2540674      1.10%     98.28% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6      2498193      1.09%     99.37% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7      1348266      0.59%     99.95% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8       105910      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total    230123235                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu         939944     78.85%     78.85% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead        129321     10.85%     89.69% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite       122875     10.31%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu    116064556     84.25%     84.25% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult      1883842      1.37%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc        17054      0.01%     85.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead     12622468      9.16%     94.79% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite      7180666      5.21%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total     137768586                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.560098                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt            1192140                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.008653                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads    506980055                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes    160896497                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses    134185814                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses     138960726                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads       102037                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads      2593762                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses           54                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation          664                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores        99970                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles       3551391                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles         469945                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles        59269                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts    143582409                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts       113109                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts     13770839                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts      7202548                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts        18591                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents         51834                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents           58                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents          664                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect      1183962                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect      1127423                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts      2311385                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts    135368281                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts     12418064                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts      2400304                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs            19598040                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches        19148336                       # Number of branches executed
system.switch_cpus5.iew.exec_stores           7179976                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.550340                       # Inst execution rate
system.switch_cpus5.iew.wb_sent             134186230                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count            134185814                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers         80415657                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers        215998744                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.545533                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.372297                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts    100045494                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps    123279492                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts     20303509                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls        34407                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts      2018975                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples    226571844                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.544108                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.364174                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0    174394996     76.97%     76.97% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1     26443812     11.67%     88.64% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2      9597397      4.24%     92.88% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3      4783977      2.11%     94.99% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4      4377853      1.93%     96.92% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5      1836495      0.81%     97.73% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6      1818735      0.80%     98.54% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7       865974      0.38%     98.92% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8      2452605      1.08%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total    226571844                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts    100045494                       # Number of instructions committed
system.switch_cpus5.commit.committedOps     123279492                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs              18279652                       # Number of memory references committed
system.switch_cpus5.commit.loads             11177074                       # Number of loads committed
system.switch_cpus5.commit.membars              17164                       # Number of memory barriers committed
system.switch_cpus5.commit.branches          17869102                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts        110991690                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls      2545713                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events      2452605                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads           367701538                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes          290717422                       # The number of ROB writes
system.switch_cpus5.timesIdled                2909064                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles               15848901                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts          100045494                       # Number of Instructions Simulated
system.switch_cpus5.committedOps            123279492                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total    100045494                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      2.458603                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                2.458603                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.406735                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.406735                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads       609101487                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes      187507774                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads      136819628                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes         34378                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                  49                       # Number of system calls
system.switch_cpus6.numCycles               245972136                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups        19351054                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted     15867017                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect      1897749                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups      8105982                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits         7563841                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS         1988664                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect        85708                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles    184816036                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts             109946137                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches           19351054                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches      9552505                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles             24190804                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles        5378247                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles       9969582                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.CacheLines         11384955                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes      1883711                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples    222426320                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.604435                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     1.950371                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0       198235516     89.12%     89.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1         2623203      1.18%     90.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2         3034291      1.36%     91.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3         1669750      0.75%     92.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4         1914941      0.86%     93.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5         1065597      0.48%     93.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6          719183      0.32%     94.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7         1872277      0.84%     94.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8        11291562      5.08%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total    222426320                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.078672                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.446986                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles       183315375                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles     11498683                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles         23989164                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles       190939                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles       3432157                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved      3142513                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred        17741                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts     134224566                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts        87831                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles       3432157                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles       183608749                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles        4128779                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles      6549537                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles         23897342                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles       809754                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts     134141467                       # Number of instructions processed by rename
system.switch_cpus6.rename.ROBFullEvents          208                       # Number of times rename has blocked due to ROB full
system.switch_cpus6.rename.IQFullEvents        209128                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents       374125                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.FullRegisterEvents           46                       # Number of times there has been no free registers
system.switch_cpus6.rename.RenamedOperands    186435120                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups    624532311                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups    624532311                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps    159336518                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps        27098597                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts        35540                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts        19985                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts          2166829                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads     12816847                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores      6978544                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads       182804                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores      1548999                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded         133943019                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded        35621                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued        126658576                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued       179290                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined     16626627                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined     38305463                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved         4319                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples    222426320                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.569441                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.260240                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0    169050892     76.00%     76.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1     21472318      9.65%     85.66% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2     11543953      5.19%     90.85% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3      7978363      3.59%     94.43% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4      6971729      3.13%     97.57% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5      3568382      1.60%     99.17% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6       866963      0.39%     99.56% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7       557101      0.25%     99.81% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8       416619      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total    222426320                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu          33930     12.41%     12.41% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     12.41% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     12.41% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     12.41% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     12.41% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     12.41% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     12.41% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     12.41% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     12.41% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     12.41% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     12.41% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     12.41% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     12.41% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     12.41% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     12.41% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     12.41% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     12.41% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     12.41% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     12.41% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     12.41% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     12.41% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     12.41% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     12.41% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     12.41% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     12.41% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     12.41% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     12.41% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.41% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     12.41% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead        116740     42.70%     55.11% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite       122752     44.89%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu    106017643     83.70%     83.70% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult      1978050      1.56%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc        15517      0.01%     85.28% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     85.28% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.28% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead     11718951      9.25%     94.53% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite      6928415      5.47%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total     126658576                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.514931                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt             273422                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.002159                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads    476196184                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes    150606459                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses    124547585                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses     126931998                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads       319309                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads      2258739                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses          736                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation         1194                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores       147187                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads         7761                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked         1173                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles       3432157                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles        3666325                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles       139940                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts    133978758                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts        53171                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts     12816847                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts      6978544                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts        19987                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents         98094                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents         1194                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect      1100997                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect      1063495                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts      2164492                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts    124784169                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts     11004833                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts      1874407                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                  118                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs            17931716                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches        17467127                       # Number of branches executed
system.switch_cpus6.iew.exec_stores           6926883                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.507310                       # Inst execution rate
system.switch_cpus6.iew.wb_sent             124549551                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count            124547585                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers         74026936                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers        193843825                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.506348                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.381890                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts     93567311                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps    114795676                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts     19184355                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls        31302                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts      1908692                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples    218994163                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.524195                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.342350                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0    172094679     78.58%     78.58% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1     21748903      9.93%     88.52% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2      9115830      4.16%     92.68% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3      5479272      2.50%     95.18% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4      3788012      1.73%     96.91% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5      2451652      1.12%     98.03% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6      1268732      0.58%     98.61% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7      1022067      0.47%     99.08% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8      2025016      0.92%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total    218994163                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts     93567311                       # Number of instructions committed
system.switch_cpus6.commit.committedOps     114795676                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs              17389462                       # Number of memory references committed
system.switch_cpus6.commit.loads             10558105                       # Number of loads committed
system.switch_cpus6.commit.membars              15616                       # Number of memory barriers committed
system.switch_cpus6.commit.branches          16429183                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts        103492952                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls      2335518                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events      2025016                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads           350948541                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes          271392289                       # The number of ROB writes
system.switch_cpus6.timesIdled                2833367                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles               23545816                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts           93567311                       # Number of Instructions Simulated
system.switch_cpus6.committedOps            114795676                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total     93567311                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      2.628826                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                2.628826                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.380398                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.380398                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads       562904177                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes      172862345                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads      125272863                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes         31274                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                  24                       # Number of system calls
system.switch_cpus7.numCycles               245972136                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups        18294846                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted     16507790                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect       957211                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups      6893131                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits         6541874                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS         1012021                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect        42535                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles    194000184                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts             115051883                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches           18294846                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches      7553895                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles             22751679                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles        3008662                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles      12610931                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.CacheLines         11131460                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes       961774                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples    231390324                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.583306                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     1.901361                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0       208638645     90.17%     90.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1          811395      0.35%     90.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2         1658626      0.72%     91.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3          701273      0.30%     91.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4         3782983      1.63%     93.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5         3367728      1.46%     94.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6          652483      0.28%     94.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7         1364147      0.59%     95.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8        10413044      4.50%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total    231390324                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.074378                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.467744                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles       192685273                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles     13937629                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles         22668321                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles        72062                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles       2027034                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved      1606332                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred          496                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts     134908340                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts         2731                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles       2027034                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles       192897817                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles       12231380                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles      1015834                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles         22545635                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles       672619                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts     134836920                       # Number of instructions processed by rename
system.switch_cpus7.rename.ROBFullEvents          220                       # Number of times rename has blocked due to ROB full
system.switch_cpus7.rename.IQFullEvents        305262                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents       236441                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.FullRegisterEvents         5870                       # Number of times there has been no free registers
system.switch_cpus7.rename.RenamedOperands    158288995                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups    635081627                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups    635081627                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps    140494061                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps        17794928                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts        15661                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts         7908                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts          1638782                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads     31822652                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores     16099789                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads       147441                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores       782180                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded         134579273                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded        15708                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued        129412360                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued        71794                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined     10333676                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined     24769553                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved           88                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples    231390324                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.559282                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.354723                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0    185243974     80.06%     80.06% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1     13907146      6.01%     86.07% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2     11362193      4.91%     90.98% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3      4914951      2.12%     93.10% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4      6191374      2.68%     95.78% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5      5954555      2.57%     98.35% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6      3382000      1.46%     99.81% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7       267344      0.12%     99.93% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8       166787      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total    231390324                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu         327411     11.17%     11.17% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead       2529136     86.32%     97.49% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite        73481      2.51%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu     81173522     62.72%     62.72% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult      1130672      0.87%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc         7750      0.01%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead     31037569     23.98%     87.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite     16062847     12.41%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total     129412360                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.526126                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt            2930028                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.022641                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads    493216866                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes    144931977                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses    128313646                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses     132342388                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads       233431                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads      1220026                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses          498                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation         3326                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores        98778                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads        11424                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles       2027034                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles       11800833                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles       194545                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts    134595066                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts         1205                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts     31822652                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts     16099789                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts         7910                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents        129179                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents           80                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents         3326                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect       558296                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect       564559                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts      1122855                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts    128511637                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts     30934075                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts       900723                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                   85                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs            46995363                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches        16840447                       # Number of branches executed
system.switch_cpus7.iew.exec_stores          16061288                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.522464                       # Inst execution rate
system.switch_cpus7.iew.wb_sent             128317202                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count            128313646                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers         69298335                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers        136614280                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.521659                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.507255                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts    104280438                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps    122546783                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts     12062867                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls        15620                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts       978247                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples    229363290                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.534291                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.356575                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0    184873838     80.60%     80.60% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1     16273523      7.10%     87.70% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2      7620922      3.32%     91.02% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3      7524155      3.28%     94.30% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4      2056016      0.90%     95.20% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5      8700598      3.79%     98.99% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6       652515      0.28%     99.28% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7       476977      0.21%     99.48% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8      1184746      0.52%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total    229363290                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts    104280438                       # Number of instructions committed
system.switch_cpus7.commit.committedOps     122546783                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs              46603629                       # Number of memory references committed
system.switch_cpus7.commit.loads             30602623                       # Number of loads committed
system.switch_cpus7.commit.membars               7798                       # Number of memory barriers committed
system.switch_cpus7.commit.branches          16182982                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts        108973560                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls      1187016                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events      1184746                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads           362787882                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes          271246570                       # The number of ROB writes
system.switch_cpus7.timesIdled                4220141                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles               14581812                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts          104280438                       # Number of Instructions Simulated
system.switch_cpus7.committedOps            122546783                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total    104280438                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.358756                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.358756                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.423952                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.423952                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads       635344586                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes      148999904                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads      160668509                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes         15596                       # number of misc regfile writes
system.l20.replacements                          6123                       # number of replacements
system.l20.tagsinuse                      4095.175216                       # Cycle average of tags in use
system.l20.total_refs                          287139                       # Total number of references to valid blocks.
system.l20.sampled_refs                         10215                       # Sample count of references to valid blocks.
system.l20.avg_refs                         28.109545                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks          121.100646                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    18.464292                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  2210.803602                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          1744.806677                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.029566                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.004508                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.539747                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.425978                       # Average percentage of cache occupancy
system.l20.occ_percent::total                0.999799                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.inst            2                       # number of ReadReq hits
system.l20.ReadReq_hits::switch_cpus0.data        29038                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  29040                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            9223                       # number of Writeback hits
system.l20.Writeback_hits::total                 9223                       # number of Writeback hits
system.l20.ReadExReq_hits::switch_cpus0.data          206                       # number of ReadExReq hits
system.l20.ReadExReq_hits::total                  206                       # number of ReadExReq hits
system.l20.demand_hits::switch_cpus0.inst            2                       # number of demand (read+write) hits
system.l20.demand_hits::switch_cpus0.data        29244                       # number of demand (read+write) hits
system.l20.demand_hits::total                   29246                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.inst            2                       # number of overall hits
system.l20.overall_hits::switch_cpus0.data        29244                       # number of overall hits
system.l20.overall_hits::total                  29246                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           37                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         6086                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 6123                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           37                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         6086                       # number of demand (read+write) misses
system.l20.demand_misses::total                  6123                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           37                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         6086                       # number of overall misses
system.l20.overall_misses::total                 6123                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst     50674106                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   2785845618                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     2836519724                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst     50674106                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   2785845618                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      2836519724                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst     50674106                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   2785845618                       # number of overall miss cycles
system.l20.overall_miss_latency::total     2836519724                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           39                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        35124                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              35163                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         9223                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             9223                       # number of Writeback accesses(hits+misses)
system.l20.ReadExReq_accesses::switch_cpus0.data          206                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadExReq_accesses::total              206                       # number of ReadExReq accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           39                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        35330                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               35369                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           39                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        35330                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              35369                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst     0.948718                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.173272                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.174132                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst     0.948718                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.172262                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.173118                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst     0.948718                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.172262                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.173118                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 1369570.432432                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 457746.568847                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 463256.528499                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 1369570.432432                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 457746.568847                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 463256.528499                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 1369570.432432                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 457746.568847                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 463256.528499                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                3584                       # number of writebacks
system.l20.writebacks::total                     3584                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           37                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         6086                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            6123                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           37                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         6086                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             6123                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           37                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         6086                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            6123                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst     48017259                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   2348648793                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   2396666052                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst     48017259                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   2348648793                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   2396666052                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst     48017259                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   2348648793                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   2396666052                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.948718                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.173272                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.174132                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst     0.948718                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.172262                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.173118                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst     0.948718                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.172262                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.173118                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 1297763.756757                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 385910.087578                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 391420.227340                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 1297763.756757                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 385910.087578                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 391420.227340                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 1297763.756757                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 385910.087578                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 391420.227340                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          8214                       # number of replacements
system.l21.tagsinuse                      4095.357638                       # Cycle average of tags in use
system.l21.total_refs                          301918                       # Total number of references to valid blocks.
system.l21.sampled_refs                         12310                       # Sample count of references to valid blocks.
system.l21.avg_refs                         24.526239                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks           78.589898                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    13.437406                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  2460.181789                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          1543.148546                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.019187                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.003281                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.600630                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.376745                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999843                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.inst            2                       # number of ReadReq hits
system.l21.ReadReq_hits::switch_cpus1.data        31176                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  31178                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            9676                       # number of Writeback hits
system.l21.Writeback_hits::total                 9676                       # number of Writeback hits
system.l21.ReadExReq_hits::switch_cpus1.data          150                       # number of ReadExReq hits
system.l21.ReadExReq_hits::total                  150                       # number of ReadExReq hits
system.l21.demand_hits::switch_cpus1.inst            2                       # number of demand (read+write) hits
system.l21.demand_hits::switch_cpus1.data        31326                       # number of demand (read+write) hits
system.l21.demand_hits::total                   31328                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.inst            2                       # number of overall hits
system.l21.overall_hits::switch_cpus1.data        31326                       # number of overall hits
system.l21.overall_hits::total                  31328                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           42                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         8172                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 8214                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           42                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         8172                       # number of demand (read+write) misses
system.l21.demand_misses::total                  8214                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           42                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         8172                       # number of overall misses
system.l21.overall_misses::total                 8214                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst     40459482                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   3895171319                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     3935630801                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst     40459482                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   3895171319                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      3935630801                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst     40459482                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   3895171319                       # number of overall miss cycles
system.l21.overall_miss_latency::total     3935630801                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           44                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        39348                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              39392                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         9676                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             9676                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data          150                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total              150                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           44                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        39498                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               39542                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           44                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        39498                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              39542                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst     0.954545                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.207685                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.208519                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst     0.954545                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.206897                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.207728                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst     0.954545                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.206897                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.207728                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst       963321                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 476648.472712                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 479136.937059                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst       963321                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 476648.472712                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 479136.937059                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst       963321                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 476648.472712                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 479136.937059                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                4320                       # number of writebacks
system.l21.writebacks::total                     4320                       # number of writebacks
system.l21.ReadReq_mshr_hits::switch_cpus1.data            1                       # number of ReadReq MSHR hits
system.l21.ReadReq_mshr_hits::total                 1                       # number of ReadReq MSHR hits
system.l21.demand_mshr_hits::switch_cpus1.data            1                       # number of demand (read+write) MSHR hits
system.l21.demand_mshr_hits::total                  1                       # number of demand (read+write) MSHR hits
system.l21.overall_mshr_hits::switch_cpus1.data            1                       # number of overall MSHR hits
system.l21.overall_mshr_hits::total                 1                       # number of overall MSHR hits
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           42                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         8171                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            8213                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           42                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         8171                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             8213                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           42                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         8171                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            8213                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst     37429632                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   3306106594                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   3343536226                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst     37429632                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   3306106594                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   3343536226                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst     37429632                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   3306106594                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   3343536226                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.954545                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.207660                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.208494                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst     0.954545                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.206871                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.207703                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst     0.954545                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.206871                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.207703                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 891181.714286                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 404614.685351                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 407102.913186                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 891181.714286                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 404614.685351                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 407102.913186                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 891181.714286                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 404614.685351                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 407102.913186                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                          8231                       # number of replacements
system.l22.tagsinuse                      4095.363392                       # Cycle average of tags in use
system.l22.total_refs                          302009                       # Total number of references to valid blocks.
system.l22.sampled_refs                         12327                       # Sample count of references to valid blocks.
system.l22.avg_refs                         24.499797                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks           78.596460                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    13.951405                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  2461.218234                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          1541.597293                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.019189                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.003406                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.600883                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.376367                       # Average percentage of cache occupancy
system.l22.occ_percent::total                0.999845                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.inst            2                       # number of ReadReq hits
system.l22.ReadReq_hits::switch_cpus2.data        31245                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  31247                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks            9698                       # number of Writeback hits
system.l22.Writeback_hits::total                 9698                       # number of Writeback hits
system.l22.ReadExReq_hits::switch_cpus2.data          149                       # number of ReadExReq hits
system.l22.ReadExReq_hits::total                  149                       # number of ReadExReq hits
system.l22.demand_hits::switch_cpus2.inst            2                       # number of demand (read+write) hits
system.l22.demand_hits::switch_cpus2.data        31394                       # number of demand (read+write) hits
system.l22.demand_hits::total                   31396                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.inst            2                       # number of overall hits
system.l22.overall_hits::switch_cpus2.data        31394                       # number of overall hits
system.l22.overall_hits::total                  31396                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           43                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data         8187                       # number of ReadReq misses
system.l22.ReadReq_misses::total                 8230                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           43                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data         8187                       # number of demand (read+write) misses
system.l22.demand_misses::total                  8230                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           43                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data         8187                       # number of overall misses
system.l22.overall_misses::total                 8230                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst     37678804                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data   3678234352                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total     3715913156                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst     37678804                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data   3678234352                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total      3715913156                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst     37678804                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data   3678234352                       # number of overall miss cycles
system.l22.overall_miss_latency::total     3715913156                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           45                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        39432                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              39477                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks         9698                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total             9698                       # number of Writeback accesses(hits+misses)
system.l22.ReadExReq_accesses::switch_cpus2.data          149                       # number of ReadExReq accesses(hits+misses)
system.l22.ReadExReq_accesses::total              149                       # number of ReadExReq accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           45                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        39581                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               39626                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           45                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        39581                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              39626                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst     0.955556                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.207623                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.208476                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst     0.955556                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.206842                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.207692                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst     0.955556                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.206842                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.207692                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 876251.255814                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 449277.433981                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 451508.281409                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 876251.255814                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 449277.433981                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 451508.281409                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 876251.255814                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 449277.433981                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 451508.281409                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                4328                       # number of writebacks
system.l22.writebacks::total                     4328                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           43                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data         8187                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total            8230                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           43                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data         8187                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total             8230                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           43                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data         8187                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total            8230                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst     34591404                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data   3090213742                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total   3124805146                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst     34591404                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data   3090213742                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total   3124805146                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst     34591404                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data   3090213742                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total   3124805146                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.955556                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.207623                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.208476                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst     0.955556                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.206842                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.207692                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst     0.955556                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.206842                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.207692                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 804451.255814                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 377453.736656                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 379684.707898                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 804451.255814                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 377453.736656                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 379684.707898                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 804451.255814                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 377453.736656                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 379684.707898                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                          8228                       # number of replacements
system.l23.tagsinuse                      4095.353994                       # Cycle average of tags in use
system.l23.total_refs                          301983                       # Total number of references to valid blocks.
system.l23.sampled_refs                         12324                       # Sample count of references to valid blocks.
system.l23.avg_refs                         24.503651                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks           78.588853                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst    13.955922                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data  2460.845736                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data          1541.963483                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.019187                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.003407                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.600792                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.376456                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999842                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.inst            2                       # number of ReadReq hits
system.l23.ReadReq_hits::switch_cpus3.data        31227                       # number of ReadReq hits
system.l23.ReadReq_hits::total                  31229                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks            9690                       # number of Writeback hits
system.l23.Writeback_hits::total                 9690                       # number of Writeback hits
system.l23.ReadExReq_hits::switch_cpus3.data          150                       # number of ReadExReq hits
system.l23.ReadExReq_hits::total                  150                       # number of ReadExReq hits
system.l23.demand_hits::switch_cpus3.inst            2                       # number of demand (read+write) hits
system.l23.demand_hits::switch_cpus3.data        31377                       # number of demand (read+write) hits
system.l23.demand_hits::total                   31379                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.inst            2                       # number of overall hits
system.l23.overall_hits::switch_cpus3.data        31377                       # number of overall hits
system.l23.overall_hits::total                  31379                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           43                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data         8184                       # number of ReadReq misses
system.l23.ReadReq_misses::total                 8227                       # number of ReadReq misses
system.l23.demand_misses::switch_cpus3.inst           43                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data         8184                       # number of demand (read+write) misses
system.l23.demand_misses::total                  8227                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           43                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data         8184                       # number of overall misses
system.l23.overall_misses::total                 8227                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst     41367544                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data   3728800434                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total     3770167978                       # number of ReadReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst     41367544                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data   3728800434                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total      3770167978                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst     41367544                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data   3728800434                       # number of overall miss cycles
system.l23.overall_miss_latency::total     3770167978                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           45                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data        39411                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total              39456                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks         9690                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total             9690                       # number of Writeback accesses(hits+misses)
system.l23.ReadExReq_accesses::switch_cpus3.data          150                       # number of ReadExReq accesses(hits+misses)
system.l23.ReadExReq_accesses::total              150                       # number of ReadExReq accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           45                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data        39561                       # number of demand (read+write) accesses
system.l23.demand_accesses::total               39606                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           45                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data        39561                       # number of overall (read+write) accesses
system.l23.overall_accesses::total              39606                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst     0.955556                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.207658                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.208511                       # miss rate for ReadReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst     0.955556                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.206870                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.207721                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst     0.955556                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.206870                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.207721                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 962035.906977                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 455620.776393                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 458267.652607                       # average ReadReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 962035.906977                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 455620.776393                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 458267.652607                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 962035.906977                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 455620.776393                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 458267.652607                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                4326                       # number of writebacks
system.l23.writebacks::total                     4326                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           43                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data         8184                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total            8227                       # number of ReadReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           43                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data         8184                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total             8227                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           43                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data         8184                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total            8227                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst     38278451                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data   3140730234                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total   3179008685                       # number of ReadReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst     38278451                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data   3140730234                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total   3179008685                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst     38278451                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data   3140730234                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total   3179008685                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.955556                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.207658                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.208511                       # mshr miss rate for ReadReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst     0.955556                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.206870                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.207721                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst     0.955556                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.206870                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.207721                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 890196.534884                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 383764.691349                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 386411.654917                       # average ReadReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 890196.534884                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 383764.691349                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 386411.654917                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 890196.534884                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 383764.691349                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 386411.654917                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l24.replacements                          6125                       # number of replacements
system.l24.tagsinuse                      4095.198519                       # Cycle average of tags in use
system.l24.total_refs                          287196                       # Total number of references to valid blocks.
system.l24.sampled_refs                         10217                       # Sample count of references to valid blocks.
system.l24.avg_refs                         28.109621                       # Average number of references to valid blocks.
system.l24.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l24.occ_blocks::writebacks          121.116490                       # Average occupied blocks per requestor
system.l24.occ_blocks::switch_cpus4.inst    18.011851                       # Average occupied blocks per requestor
system.l24.occ_blocks::switch_cpus4.data  2211.709463                       # Average occupied blocks per requestor
system.l24.occ_blocks::cpu4.data          1744.360715                       # Average occupied blocks per requestor
system.l24.occ_percent::writebacks           0.029569                       # Average percentage of cache occupancy
system.l24.occ_percent::switch_cpus4.inst     0.004397                       # Average percentage of cache occupancy
system.l24.occ_percent::switch_cpus4.data     0.539968                       # Average percentage of cache occupancy
system.l24.occ_percent::cpu4.data            0.425869                       # Average percentage of cache occupancy
system.l24.occ_percent::total                0.999804                       # Average percentage of cache occupancy
system.l24.ReadReq_hits::switch_cpus4.inst            2                       # number of ReadReq hits
system.l24.ReadReq_hits::switch_cpus4.data        29080                       # number of ReadReq hits
system.l24.ReadReq_hits::total                  29082                       # number of ReadReq hits
system.l24.Writeback_hits::writebacks            9238                       # number of Writeback hits
system.l24.Writeback_hits::total                 9238                       # number of Writeback hits
system.l24.ReadExReq_hits::switch_cpus4.data          203                       # number of ReadExReq hits
system.l24.ReadExReq_hits::total                  203                       # number of ReadExReq hits
system.l24.demand_hits::switch_cpus4.inst            2                       # number of demand (read+write) hits
system.l24.demand_hits::switch_cpus4.data        29283                       # number of demand (read+write) hits
system.l24.demand_hits::total                   29285                       # number of demand (read+write) hits
system.l24.overall_hits::switch_cpus4.inst            2                       # number of overall hits
system.l24.overall_hits::switch_cpus4.data        29283                       # number of overall hits
system.l24.overall_hits::total                  29285                       # number of overall hits
system.l24.ReadReq_misses::switch_cpus4.inst           37                       # number of ReadReq misses
system.l24.ReadReq_misses::switch_cpus4.data         6088                       # number of ReadReq misses
system.l24.ReadReq_misses::total                 6125                       # number of ReadReq misses
system.l24.demand_misses::switch_cpus4.inst           37                       # number of demand (read+write) misses
system.l24.demand_misses::switch_cpus4.data         6088                       # number of demand (read+write) misses
system.l24.demand_misses::total                  6125                       # number of demand (read+write) misses
system.l24.overall_misses::switch_cpus4.inst           37                       # number of overall misses
system.l24.overall_misses::switch_cpus4.data         6088                       # number of overall misses
system.l24.overall_misses::total                 6125                       # number of overall misses
system.l24.ReadReq_miss_latency::switch_cpus4.inst     51258413                       # number of ReadReq miss cycles
system.l24.ReadReq_miss_latency::switch_cpus4.data   2782847046                       # number of ReadReq miss cycles
system.l24.ReadReq_miss_latency::total     2834105459                       # number of ReadReq miss cycles
system.l24.demand_miss_latency::switch_cpus4.inst     51258413                       # number of demand (read+write) miss cycles
system.l24.demand_miss_latency::switch_cpus4.data   2782847046                       # number of demand (read+write) miss cycles
system.l24.demand_miss_latency::total      2834105459                       # number of demand (read+write) miss cycles
system.l24.overall_miss_latency::switch_cpus4.inst     51258413                       # number of overall miss cycles
system.l24.overall_miss_latency::switch_cpus4.data   2782847046                       # number of overall miss cycles
system.l24.overall_miss_latency::total     2834105459                       # number of overall miss cycles
system.l24.ReadReq_accesses::switch_cpus4.inst           39                       # number of ReadReq accesses(hits+misses)
system.l24.ReadReq_accesses::switch_cpus4.data        35168                       # number of ReadReq accesses(hits+misses)
system.l24.ReadReq_accesses::total              35207                       # number of ReadReq accesses(hits+misses)
system.l24.Writeback_accesses::writebacks         9238                       # number of Writeback accesses(hits+misses)
system.l24.Writeback_accesses::total             9238                       # number of Writeback accesses(hits+misses)
system.l24.ReadExReq_accesses::switch_cpus4.data          203                       # number of ReadExReq accesses(hits+misses)
system.l24.ReadExReq_accesses::total              203                       # number of ReadExReq accesses(hits+misses)
system.l24.demand_accesses::switch_cpus4.inst           39                       # number of demand (read+write) accesses
system.l24.demand_accesses::switch_cpus4.data        35371                       # number of demand (read+write) accesses
system.l24.demand_accesses::total               35410                       # number of demand (read+write) accesses
system.l24.overall_accesses::switch_cpus4.inst           39                       # number of overall (read+write) accesses
system.l24.overall_accesses::switch_cpus4.data        35371                       # number of overall (read+write) accesses
system.l24.overall_accesses::total              35410                       # number of overall (read+write) accesses
system.l24.ReadReq_miss_rate::switch_cpus4.inst     0.948718                       # miss rate for ReadReq accesses
system.l24.ReadReq_miss_rate::switch_cpus4.data     0.173112                       # miss rate for ReadReq accesses
system.l24.ReadReq_miss_rate::total          0.173971                       # miss rate for ReadReq accesses
system.l24.demand_miss_rate::switch_cpus4.inst     0.948718                       # miss rate for demand accesses
system.l24.demand_miss_rate::switch_cpus4.data     0.172118                       # miss rate for demand accesses
system.l24.demand_miss_rate::total           0.172974                       # miss rate for demand accesses
system.l24.overall_miss_rate::switch_cpus4.inst     0.948718                       # miss rate for overall accesses
system.l24.overall_miss_rate::switch_cpus4.data     0.172118                       # miss rate for overall accesses
system.l24.overall_miss_rate::total          0.172974                       # miss rate for overall accesses
system.l24.ReadReq_avg_miss_latency::switch_cpus4.inst 1385362.513514                       # average ReadReq miss latency
system.l24.ReadReq_avg_miss_latency::switch_cpus4.data 457103.654074                       # average ReadReq miss latency
system.l24.ReadReq_avg_miss_latency::total 462711.095347                       # average ReadReq miss latency
system.l24.demand_avg_miss_latency::switch_cpus4.inst 1385362.513514                       # average overall miss latency
system.l24.demand_avg_miss_latency::switch_cpus4.data 457103.654074                       # average overall miss latency
system.l24.demand_avg_miss_latency::total 462711.095347                       # average overall miss latency
system.l24.overall_avg_miss_latency::switch_cpus4.inst 1385362.513514                       # average overall miss latency
system.l24.overall_avg_miss_latency::switch_cpus4.data 457103.654074                       # average overall miss latency
system.l24.overall_avg_miss_latency::total 462711.095347                       # average overall miss latency
system.l24.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l24.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l24.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l24.blocked::no_targets                      0                       # number of cycles access was blocked
system.l24.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l24.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l24.fast_writes                              0                       # number of fast writes performed
system.l24.cache_copies                             0                       # number of cache copies performed
system.l24.writebacks::writebacks                3585                       # number of writebacks
system.l24.writebacks::total                     3585                       # number of writebacks
system.l24.ReadReq_mshr_misses::switch_cpus4.inst           37                       # number of ReadReq MSHR misses
system.l24.ReadReq_mshr_misses::switch_cpus4.data         6088                       # number of ReadReq MSHR misses
system.l24.ReadReq_mshr_misses::total            6125                       # number of ReadReq MSHR misses
system.l24.demand_mshr_misses::switch_cpus4.inst           37                       # number of demand (read+write) MSHR misses
system.l24.demand_mshr_misses::switch_cpus4.data         6088                       # number of demand (read+write) MSHR misses
system.l24.demand_mshr_misses::total             6125                       # number of demand (read+write) MSHR misses
system.l24.overall_mshr_misses::switch_cpus4.inst           37                       # number of overall MSHR misses
system.l24.overall_mshr_misses::switch_cpus4.data         6088                       # number of overall MSHR misses
system.l24.overall_mshr_misses::total            6125                       # number of overall MSHR misses
system.l24.ReadReq_mshr_miss_latency::switch_cpus4.inst     48601813                       # number of ReadReq MSHR miss cycles
system.l24.ReadReq_mshr_miss_latency::switch_cpus4.data   2345515488                       # number of ReadReq MSHR miss cycles
system.l24.ReadReq_mshr_miss_latency::total   2394117301                       # number of ReadReq MSHR miss cycles
system.l24.demand_mshr_miss_latency::switch_cpus4.inst     48601813                       # number of demand (read+write) MSHR miss cycles
system.l24.demand_mshr_miss_latency::switch_cpus4.data   2345515488                       # number of demand (read+write) MSHR miss cycles
system.l24.demand_mshr_miss_latency::total   2394117301                       # number of demand (read+write) MSHR miss cycles
system.l24.overall_mshr_miss_latency::switch_cpus4.inst     48601813                       # number of overall MSHR miss cycles
system.l24.overall_mshr_miss_latency::switch_cpus4.data   2345515488                       # number of overall MSHR miss cycles
system.l24.overall_mshr_miss_latency::total   2394117301                       # number of overall MSHR miss cycles
system.l24.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.948718                       # mshr miss rate for ReadReq accesses
system.l24.ReadReq_mshr_miss_rate::switch_cpus4.data     0.173112                       # mshr miss rate for ReadReq accesses
system.l24.ReadReq_mshr_miss_rate::total     0.173971                       # mshr miss rate for ReadReq accesses
system.l24.demand_mshr_miss_rate::switch_cpus4.inst     0.948718                       # mshr miss rate for demand accesses
system.l24.demand_mshr_miss_rate::switch_cpus4.data     0.172118                       # mshr miss rate for demand accesses
system.l24.demand_mshr_miss_rate::total      0.172974                       # mshr miss rate for demand accesses
system.l24.overall_mshr_miss_rate::switch_cpus4.inst     0.948718                       # mshr miss rate for overall accesses
system.l24.overall_mshr_miss_rate::switch_cpus4.data     0.172118                       # mshr miss rate for overall accesses
system.l24.overall_mshr_miss_rate::total     0.172974                       # mshr miss rate for overall accesses
system.l24.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 1313562.513514                       # average ReadReq mshr miss latency
system.l24.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 385268.641261                       # average ReadReq mshr miss latency
system.l24.ReadReq_avg_mshr_miss_latency::total 390876.294041                       # average ReadReq mshr miss latency
system.l24.demand_avg_mshr_miss_latency::switch_cpus4.inst 1313562.513514                       # average overall mshr miss latency
system.l24.demand_avg_mshr_miss_latency::switch_cpus4.data 385268.641261                       # average overall mshr miss latency
system.l24.demand_avg_mshr_miss_latency::total 390876.294041                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::switch_cpus4.inst 1313562.513514                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::switch_cpus4.data 385268.641261                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::total 390876.294041                       # average overall mshr miss latency
system.l24.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l25.replacements                          6130                       # number of replacements
system.l25.tagsinuse                      4095.198102                       # Cycle average of tags in use
system.l25.total_refs                          287203                       # Total number of references to valid blocks.
system.l25.sampled_refs                         10222                       # Sample count of references to valid blocks.
system.l25.avg_refs                         28.096556                       # Average number of references to valid blocks.
system.l25.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l25.occ_blocks::writebacks          121.115449                       # Average occupied blocks per requestor
system.l25.occ_blocks::switch_cpus5.inst    17.998924                       # Average occupied blocks per requestor
system.l25.occ_blocks::switch_cpus5.data  2212.313216                       # Average occupied blocks per requestor
system.l25.occ_blocks::cpu5.data          1743.770514                       # Average occupied blocks per requestor
system.l25.occ_percent::writebacks           0.029569                       # Average percentage of cache occupancy
system.l25.occ_percent::switch_cpus5.inst     0.004394                       # Average percentage of cache occupancy
system.l25.occ_percent::switch_cpus5.data     0.540116                       # Average percentage of cache occupancy
system.l25.occ_percent::cpu5.data            0.425725                       # Average percentage of cache occupancy
system.l25.occ_percent::total                0.999804                       # Average percentage of cache occupancy
system.l25.ReadReq_hits::switch_cpus5.inst            2                       # number of ReadReq hits
system.l25.ReadReq_hits::switch_cpus5.data        29087                       # number of ReadReq hits
system.l25.ReadReq_hits::total                  29089                       # number of ReadReq hits
system.l25.Writeback_hits::writebacks            9238                       # number of Writeback hits
system.l25.Writeback_hits::total                 9238                       # number of Writeback hits
system.l25.ReadExReq_hits::switch_cpus5.data          203                       # number of ReadExReq hits
system.l25.ReadExReq_hits::total                  203                       # number of ReadExReq hits
system.l25.demand_hits::switch_cpus5.inst            2                       # number of demand (read+write) hits
system.l25.demand_hits::switch_cpus5.data        29290                       # number of demand (read+write) hits
system.l25.demand_hits::total                   29292                       # number of demand (read+write) hits
system.l25.overall_hits::switch_cpus5.inst            2                       # number of overall hits
system.l25.overall_hits::switch_cpus5.data        29290                       # number of overall hits
system.l25.overall_hits::total                  29292                       # number of overall hits
system.l25.ReadReq_misses::switch_cpus5.inst           37                       # number of ReadReq misses
system.l25.ReadReq_misses::switch_cpus5.data         6093                       # number of ReadReq misses
system.l25.ReadReq_misses::total                 6130                       # number of ReadReq misses
system.l25.demand_misses::switch_cpus5.inst           37                       # number of demand (read+write) misses
system.l25.demand_misses::switch_cpus5.data         6093                       # number of demand (read+write) misses
system.l25.demand_misses::total                  6130                       # number of demand (read+write) misses
system.l25.overall_misses::switch_cpus5.inst           37                       # number of overall misses
system.l25.overall_misses::switch_cpus5.data         6093                       # number of overall misses
system.l25.overall_misses::total                 6130                       # number of overall misses
system.l25.ReadReq_miss_latency::switch_cpus5.inst     50517457                       # number of ReadReq miss cycles
system.l25.ReadReq_miss_latency::switch_cpus5.data   2722699892                       # number of ReadReq miss cycles
system.l25.ReadReq_miss_latency::total     2773217349                       # number of ReadReq miss cycles
system.l25.demand_miss_latency::switch_cpus5.inst     50517457                       # number of demand (read+write) miss cycles
system.l25.demand_miss_latency::switch_cpus5.data   2722699892                       # number of demand (read+write) miss cycles
system.l25.demand_miss_latency::total      2773217349                       # number of demand (read+write) miss cycles
system.l25.overall_miss_latency::switch_cpus5.inst     50517457                       # number of overall miss cycles
system.l25.overall_miss_latency::switch_cpus5.data   2722699892                       # number of overall miss cycles
system.l25.overall_miss_latency::total     2773217349                       # number of overall miss cycles
system.l25.ReadReq_accesses::switch_cpus5.inst           39                       # number of ReadReq accesses(hits+misses)
system.l25.ReadReq_accesses::switch_cpus5.data        35180                       # number of ReadReq accesses(hits+misses)
system.l25.ReadReq_accesses::total              35219                       # number of ReadReq accesses(hits+misses)
system.l25.Writeback_accesses::writebacks         9238                       # number of Writeback accesses(hits+misses)
system.l25.Writeback_accesses::total             9238                       # number of Writeback accesses(hits+misses)
system.l25.ReadExReq_accesses::switch_cpus5.data          203                       # number of ReadExReq accesses(hits+misses)
system.l25.ReadExReq_accesses::total              203                       # number of ReadExReq accesses(hits+misses)
system.l25.demand_accesses::switch_cpus5.inst           39                       # number of demand (read+write) accesses
system.l25.demand_accesses::switch_cpus5.data        35383                       # number of demand (read+write) accesses
system.l25.demand_accesses::total               35422                       # number of demand (read+write) accesses
system.l25.overall_accesses::switch_cpus5.inst           39                       # number of overall (read+write) accesses
system.l25.overall_accesses::switch_cpus5.data        35383                       # number of overall (read+write) accesses
system.l25.overall_accesses::total              35422                       # number of overall (read+write) accesses
system.l25.ReadReq_miss_rate::switch_cpus5.inst     0.948718                       # miss rate for ReadReq accesses
system.l25.ReadReq_miss_rate::switch_cpus5.data     0.173195                       # miss rate for ReadReq accesses
system.l25.ReadReq_miss_rate::total          0.174054                       # miss rate for ReadReq accesses
system.l25.demand_miss_rate::switch_cpus5.inst     0.948718                       # miss rate for demand accesses
system.l25.demand_miss_rate::switch_cpus5.data     0.172201                       # miss rate for demand accesses
system.l25.demand_miss_rate::total           0.173056                       # miss rate for demand accesses
system.l25.overall_miss_rate::switch_cpus5.inst     0.948718                       # miss rate for overall accesses
system.l25.overall_miss_rate::switch_cpus5.data     0.172201                       # miss rate for overall accesses
system.l25.overall_miss_rate::total          0.173056                       # miss rate for overall accesses
system.l25.ReadReq_avg_miss_latency::switch_cpus5.inst 1365336.675676                       # average ReadReq miss latency
system.l25.ReadReq_avg_miss_latency::switch_cpus5.data 446857.031347                       # average ReadReq miss latency
system.l25.ReadReq_avg_miss_latency::total 452400.872594                       # average ReadReq miss latency
system.l25.demand_avg_miss_latency::switch_cpus5.inst 1365336.675676                       # average overall miss latency
system.l25.demand_avg_miss_latency::switch_cpus5.data 446857.031347                       # average overall miss latency
system.l25.demand_avg_miss_latency::total 452400.872594                       # average overall miss latency
system.l25.overall_avg_miss_latency::switch_cpus5.inst 1365336.675676                       # average overall miss latency
system.l25.overall_avg_miss_latency::switch_cpus5.data 446857.031347                       # average overall miss latency
system.l25.overall_avg_miss_latency::total 452400.872594                       # average overall miss latency
system.l25.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l25.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l25.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l25.blocked::no_targets                      0                       # number of cycles access was blocked
system.l25.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l25.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l25.fast_writes                              0                       # number of fast writes performed
system.l25.cache_copies                             0                       # number of cache copies performed
system.l25.writebacks::writebacks                3588                       # number of writebacks
system.l25.writebacks::total                     3588                       # number of writebacks
system.l25.ReadReq_mshr_misses::switch_cpus5.inst           37                       # number of ReadReq MSHR misses
system.l25.ReadReq_mshr_misses::switch_cpus5.data         6093                       # number of ReadReq MSHR misses
system.l25.ReadReq_mshr_misses::total            6130                       # number of ReadReq MSHR misses
system.l25.demand_mshr_misses::switch_cpus5.inst           37                       # number of demand (read+write) MSHR misses
system.l25.demand_mshr_misses::switch_cpus5.data         6093                       # number of demand (read+write) MSHR misses
system.l25.demand_mshr_misses::total             6130                       # number of demand (read+write) MSHR misses
system.l25.overall_mshr_misses::switch_cpus5.inst           37                       # number of overall MSHR misses
system.l25.overall_mshr_misses::switch_cpus5.data         6093                       # number of overall MSHR misses
system.l25.overall_mshr_misses::total            6130                       # number of overall MSHR misses
system.l25.ReadReq_mshr_miss_latency::switch_cpus5.inst     47860857                       # number of ReadReq MSHR miss cycles
system.l25.ReadReq_mshr_miss_latency::switch_cpus5.data   2285034452                       # number of ReadReq MSHR miss cycles
system.l25.ReadReq_mshr_miss_latency::total   2332895309                       # number of ReadReq MSHR miss cycles
system.l25.demand_mshr_miss_latency::switch_cpus5.inst     47860857                       # number of demand (read+write) MSHR miss cycles
system.l25.demand_mshr_miss_latency::switch_cpus5.data   2285034452                       # number of demand (read+write) MSHR miss cycles
system.l25.demand_mshr_miss_latency::total   2332895309                       # number of demand (read+write) MSHR miss cycles
system.l25.overall_mshr_miss_latency::switch_cpus5.inst     47860857                       # number of overall MSHR miss cycles
system.l25.overall_mshr_miss_latency::switch_cpus5.data   2285034452                       # number of overall MSHR miss cycles
system.l25.overall_mshr_miss_latency::total   2332895309                       # number of overall MSHR miss cycles
system.l25.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.948718                       # mshr miss rate for ReadReq accesses
system.l25.ReadReq_mshr_miss_rate::switch_cpus5.data     0.173195                       # mshr miss rate for ReadReq accesses
system.l25.ReadReq_mshr_miss_rate::total     0.174054                       # mshr miss rate for ReadReq accesses
system.l25.demand_mshr_miss_rate::switch_cpus5.inst     0.948718                       # mshr miss rate for demand accesses
system.l25.demand_mshr_miss_rate::switch_cpus5.data     0.172201                       # mshr miss rate for demand accesses
system.l25.demand_mshr_miss_rate::total      0.173056                       # mshr miss rate for demand accesses
system.l25.overall_mshr_miss_rate::switch_cpus5.inst     0.948718                       # mshr miss rate for overall accesses
system.l25.overall_mshr_miss_rate::switch_cpus5.data     0.172201                       # mshr miss rate for overall accesses
system.l25.overall_mshr_miss_rate::total     0.173056                       # mshr miss rate for overall accesses
system.l25.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 1293536.675676                       # average ReadReq mshr miss latency
system.l25.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 375026.169703                       # average ReadReq mshr miss latency
system.l25.ReadReq_avg_mshr_miss_latency::total 380570.197227                       # average ReadReq mshr miss latency
system.l25.demand_avg_mshr_miss_latency::switch_cpus5.inst 1293536.675676                       # average overall mshr miss latency
system.l25.demand_avg_mshr_miss_latency::switch_cpus5.data 375026.169703                       # average overall mshr miss latency
system.l25.demand_avg_mshr_miss_latency::total 380570.197227                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::switch_cpus5.inst 1293536.675676                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::switch_cpus5.data 375026.169703                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::total 380570.197227                       # average overall mshr miss latency
system.l25.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l26.replacements                         13104                       # number of replacements
system.l26.tagsinuse                      4095.483208                       # Cycle average of tags in use
system.l26.total_refs                          401127                       # Total number of references to valid blocks.
system.l26.sampled_refs                         17198                       # Sample count of references to valid blocks.
system.l26.avg_refs                         23.324049                       # Average number of references to valid blocks.
system.l26.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l26.occ_blocks::writebacks           84.865891                       # Average occupied blocks per requestor
system.l26.occ_blocks::switch_cpus6.inst     9.155757                       # Average occupied blocks per requestor
system.l26.occ_blocks::switch_cpus6.data  2736.499918                       # Average occupied blocks per requestor
system.l26.occ_blocks::cpu6.data          1264.961643                       # Average occupied blocks per requestor
system.l26.occ_percent::writebacks           0.020719                       # Average percentage of cache occupancy
system.l26.occ_percent::switch_cpus6.inst     0.002235                       # Average percentage of cache occupancy
system.l26.occ_percent::switch_cpus6.data     0.668091                       # Average percentage of cache occupancy
system.l26.occ_percent::cpu6.data            0.308829                       # Average percentage of cache occupancy
system.l26.occ_percent::total                0.999874                       # Average percentage of cache occupancy
system.l26.ReadReq_hits::switch_cpus6.inst            1                       # number of ReadReq hits
system.l26.ReadReq_hits::switch_cpus6.data        39174                       # number of ReadReq hits
system.l26.ReadReq_hits::total                  39175                       # number of ReadReq hits
system.l26.Writeback_hits::writebacks           22212                       # number of Writeback hits
system.l26.Writeback_hits::total                22212                       # number of Writeback hits
system.l26.ReadExReq_hits::switch_cpus6.data          147                       # number of ReadExReq hits
system.l26.ReadExReq_hits::total                  147                       # number of ReadExReq hits
system.l26.demand_hits::switch_cpus6.inst            1                       # number of demand (read+write) hits
system.l26.demand_hits::switch_cpus6.data        39321                       # number of demand (read+write) hits
system.l26.demand_hits::total                   39322                       # number of demand (read+write) hits
system.l26.overall_hits::switch_cpus6.inst            1                       # number of overall hits
system.l26.overall_hits::switch_cpus6.data        39321                       # number of overall hits
system.l26.overall_hits::total                  39322                       # number of overall hits
system.l26.ReadReq_misses::switch_cpus6.inst           39                       # number of ReadReq misses
system.l26.ReadReq_misses::switch_cpus6.data        13060                       # number of ReadReq misses
system.l26.ReadReq_misses::total                13099                       # number of ReadReq misses
system.l26.ReadExReq_misses::switch_cpus6.data            4                       # number of ReadExReq misses
system.l26.ReadExReq_misses::total                  4                       # number of ReadExReq misses
system.l26.demand_misses::switch_cpus6.inst           39                       # number of demand (read+write) misses
system.l26.demand_misses::switch_cpus6.data        13064                       # number of demand (read+write) misses
system.l26.demand_misses::total                 13103                       # number of demand (read+write) misses
system.l26.overall_misses::switch_cpus6.inst           39                       # number of overall misses
system.l26.overall_misses::switch_cpus6.data        13064                       # number of overall misses
system.l26.overall_misses::total                13103                       # number of overall misses
system.l26.ReadReq_miss_latency::switch_cpus6.inst     32522307                       # number of ReadReq miss cycles
system.l26.ReadReq_miss_latency::switch_cpus6.data   6618284820                       # number of ReadReq miss cycles
system.l26.ReadReq_miss_latency::total     6650807127                       # number of ReadReq miss cycles
system.l26.ReadExReq_miss_latency::switch_cpus6.data      2319178                       # number of ReadExReq miss cycles
system.l26.ReadExReq_miss_latency::total      2319178                       # number of ReadExReq miss cycles
system.l26.demand_miss_latency::switch_cpus6.inst     32522307                       # number of demand (read+write) miss cycles
system.l26.demand_miss_latency::switch_cpus6.data   6620603998                       # number of demand (read+write) miss cycles
system.l26.demand_miss_latency::total      6653126305                       # number of demand (read+write) miss cycles
system.l26.overall_miss_latency::switch_cpus6.inst     32522307                       # number of overall miss cycles
system.l26.overall_miss_latency::switch_cpus6.data   6620603998                       # number of overall miss cycles
system.l26.overall_miss_latency::total     6653126305                       # number of overall miss cycles
system.l26.ReadReq_accesses::switch_cpus6.inst           40                       # number of ReadReq accesses(hits+misses)
system.l26.ReadReq_accesses::switch_cpus6.data        52234                       # number of ReadReq accesses(hits+misses)
system.l26.ReadReq_accesses::total              52274                       # number of ReadReq accesses(hits+misses)
system.l26.Writeback_accesses::writebacks        22212                       # number of Writeback accesses(hits+misses)
system.l26.Writeback_accesses::total            22212                       # number of Writeback accesses(hits+misses)
system.l26.ReadExReq_accesses::switch_cpus6.data          151                       # number of ReadExReq accesses(hits+misses)
system.l26.ReadExReq_accesses::total              151                       # number of ReadExReq accesses(hits+misses)
system.l26.demand_accesses::switch_cpus6.inst           40                       # number of demand (read+write) accesses
system.l26.demand_accesses::switch_cpus6.data        52385                       # number of demand (read+write) accesses
system.l26.demand_accesses::total               52425                       # number of demand (read+write) accesses
system.l26.overall_accesses::switch_cpus6.inst           40                       # number of overall (read+write) accesses
system.l26.overall_accesses::switch_cpus6.data        52385                       # number of overall (read+write) accesses
system.l26.overall_accesses::total              52425                       # number of overall (read+write) accesses
system.l26.ReadReq_miss_rate::switch_cpus6.inst     0.975000                       # miss rate for ReadReq accesses
system.l26.ReadReq_miss_rate::switch_cpus6.data     0.250029                       # miss rate for ReadReq accesses
system.l26.ReadReq_miss_rate::total          0.250583                       # miss rate for ReadReq accesses
system.l26.ReadExReq_miss_rate::switch_cpus6.data     0.026490                       # miss rate for ReadExReq accesses
system.l26.ReadExReq_miss_rate::total        0.026490                       # miss rate for ReadExReq accesses
system.l26.demand_miss_rate::switch_cpus6.inst     0.975000                       # miss rate for demand accesses
system.l26.demand_miss_rate::switch_cpus6.data     0.249384                       # miss rate for demand accesses
system.l26.demand_miss_rate::total           0.249938                       # miss rate for demand accesses
system.l26.overall_miss_rate::switch_cpus6.inst     0.975000                       # miss rate for overall accesses
system.l26.overall_miss_rate::switch_cpus6.data     0.249384                       # miss rate for overall accesses
system.l26.overall_miss_rate::total          0.249938                       # miss rate for overall accesses
system.l26.ReadReq_avg_miss_latency::switch_cpus6.inst 833905.307692                       # average ReadReq miss latency
system.l26.ReadReq_avg_miss_latency::switch_cpus6.data 506759.940276                       # average ReadReq miss latency
system.l26.ReadReq_avg_miss_latency::total 507733.958852                       # average ReadReq miss latency
system.l26.ReadExReq_avg_miss_latency::switch_cpus6.data 579794.500000                       # average ReadExReq miss latency
system.l26.ReadExReq_avg_miss_latency::total 579794.500000                       # average ReadExReq miss latency
system.l26.demand_avg_miss_latency::switch_cpus6.inst 833905.307692                       # average overall miss latency
system.l26.demand_avg_miss_latency::switch_cpus6.data 506782.302358                       # average overall miss latency
system.l26.demand_avg_miss_latency::total 507755.957033                       # average overall miss latency
system.l26.overall_avg_miss_latency::switch_cpus6.inst 833905.307692                       # average overall miss latency
system.l26.overall_avg_miss_latency::switch_cpus6.data 506782.302358                       # average overall miss latency
system.l26.overall_avg_miss_latency::total 507755.957033                       # average overall miss latency
system.l26.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l26.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l26.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l26.blocked::no_targets                      0                       # number of cycles access was blocked
system.l26.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l26.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l26.fast_writes                              0                       # number of fast writes performed
system.l26.cache_copies                             0                       # number of cache copies performed
system.l26.writebacks::writebacks                7938                       # number of writebacks
system.l26.writebacks::total                     7938                       # number of writebacks
system.l26.ReadReq_mshr_misses::switch_cpus6.inst           39                       # number of ReadReq MSHR misses
system.l26.ReadReq_mshr_misses::switch_cpus6.data        13060                       # number of ReadReq MSHR misses
system.l26.ReadReq_mshr_misses::total           13099                       # number of ReadReq MSHR misses
system.l26.ReadExReq_mshr_misses::switch_cpus6.data            4                       # number of ReadExReq MSHR misses
system.l26.ReadExReq_mshr_misses::total             4                       # number of ReadExReq MSHR misses
system.l26.demand_mshr_misses::switch_cpus6.inst           39                       # number of demand (read+write) MSHR misses
system.l26.demand_mshr_misses::switch_cpus6.data        13064                       # number of demand (read+write) MSHR misses
system.l26.demand_mshr_misses::total            13103                       # number of demand (read+write) MSHR misses
system.l26.overall_mshr_misses::switch_cpus6.inst           39                       # number of overall MSHR misses
system.l26.overall_mshr_misses::switch_cpus6.data        13064                       # number of overall MSHR misses
system.l26.overall_mshr_misses::total           13103                       # number of overall MSHR misses
system.l26.ReadReq_mshr_miss_latency::switch_cpus6.inst     29720815                       # number of ReadReq MSHR miss cycles
system.l26.ReadReq_mshr_miss_latency::switch_cpus6.data   5679837011                       # number of ReadReq MSHR miss cycles
system.l26.ReadReq_mshr_miss_latency::total   5709557826                       # number of ReadReq MSHR miss cycles
system.l26.ReadExReq_mshr_miss_latency::switch_cpus6.data      2031978                       # number of ReadExReq MSHR miss cycles
system.l26.ReadExReq_mshr_miss_latency::total      2031978                       # number of ReadExReq MSHR miss cycles
system.l26.demand_mshr_miss_latency::switch_cpus6.inst     29720815                       # number of demand (read+write) MSHR miss cycles
system.l26.demand_mshr_miss_latency::switch_cpus6.data   5681868989                       # number of demand (read+write) MSHR miss cycles
system.l26.demand_mshr_miss_latency::total   5711589804                       # number of demand (read+write) MSHR miss cycles
system.l26.overall_mshr_miss_latency::switch_cpus6.inst     29720815                       # number of overall MSHR miss cycles
system.l26.overall_mshr_miss_latency::switch_cpus6.data   5681868989                       # number of overall MSHR miss cycles
system.l26.overall_mshr_miss_latency::total   5711589804                       # number of overall MSHR miss cycles
system.l26.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.975000                       # mshr miss rate for ReadReq accesses
system.l26.ReadReq_mshr_miss_rate::switch_cpus6.data     0.250029                       # mshr miss rate for ReadReq accesses
system.l26.ReadReq_mshr_miss_rate::total     0.250583                       # mshr miss rate for ReadReq accesses
system.l26.ReadExReq_mshr_miss_rate::switch_cpus6.data     0.026490                       # mshr miss rate for ReadExReq accesses
system.l26.ReadExReq_mshr_miss_rate::total     0.026490                       # mshr miss rate for ReadExReq accesses
system.l26.demand_mshr_miss_rate::switch_cpus6.inst     0.975000                       # mshr miss rate for demand accesses
system.l26.demand_mshr_miss_rate::switch_cpus6.data     0.249384                       # mshr miss rate for demand accesses
system.l26.demand_mshr_miss_rate::total      0.249938                       # mshr miss rate for demand accesses
system.l26.overall_mshr_miss_rate::switch_cpus6.inst     0.975000                       # mshr miss rate for overall accesses
system.l26.overall_mshr_miss_rate::switch_cpus6.data     0.249384                       # mshr miss rate for overall accesses
system.l26.overall_mshr_miss_rate::total     0.249938                       # mshr miss rate for overall accesses
system.l26.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 762072.179487                       # average ReadReq mshr miss latency
system.l26.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 434903.293338                       # average ReadReq mshr miss latency
system.l26.ReadReq_avg_mshr_miss_latency::total 435877.381938                       # average ReadReq mshr miss latency
system.l26.ReadExReq_avg_mshr_miss_latency::switch_cpus6.data 507994.500000                       # average ReadExReq mshr miss latency
system.l26.ReadExReq_avg_mshr_miss_latency::total 507994.500000                       # average ReadExReq mshr miss latency
system.l26.demand_avg_mshr_miss_latency::switch_cpus6.inst 762072.179487                       # average overall mshr miss latency
system.l26.demand_avg_mshr_miss_latency::switch_cpus6.data 434925.672765                       # average overall mshr miss latency
system.l26.demand_avg_mshr_miss_latency::total 435899.397390                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::switch_cpus6.inst 762072.179487                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::switch_cpus6.data 434925.672765                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::total 435899.397390                       # average overall mshr miss latency
system.l26.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l27.replacements                         26498                       # number of replacements
system.l27.tagsinuse                      4095.911429                       # Cycle average of tags in use
system.l27.total_refs                          386069                       # Total number of references to valid blocks.
system.l27.sampled_refs                         30594                       # Sample count of references to valid blocks.
system.l27.avg_refs                         12.619108                       # Average number of references to valid blocks.
system.l27.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l27.occ_blocks::writebacks           10.182049                       # Average occupied blocks per requestor
system.l27.occ_blocks::switch_cpus7.inst     4.761116                       # Average occupied blocks per requestor
system.l27.occ_blocks::switch_cpus7.data  3315.462638                       # Average occupied blocks per requestor
system.l27.occ_blocks::cpu7.data           765.505626                       # Average occupied blocks per requestor
system.l27.occ_percent::writebacks           0.002486                       # Average percentage of cache occupancy
system.l27.occ_percent::switch_cpus7.inst     0.001162                       # Average percentage of cache occupancy
system.l27.occ_percent::switch_cpus7.data     0.809439                       # Average percentage of cache occupancy
system.l27.occ_percent::cpu7.data            0.186891                       # Average percentage of cache occupancy
system.l27.occ_percent::total                0.999978                       # Average percentage of cache occupancy
system.l27.ReadReq_hits::switch_cpus7.inst            1                       # number of ReadReq hits
system.l27.ReadReq_hits::switch_cpus7.data        48779                       # number of ReadReq hits
system.l27.ReadReq_hits::total                  48780                       # number of ReadReq hits
system.l27.Writeback_hits::writebacks           19908                       # number of Writeback hits
system.l27.Writeback_hits::total                19908                       # number of Writeback hits
system.l27.ReadExReq_hits::switch_cpus7.data           73                       # number of ReadExReq hits
system.l27.ReadExReq_hits::total                   73                       # number of ReadExReq hits
system.l27.demand_hits::switch_cpus7.inst            1                       # number of demand (read+write) hits
system.l27.demand_hits::switch_cpus7.data        48852                       # number of demand (read+write) hits
system.l27.demand_hits::total                   48853                       # number of demand (read+write) hits
system.l27.overall_hits::switch_cpus7.inst            1                       # number of overall hits
system.l27.overall_hits::switch_cpus7.data        48852                       # number of overall hits
system.l27.overall_hits::total                  48853                       # number of overall hits
system.l27.ReadReq_misses::switch_cpus7.inst           39                       # number of ReadReq misses
system.l27.ReadReq_misses::switch_cpus7.data        26459                       # number of ReadReq misses
system.l27.ReadReq_misses::total                26498                       # number of ReadReq misses
system.l27.demand_misses::switch_cpus7.inst           39                       # number of demand (read+write) misses
system.l27.demand_misses::switch_cpus7.data        26459                       # number of demand (read+write) misses
system.l27.demand_misses::total                 26498                       # number of demand (read+write) misses
system.l27.overall_misses::switch_cpus7.inst           39                       # number of overall misses
system.l27.overall_misses::switch_cpus7.data        26459                       # number of overall misses
system.l27.overall_misses::total                26498                       # number of overall misses
system.l27.ReadReq_miss_latency::switch_cpus7.inst     35994483                       # number of ReadReq miss cycles
system.l27.ReadReq_miss_latency::switch_cpus7.data  13617232898                       # number of ReadReq miss cycles
system.l27.ReadReq_miss_latency::total    13653227381                       # number of ReadReq miss cycles
system.l27.demand_miss_latency::switch_cpus7.inst     35994483                       # number of demand (read+write) miss cycles
system.l27.demand_miss_latency::switch_cpus7.data  13617232898                       # number of demand (read+write) miss cycles
system.l27.demand_miss_latency::total     13653227381                       # number of demand (read+write) miss cycles
system.l27.overall_miss_latency::switch_cpus7.inst     35994483                       # number of overall miss cycles
system.l27.overall_miss_latency::switch_cpus7.data  13617232898                       # number of overall miss cycles
system.l27.overall_miss_latency::total    13653227381                       # number of overall miss cycles
system.l27.ReadReq_accesses::switch_cpus7.inst           40                       # number of ReadReq accesses(hits+misses)
system.l27.ReadReq_accesses::switch_cpus7.data        75238                       # number of ReadReq accesses(hits+misses)
system.l27.ReadReq_accesses::total              75278                       # number of ReadReq accesses(hits+misses)
system.l27.Writeback_accesses::writebacks        19908                       # number of Writeback accesses(hits+misses)
system.l27.Writeback_accesses::total            19908                       # number of Writeback accesses(hits+misses)
system.l27.ReadExReq_accesses::switch_cpus7.data           73                       # number of ReadExReq accesses(hits+misses)
system.l27.ReadExReq_accesses::total               73                       # number of ReadExReq accesses(hits+misses)
system.l27.demand_accesses::switch_cpus7.inst           40                       # number of demand (read+write) accesses
system.l27.demand_accesses::switch_cpus7.data        75311                       # number of demand (read+write) accesses
system.l27.demand_accesses::total               75351                       # number of demand (read+write) accesses
system.l27.overall_accesses::switch_cpus7.inst           40                       # number of overall (read+write) accesses
system.l27.overall_accesses::switch_cpus7.data        75311                       # number of overall (read+write) accesses
system.l27.overall_accesses::total              75351                       # number of overall (read+write) accesses
system.l27.ReadReq_miss_rate::switch_cpus7.inst     0.975000                       # miss rate for ReadReq accesses
system.l27.ReadReq_miss_rate::switch_cpus7.data     0.351671                       # miss rate for ReadReq accesses
system.l27.ReadReq_miss_rate::total          0.352002                       # miss rate for ReadReq accesses
system.l27.demand_miss_rate::switch_cpus7.inst     0.975000                       # miss rate for demand accesses
system.l27.demand_miss_rate::switch_cpus7.data     0.351330                       # miss rate for demand accesses
system.l27.demand_miss_rate::total           0.351661                       # miss rate for demand accesses
system.l27.overall_miss_rate::switch_cpus7.inst     0.975000                       # miss rate for overall accesses
system.l27.overall_miss_rate::switch_cpus7.data     0.351330                       # miss rate for overall accesses
system.l27.overall_miss_rate::total          0.351661                       # miss rate for overall accesses
system.l27.ReadReq_avg_miss_latency::switch_cpus7.inst 922935.461538                       # average ReadReq miss latency
system.l27.ReadReq_avg_miss_latency::switch_cpus7.data 514654.102498                       # average ReadReq miss latency
system.l27.ReadReq_avg_miss_latency::total 515255.014756                       # average ReadReq miss latency
system.l27.demand_avg_miss_latency::switch_cpus7.inst 922935.461538                       # average overall miss latency
system.l27.demand_avg_miss_latency::switch_cpus7.data 514654.102498                       # average overall miss latency
system.l27.demand_avg_miss_latency::total 515255.014756                       # average overall miss latency
system.l27.overall_avg_miss_latency::switch_cpus7.inst 922935.461538                       # average overall miss latency
system.l27.overall_avg_miss_latency::switch_cpus7.data 514654.102498                       # average overall miss latency
system.l27.overall_avg_miss_latency::total 515255.014756                       # average overall miss latency
system.l27.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l27.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l27.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l27.blocked::no_targets                      0                       # number of cycles access was blocked
system.l27.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l27.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l27.fast_writes                              0                       # number of fast writes performed
system.l27.cache_copies                             0                       # number of cache copies performed
system.l27.writebacks::writebacks                4880                       # number of writebacks
system.l27.writebacks::total                     4880                       # number of writebacks
system.l27.ReadReq_mshr_misses::switch_cpus7.inst           39                       # number of ReadReq MSHR misses
system.l27.ReadReq_mshr_misses::switch_cpus7.data        26459                       # number of ReadReq MSHR misses
system.l27.ReadReq_mshr_misses::total           26498                       # number of ReadReq MSHR misses
system.l27.demand_mshr_misses::switch_cpus7.inst           39                       # number of demand (read+write) MSHR misses
system.l27.demand_mshr_misses::switch_cpus7.data        26459                       # number of demand (read+write) MSHR misses
system.l27.demand_mshr_misses::total            26498                       # number of demand (read+write) MSHR misses
system.l27.overall_mshr_misses::switch_cpus7.inst           39                       # number of overall MSHR misses
system.l27.overall_mshr_misses::switch_cpus7.data        26459                       # number of overall MSHR misses
system.l27.overall_mshr_misses::total           26498                       # number of overall MSHR misses
system.l27.ReadReq_mshr_miss_latency::switch_cpus7.inst     33194234                       # number of ReadReq MSHR miss cycles
system.l27.ReadReq_mshr_miss_latency::switch_cpus7.data  11717059750                       # number of ReadReq MSHR miss cycles
system.l27.ReadReq_mshr_miss_latency::total  11750253984                       # number of ReadReq MSHR miss cycles
system.l27.demand_mshr_miss_latency::switch_cpus7.inst     33194234                       # number of demand (read+write) MSHR miss cycles
system.l27.demand_mshr_miss_latency::switch_cpus7.data  11717059750                       # number of demand (read+write) MSHR miss cycles
system.l27.demand_mshr_miss_latency::total  11750253984                       # number of demand (read+write) MSHR miss cycles
system.l27.overall_mshr_miss_latency::switch_cpus7.inst     33194234                       # number of overall MSHR miss cycles
system.l27.overall_mshr_miss_latency::switch_cpus7.data  11717059750                       # number of overall MSHR miss cycles
system.l27.overall_mshr_miss_latency::total  11750253984                       # number of overall MSHR miss cycles
system.l27.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.975000                       # mshr miss rate for ReadReq accesses
system.l27.ReadReq_mshr_miss_rate::switch_cpus7.data     0.351671                       # mshr miss rate for ReadReq accesses
system.l27.ReadReq_mshr_miss_rate::total     0.352002                       # mshr miss rate for ReadReq accesses
system.l27.demand_mshr_miss_rate::switch_cpus7.inst     0.975000                       # mshr miss rate for demand accesses
system.l27.demand_mshr_miss_rate::switch_cpus7.data     0.351330                       # mshr miss rate for demand accesses
system.l27.demand_mshr_miss_rate::total      0.351661                       # mshr miss rate for demand accesses
system.l27.overall_mshr_miss_rate::switch_cpus7.inst     0.975000                       # mshr miss rate for overall accesses
system.l27.overall_mshr_miss_rate::switch_cpus7.data     0.351330                       # mshr miss rate for overall accesses
system.l27.overall_mshr_miss_rate::total     0.351661                       # mshr miss rate for overall accesses
system.l27.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 851134.205128                       # average ReadReq mshr miss latency
system.l27.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 442838.344231                       # average ReadReq mshr miss latency
system.l27.ReadReq_avg_mshr_miss_latency::total 443439.277832                       # average ReadReq mshr miss latency
system.l27.demand_avg_mshr_miss_latency::switch_cpus7.inst 851134.205128                       # average overall mshr miss latency
system.l27.demand_avg_mshr_miss_latency::switch_cpus7.data 442838.344231                       # average overall mshr miss latency
system.l27.demand_avg_mshr_miss_latency::total 443439.277832                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::switch_cpus7.inst 851134.205128                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::switch_cpus7.data 442838.344231                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::total 443439.277832                       # average overall mshr miss latency
system.l27.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               493.581988                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1011919114                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   494                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2048419.259109                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    38.581988                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          455                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.061830                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.729167                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.790997                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     11911014                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       11911014                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     11911014                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        11911014                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     11911014                       # number of overall hits
system.cpu0.icache.overall_hits::total       11911014                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           59                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           59                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           59                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            59                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           59                       # number of overall misses
system.cpu0.icache.overall_misses::total           59                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst     80166869                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     80166869                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst     80166869                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     80166869                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst     80166869                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     80166869                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     11911073                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     11911073                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     11911073                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     11911073                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     11911073                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     11911073                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000005                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000005                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000005                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 1358760.491525                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 1358760.491525                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 1358760.491525                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 1358760.491525                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 1358760.491525                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 1358760.491525                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs       211139                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs       211139                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           20                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           20                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           20                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           20                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           20                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           20                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           39                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           39                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           39                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           39                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           39                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           39                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst     51125820                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     51125820                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst     51125820                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     51125820                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst     51125820                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     51125820                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 1310918.461538                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 1310918.461538                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 1310918.461538                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 1310918.461538                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 1310918.461538                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 1310918.461538                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 35330                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               163369799                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 35586                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4590.844686                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   233.474795                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    22.525205                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.912011                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.087989                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      9505245                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        9505245                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7062516                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7062516                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        18462                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        18462                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        17181                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        17181                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     16567761                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        16567761                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     16567761                       # number of overall hits
system.cpu0.dcache.overall_hits::total       16567761                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        90852                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        90852                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data         2103                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         2103                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        92955                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         92955                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        92955                       # number of overall misses
system.cpu0.dcache.overall_misses::total        92955                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  12407832659                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  12407832659                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data    135070937                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    135070937                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  12542903596                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  12542903596                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  12542903596                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  12542903596                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      9596097                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      9596097                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7064619                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7064619                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        18462                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        18462                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        17181                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        17181                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     16660716                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     16660716                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     16660716                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     16660716                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.009468                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.009468                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000298                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000298                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.005579                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.005579                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.005579                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.005579                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 136571.926419                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 136571.926419                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 64227.739895                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 64227.739895                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 134935.222376                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 134935.222376                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 134935.222376                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 134935.222376                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets         8589                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              3                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets         2863                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         9223                       # number of writebacks
system.cpu0.dcache.writebacks::total             9223                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        55728                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        55728                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data         1897                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         1897                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        57625                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        57625                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        57625                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        57625                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        35124                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        35124                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data          206                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total          206                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        35330                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        35330                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        35330                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        35330                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   4726261480                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   4726261480                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data     15060647                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total     15060647                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   4741322127                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   4741322127                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   4741322127                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   4741322127                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.003660                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.003660                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000029                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000029                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002121                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002121                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002121                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002121                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 134559.317845                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 134559.317845                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 73109.936893                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 73109.936893                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 134201.022559                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 134201.022559                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 134201.022559                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 134201.022559                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               517.959354                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1008660766                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   519                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1943469.684008                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    42.959354                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          475                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.068845                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.761218                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.830063                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     11748295                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       11748295                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     11748295                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        11748295                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     11748295                       # number of overall hits
system.cpu1.icache.overall_hits::total       11748295                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           60                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           60                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           60                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            60                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           60                       # number of overall misses
system.cpu1.icache.overall_misses::total           60                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst     49446995                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     49446995                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst     49446995                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     49446995                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst     49446995                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     49446995                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     11748355                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     11748355                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     11748355                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     11748355                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     11748355                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     11748355                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000005                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000005                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000005                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 824116.583333                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 824116.583333                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 824116.583333                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 824116.583333                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 824116.583333                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 824116.583333                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           16                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           16                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           16                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           16                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           16                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           16                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           44                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           44                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           44                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           44                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           44                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           44                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst     40946691                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     40946691                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst     40946691                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     40946691                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst     40946691                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     40946691                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000004                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000004                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 930606.613636                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 930606.613636                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 930606.613636                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 930606.613636                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 930606.613636                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 930606.613636                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 39498                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               165557811                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 39754                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4164.557302                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   233.537428                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    22.462572                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.912256                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.087744                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      8088877                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        8088877                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      6809312                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       6809312                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17630                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17630                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        16394                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        16394                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     14898189                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        14898189                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     14898189                       # number of overall hits
system.cpu1.dcache.overall_hits::total       14898189                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       126552                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       126552                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          890                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          890                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       127442                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        127442                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       127442                       # number of overall misses
system.cpu1.dcache.overall_misses::total       127442                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  24065729910                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  24065729910                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data     74947891                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     74947891                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  24140677801                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  24140677801                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  24140677801                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  24140677801                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      8215429                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      8215429                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      6810202                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      6810202                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17630                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17630                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        16394                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        16394                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     15025631                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     15025631                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     15025631                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     15025631                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.015404                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.015404                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000131                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000131                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008482                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008482                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008482                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008482                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 190164.753698                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 190164.753698                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 84211.113483                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 84211.113483                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 189424.819141                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 189424.819141                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 189424.819141                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 189424.819141                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         9676                       # number of writebacks
system.cpu1.dcache.writebacks::total             9676                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        87204                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        87204                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          740                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          740                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        87944                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        87944                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        87944                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        87944                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        39348                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        39348                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data          150                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total          150                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        39498                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        39498                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        39498                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        39498                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   5994837653                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   5994837653                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      9665539                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      9665539                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   6004503192                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   6004503192                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   6004503192                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   6004503192                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.004790                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.004790                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002629                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002629                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002629                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002629                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 152354.316687                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 152354.316687                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 64436.926667                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 64436.926667                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 152020.436275                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 152020.436275                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 152020.436275                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 152020.436275                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               518.958337                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1008683923                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   520                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1939776.775000                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    43.958337                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          475                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.070446                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.761218                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.831664                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     11771452                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       11771452                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     11771452                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        11771452                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     11771452                       # number of overall hits
system.cpu2.icache.overall_hits::total       11771452                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           62                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           62                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           62                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            62                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           62                       # number of overall misses
system.cpu2.icache.overall_misses::total           62                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst     45578946                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     45578946                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst     45578946                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     45578946                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst     45578946                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     45578946                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     11771514                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     11771514                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     11771514                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     11771514                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     11771514                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     11771514                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000005                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000005                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000005                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 735144.290323                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 735144.290323                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 735144.290323                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 735144.290323                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 735144.290323                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 735144.290323                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs       119102                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs       119102                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst           17                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           17                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst           17                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           17                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst           17                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           17                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           45                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           45                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           45                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           45                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           45                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           45                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst     38168302                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     38168302                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst     38168302                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     38168302                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst     38168302                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     38168302                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000004                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000004                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 848184.488889                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 848184.488889                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 848184.488889                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 848184.488889                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 848184.488889                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 848184.488889                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 39581                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               165586984                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 39837                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4156.612797                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   233.540275                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    22.459725                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.912267                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.087733                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      8104350                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        8104350                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      6823079                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       6823079                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        17529                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        17529                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        16428                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        16428                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     14927429                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        14927429                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     14927429                       # number of overall hits
system.cpu2.dcache.overall_hits::total       14927429                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       126884                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       126884                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data          882                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          882                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       127766                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        127766                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       127766                       # number of overall misses
system.cpu2.dcache.overall_misses::total       127766                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  23452162801                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  23452162801                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data     74278942                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total     74278942                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  23526441743                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  23526441743                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  23526441743                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  23526441743                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      8231234                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      8231234                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      6823961                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      6823961                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        17529                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        17529                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        16428                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        16428                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     15055195                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     15055195                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     15055195                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     15055195                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.015415                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.015415                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000129                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000129                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.008487                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.008487                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.008487                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.008487                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 184831.521713                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 184831.521713                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 84216.487528                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 84216.487528                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 184136.951482                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 184136.951482                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 184136.951482                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 184136.951482                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         9698                       # number of writebacks
system.cpu2.dcache.writebacks::total             9698                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        87452                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        87452                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data          733                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          733                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        88185                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        88185                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        88185                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        88185                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        39432                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        39432                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data          149                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total          149                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        39581                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        39581                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        39581                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        39581                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   5782497459                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   5782497459                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data      9603541                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total      9603541                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   5792101000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   5792101000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   5792101000                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   5792101000                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.004791                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.004791                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002629                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002629                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002629                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002629                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 146644.792529                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 146644.792529                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 64453.295302                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 64453.295302                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 146335.388191                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 146335.388191                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 146335.388191                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 146335.388191                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               518.957669                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1008678019                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   520                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1939765.421154                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    43.957669                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          475                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.070445                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.761218                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.831663                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     11765548                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       11765548                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     11765548                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        11765548                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     11765548                       # number of overall hits
system.cpu3.icache.overall_hits::total       11765548                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           60                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           60                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           60                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            60                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           60                       # number of overall misses
system.cpu3.icache.overall_misses::total           60                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst     47658556                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     47658556                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst     47658556                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     47658556                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst     47658556                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     47658556                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     11765608                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     11765608                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     11765608                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     11765608                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     11765608                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     11765608                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000005                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000005                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000005                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 794309.266667                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 794309.266667                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 794309.266667                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 794309.266667                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 794309.266667                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 794309.266667                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs       119200                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs       119200                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst           15                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           15                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst           15                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           15                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst           15                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           15                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           45                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           45                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           45                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           45                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           45                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           45                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst     41872335                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     41872335                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst     41872335                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     41872335                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst     41872335                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     41872335                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000004                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000004                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 930496.333333                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 930496.333333                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 930496.333333                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 930496.333333                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 930496.333333                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 930496.333333                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 39561                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               165579380                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 39817                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               4158.509682                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   233.537503                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    22.462497                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.912256                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.087744                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      8100465                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        8100465                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      6819365                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       6819365                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        17534                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        17534                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        16418                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        16418                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     14919830                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        14919830                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     14919830                       # number of overall hits
system.cpu3.dcache.overall_hits::total       14919830                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data       126842                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       126842                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          890                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          890                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data       127732                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        127732                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data       127732                       # number of overall misses
system.cpu3.dcache.overall_misses::total       127732                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data  23580790496                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  23580790496                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data     74900265                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     74900265                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data  23655690761                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  23655690761                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data  23655690761                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  23655690761                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      8227307                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      8227307                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      6820255                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      6820255                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        17534                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        17534                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        16418                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        16418                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     15047562                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     15047562                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     15047562                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     15047562                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.015417                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.015417                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000130                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000130                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.008489                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.008489                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.008489                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.008489                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 185906.801343                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 185906.801343                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 84157.601124                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 84157.601124                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 185197.842052                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 185197.842052                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 185197.842052                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 185197.842052                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         9690                       # number of writebacks
system.cpu3.dcache.writebacks::total             9690                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        87431                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        87431                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data          740                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          740                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        88171                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        88171                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        88171                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        88171                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        39411                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        39411                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data          150                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total          150                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        39561                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        39561                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        39561                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        39561                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data   5831777865                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   5831777865                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data      9668046                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total      9668046                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   5841445911                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   5841445911                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   5841445911                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   5841445911                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.004790                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.004790                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002629                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002629                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002629                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002629                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 147973.354267                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 147973.354267                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 64453.640000                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 64453.640000                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 147656.679836                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 147656.679836                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 147656.679836                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 147656.679836                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     0                       # number of replacements
system.cpu4.icache.tagsinuse               493.319357                       # Cycle average of tags in use
system.cpu4.icache.total_refs              1011918317                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   494                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              2048417.645749                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    38.319357                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst          455                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.061409                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.729167                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.790576                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst     11910217                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total       11910217                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst     11910217                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total        11910217                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst     11910217                       # number of overall hits
system.cpu4.icache.overall_hits::total       11910217                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           58                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           58                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           58                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            58                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           58                       # number of overall misses
system.cpu4.icache.overall_misses::total           58                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst     78757920                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total     78757920                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst     78757920                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total     78757920                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst     78757920                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total     78757920                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst     11910275                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total     11910275                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst     11910275                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total     11910275                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst     11910275                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total     11910275                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000005                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000005                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000005                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 1357895.172414                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 1357895.172414                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 1357895.172414                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 1357895.172414                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 1357895.172414                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 1357895.172414                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs       201191                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs       201191                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst           19                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total           19                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst           19                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total           19                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst           19                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total           19                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           39                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           39                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           39                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           39                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           39                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           39                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst     51695216                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total     51695216                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst     51695216                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total     51695216                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst     51695216                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total     51695216                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 1325518.358974                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 1325518.358974                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 1325518.358974                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 1325518.358974                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 1325518.358974                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 1325518.358974                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                 35371                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               163366935                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                 35627                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs               4585.481096                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   233.476601                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data    22.523399                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.912018                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.087982                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data      9503597                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total        9503597                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data      7061470                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total       7061470                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data        18296                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total        18296                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data        17177                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total        17177                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data     16565067                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total        16565067                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data     16565067                       # number of overall hits
system.cpu4.dcache.overall_hits::total       16565067                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data        90869                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total        90869                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data         2062                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total         2062                       # number of WriteReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data        92931                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total         92931                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data        92931                       # number of overall misses
system.cpu4.dcache.overall_misses::total        92931                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data  12438782685                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total  12438782685                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus4.data    132628345                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total    132628345                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data  12571411030                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total  12571411030                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data  12571411030                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total  12571411030                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data      9594466                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total      9594466                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data      7063532                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total      7063532                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data        18296                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total        18296                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data        17177                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total        17177                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data     16657998                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total     16657998                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data     16657998                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total     16657998                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.009471                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.009471                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.000292                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.000292                       # miss rate for WriteReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.005579                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.005579                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.005579                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.005579                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 136886.976692                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 136886.976692                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus4.data 64320.244908                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 64320.244908                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 135276.829368                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 135276.829368                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 135276.829368                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 135276.829368                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            2                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets            2                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks         9238                       # number of writebacks
system.cpu4.dcache.writebacks::total             9238                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data        55701                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total        55701                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::switch_cpus4.data         1859                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total         1859                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data        57560                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total        57560                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data        57560                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total        57560                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data        35168                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total        35168                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::switch_cpus4.data          203                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total          203                       # number of WriteReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data        35371                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total        35371                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data        35371                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total        35371                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data   4725918933                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total   4725918933                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::switch_cpus4.data     14777546                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total     14777546                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data   4740696479                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total   4740696479                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data   4740696479                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total   4740696479                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.003665                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.003665                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::switch_cpus4.data     0.000029                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.000029                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.002123                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.002123                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.002123                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.002123                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 134381.225347                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 134381.225347                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus4.data 72795.793103                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 72795.793103                       # average WriteReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 134027.776399                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 134027.776399                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 134027.776399                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 134027.776399                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     0                       # number of replacements
system.cpu5.icache.tagsinuse               493.319484                       # Cycle average of tags in use
system.cpu5.icache.total_refs              1011925340                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   494                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              2048431.862348                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    38.319484                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst          455                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.061409                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.729167                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.790576                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst     11917240                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total       11917240                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst     11917240                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total        11917240                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst     11917240                       # number of overall hits
system.cpu5.icache.overall_hits::total       11917240                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           58                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           58                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           58                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            58                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           58                       # number of overall misses
system.cpu5.icache.overall_misses::total           58                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst     79214730                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total     79214730                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst     79214730                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total     79214730                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst     79214730                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total     79214730                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst     11917298                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total     11917298                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst     11917298                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total     11917298                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst     11917298                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total     11917298                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000005                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000005                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000005                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 1365771.206897                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 1365771.206897                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 1365771.206897                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 1365771.206897                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 1365771.206897                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 1365771.206897                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs       203154                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs       203154                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst           19                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total           19                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst           19                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total           19                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst           19                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total           19                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           39                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           39                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           39                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           39                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           39                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           39                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst     50962338                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total     50962338                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst     50962338                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total     50962338                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst     50962338                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total     50962338                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 1306726.615385                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 1306726.615385                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 1306726.615385                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 1306726.615385                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 1306726.615385                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 1306726.615385                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                 35383                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               163375667                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                 35639                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs               4584.182132                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   233.476340                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data    22.523660                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.912017                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.087983                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data      9507985                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total        9507985                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data      7065787                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total       7065787                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data        18311                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total        18311                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data        17189                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total        17189                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data     16573772                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total        16573772                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data     16573772                       # number of overall hits
system.cpu5.dcache.overall_hits::total       16573772                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data        90876                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total        90876                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data         2062                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total         2062                       # number of WriteReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data        92938                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total         92938                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data        92938                       # number of overall misses
system.cpu5.dcache.overall_misses::total        92938                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data  12281469823                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total  12281469823                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::switch_cpus5.data    132579364                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total    132579364                       # number of WriteReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data  12414049187                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total  12414049187                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data  12414049187                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total  12414049187                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data      9598861                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total      9598861                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data      7067849                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total      7067849                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data        18311                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total        18311                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data        17189                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total        17189                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data     16666710                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total     16666710                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data     16666710                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total     16666710                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.009467                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.009467                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.000292                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.000292                       # miss rate for WriteReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.005576                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.005576                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.005576                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.005576                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 135145.360964                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 135145.360964                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::switch_cpus5.data 64296.490786                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 64296.490786                       # average WriteReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 133573.448826                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 133573.448826                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 133573.448826                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 133573.448826                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets           16                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              2                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets            8                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks         9238                       # number of writebacks
system.cpu5.dcache.writebacks::total             9238                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data        55696                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total        55696                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::switch_cpus5.data         1859                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total         1859                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data        57555                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total        57555                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data        57555                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total        57555                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data        35180                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total        35180                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::switch_cpus5.data          203                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total          203                       # number of WriteReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data        35383                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total        35383                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data        35383                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total        35383                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data   4666191560                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total   4666191560                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::switch_cpus5.data     14769033                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total     14769033                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data   4680960593                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total   4680960593                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data   4680960593                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total   4680960593                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.003665                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.003665                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::switch_cpus5.data     0.000029                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.000029                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.002123                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.002123                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.002123                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.002123                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 132637.622513                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 132637.622513                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus5.data 72753.857143                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 72753.857143                       # average WriteReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 132294.056270                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 132294.056270                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 132294.056270                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 132294.056270                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     1                       # number of replacements
system.cpu6.icache.tagsinuse               519.365979                       # Cycle average of tags in use
system.cpu6.icache.total_refs              1009604644                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   522                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              1934108.513410                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    38.296046                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst   481.069933                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.061372                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.770945                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.832317                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst     11384899                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total       11384899                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst     11384899                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total        11384899                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst     11384899                       # number of overall hits
system.cpu6.icache.overall_hits::total       11384899                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           56                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           56                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           56                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            56                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           56                       # number of overall misses
system.cpu6.icache.overall_misses::total           56                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst     40146105                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total     40146105                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst     40146105                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total     40146105                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst     40146105                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total     40146105                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst     11384955                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total     11384955                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst     11384955                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total     11384955                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst     11384955                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total     11384955                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000005                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000005                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000005                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 716894.732143                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 716894.732143                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 716894.732143                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 716894.732143                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 716894.732143                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 716894.732143                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst           16                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total           16                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst           16                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total           16                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst           16                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total           16                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           40                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           40                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           40                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           40                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           40                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           40                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst     32938165                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total     32938165                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst     32938165                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total     32938165                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst     32938165                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total     32938165                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000004                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000004                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 823454.125000                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 823454.125000                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 823454.125000                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 823454.125000                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 823454.125000                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 823454.125000                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                 52385                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               171364946                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                 52641                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs               3255.351266                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   233.581245                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data    22.418755                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.912427                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.087573                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data      8033318                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total        8033318                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data      6792617                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total       6792617                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data        16996                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total        16996                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data        15637                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total        15637                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data     14825935                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total        14825935                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data     14825935                       # number of overall hits
system.cpu6.dcache.overall_hits::total       14825935                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data       179411                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total       179411                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data         5241                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total         5241                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data       184652                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total        184652                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data       184652                       # number of overall misses
system.cpu6.dcache.overall_misses::total       184652                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data  42351923522                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total  42351923522                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus6.data   2024661788                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total   2024661788                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data  44376585310                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total  44376585310                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data  44376585310                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total  44376585310                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data      8212729                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total      8212729                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data      6797858                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total      6797858                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data        16996                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total        16996                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data        15637                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total        15637                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data     15010587                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total     15010587                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data     15010587                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total     15010587                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.021845                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.021845                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.000771                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.000771                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.012301                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.012301                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.012301                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.012301                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 236060.907759                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 236060.907759                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus6.data 386312.113719                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 386312.113719                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 240325.505871                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 240325.505871                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 240325.505871                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 240325.505871                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets     13842934                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets             80                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets 173036.675000                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks        22212                       # number of writebacks
system.cpu6.dcache.writebacks::total            22212                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data       127177                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total       127177                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus6.data         5090                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total         5090                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data       132267                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total       132267                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data       132267                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total       132267                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data        52234                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total        52234                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::switch_cpus6.data          151                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total          151                       # number of WriteReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data        52385                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total        52385                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data        52385                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total        52385                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data   9298690979                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total   9298690979                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::switch_cpus6.data     11880592                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total     11880592                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data   9310571571                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total   9310571571                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data   9310571571                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total   9310571571                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.006360                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.006360                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::switch_cpus6.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.003490                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.003490                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.003490                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.003490                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 178019.890857                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 178019.890857                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus6.data 78679.417219                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 78679.417219                       # average WriteReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 177733.541491                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 177733.541491                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 177733.541491                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 177733.541491                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     2                       # number of replacements
system.cpu7.icache.tagsinuse               578.693655                       # Cycle average of tags in use
system.cpu7.icache.total_refs              1038846726                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   583                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              1781898.329331                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    37.288443                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst   541.405212                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.059757                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.867637                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.927394                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst     11131405                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total       11131405                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst     11131405                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total        11131405                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst     11131405                       # number of overall hits
system.cpu7.icache.overall_hits::total       11131405                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           55                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           55                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           55                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            55                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           55                       # number of overall misses
system.cpu7.icache.overall_misses::total           55                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst     51278969                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total     51278969                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst     51278969                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total     51278969                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst     51278969                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total     51278969                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst     11131460                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total     11131460                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst     11131460                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total     11131460                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst     11131460                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total     11131460                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000005                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000005                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000005                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 932344.890909                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 932344.890909                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 932344.890909                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 932344.890909                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 932344.890909                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 932344.890909                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst           15                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total           15                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst           15                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total           15                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst           15                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total           15                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           40                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           40                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           40                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           40                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           40                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           40                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst     36442869                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total     36442869                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst     36442869                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total     36442869                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst     36442869                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total     36442869                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000004                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000004                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 911071.725000                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 911071.725000                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst 911071.725000                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 911071.725000                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst 911071.725000                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 911071.725000                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                 75311                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               445923350                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                 75567                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs               5901.032858                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   111.904153                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data   144.095847                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.437126                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.562874                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data     29187612                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total       29187612                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data     15984934                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total      15984934                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data         7816                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total         7816                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data         7798                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total         7798                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data     45172546                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total        45172546                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data     45172546                       # number of overall hits
system.cpu7.dcache.overall_hits::total       45172546                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data       271291                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total       271291                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data          252                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total          252                       # number of WriteReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data       271543                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total        271543                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data       271543                       # number of overall misses
system.cpu7.dcache.overall_misses::total       271543                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data  66955122247                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total  66955122247                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus7.data     23004232                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total     23004232                       # number of WriteReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data  66978126479                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total  66978126479                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data  66978126479                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total  66978126479                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data     29458903                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total     29458903                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data     15985186                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total     15985186                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data         7816                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total         7816                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data         7798                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total         7798                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data     45444089                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total     45444089                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data     45444089                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total     45444089                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.009209                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.009209                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.000016                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.000016                       # miss rate for WriteReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.005975                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.005975                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.005975                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.005975                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 246801.855745                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 246801.855745                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus7.data 91286.634921                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 91286.634921                       # average WriteReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 246657.532984                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 246657.532984                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 246657.532984                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 246657.532984                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks        19908                       # number of writebacks
system.cpu7.dcache.writebacks::total            19908                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data       196053                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total       196053                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::switch_cpus7.data          179                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total          179                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data       196232                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total       196232                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data       196232                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total       196232                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data        75238                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total        75238                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::switch_cpus7.data           73                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total           73                       # number of WriteReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data        75311                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total        75311                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data        75311                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total        75311                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data  17176841384                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total  17176841384                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::switch_cpus7.data      5016400                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total      5016400                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data  17181857784                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total  17181857784                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data  17181857784                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total  17181857784                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.002554                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.002554                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::switch_cpus7.data     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.001657                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.001657                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.001657                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.001657                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 228300.079534                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 228300.079534                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus7.data 68717.808219                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 68717.808219                       # average WriteReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 228145.394219                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 228145.394219                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 228145.394219                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 228145.394219                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
