// Seed: 2887311953
module module_0 (
    input wire id_0,
    input wire id_1
);
  wire id_3;
endmodule
module module_1 (
    output logic id_0,
    input wire id_1,
    input wor id_2,
    output wor id_3,
    input wire id_4,
    input tri id_5,
    output tri id_6,
    output wand id_7,
    input wand id_8,
    output supply0 id_9,
    output tri0 id_10,
    input wire id_11,
    input tri1 id_12,
    input uwire id_13,
    output wire id_14,
    output wor id_15,
    input tri id_16,
    input uwire id_17,
    input tri0 id_18,
    input tri id_19,
    input tri1 id_20,
    output supply1 id_21,
    output tri id_22,
    input supply1 id_23,
    output uwire id_24,
    input tri1 id_25,
    output logic id_26,
    output wor id_27,
    output uwire id_28,
    input tri id_29,
    input uwire id_30
);
  supply0 id_32 = 1;
  module_0(
      id_4, id_23
  );
  tri id_33;
  always @(posedge id_30, posedge id_20) begin
    id_26 <= 1;
    id_27 = id_33;
    id_0 <= 1;
  end
  wire id_34;
endmodule
