<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › w1 › masters › omap_hdq.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>omap_hdq.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * drivers/w1/masters/omap_hdq.c</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 2007 Texas Instruments, Inc.</span>
<span class="cm"> *</span>
<span class="cm"> * This file is licensed under the terms of the GNU General Public License</span>
<span class="cm"> * version 2. This program is licensed &quot;as is&quot; without any warranty of any</span>
<span class="cm"> * kind, whether express or implied.</span>
<span class="cm"> *</span>
<span class="cm"> */</span>
<span class="cp">#include &lt;linux/kernel.h&gt;</span>
<span class="cp">#include &lt;linux/module.h&gt;</span>
<span class="cp">#include &lt;linux/platform_device.h&gt;</span>
<span class="cp">#include &lt;linux/interrupt.h&gt;</span>
<span class="cp">#include &lt;linux/slab.h&gt;</span>
<span class="cp">#include &lt;linux/err.h&gt;</span>
<span class="cp">#include &lt;linux/clk.h&gt;</span>
<span class="cp">#include &lt;linux/io.h&gt;</span>
<span class="cp">#include &lt;linux/sched.h&gt;</span>

<span class="cp">#include &lt;asm/irq.h&gt;</span>
<span class="cp">#include &lt;mach/hardware.h&gt;</span>

<span class="cp">#include &quot;../w1.h&quot;</span>
<span class="cp">#include &quot;../w1_int.h&quot;</span>

<span class="cp">#define	MOD_NAME	&quot;OMAP_HDQ:&quot;</span>

<span class="cp">#define OMAP_HDQ_REVISION			0x00</span>
<span class="cp">#define OMAP_HDQ_TX_DATA			0x04</span>
<span class="cp">#define OMAP_HDQ_RX_DATA			0x08</span>
<span class="cp">#define OMAP_HDQ_CTRL_STATUS			0x0c</span>
<span class="cp">#define OMAP_HDQ_CTRL_STATUS_INTERRUPTMASK	(1&lt;&lt;6)</span>
<span class="cp">#define OMAP_HDQ_CTRL_STATUS_CLOCKENABLE	(1&lt;&lt;5)</span>
<span class="cp">#define OMAP_HDQ_CTRL_STATUS_GO			(1&lt;&lt;4)</span>
<span class="cp">#define OMAP_HDQ_CTRL_STATUS_INITIALIZATION	(1&lt;&lt;2)</span>
<span class="cp">#define OMAP_HDQ_CTRL_STATUS_DIR		(1&lt;&lt;1)</span>
<span class="cp">#define OMAP_HDQ_CTRL_STATUS_MODE		(1&lt;&lt;0)</span>
<span class="cp">#define OMAP_HDQ_INT_STATUS			0x10</span>
<span class="cp">#define OMAP_HDQ_INT_STATUS_TXCOMPLETE		(1&lt;&lt;2)</span>
<span class="cp">#define OMAP_HDQ_INT_STATUS_RXCOMPLETE		(1&lt;&lt;1)</span>
<span class="cp">#define OMAP_HDQ_INT_STATUS_TIMEOUT		(1&lt;&lt;0)</span>
<span class="cp">#define OMAP_HDQ_SYSCONFIG			0x14</span>
<span class="cp">#define OMAP_HDQ_SYSCONFIG_SOFTRESET		(1&lt;&lt;1)</span>
<span class="cp">#define OMAP_HDQ_SYSCONFIG_AUTOIDLE		(1&lt;&lt;0)</span>
<span class="cp">#define OMAP_HDQ_SYSSTATUS			0x18</span>
<span class="cp">#define OMAP_HDQ_SYSSTATUS_RESETDONE		(1&lt;&lt;0)</span>

<span class="cp">#define OMAP_HDQ_FLAG_CLEAR			0</span>
<span class="cp">#define OMAP_HDQ_FLAG_SET			1</span>
<span class="cp">#define OMAP_HDQ_TIMEOUT			(HZ/5)</span>

<span class="cp">#define OMAP_HDQ_MAX_USER			4</span>

<span class="k">static</span> <span class="n">DECLARE_WAIT_QUEUE_HEAD</span><span class="p">(</span><span class="n">hdq_wait_queue</span><span class="p">);</span>
<span class="k">static</span> <span class="kt">int</span> <span class="n">w1_id</span><span class="p">;</span>

<span class="k">struct</span> <span class="n">hdq_data</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">device</span>		<span class="o">*</span><span class="n">dev</span><span class="p">;</span>
	<span class="kt">void</span> <span class="n">__iomem</span>		<span class="o">*</span><span class="n">hdq_base</span><span class="p">;</span>
	<span class="cm">/* lock status update */</span>
	<span class="k">struct</span>  <span class="n">mutex</span>		<span class="n">hdq_mutex</span><span class="p">;</span>
	<span class="kt">int</span>			<span class="n">hdq_usecount</span><span class="p">;</span>
	<span class="k">struct</span>	<span class="n">clk</span>		<span class="o">*</span><span class="n">hdq_ick</span><span class="p">;</span>
	<span class="k">struct</span>	<span class="n">clk</span>		<span class="o">*</span><span class="n">hdq_fck</span><span class="p">;</span>
	<span class="n">u8</span>			<span class="n">hdq_irqstatus</span><span class="p">;</span>
	<span class="cm">/* device lock */</span>
	<span class="n">spinlock_t</span>		<span class="n">hdq_spinlock</span><span class="p">;</span>
	<span class="cm">/*</span>
<span class="cm">	 * Used to control the call to omap_hdq_get and omap_hdq_put.</span>
<span class="cm">	 * HDQ Protocol: Write the CMD|REG_address first, followed by</span>
<span class="cm">	 * the data wrire or read.</span>
<span class="cm">	 */</span>
	<span class="kt">int</span>			<span class="n">init_trans</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__devinit</span> <span class="n">omap_hdq_probe</span><span class="p">(</span><span class="k">struct</span> <span class="n">platform_device</span> <span class="o">*</span><span class="n">pdev</span><span class="p">);</span>
<span class="k">static</span> <span class="kt">int</span> <span class="n">omap_hdq_remove</span><span class="p">(</span><span class="k">struct</span> <span class="n">platform_device</span> <span class="o">*</span><span class="n">pdev</span><span class="p">);</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">platform_driver</span> <span class="n">omap_hdq_driver</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">probe</span> <span class="o">=</span>	<span class="n">omap_hdq_probe</span><span class="p">,</span>
	<span class="p">.</span><span class="n">remove</span> <span class="o">=</span>	<span class="n">omap_hdq_remove</span><span class="p">,</span>
	<span class="p">.</span><span class="n">driver</span> <span class="o">=</span>	<span class="p">{</span>
		<span class="p">.</span><span class="n">name</span> <span class="o">=</span>	<span class="s">&quot;omap_hdq&quot;</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="n">u8</span> <span class="n">omap_w1_read_byte</span><span class="p">(</span><span class="kt">void</span> <span class="o">*</span><span class="n">_hdq</span><span class="p">);</span>
<span class="k">static</span> <span class="kt">void</span> <span class="n">omap_w1_write_byte</span><span class="p">(</span><span class="kt">void</span> <span class="o">*</span><span class="n">_hdq</span><span class="p">,</span> <span class="n">u8</span> <span class="n">byte</span><span class="p">);</span>
<span class="k">static</span> <span class="n">u8</span> <span class="n">omap_w1_reset_bus</span><span class="p">(</span><span class="kt">void</span> <span class="o">*</span><span class="n">_hdq</span><span class="p">);</span>
<span class="k">static</span> <span class="kt">void</span> <span class="n">omap_w1_search_bus</span><span class="p">(</span><span class="kt">void</span> <span class="o">*</span><span class="n">_hdq</span><span class="p">,</span> <span class="k">struct</span> <span class="n">w1_master</span> <span class="o">*</span><span class="n">master_dev</span><span class="p">,</span>
		<span class="n">u8</span> <span class="n">search_type</span><span class="p">,</span>	<span class="n">w1_slave_found_callback</span> <span class="n">slave_found</span><span class="p">);</span>


<span class="k">static</span> <span class="k">struct</span> <span class="n">w1_bus_master</span> <span class="n">omap_w1_master</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">read_byte</span>	<span class="o">=</span> <span class="n">omap_w1_read_byte</span><span class="p">,</span>
	<span class="p">.</span><span class="n">write_byte</span>	<span class="o">=</span> <span class="n">omap_w1_write_byte</span><span class="p">,</span>
	<span class="p">.</span><span class="n">reset_bus</span>	<span class="o">=</span> <span class="n">omap_w1_reset_bus</span><span class="p">,</span>
	<span class="p">.</span><span class="n">search</span>		<span class="o">=</span> <span class="n">omap_w1_search_bus</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/* HDQ register I/O routines */</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="n">u8</span> <span class="nf">hdq_reg_in</span><span class="p">(</span><span class="k">struct</span> <span class="n">hdq_data</span> <span class="o">*</span><span class="n">hdq_data</span><span class="p">,</span> <span class="n">u32</span> <span class="n">offset</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">__raw_readb</span><span class="p">(</span><span class="n">hdq_data</span><span class="o">-&gt;</span><span class="n">hdq_base</span> <span class="o">+</span> <span class="n">offset</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">hdq_reg_out</span><span class="p">(</span><span class="k">struct</span> <span class="n">hdq_data</span> <span class="o">*</span><span class="n">hdq_data</span><span class="p">,</span> <span class="n">u32</span> <span class="n">offset</span><span class="p">,</span> <span class="n">u8</span> <span class="n">val</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">__raw_writeb</span><span class="p">(</span><span class="n">val</span><span class="p">,</span> <span class="n">hdq_data</span><span class="o">-&gt;</span><span class="n">hdq_base</span> <span class="o">+</span> <span class="n">offset</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="n">u8</span> <span class="nf">hdq_reg_merge</span><span class="p">(</span><span class="k">struct</span> <span class="n">hdq_data</span> <span class="o">*</span><span class="n">hdq_data</span><span class="p">,</span> <span class="n">u32</span> <span class="n">offset</span><span class="p">,</span>
			<span class="n">u8</span> <span class="n">val</span><span class="p">,</span> <span class="n">u8</span> <span class="n">mask</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u8</span> <span class="n">new_val</span> <span class="o">=</span> <span class="p">(</span><span class="n">__raw_readb</span><span class="p">(</span><span class="n">hdq_data</span><span class="o">-&gt;</span><span class="n">hdq_base</span> <span class="o">+</span> <span class="n">offset</span><span class="p">)</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">mask</span><span class="p">)</span>
			<span class="o">|</span> <span class="p">(</span><span class="n">val</span> <span class="o">&amp;</span> <span class="n">mask</span><span class="p">);</span>
	<span class="n">__raw_writeb</span><span class="p">(</span><span class="n">new_val</span><span class="p">,</span> <span class="n">hdq_data</span><span class="o">-&gt;</span><span class="n">hdq_base</span> <span class="o">+</span> <span class="n">offset</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">new_val</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * Wait for one or more bits in flag change.</span>
<span class="cm"> * HDQ_FLAG_SET: wait until any bit in the flag is set.</span>
<span class="cm"> * HDQ_FLAG_CLEAR: wait until all bits in the flag are cleared.</span>
<span class="cm"> * return 0 on success and -ETIMEDOUT in the case of timeout.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">int</span> <span class="nf">hdq_wait_for_flag</span><span class="p">(</span><span class="k">struct</span> <span class="n">hdq_data</span> <span class="o">*</span><span class="n">hdq_data</span><span class="p">,</span> <span class="n">u32</span> <span class="n">offset</span><span class="p">,</span>
		<span class="n">u8</span> <span class="n">flag</span><span class="p">,</span> <span class="n">u8</span> <span class="n">flag_set</span><span class="p">,</span> <span class="n">u8</span> <span class="o">*</span><span class="n">status</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">ret</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">timeout</span> <span class="o">=</span> <span class="n">jiffies</span> <span class="o">+</span> <span class="n">OMAP_HDQ_TIMEOUT</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">flag_set</span> <span class="o">==</span> <span class="n">OMAP_HDQ_FLAG_CLEAR</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* wait for the flag clear */</span>
		<span class="k">while</span> <span class="p">(((</span><span class="o">*</span><span class="n">status</span> <span class="o">=</span> <span class="n">hdq_reg_in</span><span class="p">(</span><span class="n">hdq_data</span><span class="p">,</span> <span class="n">offset</span><span class="p">))</span> <span class="o">&amp;</span> <span class="n">flag</span><span class="p">)</span>
			<span class="o">&amp;&amp;</span> <span class="n">time_before</span><span class="p">(</span><span class="n">jiffies</span><span class="p">,</span> <span class="n">timeout</span><span class="p">))</span> <span class="p">{</span>
			<span class="n">schedule_timeout_uninterruptible</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span>
		<span class="p">}</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">*</span><span class="n">status</span> <span class="o">&amp;</span> <span class="n">flag</span><span class="p">)</span>
			<span class="n">ret</span> <span class="o">=</span> <span class="o">-</span><span class="n">ETIMEDOUT</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">flag_set</span> <span class="o">==</span> <span class="n">OMAP_HDQ_FLAG_SET</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* wait for the flag set */</span>
		<span class="k">while</span> <span class="p">(</span><span class="o">!</span><span class="p">((</span><span class="o">*</span><span class="n">status</span> <span class="o">=</span> <span class="n">hdq_reg_in</span><span class="p">(</span><span class="n">hdq_data</span><span class="p">,</span> <span class="n">offset</span><span class="p">))</span> <span class="o">&amp;</span> <span class="n">flag</span><span class="p">)</span>
			<span class="o">&amp;&amp;</span> <span class="n">time_before</span><span class="p">(</span><span class="n">jiffies</span><span class="p">,</span> <span class="n">timeout</span><span class="p">))</span> <span class="p">{</span>
			<span class="n">schedule_timeout_uninterruptible</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span>
		<span class="p">}</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="o">*</span><span class="n">status</span> <span class="o">&amp;</span> <span class="n">flag</span><span class="p">))</span>
			<span class="n">ret</span> <span class="o">=</span> <span class="o">-</span><span class="n">ETIMEDOUT</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>

	<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/* write out a byte and fill *status with HDQ_INT_STATUS */</span>
<span class="k">static</span> <span class="kt">int</span> <span class="nf">hdq_write_byte</span><span class="p">(</span><span class="k">struct</span> <span class="n">hdq_data</span> <span class="o">*</span><span class="n">hdq_data</span><span class="p">,</span> <span class="n">u8</span> <span class="n">val</span><span class="p">,</span> <span class="n">u8</span> <span class="o">*</span><span class="n">status</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">ret</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">tmp_status</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">irqflags</span><span class="p">;</span>

	<span class="o">*</span><span class="n">status</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">hdq_data</span><span class="o">-&gt;</span><span class="n">hdq_spinlock</span><span class="p">,</span> <span class="n">irqflags</span><span class="p">);</span>
	<span class="cm">/* clear interrupt flags via a dummy read */</span>
	<span class="n">hdq_reg_in</span><span class="p">(</span><span class="n">hdq_data</span><span class="p">,</span> <span class="n">OMAP_HDQ_INT_STATUS</span><span class="p">);</span>
	<span class="cm">/* ISR loads it with new INT_STATUS */</span>
	<span class="n">hdq_data</span><span class="o">-&gt;</span><span class="n">hdq_irqstatus</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">hdq_data</span><span class="o">-&gt;</span><span class="n">hdq_spinlock</span><span class="p">,</span> <span class="n">irqflags</span><span class="p">);</span>

	<span class="n">hdq_reg_out</span><span class="p">(</span><span class="n">hdq_data</span><span class="p">,</span> <span class="n">OMAP_HDQ_TX_DATA</span><span class="p">,</span> <span class="n">val</span><span class="p">);</span>

	<span class="cm">/* set the GO bit */</span>
	<span class="n">hdq_reg_merge</span><span class="p">(</span><span class="n">hdq_data</span><span class="p">,</span> <span class="n">OMAP_HDQ_CTRL_STATUS</span><span class="p">,</span> <span class="n">OMAP_HDQ_CTRL_STATUS_GO</span><span class="p">,</span>
		<span class="n">OMAP_HDQ_CTRL_STATUS_DIR</span> <span class="o">|</span> <span class="n">OMAP_HDQ_CTRL_STATUS_GO</span><span class="p">);</span>
	<span class="cm">/* wait for the TXCOMPLETE bit */</span>
	<span class="n">ret</span> <span class="o">=</span> <span class="n">wait_event_timeout</span><span class="p">(</span><span class="n">hdq_wait_queue</span><span class="p">,</span>
		<span class="n">hdq_data</span><span class="o">-&gt;</span><span class="n">hdq_irqstatus</span><span class="p">,</span> <span class="n">OMAP_HDQ_TIMEOUT</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_dbg</span><span class="p">(</span><span class="n">hdq_data</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;TX wait elapsed</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">goto</span> <span class="n">out</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="o">*</span><span class="n">status</span> <span class="o">=</span> <span class="n">hdq_data</span><span class="o">-&gt;</span><span class="n">hdq_irqstatus</span><span class="p">;</span>
	<span class="cm">/* check irqstatus */</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="o">*</span><span class="n">status</span> <span class="o">&amp;</span> <span class="n">OMAP_HDQ_INT_STATUS_TXCOMPLETE</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">dev_dbg</span><span class="p">(</span><span class="n">hdq_data</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;timeout waiting for&quot;</span>
			<span class="s">&quot;TXCOMPLETE/RXCOMPLETE, %x&quot;</span><span class="p">,</span> <span class="o">*</span><span class="n">status</span><span class="p">);</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="o">-</span><span class="n">ETIMEDOUT</span><span class="p">;</span>
		<span class="k">goto</span> <span class="n">out</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* wait for the GO bit return to zero */</span>
	<span class="n">ret</span> <span class="o">=</span> <span class="n">hdq_wait_for_flag</span><span class="p">(</span><span class="n">hdq_data</span><span class="p">,</span> <span class="n">OMAP_HDQ_CTRL_STATUS</span><span class="p">,</span>
			<span class="n">OMAP_HDQ_CTRL_STATUS_GO</span><span class="p">,</span>
			<span class="n">OMAP_HDQ_FLAG_CLEAR</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">tmp_status</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_dbg</span><span class="p">(</span><span class="n">hdq_data</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;timeout waiting GO bit&quot;</span>
			<span class="s">&quot;return to zero, %x&quot;</span><span class="p">,</span> <span class="n">tmp_status</span><span class="p">);</span>
	<span class="p">}</span>

<span class="nl">out:</span>
	<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/* HDQ Interrupt service routine */</span>
<span class="k">static</span> <span class="n">irqreturn_t</span> <span class="nf">hdq_isr</span><span class="p">(</span><span class="kt">int</span> <span class="n">irq</span><span class="p">,</span> <span class="kt">void</span> <span class="o">*</span><span class="n">_hdq</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">hdq_data</span> <span class="o">*</span><span class="n">hdq_data</span> <span class="o">=</span> <span class="n">_hdq</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">irqflags</span><span class="p">;</span>

	<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">hdq_data</span><span class="o">-&gt;</span><span class="n">hdq_spinlock</span><span class="p">,</span> <span class="n">irqflags</span><span class="p">);</span>
	<span class="n">hdq_data</span><span class="o">-&gt;</span><span class="n">hdq_irqstatus</span> <span class="o">=</span> <span class="n">hdq_reg_in</span><span class="p">(</span><span class="n">hdq_data</span><span class="p">,</span> <span class="n">OMAP_HDQ_INT_STATUS</span><span class="p">);</span>
	<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">hdq_data</span><span class="o">-&gt;</span><span class="n">hdq_spinlock</span><span class="p">,</span> <span class="n">irqflags</span><span class="p">);</span>
	<span class="n">dev_dbg</span><span class="p">(</span><span class="n">hdq_data</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;hdq_isr: %x&quot;</span><span class="p">,</span> <span class="n">hdq_data</span><span class="o">-&gt;</span><span class="n">hdq_irqstatus</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">hdq_data</span><span class="o">-&gt;</span><span class="n">hdq_irqstatus</span> <span class="o">&amp;</span>
		<span class="p">(</span><span class="n">OMAP_HDQ_INT_STATUS_TXCOMPLETE</span> <span class="o">|</span> <span class="n">OMAP_HDQ_INT_STATUS_RXCOMPLETE</span>
		<span class="o">|</span> <span class="n">OMAP_HDQ_INT_STATUS_TIMEOUT</span><span class="p">))</span> <span class="p">{</span>
		<span class="cm">/* wake up sleeping process */</span>
		<span class="n">wake_up</span><span class="p">(</span><span class="o">&amp;</span><span class="n">hdq_wait_queue</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="n">IRQ_HANDLED</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/* HDQ Mode: always return success */</span>
<span class="k">static</span> <span class="n">u8</span> <span class="nf">omap_w1_reset_bus</span><span class="p">(</span><span class="kt">void</span> <span class="o">*</span><span class="n">_hdq</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/* W1 search callback function */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">omap_w1_search_bus</span><span class="p">(</span><span class="kt">void</span> <span class="o">*</span><span class="n">_hdq</span><span class="p">,</span> <span class="k">struct</span> <span class="n">w1_master</span> <span class="o">*</span><span class="n">master_dev</span><span class="p">,</span>
		<span class="n">u8</span> <span class="n">search_type</span><span class="p">,</span> <span class="n">w1_slave_found_callback</span> <span class="n">slave_found</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u64</span> <span class="n">module_id</span><span class="p">,</span> <span class="n">rn_le</span><span class="p">,</span> <span class="n">cs</span><span class="p">,</span> <span class="n">id</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">w1_id</span><span class="p">)</span>
		<span class="n">module_id</span> <span class="o">=</span> <span class="n">w1_id</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="n">module_id</span> <span class="o">=</span> <span class="mh">0x1</span><span class="p">;</span>

	<span class="n">rn_le</span> <span class="o">=</span> <span class="n">cpu_to_le64</span><span class="p">(</span><span class="n">module_id</span><span class="p">);</span>
	<span class="cm">/*</span>
<span class="cm">	 * HDQ might not obey truly the 1-wire spec.</span>
<span class="cm">	 * So calculate CRC based on module parameter.</span>
<span class="cm">	 */</span>
	<span class="n">cs</span> <span class="o">=</span> <span class="n">w1_calc_crc8</span><span class="p">((</span><span class="n">u8</span> <span class="o">*</span><span class="p">)</span><span class="o">&amp;</span><span class="n">rn_le</span><span class="p">,</span> <span class="mi">7</span><span class="p">);</span>
	<span class="n">id</span> <span class="o">=</span> <span class="p">(</span><span class="n">cs</span> <span class="o">&lt;&lt;</span> <span class="mi">56</span><span class="p">)</span> <span class="o">|</span> <span class="n">module_id</span><span class="p">;</span>

	<span class="n">slave_found</span><span class="p">(</span><span class="n">master_dev</span><span class="p">,</span> <span class="n">id</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">_omap_hdq_reset</span><span class="p">(</span><span class="k">struct</span> <span class="n">hdq_data</span> <span class="o">*</span><span class="n">hdq_data</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">ret</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">tmp_status</span><span class="p">;</span>

	<span class="n">hdq_reg_out</span><span class="p">(</span><span class="n">hdq_data</span><span class="p">,</span> <span class="n">OMAP_HDQ_SYSCONFIG</span><span class="p">,</span> <span class="n">OMAP_HDQ_SYSCONFIG_SOFTRESET</span><span class="p">);</span>
	<span class="cm">/*</span>
<span class="cm">	 * Select HDQ mode &amp; enable clocks.</span>
<span class="cm">	 * It is observed that INT flags can&#39;t be cleared via a read and GO/INIT</span>
<span class="cm">	 * won&#39;t return to zero if interrupt is disabled. So we always enable</span>
<span class="cm">	 * interrupt.</span>
<span class="cm">	 */</span>
	<span class="n">hdq_reg_out</span><span class="p">(</span><span class="n">hdq_data</span><span class="p">,</span> <span class="n">OMAP_HDQ_CTRL_STATUS</span><span class="p">,</span>
		<span class="n">OMAP_HDQ_CTRL_STATUS_CLOCKENABLE</span> <span class="o">|</span>
		<span class="n">OMAP_HDQ_CTRL_STATUS_INTERRUPTMASK</span><span class="p">);</span>

	<span class="cm">/* wait for reset to complete */</span>
	<span class="n">ret</span> <span class="o">=</span> <span class="n">hdq_wait_for_flag</span><span class="p">(</span><span class="n">hdq_data</span><span class="p">,</span> <span class="n">OMAP_HDQ_SYSSTATUS</span><span class="p">,</span>
		<span class="n">OMAP_HDQ_SYSSTATUS_RESETDONE</span><span class="p">,</span> <span class="n">OMAP_HDQ_FLAG_SET</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">tmp_status</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span>
		<span class="n">dev_dbg</span><span class="p">(</span><span class="n">hdq_data</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;timeout waiting HDQ reset, %x&quot;</span><span class="p">,</span>
				<span class="n">tmp_status</span><span class="p">);</span>
	<span class="k">else</span> <span class="p">{</span>
		<span class="n">hdq_reg_out</span><span class="p">(</span><span class="n">hdq_data</span><span class="p">,</span> <span class="n">OMAP_HDQ_CTRL_STATUS</span><span class="p">,</span>
			<span class="n">OMAP_HDQ_CTRL_STATUS_CLOCKENABLE</span> <span class="o">|</span>
			<span class="n">OMAP_HDQ_CTRL_STATUS_INTERRUPTMASK</span><span class="p">);</span>
		<span class="n">hdq_reg_out</span><span class="p">(</span><span class="n">hdq_data</span><span class="p">,</span> <span class="n">OMAP_HDQ_SYSCONFIG</span><span class="p">,</span>
			<span class="n">OMAP_HDQ_SYSCONFIG_AUTOIDLE</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/* Issue break pulse to the device */</span>
<span class="k">static</span> <span class="kt">int</span> <span class="nf">omap_hdq_break</span><span class="p">(</span><span class="k">struct</span> <span class="n">hdq_data</span> <span class="o">*</span><span class="n">hdq_data</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">ret</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">tmp_status</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">irqflags</span><span class="p">;</span>

	<span class="n">ret</span> <span class="o">=</span> <span class="n">mutex_lock_interruptible</span><span class="p">(</span><span class="o">&amp;</span><span class="n">hdq_data</span><span class="o">-&gt;</span><span class="n">hdq_mutex</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_dbg</span><span class="p">(</span><span class="n">hdq_data</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Could not acquire mutex</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="o">-</span><span class="n">EINTR</span><span class="p">;</span>
		<span class="k">goto</span> <span class="n">rtn</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">hdq_data</span><span class="o">-&gt;</span><span class="n">hdq_spinlock</span><span class="p">,</span> <span class="n">irqflags</span><span class="p">);</span>
	<span class="cm">/* clear interrupt flags via a dummy read */</span>
	<span class="n">hdq_reg_in</span><span class="p">(</span><span class="n">hdq_data</span><span class="p">,</span> <span class="n">OMAP_HDQ_INT_STATUS</span><span class="p">);</span>
	<span class="cm">/* ISR loads it with new INT_STATUS */</span>
	<span class="n">hdq_data</span><span class="o">-&gt;</span><span class="n">hdq_irqstatus</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">hdq_data</span><span class="o">-&gt;</span><span class="n">hdq_spinlock</span><span class="p">,</span> <span class="n">irqflags</span><span class="p">);</span>

	<span class="cm">/* set the INIT and GO bit */</span>
	<span class="n">hdq_reg_merge</span><span class="p">(</span><span class="n">hdq_data</span><span class="p">,</span> <span class="n">OMAP_HDQ_CTRL_STATUS</span><span class="p">,</span>
		<span class="n">OMAP_HDQ_CTRL_STATUS_INITIALIZATION</span> <span class="o">|</span> <span class="n">OMAP_HDQ_CTRL_STATUS_GO</span><span class="p">,</span>
		<span class="n">OMAP_HDQ_CTRL_STATUS_DIR</span> <span class="o">|</span> <span class="n">OMAP_HDQ_CTRL_STATUS_INITIALIZATION</span> <span class="o">|</span>
		<span class="n">OMAP_HDQ_CTRL_STATUS_GO</span><span class="p">);</span>

	<span class="cm">/* wait for the TIMEOUT bit */</span>
	<span class="n">ret</span> <span class="o">=</span> <span class="n">wait_event_timeout</span><span class="p">(</span><span class="n">hdq_wait_queue</span><span class="p">,</span>
		<span class="n">hdq_data</span><span class="o">-&gt;</span><span class="n">hdq_irqstatus</span><span class="p">,</span> <span class="n">OMAP_HDQ_TIMEOUT</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_dbg</span><span class="p">(</span><span class="n">hdq_data</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;break wait elapsed</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="o">-</span><span class="n">EINTR</span><span class="p">;</span>
		<span class="k">goto</span> <span class="n">out</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">tmp_status</span> <span class="o">=</span> <span class="n">hdq_data</span><span class="o">-&gt;</span><span class="n">hdq_irqstatus</span><span class="p">;</span>
	<span class="cm">/* check irqstatus */</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">tmp_status</span> <span class="o">&amp;</span> <span class="n">OMAP_HDQ_INT_STATUS_TIMEOUT</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">dev_dbg</span><span class="p">(</span><span class="n">hdq_data</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;timeout waiting for TIMEOUT, %x&quot;</span><span class="p">,</span>
				<span class="n">tmp_status</span><span class="p">);</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="o">-</span><span class="n">ETIMEDOUT</span><span class="p">;</span>
		<span class="k">goto</span> <span class="n">out</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="cm">/*</span>
<span class="cm">	 * wait for both INIT and GO bits rerurn to zero.</span>
<span class="cm">	 * zero wait time expected for interrupt mode.</span>
<span class="cm">	 */</span>
	<span class="n">ret</span> <span class="o">=</span> <span class="n">hdq_wait_for_flag</span><span class="p">(</span><span class="n">hdq_data</span><span class="p">,</span> <span class="n">OMAP_HDQ_CTRL_STATUS</span><span class="p">,</span>
			<span class="n">OMAP_HDQ_CTRL_STATUS_INITIALIZATION</span> <span class="o">|</span>
			<span class="n">OMAP_HDQ_CTRL_STATUS_GO</span><span class="p">,</span> <span class="n">OMAP_HDQ_FLAG_CLEAR</span><span class="p">,</span>
			<span class="o">&amp;</span><span class="n">tmp_status</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span>
		<span class="n">dev_dbg</span><span class="p">(</span><span class="n">hdq_data</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;timeout waiting INIT&amp;GO bits&quot;</span>
			<span class="s">&quot;return to zero, %x&quot;</span><span class="p">,</span> <span class="n">tmp_status</span><span class="p">);</span>

<span class="nl">out:</span>
	<span class="n">mutex_unlock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">hdq_data</span><span class="o">-&gt;</span><span class="n">hdq_mutex</span><span class="p">);</span>
<span class="nl">rtn:</span>
	<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">hdq_read_byte</span><span class="p">(</span><span class="k">struct</span> <span class="n">hdq_data</span> <span class="o">*</span><span class="n">hdq_data</span><span class="p">,</span> <span class="n">u8</span> <span class="o">*</span><span class="n">val</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">ret</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">status</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">timeout</span> <span class="o">=</span> <span class="n">jiffies</span> <span class="o">+</span> <span class="n">OMAP_HDQ_TIMEOUT</span><span class="p">;</span>

	<span class="n">ret</span> <span class="o">=</span> <span class="n">mutex_lock_interruptible</span><span class="p">(</span><span class="o">&amp;</span><span class="n">hdq_data</span><span class="o">-&gt;</span><span class="n">hdq_mutex</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="o">-</span><span class="n">EINTR</span><span class="p">;</span>
		<span class="k">goto</span> <span class="n">rtn</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">hdq_data</span><span class="o">-&gt;</span><span class="n">hdq_usecount</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
		<span class="k">goto</span> <span class="n">out</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">hdq_data</span><span class="o">-&gt;</span><span class="n">hdq_irqstatus</span> <span class="o">&amp;</span> <span class="n">OMAP_HDQ_INT_STATUS_RXCOMPLETE</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">hdq_reg_merge</span><span class="p">(</span><span class="n">hdq_data</span><span class="p">,</span> <span class="n">OMAP_HDQ_CTRL_STATUS</span><span class="p">,</span>
			<span class="n">OMAP_HDQ_CTRL_STATUS_DIR</span> <span class="o">|</span> <span class="n">OMAP_HDQ_CTRL_STATUS_GO</span><span class="p">,</span>
			<span class="n">OMAP_HDQ_CTRL_STATUS_DIR</span> <span class="o">|</span> <span class="n">OMAP_HDQ_CTRL_STATUS_GO</span><span class="p">);</span>
		<span class="cm">/*</span>
<span class="cm">		 * The RX comes immediately after TX. It</span>
<span class="cm">		 * triggers another interrupt before we</span>
<span class="cm">		 * sleep. So we have to wait for RXCOMPLETE bit.</span>
<span class="cm">		 */</span>
		<span class="k">while</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">hdq_data</span><span class="o">-&gt;</span><span class="n">hdq_irqstatus</span>
			<span class="o">&amp;</span> <span class="n">OMAP_HDQ_INT_STATUS_RXCOMPLETE</span><span class="p">)</span>
			<span class="o">&amp;&amp;</span> <span class="n">time_before</span><span class="p">(</span><span class="n">jiffies</span><span class="p">,</span> <span class="n">timeout</span><span class="p">))</span> <span class="p">{</span>
			<span class="n">schedule_timeout_uninterruptible</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span>
		<span class="p">}</span>
		<span class="n">hdq_reg_merge</span><span class="p">(</span><span class="n">hdq_data</span><span class="p">,</span> <span class="n">OMAP_HDQ_CTRL_STATUS</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
			<span class="n">OMAP_HDQ_CTRL_STATUS_DIR</span><span class="p">);</span>
		<span class="n">status</span> <span class="o">=</span> <span class="n">hdq_data</span><span class="o">-&gt;</span><span class="n">hdq_irqstatus</span><span class="p">;</span>
		<span class="cm">/* check irqstatus */</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">status</span> <span class="o">&amp;</span> <span class="n">OMAP_HDQ_INT_STATUS_RXCOMPLETE</span><span class="p">))</span> <span class="p">{</span>
			<span class="n">dev_dbg</span><span class="p">(</span><span class="n">hdq_data</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;timeout waiting for&quot;</span>
				<span class="s">&quot;RXCOMPLETE, %x&quot;</span><span class="p">,</span> <span class="n">status</span><span class="p">);</span>
			<span class="n">ret</span> <span class="o">=</span> <span class="o">-</span><span class="n">ETIMEDOUT</span><span class="p">;</span>
			<span class="k">goto</span> <span class="n">out</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>
	<span class="cm">/* the data is ready. Read it in! */</span>
	<span class="o">*</span><span class="n">val</span> <span class="o">=</span> <span class="n">hdq_reg_in</span><span class="p">(</span><span class="n">hdq_data</span><span class="p">,</span> <span class="n">OMAP_HDQ_RX_DATA</span><span class="p">);</span>
<span class="nl">out:</span>
	<span class="n">mutex_unlock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">hdq_data</span><span class="o">-&gt;</span><span class="n">hdq_mutex</span><span class="p">);</span>
<span class="nl">rtn:</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>

<span class="p">}</span>

<span class="cm">/* Enable clocks and set the controller to HDQ mode */</span>
<span class="k">static</span> <span class="kt">int</span> <span class="nf">omap_hdq_get</span><span class="p">(</span><span class="k">struct</span> <span class="n">hdq_data</span> <span class="o">*</span><span class="n">hdq_data</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">ret</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">ret</span> <span class="o">=</span> <span class="n">mutex_lock_interruptible</span><span class="p">(</span><span class="o">&amp;</span><span class="n">hdq_data</span><span class="o">-&gt;</span><span class="n">hdq_mutex</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="o">-</span><span class="n">EINTR</span><span class="p">;</span>
		<span class="k">goto</span> <span class="n">rtn</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">OMAP_HDQ_MAX_USER</span> <span class="o">==</span> <span class="n">hdq_data</span><span class="o">-&gt;</span><span class="n">hdq_usecount</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_dbg</span><span class="p">(</span><span class="n">hdq_data</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;attempt to exceed the max use count&quot;</span><span class="p">);</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
		<span class="k">goto</span> <span class="n">out</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">hdq_data</span><span class="o">-&gt;</span><span class="n">hdq_usecount</span><span class="o">++</span><span class="p">;</span>
		<span class="n">try_module_get</span><span class="p">(</span><span class="n">THIS_MODULE</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="mi">1</span> <span class="o">==</span> <span class="n">hdq_data</span><span class="o">-&gt;</span><span class="n">hdq_usecount</span><span class="p">)</span> <span class="p">{</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">clk_enable</span><span class="p">(</span><span class="n">hdq_data</span><span class="o">-&gt;</span><span class="n">hdq_ick</span><span class="p">))</span> <span class="p">{</span>
				<span class="n">dev_dbg</span><span class="p">(</span><span class="n">hdq_data</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Can not enable ick</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
				<span class="n">ret</span> <span class="o">=</span> <span class="o">-</span><span class="n">ENODEV</span><span class="p">;</span>
				<span class="k">goto</span> <span class="n">clk_err</span><span class="p">;</span>
			<span class="p">}</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">clk_enable</span><span class="p">(</span><span class="n">hdq_data</span><span class="o">-&gt;</span><span class="n">hdq_fck</span><span class="p">))</span> <span class="p">{</span>
				<span class="n">dev_dbg</span><span class="p">(</span><span class="n">hdq_data</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Can not enable fck</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
				<span class="n">clk_disable</span><span class="p">(</span><span class="n">hdq_data</span><span class="o">-&gt;</span><span class="n">hdq_ick</span><span class="p">);</span>
				<span class="n">ret</span> <span class="o">=</span> <span class="o">-</span><span class="n">ENODEV</span><span class="p">;</span>
				<span class="k">goto</span> <span class="n">clk_err</span><span class="p">;</span>
			<span class="p">}</span>

			<span class="cm">/* make sure HDQ is out of reset */</span>
			<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">hdq_reg_in</span><span class="p">(</span><span class="n">hdq_data</span><span class="p">,</span> <span class="n">OMAP_HDQ_SYSSTATUS</span><span class="p">)</span> <span class="o">&amp;</span>
				<span class="n">OMAP_HDQ_SYSSTATUS_RESETDONE</span><span class="p">))</span> <span class="p">{</span>
				<span class="n">ret</span> <span class="o">=</span> <span class="n">_omap_hdq_reset</span><span class="p">(</span><span class="n">hdq_data</span><span class="p">);</span>
				<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span>
					<span class="cm">/* back up the count */</span>
					<span class="n">hdq_data</span><span class="o">-&gt;</span><span class="n">hdq_usecount</span><span class="o">--</span><span class="p">;</span>
			<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
				<span class="cm">/* select HDQ mode &amp; enable clocks */</span>
				<span class="n">hdq_reg_out</span><span class="p">(</span><span class="n">hdq_data</span><span class="p">,</span> <span class="n">OMAP_HDQ_CTRL_STATUS</span><span class="p">,</span>
					<span class="n">OMAP_HDQ_CTRL_STATUS_CLOCKENABLE</span> <span class="o">|</span>
					<span class="n">OMAP_HDQ_CTRL_STATUS_INTERRUPTMASK</span><span class="p">);</span>
				<span class="n">hdq_reg_out</span><span class="p">(</span><span class="n">hdq_data</span><span class="p">,</span> <span class="n">OMAP_HDQ_SYSCONFIG</span><span class="p">,</span>
					<span class="n">OMAP_HDQ_SYSCONFIG_AUTOIDLE</span><span class="p">);</span>
				<span class="n">hdq_reg_in</span><span class="p">(</span><span class="n">hdq_data</span><span class="p">,</span> <span class="n">OMAP_HDQ_INT_STATUS</span><span class="p">);</span>
			<span class="p">}</span>
		<span class="p">}</span>
	<span class="p">}</span>

<span class="nl">clk_err:</span>
	<span class="n">clk_put</span><span class="p">(</span><span class="n">hdq_data</span><span class="o">-&gt;</span><span class="n">hdq_ick</span><span class="p">);</span>
	<span class="n">clk_put</span><span class="p">(</span><span class="n">hdq_data</span><span class="o">-&gt;</span><span class="n">hdq_fck</span><span class="p">);</span>
<span class="nl">out:</span>
	<span class="n">mutex_unlock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">hdq_data</span><span class="o">-&gt;</span><span class="n">hdq_mutex</span><span class="p">);</span>
<span class="nl">rtn:</span>
	<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/* Disable clocks to the module */</span>
<span class="k">static</span> <span class="kt">int</span> <span class="nf">omap_hdq_put</span><span class="p">(</span><span class="k">struct</span> <span class="n">hdq_data</span> <span class="o">*</span><span class="n">hdq_data</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">ret</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">ret</span> <span class="o">=</span> <span class="n">mutex_lock_interruptible</span><span class="p">(</span><span class="o">&amp;</span><span class="n">hdq_data</span><span class="o">-&gt;</span><span class="n">hdq_mutex</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINTR</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="mi">0</span> <span class="o">==</span> <span class="n">hdq_data</span><span class="o">-&gt;</span><span class="n">hdq_usecount</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_dbg</span><span class="p">(</span><span class="n">hdq_data</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;attempt to decrement use count&quot;</span>
			<span class="s">&quot;when it is zero&quot;</span><span class="p">);</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">hdq_data</span><span class="o">-&gt;</span><span class="n">hdq_usecount</span><span class="o">--</span><span class="p">;</span>
		<span class="n">module_put</span><span class="p">(</span><span class="n">THIS_MODULE</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="mi">0</span> <span class="o">==</span> <span class="n">hdq_data</span><span class="o">-&gt;</span><span class="n">hdq_usecount</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">clk_disable</span><span class="p">(</span><span class="n">hdq_data</span><span class="o">-&gt;</span><span class="n">hdq_ick</span><span class="p">);</span>
			<span class="n">clk_disable</span><span class="p">(</span><span class="n">hdq_data</span><span class="o">-&gt;</span><span class="n">hdq_fck</span><span class="p">);</span>
		<span class="p">}</span>
	<span class="p">}</span>
	<span class="n">mutex_unlock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">hdq_data</span><span class="o">-&gt;</span><span class="n">hdq_mutex</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/* Read a byte of data from the device */</span>
<span class="k">static</span> <span class="n">u8</span> <span class="nf">omap_w1_read_byte</span><span class="p">(</span><span class="kt">void</span> <span class="o">*</span><span class="n">_hdq</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">hdq_data</span> <span class="o">*</span><span class="n">hdq_data</span> <span class="o">=</span> <span class="n">_hdq</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">val</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">ret</span><span class="p">;</span>

	<span class="n">ret</span> <span class="o">=</span> <span class="n">hdq_read_byte</span><span class="p">(</span><span class="n">hdq_data</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">val</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="n">mutex_lock_interruptible</span><span class="p">(</span><span class="o">&amp;</span><span class="n">hdq_data</span><span class="o">-&gt;</span><span class="n">hdq_mutex</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">ret</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">dev_dbg</span><span class="p">(</span><span class="n">hdq_data</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Could not acquire mutex</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="k">return</span> <span class="o">-</span><span class="n">EINTR</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="n">hdq_data</span><span class="o">-&gt;</span><span class="n">init_trans</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="n">mutex_unlock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">hdq_data</span><span class="o">-&gt;</span><span class="n">hdq_mutex</span><span class="p">);</span>
		<span class="n">omap_hdq_put</span><span class="p">(</span><span class="n">hdq_data</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* Write followed by a read, release the module */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">hdq_data</span><span class="o">-&gt;</span><span class="n">init_trans</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="n">mutex_lock_interruptible</span><span class="p">(</span><span class="o">&amp;</span><span class="n">hdq_data</span><span class="o">-&gt;</span><span class="n">hdq_mutex</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">ret</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">dev_dbg</span><span class="p">(</span><span class="n">hdq_data</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Could not acquire mutex</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="k">return</span> <span class="o">-</span><span class="n">EINTR</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="n">hdq_data</span><span class="o">-&gt;</span><span class="n">init_trans</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="n">mutex_unlock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">hdq_data</span><span class="o">-&gt;</span><span class="n">hdq_mutex</span><span class="p">);</span>
		<span class="n">omap_hdq_put</span><span class="p">(</span><span class="n">hdq_data</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="n">val</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/* Write a byte of data to the device */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">omap_w1_write_byte</span><span class="p">(</span><span class="kt">void</span> <span class="o">*</span><span class="n">_hdq</span><span class="p">,</span> <span class="n">u8</span> <span class="n">byte</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">hdq_data</span> <span class="o">*</span><span class="n">hdq_data</span> <span class="o">=</span> <span class="n">_hdq</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">ret</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">status</span><span class="p">;</span>

	<span class="cm">/* First write to initialize the transfer */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">hdq_data</span><span class="o">-&gt;</span><span class="n">init_trans</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span>
		<span class="n">omap_hdq_get</span><span class="p">(</span><span class="n">hdq_data</span><span class="p">);</span>

	<span class="n">ret</span> <span class="o">=</span> <span class="n">mutex_lock_interruptible</span><span class="p">(</span><span class="o">&amp;</span><span class="n">hdq_data</span><span class="o">-&gt;</span><span class="n">hdq_mutex</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_dbg</span><span class="p">(</span><span class="n">hdq_data</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Could not acquire mutex</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">hdq_data</span><span class="o">-&gt;</span><span class="n">init_trans</span><span class="o">++</span><span class="p">;</span>
	<span class="n">mutex_unlock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">hdq_data</span><span class="o">-&gt;</span><span class="n">hdq_mutex</span><span class="p">);</span>

	<span class="n">ret</span> <span class="o">=</span> <span class="n">hdq_write_byte</span><span class="p">(</span><span class="n">hdq_data</span><span class="p">,</span> <span class="n">byte</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">status</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_dbg</span><span class="p">(</span><span class="n">hdq_data</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;TX failure:Ctrl status %x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">status</span><span class="p">);</span>
		<span class="k">return</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* Second write, data transferred. Release the module */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">hdq_data</span><span class="o">-&gt;</span><span class="n">init_trans</span> <span class="o">&gt;</span> <span class="mi">1</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">omap_hdq_put</span><span class="p">(</span><span class="n">hdq_data</span><span class="p">);</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="n">mutex_lock_interruptible</span><span class="p">(</span><span class="o">&amp;</span><span class="n">hdq_data</span><span class="o">-&gt;</span><span class="n">hdq_mutex</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">ret</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">dev_dbg</span><span class="p">(</span><span class="n">hdq_data</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Could not acquire mutex</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="k">return</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="n">hdq_data</span><span class="o">-&gt;</span><span class="n">init_trans</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="n">mutex_unlock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">hdq_data</span><span class="o">-&gt;</span><span class="n">hdq_mutex</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="k">return</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__devinit</span> <span class="nf">omap_hdq_probe</span><span class="p">(</span><span class="k">struct</span> <span class="n">platform_device</span> <span class="o">*</span><span class="n">pdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">hdq_data</span> <span class="o">*</span><span class="n">hdq_data</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">resource</span> <span class="o">*</span><span class="n">res</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">ret</span><span class="p">,</span> <span class="n">irq</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">rev</span><span class="p">;</span>

	<span class="n">hdq_data</span> <span class="o">=</span> <span class="n">kmalloc</span><span class="p">(</span><span class="k">sizeof</span><span class="p">(</span><span class="o">*</span><span class="n">hdq_data</span><span class="p">),</span> <span class="n">GFP_KERNEL</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">hdq_data</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_dbg</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;unable to allocate memory</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="o">-</span><span class="n">ENOMEM</span><span class="p">;</span>
		<span class="k">goto</span> <span class="n">err_kmalloc</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">hdq_data</span><span class="o">-&gt;</span><span class="n">dev</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">;</span>
	<span class="n">platform_set_drvdata</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="n">hdq_data</span><span class="p">);</span>

	<span class="n">res</span> <span class="o">=</span> <span class="n">platform_get_resource</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="n">IORESOURCE_MEM</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">res</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_dbg</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;unable to get resource</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="o">-</span><span class="n">ENXIO</span><span class="p">;</span>
		<span class="k">goto</span> <span class="n">err_resource</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">hdq_data</span><span class="o">-&gt;</span><span class="n">hdq_base</span> <span class="o">=</span> <span class="n">ioremap</span><span class="p">(</span><span class="n">res</span><span class="o">-&gt;</span><span class="n">start</span><span class="p">,</span> <span class="n">SZ_4K</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">hdq_data</span><span class="o">-&gt;</span><span class="n">hdq_base</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_dbg</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;ioremap failed</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
		<span class="k">goto</span> <span class="n">err_ioremap</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* get interface &amp; functional clock objects */</span>
	<span class="n">hdq_data</span><span class="o">-&gt;</span><span class="n">hdq_ick</span> <span class="o">=</span> <span class="n">clk_get</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;ick&quot;</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">IS_ERR</span><span class="p">(</span><span class="n">hdq_data</span><span class="o">-&gt;</span><span class="n">hdq_ick</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">dev_dbg</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Can&#39;t get HDQ ick clock object</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="n">PTR_ERR</span><span class="p">(</span><span class="n">hdq_data</span><span class="o">-&gt;</span><span class="n">hdq_ick</span><span class="p">);</span>
		<span class="k">goto</span> <span class="n">err_ick</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">hdq_data</span><span class="o">-&gt;</span><span class="n">hdq_fck</span> <span class="o">=</span> <span class="n">clk_get</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;fck&quot;</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">IS_ERR</span><span class="p">(</span><span class="n">hdq_data</span><span class="o">-&gt;</span><span class="n">hdq_fck</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">dev_dbg</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Can&#39;t get HDQ fck clock object</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="n">PTR_ERR</span><span class="p">(</span><span class="n">hdq_data</span><span class="o">-&gt;</span><span class="n">hdq_fck</span><span class="p">);</span>
		<span class="k">goto</span> <span class="n">err_fck</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">hdq_data</span><span class="o">-&gt;</span><span class="n">hdq_usecount</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">mutex_init</span><span class="p">(</span><span class="o">&amp;</span><span class="n">hdq_data</span><span class="o">-&gt;</span><span class="n">hdq_mutex</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">clk_enable</span><span class="p">(</span><span class="n">hdq_data</span><span class="o">-&gt;</span><span class="n">hdq_ick</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">dev_dbg</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Can not enable ick</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="o">-</span><span class="n">ENODEV</span><span class="p">;</span>
		<span class="k">goto</span> <span class="n">err_intfclk</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">clk_enable</span><span class="p">(</span><span class="n">hdq_data</span><span class="o">-&gt;</span><span class="n">hdq_fck</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">dev_dbg</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Can not enable fck</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="o">-</span><span class="n">ENODEV</span><span class="p">;</span>
		<span class="k">goto</span> <span class="n">err_fnclk</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">rev</span> <span class="o">=</span> <span class="n">hdq_reg_in</span><span class="p">(</span><span class="n">hdq_data</span><span class="p">,</span> <span class="n">OMAP_HDQ_REVISION</span><span class="p">);</span>
	<span class="n">dev_info</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;OMAP HDQ Hardware Rev %c.%c. Driver in %s mode</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		<span class="p">(</span><span class="n">rev</span> <span class="o">&gt;&gt;</span> <span class="mi">4</span><span class="p">)</span> <span class="o">+</span> <span class="sc">&#39;0&#39;</span><span class="p">,</span> <span class="p">(</span><span class="n">rev</span> <span class="o">&amp;</span> <span class="mh">0x0f</span><span class="p">)</span> <span class="o">+</span> <span class="sc">&#39;0&#39;</span><span class="p">,</span> <span class="s">&quot;Interrupt&quot;</span><span class="p">);</span>

	<span class="n">spin_lock_init</span><span class="p">(</span><span class="o">&amp;</span><span class="n">hdq_data</span><span class="o">-&gt;</span><span class="n">hdq_spinlock</span><span class="p">);</span>

	<span class="n">irq</span> <span class="o">=</span> <span class="n">platform_get_irq</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">irq</span>	<span class="o">&lt;</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="o">-</span><span class="n">ENXIO</span><span class="p">;</span>
		<span class="k">goto</span> <span class="n">err_irq</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">ret</span> <span class="o">=</span> <span class="n">request_irq</span><span class="p">(</span><span class="n">irq</span><span class="p">,</span> <span class="n">hdq_isr</span><span class="p">,</span> <span class="n">IRQF_DISABLED</span><span class="p">,</span> <span class="s">&quot;omap_hdq&quot;</span><span class="p">,</span> <span class="n">hdq_data</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_dbg</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;could not request irq</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">goto</span> <span class="n">err_irq</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">omap_hdq_break</span><span class="p">(</span><span class="n">hdq_data</span><span class="p">);</span>

	<span class="cm">/* don&#39;t clock the HDQ until it is needed */</span>
	<span class="n">clk_disable</span><span class="p">(</span><span class="n">hdq_data</span><span class="o">-&gt;</span><span class="n">hdq_ick</span><span class="p">);</span>
	<span class="n">clk_disable</span><span class="p">(</span><span class="n">hdq_data</span><span class="o">-&gt;</span><span class="n">hdq_fck</span><span class="p">);</span>

	<span class="n">omap_w1_master</span><span class="p">.</span><span class="n">data</span> <span class="o">=</span> <span class="n">hdq_data</span><span class="p">;</span>

	<span class="n">ret</span> <span class="o">=</span> <span class="n">w1_add_master_device</span><span class="p">(</span><span class="o">&amp;</span><span class="n">omap_w1_master</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_dbg</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Failure in registering w1 master</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">goto</span> <span class="n">err_w1</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>

<span class="nl">err_w1:</span>
<span class="nl">err_irq:</span>
	<span class="n">clk_disable</span><span class="p">(</span><span class="n">hdq_data</span><span class="o">-&gt;</span><span class="n">hdq_fck</span><span class="p">);</span>

<span class="nl">err_fnclk:</span>
	<span class="n">clk_disable</span><span class="p">(</span><span class="n">hdq_data</span><span class="o">-&gt;</span><span class="n">hdq_ick</span><span class="p">);</span>

<span class="nl">err_intfclk:</span>
	<span class="n">clk_put</span><span class="p">(</span><span class="n">hdq_data</span><span class="o">-&gt;</span><span class="n">hdq_fck</span><span class="p">);</span>

<span class="nl">err_fck:</span>
	<span class="n">clk_put</span><span class="p">(</span><span class="n">hdq_data</span><span class="o">-&gt;</span><span class="n">hdq_ick</span><span class="p">);</span>

<span class="nl">err_ick:</span>
	<span class="n">iounmap</span><span class="p">(</span><span class="n">hdq_data</span><span class="o">-&gt;</span><span class="n">hdq_base</span><span class="p">);</span>

<span class="nl">err_ioremap:</span>
<span class="nl">err_resource:</span>
	<span class="n">platform_set_drvdata</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">);</span>
	<span class="n">kfree</span><span class="p">(</span><span class="n">hdq_data</span><span class="p">);</span>

<span class="nl">err_kmalloc:</span>
	<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>

<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">omap_hdq_remove</span><span class="p">(</span><span class="k">struct</span> <span class="n">platform_device</span> <span class="o">*</span><span class="n">pdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">hdq_data</span> <span class="o">*</span><span class="n">hdq_data</span> <span class="o">=</span> <span class="n">platform_get_drvdata</span><span class="p">(</span><span class="n">pdev</span><span class="p">);</span>

	<span class="n">mutex_lock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">hdq_data</span><span class="o">-&gt;</span><span class="n">hdq_mutex</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">hdq_data</span><span class="o">-&gt;</span><span class="n">hdq_usecount</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_dbg</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;removed when use count is not zero</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">mutex_unlock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">hdq_data</span><span class="o">-&gt;</span><span class="n">hdq_mutex</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EBUSY</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">mutex_unlock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">hdq_data</span><span class="o">-&gt;</span><span class="n">hdq_mutex</span><span class="p">);</span>

	<span class="cm">/* remove module dependency */</span>
	<span class="n">clk_put</span><span class="p">(</span><span class="n">hdq_data</span><span class="o">-&gt;</span><span class="n">hdq_ick</span><span class="p">);</span>
	<span class="n">clk_put</span><span class="p">(</span><span class="n">hdq_data</span><span class="o">-&gt;</span><span class="n">hdq_fck</span><span class="p">);</span>
	<span class="n">free_irq</span><span class="p">(</span><span class="n">INT_24XX_HDQ_IRQ</span><span class="p">,</span> <span class="n">hdq_data</span><span class="p">);</span>
	<span class="n">platform_set_drvdata</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">);</span>
	<span class="n">iounmap</span><span class="p">(</span><span class="n">hdq_data</span><span class="o">-&gt;</span><span class="n">hdq_base</span><span class="p">);</span>
	<span class="n">kfree</span><span class="p">(</span><span class="n">hdq_data</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__init</span>
<span class="nf">omap_hdq_init</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">platform_driver_register</span><span class="p">(</span><span class="o">&amp;</span><span class="n">omap_hdq_driver</span><span class="p">);</span>
<span class="p">}</span>
<span class="n">module_init</span><span class="p">(</span><span class="n">omap_hdq_init</span><span class="p">);</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__exit</span>
<span class="nf">omap_hdq_exit</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">platform_driver_unregister</span><span class="p">(</span><span class="o">&amp;</span><span class="n">omap_hdq_driver</span><span class="p">);</span>
<span class="p">}</span>
<span class="n">module_exit</span><span class="p">(</span><span class="n">omap_hdq_exit</span><span class="p">);</span>

<span class="n">module_param</span><span class="p">(</span><span class="n">w1_id</span><span class="p">,</span> <span class="kt">int</span><span class="p">,</span> <span class="n">S_IRUSR</span><span class="p">);</span>
<span class="n">MODULE_PARM_DESC</span><span class="p">(</span><span class="n">w1_id</span><span class="p">,</span> <span class="s">&quot;1-wire id for the slave detection&quot;</span><span class="p">);</span>

<span class="n">MODULE_AUTHOR</span><span class="p">(</span><span class="s">&quot;Texas Instruments&quot;</span><span class="p">);</span>
<span class="n">MODULE_DESCRIPTION</span><span class="p">(</span><span class="s">&quot;HDQ driver Library&quot;</span><span class="p">);</span>
<span class="n">MODULE_LICENSE</span><span class="p">(</span><span class="s">&quot;GPL&quot;</span><span class="p">);</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
