;
; File Name: cyfitteriar.inc
; 
; PSoC Creator  4.2
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar_trm.inc

/* PWM */
PWM_Enable_Sync_ctrl_reg__0__MASK EQU 0x01
PWM_Enable_Sync_ctrl_reg__0__POS EQU 0
PWM_Enable_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_01
PWM_Enable_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_UDB_W16_CTL_01
PWM_Enable_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_UDB_W16_CTL_01
PWM_Enable_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_UDB_W16_CTL_01
PWM_Enable_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_UDB_W16_CTL_01
PWM_Enable_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_UDB_W16_MSK_01
PWM_Enable_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_UDB_W16_MSK_01
PWM_Enable_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_UDB_W16_MSK_01
PWM_Enable_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_UDB_W16_MSK_01
PWM_Enable_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_01
PWM_Enable_Sync_ctrl_reg__CONTROL_REG EQU CYREG_UDB_W8_CTL_01
PWM_Enable_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_UDB_CAT16_CTL_ST_01
PWM_Enable_Sync_ctrl_reg__COUNT_REG EQU CYREG_UDB_W8_CTL_01
PWM_Enable_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_UDB_CAT16_CTL_ST_01
PWM_Enable_Sync_ctrl_reg__MASK EQU 0x01
PWM_Enable_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_01
PWM_Enable_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_01
PWM_Enable_Sync_ctrl_reg__PERIOD_REG EQU CYREG_UDB_W8_MSK_01
PWM_Output__0__DM__MASK EQU 0x38
PWM_Output__0__DM__SHIFT EQU 3
PWM_Output__0__DR EQU CYREG_PRT0_DR
PWM_Output__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
PWM_Output__0__HSIOM_MASK EQU 0x000000F0
PWM_Output__0__HSIOM_SHIFT EQU 4
PWM_Output__0__INTCFG EQU CYREG_PRT0_INTCFG
PWM_Output__0__INTSTAT EQU CYREG_PRT0_INTSTAT
PWM_Output__0__MASK EQU 0x02
PWM_Output__0__OUT_SEL EQU CYREG_UDB_PA0_CFG10
PWM_Output__0__OUT_SEL_SHIFT EQU 2
PWM_Output__0__OUT_SEL_VAL EQU 3
PWM_Output__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
PWM_Output__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
PWM_Output__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
PWM_Output__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
PWM_Output__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
PWM_Output__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
PWM_Output__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
PWM_Output__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
PWM_Output__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
PWM_Output__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
PWM_Output__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
PWM_Output__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
PWM_Output__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
PWM_Output__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
PWM_Output__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
PWM_Output__0__PC EQU CYREG_PRT0_PC
PWM_Output__0__PC2 EQU CYREG_PRT0_PC2
PWM_Output__0__PORT EQU 0
PWM_Output__0__PS EQU CYREG_PRT0_PS
PWM_Output__0__SHIFT EQU 1
PWM_Output__DR EQU CYREG_PRT0_DR
PWM_Output__INTCFG EQU CYREG_PRT0_INTCFG
PWM_Output__INTSTAT EQU CYREG_PRT0_INTSTAT
PWM_Output__MASK EQU 0x02
PWM_Output__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
PWM_Output__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
PWM_Output__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
PWM_Output__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
PWM_Output__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
PWM_Output__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
PWM_Output__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
PWM_Output__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
PWM_Output__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
PWM_Output__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
PWM_Output__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
PWM_Output__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
PWM_Output__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
PWM_Output__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
PWM_Output__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
PWM_Output__PC EQU CYREG_PRT0_PC
PWM_Output__PC2 EQU CYREG_PRT0_PC2
PWM_Output__PORT EQU 0
PWM_Output__PS EQU CYREG_PRT0_PS
PWM_Output__SHIFT EQU 1
PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_00
PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_UDB_W16_CTL_00
PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_UDB_W16_CTL_00
PWM_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_UDB_W16_CTL_00
PWM_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_UDB_W16_CTL_00
PWM_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_UDB_W16_MSK_00
PWM_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_UDB_W16_MSK_00
PWM_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_UDB_W16_MSK_00
PWM_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_UDB_W16_MSK_00
PWM_PWMUDB_genblk1_ctrlreg__32BIT_CONTROL_AUX_CTL_REG EQU CYREG_UDB_W32_ACTL_00
PWM_PWMUDB_genblk1_ctrlreg__32BIT_CONTROL_REG EQU CYREG_UDB_W32_CTL_00
PWM_PWMUDB_genblk1_ctrlreg__32BIT_COUNT_REG EQU CYREG_UDB_W32_CTL_00
PWM_PWMUDB_genblk1_ctrlreg__32BIT_PERIOD_REG EQU CYREG_UDB_W32_MSK_00
PWM_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
PWM_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
PWM_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_00
PWM_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_UDB_W8_CTL_00
PWM_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_UDB_CAT16_CTL_ST_00
PWM_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_UDB_W8_CTL_00
PWM_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_UDB_CAT16_CTL_ST_00
PWM_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
PWM_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_00
PWM_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_00
PWM_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_UDB_W8_MSK_00
PWM_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
PWM_PWMUDB_genblk8_stsreg__0__POS EQU 0
PWM_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_00
PWM_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_UDB_W16_ST_00
PWM_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
PWM_PWMUDB_genblk8_stsreg__2__POS EQU 2
PWM_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
PWM_PWMUDB_genblk8_stsreg__3__POS EQU 3
PWM_PWMUDB_genblk8_stsreg__32BIT_MASK_REG EQU CYREG_UDB_W32_MSK_00
PWM_PWMUDB_genblk8_stsreg__32BIT_STATUS_AUX_CTL_REG EQU CYREG_UDB_W32_ACTL_00
PWM_PWMUDB_genblk8_stsreg__32BIT_STATUS_REG EQU CYREG_UDB_W32_ST_00
PWM_PWMUDB_genblk8_stsreg__MASK EQU 0x0D
PWM_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_UDB_W8_MSK_00
PWM_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_00
PWM_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_00
PWM_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_00
PWM_PWMUDB_genblk8_stsreg__STATUS_CNT_REG EQU CYREG_UDB_CAT16_CTL_ST_00
PWM_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG EQU CYREG_UDB_CAT16_CTL_ST_00
PWM_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_UDB_W8_ST_00
PWM_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG EQU CYREG_UDB_W16_A0_00
PWM_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG EQU CYREG_UDB_W16_A1_00
PWM_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG EQU CYREG_UDB_W16_D0_00
PWM_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG EQU CYREG_UDB_W16_D1_00
PWM_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_00
PWM_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG EQU CYREG_UDB_W16_F0_00
PWM_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG EQU CYREG_UDB_W16_F1_00
PWM_PWMUDB_sP8_pwmdp_u0__32BIT_A0_REG EQU CYREG_UDB_W32_A0_00
PWM_PWMUDB_sP8_pwmdp_u0__32BIT_A1_REG EQU CYREG_UDB_W32_A1_00
PWM_PWMUDB_sP8_pwmdp_u0__32BIT_D0_REG EQU CYREG_UDB_W32_D0_00
PWM_PWMUDB_sP8_pwmdp_u0__32BIT_D1_REG EQU CYREG_UDB_W32_D1_00
PWM_PWMUDB_sP8_pwmdp_u0__32BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W32_ACTL_00
PWM_PWMUDB_sP8_pwmdp_u0__32BIT_F0_REG EQU CYREG_UDB_W32_F0_00
PWM_PWMUDB_sP8_pwmdp_u0__32BIT_F1_REG EQU CYREG_UDB_W32_F1_00
PWM_PWMUDB_sP8_pwmdp_u0__A0_A1_REG EQU CYREG_UDB_CAT16_A_00
PWM_PWMUDB_sP8_pwmdp_u0__A0_REG EQU CYREG_UDB_W8_A0_00
PWM_PWMUDB_sP8_pwmdp_u0__A1_REG EQU CYREG_UDB_W8_A1_00
PWM_PWMUDB_sP8_pwmdp_u0__D0_D1_REG EQU CYREG_UDB_CAT16_D_00
PWM_PWMUDB_sP8_pwmdp_u0__D0_REG EQU CYREG_UDB_W8_D0_00
PWM_PWMUDB_sP8_pwmdp_u0__D1_REG EQU CYREG_UDB_W8_D1_00
PWM_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_00
PWM_PWMUDB_sP8_pwmdp_u0__F0_F1_REG EQU CYREG_UDB_CAT16_F_00
PWM_PWMUDB_sP8_pwmdp_u0__F0_REG EQU CYREG_UDB_W8_F0_00
PWM_PWMUDB_sP8_pwmdp_u0__F1_REG EQU CYREG_UDB_W8_F1_00
PWM_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_00
PWM_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_00

/* inputs */
inputs_sts_sts_reg__0__MASK EQU 0x01
inputs_sts_sts_reg__0__POS EQU 0
inputs_sts_sts_reg__1__MASK EQU 0x02
inputs_sts_sts_reg__1__POS EQU 1
inputs_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_02
inputs_sts_sts_reg__16BIT_STATUS_REG EQU CYREG_UDB_W16_ST_02
inputs_sts_sts_reg__2__MASK EQU 0x04
inputs_sts_sts_reg__2__POS EQU 2
inputs_sts_sts_reg__3__MASK EQU 0x08
inputs_sts_sts_reg__3__POS EQU 3
inputs_sts_sts_reg__MASK EQU 0x0F
inputs_sts_sts_reg__MASK_REG EQU CYREG_UDB_W8_MSK_02
inputs_sts_sts_reg__MASK_ST_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_02
inputs_sts_sts_reg__PER_ST_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_02
inputs_sts_sts_reg__STATUS_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_02
inputs_sts_sts_reg__STATUS_CNT_REG EQU CYREG_UDB_CAT16_CTL_ST_02
inputs_sts_sts_reg__STATUS_CONTROL_REG EQU CYREG_UDB_CAT16_CTL_ST_02
inputs_sts_sts_reg__STATUS_REG EQU CYREG_UDB_W8_ST_02

/* Clock_1 */
Clock_1__DIVIDER_MASK EQU 0x0000FFFF
Clock_1__ENABLE EQU CYREG_CLK_DIVIDER_FRAC_A00
Clock_1__ENABLE_MASK EQU 0x80000000
Clock_1__FRAC_MASK EQU 0x001F0000
Clock_1__MASK EQU 0x80000000
Clock_1__REGISTER EQU CYREG_CLK_DIVIDER_FRAC_A00

/* Clock_2 */
Clock_2__DIVIDER_MASK EQU 0x0000FFFF
Clock_2__ENABLE EQU CYREG_CLK_DIVIDER_B02
Clock_2__ENABLE_MASK EQU 0x80000000
Clock_2__MASK EQU 0x80000000
Clock_2__REGISTER EQU CYREG_CLK_DIVIDER_B02

/* Clock_3 */
Clock_3__DIVIDER_MASK EQU 0x0000FFFF
Clock_3__ENABLE EQU CYREG_CLK_DIVIDER_C01
Clock_3__ENABLE_MASK EQU 0x80000000
Clock_3__MASK EQU 0x80000000
Clock_3__REGISTER EQU CYREG_CLK_DIVIDER_C01

/* Clock_5 */
Clock_5__DIVIDER_MASK EQU 0x0000FFFF
Clock_5__ENABLE EQU CYREG_CLK_DIVIDER_FRAC_C00
Clock_5__ENABLE_MASK EQU 0x80000000
Clock_5__FRAC_MASK EQU 0x001F0000
Clock_5__MASK EQU 0x80000000
Clock_5__REGISTER EQU CYREG_CLK_DIVIDER_FRAC_C00

/* LED_ISR */
LED_ISR__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
LED_ISR__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
LED_ISR__INTC_MASK EQU 0x08
LED_ISR__INTC_NUMBER EQU 3
LED_ISR__INTC_PRIOR_MASK EQU 0xC0000000
LED_ISR__INTC_PRIOR_NUM EQU 3
LED_ISR__INTC_PRIOR_REG EQU CYREG_CM0_IPR0
LED_ISR__INTC_SET_EN_REG EQU CYREG_CM0_ISER
LED_ISR__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* AckTimer */
AckTimer_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT1_CC
AckTimer_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT1_CC_BUFF
AckTimer_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT1_COUNTER
AckTimer_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT1_CTRL
AckTimer_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT1_INTR
AckTimer_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT1_INTR_MASK
AckTimer_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT1_INTR_MASKED
AckTimer_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT1_INTR_SET
AckTimer_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT1_PERIOD
AckTimer_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT1_PERIOD_BUFF
AckTimer_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT1_STATUS
AckTimer_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
AckTimer_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x02
AckTimer_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 1
AckTimer_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x200
AckTimer_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 9
AckTimer_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x2000000
AckTimer_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 25
AckTimer_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x20000
AckTimer_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 17
AckTimer_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
AckTimer_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x02
AckTimer_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 1
AckTimer_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
AckTimer_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x02
AckTimer_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 1
AckTimer_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 1
AckTimer_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT1_TR_CTRL0
AckTimer_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT1_TR_CTRL1
AckTimer_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT1_TR_CTRL2

/* DIM_PLUS */
DIM_PLUS__0__DM__MASK EQU 0x07
DIM_PLUS__0__DM__SHIFT EQU 0
DIM_PLUS__0__DR EQU CYREG_PRT1_DR
DIM_PLUS__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
DIM_PLUS__0__HSIOM_MASK EQU 0x0000000F
DIM_PLUS__0__HSIOM_SHIFT EQU 0
DIM_PLUS__0__INTCFG EQU CYREG_PRT1_INTCFG
DIM_PLUS__0__INTSTAT EQU CYREG_PRT1_INTSTAT
DIM_PLUS__0__MASK EQU 0x01
DIM_PLUS__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
DIM_PLUS__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
DIM_PLUS__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
DIM_PLUS__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
DIM_PLUS__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
DIM_PLUS__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
DIM_PLUS__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
DIM_PLUS__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
DIM_PLUS__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
DIM_PLUS__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
DIM_PLUS__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
DIM_PLUS__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
DIM_PLUS__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
DIM_PLUS__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
DIM_PLUS__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
DIM_PLUS__0__PC EQU CYREG_PRT1_PC
DIM_PLUS__0__PC2 EQU CYREG_PRT1_PC2
DIM_PLUS__0__PORT EQU 1
DIM_PLUS__0__PS EQU CYREG_PRT1_PS
DIM_PLUS__0__SHIFT EQU 0
DIM_PLUS__DR EQU CYREG_PRT1_DR
DIM_PLUS__INTCFG EQU CYREG_PRT1_INTCFG
DIM_PLUS__INTSTAT EQU CYREG_PRT1_INTSTAT
DIM_PLUS__MASK EQU 0x01
DIM_PLUS__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
DIM_PLUS__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
DIM_PLUS__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
DIM_PLUS__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
DIM_PLUS__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
DIM_PLUS__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
DIM_PLUS__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
DIM_PLUS__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
DIM_PLUS__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
DIM_PLUS__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
DIM_PLUS__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
DIM_PLUS__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
DIM_PLUS__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
DIM_PLUS__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
DIM_PLUS__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
DIM_PLUS__PC EQU CYREG_PRT1_PC
DIM_PLUS__PC2 EQU CYREG_PRT1_PC2
DIM_PLUS__PORT EQU 1
DIM_PLUS__PS EQU CYREG_PRT1_PS
DIM_PLUS__SHIFT EQU 0

/* UART_LED */
UART_LED_ISR__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
UART_LED_ISR__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
UART_LED_ISR__INTC_MASK EQU 0x800
UART_LED_ISR__INTC_NUMBER EQU 11
UART_LED_ISR__INTC_PRIOR_MASK EQU 0xC0000000
UART_LED_ISR__INTC_PRIOR_NUM EQU 3
UART_LED_ISR__INTC_PRIOR_REG EQU CYREG_CM0_IPR2
UART_LED_ISR__INTC_SET_EN_REG EQU CYREG_CM0_ISER
UART_LED_ISR__INTC_SET_PD_REG EQU CYREG_CM0_ISPR
UART_LED_rx__0__DM__MASK EQU 0x07
UART_LED_rx__0__DM__SHIFT EQU 0
UART_LED_rx__0__DR EQU CYREG_PRT3_DR
UART_LED_rx__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
UART_LED_rx__0__HSIOM_GPIO EQU 0
UART_LED_rx__0__HSIOM_I2C EQU 14
UART_LED_rx__0__HSIOM_I2C_SCL EQU 14
UART_LED_rx__0__HSIOM_MASK EQU 0x0000000F
UART_LED_rx__0__HSIOM_SHIFT EQU 0
UART_LED_rx__0__HSIOM_SPI EQU 15
UART_LED_rx__0__HSIOM_SPI_MOSI EQU 15
UART_LED_rx__0__HSIOM_UART EQU 9
UART_LED_rx__0__HSIOM_UART_RX EQU 9
UART_LED_rx__0__INTCFG EQU CYREG_PRT3_INTCFG
UART_LED_rx__0__INTSTAT EQU CYREG_PRT3_INTSTAT
UART_LED_rx__0__MASK EQU 0x01
UART_LED_rx__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
UART_LED_rx__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
UART_LED_rx__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
UART_LED_rx__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
UART_LED_rx__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
UART_LED_rx__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
UART_LED_rx__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
UART_LED_rx__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
UART_LED_rx__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
UART_LED_rx__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
UART_LED_rx__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
UART_LED_rx__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
UART_LED_rx__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
UART_LED_rx__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
UART_LED_rx__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
UART_LED_rx__0__PC EQU CYREG_PRT3_PC
UART_LED_rx__0__PC2 EQU CYREG_PRT3_PC2
UART_LED_rx__0__PORT EQU 3
UART_LED_rx__0__PS EQU CYREG_PRT3_PS
UART_LED_rx__0__SHIFT EQU 0
UART_LED_rx__DR EQU CYREG_PRT3_DR
UART_LED_rx__INTCFG EQU CYREG_PRT3_INTCFG
UART_LED_rx__INTSTAT EQU CYREG_PRT3_INTSTAT
UART_LED_rx__MASK EQU 0x01
UART_LED_rx__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
UART_LED_rx__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
UART_LED_rx__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
UART_LED_rx__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
UART_LED_rx__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
UART_LED_rx__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
UART_LED_rx__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
UART_LED_rx__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
UART_LED_rx__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
UART_LED_rx__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
UART_LED_rx__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
UART_LED_rx__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
UART_LED_rx__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
UART_LED_rx__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
UART_LED_rx__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
UART_LED_rx__PC EQU CYREG_PRT3_PC
UART_LED_rx__PC2 EQU CYREG_PRT3_PC2
UART_LED_rx__PORT EQU 3
UART_LED_rx__PS EQU CYREG_PRT3_PS
UART_LED_rx__SHIFT EQU 0
UART_LED_SCB__BIST_CONTROL EQU CYREG_SCB1_BIST_CONTROL
UART_LED_SCB__BIST_DATA EQU CYREG_SCB1_BIST_DATA
UART_LED_SCB__CTRL EQU CYREG_SCB1_CTRL
UART_LED_SCB__EZ_DATA00 EQU CYREG_SCB1_EZ_DATA00
UART_LED_SCB__EZ_DATA01 EQU CYREG_SCB1_EZ_DATA01
UART_LED_SCB__EZ_DATA02 EQU CYREG_SCB1_EZ_DATA02
UART_LED_SCB__EZ_DATA03 EQU CYREG_SCB1_EZ_DATA03
UART_LED_SCB__EZ_DATA04 EQU CYREG_SCB1_EZ_DATA04
UART_LED_SCB__EZ_DATA05 EQU CYREG_SCB1_EZ_DATA05
UART_LED_SCB__EZ_DATA06 EQU CYREG_SCB1_EZ_DATA06
UART_LED_SCB__EZ_DATA07 EQU CYREG_SCB1_EZ_DATA07
UART_LED_SCB__EZ_DATA08 EQU CYREG_SCB1_EZ_DATA08
UART_LED_SCB__EZ_DATA09 EQU CYREG_SCB1_EZ_DATA09
UART_LED_SCB__EZ_DATA10 EQU CYREG_SCB1_EZ_DATA10
UART_LED_SCB__EZ_DATA11 EQU CYREG_SCB1_EZ_DATA11
UART_LED_SCB__EZ_DATA12 EQU CYREG_SCB1_EZ_DATA12
UART_LED_SCB__EZ_DATA13 EQU CYREG_SCB1_EZ_DATA13
UART_LED_SCB__EZ_DATA14 EQU CYREG_SCB1_EZ_DATA14
UART_LED_SCB__EZ_DATA15 EQU CYREG_SCB1_EZ_DATA15
UART_LED_SCB__EZ_DATA16 EQU CYREG_SCB1_EZ_DATA16
UART_LED_SCB__EZ_DATA17 EQU CYREG_SCB1_EZ_DATA17
UART_LED_SCB__EZ_DATA18 EQU CYREG_SCB1_EZ_DATA18
UART_LED_SCB__EZ_DATA19 EQU CYREG_SCB1_EZ_DATA19
UART_LED_SCB__EZ_DATA20 EQU CYREG_SCB1_EZ_DATA20
UART_LED_SCB__EZ_DATA21 EQU CYREG_SCB1_EZ_DATA21
UART_LED_SCB__EZ_DATA22 EQU CYREG_SCB1_EZ_DATA22
UART_LED_SCB__EZ_DATA23 EQU CYREG_SCB1_EZ_DATA23
UART_LED_SCB__EZ_DATA24 EQU CYREG_SCB1_EZ_DATA24
UART_LED_SCB__EZ_DATA25 EQU CYREG_SCB1_EZ_DATA25
UART_LED_SCB__EZ_DATA26 EQU CYREG_SCB1_EZ_DATA26
UART_LED_SCB__EZ_DATA27 EQU CYREG_SCB1_EZ_DATA27
UART_LED_SCB__EZ_DATA28 EQU CYREG_SCB1_EZ_DATA28
UART_LED_SCB__EZ_DATA29 EQU CYREG_SCB1_EZ_DATA29
UART_LED_SCB__EZ_DATA30 EQU CYREG_SCB1_EZ_DATA30
UART_LED_SCB__EZ_DATA31 EQU CYREG_SCB1_EZ_DATA31
UART_LED_SCB__I2C_CFG EQU CYREG_SCB1_I2C_CFG
UART_LED_SCB__I2C_CTRL EQU CYREG_SCB1_I2C_CTRL
UART_LED_SCB__I2C_M_CMD EQU CYREG_SCB1_I2C_M_CMD
UART_LED_SCB__I2C_S_CMD EQU CYREG_SCB1_I2C_S_CMD
UART_LED_SCB__I2C_STATUS EQU CYREG_SCB1_I2C_STATUS
UART_LED_SCB__INTR_CAUSE EQU CYREG_SCB1_INTR_CAUSE
UART_LED_SCB__INTR_I2C_EC EQU CYREG_SCB1_INTR_I2C_EC
UART_LED_SCB__INTR_I2C_EC_MASK EQU CYREG_SCB1_INTR_I2C_EC_MASK
UART_LED_SCB__INTR_I2C_EC_MASKED EQU CYREG_SCB1_INTR_I2C_EC_MASKED
UART_LED_SCB__INTR_M EQU CYREG_SCB1_INTR_M
UART_LED_SCB__INTR_M_MASK EQU CYREG_SCB1_INTR_M_MASK
UART_LED_SCB__INTR_M_MASKED EQU CYREG_SCB1_INTR_M_MASKED
UART_LED_SCB__INTR_M_SET EQU CYREG_SCB1_INTR_M_SET
UART_LED_SCB__INTR_RX EQU CYREG_SCB1_INTR_RX
UART_LED_SCB__INTR_RX_MASK EQU CYREG_SCB1_INTR_RX_MASK
UART_LED_SCB__INTR_RX_MASKED EQU CYREG_SCB1_INTR_RX_MASKED
UART_LED_SCB__INTR_RX_SET EQU CYREG_SCB1_INTR_RX_SET
UART_LED_SCB__INTR_S EQU CYREG_SCB1_INTR_S
UART_LED_SCB__INTR_S_MASK EQU CYREG_SCB1_INTR_S_MASK
UART_LED_SCB__INTR_S_MASKED EQU CYREG_SCB1_INTR_S_MASKED
UART_LED_SCB__INTR_S_SET EQU CYREG_SCB1_INTR_S_SET
UART_LED_SCB__INTR_SPI_EC EQU CYREG_SCB1_INTR_SPI_EC
UART_LED_SCB__INTR_SPI_EC_MASK EQU CYREG_SCB1_INTR_SPI_EC_MASK
UART_LED_SCB__INTR_SPI_EC_MASKED EQU CYREG_SCB1_INTR_SPI_EC_MASKED
UART_LED_SCB__INTR_TX EQU CYREG_SCB1_INTR_TX
UART_LED_SCB__INTR_TX_MASK EQU CYREG_SCB1_INTR_TX_MASK
UART_LED_SCB__INTR_TX_MASKED EQU CYREG_SCB1_INTR_TX_MASKED
UART_LED_SCB__INTR_TX_SET EQU CYREG_SCB1_INTR_TX_SET
UART_LED_SCB__RX_CTRL EQU CYREG_SCB1_RX_CTRL
UART_LED_SCB__RX_FIFO_CTRL EQU CYREG_SCB1_RX_FIFO_CTRL
UART_LED_SCB__RX_FIFO_RD EQU CYREG_SCB1_RX_FIFO_RD
UART_LED_SCB__RX_FIFO_RD_SILENT EQU CYREG_SCB1_RX_FIFO_RD_SILENT
UART_LED_SCB__RX_FIFO_STATUS EQU CYREG_SCB1_RX_FIFO_STATUS
UART_LED_SCB__RX_MATCH EQU CYREG_SCB1_RX_MATCH
UART_LED_SCB__SPI_CTRL EQU CYREG_SCB1_SPI_CTRL
UART_LED_SCB__SPI_STATUS EQU CYREG_SCB1_SPI_STATUS
UART_LED_SCB__SS0_POSISTION EQU 0
UART_LED_SCB__SS1_POSISTION EQU 1
UART_LED_SCB__SS2_POSISTION EQU 2
UART_LED_SCB__SS3_POSISTION EQU 3
UART_LED_SCB__STATUS EQU CYREG_SCB1_STATUS
UART_LED_SCB__TX_CTRL EQU CYREG_SCB1_TX_CTRL
UART_LED_SCB__TX_FIFO_CTRL EQU CYREG_SCB1_TX_FIFO_CTRL
UART_LED_SCB__TX_FIFO_STATUS EQU CYREG_SCB1_TX_FIFO_STATUS
UART_LED_SCB__TX_FIFO_WR EQU CYREG_SCB1_TX_FIFO_WR
UART_LED_SCB__UART_CTRL EQU CYREG_SCB1_UART_CTRL
UART_LED_SCB__UART_RX_CTRL EQU CYREG_SCB1_UART_RX_CTRL
UART_LED_SCB__UART_RX_STATUS EQU CYREG_SCB1_UART_RX_STATUS
UART_LED_SCB__UART_TX_CTRL EQU CYREG_SCB1_UART_TX_CTRL
UART_LED_SCBCLK__DIVIDER_MASK EQU 0x0000FFFF
UART_LED_SCBCLK__ENABLE EQU CYREG_CLK_DIVIDER_A01
UART_LED_SCBCLK__ENABLE_MASK EQU 0x80000000
UART_LED_SCBCLK__MASK EQU 0x80000000
UART_LED_SCBCLK__REGISTER EQU CYREG_CLK_DIVIDER_A01

/* pwmClock */
pwmClock__DIVIDER_MASK EQU 0x0000FFFF
pwmClock__ENABLE EQU CYREG_CLK_DIVIDER_B00
pwmClock__ENABLE_MASK EQU 0x80000000
pwmClock__MASK EQU 0x80000000
pwmClock__REGISTER EQU CYREG_CLK_DIVIDER_B00
pwmClock_1__DIVIDER_MASK EQU 0x0000FFFF
pwmClock_1__ENABLE EQU CYREG_CLK_DIVIDER_C02
pwmClock_1__ENABLE_MASK EQU 0x80000000
pwmClock_1__MASK EQU 0x80000000
pwmClock_1__REGISTER EQU CYREG_CLK_DIVIDER_C02

/* DIM_MINUS */
DIM_MINUS__0__DM__MASK EQU 0x38
DIM_MINUS__0__DM__SHIFT EQU 3
DIM_MINUS__0__DR EQU CYREG_PRT1_DR
DIM_MINUS__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
DIM_MINUS__0__HSIOM_MASK EQU 0x000000F0
DIM_MINUS__0__HSIOM_SHIFT EQU 4
DIM_MINUS__0__INTCFG EQU CYREG_PRT1_INTCFG
DIM_MINUS__0__INTSTAT EQU CYREG_PRT1_INTSTAT
DIM_MINUS__0__MASK EQU 0x02
DIM_MINUS__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
DIM_MINUS__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
DIM_MINUS__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
DIM_MINUS__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
DIM_MINUS__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
DIM_MINUS__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
DIM_MINUS__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
DIM_MINUS__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
DIM_MINUS__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
DIM_MINUS__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
DIM_MINUS__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
DIM_MINUS__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
DIM_MINUS__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
DIM_MINUS__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
DIM_MINUS__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
DIM_MINUS__0__PC EQU CYREG_PRT1_PC
DIM_MINUS__0__PC2 EQU CYREG_PRT1_PC2
DIM_MINUS__0__PORT EQU 1
DIM_MINUS__0__PS EQU CYREG_PRT1_PS
DIM_MINUS__0__SHIFT EQU 1
DIM_MINUS__DR EQU CYREG_PRT1_DR
DIM_MINUS__INTCFG EQU CYREG_PRT1_INTCFG
DIM_MINUS__INTSTAT EQU CYREG_PRT1_INTSTAT
DIM_MINUS__MASK EQU 0x02
DIM_MINUS__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
DIM_MINUS__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
DIM_MINUS__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
DIM_MINUS__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
DIM_MINUS__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
DIM_MINUS__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
DIM_MINUS__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
DIM_MINUS__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
DIM_MINUS__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
DIM_MINUS__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
DIM_MINUS__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
DIM_MINUS__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
DIM_MINUS__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
DIM_MINUS__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
DIM_MINUS__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
DIM_MINUS__PC EQU CYREG_PRT1_PC
DIM_MINUS__PC2 EQU CYREG_PRT1_PC2
DIM_MINUS__PORT EQU 1
DIM_MINUS__PS EQU CYREG_PRT1_PS
DIM_MINUS__SHIFT EQU 1

/* LED_Timer */
LED_Timer_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT0_CC
LED_Timer_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT0_CC_BUFF
LED_Timer_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT0_COUNTER
LED_Timer_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT0_CTRL
LED_Timer_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT0_INTR
LED_Timer_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT0_INTR_MASK
LED_Timer_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT0_INTR_MASKED
LED_Timer_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT0_INTR_SET
LED_Timer_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT0_PERIOD
LED_Timer_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT0_PERIOD_BUFF
LED_Timer_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT0_STATUS
LED_Timer_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
LED_Timer_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x01
LED_Timer_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 0
LED_Timer_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x100
LED_Timer_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 8
LED_Timer_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x1000000
LED_Timer_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 24
LED_Timer_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x10000
LED_Timer_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 16
LED_Timer_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
LED_Timer_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x01
LED_Timer_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 0
LED_Timer_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
LED_Timer_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x01
LED_Timer_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 0
LED_Timer_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 0
LED_Timer_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT0_TR_CTRL0
LED_Timer_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT0_TR_CTRL1
LED_Timer_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT0_TR_CTRL2

/* ZOOM_PLUS */
ZOOM_PLUS__0__DM__MASK EQU 0x1C0
ZOOM_PLUS__0__DM__SHIFT EQU 6
ZOOM_PLUS__0__DR EQU CYREG_PRT1_DR
ZOOM_PLUS__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
ZOOM_PLUS__0__HSIOM_MASK EQU 0x00000F00
ZOOM_PLUS__0__HSIOM_SHIFT EQU 8
ZOOM_PLUS__0__INTCFG EQU CYREG_PRT1_INTCFG
ZOOM_PLUS__0__INTSTAT EQU CYREG_PRT1_INTSTAT
ZOOM_PLUS__0__MASK EQU 0x04
ZOOM_PLUS__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
ZOOM_PLUS__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
ZOOM_PLUS__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
ZOOM_PLUS__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
ZOOM_PLUS__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
ZOOM_PLUS__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
ZOOM_PLUS__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
ZOOM_PLUS__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
ZOOM_PLUS__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
ZOOM_PLUS__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
ZOOM_PLUS__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
ZOOM_PLUS__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
ZOOM_PLUS__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
ZOOM_PLUS__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
ZOOM_PLUS__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
ZOOM_PLUS__0__PC EQU CYREG_PRT1_PC
ZOOM_PLUS__0__PC2 EQU CYREG_PRT1_PC2
ZOOM_PLUS__0__PORT EQU 1
ZOOM_PLUS__0__PS EQU CYREG_PRT1_PS
ZOOM_PLUS__0__SHIFT EQU 2
ZOOM_PLUS__DR EQU CYREG_PRT1_DR
ZOOM_PLUS__INTCFG EQU CYREG_PRT1_INTCFG
ZOOM_PLUS__INTSTAT EQU CYREG_PRT1_INTSTAT
ZOOM_PLUS__MASK EQU 0x04
ZOOM_PLUS__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
ZOOM_PLUS__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
ZOOM_PLUS__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
ZOOM_PLUS__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
ZOOM_PLUS__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
ZOOM_PLUS__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
ZOOM_PLUS__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
ZOOM_PLUS__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
ZOOM_PLUS__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
ZOOM_PLUS__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
ZOOM_PLUS__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
ZOOM_PLUS__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
ZOOM_PLUS__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
ZOOM_PLUS__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
ZOOM_PLUS__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
ZOOM_PLUS__PC EQU CYREG_PRT1_PC
ZOOM_PLUS__PC2 EQU CYREG_PRT1_PC2
ZOOM_PLUS__PORT EQU 1
ZOOM_PLUS__PS EQU CYREG_PRT1_PS
ZOOM_PLUS__SHIFT EQU 2

/* ack_clock */
ack_clock__DIVIDER_MASK EQU 0x0000FFFF
ack_clock__ENABLE EQU CYREG_CLK_DIVIDER_A02
ack_clock__ENABLE_MASK EQU 0x80000000
ack_clock__MASK EQU 0x80000000
ack_clock__REGISTER EQU CYREG_CLK_DIVIDER_A02

/* HBridge_CS */
HBridge_CS__0__DM__MASK EQU 0x7000
HBridge_CS__0__DM__SHIFT EQU 12
HBridge_CS__0__DR EQU CYREG_PRT2_DR
HBridge_CS__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
HBridge_CS__0__HSIOM_MASK EQU 0x000F0000
HBridge_CS__0__HSIOM_SHIFT EQU 16
HBridge_CS__0__INTCFG EQU CYREG_PRT2_INTCFG
HBridge_CS__0__INTSTAT EQU CYREG_PRT2_INTSTAT
HBridge_CS__0__MASK EQU 0x10
HBridge_CS__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
HBridge_CS__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
HBridge_CS__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
HBridge_CS__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
HBridge_CS__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
HBridge_CS__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
HBridge_CS__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
HBridge_CS__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
HBridge_CS__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
HBridge_CS__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
HBridge_CS__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
HBridge_CS__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
HBridge_CS__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
HBridge_CS__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
HBridge_CS__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
HBridge_CS__0__PC EQU CYREG_PRT2_PC
HBridge_CS__0__PC2 EQU CYREG_PRT2_PC2
HBridge_CS__0__PORT EQU 2
HBridge_CS__0__PS EQU CYREG_PRT2_PS
HBridge_CS__0__SHIFT EQU 4
HBridge_CS__DR EQU CYREG_PRT2_DR
HBridge_CS__INTCFG EQU CYREG_PRT2_INTCFG
HBridge_CS__INTSTAT EQU CYREG_PRT2_INTSTAT
HBridge_CS__MASK EQU 0x10
HBridge_CS__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
HBridge_CS__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
HBridge_CS__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
HBridge_CS__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
HBridge_CS__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
HBridge_CS__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
HBridge_CS__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
HBridge_CS__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
HBridge_CS__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
HBridge_CS__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
HBridge_CS__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
HBridge_CS__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
HBridge_CS__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
HBridge_CS__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
HBridge_CS__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
HBridge_CS__PC EQU CYREG_PRT2_PC
HBridge_CS__PC2 EQU CYREG_PRT2_PC2
HBridge_CS__PORT EQU 2
HBridge_CS__PS EQU CYREG_PRT2_PS
HBridge_CS__SHIFT EQU 4

/* LED_Output */
LED_Output__0__DM__MASK EQU 0x07
LED_Output__0__DM__SHIFT EQU 0
LED_Output__0__DR EQU CYREG_PRT4_DR
LED_Output__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
LED_Output__0__HSIOM_MASK EQU 0x0000000F
LED_Output__0__HSIOM_SHIFT EQU 0
LED_Output__0__INTCFG EQU CYREG_PRT4_INTCFG
LED_Output__0__INTSTAT EQU CYREG_PRT4_INTSTAT
LED_Output__0__MASK EQU 0x01
LED_Output__0__PC EQU CYREG_PRT4_PC
LED_Output__0__PC2 EQU CYREG_PRT4_PC2
LED_Output__0__PORT EQU 4
LED_Output__0__PS EQU CYREG_PRT4_PS
LED_Output__0__SHIFT EQU 0
LED_Output__DR EQU CYREG_PRT4_DR
LED_Output__INTCFG EQU CYREG_PRT4_INTCFG
LED_Output__INTSTAT EQU CYREG_PRT4_INTSTAT
LED_Output__MASK EQU 0x01
LED_Output__PC EQU CYREG_PRT4_PC
LED_Output__PC2 EQU CYREG_PRT4_PC2
LED_Output__PORT EQU 4
LED_Output__PS EQU CYREG_PRT4_PS
LED_Output__SHIFT EQU 0

/* ZOOM_MINUS */
ZOOM_MINUS__0__DM__MASK EQU 0xE00000
ZOOM_MINUS__0__DM__SHIFT EQU 21
ZOOM_MINUS__0__DR EQU CYREG_PRT1_DR
ZOOM_MINUS__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
ZOOM_MINUS__0__HSIOM_MASK EQU 0xF0000000
ZOOM_MINUS__0__HSIOM_SHIFT EQU 28
ZOOM_MINUS__0__INTCFG EQU CYREG_PRT1_INTCFG
ZOOM_MINUS__0__INTSTAT EQU CYREG_PRT1_INTSTAT
ZOOM_MINUS__0__MASK EQU 0x80
ZOOM_MINUS__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
ZOOM_MINUS__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
ZOOM_MINUS__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
ZOOM_MINUS__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
ZOOM_MINUS__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
ZOOM_MINUS__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
ZOOM_MINUS__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
ZOOM_MINUS__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
ZOOM_MINUS__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
ZOOM_MINUS__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
ZOOM_MINUS__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
ZOOM_MINUS__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
ZOOM_MINUS__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
ZOOM_MINUS__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
ZOOM_MINUS__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
ZOOM_MINUS__0__PC EQU CYREG_PRT1_PC
ZOOM_MINUS__0__PC2 EQU CYREG_PRT1_PC2
ZOOM_MINUS__0__PORT EQU 1
ZOOM_MINUS__0__PS EQU CYREG_PRT1_PS
ZOOM_MINUS__0__SHIFT EQU 7
ZOOM_MINUS__DR EQU CYREG_PRT1_DR
ZOOM_MINUS__INTCFG EQU CYREG_PRT1_INTCFG
ZOOM_MINUS__INTSTAT EQU CYREG_PRT1_INTSTAT
ZOOM_MINUS__MASK EQU 0x80
ZOOM_MINUS__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
ZOOM_MINUS__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
ZOOM_MINUS__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
ZOOM_MINUS__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
ZOOM_MINUS__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
ZOOM_MINUS__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
ZOOM_MINUS__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
ZOOM_MINUS__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
ZOOM_MINUS__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
ZOOM_MINUS__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
ZOOM_MINUS__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
ZOOM_MINUS__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
ZOOM_MINUS__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
ZOOM_MINUS__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
ZOOM_MINUS__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
ZOOM_MINUS__PC EQU CYREG_PRT1_PC
ZOOM_MINUS__PC2 EQU CYREG_PRT1_PC2
ZOOM_MINUS__PORT EQU 1
ZOOM_MINUS__PS EQU CYREG_PRT1_PS
ZOOM_MINUS__SHIFT EQU 7

/* ADC_SAR_Seq */
ADC_SAR_Seq_cy_psoc4_sar__SAR_ANA_TRIM EQU CYREG_SAR_ANA_TRIM
ADC_SAR_Seq_cy_psoc4_sar__SAR_AVG_STAT EQU CYREG_SAR_AVG_STAT
ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_CONFIG00 EQU CYREG_SAR_CHAN_CONFIG00
ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_CONFIG01 EQU CYREG_SAR_CHAN_CONFIG01
ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_CONFIG02 EQU CYREG_SAR_CHAN_CONFIG02
ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_CONFIG03 EQU CYREG_SAR_CHAN_CONFIG03
ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_CONFIG04 EQU CYREG_SAR_CHAN_CONFIG04
ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_CONFIG05 EQU CYREG_SAR_CHAN_CONFIG05
ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_CONFIG06 EQU CYREG_SAR_CHAN_CONFIG06
ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_CONFIG07 EQU CYREG_SAR_CHAN_CONFIG07
ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_EN EQU CYREG_SAR_CHAN_EN
ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_RESULT_VALID EQU CYREG_SAR_CHAN_RESULT_VALID
ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_RESULT00 EQU CYREG_SAR_CHAN_RESULT00
ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_RESULT01 EQU CYREG_SAR_CHAN_RESULT01
ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_RESULT02 EQU CYREG_SAR_CHAN_RESULT02
ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_RESULT03 EQU CYREG_SAR_CHAN_RESULT03
ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_RESULT04 EQU CYREG_SAR_CHAN_RESULT04
ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_RESULT05 EQU CYREG_SAR_CHAN_RESULT05
ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_RESULT06 EQU CYREG_SAR_CHAN_RESULT06
ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_RESULT07 EQU CYREG_SAR_CHAN_RESULT07
ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_WORK_VALID EQU CYREG_SAR_CHAN_WORK_VALID
ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_WORK00 EQU CYREG_SAR_CHAN_WORK00
ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_WORK01 EQU CYREG_SAR_CHAN_WORK01
ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_WORK02 EQU CYREG_SAR_CHAN_WORK02
ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_WORK03 EQU CYREG_SAR_CHAN_WORK03
ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_WORK04 EQU CYREG_SAR_CHAN_WORK04
ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_WORK05 EQU CYREG_SAR_CHAN_WORK05
ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_WORK06 EQU CYREG_SAR_CHAN_WORK06
ADC_SAR_Seq_cy_psoc4_sar__SAR_CHAN_WORK07 EQU CYREG_SAR_CHAN_WORK07
ADC_SAR_Seq_cy_psoc4_sar__SAR_CTRL EQU CYREG_SAR_CTRL
ADC_SAR_Seq_cy_psoc4_sar__SAR_DFT_CTRL EQU CYREG_SAR_DFT_CTRL
ADC_SAR_Seq_cy_psoc4_sar__SAR_INTR EQU CYREG_SAR_INTR
ADC_SAR_Seq_cy_psoc4_sar__SAR_INTR_CAUSE EQU CYREG_SAR_INTR_CAUSE
ADC_SAR_Seq_cy_psoc4_sar__SAR_INTR_MASK EQU CYREG_SAR_INTR_MASK
ADC_SAR_Seq_cy_psoc4_sar__SAR_INTR_MASKED EQU CYREG_SAR_INTR_MASKED
ADC_SAR_Seq_cy_psoc4_sar__SAR_INTR_SET EQU CYREG_SAR_INTR_SET
ADC_SAR_Seq_cy_psoc4_sar__SAR_MUX_SWITCH_CLEAR0 EQU CYREG_SAR_MUX_SWITCH_CLEAR0
ADC_SAR_Seq_cy_psoc4_sar__SAR_MUX_SWITCH_CLEAR1 EQU CYREG_SAR_MUX_SWITCH_CLEAR1
ADC_SAR_Seq_cy_psoc4_sar__SAR_MUX_SWITCH_HW_CTRL EQU CYREG_SAR_MUX_SWITCH_HW_CTRL
ADC_SAR_Seq_cy_psoc4_sar__SAR_MUX_SWITCH_STATUS EQU CYREG_SAR_MUX_SWITCH_STATUS
ADC_SAR_Seq_cy_psoc4_sar__SAR_MUX_SWITCH0 EQU CYREG_SAR_MUX_SWITCH0
ADC_SAR_Seq_cy_psoc4_sar__SAR_MUX_SWITCH1 EQU CYREG_SAR_MUX_SWITCH1
ADC_SAR_Seq_cy_psoc4_sar__SAR_NUMBER EQU 0
ADC_SAR_Seq_cy_psoc4_sar__SAR_PUMP_CTRL EQU CYREG_SAR_PUMP_CTRL
ADC_SAR_Seq_cy_psoc4_sar__SAR_RANGE_COND EQU CYREG_SAR_RANGE_COND
ADC_SAR_Seq_cy_psoc4_sar__SAR_RANGE_INTR EQU CYREG_SAR_RANGE_INTR
ADC_SAR_Seq_cy_psoc4_sar__SAR_RANGE_INTR_MASK EQU CYREG_SAR_RANGE_INTR_MASK
ADC_SAR_Seq_cy_psoc4_sar__SAR_RANGE_INTR_MASKED EQU CYREG_SAR_RANGE_INTR_MASKED
ADC_SAR_Seq_cy_psoc4_sar__SAR_RANGE_INTR_SET EQU CYREG_SAR_RANGE_INTR_SET
ADC_SAR_Seq_cy_psoc4_sar__SAR_RANGE_THRES EQU CYREG_SAR_RANGE_THRES
ADC_SAR_Seq_cy_psoc4_sar__SAR_SAMPLE_CTRL EQU CYREG_SAR_SAMPLE_CTRL
ADC_SAR_Seq_cy_psoc4_sar__SAR_SAMPLE_TIME01 EQU CYREG_SAR_SAMPLE_TIME01
ADC_SAR_Seq_cy_psoc4_sar__SAR_SAMPLE_TIME23 EQU CYREG_SAR_SAMPLE_TIME23
ADC_SAR_Seq_cy_psoc4_sar__SAR_SATURATE_INTR EQU CYREG_SAR_SATURATE_INTR
ADC_SAR_Seq_cy_psoc4_sar__SAR_SATURATE_INTR_MASK EQU CYREG_SAR_SATURATE_INTR_MASK
ADC_SAR_Seq_cy_psoc4_sar__SAR_SATURATE_INTR_MASKED EQU CYREG_SAR_SATURATE_INTR_MASKED
ADC_SAR_Seq_cy_psoc4_sar__SAR_SATURATE_INTR_SET EQU CYREG_SAR_SATURATE_INTR_SET
ADC_SAR_Seq_cy_psoc4_sar__SAR_START_CTRL EQU CYREG_SAR_START_CTRL
ADC_SAR_Seq_cy_psoc4_sar__SAR_STATUS EQU CYREG_SAR_STATUS
ADC_SAR_Seq_cy_psoc4_sar__SAR_WOUNDING EQU CYREG_SAR_WOUNDING
ADC_SAR_Seq_cy_psoc4_sarmux_8__CH_0_PIN EQU 6
ADC_SAR_Seq_cy_psoc4_sarmux_8__CH_0_PORT EQU 0
ADC_SAR_Seq_cy_psoc4_sarmux_8__CH_1_PIN EQU 7
ADC_SAR_Seq_cy_psoc4_sarmux_8__CH_1_PORT EQU 0
ADC_SAR_Seq_cy_psoc4_sarmux_8__CH_2_PIN EQU 4
ADC_SAR_Seq_cy_psoc4_sarmux_8__CH_2_PORT EQU 0
ADC_SAR_Seq_cy_psoc4_sarmux_8__CH_3_PIN EQU 3
ADC_SAR_Seq_cy_psoc4_sarmux_8__CH_3_PORT EQU 0
ADC_SAR_Seq_cy_psoc4_sarmux_8__CH_4_PIN EQU 0
ADC_SAR_Seq_cy_psoc4_sarmux_8__CH_4_PORT EQU 7
ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_AVG_STAT EQU CYREG_SAR_AVG_STAT
ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG00 EQU CYREG_SAR_CHAN_CONFIG00
ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG01 EQU CYREG_SAR_CHAN_CONFIG01
ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG02 EQU CYREG_SAR_CHAN_CONFIG02
ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG03 EQU CYREG_SAR_CHAN_CONFIG03
ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG04 EQU CYREG_SAR_CHAN_CONFIG04
ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG05 EQU CYREG_SAR_CHAN_CONFIG05
ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG06 EQU CYREG_SAR_CHAN_CONFIG06
ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG07 EQU CYREG_SAR_CHAN_CONFIG07
ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_CHAN_EN EQU CYREG_SAR_CHAN_EN
ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_CHAN_RESULT_VALID EQU CYREG_SAR_CHAN_RESULT_VALID
ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_CHAN_RESULT00 EQU CYREG_SAR_CHAN_RESULT00
ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_CHAN_RESULT01 EQU CYREG_SAR_CHAN_RESULT01
ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_CHAN_RESULT02 EQU CYREG_SAR_CHAN_RESULT02
ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_CHAN_RESULT03 EQU CYREG_SAR_CHAN_RESULT03
ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_CHAN_RESULT04 EQU CYREG_SAR_CHAN_RESULT04
ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_CHAN_RESULT05 EQU CYREG_SAR_CHAN_RESULT05
ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_CHAN_RESULT06 EQU CYREG_SAR_CHAN_RESULT06
ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_CHAN_RESULT07 EQU CYREG_SAR_CHAN_RESULT07
ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_CHAN_WORK_VALID EQU CYREG_SAR_CHAN_WORK_VALID
ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_CHAN_WORK00 EQU CYREG_SAR_CHAN_WORK00
ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_CHAN_WORK01 EQU CYREG_SAR_CHAN_WORK01
ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_CHAN_WORK02 EQU CYREG_SAR_CHAN_WORK02
ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_CHAN_WORK03 EQU CYREG_SAR_CHAN_WORK03
ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_CHAN_WORK04 EQU CYREG_SAR_CHAN_WORK04
ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_CHAN_WORK05 EQU CYREG_SAR_CHAN_WORK05
ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_CHAN_WORK06 EQU CYREG_SAR_CHAN_WORK06
ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_CHAN_WORK07 EQU CYREG_SAR_CHAN_WORK07
ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_INJ_CHAN_CONFIG EQU CYREG_SAR_INJ_CHAN_CONFIG
ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_INJ_RESULT EQU CYREG_SAR_INJ_RESULT
ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_MUX_SWITCH_CLEAR0 EQU CYREG_SAR_MUX_SWITCH_CLEAR0
ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_MUX_SWITCH_CLEAR1 EQU CYREG_SAR_MUX_SWITCH_CLEAR1
ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_MUX_SWITCH_HW_CTRL EQU CYREG_SAR_MUX_SWITCH_HW_CTRL
ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_MUX_SWITCH_STATUS EQU CYREG_SAR_MUX_SWITCH_STATUS
ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_MUX_SWITCH0 EQU CYREG_SAR_MUX_SWITCH0
ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_MUX_SWITCH1 EQU CYREG_SAR_MUX_SWITCH1
ADC_SAR_Seq_cy_psoc4_sarmux_8__SAR_START_CTRL EQU CYREG_SAR_START_CTRL
ADC_SAR_Seq_cy_psoc4_sarmux_8__VNEG0 EQU 0
ADC_SAR_Seq_intClock__DIVIDER_MASK EQU 0x0000FFFF
ADC_SAR_Seq_intClock__ENABLE EQU CYREG_CLK_DIVIDER_C00
ADC_SAR_Seq_intClock__ENABLE_MASK EQU 0x80000000
ADC_SAR_Seq_intClock__MASK EQU 0x80000000
ADC_SAR_Seq_intClock__REGISTER EQU CYREG_CLK_DIVIDER_C00
ADC_SAR_Seq_IRQ__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
ADC_SAR_Seq_IRQ__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
ADC_SAR_Seq_IRQ__INTC_MASK EQU 0x4000
ADC_SAR_Seq_IRQ__INTC_NUMBER EQU 14
ADC_SAR_Seq_IRQ__INTC_PRIOR_MASK EQU 0xC00000
ADC_SAR_Seq_IRQ__INTC_PRIOR_NUM EQU 3
ADC_SAR_Seq_IRQ__INTC_PRIOR_REG EQU CYREG_CM0_IPR3
ADC_SAR_Seq_IRQ__INTC_SET_EN_REG EQU CYREG_CM0_ISER
ADC_SAR_Seq_IRQ__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* HBridge_INA */
HBridge_INA__0__DM__MASK EQU 0x1C0
HBridge_INA__0__DM__SHIFT EQU 6
HBridge_INA__0__DR EQU CYREG_PRT0_DR
HBridge_INA__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
HBridge_INA__0__HSIOM_MASK EQU 0x00000F00
HBridge_INA__0__HSIOM_SHIFT EQU 8
HBridge_INA__0__INTCFG EQU CYREG_PRT0_INTCFG
HBridge_INA__0__INTSTAT EQU CYREG_PRT0_INTSTAT
HBridge_INA__0__MASK EQU 0x04
HBridge_INA__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
HBridge_INA__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
HBridge_INA__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
HBridge_INA__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
HBridge_INA__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
HBridge_INA__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
HBridge_INA__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
HBridge_INA__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
HBridge_INA__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
HBridge_INA__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
HBridge_INA__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
HBridge_INA__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
HBridge_INA__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
HBridge_INA__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
HBridge_INA__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
HBridge_INA__0__PC EQU CYREG_PRT0_PC
HBridge_INA__0__PC2 EQU CYREG_PRT0_PC2
HBridge_INA__0__PORT EQU 0
HBridge_INA__0__PS EQU CYREG_PRT0_PS
HBridge_INA__0__SHIFT EQU 2
HBridge_INA__DR EQU CYREG_PRT0_DR
HBridge_INA__INTCFG EQU CYREG_PRT0_INTCFG
HBridge_INA__INTSTAT EQU CYREG_PRT0_INTSTAT
HBridge_INA__MASK EQU 0x04
HBridge_INA__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
HBridge_INA__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
HBridge_INA__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
HBridge_INA__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
HBridge_INA__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
HBridge_INA__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
HBridge_INA__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
HBridge_INA__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
HBridge_INA__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
HBridge_INA__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
HBridge_INA__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
HBridge_INA__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
HBridge_INA__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
HBridge_INA__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
HBridge_INA__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
HBridge_INA__PC EQU CYREG_PRT0_PC
HBridge_INA__PC2 EQU CYREG_PRT0_PC2
HBridge_INA__PORT EQU 0
HBridge_INA__PS EQU CYREG_PRT0_PS
HBridge_INA__SHIFT EQU 2

/* HBridge_INB */
HBridge_INB__0__DM__MASK EQU 0x1C0000
HBridge_INB__0__DM__SHIFT EQU 18
HBridge_INB__0__DR EQU CYREG_PRT0_DR
HBridge_INB__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
HBridge_INB__0__HSIOM_MASK EQU 0x0F000000
HBridge_INB__0__HSIOM_SHIFT EQU 24
HBridge_INB__0__INTCFG EQU CYREG_PRT0_INTCFG
HBridge_INB__0__INTSTAT EQU CYREG_PRT0_INTSTAT
HBridge_INB__0__MASK EQU 0x40
HBridge_INB__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
HBridge_INB__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
HBridge_INB__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
HBridge_INB__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
HBridge_INB__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
HBridge_INB__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
HBridge_INB__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
HBridge_INB__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
HBridge_INB__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
HBridge_INB__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
HBridge_INB__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
HBridge_INB__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
HBridge_INB__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
HBridge_INB__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
HBridge_INB__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
HBridge_INB__0__PC EQU CYREG_PRT0_PC
HBridge_INB__0__PC2 EQU CYREG_PRT0_PC2
HBridge_INB__0__PORT EQU 0
HBridge_INB__0__PS EQU CYREG_PRT0_PS
HBridge_INB__0__SHIFT EQU 6
HBridge_INB__DR EQU CYREG_PRT0_DR
HBridge_INB__INTCFG EQU CYREG_PRT0_INTCFG
HBridge_INB__INTSTAT EQU CYREG_PRT0_INTSTAT
HBridge_INB__MASK EQU 0x40
HBridge_INB__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
HBridge_INB__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
HBridge_INB__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
HBridge_INB__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
HBridge_INB__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
HBridge_INB__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
HBridge_INB__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
HBridge_INB__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
HBridge_INB__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
HBridge_INB__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
HBridge_INB__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
HBridge_INB__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
HBridge_INB__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
HBridge_INB__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
HBridge_INB__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
HBridge_INB__PC EQU CYREG_PRT0_PC
HBridge_INB__PC2 EQU CYREG_PRT0_PC2
HBridge_INB__PORT EQU 0
HBridge_INB__PS EQU CYREG_PRT0_PS
HBridge_INB__SHIFT EQU 6

/* HBridge_PWM */
HBridge_PWM__0__DM__MASK EQU 0xE00
HBridge_PWM__0__DM__SHIFT EQU 9
HBridge_PWM__0__DR EQU CYREG_PRT0_DR
HBridge_PWM__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
HBridge_PWM__0__HSIOM_MASK EQU 0x0000F000
HBridge_PWM__0__HSIOM_SHIFT EQU 12
HBridge_PWM__0__INTCFG EQU CYREG_PRT0_INTCFG
HBridge_PWM__0__INTSTAT EQU CYREG_PRT0_INTSTAT
HBridge_PWM__0__MASK EQU 0x08
HBridge_PWM__0__OUT_SEL EQU CYREG_UDB_PA0_CFG10
HBridge_PWM__0__OUT_SEL_SHIFT EQU 6
HBridge_PWM__0__OUT_SEL_VAL EQU 1
HBridge_PWM__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
HBridge_PWM__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
HBridge_PWM__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
HBridge_PWM__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
HBridge_PWM__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
HBridge_PWM__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
HBridge_PWM__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
HBridge_PWM__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
HBridge_PWM__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
HBridge_PWM__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
HBridge_PWM__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
HBridge_PWM__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
HBridge_PWM__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
HBridge_PWM__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
HBridge_PWM__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
HBridge_PWM__0__PC EQU CYREG_PRT0_PC
HBridge_PWM__0__PC2 EQU CYREG_PRT0_PC2
HBridge_PWM__0__PORT EQU 0
HBridge_PWM__0__PS EQU CYREG_PRT0_PS
HBridge_PWM__0__SHIFT EQU 3
HBridge_PWM__DR EQU CYREG_PRT0_DR
HBridge_PWM__INTCFG EQU CYREG_PRT0_INTCFG
HBridge_PWM__INTSTAT EQU CYREG_PRT0_INTSTAT
HBridge_PWM__MASK EQU 0x08
HBridge_PWM__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
HBridge_PWM__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
HBridge_PWM__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
HBridge_PWM__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
HBridge_PWM__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
HBridge_PWM__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
HBridge_PWM__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
HBridge_PWM__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
HBridge_PWM__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
HBridge_PWM__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
HBridge_PWM__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
HBridge_PWM__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
HBridge_PWM__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
HBridge_PWM__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
HBridge_PWM__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
HBridge_PWM__PC EQU CYREG_PRT0_PC
HBridge_PWM__PC2 EQU CYREG_PRT0_PC2
HBridge_PWM__PORT EQU 0
HBridge_PWM__PS EQU CYREG_PRT0_PS
HBridge_PWM__SHIFT EQU 3

/* PotFeedBack */
PotFeedBack__0__DM__MASK EQU 0xE00
PotFeedBack__0__DM__SHIFT EQU 9
PotFeedBack__0__DR EQU CYREG_PRT2_DR
PotFeedBack__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
PotFeedBack__0__HSIOM_MASK EQU 0x0000F000
PotFeedBack__0__HSIOM_SHIFT EQU 12
PotFeedBack__0__INTCFG EQU CYREG_PRT2_INTCFG
PotFeedBack__0__INTSTAT EQU CYREG_PRT2_INTSTAT
PotFeedBack__0__MASK EQU 0x08
PotFeedBack__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
PotFeedBack__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
PotFeedBack__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
PotFeedBack__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
PotFeedBack__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
PotFeedBack__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
PotFeedBack__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
PotFeedBack__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
PotFeedBack__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
PotFeedBack__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
PotFeedBack__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
PotFeedBack__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
PotFeedBack__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
PotFeedBack__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
PotFeedBack__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
PotFeedBack__0__PC EQU CYREG_PRT2_PC
PotFeedBack__0__PC2 EQU CYREG_PRT2_PC2
PotFeedBack__0__PORT EQU 2
PotFeedBack__0__PS EQU CYREG_PRT2_PS
PotFeedBack__0__SHIFT EQU 3
PotFeedBack__DR EQU CYREG_PRT2_DR
PotFeedBack__INTCFG EQU CYREG_PRT2_INTCFG
PotFeedBack__INTSTAT EQU CYREG_PRT2_INTSTAT
PotFeedBack__MASK EQU 0x08
PotFeedBack__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
PotFeedBack__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
PotFeedBack__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
PotFeedBack__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
PotFeedBack__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
PotFeedBack__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
PotFeedBack__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
PotFeedBack__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
PotFeedBack__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
PotFeedBack__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
PotFeedBack__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
PotFeedBack__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
PotFeedBack__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
PotFeedBack__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
PotFeedBack__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
PotFeedBack__PC EQU CYREG_PRT2_PC
PotFeedBack__PC2 EQU CYREG_PRT2_PC2
PotFeedBack__PORT EQU 2
PotFeedBack__PS EQU CYREG_PRT2_PS
PotFeedBack__SHIFT EQU 3

/* limitSwitch */
limitSwitch__0__DM__MASK EQU 0x07
limitSwitch__0__DM__SHIFT EQU 0
limitSwitch__0__DR EQU CYREG_PRT0_DR
limitSwitch__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
limitSwitch__0__HSIOM_MASK EQU 0x0000000F
limitSwitch__0__HSIOM_SHIFT EQU 0
limitSwitch__0__INTCFG EQU CYREG_PRT0_INTCFG
limitSwitch__0__INTSTAT EQU CYREG_PRT0_INTSTAT
limitSwitch__0__MASK EQU 0x01
limitSwitch__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
limitSwitch__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
limitSwitch__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
limitSwitch__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
limitSwitch__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
limitSwitch__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
limitSwitch__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
limitSwitch__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
limitSwitch__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
limitSwitch__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
limitSwitch__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
limitSwitch__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
limitSwitch__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
limitSwitch__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
limitSwitch__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
limitSwitch__0__PC EQU CYREG_PRT0_PC
limitSwitch__0__PC2 EQU CYREG_PRT0_PC2
limitSwitch__0__PORT EQU 0
limitSwitch__0__PS EQU CYREG_PRT0_PS
limitSwitch__0__SHIFT EQU 0
limitSwitch__DR EQU CYREG_PRT0_DR
limitSwitch__INTCFG EQU CYREG_PRT0_INTCFG
limitSwitch__INTSTAT EQU CYREG_PRT0_INTSTAT
limitSwitch__MASK EQU 0x01
limitSwitch__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
limitSwitch__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
limitSwitch__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
limitSwitch__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
limitSwitch__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
limitSwitch__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
limitSwitch__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
limitSwitch__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
limitSwitch__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
limitSwitch__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
limitSwitch__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
limitSwitch__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
limitSwitch__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
limitSwitch__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
limitSwitch__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
limitSwitch__PC EQU CYREG_PRT0_PC
limitSwitch__PC2 EQU CYREG_PRT0_PC2
limitSwitch__PORT EQU 0
limitSwitch__PS EQU CYREG_PRT0_PS
limitSwitch__SHIFT EQU 0
limitSwitch__SNAP EQU CYREG_PRT0_INTSTAT

/* timer_clock */
timer_clock__DIVIDER_MASK EQU 0x0000FFFF
timer_clock__ENABLE EQU CYREG_CLK_DIVIDER_B01
timer_clock__ENABLE_MASK EQU 0x80000000
timer_clock__MASK EQU 0x80000000
timer_clock__REGISTER EQU CYREG_CLK_DIVIDER_B01

/* TimeoutTimer */
TimeoutTimer_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT3_CC
TimeoutTimer_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT3_CC_BUFF
TimeoutTimer_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT3_COUNTER
TimeoutTimer_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT3_CTRL
TimeoutTimer_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT3_INTR
TimeoutTimer_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT3_INTR_MASK
TimeoutTimer_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT3_INTR_MASKED
TimeoutTimer_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT3_INTR_SET
TimeoutTimer_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT3_PERIOD
TimeoutTimer_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT3_PERIOD_BUFF
TimeoutTimer_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT3_STATUS
TimeoutTimer_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
TimeoutTimer_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x08
TimeoutTimer_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 3
TimeoutTimer_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x800
TimeoutTimer_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 11
TimeoutTimer_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x8000000
TimeoutTimer_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 27
TimeoutTimer_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x80000
TimeoutTimer_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 19
TimeoutTimer_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
TimeoutTimer_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x08
TimeoutTimer_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 3
TimeoutTimer_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
TimeoutTimer_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x08
TimeoutTimer_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 3
TimeoutTimer_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 3
TimeoutTimer_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT3_TR_CTRL0
TimeoutTimer_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT3_TR_CTRL1
TimeoutTimer_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT3_TR_CTRL2

/* AckTimeoutISR */
AckTimeoutISR__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
AckTimeoutISR__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
AckTimeoutISR__INTC_MASK EQU 0x02
AckTimeoutISR__INTC_NUMBER EQU 1
AckTimeoutISR__INTC_PRIOR_MASK EQU 0xC000
AckTimeoutISR__INTC_PRIOR_NUM EQU 3
AckTimeoutISR__INTC_PRIOR_REG EQU CYREG_CM0_IPR0
AckTimeoutISR__INTC_SET_EN_REG EQU CYREG_CM0_ISER
AckTimeoutISR__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* LED_TempInput */
LED_TempInput__0__DM__MASK EQU 0x1C0000
LED_TempInput__0__DM__SHIFT EQU 18
LED_TempInput__0__DR EQU CYREG_PRT2_DR
LED_TempInput__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
LED_TempInput__0__HSIOM_MASK EQU 0x0F000000
LED_TempInput__0__HSIOM_SHIFT EQU 24
LED_TempInput__0__INTCFG EQU CYREG_PRT2_INTCFG
LED_TempInput__0__INTSTAT EQU CYREG_PRT2_INTSTAT
LED_TempInput__0__MASK EQU 0x40
LED_TempInput__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
LED_TempInput__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
LED_TempInput__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
LED_TempInput__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
LED_TempInput__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
LED_TempInput__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
LED_TempInput__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
LED_TempInput__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
LED_TempInput__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
LED_TempInput__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
LED_TempInput__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
LED_TempInput__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
LED_TempInput__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
LED_TempInput__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
LED_TempInput__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
LED_TempInput__0__PC EQU CYREG_PRT2_PC
LED_TempInput__0__PC2 EQU CYREG_PRT2_PC2
LED_TempInput__0__PORT EQU 2
LED_TempInput__0__PS EQU CYREG_PRT2_PS
LED_TempInput__0__SHIFT EQU 6
LED_TempInput__DR EQU CYREG_PRT2_DR
LED_TempInput__INTCFG EQU CYREG_PRT2_INTCFG
LED_TempInput__INTSTAT EQU CYREG_PRT2_INTSTAT
LED_TempInput__MASK EQU 0x40
LED_TempInput__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
LED_TempInput__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
LED_TempInput__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
LED_TempInput__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
LED_TempInput__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
LED_TempInput__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
LED_TempInput__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
LED_TempInput__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
LED_TempInput__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
LED_TempInput__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
LED_TempInput__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
LED_TempInput__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
LED_TempInput__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
LED_TempInput__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
LED_TempInput__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
LED_TempInput__PC EQU CYREG_PRT2_PC
LED_TempInput__PC2 EQU CYREG_PRT2_PC2
LED_TempInput__PORT EQU 2
LED_TempInput__PS EQU CYREG_PRT2_PS
LED_TempInput__SHIFT EQU 6

/* SamplingTimer */
SamplingTimer_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT2_CC
SamplingTimer_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT2_CC_BUFF
SamplingTimer_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT2_COUNTER
SamplingTimer_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT2_CTRL
SamplingTimer_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT2_INTR
SamplingTimer_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT2_INTR_MASK
SamplingTimer_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT2_INTR_MASKED
SamplingTimer_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT2_INTR_SET
SamplingTimer_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT2_PERIOD
SamplingTimer_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT2_PERIOD_BUFF
SamplingTimer_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT2_STATUS
SamplingTimer_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
SamplingTimer_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x04
SamplingTimer_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 2
SamplingTimer_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x400
SamplingTimer_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 10
SamplingTimer_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x4000000
SamplingTimer_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 26
SamplingTimer_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x40000
SamplingTimer_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 18
SamplingTimer_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
SamplingTimer_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x04
SamplingTimer_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 2
SamplingTimer_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
SamplingTimer_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x04
SamplingTimer_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 2
SamplingTimer_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 2
SamplingTimer_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT2_TR_CTRL0
SamplingTimer_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT2_TR_CTRL1
SamplingTimer_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT2_TR_CTRL2

/* hallEffectISR */
hallEffectISR__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
hallEffectISR__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
hallEffectISR__INTC_MASK EQU 0x01
hallEffectISR__INTC_NUMBER EQU 0
hallEffectISR__INTC_PRIOR_MASK EQU 0xC0
hallEffectISR__INTC_PRIOR_NUM EQU 3
hallEffectISR__INTC_PRIOR_REG EQU CYREG_CM0_IPR0
hallEffectISR__INTC_SET_EN_REG EQU CYREG_CM0_ISER
hallEffectISR__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* modeChangeISR */
modeChangeISR__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
modeChangeISR__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
modeChangeISR__INTC_MASK EQU 0x20
modeChangeISR__INTC_NUMBER EQU 5
modeChangeISR__INTC_PRIOR_MASK EQU 0xC000
modeChangeISR__INTC_PRIOR_NUM EQU 3
modeChangeISR__INTC_PRIOR_REG EQU CYREG_CM0_IPR1
modeChangeISR__INTC_SET_EN_REG EQU CYREG_CM0_ISER
modeChangeISR__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* CommTimeoutISR */
CommTimeoutISR__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
CommTimeoutISR__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
CommTimeoutISR__INTC_MASK EQU 0x04
CommTimeoutISR__INTC_NUMBER EQU 2
CommTimeoutISR__INTC_PRIOR_MASK EQU 0xC00000
CommTimeoutISR__INTC_PRIOR_NUM EQU 3
CommTimeoutISR__INTC_PRIOR_REG EQU CYREG_CM0_IPR0
CommTimeoutISR__INTC_SET_EN_REG EQU CYREG_CM0_ISER
CommTimeoutISR__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* motorControlPWM */
motorControlPWM_PWMUDB_genblk1_ctrlreg__0__MASK EQU 0x01
motorControlPWM_PWMUDB_genblk1_ctrlreg__0__POS EQU 0
motorControlPWM_PWMUDB_genblk1_ctrlreg__1__MASK EQU 0x02
motorControlPWM_PWMUDB_genblk1_ctrlreg__1__POS EQU 1
motorControlPWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_02
motorControlPWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_UDB_W16_CTL_02
motorControlPWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_UDB_W16_CTL_02
motorControlPWM_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_UDB_W16_CTL_02
motorControlPWM_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_UDB_W16_CTL_02
motorControlPWM_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_UDB_W16_MSK_02
motorControlPWM_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_UDB_W16_MSK_02
motorControlPWM_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_UDB_W16_MSK_02
motorControlPWM_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_UDB_W16_MSK_02
motorControlPWM_PWMUDB_genblk1_ctrlreg__2__MASK EQU 0x04
motorControlPWM_PWMUDB_genblk1_ctrlreg__2__POS EQU 2
motorControlPWM_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
motorControlPWM_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
motorControlPWM_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_02
motorControlPWM_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_UDB_W8_CTL_02
motorControlPWM_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_UDB_CAT16_CTL_ST_02
motorControlPWM_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_UDB_W8_CTL_02
motorControlPWM_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_UDB_CAT16_CTL_ST_02
motorControlPWM_PWMUDB_genblk1_ctrlreg__MASK EQU 0x87
motorControlPWM_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_02
motorControlPWM_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_02
motorControlPWM_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_UDB_W8_MSK_02
motorControlPWM_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG EQU CYREG_UDB_W16_A0_01
motorControlPWM_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG EQU CYREG_UDB_W16_A1_01
motorControlPWM_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG EQU CYREG_UDB_W16_D0_01
motorControlPWM_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG EQU CYREG_UDB_W16_D1_01
motorControlPWM_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_01
motorControlPWM_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG EQU CYREG_UDB_W16_F0_01
motorControlPWM_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG EQU CYREG_UDB_W16_F1_01
motorControlPWM_PWMUDB_sP8_pwmdp_u0__A0_A1_REG EQU CYREG_UDB_CAT16_A_01
motorControlPWM_PWMUDB_sP8_pwmdp_u0__A0_REG EQU CYREG_UDB_W8_A0_01
motorControlPWM_PWMUDB_sP8_pwmdp_u0__A1_REG EQU CYREG_UDB_W8_A1_01
motorControlPWM_PWMUDB_sP8_pwmdp_u0__D0_D1_REG EQU CYREG_UDB_CAT16_D_01
motorControlPWM_PWMUDB_sP8_pwmdp_u0__D0_REG EQU CYREG_UDB_W8_D0_01
motorControlPWM_PWMUDB_sP8_pwmdp_u0__D1_REG EQU CYREG_UDB_W8_D1_01
motorControlPWM_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_01
motorControlPWM_PWMUDB_sP8_pwmdp_u0__F0_F1_REG EQU CYREG_UDB_CAT16_F_01
motorControlPWM_PWMUDB_sP8_pwmdp_u0__F0_REG EQU CYREG_UDB_W8_F0_01
motorControlPWM_PWMUDB_sP8_pwmdp_u0__F1_REG EQU CYREG_UDB_W8_F1_01
motorControlPWM_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_01
motorControlPWM_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_01

/* SamplingTimerISR */
SamplingTimerISR__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
SamplingTimerISR__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
SamplingTimerISR__INTC_MASK EQU 0x10
SamplingTimerISR__INTC_NUMBER EQU 4
SamplingTimerISR__INTC_PRIOR_MASK EQU 0xC0
SamplingTimerISR__INTC_PRIOR_NUM EQU 3
SamplingTimerISR__INTC_PRIOR_REG EQU CYREG_CM0_IPR1
SamplingTimerISR__INTC_SET_EN_REG EQU CYREG_CM0_ISER
SamplingTimerISR__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* overCurrentTimer */
overCurrentTimer_TimerUDB_rstSts_stsreg__0__MASK EQU 0x01
overCurrentTimer_TimerUDB_rstSts_stsreg__0__POS EQU 0
overCurrentTimer_TimerUDB_rstSts_stsreg__2__MASK EQU 0x04
overCurrentTimer_TimerUDB_rstSts_stsreg__2__POS EQU 2
overCurrentTimer_TimerUDB_rstSts_stsreg__3__MASK EQU 0x08
overCurrentTimer_TimerUDB_rstSts_stsreg__3__POS EQU 3
overCurrentTimer_TimerUDB_rstSts_stsreg__MASK EQU 0x0D
overCurrentTimer_TimerUDB_rstSts_stsreg__MASK_REG EQU CYREG_UDB_W8_MSK_03
overCurrentTimer_TimerUDB_rstSts_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_03
overCurrentTimer_TimerUDB_rstSts_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_03
overCurrentTimer_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_03
overCurrentTimer_TimerUDB_rstSts_stsreg__STATUS_CNT_REG EQU CYREG_UDB_CAT16_CTL_ST_03
overCurrentTimer_TimerUDB_rstSts_stsreg__STATUS_CONTROL_REG EQU CYREG_UDB_CAT16_CTL_ST_03
overCurrentTimer_TimerUDB_rstSts_stsreg__STATUS_REG EQU CYREG_UDB_W8_ST_03
overCurrentTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK EQU 0x80
overCurrentTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS EQU 7
overCurrentTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_03
overCurrentTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG EQU CYREG_UDB_W8_CTL_03
overCurrentTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG EQU CYREG_UDB_CAT16_CTL_ST_03
overCurrentTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG EQU CYREG_UDB_W8_CTL_03
overCurrentTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG EQU CYREG_UDB_CAT16_CTL_ST_03
overCurrentTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK EQU 0x80
overCurrentTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_03
overCurrentTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_03
overCurrentTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG EQU CYREG_UDB_W8_MSK_03
overCurrentTimer_TimerUDB_sT8_timerdp_u0__A0_A1_REG EQU CYREG_UDB_CAT16_A_03
overCurrentTimer_TimerUDB_sT8_timerdp_u0__A0_REG EQU CYREG_UDB_W8_A0_03
overCurrentTimer_TimerUDB_sT8_timerdp_u0__A1_REG EQU CYREG_UDB_W8_A1_03
overCurrentTimer_TimerUDB_sT8_timerdp_u0__D0_D1_REG EQU CYREG_UDB_CAT16_D_03
overCurrentTimer_TimerUDB_sT8_timerdp_u0__D0_REG EQU CYREG_UDB_W8_D0_03
overCurrentTimer_TimerUDB_sT8_timerdp_u0__D1_REG EQU CYREG_UDB_W8_D1_03
overCurrentTimer_TimerUDB_sT8_timerdp_u0__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_03
overCurrentTimer_TimerUDB_sT8_timerdp_u0__F0_F1_REG EQU CYREG_UDB_CAT16_F_03
overCurrentTimer_TimerUDB_sT8_timerdp_u0__F0_REG EQU CYREG_UDB_W8_F0_03
overCurrentTimer_TimerUDB_sT8_timerdp_u0__F1_REG EQU CYREG_UDB_W8_F1_03
overCurrentTimer_TimerUDB_sT8_timerdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_03
overCurrentTimer_TimerUDB_sT8_timerdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_03

/* SwitchNodeTempInput */
SwitchNodeTempInput__0__DM__MASK EQU 0xE00000
SwitchNodeTempInput__0__DM__SHIFT EQU 21
SwitchNodeTempInput__0__DR EQU CYREG_PRT2_DR
SwitchNodeTempInput__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
SwitchNodeTempInput__0__HSIOM_MASK EQU 0xF0000000
SwitchNodeTempInput__0__HSIOM_SHIFT EQU 28
SwitchNodeTempInput__0__INTCFG EQU CYREG_PRT2_INTCFG
SwitchNodeTempInput__0__INTSTAT EQU CYREG_PRT2_INTSTAT
SwitchNodeTempInput__0__MASK EQU 0x80
SwitchNodeTempInput__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
SwitchNodeTempInput__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
SwitchNodeTempInput__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
SwitchNodeTempInput__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
SwitchNodeTempInput__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
SwitchNodeTempInput__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
SwitchNodeTempInput__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
SwitchNodeTempInput__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
SwitchNodeTempInput__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
SwitchNodeTempInput__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
SwitchNodeTempInput__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
SwitchNodeTempInput__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
SwitchNodeTempInput__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
SwitchNodeTempInput__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
SwitchNodeTempInput__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
SwitchNodeTempInput__0__PC EQU CYREG_PRT2_PC
SwitchNodeTempInput__0__PC2 EQU CYREG_PRT2_PC2
SwitchNodeTempInput__0__PORT EQU 2
SwitchNodeTempInput__0__PS EQU CYREG_PRT2_PS
SwitchNodeTempInput__0__SHIFT EQU 7
SwitchNodeTempInput__DR EQU CYREG_PRT2_DR
SwitchNodeTempInput__INTCFG EQU CYREG_PRT2_INTCFG
SwitchNodeTempInput__INTSTAT EQU CYREG_PRT2_INTSTAT
SwitchNodeTempInput__MASK EQU 0x80
SwitchNodeTempInput__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
SwitchNodeTempInput__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
SwitchNodeTempInput__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
SwitchNodeTempInput__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
SwitchNodeTempInput__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
SwitchNodeTempInput__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
SwitchNodeTempInput__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
SwitchNodeTempInput__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
SwitchNodeTempInput__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
SwitchNodeTempInput__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
SwitchNodeTempInput__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
SwitchNodeTempInput__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
SwitchNodeTempInput__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
SwitchNodeTempInput__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
SwitchNodeTempInput__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
SwitchNodeTempInput__PC EQU CYREG_PRT2_PC
SwitchNodeTempInput__PC2 EQU CYREG_PRT2_PC2
SwitchNodeTempInput__PORT EQU 2
SwitchNodeTempInput__PS EQU CYREG_PRT2_PS
SwitchNodeTempInput__SHIFT EQU 7

/* overCurrentTimerISR */
overCurrentTimerISR__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
overCurrentTimerISR__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
overCurrentTimerISR__INTC_MASK EQU 0x40
overCurrentTimerISR__INTC_NUMBER EQU 6
overCurrentTimerISR__INTC_PRIOR_MASK EQU 0xC00000
overCurrentTimerISR__INTC_PRIOR_NUM EQU 3
overCurrentTimerISR__INTC_PRIOR_REG EQU CYREG_CM0_IPR1
overCurrentTimerISR__INTC_SET_EN_REG EQU CYREG_CM0_ISER
overCurrentTimerISR__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* Miscellaneous */
CYDEV_BCLK__HFCLK__HZ EQU 48000000
CYDEV_BCLK__HFCLK__KHZ EQU 48000
CYDEV_BCLK__HFCLK__MHZ EQU 48
CYDEV_BCLK__SYSCLK__HZ EQU 48000000
CYDEV_BCLK__SYSCLK__KHZ EQU 48000
CYDEV_BCLK__SYSCLK__MHZ EQU 48
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 18
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC4
CYDEV_CHIP_JTAG_ID EQU 0x04631193
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 18
CYDEV_CHIP_MEMBER_4D EQU 13
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 19
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 17
CYDEV_CHIP_MEMBER_4I EQU 23
CYDEV_CHIP_MEMBER_4J EQU 14
CYDEV_CHIP_MEMBER_4K EQU 15
CYDEV_CHIP_MEMBER_4L EQU 22
CYDEV_CHIP_MEMBER_4M EQU 21
CYDEV_CHIP_MEMBER_4N EQU 10
CYDEV_CHIP_MEMBER_4O EQU 7
CYDEV_CHIP_MEMBER_4P EQU 20
CYDEV_CHIP_MEMBER_4Q EQU 12
CYDEV_CHIP_MEMBER_4R EQU 8
CYDEV_CHIP_MEMBER_4S EQU 11
CYDEV_CHIP_MEMBER_4T EQU 9
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 16
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 24
CYDEV_CHIP_MEMBER_FM3 EQU 28
CYDEV_CHIP_MEMBER_FM4 EQU 29
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 25
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 26
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 27
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_4A
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_4A_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_READ_ACCELERATOR EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_PROTECT_KILL EQU 4
CYDEV_DEBUG_PROTECT_OPEN EQU 1
CYDEV_DEBUG_PROTECT EQU CYDEV_DEBUG_PROTECT_OPEN
CYDEV_DEBUG_PROTECT_PROTECTED EQU 2
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DFT_SELECT_CLK0 EQU 1
CYDEV_DFT_SELECT_CLK1 EQU 2
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_IMO_TRIMMED_BY_USB EQU 0
CYDEV_IMO_TRIMMED_BY_WCO EQU 0
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_STACK_SIZE EQU 0x0400
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 1
CYDEV_VDD EQU 5
CYDEV_VDD_MV EQU 5000
CYDEV_WDT_GENERATE_ISR EQU 1
CyDividerClock__DIVIDER_MASK EQU 0x0000FFFF
CyDividerClock__ENABLE EQU CYREG_CLK_DIVIDER_A00
CyDividerClock__ENABLE_MASK EQU 0x80000000
CyDividerClock__MASK EQU 0x80000000
CyDividerClock__REGISTER EQU CYREG_CLK_DIVIDER_A00
CYIPBLOCK_M0S8_CTBM_VERSION EQU 0
CYIPBLOCK_m0s8cpuss_VERSION EQU 0
CYIPBLOCK_m0s8csd_VERSION EQU 0
CYIPBLOCK_m0s8gpio2_VERSION EQU 0
CYIPBLOCK_m0s8hsiom4a_VERSION EQU 0
CYIPBLOCK_m0s8lcd_VERSION EQU 0
CYIPBLOCK_m0s8lpcomp_VERSION EQU 0
CYIPBLOCK_m0s8pclk_VERSION EQU 0
CYIPBLOCK_m0s8sar_VERSION EQU 0
CYIPBLOCK_m0s8scb_VERSION EQU 0
CYIPBLOCK_m0s8srssv2_VERSION EQU 1
CYIPBLOCK_m0s8tcpwm_VERSION EQU 0
CYIPBLOCK_m0s8udbif_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 2
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
