`timescale 1 ns/ 100 ps
module sum_res_vlg_tst();
// constants                                           

// test vector input registers
reg [1:0] a;
reg [1:0] b;
reg cin;
reg c;
// wires                                               
wire cout;
wire [1:0]  suma;

// assign statements (if any)                          
sum_res i1 (
// port map - connection between master ports and signals/registers   
	.a(a),
	.b(b),
	.cin(cin),
	.c(c),
	.cout(cout),
	.suma(suma)
);

initial                                                
begin                                                  
// code that executes only once                        
// insert code here --> begin                          
                                                       
// --> end                                             
$display("Running testbench");                       
end

always                                                 
// optional sensitivity list                           
// @(event1 or event2 or .... eventn)                  
begin                                                  
// code executes for every event on sensitivity list   
// insert code here --> begin                          
                                                       

	#50
	c=1'b1;
	a=2'b10;
	b=2'b10;
	cin=1'b0;

	#50
	c=1'b1;
	a=2'b10;
	b=2'b10;
	cin=1'b1;

	#50
	c=1'b0;
	a=2'b11;
	b=2'b11;
	cin=1'b1;

	#50
	c=1'b0;
	a=2'b10;
	b=2'b10;
	cin=1'b1;

	#50
	c=1'b0;
	a=2'b10;
	b=2'b01;
	cin=1'b1;

	#50
	c=1'b0;
	a=2'b01;
	b=2'b10;
	cin=1'b1;

	
// --> end                                             
end                                                    
endmodule