/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [14:0] celloutsig_0_0z;
  wire [14:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [7:0] celloutsig_0_12z;
  wire celloutsig_0_14z;
  wire celloutsig_0_18z;
  wire [7:0] celloutsig_0_1z;
  reg [3:0] celloutsig_0_20z;
  wire [3:0] celloutsig_0_21z;
  wire [3:0] celloutsig_0_2z;
  reg [6:0] celloutsig_0_3z;
  wire [3:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [8:0] celloutsig_0_8z;
  wire [32:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [2:0] celloutsig_1_11z;
  wire [2:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [25:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [17:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [2:0] celloutsig_1_6z;
  wire [9:0] celloutsig_1_7z;
  wire [2:0] celloutsig_1_8z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_11z = ~(celloutsig_0_6z & celloutsig_0_9z[18]);
  assign celloutsig_0_14z = ~(celloutsig_0_8z[3] & celloutsig_0_11z);
  assign celloutsig_1_5z = ~(celloutsig_1_4z[12] & celloutsig_1_3z);
  assign celloutsig_0_5z = ~(in_data[57] | celloutsig_0_0z[0]);
  assign celloutsig_0_7z = ~(celloutsig_0_3z[0] | celloutsig_0_3z[4]);
  assign celloutsig_0_18z = ~(celloutsig_0_0z[10] | celloutsig_0_10z[8]);
  assign celloutsig_1_2z = ~(celloutsig_1_0z | celloutsig_1_1z[6]);
  assign celloutsig_0_6z = ~(celloutsig_0_3z[2] ^ celloutsig_0_3z[3]);
  assign celloutsig_1_0z = ~(in_data[96] ^ in_data[97]);
  assign celloutsig_1_4z = { celloutsig_1_1z[24:9], celloutsig_1_3z, celloutsig_1_3z } & in_data[120:103];
  assign celloutsig_1_6z = { celloutsig_1_1z[18:17], celloutsig_1_3z } & celloutsig_1_4z[13:11];
  assign celloutsig_1_3z = in_data[166:157] || { celloutsig_1_1z[21:14], celloutsig_1_0z, celloutsig_1_2z };
  assign celloutsig_1_19z = celloutsig_1_7z[2] & ~(celloutsig_1_11z[1]);
  assign celloutsig_1_11z = celloutsig_1_1z[18] ? celloutsig_1_6z : celloutsig_1_1z[15:13];
  assign celloutsig_0_4z = celloutsig_0_3z[5] ? celloutsig_0_0z[10:7] : celloutsig_0_1z[3:0];
  assign celloutsig_0_9z = celloutsig_0_7z ? { celloutsig_0_0z[14:1], celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_2z, 1'h1 } : { in_data[45:37], 1'h0, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_4z };
  assign celloutsig_0_12z = celloutsig_0_5z ? celloutsig_0_10z[9:2] : celloutsig_0_0z[7:0];
  assign celloutsig_0_21z = { celloutsig_0_12z[7:6], celloutsig_0_14z, celloutsig_0_14z } | celloutsig_0_4z;
  assign celloutsig_1_1z = in_data[122:97] | { in_data[143:120], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_8z = in_data[142:140] | celloutsig_1_4z[8:6];
  assign celloutsig_0_0z = in_data[93:79] <<< in_data[17:3];
  assign celloutsig_1_18z = celloutsig_1_8z <<< in_data[169:167];
  assign celloutsig_0_10z = { celloutsig_0_3z[5:1], celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_7z } <<< { in_data[12:8], celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_1z };
  assign celloutsig_0_1z = celloutsig_0_0z[13:6] <<< in_data[70:63];
  assign celloutsig_0_2z = in_data[71:68] <<< celloutsig_0_0z[9:6];
  assign celloutsig_1_7z = celloutsig_1_1z[12:3] <<< { celloutsig_1_4z[0], celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_5z };
  assign celloutsig_0_8z = { celloutsig_0_6z, celloutsig_0_1z } ^ in_data[24:16];
  always_latch
    if (clkin_data[32]) celloutsig_0_3z = 7'h00;
    else if (celloutsig_1_18z[0]) celloutsig_0_3z = { celloutsig_0_2z[3:1], celloutsig_0_2z };
  always_latch
    if (!clkin_data[32]) celloutsig_0_20z = 4'h0;
    else if (celloutsig_1_18z[0]) celloutsig_0_20z = { celloutsig_0_1z[2:0], celloutsig_0_18z };
  assign { out_data[130:128], out_data[96], out_data[35:32], out_data[3:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_20z, celloutsig_0_21z };
endmodule
