
*** Running vivado
    with args -log RAT_wrapper.vds -m64 -mode batch -messageDb vivado.pb -notrace -source RAT_wrapper.tcl


****** Vivado v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source RAT_wrapper.tcl -notrace
Command: synth_design -top RAT_wrapper -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 21808 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 272.926 ; gain = 66.465
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'RAT_wrapper' [C:/Users/NWang/OneDrive/Others/Documents/GitHub/rat-cpu/rat7_mcu/rat7_mcu.srcs/sources_1/new/RAT_WRAPPER.vhd:26]
INFO: [Synth 8-3491] module 'rat_mcu' declared at 'C:/Users/NWang/OneDrive/Others/Documents/GitHub/rat-cpu/rat7_mcu/rat7_mcu.srcs/sources_1/new/rat_mcu.vhd:22' bound to instance 'CPU' of component 'rat_mcu' [C:/Users/NWang/OneDrive/Others/Documents/GitHub/rat-cpu/rat7_mcu/rat7_mcu.srcs/sources_1/new/RAT_WRAPPER.vhd:100]
INFO: [Synth 8-638] synthesizing module 'rat_mcu' [C:/Users/NWang/OneDrive/Others/Documents/GitHub/rat-cpu/rat7_mcu/rat7_mcu.srcs/sources_1/new/rat_mcu.vhd:33]
INFO: [Synth 8-3491] module 'pc_wrapper' declared at 'C:/Users/NWang/OneDrive/Others/Documents/GitHub/rat-cpu/rat7_mcu/rat7_mcu.srcs/sources_1/new/rat2.vhd:19' bound to instance 'pc1' of component 'pc_wrapper' [C:/Users/NWang/OneDrive/Others/Documents/GitHub/rat-cpu/rat7_mcu/rat7_mcu.srcs/sources_1/new/rat_mcu.vhd:207]
INFO: [Synth 8-638] synthesizing module 'pc_wrapper' [C:/Users/NWang/OneDrive/Others/Documents/GitHub/rat-cpu/rat7_mcu/rat7_mcu.srcs/sources_1/new/rat2.vhd:31]
INFO: [Synth 8-3491] module 'mux_4to1' declared at 'C:/Users/NWang/OneDrive/Others/Documents/GitHub/rat-cpu/rat7_mcu/rat7_mcu.srcs/sources_1/new/mux_4to1.vhd:18' bound to instance 'mux1' of component 'mux_4to1' [C:/Users/NWang/OneDrive/Others/Documents/GitHub/rat-cpu/rat7_mcu/rat7_mcu.srcs/sources_1/new/rat2.vhd:59]
INFO: [Synth 8-638] synthesizing module 'mux_4to1' [C:/Users/NWang/OneDrive/Others/Documents/GitHub/rat-cpu/rat7_mcu/rat7_mcu.srcs/sources_1/new/mux_4to1.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'mux_4to1' (1#1) [C:/Users/NWang/OneDrive/Others/Documents/GitHub/rat-cpu/rat7_mcu/rat7_mcu.srcs/sources_1/new/mux_4to1.vhd:27]
INFO: [Synth 8-3491] module 'pc' declared at 'C:/Users/NWang/OneDrive/Others/Documents/GitHub/rat-cpu/rat7_mcu/rat7_mcu.srcs/sources_1/new/pc.vhd:20' bound to instance 'pc1' of component 'pc' [C:/Users/NWang/OneDrive/Others/Documents/GitHub/rat-cpu/rat7_mcu/rat7_mcu.srcs/sources_1/new/rat2.vhd:67]
INFO: [Synth 8-638] synthesizing module 'pc' [C:/Users/NWang/OneDrive/Others/Documents/GitHub/rat-cpu/rat7_mcu/rat7_mcu.srcs/sources_1/new/pc.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'pc' (2#1) [C:/Users/NWang/OneDrive/Others/Documents/GitHub/rat-cpu/rat7_mcu/rat7_mcu.srcs/sources_1/new/pc.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'pc_wrapper' (3#1) [C:/Users/NWang/OneDrive/Others/Documents/GitHub/rat-cpu/rat7_mcu/rat7_mcu.srcs/sources_1/new/rat2.vhd:31]
INFO: [Synth 8-3491] module 'prog_rom' declared at 'C:/Users/NWang/OneDrive/Others/Documents/GitHub/rat-cpu/rat7_mcu/rat7_mcu.srcs/sources_1/new/prog_rom.vhd:21' bound to instance 'prog_rom1' of component 'prog_rom' [C:/Users/NWang/OneDrive/Others/Documents/GitHub/rat-cpu/rat7_mcu/rat7_mcu.srcs/sources_1/new/rat_mcu.vhd:218]
INFO: [Synth 8-638] synthesizing module 'prog_rom' [C:/Users/NWang/OneDrive/Others/Documents/GitHub/rat-cpu/rat7_mcu/rat7_mcu.srcs/sources_1/new/prog_rom.vhd:29]
	Parameter INIT bound to: 20'b00000000000000000000 
	Parameter INITP_00 bound to: 256'b0010001011001011001000101100101100100000101100100011001011001000111100101100111000110111001110001101110011100011011100111000111011001110001110110011100011101111001110001110001101000000111000110100000011100011000000111000110000001110001100001111111111111100 
	Parameter INITP_01 bound to: 256'b0011110011100011000000111000110000111000111111001110001100001110001100001110001100001110001101001101001101001101001101011101110111011101110011100011010111011100111000110111110111001110001111011101110011100011110111111100111000100001100010110010000110001011 
	Parameter INITP_02 bound to: 256'b0100100010001011101110110100001000000000010011111101110100110111001110101010100000110011110100111000001100111100111000001100111101001110000011001111001110000011100110001100001110100011000011100110001100001110111011110011100011111100111000111100110011100011 
	Parameter INITP_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100111011110000 
	Parameter INITP_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_00 bound to: 256'b0100010000001001100010111010000101010100010000000011010000000001100000000110101100000011000010100000001100010000010000110000100101100010101010100110000100001111011010110000000101101010000000000111010000000000010111101000000101111110000000010000000000000000 
	Parameter INIT_01 bound to: 256'b0000011000000000010010100101100001000110000010011000101110100001010101000100000000110100000001001000000011011011000001011010010100000101000100100100010100001001100010111010000101010100010000000011010000000010100000001010001100000100101011110000010000010001 
	Parameter INIT_02 bound to: 256'b1000110000000001010101000100000000110100111000001000101110100001010101000100000000110100000100001000000101011011000001111000011100000111000000010100101001011000010001110000100110001011101000010101010001000000001101000000100010000001000110110000011000011111 
	Parameter INIT_03 bound to: 256'b0110101010101011100010111010000101011111010000000011111100000010100000011110101100001010111111110010101010101010011010100101010110001011101000010101111101000000001111110000000110000001101100110000101000010001000010101101101101101010001101010111111100000000 
	Parameter INIT_04 bound to: 256'b0000101001111111000010100000001101101010111111101000101110100001010111110100000000111111000010001000001001011011000010101111111000001010000000100110101001111111100010111010000101011111010000000011111100000100100000100010001100001010111111110100101001010100 
	Parameter INIT_05 bound to: 256'b0000010001110111011001000111011110001011101000011000000100000001011000010000000010001100000000010101111101000000001111111110000010000010110010110000101011011111001010100000000001101010101111101000101110100001010111110100000000111111000100001000001010010011 
	Parameter INIT_06 bound to: 256'b1000001110000000110000010000010010000011100000001000101110100001100000010000010001000001010000001000001101010000110000010000001010000011010100110000010001100110100010111010000110000001000000100100000101000000100000110001100011000001000000011000001100011010 
	Parameter INIT_07 bound to: 256'b1000010000000000110000010001000010100100000000011000010000010001011001000111011110001011101000011000000100010000010000010100000010000011110000001100000100001000101000111100000010000100010101010110010011111111100010111010000110000001000010000100000101000000 
	Parameter INIT_08 bound to: 256'b1000010010000000110000010100000010100100100000001000000000000001110001000001000110001011101000011000000101000000010000010100000010000100010000001100000100100000101001000100000110000000000000001000010011111111100010111010000110000001001000000100000101000000 
	Parameter INIT_09 bound to: 256'b0110000000010001010000010000000001100001110100011000101110100001010111110100000000111111000000011000010011011011000000010101000010000001111111110010000000000001011000000101000001011111010000000111111100000000100011000000000101000001010000001000000110000000 
	Parameter INIT_0A bound to: 256'b0101111101000000001111110000010010000101011110110000000100100010001000010000001010100000111111110110000000100010010000010000000001100001111111111000101110100001010111110100000000111111000000101000010100101011000000010001000110000001110100000010000000000001 
	Parameter INIT_0B bound to: 256'b0110000000110011001000000000000101100000001000100010000000000001011000000001000110001011101000010101111101000000001111110000100010000101110010110000000101000010001000010000001000100000000000010110000001000010010000010000000001100001000000001000101110100001 
	Parameter INIT_0C bound to: 256'b0000000100100010001000010000001010000110101010110000000100110011001000010000001010000110101010110000000101000100001000010000001010000110101010110000000101010101001000010000001000100000000000010110000001010101001000000000000101100000010001000010000000000001 
	Parameter INIT_0D bound to: 256'b1000011100001011000000011000100010001011000100011000101110100001010111110100000000111111001000001000011011011011000000010111011110001011000000011000101110100001010111110100000000111111000100001000011010101011000000010001000100100001000000101000011010101011 
	Parameter INIT_0E bound to: 256'b1000101110100001010101000100000000110100000000011000011101110011000010100000000101101010000000010111010000000000100011000000000101011111010000000011111110000000100001110011101100000000010110011000101100111001100010111010000101011111010000000011111101000000 
	Parameter INIT_0F bound to: 256'b0100110110101010011101010000001010101010000000101000101110100001010101000100000000110100000001001000011111011011000011000000000101001100010110100100101001011011100010111010000101010100010000000011010000000010100001111010001100001011000000010100101101010001 
	Parameter INIT_10 bound to: 256'b0000110000000001100011110000010010101010000001001000101110100001010101000100000000110100000100001000100001011011000011100000000110001110000000110100101010110011011101100000001110001011101000010101010001000000001101000000100010001000000110110000110100000001 
	Parameter INIT_11 bound to: 256'b1000000000000001001001000000001010001011101000010100000101000000000000010010000110001000111000110000001000000011100000100000001001100010000000010010010000000001011001000000000001100001000000001000110000000001010101000100000000110100111000001000100010010011 
	Parameter INIT_12 bound to: 256'b1110001000000011100000000000000100100100000010001000101110100001010000010100000000000001001000011000100101011011000000100000010111000010000000100010010000000100100010111010000101000001010000000000000100100001100010010010001100000010000001111010001000000011 
	Parameter INIT_13 bound to: 256'b1000000000000001100010111010000101001111010000000010111100000001100010011110101101001100010100000110110000001001001010100101100001101011000001000110101000000101100011000000000101000001010000000010000111110000000000010010000110001001101000110000001000000001 
	Parameter INIT_14 bound to: 256'b0010111100000100100010101000001101001100010100000110110000000001001010100101101001101011000001000110101000000101100010111010000101001111010000000010111100000010100010100011101101001100010100000110110000001010001010100101100101101011000001000110101000000101 
	Parameter INIT_15 bound to: 256'b1000101011111000010011110100000000101111100000000010111101000000001011110010000000101111000100000010111100001000100010101111001101001100010100000110110000000010001010100101101101101011000000100110101000000101100000000000000110001011101000010100111101000000 
	Parameter INIT_16 bound to: 256'b0100000000100001010000010000000101000100000010010010000000001000100000000000001010001011011000010110001100001010011000010000000101100000000000011000000000000010011000011000100010000000000000101000101100101001011000010011000010000000000000100110000101110111 
	Parameter INIT_17 bound to: 256'b1000000000000010100010111010101100111101000000001000101110111011001111000000000010001011110010111101101100000001011110110101111011011100000000010111110011111111110111010000000101111101111111111000000000000010100010110110000110001011100110101100001100000001 
	Parameter INIT_18 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000101000101110100001010111101000000110011110000000010101111101000000011111110000000010001011101000011000101110100001 
	Parameter INIT_19 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_20 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_21 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_22 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_23 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_24 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_25 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_26 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_27 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_28 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_29 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_30 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_31 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_32 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_33 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_34 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_35 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_36 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_37 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_38 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_39 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter SRVAL bound to: 20'b00000000000000000000 
	Parameter WRITE_MODE bound to: WRITE_FIRST - type: string 
INFO: [Synth 8-113] binding component instance 'ram_1024_x_18' to cell 'RAMB16_S18' [C:/Users/NWang/OneDrive/Others/Documents/GitHub/rat-cpu/rat7_mcu/rat7_mcu.srcs/sources_1/new/prog_rom.vhd:194]
INFO: [Synth 8-256] done synthesizing module 'prog_rom' (4#1) [C:/Users/NWang/OneDrive/Others/Documents/GitHub/rat-cpu/rat7_mcu/rat7_mcu.srcs/sources_1/new/prog_rom.vhd:29]
INFO: [Synth 8-3491] module 'REG_FILE' declared at 'C:/Users/NWang/OneDrive/Others/Documents/GitHub/rat-cpu/rat7_mcu/rat7_mcu.srcs/sources_1/new/register_file.vhd:20' bound to instance 'reg_file1' of component 'REG_FILE' [C:/Users/NWang/OneDrive/Others/Documents/GitHub/rat-cpu/rat7_mcu/rat7_mcu.srcs/sources_1/new/rat_mcu.vhd:224]
INFO: [Synth 8-638] synthesizing module 'REG_FILE' [C:/Users/NWang/OneDrive/Others/Documents/GitHub/rat-cpu/rat7_mcu/rat7_mcu.srcs/sources_1/new/register_file.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'REG_FILE' (5#1) [C:/Users/NWang/OneDrive/Others/Documents/GitHub/rat-cpu/rat7_mcu/rat7_mcu.srcs/sources_1/new/register_file.vhd:30]
INFO: [Synth 8-3491] module 'mux_rf' declared at 'C:/Users/NWang/OneDrive/Others/Documents/GitHub/rat-cpu/rat7_mcu/rat7_mcu.srcs/sources_1/new/mux_rf.vhd:18' bound to instance 'mux_rf1' of component 'mux_rf' [C:/Users/NWang/OneDrive/Others/Documents/GitHub/rat-cpu/rat7_mcu/rat7_mcu.srcs/sources_1/new/rat_mcu.vhd:232]
INFO: [Synth 8-638] synthesizing module 'mux_rf' [C:/Users/NWang/OneDrive/Others/Documents/GitHub/rat-cpu/rat7_mcu/rat7_mcu.srcs/sources_1/new/mux_rf.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'mux_rf' (6#1) [C:/Users/NWang/OneDrive/Others/Documents/GitHub/rat-cpu/rat7_mcu/rat7_mcu.srcs/sources_1/new/mux_rf.vhd:27]
INFO: [Synth 8-3491] module 'rat_alu' declared at 'C:/Users/NWang/OneDrive/Others/Documents/GitHub/rat-cpu/rat7_mcu/rat7_mcu.srcs/sources_1/new/rat_alu.vhd:20' bound to instance 'alu1' of component 'rat_alu' [C:/Users/NWang/OneDrive/Others/Documents/GitHub/rat-cpu/rat7_mcu/rat7_mcu.srcs/sources_1/new/rat_mcu.vhd:241]
INFO: [Synth 8-638] synthesizing module 'rat_alu' [C:/Users/NWang/OneDrive/Others/Documents/GitHub/rat-cpu/rat7_mcu/rat7_mcu.srcs/sources_1/new/rat_alu.vhd:30]
INFO: [Synth 8-226] default block is never used [C:/Users/NWang/OneDrive/Others/Documents/GitHub/rat-cpu/rat7_mcu/rat7_mcu.srcs/sources_1/new/rat_alu.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'rat_alu' (7#1) [C:/Users/NWang/OneDrive/Others/Documents/GitHub/rat-cpu/rat7_mcu/rat7_mcu.srcs/sources_1/new/rat_alu.vhd:30]
INFO: [Synth 8-3491] module 'mux_2T1' declared at 'C:/Users/NWang/OneDrive/Others/Documents/GitHub/rat-cpu/rat7_mcu/rat7_mcu.srcs/sources_1/new/mux_2T1.vhd:16' bound to instance 'mux_rf_alu' of component 'mux_2T1' [C:/Users/NWang/OneDrive/Others/Documents/GitHub/rat-cpu/rat7_mcu/rat7_mcu.srcs/sources_1/new/rat_mcu.vhd:249]
INFO: [Synth 8-638] synthesizing module 'mux_2T1' [C:/Users/NWang/OneDrive/Others/Documents/GitHub/rat-cpu/rat7_mcu/rat7_mcu.srcs/sources_1/new/mux_2T1.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'mux_2T1' (8#1) [C:/Users/NWang/OneDrive/Others/Documents/GitHub/rat-cpu/rat7_mcu/rat7_mcu.srcs/sources_1/new/mux_2T1.vhd:23]
INFO: [Synth 8-3491] module 'control_unit' declared at 'C:/Users/NWang/OneDrive/Others/Documents/GitHub/rat-cpu/rat7_mcu/rat7_mcu.srcs/sources_1/new/control_unit.vhd:19' bound to instance 'cu1' of component 'control_unit' [C:/Users/NWang/OneDrive/Others/Documents/GitHub/rat-cpu/rat7_mcu/rat7_mcu.srcs/sources_1/new/rat_mcu.vhd:256]
INFO: [Synth 8-638] synthesizing module 'control_unit' [C:/Users/NWang/OneDrive/Others/Documents/GitHub/rat-cpu/rat7_mcu/rat7_mcu.srcs/sources_1/new/control_unit.vhd:61]
WARNING: [Synth 8-614] signal 'c_flag' is read in the process but is not in the sensitivity list [C:/Users/NWang/OneDrive/Others/Documents/GitHub/rat-cpu/rat7_mcu/rat7_mcu.srcs/sources_1/new/control_unit.vhd:82]
WARNING: [Synth 8-614] signal 'z_flag' is read in the process but is not in the sensitivity list [C:/Users/NWang/OneDrive/Others/Documents/GitHub/rat-cpu/rat7_mcu/rat7_mcu.srcs/sources_1/new/control_unit.vhd:82]
INFO: [Synth 8-256] done synthesizing module 'control_unit' (9#1) [C:/Users/NWang/OneDrive/Others/Documents/GitHub/rat-cpu/rat7_mcu/rat7_mcu.srcs/sources_1/new/control_unit.vhd:61]
INFO: [Synth 8-3491] module 'd_flip_flop' declared at 'C:/Users/NWang/OneDrive/Others/Documents/GitHub/rat-cpu/rat7_mcu/rat7_mcu.srcs/sources_1/new/d_flip_flop.vhd:17' bound to instance 'cf1' of component 'd_flip_flop' [C:/Users/NWang/OneDrive/Others/Documents/GitHub/rat-cpu/rat7_mcu/rat7_mcu.srcs/sources_1/new/rat_mcu.vhd:296]
INFO: [Synth 8-638] synthesizing module 'd_flip_flop' [C:/Users/NWang/OneDrive/Others/Documents/GitHub/rat-cpu/rat7_mcu/rat7_mcu.srcs/sources_1/new/d_flip_flop.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'd_flip_flop' (10#1) [C:/Users/NWang/OneDrive/Others/Documents/GitHub/rat-cpu/rat7_mcu/rat7_mcu.srcs/sources_1/new/d_flip_flop.vhd:26]
INFO: [Synth 8-3491] module 'd_flip_flop' declared at 'C:/Users/NWang/OneDrive/Others/Documents/GitHub/rat-cpu/rat7_mcu/rat7_mcu.srcs/sources_1/new/d_flip_flop.vhd:17' bound to instance 'zf1' of component 'd_flip_flop' [C:/Users/NWang/OneDrive/Others/Documents/GitHub/rat-cpu/rat7_mcu/rat7_mcu.srcs/sources_1/new/rat_mcu.vhd:304]
INFO: [Synth 8-3491] module 'd_flip_flop' declared at 'C:/Users/NWang/OneDrive/Others/Documents/GitHub/rat-cpu/rat7_mcu/rat7_mcu.srcs/sources_1/new/d_flip_flop.vhd:17' bound to instance 'if1' of component 'd_flip_flop' [C:/Users/NWang/OneDrive/Others/Documents/GitHub/rat-cpu/rat7_mcu/rat7_mcu.srcs/sources_1/new/rat_mcu.vhd:312]
INFO: [Synth 8-3491] module 'scratch_ram' declared at 'C:/Users/NWang/OneDrive/Others/Documents/GitHub/rat-cpu/rat3/rat3.srcs/sources_1/new/Scratch_RAM.vhd:20' bound to instance 'scr_ram1' of component 'scratch_ram' [C:/Users/NWang/OneDrive/Others/Documents/GitHub/rat-cpu/rat7_mcu/rat7_mcu.srcs/sources_1/new/rat_mcu.vhd:322]
INFO: [Synth 8-638] synthesizing module 'scratch_ram' [C:/Users/NWang/OneDrive/Others/Documents/GitHub/rat-cpu/rat3/rat3.srcs/sources_1/new/Scratch_RAM.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'scratch_ram' (11#1) [C:/Users/NWang/OneDrive/Others/Documents/GitHub/rat-cpu/rat3/rat3.srcs/sources_1/new/Scratch_RAM.vhd:28]
INFO: [Synth 8-3491] module 'mux_rf' declared at 'C:/Users/NWang/OneDrive/Others/Documents/GitHub/rat-cpu/rat7_mcu/rat7_mcu.srcs/sources_1/new/mux_rf.vhd:18' bound to instance 'mux_scr_addr' of component 'mux_rf' [C:/Users/NWang/OneDrive/Others/Documents/GitHub/rat-cpu/rat7_mcu/rat7_mcu.srcs/sources_1/new/rat_mcu.vhd:329]
INFO: [Synth 8-3491] module 'mux_2to1' declared at 'C:/Users/NWang/OneDrive/Others/Documents/GitHub/rat-cpu/rat7_mcu/rat7_mcu.srcs/sources_1/new/mux_scr_data_in.vhd:18' bound to instance 'mux_scr_data_in' of component 'mux_2to1' [C:/Users/NWang/OneDrive/Others/Documents/GitHub/rat-cpu/rat7_mcu/rat7_mcu.srcs/sources_1/new/rat_mcu.vhd:337]
INFO: [Synth 8-638] synthesizing module 'mux_2to1' [C:/Users/NWang/OneDrive/Others/Documents/GitHub/rat-cpu/rat7_mcu/rat7_mcu.srcs/sources_1/new/mux_scr_data_in.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'mux_2to1' (12#1) [C:/Users/NWang/OneDrive/Others/Documents/GitHub/rat-cpu/rat7_mcu/rat7_mcu.srcs/sources_1/new/mux_scr_data_in.vhd:25]
INFO: [Synth 8-3491] module 'stack_pointer' declared at 'C:/Users/NWang/OneDrive/Others/Documents/GitHub/rat-cpu/rat7_sp/rat7/rat7.srcs/sources_1/new/stack_pointer.vhd:18' bound to instance 'sp' of component 'stack_pointer' [C:/Users/NWang/OneDrive/Others/Documents/GitHub/rat-cpu/rat7_mcu/rat7_mcu.srcs/sources_1/new/rat_mcu.vhd:344]
INFO: [Synth 8-638] synthesizing module 'stack_pointer' [C:/Users/NWang/OneDrive/Others/Documents/GitHub/rat-cpu/rat7_sp/rat7/rat7.srcs/sources_1/new/stack_pointer.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'stack_pointer' (13#1) [C:/Users/NWang/OneDrive/Others/Documents/GitHub/rat-cpu/rat7_sp/rat7/rat7.srcs/sources_1/new/stack_pointer.vhd:28]
CRITICAL WARNING: [Synth 8-3352] multi-driven net FROM_STACK[0] with 1st driver pin 'rat_mcu:/scr_ram1/data_out[0]' [C:/Users/NWang/OneDrive/Others/Documents/GitHub/rat-cpu/rat7_mcu/rat7_mcu.srcs/sources_1/new/rat_mcu.vhd:207]
CRITICAL WARNING: [Synth 8-3352] multi-driven net FROM_STACK[0] with 2nd driver pin 'GND' [C:/Users/NWang/OneDrive/Others/Documents/GitHub/rat-cpu/rat7_mcu/rat7_mcu.srcs/sources_1/new/rat_mcu.vhd:207]
CRITICAL WARNING: [Synth 8-5559] multi-driven net FROM_STACK[0] is connected to constant driver, other driver is ignored [C:/Users/NWang/OneDrive/Others/Documents/GitHub/rat-cpu/rat7_mcu/rat7_mcu.srcs/sources_1/new/rat_mcu.vhd:207]
CRITICAL WARNING: [Synth 8-3352] multi-driven net scr_we with 1st driver pin 'rat_mcu:/cu1/scr_we' [C:/Users/NWang/OneDrive/Others/Documents/GitHub/rat-cpu/rat7_mcu/rat7_mcu.srcs/sources_1/new/rat_mcu.vhd:322]
CRITICAL WARNING: [Synth 8-3352] multi-driven net scr_we with 2nd driver pin 'GND' [C:/Users/NWang/OneDrive/Others/Documents/GitHub/rat-cpu/rat7_mcu/rat7_mcu.srcs/sources_1/new/rat_mcu.vhd:322]
CRITICAL WARNING: [Synth 8-5559] multi-driven net scr_we is connected to constant driver, other driver is ignored [C:/Users/NWang/OneDrive/Others/Documents/GitHub/rat-cpu/rat7_mcu/rat7_mcu.srcs/sources_1/new/rat_mcu.vhd:322]
CRITICAL WARNING: [Synth 8-3352] multi-driven net ld with 1st driver pin 'rat_mcu:/cu1/sp_ld' [C:/Users/NWang/OneDrive/Others/Documents/GitHub/rat-cpu/rat7_mcu/rat7_mcu.srcs/sources_1/new/rat_mcu.vhd:344]
CRITICAL WARNING: [Synth 8-3352] multi-driven net ld with 2nd driver pin 'GND' [C:/Users/NWang/OneDrive/Others/Documents/GitHub/rat-cpu/rat7_mcu/rat7_mcu.srcs/sources_1/new/rat_mcu.vhd:344]
CRITICAL WARNING: [Synth 8-5559] multi-driven net ld is connected to constant driver, other driver is ignored [C:/Users/NWang/OneDrive/Others/Documents/GitHub/rat-cpu/rat7_mcu/rat7_mcu.srcs/sources_1/new/rat_mcu.vhd:344]
CRITICAL WARNING: [Synth 8-3352] multi-driven net incr with 1st driver pin 'rat_mcu:/cu1/sp_incr' [C:/Users/NWang/OneDrive/Others/Documents/GitHub/rat-cpu/rat7_mcu/rat7_mcu.srcs/sources_1/new/rat_mcu.vhd:344]
CRITICAL WARNING: [Synth 8-3352] multi-driven net incr with 2nd driver pin 'GND' [C:/Users/NWang/OneDrive/Others/Documents/GitHub/rat-cpu/rat7_mcu/rat7_mcu.srcs/sources_1/new/rat_mcu.vhd:344]
CRITICAL WARNING: [Synth 8-5559] multi-driven net incr is connected to constant driver, other driver is ignored [C:/Users/NWang/OneDrive/Others/Documents/GitHub/rat-cpu/rat7_mcu/rat7_mcu.srcs/sources_1/new/rat_mcu.vhd:344]
CRITICAL WARNING: [Synth 8-3352] multi-driven net decr with 1st driver pin 'rat_mcu:/cu1/sp_decr' [C:/Users/NWang/OneDrive/Others/Documents/GitHub/rat-cpu/rat7_mcu/rat7_mcu.srcs/sources_1/new/rat_mcu.vhd:344]
CRITICAL WARNING: [Synth 8-3352] multi-driven net decr with 2nd driver pin 'GND' [C:/Users/NWang/OneDrive/Others/Documents/GitHub/rat-cpu/rat7_mcu/rat7_mcu.srcs/sources_1/new/rat_mcu.vhd:344]
CRITICAL WARNING: [Synth 8-5559] multi-driven net decr is connected to constant driver, other driver is ignored [C:/Users/NWang/OneDrive/Others/Documents/GitHub/rat-cpu/rat7_mcu/rat7_mcu.srcs/sources_1/new/rat_mcu.vhd:344]
CRITICAL WARNING: [Synth 8-3352] multi-driven net sel with 1st driver pin 'rat_mcu:/cu1/scr_data_sel' [C:/Users/NWang/OneDrive/Others/Documents/GitHub/rat-cpu/rat7_mcu/rat7_mcu.srcs/sources_1/new/rat_mcu.vhd:337]
CRITICAL WARNING: [Synth 8-3352] multi-driven net sel with 2nd driver pin 'GND' [C:/Users/NWang/OneDrive/Others/Documents/GitHub/rat-cpu/rat7_mcu/rat7_mcu.srcs/sources_1/new/rat_mcu.vhd:337]
CRITICAL WARNING: [Synth 8-5559] multi-driven net sel is connected to constant driver, other driver is ignored [C:/Users/NWang/OneDrive/Others/Documents/GitHub/rat-cpu/rat7_mcu/rat7_mcu.srcs/sources_1/new/rat_mcu.vhd:337]
CRITICAL WARNING: [Synth 8-3352] multi-driven net sel[0] with 1st driver pin 'rat_mcu:/cu1/scr_addr_sel[0]' [C:/Users/NWang/OneDrive/Others/Documents/GitHub/rat-cpu/rat7_mcu/rat7_mcu.srcs/sources_1/new/rat_mcu.vhd:329]
CRITICAL WARNING: [Synth 8-3352] multi-driven net sel[0] with 2nd driver pin 'GND' [C:/Users/NWang/OneDrive/Others/Documents/GitHub/rat-cpu/rat7_mcu/rat7_mcu.srcs/sources_1/new/rat_mcu.vhd:329]
CRITICAL WARNING: [Synth 8-5559] multi-driven net sel[0] is connected to constant driver, other driver is ignored [C:/Users/NWang/OneDrive/Others/Documents/GitHub/rat-cpu/rat7_mcu/rat7_mcu.srcs/sources_1/new/rat_mcu.vhd:329]
INFO: [Synth 8-256] done synthesizing module 'rat_mcu' (14#1) [C:/Users/NWang/OneDrive/Others/Documents/GitHub/rat-cpu/rat7_mcu/rat7_mcu.srcs/sources_1/new/rat_mcu.vhd:33]
INFO: [Synth 8-3491] module 'mealy_sseg' declared at 'C:/Users/NWang/OneDrive/Others/Documents/GitHub/rat-cpu/rat7_mcu/rat7_mcu.srcs/sources_1/new/mealy_sseg.vhd:22' bound to instance 'sseg' of component 'mealy_sseg' [C:/Users/NWang/OneDrive/Others/Documents/GitHub/rat-cpu/rat7_mcu/rat7_mcu.srcs/sources_1/new/RAT_WRAPPER.vhd:116]
INFO: [Synth 8-638] synthesizing module 'mealy_sseg' [C:/Users/NWang/OneDrive/Others/Documents/GitHub/rat-cpu/rat7_mcu/rat7_mcu.srcs/sources_1/new/mealy_sseg.vhd:32]
INFO: [Synth 8-3491] module 'mealy_bin2bcdconv' declared at 'C:/Users/NWang/OneDrive/Others/Documents/GitHub/rat-cpu/rat7_mcu/rat7_mcu.srcs/sources_1/new/mealy_bin2bcdconv.vhd:9' bound to instance 'my_conv' of component 'mealy_bin2bcdconv' [C:/Users/NWang/OneDrive/Others/Documents/GitHub/rat-cpu/rat7_mcu/rat7_mcu.srcs/sources_1/new/mealy_sseg.vhd:56]
INFO: [Synth 8-638] synthesizing module 'mealy_bin2bcdconv' [C:/Users/NWang/OneDrive/Others/Documents/GitHub/rat-cpu/rat7_mcu/rat7_mcu.srcs/sources_1/new/mealy_bin2bcdconv.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'mealy_bin2bcdconv' (15#1) [C:/Users/NWang/OneDrive/Others/Documents/GitHub/rat-cpu/rat7_mcu/rat7_mcu.srcs/sources_1/new/mealy_bin2bcdconv.vhd:19]
INFO: [Synth 8-3491] module 'mealy_clk_div' declared at 'C:/Users/NWang/OneDrive/Others/Documents/GitHub/rat-cpu/rat7_mcu/rat7_mcu.srcs/sources_1/new/mealy_clk_div.vhd:9' bound to instance 'my_clk' of component 'mealy_clk_div' [C:/Users/NWang/OneDrive/Others/Documents/GitHub/rat-cpu/rat7_mcu/rat7_mcu.srcs/sources_1/new/mealy_sseg.vhd:62]
INFO: [Synth 8-638] synthesizing module 'mealy_clk_div' [C:/Users/NWang/OneDrive/Others/Documents/GitHub/rat-cpu/rat7_mcu/rat7_mcu.srcs/sources_1/new/mealy_clk_div.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'mealy_clk_div' (16#1) [C:/Users/NWang/OneDrive/Others/Documents/GitHub/rat-cpu/rat7_mcu/rat7_mcu.srcs/sources_1/new/mealy_clk_div.vhd:14]
INFO: [Synth 8-226] default block is never used [C:/Users/NWang/OneDrive/Others/Documents/GitHub/rat-cpu/rat7_mcu/rat7_mcu.srcs/sources_1/new/mealy_sseg.vhd:112]
INFO: [Synth 8-256] done synthesizing module 'mealy_sseg' (17#1) [C:/Users/NWang/OneDrive/Others/Documents/GitHub/rat-cpu/rat7_mcu/rat7_mcu.srcs/sources_1/new/mealy_sseg.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'RAT_wrapper' (18#1) [C:/Users/NWang/OneDrive/Others/Documents/GitHub/rat-cpu/rat7_mcu/rat7_mcu.srcs/sources_1/new/RAT_WRAPPER.vhd:26]
WARNING: [Synth 8-3331] design control_unit has unconnected port int
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 311.309 ; gain = 104.848
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 311.309 ; gain = 104.848
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/NWang/OneDrive/Others/Documents/GitHub/rat-cpu/rat7_mcu/rat7_mcu.srcs/constrs_1/new/rat_wrapper_constraints.xdc]
Finished Parsing XDC File [C:/Users/NWang/OneDrive/Others/Documents/GitHub/rat-cpu/rat7_mcu/rat7_mcu.srcs/constrs_1/new/rat_wrapper_constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/NWang/OneDrive/Others/Documents/GitHub/rat-cpu/rat7_mcu/rat7_mcu.srcs/constrs_1/new/rat_wrapper_constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/RAT_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/RAT_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  RAMB16_S18 => RAMB18E1: 1 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 578.563 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 578.563 ; gain = 372.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 578.563 ; gain = 372.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 578.563 ; gain = 372.102
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "i_set" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "i_clr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pc_mux_sel" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "alu_opy_sel" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "alu_sel" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rf_wr_sel" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sp_ld" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sp_incr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sp_decr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "scr_we" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "scr_addr_sel" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "scr_data_sel" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flg_c_set" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flg_c_clr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flg_ld_sel" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "io_strb" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/NWang/OneDrive/Others/Documents/GitHub/rat-cpu/rat7_sp/rat7/rat7.srcs/sources_1/new/stack_pointer.vhd:40]
INFO: [Synth 8-5544] ROM "MMSD_OUT" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "tmp_clk" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "div_cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-327] inferring latch for variable 'v_res_reg' [C:/Users/NWang/OneDrive/Others/Documents/GitHub/rat-cpu/rat7_mcu/rat7_mcu.srcs/sources_1/new/rat_alu.vhd:41]
WARNING: [Synth 8-327] inferring latch for variable 'ns_reg' [C:/Users/NWang/OneDrive/Others/Documents/GitHub/rat-cpu/rat7_mcu/rat7_mcu.srcs/sources_1/new/control_unit.vhd:77]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 578.563 ; gain = 372.102
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   3 Input      9 Bit       Adders := 1     
	   4 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 12    
	   2 Input      4 Bit       Adders := 1     
	   8 Input      4 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 3     
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   5 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	  16 Input      9 Bit        Muxes := 2     
	   5 Input      8 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 46    
	  12 Input      8 Bit        Muxes := 1     
	  51 Input      4 Bit        Muxes := 1     
	  11 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	  51 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 22    
	  16 Input      1 Bit        Muxes := 1     
	  51 Input      1 Bit        Muxes := 13    
	  48 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 7     
	   3 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module RAT_wrapper 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
Module mux_4to1 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input     10 Bit        Muxes := 1     
Module pc 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module mux_rf 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      8 Bit        Muxes := 1     
Module rat_alu 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 2     
	   3 Input      9 Bit       Adders := 1     
	   4 Input      9 Bit       Adders := 1     
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
+---Muxes : 
	  16 Input      9 Bit        Muxes := 2     
	  16 Input      1 Bit        Muxes := 1     
Module mux_2T1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module control_unit 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	  51 Input      4 Bit        Muxes := 1     
	  51 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	  51 Input      1 Bit        Muxes := 13    
	  48 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 7     
Module d_flip_flop 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mux_2to1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module stack_pointer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module rat_mcu 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
Module mealy_bin2bcdconv 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 10    
	   2 Input      4 Bit       Adders := 1     
	   8 Input      4 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 44    
	  11 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 18    
Module mealy_clk_div 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module mealy_sseg 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	  12 Input      8 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 578.563 ; gain = 372.102
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "sseg/my_clk/div_cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "sseg/my_clk/tmp_clk" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "O140" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3917] design RAT_wrapper has port seg[0] driven by constant 1
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 578.563 ; gain = 372.102
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 578.563 ; gain = 372.102

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+-------------+------------------+---------------+----------------+
|Module Name  | RTL Object       | Depth x Width | Implemented As | 
+-------------+------------------+---------------+----------------+
|control_unit | rf_wr            | 128x1         | LUT            | 
|control_unit | flg_c_ld         | 128x1         | LUT            | 
|control_unit | flg_z_ld         | 128x1         | LUT            | 
|RAT_wrapper  | CPU/cu1/rf_wr    | 128x1         | LUT            | 
|RAT_wrapper  | CPU/cu1/flg_c_ld | 128x1         | LUT            | 
|RAT_wrapper  | CPU/cu1/flg_z_ld | 128x1         | LUT            | 
+-------------+------------------+---------------+----------------+


Distributed RAM: Preliminary Mapping  Report (see note below)
+------------+-------------------------------+-----------+----------------------+----------------+
|Module Name | RTL Object                    | Inference | Size (Depth x Width) | Primitives     | 
+------------+-------------------------------+-----------+----------------------+----------------+
|RAT_wrapper | CPU/reg_file1/signal_name_reg | Implied   | 32 x 8               | RAM32X1D x 8   | 
+------------+-------------------------------+-----------+----------------------+----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CPU/sp/data_out_sig0_inferred /\CPU/sp/data_out_sig_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CPU/sp/data_out_sig0_inferred /\CPU/sp/data_out_sig_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CPU/sp/data_out_sig0_inferred /\CPU/sp/data_out_sig_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CPU/sp/data_out_sig0_inferred /\CPU/sp/data_out_sig_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CPU/sp/data_out_sig0_inferred /\CPU/sp/data_out_sig_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CPU/sp/data_out_sig0_inferred /\CPU/sp/data_out_sig_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CPU/sp/data_out_sig0_inferred /\CPU/sp/data_out_sig_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CPU/sp/data_out_sig0_inferred /\CPU/sp/data_out_sig_reg[7] )
WARNING: [Synth 8-3332] Sequential element (CPU/alu1/v_res_reg[8]) is unused and will be removed from module RAT_wrapper.
CRITICAL WARNING: [Synth 8-3352] multi-driven net ld with 1st driver pin 'CPU/cu1//out0' [C:/Users/NWang/OneDrive/Others/Documents/GitHub/rat-cpu/rat7_mcu/rat7_mcu.srcs/sources_1/new/control_unit.vhd:118]
CRITICAL WARNING: [Synth 8-3352] multi-driven net ld with 2nd driver pin 'GND' [C:/Users/NWang/OneDrive/Others/Documents/GitHub/rat-cpu/rat7_mcu/rat7_mcu.srcs/sources_1/new/control_unit.vhd:118]
CRITICAL WARNING: [Synth 8-5559] multi-driven net ld is connected to constant driver, other driver is ignored [C:/Users/NWang/OneDrive/Others/Documents/GitHub/rat-cpu/rat7_mcu/rat7_mcu.srcs/sources_1/new/control_unit.vhd:118]
CRITICAL WARNING: [Synth 8-3352] multi-driven net incr with 1st driver pin 'CPU/cu1/__0/out0' [C:/Users/NWang/OneDrive/Others/Documents/GitHub/rat-cpu/rat7_mcu/rat7_mcu.srcs/sources_1/new/control_unit.vhd:118]
CRITICAL WARNING: [Synth 8-3352] multi-driven net incr with 2nd driver pin 'GND' [C:/Users/NWang/OneDrive/Others/Documents/GitHub/rat-cpu/rat7_mcu/rat7_mcu.srcs/sources_1/new/control_unit.vhd:118]
CRITICAL WARNING: [Synth 8-5559] multi-driven net incr is connected to constant driver, other driver is ignored [C:/Users/NWang/OneDrive/Others/Documents/GitHub/rat-cpu/rat7_mcu/rat7_mcu.srcs/sources_1/new/control_unit.vhd:118]
CRITICAL WARNING: [Synth 8-3352] multi-driven net decr with 1st driver pin 'CPU/cu1/__1/out0' [C:/Users/NWang/OneDrive/Others/Documents/GitHub/rat-cpu/rat7_mcu/rat7_mcu.srcs/sources_1/new/control_unit.vhd:118]
CRITICAL WARNING: [Synth 8-3352] multi-driven net decr with 2nd driver pin 'GND' [C:/Users/NWang/OneDrive/Others/Documents/GitHub/rat-cpu/rat7_mcu/rat7_mcu.srcs/sources_1/new/control_unit.vhd:118]
CRITICAL WARNING: [Synth 8-5559] multi-driven net decr is connected to constant driver, other driver is ignored [C:/Users/NWang/OneDrive/Others/Documents/GitHub/rat-cpu/rat7_mcu/rat7_mcu.srcs/sources_1/new/control_unit.vhd:118]
CRITICAL WARNING: [Synth 8-3352] multi-driven net scr_we with 1st driver pin 'CPU/cu1/__2/out0' [C:/Users/NWang/OneDrive/Others/Documents/GitHub/rat-cpu/rat7_mcu/rat7_mcu.srcs/sources_1/new/control_unit.vhd:118]
CRITICAL WARNING: [Synth 8-3352] multi-driven net scr_we with 2nd driver pin 'GND' [C:/Users/NWang/OneDrive/Others/Documents/GitHub/rat-cpu/rat7_mcu/rat7_mcu.srcs/sources_1/new/control_unit.vhd:118]
CRITICAL WARNING: [Synth 8-5559] multi-driven net scr_we is connected to constant driver, other driver is ignored [C:/Users/NWang/OneDrive/Others/Documents/GitHub/rat-cpu/rat7_mcu/rat7_mcu.srcs/sources_1/new/control_unit.vhd:118]
CRITICAL WARNING: [Synth 8-3352] multi-driven net sel[1] with 1st driver pin 'CPU/cu1/__3/out0[1]' [C:/Users/NWang/OneDrive/Others/Documents/GitHub/rat-cpu/rat7_mcu/rat7_mcu.srcs/sources_1/new/control_unit.vhd:118]
CRITICAL WARNING: [Synth 8-3352] multi-driven net sel[1] with 2nd driver pin 'GND' [C:/Users/NWang/OneDrive/Others/Documents/GitHub/rat-cpu/rat7_mcu/rat7_mcu.srcs/sources_1/new/control_unit.vhd:118]
CRITICAL WARNING: [Synth 8-5559] multi-driven net sel[1] is connected to constant driver, other driver is ignored [C:/Users/NWang/OneDrive/Others/Documents/GitHub/rat-cpu/rat7_mcu/rat7_mcu.srcs/sources_1/new/control_unit.vhd:118]
CRITICAL WARNING: [Synth 8-3352] multi-driven net sel[0] with 1st driver pin 'CPU/cu1/__3/out0[0]' [C:/Users/NWang/OneDrive/Others/Documents/GitHub/rat-cpu/rat7_mcu/rat7_mcu.srcs/sources_1/new/control_unit.vhd:118]
CRITICAL WARNING: [Synth 8-3352] multi-driven net sel[0] with 2nd driver pin 'GND' [C:/Users/NWang/OneDrive/Others/Documents/GitHub/rat-cpu/rat7_mcu/rat7_mcu.srcs/sources_1/new/control_unit.vhd:118]
CRITICAL WARNING: [Synth 8-5559] multi-driven net sel[0] is connected to constant driver, other driver is ignored [C:/Users/NWang/OneDrive/Others/Documents/GitHub/rat-cpu/rat7_mcu/rat7_mcu.srcs/sources_1/new/control_unit.vhd:118]
CRITICAL WARNING: [Synth 8-3352] multi-driven net sel with 1st driver pin 'CPU/cu1/__4/out0' [C:/Users/NWang/OneDrive/Others/Documents/GitHub/rat-cpu/rat7_mcu/rat7_mcu.srcs/sources_1/new/control_unit.vhd:118]
CRITICAL WARNING: [Synth 8-3352] multi-driven net sel with 2nd driver pin 'GND' [C:/Users/NWang/OneDrive/Others/Documents/GitHub/rat-cpu/rat7_mcu/rat7_mcu.srcs/sources_1/new/control_unit.vhd:118]
CRITICAL WARNING: [Synth 8-5559] multi-driven net sel is connected to constant driver, other driver is ignored [C:/Users/NWang/OneDrive/Others/Documents/GitHub/rat-cpu/rat7_mcu/rat7_mcu.srcs/sources_1/new/control_unit.vhd:118]
WARNING: [Synth 8-3332] Sequential element (CPU/sp/data_out_sig_reg[7]) is unused and will be removed from module RAT_wrapper.
WARNING: [Synth 8-3332] Sequential element (CPU/sp/data_out_sig_reg[6]) is unused and will be removed from module RAT_wrapper.
WARNING: [Synth 8-3332] Sequential element (CPU/sp/data_out_sig_reg[5]) is unused and will be removed from module RAT_wrapper.
WARNING: [Synth 8-3332] Sequential element (CPU/sp/data_out_sig_reg[4]) is unused and will be removed from module RAT_wrapper.
WARNING: [Synth 8-3332] Sequential element (CPU/sp/data_out_sig_reg[3]) is unused and will be removed from module RAT_wrapper.
WARNING: [Synth 8-3332] Sequential element (CPU/sp/data_out_sig_reg[2]) is unused and will be removed from module RAT_wrapper.
WARNING: [Synth 8-3332] Sequential element (CPU/sp/data_out_sig_reg[1]) is unused and will be removed from module RAT_wrapper.
WARNING: [Synth 8-3332] Sequential element (CPU/sp/data_out_sig_reg[0]) is unused and will be removed from module RAT_wrapper.
WARNING: [Synth 8-3332] Sequential element (CPU/if1/flag_reg) is unused and will be removed from module RAT_wrapper.
WARNING: [Synth 8-3332] Sequential element (CPU/alu1/v_res_reg[7]) is unused and will be removed from module RAT_wrapper.
WARNING: [Synth 8-3332] Sequential element (CPU/alu1/v_res_reg[6]) is unused and will be removed from module RAT_wrapper.
WARNING: [Synth 8-3332] Sequential element (CPU/alu1/v_res_reg[5]) is unused and will be removed from module RAT_wrapper.
WARNING: [Synth 8-3332] Sequential element (CPU/alu1/v_res_reg[4]) is unused and will be removed from module RAT_wrapper.
WARNING: [Synth 8-3332] Sequential element (CPU/alu1/v_res_reg[3]) is unused and will be removed from module RAT_wrapper.
WARNING: [Synth 8-3332] Sequential element (CPU/alu1/v_res_reg[2]) is unused and will be removed from module RAT_wrapper.
WARNING: [Synth 8-3332] Sequential element (CPU/alu1/v_res_reg[1]) is unused and will be removed from module RAT_wrapper.
WARNING: [Synth 8-3332] Sequential element (CPU/alu1/v_res_reg[0]) is unused and will be removed from module RAT_wrapper.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 578.563 ; gain = 372.102
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 578.563 ; gain = 372.102

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 579.066 ; gain = 372.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 591.445 ; gain = 384.984
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:33 ; elapsed = 00:00:37 . Memory (MB): peak = 605.410 ; gain = 398.949
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:33 ; elapsed = 00:00:37 . Memory (MB): peak = 605.410 ; gain = 398.949

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:33 ; elapsed = 00:00:37 . Memory (MB): peak = 605.410 ; gain = 398.949
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:34 ; elapsed = 00:00:37 . Memory (MB): peak = 605.410 ; gain = 398.949
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:34 ; elapsed = 00:00:37 . Memory (MB): peak = 605.410 ; gain = 398.949
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:34 ; elapsed = 00:00:37 . Memory (MB): peak = 605.410 ; gain = 398.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:34 ; elapsed = 00:00:37 . Memory (MB): peak = 605.410 ; gain = 398.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:34 ; elapsed = 00:00:37 . Memory (MB): peak = 605.410 ; gain = 398.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:34 ; elapsed = 00:00:37 . Memory (MB): peak = 605.410 ; gain = 398.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFG       |     1|
|2     |CARRY4     |    17|
|3     |LUT1       |    34|
|4     |LUT2       |    20|
|5     |LUT3       |    21|
|6     |LUT4       |    24|
|7     |LUT5       |    65|
|8     |LUT6       |   138|
|9     |MUXF7      |    11|
|10    |RAM32X1D   |     8|
|11    |RAMB16_S18 |     1|
|12    |FDCE       |     2|
|13    |FDRE       |    56|
|14    |LD         |     2|
|15    |IBUF       |    10|
|16    |OBUF       |    20|
+------+-----------+------+

Report Instance Areas: 
+------+--------------+--------------+------+
|      |Instance      |Module        |Cells |
+------+--------------+--------------+------+
|1     |top           |              |   430|
|2     |  CPU         |rat_mcu       |   249|
|3     |    alu1      |rat_alu       |     4|
|4     |    cf1       |d_flip_flop   |     8|
|5     |    cu1       |control_unit  |    12|
|6     |    pc1       |pc_wrapper    |    15|
|7     |      pc1     |pc            |    15|
|8     |    prog_rom1 |prog_rom      |   194|
|9     |    reg_file1 |REG_FILE      |    15|
|10    |    zf1       |d_flip_flop_0 |     1|
|11    |  sseg        |mealy_sseg    |   101|
|12    |    my_clk    |mealy_clk_div |    83|
+------+--------------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:34 ; elapsed = 00:00:37 . Memory (MB): peak = 605.410 ; gain = 398.949
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 21 critical warnings and 21 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:22 ; elapsed = 00:00:28 . Memory (MB): peak = 605.410 ; gain = 131.695
Synthesis Optimization Complete : Time (s): cpu = 00:00:34 ; elapsed = 00:00:37 . Memory (MB): peak = 605.410 ; gain = 398.949
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 38 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 11 instances were transformed.
  LD => LDCE: 2 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 8 instances
  RAMB16_S18 => RAMB18E1: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
104 Infos, 24 Warnings, 42 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 605.410 ; gain = 398.949
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 605.410 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Feb 28 15:58:08 2018...
