
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.032762                       # Number of seconds simulated
sim_ticks                                 32762481951                       # Number of ticks simulated
final_tick                               604265405070                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  60279                       # Simulator instruction rate (inst/s)
host_op_rate                                    78466                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 865371                       # Simulator tick rate (ticks/s)
host_mem_usage                               16907116                       # Number of bytes of host memory used
host_seconds                                 37859.47                       # Real time elapsed on the host
sim_insts                                  2282113240                       # Number of instructions simulated
sim_ops                                    2970678349                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1264384                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         2560                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       208768                       # Number of bytes read from this memory
system.physmem.bytes_read::total              1477632                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         2560                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            4480                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       528384                       # Number of bytes written to this memory
system.physmem.bytes_written::total            528384                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         9878                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           20                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         1631                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 11544                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            4128                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 4128                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        58604                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     38592436                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        78138                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data      6372167                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                45101345                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        58604                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        78138                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             136742                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          16127716                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               16127716                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          16127716                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        58604                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     38592436                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        78138                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data      6372167                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               61229061                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                78567104                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        28424817                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     24854792                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1803029                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     14204924                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        13671416                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2044232                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        56746                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     33531936                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             158194227                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           28424817                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15715648                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             32568916                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        8849238                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       3717682                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           18                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         16527920                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       713935                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     76854517                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.369522                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.172512                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        44285601     57.62%     57.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1616885      2.10%     59.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2951777      3.84%     63.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2770783      3.61%     67.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         4554230      5.93%     73.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         4748123      6.18%     79.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1126048      1.47%     80.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          846685      1.10%     81.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13954385     18.16%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     76854517                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.361790                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.013492                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        34576649                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      3599279                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         31521273                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       126528                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       7030778                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3092401                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         5202                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     177004514                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1371                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       7030778                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        36023960                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1214521                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       417204                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         30184040                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1984005                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     172350447                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents            8                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        690008                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       783411                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    228844914                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    784497891                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    784497891                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    148896166                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        79948742                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        20310                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         9933                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          5342552                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     26506482                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      5762850                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        97191                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      2004370                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         163108775                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        19853                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        137657622                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       182882                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     48974461                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    134466516                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved            9                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     76854517                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.791145                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.840864                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     26526332     34.51%     34.51% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     14322447     18.64%     53.15% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12555096     16.34%     69.49% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7676054      9.99%     79.47% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      8021795     10.44%     89.91% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      4729216      6.15%     96.07% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2084192      2.71%     98.78% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       556671      0.72%     99.50% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       382714      0.50%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     76854517                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         543022     66.34%     66.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     66.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     66.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     66.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     66.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     66.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     66.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     66.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     66.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     66.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     66.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     66.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     66.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     66.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     66.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     66.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     66.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     66.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     66.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     66.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     66.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     66.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     66.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     66.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     66.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     66.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     66.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     66.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        175227     21.41%     87.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       100309     12.25%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    107980718     78.44%     78.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1085357      0.79%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         9921      0.01%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     23692082     17.21%     96.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      4889544      3.55%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     137657622                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.752103                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             818558                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005946                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    353171201                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    212103508                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    133159361                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     138476180                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       337316                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7576411                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          919                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          420                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      1409495                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       7030778                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         670904                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        53215                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    163128631                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       191399                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     26506482                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      5762850                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         9931                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         30126                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          184                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          420                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       960675                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1061096                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2021771                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    135082497                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     22767429                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2575125                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            27538576                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20414428                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           4771147                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.719326                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             133309011                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            133159361                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         81836612                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        199752235                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.694849                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.409691                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000005                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    113611588                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     49517707                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        19844                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1807779                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     69823739                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.627120                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.320401                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     32011640     45.85%     45.85% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     14846603     21.26%     67.11% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8305897     11.90%     79.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      2812054      4.03%     83.03% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      2696198      3.86%     86.89% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1127076      1.61%     88.51% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      3010224      4.31%     92.82% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       876863      1.26%     94.07% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      4137184      5.93%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     69823739                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000005                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     113611588                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              23283426                       # Number of memory references committed
system.switch_cpus0.commit.loads             18930071                       # Number of loads committed
system.switch_cpus0.commit.membars               9922                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17789106                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         99179498                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      1536069                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      4137184                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           228815850                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          333295174                       # The number of ROB writes
system.switch_cpus0.timesIdled                  25873                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                1712587                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000005                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            113611588                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000005                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.785671                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.785671                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.272797                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.272797                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       624837425                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      174559157                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      182415038                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         19844                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                78567104                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        29692132                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     24232042                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1979732                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     12488655                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        11716355                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         3066032                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        86978                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     30741474                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             161320788                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           29692132                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     14782387                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             34973739                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       10326510                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       4258771                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           14                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         14965170                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       762109                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     78304341                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.547018                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.340541                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        43330602     55.34%     55.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2853324      3.64%     58.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         4313507      5.51%     64.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         2979994      3.81%     68.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2093418      2.67%     70.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2046344      2.61%     73.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1222799      1.56%     75.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         2634762      3.36%     78.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        16829591     21.49%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     78304341                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.377921                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.053287                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        31615942                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      4476000                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         33391565                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       490906                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       8329915                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      4996096                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          641                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     193155033                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         2414                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       8329915                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        33382648                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         464192                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1458103                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         32079787                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      2589685                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     187400346                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents            4                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       1085830                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       880948                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    262750240                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    872262743                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    872262743                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    161933880                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps       100816355                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        33780                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        16128                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          7702918                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     17200490                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      8800989                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       110890                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      2411527                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         174707722                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        32190                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        139621484                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       277584                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     58182659                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    177920119                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           62                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     78304341                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.783062                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.920402                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     27800214     35.50%     35.50% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     15803747     20.18%     55.69% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11231800     14.34%     70.03% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      7526799      9.61%     79.64% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7657673      9.78%     89.42% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3665591      4.68%     94.10% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3255777      4.16%     98.26% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       621489      0.79%     99.05% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       741251      0.95%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     78304341                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         758281     70.84%     70.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             9      0.00%     70.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     70.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     70.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     70.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     70.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     70.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     70.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     70.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     70.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     70.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     70.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     70.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     70.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     70.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     70.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     70.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     70.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     70.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     70.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     70.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     70.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     70.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     70.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     70.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     70.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     70.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     70.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        151002     14.11%     84.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       161142     15.05%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    116758885     83.63%     83.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1767699      1.27%     84.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        16065      0.01%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     13726121      9.83%     94.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7352714      5.27%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     139621484                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.777099                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1070434                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.007667                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    358895327                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    232923024                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    135761652                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     140691918                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       439400                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      6662446                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         5940                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          457                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2105629                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       8329915                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         238011                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        46272                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    174739914                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       609615                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     17200490                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      8800989                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        16126                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         39428                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          457                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1203068                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1080508                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2283576                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    137055465                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     12834979                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2566019                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            20004722                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        19479438                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7169743                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.744438                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             135820566                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            135761652                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         87947676                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        249767359                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.727971                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.352118                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     94179598                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    116086282                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     58653780                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        32128                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1995436                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     69974425                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.658982                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.179541                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     26552572     37.95%     37.95% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     20134273     28.77%     66.72% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      7618434     10.89%     77.61% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4267887      6.10%     83.71% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3587991      5.13%     88.83% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1607800      2.30%     91.13% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1534011      2.19%     93.32% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1055206      1.51%     94.83% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3616251      5.17%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     69974425                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     94179598                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     116086282                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              17233404                       # Number of memory references committed
system.switch_cpus1.commit.loads             10538044                       # Number of loads committed
system.switch_cpus1.commit.membars              16064                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          16836782                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        104508046                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2398569                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3616251                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           241098236                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          357815475                       # The number of ROB writes
system.switch_cpus1.timesIdled                  15932                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 262763                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           94179598                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            116086282                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     94179598                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.834226                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.834226                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.198715                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.198715                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       615596443                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      188754370                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      177627725                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         32128                       # number of misc regfile writes
system.l20.replacements                          9893                       # number of replacements
system.l20.tagsinuse                            32768                       # Cycle average of tags in use
system.l20.total_refs                          303790                       # Total number of references to valid blocks.
system.l20.sampled_refs                         42661                       # Sample count of references to valid blocks.
system.l20.avg_refs                          7.121024                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks         4986.639789                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    14.991199                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  4950.131347                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.inst             1.386979                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data         22814.850685                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.152180                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000457                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.151066                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.inst            0.000042                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.696254                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        39820                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  39820                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           14376                       # number of Writeback hits
system.l20.Writeback_hits::total                14376                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        39820                       # number of demand (read+write) hits
system.l20.demand_hits::total                   39820                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        39820                       # number of overall hits
system.l20.overall_hits::total                  39820                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           15                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         9878                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 9893                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           15                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         9878                       # number of demand (read+write) misses
system.l20.demand_misses::total                  9893                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           15                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         9878                       # number of overall misses
system.l20.overall_misses::total                 9893                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      1409537                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data    999567985                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     1000977522                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      1409537                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data    999567985                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      1000977522                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      1409537                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data    999567985                       # number of overall miss cycles
system.l20.overall_miss_latency::total     1000977522                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           15                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        49698                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              49713                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        14376                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            14376                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           15                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        49698                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               49713                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           15                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        49698                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              49713                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.198761                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.199002                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.198761                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.199002                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.198761                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.199002                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 93969.133333                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 101191.332760                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 101180.382291                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 93969.133333                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 101191.332760                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 101180.382291                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 93969.133333                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 101191.332760                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 101180.382291                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                2610                       # number of writebacks
system.l20.writebacks::total                     2610                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           15                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         9878                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            9893                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           15                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         9878                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             9893                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           15                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         9878                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            9893                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      1295611                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data    925384364                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total    926679975                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      1295611                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data    925384364                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total    926679975                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      1295611                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data    925384364                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total    926679975                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.198761                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.199002                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.198761                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.199002                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.198761                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.199002                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 86374.066667                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 93681.348856                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 93670.269382                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 86374.066667                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 93681.348856                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 93670.269382                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 86374.066667                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 93681.348856                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 93670.269382                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          1651                       # number of replacements
system.l21.tagsinuse                     32767.890173                       # Cycle average of tags in use
system.l21.total_refs                          425540                       # Total number of references to valid blocks.
system.l21.sampled_refs                         34419                       # Sample count of references to valid blocks.
system.l21.avg_refs                         12.363520                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks         8646.117925                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    17.763526                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   808.007133                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.inst           151.513235                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data         23144.488353                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.263859                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000542                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.024658                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.inst            0.004624                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.706314                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999997                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        29605                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  29605                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            9976                       # number of Writeback hits
system.l21.Writeback_hits::total                 9976                       # number of Writeback hits
system.l21.ReadExReq_hits::switch_cpus1.data           17                       # number of ReadExReq hits
system.l21.ReadExReq_hits::total                   17                       # number of ReadExReq hits
system.l21.demand_hits::switch_cpus1.data        29622                       # number of demand (read+write) hits
system.l21.demand_hits::total                   29622                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        29622                       # number of overall hits
system.l21.overall_hits::total                  29622                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           20                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         1629                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 1649                       # number of ReadReq misses
system.l21.ReadExReq_misses::switch_cpus1.data            2                       # number of ReadExReq misses
system.l21.ReadExReq_misses::total                  2                       # number of ReadExReq misses
system.l21.demand_misses::switch_cpus1.inst           20                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         1631                       # number of demand (read+write) misses
system.l21.demand_misses::total                  1651                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           20                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         1631                       # number of overall misses
system.l21.overall_misses::total                 1651                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      1846052                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data    169621478                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total      171467530                       # number of ReadReq miss cycles
system.l21.ReadExReq_miss_latency::switch_cpus1.data       223842                       # number of ReadExReq miss cycles
system.l21.ReadExReq_miss_latency::total       223842                       # number of ReadExReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      1846052                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data    169845320                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total       171691372                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      1846052                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data    169845320                       # number of overall miss cycles
system.l21.overall_miss_latency::total      171691372                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           20                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        31234                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              31254                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         9976                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             9976                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data           19                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total               19                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           20                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        31253                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               31273                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           20                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        31253                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              31273                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.052155                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.052761                       # miss rate for ReadReq accesses
system.l21.ReadExReq_miss_rate::switch_cpus1.data     0.105263                       # miss rate for ReadExReq accesses
system.l21.ReadExReq_miss_rate::total        0.105263                       # miss rate for ReadExReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.052187                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.052793                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.052187                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.052793                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 92302.600000                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 104126.137508                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 103982.734991                       # average ReadReq miss latency
system.l21.ReadExReq_avg_miss_latency::switch_cpus1.data       111921                       # average ReadExReq miss latency
system.l21.ReadExReq_avg_miss_latency::total       111921                       # average ReadExReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 92302.600000                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 104135.695892                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 103992.351302                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 92302.600000                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 104135.695892                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 103992.351302                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                1518                       # number of writebacks
system.l21.writebacks::total                     1518                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           20                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         1629                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            1649                       # number of ReadReq MSHR misses
system.l21.ReadExReq_mshr_misses::switch_cpus1.data            2                       # number of ReadExReq MSHR misses
system.l21.ReadExReq_mshr_misses::total             2                       # number of ReadExReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           20                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         1631                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             1651                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           20                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         1631                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            1651                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      1691188                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    157126339                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    158817527                       # number of ReadReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::switch_cpus1.data       208023                       # number of ReadExReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::total       208023                       # number of ReadExReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      1691188                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    157334362                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    159025550                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      1691188                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    157334362                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    159025550                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.052155                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.052761                       # mshr miss rate for ReadReq accesses
system.l21.ReadExReq_mshr_miss_rate::switch_cpus1.data     0.105263                       # mshr miss rate for ReadExReq accesses
system.l21.ReadExReq_mshr_miss_rate::total     0.105263                       # mshr miss rate for ReadExReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.052187                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.052793                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.052187                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.052793                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 84559.400000                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 96455.702271                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 96311.417223                       # average ReadReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 104011.500000                       # average ReadExReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::total 104011.500000                       # average ReadExReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 84559.400000                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 96464.967505                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 96320.745003                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 84559.400000                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 96464.967505                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 96320.745003                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               541.991196                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1016560016                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   542                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1875571.985240                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    14.991196                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          527                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.024024                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.844551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.868576                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     16527902                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       16527902                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     16527902                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        16527902                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     16527902                       # number of overall hits
system.cpu0.icache.overall_hits::total       16527902                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           18                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           18                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           18                       # number of overall misses
system.cpu0.icache.overall_misses::total           18                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      1761530                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      1761530                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      1761530                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      1761530                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      1761530                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      1761530                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     16527920                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     16527920                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     16527920                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     16527920                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     16527920                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     16527920                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 97862.777778                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 97862.777778                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 97862.777778                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 97862.777778                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 97862.777778                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 97862.777778                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            3                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            3                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           15                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           15                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           15                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      1424814                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      1424814                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      1424814                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      1424814                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      1424814                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      1424814                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 94987.600000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 94987.600000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 94987.600000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 94987.600000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 94987.600000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 94987.600000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 49698                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               246466097                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 49954                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4933.861092                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   211.343960                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    44.656040                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.825562                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.174438                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     20683337                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       20683337                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      4333492                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       4333492                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         9930                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         9930                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         9922                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         9922                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     25016829                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        25016829                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     25016829                       # number of overall hits
system.cpu0.dcache.overall_hits::total       25016829                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       142983                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       142983                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       142983                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        142983                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       142983                       # number of overall misses
system.cpu0.dcache.overall_misses::total       142983                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   7890119263                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   7890119263                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   7890119263                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   7890119263                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   7890119263                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   7890119263                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     20826320                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     20826320                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         9930                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         9930                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     25159812                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     25159812                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     25159812                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     25159812                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.006865                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.006865                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.005683                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.005683                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.005683                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.005683                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 55182.219306                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 55182.219306                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 55182.219306                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 55182.219306                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 55182.219306                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 55182.219306                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        14376                       # number of writebacks
system.cpu0.dcache.writebacks::total            14376                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        93285                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        93285                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        93285                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        93285                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        93285                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        93285                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        49698                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        49698                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        49698                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        49698                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        49698                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        49698                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   1279121364                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   1279121364                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   1279121364                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   1279121364                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   1279121364                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   1279121364                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002386                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002386                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.001975                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.001975                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.001975                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.001975                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 25737.884100                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 25737.884100                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 25737.884100                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 25737.884100                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 25737.884100                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 25737.884100                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               463.763521                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1102906434                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   466                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2366752.004292                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    17.763521                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          446                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.028467                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.714744                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.743211                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     14965147                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       14965147                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     14965147                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        14965147                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     14965147                       # number of overall hits
system.cpu1.icache.overall_hits::total       14965147                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           23                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           23                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           23                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            23                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           23                       # number of overall misses
system.cpu1.icache.overall_misses::total           23                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2237696                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2237696                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2237696                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2237696                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2237696                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2237696                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     14965170                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     14965170                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     14965170                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     14965170                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     14965170                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     14965170                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000002                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000002                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 97291.130435                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 97291.130435                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 97291.130435                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 97291.130435                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 97291.130435                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 97291.130435                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           20                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           20                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           20                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           20                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           20                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           20                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      1871907                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      1871907                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      1871907                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      1871907                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      1871907                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      1871907                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 93595.350000                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 93595.350000                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 93595.350000                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 93595.350000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 93595.350000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 93595.350000                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 31253                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               176054106                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 31509                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               5587.422832                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   230.904701                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    25.095299                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.901971                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.098029                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9773401                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9773401                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      6662870                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       6662870                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        16102                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        16102                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        16064                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        16064                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     16436271                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16436271                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     16436271                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16436271                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        62855                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        62855                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data           91                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total           91                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        62946                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         62946                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        62946                       # number of overall misses
system.cpu1.dcache.overall_misses::total        62946                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   1561104447                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   1561104447                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      3556114                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      3556114                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   1564660561                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   1564660561                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   1564660561                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   1564660561                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9836256                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9836256                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      6662961                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      6662961                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        16102                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        16102                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        16064                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        16064                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     16499217                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16499217                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     16499217                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16499217                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.006390                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.006390                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000014                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000014                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.003815                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.003815                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.003815                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.003815                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 24836.599268                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 24836.599268                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 39078.175824                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 39078.175824                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 24857.188082                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 24857.188082                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 24857.188082                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 24857.188082                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         9976                       # number of writebacks
system.cpu1.dcache.writebacks::total             9976                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        31621                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        31621                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data           72                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           72                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        31693                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        31693                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        31693                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        31693                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        31234                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        31234                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           19                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           19                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        31253                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        31253                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        31253                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        31253                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    408015487                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    408015487                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data       343370                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       343370                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    408358857                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    408358857                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    408358857                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    408358857                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003175                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003175                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000003                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.001894                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.001894                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.001894                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.001894                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 13063.183934                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 13063.183934                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 18072.105263                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 18072.105263                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 13066.229066                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 13066.229066                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 13066.229066                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 13066.229066                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
