
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000290                       # Number of seconds simulated
sim_ticks                                   289826217                       # Number of ticks simulated
final_tick                               5083178723010                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  97027                       # Simulator instruction rate (inst/s)
host_op_rate                                   173023                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               60313918                       # Simulator tick rate (ticks/s)
host_mem_usage                                4488644                       # Number of bytes of host memory used
host_seconds                                     4.81                       # Real time elapsed on the host
sim_insts                                      466237                       # Number of instructions simulated
sim_ops                                        831419                       # Number of ops (including micro ops) simulated
testsys.physmem.bytes_read::pc.south_bridge.ide        16384                       # Number of bytes read from this memory
testsys.physmem.bytes_read::cpu.dtb.walker          256                       # Number of bytes read from this memory
testsys.physmem.bytes_read::cpu.itb.walker          192                       # Number of bytes read from this memory
testsys.physmem.bytes_read::cpu.inst              128                       # Number of bytes read from this memory
testsys.physmem.bytes_read::cpu.data              128                       # Number of bytes read from this memory
testsys.physmem.bytes_read::switch_cpus.dtb.walker         1472                       # Number of bytes read from this memory
testsys.physmem.bytes_read::switch_cpus.itb.walker          384                       # Number of bytes read from this memory
testsys.physmem.bytes_read::switch_cpus.inst        77248                       # Number of bytes read from this memory
testsys.physmem.bytes_read::switch_cpus.data        40192                       # Number of bytes read from this memory
testsys.physmem.bytes_read::total              136384                       # Number of bytes read from this memory
testsys.physmem.bytes_inst_read::cpu.inst          128                       # Number of instructions bytes read from this memory
testsys.physmem.bytes_inst_read::switch_cpus.inst        77248                       # Number of instructions bytes read from this memory
testsys.physmem.bytes_inst_read::total          77376                       # Number of instructions bytes read from this memory
testsys.physmem.bytes_written::writebacks        15360                       # Number of bytes written to this memory
testsys.physmem.bytes_written::total            15360                       # Number of bytes written to this memory
testsys.physmem.num_reads::pc.south_bridge.ide          256                       # Number of read requests responded to by this memory
testsys.physmem.num_reads::cpu.dtb.walker            4                       # Number of read requests responded to by this memory
testsys.physmem.num_reads::cpu.itb.walker            3                       # Number of read requests responded to by this memory
testsys.physmem.num_reads::cpu.inst                 2                       # Number of read requests responded to by this memory
testsys.physmem.num_reads::cpu.data                 2                       # Number of read requests responded to by this memory
testsys.physmem.num_reads::switch_cpus.dtb.walker           23                       # Number of read requests responded to by this memory
testsys.physmem.num_reads::switch_cpus.itb.walker            6                       # Number of read requests responded to by this memory
testsys.physmem.num_reads::switch_cpus.inst         1207                       # Number of read requests responded to by this memory
testsys.physmem.num_reads::switch_cpus.data          628                       # Number of read requests responded to by this memory
testsys.physmem.num_reads::total                 2131                       # Number of read requests responded to by this memory
testsys.physmem.num_writes::writebacks            240                       # Number of write requests responded to by this memory
testsys.physmem.num_writes::total                 240                       # Number of write requests responded to by this memory
testsys.physmem.bw_read::pc.south_bridge.ide     56530428                       # Total read bandwidth from this memory (bytes/s)
testsys.physmem.bw_read::cpu.dtb.walker        883288                       # Total read bandwidth from this memory (bytes/s)
testsys.physmem.bw_read::cpu.itb.walker        662466                       # Total read bandwidth from this memory (bytes/s)
testsys.physmem.bw_read::cpu.inst              441644                       # Total read bandwidth from this memory (bytes/s)
testsys.physmem.bw_read::cpu.data              441644                       # Total read bandwidth from this memory (bytes/s)
testsys.physmem.bw_read::switch_cpus.dtb.walker      5078906                       # Total read bandwidth from this memory (bytes/s)
testsys.physmem.bw_read::switch_cpus.itb.walker      1324932                       # Total read bandwidth from this memory (bytes/s)
testsys.physmem.bw_read::switch_cpus.inst    266532134                       # Total read bandwidth from this memory (bytes/s)
testsys.physmem.bw_read::switch_cpus.data    138676205                       # Total read bandwidth from this memory (bytes/s)
testsys.physmem.bw_read::total              470571646                       # Total read bandwidth from this memory (bytes/s)
testsys.physmem.bw_inst_read::cpu.inst         441644                       # Instruction read bandwidth from this memory (bytes/s)
testsys.physmem.bw_inst_read::switch_cpus.inst    266532134                       # Instruction read bandwidth from this memory (bytes/s)
testsys.physmem.bw_inst_read::total         266973778                       # Instruction read bandwidth from this memory (bytes/s)
testsys.physmem.bw_write::writebacks         52997276                       # Write bandwidth from this memory (bytes/s)
testsys.physmem.bw_write::total              52997276                       # Write bandwidth from this memory (bytes/s)
testsys.physmem.bw_total::writebacks         52997276                       # Total bandwidth to/from this memory (bytes/s)
testsys.physmem.bw_total::pc.south_bridge.ide     56530428                       # Total bandwidth to/from this memory (bytes/s)
testsys.physmem.bw_total::cpu.dtb.walker       883288                       # Total bandwidth to/from this memory (bytes/s)
testsys.physmem.bw_total::cpu.itb.walker       662466                       # Total bandwidth to/from this memory (bytes/s)
testsys.physmem.bw_total::cpu.inst             441644                       # Total bandwidth to/from this memory (bytes/s)
testsys.physmem.bw_total::cpu.data             441644                       # Total bandwidth to/from this memory (bytes/s)
testsys.physmem.bw_total::switch_cpus.dtb.walker      5078906                       # Total bandwidth to/from this memory (bytes/s)
testsys.physmem.bw_total::switch_cpus.itb.walker      1324932                       # Total bandwidth to/from this memory (bytes/s)
testsys.physmem.bw_total::switch_cpus.inst    266532134                       # Total bandwidth to/from this memory (bytes/s)
testsys.physmem.bw_total::switch_cpus.data    138676205                       # Total bandwidth to/from this memory (bytes/s)
testsys.physmem.bw_total::total             523568922                       # Total bandwidth to/from this memory (bytes/s)
testsys.iocache.replacements                      243                       # number of replacements
testsys.iocache.tagsinuse                    8.846980                       # Cycle average of tags in use
testsys.iocache.total_refs                          0                       # Total number of references to valid blocks.
testsys.iocache.sampled_refs                      243                       # Sample count of references to valid blocks.
testsys.iocache.avg_refs                            0                       # Average number of references to valid blocks.
testsys.iocache.warmup_cycle             5083018614000                       # Cycle when the warmup percentage was hit.
testsys.iocache.occ_blocks::pc.south_bridge.ide     8.846980                       # Average occupied blocks per requestor
testsys.iocache.occ_percent::pc.south_bridge.ide     0.552936                       # Average percentage of cache occupancy
testsys.iocache.occ_percent::total           0.552936                       # Average percentage of cache occupancy
testsys.iocache.ReadReq_misses::pc.south_bridge.ide            3                       # number of ReadReq misses
testsys.iocache.ReadReq_misses::total               3                       # number of ReadReq misses
testsys.iocache.WriteReq_misses::pc.south_bridge.ide          256                       # number of WriteReq misses
testsys.iocache.WriteReq_misses::total            256                       # number of WriteReq misses
testsys.iocache.demand_misses::pc.south_bridge.ide          259                       # number of demand (read+write) misses
testsys.iocache.demand_misses::total              259                       # number of demand (read+write) misses
testsys.iocache.overall_misses::pc.south_bridge.ide          259                       # number of overall misses
testsys.iocache.overall_misses::total             259                       # number of overall misses
testsys.iocache.ReadReq_miss_latency::pc.south_bridge.ide       124000                       # number of ReadReq miss cycles
testsys.iocache.ReadReq_miss_latency::total       124000                       # number of ReadReq miss cycles
testsys.iocache.WriteReq_miss_latency::pc.south_bridge.ide     47181968                       # number of WriteReq miss cycles
testsys.iocache.WriteReq_miss_latency::total     47181968                       # number of WriteReq miss cycles
testsys.iocache.demand_miss_latency::pc.south_bridge.ide     47305968                       # number of demand (read+write) miss cycles
testsys.iocache.demand_miss_latency::total     47305968                       # number of demand (read+write) miss cycles
testsys.iocache.overall_miss_latency::pc.south_bridge.ide     47305968                       # number of overall miss cycles
testsys.iocache.overall_miss_latency::total     47305968                       # number of overall miss cycles
testsys.iocache.ReadReq_accesses::pc.south_bridge.ide            3                       # number of ReadReq accesses(hits+misses)
testsys.iocache.ReadReq_accesses::total             3                       # number of ReadReq accesses(hits+misses)
testsys.iocache.WriteReq_accesses::pc.south_bridge.ide          256                       # number of WriteReq accesses(hits+misses)
testsys.iocache.WriteReq_accesses::total          256                       # number of WriteReq accesses(hits+misses)
testsys.iocache.demand_accesses::pc.south_bridge.ide          259                       # number of demand (read+write) accesses
testsys.iocache.demand_accesses::total            259                       # number of demand (read+write) accesses
testsys.iocache.overall_accesses::pc.south_bridge.ide          259                       # number of overall (read+write) accesses
testsys.iocache.overall_accesses::total           259                       # number of overall (read+write) accesses
testsys.iocache.ReadReq_miss_rate::pc.south_bridge.ide            1                       # miss rate for ReadReq accesses
testsys.iocache.ReadReq_miss_rate::total            1                       # miss rate for ReadReq accesses
testsys.iocache.WriteReq_miss_rate::pc.south_bridge.ide            1                       # miss rate for WriteReq accesses
testsys.iocache.WriteReq_miss_rate::total            1                       # miss rate for WriteReq accesses
testsys.iocache.demand_miss_rate::pc.south_bridge.ide            1                       # miss rate for demand accesses
testsys.iocache.demand_miss_rate::total             1                       # miss rate for demand accesses
testsys.iocache.overall_miss_rate::pc.south_bridge.ide            1                       # miss rate for overall accesses
testsys.iocache.overall_miss_rate::total            1                       # miss rate for overall accesses
testsys.iocache.ReadReq_avg_miss_latency::pc.south_bridge.ide 41333.333333                       # average ReadReq miss latency
testsys.iocache.ReadReq_avg_miss_latency::total 41333.333333                       # average ReadReq miss latency
testsys.iocache.WriteReq_avg_miss_latency::pc.south_bridge.ide 184304.562500                       # average WriteReq miss latency
testsys.iocache.WriteReq_avg_miss_latency::total 184304.562500                       # average WriteReq miss latency
testsys.iocache.demand_avg_miss_latency::pc.south_bridge.ide 182648.525097                       # average overall miss latency
testsys.iocache.demand_avg_miss_latency::total 182648.525097                       # average overall miss latency
testsys.iocache.overall_avg_miss_latency::pc.south_bridge.ide 182648.525097                       # average overall miss latency
testsys.iocache.overall_avg_miss_latency::total 182648.525097                       # average overall miss latency
testsys.iocache.blocked_cycles::no_mshrs       203500                       # number of cycles access was blocked
testsys.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
testsys.iocache.blocked::no_mshrs                  24                       # number of cycles access was blocked
testsys.iocache.blocked::no_targets                 0                       # number of cycles access was blocked
testsys.iocache.avg_blocked_cycles::no_mshrs  8479.166667                       # average number of cycles each access was blocked
testsys.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
testsys.iocache.fast_writes                         0                       # number of fast writes performed
testsys.iocache.cache_copies                        0                       # number of cache copies performed
testsys.iocache.writebacks::writebacks            240                       # number of writebacks
testsys.iocache.writebacks::total                 240                       # number of writebacks
testsys.iocache.ReadReq_mshr_misses::pc.south_bridge.ide            3                       # number of ReadReq MSHR misses
testsys.iocache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
testsys.iocache.WriteReq_mshr_misses::pc.south_bridge.ide          256                       # number of WriteReq MSHR misses
testsys.iocache.WriteReq_mshr_misses::total          256                       # number of WriteReq MSHR misses
testsys.iocache.demand_mshr_misses::pc.south_bridge.ide          259                       # number of demand (read+write) MSHR misses
testsys.iocache.demand_mshr_misses::total          259                       # number of demand (read+write) MSHR misses
testsys.iocache.overall_mshr_misses::pc.south_bridge.ide          259                       # number of overall MSHR misses
testsys.iocache.overall_mshr_misses::total          259                       # number of overall MSHR misses
testsys.iocache.ReadReq_mshr_miss_latency::pc.south_bridge.ide        85900                       # number of ReadReq MSHR miss cycles
testsys.iocache.ReadReq_mshr_miss_latency::total        85900                       # number of ReadReq MSHR miss cycles
testsys.iocache.WriteReq_mshr_miss_latency::pc.south_bridge.ide     44100676                       # number of WriteReq MSHR miss cycles
testsys.iocache.WriteReq_mshr_miss_latency::total     44100676                       # number of WriteReq MSHR miss cycles
testsys.iocache.demand_mshr_miss_latency::pc.south_bridge.ide     44186576                       # number of demand (read+write) MSHR miss cycles
testsys.iocache.demand_mshr_miss_latency::total     44186576                       # number of demand (read+write) MSHR miss cycles
testsys.iocache.overall_mshr_miss_latency::pc.south_bridge.ide     44186576                       # number of overall MSHR miss cycles
testsys.iocache.overall_mshr_miss_latency::total     44186576                       # number of overall MSHR miss cycles
testsys.iocache.ReadReq_mshr_miss_rate::pc.south_bridge.ide            1                       # mshr miss rate for ReadReq accesses
testsys.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
testsys.iocache.WriteReq_mshr_miss_rate::pc.south_bridge.ide            1                       # mshr miss rate for WriteReq accesses
testsys.iocache.WriteReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteReq accesses
testsys.iocache.demand_mshr_miss_rate::pc.south_bridge.ide            1                       # mshr miss rate for demand accesses
testsys.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
testsys.iocache.overall_mshr_miss_rate::pc.south_bridge.ide            1                       # mshr miss rate for overall accesses
testsys.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
testsys.iocache.ReadReq_avg_mshr_miss_latency::pc.south_bridge.ide 28633.333333                       # average ReadReq mshr miss latency
testsys.iocache.ReadReq_avg_mshr_miss_latency::total 28633.333333                       # average ReadReq mshr miss latency
testsys.iocache.WriteReq_avg_mshr_miss_latency::pc.south_bridge.ide 172268.265625                       # average WriteReq mshr miss latency
testsys.iocache.WriteReq_avg_mshr_miss_latency::total 172268.265625                       # average WriteReq mshr miss latency
testsys.iocache.demand_avg_mshr_miss_latency::pc.south_bridge.ide 170604.540541                       # average overall mshr miss latency
testsys.iocache.demand_avg_mshr_miss_latency::total 170604.540541                       # average overall mshr miss latency
testsys.iocache.overall_avg_mshr_miss_latency::pc.south_bridge.ide 170604.540541                       # average overall mshr miss latency
testsys.iocache.overall_avg_mshr_miss_latency::total 170604.540541                       # average overall mshr miss latency
testsys.iocache.no_allocate_misses                  0                       # Number of misses that were no-allocate
testsys.pc.south_bridge.ide.disks0.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
testsys.pc.south_bridge.ide.disks0.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
testsys.pc.south_bridge.ide.disks0.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
testsys.pc.south_bridge.ide.disks0.dma_write_full_pages            4                       # Number of full page size DMA writes.
testsys.pc.south_bridge.ide.disks0.dma_write_bytes        16384                       # Number of bytes transfered via DMA writes.
testsys.pc.south_bridge.ide.disks0.dma_write_txs            4                       # Number of DMA write transactions.
testsys.pc.south_bridge.ide.disks1.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
testsys.pc.south_bridge.ide.disks1.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
testsys.pc.south_bridge.ide.disks1.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
testsys.pc.south_bridge.ide.disks1.dma_write_full_pages            0                       # Number of full page size DMA writes.
testsys.pc.south_bridge.ide.disks1.dma_write_bytes            0                       # Number of bytes transfered via DMA writes.
testsys.pc.south_bridge.ide.disks1.dma_write_txs            0                       # Number of DMA write transactions.
testsys.l2.replacements                           399                       # number of replacements
testsys.l2.tagsinuse                      1136.570359                       # Cycle average of tags in use
testsys.l2.total_refs                             409                       # Total number of references to valid blocks.
testsys.l2.sampled_refs                           399                       # Sample count of references to valid blocks.
testsys.l2.avg_refs                          1.025063                       # Average number of references to valid blocks.
testsys.l2.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
testsys.l2.occ_blocks::writebacks           44.869988                       # Average occupied blocks per requestor
testsys.l2.occ_blocks::cpu.dtb.walker        3.999964                       # Average occupied blocks per requestor
testsys.l2.occ_blocks::cpu.itb.walker        2.999997                       # Average occupied blocks per requestor
testsys.l2.occ_blocks::cpu.inst              1.999974                       # Average occupied blocks per requestor
testsys.l2.occ_blocks::cpu.data              0.391787                       # Average occupied blocks per requestor
testsys.l2.occ_blocks::switch_cpus.dtb.walker    16.928517                       # Average occupied blocks per requestor
testsys.l2.occ_blocks::switch_cpus.itb.walker     6.348949                       # Average occupied blocks per requestor
testsys.l2.occ_blocks::switch_cpus.inst    751.323187                       # Average occupied blocks per requestor
testsys.l2.occ_blocks::switch_cpus.data    307.707996                       # Average occupied blocks per requestor
testsys.l2.occ_percent::writebacks           0.010955                       # Average percentage of cache occupancy
testsys.l2.occ_percent::cpu.dtb.walker       0.000977                       # Average percentage of cache occupancy
testsys.l2.occ_percent::cpu.itb.walker       0.000732                       # Average percentage of cache occupancy
testsys.l2.occ_percent::cpu.inst             0.000488                       # Average percentage of cache occupancy
testsys.l2.occ_percent::cpu.data             0.000096                       # Average percentage of cache occupancy
testsys.l2.occ_percent::switch_cpus.dtb.walker     0.004133                       # Average percentage of cache occupancy
testsys.l2.occ_percent::switch_cpus.itb.walker     0.001550                       # Average percentage of cache occupancy
testsys.l2.occ_percent::switch_cpus.inst     0.183429                       # Average percentage of cache occupancy
testsys.l2.occ_percent::switch_cpus.data     0.075124                       # Average percentage of cache occupancy
testsys.l2.occ_percent::total                0.277483                       # Average percentage of cache occupancy
testsys.l2.ReadReq_hits::switch_cpus.dtb.walker         1093                       # number of ReadReq hits
testsys.l2.ReadReq_hits::switch_cpus.itb.walker           90                       # number of ReadReq hits
testsys.l2.ReadReq_hits::switch_cpus.inst          261                       # number of ReadReq hits
testsys.l2.ReadReq_hits::switch_cpus.data           75                       # number of ReadReq hits
testsys.l2.ReadReq_hits::total                   1519                       # number of ReadReq hits
testsys.l2.Writeback_hits::writebacks             147                       # number of Writeback hits
testsys.l2.Writeback_hits::total                  147                       # number of Writeback hits
testsys.l2.ReadExReq_hits::switch_cpus.data           16                       # number of ReadExReq hits
testsys.l2.ReadExReq_hits::total                   16                       # number of ReadExReq hits
testsys.l2.demand_hits::switch_cpus.dtb.walker         1093                       # number of demand (read+write) hits
testsys.l2.demand_hits::switch_cpus.itb.walker           90                       # number of demand (read+write) hits
testsys.l2.demand_hits::switch_cpus.inst          261                       # number of demand (read+write) hits
testsys.l2.demand_hits::switch_cpus.data           91                       # number of demand (read+write) hits
testsys.l2.demand_hits::total                    1535                       # number of demand (read+write) hits
testsys.l2.overall_hits::switch_cpus.dtb.walker         1093                       # number of overall hits
testsys.l2.overall_hits::switch_cpus.itb.walker           90                       # number of overall hits
testsys.l2.overall_hits::switch_cpus.inst          261                       # number of overall hits
testsys.l2.overall_hits::switch_cpus.data           91                       # number of overall hits
testsys.l2.overall_hits::total                   1535                       # number of overall hits
testsys.l2.ReadReq_misses::cpu.dtb.walker            4                       # number of ReadReq misses
testsys.l2.ReadReq_misses::cpu.itb.walker            3                       # number of ReadReq misses
testsys.l2.ReadReq_misses::cpu.inst                 2                       # number of ReadReq misses
testsys.l2.ReadReq_misses::cpu.data                 2                       # number of ReadReq misses
testsys.l2.ReadReq_misses::switch_cpus.dtb.walker           24                       # number of ReadReq misses
testsys.l2.ReadReq_misses::switch_cpus.itb.walker            9                       # number of ReadReq misses
testsys.l2.ReadReq_misses::switch_cpus.inst         1232                       # number of ReadReq misses
testsys.l2.ReadReq_misses::switch_cpus.data          510                       # number of ReadReq misses
testsys.l2.ReadReq_misses::total                 1786                       # number of ReadReq misses
testsys.l2.ReadExReq_misses::switch_cpus.data          128                       # number of ReadExReq misses
testsys.l2.ReadExReq_misses::total                128                       # number of ReadExReq misses
testsys.l2.demand_misses::cpu.dtb.walker            4                       # number of demand (read+write) misses
testsys.l2.demand_misses::cpu.itb.walker            3                       # number of demand (read+write) misses
testsys.l2.demand_misses::cpu.inst                  2                       # number of demand (read+write) misses
testsys.l2.demand_misses::cpu.data                  2                       # number of demand (read+write) misses
testsys.l2.demand_misses::switch_cpus.dtb.walker           24                       # number of demand (read+write) misses
testsys.l2.demand_misses::switch_cpus.itb.walker            9                       # number of demand (read+write) misses
testsys.l2.demand_misses::switch_cpus.inst         1232                       # number of demand (read+write) misses
testsys.l2.demand_misses::switch_cpus.data          638                       # number of demand (read+write) misses
testsys.l2.demand_misses::total                  1914                       # number of demand (read+write) misses
testsys.l2.overall_misses::cpu.dtb.walker            4                       # number of overall misses
testsys.l2.overall_misses::cpu.itb.walker            3                       # number of overall misses
testsys.l2.overall_misses::cpu.inst                 2                       # number of overall misses
testsys.l2.overall_misses::cpu.data                 2                       # number of overall misses
testsys.l2.overall_misses::switch_cpus.dtb.walker           24                       # number of overall misses
testsys.l2.overall_misses::switch_cpus.itb.walker            9                       # number of overall misses
testsys.l2.overall_misses::switch_cpus.inst         1232                       # number of overall misses
testsys.l2.overall_misses::switch_cpus.data          638                       # number of overall misses
testsys.l2.overall_misses::total                 1914                       # number of overall misses
testsys.l2.ReadReq_miss_latency::switch_cpus.dtb.walker      2447587                       # number of ReadReq miss cycles
testsys.l2.ReadReq_miss_latency::switch_cpus.itb.walker       677299                       # number of ReadReq miss cycles
testsys.l2.ReadReq_miss_latency::switch_cpus.inst    126973907                       # number of ReadReq miss cycles
testsys.l2.ReadReq_miss_latency::switch_cpus.data     53611019                       # number of ReadReq miss cycles
testsys.l2.ReadReq_miss_latency::total      183709812                       # number of ReadReq miss cycles
testsys.l2.ReadExReq_miss_latency::switch_cpus.data     13147638                       # number of ReadExReq miss cycles
testsys.l2.ReadExReq_miss_latency::total     13147638                       # number of ReadExReq miss cycles
testsys.l2.demand_miss_latency::switch_cpus.dtb.walker      2447587                       # number of demand (read+write) miss cycles
testsys.l2.demand_miss_latency::switch_cpus.itb.walker       677299                       # number of demand (read+write) miss cycles
testsys.l2.demand_miss_latency::switch_cpus.inst    126973907                       # number of demand (read+write) miss cycles
testsys.l2.demand_miss_latency::switch_cpus.data     66758657                       # number of demand (read+write) miss cycles
testsys.l2.demand_miss_latency::total       196857450                       # number of demand (read+write) miss cycles
testsys.l2.overall_miss_latency::switch_cpus.dtb.walker      2447587                       # number of overall miss cycles
testsys.l2.overall_miss_latency::switch_cpus.itb.walker       677299                       # number of overall miss cycles
testsys.l2.overall_miss_latency::switch_cpus.inst    126973907                       # number of overall miss cycles
testsys.l2.overall_miss_latency::switch_cpus.data     66758657                       # number of overall miss cycles
testsys.l2.overall_miss_latency::total      196857450                       # number of overall miss cycles
testsys.l2.ReadReq_accesses::cpu.dtb.walker            4                       # number of ReadReq accesses(hits+misses)
testsys.l2.ReadReq_accesses::cpu.itb.walker            3                       # number of ReadReq accesses(hits+misses)
testsys.l2.ReadReq_accesses::cpu.inst               2                       # number of ReadReq accesses(hits+misses)
testsys.l2.ReadReq_accesses::cpu.data               2                       # number of ReadReq accesses(hits+misses)
testsys.l2.ReadReq_accesses::switch_cpus.dtb.walker         1117                       # number of ReadReq accesses(hits+misses)
testsys.l2.ReadReq_accesses::switch_cpus.itb.walker           99                       # number of ReadReq accesses(hits+misses)
testsys.l2.ReadReq_accesses::switch_cpus.inst         1493                       # number of ReadReq accesses(hits+misses)
testsys.l2.ReadReq_accesses::switch_cpus.data          585                       # number of ReadReq accesses(hits+misses)
testsys.l2.ReadReq_accesses::total               3305                       # number of ReadReq accesses(hits+misses)
testsys.l2.Writeback_accesses::writebacks          147                       # number of Writeback accesses(hits+misses)
testsys.l2.Writeback_accesses::total              147                       # number of Writeback accesses(hits+misses)
testsys.l2.ReadExReq_accesses::switch_cpus.data          144                       # number of ReadExReq accesses(hits+misses)
testsys.l2.ReadExReq_accesses::total              144                       # number of ReadExReq accesses(hits+misses)
testsys.l2.demand_accesses::cpu.dtb.walker            4                       # number of demand (read+write) accesses
testsys.l2.demand_accesses::cpu.itb.walker            3                       # number of demand (read+write) accesses
testsys.l2.demand_accesses::cpu.inst                2                       # number of demand (read+write) accesses
testsys.l2.demand_accesses::cpu.data                2                       # number of demand (read+write) accesses
testsys.l2.demand_accesses::switch_cpus.dtb.walker         1117                       # number of demand (read+write) accesses
testsys.l2.demand_accesses::switch_cpus.itb.walker           99                       # number of demand (read+write) accesses
testsys.l2.demand_accesses::switch_cpus.inst         1493                       # number of demand (read+write) accesses
testsys.l2.demand_accesses::switch_cpus.data          729                       # number of demand (read+write) accesses
testsys.l2.demand_accesses::total                3449                       # number of demand (read+write) accesses
testsys.l2.overall_accesses::cpu.dtb.walker            4                       # number of overall (read+write) accesses
testsys.l2.overall_accesses::cpu.itb.walker            3                       # number of overall (read+write) accesses
testsys.l2.overall_accesses::cpu.inst               2                       # number of overall (read+write) accesses
testsys.l2.overall_accesses::cpu.data               2                       # number of overall (read+write) accesses
testsys.l2.overall_accesses::switch_cpus.dtb.walker         1117                       # number of overall (read+write) accesses
testsys.l2.overall_accesses::switch_cpus.itb.walker           99                       # number of overall (read+write) accesses
testsys.l2.overall_accesses::switch_cpus.inst         1493                       # number of overall (read+write) accesses
testsys.l2.overall_accesses::switch_cpus.data          729                       # number of overall (read+write) accesses
testsys.l2.overall_accesses::total               3449                       # number of overall (read+write) accesses
testsys.l2.ReadReq_miss_rate::cpu.dtb.walker            1                       # miss rate for ReadReq accesses
testsys.l2.ReadReq_miss_rate::cpu.itb.walker            1                       # miss rate for ReadReq accesses
testsys.l2.ReadReq_miss_rate::cpu.inst              1                       # miss rate for ReadReq accesses
testsys.l2.ReadReq_miss_rate::cpu.data              1                       # miss rate for ReadReq accesses
testsys.l2.ReadReq_miss_rate::switch_cpus.dtb.walker     0.021486                       # miss rate for ReadReq accesses
testsys.l2.ReadReq_miss_rate::switch_cpus.itb.walker     0.090909                       # miss rate for ReadReq accesses
testsys.l2.ReadReq_miss_rate::switch_cpus.inst     0.825184                       # miss rate for ReadReq accesses
testsys.l2.ReadReq_miss_rate::switch_cpus.data     0.871795                       # miss rate for ReadReq accesses
testsys.l2.ReadReq_miss_rate::total          0.540393                       # miss rate for ReadReq accesses
testsys.l2.ReadExReq_miss_rate::switch_cpus.data     0.888889                       # miss rate for ReadExReq accesses
testsys.l2.ReadExReq_miss_rate::total        0.888889                       # miss rate for ReadExReq accesses
testsys.l2.demand_miss_rate::cpu.dtb.walker            1                       # miss rate for demand accesses
testsys.l2.demand_miss_rate::cpu.itb.walker            1                       # miss rate for demand accesses
testsys.l2.demand_miss_rate::cpu.inst               1                       # miss rate for demand accesses
testsys.l2.demand_miss_rate::cpu.data               1                       # miss rate for demand accesses
testsys.l2.demand_miss_rate::switch_cpus.dtb.walker     0.021486                       # miss rate for demand accesses
testsys.l2.demand_miss_rate::switch_cpus.itb.walker     0.090909                       # miss rate for demand accesses
testsys.l2.demand_miss_rate::switch_cpus.inst     0.825184                       # miss rate for demand accesses
testsys.l2.demand_miss_rate::switch_cpus.data     0.875171                       # miss rate for demand accesses
testsys.l2.demand_miss_rate::total           0.554943                       # miss rate for demand accesses
testsys.l2.overall_miss_rate::cpu.dtb.walker            1                       # miss rate for overall accesses
testsys.l2.overall_miss_rate::cpu.itb.walker            1                       # miss rate for overall accesses
testsys.l2.overall_miss_rate::cpu.inst              1                       # miss rate for overall accesses
testsys.l2.overall_miss_rate::cpu.data              1                       # miss rate for overall accesses
testsys.l2.overall_miss_rate::switch_cpus.dtb.walker     0.021486                       # miss rate for overall accesses
testsys.l2.overall_miss_rate::switch_cpus.itb.walker     0.090909                       # miss rate for overall accesses
testsys.l2.overall_miss_rate::switch_cpus.inst     0.825184                       # miss rate for overall accesses
testsys.l2.overall_miss_rate::switch_cpus.data     0.875171                       # miss rate for overall accesses
testsys.l2.overall_miss_rate::total          0.554943                       # miss rate for overall accesses
testsys.l2.ReadReq_avg_miss_latency::switch_cpus.dtb.walker 101982.791667                       # average ReadReq miss latency
testsys.l2.ReadReq_avg_miss_latency::switch_cpus.itb.walker 75255.444444                       # average ReadReq miss latency
testsys.l2.ReadReq_avg_miss_latency::switch_cpus.inst 103063.236201                       # average ReadReq miss latency
testsys.l2.ReadReq_avg_miss_latency::switch_cpus.data 105119.645098                       # average ReadReq miss latency
testsys.l2.ReadReq_avg_miss_latency::total 102861.036954                       # average ReadReq miss latency
testsys.l2.ReadExReq_avg_miss_latency::switch_cpus.data 102715.921875                       # average ReadExReq miss latency
testsys.l2.ReadExReq_avg_miss_latency::total 102715.921875                       # average ReadExReq miss latency
testsys.l2.demand_avg_miss_latency::switch_cpus.dtb.walker 101982.791667                       # average overall miss latency
testsys.l2.demand_avg_miss_latency::switch_cpus.itb.walker 75255.444444                       # average overall miss latency
testsys.l2.demand_avg_miss_latency::switch_cpus.inst 103063.236201                       # average overall miss latency
testsys.l2.demand_avg_miss_latency::switch_cpus.data 104637.393417                       # average overall miss latency
testsys.l2.demand_avg_miss_latency::total 102851.332288                       # average overall miss latency
testsys.l2.overall_avg_miss_latency::switch_cpus.dtb.walker 101982.791667                       # average overall miss latency
testsys.l2.overall_avg_miss_latency::switch_cpus.itb.walker 75255.444444                       # average overall miss latency
testsys.l2.overall_avg_miss_latency::switch_cpus.inst 103063.236201                       # average overall miss latency
testsys.l2.overall_avg_miss_latency::switch_cpus.data 104637.393417                       # average overall miss latency
testsys.l2.overall_avg_miss_latency::total 102851.332288                       # average overall miss latency
testsys.l2.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
testsys.l2.blocked_cycles::no_targets               0                       # number of cycles access was blocked
testsys.l2.blocked::no_mshrs                        0                       # number of cycles access was blocked
testsys.l2.blocked::no_targets                      0                       # number of cycles access was blocked
testsys.l2.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
testsys.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
testsys.l2.fast_writes                              0                       # number of fast writes performed
testsys.l2.cache_copies                             0                       # number of cache copies performed
testsys.l2.writebacks::writebacks                  19                       # number of writebacks
testsys.l2.writebacks::total                       19                       # number of writebacks
testsys.l2.ReadReq_mshr_misses::switch_cpus.dtb.walker           24                       # number of ReadReq MSHR misses
testsys.l2.ReadReq_mshr_misses::switch_cpus.itb.walker            9                       # number of ReadReq MSHR misses
testsys.l2.ReadReq_mshr_misses::switch_cpus.inst         1232                       # number of ReadReq MSHR misses
testsys.l2.ReadReq_mshr_misses::switch_cpus.data          510                       # number of ReadReq MSHR misses
testsys.l2.ReadReq_mshr_misses::total            1775                       # number of ReadReq MSHR misses
testsys.l2.ReadExReq_mshr_misses::switch_cpus.data          128                       # number of ReadExReq MSHR misses
testsys.l2.ReadExReq_mshr_misses::total           128                       # number of ReadExReq MSHR misses
testsys.l2.demand_mshr_misses::switch_cpus.dtb.walker           24                       # number of demand (read+write) MSHR misses
testsys.l2.demand_mshr_misses::switch_cpus.itb.walker            9                       # number of demand (read+write) MSHR misses
testsys.l2.demand_mshr_misses::switch_cpus.inst         1232                       # number of demand (read+write) MSHR misses
testsys.l2.demand_mshr_misses::switch_cpus.data          638                       # number of demand (read+write) MSHR misses
testsys.l2.demand_mshr_misses::total             1903                       # number of demand (read+write) MSHR misses
testsys.l2.overall_mshr_misses::switch_cpus.dtb.walker           24                       # number of overall MSHR misses
testsys.l2.overall_mshr_misses::switch_cpus.itb.walker            9                       # number of overall MSHR misses
testsys.l2.overall_mshr_misses::switch_cpus.inst         1232                       # number of overall MSHR misses
testsys.l2.overall_mshr_misses::switch_cpus.data          638                       # number of overall MSHR misses
testsys.l2.overall_mshr_misses::total            1903                       # number of overall MSHR misses
testsys.l2.ReadReq_mshr_miss_latency::switch_cpus.dtb.walker      2316306                       # number of ReadReq MSHR miss cycles
testsys.l2.ReadReq_mshr_miss_latency::switch_cpus.itb.walker       627370                       # number of ReadReq MSHR miss cycles
testsys.l2.ReadReq_mshr_miss_latency::switch_cpus.inst    120182810                       # number of ReadReq MSHR miss cycles
testsys.l2.ReadReq_mshr_miss_latency::switch_cpus.data     50830202                       # number of ReadReq MSHR miss cycles
testsys.l2.ReadReq_mshr_miss_latency::total    173956688                       # number of ReadReq MSHR miss cycles
testsys.l2.ReadExReq_mshr_miss_latency::switch_cpus.data     12436622                       # number of ReadExReq MSHR miss cycles
testsys.l2.ReadExReq_mshr_miss_latency::total     12436622                       # number of ReadExReq MSHR miss cycles
testsys.l2.demand_mshr_miss_latency::switch_cpus.dtb.walker      2316306                       # number of demand (read+write) MSHR miss cycles
testsys.l2.demand_mshr_miss_latency::switch_cpus.itb.walker       627370                       # number of demand (read+write) MSHR miss cycles
testsys.l2.demand_mshr_miss_latency::switch_cpus.inst    120182810                       # number of demand (read+write) MSHR miss cycles
testsys.l2.demand_mshr_miss_latency::switch_cpus.data     63266824                       # number of demand (read+write) MSHR miss cycles
testsys.l2.demand_mshr_miss_latency::total    186393310                       # number of demand (read+write) MSHR miss cycles
testsys.l2.overall_mshr_miss_latency::switch_cpus.dtb.walker      2316306                       # number of overall MSHR miss cycles
testsys.l2.overall_mshr_miss_latency::switch_cpus.itb.walker       627370                       # number of overall MSHR miss cycles
testsys.l2.overall_mshr_miss_latency::switch_cpus.inst    120182810                       # number of overall MSHR miss cycles
testsys.l2.overall_mshr_miss_latency::switch_cpus.data     63266824                       # number of overall MSHR miss cycles
testsys.l2.overall_mshr_miss_latency::total    186393310                       # number of overall MSHR miss cycles
testsys.l2.ReadReq_mshr_uncacheable_latency::switch_cpus.data       636249                       # number of ReadReq MSHR uncacheable cycles
testsys.l2.ReadReq_mshr_uncacheable_latency::total       636249                       # number of ReadReq MSHR uncacheable cycles
testsys.l2.WriteReq_mshr_uncacheable_latency::switch_cpus.data      2057907                       # number of WriteReq MSHR uncacheable cycles
testsys.l2.WriteReq_mshr_uncacheable_latency::total      2057907                       # number of WriteReq MSHR uncacheable cycles
testsys.l2.overall_mshr_uncacheable_latency::switch_cpus.data      2694156                       # number of overall MSHR uncacheable cycles
testsys.l2.overall_mshr_uncacheable_latency::total      2694156                       # number of overall MSHR uncacheable cycles
testsys.l2.ReadReq_mshr_miss_rate::switch_cpus.dtb.walker     0.021486                       # mshr miss rate for ReadReq accesses
testsys.l2.ReadReq_mshr_miss_rate::switch_cpus.itb.walker     0.090909                       # mshr miss rate for ReadReq accesses
testsys.l2.ReadReq_mshr_miss_rate::switch_cpus.inst     0.825184                       # mshr miss rate for ReadReq accesses
testsys.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.871795                       # mshr miss rate for ReadReq accesses
testsys.l2.ReadReq_mshr_miss_rate::total     0.537065                       # mshr miss rate for ReadReq accesses
testsys.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.888889                       # mshr miss rate for ReadExReq accesses
testsys.l2.ReadExReq_mshr_miss_rate::total     0.888889                       # mshr miss rate for ReadExReq accesses
testsys.l2.demand_mshr_miss_rate::switch_cpus.dtb.walker     0.021486                       # mshr miss rate for demand accesses
testsys.l2.demand_mshr_miss_rate::switch_cpus.itb.walker     0.090909                       # mshr miss rate for demand accesses
testsys.l2.demand_mshr_miss_rate::switch_cpus.inst     0.825184                       # mshr miss rate for demand accesses
testsys.l2.demand_mshr_miss_rate::switch_cpus.data     0.875171                       # mshr miss rate for demand accesses
testsys.l2.demand_mshr_miss_rate::total      0.551754                       # mshr miss rate for demand accesses
testsys.l2.overall_mshr_miss_rate::switch_cpus.dtb.walker     0.021486                       # mshr miss rate for overall accesses
testsys.l2.overall_mshr_miss_rate::switch_cpus.itb.walker     0.090909                       # mshr miss rate for overall accesses
testsys.l2.overall_mshr_miss_rate::switch_cpus.inst     0.825184                       # mshr miss rate for overall accesses
testsys.l2.overall_mshr_miss_rate::switch_cpus.data     0.875171                       # mshr miss rate for overall accesses
testsys.l2.overall_mshr_miss_rate::total     0.551754                       # mshr miss rate for overall accesses
testsys.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.dtb.walker 96512.750000                       # average ReadReq mshr miss latency
testsys.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.itb.walker 69707.777778                       # average ReadReq mshr miss latency
testsys.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 97550.982143                       # average ReadReq mshr miss latency
testsys.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 99667.062745                       # average ReadReq mshr miss latency
testsys.l2.ReadReq_avg_mshr_miss_latency::total 98003.767887                       # average ReadReq mshr miss latency
testsys.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 97161.109375                       # average ReadExReq mshr miss latency
testsys.l2.ReadExReq_avg_mshr_miss_latency::total 97161.109375                       # average ReadExReq mshr miss latency
testsys.l2.demand_avg_mshr_miss_latency::switch_cpus.dtb.walker 96512.750000                       # average overall mshr miss latency
testsys.l2.demand_avg_mshr_miss_latency::switch_cpus.itb.walker 69707.777778                       # average overall mshr miss latency
testsys.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 97550.982143                       # average overall mshr miss latency
testsys.l2.demand_avg_mshr_miss_latency::switch_cpus.data 99164.300940                       # average overall mshr miss latency
testsys.l2.demand_avg_mshr_miss_latency::total 97947.088807                       # average overall mshr miss latency
testsys.l2.overall_avg_mshr_miss_latency::switch_cpus.dtb.walker 96512.750000                       # average overall mshr miss latency
testsys.l2.overall_avg_mshr_miss_latency::switch_cpus.itb.walker 69707.777778                       # average overall mshr miss latency
testsys.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 97550.982143                       # average overall mshr miss latency
testsys.l2.overall_avg_mshr_miss_latency::switch_cpus.data 99164.300940                       # average overall mshr miss latency
testsys.l2.overall_avg_mshr_miss_latency::total 97947.088807                       # average overall mshr miss latency
testsys.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus.data          inf                       # average ReadReq mshr uncacheable latency
testsys.l2.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
testsys.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data          inf                       # average WriteReq mshr uncacheable latency
testsys.l2.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
testsys.l2.overall_avg_mshr_uncacheable_latency::switch_cpus.data          inf                       # average overall mshr uncacheable latency
testsys.l2.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
testsys.l2.no_allocate_misses                       0                       # Number of misses that were no-allocate
testsys.l3.replacements                             0                       # number of replacements
testsys.l3.tagsinuse                      1338.843580                       # Cycle average of tags in use
testsys.l3.total_refs                               0                       # Total number of references to valid blocks.
testsys.l3.sampled_refs                             0                       # Sample count of references to valid blocks.
testsys.l3.avg_refs                               nan                       # Average number of references to valid blocks.
testsys.l3.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
testsys.l3.occ_blocks::writebacks            5.896772                       # Average occupied blocks per requestor
testsys.l3.occ_blocks::cpu.dtb.walker        3.999964                       # Average occupied blocks per requestor
testsys.l3.occ_blocks::cpu.itb.walker        2.999997                       # Average occupied blocks per requestor
testsys.l3.occ_blocks::cpu.inst              1.999974                       # Average occupied blocks per requestor
testsys.l3.occ_blocks::cpu.data              1.999967                       # Average occupied blocks per requestor
testsys.l3.occ_blocks::switch_cpus.dtb.walker    20.528711                       # Average occupied blocks per requestor
testsys.l3.occ_blocks::switch_cpus.itb.walker     5.591663                       # Average occupied blocks per requestor
testsys.l3.occ_blocks::switch_cpus.inst    904.759021                       # Average occupied blocks per requestor
testsys.l3.occ_blocks::switch_cpus.data    391.067512                       # Average occupied blocks per requestor
testsys.l3.occ_percent::writebacks           0.000180                       # Average percentage of cache occupancy
testsys.l3.occ_percent::cpu.dtb.walker       0.000122                       # Average percentage of cache occupancy
testsys.l3.occ_percent::cpu.itb.walker       0.000092                       # Average percentage of cache occupancy
testsys.l3.occ_percent::cpu.inst             0.000061                       # Average percentage of cache occupancy
testsys.l3.occ_percent::cpu.data             0.000061                       # Average percentage of cache occupancy
testsys.l3.occ_percent::switch_cpus.dtb.walker     0.000626                       # Average percentage of cache occupancy
testsys.l3.occ_percent::switch_cpus.itb.walker     0.000171                       # Average percentage of cache occupancy
testsys.l3.occ_percent::switch_cpus.inst     0.027611                       # Average percentage of cache occupancy
testsys.l3.occ_percent::switch_cpus.data     0.011934                       # Average percentage of cache occupancy
testsys.l3.occ_percent::total                0.040858                       # Average percentage of cache occupancy
testsys.l3.ReadReq_hits::switch_cpus.dtb.walker            1                       # number of ReadReq hits
testsys.l3.ReadReq_hits::switch_cpus.itb.walker            3                       # number of ReadReq hits
testsys.l3.ReadReq_hits::switch_cpus.inst           25                       # number of ReadReq hits
testsys.l3.ReadReq_hits::switch_cpus.data            9                       # number of ReadReq hits
testsys.l3.ReadReq_hits::total                     38                       # number of ReadReq hits
testsys.l3.Writeback_hits::writebacks              19                       # number of Writeback hits
testsys.l3.Writeback_hits::total                   19                       # number of Writeback hits
testsys.l3.ReadExReq_hits::switch_cpus.data            1                       # number of ReadExReq hits
testsys.l3.ReadExReq_hits::total                    1                       # number of ReadExReq hits
testsys.l3.demand_hits::switch_cpus.dtb.walker            1                       # number of demand (read+write) hits
testsys.l3.demand_hits::switch_cpus.itb.walker            3                       # number of demand (read+write) hits
testsys.l3.demand_hits::switch_cpus.inst           25                       # number of demand (read+write) hits
testsys.l3.demand_hits::switch_cpus.data           10                       # number of demand (read+write) hits
testsys.l3.demand_hits::total                      39                       # number of demand (read+write) hits
testsys.l3.overall_hits::switch_cpus.dtb.walker            1                       # number of overall hits
testsys.l3.overall_hits::switch_cpus.itb.walker            3                       # number of overall hits
testsys.l3.overall_hits::switch_cpus.inst           25                       # number of overall hits
testsys.l3.overall_hits::switch_cpus.data           10                       # number of overall hits
testsys.l3.overall_hits::total                     39                       # number of overall hits
testsys.l3.ReadReq_misses::cpu.dtb.walker            4                       # number of ReadReq misses
testsys.l3.ReadReq_misses::cpu.itb.walker            3                       # number of ReadReq misses
testsys.l3.ReadReq_misses::cpu.inst                 2                       # number of ReadReq misses
testsys.l3.ReadReq_misses::cpu.data                 2                       # number of ReadReq misses
testsys.l3.ReadReq_misses::switch_cpus.dtb.walker           23                       # number of ReadReq misses
testsys.l3.ReadReq_misses::switch_cpus.itb.walker            6                       # number of ReadReq misses
testsys.l3.ReadReq_misses::switch_cpus.inst         1207                       # number of ReadReq misses
testsys.l3.ReadReq_misses::switch_cpus.data          501                       # number of ReadReq misses
testsys.l3.ReadReq_misses::total                 1748                       # number of ReadReq misses
testsys.l3.ReadExReq_misses::switch_cpus.data          127                       # number of ReadExReq misses
testsys.l3.ReadExReq_misses::total                127                       # number of ReadExReq misses
testsys.l3.demand_misses::cpu.dtb.walker            4                       # number of demand (read+write) misses
testsys.l3.demand_misses::cpu.itb.walker            3                       # number of demand (read+write) misses
testsys.l3.demand_misses::cpu.inst                  2                       # number of demand (read+write) misses
testsys.l3.demand_misses::cpu.data                  2                       # number of demand (read+write) misses
testsys.l3.demand_misses::switch_cpus.dtb.walker           23                       # number of demand (read+write) misses
testsys.l3.demand_misses::switch_cpus.itb.walker            6                       # number of demand (read+write) misses
testsys.l3.demand_misses::switch_cpus.inst         1207                       # number of demand (read+write) misses
testsys.l3.demand_misses::switch_cpus.data          628                       # number of demand (read+write) misses
testsys.l3.demand_misses::total                  1875                       # number of demand (read+write) misses
testsys.l3.overall_misses::cpu.dtb.walker            4                       # number of overall misses
testsys.l3.overall_misses::cpu.itb.walker            3                       # number of overall misses
testsys.l3.overall_misses::cpu.inst                 2                       # number of overall misses
testsys.l3.overall_misses::cpu.data                 2                       # number of overall misses
testsys.l3.overall_misses::switch_cpus.dtb.walker           23                       # number of overall misses
testsys.l3.overall_misses::switch_cpus.itb.walker            6                       # number of overall misses
testsys.l3.overall_misses::switch_cpus.inst         1207                       # number of overall misses
testsys.l3.overall_misses::switch_cpus.data          628                       # number of overall misses
testsys.l3.overall_misses::total                 1875                       # number of overall misses
testsys.l3.ReadReq_miss_latency::switch_cpus.dtb.walker      2221706                       # number of ReadReq miss cycles
testsys.l3.ReadReq_miss_latency::switch_cpus.itb.walker       562270                       # number of ReadReq miss cycles
testsys.l3.ReadReq_miss_latency::switch_cpus.inst    115650415                       # number of ReadReq miss cycles
testsys.l3.ReadReq_miss_latency::switch_cpus.data     48906375                       # number of ReadReq miss cycles
testsys.l3.ReadReq_miss_latency::total      167340766                       # number of ReadReq miss cycles
testsys.l3.ReadExReq_miss_latency::switch_cpus.data     11994719                       # number of ReadExReq miss cycles
testsys.l3.ReadExReq_miss_latency::total     11994719                       # number of ReadExReq miss cycles
testsys.l3.demand_miss_latency::switch_cpus.dtb.walker      2221706                       # number of demand (read+write) miss cycles
testsys.l3.demand_miss_latency::switch_cpus.itb.walker       562270                       # number of demand (read+write) miss cycles
testsys.l3.demand_miss_latency::switch_cpus.inst    115650415                       # number of demand (read+write) miss cycles
testsys.l3.demand_miss_latency::switch_cpus.data     60901094                       # number of demand (read+write) miss cycles
testsys.l3.demand_miss_latency::total       179335485                       # number of demand (read+write) miss cycles
testsys.l3.overall_miss_latency::switch_cpus.dtb.walker      2221706                       # number of overall miss cycles
testsys.l3.overall_miss_latency::switch_cpus.itb.walker       562270                       # number of overall miss cycles
testsys.l3.overall_miss_latency::switch_cpus.inst    115650415                       # number of overall miss cycles
testsys.l3.overall_miss_latency::switch_cpus.data     60901094                       # number of overall miss cycles
testsys.l3.overall_miss_latency::total      179335485                       # number of overall miss cycles
testsys.l3.ReadReq_accesses::cpu.dtb.walker            4                       # number of ReadReq accesses(hits+misses)
testsys.l3.ReadReq_accesses::cpu.itb.walker            3                       # number of ReadReq accesses(hits+misses)
testsys.l3.ReadReq_accesses::cpu.inst               2                       # number of ReadReq accesses(hits+misses)
testsys.l3.ReadReq_accesses::cpu.data               2                       # number of ReadReq accesses(hits+misses)
testsys.l3.ReadReq_accesses::switch_cpus.dtb.walker           24                       # number of ReadReq accesses(hits+misses)
testsys.l3.ReadReq_accesses::switch_cpus.itb.walker            9                       # number of ReadReq accesses(hits+misses)
testsys.l3.ReadReq_accesses::switch_cpus.inst         1232                       # number of ReadReq accesses(hits+misses)
testsys.l3.ReadReq_accesses::switch_cpus.data          510                       # number of ReadReq accesses(hits+misses)
testsys.l3.ReadReq_accesses::total               1786                       # number of ReadReq accesses(hits+misses)
testsys.l3.Writeback_accesses::writebacks           19                       # number of Writeback accesses(hits+misses)
testsys.l3.Writeback_accesses::total               19                       # number of Writeback accesses(hits+misses)
testsys.l3.ReadExReq_accesses::switch_cpus.data          128                       # number of ReadExReq accesses(hits+misses)
testsys.l3.ReadExReq_accesses::total              128                       # number of ReadExReq accesses(hits+misses)
testsys.l3.demand_accesses::cpu.dtb.walker            4                       # number of demand (read+write) accesses
testsys.l3.demand_accesses::cpu.itb.walker            3                       # number of demand (read+write) accesses
testsys.l3.demand_accesses::cpu.inst                2                       # number of demand (read+write) accesses
testsys.l3.demand_accesses::cpu.data                2                       # number of demand (read+write) accesses
testsys.l3.demand_accesses::switch_cpus.dtb.walker           24                       # number of demand (read+write) accesses
testsys.l3.demand_accesses::switch_cpus.itb.walker            9                       # number of demand (read+write) accesses
testsys.l3.demand_accesses::switch_cpus.inst         1232                       # number of demand (read+write) accesses
testsys.l3.demand_accesses::switch_cpus.data          638                       # number of demand (read+write) accesses
testsys.l3.demand_accesses::total                1914                       # number of demand (read+write) accesses
testsys.l3.overall_accesses::cpu.dtb.walker            4                       # number of overall (read+write) accesses
testsys.l3.overall_accesses::cpu.itb.walker            3                       # number of overall (read+write) accesses
testsys.l3.overall_accesses::cpu.inst               2                       # number of overall (read+write) accesses
testsys.l3.overall_accesses::cpu.data               2                       # number of overall (read+write) accesses
testsys.l3.overall_accesses::switch_cpus.dtb.walker           24                       # number of overall (read+write) accesses
testsys.l3.overall_accesses::switch_cpus.itb.walker            9                       # number of overall (read+write) accesses
testsys.l3.overall_accesses::switch_cpus.inst         1232                       # number of overall (read+write) accesses
testsys.l3.overall_accesses::switch_cpus.data          638                       # number of overall (read+write) accesses
testsys.l3.overall_accesses::total               1914                       # number of overall (read+write) accesses
testsys.l3.ReadReq_miss_rate::cpu.dtb.walker            1                       # miss rate for ReadReq accesses
testsys.l3.ReadReq_miss_rate::cpu.itb.walker            1                       # miss rate for ReadReq accesses
testsys.l3.ReadReq_miss_rate::cpu.inst              1                       # miss rate for ReadReq accesses
testsys.l3.ReadReq_miss_rate::cpu.data              1                       # miss rate for ReadReq accesses
testsys.l3.ReadReq_miss_rate::switch_cpus.dtb.walker     0.958333                       # miss rate for ReadReq accesses
testsys.l3.ReadReq_miss_rate::switch_cpus.itb.walker     0.666667                       # miss rate for ReadReq accesses
testsys.l3.ReadReq_miss_rate::switch_cpus.inst     0.979708                       # miss rate for ReadReq accesses
testsys.l3.ReadReq_miss_rate::switch_cpus.data     0.982353                       # miss rate for ReadReq accesses
testsys.l3.ReadReq_miss_rate::total          0.978723                       # miss rate for ReadReq accesses
testsys.l3.ReadExReq_miss_rate::switch_cpus.data     0.992188                       # miss rate for ReadExReq accesses
testsys.l3.ReadExReq_miss_rate::total        0.992188                       # miss rate for ReadExReq accesses
testsys.l3.demand_miss_rate::cpu.dtb.walker            1                       # miss rate for demand accesses
testsys.l3.demand_miss_rate::cpu.itb.walker            1                       # miss rate for demand accesses
testsys.l3.demand_miss_rate::cpu.inst               1                       # miss rate for demand accesses
testsys.l3.demand_miss_rate::cpu.data               1                       # miss rate for demand accesses
testsys.l3.demand_miss_rate::switch_cpus.dtb.walker     0.958333                       # miss rate for demand accesses
testsys.l3.demand_miss_rate::switch_cpus.itb.walker     0.666667                       # miss rate for demand accesses
testsys.l3.demand_miss_rate::switch_cpus.inst     0.979708                       # miss rate for demand accesses
testsys.l3.demand_miss_rate::switch_cpus.data     0.984326                       # miss rate for demand accesses
testsys.l3.demand_miss_rate::total           0.979624                       # miss rate for demand accesses
testsys.l3.overall_miss_rate::cpu.dtb.walker            1                       # miss rate for overall accesses
testsys.l3.overall_miss_rate::cpu.itb.walker            1                       # miss rate for overall accesses
testsys.l3.overall_miss_rate::cpu.inst              1                       # miss rate for overall accesses
testsys.l3.overall_miss_rate::cpu.data              1                       # miss rate for overall accesses
testsys.l3.overall_miss_rate::switch_cpus.dtb.walker     0.958333                       # miss rate for overall accesses
testsys.l3.overall_miss_rate::switch_cpus.itb.walker     0.666667                       # miss rate for overall accesses
testsys.l3.overall_miss_rate::switch_cpus.inst     0.979708                       # miss rate for overall accesses
testsys.l3.overall_miss_rate::switch_cpus.data     0.984326                       # miss rate for overall accesses
testsys.l3.overall_miss_rate::total          0.979624                       # miss rate for overall accesses
testsys.l3.ReadReq_avg_miss_latency::switch_cpus.dtb.walker 96595.913043                       # average ReadReq miss latency
testsys.l3.ReadReq_avg_miss_latency::switch_cpus.itb.walker 93711.666667                       # average ReadReq miss latency
testsys.l3.ReadReq_avg_miss_latency::switch_cpus.inst 95816.416736                       # average ReadReq miss latency
testsys.l3.ReadReq_avg_miss_latency::switch_cpus.data 97617.514970                       # average ReadReq miss latency
testsys.l3.ReadReq_avg_miss_latency::total 95732.703661                       # average ReadReq miss latency
testsys.l3.ReadExReq_avg_miss_latency::switch_cpus.data 94446.606299                       # average ReadExReq miss latency
testsys.l3.ReadExReq_avg_miss_latency::total 94446.606299                       # average ReadExReq miss latency
testsys.l3.demand_avg_miss_latency::switch_cpus.dtb.walker 96595.913043                       # average overall miss latency
testsys.l3.demand_avg_miss_latency::switch_cpus.itb.walker 93711.666667                       # average overall miss latency
testsys.l3.demand_avg_miss_latency::switch_cpus.inst 95816.416736                       # average overall miss latency
testsys.l3.demand_avg_miss_latency::switch_cpus.data 96976.264331                       # average overall miss latency
testsys.l3.demand_avg_miss_latency::total 95645.592000                       # average overall miss latency
testsys.l3.overall_avg_miss_latency::switch_cpus.dtb.walker 96595.913043                       # average overall miss latency
testsys.l3.overall_avg_miss_latency::switch_cpus.itb.walker 93711.666667                       # average overall miss latency
testsys.l3.overall_avg_miss_latency::switch_cpus.inst 95816.416736                       # average overall miss latency
testsys.l3.overall_avg_miss_latency::switch_cpus.data 96976.264331                       # average overall miss latency
testsys.l3.overall_avg_miss_latency::total 95645.592000                       # average overall miss latency
testsys.l3.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
testsys.l3.blocked_cycles::no_targets               0                       # number of cycles access was blocked
testsys.l3.blocked::no_mshrs                        0                       # number of cycles access was blocked
testsys.l3.blocked::no_targets                      0                       # number of cycles access was blocked
testsys.l3.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
testsys.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
testsys.l3.fast_writes                              0                       # number of fast writes performed
testsys.l3.cache_copies                             0                       # number of cache copies performed
testsys.l3.ReadReq_mshr_misses::switch_cpus.dtb.walker           23                       # number of ReadReq MSHR misses
testsys.l3.ReadReq_mshr_misses::switch_cpus.itb.walker            6                       # number of ReadReq MSHR misses
testsys.l3.ReadReq_mshr_misses::switch_cpus.inst         1207                       # number of ReadReq MSHR misses
testsys.l3.ReadReq_mshr_misses::switch_cpus.data          501                       # number of ReadReq MSHR misses
testsys.l3.ReadReq_mshr_misses::total            1737                       # number of ReadReq MSHR misses
testsys.l3.ReadExReq_mshr_misses::switch_cpus.data          127                       # number of ReadExReq MSHR misses
testsys.l3.ReadExReq_mshr_misses::total           127                       # number of ReadExReq MSHR misses
testsys.l3.demand_mshr_misses::switch_cpus.dtb.walker           23                       # number of demand (read+write) MSHR misses
testsys.l3.demand_mshr_misses::switch_cpus.itb.walker            6                       # number of demand (read+write) MSHR misses
testsys.l3.demand_mshr_misses::switch_cpus.inst         1207                       # number of demand (read+write) MSHR misses
testsys.l3.demand_mshr_misses::switch_cpus.data          628                       # number of demand (read+write) MSHR misses
testsys.l3.demand_mshr_misses::total             1864                       # number of demand (read+write) MSHR misses
testsys.l3.overall_mshr_misses::switch_cpus.dtb.walker           23                       # number of overall MSHR misses
testsys.l3.overall_mshr_misses::switch_cpus.itb.walker            6                       # number of overall MSHR misses
testsys.l3.overall_mshr_misses::switch_cpus.inst         1207                       # number of overall MSHR misses
testsys.l3.overall_mshr_misses::switch_cpus.data          628                       # number of overall MSHR misses
testsys.l3.overall_mshr_misses::total            1864                       # number of overall MSHR misses
testsys.l3.ReadReq_mshr_miss_latency::switch_cpus.dtb.walker      1902087                       # number of ReadReq MSHR miss cycles
testsys.l3.ReadReq_mshr_miss_latency::switch_cpus.itb.walker       478700                       # number of ReadReq MSHR miss cycles
testsys.l3.ReadReq_mshr_miss_latency::switch_cpus.inst     98705607                       # number of ReadReq MSHR miss cycles
testsys.l3.ReadReq_mshr_miss_latency::switch_cpus.data     41934267                       # number of ReadReq MSHR miss cycles
testsys.l3.ReadReq_mshr_miss_latency::total    143020661                       # number of ReadReq MSHR miss cycles
testsys.l3.ReadExReq_mshr_miss_latency::switch_cpus.data     10188602                       # number of ReadExReq MSHR miss cycles
testsys.l3.ReadExReq_mshr_miss_latency::total     10188602                       # number of ReadExReq MSHR miss cycles
testsys.l3.demand_mshr_miss_latency::switch_cpus.dtb.walker      1902087                       # number of demand (read+write) MSHR miss cycles
testsys.l3.demand_mshr_miss_latency::switch_cpus.itb.walker       478700                       # number of demand (read+write) MSHR miss cycles
testsys.l3.demand_mshr_miss_latency::switch_cpus.inst     98705607                       # number of demand (read+write) MSHR miss cycles
testsys.l3.demand_mshr_miss_latency::switch_cpus.data     52122869                       # number of demand (read+write) MSHR miss cycles
testsys.l3.demand_mshr_miss_latency::total    153209263                       # number of demand (read+write) MSHR miss cycles
testsys.l3.overall_mshr_miss_latency::switch_cpus.dtb.walker      1902087                       # number of overall MSHR miss cycles
testsys.l3.overall_mshr_miss_latency::switch_cpus.itb.walker       478700                       # number of overall MSHR miss cycles
testsys.l3.overall_mshr_miss_latency::switch_cpus.inst     98705607                       # number of overall MSHR miss cycles
testsys.l3.overall_mshr_miss_latency::switch_cpus.data     52122869                       # number of overall MSHR miss cycles
testsys.l3.overall_mshr_miss_latency::total    153209263                       # number of overall MSHR miss cycles
testsys.l3.ReadReq_mshr_uncacheable_latency::switch_cpus.data       566800                       # number of ReadReq MSHR uncacheable cycles
testsys.l3.ReadReq_mshr_uncacheable_latency::total       566800                       # number of ReadReq MSHR uncacheable cycles
testsys.l3.WriteReq_mshr_uncacheable_latency::switch_cpus.data      1842100                       # number of WriteReq MSHR uncacheable cycles
testsys.l3.WriteReq_mshr_uncacheable_latency::total      1842100                       # number of WriteReq MSHR uncacheable cycles
testsys.l3.overall_mshr_uncacheable_latency::switch_cpus.data      2408900                       # number of overall MSHR uncacheable cycles
testsys.l3.overall_mshr_uncacheable_latency::total      2408900                       # number of overall MSHR uncacheable cycles
testsys.l3.ReadReq_mshr_miss_rate::switch_cpus.dtb.walker     0.958333                       # mshr miss rate for ReadReq accesses
testsys.l3.ReadReq_mshr_miss_rate::switch_cpus.itb.walker     0.666667                       # mshr miss rate for ReadReq accesses
testsys.l3.ReadReq_mshr_miss_rate::switch_cpus.inst     0.979708                       # mshr miss rate for ReadReq accesses
testsys.l3.ReadReq_mshr_miss_rate::switch_cpus.data     0.982353                       # mshr miss rate for ReadReq accesses
testsys.l3.ReadReq_mshr_miss_rate::total     0.972564                       # mshr miss rate for ReadReq accesses
testsys.l3.ReadExReq_mshr_miss_rate::switch_cpus.data     0.992188                       # mshr miss rate for ReadExReq accesses
testsys.l3.ReadExReq_mshr_miss_rate::total     0.992188                       # mshr miss rate for ReadExReq accesses
testsys.l3.demand_mshr_miss_rate::switch_cpus.dtb.walker     0.958333                       # mshr miss rate for demand accesses
testsys.l3.demand_mshr_miss_rate::switch_cpus.itb.walker     0.666667                       # mshr miss rate for demand accesses
testsys.l3.demand_mshr_miss_rate::switch_cpus.inst     0.979708                       # mshr miss rate for demand accesses
testsys.l3.demand_mshr_miss_rate::switch_cpus.data     0.984326                       # mshr miss rate for demand accesses
testsys.l3.demand_mshr_miss_rate::total      0.973877                       # mshr miss rate for demand accesses
testsys.l3.overall_mshr_miss_rate::switch_cpus.dtb.walker     0.958333                       # mshr miss rate for overall accesses
testsys.l3.overall_mshr_miss_rate::switch_cpus.itb.walker     0.666667                       # mshr miss rate for overall accesses
testsys.l3.overall_mshr_miss_rate::switch_cpus.inst     0.979708                       # mshr miss rate for overall accesses
testsys.l3.overall_mshr_miss_rate::switch_cpus.data     0.984326                       # mshr miss rate for overall accesses
testsys.l3.overall_mshr_miss_rate::total     0.973877                       # mshr miss rate for overall accesses
testsys.l3.ReadReq_avg_mshr_miss_latency::switch_cpus.dtb.walker 82699.434783                       # average ReadReq mshr miss latency
testsys.l3.ReadReq_avg_mshr_miss_latency::switch_cpus.itb.walker 79783.333333                       # average ReadReq mshr miss latency
testsys.l3.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 81777.636288                       # average ReadReq mshr miss latency
testsys.l3.ReadReq_avg_mshr_miss_latency::switch_cpus.data 83701.131737                       # average ReadReq mshr miss latency
testsys.l3.ReadReq_avg_mshr_miss_latency::total 82337.743811                       # average ReadReq mshr miss latency
testsys.l3.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 80225.212598                       # average ReadExReq mshr miss latency
testsys.l3.ReadExReq_avg_mshr_miss_latency::total 80225.212598                       # average ReadExReq mshr miss latency
testsys.l3.demand_avg_mshr_miss_latency::switch_cpus.dtb.walker 82699.434783                       # average overall mshr miss latency
testsys.l3.demand_avg_mshr_miss_latency::switch_cpus.itb.walker 79783.333333                       # average overall mshr miss latency
testsys.l3.demand_avg_mshr_miss_latency::switch_cpus.inst 81777.636288                       # average overall mshr miss latency
testsys.l3.demand_avg_mshr_miss_latency::switch_cpus.data 82998.199045                       # average overall mshr miss latency
testsys.l3.demand_avg_mshr_miss_latency::total 82193.810622                       # average overall mshr miss latency
testsys.l3.overall_avg_mshr_miss_latency::switch_cpus.dtb.walker 82699.434783                       # average overall mshr miss latency
testsys.l3.overall_avg_mshr_miss_latency::switch_cpus.itb.walker 79783.333333                       # average overall mshr miss latency
testsys.l3.overall_avg_mshr_miss_latency::switch_cpus.inst 81777.636288                       # average overall mshr miss latency
testsys.l3.overall_avg_mshr_miss_latency::switch_cpus.data 82998.199045                       # average overall mshr miss latency
testsys.l3.overall_avg_mshr_miss_latency::total 82193.810622                       # average overall mshr miss latency
testsys.l3.ReadReq_avg_mshr_uncacheable_latency::switch_cpus.data          inf                       # average ReadReq mshr uncacheable latency
testsys.l3.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
testsys.l3.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data          inf                       # average WriteReq mshr uncacheable latency
testsys.l3.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
testsys.l3.overall_avg_mshr_uncacheable_latency::switch_cpus.data          inf                       # average overall mshr uncacheable latency
testsys.l3.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
testsys.l3.no_allocate_misses                       0                       # Number of misses that were no-allocate
testsys.ethernet.descDMAReads                       0                       # Number of descriptors the device read w/ DMA
testsys.ethernet.descDMAWrites                      0                       # Number of descriptors the device wrote w/ DMA
testsys.ethernet.descDmaReadBytes                   0                       # number of descriptor bytes read w/ DMA
testsys.ethernet.descDmaWriteBytes                  0                       # number of descriptor bytes write w/ DMA
testsys.ethernet.postedSwi                          0                       # number of software interrupts posted to CPU
testsys.ethernet.coalescedSwi                       0                       # average number of Swi's coalesced into each post
testsys.ethernet.totalSwi                           0                       # total number of Swi written to ISR
testsys.ethernet.postedRxIdle                       0                       # number of rxIdle interrupts posted to CPU
testsys.ethernet.coalescedRxIdle                    0                       # average number of RxIdle's coalesced into each post
testsys.ethernet.totalRxIdle                        0                       # total number of RxIdle written to ISR
testsys.ethernet.postedRxOk                         0                       # number of RxOk interrupts posted to CPU
testsys.ethernet.coalescedRxOk                      0                       # average number of RxOk's coalesced into each post
testsys.ethernet.totalRxOk                          0                       # total number of RxOk written to ISR
testsys.ethernet.postedRxDesc                       0                       # number of RxDesc interrupts posted to CPU
testsys.ethernet.coalescedRxDesc                    0                       # average number of RxDesc's coalesced into each post
testsys.ethernet.totalRxDesc                        0                       # total number of RxDesc written to ISR
testsys.ethernet.postedTxOk                         0                       # number of TxOk interrupts posted to CPU
testsys.ethernet.coalescedTxOk                      0                       # average number of TxOk's coalesced into each post
testsys.ethernet.totalTxOk                          0                       # total number of TxOk written to ISR
testsys.ethernet.postedTxIdle                       0                       # number of TxIdle interrupts posted to CPU
testsys.ethernet.coalescedTxIdle                    0                       # average number of TxIdle's coalesced into each post
testsys.ethernet.totalTxIdle                        0                       # total number of TxIdle written to ISR
testsys.ethernet.postedTxDesc                       0                       # number of TxDesc interrupts posted to CPU
testsys.ethernet.coalescedTxDesc                    0                       # average number of TxDesc's coalesced into each post
testsys.ethernet.totalTxDesc                        0                       # total number of TxDesc written to ISR
testsys.ethernet.postedRxOrn                        0                       # number of RxOrn posted to CPU
testsys.ethernet.coalescedRxOrn                     0                       # average number of RxOrn's coalesced into each post
testsys.ethernet.totalRxOrn                         0                       # total number of RxOrn written to ISR
testsys.ethernet.coalescedTotal                     0                       # average number of interrupts coalesced into each post
testsys.ethernet.postedInterrupts                   1                       # number of posts to CPU
testsys.ethernet.droppedPackets                     0                       # number of packets dropped
testsys.cpu.numCycles                              30                       # number of cpu cycles simulated
testsys.cpu.numWorkItemsStarted                     0                       # number of work items this cpu started
testsys.cpu.numWorkItemsCompleted                   0                       # number of work items this cpu completed
testsys.cpu.committedInsts                         12                       # Number of instructions committed
testsys.cpu.committedOps                           28                       # Number of ops (including micro ops) committed
testsys.cpu.num_int_alu_accesses                   28                       # Number of integer alu accesses
testsys.cpu.num_fp_alu_accesses                     0                       # Number of float alu accesses
testsys.cpu.num_func_calls                          0                       # number of times a function call or return occured
testsys.cpu.num_conditional_control_insts            1                       # number of instructions that are conditional controls
testsys.cpu.num_int_insts                          28                       # number of integer instructions
testsys.cpu.num_fp_insts                            0                       # number of float instructions
testsys.cpu.num_int_register_reads                 69                       # number of times the integer registers were read
testsys.cpu.num_int_register_writes                30                       # number of times the integer registers were written
testsys.cpu.num_fp_register_reads                   0                       # number of times the floating registers were read
testsys.cpu.num_fp_register_writes                  0                       # number of times the floating registers were written
testsys.cpu.num_mem_refs                            8                       # number of memory refs
testsys.cpu.num_load_insts                          8                       # Number of load instructions
testsys.cpu.num_store_insts                         0                       # Number of store instructions
testsys.cpu.num_idle_cycles                         0                       # Number of idle cycles
testsys.cpu.num_busy_cycles                        30                       # Number of busy cycles
testsys.cpu.not_idle_fraction                       1                       # Percentage of non-idle cycles
testsys.cpu.idle_fraction                           0                       # Percentage of idle cycles
testsys.cpu.kern.inst.arm                           0                       # number of arm instructions executed
testsys.cpu.kern.inst.quiesce                       0                       # number of quiesce instructions executed
testsys.cpu.icache.replacements                  1003                       # number of replacements
testsys.cpu.icache.tagsinuse               422.023357                       # Cycle average of tags in use
testsys.cpu.icache.total_refs                    9928                       # Total number of references to valid blocks.
testsys.cpu.icache.sampled_refs                  1003                       # Sample count of references to valid blocks.
testsys.cpu.icache.avg_refs                  9.898305                       # Average number of references to valid blocks.
testsys.cpu.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
testsys.cpu.icache.occ_blocks::cpu.inst      0.281939                       # Average occupied blocks per requestor
testsys.cpu.icache.occ_blocks::switch_cpus.inst   421.741418                       # Average occupied blocks per requestor
testsys.cpu.icache.occ_percent::cpu.inst     0.000551                       # Average percentage of cache occupancy
testsys.cpu.icache.occ_percent::switch_cpus.inst     0.823714                       # Average percentage of cache occupancy
testsys.cpu.icache.occ_percent::total        0.824264                       # Average percentage of cache occupancy
testsys.cpu.icache.ReadReq_hits::cpu.inst           12                       # number of ReadReq hits
testsys.cpu.icache.ReadReq_hits::switch_cpus.inst        12786                       # number of ReadReq hits
testsys.cpu.icache.ReadReq_hits::total          12798                       # number of ReadReq hits
testsys.cpu.icache.demand_hits::cpu.inst           12                       # number of demand (read+write) hits
testsys.cpu.icache.demand_hits::switch_cpus.inst        12786                       # number of demand (read+write) hits
testsys.cpu.icache.demand_hits::total           12798                       # number of demand (read+write) hits
testsys.cpu.icache.overall_hits::cpu.inst           12                       # number of overall hits
testsys.cpu.icache.overall_hits::switch_cpus.inst        12786                       # number of overall hits
testsys.cpu.icache.overall_hits::total          12798                       # number of overall hits
testsys.cpu.icache.ReadReq_misses::cpu.inst            2                       # number of ReadReq misses
testsys.cpu.icache.ReadReq_misses::switch_cpus.inst         1810                       # number of ReadReq misses
testsys.cpu.icache.ReadReq_misses::total         1812                       # number of ReadReq misses
testsys.cpu.icache.demand_misses::cpu.inst            2                       # number of demand (read+write) misses
testsys.cpu.icache.demand_misses::switch_cpus.inst         1810                       # number of demand (read+write) misses
testsys.cpu.icache.demand_misses::total          1812                       # number of demand (read+write) misses
testsys.cpu.icache.overall_misses::cpu.inst            2                       # number of overall misses
testsys.cpu.icache.overall_misses::switch_cpus.inst         1810                       # number of overall misses
testsys.cpu.icache.overall_misses::total         1812                       # number of overall misses
testsys.cpu.icache.ReadReq_miss_latency::switch_cpus.inst    165757115                       # number of ReadReq miss cycles
testsys.cpu.icache.ReadReq_miss_latency::total    165757115                       # number of ReadReq miss cycles
testsys.cpu.icache.demand_miss_latency::switch_cpus.inst    165757115                       # number of demand (read+write) miss cycles
testsys.cpu.icache.demand_miss_latency::total    165757115                       # number of demand (read+write) miss cycles
testsys.cpu.icache.overall_miss_latency::switch_cpus.inst    165757115                       # number of overall miss cycles
testsys.cpu.icache.overall_miss_latency::total    165757115                       # number of overall miss cycles
testsys.cpu.icache.ReadReq_accesses::cpu.inst           14                       # number of ReadReq accesses(hits+misses)
testsys.cpu.icache.ReadReq_accesses::switch_cpus.inst        14596                       # number of ReadReq accesses(hits+misses)
testsys.cpu.icache.ReadReq_accesses::total        14610                       # number of ReadReq accesses(hits+misses)
testsys.cpu.icache.demand_accesses::cpu.inst           14                       # number of demand (read+write) accesses
testsys.cpu.icache.demand_accesses::switch_cpus.inst        14596                       # number of demand (read+write) accesses
testsys.cpu.icache.demand_accesses::total        14610                       # number of demand (read+write) accesses
testsys.cpu.icache.overall_accesses::cpu.inst           14                       # number of overall (read+write) accesses
testsys.cpu.icache.overall_accesses::switch_cpus.inst        14596                       # number of overall (read+write) accesses
testsys.cpu.icache.overall_accesses::total        14610                       # number of overall (read+write) accesses
testsys.cpu.icache.ReadReq_miss_rate::cpu.inst     0.142857                       # miss rate for ReadReq accesses
testsys.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.124007                       # miss rate for ReadReq accesses
testsys.cpu.icache.ReadReq_miss_rate::total     0.124025                       # miss rate for ReadReq accesses
testsys.cpu.icache.demand_miss_rate::cpu.inst     0.142857                       # miss rate for demand accesses
testsys.cpu.icache.demand_miss_rate::switch_cpus.inst     0.124007                       # miss rate for demand accesses
testsys.cpu.icache.demand_miss_rate::total     0.124025                       # miss rate for demand accesses
testsys.cpu.icache.overall_miss_rate::cpu.inst     0.142857                       # miss rate for overall accesses
testsys.cpu.icache.overall_miss_rate::switch_cpus.inst     0.124007                       # miss rate for overall accesses
testsys.cpu.icache.overall_miss_rate::total     0.124025                       # miss rate for overall accesses
testsys.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 91578.516575                       # average ReadReq miss latency
testsys.cpu.icache.ReadReq_avg_miss_latency::total 91477.436534                       # average ReadReq miss latency
testsys.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 91578.516575                       # average overall miss latency
testsys.cpu.icache.demand_avg_miss_latency::total 91477.436534                       # average overall miss latency
testsys.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 91578.516575                       # average overall miss latency
testsys.cpu.icache.overall_avg_miss_latency::total 91477.436534                       # average overall miss latency
testsys.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
testsys.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
testsys.cpu.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
testsys.cpu.icache.blocked::no_targets              0                       # number of cycles access was blocked
testsys.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
testsys.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
testsys.cpu.icache.fast_writes                      0                       # number of fast writes performed
testsys.cpu.icache.cache_copies                     0                       # number of cache copies performed
testsys.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst          317                       # number of ReadReq MSHR hits
testsys.cpu.icache.ReadReq_mshr_hits::total          317                       # number of ReadReq MSHR hits
testsys.cpu.icache.demand_mshr_hits::switch_cpus.inst          317                       # number of demand (read+write) MSHR hits
testsys.cpu.icache.demand_mshr_hits::total          317                       # number of demand (read+write) MSHR hits
testsys.cpu.icache.overall_mshr_hits::switch_cpus.inst          317                       # number of overall MSHR hits
testsys.cpu.icache.overall_mshr_hits::total          317                       # number of overall MSHR hits
testsys.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst         1493                       # number of ReadReq MSHR misses
testsys.cpu.icache.ReadReq_mshr_misses::total         1493                       # number of ReadReq MSHR misses
testsys.cpu.icache.demand_mshr_misses::switch_cpus.inst         1493                       # number of demand (read+write) MSHR misses
testsys.cpu.icache.demand_mshr_misses::total         1493                       # number of demand (read+write) MSHR misses
testsys.cpu.icache.overall_mshr_misses::switch_cpus.inst         1493                       # number of overall MSHR misses
testsys.cpu.icache.overall_mshr_misses::total         1493                       # number of overall MSHR misses
testsys.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst    131676289                       # number of ReadReq MSHR miss cycles
testsys.cpu.icache.ReadReq_mshr_miss_latency::total    131676289                       # number of ReadReq MSHR miss cycles
testsys.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst    131676289                       # number of demand (read+write) MSHR miss cycles
testsys.cpu.icache.demand_mshr_miss_latency::total    131676289                       # number of demand (read+write) MSHR miss cycles
testsys.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst    131676289                       # number of overall MSHR miss cycles
testsys.cpu.icache.overall_mshr_miss_latency::total    131676289                       # number of overall MSHR miss cycles
testsys.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.102288                       # mshr miss rate for ReadReq accesses
testsys.cpu.icache.ReadReq_mshr_miss_rate::total     0.102190                       # mshr miss rate for ReadReq accesses
testsys.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.102288                       # mshr miss rate for demand accesses
testsys.cpu.icache.demand_mshr_miss_rate::total     0.102190                       # mshr miss rate for demand accesses
testsys.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.102288                       # mshr miss rate for overall accesses
testsys.cpu.icache.overall_mshr_miss_rate::total     0.102190                       # mshr miss rate for overall accesses
testsys.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 88195.772940                       # average ReadReq mshr miss latency
testsys.cpu.icache.ReadReq_avg_mshr_miss_latency::total 88195.772940                       # average ReadReq mshr miss latency
testsys.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 88195.772940                       # average overall mshr miss latency
testsys.cpu.icache.demand_avg_mshr_miss_latency::total 88195.772940                       # average overall mshr miss latency
testsys.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 88195.772940                       # average overall mshr miss latency
testsys.cpu.icache.overall_avg_mshr_miss_latency::total 88195.772940                       # average overall mshr miss latency
testsys.cpu.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
testsys.cpu.itb_walker_cache.replacements           91                       # number of replacements
testsys.cpu.itb_walker_cache.tagsinuse       9.758781                       # Cycle average of tags in use
testsys.cpu.itb_walker_cache.total_refs            41                       # Total number of references to valid blocks.
testsys.cpu.itb_walker_cache.sampled_refs           91                       # Sample count of references to valid blocks.
testsys.cpu.itb_walker_cache.avg_refs        0.450549                       # Average number of references to valid blocks.
testsys.cpu.itb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
testsys.cpu.itb_walker_cache.occ_blocks::cpu.itb.walker     0.317239                       # Average occupied blocks per requestor
testsys.cpu.itb_walker_cache.occ_blocks::switch_cpus.itb.walker     9.441542                       # Average occupied blocks per requestor
testsys.cpu.itb_walker_cache.occ_percent::cpu.itb.walker     0.019827                       # Average percentage of cache occupancy
testsys.cpu.itb_walker_cache.occ_percent::switch_cpus.itb.walker     0.590096                       # Average percentage of cache occupancy
testsys.cpu.itb_walker_cache.occ_percent::total     0.609924                       # Average percentage of cache occupancy
testsys.cpu.itb_walker_cache.ReadReq_hits::switch_cpus.itb.walker           87                       # number of ReadReq hits
testsys.cpu.itb_walker_cache.ReadReq_hits::total           87                       # number of ReadReq hits
testsys.cpu.itb_walker_cache.demand_hits::switch_cpus.itb.walker           87                       # number of demand (read+write) hits
testsys.cpu.itb_walker_cache.demand_hits::total           87                       # number of demand (read+write) hits
testsys.cpu.itb_walker_cache.overall_hits::switch_cpus.itb.walker           87                       # number of overall hits
testsys.cpu.itb_walker_cache.overall_hits::total           87                       # number of overall hits
testsys.cpu.itb_walker_cache.ReadReq_misses::cpu.itb.walker            3                       # number of ReadReq misses
testsys.cpu.itb_walker_cache.ReadReq_misses::switch_cpus.itb.walker           99                       # number of ReadReq misses
testsys.cpu.itb_walker_cache.ReadReq_misses::total          102                       # number of ReadReq misses
testsys.cpu.itb_walker_cache.demand_misses::cpu.itb.walker            3                       # number of demand (read+write) misses
testsys.cpu.itb_walker_cache.demand_misses::switch_cpus.itb.walker           99                       # number of demand (read+write) misses
testsys.cpu.itb_walker_cache.demand_misses::total          102                       # number of demand (read+write) misses
testsys.cpu.itb_walker_cache.overall_misses::cpu.itb.walker            3                       # number of overall misses
testsys.cpu.itb_walker_cache.overall_misses::switch_cpus.itb.walker           99                       # number of overall misses
testsys.cpu.itb_walker_cache.overall_misses::total          102                       # number of overall misses
testsys.cpu.itb_walker_cache.ReadReq_miss_latency::switch_cpus.itb.walker      1953972                       # number of ReadReq miss cycles
testsys.cpu.itb_walker_cache.ReadReq_miss_latency::total      1953972                       # number of ReadReq miss cycles
testsys.cpu.itb_walker_cache.demand_miss_latency::switch_cpus.itb.walker      1953972                       # number of demand (read+write) miss cycles
testsys.cpu.itb_walker_cache.demand_miss_latency::total      1953972                       # number of demand (read+write) miss cycles
testsys.cpu.itb_walker_cache.overall_miss_latency::switch_cpus.itb.walker      1953972                       # number of overall miss cycles
testsys.cpu.itb_walker_cache.overall_miss_latency::total      1953972                       # number of overall miss cycles
testsys.cpu.itb_walker_cache.ReadReq_accesses::cpu.itb.walker            3                       # number of ReadReq accesses(hits+misses)
testsys.cpu.itb_walker_cache.ReadReq_accesses::switch_cpus.itb.walker          186                       # number of ReadReq accesses(hits+misses)
testsys.cpu.itb_walker_cache.ReadReq_accesses::total          189                       # number of ReadReq accesses(hits+misses)
testsys.cpu.itb_walker_cache.demand_accesses::cpu.itb.walker            3                       # number of demand (read+write) accesses
testsys.cpu.itb_walker_cache.demand_accesses::switch_cpus.itb.walker          186                       # number of demand (read+write) accesses
testsys.cpu.itb_walker_cache.demand_accesses::total          189                       # number of demand (read+write) accesses
testsys.cpu.itb_walker_cache.overall_accesses::cpu.itb.walker            3                       # number of overall (read+write) accesses
testsys.cpu.itb_walker_cache.overall_accesses::switch_cpus.itb.walker          186                       # number of overall (read+write) accesses
testsys.cpu.itb_walker_cache.overall_accesses::total          189                       # number of overall (read+write) accesses
testsys.cpu.itb_walker_cache.ReadReq_miss_rate::cpu.itb.walker            1                       # miss rate for ReadReq accesses
testsys.cpu.itb_walker_cache.ReadReq_miss_rate::switch_cpus.itb.walker     0.532258                       # miss rate for ReadReq accesses
testsys.cpu.itb_walker_cache.ReadReq_miss_rate::total     0.539683                       # miss rate for ReadReq accesses
testsys.cpu.itb_walker_cache.demand_miss_rate::cpu.itb.walker            1                       # miss rate for demand accesses
testsys.cpu.itb_walker_cache.demand_miss_rate::switch_cpus.itb.walker     0.532258                       # miss rate for demand accesses
testsys.cpu.itb_walker_cache.demand_miss_rate::total     0.539683                       # miss rate for demand accesses
testsys.cpu.itb_walker_cache.overall_miss_rate::cpu.itb.walker            1                       # miss rate for overall accesses
testsys.cpu.itb_walker_cache.overall_miss_rate::switch_cpus.itb.walker     0.532258                       # miss rate for overall accesses
testsys.cpu.itb_walker_cache.overall_miss_rate::total     0.539683                       # miss rate for overall accesses
testsys.cpu.itb_walker_cache.ReadReq_avg_miss_latency::switch_cpus.itb.walker 19737.090909                       # average ReadReq miss latency
testsys.cpu.itb_walker_cache.ReadReq_avg_miss_latency::total 19156.588235                       # average ReadReq miss latency
testsys.cpu.itb_walker_cache.demand_avg_miss_latency::switch_cpus.itb.walker 19737.090909                       # average overall miss latency
testsys.cpu.itb_walker_cache.demand_avg_miss_latency::total 19156.588235                       # average overall miss latency
testsys.cpu.itb_walker_cache.overall_avg_miss_latency::switch_cpus.itb.walker 19737.090909                       # average overall miss latency
testsys.cpu.itb_walker_cache.overall_avg_miss_latency::total 19156.588235                       # average overall miss latency
testsys.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
testsys.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
testsys.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
testsys.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
testsys.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
testsys.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
testsys.cpu.itb_walker_cache.fast_writes            0                       # number of fast writes performed
testsys.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
testsys.cpu.itb_walker_cache.ReadReq_mshr_misses::switch_cpus.itb.walker           99                       # number of ReadReq MSHR misses
testsys.cpu.itb_walker_cache.ReadReq_mshr_misses::total           99                       # number of ReadReq MSHR misses
testsys.cpu.itb_walker_cache.demand_mshr_misses::switch_cpus.itb.walker           99                       # number of demand (read+write) MSHR misses
testsys.cpu.itb_walker_cache.demand_mshr_misses::total           99                       # number of demand (read+write) MSHR misses
testsys.cpu.itb_walker_cache.overall_mshr_misses::switch_cpus.itb.walker           99                       # number of overall MSHR misses
testsys.cpu.itb_walker_cache.overall_mshr_misses::total           99                       # number of overall MSHR misses
testsys.cpu.itb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus.itb.walker      1640643                       # number of ReadReq MSHR miss cycles
testsys.cpu.itb_walker_cache.ReadReq_mshr_miss_latency::total      1640643                       # number of ReadReq MSHR miss cycles
testsys.cpu.itb_walker_cache.demand_mshr_miss_latency::switch_cpus.itb.walker      1640643                       # number of demand (read+write) MSHR miss cycles
testsys.cpu.itb_walker_cache.demand_mshr_miss_latency::total      1640643                       # number of demand (read+write) MSHR miss cycles
testsys.cpu.itb_walker_cache.overall_mshr_miss_latency::switch_cpus.itb.walker      1640643                       # number of overall MSHR miss cycles
testsys.cpu.itb_walker_cache.overall_mshr_miss_latency::total      1640643                       # number of overall MSHR miss cycles
testsys.cpu.itb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus.itb.walker     0.532258                       # mshr miss rate for ReadReq accesses
testsys.cpu.itb_walker_cache.ReadReq_mshr_miss_rate::total     0.523810                       # mshr miss rate for ReadReq accesses
testsys.cpu.itb_walker_cache.demand_mshr_miss_rate::switch_cpus.itb.walker     0.532258                       # mshr miss rate for demand accesses
testsys.cpu.itb_walker_cache.demand_mshr_miss_rate::total     0.523810                       # mshr miss rate for demand accesses
testsys.cpu.itb_walker_cache.overall_mshr_miss_rate::switch_cpus.itb.walker     0.532258                       # mshr miss rate for overall accesses
testsys.cpu.itb_walker_cache.overall_mshr_miss_rate::total     0.523810                       # mshr miss rate for overall accesses
testsys.cpu.itb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus.itb.walker 16572.151515                       # average ReadReq mshr miss latency
testsys.cpu.itb_walker_cache.ReadReq_avg_mshr_miss_latency::total 16572.151515                       # average ReadReq mshr miss latency
testsys.cpu.itb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus.itb.walker 16572.151515                       # average overall mshr miss latency
testsys.cpu.itb_walker_cache.demand_avg_mshr_miss_latency::total 16572.151515                       # average overall mshr miss latency
testsys.cpu.itb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus.itb.walker 16572.151515                       # average overall mshr miss latency
testsys.cpu.itb_walker_cache.overall_avg_mshr_miss_latency::total 16572.151515                       # average overall mshr miss latency
testsys.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
testsys.cpu.dtb_walker_cache.replacements         1106                       # number of replacements
testsys.cpu.dtb_walker_cache.tagsinuse      14.548464                       # Cycle average of tags in use
testsys.cpu.dtb_walker_cache.total_refs           139                       # Total number of references to valid blocks.
testsys.cpu.dtb_walker_cache.sampled_refs         1106                       # Sample count of references to valid blocks.
testsys.cpu.dtb_walker_cache.avg_refs        0.125678                       # Average number of references to valid blocks.
testsys.cpu.dtb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
testsys.cpu.dtb_walker_cache.occ_blocks::cpu.dtb.walker     1.052230                       # Average occupied blocks per requestor
testsys.cpu.dtb_walker_cache.occ_blocks::switch_cpus.dtb.walker    13.496234                       # Average occupied blocks per requestor
testsys.cpu.dtb_walker_cache.occ_percent::cpu.dtb.walker     0.065764                       # Average percentage of cache occupancy
testsys.cpu.dtb_walker_cache.occ_percent::switch_cpus.dtb.walker     0.843515                       # Average percentage of cache occupancy
testsys.cpu.dtb_walker_cache.occ_percent::total     0.909279                       # Average percentage of cache occupancy
testsys.cpu.dtb_walker_cache.ReadReq_hits::cpu.dtb.walker            2                       # number of ReadReq hits
testsys.cpu.dtb_walker_cache.ReadReq_hits::switch_cpus.dtb.walker          167                       # number of ReadReq hits
testsys.cpu.dtb_walker_cache.ReadReq_hits::total          169                       # number of ReadReq hits
testsys.cpu.dtb_walker_cache.demand_hits::cpu.dtb.walker            2                       # number of demand (read+write) hits
testsys.cpu.dtb_walker_cache.demand_hits::switch_cpus.dtb.walker          167                       # number of demand (read+write) hits
testsys.cpu.dtb_walker_cache.demand_hits::total          169                       # number of demand (read+write) hits
testsys.cpu.dtb_walker_cache.overall_hits::cpu.dtb.walker            2                       # number of overall hits
testsys.cpu.dtb_walker_cache.overall_hits::switch_cpus.dtb.walker          167                       # number of overall hits
testsys.cpu.dtb_walker_cache.overall_hits::total          169                       # number of overall hits
testsys.cpu.dtb_walker_cache.ReadReq_misses::cpu.dtb.walker            4                       # number of ReadReq misses
testsys.cpu.dtb_walker_cache.ReadReq_misses::switch_cpus.dtb.walker         1117                       # number of ReadReq misses
testsys.cpu.dtb_walker_cache.ReadReq_misses::total         1121                       # number of ReadReq misses
testsys.cpu.dtb_walker_cache.demand_misses::cpu.dtb.walker            4                       # number of demand (read+write) misses
testsys.cpu.dtb_walker_cache.demand_misses::switch_cpus.dtb.walker         1117                       # number of demand (read+write) misses
testsys.cpu.dtb_walker_cache.demand_misses::total         1121                       # number of demand (read+write) misses
testsys.cpu.dtb_walker_cache.overall_misses::cpu.dtb.walker            4                       # number of overall misses
testsys.cpu.dtb_walker_cache.overall_misses::switch_cpus.dtb.walker         1117                       # number of overall misses
testsys.cpu.dtb_walker_cache.overall_misses::total         1121                       # number of overall misses
testsys.cpu.dtb_walker_cache.ReadReq_miss_latency::switch_cpus.dtb.walker     14023019                       # number of ReadReq miss cycles
testsys.cpu.dtb_walker_cache.ReadReq_miss_latency::total     14023019                       # number of ReadReq miss cycles
testsys.cpu.dtb_walker_cache.demand_miss_latency::switch_cpus.dtb.walker     14023019                       # number of demand (read+write) miss cycles
testsys.cpu.dtb_walker_cache.demand_miss_latency::total     14023019                       # number of demand (read+write) miss cycles
testsys.cpu.dtb_walker_cache.overall_miss_latency::switch_cpus.dtb.walker     14023019                       # number of overall miss cycles
testsys.cpu.dtb_walker_cache.overall_miss_latency::total     14023019                       # number of overall miss cycles
testsys.cpu.dtb_walker_cache.ReadReq_accesses::cpu.dtb.walker            6                       # number of ReadReq accesses(hits+misses)
testsys.cpu.dtb_walker_cache.ReadReq_accesses::switch_cpus.dtb.walker         1284                       # number of ReadReq accesses(hits+misses)
testsys.cpu.dtb_walker_cache.ReadReq_accesses::total         1290                       # number of ReadReq accesses(hits+misses)
testsys.cpu.dtb_walker_cache.demand_accesses::cpu.dtb.walker            6                       # number of demand (read+write) accesses
testsys.cpu.dtb_walker_cache.demand_accesses::switch_cpus.dtb.walker         1284                       # number of demand (read+write) accesses
testsys.cpu.dtb_walker_cache.demand_accesses::total         1290                       # number of demand (read+write) accesses
testsys.cpu.dtb_walker_cache.overall_accesses::cpu.dtb.walker            6                       # number of overall (read+write) accesses
testsys.cpu.dtb_walker_cache.overall_accesses::switch_cpus.dtb.walker         1284                       # number of overall (read+write) accesses
testsys.cpu.dtb_walker_cache.overall_accesses::total         1290                       # number of overall (read+write) accesses
testsys.cpu.dtb_walker_cache.ReadReq_miss_rate::cpu.dtb.walker     0.666667                       # miss rate for ReadReq accesses
testsys.cpu.dtb_walker_cache.ReadReq_miss_rate::switch_cpus.dtb.walker     0.869938                       # miss rate for ReadReq accesses
testsys.cpu.dtb_walker_cache.ReadReq_miss_rate::total     0.868992                       # miss rate for ReadReq accesses
testsys.cpu.dtb_walker_cache.demand_miss_rate::cpu.dtb.walker     0.666667                       # miss rate for demand accesses
testsys.cpu.dtb_walker_cache.demand_miss_rate::switch_cpus.dtb.walker     0.869938                       # miss rate for demand accesses
testsys.cpu.dtb_walker_cache.demand_miss_rate::total     0.868992                       # miss rate for demand accesses
testsys.cpu.dtb_walker_cache.overall_miss_rate::cpu.dtb.walker     0.666667                       # miss rate for overall accesses
testsys.cpu.dtb_walker_cache.overall_miss_rate::switch_cpus.dtb.walker     0.869938                       # miss rate for overall accesses
testsys.cpu.dtb_walker_cache.overall_miss_rate::total     0.868992                       # miss rate for overall accesses
testsys.cpu.dtb_walker_cache.ReadReq_avg_miss_latency::switch_cpus.dtb.walker 12554.179946                       # average ReadReq miss latency
testsys.cpu.dtb_walker_cache.ReadReq_avg_miss_latency::total 12509.383586                       # average ReadReq miss latency
testsys.cpu.dtb_walker_cache.demand_avg_miss_latency::switch_cpus.dtb.walker 12554.179946                       # average overall miss latency
testsys.cpu.dtb_walker_cache.demand_avg_miss_latency::total 12509.383586                       # average overall miss latency
testsys.cpu.dtb_walker_cache.overall_avg_miss_latency::switch_cpus.dtb.walker 12554.179946                       # average overall miss latency
testsys.cpu.dtb_walker_cache.overall_avg_miss_latency::total 12509.383586                       # average overall miss latency
testsys.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
testsys.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
testsys.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
testsys.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
testsys.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
testsys.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
testsys.cpu.dtb_walker_cache.fast_writes            0                       # number of fast writes performed
testsys.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
testsys.cpu.dtb_walker_cache.ReadReq_mshr_misses::switch_cpus.dtb.walker         1117                       # number of ReadReq MSHR misses
testsys.cpu.dtb_walker_cache.ReadReq_mshr_misses::total         1117                       # number of ReadReq MSHR misses
testsys.cpu.dtb_walker_cache.demand_mshr_misses::switch_cpus.dtb.walker         1117                       # number of demand (read+write) MSHR misses
testsys.cpu.dtb_walker_cache.demand_mshr_misses::total         1117                       # number of demand (read+write) MSHR misses
testsys.cpu.dtb_walker_cache.overall_mshr_misses::switch_cpus.dtb.walker         1117                       # number of overall MSHR misses
testsys.cpu.dtb_walker_cache.overall_mshr_misses::total         1117                       # number of overall MSHR misses
testsys.cpu.dtb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus.dtb.walker     10553064                       # number of ReadReq MSHR miss cycles
testsys.cpu.dtb_walker_cache.ReadReq_mshr_miss_latency::total     10553064                       # number of ReadReq MSHR miss cycles
testsys.cpu.dtb_walker_cache.demand_mshr_miss_latency::switch_cpus.dtb.walker     10553064                       # number of demand (read+write) MSHR miss cycles
testsys.cpu.dtb_walker_cache.demand_mshr_miss_latency::total     10553064                       # number of demand (read+write) MSHR miss cycles
testsys.cpu.dtb_walker_cache.overall_mshr_miss_latency::switch_cpus.dtb.walker     10553064                       # number of overall MSHR miss cycles
testsys.cpu.dtb_walker_cache.overall_mshr_miss_latency::total     10553064                       # number of overall MSHR miss cycles
testsys.cpu.dtb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus.dtb.walker     0.869938                       # mshr miss rate for ReadReq accesses
testsys.cpu.dtb_walker_cache.ReadReq_mshr_miss_rate::total     0.865891                       # mshr miss rate for ReadReq accesses
testsys.cpu.dtb_walker_cache.demand_mshr_miss_rate::switch_cpus.dtb.walker     0.869938                       # mshr miss rate for demand accesses
testsys.cpu.dtb_walker_cache.demand_mshr_miss_rate::total     0.865891                       # mshr miss rate for demand accesses
testsys.cpu.dtb_walker_cache.overall_mshr_miss_rate::switch_cpus.dtb.walker     0.869938                       # mshr miss rate for overall accesses
testsys.cpu.dtb_walker_cache.overall_mshr_miss_rate::total     0.865891                       # mshr miss rate for overall accesses
testsys.cpu.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus.dtb.walker  9447.684870                       # average ReadReq mshr miss latency
testsys.cpu.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::total  9447.684870                       # average ReadReq mshr miss latency
testsys.cpu.dtb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus.dtb.walker  9447.684870                       # average overall mshr miss latency
testsys.cpu.dtb_walker_cache.demand_avg_mshr_miss_latency::total  9447.684870                       # average overall mshr miss latency
testsys.cpu.dtb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus.dtb.walker  9447.684870                       # average overall mshr miss latency
testsys.cpu.dtb_walker_cache.overall_avg_mshr_miss_latency::total  9447.684870                       # average overall mshr miss latency
testsys.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
testsys.cpu.dcache.replacements                   343                       # number of replacements
testsys.cpu.dcache.tagsinuse               319.733572                       # Cycle average of tags in use
testsys.cpu.dcache.total_refs                   11345                       # Total number of references to valid blocks.
testsys.cpu.dcache.sampled_refs                   343                       # Sample count of references to valid blocks.
testsys.cpu.dcache.avg_refs                 33.075802                       # Average number of references to valid blocks.
testsys.cpu.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
testsys.cpu.dcache.occ_blocks::cpu.data      0.187012                       # Average occupied blocks per requestor
testsys.cpu.dcache.occ_blocks::switch_cpus.data   319.546559                       # Average occupied blocks per requestor
testsys.cpu.dcache.occ_percent::cpu.data     0.000365                       # Average percentage of cache occupancy
testsys.cpu.dcache.occ_percent::switch_cpus.data     0.624114                       # Average percentage of cache occupancy
testsys.cpu.dcache.occ_percent::total        0.624480                       # Average percentage of cache occupancy
testsys.cpu.dcache.ReadReq_hits::cpu.data            6                       # number of ReadReq hits
testsys.cpu.dcache.ReadReq_hits::switch_cpus.data        14650                       # number of ReadReq hits
testsys.cpu.dcache.ReadReq_hits::total          14656                       # number of ReadReq hits
testsys.cpu.dcache.WriteReq_hits::switch_cpus.data         7981                       # number of WriteReq hits
testsys.cpu.dcache.WriteReq_hits::total          7981                       # number of WriteReq hits
testsys.cpu.dcache.demand_hits::cpu.data            6                       # number of demand (read+write) hits
testsys.cpu.dcache.demand_hits::switch_cpus.data        22631                       # number of demand (read+write) hits
testsys.cpu.dcache.demand_hits::total           22637                       # number of demand (read+write) hits
testsys.cpu.dcache.overall_hits::cpu.data            6                       # number of overall hits
testsys.cpu.dcache.overall_hits::switch_cpus.data        22631                       # number of overall hits
testsys.cpu.dcache.overall_hits::total          22637                       # number of overall hits
testsys.cpu.dcache.ReadReq_misses::cpu.data            2                       # number of ReadReq misses
testsys.cpu.dcache.ReadReq_misses::switch_cpus.data         1006                       # number of ReadReq misses
testsys.cpu.dcache.ReadReq_misses::total         1008                       # number of ReadReq misses
testsys.cpu.dcache.WriteReq_misses::switch_cpus.data          146                       # number of WriteReq misses
testsys.cpu.dcache.WriteReq_misses::total          146                       # number of WriteReq misses
testsys.cpu.dcache.demand_misses::cpu.data            2                       # number of demand (read+write) misses
testsys.cpu.dcache.demand_misses::switch_cpus.data         1152                       # number of demand (read+write) misses
testsys.cpu.dcache.demand_misses::total          1154                       # number of demand (read+write) misses
testsys.cpu.dcache.overall_misses::cpu.data            2                       # number of overall misses
testsys.cpu.dcache.overall_misses::switch_cpus.data         1152                       # number of overall misses
testsys.cpu.dcache.overall_misses::total         1154                       # number of overall misses
testsys.cpu.dcache.ReadReq_miss_latency::switch_cpus.data     95877023                       # number of ReadReq miss cycles
testsys.cpu.dcache.ReadReq_miss_latency::total     95877023                       # number of ReadReq miss cycles
testsys.cpu.dcache.WriteReq_miss_latency::switch_cpus.data     14234062                       # number of WriteReq miss cycles
testsys.cpu.dcache.WriteReq_miss_latency::total     14234062                       # number of WriteReq miss cycles
testsys.cpu.dcache.demand_miss_latency::switch_cpus.data    110111085                       # number of demand (read+write) miss cycles
testsys.cpu.dcache.demand_miss_latency::total    110111085                       # number of demand (read+write) miss cycles
testsys.cpu.dcache.overall_miss_latency::switch_cpus.data    110111085                       # number of overall miss cycles
testsys.cpu.dcache.overall_miss_latency::total    110111085                       # number of overall miss cycles
testsys.cpu.dcache.ReadReq_accesses::cpu.data            8                       # number of ReadReq accesses(hits+misses)
testsys.cpu.dcache.ReadReq_accesses::switch_cpus.data        15656                       # number of ReadReq accesses(hits+misses)
testsys.cpu.dcache.ReadReq_accesses::total        15664                       # number of ReadReq accesses(hits+misses)
testsys.cpu.dcache.WriteReq_accesses::switch_cpus.data         8127                       # number of WriteReq accesses(hits+misses)
testsys.cpu.dcache.WriteReq_accesses::total         8127                       # number of WriteReq accesses(hits+misses)
testsys.cpu.dcache.demand_accesses::cpu.data            8                       # number of demand (read+write) accesses
testsys.cpu.dcache.demand_accesses::switch_cpus.data        23783                       # number of demand (read+write) accesses
testsys.cpu.dcache.demand_accesses::total        23791                       # number of demand (read+write) accesses
testsys.cpu.dcache.overall_accesses::cpu.data            8                       # number of overall (read+write) accesses
testsys.cpu.dcache.overall_accesses::switch_cpus.data        23783                       # number of overall (read+write) accesses
testsys.cpu.dcache.overall_accesses::total        23791                       # number of overall (read+write) accesses
testsys.cpu.dcache.ReadReq_miss_rate::cpu.data     0.250000                       # miss rate for ReadReq accesses
testsys.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.064257                       # miss rate for ReadReq accesses
testsys.cpu.dcache.ReadReq_miss_rate::total     0.064351                       # miss rate for ReadReq accesses
testsys.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.017965                       # miss rate for WriteReq accesses
testsys.cpu.dcache.WriteReq_miss_rate::total     0.017965                       # miss rate for WriteReq accesses
testsys.cpu.dcache.demand_miss_rate::cpu.data     0.250000                       # miss rate for demand accesses
testsys.cpu.dcache.demand_miss_rate::switch_cpus.data     0.048438                       # miss rate for demand accesses
testsys.cpu.dcache.demand_miss_rate::total     0.048506                       # miss rate for demand accesses
testsys.cpu.dcache.overall_miss_rate::cpu.data     0.250000                       # miss rate for overall accesses
testsys.cpu.dcache.overall_miss_rate::switch_cpus.data     0.048438                       # miss rate for overall accesses
testsys.cpu.dcache.overall_miss_rate::total     0.048506                       # miss rate for overall accesses
testsys.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 95305.191849                       # average ReadReq miss latency
testsys.cpu.dcache.ReadReq_avg_miss_latency::total 95116.094246                       # average ReadReq miss latency
testsys.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 97493.575342                       # average WriteReq miss latency
testsys.cpu.dcache.WriteReq_avg_miss_latency::total 97493.575342                       # average WriteReq miss latency
testsys.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 95582.539062                       # average overall miss latency
testsys.cpu.dcache.demand_avg_miss_latency::total 95416.884749                       # average overall miss latency
testsys.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 95582.539062                       # average overall miss latency
testsys.cpu.dcache.overall_avg_miss_latency::total 95416.884749                       # average overall miss latency
testsys.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
testsys.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
testsys.cpu.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
testsys.cpu.dcache.blocked::no_targets              0                       # number of cycles access was blocked
testsys.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
testsys.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
testsys.cpu.dcache.fast_writes                      0                       # number of fast writes performed
testsys.cpu.dcache.cache_copies                     0                       # number of cache copies performed
testsys.cpu.dcache.writebacks::writebacks          147                       # number of writebacks
testsys.cpu.dcache.writebacks::total              147                       # number of writebacks
testsys.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data          421                       # number of ReadReq MSHR hits
testsys.cpu.dcache.ReadReq_mshr_hits::total          421                       # number of ReadReq MSHR hits
testsys.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data            2                       # number of WriteReq MSHR hits
testsys.cpu.dcache.WriteReq_mshr_hits::total            2                       # number of WriteReq MSHR hits
testsys.cpu.dcache.demand_mshr_hits::switch_cpus.data          423                       # number of demand (read+write) MSHR hits
testsys.cpu.dcache.demand_mshr_hits::total          423                       # number of demand (read+write) MSHR hits
testsys.cpu.dcache.overall_mshr_hits::switch_cpus.data          423                       # number of overall MSHR hits
testsys.cpu.dcache.overall_mshr_hits::total          423                       # number of overall MSHR hits
testsys.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data          585                       # number of ReadReq MSHR misses
testsys.cpu.dcache.ReadReq_mshr_misses::total          585                       # number of ReadReq MSHR misses
testsys.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data          144                       # number of WriteReq MSHR misses
testsys.cpu.dcache.WriteReq_mshr_misses::total          144                       # number of WriteReq MSHR misses
testsys.cpu.dcache.demand_mshr_misses::switch_cpus.data          729                       # number of demand (read+write) MSHR misses
testsys.cpu.dcache.demand_mshr_misses::total          729                       # number of demand (read+write) MSHR misses
testsys.cpu.dcache.overall_mshr_misses::switch_cpus.data          729                       # number of overall MSHR misses
testsys.cpu.dcache.overall_mshr_misses::total          729                       # number of overall MSHR misses
testsys.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data     55853379                       # number of ReadReq MSHR miss cycles
testsys.cpu.dcache.ReadReq_mshr_miss_latency::total     55853379                       # number of ReadReq MSHR miss cycles
testsys.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data     13552223                       # number of WriteReq MSHR miss cycles
testsys.cpu.dcache.WriteReq_mshr_miss_latency::total     13552223                       # number of WriteReq MSHR miss cycles
testsys.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data     69405602                       # number of demand (read+write) MSHR miss cycles
testsys.cpu.dcache.demand_mshr_miss_latency::total     69405602                       # number of demand (read+write) MSHR miss cycles
testsys.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data     69405602                       # number of overall MSHR miss cycles
testsys.cpu.dcache.overall_mshr_miss_latency::total     69405602                       # number of overall MSHR miss cycles
testsys.cpu.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus.data       663849                       # number of ReadReq MSHR uncacheable cycles
testsys.cpu.dcache.ReadReq_mshr_uncacheable_latency::total       663849                       # number of ReadReq MSHR uncacheable cycles
testsys.cpu.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus.data      2134607                       # number of WriteReq MSHR uncacheable cycles
testsys.cpu.dcache.WriteReq_mshr_uncacheable_latency::total      2134607                       # number of WriteReq MSHR uncacheable cycles
testsys.cpu.dcache.overall_mshr_uncacheable_latency::switch_cpus.data      2798456                       # number of overall MSHR uncacheable cycles
testsys.cpu.dcache.overall_mshr_uncacheable_latency::total      2798456                       # number of overall MSHR uncacheable cycles
testsys.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.037366                       # mshr miss rate for ReadReq accesses
testsys.cpu.dcache.ReadReq_mshr_miss_rate::total     0.037347                       # mshr miss rate for ReadReq accesses
testsys.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.017719                       # mshr miss rate for WriteReq accesses
testsys.cpu.dcache.WriteReq_mshr_miss_rate::total     0.017719                       # mshr miss rate for WriteReq accesses
testsys.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.030652                       # mshr miss rate for demand accesses
testsys.cpu.dcache.demand_mshr_miss_rate::total     0.030642                       # mshr miss rate for demand accesses
testsys.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.030652                       # mshr miss rate for overall accesses
testsys.cpu.dcache.overall_mshr_miss_rate::total     0.030642                       # mshr miss rate for overall accesses
testsys.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 95475.861538                       # average ReadReq mshr miss latency
testsys.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 95475.861538                       # average ReadReq mshr miss latency
testsys.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 94112.659722                       # average WriteReq mshr miss latency
testsys.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 94112.659722                       # average WriteReq mshr miss latency
testsys.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 95206.587106                       # average overall mshr miss latency
testsys.cpu.dcache.demand_avg_mshr_miss_latency::total 95206.587106                       # average overall mshr miss latency
testsys.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 95206.587106                       # average overall mshr miss latency
testsys.cpu.dcache.overall_avg_mshr_miss_latency::total 95206.587106                       # average overall mshr miss latency
testsys.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus.data          inf                       # average ReadReq mshr uncacheable latency
testsys.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
testsys.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data          inf                       # average WriteReq mshr uncacheable latency
testsys.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
testsys.cpu.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus.data          inf                       # average overall mshr uncacheable latency
testsys.cpu.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
testsys.cpu.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
testsys.switch_cpus.numCycles                  408710                       # number of cpu cycles simulated
testsys.switch_cpus.numWorkItemsStarted             0                       # number of work items this cpu started
testsys.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
testsys.switch_cpus.BPredUnit.lookups           21894                       # Number of BP lookups
testsys.switch_cpus.BPredUnit.condPredicted        21894                       # Number of conditional branches predicted
testsys.switch_cpus.BPredUnit.condIncorrect         3567                       # Number of conditional branches incorrect
testsys.switch_cpus.BPredUnit.BTBLookups        14971                       # Number of BTB lookups
testsys.switch_cpus.BPredUnit.BTBHits            7980                       # Number of BTB hits
testsys.switch_cpus.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
testsys.switch_cpus.BPredUnit.usedRAS               0                       # Number of times the RAS was used to get a target.
testsys.switch_cpus.BPredUnit.RASInCorrect            0                       # Number of incorrect RAS predictions.
testsys.switch_cpus.fetch.icacheStallCycles        87888                       # Number of cycles fetch is stalled on an Icache miss
testsys.switch_cpus.fetch.Insts                 98907                       # Number of instructions fetch has processed
testsys.switch_cpus.fetch.Branches              21894                       # Number of branches that fetch encountered
testsys.switch_cpus.fetch.predictedBranches         7980                       # Number of branches that fetch has predicted taken
testsys.switch_cpus.fetch.Cycles                29982                       # Number of cycles fetch has run and was not squashing or blocked
testsys.switch_cpus.fetch.SquashCycles          13926                       # Number of cycles fetch has spent squashing
testsys.switch_cpus.fetch.TlbCycles              1357                       # Number of cycles fetch has spent waiting for tlb
testsys.switch_cpus.fetch.BlockedCycles         58756                       # Number of cycles fetch has spent blocked
testsys.switch_cpus.fetch.MiscStallCycles            3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
testsys.switch_cpus.fetch.PendingTrapStallCycles          222                       # Number of stall cycles due to pending traps
testsys.switch_cpus.fetch.CacheLines            14596                       # Number of cache lines fetched
testsys.switch_cpus.fetch.IcacheSquashes         2033                       # Number of outstanding Icache misses that were squashed
testsys.switch_cpus.fetch.ItlbSquashes             20                       # Number of outstanding ITLB misses that were squashed
testsys.switch_cpus.fetch.rateDist::samples       188407                       # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::mean     1.013885                       # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::stdev     2.516944                       # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::0          159223     84.51%     84.51% # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::1            1156      0.61%     85.12% # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::2            1210      0.64%     85.77% # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::3            1597      0.85%     86.61% # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::4            2148      1.14%     87.75% # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::5            1554      0.82%     88.58% # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::6            2148      1.14%     89.72% # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::7            1562      0.83%     90.55% # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::8           17809      9.45%    100.00% # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::total       188407                       # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.branchRate         0.053569                       # Number of branch fetches per cycle
testsys.switch_cpus.fetch.rate               0.241998                       # Number of inst fetches per cycle
testsys.switch_cpus.decode.IdleCycles           85230                       # Number of cycles decode is idle
testsys.switch_cpus.decode.BlockedCycles        65128                       # Number of cycles decode is blocked
testsys.switch_cpus.decode.RunCycles            27089                       # Number of cycles decode is running
testsys.switch_cpus.decode.UnblockCycles          759                       # Number of cycles decode is unblocking
testsys.switch_cpus.decode.SquashCycles         10199                       # Number of cycles decode is squashing
testsys.switch_cpus.decode.DecodedInsts        181992                       # Number of instructions handled by decode
testsys.switch_cpus.rename.SquashCycles         10199                       # Number of cycles rename is squashing
testsys.switch_cpus.rename.IdleCycles           87756                       # Number of cycles rename is idle
testsys.switch_cpus.rename.BlockCycles          35240                       # Number of cycles rename is blocking
testsys.switch_cpus.rename.serializeStallCycles        24789                       # count of cycles rename stalled for serializing inst
testsys.switch_cpus.rename.RunCycles            25258                       # Number of cycles rename is running
testsys.switch_cpus.rename.UnblockCycles         5163                       # Number of cycles rename is unblocking
testsys.switch_cpus.rename.RenamedInsts        171254                       # Number of instructions processed by rename
testsys.switch_cpus.rename.ROBFullEvents          133                       # Number of times rename has blocked due to ROB full
testsys.switch_cpus.rename.IQFullEvents           968                       # Number of times rename has blocked due to IQ full
testsys.switch_cpus.rename.LSQFullEvents         3350                       # Number of times rename has blocked due to LSQ full
testsys.switch_cpus.rename.RenamedOperands       184946                       # Number of destination operands rename has renamed
testsys.switch_cpus.rename.RenameLookups       430811                       # Number of register rename lookups that rename has made
testsys.switch_cpus.rename.int_rename_lookups       430811                       # Number of integer rename lookups
testsys.switch_cpus.rename.CommittedMaps       107608                       # Number of HB maps that are committed
testsys.switch_cpus.rename.UndoneMaps           77321                       # Number of HB maps that are undone due to squashing
testsys.switch_cpus.rename.serializingInsts          533                       # count of serializing insts renamed
testsys.switch_cpus.rename.tempSerializingInsts          534                       # count of temporary serializing insts renamed
testsys.switch_cpus.rename.skidInsts            16083                       # count of insts added to the skid buffer
testsys.switch_cpus.memDep0.insertedLoads        21156                       # Number of loads inserted to the mem dependence unit.
testsys.switch_cpus.memDep0.insertedStores        12600                       # Number of stores inserted to the mem dependence unit.
testsys.switch_cpus.memDep0.conflictingLoads          551                       # Number of conflicting loads.
testsys.switch_cpus.memDep0.conflictingStores          299                       # Number of conflicting stores.
testsys.switch_cpus.iq.iqInstsAdded            155869                       # Number of instructions added to the IQ (excludes non-spec)
testsys.switch_cpus.iq.iqNonSpecInstsAdded          844                       # Number of non-speculative instructions added to the IQ
testsys.switch_cpus.iq.iqInstsIssued           138747                       # Number of instructions issued
testsys.switch_cpus.iq.iqSquashedInstsIssued          790                       # Number of squashed instructions issued
testsys.switch_cpus.iq.iqSquashedInstsExamined        54868                       # Number of squashed instructions iterated over during squash; mainly for profiling
testsys.switch_cpus.iq.iqSquashedOperandsExamined        78973                       # Number of squashed operands that are examined and possibly removed from graph
testsys.switch_cpus.iq.iqSquashedNonSpecRemoved          405                       # Number of squashed non-spec instructions that were removed
testsys.switch_cpus.iq.issued_per_cycle::samples       188407                       # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::mean     0.736422                       # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::stdev     1.521918                       # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::0       138954     73.75%     73.75% # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::1        15287      8.11%     81.87% # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::2        10472      5.56%     87.42% # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::3         8032      4.26%     91.69% # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::4         6345      3.37%     95.05% # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::5         4461      2.37%     97.42% # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::6         3486      1.85%     99.27% # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::7         1141      0.61%     99.88% # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::8          229      0.12%    100.00% # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::total       188407                       # Number of insts issued each cycle
testsys.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::IntAlu            272     48.57%     48.57% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::IntMult             0      0.00%     48.57% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::IntDiv              0      0.00%     48.57% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::FloatAdd            0      0.00%     48.57% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::FloatCmp            0      0.00%     48.57% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::FloatCvt            0      0.00%     48.57% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::FloatMult            0      0.00%     48.57% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::FloatDiv            0      0.00%     48.57% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     48.57% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdAdd             0      0.00%     48.57% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     48.57% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdAlu             0      0.00%     48.57% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdCmp             0      0.00%     48.57% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdCvt             0      0.00%     48.57% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdMisc            0      0.00%     48.57% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdMult            0      0.00%     48.57% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     48.57% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdShift            0      0.00%     48.57% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     48.57% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdSqrt            0      0.00%     48.57% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     48.57% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     48.57% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     48.57% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     48.57% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     48.57% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     48.57% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     48.57% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     48.57% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     48.57% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::MemRead           140     25.00%     73.57% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::MemWrite          148     26.43%    100.00% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
testsys.switch_cpus.iq.FU_type_0::No_OpClass         2197      1.58%      1.58% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::IntAlu       106858     77.02%     78.60% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::IntMult            0      0.00%     78.60% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::IntDiv            0      0.00%     78.60% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     78.60% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     78.60% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     78.60% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     78.60% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     78.60% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     78.60% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     78.60% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     78.60% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     78.60% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     78.60% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     78.60% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     78.60% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     78.60% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     78.60% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     78.60% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     78.60% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     78.60% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     78.60% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     78.60% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     78.60% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     78.60% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     78.60% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     78.60% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     78.60% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.60% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     78.60% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::MemRead        18882     13.61%     92.21% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::MemWrite        10810      7.79%    100.00% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::total        138747                       # Type of FU issued
testsys.switch_cpus.iq.rate                  0.339475                       # Inst issue rate
testsys.switch_cpus.iq.fu_busy_cnt                560                       # FU busy when requested
testsys.switch_cpus.iq.fu_busy_rate          0.004036                       # FU busy rate (busy events/executed inst)
testsys.switch_cpus.iq.int_inst_queue_reads       467679                       # Number of integer instruction queue reads
testsys.switch_cpus.iq.int_inst_queue_writes       211661                       # Number of integer instruction queue writes
testsys.switch_cpus.iq.int_inst_queue_wakeup_accesses       131212                       # Number of integer instruction queue wakeup accesses
testsys.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
testsys.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
testsys.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
testsys.switch_cpus.iq.int_alu_accesses        137110                       # Number of integer alu accesses
testsys.switch_cpus.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
testsys.switch_cpus.iew.lsq.thread0.forwLoads         2095                       # Number of loads that had data forwarded from stores
testsys.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
testsys.switch_cpus.iew.lsq.thread0.squashedLoads         8259                       # Number of loads squashed
testsys.switch_cpus.iew.lsq.thread0.ignoredResponses           50                       # Number of memory responses ignored because the instruction is squashed
testsys.switch_cpus.iew.lsq.thread0.memOrderViolation           83                       # Number of memory ordering violations
testsys.switch_cpus.iew.lsq.thread0.squashedStores         4459                       # Number of stores squashed
testsys.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
testsys.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
testsys.switch_cpus.iew.lsq.thread0.rescheduledLoads           17                       # Number of loads that were rescheduled
testsys.switch_cpus.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
testsys.switch_cpus.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
testsys.switch_cpus.iew.iewSquashCycles         10199                       # Number of cycles IEW is squashing
testsys.switch_cpus.iew.iewBlockCycles          29366                       # Number of cycles IEW is blocking
testsys.switch_cpus.iew.iewUnblockCycles          276                       # Number of cycles IEW is unblocking
testsys.switch_cpus.iew.iewDispatchedInsts       156713                       # Number of instructions dispatched to IQ
testsys.switch_cpus.iew.iewDispSquashedInsts         3443                       # Number of squashed instructions skipped by dispatch
testsys.switch_cpus.iew.iewDispLoadInsts        21156                       # Number of dispatched load instructions
testsys.switch_cpus.iew.iewDispStoreInsts        12600                       # Number of dispatched store instructions
testsys.switch_cpus.iew.iewDispNonSpecInsts          712                       # Number of dispatched non-speculative instructions
testsys.switch_cpus.iew.iewIQFullEvents           115                       # Number of times the IQ has become full, causing a stall
testsys.switch_cpus.iew.iewLSQFullEvents           20                       # Number of times the LSQ has become full, causing a stall
testsys.switch_cpus.iew.memOrderViolationEvents           83                       # Number of memory order violations
testsys.switch_cpus.iew.predictedTakenIncorrect          727                       # Number of branches that were predicted taken incorrectly
testsys.switch_cpus.iew.predictedNotTakenIncorrect         3399                       # Number of branches that were predicted not taken incorrectly
testsys.switch_cpus.iew.branchMispredicts         4126                       # Number of branch mispredicts detected at execute
testsys.switch_cpus.iew.iewExecutedInsts       133935                       # Number of executed instructions
testsys.switch_cpus.iew.iewExecLoadInsts        17808                       # Number of load instructions executed
testsys.switch_cpus.iew.iewExecSquashedInsts         4811                       # Number of squashed instructions skipped in execute
testsys.switch_cpus.iew.exec_swp                    0                       # number of swp insts executed
testsys.switch_cpus.iew.exec_nop                    0                       # number of nop insts executed
testsys.switch_cpus.iew.exec_refs               28109                       # number of memory reference insts executed
testsys.switch_cpus.iew.exec_branches           13884                       # Number of branches executed
testsys.switch_cpus.iew.exec_stores             10301                       # Number of stores executed
testsys.switch_cpus.iew.exec_rate            0.327702                       # Inst execution rate
testsys.switch_cpus.iew.wb_sent                131596                       # cumulative count of insts sent to commit
testsys.switch_cpus.iew.wb_count               131212                       # cumulative count of insts written-back
testsys.switch_cpus.iew.wb_producers            85006                       # num instructions producing a value
testsys.switch_cpus.iew.wb_consumers           141384                       # num instructions consuming a value
testsys.switch_cpus.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
testsys.switch_cpus.iew.wb_rate              0.321039                       # insts written-back per cycle
testsys.switch_cpus.iew.wb_fanout            0.601242                       # average fanout of values written-back
testsys.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
testsys.switch_cpus.commit.commitSquashedInsts        59087                       # The number of squashed insts skipped by commit
testsys.switch_cpus.commit.commitNonSpecStalls          438                       # The number of times commit has been forced to stall to communicate backwards
testsys.switch_cpus.commit.branchMispredicts         3595                       # The number of times a branch was mispredicted
testsys.switch_cpus.commit.committed_per_cycle::samples       178280                       # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::mean     0.547594                       # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::stdev     1.495315                       # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::0       145031     81.35%     81.35% # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::1        12126      6.80%     88.15% # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::2         6384      3.58%     91.73% # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::3         4918      2.76%     94.49% # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::4         3345      1.88%     96.37% # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::5         1400      0.79%     97.15% # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::6          971      0.54%     97.70% # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::7         1069      0.60%     98.30% # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::8         3036      1.70%    100.00% # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::total       178280                       # Number of insts commited each cycle
testsys.switch_cpus.commit.committedInsts        50592                       # Number of instructions committed
testsys.switch_cpus.commit.committedOps         97625                       # Number of ops (including micro ops) committed
testsys.switch_cpus.commit.swp_count                0                       # Number of s/w prefetches committed
testsys.switch_cpus.commit.refs                 21034                       # Number of memory references committed
testsys.switch_cpus.commit.loads                12894                       # Number of loads committed
testsys.switch_cpus.commit.membars                 34                       # Number of memory barriers committed
testsys.switch_cpus.commit.branches             10963                       # Number of branches committed
testsys.switch_cpus.commit.fp_insts                 0                       # Number of committed floating point instructions.
testsys.switch_cpus.commit.int_insts            96843                       # Number of committed integer instructions.
testsys.switch_cpus.commit.function_calls            0                       # Number of function calls committed.
testsys.switch_cpus.commit.bw_lim_events         3036                       # number cycles where commit BW limit reached
testsys.switch_cpus.commit.bw_limited               0                       # number of insts not committed due to BW limits
testsys.switch_cpus.rob.rob_reads              331884                       # The number of ROB reads
testsys.switch_cpus.rob.rob_writes             323733                       # The number of ROB writes
testsys.switch_cpus.timesIdled                   1058                       # Number of times that the entire CPU went into an idle state and unscheduled itself
testsys.switch_cpus.idleCycles                 220303                       # Total number of cycles that the CPU has spent unscheduled due to idling
testsys.switch_cpus.committedInsts              50592                       # Number of Instructions Simulated
testsys.switch_cpus.committedOps                97625                       # Number of Ops (including micro ops) Simulated
testsys.switch_cpus.committedInsts_total        50592                       # Number of Instructions Simulated
testsys.switch_cpus.cpi                      8.078550                       # CPI: Cycles Per Instruction
testsys.switch_cpus.cpi_total                8.078550                       # CPI: Total CPI of All Threads
testsys.switch_cpus.ipc                      0.123785                       # IPC: Instructions Per Cycle
testsys.switch_cpus.ipc_total                0.123785                       # IPC: Total IPC of All Threads
testsys.switch_cpus.int_regfile_reads          263450                       # number of integer regfile reads
testsys.switch_cpus.int_regfile_writes         140018                       # number of integer regfile writes
testsys.switch_cpus.fp_regfile_writes              48                       # number of floating regfile writes
testsys.switch_cpus.misc_regfile_reads          57908                       # number of misc regfile reads
testsys.switch_cpus.misc_regfile_writes           389                       # number of misc regfile writes
drivesys.physmem.bytes_read::cpu.dtb.walker        11088                       # Number of bytes read from this memory
drivesys.physmem.bytes_read::cpu.itb.walker         6680                       # Number of bytes read from this memory
drivesys.physmem.bytes_read::cpu.inst         4416120                       # Number of bytes read from this memory
drivesys.physmem.bytes_read::cpu.data          710408                       # Number of bytes read from this memory
drivesys.physmem.bytes_read::total            5144296                       # Number of bytes read from this memory
drivesys.physmem.bytes_inst_read::cpu.inst      4416120                       # Number of instructions bytes read from this memory
drivesys.physmem.bytes_inst_read::total       4416120                       # Number of instructions bytes read from this memory
drivesys.physmem.bytes_written::cpu.data       645554                       # Number of bytes written to this memory
drivesys.physmem.bytes_written::total          645554                       # Number of bytes written to this memory
drivesys.physmem.num_reads::cpu.dtb.walker         1386                       # Number of read requests responded to by this memory
drivesys.physmem.num_reads::cpu.itb.walker          835                       # Number of read requests responded to by this memory
drivesys.physmem.num_reads::cpu.inst           552015                       # Number of read requests responded to by this memory
drivesys.physmem.num_reads::cpu.data           106903                       # Number of read requests responded to by this memory
drivesys.physmem.num_reads::total              661139                       # Number of read requests responded to by this memory
drivesys.physmem.num_writes::cpu.data           85376                       # Number of write requests responded to by this memory
drivesys.physmem.num_writes::total              85376                       # Number of write requests responded to by this memory
drivesys.physmem.bw_read::cpu.dtb.walker     38257409                       # Total read bandwidth from this memory (bytes/s)
drivesys.physmem.bw_read::cpu.itb.walker     23048294                       # Total read bandwidth from this memory (bytes/s)
drivesys.physmem.bw_read::cpu.inst        15237130877                       # Total read bandwidth from this memory (bytes/s)
drivesys.physmem.bw_read::cpu.data         2451151615                       # Total read bandwidth from this memory (bytes/s)
drivesys.physmem.bw_read::total           17749588195                       # Total read bandwidth from this memory (bytes/s)
drivesys.physmem.bw_inst_read::cpu.inst   15237130877                       # Instruction read bandwidth from this memory (bytes/s)
drivesys.physmem.bw_inst_read::total      15237130877                       # Instruction read bandwidth from this memory (bytes/s)
drivesys.physmem.bw_write::cpu.data        2227383039                       # Write bandwidth from this memory (bytes/s)
drivesys.physmem.bw_write::total           2227383039                       # Write bandwidth from this memory (bytes/s)
drivesys.physmem.bw_total::cpu.dtb.walker     38257409                       # Total bandwidth to/from this memory (bytes/s)
drivesys.physmem.bw_total::cpu.itb.walker     23048294                       # Total bandwidth to/from this memory (bytes/s)
drivesys.physmem.bw_total::cpu.inst       15237130877                       # Total bandwidth to/from this memory (bytes/s)
drivesys.physmem.bw_total::cpu.data        4678534654                       # Total bandwidth to/from this memory (bytes/s)
drivesys.physmem.bw_total::total          19976971234                       # Total bandwidth to/from this memory (bytes/s)
drivesys.pc.south_bridge.ide.disks0.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
drivesys.pc.south_bridge.ide.disks0.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
drivesys.pc.south_bridge.ide.disks0.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
drivesys.pc.south_bridge.ide.disks0.dma_write_full_pages            0                       # Number of full page size DMA writes.
drivesys.pc.south_bridge.ide.disks0.dma_write_bytes            0                       # Number of bytes transfered via DMA writes.
drivesys.pc.south_bridge.ide.disks0.dma_write_txs            0                       # Number of DMA write transactions.
drivesys.pc.south_bridge.ide.disks1.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
drivesys.pc.south_bridge.ide.disks1.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
drivesys.pc.south_bridge.ide.disks1.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
drivesys.pc.south_bridge.ide.disks1.dma_write_full_pages            0                       # Number of full page size DMA writes.
drivesys.pc.south_bridge.ide.disks1.dma_write_bytes            0                       # Number of bytes transfered via DMA writes.
drivesys.pc.south_bridge.ide.disks1.dma_write_txs            0                       # Number of DMA write transactions.
drivesys.ethernet.descDMAReads                      0                       # Number of descriptors the device read w/ DMA
drivesys.ethernet.descDMAWrites                     0                       # Number of descriptors the device wrote w/ DMA
drivesys.ethernet.descDmaReadBytes                  0                       # number of descriptor bytes read w/ DMA
drivesys.ethernet.descDmaWriteBytes                 0                       # number of descriptor bytes write w/ DMA
drivesys.ethernet.postedSwi                         0                       # number of software interrupts posted to CPU
drivesys.ethernet.coalescedSwi                      0                       # average number of Swi's coalesced into each post
drivesys.ethernet.totalSwi                          0                       # total number of Swi written to ISR
drivesys.ethernet.postedRxIdle                      0                       # number of rxIdle interrupts posted to CPU
drivesys.ethernet.coalescedRxIdle                   0                       # average number of RxIdle's coalesced into each post
drivesys.ethernet.totalRxIdle                       0                       # total number of RxIdle written to ISR
drivesys.ethernet.postedRxOk                        0                       # number of RxOk interrupts posted to CPU
drivesys.ethernet.coalescedRxOk                     0                       # average number of RxOk's coalesced into each post
drivesys.ethernet.totalRxOk                         0                       # total number of RxOk written to ISR
drivesys.ethernet.postedRxDesc                      0                       # number of RxDesc interrupts posted to CPU
drivesys.ethernet.coalescedRxDesc                   0                       # average number of RxDesc's coalesced into each post
drivesys.ethernet.totalRxDesc                       0                       # total number of RxDesc written to ISR
drivesys.ethernet.postedTxOk                        0                       # number of TxOk interrupts posted to CPU
drivesys.ethernet.coalescedTxOk                     0                       # average number of TxOk's coalesced into each post
drivesys.ethernet.totalTxOk                         0                       # total number of TxOk written to ISR
drivesys.ethernet.postedTxIdle                      0                       # number of TxIdle interrupts posted to CPU
drivesys.ethernet.coalescedTxIdle                   0                       # average number of TxIdle's coalesced into each post
drivesys.ethernet.totalTxIdle                       0                       # total number of TxIdle written to ISR
drivesys.ethernet.postedTxDesc                      0                       # number of TxDesc interrupts posted to CPU
drivesys.ethernet.coalescedTxDesc                   0                       # average number of TxDesc's coalesced into each post
drivesys.ethernet.totalTxDesc                       0                       # total number of TxDesc written to ISR
drivesys.ethernet.postedRxOrn                       0                       # number of RxOrn posted to CPU
drivesys.ethernet.coalescedRxOrn                    0                       # average number of RxOrn's coalesced into each post
drivesys.ethernet.totalRxOrn                        0                       # total number of RxOrn written to ISR
drivesys.ethernet.coalescedTotal                    0                       # average number of interrupts coalesced into each post
drivesys.ethernet.postedInterrupts                  1                       # number of posts to CPU
drivesys.ethernet.droppedPackets                    0                       # number of packets dropped
drivesys.cpu.numCycles                         870358                       # number of cpu cycles simulated
drivesys.cpu.numWorkItemsStarted                    0                       # number of work items this cpu started
drivesys.cpu.numWorkItemsCompleted                  0                       # number of work items this cpu completed
drivesys.cpu.committedInsts                    415633                       # Number of instructions committed
drivesys.cpu.committedOps                      733766                       # Number of ops (including micro ops) committed
drivesys.cpu.num_int_alu_accesses              731954                       # Number of integer alu accesses
drivesys.cpu.num_fp_alu_accesses                  323                       # Number of float alu accesses
drivesys.cpu.num_func_calls                         0                       # number of times a function call or return occured
drivesys.cpu.num_conditional_control_insts        60628                       # number of instructions that are conditional controls
drivesys.cpu.num_int_insts                     731954                       # number of integer instructions
drivesys.cpu.num_fp_insts                         323                       # number of float instructions
drivesys.cpu.num_int_register_reads           1937068                       # number of times the integer registers were read
drivesys.cpu.num_int_register_writes           838728                       # number of times the integer registers were written
drivesys.cpu.num_fp_register_reads                546                       # number of times the floating registers were read
drivesys.cpu.num_fp_register_writes               270                       # number of times the floating registers were written
drivesys.cpu.num_mem_refs                      192340                       # number of memory refs
drivesys.cpu.num_load_insts                    106982                       # Number of load instructions
drivesys.cpu.num_store_insts                    85358                       # Number of store instructions
drivesys.cpu.num_idle_cycles                        0                       # Number of idle cycles
drivesys.cpu.num_busy_cycles                   870358                       # Number of busy cycles
drivesys.cpu.not_idle_fraction                      1                       # Percentage of non-idle cycles
drivesys.cpu.idle_fraction                          0                       # Percentage of idle cycles
drivesys.cpu.kern.inst.arm                          0                       # number of arm instructions executed
drivesys.cpu.kern.inst.quiesce                      0                       # number of quiesce instructions executed
testsys.switch_cpus.kern.inst.arm                   0                       # number of arm instructions executed
testsys.switch_cpus.kern.inst.quiesce               0                       # number of quiesce instructions executed

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                 20.003783                       # Number of seconds simulated
sim_ticks                                20003783033493                       # Number of ticks simulated
final_tick                               25087254743223                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  59654                       # Simulator instruction rate (inst/s)
host_op_rate                                   112620                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             2628197017                       # Simulator tick rate (ticks/s)
host_mem_usage                                4566420                       # Number of bytes of host memory used
host_seconds                                  7611.22                       # Real time elapsed on the host
sim_insts                                   454036293                       # Number of instructions simulated
sim_ops                                     857176078                       # Number of ops (including micro ops) simulated
testsys.physmem.bytes_read::pc.south_bridge.ide       933888                       # Number of bytes read from this memory
testsys.physmem.bytes_read::ethernet          2532992                       # Number of bytes read from this memory
testsys.physmem.bytes_read::switch_cpus.dtb.walker        27712                       # Number of bytes read from this memory
testsys.physmem.bytes_read::switch_cpus.itb.walker         8192                       # Number of bytes read from this memory
testsys.physmem.bytes_read::switch_cpus.inst       629504                       # Number of bytes read from this memory
testsys.physmem.bytes_read::switch_cpus.data      7803520                       # Number of bytes read from this memory
testsys.physmem.bytes_read::total            11935808                       # Number of bytes read from this memory
testsys.physmem.bytes_inst_read::switch_cpus.inst       629504                       # Number of instructions bytes read from this memory
testsys.physmem.bytes_inst_read::total         629504                       # Number of instructions bytes read from this memory
testsys.physmem.bytes_written::writebacks      8687168                       # Number of bytes written to this memory
testsys.physmem.bytes_written::total          8687168                       # Number of bytes written to this memory
testsys.physmem.num_reads::pc.south_bridge.ide        14592                       # Number of read requests responded to by this memory
testsys.physmem.num_reads::ethernet             39578                       # Number of read requests responded to by this memory
testsys.physmem.num_reads::switch_cpus.dtb.walker          433                       # Number of read requests responded to by this memory
testsys.physmem.num_reads::switch_cpus.itb.walker          128                       # Number of read requests responded to by this memory
testsys.physmem.num_reads::switch_cpus.inst         9836                       # Number of read requests responded to by this memory
testsys.physmem.num_reads::switch_cpus.data       121930                       # Number of read requests responded to by this memory
testsys.physmem.num_reads::total               186497                       # Number of read requests responded to by this memory
testsys.physmem.num_writes::writebacks         135737                       # Number of write requests responded to by this memory
testsys.physmem.num_writes::total              135737                       # Number of write requests responded to by this memory
testsys.physmem.bw_read::pc.south_bridge.ide        46686                       # Total read bandwidth from this memory (bytes/s)
testsys.physmem.bw_read::ethernet              126626                       # Total read bandwidth from this memory (bytes/s)
testsys.physmem.bw_read::switch_cpus.dtb.walker         1385                       # Total read bandwidth from this memory (bytes/s)
testsys.physmem.bw_read::switch_cpus.itb.walker          410                       # Total read bandwidth from this memory (bytes/s)
testsys.physmem.bw_read::switch_cpus.inst        31469                       # Total read bandwidth from this memory (bytes/s)
testsys.physmem.bw_read::switch_cpus.data       390102                       # Total read bandwidth from this memory (bytes/s)
testsys.physmem.bw_read::total                 596678                       # Total read bandwidth from this memory (bytes/s)
testsys.physmem.bw_inst_read::switch_cpus.inst        31469                       # Instruction read bandwidth from this memory (bytes/s)
testsys.physmem.bw_inst_read::total             31469                       # Instruction read bandwidth from this memory (bytes/s)
testsys.physmem.bw_write::writebacks           434276                       # Write bandwidth from this memory (bytes/s)
testsys.physmem.bw_write::total                434276                       # Write bandwidth from this memory (bytes/s)
testsys.physmem.bw_total::writebacks           434276                       # Total bandwidth to/from this memory (bytes/s)
testsys.physmem.bw_total::pc.south_bridge.ide        46686                       # Total bandwidth to/from this memory (bytes/s)
testsys.physmem.bw_total::ethernet             126626                       # Total bandwidth to/from this memory (bytes/s)
testsys.physmem.bw_total::switch_cpus.dtb.walker         1385                       # Total bandwidth to/from this memory (bytes/s)
testsys.physmem.bw_total::switch_cpus.itb.walker          410                       # Total bandwidth to/from this memory (bytes/s)
testsys.physmem.bw_total::switch_cpus.inst        31469                       # Total bandwidth to/from this memory (bytes/s)
testsys.physmem.bw_total::switch_cpus.data       390102                       # Total bandwidth to/from this memory (bytes/s)
testsys.physmem.bw_total::total               1030954                       # Total bandwidth to/from this memory (bytes/s)
testsys.iocache.replacements                    89419                       # number of replacements
testsys.iocache.tagsinuse                   14.836133                       # Cycle average of tags in use
testsys.iocache.total_refs                      39705                       # Total number of references to valid blocks.
testsys.iocache.sampled_refs                    89434                       # Sample count of references to valid blocks.
testsys.iocache.avg_refs                     0.443959                       # Average number of references to valid blocks.
testsys.iocache.warmup_cycle                        0                       # Cycle when the warmup percentage was hit.
testsys.iocache.occ_blocks::pc.south_bridge.ide     0.005158                       # Average occupied blocks per requestor
testsys.iocache.occ_blocks::ethernet        14.830975                       # Average occupied blocks per requestor
testsys.iocache.occ_percent::pc.south_bridge.ide     0.000322                       # Average percentage of cache occupancy
testsys.iocache.occ_percent::ethernet        0.926936                       # Average percentage of cache occupancy
testsys.iocache.occ_percent::total           0.927258                       # Average percentage of cache occupancy
testsys.iocache.ReadReq_hits::ethernet          10656                       # number of ReadReq hits
testsys.iocache.ReadReq_hits::total             10656                       # number of ReadReq hits
testsys.iocache.WriteReq_hits::ethernet          4338                       # number of WriteReq hits
testsys.iocache.WriteReq_hits::total             4338                       # number of WriteReq hits
testsys.iocache.demand_hits::ethernet           14994                       # number of demand (read+write) hits
testsys.iocache.demand_hits::total              14994                       # number of demand (read+write) hits
testsys.iocache.overall_hits::ethernet          14994                       # number of overall hits
testsys.iocache.overall_hits::total             14994                       # number of overall hits
testsys.iocache.ReadReq_misses::pc.south_bridge.ide          228                       # number of ReadReq misses
testsys.iocache.ReadReq_misses::ethernet        67396                       # number of ReadReq misses
testsys.iocache.ReadReq_misses::total           67624                       # number of ReadReq misses
testsys.iocache.WriteReq_misses::pc.south_bridge.ide        14592                       # number of WriteReq misses
testsys.iocache.WriteReq_misses::ethernet        73606                       # number of WriteReq misses
testsys.iocache.WriteReq_misses::total          88198                       # number of WriteReq misses
testsys.iocache.demand_misses::pc.south_bridge.ide        14820                       # number of demand (read+write) misses
testsys.iocache.demand_misses::ethernet        141002                       # number of demand (read+write) misses
testsys.iocache.demand_misses::total           155822                       # number of demand (read+write) misses
testsys.iocache.overall_misses::pc.south_bridge.ide        14820                       # number of overall misses
testsys.iocache.overall_misses::ethernet       141002                       # number of overall misses
testsys.iocache.overall_misses::total          155822                       # number of overall misses
testsys.iocache.ReadReq_miss_latency::pc.south_bridge.ide      9648000                       # number of ReadReq miss cycles
testsys.iocache.ReadReq_miss_latency::ethernet   2730900100                       # number of ReadReq miss cycles
testsys.iocache.ReadReq_miss_latency::total   2740548100                       # number of ReadReq miss cycles
testsys.iocache.WriteReq_miss_latency::pc.south_bridge.ide   2573361176                       # number of WriteReq miss cycles
testsys.iocache.WriteReq_miss_latency::ethernet   4950692000                       # number of WriteReq miss cycles
testsys.iocache.WriteReq_miss_latency::total   7524053176                       # number of WriteReq miss cycles
testsys.iocache.demand_miss_latency::pc.south_bridge.ide   2583009176                       # number of demand (read+write) miss cycles
testsys.iocache.demand_miss_latency::ethernet   7681592100                       # number of demand (read+write) miss cycles
testsys.iocache.demand_miss_latency::total  10264601276                       # number of demand (read+write) miss cycles
testsys.iocache.overall_miss_latency::pc.south_bridge.ide   2583009176                       # number of overall miss cycles
testsys.iocache.overall_miss_latency::ethernet   7681592100                       # number of overall miss cycles
testsys.iocache.overall_miss_latency::total  10264601276                       # number of overall miss cycles
testsys.iocache.ReadReq_accesses::pc.south_bridge.ide          228                       # number of ReadReq accesses(hits+misses)
testsys.iocache.ReadReq_accesses::ethernet        78052                       # number of ReadReq accesses(hits+misses)
testsys.iocache.ReadReq_accesses::total         78280                       # number of ReadReq accesses(hits+misses)
testsys.iocache.WriteReq_accesses::pc.south_bridge.ide        14592                       # number of WriteReq accesses(hits+misses)
testsys.iocache.WriteReq_accesses::ethernet        77944                       # number of WriteReq accesses(hits+misses)
testsys.iocache.WriteReq_accesses::total        92536                       # number of WriteReq accesses(hits+misses)
testsys.iocache.demand_accesses::pc.south_bridge.ide        14820                       # number of demand (read+write) accesses
testsys.iocache.demand_accesses::ethernet       155996                       # number of demand (read+write) accesses
testsys.iocache.demand_accesses::total         170816                       # number of demand (read+write) accesses
testsys.iocache.overall_accesses::pc.south_bridge.ide        14820                       # number of overall (read+write) accesses
testsys.iocache.overall_accesses::ethernet       155996                       # number of overall (read+write) accesses
testsys.iocache.overall_accesses::total        170816                       # number of overall (read+write) accesses
testsys.iocache.ReadReq_miss_rate::pc.south_bridge.ide            1                       # miss rate for ReadReq accesses
testsys.iocache.ReadReq_miss_rate::ethernet     0.863476                       # miss rate for ReadReq accesses
testsys.iocache.ReadReq_miss_rate::total     0.863873                       # miss rate for ReadReq accesses
testsys.iocache.WriteReq_miss_rate::pc.south_bridge.ide            1                       # miss rate for WriteReq accesses
testsys.iocache.WriteReq_miss_rate::ethernet     0.944345                       # miss rate for WriteReq accesses
testsys.iocache.WriteReq_miss_rate::total     0.953121                       # miss rate for WriteReq accesses
testsys.iocache.demand_miss_rate::pc.south_bridge.ide            1                       # miss rate for demand accesses
testsys.iocache.demand_miss_rate::ethernet     0.903882                       # miss rate for demand accesses
testsys.iocache.demand_miss_rate::total      0.912221                       # miss rate for demand accesses
testsys.iocache.overall_miss_rate::pc.south_bridge.ide            1                       # miss rate for overall accesses
testsys.iocache.overall_miss_rate::ethernet     0.903882                       # miss rate for overall accesses
testsys.iocache.overall_miss_rate::total     0.912221                       # miss rate for overall accesses
testsys.iocache.ReadReq_avg_miss_latency::pc.south_bridge.ide 42315.789474                       # average ReadReq miss latency
testsys.iocache.ReadReq_avg_miss_latency::ethernet 40520.210398                       # average ReadReq miss latency
testsys.iocache.ReadReq_avg_miss_latency::total 40526.264344                       # average ReadReq miss latency
testsys.iocache.WriteReq_avg_miss_latency::pc.south_bridge.ide 176354.247259                       # average WriteReq miss latency
testsys.iocache.WriteReq_avg_miss_latency::ethernet 67259.353857                       # average WriteReq miss latency
testsys.iocache.WriteReq_avg_miss_latency::total 85308.659788                       # average WriteReq miss latency
testsys.iocache.demand_avg_miss_latency::pc.south_bridge.ide 174292.117139                       # average overall miss latency
testsys.iocache.demand_avg_miss_latency::ethernet 54478.603850                       # average overall miss latency
testsys.iocache.demand_avg_miss_latency::total 65873.889926                       # average overall miss latency
testsys.iocache.overall_avg_miss_latency::pc.south_bridge.ide 174292.117139                       # average overall miss latency
testsys.iocache.overall_avg_miss_latency::ethernet 54478.603850                       # average overall miss latency
testsys.iocache.overall_avg_miss_latency::total 65873.889926                       # average overall miss latency
testsys.iocache.blocked_cycles::no_mshrs     18494200                       # number of cycles access was blocked
testsys.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
testsys.iocache.blocked::no_mshrs                1663                       # number of cycles access was blocked
testsys.iocache.blocked::no_targets                 0                       # number of cycles access was blocked
testsys.iocache.avg_blocked_cycles::no_mshrs 11120.986170                       # average number of cycles each access was blocked
testsys.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
testsys.iocache.fast_writes                         0                       # number of fast writes performed
testsys.iocache.cache_copies                        0                       # number of cache copies performed
testsys.iocache.writebacks::writebacks          54665                       # number of writebacks
testsys.iocache.writebacks::total               54665                       # number of writebacks
testsys.iocache.ReadReq_mshr_misses::pc.south_bridge.ide          228                       # number of ReadReq MSHR misses
testsys.iocache.ReadReq_mshr_misses::ethernet        67396                       # number of ReadReq MSHR misses
testsys.iocache.ReadReq_mshr_misses::total        67624                       # number of ReadReq MSHR misses
testsys.iocache.WriteReq_mshr_misses::pc.south_bridge.ide        14592                       # number of WriteReq MSHR misses
testsys.iocache.WriteReq_mshr_misses::ethernet        73606                       # number of WriteReq MSHR misses
testsys.iocache.WriteReq_mshr_misses::total        88198                       # number of WriteReq MSHR misses
testsys.iocache.demand_mshr_misses::pc.south_bridge.ide        14820                       # number of demand (read+write) MSHR misses
testsys.iocache.demand_mshr_misses::ethernet       141002                       # number of demand (read+write) MSHR misses
testsys.iocache.demand_mshr_misses::total       155822                       # number of demand (read+write) MSHR misses
testsys.iocache.overall_mshr_misses::pc.south_bridge.ide        14820                       # number of overall MSHR misses
testsys.iocache.overall_mshr_misses::ethernet       141002                       # number of overall MSHR misses
testsys.iocache.overall_mshr_misses::total       155822                       # number of overall MSHR misses
testsys.iocache.ReadReq_mshr_miss_latency::pc.south_bridge.ide      6850800                       # number of ReadReq MSHR miss cycles
testsys.iocache.ReadReq_mshr_miss_latency::ethernet   1891409297                       # number of ReadReq MSHR miss cycles
testsys.iocache.ReadReq_mshr_miss_latency::total   1898260097                       # number of ReadReq MSHR miss cycles
testsys.iocache.WriteReq_mshr_miss_latency::pc.south_bridge.ide   2397495768                       # number of WriteReq MSHR miss cycles
testsys.iocache.WriteReq_mshr_miss_latency::ethernet   4042052002                       # number of WriteReq MSHR miss cycles
testsys.iocache.WriteReq_mshr_miss_latency::total   6439547770                       # number of WriteReq MSHR miss cycles
testsys.iocache.demand_mshr_miss_latency::pc.south_bridge.ide   2404346568                       # number of demand (read+write) MSHR miss cycles
testsys.iocache.demand_mshr_miss_latency::ethernet   5933461299                       # number of demand (read+write) MSHR miss cycles
testsys.iocache.demand_mshr_miss_latency::total   8337807867                       # number of demand (read+write) MSHR miss cycles
testsys.iocache.overall_mshr_miss_latency::pc.south_bridge.ide   2404346568                       # number of overall MSHR miss cycles
testsys.iocache.overall_mshr_miss_latency::ethernet   5933461299                       # number of overall MSHR miss cycles
testsys.iocache.overall_mshr_miss_latency::total   8337807867                       # number of overall MSHR miss cycles
testsys.iocache.ReadReq_mshr_miss_rate::pc.south_bridge.ide            1                       # mshr miss rate for ReadReq accesses
testsys.iocache.ReadReq_mshr_miss_rate::ethernet     0.863476                       # mshr miss rate for ReadReq accesses
testsys.iocache.ReadReq_mshr_miss_rate::total     0.863873                       # mshr miss rate for ReadReq accesses
testsys.iocache.WriteReq_mshr_miss_rate::pc.south_bridge.ide            1                       # mshr miss rate for WriteReq accesses
testsys.iocache.WriteReq_mshr_miss_rate::ethernet     0.944345                       # mshr miss rate for WriteReq accesses
testsys.iocache.WriteReq_mshr_miss_rate::total     0.953121                       # mshr miss rate for WriteReq accesses
testsys.iocache.demand_mshr_miss_rate::pc.south_bridge.ide            1                       # mshr miss rate for demand accesses
testsys.iocache.demand_mshr_miss_rate::ethernet     0.903882                       # mshr miss rate for demand accesses
testsys.iocache.demand_mshr_miss_rate::total     0.912221                       # mshr miss rate for demand accesses
testsys.iocache.overall_mshr_miss_rate::pc.south_bridge.ide            1                       # mshr miss rate for overall accesses
testsys.iocache.overall_mshr_miss_rate::ethernet     0.903882                       # mshr miss rate for overall accesses
testsys.iocache.overall_mshr_miss_rate::total     0.912221                       # mshr miss rate for overall accesses
testsys.iocache.ReadReq_avg_mshr_miss_latency::pc.south_bridge.ide 30047.368421                       # average ReadReq mshr miss latency
testsys.iocache.ReadReq_avg_mshr_miss_latency::ethernet 28064.118004                       # average ReadReq mshr miss latency
testsys.iocache.ReadReq_avg_mshr_miss_latency::total 28070.804700                       # average ReadReq mshr miss latency
testsys.iocache.WriteReq_avg_mshr_miss_latency::pc.south_bridge.ide 164302.067434                       # average WriteReq mshr miss latency
testsys.iocache.WriteReq_avg_mshr_miss_latency::ethernet 54914.708067                       # average WriteReq mshr miss latency
testsys.iocache.WriteReq_avg_mshr_miss_latency::total 73012.401302                       # average WriteReq mshr miss latency
testsys.iocache.demand_avg_mshr_miss_latency::pc.south_bridge.ide 162236.610526                       # average overall mshr miss latency
testsys.iocache.demand_avg_mshr_miss_latency::ethernet 42080.688919                       # average overall mshr miss latency
testsys.iocache.demand_avg_mshr_miss_latency::total 53508.540944                       # average overall mshr miss latency
testsys.iocache.overall_avg_mshr_miss_latency::pc.south_bridge.ide 162236.610526                       # average overall mshr miss latency
testsys.iocache.overall_avg_mshr_miss_latency::ethernet 42080.688919                       # average overall mshr miss latency
testsys.iocache.overall_avg_mshr_miss_latency::total 53508.540944                       # average overall mshr miss latency
testsys.iocache.no_allocate_misses                  0                       # Number of misses that were no-allocate
testsys.pc.south_bridge.ide.disks0.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
testsys.pc.south_bridge.ide.disks0.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
testsys.pc.south_bridge.ide.disks0.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
testsys.pc.south_bridge.ide.disks0.dma_write_full_pages          228                       # Number of full page size DMA writes.
testsys.pc.south_bridge.ide.disks0.dma_write_bytes       933888                       # Number of bytes transfered via DMA writes.
testsys.pc.south_bridge.ide.disks0.dma_write_txs          228                       # Number of DMA write transactions.
testsys.pc.south_bridge.ide.disks1.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
testsys.pc.south_bridge.ide.disks1.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
testsys.pc.south_bridge.ide.disks1.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
testsys.pc.south_bridge.ide.disks1.dma_write_full_pages            0                       # Number of full page size DMA writes.
testsys.pc.south_bridge.ide.disks1.dma_write_bytes            0                       # Number of bytes transfered via DMA writes.
testsys.pc.south_bridge.ide.disks1.dma_write_txs            0                       # Number of DMA write transactions.
testsys.l2.replacements                       3207918                       # number of replacements
testsys.l2.tagsinuse                      2945.949560                       # Cycle average of tags in use
testsys.l2.total_refs                        16810217                       # Total number of references to valid blocks.
testsys.l2.sampled_refs                       3210812                       # Sample count of references to valid blocks.
testsys.l2.avg_refs                          5.235503                       # Average number of references to valid blocks.
testsys.l2.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
testsys.l2.occ_blocks::writebacks          690.855004                       # Average occupied blocks per requestor
testsys.l2.occ_blocks::cpu.dtb.walker        0.000601                       # Average occupied blocks per requestor
testsys.l2.occ_blocks::cpu.itb.walker        0.000418                       # Average occupied blocks per requestor
testsys.l2.occ_blocks::cpu.inst              0.000337                       # Average occupied blocks per requestor
testsys.l2.occ_blocks::switch_cpus.dtb.walker    32.759503                       # Average occupied blocks per requestor
testsys.l2.occ_blocks::switch_cpus.itb.walker     8.759758                       # Average occupied blocks per requestor
testsys.l2.occ_blocks::switch_cpus.inst   1723.059402                       # Average occupied blocks per requestor
testsys.l2.occ_blocks::switch_cpus.data    490.514537                       # Average occupied blocks per requestor
testsys.l2.occ_percent::writebacks           0.168666                       # Average percentage of cache occupancy
testsys.l2.occ_percent::cpu.dtb.walker       0.000000                       # Average percentage of cache occupancy
testsys.l2.occ_percent::cpu.itb.walker       0.000000                       # Average percentage of cache occupancy
testsys.l2.occ_percent::cpu.inst             0.000000                       # Average percentage of cache occupancy
testsys.l2.occ_percent::switch_cpus.dtb.walker     0.007998                       # Average percentage of cache occupancy
testsys.l2.occ_percent::switch_cpus.itb.walker     0.002139                       # Average percentage of cache occupancy
testsys.l2.occ_percent::switch_cpus.inst     0.420669                       # Average percentage of cache occupancy
testsys.l2.occ_percent::switch_cpus.data     0.119755                       # Average percentage of cache occupancy
testsys.l2.occ_percent::total                0.719226                       # Average percentage of cache occupancy
testsys.l2.ReadReq_hits::switch_cpus.dtb.walker      2592165                       # number of ReadReq hits
testsys.l2.ReadReq_hits::switch_cpus.itb.walker       247765                       # number of ReadReq hits
testsys.l2.ReadReq_hits::switch_cpus.inst      9672282                       # number of ReadReq hits
testsys.l2.ReadReq_hits::switch_cpus.data      2181734                       # number of ReadReq hits
testsys.l2.ReadReq_hits::total               14693946                       # number of ReadReq hits
testsys.l2.Writeback_hits::writebacks         2626035                       # number of Writeback hits
testsys.l2.Writeback_hits::total              2626035                       # number of Writeback hits
testsys.l2.UpgradeReq_hits::switch_cpus.data       196500                       # number of UpgradeReq hits
testsys.l2.UpgradeReq_hits::total              196500                       # number of UpgradeReq hits
testsys.l2.ReadExReq_hits::switch_cpus.data       515677                       # number of ReadExReq hits
testsys.l2.ReadExReq_hits::total               515677                       # number of ReadExReq hits
testsys.l2.demand_hits::switch_cpus.dtb.walker      2592165                       # number of demand (read+write) hits
testsys.l2.demand_hits::switch_cpus.itb.walker       247765                       # number of demand (read+write) hits
testsys.l2.demand_hits::switch_cpus.inst      9672282                       # number of demand (read+write) hits
testsys.l2.demand_hits::switch_cpus.data      2697411                       # number of demand (read+write) hits
testsys.l2.demand_hits::total                15209623                       # number of demand (read+write) hits
testsys.l2.overall_hits::switch_cpus.dtb.walker      2592165                       # number of overall hits
testsys.l2.overall_hits::switch_cpus.itb.walker       247765                       # number of overall hits
testsys.l2.overall_hits::switch_cpus.inst      9672282                       # number of overall hits
testsys.l2.overall_hits::switch_cpus.data      2697411                       # number of overall hits
testsys.l2.overall_hits::total               15209623                       # number of overall hits
testsys.l2.ReadReq_misses::switch_cpus.dtb.walker        36696                       # number of ReadReq misses
testsys.l2.ReadReq_misses::switch_cpus.itb.walker        10075                       # number of ReadReq misses
testsys.l2.ReadReq_misses::switch_cpus.inst      1879470                       # number of ReadReq misses
testsys.l2.ReadReq_misses::switch_cpus.data       779804                       # number of ReadReq misses
testsys.l2.ReadReq_misses::total              2706045                       # number of ReadReq misses
testsys.l2.Writeback_misses::writebacks             2                       # number of Writeback misses
testsys.l2.Writeback_misses::total                  2                       # number of Writeback misses
testsys.l2.UpgradeReq_misses::switch_cpus.data        37192                       # number of UpgradeReq misses
testsys.l2.UpgradeReq_misses::total             37192                       # number of UpgradeReq misses
testsys.l2.ReadExReq_misses::switch_cpus.data       364838                       # number of ReadExReq misses
testsys.l2.ReadExReq_misses::total             364838                       # number of ReadExReq misses
testsys.l2.demand_misses::switch_cpus.dtb.walker        36696                       # number of demand (read+write) misses
testsys.l2.demand_misses::switch_cpus.itb.walker        10075                       # number of demand (read+write) misses
testsys.l2.demand_misses::switch_cpus.inst      1879470                       # number of demand (read+write) misses
testsys.l2.demand_misses::switch_cpus.data      1144642                       # number of demand (read+write) misses
testsys.l2.demand_misses::total               3070883                       # number of demand (read+write) misses
testsys.l2.overall_misses::switch_cpus.dtb.walker        36696                       # number of overall misses
testsys.l2.overall_misses::switch_cpus.itb.walker        10075                       # number of overall misses
testsys.l2.overall_misses::switch_cpus.inst      1879470                       # number of overall misses
testsys.l2.overall_misses::switch_cpus.data      1144642                       # number of overall misses
testsys.l2.overall_misses::total              3070883                       # number of overall misses
testsys.l2.ReadReq_miss_latency::switch_cpus.dtb.walker    840618442                       # number of ReadReq miss cycles
testsys.l2.ReadReq_miss_latency::switch_cpus.itb.walker    233113634                       # number of ReadReq miss cycles
testsys.l2.ReadReq_miss_latency::switch_cpus.inst  41339277164                       # number of ReadReq miss cycles
testsys.l2.ReadReq_miss_latency::switch_cpus.data  21045493799                       # number of ReadReq miss cycles
testsys.l2.ReadReq_miss_latency::total    63458503039                       # number of ReadReq miss cycles
testsys.l2.UpgradeReq_miss_latency::switch_cpus.data   1046256585                       # number of UpgradeReq miss cycles
testsys.l2.UpgradeReq_miss_latency::total   1046256585                       # number of UpgradeReq miss cycles
testsys.l2.ReadExReq_miss_latency::switch_cpus.data  18371958799                       # number of ReadExReq miss cycles
testsys.l2.ReadExReq_miss_latency::total  18371958799                       # number of ReadExReq miss cycles
testsys.l2.demand_miss_latency::switch_cpus.dtb.walker    840618442                       # number of demand (read+write) miss cycles
testsys.l2.demand_miss_latency::switch_cpus.itb.walker    233113634                       # number of demand (read+write) miss cycles
testsys.l2.demand_miss_latency::switch_cpus.inst  41339277164                       # number of demand (read+write) miss cycles
testsys.l2.demand_miss_latency::switch_cpus.data  39417452598                       # number of demand (read+write) miss cycles
testsys.l2.demand_miss_latency::total     81830461838                       # number of demand (read+write) miss cycles
testsys.l2.overall_miss_latency::switch_cpus.dtb.walker    840618442                       # number of overall miss cycles
testsys.l2.overall_miss_latency::switch_cpus.itb.walker    233113634                       # number of overall miss cycles
testsys.l2.overall_miss_latency::switch_cpus.inst  41339277164                       # number of overall miss cycles
testsys.l2.overall_miss_latency::switch_cpus.data  39417452598                       # number of overall miss cycles
testsys.l2.overall_miss_latency::total    81830461838                       # number of overall miss cycles
testsys.l2.ReadReq_accesses::switch_cpus.dtb.walker      2628861                       # number of ReadReq accesses(hits+misses)
testsys.l2.ReadReq_accesses::switch_cpus.itb.walker       257840                       # number of ReadReq accesses(hits+misses)
testsys.l2.ReadReq_accesses::switch_cpus.inst     11551752                       # number of ReadReq accesses(hits+misses)
testsys.l2.ReadReq_accesses::switch_cpus.data      2961538                       # number of ReadReq accesses(hits+misses)
testsys.l2.ReadReq_accesses::total           17399991                       # number of ReadReq accesses(hits+misses)
testsys.l2.Writeback_accesses::writebacks      2626037                       # number of Writeback accesses(hits+misses)
testsys.l2.Writeback_accesses::total          2626037                       # number of Writeback accesses(hits+misses)
testsys.l2.UpgradeReq_accesses::switch_cpus.data       233692                       # number of UpgradeReq accesses(hits+misses)
testsys.l2.UpgradeReq_accesses::total          233692                       # number of UpgradeReq accesses(hits+misses)
testsys.l2.ReadExReq_accesses::switch_cpus.data       880515                       # number of ReadExReq accesses(hits+misses)
testsys.l2.ReadExReq_accesses::total           880515                       # number of ReadExReq accesses(hits+misses)
testsys.l2.demand_accesses::switch_cpus.dtb.walker      2628861                       # number of demand (read+write) accesses
testsys.l2.demand_accesses::switch_cpus.itb.walker       257840                       # number of demand (read+write) accesses
testsys.l2.demand_accesses::switch_cpus.inst     11551752                       # number of demand (read+write) accesses
testsys.l2.demand_accesses::switch_cpus.data      3842053                       # number of demand (read+write) accesses
testsys.l2.demand_accesses::total            18280506                       # number of demand (read+write) accesses
testsys.l2.overall_accesses::switch_cpus.dtb.walker      2628861                       # number of overall (read+write) accesses
testsys.l2.overall_accesses::switch_cpus.itb.walker       257840                       # number of overall (read+write) accesses
testsys.l2.overall_accesses::switch_cpus.inst     11551752                       # number of overall (read+write) accesses
testsys.l2.overall_accesses::switch_cpus.data      3842053                       # number of overall (read+write) accesses
testsys.l2.overall_accesses::total           18280506                       # number of overall (read+write) accesses
testsys.l2.ReadReq_miss_rate::switch_cpus.dtb.walker     0.013959                       # miss rate for ReadReq accesses
testsys.l2.ReadReq_miss_rate::switch_cpus.itb.walker     0.039075                       # miss rate for ReadReq accesses
testsys.l2.ReadReq_miss_rate::switch_cpus.inst     0.162700                       # miss rate for ReadReq accesses
testsys.l2.ReadReq_miss_rate::switch_cpus.data     0.263310                       # miss rate for ReadReq accesses
testsys.l2.ReadReq_miss_rate::total          0.155520                       # miss rate for ReadReq accesses
testsys.l2.Writeback_miss_rate::writebacks     0.000001                       # miss rate for Writeback accesses
testsys.l2.Writeback_miss_rate::total        0.000001                       # miss rate for Writeback accesses
testsys.l2.UpgradeReq_miss_rate::switch_cpus.data     0.159150                       # miss rate for UpgradeReq accesses
testsys.l2.UpgradeReq_miss_rate::total       0.159150                       # miss rate for UpgradeReq accesses
testsys.l2.ReadExReq_miss_rate::switch_cpus.data     0.414346                       # miss rate for ReadExReq accesses
testsys.l2.ReadExReq_miss_rate::total        0.414346                       # miss rate for ReadExReq accesses
testsys.l2.demand_miss_rate::switch_cpus.dtb.walker     0.013959                       # miss rate for demand accesses
testsys.l2.demand_miss_rate::switch_cpus.itb.walker     0.039075                       # miss rate for demand accesses
testsys.l2.demand_miss_rate::switch_cpus.inst     0.162700                       # miss rate for demand accesses
testsys.l2.demand_miss_rate::switch_cpus.data     0.297925                       # miss rate for demand accesses
testsys.l2.demand_miss_rate::total           0.167987                       # miss rate for demand accesses
testsys.l2.overall_miss_rate::switch_cpus.dtb.walker     0.013959                       # miss rate for overall accesses
testsys.l2.overall_miss_rate::switch_cpus.itb.walker     0.039075                       # miss rate for overall accesses
testsys.l2.overall_miss_rate::switch_cpus.inst     0.162700                       # miss rate for overall accesses
testsys.l2.overall_miss_rate::switch_cpus.data     0.297925                       # miss rate for overall accesses
testsys.l2.overall_miss_rate::total          0.167987                       # miss rate for overall accesses
testsys.l2.ReadReq_avg_miss_latency::switch_cpus.dtb.walker 22907.631404                       # average ReadReq miss latency
testsys.l2.ReadReq_avg_miss_latency::switch_cpus.itb.walker 23137.829677                       # average ReadReq miss latency
testsys.l2.ReadReq_avg_miss_latency::switch_cpus.inst 21995.177983                       # average ReadReq miss latency
testsys.l2.ReadReq_avg_miss_latency::switch_cpus.data 26988.183953                       # average ReadReq miss latency
testsys.l2.ReadReq_avg_miss_latency::total 23450.645883                       # average ReadReq miss latency
testsys.l2.UpgradeReq_avg_miss_latency::switch_cpus.data 28131.226742                       # average UpgradeReq miss latency
testsys.l2.UpgradeReq_avg_miss_latency::total 28131.226742                       # average UpgradeReq miss latency
testsys.l2.ReadExReq_avg_miss_latency::switch_cpus.data 50356.483697                       # average ReadExReq miss latency
testsys.l2.ReadExReq_avg_miss_latency::total 50356.483697                       # average ReadExReq miss latency
testsys.l2.demand_avg_miss_latency::switch_cpus.dtb.walker 22907.631404                       # average overall miss latency
testsys.l2.demand_avg_miss_latency::switch_cpus.itb.walker 23137.829677                       # average overall miss latency
testsys.l2.demand_avg_miss_latency::switch_cpus.inst 21995.177983                       # average overall miss latency
testsys.l2.demand_avg_miss_latency::switch_cpus.data 34436.489835                       # average overall miss latency
testsys.l2.demand_avg_miss_latency::total 26647.209235                       # average overall miss latency
testsys.l2.overall_avg_miss_latency::switch_cpus.dtb.walker 22907.631404                       # average overall miss latency
testsys.l2.overall_avg_miss_latency::switch_cpus.itb.walker 23137.829677                       # average overall miss latency
testsys.l2.overall_avg_miss_latency::switch_cpus.inst 21995.177983                       # average overall miss latency
testsys.l2.overall_avg_miss_latency::switch_cpus.data 34436.489835                       # average overall miss latency
testsys.l2.overall_avg_miss_latency::total 26647.209235                       # average overall miss latency
testsys.l2.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
testsys.l2.blocked_cycles::no_targets               0                       # number of cycles access was blocked
testsys.l2.blocked::no_mshrs                        0                       # number of cycles access was blocked
testsys.l2.blocked::no_targets                      0                       # number of cycles access was blocked
testsys.l2.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
testsys.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
testsys.l2.fast_writes                              0                       # number of fast writes performed
testsys.l2.cache_copies                             0                       # number of cache copies performed
testsys.l2.writebacks::writebacks              752438                       # number of writebacks
testsys.l2.writebacks::total                   752438                       # number of writebacks
testsys.l2.ReadReq_mshr_hits::switch_cpus.dtb.walker           18                       # number of ReadReq MSHR hits
testsys.l2.ReadReq_mshr_hits::switch_cpus.itb.walker           12                       # number of ReadReq MSHR hits
testsys.l2.ReadReq_mshr_hits::switch_cpus.inst           22                       # number of ReadReq MSHR hits
testsys.l2.ReadReq_mshr_hits::switch_cpus.data           17                       # number of ReadReq MSHR hits
testsys.l2.ReadReq_mshr_hits::total                69                       # number of ReadReq MSHR hits
testsys.l2.demand_mshr_hits::switch_cpus.dtb.walker           18                       # number of demand (read+write) MSHR hits
testsys.l2.demand_mshr_hits::switch_cpus.itb.walker           12                       # number of demand (read+write) MSHR hits
testsys.l2.demand_mshr_hits::switch_cpus.inst           22                       # number of demand (read+write) MSHR hits
testsys.l2.demand_mshr_hits::switch_cpus.data           17                       # number of demand (read+write) MSHR hits
testsys.l2.demand_mshr_hits::total                 69                       # number of demand (read+write) MSHR hits
testsys.l2.overall_mshr_hits::switch_cpus.dtb.walker           18                       # number of overall MSHR hits
testsys.l2.overall_mshr_hits::switch_cpus.itb.walker           12                       # number of overall MSHR hits
testsys.l2.overall_mshr_hits::switch_cpus.inst           22                       # number of overall MSHR hits
testsys.l2.overall_mshr_hits::switch_cpus.data           17                       # number of overall MSHR hits
testsys.l2.overall_mshr_hits::total                69                       # number of overall MSHR hits
testsys.l2.ReadReq_mshr_misses::switch_cpus.dtb.walker        36678                       # number of ReadReq MSHR misses
testsys.l2.ReadReq_mshr_misses::switch_cpus.itb.walker        10063                       # number of ReadReq MSHR misses
testsys.l2.ReadReq_mshr_misses::switch_cpus.inst      1879448                       # number of ReadReq MSHR misses
testsys.l2.ReadReq_mshr_misses::switch_cpus.data       779787                       # number of ReadReq MSHR misses
testsys.l2.ReadReq_mshr_misses::total         2705976                       # number of ReadReq MSHR misses
testsys.l2.Writeback_mshr_misses::writebacks            2                       # number of Writeback MSHR misses
testsys.l2.Writeback_mshr_misses::total             2                       # number of Writeback MSHR misses
testsys.l2.UpgradeReq_mshr_misses::switch_cpus.data        37192                       # number of UpgradeReq MSHR misses
testsys.l2.UpgradeReq_mshr_misses::total        37192                       # number of UpgradeReq MSHR misses
testsys.l2.ReadExReq_mshr_misses::switch_cpus.data       364838                       # number of ReadExReq MSHR misses
testsys.l2.ReadExReq_mshr_misses::total        364838                       # number of ReadExReq MSHR misses
testsys.l2.demand_mshr_misses::switch_cpus.dtb.walker        36678                       # number of demand (read+write) MSHR misses
testsys.l2.demand_mshr_misses::switch_cpus.itb.walker        10063                       # number of demand (read+write) MSHR misses
testsys.l2.demand_mshr_misses::switch_cpus.inst      1879448                       # number of demand (read+write) MSHR misses
testsys.l2.demand_mshr_misses::switch_cpus.data      1144625                       # number of demand (read+write) MSHR misses
testsys.l2.demand_mshr_misses::total          3070814                       # number of demand (read+write) MSHR misses
testsys.l2.overall_mshr_misses::switch_cpus.dtb.walker        36678                       # number of overall MSHR misses
testsys.l2.overall_mshr_misses::switch_cpus.itb.walker        10063                       # number of overall MSHR misses
testsys.l2.overall_mshr_misses::switch_cpus.inst      1879448                       # number of overall MSHR misses
testsys.l2.overall_mshr_misses::switch_cpus.data      1144625                       # number of overall MSHR misses
testsys.l2.overall_mshr_misses::total         3070814                       # number of overall MSHR misses
testsys.l2.ReadReq_mshr_miss_latency::switch_cpus.dtb.walker    643233819                       # number of ReadReq MSHR miss cycles
testsys.l2.ReadReq_mshr_miss_latency::switch_cpus.itb.walker    177436454                       # number of ReadReq MSHR miss cycles
testsys.l2.ReadReq_mshr_miss_latency::switch_cpus.inst  30628802543                       # number of ReadReq MSHR miss cycles
testsys.l2.ReadReq_mshr_miss_latency::switch_cpus.data  16713520692                       # number of ReadReq MSHR miss cycles
testsys.l2.ReadReq_mshr_miss_latency::total  48162993508                       # number of ReadReq MSHR miss cycles
testsys.l2.UpgradeReq_mshr_miss_latency::switch_cpus.data   1837771732                       # number of UpgradeReq MSHR miss cycles
testsys.l2.UpgradeReq_mshr_miss_latency::total   1837771732                       # number of UpgradeReq MSHR miss cycles
testsys.l2.ReadExReq_mshr_miss_latency::switch_cpus.data  16324447937                       # number of ReadExReq MSHR miss cycles
testsys.l2.ReadExReq_mshr_miss_latency::total  16324447937                       # number of ReadExReq MSHR miss cycles
testsys.l2.demand_mshr_miss_latency::switch_cpus.dtb.walker    643233819                       # number of demand (read+write) MSHR miss cycles
testsys.l2.demand_mshr_miss_latency::switch_cpus.itb.walker    177436454                       # number of demand (read+write) MSHR miss cycles
testsys.l2.demand_mshr_miss_latency::switch_cpus.inst  30628802543                       # number of demand (read+write) MSHR miss cycles
testsys.l2.demand_mshr_miss_latency::switch_cpus.data  33037968629                       # number of demand (read+write) MSHR miss cycles
testsys.l2.demand_mshr_miss_latency::total  64487441445                       # number of demand (read+write) MSHR miss cycles
testsys.l2.overall_mshr_miss_latency::switch_cpus.dtb.walker    643233819                       # number of overall MSHR miss cycles
testsys.l2.overall_mshr_miss_latency::switch_cpus.itb.walker    177436454                       # number of overall MSHR miss cycles
testsys.l2.overall_mshr_miss_latency::switch_cpus.inst  30628802543                       # number of overall MSHR miss cycles
testsys.l2.overall_mshr_miss_latency::switch_cpus.data  33037968629                       # number of overall MSHR miss cycles
testsys.l2.overall_mshr_miss_latency::total  64487441445                       # number of overall MSHR miss cycles
testsys.l2.ReadReq_mshr_uncacheable_latency::switch_cpus.data   4521173233                       # number of ReadReq MSHR uncacheable cycles
testsys.l2.ReadReq_mshr_uncacheable_latency::total   4521173233                       # number of ReadReq MSHR uncacheable cycles
testsys.l2.WriteReq_mshr_uncacheable_latency::switch_cpus.data   8698735770                       # number of WriteReq MSHR uncacheable cycles
testsys.l2.WriteReq_mshr_uncacheable_latency::total   8698735770                       # number of WriteReq MSHR uncacheable cycles
testsys.l2.overall_mshr_uncacheable_latency::switch_cpus.data  13219909003                       # number of overall MSHR uncacheable cycles
testsys.l2.overall_mshr_uncacheable_latency::total  13219909003                       # number of overall MSHR uncacheable cycles
testsys.l2.ReadReq_mshr_miss_rate::switch_cpus.dtb.walker     0.013952                       # mshr miss rate for ReadReq accesses
testsys.l2.ReadReq_mshr_miss_rate::switch_cpus.itb.walker     0.039028                       # mshr miss rate for ReadReq accesses
testsys.l2.ReadReq_mshr_miss_rate::switch_cpus.inst     0.162698                       # mshr miss rate for ReadReq accesses
testsys.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.263305                       # mshr miss rate for ReadReq accesses
testsys.l2.ReadReq_mshr_miss_rate::total     0.155516                       # mshr miss rate for ReadReq accesses
testsys.l2.Writeback_mshr_miss_rate::writebacks     0.000001                       # mshr miss rate for Writeback accesses
testsys.l2.Writeback_mshr_miss_rate::total     0.000001                       # mshr miss rate for Writeback accesses
testsys.l2.UpgradeReq_mshr_miss_rate::switch_cpus.data     0.159150                       # mshr miss rate for UpgradeReq accesses
testsys.l2.UpgradeReq_mshr_miss_rate::total     0.159150                       # mshr miss rate for UpgradeReq accesses
testsys.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.414346                       # mshr miss rate for ReadExReq accesses
testsys.l2.ReadExReq_mshr_miss_rate::total     0.414346                       # mshr miss rate for ReadExReq accesses
testsys.l2.demand_mshr_miss_rate::switch_cpus.dtb.walker     0.013952                       # mshr miss rate for demand accesses
testsys.l2.demand_mshr_miss_rate::switch_cpus.itb.walker     0.039028                       # mshr miss rate for demand accesses
testsys.l2.demand_mshr_miss_rate::switch_cpus.inst     0.162698                       # mshr miss rate for demand accesses
testsys.l2.demand_mshr_miss_rate::switch_cpus.data     0.297920                       # mshr miss rate for demand accesses
testsys.l2.demand_mshr_miss_rate::total      0.167983                       # mshr miss rate for demand accesses
testsys.l2.overall_mshr_miss_rate::switch_cpus.dtb.walker     0.013952                       # mshr miss rate for overall accesses
testsys.l2.overall_mshr_miss_rate::switch_cpus.itb.walker     0.039028                       # mshr miss rate for overall accesses
testsys.l2.overall_mshr_miss_rate::switch_cpus.inst     0.162698                       # mshr miss rate for overall accesses
testsys.l2.overall_mshr_miss_rate::switch_cpus.data     0.297920                       # mshr miss rate for overall accesses
testsys.l2.overall_mshr_miss_rate::total     0.167983                       # mshr miss rate for overall accesses
testsys.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.dtb.walker 17537.319892                       # average ReadReq mshr miss latency
testsys.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.itb.walker 17632.560270                       # average ReadReq mshr miss latency
testsys.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 16296.701235                       # average ReadReq mshr miss latency
testsys.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 21433.443610                       # average ReadReq mshr miss latency
testsys.l2.ReadReq_avg_mshr_miss_latency::total 17798.751174                       # average ReadReq mshr miss latency
testsys.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus.data 49413.092385                       # average UpgradeReq mshr miss latency
testsys.l2.UpgradeReq_avg_mshr_miss_latency::total 49413.092385                       # average UpgradeReq mshr miss latency
testsys.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 44744.374043                       # average ReadExReq mshr miss latency
testsys.l2.ReadExReq_avg_mshr_miss_latency::total 44744.374043                       # average ReadExReq mshr miss latency
testsys.l2.demand_avg_mshr_miss_latency::switch_cpus.dtb.walker 17537.319892                       # average overall mshr miss latency
testsys.l2.demand_avg_mshr_miss_latency::switch_cpus.itb.walker 17632.560270                       # average overall mshr miss latency
testsys.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 16296.701235                       # average overall mshr miss latency
testsys.l2.demand_avg_mshr_miss_latency::switch_cpus.data 28863.574209                       # average overall mshr miss latency
testsys.l2.demand_avg_mshr_miss_latency::total 21000.113144                       # average overall mshr miss latency
testsys.l2.overall_avg_mshr_miss_latency::switch_cpus.dtb.walker 17537.319892                       # average overall mshr miss latency
testsys.l2.overall_avg_mshr_miss_latency::switch_cpus.itb.walker 17632.560270                       # average overall mshr miss latency
testsys.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 16296.701235                       # average overall mshr miss latency
testsys.l2.overall_avg_mshr_miss_latency::switch_cpus.data 28863.574209                       # average overall mshr miss latency
testsys.l2.overall_avg_mshr_miss_latency::total 21000.113144                       # average overall mshr miss latency
testsys.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus.data          inf                       # average ReadReq mshr uncacheable latency
testsys.l2.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
testsys.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data          inf                       # average WriteReq mshr uncacheable latency
testsys.l2.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
testsys.l2.overall_avg_mshr_uncacheable_latency::switch_cpus.data          inf                       # average overall mshr uncacheable latency
testsys.l2.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
testsys.l2.no_allocate_misses                       0                       # Number of misses that were no-allocate
testsys.l3.replacements                        104322                       # number of replacements
testsys.l3.tagsinuse                     32248.168832                       # Cycle average of tags in use
testsys.l3.total_refs                         3271860                       # Total number of references to valid blocks.
testsys.l3.sampled_refs                        136659                       # Sample count of references to valid blocks.
testsys.l3.avg_refs                         23.941782                       # Average number of references to valid blocks.
testsys.l3.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
testsys.l3.occ_blocks::writebacks        22167.744586                       # Average occupied blocks per requestor
testsys.l3.occ_blocks::cpu.dtb.walker        3.226877                       # Average occupied blocks per requestor
testsys.l3.occ_blocks::cpu.itb.walker        2.200485                       # Average occupied blocks per requestor
testsys.l3.occ_blocks::cpu.inst              1.141105                       # Average occupied blocks per requestor
testsys.l3.occ_blocks::cpu.data              0.000542                       # Average occupied blocks per requestor
testsys.l3.occ_blocks::switch_cpus.dtb.walker   121.370734                       # Average occupied blocks per requestor
testsys.l3.occ_blocks::switch_cpus.itb.walker    43.645018                       # Average occupied blocks per requestor
testsys.l3.occ_blocks::switch_cpus.inst   4475.790352                       # Average occupied blocks per requestor
testsys.l3.occ_blocks::switch_cpus.data   5433.049133                       # Average occupied blocks per requestor
testsys.l3.occ_percent::writebacks           0.676506                       # Average percentage of cache occupancy
testsys.l3.occ_percent::cpu.dtb.walker       0.000098                       # Average percentage of cache occupancy
testsys.l3.occ_percent::cpu.itb.walker       0.000067                       # Average percentage of cache occupancy
testsys.l3.occ_percent::cpu.inst             0.000035                       # Average percentage of cache occupancy
testsys.l3.occ_percent::cpu.data             0.000000                       # Average percentage of cache occupancy
testsys.l3.occ_percent::switch_cpus.dtb.walker     0.003704                       # Average percentage of cache occupancy
testsys.l3.occ_percent::switch_cpus.itb.walker     0.001332                       # Average percentage of cache occupancy
testsys.l3.occ_percent::switch_cpus.inst     0.136590                       # Average percentage of cache occupancy
testsys.l3.occ_percent::switch_cpus.data     0.165804                       # Average percentage of cache occupancy
testsys.l3.occ_percent::total                0.984136                       # Average percentage of cache occupancy
testsys.l3.ReadReq_hits::switch_cpus.dtb.walker        36245                       # number of ReadReq hits
testsys.l3.ReadReq_hits::switch_cpus.itb.walker         9935                       # number of ReadReq hits
testsys.l3.ReadReq_hits::switch_cpus.inst      1869611                       # number of ReadReq hits
testsys.l3.ReadReq_hits::switch_cpus.data       695162                       # number of ReadReq hits
testsys.l3.ReadReq_hits::total                2610953                       # number of ReadReq hits
testsys.l3.Writeback_hits::writebacks          752440                       # number of Writeback hits
testsys.l3.Writeback_hits::total               752440                       # number of Writeback hits
testsys.l3.UpgradeReq_hits::switch_cpus.data         6329                       # number of UpgradeReq hits
testsys.l3.UpgradeReq_hits::total                6329                       # number of UpgradeReq hits
testsys.l3.ReadExReq_hits::switch_cpus.data       226534                       # number of ReadExReq hits
testsys.l3.ReadExReq_hits::total               226534                       # number of ReadExReq hits
testsys.l3.demand_hits::switch_cpus.dtb.walker        36245                       # number of demand (read+write) hits
testsys.l3.demand_hits::switch_cpus.itb.walker         9935                       # number of demand (read+write) hits
testsys.l3.demand_hits::switch_cpus.inst      1869611                       # number of demand (read+write) hits
testsys.l3.demand_hits::switch_cpus.data       921696                       # number of demand (read+write) hits
testsys.l3.demand_hits::total                 2837487                       # number of demand (read+write) hits
testsys.l3.overall_hits::switch_cpus.dtb.walker        36245                       # number of overall hits
testsys.l3.overall_hits::switch_cpus.itb.walker         9935                       # number of overall hits
testsys.l3.overall_hits::switch_cpus.inst      1869611                       # number of overall hits
testsys.l3.overall_hits::switch_cpus.data       921696                       # number of overall hits
testsys.l3.overall_hits::total                2837487                       # number of overall hits
testsys.l3.ReadReq_misses::switch_cpus.dtb.walker          433                       # number of ReadReq misses
testsys.l3.ReadReq_misses::switch_cpus.itb.walker          128                       # number of ReadReq misses
testsys.l3.ReadReq_misses::switch_cpus.inst         9837                       # number of ReadReq misses
testsys.l3.ReadReq_misses::switch_cpus.data        84625                       # number of ReadReq misses
testsys.l3.ReadReq_misses::total                95023                       # number of ReadReq misses
testsys.l3.UpgradeReq_misses::switch_cpus.data        50883                       # number of UpgradeReq misses
testsys.l3.UpgradeReq_misses::total             50883                       # number of UpgradeReq misses
testsys.l3.ReadExReq_misses::switch_cpus.data       118284                       # number of ReadExReq misses
testsys.l3.ReadExReq_misses::total             118284                       # number of ReadExReq misses
testsys.l3.demand_misses::switch_cpus.dtb.walker          433                       # number of demand (read+write) misses
testsys.l3.demand_misses::switch_cpus.itb.walker          128                       # number of demand (read+write) misses
testsys.l3.demand_misses::switch_cpus.inst         9837                       # number of demand (read+write) misses
testsys.l3.demand_misses::switch_cpus.data       202909                       # number of demand (read+write) misses
testsys.l3.demand_misses::total                213307                       # number of demand (read+write) misses
testsys.l3.overall_misses::switch_cpus.dtb.walker          433                       # number of overall misses
testsys.l3.overall_misses::switch_cpus.itb.walker          128                       # number of overall misses
testsys.l3.overall_misses::switch_cpus.inst         9837                       # number of overall misses
testsys.l3.overall_misses::switch_cpus.data       202909                       # number of overall misses
testsys.l3.overall_misses::total               213307                       # number of overall misses
testsys.l3.ReadReq_miss_latency::switch_cpus.dtb.walker     40736822                       # number of ReadReq miss cycles
testsys.l3.ReadReq_miss_latency::switch_cpus.itb.walker     11973914                       # number of ReadReq miss cycles
testsys.l3.ReadReq_miss_latency::switch_cpus.inst    921895914                       # number of ReadReq miss cycles
testsys.l3.ReadReq_miss_latency::switch_cpus.data   4479493255                       # number of ReadReq miss cycles
testsys.l3.ReadReq_miss_latency::total     5454099905                       # number of ReadReq miss cycles
testsys.l3.UpgradeReq_miss_latency::switch_cpus.data    817028238                       # number of UpgradeReq miss cycles
testsys.l3.UpgradeReq_miss_latency::total    817028238                       # number of UpgradeReq miss cycles
testsys.l3.ReadExReq_miss_latency::switch_cpus.data  10418043198                       # number of ReadExReq miss cycles
testsys.l3.ReadExReq_miss_latency::total  10418043198                       # number of ReadExReq miss cycles
testsys.l3.demand_miss_latency::switch_cpus.dtb.walker     40736822                       # number of demand (read+write) miss cycles
testsys.l3.demand_miss_latency::switch_cpus.itb.walker     11973914                       # number of demand (read+write) miss cycles
testsys.l3.demand_miss_latency::switch_cpus.inst    921895914                       # number of demand (read+write) miss cycles
testsys.l3.demand_miss_latency::switch_cpus.data  14897536453                       # number of demand (read+write) miss cycles
testsys.l3.demand_miss_latency::total     15872143103                       # number of demand (read+write) miss cycles
testsys.l3.overall_miss_latency::switch_cpus.dtb.walker     40736822                       # number of overall miss cycles
testsys.l3.overall_miss_latency::switch_cpus.itb.walker     11973914                       # number of overall miss cycles
testsys.l3.overall_miss_latency::switch_cpus.inst    921895914                       # number of overall miss cycles
testsys.l3.overall_miss_latency::switch_cpus.data  14897536453                       # number of overall miss cycles
testsys.l3.overall_miss_latency::total    15872143103                       # number of overall miss cycles
testsys.l3.ReadReq_accesses::switch_cpus.dtb.walker        36678                       # number of ReadReq accesses(hits+misses)
testsys.l3.ReadReq_accesses::switch_cpus.itb.walker        10063                       # number of ReadReq accesses(hits+misses)
testsys.l3.ReadReq_accesses::switch_cpus.inst      1879448                       # number of ReadReq accesses(hits+misses)
testsys.l3.ReadReq_accesses::switch_cpus.data       779787                       # number of ReadReq accesses(hits+misses)
testsys.l3.ReadReq_accesses::total            2705976                       # number of ReadReq accesses(hits+misses)
testsys.l3.Writeback_accesses::writebacks       752440                       # number of Writeback accesses(hits+misses)
testsys.l3.Writeback_accesses::total           752440                       # number of Writeback accesses(hits+misses)
testsys.l3.UpgradeReq_accesses::switch_cpus.data        57212                       # number of UpgradeReq accesses(hits+misses)
testsys.l3.UpgradeReq_accesses::total           57212                       # number of UpgradeReq accesses(hits+misses)
testsys.l3.ReadExReq_accesses::switch_cpus.data       344818                       # number of ReadExReq accesses(hits+misses)
testsys.l3.ReadExReq_accesses::total           344818                       # number of ReadExReq accesses(hits+misses)
testsys.l3.demand_accesses::switch_cpus.dtb.walker        36678                       # number of demand (read+write) accesses
testsys.l3.demand_accesses::switch_cpus.itb.walker        10063                       # number of demand (read+write) accesses
testsys.l3.demand_accesses::switch_cpus.inst      1879448                       # number of demand (read+write) accesses
testsys.l3.demand_accesses::switch_cpus.data      1124605                       # number of demand (read+write) accesses
testsys.l3.demand_accesses::total             3050794                       # number of demand (read+write) accesses
testsys.l3.overall_accesses::switch_cpus.dtb.walker        36678                       # number of overall (read+write) accesses
testsys.l3.overall_accesses::switch_cpus.itb.walker        10063                       # number of overall (read+write) accesses
testsys.l3.overall_accesses::switch_cpus.inst      1879448                       # number of overall (read+write) accesses
testsys.l3.overall_accesses::switch_cpus.data      1124605                       # number of overall (read+write) accesses
testsys.l3.overall_accesses::total            3050794                       # number of overall (read+write) accesses
testsys.l3.ReadReq_miss_rate::switch_cpus.dtb.walker     0.011805                       # miss rate for ReadReq accesses
testsys.l3.ReadReq_miss_rate::switch_cpus.itb.walker     0.012720                       # miss rate for ReadReq accesses
testsys.l3.ReadReq_miss_rate::switch_cpus.inst     0.005234                       # miss rate for ReadReq accesses
testsys.l3.ReadReq_miss_rate::switch_cpus.data     0.108523                       # miss rate for ReadReq accesses
testsys.l3.ReadReq_miss_rate::total          0.035116                       # miss rate for ReadReq accesses
testsys.l3.UpgradeReq_miss_rate::switch_cpus.data     0.889376                       # miss rate for UpgradeReq accesses
testsys.l3.UpgradeReq_miss_rate::total       0.889376                       # miss rate for UpgradeReq accesses
testsys.l3.ReadExReq_miss_rate::switch_cpus.data     0.343033                       # miss rate for ReadExReq accesses
testsys.l3.ReadExReq_miss_rate::total        0.343033                       # miss rate for ReadExReq accesses
testsys.l3.demand_miss_rate::switch_cpus.dtb.walker     0.011805                       # miss rate for demand accesses
testsys.l3.demand_miss_rate::switch_cpus.itb.walker     0.012720                       # miss rate for demand accesses
testsys.l3.demand_miss_rate::switch_cpus.inst     0.005234                       # miss rate for demand accesses
testsys.l3.demand_miss_rate::switch_cpus.data     0.180427                       # miss rate for demand accesses
testsys.l3.demand_miss_rate::total           0.069919                       # miss rate for demand accesses
testsys.l3.overall_miss_rate::switch_cpus.dtb.walker     0.011805                       # miss rate for overall accesses
testsys.l3.overall_miss_rate::switch_cpus.itb.walker     0.012720                       # miss rate for overall accesses
testsys.l3.overall_miss_rate::switch_cpus.inst     0.005234                       # miss rate for overall accesses
testsys.l3.overall_miss_rate::switch_cpus.data     0.180427                       # miss rate for overall accesses
testsys.l3.overall_miss_rate::total          0.069919                       # miss rate for overall accesses
testsys.l3.ReadReq_avg_miss_latency::switch_cpus.dtb.walker 94080.420323                       # average ReadReq miss latency
testsys.l3.ReadReq_avg_miss_latency::switch_cpus.itb.walker 93546.203125                       # average ReadReq miss latency
testsys.l3.ReadReq_avg_miss_latency::switch_cpus.inst 93717.181458                       # average ReadReq miss latency
testsys.l3.ReadReq_avg_miss_latency::switch_cpus.data 52933.450576                       # average ReadReq miss latency
testsys.l3.ReadReq_avg_miss_latency::total 57397.681667                       # average ReadReq miss latency
testsys.l3.UpgradeReq_avg_miss_latency::switch_cpus.data 16056.998172                       # average UpgradeReq miss latency
testsys.l3.UpgradeReq_avg_miss_latency::total 16056.998172                       # average UpgradeReq miss latency
testsys.l3.ReadExReq_avg_miss_latency::switch_cpus.data 88076.520899                       # average ReadExReq miss latency
testsys.l3.ReadExReq_avg_miss_latency::total 88076.520899                       # average ReadExReq miss latency
testsys.l3.demand_avg_miss_latency::switch_cpus.dtb.walker 94080.420323                       # average overall miss latency
testsys.l3.demand_avg_miss_latency::switch_cpus.itb.walker 93546.203125                       # average overall miss latency
testsys.l3.demand_avg_miss_latency::switch_cpus.inst 93717.181458                       # average overall miss latency
testsys.l3.demand_avg_miss_latency::switch_cpus.data 73419.791399                       # average overall miss latency
testsys.l3.demand_avg_miss_latency::total 74409.855762                       # average overall miss latency
testsys.l3.overall_avg_miss_latency::switch_cpus.dtb.walker 94080.420323                       # average overall miss latency
testsys.l3.overall_avg_miss_latency::switch_cpus.itb.walker 93546.203125                       # average overall miss latency
testsys.l3.overall_avg_miss_latency::switch_cpus.inst 93717.181458                       # average overall miss latency
testsys.l3.overall_avg_miss_latency::switch_cpus.data 73419.791399                       # average overall miss latency
testsys.l3.overall_avg_miss_latency::total 74409.855762                       # average overall miss latency
testsys.l3.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
testsys.l3.blocked_cycles::no_targets               0                       # number of cycles access was blocked
testsys.l3.blocked::no_mshrs                        0                       # number of cycles access was blocked
testsys.l3.blocked::no_targets                      0                       # number of cycles access was blocked
testsys.l3.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
testsys.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
testsys.l3.fast_writes                              0                       # number of fast writes performed
testsys.l3.cache_copies                             0                       # number of cache copies performed
testsys.l3.writebacks::writebacks               81072                       # number of writebacks
testsys.l3.writebacks::total                    81072                       # number of writebacks
testsys.l3.ReadReq_mshr_misses::switch_cpus.dtb.walker          433                       # number of ReadReq MSHR misses
testsys.l3.ReadReq_mshr_misses::switch_cpus.itb.walker          128                       # number of ReadReq MSHR misses
testsys.l3.ReadReq_mshr_misses::switch_cpus.inst         9837                       # number of ReadReq MSHR misses
testsys.l3.ReadReq_mshr_misses::switch_cpus.data        84625                       # number of ReadReq MSHR misses
testsys.l3.ReadReq_mshr_misses::total           95023                       # number of ReadReq MSHR misses
testsys.l3.UpgradeReq_mshr_misses::switch_cpus.data        50883                       # number of UpgradeReq MSHR misses
testsys.l3.UpgradeReq_mshr_misses::total        50883                       # number of UpgradeReq MSHR misses
testsys.l3.ReadExReq_mshr_misses::switch_cpus.data       118284                       # number of ReadExReq MSHR misses
testsys.l3.ReadExReq_mshr_misses::total        118284                       # number of ReadExReq MSHR misses
testsys.l3.demand_mshr_misses::switch_cpus.dtb.walker          433                       # number of demand (read+write) MSHR misses
testsys.l3.demand_mshr_misses::switch_cpus.itb.walker          128                       # number of demand (read+write) MSHR misses
testsys.l3.demand_mshr_misses::switch_cpus.inst         9837                       # number of demand (read+write) MSHR misses
testsys.l3.demand_mshr_misses::switch_cpus.data       202909                       # number of demand (read+write) MSHR misses
testsys.l3.demand_mshr_misses::total           213307                       # number of demand (read+write) MSHR misses
testsys.l3.overall_mshr_misses::switch_cpus.dtb.walker          433                       # number of overall MSHR misses
testsys.l3.overall_mshr_misses::switch_cpus.itb.walker          128                       # number of overall MSHR misses
testsys.l3.overall_mshr_misses::switch_cpus.inst         9837                       # number of overall MSHR misses
testsys.l3.overall_mshr_misses::switch_cpus.data       202909                       # number of overall MSHR misses
testsys.l3.overall_mshr_misses::total          213307                       # number of overall MSHR misses
testsys.l3.ReadReq_mshr_miss_latency::switch_cpus.dtb.walker     34678171                       # number of ReadReq MSHR miss cycles
testsys.l3.ReadReq_mshr_miss_latency::switch_cpus.itb.walker     10181593                       # number of ReadReq MSHR miss cycles
testsys.l3.ReadReq_mshr_miss_latency::switch_cpus.inst    783279100                       # number of ReadReq MSHR miss cycles
testsys.l3.ReadReq_mshr_miss_latency::switch_cpus.data   3290037950                       # number of ReadReq MSHR miss cycles
testsys.l3.ReadReq_mshr_miss_latency::total   4118176814                       # number of ReadReq MSHR miss cycles
testsys.l3.UpgradeReq_mshr_miss_latency::switch_cpus.data   2742973808                       # number of UpgradeReq MSHR miss cycles
testsys.l3.UpgradeReq_mshr_miss_latency::total   2742973808                       # number of UpgradeReq MSHR miss cycles
testsys.l3.ReadExReq_mshr_miss_latency::switch_cpus.data   8712002435                       # number of ReadExReq MSHR miss cycles
testsys.l3.ReadExReq_mshr_miss_latency::total   8712002435                       # number of ReadExReq MSHR miss cycles
testsys.l3.demand_mshr_miss_latency::switch_cpus.dtb.walker     34678171                       # number of demand (read+write) MSHR miss cycles
testsys.l3.demand_mshr_miss_latency::switch_cpus.itb.walker     10181593                       # number of demand (read+write) MSHR miss cycles
testsys.l3.demand_mshr_miss_latency::switch_cpus.inst    783279100                       # number of demand (read+write) MSHR miss cycles
testsys.l3.demand_mshr_miss_latency::switch_cpus.data  12002040385                       # number of demand (read+write) MSHR miss cycles
testsys.l3.demand_mshr_miss_latency::total  12830179249                       # number of demand (read+write) MSHR miss cycles
testsys.l3.overall_mshr_miss_latency::switch_cpus.dtb.walker     34678171                       # number of overall MSHR miss cycles
testsys.l3.overall_mshr_miss_latency::switch_cpus.itb.walker     10181593                       # number of overall MSHR miss cycles
testsys.l3.overall_mshr_miss_latency::switch_cpus.inst    783279100                       # number of overall MSHR miss cycles
testsys.l3.overall_mshr_miss_latency::switch_cpus.data  12002040385                       # number of overall MSHR miss cycles
testsys.l3.overall_mshr_miss_latency::total  12830179249                       # number of overall MSHR miss cycles
testsys.l3.ReadReq_mshr_uncacheable_latency::switch_cpus.data   4029339584                       # number of ReadReq MSHR uncacheable cycles
testsys.l3.ReadReq_mshr_uncacheable_latency::total   4029339584                       # number of ReadReq MSHR uncacheable cycles
testsys.l3.WriteReq_mshr_uncacheable_latency::switch_cpus.data   7748272887                       # number of WriteReq MSHR uncacheable cycles
testsys.l3.WriteReq_mshr_uncacheable_latency::total   7748272887                       # number of WriteReq MSHR uncacheable cycles
testsys.l3.overall_mshr_uncacheable_latency::switch_cpus.data  11777612471                       # number of overall MSHR uncacheable cycles
testsys.l3.overall_mshr_uncacheable_latency::total  11777612471                       # number of overall MSHR uncacheable cycles
testsys.l3.ReadReq_mshr_miss_rate::switch_cpus.dtb.walker     0.011805                       # mshr miss rate for ReadReq accesses
testsys.l3.ReadReq_mshr_miss_rate::switch_cpus.itb.walker     0.012720                       # mshr miss rate for ReadReq accesses
testsys.l3.ReadReq_mshr_miss_rate::switch_cpus.inst     0.005234                       # mshr miss rate for ReadReq accesses
testsys.l3.ReadReq_mshr_miss_rate::switch_cpus.data     0.108523                       # mshr miss rate for ReadReq accesses
testsys.l3.ReadReq_mshr_miss_rate::total     0.035116                       # mshr miss rate for ReadReq accesses
testsys.l3.UpgradeReq_mshr_miss_rate::switch_cpus.data     0.889376                       # mshr miss rate for UpgradeReq accesses
testsys.l3.UpgradeReq_mshr_miss_rate::total     0.889376                       # mshr miss rate for UpgradeReq accesses
testsys.l3.ReadExReq_mshr_miss_rate::switch_cpus.data     0.343033                       # mshr miss rate for ReadExReq accesses
testsys.l3.ReadExReq_mshr_miss_rate::total     0.343033                       # mshr miss rate for ReadExReq accesses
testsys.l3.demand_mshr_miss_rate::switch_cpus.dtb.walker     0.011805                       # mshr miss rate for demand accesses
testsys.l3.demand_mshr_miss_rate::switch_cpus.itb.walker     0.012720                       # mshr miss rate for demand accesses
testsys.l3.demand_mshr_miss_rate::switch_cpus.inst     0.005234                       # mshr miss rate for demand accesses
testsys.l3.demand_mshr_miss_rate::switch_cpus.data     0.180427                       # mshr miss rate for demand accesses
testsys.l3.demand_mshr_miss_rate::total      0.069919                       # mshr miss rate for demand accesses
testsys.l3.overall_mshr_miss_rate::switch_cpus.dtb.walker     0.011805                       # mshr miss rate for overall accesses
testsys.l3.overall_mshr_miss_rate::switch_cpus.itb.walker     0.012720                       # mshr miss rate for overall accesses
testsys.l3.overall_mshr_miss_rate::switch_cpus.inst     0.005234                       # mshr miss rate for overall accesses
testsys.l3.overall_mshr_miss_rate::switch_cpus.data     0.180427                       # mshr miss rate for overall accesses
testsys.l3.overall_mshr_miss_rate::total     0.069919                       # mshr miss rate for overall accesses
testsys.l3.ReadReq_avg_mshr_miss_latency::switch_cpus.dtb.walker 80088.154734                       # average ReadReq mshr miss latency
testsys.l3.ReadReq_avg_mshr_miss_latency::switch_cpus.itb.walker 79543.695312                       # average ReadReq mshr miss latency
testsys.l3.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 79625.810715                       # average ReadReq mshr miss latency
testsys.l3.ReadReq_avg_mshr_miss_latency::switch_cpus.data 38877.848744                       # average ReadReq mshr miss latency
testsys.l3.ReadReq_avg_mshr_miss_latency::total 43338.737085                       # average ReadReq mshr miss latency
testsys.l3.UpgradeReq_avg_mshr_miss_latency::switch_cpus.data 53907.470236                       # average UpgradeReq mshr miss latency
testsys.l3.UpgradeReq_avg_mshr_miss_latency::total 53907.470236                       # average UpgradeReq mshr miss latency
testsys.l3.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 73653.261937                       # average ReadExReq mshr miss latency
testsys.l3.ReadExReq_avg_mshr_miss_latency::total 73653.261937                       # average ReadExReq mshr miss latency
testsys.l3.demand_avg_mshr_miss_latency::switch_cpus.dtb.walker 80088.154734                       # average overall mshr miss latency
testsys.l3.demand_avg_mshr_miss_latency::switch_cpus.itb.walker 79543.695312                       # average overall mshr miss latency
testsys.l3.demand_avg_mshr_miss_latency::switch_cpus.inst 79625.810715                       # average overall mshr miss latency
testsys.l3.demand_avg_mshr_miss_latency::switch_cpus.data 59149.867108                       # average overall mshr miss latency
testsys.l3.demand_avg_mshr_miss_latency::total 60148.889858                       # average overall mshr miss latency
testsys.l3.overall_avg_mshr_miss_latency::switch_cpus.dtb.walker 80088.154734                       # average overall mshr miss latency
testsys.l3.overall_avg_mshr_miss_latency::switch_cpus.itb.walker 79543.695312                       # average overall mshr miss latency
testsys.l3.overall_avg_mshr_miss_latency::switch_cpus.inst 79625.810715                       # average overall mshr miss latency
testsys.l3.overall_avg_mshr_miss_latency::switch_cpus.data 59149.867108                       # average overall mshr miss latency
testsys.l3.overall_avg_mshr_miss_latency::total 60148.889858                       # average overall mshr miss latency
testsys.l3.ReadReq_avg_mshr_uncacheable_latency::switch_cpus.data          inf                       # average ReadReq mshr uncacheable latency
testsys.l3.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
testsys.l3.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data          inf                       # average WriteReq mshr uncacheable latency
testsys.l3.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
testsys.l3.overall_avg_mshr_uncacheable_latency::switch_cpus.data          inf                       # average overall mshr uncacheable latency
testsys.l3.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
testsys.l3.no_allocate_misses                       0                       # Number of misses that were no-allocate
testsys.ethernet.txBytes                      1249426                       # Bytes Transmitted
testsys.ethernet.rxBytes                      1576441                       # Bytes Received
testsys.ethernet.txPackets                      18037                       # Number of Packets Transmitted
testsys.ethernet.rxPackets                      15220                       # Number of Packets Received
testsys.ethernet.txIpChecksums                      0                       # Number of tx IP Checksums done by device
testsys.ethernet.rxIpChecksums                      0                       # Number of rx IP Checksums done by device
testsys.ethernet.txTcpChecksums                 10462                       # Number of tx TCP Checksums done by device
testsys.ethernet.rxTcpChecksums                 15215                       # Number of rx TCP Checksums done by device
testsys.ethernet.txUdpChecksums                     0                       # Number of tx UDP Checksums done by device
testsys.ethernet.rxUdpChecksums                     0                       # Number of rx UDP Checksums done by device
testsys.ethernet.descDMAReads                       0                       # Number of descriptors the device read w/ DMA
testsys.ethernet.descDMAWrites                      0                       # Number of descriptors the device wrote w/ DMA
testsys.ethernet.descDmaReadBytes                   0                       # number of descriptor bytes read w/ DMA
testsys.ethernet.descDmaWriteBytes                  0                       # number of descriptor bytes write w/ DMA
testsys.ethernet.totBandwidth                 1130133                       # Total Bandwidth (bits/s)
testsys.ethernet.totPackets                     33257                       # Total Packets
testsys.ethernet.totBytes                     2825867                       # Total Bytes
testsys.ethernet.totPPS                          1663                       # Total Tranmission Rate (packets/s)
testsys.ethernet.txBandwidth                   499676                       # Transmit Bandwidth (bits/s)
testsys.ethernet.rxBandwidth                   630457                       # Receive Bandwidth (bits/s)
testsys.ethernet.txPPS                            902                       # Packet Tranmission Rate (packets/s)
testsys.ethernet.rxPPS                            761                       # Packet Reception Rate (packets/s)
testsys.ethernet.postedSwi                          0                       # number of software interrupts posted to CPU
testsys.ethernet.coalescedSwi                       0                       # average number of Swi's coalesced into each post
testsys.ethernet.totalSwi                           0                       # total number of Swi written to ISR
testsys.ethernet.postedRxIdle                       0                       # number of rxIdle interrupts posted to CPU
testsys.ethernet.coalescedRxIdle                    0                       # average number of RxIdle's coalesced into each post
testsys.ethernet.totalRxIdle                        0                       # total number of RxIdle written to ISR
testsys.ethernet.postedRxOk                         0                       # number of RxOk interrupts posted to CPU
testsys.ethernet.coalescedRxOk                      0                       # average number of RxOk's coalesced into each post
testsys.ethernet.totalRxOk                          0                       # total number of RxOk written to ISR
testsys.ethernet.postedRxDesc                       0                       # number of RxDesc interrupts posted to CPU
testsys.ethernet.coalescedRxDesc                    0                       # average number of RxDesc's coalesced into each post
testsys.ethernet.totalRxDesc                        0                       # total number of RxDesc written to ISR
testsys.ethernet.postedTxOk                         0                       # number of TxOk interrupts posted to CPU
testsys.ethernet.coalescedTxOk                      0                       # average number of TxOk's coalesced into each post
testsys.ethernet.totalTxOk                          0                       # total number of TxOk written to ISR
testsys.ethernet.postedTxIdle                       0                       # number of TxIdle interrupts posted to CPU
testsys.ethernet.coalescedTxIdle                    0                       # average number of TxIdle's coalesced into each post
testsys.ethernet.totalTxIdle                        0                       # total number of TxIdle written to ISR
testsys.ethernet.postedTxDesc                       0                       # number of TxDesc interrupts posted to CPU
testsys.ethernet.coalescedTxDesc                    0                       # average number of TxDesc's coalesced into each post
testsys.ethernet.totalTxDesc                        0                       # total number of TxDesc written to ISR
testsys.ethernet.postedRxOrn                        0                       # number of RxOrn posted to CPU
testsys.ethernet.coalescedRxOrn                     0                       # average number of RxOrn's coalesced into each post
testsys.ethernet.totalRxOrn                         0                       # total number of RxOrn written to ISR
testsys.ethernet.coalescedTotal                     0                       # average number of interrupts coalesced into each post
testsys.ethernet.postedInterrupts               10109                       # number of posts to CPU
testsys.ethernet.droppedPackets                     0                       # number of packets dropped
testsys.cpu.numCycles                               0                       # number of cpu cycles simulated
testsys.cpu.numWorkItemsStarted                     0                       # number of work items this cpu started
testsys.cpu.numWorkItemsCompleted                   0                       # number of work items this cpu completed
testsys.cpu.committedInsts                          0                       # Number of instructions committed
testsys.cpu.committedOps                            0                       # Number of ops (including micro ops) committed
testsys.cpu.num_int_alu_accesses                    0                       # Number of integer alu accesses
testsys.cpu.num_fp_alu_accesses                     0                       # Number of float alu accesses
testsys.cpu.num_func_calls                          0                       # number of times a function call or return occured
testsys.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
testsys.cpu.num_int_insts                           0                       # number of integer instructions
testsys.cpu.num_fp_insts                            0                       # number of float instructions
testsys.cpu.num_int_register_reads                  0                       # number of times the integer registers were read
testsys.cpu.num_int_register_writes                 0                       # number of times the integer registers were written
testsys.cpu.num_fp_register_reads                   0                       # number of times the floating registers were read
testsys.cpu.num_fp_register_writes                  0                       # number of times the floating registers were written
testsys.cpu.num_mem_refs                            0                       # number of memory refs
testsys.cpu.num_load_insts                          0                       # Number of load instructions
testsys.cpu.num_store_insts                         0                       # Number of store instructions
testsys.cpu.num_idle_cycles                         0                       # Number of idle cycles
testsys.cpu.num_busy_cycles                         0                       # Number of busy cycles
testsys.cpu.not_idle_fraction                       1                       # Percentage of non-idle cycles
testsys.cpu.idle_fraction                           0                       # Percentage of idle cycles
testsys.cpu.kern.inst.arm                           0                       # number of arm instructions executed
testsys.cpu.kern.inst.quiesce                       0                       # number of quiesce instructions executed
testsys.cpu.icache.replacements              11551775                       # number of replacements
testsys.cpu.icache.tagsinuse               511.994946                       # Cycle average of tags in use
testsys.cpu.icache.total_refs                33426623                       # Total number of references to valid blocks.
testsys.cpu.icache.sampled_refs              11552287                       # Sample count of references to valid blocks.
testsys.cpu.icache.avg_refs                  2.893507                       # Average number of references to valid blocks.
testsys.cpu.icache.warmup_cycle          5086329412000                       # Cycle when the warmup percentage was hit.
testsys.cpu.icache.occ_blocks::switch_cpus.inst   511.994946                       # Average occupied blocks per requestor
testsys.cpu.icache.occ_percent::switch_cpus.inst     0.999990                       # Average percentage of cache occupancy
testsys.cpu.icache.occ_percent::total        0.999990                       # Average percentage of cache occupancy
testsys.cpu.icache.ReadReq_hits::switch_cpus.inst     33423753                       # number of ReadReq hits
testsys.cpu.icache.ReadReq_hits::total       33423753                       # number of ReadReq hits
testsys.cpu.icache.demand_hits::switch_cpus.inst     33423753                       # number of demand (read+write) hits
testsys.cpu.icache.demand_hits::total        33423753                       # number of demand (read+write) hits
testsys.cpu.icache.overall_hits::switch_cpus.inst     33423753                       # number of overall hits
testsys.cpu.icache.overall_hits::total       33423753                       # number of overall hits
testsys.cpu.icache.ReadReq_misses::switch_cpus.inst     12125131                       # number of ReadReq misses
testsys.cpu.icache.ReadReq_misses::total     12125131                       # number of ReadReq misses
testsys.cpu.icache.demand_misses::switch_cpus.inst     12125131                       # number of demand (read+write) misses
testsys.cpu.icache.demand_misses::total      12125131                       # number of demand (read+write) misses
testsys.cpu.icache.overall_misses::switch_cpus.inst     12125131                       # number of overall misses
testsys.cpu.icache.overall_misses::total     12125131                       # number of overall misses
testsys.cpu.icache.ReadReq_miss_latency::switch_cpus.inst 181385113411                       # number of ReadReq miss cycles
testsys.cpu.icache.ReadReq_miss_latency::total 181385113411                       # number of ReadReq miss cycles
testsys.cpu.icache.demand_miss_latency::switch_cpus.inst 181385113411                       # number of demand (read+write) miss cycles
testsys.cpu.icache.demand_miss_latency::total 181385113411                       # number of demand (read+write) miss cycles
testsys.cpu.icache.overall_miss_latency::switch_cpus.inst 181385113411                       # number of overall miss cycles
testsys.cpu.icache.overall_miss_latency::total 181385113411                       # number of overall miss cycles
testsys.cpu.icache.ReadReq_accesses::switch_cpus.inst     45548884                       # number of ReadReq accesses(hits+misses)
testsys.cpu.icache.ReadReq_accesses::total     45548884                       # number of ReadReq accesses(hits+misses)
testsys.cpu.icache.demand_accesses::switch_cpus.inst     45548884                       # number of demand (read+write) accesses
testsys.cpu.icache.demand_accesses::total     45548884                       # number of demand (read+write) accesses
testsys.cpu.icache.overall_accesses::switch_cpus.inst     45548884                       # number of overall (read+write) accesses
testsys.cpu.icache.overall_accesses::total     45548884                       # number of overall (read+write) accesses
testsys.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.266200                       # miss rate for ReadReq accesses
testsys.cpu.icache.ReadReq_miss_rate::total     0.266200                       # miss rate for ReadReq accesses
testsys.cpu.icache.demand_miss_rate::switch_cpus.inst     0.266200                       # miss rate for demand accesses
testsys.cpu.icache.demand_miss_rate::total     0.266200                       # miss rate for demand accesses
testsys.cpu.icache.overall_miss_rate::switch_cpus.inst     0.266200                       # miss rate for overall accesses
testsys.cpu.icache.overall_miss_rate::total     0.266200                       # miss rate for overall accesses
testsys.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 14959.435359                       # average ReadReq miss latency
testsys.cpu.icache.ReadReq_avg_miss_latency::total 14959.435359                       # average ReadReq miss latency
testsys.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 14959.435359                       # average overall miss latency
testsys.cpu.icache.demand_avg_miss_latency::total 14959.435359                       # average overall miss latency
testsys.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 14959.435359                       # average overall miss latency
testsys.cpu.icache.overall_avg_miss_latency::total 14959.435359                       # average overall miss latency
testsys.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
testsys.cpu.icache.blocked_cycles::no_targets       107972                       # number of cycles access was blocked
testsys.cpu.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
testsys.cpu.icache.blocked::no_targets              3                       # number of cycles access was blocked
testsys.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
testsys.cpu.icache.avg_blocked_cycles::no_targets 35990.666667                       # average number of cycles each access was blocked
testsys.cpu.icache.fast_writes                      0                       # number of fast writes performed
testsys.cpu.icache.cache_copies                     0                       # number of cache copies performed
testsys.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst       573176                       # number of ReadReq MSHR hits
testsys.cpu.icache.ReadReq_mshr_hits::total       573176                       # number of ReadReq MSHR hits
testsys.cpu.icache.demand_mshr_hits::switch_cpus.inst       573176                       # number of demand (read+write) MSHR hits
testsys.cpu.icache.demand_mshr_hits::total       573176                       # number of demand (read+write) MSHR hits
testsys.cpu.icache.overall_mshr_hits::switch_cpus.inst       573176                       # number of overall MSHR hits
testsys.cpu.icache.overall_mshr_hits::total       573176                       # number of overall MSHR hits
testsys.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst     11551955                       # number of ReadReq MSHR misses
testsys.cpu.icache.ReadReq_mshr_misses::total     11551955                       # number of ReadReq MSHR misses
testsys.cpu.icache.demand_mshr_misses::switch_cpus.inst     11551955                       # number of demand (read+write) MSHR misses
testsys.cpu.icache.demand_mshr_misses::total     11551955                       # number of demand (read+write) MSHR misses
testsys.cpu.icache.overall_mshr_misses::switch_cpus.inst     11551955                       # number of overall MSHR misses
testsys.cpu.icache.overall_mshr_misses::total     11551955                       # number of overall MSHR misses
testsys.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst 132842903918                       # number of ReadReq MSHR miss cycles
testsys.cpu.icache.ReadReq_mshr_miss_latency::total 132842903918                       # number of ReadReq MSHR miss cycles
testsys.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst 132842903918                       # number of demand (read+write) MSHR miss cycles
testsys.cpu.icache.demand_mshr_miss_latency::total 132842903918                       # number of demand (read+write) MSHR miss cycles
testsys.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst 132842903918                       # number of overall MSHR miss cycles
testsys.cpu.icache.overall_mshr_miss_latency::total 132842903918                       # number of overall MSHR miss cycles
testsys.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.253617                       # mshr miss rate for ReadReq accesses
testsys.cpu.icache.ReadReq_mshr_miss_rate::total     0.253617                       # mshr miss rate for ReadReq accesses
testsys.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.253617                       # mshr miss rate for demand accesses
testsys.cpu.icache.demand_mshr_miss_rate::total     0.253617                       # mshr miss rate for demand accesses
testsys.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.253617                       # mshr miss rate for overall accesses
testsys.cpu.icache.overall_mshr_miss_rate::total     0.253617                       # mshr miss rate for overall accesses
testsys.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 11499.603653                       # average ReadReq mshr miss latency
testsys.cpu.icache.ReadReq_avg_mshr_miss_latency::total 11499.603653                       # average ReadReq mshr miss latency
testsys.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 11499.603653                       # average overall mshr miss latency
testsys.cpu.icache.demand_avg_mshr_miss_latency::total 11499.603653                       # average overall mshr miss latency
testsys.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 11499.603653                       # average overall mshr miss latency
testsys.cpu.icache.overall_avg_mshr_miss_latency::total 11499.603653                       # average overall mshr miss latency
testsys.cpu.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
testsys.cpu.itb_walker_cache.replacements       258023                       # number of replacements
testsys.cpu.itb_walker_cache.tagsinuse      15.996854                       # Cycle average of tags in use
testsys.cpu.itb_walker_cache.total_refs        288258                       # Total number of references to valid blocks.
testsys.cpu.itb_walker_cache.sampled_refs       258039                       # Sample count of references to valid blocks.
testsys.cpu.itb_walker_cache.avg_refs        1.117110                       # Average number of references to valid blocks.
testsys.cpu.itb_walker_cache.warmup_cycle 5087124167000                       # Cycle when the warmup percentage was hit.
testsys.cpu.itb_walker_cache.occ_blocks::switch_cpus.itb.walker    15.996854                       # Average occupied blocks per requestor
testsys.cpu.itb_walker_cache.occ_percent::switch_cpus.itb.walker     0.999803                       # Average percentage of cache occupancy
testsys.cpu.itb_walker_cache.occ_percent::total     0.999803                       # Average percentage of cache occupancy
testsys.cpu.itb_walker_cache.ReadReq_hits::switch_cpus.itb.walker       288212                       # number of ReadReq hits
testsys.cpu.itb_walker_cache.ReadReq_hits::total       288212                       # number of ReadReq hits
testsys.cpu.itb_walker_cache.demand_hits::switch_cpus.itb.walker       288212                       # number of demand (read+write) hits
testsys.cpu.itb_walker_cache.demand_hits::total       288212                       # number of demand (read+write) hits
testsys.cpu.itb_walker_cache.overall_hits::switch_cpus.itb.walker       288212                       # number of overall hits
testsys.cpu.itb_walker_cache.overall_hits::total       288212                       # number of overall hits
testsys.cpu.itb_walker_cache.ReadReq_misses::switch_cpus.itb.walker       258242                       # number of ReadReq misses
testsys.cpu.itb_walker_cache.ReadReq_misses::total       258242                       # number of ReadReq misses
testsys.cpu.itb_walker_cache.demand_misses::switch_cpus.itb.walker       258242                       # number of demand (read+write) misses
testsys.cpu.itb_walker_cache.demand_misses::total       258242                       # number of demand (read+write) misses
testsys.cpu.itb_walker_cache.overall_misses::switch_cpus.itb.walker       258242                       # number of overall misses
testsys.cpu.itb_walker_cache.overall_misses::total       258242                       # number of overall misses
testsys.cpu.itb_walker_cache.ReadReq_miss_latency::switch_cpus.itb.walker   4420443509                       # number of ReadReq miss cycles
testsys.cpu.itb_walker_cache.ReadReq_miss_latency::total   4420443509                       # number of ReadReq miss cycles
testsys.cpu.itb_walker_cache.demand_miss_latency::switch_cpus.itb.walker   4420443509                       # number of demand (read+write) miss cycles
testsys.cpu.itb_walker_cache.demand_miss_latency::total   4420443509                       # number of demand (read+write) miss cycles
testsys.cpu.itb_walker_cache.overall_miss_latency::switch_cpus.itb.walker   4420443509                       # number of overall miss cycles
testsys.cpu.itb_walker_cache.overall_miss_latency::total   4420443509                       # number of overall miss cycles
testsys.cpu.itb_walker_cache.ReadReq_accesses::switch_cpus.itb.walker       546454                       # number of ReadReq accesses(hits+misses)
testsys.cpu.itb_walker_cache.ReadReq_accesses::total       546454                       # number of ReadReq accesses(hits+misses)
testsys.cpu.itb_walker_cache.demand_accesses::switch_cpus.itb.walker       546454                       # number of demand (read+write) accesses
testsys.cpu.itb_walker_cache.demand_accesses::total       546454                       # number of demand (read+write) accesses
testsys.cpu.itb_walker_cache.overall_accesses::switch_cpus.itb.walker       546454                       # number of overall (read+write) accesses
testsys.cpu.itb_walker_cache.overall_accesses::total       546454                       # number of overall (read+write) accesses
testsys.cpu.itb_walker_cache.ReadReq_miss_rate::switch_cpus.itb.walker     0.472578                       # miss rate for ReadReq accesses
testsys.cpu.itb_walker_cache.ReadReq_miss_rate::total     0.472578                       # miss rate for ReadReq accesses
testsys.cpu.itb_walker_cache.demand_miss_rate::switch_cpus.itb.walker     0.472578                       # miss rate for demand accesses
testsys.cpu.itb_walker_cache.demand_miss_rate::total     0.472578                       # miss rate for demand accesses
testsys.cpu.itb_walker_cache.overall_miss_rate::switch_cpus.itb.walker     0.472578                       # miss rate for overall accesses
testsys.cpu.itb_walker_cache.overall_miss_rate::total     0.472578                       # miss rate for overall accesses
testsys.cpu.itb_walker_cache.ReadReq_avg_miss_latency::switch_cpus.itb.walker 17117.446074                       # average ReadReq miss latency
testsys.cpu.itb_walker_cache.ReadReq_avg_miss_latency::total 17117.446074                       # average ReadReq miss latency
testsys.cpu.itb_walker_cache.demand_avg_miss_latency::switch_cpus.itb.walker 17117.446074                       # average overall miss latency
testsys.cpu.itb_walker_cache.demand_avg_miss_latency::total 17117.446074                       # average overall miss latency
testsys.cpu.itb_walker_cache.overall_avg_miss_latency::switch_cpus.itb.walker 17117.446074                       # average overall miss latency
testsys.cpu.itb_walker_cache.overall_avg_miss_latency::total 17117.446074                       # average overall miss latency
testsys.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
testsys.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
testsys.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
testsys.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
testsys.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
testsys.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
testsys.cpu.itb_walker_cache.fast_writes            0                       # number of fast writes performed
testsys.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
testsys.cpu.itb_walker_cache.writebacks::writebacks         3500                       # number of writebacks
testsys.cpu.itb_walker_cache.writebacks::total         3500                       # number of writebacks
testsys.cpu.itb_walker_cache.ReadReq_mshr_misses::switch_cpus.itb.walker       258242                       # number of ReadReq MSHR misses
testsys.cpu.itb_walker_cache.ReadReq_mshr_misses::total       258242                       # number of ReadReq MSHR misses
testsys.cpu.itb_walker_cache.demand_mshr_misses::switch_cpus.itb.walker       258242                       # number of demand (read+write) MSHR misses
testsys.cpu.itb_walker_cache.demand_mshr_misses::total       258242                       # number of demand (read+write) MSHR misses
testsys.cpu.itb_walker_cache.overall_mshr_misses::switch_cpus.itb.walker       258242                       # number of overall MSHR misses
testsys.cpu.itb_walker_cache.overall_mshr_misses::total       258242                       # number of overall MSHR misses
testsys.cpu.itb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus.itb.walker   3626572454                       # number of ReadReq MSHR miss cycles
testsys.cpu.itb_walker_cache.ReadReq_mshr_miss_latency::total   3626572454                       # number of ReadReq MSHR miss cycles
testsys.cpu.itb_walker_cache.demand_mshr_miss_latency::switch_cpus.itb.walker   3626572454                       # number of demand (read+write) MSHR miss cycles
testsys.cpu.itb_walker_cache.demand_mshr_miss_latency::total   3626572454                       # number of demand (read+write) MSHR miss cycles
testsys.cpu.itb_walker_cache.overall_mshr_miss_latency::switch_cpus.itb.walker   3626572454                       # number of overall MSHR miss cycles
testsys.cpu.itb_walker_cache.overall_mshr_miss_latency::total   3626572454                       # number of overall MSHR miss cycles
testsys.cpu.itb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus.itb.walker     0.472578                       # mshr miss rate for ReadReq accesses
testsys.cpu.itb_walker_cache.ReadReq_mshr_miss_rate::total     0.472578                       # mshr miss rate for ReadReq accesses
testsys.cpu.itb_walker_cache.demand_mshr_miss_rate::switch_cpus.itb.walker     0.472578                       # mshr miss rate for demand accesses
testsys.cpu.itb_walker_cache.demand_mshr_miss_rate::total     0.472578                       # mshr miss rate for demand accesses
testsys.cpu.itb_walker_cache.overall_mshr_miss_rate::switch_cpus.itb.walker     0.472578                       # mshr miss rate for overall accesses
testsys.cpu.itb_walker_cache.overall_mshr_miss_rate::total     0.472578                       # mshr miss rate for overall accesses
testsys.cpu.itb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus.itb.walker 14043.309973                       # average ReadReq mshr miss latency
testsys.cpu.itb_walker_cache.ReadReq_avg_mshr_miss_latency::total 14043.309973                       # average ReadReq mshr miss latency
testsys.cpu.itb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus.itb.walker 14043.309973                       # average overall mshr miss latency
testsys.cpu.itb_walker_cache.demand_avg_mshr_miss_latency::total 14043.309973                       # average overall mshr miss latency
testsys.cpu.itb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus.itb.walker 14043.309973                       # average overall mshr miss latency
testsys.cpu.itb_walker_cache.overall_avg_mshr_miss_latency::total 14043.309973                       # average overall mshr miss latency
testsys.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
testsys.cpu.dtb_walker_cache.replacements      2630742                       # number of replacements
testsys.cpu.dtb_walker_cache.tagsinuse      15.999750                       # Cycle average of tags in use
testsys.cpu.dtb_walker_cache.total_refs        350296                       # Total number of references to valid blocks.
testsys.cpu.dtb_walker_cache.sampled_refs      2630758                       # Sample count of references to valid blocks.
testsys.cpu.dtb_walker_cache.avg_refs        0.133154                       # Average number of references to valid blocks.
testsys.cpu.dtb_walker_cache.warmup_cycle 5086423518300                       # Cycle when the warmup percentage was hit.
testsys.cpu.dtb_walker_cache.occ_blocks::cpu.dtb.walker     0.000155                       # Average occupied blocks per requestor
testsys.cpu.dtb_walker_cache.occ_blocks::switch_cpus.dtb.walker    15.999594                       # Average occupied blocks per requestor
testsys.cpu.dtb_walker_cache.occ_percent::cpu.dtb.walker     0.000010                       # Average percentage of cache occupancy
testsys.cpu.dtb_walker_cache.occ_percent::switch_cpus.dtb.walker     0.999975                       # Average percentage of cache occupancy
testsys.cpu.dtb_walker_cache.occ_percent::total     0.999984                       # Average percentage of cache occupancy
testsys.cpu.dtb_walker_cache.ReadReq_hits::switch_cpus.dtb.walker       350266                       # number of ReadReq hits
testsys.cpu.dtb_walker_cache.ReadReq_hits::total       350266                       # number of ReadReq hits
testsys.cpu.dtb_walker_cache.demand_hits::switch_cpus.dtb.walker       350266                       # number of demand (read+write) hits
testsys.cpu.dtb_walker_cache.demand_hits::total       350266                       # number of demand (read+write) hits
testsys.cpu.dtb_walker_cache.overall_hits::switch_cpus.dtb.walker       350266                       # number of overall hits
testsys.cpu.dtb_walker_cache.overall_hits::total       350266                       # number of overall hits
testsys.cpu.dtb_walker_cache.ReadReq_misses::switch_cpus.dtb.walker      2632074                       # number of ReadReq misses
testsys.cpu.dtb_walker_cache.ReadReq_misses::total      2632074                       # number of ReadReq misses
testsys.cpu.dtb_walker_cache.demand_misses::switch_cpus.dtb.walker      2632074                       # number of demand (read+write) misses
testsys.cpu.dtb_walker_cache.demand_misses::total      2632074                       # number of demand (read+write) misses
testsys.cpu.dtb_walker_cache.overall_misses::switch_cpus.dtb.walker      2632074                       # number of overall misses
testsys.cpu.dtb_walker_cache.overall_misses::total      2632074                       # number of overall misses
testsys.cpu.dtb_walker_cache.ReadReq_miss_latency::switch_cpus.dtb.walker  42703069074                       # number of ReadReq miss cycles
testsys.cpu.dtb_walker_cache.ReadReq_miss_latency::total  42703069074                       # number of ReadReq miss cycles
testsys.cpu.dtb_walker_cache.demand_miss_latency::switch_cpus.dtb.walker  42703069074                       # number of demand (read+write) miss cycles
testsys.cpu.dtb_walker_cache.demand_miss_latency::total  42703069074                       # number of demand (read+write) miss cycles
testsys.cpu.dtb_walker_cache.overall_miss_latency::switch_cpus.dtb.walker  42703069074                       # number of overall miss cycles
testsys.cpu.dtb_walker_cache.overall_miss_latency::total  42703069074                       # number of overall miss cycles
testsys.cpu.dtb_walker_cache.ReadReq_accesses::switch_cpus.dtb.walker      2982340                       # number of ReadReq accesses(hits+misses)
testsys.cpu.dtb_walker_cache.ReadReq_accesses::total      2982340                       # number of ReadReq accesses(hits+misses)
testsys.cpu.dtb_walker_cache.demand_accesses::switch_cpus.dtb.walker      2982340                       # number of demand (read+write) accesses
testsys.cpu.dtb_walker_cache.demand_accesses::total      2982340                       # number of demand (read+write) accesses
testsys.cpu.dtb_walker_cache.overall_accesses::switch_cpus.dtb.walker      2982340                       # number of overall (read+write) accesses
testsys.cpu.dtb_walker_cache.overall_accesses::total      2982340                       # number of overall (read+write) accesses
testsys.cpu.dtb_walker_cache.ReadReq_miss_rate::switch_cpus.dtb.walker     0.882553                       # miss rate for ReadReq accesses
testsys.cpu.dtb_walker_cache.ReadReq_miss_rate::total     0.882553                       # miss rate for ReadReq accesses
testsys.cpu.dtb_walker_cache.demand_miss_rate::switch_cpus.dtb.walker     0.882553                       # miss rate for demand accesses
testsys.cpu.dtb_walker_cache.demand_miss_rate::total     0.882553                       # miss rate for demand accesses
testsys.cpu.dtb_walker_cache.overall_miss_rate::switch_cpus.dtb.walker     0.882553                       # miss rate for overall accesses
testsys.cpu.dtb_walker_cache.overall_miss_rate::total     0.882553                       # miss rate for overall accesses
testsys.cpu.dtb_walker_cache.ReadReq_avg_miss_latency::switch_cpus.dtb.walker 16224.114168                       # average ReadReq miss latency
testsys.cpu.dtb_walker_cache.ReadReq_avg_miss_latency::total 16224.114168                       # average ReadReq miss latency
testsys.cpu.dtb_walker_cache.demand_avg_miss_latency::switch_cpus.dtb.walker 16224.114168                       # average overall miss latency
testsys.cpu.dtb_walker_cache.demand_avg_miss_latency::total 16224.114168                       # average overall miss latency
testsys.cpu.dtb_walker_cache.overall_avg_miss_latency::switch_cpus.dtb.walker 16224.114168                       # average overall miss latency
testsys.cpu.dtb_walker_cache.overall_avg_miss_latency::total 16224.114168                       # average overall miss latency
testsys.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
testsys.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
testsys.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
testsys.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
testsys.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
testsys.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
testsys.cpu.dtb_walker_cache.fast_writes            0                       # number of fast writes performed
testsys.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
testsys.cpu.dtb_walker_cache.writebacks::writebacks         5290                       # number of writebacks
testsys.cpu.dtb_walker_cache.writebacks::total         5290                       # number of writebacks
testsys.cpu.dtb_walker_cache.ReadReq_mshr_misses::switch_cpus.dtb.walker      2632074                       # number of ReadReq MSHR misses
testsys.cpu.dtb_walker_cache.ReadReq_mshr_misses::total      2632074                       # number of ReadReq MSHR misses
testsys.cpu.dtb_walker_cache.demand_mshr_misses::switch_cpus.dtb.walker      2632074                       # number of demand (read+write) MSHR misses
testsys.cpu.dtb_walker_cache.demand_mshr_misses::total      2632074                       # number of demand (read+write) MSHR misses
testsys.cpu.dtb_walker_cache.overall_mshr_misses::switch_cpus.dtb.walker      2632074                       # number of overall MSHR misses
testsys.cpu.dtb_walker_cache.overall_mshr_misses::total      2632074                       # number of overall MSHR misses
testsys.cpu.dtb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus.dtb.walker  34671800721                       # number of ReadReq MSHR miss cycles
testsys.cpu.dtb_walker_cache.ReadReq_mshr_miss_latency::total  34671800721                       # number of ReadReq MSHR miss cycles
testsys.cpu.dtb_walker_cache.demand_mshr_miss_latency::switch_cpus.dtb.walker  34671800721                       # number of demand (read+write) MSHR miss cycles
testsys.cpu.dtb_walker_cache.demand_mshr_miss_latency::total  34671800721                       # number of demand (read+write) MSHR miss cycles
testsys.cpu.dtb_walker_cache.overall_mshr_miss_latency::switch_cpus.dtb.walker  34671800721                       # number of overall MSHR miss cycles
testsys.cpu.dtb_walker_cache.overall_mshr_miss_latency::total  34671800721                       # number of overall MSHR miss cycles
testsys.cpu.dtb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus.dtb.walker     0.882553                       # mshr miss rate for ReadReq accesses
testsys.cpu.dtb_walker_cache.ReadReq_mshr_miss_rate::total     0.882553                       # mshr miss rate for ReadReq accesses
testsys.cpu.dtb_walker_cache.demand_mshr_miss_rate::switch_cpus.dtb.walker     0.882553                       # mshr miss rate for demand accesses
testsys.cpu.dtb_walker_cache.demand_mshr_miss_rate::total     0.882553                       # mshr miss rate for demand accesses
testsys.cpu.dtb_walker_cache.overall_mshr_miss_rate::switch_cpus.dtb.walker     0.882553                       # mshr miss rate for overall accesses
testsys.cpu.dtb_walker_cache.overall_mshr_miss_rate::total     0.882553                       # mshr miss rate for overall accesses
testsys.cpu.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus.dtb.walker 13172.806206                       # average ReadReq mshr miss latency
testsys.cpu.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::total 13172.806206                       # average ReadReq mshr miss latency
testsys.cpu.dtb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus.dtb.walker 13172.806206                       # average overall mshr miss latency
testsys.cpu.dtb_walker_cache.demand_avg_mshr_miss_latency::total 13172.806206                       # average overall mshr miss latency
testsys.cpu.dtb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus.dtb.walker 13172.806206                       # average overall mshr miss latency
testsys.cpu.dtb_walker_cache.overall_avg_mshr_miss_latency::total 13172.806206                       # average overall mshr miss latency
testsys.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
testsys.cpu.dcache.replacements               3811019                       # number of replacements
testsys.cpu.dcache.tagsinuse               506.256449                       # Cycle average of tags in use
testsys.cpu.dcache.total_refs                94430951                       # Total number of references to valid blocks.
testsys.cpu.dcache.sampled_refs               3811530                       # Sample count of references to valid blocks.
testsys.cpu.dcache.avg_refs                 24.775077                       # Average number of references to valid blocks.
testsys.cpu.dcache.warmup_cycle          5086708245559                       # Cycle when the warmup percentage was hit.
testsys.cpu.dcache.occ_blocks::switch_cpus.data   506.256449                       # Average occupied blocks per requestor
testsys.cpu.dcache.occ_percent::switch_cpus.data     0.988782                       # Average percentage of cache occupancy
testsys.cpu.dcache.occ_percent::total        0.988782                       # Average percentage of cache occupancy
testsys.cpu.dcache.ReadReq_hits::switch_cpus.data     58350468                       # number of ReadReq hits
testsys.cpu.dcache.ReadReq_hits::total       58350468                       # number of ReadReq hits
testsys.cpu.dcache.WriteReq_hits::switch_cpus.data     35795679                       # number of WriteReq hits
testsys.cpu.dcache.WriteReq_hits::total      35795679                       # number of WriteReq hits
testsys.cpu.dcache.demand_hits::switch_cpus.data     94146147                       # number of demand (read+write) hits
testsys.cpu.dcache.demand_hits::total        94146147                       # number of demand (read+write) hits
testsys.cpu.dcache.overall_hits::switch_cpus.data     94146147                       # number of overall hits
testsys.cpu.dcache.overall_hits::total       94146147                       # number of overall hits
testsys.cpu.dcache.ReadReq_misses::switch_cpus.data      4699368                       # number of ReadReq misses
testsys.cpu.dcache.ReadReq_misses::total      4699368                       # number of ReadReq misses
testsys.cpu.dcache.WriteReq_misses::switch_cpus.data      1121972                       # number of WriteReq misses
testsys.cpu.dcache.WriteReq_misses::total      1121972                       # number of WriteReq misses
testsys.cpu.dcache.demand_misses::switch_cpus.data      5821340                       # number of demand (read+write) misses
testsys.cpu.dcache.demand_misses::total       5821340                       # number of demand (read+write) misses
testsys.cpu.dcache.overall_misses::switch_cpus.data      5821340                       # number of overall misses
testsys.cpu.dcache.overall_misses::total      5821340                       # number of overall misses
testsys.cpu.dcache.ReadReq_miss_latency::switch_cpus.data 106963517973                       # number of ReadReq miss cycles
testsys.cpu.dcache.ReadReq_miss_latency::total 106963517973                       # number of ReadReq miss cycles
testsys.cpu.dcache.WriteReq_miss_latency::switch_cpus.data  34543108936                       # number of WriteReq miss cycles
testsys.cpu.dcache.WriteReq_miss_latency::total  34543108936                       # number of WriteReq miss cycles
testsys.cpu.dcache.demand_miss_latency::switch_cpus.data 141506626909                       # number of demand (read+write) miss cycles
testsys.cpu.dcache.demand_miss_latency::total 141506626909                       # number of demand (read+write) miss cycles
testsys.cpu.dcache.overall_miss_latency::switch_cpus.data 141506626909                       # number of overall miss cycles
testsys.cpu.dcache.overall_miss_latency::total 141506626909                       # number of overall miss cycles
testsys.cpu.dcache.ReadReq_accesses::switch_cpus.data     63049836                       # number of ReadReq accesses(hits+misses)
testsys.cpu.dcache.ReadReq_accesses::total     63049836                       # number of ReadReq accesses(hits+misses)
testsys.cpu.dcache.WriteReq_accesses::switch_cpus.data     36917651                       # number of WriteReq accesses(hits+misses)
testsys.cpu.dcache.WriteReq_accesses::total     36917651                       # number of WriteReq accesses(hits+misses)
testsys.cpu.dcache.demand_accesses::switch_cpus.data     99967487                       # number of demand (read+write) accesses
testsys.cpu.dcache.demand_accesses::total     99967487                       # number of demand (read+write) accesses
testsys.cpu.dcache.overall_accesses::switch_cpus.data     99967487                       # number of overall (read+write) accesses
testsys.cpu.dcache.overall_accesses::total     99967487                       # number of overall (read+write) accesses
testsys.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.074534                       # miss rate for ReadReq accesses
testsys.cpu.dcache.ReadReq_miss_rate::total     0.074534                       # miss rate for ReadReq accesses
testsys.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.030391                       # miss rate for WriteReq accesses
testsys.cpu.dcache.WriteReq_miss_rate::total     0.030391                       # miss rate for WriteReq accesses
testsys.cpu.dcache.demand_miss_rate::switch_cpus.data     0.058232                       # miss rate for demand accesses
testsys.cpu.dcache.demand_miss_rate::total     0.058232                       # miss rate for demand accesses
testsys.cpu.dcache.overall_miss_rate::switch_cpus.data     0.058232                       # miss rate for overall accesses
testsys.cpu.dcache.overall_miss_rate::total     0.058232                       # miss rate for overall accesses
testsys.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 22761.255976                       # average ReadReq miss latency
testsys.cpu.dcache.ReadReq_avg_miss_latency::total 22761.255976                       # average ReadReq miss latency
testsys.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 30787.852938                       # average WriteReq miss latency
testsys.cpu.dcache.WriteReq_avg_miss_latency::total 30787.852938                       # average WriteReq miss latency
testsys.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 24308.256674                       # average overall miss latency
testsys.cpu.dcache.demand_avg_miss_latency::total 24308.256674                       # average overall miss latency
testsys.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 24308.256674                       # average overall miss latency
testsys.cpu.dcache.overall_avg_miss_latency::total 24308.256674                       # average overall miss latency
testsys.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
testsys.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
testsys.cpu.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
testsys.cpu.dcache.blocked::no_targets              0                       # number of cycles access was blocked
testsys.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
testsys.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
testsys.cpu.dcache.fast_writes                      0                       # number of fast writes performed
testsys.cpu.dcache.cache_copies                     0                       # number of cache copies performed
testsys.cpu.dcache.writebacks::writebacks      2617247                       # number of writebacks
testsys.cpu.dcache.writebacks::total          2617247                       # number of writebacks
testsys.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data      1732114                       # number of ReadReq MSHR hits
testsys.cpu.dcache.ReadReq_mshr_hits::total      1732114                       # number of ReadReq MSHR hits
testsys.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data        16578                       # number of WriteReq MSHR hits
testsys.cpu.dcache.WriteReq_mshr_hits::total        16578                       # number of WriteReq MSHR hits
testsys.cpu.dcache.demand_mshr_hits::switch_cpus.data      1748692                       # number of demand (read+write) MSHR hits
testsys.cpu.dcache.demand_mshr_hits::total      1748692                       # number of demand (read+write) MSHR hits
testsys.cpu.dcache.overall_mshr_hits::switch_cpus.data      1748692                       # number of overall MSHR hits
testsys.cpu.dcache.overall_mshr_hits::total      1748692                       # number of overall MSHR hits
testsys.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data      2967254                       # number of ReadReq MSHR misses
testsys.cpu.dcache.ReadReq_mshr_misses::total      2967254                       # number of ReadReq MSHR misses
testsys.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data      1105394                       # number of WriteReq MSHR misses
testsys.cpu.dcache.WriteReq_mshr_misses::total      1105394                       # number of WriteReq MSHR misses
testsys.cpu.dcache.demand_mshr_misses::switch_cpus.data      4072648                       # number of demand (read+write) MSHR misses
testsys.cpu.dcache.demand_mshr_misses::total      4072648                       # number of demand (read+write) MSHR misses
testsys.cpu.dcache.overall_mshr_misses::switch_cpus.data      4072648                       # number of overall MSHR misses
testsys.cpu.dcache.overall_mshr_misses::total      4072648                       # number of overall MSHR misses
testsys.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data  54714118866                       # number of ReadReq MSHR miss cycles
testsys.cpu.dcache.ReadReq_mshr_miss_latency::total  54714118866                       # number of ReadReq MSHR miss cycles
testsys.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data  30319820979                       # number of WriteReq MSHR miss cycles
testsys.cpu.dcache.WriteReq_mshr_miss_latency::total  30319820979                       # number of WriteReq MSHR miss cycles
testsys.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data  85033939845                       # number of demand (read+write) MSHR miss cycles
testsys.cpu.dcache.demand_mshr_miss_latency::total  85033939845                       # number of demand (read+write) MSHR miss cycles
testsys.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data  85033939845                       # number of overall MSHR miss cycles
testsys.cpu.dcache.overall_mshr_miss_latency::total  85033939845                       # number of overall MSHR miss cycles
testsys.cpu.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus.data   4719846069                       # number of ReadReq MSHR uncacheable cycles
testsys.cpu.dcache.ReadReq_mshr_uncacheable_latency::total   4719846069                       # number of ReadReq MSHR uncacheable cycles
testsys.cpu.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus.data   9056984395                       # number of WriteReq MSHR uncacheable cycles
testsys.cpu.dcache.WriteReq_mshr_uncacheable_latency::total   9056984395                       # number of WriteReq MSHR uncacheable cycles
testsys.cpu.dcache.overall_mshr_uncacheable_latency::switch_cpus.data  13776830464                       # number of overall MSHR uncacheable cycles
testsys.cpu.dcache.overall_mshr_uncacheable_latency::total  13776830464                       # number of overall MSHR uncacheable cycles
testsys.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.047062                       # mshr miss rate for ReadReq accesses
testsys.cpu.dcache.ReadReq_mshr_miss_rate::total     0.047062                       # mshr miss rate for ReadReq accesses
testsys.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.029942                       # mshr miss rate for WriteReq accesses
testsys.cpu.dcache.WriteReq_mshr_miss_rate::total     0.029942                       # mshr miss rate for WriteReq accesses
testsys.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.040740                       # mshr miss rate for demand accesses
testsys.cpu.dcache.demand_mshr_miss_rate::total     0.040740                       # mshr miss rate for demand accesses
testsys.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.040740                       # mshr miss rate for overall accesses
testsys.cpu.dcache.overall_mshr_miss_rate::total     0.040740                       # mshr miss rate for overall accesses
testsys.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 18439.310846                       # average ReadReq mshr miss latency
testsys.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 18439.310846                       # average ReadReq mshr miss latency
testsys.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 27428.971913                       # average WriteReq mshr miss latency
testsys.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 27428.971913                       # average WriteReq mshr miss latency
testsys.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 20879.275559                       # average overall mshr miss latency
testsys.cpu.dcache.demand_avg_mshr_miss_latency::total 20879.275559                       # average overall mshr miss latency
testsys.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 20879.275559                       # average overall mshr miss latency
testsys.cpu.dcache.overall_avg_mshr_miss_latency::total 20879.275559                       # average overall mshr miss latency
testsys.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus.data          inf                       # average ReadReq mshr uncacheable latency
testsys.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
testsys.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data          inf                       # average WriteReq mshr uncacheable latency
testsys.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
testsys.cpu.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus.data          inf                       # average overall mshr uncacheable latency
testsys.cpu.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
testsys.cpu.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
testsys.switch_cpus.numCycles               786020482                       # number of cpu cycles simulated
testsys.switch_cpus.numWorkItemsStarted             0                       # number of work items this cpu started
testsys.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
testsys.switch_cpus.BPredUnit.lookups        56694150                       # Number of BP lookups
testsys.switch_cpus.BPredUnit.condPredicted     56694150                       # Number of conditional branches predicted
testsys.switch_cpus.BPredUnit.condIncorrect      7376004                       # Number of conditional branches incorrect
testsys.switch_cpus.BPredUnit.BTBLookups     47870894                       # Number of BTB lookups
testsys.switch_cpus.BPredUnit.BTBHits        29222943                       # Number of BTB hits
testsys.switch_cpus.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
testsys.switch_cpus.BPredUnit.usedRAS               0                       # Number of times the RAS was used to get a target.
testsys.switch_cpus.BPredUnit.RASInCorrect            0                       # Number of incorrect RAS predictions.
testsys.switch_cpus.fetch.icacheStallCycles    397765010                       # Number of cycles fetch is stalled on an Icache miss
testsys.switch_cpus.fetch.Insts             279838956                       # Number of instructions fetch has processed
testsys.switch_cpus.fetch.Branches           56694150                       # Number of branches that fetch encountered
testsys.switch_cpus.fetch.predictedBranches     29222943                       # Number of branches that fetch has predicted taken
testsys.switch_cpus.fetch.Cycles             89725754                       # Number of cycles fetch has run and was not squashing or blocked
testsys.switch_cpus.fetch.SquashCycles       26544755                       # Number of cycles fetch has spent squashing
testsys.switch_cpus.fetch.TlbCycles           2765655                       # Number of cycles fetch has spent waiting for tlb
testsys.switch_cpus.fetch.BlockedCycles     152764400                       # Number of cycles fetch has spent blocked
testsys.switch_cpus.fetch.MiscStallCycles       204387                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
testsys.switch_cpus.fetch.PendingTrapStallCycles       341064                       # Number of stall cycles due to pending traps
testsys.switch_cpus.fetch.IcacheWaitRetryStallCycles           37                       # Number of stall cycles due to full MSHR
testsys.switch_cpus.fetch.CacheLines         45548886                       # Number of cache lines fetched
testsys.switch_cpus.fetch.IcacheSquashes      5262410                       # Number of outstanding Icache misses that were squashed
testsys.switch_cpus.fetch.ItlbSquashes         110734                       # Number of outstanding ITLB misses that were squashed
testsys.switch_cpus.fetch.rateDist::samples    662203747                       # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::mean     0.807293                       # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::stdev     2.253756                       # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::0       575393127     86.89%     86.89% # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::1         6115498      0.92%     87.81% # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::2         4385380      0.66%     88.48% # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::3         6874582      1.04%     89.51% # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::4         5279644      0.80%     90.31% # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::5         6027628      0.91%     91.22% # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::6         6129608      0.93%     92.15% # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::7         4937918      0.75%     92.89% # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::8        47060362      7.11%    100.00% # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::total    662203747                       # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.branchRate         0.072128                       # Number of branch fetches per cycle
testsys.switch_cpus.fetch.rate               0.356020                       # Number of inst fetches per cycle
testsys.switch_cpus.decode.IdleCycles       390461556                       # Number of cycles decode is idle
testsys.switch_cpus.decode.BlockedCycles    168204093                       # Number of cycles decode is blocked
testsys.switch_cpus.decode.RunCycles         83314923                       # Number of cycles decode is running
testsys.switch_cpus.decode.UnblockCycles      1585735                       # Number of cycles decode is unblocking
testsys.switch_cpus.decode.SquashCycles      18637440                       # Number of cycles decode is squashing
testsys.switch_cpus.decode.DecodedInsts     523769864                       # Number of instructions handled by decode
testsys.switch_cpus.decode.SquashedInsts          489                       # Number of squashed instructions handled by decode
testsys.switch_cpus.rename.SquashCycles      18637440                       # Number of cycles rename is squashing
testsys.switch_cpus.rename.IdleCycles       395533539                       # Number of cycles rename is idle
testsys.switch_cpus.rename.BlockCycles       49046609                       # Number of cycles rename is blocking
testsys.switch_cpus.rename.serializeStallCycles    107370919                       # count of cycles rename stalled for serializing inst
testsys.switch_cpus.rename.RunCycles         79806996                       # Number of cycles rename is running
testsys.switch_cpus.rename.UnblockCycles     11808244                       # Number of cycles rename is unblocking
testsys.switch_cpus.rename.RenamedInsts     507917355                       # Number of instructions processed by rename
testsys.switch_cpus.rename.ROBFullEvents        54455                       # Number of times rename has blocked due to ROB full
testsys.switch_cpus.rename.IQFullEvents        907163                       # Number of times rename has blocked due to IQ full
testsys.switch_cpus.rename.LSQFullEvents      7582991                       # Number of times rename has blocked due to LSQ full
testsys.switch_cpus.rename.FullRegisterEvents        21392                       # Number of times there has been no free registers
testsys.switch_cpus.rename.RenamedOperands    558325536                       # Number of destination operands rename has renamed
testsys.switch_cpus.rename.RenameLookups   1278829030                       # Number of register rename lookups that rename has made
testsys.switch_cpus.rename.int_rename_lookups   1268606949                       # Number of integer rename lookups
testsys.switch_cpus.rename.fp_rename_lookups     10222081                       # Number of floating rename lookups
testsys.switch_cpus.rename.CommittedMaps    423140810                       # Number of HB maps that are committed
testsys.switch_cpus.rename.UndoneMaps       135184732                       # Number of HB maps that are undone due to squashing
testsys.switch_cpus.rename.serializingInsts      2875725                       # count of serializing insts renamed
testsys.switch_cpus.rename.tempSerializingInsts      2892729                       # count of temporary serializing insts renamed
testsys.switch_cpus.rename.skidInsts         37925237                       # count of insts added to the skid buffer
testsys.switch_cpus.memDep0.insertedLoads     76203627                       # Number of loads inserted to the mem dependence unit.
testsys.switch_cpus.memDep0.insertedStores     46520523                       # Number of stores inserted to the mem dependence unit.
testsys.switch_cpus.memDep0.conflictingLoads      6956695                       # Number of conflicting loads.
testsys.switch_cpus.memDep0.conflictingStores      4185873                       # Number of conflicting stores.
testsys.switch_cpus.iq.iqInstsAdded         485457193                       # Number of instructions added to the IQ (excludes non-spec)
testsys.switch_cpus.iq.iqNonSpecInstsAdded      3998637                       # Number of non-speculative instructions added to the IQ
testsys.switch_cpus.iq.iqInstsIssued        457019351                       # Number of instructions issued
testsys.switch_cpus.iq.iqSquashedInstsIssued      1154833                       # Number of squashed instructions issued
testsys.switch_cpus.iq.iqSquashedInstsExamined     98538702                       # Number of squashed instructions iterated over during squash; mainly for profiling
testsys.switch_cpus.iq.iqSquashedOperandsExamined    138380347                       # Number of squashed operands that are examined and possibly removed from graph
testsys.switch_cpus.iq.iqSquashedNonSpecRemoved      1165377                       # Number of squashed non-spec instructions that were removed
testsys.switch_cpus.iq.issued_per_cycle::samples    662203747                       # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::mean     0.690149                       # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::stdev     1.436541                       # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::0    485847048     73.37%     73.37% # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::1     61825184      9.34%     82.70% # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::2     41870798      6.32%     89.03% # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::3     25513714      3.85%     92.88% # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::4     19985294      3.02%     95.90% # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::5     13857838      2.09%     97.99% # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::6      8313516      1.26%     99.25% # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::7      4122873      0.62%     99.87% # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::8       867482      0.13%    100.00% # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::total    662203747                       # Number of insts issued each cycle
testsys.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::IntAlu         740623     29.41%     29.41% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::IntMult             0      0.00%     29.41% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::IntDiv              0      0.00%     29.41% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::FloatAdd        94040      3.73%     33.14% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::FloatCmp            0      0.00%     33.14% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::FloatCvt            0      0.00%     33.14% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::FloatMult            0      0.00%     33.14% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::FloatDiv            0      0.00%     33.14% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     33.14% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdAdd             0      0.00%     33.14% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     33.14% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdAlu             0      0.00%     33.14% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdCmp             0      0.00%     33.14% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdCvt             0      0.00%     33.14% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdMisc            0      0.00%     33.14% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdMult            0      0.00%     33.14% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     33.14% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdShift            0      0.00%     33.14% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     33.14% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdSqrt            0      0.00%     33.14% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     33.14% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     33.14% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     33.14% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     33.14% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     33.14% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     33.14% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     33.14% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     33.14% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     33.14% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::MemRead        989207     39.28%     72.42% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::MemWrite       694433     27.58%    100.00% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
testsys.switch_cpus.iq.FU_type_0::No_OpClass      3114954      0.68%      0.68% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::IntAlu    336204735     73.56%     74.25% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::IntMult            0      0.00%     74.25% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::IntDiv            0      0.00%     74.25% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::FloatAdd      2678404      0.59%     74.83% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     74.83% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     74.83% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     74.83% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     74.83% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     74.83% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     74.83% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     74.83% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     74.83% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     74.83% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     74.83% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     74.83% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     74.83% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     74.83% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     74.83% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     74.83% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     74.83% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     74.83% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     74.83% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     74.83% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     74.83% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     74.83% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.83% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     74.83% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.83% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.83% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::MemRead     71845673     15.72%     90.55% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::MemWrite     43175585      9.45%    100.00% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::total     457019351                       # Type of FU issued
testsys.switch_cpus.iq.rate                  0.581434                       # Inst issue rate
testsys.switch_cpus.iq.fu_busy_cnt            2518303                       # FU busy when requested
testsys.switch_cpus.iq.fu_busy_rate          0.005510                       # FU busy rate (busy events/executed inst)
testsys.switch_cpus.iq.int_inst_queue_reads   1574087752                       # Number of integer instruction queue reads
testsys.switch_cpus.iq.int_inst_queue_writes    582783866                       # Number of integer instruction queue writes
testsys.switch_cpus.iq.int_inst_queue_wakeup_accesses    441039269                       # Number of integer instruction queue wakeup accesses
testsys.switch_cpus.iq.fp_inst_queue_reads      6751553                       # Number of floating instruction queue reads
testsys.switch_cpus.iq.fp_inst_queue_writes      5336783                       # Number of floating instruction queue writes
testsys.switch_cpus.iq.fp_inst_queue_wakeup_accesses      3071473                       # Number of floating instruction queue wakeup accesses
testsys.switch_cpus.iq.int_alu_accesses     453033694                       # Number of integer alu accesses
testsys.switch_cpus.iq.fp_alu_accesses        3389006                       # Number of floating point alu accesses
testsys.switch_cpus.iew.lsq.thread0.forwLoads      6669510                       # Number of loads that had data forwarded from stores
testsys.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
testsys.switch_cpus.iew.lsq.thread0.squashedLoads     16648044                       # Number of loads squashed
testsys.switch_cpus.iew.lsq.thread0.ignoredResponses        82366                       # Number of memory responses ignored because the instruction is squashed
testsys.switch_cpus.iew.lsq.thread0.memOrderViolation       129971                       # Number of memory ordering violations
testsys.switch_cpus.iew.lsq.thread0.squashedStores      9531122                       # Number of stores squashed
testsys.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
testsys.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
testsys.switch_cpus.iew.lsq.thread0.rescheduledLoads        99896                       # Number of loads that were rescheduled
testsys.switch_cpus.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
testsys.switch_cpus.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
testsys.switch_cpus.iew.iewSquashCycles      18637440                       # Number of cycles IEW is squashing
testsys.switch_cpus.iew.iewBlockCycles       39486412                       # Number of cycles IEW is blocking
testsys.switch_cpus.iew.iewUnblockCycles       462684                       # Number of cycles IEW is unblocking
testsys.switch_cpus.iew.iewDispatchedInsts    489455830                       # Number of instructions dispatched to IQ
testsys.switch_cpus.iew.iewDispSquashedInsts      4171103                       # Number of squashed instructions skipped by dispatch
testsys.switch_cpus.iew.iewDispLoadInsts     76203627                       # Number of dispatched load instructions
testsys.switch_cpus.iew.iewDispStoreInsts     46520728                       # Number of dispatched store instructions
testsys.switch_cpus.iew.iewDispNonSpecInsts      3481832                       # Number of dispatched non-speculative instructions
testsys.switch_cpus.iew.iewIQFullEvents        185084                       # Number of times the IQ has become full, causing a stall
testsys.switch_cpus.iew.iewLSQFullEvents        14053                       # Number of times the LSQ has become full, causing a stall
testsys.switch_cpus.iew.memOrderViolationEvents       129971                       # Number of memory order violations
testsys.switch_cpus.iew.predictedTakenIncorrect      3084059                       # Number of branches that were predicted taken incorrectly
testsys.switch_cpus.iew.predictedNotTakenIncorrect      5077884                       # Number of branches that were predicted not taken incorrectly
testsys.switch_cpus.iew.branchMispredicts      8161943                       # Number of branch mispredicts detected at execute
testsys.switch_cpus.iew.iewExecutedInsts    449369462                       # Number of executed instructions
testsys.switch_cpus.iew.iewExecLoadInsts     69850088                       # Number of load instructions executed
testsys.switch_cpus.iew.iewExecSquashedInsts      7649890                       # Number of squashed instructions skipped in execute
testsys.switch_cpus.iew.exec_swp                    0                       # number of swp insts executed
testsys.switch_cpus.iew.exec_nop                    0                       # number of nop insts executed
testsys.switch_cpus.iew.exec_refs           112044464                       # number of memory reference insts executed
testsys.switch_cpus.iew.exec_branches        45080254                       # Number of branches executed
testsys.switch_cpus.iew.exec_stores          42194376                       # Number of stores executed
testsys.switch_cpus.iew.exec_rate            0.571702                       # Inst execution rate
testsys.switch_cpus.iew.wb_sent             444771905                       # cumulative count of insts sent to commit
testsys.switch_cpus.iew.wb_count            444110742                       # cumulative count of insts written-back
testsys.switch_cpus.iew.wb_producers        286412795                       # num instructions producing a value
testsys.switch_cpus.iew.wb_consumers        446179061                       # num instructions consuming a value
testsys.switch_cpus.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
testsys.switch_cpus.iew.wb_rate              0.565012                       # insts written-back per cycle
testsys.switch_cpus.iew.wb_fanout            0.641923                       # average fanout of values written-back
testsys.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
testsys.switch_cpus.commit.commitSquashedInsts    108043453                       # The number of squashed insts skipped by commit
testsys.switch_cpus.commit.commitNonSpecStalls      2833261                       # The number of times commit has been forced to stall to communicate backwards
testsys.switch_cpus.commit.branchMispredicts      7405498                       # The number of times a branch was mispredicted
testsys.switch_cpus.commit.committed_per_cycle::samples    643924153                       # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::mean     0.592013                       # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::stdev     1.565448                       # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::0    516717407     80.25%     80.25% # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::1     46082643      7.16%     87.40% # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::2     21401220      3.32%     90.73% # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::3     22789679      3.54%     94.26% # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::4     11643361      1.81%     96.07% # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::5      4761967      0.74%     96.81% # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::6      3757501      0.58%     97.40% # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::7      3134113      0.49%     97.88% # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::8     13636262      2.12%    100.00% # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::total    643924153                       # Number of insts commited each cycle
testsys.switch_cpus.commit.committedInsts    202317444                       # Number of instructions committed
testsys.switch_cpus.commit.committedOps     381211292                       # Number of ops (including micro ops) committed
testsys.switch_cpus.commit.swp_count                0                       # Number of s/w prefetches committed
testsys.switch_cpus.commit.refs              96545189                       # Number of memory references committed
testsys.switch_cpus.commit.loads             59555583                       # Number of loads committed
testsys.switch_cpus.commit.membars             417433                       # Number of memory barriers committed
testsys.switch_cpus.commit.branches          39896802                       # Number of branches committed
testsys.switch_cpus.commit.fp_insts           2530912                       # Number of committed floating point instructions.
testsys.switch_cpus.commit.int_insts        377505173                       # Number of committed integer instructions.
testsys.switch_cpus.commit.function_calls            0                       # Number of function calls committed.
testsys.switch_cpus.commit.bw_lim_events     13636262                       # number cycles where commit BW limit reached
testsys.switch_cpus.commit.bw_limited               0                       # number of insts not committed due to BW limits
testsys.switch_cpus.rob.rob_reads          1118962728                       # The number of ROB reads
testsys.switch_cpus.rob.rob_writes          997181423                       # The number of ROB writes
testsys.switch_cpus.timesIdled                5978656                       # Number of times that the entire CPU went into an idle state and unscheduled itself
testsys.switch_cpus.idleCycles              123816735                       # Total number of cycles that the CPU has spent unscheduled due to idling
testsys.switch_cpus.quiesceCycles         59285524011                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
testsys.switch_cpus.committedInsts          202317444                       # Number of Instructions Simulated
testsys.switch_cpus.committedOps            381211292                       # Number of Ops (including micro ops) Simulated
testsys.switch_cpus.committedInsts_total    202317444                       # Number of Instructions Simulated
testsys.switch_cpus.cpi                      3.885085                       # CPI: Cycles Per Instruction
testsys.switch_cpus.cpi_total                3.885085                       # CPI: Total CPI of All Threads
testsys.switch_cpus.ipc                      0.257395                       # IPC: Instructions Per Cycle
testsys.switch_cpus.ipc_total                0.257395                       # IPC: Total IPC of All Threads
testsys.switch_cpus.int_regfile_reads       890584060                       # number of integer regfile reads
testsys.switch_cpus.int_regfile_writes      480676165                       # number of integer regfile writes
testsys.switch_cpus.fp_regfile_reads          5468860                       # number of floating regfile reads
testsys.switch_cpus.fp_regfile_writes         2896136                       # number of floating regfile writes
testsys.switch_cpus.misc_regfile_reads      207948725                       # number of misc regfile reads
testsys.switch_cpus.misc_regfile_writes       2605738                       # number of misc regfile writes
drivesys.physmem.bytes_read::pc.south_bridge.ide         5768                       # Number of bytes read from this memory
drivesys.physmem.bytes_read::ethernet         2474249                       # Number of bytes read from this memory
drivesys.physmem.bytes_read::cpu.dtb.walker      1186104                       # Number of bytes read from this memory
drivesys.physmem.bytes_read::cpu.itb.walker        73488                       # Number of bytes read from this memory
drivesys.physmem.bytes_read::cpu.inst      2685141352                       # Number of bytes read from this memory
drivesys.physmem.bytes_read::cpu.data       444848065                       # Number of bytes read from this memory
drivesys.physmem.bytes_read::total         3133729026                       # Number of bytes read from this memory
drivesys.physmem.bytes_inst_read::cpu.inst   2685141352                       # Number of instructions bytes read from this memory
drivesys.physmem.bytes_inst_read::total    2685141352                       # Number of instructions bytes read from this memory
drivesys.physmem.bytes_written::pc.south_bridge.ide      2961408                       # Number of bytes written to this memory
drivesys.physmem.bytes_written::ethernet      2147234                       # Number of bytes written to this memory
drivesys.physmem.bytes_written::cpu.data    299439901                       # Number of bytes written to this memory
drivesys.physmem.bytes_written::total       304548543                       # Number of bytes written to this memory
drivesys.physmem.num_reads::pc.south_bridge.ide          721                       # Number of read requests responded to by this memory
drivesys.physmem.num_reads::ethernet            80400                       # Number of read requests responded to by this memory
drivesys.physmem.num_reads::cpu.dtb.walker       148263                       # Number of read requests responded to by this memory
drivesys.physmem.num_reads::cpu.itb.walker         9186                       # Number of read requests responded to by this memory
drivesys.physmem.num_reads::cpu.inst        335642669                       # Number of read requests responded to by this memory
drivesys.physmem.num_reads::cpu.data         70485704                       # Number of read requests responded to by this memory
drivesys.physmem.num_reads::total           406366943                       # Number of read requests responded to by this memory
drivesys.physmem.num_writes::pc.south_bridge.ide        46272                       # Number of write requests responded to by this memory
drivesys.physmem.num_writes::ethernet           75995                       # Number of write requests responded to by this memory
drivesys.physmem.num_writes::cpu.data        44557395                       # Number of write requests responded to by this memory
drivesys.physmem.num_writes::total           44679662                       # Number of write requests responded to by this memory
drivesys.physmem.bw_read::pc.south_bridge.ide          288                       # Total read bandwidth from this memory (bytes/s)
drivesys.physmem.bw_read::ethernet             123689                       # Total read bandwidth from this memory (bytes/s)
drivesys.physmem.bw_read::cpu.dtb.walker        59294                       # Total read bandwidth from this memory (bytes/s)
drivesys.physmem.bw_read::cpu.itb.walker         3674                       # Total read bandwidth from this memory (bytes/s)
drivesys.physmem.bw_read::cpu.inst          134231677                       # Total read bandwidth from this memory (bytes/s)
drivesys.physmem.bw_read::cpu.data           22238197                       # Total read bandwidth from this memory (bytes/s)
drivesys.physmem.bw_read::total             156656819                       # Total read bandwidth from this memory (bytes/s)
drivesys.physmem.bw_inst_read::cpu.inst     134231677                       # Instruction read bandwidth from this memory (bytes/s)
drivesys.physmem.bw_inst_read::total        134231677                       # Instruction read bandwidth from this memory (bytes/s)
drivesys.physmem.bw_write::pc.south_bridge.ide       148042                       # Write bandwidth from this memory (bytes/s)
drivesys.physmem.bw_write::ethernet            107341                       # Write bandwidth from this memory (bytes/s)
drivesys.physmem.bw_write::cpu.data          14969164                       # Write bandwidth from this memory (bytes/s)
drivesys.physmem.bw_write::total             15224547                       # Write bandwidth from this memory (bytes/s)
drivesys.physmem.bw_total::pc.south_bridge.ide       148331                       # Total bandwidth to/from this memory (bytes/s)
drivesys.physmem.bw_total::ethernet            231030                       # Total bandwidth to/from this memory (bytes/s)
drivesys.physmem.bw_total::cpu.dtb.walker        59294                       # Total bandwidth to/from this memory (bytes/s)
drivesys.physmem.bw_total::cpu.itb.walker         3674                       # Total bandwidth to/from this memory (bytes/s)
drivesys.physmem.bw_total::cpu.inst         134231677                       # Total bandwidth to/from this memory (bytes/s)
drivesys.physmem.bw_total::cpu.data          37207360                       # Total bandwidth to/from this memory (bytes/s)
drivesys.physmem.bw_total::total            171881367                       # Total bandwidth to/from this memory (bytes/s)
drivesys.pc.south_bridge.ide.disks0.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
drivesys.pc.south_bridge.ide.disks0.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
drivesys.pc.south_bridge.ide.disks0.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
drivesys.pc.south_bridge.ide.disks0.dma_write_full_pages          723                       # Number of full page size DMA writes.
drivesys.pc.south_bridge.ide.disks0.dma_write_bytes      2961408                       # Number of bytes transfered via DMA writes.
drivesys.pc.south_bridge.ide.disks0.dma_write_txs          723                       # Number of DMA write transactions.
drivesys.pc.south_bridge.ide.disks1.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
drivesys.pc.south_bridge.ide.disks1.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
drivesys.pc.south_bridge.ide.disks1.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
drivesys.pc.south_bridge.ide.disks1.dma_write_full_pages            0                       # Number of full page size DMA writes.
drivesys.pc.south_bridge.ide.disks1.dma_write_bytes            0                       # Number of bytes transfered via DMA writes.
drivesys.pc.south_bridge.ide.disks1.dma_write_txs            0                       # Number of DMA write transactions.
drivesys.ethernet.txBytes                     1576441                       # Bytes Transmitted
drivesys.ethernet.rxBytes                     1249426                       # Bytes Received
drivesys.ethernet.txPackets                     15220                       # Number of Packets Transmitted
drivesys.ethernet.rxPackets                     18037                       # Number of Packets Received
drivesys.ethernet.txIpChecksums                     0                       # Number of tx IP Checksums done by device
drivesys.ethernet.rxIpChecksums                     0                       # Number of rx IP Checksums done by device
drivesys.ethernet.txTcpChecksums                11428                       # Number of tx TCP Checksums done by device
drivesys.ethernet.rxTcpChecksums                18033                       # Number of rx TCP Checksums done by device
drivesys.ethernet.txUdpChecksums                    0                       # Number of tx UDP Checksums done by device
drivesys.ethernet.rxUdpChecksums                    0                       # Number of rx UDP Checksums done by device
drivesys.ethernet.descDMAReads                      0                       # Number of descriptors the device read w/ DMA
drivesys.ethernet.descDMAWrites                     0                       # Number of descriptors the device wrote w/ DMA
drivesys.ethernet.descDmaReadBytes                  0                       # number of descriptor bytes read w/ DMA
drivesys.ethernet.descDmaWriteBytes                 0                       # number of descriptor bytes write w/ DMA
drivesys.ethernet.totBandwidth                1130133                       # Total Bandwidth (bits/s)
drivesys.ethernet.totPackets                    33257                       # Total Packets
drivesys.ethernet.totBytes                    2825867                       # Total Bytes
drivesys.ethernet.totPPS                         1663                       # Total Tranmission Rate (packets/s)
drivesys.ethernet.txBandwidth                  630457                       # Transmit Bandwidth (bits/s)
drivesys.ethernet.rxBandwidth                  499676                       # Receive Bandwidth (bits/s)
drivesys.ethernet.txPPS                           761                       # Packet Tranmission Rate (packets/s)
drivesys.ethernet.rxPPS                           902                       # Packet Reception Rate (packets/s)
drivesys.ethernet.postedSwi                         0                       # number of software interrupts posted to CPU
drivesys.ethernet.coalescedSwi                      0                       # average number of Swi's coalesced into each post
drivesys.ethernet.totalSwi                          0                       # total number of Swi written to ISR
drivesys.ethernet.postedRxIdle                      0                       # number of rxIdle interrupts posted to CPU
drivesys.ethernet.coalescedRxIdle                   0                       # average number of RxIdle's coalesced into each post
drivesys.ethernet.totalRxIdle                       0                       # total number of RxIdle written to ISR
drivesys.ethernet.postedRxOk                        0                       # number of RxOk interrupts posted to CPU
drivesys.ethernet.coalescedRxOk                     0                       # average number of RxOk's coalesced into each post
drivesys.ethernet.totalRxOk                         0                       # total number of RxOk written to ISR
drivesys.ethernet.postedRxDesc                      0                       # number of RxDesc interrupts posted to CPU
drivesys.ethernet.coalescedRxDesc                   0                       # average number of RxDesc's coalesced into each post
drivesys.ethernet.totalRxDesc                       0                       # total number of RxDesc written to ISR
drivesys.ethernet.postedTxOk                        0                       # number of TxOk interrupts posted to CPU
drivesys.ethernet.coalescedTxOk                     0                       # average number of TxOk's coalesced into each post
drivesys.ethernet.totalTxOk                         0                       # total number of TxOk written to ISR
drivesys.ethernet.postedTxIdle                      0                       # number of TxIdle interrupts posted to CPU
drivesys.ethernet.coalescedTxIdle                   0                       # average number of TxIdle's coalesced into each post
drivesys.ethernet.totalTxIdle                       0                       # total number of TxIdle written to ISR
drivesys.ethernet.postedTxDesc                      0                       # number of TxDesc interrupts posted to CPU
drivesys.ethernet.coalescedTxDesc                   0                       # average number of TxDesc's coalesced into each post
drivesys.ethernet.totalTxDesc                       0                       # total number of TxDesc written to ISR
drivesys.ethernet.postedRxOrn                       0                       # number of RxOrn posted to CPU
drivesys.ethernet.coalescedRxOrn                    0                       # average number of RxOrn's coalesced into each post
drivesys.ethernet.totalRxOrn                        0                       # total number of RxOrn written to ISR
drivesys.ethernet.coalescedTotal                    0                       # average number of interrupts coalesced into each post
drivesys.ethernet.postedInterrupts               9204                       # number of posts to CPU
drivesys.ethernet.droppedPackets                    0                       # number of packets dropped
drivesys.cpu.numCycles                    60073251172                       # number of cpu cycles simulated
drivesys.cpu.numWorkItemsStarted                    0                       # number of work items this cpu started
drivesys.cpu.numWorkItemsCompleted                  0                       # number of work items this cpu completed
drivesys.cpu.committedInsts                 250832241                       # Number of instructions committed
drivesys.cpu.committedOps                   474391439                       # Number of ops (including micro ops) committed
drivesys.cpu.num_int_alu_accesses           470100916                       # Number of integer alu accesses
drivesys.cpu.num_fp_alu_accesses              2014441                       # Number of float alu accesses
drivesys.cpu.num_func_calls                         0                       # number of times a function call or return occured
drivesys.cpu.num_conditional_control_insts     32493398                       # number of instructions that are conditional controls
drivesys.cpu.num_int_insts                  470100916                       # number of integer instructions
drivesys.cpu.num_fp_insts                     2014441                       # number of float instructions
drivesys.cpu.num_int_register_reads        1201132244                       # number of times the integer registers were read
drivesys.cpu.num_int_register_writes        527775573                       # number of times the integer registers were written
drivesys.cpu.num_fp_register_reads            3362817                       # number of times the floating registers were read
drivesys.cpu.num_fp_register_writes           1645374                       # number of times the floating registers were written
drivesys.cpu.num_mem_refs                   115116808                       # number of memory refs
drivesys.cpu.num_load_insts                  70504405                       # Number of load instructions
drivesys.cpu.num_store_insts                 44612403                       # Number of store instructions
drivesys.cpu.num_idle_cycles             59515851487.407677                       # Number of idle cycles
drivesys.cpu.num_busy_cycles             557399684.592323                       # Number of busy cycles
drivesys.cpu.not_idle_fraction               0.009279                       # Percentage of non-idle cycles
drivesys.cpu.idle_fraction                   0.990721                       # Percentage of idle cycles
drivesys.cpu.kern.inst.arm                          0                       # number of arm instructions executed
drivesys.cpu.kern.inst.quiesce                      0                       # number of quiesce instructions executed
testsys.switch_cpus.kern.inst.arm                   0                       # number of arm instructions executed
testsys.switch_cpus.kern.inst.quiesce               0                       # number of quiesce instructions executed

---------- End Simulation Statistics   ----------
