
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//gettext_gcc_-O2:     file format elf64-littleaarch64


Disassembly of section .init:

00000000004012b0 <.init>:
  4012b0:	stp	x29, x30, [sp, #-16]!
  4012b4:	mov	x29, sp
  4012b8:	bl	401cc4 <ferror@plt+0x694>
  4012bc:	ldp	x29, x30, [sp], #16
  4012c0:	ret

Disassembly of section .plt:

00000000004012d0 <mbrtowc@plt-0x20>:
  4012d0:	stp	x16, x30, [sp, #-16]!
  4012d4:	adrp	x16, 416000 <ferror@plt+0x149d0>
  4012d8:	ldr	x17, [x16, #4088]
  4012dc:	add	x16, x16, #0xff8
  4012e0:	br	x17
  4012e4:	nop
  4012e8:	nop
  4012ec:	nop

00000000004012f0 <mbrtowc@plt>:
  4012f0:	adrp	x16, 417000 <ferror@plt+0x159d0>
  4012f4:	ldr	x17, [x16]
  4012f8:	add	x16, x16, #0x0
  4012fc:	br	x17

0000000000401300 <memcpy@plt>:
  401300:	adrp	x16, 417000 <ferror@plt+0x159d0>
  401304:	ldr	x17, [x16, #8]
  401308:	add	x16, x16, #0x8
  40130c:	br	x17

0000000000401310 <memmove@plt>:
  401310:	adrp	x16, 417000 <ferror@plt+0x159d0>
  401314:	ldr	x17, [x16, #16]
  401318:	add	x16, x16, #0x10
  40131c:	br	x17

0000000000401320 <strlen@plt>:
  401320:	adrp	x16, 417000 <ferror@plt+0x159d0>
  401324:	ldr	x17, [x16, #24]
  401328:	add	x16, x16, #0x18
  40132c:	br	x17

0000000000401330 <fputs@plt>:
  401330:	adrp	x16, 417000 <ferror@plt+0x159d0>
  401334:	ldr	x17, [x16, #32]
  401338:	add	x16, x16, #0x20
  40133c:	br	x17

0000000000401340 <exit@plt>:
  401340:	adrp	x16, 417000 <ferror@plt+0x159d0>
  401344:	ldr	x17, [x16, #40]
  401348:	add	x16, x16, #0x28
  40134c:	br	x17

0000000000401350 <error@plt>:
  401350:	adrp	x16, 417000 <ferror@plt+0x159d0>
  401354:	ldr	x17, [x16, #48]
  401358:	add	x16, x16, #0x30
  40135c:	br	x17

0000000000401360 <strnlen@plt>:
  401360:	adrp	x16, 417000 <ferror@plt+0x159d0>
  401364:	ldr	x17, [x16, #56]
  401368:	add	x16, x16, #0x38
  40136c:	br	x17

0000000000401370 <iconv_close@plt>:
  401370:	adrp	x16, 417000 <ferror@plt+0x159d0>
  401374:	ldr	x17, [x16, #64]
  401378:	add	x16, x16, #0x40
  40137c:	br	x17

0000000000401380 <sprintf@plt>:
  401380:	adrp	x16, 417000 <ferror@plt+0x159d0>
  401384:	ldr	x17, [x16, #72]
  401388:	add	x16, x16, #0x48
  40138c:	br	x17

0000000000401390 <__cxa_atexit@plt>:
  401390:	adrp	x16, 417000 <ferror@plt+0x159d0>
  401394:	ldr	x17, [x16, #80]
  401398:	add	x16, x16, #0x50
  40139c:	br	x17

00000000004013a0 <fputc@plt>:
  4013a0:	adrp	x16, 417000 <ferror@plt+0x159d0>
  4013a4:	ldr	x17, [x16, #88]
  4013a8:	add	x16, x16, #0x58
  4013ac:	br	x17

00000000004013b0 <iswcntrl@plt>:
  4013b0:	adrp	x16, 417000 <ferror@plt+0x159d0>
  4013b4:	ldr	x17, [x16, #96]
  4013b8:	add	x16, x16, #0x60
  4013bc:	br	x17

00000000004013c0 <fclose@plt>:
  4013c0:	adrp	x16, 417000 <ferror@plt+0x159d0>
  4013c4:	ldr	x17, [x16, #104]
  4013c8:	add	x16, x16, #0x68
  4013cc:	br	x17

00000000004013d0 <iswspace@plt>:
  4013d0:	adrp	x16, 417000 <ferror@plt+0x159d0>
  4013d4:	ldr	x17, [x16, #112]
  4013d8:	add	x16, x16, #0x70
  4013dc:	br	x17

00000000004013e0 <nl_langinfo@plt>:
  4013e0:	adrp	x16, 417000 <ferror@plt+0x159d0>
  4013e4:	ldr	x17, [x16, #120]
  4013e8:	add	x16, x16, #0x78
  4013ec:	br	x17

00000000004013f0 <malloc@plt>:
  4013f0:	adrp	x16, 417000 <ferror@plt+0x159d0>
  4013f4:	ldr	x17, [x16, #128]
  4013f8:	add	x16, x16, #0x80
  4013fc:	br	x17

0000000000401400 <wcwidth@plt>:
  401400:	adrp	x16, 417000 <ferror@plt+0x159d0>
  401404:	ldr	x17, [x16, #136]
  401408:	add	x16, x16, #0x88
  40140c:	br	x17

0000000000401410 <strncmp@plt>:
  401410:	adrp	x16, 417000 <ferror@plt+0x159d0>
  401414:	ldr	x17, [x16, #144]
  401418:	add	x16, x16, #0x90
  40141c:	br	x17

0000000000401420 <bindtextdomain@plt>:
  401420:	adrp	x16, 417000 <ferror@plt+0x159d0>
  401424:	ldr	x17, [x16, #152]
  401428:	add	x16, x16, #0x98
  40142c:	br	x17

0000000000401430 <__libc_start_main@plt>:
  401430:	adrp	x16, 417000 <ferror@plt+0x159d0>
  401434:	ldr	x17, [x16, #160]
  401438:	add	x16, x16, #0xa0
  40143c:	br	x17

0000000000401440 <memset@plt>:
  401440:	adrp	x16, 417000 <ferror@plt+0x159d0>
  401444:	ldr	x17, [x16, #168]
  401448:	add	x16, x16, #0xa8
  40144c:	br	x17

0000000000401450 <calloc@plt>:
  401450:	adrp	x16, 417000 <ferror@plt+0x159d0>
  401454:	ldr	x17, [x16, #176]
  401458:	add	x16, x16, #0xb0
  40145c:	br	x17

0000000000401460 <realloc@plt>:
  401460:	adrp	x16, 417000 <ferror@plt+0x159d0>
  401464:	ldr	x17, [x16, #184]
  401468:	add	x16, x16, #0xb8
  40146c:	br	x17

0000000000401470 <strdup@plt>:
  401470:	adrp	x16, 417000 <ferror@plt+0x159d0>
  401474:	ldr	x17, [x16, #192]
  401478:	add	x16, x16, #0xc0
  40147c:	br	x17

0000000000401480 <strrchr@plt>:
  401480:	adrp	x16, 417000 <ferror@plt+0x159d0>
  401484:	ldr	x17, [x16, #200]
  401488:	add	x16, x16, #0xc8
  40148c:	br	x17

0000000000401490 <__gmon_start__@plt>:
  401490:	adrp	x16, 417000 <ferror@plt+0x159d0>
  401494:	ldr	x17, [x16, #208]
  401498:	add	x16, x16, #0xd0
  40149c:	br	x17

00000000004014a0 <abort@plt>:
  4014a0:	adrp	x16, 417000 <ferror@plt+0x159d0>
  4014a4:	ldr	x17, [x16, #216]
  4014a8:	add	x16, x16, #0xd8
  4014ac:	br	x17

00000000004014b0 <mbsinit@plt>:
  4014b0:	adrp	x16, 417000 <ferror@plt+0x159d0>
  4014b4:	ldr	x17, [x16, #224]
  4014b8:	add	x16, x16, #0xe0
  4014bc:	br	x17

00000000004014c0 <memcmp@plt>:
  4014c0:	adrp	x16, 417000 <ferror@plt+0x159d0>
  4014c4:	ldr	x17, [x16, #232]
  4014c8:	add	x16, x16, #0xe8
  4014cc:	br	x17

00000000004014d0 <textdomain@plt>:
  4014d0:	adrp	x16, 417000 <ferror@plt+0x159d0>
  4014d4:	ldr	x17, [x16, #240]
  4014d8:	add	x16, x16, #0xf0
  4014dc:	br	x17

00000000004014e0 <getopt_long@plt>:
  4014e0:	adrp	x16, 417000 <ferror@plt+0x159d0>
  4014e4:	ldr	x17, [x16, #248]
  4014e8:	add	x16, x16, #0xf8
  4014ec:	br	x17

00000000004014f0 <strcmp@plt>:
  4014f0:	adrp	x16, 417000 <ferror@plt+0x159d0>
  4014f4:	ldr	x17, [x16, #256]
  4014f8:	add	x16, x16, #0x100
  4014fc:	br	x17

0000000000401500 <basename@plt>:
  401500:	adrp	x16, 417000 <ferror@plt+0x159d0>
  401504:	ldr	x17, [x16, #264]
  401508:	add	x16, x16, #0x108
  40150c:	br	x17

0000000000401510 <iconv@plt>:
  401510:	adrp	x16, 417000 <ferror@plt+0x159d0>
  401514:	ldr	x17, [x16, #272]
  401518:	add	x16, x16, #0x110
  40151c:	br	x17

0000000000401520 <__ctype_b_loc@plt>:
  401520:	adrp	x16, 417000 <ferror@plt+0x159d0>
  401524:	ldr	x17, [x16, #280]
  401528:	add	x16, x16, #0x118
  40152c:	br	x17

0000000000401530 <free@plt>:
  401530:	adrp	x16, 417000 <ferror@plt+0x159d0>
  401534:	ldr	x17, [x16, #288]
  401538:	add	x16, x16, #0x120
  40153c:	br	x17

0000000000401540 <__ctype_get_mb_cur_max@plt>:
  401540:	adrp	x16, 417000 <ferror@plt+0x159d0>
  401544:	ldr	x17, [x16, #296]
  401548:	add	x16, x16, #0x128
  40154c:	br	x17

0000000000401550 <strchr@plt>:
  401550:	adrp	x16, 417000 <ferror@plt+0x159d0>
  401554:	ldr	x17, [x16, #304]
  401558:	add	x16, x16, #0x130
  40155c:	br	x17

0000000000401560 <fwrite@plt>:
  401560:	adrp	x16, 417000 <ferror@plt+0x159d0>
  401564:	ldr	x17, [x16, #312]
  401568:	add	x16, x16, #0x138
  40156c:	br	x17

0000000000401570 <fflush@plt>:
  401570:	adrp	x16, 417000 <ferror@plt+0x159d0>
  401574:	ldr	x17, [x16, #320]
  401578:	add	x16, x16, #0x140
  40157c:	br	x17

0000000000401580 <iconv_open@plt>:
  401580:	adrp	x16, 417000 <ferror@plt+0x159d0>
  401584:	ldr	x17, [x16, #328]
  401588:	add	x16, x16, #0x148
  40158c:	br	x17

0000000000401590 <memchr@plt>:
  401590:	adrp	x16, 417000 <ferror@plt+0x159d0>
  401594:	ldr	x17, [x16, #336]
  401598:	add	x16, x16, #0x150
  40159c:	br	x17

00000000004015a0 <iswalnum@plt>:
  4015a0:	adrp	x16, 417000 <ferror@plt+0x159d0>
  4015a4:	ldr	x17, [x16, #344]
  4015a8:	add	x16, x16, #0x158
  4015ac:	br	x17

00000000004015b0 <dcgettext@plt>:
  4015b0:	adrp	x16, 417000 <ferror@plt+0x159d0>
  4015b4:	ldr	x17, [x16, #352]
  4015b8:	add	x16, x16, #0x160
  4015bc:	br	x17

00000000004015c0 <printf@plt>:
  4015c0:	adrp	x16, 417000 <ferror@plt+0x159d0>
  4015c4:	ldr	x17, [x16, #360]
  4015c8:	add	x16, x16, #0x168
  4015cc:	br	x17

00000000004015d0 <__assert_fail@plt>:
  4015d0:	adrp	x16, 417000 <ferror@plt+0x159d0>
  4015d4:	ldr	x17, [x16, #368]
  4015d8:	add	x16, x16, #0x170
  4015dc:	br	x17

00000000004015e0 <__errno_location@plt>:
  4015e0:	adrp	x16, 417000 <ferror@plt+0x159d0>
  4015e4:	ldr	x17, [x16, #376]
  4015e8:	add	x16, x16, #0x178
  4015ec:	br	x17

00000000004015f0 <getenv@plt>:
  4015f0:	adrp	x16, 417000 <ferror@plt+0x159d0>
  4015f4:	ldr	x17, [x16, #384]
  4015f8:	add	x16, x16, #0x180
  4015fc:	br	x17

0000000000401600 <putchar@plt>:
  401600:	adrp	x16, 417000 <ferror@plt+0x159d0>
  401604:	ldr	x17, [x16, #392]
  401608:	add	x16, x16, #0x188
  40160c:	br	x17

0000000000401610 <fprintf@plt>:
  401610:	adrp	x16, 417000 <ferror@plt+0x159d0>
  401614:	ldr	x17, [x16, #400]
  401618:	add	x16, x16, #0x190
  40161c:	br	x17

0000000000401620 <setlocale@plt>:
  401620:	adrp	x16, 417000 <ferror@plt+0x159d0>
  401624:	ldr	x17, [x16, #408]
  401628:	add	x16, x16, #0x198
  40162c:	br	x17

0000000000401630 <ferror@plt>:
  401630:	adrp	x16, 417000 <ferror@plt+0x159d0>
  401634:	ldr	x17, [x16, #416]
  401638:	add	x16, x16, #0x1a0
  40163c:	br	x17

Disassembly of section .text:

0000000000401640 <.text>:
  401640:	stp	x29, x30, [sp, #-144]!
  401644:	mov	x29, sp
  401648:	stp	x19, x20, [sp, #16]
  40164c:	mov	x19, x1
  401650:	mov	w20, w0
  401654:	adrp	x0, 405000 <ferror@plt+0x39d0>
  401658:	add	x0, x0, #0x768
  40165c:	stp	x21, x22, [sp, #32]
  401660:	mov	w22, #0x0                   	// #0
  401664:	mov	w21, #0x0                   	// #0
  401668:	stp	x23, x24, [sp, #48]
  40166c:	adrp	x23, 405000 <ferror@plt+0x39d0>
  401670:	add	x23, x23, #0x788
  401674:	stp	x25, x26, [sp, #64]
  401678:	adrp	x25, 405000 <ferror@plt+0x39d0>
  40167c:	stp	x27, x28, [sp, #80]
  401680:	bl	4015f0 <getenv@plt>
  401684:	adrp	x27, 417000 <ferror@plt+0x159d0>
  401688:	str	x0, [sp, #104]
  40168c:	adrp	x0, 405000 <ferror@plt+0x39d0>
  401690:	add	x0, x0, #0x778
  401694:	bl	4015f0 <getenv@plt>
  401698:	mov	x1, x0
  40169c:	add	x26, x27, #0x1f1
  4016a0:	ldr	x0, [x19]
  4016a4:	str	x1, [sp, #136]
  4016a8:	mov	w1, #0x1                   	// #1
  4016ac:	strb	w1, [x27, #497]
  4016b0:	strb	wzr, [x26, #1]
  4016b4:	mov	w28, #0x0                   	// #0
  4016b8:	strb	w1, [sp, #127]
  4016bc:	bl	402260 <ferror@plt+0xc30>
  4016c0:	mov	w0, #0x6                   	// #6
  4016c4:	adrp	x1, 405000 <ferror@plt+0x39d0>
  4016c8:	add	x1, x1, #0xaf0
  4016cc:	bl	401620 <setlocale@plt>
  4016d0:	add	x0, x25, #0x740
  4016d4:	str	xzr, [sp, #112]
  4016d8:	mov	x1, x0
  4016dc:	str	x0, [sp, #128]
  4016e0:	mov	x0, x23
  4016e4:	bl	401420 <bindtextdomain@plt>
  4016e8:	mov	x0, x23
  4016ec:	bl	4014d0 <textdomain@plt>
  4016f0:	adrp	x0, 402000 <ferror@plt+0x9d0>
  4016f4:	add	x0, x0, #0x58
  4016f8:	bl	4056f0 <ferror@plt+0x40c0>
  4016fc:	adrp	x3, 405000 <ferror@plt+0x39d0>
  401700:	adrp	x2, 405000 <ferror@plt+0x39d0>
  401704:	add	x25, x3, #0xee8
  401708:	add	x24, x2, #0x7c0
  40170c:	b	401724 <ferror@plt+0xf4>
  401710:	cmp	w0, #0x65
  401714:	b.eq	4018d0 <ferror@plt+0x2a0>  // b.none
  401718:	cmp	w0, #0x68
  40171c:	b.ne	401878 <ferror@plt+0x248>  // b.any
  401720:	mov	w21, #0x1                   	// #1
  401724:	mov	x3, x25
  401728:	mov	x2, x24
  40172c:	mov	x1, x19
  401730:	mov	w0, w20
  401734:	mov	x4, #0x0                   	// #0
  401738:	bl	4014e0 <getopt_long@plt>
  40173c:	cmn	w0, #0x1
  401740:	b.eq	401788 <ferror@plt+0x158>  // b.none
  401744:	cmp	w0, #0x64
  401748:	b.eq	4018c0 <ferror@plt+0x290>  // b.none
  40174c:	b.le	401848 <ferror@plt+0x218>
  401750:	cmp	w0, #0x6e
  401754:	b.eq	4018b8 <ferror@plt+0x288>  // b.none
  401758:	b.le	401710 <ferror@plt+0xe0>
  40175c:	cmp	w0, #0x73
  401760:	b.ne	401878 <ferror@plt+0x248>  // b.any
  401764:	mov	x3, x25
  401768:	mov	x2, x24
  40176c:	mov	x1, x19
  401770:	mov	w0, w20
  401774:	mov	x4, #0x0                   	// #0
  401778:	mov	w22, #0x1                   	// #1
  40177c:	bl	4014e0 <getopt_long@plt>
  401780:	cmn	w0, #0x1
  401784:	b.ne	401744 <ferror@plt+0x114>  // b.any
  401788:	cbnz	w28, 401a88 <ferror@plt+0x458>
  40178c:	cbnz	w21, 4018dc <ferror@plt+0x2ac>
  401790:	adrp	x21, 417000 <ferror@plt+0x159d0>
  401794:	ldr	w0, [x21, #472]
  401798:	cbnz	w22, 401b10 <ferror@plt+0x4e0>
  40179c:	sub	w0, w20, w0
  4017a0:	cmp	w0, #0x1
  4017a4:	b.eq	4017ec <ferror@plt+0x1bc>  // b.none
  4017a8:	cmp	w0, #0x2
  4017ac:	b.eq	4017d8 <ferror@plt+0x1a8>  // b.none
  4017b0:	cbz	w0, 401c10 <ferror@plt+0x5e0>
  4017b4:	mov	w2, #0x5                   	// #5
  4017b8:	adrp	x1, 405000 <ferror@plt+0x39d0>
  4017bc:	mov	x0, #0x0                   	// #0
  4017c0:	add	x1, x1, #0xe88
  4017c4:	bl	4015b0 <dcgettext@plt>
  4017c8:	mov	x2, x0
  4017cc:	mov	w1, #0x0                   	// #0
  4017d0:	mov	w0, #0x1                   	// #1
  4017d4:	bl	401350 <error@plt>
  4017d8:	ldr	w0, [x21, #472]
  4017dc:	add	w1, w0, #0x1
  4017e0:	str	w1, [x21, #472]
  4017e4:	ldr	x0, [x19, w0, sxtw #3]
  4017e8:	str	x0, [sp, #104]
  4017ec:	ldr	w0, [x21, #472]
  4017f0:	ldrb	w1, [x26, #1]
  4017f4:	add	w2, w0, #0x1
  4017f8:	str	w2, [x21, #472]
  4017fc:	ldr	x19, [x19, w0, sxtw #3]
  401800:	cbnz	w1, 401c00 <ferror@plt+0x5d0>
  401804:	ldr	x0, [sp, #104]
  401808:	cbz	x0, 401bbc <ferror@plt+0x58c>
  40180c:	ldrb	w0, [x0]
  401810:	cbz	w0, 401bbc <ferror@plt+0x58c>
  401814:	ldr	x0, [sp, #136]
  401818:	cbz	x0, 401824 <ferror@plt+0x1f4>
  40181c:	ldrb	w0, [x0]
  401820:	cbnz	w0, 401c54 <ferror@plt+0x624>
  401824:	ldr	x1, [sp, #112]
  401828:	cbz	x1, 401c40 <ferror@plt+0x610>
  40182c:	ldr	x0, [sp, #104]
  401830:	mov	x2, x19
  401834:	bl	401fb0 <ferror@plt+0x980>
  401838:	adrp	x1, 417000 <ferror@plt+0x159d0>
  40183c:	ldr	x1, [x1, #480]
  401840:	bl	401330 <fputs@plt>
  401844:	b	401bb4 <ferror@plt+0x584>
  401848:	cmp	w0, #0x56
  40184c:	b.eq	4018b0 <ferror@plt+0x280>  // b.none
  401850:	b.le	40186c <ferror@plt+0x23c>
  401854:	cmp	w0, #0x63
  401858:	b.ne	401878 <ferror@plt+0x248>  // b.any
  40185c:	adrp	x0, 417000 <ferror@plt+0x159d0>
  401860:	ldr	x0, [x0, #464]
  401864:	str	x0, [sp, #112]
  401868:	b	401724 <ferror@plt+0xf4>
  40186c:	cbz	w0, 401724 <ferror@plt+0xf4>
  401870:	cmp	w0, #0x45
  401874:	b.eq	401724 <ferror@plt+0xf4>  // b.none
  401878:	adrp	x0, 417000 <ferror@plt+0x159d0>
  40187c:	mov	w2, #0x5                   	// #5
  401880:	adrp	x1, 405000 <ferror@plt+0x39d0>
  401884:	add	x1, x1, #0x798
  401888:	ldr	x19, [x0, #456]
  40188c:	mov	x0, #0x0                   	// #0
  401890:	bl	4015b0 <dcgettext@plt>
  401894:	mov	x1, x0
  401898:	adrp	x2, 417000 <ferror@plt+0x159d0>
  40189c:	mov	x0, x19
  4018a0:	ldr	x2, [x2, #504]
  4018a4:	bl	401610 <fprintf@plt>
  4018a8:	mov	w0, #0x1                   	// #1
  4018ac:	bl	401340 <exit@plt>
  4018b0:	mov	w28, #0x1                   	// #1
  4018b4:	b	401724 <ferror@plt+0xf4>
  4018b8:	strb	wzr, [x26]
  4018bc:	b	401724 <ferror@plt+0xf4>
  4018c0:	adrp	x0, 417000 <ferror@plt+0x159d0>
  4018c4:	ldr	x0, [x0, #464]
  4018c8:	str	x0, [sp, #104]
  4018cc:	b	401724 <ferror@plt+0xf4>
  4018d0:	ldrb	w0, [sp, #127]
  4018d4:	strb	w0, [x26, #1]
  4018d8:	b	401724 <ferror@plt+0xf4>
  4018dc:	mov	w2, #0x5                   	// #5
  4018e0:	adrp	x1, 405000 <ferror@plt+0x39d0>
  4018e4:	mov	x0, #0x0                   	// #0
  4018e8:	add	x1, x1, #0x920
  4018ec:	bl	4015b0 <dcgettext@plt>
  4018f0:	adrp	x1, 417000 <ferror@plt+0x159d0>
  4018f4:	ldr	x2, [x1, #504]
  4018f8:	mov	x1, x2
  4018fc:	bl	4015c0 <printf@plt>
  401900:	mov	w0, #0xa                   	// #10
  401904:	bl	401600 <putchar@plt>
  401908:	adrp	x1, 405000 <ferror@plt+0x39d0>
  40190c:	add	x1, x1, #0x970
  401910:	mov	w2, #0x5                   	// #5
  401914:	mov	x0, #0x0                   	// #0
  401918:	bl	4015b0 <dcgettext@plt>
  40191c:	bl	4015c0 <printf@plt>
  401920:	mov	w0, #0xa                   	// #10
  401924:	bl	401600 <putchar@plt>
  401928:	adrp	x1, 405000 <ferror@plt+0x39d0>
  40192c:	add	x1, x1, #0x9b0
  401930:	mov	w2, #0x5                   	// #5
  401934:	mov	x0, #0x0                   	// #0
  401938:	bl	4015b0 <dcgettext@plt>
  40193c:	bl	4015c0 <printf@plt>
  401940:	adrp	x1, 405000 <ferror@plt+0x39d0>
  401944:	add	x1, x1, #0xa00
  401948:	mov	w2, #0x5                   	// #5
  40194c:	mov	x0, #0x0                   	// #0
  401950:	bl	4015b0 <dcgettext@plt>
  401954:	bl	4015c0 <printf@plt>
  401958:	adrp	x1, 405000 <ferror@plt+0x39d0>
  40195c:	add	x1, x1, #0xa38
  401960:	mov	w2, #0x5                   	// #5
  401964:	mov	x0, #0x0                   	// #0
  401968:	bl	4015b0 <dcgettext@plt>
  40196c:	bl	4015c0 <printf@plt>
  401970:	adrp	x1, 405000 <ferror@plt+0x39d0>
  401974:	add	x1, x1, #0xa80
  401978:	mov	w2, #0x5                   	// #5
  40197c:	mov	x0, #0x0                   	// #0
  401980:	bl	4015b0 <dcgettext@plt>
  401984:	bl	4015c0 <printf@plt>
  401988:	adrp	x1, 405000 <ferror@plt+0x39d0>
  40198c:	add	x1, x1, #0xab8
  401990:	mov	w2, #0x5                   	// #5
  401994:	mov	x0, #0x0                   	// #0
  401998:	bl	4015b0 <dcgettext@plt>
  40199c:	bl	4015c0 <printf@plt>
  4019a0:	adrp	x1, 405000 <ferror@plt+0x39d0>
  4019a4:	add	x1, x1, #0xaf8
  4019a8:	mov	w2, #0x5                   	// #5
  4019ac:	mov	x0, #0x0                   	// #0
  4019b0:	bl	4015b0 <dcgettext@plt>
  4019b4:	bl	4015c0 <printf@plt>
  4019b8:	mov	w0, #0xa                   	// #10
  4019bc:	bl	401600 <putchar@plt>
  4019c0:	adrp	x1, 405000 <ferror@plt+0x39d0>
  4019c4:	add	x1, x1, #0xb78
  4019c8:	mov	w2, #0x5                   	// #5
  4019cc:	mov	x0, #0x0                   	// #0
  4019d0:	bl	4015b0 <dcgettext@plt>
  4019d4:	bl	4015c0 <printf@plt>
  4019d8:	adrp	x1, 405000 <ferror@plt+0x39d0>
  4019dc:	add	x1, x1, #0xb90
  4019e0:	mov	w2, #0x5                   	// #5
  4019e4:	mov	x0, #0x0                   	// #0
  4019e8:	bl	4015b0 <dcgettext@plt>
  4019ec:	bl	4015c0 <printf@plt>
  4019f0:	adrp	x1, 405000 <ferror@plt+0x39d0>
  4019f4:	add	x1, x1, #0xbc8
  4019f8:	mov	w2, #0x5                   	// #5
  4019fc:	mov	x0, #0x0                   	// #0
  401a00:	bl	4015b0 <dcgettext@plt>
  401a04:	bl	4015c0 <printf@plt>
  401a08:	mov	w0, #0xa                   	// #10
  401a0c:	bl	401600 <putchar@plt>
  401a10:	adrp	x1, 405000 <ferror@plt+0x39d0>
  401a14:	add	x1, x1, #0xc10
  401a18:	mov	w2, #0x5                   	// #5
  401a1c:	mov	x0, #0x0                   	// #0
  401a20:	bl	4015b0 <dcgettext@plt>
  401a24:	mov	x19, x0
  401a28:	adrp	x0, 405000 <ferror@plt+0x39d0>
  401a2c:	add	x0, x0, #0xdf0
  401a30:	bl	4015f0 <getenv@plt>
  401a34:	cmp	x0, #0x0
  401a38:	ldr	x0, [sp, #128]
  401a3c:	adrp	x1, 405000 <ferror@plt+0x39d0>
  401a40:	add	x1, x1, #0x758
  401a44:	csel	x1, x1, x0, ne  // ne = any
  401a48:	mov	x0, x19
  401a4c:	bl	4015c0 <printf@plt>
  401a50:	mov	w0, #0xa                   	// #10
  401a54:	bl	401600 <putchar@plt>
  401a58:	mov	w2, #0x5                   	// #5
  401a5c:	adrp	x1, 405000 <ferror@plt+0x39d0>
  401a60:	mov	x0, #0x0                   	// #0
  401a64:	add	x1, x1, #0xe00
  401a68:	bl	4015b0 <dcgettext@plt>
  401a6c:	adrp	x2, 405000 <ferror@plt+0x39d0>
  401a70:	adrp	x1, 405000 <ferror@plt+0x39d0>
  401a74:	add	x2, x2, #0xe40
  401a78:	add	x1, x1, #0xe58
  401a7c:	bl	4015c0 <printf@plt>
  401a80:	mov	w0, #0x0                   	// #0
  401a84:	bl	401340 <exit@plt>
  401a88:	adrp	x0, 417000 <ferror@plt+0x159d0>
  401a8c:	ldr	x0, [x0, #504]
  401a90:	bl	401500 <basename@plt>
  401a94:	mov	x1, x0
  401a98:	adrp	x3, 405000 <ferror@plt+0x39d0>
  401a9c:	add	x3, x3, #0x7d0
  401aa0:	mov	x2, x23
  401aa4:	adrp	x0, 405000 <ferror@plt+0x39d0>
  401aa8:	add	x0, x0, #0x7d8
  401aac:	bl	4015c0 <printf@plt>
  401ab0:	mov	w2, #0x5                   	// #5
  401ab4:	adrp	x1, 405000 <ferror@plt+0x39d0>
  401ab8:	mov	x0, #0x0                   	// #0
  401abc:	add	x1, x1, #0x7e8
  401ac0:	bl	4015b0 <dcgettext@plt>
  401ac4:	adrp	x2, 405000 <ferror@plt+0x39d0>
  401ac8:	adrp	x1, 405000 <ferror@plt+0x39d0>
  401acc:	add	x2, x2, #0x8c8
  401ad0:	add	x1, x1, #0x8f0
  401ad4:	bl	4015c0 <printf@plt>
  401ad8:	mov	w2, #0x5                   	// #5
  401adc:	adrp	x1, 405000 <ferror@plt+0x39d0>
  401ae0:	mov	x0, #0x0                   	// #0
  401ae4:	add	x1, x1, #0x900
  401ae8:	bl	4015b0 <dcgettext@plt>
  401aec:	mov	x19, x0
  401af0:	adrp	x1, 405000 <ferror@plt+0x39d0>
  401af4:	add	x0, x1, #0x910
  401af8:	bl	402b48 <ferror@plt+0x1518>
  401afc:	mov	x1, x0
  401b00:	mov	x0, x19
  401b04:	bl	4015c0 <printf@plt>
  401b08:	mov	w0, #0x0                   	// #0
  401b0c:	bl	401340 <exit@plt>
  401b10:	cmp	w20, w0
  401b14:	b.le	401bac <ferror@plt+0x57c>
  401b18:	ldr	x0, [sp, #104]
  401b1c:	cbz	x0, 401b38 <ferror@plt+0x508>
  401b20:	ldrb	w0, [x0]
  401b24:	cbz	w0, 401c38 <ferror@plt+0x608>
  401b28:	ldr	x0, [sp, #136]
  401b2c:	cbz	x0, 401b38 <ferror@plt+0x508>
  401b30:	ldrb	w0, [x0]
  401b34:	cbnz	w0, 401c64 <ferror@plt+0x634>
  401b38:	adrp	x21, 417000 <ferror@plt+0x159d0>
  401b3c:	adrp	x22, 417000 <ferror@plt+0x159d0>
  401b40:	add	x21, x21, #0x1e0
  401b44:	add	x22, x22, #0x1d8
  401b48:	b	401b64 <ferror@plt+0x534>
  401b4c:	ldr	x1, [x21]
  401b50:	mov	w0, #0x20                  	// #32
  401b54:	bl	4013a0 <fputc@plt>
  401b58:	ldr	w0, [x22]
  401b5c:	cmp	w0, w20
  401b60:	b.ge	401bac <ferror@plt+0x57c>  // b.tcont
  401b64:	ldr	w0, [x22]
  401b68:	ldrb	w1, [x26, #1]
  401b6c:	add	w2, w0, #0x1
  401b70:	ldr	x0, [x19, w0, sxtw #3]
  401b74:	str	w2, [x22]
  401b78:	cbnz	w1, 401bd0 <ferror@plt+0x5a0>
  401b7c:	ldr	x3, [sp, #104]
  401b80:	cbz	x3, 401b98 <ferror@plt+0x568>
  401b84:	ldr	x1, [sp, #112]
  401b88:	cbz	x1, 401bd8 <ferror@plt+0x5a8>
  401b8c:	mov	x2, x0
  401b90:	mov	x0, x3
  401b94:	bl	401fb0 <ferror@plt+0x980>
  401b98:	ldr	x1, [x21]
  401b9c:	bl	401330 <fputs@plt>
  401ba0:	ldr	w0, [x22]
  401ba4:	cmp	w0, w20
  401ba8:	b.lt	401b4c <ferror@plt+0x51c>  // b.tstop
  401bac:	ldrb	w0, [x27, #497]
  401bb0:	cbnz	w0, 401bec <ferror@plt+0x5bc>
  401bb4:	mov	w0, #0x0                   	// #0
  401bb8:	bl	401340 <exit@plt>
  401bbc:	adrp	x1, 417000 <ferror@plt+0x159d0>
  401bc0:	mov	x0, x19
  401bc4:	ldr	x1, [x1, #480]
  401bc8:	bl	401330 <fputs@plt>
  401bcc:	b	401bb4 <ferror@plt+0x584>
  401bd0:	bl	401d80 <ferror@plt+0x750>
  401bd4:	b	401b7c <ferror@plt+0x54c>
  401bd8:	mov	x1, x0
  401bdc:	mov	w2, #0x5                   	// #5
  401be0:	ldr	x0, [sp, #104]
  401be4:	bl	4015b0 <dcgettext@plt>
  401be8:	b	401b98 <ferror@plt+0x568>
  401bec:	adrp	x1, 417000 <ferror@plt+0x159d0>
  401bf0:	mov	w0, #0xa                   	// #10
  401bf4:	ldr	x1, [x1, #480]
  401bf8:	bl	4013a0 <fputc@plt>
  401bfc:	b	401bb4 <ferror@plt+0x584>
  401c00:	mov	x0, x19
  401c04:	bl	401d80 <ferror@plt+0x750>
  401c08:	mov	x19, x0
  401c0c:	b	401804 <ferror@plt+0x1d4>
  401c10:	mov	w2, #0x5                   	// #5
  401c14:	adrp	x1, 405000 <ferror@plt+0x39d0>
  401c18:	mov	x0, #0x0                   	// #0
  401c1c:	add	x1, x1, #0xea0
  401c20:	bl	4015b0 <dcgettext@plt>
  401c24:	mov	x2, x0
  401c28:	mov	w1, #0x0                   	// #0
  401c2c:	mov	w0, #0x1                   	// #1
  401c30:	bl	401350 <error@plt>
  401c34:	b	4017ec <ferror@plt+0x1bc>
  401c38:	str	xzr, [sp, #104]
  401c3c:	b	401b38 <ferror@plt+0x508>
  401c40:	ldr	x0, [sp, #104]
  401c44:	mov	x1, x19
  401c48:	mov	w2, #0x5                   	// #5
  401c4c:	bl	4015b0 <dcgettext@plt>
  401c50:	b	401838 <ferror@plt+0x208>
  401c54:	ldr	x0, [sp, #104]
  401c58:	ldr	x1, [sp, #136]
  401c5c:	bl	401420 <bindtextdomain@plt>
  401c60:	b	401824 <ferror@plt+0x1f4>
  401c64:	ldr	x0, [sp, #104]
  401c68:	ldr	x1, [sp, #136]
  401c6c:	bl	401420 <bindtextdomain@plt>
  401c70:	b	401b38 <ferror@plt+0x508>
  401c74:	mov	x29, #0x0                   	// #0
  401c78:	mov	x30, #0x0                   	// #0
  401c7c:	mov	x5, x0
  401c80:	ldr	x1, [sp]
  401c84:	add	x2, sp, #0x8
  401c88:	mov	x6, sp
  401c8c:	movz	x0, #0x0, lsl #48
  401c90:	movk	x0, #0x0, lsl #32
  401c94:	movk	x0, #0x40, lsl #16
  401c98:	movk	x0, #0x1640
  401c9c:	movz	x3, #0x0, lsl #48
  401ca0:	movk	x3, #0x0, lsl #32
  401ca4:	movk	x3, #0x40, lsl #16
  401ca8:	movk	x3, #0x5668
  401cac:	movz	x4, #0x0, lsl #48
  401cb0:	movk	x4, #0x0, lsl #32
  401cb4:	movk	x4, #0x40, lsl #16
  401cb8:	movk	x4, #0x56e8
  401cbc:	bl	401430 <__libc_start_main@plt>
  401cc0:	bl	4014a0 <abort@plt>
  401cc4:	adrp	x0, 416000 <ferror@plt+0x149d0>
  401cc8:	ldr	x0, [x0, #4064]
  401ccc:	cbz	x0, 401cd4 <ferror@plt+0x6a4>
  401cd0:	b	401490 <__gmon_start__@plt>
  401cd4:	ret
  401cd8:	adrp	x0, 417000 <ferror@plt+0x159d0>
  401cdc:	add	x0, x0, #0x1c0
  401ce0:	adrp	x1, 417000 <ferror@plt+0x159d0>
  401ce4:	add	x1, x1, #0x1c0
  401ce8:	cmp	x1, x0
  401cec:	b.eq	401d04 <ferror@plt+0x6d4>  // b.none
  401cf0:	adrp	x1, 405000 <ferror@plt+0x39d0>
  401cf4:	ldr	x1, [x1, #1816]
  401cf8:	cbz	x1, 401d04 <ferror@plt+0x6d4>
  401cfc:	mov	x16, x1
  401d00:	br	x16
  401d04:	ret
  401d08:	adrp	x0, 417000 <ferror@plt+0x159d0>
  401d0c:	add	x0, x0, #0x1c0
  401d10:	adrp	x1, 417000 <ferror@plt+0x159d0>
  401d14:	add	x1, x1, #0x1c0
  401d18:	sub	x1, x1, x0
  401d1c:	lsr	x2, x1, #63
  401d20:	add	x1, x2, x1, asr #3
  401d24:	cmp	xzr, x1, asr #1
  401d28:	asr	x1, x1, #1
  401d2c:	b.eq	401d44 <ferror@plt+0x714>  // b.none
  401d30:	adrp	x2, 405000 <ferror@plt+0x39d0>
  401d34:	ldr	x2, [x2, #1824]
  401d38:	cbz	x2, 401d44 <ferror@plt+0x714>
  401d3c:	mov	x16, x2
  401d40:	br	x16
  401d44:	ret
  401d48:	stp	x29, x30, [sp, #-32]!
  401d4c:	mov	x29, sp
  401d50:	str	x19, [sp, #16]
  401d54:	adrp	x19, 417000 <ferror@plt+0x159d0>
  401d58:	ldrb	w0, [x19, #496]
  401d5c:	cbnz	w0, 401d6c <ferror@plt+0x73c>
  401d60:	bl	401cd8 <ferror@plt+0x6a8>
  401d64:	mov	w0, #0x1                   	// #1
  401d68:	strb	w0, [x19, #496]
  401d6c:	ldr	x19, [sp, #16]
  401d70:	ldp	x29, x30, [sp], #32
  401d74:	ret
  401d78:	b	401d08 <ferror@plt+0x6d8>
  401d7c:	nop
  401d80:	stp	x29, x30, [sp, #-48]!
  401d84:	mov	x29, sp
  401d88:	stp	x19, x20, [sp, #16]
  401d8c:	mov	x20, x0
  401d90:	stp	x21, x22, [sp, #32]
  401d94:	adrp	x21, 405000 <ferror@plt+0x39d0>
  401d98:	mov	x22, x0
  401d9c:	add	x21, x21, #0x728
  401da0:	ldrb	w2, [x20]
  401da4:	mov	x19, x20
  401da8:	mov	x0, x21
  401dac:	add	x20, x20, #0x1
  401db0:	cmp	w2, #0x0
  401db4:	cset	w1, ne  // ne = any
  401db8:	cmp	w2, #0x5c
  401dbc:	csel	w1, w1, wzr, ne  // ne = any
  401dc0:	cbnz	w1, 401da0 <ferror@plt+0x770>
  401dc4:	cbz	w2, 401e98 <ferror@plt+0x868>
  401dc8:	ldrb	w1, [x19, #1]
  401dcc:	cbz	w1, 401e98 <ferror@plt+0x868>
  401dd0:	bl	401550 <strchr@plt>
  401dd4:	cbz	x0, 401da0 <ferror@plt+0x770>
  401dd8:	mov	x0, x22
  401ddc:	bl	401320 <strlen@plt>
  401de0:	bl	4034f8 <ferror@plt+0x1ec8>
  401de4:	mov	x21, x0
  401de8:	sub	x2, x19, x22
  401dec:	mov	x1, x22
  401df0:	add	x20, x0, x2
  401df4:	bl	401300 <memcpy@plt>
  401df8:	adrp	x3, 417000 <ferror@plt+0x159d0>
  401dfc:	mov	w0, #0x0                   	// #0
  401e00:	mov	w12, #0xc                   	// #12
  401e04:	mov	w11, #0x5c                  	// #92
  401e08:	ldrb	w4, [x3, #497]
  401e0c:	mov	w10, #0x9                   	// #9
  401e10:	mov	w9, #0xb                   	// #11
  401e14:	mov	w8, #0xa                   	// #10
  401e18:	mov	w7, #0xd                   	// #13
  401e1c:	mov	w6, #0x7                   	// #7
  401e20:	mov	w5, #0x8                   	// #8
  401e24:	nop
  401e28:	ldrb	w1, [x19, #1]
  401e2c:	cmp	w1, #0x66
  401e30:	b.eq	401f6c <ferror@plt+0x93c>  // b.none
  401e34:	b.hi	401edc <ferror@plt+0x8ac>  // b.pmore
  401e38:	cmp	w1, #0x61
  401e3c:	b.eq	401f78 <ferror@plt+0x948>  // b.none
  401e40:	b.ls	401eac <ferror@plt+0x87c>  // b.plast
  401e44:	cmp	w1, #0x62
  401e48:	b.eq	401f84 <ferror@plt+0x954>  // b.none
  401e4c:	cmp	w1, #0x63
  401e50:	b.ne	401ebc <ferror@plt+0x88c>  // b.any
  401e54:	add	x19, x19, #0x2
  401e58:	mov	w4, #0x0                   	// #0
  401e5c:	mov	w0, #0x1                   	// #1
  401e60:	ldrb	w1, [x19]
  401e64:	cmp	w1, #0x5c
  401e68:	ccmp	w1, #0x0, #0x4, ne  // ne = any
  401e6c:	b.eq	401e84 <ferror@plt+0x854>  // b.none
  401e70:	strb	w1, [x20], #1
  401e74:	ldrb	w1, [x19, #1]!
  401e78:	cmp	w1, #0x5c
  401e7c:	ccmp	w1, #0x0, #0x4, ne  // ne = any
  401e80:	b.ne	401e70 <ferror@plt+0x840>  // b.any
  401e84:	cbnz	w1, 401e28 <ferror@plt+0x7f8>
  401e88:	cbz	w0, 401e90 <ferror@plt+0x860>
  401e8c:	strb	w4, [x3, #497]
  401e90:	mov	x22, x21
  401e94:	strb	wzr, [x20]
  401e98:	mov	x0, x22
  401e9c:	ldp	x19, x20, [sp, #16]
  401ea0:	ldp	x21, x22, [sp, #32]
  401ea4:	ldp	x29, x30, [sp], #48
  401ea8:	ret
  401eac:	cmp	w1, #0x37
  401eb0:	b.hi	401ec8 <ferror@plt+0x898>  // b.pmore
  401eb4:	cmp	w1, #0x2f
  401eb8:	b.hi	401f30 <ferror@plt+0x900>  // b.pmore
  401ebc:	add	x19, x19, #0x1
  401ec0:	strb	w11, [x20]
  401ec4:	b	401e60 <ferror@plt+0x830>
  401ec8:	cmp	w1, #0x5c
  401ecc:	b.ne	401ebc <ferror@plt+0x88c>  // b.any
  401ed0:	add	x19, x19, #0x2
  401ed4:	strb	w1, [x20]
  401ed8:	b	401e60 <ferror@plt+0x830>
  401edc:	cmp	w1, #0x74
  401ee0:	b.eq	401f18 <ferror@plt+0x8e8>  // b.none
  401ee4:	b.ls	401efc <ferror@plt+0x8cc>  // b.plast
  401ee8:	cmp	w1, #0x76
  401eec:	b.ne	401ebc <ferror@plt+0x88c>  // b.any
  401ef0:	add	x19, x19, #0x2
  401ef4:	strb	w9, [x20], #1
  401ef8:	b	401e60 <ferror@plt+0x830>
  401efc:	cmp	w1, #0x6e
  401f00:	b.eq	401f24 <ferror@plt+0x8f4>  // b.none
  401f04:	cmp	w1, #0x72
  401f08:	b.ne	401ebc <ferror@plt+0x88c>  // b.any
  401f0c:	add	x19, x19, #0x2
  401f10:	strb	w7, [x20], #1
  401f14:	b	401e60 <ferror@plt+0x830>
  401f18:	add	x19, x19, #0x2
  401f1c:	strb	w10, [x20], #1
  401f20:	b	401e60 <ferror@plt+0x830>
  401f24:	add	x19, x19, #0x2
  401f28:	strb	w8, [x20], #1
  401f2c:	b	401e60 <ferror@plt+0x830>
  401f30:	ldrb	w2, [x19, #2]
  401f34:	sub	w1, w1, #0x30
  401f38:	sub	w2, w2, #0x30
  401f3c:	and	w13, w2, #0xff
  401f40:	cmp	w13, #0x7
  401f44:	b.hi	401f90 <ferror@plt+0x960>  // b.pmore
  401f48:	ldrb	w13, [x19, #3]
  401f4c:	add	w1, w2, w1, lsl #3
  401f50:	sub	w2, w13, #0x30
  401f54:	and	w13, w2, #0xff
  401f58:	cmp	w13, #0x7
  401f5c:	b.ls	401f9c <ferror@plt+0x96c>  // b.plast
  401f60:	add	x19, x19, #0x3
  401f64:	strb	w1, [x20]
  401f68:	b	401e60 <ferror@plt+0x830>
  401f6c:	add	x19, x19, #0x2
  401f70:	strb	w12, [x20], #1
  401f74:	b	401e60 <ferror@plt+0x830>
  401f78:	add	x19, x19, #0x2
  401f7c:	strb	w6, [x20], #1
  401f80:	b	401e60 <ferror@plt+0x830>
  401f84:	add	x19, x19, #0x2
  401f88:	strb	w5, [x20], #1
  401f8c:	b	401e60 <ferror@plt+0x830>
  401f90:	add	x19, x19, #0x2
  401f94:	strb	w1, [x20]
  401f98:	b	401e60 <ferror@plt+0x830>
  401f9c:	add	w1, w2, w1, lsl #3
  401fa0:	add	x19, x19, #0x4
  401fa4:	strb	w1, [x20]
  401fa8:	b	401e60 <ferror@plt+0x830>
  401fac:	nop
  401fb0:	stp	x29, x30, [sp, #-64]!
  401fb4:	mov	x29, sp
  401fb8:	stp	x19, x20, [sp, #16]
  401fbc:	mov	x19, x2
  401fc0:	stp	x21, x22, [sp, #32]
  401fc4:	mov	x22, x1
  401fc8:	stp	x23, x24, [sp, #48]
  401fcc:	mov	x23, x0
  401fd0:	mov	x0, x1
  401fd4:	bl	401320 <strlen@plt>
  401fd8:	mov	x20, x0
  401fdc:	add	x24, x20, #0x1
  401fe0:	mov	x0, x19
  401fe4:	bl	401320 <strlen@plt>
  401fe8:	add	x21, x0, #0x1
  401fec:	add	x3, x24, x21
  401ff0:	mov	x1, x22
  401ff4:	add	x3, x3, #0xf
  401ff8:	mov	x2, x20
  401ffc:	and	x3, x3, #0xfffffffffffffff0
  402000:	sub	sp, sp, x3
  402004:	mov	x0, sp
  402008:	bl	401300 <memcpy@plt>
  40200c:	mov	w3, #0x4                   	// #4
  402010:	add	x0, sp, x24
  402014:	mov	x2, x21
  402018:	mov	x1, x19
  40201c:	strb	w3, [sp, x20]
  402020:	bl	401300 <memcpy@plt>
  402024:	mov	x1, sp
  402028:	mov	x0, x23
  40202c:	mov	w2, #0x5                   	// #5
  402030:	bl	4015b0 <dcgettext@plt>
  402034:	cmp	sp, x0
  402038:	mov	sp, x29
  40203c:	csel	x0, x0, x19, ne  // ne = any
  402040:	ldp	x19, x20, [sp, #16]
  402044:	ldp	x21, x22, [sp, #32]
  402048:	ldp	x23, x24, [sp, #48]
  40204c:	ldp	x29, x30, [sp], #64
  402050:	ret
  402054:	nop
  402058:	stp	x29, x30, [sp, #-32]!
  40205c:	adrp	x0, 417000 <ferror@plt+0x159d0>
  402060:	mov	x29, sp
  402064:	ldr	x0, [x0, #480]
  402068:	stp	x19, x20, [sp, #16]
  40206c:	bl	402258 <ferror@plt+0xc28>
  402070:	mov	w20, w0
  402074:	bl	4015e0 <__errno_location@plt>
  402078:	mov	x19, x0
  40207c:	cbnz	w20, 4020c4 <ferror@plt+0xa94>
  402080:	adrp	x20, 417000 <ferror@plt+0x159d0>
  402084:	ldr	x0, [x20, #456]
  402088:	str	wzr, [x19]
  40208c:	bl	401630 <ferror@plt>
  402090:	cbnz	w0, 402100 <ferror@plt+0xad0>
  402094:	ldr	x0, [x20, #456]
  402098:	bl	401570 <fflush@plt>
  40209c:	cbnz	w0, 402100 <ferror@plt+0xad0>
  4020a0:	ldr	x0, [x20, #456]
  4020a4:	bl	4013c0 <fclose@plt>
  4020a8:	cbz	w0, 4020b8 <ferror@plt+0xa88>
  4020ac:	ldr	w0, [x19]
  4020b0:	cmp	w0, #0x9
  4020b4:	b.ne	4020f8 <ferror@plt+0xac8>  // b.any
  4020b8:	ldp	x19, x20, [sp, #16]
  4020bc:	ldp	x29, x30, [sp], #32
  4020c0:	ret
  4020c4:	ldr	w20, [x19]
  4020c8:	mov	w2, #0x5                   	// #5
  4020cc:	adrp	x1, 405000 <ferror@plt+0x39d0>
  4020d0:	mov	x0, #0x0                   	// #0
  4020d4:	add	x1, x1, #0xfa8
  4020d8:	bl	4015b0 <dcgettext@plt>
  4020dc:	mov	w1, w20
  4020e0:	mov	x3, x0
  4020e4:	adrp	x2, 405000 <ferror@plt+0x39d0>
  4020e8:	mov	w0, #0x1                   	// #1
  4020ec:	add	x2, x2, #0xfb8
  4020f0:	bl	401350 <error@plt>
  4020f4:	b	402080 <ferror@plt+0xa50>
  4020f8:	mov	w0, #0x1                   	// #1
  4020fc:	bl	401340 <exit@plt>
  402100:	ldr	x0, [x20, #456]
  402104:	bl	4013c0 <fclose@plt>
  402108:	mov	w0, #0x1                   	// #1
  40210c:	bl	401340 <exit@plt>
  402110:	stp	x29, x30, [sp, #-48]!
  402114:	adrp	x2, 417000 <ferror@plt+0x159d0>
  402118:	mov	x29, sp
  40211c:	stp	x19, x20, [sp, #16]
  402120:	mov	x19, x0
  402124:	ldr	x0, [x2, #480]
  402128:	stp	x21, x22, [sp, #32]
  40212c:	and	w21, w1, #0xff
  402130:	cmp	x0, x19
  402134:	b.eq	4021ac <ferror@plt+0xb7c>  // b.none
  402138:	bl	4015e0 <__errno_location@plt>
  40213c:	mov	x20, x0
  402140:	mov	x0, x19
  402144:	str	wzr, [x20]
  402148:	bl	401630 <ferror@plt>
  40214c:	cbnz	w0, 4021d8 <ferror@plt+0xba8>
  402150:	mov	x0, x19
  402154:	cbz	w21, 40218c <ferror@plt+0xb5c>
  402158:	bl	401570 <fflush@plt>
  40215c:	cbz	w0, 402210 <ferror@plt+0xbe0>
  402160:	ldr	w22, [x20]
  402164:	cmp	w22, #0x20
  402168:	csetm	w21, ne  // ne = any
  40216c:	mov	x0, x19
  402170:	bl	4013c0 <fclose@plt>
  402174:	str	w22, [x20]
  402178:	mov	w0, w21
  40217c:	ldp	x19, x20, [sp, #16]
  402180:	ldp	x21, x22, [sp, #32]
  402184:	ldp	x29, x30, [sp], #48
  402188:	ret
  40218c:	bl	4013c0 <fclose@plt>
  402190:	cbnz	w0, 40222c <ferror@plt+0xbfc>
  402194:	mov	w21, #0x0                   	// #0
  402198:	mov	w0, w21
  40219c:	ldp	x19, x20, [sp, #16]
  4021a0:	ldp	x21, x22, [sp, #32]
  4021a4:	ldp	x29, x30, [sp], #48
  4021a8:	ret
  4021ac:	adrp	x0, 417000 <ferror@plt+0x159d0>
  4021b0:	ldrb	w1, [x0, #499]
  4021b4:	cbnz	w1, 402194 <ferror@plt+0xb64>
  4021b8:	mov	w1, #0x1                   	// #1
  4021bc:	strb	w1, [x0, #499]
  4021c0:	bl	4015e0 <__errno_location@plt>
  4021c4:	mov	x20, x0
  4021c8:	mov	x0, x19
  4021cc:	str	wzr, [x20]
  4021d0:	bl	401630 <ferror@plt>
  4021d4:	cbz	w0, 402150 <ferror@plt+0xb20>
  4021d8:	mov	x0, x19
  4021dc:	bl	401570 <fflush@plt>
  4021e0:	cbnz	w0, 402160 <ferror@plt+0xb30>
  4021e4:	mov	x1, x19
  4021e8:	bl	4013a0 <fputc@plt>
  4021ec:	cmn	w0, #0x1
  4021f0:	b.eq	402160 <ferror@plt+0xb30>  // b.none
  4021f4:	mov	x0, x19
  4021f8:	bl	401570 <fflush@plt>
  4021fc:	mov	w22, w0
  402200:	cbnz	w0, 402160 <ferror@plt+0xb30>
  402204:	mov	w21, #0xffffffff            	// #-1
  402208:	str	wzr, [x20]
  40220c:	b	40216c <ferror@plt+0xb3c>
  402210:	mov	x0, x19
  402214:	bl	4013c0 <fclose@plt>
  402218:	cbz	w0, 402194 <ferror@plt+0xb64>
  40221c:	ldr	w0, [x20]
  402220:	cmp	w0, #0x9
  402224:	b.eq	402194 <ferror@plt+0xb64>  // b.none
  402228:	b	402230 <ferror@plt+0xc00>
  40222c:	ldr	w0, [x20]
  402230:	cmp	w0, #0x20
  402234:	csetm	w21, ne  // ne = any
  402238:	mov	w0, w21
  40223c:	ldp	x19, x20, [sp, #16]
  402240:	ldp	x21, x22, [sp, #32]
  402244:	ldp	x29, x30, [sp], #48
  402248:	ret
  40224c:	nop
  402250:	mov	w1, #0x0                   	// #0
  402254:	b	402110 <ferror@plt+0xae0>
  402258:	mov	w1, #0x1                   	// #1
  40225c:	b	402110 <ferror@plt+0xae0>
  402260:	stp	x29, x30, [sp, #-48]!
  402264:	mov	x29, sp
  402268:	stp	x19, x20, [sp, #16]
  40226c:	cbz	x0, 402344 <ferror@plt+0xd14>
  402270:	mov	x19, x0
  402274:	mov	w1, #0x2f                  	// #47
  402278:	bl	401480 <strrchr@plt>
  40227c:	mov	x20, x0
  402280:	cbz	x0, 4022e4 <ferror@plt+0xcb4>
  402284:	str	x21, [sp, #32]
  402288:	add	x21, x0, #0x1
  40228c:	sub	x0, x21, x19
  402290:	cmp	x0, #0x6
  402294:	b.le	402300 <ferror@plt+0xcd0>
  402298:	adrp	x1, 405000 <ferror@plt+0x39d0>
  40229c:	sub	x0, x20, #0x6
  4022a0:	add	x1, x1, #0xff8
  4022a4:	mov	x2, #0x7                   	// #7
  4022a8:	bl	401410 <strncmp@plt>
  4022ac:	cbnz	w0, 402300 <ferror@plt+0xcd0>
  4022b0:	ldrb	w0, [x20, #1]
  4022b4:	cmp	w0, #0x6c
  4022b8:	b.ne	402320 <ferror@plt+0xcf0>  // b.any
  4022bc:	ldrb	w0, [x21, #1]
  4022c0:	cmp	w0, #0x74
  4022c4:	b.ne	402320 <ferror@plt+0xcf0>  // b.any
  4022c8:	ldrb	w0, [x21, #2]
  4022cc:	cmp	w0, #0x2d
  4022d0:	b.ne	402320 <ferror@plt+0xcf0>  // b.any
  4022d4:	adrp	x0, 417000 <ferror@plt+0x159d0>
  4022d8:	add	x19, x20, #0x4
  4022dc:	ldr	x21, [sp, #32]
  4022e0:	str	x19, [x0, #488]
  4022e4:	adrp	x1, 417000 <ferror@plt+0x159d0>
  4022e8:	adrp	x0, 417000 <ferror@plt+0x159d0>
  4022ec:	str	x19, [x1, #504]
  4022f0:	str	x19, [x0, #448]
  4022f4:	ldp	x19, x20, [sp, #16]
  4022f8:	ldp	x29, x30, [sp], #48
  4022fc:	ret
  402300:	adrp	x1, 417000 <ferror@plt+0x159d0>
  402304:	adrp	x0, 417000 <ferror@plt+0x159d0>
  402308:	ldr	x21, [sp, #32]
  40230c:	str	x19, [x1, #504]
  402310:	str	x19, [x0, #448]
  402314:	ldp	x19, x20, [sp, #16]
  402318:	ldp	x29, x30, [sp], #48
  40231c:	ret
  402320:	adrp	x1, 417000 <ferror@plt+0x159d0>
  402324:	adrp	x0, 417000 <ferror@plt+0x159d0>
  402328:	mov	x19, x21
  40232c:	str	x19, [x1, #504]
  402330:	str	x19, [x0, #448]
  402334:	ldp	x19, x20, [sp, #16]
  402338:	ldr	x21, [sp, #32]
  40233c:	ldp	x29, x30, [sp], #48
  402340:	ret
  402344:	adrp	x3, 417000 <ferror@plt+0x159d0>
  402348:	mov	x2, #0x37                  	// #55
  40234c:	mov	x1, #0x1                   	// #1
  402350:	adrp	x0, 405000 <ferror@plt+0x39d0>
  402354:	ldr	x3, [x3, #456]
  402358:	add	x0, x0, #0xfc0
  40235c:	str	x21, [sp, #32]
  402360:	bl	401560 <fwrite@plt>
  402364:	bl	4014a0 <abort@plt>
  402368:	stp	x29, x30, [sp, #-16]!
  40236c:	adrp	x3, 406000 <ferror@plt+0x49d0>
  402370:	adrp	x1, 406000 <ferror@plt+0x49d0>
  402374:	mov	x29, sp
  402378:	adrp	x0, 406000 <ferror@plt+0x49d0>
  40237c:	add	x3, x3, #0x78
  402380:	add	x1, x1, #0x0
  402384:	add	x0, x0, #0x10
  402388:	mov	w2, #0xb3                  	// #179
  40238c:	bl	4015d0 <__assert_fail@plt>
  402390:	stp	x29, x30, [sp, #-224]!
  402394:	mov	x29, sp
  402398:	stp	x19, x20, [sp, #16]
  40239c:	mov	x19, x0
  4023a0:	mov	x0, x1
  4023a4:	mov	w1, #0x2                   	// #2
  4023a8:	stp	x25, x26, [sp, #64]
  4023ac:	stp	x27, x28, [sp, #80]
  4023b0:	bl	402f58 <ferror@plt+0x1928>
  4023b4:	ldrb	w1, [x19]
  4023b8:	mov	x25, x0
  4023bc:	cbz	w1, 4026ec <ferror@plt+0x10bc>
  4023c0:	add	x26, sp, #0xc4
  4023c4:	stp	x21, x22, [sp, #32]
  4023c8:	stp	x23, x24, [sp, #48]
  4023cc:	add	x24, sp, #0x84
  4023d0:	b	40242c <ferror@plt+0xdfc>
  4023d4:	mov	x0, x25
  4023d8:	bl	401320 <strlen@plt>
  4023dc:	cmp	x21, x19
  4023e0:	mov	x19, x0
  4023e4:	b.ls	4023fc <ferror@plt+0xdcc>  // b.plast
  4023e8:	bl	401520 <__ctype_b_loc@plt>
  4023ec:	ldurb	w1, [x21, #-1]
  4023f0:	ldr	x0, [x0]
  4023f4:	ldrh	w0, [x0, x1, lsl #1]
  4023f8:	tbnz	w0, #3, 402418 <ferror@plt+0xde8>
  4023fc:	ldrb	w19, [x21, x19]
  402400:	cbz	w19, 402ac8 <ferror@plt+0x1498>
  402404:	bl	401520 <__ctype_b_loc@plt>
  402408:	ubfiz	x19, x19, #1, #8
  40240c:	ldr	x0, [x0]
  402410:	ldrh	w0, [x0, x19]
  402414:	tbz	w0, #3, 402ac8 <ferror@plt+0x1498>
  402418:	ldrb	w0, [x21]
  40241c:	cbz	w0, 4026e4 <ferror@plt+0x10b4>
  402420:	ldrb	w0, [x21, #1]
  402424:	add	x19, x21, #0x1
  402428:	cbz	w0, 4026e4 <ferror@plt+0x10b4>
  40242c:	mov	x1, x25
  402430:	mov	x0, x19
  402434:	bl	4042c0 <ferror@plt+0x2c90>
  402438:	mov	x21, x0
  40243c:	cbz	x0, 4026e4 <ferror@plt+0x10b4>
  402440:	bl	401540 <__ctype_get_mb_cur_max@plt>
  402444:	cmp	x0, #0x1
  402448:	b.ls	4023d4 <ferror@plt+0xda4>  // b.plast
  40244c:	strb	wzr, [sp, #96]
  402450:	cmp	x21, x19
  402454:	stur	xzr, [sp, #100]
  402458:	add	x20, sp, #0x64
  40245c:	strb	wzr, [sp, #108]
  402460:	str	x19, [sp, #112]
  402464:	b.ls	402924 <ferror@plt+0x12f4>  // b.plast
  402468:	adrp	x22, 406000 <ferror@plt+0x49d0>
  40246c:	add	x22, x22, #0xe0
  402470:	mov	w23, #0x1                   	// #1
  402474:	nop
  402478:	ldrb	w0, [sp, #96]
  40247c:	cbnz	w0, 4027b8 <ferror@plt+0x1188>
  402480:	ldrb	w1, [x19]
  402484:	ubfx	x0, x1, #5, #3
  402488:	ldr	w0, [x22, x0, lsl #2]
  40248c:	lsr	w0, w0, w1
  402490:	tbz	w0, #0, 4027a8 <ferror@plt+0x1178>
  402494:	mov	x0, #0x1                   	// #1
  402498:	str	x0, [sp, #120]
  40249c:	ldrb	w27, [x19]
  4024a0:	strb	w0, [sp, #108]
  4024a4:	strb	w0, [sp, #128]
  4024a8:	str	w27, [sp, #132]
  4024ac:	cbz	w27, 402b44 <ferror@plt+0x1514>
  4024b0:	ldr	x19, [sp, #112]
  4024b4:	strb	wzr, [sp, #108]
  4024b8:	ldr	x0, [sp, #120]
  4024bc:	ldrb	w1, [sp, #128]
  4024c0:	add	x19, x19, x0
  4024c4:	str	x19, [sp, #112]
  4024c8:	cmp	x19, x21
  4024cc:	b.cc	402478 <ferror@plt+0xe48>  // b.lo, b.ul, b.last
  4024d0:	cbz	w1, 402924 <ferror@plt+0x12f4>
  4024d4:	mov	w0, w27
  4024d8:	bl	4015a0 <iswalnum@plt>
  4024dc:	cmp	w0, #0x0
  4024e0:	cset	w28, eq  // eq = none
  4024e4:	strb	wzr, [sp, #160]
  4024e8:	adrp	x23, 406000 <ferror@plt+0x49d0>
  4024ec:	strb	wzr, [sp, #96]
  4024f0:	mov	x20, x25
  4024f4:	ldrb	w0, [sp, #160]
  4024f8:	add	x23, x23, #0xe0
  4024fc:	stur	xzr, [sp, #100]
  402500:	add	x27, sp, #0xa4
  402504:	strb	wzr, [sp, #108]
  402508:	mov	w22, #0x1                   	// #1
  40250c:	str	x21, [sp, #112]
  402510:	stur	xzr, [sp, #164]
  402514:	strb	wzr, [sp, #172]
  402518:	str	x25, [sp, #176]
  40251c:	cbnz	w0, 4025cc <ferror@plt+0xf9c>
  402520:	ldrb	w1, [x20]
  402524:	ubfx	x0, x1, #5, #3
  402528:	ldr	w0, [x23, x0, lsl #2]
  40252c:	lsr	w0, w0, w1
  402530:	tbz	w0, #0, 402794 <ferror@plt+0x1164>
  402534:	mov	x0, #0x1                   	// #1
  402538:	str	x0, [sp, #184]
  40253c:	ldrb	w1, [x20]
  402540:	strb	w0, [sp, #172]
  402544:	strb	w0, [sp, #192]
  402548:	mov	w19, w1
  40254c:	str	w1, [sp, #196]
  402550:	cbz	w19, 402628 <ferror@plt+0xff8>
  402554:	ldrb	w0, [sp, #108]
  402558:	cbnz	w0, 402780 <ferror@plt+0x1150>
  40255c:	ldrb	w0, [sp, #96]
  402560:	ldr	x19, [sp, #112]
  402564:	cbnz	w0, 402720 <ferror@plt+0x10f0>
  402568:	ldrb	w1, [x19]
  40256c:	ubfx	x0, x1, #5, #3
  402570:	ldr	w0, [x23, x0, lsl #2]
  402574:	lsr	w0, w0, w1
  402578:	tbz	w0, #0, 402710 <ferror@plt+0x10e0>
  40257c:	mov	x0, #0x1                   	// #1
  402580:	str	x0, [sp, #120]
  402584:	ldrb	w1, [x19]
  402588:	strb	w0, [sp, #108]
  40258c:	strb	w0, [sp, #128]
  402590:	mov	w19, w1
  402594:	str	w1, [sp, #132]
  402598:	cbz	w19, 402b44 <ferror@plt+0x1514>
  40259c:	ldr	x19, [sp, #112]
  4025a0:	strb	wzr, [sp, #108]
  4025a4:	ldr	x0, [sp, #120]
  4025a8:	strb	wzr, [sp, #172]
  4025ac:	ldr	x20, [sp, #176]
  4025b0:	add	x19, x19, x0
  4025b4:	ldr	x0, [sp, #184]
  4025b8:	str	x19, [sp, #112]
  4025bc:	add	x20, x20, x0
  4025c0:	ldrb	w0, [sp, #160]
  4025c4:	str	x20, [sp, #176]
  4025c8:	cbz	w0, 402520 <ferror@plt+0xef0>
  4025cc:	bl	401540 <__ctype_get_mb_cur_max@plt>
  4025d0:	mov	x1, x0
  4025d4:	mov	x0, x20
  4025d8:	bl	402ef8 <ferror@plt+0x18c8>
  4025dc:	mov	x3, x27
  4025e0:	mov	x2, x0
  4025e4:	mov	x1, x20
  4025e8:	mov	x0, x26
  4025ec:	bl	4036f0 <ferror@plt+0x20c0>
  4025f0:	str	x0, [sp, #184]
  4025f4:	cmn	x0, #0x1
  4025f8:	b.eq	40282c <ferror@plt+0x11fc>  // b.none
  4025fc:	cmn	x0, #0x2
  402600:	b.eq	402854 <ferror@plt+0x1224>  // b.none
  402604:	cbz	x0, 40286c <ferror@plt+0x123c>
  402608:	ldr	w19, [sp, #196]
  40260c:	mov	x0, x27
  402610:	strb	w22, [sp, #192]
  402614:	bl	4014b0 <mbsinit@plt>
  402618:	cbz	w0, 402620 <ferror@plt+0xff0>
  40261c:	strb	wzr, [sp, #160]
  402620:	strb	w22, [sp, #172]
  402624:	cbnz	w19, 402554 <ferror@plt+0xf24>
  402628:	ldrb	w0, [sp, #108]
  40262c:	cbnz	w0, 4029dc <ferror@plt+0x13ac>
  402630:	ldrb	w0, [sp, #96]
  402634:	ldr	x19, [sp, #112]
  402638:	cbnz	w0, 402964 <ferror@plt+0x1334>
  40263c:	ldrb	w1, [x19]
  402640:	adrp	x0, 406000 <ferror@plt+0x49d0>
  402644:	add	x0, x0, #0xe0
  402648:	ubfx	x2, x1, #5, #3
  40264c:	ldr	w0, [x0, x2, lsl #2]
  402650:	lsr	w0, w0, w1
  402654:	tbz	w0, #0, 402950 <ferror@plt+0x1320>
  402658:	mov	x0, #0x1                   	// #1
  40265c:	str	x0, [sp, #120]
  402660:	ldrb	w19, [x19]
  402664:	strb	w0, [sp, #108]
  402668:	strb	w0, [sp, #128]
  40266c:	str	w19, [sp, #132]
  402670:	cbz	w19, 4028e0 <ferror@plt+0x12b0>
  402674:	ldrb	w0, [sp, #128]
  402678:	cbz	w0, 4028e0 <ferror@plt+0x12b0>
  40267c:	mov	w0, w19
  402680:	bl	4015a0 <iswalnum@plt>
  402684:	cbz	w0, 4028e0 <ferror@plt+0x12b0>
  402688:	strb	wzr, [sp, #96]
  40268c:	adrp	x1, 406000 <ferror@plt+0x49d0>
  402690:	stur	xzr, [sp, #100]
  402694:	add	x1, x1, #0xe0
  402698:	strb	wzr, [sp, #108]
  40269c:	add	x19, sp, #0x64
  4026a0:	str	x21, [sp, #112]
  4026a4:	ldrb	w2, [x21]
  4026a8:	ubfx	x0, x2, #5, #3
  4026ac:	ldr	w0, [x1, x0, lsl #2]
  4026b0:	lsr	w0, w0, w2
  4026b4:	tbz	w0, #0, 4029ec <ferror@plt+0x13bc>
  4026b8:	mov	x1, #0x1                   	// #1
  4026bc:	str	x1, [sp, #120]
  4026c0:	ldrb	w0, [x21]
  4026c4:	strb	w1, [sp, #128]
  4026c8:	mov	w19, w0
  4026cc:	str	w0, [sp, #132]
  4026d0:	cbz	w19, 402af4 <ferror@plt+0x14c4>
  4026d4:	ldr	x19, [sp, #120]
  4026d8:	add	x19, x21, x19
  4026dc:	ldrb	w0, [x19]
  4026e0:	cbnz	w0, 40242c <ferror@plt+0xdfc>
  4026e4:	ldp	x21, x22, [sp, #32]
  4026e8:	ldp	x23, x24, [sp, #48]
  4026ec:	mov	w28, #0x0                   	// #0
  4026f0:	mov	x0, x25
  4026f4:	bl	401530 <free@plt>
  4026f8:	mov	w0, w28
  4026fc:	ldp	x19, x20, [sp, #16]
  402700:	ldp	x25, x26, [sp, #64]
  402704:	ldp	x27, x28, [sp, #80]
  402708:	ldp	x29, x30, [sp], #224
  40270c:	ret
  402710:	add	x0, sp, #0x64
  402714:	bl	4014b0 <mbsinit@plt>
  402718:	cbz	w0, 402b04 <ferror@plt+0x14d4>
  40271c:	strb	w22, [sp, #96]
  402720:	bl	401540 <__ctype_get_mb_cur_max@plt>
  402724:	mov	x1, x0
  402728:	mov	x0, x19
  40272c:	bl	402ef8 <ferror@plt+0x18c8>
  402730:	mov	x1, x19
  402734:	mov	x2, x0
  402738:	add	x3, sp, #0x64
  40273c:	mov	x0, x24
  402740:	bl	4036f0 <ferror@plt+0x20c0>
  402744:	str	x0, [sp, #120]
  402748:	cmn	x0, #0x1
  40274c:	b.eq	402840 <ferror@plt+0x1210>  // b.none
  402750:	cmn	x0, #0x2
  402754:	b.eq	4028a8 <ferror@plt+0x1278>  // b.none
  402758:	cbz	x0, 4028c0 <ferror@plt+0x1290>
  40275c:	ldr	w19, [sp, #132]
  402760:	add	x0, sp, #0x64
  402764:	strb	w22, [sp, #128]
  402768:	bl	4014b0 <mbsinit@plt>
  40276c:	cbz	w0, 402774 <ferror@plt+0x1144>
  402770:	strb	wzr, [sp, #96]
  402774:	strb	w22, [sp, #108]
  402778:	cbnz	w19, 40259c <ferror@plt+0xf6c>
  40277c:	b	402b44 <ferror@plt+0x1514>
  402780:	ldrb	w0, [sp, #128]
  402784:	cbz	w0, 40259c <ferror@plt+0xf6c>
  402788:	ldr	w19, [sp, #132]
  40278c:	cbnz	w19, 40259c <ferror@plt+0xf6c>
  402790:	b	402b44 <ferror@plt+0x1514>
  402794:	mov	x0, x27
  402798:	bl	4014b0 <mbsinit@plt>
  40279c:	cbz	w0, 402b04 <ferror@plt+0x14d4>
  4027a0:	strb	w22, [sp, #160]
  4027a4:	b	4025cc <ferror@plt+0xf9c>
  4027a8:	mov	x0, x20
  4027ac:	bl	4014b0 <mbsinit@plt>
  4027b0:	cbz	w0, 402b04 <ferror@plt+0x14d4>
  4027b4:	strb	w23, [sp, #96]
  4027b8:	bl	401540 <__ctype_get_mb_cur_max@plt>
  4027bc:	mov	x1, x0
  4027c0:	mov	x0, x19
  4027c4:	bl	402ef8 <ferror@plt+0x18c8>
  4027c8:	mov	x3, x20
  4027cc:	mov	x2, x0
  4027d0:	mov	x1, x19
  4027d4:	mov	x0, x24
  4027d8:	bl	4036f0 <ferror@plt+0x20c0>
  4027dc:	str	x0, [sp, #120]
  4027e0:	cmn	x0, #0x1
  4027e4:	b.eq	40290c <ferror@plt+0x12dc>  // b.none
  4027e8:	cmn	x0, #0x2
  4027ec:	b.eq	40292c <ferror@plt+0x12fc>  // b.none
  4027f0:	cbnz	x0, 402948 <ferror@plt+0x1318>
  4027f4:	ldr	x19, [sp, #112]
  4027f8:	mov	x0, #0x1                   	// #1
  4027fc:	str	x0, [sp, #120]
  402800:	ldrb	w0, [x19]
  402804:	cbnz	w0, 402b24 <ferror@plt+0x14f4>
  402808:	ldr	w27, [sp, #132]
  40280c:	cbnz	w27, 402888 <ferror@plt+0x1258>
  402810:	mov	x0, x20
  402814:	strb	w23, [sp, #128]
  402818:	bl	4014b0 <mbsinit@plt>
  40281c:	cbz	w0, 402824 <ferror@plt+0x11f4>
  402820:	strb	wzr, [sp, #96]
  402824:	strb	w23, [sp, #108]
  402828:	b	4024ac <ferror@plt+0xe7c>
  40282c:	mov	x0, #0x1                   	// #1
  402830:	strb	w0, [sp, #172]
  402834:	str	x0, [sp, #184]
  402838:	strb	wzr, [sp, #192]
  40283c:	b	402554 <ferror@plt+0xf24>
  402840:	mov	x0, #0x1                   	// #1
  402844:	str	x0, [sp, #120]
  402848:	strb	wzr, [sp, #128]
  40284c:	ldr	x19, [sp, #112]
  402850:	b	4025a0 <ferror@plt+0xf70>
  402854:	ldr	x0, [sp, #176]
  402858:	bl	401320 <strlen@plt>
  40285c:	strb	w22, [sp, #172]
  402860:	str	x0, [sp, #184]
  402864:	strb	wzr, [sp, #192]
  402868:	b	402554 <ferror@plt+0xf24>
  40286c:	ldr	x0, [sp, #176]
  402870:	mov	x1, #0x1                   	// #1
  402874:	str	x1, [sp, #184]
  402878:	ldrb	w0, [x0]
  40287c:	cbnz	w0, 402b24 <ferror@plt+0x14f4>
  402880:	ldr	w19, [sp, #196]
  402884:	cbz	w19, 40260c <ferror@plt+0xfdc>
  402888:	adrp	x3, 406000 <ferror@plt+0x49d0>
  40288c:	adrp	x1, 406000 <ferror@plt+0x49d0>
  402890:	adrp	x0, 406000 <ferror@plt+0x49d0>
  402894:	add	x3, x3, #0x78
  402898:	add	x1, x1, #0x0
  40289c:	add	x0, x0, #0x10
  4028a0:	mov	w2, #0xb3                  	// #179
  4028a4:	bl	4015d0 <__assert_fail@plt>
  4028a8:	ldr	x19, [sp, #112]
  4028ac:	mov	x0, x19
  4028b0:	bl	401320 <strlen@plt>
  4028b4:	str	x0, [sp, #120]
  4028b8:	strb	wzr, [sp, #128]
  4028bc:	b	4025a0 <ferror@plt+0xf70>
  4028c0:	ldr	x19, [sp, #112]
  4028c4:	mov	x0, #0x1                   	// #1
  4028c8:	str	x0, [sp, #120]
  4028cc:	ldrb	w0, [x19]
  4028d0:	cbnz	w0, 402b24 <ferror@plt+0x14f4>
  4028d4:	ldr	w19, [sp, #132]
  4028d8:	cbz	w19, 402760 <ferror@plt+0x1130>
  4028dc:	b	402888 <ferror@plt+0x1258>
  4028e0:	cbz	w28, 402688 <ferror@plt+0x1058>
  4028e4:	mov	x0, x25
  4028e8:	ldp	x21, x22, [sp, #32]
  4028ec:	ldp	x23, x24, [sp, #48]
  4028f0:	bl	401530 <free@plt>
  4028f4:	mov	w0, w28
  4028f8:	ldp	x19, x20, [sp, #16]
  4028fc:	ldp	x25, x26, [sp, #64]
  402900:	ldp	x27, x28, [sp, #80]
  402904:	ldp	x29, x30, [sp], #224
  402908:	ret
  40290c:	mov	x0, #0x1                   	// #1
  402910:	ldr	w27, [sp, #132]
  402914:	str	x0, [sp, #120]
  402918:	strb	wzr, [sp, #128]
  40291c:	ldr	x19, [sp, #112]
  402920:	b	4024b4 <ferror@plt+0xe84>
  402924:	mov	w28, #0x1                   	// #1
  402928:	b	4024e4 <ferror@plt+0xeb4>
  40292c:	ldr	x19, [sp, #112]
  402930:	mov	x0, x19
  402934:	bl	401320 <strlen@plt>
  402938:	ldr	w27, [sp, #132]
  40293c:	str	x0, [sp, #120]
  402940:	strb	wzr, [sp, #128]
  402944:	b	4024b4 <ferror@plt+0xe84>
  402948:	ldr	w27, [sp, #132]
  40294c:	b	402810 <ferror@plt+0x11e0>
  402950:	add	x0, sp, #0x64
  402954:	bl	4014b0 <mbsinit@plt>
  402958:	cbz	w0, 402b04 <ferror@plt+0x14d4>
  40295c:	mov	w0, #0x1                   	// #1
  402960:	strb	w0, [sp, #96]
  402964:	bl	401540 <__ctype_get_mb_cur_max@plt>
  402968:	mov	x1, x0
  40296c:	mov	x0, x19
  402970:	bl	402ef8 <ferror@plt+0x18c8>
  402974:	mov	x1, x19
  402978:	mov	x2, x0
  40297c:	add	x3, sp, #0x64
  402980:	mov	x0, x24
  402984:	bl	4036f0 <ferror@plt+0x20c0>
  402988:	str	x0, [sp, #120]
  40298c:	cmn	x0, #0x1
  402990:	b.eq	402a5c <ferror@plt+0x142c>  // b.none
  402994:	cmn	x0, #0x2
  402998:	b.eq	402a80 <ferror@plt+0x1450>  // b.none
  40299c:	cbnz	x0, 402ab0 <ferror@plt+0x1480>
  4029a0:	ldr	x0, [sp, #112]
  4029a4:	mov	x1, #0x1                   	// #1
  4029a8:	str	x1, [sp, #120]
  4029ac:	ldrb	w0, [x0]
  4029b0:	cbnz	w0, 402b24 <ferror@plt+0x14f4>
  4029b4:	ldr	w19, [sp, #132]
  4029b8:	cbnz	w19, 402a58 <ferror@plt+0x1428>
  4029bc:	mov	w20, #0x1                   	// #1
  4029c0:	add	x0, sp, #0x64
  4029c4:	strb	w20, [sp, #128]
  4029c8:	bl	4014b0 <mbsinit@plt>
  4029cc:	cbz	w0, 4029d4 <ferror@plt+0x13a4>
  4029d0:	strb	wzr, [sp, #96]
  4029d4:	strb	w20, [sp, #108]
  4029d8:	b	402670 <ferror@plt+0x1040>
  4029dc:	ldrb	w0, [sp, #128]
  4029e0:	ldr	w19, [sp, #132]
  4029e4:	cbz	w0, 402674 <ferror@plt+0x1044>
  4029e8:	b	402670 <ferror@plt+0x1040>
  4029ec:	mov	x0, x19
  4029f0:	bl	4014b0 <mbsinit@plt>
  4029f4:	cbz	w0, 402b04 <ferror@plt+0x14d4>
  4029f8:	mov	w0, #0x1                   	// #1
  4029fc:	strb	w0, [sp, #96]
  402a00:	bl	401540 <__ctype_get_mb_cur_max@plt>
  402a04:	mov	x1, x0
  402a08:	mov	x0, x21
  402a0c:	bl	402ef8 <ferror@plt+0x18c8>
  402a10:	mov	x3, x19
  402a14:	mov	x2, x0
  402a18:	mov	x1, x21
  402a1c:	mov	x0, x24
  402a20:	bl	4036f0 <ferror@plt+0x20c0>
  402a24:	str	x0, [sp, #120]
  402a28:	cmn	x0, #0x1
  402a2c:	b.eq	402a74 <ferror@plt+0x1444>  // b.none
  402a30:	cmn	x0, #0x2
  402a34:	b.eq	402aa0 <ferror@plt+0x1470>  // b.none
  402a38:	cbnz	x0, 402ab8 <ferror@plt+0x1488>
  402a3c:	ldr	x0, [sp, #112]
  402a40:	mov	x1, #0x1                   	// #1
  402a44:	str	x1, [sp, #120]
  402a48:	ldrb	w0, [x0]
  402a4c:	cbnz	w0, 402b24 <ferror@plt+0x14f4>
  402a50:	ldr	w19, [sp, #132]
  402a54:	cbz	w19, 402abc <ferror@plt+0x148c>
  402a58:	bl	402368 <ferror@plt+0xd38>
  402a5c:	mov	x0, #0x1                   	// #1
  402a60:	ldr	w19, [sp, #132]
  402a64:	strb	w0, [sp, #108]
  402a68:	str	x0, [sp, #120]
  402a6c:	strb	wzr, [sp, #128]
  402a70:	b	402674 <ferror@plt+0x1044>
  402a74:	mov	x0, #0x1                   	// #1
  402a78:	str	x0, [sp, #120]
  402a7c:	b	4026d4 <ferror@plt+0x10a4>
  402a80:	ldr	x0, [sp, #112]
  402a84:	bl	401320 <strlen@plt>
  402a88:	ldr	w19, [sp, #132]
  402a8c:	mov	w1, #0x1                   	// #1
  402a90:	strb	w1, [sp, #108]
  402a94:	str	x0, [sp, #120]
  402a98:	strb	wzr, [sp, #128]
  402a9c:	b	402674 <ferror@plt+0x1044>
  402aa0:	ldr	x0, [sp, #112]
  402aa4:	bl	401320 <strlen@plt>
  402aa8:	str	x0, [sp, #120]
  402aac:	b	4026d4 <ferror@plt+0x10a4>
  402ab0:	ldr	w19, [sp, #132]
  402ab4:	b	4029bc <ferror@plt+0x138c>
  402ab8:	ldr	w19, [sp, #132]
  402abc:	mov	w0, #0x1                   	// #1
  402ac0:	strb	w0, [sp, #128]
  402ac4:	b	4026d0 <ferror@plt+0x10a0>
  402ac8:	mov	x0, x25
  402acc:	mov	w28, #0x1                   	// #1
  402ad0:	ldp	x21, x22, [sp, #32]
  402ad4:	ldp	x23, x24, [sp, #48]
  402ad8:	bl	401530 <free@plt>
  402adc:	mov	w0, w28
  402ae0:	ldp	x19, x20, [sp, #16]
  402ae4:	ldp	x25, x26, [sp, #64]
  402ae8:	ldp	x27, x28, [sp, #80]
  402aec:	ldp	x29, x30, [sp], #224
  402af0:	ret
  402af4:	mov	w28, #0x0                   	// #0
  402af8:	ldp	x21, x22, [sp, #32]
  402afc:	ldp	x23, x24, [sp, #48]
  402b00:	b	4026f0 <ferror@plt+0x10c0>
  402b04:	adrp	x3, 406000 <ferror@plt+0x49d0>
  402b08:	adrp	x1, 406000 <ferror@plt+0x49d0>
  402b0c:	adrp	x0, 406000 <ferror@plt+0x49d0>
  402b10:	add	x3, x3, #0x78
  402b14:	add	x1, x1, #0x0
  402b18:	add	x0, x0, #0x28
  402b1c:	mov	w2, #0x96                  	// #150
  402b20:	bl	4015d0 <__assert_fail@plt>
  402b24:	adrp	x3, 406000 <ferror@plt+0x49d0>
  402b28:	adrp	x1, 406000 <ferror@plt+0x49d0>
  402b2c:	adrp	x0, 406000 <ferror@plt+0x49d0>
  402b30:	add	x3, x3, #0x78
  402b34:	add	x1, x1, #0x0
  402b38:	add	x0, x0, #0x40
  402b3c:	mov	w2, #0xb2                  	// #178
  402b40:	bl	4015d0 <__assert_fail@plt>
  402b44:	bl	4014a0 <abort@plt>
  402b48:	stp	x29, x30, [sp, #-48]!
  402b4c:	mov	w2, #0x5                   	// #5
  402b50:	mov	x29, sp
  402b54:	stp	x19, x20, [sp, #16]
  402b58:	mov	x19, x0
  402b5c:	mov	x1, x19
  402b60:	mov	x0, #0x0                   	// #0
  402b64:	bl	4015b0 <dcgettext@plt>
  402b68:	mov	x20, x0
  402b6c:	cmp	x19, x0
  402b70:	b.eq	402b84 <ferror@plt+0x1554>  // b.none
  402b74:	mov	x1, x19
  402b78:	bl	402390 <ferror@plt+0xd60>
  402b7c:	tst	w0, #0xff
  402b80:	b.eq	402b94 <ferror@plt+0x1564>  // b.none
  402b84:	mov	x0, x20
  402b88:	ldp	x19, x20, [sp, #16]
  402b8c:	ldp	x29, x30, [sp], #48
  402b90:	ret
  402b94:	mov	x0, x20
  402b98:	str	x21, [sp, #32]
  402b9c:	bl	401320 <strlen@plt>
  402ba0:	mov	x21, x0
  402ba4:	mov	x0, x19
  402ba8:	bl	401320 <strlen@plt>
  402bac:	add	x0, x21, x0
  402bb0:	add	x0, x0, #0x4
  402bb4:	bl	4034f8 <ferror@plt+0x1ec8>
  402bb8:	mov	x2, x20
  402bbc:	mov	x3, x19
  402bc0:	mov	x20, x0
  402bc4:	adrp	x1, 406000 <ferror@plt+0x49d0>
  402bc8:	add	x1, x1, #0x58
  402bcc:	bl	401380 <sprintf@plt>
  402bd0:	mov	x0, x20
  402bd4:	ldp	x19, x20, [sp, #16]
  402bd8:	ldr	x21, [sp, #32]
  402bdc:	ldp	x29, x30, [sp], #48
  402be0:	ret
  402be4:	nop
  402be8:	stp	x29, x30, [sp, #-80]!
  402bec:	mov	w2, #0x5                   	// #5
  402bf0:	mov	x29, sp
  402bf4:	stp	x19, x20, [sp, #16]
  402bf8:	mov	x19, x1
  402bfc:	mov	x1, x0
  402c00:	stp	x21, x22, [sp, #32]
  402c04:	mov	x21, x0
  402c08:	mov	x0, #0x0                   	// #0
  402c0c:	stp	x23, x24, [sp, #48]
  402c10:	adrp	x22, 406000 <ferror@plt+0x49d0>
  402c14:	add	x22, x22, #0x60
  402c18:	stp	x25, x26, [sp, #64]
  402c1c:	bl	4015b0 <dcgettext@plt>
  402c20:	mov	x20, x0
  402c24:	bl	403848 <ferror@plt+0x2218>
  402c28:	mov	x26, x0
  402c2c:	mov	x1, x22
  402c30:	bl	403770 <ferror@plt+0x2140>
  402c34:	cbnz	w0, 402cf8 <ferror@plt+0x16c8>
  402c38:	mov	x1, x21
  402c3c:	mov	x0, x20
  402c40:	bl	4014f0 <strcmp@plt>
  402c44:	cbz	x19, 402cd4 <ferror@plt+0x16a4>
  402c48:	mov	x24, x19
  402c4c:	mov	x23, x19
  402c50:	mov	x22, #0x0                   	// #0
  402c54:	cbz	w0, 402e90 <ferror@plt+0x1860>
  402c58:	mov	x1, x21
  402c5c:	mov	x0, x20
  402c60:	mov	x21, #0x0                   	// #0
  402c64:	bl	402390 <ferror@plt+0xd60>
  402c68:	tst	w0, #0xff
  402c6c:	b.ne	402cac <ferror@plt+0x167c>  // b.any
  402c70:	cbz	x23, 402c88 <ferror@plt+0x1658>
  402c74:	mov	x1, x23
  402c78:	mov	x0, x20
  402c7c:	bl	402390 <ferror@plt+0xd60>
  402c80:	tst	w0, #0xff
  402c84:	b.ne	402ca0 <ferror@plt+0x1670>  // b.any
  402c88:	cbz	x24, 402de8 <ferror@plt+0x17b8>
  402c8c:	mov	x1, x24
  402c90:	mov	x0, x20
  402c94:	bl	402390 <ferror@plt+0xd60>
  402c98:	tst	w0, #0xff
  402c9c:	b.eq	402de8 <ferror@plt+0x17b8>  // b.none
  402ca0:	cbz	x21, 402cac <ferror@plt+0x167c>
  402ca4:	mov	x0, x21
  402ca8:	bl	401530 <free@plt>
  402cac:	cbz	x22, 402cb8 <ferror@plt+0x1688>
  402cb0:	mov	x0, x22
  402cb4:	bl	401530 <free@plt>
  402cb8:	mov	x0, x20
  402cbc:	ldp	x19, x20, [sp, #16]
  402cc0:	ldp	x21, x22, [sp, #32]
  402cc4:	ldp	x23, x24, [sp, #48]
  402cc8:	ldp	x25, x26, [sp, #64]
  402ccc:	ldp	x29, x30, [sp], #80
  402cd0:	ret
  402cd4:	cbnz	w0, 402dc4 <ferror@plt+0x1794>
  402cd8:	mov	x20, x21
  402cdc:	mov	x0, x20
  402ce0:	ldp	x19, x20, [sp, #16]
  402ce4:	ldp	x21, x22, [sp, #32]
  402ce8:	ldp	x23, x24, [sp, #48]
  402cec:	ldp	x25, x26, [sp, #64]
  402cf0:	ldp	x29, x30, [sp], #80
  402cf4:	ret
  402cf8:	mov	x2, x26
  402cfc:	mov	x1, x22
  402d00:	mov	x0, x19
  402d04:	bl	4036b0 <ferror@plt+0x2080>
  402d08:	mov	x23, x0
  402d0c:	mov	x0, x26
  402d10:	bl	401320 <strlen@plt>
  402d14:	mov	x25, x0
  402d18:	add	x0, x0, #0xb
  402d1c:	bl	4034f8 <ferror@plt+0x1ec8>
  402d20:	mov	x1, x26
  402d24:	mov	x24, x0
  402d28:	mov	x2, x25
  402d2c:	bl	401300 <memcpy@plt>
  402d30:	adrp	x3, 406000 <ferror@plt+0x49d0>
  402d34:	add	x3, x3, #0x68
  402d38:	add	x4, x24, x25
  402d3c:	mov	x1, x22
  402d40:	mov	x2, x24
  402d44:	mov	x0, x19
  402d48:	ldr	x5, [x3]
  402d4c:	str	x5, [x24, x25]
  402d50:	ldur	w3, [x3, #7]
  402d54:	stur	w3, [x4, #7]
  402d58:	bl	4036b0 <ferror@plt+0x2080>
  402d5c:	mov	x19, x0
  402d60:	mov	x0, x24
  402d64:	bl	401530 <free@plt>
  402d68:	cbz	x19, 402e68 <ferror@plt+0x1838>
  402d6c:	mov	x0, x19
  402d70:	mov	w1, #0x3f                  	// #63
  402d74:	bl	401550 <strchr@plt>
  402d78:	cbz	x0, 402e24 <ferror@plt+0x17f4>
  402d7c:	mov	x0, x19
  402d80:	bl	401530 <free@plt>
  402d84:	mov	x1, x21
  402d88:	mov	x0, x20
  402d8c:	cbz	x23, 402e98 <ferror@plt+0x1868>
  402d90:	bl	4014f0 <strcmp@plt>
  402d94:	cbz	w0, 402e88 <ferror@plt+0x1858>
  402d98:	mov	x1, x21
  402d9c:	mov	x0, x20
  402da0:	mov	x21, x23
  402da4:	bl	402390 <ferror@plt+0xd60>
  402da8:	tst	w0, #0xff
  402dac:	b.ne	402ee4 <ferror@plt+0x18b4>  // b.any
  402db0:	mov	x19, x23
  402db4:	mov	x24, #0x0                   	// #0
  402db8:	mov	x22, #0x0                   	// #0
  402dbc:	cbnz	x23, 402c74 <ferror@plt+0x1644>
  402dc0:	b	402c88 <ferror@plt+0x1658>
  402dc4:	mov	x1, x21
  402dc8:	mov	x0, x20
  402dcc:	bl	402390 <ferror@plt+0xd60>
  402dd0:	tst	w0, #0xff
  402dd4:	b.ne	402cb8 <ferror@plt+0x1688>  // b.any
  402dd8:	mov	x19, x21
  402ddc:	mov	x22, #0x0                   	// #0
  402de0:	mov	x21, #0x0                   	// #0
  402de4:	nop
  402de8:	mov	x0, x20
  402dec:	bl	401320 <strlen@plt>
  402df0:	mov	x23, x0
  402df4:	mov	x0, x19
  402df8:	bl	401320 <strlen@plt>
  402dfc:	add	x0, x23, x0
  402e00:	add	x0, x0, #0x4
  402e04:	bl	4034f8 <ferror@plt+0x1ec8>
  402e08:	mov	x2, x20
  402e0c:	mov	x3, x19
  402e10:	mov	x20, x0
  402e14:	adrp	x1, 406000 <ferror@plt+0x49d0>
  402e18:	add	x1, x1, #0x58
  402e1c:	bl	401380 <sprintf@plt>
  402e20:	b	402ca0 <ferror@plt+0x1670>
  402e24:	mov	x1, x21
  402e28:	mov	x0, x20
  402e2c:	bl	4014f0 <strcmp@plt>
  402e30:	cbz	x23, 402eac <ferror@plt+0x187c>
  402e34:	cbnz	w0, 402eb8 <ferror@plt+0x1888>
  402e38:	cmp	x23, x19
  402e3c:	b.eq	402e88 <ferror@plt+0x1858>  // b.none
  402e40:	mov	x0, x19
  402e44:	mov	x20, x23
  402e48:	bl	401530 <free@plt>
  402e4c:	mov	x0, x20
  402e50:	ldp	x19, x20, [sp, #16]
  402e54:	ldp	x21, x22, [sp, #32]
  402e58:	ldp	x23, x24, [sp, #48]
  402e5c:	ldp	x25, x26, [sp, #64]
  402e60:	ldp	x29, x30, [sp], #80
  402e64:	ret
  402e68:	mov	x1, x21
  402e6c:	mov	x0, x20
  402e70:	bl	4014f0 <strcmp@plt>
  402e74:	cbnz	x23, 402d94 <ferror@plt+0x1764>
  402e78:	mov	x19, x21
  402e7c:	mov	x24, #0x0                   	// #0
  402e80:	mov	x22, #0x0                   	// #0
  402e84:	b	402c54 <ferror@plt+0x1624>
  402e88:	mov	x20, x23
  402e8c:	b	402cb8 <ferror@plt+0x1688>
  402e90:	mov	x20, x19
  402e94:	b	402cb8 <ferror@plt+0x1688>
  402e98:	mov	x19, x21
  402e9c:	mov	x24, #0x0                   	// #0
  402ea0:	mov	x22, #0x0                   	// #0
  402ea4:	bl	4014f0 <strcmp@plt>
  402ea8:	b	402c54 <ferror@plt+0x1624>
  402eac:	mov	x24, x19
  402eb0:	mov	x22, x19
  402eb4:	b	402c54 <ferror@plt+0x1624>
  402eb8:	mov	x1, x21
  402ebc:	mov	x0, x20
  402ec0:	bl	402390 <ferror@plt+0xd60>
  402ec4:	tst	w0, #0xff
  402ec8:	b.ne	402eec <ferror@plt+0x18bc>  // b.any
  402ecc:	mov	x24, x19
  402ed0:	mov	x22, x19
  402ed4:	mov	x21, x23
  402ed8:	mov	x19, x23
  402edc:	cbnz	x23, 402c74 <ferror@plt+0x1644>
  402ee0:	b	402c88 <ferror@plt+0x1658>
  402ee4:	mov	x22, #0x0                   	// #0
  402ee8:	b	402ca0 <ferror@plt+0x1670>
  402eec:	mov	x22, x19
  402ef0:	mov	x21, x23
  402ef4:	b	402ca4 <ferror@plt+0x1674>
  402ef8:	stp	x29, x30, [sp, #-32]!
  402efc:	mov	x2, x1
  402f00:	mov	x29, sp
  402f04:	stp	x19, x20, [sp, #16]
  402f08:	mov	x19, x0
  402f0c:	mov	x20, x1
  402f10:	mov	w1, #0x0                   	// #0
  402f14:	bl	401590 <memchr@plt>
  402f18:	sub	x19, x0, x19
  402f1c:	cmp	x0, #0x0
  402f20:	csinc	x0, x20, x19, eq  // eq = none
  402f24:	ldp	x19, x20, [sp, #16]
  402f28:	ldp	x29, x30, [sp], #32
  402f2c:	ret
  402f30:	stp	x29, x30, [sp, #-16]!
  402f34:	adrp	x3, 406000 <ferror@plt+0x49d0>
  402f38:	adrp	x1, 406000 <ferror@plt+0x49d0>
  402f3c:	mov	x29, sp
  402f40:	adrp	x0, 406000 <ferror@plt+0x49d0>
  402f44:	add	x3, x3, #0xa0
  402f48:	add	x1, x1, #0x90
  402f4c:	add	x0, x0, #0x10
  402f50:	mov	w2, #0xaa                  	// #170
  402f54:	bl	4015d0 <__assert_fail@plt>
  402f58:	stp	x29, x30, [sp, #-176]!
  402f5c:	mov	x29, sp
  402f60:	stp	x21, x22, [sp, #32]
  402f64:	mov	w22, w1
  402f68:	bl	401470 <strdup@plt>
  402f6c:	stp	x19, x20, [sp, #16]
  402f70:	cbz	x0, 403434 <ferror@plt+0x1e04>
  402f74:	mov	x20, x0
  402f78:	bl	401540 <__ctype_get_mb_cur_max@plt>
  402f7c:	cmp	x0, #0x1
  402f80:	b.ls	403150 <ferror@plt+0x1b20>  // b.plast
  402f84:	cbnz	w22, 403224 <ferror@plt+0x1bf4>
  402f88:	mov	x0, x20
  402f8c:	stp	x25, x26, [sp, #64]
  402f90:	mov	x19, x20
  402f94:	str	x27, [sp, #80]
  402f98:	mov	w26, #0x0                   	// #0
  402f9c:	str	x20, [sp, #128]
  402fa0:	bl	401320 <strlen@plt>
  402fa4:	add	x27, x20, x0
  402fa8:	str	x27, [sp, #104]
  402fac:	strb	wzr, [sp, #112]
  402fb0:	cmp	x27, x20
  402fb4:	stur	xzr, [sp, #116]
  402fb8:	strb	wzr, [sp, #124]
  402fbc:	b.ls	403094 <ferror@plt+0x1a64>  // b.plast
  402fc0:	add	x25, sp, #0x74
  402fc4:	mov	w22, #0x1                   	// #1
  402fc8:	stp	x23, x24, [sp, #48]
  402fcc:	adrp	x23, 406000 <ferror@plt+0x49d0>
  402fd0:	add	x23, x23, #0xe0
  402fd4:	b	403008 <ferror@plt+0x19d8>
  402fd8:	ldrb	w0, [sp, #144]
  402fdc:	mov	w26, #0x1                   	// #1
  402fe0:	cbz	w0, 402ff4 <ferror@plt+0x19c4>
  402fe4:	ldr	w0, [sp, #148]
  402fe8:	bl	4013d0 <iswspace@plt>
  402fec:	cmp	w0, #0x0
  402ff0:	cset	w26, eq  // eq = none
  402ff4:	add	x19, x19, x21
  402ff8:	strb	wzr, [sp, #124]
  402ffc:	str	x19, [sp, #128]
  403000:	cmp	x19, x27
  403004:	b.cs	403088 <ferror@plt+0x1a58>  // b.hs, b.nlast
  403008:	ldrb	w0, [sp, #112]
  40300c:	cbnz	w0, 4030c0 <ferror@plt+0x1a90>
  403010:	ldrb	w1, [x19]
  403014:	ubfx	x0, x1, #5, #3
  403018:	ldr	w0, [x23, x0, lsl #2]
  40301c:	lsr	w0, w0, w1
  403020:	tbz	w0, #0, 4030b0 <ferror@plt+0x1a80>
  403024:	mov	x0, #0x1                   	// #1
  403028:	str	x0, [sp, #136]
  40302c:	ldr	x27, [sp, #104]
  403030:	mov	x21, x0
  403034:	ldrb	w1, [x19]
  403038:	ldr	x19, [sp, #128]
  40303c:	strb	w0, [sp, #144]
  403040:	str	w1, [sp, #148]
  403044:	strb	w22, [sp, #124]
  403048:	cbz	w26, 402fd8 <ferror@plt+0x19a8>
  40304c:	cmp	w26, #0x1
  403050:	b.eq	40312c <ferror@plt+0x1afc>  // b.none
  403054:	cmp	w26, #0x2
  403058:	b.ne	40321c <ferror@plt+0x1bec>  // b.any
  40305c:	ldrb	w0, [sp, #144]
  403060:	cbz	w0, 40321c <ferror@plt+0x1bec>
  403064:	ldr	w0, [sp, #148]
  403068:	add	x19, x19, x21
  40306c:	bl	4013d0 <iswspace@plt>
  403070:	strb	wzr, [sp, #124]
  403074:	str	x19, [sp, #128]
  403078:	cmp	w0, #0x0
  40307c:	csinc	w26, w26, wzr, ne  // ne = any
  403080:	cmp	x19, x27
  403084:	b.cc	403008 <ferror@plt+0x19d8>  // b.lo, b.ul, b.last
  403088:	cmp	w26, #0x2
  40308c:	b.eq	403324 <ferror@plt+0x1cf4>  // b.none
  403090:	ldp	x23, x24, [sp, #48]
  403094:	ldp	x25, x26, [sp, #64]
  403098:	ldr	x27, [sp, #80]
  40309c:	mov	x0, x20
  4030a0:	ldp	x19, x20, [sp, #16]
  4030a4:	ldp	x21, x22, [sp, #32]
  4030a8:	ldp	x29, x30, [sp], #176
  4030ac:	ret
  4030b0:	mov	x0, x25
  4030b4:	bl	4014b0 <mbsinit@plt>
  4030b8:	cbz	w0, 403448 <ferror@plt+0x1e18>
  4030bc:	strb	w22, [sp, #112]
  4030c0:	add	x0, sp, #0x68
  4030c4:	sub	x2, x27, x19
  4030c8:	mov	x1, x19
  4030cc:	add	x3, sp, #0x74
  4030d0:	add	x0, x0, #0x2c
  4030d4:	bl	4036f0 <ferror@plt+0x20c0>
  4030d8:	str	x0, [sp, #136]
  4030dc:	mov	x21, x0
  4030e0:	cmn	x0, #0x1
  4030e4:	b.eq	4031ec <ferror@plt+0x1bbc>  // b.none
  4030e8:	cmn	x0, #0x2
  4030ec:	ldr	x19, [sp, #128]
  4030f0:	b.eq	403208 <ferror@plt+0x1bd8>  // b.none
  4030f4:	cbnz	x0, 403110 <ferror@plt+0x1ae0>
  4030f8:	mov	x21, #0x1                   	// #1
  4030fc:	str	x21, [sp, #136]
  403100:	ldrb	w0, [x19]
  403104:	cbnz	w0, 40346c <ferror@plt+0x1e3c>
  403108:	ldr	w0, [sp, #148]
  40310c:	cbnz	w0, 4033fc <ferror@plt+0x1dcc>
  403110:	add	x0, sp, #0x74
  403114:	strb	w22, [sp, #144]
  403118:	bl	4014b0 <mbsinit@plt>
  40311c:	ldr	x27, [sp, #104]
  403120:	cbz	w0, 403044 <ferror@plt+0x1a14>
  403124:	strb	wzr, [sp, #112]
  403128:	b	403044 <ferror@plt+0x1a14>
  40312c:	ldrb	w0, [sp, #144]
  403130:	cbz	w0, 402ff4 <ferror@plt+0x19c4>
  403134:	ldr	w0, [sp, #148]
  403138:	bl	4013d0 <iswspace@plt>
  40313c:	cmp	w0, #0x0
  403140:	mov	w1, #0x2                   	// #2
  403144:	csel	x24, x24, x19, eq  // eq = none
  403148:	csel	w26, w26, w1, eq  // eq = none
  40314c:	b	402ff4 <ferror@plt+0x19c4>
  403150:	cbz	w22, 4031a0 <ferror@plt+0x1b70>
  403154:	ldrb	w19, [x20]
  403158:	cbz	w19, 40342c <ferror@plt+0x1dfc>
  40315c:	bl	401520 <__ctype_b_loc@plt>
  403160:	mov	x21, x20
  403164:	ldr	x1, [x0]
  403168:	b	403174 <ferror@plt+0x1b44>
  40316c:	ldrb	w19, [x21, #1]!
  403170:	cbz	w19, 403180 <ferror@plt+0x1b50>
  403174:	ubfiz	x19, x19, #1, #8
  403178:	ldrh	w0, [x1, x19]
  40317c:	tbnz	w0, #13, 40316c <ferror@plt+0x1b3c>
  403180:	mov	x0, x21
  403184:	bl	401320 <strlen@plt>
  403188:	mov	x1, x21
  40318c:	add	x2, x0, #0x1
  403190:	mov	x0, x20
  403194:	bl	401310 <memmove@plt>
  403198:	cmp	w22, #0x1
  40319c:	b.eq	40309c <ferror@plt+0x1a6c>  // b.none
  4031a0:	mov	x0, x20
  4031a4:	bl	401320 <strlen@plt>
  4031a8:	sub	x19, x0, #0x1
  4031ac:	adds	x19, x20, x19
  4031b0:	b.cs	40309c <ferror@plt+0x1a6c>  // b.hs, b.nlast
  4031b4:	bl	401520 <__ctype_b_loc@plt>
  4031b8:	ldr	x1, [x0]
  4031bc:	b	4031cc <ferror@plt+0x1b9c>
  4031c0:	strb	wzr, [x19], #-1
  4031c4:	cmp	x20, x19
  4031c8:	b.hi	40309c <ferror@plt+0x1a6c>  // b.pmore
  4031cc:	ldrb	w0, [x19]
  4031d0:	ldrh	w0, [x1, x0, lsl #1]
  4031d4:	tbnz	w0, #13, 4031c0 <ferror@plt+0x1b90>
  4031d8:	mov	x0, x20
  4031dc:	ldp	x19, x20, [sp, #16]
  4031e0:	ldp	x21, x22, [sp, #32]
  4031e4:	ldp	x29, x30, [sp], #176
  4031e8:	ret
  4031ec:	mov	x0, #0x1                   	// #1
  4031f0:	mov	x21, x0
  4031f4:	str	x0, [sp, #136]
  4031f8:	strb	wzr, [sp, #144]
  4031fc:	ldr	x27, [sp, #104]
  403200:	ldr	x19, [sp, #128]
  403204:	b	403044 <ferror@plt+0x1a14>
  403208:	ldr	x27, [sp, #104]
  40320c:	strb	wzr, [sp, #144]
  403210:	sub	x21, x27, x19
  403214:	str	x21, [sp, #136]
  403218:	b	403044 <ferror@plt+0x1a14>
  40321c:	mov	w26, #0x1                   	// #1
  403220:	b	402ff4 <ferror@plt+0x19c4>
  403224:	mov	x0, x20
  403228:	str	x20, [sp, #128]
  40322c:	bl	401320 <strlen@plt>
  403230:	add	x21, x20, x0
  403234:	str	x21, [sp, #104]
  403238:	mov	x19, x20
  40323c:	strb	wzr, [sp, #112]
  403240:	cmp	x21, x20
  403244:	stur	xzr, [sp, #116]
  403248:	strb	wzr, [sp, #124]
  40324c:	b.ls	40336c <ferror@plt+0x1d3c>  // b.plast
  403250:	stp	x23, x24, [sp, #48]
  403254:	adrp	x23, 406000 <ferror@plt+0x49d0>
  403258:	add	x23, x23, #0xe0
  40325c:	stp	x25, x26, [sp, #64]
  403260:	add	x26, sp, #0x74
  403264:	mov	w25, #0x1                   	// #1
  403268:	b	4032c8 <ferror@plt+0x1c98>
  40326c:	ldrb	w1, [x19]
  403270:	ubfx	x0, x1, #5, #3
  403274:	ldr	w0, [x23, x0, lsl #2]
  403278:	lsr	w0, w0, w1
  40327c:	tbz	w0, #0, 403338 <ferror@plt+0x1d08>
  403280:	mov	x0, #0x1                   	// #1
  403284:	str	x0, [sp, #136]
  403288:	ldrb	w1, [x19]
  40328c:	ldr	x19, [sp, #128]
  403290:	mov	w21, w1
  403294:	strb	w0, [sp, #124]
  403298:	strb	w0, [sp, #144]
  40329c:	str	w1, [sp, #148]
  4032a0:	mov	w0, w21
  4032a4:	bl	4013d0 <iswspace@plt>
  4032a8:	cbz	w0, 403400 <ferror@plt+0x1dd0>
  4032ac:	ldr	x0, [sp, #136]
  4032b0:	strb	wzr, [sp, #124]
  4032b4:	ldr	x21, [sp, #104]
  4032b8:	add	x19, x19, x0
  4032bc:	str	x19, [sp, #128]
  4032c0:	cmp	x19, x21
  4032c4:	b.cs	403400 <ferror@plt+0x1dd0>  // b.hs, b.nlast
  4032c8:	ldrb	w0, [sp, #112]
  4032cc:	cbz	w0, 40326c <ferror@plt+0x1c3c>
  4032d0:	add	x0, sp, #0x68
  4032d4:	sub	x2, x21, x19
  4032d8:	mov	x1, x19
  4032dc:	add	x3, sp, #0x74
  4032e0:	add	x0, x0, #0x2c
  4032e4:	bl	4036f0 <ferror@plt+0x20c0>
  4032e8:	str	x0, [sp, #136]
  4032ec:	cmn	x0, #0x1
  4032f0:	b.eq	4033a0 <ferror@plt+0x1d70>  // b.none
  4032f4:	cmn	x0, #0x2
  4032f8:	ldr	x19, [sp, #128]
  4032fc:	b.eq	40334c <ferror@plt+0x1d1c>  // b.none
  403300:	cbz	x0, 4033e0 <ferror@plt+0x1db0>
  403304:	ldr	w21, [sp, #148]
  403308:	add	x0, sp, #0x74
  40330c:	strb	w25, [sp, #144]
  403310:	bl	4014b0 <mbsinit@plt>
  403314:	cbz	w0, 40331c <ferror@plt+0x1cec>
  403318:	strb	wzr, [sp, #112]
  40331c:	strb	w25, [sp, #124]
  403320:	b	4032a0 <ferror@plt+0x1c70>
  403324:	strb	wzr, [x24]
  403328:	ldp	x23, x24, [sp, #48]
  40332c:	ldp	x25, x26, [sp, #64]
  403330:	ldr	x27, [sp, #80]
  403334:	b	40309c <ferror@plt+0x1a6c>
  403338:	mov	x0, x26
  40333c:	bl	4014b0 <mbsinit@plt>
  403340:	cbz	w0, 403444 <ferror@plt+0x1e14>
  403344:	strb	w25, [sp, #112]
  403348:	b	4032d0 <ferror@plt+0x1ca0>
  40334c:	ldp	x23, x24, [sp, #48]
  403350:	mov	w1, #0x1                   	// #1
  403354:	ldp	x25, x26, [sp, #64]
  403358:	strb	w1, [sp, #124]
  40335c:	ldr	x0, [sp, #104]
  403360:	strb	wzr, [sp, #144]
  403364:	sub	x0, x0, x19
  403368:	str	x0, [sp, #136]
  40336c:	mov	x0, x19
  403370:	bl	401320 <strlen@plt>
  403374:	mov	x1, x19
  403378:	add	x2, x0, #0x1
  40337c:	mov	x0, x20
  403380:	bl	401310 <memmove@plt>
  403384:	cmp	w22, #0x1
  403388:	b.ne	402f88 <ferror@plt+0x1958>  // b.any
  40338c:	mov	x0, x20
  403390:	ldp	x19, x20, [sp, #16]
  403394:	ldp	x21, x22, [sp, #32]
  403398:	ldp	x29, x30, [sp], #176
  40339c:	ret
  4033a0:	ldr	x19, [sp, #128]
  4033a4:	mov	x0, #0x1                   	// #1
  4033a8:	strb	w0, [sp, #124]
  4033ac:	str	x0, [sp, #136]
  4033b0:	mov	x0, x19
  4033b4:	strb	wzr, [sp, #144]
  4033b8:	bl	401320 <strlen@plt>
  4033bc:	mov	x1, x19
  4033c0:	add	x2, x0, #0x1
  4033c4:	mov	x0, x20
  4033c8:	ldp	x23, x24, [sp, #48]
  4033cc:	ldp	x25, x26, [sp, #64]
  4033d0:	bl	401310 <memmove@plt>
  4033d4:	cmp	w22, #0x1
  4033d8:	b.eq	40338c <ferror@plt+0x1d5c>  // b.none
  4033dc:	b	402f88 <ferror@plt+0x1958>
  4033e0:	mov	x0, #0x1                   	// #1
  4033e4:	str	x0, [sp, #136]
  4033e8:	ldrb	w0, [x19]
  4033ec:	cbnz	w0, 403468 <ferror@plt+0x1e38>
  4033f0:	ldr	w21, [sp, #148]
  4033f4:	cbz	w21, 403308 <ferror@plt+0x1cd8>
  4033f8:	str	x27, [sp, #80]
  4033fc:	bl	402f30 <ferror@plt+0x1900>
  403400:	mov	x0, x19
  403404:	bl	401320 <strlen@plt>
  403408:	mov	x1, x19
  40340c:	add	x2, x0, #0x1
  403410:	mov	x0, x20
  403414:	ldp	x23, x24, [sp, #48]
  403418:	ldp	x25, x26, [sp, #64]
  40341c:	bl	401310 <memmove@plt>
  403420:	cmp	w22, #0x1
  403424:	b.eq	40338c <ferror@plt+0x1d5c>  // b.none
  403428:	b	402f88 <ferror@plt+0x1958>
  40342c:	mov	x21, x20
  403430:	b	403180 <ferror@plt+0x1b50>
  403434:	stp	x23, x24, [sp, #48]
  403438:	stp	x25, x26, [sp, #64]
  40343c:	str	x27, [sp, #80]
  403440:	bl	403490 <ferror@plt+0x1e60>
  403444:	str	x27, [sp, #80]
  403448:	adrp	x3, 406000 <ferror@plt+0x49d0>
  40344c:	adrp	x1, 406000 <ferror@plt+0x49d0>
  403450:	adrp	x0, 406000 <ferror@plt+0x49d0>
  403454:	add	x3, x3, #0xa0
  403458:	add	x1, x1, #0x90
  40345c:	add	x0, x0, #0x28
  403460:	mov	w2, #0x8e                  	// #142
  403464:	bl	4015d0 <__assert_fail@plt>
  403468:	str	x27, [sp, #80]
  40346c:	adrp	x3, 406000 <ferror@plt+0x49d0>
  403470:	adrp	x1, 406000 <ferror@plt+0x49d0>
  403474:	adrp	x0, 406000 <ferror@plt+0x49d0>
  403478:	add	x3, x3, #0xa0
  40347c:	add	x1, x1, #0x90
  403480:	add	x0, x0, #0x40
  403484:	mov	w2, #0xa9                  	// #169
  403488:	bl	4015d0 <__assert_fail@plt>
  40348c:	nop
  403490:	stp	x29, x30, [sp, #-32]!
  403494:	adrp	x0, 417000 <ferror@plt+0x159d0>
  403498:	mov	w2, #0x5                   	// #5
  40349c:	mov	x29, sp
  4034a0:	adrp	x1, 406000 <ferror@plt+0x49d0>
  4034a4:	add	x1, x1, #0xb8
  4034a8:	str	x19, [sp, #16]
  4034ac:	ldr	w19, [x0, #440]
  4034b0:	mov	x0, #0x0                   	// #0
  4034b4:	bl	4015b0 <dcgettext@plt>
  4034b8:	mov	x2, x0
  4034bc:	mov	w1, #0x0                   	// #0
  4034c0:	mov	w0, w19
  4034c4:	bl	401350 <error@plt>
  4034c8:	mov	w0, #0x1                   	// #1
  4034cc:	bl	401340 <exit@plt>
  4034d0:	stp	x29, x30, [sp, #-16]!
  4034d4:	mov	x29, sp
  4034d8:	cbnz	x0, 4034f0 <ferror@plt+0x1ec0>
  4034dc:	mov	x0, #0x1                   	// #1
  4034e0:	bl	4013f0 <malloc@plt>
  4034e4:	cbz	x0, 4034f0 <ferror@plt+0x1ec0>
  4034e8:	ldp	x29, x30, [sp], #16
  4034ec:	ret
  4034f0:	bl	403490 <ferror@plt+0x1e60>
  4034f4:	nop
  4034f8:	stp	x29, x30, [sp, #-32]!
  4034fc:	mov	x29, sp
  403500:	str	x19, [sp, #16]
  403504:	mov	x19, x0
  403508:	bl	4013f0 <malloc@plt>
  40350c:	cbz	x0, 40351c <ferror@plt+0x1eec>
  403510:	ldr	x19, [sp, #16]
  403514:	ldp	x29, x30, [sp], #32
  403518:	ret
  40351c:	mov	x0, x19
  403520:	ldr	x19, [sp, #16]
  403524:	ldp	x29, x30, [sp], #32
  403528:	b	4034d0 <ferror@plt+0x1ea0>
  40352c:	nop
  403530:	stp	x29, x30, [sp, #-32]!
  403534:	umulh	x2, x0, x1
  403538:	mov	x29, sp
  40353c:	str	x19, [sp, #16]
  403540:	cbnz	x2, 403560 <ferror@plt+0x1f30>
  403544:	mul	x19, x0, x1
  403548:	mov	x0, x19
  40354c:	bl	4013f0 <malloc@plt>
  403550:	cbz	x0, 403564 <ferror@plt+0x1f34>
  403554:	ldr	x19, [sp, #16]
  403558:	ldp	x29, x30, [sp], #32
  40355c:	ret
  403560:	bl	403490 <ferror@plt+0x1e60>
  403564:	mov	x0, x19
  403568:	ldr	x19, [sp, #16]
  40356c:	ldp	x29, x30, [sp], #32
  403570:	b	4034d0 <ferror@plt+0x1ea0>
  403574:	nop
  403578:	stp	x29, x30, [sp, #-32]!
  40357c:	mov	x29, sp
  403580:	str	x19, [sp, #16]
  403584:	mov	x19, x0
  403588:	bl	4034f8 <ferror@plt+0x1ec8>
  40358c:	mov	x2, x19
  403590:	mov	w1, #0x0                   	// #0
  403594:	mov	x19, x0
  403598:	bl	401440 <memset@plt>
  40359c:	mov	x0, x19
  4035a0:	ldr	x19, [sp, #16]
  4035a4:	ldp	x29, x30, [sp], #32
  4035a8:	ret
  4035ac:	nop
  4035b0:	stp	x29, x30, [sp, #-32]!
  4035b4:	mov	x29, sp
  4035b8:	str	x19, [sp, #16]
  4035bc:	mov	x19, x0
  4035c0:	bl	401450 <calloc@plt>
  4035c4:	cbz	x0, 4035d4 <ferror@plt+0x1fa4>
  4035c8:	ldr	x19, [sp, #16]
  4035cc:	ldp	x29, x30, [sp], #32
  4035d0:	ret
  4035d4:	mov	x0, x19
  4035d8:	ldr	x19, [sp, #16]
  4035dc:	ldp	x29, x30, [sp], #32
  4035e0:	b	4034d0 <ferror@plt+0x1ea0>
  4035e4:	nop
  4035e8:	stp	x29, x30, [sp, #-32]!
  4035ec:	mov	x29, sp
  4035f0:	str	x19, [sp, #16]
  4035f4:	mov	x19, x1
  4035f8:	cbz	x0, 403610 <ferror@plt+0x1fe0>
  4035fc:	bl	401460 <realloc@plt>
  403600:	cbz	x0, 403620 <ferror@plt+0x1ff0>
  403604:	ldr	x19, [sp, #16]
  403608:	ldp	x29, x30, [sp], #32
  40360c:	ret
  403610:	ldr	x19, [sp, #16]
  403614:	mov	x0, x1
  403618:	ldp	x29, x30, [sp], #32
  40361c:	b	4034f8 <ferror@plt+0x1ec8>
  403620:	mov	x0, x19
  403624:	ldr	x19, [sp, #16]
  403628:	ldp	x29, x30, [sp], #32
  40362c:	b	4034d0 <ferror@plt+0x1ea0>
  403630:	stp	x29, x30, [sp, #-32]!
  403634:	mov	x29, sp
  403638:	str	x19, [sp, #16]
  40363c:	bl	404f00 <ferror@plt+0x38d0>
  403640:	mov	w19, w0
  403644:	tbnz	w0, #31, 403658 <ferror@plt+0x2028>
  403648:	mov	w0, w19
  40364c:	ldr	x19, [sp, #16]
  403650:	ldp	x29, x30, [sp], #32
  403654:	ret
  403658:	bl	4015e0 <__errno_location@plt>
  40365c:	ldr	w0, [x0]
  403660:	cmp	w0, #0xc
  403664:	b.ne	403648 <ferror@plt+0x2018>  // b.any
  403668:	bl	403490 <ferror@plt+0x1e60>
  40366c:	nop
  403670:	stp	x29, x30, [sp, #-32]!
  403674:	mov	x29, sp
  403678:	str	x19, [sp, #16]
  40367c:	bl	405130 <ferror@plt+0x3b00>
  403680:	mov	x19, x0
  403684:	cbz	x0, 403698 <ferror@plt+0x2068>
  403688:	mov	x0, x19
  40368c:	ldr	x19, [sp, #16]
  403690:	ldp	x29, x30, [sp], #32
  403694:	ret
  403698:	bl	4015e0 <__errno_location@plt>
  40369c:	ldr	w0, [x0]
  4036a0:	cmp	w0, #0xc
  4036a4:	b.ne	403688 <ferror@plt+0x2058>  // b.any
  4036a8:	bl	403490 <ferror@plt+0x1e60>
  4036ac:	nop
  4036b0:	stp	x29, x30, [sp, #-32]!
  4036b4:	mov	x29, sp
  4036b8:	str	x19, [sp, #16]
  4036bc:	bl	4052f8 <ferror@plt+0x3cc8>
  4036c0:	mov	x19, x0
  4036c4:	cbz	x0, 4036d8 <ferror@plt+0x20a8>
  4036c8:	mov	x0, x19
  4036cc:	ldr	x19, [sp, #16]
  4036d0:	ldp	x29, x30, [sp], #32
  4036d4:	ret
  4036d8:	bl	4015e0 <__errno_location@plt>
  4036dc:	ldr	w0, [x0]
  4036e0:	cmp	w0, #0xc
  4036e4:	b.ne	4036c8 <ferror@plt+0x2098>  // b.any
  4036e8:	bl	403490 <ferror@plt+0x1e60>
  4036ec:	nop
  4036f0:	stp	x29, x30, [sp, #-64]!
  4036f4:	cmp	x0, #0x0
  4036f8:	add	x4, sp, #0x3c
  4036fc:	mov	x29, sp
  403700:	stp	x19, x20, [sp, #16]
  403704:	csel	x19, x4, x0, eq  // eq = none
  403708:	mov	x20, x2
  40370c:	mov	x0, x19
  403710:	str	x21, [sp, #32]
  403714:	mov	x21, x1
  403718:	bl	4012f0 <mbrtowc@plt>
  40371c:	cmp	x20, #0x0
  403720:	mov	x20, x0
  403724:	ccmn	x0, #0x3, #0x0, ne  // ne = any
  403728:	b.hi	403740 <ferror@plt+0x2110>  // b.pmore
  40372c:	mov	x0, x20
  403730:	ldp	x19, x20, [sp, #16]
  403734:	ldr	x21, [sp, #32]
  403738:	ldp	x29, x30, [sp], #64
  40373c:	ret
  403740:	mov	w0, #0x0                   	// #0
  403744:	bl	4037e8 <ferror@plt+0x21b8>
  403748:	tst	w0, #0xff
  40374c:	b.ne	40372c <ferror@plt+0x20fc>  // b.any
  403750:	ldrb	w0, [x21]
  403754:	mov	x20, #0x1                   	// #1
  403758:	str	w0, [x19]
  40375c:	mov	x0, x20
  403760:	ldp	x19, x20, [sp, #16]
  403764:	ldr	x21, [sp, #32]
  403768:	ldp	x29, x30, [sp], #64
  40376c:	ret
  403770:	cmp	x0, x1
  403774:	b.eq	4037dc <ferror@plt+0x21ac>  // b.none
  403778:	mov	x4, #0x0                   	// #0
  40377c:	nop
  403780:	ldrb	w3, [x0, x4]
  403784:	ldrb	w2, [x1, x4]
  403788:	sub	w6, w3, #0x41
  40378c:	mov	w5, w3
  403790:	cmp	w6, #0x19
  403794:	sub	w7, w2, #0x41
  403798:	mov	w6, w2
  40379c:	b.hi	4037d0 <ferror@plt+0x21a0>  // b.pmore
  4037a0:	add	w5, w3, #0x20
  4037a4:	cmp	w7, #0x19
  4037a8:	and	w3, w5, #0xff
  4037ac:	b.hi	4037bc <ferror@plt+0x218c>  // b.pmore
  4037b0:	add	w6, w2, #0x20
  4037b4:	and	w2, w6, #0xff
  4037b8:	cbz	w5, 4037c8 <ferror@plt+0x2198>
  4037bc:	add	x4, x4, #0x1
  4037c0:	cmp	w3, w2
  4037c4:	b.eq	403780 <ferror@plt+0x2150>  // b.none
  4037c8:	sub	w0, w5, w6
  4037cc:	ret
  4037d0:	cmp	w7, #0x19
  4037d4:	b.hi	4037b8 <ferror@plt+0x2188>  // b.pmore
  4037d8:	b	4037b0 <ferror@plt+0x2180>
  4037dc:	mov	w0, #0x0                   	// #0
  4037e0:	ret
  4037e4:	nop
  4037e8:	stp	x29, x30, [sp, #-16]!
  4037ec:	mov	x1, #0x0                   	// #0
  4037f0:	mov	x29, sp
  4037f4:	bl	401620 <setlocale@plt>
  4037f8:	mov	w1, #0x1                   	// #1
  4037fc:	cbz	x0, 403820 <ferror@plt+0x21f0>
  403800:	ldrb	w1, [x0]
  403804:	cmp	w1, #0x43
  403808:	b.eq	40382c <ferror@plt+0x21fc>  // b.none
  40380c:	adrp	x1, 406000 <ferror@plt+0x49d0>
  403810:	add	x1, x1, #0xd0
  403814:	bl	4014f0 <strcmp@plt>
  403818:	cmp	w0, #0x0
  40381c:	cset	w1, ne  // ne = any
  403820:	mov	w0, w1
  403824:	ldp	x29, x30, [sp], #16
  403828:	ret
  40382c:	ldrb	w2, [x0, #1]
  403830:	mov	w1, #0x0                   	// #0
  403834:	cbnz	w2, 40380c <ferror@plt+0x21dc>
  403838:	mov	w0, w1
  40383c:	ldp	x29, x30, [sp], #16
  403840:	ret
  403844:	nop
  403848:	stp	x29, x30, [sp, #-16]!
  40384c:	mov	w0, #0xe                   	// #14
  403850:	mov	x29, sp
  403854:	bl	4013e0 <nl_langinfo@plt>
  403858:	cbz	x0, 403878 <ferror@plt+0x2248>
  40385c:	ldrb	w2, [x0]
  403860:	adrp	x1, 406000 <ferror@plt+0x49d0>
  403864:	add	x1, x1, #0xd8
  403868:	cmp	w2, #0x0
  40386c:	csel	x0, x1, x0, eq  // eq = none
  403870:	ldp	x29, x30, [sp], #16
  403874:	ret
  403878:	ldp	x29, x30, [sp], #16
  40387c:	adrp	x0, 406000 <ferror@plt+0x49d0>
  403880:	add	x0, x0, #0xd8
  403884:	ret
  403888:	stp	x29, x30, [sp, #-32]!
  40388c:	mov	x29, sp
  403890:	str	x19, [sp, #16]
  403894:	mov	w19, w0
  403898:	bl	401400 <wcwidth@plt>
  40389c:	tbz	w0, #31, 4038b0 <ferror@plt+0x2280>
  4038a0:	mov	w0, w19
  4038a4:	bl	4013b0 <iswcntrl@plt>
  4038a8:	cmp	w0, #0x0
  4038ac:	cset	w0, eq  // eq = none
  4038b0:	ldr	x19, [sp, #16]
  4038b4:	ldp	x29, x30, [sp], #32
  4038b8:	ret
  4038bc:	nop
  4038c0:	stp	x29, x30, [sp, #-32]!
  4038c4:	mov	x29, sp
  4038c8:	stp	x19, x20, [sp, #16]
  4038cc:	mov	x20, x0
  4038d0:	mov	x0, x1
  4038d4:	mov	x19, x1
  4038d8:	ldr	x2, [x1, #8]
  4038dc:	ldr	x1, [x0], #24
  4038e0:	cmp	x1, x0
  4038e4:	b.eq	403910 <ferror@plt+0x22e0>  // b.none
  4038e8:	str	x1, [x20]
  4038ec:	ldrb	w0, [x19, #16]
  4038f0:	str	x2, [x20, #8]
  4038f4:	strb	w0, [x20, #16]
  4038f8:	cbz	w0, 403904 <ferror@plt+0x22d4>
  4038fc:	ldr	w0, [x19, #20]
  403900:	str	w0, [x20, #20]
  403904:	ldp	x19, x20, [sp, #16]
  403908:	ldp	x29, x30, [sp], #32
  40390c:	ret
  403910:	add	x3, x20, #0x18
  403914:	mov	x0, x3
  403918:	bl	401300 <memcpy@plt>
  40391c:	ldr	x2, [x19, #8]
  403920:	str	x0, [x20]
  403924:	b	4038ec <ferror@plt+0x22bc>
  403928:	ubfx	x2, x0, #5, #3
  40392c:	adrp	x1, 406000 <ferror@plt+0x49d0>
  403930:	add	x1, x1, #0xe0
  403934:	ldr	w1, [x1, x2, lsl #2]
  403938:	lsr	w0, w1, w0
  40393c:	and	w0, w0, #0x1
  403940:	ret
  403944:	nop
  403948:	stp	x29, x30, [sp, #-48]!
  40394c:	cmp	xzr, x2, lsr #61
  403950:	mov	x29, sp
  403954:	stp	x19, x20, [sp, #16]
  403958:	mov	x19, x1
  40395c:	cset	x1, ne  // ne = any
  403960:	stp	x21, x22, [sp, #32]
  403964:	tbnz	x2, #60, 403a6c <ferror@plt+0x243c>
  403968:	cbnz	x1, 403a6c <ferror@plt+0x243c>
  40396c:	mov	x20, x0
  403970:	lsl	x0, x2, #3
  403974:	mov	x21, x2
  403978:	mov	x22, x3
  40397c:	cmp	x0, #0xfa0
  403980:	b.hi	403a64 <ferror@plt+0x2434>  // b.pmore
  403984:	add	x0, x0, #0x2e
  403988:	and	x0, x0, #0xfffffffffffffff0
  40398c:	sub	sp, sp, x0
  403990:	add	x1, sp, #0x1f
  403994:	and	x0, x1, #0xffffffffffffffe0
  403998:	cbz	x0, 403a6c <ferror@plt+0x243c>
  40399c:	mov	x1, #0x1                   	// #1
  4039a0:	str	x1, [x0, #8]
  4039a4:	cmp	x21, #0x2
  4039a8:	b.ls	4039f8 <ferror@plt+0x23c8>  // b.plast
  4039ac:	sub	x7, x19, #0x1
  4039b0:	mov	x4, #0x0                   	// #0
  4039b4:	mov	x6, #0x2                   	// #2
  4039b8:	ldrb	w1, [x7, x6]
  4039bc:	ldrb	w2, [x19, x4]
  4039c0:	cmp	w2, w1
  4039c4:	b.eq	4039e0 <ferror@plt+0x23b0>  // b.none
  4039c8:	cbz	x4, 403a90 <ferror@plt+0x2460>
  4039cc:	ldr	x5, [x0, x4, lsl #3]
  4039d0:	sub	x4, x4, x5
  4039d4:	ldrb	w5, [x19, x4]
  4039d8:	cmp	w5, w1
  4039dc:	b.ne	4039c8 <ferror@plt+0x2398>  // b.any
  4039e0:	add	x4, x4, #0x1
  4039e4:	sub	x1, x6, x4
  4039e8:	str	x1, [x0, x6, lsl #3]
  4039ec:	add	x6, x6, #0x1
  4039f0:	cmp	x21, x6
  4039f4:	b.ne	4039b8 <ferror@plt+0x2388>  // b.any
  4039f8:	str	xzr, [x22]
  4039fc:	ldrb	w4, [x20]
  403a00:	cbz	w4, 403a48 <ferror@plt+0x2418>
  403a04:	mov	x5, x20
  403a08:	mov	x1, #0x0                   	// #0
  403a0c:	b	403a28 <ferror@plt+0x23f8>
  403a10:	cbz	x1, 403a84 <ferror@plt+0x2454>
  403a14:	ldr	x2, [x0, x1, lsl #3]
  403a18:	add	x20, x20, x2
  403a1c:	sub	x1, x1, x2
  403a20:	ldrb	w4, [x5]
  403a24:	cbz	w4, 403a48 <ferror@plt+0x2418>
  403a28:	ldrb	w6, [x19, x1]
  403a2c:	cmp	w6, w4
  403a30:	b.ne	403a10 <ferror@plt+0x23e0>  // b.any
  403a34:	add	x1, x1, #0x1
  403a38:	add	x5, x5, #0x1
  403a3c:	cmp	x21, x1
  403a40:	b.ne	403a20 <ferror@plt+0x23f0>  // b.any
  403a44:	str	x20, [x22]
  403a48:	bl	405448 <ferror@plt+0x3e18>
  403a4c:	mov	sp, x29
  403a50:	mov	w0, #0x1                   	// #1
  403a54:	ldp	x19, x20, [sp, #16]
  403a58:	ldp	x21, x22, [sp, #32]
  403a5c:	ldp	x29, x30, [sp], #48
  403a60:	ret
  403a64:	bl	405400 <ferror@plt+0x3dd0>
  403a68:	cbnz	x0, 40399c <ferror@plt+0x236c>
  403a6c:	mov	sp, x29
  403a70:	mov	w0, #0x0                   	// #0
  403a74:	ldp	x19, x20, [sp, #16]
  403a78:	ldp	x21, x22, [sp, #32]
  403a7c:	ldp	x29, x30, [sp], #48
  403a80:	ret
  403a84:	add	x20, x20, #0x1
  403a88:	add	x5, x5, #0x1
  403a8c:	b	403a20 <ferror@plt+0x23f0>
  403a90:	mov	x4, #0x0                   	// #0
  403a94:	str	x6, [x0, x6, lsl #3]
  403a98:	b	4039ec <ferror@plt+0x23bc>
  403a9c:	nop
  403aa0:	stp	x29, x30, [sp, #-16]!
  403aa4:	adrp	x3, 406000 <ferror@plt+0x49d0>
  403aa8:	adrp	x1, 406000 <ferror@plt+0x49d0>
  403aac:	mov	x29, sp
  403ab0:	adrp	x0, 406000 <ferror@plt+0x49d0>
  403ab4:	add	x3, x3, #0x100
  403ab8:	add	x1, x1, #0x0
  403abc:	add	x0, x0, #0x10
  403ac0:	mov	w2, #0xb3                  	// #179
  403ac4:	bl	4015d0 <__assert_fail@plt>
  403ac8:	stp	x29, x30, [sp, #-304]!
  403acc:	mov	x29, sp
  403ad0:	stp	x19, x20, [sp, #16]
  403ad4:	stp	x21, x22, [sp, #32]
  403ad8:	stp	x23, x24, [sp, #48]
  403adc:	mov	x24, x0
  403ae0:	mov	x0, x1
  403ae4:	stp	x25, x26, [sp, #64]
  403ae8:	stp	x27, x28, [sp, #80]
  403aec:	mov	x28, x1
  403af0:	str	x2, [x29, #104]
  403af4:	bl	405470 <ferror@plt+0x3e40>
  403af8:	mov	x2, #0x38                  	// #56
  403afc:	mov	x22, x0
  403b00:	umulh	x0, x0, x2
  403b04:	mul	x2, x22, x2
  403b08:	cmp	x0, #0x0
  403b0c:	cset	x0, ne  // ne = any
  403b10:	tbnz	x2, #63, 403ea8 <ferror@plt+0x2878>
  403b14:	cbnz	x0, 403ea8 <ferror@plt+0x2878>
  403b18:	lsl	x0, x22, #3
  403b1c:	sub	x0, x0, x22
  403b20:	lsl	x0, x0, #3
  403b24:	cmp	x0, #0xfa0
  403b28:	b.hi	403ecc <ferror@plt+0x289c>  // b.pmore
  403b2c:	add	x0, x0, #0x2e
  403b30:	and	x0, x0, #0xfffffffffffffff0
  403b34:	sub	sp, sp, x0
  403b38:	add	x20, sp, #0x1f
  403b3c:	and	x20, x20, #0xffffffffffffffe0
  403b40:	cbz	x20, 403ea8 <ferror@plt+0x2878>
  403b44:	strb	wzr, [x29, #112]
  403b48:	add	x21, x22, x22, lsl #1
  403b4c:	stur	xzr, [x29, #116]
  403b50:	adrp	x26, 406000 <ferror@plt+0x49d0>
  403b54:	ldrb	w0, [x29, #112]
  403b58:	mov	x19, x28
  403b5c:	strb	wzr, [x29, #124]
  403b60:	add	x27, x29, #0x74
  403b64:	str	x28, [x29, #128]
  403b68:	add	x21, x20, x21, lsl #4
  403b6c:	mov	x25, x20
  403b70:	add	x26, x26, #0xe0
  403b74:	cbnz	w0, 403bf4 <ferror@plt+0x25c4>
  403b78:	ldrb	w1, [x19]
  403b7c:	ubfx	x0, x1, #5, #3
  403b80:	ldr	w0, [x26, x0, lsl #2]
  403b84:	lsr	w0, w0, w1
  403b88:	tbz	w0, #0, 403ed8 <ferror@plt+0x28a8>
  403b8c:	mov	x0, #0x1                   	// #1
  403b90:	str	x0, [x29, #136]
  403b94:	ldrb	w1, [x19]
  403b98:	strb	w0, [x29, #124]
  403b9c:	strb	w0, [x29, #144]
  403ba0:	mov	w19, w1
  403ba4:	str	w1, [x29, #148]
  403ba8:	cbz	w19, 403c58 <ferror@plt+0x2628>
  403bac:	mov	w3, #0x1                   	// #1
  403bb0:	ldp	x1, x2, [x29, #128]
  403bb4:	add	x0, x29, #0x98
  403bb8:	cmp	x1, x0
  403bbc:	b.eq	403ef0 <ferror@plt+0x28c0>  // b.none
  403bc0:	str	x1, [x25]
  403bc4:	str	x2, [x25, #8]
  403bc8:	strb	w3, [x25, #16]
  403bcc:	cbz	w3, 403bd8 <ferror@plt+0x25a8>
  403bd0:	ldr	w0, [x29, #148]
  403bd4:	str	w0, [x25, #20]
  403bd8:	ldr	x19, [x29, #128]
  403bdc:	strb	wzr, [x29, #124]
  403be0:	ldrb	w0, [x29, #112]
  403be4:	add	x25, x25, #0x30
  403be8:	add	x19, x19, x2
  403bec:	str	x19, [x29, #128]
  403bf0:	cbz	w0, 403b78 <ferror@plt+0x2548>
  403bf4:	bl	401540 <__ctype_get_mb_cur_max@plt>
  403bf8:	mov	x1, x0
  403bfc:	mov	x0, x19
  403c00:	bl	402ef8 <ferror@plt+0x18c8>
  403c04:	mov	x2, x0
  403c08:	add	x0, x29, #0x70
  403c0c:	mov	x1, x19
  403c10:	add	x3, x29, #0x74
  403c14:	add	x0, x0, #0x24
  403c18:	bl	4036f0 <ferror@plt+0x20c0>
  403c1c:	str	x0, [x29, #136]
  403c20:	cmn	x0, #0x1
  403c24:	b.eq	403f0c <ferror@plt+0x28dc>  // b.none
  403c28:	cmn	x0, #0x2
  403c2c:	b.eq	403f24 <ferror@plt+0x28f4>  // b.none
  403c30:	cbz	x0, 403f44 <ferror@plt+0x2914>
  403c34:	ldr	w19, [x29, #148]
  403c38:	mov	w28, #0x1                   	// #1
  403c3c:	add	x0, x29, #0x74
  403c40:	strb	w28, [x29, #144]
  403c44:	bl	4014b0 <mbsinit@plt>
  403c48:	cbz	w0, 403c50 <ferror@plt+0x2620>
  403c4c:	strb	wzr, [x29, #112]
  403c50:	strb	w28, [x29, #124]
  403c54:	cbnz	w19, 403bac <ferror@plt+0x257c>
  403c58:	mov	x0, #0x1                   	// #1
  403c5c:	str	x0, [x21, #8]
  403c60:	cmp	x22, #0x2
  403c64:	add	x25, x20, #0x30
  403c68:	mov	x19, #0x0                   	// #0
  403c6c:	mov	x27, #0x2                   	// #2
  403c70:	b.ls	403cf4 <ferror@plt+0x26c4>  // b.plast
  403c74:	nop
  403c78:	ldrb	w26, [x25, #16]
  403c7c:	add	x1, x19, x19, lsl #1
  403c80:	add	x1, x20, x1, lsl #4
  403c84:	cbz	w26, 403cb8 <ferror@plt+0x2688>
  403c88:	ldrb	w0, [x1, #16]
  403c8c:	cbz	w0, 403cb8 <ferror@plt+0x2688>
  403c90:	ldr	w0, [x1, #20]
  403c94:	ldr	w1, [x25, #20]
  403c98:	cmp	w1, w0
  403c9c:	b.eq	403cd8 <ferror@plt+0x26a8>  // b.none
  403ca0:	cbz	x19, 403fec <ferror@plt+0x29bc>
  403ca4:	ldr	x1, [x21, x19, lsl #3]
  403ca8:	sub	x19, x19, x1
  403cac:	add	x1, x19, x19, lsl #1
  403cb0:	add	x1, x20, x1, lsl #4
  403cb4:	cbnz	w26, 403c88 <ferror@plt+0x2658>
  403cb8:	ldr	x0, [x1, #8]
  403cbc:	ldr	x2, [x25, #8]
  403cc0:	cmp	x2, x0
  403cc4:	b.ne	403ca0 <ferror@plt+0x2670>  // b.any
  403cc8:	ldr	x1, [x1]
  403ccc:	ldr	x0, [x25]
  403cd0:	bl	4014c0 <memcmp@plt>
  403cd4:	cbnz	w0, 403ca0 <ferror@plt+0x2670>
  403cd8:	add	x19, x19, #0x1
  403cdc:	sub	x0, x27, x19
  403ce0:	str	x0, [x21, x27, lsl #3]
  403ce4:	add	x27, x27, #0x1
  403ce8:	add	x25, x25, #0x30
  403cec:	cmp	x22, x27
  403cf0:	b.ne	403c78 <ferror@plt+0x2648>  // b.any
  403cf4:	ldr	x1, [x29, #104]
  403cf8:	strb	wzr, [x29, #176]
  403cfc:	stur	xzr, [x29, #180]
  403d00:	add	x27, x29, #0xf4
  403d04:	strb	wzr, [x29, #188]
  403d08:	add	x26, x29, #0xb4
  403d0c:	str	xzr, [x1]
  403d10:	mov	w0, #0x0                   	// #0
  403d14:	str	x24, [x29, #192]
  403d18:	mov	x23, #0x0                   	// #0
  403d1c:	strb	wzr, [x29, #240]
  403d20:	mov	w25, #0x1                   	// #1
  403d24:	stur	xzr, [x29, #244]
  403d28:	strb	wzr, [x29, #252]
  403d2c:	str	x24, [x29, #256]
  403d30:	cbz	w0, 404110 <ferror@plt+0x2ae0>
  403d34:	ldrb	w0, [x29, #272]
  403d38:	cbnz	w0, 404224 <ferror@plt+0x2bf4>
  403d3c:	add	x0, x23, x23, lsl #1
  403d40:	add	x0, x20, x0, lsl #4
  403d44:	ldr	x1, [x0, #8]
  403d48:	ldr	x19, [x29, #264]
  403d4c:	cmp	x1, x19
  403d50:	b.eq	403f64 <ferror@plt+0x2934>  // b.none
  403d54:	cbnz	x23, 403ff4 <ferror@plt+0x29c4>
  403d58:	ldrb	w0, [x29, #188]
  403d5c:	cbnz	w0, 404210 <ferror@plt+0x2be0>
  403d60:	ldrb	w0, [x29, #176]
  403d64:	ldr	x19, [x29, #192]
  403d68:	cbnz	w0, 404174 <ferror@plt+0x2b44>
  403d6c:	ldrb	w1, [x19]
  403d70:	adrp	x0, 406000 <ferror@plt+0x49d0>
  403d74:	add	x0, x0, #0xe0
  403d78:	ubfx	x2, x1, #5, #3
  403d7c:	ldr	w0, [x0, x2, lsl #2]
  403d80:	lsr	w0, w0, w1
  403d84:	tbz	w0, #0, 404164 <ferror@plt+0x2b34>
  403d88:	mov	x0, #0x1                   	// #1
  403d8c:	str	x0, [x29, #200]
  403d90:	ldrb	w1, [x19]
  403d94:	strb	w0, [x29, #188]
  403d98:	strb	w0, [x29, #208]
  403d9c:	mov	w19, w1
  403da0:	str	w1, [x29, #212]
  403da4:	cbz	w19, 404070 <ferror@plt+0x2a40>
  403da8:	ldr	x19, [x29, #192]
  403dac:	strb	wzr, [x29, #188]
  403db0:	ldr	x0, [x29, #200]
  403db4:	strb	wzr, [x29, #252]
  403db8:	ldr	x24, [x29, #256]
  403dbc:	add	x19, x19, x0
  403dc0:	ldr	x0, [x29, #264]
  403dc4:	str	x19, [x29, #192]
  403dc8:	add	x24, x24, x0
  403dcc:	ldrb	w0, [x29, #240]
  403dd0:	str	x24, [x29, #256]
  403dd4:	cbz	w0, 403f9c <ferror@plt+0x296c>
  403dd8:	bl	401540 <__ctype_get_mb_cur_max@plt>
  403ddc:	mov	x1, x0
  403de0:	mov	x0, x24
  403de4:	bl	402ef8 <ferror@plt+0x18c8>
  403de8:	mov	x2, x0
  403dec:	add	x0, x29, #0xf0
  403df0:	mov	x1, x24
  403df4:	add	x3, x29, #0xf4
  403df8:	add	x0, x0, #0x24
  403dfc:	bl	4036f0 <ferror@plt+0x20c0>
  403e00:	str	x0, [x29, #264]
  403e04:	cmn	x0, #0x1
  403e08:	b.eq	404150 <ferror@plt+0x2b20>  // b.none
  403e0c:	cmn	x0, #0x2
  403e10:	b.eq	4041d8 <ferror@plt+0x2ba8>  // b.none
  403e14:	cbz	x0, 4041f0 <ferror@plt+0x2bc0>
  403e18:	ldr	w19, [x29, #276]
  403e1c:	add	x0, x29, #0xf4
  403e20:	strb	w25, [x29, #272]
  403e24:	bl	4014b0 <mbsinit@plt>
  403e28:	cbz	w0, 403e30 <ferror@plt+0x2800>
  403e2c:	strb	wzr, [x29, #240]
  403e30:	strb	w25, [x29, #252]
  403e34:	cbz	w19, 403e7c <ferror@plt+0x284c>
  403e38:	add	x0, x23, x23, lsl #1
  403e3c:	add	x0, x20, x0, lsl #4
  403e40:	ldrb	w1, [x0, #16]
  403e44:	cbz	w1, 403d44 <ferror@plt+0x2714>
  403e48:	ldr	w0, [x0, #20]
  403e4c:	cmp	w0, w19
  403e50:	b.ne	403d54 <ferror@plt+0x2724>  // b.any
  403e54:	ldp	x24, x19, [x29, #256]
  403e58:	strb	wzr, [x29, #252]
  403e5c:	add	x23, x23, #0x1
  403e60:	cmp	x22, x23
  403e64:	add	x24, x24, x19
  403e68:	str	x24, [x29, #256]
  403e6c:	b.ne	403f94 <ferror@plt+0x2964>  // b.any
  403e70:	ldr	x1, [x29, #104]
  403e74:	ldr	x0, [x29, #192]
  403e78:	str	x0, [x1]
  403e7c:	mov	x0, x20
  403e80:	bl	405448 <ferror@plt+0x3e18>
  403e84:	mov	sp, x29
  403e88:	mov	w0, #0x1                   	// #1
  403e8c:	ldp	x19, x20, [sp, #16]
  403e90:	ldp	x21, x22, [sp, #32]
  403e94:	ldp	x23, x24, [sp, #48]
  403e98:	ldp	x25, x26, [sp, #64]
  403e9c:	ldp	x27, x28, [sp, #80]
  403ea0:	ldp	x29, x30, [sp], #304
  403ea4:	ret
  403ea8:	mov	sp, x29
  403eac:	mov	w0, #0x0                   	// #0
  403eb0:	ldp	x19, x20, [sp, #16]
  403eb4:	ldp	x21, x22, [sp, #32]
  403eb8:	ldp	x23, x24, [sp, #48]
  403ebc:	ldp	x25, x26, [sp, #64]
  403ec0:	ldp	x27, x28, [sp, #80]
  403ec4:	ldp	x29, x30, [sp], #304
  403ec8:	ret
  403ecc:	bl	405400 <ferror@plt+0x3dd0>
  403ed0:	mov	x20, x0
  403ed4:	b	403b40 <ferror@plt+0x2510>
  403ed8:	mov	x0, x27
  403edc:	bl	4014b0 <mbsinit@plt>
  403ee0:	cbz	w0, 404280 <ferror@plt+0x2c50>
  403ee4:	mov	w0, #0x1                   	// #1
  403ee8:	strb	w0, [x29, #112]
  403eec:	b	403bf4 <ferror@plt+0x25c4>
  403ef0:	add	x4, x25, #0x18
  403ef4:	mov	x0, x4
  403ef8:	bl	401300 <memcpy@plt>
  403efc:	ldrb	w3, [x29, #144]
  403f00:	ldr	x2, [x29, #136]
  403f04:	str	x0, [x25]
  403f08:	b	403bc4 <ferror@plt+0x2594>
  403f0c:	mov	x0, #0x1                   	// #1
  403f10:	mov	w3, #0x0                   	// #0
  403f14:	strb	w0, [x29, #124]
  403f18:	str	x0, [x29, #136]
  403f1c:	strb	wzr, [x29, #144]
  403f20:	b	403bb0 <ferror@plt+0x2580>
  403f24:	ldr	x0, [x29, #128]
  403f28:	bl	401320 <strlen@plt>
  403f2c:	str	x0, [x29, #136]
  403f30:	mov	w1, #0x1                   	// #1
  403f34:	mov	w3, #0x0                   	// #0
  403f38:	strb	w1, [x29, #124]
  403f3c:	strb	wzr, [x29, #144]
  403f40:	b	403bb0 <ferror@plt+0x2580>
  403f44:	ldr	x0, [x29, #128]
  403f48:	mov	x1, #0x1                   	// #1
  403f4c:	str	x1, [x29, #136]
  403f50:	ldrb	w0, [x0]
  403f54:	cbnz	w0, 4042a0 <ferror@plt+0x2c70>
  403f58:	ldr	w19, [x29, #148]
  403f5c:	cbz	w19, 403c38 <ferror@plt+0x2608>
  403f60:	bl	403aa0 <ferror@plt+0x2470>
  403f64:	ldr	x0, [x0]
  403f68:	mov	x2, x19
  403f6c:	ldr	x24, [x29, #256]
  403f70:	mov	x1, x24
  403f74:	bl	4014c0 <memcmp@plt>
  403f78:	cbnz	w0, 403d54 <ferror@plt+0x2724>
  403f7c:	add	x24, x24, x19
  403f80:	strb	wzr, [x29, #252]
  403f84:	str	x24, [x29, #256]
  403f88:	add	x23, x23, #0x1
  403f8c:	cmp	x22, x23
  403f90:	b.eq	403e70 <ferror@plt+0x2840>  // b.none
  403f94:	ldrb	w0, [x29, #240]
  403f98:	cbnz	w0, 403dd8 <ferror@plt+0x27a8>
  403f9c:	ldrb	w2, [x24]
  403fa0:	adrp	x1, 406000 <ferror@plt+0x49d0>
  403fa4:	add	x1, x1, #0xe0
  403fa8:	ubfx	x0, x2, #5, #3
  403fac:	ldr	w0, [x1, x0, lsl #2]
  403fb0:	lsr	w0, w0, w2
  403fb4:	tbz	w0, #0, 403fd8 <ferror@plt+0x29a8>
  403fb8:	mov	x0, #0x1                   	// #1
  403fbc:	str	x0, [x29, #264]
  403fc0:	ldrb	w1, [x24]
  403fc4:	strb	w0, [x29, #252]
  403fc8:	mov	w19, w1
  403fcc:	strb	w0, [x29, #272]
  403fd0:	str	w1, [x29, #276]
  403fd4:	b	403e34 <ferror@plt+0x2804>
  403fd8:	mov	x0, x27
  403fdc:	bl	4014b0 <mbsinit@plt>
  403fe0:	cbz	w0, 404280 <ferror@plt+0x2c50>
  403fe4:	strb	w25, [x29, #240]
  403fe8:	b	403dd8 <ferror@plt+0x27a8>
  403fec:	str	x27, [x21, x27, lsl #3]
  403ff0:	b	403ce4 <ferror@plt+0x26b4>
  403ff4:	ldr	x24, [x21, x23, lsl #3]
  403ff8:	sub	x28, x23, x24
  403ffc:	cbz	x24, 404108 <ferror@plt+0x2ad8>
  404000:	ldrb	w0, [x29, #188]
  404004:	cbz	w0, 40422c <ferror@plt+0x2bfc>
  404008:	ldrb	w0, [x29, #208]
  40400c:	cbnz	w0, 404074 <ferror@plt+0x2a44>
  404010:	ldr	x19, [x29, #192]
  404014:	strb	wzr, [x29, #188]
  404018:	ldr	x0, [x29, #200]
  40401c:	subs	x24, x24, #0x1
  404020:	add	x19, x19, x0
  404024:	str	x19, [x29, #192]
  404028:	b.eq	404104 <ferror@plt+0x2ad4>  // b.none
  40402c:	ldrb	w0, [x29, #176]
  404030:	cbnz	w0, 404090 <ferror@plt+0x2a60>
  404034:	ldrb	w2, [x19]
  404038:	adrp	x1, 406000 <ferror@plt+0x49d0>
  40403c:	add	x1, x1, #0xe0
  404040:	ubfx	x0, x2, #5, #3
  404044:	ldr	w0, [x1, x0, lsl #2]
  404048:	lsr	w0, w0, w2
  40404c:	tbz	w0, #0, 404080 <ferror@plt+0x2a50>
  404050:	mov	x0, #0x1                   	// #1
  404054:	str	x0, [x29, #200]
  404058:	ldrb	w1, [x19]
  40405c:	strb	w0, [x29, #188]
  404060:	strb	w0, [x29, #208]
  404064:	mov	w19, w1
  404068:	str	w1, [x29, #212]
  40406c:	cbnz	w19, 404010 <ferror@plt+0x29e0>
  404070:	bl	4014a0 <abort@plt>
  404074:	ldr	w19, [x29, #212]
  404078:	cbnz	w19, 404010 <ferror@plt+0x29e0>
  40407c:	b	404070 <ferror@plt+0x2a40>
  404080:	mov	x0, x26
  404084:	bl	4014b0 <mbsinit@plt>
  404088:	cbz	w0, 404280 <ferror@plt+0x2c50>
  40408c:	strb	w25, [x29, #176]
  404090:	bl	401540 <__ctype_get_mb_cur_max@plt>
  404094:	mov	x1, x0
  404098:	mov	x0, x19
  40409c:	bl	402ef8 <ferror@plt+0x18c8>
  4040a0:	mov	x2, x0
  4040a4:	add	x0, x29, #0xb0
  4040a8:	mov	x1, x19
  4040ac:	add	x3, x29, #0xb4
  4040b0:	add	x0, x0, #0x24
  4040b4:	bl	4036f0 <ferror@plt+0x20c0>
  4040b8:	str	x0, [x29, #200]
  4040bc:	cmn	x0, #0x1
  4040c0:	b.eq	4040f4 <ferror@plt+0x2ac4>  // b.none
  4040c4:	cmn	x0, #0x2
  4040c8:	b.eq	404118 <ferror@plt+0x2ae8>  // b.none
  4040cc:	cbz	x0, 404130 <ferror@plt+0x2b00>
  4040d0:	ldr	w19, [x29, #212]
  4040d4:	add	x0, x29, #0xb4
  4040d8:	strb	w25, [x29, #208]
  4040dc:	bl	4014b0 <mbsinit@plt>
  4040e0:	cbz	w0, 4040e8 <ferror@plt+0x2ab8>
  4040e4:	strb	wzr, [x29, #176]
  4040e8:	strb	w25, [x29, #188]
  4040ec:	cbnz	w19, 404010 <ferror@plt+0x29e0>
  4040f0:	b	404070 <ferror@plt+0x2a40>
  4040f4:	mov	x0, #0x1                   	// #1
  4040f8:	str	x0, [x29, #200]
  4040fc:	strb	wzr, [x29, #208]
  404100:	b	404010 <ferror@plt+0x29e0>
  404104:	mov	x23, x28
  404108:	ldrb	w0, [x29, #252]
  40410c:	cbnz	w0, 403d34 <ferror@plt+0x2704>
  404110:	ldr	x24, [x29, #256]
  404114:	b	403f94 <ferror@plt+0x2964>
  404118:	ldr	x19, [x29, #192]
  40411c:	mov	x0, x19
  404120:	bl	401320 <strlen@plt>
  404124:	str	x0, [x29, #200]
  404128:	strb	wzr, [x29, #208]
  40412c:	b	404014 <ferror@plt+0x29e4>
  404130:	ldr	x19, [x29, #192]
  404134:	mov	x0, #0x1                   	// #1
  404138:	str	x0, [x29, #200]
  40413c:	ldrb	w0, [x19]
  404140:	cbnz	w0, 4042a0 <ferror@plt+0x2c70>
  404144:	ldr	w19, [x29, #212]
  404148:	cbz	w19, 4040d4 <ferror@plt+0x2aa4>
  40414c:	bl	403aa0 <ferror@plt+0x2470>
  404150:	mov	x0, #0x1                   	// #1
  404154:	strb	w0, [x29, #252]
  404158:	str	x0, [x29, #264]
  40415c:	strb	wzr, [x29, #272]
  404160:	b	403d3c <ferror@plt+0x270c>
  404164:	mov	x0, x26
  404168:	bl	4014b0 <mbsinit@plt>
  40416c:	cbz	w0, 404280 <ferror@plt+0x2c50>
  404170:	strb	w25, [x29, #176]
  404174:	bl	401540 <__ctype_get_mb_cur_max@plt>
  404178:	mov	x1, x0
  40417c:	mov	x0, x19
  404180:	bl	402ef8 <ferror@plt+0x18c8>
  404184:	mov	x2, x0
  404188:	add	x0, x29, #0xb0
  40418c:	mov	x1, x19
  404190:	add	x3, x29, #0xb4
  404194:	add	x0, x0, #0x24
  404198:	bl	4036f0 <ferror@plt+0x20c0>
  40419c:	str	x0, [x29, #200]
  4041a0:	cmn	x0, #0x1
  4041a4:	b.eq	404234 <ferror@plt+0x2c04>  // b.none
  4041a8:	cmn	x0, #0x2
  4041ac:	b.eq	404248 <ferror@plt+0x2c18>  // b.none
  4041b0:	cbz	x0, 404260 <ferror@plt+0x2c30>
  4041b4:	ldr	w19, [x29, #212]
  4041b8:	add	x0, x29, #0xb4
  4041bc:	strb	w25, [x29, #208]
  4041c0:	bl	4014b0 <mbsinit@plt>
  4041c4:	cbz	w0, 4041cc <ferror@plt+0x2b9c>
  4041c8:	strb	wzr, [x29, #176]
  4041cc:	strb	w25, [x29, #188]
  4041d0:	cbnz	w19, 403da8 <ferror@plt+0x2778>
  4041d4:	b	404070 <ferror@plt+0x2a40>
  4041d8:	ldr	x0, [x29, #256]
  4041dc:	bl	401320 <strlen@plt>
  4041e0:	strb	w25, [x29, #252]
  4041e4:	str	x0, [x29, #264]
  4041e8:	strb	wzr, [x29, #272]
  4041ec:	b	403d3c <ferror@plt+0x270c>
  4041f0:	ldr	x24, [x29, #256]
  4041f4:	mov	x0, #0x1                   	// #1
  4041f8:	str	x0, [x29, #264]
  4041fc:	ldrb	w0, [x24]
  404200:	cbnz	w0, 4042a0 <ferror@plt+0x2c70>
  404204:	ldr	w19, [x29, #276]
  404208:	cbz	w19, 403e1c <ferror@plt+0x27ec>
  40420c:	bl	403aa0 <ferror@plt+0x2470>
  404210:	ldrb	w0, [x29, #208]
  404214:	cbz	w0, 403da8 <ferror@plt+0x2778>
  404218:	ldr	w19, [x29, #212]
  40421c:	cbnz	w19, 403da8 <ferror@plt+0x2778>
  404220:	b	404070 <ferror@plt+0x2a40>
  404224:	ldr	w19, [x29, #276]
  404228:	b	403e34 <ferror@plt+0x2804>
  40422c:	ldr	x19, [x29, #192]
  404230:	b	40402c <ferror@plt+0x29fc>
  404234:	mov	x0, #0x1                   	// #1
  404238:	str	x0, [x29, #200]
  40423c:	strb	wzr, [x29, #208]
  404240:	ldr	x19, [x29, #192]
  404244:	b	403dac <ferror@plt+0x277c>
  404248:	ldr	x19, [x29, #192]
  40424c:	mov	x0, x19
  404250:	bl	401320 <strlen@plt>
  404254:	str	x0, [x29, #200]
  404258:	strb	wzr, [x29, #208]
  40425c:	b	403dac <ferror@plt+0x277c>
  404260:	ldr	x19, [x29, #192]
  404264:	mov	x0, #0x1                   	// #1
  404268:	str	x0, [x29, #200]
  40426c:	ldrb	w0, [x19]
  404270:	cbnz	w0, 4042a0 <ferror@plt+0x2c70>
  404274:	ldr	w19, [x29, #212]
  404278:	cbz	w19, 4041b8 <ferror@plt+0x2b88>
  40427c:	bl	403aa0 <ferror@plt+0x2470>
  404280:	adrp	x3, 406000 <ferror@plt+0x49d0>
  404284:	adrp	x1, 406000 <ferror@plt+0x49d0>
  404288:	adrp	x0, 406000 <ferror@plt+0x49d0>
  40428c:	add	x3, x3, #0x100
  404290:	add	x1, x1, #0x0
  404294:	add	x0, x0, #0x28
  404298:	mov	w2, #0x96                  	// #150
  40429c:	bl	4015d0 <__assert_fail@plt>
  4042a0:	adrp	x3, 406000 <ferror@plt+0x49d0>
  4042a4:	adrp	x1, 406000 <ferror@plt+0x49d0>
  4042a8:	adrp	x0, 406000 <ferror@plt+0x49d0>
  4042ac:	add	x3, x3, #0x100
  4042b0:	add	x1, x1, #0x0
  4042b4:	add	x0, x0, #0x40
  4042b8:	mov	w2, #0xb2                  	// #178
  4042bc:	bl	4015d0 <__assert_fail@plt>
  4042c0:	stp	x29, x30, [sp, #-448]!
  4042c4:	mov	x29, sp
  4042c8:	stp	x21, x22, [sp, #32]
  4042cc:	mov	x21, x0
  4042d0:	stp	x23, x24, [sp, #48]
  4042d4:	mov	x24, x1
  4042d8:	bl	401540 <__ctype_get_mb_cur_max@plt>
  4042dc:	cmp	x0, #0x1
  4042e0:	b.hi	404400 <ferror@plt+0x2dd0>  // b.pmore
  4042e4:	stp	x25, x26, [sp, #64]
  4042e8:	mov	x0, x21
  4042ec:	ldrb	w25, [x24]
  4042f0:	cbz	w25, 404708 <ferror@plt+0x30d8>
  4042f4:	stp	x19, x20, [sp, #16]
  4042f8:	ldrb	w20, [x21]
  4042fc:	cbz	w20, 4043e4 <ferror@plt+0x2db4>
  404300:	mov	x26, x24
  404304:	mov	x22, #0x0                   	// #0
  404308:	mov	x2, #0x0                   	// #0
  40430c:	mov	w0, #0x1                   	// #1
  404310:	stp	x27, x28, [sp, #80]
  404314:	mov	x27, #0x0                   	// #0
  404318:	b	404370 <ferror@plt+0x2d40>
  40431c:	cbz	x26, 40433c <ferror@plt+0x2d0c>
  404320:	mov	x0, x26
  404324:	sub	x1, x19, x27
  404328:	bl	401360 <strnlen@plt>
  40432c:	add	x26, x26, x0
  404330:	ldrb	w0, [x26]
  404334:	cbnz	w0, 4046fc <ferror@plt+0x30cc>
  404338:	mov	x27, x19
  40433c:	mov	x0, x24
  404340:	bl	401320 <strlen@plt>
  404344:	add	x3, sp, #0x180
  404348:	mov	x2, x0
  40434c:	mov	x1, x24
  404350:	mov	x0, x23
  404354:	bl	403948 <ferror@plt+0x2318>
  404358:	ands	w0, w0, #0xff
  40435c:	b.ne	404e28 <ferror@plt+0x37f8>  // b.any
  404360:	ldrb	w20, [x23]
  404364:	mov	x26, #0x0                   	// #0
  404368:	mov	x21, x23
  40436c:	mov	x2, x19
  404370:	add	x22, x22, #0x1
  404374:	cmp	w25, w20
  404378:	add	x19, x2, #0x1
  40437c:	add	x23, x21, #0x1
  404380:	b.eq	4043b0 <ferror@plt+0x2d80>  // b.none
  404384:	ldrb	w20, [x23]
  404388:	cbz	w20, 4043e0 <ferror@plt+0x2db0>
  40438c:	cmp	x22, #0x9
  404390:	cset	w1, hi  // hi = pmore
  404394:	ands	w21, w0, w1
  404398:	b.eq	404368 <ferror@plt+0x2d38>  // b.none
  40439c:	add	x0, x22, x22, lsl #2
  4043a0:	cmp	x19, x0
  4043a4:	b.cs	40431c <ferror@plt+0x2cec>  // b.hs, b.nlast
  4043a8:	mov	w0, w21
  4043ac:	b	404368 <ferror@plt+0x2d38>
  4043b0:	ldrb	w1, [x24, #1]
  4043b4:	cbz	w1, 404c48 <ferror@plt+0x3618>
  4043b8:	sub	x4, x21, x2
  4043bc:	sub	x3, x24, x2
  4043c0:	b	4043d8 <ferror@plt+0x2da8>
  4043c4:	add	x19, x19, #0x1
  4043c8:	cmp	w2, w1
  4043cc:	b.ne	404384 <ferror@plt+0x2d54>  // b.any
  4043d0:	ldrb	w1, [x3, x19]
  4043d4:	cbz	w1, 404c48 <ferror@plt+0x3618>
  4043d8:	ldrb	w2, [x4, x19]
  4043dc:	cbnz	w2, 4043c4 <ferror@plt+0x2d94>
  4043e0:	ldp	x27, x28, [sp, #80]
  4043e4:	mov	x0, #0x0                   	// #0
  4043e8:	ldp	x19, x20, [sp, #16]
  4043ec:	ldp	x25, x26, [sp, #64]
  4043f0:	ldp	x21, x22, [sp, #32]
  4043f4:	ldp	x23, x24, [sp, #48]
  4043f8:	ldp	x29, x30, [sp], #448
  4043fc:	ret
  404400:	stp	x19, x20, [sp, #16]
  404404:	adrp	x23, 406000 <ferror@plt+0x49d0>
  404408:	add	x23, x23, #0xe0
  40440c:	ldrb	w1, [x24]
  404410:	add	x19, sp, #0x84
  404414:	strb	wzr, [sp, #128]
  404418:	stur	xzr, [sp, #132]
  40441c:	ubfx	x0, x1, #5, #3
  404420:	strb	wzr, [sp, #140]
  404424:	str	x24, [sp, #144]
  404428:	ldr	w0, [x23, x0, lsl #2]
  40442c:	lsr	w0, w0, w1
  404430:	tbz	w0, #0, 404cdc <ferror@plt+0x36ac>
  404434:	mov	x0, #0x1                   	// #1
  404438:	strb	w0, [sp, #140]
  40443c:	str	x0, [sp, #152]
  404440:	mov	w19, w1
  404444:	strb	w0, [sp, #160]
  404448:	str	w1, [sp, #164]
  40444c:	cbz	w19, 40471c <ferror@plt+0x30ec>
  404450:	stp	x25, x26, [sp, #64]
  404454:	stp	x27, x28, [sp, #80]
  404458:	mov	w0, #0x1                   	// #1
  40445c:	str	w0, [sp, #116]
  404460:	add	x0, sp, #0x200
  404464:	strb	wzr, [sp, #256]
  404468:	add	x27, sp, #0x144
  40446c:	str	xzr, [sp, #120]
  404470:	add	x25, sp, #0x184
  404474:	stur	xzr, [x0, #-252]
  404478:	mov	x22, x21
  40447c:	ldrb	w0, [sp, #256]
  404480:	add	x20, sp, #0x100
  404484:	strb	wzr, [sp, #192]
  404488:	mov	x26, #0x0                   	// #0
  40448c:	stur	xzr, [sp, #196]
  404490:	mov	x19, #0x0                   	// #0
  404494:	strb	wzr, [sp, #204]
  404498:	str	x24, [sp, #208]
  40449c:	strb	wzr, [sp, #268]
  4044a0:	str	x21, [sp, #272]
  4044a4:	cbnz	w0, 404764 <ferror@plt+0x3134>
  4044a8:	ldrb	w1, [x22]
  4044ac:	ubfx	x0, x1, #5, #3
  4044b0:	ldr	w0, [x23, x0, lsl #2]
  4044b4:	lsr	w0, w0, w1
  4044b8:	tbz	w0, #0, 404988 <ferror@plt+0x3358>
  4044bc:	mov	x0, #0x1                   	// #1
  4044c0:	str	x0, [sp, #280]
  4044c4:	ldrb	w1, [x22]
  4044c8:	strb	w0, [sp, #268]
  4044cc:	mov	w22, w1
  4044d0:	strb	w0, [sp, #288]
  4044d4:	str	w1, [sp, #292]
  4044d8:	cbz	w22, 404848 <ferror@plt+0x3218>
  4044dc:	cmp	x26, #0x9
  4044e0:	ldr	w1, [sp, #116]
  4044e4:	cset	w0, hi  // hi = pmore
  4044e8:	ands	w0, w1, w0
  4044ec:	b.eq	404980 <ferror@plt+0x3350>  // b.none
  4044f0:	add	x1, x26, x26, lsl #2
  4044f4:	cmp	x19, x1
  4044f8:	b.cs	4049ac <ferror@plt+0x337c>  // b.hs, b.nlast
  4044fc:	add	x19, x19, #0x1
  404500:	str	w0, [sp, #116]
  404504:	ldrb	w0, [sp, #160]
  404508:	cbz	w0, 4048c4 <ferror@plt+0x3294>
  40450c:	ldr	w0, [sp, #164]
  404510:	ldr	w1, [sp, #292]
  404514:	cmp	w1, w0
  404518:	b.ne	404744 <ferror@plt+0x3114>  // b.any
  40451c:	ldrb	w6, [x24]
  404520:	ldp	x2, x0, [sp, #272]
  404524:	str	x0, [sp, #344]
  404528:	ldp	x4, x5, [sp, #256]
  40452c:	ubfx	x0, x6, #5, #3
  404530:	ldr	x1, [sp, #344]
  404534:	stp	x4, x5, [sp, #320]
  404538:	ldr	w0, [x23, x0, lsl #2]
  40453c:	add	x1, x1, x2
  404540:	strb	wzr, [sp, #384]
  404544:	strb	wzr, [sp, #396]
  404548:	str	x24, [sp, #400]
  40454c:	lsr	w0, w0, w6
  404550:	ldp	x4, x5, [sp, #288]
  404554:	str	xzr, [x25]
  404558:	ldp	x2, x3, [sp, #304]
  40455c:	strb	wzr, [sp, #332]
  404560:	str	x1, [sp, #336]
  404564:	stp	x4, x5, [sp, #352]
  404568:	stp	x2, x3, [sp, #368]
  40456c:	tbz	w0, #0, 404c68 <ferror@plt+0x3638>
  404570:	mov	w28, w6
  404574:	mov	x0, #0x1                   	// #1
  404578:	strb	w0, [sp, #396]
  40457c:	str	x0, [sp, #408]
  404580:	strb	w0, [sp, #416]
  404584:	str	w6, [sp, #420]
  404588:	cbz	w28, 404efc <ferror@plt+0x38cc>
  40458c:	ldr	x28, [sp, #400]
  404590:	add	x1, sp, #0x1a4
  404594:	ldr	x0, [sp, #408]
  404598:	str	x1, [sp, #104]
  40459c:	strb	wzr, [sp, #396]
  4045a0:	add	x19, x19, #0x1
  4045a4:	add	x28, x28, x0
  4045a8:	ldrb	w0, [sp, #384]
  4045ac:	str	x28, [sp, #400]
  4045b0:	mov	w22, #0x1                   	// #1
  4045b4:	mov	x20, #0x1                   	// #1
  4045b8:	cbnz	w0, 404680 <ferror@plt+0x3050>
  4045bc:	nop
  4045c0:	ldrb	w1, [x28]
  4045c4:	ubfx	x0, x1, #5, #3
  4045c8:	ldr	w0, [x23, x0, lsl #2]
  4045cc:	lsr	w0, w0, w1
  4045d0:	tbz	w0, #0, 404878 <ferror@plt+0x3248>
  4045d4:	str	x20, [sp, #408]
  4045d8:	ldrb	w0, [x28]
  4045dc:	strb	w20, [sp, #396]
  4045e0:	strb	w20, [sp, #416]
  4045e4:	mov	w28, w0
  4045e8:	str	w0, [sp, #420]
  4045ec:	cbz	w28, 4046dc <ferror@plt+0x30ac>
  4045f0:	ldrb	w0, [sp, #332]
  4045f4:	cbnz	w0, 404868 <ferror@plt+0x3238>
  4045f8:	ldrb	w0, [sp, #320]
  4045fc:	ldr	x28, [sp, #336]
  404600:	cbnz	w0, 4047ec <ferror@plt+0x31bc>
  404604:	ldrb	w1, [x28]
  404608:	ubfx	x0, x1, #5, #3
  40460c:	ldr	w0, [x23, x0, lsl #2]
  404610:	lsr	w0, w0, w1
  404614:	tbz	w0, #0, 4047dc <ferror@plt+0x31ac>
  404618:	str	x20, [sp, #344]
  40461c:	ldrb	w0, [x28]
  404620:	strb	w20, [sp, #332]
  404624:	mov	w28, w0
  404628:	strb	w20, [sp, #352]
  40462c:	str	w0, [sp, #356]
  404630:	cbz	w28, 404848 <ferror@plt+0x3218>
  404634:	ldrb	w0, [sp, #416]
  404638:	cbz	w0, 404734 <ferror@plt+0x3104>
  40463c:	ldr	w0, [sp, #420]
  404640:	cmp	w0, w28
  404644:	cset	w0, ne  // ne = any
  404648:	add	x1, x19, #0x1
  40464c:	cbnz	w0, 404744 <ferror@plt+0x3114>
  404650:	mov	x19, x1
  404654:	strb	wzr, [sp, #332]
  404658:	ldp	x0, x1, [sp, #336]
  40465c:	strb	wzr, [sp, #396]
  404660:	ldr	x28, [sp, #400]
  404664:	add	x0, x0, x1
  404668:	str	x0, [sp, #336]
  40466c:	ldr	x1, [sp, #408]
  404670:	ldrb	w0, [sp, #384]
  404674:	add	x28, x28, x1
  404678:	str	x28, [sp, #400]
  40467c:	cbz	w0, 4045c0 <ferror@plt+0x2f90>
  404680:	bl	401540 <__ctype_get_mb_cur_max@plt>
  404684:	mov	x1, x0
  404688:	mov	x0, x28
  40468c:	bl	402ef8 <ferror@plt+0x18c8>
  404690:	mov	x2, x0
  404694:	mov	x3, x25
  404698:	ldr	x0, [sp, #104]
  40469c:	mov	x1, x28
  4046a0:	bl	4036f0 <ferror@plt+0x20c0>
  4046a4:	str	x0, [sp, #408]
  4046a8:	cmn	x0, #0x1
  4046ac:	b.eq	4048dc <ferror@plt+0x32ac>  // b.none
  4046b0:	cmn	x0, #0x2
  4046b4:	b.eq	4048ec <ferror@plt+0x32bc>  // b.none
  4046b8:	cbz	x0, 40492c <ferror@plt+0x32fc>
  4046bc:	ldr	w28, [sp, #420]
  4046c0:	mov	x0, x25
  4046c4:	strb	w22, [sp, #416]
  4046c8:	bl	4014b0 <mbsinit@plt>
  4046cc:	cbz	w0, 4046d4 <ferror@plt+0x30a4>
  4046d0:	strb	wzr, [sp, #384]
  4046d4:	strb	w22, [sp, #396]
  4046d8:	cbnz	w28, 4045f0 <ferror@plt+0x2fc0>
  4046dc:	ldp	x19, x20, [sp, #16]
  4046e0:	ldp	x21, x22, [sp, #32]
  4046e4:	ldp	x23, x24, [sp, #48]
  4046e8:	ldp	x25, x26, [sp, #64]
  4046ec:	ldp	x27, x28, [sp, #80]
  4046f0:	ldr	x0, [sp, #272]
  4046f4:	ldp	x29, x30, [sp], #448
  4046f8:	ret
  4046fc:	mov	w0, w21
  404700:	mov	x27, x19
  404704:	b	404368 <ferror@plt+0x2d38>
  404708:	ldp	x21, x22, [sp, #32]
  40470c:	ldp	x23, x24, [sp, #48]
  404710:	ldp	x25, x26, [sp, #64]
  404714:	ldp	x29, x30, [sp], #448
  404718:	ret
  40471c:	mov	x0, x21
  404720:	ldp	x19, x20, [sp, #16]
  404724:	b	4043f0 <ferror@plt+0x2dc0>
  404728:	strb	w20, [sp, #332]
  40472c:	str	x20, [sp, #344]
  404730:	strb	wzr, [sp, #352]
  404734:	ldr	x2, [sp, #344]
  404738:	ldr	x0, [sp, #408]
  40473c:	cmp	x2, x0
  404740:	b.eq	4047c4 <ferror@plt+0x3194>  // b.none
  404744:	ldp	x22, x20, [sp, #272]
  404748:	add	x22, x22, x20
  40474c:	ldrb	w0, [sp, #256]
  404750:	add	x26, x26, #0x1
  404754:	strb	wzr, [sp, #268]
  404758:	add	x20, sp, #0x100
  40475c:	str	x22, [sp, #272]
  404760:	cbz	w0, 4044a8 <ferror@plt+0x2e78>
  404764:	bl	401540 <__ctype_get_mb_cur_max@plt>
  404768:	mov	x1, x0
  40476c:	mov	x0, x22
  404770:	bl	402ef8 <ferror@plt+0x18c8>
  404774:	mov	x1, x22
  404778:	mov	x2, x0
  40477c:	add	x3, x20, #0x4
  404780:	add	x0, x20, #0x24
  404784:	bl	4036f0 <ferror@plt+0x20c0>
  404788:	str	x0, [sp, #280]
  40478c:	cmn	x0, #0x1
  404790:	b.eq	40488c <ferror@plt+0x325c>  // b.none
  404794:	cmn	x0, #0x2
  404798:	b.eq	404c0c <ferror@plt+0x35dc>  // b.none
  40479c:	cbz	x0, 404c28 <ferror@plt+0x35f8>
  4047a0:	ldr	w22, [sp, #292]
  4047a4:	add	x0, x20, #0x4
  4047a8:	mov	w20, #0x1                   	// #1
  4047ac:	strb	w20, [sp, #288]
  4047b0:	bl	4014b0 <mbsinit@plt>
  4047b4:	cbz	w0, 4047bc <ferror@plt+0x318c>
  4047b8:	strb	wzr, [sp, #256]
  4047bc:	strb	w20, [sp, #268]
  4047c0:	b	4044d8 <ferror@plt+0x2ea8>
  4047c4:	ldr	x0, [sp, #336]
  4047c8:	ldr	x1, [sp, #400]
  4047cc:	bl	4014c0 <memcmp@plt>
  4047d0:	cmp	w0, #0x0
  4047d4:	cset	w0, ne  // ne = any
  4047d8:	b	404648 <ferror@plt+0x3018>
  4047dc:	mov	x0, x27
  4047e0:	bl	4014b0 <mbsinit@plt>
  4047e4:	cbz	w0, 404eb4 <ferror@plt+0x3884>
  4047e8:	strb	w22, [sp, #320]
  4047ec:	bl	401540 <__ctype_get_mb_cur_max@plt>
  4047f0:	mov	x1, x0
  4047f4:	mov	x0, x28
  4047f8:	bl	402ef8 <ferror@plt+0x18c8>
  4047fc:	mov	x3, x27
  404800:	mov	x2, x0
  404804:	mov	x1, x28
  404808:	add	x0, sp, #0x164
  40480c:	bl	4036f0 <ferror@plt+0x20c0>
  404810:	str	x0, [sp, #344]
  404814:	cmn	x0, #0x1
  404818:	b.eq	404728 <ferror@plt+0x30f8>  // b.none
  40481c:	cmn	x0, #0x2
  404820:	b.eq	404904 <ferror@plt+0x32d4>  // b.none
  404824:	cbz	x0, 404948 <ferror@plt+0x3318>
  404828:	ldr	w28, [sp, #356]
  40482c:	mov	x0, x27
  404830:	strb	w22, [sp, #352]
  404834:	bl	4014b0 <mbsinit@plt>
  404838:	cbz	w0, 404840 <ferror@plt+0x3210>
  40483c:	strb	wzr, [sp, #320]
  404840:	strb	w22, [sp, #332]
  404844:	cbnz	w28, 404634 <ferror@plt+0x3004>
  404848:	mov	x0, #0x0                   	// #0
  40484c:	ldp	x19, x20, [sp, #16]
  404850:	ldp	x21, x22, [sp, #32]
  404854:	ldp	x23, x24, [sp, #48]
  404858:	ldp	x25, x26, [sp, #64]
  40485c:	ldp	x27, x28, [sp, #80]
  404860:	ldp	x29, x30, [sp], #448
  404864:	ret
  404868:	ldrb	w0, [sp, #352]
  40486c:	cbz	w0, 404734 <ferror@plt+0x3104>
  404870:	ldr	w28, [sp, #356]
  404874:	b	404630 <ferror@plt+0x3000>
  404878:	mov	x0, x25
  40487c:	bl	4014b0 <mbsinit@plt>
  404880:	cbz	w0, 404eb4 <ferror@plt+0x3884>
  404884:	strb	w22, [sp, #384]
  404888:	b	404680 <ferror@plt+0x3050>
  40488c:	mov	x0, #0x1                   	// #1
  404890:	strb	w0, [sp, #268]
  404894:	str	x0, [sp, #280]
  404898:	strb	wzr, [sp, #288]
  40489c:	cmp	x26, #0x9
  4048a0:	ldr	w1, [sp, #116]
  4048a4:	cset	w0, hi  // hi = pmore
  4048a8:	ands	w0, w1, w0
  4048ac:	b.eq	4049a4 <ferror@plt+0x3374>  // b.none
  4048b0:	add	x1, x26, x26, lsl #2
  4048b4:	cmp	x19, x1
  4048b8:	b.cs	4049ac <ferror@plt+0x337c>  // b.hs, b.nlast
  4048bc:	add	x19, x19, #0x1
  4048c0:	str	w0, [sp, #116]
  4048c4:	ldr	x0, [sp, #152]
  4048c8:	ldr	x20, [sp, #280]
  4048cc:	cmp	x20, x0
  4048d0:	b.eq	404964 <ferror@plt+0x3334>  // b.none
  4048d4:	ldr	x22, [sp, #272]
  4048d8:	b	404748 <ferror@plt+0x3118>
  4048dc:	strb	w20, [sp, #396]
  4048e0:	str	x20, [sp, #408]
  4048e4:	strb	wzr, [sp, #416]
  4048e8:	b	4045f0 <ferror@plt+0x2fc0>
  4048ec:	ldr	x0, [sp, #400]
  4048f0:	bl	401320 <strlen@plt>
  4048f4:	strb	w22, [sp, #396]
  4048f8:	str	x0, [sp, #408]
  4048fc:	strb	wzr, [sp, #416]
  404900:	b	4045f0 <ferror@plt+0x2fc0>
  404904:	ldr	x0, [sp, #336]
  404908:	bl	401320 <strlen@plt>
  40490c:	str	x0, [sp, #344]
  404910:	ldr	x0, [sp, #408]
  404914:	strb	w22, [sp, #332]
  404918:	ldr	x2, [sp, #344]
  40491c:	strb	wzr, [sp, #352]
  404920:	cmp	x2, x0
  404924:	b.ne	404744 <ferror@plt+0x3114>  // b.any
  404928:	b	4047c4 <ferror@plt+0x3194>
  40492c:	ldr	x0, [sp, #400]
  404930:	str	x20, [sp, #408]
  404934:	ldrb	w0, [x0]
  404938:	cbnz	w0, 404edc <ferror@plt+0x38ac>
  40493c:	ldr	w28, [sp, #420]
  404940:	cbz	w28, 4046c0 <ferror@plt+0x3090>
  404944:	bl	403aa0 <ferror@plt+0x2470>
  404948:	ldr	x0, [sp, #336]
  40494c:	str	x20, [sp, #344]
  404950:	ldrb	w0, [x0]
  404954:	cbnz	w0, 404edc <ferror@plt+0x38ac>
  404958:	ldr	w28, [sp, #356]
  40495c:	cbz	w28, 40482c <ferror@plt+0x31fc>
  404960:	bl	403aa0 <ferror@plt+0x2470>
  404964:	ldr	x1, [sp, #144]
  404968:	mov	x2, x20
  40496c:	ldr	x22, [sp, #272]
  404970:	mov	x0, x22
  404974:	bl	4014c0 <memcmp@plt>
  404978:	cbnz	w0, 404748 <ferror@plt+0x3118>
  40497c:	b	40451c <ferror@plt+0x2eec>
  404980:	add	x19, x19, #0x1
  404984:	b	404504 <ferror@plt+0x2ed4>
  404988:	add	x20, sp, #0x100
  40498c:	add	x0, x20, #0x4
  404990:	bl	4014b0 <mbsinit@plt>
  404994:	cbz	w0, 404eb4 <ferror@plt+0x3884>
  404998:	mov	w0, #0x1                   	// #1
  40499c:	strb	w0, [sp, #256]
  4049a0:	b	404764 <ferror@plt+0x3134>
  4049a4:	add	x19, x19, #0x1
  4049a8:	b	4048c4 <ferror@plt+0x3294>
  4049ac:	ldr	x0, [sp, #120]
  4049b0:	subs	x22, x19, x0
  4049b4:	ldrb	w0, [sp, #204]
  4049b8:	b.eq	404e90 <ferror@plt+0x3860>  // b.none
  4049bc:	cbz	w0, 404d68 <ferror@plt+0x3738>
  4049c0:	ldrb	w0, [sp, #224]
  4049c4:	cbnz	w0, 404a54 <ferror@plt+0x3424>
  4049c8:	ldr	x20, [sp, #208]
  4049cc:	strb	wzr, [sp, #204]
  4049d0:	ldr	x0, [sp, #216]
  4049d4:	subs	x22, x22, #0x1
  4049d8:	add	x20, x20, x0
  4049dc:	str	x20, [sp, #208]
  4049e0:	mov	x3, x20
  4049e4:	b.eq	404b20 <ferror@plt+0x34f0>  // b.none
  4049e8:	ldrb	w0, [sp, #192]
  4049ec:	add	x28, sp, #0xc0
  4049f0:	cbnz	w0, 404a78 <ferror@plt+0x3448>
  4049f4:	ldrb	w1, [x20]
  4049f8:	ubfx	x0, x1, #5, #3
  4049fc:	ldr	w0, [x23, x0, lsl #2]
  404a00:	lsr	w0, w0, w1
  404a04:	tbz	w0, #0, 404a60 <ferror@plt+0x3430>
  404a08:	mov	x0, #0x1                   	// #1
  404a0c:	str	x0, [sp, #216]
  404a10:	ldrb	w1, [x20]
  404a14:	strb	w0, [sp, #204]
  404a18:	strb	w0, [sp, #224]
  404a1c:	mov	w20, w1
  404a20:	str	w1, [sp, #228]
  404a24:	cbnz	w20, 4049c8 <ferror@plt+0x3398>
  404a28:	ldrb	w0, [sp, #204]
  404a2c:	cbz	w0, 404ea4 <ferror@plt+0x3874>
  404a30:	add	x2, sp, #0x180
  404a34:	mov	x1, x24
  404a38:	mov	x0, x21
  404a3c:	bl	403ac8 <ferror@plt+0x2498>
  404a40:	ands	w0, w0, #0xff
  404a44:	str	w0, [sp, #116]
  404a48:	b.ne	404e28 <ferror@plt+0x37f8>  // b.any
  404a4c:	ldrb	w1, [sp, #288]
  404a50:	b	404bd8 <ferror@plt+0x35a8>
  404a54:	ldr	w20, [sp, #228]
  404a58:	cbnz	w20, 4049c8 <ferror@plt+0x3398>
  404a5c:	b	404a28 <ferror@plt+0x33f8>
  404a60:	add	x28, sp, #0xc0
  404a64:	add	x0, x28, #0x4
  404a68:	bl	4014b0 <mbsinit@plt>
  404a6c:	cbz	w0, 404eb4 <ferror@plt+0x3884>
  404a70:	mov	w0, #0x1                   	// #1
  404a74:	strb	w0, [sp, #192]
  404a78:	bl	401540 <__ctype_get_mb_cur_max@plt>
  404a7c:	mov	x1, x0
  404a80:	mov	x0, x20
  404a84:	bl	402ef8 <ferror@plt+0x18c8>
  404a88:	mov	x1, x20
  404a8c:	mov	x2, x0
  404a90:	add	x3, x28, #0x4
  404a94:	add	x0, x28, #0x24
  404a98:	bl	4036f0 <ferror@plt+0x20c0>
  404a9c:	str	x0, [sp, #216]
  404aa0:	cmn	x0, #0x1
  404aa4:	b.eq	404adc <ferror@plt+0x34ac>  // b.none
  404aa8:	cmn	x0, #0x2
  404aac:	b.eq	404aec <ferror@plt+0x34bc>  // b.none
  404ab0:	cbz	x0, 404bec <ferror@plt+0x35bc>
  404ab4:	ldr	w20, [sp, #228]
  404ab8:	add	x0, x28, #0x4
  404abc:	mov	w28, #0x1                   	// #1
  404ac0:	strb	w28, [sp, #224]
  404ac4:	bl	4014b0 <mbsinit@plt>
  404ac8:	cbz	w0, 404ad0 <ferror@plt+0x34a0>
  404acc:	strb	wzr, [sp, #192]
  404ad0:	strb	w28, [sp, #204]
  404ad4:	cbnz	w20, 4049c8 <ferror@plt+0x3398>
  404ad8:	b	404a28 <ferror@plt+0x33f8>
  404adc:	mov	x0, #0x1                   	// #1
  404ae0:	str	x0, [sp, #216]
  404ae4:	strb	wzr, [sp, #224]
  404ae8:	b	4049c8 <ferror@plt+0x3398>
  404aec:	ldr	x20, [sp, #208]
  404af0:	mov	x0, x20
  404af4:	bl	401320 <strlen@plt>
  404af8:	str	x0, [sp, #216]
  404afc:	subs	x22, x22, #0x1
  404b00:	strb	wzr, [sp, #204]
  404b04:	ldr	x0, [sp, #216]
  404b08:	strb	wzr, [sp, #224]
  404b0c:	add	x20, x20, x0
  404b10:	str	x20, [sp, #208]
  404b14:	mov	x3, x20
  404b18:	b.ne	4049e8 <ferror@plt+0x33b8>  // b.any
  404b1c:	nop
  404b20:	ldrb	w0, [sp, #192]
  404b24:	add	x28, sp, #0xc0
  404b28:	cbnz	w0, 404b60 <ferror@plt+0x3530>
  404b2c:	ldrb	w1, [x3]
  404b30:	ubfx	x0, x1, #5, #3
  404b34:	ldr	w0, [x23, x0, lsl #2]
  404b38:	lsr	w0, w0, w1
  404b3c:	tbnz	w0, #0, 404dc4 <ferror@plt+0x3794>
  404b40:	add	x28, sp, #0xc0
  404b44:	str	x3, [sp, #104]
  404b48:	add	x0, x28, #0x4
  404b4c:	bl	4014b0 <mbsinit@plt>
  404b50:	cbz	w0, 404eb4 <ferror@plt+0x3884>
  404b54:	ldr	x3, [sp, #104]
  404b58:	mov	w0, #0x1                   	// #1
  404b5c:	strb	w0, [sp, #192]
  404b60:	str	x3, [sp, #104]
  404b64:	bl	401540 <__ctype_get_mb_cur_max@plt>
  404b68:	ldr	x3, [sp, #104]
  404b6c:	mov	x1, x0
  404b70:	mov	x0, x3
  404b74:	bl	402ef8 <ferror@plt+0x18c8>
  404b78:	mov	x2, x0
  404b7c:	ldr	x3, [sp, #104]
  404b80:	add	x0, x28, #0x24
  404b84:	mov	x1, x3
  404b88:	add	x3, x28, #0x4
  404b8c:	bl	4036f0 <ferror@plt+0x20c0>
  404b90:	str	x0, [sp, #216]
  404b94:	cmn	x0, #0x1
  404b98:	b.eq	404e5c <ferror@plt+0x382c>  // b.none
  404b9c:	cmn	x0, #0x2
  404ba0:	b.eq	404e0c <ferror@plt+0x37dc>  // b.none
  404ba4:	cbz	x0, 404e70 <ferror@plt+0x3840>
  404ba8:	ldr	w20, [sp, #228]
  404bac:	mov	w22, #0x1                   	// #1
  404bb0:	add	x0, x28, #0x4
  404bb4:	strb	w22, [sp, #224]
  404bb8:	bl	4014b0 <mbsinit@plt>
  404bbc:	cbz	w0, 404bc4 <ferror@plt+0x3594>
  404bc0:	strb	wzr, [sp, #192]
  404bc4:	strb	w22, [sp, #204]
  404bc8:	cbz	w20, 404a30 <ferror@plt+0x3400>
  404bcc:	ldrb	w1, [sp, #288]
  404bd0:	mov	w0, #0x1                   	// #1
  404bd4:	str	w0, [sp, #116]
  404bd8:	str	x19, [sp, #120]
  404bdc:	add	x0, x19, #0x1
  404be0:	mov	x19, x0
  404be4:	cbnz	w1, 404504 <ferror@plt+0x2ed4>
  404be8:	b	4048c4 <ferror@plt+0x3294>
  404bec:	ldr	x20, [sp, #208]
  404bf0:	mov	x0, #0x1                   	// #1
  404bf4:	str	x0, [sp, #216]
  404bf8:	ldrb	w0, [x20]
  404bfc:	cbnz	w0, 404edc <ferror@plt+0x38ac>
  404c00:	ldr	w20, [sp, #228]
  404c04:	cbz	w20, 404ab8 <ferror@plt+0x3488>
  404c08:	bl	403aa0 <ferror@plt+0x2470>
  404c0c:	ldr	x0, [sp, #272]
  404c10:	bl	401320 <strlen@plt>
  404c14:	str	x0, [sp, #280]
  404c18:	mov	w1, #0x1                   	// #1
  404c1c:	strb	w1, [sp, #268]
  404c20:	strb	wzr, [sp, #288]
  404c24:	b	40489c <ferror@plt+0x326c>
  404c28:	ldr	x22, [sp, #272]
  404c2c:	mov	x0, #0x1                   	// #1
  404c30:	str	x0, [sp, #280]
  404c34:	ldrb	w0, [x22]
  404c38:	cbnz	w0, 404edc <ferror@plt+0x38ac>
  404c3c:	ldr	w22, [sp, #292]
  404c40:	cbz	w22, 4047a4 <ferror@plt+0x3174>
  404c44:	bl	403aa0 <ferror@plt+0x2470>
  404c48:	mov	x0, x21
  404c4c:	ldp	x19, x20, [sp, #16]
  404c50:	ldp	x21, x22, [sp, #32]
  404c54:	ldp	x23, x24, [sp, #48]
  404c58:	ldp	x25, x26, [sp, #64]
  404c5c:	ldp	x27, x28, [sp, #80]
  404c60:	ldp	x29, x30, [sp], #448
  404c64:	ret
  404c68:	mov	x0, x25
  404c6c:	bl	4014b0 <mbsinit@plt>
  404c70:	cbz	w0, 404eb4 <ferror@plt+0x3884>
  404c74:	mov	w0, #0x1                   	// #1
  404c78:	strb	w0, [sp, #384]
  404c7c:	bl	401540 <__ctype_get_mb_cur_max@plt>
  404c80:	mov	x1, x0
  404c84:	mov	x0, x24
  404c88:	bl	402ef8 <ferror@plt+0x18c8>
  404c8c:	mov	x3, x25
  404c90:	mov	x2, x0
  404c94:	mov	x1, x24
  404c98:	add	x0, sp, #0x1a4
  404c9c:	bl	4036f0 <ferror@plt+0x20c0>
  404ca0:	str	x0, [sp, #408]
  404ca4:	cmn	x0, #0x1
  404ca8:	b.eq	404d54 <ferror@plt+0x3724>  // b.none
  404cac:	cmn	x0, #0x2
  404cb0:	b.eq	404d8c <ferror@plt+0x375c>  // b.none
  404cb4:	cbz	x0, 404da4 <ferror@plt+0x3774>
  404cb8:	ldr	w28, [sp, #420]
  404cbc:	mov	w20, #0x1                   	// #1
  404cc0:	mov	x0, x25
  404cc4:	strb	w20, [sp, #416]
  404cc8:	bl	4014b0 <mbsinit@plt>
  404ccc:	cbz	w0, 404cd4 <ferror@plt+0x36a4>
  404cd0:	strb	wzr, [sp, #384]
  404cd4:	strb	w20, [sp, #396]
  404cd8:	b	404588 <ferror@plt+0x2f58>
  404cdc:	mov	x0, x19
  404ce0:	bl	4014b0 <mbsinit@plt>
  404ce4:	cbz	w0, 404eac <ferror@plt+0x387c>
  404ce8:	mov	w20, #0x1                   	// #1
  404cec:	strb	w20, [sp, #128]
  404cf0:	bl	401540 <__ctype_get_mb_cur_max@plt>
  404cf4:	mov	x1, x0
  404cf8:	mov	x0, x24
  404cfc:	bl	402ef8 <ferror@plt+0x18c8>
  404d00:	mov	x3, x19
  404d04:	mov	x2, x0
  404d08:	mov	x1, x24
  404d0c:	add	x0, sp, #0xa4
  404d10:	bl	4036f0 <ferror@plt+0x20c0>
  404d14:	str	x0, [sp, #152]
  404d18:	cmn	x0, #0x1
  404d1c:	b.eq	404d70 <ferror@plt+0x3740>  // b.none
  404d20:	cmn	x0, #0x2
  404d24:	b.eq	404e3c <ferror@plt+0x380c>  // b.none
  404d28:	cbnz	x0, 404de4 <ferror@plt+0x37b4>
  404d2c:	ldr	x0, [sp, #144]
  404d30:	mov	x1, #0x1                   	// #1
  404d34:	str	x1, [sp, #152]
  404d38:	ldrb	w0, [x0]
  404d3c:	cbnz	w0, 404ed4 <ferror@plt+0x38a4>
  404d40:	ldr	w19, [sp, #164]
  404d44:	cbz	w19, 404de8 <ferror@plt+0x37b8>
  404d48:	stp	x25, x26, [sp, #64]
  404d4c:	stp	x27, x28, [sp, #80]
  404d50:	bl	403aa0 <ferror@plt+0x2470>
  404d54:	mov	x0, #0x1                   	// #1
  404d58:	str	x0, [sp, #408]
  404d5c:	strb	wzr, [sp, #416]
  404d60:	ldr	x28, [sp, #400]
  404d64:	b	404590 <ferror@plt+0x2f60>
  404d68:	ldr	x20, [sp, #208]
  404d6c:	b	4049e8 <ferror@plt+0x33b8>
  404d70:	mov	x0, #0x1                   	// #1
  404d74:	stp	x25, x26, [sp, #64]
  404d78:	stp	x27, x28, [sp, #80]
  404d7c:	strb	w0, [sp, #140]
  404d80:	str	x0, [sp, #152]
  404d84:	strb	wzr, [sp, #160]
  404d88:	b	404458 <ferror@plt+0x2e28>
  404d8c:	ldr	x28, [sp, #400]
  404d90:	mov	x0, x28
  404d94:	bl	401320 <strlen@plt>
  404d98:	str	x0, [sp, #408]
  404d9c:	strb	wzr, [sp, #416]
  404da0:	b	404590 <ferror@plt+0x2f60>
  404da4:	ldr	x28, [sp, #400]
  404da8:	mov	x0, #0x1                   	// #1
  404dac:	str	x0, [sp, #408]
  404db0:	ldrb	w0, [x28]
  404db4:	cbnz	w0, 404edc <ferror@plt+0x38ac>
  404db8:	ldr	w28, [sp, #420]
  404dbc:	cbz	w28, 404cbc <ferror@plt+0x368c>
  404dc0:	bl	403aa0 <ferror@plt+0x2470>
  404dc4:	mov	x0, #0x1                   	// #1
  404dc8:	str	x0, [sp, #216]
  404dcc:	ldrb	w1, [x3]
  404dd0:	strb	w0, [sp, #204]
  404dd4:	mov	w20, w1
  404dd8:	strb	w0, [sp, #224]
  404ddc:	str	w1, [sp, #228]
  404de0:	b	404bc8 <ferror@plt+0x3598>
  404de4:	ldr	w19, [sp, #164]
  404de8:	mov	w20, #0x1                   	// #1
  404dec:	add	x0, sp, #0x84
  404df0:	strb	w20, [sp, #160]
  404df4:	bl	4014b0 <mbsinit@plt>
  404df8:	cbz	w0, 404e00 <ferror@plt+0x37d0>
  404dfc:	strb	wzr, [sp, #128]
  404e00:	strb	w20, [sp, #140]
  404e04:	cbnz	w19, 404450 <ferror@plt+0x2e20>
  404e08:	b	40471c <ferror@plt+0x30ec>
  404e0c:	ldr	x0, [sp, #208]
  404e10:	bl	401320 <strlen@plt>
  404e14:	str	x0, [sp, #216]
  404e18:	mov	w1, #0x1                   	// #1
  404e1c:	strb	w1, [sp, #204]
  404e20:	strb	wzr, [sp, #224]
  404e24:	b	404bcc <ferror@plt+0x359c>
  404e28:	ldp	x19, x20, [sp, #16]
  404e2c:	ldp	x25, x26, [sp, #64]
  404e30:	ldp	x27, x28, [sp, #80]
  404e34:	ldr	x0, [sp, #384]
  404e38:	b	4043f0 <ferror@plt+0x2dc0>
  404e3c:	ldr	x0, [sp, #144]
  404e40:	stp	x25, x26, [sp, #64]
  404e44:	stp	x27, x28, [sp, #80]
  404e48:	bl	401320 <strlen@plt>
  404e4c:	strb	w20, [sp, #140]
  404e50:	str	x0, [sp, #152]
  404e54:	strb	wzr, [sp, #160]
  404e58:	b	404458 <ferror@plt+0x2e28>
  404e5c:	mov	x0, #0x1                   	// #1
  404e60:	strb	w0, [sp, #204]
  404e64:	str	x0, [sp, #216]
  404e68:	strb	wzr, [sp, #224]
  404e6c:	b	404bcc <ferror@plt+0x359c>
  404e70:	ldr	x20, [sp, #208]
  404e74:	mov	x0, #0x1                   	// #1
  404e78:	str	x0, [sp, #216]
  404e7c:	ldrb	w0, [x20]
  404e80:	cbnz	w0, 404edc <ferror@plt+0x38ac>
  404e84:	ldr	w20, [sp, #228]
  404e88:	cbz	w20, 404bac <ferror@plt+0x357c>
  404e8c:	bl	403aa0 <ferror@plt+0x2470>
  404e90:	cbz	w0, 404ea4 <ferror@plt+0x3874>
  404e94:	ldrb	w0, [sp, #224]
  404e98:	ldr	w20, [sp, #228]
  404e9c:	cbz	w0, 404bcc <ferror@plt+0x359c>
  404ea0:	b	404bc8 <ferror@plt+0x3598>
  404ea4:	ldr	x3, [sp, #208]
  404ea8:	b	404b20 <ferror@plt+0x34f0>
  404eac:	stp	x25, x26, [sp, #64]
  404eb0:	stp	x27, x28, [sp, #80]
  404eb4:	adrp	x3, 406000 <ferror@plt+0x49d0>
  404eb8:	adrp	x1, 406000 <ferror@plt+0x49d0>
  404ebc:	adrp	x0, 406000 <ferror@plt+0x49d0>
  404ec0:	add	x3, x3, #0x100
  404ec4:	add	x1, x1, #0x0
  404ec8:	add	x0, x0, #0x28
  404ecc:	mov	w2, #0x96                  	// #150
  404ed0:	bl	4015d0 <__assert_fail@plt>
  404ed4:	stp	x25, x26, [sp, #64]
  404ed8:	stp	x27, x28, [sp, #80]
  404edc:	adrp	x3, 406000 <ferror@plt+0x49d0>
  404ee0:	adrp	x1, 406000 <ferror@plt+0x49d0>
  404ee4:	adrp	x0, 406000 <ferror@plt+0x49d0>
  404ee8:	add	x3, x3, #0x100
  404eec:	add	x1, x1, #0x0
  404ef0:	add	x0, x0, #0x40
  404ef4:	mov	w2, #0xb2                  	// #178
  404ef8:	bl	4015d0 <__assert_fail@plt>
  404efc:	bl	4014a0 <abort@plt>
  404f00:	mov	x12, #0x1080                	// #4224
  404f04:	sub	sp, sp, x12
  404f08:	stp	x29, x30, [sp]
  404f0c:	mov	x29, sp
  404f10:	stp	x19, x20, [sp, #16]
  404f14:	add	x19, sp, #0x80
  404f18:	mov	x20, #0x0                   	// #0
  404f1c:	stp	x21, x22, [sp, #32]
  404f20:	mov	x21, x2
  404f24:	add	x22, sp, #0x78
  404f28:	stp	x23, x24, [sp, #48]
  404f2c:	mov	x24, x1
  404f30:	mov	x1, #0x0                   	// #0
  404f34:	stp	x25, x26, [sp, #64]
  404f38:	mov	x26, x0
  404f3c:	mov	x0, x2
  404f40:	mov	x2, #0x0                   	// #0
  404f44:	stp	x27, x28, [sp, #80]
  404f48:	mov	x27, x3
  404f4c:	mov	x28, x4
  404f50:	mov	x3, #0x0                   	// #0
  404f54:	mov	x4, #0x0                   	// #0
  404f58:	bl	401510 <iconv@plt>
  404f5c:	stp	x26, x24, [sp, #96]
  404f60:	add	x23, sp, #0x70
  404f64:	cbz	x24, 404fbc <ferror@plt+0x398c>
  404f68:	mov	x25, #0x1000                	// #4096
  404f6c:	b	404f80 <ferror@plt+0x3950>
  404f70:	ldp	x1, x0, [sp, #104]
  404f74:	sub	x0, x0, x19
  404f78:	add	x20, x20, x0
  404f7c:	cbz	x1, 404fbc <ferror@plt+0x398c>
  404f80:	mov	x4, x22
  404f84:	mov	x3, x23
  404f88:	add	x2, sp, #0x68
  404f8c:	add	x1, sp, #0x60
  404f90:	mov	x0, x21
  404f94:	stp	x19, x25, [sp, #112]
  404f98:	bl	401510 <iconv@plt>
  404f9c:	cmn	x0, #0x1
  404fa0:	b.ne	404f70 <ferror@plt+0x3940>  // b.any
  404fa4:	bl	4015e0 <__errno_location@plt>
  404fa8:	ldr	w0, [x0]
  404fac:	cmp	w0, #0x7
  404fb0:	b.eq	404f70 <ferror@plt+0x3940>  // b.none
  404fb4:	cmp	w0, #0x16
  404fb8:	b.ne	405120 <ferror@plt+0x3af0>  // b.any
  404fbc:	mov	x5, #0x1000                	// #4096
  404fc0:	mov	x4, x22
  404fc4:	mov	x3, x23
  404fc8:	mov	x0, x21
  404fcc:	mov	x2, #0x0                   	// #0
  404fd0:	mov	x1, #0x0                   	// #0
  404fd4:	stp	x19, x5, [sp, #112]
  404fd8:	bl	401510 <iconv@plt>
  404fdc:	cmn	x0, #0x1
  404fe0:	b.eq	405120 <ferror@plt+0x3af0>  // b.none
  404fe4:	ldr	x0, [sp, #112]
  404fe8:	sub	x0, x0, x19
  404fec:	adds	x20, x0, x20
  404ff0:	b.eq	4050d8 <ferror@plt+0x3aa8>  // b.none
  404ff4:	ldr	x25, [x27]
  404ff8:	cbz	x25, 4050b4 <ferror@plt+0x3a84>
  404ffc:	ldr	x0, [x28]
  405000:	cmp	x0, x20
  405004:	b.cc	4050b4 <ferror@plt+0x3a84>  // b.lo, b.ul, b.last
  405008:	mov	x0, x21
  40500c:	mov	x4, #0x0                   	// #0
  405010:	mov	x3, #0x0                   	// #0
  405014:	mov	x2, #0x0                   	// #0
  405018:	mov	x1, #0x0                   	// #0
  40501c:	bl	401510 <iconv@plt>
  405020:	stp	x26, x24, [sp, #104]
  405024:	stp	x25, x20, [sp, #120]
  405028:	cbz	x24, 405058 <ferror@plt+0x3a28>
  40502c:	nop
  405030:	mov	x4, x19
  405034:	mov	x3, x22
  405038:	mov	x2, x23
  40503c:	add	x1, sp, #0x68
  405040:	mov	x0, x21
  405044:	bl	401510 <iconv@plt>
  405048:	cmn	x0, #0x1
  40504c:	b.eq	4050e4 <ferror@plt+0x3ab4>  // b.none
  405050:	ldr	x24, [sp, #112]
  405054:	cbnz	x24, 405030 <ferror@plt+0x3a00>
  405058:	mov	x4, x19
  40505c:	mov	x3, x22
  405060:	mov	x0, x21
  405064:	mov	x2, #0x0                   	// #0
  405068:	mov	x1, #0x0                   	// #0
  40506c:	bl	401510 <iconv@plt>
  405070:	cmn	x0, #0x1
  405074:	b.eq	4050f4 <ferror@plt+0x3ac4>  // b.none
  405078:	ldr	x0, [sp, #128]
  40507c:	cbnz	x0, 405128 <ferror@plt+0x3af8>
  405080:	str	x25, [x27]
  405084:	mov	w19, #0x0                   	// #0
  405088:	str	x20, [x28]
  40508c:	mov	w0, w19
  405090:	mov	x12, #0x1080                	// #4224
  405094:	ldp	x29, x30, [sp]
  405098:	ldp	x19, x20, [sp, #16]
  40509c:	ldp	x21, x22, [sp, #32]
  4050a0:	ldp	x23, x24, [sp, #48]
  4050a4:	ldp	x25, x26, [sp, #64]
  4050a8:	ldp	x27, x28, [sp, #80]
  4050ac:	add	sp, sp, x12
  4050b0:	ret
  4050b4:	mov	x0, x20
  4050b8:	bl	4013f0 <malloc@plt>
  4050bc:	mov	x25, x0
  4050c0:	cbnz	x0, 405008 <ferror@plt+0x39d8>
  4050c4:	bl	4015e0 <__errno_location@plt>
  4050c8:	mov	w19, #0xffffffff            	// #-1
  4050cc:	mov	w1, #0xc                   	// #12
  4050d0:	str	w1, [x0]
  4050d4:	b	40508c <ferror@plt+0x3a5c>
  4050d8:	mov	w19, #0x0                   	// #0
  4050dc:	str	xzr, [x28]
  4050e0:	b	40508c <ferror@plt+0x3a5c>
  4050e4:	bl	4015e0 <__errno_location@plt>
  4050e8:	ldr	w0, [x0]
  4050ec:	cmp	w0, #0x16
  4050f0:	b.eq	405058 <ferror@plt+0x3a28>  // b.none
  4050f4:	ldr	x0, [x27]
  4050f8:	mov	w19, #0xffffffff            	// #-1
  4050fc:	cmp	x0, x25
  405100:	b.eq	40508c <ferror@plt+0x3a5c>  // b.none
  405104:	bl	4015e0 <__errno_location@plt>
  405108:	mov	x20, x0
  40510c:	mov	x0, x25
  405110:	ldr	w21, [x20]
  405114:	bl	401530 <free@plt>
  405118:	str	w21, [x20]
  40511c:	b	40508c <ferror@plt+0x3a5c>
  405120:	mov	w19, #0xffffffff            	// #-1
  405124:	b	40508c <ferror@plt+0x3a5c>
  405128:	bl	4014a0 <abort@plt>
  40512c:	nop
  405130:	stp	x29, x30, [sp, #-96]!
  405134:	mov	x29, sp
  405138:	stp	x19, x20, [sp, #16]
  40513c:	stp	x21, x22, [sp, #32]
  405140:	stp	x23, x24, [sp, #48]
  405144:	mov	x23, x1
  405148:	str	x0, [sp, #64]
  40514c:	bl	401320 <strlen@plt>
  405150:	mov	x19, x0
  405154:	mov	x0, #0xfffffff             	// #268435455
  405158:	cmp	x19, x0
  40515c:	str	x19, [sp, #72]
  405160:	lsl	x0, x19, #4
  405164:	csel	x19, x0, x19, ls  // ls = plast
  405168:	add	x21, x19, #0x1
  40516c:	mov	x0, x21
  405170:	bl	4013f0 <malloc@plt>
  405174:	mov	x22, x0
  405178:	cbz	x0, 4052e8 <ferror@plt+0x3cb8>
  40517c:	mov	x0, x23
  405180:	mov	x4, #0x0                   	// #0
  405184:	mov	x3, #0x0                   	// #0
  405188:	mov	x2, #0x0                   	// #0
  40518c:	mov	x1, #0x0                   	// #0
  405190:	bl	401510 <iconv@plt>
  405194:	stp	x22, x19, [sp, #80]
  405198:	b	4051f0 <ferror@plt+0x3bc0>
  40519c:	bl	4015e0 <__errno_location@plt>
  4051a0:	mov	x24, x0
  4051a4:	mov	x1, x19
  4051a8:	mov	x0, x22
  4051ac:	ldr	w2, [x24]
  4051b0:	cmp	w2, #0x16
  4051b4:	b.eq	405264 <ferror@plt+0x3c34>  // b.none
  4051b8:	cmp	w2, #0x7
  4051bc:	b.ne	4052c4 <ferror@plt+0x3c94>  // b.any
  4051c0:	ldr	x20, [sp, #80]
  4051c4:	cmp	x21, x21, lsl #1
  4051c8:	mov	x21, x19
  4051cc:	sub	x20, x20, x22
  4051d0:	b.cs	4052bc <ferror@plt+0x3c8c>  // b.hs, b.nlast
  4051d4:	sub	x19, x19, #0x1
  4051d8:	bl	401460 <realloc@plt>
  4051dc:	cbz	x0, 4052bc <ferror@plt+0x3c8c>
  4051e0:	mov	x22, x0
  4051e4:	sub	x19, x19, x20
  4051e8:	add	x20, x0, x20
  4051ec:	stp	x20, x19, [sp, #80]
  4051f0:	add	x4, sp, #0x58
  4051f4:	add	x3, sp, #0x50
  4051f8:	add	x2, sp, #0x48
  4051fc:	add	x1, sp, #0x40
  405200:	mov	x0, x23
  405204:	lsl	x19, x21, #1
  405208:	bl	401510 <iconv@plt>
  40520c:	cmn	x0, #0x1
  405210:	b.eq	40519c <ferror@plt+0x3b6c>  // b.none
  405214:	b	405264 <ferror@plt+0x3c34>
  405218:	bl	4015e0 <__errno_location@plt>
  40521c:	mov	x24, x0
  405220:	mov	x1, x19
  405224:	mov	x0, x22
  405228:	ldr	w2, [x24]
  40522c:	cmp	w2, #0x7
  405230:	b.ne	4052c4 <ferror@plt+0x3c94>  // b.any
  405234:	ldr	x20, [sp, #80]
  405238:	cmp	x21, x21, lsl #1
  40523c:	mov	x21, x19
  405240:	sub	x20, x20, x22
  405244:	b.cs	4052bc <ferror@plt+0x3c8c>  // b.hs, b.nlast
  405248:	sub	x19, x19, #0x1
  40524c:	bl	401460 <realloc@plt>
  405250:	cbz	x0, 4052bc <ferror@plt+0x3c8c>
  405254:	mov	x22, x0
  405258:	sub	x19, x19, x20
  40525c:	add	x20, x0, x20
  405260:	stp	x20, x19, [sp, #80]
  405264:	add	x4, sp, #0x58
  405268:	add	x3, sp, #0x50
  40526c:	mov	x0, x23
  405270:	mov	x2, #0x0                   	// #0
  405274:	mov	x1, #0x0                   	// #0
  405278:	lsl	x19, x21, #1
  40527c:	bl	401510 <iconv@plt>
  405280:	cmn	x0, #0x1
  405284:	b.eq	405218 <ferror@plt+0x3be8>  // b.none
  405288:	ldr	x0, [sp, #80]
  40528c:	add	x1, x0, #0x1
  405290:	str	x1, [sp, #80]
  405294:	strb	wzr, [x0]
  405298:	ldr	x1, [sp, #80]
  40529c:	sub	x1, x1, x22
  4052a0:	cmp	x21, x1
  4052a4:	b.ls	4052d0 <ferror@plt+0x3ca0>  // b.plast
  4052a8:	mov	x0, x22
  4052ac:	bl	401460 <realloc@plt>
  4052b0:	cmp	x0, #0x0
  4052b4:	csel	x22, x22, x0, eq  // eq = none
  4052b8:	b	4052d0 <ferror@plt+0x3ca0>
  4052bc:	mov	w0, #0xc                   	// #12
  4052c0:	str	w0, [x24]
  4052c4:	mov	x0, x22
  4052c8:	mov	x22, #0x0                   	// #0
  4052cc:	bl	401530 <free@plt>
  4052d0:	mov	x0, x22
  4052d4:	ldp	x19, x20, [sp, #16]
  4052d8:	ldp	x21, x22, [sp, #32]
  4052dc:	ldp	x23, x24, [sp, #48]
  4052e0:	ldp	x29, x30, [sp], #96
  4052e4:	ret
  4052e8:	bl	4015e0 <__errno_location@plt>
  4052ec:	mov	w1, #0xc                   	// #12
  4052f0:	str	w1, [x0]
  4052f4:	b	4052d0 <ferror@plt+0x3ca0>
  4052f8:	stp	x29, x30, [sp, #-48]!
  4052fc:	mov	x29, sp
  405300:	stp	x19, x20, [sp, #16]
  405304:	mov	x19, x0
  405308:	ldrb	w0, [x0]
  40530c:	cbz	w0, 405330 <ferror@plt+0x3d00>
  405310:	str	x21, [sp, #32]
  405314:	mov	x21, x1
  405318:	mov	x20, x2
  40531c:	mov	x1, x2
  405320:	mov	x0, x21
  405324:	bl	403770 <ferror@plt+0x2140>
  405328:	cbnz	w0, 405350 <ferror@plt+0x3d20>
  40532c:	ldr	x21, [sp, #32]
  405330:	mov	x0, x19
  405334:	bl	401470 <strdup@plt>
  405338:	mov	x19, x0
  40533c:	cbz	x0, 4053ec <ferror@plt+0x3dbc>
  405340:	mov	x0, x19
  405344:	ldp	x19, x20, [sp, #16]
  405348:	ldp	x29, x30, [sp], #48
  40534c:	ret
  405350:	mov	x0, x20
  405354:	mov	x1, x21
  405358:	bl	401580 <iconv_open@plt>
  40535c:	mov	x20, x0
  405360:	cmn	x0, #0x1
  405364:	b.eq	40539c <ferror@plt+0x3d6c>  // b.none
  405368:	mov	x0, x19
  40536c:	mov	x1, x20
  405370:	bl	405130 <ferror@plt+0x3b00>
  405374:	mov	x19, x0
  405378:	cbz	x0, 4053a8 <ferror@plt+0x3d78>
  40537c:	mov	x0, x20
  405380:	bl	401370 <iconv_close@plt>
  405384:	tbnz	w0, #31, 4053c8 <ferror@plt+0x3d98>
  405388:	mov	x0, x19
  40538c:	ldp	x19, x20, [sp, #16]
  405390:	ldr	x21, [sp, #32]
  405394:	ldp	x29, x30, [sp], #48
  405398:	ret
  40539c:	mov	x19, #0x0                   	// #0
  4053a0:	ldr	x21, [sp, #32]
  4053a4:	b	405340 <ferror@plt+0x3d10>
  4053a8:	bl	4015e0 <__errno_location@plt>
  4053ac:	mov	x21, x0
  4053b0:	mov	x0, x20
  4053b4:	ldr	w20, [x21]
  4053b8:	bl	401370 <iconv_close@plt>
  4053bc:	str	w20, [x21]
  4053c0:	ldr	x21, [sp, #32]
  4053c4:	b	405340 <ferror@plt+0x3d10>
  4053c8:	bl	4015e0 <__errno_location@plt>
  4053cc:	mov	x20, x0
  4053d0:	mov	x0, x19
  4053d4:	mov	x19, #0x0                   	// #0
  4053d8:	ldr	w21, [x20]
  4053dc:	bl	401530 <free@plt>
  4053e0:	str	w21, [x20]
  4053e4:	ldr	x21, [sp, #32]
  4053e8:	b	405340 <ferror@plt+0x3d10>
  4053ec:	bl	4015e0 <__errno_location@plt>
  4053f0:	mov	w1, #0xc                   	// #12
  4053f4:	str	w1, [x0]
  4053f8:	b	405340 <ferror@plt+0x3d10>
  4053fc:	nop
  405400:	adds	x0, x0, #0x20
  405404:	b.cs	40543c <ferror@plt+0x3e0c>  // b.hs, b.nlast
  405408:	stp	x29, x30, [sp, #-16]!
  40540c:	mov	x29, sp
  405410:	bl	4013f0 <malloc@plt>
  405414:	mov	x1, x0
  405418:	mov	x0, #0x0                   	// #0
  40541c:	cbz	x1, 405434 <ferror@plt+0x3e04>
  405420:	add	x0, x1, #0x10
  405424:	and	x0, x0, #0xffffffffffffffe0
  405428:	add	x0, x0, #0x10
  40542c:	sub	x1, x0, x1
  405430:	sturb	w1, [x0, #-1]
  405434:	ldp	x29, x30, [sp], #16
  405438:	ret
  40543c:	mov	x0, #0x0                   	// #0
  405440:	ret
  405444:	nop
  405448:	tst	x0, #0xf
  40544c:	b.ne	405464 <ferror@plt+0x3e34>  // b.any
  405450:	tbnz	w0, #4, 405458 <ferror@plt+0x3e28>
  405454:	ret
  405458:	ldurb	w1, [x0, #-1]
  40545c:	sub	x0, x0, x1
  405460:	b	401530 <free@plt>
  405464:	stp	x29, x30, [sp, #-16]!
  405468:	mov	x29, sp
  40546c:	bl	4014a0 <abort@plt>
  405470:	stp	x29, x30, [sp, #-128]!
  405474:	mov	x29, sp
  405478:	stp	x19, x20, [sp, #16]
  40547c:	stp	x23, x24, [sp, #48]
  405480:	mov	x24, x0
  405484:	bl	401540 <__ctype_get_mb_cur_max@plt>
  405488:	cmp	x0, #0x1
  40548c:	b.hi	4054b0 <ferror@plt+0x3e80>  // b.pmore
  405490:	mov	x0, x24
  405494:	bl	401320 <strlen@plt>
  405498:	mov	x20, x0
  40549c:	mov	x0, x20
  4054a0:	ldp	x19, x20, [sp, #16]
  4054a4:	ldp	x23, x24, [sp, #48]
  4054a8:	ldp	x29, x30, [sp], #128
  4054ac:	ret
  4054b0:	strb	wzr, [sp, #64]
  4054b4:	mov	x19, x24
  4054b8:	stp	x21, x22, [sp, #32]
  4054bc:	add	x23, sp, #0x44
  4054c0:	ldrb	w0, [sp, #64]
  4054c4:	stur	xzr, [sp, #68]
  4054c8:	adrp	x21, 406000 <ferror@plt+0x49d0>
  4054cc:	strb	wzr, [sp, #76]
  4054d0:	add	x21, x21, #0xe0
  4054d4:	str	x24, [sp, #80]
  4054d8:	mov	x20, #0x0                   	// #0
  4054dc:	mov	w22, #0x1                   	// #1
  4054e0:	cbnz	w0, 405538 <ferror@plt+0x3f08>
  4054e4:	nop
  4054e8:	ldrb	w1, [x19]
  4054ec:	ubfx	x0, x1, #5, #3
  4054f0:	ldr	w0, [x21, x0, lsl #2]
  4054f4:	lsr	w0, w0, w1
  4054f8:	tbz	w0, #0, 4055ac <ferror@plt+0x3f7c>
  4054fc:	mov	x1, #0x1                   	// #1
  405500:	str	x1, [sp, #88]
  405504:	ldrb	w0, [x19]
  405508:	strb	w1, [sp, #96]
  40550c:	mov	w19, w0
  405510:	str	w0, [sp, #100]
  405514:	cbz	w19, 405594 <ferror@plt+0x3f64>
  405518:	ldr	x19, [sp, #80]
  40551c:	strb	wzr, [sp, #76]
  405520:	ldr	x0, [sp, #88]
  405524:	add	x20, x20, #0x1
  405528:	add	x19, x19, x0
  40552c:	ldrb	w0, [sp, #64]
  405530:	str	x19, [sp, #80]
  405534:	cbz	w0, 4054e8 <ferror@plt+0x3eb8>
  405538:	bl	401540 <__ctype_get_mb_cur_max@plt>
  40553c:	mov	x1, x0
  405540:	mov	x0, x19
  405544:	bl	402ef8 <ferror@plt+0x18c8>
  405548:	mov	x2, x0
  40554c:	add	x0, sp, #0x40
  405550:	mov	x1, x19
  405554:	add	x3, sp, #0x44
  405558:	add	x0, x0, #0x24
  40555c:	bl	4036f0 <ferror@plt+0x20c0>
  405560:	str	x0, [sp, #88]
  405564:	cmn	x0, #0x1
  405568:	b.eq	4055c0 <ferror@plt+0x3f90>  // b.none
  40556c:	cmn	x0, #0x2
  405570:	b.eq	4055d4 <ferror@plt+0x3fa4>  // b.none
  405574:	cbz	x0, 4055ec <ferror@plt+0x3fbc>
  405578:	ldr	w19, [sp, #100]
  40557c:	add	x0, sp, #0x44
  405580:	strb	w22, [sp, #96]
  405584:	bl	4014b0 <mbsinit@plt>
  405588:	cbz	w0, 405514 <ferror@plt+0x3ee4>
  40558c:	strb	wzr, [sp, #64]
  405590:	cbnz	w19, 405518 <ferror@plt+0x3ee8>
  405594:	mov	x0, x20
  405598:	ldp	x19, x20, [sp, #16]
  40559c:	ldp	x21, x22, [sp, #32]
  4055a0:	ldp	x23, x24, [sp, #48]
  4055a4:	ldp	x29, x30, [sp], #128
  4055a8:	ret
  4055ac:	mov	x0, x23
  4055b0:	bl	4014b0 <mbsinit@plt>
  4055b4:	cbz	w0, 405628 <ferror@plt+0x3ff8>
  4055b8:	strb	w22, [sp, #64]
  4055bc:	b	405538 <ferror@plt+0x3f08>
  4055c0:	mov	x0, #0x1                   	// #1
  4055c4:	str	x0, [sp, #88]
  4055c8:	strb	wzr, [sp, #96]
  4055cc:	ldr	x19, [sp, #80]
  4055d0:	b	40551c <ferror@plt+0x3eec>
  4055d4:	ldr	x19, [sp, #80]
  4055d8:	mov	x0, x19
  4055dc:	bl	401320 <strlen@plt>
  4055e0:	str	x0, [sp, #88]
  4055e4:	strb	wzr, [sp, #96]
  4055e8:	b	40551c <ferror@plt+0x3eec>
  4055ec:	ldr	x19, [sp, #80]
  4055f0:	mov	x0, #0x1                   	// #1
  4055f4:	str	x0, [sp, #88]
  4055f8:	ldrb	w0, [x19]
  4055fc:	cbnz	w0, 405648 <ferror@plt+0x4018>
  405600:	ldr	w19, [sp, #100]
  405604:	cbz	w19, 40557c <ferror@plt+0x3f4c>
  405608:	adrp	x3, 406000 <ferror@plt+0x49d0>
  40560c:	adrp	x1, 406000 <ferror@plt+0x49d0>
  405610:	adrp	x0, 406000 <ferror@plt+0x49d0>
  405614:	add	x3, x3, #0x118
  405618:	add	x1, x1, #0x0
  40561c:	add	x0, x0, #0x10
  405620:	mov	w2, #0xb3                  	// #179
  405624:	bl	4015d0 <__assert_fail@plt>
  405628:	adrp	x3, 406000 <ferror@plt+0x49d0>
  40562c:	adrp	x1, 406000 <ferror@plt+0x49d0>
  405630:	adrp	x0, 406000 <ferror@plt+0x49d0>
  405634:	add	x3, x3, #0x118
  405638:	add	x1, x1, #0x0
  40563c:	add	x0, x0, #0x28
  405640:	mov	w2, #0x96                  	// #150
  405644:	bl	4015d0 <__assert_fail@plt>
  405648:	adrp	x3, 406000 <ferror@plt+0x49d0>
  40564c:	adrp	x1, 406000 <ferror@plt+0x49d0>
  405650:	adrp	x0, 406000 <ferror@plt+0x49d0>
  405654:	add	x3, x3, #0x118
  405658:	add	x1, x1, #0x0
  40565c:	add	x0, x0, #0x40
  405660:	mov	w2, #0xb2                  	// #178
  405664:	bl	4015d0 <__assert_fail@plt>
  405668:	stp	x29, x30, [sp, #-64]!
  40566c:	mov	x29, sp
  405670:	stp	x19, x20, [sp, #16]
  405674:	adrp	x20, 416000 <ferror@plt+0x149d0>
  405678:	add	x20, x20, #0xdf0
  40567c:	stp	x21, x22, [sp, #32]
  405680:	adrp	x21, 416000 <ferror@plt+0x149d0>
  405684:	add	x21, x21, #0xde8
  405688:	sub	x20, x20, x21
  40568c:	mov	w22, w0
  405690:	stp	x23, x24, [sp, #48]
  405694:	mov	x23, x1
  405698:	mov	x24, x2
  40569c:	bl	4012b0 <mbrtowc@plt-0x40>
  4056a0:	cmp	xzr, x20, asr #3
  4056a4:	b.eq	4056d0 <ferror@plt+0x40a0>  // b.none
  4056a8:	asr	x20, x20, #3
  4056ac:	mov	x19, #0x0                   	// #0
  4056b0:	ldr	x3, [x21, x19, lsl #3]
  4056b4:	mov	x2, x24
  4056b8:	add	x19, x19, #0x1
  4056bc:	mov	x1, x23
  4056c0:	mov	w0, w22
  4056c4:	blr	x3
  4056c8:	cmp	x20, x19
  4056cc:	b.ne	4056b0 <ferror@plt+0x4080>  // b.any
  4056d0:	ldp	x19, x20, [sp, #16]
  4056d4:	ldp	x21, x22, [sp, #32]
  4056d8:	ldp	x23, x24, [sp, #48]
  4056dc:	ldp	x29, x30, [sp], #64
  4056e0:	ret
  4056e4:	nop
  4056e8:	ret
  4056ec:	nop
  4056f0:	adrp	x2, 417000 <ferror@plt+0x159d0>
  4056f4:	mov	x1, #0x0                   	// #0
  4056f8:	ldr	x2, [x2, #432]
  4056fc:	b	401390 <__cxa_atexit@plt>

Disassembly of section .fini:

0000000000405700 <.fini>:
  405700:	stp	x29, x30, [sp, #-16]!
  405704:	mov	x29, sp
  405708:	ldp	x29, x30, [sp], #16
  40570c:	ret
