
****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/store_output/run_tcl.tcl
# set outputDir /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/store_output
# file mkdir $outputDir
# read_verilog -quiet /misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/store_output.v
# synth_design -part xc7z020clg484-3 -top store_output -mode out_of_context
Command: synth_design -part xc7z020clg484-3 -top store_output -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 23249 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1500.535 ; gain = 26.895 ; free physical = 240213 ; free virtual = 308526
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'store_output' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/store_output.v:3]
WARNING: [Synth 8-6014] Unused sequential element valid_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/store_output.v:106]
INFO: [Synth 8-6155] done synthesizing module 'store_output' (1#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/store_output.v:3]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1546.301 ; gain = 72.660 ; free physical = 240252 ; free virtual = 308565
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1546.301 ; gain = 72.660 ; free physical = 240253 ; free virtual = 308567
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1554.297 ; gain = 80.656 ; free physical = 240252 ; free virtual = 308567
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "wen_0" won't be mapped to RAM because it is too sparse
INFO: [Device 21-403] Loading part xc7z020clg484-3
INFO: [Synth 8-5546] ROM "wen_1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wen_2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wen_3" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wen_4" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wen_5" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1570.305 ; gain = 96.664 ; free physical = 240219 ; free virtual = 308533
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 4     
+---Registers : 
	               16 Bit    Registers := 24    
	               14 Bit    Registers := 2     
	                6 Bit    Registers := 4     
	                1 Bit    Registers := 6     
+---Muxes : 
	   7 Input     14 Bit        Muxes := 1     
	   5 Input     14 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 14    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module store_output 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 4     
+---Registers : 
	               16 Bit    Registers := 24    
	               14 Bit    Registers := 2     
	                6 Bit    Registers := 4     
	                1 Bit    Registers := 6     
+---Muxes : 
	   7 Input     14 Bit        Muxes := 1     
	   5 Input     14 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 14    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "wen_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wen_1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wen_2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wen_3" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wen_4" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wen_5" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\base_addr_reg[0] )
INFO: [Synth 8-3886] merging instance 'offset_reg[0]' (FDRE) to 'offset_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\base_addr_reg[1] )
INFO: [Synth 8-3886] merging instance 'offset_reg[1]' (FDRE) to 'offset_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\base_addr_reg[2] )
INFO: [Synth 8-3886] merging instance 'offset_reg[3]' (FDRE) to 'offset_reg[4]'
INFO: [Synth 8-3886] merging instance 'offset_reg[4]' (FDRE) to 'offset_reg[5]'
INFO: [Synth 8-3886] merging instance 'offset_reg[5]' (FDRE) to 'offset_reg[6]'
INFO: [Synth 8-3886] merging instance 'offset_reg[6]' (FDRE) to 'offset_reg[7]'
INFO: [Synth 8-3886] merging instance 'offset_reg[7]' (FDRE) to 'offset_reg[8]'
INFO: [Synth 8-3886] merging instance 'offset_reg[8]' (FDRE) to 'offset_reg[9]'
INFO: [Synth 8-3886] merging instance 'offset_reg[9]' (FDRE) to 'offset_reg[10]'
INFO: [Synth 8-3886] merging instance 'offset_reg[10]' (FDRE) to 'offset_reg[11]'
INFO: [Synth 8-3886] merging instance 'offset_reg[11]' (FDRE) to 'offset_reg[12]'
INFO: [Synth 8-3886] merging instance 'offset_reg[12]' (FDRE) to 'offset_reg[13]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\offset_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\addr_reg_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\addr_reg_reg[0] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1702.930 ; gain = 229.289 ; free physical = 239902 ; free virtual = 308218
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1702.930 ; gain = 229.289 ; free physical = 239899 ; free virtual = 308215
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 1702.930 ; gain = 229.289 ; free physical = 239897 ; free virtual = 308213
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1702.930 ; gain = 229.289 ; free physical = 239883 ; free virtual = 308200
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1702.930 ; gain = 229.289 ; free physical = 239883 ; free virtual = 308199
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1702.930 ; gain = 229.289 ; free physical = 239885 ; free virtual = 308201
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1702.930 ; gain = 229.289 ; free physical = 239885 ; free virtual = 308201
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1702.930 ; gain = 229.289 ; free physical = 239885 ; free virtual = 308201
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1702.930 ; gain = 229.289 ; free physical = 239886 ; free virtual = 308202
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |     3|
|2     |LUT1   |     5|
|3     |LUT2   |     2|
|4     |LUT4   |     3|
|5     |LUT5   |    10|
|6     |LUT6   |    13|
|7     |FDRE   |   433|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   469|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1702.930 ; gain = 229.289 ; free physical = 239879 ; free virtual = 308195
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1702.930 ; gain = 229.289 ; free physical = 239889 ; free virtual = 308205
Synthesis Optimization Complete : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1702.930 ; gain = 229.289 ; free physical = 239890 ; free virtual = 308206
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1845.086 ; gain = 0.000 ; free physical = 239783 ; free virtual = 308099
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
41 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 1845.086 ; gain = 371.543 ; free physical = 239846 ; free virtual = 308162
# set_units -power mW
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
set_units: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2369.711 ; gain = 524.625 ; free physical = 239272 ; free virtual = 307588
# create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]
# write_checkpoint -force $outputDir/post_synth
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2369.711 ; gain = 0.000 ; free physical = 239271 ; free virtual = 307586
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2393.723 ; gain = 0.000 ; free physical = 239242 ; free virtual = 307558
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/store_output/post_synth.dcp' has been generated.
# report_timing_summary -file $outputDir/post_synth_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_power -file $outputDir/post_synth_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/store_output/post_synth_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 2462.785 ; gain = 0.000 ; free physical = 238949 ; free virtual = 307265

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: b37276cb

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2462.785 ; gain = 0.000 ; free physical = 238949 ; free virtual = 307265

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: b37276cb

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2462.785 ; gain = 0.000 ; free physical = 238937 ; free virtual = 307253
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: b37276cb

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2462.785 ; gain = 0.000 ; free physical = 238938 ; free virtual = 307254
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 27d2d722

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2462.785 ; gain = 0.000 ; free physical = 238939 ; free virtual = 307255
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 27d2d722

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2462.785 ; gain = 0.000 ; free physical = 238939 ; free virtual = 307254
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: dd27733c

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2462.785 ; gain = 0.000 ; free physical = 238940 ; free virtual = 307256
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: dd27733c

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2462.785 ; gain = 0.000 ; free physical = 238940 ; free virtual = 307256
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2462.785 ; gain = 0.000 ; free physical = 238940 ; free virtual = 307256
Ending Logic Optimization Task | Checksum: dd27733c

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2462.785 ; gain = 0.000 ; free physical = 238940 ; free virtual = 307256

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: dd27733c

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2462.785 ; gain = 0.000 ; free physical = 238942 ; free virtual = 307257

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: dd27733c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2462.785 ; gain = 0.000 ; free physical = 238942 ; free virtual = 307257

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2462.785 ; gain = 0.000 ; free physical = 238942 ; free virtual = 307257
Ending Netlist Obfuscation Task | Checksum: dd27733c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2462.785 ; gain = 0.000 ; free physical = 238942 ; free virtual = 307257
INFO: [Common 17-83] Releasing license: Implementation
15 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 2462.785 ; gain = 0.000 ; free physical = 238942 ; free virtual = 307257
# power_opt_design
Command: power_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Timing 38-35] Done setting XDC timing constraints.
Begin power optimizations | Checksum: dd27733c
WARNING: [Pwropt 34-141] Param pwropt.runOnPwroptedDesign is set. Skipped checking if power_opt_design has been performed earlier.
INFO: [Pwropt 34-50] Optimizing power for module store_output ...
INFO: [Pwropt 34-207] Design is in pre-place state. Running in pre-place mode.
Pre-processing: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2498.777 ; gain = 0.000 ; free physical = 238909 ; free virtual = 307225
INFO: [Pwropt 34-9] Applying IDT optimizations ...
IDT: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2505.766 ; gain = 6.988 ; free physical = 238897 ; free virtual = 307212
INFO: [Pwropt 34-10] Applying ODC optimizations ...
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=7.699 | TNS=0.000 |
PSMgr Creation: Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2517.766 ; gain = 18.988 ; free physical = 238871 ; free virtual = 307187
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-215] Skipped ODC enables for 0 nets in BRAM flops in bus-based analysis.
INFO: [Pwropt 34-214] Skipped ODC enables for 0 nets in BRAM address flops in bus-based analysis.
ODC: Time (s): cpu = 00:00:00.81 ; elapsed = 00:00:00.31 . Memory (MB): peak = 2676.895 ; gain = 171.129 ; free physical = 238874 ; free virtual = 307189
Power optimization passes: Time (s): cpu = 00:00:00.84 ; elapsed = 00:00:00.33 . Memory (MB): peak = 2676.895 ; gain = 178.117 ; free physical = 238874 ; free virtual = 307189

INFO: [Pwropt 34-77] Creating clock enable groups ...
INFO: [Pwropt 34-96] Including small groups for filtering based on enable probabilities.
 Done
Grouping enables: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2676.895 ; gain = 0.000 ; free physical = 238890 ; free virtual = 307206


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-26] Patching clock gating enable signals for design store_output ...
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 0 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports

Number of Slice Registers augmented: 0 newly gated: 0 Total: 433
Number of SRLs augmented: 0  newly gated: 0 Total: 0
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 0
Number of Flops added for Enable Generation: 0

Flops dropped: 0/0 RAMS dropped: 0/0 Clusters dropped: 0/0 Enables dropped: 0
Patching clock gating enables finished successfully.
Ending PowerOpt Patch Enables Task | Checksum: dd27733c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2676.895 ; gain = 0.000 ; free physical = 238889 ; free virtual = 307205
INFO: [Pwropt 34-30] Power optimization finished successfully.
End power optimizations | Checksum: dd27733c
Power optimization: Time (s): cpu = 00:00:00.90 ; elapsed = 00:00:00.43 . Memory (MB): peak = 2676.895 ; gain = 214.109 ; free physical = 238895 ; free virtual = 307211
INFO: [Pwropt 34-198] Malloced memory gain at end of power optimization: 28559272 bytes

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: dd27733c

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2676.895 ; gain = 0.000 ; free physical = 238923 ; free virtual = 307239
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 BUFG optimization
Phase 2 BUFG optimization | Checksum: dd27733c

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2676.895 ; gain = 0.000 ; free physical = 238923 ; free virtual = 307238
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 3 Remap
Phase 3 Remap | Checksum: dd27733c

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2676.895 ; gain = 0.000 ; free physical = 238923 ; free virtual = 307238
INFO: [Opt 31-389] Phase Remap created 0 cells and removed 0 cells

Phase 4 Post Processing Netlist
Phase 4 Post Processing Netlist | Checksum: dd27733c

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2676.895 ; gain = 0.000 ; free physical = 238921 ; free virtual = 307237
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


---------------------------------------------------------------------------------------------------------------------
|  Phase                    |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
---------------------------------------------------------------------------------------------------------------------
|  Retarget                 |               0  |               0  |                                              0  |
|  BUFG optimization        |               0  |               0  |                                              0  |
|  Remap                    |               0  |               0  |                                              0  |
|  Post Processing Netlist  |               0  |               0  |                                              0  |
---------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: dd27733c

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2676.895 ; gain = 0.000 ; free physical = 238930 ; free virtual = 307246

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2676.895 ; gain = 0.000 ; free physical = 238930 ; free virtual = 307246
Ending Netlist Obfuscation Task | Checksum: dd27733c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2676.895 ; gain = 0.000 ; free physical = 238936 ; free virtual = 307252
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
power_opt_design completed successfully
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2676.895 ; gain = 0.000 ; free physical = 238922 ; free virtual = 307238
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 817d04c7

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2676.895 ; gain = 0.000 ; free physical = 238922 ; free virtual = 307238
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2676.895 ; gain = 0.000 ; free physical = 238921 ; free virtual = 307237

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: fb5ab940

Time (s): cpu = 00:00:00.56 ; elapsed = 00:00:00.34 . Memory (MB): peak = 2676.895 ; gain = 0.000 ; free physical = 238921 ; free virtual = 307237

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1f72cf048

Time (s): cpu = 00:00:00.79 ; elapsed = 00:00:00.41 . Memory (MB): peak = 2676.895 ; gain = 0.000 ; free physical = 238921 ; free virtual = 307236

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1f72cf048

Time (s): cpu = 00:00:00.80 ; elapsed = 00:00:00.42 . Memory (MB): peak = 2676.895 ; gain = 0.000 ; free physical = 238921 ; free virtual = 307236
Phase 1 Placer Initialization | Checksum: 1f72cf048

Time (s): cpu = 00:00:00.80 ; elapsed = 00:00:00.42 . Memory (MB): peak = 2676.895 ; gain = 0.000 ; free physical = 238921 ; free virtual = 307236

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 15f16a866

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.45 . Memory (MB): peak = 2676.895 ; gain = 0.000 ; free physical = 238910 ; free virtual = 307226

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2676.895 ; gain = 0.000 ; free physical = 238909 ; free virtual = 307225

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 1e8b62743

Time (s): cpu = 00:00:04 ; elapsed = 00:00:00.95 . Memory (MB): peak = 2676.895 ; gain = 0.000 ; free physical = 238911 ; free virtual = 307227
Phase 2 Global Placement | Checksum: 1990e2636

Time (s): cpu = 00:00:04 ; elapsed = 00:00:00.98 . Memory (MB): peak = 2676.895 ; gain = 0.000 ; free physical = 238910 ; free virtual = 307226

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1990e2636

Time (s): cpu = 00:00:04 ; elapsed = 00:00:00.98 . Memory (MB): peak = 2676.895 ; gain = 0.000 ; free physical = 238910 ; free virtual = 307226

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1e0a6ea0c

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2676.895 ; gain = 0.000 ; free physical = 238910 ; free virtual = 307226

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1fed7c90f

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2676.895 ; gain = 0.000 ; free physical = 238910 ; free virtual = 307226

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 239868f9d

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2676.895 ; gain = 0.000 ; free physical = 238910 ; free virtual = 307226

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 2065e364c

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2676.895 ; gain = 0.000 ; free physical = 238903 ; free virtual = 307219

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 2a22733c0

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2676.895 ; gain = 0.000 ; free physical = 238903 ; free virtual = 307219

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 25b95f94a

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2676.895 ; gain = 0.000 ; free physical = 238903 ; free virtual = 307219
Phase 3 Detail Placement | Checksum: 25b95f94a

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2676.895 ; gain = 0.000 ; free physical = 238903 ; free virtual = 307219

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 27f921676

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-46] BUFG insertion identified 0 candidate nets, 0 success, 0 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 27f921676

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2676.895 ; gain = 0.000 ; free physical = 238902 ; free virtual = 307218
INFO: [Place 30-746] Post Placement Timing Summary WNS=7.590. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 24a8fd68a

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2676.895 ; gain = 0.000 ; free physical = 238902 ; free virtual = 307218
Phase 4.1 Post Commit Optimization | Checksum: 24a8fd68a

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2676.895 ; gain = 0.000 ; free physical = 238902 ; free virtual = 307218

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 24a8fd68a

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2676.895 ; gain = 0.000 ; free physical = 238904 ; free virtual = 307219

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 24a8fd68a

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2676.895 ; gain = 0.000 ; free physical = 238904 ; free virtual = 307219

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2676.895 ; gain = 0.000 ; free physical = 238904 ; free virtual = 307219
Phase 4.4 Final Placement Cleanup | Checksum: 25fc16317

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2676.895 ; gain = 0.000 ; free physical = 238904 ; free virtual = 307219
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 25fc16317

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2676.895 ; gain = 0.000 ; free physical = 238904 ; free virtual = 307219
Ending Placer Task | Checksum: 1e641ae49

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2676.895 ; gain = 0.000 ; free physical = 238920 ; free virtual = 307236
INFO: [Common 17-83] Releasing license: Implementation
21 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2676.895 ; gain = 0.000 ; free physical = 238920 ; free virtual = 307236
# phys_opt_design
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-241] Physical synthesis in post route mode ( 91.0% nets are fully routed)
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
5 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
# write_checkpoint -force $outputDir/post_place
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2676.895 ; gain = 0.000 ; free physical = 238888 ; free virtual = 307204
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2676.895 ; gain = 0.000 ; free physical = 238869 ; free virtual = 307185
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.50 . Memory (MB): peak = 2676.895 ; gain = 0.000 ; free physical = 238873 ; free virtual = 307190
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/store_output/post_place.dcp' has been generated.
# report_timing_summary -file $outputDir/post_place_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: efe2c6ee ConstDB: 0 ShapeSum: f65ee75b RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-197] Clock port "clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "i_reset" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_reset". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_valid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_valid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_result_0[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_result_0[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_result_11[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_result_11[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_result_16[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_result_16[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_result_0[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_result_0[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_result_11[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_result_11[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_result_11[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_result_11[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_result_11[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_result_11[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_result_0[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_result_0[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_result_10[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_result_10[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_result_11[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_result_11[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_result_11[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_result_11[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_result_18[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_result_18[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_result_18[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_result_18[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_result_18[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_result_18[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_result_19[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_result_19[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_result_17[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_result_17[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_result_17[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_result_17[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_result_19[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_result_19[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_result_19[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_result_19[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_result_0[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_result_0[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_result_0[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_result_0[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_result_0[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_result_0[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_result_0[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_result_0[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_result_0[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_result_0[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_result_0[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_result_0[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_result_0[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_result_0[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_result_0[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_result_0[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_result_0[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_result_0[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_result_0[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_result_0[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_result_17[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_result_17[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_result_17[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_result_17[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_result_17[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_result_17[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_result_17[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_result_17[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_result_17[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_result_17[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_result_17[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_result_17[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_result_0[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_result_0[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_result_0[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_result_0[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_result_11[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_result_11[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_result_17[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_result_17[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_result_18[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_result_18[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_result_19[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_result_19[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_result_19[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_result_19[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_result_19[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_result_19[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_result_21[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_result_21[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_result_21[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_result_21[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_result_1[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_result_1[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_result_21[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_result_21[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_result_5[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_result_5[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_result_9[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_result_9[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_result_16[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_result_16[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_result_16[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_result_16[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_result_17[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_result_17[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_result_17[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_result_17[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_result_11[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_result_11[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_result_11[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_result_11[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_result_11[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_result_11[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_result_11[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_result_11[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_result_17[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_result_17[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_result_17[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_result_17[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_result_17[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_result_17[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_result_17[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_result_17[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_result_0[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_result_0[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_result_17[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_result_17[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_result_18[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_result_18[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_result_19[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_result_19[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_result_11[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_result_11[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_result_11[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_result_11[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_result_11[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_result_11[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_result_14[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_result_14[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_result_14[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_result_14[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_result_15[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_result_15[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_result_15[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_result_15[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_result_14[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_result_14[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_result_14[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_result_14[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_result_14[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_result_14[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_result_14[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_result_14[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_result_16[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_result_16[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_result_16[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_result_16[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_result_16[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_result_16[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_result_16[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_result_16[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_result_14[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_result_14[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_result_18[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_result_18[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_result_18[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_result_18[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_result_18[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_result_18[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_result_20[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_result_20[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_result_20[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_result_20[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_result_20[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_result_20[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_result_20[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_result_20[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_result_21[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_result_21[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_result_21[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_result_21[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_result_21[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_result_21[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_result_21[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_result_21[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_result_18[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_result_18[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_result_1[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_result_1[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_result_1[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_result_1[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_result_20[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_result_20[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_result_1[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_result_1[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_result_20[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_result_20[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
INFO: [Common 17-14] Message 'Route 35-198' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Phase 1 Build RT Design | Checksum: e480c9fe

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2676.895 ; gain = 0.000 ; free physical = 238540 ; free virtual = 306856
Post Restoration Checksum: NetGraph: 64485677 NumContArr: 80387387 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: e480c9fe

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2676.895 ; gain = 0.000 ; free physical = 238540 ; free virtual = 306856

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: e480c9fe

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2676.895 ; gain = 0.000 ; free physical = 238508 ; free virtual = 306824

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: e480c9fe

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2676.895 ; gain = 0.000 ; free physical = 238508 ; free virtual = 306824
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 173b9d6a2

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2676.895 ; gain = 0.000 ; free physical = 238505 ; free virtual = 306821
INFO: [Route 35-416] Intermediate Timing Summary | WNS=7.646  | TNS=0.000  | WHS=0.111  | THS=0.000  |

Phase 2 Router Initialization | Checksum: 1722c0cc6

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2676.895 ; gain = 0.000 ; free physical = 238504 ; free virtual = 306820

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 17c0af87e

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2676.895 ; gain = 0.000 ; free physical = 238525 ; free virtual = 306843

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=7.317  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 148c61136

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2676.895 ; gain = 0.000 ; free physical = 238531 ; free virtual = 306847
Phase 4 Rip-up And Reroute | Checksum: 148c61136

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2676.895 ; gain = 0.000 ; free physical = 238531 ; free virtual = 306847

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 148c61136

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2676.895 ; gain = 0.000 ; free physical = 238531 ; free virtual = 306847

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 148c61136

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2676.895 ; gain = 0.000 ; free physical = 238531 ; free virtual = 306847
Phase 5 Delay and Skew Optimization | Checksum: 148c61136

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2676.895 ; gain = 0.000 ; free physical = 238531 ; free virtual = 306847

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: abca1c2e

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2676.895 ; gain = 0.000 ; free physical = 238531 ; free virtual = 306847
INFO: [Route 35-416] Intermediate Timing Summary | WNS=7.317  | TNS=0.000  | WHS=0.170  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: abca1c2e

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2676.895 ; gain = 0.000 ; free physical = 238531 ; free virtual = 306847
Phase 6 Post Hold Fix | Checksum: abca1c2e

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2676.895 ; gain = 0.000 ; free physical = 238531 ; free virtual = 306847

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00227814 %
  Global Horizontal Routing Utilization  = 0.00169033 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: c441f99c

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2676.895 ; gain = 0.000 ; free physical = 238531 ; free virtual = 306847

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: c441f99c

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2676.895 ; gain = 0.000 ; free physical = 238530 ; free virtual = 306846

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 2d240dcf

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2676.895 ; gain = 0.000 ; free physical = 238530 ; free virtual = 306846

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=7.317  | TNS=0.000  | WHS=0.170  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 2d240dcf

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2676.895 ; gain = 0.000 ; free physical = 238530 ; free virtual = 306846
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2676.895 ; gain = 0.000 ; free physical = 238562 ; free virtual = 306878

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
13 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 2676.895 ; gain = 0.000 ; free physical = 238564 ; free virtual = 306880
# write_checkpoint -force $outputDir/post_route
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2676.895 ; gain = 0.000 ; free physical = 238565 ; free virtual = 306881
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2676.895 ; gain = 0.000 ; free physical = 238561 ; free virtual = 306879
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2676.895 ; gain = 0.000 ; free physical = 238558 ; free virtual = 306876
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/store_output/post_route.dcp' has been generated.
# report_timing_summary -file $outputDir/post_route_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_timing -sort_by group -max_paths 100 -path_type summary -file $outputDir/post_route_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 100 -nworst 1 -delay_type max -sort_by group.
# report_clock_utilization -file $outputDir/clock_util.rpt
# report_utilization -file $outputDir/post_route_util.rpt
# report_power -file $outputDir/post_route_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/store_output/post_route_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_drc -file $outputDir/post_imp_drc.rpt
Command: report_drc -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/store_output/post_imp_drc.rpt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr/local/packages/xilinx_2018/vivado_hl/Vivado/2018.3/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/store_output/post_imp_drc.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 2710.320 ; gain = 0.000 ; free physical = 238491 ; free virtual = 306807
INFO: [Common 17-206] Exiting Vivado at Thu Jan 13 00:48:20 2022...
