read_verilog ../top.v
proc
 sat -prove x 1 -tempinduct -tempinduct-baseonly  middle
