// Seed: 1661562051
module module_0 (
    input  wor   id_0,
    output wor   id_1,
    output tri   id_2,
    output wire  id_3,
    input  tri   id_4,
    input  tri   id_5,
    input  wand  id_6,
    input  wire  id_7,
    output uwire id_8,
    output uwire id_9
);
  wire id_11;
endmodule
module module_1 (
    output tri1 id_0,
    input tri id_1,
    input wand id_2,
    output wor id_3,
    output tri id_4
    , id_11,
    input supply1 id_5,
    output supply0 id_6,
    input supply1 id_7,
    output supply1 id_8,
    input wand id_9
);
  wire id_12;
  genvar id_13;
  wire id_14 = 1;
  module_0(
      id_2, id_4, id_6, id_3, id_5, id_9, id_7, id_5, id_4, id_3
  );
endmodule
