
---------- Begin Simulation Statistics ----------
final_tick                                   23249000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  73698                       # Simulator instruction rate (inst/s)
host_mem_usage                                 704172                       # Number of bytes of host memory used
host_op_rate                                   132921                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.08                       # Real time elapsed on the host
host_tick_rate                              299610917                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                        5711                       # Number of instructions simulated
sim_ops                                         10312                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000023                       # Number of seconds simulated
sim_ticks                                    23249000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct                   nan                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                    0                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  2                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               514                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted              2033                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                264                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            1382                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1118                       # Number of indirect misses.
system.cpu.branchPred.lookups                    2597                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     260                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          319                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                      7744                       # number of cc regfile reads
system.cpu.cc_regfile_writes                     4578                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts               519                       # The number of times a branch was mispredicted
system.cpu.commit.branches                       1306                       # Number of branches committed
system.cpu.commit.bw_lim_events                    64                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              12                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts            6426                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts                 5711                       # Number of instructions committed
system.cpu.commit.committedOps                  10312                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples        15651                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.658872                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.278320                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0        11115     71.02%     71.02% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1         1588     10.15%     81.16% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2         1368      8.74%     89.90% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3          943      6.03%     95.93% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4          362      2.31%     98.24% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5          104      0.66%     98.91% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6           70      0.45%     99.35% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7           37      0.24%     99.59% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8           64      0.41%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total        15651                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                  112                       # Number of function calls committed.
system.cpu.commit.int_insts                     10193                       # Number of committed integer instructions.
system.cpu.commit.loads                          1084                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass            1      0.01%      0.01% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu             8273     80.23%     80.24% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               6      0.06%     80.29% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                7      0.07%     80.36% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     80.36% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     80.36% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     80.36% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     80.36% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     80.36% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     80.36% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     80.36% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     80.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     80.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     80.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     80.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     80.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     80.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     80.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     80.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     80.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     80.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     80.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     80.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     80.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     80.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     80.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     80.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     80.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     80.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     80.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     80.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     80.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     80.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     80.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     80.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     80.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     80.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     80.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     80.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     80.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     80.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     80.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     80.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     80.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     80.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     80.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     80.36% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead            1084     10.51%     90.87% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite            941      9.13%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total             10312                       # Class of committed instruction
system.cpu.commit.refs                           2025                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                        5711                       # Number of Instructions Simulated
system.cpu.committedOps                         10312                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               4.071266                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         4.071266                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles                  2620                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                  20058                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                     6599                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                      6670                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                    529                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                   308                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                        1548                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            30                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                        1051                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                            10                       # TLB misses on write requests
system.cpu.fetch.Branches                        2597                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                      1475                       # Number of cache lines fetched
system.cpu.fetch.Cycles                          9649                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   172                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                          12248                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                    7                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles           11                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles            37                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                    1058                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.111694                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles               6493                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches                524                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.526773                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples              16726                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.297023                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.450414                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                     9063     54.19%     54.19% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                      415      2.48%     56.67% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                      465      2.78%     59.45% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                     6783     40.55%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                3                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total                16726                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                         3                       # number of floating regfile reads
system.cpu.idleCycles                            6525                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                  562                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                     1466                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.573696                       # Inst execution rate
system.cpu.iew.exec_refs                         2592                       # number of memory reference insts executed
system.cpu.iew.exec_stores                       1051                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                     546                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                  1925                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 18                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               229                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                 1260                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts               16776                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                  1541                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts               756                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                 13339                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                      0                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                    529                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                    40                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             1                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads               54                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            4                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation            7                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads          841                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores          319                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents              7                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect          553                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect              9                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                     12938                       # num instructions consuming a value
system.cpu.iew.wb_count                         13135                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.649328                       # average fanout of values written-back
system.cpu.iew.wb_producers                      8401                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.564922                       # insts written-back per cycle
system.cpu.iew.wb_sent                          13208                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                    18217                       # number of integer regfile reads
system.cpu.int_regfile_writes                   10366                       # number of integer regfile writes
system.cpu.ipc                               0.245624                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.245624                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                 7      0.05%      0.05% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                 11299     80.16%     80.21% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   10      0.07%     80.28% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     7      0.05%     80.33% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     80.33% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     80.33% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     80.33% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     80.33% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     80.33% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     80.33% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     80.33% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     80.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     80.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     80.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     80.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     80.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     80.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     80.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     80.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     80.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     80.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     80.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     80.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     80.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     80.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     80.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     80.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     80.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     80.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     80.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     80.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     80.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     80.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     80.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     80.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     80.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     80.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     80.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     80.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     80.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     80.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     80.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     80.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     80.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     80.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     80.33% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                 1661     11.78%     92.12% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                1107      7.85%     99.97% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%     99.97% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              4      0.03%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                  14095                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       4                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   8                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            3                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  8                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                        2932                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.208017                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                    2386     81.38%     81.38% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     81.38% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     81.38% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     81.38% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     81.38% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     81.38% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     81.38% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     81.38% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     81.38% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     81.38% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     81.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     81.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     81.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     81.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     81.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     81.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     81.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     81.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     81.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     81.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     81.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     81.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     81.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     81.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     81.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     81.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     81.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     81.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     81.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     81.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     81.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     81.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     81.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     81.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     81.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     81.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     81.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     81.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     81.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     81.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     81.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     81.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     81.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     81.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     81.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     81.38% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                    306     10.44%     91.81% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   240      8.19%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                  17016                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads              48692                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses        13132                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes             23238                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                      16758                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                     14095                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  18                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined            6463                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               852                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved              6                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined         9034                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples         16726                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.842700                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.092416                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0                9890     59.13%     59.13% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1                1189      7.11%     66.24% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2                4035     24.12%     90.36% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3                1612      9.64%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total           16726                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.606210                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                        1482                       # TLB accesses on write requests
system.cpu.itb.wrMisses                            43                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads                11                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores                2                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                 1925                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                1260                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                    5852                       # number of misc regfile reads
system.cpu.misc_regfile_writes                      1                       # number of misc regfile writes
system.cpu.numCycles                            23251                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                     583                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                 11801                       # Number of HB maps that are committed
system.cpu.rename.IdleCycles                     7017                       # Number of cycles rename is idle
system.cpu.rename.RenameLookups                 46505                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                  19008                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands               21681                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                      6535                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                   1641                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                    529                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                  1700                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                     9880                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups                 4                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups            26601                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles            362                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                 21                       # count of serializing insts renamed
system.cpu.rename.skidInsts                       363                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             21                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                        32299                       # The number of ROB reads
system.cpu.rob.rob_writes                       34556                       # The number of ROB writes
system.cpu.timesIdled                             166                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    11                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           454                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests           22                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests          417                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp                317                       # Transaction distribution
system.membus.trans_dist::ReadExReq                78                       # Transaction distribution
system.membus.trans_dist::ReadExResp               78                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           317                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.physmem.port          790                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total          790                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                    790                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.physmem.port        25280                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total        25280                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   25280                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               454                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     454    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 454                       # Request fanout histogram
system.membus.reqLayer0.occupancy              628840                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy            1975000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              8.5                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED     23249000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp               318                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           21                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq               78                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp              78                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           258                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq           60                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          537                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side          276                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                   813                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        17856                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side         8832                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                  26688                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples              396                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.002525                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.050252                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                    395     99.75%     99.75% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      1      0.25%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total                396                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy             228400                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy            165600                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            309600                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.3                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED     23249000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.physmem.bytes_read::.cpu.inst            16448                       # Number of bytes read from this memory
system.physmem.bytes_read::.cpu.data             8832                       # Number of bytes read from this memory
system.physmem.bytes_read::total                25280                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::.cpu.inst        16448                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           16448                       # Number of instructions bytes read from this memory
system.physmem.num_reads::.cpu.inst               257                       # Number of read requests responded to by this memory
system.physmem.num_reads::.cpu.data               138                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                   395                       # Number of read requests responded to by this memory
system.physmem.bw_read::.cpu.inst           707471289                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::.cpu.data           379887307                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total              1087358596                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::.cpu.inst      707471289                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total          707471289                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_total::.cpu.inst          707471289                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::.cpu.data          379887307                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total             1087358596                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.power_state.pwrStateResidencyTicks::UNDEFINED     23249000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                    1                       # number of demand (read+write) hits
system.l2.demand_hits::total                        1                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                   1                       # number of overall hits
system.l2.overall_hits::total                       1                       # number of overall hits
system.l2.demand_misses::.cpu.inst                257                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                138                       # number of demand (read+write) misses
system.l2.demand_misses::total                    395                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               257                       # number of overall misses
system.l2.overall_misses::.cpu.data               138                       # number of overall misses
system.l2.overall_misses::total                   395                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     14757400                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data      7973200                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         22730600                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     14757400                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data      7973200                       # number of overall miss cycles
system.l2.overall_miss_latency::total        22730600                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              258                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data              138                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                  396                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             258                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data             138                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                 396                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.996124                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.997475                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.996124                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.997475                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 57421.789883                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 57776.811594                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 57545.822785                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 57421.789883                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 57776.811594                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 57545.822785                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.cpu.inst           257                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data           138                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total               395                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          257                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data          138                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total              395                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     12677000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data      6857800                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     19534800                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     12677000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data      6857800                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     19534800                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.996124                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.997475                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.996124                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.997475                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 49326.848249                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 49694.202899                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 49455.189873                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 49326.848249                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 49694.202899                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 49455.189873                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackClean_hits::.writebacks           21                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               21                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           21                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           21                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_misses::.cpu.data              78                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  78                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data      4510400                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       4510400                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data            78                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                78                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 57825.641026                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 57825.641026                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data           78                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             78                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data      3881800                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      3881800                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 49766.666667                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 49766.666667                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst              1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          257                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              257                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     14757400                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     14757400                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          258                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            258                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.996124                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.996124                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 57421.789883                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 57421.789883                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          257                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          257                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     12677000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     12677000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.996124                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.996124                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 49326.848249                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 49326.848249                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_misses::.cpu.data           60                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total              60                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data      3462800                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total      3462800                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data           60                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total            60                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 57713.333333                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 57713.333333                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data           60                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total           60                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data      2976000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total      2976000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data        49600                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total        49600                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED     23249000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                   206.833678                       # Cycle average of tags in use
system.l2.tags.total_refs                         417                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                       395                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.055696                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     51000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst       123.363032                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data        83.470646                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.001882                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.001274                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.003156                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           395                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          169                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          226                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.006027                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                       812                       # Number of tag accesses
system.l2.tags.data_accesses                      812                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED     23249000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst         1159                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total             1159                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst         1159                       # number of overall hits
system.cpu.icache.overall_hits::total            1159                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          316                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            316                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          316                       # number of overall misses
system.cpu.icache.overall_misses::total           316                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     18566000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     18566000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     18566000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     18566000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst         1475                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total         1475                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst         1475                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total         1475                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.214237                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.214237                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.214237                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.214237                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 58753.164557                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 58753.164557                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 58753.164557                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 58753.164557                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           21                       # number of writebacks
system.cpu.icache.writebacks::total                21                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst           58                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           58                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst           58                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           58                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          258                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          258                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          258                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          258                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     15388600                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     15388600                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     15388600                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     15388600                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.174915                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.174915                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.174915                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.174915                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 59645.736434                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 59645.736434                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 59645.736434                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 59645.736434                       # average overall mshr miss latency
system.cpu.icache.replacements                     21                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst         1159                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total            1159                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          316                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           316                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     18566000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     18566000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst         1475                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total         1475                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.214237                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.214237                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 58753.164557                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 58753.164557                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst           58                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           58                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          258                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          258                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     15388600                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     15388600                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.174915                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.174915                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 59645.736434                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 59645.736434                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED     23249000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           114.537362                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                1417                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               258                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              5.492248                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             59600                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   114.537362                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.223706                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.223706                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          237                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          126                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          111                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.462891                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses              3208                       # Number of tag accesses
system.cpu.icache.tags.data_accesses             3208                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED     23249000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     23249000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED     23249000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED     23249000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     23249000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED     23249000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED     23249000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data         2253                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total             2253                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data         2253                       # number of overall hits
system.cpu.dcache.overall_hits::total            2253                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          163                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            163                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          163                       # number of overall misses
system.cpu.dcache.overall_misses::total           163                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data      9801600                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total      9801600                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data      9801600                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total      9801600                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data         2416                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total         2416                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data         2416                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total         2416                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.067467                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.067467                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.067467                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.067467                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 60132.515337                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 60132.515337                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 60132.515337                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 60132.515337                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs           37                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    18.500000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.demand_mshr_hits::.cpu.data           25                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           25                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           25                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           25                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          138                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          138                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          138                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          138                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data      8305600                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      8305600                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data      8305600                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      8305600                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.057119                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.057119                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.057119                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.057119                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 60185.507246                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 60185.507246                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 60185.507246                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 60185.507246                       # average overall mshr miss latency
system.cpu.dcache.replacements                      0                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data         1390                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total            1390                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data           85                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            85                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      4904600                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      4904600                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data         1475                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total         1475                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.057627                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.057627                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 57701.176471                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 57701.176471                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           25                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           25                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           60                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           60                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      3606800                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      3606800                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.040678                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.040678                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 60113.333333                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 60113.333333                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data          863                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total            863                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data           78                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           78                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      4897000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      4897000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data          941                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total          941                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.082891                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.082891                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 62782.051282                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 62782.051282                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           78                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           78                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      4698800                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      4698800                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.082891                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.082891                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 60241.025641                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 60241.025641                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED     23249000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse            83.420296                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                2391                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               138                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             17.326087                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            127600                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data    83.420296                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.162930                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.162930                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          138                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           44                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           94                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.269531                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses              4970                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses             4970                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED     23249000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON     23249000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
