Date: Tue, 25 Mar 2003 12:43:33 +0000
From: Dave Jones <>
Subject: Re: cacheline size detection code in 2.5.66
Sender: linux-kernel-owner@vger.kernel.org
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org
X-Lkml-Link: https://lkml.org/lkml/2003/3/25/70

On Tue, Mar 25, 2003 at 01:15:27PM +0100, Andi Kleen wrote:
 > > BTW, the "AMD Processor Recognition Application Note" calls bit 19
 > > "Multiprocessing Capable". ;-)
 > Hmm, yes it's broken. 19 is CFLUSH in the 8000_0001 extended CPUID word,
 > but not in index 0000_0001.
On K8 maybe, but on K7, its correct as it stands. bit 19 of 80000001
is the MP capability bit. As K7 never had clflush, its not defined
there.
 > Broken in i386 too.
I don't see anything broken there. The K7 / K8 feature flags are not
bit for bit compatible though iirc (can't find my K8 cpuid manuals right now).
		Dave
-
To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
the body of a message to majordomo@vger.kernel.org
More majordomo info at  
http://vger.kernel.org/majordomo-info.html
Please read the FAQ at  
http://www.tux.org/lkml/