FAIL:IMP-10-0-0-26:Confirm check_design report has no issue.
Fail Occurrence: 2
1: Fail: Floating Ports (3 occurrences). In line 20, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\reports\10.0\check_design_func.rpt: check_design violations detected in one or more categories
2: Fail: Nets with parallel drivers (5 occurrences). In line 67, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\reports\10.0\check_design_func.rpt: check_design violations detected in one or more categories
Info Occurrence: 14
1: Info: Annotation to Physical Netlist (100%). In line 9, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\reports\10.0\check_design_func.rpt: All check_design categories passed with no violations
2: Info: Annotation to Verilog Netlist (100%). In line 8, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\reports\10.0\check_design_func.rpt: All check_design categories passed with no violations
3: Info: Cells with missing Timing data (0 occurrences). In line 3, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\reports\10.0\check_design_func.rpt: All check_design categories passed with no violations
4: Info: Dont use cells in design (0 occurrences). In line 79, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\reports\10.0\check_design_func.rpt: All check_design categories passed with no violations
5: Info: Floating Instance terminals (0 occurrences). In line 51, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\reports\10.0\check_design_func.rpt: All check_design categories passed with no violations
6: Info: Nets with multiple drivers (0 occurrences). In line 68, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\reports\10.0\check_design_func.rpt: All check_design categories passed with no violations
7: Info: Nets with no driver (No FanIn) (0 occurrences). In line 69, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\reports\10.0\check_design_func.rpt: All check_design categories passed with no violations
8: Info: Nets with tri-state driver (0 occurrences). In line 58, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\reports\10.0\check_design_func.rpt: All check_design categories passed with no violations
9: Info: Output pins connected to Power Ground net (0 occurrences). In line 37, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\reports\10.0\check_design_func.rpt: All check_design categories passed with no violations
10: Info: Output term shorted to Power Ground net (0 occurrences). In line 54, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\reports\10.0\check_design_func.rpt: All check_design categories passed with no violations
11: Info: Ports Connect to multiple Pads (0 occurrences). In line 21, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\reports\10.0\check_design_func.rpt: All check_design categories passed with no violations
12: Info: Tie Hi/Lo instances connected to output (0 occurrences). In line 73, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\reports\10.0\check_design_func.rpt: All check_design categories passed with no violations
13: Info: Tie Hi/Lo output terms floating (0 occurrences). In line 53, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\reports\10.0\check_design_func.rpt: All check_design categories passed with no violations
14: Info: Verilog nets with multiple drivers (0 occurrences). In line 74, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\reports\10.0\check_design_func.rpt: All check_design categories passed with no violations
