# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do Simulacion_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/rocco/Documents/Simulacion/Simulacion.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:53:40 on Sep 13,2021
# vcom -reportprogress 300 -93 -work work C:/Users/rocco/Documents/Simulacion/Simulacion.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Simulacion
# -- Compiling architecture Behavioral of Simulacion
# End time: 22:53:41 on Sep 13,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
vsim work.simulacion
# vsim work.simulacion 
# Start time: 22:53:49 on Sep 13,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.simulacion(behavioral)
vsim work.simulacion
# End time: 22:53:57 on Sep 13,2021, Elapsed time: 0:00:08
# Errors: 0, Warnings: 0
# vsim work.simulacion 
# Start time: 22:53:57 on Sep 13,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.simulacion(behavioral)
run
add wave -position insertpoint  \
sim:/simulacion/a
add wave -position insertpoint  \
sim:/simulacion/b \
sim:/simulacion/w \
sim:/simulacion/x \
sim:/simulacion/y \
sim:/simulacion/z
force -freeze sim:/simulacion/a 1 0
force -freeze sim:/simulacion/b 1 0
run
force -freeze sim:/simulacion/z 1 0
run
# End time: 22:55:36 on Sep 13,2021, Elapsed time: 0:01:39
# Errors: 0, Warnings: 0
