
---------- Begin Simulation Statistics ----------
final_tick                                  209327000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 101822                       # Simulator instruction rate (inst/s)
host_mem_usage                                 848852                       # Number of bytes of host memory used
host_op_rate                                   108286                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     2.46                       # Real time elapsed on the host
host_tick_rate                               85248129                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                      250005                       # Number of instructions simulated
sim_ops                                        265893                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000209                       # Number of seconds simulated
sim_ticks                                   209327000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             98.506398                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   57972                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                58851                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  1                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              1098                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             71912                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                  8                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             187                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              179                       # Number of indirect misses.
system.cpu.branchPred.lookups                   84468                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     603                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           53                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                    148665                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   148770                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts               872                       # The number of times a branch was mispredicted
system.cpu.commit.branches                      45431                       # Number of branches committed
system.cpu.commit.bw_lim_events                 18001                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              60                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          139291                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts               250135                       # Number of instructions committed
system.cpu.commit.committedOps                 266023                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples       358081                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.742913                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.954416                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       280550     78.35%     78.35% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1        34100      9.52%     87.87% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        12249      3.42%     91.29% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3         3013      0.84%     92.13% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4         2445      0.68%     92.82% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5         4300      1.20%     94.02% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6          863      0.24%     94.26% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7         2560      0.71%     94.97% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8        18001      5.03%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total       358081                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                  305                       # Number of function calls committed.
system.cpu.commit.int_insts                    231774                       # Number of committed integer instructions.
system.cpu.commit.loads                         88291                       # Number of loads committed
system.cpu.commit.membars                          36                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass            9      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           136407     51.28%     51.28% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult              20      0.01%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                3      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              29      0.01%     51.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     51.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              34      0.01%     51.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp              36      0.01%     51.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     51.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             26      0.01%     51.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     51.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     51.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     51.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     51.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     51.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     51.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     51.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     51.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     51.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     51.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     51.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     51.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     51.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     51.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     51.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     51.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     51.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     51.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     51.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     51.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     51.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     51.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     51.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     51.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     51.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     51.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     51.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     51.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     51.34% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead           88291     33.19%     84.52% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          41168     15.48%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total            266023                       # Class of committed instruction
system.cpu.commit.refs                         129459                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                       224                       # Number of committed Vector instructions.
system.cpu.committedInsts                      250005                       # Number of Instructions Simulated
system.cpu.committedOps                        265893                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.674587                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.674587                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles                252314                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                   228                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved                50314                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts                 420864                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                    43686                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                     64855                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   1712                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                   793                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                 13643                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                       84468                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                     42295                       # Number of cache lines fetched
system.cpu.fetch.Cycles                        319169                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   609                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           34                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                         446742                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                    2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.SquashCycles                    3876                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.201760                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles              55067                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches              58583                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.067089                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples             376210                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.238027                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.388624                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   272049     72.31%     72.31% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    23245      6.18%     78.49% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                     7875      2.09%     80.59% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                     1743      0.46%     81.05% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                     8336      2.22%     83.26% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    36592      9.73%     92.99% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                     1376      0.37%     93.36% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                     2978      0.79%     94.15% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                    22016      5.85%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total               376210                       # Number of instructions fetched each cycle (Total)
system.cpu.idleCycles                           42445                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 1017                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                    72112                       # Number of branches executed
system.cpu.iew.exec_nop                           182                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.087031                       # Inst execution rate
system.cpu.iew.exec_refs                       236722                       # number of memory reference insts executed
system.cpu.iew.exec_stores                      67617                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   34224                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                117465                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 80                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               256                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                69304                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts              409095                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                169105                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              1258                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                455091                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     12                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                 13663                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   1712                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 13157                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked          2039                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            20274                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            4                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           54                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads        10684                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads        29145                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        28124                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             54                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect          751                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            266                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                    444200                       # num instructions consuming a value
system.cpu.iew.wb_count                        375941                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.547179                       # average fanout of values written-back
system.cpu.iew.wb_producers                    243057                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.897973                       # insts written-back per cycle
system.cpu.iew.wb_sent                         401362                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                   578002                       # number of integer regfile reads
system.cpu.int_regfile_writes                  273233                       # number of integer regfile writes
system.cpu.ipc                               0.597162                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.597162                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                10      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                218733     47.93%     47.93% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   23      0.01%     47.94% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     5      0.00%     47.94% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     47.94% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     47.94% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     47.94% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     47.94% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     47.94% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     47.94% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     47.94% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     47.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   35      0.01%     47.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     47.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   38      0.01%     47.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   40      0.01%     47.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     47.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  28      0.01%     47.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     47.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     47.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     47.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     47.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     47.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     47.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     47.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     47.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     47.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     47.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     47.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     47.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     47.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     47.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     47.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     47.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     47.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     47.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     47.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     47.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     47.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     47.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     47.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     47.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     47.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     47.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     47.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     47.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     47.97% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               169572     37.16%     85.13% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               67868     14.87%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                 456352                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                       15083                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.033051                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                     363      2.41%      2.41% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      2.41% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      2.41% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      2.41% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      2.41% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      2.41% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      2.41% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      2.41% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      2.41% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      2.41% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      2.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%      2.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      2.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      2      0.01%      2.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      3      0.02%      2.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%      2.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%      2.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      2.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      2.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%      2.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      2.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%      2.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      2.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      2.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      2.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      2.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      2.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      2.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      2.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%      2.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      2.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      2.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%      2.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%      2.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%      2.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%      2.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%      2.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%      2.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%      2.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%      2.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%      2.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%      2.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%      2.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%      2.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%      2.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%      2.44% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  13649     90.49%     92.93% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  1066      7.07%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                 471131                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads            1303599                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses       375687                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes            551397                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                     408833                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                    456352                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  80                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          142946                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               207                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             20                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        86863                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples        376210                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.213025                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.846133                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              231207     61.46%     61.46% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               27019      7.18%     68.64% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               35094      9.33%     77.97% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               19735      5.25%     83.21% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               34306      9.12%     92.33% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5               17396      4.62%     96.96% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                6143      1.63%     98.59% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                3602      0.96%     99.55% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                1708      0.45%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          376210                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.090043                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                    294                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                602                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses          254                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes               510                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads             18165                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            11029                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               117465                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               69304                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                  337813                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    145                       # number of misc regfile writes
system.cpu.numCycles                           418655                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                   68071                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                262442                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                  11105                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                    49698                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                  13920                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                  1328                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups                671095                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                 416250                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands              436707                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                     71208                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                 148318                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   1712                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                175506                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                   174194                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups           515420                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          10015                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                210                       # count of serializing insts renamed
system.cpu.rename.skidInsts                     74777                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             81                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups              502                       # Number of vector rename lookups
system.cpu.rob.rob_reads                       734994                       # The number of ROB reads
system.cpu.rob.rob_writes                      828841                       # The number of ROB writes
system.cpu.timesIdled                             396                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                      336                       # number of vector regfile reads
system.cpu.vec_regfile_writes                     167                       # number of vector regfile writes
system.cpu.workload.numSyscalls                    23                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         1139                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          6252                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests         3956                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops           12                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests         9182                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops             12                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               1795                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1127                       # Transaction distribution
system.membus.trans_dist::CleanEvict               12                       # Transaction distribution
system.membus.trans_dist::ReadExReq              3311                       # Transaction distribution
system.membus.trans_dist::ReadExResp             3311                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1795                       # Transaction distribution
system.membus.trans_dist::InvalidateReq             7                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        11358                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  11358                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       398912                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  398912                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              5113                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    5113    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                5113                       # Request fanout histogram
system.membus.reqLayer0.occupancy            11479500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               5.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy           26334500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             12.6                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED    209327000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              1880                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         4326                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          308                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             473                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             3338                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            3338                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           560                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         1320                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq            8                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp            8                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1428                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        12980                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 14408                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        55552                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side       502848                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                 558400                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                            1151                       # Total snoops (count)
system.tol2bus.snoopTraffic                     72128                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples             6377                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.002039                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.045108                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                   6364     99.80%     99.80% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     13      0.20%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               6377                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy            8098000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           6991000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            840998                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.4                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED    209327000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                   54                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                   58                       # number of demand (read+write) hits
system.l2.demand_hits::total                      112                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  54                       # number of overall hits
system.l2.overall_hits::.cpu.data                  58                       # number of overall hits
system.l2.overall_hits::total                     112                       # number of overall hits
system.l2.demand_misses::.cpu.inst                506                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               4600                       # number of demand (read+write) misses
system.l2.demand_misses::total                   5106                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               506                       # number of overall misses
system.l2.overall_misses::.cpu.data              4600                       # number of overall misses
system.l2.overall_misses::total                  5106                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     40727500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    410228500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        450956000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     40727500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    410228500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       450956000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              560                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data             4658                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 5218                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             560                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data            4658                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                5218                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.903571                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.987548                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.978536                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.903571                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.987548                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.978536                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 80489.130435                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 89180.108696                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 88318.840580                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 80489.130435                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 89180.108696                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 88318.840580                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                1127                       # number of writebacks
system.l2.writebacks::total                      1127                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst           506                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          4600                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              5106                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          506                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         4600                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             5106                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     35667500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    364228500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    399896000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     35667500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    364228500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    399896000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.903571                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.987548                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.978536                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.903571                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.987548                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.978536                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 70489.130435                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 79180.108696                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 78318.840580                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 70489.130435                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 79180.108696                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 78318.840580                       # average overall mshr miss latency
system.l2.replacements                           1151                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks         3199                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             3199                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks         3199                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         3199                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          308                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              308                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          308                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          308                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                27                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    27                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            3311                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                3311                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    306403500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     306403500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data          3338                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              3338                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.991911                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.991911                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 92541.075204                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 92541.075204                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         3311                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           3311                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    273293500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    273293500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.991911                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.991911                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 82541.075204                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 82541.075204                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             54                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 54                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          506                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              506                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     40727500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     40727500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          560                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            560                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.903571                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.903571                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 80489.130435                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 80489.130435                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          506                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          506                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     35667500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     35667500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.903571                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.903571                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 70489.130435                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 70489.130435                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data            31                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                31                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         1289                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            1289                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    103825000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    103825000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data         1320                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          1320                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.976515                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.976515                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 80546.935609                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 80546.935609                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data         1289                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         1289                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     90935000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     90935000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.976515                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.976515                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 70546.935609                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 70546.935609                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu.data             1                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                 1                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu.data            7                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total               7                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data            8                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total             8                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data     0.875000                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.875000                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data            7                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total            7                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data       133500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total       133500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data     0.875000                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.875000                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 19071.428571                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19071.428571                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED    209327000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2444.230443                       # Cycle average of tags in use
system.l2.tags.total_refs                        9174                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      5120                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.791797                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       4.669326                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       369.945082                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      2069.616036                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000142                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.011290                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.063160                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.074592                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          3968                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           95                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1765                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2108                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.121094                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     78568                       # Number of tag accesses
system.l2.tags.data_accesses                    78568                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED    209327000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          32384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         294400                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             326784                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        32384                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         32384                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        72128                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           72128                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             506                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            4600                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                5106                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         1127                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               1127                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         154705318                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data        1406411977                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1561117295                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    154705318                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        154705318                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      344570934                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            344570934                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      344570934                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        154705318                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data       1406411977                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1905688229                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      1127.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       506.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      4600.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000041780250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           69                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           69                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               10417                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               1046                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        5106                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       1127                       # Number of write requests accepted
system.mem_ctrls.readBursts                      5106                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     1127                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               327                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               342                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               356                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               334                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               291                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               353                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               402                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               349                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               386                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               304                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              301                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              267                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              272                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              267                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              285                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              270                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                66                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                68                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                76                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                75                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                69                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                70                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                69                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                73                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                72                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                68                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               66                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               64                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               68                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13               69                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14               66                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               65                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.74                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      14.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     92479000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   25530000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               188216500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     18111.83                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                36861.83                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     4382                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                     928                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 85.82                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                82.34                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  5106                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 1127                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1595                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1367                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1160                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     968                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     70                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     71                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     70                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     70                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     69                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     70                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     71                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     73                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     72                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    124                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    130                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     69                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     73                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     70                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          895                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    442.279330                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   376.512752                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   187.519372                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           79      8.83%      8.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           79      8.83%     17.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           47      5.25%     22.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           30      3.35%     26.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          622     69.50%     95.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            7      0.78%     96.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            7      0.78%     97.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            4      0.45%     97.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           20      2.23%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          895                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           69                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      71.797101                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     21.337273                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    317.100864                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127            64     92.75%     92.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            1      1.45%     94.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            3      4.35%     98.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2687            1      1.45%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            69                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           69                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean             16                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.000000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               69    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            69                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                 326784                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   70656                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  326784                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                72128                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1561.12                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       337.54                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1561.12                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    344.57                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        14.83                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    12.20                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.64                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                     208969000                       # Total gap between requests
system.mem_ctrls.avgGap                      33526.23                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        32384                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       294400                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        70656                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 154705317.517568200827                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 1406411977.432438135147                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 337538874.583785176277                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          506                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         4600                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         1127                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     14832750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    173383750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks   1556918000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     29313.74                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     37692.12                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1381471.16                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    85.19                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              2784600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              1468665                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            16793280                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy            2808360                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     15980640.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy         88167600                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy          6135360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy          134138505                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        640.808424                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE     15255750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF      6760000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT    187311250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              3641400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              1927860                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            19663560                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy            2954520                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     15980640.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy         70938780                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy         20643840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy          135750600                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        648.509748                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE     53105000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF      6760000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    149462000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED    209327000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst        41562                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            41562                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst        41562                       # number of overall hits
system.cpu.icache.overall_hits::total           41562                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          733                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            733                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          733                       # number of overall misses
system.cpu.icache.overall_misses::total           733                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     52470499                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     52470499                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     52470499                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     52470499                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst        42295                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        42295                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst        42295                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        42295                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.017331                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.017331                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.017331                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.017331                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 71583.218281                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 71583.218281                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 71583.218281                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 71583.218281                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          471                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 7                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    67.285714                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          308                       # number of writebacks
system.cpu.icache.writebacks::total               308                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          173                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          173                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          173                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          173                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          560                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          560                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          560                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          560                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     42154999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     42154999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     42154999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     42154999                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.013240                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.013240                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.013240                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.013240                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 75276.783929                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 75276.783929                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 75276.783929                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 75276.783929                       # average overall mshr miss latency
system.cpu.icache.replacements                    308                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst        41562                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           41562                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          733                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           733                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     52470499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     52470499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst        42295                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        42295                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.017331                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.017331                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 71583.218281                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 71583.218281                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          173                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          173                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          560                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          560                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     42154999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     42154999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.013240                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.013240                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 75276.783929                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 75276.783929                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED    209327000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           230.175591                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               42122                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               560                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             75.217857                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   230.175591                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.899123                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.899123                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          252                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          137                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          107                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.984375                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             85150                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            85150                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    209327000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    209327000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    209327000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    209327000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    209327000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       130572                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           130572                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       130585                       # number of overall hits
system.cpu.dcache.overall_hits::total          130585                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         6390                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           6390                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         6393                       # number of overall misses
system.cpu.dcache.overall_misses::total          6393                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    521859827                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    521859827                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    521859827                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    521859827                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       136962                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       136962                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       136978                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       136978                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.046655                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.046655                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.046672                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.046672                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 81668.204538                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 81668.204538                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 81629.880651                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 81629.880651                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       182118                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          380                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              2053                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               4                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    88.708232                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           95                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         3199                       # number of writebacks
system.cpu.dcache.writebacks::total              3199                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         1727                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1727                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         1727                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1727                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         4663                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         4663                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         4666                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         4666                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    417872475                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    417872475                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    418194475                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    418194475                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.034046                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.034046                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.034064                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.034064                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 89614.513189                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 89614.513189                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 89625.905486                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 89625.905486                       # average overall mshr miss latency
system.cpu.dcache.replacements                   3648                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        93916                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           93916                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         1916                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          1916                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    140924500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    140924500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        95832                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        95832                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.019993                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.019993                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 73551.409186                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 73551.409186                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          599                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          599                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         1317                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         1317                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    105912500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    105912500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.013743                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.013743                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 80419.514047                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 80419.514047                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data        36656                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          36656                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         4467                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         4467                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    380712829                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    380712829                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        41123                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        41123                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.108625                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.108625                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 85227.855160                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 85227.855160                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         1128                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1128                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         3339                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         3339                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    311744477                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    311744477                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.081195                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.081195                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 93364.623240                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 93364.623240                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           13                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            13                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            3                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           16                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           16                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.187500                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.187500                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            3                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            3                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       322000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       322000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.187500                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.187500                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 107333.333333                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 107333.333333                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_misses::.cpu.data            7                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total            7                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data       222498                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total       222498                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data            7                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total            7                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 31785.428571                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 31785.428571                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data            7                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total            7                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data       215498                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total       215498                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 30785.428571                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 30785.428571                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           45                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           45                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        85000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        85000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           47                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           47                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.042553                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.042553                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        42500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        42500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.StoreCondReq_hits::.cpu.data           36                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           36                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           36                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           36                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED    209327000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           494.826246                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              135332                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              4666                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             29.003858                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   494.826246                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.483229                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.483229                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1018                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           87                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          928                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.994141                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            278788                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           278788                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    209327000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON    209327000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
