// Seed: 3616236404
module module_0 (
    input tri1 id_0,
    input wire id_1,
    input wire id_2,
    input supply1 id_3,
    output tri1 id_4,
    input tri id_5,
    output wand id_6,
    input supply0 id_7,
    input supply1 id_8,
    input tri id_9,
    input tri id_10,
    input supply0 id_11,
    output uwire id_12,
    input uwire id_13,
    output uwire id_14,
    input wor id_15,
    output wor id_16
);
  assign id_14 = 1'b0;
endmodule
module module_1 #(
    parameter id_14 = 32'd78
) (
    output tri0 id_0,
    input uwire id_1,
    input supply1 id_2,
    input wand id_3,
    output wor id_4,
    input supply0 id_5,
    input tri id_6,
    input wire id_7,
    input wand id_8,
    input supply0 id_9,
    input tri id_10,
    output wor id_11,
    input supply1 id_12,
    input supply1 id_13,
    output wand _id_14,
    output supply0 id_15,
    output supply0 id_16
);
  logic [id_14 : -1] id_18;
  ;
  module_0 modCall_1 (
      id_6,
      id_5,
      id_3,
      id_5,
      id_16,
      id_5,
      id_0,
      id_12,
      id_2,
      id_7,
      id_9,
      id_9,
      id_4,
      id_12,
      id_15,
      id_12,
      id_11
  );
  assign modCall_1.id_8 = 0;
  logic id_19;
  ;
endmodule
