Determining the location of the ModelSim executable...

Using: C:\intelFPGA_lite\18.1\modelsim_ase\win32aloem

To specify a ModelSim executable directory, select: Tools -> Options -> EDA Tool Options
Note: if both ModelSim-Altera and ModelSim executables are available, ModelSim-Altera will be used.

**** Generating the ModelSim Testbench ****

quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off yadro_tryy -c yadro_tryy --vector_source="C:/class/courssefiles/DDaMPC/Quartus projects/yadro_tryy/Waveform6.vwf" --testbench_file="C:/class/courssefiles/DDaMPC/Quartus projects/yadro_tryy/simulation/qsim/Waveform6.vwf.vt"

Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Copyright (C) 2018  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details.
    Info: Processing started: Tue May 06 21:18:23 2025
Info: Command: quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off yadro_tryy -c yadro_tryy --vector_source="C:/class/courssefiles/DDaMPC/Quartus projects/yadro_tryy/Waveform6.vwf" --testbench_file="C:/class/courssefiles/DDaMPC/Quartus projects/yadro_tryy/simulation/qsim/Waveform6.vwf.vt"
Info (119006): Selected device 5CGXFC7C7F23C8 for design "yadro_tryy"
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.

 May 06 21:18:23 2025
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:01

Completed successfully. 

Completed successfully. 

**** Generating the functional simulation netlist ****

quartus_eda --write_settings_files=off --simulation --functional=on --flatten_buses=off --tool=modelsim_oem --format=verilog --output_directory="C:/class/courssefiles/DDaMPC/Quartus projects/yadro_tryy/simulation/qsim/" yadro_tryy -c yadro_tryy

Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Copyright (C) 2018  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details.
    Info: Processing started: Tue May 06 21:18:24 2025
Info: Command: quartus_eda --write_settings_files=off --simulation=on --functional=on --flatten_buses=off --tool=modelsim_oem --format=verilog --output_directory="C:/class/courssefiles/DDaMPC/Quartus projects/yadro_tryy/simulation/qsim/" yadro_tryy -c yadro_tryy
Info (119006): Selected device 5CGXFC7C7F23C8 for design "yadro_tryy"
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (204019): Generated file yadro_tryy.vo in folder "C:/class/courssefiles/DDaMPC/Quartus projects/yadro_tryy/simulation/qsim//" for EDA simulation tool
Info: Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 4717 megabytes
    Info: Processing ended: Tue May 06 21:18:24 2025
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:01

Completed successfully. 

**** Generating the ModelSim .do script ****

C:/class/courssefiles/DDaMPC/Quartus projects/yadro_tryy/simulation/qsim/yadro_tryy.do generated.

Completed successfully. 

**** Running the ModelSim simulation ****

C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vsim -c -do yadro_tryy.do

Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl

# 10.5b


# do yadro_tryy.do
# ** Warning: (vlib-34) Library already exists at "work".

# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:18:25 on May 06,2025
# vlog -work work yadro_tryy.vo 
# -- Compiling module top_level
# 
# Top level modules:
# 	top_level
# End time: 21:18:25 on May 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:18:25 on May 06,2025
# vlog -work work Waveform6.vwf.vt 
# -- Compiling module top_level_vlg_vec_tst

# 
# Top level modules:
# 	top_level_vlg_vec_tst
# End time: 21:18:25 on May 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0

# vsim -novopt -c -t 1ps -L cyclonev_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.top_level_vlg_vec_tst 
# Start time: 21:18:25 on May 06,2025
# Loading work.top_level_vlg_vec_tst
# Loading work.top_level
# Loading cyclonev_ver.cyclonev_io_obuf
# Loading cyclonev_ver.cyclonev_io_ibuf
# Loading cyclonev_ver.cyclonev_lcell_comb
# Loading cyclonev_ver.cyclonev_mac
# Loading altera_ver.dffeas
# ** Warning: (vsim-3015) yadro_tryy.vo(1892): [PCDPC] - Port size (1) does not match connection size (26) for port 'az'. The port definition is at: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4326).
#    Time: 0 ps  Iteration: 0  Instance: /top_level_vlg_vec_tst/i1/\Mult0~8  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v
# ** Warning: (vsim-3015) yadro_tryy.vo(1892): [PCDPC] - Port size (16) does not match connection size (18) for port 'bx'. The port definition is at: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4328).
#    Time: 0 ps  Iteration: 0  Instance: /top_level_vlg_vec_tst/i1/\Mult0~8  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v
# ** Warning: (vsim-3015) yadro_tryy.vo(1892): [PCDPC] - Port size (16) does not match connection size (19) for port 'by'. The port definition is at: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4329).
#    Time: 0 ps  Iteration: 0  Instance: /top_level_vlg_vec_tst/i1/\Mult0~8  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v
# ** Warning: (vsim-3015) yadro_tryy.vo(1892): [PCDPC] - Port size (1) does not match connection size (18) for port 'bz'. The port definition is at: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4330).
#    Time: 0 ps  Iteration: 0  Instance: /top_level_vlg_vec_tst/i1/\Mult0~8  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v
# ** Warning: (vsim-3015) yadro_tryy.vo(1892): [PCDPC] - Port size (8) does not match connection size (27) for port 'scanin'. The port definition is at: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4332).
#    Time: 0 ps  Iteration: 0  Instance: /top_level_vlg_vec_tst/i1/\Mult0~8  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v
# ** Warning: (vsim-3015) yadro_tryy.vo(1892): [PCDPC] - Port size (64) does not match connection size (1) for port 'chainin'. The port definition is at: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4333).
#    Time: 0 ps  Iteration: 0  Instance: /top_level_vlg_vec_tst/i1/\Mult0~8  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v
# ** Warning: (vsim-3015) (): [PCDPC] - Port size () does not match connection size () for .
#    Time: 0 ps  Iteration: 0  Protected: /top_level_vlg_vec_tst/i1/\Mult0~8 /inst/ File: nofile
# ** Warning: (vsim-3015) (): [PCDPC] - Port size () does not match connection size () for .
#    Time: 0 ps  Iteration: 0  Protected: /top_level_vlg_vec_tst/i1/\Mult0~8 /inst/ File: nofile
# Loading altera_ver.PRIM_GDFF_LOW
# after#25
# ** Note: $finish    : Waveform6.vwf.vt(60)
#    Time: 1 us  Iteration: 0  Instance: /top_level_vlg_vec_tst
# End time: 21:18:26 on May 06,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 8

Completed successfully. 

**** Converting ModelSim VCD to vector waveform ****

Reading C:/class/courssefiles/DDaMPC/Quartus projects/yadro_tryy/Waveform6.vwf...

Reading C:/class/courssefiles/DDaMPC/Quartus projects/yadro_tryy/simulation/qsim/yadro_tryy.msim.vcd...

Processing channel transitions... 

Writing the resulting VWF to C:/class/courssefiles/DDaMPC/Quartus projects/yadro_tryy/simulation/qsim/yadro_tryy_20250506211826.sim.vwf

Finished VCD to VWF conversion.

Completed successfully. 

All completed.