module decoder(
    input wire [31:0] instruction,
    //slice the instruction into its components
    output wire [6:0] opcode,
    output wire [4:0] rd,
    output wire [2:0] funct3,
    output wire [4:0] rs1,
    output wire [4:0] rs2,
    output wire [6:0] funct7
);

    // RISC-V architecture hardware instruction format:
    // Bracket notation: [high:low] syntax to slice the 32-bit cable
    assign opcode = instruction[6:0];
    assign rd = instruction[11:7];
    assign funct3 = instruction[14:12];
    assign rs1 = instruction[19:15];
    assign rs2 = instruction[24:20];
    assign funct7 = instruction[31:25];
    
endmodule
