Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Thu Apr 10 15:55:44 2025
| Host         : Ideapad_S340 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  42          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (32)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (32)
--------------------------------
 There are 32 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     50.545        0.000                      0                 2345        0.245        0.000                      0                 2345       49.500        0.000                       0                  1161  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk_0  {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0              50.545        0.000                      0                 2345        0.245        0.000                      0                 2345       49.500        0.000                       0                  1161  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack       50.545ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.245ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             50.545ns  (required time - arrival time)
  Source:                 forLoop_idx_0_23864677[0].io_button_cond_start/D_ctr_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/L_reg/D_reg_q_reg[20][31]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        49.242ns  (logic 9.091ns (18.462%)  route 40.151ns (81.538%))
  Logic Levels:           45  (LUT2=1 LUT4=5 LUT5=18 LUT6=20 MUXF7=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 104.849 - 100.000 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1160, routed)        1.635     5.219    forLoop_idx_0_23864677[0].io_button_cond_start/CLK
    SLICE_X5Y44          FDRE                                         r  forLoop_idx_0_23864677[0].io_button_cond_start/D_ctr_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y44          FDRE (Prop_fdre_C_Q)         0.456     5.675 f  forLoop_idx_0_23864677[0].io_button_cond_start/D_ctr_q_reg[9]/Q
                         net (fo=2, routed)           1.004     6.680    forLoop_idx_0_23864677[0].io_button_cond_start/D_ctr_q_reg[9]
    SLICE_X4Y44          LUT4 (Prop_lut4_I0_O)        0.124     6.804 r  forLoop_idx_0_23864677[0].io_button_cond_start/D_last_q_i_5/O
                         net (fo=3, routed)           0.823     7.626    forLoop_idx_0_23864677[0].io_button_cond_start/D_last_q_i_5_n_0
    SLICE_X6Y44          LUT6 (Prop_lut6_I1_O)        0.124     7.750 f  forLoop_idx_0_23864677[0].io_button_cond_start/g0_b0_i_8/O
                         net (fo=9, routed)           0.844     8.595    cpu/L_reg/D_reg_q_reg[6][0]_0
    SLICE_X6Y52          LUT5 (Prop_lut5_I2_O)        0.124     8.719 r  cpu/L_reg/g0_b0_i_11/O
                         net (fo=3, routed)           0.754     9.472    cpu/L_reg/g0_b0_i_11_n_0
    SLICE_X6Y53          LUT5 (Prop_lut5_I0_O)        0.153     9.625 r  cpu/L_reg/g0_b0_i_4/O
                         net (fo=32, routed)          1.610    11.235    cpu/L_reg/M_iROM_address[3]
    SLICE_X8Y48          LUT6 (Prop_lut6_I3_O)        0.331    11.566 r  cpu/L_reg/g0_b16/O
                         net (fo=6, routed)           0.740    12.306    cpu/L_reg/g0_b16_n_0
    SLICE_X10Y51         LUT6 (Prop_lut6_I0_O)        0.124    12.430 r  cpu/L_reg/D_reg_q[15][31]_i_7/O
                         net (fo=271, routed)         1.958    14.388    cpu/L_reg/D_reg_q[15][31]_i_7_n_0
    SLICE_X4Y65          LUT6 (Prop_lut6_I4_O)        0.124    14.512 r  cpu/L_reg/D_reg_q[15][4]_i_24/O
                         net (fo=1, routed)           0.000    14.512    cpu/L_reg/D_reg_q[15][4]_i_24_n_0
    SLICE_X4Y65          MUXF7 (Prop_muxf7_I1_O)      0.245    14.757 r  cpu/L_reg/D_reg_q_reg[15][4]_i_12/O
                         net (fo=1, routed)           0.946    15.703    cpu/L_reg/D_reg_q_reg[15][4]_i_12_n_0
    SLICE_X5Y62          LUT6 (Prop_lut6_I1_O)        0.298    16.001 f  cpu/L_reg/D_reg_q[15][4]_i_5/O
                         net (fo=56, routed)          1.943    17.944    cpu/L_reg/D_reg_q[15][30]_i_21_0[2]
    SLICE_X15Y59         LUT2 (Prop_lut2_I0_O)        0.124    18.068 r  cpu/L_reg/D_reg_q[15][4]_i_41/O
                         net (fo=2, routed)           1.007    19.075    cpu/L_reg/D_reg_q[15][4]_i_41_n_0
    SLICE_X5Y59          LUT6 (Prop_lut6_I1_O)        0.124    19.199 r  cpu/L_reg/D_reg_q[15][4]_i_37/O
                         net (fo=3, routed)           0.444    19.643    cpu/L_reg/alu/multiplier/p_2054_in
    SLICE_X5Y59          LUT4 (Prop_lut4_I0_O)        0.150    19.793 r  cpu/L_reg/D_reg_q[15][5]_i_38/O
                         net (fo=6, routed)           1.371    21.164    cpu/L_reg/alu/multiplier/p_2110_in
    SLICE_X8Y61          LUT6 (Prop_lut6_I1_O)        0.326    21.490 r  cpu/L_reg/D_reg_q[15][7]_i_41/O
                         net (fo=6, routed)           0.763    22.253    cpu/L_reg/alu/multiplier/p_1967_in
    SLICE_X8Y64          LUT4 (Prop_lut4_I3_O)        0.124    22.377 r  cpu/L_reg/D_reg_q[15][7]_i_44/O
                         net (fo=5, routed)           0.732    23.109    cpu/L_reg/alu/multiplier/p_1965_in
    SLICE_X6Y64          LUT6 (Prop_lut6_I2_O)        0.124    23.233 r  cpu/L_reg/D_reg_q[15][8]_i_42/O
                         net (fo=6, routed)           0.691    23.923    cpu/L_reg/alu/multiplier/p_1827_in
    SLICE_X7Y64          LUT5 (Prop_lut5_I1_O)        0.152    24.075 r  cpu/L_reg/D_reg_q[15][9]_i_37/O
                         net (fo=6, routed)           0.953    25.028    cpu/L_reg/alu/multiplier/p_1694_in
    SLICE_X7Y65          LUT5 (Prop_lut5_I1_O)        0.326    25.354 r  cpu/L_reg/D_reg_q[15][10]_i_37/O
                         net (fo=5, routed)           1.117    26.471    cpu/L_reg/alu/multiplier/p_1566_in
    SLICE_X4Y67          LUT6 (Prop_lut6_I1_O)        0.124    26.595 r  cpu/L_reg/D_reg_q[15][11]_i_39/O
                         net (fo=3, routed)           0.600    27.195    cpu/L_reg/D_reg_q[15][11]_i_39_n_0
    SLICE_X6Y67          LUT6 (Prop_lut6_I3_O)        0.124    27.319 r  cpu/L_reg/D_reg_q[15][12]_i_39/O
                         net (fo=3, routed)           0.476    27.795    cpu/L_reg/alu/multiplier/p_1325_in
    SLICE_X6Y68          LUT5 (Prop_lut5_I4_O)        0.124    27.919 r  cpu/L_reg/D_reg_q[15][14]_i_48/O
                         net (fo=3, routed)           0.712    28.631    cpu/L_reg/alu/multiplier/p_1323_in
    SLICE_X6Y68          LUT5 (Prop_lut5_I4_O)        0.124    28.755 r  cpu/L_reg/D_reg_q[15][14]_i_52/O
                         net (fo=6, routed)           1.034    29.788    cpu/L_reg/alu/multiplier/p_1321_in
    SLICE_X6Y70          LUT5 (Prop_lut5_I1_O)        0.124    29.912 r  cpu/L_reg/D_reg_q[15][14]_i_43/O
                         net (fo=8, routed)           1.388    31.300    cpu/L_reg/alu/multiplier/p_1062_in
    SLICE_X8Y67          LUT5 (Prop_lut5_I2_O)        0.150    31.450 r  cpu/L_reg/D_reg_q[15][15]_i_36/O
                         net (fo=5, routed)           0.736    32.186    cpu/L_reg/alu/multiplier/p_1001_in
    SLICE_X9Y67          LUT5 (Prop_lut5_I1_O)        0.356    32.542 r  cpu/L_reg/D_reg_q[15][16]_i_39/O
                         net (fo=4, routed)           0.640    33.183    cpu/L_reg/alu/multiplier/p_903_in
    SLICE_X10Y67         LUT6 (Prop_lut6_I1_O)        0.332    33.515 r  cpu/L_reg/D_reg_q[15][17]_i_40/O
                         net (fo=3, routed)           0.842    34.357    cpu/L_reg/alu/multiplier/p_810_in
    SLICE_X10Y68         LUT6 (Prop_lut6_I1_O)        0.124    34.481 r  cpu/L_reg/D_reg_q[15][17]_i_37/O
                         net (fo=3, routed)           0.994    35.475    cpu/L_reg/alu/multiplier/p_611_in
    SLICE_X12Y66         LUT4 (Prop_lut4_I2_O)        0.150    35.625 r  cpu/L_reg/D_reg_q[15][19]_i_45/O
                         net (fo=6, routed)           0.887    36.512    cpu/L_reg/alu/multiplier/p_641_in
    SLICE_X12Y66         LUT5 (Prop_lut5_I1_O)        0.356    36.868 r  cpu/L_reg/D_reg_q[15][19]_i_51/O
                         net (fo=4, routed)           0.845    37.713    cpu/L_reg/alu/multiplier/p_563_in
    SLICE_X15Y66         LUT6 (Prop_lut6_I1_O)        0.348    38.061 r  cpu/L_reg/D_reg_q[15][20]_i_44/O
                         net (fo=4, routed)           0.834    38.894    cpu/L_reg/alu/multiplier/p_490_in
    SLICE_X28Y66         LUT5 (Prop_lut5_I4_O)        0.152    39.046 r  cpu/L_reg/D_reg_q[15][21]_i_43/O
                         net (fo=4, routed)           0.856    39.903    cpu/L_reg/alu/multiplier/p_488_in
    SLICE_X30Y66         LUT6 (Prop_lut6_I1_O)        0.326    40.229 r  cpu/L_reg/D_reg_q[15][22]_i_45/O
                         net (fo=3, routed)           0.667    40.896    cpu/L_reg/alu/multiplier/p_420_in
    SLICE_X31Y66         LUT6 (Prop_lut6_I1_O)        0.124    41.020 r  cpu/L_reg/D_reg_q[15][22]_i_39/O
                         net (fo=3, routed)           0.792    41.811    cpu/L_reg/alu/multiplier/p_281_in
    SLICE_X30Y64         LUT4 (Prop_lut4_I2_O)        0.153    41.964 r  cpu/L_reg/D_reg_q[15][25]_i_43/O
                         net (fo=6, routed)           0.834    42.798    cpu/L_reg/alu/multiplier/p_301_in
    SLICE_X30Y62         LUT5 (Prop_lut5_I1_O)        0.353    43.151 r  cpu/L_reg/D_reg_q[15][25]_i_49/O
                         net (fo=4, routed)           0.564    43.715    cpu/L_reg/alu/multiplier/p_248_in
    SLICE_X33Y62         LUT5 (Prop_lut5_I4_O)        0.322    44.037 r  cpu/L_reg/D_reg_q[15][26]_i_41/O
                         net (fo=4, routed)           0.842    44.879    cpu/L_reg/alu/multiplier/p_246_in
    SLICE_X34Y62         LUT5 (Prop_lut5_I4_O)        0.326    45.205 r  cpu/L_reg/D_reg_q[15][27]_i_48/O
                         net (fo=3, routed)           0.836    46.042    cpu/L_reg/alu/multiplier/p_244_in
    SLICE_X35Y61         LUT5 (Prop_lut5_I1_O)        0.124    46.166 r  cpu/L_reg/D_reg_q[15][27]_i_42/O
                         net (fo=3, routed)           0.693    46.859    cpu/L_reg/alu/multiplier/p_196_in
    SLICE_X35Y62         LUT5 (Prop_lut5_I4_O)        0.124    46.983 r  cpu/L_reg/D_reg_q[15][29]_i_59/O
                         net (fo=3, routed)           0.752    47.734    cpu/L_reg/alu/multiplier/p_194_in
    SLICE_X32Y60         LUT6 (Prop_lut6_I3_O)        0.124    47.858 r  cpu/L_reg/D_reg_q[15][29]_i_49/O
                         net (fo=8, routed)           1.333    49.191    cpu/L_reg/alu/multiplier/p_103_in
    SLICE_X31Y56         LUT5 (Prop_lut5_I2_O)        0.152    49.343 r  cpu/L_reg/D_reg_q[15][29]_i_42/O
                         net (fo=4, routed)           0.819    50.163    cpu/L_reg/alu/multiplier/p_84_in
    SLICE_X32Y56         LUT6 (Prop_lut6_I1_O)        0.326    50.489 r  cpu/L_reg/D_reg_q[15][31]_i_104/O
                         net (fo=3, routed)           0.656    51.145    cpu/L_reg/alu/multiplier/p_56_in
    SLICE_X33Y55         LUT6 (Prop_lut6_I1_O)        0.124    51.269 r  cpu/L_reg/D_reg_q[15][31]_i_65/O
                         net (fo=3, routed)           0.748    52.017    cpu/L_reg/D_reg_q[15][31]_i_65_n_0
    SLICE_X30Y54         LUT6 (Prop_lut6_I2_O)        0.124    52.141 r  cpu/L_reg/D_reg_q[15][31]_i_32/O
                         net (fo=1, routed)           0.808    52.949    cpu/L_reg/D_reg_q[15][31]_i_32_n_0
    SLICE_X31Y53         LUT6 (Prop_lut6_I1_O)        0.124    53.073 r  cpu/L_reg/D_reg_q[15][31]_i_13/O
                         net (fo=1, routed)           0.154    53.227    cpu/L_reg/D_reg_q[15][31]_i_13_n_0
    SLICE_X31Y53         LUT5 (Prop_lut5_I4_O)        0.124    53.351 r  cpu/L_reg/D_reg_q[15][31]_i_2/O
                         net (fo=32, routed)          1.111    54.461    cpu/L_reg/M_reg_write_data[31]
    SLICE_X35Y46         FDRE                                         r  cpu/L_reg/D_reg_q_reg[20][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1160, routed)        1.444   104.849    cpu/L_reg/CLK
    SLICE_X35Y46         FDRE                                         r  cpu/L_reg/D_reg_q_reg[20][31]/C
                         clock pessimism              0.259   105.108    
                         clock uncertainty           -0.035   105.073    
    SLICE_X35Y46         FDRE (Setup_fdre_C_D)       -0.067   105.006    cpu/L_reg/D_reg_q_reg[20][31]
  -------------------------------------------------------------------
                         required time                        105.006    
                         arrival time                         -54.461    
  -------------------------------------------------------------------
                         slack                                 50.545    

Slack (MET) :             50.573ns  (required time - arrival time)
  Source:                 forLoop_idx_0_23864677[0].io_button_cond_start/D_ctr_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/L_reg/D_reg_q_reg[24][31]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        49.215ns  (logic 9.091ns (18.472%)  route 40.124ns (81.528%))
  Logic Levels:           45  (LUT2=1 LUT4=5 LUT5=18 LUT6=20 MUXF7=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 104.850 - 100.000 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1160, routed)        1.635     5.219    forLoop_idx_0_23864677[0].io_button_cond_start/CLK
    SLICE_X5Y44          FDRE                                         r  forLoop_idx_0_23864677[0].io_button_cond_start/D_ctr_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y44          FDRE (Prop_fdre_C_Q)         0.456     5.675 f  forLoop_idx_0_23864677[0].io_button_cond_start/D_ctr_q_reg[9]/Q
                         net (fo=2, routed)           1.004     6.680    forLoop_idx_0_23864677[0].io_button_cond_start/D_ctr_q_reg[9]
    SLICE_X4Y44          LUT4 (Prop_lut4_I0_O)        0.124     6.804 r  forLoop_idx_0_23864677[0].io_button_cond_start/D_last_q_i_5/O
                         net (fo=3, routed)           0.823     7.626    forLoop_idx_0_23864677[0].io_button_cond_start/D_last_q_i_5_n_0
    SLICE_X6Y44          LUT6 (Prop_lut6_I1_O)        0.124     7.750 f  forLoop_idx_0_23864677[0].io_button_cond_start/g0_b0_i_8/O
                         net (fo=9, routed)           0.844     8.595    cpu/L_reg/D_reg_q_reg[6][0]_0
    SLICE_X6Y52          LUT5 (Prop_lut5_I2_O)        0.124     8.719 r  cpu/L_reg/g0_b0_i_11/O
                         net (fo=3, routed)           0.754     9.472    cpu/L_reg/g0_b0_i_11_n_0
    SLICE_X6Y53          LUT5 (Prop_lut5_I0_O)        0.153     9.625 r  cpu/L_reg/g0_b0_i_4/O
                         net (fo=32, routed)          1.610    11.235    cpu/L_reg/M_iROM_address[3]
    SLICE_X8Y48          LUT6 (Prop_lut6_I3_O)        0.331    11.566 r  cpu/L_reg/g0_b16/O
                         net (fo=6, routed)           0.740    12.306    cpu/L_reg/g0_b16_n_0
    SLICE_X10Y51         LUT6 (Prop_lut6_I0_O)        0.124    12.430 r  cpu/L_reg/D_reg_q[15][31]_i_7/O
                         net (fo=271, routed)         1.958    14.388    cpu/L_reg/D_reg_q[15][31]_i_7_n_0
    SLICE_X4Y65          LUT6 (Prop_lut6_I4_O)        0.124    14.512 r  cpu/L_reg/D_reg_q[15][4]_i_24/O
                         net (fo=1, routed)           0.000    14.512    cpu/L_reg/D_reg_q[15][4]_i_24_n_0
    SLICE_X4Y65          MUXF7 (Prop_muxf7_I1_O)      0.245    14.757 r  cpu/L_reg/D_reg_q_reg[15][4]_i_12/O
                         net (fo=1, routed)           0.946    15.703    cpu/L_reg/D_reg_q_reg[15][4]_i_12_n_0
    SLICE_X5Y62          LUT6 (Prop_lut6_I1_O)        0.298    16.001 f  cpu/L_reg/D_reg_q[15][4]_i_5/O
                         net (fo=56, routed)          1.943    17.944    cpu/L_reg/D_reg_q[15][30]_i_21_0[2]
    SLICE_X15Y59         LUT2 (Prop_lut2_I0_O)        0.124    18.068 r  cpu/L_reg/D_reg_q[15][4]_i_41/O
                         net (fo=2, routed)           1.007    19.075    cpu/L_reg/D_reg_q[15][4]_i_41_n_0
    SLICE_X5Y59          LUT6 (Prop_lut6_I1_O)        0.124    19.199 r  cpu/L_reg/D_reg_q[15][4]_i_37/O
                         net (fo=3, routed)           0.444    19.643    cpu/L_reg/alu/multiplier/p_2054_in
    SLICE_X5Y59          LUT4 (Prop_lut4_I0_O)        0.150    19.793 r  cpu/L_reg/D_reg_q[15][5]_i_38/O
                         net (fo=6, routed)           1.371    21.164    cpu/L_reg/alu/multiplier/p_2110_in
    SLICE_X8Y61          LUT6 (Prop_lut6_I1_O)        0.326    21.490 r  cpu/L_reg/D_reg_q[15][7]_i_41/O
                         net (fo=6, routed)           0.763    22.253    cpu/L_reg/alu/multiplier/p_1967_in
    SLICE_X8Y64          LUT4 (Prop_lut4_I3_O)        0.124    22.377 r  cpu/L_reg/D_reg_q[15][7]_i_44/O
                         net (fo=5, routed)           0.732    23.109    cpu/L_reg/alu/multiplier/p_1965_in
    SLICE_X6Y64          LUT6 (Prop_lut6_I2_O)        0.124    23.233 r  cpu/L_reg/D_reg_q[15][8]_i_42/O
                         net (fo=6, routed)           0.691    23.923    cpu/L_reg/alu/multiplier/p_1827_in
    SLICE_X7Y64          LUT5 (Prop_lut5_I1_O)        0.152    24.075 r  cpu/L_reg/D_reg_q[15][9]_i_37/O
                         net (fo=6, routed)           0.953    25.028    cpu/L_reg/alu/multiplier/p_1694_in
    SLICE_X7Y65          LUT5 (Prop_lut5_I1_O)        0.326    25.354 r  cpu/L_reg/D_reg_q[15][10]_i_37/O
                         net (fo=5, routed)           1.117    26.471    cpu/L_reg/alu/multiplier/p_1566_in
    SLICE_X4Y67          LUT6 (Prop_lut6_I1_O)        0.124    26.595 r  cpu/L_reg/D_reg_q[15][11]_i_39/O
                         net (fo=3, routed)           0.600    27.195    cpu/L_reg/D_reg_q[15][11]_i_39_n_0
    SLICE_X6Y67          LUT6 (Prop_lut6_I3_O)        0.124    27.319 r  cpu/L_reg/D_reg_q[15][12]_i_39/O
                         net (fo=3, routed)           0.476    27.795    cpu/L_reg/alu/multiplier/p_1325_in
    SLICE_X6Y68          LUT5 (Prop_lut5_I4_O)        0.124    27.919 r  cpu/L_reg/D_reg_q[15][14]_i_48/O
                         net (fo=3, routed)           0.712    28.631    cpu/L_reg/alu/multiplier/p_1323_in
    SLICE_X6Y68          LUT5 (Prop_lut5_I4_O)        0.124    28.755 r  cpu/L_reg/D_reg_q[15][14]_i_52/O
                         net (fo=6, routed)           1.034    29.788    cpu/L_reg/alu/multiplier/p_1321_in
    SLICE_X6Y70          LUT5 (Prop_lut5_I1_O)        0.124    29.912 r  cpu/L_reg/D_reg_q[15][14]_i_43/O
                         net (fo=8, routed)           1.388    31.300    cpu/L_reg/alu/multiplier/p_1062_in
    SLICE_X8Y67          LUT5 (Prop_lut5_I2_O)        0.150    31.450 r  cpu/L_reg/D_reg_q[15][15]_i_36/O
                         net (fo=5, routed)           0.736    32.186    cpu/L_reg/alu/multiplier/p_1001_in
    SLICE_X9Y67          LUT5 (Prop_lut5_I1_O)        0.356    32.542 r  cpu/L_reg/D_reg_q[15][16]_i_39/O
                         net (fo=4, routed)           0.640    33.183    cpu/L_reg/alu/multiplier/p_903_in
    SLICE_X10Y67         LUT6 (Prop_lut6_I1_O)        0.332    33.515 r  cpu/L_reg/D_reg_q[15][17]_i_40/O
                         net (fo=3, routed)           0.842    34.357    cpu/L_reg/alu/multiplier/p_810_in
    SLICE_X10Y68         LUT6 (Prop_lut6_I1_O)        0.124    34.481 r  cpu/L_reg/D_reg_q[15][17]_i_37/O
                         net (fo=3, routed)           0.994    35.475    cpu/L_reg/alu/multiplier/p_611_in
    SLICE_X12Y66         LUT4 (Prop_lut4_I2_O)        0.150    35.625 r  cpu/L_reg/D_reg_q[15][19]_i_45/O
                         net (fo=6, routed)           0.887    36.512    cpu/L_reg/alu/multiplier/p_641_in
    SLICE_X12Y66         LUT5 (Prop_lut5_I1_O)        0.356    36.868 r  cpu/L_reg/D_reg_q[15][19]_i_51/O
                         net (fo=4, routed)           0.845    37.713    cpu/L_reg/alu/multiplier/p_563_in
    SLICE_X15Y66         LUT6 (Prop_lut6_I1_O)        0.348    38.061 r  cpu/L_reg/D_reg_q[15][20]_i_44/O
                         net (fo=4, routed)           0.834    38.894    cpu/L_reg/alu/multiplier/p_490_in
    SLICE_X28Y66         LUT5 (Prop_lut5_I4_O)        0.152    39.046 r  cpu/L_reg/D_reg_q[15][21]_i_43/O
                         net (fo=4, routed)           0.856    39.903    cpu/L_reg/alu/multiplier/p_488_in
    SLICE_X30Y66         LUT6 (Prop_lut6_I1_O)        0.326    40.229 r  cpu/L_reg/D_reg_q[15][22]_i_45/O
                         net (fo=3, routed)           0.667    40.896    cpu/L_reg/alu/multiplier/p_420_in
    SLICE_X31Y66         LUT6 (Prop_lut6_I1_O)        0.124    41.020 r  cpu/L_reg/D_reg_q[15][22]_i_39/O
                         net (fo=3, routed)           0.792    41.811    cpu/L_reg/alu/multiplier/p_281_in
    SLICE_X30Y64         LUT4 (Prop_lut4_I2_O)        0.153    41.964 r  cpu/L_reg/D_reg_q[15][25]_i_43/O
                         net (fo=6, routed)           0.834    42.798    cpu/L_reg/alu/multiplier/p_301_in
    SLICE_X30Y62         LUT5 (Prop_lut5_I1_O)        0.353    43.151 r  cpu/L_reg/D_reg_q[15][25]_i_49/O
                         net (fo=4, routed)           0.564    43.715    cpu/L_reg/alu/multiplier/p_248_in
    SLICE_X33Y62         LUT5 (Prop_lut5_I4_O)        0.322    44.037 r  cpu/L_reg/D_reg_q[15][26]_i_41/O
                         net (fo=4, routed)           0.842    44.879    cpu/L_reg/alu/multiplier/p_246_in
    SLICE_X34Y62         LUT5 (Prop_lut5_I4_O)        0.326    45.205 r  cpu/L_reg/D_reg_q[15][27]_i_48/O
                         net (fo=3, routed)           0.836    46.042    cpu/L_reg/alu/multiplier/p_244_in
    SLICE_X35Y61         LUT5 (Prop_lut5_I1_O)        0.124    46.166 r  cpu/L_reg/D_reg_q[15][27]_i_42/O
                         net (fo=3, routed)           0.693    46.859    cpu/L_reg/alu/multiplier/p_196_in
    SLICE_X35Y62         LUT5 (Prop_lut5_I4_O)        0.124    46.983 r  cpu/L_reg/D_reg_q[15][29]_i_59/O
                         net (fo=3, routed)           0.752    47.734    cpu/L_reg/alu/multiplier/p_194_in
    SLICE_X32Y60         LUT6 (Prop_lut6_I3_O)        0.124    47.858 r  cpu/L_reg/D_reg_q[15][29]_i_49/O
                         net (fo=8, routed)           1.333    49.191    cpu/L_reg/alu/multiplier/p_103_in
    SLICE_X31Y56         LUT5 (Prop_lut5_I2_O)        0.152    49.343 r  cpu/L_reg/D_reg_q[15][29]_i_42/O
                         net (fo=4, routed)           0.819    50.163    cpu/L_reg/alu/multiplier/p_84_in
    SLICE_X32Y56         LUT6 (Prop_lut6_I1_O)        0.326    50.489 r  cpu/L_reg/D_reg_q[15][31]_i_104/O
                         net (fo=3, routed)           0.656    51.145    cpu/L_reg/alu/multiplier/p_56_in
    SLICE_X33Y55         LUT6 (Prop_lut6_I1_O)        0.124    51.269 r  cpu/L_reg/D_reg_q[15][31]_i_65/O
                         net (fo=3, routed)           0.748    52.017    cpu/L_reg/D_reg_q[15][31]_i_65_n_0
    SLICE_X30Y54         LUT6 (Prop_lut6_I2_O)        0.124    52.141 r  cpu/L_reg/D_reg_q[15][31]_i_32/O
                         net (fo=1, routed)           0.808    52.949    cpu/L_reg/D_reg_q[15][31]_i_32_n_0
    SLICE_X31Y53         LUT6 (Prop_lut6_I1_O)        0.124    53.073 r  cpu/L_reg/D_reg_q[15][31]_i_13/O
                         net (fo=1, routed)           0.154    53.227    cpu/L_reg/D_reg_q[15][31]_i_13_n_0
    SLICE_X31Y53         LUT5 (Prop_lut5_I4_O)        0.124    53.351 r  cpu/L_reg/D_reg_q[15][31]_i_2/O
                         net (fo=32, routed)          1.083    54.434    cpu/L_reg/M_reg_write_data[31]
    SLICE_X33Y45         FDRE                                         r  cpu/L_reg/D_reg_q_reg[24][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1160, routed)        1.445   104.850    cpu/L_reg/CLK
    SLICE_X33Y45         FDRE                                         r  cpu/L_reg/D_reg_q_reg[24][31]/C
                         clock pessimism              0.259   105.109    
                         clock uncertainty           -0.035   105.074    
    SLICE_X33Y45         FDRE (Setup_fdre_C_D)       -0.067   105.007    cpu/L_reg/D_reg_q_reg[24][31]
  -------------------------------------------------------------------
                         required time                        105.007    
                         arrival time                         -54.434    
  -------------------------------------------------------------------
                         slack                                 50.573    

Slack (MET) :             50.594ns  (required time - arrival time)
  Source:                 forLoop_idx_0_23864677[0].io_button_cond_start/D_ctr_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/L_reg/D_reg_q_reg[2][31]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        49.193ns  (logic 9.091ns (18.480%)  route 40.102ns (81.520%))
  Logic Levels:           45  (LUT2=1 LUT4=5 LUT5=18 LUT6=20 MUXF7=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 104.849 - 100.000 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1160, routed)        1.635     5.219    forLoop_idx_0_23864677[0].io_button_cond_start/CLK
    SLICE_X5Y44          FDRE                                         r  forLoop_idx_0_23864677[0].io_button_cond_start/D_ctr_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y44          FDRE (Prop_fdre_C_Q)         0.456     5.675 f  forLoop_idx_0_23864677[0].io_button_cond_start/D_ctr_q_reg[9]/Q
                         net (fo=2, routed)           1.004     6.680    forLoop_idx_0_23864677[0].io_button_cond_start/D_ctr_q_reg[9]
    SLICE_X4Y44          LUT4 (Prop_lut4_I0_O)        0.124     6.804 r  forLoop_idx_0_23864677[0].io_button_cond_start/D_last_q_i_5/O
                         net (fo=3, routed)           0.823     7.626    forLoop_idx_0_23864677[0].io_button_cond_start/D_last_q_i_5_n_0
    SLICE_X6Y44          LUT6 (Prop_lut6_I1_O)        0.124     7.750 f  forLoop_idx_0_23864677[0].io_button_cond_start/g0_b0_i_8/O
                         net (fo=9, routed)           0.844     8.595    cpu/L_reg/D_reg_q_reg[6][0]_0
    SLICE_X6Y52          LUT5 (Prop_lut5_I2_O)        0.124     8.719 r  cpu/L_reg/g0_b0_i_11/O
                         net (fo=3, routed)           0.754     9.472    cpu/L_reg/g0_b0_i_11_n_0
    SLICE_X6Y53          LUT5 (Prop_lut5_I0_O)        0.153     9.625 r  cpu/L_reg/g0_b0_i_4/O
                         net (fo=32, routed)          1.610    11.235    cpu/L_reg/M_iROM_address[3]
    SLICE_X8Y48          LUT6 (Prop_lut6_I3_O)        0.331    11.566 r  cpu/L_reg/g0_b16/O
                         net (fo=6, routed)           0.740    12.306    cpu/L_reg/g0_b16_n_0
    SLICE_X10Y51         LUT6 (Prop_lut6_I0_O)        0.124    12.430 r  cpu/L_reg/D_reg_q[15][31]_i_7/O
                         net (fo=271, routed)         1.958    14.388    cpu/L_reg/D_reg_q[15][31]_i_7_n_0
    SLICE_X4Y65          LUT6 (Prop_lut6_I4_O)        0.124    14.512 r  cpu/L_reg/D_reg_q[15][4]_i_24/O
                         net (fo=1, routed)           0.000    14.512    cpu/L_reg/D_reg_q[15][4]_i_24_n_0
    SLICE_X4Y65          MUXF7 (Prop_muxf7_I1_O)      0.245    14.757 r  cpu/L_reg/D_reg_q_reg[15][4]_i_12/O
                         net (fo=1, routed)           0.946    15.703    cpu/L_reg/D_reg_q_reg[15][4]_i_12_n_0
    SLICE_X5Y62          LUT6 (Prop_lut6_I1_O)        0.298    16.001 f  cpu/L_reg/D_reg_q[15][4]_i_5/O
                         net (fo=56, routed)          1.943    17.944    cpu/L_reg/D_reg_q[15][30]_i_21_0[2]
    SLICE_X15Y59         LUT2 (Prop_lut2_I0_O)        0.124    18.068 r  cpu/L_reg/D_reg_q[15][4]_i_41/O
                         net (fo=2, routed)           1.007    19.075    cpu/L_reg/D_reg_q[15][4]_i_41_n_0
    SLICE_X5Y59          LUT6 (Prop_lut6_I1_O)        0.124    19.199 r  cpu/L_reg/D_reg_q[15][4]_i_37/O
                         net (fo=3, routed)           0.444    19.643    cpu/L_reg/alu/multiplier/p_2054_in
    SLICE_X5Y59          LUT4 (Prop_lut4_I0_O)        0.150    19.793 r  cpu/L_reg/D_reg_q[15][5]_i_38/O
                         net (fo=6, routed)           1.371    21.164    cpu/L_reg/alu/multiplier/p_2110_in
    SLICE_X8Y61          LUT6 (Prop_lut6_I1_O)        0.326    21.490 r  cpu/L_reg/D_reg_q[15][7]_i_41/O
                         net (fo=6, routed)           0.763    22.253    cpu/L_reg/alu/multiplier/p_1967_in
    SLICE_X8Y64          LUT4 (Prop_lut4_I3_O)        0.124    22.377 r  cpu/L_reg/D_reg_q[15][7]_i_44/O
                         net (fo=5, routed)           0.732    23.109    cpu/L_reg/alu/multiplier/p_1965_in
    SLICE_X6Y64          LUT6 (Prop_lut6_I2_O)        0.124    23.233 r  cpu/L_reg/D_reg_q[15][8]_i_42/O
                         net (fo=6, routed)           0.691    23.923    cpu/L_reg/alu/multiplier/p_1827_in
    SLICE_X7Y64          LUT5 (Prop_lut5_I1_O)        0.152    24.075 r  cpu/L_reg/D_reg_q[15][9]_i_37/O
                         net (fo=6, routed)           0.953    25.028    cpu/L_reg/alu/multiplier/p_1694_in
    SLICE_X7Y65          LUT5 (Prop_lut5_I1_O)        0.326    25.354 r  cpu/L_reg/D_reg_q[15][10]_i_37/O
                         net (fo=5, routed)           1.117    26.471    cpu/L_reg/alu/multiplier/p_1566_in
    SLICE_X4Y67          LUT6 (Prop_lut6_I1_O)        0.124    26.595 r  cpu/L_reg/D_reg_q[15][11]_i_39/O
                         net (fo=3, routed)           0.600    27.195    cpu/L_reg/D_reg_q[15][11]_i_39_n_0
    SLICE_X6Y67          LUT6 (Prop_lut6_I3_O)        0.124    27.319 r  cpu/L_reg/D_reg_q[15][12]_i_39/O
                         net (fo=3, routed)           0.476    27.795    cpu/L_reg/alu/multiplier/p_1325_in
    SLICE_X6Y68          LUT5 (Prop_lut5_I4_O)        0.124    27.919 r  cpu/L_reg/D_reg_q[15][14]_i_48/O
                         net (fo=3, routed)           0.712    28.631    cpu/L_reg/alu/multiplier/p_1323_in
    SLICE_X6Y68          LUT5 (Prop_lut5_I4_O)        0.124    28.755 r  cpu/L_reg/D_reg_q[15][14]_i_52/O
                         net (fo=6, routed)           1.034    29.788    cpu/L_reg/alu/multiplier/p_1321_in
    SLICE_X6Y70          LUT5 (Prop_lut5_I1_O)        0.124    29.912 r  cpu/L_reg/D_reg_q[15][14]_i_43/O
                         net (fo=8, routed)           1.388    31.300    cpu/L_reg/alu/multiplier/p_1062_in
    SLICE_X8Y67          LUT5 (Prop_lut5_I2_O)        0.150    31.450 r  cpu/L_reg/D_reg_q[15][15]_i_36/O
                         net (fo=5, routed)           0.736    32.186    cpu/L_reg/alu/multiplier/p_1001_in
    SLICE_X9Y67          LUT5 (Prop_lut5_I1_O)        0.356    32.542 r  cpu/L_reg/D_reg_q[15][16]_i_39/O
                         net (fo=4, routed)           0.640    33.183    cpu/L_reg/alu/multiplier/p_903_in
    SLICE_X10Y67         LUT6 (Prop_lut6_I1_O)        0.332    33.515 r  cpu/L_reg/D_reg_q[15][17]_i_40/O
                         net (fo=3, routed)           0.842    34.357    cpu/L_reg/alu/multiplier/p_810_in
    SLICE_X10Y68         LUT6 (Prop_lut6_I1_O)        0.124    34.481 r  cpu/L_reg/D_reg_q[15][17]_i_37/O
                         net (fo=3, routed)           0.994    35.475    cpu/L_reg/alu/multiplier/p_611_in
    SLICE_X12Y66         LUT4 (Prop_lut4_I2_O)        0.150    35.625 r  cpu/L_reg/D_reg_q[15][19]_i_45/O
                         net (fo=6, routed)           0.887    36.512    cpu/L_reg/alu/multiplier/p_641_in
    SLICE_X12Y66         LUT5 (Prop_lut5_I1_O)        0.356    36.868 r  cpu/L_reg/D_reg_q[15][19]_i_51/O
                         net (fo=4, routed)           0.845    37.713    cpu/L_reg/alu/multiplier/p_563_in
    SLICE_X15Y66         LUT6 (Prop_lut6_I1_O)        0.348    38.061 r  cpu/L_reg/D_reg_q[15][20]_i_44/O
                         net (fo=4, routed)           0.834    38.894    cpu/L_reg/alu/multiplier/p_490_in
    SLICE_X28Y66         LUT5 (Prop_lut5_I4_O)        0.152    39.046 r  cpu/L_reg/D_reg_q[15][21]_i_43/O
                         net (fo=4, routed)           0.856    39.903    cpu/L_reg/alu/multiplier/p_488_in
    SLICE_X30Y66         LUT6 (Prop_lut6_I1_O)        0.326    40.229 r  cpu/L_reg/D_reg_q[15][22]_i_45/O
                         net (fo=3, routed)           0.667    40.896    cpu/L_reg/alu/multiplier/p_420_in
    SLICE_X31Y66         LUT6 (Prop_lut6_I1_O)        0.124    41.020 r  cpu/L_reg/D_reg_q[15][22]_i_39/O
                         net (fo=3, routed)           0.792    41.811    cpu/L_reg/alu/multiplier/p_281_in
    SLICE_X30Y64         LUT4 (Prop_lut4_I2_O)        0.153    41.964 r  cpu/L_reg/D_reg_q[15][25]_i_43/O
                         net (fo=6, routed)           0.834    42.798    cpu/L_reg/alu/multiplier/p_301_in
    SLICE_X30Y62         LUT5 (Prop_lut5_I1_O)        0.353    43.151 r  cpu/L_reg/D_reg_q[15][25]_i_49/O
                         net (fo=4, routed)           0.564    43.715    cpu/L_reg/alu/multiplier/p_248_in
    SLICE_X33Y62         LUT5 (Prop_lut5_I4_O)        0.322    44.037 r  cpu/L_reg/D_reg_q[15][26]_i_41/O
                         net (fo=4, routed)           0.842    44.879    cpu/L_reg/alu/multiplier/p_246_in
    SLICE_X34Y62         LUT5 (Prop_lut5_I4_O)        0.326    45.205 r  cpu/L_reg/D_reg_q[15][27]_i_48/O
                         net (fo=3, routed)           0.836    46.042    cpu/L_reg/alu/multiplier/p_244_in
    SLICE_X35Y61         LUT5 (Prop_lut5_I1_O)        0.124    46.166 r  cpu/L_reg/D_reg_q[15][27]_i_42/O
                         net (fo=3, routed)           0.693    46.859    cpu/L_reg/alu/multiplier/p_196_in
    SLICE_X35Y62         LUT5 (Prop_lut5_I4_O)        0.124    46.983 r  cpu/L_reg/D_reg_q[15][29]_i_59/O
                         net (fo=3, routed)           0.752    47.734    cpu/L_reg/alu/multiplier/p_194_in
    SLICE_X32Y60         LUT6 (Prop_lut6_I3_O)        0.124    47.858 r  cpu/L_reg/D_reg_q[15][29]_i_49/O
                         net (fo=8, routed)           1.333    49.191    cpu/L_reg/alu/multiplier/p_103_in
    SLICE_X31Y56         LUT5 (Prop_lut5_I2_O)        0.152    49.343 r  cpu/L_reg/D_reg_q[15][29]_i_42/O
                         net (fo=4, routed)           0.819    50.163    cpu/L_reg/alu/multiplier/p_84_in
    SLICE_X32Y56         LUT6 (Prop_lut6_I1_O)        0.326    50.489 r  cpu/L_reg/D_reg_q[15][31]_i_104/O
                         net (fo=3, routed)           0.656    51.145    cpu/L_reg/alu/multiplier/p_56_in
    SLICE_X33Y55         LUT6 (Prop_lut6_I1_O)        0.124    51.269 r  cpu/L_reg/D_reg_q[15][31]_i_65/O
                         net (fo=3, routed)           0.748    52.017    cpu/L_reg/D_reg_q[15][31]_i_65_n_0
    SLICE_X30Y54         LUT6 (Prop_lut6_I2_O)        0.124    52.141 r  cpu/L_reg/D_reg_q[15][31]_i_32/O
                         net (fo=1, routed)           0.808    52.949    cpu/L_reg/D_reg_q[15][31]_i_32_n_0
    SLICE_X31Y53         LUT6 (Prop_lut6_I1_O)        0.124    53.073 r  cpu/L_reg/D_reg_q[15][31]_i_13/O
                         net (fo=1, routed)           0.154    53.227    cpu/L_reg/D_reg_q[15][31]_i_13_n_0
    SLICE_X31Y53         LUT5 (Prop_lut5_I4_O)        0.124    53.351 r  cpu/L_reg/D_reg_q[15][31]_i_2/O
                         net (fo=32, routed)          1.061    54.412    cpu/L_reg/M_reg_write_data[31]
    SLICE_X35Y45         FDRE                                         r  cpu/L_reg/D_reg_q_reg[2][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1160, routed)        1.444   104.849    cpu/L_reg/CLK
    SLICE_X35Y45         FDRE                                         r  cpu/L_reg/D_reg_q_reg[2][31]/C
                         clock pessimism              0.259   105.108    
                         clock uncertainty           -0.035   105.073    
    SLICE_X35Y45         FDRE (Setup_fdre_C_D)       -0.067   105.006    cpu/L_reg/D_reg_q_reg[2][31]
  -------------------------------------------------------------------
                         required time                        105.006    
                         arrival time                         -54.412    
  -------------------------------------------------------------------
                         slack                                 50.594    

Slack (MET) :             50.695ns  (required time - arrival time)
  Source:                 forLoop_idx_0_23864677[0].io_button_cond_start/D_ctr_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/L_reg/D_reg_q_reg[27][31]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        49.080ns  (logic 9.091ns (18.523%)  route 39.989ns (81.477%))
  Logic Levels:           45  (LUT2=1 LUT4=5 LUT5=18 LUT6=20 MUXF7=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 104.851 - 100.000 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1160, routed)        1.635     5.219    forLoop_idx_0_23864677[0].io_button_cond_start/CLK
    SLICE_X5Y44          FDRE                                         r  forLoop_idx_0_23864677[0].io_button_cond_start/D_ctr_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y44          FDRE (Prop_fdre_C_Q)         0.456     5.675 f  forLoop_idx_0_23864677[0].io_button_cond_start/D_ctr_q_reg[9]/Q
                         net (fo=2, routed)           1.004     6.680    forLoop_idx_0_23864677[0].io_button_cond_start/D_ctr_q_reg[9]
    SLICE_X4Y44          LUT4 (Prop_lut4_I0_O)        0.124     6.804 r  forLoop_idx_0_23864677[0].io_button_cond_start/D_last_q_i_5/O
                         net (fo=3, routed)           0.823     7.626    forLoop_idx_0_23864677[0].io_button_cond_start/D_last_q_i_5_n_0
    SLICE_X6Y44          LUT6 (Prop_lut6_I1_O)        0.124     7.750 f  forLoop_idx_0_23864677[0].io_button_cond_start/g0_b0_i_8/O
                         net (fo=9, routed)           0.844     8.595    cpu/L_reg/D_reg_q_reg[6][0]_0
    SLICE_X6Y52          LUT5 (Prop_lut5_I2_O)        0.124     8.719 r  cpu/L_reg/g0_b0_i_11/O
                         net (fo=3, routed)           0.754     9.472    cpu/L_reg/g0_b0_i_11_n_0
    SLICE_X6Y53          LUT5 (Prop_lut5_I0_O)        0.153     9.625 r  cpu/L_reg/g0_b0_i_4/O
                         net (fo=32, routed)          1.610    11.235    cpu/L_reg/M_iROM_address[3]
    SLICE_X8Y48          LUT6 (Prop_lut6_I3_O)        0.331    11.566 r  cpu/L_reg/g0_b16/O
                         net (fo=6, routed)           0.740    12.306    cpu/L_reg/g0_b16_n_0
    SLICE_X10Y51         LUT6 (Prop_lut6_I0_O)        0.124    12.430 r  cpu/L_reg/D_reg_q[15][31]_i_7/O
                         net (fo=271, routed)         1.958    14.388    cpu/L_reg/D_reg_q[15][31]_i_7_n_0
    SLICE_X4Y65          LUT6 (Prop_lut6_I4_O)        0.124    14.512 r  cpu/L_reg/D_reg_q[15][4]_i_24/O
                         net (fo=1, routed)           0.000    14.512    cpu/L_reg/D_reg_q[15][4]_i_24_n_0
    SLICE_X4Y65          MUXF7 (Prop_muxf7_I1_O)      0.245    14.757 r  cpu/L_reg/D_reg_q_reg[15][4]_i_12/O
                         net (fo=1, routed)           0.946    15.703    cpu/L_reg/D_reg_q_reg[15][4]_i_12_n_0
    SLICE_X5Y62          LUT6 (Prop_lut6_I1_O)        0.298    16.001 f  cpu/L_reg/D_reg_q[15][4]_i_5/O
                         net (fo=56, routed)          1.943    17.944    cpu/L_reg/D_reg_q[15][30]_i_21_0[2]
    SLICE_X15Y59         LUT2 (Prop_lut2_I0_O)        0.124    18.068 r  cpu/L_reg/D_reg_q[15][4]_i_41/O
                         net (fo=2, routed)           1.007    19.075    cpu/L_reg/D_reg_q[15][4]_i_41_n_0
    SLICE_X5Y59          LUT6 (Prop_lut6_I1_O)        0.124    19.199 r  cpu/L_reg/D_reg_q[15][4]_i_37/O
                         net (fo=3, routed)           0.444    19.643    cpu/L_reg/alu/multiplier/p_2054_in
    SLICE_X5Y59          LUT4 (Prop_lut4_I0_O)        0.150    19.793 r  cpu/L_reg/D_reg_q[15][5]_i_38/O
                         net (fo=6, routed)           1.371    21.164    cpu/L_reg/alu/multiplier/p_2110_in
    SLICE_X8Y61          LUT6 (Prop_lut6_I1_O)        0.326    21.490 r  cpu/L_reg/D_reg_q[15][7]_i_41/O
                         net (fo=6, routed)           0.763    22.253    cpu/L_reg/alu/multiplier/p_1967_in
    SLICE_X8Y64          LUT4 (Prop_lut4_I3_O)        0.124    22.377 r  cpu/L_reg/D_reg_q[15][7]_i_44/O
                         net (fo=5, routed)           0.732    23.109    cpu/L_reg/alu/multiplier/p_1965_in
    SLICE_X6Y64          LUT6 (Prop_lut6_I2_O)        0.124    23.233 r  cpu/L_reg/D_reg_q[15][8]_i_42/O
                         net (fo=6, routed)           0.691    23.923    cpu/L_reg/alu/multiplier/p_1827_in
    SLICE_X7Y64          LUT5 (Prop_lut5_I1_O)        0.152    24.075 r  cpu/L_reg/D_reg_q[15][9]_i_37/O
                         net (fo=6, routed)           0.953    25.028    cpu/L_reg/alu/multiplier/p_1694_in
    SLICE_X7Y65          LUT5 (Prop_lut5_I1_O)        0.326    25.354 r  cpu/L_reg/D_reg_q[15][10]_i_37/O
                         net (fo=5, routed)           1.117    26.471    cpu/L_reg/alu/multiplier/p_1566_in
    SLICE_X4Y67          LUT6 (Prop_lut6_I1_O)        0.124    26.595 r  cpu/L_reg/D_reg_q[15][11]_i_39/O
                         net (fo=3, routed)           0.600    27.195    cpu/L_reg/D_reg_q[15][11]_i_39_n_0
    SLICE_X6Y67          LUT6 (Prop_lut6_I3_O)        0.124    27.319 r  cpu/L_reg/D_reg_q[15][12]_i_39/O
                         net (fo=3, routed)           0.476    27.795    cpu/L_reg/alu/multiplier/p_1325_in
    SLICE_X6Y68          LUT5 (Prop_lut5_I4_O)        0.124    27.919 r  cpu/L_reg/D_reg_q[15][14]_i_48/O
                         net (fo=3, routed)           0.712    28.631    cpu/L_reg/alu/multiplier/p_1323_in
    SLICE_X6Y68          LUT5 (Prop_lut5_I4_O)        0.124    28.755 r  cpu/L_reg/D_reg_q[15][14]_i_52/O
                         net (fo=6, routed)           1.034    29.788    cpu/L_reg/alu/multiplier/p_1321_in
    SLICE_X6Y70          LUT5 (Prop_lut5_I1_O)        0.124    29.912 r  cpu/L_reg/D_reg_q[15][14]_i_43/O
                         net (fo=8, routed)           1.388    31.300    cpu/L_reg/alu/multiplier/p_1062_in
    SLICE_X8Y67          LUT5 (Prop_lut5_I2_O)        0.150    31.450 r  cpu/L_reg/D_reg_q[15][15]_i_36/O
                         net (fo=5, routed)           0.736    32.186    cpu/L_reg/alu/multiplier/p_1001_in
    SLICE_X9Y67          LUT5 (Prop_lut5_I1_O)        0.356    32.542 r  cpu/L_reg/D_reg_q[15][16]_i_39/O
                         net (fo=4, routed)           0.640    33.183    cpu/L_reg/alu/multiplier/p_903_in
    SLICE_X10Y67         LUT6 (Prop_lut6_I1_O)        0.332    33.515 r  cpu/L_reg/D_reg_q[15][17]_i_40/O
                         net (fo=3, routed)           0.842    34.357    cpu/L_reg/alu/multiplier/p_810_in
    SLICE_X10Y68         LUT6 (Prop_lut6_I1_O)        0.124    34.481 r  cpu/L_reg/D_reg_q[15][17]_i_37/O
                         net (fo=3, routed)           0.994    35.475    cpu/L_reg/alu/multiplier/p_611_in
    SLICE_X12Y66         LUT4 (Prop_lut4_I2_O)        0.150    35.625 r  cpu/L_reg/D_reg_q[15][19]_i_45/O
                         net (fo=6, routed)           0.887    36.512    cpu/L_reg/alu/multiplier/p_641_in
    SLICE_X12Y66         LUT5 (Prop_lut5_I1_O)        0.356    36.868 r  cpu/L_reg/D_reg_q[15][19]_i_51/O
                         net (fo=4, routed)           0.845    37.713    cpu/L_reg/alu/multiplier/p_563_in
    SLICE_X15Y66         LUT6 (Prop_lut6_I1_O)        0.348    38.061 r  cpu/L_reg/D_reg_q[15][20]_i_44/O
                         net (fo=4, routed)           0.834    38.894    cpu/L_reg/alu/multiplier/p_490_in
    SLICE_X28Y66         LUT5 (Prop_lut5_I4_O)        0.152    39.046 r  cpu/L_reg/D_reg_q[15][21]_i_43/O
                         net (fo=4, routed)           0.856    39.903    cpu/L_reg/alu/multiplier/p_488_in
    SLICE_X30Y66         LUT6 (Prop_lut6_I1_O)        0.326    40.229 r  cpu/L_reg/D_reg_q[15][22]_i_45/O
                         net (fo=3, routed)           0.667    40.896    cpu/L_reg/alu/multiplier/p_420_in
    SLICE_X31Y66         LUT6 (Prop_lut6_I1_O)        0.124    41.020 r  cpu/L_reg/D_reg_q[15][22]_i_39/O
                         net (fo=3, routed)           0.792    41.811    cpu/L_reg/alu/multiplier/p_281_in
    SLICE_X30Y64         LUT4 (Prop_lut4_I2_O)        0.153    41.964 r  cpu/L_reg/D_reg_q[15][25]_i_43/O
                         net (fo=6, routed)           0.834    42.798    cpu/L_reg/alu/multiplier/p_301_in
    SLICE_X30Y62         LUT5 (Prop_lut5_I1_O)        0.353    43.151 r  cpu/L_reg/D_reg_q[15][25]_i_49/O
                         net (fo=4, routed)           0.564    43.715    cpu/L_reg/alu/multiplier/p_248_in
    SLICE_X33Y62         LUT5 (Prop_lut5_I4_O)        0.322    44.037 r  cpu/L_reg/D_reg_q[15][26]_i_41/O
                         net (fo=4, routed)           0.842    44.879    cpu/L_reg/alu/multiplier/p_246_in
    SLICE_X34Y62         LUT5 (Prop_lut5_I4_O)        0.326    45.205 r  cpu/L_reg/D_reg_q[15][27]_i_48/O
                         net (fo=3, routed)           0.836    46.042    cpu/L_reg/alu/multiplier/p_244_in
    SLICE_X35Y61         LUT5 (Prop_lut5_I1_O)        0.124    46.166 r  cpu/L_reg/D_reg_q[15][27]_i_42/O
                         net (fo=3, routed)           0.693    46.859    cpu/L_reg/alu/multiplier/p_196_in
    SLICE_X35Y62         LUT5 (Prop_lut5_I4_O)        0.124    46.983 r  cpu/L_reg/D_reg_q[15][29]_i_59/O
                         net (fo=3, routed)           0.752    47.734    cpu/L_reg/alu/multiplier/p_194_in
    SLICE_X32Y60         LUT6 (Prop_lut6_I3_O)        0.124    47.858 r  cpu/L_reg/D_reg_q[15][29]_i_49/O
                         net (fo=8, routed)           1.333    49.191    cpu/L_reg/alu/multiplier/p_103_in
    SLICE_X31Y56         LUT5 (Prop_lut5_I2_O)        0.152    49.343 r  cpu/L_reg/D_reg_q[15][29]_i_42/O
                         net (fo=4, routed)           0.819    50.163    cpu/L_reg/alu/multiplier/p_84_in
    SLICE_X32Y56         LUT6 (Prop_lut6_I1_O)        0.326    50.489 r  cpu/L_reg/D_reg_q[15][31]_i_104/O
                         net (fo=3, routed)           0.656    51.145    cpu/L_reg/alu/multiplier/p_56_in
    SLICE_X33Y55         LUT6 (Prop_lut6_I1_O)        0.124    51.269 r  cpu/L_reg/D_reg_q[15][31]_i_65/O
                         net (fo=3, routed)           0.748    52.017    cpu/L_reg/D_reg_q[15][31]_i_65_n_0
    SLICE_X30Y54         LUT6 (Prop_lut6_I2_O)        0.124    52.141 r  cpu/L_reg/D_reg_q[15][31]_i_32/O
                         net (fo=1, routed)           0.808    52.949    cpu/L_reg/D_reg_q[15][31]_i_32_n_0
    SLICE_X31Y53         LUT6 (Prop_lut6_I1_O)        0.124    53.073 r  cpu/L_reg/D_reg_q[15][31]_i_13/O
                         net (fo=1, routed)           0.154    53.227    cpu/L_reg/D_reg_q[15][31]_i_13_n_0
    SLICE_X31Y53         LUT5 (Prop_lut5_I4_O)        0.124    53.351 r  cpu/L_reg/D_reg_q[15][31]_i_2/O
                         net (fo=32, routed)          0.949    54.299    cpu/L_reg/M_reg_write_data[31]
    SLICE_X31Y47         FDRE                                         r  cpu/L_reg/D_reg_q_reg[27][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1160, routed)        1.446   104.851    cpu/L_reg/CLK
    SLICE_X31Y47         FDRE                                         r  cpu/L_reg/D_reg_q_reg[27][31]/C
                         clock pessimism              0.259   105.110    
                         clock uncertainty           -0.035   105.075    
    SLICE_X31Y47         FDRE (Setup_fdre_C_D)       -0.081   104.994    cpu/L_reg/D_reg_q_reg[27][31]
  -------------------------------------------------------------------
                         required time                        104.994    
                         arrival time                         -54.299    
  -------------------------------------------------------------------
                         slack                                 50.695    

Slack (MET) :             50.707ns  (required time - arrival time)
  Source:                 forLoop_idx_0_23864677[0].io_button_cond_start/D_ctr_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/L_reg/D_reg_q_reg[9][31]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        49.068ns  (logic 9.091ns (18.527%)  route 39.977ns (81.473%))
  Logic Levels:           45  (LUT2=1 LUT4=5 LUT5=18 LUT6=20 MUXF7=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 104.851 - 100.000 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1160, routed)        1.635     5.219    forLoop_idx_0_23864677[0].io_button_cond_start/CLK
    SLICE_X5Y44          FDRE                                         r  forLoop_idx_0_23864677[0].io_button_cond_start/D_ctr_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y44          FDRE (Prop_fdre_C_Q)         0.456     5.675 f  forLoop_idx_0_23864677[0].io_button_cond_start/D_ctr_q_reg[9]/Q
                         net (fo=2, routed)           1.004     6.680    forLoop_idx_0_23864677[0].io_button_cond_start/D_ctr_q_reg[9]
    SLICE_X4Y44          LUT4 (Prop_lut4_I0_O)        0.124     6.804 r  forLoop_idx_0_23864677[0].io_button_cond_start/D_last_q_i_5/O
                         net (fo=3, routed)           0.823     7.626    forLoop_idx_0_23864677[0].io_button_cond_start/D_last_q_i_5_n_0
    SLICE_X6Y44          LUT6 (Prop_lut6_I1_O)        0.124     7.750 f  forLoop_idx_0_23864677[0].io_button_cond_start/g0_b0_i_8/O
                         net (fo=9, routed)           0.844     8.595    cpu/L_reg/D_reg_q_reg[6][0]_0
    SLICE_X6Y52          LUT5 (Prop_lut5_I2_O)        0.124     8.719 r  cpu/L_reg/g0_b0_i_11/O
                         net (fo=3, routed)           0.754     9.472    cpu/L_reg/g0_b0_i_11_n_0
    SLICE_X6Y53          LUT5 (Prop_lut5_I0_O)        0.153     9.625 r  cpu/L_reg/g0_b0_i_4/O
                         net (fo=32, routed)          1.610    11.235    cpu/L_reg/M_iROM_address[3]
    SLICE_X8Y48          LUT6 (Prop_lut6_I3_O)        0.331    11.566 r  cpu/L_reg/g0_b16/O
                         net (fo=6, routed)           0.740    12.306    cpu/L_reg/g0_b16_n_0
    SLICE_X10Y51         LUT6 (Prop_lut6_I0_O)        0.124    12.430 r  cpu/L_reg/D_reg_q[15][31]_i_7/O
                         net (fo=271, routed)         1.958    14.388    cpu/L_reg/D_reg_q[15][31]_i_7_n_0
    SLICE_X4Y65          LUT6 (Prop_lut6_I4_O)        0.124    14.512 r  cpu/L_reg/D_reg_q[15][4]_i_24/O
                         net (fo=1, routed)           0.000    14.512    cpu/L_reg/D_reg_q[15][4]_i_24_n_0
    SLICE_X4Y65          MUXF7 (Prop_muxf7_I1_O)      0.245    14.757 r  cpu/L_reg/D_reg_q_reg[15][4]_i_12/O
                         net (fo=1, routed)           0.946    15.703    cpu/L_reg/D_reg_q_reg[15][4]_i_12_n_0
    SLICE_X5Y62          LUT6 (Prop_lut6_I1_O)        0.298    16.001 f  cpu/L_reg/D_reg_q[15][4]_i_5/O
                         net (fo=56, routed)          1.943    17.944    cpu/L_reg/D_reg_q[15][30]_i_21_0[2]
    SLICE_X15Y59         LUT2 (Prop_lut2_I0_O)        0.124    18.068 r  cpu/L_reg/D_reg_q[15][4]_i_41/O
                         net (fo=2, routed)           1.007    19.075    cpu/L_reg/D_reg_q[15][4]_i_41_n_0
    SLICE_X5Y59          LUT6 (Prop_lut6_I1_O)        0.124    19.199 r  cpu/L_reg/D_reg_q[15][4]_i_37/O
                         net (fo=3, routed)           0.444    19.643    cpu/L_reg/alu/multiplier/p_2054_in
    SLICE_X5Y59          LUT4 (Prop_lut4_I0_O)        0.150    19.793 r  cpu/L_reg/D_reg_q[15][5]_i_38/O
                         net (fo=6, routed)           1.371    21.164    cpu/L_reg/alu/multiplier/p_2110_in
    SLICE_X8Y61          LUT6 (Prop_lut6_I1_O)        0.326    21.490 r  cpu/L_reg/D_reg_q[15][7]_i_41/O
                         net (fo=6, routed)           0.763    22.253    cpu/L_reg/alu/multiplier/p_1967_in
    SLICE_X8Y64          LUT4 (Prop_lut4_I3_O)        0.124    22.377 r  cpu/L_reg/D_reg_q[15][7]_i_44/O
                         net (fo=5, routed)           0.732    23.109    cpu/L_reg/alu/multiplier/p_1965_in
    SLICE_X6Y64          LUT6 (Prop_lut6_I2_O)        0.124    23.233 r  cpu/L_reg/D_reg_q[15][8]_i_42/O
                         net (fo=6, routed)           0.691    23.923    cpu/L_reg/alu/multiplier/p_1827_in
    SLICE_X7Y64          LUT5 (Prop_lut5_I1_O)        0.152    24.075 r  cpu/L_reg/D_reg_q[15][9]_i_37/O
                         net (fo=6, routed)           0.953    25.028    cpu/L_reg/alu/multiplier/p_1694_in
    SLICE_X7Y65          LUT5 (Prop_lut5_I1_O)        0.326    25.354 r  cpu/L_reg/D_reg_q[15][10]_i_37/O
                         net (fo=5, routed)           1.117    26.471    cpu/L_reg/alu/multiplier/p_1566_in
    SLICE_X4Y67          LUT6 (Prop_lut6_I1_O)        0.124    26.595 r  cpu/L_reg/D_reg_q[15][11]_i_39/O
                         net (fo=3, routed)           0.600    27.195    cpu/L_reg/D_reg_q[15][11]_i_39_n_0
    SLICE_X6Y67          LUT6 (Prop_lut6_I3_O)        0.124    27.319 r  cpu/L_reg/D_reg_q[15][12]_i_39/O
                         net (fo=3, routed)           0.476    27.795    cpu/L_reg/alu/multiplier/p_1325_in
    SLICE_X6Y68          LUT5 (Prop_lut5_I4_O)        0.124    27.919 r  cpu/L_reg/D_reg_q[15][14]_i_48/O
                         net (fo=3, routed)           0.712    28.631    cpu/L_reg/alu/multiplier/p_1323_in
    SLICE_X6Y68          LUT5 (Prop_lut5_I4_O)        0.124    28.755 r  cpu/L_reg/D_reg_q[15][14]_i_52/O
                         net (fo=6, routed)           1.034    29.788    cpu/L_reg/alu/multiplier/p_1321_in
    SLICE_X6Y70          LUT5 (Prop_lut5_I1_O)        0.124    29.912 r  cpu/L_reg/D_reg_q[15][14]_i_43/O
                         net (fo=8, routed)           1.388    31.300    cpu/L_reg/alu/multiplier/p_1062_in
    SLICE_X8Y67          LUT5 (Prop_lut5_I2_O)        0.150    31.450 r  cpu/L_reg/D_reg_q[15][15]_i_36/O
                         net (fo=5, routed)           0.736    32.186    cpu/L_reg/alu/multiplier/p_1001_in
    SLICE_X9Y67          LUT5 (Prop_lut5_I1_O)        0.356    32.542 r  cpu/L_reg/D_reg_q[15][16]_i_39/O
                         net (fo=4, routed)           0.640    33.183    cpu/L_reg/alu/multiplier/p_903_in
    SLICE_X10Y67         LUT6 (Prop_lut6_I1_O)        0.332    33.515 r  cpu/L_reg/D_reg_q[15][17]_i_40/O
                         net (fo=3, routed)           0.842    34.357    cpu/L_reg/alu/multiplier/p_810_in
    SLICE_X10Y68         LUT6 (Prop_lut6_I1_O)        0.124    34.481 r  cpu/L_reg/D_reg_q[15][17]_i_37/O
                         net (fo=3, routed)           0.994    35.475    cpu/L_reg/alu/multiplier/p_611_in
    SLICE_X12Y66         LUT4 (Prop_lut4_I2_O)        0.150    35.625 r  cpu/L_reg/D_reg_q[15][19]_i_45/O
                         net (fo=6, routed)           0.887    36.512    cpu/L_reg/alu/multiplier/p_641_in
    SLICE_X12Y66         LUT5 (Prop_lut5_I1_O)        0.356    36.868 r  cpu/L_reg/D_reg_q[15][19]_i_51/O
                         net (fo=4, routed)           0.845    37.713    cpu/L_reg/alu/multiplier/p_563_in
    SLICE_X15Y66         LUT6 (Prop_lut6_I1_O)        0.348    38.061 r  cpu/L_reg/D_reg_q[15][20]_i_44/O
                         net (fo=4, routed)           0.834    38.894    cpu/L_reg/alu/multiplier/p_490_in
    SLICE_X28Y66         LUT5 (Prop_lut5_I4_O)        0.152    39.046 r  cpu/L_reg/D_reg_q[15][21]_i_43/O
                         net (fo=4, routed)           0.856    39.903    cpu/L_reg/alu/multiplier/p_488_in
    SLICE_X30Y66         LUT6 (Prop_lut6_I1_O)        0.326    40.229 r  cpu/L_reg/D_reg_q[15][22]_i_45/O
                         net (fo=3, routed)           0.667    40.896    cpu/L_reg/alu/multiplier/p_420_in
    SLICE_X31Y66         LUT6 (Prop_lut6_I1_O)        0.124    41.020 r  cpu/L_reg/D_reg_q[15][22]_i_39/O
                         net (fo=3, routed)           0.792    41.811    cpu/L_reg/alu/multiplier/p_281_in
    SLICE_X30Y64         LUT4 (Prop_lut4_I2_O)        0.153    41.964 r  cpu/L_reg/D_reg_q[15][25]_i_43/O
                         net (fo=6, routed)           0.834    42.798    cpu/L_reg/alu/multiplier/p_301_in
    SLICE_X30Y62         LUT5 (Prop_lut5_I1_O)        0.353    43.151 r  cpu/L_reg/D_reg_q[15][25]_i_49/O
                         net (fo=4, routed)           0.564    43.715    cpu/L_reg/alu/multiplier/p_248_in
    SLICE_X33Y62         LUT5 (Prop_lut5_I4_O)        0.322    44.037 r  cpu/L_reg/D_reg_q[15][26]_i_41/O
                         net (fo=4, routed)           0.842    44.879    cpu/L_reg/alu/multiplier/p_246_in
    SLICE_X34Y62         LUT5 (Prop_lut5_I4_O)        0.326    45.205 r  cpu/L_reg/D_reg_q[15][27]_i_48/O
                         net (fo=3, routed)           0.836    46.042    cpu/L_reg/alu/multiplier/p_244_in
    SLICE_X35Y61         LUT5 (Prop_lut5_I1_O)        0.124    46.166 r  cpu/L_reg/D_reg_q[15][27]_i_42/O
                         net (fo=3, routed)           0.693    46.859    cpu/L_reg/alu/multiplier/p_196_in
    SLICE_X35Y62         LUT5 (Prop_lut5_I4_O)        0.124    46.983 r  cpu/L_reg/D_reg_q[15][29]_i_59/O
                         net (fo=3, routed)           0.752    47.734    cpu/L_reg/alu/multiplier/p_194_in
    SLICE_X32Y60         LUT6 (Prop_lut6_I3_O)        0.124    47.858 r  cpu/L_reg/D_reg_q[15][29]_i_49/O
                         net (fo=8, routed)           1.333    49.191    cpu/L_reg/alu/multiplier/p_103_in
    SLICE_X31Y56         LUT5 (Prop_lut5_I2_O)        0.152    49.343 r  cpu/L_reg/D_reg_q[15][29]_i_42/O
                         net (fo=4, routed)           0.819    50.163    cpu/L_reg/alu/multiplier/p_84_in
    SLICE_X32Y56         LUT6 (Prop_lut6_I1_O)        0.326    50.489 r  cpu/L_reg/D_reg_q[15][31]_i_104/O
                         net (fo=3, routed)           0.656    51.145    cpu/L_reg/alu/multiplier/p_56_in
    SLICE_X33Y55         LUT6 (Prop_lut6_I1_O)        0.124    51.269 r  cpu/L_reg/D_reg_q[15][31]_i_65/O
                         net (fo=3, routed)           0.748    52.017    cpu/L_reg/D_reg_q[15][31]_i_65_n_0
    SLICE_X30Y54         LUT6 (Prop_lut6_I2_O)        0.124    52.141 r  cpu/L_reg/D_reg_q[15][31]_i_32/O
                         net (fo=1, routed)           0.808    52.949    cpu/L_reg/D_reg_q[15][31]_i_32_n_0
    SLICE_X31Y53         LUT6 (Prop_lut6_I1_O)        0.124    53.073 r  cpu/L_reg/D_reg_q[15][31]_i_13/O
                         net (fo=1, routed)           0.154    53.227    cpu/L_reg/D_reg_q[15][31]_i_13_n_0
    SLICE_X31Y53         LUT5 (Prop_lut5_I4_O)        0.124    53.351 r  cpu/L_reg/D_reg_q[15][31]_i_2/O
                         net (fo=32, routed)          0.936    54.287    cpu/L_reg/M_reg_write_data[31]
    SLICE_X31Y48         FDRE                                         r  cpu/L_reg/D_reg_q_reg[9][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1160, routed)        1.446   104.851    cpu/L_reg/CLK
    SLICE_X31Y48         FDRE                                         r  cpu/L_reg/D_reg_q_reg[9][31]/C
                         clock pessimism              0.259   105.110    
                         clock uncertainty           -0.035   105.075    
    SLICE_X31Y48         FDRE (Setup_fdre_C_D)       -0.081   104.994    cpu/L_reg/D_reg_q_reg[9][31]
  -------------------------------------------------------------------
                         required time                        104.994    
                         arrival time                         -54.287    
  -------------------------------------------------------------------
                         slack                                 50.707    

Slack (MET) :             50.710ns  (required time - arrival time)
  Source:                 forLoop_idx_0_23864677[0].io_button_cond_start/D_ctr_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/L_reg/D_reg_q_reg[23][31]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        49.087ns  (logic 9.091ns (18.520%)  route 39.996ns (81.480%))
  Logic Levels:           45  (LUT2=1 LUT4=5 LUT5=18 LUT6=20 MUXF7=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 104.851 - 100.000 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1160, routed)        1.635     5.219    forLoop_idx_0_23864677[0].io_button_cond_start/CLK
    SLICE_X5Y44          FDRE                                         r  forLoop_idx_0_23864677[0].io_button_cond_start/D_ctr_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y44          FDRE (Prop_fdre_C_Q)         0.456     5.675 f  forLoop_idx_0_23864677[0].io_button_cond_start/D_ctr_q_reg[9]/Q
                         net (fo=2, routed)           1.004     6.680    forLoop_idx_0_23864677[0].io_button_cond_start/D_ctr_q_reg[9]
    SLICE_X4Y44          LUT4 (Prop_lut4_I0_O)        0.124     6.804 r  forLoop_idx_0_23864677[0].io_button_cond_start/D_last_q_i_5/O
                         net (fo=3, routed)           0.823     7.626    forLoop_idx_0_23864677[0].io_button_cond_start/D_last_q_i_5_n_0
    SLICE_X6Y44          LUT6 (Prop_lut6_I1_O)        0.124     7.750 f  forLoop_idx_0_23864677[0].io_button_cond_start/g0_b0_i_8/O
                         net (fo=9, routed)           0.844     8.595    cpu/L_reg/D_reg_q_reg[6][0]_0
    SLICE_X6Y52          LUT5 (Prop_lut5_I2_O)        0.124     8.719 r  cpu/L_reg/g0_b0_i_11/O
                         net (fo=3, routed)           0.754     9.472    cpu/L_reg/g0_b0_i_11_n_0
    SLICE_X6Y53          LUT5 (Prop_lut5_I0_O)        0.153     9.625 r  cpu/L_reg/g0_b0_i_4/O
                         net (fo=32, routed)          1.610    11.235    cpu/L_reg/M_iROM_address[3]
    SLICE_X8Y48          LUT6 (Prop_lut6_I3_O)        0.331    11.566 r  cpu/L_reg/g0_b16/O
                         net (fo=6, routed)           0.740    12.306    cpu/L_reg/g0_b16_n_0
    SLICE_X10Y51         LUT6 (Prop_lut6_I0_O)        0.124    12.430 r  cpu/L_reg/D_reg_q[15][31]_i_7/O
                         net (fo=271, routed)         1.958    14.388    cpu/L_reg/D_reg_q[15][31]_i_7_n_0
    SLICE_X4Y65          LUT6 (Prop_lut6_I4_O)        0.124    14.512 r  cpu/L_reg/D_reg_q[15][4]_i_24/O
                         net (fo=1, routed)           0.000    14.512    cpu/L_reg/D_reg_q[15][4]_i_24_n_0
    SLICE_X4Y65          MUXF7 (Prop_muxf7_I1_O)      0.245    14.757 r  cpu/L_reg/D_reg_q_reg[15][4]_i_12/O
                         net (fo=1, routed)           0.946    15.703    cpu/L_reg/D_reg_q_reg[15][4]_i_12_n_0
    SLICE_X5Y62          LUT6 (Prop_lut6_I1_O)        0.298    16.001 f  cpu/L_reg/D_reg_q[15][4]_i_5/O
                         net (fo=56, routed)          1.943    17.944    cpu/L_reg/D_reg_q[15][30]_i_21_0[2]
    SLICE_X15Y59         LUT2 (Prop_lut2_I0_O)        0.124    18.068 r  cpu/L_reg/D_reg_q[15][4]_i_41/O
                         net (fo=2, routed)           1.007    19.075    cpu/L_reg/D_reg_q[15][4]_i_41_n_0
    SLICE_X5Y59          LUT6 (Prop_lut6_I1_O)        0.124    19.199 r  cpu/L_reg/D_reg_q[15][4]_i_37/O
                         net (fo=3, routed)           0.444    19.643    cpu/L_reg/alu/multiplier/p_2054_in
    SLICE_X5Y59          LUT4 (Prop_lut4_I0_O)        0.150    19.793 r  cpu/L_reg/D_reg_q[15][5]_i_38/O
                         net (fo=6, routed)           1.371    21.164    cpu/L_reg/alu/multiplier/p_2110_in
    SLICE_X8Y61          LUT6 (Prop_lut6_I1_O)        0.326    21.490 r  cpu/L_reg/D_reg_q[15][7]_i_41/O
                         net (fo=6, routed)           0.763    22.253    cpu/L_reg/alu/multiplier/p_1967_in
    SLICE_X8Y64          LUT4 (Prop_lut4_I3_O)        0.124    22.377 r  cpu/L_reg/D_reg_q[15][7]_i_44/O
                         net (fo=5, routed)           0.732    23.109    cpu/L_reg/alu/multiplier/p_1965_in
    SLICE_X6Y64          LUT6 (Prop_lut6_I2_O)        0.124    23.233 r  cpu/L_reg/D_reg_q[15][8]_i_42/O
                         net (fo=6, routed)           0.691    23.923    cpu/L_reg/alu/multiplier/p_1827_in
    SLICE_X7Y64          LUT5 (Prop_lut5_I1_O)        0.152    24.075 r  cpu/L_reg/D_reg_q[15][9]_i_37/O
                         net (fo=6, routed)           0.953    25.028    cpu/L_reg/alu/multiplier/p_1694_in
    SLICE_X7Y65          LUT5 (Prop_lut5_I1_O)        0.326    25.354 r  cpu/L_reg/D_reg_q[15][10]_i_37/O
                         net (fo=5, routed)           1.117    26.471    cpu/L_reg/alu/multiplier/p_1566_in
    SLICE_X4Y67          LUT6 (Prop_lut6_I1_O)        0.124    26.595 r  cpu/L_reg/D_reg_q[15][11]_i_39/O
                         net (fo=3, routed)           0.600    27.195    cpu/L_reg/D_reg_q[15][11]_i_39_n_0
    SLICE_X6Y67          LUT6 (Prop_lut6_I3_O)        0.124    27.319 r  cpu/L_reg/D_reg_q[15][12]_i_39/O
                         net (fo=3, routed)           0.476    27.795    cpu/L_reg/alu/multiplier/p_1325_in
    SLICE_X6Y68          LUT5 (Prop_lut5_I4_O)        0.124    27.919 r  cpu/L_reg/D_reg_q[15][14]_i_48/O
                         net (fo=3, routed)           0.712    28.631    cpu/L_reg/alu/multiplier/p_1323_in
    SLICE_X6Y68          LUT5 (Prop_lut5_I4_O)        0.124    28.755 r  cpu/L_reg/D_reg_q[15][14]_i_52/O
                         net (fo=6, routed)           1.034    29.788    cpu/L_reg/alu/multiplier/p_1321_in
    SLICE_X6Y70          LUT5 (Prop_lut5_I1_O)        0.124    29.912 r  cpu/L_reg/D_reg_q[15][14]_i_43/O
                         net (fo=8, routed)           1.388    31.300    cpu/L_reg/alu/multiplier/p_1062_in
    SLICE_X8Y67          LUT5 (Prop_lut5_I2_O)        0.150    31.450 r  cpu/L_reg/D_reg_q[15][15]_i_36/O
                         net (fo=5, routed)           0.736    32.186    cpu/L_reg/alu/multiplier/p_1001_in
    SLICE_X9Y67          LUT5 (Prop_lut5_I1_O)        0.356    32.542 r  cpu/L_reg/D_reg_q[15][16]_i_39/O
                         net (fo=4, routed)           0.640    33.183    cpu/L_reg/alu/multiplier/p_903_in
    SLICE_X10Y67         LUT6 (Prop_lut6_I1_O)        0.332    33.515 r  cpu/L_reg/D_reg_q[15][17]_i_40/O
                         net (fo=3, routed)           0.842    34.357    cpu/L_reg/alu/multiplier/p_810_in
    SLICE_X10Y68         LUT6 (Prop_lut6_I1_O)        0.124    34.481 r  cpu/L_reg/D_reg_q[15][17]_i_37/O
                         net (fo=3, routed)           0.994    35.475    cpu/L_reg/alu/multiplier/p_611_in
    SLICE_X12Y66         LUT4 (Prop_lut4_I2_O)        0.150    35.625 r  cpu/L_reg/D_reg_q[15][19]_i_45/O
                         net (fo=6, routed)           0.887    36.512    cpu/L_reg/alu/multiplier/p_641_in
    SLICE_X12Y66         LUT5 (Prop_lut5_I1_O)        0.356    36.868 r  cpu/L_reg/D_reg_q[15][19]_i_51/O
                         net (fo=4, routed)           0.845    37.713    cpu/L_reg/alu/multiplier/p_563_in
    SLICE_X15Y66         LUT6 (Prop_lut6_I1_O)        0.348    38.061 r  cpu/L_reg/D_reg_q[15][20]_i_44/O
                         net (fo=4, routed)           0.834    38.894    cpu/L_reg/alu/multiplier/p_490_in
    SLICE_X28Y66         LUT5 (Prop_lut5_I4_O)        0.152    39.046 r  cpu/L_reg/D_reg_q[15][21]_i_43/O
                         net (fo=4, routed)           0.856    39.903    cpu/L_reg/alu/multiplier/p_488_in
    SLICE_X30Y66         LUT6 (Prop_lut6_I1_O)        0.326    40.229 r  cpu/L_reg/D_reg_q[15][22]_i_45/O
                         net (fo=3, routed)           0.667    40.896    cpu/L_reg/alu/multiplier/p_420_in
    SLICE_X31Y66         LUT6 (Prop_lut6_I1_O)        0.124    41.020 r  cpu/L_reg/D_reg_q[15][22]_i_39/O
                         net (fo=3, routed)           0.792    41.811    cpu/L_reg/alu/multiplier/p_281_in
    SLICE_X30Y64         LUT4 (Prop_lut4_I2_O)        0.153    41.964 r  cpu/L_reg/D_reg_q[15][25]_i_43/O
                         net (fo=6, routed)           0.834    42.798    cpu/L_reg/alu/multiplier/p_301_in
    SLICE_X30Y62         LUT5 (Prop_lut5_I1_O)        0.353    43.151 r  cpu/L_reg/D_reg_q[15][25]_i_49/O
                         net (fo=4, routed)           0.564    43.715    cpu/L_reg/alu/multiplier/p_248_in
    SLICE_X33Y62         LUT5 (Prop_lut5_I4_O)        0.322    44.037 r  cpu/L_reg/D_reg_q[15][26]_i_41/O
                         net (fo=4, routed)           0.842    44.879    cpu/L_reg/alu/multiplier/p_246_in
    SLICE_X34Y62         LUT5 (Prop_lut5_I4_O)        0.326    45.205 r  cpu/L_reg/D_reg_q[15][27]_i_48/O
                         net (fo=3, routed)           0.836    46.042    cpu/L_reg/alu/multiplier/p_244_in
    SLICE_X35Y61         LUT5 (Prop_lut5_I1_O)        0.124    46.166 r  cpu/L_reg/D_reg_q[15][27]_i_42/O
                         net (fo=3, routed)           0.693    46.859    cpu/L_reg/alu/multiplier/p_196_in
    SLICE_X35Y62         LUT5 (Prop_lut5_I4_O)        0.124    46.983 r  cpu/L_reg/D_reg_q[15][29]_i_59/O
                         net (fo=3, routed)           0.752    47.734    cpu/L_reg/alu/multiplier/p_194_in
    SLICE_X32Y60         LUT6 (Prop_lut6_I3_O)        0.124    47.858 r  cpu/L_reg/D_reg_q[15][29]_i_49/O
                         net (fo=8, routed)           1.333    49.191    cpu/L_reg/alu/multiplier/p_103_in
    SLICE_X31Y56         LUT5 (Prop_lut5_I2_O)        0.152    49.343 r  cpu/L_reg/D_reg_q[15][29]_i_42/O
                         net (fo=4, routed)           0.819    50.163    cpu/L_reg/alu/multiplier/p_84_in
    SLICE_X32Y56         LUT6 (Prop_lut6_I1_O)        0.326    50.489 r  cpu/L_reg/D_reg_q[15][31]_i_104/O
                         net (fo=3, routed)           0.656    51.145    cpu/L_reg/alu/multiplier/p_56_in
    SLICE_X33Y55         LUT6 (Prop_lut6_I1_O)        0.124    51.269 r  cpu/L_reg/D_reg_q[15][31]_i_65/O
                         net (fo=3, routed)           0.748    52.017    cpu/L_reg/D_reg_q[15][31]_i_65_n_0
    SLICE_X30Y54         LUT6 (Prop_lut6_I2_O)        0.124    52.141 r  cpu/L_reg/D_reg_q[15][31]_i_32/O
                         net (fo=1, routed)           0.808    52.949    cpu/L_reg/D_reg_q[15][31]_i_32_n_0
    SLICE_X31Y53         LUT6 (Prop_lut6_I1_O)        0.124    53.073 r  cpu/L_reg/D_reg_q[15][31]_i_13/O
                         net (fo=1, routed)           0.154    53.227    cpu/L_reg/D_reg_q[15][31]_i_13_n_0
    SLICE_X31Y53         LUT5 (Prop_lut5_I4_O)        0.124    53.351 r  cpu/L_reg/D_reg_q[15][31]_i_2/O
                         net (fo=32, routed)          0.956    54.307    cpu/L_reg/M_reg_write_data[31]
    SLICE_X32Y47         FDRE                                         r  cpu/L_reg/D_reg_q_reg[23][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1160, routed)        1.446   104.851    cpu/L_reg/CLK
    SLICE_X32Y47         FDRE                                         r  cpu/L_reg/D_reg_q_reg[23][31]/C
                         clock pessimism              0.259   105.110    
                         clock uncertainty           -0.035   105.075    
    SLICE_X32Y47         FDRE (Setup_fdre_C_D)       -0.058   105.017    cpu/L_reg/D_reg_q_reg[23][31]
  -------------------------------------------------------------------
                         required time                        105.017    
                         arrival time                         -54.307    
  -------------------------------------------------------------------
                         slack                                 50.710    

Slack (MET) :             50.725ns  (required time - arrival time)
  Source:                 forLoop_idx_0_23864677[0].io_button_cond_start/D_ctr_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/L_reg/D_reg_q_reg[0][31]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        49.052ns  (logic 9.091ns (18.533%)  route 39.961ns (81.467%))
  Logic Levels:           45  (LUT2=1 LUT4=5 LUT5=18 LUT6=20 MUXF7=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 104.853 - 100.000 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1160, routed)        1.635     5.219    forLoop_idx_0_23864677[0].io_button_cond_start/CLK
    SLICE_X5Y44          FDRE                                         r  forLoop_idx_0_23864677[0].io_button_cond_start/D_ctr_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y44          FDRE (Prop_fdre_C_Q)         0.456     5.675 f  forLoop_idx_0_23864677[0].io_button_cond_start/D_ctr_q_reg[9]/Q
                         net (fo=2, routed)           1.004     6.680    forLoop_idx_0_23864677[0].io_button_cond_start/D_ctr_q_reg[9]
    SLICE_X4Y44          LUT4 (Prop_lut4_I0_O)        0.124     6.804 r  forLoop_idx_0_23864677[0].io_button_cond_start/D_last_q_i_5/O
                         net (fo=3, routed)           0.823     7.626    forLoop_idx_0_23864677[0].io_button_cond_start/D_last_q_i_5_n_0
    SLICE_X6Y44          LUT6 (Prop_lut6_I1_O)        0.124     7.750 f  forLoop_idx_0_23864677[0].io_button_cond_start/g0_b0_i_8/O
                         net (fo=9, routed)           0.844     8.595    cpu/L_reg/D_reg_q_reg[6][0]_0
    SLICE_X6Y52          LUT5 (Prop_lut5_I2_O)        0.124     8.719 r  cpu/L_reg/g0_b0_i_11/O
                         net (fo=3, routed)           0.754     9.472    cpu/L_reg/g0_b0_i_11_n_0
    SLICE_X6Y53          LUT5 (Prop_lut5_I0_O)        0.153     9.625 r  cpu/L_reg/g0_b0_i_4/O
                         net (fo=32, routed)          1.610    11.235    cpu/L_reg/M_iROM_address[3]
    SLICE_X8Y48          LUT6 (Prop_lut6_I3_O)        0.331    11.566 r  cpu/L_reg/g0_b16/O
                         net (fo=6, routed)           0.740    12.306    cpu/L_reg/g0_b16_n_0
    SLICE_X10Y51         LUT6 (Prop_lut6_I0_O)        0.124    12.430 r  cpu/L_reg/D_reg_q[15][31]_i_7/O
                         net (fo=271, routed)         1.958    14.388    cpu/L_reg/D_reg_q[15][31]_i_7_n_0
    SLICE_X4Y65          LUT6 (Prop_lut6_I4_O)        0.124    14.512 r  cpu/L_reg/D_reg_q[15][4]_i_24/O
                         net (fo=1, routed)           0.000    14.512    cpu/L_reg/D_reg_q[15][4]_i_24_n_0
    SLICE_X4Y65          MUXF7 (Prop_muxf7_I1_O)      0.245    14.757 r  cpu/L_reg/D_reg_q_reg[15][4]_i_12/O
                         net (fo=1, routed)           0.946    15.703    cpu/L_reg/D_reg_q_reg[15][4]_i_12_n_0
    SLICE_X5Y62          LUT6 (Prop_lut6_I1_O)        0.298    16.001 f  cpu/L_reg/D_reg_q[15][4]_i_5/O
                         net (fo=56, routed)          1.943    17.944    cpu/L_reg/D_reg_q[15][30]_i_21_0[2]
    SLICE_X15Y59         LUT2 (Prop_lut2_I0_O)        0.124    18.068 r  cpu/L_reg/D_reg_q[15][4]_i_41/O
                         net (fo=2, routed)           1.007    19.075    cpu/L_reg/D_reg_q[15][4]_i_41_n_0
    SLICE_X5Y59          LUT6 (Prop_lut6_I1_O)        0.124    19.199 r  cpu/L_reg/D_reg_q[15][4]_i_37/O
                         net (fo=3, routed)           0.444    19.643    cpu/L_reg/alu/multiplier/p_2054_in
    SLICE_X5Y59          LUT4 (Prop_lut4_I0_O)        0.150    19.793 r  cpu/L_reg/D_reg_q[15][5]_i_38/O
                         net (fo=6, routed)           1.371    21.164    cpu/L_reg/alu/multiplier/p_2110_in
    SLICE_X8Y61          LUT6 (Prop_lut6_I1_O)        0.326    21.490 r  cpu/L_reg/D_reg_q[15][7]_i_41/O
                         net (fo=6, routed)           0.763    22.253    cpu/L_reg/alu/multiplier/p_1967_in
    SLICE_X8Y64          LUT4 (Prop_lut4_I3_O)        0.124    22.377 r  cpu/L_reg/D_reg_q[15][7]_i_44/O
                         net (fo=5, routed)           0.732    23.109    cpu/L_reg/alu/multiplier/p_1965_in
    SLICE_X6Y64          LUT6 (Prop_lut6_I2_O)        0.124    23.233 r  cpu/L_reg/D_reg_q[15][8]_i_42/O
                         net (fo=6, routed)           0.691    23.923    cpu/L_reg/alu/multiplier/p_1827_in
    SLICE_X7Y64          LUT5 (Prop_lut5_I1_O)        0.152    24.075 r  cpu/L_reg/D_reg_q[15][9]_i_37/O
                         net (fo=6, routed)           0.953    25.028    cpu/L_reg/alu/multiplier/p_1694_in
    SLICE_X7Y65          LUT5 (Prop_lut5_I1_O)        0.326    25.354 r  cpu/L_reg/D_reg_q[15][10]_i_37/O
                         net (fo=5, routed)           1.117    26.471    cpu/L_reg/alu/multiplier/p_1566_in
    SLICE_X4Y67          LUT6 (Prop_lut6_I1_O)        0.124    26.595 r  cpu/L_reg/D_reg_q[15][11]_i_39/O
                         net (fo=3, routed)           0.600    27.195    cpu/L_reg/D_reg_q[15][11]_i_39_n_0
    SLICE_X6Y67          LUT6 (Prop_lut6_I3_O)        0.124    27.319 r  cpu/L_reg/D_reg_q[15][12]_i_39/O
                         net (fo=3, routed)           0.476    27.795    cpu/L_reg/alu/multiplier/p_1325_in
    SLICE_X6Y68          LUT5 (Prop_lut5_I4_O)        0.124    27.919 r  cpu/L_reg/D_reg_q[15][14]_i_48/O
                         net (fo=3, routed)           0.712    28.631    cpu/L_reg/alu/multiplier/p_1323_in
    SLICE_X6Y68          LUT5 (Prop_lut5_I4_O)        0.124    28.755 r  cpu/L_reg/D_reg_q[15][14]_i_52/O
                         net (fo=6, routed)           1.034    29.788    cpu/L_reg/alu/multiplier/p_1321_in
    SLICE_X6Y70          LUT5 (Prop_lut5_I1_O)        0.124    29.912 r  cpu/L_reg/D_reg_q[15][14]_i_43/O
                         net (fo=8, routed)           1.388    31.300    cpu/L_reg/alu/multiplier/p_1062_in
    SLICE_X8Y67          LUT5 (Prop_lut5_I2_O)        0.150    31.450 r  cpu/L_reg/D_reg_q[15][15]_i_36/O
                         net (fo=5, routed)           0.736    32.186    cpu/L_reg/alu/multiplier/p_1001_in
    SLICE_X9Y67          LUT5 (Prop_lut5_I1_O)        0.356    32.542 r  cpu/L_reg/D_reg_q[15][16]_i_39/O
                         net (fo=4, routed)           0.640    33.183    cpu/L_reg/alu/multiplier/p_903_in
    SLICE_X10Y67         LUT6 (Prop_lut6_I1_O)        0.332    33.515 r  cpu/L_reg/D_reg_q[15][17]_i_40/O
                         net (fo=3, routed)           0.842    34.357    cpu/L_reg/alu/multiplier/p_810_in
    SLICE_X10Y68         LUT6 (Prop_lut6_I1_O)        0.124    34.481 r  cpu/L_reg/D_reg_q[15][17]_i_37/O
                         net (fo=3, routed)           0.994    35.475    cpu/L_reg/alu/multiplier/p_611_in
    SLICE_X12Y66         LUT4 (Prop_lut4_I2_O)        0.150    35.625 r  cpu/L_reg/D_reg_q[15][19]_i_45/O
                         net (fo=6, routed)           0.887    36.512    cpu/L_reg/alu/multiplier/p_641_in
    SLICE_X12Y66         LUT5 (Prop_lut5_I1_O)        0.356    36.868 r  cpu/L_reg/D_reg_q[15][19]_i_51/O
                         net (fo=4, routed)           0.845    37.713    cpu/L_reg/alu/multiplier/p_563_in
    SLICE_X15Y66         LUT6 (Prop_lut6_I1_O)        0.348    38.061 r  cpu/L_reg/D_reg_q[15][20]_i_44/O
                         net (fo=4, routed)           0.834    38.894    cpu/L_reg/alu/multiplier/p_490_in
    SLICE_X28Y66         LUT5 (Prop_lut5_I4_O)        0.152    39.046 r  cpu/L_reg/D_reg_q[15][21]_i_43/O
                         net (fo=4, routed)           0.856    39.903    cpu/L_reg/alu/multiplier/p_488_in
    SLICE_X30Y66         LUT6 (Prop_lut6_I1_O)        0.326    40.229 r  cpu/L_reg/D_reg_q[15][22]_i_45/O
                         net (fo=3, routed)           0.667    40.896    cpu/L_reg/alu/multiplier/p_420_in
    SLICE_X31Y66         LUT6 (Prop_lut6_I1_O)        0.124    41.020 r  cpu/L_reg/D_reg_q[15][22]_i_39/O
                         net (fo=3, routed)           0.792    41.811    cpu/L_reg/alu/multiplier/p_281_in
    SLICE_X30Y64         LUT4 (Prop_lut4_I2_O)        0.153    41.964 r  cpu/L_reg/D_reg_q[15][25]_i_43/O
                         net (fo=6, routed)           0.834    42.798    cpu/L_reg/alu/multiplier/p_301_in
    SLICE_X30Y62         LUT5 (Prop_lut5_I1_O)        0.353    43.151 r  cpu/L_reg/D_reg_q[15][25]_i_49/O
                         net (fo=4, routed)           0.564    43.715    cpu/L_reg/alu/multiplier/p_248_in
    SLICE_X33Y62         LUT5 (Prop_lut5_I4_O)        0.322    44.037 r  cpu/L_reg/D_reg_q[15][26]_i_41/O
                         net (fo=4, routed)           0.842    44.879    cpu/L_reg/alu/multiplier/p_246_in
    SLICE_X34Y62         LUT5 (Prop_lut5_I4_O)        0.326    45.205 r  cpu/L_reg/D_reg_q[15][27]_i_48/O
                         net (fo=3, routed)           0.836    46.042    cpu/L_reg/alu/multiplier/p_244_in
    SLICE_X35Y61         LUT5 (Prop_lut5_I1_O)        0.124    46.166 r  cpu/L_reg/D_reg_q[15][27]_i_42/O
                         net (fo=3, routed)           0.693    46.859    cpu/L_reg/alu/multiplier/p_196_in
    SLICE_X35Y62         LUT5 (Prop_lut5_I4_O)        0.124    46.983 r  cpu/L_reg/D_reg_q[15][29]_i_59/O
                         net (fo=3, routed)           0.752    47.734    cpu/L_reg/alu/multiplier/p_194_in
    SLICE_X32Y60         LUT6 (Prop_lut6_I3_O)        0.124    47.858 r  cpu/L_reg/D_reg_q[15][29]_i_49/O
                         net (fo=8, routed)           1.333    49.191    cpu/L_reg/alu/multiplier/p_103_in
    SLICE_X31Y56         LUT5 (Prop_lut5_I2_O)        0.152    49.343 r  cpu/L_reg/D_reg_q[15][29]_i_42/O
                         net (fo=4, routed)           0.819    50.163    cpu/L_reg/alu/multiplier/p_84_in
    SLICE_X32Y56         LUT6 (Prop_lut6_I1_O)        0.326    50.489 r  cpu/L_reg/D_reg_q[15][31]_i_104/O
                         net (fo=3, routed)           0.656    51.145    cpu/L_reg/alu/multiplier/p_56_in
    SLICE_X33Y55         LUT6 (Prop_lut6_I1_O)        0.124    51.269 r  cpu/L_reg/D_reg_q[15][31]_i_65/O
                         net (fo=3, routed)           0.748    52.017    cpu/L_reg/D_reg_q[15][31]_i_65_n_0
    SLICE_X30Y54         LUT6 (Prop_lut6_I2_O)        0.124    52.141 r  cpu/L_reg/D_reg_q[15][31]_i_32/O
                         net (fo=1, routed)           0.808    52.949    cpu/L_reg/D_reg_q[15][31]_i_32_n_0
    SLICE_X31Y53         LUT6 (Prop_lut6_I1_O)        0.124    53.073 r  cpu/L_reg/D_reg_q[15][31]_i_13/O
                         net (fo=1, routed)           0.154    53.227    cpu/L_reg/D_reg_q[15][31]_i_13_n_0
    SLICE_X31Y53         LUT5 (Prop_lut5_I4_O)        0.124    53.351 r  cpu/L_reg/D_reg_q[15][31]_i_2/O
                         net (fo=32, routed)          0.921    54.272    cpu/L_reg/M_reg_write_data[31]
    SLICE_X28Y47         FDRE                                         r  cpu/L_reg/D_reg_q_reg[0][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1160, routed)        1.448   104.853    cpu/L_reg/CLK
    SLICE_X28Y47         FDRE                                         r  cpu/L_reg/D_reg_q_reg[0][31]/C
                         clock pessimism              0.259   105.112    
                         clock uncertainty           -0.035   105.077    
    SLICE_X28Y47         FDRE (Setup_fdre_C_D)       -0.081   104.996    cpu/L_reg/D_reg_q_reg[0][31]
  -------------------------------------------------------------------
                         required time                        104.996    
                         arrival time                         -54.272    
  -------------------------------------------------------------------
                         slack                                 50.725    

Slack (MET) :             50.753ns  (required time - arrival time)
  Source:                 forLoop_idx_0_23864677[0].io_button_cond_start/D_ctr_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/L_reg/D_reg_q_reg[25][31]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        49.041ns  (logic 9.091ns (18.538%)  route 39.950ns (81.462%))
  Logic Levels:           45  (LUT2=1 LUT4=5 LUT5=18 LUT6=20 MUXF7=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 104.850 - 100.000 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1160, routed)        1.635     5.219    forLoop_idx_0_23864677[0].io_button_cond_start/CLK
    SLICE_X5Y44          FDRE                                         r  forLoop_idx_0_23864677[0].io_button_cond_start/D_ctr_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y44          FDRE (Prop_fdre_C_Q)         0.456     5.675 f  forLoop_idx_0_23864677[0].io_button_cond_start/D_ctr_q_reg[9]/Q
                         net (fo=2, routed)           1.004     6.680    forLoop_idx_0_23864677[0].io_button_cond_start/D_ctr_q_reg[9]
    SLICE_X4Y44          LUT4 (Prop_lut4_I0_O)        0.124     6.804 r  forLoop_idx_0_23864677[0].io_button_cond_start/D_last_q_i_5/O
                         net (fo=3, routed)           0.823     7.626    forLoop_idx_0_23864677[0].io_button_cond_start/D_last_q_i_5_n_0
    SLICE_X6Y44          LUT6 (Prop_lut6_I1_O)        0.124     7.750 f  forLoop_idx_0_23864677[0].io_button_cond_start/g0_b0_i_8/O
                         net (fo=9, routed)           0.844     8.595    cpu/L_reg/D_reg_q_reg[6][0]_0
    SLICE_X6Y52          LUT5 (Prop_lut5_I2_O)        0.124     8.719 r  cpu/L_reg/g0_b0_i_11/O
                         net (fo=3, routed)           0.754     9.472    cpu/L_reg/g0_b0_i_11_n_0
    SLICE_X6Y53          LUT5 (Prop_lut5_I0_O)        0.153     9.625 r  cpu/L_reg/g0_b0_i_4/O
                         net (fo=32, routed)          1.610    11.235    cpu/L_reg/M_iROM_address[3]
    SLICE_X8Y48          LUT6 (Prop_lut6_I3_O)        0.331    11.566 r  cpu/L_reg/g0_b16/O
                         net (fo=6, routed)           0.740    12.306    cpu/L_reg/g0_b16_n_0
    SLICE_X10Y51         LUT6 (Prop_lut6_I0_O)        0.124    12.430 r  cpu/L_reg/D_reg_q[15][31]_i_7/O
                         net (fo=271, routed)         1.958    14.388    cpu/L_reg/D_reg_q[15][31]_i_7_n_0
    SLICE_X4Y65          LUT6 (Prop_lut6_I4_O)        0.124    14.512 r  cpu/L_reg/D_reg_q[15][4]_i_24/O
                         net (fo=1, routed)           0.000    14.512    cpu/L_reg/D_reg_q[15][4]_i_24_n_0
    SLICE_X4Y65          MUXF7 (Prop_muxf7_I1_O)      0.245    14.757 r  cpu/L_reg/D_reg_q_reg[15][4]_i_12/O
                         net (fo=1, routed)           0.946    15.703    cpu/L_reg/D_reg_q_reg[15][4]_i_12_n_0
    SLICE_X5Y62          LUT6 (Prop_lut6_I1_O)        0.298    16.001 f  cpu/L_reg/D_reg_q[15][4]_i_5/O
                         net (fo=56, routed)          1.943    17.944    cpu/L_reg/D_reg_q[15][30]_i_21_0[2]
    SLICE_X15Y59         LUT2 (Prop_lut2_I0_O)        0.124    18.068 r  cpu/L_reg/D_reg_q[15][4]_i_41/O
                         net (fo=2, routed)           1.007    19.075    cpu/L_reg/D_reg_q[15][4]_i_41_n_0
    SLICE_X5Y59          LUT6 (Prop_lut6_I1_O)        0.124    19.199 r  cpu/L_reg/D_reg_q[15][4]_i_37/O
                         net (fo=3, routed)           0.444    19.643    cpu/L_reg/alu/multiplier/p_2054_in
    SLICE_X5Y59          LUT4 (Prop_lut4_I0_O)        0.150    19.793 r  cpu/L_reg/D_reg_q[15][5]_i_38/O
                         net (fo=6, routed)           1.371    21.164    cpu/L_reg/alu/multiplier/p_2110_in
    SLICE_X8Y61          LUT6 (Prop_lut6_I1_O)        0.326    21.490 r  cpu/L_reg/D_reg_q[15][7]_i_41/O
                         net (fo=6, routed)           0.763    22.253    cpu/L_reg/alu/multiplier/p_1967_in
    SLICE_X8Y64          LUT4 (Prop_lut4_I3_O)        0.124    22.377 r  cpu/L_reg/D_reg_q[15][7]_i_44/O
                         net (fo=5, routed)           0.732    23.109    cpu/L_reg/alu/multiplier/p_1965_in
    SLICE_X6Y64          LUT6 (Prop_lut6_I2_O)        0.124    23.233 r  cpu/L_reg/D_reg_q[15][8]_i_42/O
                         net (fo=6, routed)           0.691    23.923    cpu/L_reg/alu/multiplier/p_1827_in
    SLICE_X7Y64          LUT5 (Prop_lut5_I1_O)        0.152    24.075 r  cpu/L_reg/D_reg_q[15][9]_i_37/O
                         net (fo=6, routed)           0.953    25.028    cpu/L_reg/alu/multiplier/p_1694_in
    SLICE_X7Y65          LUT5 (Prop_lut5_I1_O)        0.326    25.354 r  cpu/L_reg/D_reg_q[15][10]_i_37/O
                         net (fo=5, routed)           1.117    26.471    cpu/L_reg/alu/multiplier/p_1566_in
    SLICE_X4Y67          LUT6 (Prop_lut6_I1_O)        0.124    26.595 r  cpu/L_reg/D_reg_q[15][11]_i_39/O
                         net (fo=3, routed)           0.600    27.195    cpu/L_reg/D_reg_q[15][11]_i_39_n_0
    SLICE_X6Y67          LUT6 (Prop_lut6_I3_O)        0.124    27.319 r  cpu/L_reg/D_reg_q[15][12]_i_39/O
                         net (fo=3, routed)           0.476    27.795    cpu/L_reg/alu/multiplier/p_1325_in
    SLICE_X6Y68          LUT5 (Prop_lut5_I4_O)        0.124    27.919 r  cpu/L_reg/D_reg_q[15][14]_i_48/O
                         net (fo=3, routed)           0.712    28.631    cpu/L_reg/alu/multiplier/p_1323_in
    SLICE_X6Y68          LUT5 (Prop_lut5_I4_O)        0.124    28.755 r  cpu/L_reg/D_reg_q[15][14]_i_52/O
                         net (fo=6, routed)           1.034    29.788    cpu/L_reg/alu/multiplier/p_1321_in
    SLICE_X6Y70          LUT5 (Prop_lut5_I1_O)        0.124    29.912 r  cpu/L_reg/D_reg_q[15][14]_i_43/O
                         net (fo=8, routed)           1.388    31.300    cpu/L_reg/alu/multiplier/p_1062_in
    SLICE_X8Y67          LUT5 (Prop_lut5_I2_O)        0.150    31.450 r  cpu/L_reg/D_reg_q[15][15]_i_36/O
                         net (fo=5, routed)           0.736    32.186    cpu/L_reg/alu/multiplier/p_1001_in
    SLICE_X9Y67          LUT5 (Prop_lut5_I1_O)        0.356    32.542 r  cpu/L_reg/D_reg_q[15][16]_i_39/O
                         net (fo=4, routed)           0.640    33.183    cpu/L_reg/alu/multiplier/p_903_in
    SLICE_X10Y67         LUT6 (Prop_lut6_I1_O)        0.332    33.515 r  cpu/L_reg/D_reg_q[15][17]_i_40/O
                         net (fo=3, routed)           0.842    34.357    cpu/L_reg/alu/multiplier/p_810_in
    SLICE_X10Y68         LUT6 (Prop_lut6_I1_O)        0.124    34.481 r  cpu/L_reg/D_reg_q[15][17]_i_37/O
                         net (fo=3, routed)           0.994    35.475    cpu/L_reg/alu/multiplier/p_611_in
    SLICE_X12Y66         LUT4 (Prop_lut4_I2_O)        0.150    35.625 r  cpu/L_reg/D_reg_q[15][19]_i_45/O
                         net (fo=6, routed)           0.887    36.512    cpu/L_reg/alu/multiplier/p_641_in
    SLICE_X12Y66         LUT5 (Prop_lut5_I1_O)        0.356    36.868 r  cpu/L_reg/D_reg_q[15][19]_i_51/O
                         net (fo=4, routed)           0.845    37.713    cpu/L_reg/alu/multiplier/p_563_in
    SLICE_X15Y66         LUT6 (Prop_lut6_I1_O)        0.348    38.061 r  cpu/L_reg/D_reg_q[15][20]_i_44/O
                         net (fo=4, routed)           0.834    38.894    cpu/L_reg/alu/multiplier/p_490_in
    SLICE_X28Y66         LUT5 (Prop_lut5_I4_O)        0.152    39.046 r  cpu/L_reg/D_reg_q[15][21]_i_43/O
                         net (fo=4, routed)           0.856    39.903    cpu/L_reg/alu/multiplier/p_488_in
    SLICE_X30Y66         LUT6 (Prop_lut6_I1_O)        0.326    40.229 r  cpu/L_reg/D_reg_q[15][22]_i_45/O
                         net (fo=3, routed)           0.667    40.896    cpu/L_reg/alu/multiplier/p_420_in
    SLICE_X31Y66         LUT6 (Prop_lut6_I1_O)        0.124    41.020 r  cpu/L_reg/D_reg_q[15][22]_i_39/O
                         net (fo=3, routed)           0.792    41.811    cpu/L_reg/alu/multiplier/p_281_in
    SLICE_X30Y64         LUT4 (Prop_lut4_I2_O)        0.153    41.964 r  cpu/L_reg/D_reg_q[15][25]_i_43/O
                         net (fo=6, routed)           0.834    42.798    cpu/L_reg/alu/multiplier/p_301_in
    SLICE_X30Y62         LUT5 (Prop_lut5_I1_O)        0.353    43.151 r  cpu/L_reg/D_reg_q[15][25]_i_49/O
                         net (fo=4, routed)           0.564    43.715    cpu/L_reg/alu/multiplier/p_248_in
    SLICE_X33Y62         LUT5 (Prop_lut5_I4_O)        0.322    44.037 r  cpu/L_reg/D_reg_q[15][26]_i_41/O
                         net (fo=4, routed)           0.842    44.879    cpu/L_reg/alu/multiplier/p_246_in
    SLICE_X34Y62         LUT5 (Prop_lut5_I4_O)        0.326    45.205 r  cpu/L_reg/D_reg_q[15][27]_i_48/O
                         net (fo=3, routed)           0.836    46.042    cpu/L_reg/alu/multiplier/p_244_in
    SLICE_X35Y61         LUT5 (Prop_lut5_I1_O)        0.124    46.166 r  cpu/L_reg/D_reg_q[15][27]_i_42/O
                         net (fo=3, routed)           0.693    46.859    cpu/L_reg/alu/multiplier/p_196_in
    SLICE_X35Y62         LUT5 (Prop_lut5_I4_O)        0.124    46.983 r  cpu/L_reg/D_reg_q[15][29]_i_59/O
                         net (fo=3, routed)           0.752    47.734    cpu/L_reg/alu/multiplier/p_194_in
    SLICE_X32Y60         LUT6 (Prop_lut6_I3_O)        0.124    47.858 r  cpu/L_reg/D_reg_q[15][29]_i_49/O
                         net (fo=8, routed)           1.333    49.191    cpu/L_reg/alu/multiplier/p_103_in
    SLICE_X31Y56         LUT5 (Prop_lut5_I2_O)        0.152    49.343 r  cpu/L_reg/D_reg_q[15][29]_i_42/O
                         net (fo=4, routed)           0.819    50.163    cpu/L_reg/alu/multiplier/p_84_in
    SLICE_X32Y56         LUT6 (Prop_lut6_I1_O)        0.326    50.489 r  cpu/L_reg/D_reg_q[15][31]_i_104/O
                         net (fo=3, routed)           0.656    51.145    cpu/L_reg/alu/multiplier/p_56_in
    SLICE_X33Y55         LUT6 (Prop_lut6_I1_O)        0.124    51.269 r  cpu/L_reg/D_reg_q[15][31]_i_65/O
                         net (fo=3, routed)           0.748    52.017    cpu/L_reg/D_reg_q[15][31]_i_65_n_0
    SLICE_X30Y54         LUT6 (Prop_lut6_I2_O)        0.124    52.141 r  cpu/L_reg/D_reg_q[15][31]_i_32/O
                         net (fo=1, routed)           0.808    52.949    cpu/L_reg/D_reg_q[15][31]_i_32_n_0
    SLICE_X31Y53         LUT6 (Prop_lut6_I1_O)        0.124    53.073 r  cpu/L_reg/D_reg_q[15][31]_i_13/O
                         net (fo=1, routed)           0.154    53.227    cpu/L_reg/D_reg_q[15][31]_i_13_n_0
    SLICE_X31Y53         LUT5 (Prop_lut5_I4_O)        0.124    53.351 r  cpu/L_reg/D_reg_q[15][31]_i_2/O
                         net (fo=32, routed)          0.910    54.260    cpu/L_reg/M_reg_write_data[31]
    SLICE_X32Y46         FDRE                                         r  cpu/L_reg/D_reg_q_reg[25][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1160, routed)        1.445   104.850    cpu/L_reg/CLK
    SLICE_X32Y46         FDRE                                         r  cpu/L_reg/D_reg_q_reg[25][31]/C
                         clock pessimism              0.259   105.109    
                         clock uncertainty           -0.035   105.074    
    SLICE_X32Y46         FDRE (Setup_fdre_C_D)       -0.061   105.013    cpu/L_reg/D_reg_q_reg[25][31]
  -------------------------------------------------------------------
                         required time                        105.013    
                         arrival time                         -54.260    
  -------------------------------------------------------------------
                         slack                                 50.753    

Slack (MET) :             50.753ns  (required time - arrival time)
  Source:                 forLoop_idx_0_23864677[0].io_button_cond_start/D_ctr_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/L_reg/D_reg_q_reg[28][31]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        49.041ns  (logic 9.091ns (18.538%)  route 39.950ns (81.462%))
  Logic Levels:           45  (LUT2=1 LUT4=5 LUT5=18 LUT6=20 MUXF7=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 104.850 - 100.000 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1160, routed)        1.635     5.219    forLoop_idx_0_23864677[0].io_button_cond_start/CLK
    SLICE_X5Y44          FDRE                                         r  forLoop_idx_0_23864677[0].io_button_cond_start/D_ctr_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y44          FDRE (Prop_fdre_C_Q)         0.456     5.675 f  forLoop_idx_0_23864677[0].io_button_cond_start/D_ctr_q_reg[9]/Q
                         net (fo=2, routed)           1.004     6.680    forLoop_idx_0_23864677[0].io_button_cond_start/D_ctr_q_reg[9]
    SLICE_X4Y44          LUT4 (Prop_lut4_I0_O)        0.124     6.804 r  forLoop_idx_0_23864677[0].io_button_cond_start/D_last_q_i_5/O
                         net (fo=3, routed)           0.823     7.626    forLoop_idx_0_23864677[0].io_button_cond_start/D_last_q_i_5_n_0
    SLICE_X6Y44          LUT6 (Prop_lut6_I1_O)        0.124     7.750 f  forLoop_idx_0_23864677[0].io_button_cond_start/g0_b0_i_8/O
                         net (fo=9, routed)           0.844     8.595    cpu/L_reg/D_reg_q_reg[6][0]_0
    SLICE_X6Y52          LUT5 (Prop_lut5_I2_O)        0.124     8.719 r  cpu/L_reg/g0_b0_i_11/O
                         net (fo=3, routed)           0.754     9.472    cpu/L_reg/g0_b0_i_11_n_0
    SLICE_X6Y53          LUT5 (Prop_lut5_I0_O)        0.153     9.625 r  cpu/L_reg/g0_b0_i_4/O
                         net (fo=32, routed)          1.610    11.235    cpu/L_reg/M_iROM_address[3]
    SLICE_X8Y48          LUT6 (Prop_lut6_I3_O)        0.331    11.566 r  cpu/L_reg/g0_b16/O
                         net (fo=6, routed)           0.740    12.306    cpu/L_reg/g0_b16_n_0
    SLICE_X10Y51         LUT6 (Prop_lut6_I0_O)        0.124    12.430 r  cpu/L_reg/D_reg_q[15][31]_i_7/O
                         net (fo=271, routed)         1.958    14.388    cpu/L_reg/D_reg_q[15][31]_i_7_n_0
    SLICE_X4Y65          LUT6 (Prop_lut6_I4_O)        0.124    14.512 r  cpu/L_reg/D_reg_q[15][4]_i_24/O
                         net (fo=1, routed)           0.000    14.512    cpu/L_reg/D_reg_q[15][4]_i_24_n_0
    SLICE_X4Y65          MUXF7 (Prop_muxf7_I1_O)      0.245    14.757 r  cpu/L_reg/D_reg_q_reg[15][4]_i_12/O
                         net (fo=1, routed)           0.946    15.703    cpu/L_reg/D_reg_q_reg[15][4]_i_12_n_0
    SLICE_X5Y62          LUT6 (Prop_lut6_I1_O)        0.298    16.001 f  cpu/L_reg/D_reg_q[15][4]_i_5/O
                         net (fo=56, routed)          1.943    17.944    cpu/L_reg/D_reg_q[15][30]_i_21_0[2]
    SLICE_X15Y59         LUT2 (Prop_lut2_I0_O)        0.124    18.068 r  cpu/L_reg/D_reg_q[15][4]_i_41/O
                         net (fo=2, routed)           1.007    19.075    cpu/L_reg/D_reg_q[15][4]_i_41_n_0
    SLICE_X5Y59          LUT6 (Prop_lut6_I1_O)        0.124    19.199 r  cpu/L_reg/D_reg_q[15][4]_i_37/O
                         net (fo=3, routed)           0.444    19.643    cpu/L_reg/alu/multiplier/p_2054_in
    SLICE_X5Y59          LUT4 (Prop_lut4_I0_O)        0.150    19.793 r  cpu/L_reg/D_reg_q[15][5]_i_38/O
                         net (fo=6, routed)           1.371    21.164    cpu/L_reg/alu/multiplier/p_2110_in
    SLICE_X8Y61          LUT6 (Prop_lut6_I1_O)        0.326    21.490 r  cpu/L_reg/D_reg_q[15][7]_i_41/O
                         net (fo=6, routed)           0.763    22.253    cpu/L_reg/alu/multiplier/p_1967_in
    SLICE_X8Y64          LUT4 (Prop_lut4_I3_O)        0.124    22.377 r  cpu/L_reg/D_reg_q[15][7]_i_44/O
                         net (fo=5, routed)           0.732    23.109    cpu/L_reg/alu/multiplier/p_1965_in
    SLICE_X6Y64          LUT6 (Prop_lut6_I2_O)        0.124    23.233 r  cpu/L_reg/D_reg_q[15][8]_i_42/O
                         net (fo=6, routed)           0.691    23.923    cpu/L_reg/alu/multiplier/p_1827_in
    SLICE_X7Y64          LUT5 (Prop_lut5_I1_O)        0.152    24.075 r  cpu/L_reg/D_reg_q[15][9]_i_37/O
                         net (fo=6, routed)           0.953    25.028    cpu/L_reg/alu/multiplier/p_1694_in
    SLICE_X7Y65          LUT5 (Prop_lut5_I1_O)        0.326    25.354 r  cpu/L_reg/D_reg_q[15][10]_i_37/O
                         net (fo=5, routed)           1.117    26.471    cpu/L_reg/alu/multiplier/p_1566_in
    SLICE_X4Y67          LUT6 (Prop_lut6_I1_O)        0.124    26.595 r  cpu/L_reg/D_reg_q[15][11]_i_39/O
                         net (fo=3, routed)           0.600    27.195    cpu/L_reg/D_reg_q[15][11]_i_39_n_0
    SLICE_X6Y67          LUT6 (Prop_lut6_I3_O)        0.124    27.319 r  cpu/L_reg/D_reg_q[15][12]_i_39/O
                         net (fo=3, routed)           0.476    27.795    cpu/L_reg/alu/multiplier/p_1325_in
    SLICE_X6Y68          LUT5 (Prop_lut5_I4_O)        0.124    27.919 r  cpu/L_reg/D_reg_q[15][14]_i_48/O
                         net (fo=3, routed)           0.712    28.631    cpu/L_reg/alu/multiplier/p_1323_in
    SLICE_X6Y68          LUT5 (Prop_lut5_I4_O)        0.124    28.755 r  cpu/L_reg/D_reg_q[15][14]_i_52/O
                         net (fo=6, routed)           1.034    29.788    cpu/L_reg/alu/multiplier/p_1321_in
    SLICE_X6Y70          LUT5 (Prop_lut5_I1_O)        0.124    29.912 r  cpu/L_reg/D_reg_q[15][14]_i_43/O
                         net (fo=8, routed)           1.388    31.300    cpu/L_reg/alu/multiplier/p_1062_in
    SLICE_X8Y67          LUT5 (Prop_lut5_I2_O)        0.150    31.450 r  cpu/L_reg/D_reg_q[15][15]_i_36/O
                         net (fo=5, routed)           0.736    32.186    cpu/L_reg/alu/multiplier/p_1001_in
    SLICE_X9Y67          LUT5 (Prop_lut5_I1_O)        0.356    32.542 r  cpu/L_reg/D_reg_q[15][16]_i_39/O
                         net (fo=4, routed)           0.640    33.183    cpu/L_reg/alu/multiplier/p_903_in
    SLICE_X10Y67         LUT6 (Prop_lut6_I1_O)        0.332    33.515 r  cpu/L_reg/D_reg_q[15][17]_i_40/O
                         net (fo=3, routed)           0.842    34.357    cpu/L_reg/alu/multiplier/p_810_in
    SLICE_X10Y68         LUT6 (Prop_lut6_I1_O)        0.124    34.481 r  cpu/L_reg/D_reg_q[15][17]_i_37/O
                         net (fo=3, routed)           0.994    35.475    cpu/L_reg/alu/multiplier/p_611_in
    SLICE_X12Y66         LUT4 (Prop_lut4_I2_O)        0.150    35.625 r  cpu/L_reg/D_reg_q[15][19]_i_45/O
                         net (fo=6, routed)           0.887    36.512    cpu/L_reg/alu/multiplier/p_641_in
    SLICE_X12Y66         LUT5 (Prop_lut5_I1_O)        0.356    36.868 r  cpu/L_reg/D_reg_q[15][19]_i_51/O
                         net (fo=4, routed)           0.845    37.713    cpu/L_reg/alu/multiplier/p_563_in
    SLICE_X15Y66         LUT6 (Prop_lut6_I1_O)        0.348    38.061 r  cpu/L_reg/D_reg_q[15][20]_i_44/O
                         net (fo=4, routed)           0.834    38.894    cpu/L_reg/alu/multiplier/p_490_in
    SLICE_X28Y66         LUT5 (Prop_lut5_I4_O)        0.152    39.046 r  cpu/L_reg/D_reg_q[15][21]_i_43/O
                         net (fo=4, routed)           0.856    39.903    cpu/L_reg/alu/multiplier/p_488_in
    SLICE_X30Y66         LUT6 (Prop_lut6_I1_O)        0.326    40.229 r  cpu/L_reg/D_reg_q[15][22]_i_45/O
                         net (fo=3, routed)           0.667    40.896    cpu/L_reg/alu/multiplier/p_420_in
    SLICE_X31Y66         LUT6 (Prop_lut6_I1_O)        0.124    41.020 r  cpu/L_reg/D_reg_q[15][22]_i_39/O
                         net (fo=3, routed)           0.792    41.811    cpu/L_reg/alu/multiplier/p_281_in
    SLICE_X30Y64         LUT4 (Prop_lut4_I2_O)        0.153    41.964 r  cpu/L_reg/D_reg_q[15][25]_i_43/O
                         net (fo=6, routed)           0.834    42.798    cpu/L_reg/alu/multiplier/p_301_in
    SLICE_X30Y62         LUT5 (Prop_lut5_I1_O)        0.353    43.151 r  cpu/L_reg/D_reg_q[15][25]_i_49/O
                         net (fo=4, routed)           0.564    43.715    cpu/L_reg/alu/multiplier/p_248_in
    SLICE_X33Y62         LUT5 (Prop_lut5_I4_O)        0.322    44.037 r  cpu/L_reg/D_reg_q[15][26]_i_41/O
                         net (fo=4, routed)           0.842    44.879    cpu/L_reg/alu/multiplier/p_246_in
    SLICE_X34Y62         LUT5 (Prop_lut5_I4_O)        0.326    45.205 r  cpu/L_reg/D_reg_q[15][27]_i_48/O
                         net (fo=3, routed)           0.836    46.042    cpu/L_reg/alu/multiplier/p_244_in
    SLICE_X35Y61         LUT5 (Prop_lut5_I1_O)        0.124    46.166 r  cpu/L_reg/D_reg_q[15][27]_i_42/O
                         net (fo=3, routed)           0.693    46.859    cpu/L_reg/alu/multiplier/p_196_in
    SLICE_X35Y62         LUT5 (Prop_lut5_I4_O)        0.124    46.983 r  cpu/L_reg/D_reg_q[15][29]_i_59/O
                         net (fo=3, routed)           0.752    47.734    cpu/L_reg/alu/multiplier/p_194_in
    SLICE_X32Y60         LUT6 (Prop_lut6_I3_O)        0.124    47.858 r  cpu/L_reg/D_reg_q[15][29]_i_49/O
                         net (fo=8, routed)           1.333    49.191    cpu/L_reg/alu/multiplier/p_103_in
    SLICE_X31Y56         LUT5 (Prop_lut5_I2_O)        0.152    49.343 r  cpu/L_reg/D_reg_q[15][29]_i_42/O
                         net (fo=4, routed)           0.819    50.163    cpu/L_reg/alu/multiplier/p_84_in
    SLICE_X32Y56         LUT6 (Prop_lut6_I1_O)        0.326    50.489 r  cpu/L_reg/D_reg_q[15][31]_i_104/O
                         net (fo=3, routed)           0.656    51.145    cpu/L_reg/alu/multiplier/p_56_in
    SLICE_X33Y55         LUT6 (Prop_lut6_I1_O)        0.124    51.269 r  cpu/L_reg/D_reg_q[15][31]_i_65/O
                         net (fo=3, routed)           0.748    52.017    cpu/L_reg/D_reg_q[15][31]_i_65_n_0
    SLICE_X30Y54         LUT6 (Prop_lut6_I2_O)        0.124    52.141 r  cpu/L_reg/D_reg_q[15][31]_i_32/O
                         net (fo=1, routed)           0.808    52.949    cpu/L_reg/D_reg_q[15][31]_i_32_n_0
    SLICE_X31Y53         LUT6 (Prop_lut6_I1_O)        0.124    53.073 r  cpu/L_reg/D_reg_q[15][31]_i_13/O
                         net (fo=1, routed)           0.154    53.227    cpu/L_reg/D_reg_q[15][31]_i_13_n_0
    SLICE_X31Y53         LUT5 (Prop_lut5_I4_O)        0.124    53.351 r  cpu/L_reg/D_reg_q[15][31]_i_2/O
                         net (fo=32, routed)          0.910    54.260    cpu/L_reg/M_reg_write_data[31]
    SLICE_X33Y46         FDRE                                         r  cpu/L_reg/D_reg_q_reg[28][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1160, routed)        1.445   104.850    cpu/L_reg/CLK
    SLICE_X33Y46         FDRE                                         r  cpu/L_reg/D_reg_q_reg[28][31]/C
                         clock pessimism              0.259   105.109    
                         clock uncertainty           -0.035   105.074    
    SLICE_X33Y46         FDRE (Setup_fdre_C_D)       -0.061   105.013    cpu/L_reg/D_reg_q_reg[28][31]
  -------------------------------------------------------------------
                         required time                        105.013    
                         arrival time                         -54.260    
  -------------------------------------------------------------------
                         slack                                 50.753    

Slack (MET) :             50.756ns  (required time - arrival time)
  Source:                 forLoop_idx_0_23864677[0].io_button_cond_start/D_ctr_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/L_reg/D_reg_q_reg[29][31]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        49.053ns  (logic 9.091ns (18.533%)  route 39.962ns (81.467%))
  Logic Levels:           45  (LUT2=1 LUT4=5 LUT5=18 LUT6=20 MUXF7=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 104.849 - 100.000 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1160, routed)        1.635     5.219    forLoop_idx_0_23864677[0].io_button_cond_start/CLK
    SLICE_X5Y44          FDRE                                         r  forLoop_idx_0_23864677[0].io_button_cond_start/D_ctr_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y44          FDRE (Prop_fdre_C_Q)         0.456     5.675 f  forLoop_idx_0_23864677[0].io_button_cond_start/D_ctr_q_reg[9]/Q
                         net (fo=2, routed)           1.004     6.680    forLoop_idx_0_23864677[0].io_button_cond_start/D_ctr_q_reg[9]
    SLICE_X4Y44          LUT4 (Prop_lut4_I0_O)        0.124     6.804 r  forLoop_idx_0_23864677[0].io_button_cond_start/D_last_q_i_5/O
                         net (fo=3, routed)           0.823     7.626    forLoop_idx_0_23864677[0].io_button_cond_start/D_last_q_i_5_n_0
    SLICE_X6Y44          LUT6 (Prop_lut6_I1_O)        0.124     7.750 f  forLoop_idx_0_23864677[0].io_button_cond_start/g0_b0_i_8/O
                         net (fo=9, routed)           0.844     8.595    cpu/L_reg/D_reg_q_reg[6][0]_0
    SLICE_X6Y52          LUT5 (Prop_lut5_I2_O)        0.124     8.719 r  cpu/L_reg/g0_b0_i_11/O
                         net (fo=3, routed)           0.754     9.472    cpu/L_reg/g0_b0_i_11_n_0
    SLICE_X6Y53          LUT5 (Prop_lut5_I0_O)        0.153     9.625 r  cpu/L_reg/g0_b0_i_4/O
                         net (fo=32, routed)          1.610    11.235    cpu/L_reg/M_iROM_address[3]
    SLICE_X8Y48          LUT6 (Prop_lut6_I3_O)        0.331    11.566 r  cpu/L_reg/g0_b16/O
                         net (fo=6, routed)           0.740    12.306    cpu/L_reg/g0_b16_n_0
    SLICE_X10Y51         LUT6 (Prop_lut6_I0_O)        0.124    12.430 r  cpu/L_reg/D_reg_q[15][31]_i_7/O
                         net (fo=271, routed)         1.958    14.388    cpu/L_reg/D_reg_q[15][31]_i_7_n_0
    SLICE_X4Y65          LUT6 (Prop_lut6_I4_O)        0.124    14.512 r  cpu/L_reg/D_reg_q[15][4]_i_24/O
                         net (fo=1, routed)           0.000    14.512    cpu/L_reg/D_reg_q[15][4]_i_24_n_0
    SLICE_X4Y65          MUXF7 (Prop_muxf7_I1_O)      0.245    14.757 r  cpu/L_reg/D_reg_q_reg[15][4]_i_12/O
                         net (fo=1, routed)           0.946    15.703    cpu/L_reg/D_reg_q_reg[15][4]_i_12_n_0
    SLICE_X5Y62          LUT6 (Prop_lut6_I1_O)        0.298    16.001 f  cpu/L_reg/D_reg_q[15][4]_i_5/O
                         net (fo=56, routed)          1.943    17.944    cpu/L_reg/D_reg_q[15][30]_i_21_0[2]
    SLICE_X15Y59         LUT2 (Prop_lut2_I0_O)        0.124    18.068 r  cpu/L_reg/D_reg_q[15][4]_i_41/O
                         net (fo=2, routed)           1.007    19.075    cpu/L_reg/D_reg_q[15][4]_i_41_n_0
    SLICE_X5Y59          LUT6 (Prop_lut6_I1_O)        0.124    19.199 r  cpu/L_reg/D_reg_q[15][4]_i_37/O
                         net (fo=3, routed)           0.444    19.643    cpu/L_reg/alu/multiplier/p_2054_in
    SLICE_X5Y59          LUT4 (Prop_lut4_I0_O)        0.150    19.793 r  cpu/L_reg/D_reg_q[15][5]_i_38/O
                         net (fo=6, routed)           1.371    21.164    cpu/L_reg/alu/multiplier/p_2110_in
    SLICE_X8Y61          LUT6 (Prop_lut6_I1_O)        0.326    21.490 r  cpu/L_reg/D_reg_q[15][7]_i_41/O
                         net (fo=6, routed)           0.763    22.253    cpu/L_reg/alu/multiplier/p_1967_in
    SLICE_X8Y64          LUT4 (Prop_lut4_I3_O)        0.124    22.377 r  cpu/L_reg/D_reg_q[15][7]_i_44/O
                         net (fo=5, routed)           0.732    23.109    cpu/L_reg/alu/multiplier/p_1965_in
    SLICE_X6Y64          LUT6 (Prop_lut6_I2_O)        0.124    23.233 r  cpu/L_reg/D_reg_q[15][8]_i_42/O
                         net (fo=6, routed)           0.691    23.923    cpu/L_reg/alu/multiplier/p_1827_in
    SLICE_X7Y64          LUT5 (Prop_lut5_I1_O)        0.152    24.075 r  cpu/L_reg/D_reg_q[15][9]_i_37/O
                         net (fo=6, routed)           0.953    25.028    cpu/L_reg/alu/multiplier/p_1694_in
    SLICE_X7Y65          LUT5 (Prop_lut5_I1_O)        0.326    25.354 r  cpu/L_reg/D_reg_q[15][10]_i_37/O
                         net (fo=5, routed)           1.117    26.471    cpu/L_reg/alu/multiplier/p_1566_in
    SLICE_X4Y67          LUT6 (Prop_lut6_I1_O)        0.124    26.595 r  cpu/L_reg/D_reg_q[15][11]_i_39/O
                         net (fo=3, routed)           0.600    27.195    cpu/L_reg/D_reg_q[15][11]_i_39_n_0
    SLICE_X6Y67          LUT6 (Prop_lut6_I3_O)        0.124    27.319 r  cpu/L_reg/D_reg_q[15][12]_i_39/O
                         net (fo=3, routed)           0.476    27.795    cpu/L_reg/alu/multiplier/p_1325_in
    SLICE_X6Y68          LUT5 (Prop_lut5_I4_O)        0.124    27.919 r  cpu/L_reg/D_reg_q[15][14]_i_48/O
                         net (fo=3, routed)           0.712    28.631    cpu/L_reg/alu/multiplier/p_1323_in
    SLICE_X6Y68          LUT5 (Prop_lut5_I4_O)        0.124    28.755 r  cpu/L_reg/D_reg_q[15][14]_i_52/O
                         net (fo=6, routed)           1.034    29.788    cpu/L_reg/alu/multiplier/p_1321_in
    SLICE_X6Y70          LUT5 (Prop_lut5_I1_O)        0.124    29.912 r  cpu/L_reg/D_reg_q[15][14]_i_43/O
                         net (fo=8, routed)           1.388    31.300    cpu/L_reg/alu/multiplier/p_1062_in
    SLICE_X8Y67          LUT5 (Prop_lut5_I2_O)        0.150    31.450 r  cpu/L_reg/D_reg_q[15][15]_i_36/O
                         net (fo=5, routed)           0.736    32.186    cpu/L_reg/alu/multiplier/p_1001_in
    SLICE_X9Y67          LUT5 (Prop_lut5_I1_O)        0.356    32.542 r  cpu/L_reg/D_reg_q[15][16]_i_39/O
                         net (fo=4, routed)           0.640    33.183    cpu/L_reg/alu/multiplier/p_903_in
    SLICE_X10Y67         LUT6 (Prop_lut6_I1_O)        0.332    33.515 r  cpu/L_reg/D_reg_q[15][17]_i_40/O
                         net (fo=3, routed)           0.842    34.357    cpu/L_reg/alu/multiplier/p_810_in
    SLICE_X10Y68         LUT6 (Prop_lut6_I1_O)        0.124    34.481 r  cpu/L_reg/D_reg_q[15][17]_i_37/O
                         net (fo=3, routed)           0.994    35.475    cpu/L_reg/alu/multiplier/p_611_in
    SLICE_X12Y66         LUT4 (Prop_lut4_I2_O)        0.150    35.625 r  cpu/L_reg/D_reg_q[15][19]_i_45/O
                         net (fo=6, routed)           0.887    36.512    cpu/L_reg/alu/multiplier/p_641_in
    SLICE_X12Y66         LUT5 (Prop_lut5_I1_O)        0.356    36.868 r  cpu/L_reg/D_reg_q[15][19]_i_51/O
                         net (fo=4, routed)           0.845    37.713    cpu/L_reg/alu/multiplier/p_563_in
    SLICE_X15Y66         LUT6 (Prop_lut6_I1_O)        0.348    38.061 r  cpu/L_reg/D_reg_q[15][20]_i_44/O
                         net (fo=4, routed)           0.834    38.894    cpu/L_reg/alu/multiplier/p_490_in
    SLICE_X28Y66         LUT5 (Prop_lut5_I4_O)        0.152    39.046 r  cpu/L_reg/D_reg_q[15][21]_i_43/O
                         net (fo=4, routed)           0.856    39.903    cpu/L_reg/alu/multiplier/p_488_in
    SLICE_X30Y66         LUT6 (Prop_lut6_I1_O)        0.326    40.229 r  cpu/L_reg/D_reg_q[15][22]_i_45/O
                         net (fo=3, routed)           0.667    40.896    cpu/L_reg/alu/multiplier/p_420_in
    SLICE_X31Y66         LUT6 (Prop_lut6_I1_O)        0.124    41.020 r  cpu/L_reg/D_reg_q[15][22]_i_39/O
                         net (fo=3, routed)           0.792    41.811    cpu/L_reg/alu/multiplier/p_281_in
    SLICE_X30Y64         LUT4 (Prop_lut4_I2_O)        0.153    41.964 r  cpu/L_reg/D_reg_q[15][25]_i_43/O
                         net (fo=6, routed)           0.834    42.798    cpu/L_reg/alu/multiplier/p_301_in
    SLICE_X30Y62         LUT5 (Prop_lut5_I1_O)        0.353    43.151 r  cpu/L_reg/D_reg_q[15][25]_i_49/O
                         net (fo=4, routed)           0.564    43.715    cpu/L_reg/alu/multiplier/p_248_in
    SLICE_X33Y62         LUT5 (Prop_lut5_I4_O)        0.322    44.037 r  cpu/L_reg/D_reg_q[15][26]_i_41/O
                         net (fo=4, routed)           0.842    44.879    cpu/L_reg/alu/multiplier/p_246_in
    SLICE_X34Y62         LUT5 (Prop_lut5_I4_O)        0.326    45.205 r  cpu/L_reg/D_reg_q[15][27]_i_48/O
                         net (fo=3, routed)           0.836    46.042    cpu/L_reg/alu/multiplier/p_244_in
    SLICE_X35Y61         LUT5 (Prop_lut5_I1_O)        0.124    46.166 r  cpu/L_reg/D_reg_q[15][27]_i_42/O
                         net (fo=3, routed)           0.693    46.859    cpu/L_reg/alu/multiplier/p_196_in
    SLICE_X35Y62         LUT5 (Prop_lut5_I4_O)        0.124    46.983 r  cpu/L_reg/D_reg_q[15][29]_i_59/O
                         net (fo=3, routed)           0.752    47.734    cpu/L_reg/alu/multiplier/p_194_in
    SLICE_X32Y60         LUT6 (Prop_lut6_I3_O)        0.124    47.858 r  cpu/L_reg/D_reg_q[15][29]_i_49/O
                         net (fo=8, routed)           1.333    49.191    cpu/L_reg/alu/multiplier/p_103_in
    SLICE_X31Y56         LUT5 (Prop_lut5_I2_O)        0.152    49.343 r  cpu/L_reg/D_reg_q[15][29]_i_42/O
                         net (fo=4, routed)           0.819    50.163    cpu/L_reg/alu/multiplier/p_84_in
    SLICE_X32Y56         LUT6 (Prop_lut6_I1_O)        0.326    50.489 r  cpu/L_reg/D_reg_q[15][31]_i_104/O
                         net (fo=3, routed)           0.656    51.145    cpu/L_reg/alu/multiplier/p_56_in
    SLICE_X33Y55         LUT6 (Prop_lut6_I1_O)        0.124    51.269 r  cpu/L_reg/D_reg_q[15][31]_i_65/O
                         net (fo=3, routed)           0.748    52.017    cpu/L_reg/D_reg_q[15][31]_i_65_n_0
    SLICE_X30Y54         LUT6 (Prop_lut6_I2_O)        0.124    52.141 r  cpu/L_reg/D_reg_q[15][31]_i_32/O
                         net (fo=1, routed)           0.808    52.949    cpu/L_reg/D_reg_q[15][31]_i_32_n_0
    SLICE_X31Y53         LUT6 (Prop_lut6_I1_O)        0.124    53.073 r  cpu/L_reg/D_reg_q[15][31]_i_13/O
                         net (fo=1, routed)           0.154    53.227    cpu/L_reg/D_reg_q[15][31]_i_13_n_0
    SLICE_X31Y53         LUT5 (Prop_lut5_I4_O)        0.124    53.351 r  cpu/L_reg/D_reg_q[15][31]_i_2/O
                         net (fo=32, routed)          0.921    54.272    cpu/L_reg/M_reg_write_data[31]
    SLICE_X34Y46         FDRE                                         r  cpu/L_reg/D_reg_q_reg[29][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1160, routed)        1.444   104.849    cpu/L_reg/CLK
    SLICE_X34Y46         FDRE                                         r  cpu/L_reg/D_reg_q_reg[29][31]/C
                         clock pessimism              0.259   105.108    
                         clock uncertainty           -0.035   105.073    
    SLICE_X34Y46         FDRE (Setup_fdre_C_D)       -0.045   105.028    cpu/L_reg/D_reg_q_reg[29][31]
  -------------------------------------------------------------------
                         required time                        105.028    
                         arrival time                         -54.272    
  -------------------------------------------------------------------
                         slack                                 50.756    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 forLoop_idx_0_1750867669[0].io_button_cond_select/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            forLoop_idx_0_1750867669[0].io_button_cond_select/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1160, routed)        0.595     1.539    forLoop_idx_0_1750867669[0].io_button_cond_select/sync/CLK
    SLICE_X3Y43          FDRE                                         r  forLoop_idx_0_1750867669[0].io_button_cond_select/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y43          FDRE (Prop_fdre_C_Q)         0.141     1.680 r  forLoop_idx_0_1750867669[0].io_button_cond_select/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.170     1.850    forLoop_idx_0_1750867669[0].io_button_cond_select/sync/D_pipe_d__0[1]
    SLICE_X3Y43          FDRE                                         r  forLoop_idx_0_1750867669[0].io_button_cond_select/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1160, routed)        0.866     2.056    forLoop_idx_0_1750867669[0].io_button_cond_select/sync/CLK
    SLICE_X3Y43          FDRE                                         r  forLoop_idx_0_1750867669[0].io_button_cond_select/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.517     1.539    
    SLICE_X3Y43          FDRE (Hold_fdre_C_D)         0.066     1.605    forLoop_idx_0_1750867669[0].io_button_cond_select/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 cpu/seg/ctr/D_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/seg/ctr/D_ctr_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1160, routed)        0.593     1.537    cpu/seg/ctr/CLK
    SLICE_X7Y45          FDRE                                         r  cpu/seg/ctr/D_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y45          FDRE (Prop_fdre_C_Q)         0.141     1.678 r  cpu/seg/ctr/D_ctr_q_reg[11]/Q
                         net (fo=2, routed)           0.119     1.797    cpu/seg/ctr/D_ctr_q_reg[11]
    SLICE_X7Y45          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.905 r  cpu/seg/ctr/D_ctr_q_reg[8]_i_1__2/O[3]
                         net (fo=1, routed)           0.000     1.905    cpu/seg/ctr/D_ctr_q_reg[8]_i_1__2_n_4
    SLICE_X7Y45          FDRE                                         r  cpu/seg/ctr/D_ctr_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1160, routed)        0.864     2.054    cpu/seg/ctr/CLK
    SLICE_X7Y45          FDRE                                         r  cpu/seg/ctr/D_ctr_q_reg[11]/C
                         clock pessimism             -0.517     1.537    
    SLICE_X7Y45          FDRE (Hold_fdre_C_D)         0.105     1.642    cpu/seg/ctr/D_ctr_q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 forLoop_idx_0_23864677[0].io_button_cond_start/D_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            forLoop_idx_0_23864677[0].io_button_cond_start/D_ctr_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1160, routed)        0.593     1.537    forLoop_idx_0_23864677[0].io_button_cond_start/CLK
    SLICE_X5Y44          FDRE                                         r  forLoop_idx_0_23864677[0].io_button_cond_start/D_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y44          FDRE (Prop_fdre_C_Q)         0.141     1.678 r  forLoop_idx_0_23864677[0].io_button_cond_start/D_ctr_q_reg[11]/Q
                         net (fo=2, routed)           0.119     1.797    forLoop_idx_0_23864677[0].io_button_cond_start/D_ctr_q_reg[11]
    SLICE_X5Y44          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.905 r  forLoop_idx_0_23864677[0].io_button_cond_start/D_ctr_q_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.905    forLoop_idx_0_23864677[0].io_button_cond_start/D_ctr_q_reg[8]_i_1_n_4
    SLICE_X5Y44          FDRE                                         r  forLoop_idx_0_23864677[0].io_button_cond_start/D_ctr_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1160, routed)        0.864     2.054    forLoop_idx_0_23864677[0].io_button_cond_start/CLK
    SLICE_X5Y44          FDRE                                         r  forLoop_idx_0_23864677[0].io_button_cond_start/D_ctr_q_reg[11]/C
                         clock pessimism             -0.517     1.537    
    SLICE_X5Y44          FDRE (Hold_fdre_C_D)         0.105     1.642    forLoop_idx_0_23864677[0].io_button_cond_start/D_ctr_q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 forLoop_idx_0_23864677[0].io_button_cond_start/D_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            forLoop_idx_0_23864677[0].io_button_cond_start/D_ctr_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1160, routed)        0.592     1.536    forLoop_idx_0_23864677[0].io_button_cond_start/CLK
    SLICE_X5Y42          FDRE                                         r  forLoop_idx_0_23864677[0].io_button_cond_start/D_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y42          FDRE (Prop_fdre_C_Q)         0.141     1.677 r  forLoop_idx_0_23864677[0].io_button_cond_start/D_ctr_q_reg[3]/Q
                         net (fo=2, routed)           0.120     1.797    forLoop_idx_0_23864677[0].io_button_cond_start/D_ctr_q_reg[3]
    SLICE_X5Y42          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.905 r  forLoop_idx_0_23864677[0].io_button_cond_start/D_ctr_q_reg[0]_i_3/O[3]
                         net (fo=1, routed)           0.000     1.905    forLoop_idx_0_23864677[0].io_button_cond_start/D_ctr_q_reg[0]_i_3_n_4
    SLICE_X5Y42          FDRE                                         r  forLoop_idx_0_23864677[0].io_button_cond_start/D_ctr_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1160, routed)        0.863     2.053    forLoop_idx_0_23864677[0].io_button_cond_start/CLK
    SLICE_X5Y42          FDRE                                         r  forLoop_idx_0_23864677[0].io_button_cond_start/D_ctr_q_reg[3]/C
                         clock pessimism             -0.517     1.536    
    SLICE_X5Y42          FDRE (Hold_fdre_C_D)         0.105     1.641    forLoop_idx_0_23864677[0].io_button_cond_start/D_ctr_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 cpu/seg/ctr/D_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/seg/ctr/D_ctr_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1160, routed)        0.593     1.537    cpu/seg/ctr/CLK
    SLICE_X7Y43          FDRE                                         r  cpu/seg/ctr/D_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y43          FDRE (Prop_fdre_C_Q)         0.141     1.678 r  cpu/seg/ctr/D_ctr_q_reg[3]/Q
                         net (fo=2, routed)           0.120     1.798    cpu/seg/ctr/D_ctr_q_reg[3]
    SLICE_X7Y43          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.906 r  cpu/seg/ctr/D_ctr_q_reg[0]_i_2__0/O[3]
                         net (fo=1, routed)           0.000     1.906    cpu/seg/ctr/D_ctr_q_reg[0]_i_2__0_n_4
    SLICE_X7Y43          FDRE                                         r  cpu/seg/ctr/D_ctr_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1160, routed)        0.864     2.054    cpu/seg/ctr/CLK
    SLICE_X7Y43          FDRE                                         r  cpu/seg/ctr/D_ctr_q_reg[3]/C
                         clock pessimism             -0.517     1.537    
    SLICE_X7Y43          FDRE (Hold_fdre_C_D)         0.105     1.642    cpu/seg/ctr/D_ctr_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 cpu/seg/ctr/D_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/seg/ctr/D_ctr_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1160, routed)        0.593     1.537    cpu/seg/ctr/CLK
    SLICE_X7Y44          FDRE                                         r  cpu/seg/ctr/D_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y44          FDRE (Prop_fdre_C_Q)         0.141     1.678 r  cpu/seg/ctr/D_ctr_q_reg[7]/Q
                         net (fo=2, routed)           0.120     1.798    cpu/seg/ctr/D_ctr_q_reg[7]
    SLICE_X7Y44          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.906 r  cpu/seg/ctr/D_ctr_q_reg[4]_i_1__2/O[3]
                         net (fo=1, routed)           0.000     1.906    cpu/seg/ctr/D_ctr_q_reg[4]_i_1__2_n_4
    SLICE_X7Y44          FDRE                                         r  cpu/seg/ctr/D_ctr_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1160, routed)        0.864     2.054    cpu/seg/ctr/CLK
    SLICE_X7Y44          FDRE                                         r  cpu/seg/ctr/D_ctr_q_reg[7]/C
                         clock pessimism             -0.517     1.537    
    SLICE_X7Y44          FDRE (Hold_fdre_C_D)         0.105     1.642    cpu/seg/ctr/D_ctr_q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 cpu/seg/ctr/D_ctr_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/seg/ctr/D_ctr_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1160, routed)        0.593     1.537    cpu/seg/ctr/CLK
    SLICE_X7Y46          FDRE                                         r  cpu/seg/ctr/D_ctr_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y46          FDRE (Prop_fdre_C_Q)         0.141     1.678 r  cpu/seg/ctr/D_ctr_q_reg[15]/Q
                         net (fo=2, routed)           0.120     1.798    cpu/seg/ctr/D_ctr_q_reg[15]
    SLICE_X7Y46          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.906 r  cpu/seg/ctr/D_ctr_q_reg[12]_i_1__2/O[3]
                         net (fo=1, routed)           0.000     1.906    cpu/seg/ctr/D_ctr_q_reg[12]_i_1__2_n_4
    SLICE_X7Y46          FDRE                                         r  cpu/seg/ctr/D_ctr_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1160, routed)        0.864     2.054    cpu/seg/ctr/CLK
    SLICE_X7Y46          FDRE                                         r  cpu/seg/ctr/D_ctr_q_reg[15]/C
                         clock pessimism             -0.517     1.537    
    SLICE_X7Y46          FDRE (Hold_fdre_C_D)         0.105     1.642    cpu/seg/ctr/D_ctr_q_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 forLoop_idx_0_23864677[0].io_button_cond_start/D_ctr_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            forLoop_idx_0_23864677[0].io_button_cond_start/D_ctr_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1160, routed)        0.593     1.537    forLoop_idx_0_23864677[0].io_button_cond_start/CLK
    SLICE_X5Y45          FDRE                                         r  forLoop_idx_0_23864677[0].io_button_cond_start/D_ctr_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y45          FDRE (Prop_fdre_C_Q)         0.141     1.678 r  forLoop_idx_0_23864677[0].io_button_cond_start/D_ctr_q_reg[15]/Q
                         net (fo=2, routed)           0.120     1.798    forLoop_idx_0_23864677[0].io_button_cond_start/D_ctr_q_reg[15]
    SLICE_X5Y45          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.906 r  forLoop_idx_0_23864677[0].io_button_cond_start/D_ctr_q_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.906    forLoop_idx_0_23864677[0].io_button_cond_start/D_ctr_q_reg[12]_i_1_n_4
    SLICE_X5Y45          FDRE                                         r  forLoop_idx_0_23864677[0].io_button_cond_start/D_ctr_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1160, routed)        0.864     2.054    forLoop_idx_0_23864677[0].io_button_cond_start/CLK
    SLICE_X5Y45          FDRE                                         r  forLoop_idx_0_23864677[0].io_button_cond_start/D_ctr_q_reg[15]/C
                         clock pessimism             -0.517     1.537    
    SLICE_X5Y45          FDRE (Hold_fdre_C_D)         0.105     1.642    forLoop_idx_0_23864677[0].io_button_cond_start/D_ctr_q_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 forLoop_idx_0_23864677[0].io_button_cond_start/D_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            forLoop_idx_0_23864677[0].io_button_cond_start/D_ctr_q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1160, routed)        0.593     1.537    forLoop_idx_0_23864677[0].io_button_cond_start/CLK
    SLICE_X5Y46          FDRE                                         r  forLoop_idx_0_23864677[0].io_button_cond_start/D_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y46          FDRE (Prop_fdre_C_Q)         0.141     1.678 r  forLoop_idx_0_23864677[0].io_button_cond_start/D_ctr_q_reg[19]/Q
                         net (fo=2, routed)           0.120     1.798    forLoop_idx_0_23864677[0].io_button_cond_start/D_ctr_q_reg[19]
    SLICE_X5Y46          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.906 r  forLoop_idx_0_23864677[0].io_button_cond_start/D_ctr_q_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.906    forLoop_idx_0_23864677[0].io_button_cond_start/D_ctr_q_reg[16]_i_1_n_4
    SLICE_X5Y46          FDRE                                         r  forLoop_idx_0_23864677[0].io_button_cond_start/D_ctr_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1160, routed)        0.864     2.054    forLoop_idx_0_23864677[0].io_button_cond_start/CLK
    SLICE_X5Y46          FDRE                                         r  forLoop_idx_0_23864677[0].io_button_cond_start/D_ctr_q_reg[19]/C
                         clock pessimism             -0.517     1.537    
    SLICE_X5Y46          FDRE (Hold_fdre_C_D)         0.105     1.642    forLoop_idx_0_23864677[0].io_button_cond_start/D_ctr_q_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 forLoop_idx_0_23864677[0].io_button_cond_start/D_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            forLoop_idx_0_23864677[0].io_button_cond_start/D_ctr_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1160, routed)        0.593     1.537    forLoop_idx_0_23864677[0].io_button_cond_start/CLK
    SLICE_X5Y43          FDRE                                         r  forLoop_idx_0_23864677[0].io_button_cond_start/D_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y43          FDRE (Prop_fdre_C_Q)         0.141     1.678 r  forLoop_idx_0_23864677[0].io_button_cond_start/D_ctr_q_reg[7]/Q
                         net (fo=2, routed)           0.120     1.798    forLoop_idx_0_23864677[0].io_button_cond_start/D_ctr_q_reg[7]
    SLICE_X5Y43          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.906 r  forLoop_idx_0_23864677[0].io_button_cond_start/D_ctr_q_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.906    forLoop_idx_0_23864677[0].io_button_cond_start/D_ctr_q_reg[4]_i_1_n_4
    SLICE_X5Y43          FDRE                                         r  forLoop_idx_0_23864677[0].io_button_cond_start/D_ctr_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1160, routed)        0.864     2.054    forLoop_idx_0_23864677[0].io_button_cond_start/CLK
    SLICE_X5Y43          FDRE                                         r  forLoop_idx_0_23864677[0].io_button_cond_start/D_ctr_q_reg[7]/C
                         clock pessimism             -0.517     1.537    
    SLICE_X5Y43          FDRE (Hold_fdre_C_D)         0.105     1.642    forLoop_idx_0_23864677[0].io_button_cond_start/D_ctr_q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X4Y47    cpu/D_gamemode_q_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X4Y47    cpu/FSM_sequential_D_state_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X4Y47    cpu/FSM_sequential_D_state_q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X6Y51    cpu/FSM_sequential_D_state_q_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X3Y53    cpu/L_reg/D_reg_q_reg[0][0]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X4Y60    cpu/L_reg/D_reg_q_reg[0][10]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X28Y59   cpu/L_reg/D_reg_q_reg[0][11]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X13Y59   cpu/L_reg/D_reg_q_reg[0][12]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X13Y59   cpu/L_reg/D_reg_q_reg[0][13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X4Y47    cpu/D_gamemode_q_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X4Y47    cpu/D_gamemode_q_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X4Y47    cpu/FSM_sequential_D_state_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X4Y47    cpu/FSM_sequential_D_state_q_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X4Y47    cpu/FSM_sequential_D_state_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X4Y47    cpu/FSM_sequential_D_state_q_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X6Y51    cpu/FSM_sequential_D_state_q_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X6Y51    cpu/FSM_sequential_D_state_q_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X3Y53    cpu/L_reg/D_reg_q_reg[0][0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X3Y53    cpu/L_reg/D_reg_q_reg[0][0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X4Y47    cpu/D_gamemode_q_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X4Y47    cpu/D_gamemode_q_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X4Y47    cpu/FSM_sequential_D_state_q_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X4Y47    cpu/FSM_sequential_D_state_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X4Y47    cpu/FSM_sequential_D_state_q_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X4Y47    cpu/FSM_sequential_D_state_q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X6Y51    cpu/FSM_sequential_D_state_q_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X6Y51    cpu/FSM_sequential_D_state_q_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X3Y53    cpu/L_reg/D_reg_q_reg[0][0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X3Y53    cpu/L_reg/D_reg_q_reg[0][0]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            32 Endpoints
Min Delay            32 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cpu/L_reg/D_reg_q_reg[5][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_segment[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.710ns  (logic 11.337ns (30.063%)  route 26.373ns (69.937%))
  Logic Levels:           36  (CARRY4=9 LUT2=5 LUT3=3 LUT4=1 LUT5=7 LUT6=10 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1160, routed)        1.555     5.139    cpu/L_reg/CLK
    SLICE_X14Y60         FDRE                                         r  cpu/L_reg/D_reg_q_reg[5][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y60         FDRE (Prop_fdre_C_Q)         0.518     5.657 f  cpu/L_reg/D_reg_q_reg[5][12]/Q
                         net (fo=13, routed)          2.043     7.700    cpu/L_reg/M_reg_count_min[12]
    SLICE_X3Y57          LUT2 (Prop_lut2_I0_O)        0.154     7.854 f  cpu/L_reg/L_2ac22194_remainder0_carry_i_24/O
                         net (fo=4, routed)           0.797     8.651    cpu/L_reg/L_2ac22194_remainder0_carry_i_24_n_0
    SLICE_X3Y54          LUT6 (Prop_lut6_I2_O)        0.327     8.978 f  cpu/L_reg/L_2ac22194_remainder0_carry_i_13/O
                         net (fo=7, routed)           1.059    10.036    cpu/L_reg/L_2ac22194_remainder0_carry_i_13_n_0
    SLICE_X3Y55          LUT5 (Prop_lut5_I2_O)        0.124    10.160 r  cpu/L_reg/L_2ac22194_remainder0_carry_i_22/O
                         net (fo=1, routed)           0.263    10.423    cpu/L_reg/L_2ac22194_remainder0_carry_i_22_n_0
    SLICE_X3Y55          LUT5 (Prop_lut5_I4_O)        0.124    10.547 r  cpu/L_reg/L_2ac22194_remainder0_carry_i_11/O
                         net (fo=7, routed)           0.864    11.411    cpu/L_reg/L_2ac22194_remainder0_carry_i_11_n_0
    SLICE_X2Y54          LUT5 (Prop_lut5_I1_O)        0.124    11.535 r  cpu/L_reg/L_2ac22194_remainder0_carry_i_6/O
                         net (fo=1, routed)           0.000    11.535    cpu/decimal_renderer/i__carry_i_6[1]
    SLICE_X2Y54          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.068 r  cpu/decimal_renderer/L_2ac22194_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.068    cpu/decimal_renderer/L_2ac22194_remainder0_carry_n_0
    SLICE_X2Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.185 r  cpu/decimal_renderer/L_2ac22194_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.185    cpu/decimal_renderer/L_2ac22194_remainder0_carry__0_n_0
    SLICE_X2Y56          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.508 r  cpu/decimal_renderer/L_2ac22194_remainder0_carry__1/O[1]
                         net (fo=4, routed)           0.949    13.457    cpu/L_reg/L_2ac22194_remainder0[9]
    SLICE_X4Y53          LUT5 (Prop_lut5_I1_O)        0.306    13.763 r  cpu/L_reg/i__carry__0_i_18/O
                         net (fo=7, routed)           0.841    14.604    cpu/L_reg/i__carry__0_i_18_n_0
    SLICE_X1Y53          LUT4 (Prop_lut4_I0_O)        0.124    14.728 r  cpu/L_reg/i__carry__0_i_17/O
                         net (fo=4, routed)           0.820    15.548    cpu/L_reg/i__carry__0_i_17_n_0
    SLICE_X0Y53          LUT6 (Prop_lut6_I0_O)        0.124    15.672 f  cpu/L_reg/i__carry_i_14__0/O
                         net (fo=5, routed)           0.851    16.524    cpu/L_reg/i__carry_i_14__0_n_0
    SLICE_X2Y52          LUT3 (Prop_lut3_I1_O)        0.152    16.676 f  cpu/L_reg/i__carry_i_18__0/O
                         net (fo=4, routed)           0.816    17.492    cpu/L_reg/i__carry_i_18__0_n_0
    SLICE_X2Y53          LUT3 (Prop_lut3_I1_O)        0.348    17.840 r  cpu/L_reg/i__carry_i_11__0/O
                         net (fo=3, routed)           1.248    19.088    cpu/L_reg/i__carry_i_11__0_n_0
    SLICE_X3Y48          LUT2 (Prop_lut2_I1_O)        0.124    19.212 r  cpu/L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.523    19.734    cpu/decimal_renderer/i__carry_i_6__0[0]
    SLICE_X3Y50          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.241 r  cpu/decimal_renderer/L_2ac22194_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.241    cpu/decimal_renderer/L_2ac22194_remainder0_inferred__0/i__carry_n_0
    SLICE_X3Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.355 r  cpu/decimal_renderer/L_2ac22194_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.355    cpu/decimal_renderer/L_2ac22194_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X3Y52          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.668 f  cpu/decimal_renderer/L_2ac22194_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.980    21.649    cpu/L_reg/i__carry__0_i_12[3]
    SLICE_X4Y50          LUT5 (Prop_lut5_I1_O)        0.306    21.955 f  cpu/L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.666    22.620    cpu/decimal_renderer/i__carry_i_24
    SLICE_X3Y49          LUT5 (Prop_lut5_I0_O)        0.124    22.744 f  cpu/decimal_renderer/i__carry__0_i_12/O
                         net (fo=7, routed)           1.094    23.838    cpu/decimal_renderer/D_reg_q_reg[5][2]
    SLICE_X3Y47          LUT2 (Prop_lut2_I0_O)        0.149    23.987 f  cpu/decimal_renderer/i__carry_i_22/O
                         net (fo=10, routed)          1.307    25.294    cpu/L_reg/i__carry_i_9_0
    SLICE_X1Y50          LUT6 (Prop_lut6_I3_O)        0.332    25.626 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_28/O
                         net (fo=1, routed)           0.363    25.989    cpu/L_reg/io_segment_OBUF[6]_inst_i_28_n_0
    SLICE_X1Y50          LUT6 (Prop_lut6_I4_O)        0.124    26.113 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_16/O
                         net (fo=2, routed)           0.868    26.981    cpu/L_reg/io_segment_OBUF[6]_inst_i_16_n_0
    SLICE_X0Y48          LUT2 (Prop_lut2_I0_O)        0.124    27.105 f  cpu/L_reg/i__carry_i_12/O
                         net (fo=3, routed)           0.173    27.278    cpu/L_reg/i__carry_i_12_n_0
    SLICE_X0Y48          LUT2 (Prop_lut2_I1_O)        0.124    27.402 r  cpu/L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.774    28.176    cpu/decimal_renderer/io_segment_OBUF[6]_inst_i_36[0]
    SLICE_X2Y48          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    28.696 r  cpu/decimal_renderer/L_2ac22194_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.696    cpu/decimal_renderer/L_2ac22194_remainder0_inferred__1/i__carry_n_0
    SLICE_X2Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.813 r  cpu/decimal_renderer/L_2ac22194_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.001    28.814    cpu/decimal_renderer/L_2ac22194_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X2Y50          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    29.033 f  cpu/decimal_renderer/L_2ac22194_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           1.263    30.295    cpu/decimal_renderer/L_2ac22194_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X3Y49          LUT6 (Prop_lut6_I1_O)        0.295    30.590 f  cpu/decimal_renderer/io_segment_OBUF[6]_inst_i_37/O
                         net (fo=1, routed)           0.154    30.744    cpu/decimal_renderer/io_segment_OBUF[6]_inst_i_37_n_0
    SLICE_X3Y49          LUT5 (Prop_lut5_I4_O)        0.124    30.868 r  cpu/decimal_renderer/io_segment_OBUF[6]_inst_i_35/O
                         net (fo=1, routed)           0.866    31.735    cpu/L_reg/io_segment_OBUF[6]_inst_i_32_0
    SLICE_X4Y49          LUT3 (Prop_lut3_I1_O)        0.124    31.859 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_26/O
                         net (fo=2, routed)           0.838    32.697    cpu/L_reg/io_segment_OBUF[6]_inst_i_26_n_0
    SLICE_X3Y48          LUT6 (Prop_lut6_I5_O)        0.124    32.821 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_32/O
                         net (fo=2, routed)           0.331    33.152    cpu/L_reg/io_segment_OBUF[6]_inst_i_32_n_0
    SLICE_X5Y49          LUT6 (Prop_lut6_I0_O)        0.124    33.276 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_33/O
                         net (fo=1, routed)           0.545    33.821    cpu/L_reg/io_segment_OBUF[6]_inst_i_33_n_0
    SLICE_X5Y50          LUT6 (Prop_lut6_I0_O)        0.124    33.945 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_25/O
                         net (fo=1, routed)           0.713    34.658    cpu/L_reg/io_segment_OBUF[6]_inst_i_25_n_0
    SLICE_X4Y50          LUT6 (Prop_lut6_I5_O)        0.124    34.782 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_7/O
                         net (fo=7, routed)           1.728    36.510    cpu/L_reg/io_segment_OBUF[6]_inst_i_7_n_0
    SLICE_X4Y33          LUT6 (Prop_lut6_I5_O)        0.124    36.634 r  cpu/L_reg/io_segment_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.636    39.270    io_segment_OBUF[4]
    R7                   OBUF (Prop_obuf_I_O)         3.579    42.849 r  io_segment_OBUF[4]_inst/O
                         net (fo=0)                   0.000    42.849    io_segment[4]
    R7                                                                r  io_segment[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/L_reg/D_reg_q_reg[5][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_segment[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.673ns  (logic 11.441ns (30.369%)  route 26.232ns (69.631%))
  Logic Levels:           35  (CARRY4=9 LUT2=5 LUT3=3 LUT4=2 LUT5=7 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1160, routed)        1.555     5.139    cpu/L_reg/CLK
    SLICE_X14Y60         FDRE                                         r  cpu/L_reg/D_reg_q_reg[5][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y60         FDRE (Prop_fdre_C_Q)         0.518     5.657 f  cpu/L_reg/D_reg_q_reg[5][12]/Q
                         net (fo=13, routed)          2.043     7.700    cpu/L_reg/M_reg_count_min[12]
    SLICE_X3Y57          LUT2 (Prop_lut2_I0_O)        0.154     7.854 f  cpu/L_reg/L_2ac22194_remainder0_carry_i_24/O
                         net (fo=4, routed)           0.797     8.651    cpu/L_reg/L_2ac22194_remainder0_carry_i_24_n_0
    SLICE_X3Y54          LUT6 (Prop_lut6_I2_O)        0.327     8.978 f  cpu/L_reg/L_2ac22194_remainder0_carry_i_13/O
                         net (fo=7, routed)           1.059    10.036    cpu/L_reg/L_2ac22194_remainder0_carry_i_13_n_0
    SLICE_X3Y55          LUT5 (Prop_lut5_I2_O)        0.124    10.160 r  cpu/L_reg/L_2ac22194_remainder0_carry_i_22/O
                         net (fo=1, routed)           0.263    10.423    cpu/L_reg/L_2ac22194_remainder0_carry_i_22_n_0
    SLICE_X3Y55          LUT5 (Prop_lut5_I4_O)        0.124    10.547 r  cpu/L_reg/L_2ac22194_remainder0_carry_i_11/O
                         net (fo=7, routed)           0.864    11.411    cpu/L_reg/L_2ac22194_remainder0_carry_i_11_n_0
    SLICE_X2Y54          LUT5 (Prop_lut5_I1_O)        0.124    11.535 r  cpu/L_reg/L_2ac22194_remainder0_carry_i_6/O
                         net (fo=1, routed)           0.000    11.535    cpu/decimal_renderer/i__carry_i_6[1]
    SLICE_X2Y54          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.068 r  cpu/decimal_renderer/L_2ac22194_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.068    cpu/decimal_renderer/L_2ac22194_remainder0_carry_n_0
    SLICE_X2Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.185 r  cpu/decimal_renderer/L_2ac22194_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.185    cpu/decimal_renderer/L_2ac22194_remainder0_carry__0_n_0
    SLICE_X2Y56          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.508 r  cpu/decimal_renderer/L_2ac22194_remainder0_carry__1/O[1]
                         net (fo=4, routed)           0.949    13.457    cpu/L_reg/L_2ac22194_remainder0[9]
    SLICE_X4Y53          LUT5 (Prop_lut5_I1_O)        0.306    13.763 r  cpu/L_reg/i__carry__0_i_18/O
                         net (fo=7, routed)           0.841    14.604    cpu/L_reg/i__carry__0_i_18_n_0
    SLICE_X1Y53          LUT4 (Prop_lut4_I0_O)        0.124    14.728 r  cpu/L_reg/i__carry__0_i_17/O
                         net (fo=4, routed)           0.820    15.548    cpu/L_reg/i__carry__0_i_17_n_0
    SLICE_X0Y53          LUT6 (Prop_lut6_I0_O)        0.124    15.672 f  cpu/L_reg/i__carry_i_14__0/O
                         net (fo=5, routed)           0.851    16.524    cpu/L_reg/i__carry_i_14__0_n_0
    SLICE_X2Y52          LUT3 (Prop_lut3_I1_O)        0.152    16.676 f  cpu/L_reg/i__carry_i_18__0/O
                         net (fo=4, routed)           0.816    17.492    cpu/L_reg/i__carry_i_18__0_n_0
    SLICE_X2Y53          LUT3 (Prop_lut3_I1_O)        0.348    17.840 r  cpu/L_reg/i__carry_i_11__0/O
                         net (fo=3, routed)           1.248    19.088    cpu/L_reg/i__carry_i_11__0_n_0
    SLICE_X3Y48          LUT2 (Prop_lut2_I1_O)        0.124    19.212 r  cpu/L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.523    19.734    cpu/decimal_renderer/i__carry_i_6__0[0]
    SLICE_X3Y50          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.241 r  cpu/decimal_renderer/L_2ac22194_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.241    cpu/decimal_renderer/L_2ac22194_remainder0_inferred__0/i__carry_n_0
    SLICE_X3Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.355 r  cpu/decimal_renderer/L_2ac22194_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.355    cpu/decimal_renderer/L_2ac22194_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X3Y52          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.668 f  cpu/decimal_renderer/L_2ac22194_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.980    21.649    cpu/L_reg/i__carry__0_i_12[3]
    SLICE_X4Y50          LUT5 (Prop_lut5_I1_O)        0.306    21.955 f  cpu/L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.666    22.620    cpu/decimal_renderer/i__carry_i_24
    SLICE_X3Y49          LUT5 (Prop_lut5_I0_O)        0.124    22.744 f  cpu/decimal_renderer/i__carry__0_i_12/O
                         net (fo=7, routed)           1.094    23.838    cpu/decimal_renderer/D_reg_q_reg[5][2]
    SLICE_X3Y47          LUT2 (Prop_lut2_I0_O)        0.149    23.987 f  cpu/decimal_renderer/i__carry_i_22/O
                         net (fo=10, routed)          1.307    25.294    cpu/L_reg/i__carry_i_9_0
    SLICE_X1Y50          LUT6 (Prop_lut6_I3_O)        0.332    25.626 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_28/O
                         net (fo=1, routed)           0.363    25.989    cpu/L_reg/io_segment_OBUF[6]_inst_i_28_n_0
    SLICE_X1Y50          LUT6 (Prop_lut6_I4_O)        0.124    26.113 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_16/O
                         net (fo=2, routed)           0.868    26.981    cpu/L_reg/io_segment_OBUF[6]_inst_i_16_n_0
    SLICE_X0Y48          LUT2 (Prop_lut2_I0_O)        0.124    27.105 f  cpu/L_reg/i__carry_i_12/O
                         net (fo=3, routed)           0.173    27.278    cpu/L_reg/i__carry_i_12_n_0
    SLICE_X0Y48          LUT2 (Prop_lut2_I1_O)        0.124    27.402 r  cpu/L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.774    28.176    cpu/decimal_renderer/io_segment_OBUF[6]_inst_i_36[0]
    SLICE_X2Y48          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    28.696 r  cpu/decimal_renderer/L_2ac22194_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.696    cpu/decimal_renderer/L_2ac22194_remainder0_inferred__1/i__carry_n_0
    SLICE_X2Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.813 r  cpu/decimal_renderer/L_2ac22194_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.001    28.814    cpu/decimal_renderer/L_2ac22194_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X2Y50          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    29.033 f  cpu/decimal_renderer/L_2ac22194_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           1.263    30.295    cpu/decimal_renderer/L_2ac22194_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X3Y49          LUT6 (Prop_lut6_I1_O)        0.295    30.590 f  cpu/decimal_renderer/io_segment_OBUF[6]_inst_i_37/O
                         net (fo=1, routed)           0.154    30.744    cpu/decimal_renderer/io_segment_OBUF[6]_inst_i_37_n_0
    SLICE_X3Y49          LUT5 (Prop_lut5_I4_O)        0.124    30.868 r  cpu/decimal_renderer/io_segment_OBUF[6]_inst_i_35/O
                         net (fo=1, routed)           0.866    31.735    cpu/L_reg/io_segment_OBUF[6]_inst_i_32_0
    SLICE_X4Y49          LUT3 (Prop_lut3_I1_O)        0.124    31.859 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_26/O
                         net (fo=2, routed)           0.605    32.464    cpu/L_reg/io_segment_OBUF[6]_inst_i_26_n_0
    SLICE_X3Y48          LUT4 (Prop_lut4_I3_O)        0.150    32.614 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_10/O
                         net (fo=2, routed)           0.992    33.606    cpu/L_reg/io_segment_OBUF[6]_inst_i_10_n_0
    SLICE_X4Y49          LUT6 (Prop_lut6_I5_O)        0.326    33.932 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_22/O
                         net (fo=1, routed)           0.706    34.638    cpu/L_reg/io_segment_OBUF[6]_inst_i_22_n_0
    SLICE_X5Y49          LUT6 (Prop_lut6_I5_O)        0.124    34.762 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_6/O
                         net (fo=7, routed)           1.194    35.956    cpu/L_reg/io_segment_OBUF[6]_inst_i_6_n_0
    SLICE_X4Y42          LUT6 (Prop_lut6_I1_O)        0.124    36.080 r  cpu/L_reg/io_segment_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.153    39.233    io_segment_OBUF[3]
    R6                   OBUF (Prop_obuf_I_O)         3.579    42.812 r  io_segment_OBUF[3]_inst/O
                         net (fo=0)                   0.000    42.812    io_segment[3]
    R6                                                                r  io_segment[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/L_reg/D_reg_q_reg[5][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_segment[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.618ns  (logic 11.329ns (30.116%)  route 26.289ns (69.884%))
  Logic Levels:           36  (CARRY4=9 LUT2=5 LUT3=3 LUT4=1 LUT5=7 LUT6=10 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1160, routed)        1.555     5.139    cpu/L_reg/CLK
    SLICE_X14Y60         FDRE                                         r  cpu/L_reg/D_reg_q_reg[5][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y60         FDRE (Prop_fdre_C_Q)         0.518     5.657 f  cpu/L_reg/D_reg_q_reg[5][12]/Q
                         net (fo=13, routed)          2.043     7.700    cpu/L_reg/M_reg_count_min[12]
    SLICE_X3Y57          LUT2 (Prop_lut2_I0_O)        0.154     7.854 f  cpu/L_reg/L_2ac22194_remainder0_carry_i_24/O
                         net (fo=4, routed)           0.797     8.651    cpu/L_reg/L_2ac22194_remainder0_carry_i_24_n_0
    SLICE_X3Y54          LUT6 (Prop_lut6_I2_O)        0.327     8.978 f  cpu/L_reg/L_2ac22194_remainder0_carry_i_13/O
                         net (fo=7, routed)           1.059    10.036    cpu/L_reg/L_2ac22194_remainder0_carry_i_13_n_0
    SLICE_X3Y55          LUT5 (Prop_lut5_I2_O)        0.124    10.160 r  cpu/L_reg/L_2ac22194_remainder0_carry_i_22/O
                         net (fo=1, routed)           0.263    10.423    cpu/L_reg/L_2ac22194_remainder0_carry_i_22_n_0
    SLICE_X3Y55          LUT5 (Prop_lut5_I4_O)        0.124    10.547 r  cpu/L_reg/L_2ac22194_remainder0_carry_i_11/O
                         net (fo=7, routed)           0.864    11.411    cpu/L_reg/L_2ac22194_remainder0_carry_i_11_n_0
    SLICE_X2Y54          LUT5 (Prop_lut5_I1_O)        0.124    11.535 r  cpu/L_reg/L_2ac22194_remainder0_carry_i_6/O
                         net (fo=1, routed)           0.000    11.535    cpu/decimal_renderer/i__carry_i_6[1]
    SLICE_X2Y54          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.068 r  cpu/decimal_renderer/L_2ac22194_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.068    cpu/decimal_renderer/L_2ac22194_remainder0_carry_n_0
    SLICE_X2Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.185 r  cpu/decimal_renderer/L_2ac22194_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.185    cpu/decimal_renderer/L_2ac22194_remainder0_carry__0_n_0
    SLICE_X2Y56          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.508 r  cpu/decimal_renderer/L_2ac22194_remainder0_carry__1/O[1]
                         net (fo=4, routed)           0.949    13.457    cpu/L_reg/L_2ac22194_remainder0[9]
    SLICE_X4Y53          LUT5 (Prop_lut5_I1_O)        0.306    13.763 r  cpu/L_reg/i__carry__0_i_18/O
                         net (fo=7, routed)           0.841    14.604    cpu/L_reg/i__carry__0_i_18_n_0
    SLICE_X1Y53          LUT4 (Prop_lut4_I0_O)        0.124    14.728 r  cpu/L_reg/i__carry__0_i_17/O
                         net (fo=4, routed)           0.820    15.548    cpu/L_reg/i__carry__0_i_17_n_0
    SLICE_X0Y53          LUT6 (Prop_lut6_I0_O)        0.124    15.672 f  cpu/L_reg/i__carry_i_14__0/O
                         net (fo=5, routed)           0.851    16.524    cpu/L_reg/i__carry_i_14__0_n_0
    SLICE_X2Y52          LUT3 (Prop_lut3_I1_O)        0.152    16.676 f  cpu/L_reg/i__carry_i_18__0/O
                         net (fo=4, routed)           0.816    17.492    cpu/L_reg/i__carry_i_18__0_n_0
    SLICE_X2Y53          LUT3 (Prop_lut3_I1_O)        0.348    17.840 r  cpu/L_reg/i__carry_i_11__0/O
                         net (fo=3, routed)           1.248    19.088    cpu/L_reg/i__carry_i_11__0_n_0
    SLICE_X3Y48          LUT2 (Prop_lut2_I1_O)        0.124    19.212 r  cpu/L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.523    19.734    cpu/decimal_renderer/i__carry_i_6__0[0]
    SLICE_X3Y50          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.241 r  cpu/decimal_renderer/L_2ac22194_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.241    cpu/decimal_renderer/L_2ac22194_remainder0_inferred__0/i__carry_n_0
    SLICE_X3Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.355 r  cpu/decimal_renderer/L_2ac22194_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.355    cpu/decimal_renderer/L_2ac22194_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X3Y52          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.668 f  cpu/decimal_renderer/L_2ac22194_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.980    21.649    cpu/L_reg/i__carry__0_i_12[3]
    SLICE_X4Y50          LUT5 (Prop_lut5_I1_O)        0.306    21.955 f  cpu/L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.666    22.620    cpu/decimal_renderer/i__carry_i_24
    SLICE_X3Y49          LUT5 (Prop_lut5_I0_O)        0.124    22.744 f  cpu/decimal_renderer/i__carry__0_i_12/O
                         net (fo=7, routed)           1.094    23.838    cpu/decimal_renderer/D_reg_q_reg[5][2]
    SLICE_X3Y47          LUT2 (Prop_lut2_I0_O)        0.149    23.987 f  cpu/decimal_renderer/i__carry_i_22/O
                         net (fo=10, routed)          1.307    25.294    cpu/L_reg/i__carry_i_9_0
    SLICE_X1Y50          LUT6 (Prop_lut6_I3_O)        0.332    25.626 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_28/O
                         net (fo=1, routed)           0.363    25.989    cpu/L_reg/io_segment_OBUF[6]_inst_i_28_n_0
    SLICE_X1Y50          LUT6 (Prop_lut6_I4_O)        0.124    26.113 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_16/O
                         net (fo=2, routed)           0.868    26.981    cpu/L_reg/io_segment_OBUF[6]_inst_i_16_n_0
    SLICE_X0Y48          LUT2 (Prop_lut2_I0_O)        0.124    27.105 f  cpu/L_reg/i__carry_i_12/O
                         net (fo=3, routed)           0.173    27.278    cpu/L_reg/i__carry_i_12_n_0
    SLICE_X0Y48          LUT2 (Prop_lut2_I1_O)        0.124    27.402 r  cpu/L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.774    28.176    cpu/decimal_renderer/io_segment_OBUF[6]_inst_i_36[0]
    SLICE_X2Y48          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    28.696 r  cpu/decimal_renderer/L_2ac22194_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.696    cpu/decimal_renderer/L_2ac22194_remainder0_inferred__1/i__carry_n_0
    SLICE_X2Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.813 r  cpu/decimal_renderer/L_2ac22194_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.001    28.814    cpu/decimal_renderer/L_2ac22194_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X2Y50          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    29.033 r  cpu/decimal_renderer/L_2ac22194_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           1.263    30.295    cpu/decimal_renderer/L_2ac22194_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X3Y49          LUT6 (Prop_lut6_I1_O)        0.295    30.590 r  cpu/decimal_renderer/io_segment_OBUF[6]_inst_i_37/O
                         net (fo=1, routed)           0.154    30.744    cpu/decimal_renderer/io_segment_OBUF[6]_inst_i_37_n_0
    SLICE_X3Y49          LUT5 (Prop_lut5_I4_O)        0.124    30.868 f  cpu/decimal_renderer/io_segment_OBUF[6]_inst_i_35/O
                         net (fo=1, routed)           0.866    31.735    cpu/L_reg/io_segment_OBUF[6]_inst_i_32_0
    SLICE_X4Y49          LUT3 (Prop_lut3_I1_O)        0.124    31.859 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_26/O
                         net (fo=2, routed)           0.838    32.697    cpu/L_reg/io_segment_OBUF[6]_inst_i_26_n_0
    SLICE_X3Y48          LUT6 (Prop_lut6_I5_O)        0.124    32.821 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_32/O
                         net (fo=2, routed)           0.331    33.152    cpu/L_reg/io_segment_OBUF[6]_inst_i_32_n_0
    SLICE_X5Y49          LUT6 (Prop_lut6_I0_O)        0.124    33.276 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_33/O
                         net (fo=1, routed)           0.545    33.821    cpu/L_reg/io_segment_OBUF[6]_inst_i_33_n_0
    SLICE_X5Y50          LUT6 (Prop_lut6_I0_O)        0.124    33.945 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_25/O
                         net (fo=1, routed)           0.713    34.658    cpu/L_reg/io_segment_OBUF[6]_inst_i_25_n_0
    SLICE_X4Y50          LUT6 (Prop_lut6_I5_O)        0.124    34.782 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_7/O
                         net (fo=7, routed)           1.730    36.513    cpu/L_reg/io_segment_OBUF[6]_inst_i_7_n_0
    SLICE_X4Y33          LUT6 (Prop_lut6_I5_O)        0.124    36.637 r  cpu/L_reg/io_segment_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.549    39.186    io_segment_OBUF[5]
    T7                   OBUF (Prop_obuf_I_O)         3.571    42.757 r  io_segment_OBUF[5]_inst/O
                         net (fo=0)                   0.000    42.757    io_segment[5]
    T7                                                                r  io_segment[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/L_reg/D_reg_q_reg[5][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_segment[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.565ns  (logic 11.430ns (30.427%)  route 26.135ns (69.573%))
  Logic Levels:           35  (CARRY4=9 LUT2=5 LUT3=3 LUT4=2 LUT5=7 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1160, routed)        1.555     5.139    cpu/L_reg/CLK
    SLICE_X14Y60         FDRE                                         r  cpu/L_reg/D_reg_q_reg[5][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y60         FDRE (Prop_fdre_C_Q)         0.518     5.657 f  cpu/L_reg/D_reg_q_reg[5][12]/Q
                         net (fo=13, routed)          2.043     7.700    cpu/L_reg/M_reg_count_min[12]
    SLICE_X3Y57          LUT2 (Prop_lut2_I0_O)        0.154     7.854 f  cpu/L_reg/L_2ac22194_remainder0_carry_i_24/O
                         net (fo=4, routed)           0.797     8.651    cpu/L_reg/L_2ac22194_remainder0_carry_i_24_n_0
    SLICE_X3Y54          LUT6 (Prop_lut6_I2_O)        0.327     8.978 f  cpu/L_reg/L_2ac22194_remainder0_carry_i_13/O
                         net (fo=7, routed)           1.059    10.036    cpu/L_reg/L_2ac22194_remainder0_carry_i_13_n_0
    SLICE_X3Y55          LUT5 (Prop_lut5_I2_O)        0.124    10.160 r  cpu/L_reg/L_2ac22194_remainder0_carry_i_22/O
                         net (fo=1, routed)           0.263    10.423    cpu/L_reg/L_2ac22194_remainder0_carry_i_22_n_0
    SLICE_X3Y55          LUT5 (Prop_lut5_I4_O)        0.124    10.547 r  cpu/L_reg/L_2ac22194_remainder0_carry_i_11/O
                         net (fo=7, routed)           0.864    11.411    cpu/L_reg/L_2ac22194_remainder0_carry_i_11_n_0
    SLICE_X2Y54          LUT5 (Prop_lut5_I1_O)        0.124    11.535 r  cpu/L_reg/L_2ac22194_remainder0_carry_i_6/O
                         net (fo=1, routed)           0.000    11.535    cpu/decimal_renderer/i__carry_i_6[1]
    SLICE_X2Y54          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.068 r  cpu/decimal_renderer/L_2ac22194_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.068    cpu/decimal_renderer/L_2ac22194_remainder0_carry_n_0
    SLICE_X2Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.185 r  cpu/decimal_renderer/L_2ac22194_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.185    cpu/decimal_renderer/L_2ac22194_remainder0_carry__0_n_0
    SLICE_X2Y56          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.508 r  cpu/decimal_renderer/L_2ac22194_remainder0_carry__1/O[1]
                         net (fo=4, routed)           0.949    13.457    cpu/L_reg/L_2ac22194_remainder0[9]
    SLICE_X4Y53          LUT5 (Prop_lut5_I1_O)        0.306    13.763 r  cpu/L_reg/i__carry__0_i_18/O
                         net (fo=7, routed)           0.841    14.604    cpu/L_reg/i__carry__0_i_18_n_0
    SLICE_X1Y53          LUT4 (Prop_lut4_I0_O)        0.124    14.728 r  cpu/L_reg/i__carry__0_i_17/O
                         net (fo=4, routed)           0.820    15.548    cpu/L_reg/i__carry__0_i_17_n_0
    SLICE_X0Y53          LUT6 (Prop_lut6_I0_O)        0.124    15.672 f  cpu/L_reg/i__carry_i_14__0/O
                         net (fo=5, routed)           0.851    16.524    cpu/L_reg/i__carry_i_14__0_n_0
    SLICE_X2Y52          LUT3 (Prop_lut3_I1_O)        0.152    16.676 f  cpu/L_reg/i__carry_i_18__0/O
                         net (fo=4, routed)           0.816    17.492    cpu/L_reg/i__carry_i_18__0_n_0
    SLICE_X2Y53          LUT3 (Prop_lut3_I1_O)        0.348    17.840 r  cpu/L_reg/i__carry_i_11__0/O
                         net (fo=3, routed)           1.248    19.088    cpu/L_reg/i__carry_i_11__0_n_0
    SLICE_X3Y48          LUT2 (Prop_lut2_I1_O)        0.124    19.212 r  cpu/L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.523    19.734    cpu/decimal_renderer/i__carry_i_6__0[0]
    SLICE_X3Y50          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.241 r  cpu/decimal_renderer/L_2ac22194_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.241    cpu/decimal_renderer/L_2ac22194_remainder0_inferred__0/i__carry_n_0
    SLICE_X3Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.355 r  cpu/decimal_renderer/L_2ac22194_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.355    cpu/decimal_renderer/L_2ac22194_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X3Y52          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.668 f  cpu/decimal_renderer/L_2ac22194_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.980    21.649    cpu/L_reg/i__carry__0_i_12[3]
    SLICE_X4Y50          LUT5 (Prop_lut5_I1_O)        0.306    21.955 f  cpu/L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.666    22.620    cpu/decimal_renderer/i__carry_i_24
    SLICE_X3Y49          LUT5 (Prop_lut5_I0_O)        0.124    22.744 f  cpu/decimal_renderer/i__carry__0_i_12/O
                         net (fo=7, routed)           1.094    23.838    cpu/decimal_renderer/D_reg_q_reg[5][2]
    SLICE_X3Y47          LUT2 (Prop_lut2_I0_O)        0.149    23.987 f  cpu/decimal_renderer/i__carry_i_22/O
                         net (fo=10, routed)          1.307    25.294    cpu/L_reg/i__carry_i_9_0
    SLICE_X1Y50          LUT6 (Prop_lut6_I3_O)        0.332    25.626 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_28/O
                         net (fo=1, routed)           0.363    25.989    cpu/L_reg/io_segment_OBUF[6]_inst_i_28_n_0
    SLICE_X1Y50          LUT6 (Prop_lut6_I4_O)        0.124    26.113 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_16/O
                         net (fo=2, routed)           0.868    26.981    cpu/L_reg/io_segment_OBUF[6]_inst_i_16_n_0
    SLICE_X0Y48          LUT2 (Prop_lut2_I0_O)        0.124    27.105 f  cpu/L_reg/i__carry_i_12/O
                         net (fo=3, routed)           0.173    27.278    cpu/L_reg/i__carry_i_12_n_0
    SLICE_X0Y48          LUT2 (Prop_lut2_I1_O)        0.124    27.402 r  cpu/L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.774    28.176    cpu/decimal_renderer/io_segment_OBUF[6]_inst_i_36[0]
    SLICE_X2Y48          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    28.696 r  cpu/decimal_renderer/L_2ac22194_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.696    cpu/decimal_renderer/L_2ac22194_remainder0_inferred__1/i__carry_n_0
    SLICE_X2Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.813 r  cpu/decimal_renderer/L_2ac22194_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.001    28.814    cpu/decimal_renderer/L_2ac22194_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X2Y50          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    29.033 f  cpu/decimal_renderer/L_2ac22194_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           1.263    30.295    cpu/decimal_renderer/L_2ac22194_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X3Y49          LUT6 (Prop_lut6_I1_O)        0.295    30.590 f  cpu/decimal_renderer/io_segment_OBUF[6]_inst_i_37/O
                         net (fo=1, routed)           0.154    30.744    cpu/decimal_renderer/io_segment_OBUF[6]_inst_i_37_n_0
    SLICE_X3Y49          LUT5 (Prop_lut5_I4_O)        0.124    30.868 r  cpu/decimal_renderer/io_segment_OBUF[6]_inst_i_35/O
                         net (fo=1, routed)           0.866    31.735    cpu/L_reg/io_segment_OBUF[6]_inst_i_32_0
    SLICE_X4Y49          LUT3 (Prop_lut3_I1_O)        0.124    31.859 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_26/O
                         net (fo=2, routed)           0.605    32.464    cpu/L_reg/io_segment_OBUF[6]_inst_i_26_n_0
    SLICE_X3Y48          LUT4 (Prop_lut4_I3_O)        0.150    32.614 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_10/O
                         net (fo=2, routed)           0.992    33.606    cpu/L_reg/io_segment_OBUF[6]_inst_i_10_n_0
    SLICE_X4Y49          LUT6 (Prop_lut6_I5_O)        0.326    33.932 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_22/O
                         net (fo=1, routed)           0.706    34.638    cpu/L_reg/io_segment_OBUF[6]_inst_i_22_n_0
    SLICE_X5Y49          LUT6 (Prop_lut6_I5_O)        0.124    34.762 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_6/O
                         net (fo=7, routed)           1.193    35.955    cpu/L_reg/io_segment_OBUF[6]_inst_i_6_n_0
    SLICE_X4Y42          LUT6 (Prop_lut6_I3_O)        0.124    36.079 r  cpu/L_reg/io_segment_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.057    39.136    io_segment_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.568    42.704 r  io_segment_OBUF[2]_inst/O
                         net (fo=0)                   0.000    42.704    io_segment[2]
    T9                                                                r  io_segment[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/L_reg/D_reg_q_reg[5][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_segment[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.518ns  (logic 11.322ns (30.178%)  route 26.196ns (69.822%))
  Logic Levels:           36  (CARRY4=9 LUT2=5 LUT3=3 LUT4=1 LUT5=7 LUT6=10 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1160, routed)        1.555     5.139    cpu/L_reg/CLK
    SLICE_X14Y60         FDRE                                         r  cpu/L_reg/D_reg_q_reg[5][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y60         FDRE (Prop_fdre_C_Q)         0.518     5.657 f  cpu/L_reg/D_reg_q_reg[5][12]/Q
                         net (fo=13, routed)          2.043     7.700    cpu/L_reg/M_reg_count_min[12]
    SLICE_X3Y57          LUT2 (Prop_lut2_I0_O)        0.154     7.854 f  cpu/L_reg/L_2ac22194_remainder0_carry_i_24/O
                         net (fo=4, routed)           0.797     8.651    cpu/L_reg/L_2ac22194_remainder0_carry_i_24_n_0
    SLICE_X3Y54          LUT6 (Prop_lut6_I2_O)        0.327     8.978 f  cpu/L_reg/L_2ac22194_remainder0_carry_i_13/O
                         net (fo=7, routed)           1.059    10.036    cpu/L_reg/L_2ac22194_remainder0_carry_i_13_n_0
    SLICE_X3Y55          LUT5 (Prop_lut5_I2_O)        0.124    10.160 r  cpu/L_reg/L_2ac22194_remainder0_carry_i_22/O
                         net (fo=1, routed)           0.263    10.423    cpu/L_reg/L_2ac22194_remainder0_carry_i_22_n_0
    SLICE_X3Y55          LUT5 (Prop_lut5_I4_O)        0.124    10.547 r  cpu/L_reg/L_2ac22194_remainder0_carry_i_11/O
                         net (fo=7, routed)           0.864    11.411    cpu/L_reg/L_2ac22194_remainder0_carry_i_11_n_0
    SLICE_X2Y54          LUT5 (Prop_lut5_I1_O)        0.124    11.535 r  cpu/L_reg/L_2ac22194_remainder0_carry_i_6/O
                         net (fo=1, routed)           0.000    11.535    cpu/decimal_renderer/i__carry_i_6[1]
    SLICE_X2Y54          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.068 r  cpu/decimal_renderer/L_2ac22194_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.068    cpu/decimal_renderer/L_2ac22194_remainder0_carry_n_0
    SLICE_X2Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.185 r  cpu/decimal_renderer/L_2ac22194_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.185    cpu/decimal_renderer/L_2ac22194_remainder0_carry__0_n_0
    SLICE_X2Y56          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.508 r  cpu/decimal_renderer/L_2ac22194_remainder0_carry__1/O[1]
                         net (fo=4, routed)           0.949    13.457    cpu/L_reg/L_2ac22194_remainder0[9]
    SLICE_X4Y53          LUT5 (Prop_lut5_I1_O)        0.306    13.763 r  cpu/L_reg/i__carry__0_i_18/O
                         net (fo=7, routed)           0.841    14.604    cpu/L_reg/i__carry__0_i_18_n_0
    SLICE_X1Y53          LUT4 (Prop_lut4_I0_O)        0.124    14.728 r  cpu/L_reg/i__carry__0_i_17/O
                         net (fo=4, routed)           0.820    15.548    cpu/L_reg/i__carry__0_i_17_n_0
    SLICE_X0Y53          LUT6 (Prop_lut6_I0_O)        0.124    15.672 f  cpu/L_reg/i__carry_i_14__0/O
                         net (fo=5, routed)           0.851    16.524    cpu/L_reg/i__carry_i_14__0_n_0
    SLICE_X2Y52          LUT3 (Prop_lut3_I1_O)        0.152    16.676 f  cpu/L_reg/i__carry_i_18__0/O
                         net (fo=4, routed)           0.816    17.492    cpu/L_reg/i__carry_i_18__0_n_0
    SLICE_X2Y53          LUT3 (Prop_lut3_I1_O)        0.348    17.840 r  cpu/L_reg/i__carry_i_11__0/O
                         net (fo=3, routed)           1.248    19.088    cpu/L_reg/i__carry_i_11__0_n_0
    SLICE_X3Y48          LUT2 (Prop_lut2_I1_O)        0.124    19.212 r  cpu/L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.523    19.734    cpu/decimal_renderer/i__carry_i_6__0[0]
    SLICE_X3Y50          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.241 r  cpu/decimal_renderer/L_2ac22194_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.241    cpu/decimal_renderer/L_2ac22194_remainder0_inferred__0/i__carry_n_0
    SLICE_X3Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.355 r  cpu/decimal_renderer/L_2ac22194_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.355    cpu/decimal_renderer/L_2ac22194_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X3Y52          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.668 f  cpu/decimal_renderer/L_2ac22194_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.980    21.649    cpu/L_reg/i__carry__0_i_12[3]
    SLICE_X4Y50          LUT5 (Prop_lut5_I1_O)        0.306    21.955 f  cpu/L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.666    22.620    cpu/decimal_renderer/i__carry_i_24
    SLICE_X3Y49          LUT5 (Prop_lut5_I0_O)        0.124    22.744 f  cpu/decimal_renderer/i__carry__0_i_12/O
                         net (fo=7, routed)           1.094    23.838    cpu/decimal_renderer/D_reg_q_reg[5][2]
    SLICE_X3Y47          LUT2 (Prop_lut2_I0_O)        0.149    23.987 f  cpu/decimal_renderer/i__carry_i_22/O
                         net (fo=10, routed)          1.307    25.294    cpu/L_reg/i__carry_i_9_0
    SLICE_X1Y50          LUT6 (Prop_lut6_I3_O)        0.332    25.626 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_28/O
                         net (fo=1, routed)           0.363    25.989    cpu/L_reg/io_segment_OBUF[6]_inst_i_28_n_0
    SLICE_X1Y50          LUT6 (Prop_lut6_I4_O)        0.124    26.113 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_16/O
                         net (fo=2, routed)           0.868    26.981    cpu/L_reg/io_segment_OBUF[6]_inst_i_16_n_0
    SLICE_X0Y48          LUT2 (Prop_lut2_I0_O)        0.124    27.105 f  cpu/L_reg/i__carry_i_12/O
                         net (fo=3, routed)           0.173    27.278    cpu/L_reg/i__carry_i_12_n_0
    SLICE_X0Y48          LUT2 (Prop_lut2_I1_O)        0.124    27.402 r  cpu/L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.774    28.176    cpu/decimal_renderer/io_segment_OBUF[6]_inst_i_36[0]
    SLICE_X2Y48          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    28.696 r  cpu/decimal_renderer/L_2ac22194_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.696    cpu/decimal_renderer/L_2ac22194_remainder0_inferred__1/i__carry_n_0
    SLICE_X2Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.813 r  cpu/decimal_renderer/L_2ac22194_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.001    28.814    cpu/decimal_renderer/L_2ac22194_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X2Y50          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    29.033 f  cpu/decimal_renderer/L_2ac22194_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           1.263    30.295    cpu/decimal_renderer/L_2ac22194_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X3Y49          LUT6 (Prop_lut6_I1_O)        0.295    30.590 f  cpu/decimal_renderer/io_segment_OBUF[6]_inst_i_37/O
                         net (fo=1, routed)           0.154    30.744    cpu/decimal_renderer/io_segment_OBUF[6]_inst_i_37_n_0
    SLICE_X3Y49          LUT5 (Prop_lut5_I4_O)        0.124    30.868 r  cpu/decimal_renderer/io_segment_OBUF[6]_inst_i_35/O
                         net (fo=1, routed)           0.866    31.735    cpu/L_reg/io_segment_OBUF[6]_inst_i_32_0
    SLICE_X4Y49          LUT3 (Prop_lut3_I1_O)        0.124    31.859 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_26/O
                         net (fo=2, routed)           0.838    32.697    cpu/L_reg/io_segment_OBUF[6]_inst_i_26_n_0
    SLICE_X3Y48          LUT6 (Prop_lut6_I5_O)        0.124    32.821 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_32/O
                         net (fo=2, routed)           0.331    33.152    cpu/L_reg/io_segment_OBUF[6]_inst_i_32_n_0
    SLICE_X5Y49          LUT6 (Prop_lut6_I0_O)        0.124    33.276 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_33/O
                         net (fo=1, routed)           0.545    33.821    cpu/L_reg/io_segment_OBUF[6]_inst_i_33_n_0
    SLICE_X5Y50          LUT6 (Prop_lut6_I0_O)        0.124    33.945 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_25/O
                         net (fo=1, routed)           0.713    34.658    cpu/L_reg/io_segment_OBUF[6]_inst_i_25_n_0
    SLICE_X4Y50          LUT6 (Prop_lut6_I5_O)        0.124    34.782 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_7/O
                         net (fo=7, routed)           1.077    35.859    cpu/L_reg/io_segment_OBUF[6]_inst_i_7_n_0
    SLICE_X4Y42          LUT6 (Prop_lut6_I4_O)        0.124    35.983 r  cpu/L_reg/io_segment_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.109    39.093    io_segment_OBUF[1]
    R5                   OBUF (Prop_obuf_I_O)         3.564    42.657 r  io_segment_OBUF[1]_inst/O
                         net (fo=0)                   0.000    42.657    io_segment[1]
    R5                                                                r  io_segment[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/L_reg/D_reg_q_reg[5][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_segment[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.263ns  (logic 11.327ns (30.397%)  route 25.936ns (69.603%))
  Logic Levels:           36  (CARRY4=9 LUT2=5 LUT3=3 LUT4=1 LUT5=7 LUT6=10 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1160, routed)        1.555     5.139    cpu/L_reg/CLK
    SLICE_X14Y60         FDRE                                         r  cpu/L_reg/D_reg_q_reg[5][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y60         FDRE (Prop_fdre_C_Q)         0.518     5.657 f  cpu/L_reg/D_reg_q_reg[5][12]/Q
                         net (fo=13, routed)          2.043     7.700    cpu/L_reg/M_reg_count_min[12]
    SLICE_X3Y57          LUT2 (Prop_lut2_I0_O)        0.154     7.854 f  cpu/L_reg/L_2ac22194_remainder0_carry_i_24/O
                         net (fo=4, routed)           0.797     8.651    cpu/L_reg/L_2ac22194_remainder0_carry_i_24_n_0
    SLICE_X3Y54          LUT6 (Prop_lut6_I2_O)        0.327     8.978 f  cpu/L_reg/L_2ac22194_remainder0_carry_i_13/O
                         net (fo=7, routed)           1.059    10.036    cpu/L_reg/L_2ac22194_remainder0_carry_i_13_n_0
    SLICE_X3Y55          LUT5 (Prop_lut5_I2_O)        0.124    10.160 r  cpu/L_reg/L_2ac22194_remainder0_carry_i_22/O
                         net (fo=1, routed)           0.263    10.423    cpu/L_reg/L_2ac22194_remainder0_carry_i_22_n_0
    SLICE_X3Y55          LUT5 (Prop_lut5_I4_O)        0.124    10.547 r  cpu/L_reg/L_2ac22194_remainder0_carry_i_11/O
                         net (fo=7, routed)           0.864    11.411    cpu/L_reg/L_2ac22194_remainder0_carry_i_11_n_0
    SLICE_X2Y54          LUT5 (Prop_lut5_I1_O)        0.124    11.535 r  cpu/L_reg/L_2ac22194_remainder0_carry_i_6/O
                         net (fo=1, routed)           0.000    11.535    cpu/decimal_renderer/i__carry_i_6[1]
    SLICE_X2Y54          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.068 r  cpu/decimal_renderer/L_2ac22194_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.068    cpu/decimal_renderer/L_2ac22194_remainder0_carry_n_0
    SLICE_X2Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.185 r  cpu/decimal_renderer/L_2ac22194_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.185    cpu/decimal_renderer/L_2ac22194_remainder0_carry__0_n_0
    SLICE_X2Y56          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.508 r  cpu/decimal_renderer/L_2ac22194_remainder0_carry__1/O[1]
                         net (fo=4, routed)           0.949    13.457    cpu/L_reg/L_2ac22194_remainder0[9]
    SLICE_X4Y53          LUT5 (Prop_lut5_I1_O)        0.306    13.763 r  cpu/L_reg/i__carry__0_i_18/O
                         net (fo=7, routed)           0.841    14.604    cpu/L_reg/i__carry__0_i_18_n_0
    SLICE_X1Y53          LUT4 (Prop_lut4_I0_O)        0.124    14.728 r  cpu/L_reg/i__carry__0_i_17/O
                         net (fo=4, routed)           0.820    15.548    cpu/L_reg/i__carry__0_i_17_n_0
    SLICE_X0Y53          LUT6 (Prop_lut6_I0_O)        0.124    15.672 f  cpu/L_reg/i__carry_i_14__0/O
                         net (fo=5, routed)           0.851    16.524    cpu/L_reg/i__carry_i_14__0_n_0
    SLICE_X2Y52          LUT3 (Prop_lut3_I1_O)        0.152    16.676 f  cpu/L_reg/i__carry_i_18__0/O
                         net (fo=4, routed)           0.816    17.492    cpu/L_reg/i__carry_i_18__0_n_0
    SLICE_X2Y53          LUT3 (Prop_lut3_I1_O)        0.348    17.840 r  cpu/L_reg/i__carry_i_11__0/O
                         net (fo=3, routed)           1.248    19.088    cpu/L_reg/i__carry_i_11__0_n_0
    SLICE_X3Y48          LUT2 (Prop_lut2_I1_O)        0.124    19.212 r  cpu/L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.523    19.734    cpu/decimal_renderer/i__carry_i_6__0[0]
    SLICE_X3Y50          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.241 r  cpu/decimal_renderer/L_2ac22194_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.241    cpu/decimal_renderer/L_2ac22194_remainder0_inferred__0/i__carry_n_0
    SLICE_X3Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.355 r  cpu/decimal_renderer/L_2ac22194_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.355    cpu/decimal_renderer/L_2ac22194_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X3Y52          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.668 f  cpu/decimal_renderer/L_2ac22194_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.980    21.649    cpu/L_reg/i__carry__0_i_12[3]
    SLICE_X4Y50          LUT5 (Prop_lut5_I1_O)        0.306    21.955 f  cpu/L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.666    22.620    cpu/decimal_renderer/i__carry_i_24
    SLICE_X3Y49          LUT5 (Prop_lut5_I0_O)        0.124    22.744 f  cpu/decimal_renderer/i__carry__0_i_12/O
                         net (fo=7, routed)           1.094    23.838    cpu/decimal_renderer/D_reg_q_reg[5][2]
    SLICE_X3Y47          LUT2 (Prop_lut2_I0_O)        0.149    23.987 f  cpu/decimal_renderer/i__carry_i_22/O
                         net (fo=10, routed)          1.307    25.294    cpu/L_reg/i__carry_i_9_0
    SLICE_X1Y50          LUT6 (Prop_lut6_I3_O)        0.332    25.626 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_28/O
                         net (fo=1, routed)           0.363    25.989    cpu/L_reg/io_segment_OBUF[6]_inst_i_28_n_0
    SLICE_X1Y50          LUT6 (Prop_lut6_I4_O)        0.124    26.113 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_16/O
                         net (fo=2, routed)           0.868    26.981    cpu/L_reg/io_segment_OBUF[6]_inst_i_16_n_0
    SLICE_X0Y48          LUT2 (Prop_lut2_I0_O)        0.124    27.105 f  cpu/L_reg/i__carry_i_12/O
                         net (fo=3, routed)           0.173    27.278    cpu/L_reg/i__carry_i_12_n_0
    SLICE_X0Y48          LUT2 (Prop_lut2_I1_O)        0.124    27.402 r  cpu/L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.774    28.176    cpu/decimal_renderer/io_segment_OBUF[6]_inst_i_36[0]
    SLICE_X2Y48          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    28.696 r  cpu/decimal_renderer/L_2ac22194_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.696    cpu/decimal_renderer/L_2ac22194_remainder0_inferred__1/i__carry_n_0
    SLICE_X2Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.813 r  cpu/decimal_renderer/L_2ac22194_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.001    28.814    cpu/decimal_renderer/L_2ac22194_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X2Y50          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    29.033 f  cpu/decimal_renderer/L_2ac22194_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           1.263    30.295    cpu/decimal_renderer/L_2ac22194_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X3Y49          LUT6 (Prop_lut6_I1_O)        0.295    30.590 f  cpu/decimal_renderer/io_segment_OBUF[6]_inst_i_37/O
                         net (fo=1, routed)           0.154    30.744    cpu/decimal_renderer/io_segment_OBUF[6]_inst_i_37_n_0
    SLICE_X3Y49          LUT5 (Prop_lut5_I4_O)        0.124    30.868 r  cpu/decimal_renderer/io_segment_OBUF[6]_inst_i_35/O
                         net (fo=1, routed)           0.866    31.735    cpu/L_reg/io_segment_OBUF[6]_inst_i_32_0
    SLICE_X4Y49          LUT3 (Prop_lut3_I1_O)        0.124    31.859 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_26/O
                         net (fo=2, routed)           0.838    32.697    cpu/L_reg/io_segment_OBUF[6]_inst_i_26_n_0
    SLICE_X3Y48          LUT6 (Prop_lut6_I5_O)        0.124    32.821 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_32/O
                         net (fo=2, routed)           0.331    33.152    cpu/L_reg/io_segment_OBUF[6]_inst_i_32_n_0
    SLICE_X5Y49          LUT6 (Prop_lut6_I0_O)        0.124    33.276 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_33/O
                         net (fo=1, routed)           0.545    33.821    cpu/L_reg/io_segment_OBUF[6]_inst_i_33_n_0
    SLICE_X5Y50          LUT6 (Prop_lut6_I0_O)        0.124    33.945 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_25/O
                         net (fo=1, routed)           0.713    34.658    cpu/L_reg/io_segment_OBUF[6]_inst_i_25_n_0
    SLICE_X4Y50          LUT6 (Prop_lut6_I5_O)        0.124    34.782 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_7/O
                         net (fo=7, routed)           1.373    36.155    cpu/L_reg/io_segment_OBUF[6]_inst_i_7_n_0
    SLICE_X4Y33          LUT6 (Prop_lut6_I5_O)        0.124    36.279 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.554    38.833    io_segment_OBUF[6]
    T8                   OBUF (Prop_obuf_I_O)         3.569    42.402 r  io_segment_OBUF[6]_inst/O
                         net (fo=0)                   0.000    42.402    io_segment[6]
    T8                                                                r  io_segment[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/L_reg/D_reg_q_reg[5][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_segment[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.220ns  (logic 11.326ns (30.429%)  route 25.894ns (69.571%))
  Logic Levels:           36  (CARRY4=9 LUT2=5 LUT3=3 LUT4=1 LUT5=7 LUT6=10 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1160, routed)        1.555     5.139    cpu/L_reg/CLK
    SLICE_X14Y60         FDRE                                         r  cpu/L_reg/D_reg_q_reg[5][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y60         FDRE (Prop_fdre_C_Q)         0.518     5.657 f  cpu/L_reg/D_reg_q_reg[5][12]/Q
                         net (fo=13, routed)          2.043     7.700    cpu/L_reg/M_reg_count_min[12]
    SLICE_X3Y57          LUT2 (Prop_lut2_I0_O)        0.154     7.854 f  cpu/L_reg/L_2ac22194_remainder0_carry_i_24/O
                         net (fo=4, routed)           0.797     8.651    cpu/L_reg/L_2ac22194_remainder0_carry_i_24_n_0
    SLICE_X3Y54          LUT6 (Prop_lut6_I2_O)        0.327     8.978 f  cpu/L_reg/L_2ac22194_remainder0_carry_i_13/O
                         net (fo=7, routed)           1.059    10.036    cpu/L_reg/L_2ac22194_remainder0_carry_i_13_n_0
    SLICE_X3Y55          LUT5 (Prop_lut5_I2_O)        0.124    10.160 r  cpu/L_reg/L_2ac22194_remainder0_carry_i_22/O
                         net (fo=1, routed)           0.263    10.423    cpu/L_reg/L_2ac22194_remainder0_carry_i_22_n_0
    SLICE_X3Y55          LUT5 (Prop_lut5_I4_O)        0.124    10.547 r  cpu/L_reg/L_2ac22194_remainder0_carry_i_11/O
                         net (fo=7, routed)           0.864    11.411    cpu/L_reg/L_2ac22194_remainder0_carry_i_11_n_0
    SLICE_X2Y54          LUT5 (Prop_lut5_I1_O)        0.124    11.535 r  cpu/L_reg/L_2ac22194_remainder0_carry_i_6/O
                         net (fo=1, routed)           0.000    11.535    cpu/decimal_renderer/i__carry_i_6[1]
    SLICE_X2Y54          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.068 r  cpu/decimal_renderer/L_2ac22194_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.068    cpu/decimal_renderer/L_2ac22194_remainder0_carry_n_0
    SLICE_X2Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.185 r  cpu/decimal_renderer/L_2ac22194_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.185    cpu/decimal_renderer/L_2ac22194_remainder0_carry__0_n_0
    SLICE_X2Y56          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.508 r  cpu/decimal_renderer/L_2ac22194_remainder0_carry__1/O[1]
                         net (fo=4, routed)           0.949    13.457    cpu/L_reg/L_2ac22194_remainder0[9]
    SLICE_X4Y53          LUT5 (Prop_lut5_I1_O)        0.306    13.763 r  cpu/L_reg/i__carry__0_i_18/O
                         net (fo=7, routed)           0.841    14.604    cpu/L_reg/i__carry__0_i_18_n_0
    SLICE_X1Y53          LUT4 (Prop_lut4_I0_O)        0.124    14.728 r  cpu/L_reg/i__carry__0_i_17/O
                         net (fo=4, routed)           0.820    15.548    cpu/L_reg/i__carry__0_i_17_n_0
    SLICE_X0Y53          LUT6 (Prop_lut6_I0_O)        0.124    15.672 f  cpu/L_reg/i__carry_i_14__0/O
                         net (fo=5, routed)           0.851    16.524    cpu/L_reg/i__carry_i_14__0_n_0
    SLICE_X2Y52          LUT3 (Prop_lut3_I1_O)        0.152    16.676 f  cpu/L_reg/i__carry_i_18__0/O
                         net (fo=4, routed)           0.816    17.492    cpu/L_reg/i__carry_i_18__0_n_0
    SLICE_X2Y53          LUT3 (Prop_lut3_I1_O)        0.348    17.840 r  cpu/L_reg/i__carry_i_11__0/O
                         net (fo=3, routed)           1.248    19.088    cpu/L_reg/i__carry_i_11__0_n_0
    SLICE_X3Y48          LUT2 (Prop_lut2_I1_O)        0.124    19.212 r  cpu/L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.523    19.734    cpu/decimal_renderer/i__carry_i_6__0[0]
    SLICE_X3Y50          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.241 r  cpu/decimal_renderer/L_2ac22194_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.241    cpu/decimal_renderer/L_2ac22194_remainder0_inferred__0/i__carry_n_0
    SLICE_X3Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.355 r  cpu/decimal_renderer/L_2ac22194_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.355    cpu/decimal_renderer/L_2ac22194_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X3Y52          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.668 f  cpu/decimal_renderer/L_2ac22194_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.980    21.649    cpu/L_reg/i__carry__0_i_12[3]
    SLICE_X4Y50          LUT5 (Prop_lut5_I1_O)        0.306    21.955 f  cpu/L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.666    22.620    cpu/decimal_renderer/i__carry_i_24
    SLICE_X3Y49          LUT5 (Prop_lut5_I0_O)        0.124    22.744 f  cpu/decimal_renderer/i__carry__0_i_12/O
                         net (fo=7, routed)           1.094    23.838    cpu/decimal_renderer/D_reg_q_reg[5][2]
    SLICE_X3Y47          LUT2 (Prop_lut2_I0_O)        0.149    23.987 f  cpu/decimal_renderer/i__carry_i_22/O
                         net (fo=10, routed)          1.307    25.294    cpu/L_reg/i__carry_i_9_0
    SLICE_X1Y50          LUT6 (Prop_lut6_I3_O)        0.332    25.626 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_28/O
                         net (fo=1, routed)           0.363    25.989    cpu/L_reg/io_segment_OBUF[6]_inst_i_28_n_0
    SLICE_X1Y50          LUT6 (Prop_lut6_I4_O)        0.124    26.113 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_16/O
                         net (fo=2, routed)           0.868    26.981    cpu/L_reg/io_segment_OBUF[6]_inst_i_16_n_0
    SLICE_X0Y48          LUT2 (Prop_lut2_I0_O)        0.124    27.105 f  cpu/L_reg/i__carry_i_12/O
                         net (fo=3, routed)           0.173    27.278    cpu/L_reg/i__carry_i_12_n_0
    SLICE_X0Y48          LUT2 (Prop_lut2_I1_O)        0.124    27.402 r  cpu/L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.774    28.176    cpu/decimal_renderer/io_segment_OBUF[6]_inst_i_36[0]
    SLICE_X2Y48          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    28.696 r  cpu/decimal_renderer/L_2ac22194_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.696    cpu/decimal_renderer/L_2ac22194_remainder0_inferred__1/i__carry_n_0
    SLICE_X2Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.813 r  cpu/decimal_renderer/L_2ac22194_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.001    28.814    cpu/decimal_renderer/L_2ac22194_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X2Y50          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    29.033 f  cpu/decimal_renderer/L_2ac22194_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           1.263    30.295    cpu/decimal_renderer/L_2ac22194_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X3Y49          LUT6 (Prop_lut6_I1_O)        0.295    30.590 f  cpu/decimal_renderer/io_segment_OBUF[6]_inst_i_37/O
                         net (fo=1, routed)           0.154    30.744    cpu/decimal_renderer/io_segment_OBUF[6]_inst_i_37_n_0
    SLICE_X3Y49          LUT5 (Prop_lut5_I4_O)        0.124    30.868 r  cpu/decimal_renderer/io_segment_OBUF[6]_inst_i_35/O
                         net (fo=1, routed)           0.866    31.735    cpu/L_reg/io_segment_OBUF[6]_inst_i_32_0
    SLICE_X4Y49          LUT3 (Prop_lut3_I1_O)        0.124    31.859 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_26/O
                         net (fo=2, routed)           0.838    32.697    cpu/L_reg/io_segment_OBUF[6]_inst_i_26_n_0
    SLICE_X3Y48          LUT6 (Prop_lut6_I5_O)        0.124    32.821 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_32/O
                         net (fo=2, routed)           0.331    33.152    cpu/L_reg/io_segment_OBUF[6]_inst_i_32_n_0
    SLICE_X5Y49          LUT6 (Prop_lut6_I0_O)        0.124    33.276 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_33/O
                         net (fo=1, routed)           0.545    33.821    cpu/L_reg/io_segment_OBUF[6]_inst_i_33_n_0
    SLICE_X5Y50          LUT6 (Prop_lut6_I0_O)        0.124    33.945 f  cpu/L_reg/io_segment_OBUF[6]_inst_i_25/O
                         net (fo=1, routed)           0.713    34.658    cpu/L_reg/io_segment_OBUF[6]_inst_i_25_n_0
    SLICE_X4Y50          LUT6 (Prop_lut6_I5_O)        0.124    34.782 r  cpu/L_reg/io_segment_OBUF[6]_inst_i_7/O
                         net (fo=7, routed)           1.023    35.806    cpu/L_reg/io_segment_OBUF[6]_inst_i_7_n_0
    SLICE_X4Y42          LUT6 (Prop_lut6_I4_O)        0.124    35.930 r  cpu/L_reg/io_segment_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.862    38.791    io_segment_OBUF[0]
    T5                   OBUF (Prop_obuf_I_O)         3.568    42.359 r  io_segment_OBUF[0]_inst/O
                         net (fo=0)                   0.000    42.359    io_segment[0]
    T5                                                                r  io_segment[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/FSM_sequential_D_state_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg_selector[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.874ns  (logic 4.570ns (46.284%)  route 5.304ns (53.716%))
  Logic Levels:           3  (LUT3=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1160, routed)        1.624     5.208    cpu/CLK
    SLICE_X6Y51          FDRE                                         r  cpu/FSM_sequential_D_state_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y51          FDRE (Prop_fdre_C_Q)         0.518     5.726 f  cpu/FSM_sequential_D_state_q_reg[2]/Q
                         net (fo=27, routed)          1.185     6.911    cpu/D_state_q[2]
    SLICE_X4Y47          LUT3 (Prop_lut3_I2_O)        0.124     7.035 r  cpu/io_segment_OBUF[6]_inst_i_3/O
                         net (fo=11, routed)          1.198     8.233    cpu/word_seg/ctr/seg_selector[3]
    SLICE_X4Y43          LUT5 (Prop_lut5_I2_O)        0.150     8.383 r  cpu/word_seg/ctr/seg_selector_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.921    11.304    seg_selector_OBUF[1]
    R8                   OBUF (Prop_obuf_I_O)         3.778    15.082 r  seg_selector_OBUF[1]_inst/O
                         net (fo=0)                   0.000    15.082    seg_selector[1]
    R8                                                                r  seg_selector[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/FSM_sequential_D_state_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg_selector[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.827ns  (logic 4.568ns (46.479%)  route 5.260ns (53.521%))
  Logic Levels:           3  (LUT3=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1160, routed)        1.624     5.208    cpu/CLK
    SLICE_X6Y51          FDRE                                         r  cpu/FSM_sequential_D_state_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y51          FDRE (Prop_fdre_C_Q)         0.518     5.726 f  cpu/FSM_sequential_D_state_q_reg[2]/Q
                         net (fo=27, routed)          1.185     6.911    cpu/D_state_q[2]
    SLICE_X4Y47          LUT3 (Prop_lut3_I2_O)        0.124     7.035 r  cpu/io_segment_OBUF[6]_inst_i_3/O
                         net (fo=11, routed)          1.190     8.225    cpu/word_seg/ctr/seg_selector[3]
    SLICE_X4Y43          LUT5 (Prop_lut5_I4_O)        0.152     8.377 r  cpu/word_seg/ctr/seg_selector_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.885    11.262    seg_selector_OBUF[3]
    P9                   OBUF (Prop_obuf_I_O)         3.774    15.035 r  seg_selector_OBUF[3]_inst/O
                         net (fo=0)                   0.000    15.035    seg_selector[3]
    P9                                                                r  seg_selector[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/FSM_sequential_D_state_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg_selector[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.445ns  (logic 4.332ns (45.867%)  route 5.113ns (54.133%))
  Logic Levels:           3  (LUT3=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1160, routed)        1.624     5.208    cpu/CLK
    SLICE_X6Y51          FDRE                                         r  cpu/FSM_sequential_D_state_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y51          FDRE (Prop_fdre_C_Q)         0.518     5.726 f  cpu/FSM_sequential_D_state_q_reg[2]/Q
                         net (fo=27, routed)          1.185     6.911    cpu/D_state_q[2]
    SLICE_X4Y47          LUT3 (Prop_lut3_I2_O)        0.124     7.035 r  cpu/io_segment_OBUF[6]_inst_i_3/O
                         net (fo=11, routed)          1.190     8.225    cpu/word_seg/ctr/seg_selector[3]
    SLICE_X4Y43          LUT5 (Prop_lut5_I2_O)        0.124     8.349 r  cpu/word_seg/ctr/seg_selector_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.737    11.087    seg_selector_OBUF[2]
    N9                   OBUF (Prop_obuf_I_O)         3.566    14.653 r  seg_selector_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.653    seg_selector[2]
    N9                                                                r  seg_selector[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cpu/L_reg/D_reg_q_reg[4][2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led_grid[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.048ns  (logic 1.417ns (69.181%)  route 0.631ns (30.819%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1160, routed)        0.594     1.538    cpu/L_reg/CLK
    SLICE_X0Y51          FDRE                                         r  cpu/L_reg/D_reg_q_reg[4][2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y51          FDRE (Prop_fdre_C_Q)         0.141     1.679 r  cpu/L_reg/D_reg_q_reg[4][2]_lopt_replica/Q
                         net (fo=1, routed)           0.631     2.310    lopt_9
    P13                  OBUF (Prop_obuf_I_O)         1.276     3.586 r  led_grid_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.586    led_grid[2]
    P13                                                               r  led_grid[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/L_reg/D_reg_q_reg[4][6]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led_grid[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.098ns  (logic 1.413ns (67.347%)  route 0.685ns (32.653%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1160, routed)        0.593     1.537    cpu/L_reg/CLK
    SLICE_X0Y54          FDRE                                         r  cpu/L_reg/D_reg_q_reg[4][6]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y54          FDRE (Prop_fdre_C_Q)         0.141     1.678 r  cpu/L_reg/D_reg_q_reg[4][6]_lopt_replica/Q
                         net (fo=1, routed)           0.685     2.363    lopt_13
    N13                  OBUF (Prop_obuf_I_O)         1.272     3.634 r  led_grid_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.634    led_grid[6]
    N13                                                               r  led_grid[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/L_reg/D_reg_q_reg[4][7]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led_grid[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.232ns  (logic 1.430ns (64.076%)  route 0.802ns (35.924%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1160, routed)        0.593     1.537    cpu/L_reg/CLK
    SLICE_X1Y54          FDRE                                         r  cpu/L_reg/D_reg_q_reg[4][7]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y54          FDRE (Prop_fdre_C_Q)         0.141     1.678 r  cpu/L_reg/D_reg_q_reg[4][7]_lopt_replica/Q
                         net (fo=1, routed)           0.802     2.480    lopt_14
    P10                  OBUF (Prop_obuf_I_O)         1.289     3.769 r  led_grid_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.769    led_grid[7]
    P10                                                               r  led_grid[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/L_reg/D_reg_q_reg[4][11]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led_grid[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.285ns  (logic 1.397ns (61.113%)  route 0.889ns (38.887%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1160, routed)        0.565     1.509    cpu/L_reg/CLK
    SLICE_X13Y51         FDRE                                         r  cpu/L_reg/D_reg_q_reg[4][11]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y51         FDRE (Prop_fdre_C_Q)         0.141     1.650 r  cpu/L_reg/D_reg_q_reg[4][11]_lopt_replica/Q
                         net (fo=1, routed)           0.889     2.538    lopt_3
    T13                  OBUF (Prop_obuf_I_O)         1.256     3.794 r  led_grid_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.794    led_grid[11]
    T13                                                               r  led_grid[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/L_reg/D_reg_q_reg[4][10]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led_grid[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.312ns  (logic 1.410ns (60.977%)  route 0.902ns (39.023%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1160, routed)        0.593     1.537    cpu/L_reg/CLK
    SLICE_X0Y54          FDRE                                         r  cpu/L_reg/D_reg_q_reg[4][10]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y54          FDRE (Prop_fdre_C_Q)         0.141     1.678 r  cpu/L_reg/D_reg_q_reg[4][10]_lopt_replica/Q
                         net (fo=1, routed)           0.902     2.580    lopt_2
    R11                  OBUF (Prop_obuf_I_O)         1.269     3.849 r  led_grid_OBUF[10]_inst/O
                         net (fo=0)                   0.000     3.849    led_grid[10]
    R11                                                               r  led_grid[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/L_reg/D_reg_q_reg[4][3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led_grid[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.316ns  (logic 1.425ns (61.543%)  route 0.891ns (38.457%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1160, routed)        0.593     1.537    cpu/L_reg/CLK
    SLICE_X1Y56          FDRE                                         r  cpu/L_reg/D_reg_q_reg[4][3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y56          FDRE (Prop_fdre_C_Q)         0.141     1.678 r  cpu/L_reg/D_reg_q_reg[4][3]_lopt_replica/Q
                         net (fo=1, routed)           0.891     2.568    lopt_10
    P11                  OBUF (Prop_obuf_I_O)         1.284     3.853 r  led_grid_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.853    led_grid[3]
    P11                                                               r  led_grid[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/L_reg/D_reg_q_reg[4][5]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led_grid[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.364ns  (logic 1.418ns (60.000%)  route 0.945ns (40.000%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1160, routed)        0.565     1.509    cpu/L_reg/CLK
    SLICE_X13Y51         FDRE                                         r  cpu/L_reg/D_reg_q_reg[4][5]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y51         FDRE (Prop_fdre_C_Q)         0.128     1.637 r  cpu/L_reg/D_reg_q_reg[4][5]_lopt_replica/Q
                         net (fo=1, routed)           0.945     2.582    lopt_12
    N1                   OBUF (Prop_obuf_I_O)         1.290     3.872 r  led_grid_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.872    led_grid[5]
    N1                                                                r  led_grid[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/L_reg/D_reg_q_reg[4][14]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led_grid[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.357ns  (logic 1.415ns (60.022%)  route 0.942ns (39.978%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1160, routed)        0.593     1.537    cpu/L_reg/CLK
    SLICE_X0Y53          FDRE                                         r  cpu/L_reg/D_reg_q_reg[4][14]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y53          FDRE (Prop_fdre_C_Q)         0.141     1.678 r  cpu/L_reg/D_reg_q_reg[4][14]_lopt_replica/Q
                         net (fo=1, routed)           0.942     2.620    lopt_6
    R10                  OBUF (Prop_obuf_I_O)         1.274     3.894 r  led_grid_OBUF[14]_inst/O
                         net (fo=0)                   0.000     3.894    led_grid[14]
    R10                                                               r  led_grid[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/L_reg/D_reg_q_reg[4][0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led_grid[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.412ns  (logic 1.388ns (57.546%)  route 1.024ns (42.454%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1160, routed)        0.563     1.507    cpu/L_reg/CLK
    SLICE_X35Y48         FDRE                                         r  cpu/L_reg/D_reg_q_reg[4][0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y48         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  cpu/L_reg/D_reg_q_reg[4][0]_lopt_replica/Q
                         net (fo=1, routed)           1.024     2.672    lopt_1
    T2                   OBUF (Prop_obuf_I_O)         1.247     3.919 r  led_grid_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.919    led_grid[0]
    T2                                                                r  led_grid[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/L_reg/D_reg_q_reg[4][15]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led_grid[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.534ns  (logic 1.403ns (55.364%)  route 1.131ns (44.636%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1160, routed)        0.563     1.507    cpu/L_reg/CLK
    SLICE_X9Y58          FDRE                                         r  cpu/L_reg/D_reg_q_reg[4][15]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y58          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  cpu/L_reg/D_reg_q_reg[4][15]_lopt_replica/Q
                         net (fo=1, routed)           1.131     2.779    lopt_7
    R13                  OBUF (Prop_obuf_I_O)         1.262     4.040 r  led_grid_OBUF[15]_inst/O
                         net (fo=0)                   0.000     4.040    led_grid[15]
    R13                                                               r  led_grid[15] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 io_button[0]
                            (input port)
  Destination:            forLoop_idx_0_23864677[0].io_button_cond_start/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.573ns  (logic 1.492ns (26.773%)  route 4.081ns (73.227%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C6                                                0.000     0.000 r  io_button[0] (IN)
                         net (fo=0)                   0.000     0.000    io_button[0]
    C6                   IBUF (Prop_ibuf_I_O)         1.492     1.492 r  io_button_IBUF[0]_inst/O
                         net (fo=1, routed)           4.081     5.573    forLoop_idx_0_23864677[0].io_button_cond_start/sync/D[0]
    SLICE_X3Y43          FDRE                                         r  forLoop_idx_0_23864677[0].io_button_cond_start/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1160, routed)        1.519     4.924    forLoop_idx_0_23864677[0].io_button_cond_start/sync/CLK
    SLICE_X3Y43          FDRE                                         r  forLoop_idx_0_23864677[0].io_button_cond_start/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 io_button[1]
                            (input port)
  Destination:            forLoop_idx_0_1750867669[0].io_button_cond_select/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.434ns  (logic 1.489ns (27.398%)  route 3.945ns (72.602%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C7                                                0.000     0.000 r  io_button[1] (IN)
                         net (fo=0)                   0.000     0.000    io_button[1]
    C7                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  io_button_IBUF[1]_inst/O
                         net (fo=1, routed)           3.945     5.434    forLoop_idx_0_1750867669[0].io_button_cond_select/sync/D[0]
    SLICE_X3Y43          FDRE                                         r  forLoop_idx_0_1750867669[0].io_button_cond_select/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1160, routed)        1.519     4.924    forLoop_idx_0_1750867669[0].io_button_cond_select/sync/CLK
    SLICE_X3Y43          FDRE                                         r  forLoop_idx_0_1750867669[0].io_button_cond_select/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.398ns  (logic 1.634ns (30.270%)  route 3.764ns (69.730%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.853ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.800     4.310    reset_cond/rst_n_IBUF
    SLICE_X9Y32          LUT1 (Prop_lut1_I0_O)        0.124     4.434 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.964     5.398    reset_cond/M_reset_cond_in
    SLICE_X8Y39          FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1160, routed)        1.448     4.853    reset_cond/CLK
    SLICE_X8Y39          FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.116ns  (logic 1.634ns (31.935%)  route 3.482ns (68.065%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.800     4.310    reset_cond/rst_n_IBUF
    SLICE_X9Y32          LUT1 (Prop_lut1_I0_O)        0.124     4.434 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.682     5.116    reset_cond/M_reset_cond_in
    SLICE_X9Y36          FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1160, routed)        1.445     4.850    reset_cond/CLK
    SLICE_X9Y36          FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.116ns  (logic 1.634ns (31.935%)  route 3.482ns (68.065%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.800     4.310    reset_cond/rst_n_IBUF
    SLICE_X9Y32          LUT1 (Prop_lut1_I0_O)        0.124     4.434 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.682     5.116    reset_cond/M_reset_cond_in
    SLICE_X9Y36          FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1160, routed)        1.445     4.850    reset_cond/CLK
    SLICE_X9Y36          FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.116ns  (logic 1.634ns (31.935%)  route 3.482ns (68.065%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.800     4.310    reset_cond/rst_n_IBUF
    SLICE_X9Y32          LUT1 (Prop_lut1_I0_O)        0.124     4.434 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.682     5.116    reset_cond/M_reset_cond_in
    SLICE_X9Y36          FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1160, routed)        1.445     4.850    reset_cond/CLK
    SLICE_X9Y36          FDPE                                         r  reset_cond/D_stage_q_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.752ns  (logic 0.322ns (18.405%)  route 1.429ns (81.595%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.177     1.454    reset_cond/rst_n_IBUF
    SLICE_X9Y32          LUT1 (Prop_lut1_I0_O)        0.045     1.499 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.252     1.752    reset_cond/M_reset_cond_in
    SLICE_X9Y36          FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1160, routed)        0.831     2.021    reset_cond/CLK
    SLICE_X9Y36          FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.752ns  (logic 0.322ns (18.405%)  route 1.429ns (81.595%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.177     1.454    reset_cond/rst_n_IBUF
    SLICE_X9Y32          LUT1 (Prop_lut1_I0_O)        0.045     1.499 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.252     1.752    reset_cond/M_reset_cond_in
    SLICE_X9Y36          FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1160, routed)        0.831     2.021    reset_cond/CLK
    SLICE_X9Y36          FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.752ns  (logic 0.322ns (18.405%)  route 1.429ns (81.595%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.177     1.454    reset_cond/rst_n_IBUF
    SLICE_X9Y32          LUT1 (Prop_lut1_I0_O)        0.045     1.499 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.252     1.752    reset_cond/M_reset_cond_in
    SLICE_X9Y36          FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1160, routed)        0.831     2.021    reset_cond/CLK
    SLICE_X9Y36          FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.865ns  (logic 0.322ns (17.286%)  route 1.543ns (82.714%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.177     1.454    reset_cond/rst_n_IBUF
    SLICE_X9Y32          LUT1 (Prop_lut1_I0_O)        0.045     1.499 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.366     1.865    reset_cond/M_reset_cond_in
    SLICE_X8Y39          FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1160, routed)        0.834     2.024    reset_cond/CLK
    SLICE_X8Y39          FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 io_button[1]
                            (input port)
  Destination:            forLoop_idx_0_1750867669[0].io_button_cond_select/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.051ns  (logic 0.257ns (12.513%)  route 1.794ns (87.487%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C7                                                0.000     0.000 r  io_button[1] (IN)
                         net (fo=0)                   0.000     0.000    io_button[1]
    C7                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  io_button_IBUF[1]_inst/O
                         net (fo=1, routed)           1.794     2.051    forLoop_idx_0_1750867669[0].io_button_cond_select/sync/D[0]
    SLICE_X3Y43          FDRE                                         r  forLoop_idx_0_1750867669[0].io_button_cond_select/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1160, routed)        0.866     2.056    forLoop_idx_0_1750867669[0].io_button_cond_select/sync/CLK
    SLICE_X3Y43          FDRE                                         r  forLoop_idx_0_1750867669[0].io_button_cond_select/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 io_button[0]
                            (input port)
  Destination:            forLoop_idx_0_23864677[0].io_button_cond_start/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.192ns  (logic 0.260ns (11.855%)  route 1.932ns (88.145%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C6                                                0.000     0.000 r  io_button[0] (IN)
                         net (fo=0)                   0.000     0.000    io_button[0]
    C6                   IBUF (Prop_ibuf_I_O)         0.260     0.260 r  io_button_IBUF[0]_inst/O
                         net (fo=1, routed)           1.932     2.192    forLoop_idx_0_23864677[0].io_button_cond_start/sync/D[0]
    SLICE_X3Y43          FDRE                                         r  forLoop_idx_0_23864677[0].io_button_cond_start/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1160, routed)        0.866     2.056    forLoop_idx_0_23864677[0].io_button_cond_start/sync/CLK
    SLICE_X3Y43          FDRE                                         r  forLoop_idx_0_23864677[0].io_button_cond_start/sync/D_pipe_q_reg[0]/C





