<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Fennix Kernel: CPU::x86::Intel::CPUID0x00000007_0 Struct Reference</title>
<link href="../../tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../jquery.js"></script>
<script type="text/javascript" src="../../dynsections.js"></script>
<link href="../../navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../resize.js"></script>
<script type="text/javascript" src="../../navtreedata.js"></script>
<script type="text/javascript" src="../../navtree.js"></script>
<link href="../../search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../search/searchdata.js"></script>
<script type="text/javascript" src="../../search/search.js"></script>
<link href="../../doxygen.css" rel="stylesheet" type="text/css" />
<link href="../../doxygen-awesome.css" rel="stylesheet" type="text/css"/>
<link href="../../custom.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Fennix Kernel
   &#160;<span id="projectnumber">1.0.0</span>
   </div>
   <div id="projectbrief">Opeating System from scratch made in C and C++</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "../../search",false,'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="../../menudata.js"></script>
<script type="text/javascript" src="../../menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('../../',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html','../../'); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#pub-methods">Public Member Functions</a> &#124;
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">CPU::x86::Intel::CPUID0x00000007_0 Struct Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>Extended feature flags enumeration.  
 <a href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html">cpuid_intel.hpp</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr class="memitem:af15a39e54d1b2ca7c70d779f214700db"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d6/de6/include_2types_8h.html#a6034e8cd4bcd5bacfd060abd01bbd8a8">__always_inline</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#af15a39e54d1b2ca7c70d779f214700db">Get</a> ()</td></tr>
<tr class="separator:af15a39e54d1b2ca7c70d779f214700db"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a7b41cb930b17abf11d9c393676e643d0"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:aebdb10a39b2b34f464633b70f8da6cd7"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a7b15cac4aeb466e461647ea978c80308"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved</b>: 32</td></tr>
<tr class="separator:a7b15cac4aeb466e461647ea978c80308"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aebdb10a39b2b34f464633b70f8da6cd7"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:aebdb10a39b2b34f464633b70f8da6cd7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a59b754e89c70d706eeae4954deb70ccd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d48/cpuid__amd_8hpp.html#a21fd4735acfa92806734ecf28ef975c5">cpuid_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>raw</b></td></tr>
<tr class="separator:a59b754e89c70d706eeae4954deb70ccd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b41cb930b17abf11d9c393676e643d0"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#a7b41cb930b17abf11d9c393676e643d0">EAX</a></td></tr>
<tr class="separator:a7b41cb930b17abf11d9c393676e643d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abb0107f935c8f422f85dabf299ccc059"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a281a4f92e1fbd4bb883fc9f6eecd8e25"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a71cc94c02f166bb3f720cc59c3b03ed9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>FSGSBase</b>: 1</td></tr>
<tr class="memdesc:a71cc94c02f166bb3f720cc59c3b03ed9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Access to base of fs and gs.  <a href="../../da/d33/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d333_1_1_0d353.html#a71cc94c02f166bb3f720cc59c3b03ed9">More...</a><br /></td></tr>
<tr class="separator:a71cc94c02f166bb3f720cc59c3b03ed9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a31a2d6bb92d2400f53f1fd65281a341a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>IA32TSCAdjust</b>: 1</td></tr>
<tr class="memdesc:a31a2d6bb92d2400f53f1fd65281a341a"><td class="mdescLeft">&#160;</td><td class="mdescRight">IA32_TSC_ADJUST MSR.  <a href="../../da/d33/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d333_1_1_0d353.html#a31a2d6bb92d2400f53f1fd65281a341a">More...</a><br /></td></tr>
<tr class="separator:a31a2d6bb92d2400f53f1fd65281a341a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc0eca2961dcbf63989870440c312de3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SGX</b>: 1</td></tr>
<tr class="memdesc:adc0eca2961dcbf63989870440c312de3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Software Guard Extensions.  <a href="../../da/d33/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d333_1_1_0d353.html#adc0eca2961dcbf63989870440c312de3">More...</a><br /></td></tr>
<tr class="separator:adc0eca2961dcbf63989870440c312de3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a86eeee2f7c9dd7afe8332c032adfd1db"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>BMI1</b>: 1</td></tr>
<tr class="memdesc:a86eeee2f7c9dd7afe8332c032adfd1db"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit Manipulation Instruction Set 1.  <a href="../../da/d33/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d333_1_1_0d353.html#a86eeee2f7c9dd7afe8332c032adfd1db">More...</a><br /></td></tr>
<tr class="separator:a86eeee2f7c9dd7afe8332c032adfd1db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc04ab8dacba4ef2442670797f76e7ea"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>HLE</b>: 1</td></tr>
<tr class="memdesc:abc04ab8dacba4ef2442670797f76e7ea"><td class="mdescLeft">&#160;</td><td class="mdescRight">TSX Hardware Lock Elision.  <a href="../../da/d33/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d333_1_1_0d353.html#abc04ab8dacba4ef2442670797f76e7ea">More...</a><br /></td></tr>
<tr class="separator:abc04ab8dacba4ef2442670797f76e7ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a84138a10d1e2bda9ab605b4a966c271e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX2</b>: 1</td></tr>
<tr class="memdesc:a84138a10d1e2bda9ab605b4a966c271e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Advanced Vector Extensions 2.  <a href="../../da/d33/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d333_1_1_0d353.html#a84138a10d1e2bda9ab605b4a966c271e">More...</a><br /></td></tr>
<tr class="separator:a84138a10d1e2bda9ab605b4a966c271e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a164c4a0ff7c6928de419602ca641f522"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>FDPExcptonOnly</b>: 1</td></tr>
<tr class="memdesc:a164c4a0ff7c6928de419602ca641f522"><td class="mdescLeft">&#160;</td><td class="mdescRight">FDP_EXCPTN_ONLY.  <a href="../../da/d33/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d333_1_1_0d353.html#a164c4a0ff7c6928de419602ca641f522">More...</a><br /></td></tr>
<tr class="separator:a164c4a0ff7c6928de419602ca641f522"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae9959bc7268d664590b53e0a048334d2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SMEP</b>: 1</td></tr>
<tr class="memdesc:ae9959bc7268d664590b53e0a048334d2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Supervisor Mode Execution Protection.  <a href="../../da/d33/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d333_1_1_0d353.html#ae9959bc7268d664590b53e0a048334d2">More...</a><br /></td></tr>
<tr class="separator:ae9959bc7268d664590b53e0a048334d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1afe7e67d1cac52123ef385c6f864bd2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>BMI2</b>: 1</td></tr>
<tr class="memdesc:a1afe7e67d1cac52123ef385c6f864bd2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit Manipulation Instruction Set 2.  <a href="../../da/d33/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d333_1_1_0d353.html#a1afe7e67d1cac52123ef385c6f864bd2">More...</a><br /></td></tr>
<tr class="separator:a1afe7e67d1cac52123ef385c6f864bd2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac194f62f4e8a59cc015c29a35fdd1505"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>ERMS</b>: 1</td></tr>
<tr class="memdesc:ac194f62f4e8a59cc015c29a35fdd1505"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enhanced REP MOVSB/STOSB.  <a href="../../da/d33/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d333_1_1_0d353.html#ac194f62f4e8a59cc015c29a35fdd1505">More...</a><br /></td></tr>
<tr class="separator:ac194f62f4e8a59cc015c29a35fdd1505"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa21dbf506c9aff8141b1a84e61c8c748"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>INVPCID</b>: 1</td></tr>
<tr class="memdesc:aa21dbf506c9aff8141b1a84e61c8c748"><td class="mdescLeft">&#160;</td><td class="mdescRight">INVPCID.  <a href="../../da/d33/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d333_1_1_0d353.html#aa21dbf506c9aff8141b1a84e61c8c748">More...</a><br /></td></tr>
<tr class="separator:aa21dbf506c9aff8141b1a84e61c8c748"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaf5efbce0a044ed31ce307ddd8cb8b61"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>RTM</b>: 1</td></tr>
<tr class="memdesc:aaf5efbce0a044ed31ce307ddd8cb8b61"><td class="mdescLeft">&#160;</td><td class="mdescRight">RTM.  <a href="../../da/d33/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d333_1_1_0d353.html#aaf5efbce0a044ed31ce307ddd8cb8b61">More...</a><br /></td></tr>
<tr class="separator:aaf5efbce0a044ed31ce307ddd8cb8b61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6eba7edeaa6fd999583ba9e017974d8e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>RDT_M</b>: 1</td></tr>
<tr class="memdesc:a6eba7edeaa6fd999583ba9e017974d8e"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="../../d0/db7/namespaceCPU_1_1x86_1_1Intel.html" title="EXPERIMENTAL IMPLEMENTATION.">Intel</a> Resource Director Monitoring.  <a href="../../da/d33/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d333_1_1_0d353.html#a6eba7edeaa6fd999583ba9e017974d8e">More...</a><br /></td></tr>
<tr class="separator:a6eba7edeaa6fd999583ba9e017974d8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a924dfc835544e7786acf3c9887c76708"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>DeprecatesFPU</b>: 1</td></tr>
<tr class="memdesc:a924dfc835544e7786acf3c9887c76708"><td class="mdescLeft">&#160;</td><td class="mdescRight">Deprecates FPU CS and DS values.  <a href="../../da/d33/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d333_1_1_0d353.html#a924dfc835544e7786acf3c9887c76708">More...</a><br /></td></tr>
<tr class="separator:a924dfc835544e7786acf3c9887c76708"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a87e85598c573b5a0bc9f6208675e97dd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>MPX</b>: 1</td></tr>
<tr class="memdesc:a87e85598c573b5a0bc9f6208675e97dd"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="../../d0/db7/namespaceCPU_1_1x86_1_1Intel.html" title="EXPERIMENTAL IMPLEMENTATION.">Intel</a> <a class="el" href="../../d3/d97/namespaceMemory.html">Memory</a> Protection Extensions.  <a href="../../da/d33/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d333_1_1_0d353.html#a87e85598c573b5a0bc9f6208675e97dd">More...</a><br /></td></tr>
<tr class="separator:a87e85598c573b5a0bc9f6208675e97dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aabfc3fa790ba477db63ee1d608c2f448"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>RDT_A</b>: 1</td></tr>
<tr class="memdesc:aabfc3fa790ba477db63ee1d608c2f448"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="../../d0/db7/namespaceCPU_1_1x86_1_1Intel.html" title="EXPERIMENTAL IMPLEMENTATION.">Intel</a> Resource Director Allocation.  <a href="../../da/d33/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d333_1_1_0d353.html#aabfc3fa790ba477db63ee1d608c2f448">More...</a><br /></td></tr>
<tr class="separator:aabfc3fa790ba477db63ee1d608c2f448"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a981396993dc4ce8be91c8d66c2555475"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512F</b>: 1</td></tr>
<tr class="memdesc:a981396993dc4ce8be91c8d66c2555475"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Foundation.  <a href="../../da/d33/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d333_1_1_0d353.html#a981396993dc4ce8be91c8d66c2555475">More...</a><br /></td></tr>
<tr class="separator:a981396993dc4ce8be91c8d66c2555475"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b08fd8d14f537886098d3f0e2e5f243"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512DQ</b>: 1</td></tr>
<tr class="memdesc:a1b08fd8d14f537886098d3f0e2e5f243"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Doubleword and Quadword Instructions.  <a href="../../da/d33/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d333_1_1_0d353.html#a1b08fd8d14f537886098d3f0e2e5f243">More...</a><br /></td></tr>
<tr class="separator:a1b08fd8d14f537886098d3f0e2e5f243"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a27240880178589f41aff89a26845c6e6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>RDSEED</b>: 1</td></tr>
<tr class="memdesc:a27240880178589f41aff89a26845c6e6"><td class="mdescLeft">&#160;</td><td class="mdescRight">RDSEED.  <a href="../../da/d33/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d333_1_1_0d353.html#a27240880178589f41aff89a26845c6e6">More...</a><br /></td></tr>
<tr class="separator:a27240880178589f41aff89a26845c6e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a80b56be8830a7cad6eaac60dddc4540f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>ADX</b>: 1</td></tr>
<tr class="memdesc:a80b56be8830a7cad6eaac60dddc4540f"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="../../d0/db7/namespaceCPU_1_1x86_1_1Intel.html" title="EXPERIMENTAL IMPLEMENTATION.">Intel</a> Multi-Precision Add-Carry Instruction Extensions.  <a href="../../da/d33/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d333_1_1_0d353.html#a80b56be8830a7cad6eaac60dddc4540f">More...</a><br /></td></tr>
<tr class="separator:a80b56be8830a7cad6eaac60dddc4540f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1cb3875b9f3dfe402bf192f853a11120"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SMAP</b>: 1</td></tr>
<tr class="memdesc:a1cb3875b9f3dfe402bf192f853a11120"><td class="mdescLeft">&#160;</td><td class="mdescRight">Supervisor Mode Access Prevention.  <a href="../../da/d33/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d333_1_1_0d353.html#a1cb3875b9f3dfe402bf192f853a11120">More...</a><br /></td></tr>
<tr class="separator:a1cb3875b9f3dfe402bf192f853a11120"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a341f505e31faf52de8b7ac4c3cf884a4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512IFMA</b>: 1</td></tr>
<tr class="memdesc:a341f505e31faf52de8b7ac4c3cf884a4"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Integer Fused Multiply-Add Instructions.  <a href="../../da/d33/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d333_1_1_0d353.html#a341f505e31faf52de8b7ac4c3cf884a4">More...</a><br /></td></tr>
<tr class="separator:a341f505e31faf52de8b7ac4c3cf884a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a211436b7b0cc22aacf02afebefa40996"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved</b>: 1</td></tr>
<tr class="memdesc:a211436b7b0cc22aacf02afebefa40996"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../da/d33/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d333_1_1_0d353.html#a211436b7b0cc22aacf02afebefa40996">More...</a><br /></td></tr>
<tr class="separator:a211436b7b0cc22aacf02afebefa40996"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ade1d070719f83d479895f8dcf13a3f19"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>CLFLUSHOPT</b>: 1</td></tr>
<tr class="memdesc:ade1d070719f83d479895f8dcf13a3f19"><td class="mdescLeft">&#160;</td><td class="mdescRight">CLFLUSHOPT.  <a href="../../da/d33/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d333_1_1_0d353.html#ade1d070719f83d479895f8dcf13a3f19">More...</a><br /></td></tr>
<tr class="separator:ade1d070719f83d479895f8dcf13a3f19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a72989348fde995fb31227b8cb9dbc756"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>CLWB</b>: 1</td></tr>
<tr class="memdesc:a72989348fde995fb31227b8cb9dbc756"><td class="mdescLeft">&#160;</td><td class="mdescRight">CLWB.  <a href="../../da/d33/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d333_1_1_0d353.html#a72989348fde995fb31227b8cb9dbc756">More...</a><br /></td></tr>
<tr class="separator:a72989348fde995fb31227b8cb9dbc756"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac986553eae378bcc7acec7701e0eb98f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>IntelProcessorTrace</b>: 1</td></tr>
<tr class="memdesc:ac986553eae378bcc7acec7701e0eb98f"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="../../d0/db7/namespaceCPU_1_1x86_1_1Intel.html" title="EXPERIMENTAL IMPLEMENTATION.">Intel</a> Processor Trace.  <a href="../../da/d33/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d333_1_1_0d353.html#ac986553eae378bcc7acec7701e0eb98f">More...</a><br /></td></tr>
<tr class="separator:ac986553eae378bcc7acec7701e0eb98f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a226a9955af122548aeecd24daa4f8591"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512PF</b>: 1</td></tr>
<tr class="memdesc:a226a9955af122548aeecd24daa4f8591"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Prefetch Instructions.  <a href="../../da/d33/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d333_1_1_0d353.html#a226a9955af122548aeecd24daa4f8591">More...</a><br /></td></tr>
<tr class="separator:a226a9955af122548aeecd24daa4f8591"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b1b375b4568a4464f419cadf12a0e63"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512ER</b>: 1</td></tr>
<tr class="memdesc:a0b1b375b4568a4464f419cadf12a0e63"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Exponential and Reciprocal Instructions.  <a href="../../da/d33/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d333_1_1_0d353.html#a0b1b375b4568a4464f419cadf12a0e63">More...</a><br /></td></tr>
<tr class="separator:a0b1b375b4568a4464f419cadf12a0e63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abd65a932f7a166732306b4fe87145e5b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512CD</b>: 1</td></tr>
<tr class="memdesc:abd65a932f7a166732306b4fe87145e5b"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Conflict Detection Instructions.  <a href="../../da/d33/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d333_1_1_0d353.html#abd65a932f7a166732306b4fe87145e5b">More...</a><br /></td></tr>
<tr class="separator:abd65a932f7a166732306b4fe87145e5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad620b406eeab4b596ca20873927c4996"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SHA</b>: 1</td></tr>
<tr class="memdesc:ad620b406eeab4b596ca20873927c4996"><td class="mdescLeft">&#160;</td><td class="mdescRight">SHA Extensions.  <a href="../../da/d33/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d333_1_1_0d353.html#ad620b406eeab4b596ca20873927c4996">More...</a><br /></td></tr>
<tr class="separator:ad620b406eeab4b596ca20873927c4996"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6c99ceedefb493846c454e80b493ae38"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512BW</b>: 1</td></tr>
<tr class="memdesc:a6c99ceedefb493846c454e80b493ae38"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Byte and Word Instructions.  <a href="../../da/d33/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d333_1_1_0d353.html#a6c99ceedefb493846c454e80b493ae38">More...</a><br /></td></tr>
<tr class="separator:a6c99ceedefb493846c454e80b493ae38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6ba3e661cb9874d5888656cf1a0d41fb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512VL</b>: 1</td></tr>
<tr class="memdesc:a6ba3e661cb9874d5888656cf1a0d41fb"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Vector Length Extensions.  <a href="../../da/d33/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d333_1_1_0d353.html#a6ba3e661cb9874d5888656cf1a0d41fb">More...</a><br /></td></tr>
<tr class="separator:a6ba3e661cb9874d5888656cf1a0d41fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a281a4f92e1fbd4bb883fc9f6eecd8e25"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a281a4f92e1fbd4bb883fc9f6eecd8e25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b652d451f60b70baa0de6772f13914b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d48/cpuid__amd_8hpp.html#a21fd4735acfa92806734ecf28ef975c5">cpuid_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>raw</b></td></tr>
<tr class="separator:a3b652d451f60b70baa0de6772f13914b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abb0107f935c8f422f85dabf299ccc059"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#abb0107f935c8f422f85dabf299ccc059">EBX</a></td></tr>
<tr class="separator:abb0107f935c8f422f85dabf299ccc059"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af84457cbd2d387a393b79f1a74f75e7b"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a06da7f7fbcc33ee085bcf2b405722793"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a96974ed16df972b6c7c275b8890d9f8d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>PREFETCHWT1</b>: 1</td></tr>
<tr class="memdesc:a96974ed16df972b6c7c275b8890d9f8d"><td class="mdescLeft">&#160;</td><td class="mdescRight">PREFETCHWT1.  <a href="../../df/d02/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d337_1_1_0d386.html#a96974ed16df972b6c7c275b8890d9f8d">More...</a><br /></td></tr>
<tr class="separator:a96974ed16df972b6c7c275b8890d9f8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afbc99631b5e3e0bc9433ea1cbb194927"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512VBMI</b>: 1</td></tr>
<tr class="memdesc:afbc99631b5e3e0bc9433ea1cbb194927"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Vector Bit Manipulation Instructions.  <a href="../../df/d02/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d337_1_1_0d386.html#afbc99631b5e3e0bc9433ea1cbb194927">More...</a><br /></td></tr>
<tr class="separator:afbc99631b5e3e0bc9433ea1cbb194927"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5c396400f4b6bd407a3f4b2bbbf6ae92"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>UMIP</b>: 1</td></tr>
<tr class="memdesc:a5c396400f4b6bd407a3f4b2bbbf6ae92"><td class="mdescLeft">&#160;</td><td class="mdescRight">User Mode Instruction Prevention.  <a href="../../df/d02/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d337_1_1_0d386.html#a5c396400f4b6bd407a3f4b2bbbf6ae92">More...</a><br /></td></tr>
<tr class="separator:a5c396400f4b6bd407a3f4b2bbbf6ae92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba8c35fc2fc4a2626524b6b1d8f41ad0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>PKU</b>: 1</td></tr>
<tr class="memdesc:aba8c35fc2fc4a2626524b6b1d8f41ad0"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="../../d3/d97/namespaceMemory.html">Memory</a> Protection Keys for User-mode pages.  <a href="../../df/d02/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d337_1_1_0d386.html#aba8c35fc2fc4a2626524b6b1d8f41ad0">More...</a><br /></td></tr>
<tr class="separator:aba8c35fc2fc4a2626524b6b1d8f41ad0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5e8632b3fb0cd2447b3a390aa55db5c3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>OSPKE</b>: 1</td></tr>
<tr class="memdesc:a5e8632b3fb0cd2447b3a390aa55db5c3"><td class="mdescLeft">&#160;</td><td class="mdescRight">PKU enabled by OS.  <a href="../../df/d02/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d337_1_1_0d386.html#a5e8632b3fb0cd2447b3a390aa55db5c3">More...</a><br /></td></tr>
<tr class="separator:a5e8632b3fb0cd2447b3a390aa55db5c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8983ae629cb661989f535f7f28bd1c35"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>WaitPKG</b>: 1</td></tr>
<tr class="memdesc:a8983ae629cb661989f535f7f28bd1c35"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timed pause and user-level monitor/wait.  <a href="../../df/d02/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d337_1_1_0d386.html#a8983ae629cb661989f535f7f28bd1c35">More...</a><br /></td></tr>
<tr class="separator:a8983ae629cb661989f535f7f28bd1c35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af1a4bf4cc4fec2a2884e93e62d47a5cd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512VBMI2</b>: 1</td></tr>
<tr class="memdesc:af1a4bf4cc4fec2a2884e93e62d47a5cd"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Vector Bit Manipulation Instructions 2.  <a href="../../df/d02/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d337_1_1_0d386.html#af1a4bf4cc4fec2a2884e93e62d47a5cd">More...</a><br /></td></tr>
<tr class="separator:af1a4bf4cc4fec2a2884e93e62d47a5cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a019d3e02fdbb4348c9c1051fd2b5583c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>CET_SS</b>: 1</td></tr>
<tr class="memdesc:a019d3e02fdbb4348c9c1051fd2b5583c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Control flow enforcement (CET) shadow stack.  <a href="../../df/d02/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d337_1_1_0d386.html#a019d3e02fdbb4348c9c1051fd2b5583c">More...</a><br /></td></tr>
<tr class="separator:a019d3e02fdbb4348c9c1051fd2b5583c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1d9d0355fdef6351a970300b4bbfc8a2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>GFNI</b>: 1</td></tr>
<tr class="memdesc:a1d9d0355fdef6351a970300b4bbfc8a2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Galois Field instructions.  <a href="../../df/d02/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d337_1_1_0d386.html#a1d9d0355fdef6351a970300b4bbfc8a2">More...</a><br /></td></tr>
<tr class="separator:a1d9d0355fdef6351a970300b4bbfc8a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a778a9d46003dfe78a41a09bbc6d5a6f5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>VAES</b>: 1</td></tr>
<tr class="memdesc:a778a9d46003dfe78a41a09bbc6d5a6f5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Vector AES instruction set (VEX-256/EVEX)  <a href="../../df/d02/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d337_1_1_0d386.html#a778a9d46003dfe78a41a09bbc6d5a6f5">More...</a><br /></td></tr>
<tr class="separator:a778a9d46003dfe78a41a09bbc6d5a6f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a75e5be957c3f2c42ff06f9a1f6ec5c89"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>VPCLMULQDQ</b>: 1</td></tr>
<tr class="memdesc:a75e5be957c3f2c42ff06f9a1f6ec5c89"><td class="mdescLeft">&#160;</td><td class="mdescRight">CLMUL instruction set (VEX-256/EVEX)  <a href="../../df/d02/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d337_1_1_0d386.html#a75e5be957c3f2c42ff06f9a1f6ec5c89">More...</a><br /></td></tr>
<tr class="separator:a75e5be957c3f2c42ff06f9a1f6ec5c89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae103a52b90d5273ed36fc9d55b9180b9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512VNNI</b>: 1</td></tr>
<tr class="memdesc:ae103a52b90d5273ed36fc9d55b9180b9"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Vector Neural Network Instructions.  <a href="../../df/d02/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d337_1_1_0d386.html#ae103a52b90d5273ed36fc9d55b9180b9">More...</a><br /></td></tr>
<tr class="separator:ae103a52b90d5273ed36fc9d55b9180b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab6568a66e5ff5927ca2b9671c9f5c7b0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512BITALG</b>: 1</td></tr>
<tr class="memdesc:ab6568a66e5ff5927ca2b9671c9f5c7b0"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Bit Algorithms Instructions.  <a href="../../df/d02/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d337_1_1_0d386.html#ab6568a66e5ff5927ca2b9671c9f5c7b0">More...</a><br /></td></tr>
<tr class="separator:ab6568a66e5ff5927ca2b9671c9f5c7b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a92bfaf91fb8c3b47d48f1e446f4a6c50"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>TME</b>: 1</td></tr>
<tr class="memdesc:a92bfaf91fb8c3b47d48f1e446f4a6c50"><td class="mdescLeft">&#160;</td><td class="mdescRight">IA32_TME related MSRs <br  />
  <a href="../../df/d02/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d337_1_1_0d386.html#a92bfaf91fb8c3b47d48f1e446f4a6c50">More...</a><br /></td></tr>
<tr class="separator:a92bfaf91fb8c3b47d48f1e446f4a6c50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0890df9434f357a7ea6c49f864693a77"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512VPOPCNTDQ</b>: 1</td></tr>
<tr class="memdesc:a0890df9434f357a7ea6c49f864693a77"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Vector Population Count Double and Quad-word.  <a href="../../df/d02/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d337_1_1_0d386.html#a0890df9434f357a7ea6c49f864693a77">More...</a><br /></td></tr>
<tr class="separator:a0890df9434f357a7ea6c49f864693a77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6cd4bf30b454c96de8b5d8eec29e8074"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved0</b>: 1</td></tr>
<tr class="memdesc:a6cd4bf30b454c96de8b5d8eec29e8074"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../df/d02/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d337_1_1_0d386.html#a6cd4bf30b454c96de8b5d8eec29e8074">More...</a><br /></td></tr>
<tr class="separator:a6cd4bf30b454c96de8b5d8eec29e8074"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af53b236132f5d9c3c8e5b3fb4f26d5ad"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>LA57</b>: 1</td></tr>
<tr class="memdesc:af53b236132f5d9c3c8e5b3fb4f26d5ad"><td class="mdescLeft">&#160;</td><td class="mdescRight">5-level paging (57 address bits)  <a href="../../df/d02/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d337_1_1_0d386.html#af53b236132f5d9c3c8e5b3fb4f26d5ad">More...</a><br /></td></tr>
<tr class="separator:af53b236132f5d9c3c8e5b3fb4f26d5ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af13f08a4b28243d3f040cf9dbc94063a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>MAWAU</b>: 5</td></tr>
<tr class="memdesc:af13f08a4b28243d3f040cf9dbc94063a"><td class="mdescLeft">&#160;</td><td class="mdescRight">The value of userspace MPX Address-Width Adjust used by the BNDLDX and BNDSTX <a class="el" href="../../d0/db7/namespaceCPU_1_1x86_1_1Intel.html" title="EXPERIMENTAL IMPLEMENTATION.">Intel</a> MPX instructions in 64-bit mode.  <a href="../../df/d02/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d337_1_1_0d386.html#af13f08a4b28243d3f040cf9dbc94063a">More...</a><br /></td></tr>
<tr class="separator:af13f08a4b28243d3f040cf9dbc94063a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaa0c46feed71ea16e7f24bef31c1c86b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>RDPID</b>: 1</td></tr>
<tr class="memdesc:aaa0c46feed71ea16e7f24bef31c1c86b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read Processor ID and IA32_TSC_AUX <br  />
  <a href="../../df/d02/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d337_1_1_0d386.html#aaa0c46feed71ea16e7f24bef31c1c86b">More...</a><br /></td></tr>
<tr class="separator:aaa0c46feed71ea16e7f24bef31c1c86b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a26b31345e072f0594b56f5d5ee3e6339"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>KL</b>: 1</td></tr>
<tr class="memdesc:a26b31345e072f0594b56f5d5ee3e6339"><td class="mdescLeft">&#160;</td><td class="mdescRight">Key Locker.  <a href="../../df/d02/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d337_1_1_0d386.html#a26b31345e072f0594b56f5d5ee3e6339">More...</a><br /></td></tr>
<tr class="separator:a26b31345e072f0594b56f5d5ee3e6339"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af09d20bbad3cb9cba9eb1bff4d9abc89"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>BusLockDetect</b>: 1</td></tr>
<tr class="memdesc:af09d20bbad3cb9cba9eb1bff4d9abc89"><td class="mdescLeft">&#160;</td><td class="mdescRight">BUS_LOCK_DETECT.  <a href="../../df/d02/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d337_1_1_0d386.html#af09d20bbad3cb9cba9eb1bff4d9abc89">More...</a><br /></td></tr>
<tr class="separator:af09d20bbad3cb9cba9eb1bff4d9abc89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afa883e4dfecf743e6ab5897fe213be6a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>CLDEMOTE</b>: 1</td></tr>
<tr class="memdesc:afa883e4dfecf743e6ab5897fe213be6a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Cache line demote.  <a href="../../df/d02/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d337_1_1_0d386.html#afa883e4dfecf743e6ab5897fe213be6a">More...</a><br /></td></tr>
<tr class="separator:afa883e4dfecf743e6ab5897fe213be6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4ea3bf47c11789637915957064843db2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved1</b>: 1</td></tr>
<tr class="memdesc:a4ea3bf47c11789637915957064843db2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../df/d02/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d337_1_1_0d386.html#a4ea3bf47c11789637915957064843db2">More...</a><br /></td></tr>
<tr class="separator:a4ea3bf47c11789637915957064843db2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8f1e98ab2543ea0c0b0148ff8c9b3d9c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>MOVDIRI</b>: 1</td></tr>
<tr class="memdesc:a8f1e98ab2543ea0c0b0148ff8c9b3d9c"><td class="mdescLeft">&#160;</td><td class="mdescRight">MOVDIRI.  <a href="../../df/d02/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d337_1_1_0d386.html#a8f1e98ab2543ea0c0b0148ff8c9b3d9c">More...</a><br /></td></tr>
<tr class="separator:a8f1e98ab2543ea0c0b0148ff8c9b3d9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5386475d20a712bdf76809a1b1a8d8ac"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>MOVDIR64B</b>: 1</td></tr>
<tr class="memdesc:a5386475d20a712bdf76809a1b1a8d8ac"><td class="mdescLeft">&#160;</td><td class="mdescRight">MOVDIR64B.  <a href="../../df/d02/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d337_1_1_0d386.html#a5386475d20a712bdf76809a1b1a8d8ac">More...</a><br /></td></tr>
<tr class="separator:a5386475d20a712bdf76809a1b1a8d8ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a61cde189cd83c2d3136805bd3f57b5ab"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SGX_LC</b>: 1</td></tr>
<tr class="memdesc:a61cde189cd83c2d3136805bd3f57b5ab"><td class="mdescLeft">&#160;</td><td class="mdescRight">SGX Launch Configuration.  <a href="../../df/d02/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d337_1_1_0d386.html#a61cde189cd83c2d3136805bd3f57b5ab">More...</a><br /></td></tr>
<tr class="separator:a61cde189cd83c2d3136805bd3f57b5ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a77df1ac1ce802582d74a25ed9cc92e6e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>PKS</b>: 1</td></tr>
<tr class="memdesc:a77df1ac1ce802582d74a25ed9cc92e6e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Protection Keys for Supervisor-mode pages.  <a href="../../df/d02/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d337_1_1_0d386.html#a77df1ac1ce802582d74a25ed9cc92e6e">More...</a><br /></td></tr>
<tr class="separator:a77df1ac1ce802582d74a25ed9cc92e6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a06da7f7fbcc33ee085bcf2b405722793"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a06da7f7fbcc33ee085bcf2b405722793"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a80c089754591d948e08dbe3bd72207e1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d48/cpuid__amd_8hpp.html#a21fd4735acfa92806734ecf28ef975c5">cpuid_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>raw</b></td></tr>
<tr class="separator:a80c089754591d948e08dbe3bd72207e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af84457cbd2d387a393b79f1a74f75e7b"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#af84457cbd2d387a393b79f1a74f75e7b">ECX</a></td></tr>
<tr class="separator:af84457cbd2d387a393b79f1a74f75e7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6433acc17ddf24ad9c20766a7e5cdd22"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a5dbcdc84f219ec6ef580d2a921b3b178"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a8e61e921abcfa056f5361e5c6bb3541f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved0</b>: 2</td></tr>
<tr class="memdesc:a8e61e921abcfa056f5361e5c6bb3541f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d7/da2/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d345_1_1_0d414.html#a8e61e921abcfa056f5361e5c6bb3541f">More...</a><br /></td></tr>
<tr class="separator:a8e61e921abcfa056f5361e5c6bb3541f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab652839e87b8b165322ee5a7700b96ec"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512_4VNNIW</b>: 1</td></tr>
<tr class="memdesc:ab652839e87b8b165322ee5a7700b96ec"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 4-register Neural Network Instructions.  <a href="../../d7/da2/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d345_1_1_0d414.html#ab652839e87b8b165322ee5a7700b96ec">More...</a><br /></td></tr>
<tr class="separator:ab652839e87b8b165322ee5a7700b96ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4690be517cd936a191855c7f4410b6a3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512_4FMAPS</b>: 1</td></tr>
<tr class="memdesc:a4690be517cd936a191855c7f4410b6a3"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 4-register Multiply Accumulation Single Precision.  <a href="../../d7/da2/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d345_1_1_0d414.html#a4690be517cd936a191855c7f4410b6a3">More...</a><br /></td></tr>
<tr class="separator:a4690be517cd936a191855c7f4410b6a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac62a8f0c476fa523c85731d73f6b0ad6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>FSRM</b>: 1</td></tr>
<tr class="memdesc:ac62a8f0c476fa523c85731d73f6b0ad6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fast Short REP MOVSB/STOSB.  <a href="../../d7/da2/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d345_1_1_0d414.html#ac62a8f0c476fa523c85731d73f6b0ad6">More...</a><br /></td></tr>
<tr class="separator:ac62a8f0c476fa523c85731d73f6b0ad6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1ba309e77bf1cef3f66d2f023dbc8551"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>UINTR</b>: 1</td></tr>
<tr class="memdesc:a1ba309e77bf1cef3f66d2f023dbc8551"><td class="mdescLeft">&#160;</td><td class="mdescRight">User Inter-Processor <a class="el" href="../../d3/dc3/namespaceInterrupts.html">Interrupts</a>.  <a href="../../d7/da2/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d345_1_1_0d414.html#a1ba309e77bf1cef3f66d2f023dbc8551">More...</a><br /></td></tr>
<tr class="separator:a1ba309e77bf1cef3f66d2f023dbc8551"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae82f5c547b94a39dd9b0f003108af292"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved1</b>: 2</td></tr>
<tr class="memdesc:ae82f5c547b94a39dd9b0f003108af292"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d7/da2/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d345_1_1_0d414.html#ae82f5c547b94a39dd9b0f003108af292">More...</a><br /></td></tr>
<tr class="separator:ae82f5c547b94a39dd9b0f003108af292"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:add4c40fc32f6049f8f4ba996d4d19bf6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512_VP2INTERSECT</b>: 1</td></tr>
<tr class="memdesc:add4c40fc32f6049f8f4ba996d4d19bf6"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 VP2INTERSECT Doubleword and Quadword Instructions.  <a href="../../d7/da2/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d345_1_1_0d414.html#add4c40fc32f6049f8f4ba996d4d19bf6">More...</a><br /></td></tr>
<tr class="separator:add4c40fc32f6049f8f4ba996d4d19bf6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa88fe718ad14e6d7fee0529f688a360f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SRBDS_CTRL</b>: 1</td></tr>
<tr class="memdesc:aa88fe718ad14e6d7fee0529f688a360f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Special Register Buffer Data Sampling Mitigations.  <a href="../../d7/da2/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d345_1_1_0d414.html#aa88fe718ad14e6d7fee0529f688a360f">More...</a><br /></td></tr>
<tr class="separator:aa88fe718ad14e6d7fee0529f688a360f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af2582a9262a72edb53c16bb73ab97b8a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>MC_CLEAR</b>: 1</td></tr>
<tr class="memdesc:af2582a9262a72edb53c16bb73ab97b8a"><td class="mdescLeft">&#160;</td><td class="mdescRight">VERW instruction clears <a class="el" href="../../d7/dfa/namespaceCPU.html" title="CPU related functions.">CPU</a> buffers.  <a href="../../d7/da2/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d345_1_1_0d414.html#af2582a9262a72edb53c16bb73ab97b8a">More...</a><br /></td></tr>
<tr class="separator:af2582a9262a72edb53c16bb73ab97b8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7c0e28db5eefbb6070b6d79f100b3635"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>TSX_FORCE_ABORT</b>: 1</td></tr>
<tr class="memdesc:a7c0e28db5eefbb6070b6d79f100b3635"><td class="mdescLeft">&#160;</td><td class="mdescRight">All TSX transactions are aborted.  <a href="../../d7/da2/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d345_1_1_0d414.html#a7c0e28db5eefbb6070b6d79f100b3635">More...</a><br /></td></tr>
<tr class="separator:a7c0e28db5eefbb6070b6d79f100b3635"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a53df16bceb1de093125d56cc1a93e894"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved2</b>: 1</td></tr>
<tr class="memdesc:a53df16bceb1de093125d56cc1a93e894"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d7/da2/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d345_1_1_0d414.html#a53df16bceb1de093125d56cc1a93e894">More...</a><br /></td></tr>
<tr class="separator:a53df16bceb1de093125d56cc1a93e894"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac8d94b93cfd83e1bae0dc03704289d8f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>TsxForceAbortMsr</b>: 1</td></tr>
<tr class="memdesc:ac8d94b93cfd83e1bae0dc03704289d8f"><td class="mdescLeft">&#160;</td><td class="mdescRight">TSX_FORCE_ABORT MSR is available.  <a href="../../d7/da2/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d345_1_1_0d414.html#ac8d94b93cfd83e1bae0dc03704289d8f">More...</a><br /></td></tr>
<tr class="separator:ac8d94b93cfd83e1bae0dc03704289d8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3c44f176ab16272c28c1eb2638b58821"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SERIALIZE</b>: 1</td></tr>
<tr class="memdesc:a3c44f176ab16272c28c1eb2638b58821"><td class="mdescLeft">&#160;</td><td class="mdescRight">SERIALIZE.  <a href="../../d7/da2/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d345_1_1_0d414.html#a3c44f176ab16272c28c1eb2638b58821">More...</a><br /></td></tr>
<tr class="separator:a3c44f176ab16272c28c1eb2638b58821"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab7c4f1169dfc537ef54f7723ee3e11f9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>HYBRID</b>: 1</td></tr>
<tr class="memdesc:ab7c4f1169dfc537ef54f7723ee3e11f9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mixture of <a class="el" href="../../d7/dfa/namespaceCPU.html" title="CPU related functions.">CPU</a> types in processor topology.  <a href="../../d7/da2/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d345_1_1_0d414.html#ab7c4f1169dfc537ef54f7723ee3e11f9">More...</a><br /></td></tr>
<tr class="separator:ab7c4f1169dfc537ef54f7723ee3e11f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae1728bf6391e70d8b1a4e796b1f0a62b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>TSXLDTRK</b>: 1</td></tr>
<tr class="memdesc:ae1728bf6391e70d8b1a4e796b1f0a62b"><td class="mdescLeft">&#160;</td><td class="mdescRight">TSXLDTRK.  <a href="../../d7/da2/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d345_1_1_0d414.html#ae1728bf6391e70d8b1a4e796b1f0a62b">More...</a><br /></td></tr>
<tr class="separator:ae1728bf6391e70d8b1a4e796b1f0a62b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a573862fd20980511f620625a97328f63"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved3</b>: 1</td></tr>
<tr class="memdesc:a573862fd20980511f620625a97328f63"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d7/da2/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d345_1_1_0d414.html#a573862fd20980511f620625a97328f63">More...</a><br /></td></tr>
<tr class="separator:a573862fd20980511f620625a97328f63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3539ead18431737c1b27ef64a1716a74"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>PCONFIG</b>: 1</td></tr>
<tr class="memdesc:a3539ead18431737c1b27ef64a1716a74"><td class="mdescLeft">&#160;</td><td class="mdescRight">Platform configuration for <a class="el" href="../../d3/d97/namespaceMemory.html">Memory</a> Encryption Technologies Instrctuions.  <a href="../../d7/da2/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d345_1_1_0d414.html#a3539ead18431737c1b27ef64a1716a74">More...</a><br /></td></tr>
<tr class="separator:a3539ead18431737c1b27ef64a1716a74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa18e16d022bf38916ad0f52712e2a9fa"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>LBR</b>: 1</td></tr>
<tr class="memdesc:aa18e16d022bf38916ad0f52712e2a9fa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Architectural Last Branch Records.  <a href="../../d7/da2/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d345_1_1_0d414.html#aa18e16d022bf38916ad0f52712e2a9fa">More...</a><br /></td></tr>
<tr class="separator:aa18e16d022bf38916ad0f52712e2a9fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a37cf96f73c053fd6c64c148c83a8cea6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>CET_IBT</b>: 1</td></tr>
<tr class="memdesc:a37cf96f73c053fd6c64c148c83a8cea6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Control flow enforcement (CET) indirect branch tracking.  <a href="../../d7/da2/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d345_1_1_0d414.html#a37cf96f73c053fd6c64c148c83a8cea6">More...</a><br /></td></tr>
<tr class="separator:a37cf96f73c053fd6c64c148c83a8cea6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a81cef0983660d03cce8d5752bb1af43c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved4</b>: 1</td></tr>
<tr class="memdesc:a81cef0983660d03cce8d5752bb1af43c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d7/da2/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d345_1_1_0d414.html#a81cef0983660d03cce8d5752bb1af43c">More...</a><br /></td></tr>
<tr class="separator:a81cef0983660d03cce8d5752bb1af43c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a65ebe0be8e9162aa074b2e714b92002f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AMX_BF16</b>: 1</td></tr>
<tr class="memdesc:a65ebe0be8e9162aa074b2e714b92002f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Tile computation on bfloat16 numbers.  <a href="../../d7/da2/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d345_1_1_0d414.html#a65ebe0be8e9162aa074b2e714b92002f">More...</a><br /></td></tr>
<tr class="separator:a65ebe0be8e9162aa074b2e714b92002f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a39af3ddcd368e08c2dac8411602693ee"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512_FP16</b>: 1</td></tr>
<tr class="memdesc:a39af3ddcd368e08c2dac8411602693ee"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX512-FP16 half-precision floating-point instructions.  <a href="../../d7/da2/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d345_1_1_0d414.html#a39af3ddcd368e08c2dac8411602693ee">More...</a><br /></td></tr>
<tr class="separator:a39af3ddcd368e08c2dac8411602693ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6cbb9d2cd906ae49b2ecc9e8c56fa72a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AMX_TILE</b>: 1</td></tr>
<tr class="memdesc:a6cbb9d2cd906ae49b2ecc9e8c56fa72a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Tile architecture.  <a href="../../d7/da2/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d345_1_1_0d414.html#a6cbb9d2cd906ae49b2ecc9e8c56fa72a">More...</a><br /></td></tr>
<tr class="separator:a6cbb9d2cd906ae49b2ecc9e8c56fa72a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a92ab6b86bd97816af27ce593f81e8ddc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AMX_INT8</b>: 1</td></tr>
<tr class="memdesc:a92ab6b86bd97816af27ce593f81e8ddc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Tile computation on 8-bit integers.  <a href="../../d7/da2/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d345_1_1_0d414.html#a92ab6b86bd97816af27ce593f81e8ddc">More...</a><br /></td></tr>
<tr class="separator:a92ab6b86bd97816af27ce593f81e8ddc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af8924fdac8559724dd93ba97685f9a96"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SPEC_CTRL</b>: 1</td></tr>
<tr class="memdesc:af8924fdac8559724dd93ba97685f9a96"><td class="mdescLeft">&#160;</td><td class="mdescRight">Speculation Control, part of Indirect Branch Control (IBC): Indirect Branch Restricted Speculation (IBRS) and Indirect Branch Prediction Barrier (IBPB)  <a href="../../d7/da2/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d345_1_1_0d414.html#af8924fdac8559724dd93ba97685f9a96">More...</a><br /></td></tr>
<tr class="separator:af8924fdac8559724dd93ba97685f9a96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada684c9039db249f6f95513f86ef223b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>STIBP</b>: 1</td></tr>
<tr class="memdesc:ada684c9039db249f6f95513f86ef223b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Single Thread Indirect Branch Predictor, part of IBC.  <a href="../../d7/da2/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d345_1_1_0d414.html#ada684c9039db249f6f95513f86ef223b">More...</a><br /></td></tr>
<tr class="separator:ada684c9039db249f6f95513f86ef223b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6067b314ae8378a986639ad9f1028701"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>L1D_FLUSH</b>: 1</td></tr>
<tr class="memdesc:a6067b314ae8378a986639ad9f1028701"><td class="mdescLeft">&#160;</td><td class="mdescRight">IA32_FLUSH_CMD MSR.  <a href="../../d7/da2/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d345_1_1_0d414.html#a6067b314ae8378a986639ad9f1028701">More...</a><br /></td></tr>
<tr class="separator:a6067b314ae8378a986639ad9f1028701"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad409c834cb4371ff37dd1e2c25ea3f49"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>ArchCapabilities</b>: 1</td></tr>
<tr class="memdesc:ad409c834cb4371ff37dd1e2c25ea3f49"><td class="mdescLeft">&#160;</td><td class="mdescRight">IA32_ARCH_CAPABILITIES (lists speculative side channel mitigations.  <a href="../../d7/da2/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d345_1_1_0d414.html#ad409c834cb4371ff37dd1e2c25ea3f49">More...</a><br /></td></tr>
<tr class="separator:ad409c834cb4371ff37dd1e2c25ea3f49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4c360036d0b8faab410ea0e031f066b0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>CoreCapabilities</b>: 1</td></tr>
<tr class="memdesc:a4c360036d0b8faab410ea0e031f066b0"><td class="mdescLeft">&#160;</td><td class="mdescRight">IA32_CORE_CAPABILITIES MSR (lists model-specific core capabilities)  <a href="../../d7/da2/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d345_1_1_0d414.html#a4c360036d0b8faab410ea0e031f066b0">More...</a><br /></td></tr>
<tr class="separator:a4c360036d0b8faab410ea0e031f066b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7d4b0a3d12c3e26f46fa843256ecd9d2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SSBD</b>: 1</td></tr>
<tr class="memdesc:a7d4b0a3d12c3e26f46fa843256ecd9d2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Speculative Store Bypass Disable, as mitigation for Speculative Store Bypass (IA32_SPEC_CTRL)  <a href="../../d7/da2/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d345_1_1_0d414.html#a7d4b0a3d12c3e26f46fa843256ecd9d2">More...</a><br /></td></tr>
<tr class="separator:a7d4b0a3d12c3e26f46fa843256ecd9d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5dbcdc84f219ec6ef580d2a921b3b178"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a5dbcdc84f219ec6ef580d2a921b3b178"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abec6bfcf47ba2aab15553d29d085884a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d48/cpuid__amd_8hpp.html#a21fd4735acfa92806734ecf28ef975c5">cpuid_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>raw</b></td></tr>
<tr class="separator:abec6bfcf47ba2aab15553d29d085884a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6433acc17ddf24ad9c20766a7e5cdd22"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#a6433acc17ddf24ad9c20766a7e5cdd22">EDX</a></td></tr>
<tr class="separator:a6433acc17ddf24ad9c20766a7e5cdd22"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Extended feature flags enumeration. </p>

<p class="definition">Definition at line <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00495">495</a> of file <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html">cpuid_intel.hpp</a>.</p>
</div><h2 class="groupheader">Member Function Documentation</h2>
<a id="af15a39e54d1b2ca7c70d779f214700db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af15a39e54d1b2ca7c70d779f214700db">&#9670;&nbsp;</a></span>Get()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d6/de6/include_2types_8h.html#a6034e8cd4bcd5bacfd060abd01bbd8a8">__always_inline</a> void CPU::x86::Intel::CPUID0x00000007_0::Get </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00497">497</a> of file <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html">cpuid_intel.hpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;                {</div>
<div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;<span class="preprocessor">#if defined(a86)</span></div>
<div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;                    <a class="code" href="../../d7/dfa/Multiboot64bitMap_8cpp.html#ab17ab6407b8950c89ba3ff3b4919200b">asmv</a>(<span class="stringliteral">&quot;cpuid&quot;</span></div>
<div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;                         : <span class="stringliteral">&quot;=a&quot;</span>(<a class="code" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#a7b41cb930b17abf11d9c393676e643d0">EAX</a>.raw), <span class="stringliteral">&quot;=b&quot;</span>(<a class="code" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#abb0107f935c8f422f85dabf299ccc059">EBX</a>.raw), <span class="stringliteral">&quot;=c&quot;</span>(<a class="code" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#af84457cbd2d387a393b79f1a74f75e7b">ECX</a>.raw), <span class="stringliteral">&quot;=d&quot;</span>(<a class="code" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#a6433acc17ddf24ad9c20766a7e5cdd22">EDX</a>.raw)</div>
<div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;                         : <span class="stringliteral">&quot;a&quot;</span>(0x7), <span class="stringliteral">&quot;c&quot;</span>(0x0)); <span class="comment">/* FIXME */</span></div>
<div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;<span class="preprocessor">#endif </span><span class="comment">// a64 || a32</span></div>
<div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;                }</div>
<div class="ttc" id="aMultiboot64bitMap_8cpp_html_ab17ab6407b8950c89ba3ff3b4919200b"><div class="ttname"><a href="../../d7/dfa/Multiboot64bitMap_8cpp.html#ab17ab6407b8950c89ba3ff3b4919200b">asmv</a></div><div class="ttdeci">asmv(&quot;invlpg (%0)&quot; ::&quot;r&quot;(VirtualAddress) :&quot;memory&quot;)</div></div>
<div class="ttc" id="astructCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_html_a6433acc17ddf24ad9c20766a7e5cdd22"><div class="ttname"><a href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#a6433acc17ddf24ad9c20766a7e5cdd22">CPU::x86::Intel::CPUID0x00000007_0::EDX</a></div><div class="ttdeci">union CPU::x86::Intel::CPUID0x00000007_0::@345 EDX</div></div>
<div class="ttc" id="astructCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_html_a7b41cb930b17abf11d9c393676e643d0"><div class="ttname"><a href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#a7b41cb930b17abf11d9c393676e643d0">CPU::x86::Intel::CPUID0x00000007_0::EAX</a></div><div class="ttdeci">union CPU::x86::Intel::CPUID0x00000007_0::@331 EAX</div></div>
<div class="ttc" id="astructCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_html_abb0107f935c8f422f85dabf299ccc059"><div class="ttname"><a href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#abb0107f935c8f422f85dabf299ccc059">CPU::x86::Intel::CPUID0x00000007_0::EBX</a></div><div class="ttdeci">union CPU::x86::Intel::CPUID0x00000007_0::@333 EBX</div></div>
<div class="ttc" id="astructCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_html_af84457cbd2d387a393b79f1a74f75e7b"><div class="ttname"><a href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#af84457cbd2d387a393b79f1a74f75e7b">CPU::x86::Intel::CPUID0x00000007_0::ECX</a></div><div class="ttdeci">union CPU::x86::Intel::CPUID0x00000007_0::@337 ECX</div></div>
</div><!-- fragment -->
<p class="reference">References <a class="el" href="../../d7/dfa/Multiboot64bitMap_8cpp.html#ab17ab6407b8950c89ba3ff3b4919200b">asmv()</a>, <a class="el" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#a7b41cb930b17abf11d9c393676e643d0">EAX</a>, <a class="el" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#abb0107f935c8f422f85dabf299ccc059">EBX</a>, <a class="el" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#af84457cbd2d387a393b79f1a74f75e7b">ECX</a>, and <a class="el" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#a6433acc17ddf24ad9c20766a7e5cdd22">EDX</a>.</p>

<p class="reference">Referenced by <a class="el" href="../../d7/d8d/CPU_8cpp_source.html#l00202">CPU::InitializeFeatures()</a>.</p>

</div>
</div>
<h2 class="groupheader">Field Documentation</h2>
<a id="a7b41cb930b17abf11d9c393676e643d0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7b41cb930b17abf11d9c393676e643d0">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }  CPU::x86::Intel::CPUID0x00000007_0::EAX</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00497">Get()</a>.</p>

</div>
</div>
<a id="abb0107f935c8f422f85dabf299ccc059"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abb0107f935c8f422f85dabf299ccc059">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }  CPU::x86::Intel::CPUID0x00000007_0::EBX</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00497">Get()</a>, and <a class="el" href="../../d7/d8d/CPU_8cpp_source.html#l00202">CPU::InitializeFeatures()</a>.</p>

</div>
</div>
<a id="af84457cbd2d387a393b79f1a74f75e7b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af84457cbd2d387a393b79f1a74f75e7b">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }  CPU::x86::Intel::CPUID0x00000007_0::ECX</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00497">Get()</a>, and <a class="el" href="../../d7/d8d/CPU_8cpp_source.html#l00202">CPU::InitializeFeatures()</a>.</p>

</div>
</div>
<a id="a6433acc17ddf24ad9c20766a7e5cdd22"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6433acc17ddf24ad9c20766a7e5cdd22">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }  CPU::x86::Intel::CPUID0x00000007_0::EDX</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00497">Get()</a>.</p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>Kernel/include/cpu/x86/<a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html">cpuid_intel.hpp</a></li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="../../d7/dfa/namespaceCPU.html">CPU</a></li><li class="navelem"><a class="el" href="../../d7/df8/namespaceCPU_1_1x86.html">x86</a></li><li class="navelem"><a class="el" href="../../d0/db7/namespaceCPU_1_1x86_1_1Intel.html">Intel</a></li><li class="navelem"><a class="el" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html">CPUID0x00000007_0</a></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="../../doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1 </li>
  </ul>
</div>
</body>
</html>
