TimeQuest Timing Analyzer report for lab11
Mon Jun  5 18:25:38 2017
Quartus II 32-bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'freqdiv:CLOCKDIVISOR|tmpclk'
 12. Slow Model Setup: 'KEY[0]'
 13. Slow Model Setup: 'CLOCK_50'
 14. Slow Model Hold: 'CLOCK_50'
 15. Slow Model Hold: 'freqdiv:CLOCKDIVISOR|tmpclk'
 16. Slow Model Hold: 'KEY[0]'
 17. Slow Model Minimum Pulse Width: 'freqdiv:CLOCKDIVISOR|tmpclk'
 18. Slow Model Minimum Pulse Width: 'KEY[0]'
 19. Slow Model Minimum Pulse Width: 'CLOCK_50'
 20. Setup Times
 21. Hold Times
 22. Clock to Output Times
 23. Minimum Clock to Output Times
 24. Fast Model Setup Summary
 25. Fast Model Hold Summary
 26. Fast Model Recovery Summary
 27. Fast Model Removal Summary
 28. Fast Model Minimum Pulse Width Summary
 29. Fast Model Setup: 'freqdiv:CLOCKDIVISOR|tmpclk'
 30. Fast Model Setup: 'KEY[0]'
 31. Fast Model Setup: 'CLOCK_50'
 32. Fast Model Hold: 'CLOCK_50'
 33. Fast Model Hold: 'freqdiv:CLOCKDIVISOR|tmpclk'
 34. Fast Model Hold: 'KEY[0]'
 35. Fast Model Minimum Pulse Width: 'KEY[0]'
 36. Fast Model Minimum Pulse Width: 'freqdiv:CLOCKDIVISOR|tmpclk'
 37. Fast Model Minimum Pulse Width: 'CLOCK_50'
 38. Setup Times
 39. Hold Times
 40. Clock to Output Times
 41. Minimum Clock to Output Times
 42. Multicorner Timing Analysis Summary
 43. Setup Times
 44. Hold Times
 45. Clock to Output Times
 46. Minimum Clock to Output Times
 47. Setup Transfers
 48. Hold Transfers
 49. Report TCCS
 50. Report RSKM
 51. Unconstrained Paths
 52. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; lab11                                                             ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C20F484C7                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                   ;
+-----------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------------+
; Clock Name                  ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                         ;
+-----------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------------+
; CLOCK_50                    ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLOCK_50 }                    ;
; freqdiv:CLOCKDIVISOR|tmpclk ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { freqdiv:CLOCKDIVISOR|tmpclk } ;
; KEY[0]                      ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { KEY[0] }                      ;
+-----------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------------+


+------------------------------------------------------------------+
; Slow Model Fmax Summary                                          ;
+-----------+-----------------+-----------------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name                  ; Note ;
+-----------+-----------------+-----------------------------+------+
; 69.78 MHz ; 69.78 MHz       ; KEY[0]                      ;      ;
; 78.88 MHz ; 78.88 MHz       ; freqdiv:CLOCKDIVISOR|tmpclk ;      ;
+-----------+-----------------+-----------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------+
; Slow Model Setup Summary                              ;
+-----------------------------+---------+---------------+
; Clock                       ; Slack   ; End Point TNS ;
+-----------------------------+---------+---------------+
; freqdiv:CLOCKDIVISOR|tmpclk ; -20.987 ; -10340.607    ;
; KEY[0]                      ; -13.331 ; -4672.183     ;
; CLOCK_50                    ; 2.116   ; 0.000         ;
+-----------------------------+---------+---------------+


+------------------------------------------------------+
; Slow Model Hold Summary                              ;
+-----------------------------+--------+---------------+
; Clock                       ; Slack  ; End Point TNS ;
+-----------------------------+--------+---------------+
; CLOCK_50                    ; -1.864 ; -1.864        ;
; freqdiv:CLOCKDIVISOR|tmpclk ; 0.445  ; 0.000         ;
; KEY[0]                      ; 0.591  ; 0.000         ;
+-----------------------------+--------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary               ;
+-----------------------------+--------+---------------+
; Clock                       ; Slack  ; End Point TNS ;
+-----------------------------+--------+---------------+
; freqdiv:CLOCKDIVISOR|tmpclk ; -2.064 ; -2762.894     ;
; KEY[0]                      ; -2.064 ; -818.959      ;
; CLOCK_50                    ; -1.631 ; -2.853        ;
+-----------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'freqdiv:CLOCKDIVISOR|tmpclk'                                                                                                                                                                                                                                                      ;
+---------+------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------------------+--------------+------------+------------+
; Slack   ; From Node                                            ; To Node                                                                                                                                       ; Launch Clock ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+---------+------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------------------+--------------+------------+------------+
; -20.987 ; processor:m1ps|reg:IR|dataout[11]                    ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY2|altsyncram:data_rtl_0|altsyncram_sue1:auto_generated|ram_block1a0~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -1.539     ; 19.908     ;
; -20.964 ; processor:m1ps|bank:inst4|reg:\g1:6:regs|dataout[0]  ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY2|altsyncram:data_rtl_0|altsyncram_sue1:auto_generated|ram_block1a0~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -1.605     ; 19.819     ;
; -20.825 ; processor:m1ps|reg:IR|dataout[11]                    ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY1|altsyncram:data_rtl_0|altsyncram_85f1:auto_generated|ram_block1a6~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -1.561     ; 19.724     ;
; -20.821 ; processor:m1ps|reg:IR|dataout[11]                    ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY2|altsyncram:data_rtl_0|altsyncram_sue1:auto_generated|ram_block1a6~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -1.570     ; 19.711     ;
; -20.802 ; processor:m1ps|bank:inst4|reg:\g1:6:regs|dataout[0]  ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY1|altsyncram:data_rtl_0|altsyncram_85f1:auto_generated|ram_block1a6~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -1.627     ; 19.635     ;
; -20.798 ; processor:m1ps|bank:inst4|reg:\g1:6:regs|dataout[0]  ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY2|altsyncram:data_rtl_0|altsyncram_sue1:auto_generated|ram_block1a6~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -1.636     ; 19.622     ;
; -20.727 ; processor:m1ps|reg:IR|dataout[12]                    ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY2|altsyncram:data_rtl_0|altsyncram_sue1:auto_generated|ram_block1a0~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -1.539     ; 19.648     ;
; -20.574 ; processor:m1ps|bank:inst4|reg:\g1:6:regs|dataout[2]  ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY2|altsyncram:data_rtl_0|altsyncram_sue1:auto_generated|ram_block1a0~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -1.639     ; 19.395     ;
; -20.565 ; processor:m1ps|reg:IR|dataout[12]                    ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY1|altsyncram:data_rtl_0|altsyncram_85f1:auto_generated|ram_block1a6~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -1.561     ; 19.464     ;
; -20.561 ; processor:m1ps|reg:IR|dataout[12]                    ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY2|altsyncram:data_rtl_0|altsyncram_sue1:auto_generated|ram_block1a6~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -1.570     ; 19.451     ;
; -20.542 ; processor:m1ps|bank:inst4|reg:\g1:5:regs|dataout[1]  ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY2|altsyncram:data_rtl_0|altsyncram_sue1:auto_generated|ram_block1a0~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -1.658     ; 19.344     ;
; -20.467 ; processor:m1ps|reg:IR|dataout[11]                    ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY1|altsyncram:data_rtl_0|altsyncram_85f1:auto_generated|ram_block1a2~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -1.544     ; 19.383     ;
; -20.459 ; processor:m1ps|reg:IR|dataout[11]                    ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY1|altsyncram:data_rtl_0|altsyncram_85f1:auto_generated|ram_block1a3~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -1.551     ; 19.368     ;
; -20.456 ; processor:m1ps|bank:inst4|reg:\g1:4:regs|dataout[4]  ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY2|altsyncram:data_rtl_0|altsyncram_sue1:auto_generated|ram_block1a0~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -1.614     ; 19.302     ;
; -20.449 ; processor:m1ps|reg:IR|dataout[11]                    ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY2|altsyncram:data_rtl_0|altsyncram_sue1:auto_generated|ram_block1a2~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -1.552     ; 19.357     ;
; -20.444 ; processor:m1ps|bank:inst4|reg:\g1:6:regs|dataout[0]  ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY1|altsyncram:data_rtl_0|altsyncram_85f1:auto_generated|ram_block1a2~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -1.610     ; 19.294     ;
; -20.441 ; processor:m1ps|reg:IR|dataout[11]                    ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY2|altsyncram:data_rtl_0|altsyncram_sue1:auto_generated|ram_block1a1~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -1.549     ; 19.352     ;
; -20.436 ; processor:m1ps|bank:inst4|reg:\g1:6:regs|dataout[0]  ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY1|altsyncram:data_rtl_0|altsyncram_85f1:auto_generated|ram_block1a3~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -1.617     ; 19.279     ;
; -20.426 ; processor:m1ps|bank:inst4|reg:\g1:6:regs|dataout[0]  ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY2|altsyncram:data_rtl_0|altsyncram_sue1:auto_generated|ram_block1a2~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -1.618     ; 19.268     ;
; -20.418 ; processor:m1ps|bank:inst4|reg:\g1:6:regs|dataout[0]  ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY2|altsyncram:data_rtl_0|altsyncram_sue1:auto_generated|ram_block1a1~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -1.615     ; 19.263     ;
; -20.417 ; processor:m1ps|bank:inst4|reg:\g1:5:regs|dataout[11] ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY2|altsyncram:data_rtl_0|altsyncram_sue1:auto_generated|ram_block1a0~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -1.743     ; 19.134     ;
; -20.412 ; processor:m1ps|bank:inst4|reg:\g1:6:regs|dataout[2]  ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY1|altsyncram:data_rtl_0|altsyncram_85f1:auto_generated|ram_block1a6~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -1.661     ; 19.211     ;
; -20.408 ; processor:m1ps|bank:inst4|reg:\g1:6:regs|dataout[2]  ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY2|altsyncram:data_rtl_0|altsyncram_sue1:auto_generated|ram_block1a6~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -1.670     ; 19.198     ;
; -20.380 ; processor:m1ps|bank:inst4|reg:\g1:5:regs|dataout[1]  ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY1|altsyncram:data_rtl_0|altsyncram_85f1:auto_generated|ram_block1a6~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -1.680     ; 19.160     ;
; -20.376 ; processor:m1ps|bank:inst4|reg:\g1:5:regs|dataout[1]  ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY2|altsyncram:data_rtl_0|altsyncram_sue1:auto_generated|ram_block1a6~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -1.689     ; 19.147     ;
; -20.364 ; processor:m1ps|reg:IR|dataout[11]                    ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY1|altsyncram:data_rtl_0|altsyncram_85f1:auto_generated|ram_block1a4~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -1.555     ; 19.269     ;
; -20.341 ; processor:m1ps|bank:inst4|reg:\g1:6:regs|dataout[0]  ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY1|altsyncram:data_rtl_0|altsyncram_85f1:auto_generated|ram_block1a4~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -1.621     ; 19.180     ;
; -20.294 ; processor:m1ps|bank:inst4|reg:\g1:4:regs|dataout[4]  ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY1|altsyncram:data_rtl_0|altsyncram_85f1:auto_generated|ram_block1a6~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -1.636     ; 19.118     ;
; -20.290 ; processor:m1ps|bank:inst4|reg:\g1:4:regs|dataout[4]  ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY2|altsyncram:data_rtl_0|altsyncram_sue1:auto_generated|ram_block1a6~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -1.645     ; 19.105     ;
; -20.255 ; processor:m1ps|bank:inst4|reg:\g1:5:regs|dataout[11] ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY1|altsyncram:data_rtl_0|altsyncram_85f1:auto_generated|ram_block1a6~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -1.765     ; 18.950     ;
; -20.251 ; processor:m1ps|bank:inst4|reg:\g1:5:regs|dataout[11] ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY2|altsyncram:data_rtl_0|altsyncram_sue1:auto_generated|ram_block1a6~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -1.774     ; 18.937     ;
; -20.207 ; processor:m1ps|reg:IR|dataout[12]                    ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY1|altsyncram:data_rtl_0|altsyncram_85f1:auto_generated|ram_block1a2~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -1.544     ; 19.123     ;
; -20.199 ; processor:m1ps|reg:IR|dataout[12]                    ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY1|altsyncram:data_rtl_0|altsyncram_85f1:auto_generated|ram_block1a3~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -1.551     ; 19.108     ;
; -20.189 ; processor:m1ps|reg:IR|dataout[12]                    ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY2|altsyncram:data_rtl_0|altsyncram_sue1:auto_generated|ram_block1a2~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -1.552     ; 19.097     ;
; -20.181 ; processor:m1ps|reg:IR|dataout[12]                    ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY2|altsyncram:data_rtl_0|altsyncram_sue1:auto_generated|ram_block1a1~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -1.549     ; 19.092     ;
; -20.123 ; processor:m1ps|reg:IR|dataout[11]                    ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY1|altsyncram:data_rtl_0|altsyncram_85f1:auto_generated|ram_block1a0~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -1.547     ; 19.036     ;
; -20.110 ; processor:m1ps|reg:IR|dataout[11]                    ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY1|altsyncram:data_rtl_0|altsyncram_85f1:auto_generated|ram_block1a1~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -1.545     ; 19.025     ;
; -20.104 ; processor:m1ps|reg:IR|dataout[12]                    ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY1|altsyncram:data_rtl_0|altsyncram_85f1:auto_generated|ram_block1a4~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -1.555     ; 19.009     ;
; -20.100 ; processor:m1ps|bank:inst4|reg:\g1:6:regs|dataout[0]  ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY1|altsyncram:data_rtl_0|altsyncram_85f1:auto_generated|ram_block1a0~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -1.613     ; 18.947     ;
; -20.098 ; processor:m1ps|reg:IR|dataout[11]                    ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY2|altsyncram:data_rtl_0|altsyncram_sue1:auto_generated|ram_block1a3~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -1.556     ; 19.002     ;
; -20.093 ; processor:m1ps|bank:inst4|reg:\g1:5:regs|dataout[3]  ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY2|altsyncram:data_rtl_0|altsyncram_sue1:auto_generated|ram_block1a0~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -1.743     ; 18.810     ;
; -20.087 ; processor:m1ps|bank:inst4|reg:\g1:6:regs|dataout[0]  ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY1|altsyncram:data_rtl_0|altsyncram_85f1:auto_generated|ram_block1a1~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -1.611     ; 18.936     ;
; -20.075 ; processor:m1ps|bank:inst4|reg:\g1:6:regs|dataout[0]  ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY2|altsyncram:data_rtl_0|altsyncram_sue1:auto_generated|ram_block1a3~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -1.622     ; 18.913     ;
; -20.074 ; processor:m1ps|bank:inst4|reg:\g1:5:regs|dataout[5]  ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY2|altsyncram:data_rtl_0|altsyncram_sue1:auto_generated|ram_block1a0~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -1.658     ; 18.876     ;
; -20.054 ; processor:m1ps|bank:inst4|reg:\g1:6:regs|dataout[2]  ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY1|altsyncram:data_rtl_0|altsyncram_85f1:auto_generated|ram_block1a2~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -1.644     ; 18.870     ;
; -20.046 ; processor:m1ps|bank:inst4|reg:\g1:6:regs|dataout[2]  ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY1|altsyncram:data_rtl_0|altsyncram_85f1:auto_generated|ram_block1a3~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -1.651     ; 18.855     ;
; -20.036 ; processor:m1ps|bank:inst4|reg:\g1:6:regs|dataout[2]  ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY2|altsyncram:data_rtl_0|altsyncram_sue1:auto_generated|ram_block1a2~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -1.652     ; 18.844     ;
; -20.028 ; processor:m1ps|bank:inst4|reg:\g1:6:regs|dataout[2]  ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY2|altsyncram:data_rtl_0|altsyncram_sue1:auto_generated|ram_block1a1~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -1.649     ; 18.839     ;
; -20.027 ; processor:m1ps|reg:IR|dataout[11]                    ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY1|altsyncram:data_rtl_0|altsyncram_85f1:auto_generated|ram_block1a5~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -1.548     ; 18.939     ;
; -20.022 ; processor:m1ps|bank:inst4|reg:\g1:5:regs|dataout[1]  ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY1|altsyncram:data_rtl_0|altsyncram_85f1:auto_generated|ram_block1a2~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -1.663     ; 18.819     ;
; -20.019 ; processor:m1ps|reg:IR|dataout[11]                    ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY2|altsyncram:data_rtl_0|altsyncram_sue1:auto_generated|ram_block1a5~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -1.562     ; 18.917     ;
; -20.015 ; processor:m1ps|reg:IR|dataout[11]                    ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY2|altsyncram:data_rtl_0|altsyncram_sue1:auto_generated|ram_block1a4~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -1.546     ; 18.929     ;
; -20.014 ; processor:m1ps|bank:inst4|reg:\g1:5:regs|dataout[1]  ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY1|altsyncram:data_rtl_0|altsyncram_85f1:auto_generated|ram_block1a3~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -1.670     ; 18.804     ;
; -20.004 ; processor:m1ps|bank:inst4|reg:\g1:5:regs|dataout[1]  ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY2|altsyncram:data_rtl_0|altsyncram_sue1:auto_generated|ram_block1a2~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -1.671     ; 18.793     ;
; -20.004 ; processor:m1ps|bank:inst4|reg:\g1:6:regs|dataout[0]  ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY1|altsyncram:data_rtl_0|altsyncram_85f1:auto_generated|ram_block1a5~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -1.614     ; 18.850     ;
; -19.996 ; processor:m1ps|bank:inst4|reg:\g1:5:regs|dataout[1]  ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY2|altsyncram:data_rtl_0|altsyncram_sue1:auto_generated|ram_block1a1~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -1.668     ; 18.788     ;
; -19.996 ; processor:m1ps|bank:inst4|reg:\g1:6:regs|dataout[0]  ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY2|altsyncram:data_rtl_0|altsyncram_sue1:auto_generated|ram_block1a5~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -1.628     ; 18.828     ;
; -19.992 ; processor:m1ps|bank:inst4|reg:\g1:6:regs|dataout[0]  ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY2|altsyncram:data_rtl_0|altsyncram_sue1:auto_generated|ram_block1a4~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -1.612     ; 18.840     ;
; -19.989 ; processor:m1ps|bank:inst4|reg:\g1:7:regs|dataout[8]  ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY2|altsyncram:data_rtl_0|altsyncram_sue1:auto_generated|ram_block1a0~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -1.820     ; 18.629     ;
; -19.959 ; processor:m1ps|bank:inst4|reg:\g1:5:regs|dataout[9]  ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY2|altsyncram:data_rtl_0|altsyncram_sue1:auto_generated|ram_block1a0~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -1.743     ; 18.676     ;
; -19.951 ; processor:m1ps|bank:inst4|reg:\g1:6:regs|dataout[2]  ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY1|altsyncram:data_rtl_0|altsyncram_85f1:auto_generated|ram_block1a4~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -1.655     ; 18.756     ;
; -19.936 ; processor:m1ps|bank:inst4|reg:\g1:4:regs|dataout[4]  ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY1|altsyncram:data_rtl_0|altsyncram_85f1:auto_generated|ram_block1a2~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -1.619     ; 18.777     ;
; -19.931 ; processor:m1ps|bank:inst4|reg:\g1:5:regs|dataout[3]  ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY1|altsyncram:data_rtl_0|altsyncram_85f1:auto_generated|ram_block1a6~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -1.765     ; 18.626     ;
; -19.928 ; processor:m1ps|bank:inst4|reg:\g1:4:regs|dataout[4]  ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY1|altsyncram:data_rtl_0|altsyncram_85f1:auto_generated|ram_block1a3~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -1.626     ; 18.762     ;
; -19.927 ; processor:m1ps|bank:inst4|reg:\g1:5:regs|dataout[3]  ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY2|altsyncram:data_rtl_0|altsyncram_sue1:auto_generated|ram_block1a6~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -1.774     ; 18.613     ;
; -19.919 ; processor:m1ps|bank:inst4|reg:\g1:5:regs|dataout[1]  ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY1|altsyncram:data_rtl_0|altsyncram_85f1:auto_generated|ram_block1a4~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -1.674     ; 18.705     ;
; -19.918 ; processor:m1ps|bank:inst4|reg:\g1:4:regs|dataout[4]  ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY2|altsyncram:data_rtl_0|altsyncram_sue1:auto_generated|ram_block1a2~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -1.627     ; 18.751     ;
; -19.912 ; processor:m1ps|bank:inst4|reg:\g1:5:regs|dataout[5]  ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY1|altsyncram:data_rtl_0|altsyncram_85f1:auto_generated|ram_block1a6~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -1.680     ; 18.692     ;
; -19.910 ; processor:m1ps|bank:inst4|reg:\g1:4:regs|dataout[4]  ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY2|altsyncram:data_rtl_0|altsyncram_sue1:auto_generated|ram_block1a1~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -1.624     ; 18.746     ;
; -19.908 ; processor:m1ps|bank:inst4|reg:\g1:5:regs|dataout[5]  ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY2|altsyncram:data_rtl_0|altsyncram_sue1:auto_generated|ram_block1a6~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -1.689     ; 18.679     ;
; -19.897 ; processor:m1ps|bank:inst4|reg:\g1:5:regs|dataout[11] ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY1|altsyncram:data_rtl_0|altsyncram_85f1:auto_generated|ram_block1a2~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -1.748     ; 18.609     ;
; -19.889 ; processor:m1ps|bank:inst4|reg:\g1:5:regs|dataout[11] ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY1|altsyncram:data_rtl_0|altsyncram_85f1:auto_generated|ram_block1a3~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -1.755     ; 18.594     ;
; -19.879 ; processor:m1ps|bank:inst4|reg:\g1:5:regs|dataout[11] ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY2|altsyncram:data_rtl_0|altsyncram_sue1:auto_generated|ram_block1a2~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -1.756     ; 18.583     ;
; -19.875 ; processor:m1ps|bank:inst4|reg:\g1:4:regs|dataout[0]  ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY2|altsyncram:data_rtl_0|altsyncram_sue1:auto_generated|ram_block1a0~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -1.614     ; 18.721     ;
; -19.871 ; processor:m1ps|bank:inst4|reg:\g1:5:regs|dataout[11] ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY2|altsyncram:data_rtl_0|altsyncram_sue1:auto_generated|ram_block1a1~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -1.753     ; 18.578     ;
; -19.863 ; processor:m1ps|reg:IR|dataout[12]                    ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY1|altsyncram:data_rtl_0|altsyncram_85f1:auto_generated|ram_block1a0~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -1.547     ; 18.776     ;
; -19.850 ; processor:m1ps|reg:IR|dataout[12]                    ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY1|altsyncram:data_rtl_0|altsyncram_85f1:auto_generated|ram_block1a1~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -1.545     ; 18.765     ;
; -19.838 ; processor:m1ps|reg:IR|dataout[12]                    ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY2|altsyncram:data_rtl_0|altsyncram_sue1:auto_generated|ram_block1a3~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -1.556     ; 18.742     ;
; -19.833 ; processor:m1ps|bank:inst4|reg:\g1:4:regs|dataout[4]  ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY1|altsyncram:data_rtl_0|altsyncram_85f1:auto_generated|ram_block1a4~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -1.630     ; 18.663     ;
; -19.827 ; processor:m1ps|bank:inst4|reg:\g1:7:regs|dataout[8]  ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY1|altsyncram:data_rtl_0|altsyncram_85f1:auto_generated|ram_block1a6~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -1.842     ; 18.445     ;
; -19.823 ; processor:m1ps|bank:inst4|reg:\g1:7:regs|dataout[8]  ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY2|altsyncram:data_rtl_0|altsyncram_sue1:auto_generated|ram_block1a6~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -1.851     ; 18.432     ;
; -19.802 ; processor:m1ps|reg:IR|dataout[13]                    ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY2|altsyncram:data_rtl_0|altsyncram_sue1:auto_generated|ram_block1a0~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -1.539     ; 18.723     ;
; -19.797 ; processor:m1ps|bank:inst4|reg:\g1:5:regs|dataout[9]  ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY1|altsyncram:data_rtl_0|altsyncram_85f1:auto_generated|ram_block1a6~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -1.765     ; 18.492     ;
; -19.794 ; processor:m1ps|bank:inst4|reg:\g1:5:regs|dataout[11] ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY1|altsyncram:data_rtl_0|altsyncram_85f1:auto_generated|ram_block1a4~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -1.759     ; 18.495     ;
; -19.793 ; processor:m1ps|bank:inst4|reg:\g1:5:regs|dataout[9]  ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY2|altsyncram:data_rtl_0|altsyncram_sue1:auto_generated|ram_block1a6~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -1.774     ; 18.479     ;
; -19.767 ; processor:m1ps|reg:IR|dataout[12]                    ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY1|altsyncram:data_rtl_0|altsyncram_85f1:auto_generated|ram_block1a5~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -1.548     ; 18.679     ;
; -19.759 ; processor:m1ps|bank:inst4|reg:\g1:7:regs|dataout[1]  ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY2|altsyncram:data_rtl_0|altsyncram_sue1:auto_generated|ram_block1a0~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -1.618     ; 18.601     ;
; -19.759 ; processor:m1ps|reg:IR|dataout[12]                    ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY2|altsyncram:data_rtl_0|altsyncram_sue1:auto_generated|ram_block1a5~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -1.562     ; 18.657     ;
; -19.755 ; processor:m1ps|reg:IR|dataout[12]                    ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY2|altsyncram:data_rtl_0|altsyncram_sue1:auto_generated|ram_block1a4~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -1.546     ; 18.669     ;
; -19.754 ; processor:m1ps|bank:inst4|reg:\g1:6:regs|dataout[6]  ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY2|altsyncram:data_rtl_0|altsyncram_sue1:auto_generated|ram_block1a0~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -1.594     ; 18.620     ;
; -19.731 ; processor:m1ps|bank:inst4|reg:\g1:6:regs|dataout[8]  ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY2|altsyncram:data_rtl_0|altsyncram_sue1:auto_generated|ram_block1a0~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -1.171     ; 19.020     ;
; -19.715 ; processor:m1ps|bank:inst4|reg:\g1:6:regs|dataout[12] ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY2|altsyncram:data_rtl_0|altsyncram_sue1:auto_generated|ram_block1a0~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -1.639     ; 18.536     ;
; -19.713 ; processor:m1ps|bank:inst4|reg:\g1:4:regs|dataout[0]  ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY1|altsyncram:data_rtl_0|altsyncram_85f1:auto_generated|ram_block1a6~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -1.636     ; 18.537     ;
; -19.710 ; processor:m1ps|bank:inst4|reg:\g1:6:regs|dataout[2]  ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY1|altsyncram:data_rtl_0|altsyncram_85f1:auto_generated|ram_block1a0~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -1.647     ; 18.523     ;
; -19.709 ; processor:m1ps|bank:inst4|reg:\g1:4:regs|dataout[0]  ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY2|altsyncram:data_rtl_0|altsyncram_sue1:auto_generated|ram_block1a6~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -1.645     ; 18.524     ;
; -19.697 ; processor:m1ps|bank:inst4|reg:\g1:6:regs|dataout[2]  ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY1|altsyncram:data_rtl_0|altsyncram_85f1:auto_generated|ram_block1a1~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -1.645     ; 18.512     ;
; -19.696 ; processor:m1ps|bank:inst4|reg:\g1:4:regs|dataout[1]  ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY2|altsyncram:data_rtl_0|altsyncram_sue1:auto_generated|ram_block1a0~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -1.614     ; 18.542     ;
; -19.685 ; processor:m1ps|bank:inst4|reg:\g1:6:regs|dataout[2]  ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY2|altsyncram:data_rtl_0|altsyncram_sue1:auto_generated|ram_block1a3~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -1.656     ; 18.489     ;
; -19.678 ; processor:m1ps|bank:inst4|reg:\g1:5:regs|dataout[1]  ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY1|altsyncram:data_rtl_0|altsyncram_85f1:auto_generated|ram_block1a0~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -1.666     ; 18.472     ;
; -19.672 ; processor:m1ps|bank:inst4|reg:\g1:7:regs|dataout[0]  ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY2|altsyncram:data_rtl_0|altsyncram_sue1:auto_generated|ram_block1a0~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -1.733     ; 18.399     ;
+---------+------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'KEY[0]'                                                                                                                                                                   ;
+---------+------------------------------------------------------+-------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                            ; To Node                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+------------------------------------------------------+-------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -13.331 ; processor:m1ps|reg:IR|dataout[11]                    ; processor:m1ps|bank:inst4|reg:\g1:10:regs|dataout[31] ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.125      ; 14.494     ;
; -13.308 ; processor:m1ps|bank:inst4|reg:\g1:6:regs|dataout[0]  ; processor:m1ps|bank:inst4|reg:\g1:10:regs|dataout[31] ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.059      ; 14.405     ;
; -13.167 ; processor:m1ps|reg:IR|dataout[11]                    ; processor:m1ps|bank:inst4|reg:\g1:9:regs|dataout[31]  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.044      ; 14.249     ;
; -13.165 ; processor:m1ps|reg:IR|dataout[11]                    ; processor:m1ps|bank:inst4|reg:\g1:2:regs|dataout[30]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.005     ; 14.198     ;
; -13.144 ; processor:m1ps|bank:inst4|reg:\g1:6:regs|dataout[0]  ; processor:m1ps|bank:inst4|reg:\g1:9:regs|dataout[31]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.022     ; 14.160     ;
; -13.142 ; processor:m1ps|bank:inst4|reg:\g1:6:regs|dataout[0]  ; processor:m1ps|bank:inst4|reg:\g1:2:regs|dataout[30]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.071     ; 14.109     ;
; -13.126 ; processor:m1ps|reg:IR|dataout[11]                    ; processor:m1ps|bank:inst4|reg:\g1:2:regs|dataout[31]  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.122      ; 14.286     ;
; -13.103 ; processor:m1ps|bank:inst4|reg:\g1:6:regs|dataout[0]  ; processor:m1ps|bank:inst4|reg:\g1:2:regs|dataout[31]  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.056      ; 14.197     ;
; -13.071 ; processor:m1ps|reg:IR|dataout[12]                    ; processor:m1ps|bank:inst4|reg:\g1:10:regs|dataout[31] ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.125      ; 14.234     ;
; -13.065 ; processor:m1ps|reg:IR|dataout[11]                    ; processor:m1ps|reg:Status|dataout[0]                  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.092      ; 14.195     ;
; -13.048 ; processor:m1ps|reg:IR|dataout[11]                    ; processor:m1ps|bank:inst4|reg:\g1:9:regs|dataout[25]  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.194      ; 14.280     ;
; -13.042 ; processor:m1ps|bank:inst4|reg:\g1:6:regs|dataout[0]  ; processor:m1ps|reg:Status|dataout[0]                  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.026      ; 14.106     ;
; -13.025 ; processor:m1ps|bank:inst4|reg:\g1:6:regs|dataout[0]  ; processor:m1ps|bank:inst4|reg:\g1:9:regs|dataout[25]  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.128      ; 14.191     ;
; -13.022 ; processor:m1ps|reg:IR|dataout[11]                    ; processor:m1ps|bank:inst4|reg:\g1:11:regs|dataout[31] ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.144      ; 14.204     ;
; -13.006 ; processor:m1ps|reg:IR|dataout[11]                    ; processor:m1ps|bank:inst4|reg:\g1:6:regs|dataout[31]  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.309      ; 14.353     ;
; -12.999 ; processor:m1ps|bank:inst4|reg:\g1:6:regs|dataout[0]  ; processor:m1ps|bank:inst4|reg:\g1:11:regs|dataout[31] ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.078      ; 14.115     ;
; -12.983 ; processor:m1ps|reg:IR|dataout[11]                    ; processor:m1ps|bank:inst4|reg:\g1:4:regs|dataout[31]  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.248      ; 14.269     ;
; -12.983 ; processor:m1ps|bank:inst4|reg:\g1:6:regs|dataout[0]  ; processor:m1ps|bank:inst4|reg:\g1:6:regs|dataout[31]  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.243      ; 14.264     ;
; -12.960 ; processor:m1ps|bank:inst4|reg:\g1:6:regs|dataout[0]  ; processor:m1ps|bank:inst4|reg:\g1:4:regs|dataout[31]  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.182      ; 14.180     ;
; -12.941 ; processor:m1ps|reg:IR|dataout[11]                    ; processor:m1ps|bank:inst4|reg:\g1:11:regs|dataout[28] ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.133      ; 14.112     ;
; -12.918 ; processor:m1ps|reg:IR|dataout[11]                    ; processor:m1ps|bank:inst4|reg:\g1:4:regs|dataout[25]  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.248      ; 14.204     ;
; -12.918 ; processor:m1ps|bank:inst4|reg:\g1:6:regs|dataout[2]  ; processor:m1ps|bank:inst4|reg:\g1:10:regs|dataout[31] ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.025      ; 13.981     ;
; -12.918 ; processor:m1ps|bank:inst4|reg:\g1:6:regs|dataout[0]  ; processor:m1ps|bank:inst4|reg:\g1:11:regs|dataout[28] ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.067      ; 14.023     ;
; -12.907 ; processor:m1ps|reg:IR|dataout[12]                    ; processor:m1ps|bank:inst4|reg:\g1:9:regs|dataout[31]  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.044      ; 13.989     ;
; -12.905 ; processor:m1ps|reg:IR|dataout[12]                    ; processor:m1ps|bank:inst4|reg:\g1:2:regs|dataout[30]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.005     ; 13.938     ;
; -12.895 ; processor:m1ps|bank:inst4|reg:\g1:6:regs|dataout[0]  ; processor:m1ps|bank:inst4|reg:\g1:4:regs|dataout[25]  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.182      ; 14.115     ;
; -12.886 ; processor:m1ps|bank:inst4|reg:\g1:5:regs|dataout[1]  ; processor:m1ps|bank:inst4|reg:\g1:10:regs|dataout[31] ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.006      ; 13.930     ;
; -12.880 ; processor:m1ps|reg:IR|dataout[11]                    ; processor:m1ps|bank:inst4|reg:\g1:7:regs|dataout[31]  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.212      ; 14.130     ;
; -12.866 ; processor:m1ps|reg:IR|dataout[12]                    ; processor:m1ps|bank:inst4|reg:\g1:2:regs|dataout[31]  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.122      ; 14.026     ;
; -12.860 ; processor:m1ps|reg:IR|dataout[11]                    ; processor:m1ps|bank:inst4|reg:\g1:11:regs|dataout[26] ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.088      ; 13.986     ;
; -12.857 ; processor:m1ps|bank:inst4|reg:\g1:6:regs|dataout[0]  ; processor:m1ps|bank:inst4|reg:\g1:7:regs|dataout[31]  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.146      ; 14.041     ;
; -12.849 ; processor:m1ps|reg:IR|dataout[11]                    ; processor:m1ps|bank:inst4|reg:\g1:10:regs|dataout[26] ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.112      ; 13.999     ;
; -12.837 ; processor:m1ps|bank:inst4|reg:\g1:6:regs|dataout[0]  ; processor:m1ps|bank:inst4|reg:\g1:11:regs|dataout[26] ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.022      ; 13.897     ;
; -12.834 ; processor:m1ps|reg:IR|dataout[11]                    ; processor:m1ps|bank:inst4|reg:\g1:6:regs|dataout[26]  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.055      ; 13.927     ;
; -12.828 ; processor:m1ps|reg:IR|dataout[11]                    ; processor:m1ps|bank:inst4|reg:\g1:6:regs|dataout[29]  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.055      ; 13.921     ;
; -12.827 ; processor:m1ps|reg:IR|dataout[11]                    ; processor:m1ps|bank:inst4|reg:\g1:10:regs|dataout[30] ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.125      ; 13.990     ;
; -12.826 ; processor:m1ps|bank:inst4|reg:\g1:6:regs|dataout[0]  ; processor:m1ps|bank:inst4|reg:\g1:10:regs|dataout[26] ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.046      ; 13.910     ;
; -12.816 ; processor:m1ps|reg:IR|dataout[11]                    ; processor:m1ps|bank:inst4|reg:\g1:11:regs|dataout[29] ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.064      ; 13.918     ;
; -12.816 ; processor:m1ps|reg:IR|dataout[11]                    ; processor:m1ps|bank:inst4|reg:\g1:8:regs|dataout[30]  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.132      ; 13.986     ;
; -12.815 ; processor:m1ps|reg:IR|dataout[11]                    ; processor:m1ps|bank:inst4|reg:\g1:3:regs|dataout[31]  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.066      ; 13.919     ;
; -12.811 ; processor:m1ps|bank:inst4|reg:\g1:6:regs|dataout[0]  ; processor:m1ps|bank:inst4|reg:\g1:6:regs|dataout[26]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.011     ; 13.838     ;
; -12.805 ; processor:m1ps|reg:IR|dataout[12]                    ; processor:m1ps|reg:Status|dataout[0]                  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.092      ; 13.935     ;
; -12.805 ; processor:m1ps|bank:inst4|reg:\g1:6:regs|dataout[0]  ; processor:m1ps|bank:inst4|reg:\g1:6:regs|dataout[29]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.011     ; 13.832     ;
; -12.804 ; processor:m1ps|bank:inst4|reg:\g1:6:regs|dataout[0]  ; processor:m1ps|bank:inst4|reg:\g1:10:regs|dataout[30] ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.059      ; 13.901     ;
; -12.800 ; processor:m1ps|bank:inst4|reg:\g1:4:regs|dataout[4]  ; processor:m1ps|bank:inst4|reg:\g1:10:regs|dataout[31] ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.050      ; 13.888     ;
; -12.793 ; processor:m1ps|bank:inst4|reg:\g1:6:regs|dataout[0]  ; processor:m1ps|bank:inst4|reg:\g1:11:regs|dataout[29] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.002     ; 13.829     ;
; -12.793 ; processor:m1ps|bank:inst4|reg:\g1:6:regs|dataout[0]  ; processor:m1ps|bank:inst4|reg:\g1:8:regs|dataout[30]  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.066      ; 13.897     ;
; -12.792 ; processor:m1ps|bank:inst4|reg:\g1:6:regs|dataout[0]  ; processor:m1ps|bank:inst4|reg:\g1:3:regs|dataout[31]  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.000      ; 13.830     ;
; -12.788 ; processor:m1ps|reg:IR|dataout[12]                    ; processor:m1ps|bank:inst4|reg:\g1:9:regs|dataout[25]  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.194      ; 14.020     ;
; -12.783 ; processor:m1ps|reg:IR|dataout[11]                    ; processor:m1ps|bank:inst4|reg:\g1:11:regs|dataout[22] ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.144      ; 13.965     ;
; -12.780 ; processor:m1ps|reg:IR|dataout[11]                    ; processor:m1ps|bank:inst4|reg:\g1:6:regs|dataout[27]  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.100      ; 13.918     ;
; -12.779 ; processor:m1ps|reg:IR|dataout[11]                    ; processor:m1ps|bank:inst4|reg:\g1:3:regs|dataout[20]  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.066      ; 13.883     ;
; -12.777 ; processor:m1ps|reg:IR|dataout[11]                    ; processor:m1ps|bank:inst4|reg:\g1:6:regs|dataout[30]  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.055      ; 13.870     ;
; -12.775 ; processor:m1ps|reg:IR|dataout[11]                    ; processor:m1ps|bank:inst4|reg:\g1:9:regs|dataout[29]  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.094      ; 13.907     ;
; -12.769 ; processor:m1ps|reg:IR|dataout[11]                    ; processor:m1ps|bank:inst4|reg:\g1:3:regs|dataout[25]  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.066      ; 13.873     ;
; -12.769 ; processor:m1ps|reg:IR|dataout[11]                    ; processor:m1ps|bank:inst4|reg:\g1:9:regs|dataout[28]  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.044      ; 13.851     ;
; -12.767 ; processor:m1ps|reg:IR|dataout[11]                    ; processor:m1ps|bank:inst4|reg:\g1:4:regs|dataout[26]  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.248      ; 14.053     ;
; -12.764 ; processor:m1ps|reg:IR|dataout[11]                    ; processor:m1ps|bank:inst4|reg:\g1:6:regs|dataout[28]  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.251      ; 14.053     ;
; -12.762 ; processor:m1ps|reg:IR|dataout[12]                    ; processor:m1ps|bank:inst4|reg:\g1:11:regs|dataout[31] ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.144      ; 13.944     ;
; -12.761 ; processor:m1ps|bank:inst4|reg:\g1:5:regs|dataout[11] ; processor:m1ps|bank:inst4|reg:\g1:10:regs|dataout[31] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.079     ; 13.720     ;
; -12.760 ; processor:m1ps|bank:inst4|reg:\g1:6:regs|dataout[0]  ; processor:m1ps|bank:inst4|reg:\g1:11:regs|dataout[22] ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.078      ; 13.876     ;
; -12.757 ; processor:m1ps|bank:inst4|reg:\g1:6:regs|dataout[0]  ; processor:m1ps|bank:inst4|reg:\g1:6:regs|dataout[27]  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.034      ; 13.829     ;
; -12.756 ; processor:m1ps|bank:inst4|reg:\g1:6:regs|dataout[0]  ; processor:m1ps|bank:inst4|reg:\g1:3:regs|dataout[20]  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.000      ; 13.794     ;
; -12.754 ; processor:m1ps|bank:inst4|reg:\g1:6:regs|dataout[2]  ; processor:m1ps|bank:inst4|reg:\g1:9:regs|dataout[31]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.056     ; 13.736     ;
; -12.754 ; processor:m1ps|bank:inst4|reg:\g1:6:regs|dataout[0]  ; processor:m1ps|bank:inst4|reg:\g1:6:regs|dataout[30]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.011     ; 13.781     ;
; -12.753 ; processor:m1ps|reg:IR|dataout[11]                    ; processor:m1ps|bank:inst4|reg:\g1:2:regs|dataout[27]  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.201      ; 13.992     ;
; -12.752 ; processor:m1ps|bank:inst4|reg:\g1:6:regs|dataout[2]  ; processor:m1ps|bank:inst4|reg:\g1:2:regs|dataout[30]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.105     ; 13.685     ;
; -12.752 ; processor:m1ps|bank:inst4|reg:\g1:6:regs|dataout[0]  ; processor:m1ps|bank:inst4|reg:\g1:9:regs|dataout[29]  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.028      ; 13.818     ;
; -12.751 ; processor:m1ps|reg:IR|dataout[11]                    ; processor:m1ps|bank:inst4|reg:\g1:5:regs|dataout[23]  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.203      ; 13.992     ;
; -12.750 ; processor:m1ps|reg:IR|dataout[11]                    ; processor:m1ps|bank:inst4|reg:\g1:5:regs|dataout[30]  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.203      ; 13.991     ;
; -12.747 ; processor:m1ps|reg:IR|dataout[11]                    ; processor:m1ps|bank:inst4|reg:\g1:2:regs|dataout[29]  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.122      ; 13.907     ;
; -12.746 ; processor:m1ps|reg:IR|dataout[11]                    ; processor:m1ps|bank:inst4|reg:\g1:10:regs|dataout[27] ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.124      ; 13.908     ;
; -12.746 ; processor:m1ps|reg:IR|dataout[12]                    ; processor:m1ps|bank:inst4|reg:\g1:6:regs|dataout[31]  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.309      ; 14.093     ;
; -12.746 ; processor:m1ps|bank:inst4|reg:\g1:6:regs|dataout[0]  ; processor:m1ps|bank:inst4|reg:\g1:3:regs|dataout[25]  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.000      ; 13.784     ;
; -12.746 ; processor:m1ps|bank:inst4|reg:\g1:6:regs|dataout[0]  ; processor:m1ps|bank:inst4|reg:\g1:9:regs|dataout[28]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.022     ; 13.762     ;
; -12.744 ; processor:m1ps|bank:inst4|reg:\g1:6:regs|dataout[0]  ; processor:m1ps|bank:inst4|reg:\g1:4:regs|dataout[26]  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.182      ; 13.964     ;
; -12.741 ; processor:m1ps|bank:inst4|reg:\g1:6:regs|dataout[0]  ; processor:m1ps|bank:inst4|reg:\g1:6:regs|dataout[28]  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.185      ; 13.964     ;
; -12.740 ; processor:m1ps|reg:IR|dataout[11]                    ; processor:m1ps|bank:inst4|reg:\g1:7:regs|dataout[23]  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.212      ; 13.990     ;
; -12.737 ; processor:m1ps|reg:IR|dataout[11]                    ; processor:m1ps|bank:inst4|reg:\g1:4:regs|dataout[30]  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.221      ; 13.996     ;
; -12.734 ; processor:m1ps|reg:IR|dataout[11]                    ; processor:m1ps|bank:inst4|reg:\g1:6:regs|dataout[22]  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.055      ; 13.827     ;
; -12.730 ; processor:m1ps|bank:inst4|reg:\g1:6:regs|dataout[0]  ; processor:m1ps|bank:inst4|reg:\g1:2:regs|dataout[27]  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.135      ; 13.903     ;
; -12.728 ; processor:m1ps|bank:inst4|reg:\g1:6:regs|dataout[0]  ; processor:m1ps|bank:inst4|reg:\g1:5:regs|dataout[23]  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.137      ; 13.903     ;
; -12.727 ; processor:m1ps|bank:inst4|reg:\g1:6:regs|dataout[0]  ; processor:m1ps|bank:inst4|reg:\g1:5:regs|dataout[30]  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.137      ; 13.902     ;
; -12.724 ; processor:m1ps|bank:inst4|reg:\g1:6:regs|dataout[0]  ; processor:m1ps|bank:inst4|reg:\g1:2:regs|dataout[29]  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.056      ; 13.818     ;
; -12.723 ; processor:m1ps|reg:IR|dataout[12]                    ; processor:m1ps|bank:inst4|reg:\g1:4:regs|dataout[31]  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.248      ; 14.009     ;
; -12.723 ; processor:m1ps|bank:inst4|reg:\g1:6:regs|dataout[0]  ; processor:m1ps|bank:inst4|reg:\g1:10:regs|dataout[27] ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.058      ; 13.819     ;
; -12.722 ; processor:m1ps|bank:inst4|reg:\g1:5:regs|dataout[1]  ; processor:m1ps|bank:inst4|reg:\g1:9:regs|dataout[31]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.075     ; 13.685     ;
; -12.720 ; processor:m1ps|bank:inst4|reg:\g1:5:regs|dataout[1]  ; processor:m1ps|bank:inst4|reg:\g1:2:regs|dataout[30]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.124     ; 13.634     ;
; -12.719 ; processor:m1ps|reg:IR|dataout[11]                    ; processor:m1ps|bank:inst4|reg:\g1:5:regs|dataout[21]  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.203      ; 13.960     ;
; -12.717 ; processor:m1ps|bank:inst4|reg:\g1:6:regs|dataout[0]  ; processor:m1ps|bank:inst4|reg:\g1:7:regs|dataout[23]  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.146      ; 13.901     ;
; -12.714 ; processor:m1ps|bank:inst4|reg:\g1:6:regs|dataout[0]  ; processor:m1ps|bank:inst4|reg:\g1:4:regs|dataout[30]  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.155      ; 13.907     ;
; -12.713 ; processor:m1ps|bank:inst4|reg:\g1:6:regs|dataout[2]  ; processor:m1ps|bank:inst4|reg:\g1:2:regs|dataout[31]  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.022      ; 13.773     ;
; -12.711 ; processor:m1ps|reg:IR|dataout[11]                    ; processor:m1ps|bank:inst4|reg:\g1:8:regs|dataout[28]  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.132      ; 13.881     ;
; -12.711 ; processor:m1ps|bank:inst4|reg:\g1:6:regs|dataout[0]  ; processor:m1ps|bank:inst4|reg:\g1:6:regs|dataout[22]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.011     ; 13.738     ;
; -12.703 ; processor:m1ps|reg:IR|dataout[11]                    ; processor:m1ps|bank:inst4|reg:\g1:4:regs|dataout[23]  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.248      ; 13.989     ;
; -12.696 ; processor:m1ps|bank:inst4|reg:\g1:6:regs|dataout[0]  ; processor:m1ps|bank:inst4|reg:\g1:5:regs|dataout[21]  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.137      ; 13.871     ;
; -12.690 ; processor:m1ps|reg:IR|dataout[11]                    ; processor:m1ps|bank:inst4|reg:\g1:2:regs|dataout[22]  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.122      ; 13.850     ;
; -12.688 ; processor:m1ps|reg:IR|dataout[11]                    ; processor:m1ps|bank:inst4|reg:\g1:5:regs|dataout[26]  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.155      ; 13.881     ;
; -12.688 ; processor:m1ps|bank:inst4|reg:\g1:6:regs|dataout[0]  ; processor:m1ps|bank:inst4|reg:\g1:8:regs|dataout[28]  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.066      ; 13.792     ;
; -12.683 ; processor:m1ps|reg:IR|dataout[11]                    ; processor:m1ps|bank:inst4|reg:\g1:8:regs|dataout[25]  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.132      ; 13.853     ;
+---------+------------------------------------------------------+-------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CLOCK_50'                                                                                                                           ;
+-------+-----------------------------+-----------------------------+-----------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                     ; Launch Clock                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+-----------------------------+-----------------------------+-------------+--------------+------------+------------+
; 2.116 ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; CLOCK_50    ; 0.500        ; 2.032      ; 0.731      ;
; 2.616 ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; CLOCK_50    ; 1.000        ; 2.032      ; 0.731      ;
+-------+-----------------------------+-----------------------------+-----------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CLOCK_50'                                                                                                                             ;
+--------+-----------------------------+-----------------------------+-----------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                     ; Launch Clock                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+-----------------------------+-----------------------------+-------------+--------------+------------+------------+
; -1.864 ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; CLOCK_50    ; 0.000        ; 2.032      ; 0.731      ;
; -1.364 ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; CLOCK_50    ; -0.500       ; 2.032      ; 0.731      ;
+--------+-----------------------------+-----------------------------+-----------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'freqdiv:CLOCKDIVISOR|tmpclk'                                                                                                                                                                                                                                                                                                      ;
+-------+--------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node                                                                            ; To Node                                                                                                                                         ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; 0.445 ; mM:m1ps_Monitor|m1ps2vga:m1ps_2_VGA|counter:COUNTER_I|nn[4]                          ; mM:m1ps_Monitor|m1ps2vga:m1ps_2_VGA|counter:COUNTER_I|nn[4]                                                                                     ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; mM:m1ps_Monitor|m1ps2vga:m1ps_2_VGA|y.MEMFETCH                                       ; mM:m1ps_Monitor|m1ps2vga:m1ps_2_VGA|y.MEMFETCH                                                                                                  ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; mM:m1ps_Monitor|m1ps2vga:m1ps_2_VGA|y.MEMCOPY                                        ; mM:m1ps_Monitor|m1ps2vga:m1ps_2_VGA|y.MEMCOPY                                                                                                   ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; mM:m1ps_Monitor|m1ps2vga:m1ps_2_VGA|counter:COUNTER_J|nn[1]                          ; mM:m1ps_Monitor|m1ps2vga:m1ps_2_VGA|counter:COUNTER_J|nn[1]                                                                                     ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; mM:m1ps_Monitor|m1ps2vga:m1ps_2_VGA|counter:COUNTER_J|nn[2]                          ; mM:m1ps_Monitor|m1ps2vga:m1ps_2_VGA|counter:COUNTER_J|nn[2]                                                                                     ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; mM:m1ps_Monitor|m1ps2vga:m1ps_2_VGA|y.REGCOPY                                        ; mM:m1ps_Monitor|m1ps2vga:m1ps_2_VGA|y.REGCOPY                                                                                                   ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; mM:m1ps_Monitor|m1ps2vga:m1ps_2_VGA|counter:COUNTER_I|nn[0]                          ; mM:m1ps_Monitor|m1ps2vga:m1ps_2_VGA|counter:COUNTER_I|nn[0]                                                                                     ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; mM:m1ps_Monitor|m1ps2vga:m1ps_2_VGA|counter:COUNTER_I|nn[2]                          ; mM:m1ps_Monitor|m1ps2vga:m1ps_2_VGA|counter:COUNTER_I|nn[2]                                                                                     ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; mM:m1ps_Monitor|m1ps2vga:m1ps_2_VGA|counter:COUNTER_I|nn[3]                          ; mM:m1ps_Monitor|m1ps2vga:m1ps_2_VGA|counter:COUNTER_I|nn[3]                                                                                     ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; mM:m1ps_Monitor|m1ps2vga:m1ps_2_VGA|y.SIGNALCOPY                                     ; mM:m1ps_Monitor|m1ps2vga:m1ps_2_VGA|y.SIGNALCOPY                                                                                                ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; mM:m1ps_Monitor|m1ps2vga:m1ps_2_VGA|counter:COUNTER_K|nn[0]                          ; mM:m1ps_Monitor|m1ps2vga:m1ps_2_VGA|counter:COUNTER_K|nn[0]                                                                                     ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; mM:m1ps_Monitor|m1ps2vga:m1ps_2_VGA|counter:COUNTER_K|nn[2]                          ; mM:m1ps_Monitor|m1ps2vga:m1ps_2_VGA|counter:COUNTER_K|nn[2]                                                                                     ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; mM:m1ps_Monitor|m1ps2vga:m1ps_2_VGA|counter:COUNTER_K|nn[1]                          ; mM:m1ps_Monitor|m1ps2vga:m1ps_2_VGA|counter:COUNTER_K|nn[1]                                                                                     ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; mM:m1ps_Monitor|m1ps2vga:m1ps_2_VGA|counter:COUNTER_I|nn[1]                          ; mM:m1ps_Monitor|m1ps2vga:m1ps_2_VGA|counter:COUNTER_I|nn[1]                                                                                     ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; mM:m1ps_Monitor|m1ps2vga:m1ps_2_VGA|counter:COUNTER_J|nn[0]                          ; mM:m1ps_Monitor|m1ps2vga:m1ps_2_VGA|counter:COUNTER_J|nn[0]                                                                                     ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.000      ; 0.731      ;
; 0.612 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|flopar:CLK1_Y|q[2]     ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|flopar:CLK1_Y|q[2]                                                                                    ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.000      ; 0.898      ;
; 0.613 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|flopar:CLK1_VS|q[0]                        ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|flopar:CLK2_VS|q[0]                                                                                   ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.000      ; 0.899      ;
; 0.616 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|flopar:CLK1_BLANK|q[0] ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|flopar:CLK1_BLANK|q[0]                                                                                ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.000      ; 0.902      ;
; 0.618 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|flopar:CLK1_BLANK|q[0]                     ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|flopar:CLK2_BLANK|q[0]                                                                                ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.000      ; 0.904      ;
; 0.641 ; mM:m1ps_Monitor|m1ps2vga:m1ps_2_VGA|y.REGFETCH                                       ; mM:m1ps_Monitor|m1ps2vga:m1ps_2_VGA|y.MEMFETCH                                                                                                  ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.000      ; 0.927      ;
; 0.669 ; mM:m1ps_Monitor|m1ps2vga:m1ps_2_VGA|y.MEMFETCH                                       ; mM:m1ps_Monitor|m1ps2vga:m1ps_2_VGA|y.MEMCOPY                                                                                                   ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.000      ; 0.955      ;
; 0.762 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|flopar:CLK1_HS|q[0]                        ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|flopar:CLK2_HS|q[0]                                                                                   ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.000      ; 1.048      ;
; 0.762 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|flopar:CLK1_Y|q[3]     ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|flopar:CLK1_Y|q[3]                                                                                    ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.000      ; 1.048      ;
; 0.770 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|flopar:CLK1_Y|q[1]                         ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|rom:FONT_MEMORY|read_a[1]                                                                             ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.000      ; 1.056      ;
; 0.789 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|column[7]              ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|flopar:CLK1_X|q[7]                                                                ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.000      ; 1.075      ;
; 0.794 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|row[1]                 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|flopar:CLK1_Y|q[1]                                                                ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.000      ; 1.080      ;
; 0.796 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|row[4]                 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|flopar:CLK1_Y|q[4]                                                                ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.000      ; 1.082      ;
; 0.796 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|column[1]              ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|flopar:CLK1_X|q[1]                                                                ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.000      ; 1.082      ;
; 0.797 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|row[1]                 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|VS                                                                                ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.000      ; 1.083      ;
; 0.844 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|row[2]                 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|flopar:CLK1_Y|q[2]                                                                ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.001      ; 1.131      ;
; 0.873 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|flopar:CLK1_X|q[1]     ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|flopar:CLK1_X|q[1]                                                                                    ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; -0.001     ; 1.158      ;
; 0.876 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|column[0]              ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|flopar:CLK1_X|q[0]                                                                ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; -0.001     ; 1.161      ;
; 0.882 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|column[5]              ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|flopar:CLK1_X|q[5]                                                                ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; -0.001     ; 1.167      ;
; 0.893 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|column[6]              ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|flopar:CLK1_X|q[6]                                                                ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; -0.001     ; 1.178      ;
; 0.895 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|row[5]                 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|flopar:CLK1_Y|q[5]                                                                ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.001      ; 1.182      ;
; 0.896 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|row[8]                 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|flopar:CLK1_Y|q[8]                                                                ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.001      ; 1.183      ;
; 0.963 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|column[4]              ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|flopar:CLK1_X|q[4]                                                                ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; -0.001     ; 1.248      ;
; 0.976 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|column[6]              ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|column[6]                                                                         ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.000      ; 1.262      ;
; 0.976 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|row[5]                 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|row[5]                                                                            ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.000      ; 1.262      ;
; 0.977 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|row[7]                 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|row[7]                                                                            ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.000      ; 1.263      ;
; 0.977 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|row[8]                 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|row[8]                                                                            ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.000      ; 1.263      ;
; 0.985 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|row[0]                 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|VS                                                                                ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.000      ; 1.271      ;
; 0.986 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|flopar:CLK1_X|q[0]     ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|flopar:CLK1_X|q[0]                                                                                    ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; -0.001     ; 1.271      ;
; 0.992 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|column[1]              ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|column[1]                                                                         ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.000      ; 1.278      ;
; 0.992 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|row[1]                 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|row[1]                                                                            ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.000      ; 1.278      ;
; 0.996 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|flopar:CLK1_Y|q[0]     ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|flopar:CLK1_Y|q[0]                                                                                    ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.000      ; 1.282      ;
; 0.997 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|column[4]              ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|column[4]                                                                         ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.000      ; 1.283      ;
; 1.001 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|column[8]              ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|flopar:CLK1_X|q[8]                                                                ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.000      ; 1.287      ;
; 1.003 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|row[0]                 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|flopar:CLK1_Y|q[0]                                                                ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.000      ; 1.289      ;
; 1.007 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|column[3]              ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|flopar:CLK1_X|q[3]                                                                ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.000      ; 1.293      ;
; 1.007 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|VS                     ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|flopar:CLK1_VS|q[0]                                                                                   ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; -0.001     ; 1.292      ;
; 1.007 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|column[2]              ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|flopar:CLK1_X|q[2]                                                                ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; -0.001     ; 1.292      ;
; 1.024 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|column[3]              ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|column[3]                                                                         ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.000      ; 1.310      ;
; 1.024 ; mM:m1ps_Monitor|m1ps2vga:m1ps_2_VGA|counter:COUNTER_J|nn[0]                          ; mM:m1ps_Monitor|m1ps2vga:m1ps_2_VGA|counter:COUNTER_J|nn[1]                                                                                     ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.000      ; 1.310      ;
; 1.027 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|column[2]              ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|column[2]                                                                         ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.000      ; 1.313      ;
; 1.027 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|row[6]                 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|row[6]                                                                            ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.000      ; 1.313      ;
; 1.028 ; mM:m1ps_Monitor|m1ps2vga:m1ps_2_VGA|y.REGFETCH                                       ; mM:m1ps_Monitor|m1ps2vga:m1ps_2_VGA|y.REGCOPY                                                                                                   ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.000      ; 1.314      ;
; 1.030 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|column[0]              ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|column[0]                                                                         ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.000      ; 1.316      ;
; 1.030 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|column[7]              ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|column[7]                                                                         ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.000      ; 1.316      ;
; 1.030 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|row[4]                 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|row[4]                                                                            ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.000      ; 1.316      ;
; 1.032 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|row[2]                 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|row[2]                                                                            ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.000      ; 1.318      ;
; 1.146 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|row[6]                 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|flopar:CLK1_Y|q[6]                                                                ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.001      ; 1.433      ;
; 1.161 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|column[9]              ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|flopar:CLK1_X|q[9]                                                                ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; -0.001     ; 1.446      ;
; 1.161 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|column[9]              ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|HS                                                                                ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; -0.001     ; 1.446      ;
; 1.179 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|column[8]              ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|HS                                                                                ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; -0.001     ; 1.464      ;
; 1.189 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|column[7]              ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|HS                                                                                ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; -0.001     ; 1.474      ;
; 1.193 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|HS                     ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|flopar:CLK1_HS|q[0]                                                                                   ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; -0.001     ; 1.478      ;
; 1.270 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|column[9]              ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|column[9]                                                                         ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.000      ; 1.556      ;
; 1.276 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|row[7]                 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|flopar:CLK1_Y|q[7]                                                                ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.001      ; 1.563      ;
; 1.278 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|row[1]                 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|row[0]                                                                            ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.000      ; 1.564      ;
; 1.281 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|row[1]                 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|row[9]                                                                            ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.000      ; 1.567      ;
; 1.286 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|column[4]              ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|column[8]                                                                         ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.000      ; 1.572      ;
; 1.287 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|column[4]              ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|column[5]                                                                         ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.000      ; 1.573      ;
; 1.290 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|column[4]              ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|column[9]                                                                         ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.000      ; 1.576      ;
; 1.337 ; mM:m1ps_Monitor|m1ps2vga:m1ps_2_VGA|counter:COUNTER_K|nn[0]                          ; mM:m1ps_Monitor|m1ps2vga:m1ps_2_VGA|counter:COUNTER_K|nn[2]                                                                                     ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.000      ; 1.623      ;
; 1.353 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|flopar:CLK1_X|q[2]     ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|flopar:CLK1_X|q[2]                                                                                    ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; -0.001     ; 1.638      ;
; 1.357 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|flopar:CLK1_Y|q[8]     ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY2|altsyncram:data_rtl_0|altsyncram_sue1:auto_generated|ram_block1a0~portb_address_reg11 ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.115      ; 1.722      ;
; 1.358 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|flopar:CLK1_Y|q[5]     ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY2|altsyncram:data_rtl_0|altsyncram_sue1:auto_generated|ram_block1a0~portb_address_reg8  ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.115      ; 1.723      ;
; 1.359 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|flopar:CLK1_Y|q[7]     ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY2|altsyncram:data_rtl_0|altsyncram_sue1:auto_generated|ram_block1a0~portb_address_reg10 ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.115      ; 1.724      ;
; 1.361 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|flopar:CLK1_Y|q[6]     ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY2|altsyncram:data_rtl_0|altsyncram_sue1:auto_generated|ram_block1a0~portb_address_reg9  ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.115      ; 1.726      ;
; 1.363 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|row[0]                 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|row[0]                                                                            ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.000      ; 1.649      ;
; 1.366 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|row[0]                 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|row[9]                                                                            ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.000      ; 1.652      ;
; 1.367 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|row[5]                 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|flopar:CLK1_BLANK|q[0]                                                            ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.001      ; 1.654      ;
; 1.374 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY1|data_rtl_0_bypass[31]      ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|rom:FONT_MEMORY|read_a[10]                                                                            ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; -0.015     ; 1.645      ;
; 1.378 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|flopar:CLK1_Y|q[4]     ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY2|altsyncram:data_rtl_0|altsyncram_sue1:auto_generated|ram_block1a0~portb_address_reg7  ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.116      ; 1.744      ;
; 1.408 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|row[5]                 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|row[6]                                                                            ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.000      ; 1.694      ;
; 1.408 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|column[6]              ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|column[7]                                                                         ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.000      ; 1.694      ;
; 1.409 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|row[7]                 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|row[8]                                                                            ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.000      ; 1.695      ;
; 1.418 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|row[0]                 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|row[1]                                                                            ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.000      ; 1.704      ;
; 1.424 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|column[1]              ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|column[2]                                                                         ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.000      ; 1.710      ;
; 1.427 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|column[7]              ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|column[8]                                                                         ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.000      ; 1.713      ;
; 1.428 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|column[7]              ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|column[5]                                                                         ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.000      ; 1.714      ;
; 1.429 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|row[3]                 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|row[4]                                                                            ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.000      ; 1.715      ;
; 1.431 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|column[7]              ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|column[9]                                                                         ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.000      ; 1.717      ;
; 1.434 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|column[5]              ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|column[6]                                                                         ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.000      ; 1.720      ;
; 1.453 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|rom:FONT_MEMORY|read_a[1]                  ; VGA_G[3]~reg0                                                                                                                                   ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.000      ; 1.739      ;
; 1.456 ; mM:m1ps_Monitor|m1ps2vga:m1ps_2_VGA|y.REGCOPY                                        ; mM:m1ps_Monitor|m1ps2vga:m1ps_2_VGA|y.REGFETCH                                                                                                  ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.000      ; 1.742      ;
; 1.457 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|column[3]              ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|column[4]                                                                         ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.000      ; 1.743      ;
; 1.460 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|row[6]                 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|row[7]                                                                            ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.000      ; 1.746      ;
; 1.460 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|column[0]              ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|column[1]                                                                         ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.000      ; 1.746      ;
+-------+--------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'KEY[0]'                                                                                                                                                                                                                 ;
+-------+------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.591 ; processor:m1ps|UC:UC|IR_Ld               ; processor:m1ps|reg:IR|dataout[31]                                                                                ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.725      ; 1.602      ;
; 0.591 ; processor:m1ps|UC:UC|IR_Ld               ; processor:m1ps|reg:IR|dataout[30]                                                                                ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.725      ; 1.602      ;
; 0.617 ; processor:m1ps|UC:UC|current_state.FETCH ; processor:m1ps|UC:UC|IR_Ld                                                                                       ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.903      ;
; 0.627 ; processor:m1ps|UC:UC|current_state.EX    ; processor:m1ps|UC:UC|current_state.FETCH                                                                         ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.913      ;
; 0.629 ; processor:m1ps|PC:inst13|DATA_OUT[31]    ; processor:m1ps|PC:inst13|DATA_OUT[31]                                                                            ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.915      ;
; 0.631 ; processor:m1ps|UC:UC|IR_Ld               ; processor:m1ps|UC:UC|current_state.EX                                                                            ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.917      ;
; 0.968 ; processor:m1ps|PC:inst13|DATA_OUT[16]    ; processor:m1ps|PC:inst13|DATA_OUT[16]                                                                            ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 1.254      ;
; 0.975 ; processor:m1ps|PC:inst13|DATA_OUT[1]     ; processor:m1ps|PC:inst13|DATA_OUT[1]                                                                             ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 1.261      ;
; 0.975 ; processor:m1ps|PC:inst13|DATA_OUT[17]    ; processor:m1ps|PC:inst13|DATA_OUT[17]                                                                            ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 1.261      ;
; 0.976 ; processor:m1ps|PC:inst13|DATA_OUT[2]     ; processor:m1ps|PC:inst13|DATA_OUT[2]                                                                             ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 1.262      ;
; 0.976 ; processor:m1ps|PC:inst13|DATA_OUT[9]     ; processor:m1ps|PC:inst13|DATA_OUT[9]                                                                             ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 1.262      ;
; 0.976 ; processor:m1ps|PC:inst13|DATA_OUT[18]    ; processor:m1ps|PC:inst13|DATA_OUT[18]                                                                            ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 1.262      ;
; 0.976 ; processor:m1ps|PC:inst13|DATA_OUT[25]    ; processor:m1ps|PC:inst13|DATA_OUT[25]                                                                            ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 1.262      ;
; 0.977 ; processor:m1ps|PC:inst13|DATA_OUT[4]     ; processor:m1ps|PC:inst13|DATA_OUT[4]                                                                             ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 1.263      ;
; 0.977 ; processor:m1ps|PC:inst13|DATA_OUT[7]     ; processor:m1ps|PC:inst13|DATA_OUT[7]                                                                             ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 1.263      ;
; 0.977 ; processor:m1ps|PC:inst13|DATA_OUT[11]    ; processor:m1ps|PC:inst13|DATA_OUT[11]                                                                            ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 1.263      ;
; 0.977 ; processor:m1ps|PC:inst13|DATA_OUT[13]    ; processor:m1ps|PC:inst13|DATA_OUT[13]                                                                            ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 1.263      ;
; 0.977 ; processor:m1ps|PC:inst13|DATA_OUT[14]    ; processor:m1ps|PC:inst13|DATA_OUT[14]                                                                            ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 1.263      ;
; 0.977 ; processor:m1ps|PC:inst13|DATA_OUT[15]    ; processor:m1ps|PC:inst13|DATA_OUT[15]                                                                            ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 1.263      ;
; 0.977 ; processor:m1ps|PC:inst13|DATA_OUT[20]    ; processor:m1ps|PC:inst13|DATA_OUT[20]                                                                            ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 1.263      ;
; 0.977 ; processor:m1ps|PC:inst13|DATA_OUT[23]    ; processor:m1ps|PC:inst13|DATA_OUT[23]                                                                            ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 1.263      ;
; 0.977 ; processor:m1ps|PC:inst13|DATA_OUT[27]    ; processor:m1ps|PC:inst13|DATA_OUT[27]                                                                            ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 1.263      ;
; 0.977 ; processor:m1ps|PC:inst13|DATA_OUT[29]    ; processor:m1ps|PC:inst13|DATA_OUT[29]                                                                            ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 1.263      ;
; 0.977 ; processor:m1ps|PC:inst13|DATA_OUT[30]    ; processor:m1ps|PC:inst13|DATA_OUT[30]                                                                            ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 1.263      ;
; 1.015 ; processor:m1ps|PC:inst13|DATA_OUT[8]     ; processor:m1ps|PC:inst13|DATA_OUT[8]                                                                             ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 1.301      ;
; 1.015 ; processor:m1ps|PC:inst13|DATA_OUT[24]    ; processor:m1ps|PC:inst13|DATA_OUT[24]                                                                            ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 1.301      ;
; 1.016 ; processor:m1ps|PC:inst13|DATA_OUT[3]     ; processor:m1ps|PC:inst13|DATA_OUT[3]                                                                             ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 1.302      ;
; 1.016 ; processor:m1ps|PC:inst13|DATA_OUT[5]     ; processor:m1ps|PC:inst13|DATA_OUT[5]                                                                             ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 1.302      ;
; 1.016 ; processor:m1ps|PC:inst13|DATA_OUT[6]     ; processor:m1ps|PC:inst13|DATA_OUT[6]                                                                             ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 1.302      ;
; 1.016 ; processor:m1ps|PC:inst13|DATA_OUT[10]    ; processor:m1ps|PC:inst13|DATA_OUT[10]                                                                            ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 1.302      ;
; 1.016 ; processor:m1ps|PC:inst13|DATA_OUT[12]    ; processor:m1ps|PC:inst13|DATA_OUT[12]                                                                            ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 1.302      ;
; 1.016 ; processor:m1ps|PC:inst13|DATA_OUT[19]    ; processor:m1ps|PC:inst13|DATA_OUT[19]                                                                            ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 1.302      ;
; 1.016 ; processor:m1ps|PC:inst13|DATA_OUT[21]    ; processor:m1ps|PC:inst13|DATA_OUT[21]                                                                            ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 1.302      ;
; 1.016 ; processor:m1ps|PC:inst13|DATA_OUT[22]    ; processor:m1ps|PC:inst13|DATA_OUT[22]                                                                            ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 1.302      ;
; 1.016 ; processor:m1ps|PC:inst13|DATA_OUT[26]    ; processor:m1ps|PC:inst13|DATA_OUT[26]                                                                            ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 1.302      ;
; 1.016 ; processor:m1ps|PC:inst13|DATA_OUT[28]    ; processor:m1ps|PC:inst13|DATA_OUT[28]                                                                            ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 1.302      ;
; 1.048 ; processor:m1ps|UC:UC|DM_Rd               ; processor:m1ps|bank:inst4|reg:\g1:8:regs|dataout[31]                                                             ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.405      ; 1.739      ;
; 1.092 ; processor:m1ps|UC:UC|ALU_2_DBus          ; processor:m1ps|bank:inst4|reg:\g1:8:regs|dataout[31]                                                             ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.405      ; 1.783      ;
; 1.204 ; processor:m1ps|UC:UC|DM_Wr               ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a0~porta_we_reg  ; KEY[0]       ; KEY[0]      ; 0.000        ; 1.101      ; 2.555      ;
; 1.204 ; processor:m1ps|UC:UC|DM_Wr               ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a12~porta_we_reg ; KEY[0]       ; KEY[0]      ; 0.000        ; 1.101      ; 2.555      ;
; 1.222 ; processor:m1ps|reg:IR|dataout[23]        ; processor:m1ps|bank:inst4|reg:\g1:10:regs|dataout[25]                                                            ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.610      ; 2.118      ;
; 1.234 ; processor:m1ps|PC:inst13|DATA_OUT[0]     ; processor:m1ps|PC:inst13|DATA_OUT[0]                                                                             ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 1.520      ;
; 1.266 ; processor:m1ps|UC:UC|DM_Rd               ; processor:m1ps|bank:inst4|reg:\g1:7:regs|dataout[27]                                                             ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.339      ; 1.891      ;
; 1.320 ; processor:m1ps|Memory:I-Memory|Add[1]    ; processor:m1ps|reg:IR|dataout[17]                                                                                ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.604     ; 1.002      ;
; 1.400 ; processor:m1ps|PC:inst13|DATA_OUT[16]    ; processor:m1ps|PC:inst13|DATA_OUT[17]                                                                            ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 1.686      ;
; 1.407 ; processor:m1ps|PC:inst13|DATA_OUT[1]     ; processor:m1ps|PC:inst13|DATA_OUT[2]                                                                             ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 1.693      ;
; 1.407 ; processor:m1ps|PC:inst13|DATA_OUT[17]    ; processor:m1ps|PC:inst13|DATA_OUT[18]                                                                            ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 1.693      ;
; 1.408 ; processor:m1ps|PC:inst13|DATA_OUT[2]     ; processor:m1ps|PC:inst13|DATA_OUT[3]                                                                             ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 1.694      ;
; 1.408 ; processor:m1ps|PC:inst13|DATA_OUT[9]     ; processor:m1ps|PC:inst13|DATA_OUT[10]                                                                            ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 1.694      ;
; 1.408 ; processor:m1ps|PC:inst13|DATA_OUT[18]    ; processor:m1ps|PC:inst13|DATA_OUT[19]                                                                            ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 1.694      ;
; 1.408 ; processor:m1ps|PC:inst13|DATA_OUT[25]    ; processor:m1ps|PC:inst13|DATA_OUT[26]                                                                            ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 1.694      ;
; 1.409 ; processor:m1ps|PC:inst13|DATA_OUT[30]    ; processor:m1ps|PC:inst13|DATA_OUT[31]                                                                            ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 1.695      ;
; 1.409 ; processor:m1ps|PC:inst13|DATA_OUT[13]    ; processor:m1ps|PC:inst13|DATA_OUT[14]                                                                            ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 1.695      ;
; 1.409 ; processor:m1ps|PC:inst13|DATA_OUT[14]    ; processor:m1ps|PC:inst13|DATA_OUT[15]                                                                            ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 1.695      ;
; 1.409 ; processor:m1ps|PC:inst13|DATA_OUT[29]    ; processor:m1ps|PC:inst13|DATA_OUT[30]                                                                            ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 1.695      ;
; 1.409 ; processor:m1ps|PC:inst13|DATA_OUT[4]     ; processor:m1ps|PC:inst13|DATA_OUT[5]                                                                             ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 1.695      ;
; 1.409 ; processor:m1ps|PC:inst13|DATA_OUT[11]    ; processor:m1ps|PC:inst13|DATA_OUT[12]                                                                            ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 1.695      ;
; 1.409 ; processor:m1ps|PC:inst13|DATA_OUT[20]    ; processor:m1ps|PC:inst13|DATA_OUT[21]                                                                            ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 1.695      ;
; 1.409 ; processor:m1ps|PC:inst13|DATA_OUT[27]    ; processor:m1ps|PC:inst13|DATA_OUT[28]                                                                            ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 1.695      ;
; 1.428 ; processor:m1ps|reg:IR|dataout[22]        ; processor:m1ps|bank:inst4|reg:\g1:10:regs|dataout[25]                                                            ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.610      ; 2.324      ;
; 1.448 ; processor:m1ps|PC:inst13|DATA_OUT[8]     ; processor:m1ps|PC:inst13|DATA_OUT[9]                                                                             ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 1.734      ;
; 1.448 ; processor:m1ps|PC:inst13|DATA_OUT[24]    ; processor:m1ps|PC:inst13|DATA_OUT[25]                                                                            ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 1.734      ;
; 1.449 ; processor:m1ps|PC:inst13|DATA_OUT[3]     ; processor:m1ps|PC:inst13|DATA_OUT[4]                                                                             ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 1.735      ;
; 1.449 ; processor:m1ps|PC:inst13|DATA_OUT[6]     ; processor:m1ps|PC:inst13|DATA_OUT[7]                                                                             ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 1.735      ;
; 1.449 ; processor:m1ps|PC:inst13|DATA_OUT[10]    ; processor:m1ps|PC:inst13|DATA_OUT[11]                                                                            ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 1.735      ;
; 1.449 ; processor:m1ps|PC:inst13|DATA_OUT[12]    ; processor:m1ps|PC:inst13|DATA_OUT[13]                                                                            ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 1.735      ;
; 1.449 ; processor:m1ps|PC:inst13|DATA_OUT[19]    ; processor:m1ps|PC:inst13|DATA_OUT[20]                                                                            ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 1.735      ;
; 1.449 ; processor:m1ps|PC:inst13|DATA_OUT[22]    ; processor:m1ps|PC:inst13|DATA_OUT[23]                                                                            ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 1.735      ;
; 1.449 ; processor:m1ps|PC:inst13|DATA_OUT[26]    ; processor:m1ps|PC:inst13|DATA_OUT[27]                                                                            ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 1.735      ;
; 1.449 ; processor:m1ps|PC:inst13|DATA_OUT[28]    ; processor:m1ps|PC:inst13|DATA_OUT[29]                                                                            ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 1.735      ;
; 1.449 ; processor:m1ps|PC:inst13|DATA_OUT[5]     ; processor:m1ps|PC:inst13|DATA_OUT[6]                                                                             ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 1.735      ;
; 1.449 ; processor:m1ps|PC:inst13|DATA_OUT[21]    ; processor:m1ps|PC:inst13|DATA_OUT[22]                                                                            ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 1.735      ;
; 1.456 ; processor:m1ps|reg:IR|dataout[23]        ; processor:m1ps|bank:inst4|reg:\g1:7:regs|dataout[11]                                                             ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.627      ; 2.369      ;
; 1.480 ; processor:m1ps|PC:inst13|DATA_OUT[16]    ; processor:m1ps|PC:inst13|DATA_OUT[18]                                                                            ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 1.766      ;
; 1.487 ; processor:m1ps|PC:inst13|DATA_OUT[1]     ; processor:m1ps|PC:inst13|DATA_OUT[3]                                                                             ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 1.773      ;
; 1.487 ; processor:m1ps|PC:inst13|DATA_OUT[17]    ; processor:m1ps|PC:inst13|DATA_OUT[19]                                                                            ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 1.773      ;
; 1.488 ; processor:m1ps|PC:inst13|DATA_OUT[2]     ; processor:m1ps|PC:inst13|DATA_OUT[4]                                                                             ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 1.774      ;
; 1.488 ; processor:m1ps|PC:inst13|DATA_OUT[9]     ; processor:m1ps|PC:inst13|DATA_OUT[11]                                                                            ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 1.774      ;
; 1.488 ; processor:m1ps|PC:inst13|DATA_OUT[18]    ; processor:m1ps|PC:inst13|DATA_OUT[20]                                                                            ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 1.774      ;
; 1.488 ; processor:m1ps|PC:inst13|DATA_OUT[25]    ; processor:m1ps|PC:inst13|DATA_OUT[27]                                                                            ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 1.774      ;
; 1.489 ; processor:m1ps|PC:inst13|DATA_OUT[29]    ; processor:m1ps|PC:inst13|DATA_OUT[31]                                                                            ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 1.775      ;
; 1.489 ; processor:m1ps|PC:inst13|DATA_OUT[13]    ; processor:m1ps|PC:inst13|DATA_OUT[15]                                                                            ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 1.775      ;
; 1.489 ; processor:m1ps|PC:inst13|DATA_OUT[11]    ; processor:m1ps|PC:inst13|DATA_OUT[13]                                                                            ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 1.775      ;
; 1.489 ; processor:m1ps|PC:inst13|DATA_OUT[27]    ; processor:m1ps|PC:inst13|DATA_OUT[29]                                                                            ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 1.775      ;
; 1.489 ; processor:m1ps|PC:inst13|DATA_OUT[4]     ; processor:m1ps|PC:inst13|DATA_OUT[6]                                                                             ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 1.775      ;
; 1.489 ; processor:m1ps|PC:inst13|DATA_OUT[20]    ; processor:m1ps|PC:inst13|DATA_OUT[22]                                                                            ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 1.775      ;
; 1.508 ; processor:m1ps|UC:UC|DM_Rd               ; processor:m1ps|bank:inst4|reg:\g1:1:regs|dataout[31]                                                             ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.340      ; 2.134      ;
; 1.510 ; processor:m1ps|PC:inst13|DATA_OUT[7]     ; processor:m1ps|PC:inst13|DATA_OUT[8]                                                                             ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 1.796      ;
; 1.510 ; processor:m1ps|PC:inst13|DATA_OUT[23]    ; processor:m1ps|PC:inst13|DATA_OUT[24]                                                                            ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 1.796      ;
; 1.516 ; processor:m1ps|UC:UC|DM_Rd               ; processor:m1ps|bank:inst4|reg:\g1:1:regs|dataout[14]                                                             ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.454      ; 2.256      ;
; 1.520 ; processor:m1ps|PC:inst13|DATA_OUT[15]    ; processor:m1ps|PC:inst13|DATA_OUT[16]                                                                            ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.011     ; 1.795      ;
; 1.528 ; processor:m1ps|PC:inst13|DATA_OUT[8]     ; processor:m1ps|PC:inst13|DATA_OUT[10]                                                                            ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 1.814      ;
; 1.528 ; processor:m1ps|PC:inst13|DATA_OUT[24]    ; processor:m1ps|PC:inst13|DATA_OUT[26]                                                                            ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 1.814      ;
; 1.529 ; processor:m1ps|PC:inst13|DATA_OUT[12]    ; processor:m1ps|PC:inst13|DATA_OUT[14]                                                                            ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 1.815      ;
; 1.529 ; processor:m1ps|PC:inst13|DATA_OUT[28]    ; processor:m1ps|PC:inst13|DATA_OUT[30]                                                                            ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 1.815      ;
; 1.529 ; processor:m1ps|PC:inst13|DATA_OUT[3]     ; processor:m1ps|PC:inst13|DATA_OUT[5]                                                                             ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 1.815      ;
; 1.529 ; processor:m1ps|PC:inst13|DATA_OUT[10]    ; processor:m1ps|PC:inst13|DATA_OUT[12]                                                                            ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 1.815      ;
; 1.529 ; processor:m1ps|PC:inst13|DATA_OUT[19]    ; processor:m1ps|PC:inst13|DATA_OUT[21]                                                                            ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 1.815      ;
; 1.529 ; processor:m1ps|PC:inst13|DATA_OUT[26]    ; processor:m1ps|PC:inst13|DATA_OUT[28]                                                                            ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 1.815      ;
; 1.529 ; processor:m1ps|PC:inst13|DATA_OUT[5]     ; processor:m1ps|PC:inst13|DATA_OUT[7]                                                                             ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 1.815      ;
+-------+------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'freqdiv:CLOCKDIVISOR|tmpclk'                                                                                                                                                              ;
+--------+--------------+----------------+------------------+-----------------------------+------------+---------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                       ; Clock Edge ; Target                                                                                                              ;
+--------+--------------+----------------+------------------+-----------------------------+------------+---------------------------------------------------------------------------------------------------------------------+
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a0~porta_address_reg4 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a0~porta_address_reg4 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a0~porta_address_reg5 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a0~porta_address_reg5 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a0~porta_address_reg6 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a0~porta_address_reg6 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a0~porta_address_reg7 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a0~porta_address_reg7 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a0~porta_datain_reg10 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a0~porta_datain_reg10 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a0~porta_datain_reg11 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a0~porta_datain_reg11 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a0~porta_datain_reg12 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a0~porta_datain_reg12 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a0~porta_datain_reg13 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a0~porta_datain_reg13 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a0~porta_datain_reg8  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a0~porta_datain_reg8  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a0~porta_datain_reg9  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a0~porta_datain_reg9  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a0~portb_address_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a0~portb_address_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a0~portb_address_reg1 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a0~portb_address_reg1 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a0~portb_address_reg2 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a0~portb_address_reg2 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a0~portb_address_reg3 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a0~portb_address_reg3 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a0~portb_address_reg4 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a0~portb_address_reg4 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a0~portb_address_reg5 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a0~portb_address_reg5 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a0~portb_address_reg6 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a0~portb_address_reg6 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a0~portb_address_reg7 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a0~portb_address_reg7 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a10~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a10~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a11~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a11~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a12~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a12~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a13~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a13~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a14~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a14~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a15~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a15~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a16~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a16~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a17~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a17~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a18~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a18~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a19~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a19~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a1~porta_address_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a1~porta_address_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a1~porta_address_reg1 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a1~porta_address_reg1 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a1~porta_address_reg2 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a1~porta_address_reg2 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a1~porta_address_reg3 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a1~porta_address_reg3 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a1~porta_address_reg4 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a1~porta_address_reg4 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a1~porta_address_reg5 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a1~porta_address_reg5 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a1~porta_address_reg6 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a1~porta_address_reg6 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a1~porta_address_reg7 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a1~porta_address_reg7 ;
+--------+--------------+----------------+------------------+-----------------------------+------------+---------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'KEY[0]'                                                                                                                                                                 ;
+--------+--------------+----------------+------------------+--------+------------+------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                                                                                                                 ;
+--------+--------------+----------------+------------------+--------+------------+------------------------------------------------------------------------------------------------------------------------+
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a0~porta_address_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a0~porta_address_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a0~porta_address_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a0~porta_address_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a0~porta_address_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a0~porta_address_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a0~porta_datain_reg1   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a0~porta_datain_reg1   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a0~porta_datain_reg10  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a0~porta_datain_reg10  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a0~porta_datain_reg11  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a0~porta_datain_reg11  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a0~porta_datain_reg12  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a0~porta_datain_reg12  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a0~porta_datain_reg13  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a0~porta_datain_reg13  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a0~porta_datain_reg2   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a0~porta_datain_reg2   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a0~porta_datain_reg3   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a0~porta_datain_reg3   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a0~porta_datain_reg4   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a0~porta_datain_reg4   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a0~porta_datain_reg5   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a0~porta_datain_reg5   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a0~porta_datain_reg6   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a0~porta_datain_reg6   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a0~porta_datain_reg7   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a0~porta_datain_reg7   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a0~porta_datain_reg8   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a0~porta_datain_reg8   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a0~porta_datain_reg9   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a0~porta_datain_reg9   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a0~porta_memory_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a0~porta_memory_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a0~porta_we_reg        ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a0~porta_we_reg        ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a10~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a10~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a11~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a11~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a12~porta_address_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a12~porta_address_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a12~porta_address_reg1 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a12~porta_address_reg1 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a12~porta_address_reg2 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a12~porta_address_reg2 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a12~porta_address_reg3 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a12~porta_address_reg3 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a12~porta_datain_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a12~porta_datain_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a12~porta_datain_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a12~porta_datain_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a12~porta_datain_reg10 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a12~porta_datain_reg10 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a12~porta_datain_reg11 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a12~porta_datain_reg11 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a12~porta_datain_reg12 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a12~porta_datain_reg12 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a12~porta_datain_reg13 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a12~porta_datain_reg13 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a12~porta_datain_reg14 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a12~porta_datain_reg14 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a12~porta_datain_reg15 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a12~porta_datain_reg15 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a12~porta_datain_reg16 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a12~porta_datain_reg16 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a12~porta_datain_reg17 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a12~porta_datain_reg17 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a12~porta_datain_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a12~porta_datain_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a12~porta_datain_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a12~porta_datain_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a12~porta_datain_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a12~porta_datain_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a12~porta_datain_reg5  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a12~porta_datain_reg5  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a12~porta_datain_reg6  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a12~porta_datain_reg6  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a12~porta_datain_reg7  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a12~porta_datain_reg7  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a12~porta_datain_reg8  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a12~porta_datain_reg8  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a12~porta_datain_reg9  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a12~porta_datain_reg9  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a12~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a12~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a12~porta_we_reg       ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a12~porta_we_reg       ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a13~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a13~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a14~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a14~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a15~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a15~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a16~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a16~porta_memory_reg0  ;
+--------+--------------+----------------+------------------+--------+------------+------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLOCK_50'                                                                      ;
+--------+--------------+----------------+------------------+----------+------------+-----------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                      ;
+--------+--------------+----------------+------------------+----------+------------+-----------------------------+
; -1.631 ; 1.000        ; 2.631          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                    ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Fall       ; freqdiv:CLOCKDIVISOR|tmpclk ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; freqdiv:CLOCKDIVISOR|tmpclk ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCKDIVISOR|tmpclk|clk     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCKDIVISOR|tmpclk|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50|combout            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50|combout            ;
+--------+--------------+----------------+------------------+----------+------------+-----------------------------+


+----------------------------------------------------------------------------------------------------+
; Setup Times                                                                                        ;
+-----------+-----------------------------+-------+-------+------------+-----------------------------+
; Data Port ; Clock Port                  ; Rise  ; Fall  ; Clock Edge ; Clock Reference             ;
+-----------+-----------------------------+-------+-------+------------+-----------------------------+
; SW[*]     ; KEY[0]                      ; 3.577 ; 3.577 ; Fall       ; KEY[0]                      ;
;  SW[1]    ; KEY[0]                      ; 2.111 ; 2.111 ; Fall       ; KEY[0]                      ;
;  SW[2]    ; KEY[0]                      ; 3.577 ; 3.577 ; Fall       ; KEY[0]                      ;
;  SW[3]    ; KEY[0]                      ; 2.217 ; 2.217 ; Fall       ; KEY[0]                      ;
;  SW[4]    ; KEY[0]                      ; 2.619 ; 2.619 ; Fall       ; KEY[0]                      ;
;  SW[5]    ; KEY[0]                      ; 2.636 ; 2.636 ; Fall       ; KEY[0]                      ;
;  SW[6]    ; KEY[0]                      ; 2.822 ; 2.822 ; Fall       ; KEY[0]                      ;
;  SW[7]    ; KEY[0]                      ; 2.310 ; 2.310 ; Fall       ; KEY[0]                      ;
;  SW[8]    ; KEY[0]                      ; 2.617 ; 2.617 ; Fall       ; KEY[0]                      ;
;  SW[9]    ; KEY[0]                      ; 1.040 ; 1.040 ; Fall       ; KEY[0]                      ;
; KEY[*]    ; freqdiv:CLOCKDIVISOR|tmpclk ; 5.615 ; 5.615 ; Rise       ; freqdiv:CLOCKDIVISOR|tmpclk ;
;  KEY[3]   ; freqdiv:CLOCKDIVISOR|tmpclk ; 5.615 ; 5.615 ; Rise       ; freqdiv:CLOCKDIVISOR|tmpclk ;
; SW[*]     ; freqdiv:CLOCKDIVISOR|tmpclk ; 9.877 ; 9.877 ; Rise       ; freqdiv:CLOCKDIVISOR|tmpclk ;
;  SW[0]    ; freqdiv:CLOCKDIVISOR|tmpclk ; 4.169 ; 4.169 ; Rise       ; freqdiv:CLOCKDIVISOR|tmpclk ;
;  SW[1]    ; freqdiv:CLOCKDIVISOR|tmpclk ; 9.203 ; 9.203 ; Rise       ; freqdiv:CLOCKDIVISOR|tmpclk ;
;  SW[2]    ; freqdiv:CLOCKDIVISOR|tmpclk ; 9.830 ; 9.830 ; Rise       ; freqdiv:CLOCKDIVISOR|tmpclk ;
;  SW[3]    ; freqdiv:CLOCKDIVISOR|tmpclk ; 9.303 ; 9.303 ; Rise       ; freqdiv:CLOCKDIVISOR|tmpclk ;
;  SW[4]    ; freqdiv:CLOCKDIVISOR|tmpclk ; 9.725 ; 9.725 ; Rise       ; freqdiv:CLOCKDIVISOR|tmpclk ;
;  SW[5]    ; freqdiv:CLOCKDIVISOR|tmpclk ; 9.417 ; 9.417 ; Rise       ; freqdiv:CLOCKDIVISOR|tmpclk ;
;  SW[6]    ; freqdiv:CLOCKDIVISOR|tmpclk ; 9.877 ; 9.877 ; Rise       ; freqdiv:CLOCKDIVISOR|tmpclk ;
;  SW[7]    ; freqdiv:CLOCKDIVISOR|tmpclk ; 7.919 ; 7.919 ; Rise       ; freqdiv:CLOCKDIVISOR|tmpclk ;
;  SW[8]    ; freqdiv:CLOCKDIVISOR|tmpclk ; 9.667 ; 9.667 ; Rise       ; freqdiv:CLOCKDIVISOR|tmpclk ;
;  SW[9]    ; freqdiv:CLOCKDIVISOR|tmpclk ; 7.859 ; 7.859 ; Rise       ; freqdiv:CLOCKDIVISOR|tmpclk ;
+-----------+-----------------------------+-------+-------+------------+-----------------------------+


+------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                           ;
+-----------+-----------------------------+--------+--------+------------+-----------------------------+
; Data Port ; Clock Port                  ; Rise   ; Fall   ; Clock Edge ; Clock Reference             ;
+-----------+-----------------------------+--------+--------+------------+-----------------------------+
; SW[*]     ; KEY[0]                      ; 0.734  ; 0.734  ; Fall       ; KEY[0]                      ;
;  SW[1]    ; KEY[0]                      ; -0.542 ; -0.542 ; Fall       ; KEY[0]                      ;
;  SW[2]    ; KEY[0]                      ; -1.556 ; -1.556 ; Fall       ; KEY[0]                      ;
;  SW[3]    ; KEY[0]                      ; -0.388 ; -0.388 ; Fall       ; KEY[0]                      ;
;  SW[4]    ; KEY[0]                      ; -0.544 ; -0.544 ; Fall       ; KEY[0]                      ;
;  SW[5]    ; KEY[0]                      ; -1.023 ; -1.023 ; Fall       ; KEY[0]                      ;
;  SW[6]    ; KEY[0]                      ; -0.411 ; -0.411 ; Fall       ; KEY[0]                      ;
;  SW[7]    ; KEY[0]                      ; -0.272 ; -0.272 ; Fall       ; KEY[0]                      ;
;  SW[8]    ; KEY[0]                      ; -0.953 ; -0.953 ; Fall       ; KEY[0]                      ;
;  SW[9]    ; KEY[0]                      ; 0.734  ; 0.734  ; Fall       ; KEY[0]                      ;
; KEY[*]    ; freqdiv:CLOCKDIVISOR|tmpclk ; -5.316 ; -5.316 ; Rise       ; freqdiv:CLOCKDIVISOR|tmpclk ;
;  KEY[3]   ; freqdiv:CLOCKDIVISOR|tmpclk ; -5.316 ; -5.316 ; Rise       ; freqdiv:CLOCKDIVISOR|tmpclk ;
; SW[*]     ; freqdiv:CLOCKDIVISOR|tmpclk ; -0.942 ; -0.942 ; Rise       ; freqdiv:CLOCKDIVISOR|tmpclk ;
;  SW[0]    ; freqdiv:CLOCKDIVISOR|tmpclk ; -0.942 ; -0.942 ; Rise       ; freqdiv:CLOCKDIVISOR|tmpclk ;
;  SW[1]    ; freqdiv:CLOCKDIVISOR|tmpclk ; -3.943 ; -3.943 ; Rise       ; freqdiv:CLOCKDIVISOR|tmpclk ;
;  SW[2]    ; freqdiv:CLOCKDIVISOR|tmpclk ; -4.355 ; -4.355 ; Rise       ; freqdiv:CLOCKDIVISOR|tmpclk ;
;  SW[3]    ; freqdiv:CLOCKDIVISOR|tmpclk ; -3.877 ; -3.877 ; Rise       ; freqdiv:CLOCKDIVISOR|tmpclk ;
;  SW[4]    ; freqdiv:CLOCKDIVISOR|tmpclk ; -3.270 ; -3.270 ; Rise       ; freqdiv:CLOCKDIVISOR|tmpclk ;
;  SW[5]    ; freqdiv:CLOCKDIVISOR|tmpclk ; -3.890 ; -3.890 ; Rise       ; freqdiv:CLOCKDIVISOR|tmpclk ;
;  SW[6]    ; freqdiv:CLOCKDIVISOR|tmpclk ; -3.383 ; -3.383 ; Rise       ; freqdiv:CLOCKDIVISOR|tmpclk ;
;  SW[7]    ; freqdiv:CLOCKDIVISOR|tmpclk ; -2.995 ; -2.995 ; Rise       ; freqdiv:CLOCKDIVISOR|tmpclk ;
;  SW[8]    ; freqdiv:CLOCKDIVISOR|tmpclk ; -3.334 ; -3.334 ; Rise       ; freqdiv:CLOCKDIVISOR|tmpclk ;
;  SW[9]    ; freqdiv:CLOCKDIVISOR|tmpclk ; -2.082 ; -2.082 ; Rise       ; freqdiv:CLOCKDIVISOR|tmpclk ;
+-----------+-----------------------------+--------+--------+------------+-----------------------------+


+------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                ;
+-----------+-----------------------------+--------+--------+------------+-----------------------------+
; Data Port ; Clock Port                  ; Rise   ; Fall   ; Clock Edge ; Clock Reference             ;
+-----------+-----------------------------+--------+--------+------------+-----------------------------+
; HEX1[*]   ; KEY[0]                      ; 16.489 ; 16.489 ; Fall       ; KEY[0]                      ;
;  HEX1[0]  ; KEY[0]                      ; 16.089 ; 16.089 ; Fall       ; KEY[0]                      ;
;  HEX1[1]  ; KEY[0]                      ; 16.429 ; 16.429 ; Fall       ; KEY[0]                      ;
;  HEX1[2]  ; KEY[0]                      ; 16.440 ; 16.440 ; Fall       ; KEY[0]                      ;
;  HEX1[3]  ; KEY[0]                      ; 16.436 ; 16.436 ; Fall       ; KEY[0]                      ;
;  HEX1[4]  ; KEY[0]                      ; 16.489 ; 16.489 ; Fall       ; KEY[0]                      ;
;  HEX1[5]  ; KEY[0]                      ; 16.482 ; 16.482 ; Fall       ; KEY[0]                      ;
;  HEX1[6]  ; KEY[0]                      ; 16.447 ; 16.447 ; Fall       ; KEY[0]                      ;
; HEX2[*]   ; KEY[0]                      ; 17.043 ; 17.043 ; Fall       ; KEY[0]                      ;
;  HEX2[0]  ; KEY[0]                      ; 16.438 ; 16.438 ; Fall       ; KEY[0]                      ;
;  HEX2[1]  ; KEY[0]                      ; 16.170 ; 16.170 ; Fall       ; KEY[0]                      ;
;  HEX2[2]  ; KEY[0]                      ; 17.043 ; 17.043 ; Fall       ; KEY[0]                      ;
;  HEX2[3]  ; KEY[0]                      ; 16.552 ; 16.552 ; Fall       ; KEY[0]                      ;
;  HEX2[4]  ; KEY[0]                      ; 15.644 ; 15.644 ; Fall       ; KEY[0]                      ;
;  HEX2[5]  ; KEY[0]                      ; 17.034 ; 17.034 ; Fall       ; KEY[0]                      ;
;  HEX2[6]  ; KEY[0]                      ; 17.042 ; 17.042 ; Fall       ; KEY[0]                      ;
; HEX3[*]   ; KEY[0]                      ; 17.360 ; 17.360 ; Fall       ; KEY[0]                      ;
;  HEX3[0]  ; KEY[0]                      ; 16.248 ; 16.248 ; Fall       ; KEY[0]                      ;
;  HEX3[1]  ; KEY[0]                      ; 17.360 ; 17.360 ; Fall       ; KEY[0]                      ;
;  HEX3[2]  ; KEY[0]                      ; 17.068 ; 17.068 ; Fall       ; KEY[0]                      ;
;  HEX3[3]  ; KEY[0]                      ; 16.240 ; 16.240 ; Fall       ; KEY[0]                      ;
;  HEX3[4]  ; KEY[0]                      ; 17.048 ; 17.048 ; Fall       ; KEY[0]                      ;
;  HEX3[5]  ; KEY[0]                      ; 16.623 ; 16.623 ; Fall       ; KEY[0]                      ;
;  HEX3[6]  ; KEY[0]                      ; 16.943 ; 16.943 ; Fall       ; KEY[0]                      ;
; VGA_G[*]  ; freqdiv:CLOCKDIVISOR|tmpclk ; 7.893  ; 7.893  ; Rise       ; freqdiv:CLOCKDIVISOR|tmpclk ;
;  VGA_G[2] ; freqdiv:CLOCKDIVISOR|tmpclk ; 7.844  ; 7.844  ; Rise       ; freqdiv:CLOCKDIVISOR|tmpclk ;
;  VGA_G[3] ; freqdiv:CLOCKDIVISOR|tmpclk ; 7.893  ; 7.893  ; Rise       ; freqdiv:CLOCKDIVISOR|tmpclk ;
; VGA_HS    ; freqdiv:CLOCKDIVISOR|tmpclk ; 7.049  ; 7.049  ; Rise       ; freqdiv:CLOCKDIVISOR|tmpclk ;
; VGA_VS    ; freqdiv:CLOCKDIVISOR|tmpclk ; 6.944  ; 6.944  ; Rise       ; freqdiv:CLOCKDIVISOR|tmpclk ;
+-----------+-----------------------------+--------+--------+------------+-----------------------------+


+------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                        ;
+-----------+-----------------------------+--------+--------+------------+-----------------------------+
; Data Port ; Clock Port                  ; Rise   ; Fall   ; Clock Edge ; Clock Reference             ;
+-----------+-----------------------------+--------+--------+------------+-----------------------------+
; HEX1[*]   ; KEY[0]                      ; 12.785 ; 12.785 ; Fall       ; KEY[0]                      ;
;  HEX1[0]  ; KEY[0]                      ; 12.785 ; 12.785 ; Fall       ; KEY[0]                      ;
;  HEX1[1]  ; KEY[0]                      ; 13.120 ; 13.120 ; Fall       ; KEY[0]                      ;
;  HEX1[2]  ; KEY[0]                      ; 13.136 ; 13.136 ; Fall       ; KEY[0]                      ;
;  HEX1[3]  ; KEY[0]                      ; 13.124 ; 13.124 ; Fall       ; KEY[0]                      ;
;  HEX1[4]  ; KEY[0]                      ; 13.183 ; 13.183 ; Fall       ; KEY[0]                      ;
;  HEX1[5]  ; KEY[0]                      ; 13.169 ; 13.169 ; Fall       ; KEY[0]                      ;
;  HEX1[6]  ; KEY[0]                      ; 13.140 ; 13.140 ; Fall       ; KEY[0]                      ;
; HEX2[*]   ; KEY[0]                      ; 11.292 ; 11.292 ; Fall       ; KEY[0]                      ;
;  HEX2[0]  ; KEY[0]                      ; 11.763 ; 11.763 ; Fall       ; KEY[0]                      ;
;  HEX2[1]  ; KEY[0]                      ; 11.492 ; 11.492 ; Fall       ; KEY[0]                      ;
;  HEX2[2]  ; KEY[0]                      ; 12.374 ; 12.374 ; Fall       ; KEY[0]                      ;
;  HEX2[3]  ; KEY[0]                      ; 12.212 ; 12.212 ; Fall       ; KEY[0]                      ;
;  HEX2[4]  ; KEY[0]                      ; 11.292 ; 11.292 ; Fall       ; KEY[0]                      ;
;  HEX2[5]  ; KEY[0]                      ; 12.360 ; 12.360 ; Fall       ; KEY[0]                      ;
;  HEX2[6]  ; KEY[0]                      ; 12.359 ; 12.359 ; Fall       ; KEY[0]                      ;
; HEX3[*]   ; KEY[0]                      ; 11.858 ; 11.858 ; Fall       ; KEY[0]                      ;
;  HEX3[0]  ; KEY[0]                      ; 11.866 ; 11.866 ; Fall       ; KEY[0]                      ;
;  HEX3[1]  ; KEY[0]                      ; 12.979 ; 12.979 ; Fall       ; KEY[0]                      ;
;  HEX3[2]  ; KEY[0]                      ; 12.686 ; 12.686 ; Fall       ; KEY[0]                      ;
;  HEX3[3]  ; KEY[0]                      ; 11.858 ; 11.858 ; Fall       ; KEY[0]                      ;
;  HEX3[4]  ; KEY[0]                      ; 12.666 ; 12.666 ; Fall       ; KEY[0]                      ;
;  HEX3[5]  ; KEY[0]                      ; 12.242 ; 12.242 ; Fall       ; KEY[0]                      ;
;  HEX3[6]  ; KEY[0]                      ; 12.562 ; 12.562 ; Fall       ; KEY[0]                      ;
; VGA_G[*]  ; freqdiv:CLOCKDIVISOR|tmpclk ; 7.844  ; 7.844  ; Rise       ; freqdiv:CLOCKDIVISOR|tmpclk ;
;  VGA_G[2] ; freqdiv:CLOCKDIVISOR|tmpclk ; 7.844  ; 7.844  ; Rise       ; freqdiv:CLOCKDIVISOR|tmpclk ;
;  VGA_G[3] ; freqdiv:CLOCKDIVISOR|tmpclk ; 7.893  ; 7.893  ; Rise       ; freqdiv:CLOCKDIVISOR|tmpclk ;
; VGA_HS    ; freqdiv:CLOCKDIVISOR|tmpclk ; 7.049  ; 7.049  ; Rise       ; freqdiv:CLOCKDIVISOR|tmpclk ;
; VGA_VS    ; freqdiv:CLOCKDIVISOR|tmpclk ; 6.944  ; 6.944  ; Rise       ; freqdiv:CLOCKDIVISOR|tmpclk ;
+-----------+-----------------------------+--------+--------+------------+-----------------------------+


+------------------------------------------------------+
; Fast Model Setup Summary                             ;
+-----------------------------+--------+---------------+
; Clock                       ; Slack  ; End Point TNS ;
+-----------------------------+--------+---------------+
; freqdiv:CLOCKDIVISOR|tmpclk ; -7.420 ; -3419.559     ;
; KEY[0]                      ; -4.548 ; -1538.647     ;
; CLOCK_50                    ; 1.343  ; 0.000         ;
+-----------------------------+--------+---------------+


+------------------------------------------------------+
; Fast Model Hold Summary                              ;
+-----------------------------+--------+---------------+
; Clock                       ; Slack  ; End Point TNS ;
+-----------------------------+--------+---------------+
; CLOCK_50                    ; -0.963 ; -0.963        ;
; freqdiv:CLOCKDIVISOR|tmpclk ; 0.215  ; 0.000         ;
; KEY[0]                      ; 0.242  ; 0.000         ;
+-----------------------------+--------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary               ;
+-----------------------------+--------+---------------+
; Clock                       ; Slack  ; End Point TNS ;
+-----------------------------+--------+---------------+
; KEY[0]                      ; -2.000 ; -716.222      ;
; freqdiv:CLOCKDIVISOR|tmpclk ; -1.627 ; -2201.904     ;
; CLOCK_50                    ; -1.380 ; -2.380        ;
+-----------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'freqdiv:CLOCKDIVISOR|tmpclk'                                                                                                                                                                                                                                                     ;
+--------+------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------------------+--------------+------------+------------+
; Slack  ; From Node                                            ; To Node                                                                                                                                       ; Launch Clock ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------------------+--------------+------------+------------+
; -7.420 ; processor:m1ps|reg:IR|dataout[11]                    ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY2|altsyncram:data_rtl_0|altsyncram_sue1:auto_generated|ram_block1a0~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -0.324     ; 7.595      ;
; -7.389 ; processor:m1ps|bank:inst4|reg:\g1:6:regs|dataout[0]  ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY2|altsyncram:data_rtl_0|altsyncram_sue1:auto_generated|ram_block1a0~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -0.366     ; 7.522      ;
; -7.365 ; processor:m1ps|reg:IR|dataout[11]                    ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY1|altsyncram:data_rtl_0|altsyncram_85f1:auto_generated|ram_block1a6~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -0.343     ; 7.521      ;
; -7.359 ; processor:m1ps|reg:IR|dataout[11]                    ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY2|altsyncram:data_rtl_0|altsyncram_sue1:auto_generated|ram_block1a6~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -0.350     ; 7.508      ;
; -7.334 ; processor:m1ps|bank:inst4|reg:\g1:6:regs|dataout[0]  ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY1|altsyncram:data_rtl_0|altsyncram_85f1:auto_generated|ram_block1a6~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -0.385     ; 7.448      ;
; -7.328 ; processor:m1ps|bank:inst4|reg:\g1:6:regs|dataout[0]  ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY2|altsyncram:data_rtl_0|altsyncram_sue1:auto_generated|ram_block1a6~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -0.392     ; 7.435      ;
; -7.306 ; processor:m1ps|reg:IR|dataout[12]                    ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY2|altsyncram:data_rtl_0|altsyncram_sue1:auto_generated|ram_block1a0~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -0.324     ; 7.481      ;
; -7.271 ; processor:m1ps|bank:inst4|reg:\g1:6:regs|dataout[2]  ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY2|altsyncram:data_rtl_0|altsyncram_sue1:auto_generated|ram_block1a0~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -0.373     ; 7.397      ;
; -7.251 ; processor:m1ps|reg:IR|dataout[12]                    ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY1|altsyncram:data_rtl_0|altsyncram_85f1:auto_generated|ram_block1a6~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -0.343     ; 7.407      ;
; -7.245 ; processor:m1ps|reg:IR|dataout[12]                    ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY2|altsyncram:data_rtl_0|altsyncram_sue1:auto_generated|ram_block1a6~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -0.350     ; 7.394      ;
; -7.221 ; processor:m1ps|reg:IR|dataout[11]                    ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY1|altsyncram:data_rtl_0|altsyncram_85f1:auto_generated|ram_block1a3~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -0.334     ; 7.386      ;
; -7.216 ; processor:m1ps|bank:inst4|reg:\g1:6:regs|dataout[2]  ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY1|altsyncram:data_rtl_0|altsyncram_85f1:auto_generated|ram_block1a6~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -0.392     ; 7.323      ;
; -7.210 ; processor:m1ps|bank:inst4|reg:\g1:6:regs|dataout[2]  ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY2|altsyncram:data_rtl_0|altsyncram_sue1:auto_generated|ram_block1a6~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -0.399     ; 7.310      ;
; -7.198 ; processor:m1ps|bank:inst4|reg:\g1:5:regs|dataout[1]  ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY2|altsyncram:data_rtl_0|altsyncram_sue1:auto_generated|ram_block1a0~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -0.378     ; 7.319      ;
; -7.190 ; processor:m1ps|bank:inst4|reg:\g1:6:regs|dataout[0]  ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY1|altsyncram:data_rtl_0|altsyncram_85f1:auto_generated|ram_block1a3~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -0.376     ; 7.313      ;
; -7.188 ; processor:m1ps|reg:IR|dataout[11]                    ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY1|altsyncram:data_rtl_0|altsyncram_85f1:auto_generated|ram_block1a2~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -0.328     ; 7.359      ;
; -7.182 ; processor:m1ps|reg:IR|dataout[11]                    ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY1|altsyncram:data_rtl_0|altsyncram_85f1:auto_generated|ram_block1a4~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -0.338     ; 7.343      ;
; -7.178 ; processor:m1ps|reg:IR|dataout[11]                    ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY2|altsyncram:data_rtl_0|altsyncram_sue1:auto_generated|ram_block1a2~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -0.335     ; 7.342      ;
; -7.169 ; processor:m1ps|reg:IR|dataout[11]                    ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY2|altsyncram:data_rtl_0|altsyncram_sue1:auto_generated|ram_block1a1~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -0.332     ; 7.336      ;
; -7.157 ; processor:m1ps|bank:inst4|reg:\g1:6:regs|dataout[0]  ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY1|altsyncram:data_rtl_0|altsyncram_85f1:auto_generated|ram_block1a2~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -0.370     ; 7.286      ;
; -7.151 ; processor:m1ps|bank:inst4|reg:\g1:6:regs|dataout[0]  ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY1|altsyncram:data_rtl_0|altsyncram_85f1:auto_generated|ram_block1a4~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -0.380     ; 7.270      ;
; -7.149 ; processor:m1ps|bank:inst4|reg:\g1:4:regs|dataout[4]  ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY2|altsyncram:data_rtl_0|altsyncram_sue1:auto_generated|ram_block1a0~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -0.351     ; 7.297      ;
; -7.147 ; processor:m1ps|bank:inst4|reg:\g1:6:regs|dataout[0]  ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY2|altsyncram:data_rtl_0|altsyncram_sue1:auto_generated|ram_block1a2~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -0.377     ; 7.269      ;
; -7.143 ; processor:m1ps|bank:inst4|reg:\g1:5:regs|dataout[1]  ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY1|altsyncram:data_rtl_0|altsyncram_85f1:auto_generated|ram_block1a6~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -0.397     ; 7.245      ;
; -7.138 ; processor:m1ps|bank:inst4|reg:\g1:6:regs|dataout[0]  ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY2|altsyncram:data_rtl_0|altsyncram_sue1:auto_generated|ram_block1a1~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -0.374     ; 7.263      ;
; -7.137 ; processor:m1ps|bank:inst4|reg:\g1:5:regs|dataout[1]  ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY2|altsyncram:data_rtl_0|altsyncram_sue1:auto_generated|ram_block1a6~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -0.404     ; 7.232      ;
; -7.107 ; processor:m1ps|reg:IR|dataout[12]                    ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY1|altsyncram:data_rtl_0|altsyncram_85f1:auto_generated|ram_block1a3~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -0.334     ; 7.272      ;
; -7.094 ; processor:m1ps|bank:inst4|reg:\g1:4:regs|dataout[4]  ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY1|altsyncram:data_rtl_0|altsyncram_85f1:auto_generated|ram_block1a6~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -0.370     ; 7.223      ;
; -7.088 ; processor:m1ps|bank:inst4|reg:\g1:4:regs|dataout[4]  ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY2|altsyncram:data_rtl_0|altsyncram_sue1:auto_generated|ram_block1a6~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -0.377     ; 7.210      ;
; -7.081 ; processor:m1ps|bank:inst4|reg:\g1:5:regs|dataout[3]  ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY2|altsyncram:data_rtl_0|altsyncram_sue1:auto_generated|ram_block1a0~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -0.428     ; 7.152      ;
; -7.076 ; processor:m1ps|reg:IR|dataout[11]                    ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY2|altsyncram:data_rtl_0|altsyncram_sue1:auto_generated|ram_block1a3~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -0.339     ; 7.236      ;
; -7.074 ; processor:m1ps|reg:IR|dataout[12]                    ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY1|altsyncram:data_rtl_0|altsyncram_85f1:auto_generated|ram_block1a2~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -0.328     ; 7.245      ;
; -7.072 ; processor:m1ps|bank:inst4|reg:\g1:6:regs|dataout[2]  ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY1|altsyncram:data_rtl_0|altsyncram_85f1:auto_generated|ram_block1a3~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -0.383     ; 7.188      ;
; -7.068 ; processor:m1ps|reg:IR|dataout[12]                    ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY1|altsyncram:data_rtl_0|altsyncram_85f1:auto_generated|ram_block1a4~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -0.338     ; 7.229      ;
; -7.064 ; processor:m1ps|reg:IR|dataout[12]                    ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY2|altsyncram:data_rtl_0|altsyncram_sue1:auto_generated|ram_block1a2~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -0.335     ; 7.228      ;
; -7.063 ; processor:m1ps|bank:inst4|reg:\g1:5:regs|dataout[11] ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY2|altsyncram:data_rtl_0|altsyncram_sue1:auto_generated|ram_block1a0~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -0.428     ; 7.134      ;
; -7.055 ; processor:m1ps|reg:IR|dataout[12]                    ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY2|altsyncram:data_rtl_0|altsyncram_sue1:auto_generated|ram_block1a1~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -0.332     ; 7.222      ;
; -7.052 ; processor:m1ps|reg:IR|dataout[11]                    ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY1|altsyncram:data_rtl_0|altsyncram_85f1:auto_generated|ram_block1a0~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -0.331     ; 7.220      ;
; -7.046 ; processor:m1ps|reg:IR|dataout[11]                    ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY1|altsyncram:data_rtl_0|altsyncram_85f1:auto_generated|ram_block1a5~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -0.331     ; 7.214      ;
; -7.045 ; processor:m1ps|reg:IR|dataout[11]                    ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY1|altsyncram:data_rtl_0|altsyncram_85f1:auto_generated|ram_block1a1~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -0.329     ; 7.215      ;
; -7.045 ; processor:m1ps|bank:inst4|reg:\g1:6:regs|dataout[0]  ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY2|altsyncram:data_rtl_0|altsyncram_sue1:auto_generated|ram_block1a3~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -0.381     ; 7.163      ;
; -7.043 ; processor:m1ps|reg:IR|dataout[11]                    ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY2|altsyncram:data_rtl_0|altsyncram_sue1:auto_generated|ram_block1a5~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -0.344     ; 7.198      ;
; -7.039 ; processor:m1ps|bank:inst4|reg:\g1:6:regs|dataout[2]  ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY1|altsyncram:data_rtl_0|altsyncram_85f1:auto_generated|ram_block1a2~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -0.377     ; 7.161      ;
; -7.037 ; processor:m1ps|reg:IR|dataout[11]                    ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY2|altsyncram:data_rtl_0|altsyncram_sue1:auto_generated|ram_block1a4~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -0.330     ; 7.206      ;
; -7.033 ; processor:m1ps|bank:inst4|reg:\g1:6:regs|dataout[2]  ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY1|altsyncram:data_rtl_0|altsyncram_85f1:auto_generated|ram_block1a4~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -0.387     ; 7.145      ;
; -7.029 ; processor:m1ps|bank:inst4|reg:\g1:6:regs|dataout[2]  ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY2|altsyncram:data_rtl_0|altsyncram_sue1:auto_generated|ram_block1a2~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -0.384     ; 7.144      ;
; -7.027 ; processor:m1ps|bank:inst4|reg:\g1:5:regs|dataout[5]  ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY2|altsyncram:data_rtl_0|altsyncram_sue1:auto_generated|ram_block1a0~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -0.378     ; 7.148      ;
; -7.026 ; processor:m1ps|bank:inst4|reg:\g1:5:regs|dataout[3]  ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY1|altsyncram:data_rtl_0|altsyncram_85f1:auto_generated|ram_block1a6~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -0.447     ; 7.078      ;
; -7.021 ; processor:m1ps|bank:inst4|reg:\g1:6:regs|dataout[0]  ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY1|altsyncram:data_rtl_0|altsyncram_85f1:auto_generated|ram_block1a0~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -0.373     ; 7.147      ;
; -7.020 ; processor:m1ps|bank:inst4|reg:\g1:4:regs|dataout[0]  ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY2|altsyncram:data_rtl_0|altsyncram_sue1:auto_generated|ram_block1a0~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -0.351     ; 7.168      ;
; -7.020 ; processor:m1ps|bank:inst4|reg:\g1:5:regs|dataout[3]  ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY2|altsyncram:data_rtl_0|altsyncram_sue1:auto_generated|ram_block1a6~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -0.454     ; 7.065      ;
; -7.020 ; processor:m1ps|bank:inst4|reg:\g1:6:regs|dataout[2]  ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY2|altsyncram:data_rtl_0|altsyncram_sue1:auto_generated|ram_block1a1~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -0.381     ; 7.138      ;
; -7.015 ; processor:m1ps|bank:inst4|reg:\g1:6:regs|dataout[0]  ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY1|altsyncram:data_rtl_0|altsyncram_85f1:auto_generated|ram_block1a5~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -0.373     ; 7.141      ;
; -7.014 ; processor:m1ps|bank:inst4|reg:\g1:6:regs|dataout[0]  ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY1|altsyncram:data_rtl_0|altsyncram_85f1:auto_generated|ram_block1a1~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -0.371     ; 7.142      ;
; -7.012 ; processor:m1ps|bank:inst4|reg:\g1:6:regs|dataout[0]  ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY2|altsyncram:data_rtl_0|altsyncram_sue1:auto_generated|ram_block1a5~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -0.386     ; 7.125      ;
; -7.008 ; processor:m1ps|bank:inst4|reg:\g1:5:regs|dataout[11] ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY1|altsyncram:data_rtl_0|altsyncram_85f1:auto_generated|ram_block1a6~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -0.447     ; 7.060      ;
; -7.006 ; processor:m1ps|bank:inst4|reg:\g1:6:regs|dataout[0]  ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY2|altsyncram:data_rtl_0|altsyncram_sue1:auto_generated|ram_block1a4~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -0.372     ; 7.133      ;
; -7.002 ; processor:m1ps|bank:inst4|reg:\g1:5:regs|dataout[11] ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY2|altsyncram:data_rtl_0|altsyncram_sue1:auto_generated|ram_block1a6~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -0.454     ; 7.047      ;
; -6.999 ; processor:m1ps|bank:inst4|reg:\g1:5:regs|dataout[1]  ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY1|altsyncram:data_rtl_0|altsyncram_85f1:auto_generated|ram_block1a3~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -0.388     ; 7.110      ;
; -6.978 ; processor:m1ps|reg:IR|dataout[13]                    ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY2|altsyncram:data_rtl_0|altsyncram_sue1:auto_generated|ram_block1a0~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -0.324     ; 7.153      ;
; -6.973 ; processor:m1ps|bank:inst4|reg:\g1:7:regs|dataout[8]  ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY2|altsyncram:data_rtl_0|altsyncram_sue1:auto_generated|ram_block1a0~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -0.464     ; 7.008      ;
; -6.972 ; processor:m1ps|bank:inst4|reg:\g1:5:regs|dataout[5]  ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY1|altsyncram:data_rtl_0|altsyncram_85f1:auto_generated|ram_block1a6~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -0.397     ; 7.074      ;
; -6.967 ; processor:m1ps|bank:inst4|reg:\g1:2:regs|dataout[0]  ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY2|altsyncram:data_rtl_0|altsyncram_sue1:auto_generated|ram_block1a0~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -0.446     ; 7.020      ;
; -6.966 ; processor:m1ps|bank:inst4|reg:\g1:5:regs|dataout[5]  ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY2|altsyncram:data_rtl_0|altsyncram_sue1:auto_generated|ram_block1a6~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -0.404     ; 7.061      ;
; -6.966 ; processor:m1ps|bank:inst4|reg:\g1:5:regs|dataout[1]  ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY1|altsyncram:data_rtl_0|altsyncram_85f1:auto_generated|ram_block1a2~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -0.382     ; 7.083      ;
; -6.965 ; processor:m1ps|bank:inst4|reg:\g1:4:regs|dataout[0]  ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY1|altsyncram:data_rtl_0|altsyncram_85f1:auto_generated|ram_block1a6~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -0.370     ; 7.094      ;
; -6.962 ; processor:m1ps|reg:IR|dataout[12]                    ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY2|altsyncram:data_rtl_0|altsyncram_sue1:auto_generated|ram_block1a3~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -0.339     ; 7.122      ;
; -6.961 ; processor:m1ps|bank:inst4|reg:\g1:7:regs|dataout[1]  ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY2|altsyncram:data_rtl_0|altsyncram_sue1:auto_generated|ram_block1a0~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -0.371     ; 7.089      ;
; -6.960 ; processor:m1ps|bank:inst4|reg:\g1:5:regs|dataout[1]  ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY1|altsyncram:data_rtl_0|altsyncram_85f1:auto_generated|ram_block1a4~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -0.392     ; 7.067      ;
; -6.959 ; processor:m1ps|bank:inst4|reg:\g1:4:regs|dataout[0]  ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY2|altsyncram:data_rtl_0|altsyncram_sue1:auto_generated|ram_block1a6~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -0.377     ; 7.081      ;
; -6.956 ; processor:m1ps|bank:inst4|reg:\g1:5:regs|dataout[1]  ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY2|altsyncram:data_rtl_0|altsyncram_sue1:auto_generated|ram_block1a2~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -0.389     ; 7.066      ;
; -6.950 ; processor:m1ps|bank:inst4|reg:\g1:4:regs|dataout[4]  ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY1|altsyncram:data_rtl_0|altsyncram_85f1:auto_generated|ram_block1a3~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -0.361     ; 7.088      ;
; -6.947 ; processor:m1ps|bank:inst4|reg:\g1:5:regs|dataout[1]  ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY2|altsyncram:data_rtl_0|altsyncram_sue1:auto_generated|ram_block1a1~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -0.386     ; 7.060      ;
; -6.938 ; processor:m1ps|reg:IR|dataout[12]                    ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY1|altsyncram:data_rtl_0|altsyncram_85f1:auto_generated|ram_block1a0~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -0.331     ; 7.106      ;
; -6.938 ; processor:m1ps|bank:inst4|reg:\g1:5:regs|dataout[9]  ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY2|altsyncram:data_rtl_0|altsyncram_sue1:auto_generated|ram_block1a0~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -0.428     ; 7.009      ;
; -6.932 ; processor:m1ps|reg:IR|dataout[12]                    ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY1|altsyncram:data_rtl_0|altsyncram_85f1:auto_generated|ram_block1a5~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -0.331     ; 7.100      ;
; -6.931 ; processor:m1ps|reg:IR|dataout[12]                    ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY1|altsyncram:data_rtl_0|altsyncram_85f1:auto_generated|ram_block1a1~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -0.329     ; 7.101      ;
; -6.930 ; processor:m1ps|bank:inst4|reg:\g1:7:regs|dataout[0]  ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY2|altsyncram:data_rtl_0|altsyncram_sue1:auto_generated|ram_block1a0~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -0.426     ; 7.003      ;
; -6.930 ; processor:m1ps|bank:inst4|reg:\g1:4:regs|dataout[1]  ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY2|altsyncram:data_rtl_0|altsyncram_sue1:auto_generated|ram_block1a0~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -0.351     ; 7.078      ;
; -6.929 ; processor:m1ps|reg:IR|dataout[12]                    ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY2|altsyncram:data_rtl_0|altsyncram_sue1:auto_generated|ram_block1a5~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -0.344     ; 7.084      ;
; -6.927 ; processor:m1ps|bank:inst4|reg:\g1:6:regs|dataout[2]  ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY2|altsyncram:data_rtl_0|altsyncram_sue1:auto_generated|ram_block1a3~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -0.388     ; 7.038      ;
; -6.923 ; processor:m1ps|reg:IR|dataout[12]                    ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY2|altsyncram:data_rtl_0|altsyncram_sue1:auto_generated|ram_block1a4~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -0.330     ; 7.092      ;
; -6.923 ; processor:m1ps|reg:IR|dataout[13]                    ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY1|altsyncram:data_rtl_0|altsyncram_85f1:auto_generated|ram_block1a6~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -0.343     ; 7.079      ;
; -6.922 ; processor:m1ps|bank:inst4|reg:\g1:6:regs|dataout[6]  ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY2|altsyncram:data_rtl_0|altsyncram_sue1:auto_generated|ram_block1a0~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -0.336     ; 7.085      ;
; -6.918 ; processor:m1ps|bank:inst4|reg:\g1:7:regs|dataout[8]  ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY1|altsyncram:data_rtl_0|altsyncram_85f1:auto_generated|ram_block1a6~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -0.483     ; 6.934      ;
; -6.917 ; processor:m1ps|bank:inst4|reg:\g1:4:regs|dataout[4]  ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY1|altsyncram:data_rtl_0|altsyncram_85f1:auto_generated|ram_block1a2~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -0.355     ; 7.061      ;
; -6.917 ; processor:m1ps|reg:IR|dataout[13]                    ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY2|altsyncram:data_rtl_0|altsyncram_sue1:auto_generated|ram_block1a6~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -0.350     ; 7.066      ;
; -6.916 ; processor:m1ps|bank:inst4|reg:\g1:5:regs|dataout[2]  ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY2|altsyncram:data_rtl_0|altsyncram_sue1:auto_generated|ram_block1a0~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -0.428     ; 6.987      ;
; -6.912 ; processor:m1ps|bank:inst4|reg:\g1:2:regs|dataout[0]  ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY1|altsyncram:data_rtl_0|altsyncram_85f1:auto_generated|ram_block1a6~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -0.465     ; 6.946      ;
; -6.912 ; processor:m1ps|bank:inst4|reg:\g1:7:regs|dataout[8]  ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY2|altsyncram:data_rtl_0|altsyncram_sue1:auto_generated|ram_block1a6~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -0.490     ; 6.921      ;
; -6.911 ; processor:m1ps|bank:inst4|reg:\g1:4:regs|dataout[4]  ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY1|altsyncram:data_rtl_0|altsyncram_85f1:auto_generated|ram_block1a4~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -0.365     ; 7.045      ;
; -6.907 ; processor:m1ps|bank:inst4|reg:\g1:4:regs|dataout[4]  ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY2|altsyncram:data_rtl_0|altsyncram_sue1:auto_generated|ram_block1a2~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -0.362     ; 7.044      ;
; -6.906 ; processor:m1ps|bank:inst4|reg:\g1:2:regs|dataout[0]  ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY2|altsyncram:data_rtl_0|altsyncram_sue1:auto_generated|ram_block1a6~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -0.472     ; 6.933      ;
; -6.906 ; processor:m1ps|bank:inst4|reg:\g1:7:regs|dataout[1]  ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY1|altsyncram:data_rtl_0|altsyncram_85f1:auto_generated|ram_block1a6~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -0.390     ; 7.015      ;
; -6.903 ; processor:m1ps|bank:inst4|reg:\g1:6:regs|dataout[2]  ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY1|altsyncram:data_rtl_0|altsyncram_85f1:auto_generated|ram_block1a0~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -0.380     ; 7.022      ;
; -6.900 ; processor:m1ps|bank:inst4|reg:\g1:7:regs|dataout[1]  ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY2|altsyncram:data_rtl_0|altsyncram_sue1:auto_generated|ram_block1a6~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -0.397     ; 7.002      ;
; -6.898 ; processor:m1ps|bank:inst4|reg:\g1:4:regs|dataout[4]  ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY2|altsyncram:data_rtl_0|altsyncram_sue1:auto_generated|ram_block1a1~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -0.359     ; 7.038      ;
; -6.897 ; processor:m1ps|bank:inst4|reg:\g1:6:regs|dataout[2]  ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY1|altsyncram:data_rtl_0|altsyncram_85f1:auto_generated|ram_block1a5~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -0.380     ; 7.016      ;
; -6.896 ; processor:m1ps|bank:inst4|reg:\g1:6:regs|dataout[2]  ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY1|altsyncram:data_rtl_0|altsyncram_85f1:auto_generated|ram_block1a1~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -0.378     ; 7.017      ;
; -6.894 ; processor:m1ps|bank:inst4|reg:\g1:6:regs|dataout[2]  ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY2|altsyncram:data_rtl_0|altsyncram_sue1:auto_generated|ram_block1a5~porta_datain_reg0 ; KEY[0]       ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.500        ; -0.393     ; 7.000      ;
+--------+------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'KEY[0]'                                                                                                                                                                 ;
+--------+-----------------------------------------------------+-------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+-------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -4.548 ; processor:m1ps|reg:IR|dataout[11]                   ; processor:m1ps|bank:inst4|reg:\g1:10:regs|dataout[31] ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.075      ; 5.655      ;
; -4.517 ; processor:m1ps|bank:inst4|reg:\g1:6:regs|dataout[0] ; processor:m1ps|bank:inst4|reg:\g1:10:regs|dataout[31] ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.033      ; 5.582      ;
; -4.513 ; processor:m1ps|reg:IR|dataout[11]                   ; processor:m1ps|bank:inst4|reg:\g1:9:regs|dataout[31]  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.015      ; 5.560      ;
; -4.486 ; processor:m1ps|reg:IR|dataout[11]                   ; processor:m1ps|bank:inst4|reg:\g1:2:regs|dataout[30]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.003     ; 5.515      ;
; -4.484 ; processor:m1ps|reg:IR|dataout[11]                   ; processor:m1ps|bank:inst4|reg:\g1:2:regs|dataout[31]  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.071      ; 5.587      ;
; -4.482 ; processor:m1ps|bank:inst4|reg:\g1:6:regs|dataout[0] ; processor:m1ps|bank:inst4|reg:\g1:9:regs|dataout[31]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.027     ; 5.487      ;
; -4.462 ; processor:m1ps|reg:IR|dataout[11]                   ; processor:m1ps|bank:inst4|reg:\g1:4:regs|dataout[31]  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.080      ; 5.574      ;
; -4.455 ; processor:m1ps|bank:inst4|reg:\g1:6:regs|dataout[0] ; processor:m1ps|bank:inst4|reg:\g1:2:regs|dataout[30]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.045     ; 5.442      ;
; -4.453 ; processor:m1ps|bank:inst4|reg:\g1:6:regs|dataout[0] ; processor:m1ps|bank:inst4|reg:\g1:2:regs|dataout[31]  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.029      ; 5.514      ;
; -4.451 ; processor:m1ps|reg:IR|dataout[11]                   ; processor:m1ps|bank:inst4|reg:\g1:11:regs|dataout[28] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.002     ; 5.481      ;
; -4.450 ; processor:m1ps|reg:IR|dataout[11]                   ; processor:m1ps|bank:inst4|reg:\g1:9:regs|dataout[25]  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.118      ; 5.600      ;
; -4.440 ; processor:m1ps|reg:IR|dataout[11]                   ; processor:m1ps|bank:inst4|reg:\g1:11:regs|dataout[26] ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.003      ; 5.475      ;
; -4.439 ; processor:m1ps|reg:IR|dataout[11]                   ; processor:m1ps|bank:inst4|reg:\g1:4:regs|dataout[25]  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.080      ; 5.551      ;
; -4.434 ; processor:m1ps|reg:IR|dataout[11]                   ; processor:m1ps|bank:inst4|reg:\g1:6:regs|dataout[31]  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.154      ; 5.620      ;
; -4.434 ; processor:m1ps|reg:IR|dataout[12]                   ; processor:m1ps|bank:inst4|reg:\g1:10:regs|dataout[31] ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.075      ; 5.541      ;
; -4.431 ; processor:m1ps|bank:inst4|reg:\g1:6:regs|dataout[0] ; processor:m1ps|bank:inst4|reg:\g1:4:regs|dataout[31]  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.038      ; 5.501      ;
; -4.422 ; processor:m1ps|reg:IR|dataout[11]                   ; processor:m1ps|bank:inst4|reg:\g1:11:regs|dataout[31] ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.090      ; 5.544      ;
; -4.420 ; processor:m1ps|bank:inst4|reg:\g1:6:regs|dataout[0] ; processor:m1ps|bank:inst4|reg:\g1:11:regs|dataout[28] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.044     ; 5.408      ;
; -4.419 ; processor:m1ps|bank:inst4|reg:\g1:6:regs|dataout[0] ; processor:m1ps|bank:inst4|reg:\g1:9:regs|dataout[25]  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.076      ; 5.527      ;
; -4.409 ; processor:m1ps|bank:inst4|reg:\g1:6:regs|dataout[0] ; processor:m1ps|bank:inst4|reg:\g1:11:regs|dataout[26] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.039     ; 5.402      ;
; -4.408 ; processor:m1ps|bank:inst4|reg:\g1:6:regs|dataout[0] ; processor:m1ps|bank:inst4|reg:\g1:4:regs|dataout[25]  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.038      ; 5.478      ;
; -4.403 ; processor:m1ps|bank:inst4|reg:\g1:6:regs|dataout[0] ; processor:m1ps|bank:inst4|reg:\g1:6:regs|dataout[31]  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.112      ; 5.547      ;
; -4.399 ; processor:m1ps|reg:IR|dataout[12]                   ; processor:m1ps|bank:inst4|reg:\g1:9:regs|dataout[31]  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.015      ; 5.446      ;
; -4.399 ; processor:m1ps|bank:inst4|reg:\g1:6:regs|dataout[2] ; processor:m1ps|bank:inst4|reg:\g1:10:regs|dataout[31] ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.026      ; 5.457      ;
; -4.394 ; processor:m1ps|reg:IR|dataout[11]                   ; processor:m1ps|bank:inst4|reg:\g1:4:regs|dataout[26]  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.080      ; 5.506      ;
; -4.391 ; processor:m1ps|bank:inst4|reg:\g1:6:regs|dataout[0] ; processor:m1ps|bank:inst4|reg:\g1:11:regs|dataout[31] ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.048      ; 5.471      ;
; -4.387 ; processor:m1ps|reg:IR|dataout[11]                   ; processor:m1ps|bank:inst4|reg:\g1:6:regs|dataout[26]  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.012      ; 5.431      ;
; -4.381 ; processor:m1ps|reg:IR|dataout[11]                   ; processor:m1ps|bank:inst4|reg:\g1:10:regs|dataout[26] ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.067      ; 5.480      ;
; -4.381 ; processor:m1ps|reg:IR|dataout[11]                   ; processor:m1ps|bank:inst4|reg:\g1:6:regs|dataout[29]  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.012      ; 5.425      ;
; -4.379 ; processor:m1ps|reg:IR|dataout[11]                   ; processor:m1ps|reg:Status|dataout[0]                  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.057      ; 5.468      ;
; -4.372 ; processor:m1ps|reg:IR|dataout[12]                   ; processor:m1ps|bank:inst4|reg:\g1:2:regs|dataout[30]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.003     ; 5.401      ;
; -4.370 ; processor:m1ps|reg:IR|dataout[12]                   ; processor:m1ps|bank:inst4|reg:\g1:2:regs|dataout[31]  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.071      ; 5.473      ;
; -4.368 ; processor:m1ps|reg:IR|dataout[11]                   ; processor:m1ps|bank:inst4|reg:\g1:3:regs|dataout[31]  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.038      ; 5.438      ;
; -4.364 ; processor:m1ps|bank:inst4|reg:\g1:6:regs|dataout[2] ; processor:m1ps|bank:inst4|reg:\g1:9:regs|dataout[31]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.034     ; 5.362      ;
; -4.363 ; processor:m1ps|bank:inst4|reg:\g1:6:regs|dataout[0] ; processor:m1ps|bank:inst4|reg:\g1:4:regs|dataout[26]  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.038      ; 5.433      ;
; -4.360 ; processor:m1ps|reg:IR|dataout[11]                   ; processor:m1ps|bank:inst4|reg:\g1:9:regs|dataout[29]  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.048      ; 5.440      ;
; -4.357 ; processor:m1ps|reg:IR|dataout[11]                   ; processor:m1ps|bank:inst4|reg:\g1:7:regs|dataout[31]  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.107      ; 5.496      ;
; -4.356 ; processor:m1ps|bank:inst4|reg:\g1:6:regs|dataout[0] ; processor:m1ps|bank:inst4|reg:\g1:6:regs|dataout[26]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.030     ; 5.358      ;
; -4.355 ; processor:m1ps|reg:IR|dataout[11]                   ; processor:m1ps|bank:inst4|reg:\g1:3:regs|dataout[25]  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.038      ; 5.425      ;
; -4.350 ; processor:m1ps|bank:inst4|reg:\g1:6:regs|dataout[0] ; processor:m1ps|bank:inst4|reg:\g1:10:regs|dataout[26] ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.025      ; 5.407      ;
; -4.350 ; processor:m1ps|bank:inst4|reg:\g1:6:regs|dataout[0] ; processor:m1ps|bank:inst4|reg:\g1:6:regs|dataout[29]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.030     ; 5.352      ;
; -4.349 ; processor:m1ps|reg:IR|dataout[11]                   ; processor:m1ps|bank:inst4|reg:\g1:10:regs|dataout[30] ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.075      ; 5.456      ;
; -4.348 ; processor:m1ps|reg:IR|dataout[12]                   ; processor:m1ps|bank:inst4|reg:\g1:4:regs|dataout[31]  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.080      ; 5.460      ;
; -4.348 ; processor:m1ps|bank:inst4|reg:\g1:6:regs|dataout[0] ; processor:m1ps|reg:Status|dataout[0]                  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.015      ; 5.395      ;
; -4.341 ; processor:m1ps|reg:IR|dataout[11]                   ; processor:m1ps|bank:inst4|reg:\g1:6:regs|dataout[27]  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.049      ; 5.422      ;
; -4.340 ; processor:m1ps|reg:IR|dataout[11]                   ; processor:m1ps|bank:inst4|reg:\g1:9:regs|dataout[28]  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.015      ; 5.387      ;
; -4.338 ; processor:m1ps|reg:IR|dataout[11]                   ; processor:m1ps|bank:inst4|reg:\g1:2:regs|dataout[27]  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.093      ; 5.463      ;
; -4.337 ; processor:m1ps|reg:IR|dataout[12]                   ; processor:m1ps|bank:inst4|reg:\g1:11:regs|dataout[28] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.002     ; 5.367      ;
; -4.337 ; processor:m1ps|bank:inst4|reg:\g1:6:regs|dataout[0] ; processor:m1ps|bank:inst4|reg:\g1:3:regs|dataout[31]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.004     ; 5.365      ;
; -4.337 ; processor:m1ps|bank:inst4|reg:\g1:6:regs|dataout[2] ; processor:m1ps|bank:inst4|reg:\g1:2:regs|dataout[30]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.052     ; 5.317      ;
; -4.336 ; processor:m1ps|reg:IR|dataout[12]                   ; processor:m1ps|bank:inst4|reg:\g1:9:regs|dataout[25]  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.118      ; 5.486      ;
; -4.335 ; processor:m1ps|reg:IR|dataout[11]                   ; processor:m1ps|bank:inst4|reg:\g1:6:regs|dataout[30]  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.012      ; 5.379      ;
; -4.335 ; processor:m1ps|bank:inst4|reg:\g1:6:regs|dataout[2] ; processor:m1ps|bank:inst4|reg:\g1:2:regs|dataout[31]  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.022      ; 5.389      ;
; -4.333 ; processor:m1ps|reg:IR|dataout[11]                   ; processor:m1ps|bank:inst4|reg:\g1:8:regs|dataout[30]  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.081      ; 5.446      ;
; -4.332 ; processor:m1ps|reg:IR|dataout[11]                   ; processor:m1ps|bank:inst4|reg:\g1:5:regs|dataout[26]  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.033      ; 5.397      ;
; -4.332 ; processor:m1ps|reg:IR|dataout[11]                   ; processor:m1ps|bank:inst4|reg:\g1:11:regs|dataout[29] ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.059      ; 5.423      ;
; -4.329 ; processor:m1ps|reg:IR|dataout[11]                   ; processor:m1ps|bank:inst4|reg:\g1:4:regs|dataout[23]  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.080      ; 5.441      ;
; -4.329 ; processor:m1ps|bank:inst4|reg:\g1:6:regs|dataout[0] ; processor:m1ps|bank:inst4|reg:\g1:9:regs|dataout[29]  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.006      ; 5.367      ;
; -4.326 ; processor:m1ps|reg:IR|dataout[12]                   ; processor:m1ps|bank:inst4|reg:\g1:11:regs|dataout[26] ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.003      ; 5.361      ;
; -4.326 ; processor:m1ps|bank:inst4|reg:\g1:5:regs|dataout[1] ; processor:m1ps|bank:inst4|reg:\g1:10:regs|dataout[31] ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.021      ; 5.379      ;
; -4.326 ; processor:m1ps|bank:inst4|reg:\g1:6:regs|dataout[0] ; processor:m1ps|bank:inst4|reg:\g1:7:regs|dataout[31]  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.065      ; 5.423      ;
; -4.325 ; processor:m1ps|reg:IR|dataout[12]                   ; processor:m1ps|bank:inst4|reg:\g1:4:regs|dataout[25]  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.080      ; 5.437      ;
; -4.324 ; processor:m1ps|bank:inst4|reg:\g1:6:regs|dataout[0] ; processor:m1ps|bank:inst4|reg:\g1:3:regs|dataout[25]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.004     ; 5.352      ;
; -4.320 ; processor:m1ps|reg:IR|dataout[12]                   ; processor:m1ps|bank:inst4|reg:\g1:6:regs|dataout[31]  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.154      ; 5.506      ;
; -4.318 ; processor:m1ps|reg:IR|dataout[11]                   ; processor:m1ps|bank:inst4|reg:\g1:4:regs|dataout[30]  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.109      ; 5.459      ;
; -4.318 ; processor:m1ps|bank:inst4|reg:\g1:6:regs|dataout[0] ; processor:m1ps|bank:inst4|reg:\g1:10:regs|dataout[30] ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.033      ; 5.383      ;
; -4.314 ; processor:m1ps|reg:IR|dataout[11]                   ; processor:m1ps|bank:inst4|reg:\g1:2:regs|dataout[29]  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.071      ; 5.417      ;
; -4.314 ; processor:m1ps|reg:IR|dataout[11]                   ; processor:m1ps|bank:inst4|reg:\g1:5:regs|dataout[30]  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.108      ; 5.454      ;
; -4.313 ; processor:m1ps|reg:IR|dataout[11]                   ; processor:m1ps|bank:inst4|reg:\g1:10:regs|dataout[27] ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.071      ; 5.416      ;
; -4.313 ; processor:m1ps|bank:inst4|reg:\g1:6:regs|dataout[2] ; processor:m1ps|bank:inst4|reg:\g1:4:regs|dataout[31]  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.031      ; 5.376      ;
; -4.312 ; processor:m1ps|reg:IR|dataout[11]                   ; processor:m1ps|bank:inst4|reg:\g1:9:regs|dataout[26]  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.015      ; 5.359      ;
; -4.310 ; processor:m1ps|bank:inst4|reg:\g1:6:regs|dataout[0] ; processor:m1ps|bank:inst4|reg:\g1:6:regs|dataout[27]  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.007      ; 5.349      ;
; -4.309 ; processor:m1ps|bank:inst4|reg:\g1:6:regs|dataout[0] ; processor:m1ps|bank:inst4|reg:\g1:9:regs|dataout[28]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.027     ; 5.314      ;
; -4.308 ; processor:m1ps|reg:IR|dataout[11]                   ; processor:m1ps|bank:inst4|reg:\g1:7:regs|dataout[26]  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.047      ; 5.387      ;
; -4.308 ; processor:m1ps|reg:IR|dataout[11]                   ; processor:m1ps|bank:inst4|reg:\g1:3:regs|dataout[20]  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.038      ; 5.378      ;
; -4.308 ; processor:m1ps|reg:IR|dataout[12]                   ; processor:m1ps|bank:inst4|reg:\g1:11:regs|dataout[31] ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.090      ; 5.430      ;
; -4.307 ; processor:m1ps|bank:inst4|reg:\g1:6:regs|dataout[0] ; processor:m1ps|bank:inst4|reg:\g1:2:regs|dataout[27]  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.051      ; 5.390      ;
; -4.304 ; processor:m1ps|reg:IR|dataout[11]                   ; processor:m1ps|bank:inst4|reg:\g1:4:regs|dataout[27]  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.080      ; 5.416      ;
; -4.304 ; processor:m1ps|reg:IR|dataout[11]                   ; processor:m1ps|bank:inst4|reg:\g1:7:regs|dataout[23]  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.107      ; 5.443      ;
; -4.304 ; processor:m1ps|bank:inst4|reg:\g1:6:regs|dataout[0] ; processor:m1ps|bank:inst4|reg:\g1:6:regs|dataout[30]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.030     ; 5.306      ;
; -4.302 ; processor:m1ps|reg:IR|dataout[11]                   ; processor:m1ps|bank:inst4|reg:\g1:5:regs|dataout[23]  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.108      ; 5.442      ;
; -4.302 ; processor:m1ps|bank:inst4|reg:\g1:6:regs|dataout[0] ; processor:m1ps|bank:inst4|reg:\g1:8:regs|dataout[30]  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.039      ; 5.373      ;
; -4.302 ; processor:m1ps|bank:inst4|reg:\g1:6:regs|dataout[2] ; processor:m1ps|bank:inst4|reg:\g1:11:regs|dataout[28] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.051     ; 5.283      ;
; -4.301 ; processor:m1ps|bank:inst4|reg:\g1:6:regs|dataout[0] ; processor:m1ps|bank:inst4|reg:\g1:5:regs|dataout[26]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.009     ; 5.324      ;
; -4.301 ; processor:m1ps|bank:inst4|reg:\g1:6:regs|dataout[0] ; processor:m1ps|bank:inst4|reg:\g1:11:regs|dataout[29] ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.017      ; 5.350      ;
; -4.301 ; processor:m1ps|bank:inst4|reg:\g1:6:regs|dataout[2] ; processor:m1ps|bank:inst4|reg:\g1:9:regs|dataout[25]  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.069      ; 5.402      ;
; -4.300 ; processor:m1ps|reg:IR|dataout[11]                   ; processor:m1ps|bank:inst4|reg:\g1:2:regs|dataout[26]  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.071      ; 5.403      ;
; -4.298 ; processor:m1ps|bank:inst4|reg:\g1:6:regs|dataout[0] ; processor:m1ps|bank:inst4|reg:\g1:4:regs|dataout[23]  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.038      ; 5.368      ;
; -4.297 ; processor:m1ps|reg:IR|dataout[11]                   ; processor:m1ps|bank:inst4|reg:\g1:8:regs|dataout[25]  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.081      ; 5.410      ;
; -4.297 ; processor:m1ps|reg:IR|dataout[11]                   ; processor:m1ps|bank:inst4|reg:\g1:4:regs|dataout[29]  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.109      ; 5.438      ;
; -4.294 ; processor:m1ps|reg:IR|dataout[11]                   ; processor:m1ps|bank:inst4|reg:\g1:8:regs|dataout[28]  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.081      ; 5.407      ;
; -4.294 ; processor:m1ps|reg:IR|dataout[11]                   ; processor:m1ps|bank:inst4|reg:\g1:9:regs|dataout[30]  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.015      ; 5.341      ;
; -4.291 ; processor:m1ps|reg:IR|dataout[11]                   ; processor:m1ps|bank:inst4|reg:\g1:1:regs|dataout[30]  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.126      ; 5.449      ;
; -4.291 ; processor:m1ps|bank:inst4|reg:\g1:5:regs|dataout[1] ; processor:m1ps|bank:inst4|reg:\g1:9:regs|dataout[31]  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.039     ; 5.284      ;
; -4.291 ; processor:m1ps|bank:inst4|reg:\g1:6:regs|dataout[2] ; processor:m1ps|bank:inst4|reg:\g1:11:regs|dataout[26] ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.046     ; 5.277      ;
; -4.290 ; processor:m1ps|bank:inst4|reg:\g1:6:regs|dataout[2] ; processor:m1ps|bank:inst4|reg:\g1:4:regs|dataout[25]  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.031      ; 5.353      ;
; -4.287 ; processor:m1ps|reg:IR|dataout[11]                   ; processor:m1ps|bank:inst4|reg:\g1:6:regs|dataout[28]  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.126      ; 5.445      ;
; -4.287 ; processor:m1ps|bank:inst4|reg:\g1:6:regs|dataout[0] ; processor:m1ps|bank:inst4|reg:\g1:4:regs|dataout[30]  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.067      ; 5.386      ;
; -4.285 ; processor:m1ps|reg:IR|dataout[11]                   ; processor:m1ps|bank:inst4|reg:\g1:5:regs|dataout[31]  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.033      ; 5.350      ;
; -4.285 ; processor:m1ps|bank:inst4|reg:\g1:6:regs|dataout[2] ; processor:m1ps|bank:inst4|reg:\g1:6:regs|dataout[31]  ; KEY[0]       ; KEY[0]      ; 1.000        ; 0.105      ; 5.422      ;
+--------+-----------------------------------------------------+-------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CLOCK_50'                                                                                                                           ;
+-------+-----------------------------+-----------------------------+-----------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                     ; Launch Clock                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+-----------------------------+-----------------------------+-------------+--------------+------------+------------+
; 1.343 ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; CLOCK_50    ; 0.500        ; 1.037      ; 0.367      ;
; 1.843 ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; CLOCK_50    ; 1.000        ; 1.037      ; 0.367      ;
+-------+-----------------------------+-----------------------------+-----------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CLOCK_50'                                                                                                                             ;
+--------+-----------------------------+-----------------------------+-----------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                     ; Launch Clock                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+-----------------------------+-----------------------------+-------------+--------------+------------+------------+
; -0.963 ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; CLOCK_50    ; 0.000        ; 1.037      ; 0.367      ;
; -0.463 ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; CLOCK_50    ; -0.500       ; 1.037      ; 0.367      ;
+--------+-----------------------------+-----------------------------+-----------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'freqdiv:CLOCKDIVISOR|tmpclk'                                                                                                                                                                                                                                                                                                      ;
+-------+--------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node                                                                            ; To Node                                                                                                                                         ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; 0.215 ; mM:m1ps_Monitor|m1ps2vga:m1ps_2_VGA|counter:COUNTER_I|nn[4]                          ; mM:m1ps_Monitor|m1ps2vga:m1ps_2_VGA|counter:COUNTER_I|nn[4]                                                                                     ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mM:m1ps_Monitor|m1ps2vga:m1ps_2_VGA|y.MEMFETCH                                       ; mM:m1ps_Monitor|m1ps2vga:m1ps_2_VGA|y.MEMFETCH                                                                                                  ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mM:m1ps_Monitor|m1ps2vga:m1ps_2_VGA|y.MEMCOPY                                        ; mM:m1ps_Monitor|m1ps2vga:m1ps_2_VGA|y.MEMCOPY                                                                                                   ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mM:m1ps_Monitor|m1ps2vga:m1ps_2_VGA|counter:COUNTER_J|nn[1]                          ; mM:m1ps_Monitor|m1ps2vga:m1ps_2_VGA|counter:COUNTER_J|nn[1]                                                                                     ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mM:m1ps_Monitor|m1ps2vga:m1ps_2_VGA|counter:COUNTER_J|nn[2]                          ; mM:m1ps_Monitor|m1ps2vga:m1ps_2_VGA|counter:COUNTER_J|nn[2]                                                                                     ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mM:m1ps_Monitor|m1ps2vga:m1ps_2_VGA|y.REGCOPY                                        ; mM:m1ps_Monitor|m1ps2vga:m1ps_2_VGA|y.REGCOPY                                                                                                   ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mM:m1ps_Monitor|m1ps2vga:m1ps_2_VGA|counter:COUNTER_I|nn[0]                          ; mM:m1ps_Monitor|m1ps2vga:m1ps_2_VGA|counter:COUNTER_I|nn[0]                                                                                     ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mM:m1ps_Monitor|m1ps2vga:m1ps_2_VGA|counter:COUNTER_I|nn[2]                          ; mM:m1ps_Monitor|m1ps2vga:m1ps_2_VGA|counter:COUNTER_I|nn[2]                                                                                     ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mM:m1ps_Monitor|m1ps2vga:m1ps_2_VGA|counter:COUNTER_I|nn[3]                          ; mM:m1ps_Monitor|m1ps2vga:m1ps_2_VGA|counter:COUNTER_I|nn[3]                                                                                     ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mM:m1ps_Monitor|m1ps2vga:m1ps_2_VGA|y.SIGNALCOPY                                     ; mM:m1ps_Monitor|m1ps2vga:m1ps_2_VGA|y.SIGNALCOPY                                                                                                ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mM:m1ps_Monitor|m1ps2vga:m1ps_2_VGA|counter:COUNTER_K|nn[0]                          ; mM:m1ps_Monitor|m1ps2vga:m1ps_2_VGA|counter:COUNTER_K|nn[0]                                                                                     ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mM:m1ps_Monitor|m1ps2vga:m1ps_2_VGA|counter:COUNTER_K|nn[2]                          ; mM:m1ps_Monitor|m1ps2vga:m1ps_2_VGA|counter:COUNTER_K|nn[2]                                                                                     ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mM:m1ps_Monitor|m1ps2vga:m1ps_2_VGA|counter:COUNTER_K|nn[1]                          ; mM:m1ps_Monitor|m1ps2vga:m1ps_2_VGA|counter:COUNTER_K|nn[1]                                                                                     ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mM:m1ps_Monitor|m1ps2vga:m1ps_2_VGA|counter:COUNTER_I|nn[1]                          ; mM:m1ps_Monitor|m1ps2vga:m1ps_2_VGA|counter:COUNTER_I|nn[1]                                                                                     ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mM:m1ps_Monitor|m1ps2vga:m1ps_2_VGA|counter:COUNTER_J|nn[0]                          ; mM:m1ps_Monitor|m1ps2vga:m1ps_2_VGA|counter:COUNTER_J|nn[0]                                                                                     ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.000      ; 0.367      ;
; 0.236 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|flopar:CLK1_Y|q[2]     ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|flopar:CLK1_Y|q[2]                                                                                    ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.000      ; 0.388      ;
; 0.237 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|flopar:CLK1_VS|q[0]                        ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|flopar:CLK2_VS|q[0]                                                                                   ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.000      ; 0.389      ;
; 0.238 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|flopar:CLK1_BLANK|q[0] ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|flopar:CLK1_BLANK|q[0]                                                                                ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.000      ; 0.390      ;
; 0.240 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|flopar:CLK1_BLANK|q[0]                     ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|flopar:CLK2_BLANK|q[0]                                                                                ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.000      ; 0.392      ;
; 0.254 ; mM:m1ps_Monitor|m1ps2vga:m1ps_2_VGA|y.REGFETCH                                       ; mM:m1ps_Monitor|m1ps2vga:m1ps_2_VGA|y.MEMFETCH                                                                                                  ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.000      ; 0.406      ;
; 0.263 ; mM:m1ps_Monitor|m1ps2vga:m1ps_2_VGA|y.MEMFETCH                                       ; mM:m1ps_Monitor|m1ps2vga:m1ps_2_VGA|y.MEMCOPY                                                                                                   ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.000      ; 0.415      ;
; 0.305 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|row[1]                 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|VS                                                                                ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.000      ; 0.457      ;
; 0.316 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|row[2]                 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|flopar:CLK1_Y|q[2]                                                                ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.000      ; 0.468      ;
; 0.323 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|flopar:CLK1_HS|q[0]                        ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|flopar:CLK2_HS|q[0]                                                                                   ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.000      ; 0.475      ;
; 0.325 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|flopar:CLK1_Y|q[3]     ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|flopar:CLK1_Y|q[3]                                                                                    ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.000      ; 0.477      ;
; 0.330 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|flopar:CLK1_Y|q[1]                         ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|rom:FONT_MEMORY|read_a[1]                                                                             ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.000      ; 0.482      ;
; 0.333 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|flopar:CLK1_X|q[1]     ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|flopar:CLK1_X|q[1]                                                                                    ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.000      ; 0.485      ;
; 0.334 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|column[0]              ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|flopar:CLK1_X|q[0]                                                                ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.000      ; 0.486      ;
; 0.336 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|column[7]              ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|flopar:CLK1_X|q[7]                                                                ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.000      ; 0.488      ;
; 0.338 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|column[5]              ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|flopar:CLK1_X|q[5]                                                                ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.000      ; 0.490      ;
; 0.343 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|column[6]              ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|flopar:CLK1_X|q[6]                                                                ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.000      ; 0.495      ;
; 0.343 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|row[4]                 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|flopar:CLK1_Y|q[4]                                                                ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.000      ; 0.495      ;
; 0.343 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|row[1]                 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|flopar:CLK1_Y|q[1]                                                                ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.000      ; 0.495      ;
; 0.344 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|column[1]              ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|flopar:CLK1_X|q[1]                                                                ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.000      ; 0.496      ;
; 0.346 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|row[8]                 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|flopar:CLK1_Y|q[8]                                                                ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.000      ; 0.498      ;
; 0.346 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|row[5]                 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|flopar:CLK1_Y|q[5]                                                                ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.000      ; 0.498      ;
; 0.360 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|column[6]              ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|column[6]                                                                         ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|row[5]                 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|row[5]                                                                            ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.000      ; 0.512      ;
; 0.361 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|row[7]                 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|row[7]                                                                            ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|row[8]                 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|row[8]                                                                            ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.000      ; 0.513      ;
; 0.369 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|row[0]                 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|VS                                                                                ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.000      ; 0.521      ;
; 0.372 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|column[1]              ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|column[1]                                                                         ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.000      ; 0.524      ;
; 0.373 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|column[4]              ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|column[4]                                                                         ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.000      ; 0.525      ;
; 0.373 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|row[1]                 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|row[1]                                                                            ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.000      ; 0.525      ;
; 0.376 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|column[3]              ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|column[3]                                                                         ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.000      ; 0.528      ;
; 0.377 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|column[0]              ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|column[0]                                                                         ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.000      ; 0.529      ;
; 0.377 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|VS                     ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|flopar:CLK1_VS|q[0]                                                                                   ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; -0.001     ; 0.528      ;
; 0.378 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|column[2]              ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|column[2]                                                                         ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.000      ; 0.530      ;
; 0.378 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|row[6]                 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|row[6]                                                                            ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.000      ; 0.530      ;
; 0.380 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|column[7]              ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|column[7]                                                                         ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.000      ; 0.532      ;
; 0.380 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|row[2]                 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|row[2]                                                                            ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.000      ; 0.532      ;
; 0.380 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|row[4]                 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|row[4]                                                                            ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.000      ; 0.532      ;
; 0.386 ; mM:m1ps_Monitor|m1ps2vga:m1ps_2_VGA|y.REGFETCH                                       ; mM:m1ps_Monitor|m1ps2vga:m1ps_2_VGA|y.REGCOPY                                                                                                   ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.000      ; 0.538      ;
; 0.390 ; mM:m1ps_Monitor|m1ps2vga:m1ps_2_VGA|counter:COUNTER_J|nn[0]                          ; mM:m1ps_Monitor|m1ps2vga:m1ps_2_VGA|counter:COUNTER_J|nn[1]                                                                                     ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.000      ; 0.542      ;
; 0.404 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|flopar:CLK1_X|q[0]     ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|flopar:CLK1_X|q[0]                                                                                    ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; -0.001     ; 0.555      ;
; 0.409 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|column[4]              ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|flopar:CLK1_X|q[4]                                                                ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.000      ; 0.561      ;
; 0.409 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|flopar:CLK1_Y|q[0]     ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|flopar:CLK1_Y|q[0]                                                                                    ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.000      ; 0.561      ;
; 0.411 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|column[8]              ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|flopar:CLK1_X|q[8]                                                                ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.000      ; 0.563      ;
; 0.411 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|row[0]                 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|flopar:CLK1_Y|q[0]                                                                ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.000      ; 0.563      ;
; 0.413 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|column[3]              ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|flopar:CLK1_X|q[3]                                                                ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.000      ; 0.565      ;
; 0.413 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|column[2]              ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|flopar:CLK1_X|q[2]                                                                ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.000      ; 0.565      ;
; 0.434 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|row[6]                 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|flopar:CLK1_Y|q[6]                                                                ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.000      ; 0.586      ;
; 0.438 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|column[9]              ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|flopar:CLK1_X|q[9]                                                                ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.000      ; 0.590      ;
; 0.438 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|column[9]              ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|HS                                                                                ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.000      ; 0.590      ;
; 0.462 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|column[7]              ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|HS                                                                                ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.000      ; 0.614      ;
; 0.467 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|column[8]              ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|HS                                                                                ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.000      ; 0.619      ;
; 0.474 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|row[1]                 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|row[0]                                                                            ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.000      ; 0.626      ;
; 0.474 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|HS                     ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|flopar:CLK1_HS|q[0]                                                                                   ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; -0.001     ; 0.625      ;
; 0.476 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|row[1]                 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|row[9]                                                                            ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.000      ; 0.628      ;
; 0.497 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|column[9]              ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|column[9]                                                                         ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.000      ; 0.649      ;
; 0.498 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|row[5]                 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|row[6]                                                                            ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.000      ; 0.650      ;
; 0.498 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|column[6]              ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|column[7]                                                                         ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.000      ; 0.650      ;
; 0.499 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|row[7]                 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|row[8]                                                                            ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.000      ; 0.651      ;
; 0.500 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|column[4]              ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|column[8]                                                                         ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.000      ; 0.652      ;
; 0.501 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|flopar:CLK1_Y|q[7]     ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY2|altsyncram:data_rtl_0|altsyncram_sue1:auto_generated|ram_block1a0~portb_address_reg10 ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.072      ; 0.711      ;
; 0.501 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|flopar:CLK1_Y|q[5]     ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY2|altsyncram:data_rtl_0|altsyncram_sue1:auto_generated|ram_block1a0~portb_address_reg8  ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.072      ; 0.711      ;
; 0.502 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|column[4]              ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|column[5]                                                                         ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.000      ; 0.654      ;
; 0.503 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|flopar:CLK1_Y|q[8]     ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY2|altsyncram:data_rtl_0|altsyncram_sue1:auto_generated|ram_block1a0~portb_address_reg11 ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.072      ; 0.713      ;
; 0.503 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|flopar:CLK1_Y|q[6]     ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY2|altsyncram:data_rtl_0|altsyncram_sue1:auto_generated|ram_block1a0~portb_address_reg9  ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.072      ; 0.713      ;
; 0.504 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|row[0]                 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|row[1]                                                                            ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.000      ; 0.656      ;
; 0.505 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|column[4]              ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|column[9]                                                                         ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.000      ; 0.657      ;
; 0.508 ; mM:m1ps_Monitor|m1ps2vga:m1ps_2_VGA|counter:COUNTER_K|nn[0]                          ; mM:m1ps_Monitor|m1ps2vga:m1ps_2_VGA|counter:COUNTER_K|nn[2]                                                                                     ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.000      ; 0.660      ;
; 0.510 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|column[1]              ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|column[2]                                                                         ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.000      ; 0.662      ;
; 0.512 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|row[7]                 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|flopar:CLK1_Y|q[7]                                                                ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.000      ; 0.664      ;
; 0.512 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|row[3]                 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|row[4]                                                                            ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.000      ; 0.664      ;
; 0.513 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|row[5]                 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|flopar:CLK1_BLANK|q[0]                                                            ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.000      ; 0.665      ;
; 0.514 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|flopar:CLK1_Y|q[4]     ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|ram:VGA_MEMORY2|altsyncram:data_rtl_0|altsyncram_sue1:auto_generated|ram_block1a0~portb_address_reg7  ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.072      ; 0.724      ;
; 0.515 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|column[5]              ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|column[6]                                                                         ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.000      ; 0.667      ;
; 0.516 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|column[3]              ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|column[4]                                                                         ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.000      ; 0.668      ;
; 0.517 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|column[0]              ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|column[1]                                                                         ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.000      ; 0.669      ;
; 0.518 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|row[6]                 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|row[7]                                                                            ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.000      ; 0.670      ;
; 0.518 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|column[2]              ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|column[3]                                                                         ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.000      ; 0.670      ;
; 0.520 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|row[4]                 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|row[5]                                                                            ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.000      ; 0.672      ;
; 0.531 ; mM:m1ps_Monitor|m1ps2vga:m1ps_2_VGA|y.REGCOPY                                        ; mM:m1ps_Monitor|m1ps2vga:m1ps_2_VGA|y.REGFETCH                                                                                                  ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.000      ; 0.683      ;
; 0.533 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|row[5]                 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|row[7]                                                                            ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.000      ; 0.685      ;
; 0.534 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|rom:FONT_MEMORY|read_a[1]                  ; VGA_G[3]~reg0                                                                                                                                   ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.000      ; 0.686      ;
; 0.534 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|row[0]                 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|row[0]                                                                            ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.000      ; 0.686      ;
; 0.536 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|row[0]                 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|row[9]                                                                            ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.000      ; 0.688      ;
; 0.542 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|row[9]                 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|row[9]                                                                            ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.000      ; 0.694      ;
; 0.545 ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|column[1]              ; mM:m1ps_Monitor|vga_text_mode:VGA_CONTROL|vga_timing:VGA_SYNC|column[3]                                                                         ; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.000        ; 0.000      ; 0.697      ;
+-------+--------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'KEY[0]'                                                                                                                                                                                                                 ;
+-------+------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.242 ; processor:m1ps|UC:UC|IR_Ld               ; processor:m1ps|UC:UC|current_state.EX                                                                            ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.394      ;
; 0.243 ; processor:m1ps|PC:inst13|DATA_OUT[31]    ; processor:m1ps|PC:inst13|DATA_OUT[31]                                                                            ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.395      ;
; 0.260 ; processor:m1ps|UC:UC|current_state.FETCH ; processor:m1ps|UC:UC|IR_Ld                                                                                       ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.412      ;
; 0.263 ; processor:m1ps|UC:UC|current_state.EX    ; processor:m1ps|UC:UC|current_state.FETCH                                                                         ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.415      ;
; 0.322 ; processor:m1ps|UC:UC|IR_Ld               ; processor:m1ps|reg:IR|dataout[31]                                                                                ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.270      ; 0.744      ;
; 0.322 ; processor:m1ps|UC:UC|IR_Ld               ; processor:m1ps|reg:IR|dataout[30]                                                                                ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.270      ; 0.744      ;
; 0.355 ; processor:m1ps|PC:inst13|DATA_OUT[16]    ; processor:m1ps|PC:inst13|DATA_OUT[16]                                                                            ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.507      ;
; 0.359 ; processor:m1ps|PC:inst13|DATA_OUT[1]     ; processor:m1ps|PC:inst13|DATA_OUT[1]                                                                             ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.511      ;
; 0.359 ; processor:m1ps|PC:inst13|DATA_OUT[17]    ; processor:m1ps|PC:inst13|DATA_OUT[17]                                                                            ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.511      ;
; 0.360 ; processor:m1ps|PC:inst13|DATA_OUT[2]     ; processor:m1ps|PC:inst13|DATA_OUT[2]                                                                             ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; processor:m1ps|PC:inst13|DATA_OUT[9]     ; processor:m1ps|PC:inst13|DATA_OUT[9]                                                                             ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; processor:m1ps|PC:inst13|DATA_OUT[11]    ; processor:m1ps|PC:inst13|DATA_OUT[11]                                                                            ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; processor:m1ps|PC:inst13|DATA_OUT[18]    ; processor:m1ps|PC:inst13|DATA_OUT[18]                                                                            ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; processor:m1ps|PC:inst13|DATA_OUT[25]    ; processor:m1ps|PC:inst13|DATA_OUT[25]                                                                            ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; processor:m1ps|PC:inst13|DATA_OUT[27]    ; processor:m1ps|PC:inst13|DATA_OUT[27]                                                                            ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.512      ;
; 0.361 ; processor:m1ps|PC:inst13|DATA_OUT[4]     ; processor:m1ps|PC:inst13|DATA_OUT[4]                                                                             ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; processor:m1ps|PC:inst13|DATA_OUT[7]     ; processor:m1ps|PC:inst13|DATA_OUT[7]                                                                             ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; processor:m1ps|PC:inst13|DATA_OUT[13]    ; processor:m1ps|PC:inst13|DATA_OUT[13]                                                                            ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; processor:m1ps|PC:inst13|DATA_OUT[14]    ; processor:m1ps|PC:inst13|DATA_OUT[14]                                                                            ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; processor:m1ps|PC:inst13|DATA_OUT[15]    ; processor:m1ps|PC:inst13|DATA_OUT[15]                                                                            ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; processor:m1ps|PC:inst13|DATA_OUT[20]    ; processor:m1ps|PC:inst13|DATA_OUT[20]                                                                            ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; processor:m1ps|PC:inst13|DATA_OUT[23]    ; processor:m1ps|PC:inst13|DATA_OUT[23]                                                                            ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; processor:m1ps|PC:inst13|DATA_OUT[29]    ; processor:m1ps|PC:inst13|DATA_OUT[29]                                                                            ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; processor:m1ps|PC:inst13|DATA_OUT[30]    ; processor:m1ps|PC:inst13|DATA_OUT[30]                                                                            ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.513      ;
; 0.371 ; processor:m1ps|PC:inst13|DATA_OUT[3]     ; processor:m1ps|PC:inst13|DATA_OUT[3]                                                                             ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; processor:m1ps|PC:inst13|DATA_OUT[8]     ; processor:m1ps|PC:inst13|DATA_OUT[8]                                                                             ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; processor:m1ps|PC:inst13|DATA_OUT[10]    ; processor:m1ps|PC:inst13|DATA_OUT[10]                                                                            ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; processor:m1ps|PC:inst13|DATA_OUT[19]    ; processor:m1ps|PC:inst13|DATA_OUT[19]                                                                            ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; processor:m1ps|PC:inst13|DATA_OUT[24]    ; processor:m1ps|PC:inst13|DATA_OUT[24]                                                                            ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; processor:m1ps|PC:inst13|DATA_OUT[26]    ; processor:m1ps|PC:inst13|DATA_OUT[26]                                                                            ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.523      ;
; 0.372 ; processor:m1ps|PC:inst13|DATA_OUT[5]     ; processor:m1ps|PC:inst13|DATA_OUT[5]                                                                             ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; processor:m1ps|PC:inst13|DATA_OUT[6]     ; processor:m1ps|PC:inst13|DATA_OUT[6]                                                                             ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; processor:m1ps|PC:inst13|DATA_OUT[12]    ; processor:m1ps|PC:inst13|DATA_OUT[12]                                                                            ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; processor:m1ps|PC:inst13|DATA_OUT[21]    ; processor:m1ps|PC:inst13|DATA_OUT[21]                                                                            ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; processor:m1ps|PC:inst13|DATA_OUT[22]    ; processor:m1ps|PC:inst13|DATA_OUT[22]                                                                            ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; processor:m1ps|PC:inst13|DATA_OUT[28]    ; processor:m1ps|PC:inst13|DATA_OUT[28]                                                                            ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.524      ;
; 0.401 ; processor:m1ps|UC:UC|DM_Rd               ; processor:m1ps|bank:inst4|reg:\g1:8:regs|dataout[31]                                                             ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.127      ; 0.680      ;
; 0.410 ; processor:m1ps|UC:UC|ALU_2_DBus          ; processor:m1ps|bank:inst4|reg:\g1:8:regs|dataout[31]                                                             ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.127      ; 0.689      ;
; 0.424 ; processor:m1ps|UC:UC|DM_Wr               ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a0~porta_we_reg  ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.480      ; 1.042      ;
; 0.424 ; processor:m1ps|UC:UC|DM_Wr               ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a12~porta_we_reg ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.480      ; 1.042      ;
; 0.448 ; processor:m1ps|PC:inst13|DATA_OUT[0]     ; processor:m1ps|PC:inst13|DATA_OUT[0]                                                                             ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.600      ;
; 0.472 ; processor:m1ps|UC:UC|DM_Rd               ; processor:m1ps|bank:inst4|reg:\g1:7:regs|dataout[27]                                                             ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.144      ; 0.768      ;
; 0.493 ; processor:m1ps|PC:inst13|DATA_OUT[16]    ; processor:m1ps|PC:inst13|DATA_OUT[17]                                                                            ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.645      ;
; 0.497 ; processor:m1ps|PC:inst13|DATA_OUT[1]     ; processor:m1ps|PC:inst13|DATA_OUT[2]                                                                             ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.649      ;
; 0.497 ; processor:m1ps|PC:inst13|DATA_OUT[17]    ; processor:m1ps|PC:inst13|DATA_OUT[18]                                                                            ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.649      ;
; 0.498 ; processor:m1ps|PC:inst13|DATA_OUT[2]     ; processor:m1ps|PC:inst13|DATA_OUT[3]                                                                             ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.650      ;
; 0.498 ; processor:m1ps|PC:inst13|DATA_OUT[9]     ; processor:m1ps|PC:inst13|DATA_OUT[10]                                                                            ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.650      ;
; 0.498 ; processor:m1ps|PC:inst13|DATA_OUT[18]    ; processor:m1ps|PC:inst13|DATA_OUT[19]                                                                            ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.650      ;
; 0.498 ; processor:m1ps|PC:inst13|DATA_OUT[25]    ; processor:m1ps|PC:inst13|DATA_OUT[26]                                                                            ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.650      ;
; 0.498 ; processor:m1ps|PC:inst13|DATA_OUT[11]    ; processor:m1ps|PC:inst13|DATA_OUT[12]                                                                            ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.650      ;
; 0.498 ; processor:m1ps|PC:inst13|DATA_OUT[27]    ; processor:m1ps|PC:inst13|DATA_OUT[28]                                                                            ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.650      ;
; 0.499 ; processor:m1ps|PC:inst13|DATA_OUT[30]    ; processor:m1ps|PC:inst13|DATA_OUT[31]                                                                            ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.651      ;
; 0.499 ; processor:m1ps|PC:inst13|DATA_OUT[13]    ; processor:m1ps|PC:inst13|DATA_OUT[14]                                                                            ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.651      ;
; 0.499 ; processor:m1ps|PC:inst13|DATA_OUT[14]    ; processor:m1ps|PC:inst13|DATA_OUT[15]                                                                            ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.651      ;
; 0.499 ; processor:m1ps|PC:inst13|DATA_OUT[29]    ; processor:m1ps|PC:inst13|DATA_OUT[30]                                                                            ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.651      ;
; 0.499 ; processor:m1ps|PC:inst13|DATA_OUT[4]     ; processor:m1ps|PC:inst13|DATA_OUT[5]                                                                             ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.651      ;
; 0.499 ; processor:m1ps|PC:inst13|DATA_OUT[20]    ; processor:m1ps|PC:inst13|DATA_OUT[21]                                                                            ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.651      ;
; 0.511 ; processor:m1ps|PC:inst13|DATA_OUT[8]     ; processor:m1ps|PC:inst13|DATA_OUT[9]                                                                             ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.663      ;
; 0.511 ; processor:m1ps|PC:inst13|DATA_OUT[10]    ; processor:m1ps|PC:inst13|DATA_OUT[11]                                                                            ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.663      ;
; 0.511 ; processor:m1ps|PC:inst13|DATA_OUT[24]    ; processor:m1ps|PC:inst13|DATA_OUT[25]                                                                            ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.663      ;
; 0.511 ; processor:m1ps|PC:inst13|DATA_OUT[26]    ; processor:m1ps|PC:inst13|DATA_OUT[27]                                                                            ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.663      ;
; 0.511 ; processor:m1ps|PC:inst13|DATA_OUT[3]     ; processor:m1ps|PC:inst13|DATA_OUT[4]                                                                             ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.663      ;
; 0.511 ; processor:m1ps|PC:inst13|DATA_OUT[19]    ; processor:m1ps|PC:inst13|DATA_OUT[20]                                                                            ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.663      ;
; 0.512 ; processor:m1ps|PC:inst13|DATA_OUT[6]     ; processor:m1ps|PC:inst13|DATA_OUT[7]                                                                             ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.664      ;
; 0.512 ; processor:m1ps|PC:inst13|DATA_OUT[12]    ; processor:m1ps|PC:inst13|DATA_OUT[13]                                                                            ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.664      ;
; 0.512 ; processor:m1ps|PC:inst13|DATA_OUT[22]    ; processor:m1ps|PC:inst13|DATA_OUT[23]                                                                            ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.664      ;
; 0.512 ; processor:m1ps|PC:inst13|DATA_OUT[28]    ; processor:m1ps|PC:inst13|DATA_OUT[29]                                                                            ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.664      ;
; 0.512 ; processor:m1ps|PC:inst13|DATA_OUT[5]     ; processor:m1ps|PC:inst13|DATA_OUT[6]                                                                             ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.664      ;
; 0.512 ; processor:m1ps|PC:inst13|DATA_OUT[21]    ; processor:m1ps|PC:inst13|DATA_OUT[22]                                                                            ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.664      ;
; 0.528 ; processor:m1ps|PC:inst13|DATA_OUT[16]    ; processor:m1ps|PC:inst13|DATA_OUT[18]                                                                            ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.680      ;
; 0.532 ; processor:m1ps|PC:inst13|DATA_OUT[1]     ; processor:m1ps|PC:inst13|DATA_OUT[3]                                                                             ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.684      ;
; 0.532 ; processor:m1ps|PC:inst13|DATA_OUT[17]    ; processor:m1ps|PC:inst13|DATA_OUT[19]                                                                            ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.684      ;
; 0.533 ; processor:m1ps|PC:inst13|DATA_OUT[9]     ; processor:m1ps|PC:inst13|DATA_OUT[11]                                                                            ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.685      ;
; 0.533 ; processor:m1ps|PC:inst13|DATA_OUT[25]    ; processor:m1ps|PC:inst13|DATA_OUT[27]                                                                            ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.685      ;
; 0.533 ; processor:m1ps|PC:inst13|DATA_OUT[2]     ; processor:m1ps|PC:inst13|DATA_OUT[4]                                                                             ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.685      ;
; 0.533 ; processor:m1ps|PC:inst13|DATA_OUT[18]    ; processor:m1ps|PC:inst13|DATA_OUT[20]                                                                            ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.685      ;
; 0.533 ; processor:m1ps|PC:inst13|DATA_OUT[11]    ; processor:m1ps|PC:inst13|DATA_OUT[13]                                                                            ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.685      ;
; 0.533 ; processor:m1ps|PC:inst13|DATA_OUT[27]    ; processor:m1ps|PC:inst13|DATA_OUT[29]                                                                            ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.685      ;
; 0.534 ; processor:m1ps|PC:inst13|DATA_OUT[29]    ; processor:m1ps|PC:inst13|DATA_OUT[31]                                                                            ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.686      ;
; 0.534 ; processor:m1ps|PC:inst13|DATA_OUT[13]    ; processor:m1ps|PC:inst13|DATA_OUT[15]                                                                            ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.686      ;
; 0.534 ; processor:m1ps|PC:inst13|DATA_OUT[4]     ; processor:m1ps|PC:inst13|DATA_OUT[6]                                                                             ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.686      ;
; 0.534 ; processor:m1ps|PC:inst13|DATA_OUT[20]    ; processor:m1ps|PC:inst13|DATA_OUT[22]                                                                            ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.686      ;
; 0.539 ; processor:m1ps|reg:IR|dataout[23]        ; processor:m1ps|bank:inst4|reg:\g1:10:regs|dataout[25]                                                            ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.265      ; 0.956      ;
; 0.546 ; processor:m1ps|PC:inst13|DATA_OUT[8]     ; processor:m1ps|PC:inst13|DATA_OUT[10]                                                                            ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.698      ;
; 0.546 ; processor:m1ps|PC:inst13|DATA_OUT[24]    ; processor:m1ps|PC:inst13|DATA_OUT[26]                                                                            ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.698      ;
; 0.546 ; processor:m1ps|PC:inst13|DATA_OUT[10]    ; processor:m1ps|PC:inst13|DATA_OUT[12]                                                                            ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.698      ;
; 0.546 ; processor:m1ps|PC:inst13|DATA_OUT[26]    ; processor:m1ps|PC:inst13|DATA_OUT[28]                                                                            ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.698      ;
; 0.546 ; processor:m1ps|PC:inst13|DATA_OUT[3]     ; processor:m1ps|PC:inst13|DATA_OUT[5]                                                                             ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.698      ;
; 0.546 ; processor:m1ps|PC:inst13|DATA_OUT[19]    ; processor:m1ps|PC:inst13|DATA_OUT[21]                                                                            ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.698      ;
; 0.547 ; processor:m1ps|PC:inst13|DATA_OUT[12]    ; processor:m1ps|PC:inst13|DATA_OUT[14]                                                                            ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.699      ;
; 0.547 ; processor:m1ps|PC:inst13|DATA_OUT[28]    ; processor:m1ps|PC:inst13|DATA_OUT[30]                                                                            ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.699      ;
; 0.547 ; processor:m1ps|PC:inst13|DATA_OUT[5]     ; processor:m1ps|PC:inst13|DATA_OUT[7]                                                                             ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.699      ;
; 0.547 ; processor:m1ps|PC:inst13|DATA_OUT[21]    ; processor:m1ps|PC:inst13|DATA_OUT[23]                                                                            ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.699      ;
; 0.554 ; processor:m1ps|PC:inst13|DATA_OUT[7]     ; processor:m1ps|PC:inst13|DATA_OUT[8]                                                                             ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.706      ;
; 0.554 ; processor:m1ps|PC:inst13|DATA_OUT[23]    ; processor:m1ps|PC:inst13|DATA_OUT[24]                                                                            ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.706      ;
; 0.554 ; processor:m1ps|Memory:I-Memory|Add[1]    ; processor:m1ps|reg:IR|dataout[17]                                                                                ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.261     ; 0.445      ;
; 0.555 ; processor:m1ps|PC:inst13|DATA_OUT[15]    ; processor:m1ps|PC:inst13|DATA_OUT[16]                                                                            ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.009     ; 0.698      ;
; 0.562 ; processor:m1ps|UC:UC|DM_Rd               ; processor:m1ps|bank:inst4|reg:\g1:1:regs|dataout[31]                                                             ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.145      ; 0.859      ;
; 0.563 ; processor:m1ps|PC:inst13|DATA_OUT[16]    ; processor:m1ps|PC:inst13|DATA_OUT[19]                                                                            ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.715      ;
; 0.567 ; processor:m1ps|PC:inst13|DATA_OUT[1]     ; processor:m1ps|PC:inst13|DATA_OUT[4]                                                                             ; KEY[0]       ; KEY[0]      ; 0.000        ; 0.000      ; 0.719      ;
+-------+------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'KEY[0]'                                                                                                                                                                 ;
+--------+--------------+----------------+------------------+--------+------------+------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                                                                                                                 ;
+--------+--------------+----------------+------------------+--------+------------+------------------------------------------------------------------------------------------------------------------------+
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a0~porta_address_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a0~porta_address_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a0~porta_address_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a0~porta_address_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a0~porta_address_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a0~porta_address_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a0~porta_datain_reg1   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a0~porta_datain_reg1   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a0~porta_datain_reg10  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a0~porta_datain_reg10  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a0~porta_datain_reg11  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a0~porta_datain_reg11  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a0~porta_datain_reg12  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a0~porta_datain_reg12  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a0~porta_datain_reg13  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a0~porta_datain_reg13  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a0~porta_datain_reg2   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a0~porta_datain_reg2   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a0~porta_datain_reg3   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a0~porta_datain_reg3   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a0~porta_datain_reg4   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a0~porta_datain_reg4   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a0~porta_datain_reg5   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a0~porta_datain_reg5   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a0~porta_datain_reg6   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a0~porta_datain_reg6   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a0~porta_datain_reg7   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a0~porta_datain_reg7   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a0~porta_datain_reg8   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a0~porta_datain_reg8   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a0~porta_datain_reg9   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a0~porta_datain_reg9   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a0~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a0~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a0~porta_we_reg        ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a0~porta_we_reg        ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a10~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a10~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a11~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a11~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a12~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a12~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a12~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a12~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a12~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a12~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a12~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a12~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a12~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a12~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a12~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a12~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a12~porta_datain_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a12~porta_datain_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a12~porta_datain_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a12~porta_datain_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a12~porta_datain_reg12 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a12~porta_datain_reg12 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a12~porta_datain_reg13 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a12~porta_datain_reg13 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a12~porta_datain_reg14 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a12~porta_datain_reg14 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a12~porta_datain_reg15 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a12~porta_datain_reg15 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a12~porta_datain_reg16 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a12~porta_datain_reg16 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a12~porta_datain_reg17 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a12~porta_datain_reg17 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a12~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a12~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a12~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a12~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a12~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a12~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a12~porta_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a12~porta_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a12~porta_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a12~porta_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a12~porta_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a12~porta_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a12~porta_datain_reg8  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a12~porta_datain_reg8  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a12~porta_datain_reg9  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a12~porta_datain_reg9  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a12~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a12~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a12~porta_we_reg       ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a12~porta_we_reg       ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a13~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a13~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a14~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a14~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a15~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a15~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a16~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; KEY[0] ; Fall       ; processor:m1ps|Memory:D-Memory|altsyncram:Matriz_rtl_0|altsyncram_le61:auto_generated|ram_block1a16~porta_memory_reg0  ;
+--------+--------------+----------------+------------------+--------+------------+------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'freqdiv:CLOCKDIVISOR|tmpclk'                                                                                                                                                              ;
+--------+--------------+----------------+------------------+-----------------------------+------------+---------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                       ; Clock Edge ; Target                                                                                                              ;
+--------+--------------+----------------+------------------+-----------------------------+------------+---------------------------------------------------------------------------------------------------------------------+
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a0~porta_address_reg5 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a0~porta_address_reg5 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a0~porta_address_reg6 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a0~porta_address_reg6 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a0~porta_address_reg7 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a0~porta_address_reg7 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a0~porta_datain_reg10 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a0~porta_datain_reg10 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a0~porta_datain_reg11 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a0~porta_datain_reg11 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a0~porta_datain_reg12 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a0~porta_datain_reg12 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a0~porta_datain_reg13 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a0~porta_datain_reg13 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a0~porta_datain_reg8  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a0~porta_datain_reg8  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a0~porta_datain_reg9  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a0~porta_datain_reg9  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a0~porta_we_reg       ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a0~porta_we_reg       ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a0~portb_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a0~portb_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a0~portb_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a0~portb_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a0~portb_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a0~portb_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a0~portb_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a0~portb_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a0~portb_address_reg4 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a0~portb_address_reg4 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a0~portb_address_reg5 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a0~portb_address_reg5 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a0~portb_address_reg6 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a0~portb_address_reg6 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a0~portb_address_reg7 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a0~portb_address_reg7 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a10~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a10~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a11~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a11~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a12~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a12~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a13~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a13~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a14~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a14~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a15~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a15~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a16~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a16~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a17~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a17~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a18~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a18~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a19~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a19~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a1~porta_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a1~porta_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a1~porta_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a1~porta_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a1~porta_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a1~porta_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a1~porta_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a1~porta_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a1~porta_address_reg4 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a1~porta_address_reg4 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a1~porta_address_reg5 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a1~porta_address_reg5 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a1~porta_address_reg6 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a1~porta_address_reg6 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a1~porta_address_reg7 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; freqdiv:CLOCKDIVISOR|tmpclk ; Rise       ; mM:m1ps_Monitor|ram:SHADOW_RAM|altsyncram:data_rtl_0|altsyncram_lhe1:auto_generated|ram_block1a1~porta_address_reg7 ;
+--------+--------------+----------------+------------------+-----------------------------+------------+---------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLOCK_50'                                                                      ;
+--------+--------------+----------------+------------------+----------+------------+-----------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                      ;
+--------+--------------+----------------+------------------+----------+------------+-----------------------------+
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Fall       ; freqdiv:CLOCKDIVISOR|tmpclk ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Fall       ; freqdiv:CLOCKDIVISOR|tmpclk ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCKDIVISOR|tmpclk|clk     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCKDIVISOR|tmpclk|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50|combout            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50|combout            ;
+--------+--------------+----------------+------------------+----------+------------+-----------------------------+


+----------------------------------------------------------------------------------------------------+
; Setup Times                                                                                        ;
+-----------+-----------------------------+-------+-------+------------+-----------------------------+
; Data Port ; Clock Port                  ; Rise  ; Fall  ; Clock Edge ; Clock Reference             ;
+-----------+-----------------------------+-------+-------+------------+-----------------------------+
; SW[*]     ; KEY[0]                      ; 1.208 ; 1.208 ; Fall       ; KEY[0]                      ;
;  SW[1]    ; KEY[0]                      ; 0.620 ; 0.620 ; Fall       ; KEY[0]                      ;
;  SW[2]    ; KEY[0]                      ; 1.208 ; 1.208 ; Fall       ; KEY[0]                      ;
;  SW[3]    ; KEY[0]                      ; 0.718 ; 0.718 ; Fall       ; KEY[0]                      ;
;  SW[4]    ; KEY[0]                      ; 0.818 ; 0.818 ; Fall       ; KEY[0]                      ;
;  SW[5]    ; KEY[0]                      ; 0.912 ; 0.912 ; Fall       ; KEY[0]                      ;
;  SW[6]    ; KEY[0]                      ; 0.928 ; 0.928 ; Fall       ; KEY[0]                      ;
;  SW[7]    ; KEY[0]                      ; 0.701 ; 0.701 ; Fall       ; KEY[0]                      ;
;  SW[8]    ; KEY[0]                      ; 0.808 ; 0.808 ; Fall       ; KEY[0]                      ;
;  SW[9]    ; KEY[0]                      ; 0.224 ; 0.224 ; Fall       ; KEY[0]                      ;
; KEY[*]    ; freqdiv:CLOCKDIVISOR|tmpclk ; 2.740 ; 2.740 ; Rise       ; freqdiv:CLOCKDIVISOR|tmpclk ;
;  KEY[3]   ; freqdiv:CLOCKDIVISOR|tmpclk ; 2.740 ; 2.740 ; Rise       ; freqdiv:CLOCKDIVISOR|tmpclk ;
; SW[*]     ; freqdiv:CLOCKDIVISOR|tmpclk ; 3.247 ; 3.247 ; Rise       ; freqdiv:CLOCKDIVISOR|tmpclk ;
;  SW[0]    ; freqdiv:CLOCKDIVISOR|tmpclk ; 1.278 ; 1.278 ; Rise       ; freqdiv:CLOCKDIVISOR|tmpclk ;
;  SW[1]    ; freqdiv:CLOCKDIVISOR|tmpclk ; 2.967 ; 2.967 ; Rise       ; freqdiv:CLOCKDIVISOR|tmpclk ;
;  SW[2]    ; freqdiv:CLOCKDIVISOR|tmpclk ; 3.169 ; 3.169 ; Rise       ; freqdiv:CLOCKDIVISOR|tmpclk ;
;  SW[3]    ; freqdiv:CLOCKDIVISOR|tmpclk ; 2.988 ; 2.988 ; Rise       ; freqdiv:CLOCKDIVISOR|tmpclk ;
;  SW[4]    ; freqdiv:CLOCKDIVISOR|tmpclk ; 3.155 ; 3.155 ; Rise       ; freqdiv:CLOCKDIVISOR|tmpclk ;
;  SW[5]    ; freqdiv:CLOCKDIVISOR|tmpclk ; 3.054 ; 3.054 ; Rise       ; freqdiv:CLOCKDIVISOR|tmpclk ;
;  SW[6]    ; freqdiv:CLOCKDIVISOR|tmpclk ; 3.247 ; 3.247 ; Rise       ; freqdiv:CLOCKDIVISOR|tmpclk ;
;  SW[7]    ; freqdiv:CLOCKDIVISOR|tmpclk ; 2.442 ; 2.442 ; Rise       ; freqdiv:CLOCKDIVISOR|tmpclk ;
;  SW[8]    ; freqdiv:CLOCKDIVISOR|tmpclk ; 3.063 ; 3.063 ; Rise       ; freqdiv:CLOCKDIVISOR|tmpclk ;
;  SW[9]    ; freqdiv:CLOCKDIVISOR|tmpclk ; 2.442 ; 2.442 ; Rise       ; freqdiv:CLOCKDIVISOR|tmpclk ;
+-----------+-----------------------------+-------+-------+------------+-----------------------------+


+------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                           ;
+-----------+-----------------------------+--------+--------+------------+-----------------------------+
; Data Port ; Clock Port                  ; Rise   ; Fall   ; Clock Edge ; Clock Reference             ;
+-----------+-----------------------------+--------+--------+------------+-----------------------------+
; SW[*]     ; KEY[0]                      ; 0.496  ; 0.496  ; Fall       ; KEY[0]                      ;
;  SW[1]    ; KEY[0]                      ; 0.031  ; 0.031  ; Fall       ; KEY[0]                      ;
;  SW[2]    ; KEY[0]                      ; -0.342 ; -0.342 ; Fall       ; KEY[0]                      ;
;  SW[3]    ; KEY[0]                      ; 0.117  ; 0.117  ; Fall       ; KEY[0]                      ;
;  SW[4]    ; KEY[0]                      ; 0.062  ; 0.062  ; Fall       ; KEY[0]                      ;
;  SW[5]    ; KEY[0]                      ; -0.196 ; -0.196 ; Fall       ; KEY[0]                      ;
;  SW[6]    ; KEY[0]                      ; 0.086  ; 0.086  ; Fall       ; KEY[0]                      ;
;  SW[7]    ; KEY[0]                      ; 0.157  ; 0.157  ; Fall       ; KEY[0]                      ;
;  SW[8]    ; KEY[0]                      ; -0.111 ; -0.111 ; Fall       ; KEY[0]                      ;
;  SW[9]    ; KEY[0]                      ; 0.496  ; 0.496  ; Fall       ; KEY[0]                      ;
; KEY[*]    ; freqdiv:CLOCKDIVISOR|tmpclk ; -2.607 ; -2.607 ; Rise       ; freqdiv:CLOCKDIVISOR|tmpclk ;
;  KEY[3]   ; freqdiv:CLOCKDIVISOR|tmpclk ; -2.607 ; -2.607 ; Rise       ; freqdiv:CLOCKDIVISOR|tmpclk ;
; SW[*]     ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.020  ; 0.020  ; Rise       ; freqdiv:CLOCKDIVISOR|tmpclk ;
;  SW[0]    ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.020  ; 0.020  ; Rise       ; freqdiv:CLOCKDIVISOR|tmpclk ;
;  SW[1]    ; freqdiv:CLOCKDIVISOR|tmpclk ; -1.085 ; -1.085 ; Rise       ; freqdiv:CLOCKDIVISOR|tmpclk ;
;  SW[2]    ; freqdiv:CLOCKDIVISOR|tmpclk ; -1.234 ; -1.234 ; Rise       ; freqdiv:CLOCKDIVISOR|tmpclk ;
;  SW[3]    ; freqdiv:CLOCKDIVISOR|tmpclk ; -1.045 ; -1.045 ; Rise       ; freqdiv:CLOCKDIVISOR|tmpclk ;
;  SW[4]    ; freqdiv:CLOCKDIVISOR|tmpclk ; -0.788 ; -0.788 ; Rise       ; freqdiv:CLOCKDIVISOR|tmpclk ;
;  SW[5]    ; freqdiv:CLOCKDIVISOR|tmpclk ; -1.128 ; -1.128 ; Rise       ; freqdiv:CLOCKDIVISOR|tmpclk ;
;  SW[6]    ; freqdiv:CLOCKDIVISOR|tmpclk ; -0.878 ; -0.878 ; Rise       ; freqdiv:CLOCKDIVISOR|tmpclk ;
;  SW[7]    ; freqdiv:CLOCKDIVISOR|tmpclk ; -0.672 ; -0.672 ; Rise       ; freqdiv:CLOCKDIVISOR|tmpclk ;
;  SW[8]    ; freqdiv:CLOCKDIVISOR|tmpclk ; -0.819 ; -0.819 ; Rise       ; freqdiv:CLOCKDIVISOR|tmpclk ;
;  SW[9]    ; freqdiv:CLOCKDIVISOR|tmpclk ; -0.368 ; -0.368 ; Rise       ; freqdiv:CLOCKDIVISOR|tmpclk ;
+-----------+-----------------------------+--------+--------+------------+-----------------------------+


+----------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                              ;
+-----------+-----------------------------+-------+-------+------------+-----------------------------+
; Data Port ; Clock Port                  ; Rise  ; Fall  ; Clock Edge ; Clock Reference             ;
+-----------+-----------------------------+-------+-------+------------+-----------------------------+
; HEX1[*]   ; KEY[0]                      ; 7.111 ; 7.111 ; Fall       ; KEY[0]                      ;
;  HEX1[0]  ; KEY[0]                      ; 6.944 ; 6.944 ; Fall       ; KEY[0]                      ;
;  HEX1[1]  ; KEY[0]                      ; 7.060 ; 7.060 ; Fall       ; KEY[0]                      ;
;  HEX1[2]  ; KEY[0]                      ; 7.069 ; 7.069 ; Fall       ; KEY[0]                      ;
;  HEX1[3]  ; KEY[0]                      ; 7.066 ; 7.066 ; Fall       ; KEY[0]                      ;
;  HEX1[4]  ; KEY[0]                      ; 7.100 ; 7.100 ; Fall       ; KEY[0]                      ;
;  HEX1[5]  ; KEY[0]                      ; 7.111 ; 7.111 ; Fall       ; KEY[0]                      ;
;  HEX1[6]  ; KEY[0]                      ; 7.093 ; 7.093 ; Fall       ; KEY[0]                      ;
; HEX2[*]   ; KEY[0]                      ; 7.228 ; 7.228 ; Fall       ; KEY[0]                      ;
;  HEX2[0]  ; KEY[0]                      ; 7.025 ; 7.025 ; Fall       ; KEY[0]                      ;
;  HEX2[1]  ; KEY[0]                      ; 6.927 ; 6.927 ; Fall       ; KEY[0]                      ;
;  HEX2[2]  ; KEY[0]                      ; 7.228 ; 7.228 ; Fall       ; KEY[0]                      ;
;  HEX2[3]  ; KEY[0]                      ; 7.085 ; 7.085 ; Fall       ; KEY[0]                      ;
;  HEX2[4]  ; KEY[0]                      ; 6.782 ; 6.782 ; Fall       ; KEY[0]                      ;
;  HEX2[5]  ; KEY[0]                      ; 7.213 ; 7.213 ; Fall       ; KEY[0]                      ;
;  HEX2[6]  ; KEY[0]                      ; 7.222 ; 7.222 ; Fall       ; KEY[0]                      ;
; HEX3[*]   ; KEY[0]                      ; 7.456 ; 7.456 ; Fall       ; KEY[0]                      ;
;  HEX3[0]  ; KEY[0]                      ; 6.996 ; 6.996 ; Fall       ; KEY[0]                      ;
;  HEX3[1]  ; KEY[0]                      ; 7.456 ; 7.456 ; Fall       ; KEY[0]                      ;
;  HEX3[2]  ; KEY[0]                      ; 7.351 ; 7.351 ; Fall       ; KEY[0]                      ;
;  HEX3[3]  ; KEY[0]                      ; 6.957 ; 6.957 ; Fall       ; KEY[0]                      ;
;  HEX3[4]  ; KEY[0]                      ; 7.244 ; 7.244 ; Fall       ; KEY[0]                      ;
;  HEX3[5]  ; KEY[0]                      ; 7.123 ; 7.123 ; Fall       ; KEY[0]                      ;
;  HEX3[6]  ; KEY[0]                      ; 7.256 ; 7.256 ; Fall       ; KEY[0]                      ;
; VGA_G[*]  ; freqdiv:CLOCKDIVISOR|tmpclk ; 4.077 ; 4.077 ; Rise       ; freqdiv:CLOCKDIVISOR|tmpclk ;
;  VGA_G[2] ; freqdiv:CLOCKDIVISOR|tmpclk ; 4.046 ; 4.046 ; Rise       ; freqdiv:CLOCKDIVISOR|tmpclk ;
;  VGA_G[3] ; freqdiv:CLOCKDIVISOR|tmpclk ; 4.077 ; 4.077 ; Rise       ; freqdiv:CLOCKDIVISOR|tmpclk ;
; VGA_HS    ; freqdiv:CLOCKDIVISOR|tmpclk ; 3.762 ; 3.762 ; Rise       ; freqdiv:CLOCKDIVISOR|tmpclk ;
; VGA_VS    ; freqdiv:CLOCKDIVISOR|tmpclk ; 3.691 ; 3.691 ; Rise       ; freqdiv:CLOCKDIVISOR|tmpclk ;
+-----------+-----------------------------+-------+-------+------------+-----------------------------+


+----------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                      ;
+-----------+-----------------------------+-------+-------+------------+-----------------------------+
; Data Port ; Clock Port                  ; Rise  ; Fall  ; Clock Edge ; Clock Reference             ;
+-----------+-----------------------------+-------+-------+------------+-----------------------------+
; HEX1[*]   ; KEY[0]                      ; 5.651 ; 5.651 ; Fall       ; KEY[0]                      ;
;  HEX1[0]  ; KEY[0]                      ; 5.651 ; 5.651 ; Fall       ; KEY[0]                      ;
;  HEX1[1]  ; KEY[0]                      ; 5.776 ; 5.776 ; Fall       ; KEY[0]                      ;
;  HEX1[2]  ; KEY[0]                      ; 5.779 ; 5.779 ; Fall       ; KEY[0]                      ;
;  HEX1[3]  ; KEY[0]                      ; 5.779 ; 5.779 ; Fall       ; KEY[0]                      ;
;  HEX1[4]  ; KEY[0]                      ; 5.811 ; 5.811 ; Fall       ; KEY[0]                      ;
;  HEX1[5]  ; KEY[0]                      ; 5.821 ; 5.821 ; Fall       ; KEY[0]                      ;
;  HEX1[6]  ; KEY[0]                      ; 5.806 ; 5.806 ; Fall       ; KEY[0]                      ;
; HEX2[*]   ; KEY[0]                      ; 5.162 ; 5.162 ; Fall       ; KEY[0]                      ;
;  HEX2[0]  ; KEY[0]                      ; 5.326 ; 5.326 ; Fall       ; KEY[0]                      ;
;  HEX2[1]  ; KEY[0]                      ; 5.227 ; 5.227 ; Fall       ; KEY[0]                      ;
;  HEX2[2]  ; KEY[0]                      ; 5.538 ; 5.538 ; Fall       ; KEY[0]                      ;
;  HEX2[3]  ; KEY[0]                      ; 5.474 ; 5.474 ; Fall       ; KEY[0]                      ;
;  HEX2[4]  ; KEY[0]                      ; 5.162 ; 5.162 ; Fall       ; KEY[0]                      ;
;  HEX2[5]  ; KEY[0]                      ; 5.519 ; 5.519 ; Fall       ; KEY[0]                      ;
;  HEX2[6]  ; KEY[0]                      ; 5.521 ; 5.521 ; Fall       ; KEY[0]                      ;
; HEX3[*]   ; KEY[0]                      ; 5.322 ; 5.322 ; Fall       ; KEY[0]                      ;
;  HEX3[0]  ; KEY[0]                      ; 5.357 ; 5.357 ; Fall       ; KEY[0]                      ;
;  HEX3[1]  ; KEY[0]                      ; 5.820 ; 5.820 ; Fall       ; KEY[0]                      ;
;  HEX3[2]  ; KEY[0]                      ; 5.715 ; 5.715 ; Fall       ; KEY[0]                      ;
;  HEX3[3]  ; KEY[0]                      ; 5.322 ; 5.322 ; Fall       ; KEY[0]                      ;
;  HEX3[4]  ; KEY[0]                      ; 5.604 ; 5.604 ; Fall       ; KEY[0]                      ;
;  HEX3[5]  ; KEY[0]                      ; 5.487 ; 5.487 ; Fall       ; KEY[0]                      ;
;  HEX3[6]  ; KEY[0]                      ; 5.620 ; 5.620 ; Fall       ; KEY[0]                      ;
; VGA_G[*]  ; freqdiv:CLOCKDIVISOR|tmpclk ; 4.046 ; 4.046 ; Rise       ; freqdiv:CLOCKDIVISOR|tmpclk ;
;  VGA_G[2] ; freqdiv:CLOCKDIVISOR|tmpclk ; 4.046 ; 4.046 ; Rise       ; freqdiv:CLOCKDIVISOR|tmpclk ;
;  VGA_G[3] ; freqdiv:CLOCKDIVISOR|tmpclk ; 4.077 ; 4.077 ; Rise       ; freqdiv:CLOCKDIVISOR|tmpclk ;
; VGA_HS    ; freqdiv:CLOCKDIVISOR|tmpclk ; 3.762 ; 3.762 ; Rise       ; freqdiv:CLOCKDIVISOR|tmpclk ;
; VGA_VS    ; freqdiv:CLOCKDIVISOR|tmpclk ; 3.691 ; 3.691 ; Rise       ; freqdiv:CLOCKDIVISOR|tmpclk ;
+-----------+-----------------------------+-------+-------+------------+-----------------------------+


+-----------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                           ;
+------------------------------+------------+--------+----------+---------+---------------------+
; Clock                        ; Setup      ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------------------+------------+--------+----------+---------+---------------------+
; Worst-case Slack             ; -20.987    ; -1.864 ; N/A      ; N/A     ; -2.064              ;
;  CLOCK_50                    ; 1.343      ; -1.864 ; N/A      ; N/A     ; -1.631              ;
;  KEY[0]                      ; -13.331    ; 0.242  ; N/A      ; N/A     ; -2.064              ;
;  freqdiv:CLOCKDIVISOR|tmpclk ; -20.987    ; 0.215  ; N/A      ; N/A     ; -2.064              ;
; Design-wide TNS              ; -15012.79  ; -1.864 ; 0.0      ; 0.0     ; -3584.706           ;
;  CLOCK_50                    ; 0.000      ; -1.864 ; N/A      ; N/A     ; -2.853              ;
;  KEY[0]                      ; -4672.183  ; 0.000  ; N/A      ; N/A     ; -818.959            ;
;  freqdiv:CLOCKDIVISOR|tmpclk ; -10340.607 ; 0.000  ; N/A      ; N/A     ; -2762.894           ;
+------------------------------+------------+--------+----------+---------+---------------------+


+----------------------------------------------------------------------------------------------------+
; Setup Times                                                                                        ;
+-----------+-----------------------------+-------+-------+------------+-----------------------------+
; Data Port ; Clock Port                  ; Rise  ; Fall  ; Clock Edge ; Clock Reference             ;
+-----------+-----------------------------+-------+-------+------------+-----------------------------+
; SW[*]     ; KEY[0]                      ; 3.577 ; 3.577 ; Fall       ; KEY[0]                      ;
;  SW[1]    ; KEY[0]                      ; 2.111 ; 2.111 ; Fall       ; KEY[0]                      ;
;  SW[2]    ; KEY[0]                      ; 3.577 ; 3.577 ; Fall       ; KEY[0]                      ;
;  SW[3]    ; KEY[0]                      ; 2.217 ; 2.217 ; Fall       ; KEY[0]                      ;
;  SW[4]    ; KEY[0]                      ; 2.619 ; 2.619 ; Fall       ; KEY[0]                      ;
;  SW[5]    ; KEY[0]                      ; 2.636 ; 2.636 ; Fall       ; KEY[0]                      ;
;  SW[6]    ; KEY[0]                      ; 2.822 ; 2.822 ; Fall       ; KEY[0]                      ;
;  SW[7]    ; KEY[0]                      ; 2.310 ; 2.310 ; Fall       ; KEY[0]                      ;
;  SW[8]    ; KEY[0]                      ; 2.617 ; 2.617 ; Fall       ; KEY[0]                      ;
;  SW[9]    ; KEY[0]                      ; 1.040 ; 1.040 ; Fall       ; KEY[0]                      ;
; KEY[*]    ; freqdiv:CLOCKDIVISOR|tmpclk ; 5.615 ; 5.615 ; Rise       ; freqdiv:CLOCKDIVISOR|tmpclk ;
;  KEY[3]   ; freqdiv:CLOCKDIVISOR|tmpclk ; 5.615 ; 5.615 ; Rise       ; freqdiv:CLOCKDIVISOR|tmpclk ;
; SW[*]     ; freqdiv:CLOCKDIVISOR|tmpclk ; 9.877 ; 9.877 ; Rise       ; freqdiv:CLOCKDIVISOR|tmpclk ;
;  SW[0]    ; freqdiv:CLOCKDIVISOR|tmpclk ; 4.169 ; 4.169 ; Rise       ; freqdiv:CLOCKDIVISOR|tmpclk ;
;  SW[1]    ; freqdiv:CLOCKDIVISOR|tmpclk ; 9.203 ; 9.203 ; Rise       ; freqdiv:CLOCKDIVISOR|tmpclk ;
;  SW[2]    ; freqdiv:CLOCKDIVISOR|tmpclk ; 9.830 ; 9.830 ; Rise       ; freqdiv:CLOCKDIVISOR|tmpclk ;
;  SW[3]    ; freqdiv:CLOCKDIVISOR|tmpclk ; 9.303 ; 9.303 ; Rise       ; freqdiv:CLOCKDIVISOR|tmpclk ;
;  SW[4]    ; freqdiv:CLOCKDIVISOR|tmpclk ; 9.725 ; 9.725 ; Rise       ; freqdiv:CLOCKDIVISOR|tmpclk ;
;  SW[5]    ; freqdiv:CLOCKDIVISOR|tmpclk ; 9.417 ; 9.417 ; Rise       ; freqdiv:CLOCKDIVISOR|tmpclk ;
;  SW[6]    ; freqdiv:CLOCKDIVISOR|tmpclk ; 9.877 ; 9.877 ; Rise       ; freqdiv:CLOCKDIVISOR|tmpclk ;
;  SW[7]    ; freqdiv:CLOCKDIVISOR|tmpclk ; 7.919 ; 7.919 ; Rise       ; freqdiv:CLOCKDIVISOR|tmpclk ;
;  SW[8]    ; freqdiv:CLOCKDIVISOR|tmpclk ; 9.667 ; 9.667 ; Rise       ; freqdiv:CLOCKDIVISOR|tmpclk ;
;  SW[9]    ; freqdiv:CLOCKDIVISOR|tmpclk ; 7.859 ; 7.859 ; Rise       ; freqdiv:CLOCKDIVISOR|tmpclk ;
+-----------+-----------------------------+-------+-------+------------+-----------------------------+


+------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                           ;
+-----------+-----------------------------+--------+--------+------------+-----------------------------+
; Data Port ; Clock Port                  ; Rise   ; Fall   ; Clock Edge ; Clock Reference             ;
+-----------+-----------------------------+--------+--------+------------+-----------------------------+
; SW[*]     ; KEY[0]                      ; 0.734  ; 0.734  ; Fall       ; KEY[0]                      ;
;  SW[1]    ; KEY[0]                      ; 0.031  ; 0.031  ; Fall       ; KEY[0]                      ;
;  SW[2]    ; KEY[0]                      ; -0.342 ; -0.342 ; Fall       ; KEY[0]                      ;
;  SW[3]    ; KEY[0]                      ; 0.117  ; 0.117  ; Fall       ; KEY[0]                      ;
;  SW[4]    ; KEY[0]                      ; 0.062  ; 0.062  ; Fall       ; KEY[0]                      ;
;  SW[5]    ; KEY[0]                      ; -0.196 ; -0.196 ; Fall       ; KEY[0]                      ;
;  SW[6]    ; KEY[0]                      ; 0.086  ; 0.086  ; Fall       ; KEY[0]                      ;
;  SW[7]    ; KEY[0]                      ; 0.157  ; 0.157  ; Fall       ; KEY[0]                      ;
;  SW[8]    ; KEY[0]                      ; -0.111 ; -0.111 ; Fall       ; KEY[0]                      ;
;  SW[9]    ; KEY[0]                      ; 0.734  ; 0.734  ; Fall       ; KEY[0]                      ;
; KEY[*]    ; freqdiv:CLOCKDIVISOR|tmpclk ; -2.607 ; -2.607 ; Rise       ; freqdiv:CLOCKDIVISOR|tmpclk ;
;  KEY[3]   ; freqdiv:CLOCKDIVISOR|tmpclk ; -2.607 ; -2.607 ; Rise       ; freqdiv:CLOCKDIVISOR|tmpclk ;
; SW[*]     ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.020  ; 0.020  ; Rise       ; freqdiv:CLOCKDIVISOR|tmpclk ;
;  SW[0]    ; freqdiv:CLOCKDIVISOR|tmpclk ; 0.020  ; 0.020  ; Rise       ; freqdiv:CLOCKDIVISOR|tmpclk ;
;  SW[1]    ; freqdiv:CLOCKDIVISOR|tmpclk ; -1.085 ; -1.085 ; Rise       ; freqdiv:CLOCKDIVISOR|tmpclk ;
;  SW[2]    ; freqdiv:CLOCKDIVISOR|tmpclk ; -1.234 ; -1.234 ; Rise       ; freqdiv:CLOCKDIVISOR|tmpclk ;
;  SW[3]    ; freqdiv:CLOCKDIVISOR|tmpclk ; -1.045 ; -1.045 ; Rise       ; freqdiv:CLOCKDIVISOR|tmpclk ;
;  SW[4]    ; freqdiv:CLOCKDIVISOR|tmpclk ; -0.788 ; -0.788 ; Rise       ; freqdiv:CLOCKDIVISOR|tmpclk ;
;  SW[5]    ; freqdiv:CLOCKDIVISOR|tmpclk ; -1.128 ; -1.128 ; Rise       ; freqdiv:CLOCKDIVISOR|tmpclk ;
;  SW[6]    ; freqdiv:CLOCKDIVISOR|tmpclk ; -0.878 ; -0.878 ; Rise       ; freqdiv:CLOCKDIVISOR|tmpclk ;
;  SW[7]    ; freqdiv:CLOCKDIVISOR|tmpclk ; -0.672 ; -0.672 ; Rise       ; freqdiv:CLOCKDIVISOR|tmpclk ;
;  SW[8]    ; freqdiv:CLOCKDIVISOR|tmpclk ; -0.819 ; -0.819 ; Rise       ; freqdiv:CLOCKDIVISOR|tmpclk ;
;  SW[9]    ; freqdiv:CLOCKDIVISOR|tmpclk ; -0.368 ; -0.368 ; Rise       ; freqdiv:CLOCKDIVISOR|tmpclk ;
+-----------+-----------------------------+--------+--------+------------+-----------------------------+


+------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                ;
+-----------+-----------------------------+--------+--------+------------+-----------------------------+
; Data Port ; Clock Port                  ; Rise   ; Fall   ; Clock Edge ; Clock Reference             ;
+-----------+-----------------------------+--------+--------+------------+-----------------------------+
; HEX1[*]   ; KEY[0]                      ; 16.489 ; 16.489 ; Fall       ; KEY[0]                      ;
;  HEX1[0]  ; KEY[0]                      ; 16.089 ; 16.089 ; Fall       ; KEY[0]                      ;
;  HEX1[1]  ; KEY[0]                      ; 16.429 ; 16.429 ; Fall       ; KEY[0]                      ;
;  HEX1[2]  ; KEY[0]                      ; 16.440 ; 16.440 ; Fall       ; KEY[0]                      ;
;  HEX1[3]  ; KEY[0]                      ; 16.436 ; 16.436 ; Fall       ; KEY[0]                      ;
;  HEX1[4]  ; KEY[0]                      ; 16.489 ; 16.489 ; Fall       ; KEY[0]                      ;
;  HEX1[5]  ; KEY[0]                      ; 16.482 ; 16.482 ; Fall       ; KEY[0]                      ;
;  HEX1[6]  ; KEY[0]                      ; 16.447 ; 16.447 ; Fall       ; KEY[0]                      ;
; HEX2[*]   ; KEY[0]                      ; 17.043 ; 17.043 ; Fall       ; KEY[0]                      ;
;  HEX2[0]  ; KEY[0]                      ; 16.438 ; 16.438 ; Fall       ; KEY[0]                      ;
;  HEX2[1]  ; KEY[0]                      ; 16.170 ; 16.170 ; Fall       ; KEY[0]                      ;
;  HEX2[2]  ; KEY[0]                      ; 17.043 ; 17.043 ; Fall       ; KEY[0]                      ;
;  HEX2[3]  ; KEY[0]                      ; 16.552 ; 16.552 ; Fall       ; KEY[0]                      ;
;  HEX2[4]  ; KEY[0]                      ; 15.644 ; 15.644 ; Fall       ; KEY[0]                      ;
;  HEX2[5]  ; KEY[0]                      ; 17.034 ; 17.034 ; Fall       ; KEY[0]                      ;
;  HEX2[6]  ; KEY[0]                      ; 17.042 ; 17.042 ; Fall       ; KEY[0]                      ;
; HEX3[*]   ; KEY[0]                      ; 17.360 ; 17.360 ; Fall       ; KEY[0]                      ;
;  HEX3[0]  ; KEY[0]                      ; 16.248 ; 16.248 ; Fall       ; KEY[0]                      ;
;  HEX3[1]  ; KEY[0]                      ; 17.360 ; 17.360 ; Fall       ; KEY[0]                      ;
;  HEX3[2]  ; KEY[0]                      ; 17.068 ; 17.068 ; Fall       ; KEY[0]                      ;
;  HEX3[3]  ; KEY[0]                      ; 16.240 ; 16.240 ; Fall       ; KEY[0]                      ;
;  HEX3[4]  ; KEY[0]                      ; 17.048 ; 17.048 ; Fall       ; KEY[0]                      ;
;  HEX3[5]  ; KEY[0]                      ; 16.623 ; 16.623 ; Fall       ; KEY[0]                      ;
;  HEX3[6]  ; KEY[0]                      ; 16.943 ; 16.943 ; Fall       ; KEY[0]                      ;
; VGA_G[*]  ; freqdiv:CLOCKDIVISOR|tmpclk ; 7.893  ; 7.893  ; Rise       ; freqdiv:CLOCKDIVISOR|tmpclk ;
;  VGA_G[2] ; freqdiv:CLOCKDIVISOR|tmpclk ; 7.844  ; 7.844  ; Rise       ; freqdiv:CLOCKDIVISOR|tmpclk ;
;  VGA_G[3] ; freqdiv:CLOCKDIVISOR|tmpclk ; 7.893  ; 7.893  ; Rise       ; freqdiv:CLOCKDIVISOR|tmpclk ;
; VGA_HS    ; freqdiv:CLOCKDIVISOR|tmpclk ; 7.049  ; 7.049  ; Rise       ; freqdiv:CLOCKDIVISOR|tmpclk ;
; VGA_VS    ; freqdiv:CLOCKDIVISOR|tmpclk ; 6.944  ; 6.944  ; Rise       ; freqdiv:CLOCKDIVISOR|tmpclk ;
+-----------+-----------------------------+--------+--------+------------+-----------------------------+


+----------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                      ;
+-----------+-----------------------------+-------+-------+------------+-----------------------------+
; Data Port ; Clock Port                  ; Rise  ; Fall  ; Clock Edge ; Clock Reference             ;
+-----------+-----------------------------+-------+-------+------------+-----------------------------+
; HEX1[*]   ; KEY[0]                      ; 5.651 ; 5.651 ; Fall       ; KEY[0]                      ;
;  HEX1[0]  ; KEY[0]                      ; 5.651 ; 5.651 ; Fall       ; KEY[0]                      ;
;  HEX1[1]  ; KEY[0]                      ; 5.776 ; 5.776 ; Fall       ; KEY[0]                      ;
;  HEX1[2]  ; KEY[0]                      ; 5.779 ; 5.779 ; Fall       ; KEY[0]                      ;
;  HEX1[3]  ; KEY[0]                      ; 5.779 ; 5.779 ; Fall       ; KEY[0]                      ;
;  HEX1[4]  ; KEY[0]                      ; 5.811 ; 5.811 ; Fall       ; KEY[0]                      ;
;  HEX1[5]  ; KEY[0]                      ; 5.821 ; 5.821 ; Fall       ; KEY[0]                      ;
;  HEX1[6]  ; KEY[0]                      ; 5.806 ; 5.806 ; Fall       ; KEY[0]                      ;
; HEX2[*]   ; KEY[0]                      ; 5.162 ; 5.162 ; Fall       ; KEY[0]                      ;
;  HEX2[0]  ; KEY[0]                      ; 5.326 ; 5.326 ; Fall       ; KEY[0]                      ;
;  HEX2[1]  ; KEY[0]                      ; 5.227 ; 5.227 ; Fall       ; KEY[0]                      ;
;  HEX2[2]  ; KEY[0]                      ; 5.538 ; 5.538 ; Fall       ; KEY[0]                      ;
;  HEX2[3]  ; KEY[0]                      ; 5.474 ; 5.474 ; Fall       ; KEY[0]                      ;
;  HEX2[4]  ; KEY[0]                      ; 5.162 ; 5.162 ; Fall       ; KEY[0]                      ;
;  HEX2[5]  ; KEY[0]                      ; 5.519 ; 5.519 ; Fall       ; KEY[0]                      ;
;  HEX2[6]  ; KEY[0]                      ; 5.521 ; 5.521 ; Fall       ; KEY[0]                      ;
; HEX3[*]   ; KEY[0]                      ; 5.322 ; 5.322 ; Fall       ; KEY[0]                      ;
;  HEX3[0]  ; KEY[0]                      ; 5.357 ; 5.357 ; Fall       ; KEY[0]                      ;
;  HEX3[1]  ; KEY[0]                      ; 5.820 ; 5.820 ; Fall       ; KEY[0]                      ;
;  HEX3[2]  ; KEY[0]                      ; 5.715 ; 5.715 ; Fall       ; KEY[0]                      ;
;  HEX3[3]  ; KEY[0]                      ; 5.322 ; 5.322 ; Fall       ; KEY[0]                      ;
;  HEX3[4]  ; KEY[0]                      ; 5.604 ; 5.604 ; Fall       ; KEY[0]                      ;
;  HEX3[5]  ; KEY[0]                      ; 5.487 ; 5.487 ; Fall       ; KEY[0]                      ;
;  HEX3[6]  ; KEY[0]                      ; 5.620 ; 5.620 ; Fall       ; KEY[0]                      ;
; VGA_G[*]  ; freqdiv:CLOCKDIVISOR|tmpclk ; 4.046 ; 4.046 ; Rise       ; freqdiv:CLOCKDIVISOR|tmpclk ;
;  VGA_G[2] ; freqdiv:CLOCKDIVISOR|tmpclk ; 4.046 ; 4.046 ; Rise       ; freqdiv:CLOCKDIVISOR|tmpclk ;
;  VGA_G[3] ; freqdiv:CLOCKDIVISOR|tmpclk ; 4.077 ; 4.077 ; Rise       ; freqdiv:CLOCKDIVISOR|tmpclk ;
; VGA_HS    ; freqdiv:CLOCKDIVISOR|tmpclk ; 3.762 ; 3.762 ; Rise       ; freqdiv:CLOCKDIVISOR|tmpclk ;
; VGA_VS    ; freqdiv:CLOCKDIVISOR|tmpclk ; 3.691 ; 3.691 ; Rise       ; freqdiv:CLOCKDIVISOR|tmpclk ;
+-----------+-----------------------------+-------+-------+------------+-----------------------------+


+-------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                       ;
+-----------------------------+-----------------------------+----------+----------+----------+----------+
; From Clock                  ; To Clock                    ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------+-----------------------------+----------+----------+----------+----------+
; freqdiv:CLOCKDIVISOR|tmpclk ; CLOCK_50                    ; 0        ; 0        ; 1        ; 1        ;
; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 155709   ; 0        ; 0        ; 0        ;
; KEY[0]                      ; freqdiv:CLOCKDIVISOR|tmpclk ; 632      ; 4147725  ; 0        ; 0        ;
; KEY[0]                      ; KEY[0]                      ; 528      ; 206      ; 4        ; 1552072  ;
+-----------------------------+-----------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                        ;
+-----------------------------+-----------------------------+----------+----------+----------+----------+
; From Clock                  ; To Clock                    ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------+-----------------------------+----------+----------+----------+----------+
; freqdiv:CLOCKDIVISOR|tmpclk ; CLOCK_50                    ; 0        ; 0        ; 1        ; 1        ;
; freqdiv:CLOCKDIVISOR|tmpclk ; freqdiv:CLOCKDIVISOR|tmpclk ; 155709   ; 0        ; 0        ; 0        ;
; KEY[0]                      ; freqdiv:CLOCKDIVISOR|tmpclk ; 632      ; 4147725  ; 0        ; 0        ;
; KEY[0]                      ; KEY[0]                      ; 528      ; 206      ; 4        ; 1552072  ;
+-----------------------------+-----------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 11    ; 11   ;
; Unconstrained Input Port Paths  ; 1365  ; 1365 ;
; Unconstrained Output Ports      ; 25    ; 25   ;
; Unconstrained Output Port Paths ; 676   ; 676  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Mon Jun  5 18:25:37 2017
Info: Command: quartus_sta lab11 -c lab11
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'lab11.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name freqdiv:CLOCKDIVISOR|tmpclk freqdiv:CLOCKDIVISOR|tmpclk
    Info (332105): create_clock -period 1.000 -name CLOCK_50 CLOCK_50
    Info (332105): create_clock -period 1.000 -name KEY[0] KEY[0]
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -20.987
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -20.987    -10340.607 freqdiv:CLOCKDIVISOR|tmpclk 
    Info (332119):   -13.331     -4672.183 KEY[0] 
    Info (332119):     2.116         0.000 CLOCK_50 
Info (332146): Worst-case hold slack is -1.864
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.864        -1.864 CLOCK_50 
    Info (332119):     0.445         0.000 freqdiv:CLOCKDIVISOR|tmpclk 
    Info (332119):     0.591         0.000 KEY[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.064
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.064     -2762.894 freqdiv:CLOCKDIVISOR|tmpclk 
    Info (332119):    -2.064      -818.959 KEY[0] 
    Info (332119):    -1.631        -2.853 CLOCK_50 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -7.420
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -7.420     -3419.559 freqdiv:CLOCKDIVISOR|tmpclk 
    Info (332119):    -4.548     -1538.647 KEY[0] 
    Info (332119):     1.343         0.000 CLOCK_50 
Info (332146): Worst-case hold slack is -0.963
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.963        -0.963 CLOCK_50 
    Info (332119):     0.215         0.000 freqdiv:CLOCKDIVISOR|tmpclk 
    Info (332119):     0.242         0.000 KEY[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.000      -716.222 KEY[0] 
    Info (332119):    -1.627     -2201.904 freqdiv:CLOCKDIVISOR|tmpclk 
    Info (332119):    -1.380        -2.380 CLOCK_50 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 331 megabytes
    Info: Processing ended: Mon Jun  5 18:25:38 2017
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:02


