// Seed: 1020885215
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  input logic [7:0] id_3;
  output wire id_2;
  output wire id_1;
  wire id_5;
  assign id_2 = id_5;
endmodule
module module_1 #(
    parameter id_0  = 32'd80,
    parameter id_12 = 32'd31
) (
    input tri _id_0,
    output supply1 id_1,
    input supply1 id_2,
    input wire id_3,
    output wand id_4,
    output wor id_5,
    input tri0 id_6
    , id_11,
    output tri id_7,
    input wand id_8,
    input tri id_9
);
  wire _id_12;
  wire [id_0 : -1 'b0] id_13;
  assign id_4 = -1'h0 ? -1 : 1 ? id_11[id_12] : id_6;
  module_0 modCall_1 (
      id_13,
      id_13,
      id_11,
      id_13
  );
  logic id_14;
endmodule
