-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
-- Version: 2019.2.1
-- Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity kernel0_PE_5_11_s is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    fifo_V_in_V_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    fifo_V_in_V_empty_n : IN STD_LOGIC;
    fifo_V_in_V_read : OUT STD_LOGIC;
    fifo_V_out_V_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    fifo_V_out_V_full_n : IN STD_LOGIC;
    fifo_V_out_V_write : OUT STD_LOGIC;
    fifo_U_tmp_1_in_V_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    fifo_U_tmp_1_in_V_empty_n : IN STD_LOGIC;
    fifo_U_tmp_1_in_V_read : OUT STD_LOGIC;
    fifo_L_drain_out_V_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    fifo_L_drain_out_V_full_n : IN STD_LOGIC;
    fifo_L_drain_out_V_write : OUT STD_LOGIC );
end;


architecture behav of kernel0_PE_5_11_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (2 downto 0) := "010";
    constant ap_ST_fsm_state29 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv4_5 : STD_LOGIC_VECTOR (3 downto 0) := "0101";
    constant ap_const_lv4_6 : STD_LOGIC_VECTOR (3 downto 0) := "0110";
    constant ap_const_lv4_7 : STD_LOGIC_VECTOR (3 downto 0) := "0111";
    constant ap_const_lv4_8 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_lv4_9 : STD_LOGIC_VECTOR (3 downto 0) := "1001";
    constant ap_const_lv4_A : STD_LOGIC_VECTOR (3 downto 0) := "1010";
    constant ap_const_lv4_C : STD_LOGIC_VECTOR (3 downto 0) := "1100";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv4_B : STD_LOGIC_VECTOR (3 downto 0) := "1011";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv4_2 : STD_LOGIC_VECTOR (3 downto 0) := "0010";
    constant ap_const_lv4_3 : STD_LOGIC_VECTOR (3 downto 0) := "0011";
    constant ap_const_lv4_4 : STD_LOGIC_VECTOR (3 downto 0) := "0100";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (2 downto 0) := "001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal fifo_V_in_V_blk_n : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal fifo_V_out_V_blk_n : STD_LOGIC;
    signal ap_enable_reg_pp0_iter26 : STD_LOGIC := '0';
    signal icmp_ln891_reg_561 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln891_reg_561_pp0_iter25_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal fifo_U_tmp_1_in_V_blk_n : STD_LOGIC;
    signal fifo_L_drain_out_V_blk_n : STD_LOGIC;
    signal ap_enable_reg_pp0_iter14 : STD_LOGIC := '0';
    signal icmp_ln879_reg_532 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln879_reg_532_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_0403_0_reg_126 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_0403_0_reg_126_pp0_iter1_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_block_state2_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter4 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter5 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter6 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter7 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter8 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter9 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter10 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter11 : BOOLEAN;
    signal ap_block_state14_pp0_stage0_iter12 : BOOLEAN;
    signal ap_block_state15_pp0_stage0_iter13 : BOOLEAN;
    signal ap_block_state16_pp0_stage0_iter14 : BOOLEAN;
    signal ap_block_state17_pp0_stage0_iter15 : BOOLEAN;
    signal ap_block_state18_pp0_stage0_iter16 : BOOLEAN;
    signal ap_block_state19_pp0_stage0_iter17 : BOOLEAN;
    signal ap_block_state20_pp0_stage0_iter18 : BOOLEAN;
    signal ap_block_state21_pp0_stage0_iter19 : BOOLEAN;
    signal ap_block_state22_pp0_stage0_iter20 : BOOLEAN;
    signal ap_block_state23_pp0_stage0_iter21 : BOOLEAN;
    signal ap_block_state24_pp0_stage0_iter22 : BOOLEAN;
    signal ap_block_state25_pp0_stage0_iter23 : BOOLEAN;
    signal ap_block_state26_pp0_stage0_iter24 : BOOLEAN;
    signal ap_block_state27_pp0_stage0_iter25 : BOOLEAN;
    signal ap_block_state28_pp0_stage0_iter26 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal p_0403_0_reg_126_pp0_iter2_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal p_0403_0_reg_126_pp0_iter3_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal p_0403_0_reg_126_pp0_iter4_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal p_0403_0_reg_126_pp0_iter5_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal p_0403_0_reg_126_pp0_iter6_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal p_0403_0_reg_126_pp0_iter7_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal p_0403_0_reg_126_pp0_iter8_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal p_0403_0_reg_126_pp0_iter9_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal p_0403_0_reg_126_pp0_iter10_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal p_0403_0_reg_126_pp0_iter11_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal p_0403_0_reg_126_pp0_iter12_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln315_fu_150_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln315_reg_489 : STD_LOGIC_VECTOR (0 downto 0);
    signal c2_V_fu_156_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal c2_V_reg_493 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC := '0';
    signal tmp_318_reg_498 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_318_reg_498_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_318_reg_498_pp0_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_318_reg_498_pp0_iter4_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_318_reg_498_pp0_iter5_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_318_reg_498_pp0_iter6_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_318_reg_498_pp0_iter7_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_318_reg_498_pp0_iter8_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_318_reg_498_pp0_iter9_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_318_reg_498_pp0_iter10_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_318_reg_498_pp0_iter11_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_318_reg_498_pp0_iter12_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_318_reg_498_pp0_iter13_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_318_reg_498_pp0_iter14_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_318_reg_498_pp0_iter15_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_318_reg_498_pp0_iter16_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_318_reg_498_pp0_iter17_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_318_reg_498_pp0_iter18_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln323_fu_168_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln323_reg_503 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln323_reg_503_pp0_iter2_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln323_reg_503_pp0_iter3_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln323_reg_503_pp0_iter4_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln323_reg_503_pp0_iter5_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln323_reg_503_pp0_iter6_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln323_reg_503_pp0_iter7_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln323_reg_503_pp0_iter8_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln323_reg_503_pp0_iter9_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln323_reg_503_pp0_iter10_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln323_reg_503_pp0_iter11_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln323_reg_503_pp0_iter12_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln323_reg_503_pp0_iter13_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln323_fu_174_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln323_reg_512 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln323_reg_512_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln323_reg_512_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln323_reg_512_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln323_reg_512_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln323_reg_512_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln323_reg_512_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln323_reg_512_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln323_reg_512_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln323_reg_512_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln323_reg_512_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln323_reg_512_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln323_reg_512_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln323_fu_180_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln323_reg_517 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_325_reg_522 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_325_reg_522_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_325_reg_522_pp0_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_325_reg_522_pp0_iter4_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_325_reg_522_pp0_iter5_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_325_reg_522_pp0_iter6_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_325_reg_522_pp0_iter7_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_325_reg_522_pp0_iter8_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_325_reg_522_pp0_iter9_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_325_reg_522_pp0_iter10_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_325_reg_522_pp0_iter11_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_325_reg_522_pp0_iter12_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_325_reg_522_pp0_iter13_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_325_reg_522_pp0_iter14_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln333_fu_188_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln333_reg_527 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln879_fu_196_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln879_reg_532_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln879_reg_532_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln879_reg_532_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln879_reg_532_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln879_reg_532_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln879_reg_532_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln879_reg_532_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln879_reg_532_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln879_reg_532_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln879_reg_532_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln879_reg_532_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln341_fu_212_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln341_reg_536 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln341_reg_536_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln341_reg_536_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln341_reg_536_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln341_reg_536_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln341_reg_536_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln341_reg_536_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln341_reg_536_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln341_reg_536_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln341_reg_536_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln341_reg_536_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln341_reg_536_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln341_45_fu_218_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln341_45_reg_541 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln341_45_reg_541_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln341_45_reg_541_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln341_45_reg_541_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln341_45_reg_541_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln341_45_reg_541_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln341_45_reg_541_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln341_45_reg_541_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln341_45_reg_541_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln341_45_reg_541_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln341_45_reg_541_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln341_45_reg_541_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln341_46_fu_224_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln341_46_reg_546 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln341_46_reg_546_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln341_46_reg_546_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln341_46_reg_546_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln341_46_reg_546_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln341_46_reg_546_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln341_46_reg_546_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln341_46_reg_546_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln341_46_reg_546_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln341_46_reg_546_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln341_46_reg_546_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln341_46_reg_546_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln341_47_fu_230_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln341_47_reg_551 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln341_47_reg_551_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln341_47_reg_551_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln341_47_reg_551_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln341_47_reg_551_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln341_47_reg_551_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln341_47_reg_551_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln341_47_reg_551_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln341_47_reg_551_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln341_47_reg_551_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln341_47_reg_551_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln341_47_reg_551_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln341_48_fu_236_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln341_48_reg_556 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln341_48_reg_556_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln341_48_reg_556_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln341_48_reg_556_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln341_48_reg_556_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln341_48_reg_556_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln341_48_reg_556_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln341_48_reg_556_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln341_48_reg_556_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln341_48_reg_556_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln341_48_reg_556_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln341_48_reg_556_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln891_fu_242_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln891_reg_561_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln891_reg_561_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln891_reg_561_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln891_reg_561_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln891_reg_561_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln891_reg_561_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln891_reg_561_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln891_reg_561_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln891_reg_561_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln891_reg_561_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln891_reg_561_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln891_reg_561_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln891_reg_561_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln891_reg_561_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln891_reg_561_pp0_iter16_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln891_reg_561_pp0_iter17_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln891_reg_561_pp0_iter18_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln891_reg_561_pp0_iter19_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln891_reg_561_pp0_iter20_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln891_reg_561_pp0_iter21_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln891_reg_561_pp0_iter22_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln891_reg_561_pp0_iter23_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln891_reg_561_pp0_iter24_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_146_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_33_reg_565 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln343_65_fu_421_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln343_65_reg_570 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_142_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_s_reg_575 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_138_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_10_reg_580 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_condition_pp0_exit_iter0_state2 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter6 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter7 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter8 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter9 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter10 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter11 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter12 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter13 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter15 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter16 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter17 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter18 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter19 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter20 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter21 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter22 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter23 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter24 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter25 : STD_LOGIC := '0';
    signal ap_phi_mux_p_0403_0_phi_fu_130_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal local_prev_V_0_0_0355_fu_64 : STD_LOGIC_VECTOR (31 downto 0);
    signal local_U_tmp_0_1_0356_fu_68 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_fu_72 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_312_fu_76 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_324_fu_294_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_313_fu_80 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_314_fu_84 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_315_fu_88 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_316_fu_92 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_317_fu_96 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal tmp_320_fu_266_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_321_fu_273_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_322_fu_280_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_323_fu_287_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln343_fu_364_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln343_fu_357_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln343_43_fu_377_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln343_61_fu_369_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln343_44_fu_390_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln343_62_fu_382_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln343_45_fu_403_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln343_63_fu_395_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln343_46_fu_416_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln343_64_fu_408_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_138_ce : STD_LOGIC;
    signal grp_fu_142_ce : STD_LOGIC;
    signal grp_fu_146_ce : STD_LOGIC;
    signal ap_CS_fsm_state29 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state29 : signal is "none";
    signal ap_NS_fsm : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;

    component kernel0_kernel0_fsub_32ns_32ns_32_7_full_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component kernel0_kernel0_fmul_32ns_32ns_32_4_max_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component kernel0_kernel0_fdiv_32ns_32ns_32_12_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;



begin
    kernel0_fsub_32ns_32ns_32_7_full_dsp_1_U748 : component kernel0_kernel0_fsub_32ns_32ns_32_7_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 7,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => tmp_318_reg_498_pp0_iter18_reg,
        din1 => tmp_s_reg_575,
        ce => grp_fu_138_ce,
        dout => grp_fu_138_p2);

    kernel0_fmul_32ns_32ns_32_4_max_dsp_1_U749 : component kernel0_kernel0_fmul_32ns_32ns_32_4_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => select_ln343_65_reg_570,
        din1 => tmp_325_reg_522_pp0_iter14_reg,
        ce => grp_fu_142_ce,
        dout => grp_fu_142_p2);

    kernel0_fdiv_32ns_32ns_32_12_1_U750 : component kernel0_kernel0_fdiv_32ns_32ns_32_12_1
    generic map (
        ID => 1,
        NUM_STAGE => 12,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => select_ln323_reg_517,
        din1 => select_ln333_reg_527,
        ce => grp_fu_146_ce,
        dout => grp_fu_146_p2);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_condition_pp0_exit_iter0_state2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
                elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then
                    if ((ap_const_logic_1 = ap_condition_pp0_exit_iter0_state2)) then 
                        ap_enable_reg_pp0_iter1 <= (ap_const_logic_1 xor ap_condition_pp0_exit_iter0_state2);
                    elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                        ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter10_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter10 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter11_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter11 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter12_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter12 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter13_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter13 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter14_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter14 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter15_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter15 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter16_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter16 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter16 <= ap_enable_reg_pp0_iter15;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter17_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter17 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter17 <= ap_enable_reg_pp0_iter16;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter18_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter18 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter18 <= ap_enable_reg_pp0_iter17;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter19_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter19 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter19 <= ap_enable_reg_pp0_iter18;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter20_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter20 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter20 <= ap_enable_reg_pp0_iter19;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter21_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter21 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter21 <= ap_enable_reg_pp0_iter20;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter22_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter22 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter22 <= ap_enable_reg_pp0_iter21;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter23_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter23 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter23 <= ap_enable_reg_pp0_iter22;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter24_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter24 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter24 <= ap_enable_reg_pp0_iter23;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter25_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter25 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter25 <= ap_enable_reg_pp0_iter24;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter26_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter26 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter26 <= ap_enable_reg_pp0_iter25;
                elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    ap_enable_reg_pp0_iter26 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter7 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter8 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter9_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter9 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
                end if; 
            end if;
        end if;
    end process;


    p_0403_0_reg_126_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln315_reg_489 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                p_0403_0_reg_126 <= c2_V_reg_493;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                p_0403_0_reg_126 <= ap_const_lv4_5;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                add_ln323_reg_503 <= add_ln323_fu_168_p2;
                icmp_ln315_reg_489 <= icmp_ln315_fu_150_p2;
                icmp_ln323_reg_512 <= icmp_ln323_fu_174_p2;
                icmp_ln879_reg_532 <= icmp_ln879_fu_196_p2;
                icmp_ln891_reg_561 <= icmp_ln891_fu_242_p2;
                p_0403_0_reg_126_pp0_iter1_reg <= p_0403_0_reg_126;
                select_ln323_reg_517 <= select_ln323_fu_180_p3;
                select_ln333_reg_527 <= select_ln333_fu_188_p3;
                tmp_318_reg_498 <= fifo_V_in_V_dout;
                tmp_325_reg_522 <= fifo_U_tmp_1_in_V_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                add_ln323_reg_503_pp0_iter10_reg <= add_ln323_reg_503_pp0_iter9_reg;
                add_ln323_reg_503_pp0_iter11_reg <= add_ln323_reg_503_pp0_iter10_reg;
                add_ln323_reg_503_pp0_iter12_reg <= add_ln323_reg_503_pp0_iter11_reg;
                add_ln323_reg_503_pp0_iter13_reg <= add_ln323_reg_503_pp0_iter12_reg;
                add_ln323_reg_503_pp0_iter2_reg <= add_ln323_reg_503;
                add_ln323_reg_503_pp0_iter3_reg <= add_ln323_reg_503_pp0_iter2_reg;
                add_ln323_reg_503_pp0_iter4_reg <= add_ln323_reg_503_pp0_iter3_reg;
                add_ln323_reg_503_pp0_iter5_reg <= add_ln323_reg_503_pp0_iter4_reg;
                add_ln323_reg_503_pp0_iter6_reg <= add_ln323_reg_503_pp0_iter5_reg;
                add_ln323_reg_503_pp0_iter7_reg <= add_ln323_reg_503_pp0_iter6_reg;
                add_ln323_reg_503_pp0_iter8_reg <= add_ln323_reg_503_pp0_iter7_reg;
                add_ln323_reg_503_pp0_iter9_reg <= add_ln323_reg_503_pp0_iter8_reg;
                icmp_ln323_reg_512_pp0_iter10_reg <= icmp_ln323_reg_512_pp0_iter9_reg;
                icmp_ln323_reg_512_pp0_iter11_reg <= icmp_ln323_reg_512_pp0_iter10_reg;
                icmp_ln323_reg_512_pp0_iter12_reg <= icmp_ln323_reg_512_pp0_iter11_reg;
                icmp_ln323_reg_512_pp0_iter13_reg <= icmp_ln323_reg_512_pp0_iter12_reg;
                icmp_ln323_reg_512_pp0_iter2_reg <= icmp_ln323_reg_512;
                icmp_ln323_reg_512_pp0_iter3_reg <= icmp_ln323_reg_512_pp0_iter2_reg;
                icmp_ln323_reg_512_pp0_iter4_reg <= icmp_ln323_reg_512_pp0_iter3_reg;
                icmp_ln323_reg_512_pp0_iter5_reg <= icmp_ln323_reg_512_pp0_iter4_reg;
                icmp_ln323_reg_512_pp0_iter6_reg <= icmp_ln323_reg_512_pp0_iter5_reg;
                icmp_ln323_reg_512_pp0_iter7_reg <= icmp_ln323_reg_512_pp0_iter6_reg;
                icmp_ln323_reg_512_pp0_iter8_reg <= icmp_ln323_reg_512_pp0_iter7_reg;
                icmp_ln323_reg_512_pp0_iter9_reg <= icmp_ln323_reg_512_pp0_iter8_reg;
                icmp_ln341_45_reg_541_pp0_iter10_reg <= icmp_ln341_45_reg_541_pp0_iter9_reg;
                icmp_ln341_45_reg_541_pp0_iter11_reg <= icmp_ln341_45_reg_541_pp0_iter10_reg;
                icmp_ln341_45_reg_541_pp0_iter12_reg <= icmp_ln341_45_reg_541_pp0_iter11_reg;
                icmp_ln341_45_reg_541_pp0_iter2_reg <= icmp_ln341_45_reg_541;
                icmp_ln341_45_reg_541_pp0_iter3_reg <= icmp_ln341_45_reg_541_pp0_iter2_reg;
                icmp_ln341_45_reg_541_pp0_iter4_reg <= icmp_ln341_45_reg_541_pp0_iter3_reg;
                icmp_ln341_45_reg_541_pp0_iter5_reg <= icmp_ln341_45_reg_541_pp0_iter4_reg;
                icmp_ln341_45_reg_541_pp0_iter6_reg <= icmp_ln341_45_reg_541_pp0_iter5_reg;
                icmp_ln341_45_reg_541_pp0_iter7_reg <= icmp_ln341_45_reg_541_pp0_iter6_reg;
                icmp_ln341_45_reg_541_pp0_iter8_reg <= icmp_ln341_45_reg_541_pp0_iter7_reg;
                icmp_ln341_45_reg_541_pp0_iter9_reg <= icmp_ln341_45_reg_541_pp0_iter8_reg;
                icmp_ln341_46_reg_546_pp0_iter10_reg <= icmp_ln341_46_reg_546_pp0_iter9_reg;
                icmp_ln341_46_reg_546_pp0_iter11_reg <= icmp_ln341_46_reg_546_pp0_iter10_reg;
                icmp_ln341_46_reg_546_pp0_iter12_reg <= icmp_ln341_46_reg_546_pp0_iter11_reg;
                icmp_ln341_46_reg_546_pp0_iter2_reg <= icmp_ln341_46_reg_546;
                icmp_ln341_46_reg_546_pp0_iter3_reg <= icmp_ln341_46_reg_546_pp0_iter2_reg;
                icmp_ln341_46_reg_546_pp0_iter4_reg <= icmp_ln341_46_reg_546_pp0_iter3_reg;
                icmp_ln341_46_reg_546_pp0_iter5_reg <= icmp_ln341_46_reg_546_pp0_iter4_reg;
                icmp_ln341_46_reg_546_pp0_iter6_reg <= icmp_ln341_46_reg_546_pp0_iter5_reg;
                icmp_ln341_46_reg_546_pp0_iter7_reg <= icmp_ln341_46_reg_546_pp0_iter6_reg;
                icmp_ln341_46_reg_546_pp0_iter8_reg <= icmp_ln341_46_reg_546_pp0_iter7_reg;
                icmp_ln341_46_reg_546_pp0_iter9_reg <= icmp_ln341_46_reg_546_pp0_iter8_reg;
                icmp_ln341_47_reg_551_pp0_iter10_reg <= icmp_ln341_47_reg_551_pp0_iter9_reg;
                icmp_ln341_47_reg_551_pp0_iter11_reg <= icmp_ln341_47_reg_551_pp0_iter10_reg;
                icmp_ln341_47_reg_551_pp0_iter12_reg <= icmp_ln341_47_reg_551_pp0_iter11_reg;
                icmp_ln341_47_reg_551_pp0_iter2_reg <= icmp_ln341_47_reg_551;
                icmp_ln341_47_reg_551_pp0_iter3_reg <= icmp_ln341_47_reg_551_pp0_iter2_reg;
                icmp_ln341_47_reg_551_pp0_iter4_reg <= icmp_ln341_47_reg_551_pp0_iter3_reg;
                icmp_ln341_47_reg_551_pp0_iter5_reg <= icmp_ln341_47_reg_551_pp0_iter4_reg;
                icmp_ln341_47_reg_551_pp0_iter6_reg <= icmp_ln341_47_reg_551_pp0_iter5_reg;
                icmp_ln341_47_reg_551_pp0_iter7_reg <= icmp_ln341_47_reg_551_pp0_iter6_reg;
                icmp_ln341_47_reg_551_pp0_iter8_reg <= icmp_ln341_47_reg_551_pp0_iter7_reg;
                icmp_ln341_47_reg_551_pp0_iter9_reg <= icmp_ln341_47_reg_551_pp0_iter8_reg;
                icmp_ln341_48_reg_556_pp0_iter10_reg <= icmp_ln341_48_reg_556_pp0_iter9_reg;
                icmp_ln341_48_reg_556_pp0_iter11_reg <= icmp_ln341_48_reg_556_pp0_iter10_reg;
                icmp_ln341_48_reg_556_pp0_iter12_reg <= icmp_ln341_48_reg_556_pp0_iter11_reg;
                icmp_ln341_48_reg_556_pp0_iter2_reg <= icmp_ln341_48_reg_556;
                icmp_ln341_48_reg_556_pp0_iter3_reg <= icmp_ln341_48_reg_556_pp0_iter2_reg;
                icmp_ln341_48_reg_556_pp0_iter4_reg <= icmp_ln341_48_reg_556_pp0_iter3_reg;
                icmp_ln341_48_reg_556_pp0_iter5_reg <= icmp_ln341_48_reg_556_pp0_iter4_reg;
                icmp_ln341_48_reg_556_pp0_iter6_reg <= icmp_ln341_48_reg_556_pp0_iter5_reg;
                icmp_ln341_48_reg_556_pp0_iter7_reg <= icmp_ln341_48_reg_556_pp0_iter6_reg;
                icmp_ln341_48_reg_556_pp0_iter8_reg <= icmp_ln341_48_reg_556_pp0_iter7_reg;
                icmp_ln341_48_reg_556_pp0_iter9_reg <= icmp_ln341_48_reg_556_pp0_iter8_reg;
                icmp_ln341_reg_536_pp0_iter10_reg <= icmp_ln341_reg_536_pp0_iter9_reg;
                icmp_ln341_reg_536_pp0_iter11_reg <= icmp_ln341_reg_536_pp0_iter10_reg;
                icmp_ln341_reg_536_pp0_iter12_reg <= icmp_ln341_reg_536_pp0_iter11_reg;
                icmp_ln341_reg_536_pp0_iter2_reg <= icmp_ln341_reg_536;
                icmp_ln341_reg_536_pp0_iter3_reg <= icmp_ln341_reg_536_pp0_iter2_reg;
                icmp_ln341_reg_536_pp0_iter4_reg <= icmp_ln341_reg_536_pp0_iter3_reg;
                icmp_ln341_reg_536_pp0_iter5_reg <= icmp_ln341_reg_536_pp0_iter4_reg;
                icmp_ln341_reg_536_pp0_iter6_reg <= icmp_ln341_reg_536_pp0_iter5_reg;
                icmp_ln341_reg_536_pp0_iter7_reg <= icmp_ln341_reg_536_pp0_iter6_reg;
                icmp_ln341_reg_536_pp0_iter8_reg <= icmp_ln341_reg_536_pp0_iter7_reg;
                icmp_ln341_reg_536_pp0_iter9_reg <= icmp_ln341_reg_536_pp0_iter8_reg;
                icmp_ln879_reg_532_pp0_iter10_reg <= icmp_ln879_reg_532_pp0_iter9_reg;
                icmp_ln879_reg_532_pp0_iter11_reg <= icmp_ln879_reg_532_pp0_iter10_reg;
                icmp_ln879_reg_532_pp0_iter12_reg <= icmp_ln879_reg_532_pp0_iter11_reg;
                icmp_ln879_reg_532_pp0_iter13_reg <= icmp_ln879_reg_532_pp0_iter12_reg;
                icmp_ln879_reg_532_pp0_iter2_reg <= icmp_ln879_reg_532;
                icmp_ln879_reg_532_pp0_iter3_reg <= icmp_ln879_reg_532_pp0_iter2_reg;
                icmp_ln879_reg_532_pp0_iter4_reg <= icmp_ln879_reg_532_pp0_iter3_reg;
                icmp_ln879_reg_532_pp0_iter5_reg <= icmp_ln879_reg_532_pp0_iter4_reg;
                icmp_ln879_reg_532_pp0_iter6_reg <= icmp_ln879_reg_532_pp0_iter5_reg;
                icmp_ln879_reg_532_pp0_iter7_reg <= icmp_ln879_reg_532_pp0_iter6_reg;
                icmp_ln879_reg_532_pp0_iter8_reg <= icmp_ln879_reg_532_pp0_iter7_reg;
                icmp_ln879_reg_532_pp0_iter9_reg <= icmp_ln879_reg_532_pp0_iter8_reg;
                icmp_ln891_reg_561_pp0_iter10_reg <= icmp_ln891_reg_561_pp0_iter9_reg;
                icmp_ln891_reg_561_pp0_iter11_reg <= icmp_ln891_reg_561_pp0_iter10_reg;
                icmp_ln891_reg_561_pp0_iter12_reg <= icmp_ln891_reg_561_pp0_iter11_reg;
                icmp_ln891_reg_561_pp0_iter13_reg <= icmp_ln891_reg_561_pp0_iter12_reg;
                icmp_ln891_reg_561_pp0_iter14_reg <= icmp_ln891_reg_561_pp0_iter13_reg;
                icmp_ln891_reg_561_pp0_iter15_reg <= icmp_ln891_reg_561_pp0_iter14_reg;
                icmp_ln891_reg_561_pp0_iter16_reg <= icmp_ln891_reg_561_pp0_iter15_reg;
                icmp_ln891_reg_561_pp0_iter17_reg <= icmp_ln891_reg_561_pp0_iter16_reg;
                icmp_ln891_reg_561_pp0_iter18_reg <= icmp_ln891_reg_561_pp0_iter17_reg;
                icmp_ln891_reg_561_pp0_iter19_reg <= icmp_ln891_reg_561_pp0_iter18_reg;
                icmp_ln891_reg_561_pp0_iter20_reg <= icmp_ln891_reg_561_pp0_iter19_reg;
                icmp_ln891_reg_561_pp0_iter21_reg <= icmp_ln891_reg_561_pp0_iter20_reg;
                icmp_ln891_reg_561_pp0_iter22_reg <= icmp_ln891_reg_561_pp0_iter21_reg;
                icmp_ln891_reg_561_pp0_iter23_reg <= icmp_ln891_reg_561_pp0_iter22_reg;
                icmp_ln891_reg_561_pp0_iter24_reg <= icmp_ln891_reg_561_pp0_iter23_reg;
                icmp_ln891_reg_561_pp0_iter25_reg <= icmp_ln891_reg_561_pp0_iter24_reg;
                icmp_ln891_reg_561_pp0_iter2_reg <= icmp_ln891_reg_561;
                icmp_ln891_reg_561_pp0_iter3_reg <= icmp_ln891_reg_561_pp0_iter2_reg;
                icmp_ln891_reg_561_pp0_iter4_reg <= icmp_ln891_reg_561_pp0_iter3_reg;
                icmp_ln891_reg_561_pp0_iter5_reg <= icmp_ln891_reg_561_pp0_iter4_reg;
                icmp_ln891_reg_561_pp0_iter6_reg <= icmp_ln891_reg_561_pp0_iter5_reg;
                icmp_ln891_reg_561_pp0_iter7_reg <= icmp_ln891_reg_561_pp0_iter6_reg;
                icmp_ln891_reg_561_pp0_iter8_reg <= icmp_ln891_reg_561_pp0_iter7_reg;
                icmp_ln891_reg_561_pp0_iter9_reg <= icmp_ln891_reg_561_pp0_iter8_reg;
                p_0403_0_reg_126_pp0_iter10_reg <= p_0403_0_reg_126_pp0_iter9_reg;
                p_0403_0_reg_126_pp0_iter11_reg <= p_0403_0_reg_126_pp0_iter10_reg;
                p_0403_0_reg_126_pp0_iter12_reg <= p_0403_0_reg_126_pp0_iter11_reg;
                p_0403_0_reg_126_pp0_iter2_reg <= p_0403_0_reg_126_pp0_iter1_reg;
                p_0403_0_reg_126_pp0_iter3_reg <= p_0403_0_reg_126_pp0_iter2_reg;
                p_0403_0_reg_126_pp0_iter4_reg <= p_0403_0_reg_126_pp0_iter3_reg;
                p_0403_0_reg_126_pp0_iter5_reg <= p_0403_0_reg_126_pp0_iter4_reg;
                p_0403_0_reg_126_pp0_iter6_reg <= p_0403_0_reg_126_pp0_iter5_reg;
                p_0403_0_reg_126_pp0_iter7_reg <= p_0403_0_reg_126_pp0_iter6_reg;
                p_0403_0_reg_126_pp0_iter8_reg <= p_0403_0_reg_126_pp0_iter7_reg;
                p_0403_0_reg_126_pp0_iter9_reg <= p_0403_0_reg_126_pp0_iter8_reg;
                select_ln343_65_reg_570 <= select_ln343_65_fu_421_p3;
                tmp_10_reg_580 <= grp_fu_138_p2;
                tmp_318_reg_498_pp0_iter10_reg <= tmp_318_reg_498_pp0_iter9_reg;
                tmp_318_reg_498_pp0_iter11_reg <= tmp_318_reg_498_pp0_iter10_reg;
                tmp_318_reg_498_pp0_iter12_reg <= tmp_318_reg_498_pp0_iter11_reg;
                tmp_318_reg_498_pp0_iter13_reg <= tmp_318_reg_498_pp0_iter12_reg;
                tmp_318_reg_498_pp0_iter14_reg <= tmp_318_reg_498_pp0_iter13_reg;
                tmp_318_reg_498_pp0_iter15_reg <= tmp_318_reg_498_pp0_iter14_reg;
                tmp_318_reg_498_pp0_iter16_reg <= tmp_318_reg_498_pp0_iter15_reg;
                tmp_318_reg_498_pp0_iter17_reg <= tmp_318_reg_498_pp0_iter16_reg;
                tmp_318_reg_498_pp0_iter18_reg <= tmp_318_reg_498_pp0_iter17_reg;
                tmp_318_reg_498_pp0_iter2_reg <= tmp_318_reg_498;
                tmp_318_reg_498_pp0_iter3_reg <= tmp_318_reg_498_pp0_iter2_reg;
                tmp_318_reg_498_pp0_iter4_reg <= tmp_318_reg_498_pp0_iter3_reg;
                tmp_318_reg_498_pp0_iter5_reg <= tmp_318_reg_498_pp0_iter4_reg;
                tmp_318_reg_498_pp0_iter6_reg <= tmp_318_reg_498_pp0_iter5_reg;
                tmp_318_reg_498_pp0_iter7_reg <= tmp_318_reg_498_pp0_iter6_reg;
                tmp_318_reg_498_pp0_iter8_reg <= tmp_318_reg_498_pp0_iter7_reg;
                tmp_318_reg_498_pp0_iter9_reg <= tmp_318_reg_498_pp0_iter8_reg;
                tmp_325_reg_522_pp0_iter10_reg <= tmp_325_reg_522_pp0_iter9_reg;
                tmp_325_reg_522_pp0_iter11_reg <= tmp_325_reg_522_pp0_iter10_reg;
                tmp_325_reg_522_pp0_iter12_reg <= tmp_325_reg_522_pp0_iter11_reg;
                tmp_325_reg_522_pp0_iter13_reg <= tmp_325_reg_522_pp0_iter12_reg;
                tmp_325_reg_522_pp0_iter14_reg <= tmp_325_reg_522_pp0_iter13_reg;
                tmp_325_reg_522_pp0_iter2_reg <= tmp_325_reg_522;
                tmp_325_reg_522_pp0_iter3_reg <= tmp_325_reg_522_pp0_iter2_reg;
                tmp_325_reg_522_pp0_iter4_reg <= tmp_325_reg_522_pp0_iter3_reg;
                tmp_325_reg_522_pp0_iter5_reg <= tmp_325_reg_522_pp0_iter4_reg;
                tmp_325_reg_522_pp0_iter6_reg <= tmp_325_reg_522_pp0_iter5_reg;
                tmp_325_reg_522_pp0_iter7_reg <= tmp_325_reg_522_pp0_iter6_reg;
                tmp_325_reg_522_pp0_iter8_reg <= tmp_325_reg_522_pp0_iter7_reg;
                tmp_325_reg_522_pp0_iter9_reg <= tmp_325_reg_522_pp0_iter8_reg;
                tmp_s_reg_575 <= grp_fu_142_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln315_fu_150_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                c2_V_reg_493 <= c2_V_fu_156_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln879_fu_196_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                icmp_ln341_45_reg_541 <= icmp_ln341_45_fu_218_p2;
                icmp_ln341_46_reg_546 <= icmp_ln341_46_fu_224_p2;
                icmp_ln341_47_reg_551 <= icmp_ln341_47_fu_230_p2;
                icmp_ln341_48_reg_556 <= icmp_ln341_48_fu_236_p2;
                icmp_ln341_reg_536 <= icmp_ln341_fu_212_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                local_U_tmp_0_1_0356_fu_68 <= select_ln333_fu_188_p3;
                local_prev_V_0_0_0355_fu_64 <= select_ln323_fu_180_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter13 = ap_const_logic_1) and (icmp_ln879_reg_532_pp0_iter12_reg = ap_const_lv1_0) and (p_0403_0_reg_126_pp0_iter12_reg = ap_const_lv4_6) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                tmp_312_fu_76 <= tmp_324_fu_294_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter13 = ap_const_logic_1) and (icmp_ln879_reg_532_pp0_iter12_reg = ap_const_lv1_0) and (p_0403_0_reg_126_pp0_iter12_reg = ap_const_lv4_7) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                tmp_313_fu_80 <= tmp_324_fu_294_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter13 = ap_const_logic_1) and (icmp_ln879_reg_532_pp0_iter12_reg = ap_const_lv1_0) and (p_0403_0_reg_126_pp0_iter12_reg = ap_const_lv4_8) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                tmp_314_fu_84 <= tmp_324_fu_294_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter13 = ap_const_logic_1) and (icmp_ln879_reg_532_pp0_iter12_reg = ap_const_lv1_0) and (p_0403_0_reg_126_pp0_iter12_reg = ap_const_lv4_9) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                tmp_315_fu_88 <= tmp_324_fu_294_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter13 = ap_const_logic_1) and (icmp_ln879_reg_532_pp0_iter12_reg = ap_const_lv1_0) and (p_0403_0_reg_126_pp0_iter12_reg = ap_const_lv4_A) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                tmp_316_fu_92 <= tmp_324_fu_294_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((p_0403_0_reg_126_pp0_iter12_reg = ap_const_lv4_A)) and not((p_0403_0_reg_126_pp0_iter12_reg = ap_const_lv4_9)) and not((p_0403_0_reg_126_pp0_iter12_reg = ap_const_lv4_8)) and not((p_0403_0_reg_126_pp0_iter12_reg = ap_const_lv4_7)) and not((p_0403_0_reg_126_pp0_iter12_reg = ap_const_lv4_6)) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1) and (icmp_ln879_reg_532_pp0_iter12_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                tmp_317_fu_96 <= tmp_324_fu_294_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln879_reg_532_pp0_iter12_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                tmp_33_reg_565 <= grp_fu_146_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln879_reg_532_pp0_iter12_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                tmp_fu_72 <= grp_fu_146_p2;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter26, icmp_ln315_fu_150_p2, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone, ap_enable_reg_pp0_iter25)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_pp0_stage0 => 
                if ((not(((icmp_ln315_fu_150_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) and not(((ap_enable_reg_pp0_iter25 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter26 = ap_const_logic_1))))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif ((((ap_enable_reg_pp0_iter25 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter26 = ap_const_logic_1)) or ((icmp_ln315_fu_150_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)))) then
                    ap_NS_fsm <= ap_ST_fsm_state29;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_state29 => 
                ap_NS_fsm <= ap_ST_fsm_state1;
            when others =>  
                ap_NS_fsm <= "XXX";
        end case;
    end process;
    add_ln323_fu_168_p2 <= std_logic_vector(unsigned(p_0403_0_reg_126) + unsigned(ap_const_lv4_B));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(1);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state29 <= ap_CS_fsm(2);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(fifo_V_in_V_empty_n, fifo_V_out_V_full_n, fifo_U_tmp_1_in_V_empty_n, fifo_L_drain_out_V_full_n, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter26, icmp_ln891_reg_561_pp0_iter25_reg, ap_enable_reg_pp0_iter14, icmp_ln879_reg_532_pp0_iter13_reg)
    begin
                ap_block_pp0_stage0_01001 <= (((icmp_ln879_reg_532_pp0_iter13_reg = ap_const_lv1_1) and (fifo_L_drain_out_V_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1)) or ((icmp_ln891_reg_561_pp0_iter25_reg = ap_const_lv1_1) and (fifo_V_out_V_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter26 = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and ((fifo_U_tmp_1_in_V_empty_n = ap_const_logic_0) or (fifo_V_in_V_empty_n = ap_const_logic_0))));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(fifo_V_in_V_empty_n, fifo_V_out_V_full_n, fifo_U_tmp_1_in_V_empty_n, fifo_L_drain_out_V_full_n, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter26, icmp_ln891_reg_561_pp0_iter25_reg, ap_enable_reg_pp0_iter14, icmp_ln879_reg_532_pp0_iter13_reg)
    begin
                ap_block_pp0_stage0_11001 <= (((icmp_ln879_reg_532_pp0_iter13_reg = ap_const_lv1_1) and (fifo_L_drain_out_V_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1)) or ((icmp_ln891_reg_561_pp0_iter25_reg = ap_const_lv1_1) and (fifo_V_out_V_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter26 = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and ((fifo_U_tmp_1_in_V_empty_n = ap_const_logic_0) or (fifo_V_in_V_empty_n = ap_const_logic_0))));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(fifo_V_in_V_empty_n, fifo_V_out_V_full_n, fifo_U_tmp_1_in_V_empty_n, fifo_L_drain_out_V_full_n, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter26, icmp_ln891_reg_561_pp0_iter25_reg, ap_enable_reg_pp0_iter14, icmp_ln879_reg_532_pp0_iter13_reg)
    begin
                ap_block_pp0_stage0_subdone <= (((icmp_ln879_reg_532_pp0_iter13_reg = ap_const_lv1_1) and (fifo_L_drain_out_V_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1)) or ((icmp_ln891_reg_561_pp0_iter25_reg = ap_const_lv1_1) and (fifo_V_out_V_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter26 = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and ((fifo_U_tmp_1_in_V_empty_n = ap_const_logic_0) or (fifo_V_in_V_empty_n = ap_const_logic_0))));
    end process;

        ap_block_state10_pp0_stage0_iter8 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter9 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter10 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter11 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage0_iter12 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp0_stage0_iter13 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state16_pp0_stage0_iter14_assign_proc : process(fifo_L_drain_out_V_full_n, icmp_ln879_reg_532_pp0_iter13_reg)
    begin
                ap_block_state16_pp0_stage0_iter14 <= ((icmp_ln879_reg_532_pp0_iter13_reg = ap_const_lv1_1) and (fifo_L_drain_out_V_full_n = ap_const_logic_0));
    end process;

        ap_block_state17_pp0_stage0_iter15 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state18_pp0_stage0_iter16 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state19_pp0_stage0_iter17 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state20_pp0_stage0_iter18 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state21_pp0_stage0_iter19 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state22_pp0_stage0_iter20 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state23_pp0_stage0_iter21 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state24_pp0_stage0_iter22 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state25_pp0_stage0_iter23 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state26_pp0_stage0_iter24 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state27_pp0_stage0_iter25 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state28_pp0_stage0_iter26_assign_proc : process(fifo_V_out_V_full_n, icmp_ln891_reg_561_pp0_iter25_reg)
    begin
                ap_block_state28_pp0_stage0_iter26 <= ((icmp_ln891_reg_561_pp0_iter25_reg = ap_const_lv1_1) and (fifo_V_out_V_full_n = ap_const_logic_0));
    end process;

        ap_block_state2_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state3_pp0_stage0_iter1_assign_proc : process(fifo_V_in_V_empty_n, fifo_U_tmp_1_in_V_empty_n)
    begin
                ap_block_state3_pp0_stage0_iter1 <= ((fifo_U_tmp_1_in_V_empty_n = ap_const_logic_0) or (fifo_V_in_V_empty_n = ap_const_logic_0));
    end process;

        ap_block_state4_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter6 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter7 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_pp0_exit_iter0_state2_assign_proc : process(icmp_ln315_fu_150_p2)
    begin
        if ((icmp_ln315_fu_150_p2 = ap_const_lv1_1)) then 
            ap_condition_pp0_exit_iter0_state2 <= ap_const_logic_1;
        else 
            ap_condition_pp0_exit_iter0_state2 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state29)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state29) or ((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter26, ap_enable_reg_pp0_iter14, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter8, ap_enable_reg_pp0_iter9, ap_enable_reg_pp0_iter10, ap_enable_reg_pp0_iter11, ap_enable_reg_pp0_iter12, ap_enable_reg_pp0_iter13, ap_enable_reg_pp0_iter15, ap_enable_reg_pp0_iter16, ap_enable_reg_pp0_iter17, ap_enable_reg_pp0_iter18, ap_enable_reg_pp0_iter19, ap_enable_reg_pp0_iter20, ap_enable_reg_pp0_iter21, ap_enable_reg_pp0_iter22, ap_enable_reg_pp0_iter23, ap_enable_reg_pp0_iter24, ap_enable_reg_pp0_iter25)
    begin
        if (((ap_enable_reg_pp0_iter14 = ap_const_logic_0) and (ap_enable_reg_pp0_iter26 = ap_const_logic_0) and (ap_enable_reg_pp0_iter25 = ap_const_logic_0) and (ap_enable_reg_pp0_iter24 = ap_const_logic_0) and (ap_enable_reg_pp0_iter23 = ap_const_logic_0) and (ap_enable_reg_pp0_iter22 = ap_const_logic_0) and (ap_enable_reg_pp0_iter21 = ap_const_logic_0) and (ap_enable_reg_pp0_iter20 = ap_const_logic_0) and (ap_enable_reg_pp0_iter19 = ap_const_logic_0) and (ap_enable_reg_pp0_iter18 = ap_const_logic_0) and (ap_enable_reg_pp0_iter17 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter16 = ap_const_logic_0) and (ap_enable_reg_pp0_iter15 = ap_const_logic_0) and (ap_enable_reg_pp0_iter13 = ap_const_logic_0) and (ap_enable_reg_pp0_iter12 = ap_const_logic_0) and (ap_enable_reg_pp0_iter11 = ap_const_logic_0) and (ap_enable_reg_pp0_iter10 = ap_const_logic_0) and (ap_enable_reg_pp0_iter9 = ap_const_logic_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_p_0403_0_phi_fu_130_p4_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, p_0403_0_reg_126, icmp_ln315_reg_489, c2_V_reg_493)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln315_reg_489 = ap_const_lv1_0))) then 
            ap_phi_mux_p_0403_0_phi_fu_130_p4 <= c2_V_reg_493;
        else 
            ap_phi_mux_p_0403_0_phi_fu_130_p4 <= p_0403_0_reg_126;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state29)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state29)) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    c2_V_fu_156_p2 <= std_logic_vector(unsigned(ap_phi_mux_p_0403_0_phi_fu_130_p4) + unsigned(ap_const_lv4_1));

    fifo_L_drain_out_V_blk_n_assign_proc : process(fifo_L_drain_out_V_full_n, ap_block_pp0_stage0, ap_enable_reg_pp0_iter14, icmp_ln879_reg_532_pp0_iter13_reg)
    begin
        if (((icmp_ln879_reg_532_pp0_iter13_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1))) then 
            fifo_L_drain_out_V_blk_n <= fifo_L_drain_out_V_full_n;
        else 
            fifo_L_drain_out_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    fifo_L_drain_out_V_din <= tmp_33_reg_565;

    fifo_L_drain_out_V_write_assign_proc : process(ap_enable_reg_pp0_iter14, icmp_ln879_reg_532_pp0_iter13_reg, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln879_reg_532_pp0_iter13_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            fifo_L_drain_out_V_write <= ap_const_logic_1;
        else 
            fifo_L_drain_out_V_write <= ap_const_logic_0;
        end if; 
    end process;


    fifo_U_tmp_1_in_V_blk_n_assign_proc : process(fifo_U_tmp_1_in_V_empty_n, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            fifo_U_tmp_1_in_V_blk_n <= fifo_U_tmp_1_in_V_empty_n;
        else 
            fifo_U_tmp_1_in_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    fifo_U_tmp_1_in_V_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            fifo_U_tmp_1_in_V_read <= ap_const_logic_1;
        else 
            fifo_U_tmp_1_in_V_read <= ap_const_logic_0;
        end if; 
    end process;


    fifo_V_in_V_blk_n_assign_proc : process(fifo_V_in_V_empty_n, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            fifo_V_in_V_blk_n <= fifo_V_in_V_empty_n;
        else 
            fifo_V_in_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    fifo_V_in_V_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            fifo_V_in_V_read <= ap_const_logic_1;
        else 
            fifo_V_in_V_read <= ap_const_logic_0;
        end if; 
    end process;


    fifo_V_out_V_blk_n_assign_proc : process(fifo_V_out_V_full_n, ap_block_pp0_stage0, ap_enable_reg_pp0_iter26, icmp_ln891_reg_561_pp0_iter25_reg)
    begin
        if (((icmp_ln891_reg_561_pp0_iter25_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter26 = ap_const_logic_1))) then 
            fifo_V_out_V_blk_n <= fifo_V_out_V_full_n;
        else 
            fifo_V_out_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    fifo_V_out_V_din <= tmp_10_reg_580;

    fifo_V_out_V_write_assign_proc : process(ap_enable_reg_pp0_iter26, icmp_ln891_reg_561_pp0_iter25_reg, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln891_reg_561_pp0_iter25_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter26 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            fifo_V_out_V_write <= ap_const_logic_1;
        else 
            fifo_V_out_V_write <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_138_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_fu_138_ce <= ap_const_logic_1;
        else 
            grp_fu_138_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_142_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_fu_142_ce <= ap_const_logic_1;
        else 
            grp_fu_142_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_146_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_fu_146_ce <= ap_const_logic_1;
        else 
            grp_fu_146_ce <= ap_const_logic_0;
        end if; 
    end process;

    icmp_ln315_fu_150_p2 <= "1" when (ap_phi_mux_p_0403_0_phi_fu_130_p4 = ap_const_lv4_C) else "0";
    icmp_ln323_fu_174_p2 <= "1" when (add_ln323_fu_168_p2 = ap_const_lv4_0) else "0";
    icmp_ln341_45_fu_218_p2 <= "1" when (p_0403_0_reg_126 = ap_const_lv4_8) else "0";
    icmp_ln341_46_fu_224_p2 <= "1" when (p_0403_0_reg_126 = ap_const_lv4_9) else "0";
    icmp_ln341_47_fu_230_p2 <= "1" when (p_0403_0_reg_126 = ap_const_lv4_A) else "0";
    icmp_ln341_48_fu_236_p2 <= "1" when (p_0403_0_reg_126 = ap_const_lv4_6) else "0";
    icmp_ln341_fu_212_p2 <= "1" when (p_0403_0_reg_126 = ap_const_lv4_7) else "0";
    icmp_ln343_43_fu_377_p2 <= "1" when (add_ln323_reg_503_pp0_iter13_reg = ap_const_lv4_2) else "0";
    icmp_ln343_44_fu_390_p2 <= "1" when (add_ln323_reg_503_pp0_iter13_reg = ap_const_lv4_3) else "0";
    icmp_ln343_45_fu_403_p2 <= "1" when (add_ln323_reg_503_pp0_iter13_reg = ap_const_lv4_4) else "0";
    icmp_ln343_46_fu_416_p2 <= "1" when (add_ln323_reg_503_pp0_iter13_reg = ap_const_lv4_5) else "0";
    icmp_ln343_fu_364_p2 <= "1" when (add_ln323_reg_503_pp0_iter13_reg = ap_const_lv4_1) else "0";
    icmp_ln879_fu_196_p2 <= "1" when (p_0403_0_reg_126 = ap_const_lv4_5) else "0";
    icmp_ln891_fu_242_p2 <= "1" when (unsigned(p_0403_0_reg_126) > unsigned(ap_const_lv4_5)) else "0";
    select_ln323_fu_180_p3 <= 
        fifo_V_in_V_dout when (icmp_ln323_fu_174_p2(0) = '1') else 
        local_prev_V_0_0_0355_fu_64;
    select_ln333_fu_188_p3 <= 
        fifo_U_tmp_1_in_V_dout when (icmp_ln323_fu_174_p2(0) = '1') else 
        local_U_tmp_0_1_0356_fu_68;
    select_ln343_61_fu_369_p3 <= 
        tmp_312_fu_76 when (icmp_ln343_fu_364_p2(0) = '1') else 
        select_ln343_fu_357_p3;
    select_ln343_62_fu_382_p3 <= 
        tmp_313_fu_80 when (icmp_ln343_43_fu_377_p2(0) = '1') else 
        select_ln343_61_fu_369_p3;
    select_ln343_63_fu_395_p3 <= 
        tmp_314_fu_84 when (icmp_ln343_44_fu_390_p2(0) = '1') else 
        select_ln343_62_fu_382_p3;
    select_ln343_64_fu_408_p3 <= 
        tmp_315_fu_88 when (icmp_ln343_45_fu_403_p2(0) = '1') else 
        select_ln343_63_fu_395_p3;
    select_ln343_65_fu_421_p3 <= 
        tmp_316_fu_92 when (icmp_ln343_46_fu_416_p2(0) = '1') else 
        select_ln343_64_fu_408_p3;
    select_ln343_fu_357_p3 <= 
        tmp_fu_72 when (icmp_ln323_reg_512_pp0_iter13_reg(0) = '1') else 
        tmp_317_fu_96;
    tmp_320_fu_266_p3 <= 
        tmp_312_fu_76 when (icmp_ln341_reg_536_pp0_iter12_reg(0) = '1') else 
        tmp_316_fu_92;
    tmp_321_fu_273_p3 <= 
        tmp_313_fu_80 when (icmp_ln341_45_reg_541_pp0_iter12_reg(0) = '1') else 
        tmp_320_fu_266_p3;
    tmp_322_fu_280_p3 <= 
        tmp_314_fu_84 when (icmp_ln341_46_reg_546_pp0_iter12_reg(0) = '1') else 
        tmp_321_fu_273_p3;
    tmp_323_fu_287_p3 <= 
        tmp_315_fu_88 when (icmp_ln341_47_reg_551_pp0_iter12_reg(0) = '1') else 
        tmp_322_fu_280_p3;
    tmp_324_fu_294_p3 <= 
        tmp_fu_72 when (icmp_ln341_48_reg_556_pp0_iter12_reg(0) = '1') else 
        tmp_323_fu_287_p3;
end behav;
