make: Entering directory '/workspace/syn/icebreaker'
rm -rf build
mkdir -p build
yosys -p "read_verilog -sv ../../rtl/sobel/sobel.sv ../../rtl/sobel/../conv2d/conv2d.sv ../../rtl/sobel/../ramdelaybuffer/ramdelaybuffer.sv ../../rtl/sobel/../sync_ram_block/sync_ram_block.sv ../../rtl/sobel/../counter/counter.sv ../../rtl/sobel/../fifo_sync/fifo_sync.sv ../../rtl/sobel/../rgb2gray/rgb2gray.sv ../../rtl/sobel/../magnitude/magnitude.sv ../../rtl/sobel/../../submodules/imports/elastic.sv ../../rtl/sobel/../../submodules/imports/sync2.sv ../../rtl/sobel/../../submodules/imports/SB_MAC16.sv ../../rtl/sobel/../../submodules/imports/axis_adapter.v ../../rtl/sobel/../../submodules/imports/uart.v ../../rtl/sobel/../../submodules/imports/uart_rx.v ../../rtl/sobel/../../submodules/imports/uart_tx.v ../../rtl/sobel/../../submodules/imports/SB_PLL40_PAD.sv; synth_ice40 -top sobel -json build/sobel.json"

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_verilog -sv ../../rtl/sobel/sobel.sv ../../rtl/sobel/../conv2d/conv2d.sv ../../rtl/sobel/../ramdelaybuffer/ramdelaybuffer.sv ../../rtl/sobel/../sync_ram_block/sync_ram_block.sv ../../rtl/sobel/../counter/counter.sv ../../rtl/sobel/../fifo_sync/fifo_sync.sv ../../rtl/sobel/../rgb2gray/rgb2gray.sv ../../rtl/sobel/../magnitude/magnitude.sv ../../rtl/sobel/../../submodules/imports/elastic.sv ../../rtl/sobel/../../submodules/imports/sync2.sv ../../rtl/sobel/../../submodules/imports/SB_MAC16.sv ../../rtl/sobel/../../submodules/imports/axis_adapter.v ../../rtl/sobel/../../submodules/imports/uart.v ../../rtl/sobel/../../submodules/imports/uart_rx.v ../../rtl/sobel/../../submodules/imports/uart_tx.v ../../rtl/sobel/../../submodules/imports/SB_PLL40_PAD.sv; synth_ice40 -top sobel -json build/sobel.json' --

1. Executing Verilog-2005 frontend: ../../rtl/sobel/sobel.sv
Parsing SystemVerilog input from `../../rtl/sobel/sobel.sv' to AST representation.
Generating RTLIL representation for module `\sobel'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: ../../rtl/sobel/../conv2d/conv2d.sv
Parsing SystemVerilog input from `../../rtl/sobel/../conv2d/conv2d.sv' to AST representation.
Generating RTLIL representation for module `\conv2d'.
Warning: Replacing memory \conv_window with list of registers. See ../../rtl/sobel/../conv2d/conv2d.sv:52
Successfully finished Verilog frontend.

3. Executing Verilog-2005 frontend: ../../rtl/sobel/../ramdelaybuffer/ramdelaybuffer.sv
Parsing SystemVerilog input from `../../rtl/sobel/../ramdelaybuffer/ramdelaybuffer.sv' to AST representation.
Generating RTLIL representation for module `\ramdelaybuffer'.
Successfully finished Verilog frontend.

4. Executing Verilog-2005 frontend: ../../rtl/sobel/../sync_ram_block/sync_ram_block.sv
Parsing SystemVerilog input from `../../rtl/sobel/../sync_ram_block/sync_ram_block.sv' to AST representation.
Generating RTLIL representation for module `\sync_ram_block'.
sync_ram_block: depth_p is 128, width_p is 32
Successfully finished Verilog frontend.

5. Executing Verilog-2005 frontend: ../../rtl/sobel/../counter/counter.sv
Parsing SystemVerilog input from `../../rtl/sobel/../counter/counter.sv' to AST representation.
Generating RTLIL representation for module `\counter'.
Successfully finished Verilog frontend.

6. Executing Verilog-2005 frontend: ../../rtl/sobel/../fifo_sync/fifo_sync.sv
Parsing SystemVerilog input from `../../rtl/sobel/../fifo_sync/fifo_sync.sv' to AST representation.
Generating RTLIL representation for module `\fifo_sync'.
Successfully finished Verilog frontend.

7. Executing Verilog-2005 frontend: ../../rtl/sobel/../rgb2gray/rgb2gray.sv
Parsing SystemVerilog input from `../../rtl/sobel/../rgb2gray/rgb2gray.sv' to AST representation.
Generating RTLIL representation for module `\rgb2gray'.
Successfully finished Verilog frontend.

8. Executing Verilog-2005 frontend: ../../rtl/sobel/../magnitude/magnitude.sv
Parsing SystemVerilog input from `../../rtl/sobel/../magnitude/magnitude.sv' to AST representation.
Generating RTLIL representation for module `\magnitude'.
Successfully finished Verilog frontend.

9. Executing Verilog-2005 frontend: ../../rtl/sobel/../../submodules/imports/elastic.sv
Parsing SystemVerilog input from `../../rtl/sobel/../../submodules/imports/elastic.sv' to AST representation.
Generating RTLIL representation for module `\elastic'.
Successfully finished Verilog frontend.

10. Executing Verilog-2005 frontend: ../../rtl/sobel/../../submodules/imports/sync2.sv
Parsing SystemVerilog input from `../../rtl/sobel/../../submodules/imports/sync2.sv' to AST representation.
Generating RTLIL representation for module `\sync2'.
Successfully finished Verilog frontend.

11. Executing Verilog-2005 frontend: ../../rtl/sobel/../../submodules/imports/SB_MAC16.sv
Parsing SystemVerilog input from `../../rtl/sobel/../../submodules/imports/SB_MAC16.sv' to AST representation.
Generating RTLIL representation for module `\SB_MAC16'.
Successfully finished Verilog frontend.

12. Executing Verilog-2005 frontend: ../../rtl/sobel/../../submodules/imports/axis_adapter.v
Parsing SystemVerilog input from `../../rtl/sobel/../../submodules/imports/axis_adapter.v' to AST representation.
Generating RTLIL representation for module `\axis_adapter'.
Successfully finished Verilog frontend.

13. Executing Verilog-2005 frontend: ../../rtl/sobel/../../submodules/imports/uart.v
Parsing SystemVerilog input from `../../rtl/sobel/../../submodules/imports/uart.v' to AST representation.
Generating RTLIL representation for module `\uart'.
Successfully finished Verilog frontend.

14. Executing Verilog-2005 frontend: ../../rtl/sobel/../../submodules/imports/uart_rx.v
Parsing SystemVerilog input from `../../rtl/sobel/../../submodules/imports/uart_rx.v' to AST representation.
Generating RTLIL representation for module `\uart_rx'.
Successfully finished Verilog frontend.

15. Executing Verilog-2005 frontend: ../../rtl/sobel/../../submodules/imports/uart_tx.v
Parsing SystemVerilog input from `../../rtl/sobel/../../submodules/imports/uart_tx.v' to AST representation.
Generating RTLIL representation for module `\uart_tx'.
Successfully finished Verilog frontend.

16. Executing Verilog-2005 frontend: ../../rtl/sobel/../../submodules/imports/SB_PLL40_PAD.sv
Parsing SystemVerilog input from `../../rtl/sobel/../../submodules/imports/SB_PLL40_PAD.sv' to AST representation.
Generating RTLIL representation for module `\SB_PLL40_PAD'.
Successfully finished Verilog frontend.

17. Executing SYNTH_ICE40 pass.

17.1. Executing Verilog-2005 frontend: /usr/bin/../share/yosys/ice40/cells_sim.v
Parsing Verilog input from `/usr/bin/../share/yosys/ice40/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\SB_IO'.
Generating RTLIL representation for module `\SB_GB_IO'.
Generating RTLIL representation for module `\SB_GB'.
Generating RTLIL representation for module `\SB_LUT4'.
Generating RTLIL representation for module `\SB_CARRY'.
Generating RTLIL representation for module `\SB_DFF'.
Generating RTLIL representation for module `\SB_DFFE'.
Generating RTLIL representation for module `\SB_DFFSR'.
Generating RTLIL representation for module `\SB_DFFR'.
Generating RTLIL representation for module `\SB_DFFSS'.
Generating RTLIL representation for module `\SB_DFFS'.
Generating RTLIL representation for module `\SB_DFFESR'.
Generating RTLIL representation for module `\SB_DFFER'.
Generating RTLIL representation for module `\SB_DFFESS'.
Generating RTLIL representation for module `\SB_DFFES'.
Generating RTLIL representation for module `\SB_DFFN'.
Generating RTLIL representation for module `\SB_DFFNE'.
Generating RTLIL representation for module `\SB_DFFNSR'.
Generating RTLIL representation for module `\SB_DFFNR'.
Generating RTLIL representation for module `\SB_DFFNSS'.
Generating RTLIL representation for module `\SB_DFFNS'.
Generating RTLIL representation for module `\SB_DFFNESR'.
Generating RTLIL representation for module `\SB_DFFNER'.
Generating RTLIL representation for module `\SB_DFFNESS'.
Generating RTLIL representation for module `\SB_DFFNES'.
Generating RTLIL representation for module `\SB_RAM40_4K'.
Generating RTLIL representation for module `\SB_RAM40_4KNR'.
Generating RTLIL representation for module `\SB_RAM40_4KNW'.
Generating RTLIL representation for module `\SB_RAM40_4KNRNW'.
Generating RTLIL representation for module `\ICESTORM_LC'.
Generating RTLIL representation for module `\SB_PLL40_CORE'.
Replacing existing blackbox module `\SB_PLL40_PAD' at /usr/bin/../share/yosys/ice40/cells_sim.v:749.
Generating RTLIL representation for module `\SB_PLL40_PAD'.
Generating RTLIL representation for module `\SB_PLL40_2_PAD'.
Generating RTLIL representation for module `\SB_PLL40_2F_CORE'.
Generating RTLIL representation for module `\SB_PLL40_2F_PAD'.
Generating RTLIL representation for module `\SB_WARMBOOT'.
Generating RTLIL representation for module `\SB_SPRAM256KA'.
Generating RTLIL representation for module `\SB_HFOSC'.
Generating RTLIL representation for module `\SB_LFOSC'.
Generating RTLIL representation for module `\SB_RGBA_DRV'.
Generating RTLIL representation for module `\SB_LED_DRV_CUR'.
Generating RTLIL representation for module `\SB_RGB_DRV'.
Generating RTLIL representation for module `\SB_I2C'.
Generating RTLIL representation for module `\SB_SPI'.
Generating RTLIL representation for module `\SB_LEDDA_IP'.
Generating RTLIL representation for module `\SB_FILTER_50NS'.
Generating RTLIL representation for module `\SB_IO_I3C'.
Generating RTLIL representation for module `\SB_IO_OD'.
Replacing existing blackbox module `\SB_MAC16' at /usr/bin/../share/yosys/ice40/cells_sim.v:1263.
Generating RTLIL representation for module `\SB_MAC16'.
Successfully finished Verilog frontend.

17.2. Executing HIERARCHY pass (managing design hierarchy).

17.2.1. Analyzing design hierarchy..
Top module:  \sobel
Used module:     \axis_adapter
Used module:     \elastic
Used module:     \magnitude
Used module:     \conv2d
Used module:         \ramdelaybuffer
Used module:             \sync_ram_block
Used module:             \counter
Used module:     \rgb2gray
Used module:     \fifo_sync
Used module:     \uart
Used module:         \uart_rx
Used module:         \uart_tx
Used module:     \sync2

17.2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\axis_adapter'.
Parameter \S_DATA_WIDTH = 24
Parameter \M_DATA_WIDTH = 8
Parameter \ID_ENABLE = 0
Parameter \DEST_ENABLE = 0
Parameter \USER_ENABLE = 0
Generating RTLIL representation for module `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter'.

17.2.3. Executing AST frontend in derive mode using pre-parsed AST for module `\elastic'.
Parameter \WIDTH_P = 24
Generating RTLIL representation for module `$paramod\elastic\WIDTH_P=24'.

17.2.4. Executing AST frontend in derive mode using pre-parsed AST for module `\magnitude'.
Parameter \WIDTH_P = 8
Generating RTLIL representation for module `$paramod\magnitude\WIDTH_P=8'.

17.2.5. Executing AST frontend in derive mode using pre-parsed AST for module `\elastic'.
Parameter \WIDTH_P = 16
Generating RTLIL representation for module `$paramod\elastic\WIDTH_P=16'.

17.2.6. Executing AST frontend in derive mode using pre-parsed AST for module `\conv2d'.
Parameter \WIDTH_P = 8
Parameter \DEPTH_P = 640
Generating RTLIL representation for module `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640'.
Warning: Replacing memory \conv_window with list of registers. See ../../rtl/sobel/../conv2d/conv2d.sv:52

17.2.7. Executing AST frontend in derive mode using pre-parsed AST for module `\elastic'.
Parameter \WIDTH_P = 8
Generating RTLIL representation for module `$paramod\elastic\WIDTH_P=8'.

17.2.8. Executing AST frontend in derive mode using pre-parsed AST for module `\rgb2gray'.
Parameter \WIDTH_P = 8
Generating RTLIL representation for module `$paramod\rgb2gray\WIDTH_P=8'.

17.2.9. Executing AST frontend in derive mode using pre-parsed AST for module `\axis_adapter'.
Parameter \S_DATA_WIDTH = 8
Parameter \M_DATA_WIDTH = 24
Parameter \ID_ENABLE = 0
Parameter \DEST_ENABLE = 0
Parameter \USER_ENABLE = 0
Generating RTLIL representation for module `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter'.

17.2.10. Executing AST frontend in derive mode using pre-parsed AST for module `\fifo_sync'.
Parameter \WIDTH_P = 8
Parameter \DEPTH_P = 256
Generating RTLIL representation for module `$paramod\fifo_sync\WIDTH_P=8\DEPTH_P=256'.

17.2.11. Executing AST frontend in derive mode using pre-parsed AST for module `\uart'.
Parameter \DATA_WIDTH = 8
Generating RTLIL representation for module `$paramod\uart\DATA_WIDTH=8'.

17.2.12. Executing AST frontend in derive mode using pre-parsed AST for module `\sync2'.
Parameter \WIDTH_P = 1
Generating RTLIL representation for module `$paramod\sync2\WIDTH_P=1'.

17.2.13. Executing AST frontend in derive mode using pre-parsed AST for module `\uart_rx'.
Parameter \DATA_WIDTH = 8
Generating RTLIL representation for module `$paramod\uart_rx\DATA_WIDTH=8'.

17.2.14. Executing AST frontend in derive mode using pre-parsed AST for module `\uart_tx'.
Parameter \DATA_WIDTH = 8
Generating RTLIL representation for module `$paramod\uart_tx\DATA_WIDTH=8'.

17.2.15. Executing AST frontend in derive mode using pre-parsed AST for module `\sync_ram_block'.
Parameter \WIDTH_P = 8
Parameter \DEPTH_P = 16
Generating RTLIL representation for module `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=16'.
$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=16: depth_p is 16, width_p is 8

17.2.16. Executing AST frontend in derive mode using pre-parsed AST for module `\elastic'.
Parameter \WIDTH_P = 24
Found cached RTLIL representation for module `$paramod\elastic\WIDTH_P=24'.

17.2.17. Executing AST frontend in derive mode using pre-parsed AST for module `\ramdelaybuffer'.
Parameter \WIDTH_P = 8
Parameter \DELAY_P = 31
Parameter \DELAY_A_P = 31
Parameter \DELAY_B_P = 15
Generating RTLIL representation for module `$paramod\ramdelaybuffer\WIDTH_P=8\DELAY_P=31\DELAY_A_P=31\DELAY_B_P=15'.

17.2.18. Executing AST frontend in derive mode using pre-parsed AST for module `\elastic'.
Parameter \WIDTH_P = 16
Found cached RTLIL representation for module `$paramod\elastic\WIDTH_P=16'.

17.2.19. Executing AST frontend in derive mode using pre-parsed AST for module `\elastic'.
Parameter \WIDTH_P = 8
Found cached RTLIL representation for module `$paramod\elastic\WIDTH_P=8'.

17.2.20. Executing AST frontend in derive mode using pre-parsed AST for module `\sync_ram_block'.
Parameter \WIDTH_P = 8
Parameter \DEPTH_P = 13
Generating RTLIL representation for module `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=13'.
$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=13: depth_p is 13, width_p is 8

17.2.21. Executing AST frontend in derive mode using pre-parsed AST for module `\counter'.
Parameter \WIDTH_P = 4
Parameter \MAX_VAL_P = 12
Generating RTLIL representation for module `$paramod\counter\WIDTH_P=4\MAX_VAL_P=12'.

17.2.22. Executing AST frontend in derive mode using pre-parsed AST for module `\counter'.
Parameter \WIDTH_P = 4
Parameter \MAX_VAL_P = 12
Found cached RTLIL representation for module `$paramod\counter\WIDTH_P=4\MAX_VAL_P=12'.

17.2.23. Executing AST frontend in derive mode using pre-parsed AST for module `\counter'.
Parameter \WIDTH_P = 4
Parameter \MAX_VAL_P = 12
Found cached RTLIL representation for module `$paramod\counter\WIDTH_P=4\MAX_VAL_P=12'.

17.2.24. Analyzing design hierarchy..
Top module:  \sobel
Used module:     $paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter
Used module:     $paramod\elastic\WIDTH_P=24
Used module:     $paramod\magnitude\WIDTH_P=8
Used module:         \elastic
Used module:     $paramod\elastic\WIDTH_P=16
Used module:     $paramod\conv2d\WIDTH_P=8\DEPTH_P=640
Used module:         \ramdelaybuffer
Used module:             $paramod\elastic\WIDTH_P=8
Used module:             $paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=13
Used module:             $paramod\counter\WIDTH_P=4\MAX_VAL_P=12
Used module:     $paramod\rgb2gray\WIDTH_P=8
Used module:     $paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter
Used module:     $paramod\fifo_sync\WIDTH_P=8\DEPTH_P=256
Used module:         \sync_ram_block
Used module:     $paramod\uart\DATA_WIDTH=8
Used module:         \uart_rx
Used module:         \uart_tx
Used module:     $paramod\sync2\WIDTH_P=1

17.2.25. Executing AST frontend in derive mode using pre-parsed AST for module `\elastic'.
Parameter \WIDTH_P = 16
Found cached RTLIL representation for module `$paramod\elastic\WIDTH_P=16'.

17.2.26. Executing AST frontend in derive mode using pre-parsed AST for module `\ramdelaybuffer'.
Parameter \WIDTH_P = 8
Parameter \DELAY_P = 1279
Parameter \DELAY_A_P = 1279
Parameter \DELAY_B_P = 639
Generating RTLIL representation for module `$paramod\ramdelaybuffer\WIDTH_P=8\DELAY_P=1279\DELAY_A_P=1279\DELAY_B_P=639'.

17.2.27. Executing AST frontend in derive mode using pre-parsed AST for module `\elastic'.
Parameter \WIDTH_P = 24
Found cached RTLIL representation for module `$paramod\elastic\WIDTH_P=24'.

17.2.28. Executing AST frontend in derive mode using pre-parsed AST for module `\sync_ram_block'.
Parameter \WIDTH_P = 8
Parameter \DEPTH_P = 256
Generating RTLIL representation for module `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=256'.
$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=256: depth_p is 256, width_p is 8

17.2.29. Executing AST frontend in derive mode using pre-parsed AST for module `\uart_rx'.
Parameter \DATA_WIDTH = 8
Found cached RTLIL representation for module `$paramod\uart_rx\DATA_WIDTH=8'.

17.2.30. Executing AST frontend in derive mode using pre-parsed AST for module `\uart_tx'.
Parameter \DATA_WIDTH = 8
Found cached RTLIL representation for module `$paramod\uart_tx\DATA_WIDTH=8'.

17.2.31. Analyzing design hierarchy..
Top module:  \sobel
Used module:     $paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter
Used module:     $paramod\elastic\WIDTH_P=24
Used module:     $paramod\magnitude\WIDTH_P=8
Used module:         $paramod\elastic\WIDTH_P=16
Used module:     $paramod\conv2d\WIDTH_P=8\DEPTH_P=640
Used module:         $paramod\ramdelaybuffer\WIDTH_P=8\DELAY_P=1279\DELAY_A_P=1279\DELAY_B_P=639
Used module:             \elastic
Used module:             \sync_ram_block
Used module:             \counter
Used module:     $paramod\elastic\WIDTH_P=8
Used module:     $paramod\rgb2gray\WIDTH_P=8
Used module:     $paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter
Used module:     $paramod\fifo_sync\WIDTH_P=8\DEPTH_P=256
Used module:         $paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=256
Used module:     $paramod\uart\DATA_WIDTH=8
Used module:         $paramod\uart_rx\DATA_WIDTH=8
Used module:         $paramod\uart_tx\DATA_WIDTH=8
Used module:     $paramod\sync2\WIDTH_P=1

17.2.32. Executing AST frontend in derive mode using pre-parsed AST for module `\elastic'.
Parameter \WIDTH_P = 8
Found cached RTLIL representation for module `$paramod\elastic\WIDTH_P=8'.

17.2.33. Executing AST frontend in derive mode using pre-parsed AST for module `\sync_ram_block'.
Parameter \WIDTH_P = 8
Parameter \DEPTH_P = 1280
Generating RTLIL representation for module `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=1280'.
$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=1280: depth_p is 1280, width_p is 8

17.2.34. Executing AST frontend in derive mode using pre-parsed AST for module `\counter'.
Parameter \WIDTH_P = 11
Parameter \MAX_VAL_P = 1279
Generating RTLIL representation for module `$paramod\counter\WIDTH_P=11\MAX_VAL_P=1279'.

17.2.35. Executing AST frontend in derive mode using pre-parsed AST for module `\counter'.
Parameter \WIDTH_P = 11
Parameter \MAX_VAL_P = 1279
Found cached RTLIL representation for module `$paramod\counter\WIDTH_P=11\MAX_VAL_P=1279'.

17.2.36. Executing AST frontend in derive mode using pre-parsed AST for module `\counter'.
Parameter \WIDTH_P = 11
Parameter \MAX_VAL_P = 1279
Found cached RTLIL representation for module `$paramod\counter\WIDTH_P=11\MAX_VAL_P=1279'.

17.2.37. Analyzing design hierarchy..
Top module:  \sobel
Used module:     $paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter
Used module:     $paramod\elastic\WIDTH_P=24
Used module:     $paramod\magnitude\WIDTH_P=8
Used module:         $paramod\elastic\WIDTH_P=16
Used module:     $paramod\conv2d\WIDTH_P=8\DEPTH_P=640
Used module:         $paramod\ramdelaybuffer\WIDTH_P=8\DELAY_P=1279\DELAY_A_P=1279\DELAY_B_P=639
Used module:             $paramod\elastic\WIDTH_P=8
Used module:             $paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=1280
Used module:             $paramod\counter\WIDTH_P=11\MAX_VAL_P=1279
Used module:     $paramod\rgb2gray\WIDTH_P=8
Used module:     $paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter
Used module:     $paramod\fifo_sync\WIDTH_P=8\DEPTH_P=256
Used module:         $paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=256
Used module:     $paramod\uart\DATA_WIDTH=8
Used module:         $paramod\uart_rx\DATA_WIDTH=8
Used module:         $paramod\uart_tx\DATA_WIDTH=8
Used module:     $paramod\sync2\WIDTH_P=1

17.2.38. Analyzing design hierarchy..
Top module:  \sobel
Used module:     $paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter
Used module:     $paramod\elastic\WIDTH_P=24
Used module:     $paramod\magnitude\WIDTH_P=8
Used module:         $paramod\elastic\WIDTH_P=16
Used module:     $paramod\conv2d\WIDTH_P=8\DEPTH_P=640
Used module:         $paramod\ramdelaybuffer\WIDTH_P=8\DELAY_P=1279\DELAY_A_P=1279\DELAY_B_P=639
Used module:             $paramod\elastic\WIDTH_P=8
Used module:             $paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=1280
Used module:             $paramod\counter\WIDTH_P=11\MAX_VAL_P=1279
Used module:     $paramod\rgb2gray\WIDTH_P=8
Used module:     $paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter
Used module:     $paramod\fifo_sync\WIDTH_P=8\DEPTH_P=256
Used module:         $paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=256
Used module:     $paramod\uart\DATA_WIDTH=8
Used module:         $paramod\uart_rx\DATA_WIDTH=8
Used module:         $paramod\uart_tx\DATA_WIDTH=8
Used module:     $paramod\sync2\WIDTH_P=1
Removing unused module `$paramod\counter\WIDTH_P=4\MAX_VAL_P=12'.
Removing unused module `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=13'.
Removing unused module `$paramod\ramdelaybuffer\WIDTH_P=8\DELAY_P=31\DELAY_A_P=31\DELAY_B_P=15'.
Removing unused module `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=16'.
Removing unused module `\uart_tx'.
Removing unused module `\uart_rx'.
Removing unused module `\uart'.
Removing unused module `\axis_adapter'.
Removing unused module `\sync2'.
Removing unused module `\elastic'.
Removing unused module `\magnitude'.
Removing unused module `\rgb2gray'.
Removing unused module `\fifo_sync'.
Removing unused module `\counter'.
Removing unused module `\sync_ram_block'.
Removing unused module `\ramdelaybuffer'.
Removing unused module `\conv2d'.
Removed 17 unused modules.

17.3. Executing PROC pass (convert processes to netlists).

17.3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 3 empty switches in `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:101$406'.
Removing empty process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:101$406'.
Found and cleaned up 1 empty switch in `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=1280.$proc$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:24$715'.
Removing empty process `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=1280.$proc$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:24$715'.
Found and cleaned up 1 empty switch in `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=256.$proc$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:24$702'.
Removing empty process `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=256.$proc$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:24$702'.
Found and cleaned up 2 empty switches in `$paramod\ramdelaybuffer\WIDTH_P=8\DELAY_P=1279\DELAY_A_P=1279\DELAY_B_P=639.$proc$../../rtl/sobel/../ramdelaybuffer/ramdelaybuffer.sv:20$689'.
Removing empty process `$paramod\ramdelaybuffer\WIDTH_P=8\DELAY_P=1279\DELAY_A_P=1279\DELAY_B_P=639.$proc$../../rtl/sobel/../ramdelaybuffer/ramdelaybuffer.sv:20$689'.
Found and cleaned up 3 empty switches in `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:101$529'.
Removing empty process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:101$529'.
Cleaned up 10 empty switches.

17.3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$../../rtl/sobel/../../submodules/imports/elastic.sv:32$431 in module $paramod\elastic\WIDTH_P=16.
Marked 1 switch rules as full_case in process $proc$../../rtl/sobel/../../submodules/imports/elastic.sv:23$429 in module $paramod\elastic\WIDTH_P=16.
Marked 1 switch rules as full_case in process $proc$../../rtl/sobel/../../submodules/imports/elastic.sv:32$423 in module $paramod\elastic\WIDTH_P=24.
Marked 1 switch rules as full_case in process $proc$../../rtl/sobel/../../submodules/imports/elastic.sv:23$421 in module $paramod\elastic\WIDTH_P=24.
Marked 3 switch rules as full_case in process $proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:262$385 in module $paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.
Marked 4 switch rules as full_case in process $proc$../../rtl/sobel/../counter/counter.sv:41$717 in module $paramod\counter\WIDTH_P=11\MAX_VAL_P=1279.
Marked 1 switch rules as full_case in process $proc$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:45$710 in module $paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=1280.
Marked 1 switch rules as full_case in process $proc$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:37$708 in module $paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=1280.
Marked 1 switch rules as full_case in process $proc$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:45$697 in module $paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=256.
Marked 1 switch rules as full_case in process $proc$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:37$695 in module $paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=256.
Marked 4 switch rules as full_case in process $proc$../../rtl/sobel/../../submodules/imports/uart_tx.v:78$598 in module $paramod\uart_tx\DATA_WIDTH=8.
Marked 7 switch rules as full_case in process $proc$../../rtl/sobel/../../submodules/imports/uart_rx.v:86$570 in module $paramod\uart_rx\DATA_WIDTH=8.
Marked 1 switch rules as full_case in process $proc$../../rtl/sobel/../../submodules/imports/sync2.sv:11$568 in module $paramod\sync2\WIDTH_P=1.
Marked 1 switch rules as full_case in process $proc$../../rtl/sobel/../fifo_sync/fifo_sync.sv:55$563 in module $paramod\fifo_sync\WIDTH_P=8\DEPTH_P=256.
Marked 1 switch rules as full_case in process $proc$../../rtl/sobel/../fifo_sync/fifo_sync.sv:47$559 in module $paramod\fifo_sync\WIDTH_P=8\DEPTH_P=256.
Marked 1 switch rules as full_case in process $proc$../../rtl/sobel/../fifo_sync/fifo_sync.sv:39$555 in module $paramod\fifo_sync\WIDTH_P=8\DEPTH_P=256.
Marked 2 switch rules as full_case in process $proc$../../rtl/sobel/../fifo_sync/fifo_sync.sv:28$551 in module $paramod\fifo_sync\WIDTH_P=8\DEPTH_P=256.
Marked 5 switch rules as full_case in process $proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:172$488 in module $paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.
Marked 1 switch rules as full_case in process $proc$../../rtl/sobel/../../submodules/imports/elastic.sv:32$470 in module $paramod\elastic\WIDTH_P=8.
Marked 1 switch rules as full_case in process $proc$../../rtl/sobel/../../submodules/imports/elastic.sv:23$468 in module $paramod\elastic\WIDTH_P=8.
Marked 2 switch rules as full_case in process $proc$../../rtl/sobel/../conv2d/conv2d.sv:48$451 in module $paramod\conv2d\WIDTH_P=8\DEPTH_P=640.
Removed a total of 0 dead cases.

17.3.3. Executing PROC_INIT pass (extract init attributes).
Found init rule in `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:249$419'.
  Set init value: \downsize.m_axis_tdest_reg = 8'00000000
Found init rule in `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:248$418'.
  Set init value: \downsize.m_axis_tid_reg = 8'00000000
Found init rule in `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:247$417'.
  Set init value: \downsize.m_axis_tlast_reg = 1'0
Found init rule in `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:246$416'.
  Set init value: \downsize.m_axis_tvalid_reg = 1'0
Found init rule in `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:245$415'.
  Set init value: \downsize.m_axis_tkeep_reg = 1'0
Found init rule in `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:244$414'.
  Set init value: \downsize.m_axis_tdata_reg = 8'00000000
Found init rule in `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:242$413'.
  Set init value: \downsize.s_axis_tuser_reg = 1'0
Found init rule in `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:241$412'.
  Set init value: \downsize.s_axis_tdest_reg = 8'00000000
Found init rule in `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:240$411'.
  Set init value: \downsize.s_axis_tid_reg = 8'00000000
Found init rule in `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:239$410'.
  Set init value: \downsize.s_axis_tlast_reg = 1'0
Found init rule in `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:238$409'.
  Set init value: \downsize.s_axis_tvalid_reg = 1'0
Found init rule in `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:237$408'.
  Set init value: \downsize.s_axis_tkeep_reg = 3'000
Found init rule in `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:236$407'.
  Set init value: \downsize.s_axis_tdata_reg = 24'000000000000000000000000
Found init rule in `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:250$420'.
  Set init value: \downsize.m_axis_tuser_reg = 1'0
Found init rule in `$paramod\uart_tx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_tx.v:71$617'.
  Set init value: \bit_cnt = 4'0000
Found init rule in `$paramod\uart_tx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_tx.v:70$616'.
  Set init value: \prescale_reg = 19'0000000000000000000
Found init rule in `$paramod\uart_tx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_tx.v:69$615'.
  Set init value: \data_reg = 9'000000000
Found init rule in `$paramod\uart_tx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_tx.v:67$614'.
  Set init value: \busy_reg = 1'0
Found init rule in `$paramod\uart_tx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_tx.v:65$613'.
  Set init value: \txd_reg = 1'1
Found init rule in `$paramod\uart_tx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_tx.v:63$612'.
  Set init value: \s_axis_tready_reg = 1'0
Found init rule in `$paramod\uart_rx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_rx.v:77$597'.
  Set init value: \bit_cnt = 4'0000
Found init rule in `$paramod\uart_rx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_rx.v:76$596'.
  Set init value: \prescale_reg = 19'0000000000000000000
Found init rule in `$paramod\uart_rx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_rx.v:75$595'.
  Set init value: \data_reg = 8'00000000
Found init rule in `$paramod\uart_rx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_rx.v:73$594'.
  Set init value: \frame_error_reg = 1'0
Found init rule in `$paramod\uart_rx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_rx.v:72$593'.
  Set init value: \overrun_error_reg = 1'0
Found init rule in `$paramod\uart_rx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_rx.v:71$592'.
  Set init value: \busy_reg = 1'0
Found init rule in `$paramod\uart_rx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_rx.v:69$591'.
  Set init value: \rxd_reg = 1'1
Found init rule in `$paramod\uart_rx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_rx.v:67$590'.
  Set init value: \m_axis_tvalid_reg = 1'0
Found init rule in `$paramod\uart_rx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_rx.v:66$589'.
  Set init value: \m_axis_tdata_reg = 8'00000000
Found init rule in `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:159$543'.
  Set init value: \upsize.m_axis_tdest_reg = 8'00000000
Found init rule in `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:158$542'.
  Set init value: \upsize.m_axis_tid_reg = 8'00000000
Found init rule in `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:157$541'.
  Set init value: \upsize.m_axis_tlast_reg = 1'0
Found init rule in `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:156$540'.
  Set init value: \upsize.m_axis_tvalid_reg = 1'0
Found init rule in `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:155$539'.
  Set init value: \upsize.m_axis_tkeep_reg = 3'000
Found init rule in `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:154$538'.
  Set init value: \upsize.m_axis_tdata_reg = 24'000000000000000000000000
Found init rule in `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:152$537'.
  Set init value: \upsize.s_axis_tuser_reg = 1'0
Found init rule in `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:151$536'.
  Set init value: \upsize.s_axis_tdest_reg = 8'00000000
Found init rule in `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:150$535'.
  Set init value: \upsize.s_axis_tid_reg = 8'00000000
Found init rule in `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:149$534'.
  Set init value: \upsize.s_axis_tlast_reg = 1'0
Found init rule in `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:148$533'.
  Set init value: \upsize.s_axis_tvalid_reg = 1'0
Found init rule in `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:147$532'.
  Set init value: \upsize.s_axis_tkeep_reg = 1'0
Found init rule in `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:146$531'.
  Set init value: \upsize.s_axis_tdata_reg = 8'00000000
Found init rule in `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:144$530'.
  Set init value: \upsize.seg_reg = 2'00
Found init rule in `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:160$544'.
  Set init value: \upsize.m_axis_tuser_reg = 1'0

17.3.4. Executing PROC_ARST pass (detect async resets in processes).

17.3.5. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod\elastic\WIDTH_P=16.$proc$../../rtl/sobel/../../submodules/imports/elastic.sv:32$431'.
     1/1: $0\valid_o_reg[0:0]
Creating decoders for process `$paramod\elastic\WIDTH_P=16.$proc$../../rtl/sobel/../../submodules/imports/elastic.sv:23$429'.
     1/1: $0\data_o_reg[15:0]
Creating decoders for process `$paramod\elastic\WIDTH_P=24.$proc$../../rtl/sobel/../../submodules/imports/elastic.sv:32$423'.
     1/1: $0\valid_o_reg[0:0]
Creating decoders for process `$paramod\elastic\WIDTH_P=24.$proc$../../rtl/sobel/../../submodules/imports/elastic.sv:23$421'.
     1/1: $0\data_o_reg[23:0]
Creating decoders for process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:249$419'.
     1/1: $1\downsize.m_axis_tdest_reg[7:0]
Creating decoders for process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:248$418'.
     1/1: $1\downsize.m_axis_tid_reg[7:0]
Creating decoders for process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:247$417'.
     1/1: $1\downsize.m_axis_tlast_reg[0:0]
Creating decoders for process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:246$416'.
     1/1: $1\downsize.m_axis_tvalid_reg[0:0]
Creating decoders for process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:245$415'.
     1/1: $1\downsize.m_axis_tkeep_reg[0:0]
Creating decoders for process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:244$414'.
     1/1: $1\downsize.m_axis_tdata_reg[7:0]
Creating decoders for process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:242$413'.
     1/1: $1\downsize.s_axis_tuser_reg[0:0]
Creating decoders for process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:241$412'.
     1/1: $1\downsize.s_axis_tdest_reg[7:0]
Creating decoders for process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:240$411'.
     1/1: $1\downsize.s_axis_tid_reg[7:0]
Creating decoders for process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:239$410'.
     1/1: $1\downsize.s_axis_tlast_reg[0:0]
Creating decoders for process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:238$409'.
     1/1: $1\downsize.s_axis_tvalid_reg[0:0]
Creating decoders for process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:237$408'.
     1/1: $1\downsize.s_axis_tkeep_reg[2:0]
Creating decoders for process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:236$407'.
     1/1: $1\downsize.s_axis_tdata_reg[23:0]
Creating decoders for process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:250$420'.
     1/1: $1\downsize.m_axis_tuser_reg[0:0]
Creating decoders for process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:262$385'.
     1/14: $0\downsize.m_axis_tvalid_reg[0:0]
     2/14: $0\downsize.m_axis_tuser_reg[0:0]
     3/14: $0\downsize.m_axis_tdest_reg[7:0]
     4/14: $0\downsize.m_axis_tid_reg[7:0]
     5/14: $0\downsize.m_axis_tlast_reg[0:0]
     6/14: $0\downsize.s_axis_tid_reg[7:0]
     7/14: $0\downsize.s_axis_tkeep_reg[2:0]
     8/14: $0\downsize.m_axis_tkeep_reg[0:0]
     9/14: $0\downsize.m_axis_tdata_reg[7:0]
    10/14: $0\downsize.s_axis_tuser_reg[0:0]
    11/14: $0\downsize.s_axis_tdest_reg[7:0]
    12/14: $0\downsize.s_axis_tlast_reg[0:0]
    13/14: $0\downsize.s_axis_tvalid_reg[0:0]
    14/14: $0\downsize.s_axis_tdata_reg[23:0]
Creating decoders for process `$paramod\counter\WIDTH_P=11\MAX_VAL_P=1279.$proc$../../rtl/sobel/../counter/counter.sv:41$717'.
     1/1: $0\count_l[10:0]
Creating decoders for process `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=1280.$proc$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:45$710'.
     1/1: $0\rd_addr_b_r[10:0]
Creating decoders for process `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=1280.$proc$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:37$708'.
     1/1: $0\rd_addr_a_r[10:0]
Creating decoders for process `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=1280.$proc$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:31$704'.
     1/3: $0$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:33$703_EN[7:0]$707
     2/3: $0$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:33$703_DATA[7:0]$706
     3/3: $0$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:33$703_ADDR[10:0]$705
Creating decoders for process `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=256.$proc$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:45$697'.
     1/1: $0\rd_addr_b_r[7:0]
Creating decoders for process `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=256.$proc$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:37$695'.
     1/1: $0\rd_addr_a_r[7:0]
Creating decoders for process `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=256.$proc$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:31$691'.
     1/3: $0$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:33$690_EN[7:0]$692
     2/3: $0$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:33$690_DATA[7:0]$694
     3/3: $0$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:33$690_ADDR[7:0]$693
Creating decoders for process `$paramod\uart_tx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_tx.v:71$617'.
     1/1: $1\bit_cnt[3:0]
Creating decoders for process `$paramod\uart_tx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_tx.v:70$616'.
     1/1: $1\prescale_reg[18:0]
Creating decoders for process `$paramod\uart_tx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_tx.v:69$615'.
     1/1: $1\data_reg[8:0]
Creating decoders for process `$paramod\uart_tx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_tx.v:67$614'.
     1/1: $1\busy_reg[0:0]
Creating decoders for process `$paramod\uart_tx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_tx.v:65$613'.
     1/1: $1\txd_reg[0:0]
Creating decoders for process `$paramod\uart_tx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_tx.v:63$612'.
     1/1: $1\s_axis_tready_reg[0:0]
Creating decoders for process `$paramod\uart_tx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_tx.v:78$598'.
     1/6: $0\data_reg[8:0]
     2/6: $0\s_axis_tready_reg[0:0]
     3/6: $0\busy_reg[0:0]
     4/6: $0\bit_cnt[3:0]
     5/6: $0\prescale_reg[18:0]
     6/6: $0\txd_reg[0:0]
Creating decoders for process `$paramod\uart_rx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_rx.v:77$597'.
     1/1: $1\bit_cnt[3:0]
Creating decoders for process `$paramod\uart_rx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_rx.v:76$596'.
     1/1: $1\prescale_reg[18:0]
Creating decoders for process `$paramod\uart_rx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_rx.v:75$595'.
     1/1: $1\data_reg[7:0]
Creating decoders for process `$paramod\uart_rx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_rx.v:73$594'.
     1/1: $1\frame_error_reg[0:0]
Creating decoders for process `$paramod\uart_rx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_rx.v:72$593'.
     1/1: $1\overrun_error_reg[0:0]
Creating decoders for process `$paramod\uart_rx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_rx.v:71$592'.
     1/1: $1\busy_reg[0:0]
Creating decoders for process `$paramod\uart_rx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_rx.v:69$591'.
     1/1: $1\rxd_reg[0:0]
Creating decoders for process `$paramod\uart_rx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_rx.v:67$590'.
     1/1: $1\m_axis_tvalid_reg[0:0]
Creating decoders for process `$paramod\uart_rx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_rx.v:66$589'.
     1/1: $1\m_axis_tdata_reg[7:0]
Creating decoders for process `$paramod\uart_rx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_rx.v:86$570'.
     1/9: $0\overrun_error_reg[0:0]
     2/9: $0\busy_reg[0:0]
     3/9: $0\rxd_reg[0:0]
     4/9: $0\m_axis_tvalid_reg[0:0]
     5/9: $0\m_axis_tdata_reg[7:0]
     6/9: $0\bit_cnt[3:0]
     7/9: $0\prescale_reg[18:0]
     8/9: $0\frame_error_reg[0:0]
     9/9: $0\data_reg[7:0]
Creating decoders for process `$paramod\sync2\WIDTH_P=1.$proc$../../rtl/sobel/../../submodules/imports/sync2.sv:11$568'.
     1/2: $0\sync_m[0:0]
     2/2: $0\sync_o[0:0]
Creating decoders for process `$paramod\fifo_sync\WIDTH_P=8\DEPTH_P=256.$proc$../../rtl/sobel/../fifo_sync/fifo_sync.sv:55$563'.
     1/1: $0\data_o_bypass_l[7:0]
Creating decoders for process `$paramod\fifo_sync\WIDTH_P=8\DEPTH_P=256.$proc$../../rtl/sobel/../fifo_sync/fifo_sync.sv:47$559'.
     1/1: $0\rd_ptr_l[8:0]
Creating decoders for process `$paramod\fifo_sync\WIDTH_P=8\DEPTH_P=256.$proc$../../rtl/sobel/../fifo_sync/fifo_sync.sv:39$555'.
     1/1: $0\wr_ptr_l[8:0]
Creating decoders for process `$paramod\fifo_sync\WIDTH_P=8\DEPTH_P=256.$proc$../../rtl/sobel/../fifo_sync/fifo_sync.sv:28$551'.
     1/3: $2\rd_ptr_next_w[8:0]
     2/3: $1\rd_ptr_next_w[8:0]
     3/3: $0\rd_ptr_next_w[8:0]
Creating decoders for process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:159$543'.
     1/1: $1\upsize.m_axis_tdest_reg[7:0]
Creating decoders for process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:158$542'.
     1/1: $1\upsize.m_axis_tid_reg[7:0]
Creating decoders for process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:157$541'.
     1/1: $1\upsize.m_axis_tlast_reg[0:0]
Creating decoders for process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:156$540'.
     1/1: $1\upsize.m_axis_tvalid_reg[0:0]
Creating decoders for process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:155$539'.
     1/1: $1\upsize.m_axis_tkeep_reg[2:0]
Creating decoders for process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:154$538'.
     1/1: $1\upsize.m_axis_tdata_reg[23:0]
Creating decoders for process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:152$537'.
     1/1: $1\upsize.s_axis_tuser_reg[0:0]
Creating decoders for process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:151$536'.
     1/1: $1\upsize.s_axis_tdest_reg[7:0]
Creating decoders for process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:150$535'.
     1/1: $1\upsize.s_axis_tid_reg[7:0]
Creating decoders for process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:149$534'.
     1/1: $1\upsize.s_axis_tlast_reg[0:0]
Creating decoders for process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:148$533'.
     1/1: $1\upsize.s_axis_tvalid_reg[0:0]
Creating decoders for process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:147$532'.
     1/1: $1\upsize.s_axis_tkeep_reg[0:0]
Creating decoders for process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:146$531'.
     1/1: $1\upsize.s_axis_tdata_reg[7:0]
Creating decoders for process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:144$530'.
     1/1: $1\upsize.seg_reg[1:0]
Creating decoders for process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:160$544'.
     1/1: $1\upsize.m_axis_tuser_reg[0:0]
Creating decoders for process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:172$488'.
     1/40: $0\upsize.m_axis_tkeep_reg[2:0] [2]
     2/40: $0\upsize.m_axis_tkeep_reg[2:0] [1]
     3/40: $0\upsize.m_axis_tkeep_reg[2:0] [0]
     4/40: $0\upsize.m_axis_tdata_reg[23:0] [18]
     5/40: $0\upsize.m_axis_tdata_reg[23:0] [15]
     6/40: $0\upsize.m_axis_tdata_reg[23:0] [13]
     7/40: $0\upsize.m_axis_tdata_reg[23:0] [20]
     8/40: $0\upsize.m_axis_tdata_reg[23:0] [16]
     9/40: $0\upsize.m_axis_tdata_reg[23:0] [14]
    10/40: $0\upsize.m_axis_tdata_reg[23:0] [12]
    11/40: $0\upsize.m_axis_tdata_reg[23:0] [11]
    12/40: $0\upsize.m_axis_tdata_reg[23:0] [10]
    13/40: $0\upsize.m_axis_tdata_reg[23:0] [19]
    14/40: $0\upsize.m_axis_tdata_reg[23:0] [9]
    15/40: $0\upsize.m_axis_tdata_reg[23:0] [2]
    16/40: $0\upsize.m_axis_tdata_reg[23:0] [8]
    17/40: $0\upsize.m_axis_tdata_reg[23:0] [17]
    18/40: $0\upsize.m_axis_tdata_reg[23:0] [7]
    19/40: $0\upsize.m_axis_tdata_reg[23:0] [1]
    20/40: $0\upsize.m_axis_tdata_reg[23:0] [6]
    21/40: $0\upsize.m_axis_tdata_reg[23:0] [21]
    22/40: $0\upsize.m_axis_tdata_reg[23:0] [4]
    23/40: $0\upsize.m_axis_tdata_reg[23:0] [0]
    24/40: $0\upsize.m_axis_tdata_reg[23:0] [5]
    25/40: $0\upsize.m_axis_tdata_reg[23:0] [22]
    26/40: $0\upsize.m_axis_tdata_reg[23:0] [3]
    27/40: $0\upsize.m_axis_tuser_reg[0:0]
    28/40: $0\upsize.m_axis_tdest_reg[7:0]
    29/40: $0\upsize.m_axis_tid_reg[7:0]
    30/40: $0\upsize.m_axis_tlast_reg[0:0]
    31/40: $0\upsize.m_axis_tdata_reg[23:0] [23]
    32/40: $0\upsize.s_axis_tlast_reg[0:0]
    33/40: $0\upsize.s_axis_tvalid_reg[0:0]
    34/40: $0\upsize.s_axis_tkeep_reg[0:0]
    35/40: $0\upsize.s_axis_tdata_reg[7:0]
    36/40: $0\upsize.seg_reg[1:0]
    37/40: $0\upsize.s_axis_tuser_reg[0:0]
    38/40: $0\upsize.s_axis_tdest_reg[7:0]
    39/40: $0\upsize.s_axis_tid_reg[7:0]
    40/40: $0\upsize.m_axis_tvalid_reg[0:0]
Creating decoders for process `$paramod\elastic\WIDTH_P=8.$proc$../../rtl/sobel/../../submodules/imports/elastic.sv:32$470'.
     1/1: $0\valid_o_reg[0:0]
Creating decoders for process `$paramod\elastic\WIDTH_P=8.$proc$../../rtl/sobel/../../submodules/imports/elastic.sv:23$468'.
     1/1: $0\data_o_reg[7:0]
Creating decoders for process `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$proc$../../rtl/sobel/../conv2d/conv2d.sv:48$451'.
     1/14: $2\r[31:0]
     2/14: $1\r[31:0]
     3/14: $1\c[31:0]
     4/14: $0\c[31:0]
     5/14: $0\r[31:0]
     6/14: $0\conv_window[8][7:0]
     7/14: $0\conv_window[7][7:0]
     8/14: $0\conv_window[6][7:0]
     9/14: $0\conv_window[5][7:0]
    10/14: $0\conv_window[4][7:0]
    11/14: $0\conv_window[3][7:0]
    12/14: $0\conv_window[2][7:0]
    13/14: $0\conv_window[1][7:0]
    14/14: $0\conv_window[0][7:0]

17.3.6. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `$paramod\fifo_sync\WIDTH_P=8\DEPTH_P=256.\rd_ptr_next_w' from process `$paramod\fifo_sync\WIDTH_P=8\DEPTH_P=256.$proc$../../rtl/sobel/../fifo_sync/fifo_sync.sv:28$551'.

17.3.7. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `$paramod\elastic\WIDTH_P=16.\valid_o_reg' using process `$paramod\elastic\WIDTH_P=16.$proc$../../rtl/sobel/../../submodules/imports/elastic.sv:32$431'.
  created $dff cell `$procdff$2172' with positive edge clock.
Creating register for signal `$paramod\elastic\WIDTH_P=16.\data_o_reg' using process `$paramod\elastic\WIDTH_P=16.$proc$../../rtl/sobel/../../submodules/imports/elastic.sv:23$429'.
  created $dff cell `$procdff$2173' with positive edge clock.
Creating register for signal `$paramod\elastic\WIDTH_P=24.\valid_o_reg' using process `$paramod\elastic\WIDTH_P=24.$proc$../../rtl/sobel/../../submodules/imports/elastic.sv:32$423'.
  created $dff cell `$procdff$2174' with positive edge clock.
Creating register for signal `$paramod\elastic\WIDTH_P=24.\data_o_reg' using process `$paramod\elastic\WIDTH_P=24.$proc$../../rtl/sobel/../../submodules/imports/elastic.sv:23$421'.
  created $dff cell `$procdff$2175' with positive edge clock.
Creating register for signal `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.\downsize.s_axis_tdata_reg' using process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:262$385'.
  created $dff cell `$procdff$2176' with positive edge clock.
Creating register for signal `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.\downsize.s_axis_tvalid_reg' using process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:262$385'.
  created $dff cell `$procdff$2177' with positive edge clock.
Creating register for signal `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.\downsize.s_axis_tlast_reg' using process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:262$385'.
  created $dff cell `$procdff$2178' with positive edge clock.
Creating register for signal `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.\downsize.s_axis_tdest_reg' using process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:262$385'.
  created $dff cell `$procdff$2179' with positive edge clock.
Creating register for signal `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.\downsize.s_axis_tuser_reg' using process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:262$385'.
  created $dff cell `$procdff$2180' with positive edge clock.
Creating register for signal `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.\downsize.m_axis_tdata_reg' using process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:262$385'.
  created $dff cell `$procdff$2181' with positive edge clock.
Creating register for signal `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.\downsize.m_axis_tkeep_reg' using process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:262$385'.
  created $dff cell `$procdff$2182' with positive edge clock.
Creating register for signal `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.\downsize.s_axis_tkeep_reg' using process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:262$385'.
  created $dff cell `$procdff$2183' with positive edge clock.
Creating register for signal `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.\downsize.s_axis_tid_reg' using process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:262$385'.
  created $dff cell `$procdff$2184' with positive edge clock.
Creating register for signal `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.\downsize.m_axis_tvalid_reg' using process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:262$385'.
  created $dff cell `$procdff$2185' with positive edge clock.
Creating register for signal `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.\downsize.m_axis_tlast_reg' using process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:262$385'.
  created $dff cell `$procdff$2186' with positive edge clock.
Creating register for signal `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.\downsize.m_axis_tid_reg' using process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:262$385'.
  created $dff cell `$procdff$2187' with positive edge clock.
Creating register for signal `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.\downsize.m_axis_tdest_reg' using process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:262$385'.
  created $dff cell `$procdff$2188' with positive edge clock.
Creating register for signal `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.\downsize.m_axis_tuser_reg' using process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:262$385'.
  created $dff cell `$procdff$2189' with positive edge clock.
Creating register for signal `$paramod\counter\WIDTH_P=11\MAX_VAL_P=1279.\count_l' using process `$paramod\counter\WIDTH_P=11\MAX_VAL_P=1279.$proc$../../rtl/sobel/../counter/counter.sv:41$717'.
  created $dff cell `$procdff$2190' with positive edge clock.
Creating register for signal `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=1280.\rd_addr_b_r' using process `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=1280.$proc$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:45$710'.
  created $dff cell `$procdff$2191' with positive edge clock.
Creating register for signal `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=1280.\rd_addr_a_r' using process `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=1280.$proc$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:37$708'.
  created $dff cell `$procdff$2192' with positive edge clock.
Creating register for signal `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=1280.$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:33$703_ADDR' using process `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=1280.$proc$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:31$704'.
  created $dff cell `$procdff$2193' with positive edge clock.
Creating register for signal `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=1280.$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:33$703_DATA' using process `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=1280.$proc$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:31$704'.
  created $dff cell `$procdff$2194' with positive edge clock.
Creating register for signal `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=1280.$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:33$703_EN' using process `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=1280.$proc$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:31$704'.
  created $dff cell `$procdff$2195' with positive edge clock.
Creating register for signal `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=256.\rd_addr_b_r' using process `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=256.$proc$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:45$697'.
  created $dff cell `$procdff$2196' with positive edge clock.
Creating register for signal `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=256.\rd_addr_a_r' using process `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=256.$proc$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:37$695'.
  created $dff cell `$procdff$2197' with positive edge clock.
Creating register for signal `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=256.$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:33$690_EN' using process `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=256.$proc$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:31$691'.
  created $dff cell `$procdff$2198' with positive edge clock.
Creating register for signal `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=256.$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:33$690_ADDR' using process `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=256.$proc$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:31$691'.
  created $dff cell `$procdff$2199' with positive edge clock.
Creating register for signal `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=256.$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:33$690_DATA' using process `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=256.$proc$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:31$691'.
  created $dff cell `$procdff$2200' with positive edge clock.
Creating register for signal `$paramod\uart_tx\DATA_WIDTH=8.\data_reg' using process `$paramod\uart_tx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_tx.v:78$598'.
  created $dff cell `$procdff$2201' with positive edge clock.
Creating register for signal `$paramod\uart_tx\DATA_WIDTH=8.\prescale_reg' using process `$paramod\uart_tx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_tx.v:78$598'.
  created $dff cell `$procdff$2202' with positive edge clock.
Creating register for signal `$paramod\uart_tx\DATA_WIDTH=8.\bit_cnt' using process `$paramod\uart_tx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_tx.v:78$598'.
  created $dff cell `$procdff$2203' with positive edge clock.
Creating register for signal `$paramod\uart_tx\DATA_WIDTH=8.\busy_reg' using process `$paramod\uart_tx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_tx.v:78$598'.
  created $dff cell `$procdff$2204' with positive edge clock.
Creating register for signal `$paramod\uart_tx\DATA_WIDTH=8.\s_axis_tready_reg' using process `$paramod\uart_tx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_tx.v:78$598'.
  created $dff cell `$procdff$2205' with positive edge clock.
Creating register for signal `$paramod\uart_tx\DATA_WIDTH=8.\txd_reg' using process `$paramod\uart_tx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_tx.v:78$598'.
  created $dff cell `$procdff$2206' with positive edge clock.
Creating register for signal `$paramod\uart_rx\DATA_WIDTH=8.\data_reg' using process `$paramod\uart_rx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_rx.v:86$570'.
  created $dff cell `$procdff$2207' with positive edge clock.
Creating register for signal `$paramod\uart_rx\DATA_WIDTH=8.\frame_error_reg' using process `$paramod\uart_rx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_rx.v:86$570'.
  created $dff cell `$procdff$2208' with positive edge clock.
Creating register for signal `$paramod\uart_rx\DATA_WIDTH=8.\prescale_reg' using process `$paramod\uart_rx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_rx.v:86$570'.
  created $dff cell `$procdff$2209' with positive edge clock.
Creating register for signal `$paramod\uart_rx\DATA_WIDTH=8.\bit_cnt' using process `$paramod\uart_rx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_rx.v:86$570'.
  created $dff cell `$procdff$2210' with positive edge clock.
Creating register for signal `$paramod\uart_rx\DATA_WIDTH=8.\m_axis_tdata_reg' using process `$paramod\uart_rx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_rx.v:86$570'.
  created $dff cell `$procdff$2211' with positive edge clock.
Creating register for signal `$paramod\uart_rx\DATA_WIDTH=8.\m_axis_tvalid_reg' using process `$paramod\uart_rx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_rx.v:86$570'.
  created $dff cell `$procdff$2212' with positive edge clock.
Creating register for signal `$paramod\uart_rx\DATA_WIDTH=8.\rxd_reg' using process `$paramod\uart_rx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_rx.v:86$570'.
  created $dff cell `$procdff$2213' with positive edge clock.
Creating register for signal `$paramod\uart_rx\DATA_WIDTH=8.\busy_reg' using process `$paramod\uart_rx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_rx.v:86$570'.
  created $dff cell `$procdff$2214' with positive edge clock.
Creating register for signal `$paramod\uart_rx\DATA_WIDTH=8.\overrun_error_reg' using process `$paramod\uart_rx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_rx.v:86$570'.
  created $dff cell `$procdff$2215' with positive edge clock.
Creating register for signal `$paramod\sync2\WIDTH_P=1.\sync_o' using process `$paramod\sync2\WIDTH_P=1.$proc$../../rtl/sobel/../../submodules/imports/sync2.sv:11$568'.
  created $dff cell `$procdff$2216' with positive edge clock.
Creating register for signal `$paramod\sync2\WIDTH_P=1.\sync_m' using process `$paramod\sync2\WIDTH_P=1.$proc$../../rtl/sobel/../../submodules/imports/sync2.sv:11$568'.
  created $dff cell `$procdff$2217' with positive edge clock.
Creating register for signal `$paramod\fifo_sync\WIDTH_P=8\DEPTH_P=256.\data_o_bypass_l' using process `$paramod\fifo_sync\WIDTH_P=8\DEPTH_P=256.$proc$../../rtl/sobel/../fifo_sync/fifo_sync.sv:55$563'.
  created $dff cell `$procdff$2218' with positive edge clock.
Creating register for signal `$paramod\fifo_sync\WIDTH_P=8\DEPTH_P=256.\rd_ptr_l' using process `$paramod\fifo_sync\WIDTH_P=8\DEPTH_P=256.$proc$../../rtl/sobel/../fifo_sync/fifo_sync.sv:47$559'.
  created $dff cell `$procdff$2219' with positive edge clock.
Creating register for signal `$paramod\fifo_sync\WIDTH_P=8\DEPTH_P=256.\wr_ptr_l' using process `$paramod\fifo_sync\WIDTH_P=8\DEPTH_P=256.$proc$../../rtl/sobel/../fifo_sync/fifo_sync.sv:39$555'.
  created $dff cell `$procdff$2220' with positive edge clock.
Creating register for signal `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.\upsize.m_axis_tdata_reg' using process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:172$488'.
  created $dff cell `$procdff$2221' with positive edge clock.
Creating register for signal `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.\upsize.s_axis_tid_reg' using process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:172$488'.
  created $dff cell `$procdff$2222' with positive edge clock.
Creating register for signal `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.\upsize.s_axis_tdest_reg' using process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:172$488'.
  created $dff cell `$procdff$2223' with positive edge clock.
Creating register for signal `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.\upsize.s_axis_tuser_reg' using process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:172$488'.
  created $dff cell `$procdff$2224' with positive edge clock.
Creating register for signal `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.\upsize.seg_reg' using process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:172$488'.
  created $dff cell `$procdff$2225' with positive edge clock.
Creating register for signal `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.\upsize.s_axis_tdata_reg' using process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:172$488'.
  created $dff cell `$procdff$2226' with positive edge clock.
Creating register for signal `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.\upsize.s_axis_tkeep_reg' using process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:172$488'.
  created $dff cell `$procdff$2227' with positive edge clock.
Creating register for signal `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.\upsize.s_axis_tvalid_reg' using process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:172$488'.
  created $dff cell `$procdff$2228' with positive edge clock.
Creating register for signal `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.\upsize.s_axis_tlast_reg' using process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:172$488'.
  created $dff cell `$procdff$2229' with positive edge clock.
Creating register for signal `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.\upsize.m_axis_tkeep_reg' using process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:172$488'.
  created $dff cell `$procdff$2230' with positive edge clock.
Creating register for signal `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.\upsize.m_axis_tvalid_reg' using process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:172$488'.
  created $dff cell `$procdff$2231' with positive edge clock.
Creating register for signal `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.\upsize.m_axis_tlast_reg' using process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:172$488'.
  created $dff cell `$procdff$2232' with positive edge clock.
Creating register for signal `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.\upsize.m_axis_tid_reg' using process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:172$488'.
  created $dff cell `$procdff$2233' with positive edge clock.
Creating register for signal `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.\upsize.m_axis_tdest_reg' using process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:172$488'.
  created $dff cell `$procdff$2234' with positive edge clock.
Creating register for signal `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.\upsize.m_axis_tuser_reg' using process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:172$488'.
  created $dff cell `$procdff$2235' with positive edge clock.
Creating register for signal `$paramod\elastic\WIDTH_P=8.\valid_o_reg' using process `$paramod\elastic\WIDTH_P=8.$proc$../../rtl/sobel/../../submodules/imports/elastic.sv:32$470'.
  created $dff cell `$procdff$2236' with positive edge clock.
Creating register for signal `$paramod\elastic\WIDTH_P=8.\data_o_reg' using process `$paramod\elastic\WIDTH_P=8.$proc$../../rtl/sobel/../../submodules/imports/elastic.sv:23$468'.
  created $dff cell `$procdff$2237' with positive edge clock.
Creating register for signal `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.\r' using process `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$proc$../../rtl/sobel/../conv2d/conv2d.sv:48$451'.
  created $dff cell `$procdff$2238' with positive edge clock.
Creating register for signal `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.\c' using process `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$proc$../../rtl/sobel/../conv2d/conv2d.sv:48$451'.
  created $dff cell `$procdff$2239' with positive edge clock.
Creating register for signal `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.\conv_window[0]' using process `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$proc$../../rtl/sobel/../conv2d/conv2d.sv:48$451'.
  created $dff cell `$procdff$2240' with positive edge clock.
Creating register for signal `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.\conv_window[1]' using process `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$proc$../../rtl/sobel/../conv2d/conv2d.sv:48$451'.
  created $dff cell `$procdff$2241' with positive edge clock.
Creating register for signal `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.\conv_window[2]' using process `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$proc$../../rtl/sobel/../conv2d/conv2d.sv:48$451'.
  created $dff cell `$procdff$2242' with positive edge clock.
Creating register for signal `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.\conv_window[3]' using process `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$proc$../../rtl/sobel/../conv2d/conv2d.sv:48$451'.
  created $dff cell `$procdff$2243' with positive edge clock.
Creating register for signal `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.\conv_window[4]' using process `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$proc$../../rtl/sobel/../conv2d/conv2d.sv:48$451'.
  created $dff cell `$procdff$2244' with positive edge clock.
Creating register for signal `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.\conv_window[5]' using process `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$proc$../../rtl/sobel/../conv2d/conv2d.sv:48$451'.
  created $dff cell `$procdff$2245' with positive edge clock.
Creating register for signal `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.\conv_window[6]' using process `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$proc$../../rtl/sobel/../conv2d/conv2d.sv:48$451'.
  created $dff cell `$procdff$2246' with positive edge clock.
Creating register for signal `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.\conv_window[7]' using process `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$proc$../../rtl/sobel/../conv2d/conv2d.sv:48$451'.
  created $dff cell `$procdff$2247' with positive edge clock.
Creating register for signal `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.\conv_window[8]' using process `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$proc$../../rtl/sobel/../conv2d/conv2d.sv:48$451'.
  created $dff cell `$procdff$2248' with positive edge clock.

17.3.8. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 2 empty switches in `$paramod\elastic\WIDTH_P=16.$proc$../../rtl/sobel/../../submodules/imports/elastic.sv:32$431'.
Removing empty process `$paramod\elastic\WIDTH_P=16.$proc$../../rtl/sobel/../../submodules/imports/elastic.sv:32$431'.
Found and cleaned up 2 empty switches in `$paramod\elastic\WIDTH_P=16.$proc$../../rtl/sobel/../../submodules/imports/elastic.sv:23$429'.
Removing empty process `$paramod\elastic\WIDTH_P=16.$proc$../../rtl/sobel/../../submodules/imports/elastic.sv:23$429'.
Found and cleaned up 2 empty switches in `$paramod\elastic\WIDTH_P=24.$proc$../../rtl/sobel/../../submodules/imports/elastic.sv:32$423'.
Removing empty process `$paramod\elastic\WIDTH_P=24.$proc$../../rtl/sobel/../../submodules/imports/elastic.sv:32$423'.
Found and cleaned up 2 empty switches in `$paramod\elastic\WIDTH_P=24.$proc$../../rtl/sobel/../../submodules/imports/elastic.sv:23$421'.
Removing empty process `$paramod\elastic\WIDTH_P=24.$proc$../../rtl/sobel/../../submodules/imports/elastic.sv:23$421'.
Removing empty process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:249$419'.
Removing empty process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:248$418'.
Removing empty process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:247$417'.
Removing empty process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:246$416'.
Removing empty process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:245$415'.
Removing empty process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:244$414'.
Removing empty process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:242$413'.
Removing empty process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:241$412'.
Removing empty process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:240$411'.
Removing empty process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:239$410'.
Removing empty process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:238$409'.
Removing empty process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:237$408'.
Removing empty process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:236$407'.
Removing empty process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:250$420'.
Found and cleaned up 7 empty switches in `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:262$385'.
Removing empty process `$paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:262$385'.
Found and cleaned up 6 empty switches in `$paramod\counter\WIDTH_P=11\MAX_VAL_P=1279.$proc$../../rtl/sobel/../counter/counter.sv:41$717'.
Removing empty process `$paramod\counter\WIDTH_P=11\MAX_VAL_P=1279.$proc$../../rtl/sobel/../counter/counter.sv:41$717'.
Found and cleaned up 2 empty switches in `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=1280.$proc$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:45$710'.
Removing empty process `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=1280.$proc$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:45$710'.
Found and cleaned up 2 empty switches in `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=1280.$proc$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:37$708'.
Removing empty process `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=1280.$proc$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:37$708'.
Found and cleaned up 1 empty switch in `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=1280.$proc$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:31$704'.
Removing empty process `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=1280.$proc$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:31$704'.
Found and cleaned up 2 empty switches in `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=256.$proc$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:45$697'.
Removing empty process `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=256.$proc$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:45$697'.
Found and cleaned up 2 empty switches in `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=256.$proc$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:37$695'.
Removing empty process `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=256.$proc$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:37$695'.
Found and cleaned up 1 empty switch in `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=256.$proc$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:31$691'.
Removing empty process `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=256.$proc$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:31$691'.
Removing empty process `$paramod\uart_tx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_tx.v:71$617'.
Removing empty process `$paramod\uart_tx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_tx.v:70$616'.
Removing empty process `$paramod\uart_tx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_tx.v:69$615'.
Removing empty process `$paramod\uart_tx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_tx.v:67$614'.
Removing empty process `$paramod\uart_tx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_tx.v:65$613'.
Removing empty process `$paramod\uart_tx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_tx.v:63$612'.
Found and cleaned up 6 empty switches in `$paramod\uart_tx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_tx.v:78$598'.
Removing empty process `$paramod\uart_tx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_tx.v:78$598'.
Removing empty process `$paramod\uart_rx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_rx.v:77$597'.
Removing empty process `$paramod\uart_rx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_rx.v:76$596'.
Removing empty process `$paramod\uart_rx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_rx.v:75$595'.
Removing empty process `$paramod\uart_rx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_rx.v:73$594'.
Removing empty process `$paramod\uart_rx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_rx.v:72$593'.
Removing empty process `$paramod\uart_rx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_rx.v:71$592'.
Removing empty process `$paramod\uart_rx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_rx.v:69$591'.
Removing empty process `$paramod\uart_rx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_rx.v:67$590'.
Removing empty process `$paramod\uart_rx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_rx.v:66$589'.
Found and cleaned up 10 empty switches in `$paramod\uart_rx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_rx.v:86$570'.
Removing empty process `$paramod\uart_rx\DATA_WIDTH=8.$proc$../../rtl/sobel/../../submodules/imports/uart_rx.v:86$570'.
Found and cleaned up 1 empty switch in `$paramod\sync2\WIDTH_P=1.$proc$../../rtl/sobel/../../submodules/imports/sync2.sv:11$568'.
Removing empty process `$paramod\sync2\WIDTH_P=1.$proc$../../rtl/sobel/../../submodules/imports/sync2.sv:11$568'.
Found and cleaned up 2 empty switches in `$paramod\fifo_sync\WIDTH_P=8\DEPTH_P=256.$proc$../../rtl/sobel/../fifo_sync/fifo_sync.sv:55$563'.
Removing empty process `$paramod\fifo_sync\WIDTH_P=8\DEPTH_P=256.$proc$../../rtl/sobel/../fifo_sync/fifo_sync.sv:55$563'.
Found and cleaned up 2 empty switches in `$paramod\fifo_sync\WIDTH_P=8\DEPTH_P=256.$proc$../../rtl/sobel/../fifo_sync/fifo_sync.sv:47$559'.
Removing empty process `$paramod\fifo_sync\WIDTH_P=8\DEPTH_P=256.$proc$../../rtl/sobel/../fifo_sync/fifo_sync.sv:47$559'.
Found and cleaned up 2 empty switches in `$paramod\fifo_sync\WIDTH_P=8\DEPTH_P=256.$proc$../../rtl/sobel/../fifo_sync/fifo_sync.sv:39$555'.
Removing empty process `$paramod\fifo_sync\WIDTH_P=8\DEPTH_P=256.$proc$../../rtl/sobel/../fifo_sync/fifo_sync.sv:39$555'.
Found and cleaned up 2 empty switches in `$paramod\fifo_sync\WIDTH_P=8\DEPTH_P=256.$proc$../../rtl/sobel/../fifo_sync/fifo_sync.sv:28$551'.
Removing empty process `$paramod\fifo_sync\WIDTH_P=8\DEPTH_P=256.$proc$../../rtl/sobel/../fifo_sync/fifo_sync.sv:28$551'.
Removing empty process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:159$543'.
Removing empty process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:158$542'.
Removing empty process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:157$541'.
Removing empty process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:156$540'.
Removing empty process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:155$539'.
Removing empty process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:154$538'.
Removing empty process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:152$537'.
Removing empty process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:151$536'.
Removing empty process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:150$535'.
Removing empty process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:149$534'.
Removing empty process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:148$533'.
Removing empty process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:147$532'.
Removing empty process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:146$531'.
Removing empty process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:144$530'.
Removing empty process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:160$544'.
Found and cleaned up 11 empty switches in `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:172$488'.
Removing empty process `$paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.$proc$../../rtl/sobel/../../submodules/imports/axis_adapter.v:172$488'.
Found and cleaned up 2 empty switches in `$paramod\elastic\WIDTH_P=8.$proc$../../rtl/sobel/../../submodules/imports/elastic.sv:32$470'.
Removing empty process `$paramod\elastic\WIDTH_P=8.$proc$../../rtl/sobel/../../submodules/imports/elastic.sv:32$470'.
Found and cleaned up 2 empty switches in `$paramod\elastic\WIDTH_P=8.$proc$../../rtl/sobel/../../submodules/imports/elastic.sv:23$468'.
Removing empty process `$paramod\elastic\WIDTH_P=8.$proc$../../rtl/sobel/../../submodules/imports/elastic.sv:23$468'.
Found and cleaned up 2 empty switches in `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$proc$../../rtl/sobel/../conv2d/conv2d.sv:48$451'.
Removing empty process `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$proc$../../rtl/sobel/../conv2d/conv2d.sv:48$451'.
Cleaned up 73 empty switches.

17.4. Executing FLATTEN pass (flatten design).
Using template $paramod\sync2\WIDTH_P=1 for cells of type $paramod\sync2\WIDTH_P=1.
Using template $paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter for cells of type $paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.
Using template $paramod\elastic\WIDTH_P=24 for cells of type $paramod\elastic\WIDTH_P=24.
Using template $paramod\magnitude\WIDTH_P=8 for cells of type $paramod\magnitude\WIDTH_P=8.
Using template $paramod\elastic\WIDTH_P=16 for cells of type $paramod\elastic\WIDTH_P=16.
Using template $paramod\conv2d\WIDTH_P=8\DEPTH_P=640 for cells of type $paramod\conv2d\WIDTH_P=8\DEPTH_P=640.
Using template $paramod\elastic\WIDTH_P=8 for cells of type $paramod\elastic\WIDTH_P=8.
Using template $paramod\rgb2gray\WIDTH_P=8 for cells of type $paramod\rgb2gray\WIDTH_P=8.
Using template $paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter for cells of type $paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.
Using template $paramod\fifo_sync\WIDTH_P=8\DEPTH_P=256 for cells of type $paramod\fifo_sync\WIDTH_P=8\DEPTH_P=256.
Using template $paramod\uart\DATA_WIDTH=8 for cells of type $paramod\uart\DATA_WIDTH=8.
Using template $paramod\ramdelaybuffer\WIDTH_P=8\DELAY_P=1279\DELAY_A_P=1279\DELAY_B_P=639 for cells of type $paramod\ramdelaybuffer\WIDTH_P=8\DELAY_P=1279\DELAY_A_P=1279\DELAY_B_P=639.
Using template $paramod\uart_rx\DATA_WIDTH=8 for cells of type $paramod\uart_rx\DATA_WIDTH=8.
Using template $paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=256 for cells of type $paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=256.
Using template $paramod\uart_tx\DATA_WIDTH=8 for cells of type $paramod\uart_tx\DATA_WIDTH=8.
Using template $paramod\counter\WIDTH_P=11\MAX_VAL_P=1279 for cells of type $paramod\counter\WIDTH_P=11\MAX_VAL_P=1279.
Using template $paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=1280 for cells of type $paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=1280.
<suppressed ~22 debug messages>
No more expansions possible.
Deleting now unused module $paramod\elastic\WIDTH_P=16.
Deleting now unused module $paramod\magnitude\WIDTH_P=8.
Deleting now unused module $paramod\elastic\WIDTH_P=24.
Deleting now unused module $paramod$278d688d20e1689b5c58becbdced7ba3b40249d9\axis_adapter.
Deleting now unused module $paramod\counter\WIDTH_P=11\MAX_VAL_P=1279.
Deleting now unused module $paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=1280.
Deleting now unused module $paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=256.
Deleting now unused module $paramod\ramdelaybuffer\WIDTH_P=8\DELAY_P=1279\DELAY_A_P=1279\DELAY_B_P=639.
Deleting now unused module $paramod\uart_tx\DATA_WIDTH=8.
Deleting now unused module $paramod\uart_rx\DATA_WIDTH=8.
Deleting now unused module $paramod\sync2\WIDTH_P=1.
Deleting now unused module $paramod\uart\DATA_WIDTH=8.
Deleting now unused module $paramod\fifo_sync\WIDTH_P=8\DEPTH_P=256.
Deleting now unused module $paramod$b36fbbeb9f1cf63c7eec39cba1a152ae9730e420\axis_adapter.
Deleting now unused module $paramod\rgb2gray\WIDTH_P=8.
Deleting now unused module $paramod\elastic\WIDTH_P=8.
Deleting now unused module $paramod\conv2d\WIDTH_P=8\DEPTH_P=640.

17.5. Executing TRIBUF pass.

17.6. Executing DEMINOUT pass (demote inout ports to input or output).

17.7. Executing OPT_EXPR pass (perform const folding).
Optimizing module sobel.
<suppressed ~182 debug messages>

17.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sobel..
Removed 210 unused cells and 855 unused wires.
<suppressed ~234 debug messages>

17.9. Executing CHECK pass (checking for obvious problems).
checking module sobel..
found and reported 0 problems.

17.10. Executing OPT pass (performing simple optimizations).

17.10.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module sobel.
<suppressed ~224 debug messages>

17.10.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sobel'.
<suppressed ~192 debug messages>
Removed a total of 64 cells.

17.10.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \sobel..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port A of cell $ternary$../../rtl/sobel/sobel.sv:190$4: \conv_gx -> { 1'0 \conv_gx [14:0] }
      Replacing known input bits on port A of cell $ternary$../../rtl/sobel/sobel.sv:191$6: \conv_gy -> { 1'0 \conv_gy [14:0] }
      Replacing known input bits on port A of cell $techmap\rgb_pack.$procmux$2033: \rgb_pack.upsize.s_axis_tvalid_reg -> 1'0
      Replacing known input bits on port A of cell $techmap\rgb_unpack.$procmux$914: \rgb_unpack.downsize.s_axis_tvalid_reg -> 1'1
      Replacing known input bits on port A of cell $techmap\rgb_unpack.$procmux$911: \rgb_unpack.downsize.s_axis_tvalid_reg -> 1'0
  Analyzing evaluation results.
    dead port 2/7 on $pmux $techmap\rgb_pack.$procmux$1285.
    dead port 3/7 on $pmux $techmap\rgb_pack.$procmux$1285.
    dead port 4/7 on $pmux $techmap\rgb_pack.$procmux$1285.
    dead port 5/7 on $pmux $techmap\rgb_pack.$procmux$1285.
    dead port 6/7 on $pmux $techmap\rgb_pack.$procmux$1285.
    dead port 1/9 on $pmux $techmap\rgb_pack.$procmux$1493.
    dead port 2/9 on $pmux $techmap\rgb_pack.$procmux$1493.
    dead port 4/9 on $pmux $techmap\rgb_pack.$procmux$1493.
    dead port 5/9 on $pmux $techmap\rgb_pack.$procmux$1493.
    dead port 6/9 on $pmux $techmap\rgb_pack.$procmux$1493.
    dead port 7/9 on $pmux $techmap\rgb_pack.$procmux$1493.
    dead port 8/9 on $pmux $techmap\rgb_pack.$procmux$1493.
    dead port 2/9 on $pmux $techmap\rgb_pack.$procmux$1647.
    dead port 3/9 on $pmux $techmap\rgb_pack.$procmux$1647.
    dead port 4/9 on $pmux $techmap\rgb_pack.$procmux$1647.
    dead port 5/9 on $pmux $techmap\rgb_pack.$procmux$1647.
    dead port 6/9 on $pmux $techmap\rgb_pack.$procmux$1647.
    dead port 7/9 on $pmux $techmap\rgb_pack.$procmux$1647.
    dead port 8/9 on $pmux $techmap\rgb_pack.$procmux$1647.
    dead port 1/9 on $pmux $techmap\rgb_pack.$procmux$1458.
    dead port 2/9 on $pmux $techmap\rgb_pack.$procmux$1458.
    dead port 3/9 on $pmux $techmap\rgb_pack.$procmux$1458.
    dead port 5/9 on $pmux $techmap\rgb_pack.$procmux$1458.
    dead port 6/9 on $pmux $techmap\rgb_pack.$procmux$1458.
    dead port 7/9 on $pmux $techmap\rgb_pack.$procmux$1458.
    dead port 8/9 on $pmux $techmap\rgb_pack.$procmux$1458.
    dead port 1/9 on $pmux $techmap\rgb_pack.$procmux$1326.
    dead port 2/9 on $pmux $techmap\rgb_pack.$procmux$1326.
    dead port 3/9 on $pmux $techmap\rgb_pack.$procmux$1326.
    dead port 4/9 on $pmux $techmap\rgb_pack.$procmux$1326.
    dead port 5/9 on $pmux $techmap\rgb_pack.$procmux$1326.
    dead port 7/9 on $pmux $techmap\rgb_pack.$procmux$1326.
    dead port 8/9 on $pmux $techmap\rgb_pack.$procmux$1326.
    dead port 2/6 on $pmux $techmap\rgb_pack.$procmux$1530.
    dead port 3/6 on $pmux $techmap\rgb_pack.$procmux$1530.
    dead port 4/6 on $pmux $techmap\rgb_pack.$procmux$1530.
    dead port 5/6 on $pmux $techmap\rgb_pack.$procmux$1530.
    dead port 1/9 on $pmux $techmap\rgb_pack.$procmux$1439.
    dead port 2/9 on $pmux $techmap\rgb_pack.$procmux$1439.
    dead port 3/9 on $pmux $techmap\rgb_pack.$procmux$1439.
    dead port 4/9 on $pmux $techmap\rgb_pack.$procmux$1439.
    dead port 6/9 on $pmux $techmap\rgb_pack.$procmux$1439.
    dead port 7/9 on $pmux $techmap\rgb_pack.$procmux$1439.
    dead port 8/9 on $pmux $techmap\rgb_pack.$procmux$1439.
    dead port 1/9 on $pmux $techmap\rgb_pack.$procmux$1425.
    dead port 2/9 on $pmux $techmap\rgb_pack.$procmux$1425.
    dead port 3/9 on $pmux $techmap\rgb_pack.$procmux$1425.
    dead port 4/9 on $pmux $techmap\rgb_pack.$procmux$1425.
    dead port 6/9 on $pmux $techmap\rgb_pack.$procmux$1425.
    dead port 7/9 on $pmux $techmap\rgb_pack.$procmux$1425.
    dead port 8/9 on $pmux $techmap\rgb_pack.$procmux$1425.
    dead port 2/7 on $pmux $techmap\rgb_pack.$procmux$1277.
    dead port 3/7 on $pmux $techmap\rgb_pack.$procmux$1277.
    dead port 4/7 on $pmux $techmap\rgb_pack.$procmux$1277.
    dead port 5/7 on $pmux $techmap\rgb_pack.$procmux$1277.
    dead port 6/7 on $pmux $techmap\rgb_pack.$procmux$1277.
    dead port 2/8 on $pmux $techmap\rgb_pack.$procmux$1661.
    dead port 3/8 on $pmux $techmap\rgb_pack.$procmux$1661.
    dead port 4/8 on $pmux $techmap\rgb_pack.$procmux$1661.
    dead port 5/8 on $pmux $techmap\rgb_pack.$procmux$1661.
    dead port 6/8 on $pmux $techmap\rgb_pack.$procmux$1661.
    dead port 7/8 on $pmux $techmap\rgb_pack.$procmux$1661.
    dead port 2/8 on $pmux $techmap\rgb_pack.$procmux$1670.
    dead port 3/8 on $pmux $techmap\rgb_pack.$procmux$1670.
    dead port 4/8 on $pmux $techmap\rgb_pack.$procmux$1670.
    dead port 5/8 on $pmux $techmap\rgb_pack.$procmux$1670.
    dead port 6/8 on $pmux $techmap\rgb_pack.$procmux$1670.
    dead port 7/8 on $pmux $techmap\rgb_pack.$procmux$1670.
    dead port 1/9 on $pmux $techmap\rgb_pack.$procmux$1509.
    dead port 2/9 on $pmux $techmap\rgb_pack.$procmux$1509.
    dead port 4/9 on $pmux $techmap\rgb_pack.$procmux$1509.
    dead port 5/9 on $pmux $techmap\rgb_pack.$procmux$1509.
    dead port 6/9 on $pmux $techmap\rgb_pack.$procmux$1509.
    dead port 7/9 on $pmux $techmap\rgb_pack.$procmux$1509.
    dead port 8/9 on $pmux $techmap\rgb_pack.$procmux$1509.
    dead port 1/9 on $pmux $techmap\rgb_pack.$procmux$1692.
    dead port 2/9 on $pmux $techmap\rgb_pack.$procmux$1692.
    dead port 3/9 on $pmux $techmap\rgb_pack.$procmux$1692.
    dead port 4/9 on $pmux $techmap\rgb_pack.$procmux$1692.
    dead port 5/9 on $pmux $techmap\rgb_pack.$procmux$1692.
    dead port 6/9 on $pmux $techmap\rgb_pack.$procmux$1692.
    dead port 7/9 on $pmux $techmap\rgb_pack.$procmux$1692.
    dead port 1/9 on $pmux $techmap\rgb_pack.$procmux$1339.
    dead port 2/9 on $pmux $techmap\rgb_pack.$procmux$1339.
    dead port 3/9 on $pmux $techmap\rgb_pack.$procmux$1339.
    dead port 4/9 on $pmux $techmap\rgb_pack.$procmux$1339.
    dead port 5/9 on $pmux $techmap\rgb_pack.$procmux$1339.
    dead port 7/9 on $pmux $techmap\rgb_pack.$procmux$1339.
    dead port 8/9 on $pmux $techmap\rgb_pack.$procmux$1339.
    dead port 1/9 on $pmux $techmap\rgb_pack.$procmux$1711.
    dead port 2/9 on $pmux $techmap\rgb_pack.$procmux$1711.
    dead port 3/9 on $pmux $techmap\rgb_pack.$procmux$1711.
    dead port 4/9 on $pmux $techmap\rgb_pack.$procmux$1711.
    dead port 5/9 on $pmux $techmap\rgb_pack.$procmux$1711.
    dead port 6/9 on $pmux $techmap\rgb_pack.$procmux$1711.
    dead port 7/9 on $pmux $techmap\rgb_pack.$procmux$1711.
    dead port 1/9 on $pmux $techmap\rgb_pack.$procmux$1548.
    dead port 3/9 on $pmux $techmap\rgb_pack.$procmux$1548.
    dead port 4/9 on $pmux $techmap\rgb_pack.$procmux$1548.
    dead port 5/9 on $pmux $techmap\rgb_pack.$procmux$1548.
    dead port 6/9 on $pmux $techmap\rgb_pack.$procmux$1548.
    dead port 7/9 on $pmux $techmap\rgb_pack.$procmux$1548.
    dead port 8/9 on $pmux $techmap\rgb_pack.$procmux$1548.
    dead port 1/3 on $pmux $techmap\rgb_pack.$procmux$1740.
    dead port 1/9 on $pmux $techmap\rgb_pack.$procmux$1395.
    dead port 2/9 on $pmux $techmap\rgb_pack.$procmux$1395.
    dead port 3/9 on $pmux $techmap\rgb_pack.$procmux$1395.
    dead port 4/9 on $pmux $techmap\rgb_pack.$procmux$1395.
    dead port 5/9 on $pmux $techmap\rgb_pack.$procmux$1395.
    dead port 6/9 on $pmux $techmap\rgb_pack.$procmux$1395.
    dead port 8/9 on $pmux $techmap\rgb_pack.$procmux$1395.
    dead port 1/3 on $pmux $techmap\rgb_pack.$procmux$1759.
    dead port 1/8 on $pmux $techmap\rgb_pack.$procmux$1777.
    dead port 2/8 on $pmux $techmap\rgb_pack.$procmux$1777.
    dead port 3/8 on $pmux $techmap\rgb_pack.$procmux$1777.
    dead port 4/8 on $pmux $techmap\rgb_pack.$procmux$1777.
    dead port 5/8 on $pmux $techmap\rgb_pack.$procmux$1777.
    dead port 6/8 on $pmux $techmap\rgb_pack.$procmux$1777.
    dead port 1/8 on $pmux $techmap\rgb_pack.$procmux$1796.
    dead port 2/8 on $pmux $techmap\rgb_pack.$procmux$1796.
    dead port 3/8 on $pmux $techmap\rgb_pack.$procmux$1796.
    dead port 4/8 on $pmux $techmap\rgb_pack.$procmux$1796.
    dead port 5/8 on $pmux $techmap\rgb_pack.$procmux$1796.
    dead port 6/8 on $pmux $techmap\rgb_pack.$procmux$1796.
    dead port 2/4 on $pmux $techmap\rgb_pack.$procmux$1809.
    dead port 3/4 on $pmux $techmap\rgb_pack.$procmux$1809.
    dead port 2/4 on $pmux $techmap\rgb_pack.$procmux$1814.
    dead port 3/4 on $pmux $techmap\rgb_pack.$procmux$1814.
    dead port 2/5 on $pmux $techmap\rgb_pack.$procmux$1359.
    dead port 3/5 on $pmux $techmap\rgb_pack.$procmux$1359.
    dead port 4/5 on $pmux $techmap\rgb_pack.$procmux$1359.
    dead port 1/6 on $pmux $techmap\rgb_pack.$procmux$1835.
    dead port 2/6 on $pmux $techmap\rgb_pack.$procmux$1835.
    dead port 3/6 on $pmux $techmap\rgb_pack.$procmux$1835.
    dead port 4/6 on $pmux $techmap\rgb_pack.$procmux$1835.
    dead port 1/9 on $pmux $techmap\rgb_pack.$procmux$1309.
    dead port 2/9 on $pmux $techmap\rgb_pack.$procmux$1309.
    dead port 3/9 on $pmux $techmap\rgb_pack.$procmux$1309.
    dead port 4/9 on $pmux $techmap\rgb_pack.$procmux$1309.
    dead port 5/9 on $pmux $techmap\rgb_pack.$procmux$1309.
    dead port 6/9 on $pmux $techmap\rgb_pack.$procmux$1309.
    dead port 7/9 on $pmux $techmap\rgb_pack.$procmux$1309.
    dead port 1/6 on $pmux $techmap\rgb_pack.$procmux$1854.
    dead port 2/6 on $pmux $techmap\rgb_pack.$procmux$1854.
    dead port 3/6 on $pmux $techmap\rgb_pack.$procmux$1854.
    dead port 4/6 on $pmux $techmap\rgb_pack.$procmux$1854.
    dead port 2/9 on $pmux $techmap\rgb_pack.$procmux$1369.
    dead port 3/9 on $pmux $techmap\rgb_pack.$procmux$1369.
    dead port 4/9 on $pmux $techmap\rgb_pack.$procmux$1369.
    dead port 5/9 on $pmux $techmap\rgb_pack.$procmux$1369.
    dead port 6/9 on $pmux $techmap\rgb_pack.$procmux$1369.
    dead port 7/9 on $pmux $techmap\rgb_pack.$procmux$1369.
    dead port 8/9 on $pmux $techmap\rgb_pack.$procmux$1369.
    dead port 1/9 on $pmux $techmap\rgb_pack.$procmux$1565.
    dead port 3/9 on $pmux $techmap\rgb_pack.$procmux$1565.
    dead port 4/9 on $pmux $techmap\rgb_pack.$procmux$1565.
    dead port 5/9 on $pmux $techmap\rgb_pack.$procmux$1565.
    dead port 6/9 on $pmux $techmap\rgb_pack.$procmux$1565.
    dead port 7/9 on $pmux $techmap\rgb_pack.$procmux$1565.
    dead port 8/9 on $pmux $techmap\rgb_pack.$procmux$1565.
    dead port 2/9 on $pmux $techmap\rgb_pack.$procmux$1379.
    dead port 3/9 on $pmux $techmap\rgb_pack.$procmux$1379.
    dead port 4/9 on $pmux $techmap\rgb_pack.$procmux$1379.
    dead port 5/9 on $pmux $techmap\rgb_pack.$procmux$1379.
    dead port 6/9 on $pmux $techmap\rgb_pack.$procmux$1379.
    dead port 7/9 on $pmux $techmap\rgb_pack.$procmux$1379.
    dead port 8/9 on $pmux $techmap\rgb_pack.$procmux$1379.
    dead port 1/7 on $pmux $techmap\rgb_pack.$procmux$1918.
    dead port 2/7 on $pmux $techmap\rgb_pack.$procmux$1918.
    dead port 3/7 on $pmux $techmap\rgb_pack.$procmux$1918.
    dead port 4/7 on $pmux $techmap\rgb_pack.$procmux$1918.
    dead port 5/7 on $pmux $techmap\rgb_pack.$procmux$1918.
    dead port 1/7 on $pmux $techmap\rgb_pack.$procmux$1937.
    dead port 2/7 on $pmux $techmap\rgb_pack.$procmux$1937.
    dead port 3/7 on $pmux $techmap\rgb_pack.$procmux$1937.
    dead port 4/7 on $pmux $techmap\rgb_pack.$procmux$1937.
    dead port 5/7 on $pmux $techmap\rgb_pack.$procmux$1937.
    dead port 1/9 on $pmux $techmap\rgb_pack.$procmux$1473.
    dead port 2/9 on $pmux $techmap\rgb_pack.$procmux$1473.
    dead port 3/9 on $pmux $techmap\rgb_pack.$procmux$1473.
    dead port 5/9 on $pmux $techmap\rgb_pack.$procmux$1473.
    dead port 6/9 on $pmux $techmap\rgb_pack.$procmux$1473.
    dead port 7/9 on $pmux $techmap\rgb_pack.$procmux$1473.
    dead port 8/9 on $pmux $techmap\rgb_pack.$procmux$1473.
    dead port 2/3 on $pmux $techmap\rgb_pack.$procmux$1949.
    dead port 2/3 on $pmux $techmap\rgb_pack.$procmux$1953.
    dead port 1/9 on $pmux $techmap\rgb_pack.$procmux$1407.
    dead port 2/9 on $pmux $techmap\rgb_pack.$procmux$1407.
    dead port 3/9 on $pmux $techmap\rgb_pack.$procmux$1407.
    dead port 4/9 on $pmux $techmap\rgb_pack.$procmux$1407.
    dead port 5/9 on $pmux $techmap\rgb_pack.$procmux$1407.
    dead port 6/9 on $pmux $techmap\rgb_pack.$procmux$1407.
    dead port 8/9 on $pmux $techmap\rgb_pack.$procmux$1407.
    dead port 1/5 on $pmux $techmap\rgb_pack.$procmux$1974.
    dead port 2/5 on $pmux $techmap\rgb_pack.$procmux$1974.
    dead port 3/5 on $pmux $techmap\rgb_pack.$procmux$1974.
    dead port 1/5 on $pmux $techmap\rgb_pack.$procmux$1993.
    dead port 2/5 on $pmux $techmap\rgb_pack.$procmux$1993.
    dead port 3/5 on $pmux $techmap\rgb_pack.$procmux$1993.
    dead port 2/5 on $pmux $techmap\rgb_pack.$procmux$1353.
    dead port 3/5 on $pmux $techmap\rgb_pack.$procmux$1353.
    dead port 4/5 on $pmux $techmap\rgb_pack.$procmux$1353.
    dead port 1/2 on $mux $techmap\rgb_pack.$ternary$../../rtl/sobel/../../submodules/imports/axis_adapter.v:179$497.
    dead port 2/2 on $mux $techmap\rgb_pack.$ternary$../../rtl/sobel/../../submodules/imports/axis_adapter.v:179$497.
    dead port 1/2 on $mux $techmap\rgb_pack.$ternary$../../rtl/sobel/../../submodules/imports/axis_adapter.v:179$498.
    dead port 2/2 on $mux $techmap\rgb_pack.$ternary$../../rtl/sobel/../../submodules/imports/axis_adapter.v:179$498.
    dead port 1/2 on $mux $techmap\rgb_pack.$ternary$../../rtl/sobel/../../submodules/imports/axis_adapter.v:179$499.
    dead port 2/2 on $mux $techmap\rgb_pack.$ternary$../../rtl/sobel/../../submodules/imports/axis_adapter.v:179$499.
    dead port 1/2 on $mux $techmap\rgb_pack.$ternary$../../rtl/sobel/../../submodules/imports/axis_adapter.v:179$500.
    dead port 2/2 on $mux $techmap\rgb_pack.$ternary$../../rtl/sobel/../../submodules/imports/axis_adapter.v:179$500.
    dead port 1/2 on $mux $techmap\rgb_pack.$ternary$../../rtl/sobel/../../submodules/imports/axis_adapter.v:179$501.
    dead port 2/2 on $mux $techmap\rgb_pack.$ternary$../../rtl/sobel/../../submodules/imports/axis_adapter.v:179$501.
    dead port 1/2 on $mux $techmap\rgb_pack.$ternary$../../rtl/sobel/../../submodules/imports/axis_adapter.v:179$502.
    dead port 2/2 on $mux $techmap\rgb_pack.$ternary$../../rtl/sobel/../../submodules/imports/axis_adapter.v:179$502.
    dead port 1/2 on $mux $techmap\rgb_pack.$ternary$../../rtl/sobel/../../submodules/imports/axis_adapter.v:179$503.
    dead port 2/2 on $mux $techmap\rgb_pack.$ternary$../../rtl/sobel/../../submodules/imports/axis_adapter.v:179$503.
    dead port 1/2 on $mux $techmap\rgb_pack.$ternary$../../rtl/sobel/../../submodules/imports/axis_adapter.v:179$505.
    dead port 2/2 on $mux $techmap\rgb_pack.$ternary$../../rtl/sobel/../../submodules/imports/axis_adapter.v:179$505.
    dead port 1/2 on $mux $techmap\rgb_pack.$ternary$../../rtl/sobel/../../submodules/imports/axis_adapter.v:179$506.
    dead port 2/2 on $mux $techmap\rgb_pack.$ternary$../../rtl/sobel/../../submodules/imports/axis_adapter.v:179$506.
    dead port 1/2 on $mux $techmap\rgb_pack.$ternary$../../rtl/sobel/../../submodules/imports/axis_adapter.v:179$507.
    dead port 2/2 on $mux $techmap\rgb_pack.$ternary$../../rtl/sobel/../../submodules/imports/axis_adapter.v:179$507.
    dead port 1/2 on $mux $techmap\rgb_pack.$ternary$../../rtl/sobel/../../submodules/imports/axis_adapter.v:179$508.
    dead port 2/2 on $mux $techmap\rgb_pack.$ternary$../../rtl/sobel/../../submodules/imports/axis_adapter.v:179$508.
    dead port 1/2 on $mux $techmap\rgb_pack.$ternary$../../rtl/sobel/../../submodules/imports/axis_adapter.v:179$509.
    dead port 2/2 on $mux $techmap\rgb_pack.$ternary$../../rtl/sobel/../../submodules/imports/axis_adapter.v:179$509.
    dead port 1/2 on $mux $techmap\rgb_pack.$ternary$../../rtl/sobel/../../submodules/imports/axis_adapter.v:179$510.
    dead port 2/2 on $mux $techmap\rgb_pack.$ternary$../../rtl/sobel/../../submodules/imports/axis_adapter.v:179$510.
    dead port 1/2 on $mux $techmap\rgb_pack.$ternary$../../rtl/sobel/../../submodules/imports/axis_adapter.v:179$511.
    dead port 2/2 on $mux $techmap\rgb_pack.$ternary$../../rtl/sobel/../../submodules/imports/axis_adapter.v:179$511.
    dead port 1/4 on $pmux $techmap\rgb_pack.$procmux$1593.
    dead port 2/4 on $pmux $techmap\rgb_pack.$procmux$1593.
    dead port 1/9 on $pmux $techmap\rgb_pack.$procmux$1298.
    dead port 2/9 on $pmux $techmap\rgb_pack.$procmux$1298.
    dead port 3/9 on $pmux $techmap\rgb_pack.$procmux$1298.
    dead port 4/9 on $pmux $techmap\rgb_pack.$procmux$1298.
    dead port 5/9 on $pmux $techmap\rgb_pack.$procmux$1298.
    dead port 6/9 on $pmux $techmap\rgb_pack.$procmux$1298.
    dead port 7/9 on $pmux $techmap\rgb_pack.$procmux$1298.
    dead port 2/2 on $mux $techmap\rx_fifo.$procmux$1244.
    dead port 1/4 on $pmux $techmap\rgb_pack.$procmux$1612.
    dead port 2/4 on $pmux $techmap\rgb_pack.$procmux$1612.
    dead port 2/6 on $pmux $techmap\rgb_pack.$procmux$1523.
    dead port 3/6 on $pmux $techmap\rgb_pack.$procmux$1523.
    dead port 4/6 on $pmux $techmap\rgb_pack.$procmux$1523.
    dead port 5/6 on $pmux $techmap\rgb_pack.$procmux$1523.
    dead port 2/2 on $mux $techmap\sobel_conv2d.line_buffer.rd_ptr_counter_a.$ternary$../../rtl/sobel/../counter/counter.sv:29$726.
    dead port 2/2 on $mux $techmap\sobel_conv2d.line_buffer.rd_ptr_counter_b.$ternary$../../rtl/sobel/../counter/counter.sv:29$726.
    dead port 2/9 on $pmux $techmap\rgb_pack.$procmux$1629.
    dead port 3/9 on $pmux $techmap\rgb_pack.$procmux$1629.
    dead port 4/9 on $pmux $techmap\rgb_pack.$procmux$1629.
    dead port 5/9 on $pmux $techmap\rgb_pack.$procmux$1629.
    dead port 6/9 on $pmux $techmap\rgb_pack.$procmux$1629.
    dead port 7/9 on $pmux $techmap\rgb_pack.$procmux$1629.
    dead port 8/9 on $pmux $techmap\rgb_pack.$procmux$1629.
    dead port 2/2 on $mux $techmap\sobel_conv2d.line_buffer.wr_ptr_counter.$ternary$../../rtl/sobel/../counter/counter.sv:29$726.
Removed 256 multiplexer ports.
<suppressed ~130 debug messages>

17.10.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \sobel.
    New ctrl vector for $mux cell $techmap\rgb_pack.$procmux$2033: { }
    Consolidated identical input bits for $mux cell $techmap\rx_fifo.sync_fifo_ram.$procmux$974:
      Old ports: A=8'00000000, B=8'11111111, Y=$techmap\rx_fifo.sync_fifo_ram.$0$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:33$690_EN[7:0]$692
      New ports: A=1'0, B=1'1, Y=$techmap\rx_fifo.sync_fifo_ram.$0$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:33$690_EN[7:0]$692 [0]
      New connections: $techmap\rx_fifo.sync_fifo_ram.$0$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:33$690_EN[7:0]$692 [7:1] = { $techmap\rx_fifo.sync_fifo_ram.$0$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:33$690_EN[7:0]$692 [0] $techmap\rx_fifo.sync_fifo_ram.$0$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:33$690_EN[7:0]$692 [0] $techmap\rx_fifo.sync_fifo_ram.$0$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:33$690_EN[7:0]$692 [0] $techmap\rx_fifo.sync_fifo_ram.$0$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:33$690_EN[7:0]$692 [0] $techmap\rx_fifo.sync_fifo_ram.$0$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:33$690_EN[7:0]$692 [0] $techmap\rx_fifo.sync_fifo_ram.$0$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:33$690_EN[7:0]$692 [0] $techmap\rx_fifo.sync_fifo_ram.$0$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:33$690_EN[7:0]$692 [0] }
    Consolidated identical input bits for $mux cell $techmap\sobel_conv2d.line_buffer.sync_ram_delay.$procmux$958:
      Old ports: A=8'00000000, B=8'11111111, Y=$techmap\sobel_conv2d.line_buffer.sync_ram_delay.$0$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:33$703_EN[7:0]$707
      New ports: A=1'0, B=1'1, Y=$techmap\sobel_conv2d.line_buffer.sync_ram_delay.$0$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:33$703_EN[7:0]$707 [0]
      New connections: $techmap\sobel_conv2d.line_buffer.sync_ram_delay.$0$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:33$703_EN[7:0]$707 [7:1] = { $techmap\sobel_conv2d.line_buffer.sync_ram_delay.$0$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:33$703_EN[7:0]$707 [0] $techmap\sobel_conv2d.line_buffer.sync_ram_delay.$0$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:33$703_EN[7:0]$707 [0] $techmap\sobel_conv2d.line_buffer.sync_ram_delay.$0$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:33$703_EN[7:0]$707 [0] $techmap\sobel_conv2d.line_buffer.sync_ram_delay.$0$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:33$703_EN[7:0]$707 [0] $techmap\sobel_conv2d.line_buffer.sync_ram_delay.$0$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:33$703_EN[7:0]$707 [0] $techmap\sobel_conv2d.line_buffer.sync_ram_delay.$0$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:33$703_EN[7:0]$707 [0] $techmap\sobel_conv2d.line_buffer.sync_ram_delay.$0$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:33$703_EN[7:0]$707 [0] }
  Optimizing cells in module \sobel.
Performed a total of 3 changes.

17.10.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sobel'.
<suppressed ~12 debug messages>
Removed a total of 4 cells.

17.10.6. Executing OPT_RMDFF pass (remove dff with constant values).
Promoting init spec \rgb_unpack.downsize.m_axis_tuser_reg = 1'0 to constant driver in module sobel.
Promoting init spec \rgb_unpack.downsize.m_axis_tdest_reg = 8'00000000 to constant driver in module sobel.
Promoting init spec \rgb_unpack.downsize.m_axis_tid_reg = 8'00000000 to constant driver in module sobel.
Promoting init spec \rgb_unpack.downsize.m_axis_tlast_reg = 1'0 to constant driver in module sobel.
Promoting init spec \rgb_unpack.downsize.m_axis_tkeep_reg = 1'0 to constant driver in module sobel.
Promoting init spec \rgb_unpack.downsize.s_axis_tuser_reg = 1'0 to constant driver in module sobel.
Promoting init spec \rgb_unpack.downsize.s_axis_tdest_reg = 8'00000000 to constant driver in module sobel.
Promoting init spec \rgb_unpack.downsize.s_axis_tid_reg = 8'00000000 to constant driver in module sobel.
Promoting init spec \rgb_unpack.downsize.s_axis_tlast_reg = 1'0 to constant driver in module sobel.
Promoting init spec \rgb_pack.upsize.m_axis_tuser_reg = 1'0 to constant driver in module sobel.
Promoting init spec \rgb_pack.upsize.m_axis_tdest_reg = 8'00000000 to constant driver in module sobel.
Promoting init spec \rgb_pack.upsize.m_axis_tid_reg = 8'00000000 to constant driver in module sobel.
Promoting init spec \rgb_pack.upsize.m_axis_tlast_reg = 1'0 to constant driver in module sobel.
Promoting init spec \rgb_pack.upsize.m_axis_tkeep_reg = 3'000 to constant driver in module sobel.
Promoting init spec \rgb_pack.upsize.s_axis_tuser_reg = 1'0 to constant driver in module sobel.
Promoting init spec \rgb_pack.upsize.s_axis_tdest_reg = 8'00000000 to constant driver in module sobel.
Promoting init spec \rgb_pack.upsize.s_axis_tid_reg = 8'00000000 to constant driver in module sobel.
Promoting init spec \rgb_pack.upsize.s_axis_tkeep_reg = 1'0 to constant driver in module sobel.
Promoting init spec \uart_inst.uart_rx_inst.frame_error_reg = 1'0 to constant driver in module sobel.
Promoting init spec \uart_inst.uart_rx_inst.overrun_error_reg = 1'0 to constant driver in module sobel.
Promoting init spec \uart_inst.uart_rx_inst.busy_reg = 1'0 to constant driver in module sobel.
Promoting init spec \uart_inst.uart_tx_inst.busy_reg = 1'0 to constant driver in module sobel.
Promoted 22 init specs to constant drivers.

17.10.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sobel..
Removed 0 unused cells and 309 unused wires.
<suppressed ~4 debug messages>

17.10.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module sobel.

17.10.9. Rerunning OPT passes. (Maybe there is more to do..)

17.10.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \sobel..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~113 debug messages>

17.10.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \sobel.
Performed a total of 0 changes.

17.10.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sobel'.
Removed a total of 0 cells.

17.10.13. Executing OPT_RMDFF pass (remove dff with constant values).

17.10.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sobel..

17.10.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module sobel.

17.10.16. Finished OPT passes. (There is nothing left to do.)

17.11. Executing WREDUCE pass (reducing word size of cells).
Removed top 8 bits (of 16) from mux cell sobel.$ternary$../../rtl/sobel/sobel.sv:190$4 ($mux).
Removed top 8 bits (of 16) from mux cell sobel.$ternary$../../rtl/sobel/sobel.sv:191$6 ($mux).
Removed top 16 bits (of 24) from mux cell sobel.$techmap\rgb_unpack.$ternary$../../rtl/sobel/../../submodules/imports/axis_adapter.v:268$390 ($mux).
Removed top 1 bits (of 9) from port Y of cell sobel.$techmap\magnitude_inst.$add$../../rtl/sobel/../magnitude/magnitude.sv:20$428 ($add).
Removed top 7 bits (of 16) from port B of cell sobel.$techmap\sobel_conv2d.$add$../../rtl/sobel/../conv2d/conv2d.sv:108$465 ($add).
Removed top 7 bits (of 16) from port A of cell sobel.$techmap\sobel_conv2d.$add$../../rtl/sobel/../conv2d/conv2d.sv:108$464 ($add).
Removed top 6 bits (of 16) from port B of cell sobel.$techmap\sobel_conv2d.$add$../../rtl/sobel/../conv2d/conv2d.sv:108$464 ($add).
Converting cell sobel.$techmap\sobel_conv2d.$add$../../rtl/sobel/../conv2d/conv2d.sv:108$464 ($add) from signed to unsigned.
Removed top 5 bits (of 16) from port Y of cell sobel.$techmap\sobel_conv2d.$add$../../rtl/sobel/../conv2d/conv2d.sv:108$464 ($add).
Removed top 1 bits (of 9) from port A of cell sobel.$techmap\sobel_conv2d.$add$../../rtl/sobel/../conv2d/conv2d.sv:108$464 ($add).
Removed top 1 bits (of 10) from port B of cell sobel.$techmap\sobel_conv2d.$add$../../rtl/sobel/../conv2d/conv2d.sv:108$464 ($add).
Removed top 1 bits (of 11) from port Y of cell sobel.$techmap\sobel_conv2d.$add$../../rtl/sobel/../conv2d/conv2d.sv:108$464 ($add).
Removed top 7 bits (of 16) from port B of cell sobel.$techmap\sobel_conv2d.$add$../../rtl/sobel/../conv2d/conv2d.sv:107$462 ($add).
Removed top 7 bits (of 16) from port A of cell sobel.$techmap\sobel_conv2d.$add$../../rtl/sobel/../conv2d/conv2d.sv:107$461 ($add).
Removed top 6 bits (of 16) from port B of cell sobel.$techmap\sobel_conv2d.$add$../../rtl/sobel/../conv2d/conv2d.sv:107$461 ($add).
Converting cell sobel.$techmap\sobel_conv2d.$add$../../rtl/sobel/../conv2d/conv2d.sv:107$461 ($add) from signed to unsigned.
Removed top 5 bits (of 16) from port Y of cell sobel.$techmap\sobel_conv2d.$add$../../rtl/sobel/../conv2d/conv2d.sv:107$461 ($add).
Removed top 1 bits (of 9) from port A of cell sobel.$techmap\sobel_conv2d.$add$../../rtl/sobel/../conv2d/conv2d.sv:107$461 ($add).
Removed top 1 bits (of 10) from port B of cell sobel.$techmap\sobel_conv2d.$add$../../rtl/sobel/../conv2d/conv2d.sv:107$461 ($add).
Removed top 1 bits (of 11) from port Y of cell sobel.$techmap\sobel_conv2d.$add$../../rtl/sobel/../conv2d/conv2d.sv:107$461 ($add).
Removed top 7 bits (of 16) from port B of cell sobel.$techmap\sobel_conv2d.$add$../../rtl/sobel/../conv2d/conv2d.sv:106$459 ($add).
Removed top 7 bits (of 16) from port A of cell sobel.$techmap\sobel_conv2d.$add$../../rtl/sobel/../conv2d/conv2d.sv:106$458 ($add).
Removed top 6 bits (of 16) from port B of cell sobel.$techmap\sobel_conv2d.$add$../../rtl/sobel/../conv2d/conv2d.sv:106$458 ($add).
Converting cell sobel.$techmap\sobel_conv2d.$add$../../rtl/sobel/../conv2d/conv2d.sv:106$458 ($add) from signed to unsigned.
Removed top 5 bits (of 16) from port Y of cell sobel.$techmap\sobel_conv2d.$add$../../rtl/sobel/../conv2d/conv2d.sv:106$458 ($add).
Removed top 1 bits (of 9) from port A of cell sobel.$techmap\sobel_conv2d.$add$../../rtl/sobel/../conv2d/conv2d.sv:106$458 ($add).
Removed top 1 bits (of 10) from port B of cell sobel.$techmap\sobel_conv2d.$add$../../rtl/sobel/../conv2d/conv2d.sv:106$458 ($add).
Removed top 1 bits (of 11) from port Y of cell sobel.$techmap\sobel_conv2d.$add$../../rtl/sobel/../conv2d/conv2d.sv:106$458 ($add).
Removed top 7 bits (of 16) from port B of cell sobel.$techmap\sobel_conv2d.$add$../../rtl/sobel/../conv2d/conv2d.sv:105$456 ($add).
Removed top 7 bits (of 16) from port A of cell sobel.$techmap\sobel_conv2d.$add$../../rtl/sobel/../conv2d/conv2d.sv:105$455 ($add).
Removed top 6 bits (of 16) from port B of cell sobel.$techmap\sobel_conv2d.$add$../../rtl/sobel/../conv2d/conv2d.sv:105$455 ($add).
Converting cell sobel.$techmap\sobel_conv2d.$add$../../rtl/sobel/../conv2d/conv2d.sv:105$455 ($add) from signed to unsigned.
Removed top 5 bits (of 16) from port Y of cell sobel.$techmap\sobel_conv2d.$add$../../rtl/sobel/../conv2d/conv2d.sv:105$455 ($add).
Removed top 1 bits (of 9) from port A of cell sobel.$techmap\sobel_conv2d.$add$../../rtl/sobel/../conv2d/conv2d.sv:105$455 ($add).
Removed top 1 bits (of 10) from port B of cell sobel.$techmap\sobel_conv2d.$add$../../rtl/sobel/../conv2d/conv2d.sv:105$455 ($add).
Removed top 1 bits (of 11) from port Y of cell sobel.$techmap\sobel_conv2d.$add$../../rtl/sobel/../conv2d/conv2d.sv:105$455 ($add).
Removed top 1 bits (of 8) from port A of cell sobel.$techmap\rgb2gray_inst.$add$../../rtl/sobel/../rgb2gray/rgb2gray.sv:38$480 ($add).
Removed top 4 bits (of 8) from port B of cell sobel.$techmap\rgb2gray_inst.$add$../../rtl/sobel/../rgb2gray/rgb2gray.sv:38$480 ($add).
Removed top 4 bits (of 8) from port A of cell sobel.$techmap\rgb2gray_inst.$add$../../rtl/sobel/../rgb2gray/rgb2gray.sv:39$483 ($add).
Removed top 5 bits (of 8) from port B of cell sobel.$techmap\rgb2gray_inst.$add$../../rtl/sobel/../rgb2gray/rgb2gray.sv:39$483 ($add).
Removed top 3 bits (of 8) from port Y of cell sobel.$techmap\rgb2gray_inst.$add$../../rtl/sobel/../rgb2gray/rgb2gray.sv:39$483 ($add).
Removed top 2 bits (of 8) from port A of cell sobel.$techmap\rgb2gray_inst.$add$../../rtl/sobel/../rgb2gray/rgb2gray.sv:37$477 ($add).
Removed top 5 bits (of 8) from port B of cell sobel.$techmap\rgb2gray_inst.$add$../../rtl/sobel/../rgb2gray/rgb2gray.sv:37$477 ($add).
Removed top 1 bits (of 8) from port Y of cell sobel.$techmap\rgb2gray_inst.$add$../../rtl/sobel/../rgb2gray/rgb2gray.sv:37$477 ($add).
Removed top 1 bits (of 2) from port B of cell sobel.$techmap\rgb_pack.$procmux$1444_CMP0 ($eq).
Removed top 31 bits (of 32) from port B of cell sobel.$techmap\rgb_pack.$add$../../rtl/sobel/../../submodules/imports/axis_adapter.v:206$527 ($add).
Removed top 30 bits (of 32) from port Y of cell sobel.$techmap\rgb_pack.$add$../../rtl/sobel/../../submodules/imports/axis_adapter.v:206$527 ($add).
Removed top 11 bits (of 19) from mux cell sobel.$techmap\uart_inst.uart_rx_inst.$procmux$1170 ($mux).
Removed top 3 bits (of 4) from port B of cell sobel.$techmap\uart_inst.uart_rx_inst.$eq$../../rtl/sobel/../../submodules/imports/uart_rx.v:120$584 ($eq).
Removed top 31 bits (of 32) from port B of cell sobel.$techmap\uart_inst.uart_rx_inst.$gt$../../rtl/sobel/../../submodules/imports/uart_rx.v:116$580 ($gt).
Removed top 31 bits (of 32) from port B of cell sobel.$techmap\uart_inst.uart_rx_inst.$sub$../../rtl/sobel/../../submodules/imports/uart_rx.v:110$577 ($sub).
Removed top 28 bits (of 32) from port Y of cell sobel.$techmap\uart_inst.uart_rx_inst.$sub$../../rtl/sobel/../../submodules/imports/uart_rx.v:110$577 ($sub).
Removed top 28 bits (of 32) from port B of cell sobel.$techmap\uart_inst.uart_rx_inst.$gt$../../rtl/sobel/../../submodules/imports/uart_rx.v:108$575 ($gt).
Removed top 31 bits (of 32) from port B of cell sobel.$techmap\uart_inst.uart_rx_inst.$gt$../../rtl/sobel/../../submodules/imports/uart_rx.v:107$574 ($gt).
Removed top 31 bits (of 32) from port B of cell sobel.$techmap\uart_inst.uart_rx_inst.$sub$../../rtl/sobel/../../submodules/imports/uart_rx.v:106$573 ($sub).
Removed top 13 bits (of 32) from port Y of cell sobel.$techmap\uart_inst.uart_rx_inst.$sub$../../rtl/sobel/../../submodules/imports/uart_rx.v:106$573 ($sub).
Removed top 31 bits (of 32) from port B of cell sobel.$techmap\uart_inst.uart_rx_inst.$gt$../../rtl/sobel/../../submodules/imports/uart_rx.v:105$572 ($gt).
Removed top 7 bits (of 8) from FF cell sobel.$techmap\rx_fifo.sync_fifo_ram.$procdff$2198 ($dff).
Removed cell sobel.$techmap\rx_fifo.sync_fifo_ram.$procmux$978 ($mux).
Removed cell sobel.$techmap\rx_fifo.sync_fifo_ram.$procmux$976 ($mux).
Removed top 3 bits (of 4) from port B of cell sobel.$techmap\uart_inst.uart_tx_inst.$eq$../../rtl/sobel/../../submodules/imports/uart_tx.v:106$609 ($eq).
Removed top 31 bits (of 32) from port B of cell sobel.$techmap\uart_inst.uart_tx_inst.$sub$../../rtl/sobel/../../submodules/imports/uart_tx.v:103$606 ($sub).
Removed top 28 bits (of 32) from port Y of cell sobel.$techmap\uart_inst.uart_tx_inst.$sub$../../rtl/sobel/../../submodules/imports/uart_tx.v:103$606 ($sub).
Removed top 31 bits (of 32) from port B of cell sobel.$techmap\uart_inst.uart_tx_inst.$gt$../../rtl/sobel/../../submodules/imports/uart_tx.v:102$605 ($gt).
Removed top 31 bits (of 32) from port B of cell sobel.$techmap\uart_inst.uart_tx_inst.$sub$../../rtl/sobel/../../submodules/imports/uart_tx.v:88$600 ($sub).
Removed top 13 bits (of 32) from port Y of cell sobel.$techmap\uart_inst.uart_tx_inst.$sub$../../rtl/sobel/../../submodules/imports/uart_tx.v:88$600 ($sub).
Removed top 31 bits (of 32) from port B of cell sobel.$techmap\uart_inst.uart_tx_inst.$gt$../../rtl/sobel/../../submodules/imports/uart_tx.v:86$599 ($gt).
Removed top 7 bits (of 8) from FF cell sobel.$techmap\sobel_conv2d.line_buffer.sync_ram_delay.$procdff$2195 ($dff).
Removed cell sobel.$techmap\sobel_conv2d.line_buffer.sync_ram_delay.$procmux$962 ($mux).
Removed cell sobel.$techmap\sobel_conv2d.line_buffer.sync_ram_delay.$procmux$960 ($mux).
Removed top 8 bits (of 16) from port Y of cell sobel.$neg$../../rtl/sobel/sobel.sv:190$3 ($neg).
Removed top 8 bits (of 16) from port A of cell sobel.$neg$../../rtl/sobel/sobel.sv:190$3 ($neg).
Removed top 8 bits (of 16) from port Y of cell sobel.$neg$../../rtl/sobel/sobel.sv:191$5 ($neg).
Removed top 8 bits (of 16) from port A of cell sobel.$neg$../../rtl/sobel/sobel.sv:191$5 ($neg).
Removed top 8 bits (of 16) from wire sobel.$neg$../../rtl/sobel/sobel.sv:190$3_Y.
Removed top 30 bits (of 32) from wire sobel.$techmap\rgb_pack.$add$../../rtl/sobel/../../submodules/imports/axis_adapter.v:198$524_Y.
Removed top 6 bits (of 16) from wire sobel.$techmap\sobel_conv2d.$add$../../rtl/sobel/../conv2d/conv2d.sv:105$455_Y.
Removed top 6 bits (of 16) from wire sobel.$techmap\sobel_conv2d.$add$../../rtl/sobel/../conv2d/conv2d.sv:106$458_Y.
Removed top 6 bits (of 16) from wire sobel.$techmap\sobel_conv2d.$add$../../rtl/sobel/../conv2d/conv2d.sv:107$461_Y.
Removed top 6 bits (of 16) from wire sobel.$techmap\sobel_conv2d.$add$../../rtl/sobel/../conv2d/conv2d.sv:108$464_Y.
Removed top 11 bits (of 19) from wire sobel.$techmap\uart_inst.uart_rx_inst.$procmux$1170_Y.
Removed top 1 bits (of 19) from wire sobel.$techmap\uart_inst.uart_rx_inst.$procmux$1172_Y.
Removed top 5 bits (of 19) from wire sobel.$techmap\uart_inst.uart_rx_inst.$procmux$1174_Y.
Removed top 13 bits (of 32) from wire sobel.$techmap\uart_inst.uart_rx_inst.$sub$../../rtl/sobel/../../submodules/imports/uart_rx.v:106$573_Y.
Removed top 28 bits (of 32) from wire sobel.$techmap\uart_inst.uart_tx_inst.$sub$../../rtl/sobel/../../submodules/imports/uart_tx.v:103$606_Y.
Removed top 13 bits (of 32) from wire sobel.$techmap\uart_inst.uart_tx_inst.$sub$../../rtl/sobel/../../submodules/imports/uart_tx.v:88$600_Y.
Removed top 8 bits (of 16) from wire sobel.magnitude_inst.mag_elastic.data_i.
Removed top 8 bits (of 16) from wire sobel.magnitude_inst.mag_extended.
Removed top 1 bits (of 9) from wire sobel.magnitude_inst.sum.
Removed top 3 bits (of 8) from wire sobel.rgb2gray_inst.blue_term.
Removed top 1 bits (of 8) from wire sobel.rgb2gray_inst.red_term.
Removed top 8 bits (of 24) from wire sobel.rgb2gray_inst.terms_data.
Removed top 8 bits (of 24) from wire sobel.rgb2gray_inst.terms_elastic.data_i.

17.12. Executing PEEPOPT pass (run peephole optimizers).

17.13. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sobel..
Removed 0 unused cells and 25 unused wires.
<suppressed ~1 debug messages>

17.14. Executing SHARE pass (SAT-based resource sharing).
Found 3 cells in module sobel that may be considered for resource sharing.
  Analyzing resource sharing options for $techmap\sobel_conv2d.line_buffer.sync_ram_delay.$memrd$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:54$713 ($memrd):
    Found 1 activation_patterns using ctrl signal { \sobel_conv2d.line_buffer.rd_ptr_counter_a.up_i \rstn_sync_inst.sync_o }.
    Found 1 candidates: $techmap\sobel_conv2d.line_buffer.sync_ram_delay.$memrd$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:53$712
    Analyzing resource sharing with $techmap\sobel_conv2d.line_buffer.sync_ram_delay.$memrd$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:53$712 ($memrd):
      Found 1 activation_patterns using ctrl signal { \sobel_conv2d.line_buffer.rd_ptr_counter_a.up_i \rstn_sync_inst.sync_o }.
      Activation pattern for cell $techmap\sobel_conv2d.line_buffer.sync_ram_delay.$memrd$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:54$713: { \sobel_conv2d.line_buffer.rd_ptr_counter_a.up_i \rstn_sync_inst.sync_o } = 2'11
      Activation pattern for cell $techmap\sobel_conv2d.line_buffer.sync_ram_delay.$memrd$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:53$712: { \sobel_conv2d.line_buffer.rd_ptr_counter_a.up_i \rstn_sync_inst.sync_o } = 2'11
      Size of SAT problem: 10 cells, 59 variables, 133 clauses
      According to the SAT solver this pair of cells can not be shared.
      Model from SAT solver: { \sobel_conv2d.line_buffer.rd_ptr_counter_a.up_i \rstn_sync_inst.sync_o } = 2'11
  Analyzing resource sharing options for $techmap\sobel_conv2d.line_buffer.sync_ram_delay.$memrd$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:53$712 ($memrd):
    Found 1 activation_patterns using ctrl signal { \sobel_conv2d.line_buffer.rd_ptr_counter_a.up_i \rstn_sync_inst.sync_o }.
    No candidates found.
  Analyzing resource sharing options for $techmap\rx_fifo.sync_fifo_ram.$memrd$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:53$699 ($memrd):
    Found 7 activation_patterns using ctrl signal { \rx_fifo.bypass_w \rgb_pack.upsize.s_axis_tvalid_reg $techmap\rgb_pack.$logic_or$../../rtl/sobel/../../submodules/imports/axis_adapter.v:175$492_Y $techmap\rgb_pack.$eq$../../rtl/sobel/../../submodules/imports/axis_adapter.v:178$493_Y $techmap\rgb_pack.$eq$../../rtl/sobel/../../submodules/imports/axis_adapter.v:194$522_Y $techmap\rgb_pack.$logic_and$../../rtl/sobel/../../submodules/imports/axis_adapter.v:209$528_Y $techmap\rgb_pack.$procmux$1306_CMP $techmap\rgb_pack.$procmux$1596_CMP }.
    No candidates found.

17.15. Executing TECHMAP pass (map to technology primitives).

17.15.1. Executing Verilog-2005 frontend: /usr/bin/../share/yosys/cmp2lut.v
Parsing Verilog input from `/usr/bin/../share/yosys/cmp2lut.v' to AST representation.
Generating RTLIL representation for module `\_90_lut_cmp_'.
Successfully finished Verilog frontend.

17.15.2. Continuing TECHMAP pass.
Using template $paramod$6816abac91a51b405c3de5bceb2855c03dd44485\_90_lut_cmp_ for cells of type $eq.
Using template $paramod$99e5b0ecd4c7f9fb6cd3a733593eba894c42613f\_90_lut_cmp_ for cells of type $eq.
Using template $paramod$947b4e84b41c8268c0b3f732cf601a46e109cf2f\_90_lut_cmp_ for cells of type $eq.
Using template $paramod$639f3c0210fcc5e1c908bc2f2b15fa79a0f7d8b3\_90_lut_cmp_ for cells of type $gt.
Using template $paramod$ffabd3b4cbee1be9226030f264c01b1383874a52\_90_lut_cmp_ for cells of type $gt.
Using template $paramod$d544eb687a002b556032f6fb24d754f43a4207cb\_90_lut_cmp_ for cells of type $gt.
No more expansions possible.
<suppressed ~226 debug messages>

17.16. Executing OPT_EXPR pass (perform const folding).
Optimizing module sobel.

17.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sobel..
Removed 0 unused cells and 24 unused wires.
<suppressed ~1 debug messages>

17.18. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module sobel:
  creating $macc model for $neg$../../rtl/sobel/sobel.sv:190$3 ($neg).
  creating $macc model for $neg$../../rtl/sobel/sobel.sv:191$5 ($neg).
  creating $macc model for $techmap\magnitude_inst.$add$../../rtl/sobel/../magnitude/magnitude.sv:20$428 ($add).
  creating $macc model for $techmap\rgb2gray_inst.$add$../../rtl/sobel/../rgb2gray/rgb2gray.sv:37$477 ($add).
  creating $macc model for $techmap\rgb2gray_inst.$add$../../rtl/sobel/../rgb2gray/rgb2gray.sv:38$480 ($add).
  creating $macc model for $techmap\rgb2gray_inst.$add$../../rtl/sobel/../rgb2gray/rgb2gray.sv:39$483 ($add).
  creating $macc model for $techmap\rgb2gray_inst.$add$../../rtl/sobel/../rgb2gray/rgb2gray.sv:55$484 ($add).
  creating $macc model for $techmap\rgb2gray_inst.$add$../../rtl/sobel/../rgb2gray/rgb2gray.sv:55$485 ($add).
  creating $macc model for $techmap\rgb_pack.$add$../../rtl/sobel/../../submodules/imports/axis_adapter.v:206$527 ($add).
  creating $macc model for $techmap\rx_fifo.$add$../../rtl/sobel/../fifo_sync/fifo_sync.sv:32$554 ($add).
  creating $macc model for $techmap\rx_fifo.$add$../../rtl/sobel/../fifo_sync/fifo_sync.sv:43$558 ($add).
  creating $macc model for $techmap\sobel_conv2d.$add$../../rtl/sobel/../conv2d/conv2d.sv:105$455 ($add).
  creating $macc model for $techmap\sobel_conv2d.$add$../../rtl/sobel/../conv2d/conv2d.sv:105$456 ($add).
  creating $macc model for $techmap\sobel_conv2d.$add$../../rtl/sobel/../conv2d/conv2d.sv:106$458 ($add).
  creating $macc model for $techmap\sobel_conv2d.$add$../../rtl/sobel/../conv2d/conv2d.sv:106$459 ($add).
  creating $macc model for $techmap\sobel_conv2d.$add$../../rtl/sobel/../conv2d/conv2d.sv:107$461 ($add).
  creating $macc model for $techmap\sobel_conv2d.$add$../../rtl/sobel/../conv2d/conv2d.sv:107$462 ($add).
  creating $macc model for $techmap\sobel_conv2d.$add$../../rtl/sobel/../conv2d/conv2d.sv:108$464 ($add).
  creating $macc model for $techmap\sobel_conv2d.$add$../../rtl/sobel/../conv2d/conv2d.sv:108$465 ($add).
  creating $macc model for $techmap\sobel_conv2d.$sub$../../rtl/sobel/../conv2d/conv2d.sv:110$466 ($sub).
  creating $macc model for $techmap\sobel_conv2d.$sub$../../rtl/sobel/../conv2d/conv2d.sv:111$467 ($sub).
  creating $macc model for $techmap\uart_inst.uart_rx_inst.$sub$../../rtl/sobel/../../submodules/imports/uart_rx.v:106$573 ($sub).
  creating $macc model for $techmap\uart_inst.uart_rx_inst.$sub$../../rtl/sobel/../../submodules/imports/uart_rx.v:110$577 ($sub).
  creating $macc model for $techmap\uart_inst.uart_tx_inst.$sub$../../rtl/sobel/../../submodules/imports/uart_tx.v:103$606 ($sub).
  creating $macc model for $techmap\uart_inst.uart_tx_inst.$sub$../../rtl/sobel/../../submodules/imports/uart_tx.v:88$600 ($sub).
  merging $macc model for $techmap\sobel_conv2d.$add$../../rtl/sobel/../conv2d/conv2d.sv:107$462 into $techmap\sobel_conv2d.$sub$../../rtl/sobel/../conv2d/conv2d.sv:111$467.
  merging $macc model for $techmap\sobel_conv2d.$add$../../rtl/sobel/../conv2d/conv2d.sv:108$465 into $techmap\sobel_conv2d.$sub$../../rtl/sobel/../conv2d/conv2d.sv:111$467.
  merging $macc model for $techmap\sobel_conv2d.$add$../../rtl/sobel/../conv2d/conv2d.sv:105$456 into $techmap\sobel_conv2d.$sub$../../rtl/sobel/../conv2d/conv2d.sv:110$466.
  merging $macc model for $techmap\sobel_conv2d.$add$../../rtl/sobel/../conv2d/conv2d.sv:106$459 into $techmap\sobel_conv2d.$sub$../../rtl/sobel/../conv2d/conv2d.sv:110$466.
  merging $macc model for $techmap\rgb2gray_inst.$add$../../rtl/sobel/../rgb2gray/rgb2gray.sv:55$484 into $techmap\rgb2gray_inst.$add$../../rtl/sobel/../rgb2gray/rgb2gray.sv:55$485.
  creating $alu model for $macc $techmap\uart_inst.uart_rx_inst.$sub$../../rtl/sobel/../../submodules/imports/uart_rx.v:106$573.
  creating $alu model for $macc $techmap\sobel_conv2d.$add$../../rtl/sobel/../conv2d/conv2d.sv:108$464.
  creating $alu model for $macc $techmap\sobel_conv2d.$add$../../rtl/sobel/../conv2d/conv2d.sv:107$461.
  creating $alu model for $macc $techmap\uart_inst.uart_tx_inst.$sub$../../rtl/sobel/../../submodules/imports/uart_tx.v:103$606.
  creating $alu model for $macc $techmap\sobel_conv2d.$add$../../rtl/sobel/../conv2d/conv2d.sv:106$458.
  creating $alu model for $macc $techmap\uart_inst.uart_rx_inst.$sub$../../rtl/sobel/../../submodules/imports/uart_rx.v:110$577.
  creating $alu model for $macc $techmap\sobel_conv2d.$add$../../rtl/sobel/../conv2d/conv2d.sv:105$455.
  creating $alu model for $macc $techmap\rx_fifo.$add$../../rtl/sobel/../fifo_sync/fifo_sync.sv:43$558.
  creating $alu model for $macc $techmap\rx_fifo.$add$../../rtl/sobel/../fifo_sync/fifo_sync.sv:32$554.
  creating $alu model for $macc $techmap\rgb_pack.$add$../../rtl/sobel/../../submodules/imports/axis_adapter.v:206$527.
  creating $alu model for $macc $techmap\uart_inst.uart_tx_inst.$sub$../../rtl/sobel/../../submodules/imports/uart_tx.v:88$600.
  creating $alu model for $macc $techmap\rgb2gray_inst.$add$../../rtl/sobel/../rgb2gray/rgb2gray.sv:39$483.
  creating $alu model for $macc $techmap\rgb2gray_inst.$add$../../rtl/sobel/../rgb2gray/rgb2gray.sv:38$480.
  creating $alu model for $macc $techmap\rgb2gray_inst.$add$../../rtl/sobel/../rgb2gray/rgb2gray.sv:37$477.
  creating $alu model for $macc $techmap\magnitude_inst.$add$../../rtl/sobel/../magnitude/magnitude.sv:20$428.
  creating $alu model for $macc $neg$../../rtl/sobel/sobel.sv:191$5.
  creating $alu model for $macc $neg$../../rtl/sobel/sobel.sv:190$3.
  creating $macc cell for $techmap\rgb2gray_inst.$add$../../rtl/sobel/../rgb2gray/rgb2gray.sv:55$485: $auto$alumacc.cc:354:replace_macc$2282
  creating $macc cell for $techmap\sobel_conv2d.$sub$../../rtl/sobel/../conv2d/conv2d.sv:111$467: $auto$alumacc.cc:354:replace_macc$2283
  creating $macc cell for $techmap\sobel_conv2d.$sub$../../rtl/sobel/../conv2d/conv2d.sv:110$466: $auto$alumacc.cc:354:replace_macc$2284
  creating $alu model for $techmap\uart_inst.uart_rx_inst.$gt$../../rtl/sobel/../../submodules/imports/uart_rx.v:105$572 ($gt): new $alu
  creating $alu model for $techmap\uart_inst.uart_tx_inst.$gt$../../rtl/sobel/../../submodules/imports/uart_tx.v:86$599 ($gt): new $alu
  creating $alu cell for $techmap\uart_inst.uart_tx_inst.$gt$../../rtl/sobel/../../submodules/imports/uart_tx.v:86$599: $auto$alumacc.cc:474:replace_alu$2287
  creating $alu cell for $techmap\uart_inst.uart_rx_inst.$gt$../../rtl/sobel/../../submodules/imports/uart_rx.v:105$572: $auto$alumacc.cc:474:replace_alu$2292
  creating $alu cell for $neg$../../rtl/sobel/sobel.sv:190$3: $auto$alumacc.cc:474:replace_alu$2297
  creating $alu cell for $neg$../../rtl/sobel/sobel.sv:191$5: $auto$alumacc.cc:474:replace_alu$2300
  creating $alu cell for $techmap\magnitude_inst.$add$../../rtl/sobel/../magnitude/magnitude.sv:20$428: $auto$alumacc.cc:474:replace_alu$2303
  creating $alu cell for $techmap\rgb2gray_inst.$add$../../rtl/sobel/../rgb2gray/rgb2gray.sv:37$477: $auto$alumacc.cc:474:replace_alu$2306
  creating $alu cell for $techmap\rgb2gray_inst.$add$../../rtl/sobel/../rgb2gray/rgb2gray.sv:38$480: $auto$alumacc.cc:474:replace_alu$2309
  creating $alu cell for $techmap\rgb2gray_inst.$add$../../rtl/sobel/../rgb2gray/rgb2gray.sv:39$483: $auto$alumacc.cc:474:replace_alu$2312
  creating $alu cell for $techmap\uart_inst.uart_tx_inst.$sub$../../rtl/sobel/../../submodules/imports/uart_tx.v:88$600: $auto$alumacc.cc:474:replace_alu$2315
  creating $alu cell for $techmap\rgb_pack.$add$../../rtl/sobel/../../submodules/imports/axis_adapter.v:206$527: $auto$alumacc.cc:474:replace_alu$2318
  creating $alu cell for $techmap\rx_fifo.$add$../../rtl/sobel/../fifo_sync/fifo_sync.sv:32$554: $auto$alumacc.cc:474:replace_alu$2321
  creating $alu cell for $techmap\rx_fifo.$add$../../rtl/sobel/../fifo_sync/fifo_sync.sv:43$558: $auto$alumacc.cc:474:replace_alu$2324
  creating $alu cell for $techmap\sobel_conv2d.$add$../../rtl/sobel/../conv2d/conv2d.sv:105$455: $auto$alumacc.cc:474:replace_alu$2327
  creating $alu cell for $techmap\uart_inst.uart_rx_inst.$sub$../../rtl/sobel/../../submodules/imports/uart_rx.v:110$577: $auto$alumacc.cc:474:replace_alu$2330
  creating $alu cell for $techmap\sobel_conv2d.$add$../../rtl/sobel/../conv2d/conv2d.sv:106$458: $auto$alumacc.cc:474:replace_alu$2333
  creating $alu cell for $techmap\uart_inst.uart_tx_inst.$sub$../../rtl/sobel/../../submodules/imports/uart_tx.v:103$606: $auto$alumacc.cc:474:replace_alu$2336
  creating $alu cell for $techmap\sobel_conv2d.$add$../../rtl/sobel/../conv2d/conv2d.sv:107$461: $auto$alumacc.cc:474:replace_alu$2339
  creating $alu cell for $techmap\sobel_conv2d.$add$../../rtl/sobel/../conv2d/conv2d.sv:108$464: $auto$alumacc.cc:474:replace_alu$2342
  creating $alu cell for $techmap\uart_inst.uart_rx_inst.$sub$../../rtl/sobel/../../submodules/imports/uart_rx.v:106$573: $auto$alumacc.cc:474:replace_alu$2345
  created 19 $alu and 3 $macc cells.

17.19. Executing OPT pass (performing simple optimizations).

17.19.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module sobel.
<suppressed ~10 debug messages>

17.19.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sobel'.
Removed a total of 0 cells.

17.19.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \sobel..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~109 debug messages>

17.19.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \sobel.
Performed a total of 0 changes.

17.19.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sobel'.
Removed a total of 0 cells.

17.19.6. Executing OPT_RMDFF pass (remove dff with constant values).

17.19.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sobel..
Removed 7 unused cells and 9 unused wires.
<suppressed ~12 debug messages>

17.19.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module sobel.

17.19.9. Rerunning OPT passes. (Maybe there is more to do..)

17.19.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \sobel..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~109 debug messages>

17.19.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \sobel.
Performed a total of 0 changes.

17.19.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sobel'.
Removed a total of 0 cells.

17.19.13. Executing OPT_RMDFF pass (remove dff with constant values).

17.19.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sobel..

17.19.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module sobel.

17.19.16. Finished OPT passes. (There is nothing left to do.)

17.20. Executing FSM pass (extract and optimize FSM).

17.20.1. Executing FSM_DETECT pass (finding FSMs in design).

17.20.2. Executing FSM_EXTRACT pass (extracting FSM from design).

17.20.3. Executing FSM_OPT pass (simple optimizations of FSMs).

17.20.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sobel..

17.20.5. Executing FSM_OPT pass (simple optimizations of FSMs).

17.20.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

17.20.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

17.20.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

17.21. Executing OPT pass (performing simple optimizations).

17.21.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module sobel.

17.21.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sobel'.
Removed a total of 0 cells.

17.21.3. Executing OPT_RMDFF pass (remove dff with constant values).

17.21.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sobel..

17.21.5. Finished fast OPT passes.

17.22. Executing MEMORY pass.

17.22.1. Executing MEMORY_DFF pass (merging $dff cells to $memrd and $memwr).
Checking cell `$techmap\rx_fifo.sync_fifo_ram.$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:33$701' in module `\sobel': merged $dff to cell.
Checking cell `$techmap\sobel_conv2d.line_buffer.sync_ram_delay.$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:33$714' in module `\sobel': merged $dff to cell.
Checking cell `$techmap\rx_fifo.sync_fifo_ram.$memrd$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:53$699' in module `\sobel': merged address $dff to cell.
Checking cell `$techmap\sobel_conv2d.line_buffer.sync_ram_delay.$memrd$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:53$712' in module `\sobel': merged address $dff to cell.
Checking cell `$techmap\sobel_conv2d.line_buffer.sync_ram_delay.$memrd$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:54$713' in module `\sobel': merged address $dff to cell.

17.22.2. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sobel..
Removed 9 unused cells and 9 unused wires.
<suppressed ~11 debug messages>

17.22.3. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

17.22.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sobel..

17.22.5. Executing MEMORY_COLLECT pass (generating $mem cells).
Collecting $memrd, $memwr and $meminit for memory `\rx_fifo.sync_fifo_ram.mem_array' in module `\sobel':
  $techmap\rx_fifo.sync_fifo_ram.$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:33$701 ($memwr)
  $techmap\rx_fifo.sync_fifo_ram.$memrd$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:53$699 ($memrd)
Collecting $memrd, $memwr and $meminit for memory `\sobel_conv2d.line_buffer.sync_ram_delay.mem_array' in module `\sobel':
  $techmap\sobel_conv2d.line_buffer.sync_ram_delay.$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:33$714 ($memwr)
  $techmap\sobel_conv2d.line_buffer.sync_ram_delay.$memrd$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:54$713 ($memrd)
  $techmap\sobel_conv2d.line_buffer.sync_ram_delay.$memrd$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:53$712 ($memrd)

17.23. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sobel..

17.24. Executing MEMORY_BRAM pass (mapping $mem cells to block memories).
Processing sobel.rx_fifo.sync_fifo_ram.mem_array:
  Properties: ports=2 bits=2048 rports=1 wports=1 dbits=8 abits=8 words=256
  Checking rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=0 dwaste=8 bwaste=2048 waste=2048 efficiency=50
    Rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M0 (variant 1):
      Write port #0 is in clock domain \abs_pipe.clk_i.
        Mapped to bram port B1.
      Read port #0 is in clock domain \abs_pipe.clk_i.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=2048 efficiency=50
      Storing for later selection.
  Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=256 dwaste=0 bwaste=2048 waste=2048 efficiency=50
    Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 1):
      Write port #0 is in clock domain \abs_pipe.clk_i.
        Mapped to bram port B1.
      Read port #0 is in clock domain \abs_pipe.clk_i.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=2048 efficiency=50
      Storing for later selection.
  Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=768 dwaste=0 bwaste=3072 waste=3072 efficiency=25
    Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 2) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 2):
      Write port #0 is in clock domain \abs_pipe.clk_i.
        Mapped to bram port B1.
      Read port #0 is in clock domain \abs_pipe.clk_i.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=3072 efficiency=25
      Storing for later selection.
  Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1792 dwaste=0 bwaste=3584 waste=3584 efficiency=12
    Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 3) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 3):
      Write port #0 is in clock domain \abs_pipe.clk_i.
        Mapped to bram port B1.
      Read port #0 is in clock domain \abs_pipe.clk_i.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=3584 efficiency=12
      Storing for later selection.
  Selecting best of 4 rules:
    Efficiency for rule 2.3: efficiency=12, cells=4, acells=1
    Efficiency for rule 2.2: efficiency=25, cells=2, acells=1
    Efficiency for rule 2.1: efficiency=50, cells=1, acells=1
    Efficiency for rule 1.1: efficiency=50, cells=1, acells=1
    Selected rule 2.1 with efficiency 50.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 1):
      Write port #0 is in clock domain \abs_pipe.clk_i.
        Mapped to bram port B1.
      Read port #0 is in clock domain \abs_pipe.clk_i.
        Mapped to bram port A1.1.
      Creating $__ICE40_RAM4K_M123 cell at grid position <0 0 0>: rx_fifo.sync_fifo_ram.mem_array.0.0.0
        Adding extra logic for transparent port A1.1.
Processing sobel.sobel_conv2d.line_buffer.sync_ram_delay.mem_array:
  Properties: ports=3 bits=10240 rports=2 wports=1 dbits=8 abits=11 words=1280
  Checking rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=0 dwaste=8 bwaste=2048 waste=2048 efficiency=50
    Rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M0 (variant 1):
      Write port #0 is in clock domain \abs_pipe.clk_i.
        Mapped to bram port B1.
      Read port #0 is in clock domain \abs_pipe.clk_i.
        Mapped to bram port A1.1.
      Read port #1 is in clock domain \abs_pipe.clk_i.
        Failed to map read port #1.
      Growing more read ports by duplicating bram cells.
      Read port #0 is in clock domain \abs_pipe.clk_i.
        Mapped to bram port A1.1.
      Read port #1 is in clock domain \abs_pipe.clk_i.
        Mapped to bram port A1.2.
      Updated properties: dups=2 waste=4096 efficiency=25
      Storing for later selection.
  Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=256 dwaste=0 bwaste=2048 waste=2048 efficiency=83
    Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 1):
      Write port #0 is in clock domain \abs_pipe.clk_i.
        Mapped to bram port B1.
      Read port #0 is in clock domain \abs_pipe.clk_i.
        Mapped to bram port A1.1.
      Read port #1 is in clock domain \abs_pipe.clk_i.
        Failed to map read port #1.
      Growing more read ports by duplicating bram cells.
      Read port #0 is in clock domain \abs_pipe.clk_i.
        Mapped to bram port A1.1.
      Read port #1 is in clock domain \abs_pipe.clk_i.
        Mapped to bram port A1.2.
      Updated properties: dups=2 waste=4096 efficiency=41
      Storing for later selection.
  Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=768 dwaste=0 bwaste=3072 waste=3072 efficiency=62
    Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 2) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 2):
      Write port #0 is in clock domain \abs_pipe.clk_i.
        Mapped to bram port B1.
      Read port #0 is in clock domain \abs_pipe.clk_i.
        Mapped to bram port A1.1.
      Read port #1 is in clock domain \abs_pipe.clk_i.
        Failed to map read port #1.
      Growing more read ports by duplicating bram cells.
      Read port #0 is in clock domain \abs_pipe.clk_i.
        Mapped to bram port A1.1.
      Read port #1 is in clock domain \abs_pipe.clk_i.
        Mapped to bram port A1.2.
      Updated properties: dups=2 waste=6144 efficiency=31
      Storing for later selection.
  Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=768 dwaste=0 bwaste=1536 waste=1536 efficiency=62
    Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 3) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 3):
      Write port #0 is in clock domain \abs_pipe.clk_i.
        Mapped to bram port B1.
      Read port #0 is in clock domain \abs_pipe.clk_i.
        Mapped to bram port A1.1.
      Read port #1 is in clock domain \abs_pipe.clk_i.
        Failed to map read port #1.
      Growing more read ports by duplicating bram cells.
      Read port #0 is in clock domain \abs_pipe.clk_i.
        Mapped to bram port A1.1.
      Read port #1 is in clock domain \abs_pipe.clk_i.
        Mapped to bram port A1.2.
      Updated properties: dups=2 waste=3072 efficiency=31
      Storing for later selection.
  Selecting best of 4 rules:
    Efficiency for rule 2.3: efficiency=31, cells=8, acells=1
    Efficiency for rule 2.2: efficiency=31, cells=8, acells=2
    Efficiency for rule 2.1: efficiency=41, cells=6, acells=3
    Efficiency for rule 1.1: efficiency=25, cells=10, acells=5
    Selected rule 2.1 with efficiency 41.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 1):
      Write port #0 is in clock domain \abs_pipe.clk_i.
        Mapped to bram port B1.
      Read port #0 is in clock domain \abs_pipe.clk_i.
        Mapped to bram port A1.1.
      Read port #1 is in clock domain \abs_pipe.clk_i.
        Failed to map read port #1.
      Growing more read ports by duplicating bram cells.
      Read port #0 is in clock domain \abs_pipe.clk_i.
        Mapped to bram port A1.1.
      Read port #1 is in clock domain \abs_pipe.clk_i.
        Mapped to bram port A1.2.
      Creating $__ICE40_RAM4K_M123 cell at grid position <0 0 0>: sobel_conv2d.line_buffer.sync_ram_delay.mem_array.0.0.0
        Adding extra logic for transparent port A1.1.
      Creating $__ICE40_RAM4K_M123 cell at grid position <0 0 1>: sobel_conv2d.line_buffer.sync_ram_delay.mem_array.0.0.1
        Adding extra logic for transparent port A1.2.
      Creating $__ICE40_RAM4K_M123 cell at grid position <0 1 0>: sobel_conv2d.line_buffer.sync_ram_delay.mem_array.0.1.0
        Adding extra logic for transparent port A1.1.
      Creating $__ICE40_RAM4K_M123 cell at grid position <0 1 1>: sobel_conv2d.line_buffer.sync_ram_delay.mem_array.0.1.1
        Adding extra logic for transparent port A1.2.
      Creating $__ICE40_RAM4K_M123 cell at grid position <0 2 0>: sobel_conv2d.line_buffer.sync_ram_delay.mem_array.0.2.0
        Adding extra logic for transparent port A1.1.
      Creating $__ICE40_RAM4K_M123 cell at grid position <0 2 1>: sobel_conv2d.line_buffer.sync_ram_delay.mem_array.0.2.1
        Adding extra logic for transparent port A1.2.

17.25. Executing TECHMAP pass (map to technology primitives).

17.25.1. Executing Verilog-2005 frontend: /usr/bin/../share/yosys/ice40/brams_map.v
Parsing Verilog input from `/usr/bin/../share/yosys/ice40/brams_map.v' to AST representation.
Generating RTLIL representation for module `\$__ICE40_RAM4K'.
Generating RTLIL representation for module `\$__ICE40_RAM4K_M0'.
Generating RTLIL representation for module `\$__ICE40_RAM4K_M123'.
Successfully finished Verilog frontend.

17.25.2. Continuing TECHMAP pass.
Using template $paramod\$__ICE40_RAM4K_M123\CFG_ABITS=9\CFG_DBITS=8\CLKPOL2=1\CLKPOL3=1 for cells of type $__ICE40_RAM4K_M123.
Using template $paramod$66c3fa288a62dc560ce3ddd26d81551ab195105f\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
No more expansions possible.
<suppressed ~56 debug messages>

17.26. Executing ICE40_BRAMINIT pass.

17.27. Executing OPT pass (performing simple optimizations).

17.27.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module sobel.
<suppressed ~93 debug messages>

17.27.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sobel'.
<suppressed ~33 debug messages>
Removed a total of 11 cells.

17.27.3. Executing OPT_RMDFF pass (remove dff with constant values).

17.27.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sobel..
Removed 2 unused cells and 196 unused wires.
<suppressed ~3 debug messages>

17.27.5. Finished fast OPT passes.

17.28. Executing MEMORY_MAP pass (converting $mem cells to logic and flip-flops).

17.29. Executing OPT pass (performing simple optimizations).

17.29.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module sobel.

17.29.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sobel'.
Removed a total of 0 cells.

17.29.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \sobel..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $techmap\rgb_pack.$procmux$1593.
    dead port 2/2 on $mux $techmap\rgb_pack.$procmux$1612.
    dead port 1/2 on $mux $techmap\rgb_pack.$procmux$1692.
    dead port 2/2 on $mux $techmap\rgb_pack.$procmux$1711.
    dead port 1/2 on $mux $techmap\rgb_pack.$procmux$1740.
    dead port 2/2 on $mux $techmap\rgb_pack.$procmux$1759.
    dead port 1/2 on $mux $techmap\rgb_pack.$procmux$1777.
    dead port 2/2 on $mux $techmap\rgb_pack.$procmux$1796.
    dead port 1/2 on $mux $techmap\rgb_pack.$procmux$1835.
    dead port 2/2 on $mux $techmap\rgb_pack.$procmux$1854.
    dead port 1/2 on $mux $techmap\rgb_pack.$procmux$1881.
    dead port 2/2 on $mux $techmap\rgb_pack.$procmux$1900.
    dead port 1/2 on $mux $techmap\rgb_pack.$procmux$1918.
    dead port 2/2 on $mux $techmap\rgb_pack.$procmux$1937.
    dead port 1/2 on $mux $techmap\rgb_pack.$procmux$1974.
    dead port 2/2 on $mux $techmap\rgb_pack.$procmux$1993.
Removed 16 multiplexer ports.
<suppressed ~117 debug messages>

17.29.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \sobel.
    Consolidated identical input bits for $mux cell $techmap\uart_inst.uart_rx_inst.$procmux$1170:
      Old ports: A=8'11001111, B=8'00000000, Y=$auto$wreduce.cc:455:run$2255 [7:0]
      New ports: A=1'1, B=1'0, Y=$auto$wreduce.cc:455:run$2255 [0]
      New connections: $auto$wreduce.cc:455:run$2255 [7:1] = { $auto$wreduce.cc:455:run$2255 [0] $auto$wreduce.cc:455:run$2255 [0] 2'00 $auto$wreduce.cc:455:run$2255 [0] $auto$wreduce.cc:455:run$2255 [0] $auto$wreduce.cc:455:run$2255 [0] }
  Optimizing cells in module \sobel.
Performed a total of 1 changes.

17.29.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sobel'.
Removed a total of 0 cells.

17.29.6. Executing OPT_RMDFF pass (remove dff with constant values).

17.29.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sobel..
Removed 0 unused cells and 9 unused wires.
<suppressed ~1 debug messages>

17.29.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module sobel.

17.29.9. Rerunning OPT passes. (Maybe there is more to do..)

17.29.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \sobel..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~117 debug messages>

17.29.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \sobel.
Performed a total of 0 changes.

17.29.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sobel'.
Removed a total of 0 cells.

17.29.13. Executing OPT_RMDFF pass (remove dff with constant values).

17.29.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sobel..

17.29.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module sobel.

17.29.16. Finished OPT passes. (There is nothing left to do.)

17.30. Executing TECHMAP pass (map to technology primitives).

17.30.1. Executing Verilog-2005 frontend: /usr/bin/../share/yosys/techmap.v
Parsing Verilog input from `/usr/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

17.30.2. Executing Verilog-2005 frontend: /usr/bin/../share/yosys/ice40/arith_map.v
Parsing Verilog input from `/usr/bin/../share/yosys/ice40/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_ice40_alu'.
Successfully finished Verilog frontend.

17.30.3. Continuing TECHMAP pass.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=8\B_WIDTH=9\Y_WIDTH=10 for cells of type $alu.
Using extmapper simplemap for cells of type $lut.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $dff.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $logic_and.
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $logic_or.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $not.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=9\Y_WIDTH=9 for cells of type $alu.
Using extmapper simplemap for cells of type $eq.
Using template $paramod\_90_pmux\WIDTH=8\S_WIDTH=2 for cells of type $pmux.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=19\B_WIDTH=1\Y_WIDTH=19 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=4\B_WIDTH=1\Y_WIDTH=4 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=3\B_WIDTH=6\Y_WIDTH=7 for cells of type $alu.
Using extmapper maccmap for cells of type $macc.
  add \rgb2gray_inst.terms_elastic.data_o_reg [23:16] (8 bits, unsigned)
  add \rgb2gray_inst.terms_elastic.data_o_reg [7:0] (8 bits, unsigned)
  add \rgb2gray_inst.terms_elastic.data_o_reg [15:8] (8 bits, unsigned)
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=4\B_WIDTH=7\Y_WIDTH=8 for cells of type $alu.
  add { 1'0 $auto$wreduce.cc:455:run$2253 [9:0] } (11 bits, signed)
  sub { 1'0 $auto$wreduce.cc:455:run$2254 [9:0] } (11 bits, signed)
  add { 1'0 \sobel_conv2d.conv_window[8] } (9 bits, signed)
  sub { 1'0 \sobel_conv2d.conv_window[2] } (9 bits, signed)
  packed 2 (1) bits / 1 words into adder tree
  add { 1'0 $auto$wreduce.cc:455:run$2251 [9:0] } (11 bits, signed)
  sub { 1'0 $auto$wreduce.cc:455:run$2252 [9:0] } (11 bits, signed)
  add { 1'0 \sobel_conv2d.conv_window[8] } (9 bits, signed)
  sub { 1'0 \sobel_conv2d.conv_window[6] } (9 bits, signed)
  packed 2 (1) bits / 1 words into adder tree
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=19\Y_WIDTH=19 for cells of type $alu.
Using template $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=2\Y_WIDTH=2 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=0\B_WIDTH=8\Y_WIDTH=8 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=8\B_WIDTH=8\Y_WIDTH=8 for cells of type $alu.
Using extmapper simplemap for cells of type $ne.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=3\B_WIDTH=4\Y_WIDTH=5 for cells of type $alu.
Using extmapper simplemap for cells of type $xor.
Using extmapper simplemap for cells of type $pos.
Using template $paramod\_90_fa\WIDTH=16 for cells of type $fa.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=16\B_WIDTH=16\Y_WIDTH=16 for cells of type $alu.
Using template $paramod\_90_fa\WIDTH=8 for cells of type $fa.
Using template $paramod\_90_lcu\WIDTH=2 for cells of type $lcu.
Using extmapper simplemap for cells of type $reduce_or.
No more expansions possible.
<suppressed ~1021 debug messages>

17.31. Executing ICE40_OPT pass (performing simple optimizations).

17.31.1. Running ICE40 specific optimizations.

17.31.2. Executing OPT_EXPR pass (perform const folding).
Optimizing module sobel.
<suppressed ~778 debug messages>

17.31.3. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sobel'.
<suppressed ~72 debug messages>
Removed a total of 24 cells.

17.31.4. Executing OPT_RMDFF pass (remove dff with constant values).

17.31.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sobel..
Removed 380 unused cells and 574 unused wires.
<suppressed ~382 debug messages>

17.31.6. Rerunning OPT passes. (Removed registers in this run.)

17.31.7. Running ICE40 specific optimizations.
Optimized away SB_CARRY cell sobel.$auto$alumacc.cc:474:replace_alu$2287.slice[0].carry: CO=$auto$alumacc.cc:474:replace_alu$2287.BB [0]
Optimized away SB_CARRY cell sobel.$auto$alumacc.cc:474:replace_alu$2292.slice[0].carry: CO=$auto$alumacc.cc:474:replace_alu$2292.BB [0]
Optimized away SB_CARRY cell sobel.$auto$alumacc.cc:474:replace_alu$2297.slice[0].carry: CO=$auto$alumacc.cc:474:replace_alu$2297.BB [0]
Optimized away SB_CARRY cell sobel.$auto$alumacc.cc:474:replace_alu$2300.slice[0].carry: CO=$auto$alumacc.cc:474:replace_alu$2300.BB [0]
Optimized away SB_CARRY cell sobel.$auto$alumacc.cc:474:replace_alu$2315.slice[0].carry: CO=\uart_inst.uart_tx_inst.prescale_reg [0]
Optimized away SB_CARRY cell sobel.$auto$alumacc.cc:474:replace_alu$2321.slice[0].carry: CO=\rx_fifo.rd_ptr_l [0]
Optimized away SB_CARRY cell sobel.$auto$alumacc.cc:474:replace_alu$2324.slice[0].carry: CO=\rx_fifo.wr_ptr_l [0]
Optimized away SB_CARRY cell sobel.$auto$alumacc.cc:474:replace_alu$2327.slice[0].carry: CO=1'0
Optimized away SB_CARRY cell sobel.$auto$alumacc.cc:474:replace_alu$2330.slice[0].carry: CO=\uart_inst.uart_rx_inst.bit_cnt [0]
Optimized away SB_CARRY cell sobel.$auto$alumacc.cc:474:replace_alu$2333.slice[0].carry: CO=1'0
Optimized away SB_CARRY cell sobel.$auto$alumacc.cc:474:replace_alu$2336.slice[0].carry: CO=\uart_inst.uart_tx_inst.bit_cnt [0]
Optimized away SB_CARRY cell sobel.$auto$alumacc.cc:474:replace_alu$2339.slice[0].carry: CO=1'0
Optimized away SB_CARRY cell sobel.$auto$alumacc.cc:474:replace_alu$2342.slice[0].carry: CO=1'0
Optimized away SB_CARRY cell sobel.$auto$alumacc.cc:474:replace_alu$2345.slice[0].carry: CO=\uart_inst.uart_rx_inst.prescale_reg [0]
Optimized away SB_CARRY cell sobel.$auto$maccmap.cc:240:synth$3422.slice[0].carry: CO=1'0
Optimized away SB_CARRY cell sobel.$auto$maccmap.cc:240:synth$3458.slice[11].carry: CO=$auto$maccmap.cc:240:synth$3458.C [11]
Optimized away SB_CARRY cell sobel.$auto$maccmap.cc:240:synth$3458.slice[12].carry: CO=$auto$maccmap.cc:240:synth$3458.C [12]
Optimized away SB_CARRY cell sobel.$auto$maccmap.cc:240:synth$3458.slice[13].carry: CO=$auto$maccmap.cc:240:synth$3458.C [13]
Optimized away SB_CARRY cell sobel.$auto$maccmap.cc:240:synth$3458.slice[14].carry: CO=$auto$maccmap.cc:240:synth$3458.C [14]
Optimized away SB_CARRY cell sobel.$auto$maccmap.cc:240:synth$3472.slice[11].carry: CO=$auto$maccmap.cc:240:synth$3472.C [11]
Optimized away SB_CARRY cell sobel.$auto$maccmap.cc:240:synth$3472.slice[12].carry: CO=$auto$maccmap.cc:240:synth$3472.C [12]
Optimized away SB_CARRY cell sobel.$auto$maccmap.cc:240:synth$3472.slice[13].carry: CO=$auto$maccmap.cc:240:synth$3472.C [13]
Optimized away SB_CARRY cell sobel.$auto$maccmap.cc:240:synth$3472.slice[14].carry: CO=$auto$maccmap.cc:240:synth$3472.C [14]
Mapping SB_LUT4 cell sobel.$auto$alumacc.cc:474:replace_alu$2297.slice[1].adder back to logic.
Mapping SB_LUT4 cell sobel.$auto$alumacc.cc:474:replace_alu$2300.slice[1].adder back to logic.
Mapping SB_LUT4 cell sobel.$auto$alumacc.cc:474:replace_alu$2315.slice[1].adder back to logic.
Mapping SB_LUT4 cell sobel.$auto$alumacc.cc:474:replace_alu$2321.slice[1].adder back to logic.
Mapping SB_LUT4 cell sobel.$auto$alumacc.cc:474:replace_alu$2324.slice[1].adder back to logic.
Mapping SB_LUT4 cell sobel.$auto$alumacc.cc:474:replace_alu$2327.slice[1].adder back to logic.
Mapping SB_LUT4 cell sobel.$auto$alumacc.cc:474:replace_alu$2330.slice[1].adder back to logic.
Mapping SB_LUT4 cell sobel.$auto$alumacc.cc:474:replace_alu$2333.slice[1].adder back to logic.
Mapping SB_LUT4 cell sobel.$auto$alumacc.cc:474:replace_alu$2336.slice[1].adder back to logic.
Mapping SB_LUT4 cell sobel.$auto$alumacc.cc:474:replace_alu$2339.slice[1].adder back to logic.
Mapping SB_LUT4 cell sobel.$auto$alumacc.cc:474:replace_alu$2342.slice[1].adder back to logic.
Mapping SB_LUT4 cell sobel.$auto$alumacc.cc:474:replace_alu$2345.slice[1].adder back to logic.
Mapping SB_LUT4 cell sobel.$auto$maccmap.cc:240:synth$3422.slice[1].adder back to logic.
Mapping SB_LUT4 cell sobel.$auto$maccmap.cc:240:synth$3458.slice[15].adder back to logic.
Mapping SB_LUT4 cell sobel.$auto$maccmap.cc:240:synth$3472.slice[15].adder back to logic.

17.31.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module sobel.
<suppressed ~242 debug messages>

17.31.9. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sobel'.
<suppressed ~48 debug messages>
Removed a total of 16 cells.

17.31.10. Executing OPT_RMDFF pass (remove dff with constant values).

17.31.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sobel..
Removed 7 unused cells and 42 unused wires.
<suppressed ~8 debug messages>

17.31.12. Rerunning OPT passes. (Removed registers in this run.)

17.31.13. Running ICE40 specific optimizations.

17.31.14. Executing OPT_EXPR pass (perform const folding).
Optimizing module sobel.
<suppressed ~2 debug messages>

17.31.15. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sobel'.
Removed a total of 0 cells.

17.31.16. Executing OPT_RMDFF pass (remove dff with constant values).

17.31.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sobel..

17.31.18. Rerunning OPT passes. (Removed registers in this run.)

17.31.19. Running ICE40 specific optimizations.

17.31.20. Executing OPT_EXPR pass (perform const folding).
Optimizing module sobel.

17.31.21. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sobel'.
Removed a total of 0 cells.

17.31.22. Executing OPT_RMDFF pass (remove dff with constant values).

17.31.23. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sobel..

17.31.24. Finished OPT passes. (There is nothing left to do.)

17.32. Executing DFFSR2DFF pass (mapping DFFSR cells to simpler FFs).

17.33. Executing DFF2DFFE pass (transform $dff to $dffe where applicable).
Selected cell types for direct conversion:
  $_DFF_PP1_ -> $__DFFE_PP1
  $_DFF_PP0_ -> $__DFFE_PP0
  $_DFF_PN1_ -> $__DFFE_PN1
  $_DFF_PN0_ -> $__DFFE_PN0
  $_DFF_NP1_ -> $__DFFE_NP1
  $_DFF_NP0_ -> $__DFFE_NP0
  $_DFF_NN1_ -> $__DFFE_NN1
  $_DFF_NN0_ -> $__DFFE_NN0
  $_DFF_N_ -> $_DFFE_NP_
  $_DFF_P_ -> $_DFFE_PP_
Transforming FF to FF+Enable cells in module sobel:
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2620 to $_DFFE_PP_ for $techmap\rgb_unpack.$0\downsize.s_axis_tkeep_reg[2:0] [2] -> \rgb_unpack.downsize.s_axis_tkeep_reg [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2621 to $_DFFE_PP_ for $techmap\rgb_unpack.$0\downsize.m_axis_tdata_reg[7:0] [0] -> \rgb_unpack.downsize.m_axis_tdata_reg [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2622 to $_DFFE_PP_ for $techmap\rgb_unpack.$0\downsize.m_axis_tdata_reg[7:0] [1] -> \rgb_unpack.downsize.m_axis_tdata_reg [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2623 to $_DFFE_PP_ for $techmap\rgb_unpack.$0\downsize.m_axis_tdata_reg[7:0] [2] -> \rgb_unpack.downsize.m_axis_tdata_reg [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2624 to $_DFFE_PP_ for $techmap\rgb_unpack.$0\downsize.m_axis_tdata_reg[7:0] [3] -> \rgb_unpack.downsize.m_axis_tdata_reg [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2625 to $_DFFE_PP_ for $techmap\rgb_unpack.$0\downsize.m_axis_tdata_reg[7:0] [4] -> \rgb_unpack.downsize.m_axis_tdata_reg [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2626 to $_DFFE_PP_ for $techmap\rgb_unpack.$0\downsize.m_axis_tdata_reg[7:0] [5] -> \rgb_unpack.downsize.m_axis_tdata_reg [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2627 to $_DFFE_PP_ for $techmap\rgb_unpack.$0\downsize.m_axis_tdata_reg[7:0] [6] -> \rgb_unpack.downsize.m_axis_tdata_reg [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2628 to $_DFFE_PP_ for $techmap\rgb_unpack.$0\downsize.m_axis_tdata_reg[7:0] [7] -> \rgb_unpack.downsize.m_axis_tdata_reg [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2629 to $_DFFE_PP_ for $techmap\rgb_unpack.$0\downsize.s_axis_tvalid_reg[0:0] -> \rgb_unpack.downsize.s_axis_tvalid_reg.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2630 to $_DFFE_PP_ for $techmap\rgb_unpack.$0\downsize.s_axis_tdata_reg[23:0] [0] -> \rgb_unpack.downsize.s_axis_tdata_reg [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2631 to $_DFFE_PP_ for $techmap\rgb_unpack.$0\downsize.s_axis_tdata_reg[23:0] [1] -> \rgb_unpack.downsize.s_axis_tdata_reg [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2632 to $_DFFE_PP_ for $techmap\rgb_unpack.$0\downsize.s_axis_tdata_reg[23:0] [2] -> \rgb_unpack.downsize.s_axis_tdata_reg [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2633 to $_DFFE_PP_ for $techmap\rgb_unpack.$0\downsize.s_axis_tdata_reg[23:0] [3] -> \rgb_unpack.downsize.s_axis_tdata_reg [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2634 to $_DFFE_PP_ for $techmap\rgb_unpack.$0\downsize.s_axis_tdata_reg[23:0] [4] -> \rgb_unpack.downsize.s_axis_tdata_reg [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2635 to $_DFFE_PP_ for $techmap\rgb_unpack.$0\downsize.s_axis_tdata_reg[23:0] [5] -> \rgb_unpack.downsize.s_axis_tdata_reg [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2636 to $_DFFE_PP_ for $techmap\rgb_unpack.$0\downsize.s_axis_tdata_reg[23:0] [6] -> \rgb_unpack.downsize.s_axis_tdata_reg [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2637 to $_DFFE_PP_ for $techmap\rgb_unpack.$0\downsize.s_axis_tdata_reg[23:0] [7] -> \rgb_unpack.downsize.s_axis_tdata_reg [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2638 to $_DFFE_PP_ for $techmap\rgb_unpack.$0\downsize.s_axis_tdata_reg[23:0] [8] -> \rgb_unpack.downsize.s_axis_tdata_reg [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2639 to $_DFFE_PP_ for $techmap\rgb_unpack.$0\downsize.s_axis_tdata_reg[23:0] [9] -> \rgb_unpack.downsize.s_axis_tdata_reg [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2640 to $_DFFE_PP_ for $techmap\rgb_unpack.$0\downsize.s_axis_tdata_reg[23:0] [10] -> \rgb_unpack.downsize.s_axis_tdata_reg [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2641 to $_DFFE_PP_ for $techmap\rgb_unpack.$0\downsize.s_axis_tdata_reg[23:0] [11] -> \rgb_unpack.downsize.s_axis_tdata_reg [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2642 to $_DFFE_PP_ for $techmap\rgb_unpack.$0\downsize.s_axis_tdata_reg[23:0] [12] -> \rgb_unpack.downsize.s_axis_tdata_reg [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2643 to $_DFFE_PP_ for $techmap\rgb_unpack.$0\downsize.s_axis_tdata_reg[23:0] [13] -> \rgb_unpack.downsize.s_axis_tdata_reg [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2644 to $_DFFE_PP_ for $techmap\rgb_unpack.$0\downsize.s_axis_tdata_reg[23:0] [14] -> \rgb_unpack.downsize.s_axis_tdata_reg [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2645 to $_DFFE_PP_ for $techmap\rgb_unpack.$0\downsize.s_axis_tdata_reg[23:0] [15] -> \rgb_unpack.downsize.s_axis_tdata_reg [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2646 to $_DFFE_PP_ for $techmap\rgb_unpack.$0\downsize.s_axis_tdata_reg[23:0] [16] -> \rgb_unpack.downsize.s_axis_tdata_reg [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2647 to $_DFFE_PP_ for $techmap\rgb_unpack.$0\downsize.s_axis_tdata_reg[23:0] [17] -> \rgb_unpack.downsize.s_axis_tdata_reg [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2648 to $_DFFE_PP_ for $techmap\rgb_unpack.$0\downsize.s_axis_tdata_reg[23:0] [18] -> \rgb_unpack.downsize.s_axis_tdata_reg [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2649 to $_DFFE_PP_ for $techmap\rgb_unpack.$0\downsize.s_axis_tdata_reg[23:0] [19] -> \rgb_unpack.downsize.s_axis_tdata_reg [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2650 to $_DFFE_PP_ for $techmap\rgb_unpack.$0\downsize.s_axis_tdata_reg[23:0] [20] -> \rgb_unpack.downsize.s_axis_tdata_reg [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2651 to $_DFFE_PP_ for $techmap\rgb_unpack.$0\downsize.s_axis_tdata_reg[23:0] [21] -> \rgb_unpack.downsize.s_axis_tdata_reg [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2652 to $_DFFE_PP_ for $techmap\rgb_unpack.$0\downsize.s_axis_tdata_reg[23:0] [22] -> \rgb_unpack.downsize.s_axis_tdata_reg [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2653 to $_DFFE_PP_ for $techmap\rgb_unpack.$0\downsize.s_axis_tdata_reg[23:0] [23] -> \rgb_unpack.downsize.s_axis_tdata_reg [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2797 to $_DFFE_PP_ for $techmap\mag_pipe.$0\data_o_reg[23:0] [0] -> \mag_pipe.data_o_reg [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2798 to $_DFFE_PP_ for $techmap\mag_pipe.$0\data_o_reg[23:0] [1] -> \mag_pipe.data_o_reg [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2799 to $_DFFE_PP_ for $techmap\mag_pipe.$0\data_o_reg[23:0] [2] -> \mag_pipe.data_o_reg [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2800 to $_DFFE_PP_ for $techmap\mag_pipe.$0\data_o_reg[23:0] [3] -> \mag_pipe.data_o_reg [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2801 to $_DFFE_PP_ for $techmap\mag_pipe.$0\data_o_reg[23:0] [4] -> \mag_pipe.data_o_reg [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2802 to $_DFFE_PP_ for $techmap\mag_pipe.$0\data_o_reg[23:0] [5] -> \mag_pipe.data_o_reg [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2803 to $_DFFE_PP_ for $techmap\mag_pipe.$0\data_o_reg[23:0] [6] -> \mag_pipe.data_o_reg [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2804 to $_DFFE_PP_ for $techmap\mag_pipe.$0\data_o_reg[23:0] [7] -> \mag_pipe.data_o_reg [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2805 to $_DFFE_PP_ for $techmap\mag_pipe.$0\data_o_reg[23:0] [8] -> \mag_pipe.data_o_reg [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2806 to $_DFFE_PP_ for $techmap\mag_pipe.$0\data_o_reg[23:0] [9] -> \mag_pipe.data_o_reg [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2807 to $_DFFE_PP_ for $techmap\mag_pipe.$0\data_o_reg[23:0] [10] -> \mag_pipe.data_o_reg [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2808 to $_DFFE_PP_ for $techmap\mag_pipe.$0\data_o_reg[23:0] [11] -> \mag_pipe.data_o_reg [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2809 to $_DFFE_PP_ for $techmap\mag_pipe.$0\data_o_reg[23:0] [12] -> \mag_pipe.data_o_reg [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2810 to $_DFFE_PP_ for $techmap\mag_pipe.$0\data_o_reg[23:0] [13] -> \mag_pipe.data_o_reg [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2811 to $_DFFE_PP_ for $techmap\mag_pipe.$0\data_o_reg[23:0] [14] -> \mag_pipe.data_o_reg [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2812 to $_DFFE_PP_ for $techmap\mag_pipe.$0\data_o_reg[23:0] [15] -> \mag_pipe.data_o_reg [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2813 to $_DFFE_PP_ for $techmap\mag_pipe.$0\data_o_reg[23:0] [16] -> \mag_pipe.data_o_reg [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2814 to $_DFFE_PP_ for $techmap\mag_pipe.$0\data_o_reg[23:0] [17] -> \mag_pipe.data_o_reg [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2815 to $_DFFE_PP_ for $techmap\mag_pipe.$0\data_o_reg[23:0] [18] -> \mag_pipe.data_o_reg [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2816 to $_DFFE_PP_ for $techmap\mag_pipe.$0\data_o_reg[23:0] [19] -> \mag_pipe.data_o_reg [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2817 to $_DFFE_PP_ for $techmap\mag_pipe.$0\data_o_reg[23:0] [20] -> \mag_pipe.data_o_reg [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2818 to $_DFFE_PP_ for $techmap\mag_pipe.$0\data_o_reg[23:0] [21] -> \mag_pipe.data_o_reg [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2819 to $_DFFE_PP_ for $techmap\mag_pipe.$0\data_o_reg[23:0] [22] -> \mag_pipe.data_o_reg [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2820 to $_DFFE_PP_ for $techmap\mag_pipe.$0\data_o_reg[23:0] [23] -> \mag_pipe.data_o_reg [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2821 to $_DFFE_PP_ for $techmap\mag_pipe.$0\valid_o_reg[0:0] -> \mag_pipe.valid_o_reg.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2882 to $_DFFE_PP_ for $techmap\abs_pipe.$0\data_o_reg[15:0] [0] -> \abs_pipe.data_o_reg [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2883 to $_DFFE_PP_ for $techmap\abs_pipe.$0\data_o_reg[15:0] [1] -> \abs_pipe.data_o_reg [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2884 to $_DFFE_PP_ for $techmap\abs_pipe.$0\data_o_reg[15:0] [2] -> \abs_pipe.data_o_reg [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2885 to $_DFFE_PP_ for $techmap\abs_pipe.$0\data_o_reg[15:0] [3] -> \abs_pipe.data_o_reg [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2886 to $_DFFE_PP_ for $techmap\abs_pipe.$0\data_o_reg[15:0] [4] -> \abs_pipe.data_o_reg [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2887 to $_DFFE_PP_ for $techmap\abs_pipe.$0\data_o_reg[15:0] [5] -> \abs_pipe.data_o_reg [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2888 to $_DFFE_PP_ for $techmap\abs_pipe.$0\data_o_reg[15:0] [6] -> \abs_pipe.data_o_reg [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2889 to $_DFFE_PP_ for $techmap\abs_pipe.$0\data_o_reg[15:0] [7] -> \abs_pipe.data_o_reg [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2890 to $_DFFE_PP_ for $techmap\abs_pipe.$0\data_o_reg[15:0] [8] -> \abs_pipe.data_o_reg [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2891 to $_DFFE_PP_ for $techmap\abs_pipe.$0\data_o_reg[15:0] [9] -> \abs_pipe.data_o_reg [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2892 to $_DFFE_PP_ for $techmap\abs_pipe.$0\data_o_reg[15:0] [10] -> \abs_pipe.data_o_reg [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2893 to $_DFFE_PP_ for $techmap\abs_pipe.$0\data_o_reg[15:0] [11] -> \abs_pipe.data_o_reg [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2894 to $_DFFE_PP_ for $techmap\abs_pipe.$0\data_o_reg[15:0] [12] -> \abs_pipe.data_o_reg [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2895 to $_DFFE_PP_ for $techmap\abs_pipe.$0\data_o_reg[15:0] [13] -> \abs_pipe.data_o_reg [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2896 to $_DFFE_PP_ for $techmap\abs_pipe.$0\data_o_reg[15:0] [14] -> \abs_pipe.data_o_reg [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2897 to $_DFFE_PP_ for $techmap\abs_pipe.$0\data_o_reg[15:0] [15] -> \abs_pipe.data_o_reg [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2898 to $_DFFE_PP_ for $techmap\abs_pipe.$0\valid_o_reg[0:0] -> \abs_pipe.valid_o_reg.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2946 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[2][7:0] [0] -> \sobel_conv2d.conv_window[2] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2947 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[2][7:0] [1] -> \sobel_conv2d.conv_window[2] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2948 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[2][7:0] [2] -> \sobel_conv2d.conv_window[2] [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2949 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[2][7:0] [3] -> \sobel_conv2d.conv_window[2] [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2950 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[2][7:0] [4] -> \sobel_conv2d.conv_window[2] [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2951 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[2][7:0] [5] -> \sobel_conv2d.conv_window[2] [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2952 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[2][7:0] [6] -> \sobel_conv2d.conv_window[2] [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2953 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[2][7:0] [7] -> \sobel_conv2d.conv_window[2] [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2954 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[8][7:0] [0] -> \sobel_conv2d.conv_window[8] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2955 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[8][7:0] [1] -> \sobel_conv2d.conv_window[8] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2956 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[8][7:0] [2] -> \sobel_conv2d.conv_window[8] [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2957 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[8][7:0] [3] -> \sobel_conv2d.conv_window[8] [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2958 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[8][7:0] [4] -> \sobel_conv2d.conv_window[8] [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2959 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[8][7:0] [5] -> \sobel_conv2d.conv_window[8] [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2960 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[8][7:0] [6] -> \sobel_conv2d.conv_window[8] [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2961 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[8][7:0] [7] -> \sobel_conv2d.conv_window[8] [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2962 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[7][7:0] [0] -> \sobel_conv2d.conv_window[7] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2963 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[7][7:0] [1] -> \sobel_conv2d.conv_window[7] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2964 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[7][7:0] [2] -> \sobel_conv2d.conv_window[7] [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2965 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[7][7:0] [3] -> \sobel_conv2d.conv_window[7] [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2966 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[7][7:0] [4] -> \sobel_conv2d.conv_window[7] [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2967 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[7][7:0] [5] -> \sobel_conv2d.conv_window[7] [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2968 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[7][7:0] [6] -> \sobel_conv2d.conv_window[7] [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2969 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[7][7:0] [7] -> \sobel_conv2d.conv_window[7] [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2970 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[6][7:0] [0] -> \sobel_conv2d.conv_window[6] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2971 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[6][7:0] [1] -> \sobel_conv2d.conv_window[6] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2972 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[6][7:0] [2] -> \sobel_conv2d.conv_window[6] [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2973 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[6][7:0] [3] -> \sobel_conv2d.conv_window[6] [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2974 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[6][7:0] [4] -> \sobel_conv2d.conv_window[6] [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2975 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[6][7:0] [5] -> \sobel_conv2d.conv_window[6] [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2976 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[6][7:0] [6] -> \sobel_conv2d.conv_window[6] [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2977 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[6][7:0] [7] -> \sobel_conv2d.conv_window[6] [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2978 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[5][7:0] [0] -> \sobel_conv2d.conv_window[5] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2979 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[5][7:0] [1] -> \sobel_conv2d.conv_window[5] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2980 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[5][7:0] [2] -> \sobel_conv2d.conv_window[5] [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2981 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[5][7:0] [3] -> \sobel_conv2d.conv_window[5] [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2982 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[5][7:0] [4] -> \sobel_conv2d.conv_window[5] [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2983 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[5][7:0] [5] -> \sobel_conv2d.conv_window[5] [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2984 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[5][7:0] [6] -> \sobel_conv2d.conv_window[5] [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2985 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[5][7:0] [7] -> \sobel_conv2d.conv_window[5] [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2986 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[4][7:0] [0] -> \sobel_conv2d.conv_window[4] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2987 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[4][7:0] [1] -> \sobel_conv2d.conv_window[4] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2988 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[4][7:0] [2] -> \sobel_conv2d.conv_window[4] [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2989 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[4][7:0] [3] -> \sobel_conv2d.conv_window[4] [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2990 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[4][7:0] [4] -> \sobel_conv2d.conv_window[4] [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2991 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[4][7:0] [5] -> \sobel_conv2d.conv_window[4] [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2992 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[4][7:0] [6] -> \sobel_conv2d.conv_window[4] [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2993 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[4][7:0] [7] -> \sobel_conv2d.conv_window[4] [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2994 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[3][7:0] [0] -> \sobel_conv2d.conv_window[3] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2995 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[3][7:0] [1] -> \sobel_conv2d.conv_window[3] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2996 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[3][7:0] [2] -> \sobel_conv2d.conv_window[3] [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2997 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[3][7:0] [3] -> \sobel_conv2d.conv_window[3] [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2998 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[3][7:0] [4] -> \sobel_conv2d.conv_window[3] [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2999 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[3][7:0] [5] -> \sobel_conv2d.conv_window[3] [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3000 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[3][7:0] [6] -> \sobel_conv2d.conv_window[3] [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3001 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[3][7:0] [7] -> \sobel_conv2d.conv_window[3] [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3002 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[1][7:0] [0] -> \sobel_conv2d.conv_window[1] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3003 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[1][7:0] [1] -> \sobel_conv2d.conv_window[1] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3004 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[1][7:0] [2] -> \sobel_conv2d.conv_window[1] [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3005 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[1][7:0] [3] -> \sobel_conv2d.conv_window[1] [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3006 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[1][7:0] [4] -> \sobel_conv2d.conv_window[1] [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3007 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[1][7:0] [5] -> \sobel_conv2d.conv_window[1] [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3008 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[1][7:0] [6] -> \sobel_conv2d.conv_window[1] [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3009 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[1][7:0] [7] -> \sobel_conv2d.conv_window[1] [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3010 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[0][7:0] [0] -> \sobel_conv2d.conv_window[0] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3011 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[0][7:0] [1] -> \sobel_conv2d.conv_window[0] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3012 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[0][7:0] [2] -> \sobel_conv2d.conv_window[0] [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3013 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[0][7:0] [3] -> \sobel_conv2d.conv_window[0] [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3014 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[0][7:0] [4] -> \sobel_conv2d.conv_window[0] [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3015 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[0][7:0] [5] -> \sobel_conv2d.conv_window[0] [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3016 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[0][7:0] [6] -> \sobel_conv2d.conv_window[0] [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3017 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[0][7:0] [7] -> \sobel_conv2d.conv_window[0] [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3190 to $_DFFE_PP_ for $techmap\gray_pipe.$0\data_o_reg[7:0] [0] -> \gray_pipe.data_o_reg [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3191 to $_DFFE_PP_ for $techmap\gray_pipe.$0\data_o_reg[7:0] [1] -> \gray_pipe.data_o_reg [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3192 to $_DFFE_PP_ for $techmap\gray_pipe.$0\data_o_reg[7:0] [2] -> \gray_pipe.data_o_reg [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3193 to $_DFFE_PP_ for $techmap\gray_pipe.$0\data_o_reg[7:0] [3] -> \gray_pipe.data_o_reg [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3194 to $_DFFE_PP_ for $techmap\gray_pipe.$0\data_o_reg[7:0] [4] -> \gray_pipe.data_o_reg [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3195 to $_DFFE_PP_ for $techmap\gray_pipe.$0\data_o_reg[7:0] [5] -> \gray_pipe.data_o_reg [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3196 to $_DFFE_PP_ for $techmap\gray_pipe.$0\data_o_reg[7:0] [6] -> \gray_pipe.data_o_reg [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3197 to $_DFFE_PP_ for $techmap\gray_pipe.$0\data_o_reg[7:0] [7] -> \gray_pipe.data_o_reg [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3198 to $_DFFE_PP_ for $techmap\gray_pipe.$0\valid_o_reg[0:0] -> \gray_pipe.valid_o_reg.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3584 to $_DFFE_PP_ for $techmap\rgb_pack.$0\upsize.s_axis_tlast_reg[0:0] -> \rgb_pack.upsize.s_axis_tlast_reg.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3585 to $_DFFE_PP_ for $techmap\rgb_pack.$0\upsize.s_axis_tvalid_reg[0:0] -> \rgb_pack.upsize.s_axis_tvalid_reg.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3587 to $_DFFE_PP_ for $techmap\rgb_pack.$0\upsize.s_axis_tdata_reg[7:0] [1] -> \rgb_pack.upsize.s_axis_tdata_reg [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3588 to $_DFFE_PP_ for $techmap\rgb_pack.$0\upsize.s_axis_tdata_reg[7:0] [2] -> \rgb_pack.upsize.s_axis_tdata_reg [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3589 to $_DFFE_PP_ for $techmap\rgb_pack.$0\upsize.s_axis_tdata_reg[7:0] [3] -> \rgb_pack.upsize.s_axis_tdata_reg [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3590 to $_DFFE_PP_ for $techmap\rgb_pack.$0\upsize.s_axis_tdata_reg[7:0] [4] -> \rgb_pack.upsize.s_axis_tdata_reg [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3591 to $_DFFE_PP_ for $techmap\rgb_pack.$0\upsize.s_axis_tdata_reg[7:0] [5] -> \rgb_pack.upsize.s_axis_tdata_reg [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3592 to $_DFFE_PP_ for $techmap\rgb_pack.$0\upsize.s_axis_tdata_reg[7:0] [6] -> \rgb_pack.upsize.s_axis_tdata_reg [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3593 to $_DFFE_PP_ for $techmap\rgb_pack.$0\upsize.s_axis_tdata_reg[7:0] [7] -> \rgb_pack.upsize.s_axis_tdata_reg [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3594 to $_DFFE_PP_ for $techmap\rgb_pack.$0\upsize.seg_reg[1:0] [0] -> \rgb_pack.upsize.seg_reg [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3595 to $_DFFE_PP_ for $techmap\rgb_pack.$0\upsize.seg_reg[1:0] [1] -> \rgb_pack.upsize.seg_reg [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3598 to $_DFFE_PP_ for $techmap\rgb_pack.$0\upsize.m_axis_tdata_reg[23:0] [2] -> \rgb_pack.upsize.m_axis_tdata_reg [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3599 to $_DFFE_PP_ for $techmap\rgb_pack.$0\upsize.m_axis_tdata_reg[23:0] [3] -> \rgb_pack.upsize.m_axis_tdata_reg [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3600 to $_DFFE_PP_ for $techmap\rgb_pack.$0\upsize.m_axis_tdata_reg[23:0] [4] -> \rgb_pack.upsize.m_axis_tdata_reg [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3601 to $_DFFE_PP_ for $techmap\rgb_pack.$0\upsize.m_axis_tdata_reg[23:0] [5] -> \rgb_pack.upsize.m_axis_tdata_reg [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3602 to $_DFFE_PP_ for $techmap\rgb_pack.$0\upsize.m_axis_tdata_reg[23:0] [6] -> \rgb_pack.upsize.m_axis_tdata_reg [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3603 to $_DFFE_PP_ for $techmap\rgb_pack.$0\upsize.m_axis_tdata_reg[23:0] [7] -> \rgb_pack.upsize.m_axis_tdata_reg [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3605 to $_DFFE_PP_ for $techmap\rgb_pack.$0\upsize.m_axis_tdata_reg[23:0] [9] -> \rgb_pack.upsize.m_axis_tdata_reg [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3606 to $_DFFE_PP_ for $techmap\rgb_pack.$0\upsize.m_axis_tdata_reg[23:0] [10] -> \rgb_pack.upsize.m_axis_tdata_reg [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3607 to $_DFFE_PP_ for $techmap\rgb_pack.$0\upsize.m_axis_tdata_reg[23:0] [11] -> \rgb_pack.upsize.m_axis_tdata_reg [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3608 to $_DFFE_PP_ for $techmap\rgb_pack.$0\upsize.m_axis_tdata_reg[23:0] [12] -> \rgb_pack.upsize.m_axis_tdata_reg [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3609 to $_DFFE_PP_ for $techmap\rgb_pack.$0\upsize.m_axis_tdata_reg[23:0] [13] -> \rgb_pack.upsize.m_axis_tdata_reg [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3610 to $_DFFE_PP_ for $techmap\rgb_pack.$0\upsize.m_axis_tdata_reg[23:0] [14] -> \rgb_pack.upsize.m_axis_tdata_reg [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3611 to $_DFFE_PP_ for $techmap\rgb_pack.$0\upsize.m_axis_tdata_reg[23:0] [15] -> \rgb_pack.upsize.m_axis_tdata_reg [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3616 to $_DFFE_PP_ for $techmap\rgb_pack.$0\upsize.m_axis_tdata_reg[23:0] [20] -> \rgb_pack.upsize.m_axis_tdata_reg [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3617 to $_DFFE_PP_ for $techmap\rgb_pack.$0\upsize.m_axis_tdata_reg[23:0] [21] -> \rgb_pack.upsize.m_axis_tdata_reg [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3618 to $_DFFE_PP_ for $techmap\rgb_pack.$0\upsize.m_axis_tdata_reg[23:0] [22] -> \rgb_pack.upsize.m_axis_tdata_reg [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3619 to $_DFFE_PP_ for $techmap\rgb_pack.$0\upsize.m_axis_tdata_reg[23:0] [23] -> \rgb_pack.upsize.m_axis_tdata_reg [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3757 to $_DFFE_PP_ for $techmap\rx_fifo.$0\wr_ptr_l[8:0] [0] -> \rx_fifo.wr_ptr_l [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3758 to $_DFFE_PP_ for $techmap\rx_fifo.$0\wr_ptr_l[8:0] [1] -> \rx_fifo.wr_ptr_l [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3759 to $_DFFE_PP_ for $techmap\rx_fifo.$0\wr_ptr_l[8:0] [2] -> \rx_fifo.wr_ptr_l [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3760 to $_DFFE_PP_ for $techmap\rx_fifo.$0\wr_ptr_l[8:0] [3] -> \rx_fifo.wr_ptr_l [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3761 to $_DFFE_PP_ for $techmap\rx_fifo.$0\wr_ptr_l[8:0] [4] -> \rx_fifo.wr_ptr_l [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3762 to $_DFFE_PP_ for $techmap\rx_fifo.$0\wr_ptr_l[8:0] [5] -> \rx_fifo.wr_ptr_l [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3763 to $_DFFE_PP_ for $techmap\rx_fifo.$0\wr_ptr_l[8:0] [6] -> \rx_fifo.wr_ptr_l [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3764 to $_DFFE_PP_ for $techmap\rx_fifo.$0\wr_ptr_l[8:0] [7] -> \rx_fifo.wr_ptr_l [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3765 to $_DFFE_PP_ for $techmap\rx_fifo.$0\wr_ptr_l[8:0] [8] -> \rx_fifo.wr_ptr_l [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3776 to $_DFFE_PP_ for $techmap\rx_fifo.$0\data_o_bypass_l[7:0] [1] -> \rx_fifo.data_o_bypass_l [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3777 to $_DFFE_PP_ for $techmap\rx_fifo.$0\data_o_bypass_l[7:0] [2] -> \rx_fifo.data_o_bypass_l [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3778 to $_DFFE_PP_ for $techmap\rx_fifo.$0\data_o_bypass_l[7:0] [3] -> \rx_fifo.data_o_bypass_l [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3779 to $_DFFE_PP_ for $techmap\rx_fifo.$0\data_o_bypass_l[7:0] [4] -> \rx_fifo.data_o_bypass_l [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3780 to $_DFFE_PP_ for $techmap\rx_fifo.$0\data_o_bypass_l[7:0] [5] -> \rx_fifo.data_o_bypass_l [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3781 to $_DFFE_PP_ for $techmap\rx_fifo.$0\data_o_bypass_l[7:0] [6] -> \rx_fifo.data_o_bypass_l [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3782 to $_DFFE_PP_ for $techmap\rx_fifo.$0\data_o_bypass_l[7:0] [7] -> \rx_fifo.data_o_bypass_l [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3918 to $_DFFE_PP_ for $techmap\magnitude_inst.mag_elastic.$0\data_o_reg[15:0] [0] -> \magnitude_inst.mag_elastic.data_o_reg [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3919 to $_DFFE_PP_ for $techmap\magnitude_inst.mag_elastic.$0\data_o_reg[15:0] [1] -> \magnitude_inst.mag_elastic.data_o_reg [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3920 to $_DFFE_PP_ for $techmap\magnitude_inst.mag_elastic.$0\data_o_reg[15:0] [2] -> \magnitude_inst.mag_elastic.data_o_reg [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3921 to $_DFFE_PP_ for $techmap\magnitude_inst.mag_elastic.$0\data_o_reg[15:0] [3] -> \magnitude_inst.mag_elastic.data_o_reg [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3922 to $_DFFE_PP_ for $techmap\magnitude_inst.mag_elastic.$0\data_o_reg[15:0] [4] -> \magnitude_inst.mag_elastic.data_o_reg [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3923 to $_DFFE_PP_ for $techmap\magnitude_inst.mag_elastic.$0\data_o_reg[15:0] [5] -> \magnitude_inst.mag_elastic.data_o_reg [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3924 to $_DFFE_PP_ for $techmap\magnitude_inst.mag_elastic.$0\data_o_reg[15:0] [6] -> \magnitude_inst.mag_elastic.data_o_reg [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3925 to $_DFFE_PP_ for $techmap\magnitude_inst.mag_elastic.$0\data_o_reg[15:0] [7] -> \magnitude_inst.mag_elastic.data_o_reg [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3934 to $_DFFE_PP_ for $techmap\magnitude_inst.mag_elastic.$0\valid_o_reg[0:0] -> \magnitude_inst.mag_elastic.valid_o_reg.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3973 to $_DFFE_PP_ for $techmap\rgb2gray_inst.terms_elastic.$0\data_o_reg[23:0] [0] -> \rgb2gray_inst.terms_elastic.data_o_reg [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3974 to $_DFFE_PP_ for $techmap\rgb2gray_inst.terms_elastic.$0\data_o_reg[23:0] [1] -> \rgb2gray_inst.terms_elastic.data_o_reg [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3975 to $_DFFE_PP_ for $techmap\rgb2gray_inst.terms_elastic.$0\data_o_reg[23:0] [2] -> \rgb2gray_inst.terms_elastic.data_o_reg [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3976 to $_DFFE_PP_ for $techmap\rgb2gray_inst.terms_elastic.$0\data_o_reg[23:0] [3] -> \rgb2gray_inst.terms_elastic.data_o_reg [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3977 to $_DFFE_PP_ for $techmap\rgb2gray_inst.terms_elastic.$0\data_o_reg[23:0] [4] -> \rgb2gray_inst.terms_elastic.data_o_reg [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3978 to $_DFFE_PP_ for $techmap\rgb2gray_inst.terms_elastic.$0\data_o_reg[23:0] [5] -> \rgb2gray_inst.terms_elastic.data_o_reg [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3979 to $_DFFE_PP_ for $techmap\rgb2gray_inst.terms_elastic.$0\data_o_reg[23:0] [6] -> \rgb2gray_inst.terms_elastic.data_o_reg [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3980 to $_DFFE_PP_ for $techmap\rgb2gray_inst.terms_elastic.$0\data_o_reg[23:0] [7] -> \rgb2gray_inst.terms_elastic.data_o_reg [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3981 to $_DFFE_PP_ for $techmap\rgb2gray_inst.terms_elastic.$0\data_o_reg[23:0] [8] -> \rgb2gray_inst.terms_elastic.data_o_reg [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3982 to $_DFFE_PP_ for $techmap\rgb2gray_inst.terms_elastic.$0\data_o_reg[23:0] [9] -> \rgb2gray_inst.terms_elastic.data_o_reg [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3983 to $_DFFE_PP_ for $techmap\rgb2gray_inst.terms_elastic.$0\data_o_reg[23:0] [10] -> \rgb2gray_inst.terms_elastic.data_o_reg [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3984 to $_DFFE_PP_ for $techmap\rgb2gray_inst.terms_elastic.$0\data_o_reg[23:0] [11] -> \rgb2gray_inst.terms_elastic.data_o_reg [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3985 to $_DFFE_PP_ for $techmap\rgb2gray_inst.terms_elastic.$0\data_o_reg[23:0] [12] -> \rgb2gray_inst.terms_elastic.data_o_reg [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3986 to $_DFFE_PP_ for $techmap\rgb2gray_inst.terms_elastic.$0\data_o_reg[23:0] [13] -> \rgb2gray_inst.terms_elastic.data_o_reg [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3987 to $_DFFE_PP_ for $techmap\rgb2gray_inst.terms_elastic.$0\data_o_reg[23:0] [14] -> \rgb2gray_inst.terms_elastic.data_o_reg [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3988 to $_DFFE_PP_ for $techmap\rgb2gray_inst.terms_elastic.$0\data_o_reg[23:0] [15] -> \rgb2gray_inst.terms_elastic.data_o_reg [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3989 to $_DFFE_PP_ for $techmap\rgb2gray_inst.terms_elastic.$0\data_o_reg[23:0] [16] -> \rgb2gray_inst.terms_elastic.data_o_reg [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3990 to $_DFFE_PP_ for $techmap\rgb2gray_inst.terms_elastic.$0\data_o_reg[23:0] [17] -> \rgb2gray_inst.terms_elastic.data_o_reg [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3991 to $_DFFE_PP_ for $techmap\rgb2gray_inst.terms_elastic.$0\data_o_reg[23:0] [18] -> \rgb2gray_inst.terms_elastic.data_o_reg [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3992 to $_DFFE_PP_ for $techmap\rgb2gray_inst.terms_elastic.$0\data_o_reg[23:0] [19] -> \rgb2gray_inst.terms_elastic.data_o_reg [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3993 to $_DFFE_PP_ for $techmap\rgb2gray_inst.terms_elastic.$0\data_o_reg[23:0] [20] -> \rgb2gray_inst.terms_elastic.data_o_reg [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3994 to $_DFFE_PP_ for $techmap\rgb2gray_inst.terms_elastic.$0\data_o_reg[23:0] [21] -> \rgb2gray_inst.terms_elastic.data_o_reg [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3995 to $_DFFE_PP_ for $techmap\rgb2gray_inst.terms_elastic.$0\data_o_reg[23:0] [22] -> \rgb2gray_inst.terms_elastic.data_o_reg [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3996 to $_DFFE_PP_ for $techmap\rgb2gray_inst.terms_elastic.$0\data_o_reg[23:0] [23] -> \rgb2gray_inst.terms_elastic.data_o_reg [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3997 to $_DFFE_PP_ for $techmap\rgb2gray_inst.terms_elastic.$0\valid_o_reg[0:0] -> \rgb2gray_inst.terms_elastic.valid_o_reg.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4054 to $_DFFE_PP_ for $techmap\uart_inst.uart_rx_inst.$0\m_axis_tdata_reg[7:0] [0] -> \uart_inst.uart_rx_inst.m_axis_tdata_reg [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4055 to $_DFFE_PP_ for $techmap\uart_inst.uart_rx_inst.$0\m_axis_tdata_reg[7:0] [1] -> \uart_inst.uart_rx_inst.m_axis_tdata_reg [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4056 to $_DFFE_PP_ for $techmap\uart_inst.uart_rx_inst.$0\m_axis_tdata_reg[7:0] [2] -> \uart_inst.uart_rx_inst.m_axis_tdata_reg [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4057 to $_DFFE_PP_ for $techmap\uart_inst.uart_rx_inst.$0\m_axis_tdata_reg[7:0] [3] -> \uart_inst.uart_rx_inst.m_axis_tdata_reg [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4058 to $_DFFE_PP_ for $techmap\uart_inst.uart_rx_inst.$0\m_axis_tdata_reg[7:0] [4] -> \uart_inst.uart_rx_inst.m_axis_tdata_reg [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4059 to $_DFFE_PP_ for $techmap\uart_inst.uart_rx_inst.$0\m_axis_tdata_reg[7:0] [5] -> \uart_inst.uart_rx_inst.m_axis_tdata_reg [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4060 to $_DFFE_PP_ for $techmap\uart_inst.uart_rx_inst.$0\m_axis_tdata_reg[7:0] [6] -> \uart_inst.uart_rx_inst.m_axis_tdata_reg [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4061 to $_DFFE_PP_ for $techmap\uart_inst.uart_rx_inst.$0\m_axis_tdata_reg[7:0] [7] -> \uart_inst.uart_rx_inst.m_axis_tdata_reg [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4062 to $_DFFE_PP_ for $techmap\uart_inst.uart_rx_inst.$0\bit_cnt[3:0] [0] -> \uart_inst.uart_rx_inst.bit_cnt [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4063 to $_DFFE_PP_ for $techmap\uart_inst.uart_rx_inst.$0\bit_cnt[3:0] [1] -> \uart_inst.uart_rx_inst.bit_cnt [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4064 to $_DFFE_PP_ for $techmap\uart_inst.uart_rx_inst.$0\bit_cnt[3:0] [2] -> \uart_inst.uart_rx_inst.bit_cnt [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4065 to $_DFFE_PP_ for $techmap\uart_inst.uart_rx_inst.$0\bit_cnt[3:0] [3] -> \uart_inst.uart_rx_inst.bit_cnt [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4066 to $_DFFE_PP_ for $techmap\uart_inst.uart_rx_inst.$0\prescale_reg[18:0] [0] -> \uart_inst.uart_rx_inst.prescale_reg [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4067 to $_DFFE_PP_ for $techmap\uart_inst.uart_rx_inst.$0\prescale_reg[18:0] [1] -> \uart_inst.uart_rx_inst.prescale_reg [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4068 to $_DFFE_PP_ for $techmap\uart_inst.uart_rx_inst.$0\prescale_reg[18:0] [2] -> \uart_inst.uart_rx_inst.prescale_reg [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4069 to $_DFFE_PP_ for $techmap\uart_inst.uart_rx_inst.$0\prescale_reg[18:0] [3] -> \uart_inst.uart_rx_inst.prescale_reg [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4070 to $_DFFE_PP_ for $techmap\uart_inst.uart_rx_inst.$0\prescale_reg[18:0] [4] -> \uart_inst.uart_rx_inst.prescale_reg [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4071 to $_DFFE_PP_ for $techmap\uart_inst.uart_rx_inst.$0\prescale_reg[18:0] [5] -> \uart_inst.uart_rx_inst.prescale_reg [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4072 to $_DFFE_PP_ for $techmap\uart_inst.uart_rx_inst.$0\prescale_reg[18:0] [6] -> \uart_inst.uart_rx_inst.prescale_reg [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4073 to $_DFFE_PP_ for $techmap\uart_inst.uart_rx_inst.$0\prescale_reg[18:0] [7] -> \uart_inst.uart_rx_inst.prescale_reg [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4074 to $_DFFE_PP_ for $techmap\uart_inst.uart_rx_inst.$0\prescale_reg[18:0] [8] -> \uart_inst.uart_rx_inst.prescale_reg [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4075 to $_DFFE_PP_ for $techmap\uart_inst.uart_rx_inst.$0\prescale_reg[18:0] [9] -> \uart_inst.uart_rx_inst.prescale_reg [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4076 to $_DFFE_PP_ for $techmap\uart_inst.uart_rx_inst.$0\prescale_reg[18:0] [10] -> \uart_inst.uart_rx_inst.prescale_reg [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4077 to $_DFFE_PP_ for $techmap\uart_inst.uart_rx_inst.$0\prescale_reg[18:0] [11] -> \uart_inst.uart_rx_inst.prescale_reg [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4078 to $_DFFE_PP_ for $techmap\uart_inst.uart_rx_inst.$0\prescale_reg[18:0] [12] -> \uart_inst.uart_rx_inst.prescale_reg [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4079 to $_DFFE_PP_ for $techmap\uart_inst.uart_rx_inst.$0\prescale_reg[18:0] [13] -> \uart_inst.uart_rx_inst.prescale_reg [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4080 to $_DFFE_PP_ for $techmap\uart_inst.uart_rx_inst.$0\prescale_reg[18:0] [14] -> \uart_inst.uart_rx_inst.prescale_reg [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4081 to $_DFFE_PP_ for $techmap\uart_inst.uart_rx_inst.$0\prescale_reg[18:0] [15] -> \uart_inst.uart_rx_inst.prescale_reg [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4082 to $_DFFE_PP_ for $techmap\uart_inst.uart_rx_inst.$0\prescale_reg[18:0] [16] -> \uart_inst.uart_rx_inst.prescale_reg [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4083 to $_DFFE_PP_ for $techmap\uart_inst.uart_rx_inst.$0\prescale_reg[18:0] [17] -> \uart_inst.uart_rx_inst.prescale_reg [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4084 to $_DFFE_PP_ for $techmap\uart_inst.uart_rx_inst.$0\prescale_reg[18:0] [18] -> \uart_inst.uart_rx_inst.prescale_reg [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4085 to $_DFFE_PP_ for $techmap\uart_inst.uart_rx_inst.$0\data_reg[7:0] [0] -> \uart_inst.uart_rx_inst.data_reg [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4086 to $_DFFE_PP_ for $techmap\uart_inst.uart_rx_inst.$0\data_reg[7:0] [1] -> \uart_inst.uart_rx_inst.data_reg [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4087 to $_DFFE_PP_ for $techmap\uart_inst.uart_rx_inst.$0\data_reg[7:0] [2] -> \uart_inst.uart_rx_inst.data_reg [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4088 to $_DFFE_PP_ for $techmap\uart_inst.uart_rx_inst.$0\data_reg[7:0] [3] -> \uart_inst.uart_rx_inst.data_reg [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4089 to $_DFFE_PP_ for $techmap\uart_inst.uart_rx_inst.$0\data_reg[7:0] [4] -> \uart_inst.uart_rx_inst.data_reg [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4090 to $_DFFE_PP_ for $techmap\uart_inst.uart_rx_inst.$0\data_reg[7:0] [5] -> \uart_inst.uart_rx_inst.data_reg [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4091 to $_DFFE_PP_ for $techmap\uart_inst.uart_rx_inst.$0\data_reg[7:0] [6] -> \uart_inst.uart_rx_inst.data_reg [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4092 to $_DFFE_PP_ for $techmap\uart_inst.uart_rx_inst.$0\data_reg[7:0] [7] -> \uart_inst.uart_rx_inst.data_reg [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4362 to $_DFFE_PP_ for $techmap\uart_inst.uart_tx_inst.$0\prescale_reg[18:0] [0] -> \uart_inst.uart_tx_inst.prescale_reg [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4363 to $_DFFE_PP_ for $techmap\uart_inst.uart_tx_inst.$0\prescale_reg[18:0] [1] -> \uart_inst.uart_tx_inst.prescale_reg [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4364 to $_DFFE_PP_ for $techmap\uart_inst.uart_tx_inst.$0\prescale_reg[18:0] [2] -> \uart_inst.uart_tx_inst.prescale_reg [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4365 to $_DFFE_PP_ for $techmap\uart_inst.uart_tx_inst.$0\prescale_reg[18:0] [3] -> \uart_inst.uart_tx_inst.prescale_reg [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4366 to $_DFFE_PP_ for $techmap\uart_inst.uart_tx_inst.$0\prescale_reg[18:0] [4] -> \uart_inst.uart_tx_inst.prescale_reg [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4367 to $_DFFE_PP_ for $techmap\uart_inst.uart_tx_inst.$0\prescale_reg[18:0] [5] -> \uart_inst.uart_tx_inst.prescale_reg [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4368 to $_DFFE_PP_ for $techmap\uart_inst.uart_tx_inst.$0\prescale_reg[18:0] [6] -> \uart_inst.uart_tx_inst.prescale_reg [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4369 to $_DFFE_PP_ for $techmap\uart_inst.uart_tx_inst.$0\prescale_reg[18:0] [7] -> \uart_inst.uart_tx_inst.prescale_reg [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4370 to $_DFFE_PP_ for $techmap\uart_inst.uart_tx_inst.$0\prescale_reg[18:0] [8] -> \uart_inst.uart_tx_inst.prescale_reg [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4371 to $_DFFE_PP_ for $techmap\uart_inst.uart_tx_inst.$0\prescale_reg[18:0] [9] -> \uart_inst.uart_tx_inst.prescale_reg [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4372 to $_DFFE_PP_ for $techmap\uart_inst.uart_tx_inst.$0\prescale_reg[18:0] [10] -> \uart_inst.uart_tx_inst.prescale_reg [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4373 to $_DFFE_PP_ for $techmap\uart_inst.uart_tx_inst.$0\prescale_reg[18:0] [11] -> \uart_inst.uart_tx_inst.prescale_reg [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4374 to $_DFFE_PP_ for $techmap\uart_inst.uart_tx_inst.$0\prescale_reg[18:0] [12] -> \uart_inst.uart_tx_inst.prescale_reg [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4375 to $_DFFE_PP_ for $techmap\uart_inst.uart_tx_inst.$0\prescale_reg[18:0] [13] -> \uart_inst.uart_tx_inst.prescale_reg [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4376 to $_DFFE_PP_ for $techmap\uart_inst.uart_tx_inst.$0\prescale_reg[18:0] [14] -> \uart_inst.uart_tx_inst.prescale_reg [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4377 to $_DFFE_PP_ for $techmap\uart_inst.uart_tx_inst.$0\prescale_reg[18:0] [15] -> \uart_inst.uart_tx_inst.prescale_reg [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4378 to $_DFFE_PP_ for $techmap\uart_inst.uart_tx_inst.$0\prescale_reg[18:0] [16] -> \uart_inst.uart_tx_inst.prescale_reg [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4379 to $_DFFE_PP_ for $techmap\uart_inst.uart_tx_inst.$0\prescale_reg[18:0] [17] -> \uart_inst.uart_tx_inst.prescale_reg [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4380 to $_DFFE_PP_ for $techmap\uart_inst.uart_tx_inst.$0\prescale_reg[18:0] [18] -> \uart_inst.uart_tx_inst.prescale_reg [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4389 to $_DFFE_PP_ for $techmap\uart_inst.uart_tx_inst.$0\txd_reg[0:0] -> \uart_inst.uart_tx_inst.txd_reg.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4390 to $_DFFE_PP_ for $techmap\uart_inst.uart_tx_inst.$0\s_axis_tready_reg[0:0] -> \uart_inst.uart_tx_inst.s_axis_tready_reg.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4391 to $_DFFE_PP_ for $techmap\uart_inst.uart_tx_inst.$0\bit_cnt[3:0] [0] -> \uart_inst.uart_tx_inst.bit_cnt [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4392 to $_DFFE_PP_ for $techmap\uart_inst.uart_tx_inst.$0\bit_cnt[3:0] [1] -> \uart_inst.uart_tx_inst.bit_cnt [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4393 to $_DFFE_PP_ for $techmap\uart_inst.uart_tx_inst.$0\bit_cnt[3:0] [2] -> \uart_inst.uart_tx_inst.bit_cnt [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4394 to $_DFFE_PP_ for $techmap\uart_inst.uart_tx_inst.$0\bit_cnt[3:0] [3] -> \uart_inst.uart_tx_inst.bit_cnt [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4395 to $_DFFE_PP_ for $techmap\uart_inst.uart_tx_inst.$0\data_reg[8:0] [0] -> \uart_inst.uart_tx_inst.data_reg [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4396 to $_DFFE_PP_ for $techmap\uart_inst.uart_tx_inst.$0\data_reg[8:0] [1] -> \uart_inst.uart_tx_inst.data_reg [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4397 to $_DFFE_PP_ for $techmap\uart_inst.uart_tx_inst.$0\data_reg[8:0] [2] -> \uart_inst.uart_tx_inst.data_reg [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4398 to $_DFFE_PP_ for $techmap\uart_inst.uart_tx_inst.$0\data_reg[8:0] [3] -> \uart_inst.uart_tx_inst.data_reg [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4399 to $_DFFE_PP_ for $techmap\uart_inst.uart_tx_inst.$0\data_reg[8:0] [4] -> \uart_inst.uart_tx_inst.data_reg [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4400 to $_DFFE_PP_ for $techmap\uart_inst.uart_tx_inst.$0\data_reg[8:0] [5] -> \uart_inst.uart_tx_inst.data_reg [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4401 to $_DFFE_PP_ for $techmap\uart_inst.uart_tx_inst.$0\data_reg[8:0] [6] -> \uart_inst.uart_tx_inst.data_reg [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4402 to $_DFFE_PP_ for $techmap\uart_inst.uart_tx_inst.$0\data_reg[8:0] [7] -> \uart_inst.uart_tx_inst.data_reg [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4403 to $_DFFE_PP_ for $techmap\uart_inst.uart_tx_inst.$0\data_reg[8:0] [8] -> \uart_inst.uart_tx_inst.data_reg [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4622 to $_DFFE_PP_ for $techmap\sobel_conv2d.line_buffer.rd_ptr_counter_b.$0\count_l[10:0] [0] -> \sobel_conv2d.line_buffer.rd_ptr_counter_b.count_l [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4623 to $_DFFE_PP_ for $techmap\sobel_conv2d.line_buffer.rd_ptr_counter_b.$0\count_l[10:0] [1] -> \sobel_conv2d.line_buffer.rd_ptr_counter_b.count_l [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4624 to $_DFFE_PP_ for $techmap\sobel_conv2d.line_buffer.rd_ptr_counter_b.$0\count_l[10:0] [2] -> \sobel_conv2d.line_buffer.rd_ptr_counter_b.count_l [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4625 to $_DFFE_PP_ for $techmap\sobel_conv2d.line_buffer.rd_ptr_counter_b.$0\count_l[10:0] [3] -> \sobel_conv2d.line_buffer.rd_ptr_counter_b.count_l [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4626 to $_DFFE_PP_ for $techmap\sobel_conv2d.line_buffer.rd_ptr_counter_b.$0\count_l[10:0] [4] -> \sobel_conv2d.line_buffer.rd_ptr_counter_b.count_l [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4627 to $_DFFE_PP_ for $techmap\sobel_conv2d.line_buffer.rd_ptr_counter_b.$0\count_l[10:0] [5] -> \sobel_conv2d.line_buffer.rd_ptr_counter_b.count_l [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4628 to $_DFFE_PP_ for $techmap\sobel_conv2d.line_buffer.rd_ptr_counter_b.$0\count_l[10:0] [6] -> \sobel_conv2d.line_buffer.rd_ptr_counter_b.count_l [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4629 to $_DFFE_PP_ for $techmap\sobel_conv2d.line_buffer.rd_ptr_counter_b.$0\count_l[10:0] [7] -> \sobel_conv2d.line_buffer.rd_ptr_counter_b.count_l [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4630 to $_DFFE_PP_ for $techmap\sobel_conv2d.line_buffer.rd_ptr_counter_b.$0\count_l[10:0] [8] -> \sobel_conv2d.line_buffer.rd_ptr_counter_b.count_l [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4631 to $_DFFE_PP_ for $techmap\sobel_conv2d.line_buffer.rd_ptr_counter_b.$0\count_l[10:0] [9] -> \sobel_conv2d.line_buffer.rd_ptr_counter_b.count_l [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4632 to $_DFFE_PP_ for $techmap\sobel_conv2d.line_buffer.rd_ptr_counter_b.$0\count_l[10:0] [10] -> \sobel_conv2d.line_buffer.rd_ptr_counter_b.count_l [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4727 to $_DFFE_PP_ for $techmap\sobel_conv2d.line_buffer.stream_pipe.$0\valid_o_reg[0:0] -> \sobel_conv2d.line_buffer.stream_pipe.valid_o_reg.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4743 to $_DFFE_PP_ for $techmap\sobel_conv2d.line_buffer.rd_ptr_counter_a.$0\count_l[10:0] [0] -> \sobel_conv2d.line_buffer.rd_ptr_counter_a.count_l [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4744 to $_DFFE_PP_ for $techmap\sobel_conv2d.line_buffer.rd_ptr_counter_a.$0\count_l[10:0] [1] -> \sobel_conv2d.line_buffer.rd_ptr_counter_a.count_l [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4745 to $_DFFE_PP_ for $techmap\sobel_conv2d.line_buffer.rd_ptr_counter_a.$0\count_l[10:0] [2] -> \sobel_conv2d.line_buffer.rd_ptr_counter_a.count_l [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4746 to $_DFFE_PP_ for $techmap\sobel_conv2d.line_buffer.rd_ptr_counter_a.$0\count_l[10:0] [3] -> \sobel_conv2d.line_buffer.rd_ptr_counter_a.count_l [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4747 to $_DFFE_PP_ for $techmap\sobel_conv2d.line_buffer.rd_ptr_counter_a.$0\count_l[10:0] [4] -> \sobel_conv2d.line_buffer.rd_ptr_counter_a.count_l [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4748 to $_DFFE_PP_ for $techmap\sobel_conv2d.line_buffer.rd_ptr_counter_a.$0\count_l[10:0] [5] -> \sobel_conv2d.line_buffer.rd_ptr_counter_a.count_l [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4749 to $_DFFE_PP_ for $techmap\sobel_conv2d.line_buffer.rd_ptr_counter_a.$0\count_l[10:0] [6] -> \sobel_conv2d.line_buffer.rd_ptr_counter_a.count_l [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4750 to $_DFFE_PP_ for $techmap\sobel_conv2d.line_buffer.rd_ptr_counter_a.$0\count_l[10:0] [7] -> \sobel_conv2d.line_buffer.rd_ptr_counter_a.count_l [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4751 to $_DFFE_PP_ for $techmap\sobel_conv2d.line_buffer.rd_ptr_counter_a.$0\count_l[10:0] [8] -> \sobel_conv2d.line_buffer.rd_ptr_counter_a.count_l [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4752 to $_DFFE_PP_ for $techmap\sobel_conv2d.line_buffer.rd_ptr_counter_a.$0\count_l[10:0] [9] -> \sobel_conv2d.line_buffer.rd_ptr_counter_a.count_l [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4753 to $_DFFE_PP_ for $techmap\sobel_conv2d.line_buffer.rd_ptr_counter_a.$0\count_l[10:0] [10] -> \sobel_conv2d.line_buffer.rd_ptr_counter_a.count_l [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4859 to $_DFFE_PP_ for $techmap\sobel_conv2d.line_buffer.wr_ptr_counter.$0\count_l[10:0] [0] -> \sobel_conv2d.line_buffer.wr_ptr_counter.count_l [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4860 to $_DFFE_PP_ for $techmap\sobel_conv2d.line_buffer.wr_ptr_counter.$0\count_l[10:0] [1] -> \sobel_conv2d.line_buffer.wr_ptr_counter.count_l [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4861 to $_DFFE_PP_ for $techmap\sobel_conv2d.line_buffer.wr_ptr_counter.$0\count_l[10:0] [2] -> \sobel_conv2d.line_buffer.wr_ptr_counter.count_l [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4862 to $_DFFE_PP_ for $techmap\sobel_conv2d.line_buffer.wr_ptr_counter.$0\count_l[10:0] [3] -> \sobel_conv2d.line_buffer.wr_ptr_counter.count_l [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4863 to $_DFFE_PP_ for $techmap\sobel_conv2d.line_buffer.wr_ptr_counter.$0\count_l[10:0] [4] -> \sobel_conv2d.line_buffer.wr_ptr_counter.count_l [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4864 to $_DFFE_PP_ for $techmap\sobel_conv2d.line_buffer.wr_ptr_counter.$0\count_l[10:0] [5] -> \sobel_conv2d.line_buffer.wr_ptr_counter.count_l [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4865 to $_DFFE_PP_ for $techmap\sobel_conv2d.line_buffer.wr_ptr_counter.$0\count_l[10:0] [6] -> \sobel_conv2d.line_buffer.wr_ptr_counter.count_l [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4866 to $_DFFE_PP_ for $techmap\sobel_conv2d.line_buffer.wr_ptr_counter.$0\count_l[10:0] [7] -> \sobel_conv2d.line_buffer.wr_ptr_counter.count_l [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4867 to $_DFFE_PP_ for $techmap\sobel_conv2d.line_buffer.wr_ptr_counter.$0\count_l[10:0] [8] -> \sobel_conv2d.line_buffer.wr_ptr_counter.count_l [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4868 to $_DFFE_PP_ for $techmap\sobel_conv2d.line_buffer.wr_ptr_counter.$0\count_l[10:0] [9] -> \sobel_conv2d.line_buffer.wr_ptr_counter.count_l [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4869 to $_DFFE_PP_ for $techmap\sobel_conv2d.line_buffer.wr_ptr_counter.$0\count_l[10:0] [10] -> \sobel_conv2d.line_buffer.wr_ptr_counter.count_l [10].

17.34. Executing TECHMAP pass (map to technology primitives).

17.34.1. Executing Verilog-2005 frontend: /usr/bin/../share/yosys/ice40/cells_map.v
Parsing Verilog input from `/usr/bin/../share/yosys/ice40/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$__DFFE_NN0'.
Generating RTLIL representation for module `\$__DFFE_NN1'.
Generating RTLIL representation for module `\$__DFFE_PN0'.
Generating RTLIL representation for module `\$__DFFE_PN1'.
Generating RTLIL representation for module `\$__DFFE_NP0'.
Generating RTLIL representation for module `\$__DFFE_NP1'.
Generating RTLIL representation for module `\$__DFFE_PP0'.
Generating RTLIL representation for module `\$__DFFE_PP1'.
Successfully finished Verilog frontend.

17.34.2. Continuing TECHMAP pass.
Using template \$_DFF_P_ for cells of type $_DFF_P_.
Using template \$_DFFE_PP_ for cells of type $_DFFE_PP_.
No more expansions possible.
<suppressed ~406 debug messages>

17.35. Executing OPT_EXPR pass (perform const folding).
Optimizing module sobel.
<suppressed ~1430 debug messages>

17.36. Executing SIMPLEMAP pass (map simple cells to gate primitives).

17.37. Executing ICE40_FFINIT pass (implement FF init values).
Handling FF init values in sobel.
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2633 (SB_DFFE): \rgb_unpack.downsize.s_axis_tdata_reg [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2643 (SB_DFFE): \rgb_unpack.downsize.s_axis_tdata_reg [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4399 (SB_DFFE): \uart_inst.uart_tx_inst.data_reg [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2630 (SB_DFFE): \rgb_unpack.downsize.s_axis_tdata_reg [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4060 (SB_DFFE): \uart_inst.uart_rx_inst.m_axis_tdata_reg [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3602 (SB_DFFE): \rgb_pack.upsize.m_axis_tdata_reg [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4367 (SB_DFFE): \uart_inst.uart_tx_inst.prescale_reg [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3595 (SB_DFFE): \rgb_pack.upsize.seg_reg [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2617 (SB_DFF): \rgb_unpack.downsize.m_axis_tvalid_reg = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2628 (SB_DFFE): \rgb_unpack.downsize.m_axis_tdata_reg [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3588 (SB_DFFE): \rgb_pack.upsize.s_axis_tdata_reg [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2624 (SB_DFFE): \rgb_unpack.downsize.m_axis_tdata_reg [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3587 (SB_DFFE): \rgb_pack.upsize.s_axis_tdata_reg [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2648 (SB_DFFE): \rgb_unpack.downsize.s_axis_tdata_reg [18] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2651 (SB_DFFE): \rgb_unpack.downsize.s_axis_tdata_reg [21] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2637 (SB_DFFE): \rgb_unpack.downsize.s_axis_tdata_reg [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2636 (SB_DFFE): \rgb_unpack.downsize.s_axis_tdata_reg [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2638 (SB_DFFE): \rgb_unpack.downsize.s_axis_tdata_reg [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2632 (SB_DFFE): \rgb_unpack.downsize.s_axis_tdata_reg [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4362 (SB_DFFE): \uart_inst.uart_tx_inst.prescale_reg [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3598 (SB_DFFE): \rgb_pack.upsize.m_axis_tdata_reg [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2621 (SB_DFFE): \rgb_unpack.downsize.m_axis_tdata_reg [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2640 (SB_DFFE): \rgb_unpack.downsize.s_axis_tdata_reg [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2641 (SB_DFFE): \rgb_unpack.downsize.s_axis_tdata_reg [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2650 (SB_DFFE): \rgb_unpack.downsize.s_axis_tdata_reg [20] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3617 (SB_DFFE): \rgb_pack.upsize.m_axis_tdata_reg [21] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3618 (SB_DFFE): \rgb_pack.upsize.m_axis_tdata_reg [22] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2629 (SB_DFFE): \rgb_unpack.downsize.s_axis_tvalid_reg = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2634 (SB_DFFE): \rgb_unpack.downsize.s_axis_tdata_reg [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2653 (SB_DFFE): \rgb_unpack.downsize.s_axis_tdata_reg [23] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2627 (SB_DFFE): \rgb_unpack.downsize.m_axis_tdata_reg [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3610 (SB_DFFE): \rgb_pack.upsize.m_axis_tdata_reg [14] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3606 (SB_DFFE): \rgb_pack.upsize.m_axis_tdata_reg [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2646 (SB_DFFE): \rgb_unpack.downsize.s_axis_tdata_reg [16] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3972 (SB_DFF): \uart_inst.uart_rx_inst.rxd_reg = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4062 (SB_DFFE): \uart_inst.uart_rx_inst.bit_cnt [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3619 (SB_DFFE): \rgb_pack.upsize.m_axis_tdata_reg [23] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2631 (SB_DFFE): \rgb_unpack.downsize.s_axis_tdata_reg [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2635 (SB_DFFE): \rgb_unpack.downsize.s_axis_tdata_reg [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2620 (SB_DFFE): \rgb_unpack.downsize.s_axis_tkeep_reg [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4395 (SB_DFFE): \uart_inst.uart_tx_inst.data_reg [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3591 (SB_DFFE): \rgb_pack.upsize.s_axis_tdata_reg [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3584 (SB_DFFE): \rgb_pack.upsize.s_axis_tlast_reg = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3583 (SB_DFF): \rgb_pack.upsize.m_axis_tvalid_reg = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3589 (SB_DFFE): \rgb_pack.upsize.s_axis_tdata_reg [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4066 (SB_DFFE): \uart_inst.uart_rx_inst.prescale_reg [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3590 (SB_DFFE): \rgb_pack.upsize.s_axis_tdata_reg [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4368 (SB_DFFE): \uart_inst.uart_tx_inst.prescale_reg [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3601 (SB_DFFE): \rgb_pack.upsize.m_axis_tdata_reg [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3600 (SB_DFFE): \rgb_pack.upsize.m_axis_tdata_reg [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2642 (SB_DFFE): \rgb_unpack.downsize.s_axis_tdata_reg [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3603 (SB_DFFE): \rgb_pack.upsize.m_axis_tdata_reg [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3585 (SB_DFFE): \rgb_pack.upsize.s_axis_tvalid_reg = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3599 (SB_DFFE): \rgb_pack.upsize.m_axis_tdata_reg [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3611 (SB_DFFE): \rgb_pack.upsize.m_axis_tdata_reg [15] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3609 (SB_DFFE): \rgb_pack.upsize.m_axis_tdata_reg [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3605 (SB_DFFE): \rgb_pack.upsize.m_axis_tdata_reg [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3608 (SB_DFFE): \rgb_pack.upsize.m_axis_tdata_reg [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3607 (SB_DFFE): \rgb_pack.upsize.m_axis_tdata_reg [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2644 (SB_DFFE): \rgb_unpack.downsize.s_axis_tdata_reg [14] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2645 (SB_DFFE): \rgb_unpack.downsize.s_axis_tdata_reg [15] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2623 (SB_DFFE): \rgb_unpack.downsize.m_axis_tdata_reg [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2619 (SB_DFF): \rgb_unpack.downsize.s_axis_tkeep_reg [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3594 (SB_DFFE): \rgb_pack.upsize.seg_reg [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3616 (SB_DFFE): \rgb_pack.upsize.m_axis_tdata_reg [20] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4370 (SB_DFFE): \uart_inst.uart_tx_inst.prescale_reg [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4372 (SB_DFFE): \uart_inst.uart_tx_inst.prescale_reg [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4059 (SB_DFFE): \uart_inst.uart_rx_inst.m_axis_tdata_reg [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4061 (SB_DFFE): \uart_inst.uart_rx_inst.m_axis_tdata_reg [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2647 (SB_DFFE): \rgb_unpack.downsize.s_axis_tdata_reg [17] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4053 (SB_DFF): \uart_inst.uart_rx_inst.m_axis_tvalid_reg = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4055 (SB_DFFE): \uart_inst.uart_rx_inst.m_axis_tdata_reg [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4056 (SB_DFFE): \uart_inst.uart_rx_inst.m_axis_tdata_reg [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4057 (SB_DFFE): \uart_inst.uart_rx_inst.m_axis_tdata_reg [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4058 (SB_DFFE): \uart_inst.uart_rx_inst.m_axis_tdata_reg [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4063 (SB_DFFE): \uart_inst.uart_rx_inst.bit_cnt [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4064 (SB_DFFE): \uart_inst.uart_rx_inst.bit_cnt [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4065 (SB_DFFE): \uart_inst.uart_rx_inst.bit_cnt [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4067 (SB_DFFE): \uart_inst.uart_rx_inst.prescale_reg [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4070 (SB_DFFE): \uart_inst.uart_rx_inst.prescale_reg [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4069 (SB_DFFE): \uart_inst.uart_rx_inst.prescale_reg [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4071 (SB_DFFE): \uart_inst.uart_rx_inst.prescale_reg [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4054 (SB_DFFE): \uart_inst.uart_rx_inst.m_axis_tdata_reg [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4072 (SB_DFFE): \uart_inst.uart_rx_inst.prescale_reg [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4068 (SB_DFFE): \uart_inst.uart_rx_inst.prescale_reg [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4077 (SB_DFFE): \uart_inst.uart_rx_inst.prescale_reg [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4083 (SB_DFFE): \uart_inst.uart_rx_inst.prescale_reg [17] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4084 (SB_DFFE): \uart_inst.uart_rx_inst.prescale_reg [18] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4085 (SB_DFFE): \uart_inst.uart_rx_inst.data_reg [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4086 (SB_DFFE): \uart_inst.uart_rx_inst.data_reg [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4088 (SB_DFFE): \uart_inst.uart_rx_inst.data_reg [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4092 (SB_DFFE): \uart_inst.uart_rx_inst.data_reg [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4089 (SB_DFFE): \uart_inst.uart_rx_inst.data_reg [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4090 (SB_DFFE): \uart_inst.uart_rx_inst.data_reg [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4091 (SB_DFFE): \uart_inst.uart_rx_inst.data_reg [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4087 (SB_DFFE): \uart_inst.uart_rx_inst.data_reg [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3593 (SB_DFFE): \rgb_pack.upsize.s_axis_tdata_reg [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4363 (SB_DFFE): \uart_inst.uart_tx_inst.prescale_reg [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4364 (SB_DFFE): \uart_inst.uart_tx_inst.prescale_reg [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4365 (SB_DFFE): \uart_inst.uart_tx_inst.prescale_reg [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4366 (SB_DFFE): \uart_inst.uart_tx_inst.prescale_reg [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3592 (SB_DFFE): \rgb_pack.upsize.s_axis_tdata_reg [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4375 (SB_DFFE): \uart_inst.uart_tx_inst.prescale_reg [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4373 (SB_DFFE): \uart_inst.uart_tx_inst.prescale_reg [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4371 (SB_DFFE): \uart_inst.uart_tx_inst.prescale_reg [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2622 (SB_DFFE): \rgb_unpack.downsize.m_axis_tdata_reg [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4380 (SB_DFFE): \uart_inst.uart_tx_inst.prescale_reg [18] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4378 (SB_DFFE): \uart_inst.uart_tx_inst.prescale_reg [16] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4376 (SB_DFFE): \uart_inst.uart_tx_inst.prescale_reg [14] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4374 (SB_DFFE): \uart_inst.uart_tx_inst.prescale_reg [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4377 (SB_DFFE): \uart_inst.uart_tx_inst.prescale_reg [15] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4379 (SB_DFFE): \uart_inst.uart_tx_inst.prescale_reg [17] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4397 (SB_DFFE): \uart_inst.uart_tx_inst.data_reg [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2625 (SB_DFFE): \rgb_unpack.downsize.m_axis_tdata_reg [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4390 (SB_DFFE): \uart_inst.uart_tx_inst.s_axis_tready_reg = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4389 (SB_DFFE): \uart_inst.uart_tx_inst.txd_reg = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4392 (SB_DFFE): \uart_inst.uart_tx_inst.bit_cnt [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4393 (SB_DFFE): \uart_inst.uart_tx_inst.bit_cnt [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4391 (SB_DFFE): \uart_inst.uart_tx_inst.bit_cnt [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4394 (SB_DFFE): \uart_inst.uart_tx_inst.bit_cnt [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4400 (SB_DFFE): \uart_inst.uart_tx_inst.data_reg [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4396 (SB_DFFE): \uart_inst.uart_tx_inst.data_reg [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2639 (SB_DFFE): \rgb_unpack.downsize.s_axis_tdata_reg [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4401 (SB_DFFE): \uart_inst.uart_tx_inst.data_reg [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4402 (SB_DFFE): \uart_inst.uart_tx_inst.data_reg [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4403 (SB_DFFE): \uart_inst.uart_tx_inst.data_reg [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4073 (SB_DFFE): \uart_inst.uart_rx_inst.prescale_reg [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4074 (SB_DFFE): \uart_inst.uart_rx_inst.prescale_reg [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4075 (SB_DFFE): \uart_inst.uart_rx_inst.prescale_reg [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4076 (SB_DFFE): \uart_inst.uart_rx_inst.prescale_reg [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4078 (SB_DFFE): \uart_inst.uart_rx_inst.prescale_reg [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4079 (SB_DFFE): \uart_inst.uart_rx_inst.prescale_reg [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4080 (SB_DFFE): \uart_inst.uart_rx_inst.prescale_reg [14] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2626 (SB_DFFE): \rgb_unpack.downsize.m_axis_tdata_reg [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4081 (SB_DFFE): \uart_inst.uart_rx_inst.prescale_reg [15] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4082 (SB_DFFE): \uart_inst.uart_rx_inst.prescale_reg [16] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4398 (SB_DFFE): \uart_inst.uart_tx_inst.data_reg [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4369 (SB_DFFE): \uart_inst.uart_tx_inst.prescale_reg [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2652 (SB_DFFE): \rgb_unpack.downsize.s_axis_tdata_reg [22] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2649 (SB_DFFE): \rgb_unpack.downsize.s_axis_tdata_reg [19] = 0

17.38. Executing ICE40_FFSSR pass (merge synchronous set/reset into FF cells).
Merging set/reset $_MUX_ cells into SB_FFs in sobel.
  Merging $auto$simplemap.cc:277:simplemap_mux$5016 (A=1'0, B=$techmap\sobel_conv2d.line_buffer.sync_ram_delay.$procmux$948_Y [8], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4994 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$2870 (A=1'0, B=$techmap\mag_pipe.$and$../../rtl/sobel/../../submodules/imports/elastic.sv:36$425_Y, S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2821 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4294 (A=1'0, B=\uart_inst.uart_rx_inst.data_reg [6], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4060 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4971 (A=1'0, B=$techmap\sobel_conv2d.line_buffer.sync_ram_delay.$procmux$953_Y [7], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4982 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$4415 (A=1'0, B=$techmap\uart_inst.uart_tx_inst.$procmux$1043_Y [5], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4367 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3784 (A=1'0, B=$auto$simplemap.cc:309:simplemap_lut$6343 [1], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3758 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3627 (A=1'0, B=$techmap\rgb_pack.$procmux$2059_Y [1], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3595 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2775 (A=1'0, B=$techmap\rgb_unpack.$procmux$823_Y, S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2617 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$3051 (A=1'0, B=\sobel_conv2d.ram_row0 [1], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2947 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2672 (A=\mag_pipe.data_o_reg [18], B=1'0, S=$techmap\rgb_unpack.$logic_or$../../rtl/sobel/../../submodules/imports/axis_adapter.v:265$389_Y) into $auto$simplemap.cc:420:simplemap_dff$2648 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2675 (A=\mag_pipe.data_o_reg [21], B=1'0, S=$techmap\rgb_unpack.$logic_or$../../rtl/sobel/../../submodules/imports/axis_adapter.v:265$389_Y) into $auto$simplemap.cc:420:simplemap_dff$2651 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4410 (A=1'0, B=$techmap\uart_inst.uart_tx_inst.$procmux$1043_Y [0], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4362 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3380 (A=$auto$memory_bram.cc:837:replace_cell$2373, B=1'0, S=$auto$simplemap.cc:256:simplemap_eqne$3285) into $auto$simplemap.cc:420:simplemap_dff$3379 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$2674 (A=\mag_pipe.data_o_reg [20], B=1'0, S=$techmap\rgb_unpack.$logic_or$../../rtl/sobel/../../submodules/imports/axis_adapter.v:265$389_Y) into $auto$simplemap.cc:420:simplemap_dff$2650 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3219 (A=$auto$memory_bram.cc:837:replace_cell$2372, B=1'0, S=$auto$simplemap.cc:256:simplemap_eqne$3285) into $auto$simplemap.cc:420:simplemap_dff$3220 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$3018 (A=1'0, B=\sobel_conv2d.conv_window[1] [0], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3010 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4878 (A=1'0, B=$techmap\sobel_conv2d.line_buffer.wr_ptr_counter.$procmux$939_Y [8], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4867 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3998 (A=1'0, B=\rgb2gray_inst.blue_term [0], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3973 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3813 (A=1'0, B=\uart_inst.uart_rx_inst.m_axis_tdata_reg [3], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3778 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4972 (A=1'0, B=$techmap\sobel_conv2d.line_buffer.sync_ram_delay.$procmux$953_Y [8], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4983 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$2750 (A=1'0, B=$techmap\rgb_unpack.$procmux$918_Y, S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2629 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2677 (A=\mag_pipe.data_o_reg [23], B=1'0, S=$techmap\rgb_unpack.$logic_or$../../rtl/sobel/../../submodules/imports/axis_adapter.v:265$389_Y) into $auto$simplemap.cc:420:simplemap_dff$2653 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2823 (A=1'0, B=\magnitude_inst.mag_elastic.data_o_reg [1], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2798 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2825 (A=1'0, B=\magnitude_inst.mag_elastic.data_o_reg [3], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2800 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2826 (A=1'0, B=\magnitude_inst.mag_elastic.data_o_reg [4], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2801 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2827 (A=1'0, B=\magnitude_inst.mag_elastic.data_o_reg [5], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2802 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2828 (A=1'0, B=\magnitude_inst.mag_elastic.data_o_reg [6], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2803 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2829 (A=1'0, B=\magnitude_inst.mag_elastic.data_o_reg [7], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2804 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2830 (A=1'0, B=\magnitude_inst.mag_elastic.data_o_reg [0], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2805 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2831 (A=1'0, B=\magnitude_inst.mag_elastic.data_o_reg [1], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2806 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2832 (A=1'0, B=\magnitude_inst.mag_elastic.data_o_reg [2], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2807 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2833 (A=1'0, B=\magnitude_inst.mag_elastic.data_o_reg [3], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2808 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2834 (A=1'0, B=\magnitude_inst.mag_elastic.data_o_reg [4], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2809 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2835 (A=1'0, B=\magnitude_inst.mag_elastic.data_o_reg [5], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2810 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2836 (A=1'0, B=\magnitude_inst.mag_elastic.data_o_reg [6], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2811 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2837 (A=1'0, B=\magnitude_inst.mag_elastic.data_o_reg [7], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2812 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2838 (A=1'0, B=\magnitude_inst.mag_elastic.data_o_reg [0], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2813 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2839 (A=1'0, B=\magnitude_inst.mag_elastic.data_o_reg [1], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2814 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2840 (A=1'0, B=\magnitude_inst.mag_elastic.data_o_reg [2], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2815 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2841 (A=1'0, B=\magnitude_inst.mag_elastic.data_o_reg [3], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2816 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2842 (A=1'0, B=\magnitude_inst.mag_elastic.data_o_reg [4], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2817 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2843 (A=1'0, B=\magnitude_inst.mag_elastic.data_o_reg [5], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2818 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2844 (A=1'0, B=\magnitude_inst.mag_elastic.data_o_reg [6], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2819 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2845 (A=1'0, B=\magnitude_inst.mag_elastic.data_o_reg [7], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2820 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2899 (A=1'0, B=\gy_abs [0], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2882 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2900 (A=1'0, B=\gy_abs [1], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2883 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2901 (A=1'0, B=\gy_abs [2], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2884 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2902 (A=1'0, B=\gy_abs [3], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2885 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2903 (A=1'0, B=\gy_abs [4], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2886 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2904 (A=1'0, B=\gy_abs [5], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2887 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2905 (A=1'0, B=\gy_abs [6], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2888 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2822 (A=1'0, B=\magnitude_inst.mag_elastic.data_o_reg [0], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2797 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2906 (A=1'0, B=\gy_abs [7], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2889 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2908 (A=1'0, B=\gx_abs [1], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2891 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2909 (A=1'0, B=\gx_abs [2], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2892 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2910 (A=1'0, B=\gx_abs [3], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2893 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2911 (A=1'0, B=\gx_abs [4], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2894 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2912 (A=1'0, B=\gx_abs [5], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2895 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2913 (A=1'0, B=\gx_abs [6], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2896 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2914 (A=1'0, B=\gx_abs [7], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2897 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3052 (A=1'0, B=\sobel_conv2d.ram_row0 [2], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2948 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2931 (A=1'0, B=$techmap\abs_pipe.$and$../../rtl/sobel/../../submodules/imports/elastic.sv:36$433_Y, S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2898 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2670 (A=\mag_pipe.data_o_reg [16], B=1'0, S=$techmap\rgb_unpack.$logic_or$../../rtl/sobel/../../submodules/imports/axis_adapter.v:265$389_Y) into $auto$simplemap.cc:420:simplemap_dff$2646 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2907 (A=1'0, B=\gx_abs [0], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2890 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3054 (A=1'0, B=\sobel_conv2d.ram_row0 [4], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2950 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3055 (A=1'0, B=\sobel_conv2d.ram_row0 [5], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2951 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3056 (A=1'0, B=\sobel_conv2d.ram_row0 [6], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2952 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3057 (A=1'0, B=\sobel_conv2d.ram_row0 [7], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2953 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3147 (A=1'0, B=\gray_pipe.data_o_reg [1], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2955 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2944 (A=\rx_fifo.sync_fifo_ram.wr_en_i, B=1'0, S=$auto$simplemap.cc:256:simplemap_eqne$3176) into $auto$simplemap.cc:420:simplemap_dff$2943 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$3148 (A=1'0, B=\gray_pipe.data_o_reg [2], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2956 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3149 (A=1'0, B=\gray_pipe.data_o_reg [3], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2957 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3150 (A=1'0, B=\gray_pipe.data_o_reg [4], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2958 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3151 (A=1'0, B=\gray_pipe.data_o_reg [5], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2959 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3152 (A=1'0, B=\gray_pipe.data_o_reg [6], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2960 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3153 (A=1'0, B=\gray_pipe.data_o_reg [7], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2961 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3131 (A=1'0, B=\sobel_conv2d.conv_window[8] [1], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2963 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3146 (A=1'0, B=\gray_pipe.data_o_reg [0], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2954 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3132 (A=1'0, B=\sobel_conv2d.conv_window[8] [2], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2964 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3133 (A=1'0, B=\sobel_conv2d.conv_window[8] [3], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2965 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3134 (A=1'0, B=\sobel_conv2d.conv_window[8] [4], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2966 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3135 (A=1'0, B=\sobel_conv2d.conv_window[8] [5], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2967 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3136 (A=1'0, B=\sobel_conv2d.conv_window[8] [6], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2968 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3137 (A=1'0, B=\sobel_conv2d.conv_window[8] [7], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2969 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3115 (A=1'0, B=\sobel_conv2d.conv_window[7] [1], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2971 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3130 (A=1'0, B=\sobel_conv2d.conv_window[8] [0], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2962 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3116 (A=1'0, B=\sobel_conv2d.conv_window[7] [2], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2972 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3117 (A=1'0, B=\sobel_conv2d.conv_window[7] [3], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2973 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3118 (A=1'0, B=\sobel_conv2d.conv_window[7] [4], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2974 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3119 (A=1'0, B=\sobel_conv2d.conv_window[7] [5], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2975 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3120 (A=1'0, B=\sobel_conv2d.conv_window[7] [6], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2976 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3121 (A=1'0, B=\sobel_conv2d.conv_window[7] [7], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2977 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3099 (A=1'0, B=\sobel_conv2d.ram_row1 [1], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2979 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3114 (A=1'0, B=\sobel_conv2d.conv_window[7] [0], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2970 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3100 (A=1'0, B=\sobel_conv2d.ram_row1 [2], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2980 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3101 (A=1'0, B=\sobel_conv2d.ram_row1 [3], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2981 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3102 (A=1'0, B=\sobel_conv2d.ram_row1 [4], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2982 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3103 (A=1'0, B=\sobel_conv2d.ram_row1 [5], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2983 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3104 (A=1'0, B=\sobel_conv2d.ram_row1 [6], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2984 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3105 (A=1'0, B=\sobel_conv2d.ram_row1 [7], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2985 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3083 (A=1'0, B=\sobel_conv2d.conv_window[5] [1], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2987 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3098 (A=1'0, B=\sobel_conv2d.ram_row1 [0], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2978 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3084 (A=1'0, B=\sobel_conv2d.conv_window[5] [2], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2988 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3085 (A=1'0, B=\sobel_conv2d.conv_window[5] [3], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2989 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3086 (A=1'0, B=\sobel_conv2d.conv_window[5] [4], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2990 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3087 (A=1'0, B=\sobel_conv2d.conv_window[5] [5], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2991 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3088 (A=1'0, B=\sobel_conv2d.conv_window[5] [6], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2992 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3089 (A=1'0, B=\sobel_conv2d.conv_window[5] [7], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2993 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3067 (A=1'0, B=\sobel_conv2d.conv_window[4] [1], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2995 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3082 (A=1'0, B=\sobel_conv2d.conv_window[5] [0], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2986 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3068 (A=1'0, B=\sobel_conv2d.conv_window[4] [2], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2996 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3069 (A=1'0, B=\sobel_conv2d.conv_window[4] [3], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2997 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3070 (A=1'0, B=\sobel_conv2d.conv_window[4] [4], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2998 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3071 (A=1'0, B=\sobel_conv2d.conv_window[4] [5], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2999 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3072 (A=1'0, B=\sobel_conv2d.conv_window[4] [6], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3000 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3073 (A=1'0, B=\sobel_conv2d.conv_window[4] [7], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3001 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3035 (A=1'0, B=\sobel_conv2d.conv_window[2] [1], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3003 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3066 (A=1'0, B=\sobel_conv2d.conv_window[4] [0], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2994 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3036 (A=1'0, B=\sobel_conv2d.conv_window[2] [2], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3004 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3037 (A=1'0, B=\sobel_conv2d.conv_window[2] [3], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3005 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3040 (A=1'0, B=\sobel_conv2d.conv_window[2] [6], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3008 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3021 (A=1'0, B=\sobel_conv2d.conv_window[1] [3], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3013 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3041 (A=1'0, B=\sobel_conv2d.conv_window[2] [7], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3009 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3019 (A=1'0, B=\sobel_conv2d.conv_window[1] [1], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3011 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3034 (A=1'0, B=\sobel_conv2d.conv_window[2] [0], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3002 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3020 (A=1'0, B=\sobel_conv2d.conv_window[1] [2], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3012 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4762 (A=1'0, B=$techmap\sobel_conv2d.line_buffer.rd_ptr_counter_a.$procmux$939_Y [8], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4751 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3022 (A=1'0, B=\sobel_conv2d.conv_window[1] [4], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3014 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3023 (A=1'0, B=\sobel_conv2d.conv_window[1] [5], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3015 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3024 (A=1'0, B=\sobel_conv2d.conv_window[1] [6], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3016 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3025 (A=1'0, B=\sobel_conv2d.conv_window[1] [7], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3017 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4641 (A=1'0, B=$techmap\sobel_conv2d.line_buffer.rd_ptr_counter_b.$procmux$939_Y [8], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4630 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4256 (A=1'0, B=$techmap\uart_inst.uart_rx_inst.$procmux$1154_Y [0], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4062 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3215 (A=1'0, B=$techmap\gray_pipe.$and$../../rtl/sobel/../../submodules/imports/elastic.sv:36$472_Y, S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3198 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3253 (A=$auto$memory_bram.cc:837:replace_cell$2374, B=1'0, S=$auto$simplemap.cc:256:simplemap_eqne$3344) into $auto$simplemap.cc:420:simplemap_dff$3252 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$3938 (A=1'0, B=\magnitude_inst.mag_elastic.data_i [3], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3921 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3791 (A=1'0, B=$techmap\rx_fifo.$add$../../rtl/sobel/../fifo_sync/fifo_sync.sv:43$558_Y [8], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3765 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3405 (A=$auto$memory_bram.cc:837:replace_cell$2372, B=1'0, S=$auto$simplemap.cc:256:simplemap_eqne$3344) into $auto$simplemap.cc:420:simplemap_dff$3404 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$3273 (A=$auto$memory_bram.cc:837:replace_cell$2374, B=1'0, S=$auto$simplemap.cc:256:simplemap_eqne$3285) into $auto$simplemap.cc:420:simplemap_dff$3272 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$3620 (A=1'0, B=$techmap\rgb_pack.$procmux$2092_Y, S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3583 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$4141 (A=1'0, B=$techmap\uart_inst.uart_rx_inst.$procmux$1177_Y [0], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4066 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4416 (A=1'0, B=$techmap\uart_inst.uart_tx_inst.$procmux$1043_Y [6], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4368 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3783 (A=1'0, B=$techmap\rx_fifo.$add$../../rtl/sobel/../fifo_sync/fifo_sync.sv:43$558_Y [0], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3757 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3050 (A=1'0, B=\sobel_conv2d.ram_row0 [0], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2946 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3654 (A=1'0, B=$techmap\rgb_pack.$procmux$2035_Y, S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3585 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2824 (A=1'0, B=\magnitude_inst.mag_elastic.data_o_reg [2], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2799 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3785 (A=1'0, B=$techmap\rx_fifo.$add$../../rtl/sobel/../fifo_sync/fifo_sync.sv:43$558_Y [2], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3759 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3786 (A=1'0, B=$techmap\rx_fifo.$add$../../rtl/sobel/../fifo_sync/fifo_sync.sv:43$558_Y [3], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3760 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3787 (A=1'0, B=$techmap\rx_fifo.$add$../../rtl/sobel/../fifo_sync/fifo_sync.sv:43$558_Y [4], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3761 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3942 (A=1'0, B=\magnitude_inst.mag_elastic.data_i [7], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3925 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3789 (A=1'0, B=$techmap\rx_fifo.$add$../../rtl/sobel/../fifo_sync/fifo_sync.sv:43$558_Y [6], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3763 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3790 (A=1'0, B=$techmap\rx_fifo.$add$../../rtl/sobel/../fifo_sync/fifo_sync.sv:43$558_Y [7], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3764 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3574 (A=1'0, B=$techmap\rx_fifo.$2\rd_ptr_next_w[8:0] [0], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3766 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$3626 (A=1'0, B=$techmap\rgb_pack.$procmux$2059_Y [0], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3594 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3575 (A=1'0, B=$techmap\rx_fifo.$2\rd_ptr_next_w[8:0] [1], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3767 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$3576 (A=1'0, B=$techmap\rx_fifo.$2\rd_ptr_next_w[8:0] [2], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3768 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$3936 (A=1'0, B=\magnitude_inst.mag_elastic.data_i [1], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3919 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3578 (A=1'0, B=$techmap\rx_fifo.$2\rd_ptr_next_w[8:0] [4], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3770 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$3579 (A=1'0, B=$techmap\rx_fifo.$2\rd_ptr_next_w[8:0] [5], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3771 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$3580 (A=1'0, B=$techmap\rx_fifo.$2\rd_ptr_next_w[8:0] [6], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3772 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$3811 (A=1'0, B=\uart_inst.uart_rx_inst.m_axis_tdata_reg [1], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3776 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3812 (A=1'0, B=\uart_inst.uart_rx_inst.m_axis_tdata_reg [2], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3777 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3332 (A=$auto$memory_bram.cc:837:replace_cell$2373, B=1'0, S=$auto$simplemap.cc:256:simplemap_eqne$3344) into $auto$simplemap.cc:420:simplemap_dff$3331 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$3581 (A=1'0, B=$techmap\rx_fifo.$2\rd_ptr_next_w[8:0] [7], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3773 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$3817 (A=1'0, B=\uart_inst.uart_rx_inst.m_axis_tdata_reg [7], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3782 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3815 (A=1'0, B=\uart_inst.uart_rx_inst.m_axis_tdata_reg [5], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3780 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3816 (A=1'0, B=\uart_inst.uart_rx_inst.m_axis_tdata_reg [6], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3781 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3940 (A=1'0, B=\magnitude_inst.mag_elastic.data_i [5], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3923 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3814 (A=1'0, B=\uart_inst.uart_rx_inst.m_axis_tdata_reg [4], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3779 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3577 (A=1'0, B=$techmap\rx_fifo.$2\rd_ptr_next_w[8:0] [3], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3769 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$3939 (A=1'0, B=\magnitude_inst.mag_elastic.data_i [4], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3922 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3582 (A=1'0, B=$techmap\rx_fifo.$2\rd_ptr_next_w[8:0] [8], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3774 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$3941 (A=1'0, B=\magnitude_inst.mag_elastic.data_i [6], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3924 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4018 (A=1'0, B=\rgb2gray_inst.red_term [4], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3993 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3937 (A=1'0, B=\magnitude_inst.mag_elastic.data_i [2], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3920 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4974 (A=1'0, B=$techmap\sobel_conv2d.line_buffer.sync_ram_delay.$procmux$953_Y [10], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4985 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$4000 (A=1'0, B=\rgb2gray_inst.blue_term [2], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3975 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3039 (A=1'0, B=\sobel_conv2d.conv_window[2] [5], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3007 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4418 (A=1'0, B=$techmap\uart_inst.uart_tx_inst.$procmux$1043_Y [8], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4370 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3935 (A=1'0, B=\magnitude_inst.mag_elastic.data_i [0], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3918 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4420 (A=1'0, B=$techmap\uart_inst.uart_tx_inst.$procmux$1043_Y [10], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4372 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4965 (A=1'0, B=$techmap\sobel_conv2d.line_buffer.sync_ram_delay.$procmux$953_Y [1], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4976 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$4007 (A=1'0, B=\rgb2gray_inst.green_term [1], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3982 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4010 (A=1'0, B=\rgb2gray_inst.green_term [4], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3985 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5015 (A=1'0, B=$techmap\sobel_conv2d.line_buffer.sync_ram_delay.$procmux$948_Y [7], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4993 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$4014 (A=1'0, B=\rgb2gray_inst.red_term [0], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3989 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4011 (A=1'0, B=\rgb2gray_inst.green_term [5], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3986 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4012 (A=1'0, B=\rgb2gray_inst.green_term [6], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3987 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4013 (A=1'0, B=\rgb2gray_inst.green_term [7], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3988 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4017 (A=1'0, B=\rgb2gray_inst.red_term [3], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3992 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4016 (A=1'0, B=\rgb2gray_inst.red_term [2], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3991 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3788 (A=1'0, B=$techmap\rx_fifo.$add$../../rtl/sobel/../fifo_sync/fifo_sync.sv:43$558_Y [5], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3762 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4015 (A=1'0, B=\rgb2gray_inst.red_term [1], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3990 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4009 (A=1'0, B=\rgb2gray_inst.green_term [3], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3984 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4019 (A=1'0, B=\rgb2gray_inst.red_term [5], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3994 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4020 (A=1'0, B=\rgb2gray_inst.red_term [6], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3995 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4046 (A=1'0, B=$techmap\rgb2gray_inst.terms_elastic.$and$../../rtl/sobel/../../submodules/imports/elastic.sv:36$425_Y, S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3997 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4293 (A=1'0, B=\uart_inst.uart_rx_inst.data_reg [5], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4059 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4295 (A=1'0, B=\uart_inst.uart_rx_inst.data_reg [7], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4061 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2671 (A=\mag_pipe.data_o_reg [17], B=1'0, S=$techmap\rgb_unpack.$logic_or$../../rtl/sobel/../../submodules/imports/axis_adapter.v:265$389_Y) into $auto$simplemap.cc:420:simplemap_dff$2647 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4344 (A=1'0, B=$techmap\uart_inst.uart_rx_inst.$procmux$1115_Y, S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4053 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$4289 (A=1'0, B=\uart_inst.uart_rx_inst.data_reg [1], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4055 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4290 (A=1'0, B=\uart_inst.uart_rx_inst.data_reg [2], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4056 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4291 (A=1'0, B=\uart_inst.uart_rx_inst.data_reg [3], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4057 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4292 (A=1'0, B=\uart_inst.uart_rx_inst.data_reg [4], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4058 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4257 (A=1'0, B=$techmap\uart_inst.uart_rx_inst.$procmux$1154_Y [1], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4063 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4258 (A=1'0, B=$techmap\uart_inst.uart_rx_inst.$procmux$1154_Y [2], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4064 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4259 (A=1'0, B=$techmap\uart_inst.uart_rx_inst.$procmux$1154_Y [3], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4065 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4142 (A=1'0, B=$techmap\uart_inst.uart_rx_inst.$procmux$1177_Y [1], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4067 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4145 (A=1'0, B=$techmap\uart_inst.uart_rx_inst.$procmux$1177_Y [4], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4070 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4144 (A=1'0, B=$techmap\uart_inst.uart_rx_inst.$procmux$1177_Y [3], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4069 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4634 (A=1'0, B=$techmap\sobel_conv2d.line_buffer.rd_ptr_counter_b.$procmux$939_Y [1], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4623 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4146 (A=1'0, B=$techmap\uart_inst.uart_rx_inst.$procmux$1177_Y [5], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4071 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4288 (A=1'0, B=\uart_inst.uart_rx_inst.data_reg [0], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4054 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4147 (A=1'0, B=$techmap\uart_inst.uart_rx_inst.$procmux$1177_Y [6], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4072 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4633 (A=1'1, B=$techmap\sobel_conv2d.line_buffer.rd_ptr_counter_b.$procmux$939_Y [0], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4622 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4143 (A=1'0, B=$techmap\uart_inst.uart_rx_inst.$procmux$1177_Y [2], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4068 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4635 (A=1'0, B=$techmap\sobel_conv2d.line_buffer.rd_ptr_counter_b.$procmux$939_Y [2], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4624 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4636 (A=1'0, B=$techmap\sobel_conv2d.line_buffer.rd_ptr_counter_b.$procmux$939_Y [3], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4625 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4637 (A=1'0, B=$techmap\sobel_conv2d.line_buffer.rd_ptr_counter_b.$procmux$939_Y [4], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4626 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4643 (A=1'0, B=$techmap\sobel_conv2d.line_buffer.rd_ptr_counter_b.$procmux$939_Y [10], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4632 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4639 (A=1'0, B=$techmap\sobel_conv2d.line_buffer.rd_ptr_counter_b.$procmux$939_Y [6], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4628 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4640 (A=1'1, B=$techmap\sobel_conv2d.line_buffer.rd_ptr_counter_b.$procmux$939_Y [7], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4629 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4642 (A=1'1, B=$techmap\sobel_conv2d.line_buffer.rd_ptr_counter_b.$procmux$939_Y [9], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4631 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4152 (A=1'0, B=$techmap\uart_inst.uart_rx_inst.$procmux$1177_Y [11], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4077 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4158 (A=1'0, B=$techmap\uart_inst.uart_rx_inst.$procmux$1177_Y [17], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4083 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4159 (A=1'0, B=$techmap\uart_inst.uart_rx_inst.$procmux$1177_Y [18], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4084 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4109 (A=1'0, B=\uart_inst.uart_rx_inst.data_reg [1], S=$auto$simplemap.cc:309:simplemap_lut$3512) into $auto$simplemap.cc:420:simplemap_dff$4085 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4110 (A=1'0, B=\uart_inst.uart_rx_inst.data_reg [2], S=$auto$simplemap.cc:309:simplemap_lut$3512) into $auto$simplemap.cc:420:simplemap_dff$4086 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4112 (A=1'0, B=\uart_inst.uart_rx_inst.data_reg [4], S=$auto$simplemap.cc:309:simplemap_lut$3512) into $auto$simplemap.cc:420:simplemap_dff$4088 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4116 (A=1'0, B=\uart_inst.uart_rx_inst.rxd_reg, S=$auto$simplemap.cc:309:simplemap_lut$3512) into $auto$simplemap.cc:420:simplemap_dff$4092 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4113 (A=1'0, B=\uart_inst.uart_rx_inst.data_reg [5], S=$auto$simplemap.cc:309:simplemap_lut$3512) into $auto$simplemap.cc:420:simplemap_dff$4089 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4114 (A=1'0, B=\uart_inst.uart_rx_inst.data_reg [6], S=$auto$simplemap.cc:309:simplemap_lut$3512) into $auto$simplemap.cc:420:simplemap_dff$4090 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4115 (A=1'0, B=\uart_inst.uart_rx_inst.data_reg [7], S=$auto$simplemap.cc:309:simplemap_lut$3512) into $auto$simplemap.cc:420:simplemap_dff$4091 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4111 (A=1'0, B=\uart_inst.uart_rx_inst.data_reg [3], S=$auto$simplemap.cc:309:simplemap_lut$3512) into $auto$simplemap.cc:420:simplemap_dff$4087 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4728 (A=1'0, B=\sobel_conv2d.line_buffer.rd_ptr_counter_a.up_i, S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4727 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4966 (A=1'0, B=$techmap\sobel_conv2d.line_buffer.sync_ram_delay.$procmux$953_Y [2], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4977 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$4411 (A=1'0, B=$techmap\uart_inst.uart_tx_inst.$procmux$1043_Y [1], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4363 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4412 (A=1'0, B=$techmap\uart_inst.uart_tx_inst.$procmux$1043_Y [2], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4364 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4413 (A=1'0, B=$techmap\uart_inst.uart_tx_inst.$procmux$1043_Y [3], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4365 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4414 (A=1'0, B=$techmap\uart_inst.uart_tx_inst.$procmux$1043_Y [4], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4366 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4968 (A=1'0, B=$techmap\sobel_conv2d.line_buffer.sync_ram_delay.$procmux$953_Y [4], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4979 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$4423 (A=1'0, B=$techmap\uart_inst.uart_tx_inst.$procmux$1043_Y [13], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4375 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3999 (A=1'0, B=\rgb2gray_inst.blue_term [1], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3974 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4421 (A=1'0, B=$techmap\uart_inst.uart_tx_inst.$procmux$1043_Y [11], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4373 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4419 (A=1'0, B=$techmap\uart_inst.uart_tx_inst.$procmux$1043_Y [9], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4371 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4428 (A=1'0, B=$techmap\uart_inst.uart_tx_inst.$procmux$1043_Y [18], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4380 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4426 (A=1'0, B=$techmap\uart_inst.uart_tx_inst.$procmux$1043_Y [16], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4378 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4424 (A=1'0, B=$techmap\uart_inst.uart_tx_inst.$procmux$1043_Y [14], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4376 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4422 (A=1'0, B=$techmap\uart_inst.uart_tx_inst.$procmux$1043_Y [12], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4374 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4425 (A=1'0, B=$techmap\uart_inst.uart_tx_inst.$procmux$1043_Y [15], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4377 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4427 (A=1'0, B=$techmap\uart_inst.uart_tx_inst.$procmux$1043_Y [17], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4379 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4548 (A=1'0, B=$techmap\uart_inst.uart_tx_inst.$procmux$1000_Y, S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4390 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4525 (A=1'0, B=$techmap\uart_inst.uart_tx_inst.$procmux$1024_Y [1], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4392 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4526 (A=1'0, B=$techmap\uart_inst.uart_tx_inst.$procmux$1024_Y [2], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4393 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4524 (A=1'0, B=$techmap\uart_inst.uart_tx_inst.$procmux$1024_Y [0], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4391 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4527 (A=1'0, B=$techmap\uart_inst.uart_tx_inst.$procmux$1024_Y [3], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4394 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4006 (A=1'0, B=\rgb2gray_inst.green_term [0], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3981 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3199 (A=1'0, B=\gray_pipe.data_i [0], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3190 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3200 (A=1'0, B=\gray_pipe.data_i [1], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3191 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3201 (A=1'0, B=\gray_pipe.data_i [2], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3192 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3202 (A=1'0, B=\gray_pipe.data_i [3], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3193 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3203 (A=1'0, B=\gray_pipe.data_i [4], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3194 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3204 (A=1'0, B=\gray_pipe.data_i [5], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3195 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3205 (A=1'0, B=\gray_pipe.data_i [6], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3196 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3206 (A=1'0, B=\gray_pipe.data_i [7], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3197 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4148 (A=1'0, B=$techmap\uart_inst.uart_rx_inst.$procmux$1177_Y [7], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4073 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4149 (A=1'0, B=$techmap\uart_inst.uart_rx_inst.$procmux$1177_Y [8], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4074 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4150 (A=1'0, B=$techmap\uart_inst.uart_rx_inst.$procmux$1177_Y [9], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4075 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4151 (A=1'0, B=$techmap\uart_inst.uart_rx_inst.$procmux$1177_Y [10], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4076 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4638 (A=1'0, B=$techmap\sobel_conv2d.line_buffer.rd_ptr_counter_b.$procmux$939_Y [5], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4627 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4153 (A=1'0, B=$techmap\uart_inst.uart_rx_inst.$procmux$1177_Y [12], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4078 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4154 (A=1'0, B=$techmap\uart_inst.uart_rx_inst.$procmux$1177_Y [13], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4079 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4155 (A=1'0, B=$techmap\uart_inst.uart_rx_inst.$procmux$1177_Y [14], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4080 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4156 (A=1'0, B=$techmap\uart_inst.uart_rx_inst.$procmux$1177_Y [15], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4081 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4157 (A=1'0, B=$techmap\uart_inst.uart_rx_inst.$procmux$1177_Y [16], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4082 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4754 (A=1'1, B=$techmap\sobel_conv2d.line_buffer.rd_ptr_counter_a.$procmux$939_Y [0], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4743 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4755 (A=1'0, B=$techmap\sobel_conv2d.line_buffer.rd_ptr_counter_a.$procmux$939_Y [1], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4744 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4756 (A=1'0, B=$techmap\sobel_conv2d.line_buffer.rd_ptr_counter_a.$procmux$939_Y [2], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4745 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4757 (A=1'0, B=$techmap\sobel_conv2d.line_buffer.rd_ptr_counter_a.$procmux$939_Y [3], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4746 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4758 (A=1'0, B=$techmap\sobel_conv2d.line_buffer.rd_ptr_counter_a.$procmux$939_Y [4], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4747 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4759 (A=1'0, B=$techmap\sobel_conv2d.line_buffer.rd_ptr_counter_a.$procmux$939_Y [5], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4748 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4760 (A=1'0, B=$techmap\sobel_conv2d.line_buffer.rd_ptr_counter_a.$procmux$939_Y [6], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4749 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4761 (A=1'0, B=$techmap\sobel_conv2d.line_buffer.rd_ptr_counter_a.$procmux$939_Y [7], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4750 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4763 (A=1'0, B=$techmap\sobel_conv2d.line_buffer.rd_ptr_counter_a.$procmux$939_Y [9], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4752 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3038 (A=1'0, B=\sobel_conv2d.conv_window[2] [4], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3006 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4764 (A=1'0, B=$techmap\sobel_conv2d.line_buffer.rd_ptr_counter_a.$procmux$939_Y [10], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4753 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4870 (A=1'0, B=$techmap\sobel_conv2d.line_buffer.wr_ptr_counter.$procmux$939_Y [0], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4859 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4871 (A=1'0, B=$techmap\sobel_conv2d.line_buffer.wr_ptr_counter.$procmux$939_Y [1], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4860 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4872 (A=1'0, B=$techmap\sobel_conv2d.line_buffer.wr_ptr_counter.$procmux$939_Y [2], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4861 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4873 (A=1'0, B=$techmap\sobel_conv2d.line_buffer.wr_ptr_counter.$procmux$939_Y [3], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4862 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4874 (A=1'0, B=$techmap\sobel_conv2d.line_buffer.wr_ptr_counter.$procmux$939_Y [4], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4863 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4875 (A=1'0, B=$techmap\sobel_conv2d.line_buffer.wr_ptr_counter.$procmux$939_Y [5], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4864 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4876 (A=1'0, B=$techmap\sobel_conv2d.line_buffer.wr_ptr_counter.$procmux$939_Y [6], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4865 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4877 (A=1'0, B=$techmap\sobel_conv2d.line_buffer.wr_ptr_counter.$procmux$939_Y [7], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4866 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4879 (A=1'0, B=$techmap\sobel_conv2d.line_buffer.wr_ptr_counter.$procmux$939_Y [9], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4868 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3053 (A=1'0, B=\sobel_conv2d.ram_row0 [3], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$2949 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4880 (A=1'0, B=$techmap\sobel_conv2d.line_buffer.wr_ptr_counter.$procmux$939_Y [10], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4869 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4964 (A=1'0, B=$techmap\sobel_conv2d.line_buffer.sync_ram_delay.$procmux$953_Y [0], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4975 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$4417 (A=1'0, B=$techmap\uart_inst.uart_tx_inst.$procmux$1043_Y [7], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4369 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5011 (A=1'0, B=$techmap\sobel_conv2d.line_buffer.sync_ram_delay.$procmux$948_Y [3], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4989 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$4969 (A=1'0, B=$techmap\sobel_conv2d.line_buffer.sync_ram_delay.$procmux$953_Y [5], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4980 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5010 (A=1'0, B=$techmap\sobel_conv2d.line_buffer.sync_ram_delay.$procmux$948_Y [2], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4988 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$4967 (A=1'0, B=$techmap\sobel_conv2d.line_buffer.sync_ram_delay.$procmux$953_Y [3], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4978 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$4002 (A=1'0, B=\rgb2gray_inst.blue_term [4], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3977 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2676 (A=\mag_pipe.data_o_reg [22], B=1'0, S=$techmap\rgb_unpack.$logic_or$../../rtl/sobel/../../submodules/imports/axis_adapter.v:265$389_Y) into $auto$simplemap.cc:420:simplemap_dff$2652 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5008 (A=1'0, B=$techmap\sobel_conv2d.line_buffer.sync_ram_delay.$procmux$948_Y [0], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4986 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$4973 (A=1'0, B=$techmap\sobel_conv2d.line_buffer.sync_ram_delay.$procmux$953_Y [9], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4984 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$4970 (A=1'0, B=$techmap\sobel_conv2d.line_buffer.sync_ram_delay.$procmux$953_Y [6], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4981 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$3967 (A=1'0, B=$techmap\magnitude_inst.mag_elastic.$and$../../rtl/sobel/../../submodules/imports/elastic.sv:36$433_Y, S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3934 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5009 (A=1'0, B=$techmap\sobel_conv2d.line_buffer.sync_ram_delay.$procmux$948_Y [1], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4987 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5018 (A=1'0, B=$techmap\sobel_conv2d.line_buffer.sync_ram_delay.$procmux$948_Y [10], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4996 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$4001 (A=1'0, B=\rgb2gray_inst.blue_term [3], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3976 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5012 (A=1'0, B=$techmap\sobel_conv2d.line_buffer.sync_ram_delay.$procmux$948_Y [4], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4990 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5013 (A=1'0, B=$techmap\sobel_conv2d.line_buffer.sync_ram_delay.$procmux$948_Y [5], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4991 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5014 (A=1'0, B=$techmap\sobel_conv2d.line_buffer.sync_ram_delay.$procmux$948_Y [6], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4992 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$2673 (A=\mag_pipe.data_o_reg [19], B=1'0, S=$techmap\rgb_unpack.$logic_or$../../rtl/sobel/../../submodules/imports/axis_adapter.v:265$389_Y) into $auto$simplemap.cc:420:simplemap_dff$2649 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4008 (A=1'0, B=\rgb2gray_inst.green_term [2], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3983 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5017 (A=1'0, B=$techmap\sobel_conv2d.line_buffer.sync_ram_delay.$procmux$948_Y [9], S=\rstn_sync_inst.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4995 (SB_DFF).

17.39. Executing ICE40_OPT pass (performing simple optimizations).

17.39.1. Running ICE40 specific optimizations.

17.39.2. Executing OPT_EXPR pass (perform const folding).
Optimizing module sobel.
<suppressed ~388 debug messages>

17.39.3. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sobel'.
<suppressed ~7311 debug messages>
Removed a total of 2437 cells.

17.39.4. Executing OPT_RMDFF pass (remove dff with constant values).

17.39.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sobel..
Removed 272 unused cells and 4314 unused wires.
<suppressed ~273 debug messages>

17.39.6. Rerunning OPT passes. (Removed registers in this run.)

17.39.7. Running ICE40 specific optimizations.

17.39.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module sobel.
<suppressed ~9 debug messages>

17.39.9. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sobel'.
Removed a total of 0 cells.

17.39.10. Executing OPT_RMDFF pass (remove dff with constant values).

17.39.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sobel..

17.39.12. Rerunning OPT passes. (Removed registers in this run.)

17.39.13. Running ICE40 specific optimizations.

17.39.14. Executing OPT_EXPR pass (perform const folding).
Optimizing module sobel.

17.39.15. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sobel'.
Removed a total of 0 cells.

17.39.16. Executing OPT_RMDFF pass (remove dff with constant values).

17.39.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sobel..

17.39.18. Finished OPT passes. (There is nothing left to do.)

17.40. Executing TECHMAP pass (map to technology primitives).

17.40.1. Executing Verilog-2005 frontend: /usr/bin/../share/yosys/ice40/latches_map.v
Parsing Verilog input from `/usr/bin/../share/yosys/ice40/latches_map.v' to AST representation.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Successfully finished Verilog frontend.

17.40.2. Continuing TECHMAP pass.
No more expansions possible.

17.41. Executing ABC pass (technology mapping using ABC).

17.41.1. Extracting gate netlist of module `\sobel' to `<abc-temp-dir>/input.blif'..
Extracted 1255 gates and 1730 wires to a netlist network with 473 inputs and 427 outputs.

17.41.1.1. Executing ABC.
Running ABC command: berkeley-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lut <abc-temp-dir>/lutdefs.txt 
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + retime 
ABC: + strash 
ABC: + dch -f 
ABC: + if 
ABC: + mfs2 
ABC: + lutpack -S 1 
ABC: + dress 
ABC: Total number of equiv classes                =     560.
ABC: Participating nodes from both networks       =    1235.
ABC: Participating nodes from the first network   =     560. (  92.41 % of nodes)
ABC: Participating nodes from the second network  =     675. ( 111.39 % of nodes)
ABC: Node pairs (any polarity)                    =     560. (  92.41 % of names can be moved)
ABC: Node pairs (same polarity)                   =     486. (  80.20 % of names can be moved)
ABC: Total runtime =     0.02 sec
ABC: + write_blif <abc-temp-dir>/output.blif 

17.41.1.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:     1210
ABC RESULTS:        internal signals:      830
ABC RESULTS:           input signals:      473
ABC RESULTS:          output signals:      427
Removing temp directory.
Removed 0 unused cells and 850 unused wires.

17.42. Executing TECHMAP pass (map to technology primitives).

17.42.1. Executing Verilog-2005 frontend: /usr/bin/../share/yosys/ice40/cells_map.v
Parsing Verilog input from `/usr/bin/../share/yosys/ice40/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$__DFFE_NN0'.
Generating RTLIL representation for module `\$__DFFE_NN1'.
Generating RTLIL representation for module `\$__DFFE_PN0'.
Generating RTLIL representation for module `\$__DFFE_PN1'.
Generating RTLIL representation for module `\$__DFFE_NP0'.
Generating RTLIL representation for module `\$__DFFE_NP1'.
Generating RTLIL representation for module `\$__DFFE_PP0'.
Generating RTLIL representation for module `\$__DFFE_PP1'.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

17.42.2. Continuing TECHMAP pass.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'1000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'1001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1001000000001001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000101110111011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11110001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01010011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00000111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100101000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000011100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111100000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001111111100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001010000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001000000000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110000000011111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1101011100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'0110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00110101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11000101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10101100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'0001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111111110100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11111110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11101000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10010110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000101110110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10110010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'1011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100111111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'0100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001111100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011000011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011010100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011111100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'0111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100111100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000111100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11001010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0110111111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00111010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0010111111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11101111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00011111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10110100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00001110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00001101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110000011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'1110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010110011001100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000111000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001000111110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111101000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111011111110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11110100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111011100001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000100011110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010110000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11010100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111111100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01101001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001011101110001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00010100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011010001001011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0110100110010110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=1\LUT=2'01 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011010111111111 for cells of type $lut.
No more expansions possible.
<suppressed ~1507 debug messages>
Removed 0 unused cells and 1210 unused wires.

17.43. Executing HIERARCHY pass (managing design hierarchy).

17.43.1. Analyzing design hierarchy..
Top module:  \sobel

17.43.2. Analyzing design hierarchy..
Top module:  \sobel
Removed 0 unused modules.

17.44. Printing statistics.

=== sobel ===

   Number of wires:               1085
   Number of wire bits:           2958
   Number of public wires:         307
   Number of public wire bits:    1855
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1362
     SB_CARRY                      184
     SB_DFF                         23
     SB_DFFE                        64
     SB_DFFESR                     274
     SB_DFFESS                       4
     SB_DFFSR                       41
     SB_LUT4                       764
     SB_PLL40_PAD                    1
     SB_RAM40_4K                     7

17.45. Executing CHECK pass (checking for obvious problems).
checking module sobel..
found and reported 0 problems.

17.46. Executing JSON backend.

Warnings: 1 unique messages, 2 total
End of script. Logfile hash: f2e2cb4227
CPU: user 1.27s system 0.01s, MEM: 70.39 MB total, 64.96 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 21% 22x opt_expr (0 sec), 20% 23x opt_clean (0 sec), ...
nextpnr-ice40 --up5k --package sg48 --json build/sobel.json --pcf icebreaker.pcf --asc build/sobel.asc
Info: constrained 'mclk_i' to bel 'X12/Y31/io1'
Info: constraining clock net 'mclk_i' to 12.00 MHz
Info: constrained 'rstn_i' to bel 'X16/Y0/io0'
Info: constrained 'uart_rxd_i' to bel 'X13/Y0/io1'
Info: constrained 'uart_txd_o' to bel 'X15/Y0/io0'

Info: Packing constants..
Info: Packing IOs..
Info: Packing LUT-FFs..
Info:      547 LCs used as LUT4 only
Info:      217 LCs used as LUT4 and DFF
Info: Packing non-LUT FFs..
Info:      189 LCs used as DFF only
Info: Packing carries..
Info:       61 LCs used as CARRY only
Info: Packing RAMs..
Info: Placing PLLs..
Info:   constrained PLL 'core_pll' to X12/Y31/pll_3
Info: Packing special functions..
Info: Packing PLLs..
Info:     Input frequency of PLL 'core_pll' is constrained to 12.0 MHz
Info:     VCO frequency of PLL 'core_pll' is constrained to 768.0 MHz
Info:     Derived frequency constraint of 24.0 MHz for net core_clk
Info: Promoting globals..
Info: promoting core_clk (fanout 420)
Info: promoting $abc$15015$auto$rtlil.cc:1969:NotGate$14405 [reset] (fanout 296)
Info: promoting $abc$15015$auto$dff2dffe.cc:158:make_patterns_logic$13134 [cen] (fanout 75)
Info: promoting $abc$15015$auto$dff2dffe.cc:175:make_patterns_logic$6559 [cen] (fanout 25)
Info: promoting $abc$15015$auto$dff2dffe.cc:158:make_patterns_logic$7223 [cen] (fanout 25)
Info: promoting $abc$15015$auto$dff2dffe.cc:158:make_patterns_logic$9299 [cen] (fanout 25)
Info: Constraining chains...
Info:       14 LCs used to legalise carry chains.
Info: Checksum: 0x0338adba

Info: Annotating ports with timing budgets for target frequency 12.00 MHz
Info: Checksum: 0x0561b1f5

Info: Device utilisation:
Info: 	         ICESTORM_LC:  1030/ 5280    19%
Info: 	        ICESTORM_RAM:     7/   30    23%
Info: 	               SB_IO:     4/   96     4%
Info: 	               SB_GB:     6/    8    75%
Info: 	        ICESTORM_PLL:     1/    1   100%
Info: 	         SB_WARMBOOT:     0/    1     0%
Info: 	        ICESTORM_DSP:     0/    8     0%
Info: 	      ICESTORM_HFOSC:     0/    1     0%
Info: 	      ICESTORM_LFOSC:     0/    1     0%
Info: 	              SB_I2C:     0/    2     0%
Info: 	              SB_SPI:     0/    2     0%
Info: 	              IO_I3C:     0/    2     0%
Info: 	         SB_LEDDA_IP:     0/    1     0%
Info: 	         SB_RGBA_DRV:     0/    1     0%
Info: 	      ICESTORM_SPRAM:     0/    4     0%

Info: Placed 5 cells based on constraints.
Info: Creating initial analytic placement for 847 cells, random placement wirelen = 26401.
Info:     at initial placer iter 0, wirelen = 208
Info:     at initial placer iter 1, wirelen = 201
Info:     at initial placer iter 2, wirelen = 201
Info:     at initial placer iter 3, wirelen = 201
Info: Running main analytical placer.
Info:     at iteration #1, type ALL: wirelen solved = 201, spread = 4922, legal = 5907; time = 0.01s
Info:     at iteration #2, type ALL: wirelen solved = 429, spread = 4171, legal = 5024; time = 0.01s
Info:     at iteration #3, type ALL: wirelen solved = 527, spread = 4024, legal = 5376; time = 0.01s
Info:     at iteration #4, type ALL: wirelen solved = 533, spread = 3300, legal = 5222; time = 0.01s
Info:     at iteration #5, type ALL: wirelen solved = 637, spread = 3584, legal = 4371; time = 0.01s
Info:     at iteration #6, type ALL: wirelen solved = 881, spread = 3345, legal = 4294; time = 0.01s
Info:     at iteration #7, type ALL: wirelen solved = 820, spread = 3345, legal = 4397; time = 0.01s
Info:     at iteration #8, type ALL: wirelen solved = 915, spread = 3348, legal = 4481; time = 0.01s
Info:     at iteration #9, type ALL: wirelen solved = 985, spread = 3449, legal = 4501; time = 0.01s
Info:     at iteration #10, type ALL: wirelen solved = 1052, spread = 2999, legal = 4576; time = 0.01s
Info:     at iteration #11, type ALL: wirelen solved = 987, spread = 3314, legal = 4732; time = 0.01s
Info: HeAP Placer Time: 0.13s
Info:   of which solving equations: 0.06s
Info:   of which spreading cells: 0.01s
Info:   of which strict legalisation: 0.05s

Info: Running simulated annealing placer for refinement.
Info:   at iteration #1: temp = 0.000000, timing cost = 373, wirelen = 4294
Info:   at iteration #5: temp = 0.000000, timing cost = 591, wirelen = 3412
Info:   at iteration #10: temp = 0.000000, timing cost = 655, wirelen = 3086
Info:   at iteration #15: temp = 0.000000, timing cost = 695, wirelen = 2965
Info:   at iteration #20: temp = 0.000000, timing cost = 657, wirelen = 2901
Info:   at iteration #25: temp = 0.000000, timing cost = 641, wirelen = 2831
Info:   at iteration #25: temp = 0.000000, timing cost = 640, wirelen = 2831 
Info: SA placement time 0.29s

Info: Max frequency for clock 'core_clk_$glb_clk': 33.63 MHz (PASS at 24.00 MHz)

Info: Max delay <async>                   -> posedge core_clk_$glb_clk: 4.80 ns
Info: Max delay posedge core_clk_$glb_clk -> <async>                  : 7.74 ns

Info: Slack histogram:
Info:  legend: * represents 7 endpoint(s)
Info:          + represents [1,7) endpoint(s)
Info: [ 11927,  15111) |***************+
Info: [ 15111,  18295) |******+
Info: [ 18295,  21479) |************+
Info: [ 21479,  24663) |************************+
Info: [ 24663,  27847) |*********************+
Info: [ 27847,  31031) |*************************************+
Info: [ 31031,  34215) |***********************+
Info: [ 34215,  37399) |************************************************************ 
Info: [ 37399,  40583) |***+
Info: [ 40583,  43767) | 
Info: [ 43767,  46951) | 
Info: [ 46951,  50135) | 
Info: [ 50135,  53319) | 
Info: [ 53319,  56503) | 
Info: [ 56503,  59687) | 
Info: [ 59687,  62871) | 
Info: [ 62871,  66055) | 
Info: [ 66055,  69239) | 
Info: [ 69239,  72423) | 
Info: [ 72423,  75607) |+
Info: Checksum: 0xc2a4eb42

Info: Routing..
Info: Setting up routing queue.
Info: Routing 3207 arcs.
Info:            |   (re-)routed arcs  |   delta    | remaining|       time spent     |
Info:    IterCnt |  w/ripup   wo/ripup |  w/r  wo/r |      arcs| batch(sec) total(sec)|
Info:       1000 |       75        761 |   75   761 |      2294|       0.02       0.02|
Info:       2000 |      151       1685 |   76   924 |      1386|       0.06       0.08|
Info:       3000 |      298       2538 |  147   853 |       595|       0.03       0.12|
Info:       3693 |      388       3142 |   90   604 |         0|       0.06       0.18|
Info: Routing complete.
Info: Router1 time 0.18s
Info: Checksum: 0x19a3a1e8

Info: Critical path report for clock 'core_clk_$glb_clk' (posedge -> posedge):
Info: curr total
Info:  1.4  1.4  Source $abc$15015$auto$blifparse.cc:492:parse_blif$15247_LC.O
Info:  3.0  4.3    Net rgb_unpack.downsize.s_axis_tvalid_reg budget 3.925000 ns (11,2) -> (9,4)
Info:                Sink $abc$15015$auto$blifparse.cc:492:parse_blif$15035_LC.I0
Info:                Defined in:
Info:                  ../../rtl/sobel/sobel.sv:245
Info:                  ../../rtl/sobel/../../submodules/imports/axis_adapter.v:238
Info:  1.3  5.6  Source $abc$15015$auto$blifparse.cc:492:parse_blif$15035_LC.O
Info:  3.6  9.2    Net $abc$15015$abs_pipe.ready_o_new_inv_ budget 3.925000 ns (9,4) -> (4,10)
Info:                Sink $abc$15015$auto$blifparse.cc:492:parse_blif$15034_LC.I1
Info:                Defined in:
Info:                  ../../rtl/sobel/sobel.sv:194
Info:                  ../../rtl/sobel/../../submodules/imports/elastic.sv:15
Info:  1.2 10.5  Source $abc$15015$auto$blifparse.cc:492:parse_blif$15034_LC.O
Info:  2.4 12.9    Net sobel_conv2d.line_buffer.rd_ptr_counter_a.toggle_w[0] budget 3.925000 ns (4,10) -> (5,7)
Info:                Sink $abc$15015$auto$blifparse.cc:492:parse_blif$15146_LC.I2
Info:                Defined in:
Info:                  ../../rtl/sobel/sobel.sv:168
Info:                  ../../rtl/sobel/../conv2d/conv2d.sv:25
Info:                  ../../rtl/sobel/../ramdelaybuffer/ramdelaybuffer.sv:33
Info:                  ../../rtl/sobel/../counter/counter.sv:11
Info:  1.2 14.1  Source $abc$15015$auto$blifparse.cc:492:parse_blif$15146_LC.O
Info:  1.8 15.8    Net $abc$15015$techmap\sobel_conv2d.line_buffer.sync_ram_delay.$procmux$953_Y[7] budget 3.925000 ns (5,7) -> (5,7)
Info:                Sink $abc$15015$auto$blifparse.cc:492:parse_blif$15145_LC.I0
Info:  1.3 17.1  Source $abc$15015$auto$blifparse.cc:492:parse_blif$15145_LC.O
Info:  3.0 20.1    Net $abc$15015$techmap2508\sobel_conv2d.line_buffer.sync_ram_delay.mem_array.0.2.1.A1ADDR_11[7] budget 3.925000 ns (5,7) -> (7,8)
Info:                Sink $abc$15015$auto$blifparse.cc:492:parse_blif$15144_LC.I0
Info:                Defined in:
Info:                  /usr/bin/../share/yosys/ice40/brams_map.v:252
Info:  1.3 21.4  Source $abc$15015$auto$blifparse.cc:492:parse_blif$15144_LC.O
Info:  1.8 23.1    Net $abc$15015$auto$simplemap.cc:250:simplemap_eqne$3333[7]_new_inv_ budget 3.924000 ns (7,8) -> (7,8)
Info:                Sink $abc$15015$auto$blifparse.cc:492:parse_blif$15143_LC.I0
Info:  1.3 24.4  Source $abc$15015$auto$blifparse.cc:492:parse_blif$15143_LC.O
Info:  1.8 26.2    Net $abc$15015$new_n1029_ budget 3.924000 ns (7,8) -> (8,9)
Info:                Sink $abc$15015$auto$blifparse.cc:492:parse_blif$15142_LC.I2
Info:  1.2 27.4  Source $abc$15015$auto$blifparse.cc:492:parse_blif$15142_LC.O
Info:  2.9 30.3    Net $abc$15015$auto$simplemap.cc:256:simplemap_eqne$3344 budget 3.924000 ns (8,9) -> (8,10)
Info:                Sink $auto$simplemap.cc:420:simplemap_dff$3252_DFFLC.SR
Info:  0.1 30.4  Setup $auto$simplemap.cc:420:simplemap_dff$3252_DFFLC.SR
Info: 10.3 ns logic, 20.1 ns routing

Info: Critical path report for cross-domain path '<async>' -> 'posedge core_clk_$glb_clk':
Info: curr total
Info:  0.0  0.0  Source rstn_i$sb_io.D_IN_0
Info:  3.6  3.6    Net rstn_i$SB_IO_IN budget 40.430000 ns (16,0) -> (12,5)
Info:                Sink $auto$simplemap.cc:420:simplemap_dff$2614_DFFLC.I0
Info:                Defined in:
Info:                  ../../rtl/sobel/sobel.sv:42
Info:                  ../../rtl/sobel/../../submodules/imports/sync2.sv:6
Info:  1.2  4.8  Setup $auto$simplemap.cc:420:simplemap_dff$2614_DFFLC.I0
Info: 1.2 ns logic, 3.6 ns routing

Info: Critical path report for cross-domain path 'posedge core_clk_$glb_clk' -> '<async>':
Info: curr total
Info:  1.4  1.4  Source $abc$15015$auto$blifparse.cc:492:parse_blif$15017_LC.O
Info:  1.8  3.2    Net $abc$15015$auto$ice40_ffinit.cc:141:execute$14401 budget 40.330002 ns (13,6) -> (14,6)
Info:                Sink $abc$15015$auto$blifparse.cc:492:parse_blif$15532_LC.I0
Info:  1.3  4.4  Source $abc$15015$auto$blifparse.cc:492:parse_blif$15532_LC.O
Info:  3.1  7.5    Net uart_txd_o$SB_IO_OUT budget 40.328999 ns (14,6) -> (15,0)
Info:                Sink uart_txd_o$sb_io.D_OUT_0
Info:                Defined in:
Info:                  ../../rtl/sobel/sobel.sv:13
Info: 2.7 ns logic, 4.8 ns routing

Info: Max frequency for clock 'core_clk_$glb_clk': 32.91 MHz (PASS at 24.00 MHz)

Info: Max delay <async>                   -> posedge core_clk_$glb_clk: 4.83 ns
Info: Max delay posedge core_clk_$glb_clk -> <async>                  : 7.49 ns

Info: Slack histogram:
Info:  legend: * represents 7 endpoint(s)
Info:          + represents [1,7) endpoint(s)
Info: [ 11276,  14505) |****+
Info: [ 14505,  17734) |*****+
Info: [ 17734,  20963) |*********************+
Info: [ 20963,  24192) |***********************+
Info: [ 24192,  27421) |******+
Info: [ 27421,  30650) |******************+
Info: [ 30650,  33879) |************************************************************ 
Info: [ 33879,  37108) |*************************+
Info: [ 37108,  40337) |************************************+
Info: [ 40337,  43566) | 
Info: [ 43566,  46795) | 
Info: [ 46795,  50024) | 
Info: [ 50024,  53253) | 
Info: [ 53253,  56482) | 
Info: [ 56482,  59711) | 
Info: [ 59711,  62940) | 
Info: [ 62940,  66169) | 
Info: [ 66169,  69398) | 
Info: [ 69398,  72627) | 
Info: [ 72627,  75856) |+

Info: Program finished normally.
icepack build/sobel.asc build/sobel.bin
make: Leaving directory '/workspace/syn/icebreaker'
