Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Fri Nov 23 17:09:01 2018
| Host         : YC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file lab9_3_1_timing_summary_routed.rpt -pb lab9_3_1_timing_summary_routed.pb -rpx lab9_3_1_timing_summary_routed.rpx -warn_on_violation
| Design       : lab9_3_1
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 17 register/latch pins with no clock driven by root clock pin: nolabel_line30/cnt_reg[0]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: nolabel_line30/cnt_reg[10]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: nolabel_line30/cnt_reg[11]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: nolabel_line30/cnt_reg[12]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: nolabel_line30/cnt_reg[13]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: nolabel_line30/cnt_reg[14]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: nolabel_line30/cnt_reg[15]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: nolabel_line30/cnt_reg[16]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: nolabel_line30/cnt_reg[17]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: nolabel_line30/cnt_reg[18]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: nolabel_line30/cnt_reg[19]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: nolabel_line30/cnt_reg[1]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: nolabel_line30/cnt_reg[2]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: nolabel_line30/cnt_reg[3]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: nolabel_line30/cnt_reg[4]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: nolabel_line30/cnt_reg[5]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: nolabel_line30/cnt_reg[6]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: nolabel_line30/cnt_reg[7]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: nolabel_line30/cnt_reg[8]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: nolabel_line30/cnt_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 41 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 43 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    194.660        0.000                      0                   64        0.071        0.000                      0                   64        3.000        0.000                       0                    49  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
CLK100MHZ               {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 100.000}      200.000         5.000           
  clkfbout_clk_wiz_0    {0.000 25.000}       50.000          20.000          
sys_clk_pin             {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 100.000}      200.000         5.000           
  clkfbout_clk_wiz_0_1  {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                                                                                                                                                                 3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0        194.660        0.000                      0                   64        0.388        0.000                      0                   64       13.360        0.000                       0                    45  
  clkfbout_clk_wiz_0                                                                                                                                                     47.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1      194.688        0.000                      0                   64        0.388        0.000                      0                   64       13.360        0.000                       0                    45  
  clkfbout_clk_wiz_0_1                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0        194.660        0.000                      0                   64        0.071        0.000                      0                   64  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1      194.660        0.000                      0                   64        0.071        0.000                      0                   64  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  nolabel_line29/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  nolabel_line29/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  nolabel_line29/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  nolabel_line29/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  nolabel_line29/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  nolabel_line29/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack      194.660ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.388ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             194.660ns  (required time - arrival time)
  Source:                 nolabel_line30/cnt_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line30/cnt_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.800ns  (logic 1.834ns (38.210%)  route 2.966ns (61.790%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 198.585 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line29/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line29/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line29/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line29/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line29/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line29/inst/clkout1_buf/O
                         net (fo=43, routed)          1.725    -0.815    nolabel_line30/clk_out1
    SLICE_X1Y94          FDCE                                         r  nolabel_line30/cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y94          FDCE (Prop_fdce_C_Q)         0.456    -0.359 f  nolabel_line30/cnt_reg[12]/Q
                         net (fo=3, routed)           1.253     0.894    nolabel_line30/cnt_reg[12]
    SLICE_X0Y93          LUT4 (Prop_lut4_I1_O)        0.124     1.018 f  nolabel_line30/CLOCK1_i_5/O
                         net (fo=2, routed)           0.679     1.697    nolabel_line30/CLOCK1_i_5_n_0
    SLICE_X0Y93          LUT6 (Prop_lut6_I4_O)        0.124     1.821 f  nolabel_line30/cnt[0]_i_8/O
                         net (fo=20, routed)          1.034     2.855    nolabel_line30/cnt[0]_i_8_n_0
    SLICE_X1Y91          LUT2 (Prop_lut2_I1_O)        0.124     2.979 r  nolabel_line30/cnt[0]_i_6/O
                         net (fo=1, routed)           0.000     2.979    nolabel_line30/cnt[0]_i_6_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.529 r  nolabel_line30/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.529    nolabel_line30/cnt_reg[0]_i_1_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.643 r  nolabel_line30/cnt_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     3.643    nolabel_line30/cnt_reg[4]_i_1__0_n_0
    SLICE_X1Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.757 r  nolabel_line30/cnt_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     3.757    nolabel_line30/cnt_reg[8]_i_1__0_n_0
    SLICE_X1Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.871 r  nolabel_line30/cnt_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     3.871    nolabel_line30/cnt_reg[12]_i_1__0_n_0
    SLICE_X1Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.985 r  nolabel_line30/cnt_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     3.985    nolabel_line30/cnt_reg[16]_i_1__0_n_0
    SLICE_X1Y95          FDCE                                         r  nolabel_line30/cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line29/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line29/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line29/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line29/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line29/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line29/inst/clkout1_buf/O
                         net (fo=43, routed)          1.605   198.585    nolabel_line30/clk_out1
    SLICE_X1Y95          FDCE                                         r  nolabel_line30/cnt_reg[19]/C
                         clock pessimism              0.575   199.160    
                         clock uncertainty           -0.318   198.843    
    SLICE_X1Y95          FDCE (Setup_fdce_C_D)       -0.198   198.645    nolabel_line30/cnt_reg[19]
  -------------------------------------------------------------------
                         required time                        198.645    
                         arrival time                          -3.985    
  -------------------------------------------------------------------
                         slack                                194.660    

Slack (MET) :             194.700ns  (required time - arrival time)
  Source:                 nolabel_line30/cnt_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line30/cnt_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.020ns  (logic 2.054ns (40.918%)  route 2.966ns (59.082%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 198.585 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line29/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line29/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line29/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line29/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line29/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line29/inst/clkout1_buf/O
                         net (fo=43, routed)          1.725    -0.815    nolabel_line30/clk_out1
    SLICE_X1Y94          FDCE                                         r  nolabel_line30/cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y94          FDCE (Prop_fdce_C_Q)         0.456    -0.359 f  nolabel_line30/cnt_reg[12]/Q
                         net (fo=3, routed)           1.253     0.894    nolabel_line30/cnt_reg[12]
    SLICE_X0Y93          LUT4 (Prop_lut4_I1_O)        0.124     1.018 f  nolabel_line30/CLOCK1_i_5/O
                         net (fo=2, routed)           0.679     1.697    nolabel_line30/CLOCK1_i_5_n_0
    SLICE_X0Y93          LUT6 (Prop_lut6_I4_O)        0.124     1.821 f  nolabel_line30/cnt[0]_i_8/O
                         net (fo=20, routed)          1.034     2.855    nolabel_line30/cnt[0]_i_8_n_0
    SLICE_X1Y91          LUT2 (Prop_lut2_I1_O)        0.124     2.979 r  nolabel_line30/cnt[0]_i_6/O
                         net (fo=1, routed)           0.000     2.979    nolabel_line30/cnt[0]_i_6_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.529 r  nolabel_line30/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.529    nolabel_line30/cnt_reg[0]_i_1_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.643 r  nolabel_line30/cnt_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     3.643    nolabel_line30/cnt_reg[4]_i_1__0_n_0
    SLICE_X1Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.757 r  nolabel_line30/cnt_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     3.757    nolabel_line30/cnt_reg[8]_i_1__0_n_0
    SLICE_X1Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.871 r  nolabel_line30/cnt_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     3.871    nolabel_line30/cnt_reg[12]_i_1__0_n_0
    SLICE_X1Y95          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.205 r  nolabel_line30/cnt_reg[16]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     4.205    nolabel_line30/cnt_reg[16]_i_1__0_n_6
    SLICE_X1Y95          FDCE                                         r  nolabel_line30/cnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line29/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line29/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line29/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line29/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line29/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line29/inst/clkout1_buf/O
                         net (fo=43, routed)          1.605   198.585    nolabel_line30/clk_out1
    SLICE_X1Y95          FDCE                                         r  nolabel_line30/cnt_reg[17]/C
                         clock pessimism              0.575   199.160    
                         clock uncertainty           -0.318   198.843    
    SLICE_X1Y95          FDCE (Setup_fdce_C_D)        0.062   198.905    nolabel_line30/cnt_reg[17]
  -------------------------------------------------------------------
                         required time                        198.905    
                         arrival time                          -4.205    
  -------------------------------------------------------------------
                         slack                                194.700    

Slack (MET) :             194.795ns  (required time - arrival time)
  Source:                 nolabel_line30/cnt_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line30/cnt_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.925ns  (logic 1.959ns (39.779%)  route 2.966ns (60.221%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 198.585 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line29/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line29/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line29/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line29/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line29/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line29/inst/clkout1_buf/O
                         net (fo=43, routed)          1.725    -0.815    nolabel_line30/clk_out1
    SLICE_X1Y94          FDCE                                         r  nolabel_line30/cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y94          FDCE (Prop_fdce_C_Q)         0.456    -0.359 f  nolabel_line30/cnt_reg[12]/Q
                         net (fo=3, routed)           1.253     0.894    nolabel_line30/cnt_reg[12]
    SLICE_X0Y93          LUT4 (Prop_lut4_I1_O)        0.124     1.018 f  nolabel_line30/CLOCK1_i_5/O
                         net (fo=2, routed)           0.679     1.697    nolabel_line30/CLOCK1_i_5_n_0
    SLICE_X0Y93          LUT6 (Prop_lut6_I4_O)        0.124     1.821 f  nolabel_line30/cnt[0]_i_8/O
                         net (fo=20, routed)          1.034     2.855    nolabel_line30/cnt[0]_i_8_n_0
    SLICE_X1Y91          LUT2 (Prop_lut2_I1_O)        0.124     2.979 r  nolabel_line30/cnt[0]_i_6/O
                         net (fo=1, routed)           0.000     2.979    nolabel_line30/cnt[0]_i_6_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.529 r  nolabel_line30/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.529    nolabel_line30/cnt_reg[0]_i_1_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.643 r  nolabel_line30/cnt_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     3.643    nolabel_line30/cnt_reg[4]_i_1__0_n_0
    SLICE_X1Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.757 r  nolabel_line30/cnt_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     3.757    nolabel_line30/cnt_reg[8]_i_1__0_n_0
    SLICE_X1Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.871 r  nolabel_line30/cnt_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     3.871    nolabel_line30/cnt_reg[12]_i_1__0_n_0
    SLICE_X1Y95          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.110 r  nolabel_line30/cnt_reg[16]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     4.110    nolabel_line30/cnt_reg[16]_i_1__0_n_5
    SLICE_X1Y95          FDCE                                         r  nolabel_line30/cnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line29/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line29/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line29/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line29/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line29/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line29/inst/clkout1_buf/O
                         net (fo=43, routed)          1.605   198.585    nolabel_line30/clk_out1
    SLICE_X1Y95          FDCE                                         r  nolabel_line30/cnt_reg[18]/C
                         clock pessimism              0.575   199.160    
                         clock uncertainty           -0.318   198.843    
    SLICE_X1Y95          FDCE (Setup_fdce_C_D)        0.062   198.905    nolabel_line30/cnt_reg[18]
  -------------------------------------------------------------------
                         required time                        198.905    
                         arrival time                          -4.110    
  -------------------------------------------------------------------
                         slack                                194.795    

Slack (MET) :             194.811ns  (required time - arrival time)
  Source:                 nolabel_line30/cnt_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line30/cnt_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.909ns  (logic 1.943ns (39.582%)  route 2.966ns (60.418%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 198.585 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line29/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line29/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line29/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line29/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line29/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line29/inst/clkout1_buf/O
                         net (fo=43, routed)          1.725    -0.815    nolabel_line30/clk_out1
    SLICE_X1Y94          FDCE                                         r  nolabel_line30/cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y94          FDCE (Prop_fdce_C_Q)         0.456    -0.359 f  nolabel_line30/cnt_reg[12]/Q
                         net (fo=3, routed)           1.253     0.894    nolabel_line30/cnt_reg[12]
    SLICE_X0Y93          LUT4 (Prop_lut4_I1_O)        0.124     1.018 f  nolabel_line30/CLOCK1_i_5/O
                         net (fo=2, routed)           0.679     1.697    nolabel_line30/CLOCK1_i_5_n_0
    SLICE_X0Y93          LUT6 (Prop_lut6_I4_O)        0.124     1.821 f  nolabel_line30/cnt[0]_i_8/O
                         net (fo=20, routed)          1.034     2.855    nolabel_line30/cnt[0]_i_8_n_0
    SLICE_X1Y91          LUT2 (Prop_lut2_I1_O)        0.124     2.979 r  nolabel_line30/cnt[0]_i_6/O
                         net (fo=1, routed)           0.000     2.979    nolabel_line30/cnt[0]_i_6_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.529 r  nolabel_line30/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.529    nolabel_line30/cnt_reg[0]_i_1_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.643 r  nolabel_line30/cnt_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     3.643    nolabel_line30/cnt_reg[4]_i_1__0_n_0
    SLICE_X1Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.757 r  nolabel_line30/cnt_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     3.757    nolabel_line30/cnt_reg[8]_i_1__0_n_0
    SLICE_X1Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.871 r  nolabel_line30/cnt_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     3.871    nolabel_line30/cnt_reg[12]_i_1__0_n_0
    SLICE_X1Y95          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     4.094 r  nolabel_line30/cnt_reg[16]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     4.094    nolabel_line30/cnt_reg[16]_i_1__0_n_7
    SLICE_X1Y95          FDCE                                         r  nolabel_line30/cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line29/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line29/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line29/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line29/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line29/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line29/inst/clkout1_buf/O
                         net (fo=43, routed)          1.605   198.585    nolabel_line30/clk_out1
    SLICE_X1Y95          FDCE                                         r  nolabel_line30/cnt_reg[16]/C
                         clock pessimism              0.575   199.160    
                         clock uncertainty           -0.318   198.843    
    SLICE_X1Y95          FDCE (Setup_fdce_C_D)        0.062   198.905    nolabel_line30/cnt_reg[16]
  -------------------------------------------------------------------
                         required time                        198.905    
                         arrival time                          -4.094    
  -------------------------------------------------------------------
                         slack                                194.811    

Slack (MET) :             194.839ns  (required time - arrival time)
  Source:                 nolabel_line30/cnt_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line30/cnt_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.906ns  (logic 1.940ns (39.545%)  route 2.966ns (60.455%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 198.585 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line29/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line29/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line29/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line29/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line29/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line29/inst/clkout1_buf/O
                         net (fo=43, routed)          1.725    -0.815    nolabel_line30/clk_out1
    SLICE_X1Y94          FDCE                                         r  nolabel_line30/cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y94          FDCE (Prop_fdce_C_Q)         0.456    -0.359 f  nolabel_line30/cnt_reg[12]/Q
                         net (fo=3, routed)           1.253     0.894    nolabel_line30/cnt_reg[12]
    SLICE_X0Y93          LUT4 (Prop_lut4_I1_O)        0.124     1.018 f  nolabel_line30/CLOCK1_i_5/O
                         net (fo=2, routed)           0.679     1.697    nolabel_line30/CLOCK1_i_5_n_0
    SLICE_X0Y93          LUT6 (Prop_lut6_I4_O)        0.124     1.821 f  nolabel_line30/cnt[0]_i_8/O
                         net (fo=20, routed)          1.034     2.855    nolabel_line30/cnt[0]_i_8_n_0
    SLICE_X1Y91          LUT2 (Prop_lut2_I1_O)        0.124     2.979 r  nolabel_line30/cnt[0]_i_6/O
                         net (fo=1, routed)           0.000     2.979    nolabel_line30/cnt[0]_i_6_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.529 r  nolabel_line30/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.529    nolabel_line30/cnt_reg[0]_i_1_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.643 r  nolabel_line30/cnt_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     3.643    nolabel_line30/cnt_reg[4]_i_1__0_n_0
    SLICE_X1Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.757 r  nolabel_line30/cnt_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     3.757    nolabel_line30/cnt_reg[8]_i_1__0_n_0
    SLICE_X1Y94          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.091 r  nolabel_line30/cnt_reg[12]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     4.091    nolabel_line30/cnt_reg[12]_i_1__0_n_6
    SLICE_X1Y94          FDCE                                         r  nolabel_line30/cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line29/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line29/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line29/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line29/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line29/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line29/inst/clkout1_buf/O
                         net (fo=43, routed)          1.605   198.585    nolabel_line30/clk_out1
    SLICE_X1Y94          FDCE                                         r  nolabel_line30/cnt_reg[13]/C
                         clock pessimism              0.600   199.185    
                         clock uncertainty           -0.318   198.868    
    SLICE_X1Y94          FDCE (Setup_fdce_C_D)        0.062   198.930    nolabel_line30/cnt_reg[13]
  -------------------------------------------------------------------
                         required time                        198.930    
                         arrival time                          -4.091    
  -------------------------------------------------------------------
                         slack                                194.839    

Slack (MET) :             194.860ns  (required time - arrival time)
  Source:                 nolabel_line30/cnt_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line30/cnt_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.885ns  (logic 1.919ns (39.285%)  route 2.966ns (60.715%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 198.585 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line29/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line29/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line29/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line29/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line29/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line29/inst/clkout1_buf/O
                         net (fo=43, routed)          1.725    -0.815    nolabel_line30/clk_out1
    SLICE_X1Y94          FDCE                                         r  nolabel_line30/cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y94          FDCE (Prop_fdce_C_Q)         0.456    -0.359 f  nolabel_line30/cnt_reg[12]/Q
                         net (fo=3, routed)           1.253     0.894    nolabel_line30/cnt_reg[12]
    SLICE_X0Y93          LUT4 (Prop_lut4_I1_O)        0.124     1.018 f  nolabel_line30/CLOCK1_i_5/O
                         net (fo=2, routed)           0.679     1.697    nolabel_line30/CLOCK1_i_5_n_0
    SLICE_X0Y93          LUT6 (Prop_lut6_I4_O)        0.124     1.821 f  nolabel_line30/cnt[0]_i_8/O
                         net (fo=20, routed)          1.034     2.855    nolabel_line30/cnt[0]_i_8_n_0
    SLICE_X1Y91          LUT2 (Prop_lut2_I1_O)        0.124     2.979 r  nolabel_line30/cnt[0]_i_6/O
                         net (fo=1, routed)           0.000     2.979    nolabel_line30/cnt[0]_i_6_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.529 r  nolabel_line30/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.529    nolabel_line30/cnt_reg[0]_i_1_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.643 r  nolabel_line30/cnt_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     3.643    nolabel_line30/cnt_reg[4]_i_1__0_n_0
    SLICE_X1Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.757 r  nolabel_line30/cnt_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     3.757    nolabel_line30/cnt_reg[8]_i_1__0_n_0
    SLICE_X1Y94          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.070 r  nolabel_line30/cnt_reg[12]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     4.070    nolabel_line30/cnt_reg[12]_i_1__0_n_4
    SLICE_X1Y94          FDCE                                         r  nolabel_line30/cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line29/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line29/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line29/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line29/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line29/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line29/inst/clkout1_buf/O
                         net (fo=43, routed)          1.605   198.585    nolabel_line30/clk_out1
    SLICE_X1Y94          FDCE                                         r  nolabel_line30/cnt_reg[15]/C
                         clock pessimism              0.600   199.185    
                         clock uncertainty           -0.318   198.868    
    SLICE_X1Y94          FDCE (Setup_fdce_C_D)        0.062   198.930    nolabel_line30/cnt_reg[15]
  -------------------------------------------------------------------
                         required time                        198.930    
                         arrival time                          -4.070    
  -------------------------------------------------------------------
                         slack                                194.860    

Slack (MET) :             194.928ns  (required time - arrival time)
  Source:                 nolabel_line30/cnt_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line30/cnt_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.792ns  (logic 1.826ns (38.107%)  route 2.966ns (61.893%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 198.585 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line29/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line29/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line29/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line29/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line29/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line29/inst/clkout1_buf/O
                         net (fo=43, routed)          1.725    -0.815    nolabel_line30/clk_out1
    SLICE_X1Y94          FDCE                                         r  nolabel_line30/cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y94          FDCE (Prop_fdce_C_Q)         0.456    -0.359 f  nolabel_line30/cnt_reg[12]/Q
                         net (fo=3, routed)           1.253     0.894    nolabel_line30/cnt_reg[12]
    SLICE_X0Y93          LUT4 (Prop_lut4_I1_O)        0.124     1.018 f  nolabel_line30/CLOCK1_i_5/O
                         net (fo=2, routed)           0.679     1.697    nolabel_line30/CLOCK1_i_5_n_0
    SLICE_X0Y93          LUT6 (Prop_lut6_I4_O)        0.124     1.821 f  nolabel_line30/cnt[0]_i_8/O
                         net (fo=20, routed)          1.034     2.855    nolabel_line30/cnt[0]_i_8_n_0
    SLICE_X1Y91          LUT2 (Prop_lut2_I1_O)        0.124     2.979 r  nolabel_line30/cnt[0]_i_6/O
                         net (fo=1, routed)           0.000     2.979    nolabel_line30/cnt[0]_i_6_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.529 r  nolabel_line30/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.529    nolabel_line30/cnt_reg[0]_i_1_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.643 r  nolabel_line30/cnt_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     3.643    nolabel_line30/cnt_reg[4]_i_1__0_n_0
    SLICE_X1Y93          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.977 r  nolabel_line30/cnt_reg[8]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     3.977    nolabel_line30/cnt_reg[8]_i_1__0_n_6
    SLICE_X1Y93          FDCE                                         r  nolabel_line30/cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line29/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line29/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line29/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line29/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line29/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line29/inst/clkout1_buf/O
                         net (fo=43, routed)          1.605   198.585    nolabel_line30/clk_out1
    SLICE_X1Y93          FDCE                                         r  nolabel_line30/cnt_reg[9]/C
                         clock pessimism              0.575   199.160    
                         clock uncertainty           -0.318   198.843    
    SLICE_X1Y93          FDCE (Setup_fdce_C_D)        0.062   198.905    nolabel_line30/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                        198.905    
                         arrival time                          -3.977    
  -------------------------------------------------------------------
                         slack                                194.928    

Slack (MET) :             194.934ns  (required time - arrival time)
  Source:                 nolabel_line30/cnt_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line30/cnt_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.811ns  (logic 1.845ns (38.351%)  route 2.966ns (61.649%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 198.585 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line29/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line29/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line29/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line29/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line29/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line29/inst/clkout1_buf/O
                         net (fo=43, routed)          1.725    -0.815    nolabel_line30/clk_out1
    SLICE_X1Y94          FDCE                                         r  nolabel_line30/cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y94          FDCE (Prop_fdce_C_Q)         0.456    -0.359 f  nolabel_line30/cnt_reg[12]/Q
                         net (fo=3, routed)           1.253     0.894    nolabel_line30/cnt_reg[12]
    SLICE_X0Y93          LUT4 (Prop_lut4_I1_O)        0.124     1.018 f  nolabel_line30/CLOCK1_i_5/O
                         net (fo=2, routed)           0.679     1.697    nolabel_line30/CLOCK1_i_5_n_0
    SLICE_X0Y93          LUT6 (Prop_lut6_I4_O)        0.124     1.821 f  nolabel_line30/cnt[0]_i_8/O
                         net (fo=20, routed)          1.034     2.855    nolabel_line30/cnt[0]_i_8_n_0
    SLICE_X1Y91          LUT2 (Prop_lut2_I1_O)        0.124     2.979 r  nolabel_line30/cnt[0]_i_6/O
                         net (fo=1, routed)           0.000     2.979    nolabel_line30/cnt[0]_i_6_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.529 r  nolabel_line30/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.529    nolabel_line30/cnt_reg[0]_i_1_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.643 r  nolabel_line30/cnt_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     3.643    nolabel_line30/cnt_reg[4]_i_1__0_n_0
    SLICE_X1Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.757 r  nolabel_line30/cnt_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     3.757    nolabel_line30/cnt_reg[8]_i_1__0_n_0
    SLICE_X1Y94          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.996 r  nolabel_line30/cnt_reg[12]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     3.996    nolabel_line30/cnt_reg[12]_i_1__0_n_5
    SLICE_X1Y94          FDCE                                         r  nolabel_line30/cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line29/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line29/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line29/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line29/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line29/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line29/inst/clkout1_buf/O
                         net (fo=43, routed)          1.605   198.585    nolabel_line30/clk_out1
    SLICE_X1Y94          FDCE                                         r  nolabel_line30/cnt_reg[14]/C
                         clock pessimism              0.600   199.185    
                         clock uncertainty           -0.318   198.868    
    SLICE_X1Y94          FDCE (Setup_fdce_C_D)        0.062   198.930    nolabel_line30/cnt_reg[14]
  -------------------------------------------------------------------
                         required time                        198.930    
                         arrival time                          -3.996    
  -------------------------------------------------------------------
                         slack                                194.934    

Slack (MET) :             194.949ns  (required time - arrival time)
  Source:                 nolabel_line30/cnt_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line30/cnt_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.771ns  (logic 1.805ns (37.835%)  route 2.966ns (62.165%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 198.585 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line29/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line29/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line29/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line29/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line29/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line29/inst/clkout1_buf/O
                         net (fo=43, routed)          1.725    -0.815    nolabel_line30/clk_out1
    SLICE_X1Y94          FDCE                                         r  nolabel_line30/cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y94          FDCE (Prop_fdce_C_Q)         0.456    -0.359 f  nolabel_line30/cnt_reg[12]/Q
                         net (fo=3, routed)           1.253     0.894    nolabel_line30/cnt_reg[12]
    SLICE_X0Y93          LUT4 (Prop_lut4_I1_O)        0.124     1.018 f  nolabel_line30/CLOCK1_i_5/O
                         net (fo=2, routed)           0.679     1.697    nolabel_line30/CLOCK1_i_5_n_0
    SLICE_X0Y93          LUT6 (Prop_lut6_I4_O)        0.124     1.821 f  nolabel_line30/cnt[0]_i_8/O
                         net (fo=20, routed)          1.034     2.855    nolabel_line30/cnt[0]_i_8_n_0
    SLICE_X1Y91          LUT2 (Prop_lut2_I1_O)        0.124     2.979 r  nolabel_line30/cnt[0]_i_6/O
                         net (fo=1, routed)           0.000     2.979    nolabel_line30/cnt[0]_i_6_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.529 r  nolabel_line30/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.529    nolabel_line30/cnt_reg[0]_i_1_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.643 r  nolabel_line30/cnt_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     3.643    nolabel_line30/cnt_reg[4]_i_1__0_n_0
    SLICE_X1Y93          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.956 r  nolabel_line30/cnt_reg[8]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     3.956    nolabel_line30/cnt_reg[8]_i_1__0_n_4
    SLICE_X1Y93          FDCE                                         r  nolabel_line30/cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line29/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line29/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line29/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line29/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line29/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line29/inst/clkout1_buf/O
                         net (fo=43, routed)          1.605   198.585    nolabel_line30/clk_out1
    SLICE_X1Y93          FDCE                                         r  nolabel_line30/cnt_reg[11]/C
                         clock pessimism              0.575   199.160    
                         clock uncertainty           -0.318   198.843    
    SLICE_X1Y93          FDCE (Setup_fdce_C_D)        0.062   198.905    nolabel_line30/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                        198.905    
                         arrival time                          -3.956    
  -------------------------------------------------------------------
                         slack                                194.949    

Slack (MET) :             194.950ns  (required time - arrival time)
  Source:                 nolabel_line30/cnt_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line30/cnt_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.795ns  (logic 1.829ns (38.146%)  route 2.966ns (61.854%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 198.585 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line29/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line29/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line29/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line29/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line29/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line29/inst/clkout1_buf/O
                         net (fo=43, routed)          1.725    -0.815    nolabel_line30/clk_out1
    SLICE_X1Y94          FDCE                                         r  nolabel_line30/cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y94          FDCE (Prop_fdce_C_Q)         0.456    -0.359 f  nolabel_line30/cnt_reg[12]/Q
                         net (fo=3, routed)           1.253     0.894    nolabel_line30/cnt_reg[12]
    SLICE_X0Y93          LUT4 (Prop_lut4_I1_O)        0.124     1.018 f  nolabel_line30/CLOCK1_i_5/O
                         net (fo=2, routed)           0.679     1.697    nolabel_line30/CLOCK1_i_5_n_0
    SLICE_X0Y93          LUT6 (Prop_lut6_I4_O)        0.124     1.821 f  nolabel_line30/cnt[0]_i_8/O
                         net (fo=20, routed)          1.034     2.855    nolabel_line30/cnt[0]_i_8_n_0
    SLICE_X1Y91          LUT2 (Prop_lut2_I1_O)        0.124     2.979 r  nolabel_line30/cnt[0]_i_6/O
                         net (fo=1, routed)           0.000     2.979    nolabel_line30/cnt[0]_i_6_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.529 r  nolabel_line30/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.529    nolabel_line30/cnt_reg[0]_i_1_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.643 r  nolabel_line30/cnt_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     3.643    nolabel_line30/cnt_reg[4]_i_1__0_n_0
    SLICE_X1Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.757 r  nolabel_line30/cnt_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     3.757    nolabel_line30/cnt_reg[8]_i_1__0_n_0
    SLICE_X1Y94          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     3.980 r  nolabel_line30/cnt_reg[12]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     3.980    nolabel_line30/cnt_reg[12]_i_1__0_n_7
    SLICE_X1Y94          FDCE                                         r  nolabel_line30/cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line29/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line29/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line29/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line29/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line29/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line29/inst/clkout1_buf/O
                         net (fo=43, routed)          1.605   198.585    nolabel_line30/clk_out1
    SLICE_X1Y94          FDCE                                         r  nolabel_line30/cnt_reg[12]/C
                         clock pessimism              0.600   199.185    
                         clock uncertainty           -0.318   198.868    
    SLICE_X1Y94          FDCE (Setup_fdce_C_D)        0.062   198.930    nolabel_line30/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                        198.930    
                         arrival time                          -3.980    
  -------------------------------------------------------------------
                         slack                                194.950    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.388ns  (arrival time - required time)
  Source:                 nolabel_line30/cnt_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line30/cnt_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.251ns (50.877%)  route 0.242ns (49.123%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line29/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line29/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line29/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line29/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line29/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line29/inst/clkout1_buf/O
                         net (fo=43, routed)          0.604    -0.560    nolabel_line30/clk_out1
    SLICE_X1Y94          FDCE                                         r  nolabel_line30/cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y94          FDCE (Prop_fdce_C_Q)         0.141    -0.419 r  nolabel_line30/cnt_reg[13]/Q
                         net (fo=3, routed)           0.242    -0.177    nolabel_line30/cnt_reg[13]
    SLICE_X1Y94          LUT2 (Prop_lut2_I0_O)        0.045    -0.132 r  nolabel_line30/cnt[12]_i_4/O
                         net (fo=1, routed)           0.000    -0.132    nolabel_line30/cnt[12]_i_4_n_0
    SLICE_X1Y94          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065    -0.067 r  nolabel_line30/cnt_reg[12]_i_1__0/O[1]
                         net (fo=1, routed)           0.000    -0.067    nolabel_line30/cnt_reg[12]_i_1__0_n_6
    SLICE_X1Y94          FDCE                                         r  nolabel_line30/cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line29/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line29/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line29/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line29/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line29/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line29/inst/clkout1_buf/O
                         net (fo=43, routed)          0.877    -0.796    nolabel_line30/clk_out1
    SLICE_X1Y94          FDCE                                         r  nolabel_line30/cnt_reg[13]/C
                         clock pessimism              0.236    -0.560    
    SLICE_X1Y94          FDCE (Hold_fdce_C_D)         0.105    -0.455    nolabel_line30/cnt_reg[13]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.067    
  -------------------------------------------------------------------
                         slack                                  0.388    

Slack (MET) :             0.416ns  (arrival time - required time)
  Source:                 nolabel_line36/cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line36/pulse_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.587ns  (logic 0.279ns (47.534%)  route 0.308ns (52.466%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line29/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line29/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line29/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line29/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line29/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line29/inst/clkout1_buf/O
                         net (fo=43, routed)          0.602    -0.562    nolabel_line36/clk_out1
    SLICE_X5Y91          FDRE                                         r  nolabel_line36/cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y91          FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  nolabel_line36/cnt_reg[9]/Q
                         net (fo=3, routed)           0.082    -0.340    nolabel_line36/cnt_reg[9]
    SLICE_X4Y91          LUT5 (Prop_lut5_I3_O)        0.045    -0.295 r  nolabel_line36/cnt[0]_i_5__0/O
                         net (fo=1, routed)           0.059    -0.236    nolabel_line36/cnt[0]_i_5__0_n_0
    SLICE_X4Y91          LUT6 (Prop_lut6_I4_O)        0.045    -0.191 r  nolabel_line36/cnt[0]_i_1/O
                         net (fo=23, routed)          0.168    -0.023    nolabel_line36/cnt[0]_i_1_n_0
    SLICE_X2Y92          LUT3 (Prop_lut3_I1_O)        0.048     0.025 r  nolabel_line36/pulse[1]_i_1/O
                         net (fo=1, routed)           0.000     0.025    nolabel_line36/pulse[1]_i_1_n_0
    SLICE_X2Y92          FDRE                                         r  nolabel_line36/pulse_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line29/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line29/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line29/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line29/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line29/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line29/inst/clkout1_buf/O
                         net (fo=43, routed)          0.876    -0.797    nolabel_line36/clk_out1
    SLICE_X2Y92          FDRE                                         r  nolabel_line36/pulse_reg[1]/C
                         clock pessimism              0.275    -0.522    
    SLICE_X2Y92          FDRE (Hold_fdre_C_D)         0.131    -0.391    nolabel_line36/pulse_reg[1]
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                           0.025    
  -------------------------------------------------------------------
                         slack                                  0.416    

Slack (MET) :             0.424ns  (arrival time - required time)
  Source:                 nolabel_line36/cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line36/pulse_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.584ns  (logic 0.276ns (47.265%)  route 0.308ns (52.735%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line29/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line29/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line29/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line29/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line29/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line29/inst/clkout1_buf/O
                         net (fo=43, routed)          0.602    -0.562    nolabel_line36/clk_out1
    SLICE_X5Y91          FDRE                                         r  nolabel_line36/cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y91          FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  nolabel_line36/cnt_reg[9]/Q
                         net (fo=3, routed)           0.082    -0.340    nolabel_line36/cnt_reg[9]
    SLICE_X4Y91          LUT5 (Prop_lut5_I3_O)        0.045    -0.295 r  nolabel_line36/cnt[0]_i_5__0/O
                         net (fo=1, routed)           0.059    -0.236    nolabel_line36/cnt[0]_i_5__0_n_0
    SLICE_X4Y91          LUT6 (Prop_lut6_I4_O)        0.045    -0.191 r  nolabel_line36/cnt[0]_i_1/O
                         net (fo=23, routed)          0.168    -0.023    nolabel_line36/cnt[0]_i_1_n_0
    SLICE_X2Y92          LUT2 (Prop_lut2_I0_O)        0.045     0.022 r  nolabel_line36/pulse[0]_i_1/O
                         net (fo=1, routed)           0.000     0.022    nolabel_line36/pulse[0]_i_1_n_0
    SLICE_X2Y92          FDRE                                         r  nolabel_line36/pulse_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line29/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line29/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line29/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line29/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line29/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line29/inst/clkout1_buf/O
                         net (fo=43, routed)          0.876    -0.797    nolabel_line36/clk_out1
    SLICE_X2Y92          FDRE                                         r  nolabel_line36/pulse_reg[0]/C
                         clock pessimism              0.275    -0.522    
    SLICE_X2Y92          FDRE (Hold_fdre_C_D)         0.120    -0.402    nolabel_line36/pulse_reg[0]
  -------------------------------------------------------------------
                         required time                          0.402    
                         arrival time                           0.022    
  -------------------------------------------------------------------
                         slack                                  0.424    

Slack (MET) :             0.427ns  (arrival time - required time)
  Source:                 nolabel_line30/cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line30/cnt_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.532ns  (logic 0.249ns (46.845%)  route 0.283ns (53.155%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line29/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line29/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line29/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line29/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line29/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line29/inst/clkout1_buf/O
                         net (fo=43, routed)          0.604    -0.560    nolabel_line30/clk_out1
    SLICE_X1Y93          FDCE                                         r  nolabel_line30/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y93          FDCE (Prop_fdce_C_Q)         0.141    -0.419 r  nolabel_line30/cnt_reg[11]/Q
                         net (fo=4, routed)           0.283    -0.137    nolabel_line30/cnt_reg[11]
    SLICE_X1Y93          LUT2 (Prop_lut2_I0_O)        0.045    -0.092 r  nolabel_line30/cnt[8]_i_2/O
                         net (fo=1, routed)           0.000    -0.092    nolabel_line30/cnt[8]_i_2_n_0
    SLICE_X1Y93          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.029 r  nolabel_line30/cnt_reg[8]_i_1__0/O[3]
                         net (fo=1, routed)           0.000    -0.029    nolabel_line30/cnt_reg[8]_i_1__0_n_4
    SLICE_X1Y93          FDCE                                         r  nolabel_line30/cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line29/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line29/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line29/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line29/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line29/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line29/inst/clkout1_buf/O
                         net (fo=43, routed)          0.877    -0.796    nolabel_line30/clk_out1
    SLICE_X1Y93          FDCE                                         r  nolabel_line30/cnt_reg[11]/C
                         clock pessimism              0.236    -0.560    
    SLICE_X1Y93          FDCE (Hold_fdce_C_D)         0.105    -0.455    nolabel_line30/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.029    
  -------------------------------------------------------------------
                         slack                                  0.427    

Slack (MET) :             0.437ns  (arrival time - required time)
  Source:                 nolabel_line30/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line30/cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.542ns  (logic 0.256ns (47.208%)  route 0.286ns (52.792%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line29/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line29/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line29/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line29/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line29/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line29/inst/clkout1_buf/O
                         net (fo=43, routed)          0.603    -0.561    nolabel_line30/clk_out1
    SLICE_X1Y91          FDCE                                         r  nolabel_line30/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDCE (Prop_fdce_C_Q)         0.141    -0.420 f  nolabel_line30/cnt_reg[0]/Q
                         net (fo=3, routed)           0.286    -0.134    nolabel_line30/cnt_reg[0]
    SLICE_X1Y91          LUT2 (Prop_lut2_I0_O)        0.045    -0.089 r  nolabel_line30/cnt[0]_i_7__0/O
                         net (fo=1, routed)           0.000    -0.089    nolabel_line30/cnt[0]_i_7__0_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.019 r  nolabel_line30/cnt_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.019    nolabel_line30/cnt_reg[0]_i_1_n_7
    SLICE_X1Y91          FDCE                                         r  nolabel_line30/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line29/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line29/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line29/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line29/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line29/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line29/inst/clkout1_buf/O
                         net (fo=43, routed)          0.876    -0.797    nolabel_line30/clk_out1
    SLICE_X1Y91          FDCE                                         r  nolabel_line30/cnt_reg[0]/C
                         clock pessimism              0.236    -0.561    
    SLICE_X1Y91          FDCE (Hold_fdce_C_D)         0.105    -0.456    nolabel_line30/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.019    
  -------------------------------------------------------------------
                         slack                                  0.437    

Slack (MET) :             0.463ns  (arrival time - required time)
  Source:                 nolabel_line30/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line30/cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.568ns  (logic 0.282ns (49.624%)  route 0.286ns (50.376%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line29/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line29/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line29/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line29/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line29/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line29/inst/clkout1_buf/O
                         net (fo=43, routed)          0.603    -0.561    nolabel_line30/clk_out1
    SLICE_X1Y91          FDCE                                         r  nolabel_line30/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDCE (Prop_fdce_C_Q)         0.141    -0.420 r  nolabel_line30/cnt_reg[0]/Q
                         net (fo=3, routed)           0.286    -0.134    nolabel_line30/cnt_reg[0]
    SLICE_X1Y91          LUT2 (Prop_lut2_I0_O)        0.044    -0.090 r  nolabel_line30/cnt[0]_i_3/O
                         net (fo=1, routed)           0.000    -0.090    nolabel_line30/cnt[0]_i_3_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.097     0.007 r  nolabel_line30/cnt_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.007    nolabel_line30/cnt_reg[0]_i_1_n_6
    SLICE_X1Y91          FDCE                                         r  nolabel_line30/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line29/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line29/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line29/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line29/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line29/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line29/inst/clkout1_buf/O
                         net (fo=43, routed)          0.876    -0.797    nolabel_line30/clk_out1
    SLICE_X1Y91          FDCE                                         r  nolabel_line30/cnt_reg[1]/C
                         clock pessimism              0.236    -0.561    
    SLICE_X1Y91          FDCE (Hold_fdce_C_D)         0.105    -0.456    nolabel_line30/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                           0.007    
  -------------------------------------------------------------------
                         slack                                  0.463    

Slack (MET) :             0.475ns  (arrival time - required time)
  Source:                 nolabel_line30/cnt_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line30/cnt_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.580ns  (logic 0.338ns (58.241%)  route 0.242ns (41.759%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line29/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line29/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line29/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line29/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line29/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line29/inst/clkout1_buf/O
                         net (fo=43, routed)          0.604    -0.560    nolabel_line30/clk_out1
    SLICE_X1Y94          FDCE                                         r  nolabel_line30/cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y94          FDCE (Prop_fdce_C_Q)         0.141    -0.419 r  nolabel_line30/cnt_reg[13]/Q
                         net (fo=3, routed)           0.242    -0.177    nolabel_line30/cnt_reg[13]
    SLICE_X1Y94          LUT2 (Prop_lut2_I0_O)        0.045    -0.132 r  nolabel_line30/cnt[12]_i_4/O
                         net (fo=1, routed)           0.000    -0.132    nolabel_line30/cnt[12]_i_4_n_0
    SLICE_X1Y94          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.152     0.020 r  nolabel_line30/cnt_reg[12]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     0.020    nolabel_line30/cnt_reg[12]_i_1__0_n_5
    SLICE_X1Y94          FDCE                                         r  nolabel_line30/cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line29/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line29/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line29/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line29/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line29/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line29/inst/clkout1_buf/O
                         net (fo=43, routed)          0.877    -0.796    nolabel_line30/clk_out1
    SLICE_X1Y94          FDCE                                         r  nolabel_line30/cnt_reg[14]/C
                         clock pessimism              0.236    -0.560    
    SLICE_X1Y94          FDCE (Hold_fdce_C_D)         0.105    -0.455    nolabel_line30/cnt_reg[14]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                           0.020    
  -------------------------------------------------------------------
                         slack                                  0.475    

Slack (MET) :             0.490ns  (arrival time - required time)
  Source:                 nolabel_line30/cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line30/cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.595ns  (logic 0.249ns (41.882%)  route 0.346ns (58.118%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line29/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line29/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line29/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line29/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line29/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line29/inst/clkout1_buf/O
                         net (fo=43, routed)          0.603    -0.561    nolabel_line30/clk_out1
    SLICE_X1Y91          FDCE                                         r  nolabel_line30/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDCE (Prop_fdce_C_Q)         0.141    -0.420 r  nolabel_line30/cnt_reg[3]/Q
                         net (fo=2, routed)           0.346    -0.075    nolabel_line30/cnt_reg[3]
    SLICE_X1Y91          LUT2 (Prop_lut2_I0_O)        0.045    -0.030 r  nolabel_line30/cnt[0]_i_4/O
                         net (fo=1, routed)           0.000    -0.030    nolabel_line30/cnt[0]_i_4_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.033 r  nolabel_line30/cnt_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.033    nolabel_line30/cnt_reg[0]_i_1_n_4
    SLICE_X1Y91          FDCE                                         r  nolabel_line30/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line29/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line29/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line29/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line29/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line29/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line29/inst/clkout1_buf/O
                         net (fo=43, routed)          0.876    -0.797    nolabel_line30/clk_out1
    SLICE_X1Y91          FDCE                                         r  nolabel_line30/cnt_reg[3]/C
                         clock pessimism              0.236    -0.561    
    SLICE_X1Y91          FDCE (Hold_fdce_C_D)         0.105    -0.456    nolabel_line30/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                           0.033    
  -------------------------------------------------------------------
                         slack                                  0.490    

Slack (MET) :             0.491ns  (arrival time - required time)
  Source:                 nolabel_line30/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line30/cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.596ns  (logic 0.310ns (51.989%)  route 0.286ns (48.011%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line29/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line29/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line29/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line29/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line29/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line29/inst/clkout1_buf/O
                         net (fo=43, routed)          0.603    -0.561    nolabel_line30/clk_out1
    SLICE_X1Y91          FDCE                                         r  nolabel_line30/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDCE (Prop_fdce_C_Q)         0.141    -0.420 r  nolabel_line30/cnt_reg[0]/Q
                         net (fo=3, routed)           0.286    -0.134    nolabel_line30/cnt_reg[0]
    SLICE_X1Y91          LUT2 (Prop_lut2_I0_O)        0.044    -0.090 r  nolabel_line30/cnt[0]_i_3/O
                         net (fo=1, routed)           0.000    -0.090    nolabel_line30/cnt[0]_i_3_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.125     0.035 r  nolabel_line30/cnt_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.035    nolabel_line30/cnt_reg[0]_i_1_n_5
    SLICE_X1Y91          FDCE                                         r  nolabel_line30/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line29/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line29/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line29/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line29/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line29/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line29/inst/clkout1_buf/O
                         net (fo=43, routed)          0.876    -0.797    nolabel_line30/clk_out1
    SLICE_X1Y91          FDCE                                         r  nolabel_line30/cnt_reg[2]/C
                         clock pessimism              0.236    -0.561    
    SLICE_X1Y91          FDCE (Hold_fdce_C_D)         0.105    -0.456    nolabel_line30/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                           0.035    
  -------------------------------------------------------------------
                         slack                                  0.491    

Slack (MET) :             0.495ns  (arrival time - required time)
  Source:                 nolabel_line30/cnt_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line30/cnt_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.600ns  (logic 0.358ns (59.633%)  route 0.242ns (40.367%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line29/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line29/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line29/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line29/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line29/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line29/inst/clkout1_buf/O
                         net (fo=43, routed)          0.604    -0.560    nolabel_line30/clk_out1
    SLICE_X1Y94          FDCE                                         r  nolabel_line30/cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y94          FDCE (Prop_fdce_C_Q)         0.141    -0.419 r  nolabel_line30/cnt_reg[13]/Q
                         net (fo=3, routed)           0.242    -0.177    nolabel_line30/cnt_reg[13]
    SLICE_X1Y94          LUT2 (Prop_lut2_I0_O)        0.045    -0.132 r  nolabel_line30/cnt[12]_i_4/O
                         net (fo=1, routed)           0.000    -0.132    nolabel_line30/cnt[12]_i_4_n_0
    SLICE_X1Y94          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.172     0.040 r  nolabel_line30/cnt_reg[12]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     0.040    nolabel_line30/cnt_reg[12]_i_1__0_n_4
    SLICE_X1Y94          FDCE                                         r  nolabel_line30/cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line29/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line29/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line29/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line29/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line29/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line29/inst/clkout1_buf/O
                         net (fo=43, routed)          0.877    -0.796    nolabel_line30/clk_out1
    SLICE_X1Y94          FDCE                                         r  nolabel_line30/cnt_reg[15]/C
                         clock pessimism              0.236    -0.560    
    SLICE_X1Y94          FDCE (Hold_fdce_C_D)         0.105    -0.455    nolabel_line30/cnt_reg[15]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                           0.040    
  -------------------------------------------------------------------
                         slack                                  0.495    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { nolabel_line29/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         200.000     197.845    BUFGCTRL_X0Y16   nolabel_line29/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         200.000     198.751    MMCME2_ADV_X1Y2  nolabel_line29/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X1Y93      nolabel_line30/cnt_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X1Y93      nolabel_line30/cnt_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X1Y94      nolabel_line30/cnt_reg[12]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X1Y94      nolabel_line30/cnt_reg[13]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X1Y94      nolabel_line30/cnt_reg[14]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X1Y94      nolabel_line30/cnt_reg[15]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X1Y95      nolabel_line30/cnt_reg[16]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X1Y95      nolabel_line30/cnt_reg[17]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       200.000     13.360     MMCME2_ADV_X1Y2  nolabel_line29/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X5Y93      nolabel_line36/cnt_reg[16]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X5Y93      nolabel_line36/cnt_reg[17]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X5Y93      nolabel_line36/cnt_reg[18]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X5Y93      nolabel_line36/cnt_reg[19]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X5Y94      nolabel_line36/cnt_reg[20]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X1Y93      nolabel_line30/cnt_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X1Y93      nolabel_line30/cnt_reg[11]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X1Y94      nolabel_line30/cnt_reg[12]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X1Y94      nolabel_line30/cnt_reg[13]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X1Y94      nolabel_line30/cnt_reg[14]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X1Y93      nolabel_line30/cnt_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X1Y93      nolabel_line30/cnt_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X1Y93      nolabel_line30/cnt_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X1Y93      nolabel_line30/cnt_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X1Y94      nolabel_line30/cnt_reg[12]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X1Y94      nolabel_line30/cnt_reg[12]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X1Y94      nolabel_line30/cnt_reg[13]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X1Y94      nolabel_line30/cnt_reg[13]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X1Y94      nolabel_line30/cnt_reg[14]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X1Y94      nolabel_line30/cnt_reg[14]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { nolabel_line29/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   nolabel_line29/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  nolabel_line29/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  nolabel_line29/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  nolabel_line29/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  nolabel_line29/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  nolabel_line29/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  nolabel_line29/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  nolabel_line29/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  nolabel_line29/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  nolabel_line29/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  nolabel_line29/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack      194.688ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.388ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             194.688ns  (required time - arrival time)
  Source:                 nolabel_line30/cnt_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line30/cnt_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.800ns  (logic 1.834ns (38.210%)  route 2.966ns (61.790%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 198.585 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line29/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line29/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line29/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line29/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line29/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line29/inst/clkout1_buf/O
                         net (fo=43, routed)          1.725    -0.815    nolabel_line30/clk_out1
    SLICE_X1Y94          FDCE                                         r  nolabel_line30/cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y94          FDCE (Prop_fdce_C_Q)         0.456    -0.359 f  nolabel_line30/cnt_reg[12]/Q
                         net (fo=3, routed)           1.253     0.894    nolabel_line30/cnt_reg[12]
    SLICE_X0Y93          LUT4 (Prop_lut4_I1_O)        0.124     1.018 f  nolabel_line30/CLOCK1_i_5/O
                         net (fo=2, routed)           0.679     1.697    nolabel_line30/CLOCK1_i_5_n_0
    SLICE_X0Y93          LUT6 (Prop_lut6_I4_O)        0.124     1.821 f  nolabel_line30/cnt[0]_i_8/O
                         net (fo=20, routed)          1.034     2.855    nolabel_line30/cnt[0]_i_8_n_0
    SLICE_X1Y91          LUT2 (Prop_lut2_I1_O)        0.124     2.979 r  nolabel_line30/cnt[0]_i_6/O
                         net (fo=1, routed)           0.000     2.979    nolabel_line30/cnt[0]_i_6_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.529 r  nolabel_line30/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.529    nolabel_line30/cnt_reg[0]_i_1_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.643 r  nolabel_line30/cnt_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     3.643    nolabel_line30/cnt_reg[4]_i_1__0_n_0
    SLICE_X1Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.757 r  nolabel_line30/cnt_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     3.757    nolabel_line30/cnt_reg[8]_i_1__0_n_0
    SLICE_X1Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.871 r  nolabel_line30/cnt_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     3.871    nolabel_line30/cnt_reg[12]_i_1__0_n_0
    SLICE_X1Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.985 r  nolabel_line30/cnt_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     3.985    nolabel_line30/cnt_reg[16]_i_1__0_n_0
    SLICE_X1Y95          FDCE                                         r  nolabel_line30/cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line29/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line29/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line29/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line29/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line29/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line29/inst/clkout1_buf/O
                         net (fo=43, routed)          1.605   198.585    nolabel_line30/clk_out1
    SLICE_X1Y95          FDCE                                         r  nolabel_line30/cnt_reg[19]/C
                         clock pessimism              0.575   199.160    
                         clock uncertainty           -0.289   198.871    
    SLICE_X1Y95          FDCE (Setup_fdce_C_D)       -0.198   198.673    nolabel_line30/cnt_reg[19]
  -------------------------------------------------------------------
                         required time                        198.673    
                         arrival time                          -3.985    
  -------------------------------------------------------------------
                         slack                                194.688    

Slack (MET) :             194.728ns  (required time - arrival time)
  Source:                 nolabel_line30/cnt_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line30/cnt_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.020ns  (logic 2.054ns (40.918%)  route 2.966ns (59.082%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 198.585 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line29/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line29/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line29/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line29/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line29/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line29/inst/clkout1_buf/O
                         net (fo=43, routed)          1.725    -0.815    nolabel_line30/clk_out1
    SLICE_X1Y94          FDCE                                         r  nolabel_line30/cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y94          FDCE (Prop_fdce_C_Q)         0.456    -0.359 f  nolabel_line30/cnt_reg[12]/Q
                         net (fo=3, routed)           1.253     0.894    nolabel_line30/cnt_reg[12]
    SLICE_X0Y93          LUT4 (Prop_lut4_I1_O)        0.124     1.018 f  nolabel_line30/CLOCK1_i_5/O
                         net (fo=2, routed)           0.679     1.697    nolabel_line30/CLOCK1_i_5_n_0
    SLICE_X0Y93          LUT6 (Prop_lut6_I4_O)        0.124     1.821 f  nolabel_line30/cnt[0]_i_8/O
                         net (fo=20, routed)          1.034     2.855    nolabel_line30/cnt[0]_i_8_n_0
    SLICE_X1Y91          LUT2 (Prop_lut2_I1_O)        0.124     2.979 r  nolabel_line30/cnt[0]_i_6/O
                         net (fo=1, routed)           0.000     2.979    nolabel_line30/cnt[0]_i_6_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.529 r  nolabel_line30/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.529    nolabel_line30/cnt_reg[0]_i_1_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.643 r  nolabel_line30/cnt_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     3.643    nolabel_line30/cnt_reg[4]_i_1__0_n_0
    SLICE_X1Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.757 r  nolabel_line30/cnt_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     3.757    nolabel_line30/cnt_reg[8]_i_1__0_n_0
    SLICE_X1Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.871 r  nolabel_line30/cnt_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     3.871    nolabel_line30/cnt_reg[12]_i_1__0_n_0
    SLICE_X1Y95          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.205 r  nolabel_line30/cnt_reg[16]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     4.205    nolabel_line30/cnt_reg[16]_i_1__0_n_6
    SLICE_X1Y95          FDCE                                         r  nolabel_line30/cnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line29/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line29/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line29/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line29/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line29/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line29/inst/clkout1_buf/O
                         net (fo=43, routed)          1.605   198.585    nolabel_line30/clk_out1
    SLICE_X1Y95          FDCE                                         r  nolabel_line30/cnt_reg[17]/C
                         clock pessimism              0.575   199.160    
                         clock uncertainty           -0.289   198.871    
    SLICE_X1Y95          FDCE (Setup_fdce_C_D)        0.062   198.933    nolabel_line30/cnt_reg[17]
  -------------------------------------------------------------------
                         required time                        198.933    
                         arrival time                          -4.205    
  -------------------------------------------------------------------
                         slack                                194.728    

Slack (MET) :             194.823ns  (required time - arrival time)
  Source:                 nolabel_line30/cnt_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line30/cnt_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.925ns  (logic 1.959ns (39.779%)  route 2.966ns (60.221%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 198.585 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line29/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line29/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line29/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line29/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line29/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line29/inst/clkout1_buf/O
                         net (fo=43, routed)          1.725    -0.815    nolabel_line30/clk_out1
    SLICE_X1Y94          FDCE                                         r  nolabel_line30/cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y94          FDCE (Prop_fdce_C_Q)         0.456    -0.359 f  nolabel_line30/cnt_reg[12]/Q
                         net (fo=3, routed)           1.253     0.894    nolabel_line30/cnt_reg[12]
    SLICE_X0Y93          LUT4 (Prop_lut4_I1_O)        0.124     1.018 f  nolabel_line30/CLOCK1_i_5/O
                         net (fo=2, routed)           0.679     1.697    nolabel_line30/CLOCK1_i_5_n_0
    SLICE_X0Y93          LUT6 (Prop_lut6_I4_O)        0.124     1.821 f  nolabel_line30/cnt[0]_i_8/O
                         net (fo=20, routed)          1.034     2.855    nolabel_line30/cnt[0]_i_8_n_0
    SLICE_X1Y91          LUT2 (Prop_lut2_I1_O)        0.124     2.979 r  nolabel_line30/cnt[0]_i_6/O
                         net (fo=1, routed)           0.000     2.979    nolabel_line30/cnt[0]_i_6_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.529 r  nolabel_line30/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.529    nolabel_line30/cnt_reg[0]_i_1_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.643 r  nolabel_line30/cnt_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     3.643    nolabel_line30/cnt_reg[4]_i_1__0_n_0
    SLICE_X1Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.757 r  nolabel_line30/cnt_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     3.757    nolabel_line30/cnt_reg[8]_i_1__0_n_0
    SLICE_X1Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.871 r  nolabel_line30/cnt_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     3.871    nolabel_line30/cnt_reg[12]_i_1__0_n_0
    SLICE_X1Y95          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.110 r  nolabel_line30/cnt_reg[16]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     4.110    nolabel_line30/cnt_reg[16]_i_1__0_n_5
    SLICE_X1Y95          FDCE                                         r  nolabel_line30/cnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line29/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line29/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line29/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line29/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line29/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line29/inst/clkout1_buf/O
                         net (fo=43, routed)          1.605   198.585    nolabel_line30/clk_out1
    SLICE_X1Y95          FDCE                                         r  nolabel_line30/cnt_reg[18]/C
                         clock pessimism              0.575   199.160    
                         clock uncertainty           -0.289   198.871    
    SLICE_X1Y95          FDCE (Setup_fdce_C_D)        0.062   198.933    nolabel_line30/cnt_reg[18]
  -------------------------------------------------------------------
                         required time                        198.933    
                         arrival time                          -4.110    
  -------------------------------------------------------------------
                         slack                                194.823    

Slack (MET) :             194.839ns  (required time - arrival time)
  Source:                 nolabel_line30/cnt_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line30/cnt_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.909ns  (logic 1.943ns (39.582%)  route 2.966ns (60.418%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 198.585 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line29/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line29/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line29/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line29/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line29/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line29/inst/clkout1_buf/O
                         net (fo=43, routed)          1.725    -0.815    nolabel_line30/clk_out1
    SLICE_X1Y94          FDCE                                         r  nolabel_line30/cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y94          FDCE (Prop_fdce_C_Q)         0.456    -0.359 f  nolabel_line30/cnt_reg[12]/Q
                         net (fo=3, routed)           1.253     0.894    nolabel_line30/cnt_reg[12]
    SLICE_X0Y93          LUT4 (Prop_lut4_I1_O)        0.124     1.018 f  nolabel_line30/CLOCK1_i_5/O
                         net (fo=2, routed)           0.679     1.697    nolabel_line30/CLOCK1_i_5_n_0
    SLICE_X0Y93          LUT6 (Prop_lut6_I4_O)        0.124     1.821 f  nolabel_line30/cnt[0]_i_8/O
                         net (fo=20, routed)          1.034     2.855    nolabel_line30/cnt[0]_i_8_n_0
    SLICE_X1Y91          LUT2 (Prop_lut2_I1_O)        0.124     2.979 r  nolabel_line30/cnt[0]_i_6/O
                         net (fo=1, routed)           0.000     2.979    nolabel_line30/cnt[0]_i_6_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.529 r  nolabel_line30/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.529    nolabel_line30/cnt_reg[0]_i_1_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.643 r  nolabel_line30/cnt_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     3.643    nolabel_line30/cnt_reg[4]_i_1__0_n_0
    SLICE_X1Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.757 r  nolabel_line30/cnt_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     3.757    nolabel_line30/cnt_reg[8]_i_1__0_n_0
    SLICE_X1Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.871 r  nolabel_line30/cnt_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     3.871    nolabel_line30/cnt_reg[12]_i_1__0_n_0
    SLICE_X1Y95          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     4.094 r  nolabel_line30/cnt_reg[16]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     4.094    nolabel_line30/cnt_reg[16]_i_1__0_n_7
    SLICE_X1Y95          FDCE                                         r  nolabel_line30/cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line29/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line29/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line29/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line29/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line29/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line29/inst/clkout1_buf/O
                         net (fo=43, routed)          1.605   198.585    nolabel_line30/clk_out1
    SLICE_X1Y95          FDCE                                         r  nolabel_line30/cnt_reg[16]/C
                         clock pessimism              0.575   199.160    
                         clock uncertainty           -0.289   198.871    
    SLICE_X1Y95          FDCE (Setup_fdce_C_D)        0.062   198.933    nolabel_line30/cnt_reg[16]
  -------------------------------------------------------------------
                         required time                        198.933    
                         arrival time                          -4.094    
  -------------------------------------------------------------------
                         slack                                194.839    

Slack (MET) :             194.867ns  (required time - arrival time)
  Source:                 nolabel_line30/cnt_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line30/cnt_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.906ns  (logic 1.940ns (39.545%)  route 2.966ns (60.455%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 198.585 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line29/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line29/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line29/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line29/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line29/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line29/inst/clkout1_buf/O
                         net (fo=43, routed)          1.725    -0.815    nolabel_line30/clk_out1
    SLICE_X1Y94          FDCE                                         r  nolabel_line30/cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y94          FDCE (Prop_fdce_C_Q)         0.456    -0.359 f  nolabel_line30/cnt_reg[12]/Q
                         net (fo=3, routed)           1.253     0.894    nolabel_line30/cnt_reg[12]
    SLICE_X0Y93          LUT4 (Prop_lut4_I1_O)        0.124     1.018 f  nolabel_line30/CLOCK1_i_5/O
                         net (fo=2, routed)           0.679     1.697    nolabel_line30/CLOCK1_i_5_n_0
    SLICE_X0Y93          LUT6 (Prop_lut6_I4_O)        0.124     1.821 f  nolabel_line30/cnt[0]_i_8/O
                         net (fo=20, routed)          1.034     2.855    nolabel_line30/cnt[0]_i_8_n_0
    SLICE_X1Y91          LUT2 (Prop_lut2_I1_O)        0.124     2.979 r  nolabel_line30/cnt[0]_i_6/O
                         net (fo=1, routed)           0.000     2.979    nolabel_line30/cnt[0]_i_6_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.529 r  nolabel_line30/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.529    nolabel_line30/cnt_reg[0]_i_1_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.643 r  nolabel_line30/cnt_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     3.643    nolabel_line30/cnt_reg[4]_i_1__0_n_0
    SLICE_X1Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.757 r  nolabel_line30/cnt_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     3.757    nolabel_line30/cnt_reg[8]_i_1__0_n_0
    SLICE_X1Y94          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.091 r  nolabel_line30/cnt_reg[12]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     4.091    nolabel_line30/cnt_reg[12]_i_1__0_n_6
    SLICE_X1Y94          FDCE                                         r  nolabel_line30/cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line29/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line29/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line29/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line29/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line29/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line29/inst/clkout1_buf/O
                         net (fo=43, routed)          1.605   198.585    nolabel_line30/clk_out1
    SLICE_X1Y94          FDCE                                         r  nolabel_line30/cnt_reg[13]/C
                         clock pessimism              0.600   199.185    
                         clock uncertainty           -0.289   198.896    
    SLICE_X1Y94          FDCE (Setup_fdce_C_D)        0.062   198.958    nolabel_line30/cnt_reg[13]
  -------------------------------------------------------------------
                         required time                        198.958    
                         arrival time                          -4.091    
  -------------------------------------------------------------------
                         slack                                194.867    

Slack (MET) :             194.888ns  (required time - arrival time)
  Source:                 nolabel_line30/cnt_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line30/cnt_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.885ns  (logic 1.919ns (39.285%)  route 2.966ns (60.715%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 198.585 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line29/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line29/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line29/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line29/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line29/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line29/inst/clkout1_buf/O
                         net (fo=43, routed)          1.725    -0.815    nolabel_line30/clk_out1
    SLICE_X1Y94          FDCE                                         r  nolabel_line30/cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y94          FDCE (Prop_fdce_C_Q)         0.456    -0.359 f  nolabel_line30/cnt_reg[12]/Q
                         net (fo=3, routed)           1.253     0.894    nolabel_line30/cnt_reg[12]
    SLICE_X0Y93          LUT4 (Prop_lut4_I1_O)        0.124     1.018 f  nolabel_line30/CLOCK1_i_5/O
                         net (fo=2, routed)           0.679     1.697    nolabel_line30/CLOCK1_i_5_n_0
    SLICE_X0Y93          LUT6 (Prop_lut6_I4_O)        0.124     1.821 f  nolabel_line30/cnt[0]_i_8/O
                         net (fo=20, routed)          1.034     2.855    nolabel_line30/cnt[0]_i_8_n_0
    SLICE_X1Y91          LUT2 (Prop_lut2_I1_O)        0.124     2.979 r  nolabel_line30/cnt[0]_i_6/O
                         net (fo=1, routed)           0.000     2.979    nolabel_line30/cnt[0]_i_6_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.529 r  nolabel_line30/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.529    nolabel_line30/cnt_reg[0]_i_1_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.643 r  nolabel_line30/cnt_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     3.643    nolabel_line30/cnt_reg[4]_i_1__0_n_0
    SLICE_X1Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.757 r  nolabel_line30/cnt_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     3.757    nolabel_line30/cnt_reg[8]_i_1__0_n_0
    SLICE_X1Y94          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.070 r  nolabel_line30/cnt_reg[12]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     4.070    nolabel_line30/cnt_reg[12]_i_1__0_n_4
    SLICE_X1Y94          FDCE                                         r  nolabel_line30/cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line29/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line29/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line29/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line29/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line29/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line29/inst/clkout1_buf/O
                         net (fo=43, routed)          1.605   198.585    nolabel_line30/clk_out1
    SLICE_X1Y94          FDCE                                         r  nolabel_line30/cnt_reg[15]/C
                         clock pessimism              0.600   199.185    
                         clock uncertainty           -0.289   198.896    
    SLICE_X1Y94          FDCE (Setup_fdce_C_D)        0.062   198.958    nolabel_line30/cnt_reg[15]
  -------------------------------------------------------------------
                         required time                        198.958    
                         arrival time                          -4.070    
  -------------------------------------------------------------------
                         slack                                194.888    

Slack (MET) :             194.956ns  (required time - arrival time)
  Source:                 nolabel_line30/cnt_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line30/cnt_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.792ns  (logic 1.826ns (38.107%)  route 2.966ns (61.893%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 198.585 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line29/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line29/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line29/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line29/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line29/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line29/inst/clkout1_buf/O
                         net (fo=43, routed)          1.725    -0.815    nolabel_line30/clk_out1
    SLICE_X1Y94          FDCE                                         r  nolabel_line30/cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y94          FDCE (Prop_fdce_C_Q)         0.456    -0.359 f  nolabel_line30/cnt_reg[12]/Q
                         net (fo=3, routed)           1.253     0.894    nolabel_line30/cnt_reg[12]
    SLICE_X0Y93          LUT4 (Prop_lut4_I1_O)        0.124     1.018 f  nolabel_line30/CLOCK1_i_5/O
                         net (fo=2, routed)           0.679     1.697    nolabel_line30/CLOCK1_i_5_n_0
    SLICE_X0Y93          LUT6 (Prop_lut6_I4_O)        0.124     1.821 f  nolabel_line30/cnt[0]_i_8/O
                         net (fo=20, routed)          1.034     2.855    nolabel_line30/cnt[0]_i_8_n_0
    SLICE_X1Y91          LUT2 (Prop_lut2_I1_O)        0.124     2.979 r  nolabel_line30/cnt[0]_i_6/O
                         net (fo=1, routed)           0.000     2.979    nolabel_line30/cnt[0]_i_6_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.529 r  nolabel_line30/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.529    nolabel_line30/cnt_reg[0]_i_1_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.643 r  nolabel_line30/cnt_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     3.643    nolabel_line30/cnt_reg[4]_i_1__0_n_0
    SLICE_X1Y93          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.977 r  nolabel_line30/cnt_reg[8]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     3.977    nolabel_line30/cnt_reg[8]_i_1__0_n_6
    SLICE_X1Y93          FDCE                                         r  nolabel_line30/cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line29/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line29/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line29/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line29/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line29/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line29/inst/clkout1_buf/O
                         net (fo=43, routed)          1.605   198.585    nolabel_line30/clk_out1
    SLICE_X1Y93          FDCE                                         r  nolabel_line30/cnt_reg[9]/C
                         clock pessimism              0.575   199.160    
                         clock uncertainty           -0.289   198.871    
    SLICE_X1Y93          FDCE (Setup_fdce_C_D)        0.062   198.933    nolabel_line30/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                        198.933    
                         arrival time                          -3.977    
  -------------------------------------------------------------------
                         slack                                194.956    

Slack (MET) :             194.962ns  (required time - arrival time)
  Source:                 nolabel_line30/cnt_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line30/cnt_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.811ns  (logic 1.845ns (38.351%)  route 2.966ns (61.649%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 198.585 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line29/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line29/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line29/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line29/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line29/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line29/inst/clkout1_buf/O
                         net (fo=43, routed)          1.725    -0.815    nolabel_line30/clk_out1
    SLICE_X1Y94          FDCE                                         r  nolabel_line30/cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y94          FDCE (Prop_fdce_C_Q)         0.456    -0.359 f  nolabel_line30/cnt_reg[12]/Q
                         net (fo=3, routed)           1.253     0.894    nolabel_line30/cnt_reg[12]
    SLICE_X0Y93          LUT4 (Prop_lut4_I1_O)        0.124     1.018 f  nolabel_line30/CLOCK1_i_5/O
                         net (fo=2, routed)           0.679     1.697    nolabel_line30/CLOCK1_i_5_n_0
    SLICE_X0Y93          LUT6 (Prop_lut6_I4_O)        0.124     1.821 f  nolabel_line30/cnt[0]_i_8/O
                         net (fo=20, routed)          1.034     2.855    nolabel_line30/cnt[0]_i_8_n_0
    SLICE_X1Y91          LUT2 (Prop_lut2_I1_O)        0.124     2.979 r  nolabel_line30/cnt[0]_i_6/O
                         net (fo=1, routed)           0.000     2.979    nolabel_line30/cnt[0]_i_6_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.529 r  nolabel_line30/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.529    nolabel_line30/cnt_reg[0]_i_1_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.643 r  nolabel_line30/cnt_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     3.643    nolabel_line30/cnt_reg[4]_i_1__0_n_0
    SLICE_X1Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.757 r  nolabel_line30/cnt_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     3.757    nolabel_line30/cnt_reg[8]_i_1__0_n_0
    SLICE_X1Y94          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.996 r  nolabel_line30/cnt_reg[12]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     3.996    nolabel_line30/cnt_reg[12]_i_1__0_n_5
    SLICE_X1Y94          FDCE                                         r  nolabel_line30/cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line29/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line29/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line29/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line29/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line29/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line29/inst/clkout1_buf/O
                         net (fo=43, routed)          1.605   198.585    nolabel_line30/clk_out1
    SLICE_X1Y94          FDCE                                         r  nolabel_line30/cnt_reg[14]/C
                         clock pessimism              0.600   199.185    
                         clock uncertainty           -0.289   198.896    
    SLICE_X1Y94          FDCE (Setup_fdce_C_D)        0.062   198.958    nolabel_line30/cnt_reg[14]
  -------------------------------------------------------------------
                         required time                        198.958    
                         arrival time                          -3.996    
  -------------------------------------------------------------------
                         slack                                194.962    

Slack (MET) :             194.977ns  (required time - arrival time)
  Source:                 nolabel_line30/cnt_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line30/cnt_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.771ns  (logic 1.805ns (37.835%)  route 2.966ns (62.165%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 198.585 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line29/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line29/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line29/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line29/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line29/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line29/inst/clkout1_buf/O
                         net (fo=43, routed)          1.725    -0.815    nolabel_line30/clk_out1
    SLICE_X1Y94          FDCE                                         r  nolabel_line30/cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y94          FDCE (Prop_fdce_C_Q)         0.456    -0.359 f  nolabel_line30/cnt_reg[12]/Q
                         net (fo=3, routed)           1.253     0.894    nolabel_line30/cnt_reg[12]
    SLICE_X0Y93          LUT4 (Prop_lut4_I1_O)        0.124     1.018 f  nolabel_line30/CLOCK1_i_5/O
                         net (fo=2, routed)           0.679     1.697    nolabel_line30/CLOCK1_i_5_n_0
    SLICE_X0Y93          LUT6 (Prop_lut6_I4_O)        0.124     1.821 f  nolabel_line30/cnt[0]_i_8/O
                         net (fo=20, routed)          1.034     2.855    nolabel_line30/cnt[0]_i_8_n_0
    SLICE_X1Y91          LUT2 (Prop_lut2_I1_O)        0.124     2.979 r  nolabel_line30/cnt[0]_i_6/O
                         net (fo=1, routed)           0.000     2.979    nolabel_line30/cnt[0]_i_6_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.529 r  nolabel_line30/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.529    nolabel_line30/cnt_reg[0]_i_1_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.643 r  nolabel_line30/cnt_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     3.643    nolabel_line30/cnt_reg[4]_i_1__0_n_0
    SLICE_X1Y93          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.956 r  nolabel_line30/cnt_reg[8]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     3.956    nolabel_line30/cnt_reg[8]_i_1__0_n_4
    SLICE_X1Y93          FDCE                                         r  nolabel_line30/cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line29/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line29/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line29/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line29/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line29/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line29/inst/clkout1_buf/O
                         net (fo=43, routed)          1.605   198.585    nolabel_line30/clk_out1
    SLICE_X1Y93          FDCE                                         r  nolabel_line30/cnt_reg[11]/C
                         clock pessimism              0.575   199.160    
                         clock uncertainty           -0.289   198.871    
    SLICE_X1Y93          FDCE (Setup_fdce_C_D)        0.062   198.933    nolabel_line30/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                        198.933    
                         arrival time                          -3.956    
  -------------------------------------------------------------------
                         slack                                194.977    

Slack (MET) :             194.978ns  (required time - arrival time)
  Source:                 nolabel_line30/cnt_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line30/cnt_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.795ns  (logic 1.829ns (38.146%)  route 2.966ns (61.854%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 198.585 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line29/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line29/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line29/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line29/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line29/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line29/inst/clkout1_buf/O
                         net (fo=43, routed)          1.725    -0.815    nolabel_line30/clk_out1
    SLICE_X1Y94          FDCE                                         r  nolabel_line30/cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y94          FDCE (Prop_fdce_C_Q)         0.456    -0.359 f  nolabel_line30/cnt_reg[12]/Q
                         net (fo=3, routed)           1.253     0.894    nolabel_line30/cnt_reg[12]
    SLICE_X0Y93          LUT4 (Prop_lut4_I1_O)        0.124     1.018 f  nolabel_line30/CLOCK1_i_5/O
                         net (fo=2, routed)           0.679     1.697    nolabel_line30/CLOCK1_i_5_n_0
    SLICE_X0Y93          LUT6 (Prop_lut6_I4_O)        0.124     1.821 f  nolabel_line30/cnt[0]_i_8/O
                         net (fo=20, routed)          1.034     2.855    nolabel_line30/cnt[0]_i_8_n_0
    SLICE_X1Y91          LUT2 (Prop_lut2_I1_O)        0.124     2.979 r  nolabel_line30/cnt[0]_i_6/O
                         net (fo=1, routed)           0.000     2.979    nolabel_line30/cnt[0]_i_6_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.529 r  nolabel_line30/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.529    nolabel_line30/cnt_reg[0]_i_1_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.643 r  nolabel_line30/cnt_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     3.643    nolabel_line30/cnt_reg[4]_i_1__0_n_0
    SLICE_X1Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.757 r  nolabel_line30/cnt_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     3.757    nolabel_line30/cnt_reg[8]_i_1__0_n_0
    SLICE_X1Y94          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     3.980 r  nolabel_line30/cnt_reg[12]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     3.980    nolabel_line30/cnt_reg[12]_i_1__0_n_7
    SLICE_X1Y94          FDCE                                         r  nolabel_line30/cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line29/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line29/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line29/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line29/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line29/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line29/inst/clkout1_buf/O
                         net (fo=43, routed)          1.605   198.585    nolabel_line30/clk_out1
    SLICE_X1Y94          FDCE                                         r  nolabel_line30/cnt_reg[12]/C
                         clock pessimism              0.600   199.185    
                         clock uncertainty           -0.289   198.896    
    SLICE_X1Y94          FDCE (Setup_fdce_C_D)        0.062   198.958    nolabel_line30/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                        198.958    
                         arrival time                          -3.980    
  -------------------------------------------------------------------
                         slack                                194.978    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.388ns  (arrival time - required time)
  Source:                 nolabel_line30/cnt_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line30/cnt_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.251ns (50.877%)  route 0.242ns (49.123%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line29/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line29/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line29/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line29/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line29/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line29/inst/clkout1_buf/O
                         net (fo=43, routed)          0.604    -0.560    nolabel_line30/clk_out1
    SLICE_X1Y94          FDCE                                         r  nolabel_line30/cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y94          FDCE (Prop_fdce_C_Q)         0.141    -0.419 r  nolabel_line30/cnt_reg[13]/Q
                         net (fo=3, routed)           0.242    -0.177    nolabel_line30/cnt_reg[13]
    SLICE_X1Y94          LUT2 (Prop_lut2_I0_O)        0.045    -0.132 r  nolabel_line30/cnt[12]_i_4/O
                         net (fo=1, routed)           0.000    -0.132    nolabel_line30/cnt[12]_i_4_n_0
    SLICE_X1Y94          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065    -0.067 r  nolabel_line30/cnt_reg[12]_i_1__0/O[1]
                         net (fo=1, routed)           0.000    -0.067    nolabel_line30/cnt_reg[12]_i_1__0_n_6
    SLICE_X1Y94          FDCE                                         r  nolabel_line30/cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line29/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line29/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line29/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line29/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line29/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line29/inst/clkout1_buf/O
                         net (fo=43, routed)          0.877    -0.796    nolabel_line30/clk_out1
    SLICE_X1Y94          FDCE                                         r  nolabel_line30/cnt_reg[13]/C
                         clock pessimism              0.236    -0.560    
    SLICE_X1Y94          FDCE (Hold_fdce_C_D)         0.105    -0.455    nolabel_line30/cnt_reg[13]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.067    
  -------------------------------------------------------------------
                         slack                                  0.388    

Slack (MET) :             0.416ns  (arrival time - required time)
  Source:                 nolabel_line36/cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line36/pulse_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.587ns  (logic 0.279ns (47.534%)  route 0.308ns (52.466%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line29/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line29/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line29/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line29/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line29/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line29/inst/clkout1_buf/O
                         net (fo=43, routed)          0.602    -0.562    nolabel_line36/clk_out1
    SLICE_X5Y91          FDRE                                         r  nolabel_line36/cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y91          FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  nolabel_line36/cnt_reg[9]/Q
                         net (fo=3, routed)           0.082    -0.340    nolabel_line36/cnt_reg[9]
    SLICE_X4Y91          LUT5 (Prop_lut5_I3_O)        0.045    -0.295 r  nolabel_line36/cnt[0]_i_5__0/O
                         net (fo=1, routed)           0.059    -0.236    nolabel_line36/cnt[0]_i_5__0_n_0
    SLICE_X4Y91          LUT6 (Prop_lut6_I4_O)        0.045    -0.191 r  nolabel_line36/cnt[0]_i_1/O
                         net (fo=23, routed)          0.168    -0.023    nolabel_line36/cnt[0]_i_1_n_0
    SLICE_X2Y92          LUT3 (Prop_lut3_I1_O)        0.048     0.025 r  nolabel_line36/pulse[1]_i_1/O
                         net (fo=1, routed)           0.000     0.025    nolabel_line36/pulse[1]_i_1_n_0
    SLICE_X2Y92          FDRE                                         r  nolabel_line36/pulse_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line29/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line29/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line29/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line29/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line29/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line29/inst/clkout1_buf/O
                         net (fo=43, routed)          0.876    -0.797    nolabel_line36/clk_out1
    SLICE_X2Y92          FDRE                                         r  nolabel_line36/pulse_reg[1]/C
                         clock pessimism              0.275    -0.522    
    SLICE_X2Y92          FDRE (Hold_fdre_C_D)         0.131    -0.391    nolabel_line36/pulse_reg[1]
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                           0.025    
  -------------------------------------------------------------------
                         slack                                  0.416    

Slack (MET) :             0.424ns  (arrival time - required time)
  Source:                 nolabel_line36/cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line36/pulse_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.584ns  (logic 0.276ns (47.265%)  route 0.308ns (52.735%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line29/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line29/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line29/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line29/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line29/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line29/inst/clkout1_buf/O
                         net (fo=43, routed)          0.602    -0.562    nolabel_line36/clk_out1
    SLICE_X5Y91          FDRE                                         r  nolabel_line36/cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y91          FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  nolabel_line36/cnt_reg[9]/Q
                         net (fo=3, routed)           0.082    -0.340    nolabel_line36/cnt_reg[9]
    SLICE_X4Y91          LUT5 (Prop_lut5_I3_O)        0.045    -0.295 r  nolabel_line36/cnt[0]_i_5__0/O
                         net (fo=1, routed)           0.059    -0.236    nolabel_line36/cnt[0]_i_5__0_n_0
    SLICE_X4Y91          LUT6 (Prop_lut6_I4_O)        0.045    -0.191 r  nolabel_line36/cnt[0]_i_1/O
                         net (fo=23, routed)          0.168    -0.023    nolabel_line36/cnt[0]_i_1_n_0
    SLICE_X2Y92          LUT2 (Prop_lut2_I0_O)        0.045     0.022 r  nolabel_line36/pulse[0]_i_1/O
                         net (fo=1, routed)           0.000     0.022    nolabel_line36/pulse[0]_i_1_n_0
    SLICE_X2Y92          FDRE                                         r  nolabel_line36/pulse_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line29/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line29/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line29/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line29/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line29/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line29/inst/clkout1_buf/O
                         net (fo=43, routed)          0.876    -0.797    nolabel_line36/clk_out1
    SLICE_X2Y92          FDRE                                         r  nolabel_line36/pulse_reg[0]/C
                         clock pessimism              0.275    -0.522    
    SLICE_X2Y92          FDRE (Hold_fdre_C_D)         0.120    -0.402    nolabel_line36/pulse_reg[0]
  -------------------------------------------------------------------
                         required time                          0.402    
                         arrival time                           0.022    
  -------------------------------------------------------------------
                         slack                                  0.424    

Slack (MET) :             0.427ns  (arrival time - required time)
  Source:                 nolabel_line30/cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line30/cnt_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.532ns  (logic 0.249ns (46.845%)  route 0.283ns (53.155%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line29/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line29/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line29/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line29/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line29/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line29/inst/clkout1_buf/O
                         net (fo=43, routed)          0.604    -0.560    nolabel_line30/clk_out1
    SLICE_X1Y93          FDCE                                         r  nolabel_line30/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y93          FDCE (Prop_fdce_C_Q)         0.141    -0.419 r  nolabel_line30/cnt_reg[11]/Q
                         net (fo=4, routed)           0.283    -0.137    nolabel_line30/cnt_reg[11]
    SLICE_X1Y93          LUT2 (Prop_lut2_I0_O)        0.045    -0.092 r  nolabel_line30/cnt[8]_i_2/O
                         net (fo=1, routed)           0.000    -0.092    nolabel_line30/cnt[8]_i_2_n_0
    SLICE_X1Y93          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.029 r  nolabel_line30/cnt_reg[8]_i_1__0/O[3]
                         net (fo=1, routed)           0.000    -0.029    nolabel_line30/cnt_reg[8]_i_1__0_n_4
    SLICE_X1Y93          FDCE                                         r  nolabel_line30/cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line29/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line29/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line29/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line29/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line29/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line29/inst/clkout1_buf/O
                         net (fo=43, routed)          0.877    -0.796    nolabel_line30/clk_out1
    SLICE_X1Y93          FDCE                                         r  nolabel_line30/cnt_reg[11]/C
                         clock pessimism              0.236    -0.560    
    SLICE_X1Y93          FDCE (Hold_fdce_C_D)         0.105    -0.455    nolabel_line30/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.029    
  -------------------------------------------------------------------
                         slack                                  0.427    

Slack (MET) :             0.437ns  (arrival time - required time)
  Source:                 nolabel_line30/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line30/cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.542ns  (logic 0.256ns (47.208%)  route 0.286ns (52.792%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line29/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line29/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line29/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line29/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line29/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line29/inst/clkout1_buf/O
                         net (fo=43, routed)          0.603    -0.561    nolabel_line30/clk_out1
    SLICE_X1Y91          FDCE                                         r  nolabel_line30/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDCE (Prop_fdce_C_Q)         0.141    -0.420 f  nolabel_line30/cnt_reg[0]/Q
                         net (fo=3, routed)           0.286    -0.134    nolabel_line30/cnt_reg[0]
    SLICE_X1Y91          LUT2 (Prop_lut2_I0_O)        0.045    -0.089 r  nolabel_line30/cnt[0]_i_7__0/O
                         net (fo=1, routed)           0.000    -0.089    nolabel_line30/cnt[0]_i_7__0_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.019 r  nolabel_line30/cnt_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.019    nolabel_line30/cnt_reg[0]_i_1_n_7
    SLICE_X1Y91          FDCE                                         r  nolabel_line30/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line29/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line29/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line29/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line29/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line29/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line29/inst/clkout1_buf/O
                         net (fo=43, routed)          0.876    -0.797    nolabel_line30/clk_out1
    SLICE_X1Y91          FDCE                                         r  nolabel_line30/cnt_reg[0]/C
                         clock pessimism              0.236    -0.561    
    SLICE_X1Y91          FDCE (Hold_fdce_C_D)         0.105    -0.456    nolabel_line30/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.019    
  -------------------------------------------------------------------
                         slack                                  0.437    

Slack (MET) :             0.463ns  (arrival time - required time)
  Source:                 nolabel_line30/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line30/cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.568ns  (logic 0.282ns (49.624%)  route 0.286ns (50.376%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line29/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line29/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line29/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line29/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line29/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line29/inst/clkout1_buf/O
                         net (fo=43, routed)          0.603    -0.561    nolabel_line30/clk_out1
    SLICE_X1Y91          FDCE                                         r  nolabel_line30/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDCE (Prop_fdce_C_Q)         0.141    -0.420 r  nolabel_line30/cnt_reg[0]/Q
                         net (fo=3, routed)           0.286    -0.134    nolabel_line30/cnt_reg[0]
    SLICE_X1Y91          LUT2 (Prop_lut2_I0_O)        0.044    -0.090 r  nolabel_line30/cnt[0]_i_3/O
                         net (fo=1, routed)           0.000    -0.090    nolabel_line30/cnt[0]_i_3_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.097     0.007 r  nolabel_line30/cnt_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.007    nolabel_line30/cnt_reg[0]_i_1_n_6
    SLICE_X1Y91          FDCE                                         r  nolabel_line30/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line29/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line29/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line29/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line29/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line29/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line29/inst/clkout1_buf/O
                         net (fo=43, routed)          0.876    -0.797    nolabel_line30/clk_out1
    SLICE_X1Y91          FDCE                                         r  nolabel_line30/cnt_reg[1]/C
                         clock pessimism              0.236    -0.561    
    SLICE_X1Y91          FDCE (Hold_fdce_C_D)         0.105    -0.456    nolabel_line30/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                           0.007    
  -------------------------------------------------------------------
                         slack                                  0.463    

Slack (MET) :             0.475ns  (arrival time - required time)
  Source:                 nolabel_line30/cnt_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line30/cnt_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.580ns  (logic 0.338ns (58.241%)  route 0.242ns (41.759%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line29/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line29/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line29/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line29/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line29/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line29/inst/clkout1_buf/O
                         net (fo=43, routed)          0.604    -0.560    nolabel_line30/clk_out1
    SLICE_X1Y94          FDCE                                         r  nolabel_line30/cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y94          FDCE (Prop_fdce_C_Q)         0.141    -0.419 r  nolabel_line30/cnt_reg[13]/Q
                         net (fo=3, routed)           0.242    -0.177    nolabel_line30/cnt_reg[13]
    SLICE_X1Y94          LUT2 (Prop_lut2_I0_O)        0.045    -0.132 r  nolabel_line30/cnt[12]_i_4/O
                         net (fo=1, routed)           0.000    -0.132    nolabel_line30/cnt[12]_i_4_n_0
    SLICE_X1Y94          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.152     0.020 r  nolabel_line30/cnt_reg[12]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     0.020    nolabel_line30/cnt_reg[12]_i_1__0_n_5
    SLICE_X1Y94          FDCE                                         r  nolabel_line30/cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line29/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line29/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line29/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line29/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line29/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line29/inst/clkout1_buf/O
                         net (fo=43, routed)          0.877    -0.796    nolabel_line30/clk_out1
    SLICE_X1Y94          FDCE                                         r  nolabel_line30/cnt_reg[14]/C
                         clock pessimism              0.236    -0.560    
    SLICE_X1Y94          FDCE (Hold_fdce_C_D)         0.105    -0.455    nolabel_line30/cnt_reg[14]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                           0.020    
  -------------------------------------------------------------------
                         slack                                  0.475    

Slack (MET) :             0.490ns  (arrival time - required time)
  Source:                 nolabel_line30/cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line30/cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.595ns  (logic 0.249ns (41.882%)  route 0.346ns (58.118%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line29/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line29/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line29/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line29/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line29/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line29/inst/clkout1_buf/O
                         net (fo=43, routed)          0.603    -0.561    nolabel_line30/clk_out1
    SLICE_X1Y91          FDCE                                         r  nolabel_line30/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDCE (Prop_fdce_C_Q)         0.141    -0.420 r  nolabel_line30/cnt_reg[3]/Q
                         net (fo=2, routed)           0.346    -0.075    nolabel_line30/cnt_reg[3]
    SLICE_X1Y91          LUT2 (Prop_lut2_I0_O)        0.045    -0.030 r  nolabel_line30/cnt[0]_i_4/O
                         net (fo=1, routed)           0.000    -0.030    nolabel_line30/cnt[0]_i_4_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.033 r  nolabel_line30/cnt_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.033    nolabel_line30/cnt_reg[0]_i_1_n_4
    SLICE_X1Y91          FDCE                                         r  nolabel_line30/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line29/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line29/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line29/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line29/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line29/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line29/inst/clkout1_buf/O
                         net (fo=43, routed)          0.876    -0.797    nolabel_line30/clk_out1
    SLICE_X1Y91          FDCE                                         r  nolabel_line30/cnt_reg[3]/C
                         clock pessimism              0.236    -0.561    
    SLICE_X1Y91          FDCE (Hold_fdce_C_D)         0.105    -0.456    nolabel_line30/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                           0.033    
  -------------------------------------------------------------------
                         slack                                  0.490    

Slack (MET) :             0.491ns  (arrival time - required time)
  Source:                 nolabel_line30/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line30/cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.596ns  (logic 0.310ns (51.989%)  route 0.286ns (48.011%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line29/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line29/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line29/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line29/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line29/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line29/inst/clkout1_buf/O
                         net (fo=43, routed)          0.603    -0.561    nolabel_line30/clk_out1
    SLICE_X1Y91          FDCE                                         r  nolabel_line30/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDCE (Prop_fdce_C_Q)         0.141    -0.420 r  nolabel_line30/cnt_reg[0]/Q
                         net (fo=3, routed)           0.286    -0.134    nolabel_line30/cnt_reg[0]
    SLICE_X1Y91          LUT2 (Prop_lut2_I0_O)        0.044    -0.090 r  nolabel_line30/cnt[0]_i_3/O
                         net (fo=1, routed)           0.000    -0.090    nolabel_line30/cnt[0]_i_3_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.125     0.035 r  nolabel_line30/cnt_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.035    nolabel_line30/cnt_reg[0]_i_1_n_5
    SLICE_X1Y91          FDCE                                         r  nolabel_line30/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line29/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line29/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line29/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line29/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line29/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line29/inst/clkout1_buf/O
                         net (fo=43, routed)          0.876    -0.797    nolabel_line30/clk_out1
    SLICE_X1Y91          FDCE                                         r  nolabel_line30/cnt_reg[2]/C
                         clock pessimism              0.236    -0.561    
    SLICE_X1Y91          FDCE (Hold_fdce_C_D)         0.105    -0.456    nolabel_line30/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                           0.035    
  -------------------------------------------------------------------
                         slack                                  0.491    

Slack (MET) :             0.495ns  (arrival time - required time)
  Source:                 nolabel_line30/cnt_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line30/cnt_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.600ns  (logic 0.358ns (59.633%)  route 0.242ns (40.367%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line29/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line29/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line29/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line29/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line29/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line29/inst/clkout1_buf/O
                         net (fo=43, routed)          0.604    -0.560    nolabel_line30/clk_out1
    SLICE_X1Y94          FDCE                                         r  nolabel_line30/cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y94          FDCE (Prop_fdce_C_Q)         0.141    -0.419 r  nolabel_line30/cnt_reg[13]/Q
                         net (fo=3, routed)           0.242    -0.177    nolabel_line30/cnt_reg[13]
    SLICE_X1Y94          LUT2 (Prop_lut2_I0_O)        0.045    -0.132 r  nolabel_line30/cnt[12]_i_4/O
                         net (fo=1, routed)           0.000    -0.132    nolabel_line30/cnt[12]_i_4_n_0
    SLICE_X1Y94          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.172     0.040 r  nolabel_line30/cnt_reg[12]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     0.040    nolabel_line30/cnt_reg[12]_i_1__0_n_4
    SLICE_X1Y94          FDCE                                         r  nolabel_line30/cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line29/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line29/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line29/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line29/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line29/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line29/inst/clkout1_buf/O
                         net (fo=43, routed)          0.877    -0.796    nolabel_line30/clk_out1
    SLICE_X1Y94          FDCE                                         r  nolabel_line30/cnt_reg[15]/C
                         clock pessimism              0.236    -0.560    
    SLICE_X1Y94          FDCE (Hold_fdce_C_D)         0.105    -0.455    nolabel_line30/cnt_reg[15]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                           0.040    
  -------------------------------------------------------------------
                         slack                                  0.495    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { nolabel_line29/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         200.000     197.845    BUFGCTRL_X0Y16   nolabel_line29/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         200.000     198.751    MMCME2_ADV_X1Y2  nolabel_line29/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X1Y93      nolabel_line30/cnt_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X1Y93      nolabel_line30/cnt_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X1Y94      nolabel_line30/cnt_reg[12]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X1Y94      nolabel_line30/cnt_reg[13]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X1Y94      nolabel_line30/cnt_reg[14]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X1Y94      nolabel_line30/cnt_reg[15]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X1Y95      nolabel_line30/cnt_reg[16]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X1Y95      nolabel_line30/cnt_reg[17]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       200.000     13.360     MMCME2_ADV_X1Y2  nolabel_line29/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X5Y93      nolabel_line36/cnt_reg[16]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X5Y93      nolabel_line36/cnt_reg[17]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X5Y93      nolabel_line36/cnt_reg[18]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X5Y93      nolabel_line36/cnt_reg[19]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X5Y94      nolabel_line36/cnt_reg[20]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X1Y93      nolabel_line30/cnt_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X1Y93      nolabel_line30/cnt_reg[11]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X1Y94      nolabel_line30/cnt_reg[12]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X1Y94      nolabel_line30/cnt_reg[13]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X1Y94      nolabel_line30/cnt_reg[14]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X1Y93      nolabel_line30/cnt_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X1Y93      nolabel_line30/cnt_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X1Y93      nolabel_line30/cnt_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X1Y93      nolabel_line30/cnt_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X1Y94      nolabel_line30/cnt_reg[12]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X1Y94      nolabel_line30/cnt_reg[12]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X1Y94      nolabel_line30/cnt_reg[13]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X1Y94      nolabel_line30/cnt_reg[13]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X1Y94      nolabel_line30/cnt_reg[14]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X1Y94      nolabel_line30/cnt_reg[14]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { nolabel_line29/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   nolabel_line29/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  nolabel_line29/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  nolabel_line29/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  nolabel_line29/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  nolabel_line29/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack      194.660ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.071ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             194.660ns  (required time - arrival time)
  Source:                 nolabel_line30/cnt_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line30/cnt_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.800ns  (logic 1.834ns (38.210%)  route 2.966ns (61.790%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 198.585 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line29/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line29/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line29/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line29/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line29/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line29/inst/clkout1_buf/O
                         net (fo=43, routed)          1.725    -0.815    nolabel_line30/clk_out1
    SLICE_X1Y94          FDCE                                         r  nolabel_line30/cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y94          FDCE (Prop_fdce_C_Q)         0.456    -0.359 f  nolabel_line30/cnt_reg[12]/Q
                         net (fo=3, routed)           1.253     0.894    nolabel_line30/cnt_reg[12]
    SLICE_X0Y93          LUT4 (Prop_lut4_I1_O)        0.124     1.018 f  nolabel_line30/CLOCK1_i_5/O
                         net (fo=2, routed)           0.679     1.697    nolabel_line30/CLOCK1_i_5_n_0
    SLICE_X0Y93          LUT6 (Prop_lut6_I4_O)        0.124     1.821 f  nolabel_line30/cnt[0]_i_8/O
                         net (fo=20, routed)          1.034     2.855    nolabel_line30/cnt[0]_i_8_n_0
    SLICE_X1Y91          LUT2 (Prop_lut2_I1_O)        0.124     2.979 r  nolabel_line30/cnt[0]_i_6/O
                         net (fo=1, routed)           0.000     2.979    nolabel_line30/cnt[0]_i_6_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.529 r  nolabel_line30/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.529    nolabel_line30/cnt_reg[0]_i_1_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.643 r  nolabel_line30/cnt_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     3.643    nolabel_line30/cnt_reg[4]_i_1__0_n_0
    SLICE_X1Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.757 r  nolabel_line30/cnt_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     3.757    nolabel_line30/cnt_reg[8]_i_1__0_n_0
    SLICE_X1Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.871 r  nolabel_line30/cnt_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     3.871    nolabel_line30/cnt_reg[12]_i_1__0_n_0
    SLICE_X1Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.985 r  nolabel_line30/cnt_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     3.985    nolabel_line30/cnt_reg[16]_i_1__0_n_0
    SLICE_X1Y95          FDCE                                         r  nolabel_line30/cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line29/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line29/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line29/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line29/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line29/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line29/inst/clkout1_buf/O
                         net (fo=43, routed)          1.605   198.585    nolabel_line30/clk_out1
    SLICE_X1Y95          FDCE                                         r  nolabel_line30/cnt_reg[19]/C
                         clock pessimism              0.575   199.160    
                         clock uncertainty           -0.318   198.843    
    SLICE_X1Y95          FDCE (Setup_fdce_C_D)       -0.198   198.645    nolabel_line30/cnt_reg[19]
  -------------------------------------------------------------------
                         required time                        198.645    
                         arrival time                          -3.985    
  -------------------------------------------------------------------
                         slack                                194.660    

Slack (MET) :             194.700ns  (required time - arrival time)
  Source:                 nolabel_line30/cnt_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line30/cnt_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.020ns  (logic 2.054ns (40.918%)  route 2.966ns (59.082%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 198.585 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line29/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line29/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line29/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line29/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line29/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line29/inst/clkout1_buf/O
                         net (fo=43, routed)          1.725    -0.815    nolabel_line30/clk_out1
    SLICE_X1Y94          FDCE                                         r  nolabel_line30/cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y94          FDCE (Prop_fdce_C_Q)         0.456    -0.359 f  nolabel_line30/cnt_reg[12]/Q
                         net (fo=3, routed)           1.253     0.894    nolabel_line30/cnt_reg[12]
    SLICE_X0Y93          LUT4 (Prop_lut4_I1_O)        0.124     1.018 f  nolabel_line30/CLOCK1_i_5/O
                         net (fo=2, routed)           0.679     1.697    nolabel_line30/CLOCK1_i_5_n_0
    SLICE_X0Y93          LUT6 (Prop_lut6_I4_O)        0.124     1.821 f  nolabel_line30/cnt[0]_i_8/O
                         net (fo=20, routed)          1.034     2.855    nolabel_line30/cnt[0]_i_8_n_0
    SLICE_X1Y91          LUT2 (Prop_lut2_I1_O)        0.124     2.979 r  nolabel_line30/cnt[0]_i_6/O
                         net (fo=1, routed)           0.000     2.979    nolabel_line30/cnt[0]_i_6_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.529 r  nolabel_line30/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.529    nolabel_line30/cnt_reg[0]_i_1_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.643 r  nolabel_line30/cnt_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     3.643    nolabel_line30/cnt_reg[4]_i_1__0_n_0
    SLICE_X1Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.757 r  nolabel_line30/cnt_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     3.757    nolabel_line30/cnt_reg[8]_i_1__0_n_0
    SLICE_X1Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.871 r  nolabel_line30/cnt_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     3.871    nolabel_line30/cnt_reg[12]_i_1__0_n_0
    SLICE_X1Y95          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.205 r  nolabel_line30/cnt_reg[16]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     4.205    nolabel_line30/cnt_reg[16]_i_1__0_n_6
    SLICE_X1Y95          FDCE                                         r  nolabel_line30/cnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line29/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line29/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line29/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line29/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line29/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line29/inst/clkout1_buf/O
                         net (fo=43, routed)          1.605   198.585    nolabel_line30/clk_out1
    SLICE_X1Y95          FDCE                                         r  nolabel_line30/cnt_reg[17]/C
                         clock pessimism              0.575   199.160    
                         clock uncertainty           -0.318   198.843    
    SLICE_X1Y95          FDCE (Setup_fdce_C_D)        0.062   198.905    nolabel_line30/cnt_reg[17]
  -------------------------------------------------------------------
                         required time                        198.905    
                         arrival time                          -4.205    
  -------------------------------------------------------------------
                         slack                                194.700    

Slack (MET) :             194.795ns  (required time - arrival time)
  Source:                 nolabel_line30/cnt_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line30/cnt_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.925ns  (logic 1.959ns (39.779%)  route 2.966ns (60.221%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 198.585 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line29/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line29/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line29/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line29/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line29/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line29/inst/clkout1_buf/O
                         net (fo=43, routed)          1.725    -0.815    nolabel_line30/clk_out1
    SLICE_X1Y94          FDCE                                         r  nolabel_line30/cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y94          FDCE (Prop_fdce_C_Q)         0.456    -0.359 f  nolabel_line30/cnt_reg[12]/Q
                         net (fo=3, routed)           1.253     0.894    nolabel_line30/cnt_reg[12]
    SLICE_X0Y93          LUT4 (Prop_lut4_I1_O)        0.124     1.018 f  nolabel_line30/CLOCK1_i_5/O
                         net (fo=2, routed)           0.679     1.697    nolabel_line30/CLOCK1_i_5_n_0
    SLICE_X0Y93          LUT6 (Prop_lut6_I4_O)        0.124     1.821 f  nolabel_line30/cnt[0]_i_8/O
                         net (fo=20, routed)          1.034     2.855    nolabel_line30/cnt[0]_i_8_n_0
    SLICE_X1Y91          LUT2 (Prop_lut2_I1_O)        0.124     2.979 r  nolabel_line30/cnt[0]_i_6/O
                         net (fo=1, routed)           0.000     2.979    nolabel_line30/cnt[0]_i_6_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.529 r  nolabel_line30/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.529    nolabel_line30/cnt_reg[0]_i_1_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.643 r  nolabel_line30/cnt_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     3.643    nolabel_line30/cnt_reg[4]_i_1__0_n_0
    SLICE_X1Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.757 r  nolabel_line30/cnt_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     3.757    nolabel_line30/cnt_reg[8]_i_1__0_n_0
    SLICE_X1Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.871 r  nolabel_line30/cnt_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     3.871    nolabel_line30/cnt_reg[12]_i_1__0_n_0
    SLICE_X1Y95          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.110 r  nolabel_line30/cnt_reg[16]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     4.110    nolabel_line30/cnt_reg[16]_i_1__0_n_5
    SLICE_X1Y95          FDCE                                         r  nolabel_line30/cnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line29/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line29/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line29/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line29/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line29/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line29/inst/clkout1_buf/O
                         net (fo=43, routed)          1.605   198.585    nolabel_line30/clk_out1
    SLICE_X1Y95          FDCE                                         r  nolabel_line30/cnt_reg[18]/C
                         clock pessimism              0.575   199.160    
                         clock uncertainty           -0.318   198.843    
    SLICE_X1Y95          FDCE (Setup_fdce_C_D)        0.062   198.905    nolabel_line30/cnt_reg[18]
  -------------------------------------------------------------------
                         required time                        198.905    
                         arrival time                          -4.110    
  -------------------------------------------------------------------
                         slack                                194.795    

Slack (MET) :             194.811ns  (required time - arrival time)
  Source:                 nolabel_line30/cnt_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line30/cnt_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.909ns  (logic 1.943ns (39.582%)  route 2.966ns (60.418%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 198.585 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line29/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line29/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line29/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line29/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line29/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line29/inst/clkout1_buf/O
                         net (fo=43, routed)          1.725    -0.815    nolabel_line30/clk_out1
    SLICE_X1Y94          FDCE                                         r  nolabel_line30/cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y94          FDCE (Prop_fdce_C_Q)         0.456    -0.359 f  nolabel_line30/cnt_reg[12]/Q
                         net (fo=3, routed)           1.253     0.894    nolabel_line30/cnt_reg[12]
    SLICE_X0Y93          LUT4 (Prop_lut4_I1_O)        0.124     1.018 f  nolabel_line30/CLOCK1_i_5/O
                         net (fo=2, routed)           0.679     1.697    nolabel_line30/CLOCK1_i_5_n_0
    SLICE_X0Y93          LUT6 (Prop_lut6_I4_O)        0.124     1.821 f  nolabel_line30/cnt[0]_i_8/O
                         net (fo=20, routed)          1.034     2.855    nolabel_line30/cnt[0]_i_8_n_0
    SLICE_X1Y91          LUT2 (Prop_lut2_I1_O)        0.124     2.979 r  nolabel_line30/cnt[0]_i_6/O
                         net (fo=1, routed)           0.000     2.979    nolabel_line30/cnt[0]_i_6_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.529 r  nolabel_line30/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.529    nolabel_line30/cnt_reg[0]_i_1_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.643 r  nolabel_line30/cnt_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     3.643    nolabel_line30/cnt_reg[4]_i_1__0_n_0
    SLICE_X1Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.757 r  nolabel_line30/cnt_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     3.757    nolabel_line30/cnt_reg[8]_i_1__0_n_0
    SLICE_X1Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.871 r  nolabel_line30/cnt_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     3.871    nolabel_line30/cnt_reg[12]_i_1__0_n_0
    SLICE_X1Y95          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     4.094 r  nolabel_line30/cnt_reg[16]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     4.094    nolabel_line30/cnt_reg[16]_i_1__0_n_7
    SLICE_X1Y95          FDCE                                         r  nolabel_line30/cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line29/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line29/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line29/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line29/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line29/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line29/inst/clkout1_buf/O
                         net (fo=43, routed)          1.605   198.585    nolabel_line30/clk_out1
    SLICE_X1Y95          FDCE                                         r  nolabel_line30/cnt_reg[16]/C
                         clock pessimism              0.575   199.160    
                         clock uncertainty           -0.318   198.843    
    SLICE_X1Y95          FDCE (Setup_fdce_C_D)        0.062   198.905    nolabel_line30/cnt_reg[16]
  -------------------------------------------------------------------
                         required time                        198.905    
                         arrival time                          -4.094    
  -------------------------------------------------------------------
                         slack                                194.811    

Slack (MET) :             194.839ns  (required time - arrival time)
  Source:                 nolabel_line30/cnt_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line30/cnt_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.906ns  (logic 1.940ns (39.545%)  route 2.966ns (60.455%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 198.585 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line29/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line29/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line29/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line29/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line29/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line29/inst/clkout1_buf/O
                         net (fo=43, routed)          1.725    -0.815    nolabel_line30/clk_out1
    SLICE_X1Y94          FDCE                                         r  nolabel_line30/cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y94          FDCE (Prop_fdce_C_Q)         0.456    -0.359 f  nolabel_line30/cnt_reg[12]/Q
                         net (fo=3, routed)           1.253     0.894    nolabel_line30/cnt_reg[12]
    SLICE_X0Y93          LUT4 (Prop_lut4_I1_O)        0.124     1.018 f  nolabel_line30/CLOCK1_i_5/O
                         net (fo=2, routed)           0.679     1.697    nolabel_line30/CLOCK1_i_5_n_0
    SLICE_X0Y93          LUT6 (Prop_lut6_I4_O)        0.124     1.821 f  nolabel_line30/cnt[0]_i_8/O
                         net (fo=20, routed)          1.034     2.855    nolabel_line30/cnt[0]_i_8_n_0
    SLICE_X1Y91          LUT2 (Prop_lut2_I1_O)        0.124     2.979 r  nolabel_line30/cnt[0]_i_6/O
                         net (fo=1, routed)           0.000     2.979    nolabel_line30/cnt[0]_i_6_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.529 r  nolabel_line30/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.529    nolabel_line30/cnt_reg[0]_i_1_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.643 r  nolabel_line30/cnt_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     3.643    nolabel_line30/cnt_reg[4]_i_1__0_n_0
    SLICE_X1Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.757 r  nolabel_line30/cnt_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     3.757    nolabel_line30/cnt_reg[8]_i_1__0_n_0
    SLICE_X1Y94          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.091 r  nolabel_line30/cnt_reg[12]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     4.091    nolabel_line30/cnt_reg[12]_i_1__0_n_6
    SLICE_X1Y94          FDCE                                         r  nolabel_line30/cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line29/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line29/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line29/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line29/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line29/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line29/inst/clkout1_buf/O
                         net (fo=43, routed)          1.605   198.585    nolabel_line30/clk_out1
    SLICE_X1Y94          FDCE                                         r  nolabel_line30/cnt_reg[13]/C
                         clock pessimism              0.600   199.185    
                         clock uncertainty           -0.318   198.868    
    SLICE_X1Y94          FDCE (Setup_fdce_C_D)        0.062   198.930    nolabel_line30/cnt_reg[13]
  -------------------------------------------------------------------
                         required time                        198.930    
                         arrival time                          -4.091    
  -------------------------------------------------------------------
                         slack                                194.839    

Slack (MET) :             194.860ns  (required time - arrival time)
  Source:                 nolabel_line30/cnt_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line30/cnt_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.885ns  (logic 1.919ns (39.285%)  route 2.966ns (60.715%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 198.585 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line29/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line29/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line29/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line29/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line29/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line29/inst/clkout1_buf/O
                         net (fo=43, routed)          1.725    -0.815    nolabel_line30/clk_out1
    SLICE_X1Y94          FDCE                                         r  nolabel_line30/cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y94          FDCE (Prop_fdce_C_Q)         0.456    -0.359 f  nolabel_line30/cnt_reg[12]/Q
                         net (fo=3, routed)           1.253     0.894    nolabel_line30/cnt_reg[12]
    SLICE_X0Y93          LUT4 (Prop_lut4_I1_O)        0.124     1.018 f  nolabel_line30/CLOCK1_i_5/O
                         net (fo=2, routed)           0.679     1.697    nolabel_line30/CLOCK1_i_5_n_0
    SLICE_X0Y93          LUT6 (Prop_lut6_I4_O)        0.124     1.821 f  nolabel_line30/cnt[0]_i_8/O
                         net (fo=20, routed)          1.034     2.855    nolabel_line30/cnt[0]_i_8_n_0
    SLICE_X1Y91          LUT2 (Prop_lut2_I1_O)        0.124     2.979 r  nolabel_line30/cnt[0]_i_6/O
                         net (fo=1, routed)           0.000     2.979    nolabel_line30/cnt[0]_i_6_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.529 r  nolabel_line30/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.529    nolabel_line30/cnt_reg[0]_i_1_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.643 r  nolabel_line30/cnt_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     3.643    nolabel_line30/cnt_reg[4]_i_1__0_n_0
    SLICE_X1Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.757 r  nolabel_line30/cnt_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     3.757    nolabel_line30/cnt_reg[8]_i_1__0_n_0
    SLICE_X1Y94          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.070 r  nolabel_line30/cnt_reg[12]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     4.070    nolabel_line30/cnt_reg[12]_i_1__0_n_4
    SLICE_X1Y94          FDCE                                         r  nolabel_line30/cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line29/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line29/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line29/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line29/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line29/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line29/inst/clkout1_buf/O
                         net (fo=43, routed)          1.605   198.585    nolabel_line30/clk_out1
    SLICE_X1Y94          FDCE                                         r  nolabel_line30/cnt_reg[15]/C
                         clock pessimism              0.600   199.185    
                         clock uncertainty           -0.318   198.868    
    SLICE_X1Y94          FDCE (Setup_fdce_C_D)        0.062   198.930    nolabel_line30/cnt_reg[15]
  -------------------------------------------------------------------
                         required time                        198.930    
                         arrival time                          -4.070    
  -------------------------------------------------------------------
                         slack                                194.860    

Slack (MET) :             194.928ns  (required time - arrival time)
  Source:                 nolabel_line30/cnt_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line30/cnt_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.792ns  (logic 1.826ns (38.107%)  route 2.966ns (61.893%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 198.585 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line29/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line29/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line29/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line29/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line29/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line29/inst/clkout1_buf/O
                         net (fo=43, routed)          1.725    -0.815    nolabel_line30/clk_out1
    SLICE_X1Y94          FDCE                                         r  nolabel_line30/cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y94          FDCE (Prop_fdce_C_Q)         0.456    -0.359 f  nolabel_line30/cnt_reg[12]/Q
                         net (fo=3, routed)           1.253     0.894    nolabel_line30/cnt_reg[12]
    SLICE_X0Y93          LUT4 (Prop_lut4_I1_O)        0.124     1.018 f  nolabel_line30/CLOCK1_i_5/O
                         net (fo=2, routed)           0.679     1.697    nolabel_line30/CLOCK1_i_5_n_0
    SLICE_X0Y93          LUT6 (Prop_lut6_I4_O)        0.124     1.821 f  nolabel_line30/cnt[0]_i_8/O
                         net (fo=20, routed)          1.034     2.855    nolabel_line30/cnt[0]_i_8_n_0
    SLICE_X1Y91          LUT2 (Prop_lut2_I1_O)        0.124     2.979 r  nolabel_line30/cnt[0]_i_6/O
                         net (fo=1, routed)           0.000     2.979    nolabel_line30/cnt[0]_i_6_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.529 r  nolabel_line30/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.529    nolabel_line30/cnt_reg[0]_i_1_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.643 r  nolabel_line30/cnt_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     3.643    nolabel_line30/cnt_reg[4]_i_1__0_n_0
    SLICE_X1Y93          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.977 r  nolabel_line30/cnt_reg[8]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     3.977    nolabel_line30/cnt_reg[8]_i_1__0_n_6
    SLICE_X1Y93          FDCE                                         r  nolabel_line30/cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line29/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line29/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line29/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line29/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line29/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line29/inst/clkout1_buf/O
                         net (fo=43, routed)          1.605   198.585    nolabel_line30/clk_out1
    SLICE_X1Y93          FDCE                                         r  nolabel_line30/cnt_reg[9]/C
                         clock pessimism              0.575   199.160    
                         clock uncertainty           -0.318   198.843    
    SLICE_X1Y93          FDCE (Setup_fdce_C_D)        0.062   198.905    nolabel_line30/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                        198.905    
                         arrival time                          -3.977    
  -------------------------------------------------------------------
                         slack                                194.928    

Slack (MET) :             194.934ns  (required time - arrival time)
  Source:                 nolabel_line30/cnt_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line30/cnt_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.811ns  (logic 1.845ns (38.351%)  route 2.966ns (61.649%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 198.585 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line29/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line29/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line29/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line29/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line29/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line29/inst/clkout1_buf/O
                         net (fo=43, routed)          1.725    -0.815    nolabel_line30/clk_out1
    SLICE_X1Y94          FDCE                                         r  nolabel_line30/cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y94          FDCE (Prop_fdce_C_Q)         0.456    -0.359 f  nolabel_line30/cnt_reg[12]/Q
                         net (fo=3, routed)           1.253     0.894    nolabel_line30/cnt_reg[12]
    SLICE_X0Y93          LUT4 (Prop_lut4_I1_O)        0.124     1.018 f  nolabel_line30/CLOCK1_i_5/O
                         net (fo=2, routed)           0.679     1.697    nolabel_line30/CLOCK1_i_5_n_0
    SLICE_X0Y93          LUT6 (Prop_lut6_I4_O)        0.124     1.821 f  nolabel_line30/cnt[0]_i_8/O
                         net (fo=20, routed)          1.034     2.855    nolabel_line30/cnt[0]_i_8_n_0
    SLICE_X1Y91          LUT2 (Prop_lut2_I1_O)        0.124     2.979 r  nolabel_line30/cnt[0]_i_6/O
                         net (fo=1, routed)           0.000     2.979    nolabel_line30/cnt[0]_i_6_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.529 r  nolabel_line30/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.529    nolabel_line30/cnt_reg[0]_i_1_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.643 r  nolabel_line30/cnt_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     3.643    nolabel_line30/cnt_reg[4]_i_1__0_n_0
    SLICE_X1Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.757 r  nolabel_line30/cnt_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     3.757    nolabel_line30/cnt_reg[8]_i_1__0_n_0
    SLICE_X1Y94          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.996 r  nolabel_line30/cnt_reg[12]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     3.996    nolabel_line30/cnt_reg[12]_i_1__0_n_5
    SLICE_X1Y94          FDCE                                         r  nolabel_line30/cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line29/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line29/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line29/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line29/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line29/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line29/inst/clkout1_buf/O
                         net (fo=43, routed)          1.605   198.585    nolabel_line30/clk_out1
    SLICE_X1Y94          FDCE                                         r  nolabel_line30/cnt_reg[14]/C
                         clock pessimism              0.600   199.185    
                         clock uncertainty           -0.318   198.868    
    SLICE_X1Y94          FDCE (Setup_fdce_C_D)        0.062   198.930    nolabel_line30/cnt_reg[14]
  -------------------------------------------------------------------
                         required time                        198.930    
                         arrival time                          -3.996    
  -------------------------------------------------------------------
                         slack                                194.934    

Slack (MET) :             194.949ns  (required time - arrival time)
  Source:                 nolabel_line30/cnt_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line30/cnt_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.771ns  (logic 1.805ns (37.835%)  route 2.966ns (62.165%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 198.585 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line29/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line29/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line29/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line29/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line29/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line29/inst/clkout1_buf/O
                         net (fo=43, routed)          1.725    -0.815    nolabel_line30/clk_out1
    SLICE_X1Y94          FDCE                                         r  nolabel_line30/cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y94          FDCE (Prop_fdce_C_Q)         0.456    -0.359 f  nolabel_line30/cnt_reg[12]/Q
                         net (fo=3, routed)           1.253     0.894    nolabel_line30/cnt_reg[12]
    SLICE_X0Y93          LUT4 (Prop_lut4_I1_O)        0.124     1.018 f  nolabel_line30/CLOCK1_i_5/O
                         net (fo=2, routed)           0.679     1.697    nolabel_line30/CLOCK1_i_5_n_0
    SLICE_X0Y93          LUT6 (Prop_lut6_I4_O)        0.124     1.821 f  nolabel_line30/cnt[0]_i_8/O
                         net (fo=20, routed)          1.034     2.855    nolabel_line30/cnt[0]_i_8_n_0
    SLICE_X1Y91          LUT2 (Prop_lut2_I1_O)        0.124     2.979 r  nolabel_line30/cnt[0]_i_6/O
                         net (fo=1, routed)           0.000     2.979    nolabel_line30/cnt[0]_i_6_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.529 r  nolabel_line30/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.529    nolabel_line30/cnt_reg[0]_i_1_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.643 r  nolabel_line30/cnt_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     3.643    nolabel_line30/cnt_reg[4]_i_1__0_n_0
    SLICE_X1Y93          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.956 r  nolabel_line30/cnt_reg[8]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     3.956    nolabel_line30/cnt_reg[8]_i_1__0_n_4
    SLICE_X1Y93          FDCE                                         r  nolabel_line30/cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line29/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line29/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line29/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line29/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line29/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line29/inst/clkout1_buf/O
                         net (fo=43, routed)          1.605   198.585    nolabel_line30/clk_out1
    SLICE_X1Y93          FDCE                                         r  nolabel_line30/cnt_reg[11]/C
                         clock pessimism              0.575   199.160    
                         clock uncertainty           -0.318   198.843    
    SLICE_X1Y93          FDCE (Setup_fdce_C_D)        0.062   198.905    nolabel_line30/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                        198.905    
                         arrival time                          -3.956    
  -------------------------------------------------------------------
                         slack                                194.949    

Slack (MET) :             194.950ns  (required time - arrival time)
  Source:                 nolabel_line30/cnt_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line30/cnt_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.795ns  (logic 1.829ns (38.146%)  route 2.966ns (61.854%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 198.585 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line29/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line29/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line29/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line29/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line29/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line29/inst/clkout1_buf/O
                         net (fo=43, routed)          1.725    -0.815    nolabel_line30/clk_out1
    SLICE_X1Y94          FDCE                                         r  nolabel_line30/cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y94          FDCE (Prop_fdce_C_Q)         0.456    -0.359 f  nolabel_line30/cnt_reg[12]/Q
                         net (fo=3, routed)           1.253     0.894    nolabel_line30/cnt_reg[12]
    SLICE_X0Y93          LUT4 (Prop_lut4_I1_O)        0.124     1.018 f  nolabel_line30/CLOCK1_i_5/O
                         net (fo=2, routed)           0.679     1.697    nolabel_line30/CLOCK1_i_5_n_0
    SLICE_X0Y93          LUT6 (Prop_lut6_I4_O)        0.124     1.821 f  nolabel_line30/cnt[0]_i_8/O
                         net (fo=20, routed)          1.034     2.855    nolabel_line30/cnt[0]_i_8_n_0
    SLICE_X1Y91          LUT2 (Prop_lut2_I1_O)        0.124     2.979 r  nolabel_line30/cnt[0]_i_6/O
                         net (fo=1, routed)           0.000     2.979    nolabel_line30/cnt[0]_i_6_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.529 r  nolabel_line30/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.529    nolabel_line30/cnt_reg[0]_i_1_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.643 r  nolabel_line30/cnt_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     3.643    nolabel_line30/cnt_reg[4]_i_1__0_n_0
    SLICE_X1Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.757 r  nolabel_line30/cnt_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     3.757    nolabel_line30/cnt_reg[8]_i_1__0_n_0
    SLICE_X1Y94          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     3.980 r  nolabel_line30/cnt_reg[12]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     3.980    nolabel_line30/cnt_reg[12]_i_1__0_n_7
    SLICE_X1Y94          FDCE                                         r  nolabel_line30/cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line29/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line29/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line29/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line29/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line29/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line29/inst/clkout1_buf/O
                         net (fo=43, routed)          1.605   198.585    nolabel_line30/clk_out1
    SLICE_X1Y94          FDCE                                         r  nolabel_line30/cnt_reg[12]/C
                         clock pessimism              0.600   199.185    
                         clock uncertainty           -0.318   198.868    
    SLICE_X1Y94          FDCE (Setup_fdce_C_D)        0.062   198.930    nolabel_line30/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                        198.930    
                         arrival time                          -3.980    
  -------------------------------------------------------------------
                         slack                                194.950    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 nolabel_line30/cnt_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line30/cnt_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.251ns (50.877%)  route 0.242ns (49.123%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line29/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line29/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line29/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line29/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line29/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line29/inst/clkout1_buf/O
                         net (fo=43, routed)          0.604    -0.560    nolabel_line30/clk_out1
    SLICE_X1Y94          FDCE                                         r  nolabel_line30/cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y94          FDCE (Prop_fdce_C_Q)         0.141    -0.419 r  nolabel_line30/cnt_reg[13]/Q
                         net (fo=3, routed)           0.242    -0.177    nolabel_line30/cnt_reg[13]
    SLICE_X1Y94          LUT2 (Prop_lut2_I0_O)        0.045    -0.132 r  nolabel_line30/cnt[12]_i_4/O
                         net (fo=1, routed)           0.000    -0.132    nolabel_line30/cnt[12]_i_4_n_0
    SLICE_X1Y94          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065    -0.067 r  nolabel_line30/cnt_reg[12]_i_1__0/O[1]
                         net (fo=1, routed)           0.000    -0.067    nolabel_line30/cnt_reg[12]_i_1__0_n_6
    SLICE_X1Y94          FDCE                                         r  nolabel_line30/cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line29/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line29/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line29/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line29/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line29/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line29/inst/clkout1_buf/O
                         net (fo=43, routed)          0.877    -0.796    nolabel_line30/clk_out1
    SLICE_X1Y94          FDCE                                         r  nolabel_line30/cnt_reg[13]/C
                         clock pessimism              0.236    -0.560    
                         clock uncertainty            0.318    -0.243    
    SLICE_X1Y94          FDCE (Hold_fdce_C_D)         0.105    -0.138    nolabel_line30/cnt_reg[13]
  -------------------------------------------------------------------
                         required time                          0.138    
                         arrival time                          -0.067    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 nolabel_line36/cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line36/pulse_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.587ns  (logic 0.279ns (47.534%)  route 0.308ns (52.466%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line29/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line29/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line29/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line29/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line29/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line29/inst/clkout1_buf/O
                         net (fo=43, routed)          0.602    -0.562    nolabel_line36/clk_out1
    SLICE_X5Y91          FDRE                                         r  nolabel_line36/cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y91          FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  nolabel_line36/cnt_reg[9]/Q
                         net (fo=3, routed)           0.082    -0.340    nolabel_line36/cnt_reg[9]
    SLICE_X4Y91          LUT5 (Prop_lut5_I3_O)        0.045    -0.295 r  nolabel_line36/cnt[0]_i_5__0/O
                         net (fo=1, routed)           0.059    -0.236    nolabel_line36/cnt[0]_i_5__0_n_0
    SLICE_X4Y91          LUT6 (Prop_lut6_I4_O)        0.045    -0.191 r  nolabel_line36/cnt[0]_i_1/O
                         net (fo=23, routed)          0.168    -0.023    nolabel_line36/cnt[0]_i_1_n_0
    SLICE_X2Y92          LUT3 (Prop_lut3_I1_O)        0.048     0.025 r  nolabel_line36/pulse[1]_i_1/O
                         net (fo=1, routed)           0.000     0.025    nolabel_line36/pulse[1]_i_1_n_0
    SLICE_X2Y92          FDRE                                         r  nolabel_line36/pulse_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line29/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line29/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line29/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line29/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line29/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line29/inst/clkout1_buf/O
                         net (fo=43, routed)          0.876    -0.797    nolabel_line36/clk_out1
    SLICE_X2Y92          FDRE                                         r  nolabel_line36/pulse_reg[1]/C
                         clock pessimism              0.275    -0.522    
                         clock uncertainty            0.318    -0.205    
    SLICE_X2Y92          FDRE (Hold_fdre_C_D)         0.131    -0.074    nolabel_line36/pulse_reg[1]
  -------------------------------------------------------------------
                         required time                          0.074    
                         arrival time                           0.025    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 nolabel_line36/cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line36/pulse_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.584ns  (logic 0.276ns (47.265%)  route 0.308ns (52.735%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line29/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line29/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line29/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line29/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line29/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line29/inst/clkout1_buf/O
                         net (fo=43, routed)          0.602    -0.562    nolabel_line36/clk_out1
    SLICE_X5Y91          FDRE                                         r  nolabel_line36/cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y91          FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  nolabel_line36/cnt_reg[9]/Q
                         net (fo=3, routed)           0.082    -0.340    nolabel_line36/cnt_reg[9]
    SLICE_X4Y91          LUT5 (Prop_lut5_I3_O)        0.045    -0.295 r  nolabel_line36/cnt[0]_i_5__0/O
                         net (fo=1, routed)           0.059    -0.236    nolabel_line36/cnt[0]_i_5__0_n_0
    SLICE_X4Y91          LUT6 (Prop_lut6_I4_O)        0.045    -0.191 r  nolabel_line36/cnt[0]_i_1/O
                         net (fo=23, routed)          0.168    -0.023    nolabel_line36/cnt[0]_i_1_n_0
    SLICE_X2Y92          LUT2 (Prop_lut2_I0_O)        0.045     0.022 r  nolabel_line36/pulse[0]_i_1/O
                         net (fo=1, routed)           0.000     0.022    nolabel_line36/pulse[0]_i_1_n_0
    SLICE_X2Y92          FDRE                                         r  nolabel_line36/pulse_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line29/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line29/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line29/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line29/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line29/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line29/inst/clkout1_buf/O
                         net (fo=43, routed)          0.876    -0.797    nolabel_line36/clk_out1
    SLICE_X2Y92          FDRE                                         r  nolabel_line36/pulse_reg[0]/C
                         clock pessimism              0.275    -0.522    
                         clock uncertainty            0.318    -0.205    
    SLICE_X2Y92          FDRE (Hold_fdre_C_D)         0.120    -0.085    nolabel_line36/pulse_reg[0]
  -------------------------------------------------------------------
                         required time                          0.085    
                         arrival time                           0.022    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 nolabel_line30/cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line30/cnt_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.532ns  (logic 0.249ns (46.845%)  route 0.283ns (53.155%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line29/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line29/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line29/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line29/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line29/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line29/inst/clkout1_buf/O
                         net (fo=43, routed)          0.604    -0.560    nolabel_line30/clk_out1
    SLICE_X1Y93          FDCE                                         r  nolabel_line30/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y93          FDCE (Prop_fdce_C_Q)         0.141    -0.419 r  nolabel_line30/cnt_reg[11]/Q
                         net (fo=4, routed)           0.283    -0.137    nolabel_line30/cnt_reg[11]
    SLICE_X1Y93          LUT2 (Prop_lut2_I0_O)        0.045    -0.092 r  nolabel_line30/cnt[8]_i_2/O
                         net (fo=1, routed)           0.000    -0.092    nolabel_line30/cnt[8]_i_2_n_0
    SLICE_X1Y93          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.029 r  nolabel_line30/cnt_reg[8]_i_1__0/O[3]
                         net (fo=1, routed)           0.000    -0.029    nolabel_line30/cnt_reg[8]_i_1__0_n_4
    SLICE_X1Y93          FDCE                                         r  nolabel_line30/cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line29/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line29/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line29/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line29/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line29/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line29/inst/clkout1_buf/O
                         net (fo=43, routed)          0.877    -0.796    nolabel_line30/clk_out1
    SLICE_X1Y93          FDCE                                         r  nolabel_line30/cnt_reg[11]/C
                         clock pessimism              0.236    -0.560    
                         clock uncertainty            0.318    -0.243    
    SLICE_X1Y93          FDCE (Hold_fdce_C_D)         0.105    -0.138    nolabel_line30/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          0.138    
                         arrival time                          -0.029    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 nolabel_line30/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line30/cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.542ns  (logic 0.256ns (47.208%)  route 0.286ns (52.792%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line29/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line29/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line29/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line29/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line29/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line29/inst/clkout1_buf/O
                         net (fo=43, routed)          0.603    -0.561    nolabel_line30/clk_out1
    SLICE_X1Y91          FDCE                                         r  nolabel_line30/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDCE (Prop_fdce_C_Q)         0.141    -0.420 f  nolabel_line30/cnt_reg[0]/Q
                         net (fo=3, routed)           0.286    -0.134    nolabel_line30/cnt_reg[0]
    SLICE_X1Y91          LUT2 (Prop_lut2_I0_O)        0.045    -0.089 r  nolabel_line30/cnt[0]_i_7__0/O
                         net (fo=1, routed)           0.000    -0.089    nolabel_line30/cnt[0]_i_7__0_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.019 r  nolabel_line30/cnt_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.019    nolabel_line30/cnt_reg[0]_i_1_n_7
    SLICE_X1Y91          FDCE                                         r  nolabel_line30/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line29/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line29/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line29/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line29/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line29/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line29/inst/clkout1_buf/O
                         net (fo=43, routed)          0.876    -0.797    nolabel_line30/clk_out1
    SLICE_X1Y91          FDCE                                         r  nolabel_line30/cnt_reg[0]/C
                         clock pessimism              0.236    -0.561    
                         clock uncertainty            0.318    -0.244    
    SLICE_X1Y91          FDCE (Hold_fdce_C_D)         0.105    -0.139    nolabel_line30/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.139    
                         arrival time                          -0.019    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 nolabel_line30/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line30/cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.568ns  (logic 0.282ns (49.624%)  route 0.286ns (50.376%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line29/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line29/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line29/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line29/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line29/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line29/inst/clkout1_buf/O
                         net (fo=43, routed)          0.603    -0.561    nolabel_line30/clk_out1
    SLICE_X1Y91          FDCE                                         r  nolabel_line30/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDCE (Prop_fdce_C_Q)         0.141    -0.420 r  nolabel_line30/cnt_reg[0]/Q
                         net (fo=3, routed)           0.286    -0.134    nolabel_line30/cnt_reg[0]
    SLICE_X1Y91          LUT2 (Prop_lut2_I0_O)        0.044    -0.090 r  nolabel_line30/cnt[0]_i_3/O
                         net (fo=1, routed)           0.000    -0.090    nolabel_line30/cnt[0]_i_3_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.097     0.007 r  nolabel_line30/cnt_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.007    nolabel_line30/cnt_reg[0]_i_1_n_6
    SLICE_X1Y91          FDCE                                         r  nolabel_line30/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line29/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line29/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line29/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line29/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line29/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line29/inst/clkout1_buf/O
                         net (fo=43, routed)          0.876    -0.797    nolabel_line30/clk_out1
    SLICE_X1Y91          FDCE                                         r  nolabel_line30/cnt_reg[1]/C
                         clock pessimism              0.236    -0.561    
                         clock uncertainty            0.318    -0.244    
    SLICE_X1Y91          FDCE (Hold_fdce_C_D)         0.105    -0.139    nolabel_line30/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.139    
                         arrival time                           0.007    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 nolabel_line30/cnt_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line30/cnt_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.580ns  (logic 0.338ns (58.241%)  route 0.242ns (41.759%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line29/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line29/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line29/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line29/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line29/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line29/inst/clkout1_buf/O
                         net (fo=43, routed)          0.604    -0.560    nolabel_line30/clk_out1
    SLICE_X1Y94          FDCE                                         r  nolabel_line30/cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y94          FDCE (Prop_fdce_C_Q)         0.141    -0.419 r  nolabel_line30/cnt_reg[13]/Q
                         net (fo=3, routed)           0.242    -0.177    nolabel_line30/cnt_reg[13]
    SLICE_X1Y94          LUT2 (Prop_lut2_I0_O)        0.045    -0.132 r  nolabel_line30/cnt[12]_i_4/O
                         net (fo=1, routed)           0.000    -0.132    nolabel_line30/cnt[12]_i_4_n_0
    SLICE_X1Y94          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.152     0.020 r  nolabel_line30/cnt_reg[12]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     0.020    nolabel_line30/cnt_reg[12]_i_1__0_n_5
    SLICE_X1Y94          FDCE                                         r  nolabel_line30/cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line29/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line29/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line29/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line29/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line29/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line29/inst/clkout1_buf/O
                         net (fo=43, routed)          0.877    -0.796    nolabel_line30/clk_out1
    SLICE_X1Y94          FDCE                                         r  nolabel_line30/cnt_reg[14]/C
                         clock pessimism              0.236    -0.560    
                         clock uncertainty            0.318    -0.243    
    SLICE_X1Y94          FDCE (Hold_fdce_C_D)         0.105    -0.138    nolabel_line30/cnt_reg[14]
  -------------------------------------------------------------------
                         required time                          0.138    
                         arrival time                           0.020    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 nolabel_line30/cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line30/cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.595ns  (logic 0.249ns (41.882%)  route 0.346ns (58.118%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line29/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line29/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line29/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line29/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line29/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line29/inst/clkout1_buf/O
                         net (fo=43, routed)          0.603    -0.561    nolabel_line30/clk_out1
    SLICE_X1Y91          FDCE                                         r  nolabel_line30/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDCE (Prop_fdce_C_Q)         0.141    -0.420 r  nolabel_line30/cnt_reg[3]/Q
                         net (fo=2, routed)           0.346    -0.075    nolabel_line30/cnt_reg[3]
    SLICE_X1Y91          LUT2 (Prop_lut2_I0_O)        0.045    -0.030 r  nolabel_line30/cnt[0]_i_4/O
                         net (fo=1, routed)           0.000    -0.030    nolabel_line30/cnt[0]_i_4_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.033 r  nolabel_line30/cnt_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.033    nolabel_line30/cnt_reg[0]_i_1_n_4
    SLICE_X1Y91          FDCE                                         r  nolabel_line30/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line29/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line29/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line29/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line29/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line29/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line29/inst/clkout1_buf/O
                         net (fo=43, routed)          0.876    -0.797    nolabel_line30/clk_out1
    SLICE_X1Y91          FDCE                                         r  nolabel_line30/cnt_reg[3]/C
                         clock pessimism              0.236    -0.561    
                         clock uncertainty            0.318    -0.244    
    SLICE_X1Y91          FDCE (Hold_fdce_C_D)         0.105    -0.139    nolabel_line30/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.139    
                         arrival time                           0.033    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 nolabel_line30/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line30/cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.596ns  (logic 0.310ns (51.989%)  route 0.286ns (48.011%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line29/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line29/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line29/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line29/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line29/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line29/inst/clkout1_buf/O
                         net (fo=43, routed)          0.603    -0.561    nolabel_line30/clk_out1
    SLICE_X1Y91          FDCE                                         r  nolabel_line30/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDCE (Prop_fdce_C_Q)         0.141    -0.420 r  nolabel_line30/cnt_reg[0]/Q
                         net (fo=3, routed)           0.286    -0.134    nolabel_line30/cnt_reg[0]
    SLICE_X1Y91          LUT2 (Prop_lut2_I0_O)        0.044    -0.090 r  nolabel_line30/cnt[0]_i_3/O
                         net (fo=1, routed)           0.000    -0.090    nolabel_line30/cnt[0]_i_3_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.125     0.035 r  nolabel_line30/cnt_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.035    nolabel_line30/cnt_reg[0]_i_1_n_5
    SLICE_X1Y91          FDCE                                         r  nolabel_line30/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line29/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line29/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line29/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line29/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line29/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line29/inst/clkout1_buf/O
                         net (fo=43, routed)          0.876    -0.797    nolabel_line30/clk_out1
    SLICE_X1Y91          FDCE                                         r  nolabel_line30/cnt_reg[2]/C
                         clock pessimism              0.236    -0.561    
                         clock uncertainty            0.318    -0.244    
    SLICE_X1Y91          FDCE (Hold_fdce_C_D)         0.105    -0.139    nolabel_line30/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.139    
                         arrival time                           0.035    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 nolabel_line30/cnt_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line30/cnt_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.600ns  (logic 0.358ns (59.633%)  route 0.242ns (40.367%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line29/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line29/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line29/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line29/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line29/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line29/inst/clkout1_buf/O
                         net (fo=43, routed)          0.604    -0.560    nolabel_line30/clk_out1
    SLICE_X1Y94          FDCE                                         r  nolabel_line30/cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y94          FDCE (Prop_fdce_C_Q)         0.141    -0.419 r  nolabel_line30/cnt_reg[13]/Q
                         net (fo=3, routed)           0.242    -0.177    nolabel_line30/cnt_reg[13]
    SLICE_X1Y94          LUT2 (Prop_lut2_I0_O)        0.045    -0.132 r  nolabel_line30/cnt[12]_i_4/O
                         net (fo=1, routed)           0.000    -0.132    nolabel_line30/cnt[12]_i_4_n_0
    SLICE_X1Y94          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.172     0.040 r  nolabel_line30/cnt_reg[12]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     0.040    nolabel_line30/cnt_reg[12]_i_1__0_n_4
    SLICE_X1Y94          FDCE                                         r  nolabel_line30/cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line29/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line29/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line29/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line29/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line29/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line29/inst/clkout1_buf/O
                         net (fo=43, routed)          0.877    -0.796    nolabel_line30/clk_out1
    SLICE_X1Y94          FDCE                                         r  nolabel_line30/cnt_reg[15]/C
                         clock pessimism              0.236    -0.560    
                         clock uncertainty            0.318    -0.243    
    SLICE_X1Y94          FDCE (Hold_fdce_C_D)         0.105    -0.138    nolabel_line30/cnt_reg[15]
  -------------------------------------------------------------------
                         required time                          0.138    
                         arrival time                           0.040    
  -------------------------------------------------------------------
                         slack                                  0.178    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack      194.660ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.071ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             194.660ns  (required time - arrival time)
  Source:                 nolabel_line30/cnt_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line30/cnt_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.800ns  (logic 1.834ns (38.210%)  route 2.966ns (61.790%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 198.585 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line29/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line29/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line29/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line29/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line29/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line29/inst/clkout1_buf/O
                         net (fo=43, routed)          1.725    -0.815    nolabel_line30/clk_out1
    SLICE_X1Y94          FDCE                                         r  nolabel_line30/cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y94          FDCE (Prop_fdce_C_Q)         0.456    -0.359 f  nolabel_line30/cnt_reg[12]/Q
                         net (fo=3, routed)           1.253     0.894    nolabel_line30/cnt_reg[12]
    SLICE_X0Y93          LUT4 (Prop_lut4_I1_O)        0.124     1.018 f  nolabel_line30/CLOCK1_i_5/O
                         net (fo=2, routed)           0.679     1.697    nolabel_line30/CLOCK1_i_5_n_0
    SLICE_X0Y93          LUT6 (Prop_lut6_I4_O)        0.124     1.821 f  nolabel_line30/cnt[0]_i_8/O
                         net (fo=20, routed)          1.034     2.855    nolabel_line30/cnt[0]_i_8_n_0
    SLICE_X1Y91          LUT2 (Prop_lut2_I1_O)        0.124     2.979 r  nolabel_line30/cnt[0]_i_6/O
                         net (fo=1, routed)           0.000     2.979    nolabel_line30/cnt[0]_i_6_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.529 r  nolabel_line30/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.529    nolabel_line30/cnt_reg[0]_i_1_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.643 r  nolabel_line30/cnt_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     3.643    nolabel_line30/cnt_reg[4]_i_1__0_n_0
    SLICE_X1Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.757 r  nolabel_line30/cnt_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     3.757    nolabel_line30/cnt_reg[8]_i_1__0_n_0
    SLICE_X1Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.871 r  nolabel_line30/cnt_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     3.871    nolabel_line30/cnt_reg[12]_i_1__0_n_0
    SLICE_X1Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.985 r  nolabel_line30/cnt_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     3.985    nolabel_line30/cnt_reg[16]_i_1__0_n_0
    SLICE_X1Y95          FDCE                                         r  nolabel_line30/cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line29/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line29/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line29/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line29/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line29/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line29/inst/clkout1_buf/O
                         net (fo=43, routed)          1.605   198.585    nolabel_line30/clk_out1
    SLICE_X1Y95          FDCE                                         r  nolabel_line30/cnt_reg[19]/C
                         clock pessimism              0.575   199.160    
                         clock uncertainty           -0.318   198.843    
    SLICE_X1Y95          FDCE (Setup_fdce_C_D)       -0.198   198.645    nolabel_line30/cnt_reg[19]
  -------------------------------------------------------------------
                         required time                        198.645    
                         arrival time                          -3.985    
  -------------------------------------------------------------------
                         slack                                194.660    

Slack (MET) :             194.700ns  (required time - arrival time)
  Source:                 nolabel_line30/cnt_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line30/cnt_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.020ns  (logic 2.054ns (40.918%)  route 2.966ns (59.082%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 198.585 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line29/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line29/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line29/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line29/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line29/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line29/inst/clkout1_buf/O
                         net (fo=43, routed)          1.725    -0.815    nolabel_line30/clk_out1
    SLICE_X1Y94          FDCE                                         r  nolabel_line30/cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y94          FDCE (Prop_fdce_C_Q)         0.456    -0.359 f  nolabel_line30/cnt_reg[12]/Q
                         net (fo=3, routed)           1.253     0.894    nolabel_line30/cnt_reg[12]
    SLICE_X0Y93          LUT4 (Prop_lut4_I1_O)        0.124     1.018 f  nolabel_line30/CLOCK1_i_5/O
                         net (fo=2, routed)           0.679     1.697    nolabel_line30/CLOCK1_i_5_n_0
    SLICE_X0Y93          LUT6 (Prop_lut6_I4_O)        0.124     1.821 f  nolabel_line30/cnt[0]_i_8/O
                         net (fo=20, routed)          1.034     2.855    nolabel_line30/cnt[0]_i_8_n_0
    SLICE_X1Y91          LUT2 (Prop_lut2_I1_O)        0.124     2.979 r  nolabel_line30/cnt[0]_i_6/O
                         net (fo=1, routed)           0.000     2.979    nolabel_line30/cnt[0]_i_6_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.529 r  nolabel_line30/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.529    nolabel_line30/cnt_reg[0]_i_1_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.643 r  nolabel_line30/cnt_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     3.643    nolabel_line30/cnt_reg[4]_i_1__0_n_0
    SLICE_X1Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.757 r  nolabel_line30/cnt_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     3.757    nolabel_line30/cnt_reg[8]_i_1__0_n_0
    SLICE_X1Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.871 r  nolabel_line30/cnt_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     3.871    nolabel_line30/cnt_reg[12]_i_1__0_n_0
    SLICE_X1Y95          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.205 r  nolabel_line30/cnt_reg[16]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     4.205    nolabel_line30/cnt_reg[16]_i_1__0_n_6
    SLICE_X1Y95          FDCE                                         r  nolabel_line30/cnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line29/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line29/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line29/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line29/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line29/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line29/inst/clkout1_buf/O
                         net (fo=43, routed)          1.605   198.585    nolabel_line30/clk_out1
    SLICE_X1Y95          FDCE                                         r  nolabel_line30/cnt_reg[17]/C
                         clock pessimism              0.575   199.160    
                         clock uncertainty           -0.318   198.843    
    SLICE_X1Y95          FDCE (Setup_fdce_C_D)        0.062   198.905    nolabel_line30/cnt_reg[17]
  -------------------------------------------------------------------
                         required time                        198.905    
                         arrival time                          -4.205    
  -------------------------------------------------------------------
                         slack                                194.700    

Slack (MET) :             194.795ns  (required time - arrival time)
  Source:                 nolabel_line30/cnt_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line30/cnt_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.925ns  (logic 1.959ns (39.779%)  route 2.966ns (60.221%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 198.585 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line29/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line29/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line29/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line29/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line29/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line29/inst/clkout1_buf/O
                         net (fo=43, routed)          1.725    -0.815    nolabel_line30/clk_out1
    SLICE_X1Y94          FDCE                                         r  nolabel_line30/cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y94          FDCE (Prop_fdce_C_Q)         0.456    -0.359 f  nolabel_line30/cnt_reg[12]/Q
                         net (fo=3, routed)           1.253     0.894    nolabel_line30/cnt_reg[12]
    SLICE_X0Y93          LUT4 (Prop_lut4_I1_O)        0.124     1.018 f  nolabel_line30/CLOCK1_i_5/O
                         net (fo=2, routed)           0.679     1.697    nolabel_line30/CLOCK1_i_5_n_0
    SLICE_X0Y93          LUT6 (Prop_lut6_I4_O)        0.124     1.821 f  nolabel_line30/cnt[0]_i_8/O
                         net (fo=20, routed)          1.034     2.855    nolabel_line30/cnt[0]_i_8_n_0
    SLICE_X1Y91          LUT2 (Prop_lut2_I1_O)        0.124     2.979 r  nolabel_line30/cnt[0]_i_6/O
                         net (fo=1, routed)           0.000     2.979    nolabel_line30/cnt[0]_i_6_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.529 r  nolabel_line30/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.529    nolabel_line30/cnt_reg[0]_i_1_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.643 r  nolabel_line30/cnt_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     3.643    nolabel_line30/cnt_reg[4]_i_1__0_n_0
    SLICE_X1Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.757 r  nolabel_line30/cnt_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     3.757    nolabel_line30/cnt_reg[8]_i_1__0_n_0
    SLICE_X1Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.871 r  nolabel_line30/cnt_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     3.871    nolabel_line30/cnt_reg[12]_i_1__0_n_0
    SLICE_X1Y95          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.110 r  nolabel_line30/cnt_reg[16]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     4.110    nolabel_line30/cnt_reg[16]_i_1__0_n_5
    SLICE_X1Y95          FDCE                                         r  nolabel_line30/cnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line29/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line29/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line29/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line29/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line29/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line29/inst/clkout1_buf/O
                         net (fo=43, routed)          1.605   198.585    nolabel_line30/clk_out1
    SLICE_X1Y95          FDCE                                         r  nolabel_line30/cnt_reg[18]/C
                         clock pessimism              0.575   199.160    
                         clock uncertainty           -0.318   198.843    
    SLICE_X1Y95          FDCE (Setup_fdce_C_D)        0.062   198.905    nolabel_line30/cnt_reg[18]
  -------------------------------------------------------------------
                         required time                        198.905    
                         arrival time                          -4.110    
  -------------------------------------------------------------------
                         slack                                194.795    

Slack (MET) :             194.811ns  (required time - arrival time)
  Source:                 nolabel_line30/cnt_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line30/cnt_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.909ns  (logic 1.943ns (39.582%)  route 2.966ns (60.418%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 198.585 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line29/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line29/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line29/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line29/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line29/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line29/inst/clkout1_buf/O
                         net (fo=43, routed)          1.725    -0.815    nolabel_line30/clk_out1
    SLICE_X1Y94          FDCE                                         r  nolabel_line30/cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y94          FDCE (Prop_fdce_C_Q)         0.456    -0.359 f  nolabel_line30/cnt_reg[12]/Q
                         net (fo=3, routed)           1.253     0.894    nolabel_line30/cnt_reg[12]
    SLICE_X0Y93          LUT4 (Prop_lut4_I1_O)        0.124     1.018 f  nolabel_line30/CLOCK1_i_5/O
                         net (fo=2, routed)           0.679     1.697    nolabel_line30/CLOCK1_i_5_n_0
    SLICE_X0Y93          LUT6 (Prop_lut6_I4_O)        0.124     1.821 f  nolabel_line30/cnt[0]_i_8/O
                         net (fo=20, routed)          1.034     2.855    nolabel_line30/cnt[0]_i_8_n_0
    SLICE_X1Y91          LUT2 (Prop_lut2_I1_O)        0.124     2.979 r  nolabel_line30/cnt[0]_i_6/O
                         net (fo=1, routed)           0.000     2.979    nolabel_line30/cnt[0]_i_6_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.529 r  nolabel_line30/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.529    nolabel_line30/cnt_reg[0]_i_1_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.643 r  nolabel_line30/cnt_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     3.643    nolabel_line30/cnt_reg[4]_i_1__0_n_0
    SLICE_X1Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.757 r  nolabel_line30/cnt_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     3.757    nolabel_line30/cnt_reg[8]_i_1__0_n_0
    SLICE_X1Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.871 r  nolabel_line30/cnt_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     3.871    nolabel_line30/cnt_reg[12]_i_1__0_n_0
    SLICE_X1Y95          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     4.094 r  nolabel_line30/cnt_reg[16]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     4.094    nolabel_line30/cnt_reg[16]_i_1__0_n_7
    SLICE_X1Y95          FDCE                                         r  nolabel_line30/cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line29/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line29/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line29/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line29/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line29/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line29/inst/clkout1_buf/O
                         net (fo=43, routed)          1.605   198.585    nolabel_line30/clk_out1
    SLICE_X1Y95          FDCE                                         r  nolabel_line30/cnt_reg[16]/C
                         clock pessimism              0.575   199.160    
                         clock uncertainty           -0.318   198.843    
    SLICE_X1Y95          FDCE (Setup_fdce_C_D)        0.062   198.905    nolabel_line30/cnt_reg[16]
  -------------------------------------------------------------------
                         required time                        198.905    
                         arrival time                          -4.094    
  -------------------------------------------------------------------
                         slack                                194.811    

Slack (MET) :             194.839ns  (required time - arrival time)
  Source:                 nolabel_line30/cnt_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line30/cnt_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.906ns  (logic 1.940ns (39.545%)  route 2.966ns (60.455%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 198.585 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line29/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line29/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line29/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line29/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line29/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line29/inst/clkout1_buf/O
                         net (fo=43, routed)          1.725    -0.815    nolabel_line30/clk_out1
    SLICE_X1Y94          FDCE                                         r  nolabel_line30/cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y94          FDCE (Prop_fdce_C_Q)         0.456    -0.359 f  nolabel_line30/cnt_reg[12]/Q
                         net (fo=3, routed)           1.253     0.894    nolabel_line30/cnt_reg[12]
    SLICE_X0Y93          LUT4 (Prop_lut4_I1_O)        0.124     1.018 f  nolabel_line30/CLOCK1_i_5/O
                         net (fo=2, routed)           0.679     1.697    nolabel_line30/CLOCK1_i_5_n_0
    SLICE_X0Y93          LUT6 (Prop_lut6_I4_O)        0.124     1.821 f  nolabel_line30/cnt[0]_i_8/O
                         net (fo=20, routed)          1.034     2.855    nolabel_line30/cnt[0]_i_8_n_0
    SLICE_X1Y91          LUT2 (Prop_lut2_I1_O)        0.124     2.979 r  nolabel_line30/cnt[0]_i_6/O
                         net (fo=1, routed)           0.000     2.979    nolabel_line30/cnt[0]_i_6_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.529 r  nolabel_line30/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.529    nolabel_line30/cnt_reg[0]_i_1_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.643 r  nolabel_line30/cnt_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     3.643    nolabel_line30/cnt_reg[4]_i_1__0_n_0
    SLICE_X1Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.757 r  nolabel_line30/cnt_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     3.757    nolabel_line30/cnt_reg[8]_i_1__0_n_0
    SLICE_X1Y94          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.091 r  nolabel_line30/cnt_reg[12]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     4.091    nolabel_line30/cnt_reg[12]_i_1__0_n_6
    SLICE_X1Y94          FDCE                                         r  nolabel_line30/cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line29/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line29/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line29/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line29/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line29/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line29/inst/clkout1_buf/O
                         net (fo=43, routed)          1.605   198.585    nolabel_line30/clk_out1
    SLICE_X1Y94          FDCE                                         r  nolabel_line30/cnt_reg[13]/C
                         clock pessimism              0.600   199.185    
                         clock uncertainty           -0.318   198.868    
    SLICE_X1Y94          FDCE (Setup_fdce_C_D)        0.062   198.930    nolabel_line30/cnt_reg[13]
  -------------------------------------------------------------------
                         required time                        198.930    
                         arrival time                          -4.091    
  -------------------------------------------------------------------
                         slack                                194.839    

Slack (MET) :             194.860ns  (required time - arrival time)
  Source:                 nolabel_line30/cnt_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line30/cnt_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.885ns  (logic 1.919ns (39.285%)  route 2.966ns (60.715%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 198.585 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line29/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line29/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line29/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line29/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line29/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line29/inst/clkout1_buf/O
                         net (fo=43, routed)          1.725    -0.815    nolabel_line30/clk_out1
    SLICE_X1Y94          FDCE                                         r  nolabel_line30/cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y94          FDCE (Prop_fdce_C_Q)         0.456    -0.359 f  nolabel_line30/cnt_reg[12]/Q
                         net (fo=3, routed)           1.253     0.894    nolabel_line30/cnt_reg[12]
    SLICE_X0Y93          LUT4 (Prop_lut4_I1_O)        0.124     1.018 f  nolabel_line30/CLOCK1_i_5/O
                         net (fo=2, routed)           0.679     1.697    nolabel_line30/CLOCK1_i_5_n_0
    SLICE_X0Y93          LUT6 (Prop_lut6_I4_O)        0.124     1.821 f  nolabel_line30/cnt[0]_i_8/O
                         net (fo=20, routed)          1.034     2.855    nolabel_line30/cnt[0]_i_8_n_0
    SLICE_X1Y91          LUT2 (Prop_lut2_I1_O)        0.124     2.979 r  nolabel_line30/cnt[0]_i_6/O
                         net (fo=1, routed)           0.000     2.979    nolabel_line30/cnt[0]_i_6_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.529 r  nolabel_line30/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.529    nolabel_line30/cnt_reg[0]_i_1_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.643 r  nolabel_line30/cnt_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     3.643    nolabel_line30/cnt_reg[4]_i_1__0_n_0
    SLICE_X1Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.757 r  nolabel_line30/cnt_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     3.757    nolabel_line30/cnt_reg[8]_i_1__0_n_0
    SLICE_X1Y94          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.070 r  nolabel_line30/cnt_reg[12]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     4.070    nolabel_line30/cnt_reg[12]_i_1__0_n_4
    SLICE_X1Y94          FDCE                                         r  nolabel_line30/cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line29/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line29/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line29/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line29/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line29/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line29/inst/clkout1_buf/O
                         net (fo=43, routed)          1.605   198.585    nolabel_line30/clk_out1
    SLICE_X1Y94          FDCE                                         r  nolabel_line30/cnt_reg[15]/C
                         clock pessimism              0.600   199.185    
                         clock uncertainty           -0.318   198.868    
    SLICE_X1Y94          FDCE (Setup_fdce_C_D)        0.062   198.930    nolabel_line30/cnt_reg[15]
  -------------------------------------------------------------------
                         required time                        198.930    
                         arrival time                          -4.070    
  -------------------------------------------------------------------
                         slack                                194.860    

Slack (MET) :             194.928ns  (required time - arrival time)
  Source:                 nolabel_line30/cnt_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line30/cnt_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.792ns  (logic 1.826ns (38.107%)  route 2.966ns (61.893%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 198.585 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line29/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line29/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line29/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line29/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line29/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line29/inst/clkout1_buf/O
                         net (fo=43, routed)          1.725    -0.815    nolabel_line30/clk_out1
    SLICE_X1Y94          FDCE                                         r  nolabel_line30/cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y94          FDCE (Prop_fdce_C_Q)         0.456    -0.359 f  nolabel_line30/cnt_reg[12]/Q
                         net (fo=3, routed)           1.253     0.894    nolabel_line30/cnt_reg[12]
    SLICE_X0Y93          LUT4 (Prop_lut4_I1_O)        0.124     1.018 f  nolabel_line30/CLOCK1_i_5/O
                         net (fo=2, routed)           0.679     1.697    nolabel_line30/CLOCK1_i_5_n_0
    SLICE_X0Y93          LUT6 (Prop_lut6_I4_O)        0.124     1.821 f  nolabel_line30/cnt[0]_i_8/O
                         net (fo=20, routed)          1.034     2.855    nolabel_line30/cnt[0]_i_8_n_0
    SLICE_X1Y91          LUT2 (Prop_lut2_I1_O)        0.124     2.979 r  nolabel_line30/cnt[0]_i_6/O
                         net (fo=1, routed)           0.000     2.979    nolabel_line30/cnt[0]_i_6_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.529 r  nolabel_line30/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.529    nolabel_line30/cnt_reg[0]_i_1_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.643 r  nolabel_line30/cnt_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     3.643    nolabel_line30/cnt_reg[4]_i_1__0_n_0
    SLICE_X1Y93          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.977 r  nolabel_line30/cnt_reg[8]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     3.977    nolabel_line30/cnt_reg[8]_i_1__0_n_6
    SLICE_X1Y93          FDCE                                         r  nolabel_line30/cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line29/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line29/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line29/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line29/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line29/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line29/inst/clkout1_buf/O
                         net (fo=43, routed)          1.605   198.585    nolabel_line30/clk_out1
    SLICE_X1Y93          FDCE                                         r  nolabel_line30/cnt_reg[9]/C
                         clock pessimism              0.575   199.160    
                         clock uncertainty           -0.318   198.843    
    SLICE_X1Y93          FDCE (Setup_fdce_C_D)        0.062   198.905    nolabel_line30/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                        198.905    
                         arrival time                          -3.977    
  -------------------------------------------------------------------
                         slack                                194.928    

Slack (MET) :             194.934ns  (required time - arrival time)
  Source:                 nolabel_line30/cnt_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line30/cnt_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.811ns  (logic 1.845ns (38.351%)  route 2.966ns (61.649%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 198.585 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line29/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line29/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line29/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line29/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line29/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line29/inst/clkout1_buf/O
                         net (fo=43, routed)          1.725    -0.815    nolabel_line30/clk_out1
    SLICE_X1Y94          FDCE                                         r  nolabel_line30/cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y94          FDCE (Prop_fdce_C_Q)         0.456    -0.359 f  nolabel_line30/cnt_reg[12]/Q
                         net (fo=3, routed)           1.253     0.894    nolabel_line30/cnt_reg[12]
    SLICE_X0Y93          LUT4 (Prop_lut4_I1_O)        0.124     1.018 f  nolabel_line30/CLOCK1_i_5/O
                         net (fo=2, routed)           0.679     1.697    nolabel_line30/CLOCK1_i_5_n_0
    SLICE_X0Y93          LUT6 (Prop_lut6_I4_O)        0.124     1.821 f  nolabel_line30/cnt[0]_i_8/O
                         net (fo=20, routed)          1.034     2.855    nolabel_line30/cnt[0]_i_8_n_0
    SLICE_X1Y91          LUT2 (Prop_lut2_I1_O)        0.124     2.979 r  nolabel_line30/cnt[0]_i_6/O
                         net (fo=1, routed)           0.000     2.979    nolabel_line30/cnt[0]_i_6_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.529 r  nolabel_line30/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.529    nolabel_line30/cnt_reg[0]_i_1_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.643 r  nolabel_line30/cnt_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     3.643    nolabel_line30/cnt_reg[4]_i_1__0_n_0
    SLICE_X1Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.757 r  nolabel_line30/cnt_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     3.757    nolabel_line30/cnt_reg[8]_i_1__0_n_0
    SLICE_X1Y94          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.996 r  nolabel_line30/cnt_reg[12]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     3.996    nolabel_line30/cnt_reg[12]_i_1__0_n_5
    SLICE_X1Y94          FDCE                                         r  nolabel_line30/cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line29/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line29/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line29/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line29/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line29/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line29/inst/clkout1_buf/O
                         net (fo=43, routed)          1.605   198.585    nolabel_line30/clk_out1
    SLICE_X1Y94          FDCE                                         r  nolabel_line30/cnt_reg[14]/C
                         clock pessimism              0.600   199.185    
                         clock uncertainty           -0.318   198.868    
    SLICE_X1Y94          FDCE (Setup_fdce_C_D)        0.062   198.930    nolabel_line30/cnt_reg[14]
  -------------------------------------------------------------------
                         required time                        198.930    
                         arrival time                          -3.996    
  -------------------------------------------------------------------
                         slack                                194.934    

Slack (MET) :             194.949ns  (required time - arrival time)
  Source:                 nolabel_line30/cnt_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line30/cnt_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.771ns  (logic 1.805ns (37.835%)  route 2.966ns (62.165%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 198.585 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line29/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line29/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line29/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line29/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line29/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line29/inst/clkout1_buf/O
                         net (fo=43, routed)          1.725    -0.815    nolabel_line30/clk_out1
    SLICE_X1Y94          FDCE                                         r  nolabel_line30/cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y94          FDCE (Prop_fdce_C_Q)         0.456    -0.359 f  nolabel_line30/cnt_reg[12]/Q
                         net (fo=3, routed)           1.253     0.894    nolabel_line30/cnt_reg[12]
    SLICE_X0Y93          LUT4 (Prop_lut4_I1_O)        0.124     1.018 f  nolabel_line30/CLOCK1_i_5/O
                         net (fo=2, routed)           0.679     1.697    nolabel_line30/CLOCK1_i_5_n_0
    SLICE_X0Y93          LUT6 (Prop_lut6_I4_O)        0.124     1.821 f  nolabel_line30/cnt[0]_i_8/O
                         net (fo=20, routed)          1.034     2.855    nolabel_line30/cnt[0]_i_8_n_0
    SLICE_X1Y91          LUT2 (Prop_lut2_I1_O)        0.124     2.979 r  nolabel_line30/cnt[0]_i_6/O
                         net (fo=1, routed)           0.000     2.979    nolabel_line30/cnt[0]_i_6_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.529 r  nolabel_line30/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.529    nolabel_line30/cnt_reg[0]_i_1_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.643 r  nolabel_line30/cnt_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     3.643    nolabel_line30/cnt_reg[4]_i_1__0_n_0
    SLICE_X1Y93          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.956 r  nolabel_line30/cnt_reg[8]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     3.956    nolabel_line30/cnt_reg[8]_i_1__0_n_4
    SLICE_X1Y93          FDCE                                         r  nolabel_line30/cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line29/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line29/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line29/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line29/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line29/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line29/inst/clkout1_buf/O
                         net (fo=43, routed)          1.605   198.585    nolabel_line30/clk_out1
    SLICE_X1Y93          FDCE                                         r  nolabel_line30/cnt_reg[11]/C
                         clock pessimism              0.575   199.160    
                         clock uncertainty           -0.318   198.843    
    SLICE_X1Y93          FDCE (Setup_fdce_C_D)        0.062   198.905    nolabel_line30/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                        198.905    
                         arrival time                          -3.956    
  -------------------------------------------------------------------
                         slack                                194.949    

Slack (MET) :             194.950ns  (required time - arrival time)
  Source:                 nolabel_line30/cnt_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line30/cnt_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.795ns  (logic 1.829ns (38.146%)  route 2.966ns (61.854%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 198.585 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line29/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line29/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line29/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line29/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line29/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line29/inst/clkout1_buf/O
                         net (fo=43, routed)          1.725    -0.815    nolabel_line30/clk_out1
    SLICE_X1Y94          FDCE                                         r  nolabel_line30/cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y94          FDCE (Prop_fdce_C_Q)         0.456    -0.359 f  nolabel_line30/cnt_reg[12]/Q
                         net (fo=3, routed)           1.253     0.894    nolabel_line30/cnt_reg[12]
    SLICE_X0Y93          LUT4 (Prop_lut4_I1_O)        0.124     1.018 f  nolabel_line30/CLOCK1_i_5/O
                         net (fo=2, routed)           0.679     1.697    nolabel_line30/CLOCK1_i_5_n_0
    SLICE_X0Y93          LUT6 (Prop_lut6_I4_O)        0.124     1.821 f  nolabel_line30/cnt[0]_i_8/O
                         net (fo=20, routed)          1.034     2.855    nolabel_line30/cnt[0]_i_8_n_0
    SLICE_X1Y91          LUT2 (Prop_lut2_I1_O)        0.124     2.979 r  nolabel_line30/cnt[0]_i_6/O
                         net (fo=1, routed)           0.000     2.979    nolabel_line30/cnt[0]_i_6_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.529 r  nolabel_line30/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.529    nolabel_line30/cnt_reg[0]_i_1_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.643 r  nolabel_line30/cnt_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     3.643    nolabel_line30/cnt_reg[4]_i_1__0_n_0
    SLICE_X1Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.757 r  nolabel_line30/cnt_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     3.757    nolabel_line30/cnt_reg[8]_i_1__0_n_0
    SLICE_X1Y94          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     3.980 r  nolabel_line30/cnt_reg[12]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     3.980    nolabel_line30/cnt_reg[12]_i_1__0_n_7
    SLICE_X1Y94          FDCE                                         r  nolabel_line30/cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line29/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line29/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line29/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line29/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line29/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line29/inst/clkout1_buf/O
                         net (fo=43, routed)          1.605   198.585    nolabel_line30/clk_out1
    SLICE_X1Y94          FDCE                                         r  nolabel_line30/cnt_reg[12]/C
                         clock pessimism              0.600   199.185    
                         clock uncertainty           -0.318   198.868    
    SLICE_X1Y94          FDCE (Setup_fdce_C_D)        0.062   198.930    nolabel_line30/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                        198.930    
                         arrival time                          -3.980    
  -------------------------------------------------------------------
                         slack                                194.950    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 nolabel_line30/cnt_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line30/cnt_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.251ns (50.877%)  route 0.242ns (49.123%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line29/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line29/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line29/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line29/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line29/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line29/inst/clkout1_buf/O
                         net (fo=43, routed)          0.604    -0.560    nolabel_line30/clk_out1
    SLICE_X1Y94          FDCE                                         r  nolabel_line30/cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y94          FDCE (Prop_fdce_C_Q)         0.141    -0.419 r  nolabel_line30/cnt_reg[13]/Q
                         net (fo=3, routed)           0.242    -0.177    nolabel_line30/cnt_reg[13]
    SLICE_X1Y94          LUT2 (Prop_lut2_I0_O)        0.045    -0.132 r  nolabel_line30/cnt[12]_i_4/O
                         net (fo=1, routed)           0.000    -0.132    nolabel_line30/cnt[12]_i_4_n_0
    SLICE_X1Y94          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065    -0.067 r  nolabel_line30/cnt_reg[12]_i_1__0/O[1]
                         net (fo=1, routed)           0.000    -0.067    nolabel_line30/cnt_reg[12]_i_1__0_n_6
    SLICE_X1Y94          FDCE                                         r  nolabel_line30/cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line29/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line29/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line29/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line29/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line29/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line29/inst/clkout1_buf/O
                         net (fo=43, routed)          0.877    -0.796    nolabel_line30/clk_out1
    SLICE_X1Y94          FDCE                                         r  nolabel_line30/cnt_reg[13]/C
                         clock pessimism              0.236    -0.560    
                         clock uncertainty            0.318    -0.243    
    SLICE_X1Y94          FDCE (Hold_fdce_C_D)         0.105    -0.138    nolabel_line30/cnt_reg[13]
  -------------------------------------------------------------------
                         required time                          0.138    
                         arrival time                          -0.067    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 nolabel_line36/cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line36/pulse_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.587ns  (logic 0.279ns (47.534%)  route 0.308ns (52.466%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line29/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line29/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line29/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line29/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line29/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line29/inst/clkout1_buf/O
                         net (fo=43, routed)          0.602    -0.562    nolabel_line36/clk_out1
    SLICE_X5Y91          FDRE                                         r  nolabel_line36/cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y91          FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  nolabel_line36/cnt_reg[9]/Q
                         net (fo=3, routed)           0.082    -0.340    nolabel_line36/cnt_reg[9]
    SLICE_X4Y91          LUT5 (Prop_lut5_I3_O)        0.045    -0.295 r  nolabel_line36/cnt[0]_i_5__0/O
                         net (fo=1, routed)           0.059    -0.236    nolabel_line36/cnt[0]_i_5__0_n_0
    SLICE_X4Y91          LUT6 (Prop_lut6_I4_O)        0.045    -0.191 r  nolabel_line36/cnt[0]_i_1/O
                         net (fo=23, routed)          0.168    -0.023    nolabel_line36/cnt[0]_i_1_n_0
    SLICE_X2Y92          LUT3 (Prop_lut3_I1_O)        0.048     0.025 r  nolabel_line36/pulse[1]_i_1/O
                         net (fo=1, routed)           0.000     0.025    nolabel_line36/pulse[1]_i_1_n_0
    SLICE_X2Y92          FDRE                                         r  nolabel_line36/pulse_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line29/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line29/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line29/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line29/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line29/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line29/inst/clkout1_buf/O
                         net (fo=43, routed)          0.876    -0.797    nolabel_line36/clk_out1
    SLICE_X2Y92          FDRE                                         r  nolabel_line36/pulse_reg[1]/C
                         clock pessimism              0.275    -0.522    
                         clock uncertainty            0.318    -0.205    
    SLICE_X2Y92          FDRE (Hold_fdre_C_D)         0.131    -0.074    nolabel_line36/pulse_reg[1]
  -------------------------------------------------------------------
                         required time                          0.074    
                         arrival time                           0.025    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 nolabel_line36/cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line36/pulse_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.584ns  (logic 0.276ns (47.265%)  route 0.308ns (52.735%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line29/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line29/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line29/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line29/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line29/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line29/inst/clkout1_buf/O
                         net (fo=43, routed)          0.602    -0.562    nolabel_line36/clk_out1
    SLICE_X5Y91          FDRE                                         r  nolabel_line36/cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y91          FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  nolabel_line36/cnt_reg[9]/Q
                         net (fo=3, routed)           0.082    -0.340    nolabel_line36/cnt_reg[9]
    SLICE_X4Y91          LUT5 (Prop_lut5_I3_O)        0.045    -0.295 r  nolabel_line36/cnt[0]_i_5__0/O
                         net (fo=1, routed)           0.059    -0.236    nolabel_line36/cnt[0]_i_5__0_n_0
    SLICE_X4Y91          LUT6 (Prop_lut6_I4_O)        0.045    -0.191 r  nolabel_line36/cnt[0]_i_1/O
                         net (fo=23, routed)          0.168    -0.023    nolabel_line36/cnt[0]_i_1_n_0
    SLICE_X2Y92          LUT2 (Prop_lut2_I0_O)        0.045     0.022 r  nolabel_line36/pulse[0]_i_1/O
                         net (fo=1, routed)           0.000     0.022    nolabel_line36/pulse[0]_i_1_n_0
    SLICE_X2Y92          FDRE                                         r  nolabel_line36/pulse_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line29/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line29/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line29/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line29/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line29/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line29/inst/clkout1_buf/O
                         net (fo=43, routed)          0.876    -0.797    nolabel_line36/clk_out1
    SLICE_X2Y92          FDRE                                         r  nolabel_line36/pulse_reg[0]/C
                         clock pessimism              0.275    -0.522    
                         clock uncertainty            0.318    -0.205    
    SLICE_X2Y92          FDRE (Hold_fdre_C_D)         0.120    -0.085    nolabel_line36/pulse_reg[0]
  -------------------------------------------------------------------
                         required time                          0.085    
                         arrival time                           0.022    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 nolabel_line30/cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line30/cnt_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.532ns  (logic 0.249ns (46.845%)  route 0.283ns (53.155%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line29/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line29/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line29/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line29/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line29/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line29/inst/clkout1_buf/O
                         net (fo=43, routed)          0.604    -0.560    nolabel_line30/clk_out1
    SLICE_X1Y93          FDCE                                         r  nolabel_line30/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y93          FDCE (Prop_fdce_C_Q)         0.141    -0.419 r  nolabel_line30/cnt_reg[11]/Q
                         net (fo=4, routed)           0.283    -0.137    nolabel_line30/cnt_reg[11]
    SLICE_X1Y93          LUT2 (Prop_lut2_I0_O)        0.045    -0.092 r  nolabel_line30/cnt[8]_i_2/O
                         net (fo=1, routed)           0.000    -0.092    nolabel_line30/cnt[8]_i_2_n_0
    SLICE_X1Y93          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.029 r  nolabel_line30/cnt_reg[8]_i_1__0/O[3]
                         net (fo=1, routed)           0.000    -0.029    nolabel_line30/cnt_reg[8]_i_1__0_n_4
    SLICE_X1Y93          FDCE                                         r  nolabel_line30/cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line29/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line29/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line29/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line29/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line29/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line29/inst/clkout1_buf/O
                         net (fo=43, routed)          0.877    -0.796    nolabel_line30/clk_out1
    SLICE_X1Y93          FDCE                                         r  nolabel_line30/cnt_reg[11]/C
                         clock pessimism              0.236    -0.560    
                         clock uncertainty            0.318    -0.243    
    SLICE_X1Y93          FDCE (Hold_fdce_C_D)         0.105    -0.138    nolabel_line30/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          0.138    
                         arrival time                          -0.029    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 nolabel_line30/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line30/cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.542ns  (logic 0.256ns (47.208%)  route 0.286ns (52.792%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line29/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line29/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line29/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line29/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line29/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line29/inst/clkout1_buf/O
                         net (fo=43, routed)          0.603    -0.561    nolabel_line30/clk_out1
    SLICE_X1Y91          FDCE                                         r  nolabel_line30/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDCE (Prop_fdce_C_Q)         0.141    -0.420 f  nolabel_line30/cnt_reg[0]/Q
                         net (fo=3, routed)           0.286    -0.134    nolabel_line30/cnt_reg[0]
    SLICE_X1Y91          LUT2 (Prop_lut2_I0_O)        0.045    -0.089 r  nolabel_line30/cnt[0]_i_7__0/O
                         net (fo=1, routed)           0.000    -0.089    nolabel_line30/cnt[0]_i_7__0_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.019 r  nolabel_line30/cnt_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.019    nolabel_line30/cnt_reg[0]_i_1_n_7
    SLICE_X1Y91          FDCE                                         r  nolabel_line30/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line29/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line29/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line29/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line29/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line29/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line29/inst/clkout1_buf/O
                         net (fo=43, routed)          0.876    -0.797    nolabel_line30/clk_out1
    SLICE_X1Y91          FDCE                                         r  nolabel_line30/cnt_reg[0]/C
                         clock pessimism              0.236    -0.561    
                         clock uncertainty            0.318    -0.244    
    SLICE_X1Y91          FDCE (Hold_fdce_C_D)         0.105    -0.139    nolabel_line30/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.139    
                         arrival time                          -0.019    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 nolabel_line30/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line30/cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.568ns  (logic 0.282ns (49.624%)  route 0.286ns (50.376%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line29/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line29/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line29/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line29/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line29/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line29/inst/clkout1_buf/O
                         net (fo=43, routed)          0.603    -0.561    nolabel_line30/clk_out1
    SLICE_X1Y91          FDCE                                         r  nolabel_line30/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDCE (Prop_fdce_C_Q)         0.141    -0.420 r  nolabel_line30/cnt_reg[0]/Q
                         net (fo=3, routed)           0.286    -0.134    nolabel_line30/cnt_reg[0]
    SLICE_X1Y91          LUT2 (Prop_lut2_I0_O)        0.044    -0.090 r  nolabel_line30/cnt[0]_i_3/O
                         net (fo=1, routed)           0.000    -0.090    nolabel_line30/cnt[0]_i_3_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.097     0.007 r  nolabel_line30/cnt_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.007    nolabel_line30/cnt_reg[0]_i_1_n_6
    SLICE_X1Y91          FDCE                                         r  nolabel_line30/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line29/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line29/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line29/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line29/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line29/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line29/inst/clkout1_buf/O
                         net (fo=43, routed)          0.876    -0.797    nolabel_line30/clk_out1
    SLICE_X1Y91          FDCE                                         r  nolabel_line30/cnt_reg[1]/C
                         clock pessimism              0.236    -0.561    
                         clock uncertainty            0.318    -0.244    
    SLICE_X1Y91          FDCE (Hold_fdce_C_D)         0.105    -0.139    nolabel_line30/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.139    
                         arrival time                           0.007    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 nolabel_line30/cnt_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line30/cnt_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.580ns  (logic 0.338ns (58.241%)  route 0.242ns (41.759%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line29/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line29/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line29/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line29/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line29/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line29/inst/clkout1_buf/O
                         net (fo=43, routed)          0.604    -0.560    nolabel_line30/clk_out1
    SLICE_X1Y94          FDCE                                         r  nolabel_line30/cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y94          FDCE (Prop_fdce_C_Q)         0.141    -0.419 r  nolabel_line30/cnt_reg[13]/Q
                         net (fo=3, routed)           0.242    -0.177    nolabel_line30/cnt_reg[13]
    SLICE_X1Y94          LUT2 (Prop_lut2_I0_O)        0.045    -0.132 r  nolabel_line30/cnt[12]_i_4/O
                         net (fo=1, routed)           0.000    -0.132    nolabel_line30/cnt[12]_i_4_n_0
    SLICE_X1Y94          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.152     0.020 r  nolabel_line30/cnt_reg[12]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     0.020    nolabel_line30/cnt_reg[12]_i_1__0_n_5
    SLICE_X1Y94          FDCE                                         r  nolabel_line30/cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line29/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line29/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line29/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line29/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line29/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line29/inst/clkout1_buf/O
                         net (fo=43, routed)          0.877    -0.796    nolabel_line30/clk_out1
    SLICE_X1Y94          FDCE                                         r  nolabel_line30/cnt_reg[14]/C
                         clock pessimism              0.236    -0.560    
                         clock uncertainty            0.318    -0.243    
    SLICE_X1Y94          FDCE (Hold_fdce_C_D)         0.105    -0.138    nolabel_line30/cnt_reg[14]
  -------------------------------------------------------------------
                         required time                          0.138    
                         arrival time                           0.020    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 nolabel_line30/cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line30/cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.595ns  (logic 0.249ns (41.882%)  route 0.346ns (58.118%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line29/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line29/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line29/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line29/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line29/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line29/inst/clkout1_buf/O
                         net (fo=43, routed)          0.603    -0.561    nolabel_line30/clk_out1
    SLICE_X1Y91          FDCE                                         r  nolabel_line30/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDCE (Prop_fdce_C_Q)         0.141    -0.420 r  nolabel_line30/cnt_reg[3]/Q
                         net (fo=2, routed)           0.346    -0.075    nolabel_line30/cnt_reg[3]
    SLICE_X1Y91          LUT2 (Prop_lut2_I0_O)        0.045    -0.030 r  nolabel_line30/cnt[0]_i_4/O
                         net (fo=1, routed)           0.000    -0.030    nolabel_line30/cnt[0]_i_4_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.033 r  nolabel_line30/cnt_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.033    nolabel_line30/cnt_reg[0]_i_1_n_4
    SLICE_X1Y91          FDCE                                         r  nolabel_line30/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line29/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line29/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line29/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line29/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line29/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line29/inst/clkout1_buf/O
                         net (fo=43, routed)          0.876    -0.797    nolabel_line30/clk_out1
    SLICE_X1Y91          FDCE                                         r  nolabel_line30/cnt_reg[3]/C
                         clock pessimism              0.236    -0.561    
                         clock uncertainty            0.318    -0.244    
    SLICE_X1Y91          FDCE (Hold_fdce_C_D)         0.105    -0.139    nolabel_line30/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.139    
                         arrival time                           0.033    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 nolabel_line30/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line30/cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.596ns  (logic 0.310ns (51.989%)  route 0.286ns (48.011%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line29/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line29/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line29/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line29/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line29/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line29/inst/clkout1_buf/O
                         net (fo=43, routed)          0.603    -0.561    nolabel_line30/clk_out1
    SLICE_X1Y91          FDCE                                         r  nolabel_line30/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDCE (Prop_fdce_C_Q)         0.141    -0.420 r  nolabel_line30/cnt_reg[0]/Q
                         net (fo=3, routed)           0.286    -0.134    nolabel_line30/cnt_reg[0]
    SLICE_X1Y91          LUT2 (Prop_lut2_I0_O)        0.044    -0.090 r  nolabel_line30/cnt[0]_i_3/O
                         net (fo=1, routed)           0.000    -0.090    nolabel_line30/cnt[0]_i_3_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.125     0.035 r  nolabel_line30/cnt_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.035    nolabel_line30/cnt_reg[0]_i_1_n_5
    SLICE_X1Y91          FDCE                                         r  nolabel_line30/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line29/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line29/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line29/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line29/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line29/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line29/inst/clkout1_buf/O
                         net (fo=43, routed)          0.876    -0.797    nolabel_line30/clk_out1
    SLICE_X1Y91          FDCE                                         r  nolabel_line30/cnt_reg[2]/C
                         clock pessimism              0.236    -0.561    
                         clock uncertainty            0.318    -0.244    
    SLICE_X1Y91          FDCE (Hold_fdce_C_D)         0.105    -0.139    nolabel_line30/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.139    
                         arrival time                           0.035    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 nolabel_line30/cnt_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line30/cnt_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.600ns  (logic 0.358ns (59.633%)  route 0.242ns (40.367%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line29/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line29/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line29/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line29/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line29/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line29/inst/clkout1_buf/O
                         net (fo=43, routed)          0.604    -0.560    nolabel_line30/clk_out1
    SLICE_X1Y94          FDCE                                         r  nolabel_line30/cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y94          FDCE (Prop_fdce_C_Q)         0.141    -0.419 r  nolabel_line30/cnt_reg[13]/Q
                         net (fo=3, routed)           0.242    -0.177    nolabel_line30/cnt_reg[13]
    SLICE_X1Y94          LUT2 (Prop_lut2_I0_O)        0.045    -0.132 r  nolabel_line30/cnt[12]_i_4/O
                         net (fo=1, routed)           0.000    -0.132    nolabel_line30/cnt[12]_i_4_n_0
    SLICE_X1Y94          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.172     0.040 r  nolabel_line30/cnt_reg[12]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     0.040    nolabel_line30/cnt_reg[12]_i_1__0_n_4
    SLICE_X1Y94          FDCE                                         r  nolabel_line30/cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line29/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line29/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line29/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line29/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line29/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line29/inst/clkout1_buf/O
                         net (fo=43, routed)          0.877    -0.796    nolabel_line30/clk_out1
    SLICE_X1Y94          FDCE                                         r  nolabel_line30/cnt_reg[15]/C
                         clock pessimism              0.236    -0.560    
                         clock uncertainty            0.318    -0.243    
    SLICE_X1Y94          FDCE (Hold_fdce_C_D)         0.105    -0.138    nolabel_line30/cnt_reg[15]
  -------------------------------------------------------------------
                         required time                          0.138    
                         arrival time                           0.040    
  -------------------------------------------------------------------
                         slack                                  0.178    





