# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../Hardware_Proyecto_Booster.srcs/sources_1/bd/DEMO/ipshared/ec67/hdl" --include "../../../../Hardware_Proyecto_Booster.srcs/sources_1/bd/DEMO/ipshared/6b56/hdl" --include "C:/Xilinx/Vivado/2020.1/data/xilinx_vip/include" \
"../../../../Hardware_Proyecto_Booster.ip_user_files/bd/DEMO/ip/DEMO_processing_system7_0_0/sim/DEMO_processing_system7_0_0.v" \
"../../../../Hardware_Proyecto_Booster.ip_user_files/bd/DEMO/ip/DEMO_xbar_0/sim/DEMO_xbar_0.v" \
"../../../../Hardware_Proyecto_Booster.ip_user_files/bd/DEMO/ip/DEMO_xlconcat_0_0/sim/DEMO_xlconcat_0_0.v" \

verilog blk_mem_gen_v8_4_4  --include "../../../../Hardware_Proyecto_Booster.srcs/sources_1/bd/DEMO/ipshared/ec67/hdl" --include "../../../../Hardware_Proyecto_Booster.srcs/sources_1/bd/DEMO/ipshared/6b56/hdl" --include "C:/Xilinx/Vivado/2020.1/data/xilinx_vip/include" \
"../../../../Hardware_Proyecto_Booster.srcs/sources_1/bd/DEMO/ip/DEMO_AXI_SPWM_driver_0_0/src/Sine_Wave_RAM/simulation/blk_mem_gen_v8_4.v" \

verilog xil_defaultlib  --include "../../../../Hardware_Proyecto_Booster.srcs/sources_1/bd/DEMO/ipshared/ec67/hdl" --include "../../../../Hardware_Proyecto_Booster.srcs/sources_1/bd/DEMO/ipshared/6b56/hdl" --include "C:/Xilinx/Vivado/2020.1/data/xilinx_vip/include" \
"../../../../Hardware_Proyecto_Booster.ip_user_files/bd/DEMO/ip/DEMO_AXI_SPWM_driver_0_0/src/Sine_Wave_RAM/sim/Sine_Wave_RAM.v" \
"../../../../Hardware_Proyecto_Booster.ip_user_files/bd/DEMO/ip/DEMO_auto_pc_0/sim/DEMO_auto_pc_0.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
