# Reading pref.tcl
# //  Questa Sim-64
# //  Version 10.7c linux_x86_64 Aug 17 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# vsim "+dumpports+nocollapse" "+firmware=/home/thesis/marcello.neri/Desktop/core-v-verif/cv32/tests/programs/custom_FT/out/hello-world.hex" -gui -debugdb tb_top_vopt -do "../../questa/vsim_save_data.tcl" 
# Start time: 18:39:29 on Dec 02,2020
# Loading /tmp/marcello.neri@vlsi22_dpi_16472/linux_x86_64_gcc-5.3.0/export_tramp.so
# Loading sv_std.std
# Loading work.tb_top(fast)
# Loading work.cv32e40p_tb_wrapper(fast)
# Loading work.fpnew_pkg(fast)
# Loading work.cv32e40p_pkg(fast)
# Loading work.cv32e40p_apu_core_pkg(fast)
# Loading work.cv32e40p_core(fast)
# Loading work.cv32e40p_sleep_unit(fast)
# Loading work.cv32e40p_clock_gate(fast)
# Loading work.cv32e40p_if_stage(fast)
# Loading work.cv32e40p_prefetch_buffer(fast)
# Loading work.cv32e40p_prefetch_controller(fast)
# Loading work.cv32e40p_fifo(fast)
# Loading work.cv32e40p_obi_interface(fast)
# Loading work.cv32e40p_aligner(fast)
# Loading work.cv32e40p_compressed_decoder(fast)
# Loading work.cv32e40p_id_stage(fast)
# Loading work.cv32e40p_register_file(fast)
# Loading work.cv32e40p_decoder(fast)
# Loading work.cv32e40p_controller(fast)
# Loading work.cv32e40p_int_controller(fast)
# Loading work.cv32e40p_hwloop_regs(fast)
# Loading work.cv32e40p_ex_stage(fast)
# Loading work.cv32e40p_alu(fast)
# Loading work.cv32e40p_popcnt(fast)
# Loading work.cv32e40p_ff_one(fast)
# Loading work.cv32e40p_alu_div(fast)
# Loading work.cv32e40p_mult(fast)
# Loading work.cv32e40p_load_store_unit(fast)
# Loading work.cv32e40p_obi_interface(fast__1)
# Loading work.cv32e40p_cs_registers(fast)
# Loading mtiUvm.uvm_pkg
# Loading work.mm_ram(fast)
# Loading work.dp_ram(fast)
# Loading work.perturbation_defines(fast)
# Loading work.riscv_rvalid_stall(fast)
# Loading work.riscv_gnt_stall(fast)
# Loading work.riscv_random_interrupt_generator_sv_unit(fast)
# Loading work.riscv_random_interrupt_generator(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (64) for port 'irq_i'. The port definition is at: /home/thesis/marcello.neri/Desktop/core-v-verif/core-v-cores/cv32e40p/rtl/cv32e40p_core.sv(87).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i File: /home/thesis/marcello.neri/Desktop/core-v-verif/cv32/tb/core/cv32e40p_tb_wrapper.sv Line: 77
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (6) for port 'irq_id_o'. The port definition is at: /home/thesis/marcello.neri/Desktop/core-v-verif/core-v-cores/cv32e40p/rtl/cv32e40p_core.sv(89).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i File: /home/thesis/marcello.neri/Desktop/core-v-verif/cv32/tb/core/cv32e40p_tb_wrapper.sv Line: 77
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (34) for port 'instr_addr_i'. The port definition is at: /home/thesis/marcello.neri/Desktop/core-v-verif/cv32/tb/core/mm_ram.sv(36).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/cv32e40p_tb_wrapper_i/ram_i File: /home/thesis/marcello.neri/Desktop/core-v-verif/cv32/tb/core/cv32e40p_tb_wrapper.sv Line: 136
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'irq_o'. The port definition is at: /home/thesis/marcello.neri/Desktop/core-v-verif/cv32/tb/core/mm_ram.sv(52).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/cv32e40p_tb_wrapper_i/ram_i File: /home/thesis/marcello.neri/Desktop/core-v-verif/cv32/tb/core/cv32e40p_tb_wrapper.sv Line: 136
# Compiling /tmp/marcello.neri@vlsi22_dpi_16472/linux_x86_64_gcc-5.3.0/exportwrapper.c
# Loading /tmp/marcello.neri@vlsi22_dpi_16472/linux_x86_64_gcc-5.3.0/vsim_auto_compile.so
# Loading /software/europractice-release-2019/mentor/questa10.7c/questasim/uvm-1.1d/linux_x86_64/uvm_dpi.so
# ** Note: (vsim-8900) Creating design debug database vsim.dbg.
# do ../../questa/vsim_save_data.tcl
# /home/thesis/marcello.neri/Desktop/core-v-verif
# tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i
# gold_id_stage_hello-world
# id_stage
# /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/data_err_i /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/clk /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/regfile_alu_wdata_fw_i /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/illegal_c_insn_i /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/mult_multicycle_i /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/regfile_alu_waddr_fw_i /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/irq_i /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/csr_hwlp_regid_i /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/ex_valid_i /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/debug_ebreaku_i /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/csr_hwlp_we_i /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/regfile_wdata_wb_i /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/debug_req_i /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/u_irq_enable_i /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/regfile_waddr_wb_i /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/pc_id_i /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/mcounteren_i /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/current_priv_lvl_i /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/apu_busy_i /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/apu_write_dep_i /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/fetch_enable_i /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/regfile_we_wb_i /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/apu_read_dep_i /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/is_fetch_failed_i /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/debug_single_step_i /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/csr_hwlp_data_i /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/instr_rdata_i /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/branch_decision_i /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/mie_bypass_i /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/debug_ebreakm_i /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/frm_i /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/wb_ready_i /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/regfile_alu_we_fw_i /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/m_irq_enable_i /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/irq_sec_i /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/data_misaligned_i /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/rst_n /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/instr_valid_i /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/trigger_match_i /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/scan_cg_en_i /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/is_compressed_i /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/ex_ready_i /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/clk_ungated_i
# /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/csr_access_ex_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/csr_restore_mret_id_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/apu_write_regs_valid_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/halt_if_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/mult_operand_c_ex_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/debug_p_elw_no_sleep_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/alu_operator_ex_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/data_misaligned_ex_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/csr_save_ex_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/apu_perf_dep_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/debug_mode_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/exc_pc_mux_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/mult_dot_op_b_ex_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/csr_irq_sec_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/clear_instr_valid_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/csr_restore_uret_id_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/pc_set_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/alu_operand_a_ex_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/alu_vec_mode_ex_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/apu_write_regs_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/apu_read_regs_valid_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/perf_pipeline_stall_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/regfile_alu_waddr_ex_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/perf_jr_stall_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/instr_req_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/alu_is_subrot_ex_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/perf_jump_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/exc_cause_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/csr_cause_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/mult_clpx_img_ex_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/mult_clpx_shift_ex_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/csr_save_id_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/csr_op_ex_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/bmask_a_ex_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/perf_ld_stall_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/wake_from_sleep_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/mult_signed_mode_ex_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/pc_mux_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/id_valid_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/data_load_event_ex_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/mult_sel_subword_ex_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/mult_operand_b_ex_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/mult_is_clpx_ex_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/alu_operand_c_ex_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/mult_imm_ex_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/apu_op_ex_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/data_reg_offset_ex_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/trap_addr_mux_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/jump_target_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/mult_dot_op_a_ex_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/apu_en_ex_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/apu_operands_ex_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/hwlp_jump_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/data_type_ex_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/data_err_ack_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/is_decoding_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/mult_en_ex_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/prepost_useincr_ex_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/data_we_ex_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/hwlp_end_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/apu_read_regs_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/irq_ack_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/mult_dot_signed_ex_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/regfile_alu_we_ex_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/debug_cause_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/hwlp_start_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/branch_in_ex_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/alu_clpx_shift_ex_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/mult_operator_ex_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/apu_waddr_ex_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/debug_csr_save_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/imm_vec_ext_ex_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/mult_dot_op_c_ex_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/regfile_we_ex_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/data_sign_ext_ex_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/apu_flags_ex_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/mult_operand_a_ex_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/hwlp_cnt_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/alu_operand_b_ex_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/alu_is_clpx_ex_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/atop_ex_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/id_ready_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/apu_lat_ex_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/csr_save_if_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/data_req_ex_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/csr_restore_dret_id_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/mip_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/csr_save_cause_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/ctrl_busy_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/pc_ex_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/irq_id_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/alu_en_ex_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/hwlp_target_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/bmask_b_ex_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/regfile_waddr_ex_o
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(216) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# ** Warning: (vsim-8315) No condition is true in the unique/priority if/case statement.
#    Time: 0 ns  Iteration: 0  Process: /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/load_store_unit_i/#ALWAYS#471 File: /home/thesis/marcello.neri/Desktop/core-v-verif/core-v-cores/cv32e40p/rtl/cv32e40p_load_store_unit.sv Line: 472
# ** Warning: (vsim-8315) No condition is true in the unique/priority if/case statement.
#    Time: 0 ns  Iteration: 0  Process: /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/#ALWAYS#768 File: /home/thesis/marcello.neri/Desktop/core-v-verif/core-v-cores/cv32e40p/rtl/cv32e40p_id_stage.sv Line: 769
# ** Warning: (vsim-8315) No condition is true in the unique/priority if/case statement.
#    Time: 0 ns  Iteration: 0  Process: /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/#ALWAYS#758 File: /home/thesis/marcello.neri/Desktop/core-v-verif/core-v-cores/cv32e40p/rtl/cv32e40p_id_stage.sv Line: 759
# ** Warning: (vsim-8315) No condition is true in the unique/priority if/case statement.
#    Time: 0 ns  Iteration: 0  Process: /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/#ALWAYS#752 File: /home/thesis/marcello.neri/Desktop/core-v-verif/core-v-cores/cv32e40p/rtl/cv32e40p_id_stage.sv Line: 753
# ** Warning: (vsim-8315) No condition is true in the unique/priority if/case statement.
#    Time: 0 ns  Iteration: 0  Process: /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/#ALWAYS#743 File: /home/thesis/marcello.neri/Desktop/core-v-verif/core-v-cores/cv32e40p/rtl/cv32e40p_id_stage.sv Line: 744
# ** Warning: (vsim-8315) No condition is true in the unique/priority if/case statement.
#    Time: 0 ns  Iteration: 0  Process: /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/#ALWAYS#737 File: /home/thesis/marcello.neri/Desktop/core-v-verif/core-v-cores/cv32e40p/rtl/cv32e40p_id_stage.sv Line: 738
# ** Warning: (vsim-8315) No condition is true in the unique/priority if/case statement.
#    Time: 0 ns  Iteration: 0  Process: /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/#ALWAYS#601(immediate_a_mux) File: /home/thesis/marcello.neri/Desktop/core-v-verif/core-v-cores/cv32e40p/rtl/cv32e40p_id_stage.sv Line: 602
# ** Warning: (vsim-8315) No condition is true in the unique/priority if/case statement.
#    Time: 0 ns  Iteration: 0  Process: /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/#ALWAYS#516 File: /home/thesis/marcello.neri/Desktop/core-v-verif/core-v-cores/cv32e40p/rtl/cv32e40p_id_stage.sv Line: 517
# ** Warning: (vsim-8315) No condition is true in the unique/priority if/case statement.
#    Time: 0 ns  Iteration: 2  Process: /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/load_store_unit_i/#ALWAYS#471 File: /home/thesis/marcello.neri/Desktop/core-v-verif/core-v-cores/cv32e40p/rtl/cv32e40p_load_store_unit.sv Line: 472
# UVM_INFO @ 1ns: reporter [RNDSTALL] INSTR stall enable: 0
# UVM_INFO @ 1ns: reporter [RNDSTALL] INSTR stall mode:   0
# UVM_INFO @ 1ns: reporter [RNDSTALL] INSTR stall gnt:    0
# UVM_INFO @ 1ns: reporter [RNDSTALL] INSTR stall valid:  0
# UVM_INFO @ 1ns: reporter [RNDSTALL] INSTR stall max:    0
# UVM_INFO @ 1ns: reporter [RNDSTALL] DATA stall enable:  0
# UVM_INFO @ 1ns: reporter [RNDSTALL] DATA stall mode:    0
# UVM_INFO @ 1ns: reporter [RNDSTALL] DATA stall gnt:     0
# UVM_INFO @ 1ns: reporter [RNDSTALL] DATA stall valid:   0
# UVM_INFO @ 1ns: reporter [RNDSTALL] DATA stall max:     0
# Unimplemented system call called!
# 
# HELLO WORLD!!!
# This is the OpenHW Group CV32E40P CORE-V processor core.
# CV32E40P is a RISC-V ISA compliant core with the following attributes:
# 	misa      = 0x40801104
# 	XLEN is 32-bits
# 	Supported Instructions: XMIC
# 	This machine supports non-standard instructions.
# 
# EXIT SUCCESS
# ** Note: $finish    : /home/thesis/marcello.neri/Desktop/core-v-verif/cv32/tb/core/tb_top.sv(143)
#    Time: 156030 ns  Iteration: 1  Instance: /tb_top
# 1
# Break in Module tb_top at /home/thesis/marcello.neri/Desktop/core-v-verif/cv32/tb/core/tb_top.sv line 143
# Dataset "sim" exported as WLF file: ./dataset/gold_id_stage_hello-world_out.wlf.
# ./dataset/gold_id_stage_hello-world_out.wlf opened as dataset "gold_id_stage_hello_world_out"
restart
# Loading work.tb_top(fast)
# Loading work.cv32e40p_tb_wrapper(fast)
# Loading work.fpnew_pkg(fast)
# Loading work.cv32e40p_pkg(fast)
# Loading work.cv32e40p_apu_core_pkg(fast)
# Loading work.cv32e40p_core(fast)
# Loading work.cv32e40p_sleep_unit(fast)
# Loading work.cv32e40p_clock_gate(fast)
# Loading work.cv32e40p_if_stage(fast)
# Loading work.cv32e40p_prefetch_buffer(fast)
# Loading work.cv32e40p_prefetch_controller(fast)
# Loading work.cv32e40p_fifo(fast)
# Loading work.cv32e40p_obi_interface(fast)
# Loading work.cv32e40p_aligner(fast)
# Loading work.cv32e40p_compressed_decoder(fast)
# Loading work.cv32e40p_id_stage(fast)
# Loading work.cv32e40p_register_file(fast)
# Loading work.cv32e40p_decoder(fast)
# Loading work.cv32e40p_controller(fast)
# Loading work.cv32e40p_int_controller(fast)
# Loading work.cv32e40p_hwloop_regs(fast)
# Loading work.cv32e40p_ex_stage(fast)
# Loading work.cv32e40p_alu(fast)
# Loading work.cv32e40p_popcnt(fast)
# Loading work.cv32e40p_ff_one(fast)
# Loading work.cv32e40p_alu_div(fast)
# Loading work.cv32e40p_mult(fast)
# Loading work.cv32e40p_load_store_unit(fast)
# Loading work.cv32e40p_obi_interface(fast__1)
# Loading work.cv32e40p_cs_registers(fast)
# Loading mtiUvm.uvm_pkg
# Loading work.mm_ram(fast)
# Loading work.dp_ram(fast)
# Loading work.perturbation_defines(fast)
# Loading work.riscv_rvalid_stall(fast)
# Loading work.riscv_gnt_stall(fast)
# Loading work.riscv_random_interrupt_generator_sv_unit(fast)
# Loading work.riscv_random_interrupt_generator(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (64) for port 'irq_i'. The port definition is at: /home/thesis/marcello.neri/Desktop/core-v-verif/core-v-cores/cv32e40p/rtl/cv32e40p_core.sv(87).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i File: /home/thesis/marcello.neri/Desktop/core-v-verif/cv32/tb/core/cv32e40p_tb_wrapper.sv Line: 77
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (6) for port 'irq_id_o'. The port definition is at: /home/thesis/marcello.neri/Desktop/core-v-verif/core-v-cores/cv32e40p/rtl/cv32e40p_core.sv(89).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i File: /home/thesis/marcello.neri/Desktop/core-v-verif/cv32/tb/core/cv32e40p_tb_wrapper.sv Line: 77
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (34) for port 'instr_addr_i'. The port definition is at: /home/thesis/marcello.neri/Desktop/core-v-verif/cv32/tb/core/mm_ram.sv(36).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/cv32e40p_tb_wrapper_i/ram_i File: /home/thesis/marcello.neri/Desktop/core-v-verif/cv32/tb/core/cv32e40p_tb_wrapper.sv Line: 136
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'irq_o'. The port definition is at: /home/thesis/marcello.neri/Desktop/core-v-verif/cv32/tb/core/mm_ram.sv(52).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/cv32e40p_tb_wrapper_i/ram_i File: /home/thesis/marcello.neri/Desktop/core-v-verif/cv32/tb/core/cv32e40p_tb_wrapper.sv Line: 136
# Loading /tmp/marcello.neri@vlsi22_dpi_16472/linux_x86_64_gcc-5.3.0/vsim_auto_compile.so
# Loading /software/europractice-release-2019/mentor/questa10.7c/questasim/uvm-1.1d/linux_x86_64/uvm_dpi.so
# ** Note: (vsim-8716) Reusing existing debug database vsim.dbg.
do ../../questa/vsim_save_data.tcl
# /home/thesis/marcello.neri/Desktop/core-v-verif
# tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i
# gold_id_stage_hello-world
# id_stage
# /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/data_err_i /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/clk /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/regfile_alu_wdata_fw_i /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/illegal_c_insn_i /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/mult_multicycle_i /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/regfile_alu_waddr_fw_i /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/irq_i /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/csr_hwlp_regid_i /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/ex_valid_i /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/debug_ebreaku_i /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/csr_hwlp_we_i /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/regfile_wdata_wb_i /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/debug_req_i /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/u_irq_enable_i /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/regfile_waddr_wb_i /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/pc_id_i /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/mcounteren_i /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/current_priv_lvl_i /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/apu_busy_i /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/apu_write_dep_i /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/fetch_enable_i /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/regfile_we_wb_i /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/apu_read_dep_i /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/is_fetch_failed_i /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/debug_single_step_i /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/csr_hwlp_data_i /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/instr_rdata_i /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/branch_decision_i /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/mie_bypass_i /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/debug_ebreakm_i /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/frm_i /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/wb_ready_i /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/regfile_alu_we_fw_i /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/m_irq_enable_i /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/irq_sec_i /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/data_misaligned_i /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/rst_n /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/instr_valid_i /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/trigger_match_i /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/scan_cg_en_i /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/is_compressed_i /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/ex_ready_i /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/clk_ungated_i
# /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/csr_access_ex_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/csr_restore_mret_id_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/apu_write_regs_valid_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/halt_if_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/mult_operand_c_ex_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/debug_p_elw_no_sleep_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/alu_operator_ex_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/data_misaligned_ex_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/csr_save_ex_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/apu_perf_dep_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/debug_mode_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/exc_pc_mux_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/mult_dot_op_b_ex_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/csr_irq_sec_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/clear_instr_valid_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/csr_restore_uret_id_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/pc_set_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/alu_operand_a_ex_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/alu_vec_mode_ex_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/apu_write_regs_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/apu_read_regs_valid_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/perf_pipeline_stall_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/regfile_alu_waddr_ex_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/perf_jr_stall_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/instr_req_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/alu_is_subrot_ex_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/perf_jump_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/exc_cause_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/csr_cause_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/mult_clpx_img_ex_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/mult_clpx_shift_ex_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/csr_save_id_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/csr_op_ex_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/bmask_a_ex_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/perf_ld_stall_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/wake_from_sleep_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/mult_signed_mode_ex_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/pc_mux_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/id_valid_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/data_load_event_ex_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/mult_sel_subword_ex_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/mult_operand_b_ex_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/mult_is_clpx_ex_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/alu_operand_c_ex_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/mult_imm_ex_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/apu_op_ex_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/data_reg_offset_ex_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/trap_addr_mux_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/jump_target_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/mult_dot_op_a_ex_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/apu_en_ex_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/apu_operands_ex_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/hwlp_jump_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/data_type_ex_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/data_err_ack_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/is_decoding_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/mult_en_ex_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/prepost_useincr_ex_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/data_we_ex_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/hwlp_end_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/apu_read_regs_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/irq_ack_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/mult_dot_signed_ex_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/regfile_alu_we_ex_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/debug_cause_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/hwlp_start_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/branch_in_ex_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/alu_clpx_shift_ex_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/mult_operator_ex_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/apu_waddr_ex_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/debug_csr_save_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/imm_vec_ext_ex_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/mult_dot_op_c_ex_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/regfile_we_ex_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/data_sign_ext_ex_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/apu_flags_ex_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/mult_operand_a_ex_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/hwlp_cnt_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/alu_operand_b_ex_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/alu_is_clpx_ex_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/atop_ex_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/id_ready_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/apu_lat_ex_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/csr_save_if_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/data_req_ex_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/csr_restore_dret_id_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/mip_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/csr_save_cause_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/ctrl_busy_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/pc_ex_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/irq_id_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/alu_en_ex_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/hwlp_target_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/bmask_b_ex_o /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/regfile_waddr_ex_o
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(216) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# ** Warning: (vsim-8315) No condition is true in the unique/priority if/case statement.
#    Time: 0 ns  Iteration: 0  Process: /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/load_store_unit_i/#ALWAYS#471 File: /home/thesis/marcello.neri/Desktop/core-v-verif/core-v-cores/cv32e40p/rtl/cv32e40p_load_store_unit.sv Line: 472
# ** Warning: (vsim-8315) No condition is true in the unique/priority if/case statement.
#    Time: 0 ns  Iteration: 0  Process: /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/#ALWAYS#768 File: /home/thesis/marcello.neri/Desktop/core-v-verif/core-v-cores/cv32e40p/rtl/cv32e40p_id_stage.sv Line: 769
# ** Warning: (vsim-8315) No condition is true in the unique/priority if/case statement.
#    Time: 0 ns  Iteration: 0  Process: /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/#ALWAYS#758 File: /home/thesis/marcello.neri/Desktop/core-v-verif/core-v-cores/cv32e40p/rtl/cv32e40p_id_stage.sv Line: 759
# ** Warning: (vsim-8315) No condition is true in the unique/priority if/case statement.
#    Time: 0 ns  Iteration: 0  Process: /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/#ALWAYS#752 File: /home/thesis/marcello.neri/Desktop/core-v-verif/core-v-cores/cv32e40p/rtl/cv32e40p_id_stage.sv Line: 753
# ** Warning: (vsim-8315) No condition is true in the unique/priority if/case statement.
#    Time: 0 ns  Iteration: 0  Process: /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/#ALWAYS#743 File: /home/thesis/marcello.neri/Desktop/core-v-verif/core-v-cores/cv32e40p/rtl/cv32e40p_id_stage.sv Line: 744
# ** Warning: (vsim-8315) No condition is true in the unique/priority if/case statement.
#    Time: 0 ns  Iteration: 0  Process: /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/#ALWAYS#737 File: /home/thesis/marcello.neri/Desktop/core-v-verif/core-v-cores/cv32e40p/rtl/cv32e40p_id_stage.sv Line: 738
# ** Warning: (vsim-8315) No condition is true in the unique/priority if/case statement.
#    Time: 0 ns  Iteration: 0  Process: /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/#ALWAYS#601(immediate_a_mux) File: /home/thesis/marcello.neri/Desktop/core-v-verif/core-v-cores/cv32e40p/rtl/cv32e40p_id_stage.sv Line: 602
# ** Warning: (vsim-8315) No condition is true in the unique/priority if/case statement.
#    Time: 0 ns  Iteration: 0  Process: /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/id_stage_i/#ALWAYS#516 File: /home/thesis/marcello.neri/Desktop/core-v-verif/core-v-cores/cv32e40p/rtl/cv32e40p_id_stage.sv Line: 517
# ** Warning: (vsim-8315) No condition is true in the unique/priority if/case statement.
#    Time: 0 ns  Iteration: 2  Process: /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i/load_store_unit_i/#ALWAYS#471 File: /home/thesis/marcello.neri/Desktop/core-v-verif/core-v-cores/cv32e40p/rtl/cv32e40p_load_store_unit.sv Line: 472
# UVM_INFO @ 1ns: reporter [RNDSTALL] INSTR stall enable: 0
# UVM_INFO @ 1ns: reporter [RNDSTALL] INSTR stall mode:   0
# UVM_INFO @ 1ns: reporter [RNDSTALL] INSTR stall gnt:    0
# UVM_INFO @ 1ns: reporter [RNDSTALL] INSTR stall valid:  0
# UVM_INFO @ 1ns: reporter [RNDSTALL] INSTR stall max:    0
# UVM_INFO @ 1ns: reporter [RNDSTALL] DATA stall enable:  0
# UVM_INFO @ 1ns: reporter [RNDSTALL] DATA stall mode:    0
# UVM_INFO @ 1ns: reporter [RNDSTALL] DATA stall gnt:     0
# UVM_INFO @ 1ns: reporter [RNDSTALL] DATA stall valid:   0
# UVM_INFO @ 1ns: reporter [RNDSTALL] DATA stall max:     0
# Unimplemented system call called!
# 
# HELLO WORLD!!!
# This is the OpenHW Group CV32E40P CORE-V processor core.
# CV32E40P is a RISC-V ISA compliant core with the following attributes:
# 	misa      = 0x40801104
# 	XLEN is 32-bits
# 	Supported Instructions: XMIC
# 	This machine supports non-standard instructions.
# 
# EXIT SUCCESS
# ** Note: $finish    : /home/thesis/marcello.neri/Desktop/core-v-verif/cv32/tb/core/tb_top.sv(143)
#    Time: 156030 ns  Iteration: 1  Instance: /tb_top
# 1
# Break in Module tb_top at /home/thesis/marcello.neri/Desktop/core-v-verif/cv32/tb/core/tb_top.sv line 143
# Dataset "sim" exported as WLF file: ./dataset/gold_id_stage_hello-world_out.wlf.
# ./dataset/gold_id_stage_hello-world_out.wlf opened as dataset "gold_id_stage_hello_world_out1"
# End time: 18:41:27 on Dec 02,2020, Elapsed time: 0:01:58
# Errors: 0, Warnings: 9
