

================================================================
== Vivado HLS Report for 'multi_apuint'
================================================================
* Date:           Mon Feb 19 22:46:57 2018

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        test_hls
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      4.17|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    0|    0|    0|    0|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      0|       0|     41|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|       -|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|       0|     41|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|       0|   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------+----------+-------+---+----+------------+------------+
    | Variable Name| Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------+----------+-------+---+----+------------+------------+
    |multi_out_V   |     *    |      0|  0|  41|           8|           8|
    +--------------+----------+-------+---+----+------------+------------+
    |Total         |          |      0|  0|  41|           8|           8|
    +--------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------------+-----+-----+------------+--------------+--------------+
|ap_start            |  in |    1| ap_ctrl_hs | multi_apuint | return value |
|ap_done             | out |    1| ap_ctrl_hs | multi_apuint | return value |
|ap_idle             | out |    1| ap_ctrl_hs | multi_apuint | return value |
|ap_ready            | out |    1| ap_ctrl_hs | multi_apuint | return value |
|multi_in0_V         |  in |    8|   ap_none  |  multi_in0_V |    scalar    |
|multi_in1_V         |  in |    8|   ap_none  |  multi_in1_V |    scalar    |
|multi_out_V         | out |   16|   ap_vld   |  multi_out_V |    pointer   |
|multi_out_V_ap_vld  | out |    1|   ap_vld   |  multi_out_V |    pointer   |
+--------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 1
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 0
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

 <State 1> : 4.17ns
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8 %multi_in0_V), !map !37"
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8 %multi_in1_V), !map !43"
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %multi_out_V), !map !47"
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([13 x i8]* @multi_apuint_str) nounwind"
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%multi_in1_V_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %multi_in1_V)"
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%multi_in0_V_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %multi_in0_V)"
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%lhs_V = zext i8 %multi_in0_V_read to i16" [src_c/multi_apuint.cpp:6]
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%rhs_V = zext i8 %multi_in1_V_read to i16" [src_c/multi_apuint.cpp:6]
ST_1 : Operation 10 [1/1] (4.17ns)   --->   "%r_V = mul i16 %rhs_V, %lhs_V" [src_c/multi_apuint.cpp:6]   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i16P(i16* %multi_out_V, i16 %r_V)" [src_c/multi_apuint.cpp:6]
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "ret void" [src_c/multi_apuint.cpp:7]


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 1
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ multi_in0_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ multi_in1_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ multi_out_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_2       (specbitsmap  ) [ 00]
StgValue_3       (specbitsmap  ) [ 00]
StgValue_4       (specbitsmap  ) [ 00]
StgValue_5       (spectopmodule) [ 00]
multi_in1_V_read (read         ) [ 00]
multi_in0_V_read (read         ) [ 00]
lhs_V            (zext         ) [ 00]
rhs_V            (zext         ) [ 00]
r_V              (mul          ) [ 00]
StgValue_11      (write        ) [ 00]
StgValue_12      (ret          ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="multi_in0_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="multi_in0_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="multi_in1_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="multi_in1_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="multi_out_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="multi_out_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="multi_apuint_str"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i16P"/></StgValue>
</bind>
</comp>

<comp id="16" class="1004" name="multi_in1_V_read_read_fu_16">
<pin_list>
<pin id="17" dir="0" index="0" bw="8" slack="0"/>
<pin id="18" dir="0" index="1" bw="8" slack="0"/>
<pin id="19" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="multi_in1_V_read/1 "/>
</bind>
</comp>

<comp id="22" class="1004" name="multi_in0_V_read_read_fu_22">
<pin_list>
<pin id="23" dir="0" index="0" bw="8" slack="0"/>
<pin id="24" dir="0" index="1" bw="8" slack="0"/>
<pin id="25" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="multi_in0_V_read/1 "/>
</bind>
</comp>

<comp id="28" class="1004" name="StgValue_11_write_fu_28">
<pin_list>
<pin id="29" dir="0" index="0" bw="0" slack="0"/>
<pin id="30" dir="0" index="1" bw="16" slack="0"/>
<pin id="31" dir="0" index="2" bw="16" slack="0"/>
<pin id="32" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_11/1 "/>
</bind>
</comp>

<comp id="35" class="1004" name="lhs_V_fu_35">
<pin_list>
<pin id="36" dir="0" index="0" bw="8" slack="0"/>
<pin id="37" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="lhs_V/1 "/>
</bind>
</comp>

<comp id="39" class="1004" name="rhs_V_fu_39">
<pin_list>
<pin id="40" dir="0" index="0" bw="8" slack="0"/>
<pin id="41" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="rhs_V/1 "/>
</bind>
</comp>

<comp id="43" class="1004" name="r_V_fu_43">
<pin_list>
<pin id="44" dir="0" index="0" bw="8" slack="0"/>
<pin id="45" dir="0" index="1" bw="8" slack="0"/>
<pin id="46" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="20"><net_src comp="12" pin="0"/><net_sink comp="16" pin=0"/></net>

<net id="21"><net_src comp="2" pin="0"/><net_sink comp="16" pin=1"/></net>

<net id="26"><net_src comp="12" pin="0"/><net_sink comp="22" pin=0"/></net>

<net id="27"><net_src comp="0" pin="0"/><net_sink comp="22" pin=1"/></net>

<net id="33"><net_src comp="14" pin="0"/><net_sink comp="28" pin=0"/></net>

<net id="34"><net_src comp="4" pin="0"/><net_sink comp="28" pin=1"/></net>

<net id="38"><net_src comp="22" pin="2"/><net_sink comp="35" pin=0"/></net>

<net id="42"><net_src comp="16" pin="2"/><net_sink comp="39" pin=0"/></net>

<net id="47"><net_src comp="39" pin="1"/><net_sink comp="43" pin=0"/></net>

<net id="48"><net_src comp="35" pin="1"/><net_sink comp="43" pin=1"/></net>

<net id="49"><net_src comp="43" pin="2"/><net_sink comp="28" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: multi_out_V | {1 }
 - Input state : 
	Port: multi_apuint : multi_in0_V | {1 }
	Port: multi_apuint : multi_in1_V | {1 }
  - Chain level:
	State 1
		r_V : 1
		StgValue_11 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|
| Operation|       Functional Unit       |  DSP48E |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|
|    mul   |          r_V_fu_43          |    0    |    0    |    41   |
|----------|-----------------------------|---------|---------|---------|
|   read   | multi_in1_V_read_read_fu_16 |    0    |    0    |    0    |
|          | multi_in0_V_read_read_fu_22 |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   write  |   StgValue_11_write_fu_28   |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   zext   |         lhs_V_fu_35         |    0    |    0    |    0    |
|          |         rhs_V_fu_39         |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   Total  |                             |    0    |    0    |    41   |
|----------|-----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+
|           | DSP48E |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    0   |    0   |   41   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |    0   |   41   |
+-----------+--------+--------+--------+
