###############################################################
#  Generated by:      Cadence Encounter 09.14-s273_1
#  OS:                Linux x86_64(Host ID coe-ee-cad45.sjsuad.sjsu.edu)
#  Generated on:      Tue Nov  8 19:33:19 2016
#  Command:           optDesign -postCTS
###############################################################
Path 1: MET Setup Check with Pin \burst_addr_d_reg[31] /CLK 
Endpoint:   \burst_addr_d_reg[31] /D (^) checked with  leading edge of 'clk'
Beginpoint: \burst_addr_d_reg[6] /Q  (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.107
- Setup                         0.087
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.470
- Arrival Time                  2.137
= Slack Time                    0.333
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                        |              |         |       |       |  Time   |   Time   | 
     |------------------------+--------------+---------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |         | 0.120 |       |   0.000 |    0.333 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8   | 0.060 | 0.040 |   0.039 |    0.373 | 
     | FECTS_clks_clk___L2_I2 | A v -> Y ^   | INVX4   | 0.065 | 0.062 |   0.101 |    0.435 | 
     | \burst_addr_d_reg[6]   | CLK ^ -> Q ^ | DFFSR   | 0.020 | 0.130 |   0.231 |    0.565 | 
     | U436                   | A ^ -> Y ^   | BUFX2   | 0.157 | 0.126 |   0.357 |    0.690 | 
     | U628                   | C ^ -> Y v   | NAND3X1 | 0.026 | 0.057 |   0.414 |    0.748 | 
     | U417                   | A v -> Y v   | BUFX2   | 0.012 | 0.042 |   0.456 |    0.790 | 
     | U257                   | A v -> Y v   | OR2X2   | 0.025 | 0.038 |   0.495 |    0.828 | 
     | U431                   | A v -> Y ^   | INVX1   | 0.056 | 0.055 |   0.550 |    0.883 | 
     | U231                   | A ^ -> Y ^   | AND2X2  | 0.061 | 0.067 |   0.617 |    0.951 | 
     | U256                   | A ^ -> Y ^   | AND2X2  | 0.067 | 0.073 |   0.690 |    1.023 | 
     | U255                   | A ^ -> Y ^   | AND2X2  | 0.040 | 0.055 |   0.745 |    1.078 | 
     | U254                   | A ^ -> Y ^   | AND2X2  | 0.047 | 0.059 |   0.804 |    1.137 | 
     | U253                   | A ^ -> Y ^   | AND2X2  | 0.039 | 0.052 |   0.856 |    1.190 | 
     | U252                   | A ^ -> Y ^   | AND2X2  | 0.042 | 0.054 |   0.911 |    1.244 | 
     | U251                   | A ^ -> Y ^   | AND2X2  | 0.050 | 0.060 |   0.970 |    1.304 | 
     | U250                   | A ^ -> Y ^   | AND2X2  | 0.051 | 0.060 |   1.030 |    1.364 | 
     | U249                   | A ^ -> Y ^   | AND2X2  | 0.077 | 0.078 |   1.109 |    1.442 | 
     | U248                   | A ^ -> Y ^   | AND2X2  | 0.035 | 0.052 |   1.160 |    1.494 | 
     | U247                   | A ^ -> Y ^   | AND2X2  | 0.041 | 0.052 |   1.212 |    1.546 | 
     | U246                   | A ^ -> Y ^   | AND2X2  | 0.045 | 0.056 |   1.268 |    1.601 | 
     | U245                   | A ^ -> Y ^   | AND2X2  | 0.046 | 0.054 |   1.322 |    1.656 | 
     | U244                   | A ^ -> Y ^   | AND2X2  | 0.046 | 0.056 |   1.379 |    1.712 | 
     | U243                   | A ^ -> Y ^   | AND2X2  | 0.039 | 0.051 |   1.429 |    1.763 | 
     | U242                   | A ^ -> Y ^   | AND2X2  | 0.042 | 0.052 |   1.481 |    1.815 | 
     | U241                   | A ^ -> Y ^   | AND2X2  | 0.082 | 0.081 |   1.562 |    1.895 | 
     | U240                   | A ^ -> Y ^   | AND2X2  | 0.055 | 0.065 |   1.627 |    1.960 | 
     | U239                   | A ^ -> Y ^   | AND2X2  | 0.074 | 0.076 |   1.703 |    2.036 | 
     | U238                   | A ^ -> Y ^   | AND2X2  | 0.042 | 0.056 |   1.760 |    2.093 | 
     | U237                   | A ^ -> Y ^   | AND2X2  | 0.064 | 0.070 |   1.829 |    2.163 | 
     | U236                   | A ^ -> Y ^   | AND2X2  | 0.068 | 0.074 |   1.903 |    2.236 | 
     | U271                   | A ^ -> Y ^   | AND2X2  | 0.051 | 0.062 |   1.965 |    2.298 | 
     | U653                   | B ^ -> Y v   | OAI21X1 | 0.225 | 0.035 |   2.000 |    2.333 | 
     | U654                   | C v -> Y ^   | AOI21X1 | 0.057 | 0.094 |   2.094 |    2.427 | 
     | U323                   | A ^ -> Y ^   | BUFX2   | 0.022 | 0.043 |   2.137 |    2.470 | 
     | \burst_addr_d_reg[31]  | D ^          | DFFSR   | 0.022 | 0.000 |   2.137 |    2.470 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.120 |       |   0.000 |   -0.333 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.060 | 0.040 |   0.039 |   -0.294 | 
     | FECTS_clks_clk___L2_I6 | A v -> Y ^   | INVX4 | 0.068 | 0.065 |   0.104 |   -0.229 | 
     | \burst_addr_d_reg[31]  | CLK ^        | DFFSR | 0.068 | 0.003 |   0.107 |   -0.226 | 
     +------------------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin \burst_addr_d_reg[30] /CLK 
Endpoint:   \burst_addr_d_reg[30] /D (^) checked with  leading edge of 'clk'
Beginpoint: \burst_addr_d_reg[6] /Q  (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.106
- Setup                         0.119
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.437
- Arrival Time                  2.030
= Slack Time                    0.407
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                        |              |         |       |       |  Time   |   Time   | 
     |------------------------+--------------+---------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |         | 0.120 |       |   0.000 |    0.407 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8   | 0.060 | 0.040 |   0.039 |    0.447 | 
     | FECTS_clks_clk___L2_I2 | A v -> Y ^   | INVX4   | 0.065 | 0.062 |   0.101 |    0.509 | 
     | \burst_addr_d_reg[6]   | CLK ^ -> Q ^ | DFFSR   | 0.020 | 0.130 |   0.231 |    0.638 | 
     | U436                   | A ^ -> Y ^   | BUFX2   | 0.157 | 0.126 |   0.357 |    0.764 | 
     | U628                   | C ^ -> Y v   | NAND3X1 | 0.026 | 0.057 |   0.414 |    0.821 | 
     | U417                   | A v -> Y v   | BUFX2   | 0.012 | 0.042 |   0.456 |    0.863 | 
     | U257                   | A v -> Y v   | OR2X2   | 0.025 | 0.038 |   0.495 |    0.902 | 
     | U431                   | A v -> Y ^   | INVX1   | 0.056 | 0.055 |   0.550 |    0.957 | 
     | U231                   | A ^ -> Y ^   | AND2X2  | 0.061 | 0.067 |   0.617 |    1.024 | 
     | U256                   | A ^ -> Y ^   | AND2X2  | 0.067 | 0.073 |   0.690 |    1.097 | 
     | U255                   | A ^ -> Y ^   | AND2X2  | 0.040 | 0.055 |   0.745 |    1.152 | 
     | U254                   | A ^ -> Y ^   | AND2X2  | 0.047 | 0.059 |   0.804 |    1.211 | 
     | U253                   | A ^ -> Y ^   | AND2X2  | 0.039 | 0.052 |   0.856 |    1.264 | 
     | U252                   | A ^ -> Y ^   | AND2X2  | 0.042 | 0.054 |   0.911 |    1.318 | 
     | U251                   | A ^ -> Y ^   | AND2X2  | 0.050 | 0.060 |   0.970 |    1.377 | 
     | U250                   | A ^ -> Y ^   | AND2X2  | 0.051 | 0.060 |   1.030 |    1.438 | 
     | U249                   | A ^ -> Y ^   | AND2X2  | 0.077 | 0.078 |   1.109 |    1.516 | 
     | U248                   | A ^ -> Y ^   | AND2X2  | 0.035 | 0.052 |   1.160 |    1.567 | 
     | U247                   | A ^ -> Y ^   | AND2X2  | 0.041 | 0.052 |   1.212 |    1.619 | 
     | U246                   | A ^ -> Y ^   | AND2X2  | 0.045 | 0.056 |   1.268 |    1.675 | 
     | U245                   | A ^ -> Y ^   | AND2X2  | 0.046 | 0.054 |   1.322 |    1.730 | 
     | U244                   | A ^ -> Y ^   | AND2X2  | 0.046 | 0.056 |   1.379 |    1.786 | 
     | U243                   | A ^ -> Y ^   | AND2X2  | 0.039 | 0.051 |   1.429 |    1.837 | 
     | U242                   | A ^ -> Y ^   | AND2X2  | 0.042 | 0.052 |   1.481 |    1.888 | 
     | U241                   | A ^ -> Y ^   | AND2X2  | 0.082 | 0.081 |   1.562 |    1.969 | 
     | U240                   | A ^ -> Y ^   | AND2X2  | 0.055 | 0.065 |   1.627 |    2.034 | 
     | U239                   | A ^ -> Y ^   | AND2X2  | 0.074 | 0.076 |   1.703 |    2.110 | 
     | U238                   | A ^ -> Y ^   | AND2X2  | 0.042 | 0.056 |   1.760 |    2.167 | 
     | U237                   | A ^ -> Y ^   | AND2X2  | 0.064 | 0.070 |   1.829 |    2.236 | 
     | U236                   | A ^ -> Y ^   | AND2X2  | 0.068 | 0.074 |   1.903 |    2.310 | 
     | U652                   | A ^ -> Y v   | OAI21X1 | 0.221 | 0.035 |   1.938 |    2.345 | 
     | U375                   | B v -> Y v   | OR2X2   | 0.040 | 0.075 |   2.013 |    2.420 | 
     | U374                   | A v -> Y ^   | INVX1   | 0.478 | 0.017 |   2.030 |    2.437 | 
     | \burst_addr_d_reg[30]  | D ^          | DFFSR   | 0.478 | 0.000 |   2.030 |    2.437 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.120 |       |   0.000 |   -0.407 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.060 | 0.040 |   0.040 |   -0.368 | 
     | FECTS_clks_clk___L2_I6 | A v -> Y ^   | INVX4 | 0.068 | 0.065 |   0.104 |   -0.303 | 
     | \burst_addr_d_reg[30]  | CLK ^        | DFFSR | 0.068 | 0.002 |   0.106 |   -0.301 | 
     +------------------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin \burst_addr_d_reg[29] /CLK 
Endpoint:   \burst_addr_d_reg[29] /D (v) checked with  leading edge of 'clk'
Beginpoint: \burst_addr_d_reg[6] /Q  (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.105
- Setup                         0.092
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.463
- Arrival Time                  2.001
= Slack Time                    0.462
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                        |              |         |       |       |  Time   |   Time   | 
     |------------------------+--------------+---------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |         | 0.120 |       |   0.000 |    0.462 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8   | 0.060 | 0.040 |   0.039 |    0.501 | 
     | FECTS_clks_clk___L2_I2 | A v -> Y ^   | INVX4   | 0.065 | 0.062 |   0.101 |    0.563 | 
     | \burst_addr_d_reg[6]   | CLK ^ -> Q ^ | DFFSR   | 0.020 | 0.130 |   0.231 |    0.693 | 
     | U436                   | A ^ -> Y ^   | BUFX2   | 0.157 | 0.126 |   0.357 |    0.819 | 
     | U628                   | C ^ -> Y v   | NAND3X1 | 0.026 | 0.057 |   0.414 |    0.876 | 
     | U417                   | A v -> Y v   | BUFX2   | 0.012 | 0.042 |   0.456 |    0.918 | 
     | U257                   | A v -> Y v   | OR2X2   | 0.025 | 0.038 |   0.495 |    0.956 | 
     | U431                   | A v -> Y ^   | INVX1   | 0.056 | 0.055 |   0.550 |    1.012 | 
     | U231                   | A ^ -> Y ^   | AND2X2  | 0.061 | 0.067 |   0.617 |    1.079 | 
     | U256                   | A ^ -> Y ^   | AND2X2  | 0.067 | 0.073 |   0.690 |    1.152 | 
     | U255                   | A ^ -> Y ^   | AND2X2  | 0.040 | 0.055 |   0.745 |    1.207 | 
     | U254                   | A ^ -> Y ^   | AND2X2  | 0.047 | 0.059 |   0.804 |    1.266 | 
     | U253                   | A ^ -> Y ^   | AND2X2  | 0.039 | 0.052 |   0.856 |    1.318 | 
     | U252                   | A ^ -> Y ^   | AND2X2  | 0.042 | 0.054 |   0.911 |    1.372 | 
     | U251                   | A ^ -> Y ^   | AND2X2  | 0.050 | 0.060 |   0.970 |    1.432 | 
     | U250                   | A ^ -> Y ^   | AND2X2  | 0.051 | 0.060 |   1.030 |    1.492 | 
     | U249                   | A ^ -> Y ^   | AND2X2  | 0.077 | 0.078 |   1.109 |    1.571 | 
     | U248                   | A ^ -> Y ^   | AND2X2  | 0.035 | 0.052 |   1.160 |    1.622 | 
     | U247                   | A ^ -> Y ^   | AND2X2  | 0.041 | 0.052 |   1.212 |    1.674 | 
     | U246                   | A ^ -> Y ^   | AND2X2  | 0.045 | 0.056 |   1.268 |    1.730 | 
     | U245                   | A ^ -> Y ^   | AND2X2  | 0.046 | 0.054 |   1.322 |    1.784 | 
     | U244                   | A ^ -> Y ^   | AND2X2  | 0.046 | 0.056 |   1.379 |    1.841 | 
     | U243                   | A ^ -> Y ^   | AND2X2  | 0.039 | 0.051 |   1.429 |    1.891 | 
     | U242                   | A ^ -> Y ^   | AND2X2  | 0.042 | 0.052 |   1.481 |    1.943 | 
     | U241                   | A ^ -> Y ^   | AND2X2  | 0.082 | 0.081 |   1.562 |    2.024 | 
     | U240                   | A ^ -> Y ^   | AND2X2  | 0.055 | 0.065 |   1.627 |    2.089 | 
     | U239                   | A ^ -> Y ^   | AND2X2  | 0.074 | 0.076 |   1.703 |    2.165 | 
     | U238                   | A ^ -> Y ^   | AND2X2  | 0.042 | 0.056 |   1.760 |    2.221 | 
     | U237                   | A ^ -> Y ^   | AND2X2  | 0.064 | 0.070 |   1.829 |    2.291 | 
     | U236                   | A ^ -> Y ^   | AND2X2  | 0.068 | 0.074 |   1.903 |    2.365 | 
     | U373                   | A ^ -> Y ^   | OR2X2   | 0.051 | 0.062 |   1.965 |    2.427 | 
     | U372                   | A ^ -> Y v   | INVX1   | 0.021 | 0.036 |   2.001 |    2.463 | 
     | \burst_addr_d_reg[29]  | D v          | DFFSR   | 0.021 | 0.000 |   2.001 |    2.463 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.120 |       |   0.000 |   -0.462 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.060 | 0.040 |   0.040 |   -0.422 | 
     | FECTS_clks_clk___L2_I1 | A v -> Y ^   | INVX4 | 0.066 | 0.062 |   0.102 |   -0.360 | 
     | \burst_addr_d_reg[29]  | CLK ^        | DFFSR | 0.066 | 0.003 |   0.105 |   -0.357 | 
     +------------------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin \burst_addr_d_reg[28] /CLK 
Endpoint:   \burst_addr_d_reg[28] /D (v) checked with  leading edge of 'clk'
Beginpoint: \burst_addr_d_reg[6] /Q  (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.105
- Setup                         0.092
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.463
- Arrival Time                  1.920
= Slack Time                    0.543
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                        |              |         |       |       |  Time   |   Time   | 
     |------------------------+--------------+---------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |         | 0.120 |       |   0.000 |    0.543 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8   | 0.060 | 0.040 |   0.039 |    0.583 | 
     | FECTS_clks_clk___L2_I2 | A v -> Y ^   | INVX4   | 0.065 | 0.062 |   0.101 |    0.645 | 
     | \burst_addr_d_reg[6]   | CLK ^ -> Q ^ | DFFSR   | 0.020 | 0.130 |   0.231 |    0.775 | 
     | U436                   | A ^ -> Y ^   | BUFX2   | 0.157 | 0.126 |   0.357 |    0.900 | 
     | U628                   | C ^ -> Y v   | NAND3X1 | 0.026 | 0.057 |   0.414 |    0.957 | 
     | U417                   | A v -> Y v   | BUFX2   | 0.012 | 0.042 |   0.456 |    0.999 | 
     | U257                   | A v -> Y v   | OR2X2   | 0.025 | 0.038 |   0.495 |    1.038 | 
     | U431                   | A v -> Y ^   | INVX1   | 0.056 | 0.055 |   0.550 |    1.093 | 
     | U231                   | A ^ -> Y ^   | AND2X2  | 0.061 | 0.067 |   0.617 |    1.161 | 
     | U256                   | A ^ -> Y ^   | AND2X2  | 0.067 | 0.073 |   0.690 |    1.233 | 
     | U255                   | A ^ -> Y ^   | AND2X2  | 0.040 | 0.055 |   0.745 |    1.288 | 
     | U254                   | A ^ -> Y ^   | AND2X2  | 0.047 | 0.059 |   0.804 |    1.347 | 
     | U253                   | A ^ -> Y ^   | AND2X2  | 0.039 | 0.052 |   0.856 |    1.400 | 
     | U252                   | A ^ -> Y ^   | AND2X2  | 0.042 | 0.054 |   0.911 |    1.454 | 
     | U251                   | A ^ -> Y ^   | AND2X2  | 0.050 | 0.060 |   0.970 |    1.514 | 
     | U250                   | A ^ -> Y ^   | AND2X2  | 0.051 | 0.060 |   1.030 |    1.574 | 
     | U249                   | A ^ -> Y ^   | AND2X2  | 0.077 | 0.078 |   1.109 |    1.652 | 
     | U248                   | A ^ -> Y ^   | AND2X2  | 0.035 | 0.052 |   1.160 |    1.704 | 
     | U247                   | A ^ -> Y ^   | AND2X2  | 0.041 | 0.052 |   1.212 |    1.756 | 
     | U246                   | A ^ -> Y ^   | AND2X2  | 0.045 | 0.056 |   1.268 |    1.811 | 
     | U245                   | A ^ -> Y ^   | AND2X2  | 0.046 | 0.054 |   1.322 |    1.866 | 
     | U244                   | A ^ -> Y ^   | AND2X2  | 0.046 | 0.056 |   1.379 |    1.922 | 
     | U243                   | A ^ -> Y ^   | AND2X2  | 0.039 | 0.051 |   1.429 |    1.973 | 
     | U242                   | A ^ -> Y ^   | AND2X2  | 0.042 | 0.052 |   1.481 |    2.025 | 
     | U241                   | A ^ -> Y ^   | AND2X2  | 0.082 | 0.081 |   1.562 |    2.105 | 
     | U240                   | A ^ -> Y ^   | AND2X2  | 0.055 | 0.065 |   1.627 |    2.170 | 
     | U239                   | A ^ -> Y ^   | AND2X2  | 0.074 | 0.076 |   1.703 |    2.246 | 
     | U238                   | A ^ -> Y ^   | AND2X2  | 0.042 | 0.056 |   1.760 |    2.303 | 
     | U237                   | A ^ -> Y ^   | AND2X2  | 0.064 | 0.070 |   1.829 |    2.373 | 
     | U371                   | A ^ -> Y ^   | OR2X2   | 0.044 | 0.056 |   1.885 |    2.428 | 
     | U370                   | A ^ -> Y v   | INVX1   | 0.023 | 0.035 |   1.920 |    2.463 | 
     | \burst_addr_d_reg[28]  | D v          | DFFSR   | 0.023 | 0.000 |   1.920 |    2.463 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.120 |       |   0.000 |   -0.543 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.060 | 0.040 |   0.039 |   -0.504 | 
     | FECTS_clks_clk___L2_I1 | A v -> Y ^   | INVX4 | 0.066 | 0.062 |   0.102 |   -0.442 | 
     | \burst_addr_d_reg[28]  | CLK ^        | DFFSR | 0.066 | 0.003 |   0.105 |   -0.438 | 
     +------------------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin \wchrsp_fifo/depth_left_reg[5] /CLK 
Endpoint:   \wchrsp_fifo/depth_left_reg[5] /D (^) checked with  leading edge of 
'clk'
Beginpoint: \wchrsp_fifo/depth_left_reg[3] /Q (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.105
- Setup                         0.091
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.464
- Arrival Time                  1.900
= Slack Time                    0.563
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                |              |         |       |       |  Time   |   Time   | 
     |--------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                | \clks.clk  ^ |         | 0.120 |       |   0.000 |    0.563 | 
     | FECTS_clks_clk___L1_I0         | A ^ -> Y v   | INVX8   | 0.060 | 0.040 |   0.039 |    0.603 | 
     | FECTS_clks_clk___L2_I3         | A v -> Y ^   | INVX4   | 0.065 | 0.062 |   0.101 |    0.665 | 
     | \wchrsp_fifo/depth_left_reg[3] | CLK ^ -> Q ^ | DFFSR   | 0.023 | 0.133 |   0.234 |    0.798 | 
     | U445                           | A ^ -> Y ^   | BUFX2   | 0.071 | 0.075 |   0.310 |    0.873 | 
     | U314                           | A ^ -> Y ^   | OR2X2   | 0.020 | 0.047 |   0.357 |    0.920 | 
     | U313                           | A ^ -> Y v   | INVX1   | 0.031 | 0.032 |   0.389 |    0.952 | 
     | U233                           | B v -> Y v   | AND2X2  | 0.012 | 0.048 |   0.437 |    1.000 | 
     | U462                           | A v -> Y ^   | INVX1   | 0.478 | 0.009 |   0.446 |    1.010 | 
     | U515                           | C ^ -> Y v   | NOR3X1  | 0.190 | 0.204 |   0.650 |    1.214 | 
     | U517                           | B v -> Y ^   | AOI21X1 | 0.202 | 0.199 |   0.850 |    1.413 | 
     | U404                           | A ^ -> Y ^   | BUFX2   | 0.088 | 0.086 |   0.935 |    1.499 | 
     | U536                           | B ^ -> Y ^   | AND2X2  | 0.161 | 0.130 |   1.065 |    1.628 | 
     | U234                           | A ^ -> Y ^   | OR2X2   | 0.041 | 0.067 |   1.132 |    1.696 | 
     | U510                           | A ^ -> Y v   | INVX1   | 0.253 | 0.185 |   1.317 |    1.881 | 
     | \intadd_0/U5                   | C v -> YC v  | FAX1    | 0.053 | 0.146 |   1.463 |    2.027 | 
     | \intadd_0/U4                   | C v -> YC v  | FAX1    | 0.034 | 0.091 |   1.554 |    2.117 | 
     | \intadd_0/U3                   | C v -> YC v  | FAX1    | 0.038 | 0.090 |   1.644 |    2.207 | 
     | \intadd_0/U2                   | C v -> YC v  | FAX1    | 0.041 | 0.093 |   1.736 |    2.300 | 
     | U547                           | A v -> Y ^   | XOR2X1  | 0.073 | 0.059 |   1.795 |    2.359 | 
     | U548                           | A ^ -> Y v   | XNOR2X1 | 0.060 | 0.044 |   1.839 |    2.402 | 
     | U549                           | B v -> Y ^   | MUX2X1  | 0.046 | 0.061 |   1.900 |    2.464 | 
     | \wchrsp_fifo/depth_left_reg[5] | D ^          | DFFSR   | 0.046 | 0.000 |   1.900 |    2.464 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                |              |       |       |       |  Time   |   Time   | 
     |--------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                | \clks.clk  ^ |       | 0.120 |       |   0.000 |   -0.563 | 
     | FECTS_clks_clk___L1_I0         | A ^ -> Y v   | INVX8 | 0.060 | 0.040 |   0.039 |   -0.524 | 
     | FECTS_clks_clk___L2_I2         | A v -> Y ^   | INVX4 | 0.065 | 0.062 |   0.102 |   -0.462 | 
     | \wchrsp_fifo/depth_left_reg[5] | CLK ^        | DFFSR | 0.065 | 0.003 |   0.105 |   -0.459 | 
     +--------------------------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin \burst_addr_d_reg[27] /CLK 
Endpoint:   \burst_addr_d_reg[27] /D (^) checked with  leading edge of 'clk'
Beginpoint: \burst_addr_d_reg[6] /Q  (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.100
- Setup                         0.119
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.431
- Arrival Time                  1.833
= Slack Time                    0.599
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                        |              |         |       |       |  Time   |   Time   | 
     |------------------------+--------------+---------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |         | 0.120 |       |   0.000 |    0.599 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8   | 0.060 | 0.040 |   0.040 |    0.638 | 
     | FECTS_clks_clk___L2_I2 | A v -> Y ^   | INVX4   | 0.065 | 0.062 |   0.102 |    0.700 | 
     | \burst_addr_d_reg[6]   | CLK ^ -> Q ^ | DFFSR   | 0.020 | 0.130 |   0.231 |    0.830 | 
     | U436                   | A ^ -> Y ^   | BUFX2   | 0.157 | 0.126 |   0.357 |    0.955 | 
     | U628                   | C ^ -> Y v   | NAND3X1 | 0.026 | 0.057 |   0.414 |    1.013 | 
     | U417                   | A v -> Y v   | BUFX2   | 0.012 | 0.042 |   0.456 |    1.055 | 
     | U257                   | A v -> Y v   | OR2X2   | 0.025 | 0.038 |   0.495 |    1.093 | 
     | U431                   | A v -> Y ^   | INVX1   | 0.056 | 0.055 |   0.550 |    1.149 | 
     | U231                   | A ^ -> Y ^   | AND2X2  | 0.061 | 0.067 |   0.617 |    1.216 | 
     | U256                   | A ^ -> Y ^   | AND2X2  | 0.067 | 0.073 |   0.690 |    1.289 | 
     | U255                   | A ^ -> Y ^   | AND2X2  | 0.040 | 0.055 |   0.745 |    1.344 | 
     | U254                   | A ^ -> Y ^   | AND2X2  | 0.047 | 0.059 |   0.804 |    1.403 | 
     | U253                   | A ^ -> Y ^   | AND2X2  | 0.039 | 0.052 |   0.857 |    1.455 | 
     | U252                   | A ^ -> Y ^   | AND2X2  | 0.042 | 0.054 |   0.911 |    1.509 | 
     | U251                   | A ^ -> Y ^   | AND2X2  | 0.050 | 0.060 |   0.970 |    1.569 | 
     | U250                   | A ^ -> Y ^   | AND2X2  | 0.051 | 0.060 |   1.031 |    1.629 | 
     | U249                   | A ^ -> Y ^   | AND2X2  | 0.077 | 0.078 |   1.109 |    1.707 | 
     | U248                   | A ^ -> Y ^   | AND2X2  | 0.035 | 0.052 |   1.160 |    1.759 | 
     | U247                   | A ^ -> Y ^   | AND2X2  | 0.041 | 0.052 |   1.212 |    1.811 | 
     | U246                   | A ^ -> Y ^   | AND2X2  | 0.045 | 0.056 |   1.268 |    1.867 | 
     | U245                   | A ^ -> Y ^   | AND2X2  | 0.046 | 0.054 |   1.322 |    1.921 | 
     | U244                   | A ^ -> Y ^   | AND2X2  | 0.046 | 0.056 |   1.379 |    1.977 | 
     | U243                   | A ^ -> Y ^   | AND2X2  | 0.039 | 0.051 |   1.429 |    2.028 | 
     | U242                   | A ^ -> Y ^   | AND2X2  | 0.042 | 0.052 |   1.481 |    2.080 | 
     | U241                   | A ^ -> Y ^   | AND2X2  | 0.082 | 0.081 |   1.562 |    2.161 | 
     | U240                   | A ^ -> Y ^   | AND2X2  | 0.055 | 0.065 |   1.627 |    2.225 | 
     | U239                   | A ^ -> Y ^   | AND2X2  | 0.074 | 0.076 |   1.703 |    2.302 | 
     | U649                   | A ^ -> Y v   | OAI21X1 | 0.229 | 0.039 |   1.743 |    2.341 | 
     | U369                   | B v -> Y v   | OR2X2   | 0.042 | 0.074 |   1.817 |    2.415 | 
     | U368                   | A v -> Y ^   | INVX1   | 0.478 | 0.016 |   1.833 |    2.431 | 
     | \burst_addr_d_reg[27]  | D ^          | DFFSR   | 0.478 | 0.000 |   1.833 |    2.431 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.120 |       |   0.000 |   -0.599 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.060 | 0.040 |   0.039 |   -0.559 | 
     | FECTS_clks_clk___L2_I5 | A v -> Y ^   | INVX4 | 0.061 | 0.058 |   0.098 |   -0.501 | 
     | \burst_addr_d_reg[27]  | CLK ^        | DFFSR | 0.061 | 0.002 |   0.100 |   -0.498 | 
     +------------------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin \wchrsp_fifo/depth_left_reg[1] /CLK 
Endpoint:   \wchrsp_fifo/depth_left_reg[1] /D (v) checked with  leading edge of 
'clk'
Beginpoint: \wchrsp_fifo/depth_left_reg[3] /Q (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.105
- Setup                         0.114
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.441
- Arrival Time                  1.800
= Slack Time                    0.641
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                |              |         |       |       |  Time   |   Time   | 
     |--------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                | \clks.clk  ^ |         | 0.120 |       |   0.000 |    0.641 | 
     | FECTS_clks_clk___L1_I0         | A ^ -> Y v   | INVX8   | 0.060 | 0.040 |   0.039 |    0.681 | 
     | FECTS_clks_clk___L2_I3         | A v -> Y ^   | INVX4   | 0.065 | 0.062 |   0.101 |    0.743 | 
     | \wchrsp_fifo/depth_left_reg[3] | CLK ^ -> Q ^ | DFFSR   | 0.023 | 0.133 |   0.234 |    0.876 | 
     | U445                           | A ^ -> Y ^   | BUFX2   | 0.071 | 0.075 |   0.310 |    0.951 | 
     | U314                           | A ^ -> Y ^   | OR2X2   | 0.020 | 0.047 |   0.357 |    0.998 | 
     | U313                           | A ^ -> Y v   | INVX1   | 0.031 | 0.032 |   0.389 |    1.030 | 
     | U233                           | B v -> Y v   | AND2X2  | 0.012 | 0.048 |   0.437 |    1.078 | 
     | U462                           | A v -> Y ^   | INVX1   | 0.478 | 0.009 |   0.446 |    1.088 | 
     | U515                           | C ^ -> Y v   | NOR3X1  | 0.190 | 0.204 |   0.650 |    1.292 | 
     | U517                           | B v -> Y ^   | AOI21X1 | 0.202 | 0.199 |   0.850 |    1.491 | 
     | U404                           | A ^ -> Y ^   | BUFX2   | 0.088 | 0.086 |   0.935 |    1.577 | 
     | U536                           | B ^ -> Y ^   | AND2X2  | 0.161 | 0.130 |   1.065 |    1.706 | 
     | U234                           | A ^ -> Y ^   | OR2X2   | 0.041 | 0.067 |   1.132 |    1.774 | 
     | U510                           | A ^ -> Y v   | INVX1   | 0.253 | 0.185 |   1.317 |    1.959 | 
     | U539                           | C v -> Y ^   | AOI21X1 | 0.045 | 0.095 |   1.413 |    2.054 | 
     | U452                           | A ^ -> Y ^   | BUFX2   | 0.168 | 0.135 |   1.547 |    2.189 | 
     | U451                           | A ^ -> Y v   | INVX1   | 0.024 | 0.080 |   1.627 |    2.269 | 
     | U379                           | A v -> Y v   | AND2X2  | 0.007 | 0.039 |   1.666 |    2.308 | 
     | U378                           | A v -> Y ^   | INVX1   | 0.478 | 0.004 |   1.671 |    2.312 | 
     | U546                           | C ^ -> Y v   | OAI21X1 | 0.146 | 0.129 |   1.800 |    2.441 | 
     | \wchrsp_fifo/depth_left_reg[1] | D v          | DFFSR   | 0.146 | 0.000 |   1.800 |    2.441 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                |              |       |       |       |  Time   |   Time   | 
     |--------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                | \clks.clk  ^ |       | 0.120 |       |   0.000 |   -0.641 | 
     | FECTS_clks_clk___L1_I0         | A ^ -> Y v   | INVX8 | 0.060 | 0.040 |   0.039 |   -0.602 | 
     | FECTS_clks_clk___L2_I3         | A v -> Y ^   | INVX4 | 0.065 | 0.062 |   0.101 |   -0.540 | 
     | \wchrsp_fifo/depth_left_reg[1] | CLK ^        | DFFSR | 0.065 | 0.004 |   0.105 |   -0.536 | 
     +--------------------------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin \wchrsp_fifo/depth_left_reg[4] /CLK 
Endpoint:   \wchrsp_fifo/depth_left_reg[4] /D (v) checked with  leading edge of 
'clk'
Beginpoint: \wchrsp_fifo/depth_left_reg[3] /Q (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.105
- Setup                         0.091
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.465
- Arrival Time                  1.815
= Slack Time                    0.650
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                |              |         |       |       |  Time   |   Time   | 
     |--------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                | \clks.clk  ^ |         | 0.120 |       |   0.000 |    0.650 | 
     | FECTS_clks_clk___L1_I0         | A ^ -> Y v   | INVX8   | 0.060 | 0.040 |   0.039 |    0.689 | 
     | FECTS_clks_clk___L2_I3         | A v -> Y ^   | INVX4   | 0.065 | 0.062 |   0.101 |    0.751 | 
     | \wchrsp_fifo/depth_left_reg[3] | CLK ^ -> Q ^ | DFFSR   | 0.023 | 0.133 |   0.234 |    0.884 | 
     | U445                           | A ^ -> Y ^   | BUFX2   | 0.071 | 0.075 |   0.310 |    0.959 | 
     | U314                           | A ^ -> Y ^   | OR2X2   | 0.020 | 0.047 |   0.357 |    1.006 | 
     | U313                           | A ^ -> Y v   | INVX1   | 0.031 | 0.032 |   0.389 |    1.038 | 
     | U233                           | B v -> Y v   | AND2X2  | 0.012 | 0.048 |   0.437 |    1.086 | 
     | U462                           | A v -> Y ^   | INVX1   | 0.478 | 0.009 |   0.446 |    1.096 | 
     | U515                           | C ^ -> Y v   | NOR3X1  | 0.190 | 0.204 |   0.650 |    1.300 | 
     | U517                           | B v -> Y ^   | AOI21X1 | 0.202 | 0.199 |   0.850 |    1.499 | 
     | U404                           | A ^ -> Y ^   | BUFX2   | 0.088 | 0.086 |   0.935 |    1.585 | 
     | U536                           | B ^ -> Y ^   | AND2X2  | 0.161 | 0.130 |   1.065 |    1.715 | 
     | U234                           | A ^ -> Y ^   | OR2X2   | 0.041 | 0.067 |   1.132 |    1.782 | 
     | U510                           | A ^ -> Y v   | INVX1   | 0.253 | 0.185 |   1.317 |    1.967 | 
     | \intadd_0/U5                   | C v -> YC v  | FAX1    | 0.053 | 0.146 |   1.463 |    2.113 | 
     | \intadd_0/U4                   | C v -> YC v  | FAX1    | 0.034 | 0.091 |   1.554 |    2.203 | 
     | \intadd_0/U3                   | C v -> YC v  | FAX1    | 0.038 | 0.090 |   1.644 |    2.293 | 
     | \intadd_0/U2                   | C v -> YS v  | FAX1    | 0.013 | 0.083 |   1.727 |    2.377 | 
     | U540                           | B v -> Y ^   | MUX2X1  | 0.051 | 0.054 |   1.780 |    2.430 | 
     | U541                           | A ^ -> Y v   | INVX1   | 0.020 | 0.034 |   1.815 |    2.464 | 
     | \wchrsp_fifo/depth_left_reg[4] | D v          | DFFSR   | 0.020 | 0.000 |   1.815 |    2.465 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                |              |       |       |       |  Time   |   Time   | 
     |--------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                | \clks.clk  ^ |       | 0.120 |       |   0.000 |   -0.650 | 
     | FECTS_clks_clk___L1_I0         | A ^ -> Y v   | INVX8 | 0.060 | 0.040 |   0.039 |   -0.610 | 
     | FECTS_clks_clk___L2_I3         | A v -> Y ^   | INVX4 | 0.065 | 0.062 |   0.101 |   -0.548 | 
     | \wchrsp_fifo/depth_left_reg[4] | CLK ^        | DFFSR | 0.065 | 0.004 |   0.105 |   -0.544 | 
     +--------------------------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin \burst_addr_d_reg[26] /CLK 
Endpoint:   \burst_addr_d_reg[26] /D (v) checked with  leading edge of 'clk'
Beginpoint: \burst_addr_d_reg[6] /Q  (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.108
- Setup                         0.094
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.464
- Arrival Time                  1.780
= Slack Time                    0.684
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                        |              |         |       |       |  Time   |   Time   | 
     |------------------------+--------------+---------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |         | 0.120 |       |   0.000 |    0.684 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8   | 0.060 | 0.040 |   0.039 |    0.723 | 
     | FECTS_clks_clk___L2_I2 | A v -> Y ^   | INVX4   | 0.065 | 0.062 |   0.101 |    0.785 | 
     | \burst_addr_d_reg[6]   | CLK ^ -> Q ^ | DFFSR   | 0.020 | 0.130 |   0.231 |    0.915 | 
     | U436                   | A ^ -> Y ^   | BUFX2   | 0.157 | 0.126 |   0.357 |    1.041 | 
     | U628                   | C ^ -> Y v   | NAND3X1 | 0.026 | 0.057 |   0.414 |    1.098 | 
     | U417                   | A v -> Y v   | BUFX2   | 0.012 | 0.042 |   0.456 |    1.140 | 
     | U257                   | A v -> Y v   | OR2X2   | 0.025 | 0.038 |   0.495 |    1.179 | 
     | U431                   | A v -> Y ^   | INVX1   | 0.056 | 0.055 |   0.550 |    1.234 | 
     | U231                   | A ^ -> Y ^   | AND2X2  | 0.061 | 0.067 |   0.617 |    1.301 | 
     | U256                   | A ^ -> Y ^   | AND2X2  | 0.067 | 0.073 |   0.690 |    1.374 | 
     | U255                   | A ^ -> Y ^   | AND2X2  | 0.040 | 0.055 |   0.745 |    1.429 | 
     | U254                   | A ^ -> Y ^   | AND2X2  | 0.047 | 0.059 |   0.804 |    1.488 | 
     | U253                   | A ^ -> Y ^   | AND2X2  | 0.039 | 0.052 |   0.856 |    1.540 | 
     | U252                   | A ^ -> Y ^   | AND2X2  | 0.042 | 0.054 |   0.911 |    1.595 | 
     | U251                   | A ^ -> Y ^   | AND2X2  | 0.050 | 0.060 |   0.970 |    1.654 | 
     | U250                   | A ^ -> Y ^   | AND2X2  | 0.051 | 0.060 |   1.030 |    1.714 | 
     | U249                   | A ^ -> Y ^   | AND2X2  | 0.077 | 0.078 |   1.109 |    1.793 | 
     | U248                   | A ^ -> Y ^   | AND2X2  | 0.035 | 0.052 |   1.160 |    1.844 | 
     | U247                   | A ^ -> Y ^   | AND2X2  | 0.041 | 0.052 |   1.212 |    1.896 | 
     | U246                   | A ^ -> Y ^   | AND2X2  | 0.045 | 0.056 |   1.268 |    1.952 | 
     | U245                   | A ^ -> Y ^   | AND2X2  | 0.046 | 0.054 |   1.322 |    2.006 | 
     | U244                   | A ^ -> Y ^   | AND2X2  | 0.046 | 0.056 |   1.379 |    2.063 | 
     | U243                   | A ^ -> Y ^   | AND2X2  | 0.039 | 0.051 |   1.429 |    2.113 | 
     | U242                   | A ^ -> Y ^   | AND2X2  | 0.042 | 0.052 |   1.481 |    2.165 | 
     | U241                   | A ^ -> Y ^   | AND2X2  | 0.082 | 0.081 |   1.562 |    2.246 | 
     | U240                   | A ^ -> Y ^   | AND2X2  | 0.055 | 0.065 |   1.627 |    2.311 | 
     | U239                   | A ^ -> Y ^   | AND2X2  | 0.074 | 0.076 |   1.703 |    2.387 | 
     | U367                   | A ^ -> Y ^   | OR2X2   | 0.032 | 0.048 |   1.751 |    2.435 | 
     | U366                   | A ^ -> Y v   | INVX1   | 0.020 | 0.028 |   1.780 |    2.464 | 
     | \burst_addr_d_reg[26]  | D v          | DFFSR   | 0.020 | 0.000 |   1.780 |    2.464 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.120 |       |   0.000 |   -0.684 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.060 | 0.040 |   0.039 |   -0.645 | 
     | FECTS_clks_clk___L2_I6 | A v -> Y ^   | INVX4 | 0.068 | 0.065 |   0.104 |   -0.580 | 
     | \burst_addr_d_reg[26]  | CLK ^        | DFFSR | 0.068 | 0.004 |   0.108 |   -0.576 | 
     +------------------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin \wchrsp_fifo/depth_left_reg[3] /CLK 
Endpoint:   \wchrsp_fifo/depth_left_reg[3] /D (v) checked with  leading edge of 
'clk'
Beginpoint: \wchrsp_fifo/depth_left_reg[3] /Q (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.105
- Setup                         0.091
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.464
- Arrival Time                  1.769
= Slack Time                    0.695
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                |              |         |       |       |  Time   |   Time   | 
     |--------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                | \clks.clk  ^ |         | 0.120 |       |   0.000 |    0.695 | 
     | FECTS_clks_clk___L1_I0         | A ^ -> Y v   | INVX8   | 0.060 | 0.040 |   0.040 |    0.735 | 
     | FECTS_clks_clk___L2_I3         | A v -> Y ^   | INVX4   | 0.065 | 0.062 |   0.101 |    0.797 | 
     | \wchrsp_fifo/depth_left_reg[3] | CLK ^ -> Q ^ | DFFSR   | 0.023 | 0.133 |   0.234 |    0.930 | 
     | U445                           | A ^ -> Y ^   | BUFX2   | 0.071 | 0.075 |   0.310 |    1.005 | 
     | U314                           | A ^ -> Y ^   | OR2X2   | 0.020 | 0.047 |   0.357 |    1.052 | 
     | U313                           | A ^ -> Y v   | INVX1   | 0.031 | 0.032 |   0.389 |    1.084 | 
     | U233                           | B v -> Y v   | AND2X2  | 0.012 | 0.048 |   0.437 |    1.132 | 
     | U462                           | A v -> Y ^   | INVX1   | 0.478 | 0.009 |   0.446 |    1.142 | 
     | U515                           | C ^ -> Y v   | NOR3X1  | 0.190 | 0.204 |   0.650 |    1.346 | 
     | U517                           | B v -> Y ^   | AOI21X1 | 0.202 | 0.199 |   0.850 |    1.545 | 
     | U404                           | A ^ -> Y ^   | BUFX2   | 0.088 | 0.086 |   0.935 |    1.631 | 
     | U536                           | B ^ -> Y ^   | AND2X2  | 0.161 | 0.130 |   1.065 |    1.760 | 
     | U234                           | A ^ -> Y ^   | OR2X2   | 0.041 | 0.067 |   1.132 |    1.828 | 
     | U510                           | A ^ -> Y v   | INVX1   | 0.253 | 0.185 |   1.317 |    2.013 | 
     | \intadd_0/U5                   | C v -> YC v  | FAX1    | 0.053 | 0.146 |   1.463 |    2.159 | 
     | \intadd_0/U4                   | C v -> YC v  | FAX1    | 0.034 | 0.091 |   1.554 |    2.249 | 
     | \intadd_0/U3                   | C v -> YS v  | FAX1    | 0.047 | 0.108 |   1.662 |    2.357 | 
     | U542                           | B v -> Y ^   | MUX2X1  | 0.061 | 0.069 |   1.731 |    2.426 | 
     | U543                           | A ^ -> Y v   | INVX1   | 0.021 | 0.038 |   1.769 |    2.464 | 
     | \wchrsp_fifo/depth_left_reg[3] | D v          | DFFSR   | 0.021 | 0.000 |   1.769 |    2.464 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                |              |       |       |       |  Time   |   Time   | 
     |--------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                | \clks.clk  ^ |       | 0.120 |       |   0.000 |   -0.695 | 
     | FECTS_clks_clk___L1_I0         | A ^ -> Y v   | INVX8 | 0.060 | 0.040 |   0.039 |   -0.656 | 
     | FECTS_clks_clk___L2_I3         | A v -> Y ^   | INVX4 | 0.065 | 0.062 |   0.101 |   -0.594 | 
     | \wchrsp_fifo/depth_left_reg[3] | CLK ^        | DFFSR | 0.065 | 0.004 |   0.105 |   -0.590 | 
     +--------------------------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin \burst_addr_d_reg[25] /CLK 
Endpoint:   \burst_addr_d_reg[25] /D (^) checked with  leading edge of 'clk'
Beginpoint: \burst_addr_d_reg[6] /Q  (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.108
- Setup                         0.119
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.439
- Arrival Time                  1.699
= Slack Time                    0.740
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                        |              |         |       |       |  Time   |   Time   | 
     |------------------------+--------------+---------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |         | 0.120 |       |   0.000 |    0.740 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8   | 0.060 | 0.040 |   0.040 |    0.779 | 
     | FECTS_clks_clk___L2_I2 | A v -> Y ^   | INVX4   | 0.065 | 0.062 |   0.102 |    0.841 | 
     | \burst_addr_d_reg[6]   | CLK ^ -> Q ^ | DFFSR   | 0.020 | 0.130 |   0.231 |    0.971 | 
     | U436                   | A ^ -> Y ^   | BUFX2   | 0.157 | 0.126 |   0.357 |    1.097 | 
     | U628                   | C ^ -> Y v   | NAND3X1 | 0.026 | 0.057 |   0.414 |    1.154 | 
     | U417                   | A v -> Y v   | BUFX2   | 0.012 | 0.042 |   0.456 |    1.196 | 
     | U257                   | A v -> Y v   | OR2X2   | 0.025 | 0.038 |   0.495 |    1.234 | 
     | U431                   | A v -> Y ^   | INVX1   | 0.056 | 0.055 |   0.550 |    1.290 | 
     | U231                   | A ^ -> Y ^   | AND2X2  | 0.061 | 0.067 |   0.617 |    1.357 | 
     | U256                   | A ^ -> Y ^   | AND2X2  | 0.067 | 0.073 |   0.690 |    1.430 | 
     | U255                   | A ^ -> Y ^   | AND2X2  | 0.040 | 0.055 |   0.745 |    1.485 | 
     | U254                   | A ^ -> Y ^   | AND2X2  | 0.047 | 0.059 |   0.804 |    1.544 | 
     | U253                   | A ^ -> Y ^   | AND2X2  | 0.039 | 0.052 |   0.857 |    1.596 | 
     | U252                   | A ^ -> Y ^   | AND2X2  | 0.042 | 0.054 |   0.911 |    1.650 | 
     | U251                   | A ^ -> Y ^   | AND2X2  | 0.050 | 0.060 |   0.970 |    1.710 | 
     | U250                   | A ^ -> Y ^   | AND2X2  | 0.051 | 0.060 |   1.031 |    1.770 | 
     | U249                   | A ^ -> Y ^   | AND2X2  | 0.077 | 0.078 |   1.109 |    1.848 | 
     | U248                   | A ^ -> Y ^   | AND2X2  | 0.035 | 0.052 |   1.160 |    1.900 | 
     | U247                   | A ^ -> Y ^   | AND2X2  | 0.041 | 0.052 |   1.212 |    1.952 | 
     | U246                   | A ^ -> Y ^   | AND2X2  | 0.045 | 0.056 |   1.268 |    2.008 | 
     | U245                   | A ^ -> Y ^   | AND2X2  | 0.046 | 0.054 |   1.322 |    2.062 | 
     | U244                   | A ^ -> Y ^   | AND2X2  | 0.046 | 0.056 |   1.379 |    2.119 | 
     | U243                   | A ^ -> Y ^   | AND2X2  | 0.039 | 0.051 |   1.429 |    2.169 | 
     | U242                   | A ^ -> Y ^   | AND2X2  | 0.042 | 0.052 |   1.481 |    2.221 | 
     | U241                   | A ^ -> Y ^   | AND2X2  | 0.082 | 0.081 |   1.562 |    2.302 | 
     | U647                   | A ^ -> Y v   | OAI21X1 | 0.222 | 0.040 |   1.602 |    2.342 | 
     | U365                   | B v -> Y v   | OR2X2   | 0.041 | 0.075 |   1.677 |    2.417 | 
     | U364                   | A v -> Y ^   | INVX1   | 0.478 | 0.021 |   1.699 |    2.438 | 
     | \burst_addr_d_reg[25]  | D ^          | DFFSR   | 0.478 | 0.000 |   1.699 |    2.439 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.120 |       |   0.000 |   -0.740 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.060 | 0.040 |   0.039 |   -0.700 | 
     | FECTS_clks_clk___L2_I6 | A v -> Y ^   | INVX4 | 0.068 | 0.065 |   0.104 |   -0.636 | 
     | \burst_addr_d_reg[25]  | CLK ^        | DFFSR | 0.068 | 0.004 |   0.108 |   -0.632 | 
     +------------------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin \wchrsp_fifo/r_ptr_reg[3] /CLK 
Endpoint:   \wchrsp_fifo/r_ptr_reg[3] /D      (^) checked with  leading edge of 
'clk'
Beginpoint: \wchrsp_fifo/depth_left_reg[3] /Q (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.101
- Setup                         0.099
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.451
- Arrival Time                  1.698
= Slack Time                    0.753
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                |              |         |       |       |  Time   |   Time   | 
     |--------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                | \clks.clk  ^ |         | 0.120 |       |   0.000 |    0.753 | 
     | FECTS_clks_clk___L1_I0         | A ^ -> Y v   | INVX8   | 0.060 | 0.040 |   0.039 |    0.793 | 
     | FECTS_clks_clk___L2_I3         | A v -> Y ^   | INVX4   | 0.065 | 0.062 |   0.101 |    0.855 | 
     | \wchrsp_fifo/depth_left_reg[3] | CLK ^ -> Q ^ | DFFSR   | 0.023 | 0.133 |   0.234 |    0.987 | 
     | U445                           | A ^ -> Y ^   | BUFX2   | 0.071 | 0.075 |   0.310 |    1.063 | 
     | U314                           | A ^ -> Y ^   | OR2X2   | 0.020 | 0.047 |   0.357 |    1.110 | 
     | U313                           | A ^ -> Y v   | INVX1   | 0.031 | 0.032 |   0.389 |    1.142 | 
     | U233                           | B v -> Y v   | AND2X2  | 0.012 | 0.048 |   0.437 |    1.190 | 
     | U462                           | A v -> Y ^   | INVX1   | 0.478 | 0.009 |   0.446 |    1.200 | 
     | U515                           | C ^ -> Y v   | NOR3X1  | 0.190 | 0.204 |   0.650 |    1.404 | 
     | U517                           | B v -> Y ^   | AOI21X1 | 0.202 | 0.199 |   0.850 |    1.603 | 
     | U404                           | A ^ -> Y ^   | BUFX2   | 0.088 | 0.086 |   0.935 |    1.689 | 
     | U536                           | B ^ -> Y ^   | AND2X2  | 0.161 | 0.130 |   1.065 |    1.818 | 
     | U557                           | A ^ -> Y v   | INVX1   | 0.006 | 0.070 |   1.135 |    1.889 | 
     | U558                           | C v -> Y ^   | AOI21X1 | 0.111 | 0.066 |   1.201 |    1.954 | 
     | U426                           | A ^ -> Y ^   | BUFX2   | 0.069 | 0.077 |   1.277 |    2.031 | 
     | U419                           | B ^ -> Y ^   | AND2X2  | 0.028 | 0.043 |   1.321 |    2.074 | 
     | U418                           | A ^ -> Y v   | INVX1   | 0.033 | 0.036 |   1.357 |    2.110 | 
     | U261                           | B v -> Y v   | OR2X2   | 0.009 | 0.051 |   1.408 |    2.162 | 
     | U432                           | A v -> Y ^   | INVX1   | 0.137 | 0.102 |   1.511 |    2.264 | 
     | U262                           | B ^ -> Y ^   | AND2X2  | 0.047 | 0.061 |   1.572 |    2.326 | 
     | U474                           | A ^ -> Y v   | INVX1   | 0.032 | 0.042 |   1.614 |    2.367 | 
     | U674                           | B v -> Y ^   | MUX2X1  | 0.088 | 0.083 |   1.697 |    2.451 | 
     | \wchrsp_fifo/r_ptr_reg[3]      | D ^          | DFFSR   | 0.088 | 0.000 |   1.698 |    2.451 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                           |              |       |       |       |  Time   |   Time   | 
     |---------------------------+--------------+-------+-------+-------+---------+----------| 
     |                           | \clks.clk  ^ |       | 0.120 |       |   0.000 |   -0.753 | 
     | FECTS_clks_clk___L1_I0    | A ^ -> Y v   | INVX8 | 0.060 | 0.040 |   0.039 |   -0.714 | 
     | FECTS_clks_clk___L2_I5    | A v -> Y ^   | INVX4 | 0.061 | 0.058 |   0.098 |   -0.655 | 
     | \wchrsp_fifo/r_ptr_reg[3] | CLK ^        | DFFSR | 0.061 | 0.003 |   0.101 |   -0.653 | 
     +---------------------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin \wchrsp_fifo/r_ptr_reg[4] /CLK 
Endpoint:   \wchrsp_fifo/r_ptr_reg[4] /D      (^) checked with  leading edge of 
'clk'
Beginpoint: \wchrsp_fifo/depth_left_reg[3] /Q (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.101
- Setup                         0.095
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.456
- Arrival Time                  1.692
= Slack Time                    0.764
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                |              |         |       |       |  Time   |   Time   | 
     |--------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                | \clks.clk  ^ |         | 0.120 |       |   0.000 |    0.764 | 
     | FECTS_clks_clk___L1_I0         | A ^ -> Y v   | INVX8   | 0.060 | 0.040 |   0.039 |    0.804 | 
     | FECTS_clks_clk___L2_I3         | A v -> Y ^   | INVX4   | 0.065 | 0.062 |   0.101 |    0.865 | 
     | \wchrsp_fifo/depth_left_reg[3] | CLK ^ -> Q ^ | DFFSR   | 0.023 | 0.133 |   0.234 |    0.998 | 
     | U445                           | A ^ -> Y ^   | BUFX2   | 0.071 | 0.075 |   0.310 |    1.074 | 
     | U314                           | A ^ -> Y ^   | OR2X2   | 0.020 | 0.047 |   0.357 |    1.121 | 
     | U313                           | A ^ -> Y v   | INVX1   | 0.031 | 0.032 |   0.389 |    1.153 | 
     | U233                           | B v -> Y v   | AND2X2  | 0.012 | 0.048 |   0.437 |    1.201 | 
     | U462                           | A v -> Y ^   | INVX1   | 0.478 | 0.009 |   0.446 |    1.210 | 
     | U515                           | C ^ -> Y v   | NOR3X1  | 0.190 | 0.204 |   0.650 |    1.414 | 
     | U517                           | B v -> Y ^   | AOI21X1 | 0.202 | 0.199 |   0.850 |    1.614 | 
     | U404                           | A ^ -> Y ^   | BUFX2   | 0.088 | 0.086 |   0.935 |    1.699 | 
     | U536                           | B ^ -> Y ^   | AND2X2  | 0.161 | 0.130 |   1.065 |    1.829 | 
     | U557                           | A ^ -> Y v   | INVX1   | 0.006 | 0.070 |   1.135 |    1.899 | 
     | U558                           | C v -> Y ^   | AOI21X1 | 0.111 | 0.066 |   1.201 |    1.965 | 
     | U426                           | A ^ -> Y ^   | BUFX2   | 0.069 | 0.077 |   1.277 |    2.041 | 
     | U419                           | B ^ -> Y ^   | AND2X2  | 0.028 | 0.043 |   1.321 |    2.085 | 
     | U418                           | A ^ -> Y v   | INVX1   | 0.033 | 0.036 |   1.357 |    2.121 | 
     | U261                           | B v -> Y v   | OR2X2   | 0.009 | 0.051 |   1.408 |    2.172 | 
     | U432                           | A v -> Y ^   | INVX1   | 0.137 | 0.102 |   1.511 |    2.275 | 
     | U262                           | B ^ -> Y ^   | AND2X2  | 0.047 | 0.061 |   1.572 |    2.336 | 
     | U398                           | A ^ -> Y ^   | AND2X2  | 0.024 | 0.043 |   1.615 |    2.379 | 
     | U397                           | A ^ -> Y v   | INVX1   | 0.020 | 0.026 |   1.641 |    2.405 | 
     | U676                           | S v -> Y ^   | MUX2X1  | 0.067 | 0.051 |   1.692 |    2.456 | 
     | \wchrsp_fifo/r_ptr_reg[4]      | D ^          | DFFSR   | 0.067 | 0.000 |   1.692 |    2.456 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                           |              |       |       |       |  Time   |   Time   | 
     |---------------------------+--------------+-------+-------+-------+---------+----------| 
     |                           | \clks.clk  ^ |       | 0.120 |       |   0.000 |   -0.764 | 
     | FECTS_clks_clk___L1_I0    | A ^ -> Y v   | INVX8 | 0.060 | 0.040 |   0.039 |   -0.725 | 
     | FECTS_clks_clk___L2_I5    | A v -> Y ^   | INVX4 | 0.061 | 0.058 |   0.098 |   -0.666 | 
     | \wchrsp_fifo/r_ptr_reg[4] | CLK ^        | DFFSR | 0.061 | 0.003 |   0.101 |   -0.663 | 
     +---------------------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin \wchrsp_fifo/r_ptr_reg[2] /CLK 
Endpoint:   \wchrsp_fifo/r_ptr_reg[2] /D      (v) checked with  leading edge of 
'clk'
Beginpoint: \wchrsp_fifo/depth_left_reg[3] /Q (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.101
- Setup                         0.086
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.465
- Arrival Time                  1.687
= Slack Time                    0.778
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                |              |         |       |       |  Time   |   Time   | 
     |--------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                | \clks.clk  ^ |         | 0.120 |       |   0.000 |    0.778 | 
     | FECTS_clks_clk___L1_I0         | A ^ -> Y v   | INVX8   | 0.060 | 0.040 |   0.039 |    0.817 | 
     | FECTS_clks_clk___L2_I3         | A v -> Y ^   | INVX4   | 0.065 | 0.062 |   0.101 |    0.879 | 
     | \wchrsp_fifo/depth_left_reg[3] | CLK ^ -> Q ^ | DFFSR   | 0.023 | 0.133 |   0.234 |    1.012 | 
     | U445                           | A ^ -> Y ^   | BUFX2   | 0.071 | 0.075 |   0.310 |    1.087 | 
     | U314                           | A ^ -> Y ^   | OR2X2   | 0.020 | 0.047 |   0.357 |    1.134 | 
     | U313                           | A ^ -> Y v   | INVX1   | 0.031 | 0.032 |   0.389 |    1.166 | 
     | U233                           | B v -> Y v   | AND2X2  | 0.012 | 0.048 |   0.437 |    1.214 | 
     | U462                           | A v -> Y ^   | INVX1   | 0.478 | 0.009 |   0.446 |    1.224 | 
     | U515                           | C ^ -> Y v   | NOR3X1  | 0.190 | 0.204 |   0.650 |    1.428 | 
     | U517                           | B v -> Y ^   | AOI21X1 | 0.202 | 0.199 |   0.850 |    1.627 | 
     | U404                           | A ^ -> Y ^   | BUFX2   | 0.088 | 0.086 |   0.935 |    1.713 | 
     | U536                           | B ^ -> Y ^   | AND2X2  | 0.161 | 0.130 |   1.065 |    1.843 | 
     | U557                           | A ^ -> Y v   | INVX1   | 0.006 | 0.070 |   1.135 |    1.913 | 
     | U558                           | C v -> Y ^   | AOI21X1 | 0.111 | 0.066 |   1.201 |    1.978 | 
     | U426                           | A ^ -> Y ^   | BUFX2   | 0.069 | 0.077 |   1.277 |    2.055 | 
     | U419                           | B ^ -> Y ^   | AND2X2  | 0.028 | 0.043 |   1.321 |    2.099 | 
     | U418                           | A ^ -> Y v   | INVX1   | 0.033 | 0.036 |   1.357 |    2.135 | 
     | U261                           | B v -> Y v   | OR2X2   | 0.009 | 0.051 |   1.408 |    2.186 | 
     | U432                           | A v -> Y ^   | INVX1   | 0.137 | 0.102 |   1.511 |    2.288 | 
     | U262                           | B ^ -> Y ^   | AND2X2  | 0.047 | 0.061 |   1.572 |    2.350 | 
     | U474                           | A ^ -> Y v   | INVX1   | 0.032 | 0.042 |   1.614 |    2.392 | 
     | U672                           | C v -> Y ^   | OAI21X1 | 0.055 | 0.038 |   1.652 |    2.429 | 
     | U673                           | A ^ -> Y v   | INVX1   | 0.019 | 0.035 |   1.687 |    2.465 | 
     | \wchrsp_fifo/r_ptr_reg[2]      | D v          | DFFSR   | 0.019 | 0.000 |   1.687 |    2.465 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                           |              |       |       |       |  Time   |   Time   | 
     |---------------------------+--------------+-------+-------+-------+---------+----------| 
     |                           | \clks.clk  ^ |       | 0.120 |       |   0.000 |   -0.778 | 
     | FECTS_clks_clk___L1_I0    | A ^ -> Y v   | INVX8 | 0.060 | 0.040 |   0.039 |   -0.738 | 
     | FECTS_clks_clk___L2_I5    | A v -> Y ^   | INVX4 | 0.061 | 0.058 |   0.098 |   -0.680 | 
     | \wchrsp_fifo/r_ptr_reg[2] | CLK ^        | DFFSR | 0.061 | 0.003 |   0.101 |   -0.677 | 
     +---------------------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin \wchrsp_fifo/depth_left_reg[2] /CLK 
Endpoint:   \wchrsp_fifo/depth_left_reg[2] /D (v) checked with  leading edge of 
'clk'
Beginpoint: \wchrsp_fifo/depth_left_reg[3] /Q (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.105
- Setup                         0.091
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.464
- Arrival Time                  1.660
= Slack Time                    0.804
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                |              |         |       |       |  Time   |   Time   | 
     |--------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                | \clks.clk  ^ |         | 0.120 |       |   0.000 |    0.804 | 
     | FECTS_clks_clk___L1_I0         | A ^ -> Y v   | INVX8   | 0.060 | 0.040 |   0.040 |    0.843 | 
     | FECTS_clks_clk___L2_I3         | A v -> Y ^   | INVX4   | 0.065 | 0.062 |   0.101 |    0.905 | 
     | \wchrsp_fifo/depth_left_reg[3] | CLK ^ -> Q ^ | DFFSR   | 0.023 | 0.133 |   0.234 |    1.038 | 
     | U445                           | A ^ -> Y ^   | BUFX2   | 0.071 | 0.075 |   0.310 |    1.113 | 
     | U314                           | A ^ -> Y ^   | OR2X2   | 0.020 | 0.047 |   0.357 |    1.160 | 
     | U313                           | A ^ -> Y v   | INVX1   | 0.031 | 0.032 |   0.389 |    1.192 | 
     | U233                           | B v -> Y v   | AND2X2  | 0.012 | 0.048 |   0.437 |    1.241 | 
     | U462                           | A v -> Y ^   | INVX1   | 0.478 | 0.009 |   0.446 |    1.250 | 
     | U515                           | C ^ -> Y v   | NOR3X1  | 0.190 | 0.204 |   0.650 |    1.454 | 
     | U517                           | B v -> Y ^   | AOI21X1 | 0.202 | 0.199 |   0.850 |    1.654 | 
     | U404                           | A ^ -> Y ^   | BUFX2   | 0.088 | 0.086 |   0.935 |    1.739 | 
     | U536                           | B ^ -> Y ^   | AND2X2  | 0.161 | 0.130 |   1.065 |    1.869 | 
     | U234                           | A ^ -> Y ^   | OR2X2   | 0.041 | 0.067 |   1.132 |    1.936 | 
     | U510                           | A ^ -> Y v   | INVX1   | 0.253 | 0.185 |   1.317 |    2.121 | 
     | U539                           | C v -> Y ^   | AOI21X1 | 0.045 | 0.095 |   1.413 |    2.216 | 
     | U452                           | A ^ -> Y ^   | BUFX2   | 0.168 | 0.135 |   1.548 |    2.351 | 
     | U544                           | S ^ -> Y ^   | MUX2X1  | 0.054 | 0.075 |   1.622 |    2.426 | 
     | U545                           | A ^ -> Y v   | INVX1   | 0.023 | 0.038 |   1.660 |    2.464 | 
     | \wchrsp_fifo/depth_left_reg[2] | D v          | DFFSR   | 0.023 | 0.000 |   1.660 |    2.464 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                |              |       |       |       |  Time   |   Time   | 
     |--------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                | \clks.clk  ^ |       | 0.120 |       |   0.000 |   -0.804 | 
     | FECTS_clks_clk___L1_I0         | A ^ -> Y v   | INVX8 | 0.060 | 0.040 |   0.039 |   -0.764 | 
     | FECTS_clks_clk___L2_I3         | A v -> Y ^   | INVX4 | 0.065 | 0.062 |   0.101 |   -0.702 | 
     | \wchrsp_fifo/depth_left_reg[2] | CLK ^        | DFFSR | 0.065 | 0.004 |   0.105 |   -0.698 | 
     +--------------------------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin \burst_addr_d_reg[24] /CLK 
Endpoint:   \burst_addr_d_reg[24] /D (v) checked with  leading edge of 'clk'
Beginpoint: \burst_addr_d_reg[6] /Q  (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.105
- Setup                         0.090
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.464
- Arrival Time                  1.638
= Slack Time                    0.826
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                        |              |         |       |       |  Time   |   Time   | 
     |------------------------+--------------+---------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |         | 0.120 |       |   0.000 |    0.826 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8   | 0.060 | 0.040 |   0.040 |    0.866 | 
     | FECTS_clks_clk___L2_I2 | A v -> Y ^   | INVX4   | 0.065 | 0.062 |   0.102 |    0.928 | 
     | \burst_addr_d_reg[6]   | CLK ^ -> Q ^ | DFFSR   | 0.020 | 0.130 |   0.231 |    1.058 | 
     | U436                   | A ^ -> Y ^   | BUFX2   | 0.157 | 0.126 |   0.357 |    1.183 | 
     | U628                   | C ^ -> Y v   | NAND3X1 | 0.026 | 0.057 |   0.414 |    1.241 | 
     | U417                   | A v -> Y v   | BUFX2   | 0.012 | 0.042 |   0.456 |    1.283 | 
     | U257                   | A v -> Y v   | OR2X2   | 0.025 | 0.038 |   0.495 |    1.321 | 
     | U431                   | A v -> Y ^   | INVX1   | 0.056 | 0.055 |   0.550 |    1.376 | 
     | U231                   | A ^ -> Y ^   | AND2X2  | 0.061 | 0.067 |   0.617 |    1.444 | 
     | U256                   | A ^ -> Y ^   | AND2X2  | 0.067 | 0.073 |   0.690 |    1.516 | 
     | U255                   | A ^ -> Y ^   | AND2X2  | 0.040 | 0.055 |   0.745 |    1.571 | 
     | U254                   | A ^ -> Y ^   | AND2X2  | 0.047 | 0.059 |   0.804 |    1.630 | 
     | U253                   | A ^ -> Y ^   | AND2X2  | 0.039 | 0.052 |   0.857 |    1.683 | 
     | U252                   | A ^ -> Y ^   | AND2X2  | 0.042 | 0.054 |   0.911 |    1.737 | 
     | U251                   | A ^ -> Y ^   | AND2X2  | 0.050 | 0.060 |   0.970 |    1.797 | 
     | U250                   | A ^ -> Y ^   | AND2X2  | 0.051 | 0.060 |   1.031 |    1.857 | 
     | U249                   | A ^ -> Y ^   | AND2X2  | 0.077 | 0.078 |   1.109 |    1.935 | 
     | U248                   | A ^ -> Y ^   | AND2X2  | 0.035 | 0.052 |   1.160 |    1.987 | 
     | U247                   | A ^ -> Y ^   | AND2X2  | 0.041 | 0.052 |   1.212 |    2.039 | 
     | U246                   | A ^ -> Y ^   | AND2X2  | 0.045 | 0.056 |   1.268 |    2.094 | 
     | U245                   | A ^ -> Y ^   | AND2X2  | 0.046 | 0.054 |   1.322 |    2.149 | 
     | U244                   | A ^ -> Y ^   | AND2X2  | 0.046 | 0.056 |   1.379 |    2.205 | 
     | U243                   | A ^ -> Y ^   | AND2X2  | 0.039 | 0.051 |   1.430 |    2.256 | 
     | U242                   | A ^ -> Y ^   | AND2X2  | 0.042 | 0.052 |   1.481 |    2.308 | 
     | U241                   | A ^ -> Y ^   | AND2X2  | 0.082 | 0.081 |   1.562 |    2.388 | 
     | U363                   | A ^ -> Y ^   | OR2X2   | 0.032 | 0.049 |   1.611 |    2.437 | 
     | U362                   | A ^ -> Y v   | INVX1   | 0.018 | 0.027 |   1.638 |    2.464 | 
     | \burst_addr_d_reg[24]  | D v          | DFFSR   | 0.018 | 0.000 |   1.638 |    2.464 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.120 |       |   0.000 |   -0.826 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.060 | 0.040 |   0.040 |   -0.787 | 
     | FECTS_clks_clk___L2_I7 | A v -> Y ^   | INVX4 | 0.065 | 0.062 |   0.101 |   -0.725 | 
     | \burst_addr_d_reg[24]  | CLK ^        | DFFSR | 0.065 | 0.003 |   0.105 |   -0.722 | 
     +------------------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin \wchrsp_fifo/depth_left_reg[0] /CLK 
Endpoint:   \wchrsp_fifo/depth_left_reg[0] /D (^) checked with  leading edge of 
'clk'
Beginpoint: \wchrsp_fifo/depth_left_reg[3] /Q (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.105
- Setup                         0.092
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.464
- Arrival Time                  1.615
= Slack Time                    0.849
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                |              |         |       |       |  Time   |   Time   | 
     |--------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                | \clks.clk  ^ |         | 0.120 |       |   0.000 |    0.849 | 
     | FECTS_clks_clk___L1_I0         | A ^ -> Y v   | INVX8   | 0.060 | 0.040 |   0.040 |    0.889 | 
     | FECTS_clks_clk___L2_I3         | A v -> Y ^   | INVX4   | 0.065 | 0.062 |   0.101 |    0.951 | 
     | \wchrsp_fifo/depth_left_reg[3] | CLK ^ -> Q ^ | DFFSR   | 0.023 | 0.133 |   0.234 |    1.083 | 
     | U445                           | A ^ -> Y ^   | BUFX2   | 0.071 | 0.075 |   0.310 |    1.159 | 
     | U314                           | A ^ -> Y ^   | OR2X2   | 0.020 | 0.047 |   0.357 |    1.206 | 
     | U313                           | A ^ -> Y v   | INVX1   | 0.031 | 0.032 |   0.389 |    1.238 | 
     | U233                           | B v -> Y v   | AND2X2  | 0.012 | 0.048 |   0.437 |    1.286 | 
     | U462                           | A v -> Y ^   | INVX1   | 0.478 | 0.009 |   0.446 |    1.296 | 
     | U515                           | C ^ -> Y v   | NOR3X1  | 0.190 | 0.204 |   0.650 |    1.500 | 
     | U517                           | B v -> Y ^   | AOI21X1 | 0.202 | 0.199 |   0.850 |    1.699 | 
     | U404                           | A ^ -> Y ^   | BUFX2   | 0.088 | 0.086 |   0.935 |    1.785 | 
     | U536                           | B ^ -> Y ^   | AND2X2  | 0.161 | 0.130 |   1.065 |    1.914 | 
     | U234                           | A ^ -> Y ^   | OR2X2   | 0.041 | 0.067 |   1.132 |    1.982 | 
     | U510                           | A ^ -> Y v   | INVX1   | 0.253 | 0.185 |   1.317 |    2.167 | 
     | U539                           | C v -> Y ^   | AOI21X1 | 0.045 | 0.095 |   1.413 |    2.262 | 
     | U452                           | A ^ -> Y ^   | BUFX2   | 0.168 | 0.135 |   1.547 |    2.397 | 
     | U550                           | A ^ -> Y ^   | XNOR2X1 | 0.047 | 0.067 |   1.614 |    2.464 | 
     | \wchrsp_fifo/depth_left_reg[0] | D ^          | DFFSR   | 0.047 | 0.000 |   1.615 |    2.464 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                |              |       |       |       |  Time   |   Time   | 
     |--------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                | \clks.clk  ^ |       | 0.120 |       |   0.000 |   -0.849 | 
     | FECTS_clks_clk___L1_I0         | A ^ -> Y v   | INVX8 | 0.060 | 0.040 |   0.039 |   -0.810 | 
     | FECTS_clks_clk___L2_I3         | A v -> Y ^   | INVX4 | 0.065 | 0.062 |   0.101 |   -0.748 | 
     | \wchrsp_fifo/depth_left_reg[0] | CLK ^        | DFFSR | 0.065 | 0.004 |   0.105 |   -0.744 | 
     +--------------------------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin \wchrsp_fifo/r_ptr_reg[1] /CLK 
Endpoint:   \wchrsp_fifo/r_ptr_reg[1] /D      (v) checked with  leading edge of 
'clk'
Beginpoint: \wchrsp_fifo/depth_left_reg[3] /Q (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.100
- Setup                         0.084
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.466
- Arrival Time                  1.609
= Slack Time                    0.857
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                |              |         |       |       |  Time   |   Time   | 
     |--------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                | \clks.clk  ^ |         | 0.120 |       |   0.000 |    0.857 | 
     | FECTS_clks_clk___L1_I0         | A ^ -> Y v   | INVX8   | 0.060 | 0.040 |   0.039 |    0.896 | 
     | FECTS_clks_clk___L2_I3         | A v -> Y ^   | INVX4   | 0.065 | 0.062 |   0.101 |    0.958 | 
     | \wchrsp_fifo/depth_left_reg[3] | CLK ^ -> Q ^ | DFFSR   | 0.023 | 0.133 |   0.234 |    1.091 | 
     | U445                           | A ^ -> Y ^   | BUFX2   | 0.071 | 0.075 |   0.310 |    1.167 | 
     | U314                           | A ^ -> Y ^   | OR2X2   | 0.020 | 0.047 |   0.357 |    1.214 | 
     | U313                           | A ^ -> Y v   | INVX1   | 0.031 | 0.032 |   0.389 |    1.246 | 
     | U233                           | B v -> Y v   | AND2X2  | 0.012 | 0.048 |   0.437 |    1.294 | 
     | U462                           | A v -> Y ^   | INVX1   | 0.478 | 0.009 |   0.446 |    1.303 | 
     | U515                           | C ^ -> Y v   | NOR3X1  | 0.190 | 0.204 |   0.650 |    1.507 | 
     | U517                           | B v -> Y ^   | AOI21X1 | 0.202 | 0.199 |   0.850 |    1.707 | 
     | U404                           | A ^ -> Y ^   | BUFX2   | 0.088 | 0.086 |   0.935 |    1.792 | 
     | U536                           | B ^ -> Y ^   | AND2X2  | 0.161 | 0.130 |   1.065 |    1.922 | 
     | U557                           | A ^ -> Y v   | INVX1   | 0.006 | 0.070 |   1.135 |    1.992 | 
     | U558                           | C v -> Y ^   | AOI21X1 | 0.111 | 0.066 |   1.201 |    2.058 | 
     | U426                           | A ^ -> Y ^   | BUFX2   | 0.069 | 0.077 |   1.277 |    2.134 | 
     | U419                           | B ^ -> Y ^   | AND2X2  | 0.028 | 0.043 |   1.321 |    2.178 | 
     | U418                           | A ^ -> Y v   | INVX1   | 0.033 | 0.036 |   1.357 |    2.214 | 
     | U261                           | B v -> Y v   | OR2X2   | 0.009 | 0.051 |   1.408 |    2.265 | 
     | U432                           | A v -> Y ^   | INVX1   | 0.137 | 0.102 |   1.511 |    2.368 | 
     | U671                           | C ^ -> Y v   | AOI21X1 | 0.027 | 0.059 |   1.569 |    2.426 | 
     | U324                           | A v -> Y v   | BUFX2   | 0.009 | 0.039 |   1.609 |    2.466 | 
     | \wchrsp_fifo/r_ptr_reg[1]      | D v          | DFFSR   | 0.009 | 0.000 |   1.609 |    2.466 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                           |              |       |       |       |  Time   |   Time   | 
     |---------------------------+--------------+-------+-------+-------+---------+----------| 
     |                           | \clks.clk  ^ |       | 0.120 |       |   0.000 |   -0.857 | 
     | FECTS_clks_clk___L1_I0    | A ^ -> Y v   | INVX8 | 0.060 | 0.040 |   0.039 |   -0.817 | 
     | FECTS_clks_clk___L2_I4    | A v -> Y ^   | INVX4 | 0.061 | 0.059 |   0.099 |   -0.758 | 
     | \wchrsp_fifo/r_ptr_reg[1] | CLK ^        | DFFSR | 0.061 | 0.001 |   0.100 |   -0.757 | 
     +---------------------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin \burst_addr_d_reg[23] /CLK 
Endpoint:   \burst_addr_d_reg[23] /D (v) checked with  leading edge of 'clk'
Beginpoint: \burst_addr_d_reg[6] /Q  (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.105
- Setup                         0.091
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.464
- Arrival Time                  1.557
= Slack Time                    0.906
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                        |              |         |       |       |  Time   |   Time   | 
     |------------------------+--------------+---------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |         | 0.120 |       |   0.000 |    0.906 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8   | 0.060 | 0.040 |   0.039 |    0.946 | 
     | FECTS_clks_clk___L2_I2 | A v -> Y ^   | INVX4   | 0.065 | 0.062 |   0.101 |    1.008 | 
     | \burst_addr_d_reg[6]   | CLK ^ -> Q ^ | DFFSR   | 0.020 | 0.130 |   0.231 |    1.138 | 
     | U436                   | A ^ -> Y ^   | BUFX2   | 0.157 | 0.126 |   0.357 |    1.263 | 
     | U628                   | C ^ -> Y v   | NAND3X1 | 0.026 | 0.057 |   0.414 |    1.321 | 
     | U417                   | A v -> Y v   | BUFX2   | 0.012 | 0.042 |   0.456 |    1.363 | 
     | U257                   | A v -> Y v   | OR2X2   | 0.025 | 0.038 |   0.495 |    1.401 | 
     | U431                   | A v -> Y ^   | INVX1   | 0.056 | 0.055 |   0.550 |    1.456 | 
     | U231                   | A ^ -> Y ^   | AND2X2  | 0.061 | 0.067 |   0.617 |    1.524 | 
     | U256                   | A ^ -> Y ^   | AND2X2  | 0.067 | 0.073 |   0.690 |    1.596 | 
     | U255                   | A ^ -> Y ^   | AND2X2  | 0.040 | 0.055 |   0.745 |    1.651 | 
     | U254                   | A ^ -> Y ^   | AND2X2  | 0.047 | 0.059 |   0.804 |    1.710 | 
     | U253                   | A ^ -> Y ^   | AND2X2  | 0.039 | 0.052 |   0.856 |    1.763 | 
     | U252                   | A ^ -> Y ^   | AND2X2  | 0.042 | 0.054 |   0.911 |    1.817 | 
     | U251                   | A ^ -> Y ^   | AND2X2  | 0.050 | 0.060 |   0.970 |    1.877 | 
     | U250                   | A ^ -> Y ^   | AND2X2  | 0.051 | 0.060 |   1.031 |    1.937 | 
     | U249                   | A ^ -> Y ^   | AND2X2  | 0.077 | 0.078 |   1.109 |    2.015 | 
     | U248                   | A ^ -> Y ^   | AND2X2  | 0.035 | 0.052 |   1.160 |    2.067 | 
     | U247                   | A ^ -> Y ^   | AND2X2  | 0.041 | 0.052 |   1.212 |    2.119 | 
     | U246                   | A ^ -> Y ^   | AND2X2  | 0.045 | 0.056 |   1.268 |    2.174 | 
     | U245                   | A ^ -> Y ^   | AND2X2  | 0.046 | 0.054 |   1.322 |    2.229 | 
     | U244                   | A ^ -> Y ^   | AND2X2  | 0.046 | 0.056 |   1.379 |    2.285 | 
     | U243                   | A ^ -> Y ^   | AND2X2  | 0.039 | 0.051 |   1.429 |    2.336 | 
     | U242                   | A ^ -> Y ^   | AND2X2  | 0.042 | 0.052 |   1.481 |    2.388 | 
     | U361                   | A ^ -> Y ^   | OR2X2   | 0.034 | 0.045 |   1.527 |    2.433 | 
     | U360                   | A ^ -> Y v   | INVX1   | 0.022 | 0.030 |   1.557 |    2.464 | 
     | \burst_addr_d_reg[23]  | D v          | DFFSR   | 0.022 | 0.000 |   1.557 |    2.464 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.120 |       |   0.000 |   -0.906 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.060 | 0.040 |   0.039 |   -0.867 | 
     | FECTS_clks_clk___L2_I7 | A v -> Y ^   | INVX4 | 0.065 | 0.062 |   0.101 |   -0.805 | 
     | \burst_addr_d_reg[23]  | CLK ^        | DFFSR | 0.065 | 0.003 |   0.105 |   -0.802 | 
     +------------------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin \burst_addr_d_reg[22] /CLK 
Endpoint:   \burst_addr_d_reg[22] /D (v) checked with  leading edge of 'clk'
Beginpoint: \burst_addr_d_reg[5] /Q  (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.105
- Setup                         0.091
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.464
- Arrival Time                  1.525
= Slack Time                    0.939
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                        |              |         |       |       |  Time   |   Time   | 
     |------------------------+--------------+---------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |         | 0.120 |       |   0.000 |    0.939 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8   | 0.060 | 0.040 |   0.039 |    0.978 | 
     | FECTS_clks_clk___L2_I0 | A v -> Y ^   | INVX4   | 0.062 | 0.060 |   0.100 |    1.039 | 
     | \burst_addr_d_reg[5]   | CLK ^ -> Q v | DFFSR   | 0.013 | 0.124 |   0.224 |    1.163 | 
     | U508                   | A v -> Y v   | BUFX2   | 0.091 | 0.097 |   0.321 |    1.260 | 
     | U628                   | B v -> Y ^   | NAND3X1 | 0.058 | 0.075 |   0.396 |    1.335 | 
     | U417                   | A ^ -> Y ^   | BUFX2   | 0.025 | 0.045 |   0.441 |    1.380 | 
     | U257                   | A ^ -> Y ^   | OR2X2   | 0.050 | 0.039 |   0.480 |    1.419 | 
     | U431                   | A ^ -> Y v   | INVX1   | 0.055 | 0.058 |   0.537 |    1.476 | 
     | U231                   | A v -> Y v   | AND2X2  | 0.041 | 0.067 |   0.605 |    1.544 | 
     | U256                   | A v -> Y v   | AND2X2  | 0.045 | 0.068 |   0.673 |    1.612 | 
     | U255                   | A v -> Y v   | AND2X2  | 0.027 | 0.056 |   0.729 |    1.668 | 
     | U254                   | A v -> Y v   | AND2X2  | 0.026 | 0.055 |   0.784 |    1.723 | 
     | U253                   | A v -> Y v   | AND2X2  | 0.028 | 0.050 |   0.834 |    1.773 | 
     | U252                   | A v -> Y v   | AND2X2  | 0.030 | 0.052 |   0.886 |    1.825 | 
     | U251                   | A v -> Y v   | AND2X2  | 0.035 | 0.056 |   0.942 |    1.881 | 
     | U250                   | A v -> Y v   | AND2X2  | 0.040 | 0.057 |   0.999 |    1.938 | 
     | U249                   | A v -> Y v   | AND2X2  | 0.054 | 0.072 |   1.071 |    2.010 | 
     | U248                   | A v -> Y v   | AND2X2  | 0.022 | 0.056 |   1.127 |    2.066 | 
     | U247                   | A v -> Y v   | AND2X2  | 0.035 | 0.049 |   1.175 |    2.114 | 
     | U246                   | A v -> Y v   | AND2X2  | 0.034 | 0.054 |   1.230 |    2.169 | 
     | U245                   | A v -> Y v   | AND2X2  | 0.050 | 0.053 |   1.283 |    2.222 | 
     | U244                   | A v -> Y v   | AND2X2  | 0.033 | 0.059 |   1.342 |    2.281 | 
     | U644                   | A v -> Y ^   | OAI21X1 | 0.171 | 0.067 |   1.409 |    2.348 | 
     | U359                   | B ^ -> Y ^   | OR2X2   | 0.050 | 0.079 |   1.488 |    2.427 | 
     | U358                   | A ^ -> Y v   | INVX1   | 0.023 | 0.037 |   1.524 |    2.463 | 
     | \burst_addr_d_reg[22]  | D v          | DFFSR   | 0.023 | 0.000 |   1.525 |    2.464 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.120 |       |   0.000 |   -0.939 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.060 | 0.040 |   0.040 |   -0.899 | 
     | FECTS_clks_clk___L2_I7 | A v -> Y ^   | INVX4 | 0.065 | 0.062 |   0.101 |   -0.838 | 
     | \burst_addr_d_reg[22]  | CLK ^        | DFFSR | 0.065 | 0.003 |   0.105 |   -0.834 | 
     +------------------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin \burst_addr_d_reg[21] /CLK 
Endpoint:   \burst_addr_d_reg[21] /D (v) checked with  leading edge of 'clk'
Beginpoint: \burst_addr_d_reg[6] /Q  (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.106
- Setup                         0.092
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.464
- Arrival Time                  1.460
= Slack Time                    1.004
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                        |              |         |       |       |  Time   |   Time   | 
     |------------------------+--------------+---------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |         | 0.120 |       |   0.000 |    1.004 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8   | 0.060 | 0.040 |   0.040 |    1.043 | 
     | FECTS_clks_clk___L2_I2 | A v -> Y ^   | INVX4   | 0.065 | 0.062 |   0.102 |    1.105 | 
     | \burst_addr_d_reg[6]   | CLK ^ -> Q ^ | DFFSR   | 0.020 | 0.130 |   0.231 |    1.235 | 
     | U436                   | A ^ -> Y ^   | BUFX2   | 0.157 | 0.126 |   0.357 |    1.361 | 
     | U628                   | C ^ -> Y v   | NAND3X1 | 0.026 | 0.057 |   0.414 |    1.418 | 
     | U417                   | A v -> Y v   | BUFX2   | 0.012 | 0.042 |   0.456 |    1.460 | 
     | U257                   | A v -> Y v   | OR2X2   | 0.025 | 0.038 |   0.495 |    1.498 | 
     | U431                   | A v -> Y ^   | INVX1   | 0.056 | 0.055 |   0.550 |    1.554 | 
     | U231                   | A ^ -> Y ^   | AND2X2  | 0.061 | 0.067 |   0.617 |    1.621 | 
     | U256                   | A ^ -> Y ^   | AND2X2  | 0.067 | 0.073 |   0.690 |    1.694 | 
     | U255                   | A ^ -> Y ^   | AND2X2  | 0.040 | 0.055 |   0.745 |    1.749 | 
     | U254                   | A ^ -> Y ^   | AND2X2  | 0.047 | 0.059 |   0.804 |    1.808 | 
     | U253                   | A ^ -> Y ^   | AND2X2  | 0.039 | 0.052 |   0.857 |    1.860 | 
     | U252                   | A ^ -> Y ^   | AND2X2  | 0.042 | 0.054 |   0.911 |    1.914 | 
     | U251                   | A ^ -> Y ^   | AND2X2  | 0.050 | 0.060 |   0.970 |    1.974 | 
     | U250                   | A ^ -> Y ^   | AND2X2  | 0.051 | 0.060 |   1.031 |    2.034 | 
     | U249                   | A ^ -> Y ^   | AND2X2  | 0.077 | 0.078 |   1.109 |    2.112 | 
     | U248                   | A ^ -> Y ^   | AND2X2  | 0.035 | 0.052 |   1.160 |    2.164 | 
     | U247                   | A ^ -> Y ^   | AND2X2  | 0.041 | 0.052 |   1.212 |    2.216 | 
     | U246                   | A ^ -> Y ^   | AND2X2  | 0.045 | 0.056 |   1.268 |    2.272 | 
     | U245                   | A ^ -> Y ^   | AND2X2  | 0.046 | 0.054 |   1.322 |    2.326 | 
     | U244                   | A ^ -> Y ^   | AND2X2  | 0.046 | 0.056 |   1.379 |    2.382 | 
     | U357                   | A ^ -> Y ^   | OR2X2   | 0.038 | 0.048 |   1.427 |    2.431 | 
     | U356                   | A ^ -> Y v   | INVX1   | 0.023 | 0.033 |   1.460 |    2.464 | 
     | \burst_addr_d_reg[21]  | D v          | DFFSR   | 0.023 | 0.000 |   1.460 |    2.464 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.120 |       |   0.000 |   -1.004 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.060 | 0.040 |   0.039 |   -0.964 | 
     | FECTS_clks_clk___L2_I1 | A v -> Y ^   | INVX4 | 0.066 | 0.062 |   0.102 |   -0.902 | 
     | \burst_addr_d_reg[21]  | CLK ^        | DFFSR | 0.066 | 0.004 |   0.106 |   -0.898 | 
     +------------------------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin \wchaddr_fifo/depth_left_reg[4] /CLK 
Endpoint:   \wchaddr_fifo/depth_left_reg[4] /D (^) checked with  leading edge 
of 'clk'
Beginpoint: \wchaddr_fifo/depth_left_reg[0] /Q (^) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.105
- Setup                         0.106
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.449
- Arrival Time                  1.429
= Slack Time                    1.021
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |              |         |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                 | \clks.clk  ^ |         | 0.120 |       |   0.000 |    1.021 | 
     | FECTS_clks_clk___L1_I0          | A ^ -> Y v   | INVX8   | 0.060 | 0.040 |   0.040 |    1.060 | 
     | FECTS_clks_clk___L2_I3          | A v -> Y ^   | INVX4   | 0.065 | 0.062 |   0.101 |    1.122 | 
     | \wchaddr_fifo/depth_left_reg[0] | CLK ^ -> Q ^ | DFFSR   | 0.030 | 0.137 |   0.238 |    1.259 | 
     | U507                            | A ^ -> Y ^   | BUFX2   | 0.083 | 0.084 |   0.322 |    1.342 | 
     | U387                            | B ^ -> Y ^   | OR2X2   | 0.024 | 0.058 |   0.379 |    1.400 | 
     | U388                            | A ^ -> Y v   | INVX1   | 0.014 | 0.021 |   0.401 |    1.422 | 
     | U232                            | B v -> Y v   | AND2X2  | 0.024 | 0.056 |   0.457 |    1.478 | 
     | U264                            | B v -> Y v   | AND2X2  | 0.005 | 0.045 |   0.502 |    1.523 | 
     | U405                            | A v -> Y ^   | INVX1   | 0.147 | 0.108 |   0.610 |    1.631 | 
     | U266                            | A ^ -> Y ^   | AND2X2  | 0.034 | 0.048 |   0.658 |    1.678 | 
     | U430                            | A ^ -> Y v   | INVX1   | 0.046 | 0.047 |   0.704 |    1.725 | 
     | U513                            | A v -> Y v   | AND2X2  | 0.190 | 0.127 |   0.831 |    1.852 | 
     | \intadd_1/U5                    | C v -> YC v  | FAX1    | 0.052 | 0.142 |   0.973 |    1.994 | 
     | \intadd_1/U4                    | C v -> YC v  | FAX1    | 0.035 | 0.090 |   1.064 |    2.084 | 
     | \intadd_1/U3                    | C v -> YC v  | FAX1    | 0.045 | 0.095 |   1.159 |    2.179 | 
     | \intadd_1/U2                    | C v -> YS ^  | FAX1    | 0.043 | 0.088 |   1.246 |    2.267 | 
     | U377                            | B ^ -> Y ^   | AND2X2  | 0.105 | 0.040 |   1.286 |    2.307 | 
     | U376                            | A ^ -> Y v   | INVX1   | 0.025 | 0.056 |   1.342 |    2.363 | 
     | U531                            | C v -> Y ^   | OAI21X1 | 0.119 | 0.086 |   1.427 |    2.448 | 
     | \wchaddr_fifo/depth_left_reg[4] | D ^          | DFFSR   | 0.119 | 0.001 |   1.429 |    2.449 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                 |              |       |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                 | \clks.clk  ^ |       | 0.120 |       |   0.000 |   -1.021 | 
     | FECTS_clks_clk___L1_I0          | A ^ -> Y v   | INVX8 | 0.060 | 0.040 |   0.040 |   -0.981 | 
     | FECTS_clks_clk___L2_I2          | A v -> Y ^   | INVX4 | 0.065 | 0.062 |   0.102 |   -0.919 | 
     | \wchaddr_fifo/depth_left_reg[4] | CLK ^        | DFFSR | 0.065 | 0.004 |   0.105 |   -0.916 | 
     +---------------------------------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin \burst_addr_d_reg[20] /CLK 
Endpoint:   \burst_addr_d_reg[20] /D (^) checked with  leading edge of 'clk'
Beginpoint: \burst_addr_d_reg[6] /Q  (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.105
- Setup                         0.092
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.463
- Arrival Time                  1.429
= Slack Time                    1.034
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                        |              |         |       |       |  Time   |   Time   | 
     |------------------------+--------------+---------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |         | 0.120 |       |   0.000 |    1.034 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8   | 0.060 | 0.040 |   0.039 |    1.074 | 
     | FECTS_clks_clk___L2_I2 | A v -> Y ^   | INVX4   | 0.065 | 0.062 |   0.102 |    1.136 | 
     | \burst_addr_d_reg[6]   | CLK ^ -> Q ^ | DFFSR   | 0.020 | 0.130 |   0.231 |    1.266 | 
     | U436                   | A ^ -> Y ^   | BUFX2   | 0.157 | 0.126 |   0.357 |    1.391 | 
     | U628                   | C ^ -> Y v   | NAND3X1 | 0.026 | 0.057 |   0.414 |    1.449 | 
     | U417                   | A v -> Y v   | BUFX2   | 0.012 | 0.042 |   0.456 |    1.491 | 
     | U257                   | A v -> Y v   | OR2X2   | 0.025 | 0.038 |   0.495 |    1.529 | 
     | U431                   | A v -> Y ^   | INVX1   | 0.056 | 0.055 |   0.550 |    1.584 | 
     | U231                   | A ^ -> Y ^   | AND2X2  | 0.061 | 0.067 |   0.617 |    1.652 | 
     | U256                   | A ^ -> Y ^   | AND2X2  | 0.067 | 0.073 |   0.690 |    1.724 | 
     | U255                   | A ^ -> Y ^   | AND2X2  | 0.040 | 0.055 |   0.745 |    1.779 | 
     | U254                   | A ^ -> Y ^   | AND2X2  | 0.047 | 0.059 |   0.804 |    1.838 | 
     | U253                   | A ^ -> Y ^   | AND2X2  | 0.039 | 0.052 |   0.857 |    1.891 | 
     | U252                   | A ^ -> Y ^   | AND2X2  | 0.042 | 0.054 |   0.911 |    1.945 | 
     | U251                   | A ^ -> Y ^   | AND2X2  | 0.050 | 0.060 |   0.970 |    2.005 | 
     | U250                   | A ^ -> Y ^   | AND2X2  | 0.051 | 0.060 |   1.031 |    2.065 | 
     | U249                   | A ^ -> Y ^   | AND2X2  | 0.077 | 0.078 |   1.109 |    2.143 | 
     | U248                   | A ^ -> Y ^   | AND2X2  | 0.035 | 0.052 |   1.160 |    2.195 | 
     | U247                   | A ^ -> Y ^   | AND2X2  | 0.041 | 0.052 |   1.212 |    2.247 | 
     | U246                   | A ^ -> Y ^   | AND2X2  | 0.045 | 0.056 |   1.268 |    2.302 | 
     | U642                   | A ^ -> Y v   | OAI21X1 | 0.225 | 0.027 |   1.295 |    2.330 | 
     | U355                   | B v -> Y v   | OR2X2   | 0.043 | 0.077 |   1.372 |    2.407 | 
     | U354                   | A v -> Y ^   | INVX1   | 0.049 | 0.056 |   1.428 |    2.462 | 
     | \burst_addr_d_reg[20]  | D ^          | DFFSR   | 0.049 | 0.001 |   1.429 |    2.463 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.120 |       |   0.000 |   -1.034 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.060 | 0.040 |   0.040 |   -0.995 | 
     | FECTS_clks_clk___L2_I7 | A v -> Y ^   | INVX4 | 0.065 | 0.062 |   0.101 |   -0.933 | 
     | \burst_addr_d_reg[20]  | CLK ^        | DFFSR | 0.065 | 0.003 |   0.105 |   -0.929 | 
     +------------------------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin \wchaddr_fifo/depth_left_reg[5] /CLK 
Endpoint:   \wchaddr_fifo/depth_left_reg[5] /D (^) checked with  leading edge 
of 'clk'
Beginpoint: \wchaddr_fifo/depth_left_reg[0] /Q (^) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.105
- Setup                         0.096
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.459
- Arrival Time                  1.422
= Slack Time                    1.037
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |              |         |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                 | \clks.clk  ^ |         | 0.120 |       |   0.000 |    1.037 | 
     | FECTS_clks_clk___L1_I0          | A ^ -> Y v   | INVX8   | 0.060 | 0.040 |   0.039 |    1.076 | 
     | FECTS_clks_clk___L2_I3          | A v -> Y ^   | INVX4   | 0.065 | 0.062 |   0.101 |    1.138 | 
     | \wchaddr_fifo/depth_left_reg[0] | CLK ^ -> Q ^ | DFFSR   | 0.030 | 0.137 |   0.238 |    1.275 | 
     | U507                            | A ^ -> Y ^   | BUFX2   | 0.083 | 0.084 |   0.322 |    1.358 | 
     | U387                            | B ^ -> Y ^   | OR2X2   | 0.024 | 0.058 |   0.379 |    1.416 | 
     | U388                            | A ^ -> Y v   | INVX1   | 0.014 | 0.021 |   0.401 |    1.437 | 
     | U232                            | B v -> Y v   | AND2X2  | 0.024 | 0.056 |   0.457 |    1.493 | 
     | U264                            | B v -> Y v   | AND2X2  | 0.005 | 0.045 |   0.502 |    1.539 | 
     | U405                            | A v -> Y ^   | INVX1   | 0.147 | 0.108 |   0.610 |    1.646 | 
     | U266                            | A ^ -> Y ^   | AND2X2  | 0.034 | 0.048 |   0.658 |    1.694 | 
     | U430                            | A ^ -> Y v   | INVX1   | 0.046 | 0.047 |   0.704 |    1.741 | 
     | U513                            | A v -> Y v   | AND2X2  | 0.190 | 0.127 |   0.831 |    1.868 | 
     | \intadd_1/U5                    | C v -> YC v  | FAX1    | 0.052 | 0.142 |   0.973 |    2.010 | 
     | \intadd_1/U4                    | C v -> YC v  | FAX1    | 0.035 | 0.090 |   1.064 |    2.100 | 
     | \intadd_1/U3                    | C v -> YC v  | FAX1    | 0.045 | 0.095 |   1.158 |    2.195 | 
     | \intadd_1/U2                    | C v -> YC v  | FAX1    | 0.048 | 0.099 |   1.257 |    2.294 | 
     | U532                            | A v -> Y ^   | XOR2X1  | 0.072 | 0.059 |   1.316 |    2.353 | 
     | U533                            | A ^ -> Y v   | XNOR2X1 | 0.032 | 0.046 |   1.362 |    2.399 | 
     | U534                            | A v -> Y ^   | MUX2X1  | 0.071 | 0.060 |   1.422 |    2.459 | 
     | \wchaddr_fifo/depth_left_reg[5] | D ^          | DFFSR   | 0.071 | 0.000 |   1.422 |    2.459 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                 |              |       |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                 | \clks.clk  ^ |       | 0.120 |       |   0.000 |   -1.037 | 
     | FECTS_clks_clk___L1_I0          | A ^ -> Y v   | INVX8 | 0.060 | 0.040 |   0.039 |   -0.997 | 
     | FECTS_clks_clk___L2_I2          | A v -> Y ^   | INVX4 | 0.065 | 0.062 |   0.101 |   -0.935 | 
     | \wchaddr_fifo/depth_left_reg[5] | CLK ^        | DFFSR | 0.065 | 0.004 |   0.105 |   -0.931 | 
     +---------------------------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin \burst_addr_d_reg[19] /CLK 
Endpoint:   \burst_addr_d_reg[19] /D (v) checked with  leading edge of 'clk'
Beginpoint: \burst_addr_d_reg[6] /Q  (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.105
- Setup                         0.093
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.462
- Arrival Time                  1.354
= Slack Time                    1.108
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                        |              |         |       |       |  Time   |   Time   | 
     |------------------------+--------------+---------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |         | 0.120 |       |   0.000 |    1.108 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8   | 0.060 | 0.040 |   0.039 |    1.147 | 
     | FECTS_clks_clk___L2_I2 | A v -> Y ^   | INVX4   | 0.065 | 0.062 |   0.101 |    1.209 | 
     | \burst_addr_d_reg[6]   | CLK ^ -> Q ^ | DFFSR   | 0.020 | 0.130 |   0.231 |    1.339 | 
     | U436                   | A ^ -> Y ^   | BUFX2   | 0.157 | 0.126 |   0.357 |    1.464 | 
     | U628                   | C ^ -> Y v   | NAND3X1 | 0.026 | 0.057 |   0.414 |    1.522 | 
     | U417                   | A v -> Y v   | BUFX2   | 0.012 | 0.042 |   0.456 |    1.564 | 
     | U257                   | A v -> Y v   | OR2X2   | 0.025 | 0.038 |   0.495 |    1.602 | 
     | U431                   | A v -> Y ^   | INVX1   | 0.056 | 0.055 |   0.550 |    1.658 | 
     | U231                   | A ^ -> Y ^   | AND2X2  | 0.061 | 0.067 |   0.617 |    1.725 | 
     | U256                   | A ^ -> Y ^   | AND2X2  | 0.067 | 0.073 |   0.690 |    1.798 | 
     | U255                   | A ^ -> Y ^   | AND2X2  | 0.040 | 0.055 |   0.745 |    1.853 | 
     | U254                   | A ^ -> Y ^   | AND2X2  | 0.047 | 0.059 |   0.804 |    1.912 | 
     | U253                   | A ^ -> Y ^   | AND2X2  | 0.039 | 0.052 |   0.857 |    1.964 | 
     | U252                   | A ^ -> Y ^   | AND2X2  | 0.042 | 0.054 |   0.911 |    2.018 | 
     | U251                   | A ^ -> Y ^   | AND2X2  | 0.050 | 0.060 |   0.970 |    2.078 | 
     | U250                   | A ^ -> Y ^   | AND2X2  | 0.051 | 0.060 |   1.031 |    2.138 | 
     | U249                   | A ^ -> Y ^   | AND2X2  | 0.077 | 0.078 |   1.109 |    2.216 | 
     | U248                   | A ^ -> Y ^   | AND2X2  | 0.035 | 0.052 |   1.160 |    2.268 | 
     | U247                   | A ^ -> Y ^   | AND2X2  | 0.041 | 0.052 |   1.212 |    2.320 | 
     | U246                   | A ^ -> Y ^   | AND2X2  | 0.045 | 0.056 |   1.268 |    2.376 | 
     | U353                   | A ^ -> Y ^   | OR2X2   | 0.038 | 0.048 |   1.316 |    2.424 | 
     | U352                   | A ^ -> Y v   | INVX1   | 0.031 | 0.038 |   1.354 |    2.461 | 
     | \burst_addr_d_reg[19]  | D v          | DFFSR   | 0.031 | 0.000 |   1.354 |    2.462 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.120 |       |   0.000 |   -1.108 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.060 | 0.040 |   0.039 |   -1.068 | 
     | FECTS_clks_clk___L2_I7 | A v -> Y ^   | INVX4 | 0.065 | 0.062 |   0.101 |   -1.006 | 
     | \burst_addr_d_reg[19]  | CLK ^        | DFFSR | 0.065 | 0.003 |   0.105 |   -1.003 | 
     +------------------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin \wchaddr_fifo/depth_left_reg[2] /CLK 
Endpoint:   \wchaddr_fifo/depth_left_reg[2] /D (v) checked with  leading edge 
of 'clk'
Beginpoint: \wchaddr_fifo/depth_left_reg[0] /Q (v) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.105
- Setup                         0.091
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.464
- Arrival Time                  1.343
= Slack Time                    1.121
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |              |         |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                 | \clks.clk  ^ |         | 0.120 |       |   0.000 |    1.121 | 
     | FECTS_clks_clk___L1_I0          | A ^ -> Y v   | INVX8   | 0.060 | 0.040 |   0.040 |    1.161 | 
     | FECTS_clks_clk___L2_I3          | A v -> Y ^   | INVX4   | 0.065 | 0.062 |   0.101 |    1.223 | 
     | \wchaddr_fifo/depth_left_reg[0] | CLK ^ -> Q v | DFFSR   | 0.022 | 0.133 |   0.234 |    1.356 | 
     | U507                            | A v -> Y v   | BUFX2   | 0.047 | 0.068 |   0.303 |    1.424 | 
     | U387                            | B v -> Y v   | OR2X2   | 0.015 | 0.057 |   0.360 |    1.482 | 
     | U388                            | A v -> Y ^   | INVX1   | 0.478 | 0.006 |   0.366 |    1.488 | 
     | U232                            | B ^ -> Y ^   | AND2X2  | 0.170 | 0.044 |   0.410 |    1.531 | 
     | U264                            | B ^ -> Y ^   | AND2X2  | 0.157 | 0.045 |   0.455 |    1.577 | 
     | U405                            | A ^ -> Y v   | INVX1   | 0.103 | 0.124 |   0.579 |    1.701 | 
     | U266                            | A v -> Y v   | AND2X2  | 0.031 | 0.063 |   0.643 |    1.764 | 
     | U430                            | A v -> Y ^   | INVX1   | 0.040 | 0.047 |   0.690 |    1.811 | 
     | U513                            | A ^ -> Y ^   | AND2X2  | 0.231 | 0.168 |   0.857 |    1.979 | 
     | U521                            | A ^ -> Y v   | INVX1   | 0.000 | 0.081 |   0.938 |    2.060 | 
     | U522                            | C v -> Y ^   | OAI21X1 | 0.391 | 0.245 |   1.184 |    2.305 | 
     | U525                            | S ^ -> Y ^   | MUX2X1  | 0.077 | 0.115 |   1.298 |    2.420 | 
     | U526                            | A ^ -> Y v   | INVX1   | 0.022 | 0.044 |   1.343 |    2.464 | 
     | \wchaddr_fifo/depth_left_reg[2] | D v          | DFFSR   | 0.022 | 0.000 |   1.343 |    2.464 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                 |              |       |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                 | \clks.clk  ^ |       | 0.120 |       |   0.000 |   -1.121 | 
     | FECTS_clks_clk___L1_I0          | A ^ -> Y v   | INVX8 | 0.060 | 0.040 |   0.039 |   -1.082 | 
     | FECTS_clks_clk___L2_I3          | A v -> Y ^   | INVX4 | 0.065 | 0.062 |   0.101 |   -1.020 | 
     | \wchaddr_fifo/depth_left_reg[2] | CLK ^        | DFFSR | 0.065 | 0.004 |   0.105 |   -1.016 | 
     +---------------------------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin \wchrsp_fifo/r_ptr_reg[0] /CLK 
Endpoint:   \wchrsp_fifo/r_ptr_reg[0] /D      (^) checked with  leading edge of 
'clk'
Beginpoint: \wchrsp_fifo/depth_left_reg[3] /Q (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.101
- Setup                         0.092
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.458
- Arrival Time                  1.328
= Slack Time                    1.130
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                |              |         |       |       |  Time   |   Time   | 
     |--------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                | \clks.clk  ^ |         | 0.120 |       |   0.000 |    1.130 | 
     | FECTS_clks_clk___L1_I0         | A ^ -> Y v   | INVX8   | 0.060 | 0.040 |   0.039 |    1.169 | 
     | FECTS_clks_clk___L2_I3         | A v -> Y ^   | INVX4   | 0.065 | 0.062 |   0.101 |    1.231 | 
     | \wchrsp_fifo/depth_left_reg[3] | CLK ^ -> Q ^ | DFFSR   | 0.023 | 0.133 |   0.234 |    1.364 | 
     | U445                           | A ^ -> Y ^   | BUFX2   | 0.071 | 0.075 |   0.310 |    1.439 | 
     | U314                           | A ^ -> Y ^   | OR2X2   | 0.020 | 0.047 |   0.357 |    1.487 | 
     | U313                           | A ^ -> Y v   | INVX1   | 0.031 | 0.032 |   0.389 |    1.519 | 
     | U233                           | B v -> Y v   | AND2X2  | 0.012 | 0.048 |   0.437 |    1.567 | 
     | U462                           | A v -> Y ^   | INVX1   | 0.478 | 0.009 |   0.446 |    1.576 | 
     | U515                           | C ^ -> Y v   | NOR3X1  | 0.190 | 0.204 |   0.650 |    1.780 | 
     | U517                           | B v -> Y ^   | AOI21X1 | 0.202 | 0.199 |   0.850 |    1.980 | 
     | U404                           | A ^ -> Y ^   | BUFX2   | 0.088 | 0.086 |   0.935 |    2.065 | 
     | U536                           | B ^ -> Y ^   | AND2X2  | 0.161 | 0.130 |   1.065 |    2.195 | 
     | U557                           | A ^ -> Y v   | INVX1   | 0.006 | 0.070 |   1.135 |    2.265 | 
     | U558                           | C v -> Y ^   | AOI21X1 | 0.111 | 0.066 |   1.201 |    2.331 | 
     | U426                           | A ^ -> Y ^   | BUFX2   | 0.069 | 0.077 |   1.277 |    2.407 | 
     | U559                           | A ^ -> Y ^   | XOR2X1  | 0.054 | 0.051 |   1.328 |    2.458 | 
     | \wchrsp_fifo/r_ptr_reg[0]      | D ^          | DFFSR   | 0.054 | 0.000 |   1.328 |    2.458 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                           |              |       |       |       |  Time   |   Time   | 
     |---------------------------+--------------+-------+-------+-------+---------+----------| 
     |                           | \clks.clk  ^ |       | 0.120 |       |   0.000 |   -1.130 | 
     | FECTS_clks_clk___L1_I0    | A ^ -> Y v   | INVX8 | 0.060 | 0.040 |   0.039 |   -1.090 | 
     | FECTS_clks_clk___L2_I4    | A v -> Y ^   | INVX4 | 0.061 | 0.059 |   0.099 |   -1.031 | 
     | \wchrsp_fifo/r_ptr_reg[0] | CLK ^        | DFFSR | 0.061 | 0.002 |   0.101 |   -1.029 | 
     +---------------------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin \wchaddr_fifo/depth_left_reg[1] /CLK 
Endpoint:   \wchaddr_fifo/depth_left_reg[1] /D (v) checked with  leading edge 
of 'clk'
Beginpoint: \wchaddr_fifo/depth_left_reg[0] /Q (v) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.105
- Setup                         0.089
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.465
- Arrival Time                  1.323
= Slack Time                    1.143
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |              |         |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                 | \clks.clk  ^ |         | 0.120 |       |   0.000 |    1.143 | 
     | FECTS_clks_clk___L1_I0          | A ^ -> Y v   | INVX8   | 0.060 | 0.040 |   0.040 |    1.182 | 
     | FECTS_clks_clk___L2_I3          | A v -> Y ^   | INVX4   | 0.065 | 0.062 |   0.101 |    1.244 | 
     | \wchaddr_fifo/depth_left_reg[0] | CLK ^ -> Q v | DFFSR   | 0.022 | 0.133 |   0.234 |    1.377 | 
     | U507                            | A v -> Y v   | BUFX2   | 0.047 | 0.068 |   0.303 |    1.445 | 
     | U387                            | B v -> Y v   | OR2X2   | 0.015 | 0.057 |   0.360 |    1.503 | 
     | U388                            | A v -> Y ^   | INVX1   | 0.478 | 0.006 |   0.366 |    1.509 | 
     | U232                            | B ^ -> Y ^   | AND2X2  | 0.170 | 0.044 |   0.410 |    1.553 | 
     | U264                            | B ^ -> Y ^   | AND2X2  | 0.157 | 0.045 |   0.455 |    1.598 | 
     | U405                            | A ^ -> Y v   | INVX1   | 0.103 | 0.124 |   0.579 |    1.722 | 
     | U266                            | A v -> Y v   | AND2X2  | 0.031 | 0.063 |   0.643 |    1.785 | 
     | U430                            | A v -> Y ^   | INVX1   | 0.040 | 0.047 |   0.690 |    1.832 | 
     | U513                            | A ^ -> Y ^   | AND2X2  | 0.231 | 0.168 |   0.857 |    2.000 | 
     | U521                            | A ^ -> Y v   | INVX1   | 0.000 | 0.081 |   0.938 |    2.081 | 
     | U522                            | C v -> Y ^   | OAI21X1 | 0.391 | 0.245 |   1.184 |    2.326 | 
     | U528                            | S ^ -> Y ^   | MUX2X1  | 0.063 | 0.106 |   1.290 |    2.433 | 
     | U529                            | A ^ -> Y v   | INVX1   | 0.012 | 0.033 |   1.323 |    2.465 | 
     | \wchaddr_fifo/depth_left_reg[1] | D v          | DFFSR   | 0.012 | 0.000 |   1.323 |    2.465 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                 |              |       |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                 | \clks.clk  ^ |       | 0.120 |       |   0.000 |   -1.143 | 
     | FECTS_clks_clk___L1_I0          | A ^ -> Y v   | INVX8 | 0.060 | 0.040 |   0.039 |   -1.103 | 
     | FECTS_clks_clk___L2_I3          | A v -> Y ^   | INVX4 | 0.065 | 0.062 |   0.101 |   -1.041 | 
     | \wchaddr_fifo/depth_left_reg[1] | CLK ^        | DFFSR | 0.065 | 0.003 |   0.105 |   -1.038 | 
     +---------------------------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin \wchaddr_fifo/depth_left_reg[3] /CLK 
Endpoint:   \wchaddr_fifo/depth_left_reg[3] /D (^) checked with  leading edge 
of 'clk'
Beginpoint: \wchaddr_fifo/depth_left_reg[0] /Q (v) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.104
- Setup                         0.083
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.471
- Arrival Time                  1.325
= Slack Time                    1.146
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |              |         |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                 | \clks.clk  ^ |         | 0.120 |       |   0.000 |    1.146 | 
     | FECTS_clks_clk___L1_I0          | A ^ -> Y v   | INVX8   | 0.060 | 0.040 |   0.039 |    1.185 | 
     | FECTS_clks_clk___L2_I3          | A v -> Y ^   | INVX4   | 0.065 | 0.062 |   0.101 |    1.247 | 
     | \wchaddr_fifo/depth_left_reg[0] | CLK ^ -> Q v | DFFSR   | 0.022 | 0.133 |   0.234 |    1.380 | 
     | U507                            | A v -> Y v   | BUFX2   | 0.047 | 0.068 |   0.303 |    1.449 | 
     | U387                            | B v -> Y v   | OR2X2   | 0.015 | 0.057 |   0.360 |    1.506 | 
     | U388                            | A v -> Y ^   | INVX1   | 0.478 | 0.006 |   0.366 |    1.512 | 
     | U232                            | B ^ -> Y ^   | AND2X2  | 0.170 | 0.044 |   0.410 |    1.556 | 
     | U264                            | B ^ -> Y ^   | AND2X2  | 0.157 | 0.045 |   0.455 |    1.601 | 
     | U405                            | A ^ -> Y v   | INVX1   | 0.103 | 0.124 |   0.579 |    1.725 | 
     | U266                            | A v -> Y v   | AND2X2  | 0.031 | 0.063 |   0.643 |    1.789 | 
     | U430                            | A v -> Y ^   | INVX1   | 0.040 | 0.047 |   0.689 |    1.835 | 
     | U513                            | A ^ -> Y ^   | AND2X2  | 0.231 | 0.168 |   0.857 |    2.003 | 
     | U521                            | A ^ -> Y v   | INVX1   | 0.000 | 0.081 |   0.938 |    2.084 | 
     | U522                            | C v -> Y ^   | OAI21X1 | 0.391 | 0.245 |   1.184 |    2.330 | 
     | U523                            | S ^ -> Y v   | MUX2X1  | 0.056 | 0.109 |   1.293 |    2.439 | 
     | U524                            | A v -> Y ^   | INVX1   | 0.006 | 0.032 |   1.325 |    2.470 | 
     | \wchaddr_fifo/depth_left_reg[3] | D ^          | DFFSR   | 0.006 | 0.000 |   1.325 |    2.471 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                 |              |       |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                 | \clks.clk  ^ |       | 0.120 |       |   0.000 |   -1.146 | 
     | FECTS_clks_clk___L1_I0          | A ^ -> Y v   | INVX8 | 0.060 | 0.040 |   0.039 |   -1.106 | 
     | FECTS_clks_clk___L2_I7          | A v -> Y ^   | INVX4 | 0.065 | 0.062 |   0.101 |   -1.045 | 
     | \wchaddr_fifo/depth_left_reg[3] | CLK ^        | DFFSR | 0.065 | 0.003 |   0.104 |   -1.042 | 
     +---------------------------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin \wchaddr_fifo/depth_left_reg[0] /CLK 
Endpoint:   \wchaddr_fifo/depth_left_reg[0] /D (v) checked with  leading edge 
of 'clk'
Beginpoint: \wchaddr_fifo/depth_left_reg[0] /Q (v) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.105
- Setup                         0.101
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.454
- Arrival Time                  1.301
= Slack Time                    1.153
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |              |         |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                 | \clks.clk  ^ |         | 0.120 |       |   0.000 |    1.153 | 
     | FECTS_clks_clk___L1_I0          | A ^ -> Y v   | INVX8   | 0.060 | 0.040 |   0.039 |    1.192 | 
     | FECTS_clks_clk___L2_I3          | A v -> Y ^   | INVX4   | 0.065 | 0.062 |   0.101 |    1.254 | 
     | \wchaddr_fifo/depth_left_reg[0] | CLK ^ -> Q v | DFFSR   | 0.022 | 0.133 |   0.234 |    1.387 | 
     | U507                            | A v -> Y v   | BUFX2   | 0.047 | 0.068 |   0.303 |    1.456 | 
     | U387                            | B v -> Y v   | OR2X2   | 0.015 | 0.057 |   0.360 |    1.513 | 
     | U388                            | A v -> Y ^   | INVX1   | 0.478 | 0.006 |   0.366 |    1.519 | 
     | U232                            | B ^ -> Y ^   | AND2X2  | 0.170 | 0.044 |   0.410 |    1.563 | 
     | U264                            | B ^ -> Y ^   | AND2X2  | 0.157 | 0.045 |   0.455 |    1.608 | 
     | U405                            | A ^ -> Y v   | INVX1   | 0.103 | 0.124 |   0.579 |    1.732 | 
     | U266                            | A v -> Y v   | AND2X2  | 0.031 | 0.063 |   0.643 |    1.796 | 
     | U430                            | A v -> Y ^   | INVX1   | 0.040 | 0.047 |   0.689 |    1.842 | 
     | U513                            | A ^ -> Y ^   | AND2X2  | 0.231 | 0.168 |   0.857 |    2.010 | 
     | U521                            | A ^ -> Y v   | INVX1   | 0.000 | 0.081 |   0.938 |    2.091 | 
     | U522                            | C v -> Y ^   | OAI21X1 | 0.391 | 0.245 |   1.184 |    2.337 | 
     | U527                            | A ^ -> Y v   | XOR2X1  | 0.077 | 0.117 |   1.300 |    2.453 | 
     | \wchaddr_fifo/depth_left_reg[0] | D v          | DFFSR   | 0.077 | 0.000 |   1.301 |    2.454 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                 |              |       |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                 | \clks.clk  ^ |       | 0.120 |       |   0.000 |   -1.153 | 
     | FECTS_clks_clk___L1_I0          | A ^ -> Y v   | INVX8 | 0.060 | 0.040 |   0.039 |   -1.113 | 
     | FECTS_clks_clk___L2_I3          | A v -> Y ^   | INVX4 | 0.065 | 0.062 |   0.101 |   -1.052 | 
     | \wchaddr_fifo/depth_left_reg[0] | CLK ^        | DFFSR | 0.065 | 0.004 |   0.105 |   -1.048 | 
     +---------------------------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin \burst_addr_d_reg[18] /CLK 
Endpoint:   \burst_addr_d_reg[18] /D (v) checked with  leading edge of 'clk'
Beginpoint: \burst_addr_d_reg[6] /Q  (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.104
- Setup                         0.091
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.463
- Arrival Time                  1.303
= Slack Time                    1.160
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                        |              |         |       |       |  Time   |   Time   | 
     |------------------------+--------------+---------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |         | 0.120 |       |   0.000 |    1.160 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8   | 0.060 | 0.040 |   0.039 |    1.200 | 
     | FECTS_clks_clk___L2_I2 | A v -> Y ^   | INVX4   | 0.065 | 0.062 |   0.101 |    1.262 | 
     | \burst_addr_d_reg[6]   | CLK ^ -> Q ^ | DFFSR   | 0.020 | 0.130 |   0.231 |    1.392 | 
     | U436                   | A ^ -> Y ^   | BUFX2   | 0.157 | 0.126 |   0.357 |    1.517 | 
     | U628                   | C ^ -> Y v   | NAND3X1 | 0.026 | 0.057 |   0.414 |    1.574 | 
     | U417                   | A v -> Y v   | BUFX2   | 0.012 | 0.042 |   0.456 |    1.616 | 
     | U257                   | A v -> Y v   | OR2X2   | 0.025 | 0.038 |   0.495 |    1.655 | 
     | U431                   | A v -> Y ^   | INVX1   | 0.056 | 0.055 |   0.550 |    1.710 | 
     | U231                   | A ^ -> Y ^   | AND2X2  | 0.061 | 0.067 |   0.617 |    1.778 | 
     | U256                   | A ^ -> Y ^   | AND2X2  | 0.067 | 0.073 |   0.690 |    1.850 | 
     | U255                   | A ^ -> Y ^   | AND2X2  | 0.040 | 0.055 |   0.745 |    1.905 | 
     | U254                   | A ^ -> Y ^   | AND2X2  | 0.047 | 0.059 |   0.804 |    1.964 | 
     | U253                   | A ^ -> Y ^   | AND2X2  | 0.039 | 0.052 |   0.856 |    2.017 | 
     | U252                   | A ^ -> Y ^   | AND2X2  | 0.042 | 0.054 |   0.911 |    2.071 | 
     | U251                   | A ^ -> Y ^   | AND2X2  | 0.050 | 0.060 |   0.970 |    2.131 | 
     | U250                   | A ^ -> Y ^   | AND2X2  | 0.051 | 0.060 |   1.030 |    2.191 | 
     | U249                   | A ^ -> Y ^   | AND2X2  | 0.077 | 0.078 |   1.109 |    2.269 | 
     | U248                   | A ^ -> Y ^   | AND2X2  | 0.035 | 0.052 |   1.160 |    2.320 | 
     | U247                   | A ^ -> Y ^   | AND2X2  | 0.041 | 0.052 |   1.212 |    2.372 | 
     | U351                   | A ^ -> Y ^   | OR2X2   | 0.048 | 0.056 |   1.269 |    2.429 | 
     | U350                   | A ^ -> Y v   | INVX1   | 0.021 | 0.034 |   1.303 |    2.463 | 
     | \burst_addr_d_reg[18]  | D v          | DFFSR   | 0.021 | 0.000 |   1.303 |    2.463 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.120 |       |   0.000 |   -1.160 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.060 | 0.040 |   0.039 |   -1.121 | 
     | FECTS_clks_clk___L2_I7 | A v -> Y ^   | INVX4 | 0.065 | 0.062 |   0.101 |   -1.059 | 
     | \burst_addr_d_reg[18]  | CLK ^        | DFFSR | 0.065 | 0.003 |   0.104 |   -1.056 | 
     +------------------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin \wchrsp_fifo/w_ptr_reg[4] /CLK 
Endpoint:   \wchrsp_fifo/w_ptr_reg[4] /D      (^) checked with  leading edge of 
'clk'
Beginpoint: \wchrsp_fifo/depth_left_reg[3] /Q (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.101
- Setup                         0.092
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.459
- Arrival Time                  1.297
= Slack Time                    1.162
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc      |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                |              |        |       |       |  Time   |   Time   | 
     |--------------------------------+--------------+--------+-------+-------+---------+----------| 
     |                                | \clks.clk  ^ |        | 0.120 |       |   0.000 |    1.162 | 
     | FECTS_clks_clk___L1_I0         | A ^ -> Y v   | INVX8  | 0.060 | 0.040 |   0.039 |    1.201 | 
     | FECTS_clks_clk___L2_I3         | A v -> Y ^   | INVX4  | 0.065 | 0.062 |   0.101 |    1.263 | 
     | \wchrsp_fifo/depth_left_reg[3] | CLK ^ -> Q ^ | DFFSR  | 0.023 | 0.133 |   0.234 |    1.396 | 
     | U445                           | A ^ -> Y ^   | BUFX2  | 0.071 | 0.075 |   0.310 |    1.471 | 
     | U314                           | A ^ -> Y ^   | OR2X2  | 0.020 | 0.047 |   0.357 |    1.518 | 
     | U313                           | A ^ -> Y v   | INVX1  | 0.031 | 0.032 |   0.389 |    1.550 | 
     | U233                           | B v -> Y v   | AND2X2 | 0.012 | 0.048 |   0.437 |    1.598 | 
     | U462                           | A v -> Y ^   | INVX1  | 0.478 | 0.009 |   0.446 |    1.608 | 
     | U515                           | C ^ -> Y v   | NOR3X1 | 0.190 | 0.204 |   0.650 |    1.812 | 
     | U312                           | B v -> Y v   | AND2X2 | 0.051 | 0.090 |   0.740 |    1.901 | 
     | U311                           | A v -> Y ^   | INVX1  | 0.038 | 0.051 |   0.791 |    1.952 | 
     | U267                           | A ^ -> Y ^   | AND2X2 | 0.044 | 0.054 |   0.845 |    2.006 | 
     | U448                           | A ^ -> Y v   | INVX1  | 0.135 | 0.111 |   0.956 |    2.117 | 
     | U554                           | C v -> Y ^   | NOR3X1 | 0.212 | 0.165 |   1.121 |    2.283 | 
     | U410                           | B ^ -> Y ^   | AND2X2 | 0.047 | 0.060 |   1.181 |    2.343 | 
     | U395                           | A ^ -> Y ^   | AND2X2 | 0.016 | 0.037 |   1.219 |    2.380 | 
     | U396                           | A ^ -> Y v   | INVX1  | 0.026 | 0.028 |   1.246 |    2.408 | 
     | U669                           | S v -> Y ^   | MUX2X1 | 0.052 | 0.051 |   1.297 |    2.459 | 
     | \wchrsp_fifo/w_ptr_reg[4]      | D ^          | DFFSR  | 0.052 | 0.000 |   1.297 |    2.459 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                           |              |       |       |       |  Time   |   Time   | 
     |---------------------------+--------------+-------+-------+-------+---------+----------| 
     |                           | \clks.clk  ^ |       | 0.120 |       |   0.000 |   -1.162 | 
     | FECTS_clks_clk___L1_I0    | A ^ -> Y v   | INVX8 | 0.060 | 0.040 |   0.040 |   -1.122 | 
     | FECTS_clks_clk___L2_I4    | A v -> Y ^   | INVX4 | 0.061 | 0.059 |   0.099 |   -1.063 | 
     | \wchrsp_fifo/w_ptr_reg[4] | CLK ^        | DFFSR | 0.061 | 0.002 |   0.101 |   -1.061 | 
     +---------------------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin \wchrsp_fifo/w_ptr_reg[3] /CLK 
Endpoint:   \wchrsp_fifo/w_ptr_reg[3] /D      (^) checked with  leading edge of 
'clk'
Beginpoint: \wchrsp_fifo/depth_left_reg[3] /Q (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.101
- Setup                         0.094
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.457
- Arrival Time                  1.272
= Slack Time                    1.186
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc      |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                |              |        |       |       |  Time   |   Time   | 
     |--------------------------------+--------------+--------+-------+-------+---------+----------| 
     |                                | \clks.clk  ^ |        | 0.120 |       |   0.000 |    1.186 | 
     | FECTS_clks_clk___L1_I0         | A ^ -> Y v   | INVX8  | 0.060 | 0.040 |   0.039 |    1.225 | 
     | FECTS_clks_clk___L2_I3         | A v -> Y ^   | INVX4  | 0.065 | 0.062 |   0.101 |    1.287 | 
     | \wchrsp_fifo/depth_left_reg[3] | CLK ^ -> Q ^ | DFFSR  | 0.023 | 0.133 |   0.234 |    1.420 | 
     | U445                           | A ^ -> Y ^   | BUFX2  | 0.071 | 0.075 |   0.310 |    1.495 | 
     | U314                           | A ^ -> Y ^   | OR2X2  | 0.020 | 0.047 |   0.357 |    1.542 | 
     | U313                           | A ^ -> Y v   | INVX1  | 0.031 | 0.032 |   0.389 |    1.574 | 
     | U233                           | B v -> Y v   | AND2X2 | 0.012 | 0.048 |   0.437 |    1.623 | 
     | U462                           | A v -> Y ^   | INVX1  | 0.478 | 0.009 |   0.446 |    1.632 | 
     | U515                           | C ^ -> Y v   | NOR3X1 | 0.190 | 0.204 |   0.650 |    1.836 | 
     | U312                           | B v -> Y v   | AND2X2 | 0.051 | 0.090 |   0.740 |    1.926 | 
     | U311                           | A v -> Y ^   | INVX1  | 0.038 | 0.051 |   0.791 |    1.977 | 
     | U267                           | A ^ -> Y ^   | AND2X2 | 0.044 | 0.054 |   0.845 |    2.030 | 
     | U448                           | A ^ -> Y v   | INVX1  | 0.135 | 0.111 |   0.956 |    2.142 | 
     | U554                           | C v -> Y ^   | NOR3X1 | 0.212 | 0.165 |   1.121 |    2.307 | 
     | U410                           | B ^ -> Y ^   | AND2X2 | 0.047 | 0.060 |   1.181 |    2.367 | 
     | U409                           | A ^ -> Y v   | INVX1  | 0.015 | 0.030 |   1.212 |    2.397 | 
     | U667                           | B v -> Y ^   | MUX2X1 | 0.060 | 0.060 |   1.271 |    2.457 | 
     | \wchrsp_fifo/w_ptr_reg[3]      | D ^          | DFFSR  | 0.060 | 0.000 |   1.272 |    2.457 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                           |              |       |       |       |  Time   |   Time   | 
     |---------------------------+--------------+-------+-------+-------+---------+----------| 
     |                           | \clks.clk  ^ |       | 0.120 |       |   0.000 |   -1.186 | 
     | FECTS_clks_clk___L1_I0    | A ^ -> Y v   | INVX8 | 0.060 | 0.040 |   0.039 |   -1.146 | 
     | FECTS_clks_clk___L2_I4    | A v -> Y ^   | INVX4 | 0.061 | 0.059 |   0.099 |   -1.087 | 
     | \wchrsp_fifo/w_ptr_reg[3] | CLK ^        | DFFSR | 0.061 | 0.002 |   0.101 |   -1.085 | 
     +---------------------------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin \burst_addr_d_reg[17] /CLK 
Endpoint:   \burst_addr_d_reg[17] /D (^) checked with  leading edge of 'clk'
Beginpoint: \burst_addr_d_reg[6] /Q  (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.105
- Setup                         0.119
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.436
- Arrival Time                  1.244
= Slack Time                    1.192
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                        |              |         |       |       |  Time   |   Time   | 
     |------------------------+--------------+---------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |         | 0.120 |       |   0.000 |    1.192 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8   | 0.060 | 0.040 |   0.039 |    1.232 | 
     | FECTS_clks_clk___L2_I2 | A v -> Y ^   | INVX4   | 0.065 | 0.062 |   0.101 |    1.294 | 
     | \burst_addr_d_reg[6]   | CLK ^ -> Q ^ | DFFSR   | 0.020 | 0.130 |   0.231 |    1.424 | 
     | U436                   | A ^ -> Y ^   | BUFX2   | 0.157 | 0.126 |   0.357 |    1.549 | 
     | U628                   | C ^ -> Y v   | NAND3X1 | 0.026 | 0.057 |   0.414 |    1.607 | 
     | U417                   | A v -> Y v   | BUFX2   | 0.012 | 0.042 |   0.456 |    1.649 | 
     | U257                   | A v -> Y v   | OR2X2   | 0.025 | 0.038 |   0.495 |    1.687 | 
     | U431                   | A v -> Y ^   | INVX1   | 0.056 | 0.055 |   0.550 |    1.742 | 
     | U231                   | A ^ -> Y ^   | AND2X2  | 0.061 | 0.067 |   0.617 |    1.810 | 
     | U256                   | A ^ -> Y ^   | AND2X2  | 0.067 | 0.073 |   0.690 |    1.882 | 
     | U255                   | A ^ -> Y ^   | AND2X2  | 0.040 | 0.055 |   0.745 |    1.937 | 
     | U254                   | A ^ -> Y ^   | AND2X2  | 0.047 | 0.059 |   0.804 |    1.996 | 
     | U253                   | A ^ -> Y ^   | AND2X2  | 0.039 | 0.052 |   0.857 |    2.049 | 
     | U252                   | A ^ -> Y ^   | AND2X2  | 0.042 | 0.054 |   0.911 |    2.103 | 
     | U251                   | A ^ -> Y ^   | AND2X2  | 0.050 | 0.060 |   0.970 |    2.163 | 
     | U250                   | A ^ -> Y ^   | AND2X2  | 0.051 | 0.060 |   1.031 |    2.223 | 
     | U249                   | A ^ -> Y ^   | AND2X2  | 0.077 | 0.078 |   1.109 |    2.301 | 
     | U639                   | A ^ -> Y v   | OAI21X1 | 0.226 | 0.038 |   1.147 |    2.339 | 
     | U349                   | B v -> Y v   | OR2X2   | 0.045 | 0.079 |   1.226 |    2.418 | 
     | U348                   | A v -> Y ^   | INVX1   | 0.478 | 0.018 |   1.244 |    2.436 | 
     | \burst_addr_d_reg[17]  | D ^          | DFFSR   | 0.478 | 0.000 |   1.244 |    2.436 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.120 |       |   0.000 |   -1.192 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.060 | 0.040 |   0.039 |   -1.153 | 
     | FECTS_clks_clk___L2_I1 | A v -> Y ^   | INVX4 | 0.066 | 0.062 |   0.102 |   -1.091 | 
     | \burst_addr_d_reg[17]  | CLK ^        | DFFSR | 0.066 | 0.004 |   0.105 |   -1.087 | 
     +------------------------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin \wchrsp_fifo/w_ptr_reg[1] /CLK 
Endpoint:   \wchrsp_fifo/w_ptr_reg[1] /D      (v) checked with  leading edge of 
'clk'
Beginpoint: \wchrsp_fifo/depth_left_reg[3] /Q (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.099
- Setup                         0.084
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.465
- Arrival Time                  1.251
= Slack Time                    1.214
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                |              |         |       |       |  Time   |   Time   | 
     |--------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                | \clks.clk  ^ |         | 0.120 |       |   0.000 |    1.214 | 
     | FECTS_clks_clk___L1_I0         | A ^ -> Y v   | INVX8   | 0.060 | 0.040 |   0.039 |    1.253 | 
     | FECTS_clks_clk___L2_I3         | A v -> Y ^   | INVX4   | 0.065 | 0.062 |   0.101 |    1.315 | 
     | \wchrsp_fifo/depth_left_reg[3] | CLK ^ -> Q ^ | DFFSR   | 0.023 | 0.133 |   0.234 |    1.448 | 
     | U445                           | A ^ -> Y ^   | BUFX2   | 0.071 | 0.075 |   0.310 |    1.523 | 
     | U314                           | A ^ -> Y ^   | OR2X2   | 0.020 | 0.047 |   0.357 |    1.570 | 
     | U313                           | A ^ -> Y v   | INVX1   | 0.031 | 0.032 |   0.389 |    1.602 | 
     | U233                           | B v -> Y v   | AND2X2  | 0.012 | 0.048 |   0.437 |    1.651 | 
     | U462                           | A v -> Y ^   | INVX1   | 0.478 | 0.009 |   0.446 |    1.660 | 
     | U515                           | C ^ -> Y v   | NOR3X1  | 0.190 | 0.204 |   0.650 |    1.864 | 
     | U312                           | B v -> Y v   | AND2X2  | 0.051 | 0.090 |   0.740 |    1.954 | 
     | U311                           | A v -> Y ^   | INVX1   | 0.038 | 0.051 |   0.791 |    2.005 | 
     | U267                           | A ^ -> Y ^   | AND2X2  | 0.044 | 0.054 |   0.845 |    2.059 | 
     | U448                           | A ^ -> Y v   | INVX1   | 0.135 | 0.111 |   0.956 |    2.170 | 
     | U554                           | C v -> Y ^   | NOR3X1  | 0.212 | 0.165 |   1.121 |    2.335 | 
     | U555                           | C ^ -> Y v   | AOI21X1 | 0.037 | 0.089 |   1.210 |    2.424 | 
     | U320                           | A v -> Y v   | BUFX2   | 0.010 | 0.041 |   1.251 |    2.465 | 
     | \wchrsp_fifo/w_ptr_reg[1]      | D v          | DFFSR   | 0.010 | 0.000 |   1.251 |    2.465 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                           |              |       |       |       |  Time   |   Time   | 
     |---------------------------+--------------+-------+-------+-------+---------+----------| 
     |                           | \clks.clk  ^ |       | 0.120 |       |   0.000 |   -1.214 | 
     | FECTS_clks_clk___L1_I0    | A ^ -> Y v   | INVX8 | 0.060 | 0.040 |   0.039 |   -1.174 | 
     | FECTS_clks_clk___L2_I4    | A v -> Y ^   | INVX4 | 0.061 | 0.059 |   0.099 |   -1.115 | 
     | \wchrsp_fifo/w_ptr_reg[1] | CLK ^        | DFFSR | 0.061 | 0.000 |   0.099 |   -1.114 | 
     +---------------------------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin \burst_addr_d_reg[12] /CLK 
Endpoint:   \burst_addr_d_reg[12] /D   (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch_cur_state_reg[1] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.105
- Setup                         0.119
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.436
- Arrival Time                  1.188
= Slack Time                    1.248
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                         |              |         |       |       |  Time   |   Time   | 
     |-------------------------+--------------+---------+-------+-------+---------+----------| 
     |                         | \clks.clk  ^ |         | 0.120 |       |   0.000 |    1.248 | 
     | FECTS_clks_clk___L1_I0  | A ^ -> Y v   | INVX8   | 0.060 | 0.040 |   0.040 |    1.287 | 
     | FECTS_clks_clk___L2_I0  | A v -> Y ^   | INVX4   | 0.062 | 0.060 |   0.100 |    1.347 | 
     | \w_dch_cur_state_reg[1] | CLK ^ -> Q ^ | DFFSR   | 0.041 | 0.143 |   0.243 |    1.491 | 
     | U442                    | A ^ -> Y ^   | BUFX2   | 0.068 | 0.074 |   0.317 |    1.564 | 
     | U441                    | A ^ -> Y v   | INVX1   | 0.095 | 0.091 |   0.408 |    1.656 | 
     | U304                    | A v -> Y v   | OR2X2   | 0.025 | 0.057 |   0.465 |    1.712 | 
     | U302                    | B v -> Y v   | OR2X2   | 0.080 | 0.105 |   0.570 |    1.817 | 
     | U258                    | A v -> Y ^   | INVX4   | 0.651 | 0.277 |   0.846 |    2.094 | 
     | U634                    | C ^ -> Y v   | OAI21X1 | 0.229 | 0.238 |   1.084 |    2.332 | 
     | U339                    | B v -> Y v   | OR2X2   | 0.047 | 0.080 |   1.165 |    2.412 | 
     | U338                    | A v -> Y ^   | INVX1   | 0.478 | 0.024 |   1.188 |    2.436 | 
     | \burst_addr_d_reg[12]   | D ^          | DFFSR   | 0.478 | 0.000 |   1.188 |    2.436 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.120 |       |   0.000 |   -1.248 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.060 | 0.040 |   0.039 |   -1.208 | 
     | FECTS_clks_clk___L2_I1 | A v -> Y ^   | INVX4 | 0.066 | 0.062 |   0.102 |   -1.146 | 
     | \burst_addr_d_reg[12]  | CLK ^        | DFFSR | 0.066 | 0.004 |   0.105 |   -1.142 | 
     +------------------------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin \burst_addr_d_reg[16] /CLK 
Endpoint:   \burst_addr_d_reg[16] /D   (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch_cur_state_reg[1] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.104
- Setup                         0.119
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.435
- Arrival Time                  1.174
= Slack Time                    1.261
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                         |              |         |       |       |  Time   |   Time   | 
     |-------------------------+--------------+---------+-------+-------+---------+----------| 
     |                         | \clks.clk  ^ |         | 0.120 |       |   0.000 |    1.261 | 
     | FECTS_clks_clk___L1_I0  | A ^ -> Y v   | INVX8   | 0.060 | 0.040 |   0.039 |    1.301 | 
     | FECTS_clks_clk___L2_I0  | A v -> Y ^   | INVX4   | 0.062 | 0.060 |   0.100 |    1.361 | 
     | \w_dch_cur_state_reg[1] | CLK ^ -> Q ^ | DFFSR   | 0.041 | 0.143 |   0.243 |    1.504 | 
     | U442                    | A ^ -> Y ^   | BUFX2   | 0.068 | 0.074 |   0.317 |    1.578 | 
     | U441                    | A ^ -> Y v   | INVX1   | 0.095 | 0.091 |   0.408 |    1.669 | 
     | U304                    | A v -> Y v   | OR2X2   | 0.025 | 0.057 |   0.465 |    1.726 | 
     | U302                    | B v -> Y v   | OR2X2   | 0.080 | 0.105 |   0.569 |    1.831 | 
     | U258                    | A v -> Y ^   | INVX4   | 0.651 | 0.277 |   0.846 |    2.108 | 
     | U638                    | C ^ -> Y v   | OAI21X1 | 0.225 | 0.238 |   1.084 |    2.345 | 
     | U347                    | B v -> Y v   | OR2X2   | 0.040 | 0.073 |   1.157 |    2.419 | 
     | U346                    | A v -> Y ^   | INVX1   | 0.478 | 0.016 |   1.174 |    2.435 | 
     | \burst_addr_d_reg[16]   | D ^          | DFFSR   | 0.478 | 0.000 |   1.174 |    2.435 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.120 |       |   0.000 |   -1.261 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.060 | 0.040 |   0.039 |   -1.222 | 
     | FECTS_clks_clk___L2_I7 | A v -> Y ^   | INVX4 | 0.065 | 0.062 |   0.101 |   -1.160 | 
     | \burst_addr_d_reg[16]  | CLK ^        | DFFSR | 0.065 | 0.002 |   0.104 |   -1.157 | 
     +------------------------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin \burst_addr_d_reg[13] /CLK 
Endpoint:   \burst_addr_d_reg[13] /D   (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch_cur_state_reg[1] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.104
- Setup                         0.119
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.435
- Arrival Time                  1.173
= Slack Time                    1.262
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                         |              |         |       |       |  Time   |   Time   | 
     |-------------------------+--------------+---------+-------+-------+---------+----------| 
     |                         | \clks.clk  ^ |         | 0.120 |       |   0.000 |    1.261 | 
     | FECTS_clks_clk___L1_I0  | A ^ -> Y v   | INVX8   | 0.060 | 0.040 |   0.039 |    1.301 | 
     | FECTS_clks_clk___L2_I0  | A v -> Y ^   | INVX4   | 0.062 | 0.060 |   0.100 |    1.361 | 
     | \w_dch_cur_state_reg[1] | CLK ^ -> Q ^ | DFFSR   | 0.041 | 0.143 |   0.243 |    1.504 | 
     | U442                    | A ^ -> Y ^   | BUFX2   | 0.068 | 0.074 |   0.317 |    1.578 | 
     | U441                    | A ^ -> Y v   | INVX1   | 0.095 | 0.091 |   0.408 |    1.670 | 
     | U304                    | A v -> Y v   | OR2X2   | 0.025 | 0.057 |   0.465 |    1.726 | 
     | U302                    | B v -> Y v   | OR2X2   | 0.080 | 0.105 |   0.569 |    1.831 | 
     | U258                    | A v -> Y ^   | INVX4   | 0.651 | 0.277 |   0.846 |    2.108 | 
     | U635                    | C ^ -> Y v   | OAI21X1 | 0.225 | 0.235 |   1.081 |    2.342 | 
     | U341                    | B v -> Y v   | OR2X2   | 0.039 | 0.072 |   1.153 |    2.414 | 
     | U340                    | A v -> Y ^   | INVX1   | 0.478 | 0.020 |   1.173 |    2.435 | 
     | \burst_addr_d_reg[13]   | D ^          | DFFSR   | 0.478 | 0.000 |   1.173 |    2.435 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.120 |       |   0.000 |   -1.262 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.060 | 0.040 |   0.039 |   -1.222 | 
     | FECTS_clks_clk___L2_I1 | A v -> Y ^   | INVX4 | 0.066 | 0.062 |   0.102 |   -1.160 | 
     | \burst_addr_d_reg[13]  | CLK ^        | DFFSR | 0.066 | 0.002 |   0.104 |   -1.158 | 
     +------------------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin \burst_addr_d_reg[11] /CLK 
Endpoint:   \burst_addr_d_reg[11] /D   (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch_cur_state_reg[1] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.105
- Setup                         0.119
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.436
- Arrival Time                  1.174
= Slack Time                    1.262
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                         |              |         |       |       |  Time   |   Time   | 
     |-------------------------+--------------+---------+-------+-------+---------+----------| 
     |                         | \clks.clk  ^ |         | 0.120 |       |   0.000 |    1.262 | 
     | FECTS_clks_clk___L1_I0  | A ^ -> Y v   | INVX8   | 0.060 | 0.040 |   0.040 |    1.301 | 
     | FECTS_clks_clk___L2_I0  | A v -> Y ^   | INVX4   | 0.062 | 0.060 |   0.100 |    1.361 | 
     | \w_dch_cur_state_reg[1] | CLK ^ -> Q ^ | DFFSR   | 0.041 | 0.143 |   0.243 |    1.505 | 
     | U442                    | A ^ -> Y ^   | BUFX2   | 0.068 | 0.074 |   0.317 |    1.579 | 
     | U441                    | A ^ -> Y v   | INVX1   | 0.095 | 0.091 |   0.408 |    1.670 | 
     | U304                    | A v -> Y v   | OR2X2   | 0.025 | 0.057 |   0.465 |    1.727 | 
     | U302                    | B v -> Y v   | OR2X2   | 0.080 | 0.105 |   0.570 |    1.831 | 
     | U258                    | A v -> Y ^   | INVX4   | 0.651 | 0.277 |   0.846 |    2.108 | 
     | U633                    | C ^ -> Y v   | OAI21X1 | 0.227 | 0.236 |   1.082 |    2.344 | 
     | U337                    | B v -> Y v   | OR2X2   | 0.039 | 0.071 |   1.153 |    2.415 | 
     | U336                    | A v -> Y ^   | INVX1   | 0.478 | 0.021 |   1.174 |    2.436 | 
     | \burst_addr_d_reg[11]   | D ^          | DFFSR   | 0.478 | 0.000 |   1.174 |    2.436 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.120 |       |   0.000 |   -1.262 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.060 | 0.040 |   0.039 |   -1.222 | 
     | FECTS_clks_clk___L2_I1 | A v -> Y ^   | INVX4 | 0.066 | 0.062 |   0.102 |   -1.160 | 
     | \burst_addr_d_reg[11]  | CLK ^        | DFFSR | 0.066 | 0.003 |   0.105 |   -1.157 | 
     +------------------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin \burst_addr_d_reg[15] /CLK 
Endpoint:   \burst_addr_d_reg[15] /D   (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch_cur_state_reg[1] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.106
- Setup                         0.086
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.470
- Arrival Time                  1.205
= Slack Time                    1.265
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                         |              |         |       |       |  Time   |   Time   | 
     |-------------------------+--------------+---------+-------+-------+---------+----------| 
     |                         | \clks.clk  ^ |         | 0.120 |       |   0.000 |    1.265 | 
     | FECTS_clks_clk___L1_I0  | A ^ -> Y v   | INVX8   | 0.060 | 0.040 |   0.040 |    1.304 | 
     | FECTS_clks_clk___L2_I0  | A v -> Y ^   | INVX4   | 0.062 | 0.060 |   0.100 |    1.365 | 
     | \w_dch_cur_state_reg[1] | CLK ^ -> Q ^ | DFFSR   | 0.041 | 0.143 |   0.243 |    1.508 | 
     | U442                    | A ^ -> Y ^   | BUFX2   | 0.068 | 0.074 |   0.317 |    1.582 | 
     | U441                    | A ^ -> Y v   | INVX1   | 0.095 | 0.091 |   0.408 |    1.673 | 
     | U304                    | A v -> Y v   | OR2X2   | 0.025 | 0.057 |   0.465 |    1.730 | 
     | U302                    | B v -> Y v   | OR2X2   | 0.080 | 0.105 |   0.570 |    1.834 | 
     | U258                    | A v -> Y ^   | INVX4   | 0.651 | 0.277 |   0.846 |    2.111 | 
     | U637                    | C ^ -> Y v   | OAI21X1 | 0.224 | 0.235 |   1.082 |    2.347 | 
     | U345                    | B v -> Y v   | OR2X2   | 0.050 | 0.086 |   1.168 |    2.433 | 
     | U344                    | A v -> Y ^   | INVX1   | 0.016 | 0.037 |   1.205 |    2.470 | 
     | \burst_addr_d_reg[15]   | D ^          | DFFSR   | 0.016 | 0.000 |   1.205 |    2.470 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.120 |       |   0.000 |   -1.265 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.060 | 0.040 |   0.039 |   -1.225 | 
     | FECTS_clks_clk___L2_I1 | A v -> Y ^   | INVX4 | 0.066 | 0.062 |   0.102 |   -1.163 | 
     | \burst_addr_d_reg[15]  | CLK ^        | DFFSR | 0.066 | 0.004 |   0.106 |   -1.159 | 
     +------------------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin \burst_addr_d_reg[14] /CLK 
Endpoint:   \burst_addr_d_reg[14] /D   (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch_cur_state_reg[1] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.108
- Setup                         0.119
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.439
- Arrival Time                  1.170
= Slack Time                    1.268
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                         |              |         |       |       |  Time   |   Time   | 
     |-------------------------+--------------+---------+-------+-------+---------+----------| 
     |                         | \clks.clk  ^ |         | 0.120 |       |   0.000 |    1.268 | 
     | FECTS_clks_clk___L1_I0  | A ^ -> Y v   | INVX8   | 0.060 | 0.040 |   0.040 |    1.308 | 
     | FECTS_clks_clk___L2_I0  | A v -> Y ^   | INVX4   | 0.062 | 0.060 |   0.100 |    1.368 | 
     | \w_dch_cur_state_reg[1] | CLK ^ -> Q ^ | DFFSR   | 0.041 | 0.143 |   0.243 |    1.511 | 
     | U442                    | A ^ -> Y ^   | BUFX2   | 0.068 | 0.074 |   0.317 |    1.585 | 
     | U441                    | A ^ -> Y v   | INVX1   | 0.095 | 0.091 |   0.408 |    1.677 | 
     | U304                    | A v -> Y v   | OR2X2   | 0.025 | 0.057 |   0.465 |    1.733 | 
     | U302                    | B v -> Y v   | OR2X2   | 0.080 | 0.105 |   0.570 |    1.838 | 
     | U258                    | A v -> Y ^   | INVX4   | 0.651 | 0.277 |   0.846 |    2.115 | 
     | U636                    | C ^ -> Y v   | OAI21X1 | 0.223 | 0.236 |   1.082 |    2.351 | 
     | U343                    | B v -> Y v   | OR2X2   | 0.039 | 0.072 |   1.155 |    2.423 | 
     | U342                    | A v -> Y ^   | INVX1   | 0.478 | 0.015 |   1.170 |    2.438 | 
     | \burst_addr_d_reg[14]   | D ^          | DFFSR   | 0.478 | 0.000 |   1.170 |    2.439 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.120 |       |   0.000 |   -1.268 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.060 | 0.040 |   0.039 |   -1.229 | 
     | FECTS_clks_clk___L2_I6 | A v -> Y ^   | INVX4 | 0.068 | 0.065 |   0.104 |   -1.164 | 
     | \burst_addr_d_reg[14]  | CLK ^        | DFFSR | 0.068 | 0.004 |   0.108 |   -1.161 | 
     +------------------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin \wchrsp_fifo/w_ptr_reg[2] /CLK 
Endpoint:   \wchrsp_fifo/w_ptr_reg[2] /D      (^) checked with  leading edge of 
'clk'
Beginpoint: \wchrsp_fifo/depth_left_reg[3] /Q (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.102
- Setup                         0.092
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.460
- Arrival Time                  1.191
= Slack Time                    1.270
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc      |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                |              |        |       |       |  Time   |   Time   | 
     |--------------------------------+--------------+--------+-------+-------+---------+----------| 
     |                                | \clks.clk  ^ |        | 0.120 |       |   0.000 |    1.270 | 
     | FECTS_clks_clk___L1_I0         | A ^ -> Y v   | INVX8  | 0.060 | 0.040 |   0.039 |    1.309 | 
     | FECTS_clks_clk___L2_I3         | A v -> Y ^   | INVX4  | 0.065 | 0.062 |   0.101 |    1.371 | 
     | \wchrsp_fifo/depth_left_reg[3] | CLK ^ -> Q ^ | DFFSR  | 0.023 | 0.133 |   0.234 |    1.504 | 
     | U445                           | A ^ -> Y ^   | BUFX2  | 0.071 | 0.075 |   0.310 |    1.579 | 
     | U314                           | A ^ -> Y ^   | OR2X2  | 0.020 | 0.047 |   0.357 |    1.626 | 
     | U313                           | A ^ -> Y v   | INVX1  | 0.031 | 0.032 |   0.389 |    1.658 | 
     | U233                           | B v -> Y v   | AND2X2 | 0.012 | 0.048 |   0.437 |    1.707 | 
     | U462                           | A v -> Y ^   | INVX1  | 0.478 | 0.009 |   0.446 |    1.716 | 
     | U515                           | C ^ -> Y v   | NOR3X1 | 0.190 | 0.204 |   0.650 |    1.920 | 
     | U312                           | B v -> Y v   | AND2X2 | 0.051 | 0.090 |   0.740 |    2.010 | 
     | U311                           | A v -> Y ^   | INVX1  | 0.038 | 0.051 |   0.791 |    2.061 | 
     | U267                           | A ^ -> Y ^   | AND2X2 | 0.044 | 0.054 |   0.845 |    2.114 | 
     | U448                           | A ^ -> Y v   | INVX1  | 0.135 | 0.111 |   0.956 |    2.226 | 
     | U554                           | C v -> Y ^   | NOR3X1 | 0.212 | 0.165 |   1.121 |    2.391 | 
     | U556                           | A ^ -> Y ^   | XOR2X1 | 0.051 | 0.069 |   1.190 |    2.460 | 
     | \wchrsp_fifo/w_ptr_reg[2]      | D ^          | DFFSR  | 0.051 | 0.000 |   1.191 |    2.460 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                           |              |       |       |       |  Time   |   Time   | 
     |---------------------------+--------------+-------+-------+-------+---------+----------| 
     |                           | \clks.clk  ^ |       | 0.120 |       |   0.000 |   -1.270 | 
     | FECTS_clks_clk___L1_I0    | A ^ -> Y v   | INVX8 | 0.060 | 0.040 |   0.040 |   -1.230 | 
     | FECTS_clks_clk___L2_I0    | A v -> Y ^   | INVX4 | 0.062 | 0.060 |   0.100 |   -1.170 | 
     | \wchrsp_fifo/w_ptr_reg[2] | CLK ^        | DFFSR | 0.062 | 0.002 |   0.102 |   -1.167 | 
     +---------------------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin \wchaddr_fifo/r_ptr_reg[4] /CLK 
Endpoint:   \wchaddr_fifo/r_ptr_reg[4] /D      (^) checked with  leading edge 
of 'clk'
Beginpoint: \wchaddr_fifo/depth_left_reg[0] /Q (^) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.102
- Setup                         0.096
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.456
- Arrival Time                  1.168
= Slack Time                    1.287
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                 |              |        |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+--------+-------+-------+---------+----------| 
     |                                 | \clks.clk  ^ |        | 0.120 |       |   0.000 |    1.288 | 
     | FECTS_clks_clk___L1_I0          | A ^ -> Y v   | INVX8  | 0.060 | 0.040 |   0.040 |    1.327 | 
     | FECTS_clks_clk___L2_I3          | A v -> Y ^   | INVX4  | 0.065 | 0.062 |   0.101 |    1.389 | 
     | \wchaddr_fifo/depth_left_reg[0] | CLK ^ -> Q ^ | DFFSR  | 0.030 | 0.137 |   0.238 |    1.526 | 
     | U507                            | A ^ -> Y ^   | BUFX2  | 0.083 | 0.084 |   0.322 |    1.609 | 
     | U387                            | B ^ -> Y ^   | OR2X2  | 0.024 | 0.058 |   0.379 |    1.667 | 
     | U388                            | A ^ -> Y v   | INVX1  | 0.014 | 0.021 |   0.401 |    1.688 | 
     | U232                            | B v -> Y v   | AND2X2 | 0.024 | 0.056 |   0.457 |    1.744 | 
     | U264                            | B v -> Y v   | AND2X2 | 0.005 | 0.045 |   0.502 |    1.790 | 
     | U405                            | A v -> Y ^   | INVX1  | 0.147 | 0.108 |   0.610 |    1.897 | 
     | U266                            | A ^ -> Y ^   | AND2X2 | 0.034 | 0.048 |   0.658 |    1.945 | 
     | U430                            | A ^ -> Y v   | INVX1  | 0.046 | 0.047 |   0.704 |    1.992 | 
     | U301                            | A v -> Y v   | OR2X2  | 0.030 | 0.060 |   0.764 |    2.051 | 
     | U300                            | B v -> Y v   | OR2X2  | 0.049 | 0.080 |   0.843 |    2.131 | 
     | U433                            | B v -> Y v   | OR2X2  | 0.010 | 0.055 |   0.898 |    2.186 | 
     | U434                            | A v -> Y ^   | INVX1  | 0.093 | 0.075 |   0.973 |    2.261 | 
     | U429                            | B ^ -> Y ^   | AND2X2 | 0.045 | 0.056 |   1.029 |    2.316 | 
     | U402                            | A ^ -> Y ^   | AND2X2 | 0.027 | 0.043 |   1.072 |    2.359 | 
     | U401                            | A ^ -> Y v   | INVX1  | 0.030 | 0.034 |   1.105 |    2.393 | 
     | U686                            | S v -> Y ^   | MUX2X1 | 0.069 | 0.063 |   1.168 |    2.456 | 
     | \wchaddr_fifo/r_ptr_reg[4]      | D ^          | DFFSR  | 0.069 | 0.000 |   1.168 |    2.456 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                            |              |       |       |       |  Time   |   Time   | 
     |----------------------------+--------------+-------+-------+-------+---------+----------| 
     |                            | \clks.clk  ^ |       | 0.120 |       |   0.000 |   -1.287 | 
     | FECTS_clks_clk___L1_I0     | A ^ -> Y v   | INVX8 | 0.060 | 0.040 |   0.039 |   -1.248 | 
     | FECTS_clks_clk___L2_I5     | A v -> Y ^   | INVX4 | 0.061 | 0.058 |   0.098 |   -1.189 | 
     | \wchaddr_fifo/r_ptr_reg[4] | CLK ^        | DFFSR | 0.061 | 0.004 |   0.102 |   -1.186 | 
     +----------------------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin \burst_addr_d_reg[5] /CLK 
Endpoint:   \burst_addr_d_reg[5] /D    (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch_cur_state_reg[1] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.101
- Setup                         0.085
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.466
- Arrival Time                  1.171
= Slack Time                    1.295
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                         |              |         |       |       |  Time   |   Time   | 
     |-------------------------+--------------+---------+-------+-------+---------+----------| 
     |                         | \clks.clk  ^ |         | 0.120 |       |   0.000 |    1.295 | 
     | FECTS_clks_clk___L1_I0  | A ^ -> Y v   | INVX8   | 0.060 | 0.040 |   0.039 |    1.334 | 
     | FECTS_clks_clk___L2_I0  | A v -> Y ^   | INVX4   | 0.062 | 0.060 |   0.100 |    1.395 | 
     | \w_dch_cur_state_reg[1] | CLK ^ -> Q ^ | DFFSR   | 0.041 | 0.143 |   0.243 |    1.538 | 
     | U442                    | A ^ -> Y ^   | BUFX2   | 0.068 | 0.074 |   0.317 |    1.612 | 
     | U441                    | A ^ -> Y v   | INVX1   | 0.095 | 0.091 |   0.408 |    1.703 | 
     | U304                    | A v -> Y v   | OR2X2   | 0.025 | 0.057 |   0.465 |    1.760 | 
     | U302                    | B v -> Y v   | OR2X2   | 0.080 | 0.105 |   0.569 |    1.864 | 
     | U258                    | A v -> Y ^   | INVX4   | 0.651 | 0.277 |   0.846 |    2.141 | 
     | U416                    | A ^ -> Y ^   | AND2X2  | 0.221 | 0.058 |   0.905 |    2.200 | 
     | U415                    | A ^ -> Y v   | INVX1   | 0.124 | 0.157 |   1.062 |    2.357 | 
     | U625                    | C v -> Y ^   | AOI22X1 | 0.047 | 0.067 |   1.129 |    2.424 | 
     | U319                    | A ^ -> Y ^   | BUFX2   | 0.019 | 0.041 |   1.171 |    2.465 | 
     | \burst_addr_d_reg[5]    | D ^          | DFFSR   | 0.019 | 0.000 |   1.171 |    2.466 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.120 |       |   0.000 |   -1.295 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.060 | 0.040 |   0.039 |   -1.255 | 
     | FECTS_clks_clk___L2_I0 | A v -> Y ^   | INVX4 | 0.062 | 0.060 |   0.100 |   -1.195 | 
     | \burst_addr_d_reg[5]   | CLK ^        | DFFSR | 0.062 | 0.001 |   0.101 |   -1.194 | 
     +------------------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin \burst_addr_d_reg[9] /CLK 
Endpoint:   \burst_addr_d_reg[9] /D    (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch_cur_state_reg[1] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.108
- Setup                         0.119
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.439
- Arrival Time                  1.142
= Slack Time                    1.296
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                         |              |         |       |       |  Time   |   Time   | 
     |-------------------------+--------------+---------+-------+-------+---------+----------| 
     |                         | \clks.clk  ^ |         | 0.120 |       |   0.000 |    1.296 | 
     | FECTS_clks_clk___L1_I0  | A ^ -> Y v   | INVX8   | 0.060 | 0.040 |   0.039 |    1.336 | 
     | FECTS_clks_clk___L2_I0  | A v -> Y ^   | INVX4   | 0.062 | 0.060 |   0.100 |    1.396 | 
     | \w_dch_cur_state_reg[1] | CLK ^ -> Q ^ | DFFSR   | 0.041 | 0.143 |   0.243 |    1.539 | 
     | U442                    | A ^ -> Y ^   | BUFX2   | 0.068 | 0.074 |   0.317 |    1.613 | 
     | U441                    | A ^ -> Y v   | INVX1   | 0.095 | 0.091 |   0.408 |    1.704 | 
     | U304                    | A v -> Y v   | OR2X2   | 0.025 | 0.057 |   0.465 |    1.761 | 
     | U302                    | B v -> Y v   | OR2X2   | 0.080 | 0.105 |   0.569 |    1.866 | 
     | U258                    | A v -> Y ^   | INVX4   | 0.651 | 0.277 |   0.846 |    2.143 | 
     | U631                    | C ^ -> Y v   | OAI21X1 | 0.224 | 0.197 |   1.044 |    2.340 | 
     | U333                    | B v -> Y v   | OR2X2   | 0.045 | 0.080 |   1.124 |    2.420 | 
     | U332                    | A v -> Y ^   | INVX1   | 0.478 | 0.018 |   1.142 |    2.438 | 
     | \burst_addr_d_reg[9]    | D ^          | DFFSR   | 0.478 | 0.000 |   1.142 |    2.439 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.120 |       |   0.000 |   -1.296 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.060 | 0.040 |   0.039 |   -1.257 | 
     | FECTS_clks_clk___L2_I6 | A v -> Y ^   | INVX4 | 0.068 | 0.065 |   0.104 |   -1.192 | 
     | \burst_addr_d_reg[9]   | CLK ^        | DFFSR | 0.068 | 0.004 |   0.108 |   -1.189 | 
     +------------------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin \burst_addr_d_reg[10] /CLK 
Endpoint:   \burst_addr_d_reg[10] /D   (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch_cur_state_reg[1] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.108
- Setup                         0.083
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.474
- Arrival Time                  1.176
= Slack Time                    1.298
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                         |              |         |       |       |  Time   |   Time   | 
     |-------------------------+--------------+---------+-------+-------+---------+----------| 
     |                         | \clks.clk  ^ |         | 0.120 |       |   0.000 |    1.298 | 
     | FECTS_clks_clk___L1_I0  | A ^ -> Y v   | INVX8   | 0.060 | 0.040 |   0.040 |    1.338 | 
     | FECTS_clks_clk___L2_I0  | A v -> Y ^   | INVX4   | 0.062 | 0.060 |   0.100 |    1.398 | 
     | \w_dch_cur_state_reg[1] | CLK ^ -> Q ^ | DFFSR   | 0.041 | 0.143 |   0.243 |    1.541 | 
     | U442                    | A ^ -> Y ^   | BUFX2   | 0.068 | 0.074 |   0.317 |    1.615 | 
     | U441                    | A ^ -> Y v   | INVX1   | 0.095 | 0.091 |   0.408 |    1.706 | 
     | U304                    | A v -> Y v   | OR2X2   | 0.025 | 0.057 |   0.465 |    1.763 | 
     | U302                    | B v -> Y v   | OR2X2   | 0.080 | 0.105 |   0.570 |    1.868 | 
     | U258                    | A v -> Y ^   | INVX4   | 0.651 | 0.277 |   0.846 |    2.145 | 
     | U632                    | C ^ -> Y v   | OAI21X1 | 0.224 | 0.225 |   1.071 |    2.369 | 
     | U335                    | B v -> Y v   | OR2X2   | 0.044 | 0.078 |   1.150 |    2.448 | 
     | U334                    | A v -> Y ^   | INVX1   | 0.002 | 0.027 |   1.176 |    2.474 | 
     | \burst_addr_d_reg[10]   | D ^          | DFFSR   | 0.002 | 0.000 |   1.176 |    2.474 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.120 |       |   0.000 |   -1.298 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.060 | 0.040 |   0.039 |   -1.259 | 
     | FECTS_clks_clk___L2_I6 | A v -> Y ^   | INVX4 | 0.068 | 0.065 |   0.104 |   -1.194 | 
     | \burst_addr_d_reg[10]  | CLK ^        | DFFSR | 0.068 | 0.004 |   0.108 |   -1.190 | 
     +------------------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin \wchaddr_fifo/r_ptr_reg[3] /CLK 
Endpoint:   \wchaddr_fifo/r_ptr_reg[3] /D      (^) checked with  leading edge 
of 'clk'
Beginpoint: \wchaddr_fifo/depth_left_reg[0] /Q (^) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.107
- Setup                         0.097
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.460
- Arrival Time                  1.149
= Slack Time                    1.311
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                 |              |        |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+--------+-------+-------+---------+----------| 
     |                                 | \clks.clk  ^ |        | 0.120 |       |   0.000 |    1.311 | 
     | FECTS_clks_clk___L1_I0          | A ^ -> Y v   | INVX8  | 0.060 | 0.040 |   0.039 |    1.350 | 
     | FECTS_clks_clk___L2_I3          | A v -> Y ^   | INVX4  | 0.065 | 0.062 |   0.101 |    1.412 | 
     | \wchaddr_fifo/depth_left_reg[0] | CLK ^ -> Q ^ | DFFSR  | 0.030 | 0.137 |   0.238 |    1.549 | 
     | U507                            | A ^ -> Y ^   | BUFX2  | 0.083 | 0.084 |   0.322 |    1.632 | 
     | U387                            | B ^ -> Y ^   | OR2X2  | 0.024 | 0.058 |   0.379 |    1.690 | 
     | U388                            | A ^ -> Y v   | INVX1  | 0.014 | 0.021 |   0.401 |    1.712 | 
     | U232                            | B v -> Y v   | AND2X2 | 0.024 | 0.056 |   0.457 |    1.768 | 
     | U264                            | B v -> Y v   | AND2X2 | 0.005 | 0.045 |   0.502 |    1.813 | 
     | U405                            | A v -> Y ^   | INVX1  | 0.147 | 0.108 |   0.610 |    1.921 | 
     | U266                            | A ^ -> Y ^   | AND2X2 | 0.034 | 0.048 |   0.658 |    1.968 | 
     | U430                            | A ^ -> Y v   | INVX1  | 0.046 | 0.047 |   0.704 |    2.015 | 
     | U301                            | A v -> Y v   | OR2X2  | 0.030 | 0.060 |   0.764 |    2.075 | 
     | U300                            | B v -> Y v   | OR2X2  | 0.049 | 0.080 |   0.843 |    2.154 | 
     | U433                            | B v -> Y v   | OR2X2  | 0.010 | 0.055 |   0.898 |    2.209 | 
     | U434                            | A v -> Y ^   | INVX1  | 0.093 | 0.075 |   0.973 |    2.284 | 
     | U429                            | B ^ -> Y ^   | AND2X2 | 0.045 | 0.056 |   1.029 |    2.340 | 
     | U428                            | A ^ -> Y v   | INVX1  | 0.038 | 0.045 |   1.074 |    2.385 | 
     | U684                            | B v -> Y ^   | MUX2X1 | 0.074 | 0.075 |   1.149 |    2.460 | 
     | \wchaddr_fifo/r_ptr_reg[3]      | D ^          | DFFSR  | 0.074 | 0.000 |   1.149 |    2.460 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                            |              |       |       |       |  Time   |   Time   | 
     |----------------------------+--------------+-------+-------+-------+---------+----------| 
     |                            | \clks.clk  ^ |       | 0.120 |       |   0.000 |   -1.311 | 
     | FECTS_clks_clk___L1_I0     | A ^ -> Y v   | INVX8 | 0.060 | 0.040 |   0.039 |   -1.271 | 
     | FECTS_clks_clk___L2_I6     | A v -> Y ^   | INVX4 | 0.068 | 0.065 |   0.104 |   -1.207 | 
     | \wchaddr_fifo/r_ptr_reg[3] | CLK ^        | DFFSR | 0.068 | 0.003 |   0.107 |   -1.204 | 
     +----------------------------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin \wchaddr_fifo/r_ptr_reg[2] /CLK 
Endpoint:   \wchaddr_fifo/r_ptr_reg[2] /D      (v) checked with  leading edge 
of 'clk'
Beginpoint: \wchaddr_fifo/depth_left_reg[0] /Q (^) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.100
- Setup                         0.088
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.462
- Arrival Time                  1.150
= Slack Time                    1.312
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |              |         |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                 | \clks.clk  ^ |         | 0.120 |       |   0.000 |    1.312 | 
     | FECTS_clks_clk___L1_I0          | A ^ -> Y v   | INVX8   | 0.060 | 0.040 |   0.039 |    1.352 | 
     | FECTS_clks_clk___L2_I3          | A v -> Y ^   | INVX4   | 0.065 | 0.062 |   0.101 |    1.413 | 
     | \wchaddr_fifo/depth_left_reg[0] | CLK ^ -> Q ^ | DFFSR   | 0.030 | 0.137 |   0.238 |    1.550 | 
     | U507                            | A ^ -> Y ^   | BUFX2   | 0.083 | 0.084 |   0.322 |    1.634 | 
     | U387                            | B ^ -> Y ^   | OR2X2   | 0.024 | 0.058 |   0.379 |    1.691 | 
     | U388                            | A ^ -> Y v   | INVX1   | 0.014 | 0.021 |   0.401 |    1.713 | 
     | U232                            | B v -> Y v   | AND2X2  | 0.024 | 0.056 |   0.457 |    1.769 | 
     | U264                            | B v -> Y v   | AND2X2  | 0.005 | 0.045 |   0.502 |    1.814 | 
     | U405                            | A v -> Y ^   | INVX1   | 0.147 | 0.108 |   0.610 |    1.922 | 
     | U266                            | A ^ -> Y ^   | AND2X2  | 0.034 | 0.048 |   0.658 |    1.970 | 
     | U430                            | A ^ -> Y v   | INVX1   | 0.046 | 0.047 |   0.704 |    2.016 | 
     | U301                            | A v -> Y v   | OR2X2   | 0.030 | 0.060 |   0.764 |    2.076 | 
     | U300                            | B v -> Y v   | OR2X2   | 0.049 | 0.080 |   0.843 |    2.155 | 
     | U433                            | B v -> Y v   | OR2X2   | 0.010 | 0.055 |   0.898 |    2.210 | 
     | U434                            | A v -> Y ^   | INVX1   | 0.093 | 0.075 |   0.973 |    2.285 | 
     | U429                            | B ^ -> Y ^   | AND2X2  | 0.045 | 0.056 |   1.029 |    2.341 | 
     | U428                            | A ^ -> Y v   | INVX1   | 0.038 | 0.045 |   1.074 |    2.386 | 
     | U682                            | C v -> Y ^   | OAI21X1 | 0.051 | 0.037 |   1.111 |    2.423 | 
     | U683                            | A ^ -> Y v   | INVX1   | 0.026 | 0.039 |   1.150 |    2.462 | 
     | \wchaddr_fifo/r_ptr_reg[2]      | D v          | DFFSR   | 0.026 | 0.000 |   1.150 |    2.462 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                            |              |       |       |       |  Time   |   Time   | 
     |----------------------------+--------------+-------+-------+-------+---------+----------| 
     |                            | \clks.clk  ^ |       | 0.120 |       |   0.000 |   -1.312 | 
     | FECTS_clks_clk___L1_I0     | A ^ -> Y v   | INVX8 | 0.060 | 0.040 |   0.039 |   -1.273 | 
     | FECTS_clks_clk___L2_I4     | A v -> Y ^   | INVX4 | 0.061 | 0.059 |   0.099 |   -1.213 | 
     | \wchaddr_fifo/r_ptr_reg[2] | CLK ^        | DFFSR | 0.061 | 0.001 |   0.100 |   -1.212 | 
     +----------------------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin \burst_addr_d_reg[8] /CLK 
Endpoint:   \burst_addr_d_reg[8] /D    (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch_cur_state_reg[1] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.105
- Setup                         0.119
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.436
- Arrival Time                  1.096
= Slack Time                    1.340
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                         |              |         |       |       |  Time   |   Time   | 
     |-------------------------+--------------+---------+-------+-------+---------+----------| 
     |                         | \clks.clk  ^ |         | 0.120 |       |   0.000 |    1.340 | 
     | FECTS_clks_clk___L1_I0  | A ^ -> Y v   | INVX8   | 0.060 | 0.040 |   0.039 |    1.380 | 
     | FECTS_clks_clk___L2_I0  | A v -> Y ^   | INVX4   | 0.062 | 0.060 |   0.100 |    1.440 | 
     | \w_dch_cur_state_reg[1] | CLK ^ -> Q ^ | DFFSR   | 0.041 | 0.143 |   0.243 |    1.583 | 
     | U442                    | A ^ -> Y ^   | BUFX2   | 0.068 | 0.074 |   0.317 |    1.657 | 
     | U441                    | A ^ -> Y v   | INVX1   | 0.095 | 0.091 |   0.408 |    1.749 | 
     | U304                    | A v -> Y v   | OR2X2   | 0.025 | 0.057 |   0.465 |    1.805 | 
     | U302                    | B v -> Y v   | OR2X2   | 0.080 | 0.105 |   0.569 |    1.910 | 
     | U258                    | A v -> Y ^   | INVX4   | 0.651 | 0.277 |   0.846 |    2.187 | 
     | U630                    | C ^ -> Y v   | OAI21X1 | 0.219 | 0.155 |   1.001 |    2.342 | 
     | U331                    | B v -> Y v   | OR2X2   | 0.041 | 0.076 |   1.078 |    2.418 | 
     | U330                    | A v -> Y ^   | INVX1   | 0.478 | 0.018 |   1.096 |    2.436 | 
     | \burst_addr_d_reg[8]    | D ^          | DFFSR   | 0.478 | 0.000 |   1.096 |    2.436 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.120 |       |   0.000 |   -1.340 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.060 | 0.040 |   0.039 |   -1.301 | 
     | FECTS_clks_clk___L2_I6 | A v -> Y ^   | INVX4 | 0.068 | 0.065 |   0.104 |   -1.236 | 
     | \burst_addr_d_reg[8]   | CLK ^        | DFFSR | 0.068 | 0.001 |   0.105 |   -1.235 | 
     +------------------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin \burst_addr_d_reg[6] /CLK 
Endpoint:   \burst_addr_d_reg[6] /D    (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch_cur_state_reg[1] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.105
- Setup                         0.086
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.469
- Arrival Time                  1.125
= Slack Time                    1.344
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                         |              |         |       |       |  Time   |   Time   | 
     |-------------------------+--------------+---------+-------+-------+---------+----------| 
     |                         | \clks.clk  ^ |         | 0.120 |       |   0.000 |    1.344 | 
     | FECTS_clks_clk___L1_I0  | A ^ -> Y v   | INVX8   | 0.060 | 0.040 |   0.039 |    1.383 | 
     | FECTS_clks_clk___L2_I0  | A v -> Y ^   | INVX4   | 0.062 | 0.060 |   0.100 |    1.443 | 
     | \w_dch_cur_state_reg[1] | CLK ^ -> Q ^ | DFFSR   | 0.041 | 0.143 |   0.243 |    1.587 | 
     | U442                    | A ^ -> Y ^   | BUFX2   | 0.068 | 0.074 |   0.317 |    1.661 | 
     | U441                    | A ^ -> Y v   | INVX1   | 0.095 | 0.091 |   0.408 |    1.752 | 
     | U304                    | A v -> Y v   | OR2X2   | 0.025 | 0.057 |   0.465 |    1.808 | 
     | U302                    | B v -> Y v   | OR2X2   | 0.080 | 0.105 |   0.569 |    1.913 | 
     | U258                    | A v -> Y ^   | INVX4   | 0.651 | 0.277 |   0.846 |    2.190 | 
     | U626                    | C ^ -> Y v   | OAI21X1 | 0.214 | 0.153 |   0.999 |    2.343 | 
     | U627                    | C v -> Y ^   | AOI21X1 | 0.045 | 0.084 |   1.083 |    2.427 | 
     | U321                    | A ^ -> Y ^   | BUFX2   | 0.020 | 0.042 |   1.125 |    2.469 | 
     | \burst_addr_d_reg[6]    | D ^          | DFFSR   | 0.020 | 0.000 |   1.125 |    2.469 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.120 |       |   0.000 |   -1.344 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.060 | 0.040 |   0.039 |   -1.304 | 
     | FECTS_clks_clk___L2_I2 | A v -> Y ^   | INVX4 | 0.065 | 0.062 |   0.101 |   -1.242 | 
     | \burst_addr_d_reg[6]   | CLK ^        | DFFSR | 0.065 | 0.003 |   0.105 |   -1.239 | 
     +------------------------------------------------------------------------------------+ 

