# CPU_Pipeline
-Implementation of a Pipeline CPU in VHDL.<br />

## Built With
-Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition<br />
(Copyright (C) 2020 Intel Corporation. All rights reserved).<br />

## Circuit Schematic
-CPU Schematic:<br />
![alt text](https://github.com/AlexandreLujan/CPU_Pipeline/blob/master/CPU_Schematic.jpg?raw=true)
<br />-Register Schematic:<br />
![alt text](https://github.com/AlexandreLujan/CPU_Pipeline/blob/master/Register_Schematic.jpg?raw=true)

## Types
![alt text](https://github.com/AlexandreLujan/CPU_Pipeline/blob/master/Type_Instructions.jpg?raw=true)

## Instructions
![alt text](https://github.com/AlexandreLujan/CPU_Pipeline/blob/master/Alu_Control.jpg?raw=true)
![alt text](https://github.com/AlexandreLujan/CPU_Pipeline/blob/master/Instructions.jpg?raw=true)

## Simulation
-Simulation result using ModelSim-Altera contained in Quartus.<br />
-Note: This project uses a testbench to simulate the clock signal. The testbench needs to be loaded into the simulation.<br />
![alt text](https://github.com/AlexandreLujan/CPU_Pipeline/blob/master/Simulation.jpg?raw=true)
