#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Fri May  5 19:06:45 2023
# Process ID: 7908
# Current directory: C:/Users/User/Downloads/Lab7/Lab7
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent22548 C:\Users\User\Downloads\Lab7\Lab7\Lab7.xpr
# Log file: C:/Users/User/Downloads/Lab7/Lab7/vivado.log
# Journal file: C:/Users/User/Downloads/Lab7/Lab7\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/User/Downloads/Lab7/Lab7/Lab7.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/pasin/Documents/CSE Uni/computer organization/Lab7' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.1/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 864.043 ; gain = 125.676
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/User/Downloads/Lab7/Lab7/Lab7.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'AU_7_seg_Sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/User/Downloads/Lab7/Lab7/Lab7.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj AU_7_seg_Sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/User/Downloads/Lab7/Lab7/Lab7.srcs/sources_1/imports/new/AU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity AU
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/User/Downloads/Lab7/Lab7/Lab7.srcs/sources_1/new/AU_7_seg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity AU_7_seg
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/User/Downloads/Lab7/Lab7/Lab7.srcs/sources_1/imports/new/FA.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FA
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/User/Downloads/Lab7/Lab7/Lab7.srcs/sources_1/imports/new/HA.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity HA
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/User/Downloads/Lab7/Lab7/Lab7.srcs/sources_1/new/LUT_16_7.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity LUT_16_7
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/User/Downloads/Lab7/Lab7/Lab7.srcs/sources_1/imports/new/RCA_4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RCA_4
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/User/Downloads/Lab7/Lab7/Lab7.srcs/sources_1/imports/new/Reg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Reg
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/User/Downloads/Lab7/Lab7/Lab7.srcs/sources_1/imports/new/Slow_Clk.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Slow_Clk
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/User/Downloads/Lab7/Lab7/Lab7.srcs/sim_1/new/AU_7_seg_Sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity AU_7_seg_Sim
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/User/Downloads/Lab7/Lab7/Lab7.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto d0892e0490f9430eb5dad94aefc7e787 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot AU_7_seg_Sim_behav xil_defaultlib.AU_7_seg_Sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Slow_Clk [slow_clk_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg [reg_default]
Compiling architecture behavioral of entity xil_defaultlib.HA [ha_default]
Compiling architecture behavioral of entity xil_defaultlib.FA [fa_default]
Compiling architecture behavioral of entity xil_defaultlib.RCA_4 [rca_4_default]
Compiling architecture behavioral of entity xil_defaultlib.AU [au_default]
Compiling architecture behavioral of entity xil_defaultlib.LUT_16_7 [lut_16_7_default]
Compiling architecture behavioral of entity xil_defaultlib.AU_7_seg [au_7_seg_default]
Compiling architecture behavioral of entity xil_defaultlib.au_7_seg_sim
Built simulation snapshot AU_7_seg_Sim_behav

****** Webtalk v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/User/Downloads/Lab7/Lab7/Lab7.sim/sim_1/behav/xsim/xsim.dir/AU_7_seg_Sim_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Fri May  5 19:15:57 2023...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 884.508 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/User/Downloads/Lab7/Lab7/Lab7.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "AU_7_seg_Sim_behav -key {Behavioral:sim_1:Functional:AU_7_seg_Sim} -tclbatch {AU_7_seg_Sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source AU_7_seg_Sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 894.910 ; gain = 10.402
INFO: [USF-XSim-96] XSim completed. Design snapshot 'AU_7_seg_Sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:15 . Memory (MB): peak = 894.910 ; gain = 10.402
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 914.109 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Fri May  5 20:01:02 2023...
