{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1662358530676 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1662358530681 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 05 14:15:30 2022 " "Processing started: Mon Sep 05 14:15:30 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1662358530681 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662358530681 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off main -c main " "Command: quartus_map --read_settings_files=on --write_settings_files=off main -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662358530681 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1662358531083 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "6 " "Parallel compilation is enabled and will use up to 6 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1662358531083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/oled/oled_showfont.v 1 1 " "Found 1 design units, including 1 entities, in source file src/oled/oled_showfont.v" { { "Info" "ISGN_ENTITY_NAME" "1 OLED_ShowFont " "Found entity 1: OLED_ShowFont" {  } { { "src/oled/OLED_ShowFont.v" "" { Text "E:/FPGA/SIM/example11/Quartus11/src/oled/OLED_ShowFont.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662358538198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662358538198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/oled/oled_fontdata.v 1 1 " "Found 1 design units, including 1 entities, in source file src/oled/oled_fontdata.v" { { "Info" "ISGN_ENTITY_NAME" "1 OLED_FontData " "Found entity 1: OLED_FontData" {  } { { "src/oled/OLED_FontData.v" "" { Text "E:/FPGA/SIM/example11/Quartus11/src/oled/OLED_FontData.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662358538200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662358538200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/oled/oled_seldata.v 1 1 " "Found 1 design units, including 1 entities, in source file src/oled/oled_seldata.v" { { "Info" "ISGN_ENTITY_NAME" "1 OLED_SelData " "Found entity 1: OLED_SelData" {  } { { "src/oled/OLED_SelData.v" "" { Text "E:/FPGA/SIM/example11/Quartus11/src/oled/OLED_SelData.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662358538202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662358538202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/iic/iic.v 1 1 " "Found 1 design units, including 1 entities, in source file src/iic/iic.v" { { "Info" "ISGN_ENTITY_NAME" "1 IIC_Driver " "Found entity 1: IIC_Driver" {  } { { "src/iic/iic.v" "" { Text "E:/FPGA/SIM/example11/Quartus11/src/iic/iic.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662358538204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662358538204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/oled/oled_top.v 1 1 " "Found 1 design units, including 1 entities, in source file src/oled/oled_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 OLED_Top " "Found entity 1: OLED_Top" {  } { { "src/oled/OLED_Top.v" "" { Text "E:/FPGA/SIM/example11/Quartus11/src/oled/OLED_Top.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662358538206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662358538206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/oled/oled_init.v 1 1 " "Found 1 design units, including 1 entities, in source file src/oled/oled_init.v" { { "Info" "ISGN_ENTITY_NAME" "1 OLED_Init " "Found entity 1: OLED_Init" {  } { { "src/oled/OLED_Init.v" "" { Text "E:/FPGA/SIM/example11/Quartus11/src/oled/OLED_Init.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662358538208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662358538208 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "main.v(32) " "Verilog HDL Module Instantiation warning at main.v(32): ignored dangling comma in List of Port Connections" {  } { { "src/main.v" "" { Text "E:/FPGA/SIM/example11/Quartus11/src/main.v" 32 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1662358538209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/main.v 1 1 " "Found 1 design units, including 1 entities, in source file src/main.v" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "src/main.v" "" { Text "E:/FPGA/SIM/example11/Quartus11/src/main.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662358538210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662358538210 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1662358538235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OLED_Top OLED_Top:OLED_TopHP " "Elaborating entity \"OLED_Top\" for hierarchy \"OLED_Top:OLED_TopHP\"" {  } { { "src/main.v" "OLED_TopHP" { Text "E:/FPGA/SIM/example11/Quartus11/src/main.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662358538236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OLED_Init OLED_Top:OLED_TopHP\|OLED_Init:OLED_InitHP " "Elaborating entity \"OLED_Init\" for hierarchy \"OLED_Top:OLED_TopHP\|OLED_Init:OLED_InitHP\"" {  } { { "src/oled/OLED_Top.v" "OLED_InitHP" { Text "E:/FPGA/SIM/example11/Quartus11/src/oled/OLED_Top.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662358538237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OLED_ShowFont OLED_Top:OLED_TopHP\|OLED_ShowFont:OLED_ShowFont_HP " "Elaborating entity \"OLED_ShowFont\" for hierarchy \"OLED_Top:OLED_TopHP\|OLED_ShowFont:OLED_ShowFont_HP\"" {  } { { "src/oled/OLED_Top.v" "OLED_ShowFont_HP" { Text "E:/FPGA/SIM/example11/Quartus11/src/oled/OLED_Top.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662358538238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OLED_FontData OLED_Top:OLED_TopHP\|OLED_ShowFont:OLED_ShowFont_HP\|OLED_FontData:OLED_FontData_HP " "Elaborating entity \"OLED_FontData\" for hierarchy \"OLED_Top:OLED_TopHP\|OLED_ShowFont:OLED_ShowFont_HP\|OLED_FontData:OLED_FontData_HP\"" {  } { { "src/oled/OLED_ShowFont.v" "OLED_FontData_HP" { Text "E:/FPGA/SIM/example11/Quartus11/src/oled/OLED_ShowFont.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662358538253 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "data1\[16\] 0 OLED_FontData.v(17) " "Net \"data1\[16\]\" at OLED_FontData.v(17) has no driver or initial value, using a default initial value '0'" {  } { { "src/oled/OLED_FontData.v" "" { Text "E:/FPGA/SIM/example11/Quartus11/src/oled/OLED_FontData.v" 17 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1662358538255 "|main|OLED_Top:OLED_TopHP|OLED_ShowFont:OLED_ShowFont_HP|OLED_FontData:OLED_FontData_HP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[0\]\[0\] OLED_FontData.v(25) " "Inferred latch for \"data1\[0\]\[0\]\" at OLED_FontData.v(25)" {  } { { "src/oled/OLED_FontData.v" "" { Text "E:/FPGA/SIM/example11/Quartus11/src/oled/OLED_FontData.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662358538255 "|main|OLED_Top:OLED_TopHP|OLED_ShowFont:OLED_ShowFont_HP|OLED_FontData:OLED_FontData_HP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[0\]\[1\] OLED_FontData.v(25) " "Inferred latch for \"data1\[0\]\[1\]\" at OLED_FontData.v(25)" {  } { { "src/oled/OLED_FontData.v" "" { Text "E:/FPGA/SIM/example11/Quartus11/src/oled/OLED_FontData.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662358538255 "|main|OLED_Top:OLED_TopHP|OLED_ShowFont:OLED_ShowFont_HP|OLED_FontData:OLED_FontData_HP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[0\]\[2\] OLED_FontData.v(25) " "Inferred latch for \"data1\[0\]\[2\]\" at OLED_FontData.v(25)" {  } { { "src/oled/OLED_FontData.v" "" { Text "E:/FPGA/SIM/example11/Quartus11/src/oled/OLED_FontData.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662358538255 "|main|OLED_Top:OLED_TopHP|OLED_ShowFont:OLED_ShowFont_HP|OLED_FontData:OLED_FontData_HP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[0\]\[3\] OLED_FontData.v(25) " "Inferred latch for \"data1\[0\]\[3\]\" at OLED_FontData.v(25)" {  } { { "src/oled/OLED_FontData.v" "" { Text "E:/FPGA/SIM/example11/Quartus11/src/oled/OLED_FontData.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662358538255 "|main|OLED_Top:OLED_TopHP|OLED_ShowFont:OLED_ShowFont_HP|OLED_FontData:OLED_FontData_HP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[0\]\[4\] OLED_FontData.v(25) " "Inferred latch for \"data1\[0\]\[4\]\" at OLED_FontData.v(25)" {  } { { "src/oled/OLED_FontData.v" "" { Text "E:/FPGA/SIM/example11/Quartus11/src/oled/OLED_FontData.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662358538255 "|main|OLED_Top:OLED_TopHP|OLED_ShowFont:OLED_ShowFont_HP|OLED_FontData:OLED_FontData_HP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[0\]\[5\] OLED_FontData.v(25) " "Inferred latch for \"data1\[0\]\[5\]\" at OLED_FontData.v(25)" {  } { { "src/oled/OLED_FontData.v" "" { Text "E:/FPGA/SIM/example11/Quartus11/src/oled/OLED_FontData.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662358538255 "|main|OLED_Top:OLED_TopHP|OLED_ShowFont:OLED_ShowFont_HP|OLED_FontData:OLED_FontData_HP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[0\]\[6\] OLED_FontData.v(25) " "Inferred latch for \"data1\[0\]\[6\]\" at OLED_FontData.v(25)" {  } { { "src/oled/OLED_FontData.v" "" { Text "E:/FPGA/SIM/example11/Quartus11/src/oled/OLED_FontData.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662358538255 "|main|OLED_Top:OLED_TopHP|OLED_ShowFont:OLED_ShowFont_HP|OLED_FontData:OLED_FontData_HP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[0\]\[7\] OLED_FontData.v(25) " "Inferred latch for \"data1\[0\]\[7\]\" at OLED_FontData.v(25)" {  } { { "src/oled/OLED_FontData.v" "" { Text "E:/FPGA/SIM/example11/Quartus11/src/oled/OLED_FontData.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662358538255 "|main|OLED_Top:OLED_TopHP|OLED_ShowFont:OLED_ShowFont_HP|OLED_FontData:OLED_FontData_HP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[1\]\[0\] OLED_FontData.v(25) " "Inferred latch for \"data1\[1\]\[0\]\" at OLED_FontData.v(25)" {  } { { "src/oled/OLED_FontData.v" "" { Text "E:/FPGA/SIM/example11/Quartus11/src/oled/OLED_FontData.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662358538255 "|main|OLED_Top:OLED_TopHP|OLED_ShowFont:OLED_ShowFont_HP|OLED_FontData:OLED_FontData_HP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[1\]\[1\] OLED_FontData.v(25) " "Inferred latch for \"data1\[1\]\[1\]\" at OLED_FontData.v(25)" {  } { { "src/oled/OLED_FontData.v" "" { Text "E:/FPGA/SIM/example11/Quartus11/src/oled/OLED_FontData.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662358538255 "|main|OLED_Top:OLED_TopHP|OLED_ShowFont:OLED_ShowFont_HP|OLED_FontData:OLED_FontData_HP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[1\]\[2\] OLED_FontData.v(25) " "Inferred latch for \"data1\[1\]\[2\]\" at OLED_FontData.v(25)" {  } { { "src/oled/OLED_FontData.v" "" { Text "E:/FPGA/SIM/example11/Quartus11/src/oled/OLED_FontData.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662358538255 "|main|OLED_Top:OLED_TopHP|OLED_ShowFont:OLED_ShowFont_HP|OLED_FontData:OLED_FontData_HP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[1\]\[3\] OLED_FontData.v(25) " "Inferred latch for \"data1\[1\]\[3\]\" at OLED_FontData.v(25)" {  } { { "src/oled/OLED_FontData.v" "" { Text "E:/FPGA/SIM/example11/Quartus11/src/oled/OLED_FontData.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662358538255 "|main|OLED_Top:OLED_TopHP|OLED_ShowFont:OLED_ShowFont_HP|OLED_FontData:OLED_FontData_HP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[1\]\[4\] OLED_FontData.v(25) " "Inferred latch for \"data1\[1\]\[4\]\" at OLED_FontData.v(25)" {  } { { "src/oled/OLED_FontData.v" "" { Text "E:/FPGA/SIM/example11/Quartus11/src/oled/OLED_FontData.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662358538255 "|main|OLED_Top:OLED_TopHP|OLED_ShowFont:OLED_ShowFont_HP|OLED_FontData:OLED_FontData_HP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[1\]\[5\] OLED_FontData.v(25) " "Inferred latch for \"data1\[1\]\[5\]\" at OLED_FontData.v(25)" {  } { { "src/oled/OLED_FontData.v" "" { Text "E:/FPGA/SIM/example11/Quartus11/src/oled/OLED_FontData.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662358538255 "|main|OLED_Top:OLED_TopHP|OLED_ShowFont:OLED_ShowFont_HP|OLED_FontData:OLED_FontData_HP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[1\]\[6\] OLED_FontData.v(25) " "Inferred latch for \"data1\[1\]\[6\]\" at OLED_FontData.v(25)" {  } { { "src/oled/OLED_FontData.v" "" { Text "E:/FPGA/SIM/example11/Quartus11/src/oled/OLED_FontData.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662358538255 "|main|OLED_Top:OLED_TopHP|OLED_ShowFont:OLED_ShowFont_HP|OLED_FontData:OLED_FontData_HP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[1\]\[7\] OLED_FontData.v(25) " "Inferred latch for \"data1\[1\]\[7\]\" at OLED_FontData.v(25)" {  } { { "src/oled/OLED_FontData.v" "" { Text "E:/FPGA/SIM/example11/Quartus11/src/oled/OLED_FontData.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662358538255 "|main|OLED_Top:OLED_TopHP|OLED_ShowFont:OLED_ShowFont_HP|OLED_FontData:OLED_FontData_HP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[2\]\[0\] OLED_FontData.v(25) " "Inferred latch for \"data1\[2\]\[0\]\" at OLED_FontData.v(25)" {  } { { "src/oled/OLED_FontData.v" "" { Text "E:/FPGA/SIM/example11/Quartus11/src/oled/OLED_FontData.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662358538255 "|main|OLED_Top:OLED_TopHP|OLED_ShowFont:OLED_ShowFont_HP|OLED_FontData:OLED_FontData_HP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[2\]\[1\] OLED_FontData.v(25) " "Inferred latch for \"data1\[2\]\[1\]\" at OLED_FontData.v(25)" {  } { { "src/oled/OLED_FontData.v" "" { Text "E:/FPGA/SIM/example11/Quartus11/src/oled/OLED_FontData.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662358538255 "|main|OLED_Top:OLED_TopHP|OLED_ShowFont:OLED_ShowFont_HP|OLED_FontData:OLED_FontData_HP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[2\]\[2\] OLED_FontData.v(25) " "Inferred latch for \"data1\[2\]\[2\]\" at OLED_FontData.v(25)" {  } { { "src/oled/OLED_FontData.v" "" { Text "E:/FPGA/SIM/example11/Quartus11/src/oled/OLED_FontData.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662358538255 "|main|OLED_Top:OLED_TopHP|OLED_ShowFont:OLED_ShowFont_HP|OLED_FontData:OLED_FontData_HP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[2\]\[3\] OLED_FontData.v(25) " "Inferred latch for \"data1\[2\]\[3\]\" at OLED_FontData.v(25)" {  } { { "src/oled/OLED_FontData.v" "" { Text "E:/FPGA/SIM/example11/Quartus11/src/oled/OLED_FontData.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662358538255 "|main|OLED_Top:OLED_TopHP|OLED_ShowFont:OLED_ShowFont_HP|OLED_FontData:OLED_FontData_HP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[2\]\[4\] OLED_FontData.v(25) " "Inferred latch for \"data1\[2\]\[4\]\" at OLED_FontData.v(25)" {  } { { "src/oled/OLED_FontData.v" "" { Text "E:/FPGA/SIM/example11/Quartus11/src/oled/OLED_FontData.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662358538255 "|main|OLED_Top:OLED_TopHP|OLED_ShowFont:OLED_ShowFont_HP|OLED_FontData:OLED_FontData_HP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[2\]\[5\] OLED_FontData.v(25) " "Inferred latch for \"data1\[2\]\[5\]\" at OLED_FontData.v(25)" {  } { { "src/oled/OLED_FontData.v" "" { Text "E:/FPGA/SIM/example11/Quartus11/src/oled/OLED_FontData.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662358538255 "|main|OLED_Top:OLED_TopHP|OLED_ShowFont:OLED_ShowFont_HP|OLED_FontData:OLED_FontData_HP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[2\]\[6\] OLED_FontData.v(25) " "Inferred latch for \"data1\[2\]\[6\]\" at OLED_FontData.v(25)" {  } { { "src/oled/OLED_FontData.v" "" { Text "E:/FPGA/SIM/example11/Quartus11/src/oled/OLED_FontData.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662358538255 "|main|OLED_Top:OLED_TopHP|OLED_ShowFont:OLED_ShowFont_HP|OLED_FontData:OLED_FontData_HP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[2\]\[7\] OLED_FontData.v(25) " "Inferred latch for \"data1\[2\]\[7\]\" at OLED_FontData.v(25)" {  } { { "src/oled/OLED_FontData.v" "" { Text "E:/FPGA/SIM/example11/Quartus11/src/oled/OLED_FontData.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662358538255 "|main|OLED_Top:OLED_TopHP|OLED_ShowFont:OLED_ShowFont_HP|OLED_FontData:OLED_FontData_HP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[3\]\[0\] OLED_FontData.v(25) " "Inferred latch for \"data1\[3\]\[0\]\" at OLED_FontData.v(25)" {  } { { "src/oled/OLED_FontData.v" "" { Text "E:/FPGA/SIM/example11/Quartus11/src/oled/OLED_FontData.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662358538255 "|main|OLED_Top:OLED_TopHP|OLED_ShowFont:OLED_ShowFont_HP|OLED_FontData:OLED_FontData_HP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[3\]\[1\] OLED_FontData.v(25) " "Inferred latch for \"data1\[3\]\[1\]\" at OLED_FontData.v(25)" {  } { { "src/oled/OLED_FontData.v" "" { Text "E:/FPGA/SIM/example11/Quartus11/src/oled/OLED_FontData.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662358538255 "|main|OLED_Top:OLED_TopHP|OLED_ShowFont:OLED_ShowFont_HP|OLED_FontData:OLED_FontData_HP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[3\]\[2\] OLED_FontData.v(25) " "Inferred latch for \"data1\[3\]\[2\]\" at OLED_FontData.v(25)" {  } { { "src/oled/OLED_FontData.v" "" { Text "E:/FPGA/SIM/example11/Quartus11/src/oled/OLED_FontData.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662358538255 "|main|OLED_Top:OLED_TopHP|OLED_ShowFont:OLED_ShowFont_HP|OLED_FontData:OLED_FontData_HP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[3\]\[3\] OLED_FontData.v(25) " "Inferred latch for \"data1\[3\]\[3\]\" at OLED_FontData.v(25)" {  } { { "src/oled/OLED_FontData.v" "" { Text "E:/FPGA/SIM/example11/Quartus11/src/oled/OLED_FontData.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662358538255 "|main|OLED_Top:OLED_TopHP|OLED_ShowFont:OLED_ShowFont_HP|OLED_FontData:OLED_FontData_HP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[3\]\[4\] OLED_FontData.v(25) " "Inferred latch for \"data1\[3\]\[4\]\" at OLED_FontData.v(25)" {  } { { "src/oled/OLED_FontData.v" "" { Text "E:/FPGA/SIM/example11/Quartus11/src/oled/OLED_FontData.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662358538255 "|main|OLED_Top:OLED_TopHP|OLED_ShowFont:OLED_ShowFont_HP|OLED_FontData:OLED_FontData_HP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[3\]\[5\] OLED_FontData.v(25) " "Inferred latch for \"data1\[3\]\[5\]\" at OLED_FontData.v(25)" {  } { { "src/oled/OLED_FontData.v" "" { Text "E:/FPGA/SIM/example11/Quartus11/src/oled/OLED_FontData.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662358538255 "|main|OLED_Top:OLED_TopHP|OLED_ShowFont:OLED_ShowFont_HP|OLED_FontData:OLED_FontData_HP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[3\]\[6\] OLED_FontData.v(25) " "Inferred latch for \"data1\[3\]\[6\]\" at OLED_FontData.v(25)" {  } { { "src/oled/OLED_FontData.v" "" { Text "E:/FPGA/SIM/example11/Quartus11/src/oled/OLED_FontData.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662358538256 "|main|OLED_Top:OLED_TopHP|OLED_ShowFont:OLED_ShowFont_HP|OLED_FontData:OLED_FontData_HP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[3\]\[7\] OLED_FontData.v(25) " "Inferred latch for \"data1\[3\]\[7\]\" at OLED_FontData.v(25)" {  } { { "src/oled/OLED_FontData.v" "" { Text "E:/FPGA/SIM/example11/Quartus11/src/oled/OLED_FontData.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662358538256 "|main|OLED_Top:OLED_TopHP|OLED_ShowFont:OLED_ShowFont_HP|OLED_FontData:OLED_FontData_HP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[4\]\[0\] OLED_FontData.v(25) " "Inferred latch for \"data1\[4\]\[0\]\" at OLED_FontData.v(25)" {  } { { "src/oled/OLED_FontData.v" "" { Text "E:/FPGA/SIM/example11/Quartus11/src/oled/OLED_FontData.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662358538256 "|main|OLED_Top:OLED_TopHP|OLED_ShowFont:OLED_ShowFont_HP|OLED_FontData:OLED_FontData_HP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[4\]\[1\] OLED_FontData.v(25) " "Inferred latch for \"data1\[4\]\[1\]\" at OLED_FontData.v(25)" {  } { { "src/oled/OLED_FontData.v" "" { Text "E:/FPGA/SIM/example11/Quartus11/src/oled/OLED_FontData.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662358538256 "|main|OLED_Top:OLED_TopHP|OLED_ShowFont:OLED_ShowFont_HP|OLED_FontData:OLED_FontData_HP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[4\]\[2\] OLED_FontData.v(25) " "Inferred latch for \"data1\[4\]\[2\]\" at OLED_FontData.v(25)" {  } { { "src/oled/OLED_FontData.v" "" { Text "E:/FPGA/SIM/example11/Quartus11/src/oled/OLED_FontData.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662358538256 "|main|OLED_Top:OLED_TopHP|OLED_ShowFont:OLED_ShowFont_HP|OLED_FontData:OLED_FontData_HP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[4\]\[3\] OLED_FontData.v(25) " "Inferred latch for \"data1\[4\]\[3\]\" at OLED_FontData.v(25)" {  } { { "src/oled/OLED_FontData.v" "" { Text "E:/FPGA/SIM/example11/Quartus11/src/oled/OLED_FontData.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662358538256 "|main|OLED_Top:OLED_TopHP|OLED_ShowFont:OLED_ShowFont_HP|OLED_FontData:OLED_FontData_HP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[4\]\[4\] OLED_FontData.v(25) " "Inferred latch for \"data1\[4\]\[4\]\" at OLED_FontData.v(25)" {  } { { "src/oled/OLED_FontData.v" "" { Text "E:/FPGA/SIM/example11/Quartus11/src/oled/OLED_FontData.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662358538256 "|main|OLED_Top:OLED_TopHP|OLED_ShowFont:OLED_ShowFont_HP|OLED_FontData:OLED_FontData_HP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[4\]\[5\] OLED_FontData.v(25) " "Inferred latch for \"data1\[4\]\[5\]\" at OLED_FontData.v(25)" {  } { { "src/oled/OLED_FontData.v" "" { Text "E:/FPGA/SIM/example11/Quartus11/src/oled/OLED_FontData.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662358538256 "|main|OLED_Top:OLED_TopHP|OLED_ShowFont:OLED_ShowFont_HP|OLED_FontData:OLED_FontData_HP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[4\]\[6\] OLED_FontData.v(25) " "Inferred latch for \"data1\[4\]\[6\]\" at OLED_FontData.v(25)" {  } { { "src/oled/OLED_FontData.v" "" { Text "E:/FPGA/SIM/example11/Quartus11/src/oled/OLED_FontData.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662358538256 "|main|OLED_Top:OLED_TopHP|OLED_ShowFont:OLED_ShowFont_HP|OLED_FontData:OLED_FontData_HP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[4\]\[7\] OLED_FontData.v(25) " "Inferred latch for \"data1\[4\]\[7\]\" at OLED_FontData.v(25)" {  } { { "src/oled/OLED_FontData.v" "" { Text "E:/FPGA/SIM/example11/Quartus11/src/oled/OLED_FontData.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662358538256 "|main|OLED_Top:OLED_TopHP|OLED_ShowFont:OLED_ShowFont_HP|OLED_FontData:OLED_FontData_HP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[5\]\[0\] OLED_FontData.v(25) " "Inferred latch for \"data1\[5\]\[0\]\" at OLED_FontData.v(25)" {  } { { "src/oled/OLED_FontData.v" "" { Text "E:/FPGA/SIM/example11/Quartus11/src/oled/OLED_FontData.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662358538256 "|main|OLED_Top:OLED_TopHP|OLED_ShowFont:OLED_ShowFont_HP|OLED_FontData:OLED_FontData_HP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[5\]\[1\] OLED_FontData.v(25) " "Inferred latch for \"data1\[5\]\[1\]\" at OLED_FontData.v(25)" {  } { { "src/oled/OLED_FontData.v" "" { Text "E:/FPGA/SIM/example11/Quartus11/src/oled/OLED_FontData.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662358538256 "|main|OLED_Top:OLED_TopHP|OLED_ShowFont:OLED_ShowFont_HP|OLED_FontData:OLED_FontData_HP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[5\]\[2\] OLED_FontData.v(25) " "Inferred latch for \"data1\[5\]\[2\]\" at OLED_FontData.v(25)" {  } { { "src/oled/OLED_FontData.v" "" { Text "E:/FPGA/SIM/example11/Quartus11/src/oled/OLED_FontData.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662358538256 "|main|OLED_Top:OLED_TopHP|OLED_ShowFont:OLED_ShowFont_HP|OLED_FontData:OLED_FontData_HP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[5\]\[3\] OLED_FontData.v(25) " "Inferred latch for \"data1\[5\]\[3\]\" at OLED_FontData.v(25)" {  } { { "src/oled/OLED_FontData.v" "" { Text "E:/FPGA/SIM/example11/Quartus11/src/oled/OLED_FontData.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662358538256 "|main|OLED_Top:OLED_TopHP|OLED_ShowFont:OLED_ShowFont_HP|OLED_FontData:OLED_FontData_HP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[5\]\[4\] OLED_FontData.v(25) " "Inferred latch for \"data1\[5\]\[4\]\" at OLED_FontData.v(25)" {  } { { "src/oled/OLED_FontData.v" "" { Text "E:/FPGA/SIM/example11/Quartus11/src/oled/OLED_FontData.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662358538256 "|main|OLED_Top:OLED_TopHP|OLED_ShowFont:OLED_ShowFont_HP|OLED_FontData:OLED_FontData_HP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[5\]\[5\] OLED_FontData.v(25) " "Inferred latch for \"data1\[5\]\[5\]\" at OLED_FontData.v(25)" {  } { { "src/oled/OLED_FontData.v" "" { Text "E:/FPGA/SIM/example11/Quartus11/src/oled/OLED_FontData.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662358538256 "|main|OLED_Top:OLED_TopHP|OLED_ShowFont:OLED_ShowFont_HP|OLED_FontData:OLED_FontData_HP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[5\]\[6\] OLED_FontData.v(25) " "Inferred latch for \"data1\[5\]\[6\]\" at OLED_FontData.v(25)" {  } { { "src/oled/OLED_FontData.v" "" { Text "E:/FPGA/SIM/example11/Quartus11/src/oled/OLED_FontData.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662358538256 "|main|OLED_Top:OLED_TopHP|OLED_ShowFont:OLED_ShowFont_HP|OLED_FontData:OLED_FontData_HP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[5\]\[7\] OLED_FontData.v(25) " "Inferred latch for \"data1\[5\]\[7\]\" at OLED_FontData.v(25)" {  } { { "src/oled/OLED_FontData.v" "" { Text "E:/FPGA/SIM/example11/Quartus11/src/oled/OLED_FontData.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662358538256 "|main|OLED_Top:OLED_TopHP|OLED_ShowFont:OLED_ShowFont_HP|OLED_FontData:OLED_FontData_HP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[6\]\[0\] OLED_FontData.v(25) " "Inferred latch for \"data1\[6\]\[0\]\" at OLED_FontData.v(25)" {  } { { "src/oled/OLED_FontData.v" "" { Text "E:/FPGA/SIM/example11/Quartus11/src/oled/OLED_FontData.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662358538256 "|main|OLED_Top:OLED_TopHP|OLED_ShowFont:OLED_ShowFont_HP|OLED_FontData:OLED_FontData_HP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[6\]\[1\] OLED_FontData.v(25) " "Inferred latch for \"data1\[6\]\[1\]\" at OLED_FontData.v(25)" {  } { { "src/oled/OLED_FontData.v" "" { Text "E:/FPGA/SIM/example11/Quartus11/src/oled/OLED_FontData.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662358538256 "|main|OLED_Top:OLED_TopHP|OLED_ShowFont:OLED_ShowFont_HP|OLED_FontData:OLED_FontData_HP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[6\]\[2\] OLED_FontData.v(25) " "Inferred latch for \"data1\[6\]\[2\]\" at OLED_FontData.v(25)" {  } { { "src/oled/OLED_FontData.v" "" { Text "E:/FPGA/SIM/example11/Quartus11/src/oled/OLED_FontData.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662358538256 "|main|OLED_Top:OLED_TopHP|OLED_ShowFont:OLED_ShowFont_HP|OLED_FontData:OLED_FontData_HP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[6\]\[3\] OLED_FontData.v(25) " "Inferred latch for \"data1\[6\]\[3\]\" at OLED_FontData.v(25)" {  } { { "src/oled/OLED_FontData.v" "" { Text "E:/FPGA/SIM/example11/Quartus11/src/oled/OLED_FontData.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662358538256 "|main|OLED_Top:OLED_TopHP|OLED_ShowFont:OLED_ShowFont_HP|OLED_FontData:OLED_FontData_HP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[6\]\[4\] OLED_FontData.v(25) " "Inferred latch for \"data1\[6\]\[4\]\" at OLED_FontData.v(25)" {  } { { "src/oled/OLED_FontData.v" "" { Text "E:/FPGA/SIM/example11/Quartus11/src/oled/OLED_FontData.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662358538256 "|main|OLED_Top:OLED_TopHP|OLED_ShowFont:OLED_ShowFont_HP|OLED_FontData:OLED_FontData_HP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[6\]\[5\] OLED_FontData.v(25) " "Inferred latch for \"data1\[6\]\[5\]\" at OLED_FontData.v(25)" {  } { { "src/oled/OLED_FontData.v" "" { Text "E:/FPGA/SIM/example11/Quartus11/src/oled/OLED_FontData.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662358538256 "|main|OLED_Top:OLED_TopHP|OLED_ShowFont:OLED_ShowFont_HP|OLED_FontData:OLED_FontData_HP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[6\]\[6\] OLED_FontData.v(25) " "Inferred latch for \"data1\[6\]\[6\]\" at OLED_FontData.v(25)" {  } { { "src/oled/OLED_FontData.v" "" { Text "E:/FPGA/SIM/example11/Quartus11/src/oled/OLED_FontData.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662358538256 "|main|OLED_Top:OLED_TopHP|OLED_ShowFont:OLED_ShowFont_HP|OLED_FontData:OLED_FontData_HP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[6\]\[7\] OLED_FontData.v(25) " "Inferred latch for \"data1\[6\]\[7\]\" at OLED_FontData.v(25)" {  } { { "src/oled/OLED_FontData.v" "" { Text "E:/FPGA/SIM/example11/Quartus11/src/oled/OLED_FontData.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662358538256 "|main|OLED_Top:OLED_TopHP|OLED_ShowFont:OLED_ShowFont_HP|OLED_FontData:OLED_FontData_HP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[7\]\[0\] OLED_FontData.v(25) " "Inferred latch for \"data1\[7\]\[0\]\" at OLED_FontData.v(25)" {  } { { "src/oled/OLED_FontData.v" "" { Text "E:/FPGA/SIM/example11/Quartus11/src/oled/OLED_FontData.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662358538256 "|main|OLED_Top:OLED_TopHP|OLED_ShowFont:OLED_ShowFont_HP|OLED_FontData:OLED_FontData_HP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[7\]\[1\] OLED_FontData.v(25) " "Inferred latch for \"data1\[7\]\[1\]\" at OLED_FontData.v(25)" {  } { { "src/oled/OLED_FontData.v" "" { Text "E:/FPGA/SIM/example11/Quartus11/src/oled/OLED_FontData.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662358538256 "|main|OLED_Top:OLED_TopHP|OLED_ShowFont:OLED_ShowFont_HP|OLED_FontData:OLED_FontData_HP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[7\]\[2\] OLED_FontData.v(25) " "Inferred latch for \"data1\[7\]\[2\]\" at OLED_FontData.v(25)" {  } { { "src/oled/OLED_FontData.v" "" { Text "E:/FPGA/SIM/example11/Quartus11/src/oled/OLED_FontData.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662358538256 "|main|OLED_Top:OLED_TopHP|OLED_ShowFont:OLED_ShowFont_HP|OLED_FontData:OLED_FontData_HP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[7\]\[3\] OLED_FontData.v(25) " "Inferred latch for \"data1\[7\]\[3\]\" at OLED_FontData.v(25)" {  } { { "src/oled/OLED_FontData.v" "" { Text "E:/FPGA/SIM/example11/Quartus11/src/oled/OLED_FontData.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662358538256 "|main|OLED_Top:OLED_TopHP|OLED_ShowFont:OLED_ShowFont_HP|OLED_FontData:OLED_FontData_HP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[7\]\[4\] OLED_FontData.v(25) " "Inferred latch for \"data1\[7\]\[4\]\" at OLED_FontData.v(25)" {  } { { "src/oled/OLED_FontData.v" "" { Text "E:/FPGA/SIM/example11/Quartus11/src/oled/OLED_FontData.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662358538256 "|main|OLED_Top:OLED_TopHP|OLED_ShowFont:OLED_ShowFont_HP|OLED_FontData:OLED_FontData_HP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[7\]\[5\] OLED_FontData.v(25) " "Inferred latch for \"data1\[7\]\[5\]\" at OLED_FontData.v(25)" {  } { { "src/oled/OLED_FontData.v" "" { Text "E:/FPGA/SIM/example11/Quartus11/src/oled/OLED_FontData.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662358538256 "|main|OLED_Top:OLED_TopHP|OLED_ShowFont:OLED_ShowFont_HP|OLED_FontData:OLED_FontData_HP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[7\]\[6\] OLED_FontData.v(25) " "Inferred latch for \"data1\[7\]\[6\]\" at OLED_FontData.v(25)" {  } { { "src/oled/OLED_FontData.v" "" { Text "E:/FPGA/SIM/example11/Quartus11/src/oled/OLED_FontData.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662358538256 "|main|OLED_Top:OLED_TopHP|OLED_ShowFont:OLED_ShowFont_HP|OLED_FontData:OLED_FontData_HP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[7\]\[7\] OLED_FontData.v(25) " "Inferred latch for \"data1\[7\]\[7\]\" at OLED_FontData.v(25)" {  } { { "src/oled/OLED_FontData.v" "" { Text "E:/FPGA/SIM/example11/Quartus11/src/oled/OLED_FontData.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662358538256 "|main|OLED_Top:OLED_TopHP|OLED_ShowFont:OLED_ShowFont_HP|OLED_FontData:OLED_FontData_HP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[8\]\[0\] OLED_FontData.v(25) " "Inferred latch for \"data1\[8\]\[0\]\" at OLED_FontData.v(25)" {  } { { "src/oled/OLED_FontData.v" "" { Text "E:/FPGA/SIM/example11/Quartus11/src/oled/OLED_FontData.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662358538256 "|main|OLED_Top:OLED_TopHP|OLED_ShowFont:OLED_ShowFont_HP|OLED_FontData:OLED_FontData_HP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[8\]\[1\] OLED_FontData.v(25) " "Inferred latch for \"data1\[8\]\[1\]\" at OLED_FontData.v(25)" {  } { { "src/oled/OLED_FontData.v" "" { Text "E:/FPGA/SIM/example11/Quartus11/src/oled/OLED_FontData.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662358538257 "|main|OLED_Top:OLED_TopHP|OLED_ShowFont:OLED_ShowFont_HP|OLED_FontData:OLED_FontData_HP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[8\]\[2\] OLED_FontData.v(25) " "Inferred latch for \"data1\[8\]\[2\]\" at OLED_FontData.v(25)" {  } { { "src/oled/OLED_FontData.v" "" { Text "E:/FPGA/SIM/example11/Quartus11/src/oled/OLED_FontData.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662358538257 "|main|OLED_Top:OLED_TopHP|OLED_ShowFont:OLED_ShowFont_HP|OLED_FontData:OLED_FontData_HP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[8\]\[3\] OLED_FontData.v(25) " "Inferred latch for \"data1\[8\]\[3\]\" at OLED_FontData.v(25)" {  } { { "src/oled/OLED_FontData.v" "" { Text "E:/FPGA/SIM/example11/Quartus11/src/oled/OLED_FontData.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662358538257 "|main|OLED_Top:OLED_TopHP|OLED_ShowFont:OLED_ShowFont_HP|OLED_FontData:OLED_FontData_HP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[8\]\[4\] OLED_FontData.v(25) " "Inferred latch for \"data1\[8\]\[4\]\" at OLED_FontData.v(25)" {  } { { "src/oled/OLED_FontData.v" "" { Text "E:/FPGA/SIM/example11/Quartus11/src/oled/OLED_FontData.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662358538257 "|main|OLED_Top:OLED_TopHP|OLED_ShowFont:OLED_ShowFont_HP|OLED_FontData:OLED_FontData_HP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[8\]\[5\] OLED_FontData.v(25) " "Inferred latch for \"data1\[8\]\[5\]\" at OLED_FontData.v(25)" {  } { { "src/oled/OLED_FontData.v" "" { Text "E:/FPGA/SIM/example11/Quartus11/src/oled/OLED_FontData.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662358538257 "|main|OLED_Top:OLED_TopHP|OLED_ShowFont:OLED_ShowFont_HP|OLED_FontData:OLED_FontData_HP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[8\]\[6\] OLED_FontData.v(25) " "Inferred latch for \"data1\[8\]\[6\]\" at OLED_FontData.v(25)" {  } { { "src/oled/OLED_FontData.v" "" { Text "E:/FPGA/SIM/example11/Quartus11/src/oled/OLED_FontData.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662358538257 "|main|OLED_Top:OLED_TopHP|OLED_ShowFont:OLED_ShowFont_HP|OLED_FontData:OLED_FontData_HP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[8\]\[7\] OLED_FontData.v(25) " "Inferred latch for \"data1\[8\]\[7\]\" at OLED_FontData.v(25)" {  } { { "src/oled/OLED_FontData.v" "" { Text "E:/FPGA/SIM/example11/Quartus11/src/oled/OLED_FontData.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662358538257 "|main|OLED_Top:OLED_TopHP|OLED_ShowFont:OLED_ShowFont_HP|OLED_FontData:OLED_FontData_HP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[9\]\[0\] OLED_FontData.v(25) " "Inferred latch for \"data1\[9\]\[0\]\" at OLED_FontData.v(25)" {  } { { "src/oled/OLED_FontData.v" "" { Text "E:/FPGA/SIM/example11/Quartus11/src/oled/OLED_FontData.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662358538257 "|main|OLED_Top:OLED_TopHP|OLED_ShowFont:OLED_ShowFont_HP|OLED_FontData:OLED_FontData_HP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[9\]\[1\] OLED_FontData.v(25) " "Inferred latch for \"data1\[9\]\[1\]\" at OLED_FontData.v(25)" {  } { { "src/oled/OLED_FontData.v" "" { Text "E:/FPGA/SIM/example11/Quartus11/src/oled/OLED_FontData.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662358538257 "|main|OLED_Top:OLED_TopHP|OLED_ShowFont:OLED_ShowFont_HP|OLED_FontData:OLED_FontData_HP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[9\]\[2\] OLED_FontData.v(25) " "Inferred latch for \"data1\[9\]\[2\]\" at OLED_FontData.v(25)" {  } { { "src/oled/OLED_FontData.v" "" { Text "E:/FPGA/SIM/example11/Quartus11/src/oled/OLED_FontData.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662358538257 "|main|OLED_Top:OLED_TopHP|OLED_ShowFont:OLED_ShowFont_HP|OLED_FontData:OLED_FontData_HP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[9\]\[3\] OLED_FontData.v(25) " "Inferred latch for \"data1\[9\]\[3\]\" at OLED_FontData.v(25)" {  } { { "src/oled/OLED_FontData.v" "" { Text "E:/FPGA/SIM/example11/Quartus11/src/oled/OLED_FontData.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662358538257 "|main|OLED_Top:OLED_TopHP|OLED_ShowFont:OLED_ShowFont_HP|OLED_FontData:OLED_FontData_HP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[9\]\[4\] OLED_FontData.v(25) " "Inferred latch for \"data1\[9\]\[4\]\" at OLED_FontData.v(25)" {  } { { "src/oled/OLED_FontData.v" "" { Text "E:/FPGA/SIM/example11/Quartus11/src/oled/OLED_FontData.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662358538257 "|main|OLED_Top:OLED_TopHP|OLED_ShowFont:OLED_ShowFont_HP|OLED_FontData:OLED_FontData_HP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[9\]\[5\] OLED_FontData.v(25) " "Inferred latch for \"data1\[9\]\[5\]\" at OLED_FontData.v(25)" {  } { { "src/oled/OLED_FontData.v" "" { Text "E:/FPGA/SIM/example11/Quartus11/src/oled/OLED_FontData.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662358538257 "|main|OLED_Top:OLED_TopHP|OLED_ShowFont:OLED_ShowFont_HP|OLED_FontData:OLED_FontData_HP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[9\]\[6\] OLED_FontData.v(25) " "Inferred latch for \"data1\[9\]\[6\]\" at OLED_FontData.v(25)" {  } { { "src/oled/OLED_FontData.v" "" { Text "E:/FPGA/SIM/example11/Quartus11/src/oled/OLED_FontData.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662358538257 "|main|OLED_Top:OLED_TopHP|OLED_ShowFont:OLED_ShowFont_HP|OLED_FontData:OLED_FontData_HP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[9\]\[7\] OLED_FontData.v(25) " "Inferred latch for \"data1\[9\]\[7\]\" at OLED_FontData.v(25)" {  } { { "src/oled/OLED_FontData.v" "" { Text "E:/FPGA/SIM/example11/Quartus11/src/oled/OLED_FontData.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662358538257 "|main|OLED_Top:OLED_TopHP|OLED_ShowFont:OLED_ShowFont_HP|OLED_FontData:OLED_FontData_HP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[10\]\[0\] OLED_FontData.v(25) " "Inferred latch for \"data1\[10\]\[0\]\" at OLED_FontData.v(25)" {  } { { "src/oled/OLED_FontData.v" "" { Text "E:/FPGA/SIM/example11/Quartus11/src/oled/OLED_FontData.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662358538257 "|main|OLED_Top:OLED_TopHP|OLED_ShowFont:OLED_ShowFont_HP|OLED_FontData:OLED_FontData_HP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[10\]\[1\] OLED_FontData.v(25) " "Inferred latch for \"data1\[10\]\[1\]\" at OLED_FontData.v(25)" {  } { { "src/oled/OLED_FontData.v" "" { Text "E:/FPGA/SIM/example11/Quartus11/src/oled/OLED_FontData.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662358538257 "|main|OLED_Top:OLED_TopHP|OLED_ShowFont:OLED_ShowFont_HP|OLED_FontData:OLED_FontData_HP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[10\]\[2\] OLED_FontData.v(25) " "Inferred latch for \"data1\[10\]\[2\]\" at OLED_FontData.v(25)" {  } { { "src/oled/OLED_FontData.v" "" { Text "E:/FPGA/SIM/example11/Quartus11/src/oled/OLED_FontData.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662358538257 "|main|OLED_Top:OLED_TopHP|OLED_ShowFont:OLED_ShowFont_HP|OLED_FontData:OLED_FontData_HP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[10\]\[3\] OLED_FontData.v(25) " "Inferred latch for \"data1\[10\]\[3\]\" at OLED_FontData.v(25)" {  } { { "src/oled/OLED_FontData.v" "" { Text "E:/FPGA/SIM/example11/Quartus11/src/oled/OLED_FontData.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662358538257 "|main|OLED_Top:OLED_TopHP|OLED_ShowFont:OLED_ShowFont_HP|OLED_FontData:OLED_FontData_HP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[10\]\[4\] OLED_FontData.v(25) " "Inferred latch for \"data1\[10\]\[4\]\" at OLED_FontData.v(25)" {  } { { "src/oled/OLED_FontData.v" "" { Text "E:/FPGA/SIM/example11/Quartus11/src/oled/OLED_FontData.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662358538257 "|main|OLED_Top:OLED_TopHP|OLED_ShowFont:OLED_ShowFont_HP|OLED_FontData:OLED_FontData_HP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[10\]\[5\] OLED_FontData.v(25) " "Inferred latch for \"data1\[10\]\[5\]\" at OLED_FontData.v(25)" {  } { { "src/oled/OLED_FontData.v" "" { Text "E:/FPGA/SIM/example11/Quartus11/src/oled/OLED_FontData.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662358538257 "|main|OLED_Top:OLED_TopHP|OLED_ShowFont:OLED_ShowFont_HP|OLED_FontData:OLED_FontData_HP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[10\]\[6\] OLED_FontData.v(25) " "Inferred latch for \"data1\[10\]\[6\]\" at OLED_FontData.v(25)" {  } { { "src/oled/OLED_FontData.v" "" { Text "E:/FPGA/SIM/example11/Quartus11/src/oled/OLED_FontData.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662358538257 "|main|OLED_Top:OLED_TopHP|OLED_ShowFont:OLED_ShowFont_HP|OLED_FontData:OLED_FontData_HP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[10\]\[7\] OLED_FontData.v(25) " "Inferred latch for \"data1\[10\]\[7\]\" at OLED_FontData.v(25)" {  } { { "src/oled/OLED_FontData.v" "" { Text "E:/FPGA/SIM/example11/Quartus11/src/oled/OLED_FontData.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662358538257 "|main|OLED_Top:OLED_TopHP|OLED_ShowFont:OLED_ShowFont_HP|OLED_FontData:OLED_FontData_HP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[11\]\[0\] OLED_FontData.v(25) " "Inferred latch for \"data1\[11\]\[0\]\" at OLED_FontData.v(25)" {  } { { "src/oled/OLED_FontData.v" "" { Text "E:/FPGA/SIM/example11/Quartus11/src/oled/OLED_FontData.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662358538257 "|main|OLED_Top:OLED_TopHP|OLED_ShowFont:OLED_ShowFont_HP|OLED_FontData:OLED_FontData_HP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[11\]\[1\] OLED_FontData.v(25) " "Inferred latch for \"data1\[11\]\[1\]\" at OLED_FontData.v(25)" {  } { { "src/oled/OLED_FontData.v" "" { Text "E:/FPGA/SIM/example11/Quartus11/src/oled/OLED_FontData.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662358538257 "|main|OLED_Top:OLED_TopHP|OLED_ShowFont:OLED_ShowFont_HP|OLED_FontData:OLED_FontData_HP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[11\]\[2\] OLED_FontData.v(25) " "Inferred latch for \"data1\[11\]\[2\]\" at OLED_FontData.v(25)" {  } { { "src/oled/OLED_FontData.v" "" { Text "E:/FPGA/SIM/example11/Quartus11/src/oled/OLED_FontData.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662358538257 "|main|OLED_Top:OLED_TopHP|OLED_ShowFont:OLED_ShowFont_HP|OLED_FontData:OLED_FontData_HP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[11\]\[3\] OLED_FontData.v(25) " "Inferred latch for \"data1\[11\]\[3\]\" at OLED_FontData.v(25)" {  } { { "src/oled/OLED_FontData.v" "" { Text "E:/FPGA/SIM/example11/Quartus11/src/oled/OLED_FontData.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662358538257 "|main|OLED_Top:OLED_TopHP|OLED_ShowFont:OLED_ShowFont_HP|OLED_FontData:OLED_FontData_HP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[11\]\[4\] OLED_FontData.v(25) " "Inferred latch for \"data1\[11\]\[4\]\" at OLED_FontData.v(25)" {  } { { "src/oled/OLED_FontData.v" "" { Text "E:/FPGA/SIM/example11/Quartus11/src/oled/OLED_FontData.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662358538257 "|main|OLED_Top:OLED_TopHP|OLED_ShowFont:OLED_ShowFont_HP|OLED_FontData:OLED_FontData_HP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[11\]\[5\] OLED_FontData.v(25) " "Inferred latch for \"data1\[11\]\[5\]\" at OLED_FontData.v(25)" {  } { { "src/oled/OLED_FontData.v" "" { Text "E:/FPGA/SIM/example11/Quartus11/src/oled/OLED_FontData.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662358538257 "|main|OLED_Top:OLED_TopHP|OLED_ShowFont:OLED_ShowFont_HP|OLED_FontData:OLED_FontData_HP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[11\]\[6\] OLED_FontData.v(25) " "Inferred latch for \"data1\[11\]\[6\]\" at OLED_FontData.v(25)" {  } { { "src/oled/OLED_FontData.v" "" { Text "E:/FPGA/SIM/example11/Quartus11/src/oled/OLED_FontData.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662358538257 "|main|OLED_Top:OLED_TopHP|OLED_ShowFont:OLED_ShowFont_HP|OLED_FontData:OLED_FontData_HP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[11\]\[7\] OLED_FontData.v(25) " "Inferred latch for \"data1\[11\]\[7\]\" at OLED_FontData.v(25)" {  } { { "src/oled/OLED_FontData.v" "" { Text "E:/FPGA/SIM/example11/Quartus11/src/oled/OLED_FontData.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662358538257 "|main|OLED_Top:OLED_TopHP|OLED_ShowFont:OLED_ShowFont_HP|OLED_FontData:OLED_FontData_HP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[12\]\[0\] OLED_FontData.v(25) " "Inferred latch for \"data1\[12\]\[0\]\" at OLED_FontData.v(25)" {  } { { "src/oled/OLED_FontData.v" "" { Text "E:/FPGA/SIM/example11/Quartus11/src/oled/OLED_FontData.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662358538257 "|main|OLED_Top:OLED_TopHP|OLED_ShowFont:OLED_ShowFont_HP|OLED_FontData:OLED_FontData_HP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[12\]\[1\] OLED_FontData.v(25) " "Inferred latch for \"data1\[12\]\[1\]\" at OLED_FontData.v(25)" {  } { { "src/oled/OLED_FontData.v" "" { Text "E:/FPGA/SIM/example11/Quartus11/src/oled/OLED_FontData.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662358538257 "|main|OLED_Top:OLED_TopHP|OLED_ShowFont:OLED_ShowFont_HP|OLED_FontData:OLED_FontData_HP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[12\]\[2\] OLED_FontData.v(25) " "Inferred latch for \"data1\[12\]\[2\]\" at OLED_FontData.v(25)" {  } { { "src/oled/OLED_FontData.v" "" { Text "E:/FPGA/SIM/example11/Quartus11/src/oled/OLED_FontData.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662358538257 "|main|OLED_Top:OLED_TopHP|OLED_ShowFont:OLED_ShowFont_HP|OLED_FontData:OLED_FontData_HP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[12\]\[3\] OLED_FontData.v(25) " "Inferred latch for \"data1\[12\]\[3\]\" at OLED_FontData.v(25)" {  } { { "src/oled/OLED_FontData.v" "" { Text "E:/FPGA/SIM/example11/Quartus11/src/oled/OLED_FontData.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662358538257 "|main|OLED_Top:OLED_TopHP|OLED_ShowFont:OLED_ShowFont_HP|OLED_FontData:OLED_FontData_HP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[12\]\[4\] OLED_FontData.v(25) " "Inferred latch for \"data1\[12\]\[4\]\" at OLED_FontData.v(25)" {  } { { "src/oled/OLED_FontData.v" "" { Text "E:/FPGA/SIM/example11/Quartus11/src/oled/OLED_FontData.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662358538257 "|main|OLED_Top:OLED_TopHP|OLED_ShowFont:OLED_ShowFont_HP|OLED_FontData:OLED_FontData_HP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[12\]\[5\] OLED_FontData.v(25) " "Inferred latch for \"data1\[12\]\[5\]\" at OLED_FontData.v(25)" {  } { { "src/oled/OLED_FontData.v" "" { Text "E:/FPGA/SIM/example11/Quartus11/src/oled/OLED_FontData.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662358538258 "|main|OLED_Top:OLED_TopHP|OLED_ShowFont:OLED_ShowFont_HP|OLED_FontData:OLED_FontData_HP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[12\]\[6\] OLED_FontData.v(25) " "Inferred latch for \"data1\[12\]\[6\]\" at OLED_FontData.v(25)" {  } { { "src/oled/OLED_FontData.v" "" { Text "E:/FPGA/SIM/example11/Quartus11/src/oled/OLED_FontData.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662358538258 "|main|OLED_Top:OLED_TopHP|OLED_ShowFont:OLED_ShowFont_HP|OLED_FontData:OLED_FontData_HP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[12\]\[7\] OLED_FontData.v(25) " "Inferred latch for \"data1\[12\]\[7\]\" at OLED_FontData.v(25)" {  } { { "src/oled/OLED_FontData.v" "" { Text "E:/FPGA/SIM/example11/Quartus11/src/oled/OLED_FontData.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662358538258 "|main|OLED_Top:OLED_TopHP|OLED_ShowFont:OLED_ShowFont_HP|OLED_FontData:OLED_FontData_HP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[13\]\[0\] OLED_FontData.v(25) " "Inferred latch for \"data1\[13\]\[0\]\" at OLED_FontData.v(25)" {  } { { "src/oled/OLED_FontData.v" "" { Text "E:/FPGA/SIM/example11/Quartus11/src/oled/OLED_FontData.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662358538258 "|main|OLED_Top:OLED_TopHP|OLED_ShowFont:OLED_ShowFont_HP|OLED_FontData:OLED_FontData_HP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[13\]\[1\] OLED_FontData.v(25) " "Inferred latch for \"data1\[13\]\[1\]\" at OLED_FontData.v(25)" {  } { { "src/oled/OLED_FontData.v" "" { Text "E:/FPGA/SIM/example11/Quartus11/src/oled/OLED_FontData.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662358538258 "|main|OLED_Top:OLED_TopHP|OLED_ShowFont:OLED_ShowFont_HP|OLED_FontData:OLED_FontData_HP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[13\]\[2\] OLED_FontData.v(25) " "Inferred latch for \"data1\[13\]\[2\]\" at OLED_FontData.v(25)" {  } { { "src/oled/OLED_FontData.v" "" { Text "E:/FPGA/SIM/example11/Quartus11/src/oled/OLED_FontData.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662358538258 "|main|OLED_Top:OLED_TopHP|OLED_ShowFont:OLED_ShowFont_HP|OLED_FontData:OLED_FontData_HP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[13\]\[3\] OLED_FontData.v(25) " "Inferred latch for \"data1\[13\]\[3\]\" at OLED_FontData.v(25)" {  } { { "src/oled/OLED_FontData.v" "" { Text "E:/FPGA/SIM/example11/Quartus11/src/oled/OLED_FontData.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662358538258 "|main|OLED_Top:OLED_TopHP|OLED_ShowFont:OLED_ShowFont_HP|OLED_FontData:OLED_FontData_HP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[13\]\[4\] OLED_FontData.v(25) " "Inferred latch for \"data1\[13\]\[4\]\" at OLED_FontData.v(25)" {  } { { "src/oled/OLED_FontData.v" "" { Text "E:/FPGA/SIM/example11/Quartus11/src/oled/OLED_FontData.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662358538258 "|main|OLED_Top:OLED_TopHP|OLED_ShowFont:OLED_ShowFont_HP|OLED_FontData:OLED_FontData_HP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[13\]\[5\] OLED_FontData.v(25) " "Inferred latch for \"data1\[13\]\[5\]\" at OLED_FontData.v(25)" {  } { { "src/oled/OLED_FontData.v" "" { Text "E:/FPGA/SIM/example11/Quartus11/src/oled/OLED_FontData.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662358538258 "|main|OLED_Top:OLED_TopHP|OLED_ShowFont:OLED_ShowFont_HP|OLED_FontData:OLED_FontData_HP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[13\]\[6\] OLED_FontData.v(25) " "Inferred latch for \"data1\[13\]\[6\]\" at OLED_FontData.v(25)" {  } { { "src/oled/OLED_FontData.v" "" { Text "E:/FPGA/SIM/example11/Quartus11/src/oled/OLED_FontData.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662358538258 "|main|OLED_Top:OLED_TopHP|OLED_ShowFont:OLED_ShowFont_HP|OLED_FontData:OLED_FontData_HP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[13\]\[7\] OLED_FontData.v(25) " "Inferred latch for \"data1\[13\]\[7\]\" at OLED_FontData.v(25)" {  } { { "src/oled/OLED_FontData.v" "" { Text "E:/FPGA/SIM/example11/Quartus11/src/oled/OLED_FontData.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662358538258 "|main|OLED_Top:OLED_TopHP|OLED_ShowFont:OLED_ShowFont_HP|OLED_FontData:OLED_FontData_HP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[14\]\[0\] OLED_FontData.v(25) " "Inferred latch for \"data1\[14\]\[0\]\" at OLED_FontData.v(25)" {  } { { "src/oled/OLED_FontData.v" "" { Text "E:/FPGA/SIM/example11/Quartus11/src/oled/OLED_FontData.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662358538258 "|main|OLED_Top:OLED_TopHP|OLED_ShowFont:OLED_ShowFont_HP|OLED_FontData:OLED_FontData_HP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[14\]\[1\] OLED_FontData.v(25) " "Inferred latch for \"data1\[14\]\[1\]\" at OLED_FontData.v(25)" {  } { { "src/oled/OLED_FontData.v" "" { Text "E:/FPGA/SIM/example11/Quartus11/src/oled/OLED_FontData.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662358538258 "|main|OLED_Top:OLED_TopHP|OLED_ShowFont:OLED_ShowFont_HP|OLED_FontData:OLED_FontData_HP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[14\]\[2\] OLED_FontData.v(25) " "Inferred latch for \"data1\[14\]\[2\]\" at OLED_FontData.v(25)" {  } { { "src/oled/OLED_FontData.v" "" { Text "E:/FPGA/SIM/example11/Quartus11/src/oled/OLED_FontData.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662358538258 "|main|OLED_Top:OLED_TopHP|OLED_ShowFont:OLED_ShowFont_HP|OLED_FontData:OLED_FontData_HP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[14\]\[3\] OLED_FontData.v(25) " "Inferred latch for \"data1\[14\]\[3\]\" at OLED_FontData.v(25)" {  } { { "src/oled/OLED_FontData.v" "" { Text "E:/FPGA/SIM/example11/Quartus11/src/oled/OLED_FontData.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662358538258 "|main|OLED_Top:OLED_TopHP|OLED_ShowFont:OLED_ShowFont_HP|OLED_FontData:OLED_FontData_HP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[14\]\[4\] OLED_FontData.v(25) " "Inferred latch for \"data1\[14\]\[4\]\" at OLED_FontData.v(25)" {  } { { "src/oled/OLED_FontData.v" "" { Text "E:/FPGA/SIM/example11/Quartus11/src/oled/OLED_FontData.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662358538258 "|main|OLED_Top:OLED_TopHP|OLED_ShowFont:OLED_ShowFont_HP|OLED_FontData:OLED_FontData_HP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[14\]\[5\] OLED_FontData.v(25) " "Inferred latch for \"data1\[14\]\[5\]\" at OLED_FontData.v(25)" {  } { { "src/oled/OLED_FontData.v" "" { Text "E:/FPGA/SIM/example11/Quartus11/src/oled/OLED_FontData.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662358538258 "|main|OLED_Top:OLED_TopHP|OLED_ShowFont:OLED_ShowFont_HP|OLED_FontData:OLED_FontData_HP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[14\]\[6\] OLED_FontData.v(25) " "Inferred latch for \"data1\[14\]\[6\]\" at OLED_FontData.v(25)" {  } { { "src/oled/OLED_FontData.v" "" { Text "E:/FPGA/SIM/example11/Quartus11/src/oled/OLED_FontData.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662358538258 "|main|OLED_Top:OLED_TopHP|OLED_ShowFont:OLED_ShowFont_HP|OLED_FontData:OLED_FontData_HP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[14\]\[7\] OLED_FontData.v(25) " "Inferred latch for \"data1\[14\]\[7\]\" at OLED_FontData.v(25)" {  } { { "src/oled/OLED_FontData.v" "" { Text "E:/FPGA/SIM/example11/Quartus11/src/oled/OLED_FontData.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662358538258 "|main|OLED_Top:OLED_TopHP|OLED_ShowFont:OLED_ShowFont_HP|OLED_FontData:OLED_FontData_HP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[15\]\[0\] OLED_FontData.v(25) " "Inferred latch for \"data1\[15\]\[0\]\" at OLED_FontData.v(25)" {  } { { "src/oled/OLED_FontData.v" "" { Text "E:/FPGA/SIM/example11/Quartus11/src/oled/OLED_FontData.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662358538258 "|main|OLED_Top:OLED_TopHP|OLED_ShowFont:OLED_ShowFont_HP|OLED_FontData:OLED_FontData_HP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[15\]\[1\] OLED_FontData.v(25) " "Inferred latch for \"data1\[15\]\[1\]\" at OLED_FontData.v(25)" {  } { { "src/oled/OLED_FontData.v" "" { Text "E:/FPGA/SIM/example11/Quartus11/src/oled/OLED_FontData.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662358538258 "|main|OLED_Top:OLED_TopHP|OLED_ShowFont:OLED_ShowFont_HP|OLED_FontData:OLED_FontData_HP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[15\]\[2\] OLED_FontData.v(25) " "Inferred latch for \"data1\[15\]\[2\]\" at OLED_FontData.v(25)" {  } { { "src/oled/OLED_FontData.v" "" { Text "E:/FPGA/SIM/example11/Quartus11/src/oled/OLED_FontData.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662358538258 "|main|OLED_Top:OLED_TopHP|OLED_ShowFont:OLED_ShowFont_HP|OLED_FontData:OLED_FontData_HP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[15\]\[3\] OLED_FontData.v(25) " "Inferred latch for \"data1\[15\]\[3\]\" at OLED_FontData.v(25)" {  } { { "src/oled/OLED_FontData.v" "" { Text "E:/FPGA/SIM/example11/Quartus11/src/oled/OLED_FontData.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662358538258 "|main|OLED_Top:OLED_TopHP|OLED_ShowFont:OLED_ShowFont_HP|OLED_FontData:OLED_FontData_HP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[15\]\[4\] OLED_FontData.v(25) " "Inferred latch for \"data1\[15\]\[4\]\" at OLED_FontData.v(25)" {  } { { "src/oled/OLED_FontData.v" "" { Text "E:/FPGA/SIM/example11/Quartus11/src/oled/OLED_FontData.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662358538258 "|main|OLED_Top:OLED_TopHP|OLED_ShowFont:OLED_ShowFont_HP|OLED_FontData:OLED_FontData_HP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[15\]\[5\] OLED_FontData.v(25) " "Inferred latch for \"data1\[15\]\[5\]\" at OLED_FontData.v(25)" {  } { { "src/oled/OLED_FontData.v" "" { Text "E:/FPGA/SIM/example11/Quartus11/src/oled/OLED_FontData.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662358538258 "|main|OLED_Top:OLED_TopHP|OLED_ShowFont:OLED_ShowFont_HP|OLED_FontData:OLED_FontData_HP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[15\]\[6\] OLED_FontData.v(25) " "Inferred latch for \"data1\[15\]\[6\]\" at OLED_FontData.v(25)" {  } { { "src/oled/OLED_FontData.v" "" { Text "E:/FPGA/SIM/example11/Quartus11/src/oled/OLED_FontData.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662358538258 "|main|OLED_Top:OLED_TopHP|OLED_ShowFont:OLED_ShowFont_HP|OLED_FontData:OLED_FontData_HP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[15\]\[7\] OLED_FontData.v(25) " "Inferred latch for \"data1\[15\]\[7\]\" at OLED_FontData.v(25)" {  } { { "src/oled/OLED_FontData.v" "" { Text "E:/FPGA/SIM/example11/Quartus11/src/oled/OLED_FontData.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662358538258 "|main|OLED_Top:OLED_TopHP|OLED_ShowFont:OLED_ShowFont_HP|OLED_FontData:OLED_FontData_HP"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OLED_SelData OLED_Top:OLED_TopHP\|OLED_SelData:OLED_SelDataHP " "Elaborating entity \"OLED_SelData\" for hierarchy \"OLED_Top:OLED_TopHP\|OLED_SelData:OLED_SelDataHP\"" {  } { { "src/oled/OLED_Top.v" "OLED_SelDataHP" { Text "E:/FPGA/SIM/example11/Quartus11/src/oled/OLED_Top.v" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662358538259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IIC_Driver OLED_Top:OLED_TopHP\|IIC_Driver:IIC_DriverHP_OLED " "Elaborating entity \"IIC_Driver\" for hierarchy \"OLED_Top:OLED_TopHP\|IIC_Driver:IIC_DriverHP_OLED\"" {  } { { "src/oled/OLED_Top.v" "IIC_DriverHP_OLED" { Text "E:/FPGA/SIM/example11/Quartus11/src/oled/OLED_Top.v" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662358538260 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "OLED_Top:OLED_TopHP\|OLED_Init:OLED_InitHP\|Ram0 " "RAM logic \"OLED_Top:OLED_TopHP\|OLED_Init:OLED_InitHP\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "src/oled/OLED_Init.v" "Ram0" { Text "E:/FPGA/SIM/example11/Quartus11/src/oled/OLED_Init.v" 46 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1662358538473 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1662358538473 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1662358538721 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "src/iic/iic.v" "" { Text "E:/FPGA/SIM/example11/Quartus11/src/iic/iic.v" 243 -1 0 } } { "src/iic/iic.v" "" { Text "E:/FPGA/SIM/example11/Quartus11/src/iic/iic.v" 57 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1662358538727 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1662358538727 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1662358538896 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1662358539659 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1662358539748 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662358539748 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "256 " "Implemented 256 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1662358539779 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1662358539779 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Implemented 1 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1662358539779 ""} { "Info" "ICUT_CUT_TM_LCELLS" "252 " "Implemented 252 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1662358539779 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1662358539779 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4780 " "Peak virtual memory: 4780 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1662358539793 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 05 14:15:39 2022 " "Processing ended: Mon Sep 05 14:15:39 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1662358539793 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1662358539793 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1662358539793 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1662358539793 ""}
