#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Tue Aug 30 20:45:09 2022
# Process ID: 16968
# Current directory: D:/Verliog/accomdemy_rv32i/RV32I
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3104 D:\Verliog\accomdemy_rv32i\RV32I\RV32I.xpr
# Log file: D:/Verliog/accomdemy_rv32i/RV32I/vivado.log
# Journal file: D:/Verliog/accomdemy_rv32i/RV32I\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Verliog/accomdemy_rv32i/RV32I/RV32I.xpr
CRITICAL WARNING: [Project 1-19] Could not find the file 'D:/Verliog/accomdemy_rv32i/RV32I/RV32I.srcs/sim_1/new/cpu_tb.v'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:20 ; elapsed = 00:00:09 . Memory (MB): peak = 713.762 ; gain = 81.301
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
file mkdir D:/Verliog/accomdemy_rv32i/RV32I/RV32I.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/Verliog/accomdemy_rv32i/RV32I/RV32I.srcs/sim_1/new/cpu_tb.v w ]
add_files -fileset sim_1 D:/Verliog/accomdemy_rv32i/RV32I/RV32I.srcs/sim_1/new/cpu_tb.v
WARNING: [filemgmt 56-12] File 'D:/Verliog/accomdemy_rv32i/RV32I/RV32I.srcs/sim_1/new/cpu_tb.v' cannot be added to the project because it already exists in the project, skipping this file
set_property top cpu_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Verliog/accomdemy_rv32i/RV32I/RV32I.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Verliog/accomdemy_rv32i/RV32I/RV32I.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Verliog/accomdemy_rv32i/RV32I/RV32I.srcs/sources_1/new/MUX2to1_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2to1_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Verliog/accomdemy_rv32i/RV32I/RV32I.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Verliog/accomdemy_rv32i/RV32I/RV32I.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Verliog/accomdemy_rv32i/RV32I/RV32I.srcs/sources_1/new/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Verliog/accomdemy_rv32i/RV32I/RV32I.srcs/sources_1/new/instr_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Verliog/accomdemy_rv32i/RV32I/RV32I.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Verliog/accomdemy_rv32i/RV32I/RV32I.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Verliog/accomdemy_rv32i/RV32I/RV32I.srcs/sim_1/new/cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Verliog/accomdemy_rv32i/RV32I/RV32I.sim/sim_1/behav/xsim'
"xelab -wto 8d442bd18865424b809e7114a20328cc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 8d442bd18865424b809e7114a20328cc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/Verliog/accomdemy_rv32i/RV32I/RV32I.srcs/sources_1/new/cpu.v" Line 1. Module cpu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verliog/accomdemy_rv32i/RV32I/RV32I.srcs/sources_1/new/pc.v" Line 1. Module pc doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verliog/accomdemy_rv32i/RV32I/RV32I.srcs/sources_1/new/instr_memory.v" Line 1. Module instr_memory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verliog/accomdemy_rv32i/RV32I/RV32I.srcs/sources_1/new/decoder.v" Line 1. Module decoder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verliog/accomdemy_rv32i/RV32I/RV32I.srcs/sources_1/new/regfile.v" Line 1. Module regfile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verliog/accomdemy_rv32i/RV32I/RV32I.srcs/sources_1/new/MUX2to1_32bit.v" Line 1. Module MUX2to1_32bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verliog/accomdemy_rv32i/RV32I/RV32I.srcs/sources_1/new/MUX2to1_32bit.v" Line 1. Module MUX2to1_32bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Verliog/accomdemy_rv32i/RV32I/RV32I.srcs/sources_1/new/alu.v" Line 1. Module alu doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.instr_memory
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.MUX2to1_32bit
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.cpu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source D:/Verliog/accomdemy_rv32i/RV32I/RV32I.sim/sim_1/behav/xsim/xsim.dir/cpu_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/Verliog/accomdemy_rv32i/RV32I/RV32I.sim/sim_1/behav/xsim/xsim.dir/cpu_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue Aug 30 20:48:33 2022. For additional details about this file, please refer to the WebTalk help file at E:/Xilinx/Vivado/2019.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue Aug 30 20:48:33 2022...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 762.461 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Verliog/accomdemy_rv32i/RV32I/RV32I.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_tb_behav -key {Behavioral:sim_1:Functional:cpu_tb} -tclbatch {cpu_tb.tcl} -view {D:/Verliog/accomdemy_rv32i/RV32I/cpu_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config D:/Verliog/accomdemy_rv32i/RV32I/cpu_tb_behav.wcfg
source cpu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: File test_instructions.txt referenced on D:/Verliog/accomdemy_rv32i/RV32I/RV32I.srcs/sources_1/new/instr_memory.v at line 10 cannot be opened for reading. Please ensure that this file is available in the current working directory.
$stop called at time : 60 ns : File "D:/Verliog/accomdemy_rv32i/RV32I/RV32I.srcs/sim_1/new/cpu_tb.v" Line 22
xsim: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 779.523 ; gain = 11.074
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 779.523 ; gain = 17.062
save_wave_config {D:/Verliog/accomdemy_rv32i/RV32I/cpu_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 779.523 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Tue Aug 30 20:48:58 2022...
