("pmos4_test:/\tpmos4_test PCELL_KAL3_DEV schematic" (("open" (nil hierarchy "/{PCELL_KAL3_DEV pmos4_test schematic }:a"))) (((2.7125 -1.225) (4.9125 1.3625)) "a" "Schematics XL" 44))("pmos4_test:/\tpmos4_test PCELL_KAL3_DEV layout" (("open" (nil hierarchy "/{PCELL_KAL3_DEV pmos4_test layout }:a"))) (((1.8775 0.0995) (26.3225 17.9825)) "a" "Layout" 39))("pmos4:/\tpmos4 PCELL_KAL3_DEV layout" (("open" (nil hierarchy "/{PCELL_KAL3_DEV pmos4 layout }:a"))) (((1.3625 1.965) (7.038 6.117)) "a" "Layout" 38))("pmos4:/\tpmos4 KAL3 layout" (("open" (nil hierarchy "/{KAL3 pmos4 layout }:a"))) (((-0.4445 -1.109) (8.4445 5.3935)) "a" "Layout" 12))("inv:/\tinv TEST_KAL3 layout" (("open" (nil hierarchy "/{TEST_KAL3 inv layout }:a"))) (((-17.4135 -1.039) (31.8135 19.739)) "a" "Virtuoso XL" 9))("inv:/\tinv TEST_KAL3 schematic" (("open" (nil hierarchy "/{TEST_KAL3 inv schematic }:a"))) (((-2.95 -0.5) (2.2625 1.275)) "a" "Schematics XL" 8))("nmos4_test:/\tnmos4_test PCELL_KAL3_DEV schematic" (("open" (nil hierarchy "/{PCELL_KAL3_DEV nmos4_test schematic }:a"))) (((2.5125 -2.23125) (5.025 0.73125)) "a" "Schematics XL" 40))("nmos4_test:/\tnmos4_test PCELL_KAL3_DEV layout" (("open" (nil hierarchy "/{PCELL_KAL3_DEV nmos4_test layout }:a"))) (((1.0775 1.6585) (25.5225 19.5415)) "a" "Layout" 48))("test:/\ttest PCELL_KAL3_DEV layout" (("open" (nil hierarchy "/{PCELL_KAL3_DEV test layout }:a"))) (((-0.583 5.7515) (11.5715 14.6435)) "a" "Layout" 4))("nmos4:/\tnmos4 PCELL_KAL3_DEV layout" (("open" (nil hierarchy "/{PCELL_KAL3_DEV nmos4 layout }:a"))) (((-1.342 -1.1945) (9.442 6.6945)) "a" "Layout" 47))