SIM             = icarus
TOPLEVEL_LANG   = verilog
VERILOG_SOURCES = /code/rtl/pseudoRandGenerator_ca.sv
TOPLEVEL        = pseudoRandGenerator_ca
MODULE          = test_pseudoRandGenerator_ca
PYTHONPATH      = /src
HASH            = 1-rtl-code-completion
