#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0xc61400 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xc61590 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0xc58aa0 .functor NOT 1, L_0xc90150, C4<0>, C4<0>, C4<0>;
L_0xc8feb0 .functor XOR 1, L_0xc8fd50, L_0xc8fe10, C4<0>, C4<0>;
L_0xc90040 .functor XOR 1, L_0xc8feb0, L_0xc8ff70, C4<0>, C4<0>;
v0xc8d4d0_0 .net *"_ivl_10", 0 0, L_0xc8ff70;  1 drivers
v0xc8d5d0_0 .net *"_ivl_12", 0 0, L_0xc90040;  1 drivers
v0xc8d6b0_0 .net *"_ivl_2", 0 0, L_0xc8fcb0;  1 drivers
v0xc8d770_0 .net *"_ivl_4", 0 0, L_0xc8fd50;  1 drivers
v0xc8d850_0 .net *"_ivl_6", 0 0, L_0xc8fe10;  1 drivers
v0xc8d980_0 .net *"_ivl_8", 0 0, L_0xc8feb0;  1 drivers
v0xc8da60_0 .var "clk", 0 0;
v0xc8db00_0 .net "f_dut", 0 0, L_0xc8fb50;  1 drivers
v0xc8dba0_0 .net "f_ref", 0 0, L_0xc8ed10;  1 drivers
v0xc8dcd0_0 .var/2u "stats1", 159 0;
v0xc8dd70_0 .var/2u "strobe", 0 0;
v0xc8de10_0 .net "tb_match", 0 0, L_0xc90150;  1 drivers
v0xc8ded0_0 .net "tb_mismatch", 0 0, L_0xc58aa0;  1 drivers
v0xc8df90_0 .net "wavedrom_enable", 0 0, v0xc8c060_0;  1 drivers
v0xc8e030_0 .net "wavedrom_title", 511 0, v0xc8c120_0;  1 drivers
v0xc8e100_0 .net "x1", 0 0, v0xc8c1e0_0;  1 drivers
v0xc8e1a0_0 .net "x2", 0 0, v0xc8c280_0;  1 drivers
v0xc8e350_0 .net "x3", 0 0, v0xc8c370_0;  1 drivers
L_0xc8fcb0 .concat [ 1 0 0 0], L_0xc8ed10;
L_0xc8fd50 .concat [ 1 0 0 0], L_0xc8ed10;
L_0xc8fe10 .concat [ 1 0 0 0], L_0xc8fb50;
L_0xc8ff70 .concat [ 1 0 0 0], L_0xc8ed10;
L_0xc90150 .cmp/eeq 1, L_0xc8fcb0, L_0xc90040;
S_0xc61720 .scope module, "good1" "reference_module" 3 95, 3 4 0, S_0xc61590;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x3";
    .port_info 1 /INPUT 1 "x2";
    .port_info 2 /INPUT 1 "x1";
    .port_info 3 /OUTPUT 1 "f";
L_0xc4de70 .functor NOT 1, v0xc8c370_0, C4<0>, C4<0>, C4<0>;
L_0xc61e40 .functor AND 1, L_0xc4de70, v0xc8c280_0, C4<1>, C4<1>;
L_0xc58b10 .functor NOT 1, v0xc8c1e0_0, C4<0>, C4<0>, C4<0>;
L_0xc8e5f0 .functor AND 1, L_0xc61e40, L_0xc58b10, C4<1>, C4<1>;
L_0xc8e6c0 .functor NOT 1, v0xc8c370_0, C4<0>, C4<0>, C4<0>;
L_0xc8e730 .functor AND 1, L_0xc8e6c0, v0xc8c280_0, C4<1>, C4<1>;
L_0xc8e7e0 .functor AND 1, L_0xc8e730, v0xc8c1e0_0, C4<1>, C4<1>;
L_0xc8e8a0 .functor OR 1, L_0xc8e5f0, L_0xc8e7e0, C4<0>, C4<0>;
L_0xc8ea00 .functor NOT 1, v0xc8c280_0, C4<0>, C4<0>, C4<0>;
L_0xc8ea70 .functor AND 1, v0xc8c370_0, L_0xc8ea00, C4<1>, C4<1>;
L_0xc8eb90 .functor AND 1, L_0xc8ea70, v0xc8c1e0_0, C4<1>, C4<1>;
L_0xc8ec00 .functor OR 1, L_0xc8e8a0, L_0xc8eb90, C4<0>, C4<0>;
L_0xc8ed80 .functor AND 1, v0xc8c370_0, v0xc8c280_0, C4<1>, C4<1>;
L_0xc8edf0 .functor AND 1, L_0xc8ed80, v0xc8c1e0_0, C4<1>, C4<1>;
L_0xc8ed10 .functor OR 1, L_0xc8ec00, L_0xc8edf0, C4<0>, C4<0>;
v0xc58d10_0 .net *"_ivl_0", 0 0, L_0xc4de70;  1 drivers
v0xc58db0_0 .net *"_ivl_10", 0 0, L_0xc8e730;  1 drivers
v0xc4dee0_0 .net *"_ivl_12", 0 0, L_0xc8e7e0;  1 drivers
v0xc8a9c0_0 .net *"_ivl_14", 0 0, L_0xc8e8a0;  1 drivers
v0xc8aaa0_0 .net *"_ivl_16", 0 0, L_0xc8ea00;  1 drivers
v0xc8abd0_0 .net *"_ivl_18", 0 0, L_0xc8ea70;  1 drivers
v0xc8acb0_0 .net *"_ivl_2", 0 0, L_0xc61e40;  1 drivers
v0xc8ad90_0 .net *"_ivl_20", 0 0, L_0xc8eb90;  1 drivers
v0xc8ae70_0 .net *"_ivl_22", 0 0, L_0xc8ec00;  1 drivers
v0xc8afe0_0 .net *"_ivl_24", 0 0, L_0xc8ed80;  1 drivers
v0xc8b0c0_0 .net *"_ivl_26", 0 0, L_0xc8edf0;  1 drivers
v0xc8b1a0_0 .net *"_ivl_4", 0 0, L_0xc58b10;  1 drivers
v0xc8b280_0 .net *"_ivl_6", 0 0, L_0xc8e5f0;  1 drivers
v0xc8b360_0 .net *"_ivl_8", 0 0, L_0xc8e6c0;  1 drivers
v0xc8b440_0 .net "f", 0 0, L_0xc8ed10;  alias, 1 drivers
v0xc8b500_0 .net "x1", 0 0, v0xc8c1e0_0;  alias, 1 drivers
v0xc8b5c0_0 .net "x2", 0 0, v0xc8c280_0;  alias, 1 drivers
v0xc8b680_0 .net "x3", 0 0, v0xc8c370_0;  alias, 1 drivers
S_0xc8b7c0 .scope module, "stim1" "stimulus_gen" 3 89, 3 19 0, S_0xc61590;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "x3";
    .port_info 2 /OUTPUT 1 "x2";
    .port_info 3 /OUTPUT 1 "x1";
    .port_info 4 /OUTPUT 512 "wavedrom_title";
    .port_info 5 /OUTPUT 1 "wavedrom_enable";
v0xc8bfa0_0 .net "clk", 0 0, v0xc8da60_0;  1 drivers
v0xc8c060_0 .var "wavedrom_enable", 0 0;
v0xc8c120_0 .var "wavedrom_title", 511 0;
v0xc8c1e0_0 .var "x1", 0 0;
v0xc8c280_0 .var "x2", 0 0;
v0xc8c370_0 .var "x3", 0 0;
E_0xc5c2e0/0 .event negedge, v0xc8bfa0_0;
E_0xc5c2e0/1 .event posedge, v0xc8bfa0_0;
E_0xc5c2e0 .event/or E_0xc5c2e0/0, E_0xc5c2e0/1;
E_0xc5c070 .event negedge, v0xc8bfa0_0;
E_0xc479f0 .event posedge, v0xc8bfa0_0;
S_0xc8baa0 .scope task, "wavedrom_start" "wavedrom_start" 3 31, 3 31 0, S_0xc8b7c0;
 .timescale -12 -12;
v0xc8bca0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0xc8bda0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 34, 3 34 0, S_0xc8b7c0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0xc8c470 .scope module, "top_module1" "top_module" 3 101, 4 1 0, S_0xc61590;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x3";
    .port_info 1 /INPUT 1 "x2";
    .port_info 2 /INPUT 1 "x1";
    .port_info 3 /OUTPUT 1 "f";
L_0xc8f1d0 .functor AND 1, L_0xc8f020, v0xc8c280_0, C4<1>, C4<1>;
L_0xc8f440 .functor AND 1, L_0xc8f3a0, v0xc8c280_0, C4<1>, C4<1>;
L_0xc8f500 .functor AND 1, L_0xc8f440, v0xc8c1e0_0, C4<1>, C4<1>;
L_0xc8f6d0 .functor OR 1, L_0xc8f1d0, L_0xc8f500, C4<0>, C4<0>;
L_0xc8f810 .functor AND 1, v0xc8c370_0, v0xc8c1e0_0, C4<1>, C4<1>;
L_0xc8f880 .functor OR 1, L_0xc8f6d0, L_0xc8f810, C4<0>, C4<0>;
L_0xc8f9d0 .functor AND 1, v0xc8c370_0, v0xc8c280_0, C4<1>, C4<1>;
L_0xc8fa40 .functor AND 1, L_0xc8f9d0, v0xc8c1e0_0, C4<1>, C4<1>;
L_0xc8fb50 .functor OR 1, L_0xc8f880, L_0xc8fa40, C4<0>, C4<0>;
v0xc8c680_0 .net *"_ivl_1", 0 0, L_0xc8f020;  1 drivers
v0xc8c740_0 .net *"_ivl_11", 0 0, L_0xc8f6d0;  1 drivers
v0xc8c800_0 .net *"_ivl_13", 0 0, L_0xc8f810;  1 drivers
v0xc8c8d0_0 .net *"_ivl_15", 0 0, L_0xc8f880;  1 drivers
v0xc8c990_0 .net *"_ivl_17", 0 0, L_0xc8f9d0;  1 drivers
v0xc8caa0_0 .net *"_ivl_19", 0 0, L_0xc8fa40;  1 drivers
v0xc8cb60_0 .net *"_ivl_3", 0 0, L_0xc8f1d0;  1 drivers
v0xc8cc20_0 .net *"_ivl_5", 0 0, L_0xc8f3a0;  1 drivers
v0xc8cce0_0 .net *"_ivl_7", 0 0, L_0xc8f440;  1 drivers
v0xc8ce30_0 .net *"_ivl_9", 0 0, L_0xc8f500;  1 drivers
v0xc8cef0_0 .net "f", 0 0, L_0xc8fb50;  alias, 1 drivers
v0xc8cfb0_0 .net "x1", 0 0, v0xc8c1e0_0;  alias, 1 drivers
v0xc8d050_0 .net "x2", 0 0, v0xc8c280_0;  alias, 1 drivers
v0xc8d140_0 .net "x3", 0 0, v0xc8c370_0;  alias, 1 drivers
L_0xc8f020 .reduce/nor v0xc8c370_0;
L_0xc8f3a0 .reduce/nor v0xc8c370_0;
S_0xc8d2b0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 109, 3 109 0, S_0xc61590;
 .timescale -12 -12;
E_0xc5c530 .event anyedge, v0xc8dd70_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0xc8dd70_0;
    %nor/r;
    %assign/vec4 v0xc8dd70_0, 0;
    %wait E_0xc5c530;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0xc8b7c0;
T_3 ;
    %pushi/vec4 7, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0xc8c1e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xc8c280_0, 0;
    %assign/vec4 v0xc8c370_0, 0;
    %wait E_0xc5c070;
    %pushi/vec4 8, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xc479f0;
    %load/vec4 v0xc8c370_0;
    %load/vec4 v0xc8c280_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0xc8c1e0_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0xc8c1e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xc8c280_0, 0;
    %assign/vec4 v0xc8c370_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0xc5c070;
    %fork TD_tb.stim1.wavedrom_stop, S_0xc8bda0;
    %join;
    %pushi/vec4 40, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xc5c2e0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_func 3 46 "$random" 32 {0 0 0};
    %pad/s 3;
    %split/vec4 1;
    %assign/vec4 v0xc8c1e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xc8c280_0, 0;
    %assign/vec4 v0xc8c370_0, 0;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0xc61590;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xc8da60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xc8dd70_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0xc61590;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0xc8da60_0;
    %inv;
    %store/vec4 v0xc8da60_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0xc61590;
T_6 ;
    %vpi_call/w 3 81 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 82 "$dumpvars", 32'sb00000000000000000000000000000001, v0xc8bfa0_0, v0xc8ded0_0, v0xc8e350_0, v0xc8e1a0_0, v0xc8e100_0, v0xc8dba0_0, v0xc8db00_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0xc61590;
T_7 ;
    %load/vec4 v0xc8dcd0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0xc8dcd0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0xc8dcd0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 118 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "f", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 119 "$display", "Hint: Output '%s' has no mismatches.", "f" {0 0 0};
T_7.1 ;
    %load/vec4 v0xc8dcd0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xc8dcd0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 121 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 122 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0xc8dcd0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xc8dcd0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 123 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0xc61590;
T_8 ;
    %wait E_0xc5c2e0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xc8dcd0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xc8dcd0_0, 4, 32;
    %load/vec4 v0xc8de10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0xc8dcd0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 134 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xc8dcd0_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xc8dcd0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xc8dcd0_0, 4, 32;
T_8.0 ;
    %load/vec4 v0xc8dba0_0;
    %load/vec4 v0xc8dba0_0;
    %load/vec4 v0xc8db00_0;
    %xor;
    %load/vec4 v0xc8dba0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0xc8dcd0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xc8dcd0_0, 4, 32;
T_8.6 ;
    %load/vec4 v0xc8dcd0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xc8dcd0_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/truthtable1/truthtable1_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can25_depth0/human/truthtable1/iter0/response7/top_module.sv";
