# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"Low_part_OR_Adder_tb_func_synth.v" \
"../../../../../Low_part_or_Adder 16.srcs/sim_1/new/Low_part_OR_Adder_tb.v" \

# Do not sort compile order
nosort
