

<!DOCTYPE html>
<html lang="en">

<head>

  <meta charset="utf-8" />
  <meta http-equiv="X-UA-Compatible" content="IE=edge" />
  <meta name="generator" content="HelpNDoc Personal Edition 9.0.0.156">
  <meta name="viewport" content="width=device-width, initial-scale=1" />
  <link rel="icon" href="favicon.ico"/>

  <title>Alias register for different blocks</title>
  <meta name="description" content="Complete documentation of IDesignSpec suite of products" /> 
  <meta name="keywords" content="Advanced Topics,Special Register">



  
  

  <!-- Twitter Card data -->
  <meta name="twitter:card" content="summary">
  <meta name="twitter:title" content="Alias register for different blocks">
  <meta name="twitter:description" content="Complete documentation of IDesignSpec suite of products">

  <!-- Open Graph data -->
  <meta property="og:title" content="Alias register for different blocks" />
  <meta property="og:type" content="article" />
  <meta property="og:description" content="Complete documentation of IDesignSpec suite of products" />
  <meta property="og:site_name" content="IDesignSpec&trade;" /> 

  <!-- Bootstrap core CSS -->
  <link href="vendors/bootstrap-3.4.1/css/bootstrap.min.css" rel="stylesheet"/>

  <!-- IE10 viewport hack for Surface/desktop Windows 8 bug -->
  <link href="vendors/bootstrap-3.4.1/css/ie10-viewport-bug-workaround.css" rel="stylesheet"/>

  <!-- HTML5 shim and Respond.js for IE8 support of HTML5 elements and media queries -->
  <!--[if lt IE 9]>
      <script src="vendors/html5shiv-3.7.3/html5shiv.min.js"></script>
      <script src="vendors/respond-1.4.2/respond.min.js"></script>
    <![endif]-->

  <!-- JsTree styles -->
  <link href="vendors/jstree-3.3.10/themes/default/style.min.css" rel="stylesheet"/>

  <!-- Hnd styles -->
  <link href="css/layout.min.css" rel="stylesheet" />
  <link href="css/effects.min.css" rel="stylesheet" />
  <link href="css/theme-light-blue.min.css" rel="stylesheet" />
  <link href="css/print.min.css" rel="stylesheet" media="print" />
  <style type="text/css">nav { width: 350px} @media screen and (min-width:769px) { body.md-nav-expanded div#main { margin-left: 350px} body.md-nav-expanded header { padding-left: 364px} }</style>
  <style type="text/css">.navigation #inline-toc { width: auto !important}</style>

  <!-- Content style -->
  <link href="css/hnd.content.css" rel="stylesheet" />

  



</head>

<body class="md-nav-expanded">



  

  <div id="skip-link">
    <a href="#main-content" class="element-invisible">Skip to main content</a>
  </div>

  <header class="headroom">
    <button class="hnd-toggle btn btn-default">
      <span class="sr-only">Toggle navigation</span>
      <span class="icon-bar"></span><span class="icon-bar"></span><span class="icon-bar"></span>        
    </button>
    <h1>IDesignSpec&trade;</h1>
    
  </header>

  <nav id="panel-left" class="md-nav-expanded">
    <!-- Nav tabs -->
    <ul class="tab-tabs nav nav-tabs" role="tablist">
      <li id="nav-close" role="presentation"> 
        <button class="hnd-toggle btn btn-default" aria-label="close">
          <span class="glyphicon glyphicon-remove" aria-hidden="true"></span>
        </button>
      </li>
      
	  
        <li role="presentation" class="tab active">
            <a href="#contents" id="tab-contents" aria-controls="contents" role="tab" data-toggle="tab">
                <i class="glyphicon glyphicon-list"></i>
                Contents
            </a>
        </li>
      
        <li role="presentation" class="tab">
            <a href="#index" id="tab-index" aria-controls="index" role="tab" data-toggle="tab">
                <i class="glyphicon glyphicon-asterisk"></i>
                Index
            </a>
        </li>
      
        <li role="presentation" class="tab">
            <a href="#search" id="tab-search" aria-controls="search" role="tab" data-toggle="tab">
                <i class="glyphicon glyphicon-search"></i>
                Search
            </a>
        </li>
      
    </ul>  <!-- /Nav tabs -->

    <!-- Tab panes -->
    <div class="tab-content">
	  
      <div role="tabpanel" class="tab-pane active" id="contents">
        <div id="toc" class="tree-container unselectable"
            data-url="_toc.json"
            data-openlvl="1"
        >
            
        </div>
      </div>  <!-- /contents-->
      
      <div role="tabpanel" class="tab-pane" id="index">
        <div id="keywords" class="tree-container unselectable"
            data-url="_keywords.json"
            data-openlvl="1"
        >
            
        </div>
      </div>  <!-- /index-->
      
      <div role="tabpanel" class="tab-pane" id="search">
        <div class="search-content">
          <div class="search-input">
            <form id="search-form">
              <div class="form-group">
                <div class="input-group">
                  <input type="text" class="form-control" id="input-search" name="input-search" placeholder="Search..." aria-label="Search..." />
                  <span class="input-group-btn">
                    <button class="btn btn-default" type="submit" aria-label="Search...">
                      <span class="glyphicon glyphicon-search" aria-hidden="true"></span>
                    </button>
                  </span>
                </div>
              </div>
            </form>
          </div>  <!-- /search-input -->
          <div class="search-result">
            <div id="search-info"></div>
            <div class="tree-container unselectable" id="search-tree"></div>
          </div>  <!-- /search-result -->
        </div>  <!-- /search-content -->
      </div>  <!-- /search-->
      
    </div>  <!-- /Tab panes -->

  </nav>

  <div id="main">

    <article>
        <div id="topic-content" class="container-fluid" 
		  data-hnd-id="Aliasregisterfordifferentblocks"
		  data-hnd-context="238"
		  data-hnd-title="Alias register for different blocks"
		>
            
                <div class="navigation">
                    <ol class="breadcrumb">
                        <li><a href="AdvancedTopics.html">Advanced Topics</a></li><li><a href="SpecialQuirkyRegisters.html">Special / Quirky Registers</a></li><li><a href="AliasRegister.html">Alias Register</a></li>
                    </ol>
                    <div class="nav-arrows">
                        <div class="btn-group btn-group" role="group"><a class="btn btn-default" href="AliasRegister.html" title="Alias Register" role="button"><span class="glyphicon glyphicon-menu-up" aria-hidden="true"></span></a><a class="btn btn-default" href="AliasRegister.html" title="Alias Register" role="button"><span class="glyphicon glyphicon-menu-left" aria-hidden="true"></span></a><a class="btn btn-default" href="Counters.html" title="Counters" role="button"><span class="glyphicon glyphicon-menu-right" aria-hidden="true"></span></a></div>
                    </div>
                </div> 
            

            <a id="main-content"></a>

            <h2>Alias register for different blocks</h2>

            <div class="main-content">
                
<p class="rvps2"><span class="rvts14">In hardware design, register aliasing describes a situation in which a register location in the hardware design can be accessed through different symbolic names and addresses. The fields in aliased registers have different behavior based on the addresses used to access them. This implies the fields in a register may be readable and writable when accessed using one address, but read-only when accessed from another.</span><span class="rvts34"> The hardware access of the&nbsp;alias&nbsp;register is ‘NA’. A field cannot be an alias&nbsp;of an already aliased field. The parent register of an aliased field cannot be external.</span></p>
<p class="rvps2"><span class="rvts34"><br/></span></p>
<p class="rvps2"><span class="rvts14">In this, we have two registers, one in a block and the other one which is alias is in another block. So, for this kind of scenario, we need to create two internal ports for interface between two blocks. For that we have to apply property “aliased = true” on the register which is being aliased.</span></p>
<p class="rvps3"><img alt="" style="width : 525px; height : 435px; padding : 1px;" src="lib/NewItem1765.png"></p>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<p class="rvps2"><span class="rvts392">Example:</span><span class="rvts15"> &nbsp; &nbsp; &nbsp; &nbsp;</span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/aliased/aliased.idsng.zip">IDS-NG</a><span class="rvts21"> &nbsp; &nbsp; &nbsp; &nbsp;</span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/aliased/aliased.docx">IDS-Word</a><span class="rvts21"> &nbsp; &nbsp; &nbsp; &nbsp;</span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/aliased/aliased.xlsx">IDS-Excel</a><span class="rvts21"> &nbsp; &nbsp; &nbsp; &nbsp;</span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/aliased/aliased.rdl">SystemRDL</a></p>
<p class="rvps2"><span class="rvts260"><br/></span></p>
<p class="rvps2"><span class="rvts260">IDS-NG Register View</span></p>
<p class="rvps2"><span class="rvts260"><br/></span></p>
<p class="rvps3"><img alt="" style="width : 733px; height : 485px; padding : 1px;" src="lib/NewItem4862.png"></p>
<p class="rvps3"><img alt="" style="width : 731px; height : 397px; padding : 1px;" src="lib/NewItem4863.png"></p>
<p class="rvps2"><span class="rvts16"><br/></span></p>
<p class="rvps2"><span class="rvts260">IDS-NG Spreadsheet View</span></p>
<p class="rvps2"><span class="rvts6"><br/></span></p>
<p class="rvps3"><img alt="" style="width : 866px; height : 378px; padding : 1px;" src="lib/NewItem4864.png"></p>
<p class="rvps2"><span class="rvts15"><br/></span></p>
<p class="rvps2"><span class="rvts16">SystemRDL</span></p>
<p class="rvps2"><span class="rvts392"><br/></span></p>
<p class="rvps2"><span class="rvts14">SystemRDL does not support such a feature natively. Agnisys® has added a UDP 'IDS_alias'</span><span class="rvts356"> </span><span class="rvts14">and</span><span class="rvts356"> </span><span class="rvts14">'aliased' that enables users to describe such a feature in SystemRDL.</span></p>
<p class="rvps2"><span class="rvts15"><br/></span></p>
<div class="rvps2">
<table width="100%" cellpadding="10" style="border-width: 0px; border-spacing: 2px;">
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 10px;">
   <p class="rvps2"><span class="rvts356">property IDS_alias { type = string; component = reg | field ; };</span></p>
   <p class="rvps2"><span class="rvts356">property aliased { type = boolean; component = reg | field ; };</span></p>
   <p class="rvps2"><span class="rvts356"><br/></span></p>
   <p class="rvps2"><span class="rvts356">addrmap chip {</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; addrmap Block1 {</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; reg Reg1 {</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; field {</span></p>
   <p class="rvps2"><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp;aliased=true;</span></p>
   <p class="rvps2"><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp;hw=r;</span></p>
   <p class="rvps2"><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp;sw=rw;</span></p>
   <p class="rvps2"><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp;}Fld[31:0] = 0;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; };</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; reg Reg2 {</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; field {</span></p>
   <p class="rvps2"><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp;hw=r;</span></p>
   <p class="rvps2"><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp;sw=rw;</span></p>
   <p class="rvps2"><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp;}Fld[31:16] = 0;</span></p>
   <p class="rvps2"><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp;field {</span></p>
   <p class="rvps2"><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp;aliased=true;</span></p>
   <p class="rvps2"><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp;hw=r;</span></p>
   <p class="rvps2"><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp;sw=rw;</span></p>
   <p class="rvps2"><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp;}Fld2[15:0] = 0;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; };</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; Reg1 Reg1;</span></p>
   <p class="rvps2"><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">Reg2 Reg2;</span></p>
   <p class="rvps2"><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; };</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; Block1 Block1;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; addrmap Block2 {</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; reg aliasReg1 {</span></p>
   <p class="rvps2"><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp;IDS_alias = "Block1.Reg1";</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; field {</span></p>
   <p class="rvps2"><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp;hw = na;</span></p>
   <p class="rvps2"><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp;sw = rw;</span></p>
   <p class="rvps2"><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp;}f[31:0] = 0;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; };</span></p>
   <p class="rvps2"><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> reg aliasReg2 {</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; &nbsp; field {</span></p>
   <p class="rvps2"><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp;hw=na;</span></p>
   <p class="rvps2"><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp;sw=rw;</span></p>
   <p class="rvps2"><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp;}Fld[31:16] = 0;</span></p>
   <p class="rvps2"><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp;field {</span></p>
   <p class="rvps2"><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp;IDS_alias = "Block1.Reg2.Fld2";</span></p>
   <p class="rvps2"><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp;hw=na;</span></p>
   <p class="rvps2"><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp;sw=rw;</span></p>
   <p class="rvps2"><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp;onread = r;</span></p>
   <p class="rvps2"><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp;onwrite = woclr;</span></p>
   <p class="rvps2"><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp;}Fld2[15:0] = 0;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; };</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp;aliasReg1 aliasReg1;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp;aliasReg2 aliasReg2;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; };</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; Block2 aliasBlock;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts356">};</span></p>
  </td>
 </tr>
</table>
</div>
<p class="rvps2"><span class="rvts15"><br/></span></p>
<p class="rvps2"><span class="rvts16">Verilog Code</span></p>
<p class="rvps2"><span class="rvts16"><br/></span></p>
<div class="rvps2">
<table width="100%" cellpadding="10" style="border-width: 0px; border-spacing: 2px;">
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 10px;">
   <p class="rvps28"><span class="rvts501">module chip_IDS(</span></p>
   <p class="rvps28"><span class="rvts501">&nbsp; &nbsp; Block1_IDSReg1_enb,</span></p>
   <p class="rvps28"><span class="rvts501">&nbsp; &nbsp; Block1_IDSReg1_Fld_r,</span></p>
   <p class="rvps28"><span class="rvts501">&nbsp; &nbsp; Block1_IDSReg2_enb,</span></p>
   <p class="rvps28"><span class="rvts501">&nbsp; &nbsp; Block1_IDSReg2_Fld_r,</span></p>
   <p class="rvps28"><span class="rvts501">&nbsp; &nbsp; Block1_IDSReg2_Fld2_r,</span></p>
   <p class="rvps194"><span class="rvts501">.</span></p>
   <p class="rvps194"><span class="rvts501">.</span></p>
   <p class="rvps194"><span class="rvts501">. &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps28"><span class="rvts501">&nbsp; &nbsp; //Block1_IDS</span></p>
   <p class="rvps28"><span class="rvts501">&nbsp; &nbsp; output &nbsp; Block1_IDSReg1_enb;</span></p>
   <p class="rvps28"><span class="rvts501">&nbsp; &nbsp; output [31 : 0] Block1_IDSReg1_Fld_r;</span></p>
   <p class="rvps28"><span class="rvts501">&nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps28"><span class="rvts501">&nbsp; &nbsp; output &nbsp; Block1_IDSReg2_enb;</span></p>
   <p class="rvps28"><span class="rvts501">&nbsp; &nbsp; output [15 : 0] Block1_IDSReg2_Fld_r;</span></p>
   <p class="rvps28"><span class="rvts501">&nbsp; &nbsp; output [15 : 0] Block1_IDSReg2_Fld2_r;</span></p>
   <p class="rvps28"><span class="rvts501">&nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps28"><span class="rvts501">&nbsp; &nbsp; </span><span class="rvts1059">//External Alias SIGNALS</span></p>
   <p class="rvps28"><span class="rvts1059">&nbsp; &nbsp; &nbsp; wire [31:0] Reg1_Fld_q;</span></p>
   <p class="rvps28"><span class="rvts1059">&nbsp; &nbsp; &nbsp; wire aliasReg1_wr_valid;</span></p>
   <p class="rvps28"><span class="rvts1059"><br/></span></p>
   <p class="rvps28"><span class="rvts1059">&nbsp; &nbsp; &nbsp; wire [15:0]Reg2_Fld2_q;</span></p>
   <p class="rvps28"><span class="rvts1059">&nbsp; &nbsp; &nbsp; wire aliasReg2_wr_valid;</span><span class="rvts501"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts501"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts501"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts501"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts501">&nbsp;</span></p>
   <p class="rvps28"><span class="rvts501">&nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps28"><span class="rvts501">&nbsp; &nbsp; Block1_IDS #(.addr_width(addr_width),.block_offset( 'h0)) Block1_IDSinst(</span></p>
   <p class="rvps28"><span class="rvts501">&nbsp; &nbsp; .Reg1_enb(Block1_IDSReg1_enb),</span></p>
   <p class="rvps28"><span class="rvts501">&nbsp; &nbsp; .Reg1_Fld_r(Block1_IDSReg1_Fld_r),</span></p>
   <p class="rvps28"><span class="rvts501">&nbsp; &nbsp; .Reg2_enb(Block1_IDSReg2_enb),</span></p>
   <p class="rvps28"><span class="rvts501">&nbsp; &nbsp; .Reg2_Fld_r(Block1_IDSReg2_Fld_r),</span></p>
   <p class="rvps28"><span class="rvts501">&nbsp; &nbsp; .Reg2_Fld2_r(Block1_IDSReg2_Fld2_r),</span></p>
   <p class="rvps28"><span class="rvts501">&nbsp; &nbsp; </span><span class="rvts1059">.Reg1_Fld_q_out(Reg1_Fld_q),</span></p>
   <p class="rvps28"><span class="rvts1059">&nbsp; &nbsp; .aliasReg1_wr_valid_in(aliasReg1_wr_valid),</span></p>
   <p class="rvps28"><span class="rvts1059">&nbsp; &nbsp; .Reg2_Fld2_q_out(Reg2_Fld2_q),</span></p>
   <p class="rvps28"><span class="rvts1059">&nbsp; &nbsp; .aliasReg2_wr_valid_in(aliasReg2_wr_valid),</span><span class="rvts501"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts501"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts501"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts501"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts501"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts501"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts501">&nbsp;</span></p>
   <p class="rvps28"><span class="rvts501">&nbsp; &nbsp;&nbsp;</span><span class="rvts501"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts501">.</span></p>
   <p class="rvps194"><span class="rvts501">.</span></p>
   <p class="rvps194"><span class="rvts501">.</span></p>
   <p class="rvps28"><span class="rvts501">&nbsp; &nbsp; //aliasBlock_IDS</span></p>
   <p class="rvps28"><span class="rvts501">&nbsp; &nbsp; &nbsp;</span></p>
   <p class="rvps28"><span class="rvts501">&nbsp; &nbsp; aliasBlock_IDS #(.addr_width(addr_width),.block_offset( 'h8)) aliasBlock_IDSinst(</span></p>
   <p class="rvps28"><span class="rvts501">&nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps28"><span class="rvts501"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts1059">.Reg1_Fld_q_in(Reg1_Fld_q),</span><span class="rvts1059"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts1059"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts1059"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts1059"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts1059"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts1059"> &nbsp;</span></p>
   <p class="rvps28"><span class="rvts1059"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts1059">.aliasReg1_wr_valid_out(aliasReg1_wr_valid),</span></p>
   <p class="rvps28"><span class="rvts1059"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts1059">.Reg2_Fld2_q_in(Reg2_Fld2_q),</span></p>
   <p class="rvps28"><span class="rvts1059"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts1059">.aliasReg2_wr_valid_out(aliasReg2_wr_valid),</span></p>
   <p class="rvps28"><span class="rvts501">&nbsp; &nbsp;&nbsp;</span><span class="rvts501"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts501">.</span></p>
   <p class="rvps28"><span class="rvts501"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts501">.</span></p>
   <p class="rvps28"><span class="rvts501"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts501">.</span></p>
   <p class="rvps28"><span class="rvts501">endmodule</span></p>
   <p class="rvps28"><span class="rvts501"><br/></span></p>
   <p class="rvps28"><span class="rvts501">module Block1_IDS(</span></p>
   <p class="rvps28"><span class="rvts501">&nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps28"><span class="rvts501">&nbsp; &nbsp; Reg1_enb,</span></p>
   <p class="rvps28"><span class="rvts501">&nbsp; &nbsp; Reg1_Fld_r,</span></p>
   <p class="rvps28"><span class="rvts501">&nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps28"><span class="rvts501">&nbsp; </span><span class="rvts1059">// External Alias Register SIGNAL</span></p>
   <p class="rvps28"><span class="rvts1059"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts1059">Reg1_Fld_q_out,</span></p>
   <p class="rvps28"><span class="rvts1059"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts1059">aliasReg1_wr_valid_in,</span><span class="rvts501"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts501"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts501"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts501"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts501"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts501"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts501"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts501"> &nbsp;</span></p>
   <p class="rvps28"><span class="rvts501">&nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps28"><span class="rvts501">&nbsp; &nbsp; Reg2_enb,</span></p>
   <p class="rvps28"><span class="rvts501">&nbsp; &nbsp; Reg2_Fld_r,</span></p>
   <p class="rvps28"><span class="rvts501">&nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps28"><span class="rvts501">&nbsp; &nbsp; Reg2_Fld2_r,</span></p>
   <p class="rvps28"><span class="rvts501">&nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps28"><span class="rvts501"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts1059">// External Alias Register SIGNAL</span></p>
   <p class="rvps28"><span class="rvts1059"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts1059">Reg2_Fld2_q_out,</span></p>
   <p class="rvps28"><span class="rvts1059"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts1059">aliasReg2_wr_valid_in,</span><span class="rvts501"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts501"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts501"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts501"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts501"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts501"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts501"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts501"> &nbsp;</span></p>
   <p class="rvps28"><span class="rvts501">&nbsp;</span><span class="rvts501"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts501">.</span></p>
   <p class="rvps194"><span class="rvts501">.</span></p>
   <p class="rvps194"><span class="rvts501">.</span></p>
   <p class="rvps28"><span class="rvts501">&nbsp;&nbsp;</span></p>
   <p class="rvps28"><span class="rvts501">&nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps28"><span class="rvts501">&nbsp; &nbsp; </span><span class="rvts1059">output &nbsp;[31:0]Reg1_Fld_q_out;</span></p>
   <p class="rvps28"><span class="rvts1059">&nbsp; &nbsp; input &nbsp; aliasReg1_wr_valid_in;</span></p>
   <p class="rvps28"><span class="rvts501">&nbsp; &nbsp; wire &nbsp; &nbsp;Reg1_decode; &nbsp; &nbsp; &nbsp; &nbsp; // DECODE</span></p>
   <p class="rvps28"><span class="rvts501">&nbsp; &nbsp; wire &nbsp; &nbsp;Reg1_wr_valid; &nbsp; &nbsp; &nbsp; // WRITE VALID</span></p>
   <p class="rvps28"><span class="rvts501">&nbsp; &nbsp; wire &nbsp; &nbsp;[bus_width-1 : 0] Reg1_rd_data; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;// READ DATA</span></p>
   <p class="rvps28"><span class="rvts501">&nbsp; &nbsp; wire &nbsp; &nbsp;[64-1 : 0] Reg1_offset; &nbsp;// OFFSET</span></p>
   <p class="rvps28"><span class="rvts501">&nbsp; &nbsp; output &nbsp;Reg1_enb; &nbsp; &nbsp;// REGISTER ENABLE</span></p>
   <p class="rvps28"><span class="rvts501">&nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps28"><span class="rvts501">&nbsp; &nbsp; // BUFFER SIGNAL FOR EACH FIELD</span></p>
   <p class="rvps28"><span class="rvts501">&nbsp; &nbsp; reg [31 : 0] Reg1_Fld_q ; &nbsp; &nbsp; &nbsp;// FIELD : FLD</span></p>
   <p class="rvps28"><span class="rvts501">&nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps28"><span class="rvts501">&nbsp; &nbsp; // READ DATA SIGNAL FOR EACH FIELD</span></p>
   <p class="rvps28"><span class="rvts501">&nbsp; &nbsp; output &nbsp;[31 : 0] Reg1_Fld_r ; &nbsp; &nbsp; &nbsp;// FIELD : FLD</span></p>
   <p class="rvps28"><span class="rvts501">&nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps28"><span class="rvts501">&nbsp; &nbsp; //-----------------------------------------------------</span></p>
   <p class="rvps28"><span class="rvts501">&nbsp; &nbsp; // REGISTER : REG2 SIGNALS</span></p>
   <p class="rvps28"><span class="rvts501">&nbsp; &nbsp; </span><span class="rvts1059">output &nbsp;[15:0]Reg2_Fld2_q_out;</span></p>
   <p class="rvps28"><span class="rvts1059">&nbsp; &nbsp; input &nbsp; aliasReg2_wr_valid_in;</span><span class="rvts501"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts501"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts501"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts501"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts501"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts501"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts501"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts501"> &nbsp;</span></p>
   <p class="rvps28"><span class="rvts501">&nbsp; &nbsp; wire &nbsp; &nbsp;Reg2_decode; &nbsp; &nbsp; &nbsp; &nbsp; // DECODE</span></p>
   <p class="rvps28"><span class="rvts501">&nbsp; &nbsp; wire &nbsp; &nbsp;Reg2_wr_valid; &nbsp; &nbsp; &nbsp; // WRITE VALID</span></p>
   <p class="rvps28"><span class="rvts501">&nbsp; &nbsp; wire &nbsp; &nbsp;[bus_width-1 : 0] Reg2_rd_data; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;// READ DATA</span></p>
   <p class="rvps28"><span class="rvts501">&nbsp; &nbsp; wire &nbsp; &nbsp;[64-1 : 0] Reg2_offset; &nbsp;// OFFSET</span></p>
   <p class="rvps28"><span class="rvts501">&nbsp; &nbsp; output &nbsp;Reg2_enb; &nbsp; &nbsp;// REGISTER ENABLE</span></p>
   <p class="rvps28"><span class="rvts501">&nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps28"><span class="rvts501">&nbsp; &nbsp; // BUFFER SIGNAL FOR EACH FIELD</span></p>
   <p class="rvps28"><span class="rvts501">&nbsp; &nbsp; reg [15 : 0] Reg2_Fld_q &nbsp;; &nbsp; &nbsp; &nbsp;// FIELD : FLD</span></p>
   <p class="rvps28"><span class="rvts501">&nbsp; &nbsp; reg [15 : 0] Reg2_Fld2_q ; &nbsp; &nbsp; &nbsp;// FIELD : FLD2</span></p>
   <p class="rvps194"><span class="rvts501">.</span></p>
   <p class="rvps194"><span class="rvts501">.</span></p>
   <p class="rvps194"><span class="rvts501">.</span><span class="rvts501"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts501"> &nbsp; &nbsp; &nbsp; &nbsp;</span></p>
   <p class="rvps28"><span class="rvts501">&nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps28"><span class="rvts501">&nbsp; &nbsp; assign Reg1_wr_valid = Reg1_decode &amp;&amp; wr_stb;</span></p>
   <p class="rvps28"><span class="rvts501">&nbsp; &nbsp; assign Reg1_enb &nbsp; &nbsp; &nbsp;= Reg1_wr_valid;</span></p>
   <p class="rvps28"><span class="rvts501">&nbsp; &nbsp; assign Reg1_offset = block_offset+'h0;</span></p>
   <p class="rvps28"><span class="rvts501">&nbsp; &nbsp; assign Reg1_decode &nbsp;= (address[Block1_address_width-1 : 0] &nbsp; &nbsp;== Reg1_offset[Block1_address_width-1 : 0] ) ? 1'b1 : 1'b0;</span></p>
   <p class="rvps28"><span class="rvts501">&nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps28"><span class="rvts501">&nbsp; &nbsp;</span></p>
   <p class="rvps28"><span class="rvts501">&nbsp; &nbsp; always @(posedge clk)</span></p>
   <p class="rvps28"><span class="rvts501">&nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps28"><span class="rvts501">&nbsp; &nbsp; &nbsp; &nbsp; begin</span></p>
   <p class="rvps28"><span class="rvts501">&nbsp; &nbsp; &nbsp; &nbsp; if (!reset_l)</span></p>
   <p class="rvps28"><span class="rvts501">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; begin</span></p>
   <p class="rvps28"><span class="rvts501">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps28"><span class="rvts501">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; Reg1_Fld_q &nbsp;&lt;= 32'd0;</span></p>
   <p class="rvps28"><span class="rvts501">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; end</span></p>
   <p class="rvps28"><span class="rvts501">&nbsp; &nbsp; &nbsp; &nbsp; else</span></p>
   <p class="rvps28"><span class="rvts501">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; begin</span></p>
   <p class="rvps28"><span class="rvts501">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps28"><span class="rvts501">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; if (Reg1_wr_valid) &nbsp; // FLD : SW Write</span></p>
   <p class="rvps28"><span class="rvts501">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; begin</span></p>
   <p class="rvps28"><span class="rvts501">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; Reg1_Fld_q &lt;= ( wr_data[31 : 0] &amp; reg_enb[31 : 0] ) | (Reg1_Fld_q &amp; (~reg_enb[31 : 0]));</span></p>
   <p class="rvps28"><span class="rvts501">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; end</span></p>
   <p class="rvps28"><span class="rvts501">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps28"><span class="rvts501">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; else</span></p>
   <p class="rvps28"><span class="rvts501">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; begin</span></p>
   <p class="rvps28"><span class="rvts501">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; </span><span class="rvts1059">if (aliasReg1_wr_valid_in) &nbsp; &nbsp; &nbsp; // alias registers</span></p>
   <p class="rvps28"><span class="rvts501">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; begin</span></p>
   <p class="rvps28"><span class="rvts501">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; Reg1_Fld_q &lt;= ( wr_data[31 : 0] &amp; reg_enb[31 : 0] ) | (Reg1_Fld_q &amp; ( ~(reg_enb[31 : 0])));</span></p>
   <p class="rvps28"><span class="rvts501">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; end</span></p>
   <p class="rvps28"><span class="rvts501">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; end</span></p>
   <p class="rvps28"><span class="rvts501">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; end</span></p>
   <p class="rvps28"><span class="rvts501">&nbsp; &nbsp; end // always clk</span></p>
   <p class="rvps28"><span class="rvts501">&nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps28"><span class="rvts501">&nbsp; &nbsp; assign Reg1_Fld_r &nbsp;= &nbsp;Reg1_Fld_q ; &nbsp; &nbsp;// Field : FLD</span></p>
   <p class="rvps28"><span class="rvts501">&nbsp; &nbsp; assign Reg1_Fld_q_out = Reg1_Fld_q ;</span></p>
   <p class="rvps28"><span class="rvts501">&nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps28"><span class="rvts501">&nbsp; &nbsp; assign Reg1_rd_data = Reg1_decode ? {Reg1_Fld_q} : 32'b00000000000000000000000000000000; &nbsp; &nbsp;</span></p>
   <p class="rvps28"><span class="rvts501">&nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps28"><span class="rvts501">&nbsp; &nbsp; assign Reg2_wr_valid = Reg2_decode &amp;&amp; wr_stb;</span></p>
   <p class="rvps28"><span class="rvts501">&nbsp; &nbsp; assign Reg2_enb &nbsp; &nbsp; &nbsp;= Reg2_wr_valid;</span></p>
   <p class="rvps28"><span class="rvts501">&nbsp; &nbsp; assign Reg2_offset = block_offset+'h4;</span></p>
   <p class="rvps28"><span class="rvts501">&nbsp; &nbsp; assign Reg2_decode &nbsp;= (address[Block1_address_width-1 : 0] &nbsp; &nbsp;== Reg2_offset[Block1_address_width-1 : 0] ) ? 1'b1 : 1'b0;</span></p>
   <p class="rvps28"><span class="rvts501">&nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps28"><span class="rvts501">&nbsp; &nbsp;&nbsp;</span><span class="rvts501"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts501">.</span></p>
   <p class="rvps28"><span class="rvts501">&nbsp; &nbsp;&nbsp;</span><span class="rvts501"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts501">.</span></p>
   <p class="rvps28"><span class="rvts501"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts501">.</span></p>
   <p class="rvps28"><span class="rvts501">&nbsp; &nbsp; always @(posedge clk)</span></p>
   <p class="rvps28"><span class="rvts501">&nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps28"><span class="rvts501">&nbsp; &nbsp; &nbsp; &nbsp; begin</span></p>
   <p class="rvps28"><span class="rvts501">&nbsp; &nbsp; &nbsp; &nbsp; if (!reset_l)</span></p>
   <p class="rvps28"><span class="rvts501">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; begin</span></p>
   <p class="rvps28"><span class="rvts501">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps28"><span class="rvts501">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; Reg2_Fld2_q &nbsp;&lt;= 16'd0;</span></p>
   <p class="rvps28"><span class="rvts501">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; end</span></p>
   <p class="rvps28"><span class="rvts501">&nbsp; &nbsp; &nbsp; &nbsp; else</span></p>
   <p class="rvps28"><span class="rvts501">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; begin</span></p>
   <p class="rvps28"><span class="rvts501">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps28"><span class="rvts501">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; if (Reg2_wr_valid) &nbsp; // FLD2 : SW Write</span></p>
   <p class="rvps28"><span class="rvts501">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; begin</span></p>
   <p class="rvps28"><span class="rvts501">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; Reg2_Fld2_q &lt;= ( wr_data[15 : 0] &amp; reg_enb[15 : 0] ) | (Reg2_Fld2_q &amp; (~reg_enb[15 : 0]));</span></p>
   <p class="rvps28"><span class="rvts501">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; end</span></p>
   <p class="rvps28"><span class="rvts501">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps28"><span class="rvts501">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; else</span></p>
   <p class="rvps28"><span class="rvts501">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; begin</span></p>
   <p class="rvps28"><span class="rvts501">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; </span><span class="rvts1059">if (aliasReg2_wr_valid_in) &nbsp; &nbsp; &nbsp; // alias registers</span></p>
   <p class="rvps28"><span class="rvts501">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; begin</span></p>
   <p class="rvps28"><span class="rvts501">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; Reg2_Fld2_q &lt;= Reg2_Fld2_q &amp; ( &nbsp;~( wr_data[15 : 0] &amp; &nbsp;reg_enb[15 : 0] ));</span></p>
   <p class="rvps28"><span class="rvts501">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; end</span></p>
   <p class="rvps28"><span class="rvts501">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; end</span></p>
   <p class="rvps28"><span class="rvts501">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; end</span></p>
   <p class="rvps28"><span class="rvts501">&nbsp; &nbsp; end // always clk</span></p>
   <p class="rvps194"><span class="rvts501">.</span></p>
   <p class="rvps194"><span class="rvts501">.</span></p>
   <p class="rvps194"><span class="rvts501">.</span></p>
   <p class="rvps28"><span class="rvts501">endmodule</span></p>
   <p class="rvps28"><span class="rvts501"><br/></span></p>
   <p class="rvps28"><span class="rvts501">//------------------------------------------------</span></p>
   <p class="rvps28"><span class="rvts501">// &nbsp;BLOCK : ALIASBLOCK MODULE</span></p>
   <p class="rvps28"><span class="rvts501">//</span></p>
   <p class="rvps28"><span class="rvts501"><br/></span></p>
   <p class="rvps28"><span class="rvts501">module aliasBlock_IDS(</span></p>
   <p class="rvps28"><span class="rvts501">&nbsp; &nbsp; // external alias signal</span></p>
   <p class="rvps28"><span class="rvts501">&nbsp; &nbsp; &nbsp; </span><span class="rvts1059">Reg1_Fld_q_in,</span></p>
   <p class="rvps28"><span class="rvts1059">&nbsp; &nbsp; &nbsp;aliasReg1_wr_valid_out,</span><span class="rvts1059"> &nbsp; &nbsp; &nbsp; &nbsp;</span></p>
   <p class="rvps28"><span class="rvts1059">&nbsp; &nbsp; &nbsp; Reg2_Fld2_q_in,</span></p>
   <p class="rvps28"><span class="rvts1059">&nbsp; &nbsp; &nbsp;aliasReg2_wr_valid_out,</span><span class="rvts501"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts501"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts501"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts501"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts501"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts501">&nbsp;</span></p>
   <p class="rvps194"><span class="rvts501">.</span></p>
   <p class="rvps194"><span class="rvts501">.</span></p>
   <p class="rvps194"><span class="rvts501">.</span></p>
   <p class="rvps28"><span class="rvts501">&nbsp; &nbsp; // REGISTER : ALIASREG1 SIGNALS</span></p>
   <p class="rvps28"><span class="rvts501">&nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps28"><span class="rvts501">&nbsp; &nbsp; </span><span class="rvts1059">input</span><span class="rvts1059"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts1059"> &nbsp; &nbsp;[31:0] Reg1_Fld_q_in;</span></p>
   <p class="rvps28"><span class="rvts1059">&nbsp; &nbsp; output &nbsp; aliasReg1_wr_valid_out;</span></p>
   <p class="rvps194"><span class="rvts501">.</span><span class="rvts501"> &nbsp; &nbsp; &nbsp; &nbsp;</span></p>
   <p class="rvps194"><span class="rvts501">.</span></p>
   <p class="rvps194"><span class="rvts501">.</span></p>
   <p class="rvps28"><span class="rvts501">&nbsp; &nbsp; // REGISTER : ALIASREG2 SIGNALS</span></p>
   <p class="rvps28"><span class="rvts501">&nbsp; &nbsp;</span></p>
   <p class="rvps28"><span class="rvts501">&nbsp; &nbsp; </span><span class="rvts1059">input &nbsp; [15:0] Reg2_Fld2_q_in;</span></p>
   <p class="rvps28"><span class="rvts1059">&nbsp; &nbsp; output &nbsp;aliasReg2_wr_valid_out;</span><span class="rvts501"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts501"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts501"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts501"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts501"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts501"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts501"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts501"> &nbsp;</span></p>
   <p class="rvps194"><span class="rvts501">.</span></p>
   <p class="rvps194"><span class="rvts501">.</span></p>
   <p class="rvps194"><span class="rvts501">. &nbsp; &nbsp;</span></p>
   <p class="rvps28"><span class="rvts501">&nbsp; &nbsp; // BUFFER SIGNAL FOR EACH FIELD</span></p>
   <p class="rvps28"><span class="rvts501">&nbsp; &nbsp; reg [15 : 0] aliasReg2_Fld_q &nbsp;; &nbsp; &nbsp; &nbsp;// FIELD : FLD</span></p>
   <p class="rvps28"><span class="rvts501">&nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps194"><span class="rvts501">.</span></p>
   <p class="rvps194"><span class="rvts501">.</span></p>
   <p class="rvps194"><span class="rvts501">.</span></p>
   <p class="rvps28"><span class="rvts501">assign aliasReg1_wr_valid = aliasReg1_decode &amp;&amp; wr_stb;</span></p>
   <p class="rvps28"><span class="rvts501">&nbsp;</span><span class="rvts1059">assign aliasReg1_wr_valid_out = aliasReg1_wr_valid;</span><span class="rvts501"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts501"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts501"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts501"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts501"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts501"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts501"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts501"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts501"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts501"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts501"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts501"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts501"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts501"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts501"> &nbsp; &nbsp; &nbsp; &nbsp;</span></p>
   <p class="rvps28"><span class="rvts501">assign aliasReg1_offset = block_offset+'h0;</span></p>
   <p class="rvps28"><span class="rvts501">assign aliasReg1_decode &nbsp;= (address[aliasBlock_address_width-1 : 0] &nbsp; &nbsp;== &nbsp; &nbsp; &nbsp; &nbsp;aliasReg1_offset[aliasBlock_address_width-1 : 0] ) ? 1'b1 : 1'b0; &nbsp; &nbsp;</span></p>
   <p class="rvps28"><span class="rvts501">&nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps28"><span class="rvts1059">assign aliasReg1_rd_data = aliasReg1_decode ? {Reg1_Fld_q_in} :</span><span class="rvts501"> 32'b00000000000000000000000000000000;</span></p>
   <p class="rvps28"><span class="rvts501">&nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps28"><span class="rvts501">&nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps28"><span class="rvts501">&nbsp;assign aliasReg2_wr_valid = aliasReg2_decode &amp;&amp; wr_stb;</span></p>
   <p class="rvps28"><span class="rvts501">&nbsp;</span><span class="rvts1059">assign aliasReg2_wr_valid_out = aliasReg2_wr_valid;</span><span class="rvts501"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts501"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts501"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts501"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts501"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts501"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts501"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts501"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts501"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts501"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts501"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts501"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts501"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts501"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts501"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts501"> &nbsp; &nbsp; &nbsp; &nbsp;</span></p>
   <p class="rvps28"><span class="rvts501">&nbsp;assign aliasReg2_offset = block_offset+'h4;</span></p>
   <p class="rvps28"><span class="rvts501">&nbsp;assign aliasReg2_decode &nbsp;= (address[aliasBlock_address_width-1 : 0] &nbsp; &nbsp;== &nbsp; aliasReg2_offset[aliasBlock_address_width-1 : 0] ) ? 1'b1 : 1'b0;</span></p>
   <p class="rvps28"><span class="rvts501">&nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps28"><span class="rvts501">&nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps28"><span class="rvts501">&nbsp; &nbsp; always @(posedge clk)</span></p>
   <p class="rvps28"><span class="rvts501">&nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps28"><span class="rvts501">&nbsp; &nbsp; &nbsp; &nbsp; begin</span></p>
   <p class="rvps28"><span class="rvts501">&nbsp; &nbsp; &nbsp; &nbsp; if (!reset_l)</span></p>
   <p class="rvps28"><span class="rvts501">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; begin</span></p>
   <p class="rvps28"><span class="rvts501">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps28"><span class="rvts501">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; aliasReg2_Fld_q &nbsp; &lt;= 16'd0;</span></p>
   <p class="rvps28"><span class="rvts501">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; end</span></p>
   <p class="rvps28"><span class="rvts501">&nbsp; &nbsp; &nbsp; &nbsp; else</span></p>
   <p class="rvps28"><span class="rvts501">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; begin</span></p>
   <p class="rvps28"><span class="rvts501">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps28"><span class="rvts501">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; if (aliasReg2_wr_valid) &nbsp; // FLD : SW Write</span></p>
   <p class="rvps28"><span class="rvts501">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; begin</span></p>
   <p class="rvps28"><span class="rvts501">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; aliasReg2_Fld_q &lt;= ( wr_data[31 : 16] &amp; reg_enb[31 : 16] ) | (aliasReg2_Fld_q &amp; (~reg_enb[31 : 16]));</span></p>
   <p class="rvps28"><span class="rvts501">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; end</span></p>
   <p class="rvps28"><span class="rvts501">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps28"><span class="rvts501">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; end</span></p>
   <p class="rvps28"><span class="rvts501">&nbsp; &nbsp; end // always clk</span></p>
   <p class="rvps28"><span class="rvts501">&nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps28"><span class="rvts501">&nbsp; &nbsp; //----------------------------------------------------------------------------</span></p>
   <p class="rvps28"><span class="rvts501">&nbsp; &nbsp; &nbsp; &nbsp;</span></p>
   <p class="rvps28"><span class="rvts501">&nbsp; &nbsp; </span><span class="rvts1059">assign aliasReg2_rd_data = aliasReg2_decode ? {aliasReg2_Fld_q , Reg2_Fld2_q_in} :</span><span class="rvts501"> 32'b00000000000000000000000000000000;</span></p>
   <p class="rvps194"><span class="rvts501">.</span><span class="rvts501"> &nbsp; &nbsp; &nbsp; &nbsp;</span></p>
   <p class="rvps194"><span class="rvts501">.</span></p>
   <p class="rvps194"><span class="rvts501">.</span></p>
   <p class="rvps28"><span class="rvts501">endmodule</span></p>
  </td>
 </tr>
</table>
</div>
<p class="rvps2"><span class="rvts392"><br/></span></p>
<p class="rvps2"><span class="rvts16">UVM code</span></p>
<p class="rvps28"><span class="rvts501"><br/></span></p>
<div class="rvps28">
<table width="100%" cellpadding="10" style="border-width: 0px; border-spacing: 2px;">
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 10px;">
   <p class="rvps28"><span class="rvts501">.</span><span class="rvts501"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts501">.</span><span class="rvts501"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts501">.</span></p>
   <p class="rvps28"><span class="rvts501">&nbsp; &nbsp; &nbsp; &nbsp; begin</span></p>
   <p class="rvps28"><span class="rvts501"><br/></span></p>
   <p class="rvps28"><span class="rvts501">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; Alias_cb Alias_Block1_Reg1_Fld;</span></p>
   <p class="rvps28"><span class="rvts501">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; Alias_cb Alias_aliasBlock_aliasReg1_Fld;</span></p>
   <p class="rvps28"><span class="rvts501">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; Alias_cb Alias_Block1_Reg2_Fld2;</span></p>
   <p class="rvps28"><span class="rvts501">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; Alias_cb Alias_aliasBlock_aliasReg2_Fld2;</span></p>
   <p class="rvps28"><span class="rvts501">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps28"><span class="rvts501">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; Alias_Block1_Reg1_Fld = new("Alias_Block1_Reg1_Fld", Block1.Reg1.Fld);</span></p>
   <p class="rvps28"><span class="rvts501">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; uvm_reg_field_cb::add(aliasBlock.aliasReg1.Fld, Alias_Block1_Reg1_Fld);</span></p>
   <p class="rvps28"><span class="rvts501">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps28"><span class="rvts501">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; Alias_aliasBlock_aliasReg1_Fld = new("Alias_aliasBlock_aliasReg1_Fld", aliasBlock.aliasReg1.Fld);</span></p>
   <p class="rvps28"><span class="rvts501">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; uvm_reg_field_cb::add(Block1.Reg1.Fld, Alias_aliasBlock_aliasReg1_Fld);</span></p>
   <p class="rvps28"><span class="rvts501">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps28"><span class="rvts501">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; Alias_Block1_Reg2_Fld2 = new("Alias_Block1_Reg2_Fld2", Block1.Reg2.Fld2);</span></p>
   <p class="rvps28"><span class="rvts501">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; uvm_reg_field_cb::add(aliasBlock.aliasReg2.Fld2, Alias_Block1_Reg2_Fld2);</span></p>
   <p class="rvps28"><span class="rvts501">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps28"><span class="rvts501">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; Alias_aliasBlock_aliasReg2_Fld2 = new("Alias_aliasBlock_aliasReg2_Fld2", &nbsp; aliasBlock.aliasReg2.Fld2);</span></p>
   <p class="rvps28"><span class="rvts501">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; uvm_reg_field_cb::add(Block1.Reg2.Fld2, Alias_aliasBlock_aliasReg2_Fld2);</span></p>
   <p class="rvps28"><span class="rvts501">&nbsp; &nbsp; &nbsp; &nbsp; end</span></p>
  </td>
 </tr>
</table>
</div>
<p class="rvps28"><span class="rvts501">.</span><span class="rvts501"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts501">.</span><span class="rvts501"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts501">.</span></p>
<p class="rvps2"><a name="backdoor_access_80"></a><span class="rvts126">Support for reg prediction for backdoor updates to Aliased Registers</span></p>
<p class="rvps8"><span class="rvts34">IDS support for UVM's "Alias_cb" class backdoor access. It is faster and more efficient for read and write operations because it offers efficient direct access to registers and memory parts, especially in low-level design verification. “backdoor_access” property provides the provision of back door access for alias registers only.</span></p>
<p class="rvps8"><span class="rvts35">Example: </span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/backdoor_access/backdoor_access.zip">IDS-NG</a><span class="rvts21">&nbsp; &nbsp; </span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/backdoor_access/backdoor_access.docx">IDS-Word</a><span class="rvts21"> &nbsp; </span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/backdoor_access/backdoor_access.xls">IDS-Excel</a><span class="rvts21"> &nbsp; </span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/backdoor_access/backdoor_access.rdl">SystemRDL</a></p>
<p class="rvps8"><span class="rvts35">IDS-NG Register View</span></p>
<p class="rvps162"><img alt="" style="width : 765px; height : 432px; padding : 1px;" src="lib/NewItem5462.png"></p>
<p class="rvps8"><span class="rvts35">IDS-NG Spreadsheet View</span></p>
<p class="rvps162"><img alt="" style="width : 861px; height : 262px; padding : 1px;" src="lib/NewItem5463.png"></p>
<p class="rvps8"><span class="rvts35">SystemRDL Input:</span></p>
<div class="rvps8">
<table width="100%" cellpadding="10" style="border-width: 0px; border-spacing: 2px;">
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 10px;">
   <p class="rvps2"><span class="rvts451">property ids_alias { type = string; component = reg | field;};</span></p>
   <p class="rvps2"><span class="rvts451">property backdoor_access { type = boolean; component = reg | field;};</span></p>
   <p class="rvps2"><span class="rvts451"><br/></span></p>
   <p class="rvps2"><span class="rvts451">addrmap block_1 {</span></p>
   <p class="rvps2"><span class="rvts451">&nbsp; reg PSTATE {</span></p>
   <p class="rvps2"><span class="rvts451">&nbsp; &nbsp; field {&nbsp;</span></p>
   <p class="rvps2"><span class="rvts451">&nbsp; &nbsp; &nbsp; hw = r;</span></p>
   <p class="rvps2"><span class="rvts451">&nbsp; &nbsp; &nbsp; sw = wr;</span></p>
   <p class="rvps2"><span class="rvts451">&nbsp; &nbsp; } allint[13:13] = 0x0;</span></p>
   <p class="rvps2"><span class="rvts451">&nbsp; &nbsp; field {&nbsp;</span></p>
   <p class="rvps2"><span class="rvts451">&nbsp; &nbsp; &nbsp; hw = r;</span></p>
   <p class="rvps2"><span class="rvts451">&nbsp; &nbsp; &nbsp; sw = wr; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;</span></p>
   <p class="rvps2"><span class="rvts451">&nbsp; &nbsp; } test [1:0] = 0x0;</span></p>
   <p class="rvps2"><span class="rvts451">&nbsp; &nbsp;};</span></p>
   <p class="rvps2"><span class="rvts451">&nbsp; &nbsp;reg ALLINT {</span></p>
   <p class="rvps2"><span class="rvts451">&nbsp; &nbsp; &nbsp;field {</span></p>
   <p class="rvps2"><span class="rvts451">&nbsp; &nbsp; &nbsp; &nbsp;hw = na;</span></p>
   <p class="rvps2"><span class="rvts451">&nbsp; &nbsp; &nbsp; &nbsp;sw = wr;</span></p>
   <p class="rvps2"><span class="rvts451">&nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts1060">backdoor_access = true;</span></p>
   <p class="rvps2"><span class="rvts451">&nbsp; &nbsp; &nbsp; &nbsp;ids_alias = "pstate.allint";</span></p>
   <p class="rvps2"><span class="rvts451">&nbsp; &nbsp; &nbsp;} allint[0:0] = 0x0;</span></p>
   <p class="rvps2"><span class="rvts451">&nbsp; &nbsp; &nbsp; &nbsp; };</span></p>
   <p class="rvps2"><span class="rvts451">&nbsp; &nbsp;ALLINT allint;</span></p>
   <p class="rvps2"><span class="rvts451">&nbsp; &nbsp;PSTATE pstate;</span></p>
   <p class="rvps2"><span class="rvts451">};</span></p>
  </td>
 </tr>
</table>
</div>
<p class="rvps2"><span class="rvts31">Command Line:</span><span class="rvts36">&nbsp;</span></p>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<div class="rvps2">
<table width="100%" cellpadding="10" style="border-color: canvastext; border-style: solid; border-width: 1px; border-spacing: 2px;">
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 10px;">
   <p class="rvps2"><span class="rvts451">idsbatch input.rdl -out uvm -dir output1&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
  </td>
 </tr>
</table>
</div>
<p class="rvps2"><span class="rvts451"><br/></span></p>
<p class="rvps2"><span class="rvts31">Generated UVM Output:</span></p>
<p class="rvps2"><span class="rvts31"><br/></span></p>
<div class="rvps2">
<table width="100%" cellpadding="10" style="border-width: 0px; border-spacing: 2px;">
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 10px;">
   <p class="rvps2"><span class="rvts47">Sample.regmem.sv</span></p>
   <p class="rvps2"><span class="rvts29"><br/></span></p>
   <p class="rvps2"><span class="rvts430">/*----------------------------------------------------------------------</span></p>
   <p class="rvps2"><span class="rvts430">/*----------------------------------------------------------------------</span></p>
   <p class="rvps2"><span class="rvts430">Class &nbsp; &nbsp; &nbsp; : block1_allint</span></p>
   <p class="rvps2"><span class="rvts430">DESCRIPTION:-</span></p>
   <p class="rvps2"><span class="rvts430">-----------------------------------------------------------------------*/</span></p>
   <p class="rvps2"><span class="rvts430">`ifndef CLASS_block1_allint</span></p>
   <p class="rvps2"><span class="rvts430">`define CLASS_block1_allint</span></p>
   <p class="rvps2"><span class="rvts430">class block1_allint extends uvm_reg;</span></p>
   <p class="rvps2"><span class="rvts29"><br/></span></p>
   <p class="rvps2"><span class="rvts430">. . . . . . . . . .</span><br/><span class="rvts430">. . . . . . . . . .</span><br/><span class="rvts430">. . . . . . . . . .</span></p>
   <p class="rvps2"><span class="rvts29"><br/></span></p>
   <p class="rvps2"><span class="rvts430">endclass</span></p>
   <p class="rvps2"><span class="rvts430">`endif</span></p>
   <p class="rvps2"><span class="rvts29"><br/></span></p>
   <p class="rvps2"><span class="rvts430">/*----------------------------------------------------------------------</span></p>
   <p class="rvps2"><span class="rvts430">Class &nbsp; &nbsp; &nbsp; : block1_pstate</span></p>
   <p class="rvps2"><span class="rvts430">DESCRIPTION:-</span></p>
   <p class="rvps2"><span class="rvts430">-----------------------------------------------------------------------*/</span></p>
   <p class="rvps2"><span class="rvts430">`ifndef CLASS_block1_pstate</span></p>
   <p class="rvps2"><span class="rvts430">`define CLASS_block1_pstate</span></p>
   <p class="rvps2"><span class="rvts430">class block1_pstate extends uvm_reg;</span></p>
   <p class="rvps2"><span class="rvts29"><br/></span></p>
   <p class="rvps2"><span class="rvts430">&nbsp;. . . . . . . . . .</span><br/><span class="rvts430">. . . . . . . . . .</span><br/><span class="rvts430">. . . . . . . . . .&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts29"><br/></span></p>
   <p class="rvps2"><span class="rvts430">endclass</span></p>
   <p class="rvps2"><span class="rvts430">`endif</span></p>
   <p class="rvps2"><span class="rvts29"><br/></span></p>
   <p class="rvps2"><span class="rvts430">/*----------------------------------------------------------------------</span></p>
   <p class="rvps2"><span class="rvts430">Class &nbsp; &nbsp; &nbsp; : block1_block</span></p>
   <p class="rvps2"><span class="rvts430">DESCRIPTION:-</span></p>
   <p class="rvps2"><span class="rvts430">-----------------------------------------------------------------------*/</span></p>
   <p class="rvps2"><span class="rvts430">`ifndef CLASS_block1_block</span></p>
   <p class="rvps2"><span class="rvts430">`define CLASS_block1_block</span></p>
   <p class="rvps2"><span class="rvts430">class block1_block extends uvm_reg_block;</span></p>
   <p class="rvps2"><span class="rvts29"><br/></span></p>
   <p class="rvps12"><span class="rvts430">. . . . . . . . . .</span><br/><span class="rvts430">. . . . . . . . . .</span><br/><span class="rvts430">. . . . . . . . . .</span><br/><span class="rvts373"><br/></span></p>
   <p class="rvps2"><span class="rvts430">endclass</span></p>
   <p class="rvps2"><span class="rvts430">`endif</span><br/><span class="rvts29"><br/></span></p>
   <p class="rvps2"><span class="rvts47">Sample_pkg.regmem.sv</span></p>
   <p class="rvps2"><span class="rvts29"><br/></span></p>
   <p class="rvps2"><span class="rvts430">`ifndef BLOCK1_BLOCK_REGMEM</span></p>
   <p class="rvps2"><span class="rvts430">`define BLOCK1_BLOCK_REGMEM</span></p>
   <p class="rvps2"><span class="rvts430"><br/></span></p>
   <p class="rvps2"><span class="rvts430">package block1_block_regmem_pkg;</span></p>
   <p class="rvps2"><span class="rvts430">&nbsp; &nbsp; import uvm_pkg::*;</span></p>
   <p class="rvps2"><span class="rvts430">&nbsp; &nbsp; `include "uvm_macros.svh"</span></p>
   <p class="rvps2"><span class="rvts430"><br/></span></p>
   <p class="rvps2"><span class="rvts430">&nbsp; &nbsp; /*-------------------------------------------------------</span></p>
   <p class="rvps2"><span class="rvts430">&nbsp; &nbsp; Class &nbsp; &nbsp; &nbsp; : Alias_cb</span></p>
   <p class="rvps2"><span class="rvts430">&nbsp; &nbsp; Description : UVM Call back Class for alias property</span></p>
   <p class="rvps2"><span class="rvts430">&nbsp; &nbsp; ---------------------------------------------------------*/</span></p>
   <p class="rvps2"><span class="rvts430"><br/></span></p>
   <p class="rvps2"><span class="rvts430">&nbsp; &nbsp; class Alias_cb extends uvm_reg_cbs;</span></p>
   <p class="rvps2"><span class="rvts430">&nbsp; &nbsp; &nbsp; &nbsp; local uvm_reg_field &nbsp;m_toF;</span></p>
   <p class="rvps2"><span class="rvts430"><br/></span></p>
   <p class="rvps2"><span class="rvts430">&nbsp; &nbsp; &nbsp; &nbsp; function new(string name, uvm_reg_field toF);</span></p>
   <p class="rvps2"><span class="rvts430">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; super.new(name);</span></p>
   <p class="rvps2"><span class="rvts430">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; m_toF = toF;</span></p>
   <p class="rvps2"><span class="rvts430">&nbsp; &nbsp; &nbsp; &nbsp; endfunction</span></p>
   <p class="rvps2"><span class="rvts430"><br/></span></p>
   <p class="rvps2"><span class="rvts430">&nbsp; &nbsp; &nbsp; &nbsp; virtual function void post_predict(input uvm_reg_field &nbsp;fld,</span></p>
   <p class="rvps2"><span class="rvts430">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; input uvm_reg_data_t previous,</span></p>
   <p class="rvps2"><span class="rvts430">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; inout uvm_reg_data_t value,</span></p>
   <p class="rvps2"><span class="rvts430">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; input uvm_predict_e kind,</span></p>
   <p class="rvps2"><span class="rvts430">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; input uvm_path_e path,</span></p>
   <p class="rvps2"><span class="rvts430">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; input uvm_reg_map map);</span></p>
   <p class="rvps2"><span class="rvts430">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; </span><span class="rvts373">if (kind == UVM_PREDICT_WRITE) begin</span></p>
   <p class="rvps2"><span class="rvts430">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; </span><span class="rvts373">void'(m_toF.predict(value, -1, UVM_PREDICT_DIRECT, path, map))</span><span class="rvts430">;</span></p>
   <p class="rvps2"><span class="rvts430">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; </span><span class="rvts373">end</span></p>
   <p class="rvps2"><span class="rvts430">&nbsp; &nbsp; &nbsp; &nbsp; endfunction</span></p>
   <p class="rvps2"><span class="rvts430">&nbsp; &nbsp; endclass</span></p>
   <p class="rvps2"><span class="rvts430"><br/></span></p>
   <p class="rvps2"><span class="rvts430">&nbsp; &nbsp; `include "test.regmem.sv"</span></p>
   <p class="rvps2"><span class="rvts430">endpackage</span></p>
   <p class="rvps2"><span class="rvts430">`endif</span></p>
  </td>
 </tr>
</table>
</div>
<p></p>
<p class="rvps5" style="clear: both;"><span class="rvts12">Created with the Personal Edition of HelpNDoc: </span><a class="rvts13" href="https://www.helpndoc.com/feature-tour/create-chm-help-files/">Revolutionize Your CHM Help File Output with HelpNDoc</a></p>

            </div>
            
            <div id="topic_footer"><div id="topic_footer_content">&copy; 2007 - 2023 Agnisys&reg; Inc. All Rights Reserved.                                         https://www.agnisys.com/submit-feedback/                 </div></div>
        </div>  <!-- /#topic-content -->
    </article>

    <footer></footer>

  </div>  <!-- /#main -->

  <div class="mask" data-toggle="sm-nav-expanded"></div>
  
  <!-- Modal -->
  <div class="modal fade" id="hndModal" tabindex="-1" role="dialog" aria-labelledby="hndModalLabel">
    <div class="modal-dialog" role="document">
      <div class="modal-content">
        <div class="modal-header">
          <button type="button" class="close" data-dismiss="modal" aria-label="Close"><span aria-hidden="true">&times;</span></button>
          <h4 class="modal-title" id="hndModalLabel"></h4>
        </div>
        <div class="modal-body">
        </div>
        <div class="modal-footer">
          <button type="button" class="btn btn-primary modal-btn-close" data-dismiss="modal">Close</button>
        </div>
      </div>
    </div>
  </div>

  <!-- Splitter -->
  <div id="hnd-splitter" style="left: 350px"></div>  

  <!-- Scripts -->
  <script src="vendors/jquery-3.5.1/jquery.min.js"></script>
  <script src="vendors/bootstrap-3.4.1/js/bootstrap.min.js"></script>
  <script src="vendors/bootstrap-3.4.1/js/ie10-viewport-bug-workaround.js"></script>
  <script src="vendors/markjs-8.11.1/jquery.mark.min.js"></script>
  <script src="vendors/uri-1.19.11/uri.min.js"></script>
  <script src="vendors/imageMapResizer-1.0.10/imageMapResizer.min.js"></script>
  <script src="vendors/headroom-0.11.0/headroom.min.js"></script>
  <script src="vendors/jstree-3.3.10/jstree.min.js"></script>  
  <script src="vendors/interactjs-1.9.22/interact.min.js"></script>  

  <!-- HelpNDoc scripts -->
  <script src="js/polyfill.object.min.js"></script>
  <script src="_translations.js"></script>
  <script src="js/hndsd.min.js"></script>
  <script src="js/hndse.min.js"></script>
  <script src="js/app.min.js"></script>

  <!-- Init script -->
  <script>
    $(function() {
      // Create the app
      var app = new Hnd.App({
        searchEngineMinChars: 3
      });
      // Update translations
      hnd_ut(app);
	  // Instanciate imageMapResizer
	  imageMapResize();
	  // Custom JS
	  
      // Boot the app
      app.Boot();
    });
  </script>



</body>

</html>

