# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../AutoCorrelationFunction.srcs/sources_1/ip/myHWCorrelator_PL_top_0/src/blk_mem_gen_0/sim/blk_mem_gen_0.v" \
"../../../../AutoCorrelationFunction.srcs/sources_1/ip/myHWCorrelator_PL_top_0/src/fifo_generator_0/sim/fifo_generator_0.v" \

sv xil_defaultlib  \
"../../../../AutoCorrelationFunction.srcs/sources_1/ip/myHWCorrelator_PL_top_0/src/binMultiplexer_PL.sv" \
"../../../../AutoCorrelationFunction.srcs/sources_1/ip/myHWCorrelator_PL_top_0/src/edgeDetect.sv" \
"../../../../AutoCorrelationFunction.srcs/sources_1/ip/myHWCorrelator_PL_top_0/src/niBlock_s_PL.sv" \
"../../../../AutoCorrelationFunction.srcs/sources_1/ip/myHWCorrelator_PL_top_0/src/streamtoFIFO.sv" \
"../../../../AutoCorrelationFunction.srcs/sources_1/ip/myHWCorrelator_PL_top_0/src/tdc_PL.sv" \
"../../../../AutoCorrelationFunction.srcs/sources_1/ip/myHWCorrelator_PL_top_0/src/myHWCorrelator_PL_top.sv" \
"../../../../AutoCorrelationFunction.srcs/sources_1/ip/myHWCorrelator_PL_top_0/src/myMultAdder.sv" \
"../../../../AutoCorrelationFunction.srcs/sources_1/ip/myHWCorrelator_PL_top_0/src/Z_Block.sv" \
"../../../../AutoCorrelationFunction.srcs/sources_1/ip/myHWCorrelator_PL_top_0/src/streamToFIFO_v2.sv" \
"../../../../AutoCorrelationFunction.srcs/sources_1/ip/myHWCorrelator_PL_top_0/sim/myHWCorrelator_PL_top_0.sv" \

verilog xil_defaultlib  \
"../../../../AutoCorrelationFunction.srcs/sources_1/ip/dual_port_acf_bram/sim/dual_port_acf_bram.v" \
"../../../../AutoCorrelationFunction.srcs/sources_1/imports/AutoCorrelationFunction_1.0/hdl/AutoCorrelationFunction_v1_0.v" \
"../../../../AutoCorrelationFunction.srcs/sources_1/imports/AutoCorrelationFunction_1.0/hdl/AutoCorrelationFunction_v1_0_S00_AXI.v" \

sv xil_defaultlib  \
"../../../../AutoCorrelationFunction.srcs/sim_1/imports/src/ACF_AXI_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
