// Seed: 3554120575
module module_0 (
    output supply1 id_0,
    input wand id_1,
    input wire id_2,
    input wand id_3,
    output tri id_4,
    inout tri1 id_5,
    output wor id_6
);
  logic [7:0] id_8, id_9;
  assign id_8[1] = id_3;
endmodule
module module_1 (
    input tri0 id_0,
    output tri0 id_1,
    output wand id_2,
    input wor id_3,
    output tri id_4,
    output tri0 id_5,
    output tri id_6,
    output supply1 id_7,
    output tri1 id_8,
    input tri0 id_9,
    input wor id_10,
    input tri0 id_11,
    input uwire id_12,
    input wand id_13,
    output tri1 id_14,
    input wire id_15,
    input supply0 id_16,
    input uwire id_17,
    output tri0 id_18,
    input wor id_19,
    output tri1 id_20,
    output tri0 id_21,
    output wire id_22,
    input tri0 id_23,
    output wire id_24,
    input wor id_25,
    output wire id_26,
    output tri1 id_27,
    output supply0 id_28
);
  wand id_30 = id_9;
  assign id_4 = id_16 ? id_23 - {1 != id_25, id_12, id_30} : id_12;
  module_0(
      id_6, id_15, id_3, id_11, id_22, id_30, id_6
  );
endmodule
