# FPGA-Communication-Bus-With-Error-Detection
This project describes the design and implementation of data packet communication using CRC error detection method. In this project we considered the optimum clock rate for communication utilization.
