# do CRC_8_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying /opt/intelFPGA_lite/20.1/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {/home/andralves/Documents/ACA/Projeto/projeto_git/encoder/encoder_CRC_8.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:44:40 on Dec 05,2020
# vcom -reportprogress 300 -93 -work work /home/andralves/Documents/ACA/Projeto/projeto_git/encoder/encoder_CRC_8.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity encoder_CRC_8
# -- Compiling architecture logicFunction of encoder_CRC_8
# End time: 00:44:40 on Dec 05,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/andralves/Documents/ACA/Projeto/projeto_git/encoder/gateXOR2.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:44:40 on Dec 05,2020
# vcom -reportprogress 300 -93 -work work /home/andralves/Documents/ACA/Projeto/projeto_git/encoder/gateXOR2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity gateXOR2
# -- Compiling architecture logicFunction of gateXOR2
# End time: 00:44:40 on Dec 05,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/andralves/Documents/ACA/Projeto/projeto_git/encoder/gateXOR3.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:44:40 on Dec 05,2020
# vcom -reportprogress 300 -93 -work work /home/andralves/Documents/ACA/Projeto/projeto_git/encoder/gateXOR3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity gateXOR3
# -- Compiling architecture logicFunction of gateXOR3
# End time: 00:44:40 on Dec 05,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/andralves/Documents/ACA/Projeto/projeto_git/encoder/gateXOR4.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:44:40 on Dec 05,2020
# vcom -reportprogress 300 -93 -work work /home/andralves/Documents/ACA/Projeto/projeto_git/encoder/gateXOR4.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity gateXOR4
# -- Compiling architecture logicFunction of gateXOR4
# End time: 00:44:40 on Dec 05,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/andralves/Documents/ACA/Projeto/projeto_git/encoder/gateXOR5.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:44:40 on Dec 05,2020
# vcom -reportprogress 300 -93 -work work /home/andralves/Documents/ACA/Projeto/projeto_git/encoder/gateXOR5.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity gateXOR5
# -- Compiling architecture logicFunction of gateXOR5
# End time: 00:44:40 on Dec 05,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/andralves/Documents/ACA/Projeto/projeto_git/encoder/gateXOR6.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:44:40 on Dec 05,2020
# vcom -reportprogress 300 -93 -work work /home/andralves/Documents/ACA/Projeto/projeto_git/encoder/gateXOR6.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity gateXOR6
# -- Compiling architecture logicFunction of gateXOR6
# End time: 00:44:40 on Dec 05,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/andralves/Documents/ACA/Projeto/projeto_git/encoder/gateXOR7.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:44:40 on Dec 05,2020
# vcom -reportprogress 300 -93 -work work /home/andralves/Documents/ACA/Projeto/projeto_git/encoder/gateXOR7.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity gateXOR7
# -- Compiling architecture logicFunction of gateXOR7
# End time: 00:44:41 on Dec 05,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
