{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1684887234466 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1684887234474 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 24 08:13:54 2023 " "Processing started: Wed May 24 08:13:54 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1684887234474 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1684887234474 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE0_CV -c DE0_CV --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE0_CV -c DE0_CV --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1684887234474 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1684887235485 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1684887235485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/edge_detector_pos.sv 1 1 " "Found 1 design units, including 1 entities, in source file design/edge_detector_pos.sv" { { "Info" "ISGN_ENTITY_NAME" "1 edge_detector_pos " "Found entity 1: edge_detector_pos" {  } { { "design/edge_detector_pos.sv" "" { Text "D:/code/sv_project/LAB10/DE0_CV_SPI/design/edge_detector_pos.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684887242922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1684887242922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/edge_detector.sv 1 1 " "Found 1 design units, including 1 entities, in source file design/edge_detector.sv" { { "Info" "ISGN_ENTITY_NAME" "1 edge_detector " "Found entity 1: edge_detector" {  } { { "design/edge_detector.sv" "" { Text "D:/code/sv_project/LAB10/DE0_CV_SPI/design/edge_detector.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684887242930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1684887242930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/spi_tx.sv 1 1 " "Found 1 design units, including 1 entities, in source file design/spi_tx.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SPI_tx " "Found entity 1: SPI_tx" {  } { { "design/SPI_tx.sv" "" { Text "D:/code/sv_project/LAB10/DE0_CV_SPI/design/SPI_tx.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684887242951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1684887242951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/spi_rx.sv 1 1 " "Found 1 design units, including 1 entities, in source file design/spi_rx.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SPI_rx " "Found entity 1: SPI_rx" {  } { { "design/SPI_rx.sv" "" { Text "D:/code/sv_project/LAB10/DE0_CV_SPI/design/SPI_rx.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684887242958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1684887242958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/spi.sv 1 1 " "Found 1 design units, including 1 entities, in source file design/spi.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SPI " "Found entity 1: SPI" {  } { { "design/SPI.sv" "" { Text "D:/code/sv_project/LAB10/DE0_CV_SPI/design/SPI.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684887242959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1684887242959 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "design/Low_Pass_Filter.sv " "Can't analyze file -- file design/Low_Pass_Filter.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Design Software" 0 -1 1684887242961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/de0_cv.sv 1 1 " "Found 1 design units, including 1 entities, in source file design/de0_cv.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_CV " "Found entity 1: DE0_CV" {  } { { "design/DE0_CV.sv" "" { Text "D:/code/sv_project/LAB10/DE0_CV_SPI/design/DE0_CV.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684887242962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1684887242962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.v" "" { Text "D:/code/sv_project/LAB10/DE0_CV_SPI/pll.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684887242963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1684887242963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll/pll_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file pll/pll_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_0002 " "Found entity 1: pll_0002" {  } { { "pll/pll_0002.v" "" { Text "D:/code/sv_project/LAB10/DE0_CV_SPI/pll/pll_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684887242970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1684887242970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo " "Found entity 1: fifo" {  } { { "fifo.v" "" { Text "D:/code/sv_project/LAB10/DE0_CV_SPI/fifo.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684887242972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1684887242972 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rst SPI.sv(107) " "Verilog HDL Implicit Net warning at SPI.sv(107): created implicit net for \"rst\"" {  } { { "design/SPI.sv" "" { Text "D:/code/sv_project/LAB10/DE0_CV_SPI/design/SPI.sv" 107 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1684887242973 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE0_CV " "Elaborating entity \"DE0_CV\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1684887243197 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 10 DE0_CV.sv(71) " "Verilog HDL assignment warning at DE0_CV.sv(71): truncated value with size 16 to match size of target (10)" {  } { { "design/DE0_CV.sv" "" { Text "D:/code/sv_project/LAB10/DE0_CV_SPI/design/DE0_CV.sv" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1684887243239 "|DE0_CV"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX0 DE0_CV.sv(15) " "Output port \"HEX0\" at DE0_CV.sv(15) has no driver" {  } { { "design/DE0_CV.sv" "" { Text "D:/code/sv_project/LAB10/DE0_CV_SPI/design/DE0_CV.sv" 15 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1684887243240 "|DE0_CV"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1 DE0_CV.sv(16) " "Output port \"HEX1\" at DE0_CV.sv(16) has no driver" {  } { { "design/DE0_CV.sv" "" { Text "D:/code/sv_project/LAB10/DE0_CV_SPI/design/DE0_CV.sv" 16 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1684887243240 "|DE0_CV"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2 DE0_CV.sv(17) " "Output port \"HEX2\" at DE0_CV.sv(17) has no driver" {  } { { "design/DE0_CV.sv" "" { Text "D:/code/sv_project/LAB10/DE0_CV_SPI/design/DE0_CV.sv" 17 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1684887243240 "|DE0_CV"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 DE0_CV.sv(18) " "Output port \"HEX3\" at DE0_CV.sv(18) has no driver" {  } { { "design/DE0_CV.sv" "" { Text "D:/code/sv_project/LAB10/DE0_CV_SPI/design/DE0_CV.sv" 18 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1684887243240 "|DE0_CV"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4 DE0_CV.sv(19) " "Output port \"HEX4\" at DE0_CV.sv(19) has no driver" {  } { { "design/DE0_CV.sv" "" { Text "D:/code/sv_project/LAB10/DE0_CV_SPI/design/DE0_CV.sv" 19 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1684887243240 "|DE0_CV"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5 DE0_CV.sv(20) " "Output port \"HEX5\" at DE0_CV.sv(20) has no driver" {  } { { "design/DE0_CV.sv" "" { Text "D:/code/sv_project/LAB10/DE0_CV_SPI/design/DE0_CV.sv" 20 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1684887243241 "|DE0_CV"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SD_CLK DE0_CV.sv(31) " "Output port \"SD_CLK\" at DE0_CV.sv(31) has no driver" {  } { { "design/DE0_CV.sv" "" { Text "D:/code/sv_project/LAB10/DE0_CV_SPI/design/DE0_CV.sv" 31 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1684887243241 "|DE0_CV"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SPI SPI:SPI " "Elaborating entity \"SPI\" for hierarchy \"SPI:SPI\"" {  } { { "design/DE0_CV.sv" "SPI" { Text "D:/code/sv_project/LAB10/DE0_CV_SPI/design/DE0_CV.sv" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1684887243465 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dontcare SPI.sv(61) " "Verilog HDL or VHDL warning at SPI.sv(61): object \"dontcare\" assigned a value but never read" {  } { { "design/SPI.sv" "" { Text "D:/code/sv_project/LAB10/DE0_CV_SPI/design/SPI.sv" 61 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1684887243466 "|DE0_CV|SPI:SPI"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 SPI.sv(53) " "Verilog HDL assignment warning at SPI.sv(53): truncated value with size 32 to match size of target (6)" {  } { { "design/SPI.sv" "" { Text "D:/code/sv_project/LAB10/DE0_CV_SPI/design/SPI.sv" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1684887243469 "|DE0_CV|SPI:SPI"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "data_debug SPI.sv(7) " "Output port \"data_debug\" at SPI.sv(7) has no driver" {  } { { "design/SPI.sv" "" { Text "D:/code/sv_project/LAB10/DE0_CV_SPI/design/SPI.sv" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1684887243478 "|DE0_CV|SPI:SPI"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "edge_detector_pos SPI:SPI\|edge_detector_pos:edge_detector_pos " "Elaborating entity \"edge_detector_pos\" for hierarchy \"SPI:SPI\|edge_detector_pos:edge_detector_pos\"" {  } { { "design/SPI.sv" "edge_detector_pos" { Text "D:/code/sv_project/LAB10/DE0_CV_SPI/design/SPI.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1684887243525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "edge_detector SPI:SPI\|edge_detector:edge_detector_neg2 " "Elaborating entity \"edge_detector\" for hierarchy \"SPI:SPI\|edge_detector:edge_detector_neg2\"" {  } { { "design/SPI.sv" "edge_detector_neg2" { Text "D:/code/sv_project/LAB10/DE0_CV_SPI/design/SPI.sv" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1684887243529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SPI_tx SPI:SPI\|SPI_tx:SPI_tx_test " "Elaborating entity \"SPI_tx\" for hierarchy \"SPI:SPI\|SPI_tx:SPI_tx_test\"" {  } { { "design/SPI.sv" "SPI_tx_test" { Text "D:/code/sv_project/LAB10/DE0_CV_SPI/design/SPI.sv" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1684887243533 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 SPI_tx.sv(20) " "Verilog HDL assignment warning at SPI_tx.sv(20): truncated value with size 32 to match size of target (6)" {  } { { "design/SPI_tx.sv" "" { Text "D:/code/sv_project/LAB10/DE0_CV_SPI/design/SPI_tx.sv" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1684887243534 "|DE0_CV|SPI:SPI|SPI_tx:SPI_tx_test"}
{ "Warning" "WVRFX_L2_SV_UNIQUE_PRIORITY_IMPLIES_FULL_CASE" "SPI_tx.sv(58) " "SystemVerilog warning at SPI_tx.sv(58): unique or priority keyword makes case statement complete" {  } { { "design/SPI_tx.sv" "" { Text "D:/code/sv_project/LAB10/DE0_CV_SPI/design/SPI_tx.sv" 58 0 0 } }  } 0 10958 "SystemVerilog warning at %1!s!: unique or priority keyword makes case statement complete" 0 0 "Design Software" 0 -1 1684887243535 "|DE0_CV|SPI:SPI|SPI_tx:SPI_tx_test"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo SPI:SPI\|fifo:fifo1 " "Elaborating entity \"fifo\" for hierarchy \"SPI:SPI\|fifo:fifo1\"" {  } { { "design/SPI.sv" "fifo1" { Text "D:/code/sv_project/LAB10/DE0_CV_SPI/design/SPI.sv" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1684887243552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo SPI:SPI\|fifo:fifo1\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"SPI:SPI\|fifo:fifo1\|scfifo:scfifo_component\"" {  } { { "fifo.v" "scfifo_component" { Text "D:/code/sv_project/LAB10/DE0_CV_SPI/fifo.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1684887244617 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SPI:SPI\|fifo:fifo1\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"SPI:SPI\|fifo:fifo1\|scfifo:scfifo_component\"" {  } { { "fifo.v" "" { Text "D:/code/sv_project/LAB10/DE0_CV_SPI/fifo.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1684887244622 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SPI:SPI\|fifo:fifo1\|scfifo:scfifo_component " "Instantiated megafunction \"SPI:SPI\|fifo:fifo1\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684887244661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_empty_value 50 " "Parameter \"almost_empty_value\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684887244661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684887244661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 2048 " "Parameter \"lpm_numwords\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684887244661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684887244661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684887244661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684887244661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 11 " "Parameter \"lpm_widthu\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684887244661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684887244661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684887244661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684887244661 ""}  } { { "fifo.v" "" { Text "D:/code/sv_project/LAB10/DE0_CV_SPI/fifo.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1684887244661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_7ld1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_7ld1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_7ld1 " "Found entity 1: scfifo_7ld1" {  } { { "db/scfifo_7ld1.tdf" "" { Text "D:/code/sv_project/LAB10/DE0_CV_SPI/db/scfifo_7ld1.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684887244844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1684887244844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_7ld1 SPI:SPI\|fifo:fifo1\|scfifo:scfifo_component\|scfifo_7ld1:auto_generated " "Elaborating entity \"scfifo_7ld1\" for hierarchy \"SPI:SPI\|fifo:fifo1\|scfifo:scfifo_component\|scfifo_7ld1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1684887244844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_00a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_00a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_00a1 " "Found entity 1: a_dpfifo_00a1" {  } { { "db/a_dpfifo_00a1.tdf" "" { Text "D:/code/sv_project/LAB10/DE0_CV_SPI/db/a_dpfifo_00a1.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684887244855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1684887244855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_00a1 SPI:SPI\|fifo:fifo1\|scfifo:scfifo_component\|scfifo_7ld1:auto_generated\|a_dpfifo_00a1:dpfifo " "Elaborating entity \"a_dpfifo_00a1\" for hierarchy \"SPI:SPI\|fifo:fifo1\|scfifo:scfifo_component\|scfifo_7ld1:auto_generated\|a_dpfifo_00a1:dpfifo\"" {  } { { "db/scfifo_7ld1.tdf" "dpfifo" { Text "D:/code/sv_project/LAB10/DE0_CV_SPI/db/scfifo_7ld1.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1684887244856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_raf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_raf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_raf " "Found entity 1: a_fefifo_raf" {  } { { "db/a_fefifo_raf.tdf" "" { Text "D:/code/sv_project/LAB10/DE0_CV_SPI/db/a_fefifo_raf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684887244871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1684887244871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_raf SPI:SPI\|fifo:fifo1\|scfifo:scfifo_component\|scfifo_7ld1:auto_generated\|a_dpfifo_00a1:dpfifo\|a_fefifo_raf:fifo_state " "Elaborating entity \"a_fefifo_raf\" for hierarchy \"SPI:SPI\|fifo:fifo1\|scfifo:scfifo_component\|scfifo_7ld1:auto_generated\|a_dpfifo_00a1:dpfifo\|a_fefifo_raf:fifo_state\"" {  } { { "db/a_dpfifo_00a1.tdf" "fifo_state" { Text "D:/code/sv_project/LAB10/DE0_CV_SPI/db/a_dpfifo_00a1.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1684887244872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_bi7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_bi7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_bi7 " "Found entity 1: cntr_bi7" {  } { { "db/cntr_bi7.tdf" "" { Text "D:/code/sv_project/LAB10/DE0_CV_SPI/db/cntr_bi7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684887244948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1684887244948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_bi7 SPI:SPI\|fifo:fifo1\|scfifo:scfifo_component\|scfifo_7ld1:auto_generated\|a_dpfifo_00a1:dpfifo\|a_fefifo_raf:fifo_state\|cntr_bi7:count_usedw " "Elaborating entity \"cntr_bi7\" for hierarchy \"SPI:SPI\|fifo:fifo1\|scfifo:scfifo_component\|scfifo_7ld1:auto_generated\|a_dpfifo_00a1:dpfifo\|a_fefifo_raf:fifo_state\|cntr_bi7:count_usedw\"" {  } { { "db/a_fefifo_raf.tdf" "count_usedw" { Text "D:/code/sv_project/LAB10/DE0_CV_SPI/db/a_fefifo_raf.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1684887244948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_04t1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_04t1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_04t1 " "Found entity 1: altsyncram_04t1" {  } { { "db/altsyncram_04t1.tdf" "" { Text "D:/code/sv_project/LAB10/DE0_CV_SPI/db/altsyncram_04t1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684887245167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1684887245167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_04t1 SPI:SPI\|fifo:fifo1\|scfifo:scfifo_component\|scfifo_7ld1:auto_generated\|a_dpfifo_00a1:dpfifo\|altsyncram_04t1:FIFOram " "Elaborating entity \"altsyncram_04t1\" for hierarchy \"SPI:SPI\|fifo:fifo1\|scfifo:scfifo_component\|scfifo_7ld1:auto_generated\|a_dpfifo_00a1:dpfifo\|altsyncram_04t1:FIFOram\"" {  } { { "db/a_dpfifo_00a1.tdf" "FIFOram" { Text "D:/code/sv_project/LAB10/DE0_CV_SPI/db/a_dpfifo_00a1.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1684887245167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vhb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vhb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vhb " "Found entity 1: cntr_vhb" {  } { { "db/cntr_vhb.tdf" "" { Text "D:/code/sv_project/LAB10/DE0_CV_SPI/db/cntr_vhb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684887245220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1684887245220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vhb SPI:SPI\|fifo:fifo1\|scfifo:scfifo_component\|scfifo_7ld1:auto_generated\|a_dpfifo_00a1:dpfifo\|cntr_vhb:rd_ptr_count " "Elaborating entity \"cntr_vhb\" for hierarchy \"SPI:SPI\|fifo:fifo1\|scfifo:scfifo_component\|scfifo_7ld1:auto_generated\|a_dpfifo_00a1:dpfifo\|cntr_vhb:rd_ptr_count\"" {  } { { "db/a_dpfifo_00a1.tdf" "rd_ptr_count" { Text "D:/code/sv_project/LAB10/DE0_CV_SPI/db/a_dpfifo_00a1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1684887245220 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "SPI:SPI\|rst " "Net \"SPI:SPI\|rst\" is missing source, defaulting to GND" {  } { { "design/SPI.sv" "rst" { Text "D:/code/sv_project/LAB10/DE0_CV_SPI/design/SPI.sv" 107 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1684887245292 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1684887245292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8l84.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8l84.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8l84 " "Found entity 1: altsyncram_8l84" {  } { { "db/altsyncram_8l84.tdf" "" { Text "D:/code/sv_project/LAB10/DE0_CV_SPI/db/altsyncram_8l84.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684887247916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1684887247916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_8la.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_8la.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_8la " "Found entity 1: decode_8la" {  } { { "db/decode_8la.tdf" "" { Text "D:/code/sv_project/LAB10/DE0_CV_SPI/db/decode_8la.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684887248002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1684887248002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_3hb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_3hb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_3hb " "Found entity 1: mux_3hb" {  } { { "db/mux_3hb.tdf" "" { Text "D:/code/sv_project/LAB10/DE0_CV_SPI/db/mux_3hb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684887248055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1684887248055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_clc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_clc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_clc " "Found entity 1: mux_clc" {  } { { "db/mux_clc.tdf" "" { Text "D:/code/sv_project/LAB10/DE0_CV_SPI/db/mux_clc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684887248305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1684887248305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_vnf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_vnf " "Found entity 1: decode_vnf" {  } { { "db/decode_vnf.tdf" "" { Text "D:/code/sv_project/LAB10/DE0_CV_SPI/db/decode_vnf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684887248378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1684887248378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_t8i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_t8i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_t8i " "Found entity 1: cntr_t8i" {  } { { "db/cntr_t8i.tdf" "" { Text "D:/code/sv_project/LAB10/DE0_CV_SPI/db/cntr_t8i.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684887248516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1684887248516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_c9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_c9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_c9c " "Found entity 1: cmpr_c9c" {  } { { "db/cmpr_c9c.tdf" "" { Text "D:/code/sv_project/LAB10/DE0_CV_SPI/db/cmpr_c9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684887248580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1684887248580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_24j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_24j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_24j " "Found entity 1: cntr_24j" {  } { { "db/cntr_24j.tdf" "" { Text "D:/code/sv_project/LAB10/DE0_CV_SPI/db/cntr_24j.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684887248688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1684887248688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_v8i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_v8i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_v8i " "Found entity 1: cntr_v8i" {  } { { "db/cntr_v8i.tdf" "" { Text "D:/code/sv_project/LAB10/DE0_CV_SPI/db/cntr_v8i.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684887248787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1684887248787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_d9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_d9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_d9c " "Found entity 1: cmpr_d9c" {  } { { "db/cmpr_d9c.tdf" "" { Text "D:/code/sv_project/LAB10/DE0_CV_SPI/db/cmpr_d9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684887248842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1684887248842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kri.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kri " "Found entity 1: cntr_kri" {  } { { "db/cntr_kri.tdf" "" { Text "D:/code/sv_project/LAB10/DE0_CV_SPI/db/cntr_kri.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684887248912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1684887248912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_99c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_99c " "Found entity 1: cmpr_99c" {  } { { "db/cmpr_99c.tdf" "" { Text "D:/code/sv_project/LAB10/DE0_CV_SPI/db/cmpr_99c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684887248992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1684887248992 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Design Software" 0 -1 1684887249396 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Design Software" 0 -1 1684887249681 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2023.05.24.08:14:12 Progress: Loading slde51157c7/alt_sld_fab_wrapper_hw.tcl " "2023.05.24.08:14:12 Progress: Loading slde51157c7/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1684887252783 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1684887256322 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1684887256472 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1684887260167 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1684887260268 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1684887260368 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1684887260483 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1684887260574 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1684887260575 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Design Software" 0 -1 1684887261449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde51157c7/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde51157c7/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/slde51157c7/alt_sld_fab.v" "" { Text "D:/code/sv_project/LAB10/DE0_CV_SPI/db/ip/slde51157c7/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684887261676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1684887261676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde51157c7/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde51157c7/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/slde51157c7/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "D:/code/sv_project/LAB10/DE0_CV_SPI/db/ip/slde51157c7/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684887261745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1684887261745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde51157c7/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde51157c7/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/slde51157c7/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "D:/code/sv_project/LAB10/DE0_CV_SPI/db/ip/slde51157c7/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684887261755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1684887261755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde51157c7/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde51157c7/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/slde51157c7/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "D:/code/sv_project/LAB10/DE0_CV_SPI/db/ip/slde51157c7/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684887261808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1684887261808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde51157c7/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/slde51157c7/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/slde51157c7/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/code/sv_project/LAB10/DE0_CV_SPI/db/ip/slde51157c7/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684887261880 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/slde51157c7/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/code/sv_project/LAB10/DE0_CV_SPI/db/ip/slde51157c7/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684887261880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1684887261880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde51157c7/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde51157c7/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/slde51157c7/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "D:/code/sv_project/LAB10/DE0_CV_SPI/db/ip/slde51157c7/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684887261936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1684887261936 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll 16 " "Ignored 16 assignments for entity \"pll\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll -sip pll.sip -library lib_pll " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll -sip pll.sip -library lib_pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684887262855 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 19.1 -entity pll -sip pll.sip -library lib_pll " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 19.1 -entity pll -sip pll.sip -library lib_pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684887262855 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll -sip pll.sip -library lib_pll " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll -sip pll.sip -library lib_pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684887262855 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Design Software" 0 -1 1684887262855 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_0002 317 " "Ignored 317 assignments for entity \"pll_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Design Software" 0 -1 1684887262856 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 23 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 23 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4887 " "Peak virtual memory: 4887 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1684887263084 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 24 08:14:23 2023 " "Processing ended: Wed May 24 08:14:23 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1684887263084 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:29 " "Elapsed time: 00:00:29" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1684887263084 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:45 " "Total CPU time (on all processors): 00:00:45" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1684887263084 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1684887263084 ""}
