
*** Running vivado
    with args -log sys_top_t4nfc_hlper_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source sys_top_t4nfc_hlper_0_0.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source sys_top_t4nfc_hlper_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 354.992 ; gain = 64.039
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.ipdefs/ip-repo_0_0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
update_ip_catalog: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 396.211 ; gain = 41.219
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.cache/ip 
Command: synth_design -top sys_top_t4nfc_hlper_0_0 -part xczu17eg-ffvc1760-2-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu17eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu17eg'
INFO: [Device 21-403] Loading part xczu17eg-ffvc1760-2-e
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 120768 
WARNING: [Synth 8-2507] parameter declaration becomes local in ScrambleDecoder with formal parameter declaration list [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/f17e/src/ScrambleDecoder.v:121]
WARNING: [Synth 8-2507] parameter declaration becomes local in ScrambleDecoder with formal parameter declaration list [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/f17e/src/ScrambleDecoder.v:122]
WARNING: [Synth 8-2507] parameter declaration becomes local in ScrambleDecoder with formal parameter declaration list [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/f17e/src/ScrambleDecoder.v:233]
WARNING: [Synth 8-2507] parameter declaration becomes local in ScrambleEncoder with formal parameter declaration list [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/f17e/src/ScrambleEncoder.v:121]
WARNING: [Synth 8-2507] parameter declaration becomes local in ScrambleEncoder with formal parameter declaration list [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/f17e/src/ScrambleEncoder.v:122]
WARNING: [Synth 8-2507] parameter declaration becomes local in ScrambleEncoder with formal parameter declaration list [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/f17e/src/ScrambleEncoder.v:233]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:15 . Memory (MB): peak = 1558.371 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'sys_top_t4nfc_hlper_0_0' [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ip/sys_top_t4nfc_hlper_0_0_1/synth/sys_top_t4nfc_hlper_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'FMCTop' [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/f17e/src/FMCTop.v:49]
	Parameter NumberOfWays bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'AXI4LiteSlaveInterface' [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/f17e/src/AXI4LiteSlaveInterface.v:47]
	Parameter AddressWidth bound to: 32 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'AXI4LiteSlaveInterfaceWriteChannel' [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/f17e/src/AXI4LiteSlaveInterfaceWriteChannel.v:47]
	Parameter AddressWidth bound to: 32 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter State_Idle bound to: 2'b00 
	Parameter State_INCMDREQ bound to: 2'b01 
	Parameter State_AXIWRESP bound to: 2'b11 
INFO: [Synth 8-6155] done synthesizing module 'AXI4LiteSlaveInterfaceWriteChannel' (1#1) [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/f17e/src/AXI4LiteSlaveInterfaceWriteChannel.v:47]
INFO: [Synth 8-6157] synthesizing module 'AXI4LiteSlaveInterfaceReadChannel' [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/f17e/src/AXI4LiteSlaveInterfaceReadChannel.v:47]
	Parameter AddressWidth bound to: 32 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter State_Idle bound to: 2'b00 
	Parameter State_INCMDREQ bound to: 2'b01 
	Parameter State_AXIRRESP bound to: 2'b11 
INFO: [Synth 8-6155] done synthesizing module 'AXI4LiteSlaveInterfaceReadChannel' (2#1) [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/f17e/src/AXI4LiteSlaveInterfaceReadChannel.v:47]
INFO: [Synth 8-6155] done synthesizing module 'AXI4LiteSlaveInterface' (3#1) [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/f17e/src/AXI4LiteSlaveInterface.v:47]
INFO: [Synth 8-6157] synthesizing module 'AXI4MasterInterface' [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/f17e/src/AXI4MasterInterface.v:3]
	Parameter AddressWidth bound to: 32 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter InnerIFLengthWidth bound to: 16 - type: integer 
	Parameter MaxDivider bound to: 32 - type: integer 
	Parameter WState_Idle bound to: 3'b000 
	Parameter WState_Divide bound to: 3'b001 
	Parameter WState_Request bound to: 3'b011 
	Parameter WState_Forward bound to: 3'b010 
	Parameter WState_Wait bound to: 3'b110 
	Parameter RState_Idle bound to: 3'b000 
	Parameter RState_Divide bound to: 3'b001 
	Parameter RState_Request bound to: 3'b011 
	Parameter RState_Forward bound to: 3'b010 
	Parameter RState_Wait bound to: 3'b110 
INFO: [Synth 8-6155] done synthesizing module 'AXI4MasterInterface' (4#1) [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/f17e/src/AXI4MasterInterface.v:3]
INFO: [Synth 8-6157] synthesizing module 'Completion' [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/f17e/src/Completion.v:47]
	Parameter AddressWidth bound to: 32 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter InnerIFLengthWidth bound to: 16 - type: integer 
	Parameter ThisID bound to: 1 - type: integer 
	Parameter NumberOfWays bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'CompletionCommandChannel' [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/f17e/src/CompletionCommandChannel.v:47]
	Parameter AddressWidth bound to: 32 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter InnerIFLengthWidth bound to: 16 - type: integer 
	Parameter ThisID bound to: 1 - type: integer 
	Parameter State_Idle bound to: 2'b00 
	Parameter State_ReportCmpltReq bound to: 2'b01 
	Parameter State_ForwardReq bound to: 2'b11 
INFO: [Synth 8-6155] done synthesizing module 'CompletionCommandChannel' (5#1) [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/f17e/src/CompletionCommandChannel.v:47]
INFO: [Synth 8-6157] synthesizing module 'CompletionDataChannel' [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/f17e/src/CompletionDataChannel.v:47]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter InnerIFLengthWidth bound to: 16 - type: integer 
	Parameter ThisID bound to: 1 - type: integer 
	Parameter NumberOfWays bound to: 8 - type: integer 
	Parameter State_Idle bound to: 2'b00 
	Parameter State_ReportCmplt bound to: 2'b01 
	Parameter State_Forward bound to: 2'b11 
INFO: [Synth 8-6157] synthesizing module 'SCFIFO_64x64_withCount' [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/f17e/src/SCFIFO_64x64_withCount.v:47]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_sync' [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1833]
	Parameter FIFO_MEMORY_TYPE bound to: auto - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 64 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 64 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 1 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 0400 - type: string 
	Parameter READ_MODE bound to: std - type: string 
	Parameter FIFO_READ_LATENCY bound to: 1 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 64 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter EN_ADV_FEATURE_SYNC bound to: 16'b0000010000000000 
	Parameter P_FIFO_MEMORY_TYPE bound to: 0 - type: integer 
	Parameter P_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_READ_MODE bound to: 0 - type: integer 
	Parameter P_WAKEUP_TIME bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base' [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
	Parameter COMMON_CLOCK bound to: 1 - type: integer 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 64 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 64 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 1 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 0400 - type: string 
	Parameter READ_MODE bound to: 0 - type: integer 
	Parameter FIFO_READ_LATENCY bound to: 1 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 64 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter REMOVE_WR_RD_PROT_LOGIC bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter invalid bound to: 0 - type: integer 
	Parameter stage1_valid bound to: 2 - type: integer 
	Parameter stage2_valid bound to: 1 - type: integer 
	Parameter both_stages_valid bound to: 3 - type: integer 
	Parameter FIFO_MEM_TYPE bound to: 0 - type: integer 
	Parameter RD_MODE bound to: 0 - type: integer 
	Parameter ENABLE_ECC bound to: 0 - type: integer 
	Parameter FIFO_READ_DEPTH bound to: 64 - type: integer 
	Parameter FIFO_SIZE bound to: 4096 - type: integer 
	Parameter WR_WIDTH_LOG bound to: 6 - type: integer 
	Parameter WR_DEPTH_LOG bound to: 6 - type: integer 
	Parameter WR_PNTR_WIDTH bound to: 6 - type: integer 
	Parameter RD_PNTR_WIDTH bound to: 6 - type: integer 
	Parameter FULL_RST_VAL bound to: 1'b0 
	Parameter WR_RD_RATIO bound to: 0 - type: integer 
	Parameter PF_THRESH_ADJ bound to: 10 - type: integer 
	Parameter PE_THRESH_ADJ bound to: 10 - type: integer 
	Parameter PF_THRESH_MIN bound to: 3 - type: integer 
	Parameter PF_THRESH_MAX bound to: 61 - type: integer 
	Parameter PE_THRESH_MIN bound to: 3 - type: integer 
	Parameter PE_THRESH_MAX bound to: 61 - type: integer 
	Parameter WR_DC_WIDTH_EXT bound to: 7 - type: integer 
	Parameter RD_DC_WIDTH_EXT bound to: 7 - type: integer 
	Parameter RD_LATENCY bound to: 1 - type: integer 
	Parameter WIDTH_RATIO bound to: 1 - type: integer 
	Parameter EN_ADV_FEATURE bound to: 16'b0000010000000000 
	Parameter EN_OF bound to: 1'b0 
	Parameter EN_PF bound to: 1'b0 
	Parameter EN_WDC bound to: 1'b0 
	Parameter EN_AF bound to: 1'b0 
	Parameter EN_WACK bound to: 1'b0 
	Parameter FG_EQ_ASYM_DOUT bound to: 1'b0 
	Parameter EN_UF bound to: 1'b0 
	Parameter EN_PE bound to: 1'b0 
	Parameter EN_RDC bound to: 1'b1 
	Parameter EN_AE bound to: 1'b0 
	Parameter EN_DVLD bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base' [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 4096 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 0 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 64 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 64 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 64 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 6 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 2 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 64 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 64 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 64 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 6 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 2 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: auto - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 64 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 64 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 64 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 64 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 64 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 64 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 64 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 6 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 6 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 6 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 6 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 64 - type: integer 
	Parameter rstb_loop_iter bound to: 64 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 64 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:486]
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base' (6#1) [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_rst' [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1504]
	Parameter COMMON_CLOCK bound to: 1 - type: integer 
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_rst' (7#1) [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1504]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_reg_bit' [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1788]
	Parameter RST_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_reg_bit' (8#1) [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1788]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn' [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1740]
	Parameter COUNTER_WIDTH bound to: 7 - type: integer 
	Parameter RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn' (9#1) [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1740]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized0' [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1740]
	Parameter COUNTER_WIDTH bound to: 6 - type: integer 
	Parameter RESET_VALUE bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized0' (9#1) [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1740]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized1' [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1740]
	Parameter COUNTER_WIDTH bound to: 6 - type: integer 
	Parameter RESET_VALUE bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized1' (9#1) [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1740]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base' (10#1) [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_sync' (11#1) [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1833]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'SCFIFO_64x64_withCount' (12#1) [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/f17e/src/SCFIFO_64x64_withCount.v:47]
WARNING: [Synth 8-689] width (21) of port connection 'oPopData' does not match port width (64) of module 'SCFIFO_64x64_withCount' [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/f17e/src/CompletionDataChannel.v:162]
INFO: [Synth 8-6157] synthesizing module 'AutoFIFOPopControl' [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/f17e/src/AutoFIFOPopControl.v:47]
INFO: [Synth 8-6155] done synthesizing module 'AutoFIFOPopControl' (13#1) [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/f17e/src/AutoFIFOPopControl.v:47]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'CompletionDataChannel' (14#1) [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/f17e/src/CompletionDataChannel.v:47]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'Completion' (15#1) [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/f17e/src/Completion.v:47]
INFO: [Synth 8-6157] synthesizing module 'ScrambleDecoder' [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/f17e/src/ScrambleDecoder.v:47]
	Parameter AddressWidth bound to: 32 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter InnerIFLengthWidth bound to: 16 - type: integer 
	Parameter ThisID bound to: 3 - type: integer 
	Parameter DispatchCmd_PageReadFromRAM bound to: 6'b000001 
	Parameter DispatchCmd_SpareReadFromRAM bound to: 6'b000010 
	Parameter State_Idle bound to: 3'b000 
	Parameter State_BypassCmd bound to: 3'b001 
	Parameter State_BypassTrf bound to: 3'b011 
	Parameter State_EncTrfCmd bound to: 3'b010 
	Parameter State_EncTrf bound to: 3'b110 
	Parameter IndexWidth bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'LFSR8' [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/f17e/src/LFSR8.v:47]
INFO: [Synth 8-6155] done synthesizing module 'LFSR8' (16#1) [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/f17e/src/LFSR8.v:47]
WARNING: [Synth 8-689] width (34) of port connection 'iSeed' does not match port width (8) of module 'LFSR8' [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/f17e/src/ScrambleDecoder.v:246]
WARNING: [Synth 8-689] width (34) of port connection 'iSeed' does not match port width (8) of module 'LFSR8' [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/f17e/src/ScrambleDecoder.v:246]
WARNING: [Synth 8-689] width (34) of port connection 'iSeed' does not match port width (8) of module 'LFSR8' [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/f17e/src/ScrambleDecoder.v:246]
WARNING: [Synth 8-689] width (34) of port connection 'iSeed' does not match port width (8) of module 'LFSR8' [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/f17e/src/ScrambleDecoder.v:246]
INFO: [Synth 8-6155] done synthesizing module 'ScrambleDecoder' (17#1) [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/f17e/src/ScrambleDecoder.v:47]
INFO: [Synth 8-6157] synthesizing module 'ScrambleEncoder' [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/f17e/src/ScrambleEncoder.v:47]
	Parameter AddressWidth bound to: 32 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter InnerIFLengthWidth bound to: 16 - type: integer 
	Parameter ThisID bound to: 3 - type: integer 
	Parameter DispatchCmd_PageReadFromRAM bound to: 6'b000001 
	Parameter DispatchCmd_SpareReadFromRAM bound to: 6'b000010 
	Parameter State_Idle bound to: 3'b000 
	Parameter State_BypassCmd bound to: 3'b001 
	Parameter State_BypassTrf bound to: 3'b011 
	Parameter State_EncTrfCmd bound to: 3'b010 
	Parameter State_EncTrf bound to: 3'b110 
	Parameter IndexWidth bound to: 2 - type: integer 
WARNING: [Synth 8-689] width (34) of port connection 'iSeed' does not match port width (8) of module 'LFSR8' [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/f17e/src/ScrambleEncoder.v:246]
WARNING: [Synth 8-689] width (34) of port connection 'iSeed' does not match port width (8) of module 'LFSR8' [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/f17e/src/ScrambleEncoder.v:246]
WARNING: [Synth 8-689] width (34) of port connection 'iSeed' does not match port width (8) of module 'LFSR8' [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/f17e/src/ScrambleEncoder.v:246]
WARNING: [Synth 8-689] width (34) of port connection 'iSeed' does not match port width (8) of module 'LFSR8' [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/f17e/src/ScrambleEncoder.v:246]
INFO: [Synth 8-6155] done synthesizing module 'ScrambleEncoder' (18#1) [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/f17e/src/ScrambleEncoder.v:47]
INFO: [Synth 8-6157] synthesizing module 'DispRequestDispatcher' [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/f17e/src/DispRequestDispatcher.v:47]
	Parameter NumberOfWays bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'DispAddressDecoder' [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/f17e/src/DispAddressDecoder.v:47]
	Parameter State_WIdle bound to: 1'b0 
	Parameter State_WWait bound to: 1'b1 
	Parameter State_RIdle bound to: 1'b0 
	Parameter State_RWait bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'DispAddressDecoder' (19#1) [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/f17e/src/DispAddressDecoder.v:47]
INFO: [Synth 8-6157] synthesizing module 'DispRegID' [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/f17e/src/DispRegID.v:47]
INFO: [Synth 8-6155] done synthesizing module 'DispRegID' (20#1) [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/f17e/src/DispRegID.v:47]
INFO: [Synth 8-6157] synthesizing module 'DispRegConf' [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/f17e/src/DispRegConf.v:47]
INFO: [Synth 8-6155] done synthesizing module 'DispRegConf' (21#1) [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/f17e/src/DispRegConf.v:47]
INFO: [Synth 8-6157] synthesizing module 'DispRegExt' [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/f17e/src/DispRegExt.v:47]
INFO: [Synth 8-6157] synthesizing module 'ExtTimeCounter' [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/f17e/src/ExtTimeCounter.v:47]
	Parameter TimerWidth bound to: 32 - type: integer 
	Parameter DefaultPeriod bound to: 100000000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ExtTimeCounter' (22#1) [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/f17e/src/ExtTimeCounter.v:47]
INFO: [Synth 8-6155] done synthesizing module 'DispRegExt' (23#1) [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/f17e/src/DispRegExt.v:47]
WARNING: [Synth 8-689] width (8) of port connection 'iNANDReadyBusy' does not match port width (1) of module 'DispRegExt' [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/f17e/src/DispRequestDispatcher.v:371]
INFO: [Synth 8-6157] synthesizing module 'DispRegCoreAcc' [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/f17e/src/DispRegCoreAcc.v:47]
INFO: [Synth 8-6155] done synthesizing module 'DispRegCoreAcc' (24#1) [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/f17e/src/DispRegCoreAcc.v:47]
INFO: [Synth 8-6157] synthesizing module 'DispRegSigBP' [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/f17e/src/DispRegSigBP.v:47]
	Parameter NumberOfWays bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'DispRegSigBP' (25#1) [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/f17e/src/DispRegSigBP.v:47]
INFO: [Synth 8-6157] synthesizing module 'DispScratchpad' [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/f17e/src/DispScratchpad.v:47]
	Parameter nNumberOfRegisters bound to: 32 - type: integer 
	Parameter nDepthOfQueue bound to: 32 - type: integer 
	Parameter nlogNumberOfRegisters bound to: 5 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/f17e/src/DispScratchpad.v:122]
INFO: [Synth 8-6157] synthesizing module 'ComSPBRAMDPControl' [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/f17e/src/ComSPBRAMDPControl.v:47]
	Parameter State_Idle bound to: 1'b0 
	Parameter State_Read bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'ComSPBRAMDPControl' (26#1) [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/f17e/src/ComSPBRAMDPControl.v:47]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_tdpram' [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8777]
	Parameter MEMORY_SIZE bound to: 32768 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: auto - type: string 
	Parameter CLOCKING_MODE bound to: common_clock - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: 0 - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter WAKEUP_TIME bound to: disable_sleep - type: string 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 32 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 32 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 32 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 10 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 1 - type: integer 
	Parameter WRITE_MODE_A bound to: write_first - type: string 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 32 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 32 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 32 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 10 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: write_first - type: string 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: 0 - type: integer 
	Parameter P_CLOCKING_MODE bound to: 0 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_WAKEUP_TIME bound to: 0 - type: integer 
	Parameter P_WRITE_MODE_A bound to: 0 - type: integer 
	Parameter P_WRITE_MODE_B bound to: 0 - type: integer 
	Parameter P_MEMORY_OPTIMIZATION bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized0' [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 2 - type: integer 
	Parameter MEMORY_SIZE bound to: 32768 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 0 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: 0 - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 32 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 32 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 32 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 10 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 1 - type: integer 
	Parameter WRITE_MODE_A bound to: 0 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 32 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 32 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 32 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 10 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 0 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: auto - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 32 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 32 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 32 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 32 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 1024 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 32 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 32 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 10 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 10 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 10 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 10 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 32 - type: integer 
	Parameter rstb_loop_iter bound to: 32 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 32 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:486]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's.   [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:488]
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_b.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized0' (26#1) [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_b.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_tdpram' (27#1) [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8777]
WARNING: [Synth 8-689] width (32) of port connection 'addra' does not match port width (10) of module 'xpm_memory_tdpram' [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/f17e/src/DispScratchpad.v:253]
WARNING: [Synth 8-689] width (32) of port connection 'addrb' does not match port width (10) of module 'xpm_memory_tdpram' [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/f17e/src/DispScratchpad.v:254]
INFO: [Synth 8-5771] Detected attribute (* cascade_height =  0 *) on RAM gen_wr_b.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_b.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_b.gen_word_narrow.mem_reg 
INFO: [Synth 8-5771] Detected attribute (* cascade_height =  0 *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'DispScratchpad' (28#1) [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/f17e/src/DispScratchpad.v:47]
INFO: [Synth 8-6157] synthesizing module 'DispExecutor' [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/f17e/src/DispExecutor.v:47]
	Parameter State_Halt bound to: 3'b000 
	Parameter State_LeavingHalt bound to: 3'b001 
	Parameter State_Fetch bound to: 3'b011 
	Parameter State_Decode bound to: 3'b010 
	Parameter State_Execute bound to: 3'b110 
	Parameter State_WriteWait bound to: 3'b111 
	Parameter State_EnteringHalt bound to: 3'b101 
INFO: [Synth 8-155] case statement is not full and has no default [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/f17e/src/DispExecutor.v:186]
INFO: [Synth 8-6157] synthesizing module 'DispALU' [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/f17e/src/DispALU.v:47]
INFO: [Synth 8-226] default block is never used [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/f17e/src/DispALU.v:86]
INFO: [Synth 8-155] case statement is not full and has no default [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/f17e/src/DispALU.v:115]
INFO: [Synth 8-6155] done synthesizing module 'DispALU' (29#1) [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/f17e/src/DispALU.v:47]
INFO: [Synth 8-155] case statement is not full and has no default [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/f17e/src/DispExecutor.v:327]
INFO: [Synth 8-6155] done synthesizing module 'DispExecutor' (30#1) [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/f17e/src/DispExecutor.v:47]
INFO: [Synth 8-6157] synthesizing module 'DispIOCmdBuffer' [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/f17e/src/DispIOCmdBuffer.v:47]
	Parameter State_Idle bound to: 1'b0 
	Parameter State_IssueAndWait bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'SCFIFO_64x16DR_withCount' [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/f17e/src/SCFIFO_64x16DR_withCount.v:47]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_sync__parameterized0' [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1833]
	Parameter FIFO_MEMORY_TYPE bound to: distributed - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 16 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 64 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 1 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 0400 - type: string 
	Parameter READ_MODE bound to: std - type: string 
	Parameter FIFO_READ_LATENCY bound to: 1 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 64 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter EN_ADV_FEATURE_SYNC bound to: 16'b0000010000000000 
	Parameter P_FIFO_MEMORY_TYPE bound to: 1 - type: integer 
	Parameter P_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_READ_MODE bound to: 0 - type: integer 
	Parameter P_WAKEUP_TIME bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base__parameterized0' [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
	Parameter COMMON_CLOCK bound to: 1 - type: integer 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: 1 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 16 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 64 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 1 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 0400 - type: string 
	Parameter READ_MODE bound to: 0 - type: integer 
	Parameter FIFO_READ_LATENCY bound to: 1 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 64 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter REMOVE_WR_RD_PROT_LOGIC bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter invalid bound to: 0 - type: integer 
	Parameter stage1_valid bound to: 2 - type: integer 
	Parameter stage2_valid bound to: 1 - type: integer 
	Parameter both_stages_valid bound to: 3 - type: integer 
	Parameter FIFO_MEM_TYPE bound to: 1 - type: integer 
	Parameter RD_MODE bound to: 0 - type: integer 
	Parameter ENABLE_ECC bound to: 0 - type: integer 
	Parameter FIFO_READ_DEPTH bound to: 16 - type: integer 
	Parameter FIFO_SIZE bound to: 1024 - type: integer 
	Parameter WR_WIDTH_LOG bound to: 6 - type: integer 
	Parameter WR_DEPTH_LOG bound to: 4 - type: integer 
	Parameter WR_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter RD_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter FULL_RST_VAL bound to: 1'b0 
	Parameter WR_RD_RATIO bound to: 0 - type: integer 
	Parameter PF_THRESH_ADJ bound to: 10 - type: integer 
	Parameter PE_THRESH_ADJ bound to: 10 - type: integer 
	Parameter PF_THRESH_MIN bound to: 3 - type: integer 
	Parameter PF_THRESH_MAX bound to: 13 - type: integer 
	Parameter PE_THRESH_MIN bound to: 3 - type: integer 
	Parameter PE_THRESH_MAX bound to: 13 - type: integer 
	Parameter WR_DC_WIDTH_EXT bound to: 5 - type: integer 
	Parameter RD_DC_WIDTH_EXT bound to: 5 - type: integer 
	Parameter RD_LATENCY bound to: 1 - type: integer 
	Parameter WIDTH_RATIO bound to: 1 - type: integer 
	Parameter EN_ADV_FEATURE bound to: 16'b0000010000000000 
	Parameter EN_OF bound to: 1'b0 
	Parameter EN_PF bound to: 1'b0 
	Parameter EN_WDC bound to: 1'b0 
	Parameter EN_AF bound to: 1'b0 
	Parameter EN_WACK bound to: 1'b0 
	Parameter FG_EQ_ASYM_DOUT bound to: 1'b0 
	Parameter EN_UF bound to: 1'b0 
	Parameter EN_PE bound to: 1'b0 
	Parameter EN_RDC bound to: 1'b1 
	Parameter EN_AE bound to: 1'b0 
	Parameter EN_DVLD bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized1' [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 1024 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 64 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 64 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 64 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 4 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 2 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 64 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 64 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 64 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 4 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 64 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 64 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 64 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 64 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 16 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 64 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 64 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 4 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 4 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 4 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 4 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 64 - type: integer 
	Parameter rstb_loop_iter bound to: 64 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 64 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized1' (30#1) [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized2' [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1740]
	Parameter COUNTER_WIDTH bound to: 5 - type: integer 
	Parameter RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized2' (30#1) [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1740]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized3' [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1740]
	Parameter COUNTER_WIDTH bound to: 4 - type: integer 
	Parameter RESET_VALUE bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized3' (30#1) [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1740]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized4' [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1740]
	Parameter COUNTER_WIDTH bound to: 4 - type: integer 
	Parameter RESET_VALUE bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized4' (30#1) [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1740]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base__parameterized0' (30#1) [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_sync__parameterized0' (30#1) [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1833]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'SCFIFO_64x16DR_withCount' (31#1) [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/f17e/src/SCFIFO_64x16DR_withCount.v:47]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'DispIOCmdBuffer' (32#1) [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/f17e/src/DispIOCmdBuffer.v:47]
INFO: [Synth 8-6157] synthesizing module 'DispDataDriver' [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/f17e/src/DispDataDriver.v:47]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter LengthWidth bound to: 16 - type: integer 
	Parameter State_Idle bound to: 1'b0 
	Parameter State_Requesting bound to: 1'b1 
INFO: [Synth 8-155] case statement is not full and has no default [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/f17e/src/DispDataDriver.v:111]
INFO: [Synth 8-6155] done synthesizing module 'DispDataDriver' (33#1) [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/f17e/src/DispDataDriver.v:47]
INFO: [Synth 8-5771] Detected attribute (* cascade_height =  0 *) on RAM gen_wr_b.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_b.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_b.gen_word_narrow.mem_reg 
INFO: [Synth 8-5771] Detected attribute (* cascade_height =  0 *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'DispRequestDispatcher' (34#1) [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/f17e/src/DispRequestDispatcher.v:47]
WARNING: [Synth 8-689] width (32) of port connection 'oLLNFCAddress' does not match port width (40) of module 'DispRequestDispatcher' [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/f17e/src/FMCTop.v:637]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5771] Detected attribute (* cascade_height =  0 *) on RAM gen_wr_b.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_b.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_b.gen_word_narrow.mem_reg 
INFO: [Synth 8-5771] Detected attribute (* cascade_height =  0 *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'FMCTop' (35#1) [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/f17e/src/FMCTop.v:49]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5771] Detected attribute (* cascade_height =  0 *) on RAM gen_wr_b.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_b.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_b.gen_word_narrow.mem_reg 
INFO: [Synth 8-5771] Detected attribute (* cascade_height =  0 *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'sys_top_t4nfc_hlper_0_0' (36#1) [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ip/sys_top_t4nfc_hlper_0_0_1/synth/sys_top_t4nfc_hlper_0_0.v:57]
WARNING: [Synth 8-3331] design xpm_fifo_rst has unconnected port rd_clk
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port sleep
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port rsta
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port regcea
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port injectsbiterra
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port injectdbiterra
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port clkb
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port regceb
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port web[0]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port dinb[63]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port dinb[62]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port dinb[61]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port dinb[60]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port dinb[59]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port dinb[58]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port dinb[57]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port dinb[56]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port dinb[55]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port dinb[54]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port dinb[53]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port dinb[52]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port dinb[51]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port dinb[50]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port dinb[49]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port dinb[48]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port dinb[47]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port dinb[46]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port dinb[45]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port dinb[44]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port dinb[43]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port dinb[42]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port dinb[41]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port dinb[40]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port dinb[39]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port dinb[38]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port dinb[37]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port dinb[36]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port dinb[35]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port dinb[34]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port dinb[33]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port dinb[32]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port dinb[31]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port dinb[30]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port dinb[29]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port dinb[28]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port dinb[27]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port dinb[26]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port dinb[25]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port dinb[24]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port dinb[23]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port dinb[22]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port dinb[21]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port dinb[20]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port dinb[19]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port dinb[18]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port dinb[17]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port dinb[16]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port dinb[15]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port dinb[14]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port dinb[13]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port dinb[12]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port dinb[11]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port dinb[10]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port dinb[9]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port dinb[8]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port dinb[7]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port dinb[6]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port dinb[5]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port dinb[4]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port dinb[3]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port dinb[2]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port dinb[1]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port dinb[0]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port injectsbiterrb
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port injectdbiterrb
WARNING: [Synth 8-3331] design DispExecutor has unconnected port iSPWriteAck
WARNING: [Synth 8-3331] design DispExecutor has unconnected port iSPReadAck
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port sleep
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port regcea
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port injectsbiterra
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port injectdbiterra
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port clkb
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port regceb
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port injectsbiterrb
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized0 has unconnected port injectdbiterrb
WARNING: [Synth 8-3331] design DispScratchpad has unconnected port iCPLWriteAddress[31]
WARNING: [Synth 8-3331] design DispScratchpad has unconnected port iCPLWriteAddress[30]
WARNING: [Synth 8-3331] design DispScratchpad has unconnected port iCPLWriteAddress[29]
WARNING: [Synth 8-3331] design DispScratchpad has unconnected port iCPLWriteAddress[28]
WARNING: [Synth 8-3331] design DispScratchpad has unconnected port iCPLWriteAddress[27]
WARNING: [Synth 8-3331] design DispScratchpad has unconnected port iCPLWriteAddress[26]
WARNING: [Synth 8-3331] design DispScratchpad has unconnected port iCPLWriteAddress[25]
WARNING: [Synth 8-3331] design DispScratchpad has unconnected port iCPLWriteAddress[24]
WARNING: [Synth 8-3331] design DispScratchpad has unconnected port iCPLWriteAddress[23]
WARNING: [Synth 8-3331] design DispScratchpad has unconnected port iCPLWriteAddress[22]
WARNING: [Synth 8-3331] design DispScratchpad has unconnected port iCPLWriteAddress[21]
WARNING: [Synth 8-3331] design DispScratchpad has unconnected port iCPLWriteAddress[20]
WARNING: [Synth 8-3331] design DispScratchpad has unconnected port iCPLWriteAddress[19]
WARNING: [Synth 8-3331] design DispScratchpad has unconnected port iCPLWriteAddress[18]
WARNING: [Synth 8-3331] design DispScratchpad has unconnected port iCPLWriteAddress[17]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:21 . Memory (MB): peak = 1609.621 ; gain = 51.250
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:22 . Memory (MB): peak = 1629.543 ; gain = 71.172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:22 . Memory (MB): peak = 1629.543 ; gain = 71.172
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'inst/Inst_Completion/Inst_CompletionDataChannel/Inst_ForwardedDataQ/Inst_DPBSCFIFO64x64WC'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'inst/Inst_Completion/Inst_CompletionDataChannel/Inst_ForwardedDataQ/Inst_DPBSCFIFO64x64WC'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'inst/Inst_Dispatcher/Inst_IOCmdBuffer/Inst_WriteBufferFIFO/Inst_DPBSCFIFO64x16DR'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'inst/Inst_Dispatcher/Inst_IOCmdBuffer/Inst_WriteBufferFIFO/Inst_DPBSCFIFO64x16DR'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/sys_top_t4nfc_hlper_0_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/sys_top_t4nfc_hlper_0_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/Inst_Dispatcher/Inst_RegSPD/Inst_SPBRAM'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/Inst_Dispatcher/Inst_RegSPD/Inst_SPBRAM'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/sys_top_t4nfc_hlper_0_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/sys_top_t4nfc_hlper_0_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1767.285 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.445 . Memory (MB): peak = 1768.277 ; gain = 0.992
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:26 ; elapsed = 00:00:47 . Memory (MB): peak = 1768.277 ; gain = 209.906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu17eg-ffvc1760-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:26 ; elapsed = 00:00:47 . Memory (MB): peak = 1768.277 ; gain = 209.906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst/Inst_Completion/Inst_CompletionDataChannel/Inst_ForwardedDataQ/Inst_DPBSCFIFO64x64WC. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/Inst_Dispatcher/Inst_IOCmdBuffer/Inst_WriteBufferFIFO/Inst_DPBSCFIFO64x16DR. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/Inst_Dispatcher/Inst_RegSPD/Inst_SPBRAM. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:47 . Memory (MB): peak = 1768.277 ; gain = 209.906
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'rCurState_reg' in module 'AXI4LiteSlaveInterfaceWriteChannel'
INFO: [Synth 8-802] inferred FSM for state register 'rCurState_reg' in module 'AXI4LiteSlaveInterfaceReadChannel'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/f17e/src/AXI4MasterInterface.v:231]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/f17e/src/AXI4MasterInterface.v:335]
INFO: [Synth 8-802] inferred FSM for state register 'rWCurState_reg' in module 'AXI4MasterInterface'
INFO: [Synth 8-802] inferred FSM for state register 'rRCurState_reg' in module 'AXI4MasterInterface'
INFO: [Synth 8-802] inferred FSM for state register 'rCmdChCurState_reg' in module 'CompletionCommandChannel'
INFO: [Synth 8-802] inferred FSM for state register 'rDataChCurState_reg' in module 'CompletionDataChannel'
INFO: [Synth 8-802] inferred FSM for state register 'rCurState_reg' in module 'ScrambleDecoder'
INFO: [Synth 8-802] inferred FSM for state register 'rCurState_reg' in module 'ScrambleEncoder'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/f17e/src/DispScratchpad.v:122]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/f17e/src/DispALU.v:86]
INFO: [Synth 8-802] inferred FSM for state register 'rCurState_reg' in module 'DispExecutor'
INFO: [Synth 8-4471] merging register 'rOutCmdValid_reg' into 'rCurState_reg' [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/f17e/src/DispIOCmdBuffer.v:165]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              State_Idle |                              001 |                               00
          State_INCMDREQ |                              100 |                               01
          State_AXIWRESP |                              010 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rCurState_reg' using encoding 'one-hot' in module 'AXI4LiteSlaveInterfaceWriteChannel'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              State_Idle |                              001 |                               00
          State_INCMDREQ |                              100 |                               01
          State_AXIRRESP |                              010 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rCurState_reg' using encoding 'one-hot' in module 'AXI4LiteSlaveInterfaceReadChannel'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             WState_Idle |                            00001 |                              000
           WState_Divide |                            01000 |                              001
          WState_Request |                            10000 |                              011
          WState_Forward |                            00100 |                              010
             WState_Wait |                            00010 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rWCurState_reg' using encoding 'one-hot' in module 'AXI4MasterInterface'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             RState_Idle |                             0001 |                              000
           RState_Divide |                             0100 |                              001
          RState_Request |                             1000 |                              011
          RState_Forward |                             0010 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rRCurState_reg' using encoding 'one-hot' in module 'AXI4MasterInterface'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              State_Idle |                               00 |                               00
    State_ReportCmpltReq |                               01 |                               01
        State_ForwardReq |                               10 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rCmdChCurState_reg' using encoding 'sequential' in module 'CompletionCommandChannel'
INFO: [Synth 8-6904] The RAM "xpm_memory_base:/gen_wr_a.gen_word_narrow.mem_reg" of size (depth=64 x width=64) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              State_Idle |                               00 |                               00
       State_ReportCmplt |                               01 |                               01
           State_Forward |                               10 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rDataChCurState_reg' using encoding 'sequential' in module 'CompletionDataChannel'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              State_Idle |                            00001 |                              000
         State_EncTrfCmd |                            00100 |                              010
            State_EncTrf |                            00010 |                              110
         State_BypassCmd |                            10000 |                              001
         State_BypassTrf |                            01000 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rCurState_reg' using encoding 'one-hot' in module 'ScrambleDecoder'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              State_Idle |                            00001 |                              000
         State_EncTrfCmd |                            00100 |                              010
            State_EncTrf |                            00010 |                              110
         State_BypassCmd |                            10000 |                              001
         State_BypassTrf |                            01000 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rCurState_reg' using encoding 'one-hot' in module 'ScrambleEncoder'
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"xpm_memory_base__parameterized0:/gen_wr_b.gen_word_narrow.mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "xpm_memory_base__parameterized0:/gen_wr_b.gen_word_narrow.mem_reg"
INFO: [Synth 8-3971] The signal "xpm_memory_base__parameterized0:/gen_wr_b.gen_word_narrow.mem_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              State_Halt |                          0000001 |                              000
       State_LeavingHalt |                          1000000 |                              001
             State_Fetch |                          0001000 |                              011
            State_Decode |                          0100000 |                              010
           State_Execute |                          0010000 |                              110
      State_EnteringHalt |                          0000010 |                              101
         State_WriteWait |                          0000100 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rCurState_reg' using encoding 'one-hot' in module 'DispExecutor'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:29 ; elapsed = 00:00:52 . Memory (MB): peak = 1768.277 ; gain = 209.906
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 12    
	   3 Input     32 Bit       Adders := 1     
	   3 Input     16 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 4     
	   2 Input     13 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 2     
	   4 Input      7 Bit       Adders := 2     
	   3 Input      7 Bit       Adders := 1     
	   4 Input      6 Bit       Adders := 3     
	   4 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 1     
	   4 Input      4 Bit       Adders := 3     
+---XORs : 
	   2 Input     32 Bit         XORs := 3     
	   5 Input      1 Bit         XORs := 8     
	   4 Input      1 Bit         XORs := 8     
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               64 Bit    Registers := 2     
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 48    
	               16 Bit    Registers := 12    
	                9 Bit    Registers := 8     
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                5 Bit    Registers := 11    
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 37    
+---RAMs : 
	              32K Bit         RAMs := 1     
	               4K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 26    
	   3 Input     32 Bit        Muxes := 2     
	   4 Input     32 Bit        Muxes := 4     
	   8 Input     32 Bit        Muxes := 1     
	   9 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 7     
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 8     
	   2 Input      8 Bit        Muxes := 2     
	   7 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 2     
	   5 Input      5 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 24    
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   3 Input      3 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 7     
	   7 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 10    
	   2 Input      1 Bit        Muxes := 49    
	   3 Input      1 Bit        Muxes := 19    
	   4 Input      1 Bit        Muxes := 14    
	   8 Input      1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module AXI4LiteSlaveInterfaceWriteChannel 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
Module AXI4LiteSlaveInterfaceReadChannel 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
Module AXI4MasterInterface 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   3 Input     16 Bit       Adders := 2     
	   2 Input     13 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 4     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 4     
	   2 Input     13 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 5     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 2     
Module CompletionCommandChannel 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 1     
Module xpm_memory_base 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module xpm_fifo_rst 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
Module xpm_fifo_reg_bit 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_counter_updn 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
Module xpm_counter_updn__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
Module xpm_counter_updn__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
Module xpm_fifo_base 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module AutoFIFOPopControl 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module CompletionDataChannel 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module LFSR8 
Detailed RTL Component Info : 
+---XORs : 
	   5 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 1     
+---Registers : 
	                9 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module ScrambleDecoder 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 7     
	   4 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module ScrambleEncoder 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 7     
	   4 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module DispAddressDecoder 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 12    
Module DispRegID 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 1     
Module ExtTimeCounter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module DispRegExt 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module ComSPBRAMDPControl 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_memory_base__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module DispScratchpad 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module DispALU 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   8 Input     32 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module DispExecutor 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 8     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 4     
	   7 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 13    
	   8 Input      1 Bit        Muxes := 7     
	   4 Input      1 Bit        Muxes := 1     
Module xpm_memory_base__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
Module xpm_counter_updn__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_counter_updn__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_counter_updn__parameterized4 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_fifo_base__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module DispIOCmdBuffer 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   9 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 3     
Module DispDataDriver 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module DispRequestDispatcher 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      1 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1590 (col length:264)
BRAMs: 1592 (col length: RAMB18 264 RAMB36 132)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-6904] The RAM "\inst/Inst_Completion/Inst_CompletionDataChannel/Inst_ForwardedDataQ/Inst_DPBSCFIFO64x64WC /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg " of size (depth=64 x width=64) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-3917] design sys_top_t4nfc_hlper_0_0 has port C_BRESP[1] driven by constant 0
INFO: [Synth 8-3917] design sys_top_t4nfc_hlper_0_0 has port C_BRESP[0] driven by constant 0
INFO: [Synth 8-3917] design sys_top_t4nfc_hlper_0_0 has port C_RRESP[1] driven by constant 0
INFO: [Synth 8-3917] design sys_top_t4nfc_hlper_0_0 has port C_RRESP[0] driven by constant 0
INFO: [Synth 8-3917] design sys_top_t4nfc_hlper_0_0 has port D_AWSIZE[2] driven by constant 0
INFO: [Synth 8-3917] design sys_top_t4nfc_hlper_0_0 has port D_AWSIZE[1] driven by constant 1
INFO: [Synth 8-3917] design sys_top_t4nfc_hlper_0_0 has port D_AWSIZE[0] driven by constant 0
INFO: [Synth 8-3917] design sys_top_t4nfc_hlper_0_0 has port D_AWBURST[1] driven by constant 0
INFO: [Synth 8-3917] design sys_top_t4nfc_hlper_0_0 has port D_AWBURST[0] driven by constant 1
INFO: [Synth 8-3917] design sys_top_t4nfc_hlper_0_0 has port D_AWCACHE[3] driven by constant 0
INFO: [Synth 8-3917] design sys_top_t4nfc_hlper_0_0 has port D_AWCACHE[2] driven by constant 0
INFO: [Synth 8-3917] design sys_top_t4nfc_hlper_0_0 has port D_AWCACHE[1] driven by constant 1
INFO: [Synth 8-3917] design sys_top_t4nfc_hlper_0_0 has port D_AWCACHE[0] driven by constant 0
INFO: [Synth 8-3917] design sys_top_t4nfc_hlper_0_0 has port D_AWPROT[2] driven by constant 0
INFO: [Synth 8-3917] design sys_top_t4nfc_hlper_0_0 has port D_AWPROT[1] driven by constant 0
INFO: [Synth 8-3917] design sys_top_t4nfc_hlper_0_0 has port D_AWPROT[0] driven by constant 0
INFO: [Synth 8-3917] design sys_top_t4nfc_hlper_0_0 has port D_WSTRB[3] driven by constant 1
INFO: [Synth 8-3917] design sys_top_t4nfc_hlper_0_0 has port D_WSTRB[2] driven by constant 1
INFO: [Synth 8-3917] design sys_top_t4nfc_hlper_0_0 has port D_WSTRB[1] driven by constant 1
INFO: [Synth 8-3917] design sys_top_t4nfc_hlper_0_0 has port D_WSTRB[0] driven by constant 1
INFO: [Synth 8-3917] design sys_top_t4nfc_hlper_0_0 has port D_BREADY driven by constant 1
INFO: [Synth 8-3917] design sys_top_t4nfc_hlper_0_0 has port D_ARSIZE[2] driven by constant 0
INFO: [Synth 8-3917] design sys_top_t4nfc_hlper_0_0 has port D_ARSIZE[1] driven by constant 1
INFO: [Synth 8-3917] design sys_top_t4nfc_hlper_0_0 has port D_ARSIZE[0] driven by constant 0
INFO: [Synth 8-3917] design sys_top_t4nfc_hlper_0_0 has port D_ARBURST[1] driven by constant 0
INFO: [Synth 8-3917] design sys_top_t4nfc_hlper_0_0 has port D_ARBURST[0] driven by constant 1
INFO: [Synth 8-3917] design sys_top_t4nfc_hlper_0_0 has port D_ARCACHE[3] driven by constant 0
INFO: [Synth 8-3917] design sys_top_t4nfc_hlper_0_0 has port D_ARCACHE[2] driven by constant 0
INFO: [Synth 8-3917] design sys_top_t4nfc_hlper_0_0 has port D_ARCACHE[1] driven by constant 1
INFO: [Synth 8-3917] design sys_top_t4nfc_hlper_0_0 has port D_ARCACHE[0] driven by constant 0
INFO: [Synth 8-3917] design sys_top_t4nfc_hlper_0_0 has port D_ARPROT[2] driven by constant 0
INFO: [Synth 8-3917] design sys_top_t4nfc_hlper_0_0 has port D_ARPROT[1] driven by constant 0
INFO: [Synth 8-3917] design sys_top_t4nfc_hlper_0_0 has port D_ARPROT[0] driven by constant 0
INFO: [Synth 8-3917] design sys_top_t4nfc_hlper_0_0 has port O_DEBUG[31] driven by constant 0
INFO: [Synth 8-3917] design sys_top_t4nfc_hlper_0_0 has port O_DEBUG[30] driven by constant 0
INFO: [Synth 8-3917] design sys_top_t4nfc_hlper_0_0 has port O_DEBUG[29] driven by constant 0
INFO: [Synth 8-3917] design sys_top_t4nfc_hlper_0_0 has port O_DEBUG[28] driven by constant 0
INFO: [Synth 8-3917] design sys_top_t4nfc_hlper_0_0 has port O_DEBUG[27] driven by constant 0
INFO: [Synth 8-3917] design sys_top_t4nfc_hlper_0_0 has port O_DEBUG[26] driven by constant 0
INFO: [Synth 8-3917] design sys_top_t4nfc_hlper_0_0 has port O_DEBUG[25] driven by constant 0
INFO: [Synth 8-3917] design sys_top_t4nfc_hlper_0_0 has port O_DEBUG[24] driven by constant 0
INFO: [Synth 8-3917] design sys_top_t4nfc_hlper_0_0 has port O_DEBUG[23] driven by constant 0
INFO: [Synth 8-3917] design sys_top_t4nfc_hlper_0_0 has port O_DEBUG[22] driven by constant 0
INFO: [Synth 8-3917] design sys_top_t4nfc_hlper_0_0 has port O_DEBUG[21] driven by constant 0
INFO: [Synth 8-3917] design sys_top_t4nfc_hlper_0_0 has port O_DEBUG[20] driven by constant 0
INFO: [Synth 8-3917] design sys_top_t4nfc_hlper_0_0 has port O_DEBUG[19] driven by constant 0
INFO: [Synth 8-3917] design sys_top_t4nfc_hlper_0_0 has port O_DEBUG[18] driven by constant 0
INFO: [Synth 8-3917] design sys_top_t4nfc_hlper_0_0 has port O_DEBUG[17] driven by constant 0
INFO: [Synth 8-3917] design sys_top_t4nfc_hlper_0_0 has port O_DEBUG[16] driven by constant 0
INFO: [Synth 8-3917] design sys_top_t4nfc_hlper_0_0 has port O_DEBUG[15] driven by constant 0
INFO: [Synth 8-3917] design sys_top_t4nfc_hlper_0_0 has port O_DEBUG[14] driven by constant 0
INFO: [Synth 8-3917] design sys_top_t4nfc_hlper_0_0 has port O_DEBUG[13] driven by constant 0
INFO: [Synth 8-3917] design sys_top_t4nfc_hlper_0_0 has port O_DEBUG[12] driven by constant 0
INFO: [Synth 8-3917] design sys_top_t4nfc_hlper_0_0 has port O_DEBUG[11] driven by constant 0
INFO: [Synth 8-3917] design sys_top_t4nfc_hlper_0_0 has port O_DEBUG[10] driven by constant 0
INFO: [Synth 8-3917] design sys_top_t4nfc_hlper_0_0 has port O_DEBUG[9] driven by constant 0
INFO: [Synth 8-3917] design sys_top_t4nfc_hlper_0_0 has port O_DEBUG[8] driven by constant 0
INFO: [Synth 8-3917] design sys_top_t4nfc_hlper_0_0 has port O_DEBUG[7] driven by constant 0
INFO: [Synth 8-3917] design sys_top_t4nfc_hlper_0_0 has port O_DEBUG[6] driven by constant 0
INFO: [Synth 8-3917] design sys_top_t4nfc_hlper_0_0 has port O_DEBUG[5] driven by constant 0
INFO: [Synth 8-3917] design sys_top_t4nfc_hlper_0_0 has port O_DEBUG[4] driven by constant 0
INFO: [Synth 8-3917] design sys_top_t4nfc_hlper_0_0 has port O_DEBUG[3] driven by constant 0
INFO: [Synth 8-3917] design sys_top_t4nfc_hlper_0_0 has port O_DEBUG[2] driven by constant 0
INFO: [Synth 8-3917] design sys_top_t4nfc_hlper_0_0 has port O_DEBUG[1] driven by constant 0
INFO: [Synth 8-3917] design sys_top_t4nfc_hlper_0_0 has port O_DEBUG[0] driven by constant 0
INFO: [Synth 8-6904] The RAM "\inst/Inst_Completion/Inst_CompletionDataChannel/Inst_ForwardedDataQ/Inst_DPBSCFIFO64x64WC /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg " of size (depth=64 x width=64) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-3886] merging instance 'inst/Inst_ScrambleEncoder/rTargetID_reg[3]' (FDRE) to 'inst/Inst_ScrambleEncoder/rTargetID_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/Inst_ScrambleEncoder/rTargetID_reg[4] )
INFO: [Synth 8-3886] merging instance 'inst/Inst_ScrambleDecoder/rTargetID_reg[3]' (FDRE) to 'inst/Inst_ScrambleDecoder/rTargetID_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/Inst_ScrambleDecoder/rTargetID_reg[4] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:55 ; elapsed = 00:01:30 . Memory (MB): peak = 1768.277 ; gain = 209.906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+---------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name                      | RTL Object                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+---------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|xpm_memory_base__parameterized0: | gen_wr_b.gen_word_narrow.mem_reg | 1 K x 32(WRITE_FIRST)  | W | R | 1 K x 32(WRITE_FIRST)  | W | R | Port A and B     | 0      | 1      | 1               | 
+---------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping  Report (see note below)
+-------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------+----------------------+----------------+
|Module Name                                                                                                                                      | RTL Object                       | Inference      | Size (Depth x Width) | Primitives     | 
+-------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------+----------------------+----------------+
|\inst/Inst_Completion/Inst_CompletionDataChannel/Inst_ForwardedDataQ/Inst_DPBSCFIFO64x64WC /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg | Implied        | 64 x 64              | RAM64M8 x 10   | 
|\inst/Inst_Dispatcher /\Inst_IOCmdBuffer/Inst_WriteBufferFIFO/Inst_DPBSCFIFO64x16DR /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst         | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 16 x 64              | RAM32M16 x 5   | 
+-------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------+----------------------+----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance inst/Inst_Dispatcher/Inst_RegSPD/Inst_SPBRAM/xpm_memory_base_inst/i_0/gen_wr_b.gen_word_narrow.mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/Inst_Dispatcher/Inst_RegSPD/Inst_SPBRAM/xpm_memory_base_inst/i_0/gen_wr_b.gen_word_narrow.mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:17 ; elapsed = 00:02:15 . Memory (MB): peak = 2333.570 ; gain = 775.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:18 ; elapsed = 00:02:17 . Memory (MB): peak = 2337.527 ; gain = 779.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+---------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name                      | RTL Object                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+---------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|xpm_memory_base__parameterized0: | gen_wr_b.gen_word_narrow.mem_reg | 1 K x 32(WRITE_FIRST)  | W | R | 1 K x 32(WRITE_FIRST)  | W | R | Port A and B     | 0      | 1      | 1               | 
+---------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+


Distributed RAM: Final Mapping  Report
+-------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------+----------------------+----------------+
|Module Name                                                                                                                                      | RTL Object                       | Inference      | Size (Depth x Width) | Primitives     | 
+-------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------+----------------------+----------------+
|\inst/Inst_Completion/Inst_CompletionDataChannel/Inst_ForwardedDataQ/Inst_DPBSCFIFO64x64WC /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg | Implied        | 64 x 64              | RAM64M8 x 10   | 
|\inst/Inst_Dispatcher /\Inst_IOCmdBuffer/Inst_WriteBufferFIFO/Inst_DPBSCFIFO64x16DR /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst         | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 16 x 64              | RAM32M16 x 5   | 
+-------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------+----------------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance inst/Inst_Dispatcher/Inst_RegSPD/Inst_SPBRAM/xpm_memory_base_inst/gen_wr_b.gen_word_narrow.mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/Inst_Dispatcher/Inst_RegSPD/Inst_SPBRAM/xpm_memory_base_inst/gen_wr_b.gen_word_narrow.mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:21 ; elapsed = 00:02:20 . Memory (MB): peak = 2394.562 ; gain = 836.191
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:25 ; elapsed = 00:02:26 . Memory (MB): peak = 2399.312 ; gain = 840.941
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:25 ; elapsed = 00:02:26 . Memory (MB): peak = 2399.312 ; gain = 840.941
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:25 ; elapsed = 00:02:28 . Memory (MB): peak = 2399.312 ; gain = 840.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:25 ; elapsed = 00:02:28 . Memory (MB): peak = 2399.312 ; gain = 840.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:26 ; elapsed = 00:02:28 . Memory (MB): peak = 2399.312 ; gain = 840.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:26 ; elapsed = 00:02:28 . Memory (MB): peak = 2399.312 ; gain = 840.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY8   |   110|
|2     |LUT1     |   304|
|3     |LUT2     |   261|
|4     |LUT3     |   350|
|5     |LUT4     |   292|
|6     |LUT5     |   289|
|7     |LUT6     |   870|
|8     |MUXF7    |    32|
|9     |RAM32M16 |     5|
|10    |RAM64M8  |    10|
|11    |RAMB36E2 |     1|
|12    |FDRE     |  2052|
|13    |FDSE     |   213|
+------+---------+------+

Report Instance Areas: 
+------+------------------------------------------------+------------------------------------+------+
|      |Instance                                        |Module                              |Cells |
+------+------------------------------------------------+------------------------------------+------+
|1     |top                                             |                                    |  4789|
|2     |  inst                                          |FMCTop                              |  4789|
|3     |    Inst_AXI4LiteSlaveInterface                 |AXI4LiteSlaveInterface              |   265|
|4     |      Inst_AXI4LiteSlaveInterfaceReadChannel    |AXI4LiteSlaveInterfaceReadChannel   |   156|
|5     |      Inst_AXI4LiteSlaveInterfaceWriteChannel   |AXI4LiteSlaveInterfaceWriteChannel  |   109|
|6     |    Inst_AXI4MasterInterface                    |AXI4MasterInterface                 |   456|
|7     |    Inst_Completion                             |Completion                          |   312|
|8     |      Inst_CompletionCommandChannel             |CompletionCommandChannel            |    99|
|9     |      Inst_CompletionDataChannel                |CompletionDataChannel               |   213|
|10    |        Inst_ForwardedDataQ                     |SCFIFO_64x64_withCount              |   173|
|11    |          Inst_DPBSCFIFO64x64WC                 |xpm_fifo_sync                       |   165|
|12    |            xpm_fifo_base_inst                  |xpm_fifo_base                       |   165|
|13    |              \gen_sdpram.xpm_memory_base_inst  |xpm_memory_base                     |    74|
|14    |              rdp_inst                          |xpm_counter_updn                    |    21|
|15    |              rdpp1_inst                        |xpm_counter_updn__parameterized0    |    13|
|16    |              rst_d1_inst                       |xpm_fifo_reg_bit_18                 |     1|
|17    |              wrp_inst                          |xpm_counter_updn_19                 |    27|
|18    |              wrpp1_inst                        |xpm_counter_updn__parameterized0_20 |    13|
|19    |              xpm_fifo_rst_inst                 |xpm_fifo_rst_21                     |     8|
|20    |        Inst_ForwardedDataQPopControl           |AutoFIFOPopControl_17               |     3|
|21    |    Inst_Dispatcher                             |DispRequestDispatcher               |  3352|
|22    |      Inst_AddressDecoder                       |DispAddressDecoder                  |     9|
|23    |      Inst_DataDriver_FromDPLToLLNFC_DownDD     |DispDataDriver                      |    46|
|24    |      Inst_DataDriver_FromLLNFCToDPL_UpDD       |DispDataDriver_7                    |    44|
|25    |      Inst_Executor                             |DispExecutor                        |  1033|
|26    |        Inst_ALU                                |DispALU                             |   670|
|27    |      Inst_IOCmdBuffer                          |DispIOCmdBuffer                     |   271|
|28    |        Inst_WriteBufferAutoPopControl          |AutoFIFOPopControl                  |     1|
|29    |        Inst_WriteBufferFIFO                    |SCFIFO_64x16DR_withCount            |   205|
|30    |          Inst_DPBSCFIFO64x16DR                 |xpm_fifo_sync__parameterized0       |   134|
|31    |            xpm_fifo_base_inst                  |xpm_fifo_base__parameterized0       |   134|
|32    |              \gen_sdpram.xpm_memory_base_inst  |xpm_memory_base__parameterized1     |    69|
|33    |              rdp_inst                          |xpm_counter_updn__parameterized2    |    20|
|34    |              rdpp1_inst                        |xpm_counter_updn__parameterized3    |     8|
|35    |              rst_d1_inst                       |xpm_fifo_reg_bit                    |     1|
|36    |              wrp_inst                          |xpm_counter_updn__parameterized2_15 |    14|
|37    |              wrpp1_inst                        |xpm_counter_updn__parameterized3_16 |     8|
|38    |              xpm_fifo_rst_inst                 |xpm_fifo_rst                        |     8|
|39    |      Inst_RegExt                               |DispRegExt                          |  1882|
|40    |        DPLRCCmdIdleTimeCounter                 |ExtTimeCounter                      |   265|
|41    |        DPLRCDataIdleTimeCounter                |ExtTimeCounter_8                    |   210|
|42    |        DPLWCCmdIdleTimeCounter                 |ExtTimeCounter_9                    |   242|
|43    |        DPLWCDataIdleTimeCounter                |ExtTimeCounter_10                   |   210|
|44    |        LLNFCCmdIdleTimeCounter                 |ExtTimeCounter_11                   |   210|
|45    |        LLNFCReadIdleTimeCounter                |ExtTimeCounter_12                   |   210|
|46    |        LLNFCWriteIdleTimeCounter               |ExtTimeCounter_13                   |   260|
|47    |        NANDIdleTimeCounter                     |ExtTimeCounter_14                   |   242|
|48    |      Inst_RegSPD                               |DispScratchpad                      |    67|
|49    |        Inst_SPBRAM                             |xpm_memory_tdpram                   |     3|
|50    |          xpm_memory_base_inst                  |xpm_memory_base__parameterized0     |     3|
|51    |        Inst_PushSideScratchpadInterface        |ComSPBRAMDPControl                  |     1|
|52    |    Inst_ScrambleDecoder                        |ScrambleDecoder                     |   197|
|53    |      \genblk1[0].Inst_LFSR                     |LFSR8_3                             |    27|
|54    |      \genblk1[1].Inst_LFSR                     |LFSR8_4                             |    27|
|55    |      \genblk1[2].Inst_LFSR                     |LFSR8_5                             |    27|
|56    |      \genblk1[3].Inst_LFSR                     |LFSR8_6                             |    28|
|57    |    Inst_ScrambleEncoder                        |ScrambleEncoder                     |   197|
|58    |      \genblk1[0].Inst_LFSR                     |LFSR8                               |    27|
|59    |      \genblk1[1].Inst_LFSR                     |LFSR8_0                             |    27|
|60    |      \genblk1[2].Inst_LFSR                     |LFSR8_1                             |    27|
|61    |      \genblk1[3].Inst_LFSR                     |LFSR8_2                             |    28|
+------+------------------------------------------------+------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:26 ; elapsed = 00:02:28 . Memory (MB): peak = 2399.312 ; gain = 840.941
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 568 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:07 ; elapsed = 00:02:14 . Memory (MB): peak = 2399.312 ; gain = 702.207
Synthesis Optimization Complete : Time (s): cpu = 00:01:26 ; elapsed = 00:02:29 . Memory (MB): peak = 2399.312 ; gain = 840.941
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 157 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.041 . Memory (MB): peak = 2441.488 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 15 instances were transformed.
  RAM32M16 => RAM32M16 (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 5 instances
  RAM64M8 => RAM64M8 (RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E): 10 instances

INFO: [Common 17-83] Releasing license: Synthesis
263 Infos, 121 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:47 ; elapsed = 00:03:16 . Memory (MB): peak = 2441.488 ; gain = 2042.934
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2441.488 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.runs/sys_top_t4nfc_hlper_0_0_synth_1/sys_top_t4nfc_hlper_0_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP sys_top_t4nfc_hlper_0_0, cache-ID = a7e5ac868145559f
INFO: [Coretcl 2-1174] Renamed 60 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2441.488 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.runs/sys_top_t4nfc_hlper_0_0_synth_1/sys_top_t4nfc_hlper_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file sys_top_t4nfc_hlper_0_0_utilization_synth.rpt -pb sys_top_t4nfc_hlper_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun May 14 13:51:46 2023...
