[INFO ODB-0227] LEF file: Nangate45/Nangate45.lef, created 22 layers, 27 vias, 135 library cells
[INFO ODB-0227] LEF file: array_tile_ins_delay.lef, created 1 library cells
[INFO ODB-0128] Design: multi_sink
[INFO ODB-0130]     Created 1 pins.
[INFO ODB-0131]     Created 281 components and 1681 component-terminals.
[INFO ODB-0133]     Created 3 nets and 283 connections.
[INFO CTS-0050] Root buffer is CLKBUF_X3.
[INFO CTS-0051] Sink buffer is CLKBUF_X3.
[INFO CTS-0052] The following clock buffers will be used for CTS:
                    CLKBUF_X3
[INFO CTS-0049] Characterization buffer is CLKBUF_X3.
[INFO CTS-0007] Net "clk" found for clock "clk".
[INFO CTS-0011]  Clock net "clk" for macros has 1 sinks.
[INFO CTS-0011]  Clock net "clk_regs" for registers has 278 sinks.
[WARNING CTS-0041] Net "invNet1" has 1 sinks. Skipping...
[INFO CTS-0008] TritonCTS found 2 clock nets.
[INFO CTS-0097] Characterization used 1 buffer(s) types.
[INFO CTS-0201] 1 blockages from hard placement blockages and placed macros will be used.
[INFO CTS-0027] Generating H-Tree topology for net clk.
[INFO CTS-0028]  Total number of sinks: 1.
[INFO CTS-0029]  Macro  sinks will be clustered in groups of up to 4 and with maximum cluster diameter of 50.0 um.
[INFO CTS-0030]  Number of static layers: 1.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0021]  Distance between buffers: 7 units (100 um).
[INFO CTS-0023]  Original sink region: [(5925, 46025), (5925, 46025)].
[INFO CTS-0024]  Normalized sink region: [(0.423214, 3.2875), (0.423214, 3.2875)].
[INFO CTS-0025]     Width:  0.0000.
[INFO CTS-0026]     Height: 0.0000.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 1
    Sub-region size: 0.0000 X 0.0000
[INFO CTS-0034]     Segment length (rounded): 1.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 1.
[INFO CTS-0201] 1 blockages from hard placement blockages and placed macros will be used.
[INFO CTS-0027] Generating H-Tree topology for net clk_regs.
[INFO CTS-0028]  Total number of sinks: 278.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 1.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0021]  Distance between buffers: 7 units (100 um).
[INFO CTS-0206] Best clustering solution was found from clustering size of 20 and clustering diameter of 50.
[INFO CTS-0019]  Total number of sinks after clustering: 39.
[INFO CTS-0024]  Normalized sink region: [(1.425, 0.912143), (13.3916, 11.6662)].
[INFO CTS-0025]     Width:  11.9666.
[INFO CTS-0026]     Height: 10.7541.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 20
    Sub-region size: 5.9833 X 10.7541
[INFO CTS-0034]     Segment length (rounded): 2.
 Level 2
    Direction: Vertical
    Sinks per sub-region: 10
    Sub-region size: 5.9833 X 5.3770
[INFO CTS-0034]     Segment length (rounded): 2.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 39.
[INFO CTS-0018]     Created 2 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 2 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 1:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 44 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 3.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 3.
[INFO CTS-0015]     Created 44 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:1, 6:2, 7:26, 8:10, 9:1, 10:3..
[INFO CTS-0017]     Max level of the clock tree: 2.
[INFO CTS-0124] Clock net "clk"
[INFO CTS-0125]  Sinks 1
[INFO CTS-0098] Clock net "clk_regs"
[INFO CTS-0099]  Sinks 300
[INFO CTS-0100]  Leaf buffers 39
[INFO CTS-0101]  Average sink wire length 63.24 um
[INFO CTS-0102]  Path depth 2 - 3
[INFO CTS-0207]  Leaf load cells 22
[INFO CTS-0033] Balancing latency for clock clk
[INFO CTS-0036]  inserted 3 delay buffers
[INFO CTS-0037] Total number of delay buffers: 3
