==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2016.3
Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.

==============================================================

@I [SYN-201] Setting up clock 'default' with a period of 5ns.
@I [HLS-10] Setting target device to 'xcku115-flva1517-2-e'
@I [HLS-10] Analyzing design file 'md.cpp' ... 
@W [HLS-40] In file included from md.cpp:19:
./MPI.h:287:7: warning: expression result unused [-Wunused-value]
                for(i ; i < count*dataType ; i+= DATA_SIZE ){
                    ^
./MPI.h:748:7: warning: expression result unused [-Wunused-value]
                for(i ; i <= (count/2)+1 ; i++){
                    ^
./MPI.h:583:9: warning: enumeration value 'SEND_DATA_FAILURE' not handled in switch [-Wswitch]
        switch(state){
               ^
md.cpp:33:9: warning: 'RAND_MAX' macro redefined
#define RAND_MAX 2048
        ^
/usr/include/stdlib.h:128:9: note: previous definition is here
#define RAND_MAX        2147483647
        ^
4 warnings generated.

@W [HLS-40] md.cpp:33:9: warning: 'RAND_MAX' macro redefined
#define RAND_MAX 2048
        ^
/usr/include/stdlib.h:128:9: note: previous definition is here
#define RAND_MAX        2147483647
        ^
1 warning generated.

@W [HLS-41] Resource core 'AXI4Stream' on port '&stream_out' is deprecated. Please use the interface directive to specify the AXI interface.
@W [HLS-41] Resource core 'AXI4Stream' on port '&stream_in' is deprecated. Please use the interface directive to specify the AXI interface.
@I [HLS-10] Validating synthesis directives ...
@I [HLS-111] Finished Checking Pragmas Time (s): cpu = 00:00:43 ; elapsed = 00:00:12 . Memory (MB): peak = 324.793 ; gain = 12.586 ; free physical = 19936 ; free virtual = 116813
@I [HLS-111] Finished Linking Time (s): cpu = 00:00:49 ; elapsed = 00:00:18 . Memory (MB): peak = 324.793 ; gain = 12.586 ; free physical = 19826 ; free virtual = 116804
@I [HLS-10] Starting code transformations ...
@I [HLS-111] Finished Standard Transforms Time (s): cpu = 00:00:58 ; elapsed = 00:00:28 . Memory (MB): peak = 658.867 ; gain = 346.660 ; free physical = 19484 ; free virtual = 116536
@I [HLS-10] Checking synthesizability ...
@I [XFORM-602] Inlining function 'envelope_to_packet' into 'MPI_Send' (./MPI.h:603) automatically.
@I [XFORM-602] Inlining function 'packet_to_envelope' into 'MPI_Recv' (./MPI.h:1428) automatically.
@I [XFORM-602] Inlining function 'envelope_to_packet' into 'MPI_Recv' (./MPI.h:1513) automatically.
@I [XFORM-602] Inlining function 'hls::__isnan' into '__isnanf' (/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/lib_hlsm.cpp:303) automatically.
@I [XFORM-602] Inlining function 'fp_struct<double>::data' into 'fp_struct<double>::to_double' (/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:506) automatically.
@I [XFORM-602] Inlining function 'fp_struct<double>::to_double' into 'fp_struct<double>::to_ieee' (/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:520) automatically.
@I [XFORM-602] Inlining function 'fp_struct<double>::to_ieee' into 'hls::copysign' (/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls_math.h:256) automatically.
@I [XFORM-602] Inlining function 'fp_struct<double>::__signbit' into 'hls::floor' (/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls/hls_round.h:99) automatically.
@I [XFORM-602] Inlining function 'hls::copysign' into 'hls::floor' (/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls/hls_round.h:102) automatically.
@I [XFORM-602] Inlining function 'fp_struct<double>::data' into 'hls::floor' (/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls/hls_round.h:115) automatically.
@I [XFORM-602] Inlining function 'fp_struct<double>::to_ieee' into 'hls::floor' (/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls/hls_round.h:119) automatically.
@I [XFORM-602] Inlining function 'fp_struct<double>::__signbit' into 'hls::ceil' (/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls/hls_round.h:170) automatically.
@I [XFORM-602] Inlining function 'hls::copysign' into 'hls::ceil' (/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls/hls_round.h:173) automatically.
@I [XFORM-602] Inlining function 'fp_struct<double>::data' into 'hls::ceil' (/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls/hls_round.h:186) automatically.
@I [XFORM-602] Inlining function 'fp_struct<double>::to_ieee' into 'hls::ceil' (/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls/hls_round.h:190) automatically.
@I [XFORM-602] Inlining function '__isnanf' into 'rint' (md.cpp:54) automatically.
@I [XFORM-602] Inlining function 'floor' into 'rint' (md.cpp:89) automatically.
@I [XFORM-602] Inlining function 'ceil' into 'rint' (md.cpp:119) automatically.
@I [XFORM-602] Inlining function 'floor' into 'floatMod' (md.cpp:45) automatically.
@I [XFORM-602] Inlining function 'rand' into 'doMD' (md.cpp:172) automatically.
@I [XFORM-602] Inlining function 'floatMod' into 'doMD' (md.cpp:289) automatically.
@I [XFORM-602] Inlining function 'MPI_Init' into 'md' (md.cpp:323) automatically.
@I [XFORM-602] Inlining function 'MPI_Finalize' into 'md' (md.cpp:352) automatically.
@W [SYNCHK-23] ./MPI.h:1619: variable-indexed range selection may cause suboptimal QoR.
@I [SYNCHK-10] 0 error(s), 1 warning(s).
@I [HLS-111] Finished Checking Synthesizability Time (s): cpu = 00:01:00 ; elapsed = 00:00:30 . Memory (MB): peak = 713.059 ; gain = 400.852 ; free physical = 19427 ; free virtual = 116488
@I [XFORM-602] Inlining function 'envelope_to_packet' into 'MPI_Send' (./MPI.h:603) automatically.
@I [XFORM-602] Inlining function 'packet_to_envelope' into 'MPI_Send' (./MPI.h:649) automatically.
@I [XFORM-602] Inlining function 'packet_to_envelope' into 'MPI_Recv' (./MPI.h:1428) automatically.
@I [XFORM-602] Inlining function 'envelope_to_packet' into 'MPI_Recv' (./MPI.h:1513) automatically.
@I [XFORM-602] Inlining function 'hls::__isnan' into '__isnanf' (/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/lib_hlsm.cpp:303) automatically.
@I [XFORM-602] Inlining function 'fp_struct<double>::data' into 'fp_struct<double>::to_double' (/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:506) automatically.
@I [XFORM-602] Inlining function 'fp_struct<double>::to_double' into 'fp_struct<double>::to_ieee' (/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:520) automatically.
@I [XFORM-602] Inlining function 'fp_struct<double>::to_ieee' into 'hls::copysign' (/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls_math.h:256) automatically.
@I [XFORM-602] Inlining function 'fp_struct<double>::__signbit' into 'hls::floor' (/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls/hls_round.h:99) automatically.
@I [XFORM-602] Inlining function 'hls::copysign' into 'hls::floor' (/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls/hls_round.h:102) automatically.
@I [XFORM-602] Inlining function 'fp_struct<double>::data' into 'hls::floor' (/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls/hls_round.h:115) automatically.
@I [XFORM-602] Inlining function 'fp_struct<double>::to_ieee' into 'hls::floor' (/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls/hls_round.h:119) automatically.
@I [XFORM-602] Inlining function 'fp_struct<double>::__signbit' into 'hls::ceil' (/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls/hls_round.h:170) automatically.
@I [XFORM-602] Inlining function 'hls::copysign' into 'hls::ceil' (/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls/hls_round.h:173) automatically.
@I [XFORM-602] Inlining function 'fp_struct<double>::data' into 'hls::ceil' (/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls/hls_round.h:186) automatically.
@I [XFORM-602] Inlining function 'fp_struct<double>::to_ieee' into 'hls::ceil' (/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls/hls_round.h:190) automatically.
@I [XFORM-602] Inlining function '__isnanf' into 'rint' (md.cpp:54) automatically.
@I [XFORM-602] Inlining function 'floor' into 'rint' (md.cpp:89) automatically.
@I [XFORM-602] Inlining function 'ceil' into 'rint' (md.cpp:119) automatically.
@I [XFORM-602] Inlining function 'floor' into 'floatMod' (md.cpp:45) automatically.
@I [XFORM-602] Inlining function 'rand' into 'doMD' (md.cpp:172) automatically.
@I [XFORM-602] Inlining function 'floatMod' into 'doMD' (md.cpp:289) automatically.
@I [XFORM-401] Performing if-conversion on hyperblock to (md.cpp:354:5) in function 'md'... converting 2 basic blocks.
@I [XFORM-401] Performing if-conversion on hyperblock from (/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls/hls_round.h:93:21) to (/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls/hls_round.h:121:1) in function 'hls::floor'... converting 9 basic blocks.
@I [XFORM-401] Performing if-conversion on hyperblock from (/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls/hls_round.h:163:20) to (/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/hls/hls_round.h:192:1) in function 'hls::ceil'... converting 9 basic blocks.
@I [XFORM-401] Performing if-conversion on hyperblock from (md.cpp:215:17) in function 'doMD'... converting 2 basic blocks.
@I [XFORM-401] Performing if-conversion on hyperblock from (./MPI.h:1607:8) to (./MPI.h:1616:8) in function 'MPI_Recv'... converting 3 basic blocks.
@I [XFORM-602] Inlining function 'hls::floor' into 'rint' (/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/lib_hlsm.cpp:142->md.cpp:89) automatically.
@I [XFORM-602] Inlining function 'hls::ceil' into 'rint' (/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/lib_hlsm.cpp:150->md.cpp:119) automatically.
@I [XFORM-602] Inlining function 'hls::floor' into 'doMD' (/wrk/2016.3/continuous/2016_10_10_1682563/src/products/hls/hls_lib/src/lib_hlsm.cpp:142->md.cpp:45->md.cpp:289) automatically.
@I [HLS-111] Finished Pre-synthesis Time (s): cpu = 00:01:05 ; elapsed = 00:00:35 . Memory (MB): peak = 841.051 ; gain = 528.844 ; free physical = 19220 ; free virtual = 116346
@I [XFORM-603] Evaluating the output(s) of a call to function '_ssdm_op_PartSet.i40.i40.i8.i32.i32' (./MPI.h:1516:4) in function 'MPI_Recv' and propagating its result(s) since all actual argument(s) to the function are constants.
@I [XFORM-603] Evaluating the output(s) of a call to function '_ssdm_op_PartSet.i40.i40.i8.i32.i32' (./MPI.h:606:3) in function 'MPI_Send' and propagating its result(s) since all actual argument(s) to the function are constants.
@W [XFORM-562] Loop 'Loop-1' (./MPI.h:619) in function 'MPI_Send' has unknown bound because it has multiple exiting blocks.
@W [XFORM-562] Loop 'Loop-4' (./MPI.h:663) in function 'MPI_Send' has unknown bound because it has multiple exiting blocks.
@W [XFORM-562] Loop 'Loop-5' (./MPI.h:677) in function 'MPI_Send' has unknown bound because it has multiple exiting blocks.
@W [XFORM-562] Loop 'Loop-6' (./MPI.h:695) in function 'MPI_Send' has unknown bound because it has multiple exiting blocks.
@W [XFORM-562] Loop 'Loop-7' (./MPI.h:708) in function 'MPI_Send' has unknown bound because it has multiple exiting blocks.
@W [XFORM-562] Loop 'Loop-8.1.2' (./MPI.h:786) in function 'MPI_Send' has unknown bound because it has multiple exiting blocks.
@W [XFORM-562] Loop 'Loop-8.1.3' (./MPI.h:805) in function 'MPI_Send' has unknown bound because it has multiple exiting blocks.
@W [XFORM-562] Loop 'Loop-8.1.4' (./MPI.h:827) in function 'MPI_Send' has unknown bound because it has multiple exiting blocks.
@W [XFORM-562] Loop 'Loop-8.1.5' (./MPI.h:845) in function 'MPI_Send' has unknown bound because it has multiple exiting blocks.
@W [XFORM-562] Loop 'send' (./MPI.h:748) in function 'MPI_Send' has unknown bound because it has multiple exiting blocks.
@W [XFORM-562] Loop 'Loop-8.2.2' (./MPI.h:977) in function 'MPI_Send' has unknown bound because it has multiple exiting blocks.
@W [XFORM-562] Loop 'Loop-8.2.3' (./MPI.h:996) in function 'MPI_Send' has unknown bound because it has multiple exiting blocks.
@W [XFORM-562] Loop 'Loop-8.2.4' (./MPI.h:1018) in function 'MPI_Send' has unknown bound because it has multiple exiting blocks.
@W [XFORM-562] Loop 'Loop-8.2.5' (./MPI.h:1036) in function 'MPI_Send' has unknown bound because it has multiple exiting blocks.
@W [XFORM-562] Loop 'Loop-8.2' (./MPI.h:944) in function 'MPI_Send' has unknown bound because it has multiple exiting blocks.
@W [XFORM-562] Loop 'Loop-8' (./MPI.h:748) in function 'MPI_Send' has unknown bound because it has multiple exiting blocks.
@W [XFORM-562] Loop 'Loop-1' (./MPI.h:1401) in function 'MPI_Recv' has unknown bound because it has multiple exiting blocks.
@W [XFORM-562] Loop 'Loop-4.4' (./MPI.h:1636) in function 'MPI_Recv' has unknown bound because it has multiple exiting blocks.
@W [XFORM-562] Loop 'Loop-4.5' (./MPI.h:1649) in function 'MPI_Recv' has unknown bound because it has multiple exiting blocks.
@W [XFORM-562] Loop 'Loop-4.6' (./MPI.h:1668) in function 'MPI_Recv' has unknown bound because it has multiple exiting blocks.
@W [XFORM-562] Loop 'Loop-4.7' (./MPI.h:1681) in function 'MPI_Recv' has unknown bound because it has multiple exiting blocks.
@W [XFORM-562] Loop 'Loop-4' (./MPI.h:1540) in function 'MPI_Recv' has unknown bound because it has multiple exiting blocks.
@I [HLS-111] Finished Architecture Synthesis Time (s): cpu = 00:01:08 ; elapsed = 00:00:39 . Memory (MB): peak = 868.793 ; gain = 556.586 ; free physical = 19104 ; free virtual = 116247
@I [HLS-10] Starting hardware synthesis ...
@I [HLS-10] Synthesizing 'md' ...
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Implementing module 'MPI_Recv' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-111]  Elapsed time: 39.23 seconds; current allocated memory: 533.589 MB.
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111]  Elapsed time: 0.51 seconds; current allocated memory: 535.461 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Implementing module 'MPI_Send' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-111]  Elapsed time: 1.51 seconds; current allocated memory: 539.779 MB.
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111]  Elapsed time: 1.12 seconds; current allocated memory: 543.148 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Implementing module 'rint' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-111]  Elapsed time: 1.17 seconds; current allocated memory: 544.706 MB.
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111]  Elapsed time: 0.29 seconds; current allocated memory: 545.878 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Implementing module 'doMD' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-111]  Elapsed time: 2.07 seconds; current allocated memory: 549.964 MB.
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] After resource sharing, estimated clock period (5.01ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.38ns).
@I [BIND-100] The critical path consists of the following:
	'fdiv' operation ('tmp_57', md.cpp:241) (5.01 ns)
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111]  Elapsed time: 1.81 seconds; current allocated memory: 554.062 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Implementing module 'md' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-111]  Elapsed time: 1.95 seconds; current allocated memory: 554.822 MB.
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111]  Elapsed time: 0.47 seconds; current allocated memory: 555.197 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'MPI_Recv' 
@I [HLS-10] ----------------------------------------------------------------
@W [RTGEN-101] Register 'state_1' is power-on initialization.
@W [RTGEN-101] Register 'envlp_SRC_V' is power-on initialization.
@W [RTGEN-101] Register 'envlp_DEST_V' is power-on initialization.
@W [RTGEN-101] Register 'envlp_MSG_SIZE_V' is power-on initialization.
@I [SYN-210] Renamed object name 'MPI_Recv_float_request_array_6' to 'MPI_Recv_float_rebkb' due to the length limit 20
@W [RTGEN-101] Register 'clr2snd_error' is power-on initialization.
@W [RTGEN-101] Register 'time_V' is power-on initialization.
@I [SYN-210] Renamed object name 'md_srem_32ns_10ns_10_36_seq' to 'md_srem_32ns_10nscud' due to the length limit 20
@I [RTGEN-100] Generating core module 'md_srem_32ns_10nscud': 1 instance(s).
@I [RTGEN-100] Finished creating RTL model for 'MPI_Recv'.
@I [HLS-111]  Elapsed time: 1.36 seconds; current allocated memory: 558.656 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'MPI_Send' 
@I [HLS-10] ----------------------------------------------------------------
@W [RTGEN-101] Register 'state' is power-on initialization.
@W [RTGEN-101] Register 'time_V_1' is power-on initialization.
@W [RTGEN-101] Register 'envlp_DATA_TYPE_V' is power-on initialization.
@W [RTGEN-101] Register 'envlp_DATA_OR_ENVLP_s' is power-on initialization.
@I [SYN-210] Renamed object name 'MPI_Send_float_clr2snd_array_6' to 'MPI_Send_float_cldEe' due to the length limit 20
@I [SYN-210] Renamed object name 'md_mul_32ns_10ns_33_5' to 'md_mul_32ns_10ns_eOg' due to the length limit 20
@W [RTGEN-101] RTL name 'md_srem_32ns_10nscud' is changed to 'md_srem_32ns_10nscud_x' due to conflict.
@I [RTGEN-100] Generating core module 'md_mul_32ns_10ns_eOg': 2 instance(s).
@I [RTGEN-100] Generating core module 'md_srem_32ns_10nscud': 1 instance(s).
@I [RTGEN-100] Finished creating RTL model for 'MPI_Send'.
@I [HLS-111]  Elapsed time: 1.26 seconds; current allocated memory: 571.135 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'rint' 
@I [HLS-10] ----------------------------------------------------------------
@I [SYN-210] Renamed object name 'md_fadd_32ns_32ns_32_7_full_dsp' to 'md_fadd_32ns_32nsfYi' due to the length limit 20
@I [SYN-210] Renamed object name 'md_fptrunc_64ns_32_1' to 'md_fptrunc_64ns_3g8j' due to the length limit 20
@I [SYN-210] Renamed object name 'md_fcmp_32ns_32ns_1_1' to 'md_fcmp_32ns_32nshbi' due to the length limit 20
@I [SYN-210] Renamed object name 'md_dadd_64ns_64ns_64_8_full_dsp' to 'md_dadd_64ns_64nsibs' due to the length limit 20
@I [SYN-210] Renamed object name 'md_dmul_64ns_64ns_64_8_max_dsp' to 'md_dmul_64ns_64nsjbC' due to the length limit 20
@I [SYN-210] Renamed object name 'md_dcmp_64ns_64ns_1_1' to 'md_dcmp_64ns_64nskbM' due to the length limit 20
@I [RTGEN-100] Generating core module 'md_dadd_64ns_64nsibs': 1 instance(s).
@I [RTGEN-100] Generating core module 'md_dcmp_64ns_64nskbM': 1 instance(s).
@I [RTGEN-100] Generating core module 'md_dmul_64ns_64nsjbC': 1 instance(s).
@I [RTGEN-100] Generating core module 'md_fadd_32ns_32nsfYi': 1 instance(s).
@I [RTGEN-100] Generating core module 'md_fcmp_32ns_32nshbi': 2 instance(s).
@I [RTGEN-100] Generating core module 'md_fpext_32ns_64_1': 1 instance(s).
@I [RTGEN-100] Generating core module 'md_fptrunc_64ns_3g8j': 1 instance(s).
@I [RTGEN-100] Finished creating RTL model for 'rint'.
@I [HLS-111]  Elapsed time: 1.77 seconds; current allocated memory: 587.125 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'doMD' 
@I [HLS-10] ----------------------------------------------------------------
@W [RTGEN-101] Register 'world_rank' is power-on initialization.
@W [RTGEN-101] Register 'rnd_seed' is power-on initialization.
@W [RTGEN-101] Register 'processorCount' is power-on initialization.
@W [RTGEN-101] Register 'float_clr_num' is power-on initialization.
@I [SYN-210] Renamed object name 'doMD_float_clr2snd_array_4' to 'doMD_float_clr2snlbW' due to the length limit 20
@I [SYN-210] Renamed object name 'doMD_float_clr2snd_array_1' to 'doMD_float_clr2snmb6' due to the length limit 20
@I [SYN-210] Renamed object name 'doMD_float_clr2snd_array_5' to 'doMD_float_clr2snncg' due to the length limit 20
@I [SYN-210] Renamed object name 'doMD_float_clr2snd_array_7' to 'doMD_float_clr2snocq' due to the length limit 20
@I [SYN-210] Renamed object name 'doMD_float_clr2snd_array_3' to 'doMD_float_clr2snpcA' due to the length limit 20
@I [SYN-210] Renamed object name 'doMD_float_clr2snd_array_s' to 'doMD_float_clr2snqcK' due to the length limit 20
@W [RTGEN-101] Register 'int_req_num' is power-on initialization.
@I [SYN-210] Renamed object name 'doMD_int_request_array_SR' to 'doMD_int_request_rcU' due to the length limit 20
@I [SYN-210] Renamed object name 'doMD_int_request_array_DE' to 'doMD_int_request_sc4' due to the length limit 20
@I [SYN-210] Renamed object name 'doMD_int_request_array_PK' to 'doMD_int_request_tde' due to the length limit 20
@I [SYN-210] Renamed object name 'doMD_int_request_array_MS' to 'doMD_int_request_udo' due to the length limit 20
@I [SYN-210] Renamed object name 'doMD_int_request_array_TA' to 'doMD_int_request_vdy' due to the length limit 20
@I [SYN-210] Renamed object name 'doMD_int_request_array_DA' to 'doMD_int_request_wdI' due to the length limit 20
@W [RTGEN-101] Register 'int_clr_num' is power-on initialization.
@I [SYN-210] Renamed object name 'doMD_int_clr2snd_array_SR' to 'doMD_int_clr2snd_xdS' due to the length limit 20
@I [SYN-210] Renamed object name 'doMD_int_clr2snd_array_DE' to 'doMD_int_clr2snd_yd2' due to the length limit 20
@I [SYN-210] Renamed object name 'doMD_int_clr2snd_array_PK' to 'doMD_int_clr2snd_zec' due to the length limit 20
@I [SYN-210] Renamed object name 'doMD_int_clr2snd_array_MS' to 'doMD_int_clr2snd_Aem' due to the length limit 20
@I [SYN-210] Renamed object name 'doMD_int_clr2snd_array_TA' to 'doMD_int_clr2snd_Bew' due to the length limit 20
@I [SYN-210] Renamed object name 'doMD_int_clr2snd_array_DA' to 'doMD_int_clr2snd_CeG' due to the length limit 20
@W [RTGEN-101] Register 'float_req_num' is power-on initialization.
@I [SYN-210] Renamed object name 'doMD_float_request_array_5' to 'doMD_float_requesDeQ' due to the length limit 20
@I [SYN-210] Renamed object name 'doMD_float_request_array_1' to 'doMD_float_requesEe0' due to the length limit 20
@I [SYN-210] Renamed object name 'doMD_float_request_array_4' to 'doMD_float_requesFfa' due to the length limit 20
@I [SYN-210] Renamed object name 'doMD_float_request_array_3' to 'doMD_float_requesGfk' due to the length limit 20
@I [SYN-210] Renamed object name 'doMD_float_request_array_s' to 'doMD_float_requesHfu' due to the length limit 20
@I [SYN-210] Renamed object name 'doMD_float_request_array_7' to 'doMD_float_requesIfE' due to the length limit 20
@I [SYN-210] Renamed object name 'md_faddfsub_32ns_32ns_32_7_full_dsp' to 'md_faddfsub_32ns_JfO' due to the length limit 20
@I [SYN-210] Renamed object name 'md_fmul_32ns_32ns_32_4_max_dsp' to 'md_fmul_32ns_32nsKfY' due to the length limit 20
@I [SYN-210] Renamed object name 'md_fdiv_32ns_32ns_32_12' to 'md_fdiv_32ns_32nsLf8' due to the length limit 20
@W [RTGEN-101] RTL name 'md_fptrunc_64ns_3g8j' is changed to 'md_fptrunc_64ns_3g8j_x' due to conflict.
@W [RTGEN-101] RTL name 'md_fpext_32ns_64_1' is changed to 'md_fpext_32ns_64_1_x' due to conflict.
@I [SYN-210] Renamed object name 'md_dadddsub_64ns_64ns_64_8_full_dsp' to 'md_dadddsub_64ns_Mgi' due to the length limit 20
@W [RTGEN-101] RTL name 'md_dmul_64ns_64nsjbC' is changed to 'md_dmul_64ns_64nsjbC_x' due to conflict.
@I [SYN-210] Renamed object name 'md_mul_32s_34ns_65_7' to 'md_mul_32s_34ns_6Ngs' due to the length limit 20
@I [SYN-210] Renamed object name 'md_sdiv_9ns_32ns_32_13_seq' to 'md_sdiv_9ns_32ns_OgC' due to the length limit 20
@I [SYN-210] Renamed object name 'md_mul_32s_16ns_32_5' to 'md_mul_32s_16ns_3PgM' due to the length limit 20
@E [RTLGEN-403] The assignment of RTL signal mask_table1_address0 is invalid
@E [RTLGEN-403] The assignment of RTL signal mask_table1_ce0 is invalid
@I [RTGEN-100] Generating core module 'md_dadddsub_64ns_Mgi': 2 instance(s).
@I [RTGEN-100] Generating core module 'md_dmul_64ns_64nsjbC': 2 instance(s).
@I [RTGEN-100] Generating core module 'md_faddfsub_32ns_JfO': 2 instance(s).
@I [RTGEN-100] Generating core module 'md_fdiv_32ns_32nsLf8': 2 instance(s).
@I [RTGEN-100] Generating core module 'md_fmul_32ns_32nsKfY': 3 instance(s).
@I [RTGEN-100] Generating core module 'md_fpext_32ns_64_1': 2 instance(s).
@I [RTGEN-100] Generating core module 'md_fptrunc_64ns_3g8j': 2 instance(s).
@I [RTGEN-100] Generating core module 'md_mul_18s_13s_32_3': 6 instance(s).
@I [RTGEN-100] Generating core module 'md_mul_18s_18s_32_3': 6 instance(s).
@I [RTGEN-100] Generating core module 'md_mul_32s_16ns_3PgM': 6 instance(s).
@I [RTGEN-100] Generating core module 'md_mul_32s_32s_32_7': 1 instance(s).
@I [RTGEN-100] Generating core module 'md_mul_32s_34ns_6Ngs': 6 instance(s).
@I [RTGEN-100] Generating core module 'md_sdiv_9ns_32ns_OgC': 1 instance(s).
@I [RTGEN-100] Generating core module 'md_sitofp_32ns_32_6': 1 instance(s).
@I [RTGEN-100] Finished creating RTL model for 'doMD'.
@I [HLS-111]  Elapsed time: 1.48 seconds; current allocated memory: 598.711 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'md' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-500] Setting interface mode on port 'md/stream_out_V' to 'ap_fifo'.
@I [RTGEN-500] Setting interface mode on port 'md/stream_in_V' to 'ap_fifo'.
@I [RTGEN-500] Setting interface mode on function 'md' to 'ap_ctrl_hs'.
@W [RTGEN-101] Global scalar 'world_rank' will not be exposed as RTL port.
@W [RTGEN-101] Global scalar 'processorCount' will not be exposed as RTL port.
@W [RTGEN-101] Global scalar 'stream_out_V' will be exposed as RTL port.
@W [RTGEN-101] Global scalar 'stream_in_V' will be exposed as RTL port.
@I [RTGEN-100] Finished creating RTL model for 'md'.
@I [HLS-111]  Elapsed time: 3.24 seconds; current allocated memory: 610.049 MB.
@I [RTMG-282] Generating pipelined core: 'md_srem_32ns_10nscud_div'
@I [RTMG-278] Implementing memory 'MPI_Recv_float_rebkb_ram' using block RAMs with power-on initialization.
@I [RTMG-282] Generating pipelined core: 'md_mul_32ns_10ns_eOg_MulnS_0'
@I [RTMG-279] Implementing memory 'rint_mask_table1_rom' using auto ROMs.
@I [RTMG-282] Generating pipelined core: 'md_mul_32s_34ns_6Ngs_MulnS_1'
@I [RTMG-282] Generating pipelined core: 'md_sdiv_9ns_32ns_OgC_div'
@I [RTMG-282] Generating pipelined core: 'md_mul_18s_18s_32_3_MulnS_2'
@I [RTMG-282] Generating pipelined core: 'md_mul_32s_16ns_3PgM_MulnS_3'
@I [RTMG-282] Generating pipelined core: 'md_mul_18s_13s_32_3_MulnS_4'
@I [RTMG-282] Generating pipelined core: 'md_mul_32s_32s_32_7_MulnS_5'
@I [RTMG-278] Implementing memory 'doMD_float_clr2snlbW_ram' using distributed RAMs with power-on initialization.
@I [RTMG-278] Implementing memory 'doMD_float_clr2snmb6_ram' using block RAMs with power-on initialization.
@I [RTMG-278] Implementing memory 'doMD_float_clr2snncg_ram' using block RAMs with power-on initialization.
@I [RTMG-278] Implementing memory 'doMD_float_clr2snpcA_ram' using block RAMs with power-on initialization.
@I [RTMG-279] Implementing memory 'doMD_mask_table1_rom' using auto ROMs.
@I [RTMG-278] Implementing memory 'doMD_pos1_ram' using block RAMs.
@I [RTMG-278] Implementing memory 'doMD_forceSum3_ram' using block RAMs.
@I [HLS-111] Finished generating all RTL models Time (s): cpu = 00:01:29 ; elapsed = 00:01:02 . Memory (MB): peak = 996.793 ; gain = 684.586 ; free physical = 19005 ; free virtual = 116187
@I [SYSC-301] Generating SystemC RTL for md.
@I [VHDL-304] Generating VHDL RTL for md.
@I [VLOG-307] Generating Verilog RTL for md.
@I [HLS-112] Total elapsed time: 61.8 seconds; peak allocated memory: 610.049 MB.
