#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sun May 24 05:39:39 2020
# Process ID: 160
# Current directory: C:/Users/Aaron/Desktop/P12B/cartaASM
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3036 C:\Users\Aaron\Desktop\P12B\cartaASM\cartaASM.xpr
# Log file: C:/Users/Aaron/Desktop/P12B/cartaASM/vivado.log
# Journal file: C:/Users/Aaron/Desktop/P12B/cartaASM\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Aaron/Desktop/P12B/cartaASM/cartaASM.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:44 ; elapsed = 00:00:22 . Memory (MB): peak = 856.781 ; gain = 215.406
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Aaron/Desktop/P12B/cartaASM/cartaASM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_asm' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Aaron/Desktop/P12B/cartaASM/cartaASM.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_asm_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Aaron/Desktop/P12/arreglo/arreglo.srcs/sources_1/new/Registro.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Registro'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Aaron/Desktop/P12B/cartaASM/cartaASM.srcs/sources_1/new/cartaASM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cartaASM'
ERROR: [VRFC 10-2935] 'clr' is already declared in this region [C:/Users/Aaron/Desktop/P12B/cartaASM/cartaASM.srcs/sources_1/new/cartaASM.vhd:51]
ERROR: [VRFC 10-2935] 'clk' is already declared in this region [C:/Users/Aaron/Desktop/P12B/cartaASM/cartaASM.srcs/sources_1/new/cartaASM.vhd:52]
ERROR: [VRFC 10-3782] unit 'behavioral' ignored due to previous errors [C:/Users/Aaron/Desktop/P12B/cartaASM/cartaASM.srcs/sources_1/new/cartaASM.vhd:13]
INFO: [VRFC 10-3070] VHDL file 'C:/Users/Aaron/Desktop/P12B/cartaASM/cartaASM.srcs/sources_1/new/cartaASM.vhd' ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Aaron/Desktop/P12B/cartaASM/cartaASM.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/Aaron/Desktop/P12B/cartaASM/cartaASM.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Aaron/Desktop/P12B/cartaASM/cartaASM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_asm' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Aaron/Desktop/P12B/cartaASM/cartaASM.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_asm_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Aaron/Desktop/P12/arreglo/arreglo.srcs/sources_1/new/Registro.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Registro'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Aaron/Desktop/P12B/cartaASM/cartaASM.srcs/sources_1/new/cartaASM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cartaASM'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Aaron/Desktop/P12B/cartaASM/cartaASM.sim/sim_1/behav/xsim'
"xelab -wto 34f4ba0a9e7a48d7bddf065d830e7303 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_asm_behav xil_defaultlib.tb_asm -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 34f4ba0a9e7a48d7bddf065d830e7303 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_asm_behav xil_defaultlib.tb_asm -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.unidad_control [unidad_control_default]
Compiling architecture behavioral of entity xil_defaultlib.Registro [registro_default]
Compiling architecture behavioral of entity xil_defaultlib.Contador [contador_default]
Compiling architecture behavioral of entity xil_defaultlib.Decodificador [decodificador_default]
Compiling architecture behavioral of entity xil_defaultlib.Multiplexor [multiplexor_default]
Compiling architecture behavioral of entity xil_defaultlib.cartaASM [cartaasm_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_asm
Built simulation snapshot tb_asm_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Aaron/Desktop/P12B/cartaASM/cartaASM.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_asm_behav -key {Behavioral:sim_1:Functional:tb_asm} -tclbatch {tb_asm.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source tb_asm.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:23 ; elapsed = 00:00:08 . Memory (MB): peak = 918.047 ; gain = 32.102
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_asm_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:30 ; elapsed = 00:00:16 . Memory (MB): peak = 918.047 ; gain = 33.453
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Aaron/Desktop/P12B/cartaASM/cartaASM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_asm' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Aaron/Desktop/P12B/cartaASM/cartaASM.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_asm_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Aaron/Desktop/P12/arreglo/arreglo.srcs/sources_1/new/Registro.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Registro'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Aaron/Desktop/P12B/cartaASM/cartaASM.sim/sim_1/behav/xsim'
"xelab -wto 34f4ba0a9e7a48d7bddf065d830e7303 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_asm_behav xil_defaultlib.tb_asm -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 34f4ba0a9e7a48d7bddf065d830e7303 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_asm_behav xil_defaultlib.tb_asm -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.unidad_control [unidad_control_default]
Compiling architecture behavioral of entity xil_defaultlib.Registro [registro_default]
Compiling architecture behavioral of entity xil_defaultlib.Contador [contador_default]
Compiling architecture behavioral of entity xil_defaultlib.Decodificador [decodificador_default]
Compiling architecture behavioral of entity xil_defaultlib.Multiplexor [multiplexor_default]
Compiling architecture behavioral of entity xil_defaultlib.cartaASM [cartaasm_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_asm
Built simulation snapshot tb_asm_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Aaron/Desktop/P12B/cartaASM/cartaASM.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_asm_behav -key {Behavioral:sim_1:Functional:tb_asm} -tclbatch {tb_asm.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source tb_asm.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 918.047 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_asm_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 918.047 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1315.094 ; gain = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Aaron/Desktop/P12B/cartaASM/cartaASM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_asm' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Aaron/Desktop/P12B/cartaASM/cartaASM.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_asm_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Aaron/Desktop/P12B/cartaASM/cartaASM.srcs/sim_1/new/tb_cartaASM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_asm'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Aaron/Desktop/P12B/cartaASM/cartaASM.sim/sim_1/behav/xsim'
"xelab -wto 34f4ba0a9e7a48d7bddf065d830e7303 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_asm_behav xil_defaultlib.tb_asm -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 34f4ba0a9e7a48d7bddf065d830e7303 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_asm_behav xil_defaultlib.tb_asm -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.unidad_control [unidad_control_default]
Compiling architecture behavioral of entity xil_defaultlib.Registro [registro_default]
Compiling architecture behavioral of entity xil_defaultlib.Contador [contador_default]
Compiling architecture behavioral of entity xil_defaultlib.Decodificador [decodificador_default]
Compiling architecture behavioral of entity xil_defaultlib.Multiplexor [multiplexor_default]
Compiling architecture behavioral of entity xil_defaultlib.cartaASM [cartaasm_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_asm
Built simulation snapshot tb_asm_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Aaron/Desktop/P12B/cartaASM/cartaASM.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_asm_behav -key {Behavioral:sim_1:Functional:tb_asm} -tclbatch {tb_asm.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source tb_asm.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1315.094 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_asm_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 1315.094 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Aaron/Desktop/P12B/cartaASM/cartaASM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_asm' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Aaron/Desktop/P12B/cartaASM/cartaASM.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_asm_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Aaron/Desktop/P12/arreglo/arreglo.srcs/sources_1/new/Registro.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Registro'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Aaron/Desktop/P12B/cartaASM/cartaASM.srcs/sources_1/new/cartaASM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cartaASM'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Aaron/Desktop/P12B/cartaASM/cartaASM.sim/sim_1/behav/xsim'
"xelab -wto 34f4ba0a9e7a48d7bddf065d830e7303 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_asm_behav xil_defaultlib.tb_asm -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 34f4ba0a9e7a48d7bddf065d830e7303 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_asm_behav xil_defaultlib.tb_asm -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.unidad_control [unidad_control_default]
Compiling architecture behavioral of entity xil_defaultlib.Registro [registro_default]
Compiling architecture behavioral of entity xil_defaultlib.Contador [contador_default]
Compiling architecture behavioral of entity xil_defaultlib.Decodificador [decodificador_default]
Compiling architecture behavioral of entity xil_defaultlib.Multiplexor [multiplexor_default]
Compiling architecture behavioral of entity xil_defaultlib.cartaASM [cartaasm_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_asm
Built simulation snapshot tb_asm_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Aaron/Desktop/P12B/cartaASM/cartaASM.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_asm_behav -key {Behavioral:sim_1:Functional:tb_asm} -tclbatch {tb_asm.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source tb_asm.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1315.094 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_asm_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1315.094 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Aaron/Desktop/P12B/cartaASM/cartaASM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_asm' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Aaron/Desktop/P12B/cartaASM/cartaASM.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_asm_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Aaron/Desktop/P12B/cartaASM/cartaASM.srcs/sim_1/new/tb_cartaASM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_asm'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Aaron/Desktop/P12B/cartaASM/cartaASM.sim/sim_1/behav/xsim'
"xelab -wto 34f4ba0a9e7a48d7bddf065d830e7303 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_asm_behav xil_defaultlib.tb_asm -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 34f4ba0a9e7a48d7bddf065d830e7303 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_asm_behav xil_defaultlib.tb_asm -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.unidad_control [unidad_control_default]
Compiling architecture behavioral of entity xil_defaultlib.Registro [registro_default]
Compiling architecture behavioral of entity xil_defaultlib.Contador [contador_default]
Compiling architecture behavioral of entity xil_defaultlib.Decodificador [decodificador_default]
Compiling architecture behavioral of entity xil_defaultlib.Multiplexor [multiplexor_default]
Compiling architecture behavioral of entity xil_defaultlib.cartaASM [cartaasm_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_asm
Built simulation snapshot tb_asm_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Aaron/Desktop/P12B/cartaASM/cartaASM.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_asm_behav -key {Behavioral:sim_1:Functional:tb_asm} -tclbatch {tb_asm.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source tb_asm.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1315.094 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_asm_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 1315.094 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Aaron/Desktop/P12B/cartaASM/cartaASM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_asm' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Aaron/Desktop/P12B/cartaASM/cartaASM.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_asm_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Aaron/Desktop/P12B/cartaASM/cartaASM.srcs/sim_1/new/tb_cartaASM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_asm'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Aaron/Desktop/P12B/cartaASM/cartaASM.sim/sim_1/behav/xsim'
"xelab -wto 34f4ba0a9e7a48d7bddf065d830e7303 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_asm_behav xil_defaultlib.tb_asm -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 34f4ba0a9e7a48d7bddf065d830e7303 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_asm_behav xil_defaultlib.tb_asm -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.unidad_control [unidad_control_default]
Compiling architecture behavioral of entity xil_defaultlib.Registro [registro_default]
Compiling architecture behavioral of entity xil_defaultlib.Contador [contador_default]
Compiling architecture behavioral of entity xil_defaultlib.Decodificador [decodificador_default]
Compiling architecture behavioral of entity xil_defaultlib.Multiplexor [multiplexor_default]
Compiling architecture behavioral of entity xil_defaultlib.cartaASM [cartaasm_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_asm
Built simulation snapshot tb_asm_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Aaron/Desktop/P12B/cartaASM/cartaASM.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_asm_behav -key {Behavioral:sim_1:Functional:tb_asm} -tclbatch {tb_asm.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source tb_asm.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1315.094 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_asm_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 1315.094 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Aaron/Desktop/P12B/cartaASM/cartaASM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_asm' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Aaron/Desktop/P12B/cartaASM/cartaASM.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_asm_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Aaron/Desktop/P12B/cartaASM/cartaASM.srcs/sim_1/new/tb_cartaASM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_asm'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Aaron/Desktop/P12B/cartaASM/cartaASM.sim/sim_1/behav/xsim'
"xelab -wto 34f4ba0a9e7a48d7bddf065d830e7303 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_asm_behav xil_defaultlib.tb_asm -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 34f4ba0a9e7a48d7bddf065d830e7303 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_asm_behav xil_defaultlib.tb_asm -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 10 elements ; expected 9 [C:/Users/Aaron/Desktop/P12B/cartaASM/cartaASM.srcs/sim_1/new/tb_cartaASM.vhd:75]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit tb_asm in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Aaron/Desktop/P12B/cartaASM/cartaASM.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Aaron/Desktop/P12B/cartaASM/cartaASM.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1315.094 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Aaron/Desktop/P12B/cartaASM/cartaASM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_asm' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Aaron/Desktop/P12B/cartaASM/cartaASM.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_asm_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Aaron/Desktop/P12B/cartaASM/cartaASM.srcs/sim_1/new/tb_cartaASM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_asm'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Aaron/Desktop/P12B/cartaASM/cartaASM.sim/sim_1/behav/xsim'
"xelab -wto 34f4ba0a9e7a48d7bddf065d830e7303 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_asm_behav xil_defaultlib.tb_asm -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 34f4ba0a9e7a48d7bddf065d830e7303 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_asm_behav xil_defaultlib.tb_asm -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.unidad_control [unidad_control_default]
Compiling architecture behavioral of entity xil_defaultlib.Registro [registro_default]
Compiling architecture behavioral of entity xil_defaultlib.Contador [contador_default]
Compiling architecture behavioral of entity xil_defaultlib.Decodificador [decodificador_default]
Compiling architecture behavioral of entity xil_defaultlib.Multiplexor [multiplexor_default]
Compiling architecture behavioral of entity xil_defaultlib.cartaASM [cartaasm_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_asm
Built simulation snapshot tb_asm_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Aaron/Desktop/P12B/cartaASM/cartaASM.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_asm_behav -key {Behavioral:sim_1:Functional:tb_asm} -tclbatch {tb_asm.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source tb_asm.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1315.094 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_asm_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1315.094 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Aaron/Desktop/P12B/cartaASM/cartaASM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_asm' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Aaron/Desktop/P12B/cartaASM/cartaASM.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_asm_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Aaron/Desktop/P12B/cartaASM/cartaASM.srcs/sim_1/new/tb_cartaASM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_asm'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Aaron/Desktop/P12B/cartaASM/cartaASM.sim/sim_1/behav/xsim'
"xelab -wto 34f4ba0a9e7a48d7bddf065d830e7303 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_asm_behav xil_defaultlib.tb_asm -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 34f4ba0a9e7a48d7bddf065d830e7303 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_asm_behav xil_defaultlib.tb_asm -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.unidad_control [unidad_control_default]
Compiling architecture behavioral of entity xil_defaultlib.Registro [registro_default]
Compiling architecture behavioral of entity xil_defaultlib.Contador [contador_default]
Compiling architecture behavioral of entity xil_defaultlib.Decodificador [decodificador_default]
Compiling architecture behavioral of entity xil_defaultlib.Multiplexor [multiplexor_default]
Compiling architecture behavioral of entity xil_defaultlib.cartaASM [cartaasm_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_asm
Built simulation snapshot tb_asm_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Aaron/Desktop/P12B/cartaASM/cartaASM.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_asm_behav -key {Behavioral:sim_1:Functional:tb_asm} -tclbatch {tb_asm.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source tb_asm.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1315.094 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_asm_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1315.094 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Aaron/Desktop/P12B/cartaASM/cartaASM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_asm' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Aaron/Desktop/P12B/cartaASM/cartaASM.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_asm_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Aaron/Desktop/P12B/cartaASM/cartaASM.srcs/sim_1/new/tb_cartaASM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_asm'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Aaron/Desktop/P12B/cartaASM/cartaASM.sim/sim_1/behav/xsim'
"xelab -wto 34f4ba0a9e7a48d7bddf065d830e7303 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_asm_behav xil_defaultlib.tb_asm -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 34f4ba0a9e7a48d7bddf065d830e7303 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_asm_behav xil_defaultlib.tb_asm -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.unidad_control [unidad_control_default]
Compiling architecture behavioral of entity xil_defaultlib.Registro [registro_default]
Compiling architecture behavioral of entity xil_defaultlib.Contador [contador_default]
Compiling architecture behavioral of entity xil_defaultlib.Decodificador [decodificador_default]
Compiling architecture behavioral of entity xil_defaultlib.Multiplexor [multiplexor_default]
Compiling architecture behavioral of entity xil_defaultlib.cartaASM [cartaasm_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_asm
Built simulation snapshot tb_asm_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Aaron/Desktop/P12B/cartaASM/cartaASM.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_asm_behav -key {Behavioral:sim_1:Functional:tb_asm} -tclbatch {tb_asm.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source tb_asm.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1315.094 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_asm_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 1315.094 ; gain = 0.000
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: cartaASM
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1545.402 ; gain = 227.547
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'cartaASM' [C:/Users/Aaron/Desktop/P12B/cartaASM/cartaASM.srcs/sources_1/new/cartaASM.vhd:13]
INFO: [Synth 8-3491] module 'unidad_control' declared at 'C:/Users/Aaron/Desktop/P12/unidad_control/unidad_control.srcs/sources_1/new/unidad_control.vhd:4' bound to instance 'UC' of component 'unidad_control' [C:/Users/Aaron/Desktop/P12B/cartaASM/cartaASM.srcs/sources_1/new/cartaASM.vhd:56]
INFO: [Synth 8-638] synthesizing module 'unidad_control' [C:/Users/Aaron/Desktop/P12/unidad_control/unidad_control.srcs/sources_1/new/unidad_control.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'unidad_control' (1#1) [C:/Users/Aaron/Desktop/P12/unidad_control/unidad_control.srcs/sources_1/new/unidad_control.vhd:17]
INFO: [Synth 8-3491] module 'Registro' declared at 'C:/Users/Aaron/Desktop/P12/arreglo/arreglo.srcs/sources_1/new/Registro.vhd:5' bound to instance 'REG' of component 'Registro' [C:/Users/Aaron/Desktop/P12B/cartaASM/cartaASM.srcs/sources_1/new/cartaASM.vhd:71]
INFO: [Synth 8-638] synthesizing module 'Registro' [C:/Users/Aaron/Desktop/P12/arreglo/arreglo.srcs/sources_1/new/Registro.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'Registro' (2#1) [C:/Users/Aaron/Desktop/P12/arreglo/arreglo.srcs/sources_1/new/Registro.vhd:14]
INFO: [Synth 8-3491] module 'Contador' declared at 'C:/Users/Aaron/Desktop/P12/Contador/Contador.srcs/sources_1/new/Contador.vhd:6' bound to instance 'CONT' of component 'Contador' [C:/Users/Aaron/Desktop/P12B/cartaASM/cartaASM.srcs/sources_1/new/cartaASM.vhd:82]
INFO: [Synth 8-638] synthesizing module 'Contador' [C:/Users/Aaron/Desktop/P12/Contador/Contador.srcs/sources_1/new/Contador.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'Contador' (3#1) [C:/Users/Aaron/Desktop/P12/Contador/Contador.srcs/sources_1/new/Contador.vhd:14]
INFO: [Synth 8-3491] module 'Decodificador' declared at 'C:/Users/Aaron/Desktop/P12/Decodificador/Decodificador.srcs/sources_1/new/Decodificador.vhd:4' bound to instance 'DECO' of component 'Decodificador' [C:/Users/Aaron/Desktop/P12B/cartaASM/cartaASM.srcs/sources_1/new/cartaASM.vhd:92]
INFO: [Synth 8-638] synthesizing module 'Decodificador' [C:/Users/Aaron/Desktop/P12/Decodificador/Decodificador.srcs/sources_1/new/Decodificador.vhd:9]
INFO: [Synth 8-256] done synthesizing module 'Decodificador' (4#1) [C:/Users/Aaron/Desktop/P12/Decodificador/Decodificador.srcs/sources_1/new/Decodificador.vhd:9]
INFO: [Synth 8-3491] module 'Multiplexor' declared at 'C:/Users/Aaron/Desktop/P12/Multiplexor/Multiplexor.srcs/sources_1/new/Multiplexor.vhd:4' bound to instance 'MUX' of component 'Multiplexor' [C:/Users/Aaron/Desktop/P12B/cartaASM/cartaASM.srcs/sources_1/new/cartaASM.vhd:99]
INFO: [Synth 8-638] synthesizing module 'Multiplexor' [C:/Users/Aaron/Desktop/P12/Multiplexor/Multiplexor.srcs/sources_1/new/Multiplexor.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'Multiplexor' (5#1) [C:/Users/Aaron/Desktop/P12/Multiplexor/Multiplexor.srcs/sources_1/new/Multiplexor.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'cartaASM' (6#1) [C:/Users/Aaron/Desktop/P12B/cartaASM/cartaASM.srcs/sources_1/new/cartaASM.vhd:13]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1592.938 ; gain = 275.082
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1592.938 ; gain = 275.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1592.938 ; gain = 275.082
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1592.938 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1693.156 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:51 ; elapsed = 00:00:35 . Memory (MB): peak = 1730.035 ; gain = 412.180
21 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:08 ; elapsed = 00:00:52 . Memory (MB): peak = 1730.035 ; gain = 414.941
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sun May 24 06:46:21 2020...
