{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1660192171246 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1660192171264 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 10 23:29:30 2022 " "Processing started: Wed Aug 10 23:29:30 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1660192171264 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1660192171264 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off example11 -c example11 " "Command: quartus_map --read_settings_files=on --write_settings_files=off example11 -c example11" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1660192171264 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1660192173910 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1660192173910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "example11.v 1 1 " "Found 1 design units, including 1 entities, in source file example11.v" { { "Info" "ISGN_ENTITY_NAME" "1 log_eqn_pos5 " "Found entity 1: log_eqn_pos5" {  } { { "example11.v" "" { Text "C:/Users/angel/OneDrive/Documentos/GitHub/fpgaPruebas/examples/e11/example11.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1660192205978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1660192205978 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "net1 example11.v(6) " "Verilog HDL Implicit Net warning at example11.v(6): created implicit net for \"net1\"" {  } { { "example11.v" "" { Text "C:/Users/angel/OneDrive/Documentos/GitHub/fpgaPruebas/examples/e11/example11.v" 6 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1660192206023 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "net2 example11.v(7) " "Verilog HDL Implicit Net warning at example11.v(7): created implicit net for \"net2\"" {  } { { "example11.v" "" { Text "C:/Users/angel/OneDrive/Documentos/GitHub/fpgaPruebas/examples/e11/example11.v" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1660192206033 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "net3 example11.v(8) " "Verilog HDL Implicit Net warning at example11.v(8): created implicit net for \"net3\"" {  } { { "example11.v" "" { Text "C:/Users/angel/OneDrive/Documentos/GitHub/fpgaPruebas/examples/e11/example11.v" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1660192206034 ""}
{ "Error" "ESGN_TOP_ENTITY_IS_MISSING" "example11 " "Top-level design entity \"example11\" is undefined" {  } {  } 0 12007 "Top-level design entity \"%1!s!\" is undefined" 0 0 "Analysis & Synthesis" 0 -1 1660192206638 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 4 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4729 " "Peak virtual memory: 4729 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1660192207161 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Aug 10 23:30:07 2022 " "Processing ended: Wed Aug 10 23:30:07 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1660192207161 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:37 " "Elapsed time: 00:00:37" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1660192207161 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:44 " "Total CPU time (on all processors): 00:00:44" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1660192207161 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1660192207161 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 4 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 4 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1660192212534 ""}
