Loading plugins phase: Elapsed time ==> 0s.421ms
Initializing data phase: Elapsed time ==> 2s.111ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -p C:\Users\Public\Documents\Carlab\BC and TJ\Project 5\Independent01\Independent01.cydsn\Independent01.cyprj -d CY8C5868AXI-LP035 -s C:\Users\Public\Documents\Carlab\BC and TJ\Project 5\Independent01\Independent01.cydsn\Generated_Source\PSoC5 -- -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 3s.377ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.143ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  Independent01.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Public\Documents\Carlab\BC and TJ\Project 5\Independent01\Independent01.cydsn\Independent01.cyprj -dcpsoc3 Independent01.v -verilog
======================================================================

======================================================================
Compiling:  Independent01.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Public\Documents\Carlab\BC and TJ\Project 5\Independent01\Independent01.cydsn\Independent01.cyprj -dcpsoc3 Independent01.v -verilog
======================================================================

======================================================================
Compiling:  Independent01.v
Program  :   vlogfe
Options  :    -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Public\Documents\Carlab\BC and TJ\Project 5\Independent01\Independent01.cydsn\Independent01.cyprj -dcpsoc3 -verilog Independent01.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Fri May 12 02:18:26 2017


======================================================================
Compiling:  Independent01.v
Program  :   vpp
Options  :    -yv2 -q10 Independent01.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Fri May 12 02:18:26 2017

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v2_20\B_PWM_v2_20.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\demux_v1_10\demux_v1_10.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_70\CyControlReg_v1_70.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_20\B_UART_v2_20.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\cypress.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'Independent01.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v2_20\B_PWM_v2_20.v (line 684, col 42):  Note: Substituting module 'sub_vi_vv' for '-'.
C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v2_20\B_PWM_v2_20.v (line 704, col 46):  Note: Substituting module 'add_vi_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_20\B_UART_v2_20.v (line 1090, col 55):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_20\B_UART_v2_20.v (line 1099, col 48):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_20\B_UART_v2_20.v (line 1099, col 77):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_20\B_UART_v2_20.v (line 1356, col 59):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_20\B_UART_v2_20.v (line 1391, col 61):  Note: Substituting module 'cmp_vv_vv' for '/='.
C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_20\B_UART_v2_20.v (line 1503, col 106):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_20\B_UART_v2_20.v (line 1559, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_20\B_UART_v2_20.v (line 1560, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  Independent01.v
Program  :   tovif
Options  :    -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Public\Documents\Carlab\BC and TJ\Project 5\Independent01\Independent01.cydsn\Independent01.cyprj -dcpsoc3 -verilog Independent01.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Fri May 12 02:18:26 2017

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Public\Documents\Carlab\BC and TJ\Project 5\Independent01\Independent01.cydsn\codegentemp\Independent01.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v2_20\B_PWM_v2_20.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Users\Public\Documents\Carlab\BC and TJ\Project 5\Independent01\Independent01.cydsn\codegentemp\Independent01.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\demux_v1_10\demux_v1_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_70\CyControlReg_v1_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_20\B_UART_v2_20.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.

tovif:  No errors.


======================================================================
Compiling:  Independent01.v
Program  :   topld
Options  :    -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Public\Documents\Carlab\BC and TJ\Project 5\Independent01\Independent01.cydsn\Independent01.cyprj -dcpsoc3 -verilog Independent01.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Fri May 12 02:18:28 2017

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Public\Documents\Carlab\BC and TJ\Project 5\Independent01\Independent01.cydsn\codegentemp\Independent01.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v2_20\B_PWM_v2_20.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Users\Public\Documents\Carlab\BC and TJ\Project 5\Independent01\Independent01.cydsn\codegentemp\Independent01.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\demux_v1_10\demux_v1_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_70\CyControlReg_v1_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_20\B_UART_v2_20.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\PWM_Front_Left:Net_101\
	\PWM_Front_Left:PWMUDB:ctrl_cmpmode2_2\
	\PWM_Front_Left:PWMUDB:ctrl_cmpmode2_1\
	\PWM_Front_Left:PWMUDB:ctrl_cmpmode2_0\
	\PWM_Front_Left:PWMUDB:ctrl_cmpmode1_2\
	\PWM_Front_Left:PWMUDB:ctrl_cmpmode1_1\
	\PWM_Front_Left:PWMUDB:ctrl_cmpmode1_0\
	\PWM_Front_Left:PWMUDB:capt_rising\
	\PWM_Front_Left:PWMUDB:capt_falling\
	\PWM_Front_Left:PWMUDB:trig_rise\
	\PWM_Front_Left:PWMUDB:trig_fall\
	\PWM_Front_Left:PWMUDB:sc_kill\
	\PWM_Front_Left:PWMUDB:km_run\
	\PWM_Front_Left:PWMUDB:min_kill\
	\PWM_Front_Left:PWMUDB:km_tc\
	\PWM_Front_Left:PWMUDB:db_tc\
	\PWM_Front_Left:PWMUDB:dith_sel\
	\PWM_Front_Left:PWMUDB:compare2\
	Net_288
	Net_289
	\PWM_Front_Left:PWMUDB:MODULE_1:b_31\
	\PWM_Front_Left:PWMUDB:MODULE_1:b_30\
	\PWM_Front_Left:PWMUDB:MODULE_1:b_29\
	\PWM_Front_Left:PWMUDB:MODULE_1:b_28\
	\PWM_Front_Left:PWMUDB:MODULE_1:b_27\
	\PWM_Front_Left:PWMUDB:MODULE_1:b_26\
	\PWM_Front_Left:PWMUDB:MODULE_1:b_25\
	\PWM_Front_Left:PWMUDB:MODULE_1:b_24\
	\PWM_Front_Left:PWMUDB:MODULE_1:b_23\
	\PWM_Front_Left:PWMUDB:MODULE_1:b_22\
	\PWM_Front_Left:PWMUDB:MODULE_1:b_21\
	\PWM_Front_Left:PWMUDB:MODULE_1:b_20\
	\PWM_Front_Left:PWMUDB:MODULE_1:b_19\
	\PWM_Front_Left:PWMUDB:MODULE_1:b_18\
	\PWM_Front_Left:PWMUDB:MODULE_1:b_17\
	\PWM_Front_Left:PWMUDB:MODULE_1:b_16\
	\PWM_Front_Left:PWMUDB:MODULE_1:b_15\
	\PWM_Front_Left:PWMUDB:MODULE_1:b_14\
	\PWM_Front_Left:PWMUDB:MODULE_1:b_13\
	\PWM_Front_Left:PWMUDB:MODULE_1:b_12\
	\PWM_Front_Left:PWMUDB:MODULE_1:b_11\
	\PWM_Front_Left:PWMUDB:MODULE_1:b_10\
	\PWM_Front_Left:PWMUDB:MODULE_1:b_9\
	\PWM_Front_Left:PWMUDB:MODULE_1:b_8\
	\PWM_Front_Left:PWMUDB:MODULE_1:b_7\
	\PWM_Front_Left:PWMUDB:MODULE_1:b_6\
	\PWM_Front_Left:PWMUDB:MODULE_1:b_5\
	\PWM_Front_Left:PWMUDB:MODULE_1:b_4\
	\PWM_Front_Left:PWMUDB:MODULE_1:b_3\
	\PWM_Front_Left:PWMUDB:MODULE_1:b_2\
	\PWM_Front_Left:PWMUDB:MODULE_1:b_1\
	\PWM_Front_Left:PWMUDB:MODULE_1:b_0\
	\PWM_Front_Left:PWMUDB:MODULE_1:g2:a0:a_31\
	\PWM_Front_Left:PWMUDB:MODULE_1:g2:a0:a_30\
	\PWM_Front_Left:PWMUDB:MODULE_1:g2:a0:a_29\
	\PWM_Front_Left:PWMUDB:MODULE_1:g2:a0:a_28\
	\PWM_Front_Left:PWMUDB:MODULE_1:g2:a0:a_27\
	\PWM_Front_Left:PWMUDB:MODULE_1:g2:a0:a_26\
	\PWM_Front_Left:PWMUDB:MODULE_1:g2:a0:a_25\
	\PWM_Front_Left:PWMUDB:MODULE_1:g2:a0:a_24\
	\PWM_Front_Left:PWMUDB:MODULE_1:g2:a0:b_31\
	\PWM_Front_Left:PWMUDB:MODULE_1:g2:a0:b_30\
	\PWM_Front_Left:PWMUDB:MODULE_1:g2:a0:b_29\
	\PWM_Front_Left:PWMUDB:MODULE_1:g2:a0:b_28\
	\PWM_Front_Left:PWMUDB:MODULE_1:g2:a0:b_27\
	\PWM_Front_Left:PWMUDB:MODULE_1:g2:a0:b_26\
	\PWM_Front_Left:PWMUDB:MODULE_1:g2:a0:b_25\
	\PWM_Front_Left:PWMUDB:MODULE_1:g2:a0:b_24\
	\PWM_Front_Left:PWMUDB:MODULE_1:g2:a0:b_23\
	\PWM_Front_Left:PWMUDB:MODULE_1:g2:a0:b_22\
	\PWM_Front_Left:PWMUDB:MODULE_1:g2:a0:b_21\
	\PWM_Front_Left:PWMUDB:MODULE_1:g2:a0:b_20\
	\PWM_Front_Left:PWMUDB:MODULE_1:g2:a0:b_19\
	\PWM_Front_Left:PWMUDB:MODULE_1:g2:a0:b_18\
	\PWM_Front_Left:PWMUDB:MODULE_1:g2:a0:b_17\
	\PWM_Front_Left:PWMUDB:MODULE_1:g2:a0:b_16\
	\PWM_Front_Left:PWMUDB:MODULE_1:g2:a0:b_15\
	\PWM_Front_Left:PWMUDB:MODULE_1:g2:a0:b_14\
	\PWM_Front_Left:PWMUDB:MODULE_1:g2:a0:b_13\
	\PWM_Front_Left:PWMUDB:MODULE_1:g2:a0:b_12\
	\PWM_Front_Left:PWMUDB:MODULE_1:g2:a0:b_11\
	\PWM_Front_Left:PWMUDB:MODULE_1:g2:a0:b_10\
	\PWM_Front_Left:PWMUDB:MODULE_1:g2:a0:b_9\
	\PWM_Front_Left:PWMUDB:MODULE_1:g2:a0:b_8\
	\PWM_Front_Left:PWMUDB:MODULE_1:g2:a0:b_7\
	\PWM_Front_Left:PWMUDB:MODULE_1:g2:a0:b_6\
	\PWM_Front_Left:PWMUDB:MODULE_1:g2:a0:b_5\
	\PWM_Front_Left:PWMUDB:MODULE_1:g2:a0:b_4\
	\PWM_Front_Left:PWMUDB:MODULE_1:g2:a0:b_3\
	\PWM_Front_Left:PWMUDB:MODULE_1:g2:a0:b_2\
	\PWM_Front_Left:PWMUDB:MODULE_1:g2:a0:b_1\
	\PWM_Front_Left:PWMUDB:MODULE_1:g2:a0:b_0\
	\PWM_Front_Left:PWMUDB:MODULE_1:g2:a0:s_31\
	\PWM_Front_Left:PWMUDB:MODULE_1:g2:a0:s_30\
	\PWM_Front_Left:PWMUDB:MODULE_1:g2:a0:s_29\
	\PWM_Front_Left:PWMUDB:MODULE_1:g2:a0:s_28\
	\PWM_Front_Left:PWMUDB:MODULE_1:g2:a0:s_27\
	\PWM_Front_Left:PWMUDB:MODULE_1:g2:a0:s_26\
	\PWM_Front_Left:PWMUDB:MODULE_1:g2:a0:s_25\
	\PWM_Front_Left:PWMUDB:MODULE_1:g2:a0:s_24\
	\PWM_Front_Left:PWMUDB:MODULE_1:g2:a0:s_23\
	\PWM_Front_Left:PWMUDB:MODULE_1:g2:a0:s_22\
	\PWM_Front_Left:PWMUDB:MODULE_1:g2:a0:s_21\
	\PWM_Front_Left:PWMUDB:MODULE_1:g2:a0:s_20\
	\PWM_Front_Left:PWMUDB:MODULE_1:g2:a0:s_19\
	\PWM_Front_Left:PWMUDB:MODULE_1:g2:a0:s_18\
	\PWM_Front_Left:PWMUDB:MODULE_1:g2:a0:s_17\
	\PWM_Front_Left:PWMUDB:MODULE_1:g2:a0:s_16\
	\PWM_Front_Left:PWMUDB:MODULE_1:g2:a0:s_15\
	\PWM_Front_Left:PWMUDB:MODULE_1:g2:a0:s_14\
	\PWM_Front_Left:PWMUDB:MODULE_1:g2:a0:s_13\
	\PWM_Front_Left:PWMUDB:MODULE_1:g2:a0:s_12\
	\PWM_Front_Left:PWMUDB:MODULE_1:g2:a0:s_11\
	\PWM_Front_Left:PWMUDB:MODULE_1:g2:a0:s_10\
	\PWM_Front_Left:PWMUDB:MODULE_1:g2:a0:s_9\
	\PWM_Front_Left:PWMUDB:MODULE_1:g2:a0:s_8\
	\PWM_Front_Left:PWMUDB:MODULE_1:g2:a0:s_7\
	\PWM_Front_Left:PWMUDB:MODULE_1:g2:a0:s_6\
	\PWM_Front_Left:PWMUDB:MODULE_1:g2:a0:s_5\
	\PWM_Front_Left:PWMUDB:MODULE_1:g2:a0:s_4\
	\PWM_Front_Left:PWMUDB:MODULE_1:g2:a0:s_3\
	\PWM_Front_Left:PWMUDB:MODULE_1:g2:a0:s_2\
	\PWM_Front_Left:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_Front_Left:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_Front_Left:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_Front_Left:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_Front_Left:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_Front_Left:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_Front_Left:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_290
	Net_287
	\PWM_Front_Left:Net_113\
	\PWM_Front_Left:Net_107\
	\PWM_Front_Left:Net_114\
	Net_199
	Net_200
	Net_201
	Net_202
	\PWM_Front_Right:Net_101\
	\PWM_Front_Right:PWMUDB:ctrl_cmpmode2_2\
	\PWM_Front_Right:PWMUDB:ctrl_cmpmode2_1\
	\PWM_Front_Right:PWMUDB:ctrl_cmpmode2_0\
	\PWM_Front_Right:PWMUDB:ctrl_cmpmode1_2\
	\PWM_Front_Right:PWMUDB:ctrl_cmpmode1_1\
	\PWM_Front_Right:PWMUDB:ctrl_cmpmode1_0\
	\PWM_Front_Right:PWMUDB:capt_rising\
	\PWM_Front_Right:PWMUDB:capt_falling\
	\PWM_Front_Right:PWMUDB:trig_rise\
	\PWM_Front_Right:PWMUDB:trig_fall\
	\PWM_Front_Right:PWMUDB:sc_kill\
	\PWM_Front_Right:PWMUDB:km_run\
	\PWM_Front_Right:PWMUDB:min_kill\
	\PWM_Front_Right:PWMUDB:km_tc\
	\PWM_Front_Right:PWMUDB:db_tc\
	\PWM_Front_Right:PWMUDB:dith_sel\
	\PWM_Front_Right:PWMUDB:compare2\
	Net_109
	Net_111
	\PWM_Front_Right:PWMUDB:MODULE_2:b_31\
	\PWM_Front_Right:PWMUDB:MODULE_2:b_30\
	\PWM_Front_Right:PWMUDB:MODULE_2:b_29\
	\PWM_Front_Right:PWMUDB:MODULE_2:b_28\
	\PWM_Front_Right:PWMUDB:MODULE_2:b_27\
	\PWM_Front_Right:PWMUDB:MODULE_2:b_26\
	\PWM_Front_Right:PWMUDB:MODULE_2:b_25\
	\PWM_Front_Right:PWMUDB:MODULE_2:b_24\
	\PWM_Front_Right:PWMUDB:MODULE_2:b_23\
	\PWM_Front_Right:PWMUDB:MODULE_2:b_22\
	\PWM_Front_Right:PWMUDB:MODULE_2:b_21\
	\PWM_Front_Right:PWMUDB:MODULE_2:b_20\
	\PWM_Front_Right:PWMUDB:MODULE_2:b_19\
	\PWM_Front_Right:PWMUDB:MODULE_2:b_18\
	\PWM_Front_Right:PWMUDB:MODULE_2:b_17\
	\PWM_Front_Right:PWMUDB:MODULE_2:b_16\
	\PWM_Front_Right:PWMUDB:MODULE_2:b_15\
	\PWM_Front_Right:PWMUDB:MODULE_2:b_14\
	\PWM_Front_Right:PWMUDB:MODULE_2:b_13\
	\PWM_Front_Right:PWMUDB:MODULE_2:b_12\
	\PWM_Front_Right:PWMUDB:MODULE_2:b_11\
	\PWM_Front_Right:PWMUDB:MODULE_2:b_10\
	\PWM_Front_Right:PWMUDB:MODULE_2:b_9\
	\PWM_Front_Right:PWMUDB:MODULE_2:b_8\
	\PWM_Front_Right:PWMUDB:MODULE_2:b_7\
	\PWM_Front_Right:PWMUDB:MODULE_2:b_6\
	\PWM_Front_Right:PWMUDB:MODULE_2:b_5\
	\PWM_Front_Right:PWMUDB:MODULE_2:b_4\
	\PWM_Front_Right:PWMUDB:MODULE_2:b_3\
	\PWM_Front_Right:PWMUDB:MODULE_2:b_2\
	\PWM_Front_Right:PWMUDB:MODULE_2:b_1\
	\PWM_Front_Right:PWMUDB:MODULE_2:b_0\
	\PWM_Front_Right:PWMUDB:MODULE_2:g2:a0:a_31\
	\PWM_Front_Right:PWMUDB:MODULE_2:g2:a0:a_30\
	\PWM_Front_Right:PWMUDB:MODULE_2:g2:a0:a_29\
	\PWM_Front_Right:PWMUDB:MODULE_2:g2:a0:a_28\
	\PWM_Front_Right:PWMUDB:MODULE_2:g2:a0:a_27\
	\PWM_Front_Right:PWMUDB:MODULE_2:g2:a0:a_26\
	\PWM_Front_Right:PWMUDB:MODULE_2:g2:a0:a_25\
	\PWM_Front_Right:PWMUDB:MODULE_2:g2:a0:a_24\
	\PWM_Front_Right:PWMUDB:MODULE_2:g2:a0:b_31\
	\PWM_Front_Right:PWMUDB:MODULE_2:g2:a0:b_30\
	\PWM_Front_Right:PWMUDB:MODULE_2:g2:a0:b_29\
	\PWM_Front_Right:PWMUDB:MODULE_2:g2:a0:b_28\
	\PWM_Front_Right:PWMUDB:MODULE_2:g2:a0:b_27\
	\PWM_Front_Right:PWMUDB:MODULE_2:g2:a0:b_26\
	\PWM_Front_Right:PWMUDB:MODULE_2:g2:a0:b_25\
	\PWM_Front_Right:PWMUDB:MODULE_2:g2:a0:b_24\
	\PWM_Front_Right:PWMUDB:MODULE_2:g2:a0:b_23\
	\PWM_Front_Right:PWMUDB:MODULE_2:g2:a0:b_22\
	\PWM_Front_Right:PWMUDB:MODULE_2:g2:a0:b_21\
	\PWM_Front_Right:PWMUDB:MODULE_2:g2:a0:b_20\
	\PWM_Front_Right:PWMUDB:MODULE_2:g2:a0:b_19\
	\PWM_Front_Right:PWMUDB:MODULE_2:g2:a0:b_18\
	\PWM_Front_Right:PWMUDB:MODULE_2:g2:a0:b_17\
	\PWM_Front_Right:PWMUDB:MODULE_2:g2:a0:b_16\
	\PWM_Front_Right:PWMUDB:MODULE_2:g2:a0:b_15\
	\PWM_Front_Right:PWMUDB:MODULE_2:g2:a0:b_14\
	\PWM_Front_Right:PWMUDB:MODULE_2:g2:a0:b_13\
	\PWM_Front_Right:PWMUDB:MODULE_2:g2:a0:b_12\
	\PWM_Front_Right:PWMUDB:MODULE_2:g2:a0:b_11\
	\PWM_Front_Right:PWMUDB:MODULE_2:g2:a0:b_10\
	\PWM_Front_Right:PWMUDB:MODULE_2:g2:a0:b_9\
	\PWM_Front_Right:PWMUDB:MODULE_2:g2:a0:b_8\
	\PWM_Front_Right:PWMUDB:MODULE_2:g2:a0:b_7\
	\PWM_Front_Right:PWMUDB:MODULE_2:g2:a0:b_6\
	\PWM_Front_Right:PWMUDB:MODULE_2:g2:a0:b_5\
	\PWM_Front_Right:PWMUDB:MODULE_2:g2:a0:b_4\
	\PWM_Front_Right:PWMUDB:MODULE_2:g2:a0:b_3\
	\PWM_Front_Right:PWMUDB:MODULE_2:g2:a0:b_2\
	\PWM_Front_Right:PWMUDB:MODULE_2:g2:a0:b_1\
	\PWM_Front_Right:PWMUDB:MODULE_2:g2:a0:b_0\
	\PWM_Front_Right:PWMUDB:MODULE_2:g2:a0:s_31\
	\PWM_Front_Right:PWMUDB:MODULE_2:g2:a0:s_30\
	\PWM_Front_Right:PWMUDB:MODULE_2:g2:a0:s_29\
	\PWM_Front_Right:PWMUDB:MODULE_2:g2:a0:s_28\
	\PWM_Front_Right:PWMUDB:MODULE_2:g2:a0:s_27\
	\PWM_Front_Right:PWMUDB:MODULE_2:g2:a0:s_26\
	\PWM_Front_Right:PWMUDB:MODULE_2:g2:a0:s_25\
	\PWM_Front_Right:PWMUDB:MODULE_2:g2:a0:s_24\
	\PWM_Front_Right:PWMUDB:MODULE_2:g2:a0:s_23\
	\PWM_Front_Right:PWMUDB:MODULE_2:g2:a0:s_22\
	\PWM_Front_Right:PWMUDB:MODULE_2:g2:a0:s_21\
	\PWM_Front_Right:PWMUDB:MODULE_2:g2:a0:s_20\
	\PWM_Front_Right:PWMUDB:MODULE_2:g2:a0:s_19\
	\PWM_Front_Right:PWMUDB:MODULE_2:g2:a0:s_18\
	\PWM_Front_Right:PWMUDB:MODULE_2:g2:a0:s_17\
	\PWM_Front_Right:PWMUDB:MODULE_2:g2:a0:s_16\
	\PWM_Front_Right:PWMUDB:MODULE_2:g2:a0:s_15\
	\PWM_Front_Right:PWMUDB:MODULE_2:g2:a0:s_14\
	\PWM_Front_Right:PWMUDB:MODULE_2:g2:a0:s_13\
	\PWM_Front_Right:PWMUDB:MODULE_2:g2:a0:s_12\
	\PWM_Front_Right:PWMUDB:MODULE_2:g2:a0:s_11\
	\PWM_Front_Right:PWMUDB:MODULE_2:g2:a0:s_10\
	\PWM_Front_Right:PWMUDB:MODULE_2:g2:a0:s_9\
	\PWM_Front_Right:PWMUDB:MODULE_2:g2:a0:s_8\
	\PWM_Front_Right:PWMUDB:MODULE_2:g2:a0:s_7\
	\PWM_Front_Right:PWMUDB:MODULE_2:g2:a0:s_6\
	\PWM_Front_Right:PWMUDB:MODULE_2:g2:a0:s_5\
	\PWM_Front_Right:PWMUDB:MODULE_2:g2:a0:s_4\
	\PWM_Front_Right:PWMUDB:MODULE_2:g2:a0:s_3\
	\PWM_Front_Right:PWMUDB:MODULE_2:g2:a0:s_2\
	\PWM_Front_Right:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_Front_Right:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_Front_Right:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_Front_Right:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_Front_Right:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_Front_Right:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_Front_Right:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_112
	Net_108
	\PWM_Front_Right:Net_113\
	\PWM_Front_Right:Net_107\
	\PWM_Front_Right:Net_114\
	Net_23
	\I2C:udb_clk\
	Net_227
	\I2C:Net_973\
	Net_228
	\I2C:Net_974\
	\I2C:timeout_clk\
	Net_233
	\I2C:Net_975\
	Net_231
	Net_232
	Net_126
	Net_123
	\PWM_Back_Left:Net_114\
	Net_137
	Net_134
	\PWM_Back_Right:Net_114\
	\UART:BUART:reset_sr\
	\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:b_1\
	\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:b_0\
	\UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:gta_0\
	\UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:gta_0\
	Net_147
	\UART:BUART:sRX:MODULE_6:g2:a0:gta_0\
	\UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:albi_1\
	\UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:agbi_1\
	\UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:lt_0\
	\UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:gt_0\
	\UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:lti_0\
	\UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:gti_0\
	\UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:albi_0\
	\UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:agbi_0\
	\UART:BUART:sRX:MODULE_7:g1:a0:xeq\
	\UART:BUART:sRX:MODULE_7:g1:a0:xlt\
	\UART:BUART:sRX:MODULE_7:g1:a0:xlte\
	\UART:BUART:sRX:MODULE_7:g1:a0:xgt\
	\UART:BUART:sRX:MODULE_7:g1:a0:xgte\
	\UART:BUART:sRX:MODULE_7:lt\
	\UART:BUART:sRX:MODULE_7:eq\
	\UART:BUART:sRX:MODULE_7:gt\
	\UART:BUART:sRX:MODULE_7:gte\
	\UART:BUART:sRX:MODULE_7:lte\
	\Counter_Refresh:Net_89\
	\Counter_Refresh:Net_95\
	\Counter_Refresh:Net_102\
	Net_543
	\Counter_Time:Net_89\
	\Counter_Time:Net_95\
	\Counter_Time:Net_102\
	\PWM_Servo:Net_101\
	\PWM_Servo:PWMUDB:ctrl_cmpmode2_2\
	\PWM_Servo:PWMUDB:ctrl_cmpmode2_1\
	\PWM_Servo:PWMUDB:ctrl_cmpmode2_0\
	\PWM_Servo:PWMUDB:ctrl_cmpmode1_2\
	\PWM_Servo:PWMUDB:ctrl_cmpmode1_1\
	\PWM_Servo:PWMUDB:ctrl_cmpmode1_0\
	\PWM_Servo:PWMUDB:capt_rising\
	\PWM_Servo:PWMUDB:capt_falling\
	\PWM_Servo:PWMUDB:trig_rise\
	\PWM_Servo:PWMUDB:trig_fall\
	\PWM_Servo:PWMUDB:sc_kill\
	\PWM_Servo:PWMUDB:km_run\
	\PWM_Servo:PWMUDB:min_kill\
	\PWM_Servo:PWMUDB:km_tc\
	\PWM_Servo:PWMUDB:db_tc\
	\PWM_Servo:PWMUDB:dith_sel\
	\PWM_Servo:PWMUDB:compare2\
	Net_437
	Net_438
	\PWM_Servo:PWMUDB:MODULE_8:b_31\
	\PWM_Servo:PWMUDB:MODULE_8:b_30\
	\PWM_Servo:PWMUDB:MODULE_8:b_29\
	\PWM_Servo:PWMUDB:MODULE_8:b_28\
	\PWM_Servo:PWMUDB:MODULE_8:b_27\
	\PWM_Servo:PWMUDB:MODULE_8:b_26\
	\PWM_Servo:PWMUDB:MODULE_8:b_25\
	\PWM_Servo:PWMUDB:MODULE_8:b_24\
	\PWM_Servo:PWMUDB:MODULE_8:b_23\
	\PWM_Servo:PWMUDB:MODULE_8:b_22\
	\PWM_Servo:PWMUDB:MODULE_8:b_21\
	\PWM_Servo:PWMUDB:MODULE_8:b_20\
	\PWM_Servo:PWMUDB:MODULE_8:b_19\
	\PWM_Servo:PWMUDB:MODULE_8:b_18\
	\PWM_Servo:PWMUDB:MODULE_8:b_17\
	\PWM_Servo:PWMUDB:MODULE_8:b_16\
	\PWM_Servo:PWMUDB:MODULE_8:b_15\
	\PWM_Servo:PWMUDB:MODULE_8:b_14\
	\PWM_Servo:PWMUDB:MODULE_8:b_13\
	\PWM_Servo:PWMUDB:MODULE_8:b_12\
	\PWM_Servo:PWMUDB:MODULE_8:b_11\
	\PWM_Servo:PWMUDB:MODULE_8:b_10\
	\PWM_Servo:PWMUDB:MODULE_8:b_9\
	\PWM_Servo:PWMUDB:MODULE_8:b_8\
	\PWM_Servo:PWMUDB:MODULE_8:b_7\
	\PWM_Servo:PWMUDB:MODULE_8:b_6\
	\PWM_Servo:PWMUDB:MODULE_8:b_5\
	\PWM_Servo:PWMUDB:MODULE_8:b_4\
	\PWM_Servo:PWMUDB:MODULE_8:b_3\
	\PWM_Servo:PWMUDB:MODULE_8:b_2\
	\PWM_Servo:PWMUDB:MODULE_8:b_1\
	\PWM_Servo:PWMUDB:MODULE_8:b_0\
	\PWM_Servo:PWMUDB:MODULE_8:g2:a0:a_31\
	\PWM_Servo:PWMUDB:MODULE_8:g2:a0:a_30\
	\PWM_Servo:PWMUDB:MODULE_8:g2:a0:a_29\
	\PWM_Servo:PWMUDB:MODULE_8:g2:a0:a_28\
	\PWM_Servo:PWMUDB:MODULE_8:g2:a0:a_27\
	\PWM_Servo:PWMUDB:MODULE_8:g2:a0:a_26\
	\PWM_Servo:PWMUDB:MODULE_8:g2:a0:a_25\
	\PWM_Servo:PWMUDB:MODULE_8:g2:a0:a_24\
	\PWM_Servo:PWMUDB:MODULE_8:g2:a0:b_31\
	\PWM_Servo:PWMUDB:MODULE_8:g2:a0:b_30\
	\PWM_Servo:PWMUDB:MODULE_8:g2:a0:b_29\
	\PWM_Servo:PWMUDB:MODULE_8:g2:a0:b_28\
	\PWM_Servo:PWMUDB:MODULE_8:g2:a0:b_27\
	\PWM_Servo:PWMUDB:MODULE_8:g2:a0:b_26\
	\PWM_Servo:PWMUDB:MODULE_8:g2:a0:b_25\
	\PWM_Servo:PWMUDB:MODULE_8:g2:a0:b_24\
	\PWM_Servo:PWMUDB:MODULE_8:g2:a0:b_23\
	\PWM_Servo:PWMUDB:MODULE_8:g2:a0:b_22\
	\PWM_Servo:PWMUDB:MODULE_8:g2:a0:b_21\
	\PWM_Servo:PWMUDB:MODULE_8:g2:a0:b_20\
	\PWM_Servo:PWMUDB:MODULE_8:g2:a0:b_19\
	\PWM_Servo:PWMUDB:MODULE_8:g2:a0:b_18\
	\PWM_Servo:PWMUDB:MODULE_8:g2:a0:b_17\
	\PWM_Servo:PWMUDB:MODULE_8:g2:a0:b_16\
	\PWM_Servo:PWMUDB:MODULE_8:g2:a0:b_15\
	\PWM_Servo:PWMUDB:MODULE_8:g2:a0:b_14\
	\PWM_Servo:PWMUDB:MODULE_8:g2:a0:b_13\
	\PWM_Servo:PWMUDB:MODULE_8:g2:a0:b_12\
	\PWM_Servo:PWMUDB:MODULE_8:g2:a0:b_11\
	\PWM_Servo:PWMUDB:MODULE_8:g2:a0:b_10\
	\PWM_Servo:PWMUDB:MODULE_8:g2:a0:b_9\
	\PWM_Servo:PWMUDB:MODULE_8:g2:a0:b_8\
	\PWM_Servo:PWMUDB:MODULE_8:g2:a0:b_7\
	\PWM_Servo:PWMUDB:MODULE_8:g2:a0:b_6\
	\PWM_Servo:PWMUDB:MODULE_8:g2:a0:b_5\
	\PWM_Servo:PWMUDB:MODULE_8:g2:a0:b_4\
	\PWM_Servo:PWMUDB:MODULE_8:g2:a0:b_3\
	\PWM_Servo:PWMUDB:MODULE_8:g2:a0:b_2\
	\PWM_Servo:PWMUDB:MODULE_8:g2:a0:b_1\
	\PWM_Servo:PWMUDB:MODULE_8:g2:a0:b_0\
	\PWM_Servo:PWMUDB:MODULE_8:g2:a0:s_31\
	\PWM_Servo:PWMUDB:MODULE_8:g2:a0:s_30\
	\PWM_Servo:PWMUDB:MODULE_8:g2:a0:s_29\
	\PWM_Servo:PWMUDB:MODULE_8:g2:a0:s_28\
	\PWM_Servo:PWMUDB:MODULE_8:g2:a0:s_27\
	\PWM_Servo:PWMUDB:MODULE_8:g2:a0:s_26\
	\PWM_Servo:PWMUDB:MODULE_8:g2:a0:s_25\
	\PWM_Servo:PWMUDB:MODULE_8:g2:a0:s_24\
	\PWM_Servo:PWMUDB:MODULE_8:g2:a0:s_23\
	\PWM_Servo:PWMUDB:MODULE_8:g2:a0:s_22\
	\PWM_Servo:PWMUDB:MODULE_8:g2:a0:s_21\
	\PWM_Servo:PWMUDB:MODULE_8:g2:a0:s_20\
	\PWM_Servo:PWMUDB:MODULE_8:g2:a0:s_19\
	\PWM_Servo:PWMUDB:MODULE_8:g2:a0:s_18\
	\PWM_Servo:PWMUDB:MODULE_8:g2:a0:s_17\
	\PWM_Servo:PWMUDB:MODULE_8:g2:a0:s_16\
	\PWM_Servo:PWMUDB:MODULE_8:g2:a0:s_15\
	\PWM_Servo:PWMUDB:MODULE_8:g2:a0:s_14\
	\PWM_Servo:PWMUDB:MODULE_8:g2:a0:s_13\
	\PWM_Servo:PWMUDB:MODULE_8:g2:a0:s_12\
	\PWM_Servo:PWMUDB:MODULE_8:g2:a0:s_11\
	\PWM_Servo:PWMUDB:MODULE_8:g2:a0:s_10\
	\PWM_Servo:PWMUDB:MODULE_8:g2:a0:s_9\
	\PWM_Servo:PWMUDB:MODULE_8:g2:a0:s_8\
	\PWM_Servo:PWMUDB:MODULE_8:g2:a0:s_7\
	\PWM_Servo:PWMUDB:MODULE_8:g2:a0:s_6\
	\PWM_Servo:PWMUDB:MODULE_8:g2:a0:s_5\
	\PWM_Servo:PWMUDB:MODULE_8:g2:a0:s_4\
	\PWM_Servo:PWMUDB:MODULE_8:g2:a0:s_3\
	\PWM_Servo:PWMUDB:MODULE_8:g2:a0:s_2\
	\PWM_Servo:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_Servo:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_Servo:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_Servo:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_Servo:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_Servo:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_Servo:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_439
	Net_436
	\PWM_Servo:Net_113\
	\PWM_Servo:Net_107\
	\PWM_Servo:Net_114\
	\UART_Pi:BUART:reset_sr\
	\UART_Pi:BUART:sRX:s23Poll:MODULE_9:g2:a0:b_1\
	\UART_Pi:BUART:sRX:s23Poll:MODULE_9:g2:a0:b_0\
	\UART_Pi:BUART:sRX:s23Poll:MODULE_10:g2:a0:gta_0\
	\UART_Pi:BUART:sRX:s23Poll:MODULE_11:g2:a0:gta_0\
	Net_512
	\UART_Pi:BUART:sRX:MODULE_12:g2:a0:gta_0\
	\UART_Pi:BUART:sRX:MODULE_13:g1:a0:gx:u0:albi_1\
	\UART_Pi:BUART:sRX:MODULE_13:g1:a0:gx:u0:agbi_1\
	\UART_Pi:BUART:sRX:MODULE_13:g1:a0:gx:u0:lt_0\
	\UART_Pi:BUART:sRX:MODULE_13:g1:a0:gx:u0:gt_0\
	\UART_Pi:BUART:sRX:MODULE_13:g1:a0:gx:u0:lti_0\
	\UART_Pi:BUART:sRX:MODULE_13:g1:a0:gx:u0:gti_0\
	\UART_Pi:BUART:sRX:MODULE_13:g1:a0:gx:u0:albi_0\
	\UART_Pi:BUART:sRX:MODULE_13:g1:a0:gx:u0:agbi_0\
	\UART_Pi:BUART:sRX:MODULE_13:g1:a0:xeq\
	\UART_Pi:BUART:sRX:MODULE_13:g1:a0:xlt\
	\UART_Pi:BUART:sRX:MODULE_13:g1:a0:xlte\
	\UART_Pi:BUART:sRX:MODULE_13:g1:a0:xgt\
	\UART_Pi:BUART:sRX:MODULE_13:g1:a0:xgte\
	\UART_Pi:BUART:sRX:MODULE_13:lt\
	\UART_Pi:BUART:sRX:MODULE_13:eq\
	\UART_Pi:BUART:sRX:MODULE_13:gt\
	\UART_Pi:BUART:sRX:MODULE_13:gte\
	\UART_Pi:BUART:sRX:MODULE_13:lte\

    Synthesized names
	\PWM_Front_Left:PWMUDB:add_vi_vv_MODGEN_1_31\
	\PWM_Front_Left:PWMUDB:add_vi_vv_MODGEN_1_30\
	\PWM_Front_Left:PWMUDB:add_vi_vv_MODGEN_1_29\
	\PWM_Front_Left:PWMUDB:add_vi_vv_MODGEN_1_28\
	\PWM_Front_Left:PWMUDB:add_vi_vv_MODGEN_1_27\
	\PWM_Front_Left:PWMUDB:add_vi_vv_MODGEN_1_26\
	\PWM_Front_Left:PWMUDB:add_vi_vv_MODGEN_1_25\
	\PWM_Front_Left:PWMUDB:add_vi_vv_MODGEN_1_24\
	\PWM_Front_Left:PWMUDB:add_vi_vv_MODGEN_1_23\
	\PWM_Front_Left:PWMUDB:add_vi_vv_MODGEN_1_22\
	\PWM_Front_Left:PWMUDB:add_vi_vv_MODGEN_1_21\
	\PWM_Front_Left:PWMUDB:add_vi_vv_MODGEN_1_20\
	\PWM_Front_Left:PWMUDB:add_vi_vv_MODGEN_1_19\
	\PWM_Front_Left:PWMUDB:add_vi_vv_MODGEN_1_18\
	\PWM_Front_Left:PWMUDB:add_vi_vv_MODGEN_1_17\
	\PWM_Front_Left:PWMUDB:add_vi_vv_MODGEN_1_16\
	\PWM_Front_Left:PWMUDB:add_vi_vv_MODGEN_1_15\
	\PWM_Front_Left:PWMUDB:add_vi_vv_MODGEN_1_14\
	\PWM_Front_Left:PWMUDB:add_vi_vv_MODGEN_1_13\
	\PWM_Front_Left:PWMUDB:add_vi_vv_MODGEN_1_12\
	\PWM_Front_Left:PWMUDB:add_vi_vv_MODGEN_1_11\
	\PWM_Front_Left:PWMUDB:add_vi_vv_MODGEN_1_10\
	\PWM_Front_Left:PWMUDB:add_vi_vv_MODGEN_1_9\
	\PWM_Front_Left:PWMUDB:add_vi_vv_MODGEN_1_8\
	\PWM_Front_Left:PWMUDB:add_vi_vv_MODGEN_1_7\
	\PWM_Front_Left:PWMUDB:add_vi_vv_MODGEN_1_6\
	\PWM_Front_Left:PWMUDB:add_vi_vv_MODGEN_1_5\
	\PWM_Front_Left:PWMUDB:add_vi_vv_MODGEN_1_4\
	\PWM_Front_Left:PWMUDB:add_vi_vv_MODGEN_1_3\
	\PWM_Front_Left:PWMUDB:add_vi_vv_MODGEN_1_2\
	\PWM_Front_Right:PWMUDB:add_vi_vv_MODGEN_2_31\
	\PWM_Front_Right:PWMUDB:add_vi_vv_MODGEN_2_30\
	\PWM_Front_Right:PWMUDB:add_vi_vv_MODGEN_2_29\
	\PWM_Front_Right:PWMUDB:add_vi_vv_MODGEN_2_28\
	\PWM_Front_Right:PWMUDB:add_vi_vv_MODGEN_2_27\
	\PWM_Front_Right:PWMUDB:add_vi_vv_MODGEN_2_26\
	\PWM_Front_Right:PWMUDB:add_vi_vv_MODGEN_2_25\
	\PWM_Front_Right:PWMUDB:add_vi_vv_MODGEN_2_24\
	\PWM_Front_Right:PWMUDB:add_vi_vv_MODGEN_2_23\
	\PWM_Front_Right:PWMUDB:add_vi_vv_MODGEN_2_22\
	\PWM_Front_Right:PWMUDB:add_vi_vv_MODGEN_2_21\
	\PWM_Front_Right:PWMUDB:add_vi_vv_MODGEN_2_20\
	\PWM_Front_Right:PWMUDB:add_vi_vv_MODGEN_2_19\
	\PWM_Front_Right:PWMUDB:add_vi_vv_MODGEN_2_18\
	\PWM_Front_Right:PWMUDB:add_vi_vv_MODGEN_2_17\
	\PWM_Front_Right:PWMUDB:add_vi_vv_MODGEN_2_16\
	\PWM_Front_Right:PWMUDB:add_vi_vv_MODGEN_2_15\
	\PWM_Front_Right:PWMUDB:add_vi_vv_MODGEN_2_14\
	\PWM_Front_Right:PWMUDB:add_vi_vv_MODGEN_2_13\
	\PWM_Front_Right:PWMUDB:add_vi_vv_MODGEN_2_12\
	\PWM_Front_Right:PWMUDB:add_vi_vv_MODGEN_2_11\
	\PWM_Front_Right:PWMUDB:add_vi_vv_MODGEN_2_10\
	\PWM_Front_Right:PWMUDB:add_vi_vv_MODGEN_2_9\
	\PWM_Front_Right:PWMUDB:add_vi_vv_MODGEN_2_8\
	\PWM_Front_Right:PWMUDB:add_vi_vv_MODGEN_2_7\
	\PWM_Front_Right:PWMUDB:add_vi_vv_MODGEN_2_6\
	\PWM_Front_Right:PWMUDB:add_vi_vv_MODGEN_2_5\
	\PWM_Front_Right:PWMUDB:add_vi_vv_MODGEN_2_4\
	\PWM_Front_Right:PWMUDB:add_vi_vv_MODGEN_2_3\
	\PWM_Front_Right:PWMUDB:add_vi_vv_MODGEN_2_2\
	\PWM_Servo:PWMUDB:add_vi_vv_MODGEN_8_31\
	\PWM_Servo:PWMUDB:add_vi_vv_MODGEN_8_30\
	\PWM_Servo:PWMUDB:add_vi_vv_MODGEN_8_29\
	\PWM_Servo:PWMUDB:add_vi_vv_MODGEN_8_28\
	\PWM_Servo:PWMUDB:add_vi_vv_MODGEN_8_27\
	\PWM_Servo:PWMUDB:add_vi_vv_MODGEN_8_26\
	\PWM_Servo:PWMUDB:add_vi_vv_MODGEN_8_25\
	\PWM_Servo:PWMUDB:add_vi_vv_MODGEN_8_24\
	\PWM_Servo:PWMUDB:add_vi_vv_MODGEN_8_23\
	\PWM_Servo:PWMUDB:add_vi_vv_MODGEN_8_22\
	\PWM_Servo:PWMUDB:add_vi_vv_MODGEN_8_21\
	\PWM_Servo:PWMUDB:add_vi_vv_MODGEN_8_20\
	\PWM_Servo:PWMUDB:add_vi_vv_MODGEN_8_19\
	\PWM_Servo:PWMUDB:add_vi_vv_MODGEN_8_18\
	\PWM_Servo:PWMUDB:add_vi_vv_MODGEN_8_17\
	\PWM_Servo:PWMUDB:add_vi_vv_MODGEN_8_16\
	\PWM_Servo:PWMUDB:add_vi_vv_MODGEN_8_15\
	\PWM_Servo:PWMUDB:add_vi_vv_MODGEN_8_14\
	\PWM_Servo:PWMUDB:add_vi_vv_MODGEN_8_13\
	\PWM_Servo:PWMUDB:add_vi_vv_MODGEN_8_12\
	\PWM_Servo:PWMUDB:add_vi_vv_MODGEN_8_11\
	\PWM_Servo:PWMUDB:add_vi_vv_MODGEN_8_10\
	\PWM_Servo:PWMUDB:add_vi_vv_MODGEN_8_9\
	\PWM_Servo:PWMUDB:add_vi_vv_MODGEN_8_8\
	\PWM_Servo:PWMUDB:add_vi_vv_MODGEN_8_7\
	\PWM_Servo:PWMUDB:add_vi_vv_MODGEN_8_6\
	\PWM_Servo:PWMUDB:add_vi_vv_MODGEN_8_5\
	\PWM_Servo:PWMUDB:add_vi_vv_MODGEN_8_4\
	\PWM_Servo:PWMUDB:add_vi_vv_MODGEN_8_3\
	\PWM_Servo:PWMUDB:add_vi_vv_MODGEN_8_2\

Deleted 480 User equations/components.
Deleted 90 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \PWM_Front_Left:PWMUDB:hwCapture\ to zero
Aliasing \PWM_Front_Left:PWMUDB:trig_out\ to one
Aliasing \PWM_Front_Left:PWMUDB:runmode_enable\\R\ to zero
Aliasing \PWM_Front_Left:PWMUDB:runmode_enable\\S\ to zero
Aliasing \PWM_Front_Left:PWMUDB:ltch_kill_reg\\R\ to zero
Aliasing \PWM_Front_Left:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \PWM_Front_Left:PWMUDB:min_kill_reg\\R\ to zero
Aliasing \PWM_Front_Left:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \PWM_Front_Left:PWMUDB:final_kill\ to one
Aliasing \PWM_Front_Left:PWMUDB:dith_count_1\\R\ to zero
Aliasing \PWM_Front_Left:PWMUDB:dith_count_1\\S\ to zero
Aliasing \PWM_Front_Left:PWMUDB:dith_count_0\\R\ to zero
Aliasing \PWM_Front_Left:PWMUDB:dith_count_0\\S\ to zero
Aliasing \PWM_Front_Left:PWMUDB:cmp2\ to zero
Aliasing \PWM_Front_Left:PWMUDB:pwm1_i\ to zero
Aliasing \PWM_Front_Left:PWMUDB:pwm2_i\ to zero
Aliasing \PWM_Front_Left:PWMUDB:status_6\ to zero
Aliasing \PWM_Front_Left:PWMUDB:status_4\ to zero
Aliasing \PWM_Front_Left:PWMUDB:cmp1_status_reg\\R\ to zero
Aliasing \PWM_Front_Left:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \PWM_Front_Left:PWMUDB:cmp2_status_reg\\R\ to zero
Aliasing \PWM_Front_Left:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \PWM_Front_Left:PWMUDB:final_kill_reg\\R\ to zero
Aliasing \PWM_Front_Left:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \PWM_Front_Left:PWMUDB:reset\ to zero
Aliasing \PWM_Front_Left:PWMUDB:cs_addr_2\ to \PWM_Front_Left:PWMUDB:status_2\
Aliasing \PWM_Front_Left:PWMUDB:cs_addr_0\ to zero
Aliasing \PWM_Front_Left:PWMUDB:MODULE_1:g2:a0:a_23\ to zero
Aliasing \PWM_Front_Left:PWMUDB:MODULE_1:g2:a0:a_22\ to zero
Aliasing \PWM_Front_Left:PWMUDB:MODULE_1:g2:a0:a_21\ to zero
Aliasing \PWM_Front_Left:PWMUDB:MODULE_1:g2:a0:a_20\ to zero
Aliasing \PWM_Front_Left:PWMUDB:MODULE_1:g2:a0:a_19\ to zero
Aliasing \PWM_Front_Left:PWMUDB:MODULE_1:g2:a0:a_18\ to zero
Aliasing \PWM_Front_Left:PWMUDB:MODULE_1:g2:a0:a_17\ to zero
Aliasing \PWM_Front_Left:PWMUDB:MODULE_1:g2:a0:a_16\ to zero
Aliasing \PWM_Front_Left:PWMUDB:MODULE_1:g2:a0:a_15\ to zero
Aliasing \PWM_Front_Left:PWMUDB:MODULE_1:g2:a0:a_14\ to zero
Aliasing \PWM_Front_Left:PWMUDB:MODULE_1:g2:a0:a_13\ to zero
Aliasing \PWM_Front_Left:PWMUDB:MODULE_1:g2:a0:a_12\ to zero
Aliasing \PWM_Front_Left:PWMUDB:MODULE_1:g2:a0:a_11\ to zero
Aliasing \PWM_Front_Left:PWMUDB:MODULE_1:g2:a0:a_10\ to zero
Aliasing \PWM_Front_Left:PWMUDB:MODULE_1:g2:a0:a_9\ to zero
Aliasing \PWM_Front_Left:PWMUDB:MODULE_1:g2:a0:a_8\ to zero
Aliasing \PWM_Front_Left:PWMUDB:MODULE_1:g2:a0:a_7\ to zero
Aliasing \PWM_Front_Left:PWMUDB:MODULE_1:g2:a0:a_6\ to zero
Aliasing \PWM_Front_Left:PWMUDB:MODULE_1:g2:a0:a_5\ to zero
Aliasing \PWM_Front_Left:PWMUDB:MODULE_1:g2:a0:a_4\ to zero
Aliasing \PWM_Front_Left:PWMUDB:MODULE_1:g2:a0:a_3\ to zero
Aliasing \PWM_Front_Left:PWMUDB:MODULE_1:g2:a0:a_2\ to zero
Aliasing \PWM_Front_Left:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing tmpOE__Front_Left_Reverse_net_0 to one
Aliasing tmpOE__Front_Left_Forward_net_0 to one
Aliasing \Control_Reg_Direction:clk\ to zero
Aliasing \Control_Reg_Direction:rst\ to zero
Aliasing \PWM_Front_Right:PWMUDB:hwCapture\ to zero
Aliasing \PWM_Front_Right:PWMUDB:trig_out\ to one
Aliasing \PWM_Front_Right:PWMUDB:runmode_enable\\R\ to zero
Aliasing \PWM_Front_Right:PWMUDB:runmode_enable\\S\ to zero
Aliasing \PWM_Front_Right:PWMUDB:ltch_kill_reg\\R\ to zero
Aliasing \PWM_Front_Right:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \PWM_Front_Right:PWMUDB:min_kill_reg\\R\ to zero
Aliasing \PWM_Front_Right:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \PWM_Front_Right:PWMUDB:final_kill\ to one
Aliasing \PWM_Front_Right:PWMUDB:dith_count_1\\R\ to zero
Aliasing \PWM_Front_Right:PWMUDB:dith_count_1\\S\ to zero
Aliasing \PWM_Front_Right:PWMUDB:dith_count_0\\R\ to zero
Aliasing \PWM_Front_Right:PWMUDB:dith_count_0\\S\ to zero
Aliasing \PWM_Front_Right:PWMUDB:cmp2\ to zero
Aliasing \PWM_Front_Right:PWMUDB:pwm1_i\ to zero
Aliasing \PWM_Front_Right:PWMUDB:pwm2_i\ to zero
Aliasing \PWM_Front_Right:PWMUDB:status_6\ to zero
Aliasing \PWM_Front_Right:PWMUDB:status_4\ to zero
Aliasing \PWM_Front_Right:PWMUDB:cmp1_status_reg\\R\ to zero
Aliasing \PWM_Front_Right:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \PWM_Front_Right:PWMUDB:cmp2_status_reg\\R\ to zero
Aliasing \PWM_Front_Right:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \PWM_Front_Right:PWMUDB:final_kill_reg\\R\ to zero
Aliasing \PWM_Front_Right:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \PWM_Front_Right:PWMUDB:reset\ to zero
Aliasing \PWM_Front_Right:PWMUDB:cs_addr_2\ to \PWM_Front_Right:PWMUDB:status_2\
Aliasing \PWM_Front_Right:PWMUDB:cs_addr_0\ to zero
Aliasing \PWM_Front_Right:PWMUDB:MODULE_2:g2:a0:a_23\ to zero
Aliasing \PWM_Front_Right:PWMUDB:MODULE_2:g2:a0:a_22\ to zero
Aliasing \PWM_Front_Right:PWMUDB:MODULE_2:g2:a0:a_21\ to zero
Aliasing \PWM_Front_Right:PWMUDB:MODULE_2:g2:a0:a_20\ to zero
Aliasing \PWM_Front_Right:PWMUDB:MODULE_2:g2:a0:a_19\ to zero
Aliasing \PWM_Front_Right:PWMUDB:MODULE_2:g2:a0:a_18\ to zero
Aliasing \PWM_Front_Right:PWMUDB:MODULE_2:g2:a0:a_17\ to zero
Aliasing \PWM_Front_Right:PWMUDB:MODULE_2:g2:a0:a_16\ to zero
Aliasing \PWM_Front_Right:PWMUDB:MODULE_2:g2:a0:a_15\ to zero
Aliasing \PWM_Front_Right:PWMUDB:MODULE_2:g2:a0:a_14\ to zero
Aliasing \PWM_Front_Right:PWMUDB:MODULE_2:g2:a0:a_13\ to zero
Aliasing \PWM_Front_Right:PWMUDB:MODULE_2:g2:a0:a_12\ to zero
Aliasing \PWM_Front_Right:PWMUDB:MODULE_2:g2:a0:a_11\ to zero
Aliasing \PWM_Front_Right:PWMUDB:MODULE_2:g2:a0:a_10\ to zero
Aliasing \PWM_Front_Right:PWMUDB:MODULE_2:g2:a0:a_9\ to zero
Aliasing \PWM_Front_Right:PWMUDB:MODULE_2:g2:a0:a_8\ to zero
Aliasing \PWM_Front_Right:PWMUDB:MODULE_2:g2:a0:a_7\ to zero
Aliasing \PWM_Front_Right:PWMUDB:MODULE_2:g2:a0:a_6\ to zero
Aliasing \PWM_Front_Right:PWMUDB:MODULE_2:g2:a0:a_5\ to zero
Aliasing \PWM_Front_Right:PWMUDB:MODULE_2:g2:a0:a_4\ to zero
Aliasing \PWM_Front_Right:PWMUDB:MODULE_2:g2:a0:a_3\ to zero
Aliasing \PWM_Front_Right:PWMUDB:MODULE_2:g2:a0:a_2\ to zero
Aliasing \PWM_Front_Right:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing tmpOE__Front_Right_Reverse_net_0 to one
Aliasing tmpOE__Front_Right_Forward_net_0 to one
Aliasing \I2C:Net_969\ to one
Aliasing \I2C:Net_968\ to one
Aliasing \PWM_Back_Left:Net_113\ to one
Aliasing Net_37 to zero
Aliasing tmpOE__Back_Left_Reverse_net_0 to one
Aliasing tmpOE__Back_Left_Forward_net_0 to one
Aliasing tmpOE__SCL_net_0 to one
Aliasing \PWM_Back_Right:Net_113\ to one
Aliasing Net_55 to zero
Aliasing tmpOE__Back_Right_Reverse_net_0 to one
Aliasing tmpOE__Back_Right_Forward_net_0 to one
Aliasing tmpOE__SDA_net_0 to one
Aliasing \UART:BUART:tx_hd_send_break\ to zero
Aliasing \UART:BUART:HalfDuplexSend\ to zero
Aliasing \UART:BUART:FinalParityType_1\ to zero
Aliasing \UART:BUART:FinalParityType_0\ to zero
Aliasing \UART:BUART:FinalAddrMode_2\ to zero
Aliasing \UART:BUART:FinalAddrMode_1\ to zero
Aliasing \UART:BUART:FinalAddrMode_0\ to zero
Aliasing \UART:BUART:tx_ctrl_mark\ to zero
Aliasing \UART:BUART:tx_status_6\ to zero
Aliasing \UART:BUART:tx_status_5\ to zero
Aliasing \UART:BUART:tx_status_4\ to zero
Aliasing \UART:BUART:rx_count7_bit8_wire\ to zero
Aliasing \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing MODIN4_1 to MODIN3_1
Aliasing MODIN4_0 to MODIN3_0
Aliasing \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_1\ to zero
Aliasing \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_0\ to one
Aliasing MODIN5_1 to MODIN3_1
Aliasing MODIN5_0 to MODIN3_0
Aliasing \UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:newb_1\ to one
Aliasing \UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:newb_0\ to zero
Aliasing \UART:BUART:rx_status_1\ to zero
Aliasing \UART:BUART:sRX:MODULE_6:g2:a0:newa_6\ to zero
Aliasing \UART:BUART:sRX:MODULE_6:g2:a0:newa_5\ to zero
Aliasing \UART:BUART:sRX:MODULE_6:g2:a0:newa_4\ to zero
Aliasing \UART:BUART:sRX:MODULE_6:g2:a0:newb_6\ to zero
Aliasing \UART:BUART:sRX:MODULE_6:g2:a0:newb_5\ to zero
Aliasing \UART:BUART:sRX:MODULE_6:g2:a0:newb_4\ to zero
Aliasing \UART:BUART:sRX:MODULE_6:g2:a0:newb_3\ to zero
Aliasing \UART:BUART:sRX:MODULE_6:g2:a0:newb_2\ to one
Aliasing \UART:BUART:sRX:MODULE_6:g2:a0:newb_1\ to one
Aliasing \UART:BUART:sRX:MODULE_6:g2:a0:newb_0\ to zero
Aliasing \UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:aeqb_0\ to one
Aliasing tmpOE__Rx_norm_net_0 to one
Aliasing tmpOE__Tx_norm_net_0 to one
Aliasing \LCD:tmpOE__LCDPort_net_6\ to one
Aliasing \LCD:tmpOE__LCDPort_net_5\ to one
Aliasing \LCD:tmpOE__LCDPort_net_4\ to one
Aliasing \LCD:tmpOE__LCDPort_net_3\ to one
Aliasing \LCD:tmpOE__LCDPort_net_2\ to one
Aliasing \LCD:tmpOE__LCDPort_net_1\ to one
Aliasing \LCD:tmpOE__LCDPort_net_0\ to one
Aliasing \Counter_Refresh:Net_82\ to zero
Aliasing \Counter_Refresh:Net_91\ to zero
Aliasing \Counter_Time:Net_82\ to zero
Aliasing \Counter_Time:Net_91\ to zero
Aliasing tmpOE__Servo_Paddle_net_0 to one
Aliasing \PWM_Servo:PWMUDB:hwCapture\ to zero
Aliasing \PWM_Servo:PWMUDB:trig_out\ to one
Aliasing \PWM_Servo:PWMUDB:runmode_enable\\R\ to zero
Aliasing \PWM_Servo:PWMUDB:runmode_enable\\S\ to zero
Aliasing \PWM_Servo:PWMUDB:ltch_kill_reg\\R\ to zero
Aliasing \PWM_Servo:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \PWM_Servo:PWMUDB:min_kill_reg\\R\ to zero
Aliasing \PWM_Servo:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \PWM_Servo:PWMUDB:final_kill\ to one
Aliasing \PWM_Servo:PWMUDB:dith_count_1\\R\ to zero
Aliasing \PWM_Servo:PWMUDB:dith_count_1\\S\ to zero
Aliasing \PWM_Servo:PWMUDB:dith_count_0\\R\ to zero
Aliasing \PWM_Servo:PWMUDB:dith_count_0\\S\ to zero
Aliasing \PWM_Servo:PWMUDB:cmp2\ to zero
Aliasing \PWM_Servo:PWMUDB:pwm1_i\ to zero
Aliasing \PWM_Servo:PWMUDB:pwm2_i\ to zero
Aliasing \PWM_Servo:PWMUDB:status_6\ to zero
Aliasing \PWM_Servo:PWMUDB:status_4\ to zero
Aliasing \PWM_Servo:PWMUDB:cmp1_status_reg\\R\ to zero
Aliasing \PWM_Servo:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \PWM_Servo:PWMUDB:cmp2_status_reg\\R\ to zero
Aliasing \PWM_Servo:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \PWM_Servo:PWMUDB:final_kill_reg\\R\ to zero
Aliasing \PWM_Servo:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \PWM_Servo:PWMUDB:reset\ to zero
Aliasing \PWM_Servo:PWMUDB:cs_addr_2\ to \PWM_Servo:PWMUDB:status_2\
Aliasing \PWM_Servo:PWMUDB:cs_addr_0\ to zero
Aliasing \PWM_Servo:PWMUDB:MODULE_8:g2:a0:a_23\ to zero
Aliasing \PWM_Servo:PWMUDB:MODULE_8:g2:a0:a_22\ to zero
Aliasing \PWM_Servo:PWMUDB:MODULE_8:g2:a0:a_21\ to zero
Aliasing \PWM_Servo:PWMUDB:MODULE_8:g2:a0:a_20\ to zero
Aliasing \PWM_Servo:PWMUDB:MODULE_8:g2:a0:a_19\ to zero
Aliasing \PWM_Servo:PWMUDB:MODULE_8:g2:a0:a_18\ to zero
Aliasing \PWM_Servo:PWMUDB:MODULE_8:g2:a0:a_17\ to zero
Aliasing \PWM_Servo:PWMUDB:MODULE_8:g2:a0:a_16\ to zero
Aliasing \PWM_Servo:PWMUDB:MODULE_8:g2:a0:a_15\ to zero
Aliasing \PWM_Servo:PWMUDB:MODULE_8:g2:a0:a_14\ to zero
Aliasing \PWM_Servo:PWMUDB:MODULE_8:g2:a0:a_13\ to zero
Aliasing \PWM_Servo:PWMUDB:MODULE_8:g2:a0:a_12\ to zero
Aliasing \PWM_Servo:PWMUDB:MODULE_8:g2:a0:a_11\ to zero
Aliasing \PWM_Servo:PWMUDB:MODULE_8:g2:a0:a_10\ to zero
Aliasing \PWM_Servo:PWMUDB:MODULE_8:g2:a0:a_9\ to zero
Aliasing \PWM_Servo:PWMUDB:MODULE_8:g2:a0:a_8\ to zero
Aliasing \PWM_Servo:PWMUDB:MODULE_8:g2:a0:a_7\ to zero
Aliasing \PWM_Servo:PWMUDB:MODULE_8:g2:a0:a_6\ to zero
Aliasing \PWM_Servo:PWMUDB:MODULE_8:g2:a0:a_5\ to zero
Aliasing \PWM_Servo:PWMUDB:MODULE_8:g2:a0:a_4\ to zero
Aliasing \PWM_Servo:PWMUDB:MODULE_8:g2:a0:a_3\ to zero
Aliasing \PWM_Servo:PWMUDB:MODULE_8:g2:a0:a_2\ to zero
Aliasing \PWM_Servo:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing tmpOE__Rx_pi_net_0 to one
Aliasing tmpOE__Tx_pi_net_0 to one
Aliasing \UART_Pi:BUART:tx_hd_send_break\ to zero
Aliasing \UART_Pi:BUART:HalfDuplexSend\ to zero
Aliasing \UART_Pi:BUART:FinalParityType_1\ to zero
Aliasing \UART_Pi:BUART:FinalParityType_0\ to zero
Aliasing \UART_Pi:BUART:FinalAddrMode_2\ to zero
Aliasing \UART_Pi:BUART:FinalAddrMode_1\ to zero
Aliasing \UART_Pi:BUART:FinalAddrMode_0\ to zero
Aliasing \UART_Pi:BUART:tx_ctrl_mark\ to zero
Aliasing \UART_Pi:BUART:tx_status_6\ to zero
Aliasing \UART_Pi:BUART:tx_status_5\ to zero
Aliasing \UART_Pi:BUART:tx_status_4\ to zero
Aliasing \UART_Pi:BUART:rx_count7_bit8_wire\ to zero
Aliasing \UART_Pi:BUART:sRX:s23Poll:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing \UART_Pi:BUART:sRX:s23Poll:MODIN9_1\ to \UART_Pi:BUART:sRX:s23Poll:MODIN8_1\
Aliasing \UART_Pi:BUART:sRX:s23Poll:MODIN9_0\ to \UART_Pi:BUART:sRX:s23Poll:MODIN8_0\
Aliasing \UART_Pi:BUART:sRX:s23Poll:MODULE_10:g2:a0:newb_1\ to zero
Aliasing \UART_Pi:BUART:sRX:s23Poll:MODULE_10:g2:a0:newb_0\ to one
Aliasing \UART_Pi:BUART:sRX:s23Poll:MODIN10_1\ to \UART_Pi:BUART:sRX:s23Poll:MODIN8_1\
Aliasing \UART_Pi:BUART:sRX:s23Poll:MODIN10_0\ to \UART_Pi:BUART:sRX:s23Poll:MODIN8_0\
Aliasing \UART_Pi:BUART:sRX:s23Poll:MODULE_11:g2:a0:newb_1\ to one
Aliasing \UART_Pi:BUART:sRX:s23Poll:MODULE_11:g2:a0:newb_0\ to zero
Aliasing \UART_Pi:BUART:rx_status_1\ to zero
Aliasing \UART_Pi:BUART:sRX:MODULE_12:g2:a0:newa_6\ to zero
Aliasing \UART_Pi:BUART:sRX:MODULE_12:g2:a0:newa_5\ to zero
Aliasing \UART_Pi:BUART:sRX:MODULE_12:g2:a0:newa_4\ to zero
Aliasing \UART_Pi:BUART:sRX:MODULE_12:g2:a0:newb_6\ to zero
Aliasing \UART_Pi:BUART:sRX:MODULE_12:g2:a0:newb_5\ to zero
Aliasing \UART_Pi:BUART:sRX:MODULE_12:g2:a0:newb_4\ to zero
Aliasing \UART_Pi:BUART:sRX:MODULE_12:g2:a0:newb_3\ to zero
Aliasing \UART_Pi:BUART:sRX:MODULE_12:g2:a0:newb_2\ to one
Aliasing \UART_Pi:BUART:sRX:MODULE_12:g2:a0:newb_1\ to one
Aliasing \UART_Pi:BUART:sRX:MODULE_12:g2:a0:newb_0\ to zero
Aliasing \UART_Pi:BUART:sRX:MODULE_13:g1:a0:gx:u0:aeqb_0\ to one
Aliasing \PWM_Front_Left:PWMUDB:tc_reg_i\\D\ to \PWM_Front_Left:PWMUDB:status_2\
Aliasing \PWM_Front_Left:PWMUDB:prevCapture\\D\ to zero
Aliasing \PWM_Front_Left:PWMUDB:trig_last\\D\ to zero
Aliasing \PWM_Front_Left:PWMUDB:ltch_kill_reg\\D\ to one
Aliasing \PWM_Front_Left:PWMUDB:min_kill_reg\\D\ to one
Aliasing \PWM_Front_Left:PWMUDB:prevCompare1\\D\ to \PWM_Front_Left:PWMUDB:pwm_temp\
Aliasing \PWM_Front_Right:PWMUDB:tc_reg_i\\D\ to \PWM_Front_Right:PWMUDB:status_2\
Aliasing \PWM_Front_Right:PWMUDB:prevCapture\\D\ to zero
Aliasing \PWM_Front_Right:PWMUDB:trig_last\\D\ to zero
Aliasing \PWM_Front_Right:PWMUDB:ltch_kill_reg\\D\ to one
Aliasing \PWM_Front_Right:PWMUDB:min_kill_reg\\D\ to one
Aliasing \PWM_Front_Right:PWMUDB:prevCompare1\\D\ to \PWM_Front_Right:PWMUDB:pwm_temp\
Aliasing \UART:BUART:reset_reg\\D\ to zero
Aliasing \UART:BUART:rx_break_status\\D\ to zero
Aliasing \PWM_Servo:PWMUDB:tc_reg_i\\D\ to \PWM_Servo:PWMUDB:status_2\
Aliasing \PWM_Servo:PWMUDB:prevCapture\\D\ to zero
Aliasing \PWM_Servo:PWMUDB:trig_last\\D\ to zero
Aliasing \PWM_Servo:PWMUDB:ltch_kill_reg\\D\ to one
Aliasing \PWM_Servo:PWMUDB:min_kill_reg\\D\ to one
Aliasing \PWM_Servo:PWMUDB:prevCompare1\\D\ to \PWM_Servo:PWMUDB:pwm_temp\
Aliasing \UART_Pi:BUART:reset_reg\\D\ to zero
Aliasing \UART_Pi:BUART:rx_break_status\\D\ to zero
Removing Rhs of wire \PWM_Front_Left:PWMUDB:ctrl_enable\[13] = \PWM_Front_Left:PWMUDB:control_7\[14]
Removing Lhs of wire \PWM_Front_Left:PWMUDB:hwCapture\[29] = zero[18]
Removing Lhs of wire \PWM_Front_Left:PWMUDB:hwEnable\[30] = \PWM_Front_Left:PWMUDB:ctrl_enable\[13]
Removing Lhs of wire \PWM_Front_Left:PWMUDB:trig_out\[34] = one[2]
Removing Lhs of wire \PWM_Front_Left:PWMUDB:runmode_enable\\R\[36] = zero[18]
Removing Lhs of wire \PWM_Front_Left:PWMUDB:runmode_enable\\S\[37] = zero[18]
Removing Lhs of wire \PWM_Front_Left:PWMUDB:final_enable\[38] = \PWM_Front_Left:PWMUDB:runmode_enable\[35]
Removing Lhs of wire \PWM_Front_Left:PWMUDB:ltch_kill_reg\\R\[42] = zero[18]
Removing Lhs of wire \PWM_Front_Left:PWMUDB:ltch_kill_reg\\S\[43] = zero[18]
Removing Lhs of wire \PWM_Front_Left:PWMUDB:min_kill_reg\\R\[45] = zero[18]
Removing Lhs of wire \PWM_Front_Left:PWMUDB:min_kill_reg\\S\[46] = zero[18]
Removing Lhs of wire \PWM_Front_Left:PWMUDB:final_kill\[49] = one[2]
Removing Lhs of wire \PWM_Front_Left:PWMUDB:add_vi_vv_MODGEN_1_1\[53] = \PWM_Front_Left:PWMUDB:MODULE_1:g2:a0:s_1\[339]
Removing Lhs of wire \PWM_Front_Left:PWMUDB:add_vi_vv_MODGEN_1_0\[55] = \PWM_Front_Left:PWMUDB:MODULE_1:g2:a0:s_0\[340]
Removing Lhs of wire \PWM_Front_Left:PWMUDB:dith_count_1\\R\[56] = zero[18]
Removing Lhs of wire \PWM_Front_Left:PWMUDB:dith_count_1\\S\[57] = zero[18]
Removing Lhs of wire \PWM_Front_Left:PWMUDB:dith_count_0\\R\[58] = zero[18]
Removing Lhs of wire \PWM_Front_Left:PWMUDB:dith_count_0\\S\[59] = zero[18]
Removing Rhs of wire \PWM_Front_Left:PWMUDB:compare1\[61] = \PWM_Front_Left:PWMUDB:cmp1_less\[62]
Removing Lhs of wire \PWM_Front_Left:PWMUDB:cmp2\[66] = zero[18]
Removing Lhs of wire \PWM_Front_Left:PWMUDB:pwm_temp\[67] = \PWM_Front_Left:PWMUDB:cmp1\[65]
Removing Rhs of wire \PWM_Front_Left:Net_96\[70] = \PWM_Front_Left:PWMUDB:pwm_reg_i\[69]
Removing Lhs of wire \PWM_Front_Left:PWMUDB:pwm1_i\[71] = zero[18]
Removing Lhs of wire \PWM_Front_Left:PWMUDB:pwm2_i\[72] = zero[18]
Removing Lhs of wire \PWM_Front_Left:PWMUDB:status_6\[77] = zero[18]
Removing Rhs of wire \PWM_Front_Left:PWMUDB:status_0\[78] = \PWM_Front_Left:PWMUDB:cmp1_status_reg\[79]
Removing Rhs of wire \PWM_Front_Left:PWMUDB:status_1\[80] = \PWM_Front_Left:PWMUDB:cmp2_status_reg\[81]
Removing Lhs of wire \PWM_Front_Left:PWMUDB:status_2\[82] = \PWM_Front_Left:PWMUDB:tc_i\[5]
Removing Rhs of wire \PWM_Front_Left:PWMUDB:status_3\[83] = \PWM_Front_Left:PWMUDB:fifo_full\[84]
Removing Lhs of wire \PWM_Front_Left:PWMUDB:status_4\[85] = zero[18]
Removing Lhs of wire \PWM_Front_Left:PWMUDB:cmp2_status\[89] = zero[18]
Removing Lhs of wire \PWM_Front_Left:PWMUDB:cmp1_status_reg\\R\[90] = zero[18]
Removing Lhs of wire \PWM_Front_Left:PWMUDB:cmp1_status_reg\\S\[91] = zero[18]
Removing Lhs of wire \PWM_Front_Left:PWMUDB:cmp2_status_reg\\R\[92] = zero[18]
Removing Lhs of wire \PWM_Front_Left:PWMUDB:cmp2_status_reg\\S\[93] = zero[18]
Removing Lhs of wire \PWM_Front_Left:PWMUDB:final_kill_reg\\R\[94] = zero[18]
Removing Lhs of wire \PWM_Front_Left:PWMUDB:final_kill_reg\\S\[95] = zero[18]
Removing Lhs of wire \PWM_Front_Left:PWMUDB:reset\[97] = zero[18]
Removing Lhs of wire \PWM_Front_Left:PWMUDB:cs_addr_2\[100] = \PWM_Front_Left:PWMUDB:tc_i\[5]
Removing Lhs of wire \PWM_Front_Left:PWMUDB:cs_addr_1\[101] = \PWM_Front_Left:PWMUDB:runmode_enable\[35]
Removing Lhs of wire \PWM_Front_Left:PWMUDB:cs_addr_0\[102] = zero[18]
Removing Lhs of wire \PWM_Front_Left:PWMUDB:MODULE_1:g2:a0:a_23\[221] = zero[18]
Removing Lhs of wire \PWM_Front_Left:PWMUDB:MODULE_1:g2:a0:a_22\[222] = zero[18]
Removing Lhs of wire \PWM_Front_Left:PWMUDB:MODULE_1:g2:a0:a_21\[223] = zero[18]
Removing Lhs of wire \PWM_Front_Left:PWMUDB:MODULE_1:g2:a0:a_20\[224] = zero[18]
Removing Lhs of wire \PWM_Front_Left:PWMUDB:MODULE_1:g2:a0:a_19\[225] = zero[18]
Removing Lhs of wire \PWM_Front_Left:PWMUDB:MODULE_1:g2:a0:a_18\[226] = zero[18]
Removing Lhs of wire \PWM_Front_Left:PWMUDB:MODULE_1:g2:a0:a_17\[227] = zero[18]
Removing Lhs of wire \PWM_Front_Left:PWMUDB:MODULE_1:g2:a0:a_16\[228] = zero[18]
Removing Lhs of wire \PWM_Front_Left:PWMUDB:MODULE_1:g2:a0:a_15\[229] = zero[18]
Removing Lhs of wire \PWM_Front_Left:PWMUDB:MODULE_1:g2:a0:a_14\[230] = zero[18]
Removing Lhs of wire \PWM_Front_Left:PWMUDB:MODULE_1:g2:a0:a_13\[231] = zero[18]
Removing Lhs of wire \PWM_Front_Left:PWMUDB:MODULE_1:g2:a0:a_12\[232] = zero[18]
Removing Lhs of wire \PWM_Front_Left:PWMUDB:MODULE_1:g2:a0:a_11\[233] = zero[18]
Removing Lhs of wire \PWM_Front_Left:PWMUDB:MODULE_1:g2:a0:a_10\[234] = zero[18]
Removing Lhs of wire \PWM_Front_Left:PWMUDB:MODULE_1:g2:a0:a_9\[235] = zero[18]
Removing Lhs of wire \PWM_Front_Left:PWMUDB:MODULE_1:g2:a0:a_8\[236] = zero[18]
Removing Lhs of wire \PWM_Front_Left:PWMUDB:MODULE_1:g2:a0:a_7\[237] = zero[18]
Removing Lhs of wire \PWM_Front_Left:PWMUDB:MODULE_1:g2:a0:a_6\[238] = zero[18]
Removing Lhs of wire \PWM_Front_Left:PWMUDB:MODULE_1:g2:a0:a_5\[239] = zero[18]
Removing Lhs of wire \PWM_Front_Left:PWMUDB:MODULE_1:g2:a0:a_4\[240] = zero[18]
Removing Lhs of wire \PWM_Front_Left:PWMUDB:MODULE_1:g2:a0:a_3\[241] = zero[18]
Removing Lhs of wire \PWM_Front_Left:PWMUDB:MODULE_1:g2:a0:a_2\[242] = zero[18]
Removing Lhs of wire \PWM_Front_Left:PWMUDB:MODULE_1:g2:a0:a_1\[243] = \PWM_Front_Left:PWMUDB:MODIN1_1\[244]
Removing Lhs of wire \PWM_Front_Left:PWMUDB:MODIN1_1\[244] = \PWM_Front_Left:PWMUDB:dith_count_1\[52]
Removing Lhs of wire \PWM_Front_Left:PWMUDB:MODULE_1:g2:a0:a_0\[245] = \PWM_Front_Left:PWMUDB:MODIN1_0\[246]
Removing Lhs of wire \PWM_Front_Left:PWMUDB:MODIN1_0\[246] = \PWM_Front_Left:PWMUDB:dith_count_0\[54]
Removing Lhs of wire \PWM_Front_Left:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[378] = one[2]
Removing Lhs of wire \PWM_Front_Left:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[379] = one[2]
Removing Rhs of wire Net_39[380] = \PWM_Front_Left:Net_96\[70]
Removing Rhs of wire Net_49[388] = \Control_Reg_Direction:control_out_0\[408]
Removing Rhs of wire Net_49[388] = \Control_Reg_Direction:control_0\[431]
Removing Rhs of wire Net_44[390] = \demux_1:tmp__demux_1_0_reg\[387]
Removing Rhs of wire Net_46[391] = \demux_1:tmp__demux_1_1_reg\[389]
Removing Lhs of wire tmpOE__Front_Left_Reverse_net_0[395] = one[2]
Removing Lhs of wire tmpOE__Front_Left_Forward_net_0[401] = one[2]
Removing Lhs of wire \Control_Reg_Direction:clk\[406] = zero[18]
Removing Lhs of wire \Control_Reg_Direction:rst\[407] = zero[18]
Removing Rhs of wire Net_77[409] = \Control_Reg_Direction:control_out_1\[410]
Removing Rhs of wire Net_77[409] = \Control_Reg_Direction:control_1\[430]
Removing Rhs of wire Net_96[411] = \Control_Reg_Direction:control_out_2\[412]
Removing Rhs of wire Net_96[411] = \Control_Reg_Direction:control_2\[429]
Removing Rhs of wire Net_115[413] = \Control_Reg_Direction:control_out_3\[414]
Removing Rhs of wire Net_115[413] = \Control_Reg_Direction:control_3\[428]
Removing Rhs of wire \PWM_Front_Right:PWMUDB:ctrl_enable\[443] = \PWM_Front_Right:PWMUDB:control_7\[444]
Removing Lhs of wire \PWM_Front_Right:PWMUDB:hwCapture\[458] = zero[18]
Removing Lhs of wire \PWM_Front_Right:PWMUDB:hwEnable\[459] = \PWM_Front_Right:PWMUDB:ctrl_enable\[443]
Removing Lhs of wire \PWM_Front_Right:PWMUDB:trig_out\[463] = one[2]
Removing Lhs of wire \PWM_Front_Right:PWMUDB:runmode_enable\\R\[465] = zero[18]
Removing Lhs of wire \PWM_Front_Right:PWMUDB:runmode_enable\\S\[466] = zero[18]
Removing Lhs of wire \PWM_Front_Right:PWMUDB:final_enable\[467] = \PWM_Front_Right:PWMUDB:runmode_enable\[464]
Removing Lhs of wire \PWM_Front_Right:PWMUDB:ltch_kill_reg\\R\[471] = zero[18]
Removing Lhs of wire \PWM_Front_Right:PWMUDB:ltch_kill_reg\\S\[472] = zero[18]
Removing Lhs of wire \PWM_Front_Right:PWMUDB:min_kill_reg\\R\[474] = zero[18]
Removing Lhs of wire \PWM_Front_Right:PWMUDB:min_kill_reg\\S\[475] = zero[18]
Removing Lhs of wire \PWM_Front_Right:PWMUDB:final_kill\[478] = one[2]
Removing Lhs of wire \PWM_Front_Right:PWMUDB:add_vi_vv_MODGEN_2_1\[482] = \PWM_Front_Right:PWMUDB:MODULE_2:g2:a0:s_1\[768]
Removing Lhs of wire \PWM_Front_Right:PWMUDB:add_vi_vv_MODGEN_2_0\[484] = \PWM_Front_Right:PWMUDB:MODULE_2:g2:a0:s_0\[769]
Removing Lhs of wire \PWM_Front_Right:PWMUDB:dith_count_1\\R\[485] = zero[18]
Removing Lhs of wire \PWM_Front_Right:PWMUDB:dith_count_1\\S\[486] = zero[18]
Removing Lhs of wire \PWM_Front_Right:PWMUDB:dith_count_0\\R\[487] = zero[18]
Removing Lhs of wire \PWM_Front_Right:PWMUDB:dith_count_0\\S\[488] = zero[18]
Removing Rhs of wire \PWM_Front_Right:PWMUDB:compare1\[490] = \PWM_Front_Right:PWMUDB:cmp1_less\[491]
Removing Lhs of wire \PWM_Front_Right:PWMUDB:cmp2\[495] = zero[18]
Removing Lhs of wire \PWM_Front_Right:PWMUDB:pwm_temp\[496] = \PWM_Front_Right:PWMUDB:cmp1\[494]
Removing Rhs of wire \PWM_Front_Right:Net_96\[499] = \PWM_Front_Right:PWMUDB:pwm_reg_i\[498]
Removing Lhs of wire \PWM_Front_Right:PWMUDB:pwm1_i\[500] = zero[18]
Removing Lhs of wire \PWM_Front_Right:PWMUDB:pwm2_i\[501] = zero[18]
Removing Lhs of wire \PWM_Front_Right:PWMUDB:status_6\[506] = zero[18]
Removing Rhs of wire \PWM_Front_Right:PWMUDB:status_0\[507] = \PWM_Front_Right:PWMUDB:cmp1_status_reg\[508]
Removing Rhs of wire \PWM_Front_Right:PWMUDB:status_1\[509] = \PWM_Front_Right:PWMUDB:cmp2_status_reg\[510]
Removing Lhs of wire \PWM_Front_Right:PWMUDB:status_2\[511] = \PWM_Front_Right:PWMUDB:tc_i\[435]
Removing Rhs of wire \PWM_Front_Right:PWMUDB:status_3\[512] = \PWM_Front_Right:PWMUDB:fifo_full\[513]
Removing Lhs of wire \PWM_Front_Right:PWMUDB:status_4\[514] = zero[18]
Removing Lhs of wire \PWM_Front_Right:PWMUDB:cmp2_status\[518] = zero[18]
Removing Lhs of wire \PWM_Front_Right:PWMUDB:cmp1_status_reg\\R\[519] = zero[18]
Removing Lhs of wire \PWM_Front_Right:PWMUDB:cmp1_status_reg\\S\[520] = zero[18]
Removing Lhs of wire \PWM_Front_Right:PWMUDB:cmp2_status_reg\\R\[521] = zero[18]
Removing Lhs of wire \PWM_Front_Right:PWMUDB:cmp2_status_reg\\S\[522] = zero[18]
Removing Lhs of wire \PWM_Front_Right:PWMUDB:final_kill_reg\\R\[523] = zero[18]
Removing Lhs of wire \PWM_Front_Right:PWMUDB:final_kill_reg\\S\[524] = zero[18]
Removing Lhs of wire \PWM_Front_Right:PWMUDB:reset\[526] = zero[18]
Removing Lhs of wire \PWM_Front_Right:PWMUDB:cs_addr_2\[529] = \PWM_Front_Right:PWMUDB:tc_i\[435]
Removing Lhs of wire \PWM_Front_Right:PWMUDB:cs_addr_1\[530] = \PWM_Front_Right:PWMUDB:runmode_enable\[464]
Removing Lhs of wire \PWM_Front_Right:PWMUDB:cs_addr_0\[531] = zero[18]
Removing Lhs of wire \PWM_Front_Right:PWMUDB:MODULE_2:g2:a0:a_23\[650] = zero[18]
Removing Lhs of wire \PWM_Front_Right:PWMUDB:MODULE_2:g2:a0:a_22\[651] = zero[18]
Removing Lhs of wire \PWM_Front_Right:PWMUDB:MODULE_2:g2:a0:a_21\[652] = zero[18]
Removing Lhs of wire \PWM_Front_Right:PWMUDB:MODULE_2:g2:a0:a_20\[653] = zero[18]
Removing Lhs of wire \PWM_Front_Right:PWMUDB:MODULE_2:g2:a0:a_19\[654] = zero[18]
Removing Lhs of wire \PWM_Front_Right:PWMUDB:MODULE_2:g2:a0:a_18\[655] = zero[18]
Removing Lhs of wire \PWM_Front_Right:PWMUDB:MODULE_2:g2:a0:a_17\[656] = zero[18]
Removing Lhs of wire \PWM_Front_Right:PWMUDB:MODULE_2:g2:a0:a_16\[657] = zero[18]
Removing Lhs of wire \PWM_Front_Right:PWMUDB:MODULE_2:g2:a0:a_15\[658] = zero[18]
Removing Lhs of wire \PWM_Front_Right:PWMUDB:MODULE_2:g2:a0:a_14\[659] = zero[18]
Removing Lhs of wire \PWM_Front_Right:PWMUDB:MODULE_2:g2:a0:a_13\[660] = zero[18]
Removing Lhs of wire \PWM_Front_Right:PWMUDB:MODULE_2:g2:a0:a_12\[661] = zero[18]
Removing Lhs of wire \PWM_Front_Right:PWMUDB:MODULE_2:g2:a0:a_11\[662] = zero[18]
Removing Lhs of wire \PWM_Front_Right:PWMUDB:MODULE_2:g2:a0:a_10\[663] = zero[18]
Removing Lhs of wire \PWM_Front_Right:PWMUDB:MODULE_2:g2:a0:a_9\[664] = zero[18]
Removing Lhs of wire \PWM_Front_Right:PWMUDB:MODULE_2:g2:a0:a_8\[665] = zero[18]
Removing Lhs of wire \PWM_Front_Right:PWMUDB:MODULE_2:g2:a0:a_7\[666] = zero[18]
Removing Lhs of wire \PWM_Front_Right:PWMUDB:MODULE_2:g2:a0:a_6\[667] = zero[18]
Removing Lhs of wire \PWM_Front_Right:PWMUDB:MODULE_2:g2:a0:a_5\[668] = zero[18]
Removing Lhs of wire \PWM_Front_Right:PWMUDB:MODULE_2:g2:a0:a_4\[669] = zero[18]
Removing Lhs of wire \PWM_Front_Right:PWMUDB:MODULE_2:g2:a0:a_3\[670] = zero[18]
Removing Lhs of wire \PWM_Front_Right:PWMUDB:MODULE_2:g2:a0:a_2\[671] = zero[18]
Removing Lhs of wire \PWM_Front_Right:PWMUDB:MODULE_2:g2:a0:a_1\[672] = \PWM_Front_Right:PWMUDB:MODIN2_1\[673]
Removing Lhs of wire \PWM_Front_Right:PWMUDB:MODIN2_1\[673] = \PWM_Front_Right:PWMUDB:dith_count_1\[481]
Removing Lhs of wire \PWM_Front_Right:PWMUDB:MODULE_2:g2:a0:a_0\[674] = \PWM_Front_Right:PWMUDB:MODIN2_0\[675]
Removing Lhs of wire \PWM_Front_Right:PWMUDB:MODIN2_0\[675] = \PWM_Front_Right:PWMUDB:dith_count_0\[483]
Removing Lhs of wire \PWM_Front_Right:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_0\[807] = one[2]
Removing Lhs of wire \PWM_Front_Right:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\[808] = one[2]
Removing Rhs of wire Net_72[809] = \PWM_Front_Right:Net_96\[499]
Removing Rhs of wire Net_75[818] = \demux_2:tmp__demux_2_0_reg\[816]
Removing Rhs of wire Net_76[819] = \demux_2:tmp__demux_2_1_reg\[817]
Removing Lhs of wire tmpOE__Front_Right_Reverse_net_0[823] = one[2]
Removing Lhs of wire tmpOE__Front_Right_Forward_net_0[829] = one[2]
Removing Rhs of wire \I2C:sda_x_wire\[834] = \I2C:Net_643_1\[835]
Removing Rhs of wire \I2C:Net_697\[837] = \I2C:Net_643_2\[843]
Removing Rhs of wire \I2C:Net_1109_0\[840] = \I2C:scl_yfb\[853]
Removing Rhs of wire \I2C:Net_1109_1\[841] = \I2C:sda_yfb\[854]
Removing Lhs of wire \I2C:scl_x_wire\[844] = \I2C:Net_643_0\[842]
Removing Lhs of wire \I2C:Net_969\[845] = one[2]
Removing Lhs of wire \I2C:Net_968\[846] = one[2]
Removing Lhs of wire \I2C:tmpOE__Bufoe_scl_net_0\[856] = one[2]
Removing Lhs of wire \I2C:tmpOE__Bufoe_sda_net_0\[859] = one[2]
Removing Lhs of wire \PWM_Back_Left:Net_107\[867] = zero[18]
Removing Lhs of wire \PWM_Back_Left:Net_113\[868] = one[2]
Removing Rhs of wire Net_91[872] = \PWM_Back_Left:Net_57\[870]
Removing Lhs of wire Net_37[875] = zero[18]
Removing Rhs of wire Net_94[879] = \demux_3:tmp__demux_3_0_reg\[877]
Removing Rhs of wire Net_95[880] = \demux_3:tmp__demux_3_1_reg\[878]
Removing Lhs of wire tmpOE__Back_Left_Reverse_net_0[884] = one[2]
Removing Lhs of wire tmpOE__Back_Left_Forward_net_0[890] = one[2]
Removing Lhs of wire tmpOE__SCL_net_0[896] = one[2]
Removing Lhs of wire \PWM_Back_Right:Net_107\[901] = zero[18]
Removing Lhs of wire \PWM_Back_Right:Net_113\[902] = one[2]
Removing Rhs of wire Net_110[906] = \PWM_Back_Right:Net_57\[904]
Removing Lhs of wire Net_55[909] = zero[18]
Removing Rhs of wire Net_113[913] = \demux_4:tmp__demux_4_0_reg\[911]
Removing Rhs of wire Net_114[914] = \demux_4:tmp__demux_4_1_reg\[912]
Removing Lhs of wire tmpOE__Back_Right_Reverse_net_0[918] = one[2]
Removing Lhs of wire tmpOE__Back_Right_Forward_net_0[924] = one[2]
Removing Lhs of wire tmpOE__SDA_net_0[930] = one[2]
Removing Rhs of wire Net_151[935] = \UART:BUART:tx_interrupt_out\[957]
Removing Rhs of wire Net_152[939] = \UART:BUART:rx_interrupt_out\[958]
Removing Lhs of wire \UART:Net_61\[940] = \UART:Net_9\[937]
Removing Lhs of wire \UART:BUART:tx_hd_send_break\[944] = zero[18]
Removing Lhs of wire \UART:BUART:HalfDuplexSend\[945] = zero[18]
Removing Lhs of wire \UART:BUART:FinalParityType_1\[946] = zero[18]
Removing Lhs of wire \UART:BUART:FinalParityType_0\[947] = zero[18]
Removing Lhs of wire \UART:BUART:FinalAddrMode_2\[948] = zero[18]
Removing Lhs of wire \UART:BUART:FinalAddrMode_1\[949] = zero[18]
Removing Lhs of wire \UART:BUART:FinalAddrMode_0\[950] = zero[18]
Removing Lhs of wire \UART:BUART:tx_ctrl_mark\[951] = zero[18]
Removing Lhs of wire \UART:BUART:reset_reg_dp\[952] = \UART:BUART:reset_reg\[943]
Removing Lhs of wire \UART:BUART:tx_status_6\[1011] = zero[18]
Removing Lhs of wire \UART:BUART:tx_status_5\[1012] = zero[18]
Removing Lhs of wire \UART:BUART:tx_status_4\[1013] = zero[18]
Removing Lhs of wire \UART:BUART:tx_status_1\[1015] = \UART:BUART:tx_fifo_empty\[976]
Removing Lhs of wire \UART:BUART:tx_status_3\[1017] = \UART:BUART:tx_fifo_notfull\[975]
Removing Lhs of wire \UART:BUART:rx_count7_bit8_wire\[1076] = zero[18]
Removing Rhs of wire add_vv_vv_MODGEN_3_1[1084] = \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:s_1\[1095]
Removing Rhs of wire add_vv_vv_MODGEN_3_0[1086] = \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:s_0\[1096]
Removing Lhs of wire cmp_vv_vv_MODGEN_4[1087] = \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_0\[1112]
Removing Lhs of wire cmp_vv_vv_MODGEN_5[1088] = \UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:lta_0\[1126]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:a_1\[1089] = MODIN3_1[1090]
Removing Rhs of wire MODIN3_1[1090] = \UART:BUART:pollcount_1\[1082]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:a_0\[1091] = MODIN3_0[1092]
Removing Rhs of wire MODIN3_0[1092] = \UART:BUART:pollcount_0\[1085]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_0\[1098] = one[2]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_0\[1099] = one[2]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:newa_1\[1100] = MODIN3_1[1090]
Removing Lhs of wire MODIN4_1[1101] = MODIN3_1[1090]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:newa_0\[1102] = MODIN3_0[1092]
Removing Lhs of wire MODIN4_0[1103] = MODIN3_0[1092]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_1\[1104] = zero[18]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_0\[1105] = one[2]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:dataa_1\[1106] = MODIN3_1[1090]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:dataa_0\[1107] = MODIN3_0[1092]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:datab_1\[1108] = zero[18]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:datab_0\[1109] = one[2]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:newa_1\[1114] = MODIN3_1[1090]
Removing Lhs of wire MODIN5_1[1115] = MODIN3_1[1090]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:newa_0\[1116] = MODIN3_0[1092]
Removing Lhs of wire MODIN5_0[1117] = MODIN3_0[1092]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:newb_1\[1118] = one[2]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:newb_0\[1119] = zero[18]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:dataa_1\[1120] = MODIN3_1[1090]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:dataa_0\[1121] = MODIN3_0[1092]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:datab_1\[1122] = one[2]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:datab_0\[1123] = zero[18]
Removing Lhs of wire \UART:BUART:rx_status_1\[1130] = zero[18]
Removing Rhs of wire \UART:BUART:rx_status_2\[1131] = \UART:BUART:rx_parity_error_status\[1132]
Removing Rhs of wire \UART:BUART:rx_status_3\[1133] = \UART:BUART:rx_stop_bit_error\[1134]
Removing Lhs of wire cmp_vv_vv_MODGEN_6[1144] = \UART:BUART:sRX:MODULE_6:g2:a0:lta_0\[1193]
Removing Lhs of wire cmp_vv_vv_MODGEN_7[1148] = \UART:BUART:sRX:MODULE_7:g1:a0:xneq\[1215]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g2:a0:newa_6\[1149] = zero[18]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g2:a0:newa_5\[1150] = zero[18]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g2:a0:newa_4\[1151] = zero[18]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g2:a0:newa_3\[1152] = MODIN6_6[1153]
Removing Rhs of wire MODIN6_6[1153] = \UART:BUART:rx_count_6\[1071]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g2:a0:newa_2\[1154] = MODIN6_5[1155]
Removing Rhs of wire MODIN6_5[1155] = \UART:BUART:rx_count_5\[1072]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g2:a0:newa_1\[1156] = MODIN6_4[1157]
Removing Rhs of wire MODIN6_4[1157] = \UART:BUART:rx_count_4\[1073]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g2:a0:newa_0\[1158] = MODIN6_3[1159]
Removing Rhs of wire MODIN6_3[1159] = \UART:BUART:rx_count_3\[1074]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g2:a0:newb_6\[1160] = zero[18]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g2:a0:newb_5\[1161] = zero[18]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g2:a0:newb_4\[1162] = zero[18]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g2:a0:newb_3\[1163] = zero[18]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g2:a0:newb_2\[1164] = one[2]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g2:a0:newb_1\[1165] = one[2]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g2:a0:newb_0\[1166] = zero[18]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g2:a0:dataa_6\[1167] = zero[18]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g2:a0:dataa_5\[1168] = zero[18]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g2:a0:dataa_4\[1169] = zero[18]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g2:a0:dataa_3\[1170] = MODIN6_6[1153]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g2:a0:dataa_2\[1171] = MODIN6_5[1155]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g2:a0:dataa_1\[1172] = MODIN6_4[1157]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g2:a0:dataa_0\[1173] = MODIN6_3[1159]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g2:a0:datab_6\[1174] = zero[18]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g2:a0:datab_5\[1175] = zero[18]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g2:a0:datab_4\[1176] = zero[18]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g2:a0:datab_3\[1177] = zero[18]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g2:a0:datab_2\[1178] = one[2]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g2:a0:datab_1\[1179] = one[2]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g2:a0:datab_0\[1180] = zero[18]
Removing Lhs of wire \UART:BUART:sRX:MODULE_7:g1:a0:newa_0\[1195] = \UART:BUART:rx_postpoll\[1030]
Removing Lhs of wire \UART:BUART:sRX:MODULE_7:g1:a0:newb_0\[1196] = \UART:BUART:rx_parity_bit\[1147]
Removing Lhs of wire \UART:BUART:sRX:MODULE_7:g1:a0:dataa_0\[1197] = \UART:BUART:rx_postpoll\[1030]
Removing Lhs of wire \UART:BUART:sRX:MODULE_7:g1:a0:datab_0\[1198] = \UART:BUART:rx_parity_bit\[1147]
Removing Lhs of wire \UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:a_0\[1199] = \UART:BUART:rx_postpoll\[1030]
Removing Lhs of wire \UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:b_0\[1200] = \UART:BUART:rx_parity_bit\[1147]
Removing Lhs of wire \UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:aeqb_0\[1202] = one[2]
Removing Lhs of wire \UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:eq_0\[1203] = \UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:xnor_array_0\[1201]
Removing Lhs of wire \UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:eqi_0\[1204] = \UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:xnor_array_0\[1201]
Removing Lhs of wire tmpOE__Rx_norm_net_0[1226] = one[2]
Removing Lhs of wire tmpOE__Tx_norm_net_0[1231] = one[2]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_6\[1237] = one[2]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_5\[1238] = one[2]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_4\[1239] = one[2]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_3\[1240] = one[2]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_2\[1241] = one[2]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_1\[1242] = one[2]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_0\[1243] = one[2]
Removing Lhs of wire \Counter_Refresh:Net_82\[1262] = zero[18]
Removing Lhs of wire \Counter_Refresh:Net_91\[1263] = zero[18]
Removing Rhs of wire Net_265[1264] = \Counter_Refresh:Net_48\[1265]
Removing Rhs of wire Net_299[1268] = \Counter_Refresh:Net_42\[1267]
Removing Lhs of wire \Counter_Time:Net_82\[1275] = zero[18]
Removing Lhs of wire \Counter_Time:Net_91\[1276] = zero[18]
Removing Rhs of wire Net_539[1277] = \Counter_Time:Net_48\[1278]
Removing Lhs of wire tmpOE__Servo_Paddle_net_0[1287] = one[2]
Removing Rhs of wire Net_356[1288] = \PWM_Servo:Net_96\[1360]
Removing Rhs of wire Net_356[1288] = \PWM_Servo:PWMUDB:pwm_reg_i\[1359]
Removing Rhs of wire \PWM_Servo:PWMUDB:ctrl_enable\[1304] = \PWM_Servo:PWMUDB:control_7\[1305]
Removing Lhs of wire \PWM_Servo:PWMUDB:hwCapture\[1319] = zero[18]
Removing Lhs of wire \PWM_Servo:PWMUDB:hwEnable\[1320] = \PWM_Servo:PWMUDB:ctrl_enable\[1304]
Removing Lhs of wire \PWM_Servo:PWMUDB:trig_out\[1324] = one[2]
Removing Lhs of wire \PWM_Servo:PWMUDB:runmode_enable\\R\[1326] = zero[18]
Removing Lhs of wire \PWM_Servo:PWMUDB:runmode_enable\\S\[1327] = zero[18]
Removing Lhs of wire \PWM_Servo:PWMUDB:final_enable\[1328] = \PWM_Servo:PWMUDB:runmode_enable\[1325]
Removing Lhs of wire \PWM_Servo:PWMUDB:ltch_kill_reg\\R\[1332] = zero[18]
Removing Lhs of wire \PWM_Servo:PWMUDB:ltch_kill_reg\\S\[1333] = zero[18]
Removing Lhs of wire \PWM_Servo:PWMUDB:min_kill_reg\\R\[1335] = zero[18]
Removing Lhs of wire \PWM_Servo:PWMUDB:min_kill_reg\\S\[1336] = zero[18]
Removing Lhs of wire \PWM_Servo:PWMUDB:final_kill\[1339] = one[2]
Removing Lhs of wire \PWM_Servo:PWMUDB:add_vi_vv_MODGEN_8_1\[1343] = \PWM_Servo:PWMUDB:MODULE_8:g2:a0:s_1\[1629]
Removing Lhs of wire \PWM_Servo:PWMUDB:add_vi_vv_MODGEN_8_0\[1345] = \PWM_Servo:PWMUDB:MODULE_8:g2:a0:s_0\[1630]
Removing Lhs of wire \PWM_Servo:PWMUDB:dith_count_1\\R\[1346] = zero[18]
Removing Lhs of wire \PWM_Servo:PWMUDB:dith_count_1\\S\[1347] = zero[18]
Removing Lhs of wire \PWM_Servo:PWMUDB:dith_count_0\\R\[1348] = zero[18]
Removing Lhs of wire \PWM_Servo:PWMUDB:dith_count_0\\S\[1349] = zero[18]
Removing Rhs of wire \PWM_Servo:PWMUDB:compare1\[1351] = \PWM_Servo:PWMUDB:cmp1_less\[1352]
Removing Lhs of wire \PWM_Servo:PWMUDB:cmp2\[1356] = zero[18]
Removing Lhs of wire \PWM_Servo:PWMUDB:pwm_temp\[1357] = \PWM_Servo:PWMUDB:cmp1\[1355]
Removing Lhs of wire \PWM_Servo:PWMUDB:pwm1_i\[1361] = zero[18]
Removing Lhs of wire \PWM_Servo:PWMUDB:pwm2_i\[1362] = zero[18]
Removing Lhs of wire \PWM_Servo:PWMUDB:status_6\[1367] = zero[18]
Removing Rhs of wire \PWM_Servo:PWMUDB:status_0\[1368] = \PWM_Servo:PWMUDB:cmp1_status_reg\[1369]
Removing Rhs of wire \PWM_Servo:PWMUDB:status_1\[1370] = \PWM_Servo:PWMUDB:cmp2_status_reg\[1371]
Removing Lhs of wire \PWM_Servo:PWMUDB:status_2\[1372] = \PWM_Servo:PWMUDB:tc_i\[1296]
Removing Rhs of wire \PWM_Servo:PWMUDB:status_3\[1373] = \PWM_Servo:PWMUDB:fifo_full\[1374]
Removing Lhs of wire \PWM_Servo:PWMUDB:status_4\[1375] = zero[18]
Removing Lhs of wire \PWM_Servo:PWMUDB:cmp2_status\[1379] = zero[18]
Removing Lhs of wire \PWM_Servo:PWMUDB:cmp1_status_reg\\R\[1380] = zero[18]
Removing Lhs of wire \PWM_Servo:PWMUDB:cmp1_status_reg\\S\[1381] = zero[18]
Removing Lhs of wire \PWM_Servo:PWMUDB:cmp2_status_reg\\R\[1382] = zero[18]
Removing Lhs of wire \PWM_Servo:PWMUDB:cmp2_status_reg\\S\[1383] = zero[18]
Removing Lhs of wire \PWM_Servo:PWMUDB:final_kill_reg\\R\[1384] = zero[18]
Removing Lhs of wire \PWM_Servo:PWMUDB:final_kill_reg\\S\[1385] = zero[18]
Removing Lhs of wire \PWM_Servo:PWMUDB:reset\[1387] = zero[18]
Removing Lhs of wire \PWM_Servo:PWMUDB:cs_addr_2\[1390] = \PWM_Servo:PWMUDB:tc_i\[1296]
Removing Lhs of wire \PWM_Servo:PWMUDB:cs_addr_1\[1391] = \PWM_Servo:PWMUDB:runmode_enable\[1325]
Removing Lhs of wire \PWM_Servo:PWMUDB:cs_addr_0\[1392] = zero[18]
Removing Lhs of wire \PWM_Servo:PWMUDB:MODULE_8:g2:a0:a_23\[1511] = zero[18]
Removing Lhs of wire \PWM_Servo:PWMUDB:MODULE_8:g2:a0:a_22\[1512] = zero[18]
Removing Lhs of wire \PWM_Servo:PWMUDB:MODULE_8:g2:a0:a_21\[1513] = zero[18]
Removing Lhs of wire \PWM_Servo:PWMUDB:MODULE_8:g2:a0:a_20\[1514] = zero[18]
Removing Lhs of wire \PWM_Servo:PWMUDB:MODULE_8:g2:a0:a_19\[1515] = zero[18]
Removing Lhs of wire \PWM_Servo:PWMUDB:MODULE_8:g2:a0:a_18\[1516] = zero[18]
Removing Lhs of wire \PWM_Servo:PWMUDB:MODULE_8:g2:a0:a_17\[1517] = zero[18]
Removing Lhs of wire \PWM_Servo:PWMUDB:MODULE_8:g2:a0:a_16\[1518] = zero[18]
Removing Lhs of wire \PWM_Servo:PWMUDB:MODULE_8:g2:a0:a_15\[1519] = zero[18]
Removing Lhs of wire \PWM_Servo:PWMUDB:MODULE_8:g2:a0:a_14\[1520] = zero[18]
Removing Lhs of wire \PWM_Servo:PWMUDB:MODULE_8:g2:a0:a_13\[1521] = zero[18]
Removing Lhs of wire \PWM_Servo:PWMUDB:MODULE_8:g2:a0:a_12\[1522] = zero[18]
Removing Lhs of wire \PWM_Servo:PWMUDB:MODULE_8:g2:a0:a_11\[1523] = zero[18]
Removing Lhs of wire \PWM_Servo:PWMUDB:MODULE_8:g2:a0:a_10\[1524] = zero[18]
Removing Lhs of wire \PWM_Servo:PWMUDB:MODULE_8:g2:a0:a_9\[1525] = zero[18]
Removing Lhs of wire \PWM_Servo:PWMUDB:MODULE_8:g2:a0:a_8\[1526] = zero[18]
Removing Lhs of wire \PWM_Servo:PWMUDB:MODULE_8:g2:a0:a_7\[1527] = zero[18]
Removing Lhs of wire \PWM_Servo:PWMUDB:MODULE_8:g2:a0:a_6\[1528] = zero[18]
Removing Lhs of wire \PWM_Servo:PWMUDB:MODULE_8:g2:a0:a_5\[1529] = zero[18]
Removing Lhs of wire \PWM_Servo:PWMUDB:MODULE_8:g2:a0:a_4\[1530] = zero[18]
Removing Lhs of wire \PWM_Servo:PWMUDB:MODULE_8:g2:a0:a_3\[1531] = zero[18]
Removing Lhs of wire \PWM_Servo:PWMUDB:MODULE_8:g2:a0:a_2\[1532] = zero[18]
Removing Lhs of wire \PWM_Servo:PWMUDB:MODULE_8:g2:a0:a_1\[1533] = \PWM_Servo:PWMUDB:MODIN7_1\[1534]
Removing Lhs of wire \PWM_Servo:PWMUDB:MODIN7_1\[1534] = \PWM_Servo:PWMUDB:dith_count_1\[1342]
Removing Lhs of wire \PWM_Servo:PWMUDB:MODULE_8:g2:a0:a_0\[1535] = \PWM_Servo:PWMUDB:MODIN7_0\[1536]
Removing Lhs of wire \PWM_Servo:PWMUDB:MODIN7_0\[1536] = \PWM_Servo:PWMUDB:dith_count_0\[1344]
Removing Lhs of wire \PWM_Servo:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_0\[1668] = one[2]
Removing Lhs of wire \PWM_Servo:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_0\[1669] = one[2]
Removing Lhs of wire tmpOE__Rx_pi_net_0[1676] = one[2]
Removing Lhs of wire tmpOE__Tx_pi_net_0[1682] = one[2]
Removing Rhs of wire Net_486[1689] = \UART_Pi:BUART:rx_interrupt_out\[1712]
Removing Rhs of wire Net_516[1691] = \UART_Pi:BUART:tx_interrupt_out\[1711]
Removing Lhs of wire \UART_Pi:Net_61\[1695] = \UART_Pi:Net_9\[1693]
Removing Lhs of wire \UART_Pi:BUART:tx_hd_send_break\[1699] = zero[18]
Removing Lhs of wire \UART_Pi:BUART:HalfDuplexSend\[1700] = zero[18]
Removing Lhs of wire \UART_Pi:BUART:FinalParityType_1\[1701] = zero[18]
Removing Lhs of wire \UART_Pi:BUART:FinalParityType_0\[1702] = zero[18]
Removing Lhs of wire \UART_Pi:BUART:FinalAddrMode_2\[1703] = zero[18]
Removing Lhs of wire \UART_Pi:BUART:FinalAddrMode_1\[1704] = zero[18]
Removing Lhs of wire \UART_Pi:BUART:FinalAddrMode_0\[1705] = zero[18]
Removing Lhs of wire \UART_Pi:BUART:tx_ctrl_mark\[1706] = zero[18]
Removing Lhs of wire \UART_Pi:BUART:reset_reg_dp\[1707] = \UART_Pi:BUART:reset_reg\[1698]
Removing Lhs of wire \UART_Pi:BUART:tx_status_6\[1765] = zero[18]
Removing Lhs of wire \UART_Pi:BUART:tx_status_5\[1766] = zero[18]
Removing Lhs of wire \UART_Pi:BUART:tx_status_4\[1767] = zero[18]
Removing Lhs of wire \UART_Pi:BUART:tx_status_1\[1769] = \UART_Pi:BUART:tx_fifo_empty\[1730]
Removing Lhs of wire \UART_Pi:BUART:tx_status_3\[1771] = \UART_Pi:BUART:tx_fifo_notfull\[1729]
Removing Lhs of wire \UART_Pi:BUART:rx_count7_bit8_wire\[1830] = zero[18]
Removing Lhs of wire \UART_Pi:BUART:sRX:s23Poll:add_vv_vv_MODGEN_9_1\[1837] = \UART_Pi:BUART:sRX:s23Poll:MODULE_9:g2:a0:s_1\[1848]
Removing Lhs of wire \UART_Pi:BUART:sRX:s23Poll:add_vv_vv_MODGEN_9_0\[1839] = \UART_Pi:BUART:sRX:s23Poll:MODULE_9:g2:a0:s_0\[1849]
Removing Lhs of wire \UART_Pi:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_10\[1840] = \UART_Pi:BUART:sRX:s23Poll:MODULE_10:g2:a0:lta_0\[1865]
Removing Lhs of wire \UART_Pi:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_11\[1841] = \UART_Pi:BUART:sRX:s23Poll:MODULE_11:g2:a0:lta_0\[1879]
Removing Lhs of wire \UART_Pi:BUART:sRX:s23Poll:MODULE_9:g2:a0:a_1\[1842] = \UART_Pi:BUART:sRX:s23Poll:MODIN8_1\[1843]
Removing Lhs of wire \UART_Pi:BUART:sRX:s23Poll:MODIN8_1\[1843] = \UART_Pi:BUART:pollcount_1\[1836]
Removing Lhs of wire \UART_Pi:BUART:sRX:s23Poll:MODULE_9:g2:a0:a_0\[1844] = \UART_Pi:BUART:sRX:s23Poll:MODIN8_0\[1845]
Removing Lhs of wire \UART_Pi:BUART:sRX:s23Poll:MODIN8_0\[1845] = \UART_Pi:BUART:pollcount_0\[1838]
Removing Lhs of wire \UART_Pi:BUART:sRX:s23Poll:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_0\[1851] = one[2]
Removing Lhs of wire \UART_Pi:BUART:sRX:s23Poll:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_0\[1852] = one[2]
Removing Lhs of wire \UART_Pi:BUART:sRX:s23Poll:MODULE_10:g2:a0:newa_1\[1853] = \UART_Pi:BUART:pollcount_1\[1836]
Removing Lhs of wire \UART_Pi:BUART:sRX:s23Poll:MODIN9_1\[1854] = \UART_Pi:BUART:pollcount_1\[1836]
Removing Lhs of wire \UART_Pi:BUART:sRX:s23Poll:MODULE_10:g2:a0:newa_0\[1855] = \UART_Pi:BUART:pollcount_0\[1838]
Removing Lhs of wire \UART_Pi:BUART:sRX:s23Poll:MODIN9_0\[1856] = \UART_Pi:BUART:pollcount_0\[1838]
Removing Lhs of wire \UART_Pi:BUART:sRX:s23Poll:MODULE_10:g2:a0:newb_1\[1857] = zero[18]
Removing Lhs of wire \UART_Pi:BUART:sRX:s23Poll:MODULE_10:g2:a0:newb_0\[1858] = one[2]
Removing Lhs of wire \UART_Pi:BUART:sRX:s23Poll:MODULE_10:g2:a0:dataa_1\[1859] = \UART_Pi:BUART:pollcount_1\[1836]
Removing Lhs of wire \UART_Pi:BUART:sRX:s23Poll:MODULE_10:g2:a0:dataa_0\[1860] = \UART_Pi:BUART:pollcount_0\[1838]
Removing Lhs of wire \UART_Pi:BUART:sRX:s23Poll:MODULE_10:g2:a0:datab_1\[1861] = zero[18]
Removing Lhs of wire \UART_Pi:BUART:sRX:s23Poll:MODULE_10:g2:a0:datab_0\[1862] = one[2]
Removing Lhs of wire \UART_Pi:BUART:sRX:s23Poll:MODULE_11:g2:a0:newa_1\[1867] = \UART_Pi:BUART:pollcount_1\[1836]
Removing Lhs of wire \UART_Pi:BUART:sRX:s23Poll:MODIN10_1\[1868] = \UART_Pi:BUART:pollcount_1\[1836]
Removing Lhs of wire \UART_Pi:BUART:sRX:s23Poll:MODULE_11:g2:a0:newa_0\[1869] = \UART_Pi:BUART:pollcount_0\[1838]
Removing Lhs of wire \UART_Pi:BUART:sRX:s23Poll:MODIN10_0\[1870] = \UART_Pi:BUART:pollcount_0\[1838]
Removing Lhs of wire \UART_Pi:BUART:sRX:s23Poll:MODULE_11:g2:a0:newb_1\[1871] = one[2]
Removing Lhs of wire \UART_Pi:BUART:sRX:s23Poll:MODULE_11:g2:a0:newb_0\[1872] = zero[18]
Removing Lhs of wire \UART_Pi:BUART:sRX:s23Poll:MODULE_11:g2:a0:dataa_1\[1873] = \UART_Pi:BUART:pollcount_1\[1836]
Removing Lhs of wire \UART_Pi:BUART:sRX:s23Poll:MODULE_11:g2:a0:dataa_0\[1874] = \UART_Pi:BUART:pollcount_0\[1838]
Removing Lhs of wire \UART_Pi:BUART:sRX:s23Poll:MODULE_11:g2:a0:datab_1\[1875] = one[2]
Removing Lhs of wire \UART_Pi:BUART:sRX:s23Poll:MODULE_11:g2:a0:datab_0\[1876] = zero[18]
Removing Lhs of wire \UART_Pi:BUART:rx_status_1\[1883] = zero[18]
Removing Rhs of wire \UART_Pi:BUART:rx_status_2\[1884] = \UART_Pi:BUART:rx_parity_error_status\[1885]
Removing Rhs of wire \UART_Pi:BUART:rx_status_3\[1886] = \UART_Pi:BUART:rx_stop_bit_error\[1887]
Removing Lhs of wire \UART_Pi:BUART:sRX:cmp_vv_vv_MODGEN_12\[1897] = \UART_Pi:BUART:sRX:MODULE_12:g2:a0:lta_0\[1946]
Removing Lhs of wire \UART_Pi:BUART:sRX:cmp_vv_vv_MODGEN_13\[1901] = \UART_Pi:BUART:sRX:MODULE_13:g1:a0:xneq\[1968]
Removing Lhs of wire \UART_Pi:BUART:sRX:MODULE_12:g2:a0:newa_6\[1902] = zero[18]
Removing Lhs of wire \UART_Pi:BUART:sRX:MODULE_12:g2:a0:newa_5\[1903] = zero[18]
Removing Lhs of wire \UART_Pi:BUART:sRX:MODULE_12:g2:a0:newa_4\[1904] = zero[18]
Removing Lhs of wire \UART_Pi:BUART:sRX:MODULE_12:g2:a0:newa_3\[1905] = \UART_Pi:BUART:sRX:MODIN11_6\[1906]
Removing Lhs of wire \UART_Pi:BUART:sRX:MODIN11_6\[1906] = \UART_Pi:BUART:rx_count_6\[1825]
Removing Lhs of wire \UART_Pi:BUART:sRX:MODULE_12:g2:a0:newa_2\[1907] = \UART_Pi:BUART:sRX:MODIN11_5\[1908]
Removing Lhs of wire \UART_Pi:BUART:sRX:MODIN11_5\[1908] = \UART_Pi:BUART:rx_count_5\[1826]
Removing Lhs of wire \UART_Pi:BUART:sRX:MODULE_12:g2:a0:newa_1\[1909] = \UART_Pi:BUART:sRX:MODIN11_4\[1910]
Removing Lhs of wire \UART_Pi:BUART:sRX:MODIN11_4\[1910] = \UART_Pi:BUART:rx_count_4\[1827]
Removing Lhs of wire \UART_Pi:BUART:sRX:MODULE_12:g2:a0:newa_0\[1911] = \UART_Pi:BUART:sRX:MODIN11_3\[1912]
Removing Lhs of wire \UART_Pi:BUART:sRX:MODIN11_3\[1912] = \UART_Pi:BUART:rx_count_3\[1828]
Removing Lhs of wire \UART_Pi:BUART:sRX:MODULE_12:g2:a0:newb_6\[1913] = zero[18]
Removing Lhs of wire \UART_Pi:BUART:sRX:MODULE_12:g2:a0:newb_5\[1914] = zero[18]
Removing Lhs of wire \UART_Pi:BUART:sRX:MODULE_12:g2:a0:newb_4\[1915] = zero[18]
Removing Lhs of wire \UART_Pi:BUART:sRX:MODULE_12:g2:a0:newb_3\[1916] = zero[18]
Removing Lhs of wire \UART_Pi:BUART:sRX:MODULE_12:g2:a0:newb_2\[1917] = one[2]
Removing Lhs of wire \UART_Pi:BUART:sRX:MODULE_12:g2:a0:newb_1\[1918] = one[2]
Removing Lhs of wire \UART_Pi:BUART:sRX:MODULE_12:g2:a0:newb_0\[1919] = zero[18]
Removing Lhs of wire \UART_Pi:BUART:sRX:MODULE_12:g2:a0:dataa_6\[1920] = zero[18]
Removing Lhs of wire \UART_Pi:BUART:sRX:MODULE_12:g2:a0:dataa_5\[1921] = zero[18]
Removing Lhs of wire \UART_Pi:BUART:sRX:MODULE_12:g2:a0:dataa_4\[1922] = zero[18]
Removing Lhs of wire \UART_Pi:BUART:sRX:MODULE_12:g2:a0:dataa_3\[1923] = \UART_Pi:BUART:rx_count_6\[1825]
Removing Lhs of wire \UART_Pi:BUART:sRX:MODULE_12:g2:a0:dataa_2\[1924] = \UART_Pi:BUART:rx_count_5\[1826]
Removing Lhs of wire \UART_Pi:BUART:sRX:MODULE_12:g2:a0:dataa_1\[1925] = \UART_Pi:BUART:rx_count_4\[1827]
Removing Lhs of wire \UART_Pi:BUART:sRX:MODULE_12:g2:a0:dataa_0\[1926] = \UART_Pi:BUART:rx_count_3\[1828]
Removing Lhs of wire \UART_Pi:BUART:sRX:MODULE_12:g2:a0:datab_6\[1927] = zero[18]
Removing Lhs of wire \UART_Pi:BUART:sRX:MODULE_12:g2:a0:datab_5\[1928] = zero[18]
Removing Lhs of wire \UART_Pi:BUART:sRX:MODULE_12:g2:a0:datab_4\[1929] = zero[18]
Removing Lhs of wire \UART_Pi:BUART:sRX:MODULE_12:g2:a0:datab_3\[1930] = zero[18]
Removing Lhs of wire \UART_Pi:BUART:sRX:MODULE_12:g2:a0:datab_2\[1931] = one[2]
Removing Lhs of wire \UART_Pi:BUART:sRX:MODULE_12:g2:a0:datab_1\[1932] = one[2]
Removing Lhs of wire \UART_Pi:BUART:sRX:MODULE_12:g2:a0:datab_0\[1933] = zero[18]
Removing Lhs of wire \UART_Pi:BUART:sRX:MODULE_13:g1:a0:newa_0\[1948] = \UART_Pi:BUART:rx_postpoll\[1784]
Removing Lhs of wire \UART_Pi:BUART:sRX:MODULE_13:g1:a0:newb_0\[1949] = \UART_Pi:BUART:rx_parity_bit\[1900]
Removing Lhs of wire \UART_Pi:BUART:sRX:MODULE_13:g1:a0:dataa_0\[1950] = \UART_Pi:BUART:rx_postpoll\[1784]
Removing Lhs of wire \UART_Pi:BUART:sRX:MODULE_13:g1:a0:datab_0\[1951] = \UART_Pi:BUART:rx_parity_bit\[1900]
Removing Lhs of wire \UART_Pi:BUART:sRX:MODULE_13:g1:a0:gx:u0:a_0\[1952] = \UART_Pi:BUART:rx_postpoll\[1784]
Removing Lhs of wire \UART_Pi:BUART:sRX:MODULE_13:g1:a0:gx:u0:b_0\[1953] = \UART_Pi:BUART:rx_parity_bit\[1900]
Removing Lhs of wire \UART_Pi:BUART:sRX:MODULE_13:g1:a0:gx:u0:aeqb_0\[1955] = one[2]
Removing Lhs of wire \UART_Pi:BUART:sRX:MODULE_13:g1:a0:gx:u0:eq_0\[1956] = \UART_Pi:BUART:sRX:MODULE_13:g1:a0:gx:u0:xnor_array_0\[1954]
Removing Lhs of wire \UART_Pi:BUART:sRX:MODULE_13:g1:a0:gx:u0:eqi_0\[1957] = \UART_Pi:BUART:sRX:MODULE_13:g1:a0:gx:u0:xnor_array_0\[1954]
Removing Lhs of wire \PWM_Front_Left:PWMUDB:tc_reg_i\\D\[1978] = \PWM_Front_Left:PWMUDB:tc_i\[5]
Removing Lhs of wire \PWM_Front_Left:PWMUDB:prevCapture\\D\[1979] = zero[18]
Removing Lhs of wire \PWM_Front_Left:PWMUDB:trig_last\\D\[1980] = zero[18]
Removing Lhs of wire \PWM_Front_Left:PWMUDB:ltch_kill_reg\\D\[1983] = one[2]
Removing Lhs of wire \PWM_Front_Left:PWMUDB:min_kill_reg\\D\[1984] = one[2]
Removing Lhs of wire \PWM_Front_Left:PWMUDB:pwm_reg_i\\D\[1987] = \PWM_Front_Left:PWMUDB:pwm_i\[68]
Removing Lhs of wire \PWM_Front_Left:PWMUDB:pwm1_reg_i\\D\[1988] = zero[18]
Removing Lhs of wire \PWM_Front_Left:PWMUDB:pwm2_reg_i\\D\[1989] = zero[18]
Removing Lhs of wire \PWM_Front_Left:PWMUDB:cmp1_status_reg\\D\[1990] = \PWM_Front_Left:PWMUDB:cmp1_status\[88]
Removing Lhs of wire \PWM_Front_Left:PWMUDB:cmp2_status_reg\\D\[1991] = zero[18]
Removing Lhs of wire \PWM_Front_Left:PWMUDB:final_kill_reg\\D\[1992] = one[2]
Removing Lhs of wire \PWM_Front_Left:PWMUDB:prevCompare1\\D\[1993] = \PWM_Front_Left:PWMUDB:cmp1\[65]
Removing Lhs of wire \PWM_Front_Right:PWMUDB:tc_reg_i\\D\[1994] = \PWM_Front_Right:PWMUDB:tc_i\[435]
Removing Lhs of wire \PWM_Front_Right:PWMUDB:prevCapture\\D\[1995] = zero[18]
Removing Lhs of wire \PWM_Front_Right:PWMUDB:trig_last\\D\[1996] = zero[18]
Removing Lhs of wire \PWM_Front_Right:PWMUDB:ltch_kill_reg\\D\[1999] = one[2]
Removing Lhs of wire \PWM_Front_Right:PWMUDB:min_kill_reg\\D\[2000] = one[2]
Removing Lhs of wire \PWM_Front_Right:PWMUDB:pwm_reg_i\\D\[2003] = \PWM_Front_Right:PWMUDB:pwm_i\[497]
Removing Lhs of wire \PWM_Front_Right:PWMUDB:pwm1_reg_i\\D\[2004] = zero[18]
Removing Lhs of wire \PWM_Front_Right:PWMUDB:pwm2_reg_i\\D\[2005] = zero[18]
Removing Lhs of wire \PWM_Front_Right:PWMUDB:cmp1_status_reg\\D\[2006] = \PWM_Front_Right:PWMUDB:cmp1_status\[517]
Removing Lhs of wire \PWM_Front_Right:PWMUDB:cmp2_status_reg\\D\[2007] = zero[18]
Removing Lhs of wire \PWM_Front_Right:PWMUDB:final_kill_reg\\D\[2008] = one[2]
Removing Lhs of wire \PWM_Front_Right:PWMUDB:prevCompare1\\D\[2009] = \PWM_Front_Right:PWMUDB:cmp1\[494]
Removing Lhs of wire \UART:BUART:reset_reg\\D\[2010] = zero[18]
Removing Lhs of wire \UART:BUART:tx_bitclk\\D\[2015] = \UART:BUART:tx_bitclk_enable_pre\[962]
Removing Lhs of wire \UART:BUART:rx_bitclk\\D\[2025] = \UART:BUART:rx_bitclk_pre\[1065]
Removing Lhs of wire \UART:BUART:rx_parity_error_pre\\D\[2034] = \UART:BUART:rx_parity_error_pre\[1142]
Removing Lhs of wire \UART:BUART:rx_break_status\\D\[2035] = zero[18]
Removing Lhs of wire \PWM_Servo:PWMUDB:tc_reg_i\\D\[2039] = \PWM_Servo:PWMUDB:tc_i\[1296]
Removing Lhs of wire \PWM_Servo:PWMUDB:prevCapture\\D\[2040] = zero[18]
Removing Lhs of wire \PWM_Servo:PWMUDB:trig_last\\D\[2041] = zero[18]
Removing Lhs of wire \PWM_Servo:PWMUDB:ltch_kill_reg\\D\[2044] = one[2]
Removing Lhs of wire \PWM_Servo:PWMUDB:min_kill_reg\\D\[2045] = one[2]
Removing Lhs of wire \PWM_Servo:PWMUDB:pwm_reg_i\\D\[2048] = \PWM_Servo:PWMUDB:pwm_i\[1358]
Removing Lhs of wire \PWM_Servo:PWMUDB:pwm1_reg_i\\D\[2049] = zero[18]
Removing Lhs of wire \PWM_Servo:PWMUDB:pwm2_reg_i\\D\[2050] = zero[18]
Removing Lhs of wire \PWM_Servo:PWMUDB:cmp1_status_reg\\D\[2051] = \PWM_Servo:PWMUDB:cmp1_status\[1378]
Removing Lhs of wire \PWM_Servo:PWMUDB:cmp2_status_reg\\D\[2052] = zero[18]
Removing Lhs of wire \PWM_Servo:PWMUDB:final_kill_reg\\D\[2053] = one[2]
Removing Lhs of wire \PWM_Servo:PWMUDB:prevCompare1\\D\[2054] = \PWM_Servo:PWMUDB:cmp1\[1355]
Removing Lhs of wire \UART_Pi:BUART:reset_reg\\D\[2055] = zero[18]
Removing Lhs of wire \UART_Pi:BUART:tx_bitclk\\D\[2060] = \UART_Pi:BUART:tx_bitclk_enable_pre\[1716]
Removing Lhs of wire \UART_Pi:BUART:rx_bitclk\\D\[2070] = \UART_Pi:BUART:rx_bitclk_pre\[1819]
Removing Lhs of wire \UART_Pi:BUART:rx_parity_error_pre\\D\[2079] = \UART_Pi:BUART:rx_parity_error_pre\[1895]
Removing Lhs of wire \UART_Pi:BUART:rx_break_status\\D\[2080] = zero[18]

------------------------------------------------------
Aliased 0 equations, 508 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'one' (cost = 0):
one <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Front_Left:PWMUDB:cmp1\' (cost = 0):
\PWM_Front_Left:PWMUDB:cmp1\ <= (\PWM_Front_Left:PWMUDB:compare1\);

Note:  Expanding virtual equation for '\PWM_Front_Left:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_Front_Left:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM_Front_Left:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_Front_Left:PWMUDB:MODULE_1:g2:a0:s_0\' (cost = 0):
\PWM_Front_Left:PWMUDB:MODULE_1:g2:a0:s_0\ <= (not \PWM_Front_Left:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_Front_Left:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_Front_Left:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Front_Left:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_Front_Left:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Front_Left:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM_Front_Left:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM_Front_Left:PWMUDB:dith_count_1\ and \PWM_Front_Left:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for 'Net_44' (cost = 2):
Net_44 <= ((not Net_49 and Net_39));

Note:  Expanding virtual equation for 'Net_46' (cost = 2):
Net_46 <= ((Net_39 and Net_49));

Note:  Expanding virtual equation for '\PWM_Front_Right:PWMUDB:cmp1\' (cost = 0):
\PWM_Front_Right:PWMUDB:cmp1\ <= (\PWM_Front_Right:PWMUDB:compare1\);

Note:  Expanding virtual equation for '\PWM_Front_Right:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_Front_Right:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM_Front_Right:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_Front_Right:PWMUDB:MODULE_2:g2:a0:s_0\' (cost = 0):
\PWM_Front_Right:PWMUDB:MODULE_2:g2:a0:s_0\ <= (not \PWM_Front_Right:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_Front_Right:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_Front_Right:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Front_Right:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_Front_Right:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Front_Right:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM_Front_Right:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM_Front_Right:PWMUDB:dith_count_1\ and \PWM_Front_Right:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for 'Net_75' (cost = 2):
Net_75 <= ((not Net_77 and Net_72));

Note:  Expanding virtual equation for 'Net_76' (cost = 2):
Net_76 <= ((Net_77 and Net_72));

Note:  Expanding virtual equation for 'Net_94' (cost = 2):
Net_94 <= ((not Net_96 and Net_91));

Note:  Expanding virtual equation for 'Net_95' (cost = 2):
Net_95 <= ((Net_96 and Net_91));

Note:  Expanding virtual equation for 'Net_113' (cost = 2):
Net_113 <= ((not Net_115 and Net_110));

Note:  Expanding virtual equation for 'Net_114' (cost = 2):
Net_114 <= ((Net_115 and Net_110));

Note:  Expanding virtual equation for '\UART:BUART:counter_load\' (cost = 3):
\UART:BUART:counter_load\ <= ((not \UART:BUART:tx_state_1\ and not \UART:BUART:tx_state_0\ and \UART:BUART:tx_bitclk\)
	OR (not \UART:BUART:tx_state_1\ and not \UART:BUART:tx_state_0\ and not \UART:BUART:tx_state_2\));

Note:  Expanding virtual equation for '\UART:BUART:tx_counter_tc\' (cost = 0):
\UART:BUART:tx_counter_tc\ <= (not \UART:BUART:tx_counter_dp\);

Note:  Expanding virtual equation for '\UART:BUART:rx_addressmatch\' (cost = 0):
\UART:BUART:rx_addressmatch\ <= (\UART:BUART:rx_addressmatch2\
	OR \UART:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\UART:BUART:rx_bitclk_pre\' (cost = 1):
\UART:BUART:rx_bitclk_pre\ <= ((not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and not \UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART:BUART:rx_bitclk_pre16x\' (cost = 0):
\UART:BUART:rx_bitclk_pre16x\ <= ((not \UART:BUART:rx_count_2\ and \UART:BUART:rx_count_1\ and \UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART:BUART:rx_poll_bit1\' (cost = 1):
\UART:BUART:rx_poll_bit1\ <= ((not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and \UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART:BUART:rx_poll_bit2\' (cost = 1):
\UART:BUART:rx_poll_bit2\ <= ((not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and not \UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART:BUART:pollingrange\' (cost = 4):
\UART:BUART:pollingrange\ <= ((not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (MODIN3_0);

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_3_0' (cost = 0):
add_vv_vv_MODGEN_3_0 <= (not MODIN3_0);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:gta_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:gta_1\ <= (MODIN3_1);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:lta_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:lta_1\ <= (not MODIN3_1);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:gta_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_6:g2:a0:lta_6\' (cost = 0):
\UART:BUART:sRX:MODULE_6:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_6:g2:a0:gta_6\' (cost = 0):
\UART:BUART:sRX:MODULE_6:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_6:g2:a0:lta_5\' (cost = 0):
\UART:BUART:sRX:MODULE_6:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_6:g2:a0:gta_5\' (cost = 0):
\UART:BUART:sRX:MODULE_6:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_6:g2:a0:lta_4\' (cost = 0):
\UART:BUART:sRX:MODULE_6:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_6:g2:a0:gta_4\' (cost = 0):
\UART:BUART:sRX:MODULE_6:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_6:g2:a0:lta_3\' (cost = 0):
\UART:BUART:sRX:MODULE_6:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_6:g2:a0:gta_3\' (cost = 0):
\UART:BUART:sRX:MODULE_6:g2:a0:gta_3\ <= (MODIN6_6);

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_6:g2:a0:lta_2\' (cost = 1):
\UART:BUART:sRX:MODULE_6:g2:a0:lta_2\ <= ((not MODIN6_6 and not MODIN6_5));

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_6:g2:a0:gta_2\' (cost = 0):
\UART:BUART:sRX:MODULE_6:g2:a0:gta_2\ <= (MODIN6_6);

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_6:g2:a0:lta_1\' (cost = 2):
\UART:BUART:sRX:MODULE_6:g2:a0:lta_1\ <= ((not MODIN6_6 and not MODIN6_4)
	OR (not MODIN6_6 and not MODIN6_5));

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_6:g2:a0:gta_1\' (cost = 0):
\UART:BUART:sRX:MODULE_6:g2:a0:gta_1\ <= (MODIN6_6);

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_6:g2:a0:lta_0\' (cost = 8):
\UART:BUART:sRX:MODULE_6:g2:a0:lta_0\ <= ((not MODIN6_6 and not MODIN6_4)
	OR (not MODIN6_6 and not MODIN6_5));

Note:  Expanding virtual equation for '\PWM_Servo:PWMUDB:cmp1\' (cost = 0):
\PWM_Servo:PWMUDB:cmp1\ <= (\PWM_Servo:PWMUDB:compare1\);

Note:  Expanding virtual equation for '\PWM_Servo:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_Servo:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM_Servo:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_Servo:PWMUDB:MODULE_8:g2:a0:s_0\' (cost = 0):
\PWM_Servo:PWMUDB:MODULE_8:g2:a0:s_0\ <= (not \PWM_Servo:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_Servo:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_Servo:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Servo:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_Servo:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Servo:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM_Servo:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM_Servo:PWMUDB:dith_count_1\ and \PWM_Servo:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\UART_Pi:BUART:counter_load\' (cost = 3):
\UART_Pi:BUART:counter_load\ <= ((not \UART_Pi:BUART:tx_state_1\ and not \UART_Pi:BUART:tx_state_0\ and \UART_Pi:BUART:tx_bitclk\)
	OR (not \UART_Pi:BUART:tx_state_1\ and not \UART_Pi:BUART:tx_state_0\ and not \UART_Pi:BUART:tx_state_2\));

Note:  Expanding virtual equation for '\UART_Pi:BUART:tx_counter_tc\' (cost = 0):
\UART_Pi:BUART:tx_counter_tc\ <= (not \UART_Pi:BUART:tx_counter_dp\);

Note:  Expanding virtual equation for '\UART_Pi:BUART:rx_addressmatch\' (cost = 0):
\UART_Pi:BUART:rx_addressmatch\ <= (\UART_Pi:BUART:rx_addressmatch2\
	OR \UART_Pi:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\UART_Pi:BUART:rx_bitclk_pre\' (cost = 1):
\UART_Pi:BUART:rx_bitclk_pre\ <= ((not \UART_Pi:BUART:rx_count_2\ and not \UART_Pi:BUART:rx_count_1\ and not \UART_Pi:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_Pi:BUART:rx_bitclk_pre16x\' (cost = 0):
\UART_Pi:BUART:rx_bitclk_pre16x\ <= ((not \UART_Pi:BUART:rx_count_2\ and \UART_Pi:BUART:rx_count_1\ and \UART_Pi:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_Pi:BUART:rx_poll_bit1\' (cost = 1):
\UART_Pi:BUART:rx_poll_bit1\ <= ((not \UART_Pi:BUART:rx_count_2\ and not \UART_Pi:BUART:rx_count_1\ and \UART_Pi:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_Pi:BUART:rx_poll_bit2\' (cost = 1):
\UART_Pi:BUART:rx_poll_bit2\ <= ((not \UART_Pi:BUART:rx_count_2\ and not \UART_Pi:BUART:rx_count_1\ and not \UART_Pi:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_Pi:BUART:pollingrange\' (cost = 4):
\UART_Pi:BUART:pollingrange\ <= ((not \UART_Pi:BUART:rx_count_2\ and not \UART_Pi:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\UART_Pi:BUART:sRX:s23Poll:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\UART_Pi:BUART:sRX:s23Poll:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\UART_Pi:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART_Pi:BUART:sRX:s23Poll:MODULE_9:g2:a0:s_0\' (cost = 0):
\UART_Pi:BUART:sRX:s23Poll:MODULE_9:g2:a0:s_0\ <= (not \UART_Pi:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART_Pi:BUART:sRX:s23Poll:MODULE_10:g2:a0:lta_1\' (cost = 0):
\UART_Pi:BUART:sRX:s23Poll:MODULE_10:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_Pi:BUART:sRX:s23Poll:MODULE_10:g2:a0:gta_1\' (cost = 0):
\UART_Pi:BUART:sRX:s23Poll:MODULE_10:g2:a0:gta_1\ <= (\UART_Pi:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_Pi:BUART:sRX:s23Poll:MODULE_11:g2:a0:lta_1\' (cost = 0):
\UART_Pi:BUART:sRX:s23Poll:MODULE_11:g2:a0:lta_1\ <= (not \UART_Pi:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_Pi:BUART:sRX:s23Poll:MODULE_11:g2:a0:gta_1\' (cost = 0):
\UART_Pi:BUART:sRX:s23Poll:MODULE_11:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_Pi:BUART:sRX:MODULE_12:g2:a0:lta_6\' (cost = 0):
\UART_Pi:BUART:sRX:MODULE_12:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_Pi:BUART:sRX:MODULE_12:g2:a0:gta_6\' (cost = 0):
\UART_Pi:BUART:sRX:MODULE_12:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_Pi:BUART:sRX:MODULE_12:g2:a0:lta_5\' (cost = 0):
\UART_Pi:BUART:sRX:MODULE_12:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_Pi:BUART:sRX:MODULE_12:g2:a0:gta_5\' (cost = 0):
\UART_Pi:BUART:sRX:MODULE_12:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_Pi:BUART:sRX:MODULE_12:g2:a0:lta_4\' (cost = 0):
\UART_Pi:BUART:sRX:MODULE_12:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_Pi:BUART:sRX:MODULE_12:g2:a0:gta_4\' (cost = 0):
\UART_Pi:BUART:sRX:MODULE_12:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_Pi:BUART:sRX:MODULE_12:g2:a0:lta_3\' (cost = 0):
\UART_Pi:BUART:sRX:MODULE_12:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_Pi:BUART:sRX:MODULE_12:g2:a0:gta_3\' (cost = 0):
\UART_Pi:BUART:sRX:MODULE_12:g2:a0:gta_3\ <= (\UART_Pi:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_Pi:BUART:sRX:MODULE_12:g2:a0:lta_2\' (cost = 1):
\UART_Pi:BUART:sRX:MODULE_12:g2:a0:lta_2\ <= ((not \UART_Pi:BUART:rx_count_6\ and not \UART_Pi:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART_Pi:BUART:sRX:MODULE_12:g2:a0:gta_2\' (cost = 0):
\UART_Pi:BUART:sRX:MODULE_12:g2:a0:gta_2\ <= (\UART_Pi:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_Pi:BUART:sRX:MODULE_12:g2:a0:lta_1\' (cost = 2):
\UART_Pi:BUART:sRX:MODULE_12:g2:a0:lta_1\ <= ((not \UART_Pi:BUART:rx_count_6\ and not \UART_Pi:BUART:rx_count_4\)
	OR (not \UART_Pi:BUART:rx_count_6\ and not \UART_Pi:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART_Pi:BUART:sRX:MODULE_12:g2:a0:gta_1\' (cost = 0):
\UART_Pi:BUART:sRX:MODULE_12:g2:a0:gta_1\ <= (\UART_Pi:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_Pi:BUART:sRX:MODULE_12:g2:a0:lta_0\' (cost = 8):
\UART_Pi:BUART:sRX:MODULE_12:g2:a0:lta_0\ <= ((not \UART_Pi:BUART:rx_count_6\ and not \UART_Pi:BUART:rx_count_4\)
	OR (not \UART_Pi:BUART:rx_count_6\ and not \UART_Pi:BUART:rx_count_5\));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\PWM_Front_Left:PWMUDB:MODULE_1:g2:a0:s_1\' (cost = 2):
\PWM_Front_Left:PWMUDB:MODULE_1:g2:a0:s_1\ <= ((not \PWM_Front_Left:PWMUDB:dith_count_0\ and \PWM_Front_Left:PWMUDB:dith_count_1\)
	OR (not \PWM_Front_Left:PWMUDB:dith_count_1\ and \PWM_Front_Left:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_Front_Left:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_Front_Left:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Front_Left:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_Front_Left:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Front_Left:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM_Front_Left:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Front_Right:PWMUDB:MODULE_2:g2:a0:s_1\' (cost = 2):
\PWM_Front_Right:PWMUDB:MODULE_2:g2:a0:s_1\ <= ((not \PWM_Front_Right:PWMUDB:dith_count_0\ and \PWM_Front_Right:PWMUDB:dith_count_1\)
	OR (not \PWM_Front_Right:PWMUDB:dith_count_1\ and \PWM_Front_Right:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_Front_Right:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_Front_Right:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Front_Right:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_Front_Right:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Front_Right:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM_Front_Right:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_0\' (cost = 4):
\UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_0\ <= ((not MODIN3_1 and not MODIN3_0));

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:lta_0\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:lta_0\ <= (not MODIN3_1);

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_3_1' (cost = 2):
add_vv_vv_MODGEN_3_1 <= ((not MODIN3_0 and MODIN3_1)
	OR (not MODIN3_1 and MODIN3_0));

Note:  Expanding virtual equation for '\PWM_Servo:PWMUDB:MODULE_8:g2:a0:s_1\' (cost = 2):
\PWM_Servo:PWMUDB:MODULE_8:g2:a0:s_1\ <= ((not \PWM_Servo:PWMUDB:dith_count_0\ and \PWM_Servo:PWMUDB:dith_count_1\)
	OR (not \PWM_Servo:PWMUDB:dith_count_1\ and \PWM_Servo:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_Servo:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_Servo:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Servo:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_Servo:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Servo:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM_Servo:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_Pi:BUART:sRX:s23Poll:MODULE_10:g2:a0:lta_0\' (cost = 4):
\UART_Pi:BUART:sRX:s23Poll:MODULE_10:g2:a0:lta_0\ <= ((not \UART_Pi:BUART:pollcount_1\ and not \UART_Pi:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART_Pi:BUART:sRX:s23Poll:MODULE_11:g2:a0:lta_0\' (cost = 0):
\UART_Pi:BUART:sRX:s23Poll:MODULE_11:g2:a0:lta_0\ <= (not \UART_Pi:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_Pi:BUART:sRX:s23Poll:MODULE_9:g2:a0:s_1\' (cost = 2):
\UART_Pi:BUART:sRX:s23Poll:MODULE_9:g2:a0:s_1\ <= ((not \UART_Pi:BUART:pollcount_0\ and \UART_Pi:BUART:pollcount_1\)
	OR (not \UART_Pi:BUART:pollcount_1\ and \UART_Pi:BUART:pollcount_0\));


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\PWM_Front_Left:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_Front_Left:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Front_Left:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_Front_Left:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Front_Left:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM_Front_Left:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Front_Right:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_Front_Right:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Front_Right:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_Front_Right:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Front_Right:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM_Front_Right:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:rx_postpoll\' (cost = 72):
\UART:BUART:rx_postpoll\ <= (MODIN3_1
	OR (Net_461 and MODIN3_0));

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:xnor_array_0\ <= ((not Net_461 and not MODIN3_1 and not \UART:BUART:rx_parity_bit\)
	OR (not MODIN3_1 and not MODIN3_0 and not \UART:BUART:rx_parity_bit\)
	OR (MODIN3_1 and \UART:BUART:rx_parity_bit\)
	OR (Net_461 and MODIN3_0 and \UART:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:aeqb_1\ <= ((not Net_461 and not MODIN3_1 and not \UART:BUART:rx_parity_bit\)
	OR (not MODIN3_1 and not MODIN3_0 and not \UART:BUART:rx_parity_bit\)
	OR (MODIN3_1 and \UART:BUART:rx_parity_bit\)
	OR (Net_461 and MODIN3_0 and \UART:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\PWM_Servo:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_Servo:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Servo:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_Servo:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Servo:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM_Servo:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_Pi:BUART:rx_postpoll\' (cost = 72):
\UART_Pi:BUART:rx_postpoll\ <= (\UART_Pi:BUART:pollcount_1\
	OR (Net_484 and \UART_Pi:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART_Pi:BUART:sRX:MODULE_13:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\UART_Pi:BUART:sRX:MODULE_13:g1:a0:gx:u0:xnor_array_0\ <= ((not Net_484 and not \UART_Pi:BUART:pollcount_1\ and not \UART_Pi:BUART:rx_parity_bit\)
	OR (not \UART_Pi:BUART:pollcount_1\ and not \UART_Pi:BUART:pollcount_0\ and not \UART_Pi:BUART:rx_parity_bit\)
	OR (\UART_Pi:BUART:pollcount_1\ and \UART_Pi:BUART:rx_parity_bit\)
	OR (Net_484 and \UART_Pi:BUART:pollcount_0\ and \UART_Pi:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART_Pi:BUART:sRX:MODULE_13:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\UART_Pi:BUART:sRX:MODULE_13:g1:a0:gx:u0:aeqb_1\ <= ((not Net_484 and not \UART_Pi:BUART:pollcount_1\ and not \UART_Pi:BUART:rx_parity_bit\)
	OR (not \UART_Pi:BUART:pollcount_1\ and not \UART_Pi:BUART:pollcount_0\ and not \UART_Pi:BUART:rx_parity_bit\)
	OR (\UART_Pi:BUART:pollcount_1\ and \UART_Pi:BUART:rx_parity_bit\)
	OR (Net_484 and \UART_Pi:BUART:pollcount_0\ and \UART_Pi:BUART:rx_parity_bit\));


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\PWM_Front_Left:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_Front_Left:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Front_Left:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_Front_Left:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Front_Left:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM_Front_Left:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Front_Right:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_Front_Right:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Front_Right:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_Front_Right:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Front_Right:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM_Front_Right:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Servo:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_Servo:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Servo:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_Servo:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Servo:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM_Servo:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\PWM_Front_Left:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_Front_Left:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Front_Left:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_Front_Left:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Front_Left:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM_Front_Left:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Front_Right:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_Front_Right:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Front_Right:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_Front_Right:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Front_Right:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM_Front_Right:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Servo:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_Servo:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Servo:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_Servo:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Servo:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM_Servo:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\PWM_Front_Left:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_Front_Left:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Front_Left:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_Front_Left:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Front_Left:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM_Front_Left:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Front_Right:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_Front_Right:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Front_Right:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_Front_Right:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Front_Right:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM_Front_Right:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Servo:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_Servo:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Servo:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_Servo:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Servo:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM_Servo:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\PWM_Front_Left:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_Front_Left:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Front_Left:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_Front_Left:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Front_Right:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_Front_Right:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Front_Right:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_Front_Right:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Servo:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_Servo:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Servo:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_Servo:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 8:


----------------------------------------------------------
Circuit simplification results:

	Expanded 148 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \PWM_Front_Left:PWMUDB:final_capture\ to zero
Aliasing \PWM_Front_Left:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM_Front_Left:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM_Front_Left:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \PWM_Front_Right:PWMUDB:final_capture\ to zero
Aliasing \PWM_Front_Right:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM_Front_Right:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM_Front_Right:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \UART:BUART:rx_status_0\ to zero
Aliasing \UART:BUART:rx_status_6\ to zero
Aliasing \PWM_Servo:PWMUDB:final_capture\ to zero
Aliasing \PWM_Servo:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM_Servo:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM_Servo:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \UART_Pi:BUART:rx_status_0\ to zero
Aliasing \UART_Pi:BUART:rx_status_6\ to zero
Aliasing \UART:BUART:rx_markspace_status\\D\ to zero
Aliasing \UART:BUART:rx_parity_error_status\\D\ to zero
Aliasing \UART:BUART:rx_addr_match_status\\D\ to zero
Aliasing \UART_Pi:BUART:rx_markspace_status\\D\ to zero
Aliasing \UART_Pi:BUART:rx_parity_error_status\\D\ to zero
Aliasing \UART_Pi:BUART:rx_addr_match_status\\D\ to zero
Removing Lhs of wire \PWM_Front_Left:PWMUDB:final_capture\[103] = zero[18]
Removing Lhs of wire \PWM_Front_Left:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\[349] = zero[18]
Removing Lhs of wire \PWM_Front_Left:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\[359] = zero[18]
Removing Lhs of wire \PWM_Front_Left:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\[369] = zero[18]
Removing Lhs of wire \PWM_Front_Right:PWMUDB:final_capture\[532] = zero[18]
Removing Lhs of wire \PWM_Front_Right:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_24\[778] = zero[18]
Removing Lhs of wire \PWM_Front_Right:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_16\[788] = zero[18]
Removing Lhs of wire \PWM_Front_Right:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\[798] = zero[18]
Removing Rhs of wire \UART:BUART:rx_bitclk_enable\[1029] = \UART:BUART:rx_bitclk\[1077]
Removing Lhs of wire \UART:BUART:rx_status_0\[1128] = zero[18]
Removing Lhs of wire \UART:BUART:rx_status_6\[1137] = zero[18]
Removing Lhs of wire \PWM_Servo:PWMUDB:final_capture\[1393] = zero[18]
Removing Lhs of wire \PWM_Servo:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_24\[1639] = zero[18]
Removing Lhs of wire \PWM_Servo:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_16\[1649] = zero[18]
Removing Lhs of wire \PWM_Servo:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_8\[1659] = zero[18]
Removing Rhs of wire \UART_Pi:BUART:rx_bitclk_enable\[1783] = \UART_Pi:BUART:rx_bitclk\[1831]
Removing Lhs of wire \UART_Pi:BUART:rx_status_0\[1881] = zero[18]
Removing Lhs of wire \UART_Pi:BUART:rx_status_6\[1890] = zero[18]
Removing Lhs of wire \PWM_Front_Left:PWMUDB:runmode_enable\\D\[1981] = \PWM_Front_Left:PWMUDB:ctrl_enable\[13]
Removing Lhs of wire \PWM_Front_Right:PWMUDB:runmode_enable\\D\[1997] = \PWM_Front_Right:PWMUDB:ctrl_enable\[443]
Removing Lhs of wire \UART:BUART:tx_ctrl_mark_last\\D\[2017] = \UART:BUART:tx_ctrl_mark_last\[1020]
Removing Lhs of wire \UART:BUART:rx_markspace_status\\D\[2029] = zero[18]
Removing Lhs of wire \UART:BUART:rx_parity_error_status\\D\[2030] = zero[18]
Removing Lhs of wire \UART:BUART:rx_addr_match_status\\D\[2032] = zero[18]
Removing Lhs of wire \UART:BUART:rx_markspace_pre\\D\[2033] = \UART:BUART:rx_markspace_pre\[1141]
Removing Lhs of wire \UART:BUART:rx_parity_bit\\D\[2038] = \UART:BUART:rx_parity_bit\[1147]
Removing Lhs of wire \PWM_Servo:PWMUDB:runmode_enable\\D\[2042] = \PWM_Servo:PWMUDB:ctrl_enable\[1304]
Removing Lhs of wire \UART_Pi:BUART:tx_ctrl_mark_last\\D\[2062] = \UART_Pi:BUART:tx_ctrl_mark_last\[1774]
Removing Lhs of wire \UART_Pi:BUART:rx_markspace_status\\D\[2074] = zero[18]
Removing Lhs of wire \UART_Pi:BUART:rx_parity_error_status\\D\[2075] = zero[18]
Removing Lhs of wire \UART_Pi:BUART:rx_addr_match_status\\D\[2077] = zero[18]
Removing Lhs of wire \UART_Pi:BUART:rx_markspace_pre\\D\[2078] = \UART_Pi:BUART:rx_markspace_pre\[1894]
Removing Lhs of wire \UART_Pi:BUART:rx_parity_bit\\D\[2083] = \UART_Pi:BUART:rx_parity_bit\[1900]

------------------------------------------------------
Aliased 0 equations, 33 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:

Note:  Deleted unused equation:
\UART:BUART:sRX:MODULE_7:g1:a0:xneq\ <= ((not \UART:BUART:rx_parity_bit\ and Net_461 and MODIN3_0)
	OR (not MODIN3_1 and not MODIN3_0 and \UART:BUART:rx_parity_bit\)
	OR (not Net_461 and not MODIN3_1 and \UART:BUART:rx_parity_bit\)
	OR (not \UART:BUART:rx_parity_bit\ and MODIN3_1));

Note:  Deleted unused equation:
\UART_Pi:BUART:sRX:MODULE_13:g1:a0:xneq\ <= ((not \UART_Pi:BUART:rx_parity_bit\ and Net_484 and \UART_Pi:BUART:pollcount_0\)
	OR (not \UART_Pi:BUART:pollcount_1\ and not \UART_Pi:BUART:pollcount_0\ and \UART_Pi:BUART:rx_parity_bit\)
	OR (not Net_484 and not \UART_Pi:BUART:pollcount_1\ and \UART_Pi:BUART:rx_parity_bit\)
	OR (not \UART_Pi:BUART:rx_parity_bit\ and \UART_Pi:BUART:pollcount_1\));


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\bin/warp.exe
Warp Arguments : -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya "-.fftprj=C:\Users\Public\Documents\Carlab\BC and TJ\Project 5\Independent01\Independent01.cydsn\Independent01.cyprj" -dcpsoc3 Independent01.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 3s.767ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V2.1.0.1118, Family: PSoC3, Started at: Friday, 12 May 2017 02:18:29
Options: -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Public\Documents\Carlab\BC and TJ\Project 5\Independent01\Independent01.cydsn\Independent01.cyprj -d CY8C5868AXI-LP035 Independent01.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.092ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \PWM_Front_Left:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM_Front_Left:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM_Front_Left:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \PWM_Front_Right:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM_Front_Right:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM_Front_Right:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \PWM_Servo:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM_Servo:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM_Servo:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Converted constant MacroCell: \PWM_Front_Left:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Front_Left:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Front_Left:PWMUDB:pwm1_reg_i\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Front_Left:PWMUDB:pwm2_reg_i\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Front_Left:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Front_Right:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Front_Right:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Front_Right:PWMUDB:pwm1_reg_i\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Front_Right:PWMUDB:pwm2_reg_i\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Front_Right:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Servo:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Servo:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Servo:PWMUDB:pwm1_reg_i\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Servo:PWMUDB:pwm2_reg_i\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Servo:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \UART:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \UART:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \UART:BUART:rx_break_status\ from registered to combinatorial
    Converted constant MacroCell: \UART:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \UART:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \UART_Pi:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \UART_Pi:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_Pi:BUART:rx_break_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_Pi:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_Pi:BUART:rx_status_2\ from registered to combinatorial

Removing unused cells resulting from optimization
    Removed unused cell/equation 'Net_148:macrocell'
    Removed unused cell/equation 'Net_513:macrocell'
    Removed unused cell/equation '\PWM_Front_Left:PWMUDB:ltch_kill_reg\:macrocell'
    Removed unused cell/equation '\PWM_Front_Left:PWMUDB:min_kill_reg\:macrocell'
    Removed unused cell/equation '\PWM_Front_Left:PWMUDB:prevCapture\:macrocell'
    Removed unused cell/equation '\PWM_Front_Left:PWMUDB:pwm1_reg_i\:macrocell'
    Removed unused cell/equation '\PWM_Front_Left:PWMUDB:pwm2_reg_i\:macrocell'
    Removed unused cell/equation '\PWM_Front_Left:PWMUDB:sc_kill_tmp\:macrocell'
    Removed unused cell/equation '\PWM_Front_Left:PWMUDB:tc_reg_i\:macrocell'
    Removed unused cell/equation '\PWM_Front_Left:PWMUDB:trig_last\:macrocell'
    Removed unused cell/equation '\PWM_Front_Right:PWMUDB:ltch_kill_reg\:macrocell'
    Removed unused cell/equation '\PWM_Front_Right:PWMUDB:min_kill_reg\:macrocell'
    Removed unused cell/equation '\PWM_Front_Right:PWMUDB:prevCapture\:macrocell'
    Removed unused cell/equation '\PWM_Front_Right:PWMUDB:pwm1_reg_i\:macrocell'
    Removed unused cell/equation '\PWM_Front_Right:PWMUDB:pwm2_reg_i\:macrocell'
    Removed unused cell/equation '\PWM_Front_Right:PWMUDB:sc_kill_tmp\:macrocell'
    Removed unused cell/equation '\PWM_Front_Right:PWMUDB:tc_reg_i\:macrocell'
    Removed unused cell/equation '\PWM_Front_Right:PWMUDB:trig_last\:macrocell'
    Removed unused cell/equation '\PWM_Servo:PWMUDB:ltch_kill_reg\:macrocell'
    Removed unused cell/equation '\PWM_Servo:PWMUDB:min_kill_reg\:macrocell'
    Removed unused cell/equation '\PWM_Servo:PWMUDB:prevCapture\:macrocell'
    Removed unused cell/equation '\PWM_Servo:PWMUDB:pwm1_reg_i\:macrocell'
    Removed unused cell/equation '\PWM_Servo:PWMUDB:pwm2_reg_i\:macrocell'
    Removed unused cell/equation '\PWM_Servo:PWMUDB:sc_kill_tmp\:macrocell'
    Removed unused cell/equation '\PWM_Servo:PWMUDB:tc_reg_i\:macrocell'
    Removed unused cell/equation '\PWM_Servo:PWMUDB:trig_last\:macrocell'
    Removed unused cell/equation '\UART:BUART:rx_addr_match_status\:macrocell'
    Removed unused cell/equation '\UART:BUART:rx_break_status\:macrocell'
    Removed unused cell/equation '\UART:BUART:rx_markspace_status\:macrocell'
    Removed unused cell/equation '\UART_Pi:BUART:rx_addr_match_status\:macrocell'
    Removed unused cell/equation '\UART_Pi:BUART:rx_break_status\:macrocell'
    Removed unused cell/equation '\UART_Pi:BUART:rx_markspace_status\:macrocell'
    Removed unused cell/equation 'Net_148D:macrocell'
    Removed unused cell/equation 'Net_513D:macrocell'
    Removed unused cell/equation '\PWM_Front_Left:PWMUDB:sc_kill_tmp\\D\:macrocell'
    Removed unused cell/equation '\PWM_Front_Right:PWMUDB:sc_kill_tmp\\D\:macrocell'
    Removed unused cell/equation '\PWM_Servo:PWMUDB:sc_kill_tmp\\D\:macrocell'
Done removing unused cells.
Assigning clock I2C_BusClock to clock BUS_CLK because it is a pass-through
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'Clock_1'. Fanout=7, Signal=Net_22
    Digital Clock 1: Automatic-assigning  clock 'UART_IntClock'. Fanout=1, Signal=\UART:Net_9\
    Digital Clock 2: Automatic-assigning  clock 'Clock_2'. Fanout=3, Signal=Net_372
    Digital Clock 3: Automatic-assigning  clock 'UART_Pi_IntClock'. Fanout=1, Signal=\UART_Pi:Net_9\
</CYPRESSTAG>
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \PWM_Front_Left:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \PWM_Front_Left:PWMUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \PWM_Front_Right:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \PWM_Front_Right:PWMUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \PWM_Servo:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_2 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_2, EnableOut: Constant 1
    UDB Clk/Enable \PWM_Servo:PWMUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: Clock_2 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_2, EnableOut: Constant 1
    UDB Clk/Enable \UART:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: UART_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: UART_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \UART_Pi:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: UART_Pi_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: UART_Pi_IntClock, EnableOut: Constant 1
</CYPRESSTAG>

Removing unused cells resulting from optimization
    Removed unused cell/equation '\PWM_Front_Left:PWMUDB:cmp1_status\:macrocell'
    Removed unused cell/equation '\PWM_Front_Left:PWMUDB:dith_count_0\\D\:macrocell'
    Removed unused cell/equation '\PWM_Front_Left:PWMUDB:dith_count_1\\D\:macrocell'
    Removed unused cell/equation '\PWM_Front_Left:PWMUDB:pwm_i\:macrocell'
    Removed unused cell/equation '\PWM_Front_Left:PWMUDB:status_1\:macrocell'
    Removed unused cell/equation '\PWM_Front_Right:PWMUDB:cmp1_status\:macrocell'
    Removed unused cell/equation '\PWM_Front_Right:PWMUDB:dith_count_0\\D\:macrocell'
    Removed unused cell/equation '\PWM_Front_Right:PWMUDB:dith_count_1\\D\:macrocell'
    Removed unused cell/equation '\PWM_Front_Right:PWMUDB:pwm_i\:macrocell'
    Removed unused cell/equation '\PWM_Front_Right:PWMUDB:status_1\:macrocell'
    Removed unused cell/equation '\PWM_Servo:PWMUDB:cmp1_status\:macrocell'
    Removed unused cell/equation '\PWM_Servo:PWMUDB:dith_count_0\\D\:macrocell'
    Removed unused cell/equation '\PWM_Servo:PWMUDB:dith_count_1\\D\:macrocell'
    Removed unused cell/equation '\PWM_Servo:PWMUDB:pwm_i\:macrocell'
    Removed unused cell/equation '\PWM_Servo:PWMUDB:status_1\:macrocell'
    Removed unused cell/equation '\UART:BUART:pollcount_0\\D\:macrocell'
    Removed unused cell/equation '\UART:BUART:pollcount_1\\D\:macrocell'
    Removed unused cell/equation '\UART:BUART:reset_reg\:macrocell'
    Removed unused cell/equation '\UART:BUART:rx_address_detected\\D\:macrocell'
    Removed unused cell/equation '\UART:BUART:rx_bitclk_pre\:macrocell'
    Removed unused cell/equation '\UART:BUART:rx_last\\D\:macrocell'
    Removed unused cell/equation '\UART:BUART:rx_load_fifo\\D\:macrocell'
    Removed unused cell/equation '\UART:BUART:rx_state_0\\D\:macrocell'
    Removed unused cell/equation '\UART:BUART:rx_state_1\\D\:macrocell'
    Removed unused cell/equation '\UART:BUART:rx_state_2\\D\:macrocell'
    Removed unused cell/equation '\UART:BUART:rx_state_3\\D\:macrocell'
    Removed unused cell/equation '\UART:BUART:rx_state_stop1_reg\\D\:macrocell'
    Removed unused cell/equation '\UART:BUART:rx_status_2\:macrocell'
    Removed unused cell/equation '\UART:BUART:rx_stop_bit_error\\D\:macrocell'
    Removed unused cell/equation '\UART:BUART:tx_mark\\D\:macrocell'
    Removed unused cell/equation '\UART:BUART:tx_parity_bit\\D\:macrocell'
    Removed unused cell/equation '\UART:BUART:tx_state_0\\D\:macrocell'
    Removed unused cell/equation '\UART:BUART:tx_state_1\\D\:macrocell'
    Removed unused cell/equation '\UART:BUART:tx_state_2\\D\:macrocell'
    Removed unused cell/equation '\UART:BUART:txn\\D\:macrocell'
    Removed unused cell/equation '\UART_Pi:BUART:pollcount_0\\D\:macrocell'
    Removed unused cell/equation '\UART_Pi:BUART:pollcount_1\\D\:macrocell'
    Removed unused cell/equation '\UART_Pi:BUART:reset_reg\:macrocell'
    Removed unused cell/equation '\UART_Pi:BUART:rx_address_detected\\D\:macrocell'
    Removed unused cell/equation '\UART_Pi:BUART:rx_bitclk_pre\:macrocell'
    Removed unused cell/equation '\UART_Pi:BUART:rx_last\\D\:macrocell'
    Removed unused cell/equation '\UART_Pi:BUART:rx_load_fifo\\D\:macrocell'
    Removed unused cell/equation '\UART_Pi:BUART:rx_state_0\\D\:macrocell'
    Removed unused cell/equation '\UART_Pi:BUART:rx_state_1\\D\:macrocell'
    Removed unused cell/equation '\UART_Pi:BUART:rx_state_2\\D\:macrocell'
    Removed unused cell/equation '\UART_Pi:BUART:rx_state_3\\D\:macrocell'
    Removed unused cell/equation '\UART_Pi:BUART:rx_state_stop1_reg\\D\:macrocell'
    Removed unused cell/equation '\UART_Pi:BUART:rx_status_2\:macrocell'
    Removed unused cell/equation '\UART_Pi:BUART:rx_stop_bit_error\\D\:macrocell'
    Removed unused cell/equation '\UART_Pi:BUART:tx_mark\\D\:macrocell'
    Removed unused cell/equation '\UART_Pi:BUART:tx_parity_bit\\D\:macrocell'
    Removed unused cell/equation '\UART_Pi:BUART:tx_state_0\\D\:macrocell'
    Removed unused cell/equation '\UART_Pi:BUART:tx_state_1\\D\:macrocell'
    Removed unused cell/equation '\UART_Pi:BUART:tx_state_2\\D\:macrocell'
    Removed unused cell/equation '\UART_Pi:BUART:txn\\D\:macrocell'
    Removed unused cell/equation '__ZERO__:macrocell'
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \PWM_Front_Right:PWMUDB:final_kill_reg\, Duplicate of \PWM_Front_Left:PWMUDB:final_kill_reg\ 
    MacroCell: Name=\PWM_Front_Right:PWMUDB:final_kill_reg\, Mode=(D-Register)
        Total # of inputs        : 0
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_22) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
            1
        );
        Output = \PWM_Front_Right:PWMUDB:final_kill_reg\ (fanout=1)

    Removing \PWM_Front_Right:PWMUDB:status_5\, Duplicate of \PWM_Front_Left:PWMUDB:status_5\ 
    MacroCell: Name=\PWM_Front_Right:PWMUDB:status_5\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_Front_Left:PWMUDB:final_kill_reg\
        );
        Output = \PWM_Front_Right:PWMUDB:status_5\ (fanout=1)

End removing duplicate macrocells: used 2 passes
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \UART_Pi:BUART:tx_parity_bit\, Duplicate of \UART_Pi:BUART:rx_address_detected\ 
    MacroCell: Name=\UART_Pi:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_Pi:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_Pi:BUART:tx_parity_bit\ (fanout=0)

    Removing \UART_Pi:BUART:tx_mark\, Duplicate of \UART_Pi:BUART:rx_address_detected\ 
    MacroCell: Name=\UART_Pi:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_Pi:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_Pi:BUART:tx_mark\ (fanout=0)

    Removing \UART_Pi:BUART:tx_ctrl_mark_last\, Duplicate of \UART_Pi:BUART:rx_address_detected\ 
    MacroCell: Name=\UART_Pi:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_Pi:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_Pi:BUART:tx_ctrl_mark_last\ (fanout=0)

    Removing \UART_Pi:BUART:rx_state_1\, Duplicate of \UART_Pi:BUART:rx_address_detected\ 
    MacroCell: Name=\UART_Pi:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_Pi:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_Pi:BUART:rx_state_1\ (fanout=8)

    Removing \UART_Pi:BUART:rx_parity_error_pre\, Duplicate of \UART_Pi:BUART:rx_address_detected\ 
    MacroCell: Name=\UART_Pi:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_Pi:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_Pi:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \UART_Pi:BUART:rx_parity_bit\, Duplicate of \UART_Pi:BUART:rx_address_detected\ 
    MacroCell: Name=\UART_Pi:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_Pi:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_Pi:BUART:rx_parity_bit\ (fanout=0)

    Removing \UART_Pi:BUART:rx_markspace_pre\, Duplicate of \UART_Pi:BUART:rx_address_detected\ 
    MacroCell: Name=\UART_Pi:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_Pi:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_Pi:BUART:rx_markspace_pre\ (fanout=0)

    Removing \UART:BUART:tx_parity_bit\, Duplicate of \UART:BUART:rx_address_detected\ 
    MacroCell: Name=\UART:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:tx_parity_bit\ (fanout=0)

    Removing \UART:BUART:tx_mark\, Duplicate of \UART:BUART:rx_address_detected\ 
    MacroCell: Name=\UART:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:tx_mark\ (fanout=0)

    Removing \UART:BUART:tx_ctrl_mark_last\, Duplicate of \UART:BUART:rx_address_detected\ 
    MacroCell: Name=\UART:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:tx_ctrl_mark_last\ (fanout=0)

    Removing \UART:BUART:rx_state_1\, Duplicate of \UART:BUART:rx_address_detected\ 
    MacroCell: Name=\UART:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_state_1\ (fanout=8)

    Removing \UART:BUART:rx_parity_error_pre\, Duplicate of \UART:BUART:rx_address_detected\ 
    MacroCell: Name=\UART:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \UART:BUART:rx_parity_bit\, Duplicate of \UART:BUART:rx_address_detected\ 
    MacroCell: Name=\UART:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_parity_bit\ (fanout=0)

    Removing \UART:BUART:rx_markspace_pre\, Duplicate of \UART:BUART:rx_address_detected\ 
    MacroCell: Name=\UART:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_markspace_pre\ (fanout=0)


Removing unused cells resulting from optimization
    Removed unused cell/equation '\PWM_Front_Left:PWMUDB:dith_count_1\:macrocell'
    Removed unused cell/equation '\PWM_Front_Right:PWMUDB:dith_count_1\:macrocell'
    Removed unused cell/equation '\PWM_Servo:PWMUDB:dith_count_1\:macrocell'
    Removed unused cell/equation '\PWM_Front_Left:PWMUDB:dith_count_0\:macrocell'
    Removed unused cell/equation '\PWM_Front_Right:PWMUDB:dith_count_0\:macrocell'
    Removed unused cell/equation '\PWM_Servo:PWMUDB:dith_count_0\:macrocell'
Done removing unused cells.
End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = Back_Left_Forward(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            input => Net_47 ,
            pad => Back_Left_Forward(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Back_Left_Reverse(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            input => Net_45 ,
            pad => Back_Left_Reverse(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Back_Right_Forward(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            input => Net_62 ,
            pad => Back_Right_Forward(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Back_Right_Reverse(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            input => Net_61 ,
            pad => Back_Right_Reverse(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Front_Left_Forward(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            input => Net_15 ,
            pad => Front_Left_Forward(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Front_Left_Reverse(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            input => Net_14 ,
            pad => Front_Left_Reverse(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Front_Right_Forward(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            input => Net_30 ,
            pad => Front_Right_Forward(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Front_Right_Reverse(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            input => Net_29 ,
            pad => Front_Right_Reverse(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Rx_norm(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            fb => Net_461 ,
            pad => Rx_norm(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Rx_pi(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            fb => Net_484 ,
            pad => Rx_pi(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SCL(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            fb => \I2C:Net_1109_0\ ,
            input => \I2C:Net_643_0\ ,
            pad => SCL(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SDA(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            fb => \I2C:Net_1109_1\ ,
            input => \I2C:sda_x_wire\ ,
            pad => SDA(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Servo_Paddle(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            input => Net_356 ,
            pad => Servo_Paddle(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Tx_norm(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            input => Net_65 ,
            pad => Tx_norm(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Tx_pi(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            input => Net_479 ,
            pad => Tx_pi(0)_PAD );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pad => \LCD:LCDPort(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(1)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pad => \LCD:LCDPort(1)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(2)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pad => \LCD:LCDPort(2)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(3)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pad => \LCD:LCDPort(3)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(4)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pad => \LCD:LCDPort(4)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(5)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pad => \LCD:LCDPort(5)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(6)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pad => \LCD:LCDPort(6)_PAD\ );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=MODIN3_0, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * !Net_461 * 
              MODIN3_0
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * Net_461 * 
              !MODIN3_0
        );
        Output = MODIN3_0 (fanout=5)

    MacroCell: Name=MODIN3_1, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * !Net_461 * 
              MODIN3_1
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * Net_461 * 
              !MODIN3_1 * MODIN3_0
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * MODIN3_1 * 
              !MODIN3_0
        );
        Output = MODIN3_1 (fanout=4)

    MacroCell: Name=Net_14, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              Net_39 * !Net_49
        );
        Output = Net_14 (fanout=1)

    MacroCell: Name=Net_15, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              Net_39 * Net_49
        );
        Output = Net_15 (fanout=1)

    MacroCell: Name=Net_29, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_77 * Net_72
        );
        Output = Net_29 (fanout=1)

    MacroCell: Name=Net_30, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              Net_77 * Net_72
        );
        Output = Net_30 (fanout=1)

    MacroCell: Name=Net_356, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_372) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Servo:PWMUDB:ctrl_enable\ * \PWM_Servo:PWMUDB:compare1\
        );
        Output = Net_356 (fanout=1)

    MacroCell: Name=Net_39, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_22) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Front_Left:PWMUDB:ctrl_enable\ * 
              \PWM_Front_Left:PWMUDB:compare1\
        );
        Output = Net_39 (fanout=2)

    MacroCell: Name=Net_45, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_96 * Net_91
        );
        Output = Net_45 (fanout=1)

    MacroCell: Name=Net_47, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              Net_96 * Net_91
        );
        Output = Net_47 (fanout=1)

    MacroCell: Name=Net_479, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_Pi:BUART:txn\
        );
        Output = Net_479 (fanout=1)

    MacroCell: Name=Net_61, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_115 * Net_110
        );
        Output = Net_61 (fanout=1)

    MacroCell: Name=Net_62, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              Net_115 * Net_110
        );
        Output = Net_62 (fanout=1)

    MacroCell: Name=Net_65, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:txn\
        );
        Output = Net_65 (fanout=1)

    MacroCell: Name=Net_72, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_22) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Front_Right:PWMUDB:ctrl_enable\ * 
              \PWM_Front_Right:PWMUDB:compare1\
        );
        Output = Net_72 (fanout=2)

    MacroCell: Name=\PWM_Front_Left:PWMUDB:final_kill_reg\, Mode=(D-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_22) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = \PWM_Front_Left:PWMUDB:final_kill_reg\ (fanout=1)

    MacroCell: Name=\PWM_Front_Left:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_22) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Front_Left:PWMUDB:compare1\
        );
        Output = \PWM_Front_Left:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWM_Front_Left:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_22) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Front_Left:PWMUDB:ctrl_enable\
        );
        Output = \PWM_Front_Left:PWMUDB:runmode_enable\ (fanout=2)

    MacroCell: Name=\PWM_Front_Left:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_22) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Front_Left:PWMUDB:compare1\ * 
              !\PWM_Front_Left:PWMUDB:prevCompare1\
        );
        Output = \PWM_Front_Left:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=\PWM_Front_Left:PWMUDB:status_5\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_Front_Left:PWMUDB:final_kill_reg\
        );
        Output = \PWM_Front_Left:PWMUDB:status_5\ (fanout=2)

    MacroCell: Name=\PWM_Front_Right:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_22) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Front_Right:PWMUDB:compare1\
        );
        Output = \PWM_Front_Right:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWM_Front_Right:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_22) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Front_Right:PWMUDB:ctrl_enable\
        );
        Output = \PWM_Front_Right:PWMUDB:runmode_enable\ (fanout=2)

    MacroCell: Name=\PWM_Front_Right:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_22) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Front_Right:PWMUDB:compare1\ * 
              !\PWM_Front_Right:PWMUDB:prevCompare1\
        );
        Output = \PWM_Front_Right:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=\PWM_Servo:PWMUDB:final_kill_reg\, Mode=(D-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_372) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = \PWM_Servo:PWMUDB:final_kill_reg\ (fanout=1)

    MacroCell: Name=\PWM_Servo:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_372) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Servo:PWMUDB:compare1\
        );
        Output = \PWM_Servo:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWM_Servo:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_372) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Servo:PWMUDB:ctrl_enable\
        );
        Output = \PWM_Servo:PWMUDB:runmode_enable\ (fanout=2)

    MacroCell: Name=\PWM_Servo:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_372) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Servo:PWMUDB:compare1\ * !\PWM_Servo:PWMUDB:prevCompare1\
        );
        Output = \PWM_Servo:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=\PWM_Servo:PWMUDB:status_5\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_Servo:PWMUDB:final_kill_reg\
        );
        Output = \PWM_Servo:PWMUDB:status_5\ (fanout=1)

    MacroCell: Name=\UART:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_address_detected\ (fanout=8)

    MacroCell: Name=\UART:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              !\UART:BUART:rx_count_0\
        );
        Output = \UART:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\UART:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:rx_state_0\ * !\UART:BUART:rx_state_3\ * 
              !\UART:BUART:rx_state_2\ * !\UART:BUART:rx_address_detected\
        );
        Output = \UART:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_461
        );
        Output = \UART:BUART:rx_last\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:rx_state_0\ * \UART:BUART:rx_bitclk_enable\ * 
              \UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_address_detected\
            + \UART:BUART:rx_state_0\ * !\UART:BUART:rx_state_3\ * 
              !\UART:BUART:rx_state_2\ * !\UART:BUART:rx_address_detected\ * 
              !MODIN6_6 * !MODIN6_5
            + \UART:BUART:rx_state_0\ * !\UART:BUART:rx_state_3\ * 
              !\UART:BUART:rx_state_2\ * !\UART:BUART:rx_address_detected\ * 
              !MODIN6_6 * !MODIN6_4
        );
        Output = \UART:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\UART:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_461 * MODIN3_0
            + MODIN3_1
        );
        Output = \UART:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:rx_state_0\ * \UART:BUART:rx_bitclk_enable\ * 
              !\UART:BUART:rx_state_3\ * \UART:BUART:rx_state_2\ * !Net_461 * 
              !MODIN3_1 * !\UART:BUART:rx_address_detected\
            + !\UART:BUART:rx_state_0\ * \UART:BUART:rx_bitclk_enable\ * 
              !\UART:BUART:rx_state_3\ * \UART:BUART:rx_state_2\ * !MODIN3_1 * 
              !MODIN3_0 * !\UART:BUART:rx_address_detected\
            + \UART:BUART:rx_state_0\ * !\UART:BUART:rx_state_3\ * 
              !\UART:BUART:rx_state_2\ * !\UART:BUART:rx_address_detected\ * 
              !MODIN6_6 * !MODIN6_5
            + \UART:BUART:rx_state_0\ * !\UART:BUART:rx_state_3\ * 
              !\UART:BUART:rx_state_2\ * !\UART:BUART:rx_address_detected\ * 
              !MODIN6_6 * !MODIN6_4
        );
        Output = \UART:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\UART:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART:BUART:rx_state_0\ * \UART:BUART:rx_bitclk_enable\ * 
              \UART:BUART:rx_state_3\ * !\UART:BUART:rx_address_detected\
            + !\UART:BUART:rx_state_0\ * \UART:BUART:rx_bitclk_enable\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:rx_address_detected\
            + !\UART:BUART:rx_state_0\ * !\UART:BUART:rx_state_3\ * 
              !\UART:BUART:rx_state_2\ * !Net_461 * 
              !\UART:BUART:rx_address_detected\ * \UART:BUART:rx_last\
            + \UART:BUART:rx_state_0\ * !\UART:BUART:rx_state_3\ * 
              !\UART:BUART:rx_state_2\ * !\UART:BUART:rx_address_detected\ * 
              !MODIN6_6 * !MODIN6_5
            + \UART:BUART:rx_state_0\ * !\UART:BUART:rx_state_3\ * 
              !\UART:BUART:rx_state_2\ * !\UART:BUART:rx_address_detected\ * 
              !MODIN6_6 * !MODIN6_4
        );
        Output = \UART:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\UART:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:rx_state_0\ * \UART:BUART:rx_bitclk_enable\ * 
              \UART:BUART:rx_state_3\ * \UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_address_detected\
            + \UART:BUART:rx_state_0\ * !\UART:BUART:rx_state_3\ * 
              !\UART:BUART:rx_state_2\ * !\UART:BUART:rx_address_detected\ * 
              !MODIN6_6 * !MODIN6_5
            + \UART:BUART:rx_state_0\ * !\UART:BUART:rx_state_3\ * 
              !\UART:BUART:rx_state_2\ * !\UART:BUART:rx_address_detected\ * 
              !MODIN6_6 * !MODIN6_4
        );
        Output = \UART:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\UART:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART:BUART:rx_state_0\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:rx_address_detected\
        );
        Output = \UART:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART:BUART:rx_state_0\ * \UART:BUART:rx_bitclk_enable\ * 
              \UART:BUART:rx_state_3\ * \UART:BUART:rx_state_2\ * !Net_461 * 
              !MODIN3_1 * !\UART:BUART:rx_address_detected\
            + !\UART:BUART:rx_state_0\ * \UART:BUART:rx_bitclk_enable\ * 
              \UART:BUART:rx_state_3\ * \UART:BUART:rx_state_2\ * !MODIN3_1 * 
              !MODIN3_0 * !\UART:BUART:rx_address_detected\
        );
        Output = \UART:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART:BUART:rx_load_fifo\ * \UART:BUART:rx_fifofull\
        );
        Output = \UART:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART:BUART:rx_fifonotempty\ * \UART:BUART:rx_state_stop1_reg\
        );
        Output = \UART:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=\UART:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_bitclk_dp\
        );
        Output = \UART:BUART:tx_bitclk\ (fanout=6)

    MacroCell: Name=\UART:BUART:tx_bitclk_enable_pre\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_bitclk_dp\
        );
        Output = \UART:BUART:tx_bitclk_enable_pre\ (fanout=1)

    MacroCell: Name=\UART:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_fifo_empty\ * !\UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_fifo_empty\ * \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_fifo_empty\ * \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_0\ (fanout=7)

    MacroCell: Name=\UART:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\ * !\UART:BUART:tx_counter_dp\
            + \UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_1\ (fanout=7)

    MacroCell: Name=\UART:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_state_2\ * \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\ * !\UART:BUART:tx_counter_dp\
        );
        Output = \UART:BUART:tx_state_2\ (fanout=6)

    MacroCell: Name=\UART:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_fifo_empty\ * \UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\UART:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_fifo_notfull\
        );
        Output = \UART:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\UART:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART:BUART:txn\ * \UART:BUART:tx_state_1\ * 
              !\UART:BUART:tx_bitclk\
            + \UART:BUART:txn\ * \UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_shift_out\ * !\UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\ * !\UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_shift_out\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\ * \UART:BUART:tx_counter_dp\
        );
        Output = \UART:BUART:txn\ (fanout=2)

    MacroCell: Name=\UART_Pi:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_Pi:BUART:tx_state_1\ * !\UART_Pi:BUART:tx_state_0\ * 
              !\UART_Pi:BUART:tx_state_2\
            + !\UART_Pi:BUART:tx_state_1\ * !\UART_Pi:BUART:tx_state_0\ * 
              \UART_Pi:BUART:tx_bitclk\
        );
        Output = \UART_Pi:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\UART_Pi:BUART:pollcount_0\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_Pi:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_484 * !\UART_Pi:BUART:rx_count_2\ * 
              !\UART_Pi:BUART:rx_count_1\ * \UART_Pi:BUART:pollcount_0\
            + Net_484 * !\UART_Pi:BUART:rx_count_2\ * 
              !\UART_Pi:BUART:rx_count_1\ * !\UART_Pi:BUART:pollcount_0\
        );
        Output = \UART_Pi:BUART:pollcount_0\ (fanout=5)

    MacroCell: Name=\UART_Pi:BUART:pollcount_1\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_Pi:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !Net_484 * !\UART_Pi:BUART:rx_count_2\ * 
              !\UART_Pi:BUART:rx_count_1\ * \UART_Pi:BUART:pollcount_1\
            + Net_484 * !\UART_Pi:BUART:rx_count_2\ * 
              !\UART_Pi:BUART:rx_count_1\ * !\UART_Pi:BUART:pollcount_1\ * 
              \UART_Pi:BUART:pollcount_0\
            + !\UART_Pi:BUART:rx_count_2\ * !\UART_Pi:BUART:rx_count_1\ * 
              \UART_Pi:BUART:pollcount_1\ * !\UART_Pi:BUART:pollcount_0\
        );
        Output = \UART_Pi:BUART:pollcount_1\ (fanout=4)

    MacroCell: Name=\UART_Pi:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_Pi:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_Pi:BUART:rx_address_detected\ (fanout=8)

    MacroCell: Name=\UART_Pi:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_Pi:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_Pi:BUART:rx_count_2\ * !\UART_Pi:BUART:rx_count_1\ * 
              !\UART_Pi:BUART:rx_count_0\
        );
        Output = \UART_Pi:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\UART_Pi:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_Pi:BUART:rx_state_0\ * !\UART_Pi:BUART:rx_state_3\ * 
              !\UART_Pi:BUART:rx_state_2\ * 
              !\UART_Pi:BUART:rx_address_detected\
        );
        Output = \UART_Pi:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\UART_Pi:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_Pi:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_484
        );
        Output = \UART_Pi:BUART:rx_last\ (fanout=1)

    MacroCell: Name=\UART_Pi:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_Pi:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_Pi:BUART:rx_state_0\ * \UART_Pi:BUART:rx_bitclk_enable\ * 
              \UART_Pi:BUART:rx_state_3\ * !\UART_Pi:BUART:rx_state_2\ * 
              !\UART_Pi:BUART:rx_address_detected\
            + \UART_Pi:BUART:rx_state_0\ * !\UART_Pi:BUART:rx_state_3\ * 
              !\UART_Pi:BUART:rx_state_2\ * !\UART_Pi:BUART:rx_count_6\ * 
              !\UART_Pi:BUART:rx_count_5\ * 
              !\UART_Pi:BUART:rx_address_detected\
            + \UART_Pi:BUART:rx_state_0\ * !\UART_Pi:BUART:rx_state_3\ * 
              !\UART_Pi:BUART:rx_state_2\ * !\UART_Pi:BUART:rx_count_6\ * 
              !\UART_Pi:BUART:rx_count_4\ * 
              !\UART_Pi:BUART:rx_address_detected\
        );
        Output = \UART_Pi:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\UART_Pi:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_484 * \UART_Pi:BUART:pollcount_0\
            + \UART_Pi:BUART:pollcount_1\
        );
        Output = \UART_Pi:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\UART_Pi:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_Pi:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !Net_484 * !\UART_Pi:BUART:rx_state_0\ * 
              \UART_Pi:BUART:rx_bitclk_enable\ * !\UART_Pi:BUART:rx_state_3\ * 
              \UART_Pi:BUART:rx_state_2\ * !\UART_Pi:BUART:pollcount_1\ * 
              !\UART_Pi:BUART:rx_address_detected\
            + !\UART_Pi:BUART:rx_state_0\ * \UART_Pi:BUART:rx_bitclk_enable\ * 
              !\UART_Pi:BUART:rx_state_3\ * \UART_Pi:BUART:rx_state_2\ * 
              !\UART_Pi:BUART:pollcount_1\ * !\UART_Pi:BUART:pollcount_0\ * 
              !\UART_Pi:BUART:rx_address_detected\
            + \UART_Pi:BUART:rx_state_0\ * !\UART_Pi:BUART:rx_state_3\ * 
              !\UART_Pi:BUART:rx_state_2\ * !\UART_Pi:BUART:rx_count_6\ * 
              !\UART_Pi:BUART:rx_count_5\ * 
              !\UART_Pi:BUART:rx_address_detected\
            + \UART_Pi:BUART:rx_state_0\ * !\UART_Pi:BUART:rx_state_3\ * 
              !\UART_Pi:BUART:rx_state_2\ * !\UART_Pi:BUART:rx_count_6\ * 
              !\UART_Pi:BUART:rx_count_4\ * 
              !\UART_Pi:BUART:rx_address_detected\
        );
        Output = \UART_Pi:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\UART_Pi:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_Pi:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !Net_484 * !\UART_Pi:BUART:rx_state_0\ * 
              !\UART_Pi:BUART:rx_state_3\ * !\UART_Pi:BUART:rx_state_2\ * 
              !\UART_Pi:BUART:rx_address_detected\ * \UART_Pi:BUART:rx_last\
            + !\UART_Pi:BUART:rx_state_0\ * \UART_Pi:BUART:rx_bitclk_enable\ * 
              \UART_Pi:BUART:rx_state_3\ * 
              !\UART_Pi:BUART:rx_address_detected\
            + !\UART_Pi:BUART:rx_state_0\ * \UART_Pi:BUART:rx_bitclk_enable\ * 
              \UART_Pi:BUART:rx_state_2\ * 
              !\UART_Pi:BUART:rx_address_detected\
            + \UART_Pi:BUART:rx_state_0\ * !\UART_Pi:BUART:rx_state_3\ * 
              !\UART_Pi:BUART:rx_state_2\ * !\UART_Pi:BUART:rx_count_6\ * 
              !\UART_Pi:BUART:rx_count_5\ * 
              !\UART_Pi:BUART:rx_address_detected\
            + \UART_Pi:BUART:rx_state_0\ * !\UART_Pi:BUART:rx_state_3\ * 
              !\UART_Pi:BUART:rx_state_2\ * !\UART_Pi:BUART:rx_count_6\ * 
              !\UART_Pi:BUART:rx_count_4\ * 
              !\UART_Pi:BUART:rx_address_detected\
        );
        Output = \UART_Pi:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\UART_Pi:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_Pi:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_Pi:BUART:rx_state_0\ * \UART_Pi:BUART:rx_bitclk_enable\ * 
              \UART_Pi:BUART:rx_state_3\ * \UART_Pi:BUART:rx_state_2\ * 
              !\UART_Pi:BUART:rx_address_detected\
            + \UART_Pi:BUART:rx_state_0\ * !\UART_Pi:BUART:rx_state_3\ * 
              !\UART_Pi:BUART:rx_state_2\ * !\UART_Pi:BUART:rx_count_6\ * 
              !\UART_Pi:BUART:rx_count_5\ * 
              !\UART_Pi:BUART:rx_address_detected\
            + \UART_Pi:BUART:rx_state_0\ * !\UART_Pi:BUART:rx_state_3\ * 
              !\UART_Pi:BUART:rx_state_2\ * !\UART_Pi:BUART:rx_count_6\ * 
              !\UART_Pi:BUART:rx_count_4\ * 
              !\UART_Pi:BUART:rx_address_detected\
        );
        Output = \UART_Pi:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\UART_Pi:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_Pi:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_Pi:BUART:rx_state_0\ * \UART_Pi:BUART:rx_state_3\ * 
              \UART_Pi:BUART:rx_state_2\ * 
              !\UART_Pi:BUART:rx_address_detected\
        );
        Output = \UART_Pi:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=\UART_Pi:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_Pi:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_484 * !\UART_Pi:BUART:rx_state_0\ * 
              \UART_Pi:BUART:rx_bitclk_enable\ * \UART_Pi:BUART:rx_state_3\ * 
              \UART_Pi:BUART:rx_state_2\ * !\UART_Pi:BUART:pollcount_1\ * 
              !\UART_Pi:BUART:rx_address_detected\
            + !\UART_Pi:BUART:rx_state_0\ * \UART_Pi:BUART:rx_bitclk_enable\ * 
              \UART_Pi:BUART:rx_state_3\ * \UART_Pi:BUART:rx_state_2\ * 
              !\UART_Pi:BUART:pollcount_1\ * !\UART_Pi:BUART:pollcount_0\ * 
              !\UART_Pi:BUART:rx_address_detected\
        );
        Output = \UART_Pi:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\UART_Pi:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_Pi:BUART:rx_load_fifo\ * \UART_Pi:BUART:rx_fifofull\
        );
        Output = \UART_Pi:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\UART_Pi:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_Pi:BUART:rx_fifonotempty\ * 
              \UART_Pi:BUART:rx_state_stop1_reg\
        );
        Output = \UART_Pi:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=\UART_Pi:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_Pi:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_Pi:BUART:tx_bitclk_dp\
        );
        Output = \UART_Pi:BUART:tx_bitclk\ (fanout=6)

    MacroCell: Name=\UART_Pi:BUART:tx_bitclk_enable_pre\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_Pi:BUART:tx_bitclk_dp\
        );
        Output = \UART_Pi:BUART:tx_bitclk_enable_pre\ (fanout=1)

    MacroCell: Name=\UART_Pi:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_Pi:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_Pi:BUART:tx_state_1\ * !\UART_Pi:BUART:tx_state_0\ * 
              !\UART_Pi:BUART:tx_fifo_empty\ * !\UART_Pi:BUART:tx_state_2\
            + !\UART_Pi:BUART:tx_state_1\ * !\UART_Pi:BUART:tx_state_0\ * 
              !\UART_Pi:BUART:tx_fifo_empty\ * \UART_Pi:BUART:tx_bitclk\
            + \UART_Pi:BUART:tx_state_1\ * \UART_Pi:BUART:tx_state_0\ * 
              \UART_Pi:BUART:tx_fifo_empty\ * \UART_Pi:BUART:tx_bitclk\
            + \UART_Pi:BUART:tx_state_0\ * !\UART_Pi:BUART:tx_state_2\ * 
              \UART_Pi:BUART:tx_bitclk\
        );
        Output = \UART_Pi:BUART:tx_state_0\ (fanout=7)

    MacroCell: Name=\UART_Pi:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_Pi:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_Pi:BUART:tx_state_1\ * \UART_Pi:BUART:tx_state_0\ * 
              \UART_Pi:BUART:tx_bitclk\
            + \UART_Pi:BUART:tx_state_1\ * !\UART_Pi:BUART:tx_state_2\ * 
              \UART_Pi:BUART:tx_bitclk\ * !\UART_Pi:BUART:tx_counter_dp\
            + \UART_Pi:BUART:tx_state_0\ * !\UART_Pi:BUART:tx_state_2\ * 
              \UART_Pi:BUART:tx_bitclk\
        );
        Output = \UART_Pi:BUART:tx_state_1\ (fanout=7)

    MacroCell: Name=\UART_Pi:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_Pi:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_Pi:BUART:tx_state_1\ * !\UART_Pi:BUART:tx_state_0\ * 
              \UART_Pi:BUART:tx_state_2\ * \UART_Pi:BUART:tx_bitclk\
            + \UART_Pi:BUART:tx_state_1\ * \UART_Pi:BUART:tx_state_0\ * 
              \UART_Pi:BUART:tx_bitclk\
            + \UART_Pi:BUART:tx_state_1\ * !\UART_Pi:BUART:tx_state_2\ * 
              \UART_Pi:BUART:tx_bitclk\ * !\UART_Pi:BUART:tx_counter_dp\
        );
        Output = \UART_Pi:BUART:tx_state_2\ (fanout=6)

    MacroCell: Name=\UART_Pi:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_Pi:BUART:tx_state_1\ * !\UART_Pi:BUART:tx_state_0\ * 
              \UART_Pi:BUART:tx_fifo_empty\ * \UART_Pi:BUART:tx_state_2\ * 
              \UART_Pi:BUART:tx_bitclk\
        );
        Output = \UART_Pi:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\UART_Pi:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_Pi:BUART:tx_fifo_notfull\
        );
        Output = \UART_Pi:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\UART_Pi:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_Pi:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_Pi:BUART:txn\ * \UART_Pi:BUART:tx_state_1\ * 
              !\UART_Pi:BUART:tx_bitclk\
            + \UART_Pi:BUART:txn\ * \UART_Pi:BUART:tx_state_2\
            + !\UART_Pi:BUART:tx_state_1\ * \UART_Pi:BUART:tx_state_0\ * 
              !\UART_Pi:BUART:tx_shift_out\ * !\UART_Pi:BUART:tx_state_2\
            + !\UART_Pi:BUART:tx_state_1\ * \UART_Pi:BUART:tx_state_0\ * 
              !\UART_Pi:BUART:tx_state_2\ * !\UART_Pi:BUART:tx_bitclk\
            + \UART_Pi:BUART:tx_state_1\ * !\UART_Pi:BUART:tx_state_0\ * 
              !\UART_Pi:BUART:tx_shift_out\ * !\UART_Pi:BUART:tx_state_2\ * 
              \UART_Pi:BUART:tx_bitclk\ * \UART_Pi:BUART:tx_counter_dp\
        );
        Output = \UART_Pi:BUART:txn\ (fanout=2)

    MacroCell: Name=__ONE__, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=2)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\PWM_Front_Left:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => Net_22 ,
            cs_addr_2 => \PWM_Front_Left:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_Front_Left:PWMUDB:runmode_enable\ ,
            chain_out => \PWM_Front_Left:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \PWM_Front_Left:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\PWM_Front_Left:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => Net_22 ,
            cs_addr_2 => \PWM_Front_Left:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_Front_Left:PWMUDB:runmode_enable\ ,
            cl0_comb => \PWM_Front_Left:PWMUDB:compare1\ ,
            z0_comb => \PWM_Front_Left:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \PWM_Front_Left:PWMUDB:status_3\ ,
            chain_in => \PWM_Front_Left:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \PWM_Front_Left:PWMUDB:sP16:pwmdp:u0\

    datapathcell: Name =\PWM_Front_Right:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => Net_22 ,
            cs_addr_2 => \PWM_Front_Right:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_Front_Right:PWMUDB:runmode_enable\ ,
            chain_out => \PWM_Front_Right:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \PWM_Front_Right:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\PWM_Front_Right:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => Net_22 ,
            cs_addr_2 => \PWM_Front_Right:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_Front_Right:PWMUDB:runmode_enable\ ,
            cl0_comb => \PWM_Front_Right:PWMUDB:compare1\ ,
            z0_comb => \PWM_Front_Right:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \PWM_Front_Right:PWMUDB:status_3\ ,
            chain_in => \PWM_Front_Right:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \PWM_Front_Right:PWMUDB:sP16:pwmdp:u0\

    datapathcell: Name =\PWM_Servo:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => Net_372 ,
            cs_addr_2 => \PWM_Servo:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_Servo:PWMUDB:runmode_enable\ ,
            chain_out => \PWM_Servo:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \PWM_Servo:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\PWM_Servo:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => Net_372 ,
            cs_addr_2 => \PWM_Servo:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_Servo:PWMUDB:runmode_enable\ ,
            cl0_comb => \PWM_Servo:PWMUDB:compare1\ ,
            z0_comb => \PWM_Servo:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \PWM_Servo:PWMUDB:status_3\ ,
            chain_in => \PWM_Servo:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \PWM_Servo:PWMUDB:sP16:pwmdp:u0\

    datapathcell: Name =\UART:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \UART:Net_9\ ,
            cs_addr_2 => \UART:BUART:rx_address_detected\ ,
            cs_addr_1 => \UART:BUART:rx_state_0\ ,
            cs_addr_0 => \UART:BUART:rx_bitclk_enable\ ,
            route_si => \UART:BUART:rx_postpoll\ ,
            f0_load => \UART:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \UART:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \UART:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \UART:Net_9\ ,
            cs_addr_2 => \UART:BUART:tx_state_1\ ,
            cs_addr_1 => \UART:BUART:tx_state_0\ ,
            cs_addr_0 => \UART:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \UART:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \UART:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \UART:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \UART:Net_9\ ,
            cs_addr_0 => \UART:BUART:counter_load_not\ ,
            cl0_comb => \UART:BUART:tx_bitclk_dp\ ,
            cl1_comb => \UART:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_Pi:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \UART_Pi:Net_9\ ,
            cs_addr_2 => \UART_Pi:BUART:rx_address_detected\ ,
            cs_addr_1 => \UART_Pi:BUART:rx_state_0\ ,
            cs_addr_0 => \UART_Pi:BUART:rx_bitclk_enable\ ,
            route_si => \UART_Pi:BUART:rx_postpoll\ ,
            f0_load => \UART_Pi:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \UART_Pi:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \UART_Pi:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_Pi:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \UART_Pi:Net_9\ ,
            cs_addr_2 => \UART_Pi:BUART:tx_state_1\ ,
            cs_addr_1 => \UART_Pi:BUART:tx_state_0\ ,
            cs_addr_0 => \UART_Pi:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \UART_Pi:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \UART_Pi:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \UART_Pi:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_Pi:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \UART_Pi:Net_9\ ,
            cs_addr_0 => \UART_Pi:BUART:counter_load_not\ ,
            cl0_comb => \UART_Pi:BUART:tx_bitclk_dp\ ,
            cl1_comb => \UART_Pi:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\PWM_Front_Left:PWMUDB:sSTSReg:rstSts:stsreg\
        PORT MAP (
            clock => Net_22 ,
            status_5 => \PWM_Front_Left:PWMUDB:status_5\ ,
            status_3 => \PWM_Front_Left:PWMUDB:status_3\ ,
            status_2 => \PWM_Front_Left:PWMUDB:tc_i\ ,
            status_0 => \PWM_Front_Left:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\PWM_Front_Right:PWMUDB:sSTSReg:rstSts:stsreg\
        PORT MAP (
            clock => Net_22 ,
            status_5 => \PWM_Front_Left:PWMUDB:status_5\ ,
            status_3 => \PWM_Front_Right:PWMUDB:status_3\ ,
            status_2 => \PWM_Front_Right:PWMUDB:tc_i\ ,
            status_0 => \PWM_Front_Right:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\PWM_Servo:PWMUDB:sSTSReg:rstSts:stsreg\
        PORT MAP (
            clock => Net_372 ,
            status_5 => \PWM_Servo:PWMUDB:status_5\ ,
            status_3 => \PWM_Servo:PWMUDB:status_3\ ,
            status_2 => \PWM_Servo:PWMUDB:tc_i\ ,
            status_0 => \PWM_Servo:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART:BUART:sRX:RxSts\
        PORT MAP (
            clock => \UART:Net_9\ ,
            status_5 => \UART:BUART:rx_status_5\ ,
            status_4 => \UART:BUART:rx_status_4\ ,
            status_3 => \UART:BUART:rx_status_3\ ,
            interrupt => Net_152 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART:BUART:sTX:TxSts\
        PORT MAP (
            clock => \UART:Net_9\ ,
            status_3 => \UART:BUART:tx_fifo_notfull\ ,
            status_2 => \UART:BUART:tx_status_2\ ,
            status_1 => \UART:BUART:tx_fifo_empty\ ,
            status_0 => \UART:BUART:tx_status_0\ ,
            interrupt => Net_151 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART_Pi:BUART:sRX:RxSts\
        PORT MAP (
            clock => \UART_Pi:Net_9\ ,
            status_5 => \UART_Pi:BUART:rx_status_5\ ,
            status_4 => \UART_Pi:BUART:rx_status_4\ ,
            status_3 => \UART_Pi:BUART:rx_status_3\ ,
            interrupt => Net_486 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART_Pi:BUART:sTX:TxSts\
        PORT MAP (
            clock => \UART_Pi:Net_9\ ,
            status_3 => \UART_Pi:BUART:tx_fifo_notfull\ ,
            status_2 => \UART_Pi:BUART:tx_status_2\ ,
            status_1 => \UART_Pi:BUART:tx_fifo_empty\ ,
            status_0 => \UART_Pi:BUART:tx_status_0\ ,
            interrupt => Net_516 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\Control_Reg_Direction:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \Control_Reg_Direction:control_7\ ,
            control_6 => \Control_Reg_Direction:control_6\ ,
            control_5 => \Control_Reg_Direction:control_5\ ,
            control_4 => \Control_Reg_Direction:control_4\ ,
            control_3 => Net_115 ,
            control_2 => Net_96 ,
            control_1 => Net_77 ,
            control_0 => Net_49 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\PWM_Front_Left:PWMUDB:sCTRLReg:SyncCtl:ctrlreg\
        PORT MAP (
            clock => Net_22 ,
            control_7 => \PWM_Front_Left:PWMUDB:ctrl_enable\ ,
            control_6 => \PWM_Front_Left:PWMUDB:control_6\ ,
            control_5 => \PWM_Front_Left:PWMUDB:control_5\ ,
            control_4 => \PWM_Front_Left:PWMUDB:control_4\ ,
            control_3 => \PWM_Front_Left:PWMUDB:control_3\ ,
            control_2 => \PWM_Front_Left:PWMUDB:control_2\ ,
            control_1 => \PWM_Front_Left:PWMUDB:control_1\ ,
            control_0 => \PWM_Front_Left:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\PWM_Front_Right:PWMUDB:sCTRLReg:SyncCtl:ctrlreg\
        PORT MAP (
            clock => Net_22 ,
            control_7 => \PWM_Front_Right:PWMUDB:ctrl_enable\ ,
            control_6 => \PWM_Front_Right:PWMUDB:control_6\ ,
            control_5 => \PWM_Front_Right:PWMUDB:control_5\ ,
            control_4 => \PWM_Front_Right:PWMUDB:control_4\ ,
            control_3 => \PWM_Front_Right:PWMUDB:control_3\ ,
            control_2 => \PWM_Front_Right:PWMUDB:control_2\ ,
            control_1 => \PWM_Front_Right:PWMUDB:control_1\ ,
            control_0 => \PWM_Front_Right:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\PWM_Servo:PWMUDB:sCTRLReg:SyncCtl:ctrlreg\
        PORT MAP (
            clock => Net_372 ,
            control_7 => \PWM_Servo:PWMUDB:ctrl_enable\ ,
            control_6 => \PWM_Servo:PWMUDB:control_6\ ,
            control_5 => \PWM_Servo:PWMUDB:control_5\ ,
            control_4 => \PWM_Servo:PWMUDB:control_4\ ,
            control_3 => \PWM_Servo:PWMUDB:control_3\ ,
            control_2 => \PWM_Servo:PWMUDB:control_2\ ,
            control_1 => \PWM_Servo:PWMUDB:control_1\ ,
            control_0 => \PWM_Servo:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\UART:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \UART:Net_9\ ,
            load => \UART:BUART:rx_counter_load\ ,
            count_6 => MODIN6_6 ,
            count_5 => MODIN6_5 ,
            count_4 => MODIN6_4 ,
            count_3 => MODIN6_3 ,
            count_2 => \UART:BUART:rx_count_2\ ,
            count_1 => \UART:BUART:rx_count_1\ ,
            count_0 => \UART:BUART:rx_count_0\ ,
            tc => \UART:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    count7cell: Name =\UART_Pi:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \UART_Pi:Net_9\ ,
            load => \UART_Pi:BUART:rx_counter_load\ ,
            count_6 => \UART_Pi:BUART:rx_count_6\ ,
            count_5 => \UART_Pi:BUART:rx_count_5\ ,
            count_4 => \UART_Pi:BUART:rx_count_4\ ,
            count_3 => \UART_Pi:BUART:rx_count_3\ ,
            count_2 => \UART_Pi:BUART:rx_count_2\ ,
            count_1 => \UART_Pi:BUART:rx_count_1\ ,
            count_0 => \UART_Pi:BUART:rx_count_0\ ,
            tc => \UART_Pi:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\I2C:I2C_IRQ\
        PORT MAP (
            interrupt => \I2C:Net_697\ );
        Properties:
        {
            int_type = "00"
        }

    interrupt: Name =\UART:RXInternalInterrupt\
        PORT MAP (
            interrupt => Net_152 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\UART:TXInternalInterrupt\
        PORT MAP (
            interrupt => Net_151 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\UART_Pi:RXInternalInterrupt\
        PORT MAP (
            interrupt => Net_486 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\UART_Pi:TXInternalInterrupt\
        PORT MAP (
            interrupt => Net_516 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =refresh_interrupt
        PORT MAP (
            interrupt => Net_299 );
        Properties:
        {
            int_type = "00"
        }

    interrupt: Name =rx_rcvd
        PORT MAP (
            interrupt => Net_152 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =rx_rcvd_pi
        PORT MAP (
            interrupt => Net_486 );
        Properties:
        {
            int_type = "10"
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital domain clock dividers :    4 :    4 :    8 :  50.00%
Analog domain clock dividers  :    0 :    4 :    4 :   0.00%
Pins                          :   22 :   50 :   72 :  30.56%
Macrocells                    :   75 :  117 :  192 :  39.06%
Unique Pterms                 :  106 :  278 :  384 :  27.60%
Total Pterms                  :  126 :      :      : 
Datapath Cells                :   12 :   12 :   24 :  50.00%
Status Cells                  :    7 :   17 :   24 :  29.17%
            StatusI Registers :    7 
Control Cells                 :    6 :   18 :   24 :  25.00%
            Control Registers :    4 
                 Count7 Cells :    2 
DMA Channels                  :    0 :   24 :   24 :   0.00%
Interrupts                    :    8 :   24 :   32 :  25.00%
DSM Fixed Blocks              :    0 :    1 :    1 :   0.00%
VIDAC Fixed Blocks            :    0 :    4 :    4 :   0.00%
SC Fixed Blocks               :    0 :    4 :    4 :   0.00%
Comparator Fixed Blocks       :    0 :    4 :    4 :   0.00%
Opamp Fixed Blocks            :    0 :    4 :    4 :   0.00%
CapSense Buffers              :    0 :    2 :    2 :   0.00%
CAN Fixed Blocks              :    0 :    1 :    1 :   0.00%
Decimator Fixed Blocks        :    0 :    1 :    1 :   0.00%
I2C Fixed Blocks              :    1 :    0 :    1 : 100.00%
Timer Fixed Blocks            :    4 :    0 :    4 : 100.00%
DFB Fixed Blocks              :    0 :    1 :    1 :   0.00%
USB Fixed Blocks              :    0 :    1 :    1 :   0.00%
LCD Fixed Blocks              :    0 :    1 :    1 :   0.00%
EMIF Fixed Blocks             :    0 :    1 :    1 :   0.00%
LPF Fixed Blocks              :    0 :    2 :    2 :   0.00%
SAR Fixed Blocks              :    0 :    2 :    2 :   0.00%
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.243ms
Info: mpr.M0037: Unused pieces of the design have been optimized out. See the Tech mapping section of the report file for details. (App=cydsfit)
Tech mapping phase: Elapsed time ==> 0s.343ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_5@[IOP=(5)][IoId=(5)] : Back_Left_Forward(0) (fixed)
IO_7@[IOP=(5)][IoId=(7)] : Back_Left_Reverse(0) (fixed)
IO_0@[IOP=(1)][IoId=(0)] : Back_Right_Forward(0) (fixed)
IO_2@[IOP=(1)][IoId=(2)] : Back_Right_Reverse(0) (fixed)
IO_1@[IOP=(5)][IoId=(1)] : Front_Left_Forward(0) (fixed)
IO_3@[IOP=(5)][IoId=(3)] : Front_Left_Reverse(0) (fixed)
IO_4@[IOP=(1)][IoId=(4)] : Front_Right_Forward(0) (fixed)
IO_6@[IOP=(1)][IoId=(6)] : Front_Right_Reverse(0) (fixed)
IO_0@[IOP=(3)][IoId=(0)] : Rx_norm(0) (fixed)
IO_4@[IOP=(0)][IoId=(4)] : Rx_pi(0) (fixed)
IO_0@[IOP=(0)][IoId=(0)] : SCL(0) (fixed)
IO_1@[IOP=(0)][IoId=(1)] : SDA(0) (fixed)
IO_2@[IOP=(0)][IoId=(2)] : Servo_Paddle(0) (fixed)
IO_1@[IOP=(3)][IoId=(1)] : Tx_norm(0) (fixed)
IO_5@[IOP=(0)][IoId=(5)] : Tx_pi(0) (fixed)
IO_0@[IOP=(2)][IoId=(0)] : \LCD:LCDPort(0)\ (fixed)
IO_1@[IOP=(2)][IoId=(1)] : \LCD:LCDPort(1)\ (fixed)
IO_2@[IOP=(2)][IoId=(2)] : \LCD:LCDPort(2)\ (fixed)
IO_3@[IOP=(2)][IoId=(3)] : \LCD:LCDPort(3)\ (fixed)
IO_4@[IOP=(2)][IoId=(4)] : \LCD:LCDPort(4)\ (fixed)
IO_5@[IOP=(2)][IoId=(5)] : \LCD:LCDPort(5)\ (fixed)
IO_6@[IOP=(2)][IoId=(6)] : \LCD:LCDPort(6)\ (fixed)
Analog Placement phase: Elapsed time ==> 0s.122ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
============ VeraRouter Final Answer Routes ============
Analog Routing phase: Elapsed time ==> 0s.003ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
Analog Code Generation phase: Elapsed time ==> 0s.300ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 1.7 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   32 :   16 :   48 :  66.67%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            6.53
                   Pterms :            3.78
               Macrocells :            2.34
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.031ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.254ms
</CYPRESSTAG>
<CYPRESSTAG name="Simulated Annealing">
Annealing: Elapsed time ==> 0s.031ms
<CYPRESSTAG name="Simulated Annealing Results">
The seed used for moves was 114161200.
Inital cost was 804, final cost is 804 (0.00% improvement).</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :         16 :       9.81 :       4.69
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
LAB@[UDB=(0,0)][LB=0] #macrocells=4, #inputs=7, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=Net_72, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_22) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Front_Right:PWMUDB:ctrl_enable\ * 
              \PWM_Front_Right:PWMUDB:compare1\
        );
        Output = Net_72 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_47, Mode=(Combinatorial) @ [UDB=(0,0)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              Net_96 * Net_91
        );
        Output = Net_47 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\PWM_Front_Left:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_22) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Front_Left:PWMUDB:ctrl_enable\
        );
        Output = \PWM_Front_Left:PWMUDB:runmode_enable\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_14, Mode=(Combinatorial) @ [UDB=(0,0)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              Net_39 * !Net_49
        );
        Output = Net_14 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,0)][LB=1] #macrocells=3, #inputs=6, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=Net_45, Mode=(Combinatorial) @ [UDB=(0,0)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_96 * Net_91
        );
        Output = Net_45 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_39, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_22) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Front_Left:PWMUDB:ctrl_enable\ * 
              \PWM_Front_Left:PWMUDB:compare1\
        );
        Output = Net_39 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=Net_15, Mode=(Combinatorial) @ [UDB=(0,0)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              Net_39 * Net_49
        );
        Output = Net_15 (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\PWM_Front_Left:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => Net_22 ,
        cs_addr_2 => \PWM_Front_Left:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_Front_Left:PWMUDB:runmode_enable\ ,
        chain_out => \PWM_Front_Left:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \PWM_Front_Left:PWMUDB:sP16:pwmdp:u1\

controlcell: Name =\PWM_Front_Left:PWMUDB:sCTRLReg:SyncCtl:ctrlreg\
    PORT MAP (
        clock => Net_22 ,
        control_7 => \PWM_Front_Left:PWMUDB:ctrl_enable\ ,
        control_6 => \PWM_Front_Left:PWMUDB:control_6\ ,
        control_5 => \PWM_Front_Left:PWMUDB:control_5\ ,
        control_4 => \PWM_Front_Left:PWMUDB:control_4\ ,
        control_3 => \PWM_Front_Left:PWMUDB:control_3\ ,
        control_2 => \PWM_Front_Left:PWMUDB:control_2\ ,
        control_1 => \PWM_Front_Left:PWMUDB:control_1\ ,
        control_0 => \PWM_Front_Left:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=3, #inputs=6, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=Net_62, Mode=(Combinatorial) @ [UDB=(0,1)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              Net_115 * Net_110
        );
        Output = Net_62 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM_Front_Right:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_22) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Front_Right:PWMUDB:compare1\ * 
              !\PWM_Front_Right:PWMUDB:prevCompare1\
        );
        Output = \PWM_Front_Right:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_30, Mode=(Combinatorial) @ [UDB=(0,1)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              Net_77 * Net_72
        );
        Output = Net_30 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,1)][LB=1] #macrocells=3, #inputs=5, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\PWM_Front_Right:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_22) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Front_Right:PWMUDB:compare1\
        );
        Output = \PWM_Front_Right:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_29, Mode=(Combinatorial) @ [UDB=(0,1)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_77 * Net_72
        );
        Output = Net_29 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_61, Mode=(Combinatorial) @ [UDB=(0,1)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_115 * Net_110
        );
        Output = Net_61 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\PWM_Front_Right:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => Net_22 ,
        cs_addr_2 => \PWM_Front_Right:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_Front_Right:PWMUDB:runmode_enable\ ,
        cl0_comb => \PWM_Front_Right:PWMUDB:compare1\ ,
        z0_comb => \PWM_Front_Right:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \PWM_Front_Right:PWMUDB:status_3\ ,
        chain_in => \PWM_Front_Right:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \PWM_Front_Right:PWMUDB:sP16:pwmdp:u0\

statusicell: Name =\PWM_Front_Right:PWMUDB:sSTSReg:rstSts:stsreg\
    PORT MAP (
        clock => Net_22 ,
        status_5 => \PWM_Front_Left:PWMUDB:status_5\ ,
        status_3 => \PWM_Front_Right:PWMUDB:status_3\ ,
        status_2 => \PWM_Front_Right:PWMUDB:tc_i\ ,
        status_0 => \PWM_Front_Right:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\Control_Reg_Direction:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \Control_Reg_Direction:control_7\ ,
        control_6 => \Control_Reg_Direction:control_6\ ,
        control_5 => \Control_Reg_Direction:control_5\ ,
        control_4 => \Control_Reg_Direction:control_4\ ,
        control_3 => Net_115 ,
        control_2 => Net_96 ,
        control_1 => Net_77 ,
        control_0 => Net_49 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(0,2)] is empty.
UDB [UDB=(0,3)] is empty.
UDB [UDB=(0,4)] is empty.
UDB [UDB=(0,5)] is empty.
UDB [UDB=(1,0)] contents:
LAB@[UDB=(1,0)][LB=0] #macrocells=3, #inputs=3, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\PWM_Front_Left:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_22) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Front_Left:PWMUDB:compare1\ * 
              !\PWM_Front_Left:PWMUDB:prevCompare1\
        );
        Output = \PWM_Front_Left:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\PWM_Front_Left:PWMUDB:status_5\, Mode=(Combinatorial) @ [UDB=(1,0)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_Front_Left:PWMUDB:final_kill_reg\
        );
        Output = \PWM_Front_Left:PWMUDB:status_5\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\PWM_Front_Left:PWMUDB:final_kill_reg\, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=3]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_22) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = \PWM_Front_Left:PWMUDB:final_kill_reg\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,0)][LB=1] #macrocells=2, #inputs=6, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\PWM_Front_Left:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(1,0)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_22) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Front_Left:PWMUDB:compare1\
        );
        Output = \PWM_Front_Left:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_Pi:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(1,0)][LB=1][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_Pi:BUART:tx_state_1\ * !\UART_Pi:BUART:tx_state_0\ * 
              \UART_Pi:BUART:tx_fifo_empty\ * \UART_Pi:BUART:tx_state_2\ * 
              \UART_Pi:BUART:tx_bitclk\
        );
        Output = \UART_Pi:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\PWM_Front_Left:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => Net_22 ,
        cs_addr_2 => \PWM_Front_Left:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_Front_Left:PWMUDB:runmode_enable\ ,
        cl0_comb => \PWM_Front_Left:PWMUDB:compare1\ ,
        z0_comb => \PWM_Front_Left:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \PWM_Front_Left:PWMUDB:status_3\ ,
        chain_in => \PWM_Front_Left:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \PWM_Front_Left:PWMUDB:sP16:pwmdp:u0\

statusicell: Name =\PWM_Front_Left:PWMUDB:sSTSReg:rstSts:stsreg\
    PORT MAP (
        clock => Net_22 ,
        status_5 => \PWM_Front_Left:PWMUDB:status_5\ ,
        status_3 => \PWM_Front_Left:PWMUDB:status_3\ ,
        status_2 => \PWM_Front_Left:PWMUDB:tc_i\ ,
        status_0 => \PWM_Front_Left:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\PWM_Front_Right:PWMUDB:sCTRLReg:SyncCtl:ctrlreg\
    PORT MAP (
        clock => Net_22 ,
        control_7 => \PWM_Front_Right:PWMUDB:ctrl_enable\ ,
        control_6 => \PWM_Front_Right:PWMUDB:control_6\ ,
        control_5 => \PWM_Front_Right:PWMUDB:control_5\ ,
        control_4 => \PWM_Front_Right:PWMUDB:control_4\ ,
        control_3 => \PWM_Front_Right:PWMUDB:control_3\ ,
        control_2 => \PWM_Front_Right:PWMUDB:control_2\ ,
        control_1 => \PWM_Front_Right:PWMUDB:control_1\ ,
        control_0 => \PWM_Front_Right:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=1, #inputs=5, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\UART_Pi:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(1,1)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_Pi:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_Pi:BUART:tx_state_1\ * \UART_Pi:BUART:tx_state_0\ * 
              \UART_Pi:BUART:tx_bitclk\
            + \UART_Pi:BUART:tx_state_1\ * !\UART_Pi:BUART:tx_state_2\ * 
              \UART_Pi:BUART:tx_bitclk\ * !\UART_Pi:BUART:tx_counter_dp\
            + \UART_Pi:BUART:tx_state_0\ * !\UART_Pi:BUART:tx_state_2\ * 
              \UART_Pi:BUART:tx_bitclk\
        );
        Output = \UART_Pi:BUART:tx_state_1\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,1)][LB=1] #macrocells=2, #inputs=2, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\UART_Pi:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_Pi:BUART:tx_fifo_notfull\
        );
        Output = \UART_Pi:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\PWM_Front_Right:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_22) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Front_Right:PWMUDB:ctrl_enable\
        );
        Output = \PWM_Front_Right:PWMUDB:runmode_enable\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\PWM_Front_Right:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => Net_22 ,
        cs_addr_2 => \PWM_Front_Right:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_Front_Right:PWMUDB:runmode_enable\ ,
        chain_out => \PWM_Front_Right:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \PWM_Front_Right:PWMUDB:sP16:pwmdp:u1\

statusicell: Name =\UART_Pi:BUART:sTX:TxSts\
    PORT MAP (
        clock => \UART_Pi:Net_9\ ,
        status_3 => \UART_Pi:BUART:tx_fifo_notfull\ ,
        status_2 => \UART_Pi:BUART:tx_status_2\ ,
        status_1 => \UART_Pi:BUART:tx_fifo_empty\ ,
        status_0 => \UART_Pi:BUART:tx_status_0\ ,
        interrupt => Net_516 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,2)] is empty.
UDB [UDB=(1,3)] is empty.
UDB [UDB=(1,4)] is empty.
UDB [UDB=(1,5)] is empty.
UDB [UDB=(2,0)] contents:
LAB@[UDB=(2,0)][LB=0] #macrocells=2, #inputs=7, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\UART_Pi:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(2,0)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_Pi:BUART:rx_fifonotempty\ * 
              \UART_Pi:BUART:rx_state_stop1_reg\
        );
        Output = \UART_Pi:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_Pi:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(2,0)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_Pi:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_Pi:BUART:tx_state_1\ * !\UART_Pi:BUART:tx_state_0\ * 
              !\UART_Pi:BUART:tx_fifo_empty\ * !\UART_Pi:BUART:tx_state_2\
            + !\UART_Pi:BUART:tx_state_1\ * !\UART_Pi:BUART:tx_state_0\ * 
              !\UART_Pi:BUART:tx_fifo_empty\ * \UART_Pi:BUART:tx_bitclk\
            + \UART_Pi:BUART:tx_state_1\ * \UART_Pi:BUART:tx_state_0\ * 
              \UART_Pi:BUART:tx_fifo_empty\ * \UART_Pi:BUART:tx_bitclk\
            + \UART_Pi:BUART:tx_state_0\ * !\UART_Pi:BUART:tx_state_2\ * 
              \UART_Pi:BUART:tx_bitclk\
        );
        Output = \UART_Pi:BUART:tx_state_0\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,0)][LB=1] #macrocells=2, #inputs=6, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\UART_Pi:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(2,0)][LB=1][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_Pi:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_Pi:BUART:tx_state_1\ * !\UART_Pi:BUART:tx_state_0\ * 
              \UART_Pi:BUART:tx_state_2\ * \UART_Pi:BUART:tx_bitclk\
            + \UART_Pi:BUART:tx_state_1\ * \UART_Pi:BUART:tx_state_0\ * 
              \UART_Pi:BUART:tx_bitclk\
            + \UART_Pi:BUART:tx_state_1\ * !\UART_Pi:BUART:tx_state_2\ * 
              \UART_Pi:BUART:tx_bitclk\ * !\UART_Pi:BUART:tx_counter_dp\
        );
        Output = \UART_Pi:BUART:tx_state_2\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_Pi:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(2,0)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_Pi:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_Pi:BUART:tx_bitclk_dp\
        );
        Output = \UART_Pi:BUART:tx_bitclk\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

statusicell: Name =\UART_Pi:BUART:sRX:RxSts\
    PORT MAP (
        clock => \UART_Pi:Net_9\ ,
        status_5 => \UART_Pi:BUART:rx_status_5\ ,
        status_4 => \UART_Pi:BUART:rx_status_4\ ,
        status_3 => \UART_Pi:BUART:rx_status_3\ ,
        interrupt => Net_486 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,1)] contents:
LAB@[UDB=(2,1)][LB=0] #macrocells=1, #inputs=7, #pterms=5
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART_Pi:BUART:txn\, Mode=(D-Register) @ [UDB=(2,1)][LB=0][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_Pi:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_Pi:BUART:txn\ * \UART_Pi:BUART:tx_state_1\ * 
              !\UART_Pi:BUART:tx_bitclk\
            + \UART_Pi:BUART:txn\ * \UART_Pi:BUART:tx_state_2\
            + !\UART_Pi:BUART:tx_state_1\ * \UART_Pi:BUART:tx_state_0\ * 
              !\UART_Pi:BUART:tx_shift_out\ * !\UART_Pi:BUART:tx_state_2\
            + !\UART_Pi:BUART:tx_state_1\ * \UART_Pi:BUART:tx_state_0\ * 
              !\UART_Pi:BUART:tx_state_2\ * !\UART_Pi:BUART:tx_bitclk\
            + \UART_Pi:BUART:tx_state_1\ * !\UART_Pi:BUART:tx_state_0\ * 
              !\UART_Pi:BUART:tx_shift_out\ * !\UART_Pi:BUART:tx_state_2\ * 
              \UART_Pi:BUART:tx_bitclk\ * \UART_Pi:BUART:tx_counter_dp\
        );
        Output = \UART_Pi:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,1)][LB=1] #macrocells=2, #inputs=5, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_fifo_notfull\
        );
        Output = \UART:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART_Pi:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_Pi:BUART:tx_state_1\ * !\UART_Pi:BUART:tx_state_0\ * 
              !\UART_Pi:BUART:tx_state_2\
            + !\UART_Pi:BUART:tx_state_1\ * !\UART_Pi:BUART:tx_state_0\ * 
              \UART_Pi:BUART:tx_bitclk\
        );
        Output = \UART_Pi:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART_Pi:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \UART_Pi:Net_9\ ,
        cs_addr_2 => \UART_Pi:BUART:tx_state_1\ ,
        cs_addr_1 => \UART_Pi:BUART:tx_state_0\ ,
        cs_addr_0 => \UART_Pi:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \UART_Pi:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \UART_Pi:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \UART_Pi:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\UART:BUART:sTX:TxSts\
    PORT MAP (
        clock => \UART:Net_9\ ,
        status_3 => \UART:BUART:tx_fifo_notfull\ ,
        status_2 => \UART:BUART:tx_status_2\ ,
        status_1 => \UART:BUART:tx_fifo_empty\ ,
        status_0 => \UART:BUART:tx_status_0\ ,
        interrupt => Net_151 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,2)] contents:
LAB@[UDB=(2,2)][LB=0] #macrocells=3, #inputs=9, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\UART_Pi:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_Pi:BUART:rx_load_fifo\ * \UART_Pi:BUART:rx_fifofull\
        );
        Output = \UART_Pi:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_Pi:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(2,2)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_Pi:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_Pi:BUART:rx_count_2\ * !\UART_Pi:BUART:rx_count_1\ * 
              !\UART_Pi:BUART:rx_count_0\
        );
        Output = \UART_Pi:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_Pi:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(2,2)][LB=0][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_Pi:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_Pi:BUART:rx_state_0\ * \UART_Pi:BUART:rx_state_3\ * 
              \UART_Pi:BUART:rx_state_2\ * 
              !\UART_Pi:BUART:rx_address_detected\
        );
        Output = \UART_Pi:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,2)][LB=1] #macrocells=2, #inputs=3, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\UART_Pi:BUART:tx_bitclk_enable_pre\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_Pi:BUART:tx_bitclk_dp\
        );
        Output = \UART_Pi:BUART:tx_bitclk_enable_pre\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\PWM_Servo:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(2,2)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_372) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Servo:PWMUDB:compare1\ * !\PWM_Servo:PWMUDB:prevCompare1\
        );
        Output = \PWM_Servo:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART_Pi:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \UART_Pi:Net_9\ ,
        cs_addr_0 => \UART_Pi:BUART:counter_load_not\ ,
        cl0_comb => \UART_Pi:BUART:tx_bitclk_dp\ ,
        cl1_comb => \UART_Pi:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,3)] contents:
LAB@[UDB=(2,3)][LB=0] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\PWM_Servo:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(2,3)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_372) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Servo:PWMUDB:compare1\
        );
        Output = \PWM_Servo:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,3)][LB=1] #macrocells=3, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_Pi:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(2,3)][LB=1][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_Pi:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !Net_484 * !\UART_Pi:BUART:rx_state_0\ * 
              !\UART_Pi:BUART:rx_state_3\ * !\UART_Pi:BUART:rx_state_2\ * 
              !\UART_Pi:BUART:rx_address_detected\ * \UART_Pi:BUART:rx_last\
            + !\UART_Pi:BUART:rx_state_0\ * \UART_Pi:BUART:rx_bitclk_enable\ * 
              \UART_Pi:BUART:rx_state_3\ * 
              !\UART_Pi:BUART:rx_address_detected\
            + !\UART_Pi:BUART:rx_state_0\ * \UART_Pi:BUART:rx_bitclk_enable\ * 
              \UART_Pi:BUART:rx_state_2\ * 
              !\UART_Pi:BUART:rx_address_detected\
            + \UART_Pi:BUART:rx_state_0\ * !\UART_Pi:BUART:rx_state_3\ * 
              !\UART_Pi:BUART:rx_state_2\ * !\UART_Pi:BUART:rx_count_6\ * 
              !\UART_Pi:BUART:rx_count_5\ * 
              !\UART_Pi:BUART:rx_address_detected\
            + \UART_Pi:BUART:rx_state_0\ * !\UART_Pi:BUART:rx_state_3\ * 
              !\UART_Pi:BUART:rx_state_2\ * !\UART_Pi:BUART:rx_count_6\ * 
              !\UART_Pi:BUART:rx_count_4\ * 
              !\UART_Pi:BUART:rx_address_detected\
        );
        Output = \UART_Pi:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_Pi:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(2,3)][LB=1][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_Pi:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_484 * !\UART_Pi:BUART:rx_state_0\ * 
              \UART_Pi:BUART:rx_bitclk_enable\ * \UART_Pi:BUART:rx_state_3\ * 
              \UART_Pi:BUART:rx_state_2\ * !\UART_Pi:BUART:pollcount_1\ * 
              !\UART_Pi:BUART:rx_address_detected\
            + !\UART_Pi:BUART:rx_state_0\ * \UART_Pi:BUART:rx_bitclk_enable\ * 
              \UART_Pi:BUART:rx_state_3\ * \UART_Pi:BUART:rx_state_2\ * 
              !\UART_Pi:BUART:pollcount_1\ * !\UART_Pi:BUART:pollcount_0\ * 
              !\UART_Pi:BUART:rx_address_detected\
        );
        Output = \UART_Pi:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_Pi:BUART:rx_last\, Mode=(D-Register) @ [UDB=(2,3)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_Pi:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_484
        );
        Output = \UART_Pi:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

count7cell: Name =\UART_Pi:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \UART_Pi:Net_9\ ,
        load => \UART_Pi:BUART:rx_counter_load\ ,
        count_6 => \UART_Pi:BUART:rx_count_6\ ,
        count_5 => \UART_Pi:BUART:rx_count_5\ ,
        count_4 => \UART_Pi:BUART:rx_count_4\ ,
        count_3 => \UART_Pi:BUART:rx_count_3\ ,
        count_2 => \UART_Pi:BUART:rx_count_2\ ,
        count_1 => \UART_Pi:BUART:rx_count_1\ ,
        count_0 => \UART_Pi:BUART:rx_count_0\ ,
        tc => \UART_Pi:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,4)] contents:
LAB@[UDB=(2,4)][LB=0] #macrocells=3, #inputs=6, #pterms=6
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\UART:BUART:tx_bitclk_enable_pre\, Mode=(Combinatorial) @ [UDB=(2,4)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_bitclk_dp\
        );
        Output = \UART:BUART:tx_bitclk_enable_pre\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_Pi:BUART:pollcount_1\, Mode=(D-Register) @ [UDB=(2,4)][LB=0][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_Pi:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !Net_484 * !\UART_Pi:BUART:rx_count_2\ * 
              !\UART_Pi:BUART:rx_count_1\ * \UART_Pi:BUART:pollcount_1\
            + Net_484 * !\UART_Pi:BUART:rx_count_2\ * 
              !\UART_Pi:BUART:rx_count_1\ * !\UART_Pi:BUART:pollcount_1\ * 
              \UART_Pi:BUART:pollcount_0\
            + !\UART_Pi:BUART:rx_count_2\ * !\UART_Pi:BUART:rx_count_1\ * 
              \UART_Pi:BUART:pollcount_1\ * !\UART_Pi:BUART:pollcount_0\
        );
        Output = \UART_Pi:BUART:pollcount_1\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_Pi:BUART:pollcount_0\, Mode=(D-Register) @ [UDB=(2,4)][LB=0][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_Pi:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_484 * !\UART_Pi:BUART:rx_count_2\ * 
              !\UART_Pi:BUART:rx_count_1\ * \UART_Pi:BUART:pollcount_0\
            + Net_484 * !\UART_Pi:BUART:rx_count_2\ * 
              !\UART_Pi:BUART:rx_count_1\ * !\UART_Pi:BUART:pollcount_0\
        );
        Output = \UART_Pi:BUART:pollcount_0\ (fanout=5)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,4)][LB=1] #macrocells=3, #inputs=11, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\UART_Pi:BUART:rx_address_detected\, Mode=(T-Register) @ [UDB=(2,4)][LB=1][MC=0]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_Pi:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_Pi:BUART:rx_address_detected\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_Pi:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(2,4)][LB=1][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_Pi:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_Pi:BUART:rx_state_0\ * \UART_Pi:BUART:rx_bitclk_enable\ * 
              \UART_Pi:BUART:rx_state_3\ * !\UART_Pi:BUART:rx_state_2\ * 
              !\UART_Pi:BUART:rx_address_detected\
            + \UART_Pi:BUART:rx_state_0\ * !\UART_Pi:BUART:rx_state_3\ * 
              !\UART_Pi:BUART:rx_state_2\ * !\UART_Pi:BUART:rx_count_6\ * 
              !\UART_Pi:BUART:rx_count_5\ * 
              !\UART_Pi:BUART:rx_address_detected\
            + \UART_Pi:BUART:rx_state_0\ * !\UART_Pi:BUART:rx_state_3\ * 
              !\UART_Pi:BUART:rx_state_2\ * !\UART_Pi:BUART:rx_count_6\ * 
              !\UART_Pi:BUART:rx_count_4\ * 
              !\UART_Pi:BUART:rx_address_detected\
        );
        Output = \UART_Pi:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_Pi:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(2,4)][LB=1][MC=2]
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_Pi:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !Net_484 * !\UART_Pi:BUART:rx_state_0\ * 
              \UART_Pi:BUART:rx_bitclk_enable\ * !\UART_Pi:BUART:rx_state_3\ * 
              \UART_Pi:BUART:rx_state_2\ * !\UART_Pi:BUART:pollcount_1\ * 
              !\UART_Pi:BUART:rx_address_detected\
            + !\UART_Pi:BUART:rx_state_0\ * \UART_Pi:BUART:rx_bitclk_enable\ * 
              !\UART_Pi:BUART:rx_state_3\ * \UART_Pi:BUART:rx_state_2\ * 
              !\UART_Pi:BUART:pollcount_1\ * !\UART_Pi:BUART:pollcount_0\ * 
              !\UART_Pi:BUART:rx_address_detected\
            + \UART_Pi:BUART:rx_state_0\ * !\UART_Pi:BUART:rx_state_3\ * 
              !\UART_Pi:BUART:rx_state_2\ * !\UART_Pi:BUART:rx_count_6\ * 
              !\UART_Pi:BUART:rx_count_5\ * 
              !\UART_Pi:BUART:rx_address_detected\
            + \UART_Pi:BUART:rx_state_0\ * !\UART_Pi:BUART:rx_state_3\ * 
              !\UART_Pi:BUART:rx_state_2\ * !\UART_Pi:BUART:rx_count_6\ * 
              !\UART_Pi:BUART:rx_count_4\ * 
              !\UART_Pi:BUART:rx_address_detected\
        );
        Output = \UART_Pi:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\PWM_Servo:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => Net_372 ,
        cs_addr_2 => \PWM_Servo:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_Servo:PWMUDB:runmode_enable\ ,
        cl0_comb => \PWM_Servo:PWMUDB:compare1\ ,
        z0_comb => \PWM_Servo:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \PWM_Servo:PWMUDB:status_3\ ,
        chain_in => \PWM_Servo:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \PWM_Servo:PWMUDB:sP16:pwmdp:u0\

UDB [UDB=(2,5)] contents:
LAB@[UDB=(2,5)][LB=0] #macrocells=2, #inputs=9, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=Net_479, Mode=(Combinatorial) @ [UDB=(2,5)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_Pi:BUART:txn\
        );
        Output = Net_479 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART_Pi:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(2,5)][LB=0][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_Pi:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_Pi:BUART:rx_state_0\ * \UART_Pi:BUART:rx_bitclk_enable\ * 
              \UART_Pi:BUART:rx_state_3\ * \UART_Pi:BUART:rx_state_2\ * 
              !\UART_Pi:BUART:rx_address_detected\
            + \UART_Pi:BUART:rx_state_0\ * !\UART_Pi:BUART:rx_state_3\ * 
              !\UART_Pi:BUART:rx_state_2\ * !\UART_Pi:BUART:rx_count_6\ * 
              !\UART_Pi:BUART:rx_count_5\ * 
              !\UART_Pi:BUART:rx_address_detected\
            + \UART_Pi:BUART:rx_state_0\ * !\UART_Pi:BUART:rx_state_3\ * 
              !\UART_Pi:BUART:rx_state_2\ * !\UART_Pi:BUART:rx_count_6\ * 
              !\UART_Pi:BUART:rx_count_4\ * 
              !\UART_Pi:BUART:rx_address_detected\
        );
        Output = \UART_Pi:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,5)][LB=1] #macrocells=2, #inputs=7, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\UART_Pi:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(2,5)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_Pi:BUART:rx_state_0\ * !\UART_Pi:BUART:rx_state_3\ * 
              !\UART_Pi:BUART:rx_state_2\ * 
              !\UART_Pi:BUART:rx_address_detected\
        );
        Output = \UART_Pi:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART_Pi:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(2,5)][LB=1][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_484 * \UART_Pi:BUART:pollcount_0\
            + \UART_Pi:BUART:pollcount_1\
        );
        Output = \UART_Pi:BUART:rx_postpoll\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART_Pi:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \UART_Pi:Net_9\ ,
        cs_addr_2 => \UART_Pi:BUART:rx_address_detected\ ,
        cs_addr_1 => \UART_Pi:BUART:rx_state_0\ ,
        cs_addr_0 => \UART_Pi:BUART:rx_bitclk_enable\ ,
        route_si => \UART_Pi:BUART:rx_postpoll\ ,
        f0_load => \UART_Pi:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \UART_Pi:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \UART_Pi:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\PWM_Servo:PWMUDB:sSTSReg:rstSts:stsreg\
    PORT MAP (
        clock => Net_372 ,
        status_5 => \PWM_Servo:PWMUDB:status_5\ ,
        status_3 => \PWM_Servo:PWMUDB:status_3\ ,
        status_2 => \PWM_Servo:PWMUDB:tc_i\ ,
        status_0 => \PWM_Servo:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,0)] contents:
LAB@[UDB=(3,0)][LB=0] #macrocells=3, #inputs=4, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(3,0)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART:BUART:rx_fifonotempty\ * \UART:BUART:rx_state_stop1_reg\
        );
        Output = \UART:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(3,0)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART:BUART:rx_load_fifo\ * \UART:BUART:rx_fifofull\
        );
        Output = \UART:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART:BUART:rx_address_detected\, Mode=(T-Register) @ [UDB=(3,0)][LB=0][MC=3]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_address_detected\ (fanout=8)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,0)][LB=1] #macrocells=3, #inputs=5, #pterms=5
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\UART:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(3,0)][LB=1][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_461 * MODIN3_0
            + MODIN3_1
        );
        Output = \UART:BUART:rx_postpoll\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=MODIN3_0, Mode=(D-Register) @ [UDB=(3,0)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * !Net_461 * 
              MODIN3_0
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * Net_461 * 
              !MODIN3_0
        );
        Output = MODIN3_0 (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART:BUART:rx_last\, Mode=(D-Register) @ [UDB=(3,0)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_461
        );
        Output = \UART:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \UART:Net_9\ ,
        cs_addr_2 => \UART:BUART:rx_address_detected\ ,
        cs_addr_1 => \UART:BUART:rx_state_0\ ,
        cs_addr_0 => \UART:BUART:rx_bitclk_enable\ ,
        route_si => \UART:BUART:rx_postpoll\ ,
        f0_load => \UART:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \UART:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \UART:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\UART:BUART:sRX:RxSts\
    PORT MAP (
        clock => \UART:Net_9\ ,
        status_5 => \UART:BUART:rx_status_5\ ,
        status_4 => \UART:BUART:rx_status_4\ ,
        status_3 => \UART:BUART:rx_status_3\ ,
        interrupt => Net_152 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,1)] contents:
LAB@[UDB=(3,1)][LB=0] #macrocells=3, #inputs=8, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(3,1)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART:BUART:rx_state_0\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:rx_address_detected\
        );
        Output = \UART:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_65, Mode=(Combinatorial) @ [UDB=(3,1)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:txn\
        );
        Output = Net_65 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(3,1)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              !\UART:BUART:rx_count_0\
        );
        Output = \UART:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,1)][LB=1] #macrocells=2, #inputs=10, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(3,1)][LB=1][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART:BUART:rx_state_0\ * \UART:BUART:rx_bitclk_enable\ * 
              \UART:BUART:rx_state_3\ * \UART:BUART:rx_state_2\ * !Net_461 * 
              !MODIN3_1 * !\UART:BUART:rx_address_detected\
            + !\UART:BUART:rx_state_0\ * \UART:BUART:rx_bitclk_enable\ * 
              \UART:BUART:rx_state_3\ * \UART:BUART:rx_state_2\ * !MODIN3_1 * 
              !MODIN3_0 * !\UART:BUART:rx_address_detected\
        );
        Output = \UART:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=MODIN3_1, Mode=(D-Register) @ [UDB=(3,1)][LB=1][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * !Net_461 * 
              MODIN3_1
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * Net_461 * 
              !MODIN3_1 * MODIN3_0
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * MODIN3_1 * 
              !MODIN3_0
        );
        Output = MODIN3_1 (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(3,2)] contents:
LAB@[UDB=(3,2)][LB=0] #macrocells=2, #inputs=6, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=Net_356, Mode=(D-Register) @ [UDB=(3,2)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_372) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Servo:PWMUDB:ctrl_enable\ * \PWM_Servo:PWMUDB:compare1\
        );
        Output = Net_356 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(3,2)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:rx_state_0\ * !\UART:BUART:rx_state_3\ * 
              !\UART:BUART:rx_state_2\ * !\UART:BUART:rx_address_detected\
        );
        Output = \UART:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,2)][LB=1] #macrocells=2, #inputs=12, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(3,2)][LB=1][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART:BUART:rx_state_0\ * \UART:BUART:rx_bitclk_enable\ * 
              \UART:BUART:rx_state_3\ * !\UART:BUART:rx_address_detected\
            + !\UART:BUART:rx_state_0\ * \UART:BUART:rx_bitclk_enable\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:rx_address_detected\
            + !\UART:BUART:rx_state_0\ * !\UART:BUART:rx_state_3\ * 
              !\UART:BUART:rx_state_2\ * !Net_461 * 
              !\UART:BUART:rx_address_detected\ * \UART:BUART:rx_last\
            + \UART:BUART:rx_state_0\ * !\UART:BUART:rx_state_3\ * 
              !\UART:BUART:rx_state_2\ * !\UART:BUART:rx_address_detected\ * 
              !MODIN6_6 * !MODIN6_5
            + \UART:BUART:rx_state_0\ * !\UART:BUART:rx_state_3\ * 
              !\UART:BUART:rx_state_2\ * !\UART:BUART:rx_address_detected\ * 
              !MODIN6_6 * !MODIN6_4
        );
        Output = \UART:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(3,2)][LB=1][MC=2]
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:rx_state_0\ * \UART:BUART:rx_bitclk_enable\ * 
              !\UART:BUART:rx_state_3\ * \UART:BUART:rx_state_2\ * !Net_461 * 
              !MODIN3_1 * !\UART:BUART:rx_address_detected\
            + !\UART:BUART:rx_state_0\ * \UART:BUART:rx_bitclk_enable\ * 
              !\UART:BUART:rx_state_3\ * \UART:BUART:rx_state_2\ * !MODIN3_1 * 
              !MODIN3_0 * !\UART:BUART:rx_address_detected\
            + \UART:BUART:rx_state_0\ * !\UART:BUART:rx_state_3\ * 
              !\UART:BUART:rx_state_2\ * !\UART:BUART:rx_address_detected\ * 
              !MODIN6_6 * !MODIN6_5
            + \UART:BUART:rx_state_0\ * !\UART:BUART:rx_state_3\ * 
              !\UART:BUART:rx_state_2\ * !\UART:BUART:rx_address_detected\ * 
              !MODIN6_6 * !MODIN6_4
        );
        Output = \UART:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

count7cell: Name =\UART:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \UART:Net_9\ ,
        load => \UART:BUART:rx_counter_load\ ,
        count_6 => MODIN6_6 ,
        count_5 => MODIN6_5 ,
        count_4 => MODIN6_4 ,
        count_3 => MODIN6_3 ,
        count_2 => \UART:BUART:rx_count_2\ ,
        count_1 => \UART:BUART:rx_count_1\ ,
        count_0 => \UART:BUART:rx_count_0\ ,
        tc => \UART:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,3)] contents:
LAB@[UDB=(3,3)][LB=0] #macrocells=2, #inputs=9, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:rx_state_0\ * \UART:BUART:rx_bitclk_enable\ * 
              \UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_address_detected\
            + \UART:BUART:rx_state_0\ * !\UART:BUART:rx_state_3\ * 
              !\UART:BUART:rx_state_2\ * !\UART:BUART:rx_address_detected\ * 
              !MODIN6_6 * !MODIN6_5
            + \UART:BUART:rx_state_0\ * !\UART:BUART:rx_state_3\ * 
              !\UART:BUART:rx_state_2\ * !\UART:BUART:rx_address_detected\ * 
              !MODIN6_6 * !MODIN6_4
        );
        Output = \UART:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM_Servo:PWMUDB:status_5\, Mode=(Combinatorial) @ [UDB=(3,3)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_Servo:PWMUDB:final_kill_reg\
        );
        Output = \PWM_Servo:PWMUDB:status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,3)][LB=1] #macrocells=2, #inputs=8, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=__ONE__, Mode=(Combinatorial) @ [UDB=(3,3)][LB=1][MC=0]
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(3,3)][LB=1][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:rx_state_0\ * \UART:BUART:rx_bitclk_enable\ * 
              \UART:BUART:rx_state_3\ * \UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_address_detected\
            + \UART:BUART:rx_state_0\ * !\UART:BUART:rx_state_3\ * 
              !\UART:BUART:rx_state_2\ * !\UART:BUART:rx_address_detected\ * 
              !MODIN6_6 * !MODIN6_5
            + \UART:BUART:rx_state_0\ * !\UART:BUART:rx_state_3\ * 
              !\UART:BUART:rx_state_2\ * !\UART:BUART:rx_address_detected\ * 
              !MODIN6_6 * !MODIN6_4
        );
        Output = \UART:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \UART:Net_9\ ,
        cs_addr_2 => \UART:BUART:tx_state_1\ ,
        cs_addr_1 => \UART:BUART:tx_state_0\ ,
        cs_addr_0 => \UART:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \UART:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \UART:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \UART:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,4)] contents:
LAB@[UDB=(3,4)][LB=0] #macrocells=2, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:txn\, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART:BUART:txn\ * \UART:BUART:tx_state_1\ * 
              !\UART:BUART:tx_bitclk\
            + \UART:BUART:txn\ * \UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_shift_out\ * !\UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\ * !\UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_shift_out\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\ * \UART:BUART:tx_counter_dp\
        );
        Output = \UART:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(3,4)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_state_2\ * \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\ * !\UART:BUART:tx_counter_dp\
        );
        Output = \UART:BUART:tx_state_2\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,4)][LB=1] #macrocells=3, #inputs=6, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\PWM_Servo:PWMUDB:final_kill_reg\, Mode=(D-Register) @ [UDB=(3,4)][LB=1][MC=0]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_372) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = \PWM_Servo:PWMUDB:final_kill_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM_Servo:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(3,4)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_372) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Servo:PWMUDB:ctrl_enable\
        );
        Output = \PWM_Servo:PWMUDB:runmode_enable\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(3,4)][LB=1][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_fifo_empty\ * \UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\PWM_Servo:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => Net_372 ,
        cs_addr_2 => \PWM_Servo:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_Servo:PWMUDB:runmode_enable\ ,
        chain_out => \PWM_Servo:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \PWM_Servo:PWMUDB:sP16:pwmdp:u1\

controlcell: Name =\PWM_Servo:PWMUDB:sCTRLReg:SyncCtl:ctrlreg\
    PORT MAP (
        clock => Net_372 ,
        control_7 => \PWM_Servo:PWMUDB:ctrl_enable\ ,
        control_6 => \PWM_Servo:PWMUDB:control_6\ ,
        control_5 => \PWM_Servo:PWMUDB:control_5\ ,
        control_4 => \PWM_Servo:PWMUDB:control_4\ ,
        control_3 => \PWM_Servo:PWMUDB:control_3\ ,
        control_2 => \PWM_Servo:PWMUDB:control_2\ ,
        control_1 => \PWM_Servo:PWMUDB:control_1\ ,
        control_0 => \PWM_Servo:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,5)] contents:
LAB@[UDB=(3,5)][LB=0] #macrocells=1, #inputs=4, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(3,5)][LB=0][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,5)][LB=1] #macrocells=3, #inputs=7, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(3,5)][LB=1][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_fifo_empty\ * !\UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_fifo_empty\ * \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_fifo_empty\ * \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_0\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(3,5)][LB=1][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\ * !\UART:BUART:tx_counter_dp\
            + \UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_1\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(3,5)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_bitclk_dp\
        );
        Output = \UART:BUART:tx_bitclk\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \UART:Net_9\ ,
        cs_addr_0 => \UART:BUART:counter_load_not\ ,
        cl0_comb => \UART:BUART:tx_bitclk_dp\ ,
        cl1_comb => \UART:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

Intr hod @ [IntrHod=(0)]: 
  Intr@ [IntrHod=(0)][IntrId=(0)] 
    interrupt: Name =\UART:RXInternalInterrupt\
        PORT MAP (
            interrupt => Net_152 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(1)] 
    interrupt: Name =\UART:TXInternalInterrupt\
        PORT MAP (
            interrupt => Net_151 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(2)] 
    interrupt: Name =\UART_Pi:RXInternalInterrupt\
        PORT MAP (
            interrupt => Net_486 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(3)] 
    interrupt: Name =\UART_Pi:TXInternalInterrupt\
        PORT MAP (
            interrupt => Net_516 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(4)] 
    interrupt: Name =rx_rcvd
        PORT MAP (
            interrupt => Net_152 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(5)] 
    interrupt: Name =rx_rcvd_pi
        PORT MAP (
            interrupt => Net_486 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(15)] 
    interrupt: Name =\I2C:I2C_IRQ\
        PORT MAP (
            interrupt => \I2C:Net_697\ );
        Properties:
        {
            int_type = "00"
        }
  Intr@ [IntrHod=(0)][IntrId=(17)] 
    interrupt: Name =refresh_interrupt
        PORT MAP (
            interrupt => Net_299 );
        Properties:
        {
            int_type = "00"
        }
Drq hod @ [DrqHod=(0)]: empty
Port 0 contains the following IO cells:
[IoId=0]: 
Pin : Name = SCL(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        fb => \I2C:Net_1109_0\ ,
        input => \I2C:Net_643_0\ ,
        pad => SCL(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = SDA(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        fb => \I2C:Net_1109_1\ ,
        input => \I2C:sda_x_wire\ ,
        pad => SDA(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = Servo_Paddle(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        input => Net_356 ,
        pad => Servo_Paddle(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = Rx_pi(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        fb => Net_484 ,
        pad => Rx_pi(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Tx_pi(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        input => Net_479 ,
        pad => Tx_pi(0)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
[IoId=0]: 
Pin : Name = Back_Right_Forward(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        input => Net_62 ,
        pad => Back_Right_Forward(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = Back_Right_Reverse(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        input => Net_61 ,
        pad => Back_Right_Reverse(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = Front_Right_Forward(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        input => Net_30 ,
        pad => Front_Right_Forward(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Front_Right_Reverse(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        input => Net_29 ,
        pad => Front_Right_Reverse(0)_PAD );
    Properties:
    {
    }

Port 2 contains the following IO cells:
[IoId=0]: 
Pin : Name = \LCD:LCDPort(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pad => \LCD:LCDPort(0)_PAD\ );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = \LCD:LCDPort(1)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pad => \LCD:LCDPort(1)_PAD\ );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = \LCD:LCDPort(2)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pad => \LCD:LCDPort(2)_PAD\ );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = \LCD:LCDPort(3)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pad => \LCD:LCDPort(3)_PAD\ );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = \LCD:LCDPort(4)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pad => \LCD:LCDPort(4)_PAD\ );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = \LCD:LCDPort(5)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pad => \LCD:LCDPort(5)_PAD\ );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = \LCD:LCDPort(6)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pad => \LCD:LCDPort(6)_PAD\ );
    Properties:
    {
    }

Port 3 contains the following IO cells:
[IoId=0]: 
Pin : Name = Rx_norm(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        fb => Net_461 ,
        pad => Rx_norm(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = Tx_norm(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        input => Net_65 ,
        pad => Tx_norm(0)_PAD );
    Properties:
    {
    }

Port 4 is empty
Port 5 contains the following IO cells:
[IoId=1]: 
Pin : Name = Front_Left_Forward(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        input => Net_15 ,
        pad => Front_Left_Forward(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = Front_Left_Reverse(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        input => Net_14 ,
        pad => Front_Left_Reverse(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Back_Left_Forward(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        input => Net_47 ,
        pad => Back_Left_Forward(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Back_Left_Reverse(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        input => Net_45 ,
        pad => Back_Left_Reverse(0)_PAD );
    Properties:
    {
    }

Port 6 is empty
Port 12 is empty
Port 15 is empty
Fixed Function block hod @ [FFB(CAN,0)]: empty
Fixed Function block hod @ [FFB(Cache,0)]: empty
Fixed Function block hod @ [FFB(CapSense,0)]: empty
Fixed Function block hod @ [FFB(Clock,0)]: 
    Clock Block @ [FFB(Clock,0)]: 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            xtal => ClockBlock_XTAL ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            pllout => ClockBlock_PLL_OUT ,
            imo => ClockBlock_IMO ,
            dclk_glb_0 => Net_22 ,
            dclk_0 => Net_22_local ,
            dclk_glb_1 => \UART:Net_9\ ,
            dclk_1 => \UART:Net_9_local\ ,
            dclk_glb_2 => Net_372 ,
            dclk_2 => Net_372_local ,
            dclk_glb_3 => \UART_Pi:Net_9\ ,
            dclk_3 => \UART_Pi:Net_9_local\ );
        Properties:
        {
        }
Fixed Function block hod @ [FFB(Comparator,0)]: empty
Fixed Function block hod @ [FFB(DFB,0)]: empty
Fixed Function block hod @ [FFB(DSM,0)]: empty
Fixed Function block hod @ [FFB(Decimator,0)]: empty
Fixed Function block hod @ [FFB(EMIF,0)]: empty
Fixed Function block hod @ [FFB(I2C,0)]: 
    I2C Block @ [FFB(I2C,0)]: 
    i2ccell: Name =\I2C:I2C_FF\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            scl_in => \I2C:Net_1109_0\ ,
            sda_in => \I2C:Net_1109_1\ ,
            scl_out => \I2C:Net_643_0\ ,
            sda_out => \I2C:sda_x_wire\ ,
            interrupt => \I2C:Net_697\ );
        Properties:
        {
            cy_registers = ""
            use_wakeup = 0
        }
Fixed Function block hod @ [FFB(LCD,0)]: empty
Fixed Function block hod @ [FFB(LVD,0)]: empty
Fixed Function block hod @ [FFB(PM,0)]: empty
Fixed Function block hod @ [FFB(SC,0)]: empty
Fixed Function block hod @ [FFB(SPC,0)]: empty
Fixed Function block hod @ [FFB(Timer,0)]: 
    Timer Block @ [FFB(Timer,0)]: 
    timercell: Name =\Counter_Refresh:CounterHW\
        PORT MAP (
            clock => Net_22 ,
            timer_reset => Net_265 ,
            tc => Net_265 ,
            cmp => \Counter_Refresh:Net_54\ ,
            irq => Net_299 );
        Properties:
        {
            cy_registers = ""
        }
    Timer Block @ [FFB(Timer,1)]: 
    timercell: Name =\Counter_Time:CounterHW\
        PORT MAP (
            clock => Net_372 ,
            timer_reset => Net_539 ,
            tc => Net_539 ,
            cmp => \Counter_Time:Net_54\ ,
            irq => \Counter_Time:Net_42\ );
        Properties:
        {
            cy_registers = ""
        }
    Timer Block @ [FFB(Timer,2)]: 
    timercell: Name =\PWM_Back_Left:PWMHW\
        PORT MAP (
            clock => Net_22 ,
            enable => __ONE__ ,
            tc => \PWM_Back_Left:Net_63\ ,
            cmp => Net_91 ,
            irq => \PWM_Back_Left:Net_54\ );
        Properties:
        {
            cy_registers = ""
        }
    Timer Block @ [FFB(Timer,3)]: 
    timercell: Name =\PWM_Back_Right:PWMHW\
        PORT MAP (
            clock => Net_22 ,
            enable => __ONE__ ,
            tc => \PWM_Back_Right:Net_63\ ,
            cmp => Net_110 ,
            irq => \PWM_Back_Right:Net_54\ );
        Properties:
        {
            cy_registers = ""
        }
Fixed Function block hod @ [FFB(USB,0)]: empty
Fixed Function block hod @ [FFB(VIDAC,0)]: empty
Fixed Function block hod @ [FFB(Abuf,0)]: empty
Fixed Function block hod @ [FFB(CsAbuf,0)]: empty
Fixed Function block hod @ [FFB(Vref,0)]: empty
Fixed Function block hod @ [FFB(LPF,0)]: empty
Fixed Function block hod @ [FFB(SAR,0)]: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                        | 
Port | Pin | Fixed |      Type |       Drive Mode |                   Name | Connections
-----+-----+-------+-----------+------------------+------------------------+-------------------------------------------
   0 |   0 |     * |      NONE |    OPEN_DRAIN_LO |                 SCL(0) | FB(\I2C:Net_1109_0\), In(\I2C:Net_643_0\)
     |   1 |     * |      NONE |    OPEN_DRAIN_LO |                 SDA(0) | FB(\I2C:Net_1109_1\), In(\I2C:sda_x_wire\)
     |   2 |     * |      NONE |         CMOS_OUT |        Servo_Paddle(0) | In(Net_356)
     |   4 |     * |      NONE |     HI_Z_DIGITAL |               Rx_pi(0) | FB(Net_484)
     |   5 |     * |      NONE |         CMOS_OUT |               Tx_pi(0) | In(Net_479)
-----+-----+-------+-----------+------------------+------------------------+-------------------------------------------
   1 |   0 |     * |      NONE |    OPEN_DRAIN_LO |  Back_Right_Forward(0) | In(Net_62)
     |   2 |     * |      NONE |    OPEN_DRAIN_LO |  Back_Right_Reverse(0) | In(Net_61)
     |   4 |     * |      NONE |    OPEN_DRAIN_LO | Front_Right_Forward(0) | In(Net_30)
     |   6 |     * |      NONE |    OPEN_DRAIN_LO | Front_Right_Reverse(0) | In(Net_29)
-----+-----+-------+-----------+------------------+------------------------+-------------------------------------------
   2 |   0 |     * |      NONE |         CMOS_OUT |       \LCD:LCDPort(0)\ | 
     |   1 |     * |      NONE |         CMOS_OUT |       \LCD:LCDPort(1)\ | 
     |   2 |     * |      NONE |         CMOS_OUT |       \LCD:LCDPort(2)\ | 
     |   3 |     * |      NONE |         CMOS_OUT |       \LCD:LCDPort(3)\ | 
     |   4 |     * |      NONE |         CMOS_OUT |       \LCD:LCDPort(4)\ | 
     |   5 |     * |      NONE |         CMOS_OUT |       \LCD:LCDPort(5)\ | 
     |   6 |     * |      NONE |         CMOS_OUT |       \LCD:LCDPort(6)\ | 
-----+-----+-------+-----------+------------------+------------------------+-------------------------------------------
   3 |   0 |     * |      NONE |     HI_Z_DIGITAL |             Rx_norm(0) | FB(Net_461)
     |   1 |     * |      NONE |         CMOS_OUT |             Tx_norm(0) | In(Net_65)
-----+-----+-------+-----------+------------------+------------------------+-------------------------------------------
   5 |   1 |     * |      NONE |    OPEN_DRAIN_LO |  Front_Left_Forward(0) | In(Net_15)
     |   3 |     * |      NONE |    OPEN_DRAIN_LO |  Front_Left_Reverse(0) | In(Net_14)
     |   5 |     * |      NONE |    OPEN_DRAIN_LO |   Back_Left_Forward(0) | In(Net_47)
     |   7 |     * |      NONE |    OPEN_DRAIN_LO |   Back_Left_Reverse(0) | In(Net_45)
-----------------------------------------------------------------------------------------------------------------------
</CYPRESSTAG>
Log: plm.M0038: The pin named SCL(0) at location P0[0] prevents usage of special purposes: OpAmp:out. (App=cydsfit)
Log: plm.M0038: The pin named SDA(0) at location P0[1] prevents usage of special purposes: OpAmp:out. (App=cydsfit)
Log: plm.M0040: The pin named Servo_Paddle(0) at location P0[2] prevents a direct input connection to an Opamp. (App=cydsfit)
Log: plm.M0040: The pin named Rx_pi(0) at location P0[4] prevents a direct input connection to an Opamp. (App=cydsfit)
Log: plm.M0040: The pin named Tx_pi(0) at location P0[5] prevents a direct input connection to an Opamp. (App=cydsfit)
Log: plm.M0038: The pin named Back_Right_Forward(0) at location P1[0] prevents usage of special purposes: SWD:IO or JTAG:TMS. (App=cydsfit)
Log: plm.M0038: The pin named Back_Right_Reverse(0) at location P1[2] prevents usage of special purposes: XRES. (App=cydsfit)
Log: plm.M0038: The pin named Front_Right_Forward(0) at location P1[4] prevents usage of special purposes: JTAG:TDI. (App=cydsfit)
Log: plm.M0038: The pin named \LCD:LCDPort(3)\ at location P2[3] prevents usage of special purposes: Trace. (App=cydsfit)
Log: plm.M0038: The pin named \LCD:LCDPort(4)\ at location P2[4] prevents usage of special purposes: Trace. (App=cydsfit)
Log: plm.M0038: The pin named \LCD:LCDPort(5)\ at location P2[5] prevents usage of special purposes: Trace. (App=cydsfit)
Log: plm.M0038: The pin named \LCD:LCDPort(6)\ at location P2[6] prevents usage of special purposes: Trace. (App=cydsfit)
Log: plm.M0039: The pin named Rx_norm(0) at location P3[0] prevents usage of the high current (2mA) feature of an IDAC. (App=cydsfit)
Log: plm.M0039: The pin named Tx_norm(0) at location P3[1] prevents usage of the high current (2mA) feature of an IDAC. (App=cydsfit)
Info: plm.M0037: Independent01.rpt: 
      Certain internal analog resources use the following pins for preferred routing: P0[0], P0[1], P0[2], P0[4], P0[5], P1[0], P1[2], P1[4], P2[3], P2[4], P2[5], P2[6], P3[0], P3[1].
      Please check the "Final Placement Details" section of the report file (Independent01.rpt) to see what resources are impacted by your pin selections.
     (File=C:\Users\Public\Documents\Carlab\BC and TJ\Project 5\Independent01\Independent01.cydsn\Independent01.rpt(1))
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.031ms
Digital Placement phase: Elapsed time ==> 2s.469ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
Routing successful.
Digital Routing phase: Elapsed time ==> 2s.559ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream and API generation">
Bitstream and API generation phase: Elapsed time ==> 0s.425ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream verification">
Bitstream verification phase: Elapsed time ==> 0s.151ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in Independent01_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.497ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.003ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.201ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 7s.198ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 7s.235ms
API generation phase: Elapsed time ==> 0s.711ms
Dependency generation phase: Elapsed time ==> 0s.015ms
Cleanup phase: Elapsed time ==> 0s.000ms
