{"Jae-Hoon Kim": [0.9905748516321182, ["Layout-driven resource sharing in high-level synthesis", ["Junhyung Um", "Jae-Hoon Kim", "Taewhan Kim"], "https://doi.org/10.1145/774572.774663", 5, "iccad", 2002]], "Taewhan Kim": [1, ["Coupling-aware high-level interconnect synthesis for low power", ["Chun-Gi Lyuh", "Taewhan Kim", "Ki-Wook Kim"], "https://doi.org/10.1145/774572.774662", 5, "iccad", 2002], ["Layout-driven resource sharing in high-level synthesis", ["Junhyung Um", "Jae-Hoon Kim", "Taewhan Kim"], "https://doi.org/10.1145/774572.774663", 5, "iccad", 2002]], "Kihwan Choi": [0.9950293302536011, ["Frame-based dynamic voltage and frequency scaling for a MPEG decoder", ["Kihwan Choi", "Karthik Dantu", "Wei-Chung Cheng", "Massoud Pedram"], "https://doi.org/10.1145/774572.774680", 6, "iccad", 2002]], "Junhyung Um": [0.9867995083332062, ["Layout-driven resource sharing in high-level synthesis", ["Junhyung Um", "Jae-Hoon Kim", "Taewhan Kim"], "https://doi.org/10.1145/774572.774663", 5, "iccad", 2002]], "Hee-Hwan Kwak": [0.9988951086997986, ["Combinational equivalence checking through function transformation", ["Hee-Hwan Kwak", "In-Ho Moon", "James H. Kukula", "Thomas R. Shiple"], "https://doi.org/10.1145/774572.774650", 8, "iccad", 2002]], "Chanhee Oh": [0.7742483913898468, ["Noise propagation and failure criteria for VLSI designs", ["Vladimir Zolotov", "David T. Blaauw", "Supamas Sirichotiyakul", "Murat R. Becer", "Chanhee Oh", "Rajendran Panda", "Amir Grinshpon", "Rafi Levy"], "https://doi.org/10.1145/774572.774659", 8, "iccad", 2002]], "Jongeun Lee": [1, ["Efficient instruction encoding for automatic instruction set design of configurable ASIPs", ["Jongeun Lee", "Kiyoung Choi", "Nikil D. Dutt"], "https://doi.org/10.1145/774572.774668", 6, "iccad", 2002]], "Kiyoung Choi": [1, ["Efficient instruction encoding for automatic instruction set design of configurable ASIPs", ["Jongeun Lee", "Kiyoung Choi", "Nikil D. Dutt"], "https://doi.org/10.1145/774572.774668", 6, "iccad", 2002]], "Bo-Kyung Choi": [0.9929457902908325, ["Timing-driven placement using design hierarchy guided constraint generation", ["Xiaojian Yang", "Bo-Kyung Choi", "Majid Sarrafzadeh"], "https://doi.org/10.1145/774572.774598", 4, "iccad", 2002]], "Ki-Wook Kim": [0.9571953415870667, ["Coupling-aware high-level interconnect synthesis for low power", ["Chun-Gi Lyuh", "Taewhan Kim", "Ki-Wook Kim"], "https://doi.org/10.1145/774572.774662", 5, "iccad", 2002]], "Hyungsuk Kim": [0.9904391765594482, ["INDUCTWISE: inductance-wise interconnect simulator and extractor", ["Tsung-Hao Chen", "Clement Luk", "Hyungsuk Kim", "Charlie Chung-Ping Chen"], "https://doi.org/10.1145/774572.774604", 6, "iccad", 2002]], "Gi-Joon Nam": [0.9842500239610672, ["Free space management for cut-based placement", ["Charles J. Alpert", "Gi-Joon Nam", "Paul Villarrubia"], "https://doi.org/10.1145/774572.774682", 6, "iccad", 2002]], "In-Ho Moon": [0.8532150834798813, ["Combinational equivalence checking through function transformation", ["Hee-Hwan Kwak", "In-Ho Moon", "James H. Kukula", "Thomas R. Shiple"], "https://doi.org/10.1145/774572.774650", 8, "iccad", 2002]]}