// Seed: 418569462
module module_0 ();
  bit id_1;
  ;
  logic id_2;
  ;
  generate
    for (id_3 = 1; id_1; id_1 = -1) begin : LABEL_0
      assign id_3 = -1 - -1'b0;
    end
  endgenerate
endmodule
module module_1 #(
    parameter id_3 = 32'd55
) (
    id_1,
    id_2,
    _id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  input wire id_10;
  output wire id_9;
  output wire id_8;
  input logic [7:0] id_7;
  input wire id_6;
  output wire id_5;
  input logic [7:0] id_4;
  input wire _id_3;
  output reg id_2;
  inout wire id_1;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  initial begin : LABEL_0
    if (1) begin : LABEL_1
      $unsigned(67);
      ;
      id_2 <= -1'b0;
    end else begin : LABEL_2
      disable id_11;
    end
  end
endmodule
