0.6
2018.2
Jun 14 2018
20:41:02
C:/Coding_Projects/ES_project/REPOSITORY/Test_Projects/Cordic_16_project/Cordic_16_project.sim/sim_1/behav/xsim/glbl.v,1529022455,verilog,,,,glbl,,,,,,,,
C:/Coding_Projects/ES_project/REPOSITORY/Test_Projects/Cordic_16_project/Cordic_16_project.srcs/sim_1/imports/16_bit/CORDIC_exp_top_tb.sv,1587461045,systemVerilog,,,,CORDIC_exp_top_tb,,,,,,,,
C:/Coding_Projects/ES_project/REPOSITORY/Test_Projects/Cordic_16_project/Cordic_16_project.srcs/sources_1/imports/16_bit/CORDIC_exp_top.sv,1587579460,systemVerilog,,C:/Coding_Projects/ES_project/REPOSITORY/Test_Projects/Cordic_16_project/Cordic_16_project.srcs/sources_1/imports/16_bit/lampFPU_COR_addsub.sv,,CORDIC_exp_top,,,,,,,,
C:/Coding_Projects/ES_project/REPOSITORY/Test_Projects/Cordic_16_project/Cordic_16_project.srcs/sources_1/imports/16_bit/lampFPU_COR_addsub.sv,1587460494,systemVerilog,,C:/Coding_Projects/ES_project/REPOSITORY/Test_Projects/Cordic_16_project/Cordic_16_project.srcs/sources_1/imports/16_bit/lampFPU_COR_top.sv,,lampFPU_COR_addsub,,,,,,,,
C:/Coding_Projects/ES_project/REPOSITORY/Test_Projects/Cordic_16_project/Cordic_16_project.srcs/sources_1/imports/16_bit/lampFPU_COR_pkg.sv,1587579496,systemVerilog,C:/Coding_Projects/ES_project/REPOSITORY/Test_Projects/Cordic_16_project/Cordic_16_project.srcs/sim_1/imports/16_bit/CORDIC_exp_top_tb.sv;C:/Coding_Projects/ES_project/REPOSITORY/Test_Projects/Cordic_16_project/Cordic_16_project.srcs/sources_1/imports/16_bit/CORDIC_exp_top.sv;C:/Coding_Projects/ES_project/REPOSITORY/Test_Projects/Cordic_16_project/Cordic_16_project.srcs/sources_1/imports/16_bit/lampFPU_COR_addsub.sv;C:/Coding_Projects/ES_project/REPOSITORY/Test_Projects/Cordic_16_project/Cordic_16_project.srcs/sources_1/imports/16_bit/lampFPU_COR_top.sv,C:/Coding_Projects/ES_project/REPOSITORY/Test_Projects/Cordic_16_project/Cordic_16_project.srcs/sources_1/imports/16_bit/CORDIC_exp_top.sv,,lampFPU_COR_pkg,,,,,,,,
C:/Coding_Projects/ES_project/REPOSITORY/Test_Projects/Cordic_16_project/Cordic_16_project.srcs/sources_1/imports/16_bit/lampFPU_COR_top.sv,1587460494,systemVerilog,,C:/Coding_Projects/ES_project/REPOSITORY/Test_Projects/Cordic_16_project/Cordic_16_project.srcs/sim_1/imports/16_bit/CORDIC_exp_top_tb.sv,,lampFPU_COR_top,,,,,,,,
