set_min_delay 10 -from [get_ports clk1] -through and1 -to xor1 -rise_to adder1 -ignore_clock_latency
