
*** Running vivado
    with args -log BD_ov5640_driver_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source BD_ov5640_driver_0_0.tcl


****** Vivado v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source BD_ov5640_driver_0_0.tcl -notrace
Command: synth_design -top BD_ov5640_driver_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 30040 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 482.477 ; gain = 102.117
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'BD_ov5640_driver_0_0' [c:/Users/WzyNoEmo/Desktop/hdmi_test/hdmi_test.srcs/sources_1/bd/BD/ip/BD_ov5640_driver_0_0/synth/BD_ov5640_driver_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'ov5640_driver' [c:/Users/WzyNoEmo/Desktop/hdmi_test/hdmi_test.srcs/sources_1/bd/BD/ipshared/3a36/ov5640_driver.v:1]
	Parameter RESET_CNT_MAX bound to: 5000000 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cmos_reg_conf' [c:/Users/WzyNoEmo/Desktop/hdmi_test/hdmi_test.srcs/sources_1/bd/BD/ipshared/3a36/cmos_reg_conf.v:1]
	Parameter IDLE bound to: 3'b001 
	Parameter WR_CHECK bound to: 3'b010 
	Parameter WRITE bound to: 3'b100 
	Parameter SYS_CYCLE bound to: 20 - type: integer 
	Parameter WAIT_TIME bound to: 20000000 - type: integer 
	Parameter MAX_WAIT bound to: 999999 - type: integer 
	Parameter DEV_ADDR bound to: 8'b01111000 
INFO: [Synth 8-6157] synthesizing module 'iic_sccb' [c:/Users/WzyNoEmo/Desktop/hdmi_test/hdmi_test.srcs/sources_1/bd/BD/ipshared/3a36/iic_sccb.v:1]
	Parameter IDLE bound to: 10'b0000000001 
	Parameter WR_START bound to: 10'b0000000010 
	Parameter WR_DEV bound to: 10'b0000000100 
	Parameter WR_MEM bound to: 10'b0000001000 
	Parameter WR_DATA bound to: 10'b0000010000 
	Parameter STOP bound to: 10'b0100000000 
	Parameter ERROR bound to: 10'b1000000000 
	Parameter SYS_CYCLE bound to: 20 - type: integer 
	Parameter IIC_CYCLE bound to: 5000 - type: integer 
	Parameter MAX bound to: 249 - type: integer 
	Parameter T_HIGH bound to: 2000 - type: integer 
	Parameter T_LOW bound to: 3000 - type: integer 
	Parameter FLAG0 bound to: 49 - type: integer 
	Parameter FLAG1 bound to: 99 - type: integer 
	Parameter FLAG2 bound to: 174 - type: integer 
	Parameter FLAG3 bound to: 249 - type: integer 
WARNING: [Synth 8-151] case item 10'b1000000000 is unreachable [c:/Users/WzyNoEmo/Desktop/hdmi_test/hdmi_test.srcs/sources_1/bd/BD/ipshared/3a36/iic_sccb.v:118]
INFO: [Synth 8-6155] done synthesizing module 'iic_sccb' (1#1) [c:/Users/WzyNoEmo/Desktop/hdmi_test/hdmi_test.srcs/sources_1/bd/BD/ipshared/3a36/iic_sccb.v:1]
INFO: [Synth 8-6155] done synthesizing module 'cmos_reg_conf' (2#1) [c:/Users/WzyNoEmo/Desktop/hdmi_test/hdmi_test.srcs/sources_1/bd/BD/ipshared/3a36/cmos_reg_conf.v:1]
INFO: [Synth 8-6157] synthesizing module 'coms_data_convert' [c:/Users/WzyNoEmo/Desktop/hdmi_test/hdmi_test.srcs/sources_1/bd/BD/ipshared/3a36/coms_data_convert.v:1]
INFO: [Synth 8-6155] done synthesizing module 'coms_data_convert' (3#1) [c:/Users/WzyNoEmo/Desktop/hdmi_test/hdmi_test.srcs/sources_1/bd/BD/ipshared/3a36/coms_data_convert.v:1]
INFO: [Synth 8-6155] done synthesizing module 'ov5640_driver' (4#1) [c:/Users/WzyNoEmo/Desktop/hdmi_test/hdmi_test.srcs/sources_1/bd/BD/ipshared/3a36/ov5640_driver.v:1]
INFO: [Synth 8-6155] done synthesizing module 'BD_ov5640_driver_0_0' (5#1) [c:/Users/WzyNoEmo/Desktop/hdmi_test/hdmi_test.srcs/sources_1/bd/BD/ip/BD_ov5640_driver_0_0/synth/BD_ov5640_driver_0_0.v:57]
WARNING: [Synth 8-3331] design iic_sccb has unconnected port dev_addr[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 537.152 ; gain = 156.793
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 537.152 ; gain = 156.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 537.152 ; gain = 156.793
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 882.664 ; gain = 0.133
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 882.664 ; gain = 502.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 882.664 ; gain = 502.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 882.664 ; gain = 502.305
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'iic_sccb'
INFO: [Synth 8-5546] ROM "work_flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cnt_flag_tmp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'cmos_reg_conf'
INFO: [Synth 8-5546] ROM "ready" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "conf_data" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cfg_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "ready" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cnt_reg" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ready" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                          0000001 |                        000000001
                WR_START |                          1000000 |                        000000010
                  WR_DEV |                          0100000 |                        000000100
                  WR_MEM |                          0010000 |                        000001000
                 WR_DATA |                          0000100 |                        000010000
                    STOP |                          0000010 |                        100000000
                  iSTATE |                          0001000 |                        000000000
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'iic_sccb'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'state_reg' in module 'fsm19D54778AF00'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 882.664 ; gain = 502.305
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 1     
	   2 Input     23 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               25 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 15    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 3     
	   6 Input      8 Bit        Muxes := 1     
	   7 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 9     
	   5 Input      6 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 39    
	   7 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module iic_sccb 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   6 Input      8 Bit        Muxes := 1     
	   7 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 9     
	   5 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 23    
	   7 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 4     
Module cmos_reg_conf 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               25 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     25 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 11    
	   4 Input      1 Bit        Muxes := 1     
Module coms_data_convert 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 5     
Module ov5640_driver 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     23 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "cfg_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ready" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3917] design BD_ov5640_driver_0_0 has port rgb_data[18] driven by constant 0
INFO: [Synth 8-3917] design BD_ov5640_driver_0_0 has port rgb_data[17] driven by constant 0
INFO: [Synth 8-3917] design BD_ov5640_driver_0_0 has port rgb_data[16] driven by constant 0
INFO: [Synth 8-3917] design BD_ov5640_driver_0_0 has port rgb_data[10] driven by constant 0
INFO: [Synth 8-3917] design BD_ov5640_driver_0_0 has port rgb_data[9] driven by constant 0
INFO: [Synth 8-3917] design BD_ov5640_driver_0_0 has port rgb_data[8] driven by constant 0
INFO: [Synth 8-3917] design BD_ov5640_driver_0_0 has port rgb_data[1] driven by constant 0
INFO: [Synth 8-3917] design BD_ov5640_driver_0_0 has port rgb_data[0] driven by constant 0
WARNING: [Synth 8-3331] design iic_sccb has unconnected port dev_addr[0]
INFO: [Synth 8-3886] merging instance 'inst/cmos_reg_conf_inst/conf_data_reg[14]' (FDRE) to 'inst/cmos_reg_conf_inst/conf_data_reg[24]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/cmos_reg_conf_inst/state_reg[3] )
INFO: [Synth 8-3886] merging instance 'inst/cmos_reg_conf_inst/conf_data_reg[30]' (FDSE) to 'inst/cmos_reg_conf_inst/conf_data_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/cmos_reg_conf_inst/conf_data_reg[31]' (FDRE) to 'inst/cmos_reg_conf_inst/conf_data_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/cmos_reg_conf_inst/conf_data_reg[29]' (FDSE) to 'inst/cmos_reg_conf_inst/conf_data_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/cmos_reg_conf_inst/conf_data_reg[28]' (FDSE) to 'inst/cmos_reg_conf_inst/conf_data_reg[27]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\inst/cmos_reg_conf_inst/conf_data_reg[27] )
INFO: [Synth 8-3886] merging instance 'inst/cmos_reg_conf_inst/conf_data_reg[26]' (FDRE) to 'inst/cmos_reg_conf_inst/conf_data_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/cmos_reg_conf_inst/conf_data_reg[25]' (FDRE) to 'inst/cmos_reg_conf_inst/conf_data_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/reset_cnt_reg_reg[26]' (FDCE) to 'inst/reset_cnt_reg_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/reset_cnt_reg_reg[27]' (FDCE) to 'inst/reset_cnt_reg_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/reset_cnt_reg_reg[28]' (FDCE) to 'inst/reset_cnt_reg_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/reset_cnt_reg_reg[25]' (FDCE) to 'inst/reset_cnt_reg_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/reset_cnt_reg_reg[23]' (FDCE) to 'inst/reset_cnt_reg_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/reset_cnt_reg_reg[24]' (FDCE) to 'inst/reset_cnt_reg_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/reset_cnt_reg_reg[29]' (FDCE) to 'inst/reset_cnt_reg_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/reset_cnt_reg_reg[31]' (FDCE) to 'inst/reset_cnt_reg_reg[30]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/reset_cnt_reg_reg[30] )
INFO: [Synth 8-3332] Sequential element (inst/cmos_reg_conf_inst/state_reg[3]) is unused and will be removed from module BD_ov5640_driver_0_0.
INFO: [Synth 8-3332] Sequential element (inst/cmos_reg_conf_inst/conf_data_reg[27]) is unused and will be removed from module BD_ov5640_driver_0_0.
INFO: [Synth 8-3332] Sequential element (inst/reset_cnt_reg_reg[30]) is unused and will be removed from module BD_ov5640_driver_0_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 882.664 ; gain = 502.305
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:19 . Memory (MB): peak = 890.645 ; gain = 510.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:19 . Memory (MB): peak = 891.090 ; gain = 510.730
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:06 ; elapsed = 00:00:19 . Memory (MB): peak = 915.664 ; gain = 535.305
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance '\inst/cmos_reg_conf_inst/i_ ' to logic
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:06 ; elapsed = 00:00:20 . Memory (MB): peak = 915.664 ; gain = 535.305
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:06 ; elapsed = 00:00:20 . Memory (MB): peak = 915.664 ; gain = 535.305
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:06 ; elapsed = 00:00:20 . Memory (MB): peak = 915.664 ; gain = 535.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:06 ; elapsed = 00:00:20 . Memory (MB): peak = 915.664 ; gain = 535.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:20 . Memory (MB): peak = 915.664 ; gain = 535.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:06 ; elapsed = 00:00:20 . Memory (MB): peak = 915.664 ; gain = 535.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    12|
|2     |LUT1   |     8|
|3     |LUT2   |    21|
|4     |LUT3   |    23|
|5     |LUT4   |    64|
|6     |LUT5   |    58|
|7     |LUT6   |   190|
|8     |MUXF7  |    33|
|9     |FDCE   |    24|
|10    |FDRE   |   123|
|11    |FDSE   |     5|
+------+-------+------+

Report Instance Areas: 
+------+---------------------------+------------------+------+
|      |Instance                   |Module            |Cells |
+------+---------------------------+------------------+------+
|1     |top                        |                  |   561|
|2     |  inst                     |ov5640_driver     |   561|
|3     |    cmos_reg_conf_inst     |cmos_reg_conf     |   489|
|4     |      iic_sccb_inst        |iic_sccb          |   145|
|5     |    coms_data_convert_inst |coms_data_convert |    34|
+------+---------------------------+------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:06 ; elapsed = 00:00:20 . Memory (MB): peak = 915.664 ; gain = 535.305
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 1 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 915.664 ; gain = 189.793
Synthesis Optimization Complete : Time (s): cpu = 00:00:06 ; elapsed = 00:00:20 . Memory (MB): peak = 915.664 ; gain = 535.305
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 45 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
72 Infos, 3 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:21 . Memory (MB): peak = 915.664 ; gain = 546.816
INFO: [Common 17-1381] The checkpoint 'C:/Users/WzyNoEmo/Desktop/hdmi_test/hdmi_test.runs/BD_ov5640_driver_0_0_synth_1/BD_ov5640_driver_0_0.dcp' has been generated.
