{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Full Version " "Info: Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan  8 12:25:29 2015 " "Info: Processing started: Thu Jan  8 12:25:29 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off de1 -c top_de1 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off de1 -c top_de1 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_TAN_IS_DEPRECATED" "" "Warning: Classic Timing Analyzer will not be available in a future release of the Quartus II software. Use the TimeQuest Timing Analyzer to run timing analysis on your design. Convert all the project settings and the timing constraints to TimeQuest Timing Analyzer equivalents." {  } {  } 0 0 "Classic Timing Analyzer will not be available in a future release of the Quartus II software. Use the TimeQuest Timing Analyzer to run timing analysis on your design. Convert all the project settings and the timing constraints to TimeQuest Timing Analyzer equivalents." 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock_50mhz " "Info: Assuming node \"clock_50mhz\" is an undefined clock" {  } { { "top_de1.bdf" "" { Schematic "/home/jtijhuis/epo3a5/chip/subsystems/SDCARD/GWTF/quartus_DE1/top_de1.bdf" { { -24 296 464 -8 "clock_50mhz" "" } } } } { "/data/public/common/software/altera/10.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/data/public/common/software/altera/10.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "clock_50mhz" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "go_next " "Info: Assuming node \"go_next\" is an undefined clock" {  } { { "top_de1.bdf" "" { Schematic "/home/jtijhuis/epo3a5/chip/subsystems/SDCARD/GWTF/quartus_DE1/top_de1.bdf" { { 384 336 504 400 "go_next" "" } } } } { "/data/public/common/software/altera/10.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/data/public/common/software/altera/10.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "go_next" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "41 " "Warning: Found 41 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "klokdeler:inst9\|dff_capabel:lbl1\|sig_q " "Info: Detected ripple clock \"klokdeler:inst9\|dff_capabel:lbl1\|sig_q\" as buffer" {  } { { "../../dff_capabel.vhd" "" { Text "/home/jtijhuis/epo3a5/chip/subsystems/SDCARD/dff_capabel.vhd" 27 -1 0 } } { "/data/public/common/software/altera/10.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/data/public/common/software/altera/10.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "klokdeler:inst9\|dff_capabel:lbl1\|sig_q" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "klokdeler:inst9\|dff_capabel:lbl2\|sig_q " "Info: Detected ripple clock \"klokdeler:inst9\|dff_capabel:lbl2\|sig_q\" as buffer" {  } { { "../../dff_capabel.vhd" "" { Text "/home/jtijhuis/epo3a5/chip/subsystems/SDCARD/dff_capabel.vhd" 27 -1 0 } } { "/data/public/common/software/altera/10.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/data/public/common/software/altera/10.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "klokdeler:inst9\|dff_capabel:lbl2\|sig_q" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "klokdeler:inst9\|dff_capabel:lbl3\|sig_q " "Info: Detected ripple clock \"klokdeler:inst9\|dff_capabel:lbl3\|sig_q\" as buffer" {  } { { "../../dff_capabel.vhd" "" { Text "/home/jtijhuis/epo3a5/chip/subsystems/SDCARD/dff_capabel.vhd" 27 -1 0 } } { "/data/public/common/software/altera/10.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/data/public/common/software/altera/10.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "klokdeler:inst9\|dff_capabel:lbl3\|sig_q" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "sdcard:inst7\|spi:spi5\|control:ctrl1\|sclk " "Info: Detected gated clock \"sdcard:inst7\|spi:spi5\|control:ctrl1\|sclk\" as buffer" {  } { { "../../../SPI/control.vhd" "" { Text "/home/jtijhuis/epo3a5/chip/subsystems/SPI/control.vhd" 10 -1 0 } } { "/data/public/common/software/altera/10.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/data/public/common/software/altera/10.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "sdcard:inst7\|spi:spi5\|control:ctrl1\|sclk" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "klokdeler:inst9\|dff_capabel:lbl4\|sig_q " "Info: Detected ripple clock \"klokdeler:inst9\|dff_capabel:lbl4\|sig_q\" as buffer" {  } { { "../../dff_capabel.vhd" "" { Text "/home/jtijhuis/epo3a5/chip/subsystems/SDCARD/dff_capabel.vhd" 27 -1 0 } } { "/data/public/common/software/altera/10.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/data/public/common/software/altera/10.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "klokdeler:inst9\|dff_capabel:lbl4\|sig_q" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "klokdeler:inst9\|dff_capabel:lbl5\|sig_q " "Info: Detected ripple clock \"klokdeler:inst9\|dff_capabel:lbl5\|sig_q\" as buffer" {  } { { "../../dff_capabel.vhd" "" { Text "/home/jtijhuis/epo3a5/chip/subsystems/SDCARD/dff_capabel.vhd" 27 -1 0 } } { "/data/public/common/software/altera/10.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/data/public/common/software/altera/10.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "klokdeler:inst9\|dff_capabel:lbl5\|sig_q" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "sdcard:inst7\|state.buffer_data2 " "Info: Detected ripple clock \"sdcard:inst7\|state.buffer_data2\" as buffer" {  } { { "../../sdcard.vhd" "" { Text "/home/jtijhuis/epo3a5/chip/subsystems/SDCARD/sdcard.vhd" 62 -1 0 } } { "/data/public/common/software/altera/10.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/data/public/common/software/altera/10.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "sdcard:inst7\|state.buffer_data2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "sdcard:inst7\|state.read_data " "Info: Detected ripple clock \"sdcard:inst7\|state.read_data\" as buffer" {  } { { "../../sdcard.vhd" "" { Text "/home/jtijhuis/epo3a5/chip/subsystems/SDCARD/sdcard.vhd" 62 -1 0 } } { "/data/public/common/software/altera/10.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/data/public/common/software/altera/10.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "sdcard:inst7\|state.read_data" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "sdcard:inst7\|state.start_read_data2 " "Info: Detected ripple clock \"sdcard:inst7\|state.start_read_data2\" as buffer" {  } { { "../../sdcard.vhd" "" { Text "/home/jtijhuis/epo3a5/chip/subsystems/SDCARD/sdcard.vhd" 62 -1 0 } } { "/data/public/common/software/altera/10.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/data/public/common/software/altera/10.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "sdcard:inst7\|state.start_read_data2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "sdcard:inst7\|state.start_receive_response " "Info: Detected ripple clock \"sdcard:inst7\|state.start_receive_response\" as buffer" {  } { { "../../sdcard.vhd" "" { Text "/home/jtijhuis/epo3a5/chip/subsystems/SDCARD/sdcard.vhd" 62 -1 0 } } { "/data/public/common/software/altera/10.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/data/public/common/software/altera/10.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "sdcard:inst7\|state.start_receive_response" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "sdcard:inst7\|state.wait_data " "Info: Detected ripple clock \"sdcard:inst7\|state.wait_data\" as buffer" {  } { { "../../sdcard.vhd" "" { Text "/home/jtijhuis/epo3a5/chip/subsystems/SDCARD/sdcard.vhd" 62 -1 0 } } { "/data/public/common/software/altera/10.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/data/public/common/software/altera/10.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "sdcard:inst7\|state.wait_data" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "sdcard:inst7\|state.read_data_part " "Info: Detected ripple clock \"sdcard:inst7\|state.read_data_part\" as buffer" {  } { { "../../sdcard.vhd" "" { Text "/home/jtijhuis/epo3a5/chip/subsystems/SDCARD/sdcard.vhd" 62 -1 0 } } { "/data/public/common/software/altera/10.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/data/public/common/software/altera/10.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "sdcard:inst7\|state.read_data_part" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "sdcard:inst7\|state.start_send_cmd16 " "Info: Detected ripple clock \"sdcard:inst7\|state.start_send_cmd16\" as buffer" {  } { { "../../sdcard.vhd" "" { Text "/home/jtijhuis/epo3a5/chip/subsystems/SDCARD/sdcard.vhd" 62 -1 0 } } { "/data/public/common/software/altera/10.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/data/public/common/software/altera/10.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "sdcard:inst7\|state.start_send_cmd16" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "sdcard:inst7\|state.start_receive_response_cmd16 " "Info: Detected ripple clock \"sdcard:inst7\|state.start_receive_response_cmd16\" as buffer" {  } { { "../../sdcard.vhd" "" { Text "/home/jtijhuis/epo3a5/chip/subsystems/SDCARD/sdcard.vhd" 62 -1 0 } } { "/data/public/common/software/altera/10.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/data/public/common/software/altera/10.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "sdcard:inst7\|state.start_receive_response_cmd16" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "sdcard:inst7\|state.send_part " "Info: Detected ripple clock \"sdcard:inst7\|state.send_part\" as buffer" {  } { { "../../sdcard.vhd" "" { Text "/home/jtijhuis/epo3a5/chip/subsystems/SDCARD/sdcard.vhd" 62 -1 0 } } { "/data/public/common/software/altera/10.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/data/public/common/software/altera/10.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "sdcard:inst7\|state.send_part" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "klokdeler:inst9\|dff_capabel:lbl6\|sig_q " "Info: Detected ripple clock \"klokdeler:inst9\|dff_capabel:lbl6\|sig_q\" as buffer" {  } { { "../../dff_capabel.vhd" "" { Text "/home/jtijhuis/epo3a5/chip/subsystems/SDCARD/dff_capabel.vhd" 27 -1 0 } } { "/data/public/common/software/altera/10.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/data/public/common/software/altera/10.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "klokdeler:inst9\|dff_capabel:lbl6\|sig_q" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "sdcard:inst7\|WideOr54~1 " "Info: Detected gated clock \"sdcard:inst7\|WideOr54~1\" as buffer" {  } { { "../../sdcard.vhd" "" { Text "/home/jtijhuis/epo3a5/chip/subsystems/SDCARD/sdcard.vhd" 402 -1 0 } } { "/data/public/common/software/altera/10.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/data/public/common/software/altera/10.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "sdcard:inst7\|WideOr54~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "sdcard:inst7\|WideOr54~2 " "Info: Detected gated clock \"sdcard:inst7\|WideOr54~2\" as buffer" {  } { { "../../sdcard.vhd" "" { Text "/home/jtijhuis/epo3a5/chip/subsystems/SDCARD/sdcard.vhd" 402 -1 0 } } { "/data/public/common/software/altera/10.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/data/public/common/software/altera/10.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "sdcard:inst7\|WideOr54~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "sdcard:inst7\|state.receive_response_cmd16 " "Info: Detected ripple clock \"sdcard:inst7\|state.receive_response_cmd16\" as buffer" {  } { { "../../sdcard.vhd" "" { Text "/home/jtijhuis/epo3a5/chip/subsystems/SDCARD/sdcard.vhd" 62 -1 0 } } { "/data/public/common/software/altera/10.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/data/public/common/software/altera/10.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "sdcard:inst7\|state.receive_response_cmd16" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "sdcard:inst7\|state.read_response_cmd16 " "Info: Detected ripple clock \"sdcard:inst7\|state.read_response_cmd16\" as buffer" {  } { { "../../sdcard.vhd" "" { Text "/home/jtijhuis/epo3a5/chip/subsystems/SDCARD/sdcard.vhd" 62 -1 0 } } { "/data/public/common/software/altera/10.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/data/public/common/software/altera/10.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "sdcard:inst7\|state.read_response_cmd16" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "sdcard:inst7\|WideOr47~2 " "Info: Detected gated clock \"sdcard:inst7\|WideOr47~2\" as buffer" {  } { { "../../sdcard.vhd" "" { Text "/home/jtijhuis/epo3a5/chip/subsystems/SDCARD/sdcard.vhd" 402 -1 0 } } { "/data/public/common/software/altera/10.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/data/public/common/software/altera/10.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "sdcard:inst7\|WideOr47~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "sdcard:inst7\|state.receive_response " "Info: Detected ripple clock \"sdcard:inst7\|state.receive_response\" as buffer" {  } { { "../../sdcard.vhd" "" { Text "/home/jtijhuis/epo3a5/chip/subsystems/SDCARD/sdcard.vhd" 62 -1 0 } } { "/data/public/common/software/altera/10.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/data/public/common/software/altera/10.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "sdcard:inst7\|state.receive_response" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "sdcard:inst7\|state.start_read_data " "Info: Detected ripple clock \"sdcard:inst7\|state.start_read_data\" as buffer" {  } { { "../../sdcard.vhd" "" { Text "/home/jtijhuis/epo3a5/chip/subsystems/SDCARD/sdcard.vhd" 62 -1 0 } } { "/data/public/common/software/altera/10.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/data/public/common/software/altera/10.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "sdcard:inst7\|state.start_read_data" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "sdcard:inst7\|state.start_read_data_part " "Info: Detected ripple clock \"sdcard:inst7\|state.start_read_data_part\" as buffer" {  } { { "../../sdcard.vhd" "" { Text "/home/jtijhuis/epo3a5/chip/subsystems/SDCARD/sdcard.vhd" 62 -1 0 } } { "/data/public/common/software/altera/10.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/data/public/common/software/altera/10.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "sdcard:inst7\|state.start_read_data_part" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "sdcard:inst7\|state.read_data2 " "Info: Detected ripple clock \"sdcard:inst7\|state.read_data2\" as buffer" {  } { { "../../sdcard.vhd" "" { Text "/home/jtijhuis/epo3a5/chip/subsystems/SDCARD/sdcard.vhd" 62 -1 0 } } { "/data/public/common/software/altera/10.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/data/public/common/software/altera/10.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "sdcard:inst7\|state.read_data2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "sdcard:inst7\|state.read_response " "Info: Detected ripple clock \"sdcard:inst7\|state.read_response\" as buffer" {  } { { "../../sdcard.vhd" "" { Text "/home/jtijhuis/epo3a5/chip/subsystems/SDCARD/sdcard.vhd" 62 -1 0 } } { "/data/public/common/software/altera/10.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/data/public/common/software/altera/10.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "sdcard:inst7\|state.read_response" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "sdcard:inst7\|state.buffer_data " "Info: Detected ripple clock \"sdcard:inst7\|state.buffer_data\" as buffer" {  } { { "../../sdcard.vhd" "" { Text "/home/jtijhuis/epo3a5/chip/subsystems/SDCARD/sdcard.vhd" 62 -1 0 } } { "/data/public/common/software/altera/10.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/data/public/common/software/altera/10.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "sdcard:inst7\|state.buffer_data" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "sdcard:inst7\|state.start_send_part " "Info: Detected ripple clock \"sdcard:inst7\|state.start_send_part\" as buffer" {  } { { "../../sdcard.vhd" "" { Text "/home/jtijhuis/epo3a5/chip/subsystems/SDCARD/sdcard.vhd" 62 -1 0 } } { "/data/public/common/software/altera/10.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/data/public/common/software/altera/10.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "sdcard:inst7\|state.start_send_part" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "sdcard:inst7\|state.idle " "Info: Detected ripple clock \"sdcard:inst7\|state.idle\" as buffer" {  } { { "../../sdcard.vhd" "" { Text "/home/jtijhuis/epo3a5/chip/subsystems/SDCARD/sdcard.vhd" 62 -1 0 } } { "/data/public/common/software/altera/10.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/data/public/common/software/altera/10.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "sdcard:inst7\|state.idle" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "sdcard:inst7\|state.send_cmd16 " "Info: Detected ripple clock \"sdcard:inst7\|state.send_cmd16\" as buffer" {  } { { "../../sdcard.vhd" "" { Text "/home/jtijhuis/epo3a5/chip/subsystems/SDCARD/sdcard.vhd" 62 -1 0 } } { "/data/public/common/software/altera/10.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/data/public/common/software/altera/10.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "sdcard:inst7\|state.send_cmd16" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "sdcard:inst7\|spi:spi5\|control:ctrl1\|state.idle " "Info: Detected ripple clock \"sdcard:inst7\|spi:spi5\|control:ctrl1\|state.idle\" as buffer" {  } { { "../../../SPI/control.vhd" "" { Text "/home/jtijhuis/epo3a5/chip/subsystems/SPI/control.vhd" 19 -1 0 } } { "/data/public/common/software/altera/10.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/data/public/common/software/altera/10.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "sdcard:inst7\|spi:spi5\|control:ctrl1\|state.idle" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "klokdeler:inst9\|dff_capabel:lbl7\|sig_q " "Info: Detected ripple clock \"klokdeler:inst9\|dff_capabel:lbl7\|sig_q\" as buffer" {  } { { "../../dff_capabel.vhd" "" { Text "/home/jtijhuis/epo3a5/chip/subsystems/SDCARD/dff_capabel.vhd" 27 -1 0 } } { "/data/public/common/software/altera/10.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/data/public/common/software/altera/10.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "klokdeler:inst9\|dff_capabel:lbl7\|sig_q" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "sdcard:inst7\|WideOr47~3 " "Info: Detected gated clock \"sdcard:inst7\|WideOr47~3\" as buffer" {  } { { "../../sdcard.vhd" "" { Text "/home/jtijhuis/epo3a5/chip/subsystems/SDCARD/sdcard.vhd" 402 -1 0 } } { "/data/public/common/software/altera/10.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/data/public/common/software/altera/10.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "sdcard:inst7\|WideOr47~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "sdcard:inst7\|WideOr47~1 " "Info: Detected gated clock \"sdcard:inst7\|WideOr47~1\" as buffer" {  } { { "../../sdcard.vhd" "" { Text "/home/jtijhuis/epo3a5/chip/subsystems/SDCARD/sdcard.vhd" 402 -1 0 } } { "/data/public/common/software/altera/10.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/data/public/common/software/altera/10.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "sdcard:inst7\|WideOr47~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "sdcard:inst7\|WideOr47~0 " "Info: Detected gated clock \"sdcard:inst7\|WideOr47~0\" as buffer" {  } { { "../../sdcard.vhd" "" { Text "/home/jtijhuis/epo3a5/chip/subsystems/SDCARD/sdcard.vhd" 402 -1 0 } } { "/data/public/common/software/altera/10.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/data/public/common/software/altera/10.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "sdcard:inst7\|WideOr47~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "sdcard:inst7\|state.load_cmd " "Info: Detected ripple clock \"sdcard:inst7\|state.load_cmd\" as buffer" {  } { { "../../sdcard.vhd" "" { Text "/home/jtijhuis/epo3a5/chip/subsystems/SDCARD/sdcard.vhd" 62 -1 0 } } { "/data/public/common/software/altera/10.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/data/public/common/software/altera/10.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "sdcard:inst7\|state.load_cmd" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "gen6mhz:inst1\|count\[2\] " "Info: Detected ripple clock \"gen6mhz:inst1\|count\[2\]\" as buffer" {  } { { "gen6mhz.vhd" "" { Text "/home/jtijhuis/epo3a5/chip/subsystems/SDCARD/GWTF/quartus_DE1/gen6mhz.vhd" 19 -1 0 } } { "/data/public/common/software/altera/10.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/data/public/common/software/altera/10.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "gen6mhz:inst1\|count\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "klokdeler:inst9\|dff_capabel:lbl8\|sig_q " "Info: Detected ripple clock \"klokdeler:inst9\|dff_capabel:lbl8\|sig_q\" as buffer" {  } { { "../../dff_capabel.vhd" "" { Text "/home/jtijhuis/epo3a5/chip/subsystems/SDCARD/dff_capabel.vhd" 27 -1 0 } } { "/data/public/common/software/altera/10.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/data/public/common/software/altera/10.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "klokdeler:inst9\|dff_capabel:lbl8\|sig_q" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "sdcard:inst7\|state.load_cmd16 " "Info: Detected ripple clock \"sdcard:inst7\|state.load_cmd16\" as buffer" {  } { { "../../sdcard.vhd" "" { Text "/home/jtijhuis/epo3a5/chip/subsystems/SDCARD/sdcard.vhd" 62 -1 0 } } { "/data/public/common/software/altera/10.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/data/public/common/software/altera/10.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "sdcard:inst7\|state.load_cmd16" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "sdcard:inst7\|spi:spi5\|control:ctrl1\|state.shifting " "Info: Detected ripple clock \"sdcard:inst7\|spi:spi5\|control:ctrl1\|state.shifting\" as buffer" {  } { { "../../../SPI/control.vhd" "" { Text "/home/jtijhuis/epo3a5/chip/subsystems/SPI/control.vhd" 19 -1 0 } } { "/data/public/common/software/altera/10.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/data/public/common/software/altera/10.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "sdcard:inst7\|spi:spi5\|control:ctrl1\|state.shifting" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "sdcard:inst7\|sd_clk " "Info: Detected gated clock \"sdcard:inst7\|sd_clk\" as buffer" {  } { { "../../sdcard.vhd" "" { Text "/home/jtijhuis/epo3a5/chip/subsystems/SDCARD/sdcard.vhd" 70 -1 0 } } { "/data/public/common/software/altera/10.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/data/public/common/software/altera/10.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "sdcard:inst7\|sd_clk" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clock_50mhz register sdcard:inst7\|send_cnt\[0\] register sdcard:inst7\|spi:spi5\|shift_reg:shft1\|reg_shift\[3\] 31.49 MHz 31.76 ns Internal " "Info: Clock \"clock_50mhz\" has Internal fmax of 31.49 MHz between source register \"sdcard:inst7\|send_cnt\[0\]\" and destination register \"sdcard:inst7\|spi:spi5\|shift_reg:shft1\|reg_shift\[3\]\" (period= 31.76 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.533 ns + Longest register register " "Info: + Longest register to register delay is 4.533 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sdcard:inst7\|send_cnt\[0\] 1 REG LCFF_X35_Y16_N27 23 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X35_Y16_N27; Fanout = 23; REG Node = 'sdcard:inst7\|send_cnt\[0\]'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { sdcard:inst7|send_cnt[0] } "NODE_NAME" } } { "../../sdcard.vhd" "" { Text "/home/jtijhuis/epo3a5/chip/subsystems/SDCARD/sdcard.vhd" 147 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.659 ns) + CELL(0.545 ns) 1.204 ns sdcard:inst7\|Equal3~0 2 COMB LCCOMB_X35_Y16_N0 4 " "Info: 2: + IC(0.659 ns) + CELL(0.545 ns) = 1.204 ns; Loc. = LCCOMB_X35_Y16_N0; Fanout = 4; COMB Node = 'sdcard:inst7\|Equal3~0'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.204 ns" { sdcard:inst7|send_cnt[0] sdcard:inst7|Equal3~0 } "NODE_NAME" } } { "../../sdcard.vhd" "" { Text "/home/jtijhuis/epo3a5/chip/subsystems/SDCARD/sdcard.vhd" 193 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.824 ns) + CELL(0.322 ns) 2.350 ns sdcard:inst7\|spi:spi5\|shift_reg:shft1\|reg_shift~21 3 COMB LCCOMB_X34_Y17_N8 1 " "Info: 3: + IC(0.824 ns) + CELL(0.322 ns) = 2.350 ns; Loc. = LCCOMB_X34_Y17_N8; Fanout = 1; COMB Node = 'sdcard:inst7\|spi:spi5\|shift_reg:shft1\|reg_shift~21'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.146 ns" { sdcard:inst7|Equal3~0 sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift~21 } "NODE_NAME" } } { "../../../SPI/shift_reg.vhd" "" { Text "/home/jtijhuis/epo3a5/chip/subsystems/SPI/shift_reg.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.881 ns) + CELL(0.178 ns) 3.409 ns sdcard:inst7\|spi:spi5\|shift_reg:shft1\|reg_shift~22 4 COMB LCCOMB_X33_Y16_N22 1 " "Info: 4: + IC(0.881 ns) + CELL(0.178 ns) = 3.409 ns; Loc. = LCCOMB_X33_Y16_N22; Fanout = 1; COMB Node = 'sdcard:inst7\|spi:spi5\|shift_reg:shft1\|reg_shift~22'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.059 ns" { sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift~21 sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift~22 } "NODE_NAME" } } { "../../../SPI/shift_reg.vhd" "" { Text "/home/jtijhuis/epo3a5/chip/subsystems/SPI/shift_reg.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.850 ns) + CELL(0.178 ns) 4.437 ns sdcard:inst7\|spi:spi5\|shift_reg:shft1\|reg_shift~23 5 COMB LCCOMB_X34_Y17_N14 1 " "Info: 5: + IC(0.850 ns) + CELL(0.178 ns) = 4.437 ns; Loc. = LCCOMB_X34_Y17_N14; Fanout = 1; COMB Node = 'sdcard:inst7\|spi:spi5\|shift_reg:shft1\|reg_shift~23'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.028 ns" { sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift~22 sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift~23 } "NODE_NAME" } } { "../../../SPI/shift_reg.vhd" "" { Text "/home/jtijhuis/epo3a5/chip/subsystems/SPI/shift_reg.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 4.533 ns sdcard:inst7\|spi:spi5\|shift_reg:shft1\|reg_shift\[3\] 6 REG LCFF_X34_Y17_N15 4 " "Info: 6: + IC(0.000 ns) + CELL(0.096 ns) = 4.533 ns; Loc. = LCFF_X34_Y17_N15; Fanout = 4; REG Node = 'sdcard:inst7\|spi:spi5\|shift_reg:shft1\|reg_shift\[3\]'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.096 ns" { sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift~23 sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[3] } "NODE_NAME" } } { "../../../SPI/shift_reg.vhd" "" { Text "/home/jtijhuis/epo3a5/chip/subsystems/SPI/shift_reg.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.319 ns ( 29.10 % ) " "Info: Total cell delay = 1.319 ns ( 29.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.214 ns ( 70.90 % ) " "Info: Total interconnect delay = 3.214 ns ( 70.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "4.533 ns" { sdcard:inst7|send_cnt[0] sdcard:inst7|Equal3~0 sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift~21 sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift~22 sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift~23 sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[3] } "NODE_NAME" } } { "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "4.533 ns" { sdcard:inst7|send_cnt[0] {} sdcard:inst7|Equal3~0 {} sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift~21 {} sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift~22 {} sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift~23 {} sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[3] {} } { 0.000ns 0.659ns 0.824ns 0.881ns 0.850ns 0.000ns } { 0.000ns 0.545ns 0.322ns 0.178ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-11.108 ns - Smallest " "Info: - Smallest clock skew is -11.108 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock_50mhz destination 8.246 ns + Shortest register " "Info: + Shortest clock path from clock \"clock_50mhz\" to destination register is 8.246 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clock_50mhz 1 CLK PIN_L1 3 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 3; CLK Node = 'clock_50mhz'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { clock_50mhz } "NODE_NAME" } } { "top_de1.bdf" "" { Schematic "/home/jtijhuis/epo3a5/chip/subsystems/SDCARD/GWTF/quartus_DE1/top_de1.bdf" { { -24 296 464 -8 "clock_50mhz" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.025 ns) + CELL(0.879 ns) 3.930 ns gen6mhz:inst1\|count\[2\] 2 REG LCFF_X32_Y19_N27 2 " "Info: 2: + IC(2.025 ns) + CELL(0.879 ns) = 3.930 ns; Loc. = LCFF_X32_Y19_N27; Fanout = 2; REG Node = 'gen6mhz:inst1\|count\[2\]'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.904 ns" { clock_50mhz gen6mhz:inst1|count[2] } "NODE_NAME" } } { "gen6mhz.vhd" "" { Text "/home/jtijhuis/epo3a5/chip/subsystems/SDCARD/GWTF/quartus_DE1/gen6mhz.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.356 ns) + CELL(0.178 ns) 4.464 ns sdcard:inst7\|sd_clk 3 COMB LCCOMB_X32_Y19_N24 4 " "Info: 3: + IC(0.356 ns) + CELL(0.178 ns) = 4.464 ns; Loc. = LCCOMB_X32_Y19_N24; Fanout = 4; COMB Node = 'sdcard:inst7\|sd_clk'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.534 ns" { gen6mhz:inst1|count[2] sdcard:inst7|sd_clk } "NODE_NAME" } } { "../../sdcard.vhd" "" { Text "/home/jtijhuis/epo3a5/chip/subsystems/SDCARD/sdcard.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.196 ns) + CELL(0.000 ns) 6.660 ns sdcard:inst7\|sd_clk~clkctrl 4 COMB CLKCTRL_G4 68 " "Info: 4: + IC(2.196 ns) + CELL(0.000 ns) = 6.660 ns; Loc. = CLKCTRL_G4; Fanout = 68; COMB Node = 'sdcard:inst7\|sd_clk~clkctrl'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.196 ns" { sdcard:inst7|sd_clk sdcard:inst7|sd_clk~clkctrl } "NODE_NAME" } } { "../../sdcard.vhd" "" { Text "/home/jtijhuis/epo3a5/chip/subsystems/SDCARD/sdcard.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.984 ns) + CELL(0.602 ns) 8.246 ns sdcard:inst7\|spi:spi5\|shift_reg:shft1\|reg_shift\[3\] 5 REG LCFF_X34_Y17_N15 4 " "Info: 5: + IC(0.984 ns) + CELL(0.602 ns) = 8.246 ns; Loc. = LCFF_X34_Y17_N15; Fanout = 4; REG Node = 'sdcard:inst7\|spi:spi5\|shift_reg:shft1\|reg_shift\[3\]'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.586 ns" { sdcard:inst7|sd_clk~clkctrl sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[3] } "NODE_NAME" } } { "../../../SPI/shift_reg.vhd" "" { Text "/home/jtijhuis/epo3a5/chip/subsystems/SPI/shift_reg.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.685 ns ( 32.56 % ) " "Info: Total cell delay = 2.685 ns ( 32.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.561 ns ( 67.44 % ) " "Info: Total interconnect delay = 5.561 ns ( 67.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "8.246 ns" { clock_50mhz gen6mhz:inst1|count[2] sdcard:inst7|sd_clk sdcard:inst7|sd_clk~clkctrl sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[3] } "NODE_NAME" } } { "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "8.246 ns" { clock_50mhz {} clock_50mhz~combout {} gen6mhz:inst1|count[2] {} sdcard:inst7|sd_clk {} sdcard:inst7|sd_clk~clkctrl {} sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[3] {} } { 0.000ns 0.000ns 2.025ns 0.356ns 2.196ns 0.984ns } { 0.000ns 1.026ns 0.879ns 0.178ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock_50mhz source 19.354 ns - Longest register " "Info: - Longest clock path from clock \"clock_50mhz\" to source register is 19.354 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clock_50mhz 1 CLK PIN_L1 3 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 3; CLK Node = 'clock_50mhz'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { clock_50mhz } "NODE_NAME" } } { "top_de1.bdf" "" { Schematic "/home/jtijhuis/epo3a5/chip/subsystems/SDCARD/GWTF/quartus_DE1/top_de1.bdf" { { -24 296 464 -8 "clock_50mhz" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.232 ns) + CELL(0.879 ns) 3.137 ns klokdeler:inst9\|dff_capabel:lbl1\|sig_q 2 REG LCFF_X19_Y10_N1 2 " "Info: 2: + IC(1.232 ns) + CELL(0.879 ns) = 3.137 ns; Loc. = LCFF_X19_Y10_N1; Fanout = 2; REG Node = 'klokdeler:inst9\|dff_capabel:lbl1\|sig_q'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.111 ns" { clock_50mhz klokdeler:inst9|dff_capabel:lbl1|sig_q } "NODE_NAME" } } { "../../dff_capabel.vhd" "" { Text "/home/jtijhuis/epo3a5/chip/subsystems/SDCARD/dff_capabel.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.325 ns) + CELL(0.879 ns) 4.341 ns klokdeler:inst9\|dff_capabel:lbl2\|sig_q 3 REG LCFF_X19_Y10_N3 2 " "Info: 3: + IC(0.325 ns) + CELL(0.879 ns) = 4.341 ns; Loc. = LCFF_X19_Y10_N3; Fanout = 2; REG Node = 'klokdeler:inst9\|dff_capabel:lbl2\|sig_q'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.204 ns" { klokdeler:inst9|dff_capabel:lbl1|sig_q klokdeler:inst9|dff_capabel:lbl2|sig_q } "NODE_NAME" } } { "../../dff_capabel.vhd" "" { Text "/home/jtijhuis/epo3a5/chip/subsystems/SDCARD/dff_capabel.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.082 ns) + CELL(0.879 ns) 6.302 ns klokdeler:inst9\|dff_capabel:lbl3\|sig_q 4 REG LCFF_X24_Y10_N5 2 " "Info: 4: + IC(1.082 ns) + CELL(0.879 ns) = 6.302 ns; Loc. = LCFF_X24_Y10_N5; Fanout = 2; REG Node = 'klokdeler:inst9\|dff_capabel:lbl3\|sig_q'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.961 ns" { klokdeler:inst9|dff_capabel:lbl2|sig_q klokdeler:inst9|dff_capabel:lbl3|sig_q } "NODE_NAME" } } { "../../dff_capabel.vhd" "" { Text "/home/jtijhuis/epo3a5/chip/subsystems/SDCARD/dff_capabel.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.324 ns) + CELL(0.879 ns) 7.505 ns klokdeler:inst9\|dff_capabel:lbl4\|sig_q 5 REG LCFF_X24_Y10_N1 2 " "Info: 5: + IC(0.324 ns) + CELL(0.879 ns) = 7.505 ns; Loc. = LCFF_X24_Y10_N1; Fanout = 2; REG Node = 'klokdeler:inst9\|dff_capabel:lbl4\|sig_q'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.203 ns" { klokdeler:inst9|dff_capabel:lbl3|sig_q klokdeler:inst9|dff_capabel:lbl4|sig_q } "NODE_NAME" } } { "../../dff_capabel.vhd" "" { Text "/home/jtijhuis/epo3a5/chip/subsystems/SDCARD/dff_capabel.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.116 ns) + CELL(0.879 ns) 9.500 ns klokdeler:inst9\|dff_capabel:lbl5\|sig_q 6 REG LCFF_X29_Y10_N1 2 " "Info: 6: + IC(1.116 ns) + CELL(0.879 ns) = 9.500 ns; Loc. = LCFF_X29_Y10_N1; Fanout = 2; REG Node = 'klokdeler:inst9\|dff_capabel:lbl5\|sig_q'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.995 ns" { klokdeler:inst9|dff_capabel:lbl4|sig_q klokdeler:inst9|dff_capabel:lbl5|sig_q } "NODE_NAME" } } { "../../dff_capabel.vhd" "" { Text "/home/jtijhuis/epo3a5/chip/subsystems/SDCARD/dff_capabel.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.325 ns) + CELL(0.879 ns) 10.704 ns klokdeler:inst9\|dff_capabel:lbl6\|sig_q 7 REG LCFF_X29_Y10_N19 2 " "Info: 7: + IC(0.325 ns) + CELL(0.879 ns) = 10.704 ns; Loc. = LCFF_X29_Y10_N19; Fanout = 2; REG Node = 'klokdeler:inst9\|dff_capabel:lbl6\|sig_q'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.204 ns" { klokdeler:inst9|dff_capabel:lbl5|sig_q klokdeler:inst9|dff_capabel:lbl6|sig_q } "NODE_NAME" } } { "../../dff_capabel.vhd" "" { Text "/home/jtijhuis/epo3a5/chip/subsystems/SDCARD/dff_capabel.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.180 ns) + CELL(0.879 ns) 12.763 ns klokdeler:inst9\|dff_capabel:lbl7\|sig_q 8 REG LCFF_X33_Y14_N1 2 " "Info: 8: + IC(1.180 ns) + CELL(0.879 ns) = 12.763 ns; Loc. = LCFF_X33_Y14_N1; Fanout = 2; REG Node = 'klokdeler:inst9\|dff_capabel:lbl7\|sig_q'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.059 ns" { klokdeler:inst9|dff_capabel:lbl6|sig_q klokdeler:inst9|dff_capabel:lbl7|sig_q } "NODE_NAME" } } { "../../dff_capabel.vhd" "" { Text "/home/jtijhuis/epo3a5/chip/subsystems/SDCARD/dff_capabel.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.325 ns) + CELL(0.879 ns) 13.967 ns klokdeler:inst9\|dff_capabel:lbl8\|sig_q 9 REG LCFF_X33_Y14_N13 2 " "Info: 9: + IC(0.325 ns) + CELL(0.879 ns) = 13.967 ns; Loc. = LCFF_X33_Y14_N13; Fanout = 2; REG Node = 'klokdeler:inst9\|dff_capabel:lbl8\|sig_q'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.204 ns" { klokdeler:inst9|dff_capabel:lbl7|sig_q klokdeler:inst9|dff_capabel:lbl8|sig_q } "NODE_NAME" } } { "../../dff_capabel.vhd" "" { Text "/home/jtijhuis/epo3a5/chip/subsystems/SDCARD/dff_capabel.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.283 ns) + CELL(0.319 ns) 15.569 ns sdcard:inst7\|sd_clk 10 COMB LCCOMB_X32_Y19_N24 4 " "Info: 10: + IC(1.283 ns) + CELL(0.319 ns) = 15.569 ns; Loc. = LCCOMB_X32_Y19_N24; Fanout = 4; COMB Node = 'sdcard:inst7\|sd_clk'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.602 ns" { klokdeler:inst9|dff_capabel:lbl8|sig_q sdcard:inst7|sd_clk } "NODE_NAME" } } { "../../sdcard.vhd" "" { Text "/home/jtijhuis/epo3a5/chip/subsystems/SDCARD/sdcard.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.196 ns) + CELL(0.000 ns) 17.765 ns sdcard:inst7\|sd_clk~clkctrl 11 COMB CLKCTRL_G4 68 " "Info: 11: + IC(2.196 ns) + CELL(0.000 ns) = 17.765 ns; Loc. = CLKCTRL_G4; Fanout = 68; COMB Node = 'sdcard:inst7\|sd_clk~clkctrl'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.196 ns" { sdcard:inst7|sd_clk sdcard:inst7|sd_clk~clkctrl } "NODE_NAME" } } { "../../sdcard.vhd" "" { Text "/home/jtijhuis/epo3a5/chip/subsystems/SDCARD/sdcard.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.987 ns) + CELL(0.602 ns) 19.354 ns sdcard:inst7\|send_cnt\[0\] 12 REG LCFF_X35_Y16_N27 23 " "Info: 12: + IC(0.987 ns) + CELL(0.602 ns) = 19.354 ns; Loc. = LCFF_X35_Y16_N27; Fanout = 23; REG Node = 'sdcard:inst7\|send_cnt\[0\]'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.589 ns" { sdcard:inst7|sd_clk~clkctrl sdcard:inst7|send_cnt[0] } "NODE_NAME" } } { "../../sdcard.vhd" "" { Text "/home/jtijhuis/epo3a5/chip/subsystems/SDCARD/sdcard.vhd" 147 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.979 ns ( 46.39 % ) " "Info: Total cell delay = 8.979 ns ( 46.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.375 ns ( 53.61 % ) " "Info: Total interconnect delay = 10.375 ns ( 53.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "19.354 ns" { clock_50mhz klokdeler:inst9|dff_capabel:lbl1|sig_q klokdeler:inst9|dff_capabel:lbl2|sig_q klokdeler:inst9|dff_capabel:lbl3|sig_q klokdeler:inst9|dff_capabel:lbl4|sig_q klokdeler:inst9|dff_capabel:lbl5|sig_q klokdeler:inst9|dff_capabel:lbl6|sig_q klokdeler:inst9|dff_capabel:lbl7|sig_q klokdeler:inst9|dff_capabel:lbl8|sig_q sdcard:inst7|sd_clk sdcard:inst7|sd_clk~clkctrl sdcard:inst7|send_cnt[0] } "NODE_NAME" } } { "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "19.354 ns" { clock_50mhz {} clock_50mhz~combout {} klokdeler:inst9|dff_capabel:lbl1|sig_q {} klokdeler:inst9|dff_capabel:lbl2|sig_q {} klokdeler:inst9|dff_capabel:lbl3|sig_q {} klokdeler:inst9|dff_capabel:lbl4|sig_q {} klokdeler:inst9|dff_capabel:lbl5|sig_q {} klokdeler:inst9|dff_capabel:lbl6|sig_q {} klokdeler:inst9|dff_capabel:lbl7|sig_q {} klokdeler:inst9|dff_capabel:lbl8|sig_q {} sdcard:inst7|sd_clk {} sdcard:inst7|sd_clk~clkctrl {} sdcard:inst7|send_cnt[0] {} } { 0.000ns 0.000ns 1.232ns 0.325ns 1.082ns 0.324ns 1.116ns 0.325ns 1.180ns 0.325ns 1.283ns 2.196ns 0.987ns } { 0.000ns 1.026ns 0.879ns 0.879ns 0.879ns 0.879ns 0.879ns 0.879ns 0.879ns 0.879ns 0.319ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "8.246 ns" { clock_50mhz gen6mhz:inst1|count[2] sdcard:inst7|sd_clk sdcard:inst7|sd_clk~clkctrl sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[3] } "NODE_NAME" } } { "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "8.246 ns" { clock_50mhz {} clock_50mhz~combout {} gen6mhz:inst1|count[2] {} sdcard:inst7|sd_clk {} sdcard:inst7|sd_clk~clkctrl {} sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[3] {} } { 0.000ns 0.000ns 2.025ns 0.356ns 2.196ns 0.984ns } { 0.000ns 1.026ns 0.879ns 0.178ns 0.000ns 0.602ns } "" } } { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "19.354 ns" { clock_50mhz klokdeler:inst9|dff_capabel:lbl1|sig_q klokdeler:inst9|dff_capabel:lbl2|sig_q klokdeler:inst9|dff_capabel:lbl3|sig_q klokdeler:inst9|dff_capabel:lbl4|sig_q klokdeler:inst9|dff_capabel:lbl5|sig_q klokdeler:inst9|dff_capabel:lbl6|sig_q klokdeler:inst9|dff_capabel:lbl7|sig_q klokdeler:inst9|dff_capabel:lbl8|sig_q sdcard:inst7|sd_clk sdcard:inst7|sd_clk~clkctrl sdcard:inst7|send_cnt[0] } "NODE_NAME" } } { "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "19.354 ns" { clock_50mhz {} clock_50mhz~combout {} klokdeler:inst9|dff_capabel:lbl1|sig_q {} klokdeler:inst9|dff_capabel:lbl2|sig_q {} klokdeler:inst9|dff_capabel:lbl3|sig_q {} klokdeler:inst9|dff_capabel:lbl4|sig_q {} klokdeler:inst9|dff_capabel:lbl5|sig_q {} klokdeler:inst9|dff_capabel:lbl6|sig_q {} klokdeler:inst9|dff_capabel:lbl7|sig_q {} klokdeler:inst9|dff_capabel:lbl8|sig_q {} sdcard:inst7|sd_clk {} sdcard:inst7|sd_clk~clkctrl {} sdcard:inst7|send_cnt[0] {} } { 0.000ns 0.000ns 1.232ns 0.325ns 1.082ns 0.324ns 1.116ns 0.325ns 1.180ns 0.325ns 1.283ns 2.196ns 0.987ns } { 0.000ns 1.026ns 0.879ns 0.879ns 0.879ns 0.879ns 0.879ns 0.879ns 0.879ns 0.879ns 0.319ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "../../sdcard.vhd" "" { Text "/home/jtijhuis/epo3a5/chip/subsystems/SDCARD/sdcard.vhd" 147 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "../../../SPI/shift_reg.vhd" "" { Text "/home/jtijhuis/epo3a5/chip/subsystems/SPI/shift_reg.vhd" 33 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "../../sdcard.vhd" "" { Text "/home/jtijhuis/epo3a5/chip/subsystems/SDCARD/sdcard.vhd" 147 -1 0 } } { "../../../SPI/shift_reg.vhd" "" { Text "/home/jtijhuis/epo3a5/chip/subsystems/SPI/shift_reg.vhd" 33 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "4.533 ns" { sdcard:inst7|send_cnt[0] sdcard:inst7|Equal3~0 sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift~21 sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift~22 sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift~23 sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[3] } "NODE_NAME" } } { "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "4.533 ns" { sdcard:inst7|send_cnt[0] {} sdcard:inst7|Equal3~0 {} sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift~21 {} sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift~22 {} sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift~23 {} sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[3] {} } { 0.000ns 0.659ns 0.824ns 0.881ns 0.850ns 0.000ns } { 0.000ns 0.545ns 0.322ns 0.178ns 0.178ns 0.096ns } "" } } { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "8.246 ns" { clock_50mhz gen6mhz:inst1|count[2] sdcard:inst7|sd_clk sdcard:inst7|sd_clk~clkctrl sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[3] } "NODE_NAME" } } { "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "8.246 ns" { clock_50mhz {} clock_50mhz~combout {} gen6mhz:inst1|count[2] {} sdcard:inst7|sd_clk {} sdcard:inst7|sd_clk~clkctrl {} sdcard:inst7|spi:spi5|shift_reg:shft1|reg_shift[3] {} } { 0.000ns 0.000ns 2.025ns 0.356ns 2.196ns 0.984ns } { 0.000ns 1.026ns 0.879ns 0.178ns 0.000ns 0.602ns } "" } } { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "19.354 ns" { clock_50mhz klokdeler:inst9|dff_capabel:lbl1|sig_q klokdeler:inst9|dff_capabel:lbl2|sig_q klokdeler:inst9|dff_capabel:lbl3|sig_q klokdeler:inst9|dff_capabel:lbl4|sig_q klokdeler:inst9|dff_capabel:lbl5|sig_q klokdeler:inst9|dff_capabel:lbl6|sig_q klokdeler:inst9|dff_capabel:lbl7|sig_q klokdeler:inst9|dff_capabel:lbl8|sig_q sdcard:inst7|sd_clk sdcard:inst7|sd_clk~clkctrl sdcard:inst7|send_cnt[0] } "NODE_NAME" } } { "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "19.354 ns" { clock_50mhz {} clock_50mhz~combout {} klokdeler:inst9|dff_capabel:lbl1|sig_q {} klokdeler:inst9|dff_capabel:lbl2|sig_q {} klokdeler:inst9|dff_capabel:lbl3|sig_q {} klokdeler:inst9|dff_capabel:lbl4|sig_q {} klokdeler:inst9|dff_capabel:lbl5|sig_q {} klokdeler:inst9|dff_capabel:lbl6|sig_q {} klokdeler:inst9|dff_capabel:lbl7|sig_q {} klokdeler:inst9|dff_capabel:lbl8|sig_q {} sdcard:inst7|sd_clk {} sdcard:inst7|sd_clk~clkctrl {} sdcard:inst7|send_cnt[0] {} } { 0.000ns 0.000ns 1.232ns 0.325ns 1.082ns 0.324ns 1.116ns 0.325ns 1.180ns 0.325ns 1.283ns 2.196ns 0.987ns } { 0.000ns 1.026ns 0.879ns 0.879ns 0.879ns 0.879ns 0.879ns 0.879ns 0.879ns 0.879ns 0.319ns 0.000ns 0.602ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "go_next " "Info: No valid register-to-register data paths exist for clock \"go_next\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clock_50mhz 201 " "Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock \"clock_50mhz\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "sdcard:inst7\|spi:spi5\|counter:cnt1\|count\[2\] sdcard:inst7\|spi:spi5\|counter:cnt1\|count\[2\] clock_50mhz 12.06 ns " "Info: Found hold time violation between source  pin or register \"sdcard:inst7\|spi:spi5\|counter:cnt1\|count\[2\]\" and destination pin or register \"sdcard:inst7\|spi:spi5\|counter:cnt1\|count\[2\]\" for clock \"clock_50mhz\" (Hold time is 12.06 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "12.505 ns + Largest " "Info: + Largest clock skew is 12.505 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock_50mhz destination 22.106 ns + Longest register " "Info: + Longest clock path from clock \"clock_50mhz\" to destination register is 22.106 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clock_50mhz 1 CLK PIN_L1 3 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 3; CLK Node = 'clock_50mhz'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { clock_50mhz } "NODE_NAME" } } { "top_de1.bdf" "" { Schematic "/home/jtijhuis/epo3a5/chip/subsystems/SDCARD/GWTF/quartus_DE1/top_de1.bdf" { { -24 296 464 -8 "clock_50mhz" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.232 ns) + CELL(0.879 ns) 3.137 ns klokdeler:inst9\|dff_capabel:lbl1\|sig_q 2 REG LCFF_X19_Y10_N1 2 " "Info: 2: + IC(1.232 ns) + CELL(0.879 ns) = 3.137 ns; Loc. = LCFF_X19_Y10_N1; Fanout = 2; REG Node = 'klokdeler:inst9\|dff_capabel:lbl1\|sig_q'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.111 ns" { clock_50mhz klokdeler:inst9|dff_capabel:lbl1|sig_q } "NODE_NAME" } } { "../../dff_capabel.vhd" "" { Text "/home/jtijhuis/epo3a5/chip/subsystems/SDCARD/dff_capabel.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.325 ns) + CELL(0.879 ns) 4.341 ns klokdeler:inst9\|dff_capabel:lbl2\|sig_q 3 REG LCFF_X19_Y10_N3 2 " "Info: 3: + IC(0.325 ns) + CELL(0.879 ns) = 4.341 ns; Loc. = LCFF_X19_Y10_N3; Fanout = 2; REG Node = 'klokdeler:inst9\|dff_capabel:lbl2\|sig_q'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.204 ns" { klokdeler:inst9|dff_capabel:lbl1|sig_q klokdeler:inst9|dff_capabel:lbl2|sig_q } "NODE_NAME" } } { "../../dff_capabel.vhd" "" { Text "/home/jtijhuis/epo3a5/chip/subsystems/SDCARD/dff_capabel.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.082 ns) + CELL(0.879 ns) 6.302 ns klokdeler:inst9\|dff_capabel:lbl3\|sig_q 4 REG LCFF_X24_Y10_N5 2 " "Info: 4: + IC(1.082 ns) + CELL(0.879 ns) = 6.302 ns; Loc. = LCFF_X24_Y10_N5; Fanout = 2; REG Node = 'klokdeler:inst9\|dff_capabel:lbl3\|sig_q'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.961 ns" { klokdeler:inst9|dff_capabel:lbl2|sig_q klokdeler:inst9|dff_capabel:lbl3|sig_q } "NODE_NAME" } } { "../../dff_capabel.vhd" "" { Text "/home/jtijhuis/epo3a5/chip/subsystems/SDCARD/dff_capabel.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.324 ns) + CELL(0.879 ns) 7.505 ns klokdeler:inst9\|dff_capabel:lbl4\|sig_q 5 REG LCFF_X24_Y10_N1 2 " "Info: 5: + IC(0.324 ns) + CELL(0.879 ns) = 7.505 ns; Loc. = LCFF_X24_Y10_N1; Fanout = 2; REG Node = 'klokdeler:inst9\|dff_capabel:lbl4\|sig_q'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.203 ns" { klokdeler:inst9|dff_capabel:lbl3|sig_q klokdeler:inst9|dff_capabel:lbl4|sig_q } "NODE_NAME" } } { "../../dff_capabel.vhd" "" { Text "/home/jtijhuis/epo3a5/chip/subsystems/SDCARD/dff_capabel.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.116 ns) + CELL(0.879 ns) 9.500 ns klokdeler:inst9\|dff_capabel:lbl5\|sig_q 6 REG LCFF_X29_Y10_N1 2 " "Info: 6: + IC(1.116 ns) + CELL(0.879 ns) = 9.500 ns; Loc. = LCFF_X29_Y10_N1; Fanout = 2; REG Node = 'klokdeler:inst9\|dff_capabel:lbl5\|sig_q'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.995 ns" { klokdeler:inst9|dff_capabel:lbl4|sig_q klokdeler:inst9|dff_capabel:lbl5|sig_q } "NODE_NAME" } } { "../../dff_capabel.vhd" "" { Text "/home/jtijhuis/epo3a5/chip/subsystems/SDCARD/dff_capabel.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.325 ns) + CELL(0.879 ns) 10.704 ns klokdeler:inst9\|dff_capabel:lbl6\|sig_q 7 REG LCFF_X29_Y10_N19 2 " "Info: 7: + IC(0.325 ns) + CELL(0.879 ns) = 10.704 ns; Loc. = LCFF_X29_Y10_N19; Fanout = 2; REG Node = 'klokdeler:inst9\|dff_capabel:lbl6\|sig_q'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.204 ns" { klokdeler:inst9|dff_capabel:lbl5|sig_q klokdeler:inst9|dff_capabel:lbl6|sig_q } "NODE_NAME" } } { "../../dff_capabel.vhd" "" { Text "/home/jtijhuis/epo3a5/chip/subsystems/SDCARD/dff_capabel.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.180 ns) + CELL(0.879 ns) 12.763 ns klokdeler:inst9\|dff_capabel:lbl7\|sig_q 8 REG LCFF_X33_Y14_N1 2 " "Info: 8: + IC(1.180 ns) + CELL(0.879 ns) = 12.763 ns; Loc. = LCFF_X33_Y14_N1; Fanout = 2; REG Node = 'klokdeler:inst9\|dff_capabel:lbl7\|sig_q'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.059 ns" { klokdeler:inst9|dff_capabel:lbl6|sig_q klokdeler:inst9|dff_capabel:lbl7|sig_q } "NODE_NAME" } } { "../../dff_capabel.vhd" "" { Text "/home/jtijhuis/epo3a5/chip/subsystems/SDCARD/dff_capabel.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.325 ns) + CELL(0.879 ns) 13.967 ns klokdeler:inst9\|dff_capabel:lbl8\|sig_q 9 REG LCFF_X33_Y14_N13 2 " "Info: 9: + IC(0.325 ns) + CELL(0.879 ns) = 13.967 ns; Loc. = LCFF_X33_Y14_N13; Fanout = 2; REG Node = 'klokdeler:inst9\|dff_capabel:lbl8\|sig_q'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.204 ns" { klokdeler:inst9|dff_capabel:lbl7|sig_q klokdeler:inst9|dff_capabel:lbl8|sig_q } "NODE_NAME" } } { "../../dff_capabel.vhd" "" { Text "/home/jtijhuis/epo3a5/chip/subsystems/SDCARD/dff_capabel.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.283 ns) + CELL(0.319 ns) 15.569 ns sdcard:inst7\|sd_clk 10 COMB LCCOMB_X32_Y19_N24 4 " "Info: 10: + IC(1.283 ns) + CELL(0.319 ns) = 15.569 ns; Loc. = LCCOMB_X32_Y19_N24; Fanout = 4; COMB Node = 'sdcard:inst7\|sd_clk'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.602 ns" { klokdeler:inst9|dff_capabel:lbl8|sig_q sdcard:inst7|sd_clk } "NODE_NAME" } } { "../../sdcard.vhd" "" { Text "/home/jtijhuis/epo3a5/chip/subsystems/SDCARD/sdcard.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.121 ns) + CELL(0.879 ns) 17.569 ns sdcard:inst7\|spi:spi5\|control:ctrl1\|state.shifting 11 REG LCFF_X35_Y17_N17 9 " "Info: 11: + IC(1.121 ns) + CELL(0.879 ns) = 17.569 ns; Loc. = LCFF_X35_Y17_N17; Fanout = 9; REG Node = 'sdcard:inst7\|spi:spi5\|control:ctrl1\|state.shifting'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.000 ns" { sdcard:inst7|sd_clk sdcard:inst7|spi:spi5|control:ctrl1|state.shifting } "NODE_NAME" } } { "../../../SPI/control.vhd" "" { Text "/home/jtijhuis/epo3a5/chip/subsystems/SPI/control.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.408 ns) + CELL(0.319 ns) 18.296 ns sdcard:inst7\|spi:spi5\|control:ctrl1\|sclk 12 COMB LCCOMB_X35_Y17_N6 3 " "Info: 12: + IC(0.408 ns) + CELL(0.319 ns) = 18.296 ns; Loc. = LCCOMB_X35_Y17_N6; Fanout = 3; COMB Node = 'sdcard:inst7\|spi:spi5\|control:ctrl1\|sclk'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.727 ns" { sdcard:inst7|spi:spi5|control:ctrl1|state.shifting sdcard:inst7|spi:spi5|control:ctrl1|sclk } "NODE_NAME" } } { "../../../SPI/control.vhd" "" { Text "/home/jtijhuis/epo3a5/chip/subsystems/SPI/control.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.232 ns) + CELL(0.000 ns) 20.528 ns sdcard:inst7\|spi:spi5\|control:ctrl1\|sclk~clkctrl 13 COMB CLKCTRL_G14 5 " "Info: 13: + IC(2.232 ns) + CELL(0.000 ns) = 20.528 ns; Loc. = CLKCTRL_G14; Fanout = 5; COMB Node = 'sdcard:inst7\|spi:spi5\|control:ctrl1\|sclk~clkctrl'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.232 ns" { sdcard:inst7|spi:spi5|control:ctrl1|sclk sdcard:inst7|spi:spi5|control:ctrl1|sclk~clkctrl } "NODE_NAME" } } { "../../../SPI/control.vhd" "" { Text "/home/jtijhuis/epo3a5/chip/subsystems/SPI/control.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.976 ns) + CELL(0.602 ns) 22.106 ns sdcard:inst7\|spi:spi5\|counter:cnt1\|count\[2\] 14 REG LCFF_X35_Y17_N21 3 " "Info: 14: + IC(0.976 ns) + CELL(0.602 ns) = 22.106 ns; Loc. = LCFF_X35_Y17_N21; Fanout = 3; REG Node = 'sdcard:inst7\|spi:spi5\|counter:cnt1\|count\[2\]'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.578 ns" { sdcard:inst7|spi:spi5|control:ctrl1|sclk~clkctrl sdcard:inst7|spi:spi5|counter:cnt1|count[2] } "NODE_NAME" } } { "../../../SPI/counter.vhd" "" { Text "/home/jtijhuis/epo3a5/chip/subsystems/SPI/counter.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "10.177 ns ( 46.04 % ) " "Info: Total cell delay = 10.177 ns ( 46.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.929 ns ( 53.96 % ) " "Info: Total interconnect delay = 11.929 ns ( 53.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "22.106 ns" { clock_50mhz klokdeler:inst9|dff_capabel:lbl1|sig_q klokdeler:inst9|dff_capabel:lbl2|sig_q klokdeler:inst9|dff_capabel:lbl3|sig_q klokdeler:inst9|dff_capabel:lbl4|sig_q klokdeler:inst9|dff_capabel:lbl5|sig_q klokdeler:inst9|dff_capabel:lbl6|sig_q klokdeler:inst9|dff_capabel:lbl7|sig_q klokdeler:inst9|dff_capabel:lbl8|sig_q sdcard:inst7|sd_clk sdcard:inst7|spi:spi5|control:ctrl1|state.shifting sdcard:inst7|spi:spi5|control:ctrl1|sclk sdcard:inst7|spi:spi5|control:ctrl1|sclk~clkctrl sdcard:inst7|spi:spi5|counter:cnt1|count[2] } "NODE_NAME" } } { "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "22.106 ns" { clock_50mhz {} clock_50mhz~combout {} klokdeler:inst9|dff_capabel:lbl1|sig_q {} klokdeler:inst9|dff_capabel:lbl2|sig_q {} klokdeler:inst9|dff_capabel:lbl3|sig_q {} klokdeler:inst9|dff_capabel:lbl4|sig_q {} klokdeler:inst9|dff_capabel:lbl5|sig_q {} klokdeler:inst9|dff_capabel:lbl6|sig_q {} klokdeler:inst9|dff_capabel:lbl7|sig_q {} klokdeler:inst9|dff_capabel:lbl8|sig_q {} sdcard:inst7|sd_clk {} sdcard:inst7|spi:spi5|control:ctrl1|state.shifting {} sdcard:inst7|spi:spi5|control:ctrl1|sclk {} sdcard:inst7|spi:spi5|control:ctrl1|sclk~clkctrl {} sdcard:inst7|spi:spi5|counter:cnt1|count[2] {} } { 0.000ns 0.000ns 1.232ns 0.325ns 1.082ns 0.324ns 1.116ns 0.325ns 1.180ns 0.325ns 1.283ns 1.121ns 0.408ns 2.232ns 0.976ns } { 0.000ns 1.026ns 0.879ns 0.879ns 0.879ns 0.879ns 0.879ns 0.879ns 0.879ns 0.879ns 0.319ns 0.879ns 0.319ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock_50mhz source 9.601 ns - Shortest register " "Info: - Shortest clock path from clock \"clock_50mhz\" to source register is 9.601 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clock_50mhz 1 CLK PIN_L1 3 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 3; CLK Node = 'clock_50mhz'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { clock_50mhz } "NODE_NAME" } } { "top_de1.bdf" "" { Schematic "/home/jtijhuis/epo3a5/chip/subsystems/SDCARD/GWTF/quartus_DE1/top_de1.bdf" { { -24 296 464 -8 "clock_50mhz" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.025 ns) + CELL(0.879 ns) 3.930 ns gen6mhz:inst1\|count\[2\] 2 REG LCFF_X32_Y19_N27 2 " "Info: 2: + IC(2.025 ns) + CELL(0.879 ns) = 3.930 ns; Loc. = LCFF_X32_Y19_N27; Fanout = 2; REG Node = 'gen6mhz:inst1\|count\[2\]'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.904 ns" { clock_50mhz gen6mhz:inst1|count[2] } "NODE_NAME" } } { "gen6mhz.vhd" "" { Text "/home/jtijhuis/epo3a5/chip/subsystems/SDCARD/GWTF/quartus_DE1/gen6mhz.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.356 ns) + CELL(0.178 ns) 4.464 ns sdcard:inst7\|sd_clk 3 COMB LCCOMB_X32_Y19_N24 4 " "Info: 3: + IC(0.356 ns) + CELL(0.178 ns) = 4.464 ns; Loc. = LCCOMB_X32_Y19_N24; Fanout = 4; COMB Node = 'sdcard:inst7\|sd_clk'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.534 ns" { gen6mhz:inst1|count[2] sdcard:inst7|sd_clk } "NODE_NAME" } } { "../../sdcard.vhd" "" { Text "/home/jtijhuis/epo3a5/chip/subsystems/SDCARD/sdcard.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.149 ns) + CELL(0.178 ns) 5.791 ns sdcard:inst7\|spi:spi5\|control:ctrl1\|sclk 4 COMB LCCOMB_X35_Y17_N6 3 " "Info: 4: + IC(1.149 ns) + CELL(0.178 ns) = 5.791 ns; Loc. = LCCOMB_X35_Y17_N6; Fanout = 3; COMB Node = 'sdcard:inst7\|spi:spi5\|control:ctrl1\|sclk'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.327 ns" { sdcard:inst7|sd_clk sdcard:inst7|spi:spi5|control:ctrl1|sclk } "NODE_NAME" } } { "../../../SPI/control.vhd" "" { Text "/home/jtijhuis/epo3a5/chip/subsystems/SPI/control.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.232 ns) + CELL(0.000 ns) 8.023 ns sdcard:inst7\|spi:spi5\|control:ctrl1\|sclk~clkctrl 5 COMB CLKCTRL_G14 5 " "Info: 5: + IC(2.232 ns) + CELL(0.000 ns) = 8.023 ns; Loc. = CLKCTRL_G14; Fanout = 5; COMB Node = 'sdcard:inst7\|spi:spi5\|control:ctrl1\|sclk~clkctrl'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.232 ns" { sdcard:inst7|spi:spi5|control:ctrl1|sclk sdcard:inst7|spi:spi5|control:ctrl1|sclk~clkctrl } "NODE_NAME" } } { "../../../SPI/control.vhd" "" { Text "/home/jtijhuis/epo3a5/chip/subsystems/SPI/control.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.976 ns) + CELL(0.602 ns) 9.601 ns sdcard:inst7\|spi:spi5\|counter:cnt1\|count\[2\] 6 REG LCFF_X35_Y17_N21 3 " "Info: 6: + IC(0.976 ns) + CELL(0.602 ns) = 9.601 ns; Loc. = LCFF_X35_Y17_N21; Fanout = 3; REG Node = 'sdcard:inst7\|spi:spi5\|counter:cnt1\|count\[2\]'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.578 ns" { sdcard:inst7|spi:spi5|control:ctrl1|sclk~clkctrl sdcard:inst7|spi:spi5|counter:cnt1|count[2] } "NODE_NAME" } } { "../../../SPI/counter.vhd" "" { Text "/home/jtijhuis/epo3a5/chip/subsystems/SPI/counter.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.863 ns ( 29.82 % ) " "Info: Total cell delay = 2.863 ns ( 29.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.738 ns ( 70.18 % ) " "Info: Total interconnect delay = 6.738 ns ( 70.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "9.601 ns" { clock_50mhz gen6mhz:inst1|count[2] sdcard:inst7|sd_clk sdcard:inst7|spi:spi5|control:ctrl1|sclk sdcard:inst7|spi:spi5|control:ctrl1|sclk~clkctrl sdcard:inst7|spi:spi5|counter:cnt1|count[2] } "NODE_NAME" } } { "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "9.601 ns" { clock_50mhz {} clock_50mhz~combout {} gen6mhz:inst1|count[2] {} sdcard:inst7|sd_clk {} sdcard:inst7|spi:spi5|control:ctrl1|sclk {} sdcard:inst7|spi:spi5|control:ctrl1|sclk~clkctrl {} sdcard:inst7|spi:spi5|counter:cnt1|count[2] {} } { 0.000ns 0.000ns 2.025ns 0.356ns 1.149ns 2.232ns 0.976ns } { 0.000ns 1.026ns 0.879ns 0.178ns 0.178ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "22.106 ns" { clock_50mhz klokdeler:inst9|dff_capabel:lbl1|sig_q klokdeler:inst9|dff_capabel:lbl2|sig_q klokdeler:inst9|dff_capabel:lbl3|sig_q klokdeler:inst9|dff_capabel:lbl4|sig_q klokdeler:inst9|dff_capabel:lbl5|sig_q klokdeler:inst9|dff_capabel:lbl6|sig_q klokdeler:inst9|dff_capabel:lbl7|sig_q klokdeler:inst9|dff_capabel:lbl8|sig_q sdcard:inst7|sd_clk sdcard:inst7|spi:spi5|control:ctrl1|state.shifting sdcard:inst7|spi:spi5|control:ctrl1|sclk sdcard:inst7|spi:spi5|control:ctrl1|sclk~clkctrl sdcard:inst7|spi:spi5|counter:cnt1|count[2] } "NODE_NAME" } } { "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "22.106 ns" { clock_50mhz {} clock_50mhz~combout {} klokdeler:inst9|dff_capabel:lbl1|sig_q {} klokdeler:inst9|dff_capabel:lbl2|sig_q {} klokdeler:inst9|dff_capabel:lbl3|sig_q {} klokdeler:inst9|dff_capabel:lbl4|sig_q {} klokdeler:inst9|dff_capabel:lbl5|sig_q {} klokdeler:inst9|dff_capabel:lbl6|sig_q {} klokdeler:inst9|dff_capabel:lbl7|sig_q {} klokdeler:inst9|dff_capabel:lbl8|sig_q {} sdcard:inst7|sd_clk {} sdcard:inst7|spi:spi5|control:ctrl1|state.shifting {} sdcard:inst7|spi:spi5|control:ctrl1|sclk {} sdcard:inst7|spi:spi5|control:ctrl1|sclk~clkctrl {} sdcard:inst7|spi:spi5|counter:cnt1|count[2] {} } { 0.000ns 0.000ns 1.232ns 0.325ns 1.082ns 0.324ns 1.116ns 0.325ns 1.180ns 0.325ns 1.283ns 1.121ns 0.408ns 2.232ns 0.976ns } { 0.000ns 1.026ns 0.879ns 0.879ns 0.879ns 0.879ns 0.879ns 0.879ns 0.879ns 0.879ns 0.319ns 0.879ns 0.319ns 0.000ns 0.602ns } "" } } { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "9.601 ns" { clock_50mhz gen6mhz:inst1|count[2] sdcard:inst7|sd_clk sdcard:inst7|spi:spi5|control:ctrl1|sclk sdcard:inst7|spi:spi5|control:ctrl1|sclk~clkctrl sdcard:inst7|spi:spi5|counter:cnt1|count[2] } "NODE_NAME" } } { "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "9.601 ns" { clock_50mhz {} clock_50mhz~combout {} gen6mhz:inst1|count[2] {} sdcard:inst7|sd_clk {} sdcard:inst7|spi:spi5|control:ctrl1|sclk {} sdcard:inst7|spi:spi5|control:ctrl1|sclk~clkctrl {} sdcard:inst7|spi:spi5|counter:cnt1|count[2] {} } { 0.000ns 0.000ns 2.025ns 0.356ns 1.149ns 2.232ns 0.976ns } { 0.000ns 1.026ns 0.879ns 0.178ns 0.178ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns - " "Info: - Micro clock to output delay of source is 0.277 ns" {  } { { "../../../SPI/counter.vhd" "" { Text "/home/jtijhuis/epo3a5/chip/subsystems/SPI/counter.vhd" 23 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.454 ns - Shortest register register " "Info: - Shortest register to register delay is 0.454 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sdcard:inst7\|spi:spi5\|counter:cnt1\|count\[2\] 1 REG LCFF_X35_Y17_N21 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X35_Y17_N21; Fanout = 3; REG Node = 'sdcard:inst7\|spi:spi5\|counter:cnt1\|count\[2\]'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { sdcard:inst7|spi:spi5|counter:cnt1|count[2] } "NODE_NAME" } } { "../../../SPI/counter.vhd" "" { Text "/home/jtijhuis/epo3a5/chip/subsystems/SPI/counter.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.358 ns) 0.358 ns sdcard:inst7\|spi:spi5\|counter:cnt1\|count\[2\]~1 2 COMB LCCOMB_X35_Y17_N20 1 " "Info: 2: + IC(0.000 ns) + CELL(0.358 ns) = 0.358 ns; Loc. = LCCOMB_X35_Y17_N20; Fanout = 1; COMB Node = 'sdcard:inst7\|spi:spi5\|counter:cnt1\|count\[2\]~1'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.358 ns" { sdcard:inst7|spi:spi5|counter:cnt1|count[2] sdcard:inst7|spi:spi5|counter:cnt1|count[2]~1 } "NODE_NAME" } } { "../../../SPI/counter.vhd" "" { Text "/home/jtijhuis/epo3a5/chip/subsystems/SPI/counter.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 0.454 ns sdcard:inst7\|spi:spi5\|counter:cnt1\|count\[2\] 3 REG LCFF_X35_Y17_N21 3 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 0.454 ns; Loc. = LCFF_X35_Y17_N21; Fanout = 3; REG Node = 'sdcard:inst7\|spi:spi5\|counter:cnt1\|count\[2\]'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.096 ns" { sdcard:inst7|spi:spi5|counter:cnt1|count[2]~1 sdcard:inst7|spi:spi5|counter:cnt1|count[2] } "NODE_NAME" } } { "../../../SPI/counter.vhd" "" { Text "/home/jtijhuis/epo3a5/chip/subsystems/SPI/counter.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.454 ns ( 100.00 % ) " "Info: Total cell delay = 0.454 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.454 ns" { sdcard:inst7|spi:spi5|counter:cnt1|count[2] sdcard:inst7|spi:spi5|counter:cnt1|count[2]~1 sdcard:inst7|spi:spi5|counter:cnt1|count[2] } "NODE_NAME" } } { "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "0.454 ns" { sdcard:inst7|spi:spi5|counter:cnt1|count[2] {} sdcard:inst7|spi:spi5|counter:cnt1|count[2]~1 {} sdcard:inst7|spi:spi5|counter:cnt1|count[2] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.358ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "../../../SPI/counter.vhd" "" { Text "/home/jtijhuis/epo3a5/chip/subsystems/SPI/counter.vhd" 23 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "22.106 ns" { clock_50mhz klokdeler:inst9|dff_capabel:lbl1|sig_q klokdeler:inst9|dff_capabel:lbl2|sig_q klokdeler:inst9|dff_capabel:lbl3|sig_q klokdeler:inst9|dff_capabel:lbl4|sig_q klokdeler:inst9|dff_capabel:lbl5|sig_q klokdeler:inst9|dff_capabel:lbl6|sig_q klokdeler:inst9|dff_capabel:lbl7|sig_q klokdeler:inst9|dff_capabel:lbl8|sig_q sdcard:inst7|sd_clk sdcard:inst7|spi:spi5|control:ctrl1|state.shifting sdcard:inst7|spi:spi5|control:ctrl1|sclk sdcard:inst7|spi:spi5|control:ctrl1|sclk~clkctrl sdcard:inst7|spi:spi5|counter:cnt1|count[2] } "NODE_NAME" } } { "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "22.106 ns" { clock_50mhz {} clock_50mhz~combout {} klokdeler:inst9|dff_capabel:lbl1|sig_q {} klokdeler:inst9|dff_capabel:lbl2|sig_q {} klokdeler:inst9|dff_capabel:lbl3|sig_q {} klokdeler:inst9|dff_capabel:lbl4|sig_q {} klokdeler:inst9|dff_capabel:lbl5|sig_q {} klokdeler:inst9|dff_capabel:lbl6|sig_q {} klokdeler:inst9|dff_capabel:lbl7|sig_q {} klokdeler:inst9|dff_capabel:lbl8|sig_q {} sdcard:inst7|sd_clk {} sdcard:inst7|spi:spi5|control:ctrl1|state.shifting {} sdcard:inst7|spi:spi5|control:ctrl1|sclk {} sdcard:inst7|spi:spi5|control:ctrl1|sclk~clkctrl {} sdcard:inst7|spi:spi5|counter:cnt1|count[2] {} } { 0.000ns 0.000ns 1.232ns 0.325ns 1.082ns 0.324ns 1.116ns 0.325ns 1.180ns 0.325ns 1.283ns 1.121ns 0.408ns 2.232ns 0.976ns } { 0.000ns 1.026ns 0.879ns 0.879ns 0.879ns 0.879ns 0.879ns 0.879ns 0.879ns 0.879ns 0.319ns 0.879ns 0.319ns 0.000ns 0.602ns } "" } } { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "9.601 ns" { clock_50mhz gen6mhz:inst1|count[2] sdcard:inst7|sd_clk sdcard:inst7|spi:spi5|control:ctrl1|sclk sdcard:inst7|spi:spi5|control:ctrl1|sclk~clkctrl sdcard:inst7|spi:spi5|counter:cnt1|count[2] } "NODE_NAME" } } { "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "9.601 ns" { clock_50mhz {} clock_50mhz~combout {} gen6mhz:inst1|count[2] {} sdcard:inst7|sd_clk {} sdcard:inst7|spi:spi5|control:ctrl1|sclk {} sdcard:inst7|spi:spi5|control:ctrl1|sclk~clkctrl {} sdcard:inst7|spi:spi5|counter:cnt1|count[2] {} } { 0.000ns 0.000ns 2.025ns 0.356ns 1.149ns 2.232ns 0.976ns } { 0.000ns 1.026ns 0.879ns 0.178ns 0.178ns 0.000ns 0.602ns } "" } } { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.454 ns" { sdcard:inst7|spi:spi5|counter:cnt1|count[2] sdcard:inst7|spi:spi5|counter:cnt1|count[2]~1 sdcard:inst7|spi:spi5|counter:cnt1|count[2] } "NODE_NAME" } } { "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "0.454 ns" { sdcard:inst7|spi:spi5|counter:cnt1|count[2] {} sdcard:inst7|spi:spi5|counter:cnt1|count[2]~1 {} sdcard:inst7|spi:spi5|counter:cnt1|count[2] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.358ns 0.096ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "sdcard:inst7\|spi:spi5\|control:ctrl1\|state.idle reset_button clock_50mhz 1.403 ns register " "Info: tsu for register \"sdcard:inst7\|spi:spi5\|control:ctrl1\|state.idle\" (data pin = \"reset_button\", clock pin = \"clock_50mhz\") is 1.403 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.628 ns + Longest pin register " "Info: + Longest pin to register delay is 7.628 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns reset_button 1 PIN PIN_R22 79 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_R22; Fanout = 79; PIN Node = 'reset_button'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { reset_button } "NODE_NAME" } } { "top_de1.bdf" "" { Schematic "/home/jtijhuis/epo3a5/chip/subsystems/SDCARD/GWTF/quartus_DE1/top_de1.bdf" { { 192 304 472 208 "reset_button" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.147 ns) + CELL(0.521 ns) 7.532 ns sdcard:inst7\|spi:spi5\|control:ctrl1\|state.idle~0 2 COMB LCCOMB_X35_Y17_N26 1 " "Info: 2: + IC(6.147 ns) + CELL(0.521 ns) = 7.532 ns; Loc. = LCCOMB_X35_Y17_N26; Fanout = 1; COMB Node = 'sdcard:inst7\|spi:spi5\|control:ctrl1\|state.idle~0'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "6.668 ns" { reset_button sdcard:inst7|spi:spi5|control:ctrl1|state.idle~0 } "NODE_NAME" } } { "../../../SPI/control.vhd" "" { Text "/home/jtijhuis/epo3a5/chip/subsystems/SPI/control.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 7.628 ns sdcard:inst7\|spi:spi5\|control:ctrl1\|state.idle 3 REG LCFF_X35_Y17_N27 3 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 7.628 ns; Loc. = LCFF_X35_Y17_N27; Fanout = 3; REG Node = 'sdcard:inst7\|spi:spi5\|control:ctrl1\|state.idle'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.096 ns" { sdcard:inst7|spi:spi5|control:ctrl1|state.idle~0 sdcard:inst7|spi:spi5|control:ctrl1|state.idle } "NODE_NAME" } } { "../../../SPI/control.vhd" "" { Text "/home/jtijhuis/epo3a5/chip/subsystems/SPI/control.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.481 ns ( 19.42 % ) " "Info: Total cell delay = 1.481 ns ( 19.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.147 ns ( 80.58 % ) " "Info: Total interconnect delay = 6.147 ns ( 80.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "7.628 ns" { reset_button sdcard:inst7|spi:spi5|control:ctrl1|state.idle~0 sdcard:inst7|spi:spi5|control:ctrl1|state.idle } "NODE_NAME" } } { "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "7.628 ns" { reset_button {} reset_button~combout {} sdcard:inst7|spi:spi5|control:ctrl1|state.idle~0 {} sdcard:inst7|spi:spi5|control:ctrl1|state.idle {} } { 0.000ns 0.000ns 6.147ns 0.000ns } { 0.000ns 0.864ns 0.521ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "../../../SPI/control.vhd" "" { Text "/home/jtijhuis/epo3a5/chip/subsystems/SPI/control.vhd" 19 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock_50mhz destination 6.187 ns - Shortest register " "Info: - Shortest clock path from clock \"clock_50mhz\" to destination register is 6.187 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clock_50mhz 1 CLK PIN_L1 3 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 3; CLK Node = 'clock_50mhz'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { clock_50mhz } "NODE_NAME" } } { "top_de1.bdf" "" { Schematic "/home/jtijhuis/epo3a5/chip/subsystems/SDCARD/GWTF/quartus_DE1/top_de1.bdf" { { -24 296 464 -8 "clock_50mhz" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.025 ns) + CELL(0.879 ns) 3.930 ns gen6mhz:inst1\|count\[2\] 2 REG LCFF_X32_Y19_N27 2 " "Info: 2: + IC(2.025 ns) + CELL(0.879 ns) = 3.930 ns; Loc. = LCFF_X32_Y19_N27; Fanout = 2; REG Node = 'gen6mhz:inst1\|count\[2\]'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.904 ns" { clock_50mhz gen6mhz:inst1|count[2] } "NODE_NAME" } } { "gen6mhz.vhd" "" { Text "/home/jtijhuis/epo3a5/chip/subsystems/SDCARD/GWTF/quartus_DE1/gen6mhz.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.356 ns) + CELL(0.178 ns) 4.464 ns sdcard:inst7\|sd_clk 3 COMB LCCOMB_X32_Y19_N24 4 " "Info: 3: + IC(0.356 ns) + CELL(0.178 ns) = 4.464 ns; Loc. = LCCOMB_X32_Y19_N24; Fanout = 4; COMB Node = 'sdcard:inst7\|sd_clk'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.534 ns" { gen6mhz:inst1|count[2] sdcard:inst7|sd_clk } "NODE_NAME" } } { "../../sdcard.vhd" "" { Text "/home/jtijhuis/epo3a5/chip/subsystems/SDCARD/sdcard.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.121 ns) + CELL(0.602 ns) 6.187 ns sdcard:inst7\|spi:spi5\|control:ctrl1\|state.idle 4 REG LCFF_X35_Y17_N27 3 " "Info: 4: + IC(1.121 ns) + CELL(0.602 ns) = 6.187 ns; Loc. = LCFF_X35_Y17_N27; Fanout = 3; REG Node = 'sdcard:inst7\|spi:spi5\|control:ctrl1\|state.idle'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.723 ns" { sdcard:inst7|sd_clk sdcard:inst7|spi:spi5|control:ctrl1|state.idle } "NODE_NAME" } } { "../../../SPI/control.vhd" "" { Text "/home/jtijhuis/epo3a5/chip/subsystems/SPI/control.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.685 ns ( 43.40 % ) " "Info: Total cell delay = 2.685 ns ( 43.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.502 ns ( 56.60 % ) " "Info: Total interconnect delay = 3.502 ns ( 56.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "6.187 ns" { clock_50mhz gen6mhz:inst1|count[2] sdcard:inst7|sd_clk sdcard:inst7|spi:spi5|control:ctrl1|state.idle } "NODE_NAME" } } { "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "6.187 ns" { clock_50mhz {} clock_50mhz~combout {} gen6mhz:inst1|count[2] {} sdcard:inst7|sd_clk {} sdcard:inst7|spi:spi5|control:ctrl1|state.idle {} } { 0.000ns 0.000ns 2.025ns 0.356ns 1.121ns } { 0.000ns 1.026ns 0.879ns 0.178ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "7.628 ns" { reset_button sdcard:inst7|spi:spi5|control:ctrl1|state.idle~0 sdcard:inst7|spi:spi5|control:ctrl1|state.idle } "NODE_NAME" } } { "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "7.628 ns" { reset_button {} reset_button~combout {} sdcard:inst7|spi:spi5|control:ctrl1|state.idle~0 {} sdcard:inst7|spi:spi5|control:ctrl1|state.idle {} } { 0.000ns 0.000ns 6.147ns 0.000ns } { 0.000ns 0.864ns 0.521ns 0.096ns } "" } } { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "6.187 ns" { clock_50mhz gen6mhz:inst1|count[2] sdcard:inst7|sd_clk sdcard:inst7|spi:spi5|control:ctrl1|state.idle } "NODE_NAME" } } { "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "6.187 ns" { clock_50mhz {} clock_50mhz~combout {} gen6mhz:inst1|count[2] {} sdcard:inst7|sd_clk {} sdcard:inst7|spi:spi5|control:ctrl1|state.idle {} } { 0.000ns 0.000ns 2.025ns 0.356ns 1.121ns } { 0.000ns 1.026ns 0.879ns 0.178ns 0.602ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock_50mhz slave_clk sdcard:inst7\|state.start_receive_response_cmd16 31.410 ns register " "Info: tco from clock \"clock_50mhz\" to destination pin \"slave_clk\" through register \"sdcard:inst7\|state.start_receive_response_cmd16\" is 31.410 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock_50mhz source 19.354 ns + Longest register " "Info: + Longest clock path from clock \"clock_50mhz\" to source register is 19.354 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clock_50mhz 1 CLK PIN_L1 3 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 3; CLK Node = 'clock_50mhz'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { clock_50mhz } "NODE_NAME" } } { "top_de1.bdf" "" { Schematic "/home/jtijhuis/epo3a5/chip/subsystems/SDCARD/GWTF/quartus_DE1/top_de1.bdf" { { -24 296 464 -8 "clock_50mhz" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.232 ns) + CELL(0.879 ns) 3.137 ns klokdeler:inst9\|dff_capabel:lbl1\|sig_q 2 REG LCFF_X19_Y10_N1 2 " "Info: 2: + IC(1.232 ns) + CELL(0.879 ns) = 3.137 ns; Loc. = LCFF_X19_Y10_N1; Fanout = 2; REG Node = 'klokdeler:inst9\|dff_capabel:lbl1\|sig_q'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.111 ns" { clock_50mhz klokdeler:inst9|dff_capabel:lbl1|sig_q } "NODE_NAME" } } { "../../dff_capabel.vhd" "" { Text "/home/jtijhuis/epo3a5/chip/subsystems/SDCARD/dff_capabel.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.325 ns) + CELL(0.879 ns) 4.341 ns klokdeler:inst9\|dff_capabel:lbl2\|sig_q 3 REG LCFF_X19_Y10_N3 2 " "Info: 3: + IC(0.325 ns) + CELL(0.879 ns) = 4.341 ns; Loc. = LCFF_X19_Y10_N3; Fanout = 2; REG Node = 'klokdeler:inst9\|dff_capabel:lbl2\|sig_q'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.204 ns" { klokdeler:inst9|dff_capabel:lbl1|sig_q klokdeler:inst9|dff_capabel:lbl2|sig_q } "NODE_NAME" } } { "../../dff_capabel.vhd" "" { Text "/home/jtijhuis/epo3a5/chip/subsystems/SDCARD/dff_capabel.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.082 ns) + CELL(0.879 ns) 6.302 ns klokdeler:inst9\|dff_capabel:lbl3\|sig_q 4 REG LCFF_X24_Y10_N5 2 " "Info: 4: + IC(1.082 ns) + CELL(0.879 ns) = 6.302 ns; Loc. = LCFF_X24_Y10_N5; Fanout = 2; REG Node = 'klokdeler:inst9\|dff_capabel:lbl3\|sig_q'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.961 ns" { klokdeler:inst9|dff_capabel:lbl2|sig_q klokdeler:inst9|dff_capabel:lbl3|sig_q } "NODE_NAME" } } { "../../dff_capabel.vhd" "" { Text "/home/jtijhuis/epo3a5/chip/subsystems/SDCARD/dff_capabel.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.324 ns) + CELL(0.879 ns) 7.505 ns klokdeler:inst9\|dff_capabel:lbl4\|sig_q 5 REG LCFF_X24_Y10_N1 2 " "Info: 5: + IC(0.324 ns) + CELL(0.879 ns) = 7.505 ns; Loc. = LCFF_X24_Y10_N1; Fanout = 2; REG Node = 'klokdeler:inst9\|dff_capabel:lbl4\|sig_q'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.203 ns" { klokdeler:inst9|dff_capabel:lbl3|sig_q klokdeler:inst9|dff_capabel:lbl4|sig_q } "NODE_NAME" } } { "../../dff_capabel.vhd" "" { Text "/home/jtijhuis/epo3a5/chip/subsystems/SDCARD/dff_capabel.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.116 ns) + CELL(0.879 ns) 9.500 ns klokdeler:inst9\|dff_capabel:lbl5\|sig_q 6 REG LCFF_X29_Y10_N1 2 " "Info: 6: + IC(1.116 ns) + CELL(0.879 ns) = 9.500 ns; Loc. = LCFF_X29_Y10_N1; Fanout = 2; REG Node = 'klokdeler:inst9\|dff_capabel:lbl5\|sig_q'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.995 ns" { klokdeler:inst9|dff_capabel:lbl4|sig_q klokdeler:inst9|dff_capabel:lbl5|sig_q } "NODE_NAME" } } { "../../dff_capabel.vhd" "" { Text "/home/jtijhuis/epo3a5/chip/subsystems/SDCARD/dff_capabel.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.325 ns) + CELL(0.879 ns) 10.704 ns klokdeler:inst9\|dff_capabel:lbl6\|sig_q 7 REG LCFF_X29_Y10_N19 2 " "Info: 7: + IC(0.325 ns) + CELL(0.879 ns) = 10.704 ns; Loc. = LCFF_X29_Y10_N19; Fanout = 2; REG Node = 'klokdeler:inst9\|dff_capabel:lbl6\|sig_q'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.204 ns" { klokdeler:inst9|dff_capabel:lbl5|sig_q klokdeler:inst9|dff_capabel:lbl6|sig_q } "NODE_NAME" } } { "../../dff_capabel.vhd" "" { Text "/home/jtijhuis/epo3a5/chip/subsystems/SDCARD/dff_capabel.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.180 ns) + CELL(0.879 ns) 12.763 ns klokdeler:inst9\|dff_capabel:lbl7\|sig_q 8 REG LCFF_X33_Y14_N1 2 " "Info: 8: + IC(1.180 ns) + CELL(0.879 ns) = 12.763 ns; Loc. = LCFF_X33_Y14_N1; Fanout = 2; REG Node = 'klokdeler:inst9\|dff_capabel:lbl7\|sig_q'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.059 ns" { klokdeler:inst9|dff_capabel:lbl6|sig_q klokdeler:inst9|dff_capabel:lbl7|sig_q } "NODE_NAME" } } { "../../dff_capabel.vhd" "" { Text "/home/jtijhuis/epo3a5/chip/subsystems/SDCARD/dff_capabel.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.325 ns) + CELL(0.879 ns) 13.967 ns klokdeler:inst9\|dff_capabel:lbl8\|sig_q 9 REG LCFF_X33_Y14_N13 2 " "Info: 9: + IC(0.325 ns) + CELL(0.879 ns) = 13.967 ns; Loc. = LCFF_X33_Y14_N13; Fanout = 2; REG Node = 'klokdeler:inst9\|dff_capabel:lbl8\|sig_q'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.204 ns" { klokdeler:inst9|dff_capabel:lbl7|sig_q klokdeler:inst9|dff_capabel:lbl8|sig_q } "NODE_NAME" } } { "../../dff_capabel.vhd" "" { Text "/home/jtijhuis/epo3a5/chip/subsystems/SDCARD/dff_capabel.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.283 ns) + CELL(0.319 ns) 15.569 ns sdcard:inst7\|sd_clk 10 COMB LCCOMB_X32_Y19_N24 4 " "Info: 10: + IC(1.283 ns) + CELL(0.319 ns) = 15.569 ns; Loc. = LCCOMB_X32_Y19_N24; Fanout = 4; COMB Node = 'sdcard:inst7\|sd_clk'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.602 ns" { klokdeler:inst9|dff_capabel:lbl8|sig_q sdcard:inst7|sd_clk } "NODE_NAME" } } { "../../sdcard.vhd" "" { Text "/home/jtijhuis/epo3a5/chip/subsystems/SDCARD/sdcard.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.196 ns) + CELL(0.000 ns) 17.765 ns sdcard:inst7\|sd_clk~clkctrl 11 COMB CLKCTRL_G4 68 " "Info: 11: + IC(2.196 ns) + CELL(0.000 ns) = 17.765 ns; Loc. = CLKCTRL_G4; Fanout = 68; COMB Node = 'sdcard:inst7\|sd_clk~clkctrl'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.196 ns" { sdcard:inst7|sd_clk sdcard:inst7|sd_clk~clkctrl } "NODE_NAME" } } { "../../sdcard.vhd" "" { Text "/home/jtijhuis/epo3a5/chip/subsystems/SDCARD/sdcard.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.987 ns) + CELL(0.602 ns) 19.354 ns sdcard:inst7\|state.start_receive_response_cmd16 12 REG LCFF_X36_Y16_N9 3 " "Info: 12: + IC(0.987 ns) + CELL(0.602 ns) = 19.354 ns; Loc. = LCFF_X36_Y16_N9; Fanout = 3; REG Node = 'sdcard:inst7\|state.start_receive_response_cmd16'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.589 ns" { sdcard:inst7|sd_clk~clkctrl sdcard:inst7|state.start_receive_response_cmd16 } "NODE_NAME" } } { "../../sdcard.vhd" "" { Text "/home/jtijhuis/epo3a5/chip/subsystems/SDCARD/sdcard.vhd" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.979 ns ( 46.39 % ) " "Info: Total cell delay = 8.979 ns ( 46.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.375 ns ( 53.61 % ) " "Info: Total interconnect delay = 10.375 ns ( 53.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "19.354 ns" { clock_50mhz klokdeler:inst9|dff_capabel:lbl1|sig_q klokdeler:inst9|dff_capabel:lbl2|sig_q klokdeler:inst9|dff_capabel:lbl3|sig_q klokdeler:inst9|dff_capabel:lbl4|sig_q klokdeler:inst9|dff_capabel:lbl5|sig_q klokdeler:inst9|dff_capabel:lbl6|sig_q klokdeler:inst9|dff_capabel:lbl7|sig_q klokdeler:inst9|dff_capabel:lbl8|sig_q sdcard:inst7|sd_clk sdcard:inst7|sd_clk~clkctrl sdcard:inst7|state.start_receive_response_cmd16 } "NODE_NAME" } } { "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "19.354 ns" { clock_50mhz {} clock_50mhz~combout {} klokdeler:inst9|dff_capabel:lbl1|sig_q {} klokdeler:inst9|dff_capabel:lbl2|sig_q {} klokdeler:inst9|dff_capabel:lbl3|sig_q {} klokdeler:inst9|dff_capabel:lbl4|sig_q {} klokdeler:inst9|dff_capabel:lbl5|sig_q {} klokdeler:inst9|dff_capabel:lbl6|sig_q {} klokdeler:inst9|dff_capabel:lbl7|sig_q {} klokdeler:inst9|dff_capabel:lbl8|sig_q {} sdcard:inst7|sd_clk {} sdcard:inst7|sd_clk~clkctrl {} sdcard:inst7|state.start_receive_response_cmd16 {} } { 0.000ns 0.000ns 1.232ns 0.325ns 1.082ns 0.324ns 1.116ns 0.325ns 1.180ns 0.325ns 1.283ns 2.196ns 0.987ns } { 0.000ns 1.026ns 0.879ns 0.879ns 0.879ns 0.879ns 0.879ns 0.879ns 0.879ns 0.879ns 0.319ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "../../sdcard.vhd" "" { Text "/home/jtijhuis/epo3a5/chip/subsystems/SDCARD/sdcard.vhd" 62 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.779 ns + Longest register pin " "Info: + Longest register to pin delay is 11.779 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sdcard:inst7\|state.start_receive_response_cmd16 1 REG LCFF_X36_Y16_N9 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X36_Y16_N9; Fanout = 3; REG Node = 'sdcard:inst7\|state.start_receive_response_cmd16'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { sdcard:inst7|state.start_receive_response_cmd16 } "NODE_NAME" } } { "../../sdcard.vhd" "" { Text "/home/jtijhuis/epo3a5/chip/subsystems/SDCARD/sdcard.vhd" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.620 ns) + CELL(0.455 ns) 2.075 ns sdcard:inst7\|WideOr47~2 2 COMB LCCOMB_X35_Y18_N10 1 " "Info: 2: + IC(1.620 ns) + CELL(0.455 ns) = 2.075 ns; Loc. = LCCOMB_X35_Y18_N10; Fanout = 1; COMB Node = 'sdcard:inst7\|WideOr47~2'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.075 ns" { sdcard:inst7|state.start_receive_response_cmd16 sdcard:inst7|WideOr47~2 } "NODE_NAME" } } { "../../sdcard.vhd" "" { Text "/home/jtijhuis/epo3a5/chip/subsystems/SDCARD/sdcard.vhd" 402 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.159 ns) + CELL(0.542 ns) 3.776 ns sdcard:inst7\|WideOr47~3 3 COMB LCCOMB_X32_Y19_N8 2 " "Info: 3: + IC(1.159 ns) + CELL(0.542 ns) = 3.776 ns; Loc. = LCCOMB_X32_Y19_N8; Fanout = 2; COMB Node = 'sdcard:inst7\|WideOr47~3'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.701 ns" { sdcard:inst7|WideOr47~2 sdcard:inst7|WideOr47~3 } "NODE_NAME" } } { "../../sdcard.vhd" "" { Text "/home/jtijhuis/epo3a5/chip/subsystems/SDCARD/sdcard.vhd" 402 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.322 ns) 4.403 ns sdcard:inst7\|WideOr47 4 COMB LCCOMB_X32_Y19_N0 1 " "Info: 4: + IC(0.305 ns) + CELL(0.322 ns) = 4.403 ns; Loc. = LCCOMB_X32_Y19_N0; Fanout = 1; COMB Node = 'sdcard:inst7\|WideOr47'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.627 ns" { sdcard:inst7|WideOr47~3 sdcard:inst7|WideOr47 } "NODE_NAME" } } { "../../sdcard.vhd" "" { Text "/home/jtijhuis/epo3a5/chip/subsystems/SDCARD/sdcard.vhd" 402 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.297 ns) + CELL(0.491 ns) 5.191 ns sdcard:inst7\|sd_clk 5 COMB LCCOMB_X32_Y19_N24 4 " "Info: 5: + IC(0.297 ns) + CELL(0.491 ns) = 5.191 ns; Loc. = LCCOMB_X32_Y19_N24; Fanout = 4; COMB Node = 'sdcard:inst7\|sd_clk'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.788 ns" { sdcard:inst7|WideOr47 sdcard:inst7|sd_clk } "NODE_NAME" } } { "../../sdcard.vhd" "" { Text "/home/jtijhuis/epo3a5/chip/subsystems/SDCARD/sdcard.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.149 ns) + CELL(0.178 ns) 6.518 ns sdcard:inst7\|spi:spi5\|control:ctrl1\|sclk 6 COMB LCCOMB_X35_Y17_N6 3 " "Info: 6: + IC(1.149 ns) + CELL(0.178 ns) = 6.518 ns; Loc. = LCCOMB_X35_Y17_N6; Fanout = 3; COMB Node = 'sdcard:inst7\|spi:spi5\|control:ctrl1\|sclk'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.327 ns" { sdcard:inst7|sd_clk sdcard:inst7|spi:spi5|control:ctrl1|sclk } "NODE_NAME" } } { "../../../SPI/control.vhd" "" { Text "/home/jtijhuis/epo3a5/chip/subsystems/SPI/control.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.421 ns) + CELL(2.840 ns) 11.779 ns slave_clk 7 PIN PIN_V20 0 " "Info: 7: + IC(2.421 ns) + CELL(2.840 ns) = 11.779 ns; Loc. = PIN_V20; Fanout = 0; PIN Node = 'slave_clk'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "5.261 ns" { sdcard:inst7|spi:spi5|control:ctrl1|sclk slave_clk } "NODE_NAME" } } { "top_de1.bdf" "" { Schematic "/home/jtijhuis/epo3a5/chip/subsystems/SDCARD/GWTF/quartus_DE1/top_de1.bdf" { { 176 1320 1496 192 "slave_clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.828 ns ( 40.99 % ) " "Info: Total cell delay = 4.828 ns ( 40.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.951 ns ( 59.01 % ) " "Info: Total interconnect delay = 6.951 ns ( 59.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "11.779 ns" { sdcard:inst7|state.start_receive_response_cmd16 sdcard:inst7|WideOr47~2 sdcard:inst7|WideOr47~3 sdcard:inst7|WideOr47 sdcard:inst7|sd_clk sdcard:inst7|spi:spi5|control:ctrl1|sclk slave_clk } "NODE_NAME" } } { "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "11.779 ns" { sdcard:inst7|state.start_receive_response_cmd16 {} sdcard:inst7|WideOr47~2 {} sdcard:inst7|WideOr47~3 {} sdcard:inst7|WideOr47 {} sdcard:inst7|sd_clk {} sdcard:inst7|spi:spi5|control:ctrl1|sclk {} slave_clk {} } { 0.000ns 1.620ns 1.159ns 0.305ns 0.297ns 1.149ns 2.421ns } { 0.000ns 0.455ns 0.542ns 0.322ns 0.491ns 0.178ns 2.840ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "19.354 ns" { clock_50mhz klokdeler:inst9|dff_capabel:lbl1|sig_q klokdeler:inst9|dff_capabel:lbl2|sig_q klokdeler:inst9|dff_capabel:lbl3|sig_q klokdeler:inst9|dff_capabel:lbl4|sig_q klokdeler:inst9|dff_capabel:lbl5|sig_q klokdeler:inst9|dff_capabel:lbl6|sig_q klokdeler:inst9|dff_capabel:lbl7|sig_q klokdeler:inst9|dff_capabel:lbl8|sig_q sdcard:inst7|sd_clk sdcard:inst7|sd_clk~clkctrl sdcard:inst7|state.start_receive_response_cmd16 } "NODE_NAME" } } { "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "19.354 ns" { clock_50mhz {} clock_50mhz~combout {} klokdeler:inst9|dff_capabel:lbl1|sig_q {} klokdeler:inst9|dff_capabel:lbl2|sig_q {} klokdeler:inst9|dff_capabel:lbl3|sig_q {} klokdeler:inst9|dff_capabel:lbl4|sig_q {} klokdeler:inst9|dff_capabel:lbl5|sig_q {} klokdeler:inst9|dff_capabel:lbl6|sig_q {} klokdeler:inst9|dff_capabel:lbl7|sig_q {} klokdeler:inst9|dff_capabel:lbl8|sig_q {} sdcard:inst7|sd_clk {} sdcard:inst7|sd_clk~clkctrl {} sdcard:inst7|state.start_receive_response_cmd16 {} } { 0.000ns 0.000ns 1.232ns 0.325ns 1.082ns 0.324ns 1.116ns 0.325ns 1.180ns 0.325ns 1.283ns 2.196ns 0.987ns } { 0.000ns 1.026ns 0.879ns 0.879ns 0.879ns 0.879ns 0.879ns 0.879ns 0.879ns 0.879ns 0.319ns 0.000ns 0.602ns } "" } } { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "11.779 ns" { sdcard:inst7|state.start_receive_response_cmd16 sdcard:inst7|WideOr47~2 sdcard:inst7|WideOr47~3 sdcard:inst7|WideOr47 sdcard:inst7|sd_clk sdcard:inst7|spi:spi5|control:ctrl1|sclk slave_clk } "NODE_NAME" } } { "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "11.779 ns" { sdcard:inst7|state.start_receive_response_cmd16 {} sdcard:inst7|WideOr47~2 {} sdcard:inst7|WideOr47~3 {} sdcard:inst7|WideOr47 {} sdcard:inst7|sd_clk {} sdcard:inst7|spi:spi5|control:ctrl1|sclk {} slave_clk {} } { 0.000ns 1.620ns 1.159ns 0.305ns 0.297ns 1.149ns 2.421ns } { 0.000ns 0.455ns 0.542ns 0.322ns 0.491ns 0.178ns 2.840ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "miso_in test_out 10.654 ns Longest " "Info: Longest tpd from source pin \"miso_in\" to destination pin \"test_out\" is 10.654 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns miso_in 1 PIN PIN_W20 2 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_W20; Fanout = 2; PIN Node = 'miso_in'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { miso_in } "NODE_NAME" } } { "top_de1.bdf" "" { Schematic "/home/jtijhuis/epo3a5/chip/subsystems/SDCARD/GWTF/quartus_DE1/top_de1.bdf" { { 304 392 560 320 "miso_in" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.784 ns) + CELL(3.006 ns) 10.654 ns test_out 2 PIN PIN_A13 0 " "Info: 2: + IC(6.784 ns) + CELL(3.006 ns) = 10.654 ns; Loc. = PIN_A13; Fanout = 0; PIN Node = 'test_out'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "9.790 ns" { miso_in test_out } "NODE_NAME" } } { "top_de1.bdf" "" { Schematic "/home/jtijhuis/epo3a5/chip/subsystems/SDCARD/GWTF/quartus_DE1/top_de1.bdf" { { 328 968 1144 344 "test_out" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.870 ns ( 36.32 % ) " "Info: Total cell delay = 3.870 ns ( 36.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.784 ns ( 63.68 % ) " "Info: Total interconnect delay = 6.784 ns ( 63.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "10.654 ns" { miso_in test_out } "NODE_NAME" } } { "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "10.654 ns" { miso_in {} miso_in~combout {} test_out {} } { 0.000ns 0.000ns 6.784ns } { 0.000ns 0.864ns 3.006ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "sdcard:inst7\|address_buf\[1\] switch\[1\] clock_50mhz 17.203 ns register " "Info: th for register \"sdcard:inst7\|address_buf\[1\]\" (data pin = \"switch\[1\]\", clock pin = \"clock_50mhz\") is 17.203 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock_50mhz destination 19.359 ns + Longest register " "Info: + Longest clock path from clock \"clock_50mhz\" to destination register is 19.359 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clock_50mhz 1 CLK PIN_L1 3 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 3; CLK Node = 'clock_50mhz'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { clock_50mhz } "NODE_NAME" } } { "top_de1.bdf" "" { Schematic "/home/jtijhuis/epo3a5/chip/subsystems/SDCARD/GWTF/quartus_DE1/top_de1.bdf" { { -24 296 464 -8 "clock_50mhz" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.232 ns) + CELL(0.879 ns) 3.137 ns klokdeler:inst9\|dff_capabel:lbl1\|sig_q 2 REG LCFF_X19_Y10_N1 2 " "Info: 2: + IC(1.232 ns) + CELL(0.879 ns) = 3.137 ns; Loc. = LCFF_X19_Y10_N1; Fanout = 2; REG Node = 'klokdeler:inst9\|dff_capabel:lbl1\|sig_q'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.111 ns" { clock_50mhz klokdeler:inst9|dff_capabel:lbl1|sig_q } "NODE_NAME" } } { "../../dff_capabel.vhd" "" { Text "/home/jtijhuis/epo3a5/chip/subsystems/SDCARD/dff_capabel.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.325 ns) + CELL(0.879 ns) 4.341 ns klokdeler:inst9\|dff_capabel:lbl2\|sig_q 3 REG LCFF_X19_Y10_N3 2 " "Info: 3: + IC(0.325 ns) + CELL(0.879 ns) = 4.341 ns; Loc. = LCFF_X19_Y10_N3; Fanout = 2; REG Node = 'klokdeler:inst9\|dff_capabel:lbl2\|sig_q'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.204 ns" { klokdeler:inst9|dff_capabel:lbl1|sig_q klokdeler:inst9|dff_capabel:lbl2|sig_q } "NODE_NAME" } } { "../../dff_capabel.vhd" "" { Text "/home/jtijhuis/epo3a5/chip/subsystems/SDCARD/dff_capabel.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.082 ns) + CELL(0.879 ns) 6.302 ns klokdeler:inst9\|dff_capabel:lbl3\|sig_q 4 REG LCFF_X24_Y10_N5 2 " "Info: 4: + IC(1.082 ns) + CELL(0.879 ns) = 6.302 ns; Loc. = LCFF_X24_Y10_N5; Fanout = 2; REG Node = 'klokdeler:inst9\|dff_capabel:lbl3\|sig_q'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.961 ns" { klokdeler:inst9|dff_capabel:lbl2|sig_q klokdeler:inst9|dff_capabel:lbl3|sig_q } "NODE_NAME" } } { "../../dff_capabel.vhd" "" { Text "/home/jtijhuis/epo3a5/chip/subsystems/SDCARD/dff_capabel.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.324 ns) + CELL(0.879 ns) 7.505 ns klokdeler:inst9\|dff_capabel:lbl4\|sig_q 5 REG LCFF_X24_Y10_N1 2 " "Info: 5: + IC(0.324 ns) + CELL(0.879 ns) = 7.505 ns; Loc. = LCFF_X24_Y10_N1; Fanout = 2; REG Node = 'klokdeler:inst9\|dff_capabel:lbl4\|sig_q'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.203 ns" { klokdeler:inst9|dff_capabel:lbl3|sig_q klokdeler:inst9|dff_capabel:lbl4|sig_q } "NODE_NAME" } } { "../../dff_capabel.vhd" "" { Text "/home/jtijhuis/epo3a5/chip/subsystems/SDCARD/dff_capabel.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.116 ns) + CELL(0.879 ns) 9.500 ns klokdeler:inst9\|dff_capabel:lbl5\|sig_q 6 REG LCFF_X29_Y10_N1 2 " "Info: 6: + IC(1.116 ns) + CELL(0.879 ns) = 9.500 ns; Loc. = LCFF_X29_Y10_N1; Fanout = 2; REG Node = 'klokdeler:inst9\|dff_capabel:lbl5\|sig_q'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.995 ns" { klokdeler:inst9|dff_capabel:lbl4|sig_q klokdeler:inst9|dff_capabel:lbl5|sig_q } "NODE_NAME" } } { "../../dff_capabel.vhd" "" { Text "/home/jtijhuis/epo3a5/chip/subsystems/SDCARD/dff_capabel.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.325 ns) + CELL(0.879 ns) 10.704 ns klokdeler:inst9\|dff_capabel:lbl6\|sig_q 7 REG LCFF_X29_Y10_N19 2 " "Info: 7: + IC(0.325 ns) + CELL(0.879 ns) = 10.704 ns; Loc. = LCFF_X29_Y10_N19; Fanout = 2; REG Node = 'klokdeler:inst9\|dff_capabel:lbl6\|sig_q'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.204 ns" { klokdeler:inst9|dff_capabel:lbl5|sig_q klokdeler:inst9|dff_capabel:lbl6|sig_q } "NODE_NAME" } } { "../../dff_capabel.vhd" "" { Text "/home/jtijhuis/epo3a5/chip/subsystems/SDCARD/dff_capabel.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.180 ns) + CELL(0.879 ns) 12.763 ns klokdeler:inst9\|dff_capabel:lbl7\|sig_q 8 REG LCFF_X33_Y14_N1 2 " "Info: 8: + IC(1.180 ns) + CELL(0.879 ns) = 12.763 ns; Loc. = LCFF_X33_Y14_N1; Fanout = 2; REG Node = 'klokdeler:inst9\|dff_capabel:lbl7\|sig_q'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.059 ns" { klokdeler:inst9|dff_capabel:lbl6|sig_q klokdeler:inst9|dff_capabel:lbl7|sig_q } "NODE_NAME" } } { "../../dff_capabel.vhd" "" { Text "/home/jtijhuis/epo3a5/chip/subsystems/SDCARD/dff_capabel.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.325 ns) + CELL(0.879 ns) 13.967 ns klokdeler:inst9\|dff_capabel:lbl8\|sig_q 9 REG LCFF_X33_Y14_N13 2 " "Info: 9: + IC(0.325 ns) + CELL(0.879 ns) = 13.967 ns; Loc. = LCFF_X33_Y14_N13; Fanout = 2; REG Node = 'klokdeler:inst9\|dff_capabel:lbl8\|sig_q'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.204 ns" { klokdeler:inst9|dff_capabel:lbl7|sig_q klokdeler:inst9|dff_capabel:lbl8|sig_q } "NODE_NAME" } } { "../../dff_capabel.vhd" "" { Text "/home/jtijhuis/epo3a5/chip/subsystems/SDCARD/dff_capabel.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.283 ns) + CELL(0.319 ns) 15.569 ns sdcard:inst7\|sd_clk 10 COMB LCCOMB_X32_Y19_N24 4 " "Info: 10: + IC(1.283 ns) + CELL(0.319 ns) = 15.569 ns; Loc. = LCCOMB_X32_Y19_N24; Fanout = 4; COMB Node = 'sdcard:inst7\|sd_clk'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.602 ns" { klokdeler:inst9|dff_capabel:lbl8|sig_q sdcard:inst7|sd_clk } "NODE_NAME" } } { "../../sdcard.vhd" "" { Text "/home/jtijhuis/epo3a5/chip/subsystems/SDCARD/sdcard.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.196 ns) + CELL(0.000 ns) 17.765 ns sdcard:inst7\|sd_clk~clkctrl 11 COMB CLKCTRL_G4 68 " "Info: 11: + IC(2.196 ns) + CELL(0.000 ns) = 17.765 ns; Loc. = CLKCTRL_G4; Fanout = 68; COMB Node = 'sdcard:inst7\|sd_clk~clkctrl'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.196 ns" { sdcard:inst7|sd_clk sdcard:inst7|sd_clk~clkctrl } "NODE_NAME" } } { "../../sdcard.vhd" "" { Text "/home/jtijhuis/epo3a5/chip/subsystems/SDCARD/sdcard.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.992 ns) + CELL(0.602 ns) 19.359 ns sdcard:inst7\|address_buf\[1\] 12 REG LCFF_X36_Y14_N7 1 " "Info: 12: + IC(0.992 ns) + CELL(0.602 ns) = 19.359 ns; Loc. = LCFF_X36_Y14_N7; Fanout = 1; REG Node = 'sdcard:inst7\|address_buf\[1\]'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.594 ns" { sdcard:inst7|sd_clk~clkctrl sdcard:inst7|address_buf[1] } "NODE_NAME" } } { "../../sdcard.vhd" "" { Text "/home/jtijhuis/epo3a5/chip/subsystems/SDCARD/sdcard.vhd" 166 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.979 ns ( 46.38 % ) " "Info: Total cell delay = 8.979 ns ( 46.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.380 ns ( 53.62 % ) " "Info: Total interconnect delay = 10.380 ns ( 53.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "19.359 ns" { clock_50mhz klokdeler:inst9|dff_capabel:lbl1|sig_q klokdeler:inst9|dff_capabel:lbl2|sig_q klokdeler:inst9|dff_capabel:lbl3|sig_q klokdeler:inst9|dff_capabel:lbl4|sig_q klokdeler:inst9|dff_capabel:lbl5|sig_q klokdeler:inst9|dff_capabel:lbl6|sig_q klokdeler:inst9|dff_capabel:lbl7|sig_q klokdeler:inst9|dff_capabel:lbl8|sig_q sdcard:inst7|sd_clk sdcard:inst7|sd_clk~clkctrl sdcard:inst7|address_buf[1] } "NODE_NAME" } } { "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "19.359 ns" { clock_50mhz {} clock_50mhz~combout {} klokdeler:inst9|dff_capabel:lbl1|sig_q {} klokdeler:inst9|dff_capabel:lbl2|sig_q {} klokdeler:inst9|dff_capabel:lbl3|sig_q {} klokdeler:inst9|dff_capabel:lbl4|sig_q {} klokdeler:inst9|dff_capabel:lbl5|sig_q {} klokdeler:inst9|dff_capabel:lbl6|sig_q {} klokdeler:inst9|dff_capabel:lbl7|sig_q {} klokdeler:inst9|dff_capabel:lbl8|sig_q {} sdcard:inst7|sd_clk {} sdcard:inst7|sd_clk~clkctrl {} sdcard:inst7|address_buf[1] {} } { 0.000ns 0.000ns 1.232ns 0.325ns 1.082ns 0.324ns 1.116ns 0.325ns 1.180ns 0.325ns 1.283ns 2.196ns 0.992ns } { 0.000ns 1.026ns 0.879ns 0.879ns 0.879ns 0.879ns 0.879ns 0.879ns 0.879ns 0.879ns 0.319ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "../../sdcard.vhd" "" { Text "/home/jtijhuis/epo3a5/chip/subsystems/SDCARD/sdcard.vhd" 166 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.442 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.442 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns switch\[1\] 1 PIN PIN_L21 3 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L21; Fanout = 3; PIN Node = 'switch\[1\]'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { switch[1] } "NODE_NAME" } } { "top_de1.bdf" "" { Schematic "/home/jtijhuis/epo3a5/chip/subsystems/SDCARD/GWTF/quartus_DE1/top_de1.bdf" { { 232 304 472 248 "switch" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.142 ns) + CELL(0.178 ns) 2.346 ns sdcard:inst7\|address_buf\[1\]~feeder 2 COMB LCCOMB_X36_Y14_N6 1 " "Info: 2: + IC(1.142 ns) + CELL(0.178 ns) = 2.346 ns; Loc. = LCCOMB_X36_Y14_N6; Fanout = 1; COMB Node = 'sdcard:inst7\|address_buf\[1\]~feeder'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.320 ns" { switch[1] sdcard:inst7|address_buf[1]~feeder } "NODE_NAME" } } { "../../sdcard.vhd" "" { Text "/home/jtijhuis/epo3a5/chip/subsystems/SDCARD/sdcard.vhd" 166 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 2.442 ns sdcard:inst7\|address_buf\[1\] 3 REG LCFF_X36_Y14_N7 1 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 2.442 ns; Loc. = LCFF_X36_Y14_N7; Fanout = 1; REG Node = 'sdcard:inst7\|address_buf\[1\]'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.096 ns" { sdcard:inst7|address_buf[1]~feeder sdcard:inst7|address_buf[1] } "NODE_NAME" } } { "../../sdcard.vhd" "" { Text "/home/jtijhuis/epo3a5/chip/subsystems/SDCARD/sdcard.vhd" 166 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.300 ns ( 53.24 % ) " "Info: Total cell delay = 1.300 ns ( 53.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.142 ns ( 46.76 % ) " "Info: Total interconnect delay = 1.142 ns ( 46.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.442 ns" { switch[1] sdcard:inst7|address_buf[1]~feeder sdcard:inst7|address_buf[1] } "NODE_NAME" } } { "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "2.442 ns" { switch[1] {} switch[1]~combout {} sdcard:inst7|address_buf[1]~feeder {} sdcard:inst7|address_buf[1] {} } { 0.000ns 0.000ns 1.142ns 0.000ns } { 0.000ns 1.026ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "19.359 ns" { clock_50mhz klokdeler:inst9|dff_capabel:lbl1|sig_q klokdeler:inst9|dff_capabel:lbl2|sig_q klokdeler:inst9|dff_capabel:lbl3|sig_q klokdeler:inst9|dff_capabel:lbl4|sig_q klokdeler:inst9|dff_capabel:lbl5|sig_q klokdeler:inst9|dff_capabel:lbl6|sig_q klokdeler:inst9|dff_capabel:lbl7|sig_q klokdeler:inst9|dff_capabel:lbl8|sig_q sdcard:inst7|sd_clk sdcard:inst7|sd_clk~clkctrl sdcard:inst7|address_buf[1] } "NODE_NAME" } } { "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "19.359 ns" { clock_50mhz {} clock_50mhz~combout {} klokdeler:inst9|dff_capabel:lbl1|sig_q {} klokdeler:inst9|dff_capabel:lbl2|sig_q {} klokdeler:inst9|dff_capabel:lbl3|sig_q {} klokdeler:inst9|dff_capabel:lbl4|sig_q {} klokdeler:inst9|dff_capabel:lbl5|sig_q {} klokdeler:inst9|dff_capabel:lbl6|sig_q {} klokdeler:inst9|dff_capabel:lbl7|sig_q {} klokdeler:inst9|dff_capabel:lbl8|sig_q {} sdcard:inst7|sd_clk {} sdcard:inst7|sd_clk~clkctrl {} sdcard:inst7|address_buf[1] {} } { 0.000ns 0.000ns 1.232ns 0.325ns 1.082ns 0.324ns 1.116ns 0.325ns 1.180ns 0.325ns 1.283ns 2.196ns 0.992ns } { 0.000ns 1.026ns 0.879ns 0.879ns 0.879ns 0.879ns 0.879ns 0.879ns 0.879ns 0.879ns 0.319ns 0.000ns 0.602ns } "" } } { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.442 ns" { switch[1] sdcard:inst7|address_buf[1]~feeder sdcard:inst7|address_buf[1] } "NODE_NAME" } } { "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "2.442 ns" { switch[1] {} switch[1]~combout {} sdcard:inst7|address_buf[1]~feeder {} sdcard:inst7|address_buf[1] {} } { 0.000ns 0.000ns 1.142ns 0.000ns } { 0.000ns 1.026ns 0.178ns 0.096ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 4 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "191 " "Info: Peak virtual memory: 191 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan  8 12:25:35 2015 " "Info: Processing ended: Thu Jan  8 12:25:35 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Info: Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
