#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sat Jan 22 10:26:42 2022
# Process ID: 17992
# Current directory: C:/Users/Raymond_Meng/Documents/xlinx_FPGA/vivado_projects/ram_pp
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8756 C:\Users\Raymond_Meng\Documents\xlinx_FPGA\vivado_projects\ram_pp\ram_pp.xpr
# Log file: C:/Users/Raymond_Meng/Documents/xlinx_FPGA/vivado_projects/ram_pp/vivado.log
# Journal file: C:/Users/Raymond_Meng/Documents/xlinx_FPGA/vivado_projects/ram_pp\vivado.jou
#-----------------------------------------------------------start_gui
oopen_project C:/Users/Raymond_Meng/Documents/xlinx_FPGA/vivado_projects/ram_pp/ram_pp.xprSScanning sources...Finished scanning sources
IINFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specifiedIINFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Data_Disk/Xilinx/Vivado/2018.3/data/ip'.oopen_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 718.551 ; gain = 77.289uexit
INFO: [Common 17-206] Exiting Vivafile mkdir C:/Users/Raymond_Meng/Documents/xlinx_FPGA/vivado_projects/ram_pp/ram_pp.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/Raymond_Meng/Documents/xlinx_FPGA/vivado_projects/ram_pp/ram_pp.srcs/sim_1/new/tb_ram_pp.v w ]
add_files -fileset sim_1 C:/Users/Raymond_Meng/Documents/xlinx_FPGA/vivado_projects/ram_pp/ram_pp.srcs/sim_1/new/tb_ram_pp.v
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
set_property target_simulator ModelSim [current_project]
launch_runs synth_1 -jobs 4
[Sat Jan 22 11:52:34 2022] Launched synth_1...
Run output will be captured here: C:/Users/Raymond_Meng/Documents/xlinx_FPGA/vivado_projects/ram_pp/ram_pp.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Sat Jan 22 11:57:56 2022] Launched synth_1...
Run output will be captured here: C:/Users/Raymond_Meng/Documents/xlinx_FPGA/vivado_projects/ram_pp/ram_pp.runs/synth_1/runme.log
launch_simulation -install_path C:/modeltech64_10.7/win64
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'ModelSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Raymond_Meng/Documents/xlinx_FPGA/vivado_projects/ram_pp/ram_pp.sim/sim_1/behav/modelsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-50] Using simulator executables from 'C:/modeltech64_10.7/win64/vsim.exe'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'C:/Data_Disk/Xilinx/xilib/modelsim.ini' copied to run dir:'C:/Users/Raymond_Meng/Documents/xlinx_FPGA/vivado_projects/ram_pp/ram_pp.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_ram_pp' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Raymond_Meng/Documents/xlinx_FPGA/vivado_projects/ram_pp/ram_pp.sim/sim_1/behav/modelsim'
Reading C:/modeltech64_10.7/tcl/vsim/pref.tcl

# 10.7

# do {tb_ram_pp_compile.do}
# Model Technology ModelSim SE-64 vmap 10.7 Lib Mapping Utility 2017.12 Dec  7 2017
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 12:04:07 on Jan 22,2022
# vlog -64 -incr -work xil_defaultlib ../../../../ram_pp.srcs/sources_1/ip/ram_wr256_8_rd256_8/sim/ram_wr256_8_rd256_8.v ../../../../ram_pp.srcs/sources_1/new/ram_pp.v ../../../../ram_pp.srcs/sim_1/new/tb_ram_pp.v 
# -- Compiling module ram_wr256_8_rd256_8
# -- Compiling module ram_pp
# -- Compiling module tb_ram_pp
# 
# Top level modules:
# 	tb_ram_pp
# End time: 12:04:07 on Jan 22,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 12:04:07 on Jan 22,2022
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 12:04:07 on Jan 22,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '2' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'C:/Users/Raymond_Meng/Documents/xlinx_FPGA/vivado_projects/ram_pp/ram_pp.sim/sim_1/behav/modelsim'
Program launched (PID=14356)
launch_simulation -install_path C:/modeltech64_10.7/win64
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'ModelSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Raymond_Meng/Documents/xlinx_FPGA/vivado_projects/ram_pp/ram_pp.sim/sim_1/behav/modelsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-50] Using simulator executables from 'C:/modeltech64_10.7/win64/vsim.exe'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'C:/Data_Disk/Xilinx/xilib/modelsim.ini' copied to run dir:'C:/Users/Raymond_Meng/Documents/xlinx_FPGA/vivado_projects/ram_pp/ram_pp.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_ram_pp' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Raymond_Meng/Documents/xlinx_FPGA/vivado_projects/ram_pp/ram_pp.sim/sim_1/behav/modelsim'
Reading C:/modeltech64_10.7/tcl/vsim/pref.tcl

# 10.7

# do {tb_ram_pp_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 10.7 Lib Mapping Utility 2017.12 Dec  7 2017
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 16:53:24 on Jan 22,2022
# vlog -64 -incr -work xil_defaultlib ../../../../ram_pp.srcs/sources_1/ip/ram_wr256_8_rd256_8/sim/ram_wr256_8_rd256_8.v ../../../../ram_pp.srcs/sources_1/new/ram_pp.v ../../../../ram_pp.srcs/sim_1/new/tb_ram_pp.v 
# -- Skipping module ram_wr256_8_rd256_8
# -- Skipping module ram_pp
# -- Compiling module tb_ram_pp
# 
# Top level modules:
# 	tb_ram_pp
# End time: 16:53:24 on Jan 22,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 16:53:24 on Jan 22,2022
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 16:53:24 on Jan 22,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '2' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'C:/Users/Raymond_Meng/Documents/xlinx_FPGA/vivado_projects/ram_pp/ram_pp.sim/sim_1/behav/modelsim'
Program launched (PID=25644)
launch_simulation -install_path C:/modeltech64_10.7/win64
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'ModelSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Raymond_Meng/Documents/xlinx_FPGA/vivado_projects/ram_pp/ram_pp.sim/sim_1/behav/modelsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-50] Using simulator executables from 'C:/modeltech64_10.7/win64/vsim.exe'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'C:/Data_Disk/Xilinx/xilib/modelsim.ini' copied to run dir:'C:/Users/Raymond_Meng/Documents/xlinx_FPGA/vivado_projects/ram_pp/ram_pp.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_ram_pp' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Raymond_Meng/Documents/xlinx_FPGA/vivado_projects/ram_pp/ram_pp.sim/sim_1/behav/modelsim'
Reading C:/modeltech64_10.7/tcl/vsim/pref.tcl

# 10.7

# do {tb_ram_pp_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 10.7 Lib Mapping Utility 2017.12 Dec  7 2017
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 16:54:10 on Jan 22,2022
# vlog -64 -incr -work xil_defaultlib ../../../../ram_pp.srcs/sources_1/ip/ram_wr256_8_rd256_8/sim/ram_wr256_8_rd256_8.v ../../../../ram_pp.srcs/sources_1/new/ram_pp.v ../../../../ram_pp.srcs/sim_1/new/tb_ram_pp.v 
# -- Skipping module ram_wr256_8_rd256_8
# -- Skipping module ram_pp
# -- Skipping module tb_ram_pp
# 
# Top level modules:
# 	tb_ram_pp
# End time: 16:54:10 on Jan 22,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 16:54:10 on Jan 22,2022
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 16:54:10 on Jan 22,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '2' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'C:/Users/Raymond_Meng/Documents/xlinx_FPGA/vivado_projects/ram_pp/ram_pp.sim/sim_1/behav/modelsim'
Program launched (PID=14196)
launch_simulation -install_path C:/modeltech64_10.7/win64
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'ModelSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Raymond_Meng/Documents/xlinx_FPGA/vivado_projects/ram_pp/ram_pp.sim/sim_1/behav/modelsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-50] Using simulator executables from 'C:/modeltech64_10.7/win64/vsim.exe'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'C:/Data_Disk/Xilinx/xilib/modelsim.ini' copied to run dir:'C:/Users/Raymond_Meng/Documents/xlinx_FPGA/vivado_projects/ram_pp/ram_pp.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_ram_pp' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Raymond_Meng/Documents/xlinx_FPGA/vivado_projects/ram_pp/ram_pp.sim/sim_1/behav/modelsim'
Reading C:/modeltech64_10.7/tcl/vsim/pref.tcl

# 10.7

# do {tb_ram_pp_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 10.7 Lib Mapping Utility 2017.12 Dec  7 2017
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 16:55:32 on Jan 22,2022
# vlog -64 -incr -work xil_defaultlib ../../../../ram_pp.srcs/sources_1/ip/ram_wr256_8_rd256_8/sim/ram_wr256_8_rd256_8.v ../../../../ram_pp.srcs/sources_1/new/ram_pp.v ../../../../ram_pp.srcs/sim_1/new/tb_ram_pp.v 
# -- Skipping module ram_wr256_8_rd256_8
# -- Skipping module ram_pp
# -- Compiling module tb_ram_pp
# 
# Top level modules:
# 	tb_ram_pp
# End time: 16:55:32 on Jan 22,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 16:55:32 on Jan 22,2022
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 16:55:32 on Jan 22,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '1' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'C:/Users/Raymond_Meng/Documents/xlinx_FPGA/vivado_projects/ram_pp/ram_pp.sim/sim_1/behav/modelsim'
Program launched (PID=26136)
launch_simulation -install_path C:/modeltech64_10.7/win64
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'ModelSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Raymond_Meng/Documents/xlinx_FPGA/vivado_projects/ram_pp/ram_pp.sim/sim_1/behav/modelsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-50] Using simulator executables from 'C:/modeltech64_10.7/win64/vsim.exe'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'C:/Data_Disk/Xilinx/xilib/modelsim.ini' copied to run dir:'C:/Users/Raymond_Meng/Documents/xlinx_FPGA/vivado_projects/ram_pp/ram_pp.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_ram_pp' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Raymond_Meng/Documents/xlinx_FPGA/vivado_projects/ram_pp/ram_pp.sim/sim_1/behav/modelsim'
Reading C:/modeltech64_10.7/tcl/vsim/pref.tcl

# 10.7

# do {tb_ram_pp_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 10.7 Lib Mapping Utility 2017.12 Dec  7 2017
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 11:04:31 on Jan 23,2022
# vlog -64 -incr -work xil_defaultlib ../../../../ram_pp.srcs/sources_1/ip/ram_wr256_8_rd256_8/sim/ram_wr256_8_rd256_8.v ../../../../ram_pp.srcs/sources_1/new/ram_pp.v ../../../../ram_pp.srcs/sim_1/new/tb_ram_pp.v 
# -- Skipping module ram_wr256_8_rd256_8
# -- Compiling module ram_pp
# -- Skipping module tb_ram_pp
# 
# Top level modules:
# 	tb_ram_pp
# End time: 11:04:31 on Jan 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 11:04:31 on Jan 23,2022
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 11:04:32 on Jan 23,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '2' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'C:/Users/Raymond_Meng/Documents/xlinx_FPGA/vivado_projects/ram_pp/ram_pp.sim/sim_1/behav/modelsim'
Program launched (PID=31988)
launch_simulation -install_path C:/modeltech64_10.7/win64
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'ModelSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Raymond_Meng/Documents/xlinx_FPGA/vivado_projects/ram_pp/ram_pp.sim/sim_1/behav/modelsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-50] Using simulator executables from 'C:/modeltech64_10.7/win64/vsim.exe'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'C:/Data_Disk/Xilinx/xilib/modelsim.ini' copied to run dir:'C:/Users/Raymond_Meng/Documents/xlinx_FPGA/vivado_projects/ram_pp/ram_pp.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_ram_pp' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Raymond_Meng/Documents/xlinx_FPGA/vivado_projects/ram_pp/ram_pp.sim/sim_1/behav/modelsim'
Reading C:/modeltech64_10.7/tcl/vsim/pref.tcl

# 10.7

# do {tb_ram_pp_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 10.7 Lib Mapping Utility 2017.12 Dec  7 2017
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 11:19:26 on Jan 23,2022
# vlog -64 -incr -work xil_defaultlib ../../../../ram_pp.srcs/sources_1/ip/ram_wr256_8_rd256_8/sim/ram_wr256_8_rd256_8.v ../../../../ram_pp.srcs/sources_1/new/ram_pp.v ../../../../ram_pp.srcs/sim_1/new/tb_ram_pp.v 
# -- Skipping module ram_wr256_8_rd256_8
# -- Compiling module ram_pp
# -- Skipping module tb_ram_pp
# 
# Top level modules:
# 	tb_ram_pp
# End time: 11:19:26 on Jan 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 11:19:26 on Jan 23,2022
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 11:19:26 on Jan 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '2' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'C:/Users/Raymond_Meng/Documents/xlinx_FPGA/vivado_projects/ram_pp/ram_pp.sim/sim_1/behav/modelsim'
Program launched (PID=37092)
launch_simulation -install_path C:/modeltech64_10.7/win64
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'ModelSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Raymond_Meng/Documents/xlinx_FPGA/vivado_projects/ram_pp/ram_pp.sim/sim_1/behav/modelsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-50] Using simulator executables from 'C:/modeltech64_10.7/win64/vsim.exe'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'C:/Data_Disk/Xilinx/xilib/modelsim.ini' copied to run dir:'C:/Users/Raymond_Meng/Documents/xlinx_FPGA/vivado_projects/ram_pp/ram_pp.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_ram_pp' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Raymond_Meng/Documents/xlinx_FPGA/vivado_projects/ram_pp/ram_pp.sim/sim_1/behav/modelsim'
Reading C:/modeltech64_10.7/tcl/vsim/pref.tcl

# 10.7

# do {tb_ram_pp_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 10.7 Lib Mapping Utility 2017.12 Dec  7 2017
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 11:22:07 on Jan 23,2022
# vlog -64 -incr -work xil_defaultlib ../../../../ram_pp.srcs/sources_1/ip/ram_wr256_8_rd256_8/sim/ram_wr256_8_rd256_8.v ../../../../ram_pp.srcs/sources_1/new/ram_pp.v ../../../../ram_pp.srcs/sim_1/new/tb_ram_pp.v 
# -- Skipping module ram_wr256_8_rd256_8
# -- Compiling module ram_pp
# -- Skipping module tb_ram_pp
# 
# Top level modules:
# 	tb_ram_pp
# End time: 11:22:07 on Jan 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 11:22:07 on Jan 23,2022
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 11:22:07 on Jan 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '2' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'C:/Users/Raymond_Meng/Documents/xlinx_FPGA/vivado_projects/ram_pp/ram_pp.sim/sim_1/behav/modelsim'
Program launched (PID=34844)
launch_simulation -install_path C:/modeltech64_10.7/win64
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'ModelSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Raymond_Meng/Documents/xlinx_FPGA/vivado_projects/ram_pp/ram_pp.sim/sim_1/behav/modelsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-50] Using simulator executables from 'C:/modeltech64_10.7/win64/vsim.exe'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'C:/Data_Disk/Xilinx/xilib/modelsim.ini' copied to run dir:'C:/Users/Raymond_Meng/Documents/xlinx_FPGA/vivado_projects/ram_pp/ram_pp.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_ram_pp' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Raymond_Meng/Documents/xlinx_FPGA/vivado_projects/ram_pp/ram_pp.sim/sim_1/behav/modelsim'
Reading C:/modeltech64_10.7/tcl/vsim/pref.tcl

# 10.7

# do {tb_ram_pp_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 10.7 Lib Mapping Utility 2017.12 Dec  7 2017
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 11:23:35 on Jan 23,2022
# vlog -64 -incr -work xil_defaultlib ../../../../ram_pp.srcs/sources_1/ip/ram_wr256_8_rd256_8/sim/ram_wr256_8_rd256_8.v ../../../../ram_pp.srcs/sources_1/new/ram_pp.v ../../../../ram_pp.srcs/sim_1/new/tb_ram_pp.v 
# -- Skipping module ram_wr256_8_rd256_8
# -- Compiling module ram_pp
# -- Skipping module tb_ram_pp
# 
# Top level modules:
# 	tb_ram_pp
# End time: 11:23:35 on Jan 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 11:23:35 on Jan 23,2022
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 11:23:35 on Jan 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '2' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'C:/Users/Raymond_Meng/Documents/xlinx_FPGA/vivado_projects/ram_pp/ram_pp.sim/sim_1/behav/modelsim'
Program launched (PID=35036)
launch_simulation -install_path C:/modeltech64_10.7/win64
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'ModelSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Raymond_Meng/Documents/xlinx_FPGA/vivado_projects/ram_pp/ram_pp.sim/sim_1/behav/modelsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-50] Using simulator executables from 'C:/modeltech64_10.7/win64/vsim.exe'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'C:/Data_Disk/Xilinx/xilib/modelsim.ini' copied to run dir:'C:/Users/Raymond_Meng/Documents/xlinx_FPGA/vivado_projects/ram_pp/ram_pp.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_ram_pp' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Raymond_Meng/Documents/xlinx_FPGA/vivado_projects/ram_pp/ram_pp.sim/sim_1/behav/modelsim'
Reading C:/modeltech64_10.7/tcl/vsim/pref.tcl

# 10.7

# do {tb_ram_pp_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 10.7 Lib Mapping Utility 2017.12 Dec  7 2017
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 18:45:55 on Jan 23,2022
# vlog -64 -incr -work xil_defaultlib ../../../../ram_pp.srcs/sources_1/ip/ram_wr256_8_rd256_8/sim/ram_wr256_8_rd256_8.v ../../../../ram_pp.srcs/sources_1/new/ram_pp.v ../../../../ram_pp.srcs/sim_1/new/tb_ram_pp.v 
# -- Skipping module ram_wr256_8_rd256_8
# -- Skipping module ram_pp
# -- Skipping module tb_ram_pp
# 
# Top level modules:
# 	tb_ram_pp
# End time: 18:45:55 on Jan 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 18:45:55 on Jan 23,2022
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 18:45:55 on Jan 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '2' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'C:/Users/Raymond_Meng/Documents/xlinx_FPGA/vivado_projects/ram_pp/ram_pp.sim/sim_1/behav/modelsim'
Program launched (PID=40380)
launch_simulation -install_path C:/modeltech64_10.7/win64
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'ModelSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Raymond_Meng/Documents/xlinx_FPGA/vivado_projects/ram_pp/ram_pp.sim/sim_1/behav/modelsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-50] Using simulator executables from 'C:/modeltech64_10.7/win64/vsim.exe'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'C:/Data_Disk/Xilinx/xilib/modelsim.ini' copied to run dir:'C:/Users/Raymond_Meng/Documents/xlinx_FPGA/vivado_projects/ram_pp/ram_pp.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_ram_pp' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Raymond_Meng/Documents/xlinx_FPGA/vivado_projects/ram_pp/ram_pp.sim/sim_1/behav/modelsim'
Reading C:/modeltech64_10.7/tcl/vsim/pref.tcl

# 10.7

# do {tb_ram_pp_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 10.7 Lib Mapping Utility 2017.12 Dec  7 2017
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 18:47:57 on Jan 23,2022
# vlog -64 -incr -work xil_defaultlib ../../../../ram_pp.srcs/sources_1/ip/ram_wr256_8_rd256_8/sim/ram_wr256_8_rd256_8.v ../../../../ram_pp.srcs/sources_1/new/ram_pp.v ../../../../ram_pp.srcs/sim_1/new/tb_ram_pp.v 
# -- Skipping module ram_wr256_8_rd256_8
# -- Skipping module ram_pp
# -- Skipping module tb_ram_pp
# 
# Top level modules:
# 	tb_ram_pp
# End time: 18:47:57 on Jan 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 18:47:57 on Jan 23,2022
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 18:47:57 on Jan 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '2' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'C:/Users/Raymond_Meng/Documents/xlinx_FPGA/vivado_projects/ram_pp/ram_pp.sim/sim_1/behav/modelsim'
Program launched (PID=44688)
launch_simulation -install_path C:/modeltech64_10.7/win64
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'ModelSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Raymond_Meng/Documents/xlinx_FPGA/vivado_projects/ram_pp/ram_pp.sim/sim_1/behav/modelsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-50] Using simulator executables from 'C:/modeltech64_10.7/win64/vsim.exe'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'C:/Data_Disk/Xilinx/xilib/modelsim.ini' copied to run dir:'C:/Users/Raymond_Meng/Documents/xlinx_FPGA/vivado_projects/ram_pp/ram_pp.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_ram_pp' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Raymond_Meng/Documents/xlinx_FPGA/vivado_projects/ram_pp/ram_pp.sim/sim_1/behav/modelsim'
Reading C:/modeltech64_10.7/tcl/vsim/pref.tcl

# 10.7

# do {tb_ram_pp_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 10.7 Lib Mapping Utility 2017.12 Dec  7 2017
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 18:51:36 on Jan 23,2022
# vlog -64 -incr -work xil_defaultlib ../../../../ram_pp.srcs/sources_1/ip/ram_wr256_8_rd256_8/sim/ram_wr256_8_rd256_8.v ../../../../ram_pp.srcs/sources_1/new/ram_pp.v ../../../../ram_pp.srcs/sim_1/new/tb_ram_pp.v 
# -- Skipping module ram_wr256_8_rd256_8
# -- Compiling module ram_pp
# -- Skipping module tb_ram_pp
# 
# Top level modules:
# 	tb_ram_pp
# End time: 18:51:36 on Jan 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 18:51:36 on Jan 23,2022
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 18:51:36 on Jan 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '2' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'C:/Users/Raymond_Meng/Documents/xlinx_FPGA/vivado_projects/ram_pp/ram_pp.sim/sim_1/behav/modelsim'
Program launched (PID=43572)
launch_simulation -install_path C:/modeltech64_10.7/win64
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'ModelSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Raymond_Meng/Documents/xlinx_FPGA/vivado_projects/ram_pp/ram_pp.sim/sim_1/behav/modelsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-50] Using simulator executables from 'C:/modeltech64_10.7/win64/vsim.exe'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'C:/Data_Disk/Xilinx/xilib/modelsim.ini' copied to run dir:'C:/Users/Raymond_Meng/Documents/xlinx_FPGA/vivado_projects/ram_pp/ram_pp.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_ram_pp' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Raymond_Meng/Documents/xlinx_FPGA/vivado_projects/ram_pp/ram_pp.sim/sim_1/behav/modelsim'
Reading C:/modeltech64_10.7/tcl/vsim/pref.tcl

# 10.7

# do {tb_ram_pp_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 10.7 Lib Mapping Utility 2017.12 Dec  7 2017
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 19:00:53 on Jan 23,2022
# vlog -64 -incr -work xil_defaultlib ../../../../ram_pp.srcs/sources_1/ip/ram_wr256_8_rd256_8/sim/ram_wr256_8_rd256_8.v ../../../../ram_pp.srcs/sources_1/new/ram_pp.v ../../../../ram_pp.srcs/sim_1/new/tb_ram_pp.v 
# -- Skipping module ram_wr256_8_rd256_8
# -- Compiling module ram_pp
# -- Skipping module tb_ram_pp
# 
# Top level modules:
# 	tb_ram_pp
# End time: 19:00:53 on Jan 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 19:00:53 on Jan 23,2022
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 19:00:53 on Jan 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '2' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'C:/Users/Raymond_Meng/Documents/xlinx_FPGA/vivado_projects/ram_pp/ram_pp.sim/sim_1/behav/modelsim'
Program launched (PID=42728)
INFO: [Device 21-403] Loading part xc7z020clg400-2
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property -dict [list CONFIG.Enable_A {Always_Enabled}] [get_ips ram_wr256_8_rd256_8]
generate_target all [get_files  C:/Users/Raymond_Meng/Documents/xlinx_FPGA/vivado_projects/ram_pp/ram_pp.srcs/sources_1/ip/ram_wr256_8_rd256_8/ram_wr256_8_rd256_8.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'ram_wr256_8_rd256_8'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'ram_wr256_8_rd256_8'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'ram_wr256_8_rd256_8'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'ram_wr256_8_rd256_8'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'ram_wr256_8_rd256_8'...
catch { config_ip_cache -export [get_ips -all ram_wr256_8_rd256_8] }
export_ip_user_files -of_objects [get_files C:/Users/Raymond_Meng/Documents/xlinx_FPGA/vivado_projects/ram_pp/ram_pp.srcs/sources_1/ip/ram_wr256_8_rd256_8/ram_wr256_8_rd256_8.xci] -no_script -sync -force -quiet
reset_run ram_wr256_8_rd256_8_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Raymond_Meng/Documents/xlinx_FPGA/vivado_projects/ram_pp/ram_pp.runs/ram_wr256_8_rd256_8_synth_1

launch_runs -jobs 4 ram_wr256_8_rd256_8_synth_1
[Sun Jan 23 19:14:59 2022] Launched ram_wr256_8_rd256_8_synth_1...
Run output will be captured here: C:/Users/Raymond_Meng/Documents/xlinx_FPGA/vivado_projects/ram_pp/ram_pp.runs/ram_wr256_8_rd256_8_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/Raymond_Meng/Documents/xlinx_FPGA/vivado_projects/ram_pp/ram_pp.srcs/sources_1/ip/ram_wr256_8_rd256_8/ram_wr256_8_rd256_8.xci] -directory C:/Users/Raymond_Meng/Documents/xlinx_FPGA/vivado_projects/ram_pp/ram_pp.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Raymond_Meng/Documents/xlinx_FPGA/vivado_projects/ram_pp/ram_pp.ip_user_files -ipstatic_source_dir C:/Users/Raymond_Meng/Documents/xlinx_FPGA/vivado_projects/ram_pp/ram_pp.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Data_Disk/Xilinx/xilib} {questa=C:/Users/Raymond_Meng/Documents/xlinx_FPGA/vivado_projects/ram_pp/ram_pp.cache/compile_simlib/questa} {riviera=C:/Users/Raymond_Meng/Documents/xlinx_FPGA/vivado_projects/ram_pp/ram_pp.cache/compile_simlib/riviera} {activehdl=C:/Users/Raymond_Meng/Documents/xlinx_FPGA/vivado_projects/ram_pp/ram_pp.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation -install_path C:/modeltech64_10.7/win64
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'ModelSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Raymond_Meng/Documents/xlinx_FPGA/vivado_projects/ram_pp/ram_pp.sim/sim_1/behav/modelsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-50] Using simulator executables from 'C:/modeltech64_10.7/win64/vsim.exe'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'C:/Data_Disk/Xilinx/xilib/modelsim.ini' copied to run dir:'C:/Users/Raymond_Meng/Documents/xlinx_FPGA/vivado_projects/ram_pp/ram_pp.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_ram_pp' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Raymond_Meng/Documents/xlinx_FPGA/vivado_projects/ram_pp/ram_pp.sim/sim_1/behav/modelsim'
Reading C:/modeltech64_10.7/tcl/vsim/pref.tcl

# 10.7

# do {tb_ram_pp_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 10.7 Lib Mapping Utility 2017.12 Dec  7 2017
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 19:15:25 on Jan 23,2022
# vlog -64 -incr -work xil_defaultlib ../../../../ram_pp.srcs/sources_1/ip/ram_wr256_8_rd256_8/sim/ram_wr256_8_rd256_8.v ../../../../ram_pp.srcs/sources_1/new/ram_pp.v ../../../../ram_pp.srcs/sim_1/new/tb_ram_pp.v 
# -- Compiling module ram_wr256_8_rd256_8
# -- Skipping module ram_pp
# -- Skipping module tb_ram_pp
# 
# Top level modules:
# 	tb_ram_pp
# End time: 19:15:25 on Jan 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 19:15:25 on Jan 23,2022
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 19:15:25 on Jan 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '2' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'C:/Users/Raymond_Meng/Documents/xlinx_FPGA/vivado_projects/ram_pp/ram_pp.sim/sim_1/behav/modelsim'
Program launched (PID=24080)
close_project
create_project FIFO C:/Users/Raymond_Meng/Documents/xlinx_FPGA/vivado_projects/FIFO -part xc7z020clg400-2
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Data_Disk/Xilinx/Vivado/2018.3/data/ip'.
set_property compxlib.modelsim_compiled_library_dir C:/Data_Disk/Xilinx/xilib [current_project]
create_ip -name fifo_generator -vendor xilinx.com -library ip -version 13.2 -module_name fifo_wr256_8_rd256_8 -dir c:/Users/Raymond_Meng/Documents/xlinx_FPGA/vivado_projects/FIFO/FIFO.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {fifo_wr256_8_rd256_8} CONFIG.Fifo_Implementation {Independent_Clocks_Block_RAM} CONFIG.Input_Data_Width {8} CONFIG.Input_Depth {256} CONFIG.Output_Data_Width {8} CONFIG.Output_Depth {256} CONFIG.Reset_Pin {false} CONFIG.Reset_Type {Asynchronous_Reset} CONFIG.Full_Flags_Reset_Value {0} CONFIG.Use_Dout_Reset {false} CONFIG.Data_Count_Width {8} CONFIG.Write_Data_Count_Width {8} CONFIG.Read_Data_Count_Width {8} CONFIG.Full_Threshold_Assert_Value {253} CONFIG.Full_Threshold_Negate_Value {252} CONFIG.Enable_Safety_Circuit {false}] [get_ips fifo_wr256_8_rd256_8]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'fifo_wr256_8_rd256_8' to 'fifo_wr256_8_rd256_8' is not allowed and is ignored.
generate_target {instantiation_template} [get_files c:/Users/Raymond_Meng/Documents/xlinx_FPGA/vivado_projects/FIFO/FIFO.srcs/sources_1/ip/fifo_wr256_8_rd256_8/fifo_wr256_8_rd256_8.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'fifo_wr256_8_rd256_8'...
generate_target all [get_files  c:/Users/Raymond_Meng/Documents/xlinx_FPGA/vivado_projects/FIFO/FIFO.srcs/sources_1/ip/fifo_wr256_8_rd256_8/fifo_wr256_8_rd256_8.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'fifo_wr256_8_rd256_8'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'fifo_wr256_8_rd256_8'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'fifo_wr256_8_rd256_8'...
catch { config_ip_cache -export [get_ips -all fifo_wr256_8_rd256_8] }
export_ip_user_files -of_objects [get_files c:/Users/Raymond_Meng/Documents/xlinx_FPGA/vivado_projects/FIFO/FIFO.srcs/sources_1/ip/fifo_wr256_8_rd256_8/fifo_wr256_8_rd256_8.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/Raymond_Meng/Documents/xlinx_FPGA/vivado_projects/FIFO/FIFO.srcs/sources_1/ip/fifo_wr256_8_rd256_8/fifo_wr256_8_rd256_8.xci]
launch_runs -jobs 4 fifo_wr256_8_rd256_8_synth_1
[Mon Jan 24 10:51:35 2022] Launched fifo_wr256_8_rd256_8_synth_1...
Run output will be captured here: C:/Users/Raymond_Meng/Documents/xlinx_FPGA/vivado_projects/FIFO/FIFO.runs/fifo_wr256_8_rd256_8_synth_1/runme.log
export_simulation -of_objects [get_files c:/Users/Raymond_Meng/Documents/xlinx_FPGA/vivado_projects/FIFO/FIFO.srcs/sources_1/ip/fifo_wr256_8_rd256_8/fifo_wr256_8_rd256_8.xci] -directory C:/Users/Raymond_Meng/Documents/xlinx_FPGA/vivado_projects/FIFO/FIFO.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Raymond_Meng/Documents/xlinx_FPGA/vivado_projects/FIFO/FIFO.ip_user_files -ipstatic_source_dir C:/Users/Raymond_Meng/Documents/xlinx_FPGA/vivado_projects/FIFO/FIFO.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Data_Disk/Xilinx/xilib} {questa=C:/Users/Raymond_Meng/Documents/xlinx_FPGA/vivado_projects/FIFO/FIFO.cache/compile_simlib/questa} {riviera=C:/Users/Raymond_Meng/Documents/xlinx_FPGA/vivado_projects/FIFO/FIFO.cache/compile_simlib/riviera} {activehdl=C:/Users/Raymond_Meng/Documents/xlinx_FPGA/vivado_projects/FIFO/FIFO.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
file mkdir C:/Users/Raymond_Meng/Documents/xlinx_FPGA/vivado_projects/FIFO/FIFO.srcs/sources_1/new
close [ open C:/Users/Raymond_Meng/Documents/xlinx_FPGA/vivado_projects/FIFO/FIFO.srcs/sources_1/new/fifo_test.v w ]
add_files C:/Users/Raymond_Meng/Documents/xlinx_FPGA/vivado_projects/FIFO/FIFO.srcs/sources_1/new/fifo_test.v
file mkdir C:/Users/Raymond_Meng/Documents/xlinx_FPGA/vivado_projects/FIFO/FIFO.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/Raymond_Meng/Documents/xlinx_FPGA/vivado_projects/FIFO/FIFO.srcs/sim_1/new/tb_fifo_test.v w ]
add_files -fileset sim_1 C:/Users/Raymond_Meng/Documents/xlinx_FPGA/vivado_projects/FIFO/FIFO.srcs/sim_1/new/tb_fifo_test.v
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
set_property target_simulator ModelSim [current_project]
launch_simulation -install_path C:/modeltech64_10.7/win64
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'ModelSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Raymond_Meng/Documents/xlinx_FPGA/vivado_projects/FIFO/FIFO.sim/sim_1/behav/modelsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-50] Using simulator executables from 'C:/modeltech64_10.7/win64/vsim.exe'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'C:/Data_Disk/Xilinx/xilib/modelsim.ini' copied to run dir:'C:/Users/Raymond_Meng/Documents/xlinx_FPGA/vivado_projects/FIFO/FIFO.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_fifo_test' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Raymond_Meng/Documents/xlinx_FPGA/vivado_projects/FIFO/FIFO.sim/sim_1/behav/modelsim'
Reading C:/modeltech64_10.7/tcl/vsim/pref.tcl

# 10.7

# do {tb_fifo_test_compile.do}
# Model Technology ModelSim SE-64 vmap 10.7 Lib Mapping Utility 2017.12 Dec  7 2017
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 19:26:48 on Jan 26,2022
# vlog -64 -incr -work xil_defaultlib ../../../../FIFO.srcs/sources_1/ip/fifo_wr256_8_rd256_8/sim/fifo_wr256_8_rd256_8.v ../../../../FIFO.srcs/sources_1/new/fifo_test.v ../../../../FIFO.srcs/sim_1/new/tb_fifo_test.v 
# -- Compiling module fifo_wr256_8_rd256_8
# ** Error: ../../../../FIFO.srcs/sources_1/new/fifo_test.v(56): (vlog-2730) Undefined variable: 'clk'.
# ** Error: ../../../../FIFO.srcs/sources_1/new/fifo_test.v(80): (vlog-2730) Undefined variable: 'wr_data'.
# -- Compiling module tb_fifo_test
# End time: 19:26:48 on Jan 26,2022, Elapsed time: 0:00:00
# Errors: 2, Warnings: 1
# child process exited abnormally
# Error in macro ./tb_fifo_test_compile.do line 20
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 19:26:48 on Jan 26,2022
# vlog -64 -incr -work xil_defaultlib ../../../../FIFO.srcs/sources_1/ip/fifo_wr256_8_rd256_8/sim/fifo_wr256_8_rd256_8.v ../../../../FIFO.srcs/sources_1/new/fifo_test.v ../../../../FIFO.srcs/sim_1/new/tb_fifo_test.v 
# -- Compiling module fifo_wr256_8_rd256_8
# ** Error: ../../../../FIFO.srcs/sources_1/new/fifo_test.v(56): (vlog-2730) Undefined variable: 'clk'.
# ** Error: ../../../../FIFO.srcs/sources_1/new/fifo_test.v(80): (vlog-2730) Undefined variable: 'wr_data'.
# -- Compiling module tb_fifo_test
# End time: 19:26:48 on Jan 26,2022, Elapsed time: 0:00:00
# Errors: 2, Warnings: 1
# child process exited abnormally
#     while executing
# "exec <nul: {C:\modeltech64_10.7\win64\vlog.EXE} -64 -incr -work xil_defaultlib ../../../../FIFO.srcs/sources_1/ip/fifo_wr256_8_rd256_8/sim/fifo_wr256_..."
#     ("uplevel" body line 1)
#     invoked from within
# "uplevel 1 exec $redir $new [lrange $args 1 end]"
#     (procedure "::unknown" line 47)
#     invoked from within
# "C:\\modeltech64_10.7\\win64\\vlog -64 -incr -work xil_defaultlib  \
# "../../../../FIFO.srcs/sources_1/ip/fifo_wr256_8_rd256_8/sim/fifo_wr256_8_rd256_8...."
ModelSim> INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:01:16 . Memory (MB): peak = 1119.520 ; gain = 0.000
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'compile' step aborted
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:01:16 . Memory (MB): peak = 1119.520 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
exit
INFO: [Common 17-206] Exiting Vivado at Wed Jan 26 19:28:10 2022...
