{
    "memspec": {
        "memarchitecturespec": {
            "burstLength": 8,
            "dataRate": 2,
            "nbrOfBanks": 8,
            "nbrOfColumns": 1024,
            "nbrOfRanks": 1,
            "nbrOfRows": 16384,
            "width": 32,
            "nbrOfDevices": 1,
            "nbrOfChannels": 1
        },
        "memoryId": "MICRON_4Gb_LPDDR3-1600_32bit_A",
        "memoryType": "LPDDR3",
        "mempowerspec": {
            "idd0": 15.0,
            "idd02": 80.0,
            "idd2n": 2.0,
            "idd2n2": 38.0,
            "idd2p0": 0.6,
            "idd2p02": 0.87,
            "idd2p1": 0.6,
            "idd2p12": 0.87,
            "idd3n": 2.0,
            "idd3n2": 45.0,
            "idd3p0": 1.2,
            "idd3p02": 8.15,
            "idd3p1": 1.2,
            "idd3p12": 8.15,
            "idd4r": 5.0,
            "idd4r2": 260.0,
            "idd4w": 10.0,
            "idd4w2": 284.0,
            "idd5": 40.0,
            "idd52": 160.0,
            "idd6": 1.0,
            "idd62": 3.27,
            "vdd": 1.8,
            "vdd2": 1.2
        },
        "memtimingspec": {
            "AL": 0,
            "CCD": 4,
            "CKE": 6,
            "CKESR": 12,
            "CL": 12,
            "DQSCK": 2,
            "FAW": 40,
            "RAS": 36,
            "RC": 48,
            "RCD": 15,
            "REFI": 3120,
            "RFC": 104,
            "RL": 12,
            "RP": 15,
            "RRD": 8,
            "RTP": 8,
            "WL": 9,
            "WR": 12,
            "WTR": 8,
            "XP": 6,
            "XPDLL": 6,
            "XS": 112,
            "XSDLL": 112,
            "clkMhz": 800
        }
    }
}
