

================================================================
== Vivado HLS Report for 'dummy_proc_fe_1'
================================================================
* Date:           Fri Jan  8 20:55:08 2021

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        ISPfinal
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.268 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    32769|    32769| 0.328 ms | 0.328 ms |  32769|  32769|   none  |
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+-------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +----------+---------+---------+----------+-----------+-----------+-------+----------+
        |- Loop 1  |    32768|    32768|         2|          -|          -|  16384|    no    |
        +----------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|     36|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     75|    -|
|Register         |        -|      -|      35|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|      35|    111|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+-------+---+----+------------+------------+
    |i_fu_150_p2           |     +    |      0|  0|  21|          15|           1|
    |icmp_ln149_fu_144_p2  |   icmp   |      0|  0|  13|          15|          16|
    |ap_block_state1       |    or    |      0|  0|   2|           1|           1|
    +----------------------+----------+-------+---+----+------------+------------+
    |Total                 |          |      0|  0|  36|          31|          18|
    +----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+----+-----------+-----+-----------+
    |          Name         | LUT| Input Size| Bits| Total Bits|
    +-----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm              |  21|          4|    1|          4|
    |ap_done                |   9|          2|    1|          2|
    |config_data_V_i_blk_n  |   9|          2|    1|          2|
    |config_data_V_o_blk_n  |   9|          2|    1|          2|
    |i_0_reg_112            |   9|          2|   15|         30|
    |out_r_blk_n            |   9|          2|    1|          2|
    |real_start             |   9|          2|    1|          2|
    +-----------------------+----+-----------+-----+-----------+
    |Total                  |  75|         16|   21|         44|
    +-----------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------+----+----+-----+-----------+
    |      Name      | FF | LUT| Bits| Const Bits|
    +----------------+----+----+-----+-----------+
    |ap_CS_fsm       |   3|   0|    3|          0|
    |ap_done_reg     |   1|   0|    1|          0|
    |i_0_reg_112     |  15|   0|   15|          0|
    |i_reg_164       |  15|   0|   15|          0|
    |start_once_reg  |   1|   0|    1|          0|
    +----------------+----+----+-----+-----------+
    |Total           |  35|   0|   35|          0|
    +----------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+-----------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+-----------------------+-----+-----+------------+-----------------+--------------+
|ap_clk                 |  in |    1| ap_ctrl_hs | dummy_proc_fe.1 | return value |
|ap_rst                 |  in |    1| ap_ctrl_hs | dummy_proc_fe.1 | return value |
|ap_start               |  in |    1| ap_ctrl_hs | dummy_proc_fe.1 | return value |
|start_full_n           |  in |    1| ap_ctrl_hs | dummy_proc_fe.1 | return value |
|ap_done                | out |    1| ap_ctrl_hs | dummy_proc_fe.1 | return value |
|ap_continue            |  in |    1| ap_ctrl_hs | dummy_proc_fe.1 | return value |
|ap_idle                | out |    1| ap_ctrl_hs | dummy_proc_fe.1 | return value |
|ap_ready               | out |    1| ap_ctrl_hs | dummy_proc_fe.1 | return value |
|start_out              | out |    1| ap_ctrl_hs | dummy_proc_fe.1 | return value |
|start_write            | out |    1| ap_ctrl_hs | dummy_proc_fe.1 | return value |
|direction              |  in |    1|   ap_none  |    direction    |    scalar    |
|config_data_V_dout     |  in |   16|   ap_fifo  |  config_data_V  |    pointer   |
|config_data_V_empty_n  |  in |    1|   ap_fifo  |  config_data_V  |    pointer   |
|config_data_V_read     | out |    1|   ap_fifo  |  config_data_V  |    pointer   |
|config_data_V_din      | out |   16|   ap_fifo  |  config_data_V  |    pointer   |
|config_data_V_full_n   |  in |    1|   ap_fifo  |  config_data_V  |    pointer   |
|config_data_V_write    | out |    1|   ap_fifo  |  config_data_V  |    pointer   |
|in_r_address0          | out |   14|  ap_memory |       in_r      |     array    |
|in_r_ce0               | out |    1|  ap_memory |       in_r      |     array    |
|in_r_q0                |  in |   32|  ap_memory |       in_r      |     array    |
|out_r_din              | out |   32|   ap_fifo  |      out_r      |    pointer   |
|out_r_full_n           |  in |    1|   ap_fifo  |      out_r      |    pointer   |
|out_r_write            | out |    1|   ap_fifo  |      out_r      |    pointer   |
+-----------------------+-----+-----+------------+-----------------+--------------+

