Analysis & Synthesis report for DUT
Tue May 10 23:26:02 2022
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+---------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                              ;
+-----------------------------+---------------------------------------------+
; Analysis & Synthesis Status ; Failed - Tue May 10 23:26:02 2022           ;
; Quartus Prime Version       ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name               ; DUT                                         ;
; Top-level Entity Name       ; DUT                                         ;
; Family                      ; MAX V                                       ;
+-----------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 5M1270ZT144C5      ;                    ;
; Top-level entity name                                            ; DUT                ; DUT                ;
; Family name                                                      ; MAX V              ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Tue May 10 23:25:51 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off IITB_RISC_Pipeline -c DUT
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/wb.vhdl
    Info (12022): Found design unit 1: WB-arch File: D:/IIT BOMBAY/SEM-4/EE309/IITB_RISC/EE309-Project-IITB-RISC_Pipeline/EE-309-Project-IITB-RISC-Pipelined/VHDL/WB.vhdl Line: 14
    Info (12023): Found entity 1: WB File: D:/IIT BOMBAY/SEM-4/EE309/IITB_RISC/EE309-Project-IITB-RISC_Pipeline/EE-309-Project-IITB-RISC-Pipelined/VHDL/WB.vhdl Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/sign_extender.vhdl
    Info (12022): Found design unit 1: SE-arch File: D:/IIT BOMBAY/SEM-4/EE309/IITB_RISC/EE309-Project-IITB-RISC_Pipeline/EE-309-Project-IITB-RISC-Pipelined/VHDL/Sign_Extender.vhdl Line: 15
    Info (12023): Found entity 1: SE File: D:/IIT BOMBAY/SEM-4/EE309/IITB_RISC/EE309-Project-IITB-RISC_Pipeline/EE-309-Project-IITB-RISC-Pipelined/VHDL/Sign_Extender.vhdl Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/shift1.vhdl
    Info (12022): Found design unit 1: Shift1-arch File: D:/IIT BOMBAY/SEM-4/EE309/IITB_RISC/EE309-Project-IITB-RISC_Pipeline/EE-309-Project-IITB-RISC-Pipelined/VHDL/shift1.vhdl Line: 14
    Info (12023): Found entity 1: Shift1 File: D:/IIT BOMBAY/SEM-4/EE309/IITB_RISC/EE309-Project-IITB-RISC_Pipeline/EE-309-Project-IITB-RISC-Pipelined/VHDL/shift1.vhdl Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/se_alu.vhdl
    Info (12022): Found design unit 1: se_alu-arch File: D:/IIT BOMBAY/SEM-4/EE309/IITB_RISC/EE309-Project-IITB-RISC_Pipeline/EE-309-Project-IITB-RISC-Pipelined/VHDL/SE_ALU.vhdl Line: 13
    Info (12023): Found entity 1: se_alu File: D:/IIT BOMBAY/SEM-4/EE309/IITB_RISC/EE309-Project-IITB-RISC_Pipeline/EE-309-Project-IITB-RISC-Pipelined/VHDL/SE_ALU.vhdl Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/rr.vhdl
    Info (12022): Found design unit 1: rr-arch File: D:/IIT BOMBAY/SEM-4/EE309/IITB_RISC/EE309-Project-IITB-RISC_Pipeline/EE-309-Project-IITB-RISC-Pipelined/VHDL/RR.vhdl Line: 15
    Info (12023): Found entity 1: rr File: D:/IIT BOMBAY/SEM-4/EE309/IITB_RISC/EE309-Project-IITB-RISC_Pipeline/EE-309-Project-IITB-RISC-Pipelined/VHDL/RR.vhdl Line: 5
Info (12021): Found 5 design units, including 2 entities, in source file vhdl/reg_pkg.vhdl
    Info (12022): Found design unit 1: misc File: D:/IIT BOMBAY/SEM-4/EE309/IITB_RISC/EE309-Project-IITB-RISC_Pipeline/EE-309-Project-IITB-RISC-Pipelined/VHDL/reg_pkg.vhdl Line: 6
    Info (12022): Found design unit 2: reg_16-arch File: D:/IIT BOMBAY/SEM-4/EE309/IITB_RISC/EE309-Project-IITB-RISC_Pipeline/EE-309-Project-IITB-RISC-Pipelined/VHDL/reg_pkg.vhdl Line: 39
    Info (12022): Found design unit 3: reg_1-arch File: D:/IIT BOMBAY/SEM-4/EE309/IITB_RISC/EE309-Project-IITB-RISC_Pipeline/EE-309-Project-IITB-RISC-Pipelined/VHDL/reg_pkg.vhdl Line: 67
    Info (12023): Found entity 1: reg_16 File: D:/IIT BOMBAY/SEM-4/EE309/IITB_RISC/EE309-Project-IITB-RISC_Pipeline/EE-309-Project-IITB-RISC-Pipelined/VHDL/reg_pkg.vhdl Line: 30
    Info (12023): Found entity 2: reg_1 File: D:/IIT BOMBAY/SEM-4/EE309/IITB_RISC/EE309-Project-IITB-RISC_Pipeline/EE-309-Project-IITB-RISC-Pipelined/VHDL/reg_pkg.vhdl Line: 58
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/reg_file.vhdl
    Info (12022): Found design unit 1: reg_file-arch File: D:/IIT BOMBAY/SEM-4/EE309/IITB_RISC/EE309-Project-IITB-RISC_Pipeline/EE-309-Project-IITB-RISC-Pipelined/VHDL/Reg_file.vhdl Line: 15
    Info (12023): Found entity 1: reg_file File: D:/IIT BOMBAY/SEM-4/EE309/IITB_RISC/EE309-Project-IITB-RISC_Pipeline/EE-309-Project-IITB-RISC-Pipelined/VHDL/Reg_file.vhdl Line: 6
Info (12021): Found 11 design units, including 5 entities, in source file vhdl/pipeline_registers.vhdl
    Info (12022): Found design unit 1: pip_reg File: D:/IIT BOMBAY/SEM-4/EE309/IITB_RISC/EE309-Project-IITB-RISC_Pipeline/EE-309-Project-IITB-RISC-Pipelined/VHDL/pipeline_registers.vhdl Line: 7
    Info (12022): Found design unit 2: pip_reg1-arch File: D:/IIT BOMBAY/SEM-4/EE309/IITB_RISC/EE309-Project-IITB-RISC_Pipeline/EE-309-Project-IITB-RISC-Pipelined/VHDL/pipeline_registers.vhdl Line: 76
    Info (12022): Found design unit 3: pip_reg2-arch File: D:/IIT BOMBAY/SEM-4/EE309/IITB_RISC/EE309-Project-IITB-RISC_Pipeline/EE-309-Project-IITB-RISC-Pipelined/VHDL/pipeline_registers.vhdl Line: 130
    Info (12022): Found design unit 4: pip_reg3-arch File: D:/IIT BOMBAY/SEM-4/EE309/IITB_RISC/EE309-Project-IITB-RISC_Pipeline/EE-309-Project-IITB-RISC-Pipelined/VHDL/pipeline_registers.vhdl Line: 204
    Info (12022): Found design unit 5: pip_reg4-arch File: D:/IIT BOMBAY/SEM-4/EE309/IITB_RISC/EE309-Project-IITB-RISC_Pipeline/EE-309-Project-IITB-RISC-Pipelined/VHDL/pipeline_registers.vhdl Line: 296
    Info (12022): Found design unit 6: pip_reg5-arch File: D:/IIT BOMBAY/SEM-4/EE309/IITB_RISC/EE309-Project-IITB-RISC_Pipeline/EE-309-Project-IITB-RISC-Pipelined/VHDL/pipeline_registers.vhdl Line: 416
    Info (12023): Found entity 1: pip_reg1 File: D:/IIT BOMBAY/SEM-4/EE309/IITB_RISC/EE309-Project-IITB-RISC_Pipeline/EE-309-Project-IITB-RISC-Pipelined/VHDL/pipeline_registers.vhdl Line: 68
    Info (12023): Found entity 2: pip_reg2 File: D:/IIT BOMBAY/SEM-4/EE309/IITB_RISC/EE309-Project-IITB-RISC_Pipeline/EE-309-Project-IITB-RISC-Pipelined/VHDL/pipeline_registers.vhdl Line: 120
    Info (12023): Found entity 3: pip_reg3 File: D:/IIT BOMBAY/SEM-4/EE309/IITB_RISC/EE309-Project-IITB-RISC_Pipeline/EE-309-Project-IITB-RISC-Pipelined/VHDL/pipeline_registers.vhdl Line: 194
    Info (12023): Found entity 4: pip_reg4 File: D:/IIT BOMBAY/SEM-4/EE309/IITB_RISC/EE309-Project-IITB-RISC_Pipeline/EE-309-Project-IITB-RISC-Pipelined/VHDL/pipeline_registers.vhdl Line: 285
    Info (12023): Found entity 5: pip_reg5 File: D:/IIT BOMBAY/SEM-4/EE309/IITB_RISC/EE309-Project-IITB-RISC_Pipeline/EE-309-Project-IITB-RISC-Pipelined/VHDL/pipeline_registers.vhdl Line: 405
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/pc_inc.vhdl
    Info (12022): Found design unit 1: pc_inc-arch File: D:/IIT BOMBAY/SEM-4/EE309/IITB_RISC/EE309-Project-IITB-RISC_Pipeline/EE-309-Project-IITB-RISC-Pipelined/VHDL/pc_inc.vhdl Line: 13
    Info (12023): Found entity 1: pc_inc File: D:/IIT BOMBAY/SEM-4/EE309/IITB_RISC/EE309-Project-IITB-RISC_Pipeline/EE-309-Project-IITB-RISC-Pipelined/VHDL/pc_inc.vhdl Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/pc.vhdl
    Info (12022): Found design unit 1: pc-arch File: D:/IIT BOMBAY/SEM-4/EE309/IITB_RISC/EE309-Project-IITB-RISC_Pipeline/EE-309-Project-IITB-RISC-Pipelined/VHDL/pc.vhdl Line: 15
    Info (12023): Found entity 1: pc File: D:/IIT BOMBAY/SEM-4/EE309/IITB_RISC/EE309-Project-IITB-RISC_Pipeline/EE-309-Project-IITB-RISC-Pipelined/VHDL/pc.vhdl Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/mem.vhdl
    Info (12022): Found design unit 1: MEM-arch File: D:/IIT BOMBAY/SEM-4/EE309/IITB_RISC/EE309-Project-IITB-RISC_Pipeline/EE-309-Project-IITB-RISC-Pipelined/VHDL/MEM.vhdl Line: 17
    Info (12023): Found entity 1: MEM File: D:/IIT BOMBAY/SEM-4/EE309/IITB_RISC/EE309-Project-IITB-RISC_Pipeline/EE-309-Project-IITB-RISC-Pipelined/VHDL/MEM.vhdl Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/ls.vhdl
    Info (12022): Found design unit 1: Shift7-arch File: D:/IIT BOMBAY/SEM-4/EE309/IITB_RISC/EE309-Project-IITB-RISC_Pipeline/EE-309-Project-IITB-RISC-Pipelined/VHDL/ls.vhdl Line: 12
    Info (12023): Found entity 1: Shift7 File: D:/IIT BOMBAY/SEM-4/EE309/IITB_RISC/EE309-Project-IITB-RISC_Pipeline/EE-309-Project-IITB-RISC-Pipelined/VHDL/ls.vhdl Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/ir.vhdl
    Info (12022): Found design unit 1: ir-arch File: D:/IIT BOMBAY/SEM-4/EE309/IITB_RISC/EE309-Project-IITB-RISC_Pipeline/EE-309-Project-IITB-RISC-Pipelined/VHDL/IR.vhdl Line: 17
    Info (12023): Found entity 1: ir File: D:/IIT BOMBAY/SEM-4/EE309/IITB_RISC/EE309-Project-IITB-RISC_Pipeline/EE-309-Project-IITB-RISC-Pipelined/VHDL/IR.vhdl Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/if.vhdl
    Info (12022): Found design unit 1: ins_f-arch File: D:/IIT BOMBAY/SEM-4/EE309/IITB_RISC/EE309-Project-IITB-RISC_Pipeline/EE-309-Project-IITB-RISC-Pipelined/VHDL/IF.vhdl Line: 15
    Info (12023): Found entity 1: ins_f File: D:/IIT BOMBAY/SEM-4/EE309/IITB_RISC/EE309-Project-IITB-RISC_Pipeline/EE-309-Project-IITB-RISC-Pipelined/VHDL/IF.vhdl Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/id.vhdl
    Info (12022): Found design unit 1: id-arch File: D:/IIT BOMBAY/SEM-4/EE309/IITB_RISC/EE309-Project-IITB-RISC_Pipeline/EE-309-Project-IITB-RISC-Pipelined/VHDL/ID.vhdl Line: 13
    Info (12023): Found entity 1: id File: D:/IIT BOMBAY/SEM-4/EE309/IITB_RISC/EE309-Project-IITB-RISC_Pipeline/EE-309-Project-IITB-RISC-Pipelined/VHDL/ID.vhdl Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/ex.vhdl
    Info (12022): Found design unit 1: ex-arch File: D:/IIT BOMBAY/SEM-4/EE309/IITB_RISC/EE309-Project-IITB-RISC_Pipeline/EE-309-Project-IITB-RISC-Pipelined/VHDL/EX.vhdl Line: 16
    Info (12023): Found entity 1: ex File: D:/IIT BOMBAY/SEM-4/EE309/IITB_RISC/EE309-Project-IITB-RISC_Pipeline/EE-309-Project-IITB-RISC-Pipelined/VHDL/EX.vhdl Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/eq.vhdl
    Info (12022): Found design unit 1: eq-arch File: D:/IIT BOMBAY/SEM-4/EE309/IITB_RISC/EE309-Project-IITB-RISC_Pipeline/EE-309-Project-IITB-RISC-Pipelined/VHDL/eq.vhdl Line: 15
    Info (12023): Found entity 1: eq File: D:/IIT BOMBAY/SEM-4/EE309/IITB_RISC/EE309-Project-IITB-RISC_Pipeline/EE-309-Project-IITB-RISC-Pipelined/VHDL/eq.vhdl Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/dut.vhdl
    Info (12022): Found design unit 1: DUT-arch File: D:/IIT BOMBAY/SEM-4/EE309/IITB_RISC/EE309-Project-IITB-RISC_Pipeline/EE-309-Project-IITB-RISC-Pipelined/VHDL/DUT.vhdl Line: 10
    Info (12023): Found entity 1: DUT File: D:/IIT BOMBAY/SEM-4/EE309/IITB_RISC/EE309-Project-IITB-RISC_Pipeline/EE-309-Project-IITB-RISC-Pipelined/VHDL/DUT.vhdl Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/datapath.vhdl
    Info (12022): Found design unit 1: datapath-arch File: D:/IIT BOMBAY/SEM-4/EE309/IITB_RISC/EE309-Project-IITB-RISC_Pipeline/EE-309-Project-IITB-RISC-Pipelined/VHDL/datapath.vhdl Line: 16
    Info (12023): Found entity 1: datapath File: D:/IIT BOMBAY/SEM-4/EE309/IITB_RISC/EE309-Project-IITB-RISC_Pipeline/EE-309-Project-IITB-RISC-Pipelined/VHDL/datapath.vhdl Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/data_mem.vhdl
    Info (12022): Found design unit 1: data_mem-arch File: D:/IIT BOMBAY/SEM-4/EE309/IITB_RISC/EE309-Project-IITB-RISC_Pipeline/EE-309-Project-IITB-RISC-Pipelined/VHDL/data_mem.vhdl Line: 14
    Info (12023): Found entity 1: data_mem File: D:/IIT BOMBAY/SEM-4/EE309/IITB_RISC/EE309-Project-IITB-RISC_Pipeline/EE-309-Project-IITB-RISC-Pipelined/VHDL/data_mem.vhdl Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/code_mem.vhdl
    Info (12022): Found design unit 1: code_mem-arch File: D:/IIT BOMBAY/SEM-4/EE309/IITB_RISC/EE309-Project-IITB-RISC_Pipeline/EE-309-Project-IITB-RISC-Pipelined/VHDL/code_mem.vhdl Line: 13
    Info (12023): Found entity 1: code_mem File: D:/IIT BOMBAY/SEM-4/EE309/IITB_RISC/EE309-Project-IITB-RISC_Pipeline/EE-309-Project-IITB-RISC-Pipelined/VHDL/code_mem.vhdl Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/alu.vhdl
    Info (12022): Found design unit 1: alu-arch File: D:/IIT BOMBAY/SEM-4/EE309/IITB_RISC/EE309-Project-IITB-RISC_Pipeline/EE-309-Project-IITB-RISC-Pipelined/VHDL/alu.vhdl Line: 20
    Info (12023): Found entity 1: alu File: D:/IIT BOMBAY/SEM-4/EE309/IITB_RISC/EE309-Project-IITB-RISC_Pipeline/EE-309-Project-IITB-RISC-Pipelined/VHDL/alu.vhdl Line: 6
Error (10349): VHDL Association List error at datapath.vhdl(195): formal "rf_d1_in" does not exist File: D:/IIT BOMBAY/SEM-4/EE309/IITB_RISC/EE309-Project-IITB-RISC_Pipeline/EE-309-Project-IITB-RISC-Pipelined/VHDL/datapath.vhdl Line: 195
Error (10346): VHDL error at datapath.vhdl(189): formal port or parameter "se_in" must have actual or default value File: D:/IIT BOMBAY/SEM-4/EE309/IITB_RISC/EE309-Project-IITB-RISC_Pipeline/EE-309-Project-IITB-RISC-Pipelined/VHDL/datapath.vhdl Line: 189
Error (10784): HDL error at datapath.vhdl(39): see declaration for object "se_in" File: D:/IIT BOMBAY/SEM-4/EE309/IITB_RISC/EE309-Project-IITB-RISC_Pipeline/EE-309-Project-IITB-RISC-Pipelined/VHDL/datapath.vhdl Line: 39
Error (10346): VHDL error at datapath.vhdl(189): formal port or parameter "se_plus_pc_in" must have actual or default value File: D:/IIT BOMBAY/SEM-4/EE309/IITB_RISC/EE309-Project-IITB-RISC_Pipeline/EE-309-Project-IITB-RISC-Pipelined/VHDL/datapath.vhdl Line: 189
Error (10784): HDL error at datapath.vhdl(39): see declaration for object "se_plus_pc_in" File: D:/IIT BOMBAY/SEM-4/EE309/IITB_RISC/EE309-Project-IITB-RISC_Pipeline/EE-309-Project-IITB-RISC-Pipelined/VHDL/datapath.vhdl Line: 39
Error (10346): VHDL error at datapath.vhdl(189): formal port or parameter "ls_in" must have actual or default value File: D:/IIT BOMBAY/SEM-4/EE309/IITB_RISC/EE309-Project-IITB-RISC_Pipeline/EE-309-Project-IITB-RISC-Pipelined/VHDL/datapath.vhdl Line: 189
Error (10784): HDL error at datapath.vhdl(40): see declaration for object "ls_in" File: D:/IIT BOMBAY/SEM-4/EE309/IITB_RISC/EE309-Project-IITB-RISC_Pipeline/EE-309-Project-IITB-RISC-Pipelined/VHDL/datapath.vhdl Line: 40
Error (10346): VHDL error at datapath.vhdl(189): formal port or parameter "pc_inc_in" must have actual or default value File: D:/IIT BOMBAY/SEM-4/EE309/IITB_RISC/EE309-Project-IITB-RISC_Pipeline/EE-309-Project-IITB-RISC-Pipelined/VHDL/datapath.vhdl Line: 189
Error (10784): HDL error at datapath.vhdl(40): see declaration for object "pc_inc_in" File: D:/IIT BOMBAY/SEM-4/EE309/IITB_RISC/EE309-Project-IITB-RISC_Pipeline/EE-309-Project-IITB-RISC-Pipelined/VHDL/datapath.vhdl Line: 40
Error (10346): VHDL error at datapath.vhdl(189): formal port or parameter "d3_in" must have actual or default value File: D:/IIT BOMBAY/SEM-4/EE309/IITB_RISC/EE309-Project-IITB-RISC_Pipeline/EE-309-Project-IITB-RISC-Pipelined/VHDL/datapath.vhdl Line: 189
Error (10784): HDL error at datapath.vhdl(40): see declaration for object "d3_in" File: D:/IIT BOMBAY/SEM-4/EE309/IITB_RISC/EE309-Project-IITB-RISC_Pipeline/EE-309-Project-IITB-RISC-Pipelined/VHDL/datapath.vhdl Line: 40
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 11 errors, 1 warning
    Error: Peak virtual memory: 4763 megabytes
    Error: Processing ended: Tue May 10 23:26:02 2022
    Error: Elapsed time: 00:00:11
    Error: Total CPU time (on all processors): 00:00:27


