library ieee;
use ieee.std_logic_1164.all;

entity muxULA is
    generic (
        -- Total de bits das entradas e saidas
        larguraDados    : natural  :=   8
    );
    port (
        entradaBancoReg_MUX    : in  std_logic_vector(larguraDados-1 downto 0);
        entradaExtensor    : in  std_logic_vector(larguraDados-1 downto 0);
        seletor   : in  std_logic;

        saida_MUX   : out std_logic_vector(larguraDados-1 downto 0)
    );
end entity;

architecture comportamento of muxGenerico2 is
begin
    process(entradaA_MUX, entradaB_MUX, seletor_MUX) is
    begin
        if(seletor_MUX='0') then
            saida_MUX <= entradaA_MUX;
        else
            saida_MUX <= entradaB_MUX;
        end if;
    end process;
end architecture;