Info: *******************************************************************
Info: Running Quartus Prime Shell
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Copyright (C) 2017  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details.
    Info: Processing started: Tue Dec 19 01:43:40 2023
Info: Command: quartus_sh -t ..//DeMiSTify/Scripts/compile.tcl -project SDRAMStressTest -board neptuno
Info: Quartus(args): -project SDRAMStressTest -board neptuno
Project: SDRAMStressTest_neptuno
Target: neptuno
Info (125069): Default assignment values were changed in the current version of the Quartus Prime software -- changes to default assignments values are contained in file /home/turri/intelFPGA_lite/17.1/quartus/linux64/assignment_defaults.qdf
Info: *******************************************************************
Info: Running Quartus Prime Shell
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Processing started: Tue Dec 19 01:43:41 2023
Info: Command: quartus_sh -t ../mist/build_id_verilog.tcl compile SDRAMStressTest_neptuno SDRAMStressTest_neptuno
Info: Quartus(args): compile SDRAMStressTest_neptuno SDRAMStressTest_neptuno
Info: Generated build identification Verilog module: /home/turri/Public/SDRAMStressTest/neptuno/build_id.v
Info: Date:             231219
Info: Time:             014341
Info (23030): Evaluation of Tcl script ../mist/build_id_verilog.tcl was successful
Info: Quartus Prime Shell was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 741 megabytes
    Info: Processing ended: Tue Dec 19 01:43:41 2023
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Processing started: Tue Dec 19 01:43:42 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off SDRAMStressTest_neptuno -c SDRAMStressTest_neptuno
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (12021): Found 4 design units, including 2 entities, in source file /home/turri/Public/SDRAMStressTest/DeMiSTify/Board/neptuno/audio_i2s.vhd
    Info (12022): Found design unit 1: dac_if-Behavioral File: /home/turri/Public/SDRAMStressTest/DeMiSTify/Board/neptuno/audio_i2s.vhd Line: 34
    Info (12022): Found design unit 2: audio_top-Behavioral File: /home/turri/Public/SDRAMStressTest/DeMiSTify/Board/neptuno/audio_i2s.vhd Line: 97
    Info (12023): Found entity 1: dac_if File: /home/turri/Public/SDRAMStressTest/DeMiSTify/Board/neptuno/audio_i2s.vhd Line: 24
    Info (12023): Found entity 2: audio_top File: /home/turri/Public/SDRAMStressTest/DeMiSTify/Board/neptuno/audio_i2s.vhd Line: 85
Info (12021): Found 1 design units, including 1 entities, in source file /home/turri/Public/SDRAMStressTest/DeMiSTify/Board/neptuno/joydecoder.v
    Info (12023): Found entity 1: joydecoder File: /home/turri/Public/SDRAMStressTest/DeMiSTify/Board/neptuno/joydecoder.v Line: 24
Info (12021): Found 2 design units, including 1 entities, in source file neptuno_top.vhd
    Info (12022): Found design unit 1: neptuno_top-RTL File: /home/turri/Public/SDRAMStressTest/neptuno/neptuno_top.vhd Line: 66
    Info (12023): Found entity 1: neptuno_top File: /home/turri/Public/SDRAMStressTest/neptuno/neptuno_top.vhd Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file pll.v
    Info (12023): Found entity 1: pll File: /home/turri/Public/SDRAMStressTest/neptuno/pll.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file /home/turri/Public/SDRAMStressTest/mist/sdramtest_top.sv
    Info (12023): Found entity 1: sdramtest_top File: /home/turri/Public/SDRAMStressTest/mist/sdramtest_top.sv Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file /home/turri/Public/SDRAMStressTest/rtl/sdramtest.sv
    Info (12023): Found entity 1: sdramtest File: /home/turri/Public/SDRAMStressTest/rtl/sdramtest.sv Line: 3
Warning (10886): Verilog HDL macro warning at sdram.sv(47): overriding existing definition for macro "SDRAM_CL", which was defined in the Quartus Prime Settings File (.qsf) or on the command line File: /home/turri/Public/SDRAMStressTest/rtl/sdram.sv Line: 47
Info (12021): Found 2 design units, including 2 entities, in source file /home/turri/Public/SDRAMStressTest/rtl/sdram.sv
    Info (12023): Found entity 1: sdram File: /home/turri/Public/SDRAMStressTest/rtl/sdram.sv Line: 50
    Info (12023): Found entity 2: refresh_schedule File: /home/turri/Public/SDRAMStressTest/rtl/sdram.sv Line: 919
Info (12021): Found 1 design units, including 1 entities, in source file /home/turri/Public/SDRAMStressTest/rtl/porttest.sv
    Info (12023): Found entity 1: porttest File: /home/turri/Public/SDRAMStressTest/rtl/porttest.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/turri/Public/SDRAMStressTest/rtl/lfsr.v
    Info (12023): Found entity 1: lfsr File: /home/turri/Public/SDRAMStressTest/rtl/lfsr.v Line: 27
Info (12021): Found 1 design units, including 0 entities, in source file /home/turri/Public/SDRAMStressTest/mist-modules/mist.vhd
    Info (12022): Found design unit 1: mist File: /home/turri/Public/SDRAMStressTest/mist-modules/mist.vhd Line: 12
Info (12021): Found 1 design units, including 1 entities, in source file /home/turri/Public/SDRAMStressTest/mist-modules/user_io.v
    Info (12023): Found entity 1: user_io File: /home/turri/Public/SDRAMStressTest/mist-modules/user_io.v Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file /home/turri/Public/SDRAMStressTest/mist-modules/mist_video.v
    Info (12023): Found entity 1: mist_video File: /home/turri/Public/SDRAMStressTest/mist-modules/mist_video.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file /home/turri/Public/SDRAMStressTest/mist-modules/scandoubler.v
    Info (12023): Found entity 1: scandoubler File: /home/turri/Public/SDRAMStressTest/mist-modules/scandoubler.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file /home/turri/Public/SDRAMStressTest/mist-modules/osd.v
    Info (12023): Found entity 1: osd File: /home/turri/Public/SDRAMStressTest/mist-modules/osd.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file /home/turri/Public/SDRAMStressTest/mist-modules/rgb2ypbpr.v
    Info (12023): Found entity 1: RGBtoYPbPr File: /home/turri/Public/SDRAMStressTest/mist-modules/rgb2ypbpr.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file /home/turri/Public/SDRAMStressTest/mist-modules/cofi.sv
    Info (12023): Found entity 1: cofi File: /home/turri/Public/SDRAMStressTest/mist-modules/cofi.sv Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /home/turri/Public/SDRAMStressTest/DeMiSTify/EightThirtyTwo/RTL/altera/debug_bridge_jtag.vhd
    Info (12022): Found design unit 1: debug_bridge_jtag-rtl File: /home/turri/Public/SDRAMStressTest/DeMiSTify/EightThirtyTwo/RTL/altera/debug_bridge_jtag.vhd Line: 39
    Info (12023): Found entity 1: debug_bridge_jtag File: /home/turri/Public/SDRAMStressTest/DeMiSTify/EightThirtyTwo/RTL/altera/debug_bridge_jtag.vhd Line: 24
Info (12021): Found 2 design units, including 1 entities, in source file /home/turri/Public/SDRAMStressTest/DeMiSTify/EightThirtyTwo/RTL/altera/debug_virtualjtag.vhd
    Info (12022): Found design unit 1: debug_virtualjtag-SYN File: /home/turri/Public/SDRAMStressTest/DeMiSTify/EightThirtyTwo/RTL/altera/debug_virtualjtag.vhd Line: 63
    Info (12023): Found entity 1: debug_virtualjtag File: /home/turri/Public/SDRAMStressTest/DeMiSTify/EightThirtyTwo/RTL/altera/debug_virtualjtag.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file /home/turri/Public/SDRAMStressTest/DeMiSTify/EightThirtyTwo/RTL/debug_fifo.vhd
    Info (12022): Found design unit 1: debug_fifo-rtl File: /home/turri/Public/SDRAMStressTest/DeMiSTify/EightThirtyTwo/RTL/debug_fifo.vhd Line: 28
    Info (12023): Found entity 1: debug_fifo File: /home/turri/Public/SDRAMStressTest/DeMiSTify/EightThirtyTwo/RTL/debug_fifo.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file /home/turri/Public/SDRAMStressTest/rtl/video_timings.vhd
    Info (12022): Found design unit 1: video_timings-rtl File: /home/turri/Public/SDRAMStressTest/rtl/video_timings.vhd Line: 49
    Info (12023): Found entity 1: video_timings File: /home/turri/Public/SDRAMStressTest/rtl/video_timings.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file /home/turri/Public/SDRAMStressTest/DeMiSTify/controller/substitute_mcu.vhd
    Info (12022): Found design unit 1: substitute_mcu-rtl File: /home/turri/Public/SDRAMStressTest/DeMiSTify/controller/substitute_mcu.vhd Line: 83
    Info (12023): Found entity 1: substitute_mcu File: /home/turri/Public/SDRAMStressTest/DeMiSTify/controller/substitute_mcu.vhd Line: 24
Info (12021): Found 1 design units, including 0 entities, in source file /home/turri/Public/SDRAMStressTest/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_pkg.vhd
    Info (12022): Found design unit 1: eightthirtytwo_pkg File: /home/turri/Public/SDRAMStressTest/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_pkg.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file /home/turri/Public/SDRAMStressTest/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_alu.vhd
    Info (12022): Found design unit 1: eightthirtytwo_alu-rtl File: /home/turri/Public/SDRAMStressTest/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_alu.vhd Line: 50
    Info (12023): Found entity 1: eightthirtytwo_alu File: /home/turri/Public/SDRAMStressTest/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_alu.vhd Line: 27
Info (12021): Found 2 design units, including 1 entities, in source file /home/turri/Public/SDRAMStressTest/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_shifter.vhd
    Info (12022): Found design unit 1: eightthirtytwo_shifter-rtl File: /home/turri/Public/SDRAMStressTest/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_shifter.vhd Line: 45
    Info (12023): Found entity 1: eightthirtytwo_shifter File: /home/turri/Public/SDRAMStressTest/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_shifter.vhd Line: 27
Info (12021): Found 2 design units, including 1 entities, in source file /home/turri/Public/SDRAMStressTest/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_aligner.vhd
    Info (12022): Found design unit 1: eightthirtytwo_aligner-rtl File: /home/turri/Public/SDRAMStressTest/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_aligner.vhd Line: 36
    Info (12023): Found entity 1: eightthirtytwo_aligner File: /home/turri/Public/SDRAMStressTest/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_aligner.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file /home/turri/Public/SDRAMStressTest/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_aligner_le.vhd
    Info (12022): Found design unit 1: eightthirtytwo_aligner_le-rtl File: /home/turri/Public/SDRAMStressTest/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_aligner_le.vhd Line: 38
    Info (12023): Found entity 1: eightthirtytwo_aligner_le File: /home/turri/Public/SDRAMStressTest/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_aligner_le.vhd Line: 25
Info (12021): Found 2 design units, including 1 entities, in source file /home/turri/Public/SDRAMStressTest/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_decode.vhd
    Info (12022): Found design unit 1: eightthirtytwo_decode-behavoural File: /home/turri/Public/SDRAMStressTest/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_decode.vhd Line: 38
    Info (12023): Found entity 1: eightthirtytwo_decode File: /home/turri/Public/SDRAMStressTest/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_decode.vhd Line: 26
Info (12021): Found 2 design units, including 1 entities, in source file /home/turri/Public/SDRAMStressTest/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_fetchloadstore.vhd
    Info (12022): Found design unit 1: eightthirtytwo_fetchloadstore-behavioural File: /home/turri/Public/SDRAMStressTest/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_fetchloadstore.vhd Line: 79
    Info (12023): Found entity 1: eightthirtytwo_fetchloadstore File: /home/turri/Public/SDRAMStressTest/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_fetchloadstore.vhd Line: 28
Info (12021): Found 2 design units, including 1 entities, in source file /home/turri/Public/SDRAMStressTest/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_hazard.vhd
    Info (12022): Found design unit 1: eightthirtytwo_hazard-rtl File: /home/turri/Public/SDRAMStressTest/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_hazard.vhd Line: 60
    Info (12023): Found entity 1: eightthirtytwo_hazard File: /home/turri/Public/SDRAMStressTest/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_hazard.vhd Line: 26
Info (12021): Found 2 design units, including 1 entities, in source file /home/turri/Public/SDRAMStressTest/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_debug.vhd
    Info (12022): Found design unit 1: eightthirtytwo_debug-rtl File: /home/turri/Public/SDRAMStressTest/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_debug.vhd Line: 53
    Info (12023): Found entity 1: eightthirtytwo_debug File: /home/turri/Public/SDRAMStressTest/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_debug.vhd Line: 26
Info (12021): Found 2 design units, including 1 entities, in source file /home/turri/Public/SDRAMStressTest/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_cpu.vhd
    Info (12022): Found design unit 1: eightthirtytwo_cpu-behavoural File: /home/turri/Public/SDRAMStressTest/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_cpu.vhd Line: 59
    Info (12023): Found entity 1: eightthirtytwo_cpu File: /home/turri/Public/SDRAMStressTest/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_cpu.vhd Line: 27
Info (12021): Found 2 design units, including 1 entities, in source file /home/turri/Public/SDRAMStressTest/DeMiSTify/firmware/controller_rom.vhd
    Info (12022): Found design unit 1: controller_rom-arch File: /home/turri/Public/SDRAMStressTest/DeMiSTify/firmware/controller_rom.vhd Line: 23
    Info (12023): Found entity 1: controller_rom File: /home/turri/Public/SDRAMStressTest/DeMiSTify/firmware/controller_rom.vhd Line: 11
Info (12021): Found 2 design units, including 1 entities, in source file /home/turri/Public/SDRAMStressTest/DeMiSTify/controller/simple_uart.vhd
    Info (12022): Found design unit 1: simple_uart-rtl File: /home/turri/Public/SDRAMStressTest/DeMiSTify/controller/simple_uart.vhd Line: 37
    Info (12023): Found entity 1: simple_uart File: /home/turri/Public/SDRAMStressTest/DeMiSTify/controller/simple_uart.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file /home/turri/Public/SDRAMStressTest/DeMiSTify/controller/jtag_uart.vhd
    Info (12022): Found design unit 1: jtag_uart-rtl File: /home/turri/Public/SDRAMStressTest/DeMiSTify/controller/jtag_uart.vhd Line: 35
    Info (12023): Found entity 1: jtag_uart File: /home/turri/Public/SDRAMStressTest/DeMiSTify/controller/jtag_uart.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file /home/turri/Public/SDRAMStressTest/DeMiSTify/controller/io_ps2_com.vhd
    Info (12022): Found design unit 1: io_ps2_com-rtl File: /home/turri/Public/SDRAMStressTest/DeMiSTify/controller/io_ps2_com.vhd Line: 80
    Info (12023): Found entity 1: io_ps2_com File: /home/turri/Public/SDRAMStressTest/DeMiSTify/controller/io_ps2_com.vhd Line: 54
Info (12021): Found 2 design units, including 1 entities, in source file /home/turri/Public/SDRAMStressTest/DeMiSTify/controller/interrupt_controller.vhd
    Info (12022): Found design unit 1: interrupt_controller-rtl File: /home/turri/Public/SDRAMStressTest/DeMiSTify/controller/interrupt_controller.vhd Line: 35
    Info (12023): Found entity 1: interrupt_controller File: /home/turri/Public/SDRAMStressTest/DeMiSTify/controller/interrupt_controller.vhd Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file /home/turri/Public/SDRAMStressTest/DeMiSTify/controller/timer_controller.vhd
    Info (12022): Found design unit 1: timer_controller-rtl File: /home/turri/Public/SDRAMStressTest/DeMiSTify/controller/timer_controller.vhd Line: 43
    Info (12023): Found entity 1: timer_controller File: /home/turri/Public/SDRAMStressTest/DeMiSTify/controller/timer_controller.vhd Line: 25
Info (12021): Found 2 design units, including 1 entities, in source file /home/turri/Public/SDRAMStressTest/DeMiSTify/controller/spi_controller.vhd
    Info (12022): Found design unit 1: spi_controller-rtl File: /home/turri/Public/SDRAMStressTest/DeMiSTify/controller/spi_controller.vhd Line: 43
    Info (12023): Found entity 1: spi_controller File: /home/turri/Public/SDRAMStressTest/DeMiSTify/controller/spi_controller.vhd Line: 23
Info (12021): Found 1 design units, including 0 entities, in source file /home/turri/Public/SDRAMStressTest/demistify_config_pkg.vhd
    Info (12022): Found design unit 1: demistify_config_pkg File: /home/turri/Public/SDRAMStressTest/demistify_config_pkg.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file /home/turri/Public/SDRAMStressTest/firmware/controller_rom1_byte.vhd
    Info (12022): Found design unit 1: controller_rom1-rtl File: /home/turri/Public/SDRAMStressTest/firmware/controller_rom1_byte.vhd Line: 23
    Info (12023): Found entity 1: controller_rom1 File: /home/turri/Public/SDRAMStressTest/firmware/controller_rom1_byte.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file /home/turri/Public/SDRAMStressTest/firmware/controller_rom2_byte.vhd
    Info (12022): Found design unit 1: controller_rom2-rtl File: /home/turri/Public/SDRAMStressTest/firmware/controller_rom2_byte.vhd Line: 23
    Info (12023): Found entity 1: controller_rom2 File: /home/turri/Public/SDRAMStressTest/firmware/controller_rom2_byte.vhd Line: 6
Warning (10037): Verilog HDL or VHDL warning at sdram.sv(779): conditional expression evaluates to a constant File: /home/turri/Public/SDRAMStressTest/rtl/sdram.sv Line: 779
Warning (10037): Verilog HDL or VHDL warning at sdram.sv(799): conditional expression evaluates to a constant File: /home/turri/Public/SDRAMStressTest/rtl/sdram.sv Line: 799
Warning (10037): Verilog HDL or VHDL warning at sdramtest.sv(339): conditional expression evaluates to a constant File: /home/turri/Public/SDRAMStressTest/rtl/sdramtest.sv Line: 339
Info (12127): Elaborating entity "neptuno_top" for the top level hierarchy
Warning (10541): VHDL Signal Declaration warning at neptuno_top.vhd(14): used implicit default value for signal "LED" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /home/turri/Public/SDRAMStressTest/neptuno/neptuno_top.vhd Line: 14
Warning (10540): VHDL Signal Declaration warning at neptuno_top.vhd(43): used explicit default value for signal "joyP7_o" because signal was never assigned a value File: /home/turri/Public/SDRAMStressTest/neptuno/neptuno_top.vhd Line: 43
Warning (10540): VHDL Signal Declaration warning at neptuno_top.vhd(53): used explicit default value for signal "stm_rx_o" because signal was never assigned a value File: /home/turri/Public/SDRAMStressTest/neptuno/neptuno_top.vhd Line: 53
Warning (10036): Verilog HDL or VHDL warning at neptuno_top.vhd(71): object "reset_n" assigned a value but never read File: /home/turri/Public/SDRAMStressTest/neptuno/neptuno_top.vhd Line: 71
Warning (10541): VHDL Signal Declaration warning at neptuno_top.vhd(113): used implicit default value for signal "rs232_rxd" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /home/turri/Public/SDRAMStressTest/neptuno/neptuno_top.vhd Line: 113
Warning (10036): Verilog HDL or VHDL warning at neptuno_top.vhd(114): object "rs232_txd" assigned a value but never read File: /home/turri/Public/SDRAMStressTest/neptuno/neptuno_top.vhd Line: 114
Warning (10036): Verilog HDL or VHDL warning at neptuno_top.vhd(182): object "i2s_mclk" assigned a value but never read File: /home/turri/Public/SDRAMStressTest/neptuno/neptuno_top.vhd Line: 182
Info (12128): Elaborating entity "audio_top" for hierarchy "audio_top:audio_i2s" File: /home/turri/Public/SDRAMStressTest/neptuno/neptuno_top.vhd Line: 228
Info (12128): Elaborating entity "dac_if" for hierarchy "audio_top:audio_i2s|dac_if:dac" File: /home/turri/Public/SDRAMStressTest/DeMiSTify/Board/neptuno/audio_i2s.vhd Line: 147
Info (12128): Elaborating entity "joydecoder" for hierarchy "joydecoder:joy" File: /home/turri/Public/SDRAMStressTest/neptuno/neptuno_top.vhd Line: 243
Info (12128): Elaborating entity "sdramtest_top" for hierarchy "sdramtest_top:guest" File: /home/turri/Public/SDRAMStressTest/neptuno/neptuno_top.vhd Line: 264
Warning (10034): Output port "LED" at sdramtest_top.sv(22) has no driver File: /home/turri/Public/SDRAMStressTest/mist/sdramtest_top.sv Line: 22
Warning (10034): Output port "UART_TX" at sdramtest_top.sv(66) has no driver File: /home/turri/Public/SDRAMStressTest/mist/sdramtest_top.sv Line: 66
Info (12128): Elaborating entity "user_io" for hierarchy "sdramtest_top:guest|user_io:user_io" File: /home/turri/Public/SDRAMStressTest/mist/sdramtest_top.sv Line: 101
Info (12128): Elaborating entity "mist_video" for hierarchy "sdramtest_top:guest|mist_video:mist_video" File: /home/turri/Public/SDRAMStressTest/mist/sdramtest_top.sv Line: 136
Info (12128): Elaborating entity "scandoubler" for hierarchy "sdramtest_top:guest|mist_video:mist_video|scandoubler:scandoubler" File: /home/turri/Public/SDRAMStressTest/mist-modules/mist_video.v Line: 81
Info (12128): Elaborating entity "osd" for hierarchy "sdramtest_top:guest|mist_video:mist_video|osd:osd" File: /home/turri/Public/SDRAMStressTest/mist-modules/mist_video.v Line: 103
Info (12128): Elaborating entity "cofi" for hierarchy "sdramtest_top:guest|mist_video:mist_video|cofi:cofi" File: /home/turri/Public/SDRAMStressTest/mist-modules/mist_video.v Line: 123
Info (12128): Elaborating entity "RGBtoYPbPr" for hierarchy "sdramtest_top:guest|mist_video:mist_video|RGBtoYPbPr:rgb2ypbpr" File: /home/turri/Public/SDRAMStressTest/mist-modules/mist_video.v Line: 145
Info (12128): Elaborating entity "pll" for hierarchy "sdramtest_top:guest|pll:pll" File: /home/turri/Public/SDRAMStressTest/mist/sdramtest_top.sv Line: 151
Info (12128): Elaborating entity "altpll" for hierarchy "sdramtest_top:guest|pll:pll|altpll:altpll_component" File: /home/turri/Public/SDRAMStressTest/neptuno/pll.v Line: 112
Info (12130): Elaborated megafunction instantiation "sdramtest_top:guest|pll:pll|altpll:altpll_component" File: /home/turri/Public/SDRAMStressTest/neptuno/pll.v Line: 112
Info (12133): Instantiated megafunction "sdramtest_top:guest|pll:pll|altpll:altpll_component" with the following parameter: File: /home/turri/Public/SDRAMStressTest/neptuno/pll.v Line: 112
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "2"
    Info (12134): Parameter "clk0_phase_shift" = "-1500"
    Info (12134): Parameter "clk1_divide_by" = "1"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "2"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "clk2_divide_by" = "1"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "1"
    Info (12134): Parameter "clk2_phase_shift" = "0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NO_COMPENSATION"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_altpll.v
    Info (12023): Found entity 1: pll_altpll File: /home/turri/Public/SDRAMStressTest/neptuno/db/pll_altpll.v Line: 30
Info (12128): Elaborating entity "pll_altpll" for hierarchy "sdramtest_top:guest|pll:pll|altpll:altpll_component|pll_altpll:auto_generated" File: /home/turri/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (12128): Elaborating entity "sdramtest" for hierarchy "sdramtest_top:guest|sdramtest:test" File: /home/turri/Public/SDRAMStressTest/mist/sdramtest_top.sv Line: 174
Warning (10230): Verilog HDL assignment warning at sdramtest.sv(246): truncated value with size 32 to match size of target (4) File: /home/turri/Public/SDRAMStressTest/rtl/sdramtest.sv Line: 246
Warning (10230): Verilog HDL assignment warning at sdramtest.sv(290): truncated value with size 32 to match size of target (4) File: /home/turri/Public/SDRAMStressTest/rtl/sdramtest.sv Line: 290
Info (12128): Elaborating entity "porttest" for hierarchy "sdramtest_top:guest|sdramtest:test|porttest:romport" File: /home/turri/Public/SDRAMStressTest/rtl/sdramtest.sv Line: 70
Warning (10230): Verilog HDL assignment warning at porttest.sv(135): truncated value with size 32 to match size of target (11) File: /home/turri/Public/SDRAMStressTest/rtl/porttest.sv Line: 135
Warning (10230): Verilog HDL assignment warning at porttest.sv(177): truncated value with size 32 to match size of target (11) File: /home/turri/Public/SDRAMStressTest/rtl/porttest.sv Line: 177
Warning (10230): Verilog HDL assignment warning at porttest.sv(187): truncated value with size 32 to match size of target (11) File: /home/turri/Public/SDRAMStressTest/rtl/porttest.sv Line: 187
Info (12128): Elaborating entity "lfsr" for hierarchy "sdramtest_top:guest|sdramtest:test|porttest:romport|lfsr:cyclelfsr" File: /home/turri/Public/SDRAMStressTest/rtl/porttest.sv Line: 34
Warning (10230): Verilog HDL assignment warning at lfsr.v(168): truncated value with size 32 to match size of target (8) File: /home/turri/Public/SDRAMStressTest/rtl/lfsr.v Line: 168
Info (12128): Elaborating entity "lfsr" for hierarchy "sdramtest_top:guest|sdramtest:test|porttest:romport|lfsr:addrlfsr" File: /home/turri/Public/SDRAMStressTest/rtl/porttest.sv Line: 50
Warning (10230): Verilog HDL assignment warning at lfsr.v(168): truncated value with size 32 to match size of target (8) File: /home/turri/Public/SDRAMStressTest/rtl/lfsr.v Line: 168
Info (12128): Elaborating entity "lfsr" for hierarchy "sdramtest_top:guest|sdramtest:test|porttest:romport|lfsr:datalfsr" File: /home/turri/Public/SDRAMStressTest/rtl/porttest.sv Line: 60
Warning (10230): Verilog HDL assignment warning at lfsr.v(168): truncated value with size 32 to match size of target (8) File: /home/turri/Public/SDRAMStressTest/rtl/lfsr.v Line: 168
Info (12128): Elaborating entity "porttest" for hierarchy "sdramtest_top:guest|sdramtest:test|porttest:wramport" File: /home/turri/Public/SDRAMStressTest/rtl/sdramtest.sv Line: 104
Warning (10230): Verilog HDL assignment warning at porttest.sv(135): truncated value with size 32 to match size of target (12) File: /home/turri/Public/SDRAMStressTest/rtl/porttest.sv Line: 135
Warning (10230): Verilog HDL assignment warning at porttest.sv(177): truncated value with size 32 to match size of target (12) File: /home/turri/Public/SDRAMStressTest/rtl/porttest.sv Line: 177
Warning (10230): Verilog HDL assignment warning at porttest.sv(187): truncated value with size 32 to match size of target (12) File: /home/turri/Public/SDRAMStressTest/rtl/porttest.sv Line: 187
Info (12128): Elaborating entity "lfsr" for hierarchy "sdramtest_top:guest|sdramtest:test|porttest:wramport|lfsr:cyclelfsr" File: /home/turri/Public/SDRAMStressTest/rtl/porttest.sv Line: 34
Warning (10230): Verilog HDL assignment warning at lfsr.v(168): truncated value with size 32 to match size of target (8) File: /home/turri/Public/SDRAMStressTest/rtl/lfsr.v Line: 168
Info (12128): Elaborating entity "lfsr" for hierarchy "sdramtest_top:guest|sdramtest:test|porttest:wramport|lfsr:addrlfsr" File: /home/turri/Public/SDRAMStressTest/rtl/porttest.sv Line: 50
Warning (10230): Verilog HDL assignment warning at lfsr.v(168): truncated value with size 32 to match size of target (8) File: /home/turri/Public/SDRAMStressTest/rtl/lfsr.v Line: 168
Info (12128): Elaborating entity "lfsr" for hierarchy "sdramtest_top:guest|sdramtest:test|porttest:wramport|lfsr:datalfsr" File: /home/turri/Public/SDRAMStressTest/rtl/porttest.sv Line: 60
Warning (10230): Verilog HDL assignment warning at lfsr.v(168): truncated value with size 32 to match size of target (8) File: /home/turri/Public/SDRAMStressTest/rtl/lfsr.v Line: 168
Info (12128): Elaborating entity "porttest" for hierarchy "sdramtest_top:guest|sdramtest:test|porttest:vram0port" File: /home/turri/Public/SDRAMStressTest/rtl/sdramtest.sv Line: 138
Warning (10230): Verilog HDL assignment warning at porttest.sv(135): truncated value with size 32 to match size of target (13) File: /home/turri/Public/SDRAMStressTest/rtl/porttest.sv Line: 135
Warning (10230): Verilog HDL assignment warning at porttest.sv(177): truncated value with size 32 to match size of target (13) File: /home/turri/Public/SDRAMStressTest/rtl/porttest.sv Line: 177
Warning (10230): Verilog HDL assignment warning at porttest.sv(187): truncated value with size 32 to match size of target (13) File: /home/turri/Public/SDRAMStressTest/rtl/porttest.sv Line: 187
Info (12128): Elaborating entity "lfsr" for hierarchy "sdramtest_top:guest|sdramtest:test|porttest:vram0port|lfsr:cyclelfsr" File: /home/turri/Public/SDRAMStressTest/rtl/porttest.sv Line: 34
Warning (10230): Verilog HDL assignment warning at lfsr.v(168): truncated value with size 32 to match size of target (8) File: /home/turri/Public/SDRAMStressTest/rtl/lfsr.v Line: 168
Info (12128): Elaborating entity "lfsr" for hierarchy "sdramtest_top:guest|sdramtest:test|porttest:vram0port|lfsr:addrlfsr" File: /home/turri/Public/SDRAMStressTest/rtl/porttest.sv Line: 50
Warning (10230): Verilog HDL assignment warning at lfsr.v(168): truncated value with size 32 to match size of target (8) File: /home/turri/Public/SDRAMStressTest/rtl/lfsr.v Line: 168
Info (12128): Elaborating entity "porttest" for hierarchy "sdramtest_top:guest|sdramtest:test|porttest:vram1port" File: /home/turri/Public/SDRAMStressTest/rtl/sdramtest.sv Line: 172
Warning (10230): Verilog HDL assignment warning at porttest.sv(135): truncated value with size 32 to match size of target (14) File: /home/turri/Public/SDRAMStressTest/rtl/porttest.sv Line: 135
Warning (10230): Verilog HDL assignment warning at porttest.sv(177): truncated value with size 32 to match size of target (14) File: /home/turri/Public/SDRAMStressTest/rtl/porttest.sv Line: 177
Warning (10230): Verilog HDL assignment warning at porttest.sv(187): truncated value with size 32 to match size of target (14) File: /home/turri/Public/SDRAMStressTest/rtl/porttest.sv Line: 187
Info (12128): Elaborating entity "lfsr" for hierarchy "sdramtest_top:guest|sdramtest:test|porttest:vram1port|lfsr:cyclelfsr" File: /home/turri/Public/SDRAMStressTest/rtl/porttest.sv Line: 34
Warning (10230): Verilog HDL assignment warning at lfsr.v(168): truncated value with size 32 to match size of target (8) File: /home/turri/Public/SDRAMStressTest/rtl/lfsr.v Line: 168
Info (12128): Elaborating entity "porttest" for hierarchy "sdramtest_top:guest|sdramtest:test|porttest:aramport" File: /home/turri/Public/SDRAMStressTest/rtl/sdramtest.sv Line: 206
Warning (10230): Verilog HDL assignment warning at porttest.sv(135): truncated value with size 32 to match size of target (15) File: /home/turri/Public/SDRAMStressTest/rtl/porttest.sv Line: 135
Warning (10230): Verilog HDL assignment warning at porttest.sv(177): truncated value with size 32 to match size of target (15) File: /home/turri/Public/SDRAMStressTest/rtl/porttest.sv Line: 177
Warning (10230): Verilog HDL assignment warning at porttest.sv(187): truncated value with size 32 to match size of target (15) File: /home/turri/Public/SDRAMStressTest/rtl/porttest.sv Line: 187
Info (12128): Elaborating entity "lfsr" for hierarchy "sdramtest_top:guest|sdramtest:test|porttest:aramport|lfsr:addrlfsr" File: /home/turri/Public/SDRAMStressTest/rtl/porttest.sv Line: 50
Warning (10230): Verilog HDL assignment warning at lfsr.v(168): truncated value with size 32 to match size of target (8) File: /home/turri/Public/SDRAMStressTest/rtl/lfsr.v Line: 168
Info (12128): Elaborating entity "sdram" for hierarchy "sdramtest_top:guest|sdramtest:test|sdram:sdram_ctrl" File: /home/turri/Public/SDRAMStressTest/rtl/sdramtest.sv Line: 234
Info (12128): Elaborating entity "refresh_schedule" for hierarchy "sdramtest_top:guest|sdramtest:test|sdram:sdram_ctrl|refresh_schedule:refresh_bank0" File: /home/turri/Public/SDRAMStressTest/rtl/sdram.sv Line: 325
Info (12128): Elaborating entity "refresh_schedule" for hierarchy "sdramtest_top:guest|sdramtest:test|sdram:sdram_ctrl|refresh_schedule:refresh_bank1" File: /home/turri/Public/SDRAMStressTest/rtl/sdram.sv Line: 336
Info (12128): Elaborating entity "refresh_schedule" for hierarchy "sdramtest_top:guest|sdramtest:test|sdram:sdram_ctrl|refresh_schedule:refresh_bank2" File: /home/turri/Public/SDRAMStressTest/rtl/sdram.sv Line: 347
Info (12128): Elaborating entity "debug_bridge_jtag" for hierarchy "sdramtest_top:guest|sdramtest:test|debug_bridge_jtag:bridge" File: /home/turri/Public/SDRAMStressTest/rtl/sdramtest.sv Line: 317
Warning (10036): Verilog HDL or VHDL warning at debug_bridge_jtag.vhd(58): object "ir_d3" assigned a value but never read File: /home/turri/Public/SDRAMStressTest/DeMiSTify/EightThirtyTwo/RTL/altera/debug_bridge_jtag.vhd Line: 58
Info (12128): Elaborating entity "debug_virtualjtag" for hierarchy "sdramtest_top:guest|sdramtest:test|debug_bridge_jtag:bridge|debug_virtualjtag:virtualjtag" File: /home/turri/Public/SDRAMStressTest/DeMiSTify/EightThirtyTwo/RTL/altera/debug_bridge_jtag.vhd Line: 92
Warning (10296): VHDL warning at debug_virtualjtag.vhd(124): ignored assignment of value to null range File: /home/turri/Public/SDRAMStressTest/DeMiSTify/EightThirtyTwo/RTL/altera/debug_virtualjtag.vhd Line: 124
Info (12128): Elaborating entity "sld_virtual_jtag" for hierarchy "sdramtest_top:guest|sdramtest:test|debug_bridge_jtag:bridge|debug_virtualjtag:virtualjtag|sld_virtual_jtag:sld_virtual_jtag_component" File: /home/turri/Public/SDRAMStressTest/DeMiSTify/EightThirtyTwo/RTL/altera/debug_virtualjtag.vhd Line: 119
Info (12130): Elaborated megafunction instantiation "sdramtest_top:guest|sdramtest:test|debug_bridge_jtag:bridge|debug_virtualjtag:virtualjtag|sld_virtual_jtag:sld_virtual_jtag_component" File: /home/turri/Public/SDRAMStressTest/DeMiSTify/EightThirtyTwo/RTL/altera/debug_virtualjtag.vhd Line: 119
Info (12133): Instantiated megafunction "sdramtest_top:guest|sdramtest:test|debug_bridge_jtag:bridge|debug_virtualjtag:virtualjtag|sld_virtual_jtag:sld_virtual_jtag_component" with the following parameter: File: /home/turri/Public/SDRAMStressTest/DeMiSTify/EightThirtyTwo/RTL/altera/debug_virtualjtag.vhd Line: 119
    Info (12134): Parameter "sld_auto_instance_index" = "NO"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "sld_ir_width" = "2"
    Info (12134): Parameter "sld_sim_action" = ""
    Info (12134): Parameter "sld_sim_n_scan" = "0"
    Info (12134): Parameter "sld_sim_total_length" = "0"
    Info (12134): Parameter "lpm_type" = "sld_virtual_jtag"
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "sdramtest_top:guest|sdramtest:test|debug_bridge_jtag:bridge|debug_virtualjtag:virtualjtag|sld_virtual_jtag:sld_virtual_jtag_component|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst" File: /home/turri/intelFPGA_lite/17.1/quartus/libraries/megafunctions/sld_virtual_jtag.v Line: 151
Info (12131): Elaborated megafunction instantiation "sdramtest_top:guest|sdramtest:test|debug_bridge_jtag:bridge|debug_virtualjtag:virtualjtag|sld_virtual_jtag:sld_virtual_jtag_component|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst", which is child of megafunction instantiation "sdramtest_top:guest|sdramtest:test|debug_bridge_jtag:bridge|debug_virtualjtag:virtualjtag|sld_virtual_jtag:sld_virtual_jtag_component" File: /home/turri/intelFPGA_lite/17.1/quartus/libraries/megafunctions/sld_virtual_jtag.v Line: 151
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "sdramtest_top:guest|sdramtest:test|debug_bridge_jtag:bridge|debug_virtualjtag:virtualjtag|sld_virtual_jtag:sld_virtual_jtag_component|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst" File: /home/turri/intelFPGA_lite/17.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 151
Info (12131): Elaborated megafunction instantiation "sdramtest_top:guest|sdramtest:test|debug_bridge_jtag:bridge|debug_virtualjtag:virtualjtag|sld_virtual_jtag:sld_virtual_jtag_component|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst", which is child of megafunction instantiation "sdramtest_top:guest|sdramtest:test|debug_bridge_jtag:bridge|debug_virtualjtag:virtualjtag|sld_virtual_jtag:sld_virtual_jtag_component" File: /home/turri/intelFPGA_lite/17.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 151
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "sdramtest_top:guest|sdramtest:test|debug_bridge_jtag:bridge|debug_virtualjtag:virtualjtag|sld_virtual_jtag:sld_virtual_jtag_component|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: /home/turri/intelFPGA_lite/17.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 414
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "sdramtest_top:guest|sdramtest:test|debug_bridge_jtag:bridge|debug_virtualjtag:virtualjtag|sld_virtual_jtag:sld_virtual_jtag_component|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: /home/turri/intelFPGA_lite/17.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "debug_fifo" for hierarchy "sdramtest_top:guest|sdramtest:test|debug_bridge_jtag:bridge|debug_fifo:fifotojtag" File: /home/turri/Public/SDRAMStressTest/DeMiSTify/EightThirtyTwo/RTL/altera/debug_bridge_jtag.vhd Line: 106
Info (12128): Elaborating entity "video_timings" for hierarchy "sdramtest_top:guest|sdramtest:test|video_timings:vt" File: /home/turri/Public/SDRAMStressTest/rtl/sdramtest.sv Line: 340
Info (12128): Elaborating entity "substitute_mcu" for hierarchy "substitute_mcu:controller" File: /home/turri/Public/SDRAMStressTest/neptuno/neptuno_top.vhd Line: 308
Warning (10036): Verilog HDL or VHDL warning at substitute_mcu.vhd(120): object "spi_active_d" assigned a value but never read File: /home/turri/Public/SDRAMStressTest/DeMiSTify/controller/substitute_mcu.vhd Line: 120
Warning (10036): Verilog HDL or VHDL warning at substitute_mcu.vhd(150): object "timer_reg_req" assigned a value but never read File: /home/turri/Public/SDRAMStressTest/DeMiSTify/controller/substitute_mcu.vhd Line: 150
Warning (10036): Verilog HDL or VHDL warning at substitute_mcu.vhd(151): object "timer_tick" assigned a value but never read File: /home/turri/Public/SDRAMStressTest/DeMiSTify/controller/substitute_mcu.vhd Line: 151
Warning (10036): Verilog HDL or VHDL warning at substitute_mcu.vhd(197): object "flushcaches" assigned a value but never read File: /home/turri/Public/SDRAMStressTest/DeMiSTify/controller/substitute_mcu.vhd Line: 197
Warning (10036): Verilog HDL or VHDL warning at substitute_mcu.vhd(201): object "debug_req" assigned a value but never read File: /home/turri/Public/SDRAMStressTest/DeMiSTify/controller/substitute_mcu.vhd Line: 201
Warning (10036): Verilog HDL or VHDL warning at substitute_mcu.vhd(203): object "debug_fromcpu" assigned a value but never read File: /home/turri/Public/SDRAMStressTest/DeMiSTify/controller/substitute_mcu.vhd Line: 203
Warning (10036): Verilog HDL or VHDL warning at substitute_mcu.vhd(205): object "debug_wr" assigned a value but never read File: /home/turri/Public/SDRAMStressTest/DeMiSTify/controller/substitute_mcu.vhd Line: 205
Info (12128): Elaborating entity "simple_uart" for hierarchy "substitute_mcu:controller|simple_uart:\genuart:myuart" File: /home/turri/Public/SDRAMStressTest/DeMiSTify/controller/substitute_mcu.vhd Line: 295
Info (12128): Elaborating entity "io_ps2_com" for hierarchy "substitute_mcu:controller|io_ps2_com:mykeyboard" File: /home/turri/Public/SDRAMStressTest/DeMiSTify/controller/substitute_mcu.vhd Line: 318
Info (12128): Elaborating entity "spi_controller" for hierarchy "substitute_mcu:controller|spi_controller:spi" File: /home/turri/Public/SDRAMStressTest/DeMiSTify/controller/substitute_mcu.vhd Line: 389
Info (12128): Elaborating entity "interrupt_controller" for hierarchy "substitute_mcu:controller|interrupt_controller:intcontroller" File: /home/turri/Public/SDRAMStressTest/DeMiSTify/controller/substitute_mcu.vhd Line: 435
Info (12128): Elaborating entity "controller_rom" for hierarchy "substitute_mcu:controller|controller_rom:rom" File: /home/turri/Public/SDRAMStressTest/DeMiSTify/controller/substitute_mcu.vhd Line: 457
Info (12128): Elaborating entity "controller_rom1" for hierarchy "substitute_mcu:controller|controller_rom:rom|controller_rom1:rom1" File: /home/turri/Public/SDRAMStressTest/DeMiSTify/firmware/controller_rom.vhd Line: 41
Info (12128): Elaborating entity "controller_rom2" for hierarchy "substitute_mcu:controller|controller_rom:rom|controller_rom2:rom2" File: /home/turri/Public/SDRAMStressTest/DeMiSTify/firmware/controller_rom.vhd Line: 56
Info (12128): Elaborating entity "eightthirtytwo_cpu" for hierarchy "substitute_mcu:controller|eightthirtytwo_cpu:cpu" File: /home/turri/Public/SDRAMStressTest/DeMiSTify/controller/substitute_mcu.vhd Line: 502
Warning (10631): VHDL Process Statement warning at eightthirtytwo_cpu.vhd(536): inferring latch(es) for signal or variable "thread2", which holds its previous value in one or more paths through the process File: /home/turri/Public/SDRAMStressTest/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_cpu.vhd Line: 536
Warning (10873): Using initial value X (don't care) for net "debug_q" at eightthirtytwo_cpu.vhd(52) File: /home/turri/Public/SDRAMStressTest/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_cpu.vhd Line: 52
Warning (10873): Using initial value X (don't care) for net "regfile2.flag_cond" at eightthirtytwo_cpu.vhd(94) File: /home/turri/Public/SDRAMStressTest/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_cpu.vhd Line: 94
Warning (10873): Using initial value X (don't care) for net "debug_req" at eightthirtytwo_cpu.vhd(53) File: /home/turri/Public/SDRAMStressTest/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_cpu.vhd Line: 53
Warning (10873): Using initial value X (don't care) for net "debug_wr" at eightthirtytwo_cpu.vhd(54) File: /home/turri/Public/SDRAMStressTest/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_cpu.vhd Line: 54
Info (10041): Inferred latch for "thread2.setpc" at eightthirtytwo_cpu.vhd(536) File: /home/turri/Public/SDRAMStressTest/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_cpu.vhd Line: 536
Info (12128): Elaborating entity "eightthirtytwo_fetchloadstore" for hierarchy "substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_fetchloadstore:\genlsfnodual:fetchloadstore" File: /home/turri/Public/SDRAMStressTest/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_cpu.vhd Line: 329
Warning (10036): Verilog HDL or VHDL warning at eightthirtytwo_fetchloadstore.vhd(94): object "opcodebuffer2_valid" assigned a value but never read File: /home/turri/Public/SDRAMStressTest/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_fetchloadstore.vhd Line: 94
Warning (10036): Verilog HDL or VHDL warning at eightthirtytwo_fetchloadstore.vhd(101): object "fetch2_word" assigned a value but never read File: /home/turri/Public/SDRAMStressTest/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_fetchloadstore.vhd Line: 101
Warning (10873): Using initial value X (don't care) for net "opcode2" at eightthirtytwo_fetchloadstore.vhd(53) File: /home/turri/Public/SDRAMStressTest/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_fetchloadstore.vhd Line: 53
Warning (10873): Using initial value X (don't care) for net "opcode2_valid" at eightthirtytwo_fetchloadstore.vhd(54) File: /home/turri/Public/SDRAMStressTest/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_fetchloadstore.vhd Line: 54
Info (12128): Elaborating entity "eightthirtytwo_aligner_le" for hierarchy "substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_fetchloadstore:\genlsfnodual:fetchloadstore|eightthirtytwo_aligner_le:\align_le:aligner" File: /home/turri/Public/SDRAMStressTest/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_fetchloadstore.vhd Line: 521
Info (12128): Elaborating entity "eightthirtytwo_decode" for hierarchy "substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_decode:decoder" File: /home/turri/Public/SDRAMStressTest/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_cpu.vhd Line: 376
Info (12128): Elaborating entity "eightthirtytwo_alu" for hierarchy "substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu" File: /home/turri/Public/SDRAMStressTest/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_cpu.vhd Line: 401
Info (12128): Elaborating entity "eightthirtytwo_shifter" for hierarchy "substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|eightthirtytwo_shifter:shifter" File: /home/turri/Public/SDRAMStressTest/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_alu.vhd Line: 229
Info (12128): Elaborating entity "eightthirtytwo_hazard" for hierarchy "substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_hazard:hazard1" File: /home/turri/Public/SDRAMStressTest/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_cpu.vhd Line: 442
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2023.12.19.01:44:02 Progress: Loading sld53108020/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld53108020/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: /home/turri/Public/SDRAMStressTest/neptuno/db/ip/sld53108020/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld53108020/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: /home/turri/Public/SDRAMStressTest/neptuno/db/ip/sld53108020/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld53108020/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: /home/turri/Public/SDRAMStressTest/neptuno/db/ip/sld53108020/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld53108020/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: /home/turri/Public/SDRAMStressTest/neptuno/db/ip/sld53108020/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld53108020/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: /home/turri/Public/SDRAMStressTest/neptuno/db/ip/sld53108020/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: /home/turri/Public/SDRAMStressTest/neptuno/db/ip/sld53108020/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld53108020/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: /home/turri/Public/SDRAMStressTest/neptuno/db/ip/sld53108020/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13049): Converted tri-state buffer "sdramtest_top:guest|user_io:user_io|SPI_MISO" feeding internal logic into a wire File: /home/turri/Public/SDRAMStressTest/mist-modules/user_io.v Line: 35
Warning (276027): Inferred dual-clock RAM node "sdramtest_top:guest|sdramtest:test|debug_bridge_jtag:bridge|debug_fifo:fifotojtag|storage_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "sdramtest_top:guest|sdramtest:test|debug_bridge_jtag:bridge|debug_fifo:fifofromjtag|storage_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "sdramtest_top:guest|mist_video:mist_video|osd:osd|osd_buffer_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Info (19000): Inferred 6 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "sdramtest_top:guest|sdramtest:test|debug_bridge_jtag:bridge|debug_fifo:fifotojtag|storage_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 4
        Info (286033): Parameter NUMWORDS_A set to 16
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 4
        Info (286033): Parameter NUMWORDS_B set to 16
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "substitute_mcu:controller|controller_rom:rom|controller_rom2:rom2|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter WIDTH_BYTEENA_A set to 4
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/SDRAMStressTest_neptuno.ram0_controller_rom2_f950ebce.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "substitute_mcu:controller|controller_rom:rom|controller_rom1:rom1|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 11
        Info (286033): Parameter NUMWORDS_A set to 2048
        Info (286033): Parameter WIDTH_BYTEENA_A set to 4
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/SDRAMStressTest_neptuno.ram0_controller_rom1_abf1d3d7.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "sdramtest_top:guest|sdramtest:test|debug_bridge_jtag:bridge|debug_fifo:fifofromjtag|storage_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 11
        Info (286033): Parameter WIDTHAD_A set to 4
        Info (286033): Parameter NUMWORDS_A set to 16
        Info (286033): Parameter WIDTH_B set to 11
        Info (286033): Parameter WIDTHAD_B set to 4
        Info (286033): Parameter NUMWORDS_B set to 16
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "sdramtest_top:guest|mist_video:mist_video|osd:osd|osd_buffer_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 11
        Info (286033): Parameter NUMWORDS_A set to 2048
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 11
        Info (286033): Parameter NUMWORDS_B set to 2048
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "sdramtest_top:guest|mist_video:mist_video|RGBtoYPbPr:rgb2ypbpr|hs_d_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 3
        Info (286033): Parameter WIDTH set to 32
Info (278001): Inferred 1 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|Mult0" File: /home/turri/Public/SDRAMStressTest/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_alu.vhd Line: 124
Info (12130): Elaborated megafunction instantiation "sdramtest_top:guest|sdramtest:test|debug_bridge_jtag:bridge|debug_fifo:fifotojtag|altsyncram:storage_rtl_0"
Info (12133): Instantiated megafunction "sdramtest_top:guest|sdramtest:test|debug_bridge_jtag:bridge|debug_fifo:fifotojtag|altsyncram:storage_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "4"
    Info (12134): Parameter "NUMWORDS_A" = "16"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_B" = "4"
    Info (12134): Parameter "NUMWORDS_B" = "16"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_tee1.tdf
    Info (12023): Found entity 1: altsyncram_tee1 File: /home/turri/Public/SDRAMStressTest/neptuno/db/altsyncram_tee1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "substitute_mcu:controller|controller_rom:rom|controller_rom2:rom2|altsyncram:ram_rtl_0"
Info (12133): Instantiated megafunction "substitute_mcu:controller|controller_rom:rom|controller_rom2:rom2|altsyncram:ram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "SINGLE_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "1024"
    Info (12134): Parameter "WIDTH_BYTEENA_A" = "4"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/SDRAMStressTest_neptuno.ram0_controller_rom2_f950ebce.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_dee1.tdf
    Info (12023): Found entity 1: altsyncram_dee1 File: /home/turri/Public/SDRAMStressTest/neptuno/db/altsyncram_dee1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "substitute_mcu:controller|controller_rom:rom|controller_rom1:rom1|altsyncram:ram_rtl_0"
Info (12133): Instantiated megafunction "substitute_mcu:controller|controller_rom:rom|controller_rom1:rom1|altsyncram:ram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "SINGLE_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "11"
    Info (12134): Parameter "NUMWORDS_A" = "2048"
    Info (12134): Parameter "WIDTH_BYTEENA_A" = "4"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/SDRAMStressTest_neptuno.ram0_controller_rom1_abf1d3d7.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_eee1.tdf
    Info (12023): Found entity 1: altsyncram_eee1 File: /home/turri/Public/SDRAMStressTest/neptuno/db/altsyncram_eee1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "sdramtest_top:guest|sdramtest:test|debug_bridge_jtag:bridge|debug_fifo:fifofromjtag|altsyncram:storage_rtl_0"
Info (12133): Instantiated megafunction "sdramtest_top:guest|sdramtest:test|debug_bridge_jtag:bridge|debug_fifo:fifofromjtag|altsyncram:storage_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "11"
    Info (12134): Parameter "WIDTHAD_A" = "4"
    Info (12134): Parameter "NUMWORDS_A" = "16"
    Info (12134): Parameter "WIDTH_B" = "11"
    Info (12134): Parameter "WIDTHAD_B" = "4"
    Info (12134): Parameter "NUMWORDS_B" = "16"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_nee1.tdf
    Info (12023): Found entity 1: altsyncram_nee1 File: /home/turri/Public/SDRAMStressTest/neptuno/db/altsyncram_nee1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "sdramtest_top:guest|mist_video:mist_video|osd:osd|altsyncram:osd_buffer_rtl_0"
Info (12133): Instantiated megafunction "sdramtest_top:guest|mist_video:mist_video|osd:osd|altsyncram:osd_buffer_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "11"
    Info (12134): Parameter "NUMWORDS_A" = "2048"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "11"
    Info (12134): Parameter "NUMWORDS_B" = "2048"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_dle1.tdf
    Info (12023): Found entity 1: altsyncram_dle1 File: /home/turri/Public/SDRAMStressTest/neptuno/db/altsyncram_dle1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "sdramtest_top:guest|mist_video:mist_video|RGBtoYPbPr:rgb2ypbpr|altshift_taps:hs_d_rtl_0"
Info (12133): Instantiated megafunction "sdramtest_top:guest|mist_video:mist_video|RGBtoYPbPr:rgb2ypbpr|altshift_taps:hs_d_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "3"
    Info (12134): Parameter "WIDTH" = "32"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_a6m.tdf
    Info (12023): Found entity 1: shift_taps_a6m File: /home/turri/Public/SDRAMStressTest/neptuno/db/shift_taps_a6m.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_vk31.tdf
    Info (12023): Found entity 1: altsyncram_vk31 File: /home/turri/Public/SDRAMStressTest/neptuno/db/altsyncram_vk31.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_24e.tdf
    Info (12023): Found entity 1: add_sub_24e File: /home/turri/Public/SDRAMStressTest/neptuno/db/add_sub_24e.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_6pf.tdf
    Info (12023): Found entity 1: cntr_6pf File: /home/turri/Public/SDRAMStressTest/neptuno/db/cntr_6pf.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ogc.tdf
    Info (12023): Found entity 1: cmpr_ogc File: /home/turri/Public/SDRAMStressTest/neptuno/db/cmpr_ogc.tdf Line: 22
Info (12130): Elaborated megafunction instantiation "substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|lpm_mult:Mult0" File: /home/turri/Public/SDRAMStressTest/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_alu.vhd Line: 124
Info (12133): Instantiated megafunction "substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|lpm_mult:Mult0" with the following parameter: File: /home/turri/Public/SDRAMStressTest/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_alu.vhd Line: 124
    Info (12134): Parameter "LPM_WIDTHA" = "33"
    Info (12134): Parameter "LPM_WIDTHB" = "33"
    Info (12134): Parameter "LPM_WIDTHP" = "66"
    Info (12134): Parameter "LPM_WIDTHR" = "66"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_86t.tdf
    Info (12023): Found entity 1: mult_86t File: /home/turri/Public/SDRAMStressTest/neptuno/db/mult_86t.tdf Line: 30
Warning (12241): 9 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13014): Ignored 207 buffer(s)
    Info (13019): Ignored 207 SOFT buffer(s)
Info (13000): Registers with preset signals will power-up high File: /home/turri/Public/SDRAMStressTest/rtl/sdram.sv Line: 616
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LED" is stuck at GND File: /home/turri/Public/SDRAMStressTest/neptuno/neptuno_top.vhd Line: 14
    Warning (13410): Pin "DRAM_CKE" is stuck at VCC File: /home/turri/Public/SDRAMStressTest/neptuno/neptuno_top.vhd Line: 16
    Warning (13410): Pin "SIGMA_R" is stuck at VCC File: /home/turri/Public/SDRAMStressTest/neptuno/neptuno_top.vhd Line: 32
    Warning (13410): Pin "SIGMA_L" is stuck at VCC File: /home/turri/Public/SDRAMStressTest/neptuno/neptuno_top.vhd Line: 33
    Warning (13410): Pin "joyP7_o" is stuck at VCC File: /home/turri/Public/SDRAMStressTest/neptuno/neptuno_top.vhd Line: 43
    Warning (13410): Pin "stm_rst_o" is stuck at GND File: /home/turri/Public/SDRAMStressTest/neptuno/neptuno_top.vhd Line: 55
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 328 registers lost all their fanouts during netlist optimizations.
Info (17017): Removed the following redundant logic cells
    Info (17048): Logic cell "sdramtest_top:guest|mist_video:mist_video|osd:osd|v_osd_start[5]~18"
    Info (17048): Logic cell "sdramtest_top:guest|mist_video:mist_video|osd:osd|v_osd_start[4]~20"
    Info (17048): Logic cell "sdramtest_top:guest|mist_video:mist_video|osd:osd|v_osd_start[3]~22"
    Info (17048): Logic cell "sdramtest_top:guest|mist_video:mist_video|osd:osd|v_osd_start[2]~24"
    Info (17048): Logic cell "sdramtest_top:guest|mist_video:mist_video|osd:osd|v_osd_start[1]~26"
    Info (17048): Logic cell "sdramtest_top:guest|mist_video:mist_video|osd:osd|v_osd_start[0]~28"
Info (17016): Found the following redundant logic cells in design
    Info (17048): Logic cell "sdramtest_top:guest|user_io:user_io|serial_out_byte[2]" File: /home/turri/Public/SDRAMStressTest/mist-modules/user_io.v Line: 398
    Info (17048): Logic cell "sdramtest_top:guest|user_io:user_io|serial_out_byte[1]" File: /home/turri/Public/SDRAMStressTest/mist-modules/user_io.v Line: 398
    Info (17048): Logic cell "sdramtest_top:guest|user_io:user_io|serial_out_byte[3]" File: /home/turri/Public/SDRAMStressTest/mist-modules/user_io.v Line: 398
    Info (17048): Logic cell "sdramtest_top:guest|user_io:user_io|serial_out_byte[0]" File: /home/turri/Public/SDRAMStressTest/mist-modules/user_io.v Line: 398
    Info (17048): Logic cell "sdramtest_top:guest|user_io:user_io|serial_out_byte[5]" File: /home/turri/Public/SDRAMStressTest/mist-modules/user_io.v Line: 398
    Info (17048): Logic cell "sdramtest_top:guest|user_io:user_io|serial_out_byte[6]" File: /home/turri/Public/SDRAMStressTest/mist-modules/user_io.v Line: 398
    Info (17048): Logic cell "sdramtest_top:guest|user_io:user_io|serial_out_byte[7]" File: /home/turri/Public/SDRAMStressTest/mist-modules/user_io.v Line: 398
    Info (17048): Logic cell "sdramtest_top:guest|user_io:user_io|serial_out_byte[4]" File: /home/turri/Public/SDRAMStressTest/mist-modules/user_io.v Line: 398
Info (144001): Generated suppressed messages file /home/turri/Public/SDRAMStressTest/neptuno/output_files/SDRAMStressTest_neptuno.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 2 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "AUDIO_INPUT" File: /home/turri/Public/SDRAMStressTest/neptuno/neptuno_top.vhd Line: 51
    Warning (15610): No output dependent on input pin "stm_tx_i" File: /home/turri/Public/SDRAMStressTest/neptuno/neptuno_top.vhd Line: 54
Info (21057): Implemented 7256 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 8 input pins
    Info (21059): Implemented 55 output pins
    Info (21060): Implemented 20 bidirectional pins
    Info (21061): Implemented 7016 logic cells
    Info (21064): Implemented 147 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 8 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 74 warnings
    Info: Peak virtual memory: 1127 megabytes
    Info: Processing ended: Tue Dec 19 01:44:36 2023
    Info: Elapsed time: 00:00:54
    Info: Total CPU time (on all processors): 00:01:23
Info: *******************************************************************
Info: Running Quartus Prime Fitter
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Processing started: Tue Dec 19 01:44:37 2023
Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off SDRAMStressTest_neptuno -c SDRAMStressTest_neptuno
Info: qfit2_default_script.tcl version: #3
Info: Project  = SDRAMStressTest_neptuno
Info: Revision = SDRAMStressTest_neptuno
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (119006): Selected device EP4CE55F23C8 for design "SDRAMStressTest_neptuno"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (15535): Implemented PLL "sdramtest_top:guest|pll:pll|altpll:altpll_component|pll_altpll:auto_generated|pll1" as Cyclone IV E PLL type File: /home/turri/Public/SDRAMStressTest/neptuno/db/pll_altpll.v Line: 50
    Info (15099): Implementing clock multiplication of 2, clock division of 1, and phase shift of -54 degrees (-1500 ps) for sdramtest_top:guest|pll:pll|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] port File: /home/turri/Public/SDRAMStressTest/neptuno/db/pll_altpll.v Line: 50
    Info (15099): Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for sdramtest_top:guest|pll:pll|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] port File: /home/turri/Public/SDRAMStressTest/neptuno/db/pll_altpll.v Line: 50
    Info (15099): Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for sdramtest_top:guest|pll:pll|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] port File: /home/turri/Public/SDRAMStressTest/neptuno/db/pll_altpll.v Line: 50
Info (171004): Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP4CE15F23C8 is compatible
    Info (176445): Device EP4CE40F23C8 is compatible
    Info (176445): Device EP4CE30F23C8 is compatible
    Info (176445): Device EP4CE75F23C8 is compatible
    Info (176445): Device EP4CE115F23C8 is compatible
Info (169124): Fitter converted 1 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_DCLK~ is reserved at location K2
Info (169141): DATA[0] dual-purpose pin not reserved
Info (12825): Data[1]/ASDO dual-purpose pin not reserved
Info (12825): nCSO dual-purpose pin not reserved
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: '../DeMiSTify/Board/neptuno/constraints.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {guest|pll|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 2 -phase -54.00 -duty_cycle 50.00 -name {guest|pll|altpll_component|auto_generated|pll1|clk[0]} {guest|pll|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {guest|pll|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 2 -duty_cycle 50.00 -name {guest|pll|altpll_component|auto_generated|pll1|clk[1]} {guest|pll|altpll_component|auto_generated|pll1|clk[1]}
    Info (332110): create_generated_clock -source {guest|pll|altpll_component|auto_generated|pll1|inclk[0]} -duty_cycle 50.00 -name {guest|pll|altpll_component|auto_generated|pll1|clk[2]} {guest|pll|altpll_component|auto_generated|pll1|clk[2]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332104): Reading SDC File: '../mist/constraints.sdc'
Info (332104): Reading SDC File: '../DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_multicycles.sdc'
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 8 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):  100.000 altera_reserved_tck
    Info (332111):   20.000       clk_50
    Info (332111):   10.000 guest|pll|altpll_component|auto_generated|pll1|clk[0]
    Info (332111):   10.000 guest|pll|altpll_component|auto_generated|pll1|clk[1]
    Info (332111):   20.000 guest|pll|altpll_component|auto_generated|pll1|clk[2]
    Info (332111):   20.000       i2sclk
    Info (332111):   10.000     sdramclk
    Info (332111):  320.000       spiclk
Info (176353): Automatically promoted node clock_50_i~input (placed in PIN T2 (CLK2, DIFFCLK_1p)) File: /home/turri/Public/SDRAMStressTest/neptuno/neptuno_top.vhd Line: 13
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1
Info (176353): Automatically promoted node sdramtest_top:guest|pll:pll|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] (placed in counter C0 of PLL_1) File: /home/turri/Public/SDRAMStressTest/neptuno/db/pll_altpll.v Line: 92
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3
Info (176353): Automatically promoted node sdramtest_top:guest|pll:pll|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] (placed in counter C1 of PLL_1) File: /home/turri/Public/SDRAMStressTest/neptuno/db/pll_altpll.v Line: 92
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4
Info (176353): Automatically promoted node sdramtest_top:guest|pll:pll|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] (placed in counter C2 of PLL_1) File: /home/turri/Public/SDRAMStressTest/neptuno/db/pll_altpll.v Line: 92
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2
Info (176353): Automatically promoted node altera_internal_jtag~TCKUTAP 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node substitute_mcu:controller|spi_controller:spi|sck  File: /home/turri/Public/SDRAMStressTest/DeMiSTify/controller/spi_controller.vhd Line: 60
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node substitute_mcu:controller|spi_controller:spi|sck~0 File: /home/turri/Public/SDRAMStressTest/DeMiSTify/controller/spi_controller.vhd Line: 60
        Info (176357): Destination node substitute_mcu:controller|spi_controller:spi|mosi~0 File: /home/turri/Public/SDRAMStressTest/DeMiSTify/controller/spi_controller.vhd Line: 38
        Info (176357): Destination node substitute_mcu:controller|spi_controller:spi|shiftcnt[4]~18 File: /home/turri/Public/SDRAMStressTest/DeMiSTify/controller/spi_controller.vhd Line: 60
        Info (176357): Destination node substitute_mcu:controller|spi_controller:spi|sd_shift~4 File: /home/turri/Public/SDRAMStressTest/DeMiSTify/controller/spi_controller.vhd Line: 46
        Info (176357): Destination node sd_sclk_o~output File: /home/turri/Public/SDRAMStressTest/neptuno/neptuno_top.vhd Line: 59
Info (176353): Automatically promoted node sdramtest_top:guest|sdramtest:test|reset_n  File: /home/turri/Public/SDRAMStressTest/rtl/sdramtest.sv Line: 26
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node sdramtest_top:guest|sdramtest:test|sdram:sdram_ctrl|SDRAM_A[0] File: /home/turri/Public/SDRAMStressTest/rtl/sdram.sv Line: 616
        Info (176357): Destination node sdramtest_top:guest|sdramtest:test|sdram:sdram_ctrl|SDRAM_A[1] File: /home/turri/Public/SDRAMStressTest/rtl/sdram.sv Line: 616
        Info (176357): Destination node sdramtest_top:guest|sdramtest:test|sdram:sdram_ctrl|SDRAM_A[2] File: /home/turri/Public/SDRAMStressTest/rtl/sdram.sv Line: 616
        Info (176357): Destination node sdramtest_top:guest|sdramtest:test|sdram:sdram_ctrl|SDRAM_A[3] File: /home/turri/Public/SDRAMStressTest/rtl/sdram.sv Line: 616
        Info (176357): Destination node sdramtest_top:guest|sdramtest:test|sdram:sdram_ctrl|SDRAM_A[4] File: /home/turri/Public/SDRAMStressTest/rtl/sdram.sv Line: 616
        Info (176357): Destination node sdramtest_top:guest|sdramtest:test|sdram:sdram_ctrl|SDRAM_A[5] File: /home/turri/Public/SDRAMStressTest/rtl/sdram.sv Line: 616
        Info (176357): Destination node sdramtest_top:guest|sdramtest:test|sdram:sdram_ctrl|SDRAM_A[6] File: /home/turri/Public/SDRAMStressTest/rtl/sdram.sv Line: 616
        Info (176357): Destination node sdramtest_top:guest|sdramtest:test|sdram:sdram_ctrl|SDRAM_A[7] File: /home/turri/Public/SDRAMStressTest/rtl/sdram.sv Line: 616
        Info (176357): Destination node sdramtest_top:guest|sdramtest:test|sdram:sdram_ctrl|SDRAM_A[8] File: /home/turri/Public/SDRAMStressTest/rtl/sdram.sv Line: 616
        Info (176357): Destination node sdramtest_top:guest|sdramtest:test|sdram:sdram_ctrl|SDRAM_A[9] File: /home/turri/Public/SDRAMStressTest/rtl/sdram.sv Line: 616
        Info (176358): Non-global destination nodes limited to 10 nodes
Info (176353): Automatically promoted node substitute_mcu:controller|reset_n  File: /home/turri/Public/SDRAMStressTest/DeMiSTify/controller/substitute_mcu.vhd Line: 94
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node substitute_mcu:controller|spi_trigger File: /home/turri/Public/SDRAMStressTest/DeMiSTify/controller/substitute_mcu.vhd Line: 117
        Info (176357): Destination node substitute_mcu:controller|interrupt_controller:intcontroller|status[1] File: /home/turri/Public/SDRAMStressTest/DeMiSTify/controller/interrupt_controller.vhd Line: 42
        Info (176357): Destination node substitute_mcu:controller|interrupt_controller:intcontroller|int File: /home/turri/Public/SDRAMStressTest/DeMiSTify/controller/interrupt_controller.vhd Line: 30
        Info (176357): Destination node substitute_mcu:controller|interrupt_controller:intcontroller|pending[1] File: /home/turri/Public/SDRAMStressTest/DeMiSTify/controller/interrupt_controller.vhd Line: 42
        Info (176357): Destination node substitute_mcu:controller|io_ps2_com:mykeyboard|comState.stateWait100 File: /home/turri/Public/SDRAMStressTest/DeMiSTify/controller/io_ps2_com.vhd Line: 85
        Info (176357): Destination node substitute_mcu:controller|io_ps2_com:mykeyboard|comState.stateClockAndDataLow File: /home/turri/Public/SDRAMStressTest/DeMiSTify/controller/io_ps2_com.vhd Line: 85
        Info (176357): Destination node substitute_mcu:controller|io_ps2_com:mykeyboard|comState.stateWaitClockLow File: /home/turri/Public/SDRAMStressTest/DeMiSTify/controller/io_ps2_com.vhd Line: 85
        Info (176357): Destination node substitute_mcu:controller|io_ps2_com:mykeyboard|comState.stateWaitClockHigh File: /home/turri/Public/SDRAMStressTest/DeMiSTify/controller/io_ps2_com.vhd Line: 85
        Info (176357): Destination node substitute_mcu:controller|io_ps2_com:mymouse|comState.stateWait100 File: /home/turri/Public/SDRAMStressTest/DeMiSTify/controller/io_ps2_com.vhd Line: 85
        Info (176357): Destination node substitute_mcu:controller|io_ps2_com:mymouse|comState.stateClockAndDataLow File: /home/turri/Public/SDRAMStressTest/DeMiSTify/controller/io_ps2_com.vhd Line: 85
        Info (176358): Non-global destination nodes limited to 10 nodes
Info (176353): Automatically promoted node sdramtest_top:guest|user_io:user_io|status[0]  File: /home/turri/Public/SDRAMStressTest/mist-modules/user_io.v Line: 535
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node sdramtest_top:guest|sdramtest:test|reset_n File: /home/turri/Public/SDRAMStressTest/rtl/sdramtest.sv Line: 26
        Info (176357): Destination node sdramtest_top:guest|sdramtest:test|sdram:sdram_ctrl|cas_wrdata[12]~0 File: /home/turri/Public/SDRAMStressTest/rtl/sdram.sv Line: 616
        Info (176357): Destination node sdramtest_top:guest|user_io:user_io|status[0]~9 File: /home/turri/Public/SDRAMStressTest/mist-modules/user_io.v Line: 535
        Info (176357): Destination node sdramtest_top:guest|sdramtest:test|debug_bridge_jtag:bridge|q[31]~0 File: /home/turri/Public/SDRAMStressTest/DeMiSTify/EightThirtyTwo/RTL/altera/debug_bridge_jtag.vhd Line: 141
        Info (176357): Destination node sdramtest_top:guest|comb~0
        Info (176357): Destination node sdramtest_top:guest|sdramtest:test|porttest:wramport|lfsr:datalfsr|saved[7]~0 File: /home/turri/Public/SDRAMStressTest/rtl/lfsr.v Line: 281
        Info (176357): Destination node sdramtest_top:guest|sdramtest:test|porttest:romport|lfsr:datalfsr|saved[15]~0 File: /home/turri/Public/SDRAMStressTest/rtl/lfsr.v Line: 281
        Info (176357): Destination node sdramtest_top:guest|sdramtest:test|porttest:vram1port|lfsr:datalfsr|saved[15]~0 File: /home/turri/Public/SDRAMStressTest/rtl/lfsr.v Line: 281
        Info (176357): Destination node sdramtest_top:guest|sdramtest:test|porttest:aramport|lfsr:datalfsr|saved[7]~0 File: /home/turri/Public/SDRAMStressTest/rtl/lfsr.v Line: 281
        Info (176357): Destination node sdramtest_top:guest|sdramtest:test|porttest:vram0port|lfsr:datalfsr|saved[15]~0 File: /home/turri/Public/SDRAMStressTest/rtl/lfsr.v Line: 281
        Info (176358): Non-global destination nodes limited to 10 nodes
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176218): Packed 43 registers into blocks of type Block RAM
    Extra Info (176218): Packed 36 registers into blocks of type Embedded multiplier block
    Extra Info (176218): Packed 16 registers into blocks of type I/O Input Buffer
    Extra Info (176220): Created 36 register duplicates
Warning (15064): PLL "sdramtest_top:guest|pll:pll|altpll:altpll_component|pll_altpll:auto_generated|pll1" output port clk[0] feeds output pin "DRAM_CLK~output" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance File: /home/turri/Public/SDRAMStressTest/neptuno/db/pll_altpll.v Line: 50
Warning (15705): Ignored locations or region assignments to the following nodes
    Warning (15706): Node "I2C_SCL" is assigned to location or region, but does not exist in design
    Warning (15706): Node "I2C_SDA" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SPI_DI" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SPI_DO" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SPI_SCK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SPI_SS2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_A[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_A[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_A[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_A[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_A[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_A[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_A[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_A[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_A[18]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_A[19]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_A[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_A[20]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_A[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_A[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_A[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_A[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_A[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_A[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_A[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_LB" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_OE" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_Q[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_Q[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_Q[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_Q[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_Q[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_Q[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_Q[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_Q[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_Q[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_Q[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_Q[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_Q[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_Q[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_Q[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_UB" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_WE" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[5]" is assigned to location or region, but does not exist in design
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:09
Info (14896): Fitter has disabled Advanced Physical Optimization because it is not supported for the current family.
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:02
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:20
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 2% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 14% of the available device resources in the region that extends from location X11_Y10 to location X21_Y20
Info (170194): Fitter routing operations ending: elapsed time is 00:00:12
Info (11888): Total time spent on timing analysis during the Fitter is 8.78 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:05
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Warning (169177): 25 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems.
    Info (169178): Pin AUDIO_INPUT uses I/O standard 3.3-V LVTTL at AA13 File: /home/turri/Public/SDRAMStressTest/neptuno/neptuno_top.vhd Line: 51
    Info (169178): Pin stm_tx_i uses I/O standard 3.3-V LVTTL at J21 File: /home/turri/Public/SDRAMStressTest/neptuno/neptuno_top.vhd Line: 54
    Info (169178): Pin DRAM_DQ[0] uses I/O standard 3.3-V LVTTL at AA10 File: /home/turri/Public/SDRAMStressTest/neptuno/neptuno_top.vhd Line: 19
    Info (169178): Pin DRAM_DQ[1] uses I/O standard 3.3-V LVTTL at AB9 File: /home/turri/Public/SDRAMStressTest/neptuno/neptuno_top.vhd Line: 19
    Info (169178): Pin DRAM_DQ[2] uses I/O standard 3.3-V LVTTL at AA9 File: /home/turri/Public/SDRAMStressTest/neptuno/neptuno_top.vhd Line: 19
    Info (169178): Pin DRAM_DQ[3] uses I/O standard 3.3-V LVTTL at AB8 File: /home/turri/Public/SDRAMStressTest/neptuno/neptuno_top.vhd Line: 19
    Info (169178): Pin DRAM_DQ[4] uses I/O standard 3.3-V LVTTL at AA8 File: /home/turri/Public/SDRAMStressTest/neptuno/neptuno_top.vhd Line: 19
    Info (169178): Pin DRAM_DQ[5] uses I/O standard 3.3-V LVTTL at AB7 File: /home/turri/Public/SDRAMStressTest/neptuno/neptuno_top.vhd Line: 19
    Info (169178): Pin DRAM_DQ[6] uses I/O standard 3.3-V LVTTL at AA7 File: /home/turri/Public/SDRAMStressTest/neptuno/neptuno_top.vhd Line: 19
    Info (169178): Pin DRAM_DQ[7] uses I/O standard 3.3-V LVTTL at AB5 File: /home/turri/Public/SDRAMStressTest/neptuno/neptuno_top.vhd Line: 19
    Info (169178): Pin DRAM_DQ[8] uses I/O standard 3.3-V LVTTL at Y7 File: /home/turri/Public/SDRAMStressTest/neptuno/neptuno_top.vhd Line: 19
    Info (169178): Pin DRAM_DQ[9] uses I/O standard 3.3-V LVTTL at W8 File: /home/turri/Public/SDRAMStressTest/neptuno/neptuno_top.vhd Line: 19
    Info (169178): Pin DRAM_DQ[10] uses I/O standard 3.3-V LVTTL at Y8 File: /home/turri/Public/SDRAMStressTest/neptuno/neptuno_top.vhd Line: 19
    Info (169178): Pin DRAM_DQ[11] uses I/O standard 3.3-V LVTTL at V9 File: /home/turri/Public/SDRAMStressTest/neptuno/neptuno_top.vhd Line: 19
    Info (169178): Pin DRAM_DQ[12] uses I/O standard 3.3-V LVTTL at V10 File: /home/turri/Public/SDRAMStressTest/neptuno/neptuno_top.vhd Line: 19
    Info (169178): Pin DRAM_DQ[13] uses I/O standard 3.3-V LVTTL at Y10 File: /home/turri/Public/SDRAMStressTest/neptuno/neptuno_top.vhd Line: 19
    Info (169178): Pin DRAM_DQ[14] uses I/O standard 3.3-V LVTTL at W10 File: /home/turri/Public/SDRAMStressTest/neptuno/neptuno_top.vhd Line: 19
    Info (169178): Pin DRAM_DQ[15] uses I/O standard 3.3-V LVTTL at V11 File: /home/turri/Public/SDRAMStressTest/neptuno/neptuno_top.vhd Line: 19
    Info (169178): Pin PS2_KEYBOARD_CLK uses I/O standard 3.3-V LVTTL at B18 File: /home/turri/Public/SDRAMStressTest/neptuno/neptuno_top.vhd Line: 46
    Info (169178): Pin PS2_KEYBOARD_DAT uses I/O standard 3.3-V LVTTL at B17 File: /home/turri/Public/SDRAMStressTest/neptuno/neptuno_top.vhd Line: 47
    Info (169178): Pin PS2_MOUSE_CLK uses I/O standard 3.3-V LVTTL at B16 File: /home/turri/Public/SDRAMStressTest/neptuno/neptuno_top.vhd Line: 48
    Info (169178): Pin PS2_MOUSE_DAT uses I/O standard 3.3-V LVTTL at B15 File: /home/turri/Public/SDRAMStressTest/neptuno/neptuno_top.vhd Line: 49
    Info (169178): Pin clock_50_i uses I/O standard 3.3-V LVTTL at T2 File: /home/turri/Public/SDRAMStressTest/neptuno/neptuno_top.vhd Line: 13
    Info (169178): Pin JOY_DATA uses I/O standard 3.3-V LVTTL at B19 File: /home/turri/Public/SDRAMStressTest/neptuno/neptuno_top.vhd Line: 42
    Info (169178): Pin sd_miso_i uses I/O standard 3.3-V LVTTL at E21 File: /home/turri/Public/SDRAMStressTest/neptuno/neptuno_top.vhd Line: 61
Info (144001): Generated suppressed messages file /home/turri/Public/SDRAMStressTest/neptuno/output_files/SDRAMStressTest_neptuno.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 52 warnings
    Info: Peak virtual memory: 1987 megabytes
    Info: Processing ended: Tue Dec 19 01:45:37 2023
    Info: Elapsed time: 00:01:00
    Info: Total CPU time (on all processors): 00:02:02
Info: *******************************************************************
Info: Running Quartus Prime Assembler
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Processing started: Tue Dec 19 01:45:39 2023
Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off SDRAMStressTest_neptuno -c SDRAMStressTest_neptuno
Info (115031): Writing out detailed assembly data for power analysis
Info (115030): Assembler is generating device programming files
Info: Quartus Prime Assembler was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 818 megabytes
    Info: Processing ended: Tue Dec 19 01:45:43 2023
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:03
Info (293026): Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Processing started: Tue Dec 19 01:45:44 2023
Info: Command: quartus_sta SDRAMStressTest_neptuno -c SDRAMStressTest_neptuno
Info: qsta_default_script.tcl version: #3
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: '../DeMiSTify/Board/neptuno/constraints.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {guest|pll|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 2 -phase -54.00 -duty_cycle 50.00 -name {guest|pll|altpll_component|auto_generated|pll1|clk[0]} {guest|pll|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {guest|pll|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 2 -duty_cycle 50.00 -name {guest|pll|altpll_component|auto_generated|pll1|clk[1]} {guest|pll|altpll_component|auto_generated|pll1|clk[1]}
    Info (332110): create_generated_clock -source {guest|pll|altpll_component|auto_generated|pll1|inclk[0]} -duty_cycle 50.00 -name {guest|pll|altpll_component|auto_generated|pll1|clk[2]} {guest|pll|altpll_component|auto_generated|pll1|clk[2]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332104): Reading SDC File: '../mist/constraints.sdc'
Info (332104): Reading SDC File: '../DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_multicycles.sdc'
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 0.537
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.537               0.000 guest|pll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     3.076               0.000 sdramclk 
    Info (332119):     4.571               0.000 guest|pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     6.280               0.000 i2sclk 
    Info (332119):     7.585               0.000 clk_50 
    Info (332119):    12.149               0.000 spiclk 
    Info (332119):    45.317               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.392
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.392               0.000 spiclk 
    Info (332119):     0.400               0.000 guest|pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.429               0.000 clk_50 
    Info (332119):     0.448               0.000 altera_reserved_tck 
    Info (332119):     0.448               0.000 guest|pll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     1.295               0.000 sdramclk 
    Info (332119):    13.052               0.000 i2sclk 
Info (332146): Worst-case recovery slack is 4.426
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.426               0.000 guest|pll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    12.910               0.000 clk_50 
    Info (332119):    14.552               0.000 guest|pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    16.056               0.000 spiclk 
    Info (332119):    96.929               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 1.333
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.333               0.000 altera_reserved_tck 
    Info (332119):     1.790               0.000 guest|pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     2.022               0.000 spiclk 
    Info (332119):     4.477               0.000 guest|pll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     6.039               0.000 clk_50 
Info (332146): Worst-case minimum pulse width slack is 4.681
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.681               0.000 guest|pll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     4.790               0.000 guest|pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     5.519               0.000 sdramclk 
    Info (332119):     9.437               0.000 clk_50 
    Info (332119):     9.684               0.000 guest|pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     9.733               0.000 i2sclk 
    Info (332119):    49.443               0.000 altera_reserved_tck 
    Info (332119):   159.709               0.000 spiclk 
Info (332114): Report Metastability: Found 17 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 17
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 23.821 ns
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 0.888
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.888               0.000 guest|pll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     3.507               0.000 sdramclk 
    Info (332119):     4.853               0.000 guest|pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     6.552               0.000 i2sclk 
    Info (332119):     7.640               0.000 clk_50 
    Info (332119):    12.165               0.000 spiclk 
    Info (332119):    45.580               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.366
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.366               0.000 spiclk 
    Info (332119):     0.379               0.000 clk_50 
    Info (332119):     0.383               0.000 guest|pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.396               0.000 altera_reserved_tck 
    Info (332119):     0.397               0.000 guest|pll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     1.182               0.000 sdramclk 
    Info (332119):    12.770               0.000 i2sclk 
Info (332146): Worst-case recovery slack is 4.959
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.959               0.000 guest|pll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    13.349               0.000 clk_50 
    Info (332119):    15.065               0.000 guest|pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    15.920               0.000 spiclk 
    Info (332119):    97.106               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 1.234
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.234               0.000 altera_reserved_tck 
    Info (332119):     1.647               0.000 guest|pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     1.811               0.000 spiclk 
    Info (332119):     4.046               0.000 guest|pll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     5.407               0.000 clk_50 
Info (332146): Worst-case minimum pulse width slack is 4.686
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.686               0.000 guest|pll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     4.766               0.000 guest|pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     5.519               0.000 sdramclk 
    Info (332119):     9.454               0.000 clk_50 
    Info (332119):     9.688               0.000 guest|pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     9.765               0.000 i2sclk 
    Info (332119):    49.307               0.000 altera_reserved_tck 
    Info (332119):   159.602               0.000 spiclk 
Info (332114): Report Metastability: Found 17 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 17
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 24.193 ns
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 2.289
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.289               0.000 guest|pll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     4.629               0.000 sdramclk 
    Info (332119):     7.611               0.000 guest|pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     8.351               0.000 i2sclk 
    Info (332119):     8.890               0.000 clk_50 
    Info (332119):    16.413               0.000 spiclk 
    Info (332119):    47.634               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.130
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.130               0.000 guest|pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.153               0.000 spiclk 
    Info (332119):     0.165               0.000 clk_50 
    Info (332119):     0.182               0.000 altera_reserved_tck 
    Info (332119):     0.184               0.000 guest|pll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.915               0.000 sdramclk 
    Info (332119):    11.284               0.000 i2sclk 
Info (332146): Worst-case recovery slack is 7.344
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     7.344               0.000 guest|pll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    16.636               0.000 clk_50 
    Info (332119):    17.407               0.000 guest|pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    18.220               0.000 spiclk 
    Info (332119):    98.583               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.561
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.561               0.000 altera_reserved_tck 
    Info (332119):     0.732               0.000 spiclk 
    Info (332119):     0.768               0.000 guest|pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     1.997               0.000 guest|pll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     2.769               0.000 clk_50 
Info (332146): Worst-case minimum pulse width slack is 4.781
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.781               0.000 guest|pll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     4.972               0.000 guest|pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     6.000               0.000 sdramclk 
    Info (332119):     9.205               0.000 clk_50 
    Info (332119):     9.744               0.000 i2sclk 
    Info (332119):     9.750               0.000 guest|pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    49.295               0.000 altera_reserved_tck 
    Info (332119):   159.636               0.000 spiclk 
Info (332114): Report Metastability: Found 17 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 17
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 27.250 ns
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 988 megabytes
    Info: Processing ended: Tue Dec 19 01:45:51 2023
    Info: Elapsed time: 00:00:07
    Info: Total CPU time (on all processors): 00:00:08
Info (293000): Quartus Prime Full Compilation was successful. 0 errors, 126 warnings
Info (23030): Evaluation of Tcl script ..//DeMiSTify/Scripts/compile.tcl was successful
Info: Quartus Prime Shell was successful. 0 errors, 126 warnings
    Info: Peak virtual memory: 790 megabytes
    Info: Processing ended: Tue Dec 19 01:45:52 2023
    Info: Elapsed time: 00:02:12
    Info: Total CPU time (on all processors): 00:03:41
