Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,2
design__inferred_latch__count,0
design__instance__count,7339
design__instance__area,93350.9
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,1
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.003867572406306863
power__switching__total,0.0007618379313498735
power__leakage__total,0.0000020049610611749813
power__total,0.0046314154751598835
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,-0.263290258159057
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.26035488391008127
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.11974871433394554
timing__setup__ws__corner:nom_fast_1p32V_m40C,5.681735687198651
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.119749
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,7.051065
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,1
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,-0.2676611508194723
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,0.2704821165825247
timing__hold__ws__corner:nom_slow_1p08V_125C,0.6261982221110025
timing__setup__ws__corner:nom_slow_1p08V_125C,2.811129186776044
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.626198
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,3.262245
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,1
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,-0.2645732319225988
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,0.26344752125494286
timing__hold__ws__corner:nom_typ_1p20V_25C,0.30211450862804295
timing__setup__ws__corner:nom_typ_1p20V_25C,4.601943401050648
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.302115
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,5.663816
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,1
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.263290258159057
clock__skew__worst_setup,0.26035488391008127
timing__hold__ws,0.11974871433394554
timing__setup__ws,2.811129186776044
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.119749
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,3.262245
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 500.0 200.0
design__core__bbox,2.88 3.78 496.8 192.78
design__io,45
design__die__area,100000
design__core__area,93350.9
design__instance__count__stdcell,4518
design__instance__area__stdcell,74535.6
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.798445
design__instance__utilization__stdcell,0.798445
design__rows,50
design__rows:CoreSite,50
design__sites,51450
design__sites:CoreSite,51450
design__instance__count__class:buffer,72
design__instance__area__class:buffer,522.547
design__instance__count__class:inverter,17
design__instance__area__class:inverter,92.5344
design__instance__count__class:sequential_cell,512
design__instance__area__class:sequential_cell,25180.2
design__instance__count__class:multi_input_combinational_cell,2922
design__instance__area__class:multi_input_combinational_cell,31053.5
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,886
design__instance__area__class:timing_repair_buffer,15308.1
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,113872
design__violations,0
design__instance__count__class:clock_buffer,97
design__instance__area__class:clock_buffer,2287.96
design__instance__count__class:clock_inverter,12
design__instance__area__class:clock_inverter,90.72
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,508
global_route__vias,31441
global_route__wirelength,184312
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,4512
route__net__special,2
route__drc_errors__iter:0,1049
route__wirelength__iter:0,121376
route__drc_errors__iter:1,346
route__wirelength__iter:1,120330
route__drc_errors__iter:2,320
route__wirelength__iter:2,120352
route__drc_errors__iter:3,4
route__wirelength__iter:3,120220
route__drc_errors__iter:4,0
route__wirelength__iter:4,120222
route__drc_errors,0
route__wirelength,120222
route__vias,28173
route__vias__singlecut,28173
route__vias__multicut,0
design__disconnected_pin__count,1
design__critical_disconnected_pin__count,0
route__wirelength__max,672.255
design__instance__count__class:fill_cell,2821
design__instance__area__class:fill_cell,18815.3
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,26
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,26
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,26
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,26
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.19914
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.19961
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.000858078
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.000849902
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.000369919
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.000849902
design_powergrid__voltage__worst,0.000849902
design_powergrid__voltage__worst__net:VPWR,1.19914
design_powergrid__drop__worst,0.000858078
design_powergrid__drop__worst__net:VPWR,0.000858078
design_powergrid__voltage__worst__net:VGND,0.000849902
design_powergrid__drop__worst__net:VGND,0.000849902
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,0.0003860000000000000041321113197767544988892041146755218505859375
ir__drop__worst,0.00085800000000000003867739462037889097700826823711395263671875
design__xor_difference__count,0
magic__drc_error__count,0
klayout__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
