// Seed: 64579012
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  always $display(-1);
  always id_5 <= -1;
  assign id_3 = -1;
  assign id_7 = 1;
  always begin : LABEL_0
    id_7 = 1;
  end
  wire id_8;
  wire id_9;
endmodule
program module_1;
  if (id_1) bit id_2;
  always @(posedge -1) #id_3 id_2 <= 1;
  wire id_4;
  always id_2 = -1;
  module_0 modCall_1 (
      id_4,
      id_3,
      id_3,
      id_3,
      id_2,
      id_3,
      id_4
  );
  wire id_5;
  assign {1}  = 1'b0;
  assign id_1 = id_1;
  wire id_6;
  wire id_7;
endmodule
