# zsim stats
===
root: # Stats
 contention: # Contention simulation stats
  domain-0: # Domain stats
   time: 35106525 # Weave simulation time
 time: # Simulator time breakdown
  init: 1829250466
  bound: 5889347886
  weave: 433220655
  ff: 0
 trigger: 20000 # Reason for this stats dump
 phase: 5338 # Simulated phases
 westmere: # Core stats
  westmere-0: # Core stats
   cycles: 53380001 # Simulated unhalted cycles
   cCycles: 323950 # Cycles due to contention stalls
   instrs: 100001905 # Simulated instructions
   uops: 115446614 # Retired micro-ops
   bbls: 23506396 # Basic blocks
   approxInstrs: 1075612 # Instrs with approx uop decoding
   mispredBranches: 269453 # Mispredicted branches
   condBranches: 18722924 # conditional branches
 l1i: # Cache stats
  l1i-0: # Filter cache stats
   fhGETS: 21257498 # Filtered GETS hits
   fhGETX: 0 # Filtered GETX hits
   hGETS: 3813469 # GETS hits
   hGETX: 0 # GETX hits
   mGETS: 3007 # GETS misses
   mGETXIM: 0 # GETX I->M misses
   mGETXSM: 0 # GETX S->M misses (upgrade misses)
   PUTS: 0 # Clean evictions (from lower level)
   PUTX: 0 # Dirty evictions (from lower level)
   INV: 26 # Invalidates (from upper level)
   INVX: 0 # Downgrades (from upper level)
   FWD: 0 # Forwards (from upper level)
   latGETnl: 108424 # GET request latency on next level
   latGETnet: 0 # GET request latency on network to next level
 l1d: # Cache stats
  l1d-0: # Filter cache stats
   fhGETS: 21337729 # Filtered GETS hits
   fhGETX: 11416135 # Filtered GETX hits
   hGETS: 1062277 # GETS hits
   hGETX: 556726 # GETX hits
   mGETS: 10487 # GETS misses
   mGETXIM: 31147 # GETX I->M misses
   mGETXSM: 0 # GETX S->M misses (upgrade misses)
   PUTS: 0 # Clean evictions (from lower level)
   PUTX: 0 # Dirty evictions (from lower level)
   INV: 0 # Invalidates (from upper level)
   INVX: 0 # Downgrades (from upper level)
   FWD: 0 # Forwards (from upper level)
   latGETnl: 3429612 # GET request latency on next level
   latGETnet: 0 # GET request latency on network to next level
 l2: # Cache stats
  l2-0: # Cache stats
   hGETS: 11188 # GETS hits
   hGETX: 5289 # GETX hits
   mGETS: 2306 # GETS misses
   mGETXIM: 25858 # GETX I->M misses
   mGETXSM: 0 # GETX S->M misses (upgrade misses)
   PUTS: 8410 # Clean evictions (from lower level)
   PUTX: 35208 # Dirty evictions (from lower level)
   INV: 27 # Invalidates (from upper level)
   INVX: 0 # Downgrades (from upper level)
   FWD: 0 # Forwards (from upper level)
   latGETnl: 3091626 # GET request latency on next level
   latGETnet: 0 # GET request latency on network to next level
 l3: # Cache stats
  l3-0: # Cache stats
   hGETS: 1268 # GETS hits
   hGETX: 55 # GETX hits
   mGETS: 1038 # GETS misses
   mGETXIM: 25803 # GETX I->M misses
   mGETXSM: 0 # GETX S->M misses (upgrade misses)
   PUTS: 1630 # Clean evictions (from lower level)
   PUTX: 22411 # Dirty evictions (from lower level)
   INV: 0 # Invalidates (from upper level)
   INVX: 0 # Downgrades (from upper level)
   FWD: 0 # Forwards (from upper level)
   latGETnl: 2415690 # GET request latency on next level
   latGETnet: 0 # GET request latency on network to next level
   part: # Vantage replacement policy stats
    ffaProms: 0 # Promotions from unmanaged region
    updCycles: 52020000 # Cycles of updates experienced on size-cycle counters
    part-0: # Partition stats
     sz: 26538 # Actual size
     xSz: 26538 # Extended actual size, including lines currently demoted to FFA
     tgtSz: 27776 # Target size
     stTgtSz: 27776 # Short-term target size (used with smoothedTransients)
     hits: 1323 # Hits
     misses: 26841 # Misses
     dems: 0 # Demotions
     evs: 303 # Evictions
     szCycles: 851893570000 # Cumulative per-cycle sum of sz
     xSzCycles: 851893570000 # Cumulative per-cycle sum of xSz
    part-1: # Partition stats
     sz: 6230 # Actual size
     xSz: 6230 # Extended actual size, including lines currently demoted to FFA
     tgtSz: 0 # Target size
     stTgtSz: 0 # Short-term target size (used with smoothedTransients)
     hits: 0 # Hits
     misses: 0 # Misses
     dems: 0 # Demotions
     evs: 26538 # Evictions
     szCycles: 852697790000 # Cumulative per-cycle sum of sz
     xSzCycles: 852697790000 # Cumulative per-cycle sum of xSz
 mem: # Memory controller stats
  mem-0: # Memory controller stats
   rd: 6715 # Read requests
   wr: 68 # Write requests
   rdlat: 900564 # Total latency experienced by read requests
   wrlat: 9339 # Total latency experienced by write requests
   rdhits: 2 # Read row hits
   wrhits: 0 # Write row hits
   mlh: # latency histogram for memory requests
    0: 0
    1: 0
    2: 0
    3: 0
    4: 0
    5: 0
    6: 0
    7: 0
    8: 0
    9: 0
    10: 0
    11: 0
    12: 1
    13: 6551
    14: 43
    15: 34
    16: 6
    17: 5
    18: 0
    19: 0
    20: 0
    21: 3
    22: 0
    23: 0
    24: 3
    25: 4
    26: 2
    27: 3
    28: 2
    29: 1
    30: 1
    31: 8
    32: 3
    33: 2
    34: 8
    35: 4
    36: 4
    37: 4
    38: 6
    39: 3
    40: 3
    41: 4
    42: 3
    43: 2
    44: 1
    45: 1
    46: 0
    47: 0
    48: 0
    49: 0
    50: 0
    51: 0
    52: 0
    53: 0
    54: 0
    55: 0
    56: 0
    57: 0
    58: 0
    59: 0
    60: 0
    61: 0
    62: 0
    63: 0
    64: 0
    65: 0
    66: 0
    67: 0
    68: 0
    69: 0
    70: 0
    71: 0
    72: 0
    73: 0
    74: 0
    75: 0
    76: 0
    77: 0
    78: 0
    79: 0
    80: 0
    81: 0
    82: 0
    83: 0
    84: 0
    85: 0
    86: 0
    87: 0
    88: 0
    89: 0
    90: 0
    91: 0
    92: 0
    93: 0
    94: 0
    95: 0
    96: 0
    97: 0
    98: 0
    99: 0
  mem-1: # Memory controller stats
   rd: 6709 # Read requests
   wr: 66 # Write requests
   rdlat: 900427 # Total latency experienced by read requests
   wrlat: 9565 # Total latency experienced by write requests
   rdhits: 2 # Read row hits
   wrhits: 0 # Write row hits
   mlh: # latency histogram for memory requests
    0: 0
    1: 0
    2: 0
    3: 0
    4: 0
    5: 0
    6: 0
    7: 0
    8: 0
    9: 0
    10: 0
    11: 0
    12: 0
    13: 6532
    14: 40
    15: 47
    16: 4
    17: 5
    18: 0
    19: 0
    20: 2
    21: 4
    22: 1
    23: 1
    24: 2
    25: 2
    26: 7
    27: 1
    28: 4
    29: 1
    30: 4
    31: 4
    32: 4
    33: 4
    34: 4
    35: 4
    36: 7
    37: 1
    38: 3
    39: 3
    40: 7
    41: 6
    42: 3
    43: 1
    44: 0
    45: 1
    46: 0
    47: 0
    48: 0
    49: 0
    50: 0
    51: 0
    52: 0
    53: 0
    54: 0
    55: 0
    56: 0
    57: 0
    58: 0
    59: 0
    60: 0
    61: 0
    62: 0
    63: 0
    64: 0
    65: 0
    66: 0
    67: 0
    68: 0
    69: 0
    70: 0
    71: 0
    72: 0
    73: 0
    74: 0
    75: 0
    76: 0
    77: 0
    78: 0
    79: 0
    80: 0
    81: 0
    82: 0
    83: 0
    84: 0
    85: 0
    86: 0
    87: 0
    88: 0
    89: 0
    90: 0
    91: 0
    92: 0
    93: 0
    94: 0
    95: 0
    96: 0
    97: 0
    98: 0
    99: 0
  mem-2: # Memory controller stats
   rd: 6704 # Read requests
   wr: 68 # Write requests
   rdlat: 897646 # Total latency experienced by read requests
   wrlat: 9688 # Total latency experienced by write requests
   rdhits: 1 # Read row hits
   wrhits: 0 # Write row hits
   mlh: # latency histogram for memory requests
    0: 0
    1: 0
    2: 0
    3: 0
    4: 0
    5: 0
    6: 0
    7: 0
    8: 0
    9: 0
    10: 0
    11: 0
    12: 0
    13: 6530
    14: 47
    15: 41
    16: 10
    17: 11
    18: 0
    19: 1
    20: 1
    21: 1
    22: 2
    23: 0
    24: 1
    25: 3
    26: 2
    27: 0
    28: 2
    29: 0
    30: 3
    31: 8
    32: 6
    33: 6
    34: 2
    35: 2
    36: 2
    37: 4
    38: 3
    39: 1
    40: 5
    41: 6
    42: 2
    43: 2
    44: 0
    45: 0
    46: 0
    47: 0
    48: 0
    49: 0
    50: 0
    51: 0
    52: 0
    53: 0
    54: 0
    55: 0
    56: 0
    57: 0
    58: 0
    59: 0
    60: 0
    61: 0
    62: 0
    63: 0
    64: 0
    65: 0
    66: 0
    67: 0
    68: 0
    69: 0
    70: 0
    71: 0
    72: 0
    73: 0
    74: 0
    75: 0
    76: 0
    77: 0
    78: 0
    79: 0
    80: 0
    81: 0
    82: 0
    83: 0
    84: 0
    85: 0
    86: 0
    87: 0
    88: 0
    89: 0
    90: 0
    91: 0
    92: 0
    93: 0
    94: 0
    95: 0
    96: 0
    97: 0
    98: 0
    99: 0
  mem-3: # Memory controller stats
   rd: 6713 # Read requests
   wr: 66 # Write requests
   rdlat: 900360 # Total latency experienced by read requests
   wrlat: 9354 # Total latency experienced by write requests
   rdhits: 0 # Read row hits
   wrhits: 0 # Write row hits
   mlh: # latency histogram for memory requests
    0: 0
    1: 0
    2: 0
    3: 0
    4: 0
    5: 0
    6: 0
    7: 0
    8: 0
    9: 0
    10: 0
    11: 0
    12: 0
    13: 6542
    14: 43
    15: 41
    16: 4
    17: 5
    18: 3
    19: 0
    20: 1
    21: 2
    22: 1
    23: 1
    24: 2
    25: 3
    26: 1
    27: 5
    28: 1
    29: 3
    30: 1
    31: 7
    32: 6
    33: 3
    34: 5
    35: 4
    36: 4
    37: 3
    38: 2
    39: 3
    40: 6
    41: 2
    42: 7
    43: 2
    44: 0
    45: 0
    46: 0
    47: 0
    48: 0
    49: 0
    50: 0
    51: 0
    52: 0
    53: 0
    54: 0
    55: 0
    56: 0
    57: 0
    58: 0
    59: 0
    60: 0
    61: 0
    62: 0
    63: 0
    64: 0
    65: 0
    66: 0
    67: 0
    68: 0
    69: 0
    70: 0
    71: 0
    72: 0
    73: 0
    74: 0
    75: 0
    76: 0
    77: 0
    78: 0
    79: 0
    80: 0
    81: 0
    82: 0
    83: 0
    84: 0
    85: 0
    86: 0
    87: 0
    88: 0
    89: 0
    90: 0
    91: 0
    92: 0
    93: 0
    94: 0
    95: 0
    96: 0
    97: 0
    98: 0
    99: 0
 sched: # Scheduler stats
  thCr: 1 # Threads created
  thFn: 1 # Threads finished
  schedEvs: 1 # Schedule events
  waitEvs: 0 # Wait events
  handoffEvs: 0 # Handoff events
  sleepEvs: 0 # Sleep events
  idlePhases: 0 # Phases with no thread active
  idlePeriods: 0 # Periods with no thread active
  occHist: # Occupancy histogram
   0: 0
   1: 5338
  rqSzHist: # Run queue size histogram
   0: 5338
   1: 0
   2: 0
   3: 0
   4: 0
   5: 0
   6: 0
   7: 0
   8: 0
   9: 0
   10: 0
   11: 0
   12: 0
   13: 0
   14: 0
   15: 0
   16: 0
 procCycles: # Per-process unhalted core cycles
  0: 53380001
  1: 0
  2: 0
  3: 0
  4: 0
  5: 0
  6: 0
  7: 0
  8: 0
  9: 0
  10: 0
  11: 0
  12: 0
  13: 0
  14: 0
  15: 0
  16: 0
  17: 0
  18: 0
  19: 0
  20: 0
  21: 0
  22: 0
  23: 0
  24: 0
  25: 0
  26: 0
  27: 0
  28: 0
  29: 0
  30: 0
  31: 0
  32: 0
  33: 0
  34: 0
  35: 0
  36: 0
  37: 0
  38: 0
  39: 0
  40: 0
  41: 0
  42: 0
  43: 0
  44: 0
  45: 0
  46: 0
  47: 0
  48: 0
  49: 0
  50: 0
  51: 0
  52: 0
  53: 0
  54: 0
  55: 0
  56: 0
  57: 0
  58: 0
  59: 0
  60: 0
  61: 0
  62: 0
  63: 0
 procInstrs: # Per-process instructions
  0: 100001905
  1: 0
  2: 0
  3: 0
  4: 0
  5: 0
  6: 0
  7: 0
  8: 0
  9: 0
  10: 0
  11: 0
  12: 0
  13: 0
  14: 0
  15: 0
  16: 0
  17: 0
  18: 0
  19: 0
  20: 0
  21: 0
  22: 0
  23: 0
  24: 0
  25: 0
  26: 0
  27: 0
  28: 0
  29: 0
  30: 0
  31: 0
  32: 0
  33: 0
  34: 0
  35: 0
  36: 0
  37: 0
  38: 0
  39: 0
  40: 0
  41: 0
  42: 0
  43: 0
  44: 0
  45: 0
  46: 0
  47: 0
  48: 0
  49: 0
  50: 0
  51: 0
  52: 0
  53: 0
  54: 0
  55: 0
  56: 0
  57: 0
  58: 0
  59: 0
  60: 0
  61: 0
  62: 0
  63: 0
 heartbeats: # Per-process heartbeats
  0: 0
  1: 0
  2: 0
  3: 0
  4: 0
  5: 0
  6: 0
  7: 0
  8: 0
  9: 0
  10: 0
  11: 0
  12: 0
  13: 0
  14: 0
  15: 0
  16: 0
  17: 0
  18: 0
  19: 0
  20: 0
  21: 0
  22: 0
  23: 0
  24: 0
  25: 0
  26: 0
  27: 0
  28: 0
  29: 0
  30: 0
  31: 0
  32: 0
  33: 0
  34: 0
  35: 0
  36: 0
  37: 0
  38: 0
  39: 0
  40: 0
  41: 0
  42: 0
  43: 0
  44: 0
  45: 0
  46: 0
  47: 0
  48: 0
  49: 0
  50: 0
  51: 0
  52: 0
  53: 0
  54: 0
  55: 0
  56: 0
  57: 0
  58: 0
  59: 0
  60: 0
  61: 0
  62: 0
  63: 0
===
