$date
	Sun Oct 23 08:26:15 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#155638
b11000 &
b11000 %
1$
b11000 !
1"
#155639
0"
#155642
b1100 &
b1100 %
#155646
b110 &
b110 %
#155650
b11 &
b11 %
#155654
b1010 &
b1010 %
#155658
b101 &
b101 %
#155662
b10000 &
b10000 %
#155666
b1000 &
b1000 %
#155670
b100 &
b100 %
#155674
b10 &
b10 %
#155678
b1 &
1#
b1 %
#155682
b0 &
b0 %
0#
0$
#1153235
b11010 !
1"
#1153238
b11010 &
b11010 %
1$
#1153239
0"
#1153242
b1101 &
b1101 %
#1153246
b101000 &
b101000 %
#1153250
b10100 &
b10100 %
#1153254
b1010 &
b1010 %
#1153258
b101 &
b101 %
#1153262
b10000 &
b10000 %
#1153266
b1000 &
b1000 %
#1153270
b100 &
b100 %
#1153274
b10 &
b10 %
#1153278
b1 &
1#
b1 %
#1153282
b0 &
b0 %
0#
0$
#2137611
b1011 !
1"
#2137614
b1011 &
b1011 %
1$
#2137615
0"
#2137618
b100010 &
b100010 %
#2137622
b10001 &
b10001 %
#2137626
b110100 &
b110100 %
#2137630
b11010 &
b11010 %
#2137634
b1101 &
b1101 %
#2137638
b101000 &
b101000 %
#2137642
b10100 &
b10100 %
#2137646
b1010 &
b1010 %
#2137650
b101 &
b101 %
#2137654
b10000 &
b10000 %
#2137658
b1000 &
b1000 %
#2137662
b100 &
b100 %
#2137666
b10 &
b10 %
#2137670
b1 &
1#
b1 %
#2137674
b0 &
b0 %
0#
0$
#4500012
