Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Mar 23 03:00:02 2023
| Host         : ACHERON running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_Student_timing_summary_routed.rpt -pb Top_Student_timing_summary_routed.pb -rpx Top_Student_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_Student
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 115 register/latch pins with no clock driven by root clock pin: clk6p25m_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: my_20KHz_clk/my_clk_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: my_audio_input/sclk_reg/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: naz/my_20KHz_clk/my_clk_reg/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: naz/naz_ld_display/my_20KHz_clk/my_clk_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: naz/naz_seg_display/my_1KHz_clk/my_clk_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: naz/naz_seg_display/my_20KHz_clk/my_clk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 364 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 36 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -6.764     -362.472                     99                 1648        0.116        0.000                      0                 1648        4.500        0.000                       0                   821  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -6.764     -362.472                     99                 1648        0.116        0.000                      0                 1648        4.500        0.000                       0                   821  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           99  Failing Endpoints,  Worst Slack       -6.764ns,  Total Violation     -362.472ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.116ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -6.764ns  (required time - arrival time)
  Source:                 arty/lost_reg_rep__2_replica_3/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            arty/railB_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.720ns  (logic 9.463ns (56.597%)  route 7.257ns (43.403%))
  Logic Levels:           21  (CARRY4=10 DSP48E1=1 LUT1=1 LUT2=1 LUT3=3 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=820, routed)         1.637     5.158    arty/clock_IBUF_BUFG
    SLICE_X58Y3          FDRE                                         r  arty/lost_reg_rep__2_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y3          FDRE (Prop_fdre_C_Q)         0.456     5.614 r  arty/lost_reg_rep__2_replica_3/Q
                         net (fo=1, routed)           0.291     5.905    arty/lost_reg_rep__2_n_0_repN_3
    SLICE_X61Y3          LUT2 (Prop_lut2_I0_O)        0.124     6.029 r  arty/seg3[2]_i_3/O
                         net (fo=76, routed)          0.528     6.557    arty/seg3[2]_i_3_n_0
    SLICE_X63Y4          LUT5 (Prop_lut5_I2_O)        0.124     6.681 f  arty/charge[5]_i_2_rewire/O
                         net (fo=9, routed)           0.486     7.167    arty/charge[5]_i_2_n_0
    SLICE_X58Y5          LUT6 (Prop_lut6_I1_O)        0.124     7.291 f  arty/led[14]_i_2_rewire_rewire/O
                         net (fo=28, routed)          0.436     7.727    arty/led[14]_i_2_n_0
    SLICE_X56Y5          LUT1 (Prop_lut1_I0_O)        0.124     7.851 r  arty/railR1_i_7/O
                         net (fo=2, routed)           0.406     8.257    arty/railR1_i_7_n_0
    DSP48_X1Y2           DSP48E1 (Prop_dsp48e1_A[3]_P[8])
                                                      3.841    12.098 f  arty/railG2/P[8]
                         net (fo=13, routed)          0.980    13.078    arty/railG2_n_97
    SLICE_X52Y6          LUT3 (Prop_lut3_I1_O)        0.124    13.202 r  arty/railG[2]_i_59/O
                         net (fo=1, routed)           0.190    13.392    arty/railG[2]_i_59_n_0
    SLICE_X53Y6          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    13.899 r  arty/railG_reg[2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    13.899    arty/railG_reg[2]_i_27_n_0
    SLICE_X53Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.013 r  arty/railG_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.013    arty/railG_reg[2]_i_5_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.127 r  arty/railG_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.127    arty/railG_reg[2]_i_2_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.461 r  arty/railG_reg[6]_i_2/O[1]
                         net (fo=20, routed)          0.567    15.028    arty_n_204
    SLICE_X52Y8          LUT3 (Prop_lut3_I2_O)        0.303    15.331 r  railG[2]_i_112/O
                         net (fo=1, routed)           0.634    15.966    railG[2]_i_112_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    16.362 r  railG_reg[2]_i_100/CO[3]
                         net (fo=1, routed)           0.000    16.362    railG_reg[2]_i_100_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.685 r  railG_reg[2]_i_81/O[1]
                         net (fo=4, routed)           0.356    17.040    railG_reg[2]_i_81_n_6
    SLICE_X56Y9          LUT3 (Prop_lut3_I2_O)        0.306    17.346 r  railG[2]_i_74/O
                         net (fo=1, routed)           0.331    17.677    railG[2]_i_74_n_0
    SLICE_X57Y8          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    18.062 r  railG_reg[2]_i_45/CO[3]
                         net (fo=1, routed)           0.000    18.062    railG_reg[2]_i_45_n_0
    SLICE_X57Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.284 r  railG_reg[2]_i_21/O[0]
                         net (fo=3, routed)           0.811    19.095    arty/railG2_3[0]
    SLICE_X58Y9          LUT4 (Prop_lut4_I1_O)        0.299    19.394 r  arty/railG[2]_i_43/O
                         net (fo=1, routed)           0.000    19.394    arty/railG[2]_i_43_n_0
    SLICE_X58Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.944 r  arty/railG_reg[2]_i_14/CO[3]
                         net (fo=1, routed)           0.000    19.944    arty/railG_reg[2]_i_14_n_0
    SLICE_X58Y10         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    20.172 f  arty/railG_reg[2]_i_3/CO[2]
                         net (fo=5, routed)           0.547    20.719    arty/railG_reg[2]_i_3_n_1
    SLICE_X63Y10         LUT6 (Prop_lut6_I1_O)        0.313    21.032 r  arty/railG[7]_i_5/O
                         net (fo=5, routed)           0.694    21.726    arty/railG[7]_i_5_n_0
    SLICE_X63Y10         LUT4 (Prop_lut4_I3_O)        0.152    21.878 r  arty/railG[7]_i_1/O
                         net (fo=2, routed)           0.000    21.878    arty/railG[7]_i_1_n_0
    SLICE_X63Y10         FDRE                                         r  arty/railB_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=820, routed)         1.517    14.858    arty/clock_IBUF_BUFG
    SLICE_X63Y10         FDRE                                         r  arty/railB_reg[7]/C
                         clock pessimism              0.260    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X63Y10         FDRE (Setup_fdre_C_D)        0.031    15.114    arty/railB_reg[7]
  -------------------------------------------------------------------
                         required time                         15.114    
                         arrival time                         -21.878    
  -------------------------------------------------------------------
                         slack                                 -6.764    

Slack (VIOLATED) :        -6.763ns  (required time - arrival time)
  Source:                 arty/lost_reg_rep__2_replica_3/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            arty/railG_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.720ns  (logic 9.463ns (56.597%)  route 7.257ns (43.403%))
  Logic Levels:           21  (CARRY4=10 DSP48E1=1 LUT1=1 LUT2=1 LUT3=3 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=820, routed)         1.637     5.158    arty/clock_IBUF_BUFG
    SLICE_X58Y3          FDRE                                         r  arty/lost_reg_rep__2_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y3          FDRE (Prop_fdre_C_Q)         0.456     5.614 r  arty/lost_reg_rep__2_replica_3/Q
                         net (fo=1, routed)           0.291     5.905    arty/lost_reg_rep__2_n_0_repN_3
    SLICE_X61Y3          LUT2 (Prop_lut2_I0_O)        0.124     6.029 r  arty/seg3[2]_i_3/O
                         net (fo=76, routed)          0.528     6.557    arty/seg3[2]_i_3_n_0
    SLICE_X63Y4          LUT5 (Prop_lut5_I2_O)        0.124     6.681 f  arty/charge[5]_i_2_rewire/O
                         net (fo=9, routed)           0.486     7.167    arty/charge[5]_i_2_n_0
    SLICE_X58Y5          LUT6 (Prop_lut6_I1_O)        0.124     7.291 f  arty/led[14]_i_2_rewire_rewire/O
                         net (fo=28, routed)          0.436     7.727    arty/led[14]_i_2_n_0
    SLICE_X56Y5          LUT1 (Prop_lut1_I0_O)        0.124     7.851 r  arty/railR1_i_7/O
                         net (fo=2, routed)           0.406     8.257    arty/railR1_i_7_n_0
    DSP48_X1Y2           DSP48E1 (Prop_dsp48e1_A[3]_P[8])
                                                      3.841    12.098 f  arty/railG2/P[8]
                         net (fo=13, routed)          0.980    13.078    arty/railG2_n_97
    SLICE_X52Y6          LUT3 (Prop_lut3_I1_O)        0.124    13.202 r  arty/railG[2]_i_59/O
                         net (fo=1, routed)           0.190    13.392    arty/railG[2]_i_59_n_0
    SLICE_X53Y6          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    13.899 r  arty/railG_reg[2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    13.899    arty/railG_reg[2]_i_27_n_0
    SLICE_X53Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.013 r  arty/railG_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.013    arty/railG_reg[2]_i_5_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.127 r  arty/railG_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.127    arty/railG_reg[2]_i_2_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.461 r  arty/railG_reg[6]_i_2/O[1]
                         net (fo=20, routed)          0.567    15.028    arty_n_204
    SLICE_X52Y8          LUT3 (Prop_lut3_I2_O)        0.303    15.331 r  railG[2]_i_112/O
                         net (fo=1, routed)           0.634    15.966    railG[2]_i_112_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    16.362 r  railG_reg[2]_i_100/CO[3]
                         net (fo=1, routed)           0.000    16.362    railG_reg[2]_i_100_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.685 r  railG_reg[2]_i_81/O[1]
                         net (fo=4, routed)           0.356    17.040    railG_reg[2]_i_81_n_6
    SLICE_X56Y9          LUT3 (Prop_lut3_I2_O)        0.306    17.346 r  railG[2]_i_74/O
                         net (fo=1, routed)           0.331    17.677    railG[2]_i_74_n_0
    SLICE_X57Y8          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    18.062 r  railG_reg[2]_i_45/CO[3]
                         net (fo=1, routed)           0.000    18.062    railG_reg[2]_i_45_n_0
    SLICE_X57Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.284 r  railG_reg[2]_i_21/O[0]
                         net (fo=3, routed)           0.811    19.095    arty/railG2_3[0]
    SLICE_X58Y9          LUT4 (Prop_lut4_I1_O)        0.299    19.394 r  arty/railG[2]_i_43/O
                         net (fo=1, routed)           0.000    19.394    arty/railG[2]_i_43_n_0
    SLICE_X58Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.944 r  arty/railG_reg[2]_i_14/CO[3]
                         net (fo=1, routed)           0.000    19.944    arty/railG_reg[2]_i_14_n_0
    SLICE_X58Y10         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    20.172 f  arty/railG_reg[2]_i_3/CO[2]
                         net (fo=5, routed)           0.547    20.719    arty/railG_reg[2]_i_3_n_1
    SLICE_X63Y10         LUT6 (Prop_lut6_I1_O)        0.313    21.032 r  arty/railG[7]_i_5/O
                         net (fo=5, routed)           0.694    21.726    arty/railG[7]_i_5_n_0
    SLICE_X63Y10         LUT4 (Prop_lut4_I3_O)        0.152    21.878 r  arty/railG[7]_i_1/O
                         net (fo=2, routed)           0.000    21.878    arty/railG[7]_i_1_n_0
    SLICE_X63Y10         FDRE                                         r  arty/railG_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=820, routed)         1.517    14.858    arty/clock_IBUF_BUFG
    SLICE_X63Y10         FDRE                                         r  arty/railG_reg[7]/C
                         clock pessimism              0.260    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X63Y10         FDRE (Setup_fdre_C_D)        0.032    15.115    arty/railG_reg[7]
  -------------------------------------------------------------------
                         required time                         15.115    
                         arrival time                         -21.878    
  -------------------------------------------------------------------
                         slack                                 -6.763    

Slack (VIOLATED) :        -6.701ns  (required time - arrival time)
  Source:                 arty/lost_reg_rep__2_replica_3/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            arty/railB_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.583ns  (logic 9.435ns (56.896%)  route 7.148ns (43.104%))
  Logic Levels:           21  (CARRY4=10 DSP48E1=1 LUT1=1 LUT2=1 LUT3=3 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=820, routed)         1.637     5.158    arty/clock_IBUF_BUFG
    SLICE_X58Y3          FDRE                                         r  arty/lost_reg_rep__2_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y3          FDRE (Prop_fdre_C_Q)         0.456     5.614 r  arty/lost_reg_rep__2_replica_3/Q
                         net (fo=1, routed)           0.291     5.905    arty/lost_reg_rep__2_n_0_repN_3
    SLICE_X61Y3          LUT2 (Prop_lut2_I0_O)        0.124     6.029 r  arty/seg3[2]_i_3/O
                         net (fo=76, routed)          0.528     6.557    arty/seg3[2]_i_3_n_0
    SLICE_X63Y4          LUT5 (Prop_lut5_I2_O)        0.124     6.681 f  arty/charge[5]_i_2_rewire/O
                         net (fo=9, routed)           0.486     7.167    arty/charge[5]_i_2_n_0
    SLICE_X58Y5          LUT6 (Prop_lut6_I1_O)        0.124     7.291 f  arty/led[14]_i_2_rewire_rewire/O
                         net (fo=28, routed)          0.436     7.727    arty/led[14]_i_2_n_0
    SLICE_X56Y5          LUT1 (Prop_lut1_I0_O)        0.124     7.851 r  arty/railR1_i_7/O
                         net (fo=2, routed)           0.406     8.257    arty/railR1_i_7_n_0
    DSP48_X1Y2           DSP48E1 (Prop_dsp48e1_A[3]_P[8])
                                                      3.841    12.098 f  arty/railG2/P[8]
                         net (fo=13, routed)          0.980    13.078    arty/railG2_n_97
    SLICE_X52Y6          LUT3 (Prop_lut3_I1_O)        0.124    13.202 r  arty/railG[2]_i_59/O
                         net (fo=1, routed)           0.190    13.392    arty/railG[2]_i_59_n_0
    SLICE_X53Y6          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    13.899 r  arty/railG_reg[2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    13.899    arty/railG_reg[2]_i_27_n_0
    SLICE_X53Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.013 r  arty/railG_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.013    arty/railG_reg[2]_i_5_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.127 r  arty/railG_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.127    arty/railG_reg[2]_i_2_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.461 r  arty/railG_reg[6]_i_2/O[1]
                         net (fo=20, routed)          0.567    15.028    arty_n_204
    SLICE_X52Y8          LUT3 (Prop_lut3_I2_O)        0.303    15.331 r  railG[2]_i_112/O
                         net (fo=1, routed)           0.634    15.966    railG[2]_i_112_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    16.362 r  railG_reg[2]_i_100/CO[3]
                         net (fo=1, routed)           0.000    16.362    railG_reg[2]_i_100_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.685 r  railG_reg[2]_i_81/O[1]
                         net (fo=4, routed)           0.356    17.040    railG_reg[2]_i_81_n_6
    SLICE_X56Y9          LUT3 (Prop_lut3_I2_O)        0.306    17.346 r  railG[2]_i_74/O
                         net (fo=1, routed)           0.331    17.677    railG[2]_i_74_n_0
    SLICE_X57Y8          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    18.062 r  railG_reg[2]_i_45/CO[3]
                         net (fo=1, routed)           0.000    18.062    railG_reg[2]_i_45_n_0
    SLICE_X57Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.284 r  railG_reg[2]_i_21/O[0]
                         net (fo=3, routed)           0.811    19.095    arty/railG2_3[0]
    SLICE_X58Y9          LUT4 (Prop_lut4_I1_O)        0.299    19.394 r  arty/railG[2]_i_43/O
                         net (fo=1, routed)           0.000    19.394    arty/railG[2]_i_43_n_0
    SLICE_X58Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.944 r  arty/railG_reg[2]_i_14/CO[3]
                         net (fo=1, routed)           0.000    19.944    arty/railG_reg[2]_i_14_n_0
    SLICE_X58Y10         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    20.172 f  arty/railG_reg[2]_i_3/CO[2]
                         net (fo=5, routed)           0.547    20.719    arty/railG_reg[2]_i_3_n_1
    SLICE_X63Y10         LUT6 (Prop_lut6_I1_O)        0.313    21.032 r  arty/railG[7]_i_5/O
                         net (fo=5, routed)           0.395    21.427    arty/railG[7]_i_5_n_0
    SLICE_X62Y10         LUT4 (Prop_lut4_I3_O)        0.124    21.551 r  arty/railG[4]_i_1/O
                         net (fo=2, routed)           0.190    21.741    arty/railG[4]_i_1_n_0
    SLICE_X63Y10         FDRE                                         r  arty/railB_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=820, routed)         1.517    14.858    arty/clock_IBUF_BUFG
    SLICE_X63Y10         FDRE                                         r  arty/railB_reg[4]/C
                         clock pessimism              0.260    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X63Y10         FDRE (Setup_fdre_C_D)       -0.043    15.040    arty/railB_reg[4]
  -------------------------------------------------------------------
                         required time                         15.040    
                         arrival time                         -21.741    
  -------------------------------------------------------------------
                         slack                                 -6.701    

Slack (VIOLATED) :        -6.699ns  (required time - arrival time)
  Source:                 arty/lost_reg_rep__2_replica_3/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            arty/railG_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.683ns  (logic 9.460ns (56.704%)  route 7.223ns (43.296%))
  Logic Levels:           21  (CARRY4=10 DSP48E1=1 LUT1=1 LUT2=1 LUT3=3 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=820, routed)         1.637     5.158    arty/clock_IBUF_BUFG
    SLICE_X58Y3          FDRE                                         r  arty/lost_reg_rep__2_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y3          FDRE (Prop_fdre_C_Q)         0.456     5.614 r  arty/lost_reg_rep__2_replica_3/Q
                         net (fo=1, routed)           0.291     5.905    arty/lost_reg_rep__2_n_0_repN_3
    SLICE_X61Y3          LUT2 (Prop_lut2_I0_O)        0.124     6.029 r  arty/seg3[2]_i_3/O
                         net (fo=76, routed)          0.528     6.557    arty/seg3[2]_i_3_n_0
    SLICE_X63Y4          LUT5 (Prop_lut5_I2_O)        0.124     6.681 f  arty/charge[5]_i_2_rewire/O
                         net (fo=9, routed)           0.486     7.167    arty/charge[5]_i_2_n_0
    SLICE_X58Y5          LUT6 (Prop_lut6_I1_O)        0.124     7.291 f  arty/led[14]_i_2_rewire_rewire/O
                         net (fo=28, routed)          0.436     7.727    arty/led[14]_i_2_n_0
    SLICE_X56Y5          LUT1 (Prop_lut1_I0_O)        0.124     7.851 r  arty/railR1_i_7/O
                         net (fo=2, routed)           0.406     8.257    arty/railR1_i_7_n_0
    DSP48_X1Y2           DSP48E1 (Prop_dsp48e1_A[3]_P[8])
                                                      3.841    12.098 f  arty/railG2/P[8]
                         net (fo=13, routed)          0.980    13.078    arty/railG2_n_97
    SLICE_X52Y6          LUT3 (Prop_lut3_I1_O)        0.124    13.202 r  arty/railG[2]_i_59/O
                         net (fo=1, routed)           0.190    13.392    arty/railG[2]_i_59_n_0
    SLICE_X53Y6          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    13.899 r  arty/railG_reg[2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    13.899    arty/railG_reg[2]_i_27_n_0
    SLICE_X53Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.013 r  arty/railG_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.013    arty/railG_reg[2]_i_5_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.127 r  arty/railG_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.127    arty/railG_reg[2]_i_2_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.461 r  arty/railG_reg[6]_i_2/O[1]
                         net (fo=20, routed)          0.567    15.028    arty_n_204
    SLICE_X52Y8          LUT3 (Prop_lut3_I2_O)        0.303    15.331 r  railG[2]_i_112/O
                         net (fo=1, routed)           0.634    15.966    railG[2]_i_112_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    16.362 r  railG_reg[2]_i_100/CO[3]
                         net (fo=1, routed)           0.000    16.362    railG_reg[2]_i_100_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.685 r  railG_reg[2]_i_81/O[1]
                         net (fo=4, routed)           0.356    17.040    railG_reg[2]_i_81_n_6
    SLICE_X56Y9          LUT3 (Prop_lut3_I2_O)        0.306    17.346 r  railG[2]_i_74/O
                         net (fo=1, routed)           0.331    17.677    railG[2]_i_74_n_0
    SLICE_X57Y8          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    18.062 r  railG_reg[2]_i_45/CO[3]
                         net (fo=1, routed)           0.000    18.062    railG_reg[2]_i_45_n_0
    SLICE_X57Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.284 r  railG_reg[2]_i_21/O[0]
                         net (fo=3, routed)           0.811    19.095    arty/railG2_3[0]
    SLICE_X58Y9          LUT4 (Prop_lut4_I1_O)        0.299    19.394 r  arty/railG[2]_i_43/O
                         net (fo=1, routed)           0.000    19.394    arty/railG[2]_i_43_n_0
    SLICE_X58Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.944 r  arty/railG_reg[2]_i_14/CO[3]
                         net (fo=1, routed)           0.000    19.944    arty/railG_reg[2]_i_14_n_0
    SLICE_X58Y10         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    20.172 f  arty/railG_reg[2]_i_3/CO[2]
                         net (fo=5, routed)           0.547    20.719    arty/railG_reg[2]_i_3_n_1
    SLICE_X63Y10         LUT6 (Prop_lut6_I1_O)        0.313    21.032 r  arty/railG[7]_i_5/O
                         net (fo=5, routed)           0.661    21.692    arty/railG[7]_i_5_n_0
    SLICE_X64Y9          LUT5 (Prop_lut5_I4_O)        0.149    21.841 r  arty/railG[5]_i_1/O
                         net (fo=2, routed)           0.000    21.841    arty/railG[5]_i_1_n_0
    SLICE_X64Y9          FDRE                                         r  arty/railG_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=820, routed)         1.517    14.858    arty/clock_IBUF_BUFG
    SLICE_X64Y9          FDRE                                         r  arty/railG_reg[5]/C
                         clock pessimism              0.260    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X64Y9          FDRE (Setup_fdre_C_D)        0.060    15.143    arty/railG_reg[5]
  -------------------------------------------------------------------
                         required time                         15.143    
                         arrival time                         -21.842    
  -------------------------------------------------------------------
                         slack                                 -6.699    

Slack (VIOLATED) :        -6.694ns  (required time - arrival time)
  Source:                 arty/lost_reg_rep__2_replica_3/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            arty/railB_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.571ns  (logic 9.435ns (56.935%)  route 7.136ns (43.065%))
  Logic Levels:           21  (CARRY4=10 DSP48E1=1 LUT1=1 LUT2=1 LUT3=3 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=820, routed)         1.637     5.158    arty/clock_IBUF_BUFG
    SLICE_X58Y3          FDRE                                         r  arty/lost_reg_rep__2_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y3          FDRE (Prop_fdre_C_Q)         0.456     5.614 r  arty/lost_reg_rep__2_replica_3/Q
                         net (fo=1, routed)           0.291     5.905    arty/lost_reg_rep__2_n_0_repN_3
    SLICE_X61Y3          LUT2 (Prop_lut2_I0_O)        0.124     6.029 r  arty/seg3[2]_i_3/O
                         net (fo=76, routed)          0.528     6.557    arty/seg3[2]_i_3_n_0
    SLICE_X63Y4          LUT5 (Prop_lut5_I2_O)        0.124     6.681 f  arty/charge[5]_i_2_rewire/O
                         net (fo=9, routed)           0.486     7.167    arty/charge[5]_i_2_n_0
    SLICE_X58Y5          LUT6 (Prop_lut6_I1_O)        0.124     7.291 f  arty/led[14]_i_2_rewire_rewire/O
                         net (fo=28, routed)          0.436     7.727    arty/led[14]_i_2_n_0
    SLICE_X56Y5          LUT1 (Prop_lut1_I0_O)        0.124     7.851 r  arty/railR1_i_7/O
                         net (fo=2, routed)           0.406     8.257    arty/railR1_i_7_n_0
    DSP48_X1Y2           DSP48E1 (Prop_dsp48e1_A[3]_P[8])
                                                      3.841    12.098 f  arty/railG2/P[8]
                         net (fo=13, routed)          0.980    13.078    arty/railG2_n_97
    SLICE_X52Y6          LUT3 (Prop_lut3_I1_O)        0.124    13.202 r  arty/railG[2]_i_59/O
                         net (fo=1, routed)           0.190    13.392    arty/railG[2]_i_59_n_0
    SLICE_X53Y6          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    13.899 r  arty/railG_reg[2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    13.899    arty/railG_reg[2]_i_27_n_0
    SLICE_X53Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.013 r  arty/railG_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.013    arty/railG_reg[2]_i_5_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.127 r  arty/railG_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.127    arty/railG_reg[2]_i_2_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.461 r  arty/railG_reg[6]_i_2/O[1]
                         net (fo=20, routed)          0.567    15.028    arty_n_204
    SLICE_X52Y8          LUT3 (Prop_lut3_I2_O)        0.303    15.331 r  railG[2]_i_112/O
                         net (fo=1, routed)           0.634    15.966    railG[2]_i_112_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    16.362 r  railG_reg[2]_i_100/CO[3]
                         net (fo=1, routed)           0.000    16.362    railG_reg[2]_i_100_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.685 r  railG_reg[2]_i_81/O[1]
                         net (fo=4, routed)           0.356    17.040    railG_reg[2]_i_81_n_6
    SLICE_X56Y9          LUT3 (Prop_lut3_I2_O)        0.306    17.346 r  railG[2]_i_74/O
                         net (fo=1, routed)           0.331    17.677    railG[2]_i_74_n_0
    SLICE_X57Y8          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    18.062 r  railG_reg[2]_i_45/CO[3]
                         net (fo=1, routed)           0.000    18.062    railG_reg[2]_i_45_n_0
    SLICE_X57Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.284 r  railG_reg[2]_i_21/O[0]
                         net (fo=3, routed)           0.811    19.095    arty/railG2_3[0]
    SLICE_X58Y9          LUT4 (Prop_lut4_I1_O)        0.299    19.394 r  arty/railG[2]_i_43/O
                         net (fo=1, routed)           0.000    19.394    arty/railG[2]_i_43_n_0
    SLICE_X58Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.944 r  arty/railG_reg[2]_i_14/CO[3]
                         net (fo=1, routed)           0.000    19.944    arty/railG_reg[2]_i_14_n_0
    SLICE_X58Y10         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    20.172 r  arty/railG_reg[2]_i_3/CO[2]
                         net (fo=5, routed)           0.482    20.654    arty/railG_reg[2]_i_3_n_1
    SLICE_X63Y9          LUT6 (Prop_lut6_I3_O)        0.313    20.967 r  arty/railG[7]_i_2/O
                         net (fo=5, routed)           0.444    21.411    arty/railG[7]_i_2_n_0
    SLICE_X63Y10         LUT6 (Prop_lut6_I0_O)        0.124    21.535 r  arty/railG[6]_i_1/O
                         net (fo=2, routed)           0.195    21.730    arty/railG[6]_i_1_n_0
    SLICE_X62Y10         FDRE                                         r  arty/railB_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=820, routed)         1.517    14.858    arty/clock_IBUF_BUFG
    SLICE_X62Y10         FDRE                                         r  arty/railB_reg[6]/C
                         clock pessimism              0.260    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X62Y10         FDRE (Setup_fdre_C_D)       -0.047    15.036    arty/railB_reg[6]
  -------------------------------------------------------------------
                         required time                         15.036    
                         arrival time                         -21.730    
  -------------------------------------------------------------------
                         slack                                 -6.694    

Slack (VIOLATED) :        -6.686ns  (required time - arrival time)
  Source:                 arty/lost_reg_rep__2_replica_3/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            arty/railB_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.683ns  (logic 9.460ns (56.704%)  route 7.223ns (43.296%))
  Logic Levels:           21  (CARRY4=10 DSP48E1=1 LUT1=1 LUT2=1 LUT3=3 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=820, routed)         1.637     5.158    arty/clock_IBUF_BUFG
    SLICE_X58Y3          FDRE                                         r  arty/lost_reg_rep__2_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y3          FDRE (Prop_fdre_C_Q)         0.456     5.614 r  arty/lost_reg_rep__2_replica_3/Q
                         net (fo=1, routed)           0.291     5.905    arty/lost_reg_rep__2_n_0_repN_3
    SLICE_X61Y3          LUT2 (Prop_lut2_I0_O)        0.124     6.029 r  arty/seg3[2]_i_3/O
                         net (fo=76, routed)          0.528     6.557    arty/seg3[2]_i_3_n_0
    SLICE_X63Y4          LUT5 (Prop_lut5_I2_O)        0.124     6.681 f  arty/charge[5]_i_2_rewire/O
                         net (fo=9, routed)           0.486     7.167    arty/charge[5]_i_2_n_0
    SLICE_X58Y5          LUT6 (Prop_lut6_I1_O)        0.124     7.291 f  arty/led[14]_i_2_rewire_rewire/O
                         net (fo=28, routed)          0.436     7.727    arty/led[14]_i_2_n_0
    SLICE_X56Y5          LUT1 (Prop_lut1_I0_O)        0.124     7.851 r  arty/railR1_i_7/O
                         net (fo=2, routed)           0.406     8.257    arty/railR1_i_7_n_0
    DSP48_X1Y2           DSP48E1 (Prop_dsp48e1_A[3]_P[8])
                                                      3.841    12.098 f  arty/railG2/P[8]
                         net (fo=13, routed)          0.980    13.078    arty/railG2_n_97
    SLICE_X52Y6          LUT3 (Prop_lut3_I1_O)        0.124    13.202 r  arty/railG[2]_i_59/O
                         net (fo=1, routed)           0.190    13.392    arty/railG[2]_i_59_n_0
    SLICE_X53Y6          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    13.899 r  arty/railG_reg[2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    13.899    arty/railG_reg[2]_i_27_n_0
    SLICE_X53Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.013 r  arty/railG_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.013    arty/railG_reg[2]_i_5_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.127 r  arty/railG_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.127    arty/railG_reg[2]_i_2_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.461 r  arty/railG_reg[6]_i_2/O[1]
                         net (fo=20, routed)          0.567    15.028    arty_n_204
    SLICE_X52Y8          LUT3 (Prop_lut3_I2_O)        0.303    15.331 r  railG[2]_i_112/O
                         net (fo=1, routed)           0.634    15.966    railG[2]_i_112_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    16.362 r  railG_reg[2]_i_100/CO[3]
                         net (fo=1, routed)           0.000    16.362    railG_reg[2]_i_100_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.685 r  railG_reg[2]_i_81/O[1]
                         net (fo=4, routed)           0.356    17.040    railG_reg[2]_i_81_n_6
    SLICE_X56Y9          LUT3 (Prop_lut3_I2_O)        0.306    17.346 r  railG[2]_i_74/O
                         net (fo=1, routed)           0.331    17.677    railG[2]_i_74_n_0
    SLICE_X57Y8          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    18.062 r  railG_reg[2]_i_45/CO[3]
                         net (fo=1, routed)           0.000    18.062    railG_reg[2]_i_45_n_0
    SLICE_X57Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.284 r  railG_reg[2]_i_21/O[0]
                         net (fo=3, routed)           0.811    19.095    arty/railG2_3[0]
    SLICE_X58Y9          LUT4 (Prop_lut4_I1_O)        0.299    19.394 r  arty/railG[2]_i_43/O
                         net (fo=1, routed)           0.000    19.394    arty/railG[2]_i_43_n_0
    SLICE_X58Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.944 r  arty/railG_reg[2]_i_14/CO[3]
                         net (fo=1, routed)           0.000    19.944    arty/railG_reg[2]_i_14_n_0
    SLICE_X58Y10         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    20.172 f  arty/railG_reg[2]_i_3/CO[2]
                         net (fo=5, routed)           0.547    20.719    arty/railG_reg[2]_i_3_n_1
    SLICE_X63Y10         LUT6 (Prop_lut6_I1_O)        0.313    21.032 r  arty/railG[7]_i_5/O
                         net (fo=5, routed)           0.661    21.692    arty/railG[7]_i_5_n_0
    SLICE_X64Y9          LUT5 (Prop_lut5_I4_O)        0.149    21.841 r  arty/railG[5]_i_1/O
                         net (fo=2, routed)           0.000    21.841    arty/railG[5]_i_1_n_0
    SLICE_X64Y9          FDRE                                         r  arty/railB_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=820, routed)         1.517    14.858    arty/clock_IBUF_BUFG
    SLICE_X64Y9          FDRE                                         r  arty/railB_reg[5]/C
                         clock pessimism              0.260    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X64Y9          FDRE (Setup_fdre_C_D)        0.073    15.156    arty/railB_reg[5]
  -------------------------------------------------------------------
                         required time                         15.156    
                         arrival time                         -21.842    
  -------------------------------------------------------------------
                         slack                                 -6.686    

Slack (VIOLATED) :        -6.622ns  (required time - arrival time)
  Source:                 arty/lost_reg_rep__2_replica_3/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            arty/railR_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.578ns  (logic 9.058ns (54.640%)  route 7.520ns (45.360%))
  Logic Levels:           19  (CARRY4=8 DSP48E1=1 LUT1=1 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=820, routed)         1.637     5.158    arty/clock_IBUF_BUFG
    SLICE_X58Y3          FDRE                                         r  arty/lost_reg_rep__2_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y3          FDRE (Prop_fdre_C_Q)         0.456     5.614 r  arty/lost_reg_rep__2_replica_3/Q
                         net (fo=1, routed)           0.291     5.905    arty/lost_reg_rep__2_n_0_repN_3
    SLICE_X61Y3          LUT2 (Prop_lut2_I0_O)        0.124     6.029 r  arty/seg3[2]_i_3/O
                         net (fo=76, routed)          0.528     6.557    arty/seg3[2]_i_3_n_0
    SLICE_X63Y4          LUT5 (Prop_lut5_I2_O)        0.124     6.681 f  arty/charge[5]_i_2_rewire/O
                         net (fo=9, routed)           0.486     7.167    arty/charge[5]_i_2_n_0
    SLICE_X58Y5          LUT6 (Prop_lut6_I1_O)        0.124     7.291 f  arty/led[14]_i_2_rewire_rewire/O
                         net (fo=28, routed)          0.436     7.727    arty/led[14]_i_2_n_0
    SLICE_X56Y5          LUT1 (Prop_lut1_I0_O)        0.124     7.851 r  arty/railR1_i_7/O
                         net (fo=2, routed)           0.406     8.257    arty/railR1_i_7_n_0
    DSP48_X1Y3           DSP48E1 (Prop_dsp48e1_A[3]_P[3])
                                                      3.841    12.098 r  arty/railR1/P[3]
                         net (fo=9, routed)           1.340    13.438    arty/railR1_n_102
    SLICE_X55Y6          LUT6 (Prop_lut6_I2_O)        0.124    13.562 r  arty/railR[2]_i_61/O
                         net (fo=1, routed)           0.000    13.562    arty/railR[2]_i_61_n_0
    SLICE_X55Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.963 r  arty/railR_reg[2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    13.963    arty/railR_reg[2]_i_27_n_0
    SLICE_X55Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.077 r  arty/railR_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.077    arty/railR_reg[2]_i_5_n_0
    SLICE_X55Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.191 r  arty/railR_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.191    arty/railR_reg[2]_i_2_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.525 f  arty/railR_reg[7]_i_5/O[1]
                         net (fo=20, routed)          0.900    15.426    arty/railR_reg[7]_i_5_n_6
    SLICE_X57Y7          LUT3 (Prop_lut3_I2_O)        0.303    15.729 r  arty/railR[2]_i_96/O
                         net (fo=1, routed)           0.564    16.293    arty/railR[2]_i_96_n_0
    SLICE_X59Y9          CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537    16.830 r  arty/railR_reg[2]_i_72/O[2]
                         net (fo=3, routed)           0.465    17.295    arty/railR_reg[2]_i_72_n_5
    SLICE_X60Y10         LUT3 (Prop_lut3_I0_O)        0.302    17.597 r  arty/railR[2]_i_39/O
                         net (fo=1, routed)           0.618    18.215    arty/railR[2]_i_39_n_0
    SLICE_X61Y9          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    18.722 r  arty/railR_reg[2]_i_14/CO[3]
                         net (fo=1, routed)           0.000    18.722    arty/railR_reg[2]_i_14_n_0
    SLICE_X61Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.944 r  arty/railR_reg[2]_i_3/O[0]
                         net (fo=3, routed)           0.773    19.716    arty/railR_reg[2]_i_3_n_7
    SLICE_X60Y9          LUT4 (Prop_lut4_I1_O)        0.299    20.015 r  arty/railR[2]_i_25/O
                         net (fo=1, routed)           0.000    20.015    arty/railR[2]_i_25_n_0
    SLICE_X60Y9          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    20.589 r  arty/railR_reg[2]_i_4/CO[2]
                         net (fo=4, routed)           0.349    20.939    arty/railR_reg[2]_i_4_n_1
    SLICE_X62Y9          LUT6 (Prop_lut6_I3_O)        0.310    21.249 r  arty/railR[7]_i_6/O
                         net (fo=5, routed)           0.363    21.612    arty/railR[7]_i_6_n_0
    SLICE_X63Y9          LUT4 (Prop_lut4_I1_O)        0.124    21.736 r  arty/railR[5]_i_1/O
                         net (fo=1, routed)           0.000    21.736    arty/railR[5]_i_1_n_0
    SLICE_X63Y9          FDRE                                         r  arty/railR_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=820, routed)         1.517    14.858    arty/clock_IBUF_BUFG
    SLICE_X63Y9          FDRE                                         r  arty/railR_reg[5]/C
                         clock pessimism              0.260    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X63Y9          FDRE (Setup_fdre_C_D)        0.031    15.114    arty/railR_reg[5]
  -------------------------------------------------------------------
                         required time                         15.114    
                         arrival time                         -21.736    
  -------------------------------------------------------------------
                         slack                                 -6.622    

Slack (VIOLATED) :        -6.585ns  (required time - arrival time)
  Source:                 arty/lost_reg_rep__2_replica_3/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            arty/railR_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.541ns  (logic 9.058ns (54.760%)  route 7.483ns (45.240%))
  Logic Levels:           19  (CARRY4=8 DSP48E1=1 LUT1=1 LUT2=1 LUT3=2 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=820, routed)         1.637     5.158    arty/clock_IBUF_BUFG
    SLICE_X58Y3          FDRE                                         r  arty/lost_reg_rep__2_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y3          FDRE (Prop_fdre_C_Q)         0.456     5.614 r  arty/lost_reg_rep__2_replica_3/Q
                         net (fo=1, routed)           0.291     5.905    arty/lost_reg_rep__2_n_0_repN_3
    SLICE_X61Y3          LUT2 (Prop_lut2_I0_O)        0.124     6.029 r  arty/seg3[2]_i_3/O
                         net (fo=76, routed)          0.528     6.557    arty/seg3[2]_i_3_n_0
    SLICE_X63Y4          LUT5 (Prop_lut5_I2_O)        0.124     6.681 f  arty/charge[5]_i_2_rewire/O
                         net (fo=9, routed)           0.486     7.167    arty/charge[5]_i_2_n_0
    SLICE_X58Y5          LUT6 (Prop_lut6_I1_O)        0.124     7.291 f  arty/led[14]_i_2_rewire_rewire/O
                         net (fo=28, routed)          0.436     7.727    arty/led[14]_i_2_n_0
    SLICE_X56Y5          LUT1 (Prop_lut1_I0_O)        0.124     7.851 r  arty/railR1_i_7/O
                         net (fo=2, routed)           0.406     8.257    arty/railR1_i_7_n_0
    DSP48_X1Y3           DSP48E1 (Prop_dsp48e1_A[3]_P[3])
                                                      3.841    12.098 r  arty/railR1/P[3]
                         net (fo=9, routed)           1.340    13.438    arty/railR1_n_102
    SLICE_X55Y6          LUT6 (Prop_lut6_I2_O)        0.124    13.562 r  arty/railR[2]_i_61/O
                         net (fo=1, routed)           0.000    13.562    arty/railR[2]_i_61_n_0
    SLICE_X55Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.963 r  arty/railR_reg[2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    13.963    arty/railR_reg[2]_i_27_n_0
    SLICE_X55Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.077 r  arty/railR_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.077    arty/railR_reg[2]_i_5_n_0
    SLICE_X55Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.191 r  arty/railR_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.191    arty/railR_reg[2]_i_2_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.525 f  arty/railR_reg[7]_i_5/O[1]
                         net (fo=20, routed)          0.900    15.426    arty/railR_reg[7]_i_5_n_6
    SLICE_X57Y7          LUT3 (Prop_lut3_I2_O)        0.303    15.729 r  arty/railR[2]_i_96/O
                         net (fo=1, routed)           0.564    16.293    arty/railR[2]_i_96_n_0
    SLICE_X59Y9          CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537    16.830 r  arty/railR_reg[2]_i_72/O[2]
                         net (fo=3, routed)           0.465    17.295    arty/railR_reg[2]_i_72_n_5
    SLICE_X60Y10         LUT3 (Prop_lut3_I0_O)        0.302    17.597 r  arty/railR[2]_i_39/O
                         net (fo=1, routed)           0.618    18.215    arty/railR[2]_i_39_n_0
    SLICE_X61Y9          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    18.722 r  arty/railR_reg[2]_i_14/CO[3]
                         net (fo=1, routed)           0.000    18.722    arty/railR_reg[2]_i_14_n_0
    SLICE_X61Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.944 r  arty/railR_reg[2]_i_3/O[0]
                         net (fo=3, routed)           0.773    19.716    arty/railR_reg[2]_i_3_n_7
    SLICE_X60Y9          LUT4 (Prop_lut4_I1_O)        0.299    20.015 r  arty/railR[2]_i_25/O
                         net (fo=1, routed)           0.000    20.015    arty/railR[2]_i_25_n_0
    SLICE_X60Y9          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    20.589 r  arty/railR_reg[2]_i_4/CO[2]
                         net (fo=4, routed)           0.349    20.939    arty/railR_reg[2]_i_4_n_1
    SLICE_X62Y9          LUT6 (Prop_lut6_I3_O)        0.310    21.249 r  arty/railR[7]_i_6/O
                         net (fo=5, routed)           0.327    21.575    arty/railR[7]_i_6_n_0
    SLICE_X63Y9          LUT5 (Prop_lut5_I2_O)        0.124    21.699 r  arty/railR[6]_i_1/O
                         net (fo=1, routed)           0.000    21.699    arty/railR[6]_i_1_n_0
    SLICE_X63Y9          FDRE                                         r  arty/railR_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=820, routed)         1.517    14.858    arty/clock_IBUF_BUFG
    SLICE_X63Y9          FDRE                                         r  arty/railR_reg[6]/C
                         clock pessimism              0.260    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X63Y9          FDRE (Setup_fdre_C_D)        0.032    15.115    arty/railR_reg[6]
  -------------------------------------------------------------------
                         required time                         15.115    
                         arrival time                         -21.699    
  -------------------------------------------------------------------
                         slack                                 -6.585    

Slack (VIOLATED) :        -6.581ns  (required time - arrival time)
  Source:                 arty/lost_reg_rep__2_replica_3/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            arty/railR_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.536ns  (logic 9.058ns (54.777%)  route 7.478ns (45.223%))
  Logic Levels:           19  (CARRY4=8 DSP48E1=1 LUT1=1 LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=820, routed)         1.637     5.158    arty/clock_IBUF_BUFG
    SLICE_X58Y3          FDRE                                         r  arty/lost_reg_rep__2_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y3          FDRE (Prop_fdre_C_Q)         0.456     5.614 r  arty/lost_reg_rep__2_replica_3/Q
                         net (fo=1, routed)           0.291     5.905    arty/lost_reg_rep__2_n_0_repN_3
    SLICE_X61Y3          LUT2 (Prop_lut2_I0_O)        0.124     6.029 r  arty/seg3[2]_i_3/O
                         net (fo=76, routed)          0.528     6.557    arty/seg3[2]_i_3_n_0
    SLICE_X63Y4          LUT5 (Prop_lut5_I2_O)        0.124     6.681 f  arty/charge[5]_i_2_rewire/O
                         net (fo=9, routed)           0.486     7.167    arty/charge[5]_i_2_n_0
    SLICE_X58Y5          LUT6 (Prop_lut6_I1_O)        0.124     7.291 f  arty/led[14]_i_2_rewire_rewire/O
                         net (fo=28, routed)          0.436     7.727    arty/led[14]_i_2_n_0
    SLICE_X56Y5          LUT1 (Prop_lut1_I0_O)        0.124     7.851 r  arty/railR1_i_7/O
                         net (fo=2, routed)           0.406     8.257    arty/railR1_i_7_n_0
    DSP48_X1Y3           DSP48E1 (Prop_dsp48e1_A[3]_P[3])
                                                      3.841    12.098 r  arty/railR1/P[3]
                         net (fo=9, routed)           1.340    13.438    arty/railR1_n_102
    SLICE_X55Y6          LUT6 (Prop_lut6_I2_O)        0.124    13.562 r  arty/railR[2]_i_61/O
                         net (fo=1, routed)           0.000    13.562    arty/railR[2]_i_61_n_0
    SLICE_X55Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.963 r  arty/railR_reg[2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    13.963    arty/railR_reg[2]_i_27_n_0
    SLICE_X55Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.077 r  arty/railR_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.077    arty/railR_reg[2]_i_5_n_0
    SLICE_X55Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.191 r  arty/railR_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.191    arty/railR_reg[2]_i_2_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.525 f  arty/railR_reg[7]_i_5/O[1]
                         net (fo=20, routed)          0.900    15.426    arty/railR_reg[7]_i_5_n_6
    SLICE_X57Y7          LUT3 (Prop_lut3_I2_O)        0.303    15.729 r  arty/railR[2]_i_96/O
                         net (fo=1, routed)           0.564    16.293    arty/railR[2]_i_96_n_0
    SLICE_X59Y9          CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537    16.830 r  arty/railR_reg[2]_i_72/O[2]
                         net (fo=3, routed)           0.465    17.295    arty/railR_reg[2]_i_72_n_5
    SLICE_X60Y10         LUT3 (Prop_lut3_I0_O)        0.302    17.597 r  arty/railR[2]_i_39/O
                         net (fo=1, routed)           0.618    18.215    arty/railR[2]_i_39_n_0
    SLICE_X61Y9          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    18.722 r  arty/railR_reg[2]_i_14/CO[3]
                         net (fo=1, routed)           0.000    18.722    arty/railR_reg[2]_i_14_n_0
    SLICE_X61Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.944 r  arty/railR_reg[2]_i_3/O[0]
                         net (fo=3, routed)           0.773    19.716    arty/railR_reg[2]_i_3_n_7
    SLICE_X60Y9          LUT4 (Prop_lut4_I1_O)        0.299    20.015 r  arty/railR[2]_i_25/O
                         net (fo=1, routed)           0.000    20.015    arty/railR[2]_i_25_n_0
    SLICE_X60Y9          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    20.589 r  arty/railR_reg[2]_i_4/CO[2]
                         net (fo=4, routed)           0.349    20.939    arty/railR_reg[2]_i_4_n_1
    SLICE_X62Y9          LUT6 (Prop_lut6_I3_O)        0.310    21.249 r  arty/railR[7]_i_6/O
                         net (fo=5, routed)           0.322    21.570    arty/railR[7]_i_6_n_0
    SLICE_X63Y9          LUT6 (Prop_lut6_I2_O)        0.124    21.694 r  arty/railR[7]_i_2/O
                         net (fo=1, routed)           0.000    21.694    arty/railR[7]_i_2_n_0
    SLICE_X63Y9          FDRE                                         r  arty/railR_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=820, routed)         1.517    14.858    arty/clock_IBUF_BUFG
    SLICE_X63Y9          FDRE                                         r  arty/railR_reg[7]/C
                         clock pessimism              0.260    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X63Y9          FDRE (Setup_fdre_C_D)        0.031    15.114    arty/railR_reg[7]
  -------------------------------------------------------------------
                         required time                         15.114    
                         arrival time                         -21.694    
  -------------------------------------------------------------------
                         slack                                 -6.581    

Slack (VIOLATED) :        -6.561ns  (required time - arrival time)
  Source:                 arty/lost_reg_rep__2_replica_3/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            arty/railR_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.517ns  (logic 9.058ns (54.841%)  route 7.459ns (45.159%))
  Logic Levels:           19  (CARRY4=8 DSP48E1=1 LUT1=1 LUT2=1 LUT3=3 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=820, routed)         1.637     5.158    arty/clock_IBUF_BUFG
    SLICE_X58Y3          FDRE                                         r  arty/lost_reg_rep__2_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y3          FDRE (Prop_fdre_C_Q)         0.456     5.614 r  arty/lost_reg_rep__2_replica_3/Q
                         net (fo=1, routed)           0.291     5.905    arty/lost_reg_rep__2_n_0_repN_3
    SLICE_X61Y3          LUT2 (Prop_lut2_I0_O)        0.124     6.029 r  arty/seg3[2]_i_3/O
                         net (fo=76, routed)          0.528     6.557    arty/seg3[2]_i_3_n_0
    SLICE_X63Y4          LUT5 (Prop_lut5_I2_O)        0.124     6.681 f  arty/charge[5]_i_2_rewire/O
                         net (fo=9, routed)           0.486     7.167    arty/charge[5]_i_2_n_0
    SLICE_X58Y5          LUT6 (Prop_lut6_I1_O)        0.124     7.291 f  arty/led[14]_i_2_rewire_rewire/O
                         net (fo=28, routed)          0.436     7.727    arty/led[14]_i_2_n_0
    SLICE_X56Y5          LUT1 (Prop_lut1_I0_O)        0.124     7.851 r  arty/railR1_i_7/O
                         net (fo=2, routed)           0.406     8.257    arty/railR1_i_7_n_0
    DSP48_X1Y3           DSP48E1 (Prop_dsp48e1_A[3]_P[3])
                                                      3.841    12.098 r  arty/railR1/P[3]
                         net (fo=9, routed)           1.340    13.438    arty/railR1_n_102
    SLICE_X55Y6          LUT6 (Prop_lut6_I2_O)        0.124    13.562 r  arty/railR[2]_i_61/O
                         net (fo=1, routed)           0.000    13.562    arty/railR[2]_i_61_n_0
    SLICE_X55Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.963 r  arty/railR_reg[2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    13.963    arty/railR_reg[2]_i_27_n_0
    SLICE_X55Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.077 r  arty/railR_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.077    arty/railR_reg[2]_i_5_n_0
    SLICE_X55Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.191 r  arty/railR_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.191    arty/railR_reg[2]_i_2_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.525 f  arty/railR_reg[7]_i_5/O[1]
                         net (fo=20, routed)          0.900    15.426    arty/railR_reg[7]_i_5_n_6
    SLICE_X57Y7          LUT3 (Prop_lut3_I2_O)        0.303    15.729 r  arty/railR[2]_i_96/O
                         net (fo=1, routed)           0.564    16.293    arty/railR[2]_i_96_n_0
    SLICE_X59Y9          CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537    16.830 r  arty/railR_reg[2]_i_72/O[2]
                         net (fo=3, routed)           0.465    17.295    arty/railR_reg[2]_i_72_n_5
    SLICE_X60Y10         LUT3 (Prop_lut3_I0_O)        0.302    17.597 r  arty/railR[2]_i_39/O
                         net (fo=1, routed)           0.618    18.215    arty/railR[2]_i_39_n_0
    SLICE_X61Y9          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    18.722 r  arty/railR_reg[2]_i_14/CO[3]
                         net (fo=1, routed)           0.000    18.722    arty/railR_reg[2]_i_14_n_0
    SLICE_X61Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.944 r  arty/railR_reg[2]_i_3/O[0]
                         net (fo=3, routed)           0.773    19.716    arty/railR_reg[2]_i_3_n_7
    SLICE_X60Y9          LUT4 (Prop_lut4_I1_O)        0.299    20.015 r  arty/railR[2]_i_25/O
                         net (fo=1, routed)           0.000    20.015    arty/railR[2]_i_25_n_0
    SLICE_X60Y9          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    20.589 r  arty/railR_reg[2]_i_4/CO[2]
                         net (fo=4, routed)           0.349    20.939    arty/railR_reg[2]_i_4_n_1
    SLICE_X62Y9          LUT6 (Prop_lut6_I3_O)        0.310    21.249 r  arty/railR[7]_i_6/O
                         net (fo=5, routed)           0.302    21.551    arty/railR[7]_i_6_n_0
    SLICE_X62Y9          LUT3 (Prop_lut3_I1_O)        0.124    21.675 r  arty/railR[4]_i_1/O
                         net (fo=1, routed)           0.000    21.675    arty/railR[4]_i_1_n_0
    SLICE_X62Y9          FDRE                                         r  arty/railR_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=820, routed)         1.517    14.858    arty/clock_IBUF_BUFG
    SLICE_X62Y9          FDRE                                         r  arty/railR_reg[4]/C
                         clock pessimism              0.260    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X62Y9          FDRE (Setup_fdre_C_D)        0.031    15.114    arty/railR_reg[4]
  -------------------------------------------------------------------
                         required time                         15.114    
                         arrival time                         -21.675    
  -------------------------------------------------------------------
                         slack                                 -6.561    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 naz/my_20KHz_clk/count_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            naz/my_20KHz_clk/count_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.355ns (72.545%)  route 0.134ns (27.455%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=820, routed)         0.564     1.447    naz/my_20KHz_clk/clock_IBUF_BUFG
    SLICE_X28Y49         FDRE                                         r  naz/my_20KHz_clk/count_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  naz/my_20KHz_clk/count_reg[26]/Q
                         net (fo=2, routed)           0.134     1.722    naz/my_20KHz_clk/count_reg[26]
    SLICE_X28Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.882 r  naz/my_20KHz_clk/count_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.882    naz/my_20KHz_clk/count_reg[24]_i_1__0_n_0
    SLICE_X28Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.936 r  naz/my_20KHz_clk/count_reg[28]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.936    naz/my_20KHz_clk/count_reg[28]_i_1__0_n_7
    SLICE_X28Y50         FDRE                                         r  naz/my_20KHz_clk/count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=820, routed)         0.832     1.959    naz/my_20KHz_clk/clock_IBUF_BUFG
    SLICE_X28Y50         FDRE                                         r  naz/my_20KHz_clk/count_reg[28]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X28Y50         FDRE (Hold_fdre_C_D)         0.105     1.820    naz/my_20KHz_clk/count_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.936    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 naz/my_20KHz_clk/count_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            naz/my_20KHz_clk/count_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.366ns (73.149%)  route 0.134ns (26.851%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=820, routed)         0.564     1.447    naz/my_20KHz_clk/clock_IBUF_BUFG
    SLICE_X28Y49         FDRE                                         r  naz/my_20KHz_clk/count_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  naz/my_20KHz_clk/count_reg[26]/Q
                         net (fo=2, routed)           0.134     1.722    naz/my_20KHz_clk/count_reg[26]
    SLICE_X28Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.882 r  naz/my_20KHz_clk/count_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.882    naz/my_20KHz_clk/count_reg[24]_i_1__0_n_0
    SLICE_X28Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.947 r  naz/my_20KHz_clk/count_reg[28]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.947    naz/my_20KHz_clk/count_reg[28]_i_1__0_n_5
    SLICE_X28Y50         FDRE                                         r  naz/my_20KHz_clk/count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=820, routed)         0.832     1.959    naz/my_20KHz_clk/clock_IBUF_BUFG
    SLICE_X28Y50         FDRE                                         r  naz/my_20KHz_clk/count_reg[30]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X28Y50         FDRE (Hold_fdre_C_D)         0.105     1.820    naz/my_20KHz_clk/count_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.947    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 naz/my_20KHz_clk/count_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            naz/my_20KHz_clk/count_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.391ns (74.427%)  route 0.134ns (25.573%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=820, routed)         0.564     1.447    naz/my_20KHz_clk/clock_IBUF_BUFG
    SLICE_X28Y49         FDRE                                         r  naz/my_20KHz_clk/count_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  naz/my_20KHz_clk/count_reg[26]/Q
                         net (fo=2, routed)           0.134     1.722    naz/my_20KHz_clk/count_reg[26]
    SLICE_X28Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.882 r  naz/my_20KHz_clk/count_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.882    naz/my_20KHz_clk/count_reg[24]_i_1__0_n_0
    SLICE_X28Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.972 r  naz/my_20KHz_clk/count_reg[28]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     1.972    naz/my_20KHz_clk/count_reg[28]_i_1__0_n_6
    SLICE_X28Y50         FDRE                                         r  naz/my_20KHz_clk/count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=820, routed)         0.832     1.959    naz/my_20KHz_clk/clock_IBUF_BUFG
    SLICE_X28Y50         FDRE                                         r  naz/my_20KHz_clk/count_reg[29]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X28Y50         FDRE (Hold_fdre_C_D)         0.105     1.820    naz/my_20KHz_clk/count_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.972    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 naz/my_20KHz_clk/count_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            naz/my_20KHz_clk/count_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.391ns (74.427%)  route 0.134ns (25.573%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=820, routed)         0.564     1.447    naz/my_20KHz_clk/clock_IBUF_BUFG
    SLICE_X28Y49         FDRE                                         r  naz/my_20KHz_clk/count_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  naz/my_20KHz_clk/count_reg[26]/Q
                         net (fo=2, routed)           0.134     1.722    naz/my_20KHz_clk/count_reg[26]
    SLICE_X28Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.882 r  naz/my_20KHz_clk/count_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.882    naz/my_20KHz_clk/count_reg[24]_i_1__0_n_0
    SLICE_X28Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.972 r  naz/my_20KHz_clk/count_reg[28]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.972    naz/my_20KHz_clk/count_reg[28]_i_1__0_n_4
    SLICE_X28Y50         FDRE                                         r  naz/my_20KHz_clk/count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=820, routed)         0.832     1.959    naz/my_20KHz_clk/clock_IBUF_BUFG
    SLICE_X28Y50         FDRE                                         r  naz/my_20KHz_clk/count_reg[31]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X28Y50         FDRE (Hold_fdre_C_D)         0.105     1.820    naz/my_20KHz_clk/count_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.972    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 arty/seg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            arty/seg_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.186ns (56.785%)  route 0.142ns (43.215%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=820, routed)         0.592     1.475    arty/clock_IBUF_BUFG
    SLICE_X63Y12         FDRE                                         r  arty/seg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y12         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  arty/seg0_reg[0]/Q
                         net (fo=5, routed)           0.142     1.758    arty/seg0[0]
    SLICE_X64Y12         LUT6 (Prop_lut6_I0_O)        0.045     1.803 r  arty/seg[5]_i_1/O
                         net (fo=1, routed)           0.000     1.803    arty/seg[5]_i_1_n_0
    SLICE_X64Y12         FDSE                                         r  arty/seg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=820, routed)         0.862     1.989    arty/clock_IBUF_BUFG
    SLICE_X64Y12         FDSE                                         r  arty/seg_reg[5]/C
                         clock pessimism             -0.499     1.490    
    SLICE_X64Y12         FDSE (Hold_fdse_C_D)         0.121     1.611    arty/seg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 arty/seg3_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            arty/seg_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.186ns (57.211%)  route 0.139ns (42.789%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=820, routed)         0.594     1.477    arty/clock_IBUF_BUFG
    SLICE_X62Y8          FDRE                                         r  arty/seg3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y8          FDRE (Prop_fdre_C_Q)         0.141     1.618 f  arty/seg3_reg[3]/Q
                         net (fo=7, routed)           0.139     1.757    arty/seg3[3]
    SLICE_X65Y9          LUT6 (Prop_lut6_I4_O)        0.045     1.802 r  arty/seg[6]_i_2/O
                         net (fo=1, routed)           0.000     1.802    arty/seg[6]_i_2_n_0
    SLICE_X65Y9          FDSE                                         r  arty/seg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=820, routed)         0.865     1.992    arty/clock_IBUF_BUFG
    SLICE_X65Y9          FDSE                                         r  arty/seg_reg[6]/C
                         clock pessimism             -0.499     1.493    
    SLICE_X65Y9          FDSE (Hold_fdse_C_D)         0.091     1.584    arty/seg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 naz/my_20KHz_clk/count_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            naz/my_20KHz_clk/my_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.608ns  (logic 0.231ns (37.989%)  route 0.377ns (62.011%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=820, routed)         0.562     1.445    naz/my_20KHz_clk/clock_IBUF_BUFG
    SLICE_X28Y50         FDRE                                         r  naz/my_20KHz_clk/count_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y50         FDRE (Prop_fdre_C_Q)         0.141     1.586 f  naz/my_20KHz_clk/count_reg[30]/Q
                         net (fo=2, routed)           0.157     1.743    naz/my_20KHz_clk/count_reg[30]
    SLICE_X29Y50         LUT6 (Prop_lut6_I5_O)        0.045     1.788 r  naz/my_20KHz_clk/count[0]_i_7__1/O
                         net (fo=2, routed)           0.220     2.008    naz/my_20KHz_clk/count[0]_i_7__1_n_0
    SLICE_X30Y46         LUT6 (Prop_lut6_I0_O)        0.045     2.053 r  naz/my_20KHz_clk/my_clk_i_1__0/O
                         net (fo=1, routed)           0.000     2.053    naz/my_20KHz_clk/my_clk_i_1__0_n_0
    SLICE_X30Y46         FDRE                                         r  naz/my_20KHz_clk/my_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=820, routed)         0.832     1.959    naz/my_20KHz_clk/clock_IBUF_BUFG
    SLICE_X30Y46         FDRE                                         r  naz/my_20KHz_clk/my_clk_reg/C
                         clock pessimism             -0.244     1.715    
    SLICE_X30Y46         FDRE (Hold_fdre_C_D)         0.120     1.835    naz/my_20KHz_clk/my_clk_reg
  -------------------------------------------------------------------
                         required time                         -1.835    
                         arrival time                           2.053    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 arty/ballRespawnTimer_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            arty/ballRespawnTimer_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.186ns (59.747%)  route 0.125ns (40.253%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=820, routed)         0.564     1.447    arty/clock_IBUF_BUFG
    SLICE_X45Y3          FDRE                                         r  arty/ballRespawnTimer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y3          FDRE (Prop_fdre_C_Q)         0.141     1.588 r  arty/ballRespawnTimer_reg[2]/Q
                         net (fo=3, routed)           0.125     1.713    arty/ballRespawnTimer_reg_n_0_[2]
    SLICE_X45Y3          LUT4 (Prop_lut4_I2_O)        0.045     1.758 r  arty/ballRespawnTimer[2]_i_1/O
                         net (fo=1, routed)           0.000     1.758    arty/ballRespawnTimer[2]_i_1_n_0
    SLICE_X45Y3          FDRE                                         r  arty/ballRespawnTimer_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=820, routed)         0.834     1.961    arty/clock_IBUF_BUFG
    SLICE_X45Y3          FDRE                                         r  arty/ballRespawnTimer_reg[2]/C
                         clock pessimism             -0.514     1.447    
    SLICE_X45Y3          FDRE (Hold_fdre_C_D)         0.091     1.538    arty/ballRespawnTimer_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.758    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 arty/chargeCountTimer_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            arty/chargeCountTimer_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.186ns (59.747%)  route 0.125ns (40.253%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=820, routed)         0.596     1.479    arty/clock_IBUF_BUFG
    SLICE_X63Y1          FDRE                                         r  arty/chargeCountTimer_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y1          FDRE (Prop_fdre_C_Q)         0.141     1.620 r  arty/chargeCountTimer_reg[5]/Q
                         net (fo=3, routed)           0.125     1.745    arty/chargeCountTimer_reg_n_0_[5]
    SLICE_X63Y1          LUT6 (Prop_lut6_I4_O)        0.045     1.790 r  arty/chargeCountTimer[5]_i_1/O
                         net (fo=1, routed)           0.000     1.790    arty/chargeCountTimer[5]_i_1_n_0
    SLICE_X63Y1          FDRE                                         r  arty/chargeCountTimer_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=820, routed)         0.867     1.994    arty/clock_IBUF_BUFG
    SLICE_X63Y1          FDRE                                         r  arty/chargeCountTimer_reg[5]/C
                         clock pessimism             -0.515     1.479    
    SLICE_X63Y1          FDRE (Hold_fdre_C_D)         0.091     1.570    arty/chargeCountTimer_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 arty/chargeCountTimer_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            arty/chargeCountTimer_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.186ns (59.158%)  route 0.128ns (40.842%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=820, routed)         0.596     1.479    arty/clock_IBUF_BUFG
    SLICE_X63Y2          FDRE                                         r  arty/chargeCountTimer_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y2          FDRE (Prop_fdre_C_Q)         0.141     1.620 r  arty/chargeCountTimer_reg[11]/Q
                         net (fo=3, routed)           0.128     1.749    arty/chargeCountTimer_reg_n_0_[11]
    SLICE_X63Y2          LUT6 (Prop_lut6_I4_O)        0.045     1.794 r  arty/chargeCountTimer[11]_i_1/O
                         net (fo=1, routed)           0.000     1.794    arty/chargeCountTimer[11]_i_1_n_0
    SLICE_X63Y2          FDRE                                         r  arty/chargeCountTimer_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=820, routed)         0.867     1.994    arty/clock_IBUF_BUFG
    SLICE_X63Y2          FDRE                                         r  arty/chargeCountTimer_reg[11]/C
                         clock pessimism             -0.515     1.479    
    SLICE_X63Y2          FDRE (Hold_fdre_C_D)         0.091     1.570    arty/chargeCountTimer_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.223    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y42   JB1_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y42   JB4_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y23   an_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y21   an_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y23   an_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y21   an_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y4    arty/charge_reg[7]_replica/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y6    arty/charge_reg[7]_replica_1/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y6    arty/lost_reg_rep__2_replica/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y15   arty/railCounter_reg[0]_replica/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y5    arty/ballRespawnTimer_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y6    arty/ballRespawnTimer_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y6    arty/ballRespawnTimer_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y6    arty/ballRespawnTimer_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y7    arty/ballRespawnTimer_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y7    arty/ballRespawnTimer_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y7    arty/ballRespawnTimer_reg[19]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y7    arty/ballRespawnTimer_reg[20]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y8    arty/ballRespawnTimer_reg[21]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y23   an_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y23   an_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y4    arty/charge_reg[7]_replica/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y6    arty/charge_reg[7]_replica_1/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y22   arty/ballX_reg[4]_replica/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y19   arty/lost_reg_rep__1_replica/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y13   arty/lost_reg_rep__1_replica_2/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y20   arty/ballExists_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y4    arty/charge_reg[8]_replica/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y2    arty/charge_reg[2]_replica_1/C



