Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Sun Mar 18 15:21:01 2018
| Host         : DESKTOP-LJILSIK running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file RAT_wrapper_control_sets_placed.rpt
| Design       : RAT_wrapper
| Device       : xc7a35t
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    16 |
| Unused register locations in slices containing registers |    27 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              17 |           10 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              34 |           11 |
| Yes          | No                    | No                     |             136 |           39 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              26 |            9 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+------------------------+-------------------------------------------+-------------------------------------------+------------------+----------------+
|      Clock Signal      |               Enable Signal               |              Set/Reset Signal             | Slice Load Count | Bel Load Count |
+------------------------+-------------------------------------------+-------------------------------------------+------------------+----------------+
|  sseg_dec_i/my_clk/CLK |                                           |                                           |                2 |              2 |
|  CLK_IBUF_BUFG         |                                           |                                           |                2 |              3 |
|  s_clk_sig_BUFG        |                                           | RST_IBUF                                  |                3 |              3 |
|  CLK_IBUF_BUFG         | CPU/prog_rom_i/r_SevenSeg_reg[0][0]       |                                           |                4 |              8 |
|  CLK_IBUF_BUFG         | CPU/prog_rom_i/r_red_reg[0][0]            |                                           |                2 |              8 |
|  CLK_IBUF_BUFG         | CPU/prog_rom_i/r_LEDS_reg[0][0]           |                                           |                5 |              8 |
|  CLK_IBUF_BUFG         | CPU/prog_rom_i/r_green_reg[0][0]          |                                           |                2 |              8 |
|  CLK_IBUF_BUFG         | CPU/prog_rom_i/E[0]                       |                                           |                2 |              8 |
|  s_clk_sig_BUFG        | CPU/prog_rom_i/SP_COUNT_TMP_reg[7][0]     | CPU/CU/SR[0]                              |                2 |              8 |
|  s_clk_sig_BUFG        | db_1shot_FSM_i/bounce_counter/s_count_inc | db_1shot_FSM_i/bounce_counter/s_count_rst |                2 |              8 |
|  s_clk_sig_BUFG        | CPU/CU/E[0]                               | CPU/CU/SR[0]                              |                5 |             10 |
|  s_clk_sig_BUFG        |                                           |                                           |                6 |             12 |
|  s_clk_sig_BUFG        | CPU/prog_rom_i/RF_WR                      |                                           |                2 |             16 |
|  CLK_IBUF_BUFG         |                                           | sseg_dec_i/my_clk/tmp_clk                 |                8 |             31 |
|  s_clk_sig_BUFG        | CPU/prog_rom_i/SCR_WE                     |                                           |               10 |             40 |
|  s_clk_sig_BUFG        | pwm_blue/sel                              |                                           |               24 |             96 |
+------------------------+-------------------------------------------+-------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 2      |                     1 |
| 3      |                     2 |
| 8      |                     7 |
| 10     |                     1 |
| 12     |                     1 |
| 16+    |                     4 |
+--------+-----------------------+


