// Seed: 3288132349
module module_0 (
    input wand id_0,
    input wire id_1,
    input wire id_2,
    input tri0 id_3,
    output uwire id_4,
    input supply0 id_5
);
  assign id_4 = -1;
endmodule
module module_1 #(
    parameter id_4 = 32'd63
) (
    output wor id_0,
    input uwire id_1,
    input supply0 id_2
    , id_13,
    input wire id_3,
    input supply1 _id_4
    , id_14,
    input wor id_5,
    input tri1 id_6,
    input tri1 id_7,
    output supply0 id_8
    , id_15,
    output tri1 id_9,
    output logic id_10,
    output wor id_11
);
  initial id_10 = 1 == 1;
  module_0 modCall_1 (
      id_2,
      id_3,
      id_6,
      id_7,
      id_9,
      id_6
  );
  assign modCall_1.id_1 = 0;
  logic [-1 : id_4] id_16, id_17, id_18;
  assign id_17 = 1;
  tri0 id_19 = 1;
endmodule
