Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Mon Nov 29 11:25:29 2021
| Host         : 612-09 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file led_display_ctrl_timing_summary_routed.rpt -pb led_display_ctrl_timing_summary_routed.pb -rpx led_display_ctrl_timing_summary_routed.rpx -warn_on_violation
| Design       : led_display_ctrl
| Device       : 7a100t-fgg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.471        0.000                      0                  154        0.198        0.000                      0                  154        4.500        0.000                       0                    79  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 5.471        0.000                      0                  154        0.198        0.000                      0                  154        4.500        0.000                       0                    79  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        5.471ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.198ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.471ns  (required time - arrival time)
  Source:                 cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.544ns  (logic 2.470ns (54.357%)  route 2.074ns (45.643%))
  Logic Levels:           8  (CARRY4=7 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.235ns = ( 15.235 - 10.000 ) 
    Source Clock Delay      (SCD):    5.544ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.656 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.887     5.544    clk_IBUF_BUFG
    SLICE_X1Y166         FDCE                                         r  cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y166         FDCE (Prop_fdce_C_Q)         0.419     5.963 r  cnt_reg[5]/Q
                         net (fo=2, routed)           1.123     7.086    cnt_reg_n_0_[5]
    SLICE_X2Y163         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.809     7.895 r  cnt_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.895    cnt_reg[8]_i_2_n_0
    SLICE_X2Y164         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.012 r  cnt_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.012    cnt_reg[12]_i_2_n_0
    SLICE_X2Y165         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.129 r  cnt_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.129    cnt_reg[16]_i_2_n_0
    SLICE_X2Y166         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.246 r  cnt_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.246    cnt_reg[20]_i_2_n_0
    SLICE_X2Y167         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.363 r  cnt_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.363    cnt_reg[24]_i_2_n_0
    SLICE_X2Y168         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.480 r  cnt_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.480    cnt_reg[28]_i_2_n_0
    SLICE_X2Y169         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.803 r  cnt_reg[31]_i_6/O[1]
                         net (fo=1, routed)           0.951     9.754    cnt_reg[31]_i_6_n_6
    SLICE_X3Y167         LUT4 (Prop_lut4_I3_O)        0.334    10.088 r  cnt[30]_i_1/O
                         net (fo=1, routed)           0.000    10.088    cnt[30]_i_1_n_0
    SLICE_X3Y167         FDCE                                         r  cnt_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.476 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.759    15.235    clk_IBUF_BUFG
    SLICE_X3Y167         FDCE                                         r  cnt_reg[30]/C
                         clock pessimism              0.284    15.519    
                         clock uncertainty           -0.035    15.484    
    SLICE_X3Y167         FDCE (Setup_fdce_C_D)        0.075    15.559    cnt_reg[30]
  -------------------------------------------------------------------
                         required time                         15.559    
                         arrival time                         -10.088    
  -------------------------------------------------------------------
                         slack                                  5.471    

Slack (MET) :             5.536ns  (required time - arrival time)
  Source:                 cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.477ns  (logic 2.355ns (52.603%)  route 2.122ns (47.397%))
  Logic Levels:           8  (CARRY4=7 LUT4=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.233ns = ( 15.233 - 10.000 ) 
    Source Clock Delay      (SCD):    5.544ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.656 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.887     5.544    clk_IBUF_BUFG
    SLICE_X1Y166         FDCE                                         r  cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y166         FDCE (Prop_fdce_C_Q)         0.419     5.963 r  cnt_reg[5]/Q
                         net (fo=2, routed)           1.123     7.086    cnt_reg_n_0_[5]
    SLICE_X2Y163         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.809     7.895 r  cnt_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.895    cnt_reg[8]_i_2_n_0
    SLICE_X2Y164         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.012 r  cnt_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.012    cnt_reg[12]_i_2_n_0
    SLICE_X2Y165         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.129 r  cnt_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.129    cnt_reg[16]_i_2_n_0
    SLICE_X2Y166         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.246 r  cnt_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.246    cnt_reg[20]_i_2_n_0
    SLICE_X2Y167         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.363 r  cnt_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.363    cnt_reg[24]_i_2_n_0
    SLICE_X2Y168         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.480 r  cnt_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.480    cnt_reg[28]_i_2_n_0
    SLICE_X2Y169         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.699 r  cnt_reg[31]_i_6/O[0]
                         net (fo=1, routed)           0.999     9.698    cnt_reg[31]_i_6_n_7
    SLICE_X3Y168         LUT4 (Prop_lut4_I3_O)        0.323    10.021 r  cnt[29]_i_1/O
                         net (fo=1, routed)           0.000    10.021    cnt[29]_i_1_n_0
    SLICE_X3Y168         FDCE                                         r  cnt_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.476 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.757    15.233    clk_IBUF_BUFG
    SLICE_X3Y168         FDCE                                         r  cnt_reg[29]/C
                         clock pessimism              0.284    15.517    
                         clock uncertainty           -0.035    15.482    
    SLICE_X3Y168         FDCE (Setup_fdce_C_D)        0.075    15.557    cnt_reg[29]
  -------------------------------------------------------------------
                         required time                         15.557    
                         arrival time                         -10.021    
  -------------------------------------------------------------------
                         slack                                  5.536    

Slack (MET) :             5.611ns  (required time - arrival time)
  Source:                 cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.363ns  (logic 2.093ns (47.974%)  route 2.270ns (52.026%))
  Logic Levels:           6  (CARRY4=5 LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.238ns = ( 15.238 - 10.000 ) 
    Source Clock Delay      (SCD):    5.544ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.656 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.887     5.544    clk_IBUF_BUFG
    SLICE_X1Y166         FDCE                                         r  cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y166         FDCE (Prop_fdce_C_Q)         0.419     5.963 r  cnt_reg[5]/Q
                         net (fo=2, routed)           1.123     7.086    cnt_reg_n_0_[5]
    SLICE_X2Y163         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.809     7.895 r  cnt_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.895    cnt_reg[8]_i_2_n_0
    SLICE_X2Y164         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.012 r  cnt_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.012    cnt_reg[12]_i_2_n_0
    SLICE_X2Y165         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.129 r  cnt_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.129    cnt_reg[16]_i_2_n_0
    SLICE_X2Y166         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.246 r  cnt_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.246    cnt_reg[20]_i_2_n_0
    SLICE_X2Y167         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.465 r  cnt_reg[24]_i_2/O[0]
                         net (fo=1, routed)           1.147     9.612    cnt_reg[24]_i_2_n_7
    SLICE_X3Y163         LUT4 (Prop_lut4_I3_O)        0.295     9.907 r  cnt[21]_i_1/O
                         net (fo=1, routed)           0.000     9.907    cnt[21]_i_1_n_0
    SLICE_X3Y163         FDCE                                         r  cnt_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.476 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.762    15.238    clk_IBUF_BUFG
    SLICE_X3Y163         FDCE                                         r  cnt_reg[21]/C
                         clock pessimism              0.284    15.522    
                         clock uncertainty           -0.035    15.487    
    SLICE_X3Y163         FDCE (Setup_fdce_C_D)        0.031    15.518    cnt_reg[21]
  -------------------------------------------------------------------
                         required time                         15.518    
                         arrival time                          -9.907    
  -------------------------------------------------------------------
                         slack                                  5.611    

Slack (MET) :             5.649ns  (required time - arrival time)
  Source:                 cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.363ns  (logic 2.381ns (54.567%)  route 1.982ns (45.433%))
  Logic Levels:           8  (CARRY4=7 LUT4=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.233ns = ( 15.233 - 10.000 ) 
    Source Clock Delay      (SCD):    5.544ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.656 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.887     5.544    clk_IBUF_BUFG
    SLICE_X1Y166         FDCE                                         r  cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y166         FDCE (Prop_fdce_C_Q)         0.419     5.963 r  cnt_reg[5]/Q
                         net (fo=2, routed)           1.123     7.086    cnt_reg_n_0_[5]
    SLICE_X2Y163         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.809     7.895 r  cnt_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.895    cnt_reg[8]_i_2_n_0
    SLICE_X2Y164         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.012 r  cnt_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.012    cnt_reg[12]_i_2_n_0
    SLICE_X2Y165         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.129 r  cnt_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.129    cnt_reg[16]_i_2_n_0
    SLICE_X2Y166         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.246 r  cnt_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.246    cnt_reg[20]_i_2_n_0
    SLICE_X2Y167         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.363 r  cnt_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.363    cnt_reg[24]_i_2_n_0
    SLICE_X2Y168         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.480 r  cnt_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.480    cnt_reg[28]_i_2_n_0
    SLICE_X2Y169         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.719 r  cnt_reg[31]_i_6/O[2]
                         net (fo=1, routed)           0.859     9.578    cnt_reg[31]_i_6_n_5
    SLICE_X3Y168         LUT4 (Prop_lut4_I3_O)        0.329     9.907 r  cnt[31]_i_2/O
                         net (fo=1, routed)           0.000     9.907    cnt[31]_i_2_n_0
    SLICE_X3Y168         FDCE                                         r  cnt_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.476 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.757    15.233    clk_IBUF_BUFG
    SLICE_X3Y168         FDCE                                         r  cnt_reg[31]/C
                         clock pessimism              0.284    15.517    
                         clock uncertainty           -0.035    15.482    
    SLICE_X3Y168         FDCE (Setup_fdce_C_D)        0.075    15.557    cnt_reg[31]
  -------------------------------------------------------------------
                         required time                         15.557    
                         arrival time                          -9.907    
  -------------------------------------------------------------------
                         slack                                  5.649    

Slack (MET) :             5.670ns  (required time - arrival time)
  Source:                 cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.297ns  (logic 2.325ns (54.108%)  route 1.972ns (45.892%))
  Logic Levels:           7  (CARRY4=6 LUT4=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.233ns = ( 15.233 - 10.000 ) 
    Source Clock Delay      (SCD):    5.544ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.656 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.887     5.544    clk_IBUF_BUFG
    SLICE_X1Y166         FDCE                                         r  cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y166         FDCE (Prop_fdce_C_Q)         0.419     5.963 r  cnt_reg[5]/Q
                         net (fo=2, routed)           1.123     7.086    cnt_reg_n_0_[5]
    SLICE_X2Y163         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.809     7.895 r  cnt_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.895    cnt_reg[8]_i_2_n_0
    SLICE_X2Y164         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.012 r  cnt_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.012    cnt_reg[12]_i_2_n_0
    SLICE_X2Y165         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.129 r  cnt_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.129    cnt_reg[16]_i_2_n_0
    SLICE_X2Y166         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.246 r  cnt_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.246    cnt_reg[20]_i_2_n_0
    SLICE_X2Y167         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.363 r  cnt_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.363    cnt_reg[24]_i_2_n_0
    SLICE_X2Y168         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.686 r  cnt_reg[28]_i_2/O[1]
                         net (fo=1, routed)           0.849     9.535    cnt_reg[28]_i_2_n_6
    SLICE_X3Y168         LUT4 (Prop_lut4_I3_O)        0.306     9.841 r  cnt[26]_i_1/O
                         net (fo=1, routed)           0.000     9.841    cnt[26]_i_1_n_0
    SLICE_X3Y168         FDCE                                         r  cnt_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.476 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.757    15.233    clk_IBUF_BUFG
    SLICE_X3Y168         FDCE                                         r  cnt_reg[26]/C
                         clock pessimism              0.284    15.517    
                         clock uncertainty           -0.035    15.482    
    SLICE_X3Y168         FDCE (Setup_fdce_C_D)        0.029    15.511    cnt_reg[26]
  -------------------------------------------------------------------
                         required time                         15.511    
                         arrival time                          -9.841    
  -------------------------------------------------------------------
                         slack                                  5.670    

Slack (MET) :             5.688ns  (required time - arrival time)
  Source:                 cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.308ns  (logic 2.236ns (51.906%)  route 2.072ns (48.094%))
  Logic Levels:           7  (CARRY4=6 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.236ns = ( 15.236 - 10.000 ) 
    Source Clock Delay      (SCD):    5.544ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.656 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.887     5.544    clk_IBUF_BUFG
    SLICE_X1Y166         FDCE                                         r  cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y166         FDCE (Prop_fdce_C_Q)         0.419     5.963 r  cnt_reg[5]/Q
                         net (fo=2, routed)           1.123     7.086    cnt_reg_n_0_[5]
    SLICE_X2Y163         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.809     7.895 r  cnt_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.895    cnt_reg[8]_i_2_n_0
    SLICE_X2Y164         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.012 r  cnt_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.012    cnt_reg[12]_i_2_n_0
    SLICE_X2Y165         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.129 r  cnt_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.129    cnt_reg[16]_i_2_n_0
    SLICE_X2Y166         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.246 r  cnt_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.246    cnt_reg[20]_i_2_n_0
    SLICE_X2Y167         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.363 r  cnt_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.363    cnt_reg[24]_i_2_n_0
    SLICE_X2Y168         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.602 r  cnt_reg[28]_i_2/O[2]
                         net (fo=1, routed)           0.949     9.551    cnt_reg[28]_i_2_n_5
    SLICE_X1Y166         LUT4 (Prop_lut4_I3_O)        0.301     9.852 r  cnt[27]_i_1/O
                         net (fo=1, routed)           0.000     9.852    cnt[27]_i_1_n_0
    SLICE_X1Y166         FDCE                                         r  cnt_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.476 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.760    15.236    clk_IBUF_BUFG
    SLICE_X1Y166         FDCE                                         r  cnt_reg[27]/C
                         clock pessimism              0.308    15.544    
                         clock uncertainty           -0.035    15.509    
    SLICE_X1Y166         FDCE (Setup_fdce_C_D)        0.031    15.540    cnt_reg[27]
  -------------------------------------------------------------------
                         required time                         15.540    
                         arrival time                          -9.852    
  -------------------------------------------------------------------
                         slack                                  5.688    

Slack (MET) :             5.703ns  (required time - arrival time)
  Source:                 cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.269ns  (logic 2.201ns (51.559%)  route 2.068ns (48.442%))
  Logic Levels:           6  (CARRY4=5 LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.238ns = ( 15.238 - 10.000 ) 
    Source Clock Delay      (SCD):    5.544ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.656 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.887     5.544    clk_IBUF_BUFG
    SLICE_X1Y166         FDCE                                         r  cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y166         FDCE (Prop_fdce_C_Q)         0.419     5.963 r  cnt_reg[5]/Q
                         net (fo=2, routed)           1.123     7.086    cnt_reg_n_0_[5]
    SLICE_X2Y163         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.809     7.895 r  cnt_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.895    cnt_reg[8]_i_2_n_0
    SLICE_X2Y164         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.012 r  cnt_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.012    cnt_reg[12]_i_2_n_0
    SLICE_X2Y165         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.129 r  cnt_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.129    cnt_reg[16]_i_2_n_0
    SLICE_X2Y166         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.246 r  cnt_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.246    cnt_reg[20]_i_2_n_0
    SLICE_X2Y167         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.561 r  cnt_reg[24]_i_2/O[3]
                         net (fo=1, routed)           0.945     9.506    cnt_reg[24]_i_2_n_4
    SLICE_X3Y164         LUT4 (Prop_lut4_I3_O)        0.307     9.813 r  cnt[24]_i_1/O
                         net (fo=1, routed)           0.000     9.813    cnt[24]_i_1_n_0
    SLICE_X3Y164         FDCE                                         r  cnt_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.476 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.762    15.238    clk_IBUF_BUFG
    SLICE_X3Y164         FDCE                                         r  cnt_reg[24]/C
                         clock pessimism              0.284    15.522    
                         clock uncertainty           -0.035    15.487    
    SLICE_X3Y164         FDCE (Setup_fdce_C_D)        0.029    15.516    cnt_reg[24]
  -------------------------------------------------------------------
                         required time                         15.516    
                         arrival time                          -9.813    
  -------------------------------------------------------------------
                         slack                                  5.703    

Slack (MET) :             5.765ns  (required time - arrival time)
  Source:                 cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.207ns  (logic 1.976ns (46.974%)  route 2.231ns (53.026%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.238ns = ( 15.238 - 10.000 ) 
    Source Clock Delay      (SCD):    5.544ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.656 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.887     5.544    clk_IBUF_BUFG
    SLICE_X1Y166         FDCE                                         r  cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y166         FDCE (Prop_fdce_C_Q)         0.419     5.963 r  cnt_reg[5]/Q
                         net (fo=2, routed)           1.123     7.086    cnt_reg_n_0_[5]
    SLICE_X2Y163         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.809     7.895 r  cnt_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.895    cnt_reg[8]_i_2_n_0
    SLICE_X2Y164         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.012 r  cnt_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.012    cnt_reg[12]_i_2_n_0
    SLICE_X2Y165         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.129 r  cnt_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.129    cnt_reg[16]_i_2_n_0
    SLICE_X2Y166         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.348 r  cnt_reg[20]_i_2/O[0]
                         net (fo=1, routed)           1.108     9.455    cnt_reg[20]_i_2_n_7
    SLICE_X3Y163         LUT4 (Prop_lut4_I3_O)        0.295     9.750 r  cnt[17]_i_1/O
                         net (fo=1, routed)           0.000     9.750    cnt[17]_i_1_n_0
    SLICE_X3Y163         FDCE                                         r  cnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.476 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.762    15.238    clk_IBUF_BUFG
    SLICE_X3Y163         FDCE                                         r  cnt_reg[17]/C
                         clock pessimism              0.284    15.522    
                         clock uncertainty           -0.035    15.487    
    SLICE_X3Y163         FDCE (Setup_fdce_C_D)        0.029    15.516    cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         15.516    
                         arrival time                          -9.750    
  -------------------------------------------------------------------
                         slack                                  5.765    

Slack (MET) :             5.778ns  (required time - arrival time)
  Source:                 cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.193ns  (logic 2.119ns (50.539%)  route 2.074ns (49.461%))
  Logic Levels:           6  (CARRY4=5 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.235ns = ( 15.235 - 10.000 ) 
    Source Clock Delay      (SCD):    5.544ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.656 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.887     5.544    clk_IBUF_BUFG
    SLICE_X1Y166         FDCE                                         r  cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y166         FDCE (Prop_fdce_C_Q)         0.419     5.963 r  cnt_reg[5]/Q
                         net (fo=2, routed)           1.123     7.086    cnt_reg_n_0_[5]
    SLICE_X2Y163         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.809     7.895 r  cnt_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.895    cnt_reg[8]_i_2_n_0
    SLICE_X2Y164         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.012 r  cnt_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.012    cnt_reg[12]_i_2_n_0
    SLICE_X2Y165         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.129 r  cnt_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.129    cnt_reg[16]_i_2_n_0
    SLICE_X2Y166         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.246 r  cnt_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.246    cnt_reg[20]_i_2_n_0
    SLICE_X2Y167         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.485 r  cnt_reg[24]_i_2/O[2]
                         net (fo=1, routed)           0.951     9.436    cnt_reg[24]_i_2_n_5
    SLICE_X3Y167         LUT4 (Prop_lut4_I3_O)        0.301     9.737 r  cnt[23]_i_1/O
                         net (fo=1, routed)           0.000     9.737    cnt[23]_i_1_n_0
    SLICE_X3Y167         FDCE                                         r  cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.476 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.759    15.235    clk_IBUF_BUFG
    SLICE_X3Y167         FDCE                                         r  cnt_reg[23]/C
                         clock pessimism              0.284    15.519    
                         clock uncertainty           -0.035    15.484    
    SLICE_X3Y167         FDCE (Setup_fdce_C_D)        0.031    15.515    cnt_reg[23]
  -------------------------------------------------------------------
                         required time                         15.515    
                         arrival time                          -9.737    
  -------------------------------------------------------------------
                         slack                                  5.778    

Slack (MET) :             5.811ns  (required time - arrival time)
  Source:                 cnt2ms_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt2ms_reg[21]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.949ns  (logic 0.828ns (20.970%)  route 3.121ns (79.030%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.230ns = ( 15.230 - 10.000 ) 
    Source Clock Delay      (SCD):    5.537ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.656 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.880     5.537    clk_IBUF_BUFG
    SLICE_X5Y171         FDCE                                         r  cnt2ms_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y171         FDCE (Prop_fdce_C_Q)         0.456     5.993 f  cnt2ms_reg[21]/Q
                         net (fo=2, routed)           0.823     6.816    cnt2ms_reg_n_0_[21]
    SLICE_X5Y170         LUT4 (Prop_lut4_I1_O)        0.124     6.940 f  cnt2ms[24]_i_8/O
                         net (fo=1, routed)           0.969     7.909    cnt2ms[24]_i_8_n_0
    SLICE_X6Y167         LUT6 (Prop_lut6_I4_O)        0.124     8.033 f  cnt2ms[24]_i_3/O
                         net (fo=26, routed)          0.492     8.525    cnt2ms[24]_i_3_n_0
    SLICE_X3Y166         LUT6 (Prop_lut6_I1_O)        0.124     8.649 r  cnt2ms[24]_i_1/O
                         net (fo=25, routed)          0.837     9.485    cnt2ms
    SLICE_X5Y171         FDCE                                         r  cnt2ms_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.476 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.754    15.230    clk_IBUF_BUFG
    SLICE_X5Y171         FDCE                                         r  cnt2ms_reg[21]/C
                         clock pessimism              0.307    15.537    
                         clock uncertainty           -0.035    15.502    
    SLICE_X5Y171         FDCE (Setup_fdce_C_CE)      -0.205    15.297    cnt2ms_reg[21]
  -------------------------------------------------------------------
                         required time                         15.297    
                         arrival time                          -9.485    
  -------------------------------------------------------------------
                         slack                                  5.811    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 led_en_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_en_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.304%)  route 0.117ns (38.696%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.173ns
    Source Clock Delay      (SCD):    1.652ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.674     1.652    clk_IBUF_BUFG
    SLICE_X1Y169         FDPE                                         r  led_en_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y169         FDPE (Prop_fdpe_C_Q)         0.141     1.793 r  led_en_reg[1]/Q
                         net (fo=9, routed)           0.117     1.911    led_en_OBUF[1]
    SLICE_X3Y169         LUT6 (Prop_lut6_I5_O)        0.045     1.956 r  led_en[2]_i_1/O
                         net (fo=1, routed)           0.000     1.956    led_en[2]_i_1_n_0
    SLICE_X3Y169         FDPE                                         r  led_en_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.949     2.173    clk_IBUF_BUFG
    SLICE_X3Y169         FDPE                                         r  led_en_reg[2]/C
                         clock pessimism             -0.507     1.666    
    SLICE_X3Y169         FDPE (Hold_fdpe_C_D)         0.091     1.757    led_en_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.757    
                         arrival time                           1.956    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 led_en_reg[6]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_en_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.644%)  route 0.121ns (39.356%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.173ns
    Source Clock Delay      (SCD):    1.652ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.674     1.652    clk_IBUF_BUFG
    SLICE_X0Y169         FDPE                                         r  led_en_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y169         FDPE (Prop_fdpe_C_Q)         0.141     1.793 f  led_en_reg[6]/Q
                         net (fo=21, routed)          0.121     1.914    led_en_OBUF[6]
    SLICE_X1Y169         LUT5 (Prop_lut5_I4_O)        0.045     1.959 r  led_en[0]_i_1/O
                         net (fo=1, routed)           0.000     1.959    led_en[0]_i_1_n_0
    SLICE_X1Y169         FDPE                                         r  led_en_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.949     2.173    clk_IBUF_BUFG
    SLICE_X1Y169         FDPE                                         r  led_en_reg[0]/C
                         clock pessimism             -0.508     1.665    
    SLICE_X1Y169         FDPE (Hold_fdpe_C_D)         0.092     1.757    led_en_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.757    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 led_en_reg[6]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_en_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.186ns (60.056%)  route 0.124ns (39.944%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.173ns
    Source Clock Delay      (SCD):    1.652ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.674     1.652    clk_IBUF_BUFG
    SLICE_X0Y169         FDPE                                         r  led_en_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y169         FDPE (Prop_fdpe_C_Q)         0.141     1.793 r  led_en_reg[6]/Q
                         net (fo=21, routed)          0.124     1.917    led_en_OBUF[6]
    SLICE_X1Y169         LUT6 (Prop_lut6_I2_O)        0.045     1.962 r  led_en[1]_i_1/O
                         net (fo=1, routed)           0.000     1.962    led_en[1]_i_1_n_0
    SLICE_X1Y169         FDPE                                         r  led_en_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.949     2.173    clk_IBUF_BUFG
    SLICE_X1Y169         FDPE                                         r  led_en_reg[1]/C
                         clock pessimism             -0.508     1.665    
    SLICE_X1Y169         FDPE (Hold_fdpe_C_D)         0.092     1.757    led_en_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.757    
                         arrival time                           1.962    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 led_en_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_en_reg[4]/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.133%)  route 0.145ns (43.867%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.173ns
    Source Clock Delay      (SCD):    1.652ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.674     1.652    clk_IBUF_BUFG
    SLICE_X0Y169         FDPE                                         r  led_en_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y169         FDPE (Prop_fdpe_C_Q)         0.141     1.793 r  led_en_reg[5]/Q
                         net (fo=13, routed)          0.145     1.939    led_en_OBUF[5]
    SLICE_X1Y169         LUT6 (Prop_lut6_I0_O)        0.045     1.984 r  led_en[4]_i_1/O
                         net (fo=1, routed)           0.000     1.984    led_en[4]_i_1_n_0
    SLICE_X1Y169         FDPE                                         r  led_en_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.949     2.173    clk_IBUF_BUFG
    SLICE_X1Y169         FDPE                                         r  led_en_reg[4]/C
                         clock pessimism             -0.508     1.665    
    SLICE_X1Y169         FDPE (Hold_fdpe_C_D)         0.092     1.757    led_en_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.757    
                         arrival time                           1.984    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 led_en_reg[6]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_en_reg[7]/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.141ns (39.968%)  route 0.212ns (60.032%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.173ns
    Source Clock Delay      (SCD):    1.652ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.674     1.652    clk_IBUF_BUFG
    SLICE_X0Y169         FDPE                                         r  led_en_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y169         FDPE (Prop_fdpe_C_Q)         0.141     1.793 r  led_en_reg[6]/Q
                         net (fo=21, routed)          0.212     2.005    led_en_OBUF[6]
    SLICE_X2Y169         FDPE                                         r  led_en_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.949     2.173    clk_IBUF_BUFG
    SLICE_X2Y169         FDPE                                         r  led_en_reg[7]/C
                         clock pessimism             -0.507     1.666    
    SLICE_X2Y169         FDPE (Hold_fdpe_C_D)         0.085     1.751    led_en_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.751    
                         arrival time                           2.005    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 cnt2ms_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt2ms_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.186ns (50.261%)  route 0.184ns (49.739%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.172ns
    Source Clock Delay      (SCD):    1.649ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.671     1.649    clk_IBUF_BUFG
    SLICE_X5Y171         FDCE                                         r  cnt2ms_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y171         FDCE (Prop_fdce_C_Q)         0.141     1.790 r  cnt2ms_reg[23]/Q
                         net (fo=27, routed)          0.184     1.974    cnt2ms_reg_n_0_[23]
    SLICE_X5Y169         LUT6 (Prop_lut6_I3_O)        0.045     2.019 r  cnt2ms[16]_i_1/O
                         net (fo=1, routed)           0.000     2.019    cnt2ms[16]_i_1_n_0
    SLICE_X5Y169         FDCE                                         r  cnt2ms_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.948     2.172    clk_IBUF_BUFG
    SLICE_X5Y169         FDCE                                         r  cnt2ms_reg[16]/C
                         clock pessimism             -0.507     1.665    
    SLICE_X5Y169         FDCE (Hold_fdce_C_D)         0.092     1.757    cnt2ms_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.757    
                         arrival time                           2.019    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 cnt2ms_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt2ms_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.175ns
    Source Clock Delay      (SCD):    1.654ns
    Clock Pessimism Removal (CPR):    0.521ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.676     1.654    clk_IBUF_BUFG
    SLICE_X6Y166         FDCE                                         r  cnt2ms_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y166         FDCE (Prop_fdce_C_Q)         0.164     1.818 f  cnt2ms_reg[5]/Q
                         net (fo=27, routed)          0.175     1.994    cnt2ms_reg_n_0_[5]
    SLICE_X6Y166         LUT6 (Prop_lut6_I2_O)        0.045     2.039 r  cnt2ms[5]_i_1/O
                         net (fo=1, routed)           0.000     2.039    cnt2ms[5]_i_1_n_0
    SLICE_X6Y166         FDCE                                         r  cnt2ms_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.951     2.175    clk_IBUF_BUFG
    SLICE_X6Y166         FDCE                                         r  cnt2ms_reg[5]/C
                         clock pessimism             -0.521     1.654    
    SLICE_X6Y166         FDCE (Hold_fdce_C_D)         0.120     1.774    cnt2ms_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.774    
                         arrival time                           2.039    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 cnt2ms_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt2ms_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.731%)  route 0.181ns (49.269%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.170ns
    Source Clock Delay      (SCD):    1.649ns
    Clock Pessimism Removal (CPR):    0.521ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.671     1.649    clk_IBUF_BUFG
    SLICE_X5Y171         FDCE                                         r  cnt2ms_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y171         FDCE (Prop_fdce_C_Q)         0.141     1.790 r  cnt2ms_reg[24]/Q
                         net (fo=27, routed)          0.181     1.971    cnt2ms_reg_n_0_[24]
    SLICE_X5Y171         LUT6 (Prop_lut6_I4_O)        0.045     2.016 r  cnt2ms[22]_i_1/O
                         net (fo=1, routed)           0.000     2.016    cnt2ms[22]_i_1_n_0
    SLICE_X5Y171         FDCE                                         r  cnt2ms_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.946     2.170    clk_IBUF_BUFG
    SLICE_X5Y171         FDCE                                         r  cnt2ms_reg[22]/C
                         clock pessimism             -0.521     1.649    
    SLICE_X5Y171         FDCE (Hold_fdce_C_D)         0.092     1.741    cnt2ms_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.741    
                         arrival time                           2.016    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 cnt2ms_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt2ms_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.186ns (50.593%)  route 0.182ns (49.407%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.170ns
    Source Clock Delay      (SCD):    1.649ns
    Clock Pessimism Removal (CPR):    0.521ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.671     1.649    clk_IBUF_BUFG
    SLICE_X5Y171         FDCE                                         r  cnt2ms_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y171         FDCE (Prop_fdce_C_Q)         0.141     1.790 r  cnt2ms_reg[24]/Q
                         net (fo=27, routed)          0.182     1.972    cnt2ms_reg_n_0_[24]
    SLICE_X5Y171         LUT6 (Prop_lut6_I4_O)        0.045     2.017 r  cnt2ms[21]_i_1/O
                         net (fo=1, routed)           0.000     2.017    cnt2ms[21]_i_1_n_0
    SLICE_X5Y171         FDCE                                         r  cnt2ms_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.946     2.170    clk_IBUF_BUFG
    SLICE_X5Y171         FDCE                                         r  cnt2ms_reg[21]/C
                         clock pessimism             -0.521     1.649    
    SLICE_X5Y171         FDCE (Hold_fdce_C_D)         0.091     1.740    cnt2ms_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.740    
                         arrival time                           2.017    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 led_en_reg[6]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_en_reg[7]_lopt_replica/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.141ns (38.680%)  route 0.224ns (61.320%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.174ns
    Source Clock Delay      (SCD):    1.652ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.674     1.652    clk_IBUF_BUFG
    SLICE_X0Y169         FDPE                                         r  led_en_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y169         FDPE (Prop_fdpe_C_Q)         0.141     1.793 r  led_en_reg[6]/Q
                         net (fo=21, routed)          0.224     2.017    led_en_OBUF[6]
    SLICE_X1Y168         FDPE                                         r  led_en_reg[7]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.950     2.174    clk_IBUF_BUFG
    SLICE_X1Y168         FDPE                                         r  led_en_reg[7]_lopt_replica/C
                         clock pessimism             -0.507     1.667    
    SLICE_X1Y168         FDPE (Hold_fdpe_C_D)         0.070     1.737    led_en_reg[7]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.737    
                         arrival time                           2.017    
  -------------------------------------------------------------------
                         slack                                  0.280    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y165   cnt2ms_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X6Y168   cnt2ms_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X6Y168   cnt2ms_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y168   cnt2ms_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y168   cnt2ms_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y169   cnt2ms_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y169   cnt2ms_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y169   cnt2ms_reg[17]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y170   cnt2ms_reg[18]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y165   cnt_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y165   cnt_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y165   cnt_reg[13]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y165   cnt_reg[14]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y165   cnt_reg[15]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y165   cnt_reg[16]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y165   flag_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y167   cnt2ms_reg[6]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y167   cnt2ms_reg[7]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y167   cnt2ms_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y173   led_ca_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y173   led_cb_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y173   led_ce_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y173   led_cf_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y173   led_cg_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y172   mem_reg[0]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X1Y172   mem_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y172   mem_reg[2]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X1Y172   mem_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y173   led_cc_reg/C



