JDF B
// Created by Version 1.3 
PROJECT Untitled
DESIGN opendrain Normal
DEVKIT LC4256ZE-5TN100C
ENTRY Schematic/VHDL
MODULE vhdlod.vhd
MODSTYLE vhdlod Normal
SYNTHESIS_TOOL Synplify
SIMULATOR_TOOL ActiveHDL
TOPMODULE vhdlod
