{:input (genetic.mutation/change-names-remove-clause 442270690 (genetic.crossover/dumb-crossover 607333966 (genetic.mutation/change-constant-value 2053196846 (genetic.representation/genetic-representation "examples/57268.BAF2B86D.blif")) (genetic.representation/genetic-representation "examples/58400.B24FC9C1.blif"))), :error {:type :equiv-fail, :pre-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\nmodule presynth(wire0_4, wire1_4, \\wire:missing_edge );\n  wire \\:missing_edge ;\n  input wire0_4;\n  wire wire0_4;\n  output wire1_4;\n  wire wire1_4;\n  wire wire2;\n  wire wire3;\n  wire wire6;\n  wire \\wire:missing_9 ;\n  input \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign wire1_4 = 2'hx >> wire0_4;\n  assign \\wire:missing_edge  = 4'h8 >> { \\wire:missing_edge , \\wire:missing_edge  };\n  assign wire2 = 1'h1;\n  assign wire3 = 1'h1;\n  assign wire6 = 1'h0;\n  assign \\wire:missing_edge  = 1'h1;\n  assign \\:missing_edge  = 1'h0;\n  assign \\wire:missing_9  = \\wire:missing_edge ;\nendmodule\n", :post-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\n(* src = \"/tmp/fuzzmount731121EF/149B924D.v:3.1-23.10\" *)\nmodule postsynth(wire0_4, wire1_4, \\wire:missing_edge );\n  (* src = \"/tmp/fuzzmount731121EF/149B924D.v:4.8-4.22\" *)\n  wire \\:missing_edge ;\n  (* src = \"/tmp/fuzzmount731121EF/149B924D.v:5.9-5.16\" *)\n  input wire0_4;\n  wire wire0_4;\n  (* src = \"/tmp/fuzzmount731121EF/149B924D.v:7.10-7.17\" *)\n  output wire1_4;\n  wire wire1_4;\n  (* src = \"/tmp/fuzzmount731121EF/149B924D.v:9.8-9.13\" *)\n  wire wire2;\n  (* src = \"/tmp/fuzzmount731121EF/149B924D.v:10.8-10.13\" *)\n  wire wire3;\n  (* src = \"/tmp/fuzzmount731121EF/149B924D.v:11.8-11.13\" *)\n  wire wire6;\n  (* src = \"/tmp/fuzzmount731121EF/149B924D.v:12.8-12.23\" *)\n  wire \\wire:missing_9 ;\n  (* src = \"/tmp/fuzzmount731121EF/149B924D.v:13.9-13.27\" *)\n  input \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign \\:missing_edge  = 1'h0;\n  assign wire1_4 = 1'hx;\n  assign wire2 = 1'h1;\n  assign wire3 = 1'h1;\n  assign wire6 = 1'h0;\n  assign \\wire:missing_9  = 1'h1;\n  assign \\wire:missing_edge  = 1'h1;\nendmodule\n", :proof {:exit 2, :out "SBY 15:40:52 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpu8ozc_r1] Copy '/tmp/fuzzmount731121EF/top.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpu8ozc_r1/src/top.v'.\nSBY 15:40:52 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpu8ozc_r1] Copy '/tmp/fuzzmount731121EF/149B924D.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpu8ozc_r1/src/149B924D.v'.\nSBY 15:40:52 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpu8ozc_r1] Copy '/tmp/fuzzmount731121EF/149B924D.post.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpu8ozc_r1/src/149B924D.post.v'.\nSBY 15:40:52 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpu8ozc_r1] engine_0: abc pdr\nSBY 15:40:52 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpu8ozc_r1] base: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpu8ozc_r1/src; /Users/archie/yosys/yosys -ql ../model/design.log ../model/design.ys\"\nSBY 15:40:54 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpu8ozc_r1] base: finished (returncode=0)\nSBY 15:40:54 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpu8ozc_r1] aig: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpu8ozc_r1/model; /Users/archie/yosys/yosys -ql design_aiger.log design_aiger.ys\"\nSBY 15:40:56 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpu8ozc_r1] aig: finished (returncode=0)\nSBY 15:40:56 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpu8ozc_r1] engine_0: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpu8ozc_r1; /Users/archie/yosys/yosys-abc -c 'read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw'\"\nSBY 15:40:56 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpu8ozc_r1] engine_0: ABC command line: \"read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw\".\nSBY 15:40:56 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpu8ozc_r1] engine_0: Warning: The network has no constraints.\nSBY 15:40:56 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpu8ozc_r1] engine_0: Output 0 of miter \"model/design_aiger\" was asserted in frame 1.  Time =     0.01 sec\nSBY 15:40:56 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpu8ozc_r1] engine_0: finished (returncode=0)\nSBY 15:40:56 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpu8ozc_r1] engine_0: Status returned by engine: FAIL\nSBY 15:40:56 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpu8ozc_r1] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:03 (3)\nSBY 15:40:56 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpu8ozc_r1] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:02 (2)\nSBY 15:40:56 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpu8ozc_r1] summary: engine_0 (abc pdr) returned FAIL\nSBY 15:40:56 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpu8ozc_r1] Removing directory '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpu8ozc_r1'.\nSBY 15:40:56 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpu8ozc_r1] DONE (FAIL, rc=2)\n", :err ""}}}