INFO: [VRFC 10-2263] Analyzing Verilog file "D:/DaiHoc/HK222/KTMT/BTL/SYSTEM/CA_Assignment/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/DaiHoc/HK222/KTMT/BTL/SYSTEM/CA_Assignment/sources_1/new/ALU_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/DaiHoc/HK222/KTMT/BTL/SYSTEM/CA_Assignment/sources_1/new/DMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/DaiHoc/HK222/KTMT/BTL/SYSTEM/CA_Assignment/sources_1/new/Exception.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Exception
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/DaiHoc/HK222/KTMT/BTL/SYSTEM/CA_Assignment/sources_1/new/IMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/DaiHoc/HK222/KTMT/BTL/SYSTEM/CA_Assignment/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/DaiHoc/HK222/KTMT/BTL/SYSTEM/CA_Assignment/sources_1/new/REG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/DaiHoc/HK222/KTMT/BTL/SYSTEM/CA_Assignment/sources_1/new/SignedExtended.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignedExtended
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/DaiHoc/HK222/KTMT/BTL/SYSTEM/CA_Assignment/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/DaiHoc/HK222/KTMT/BTL/SYSTEM/CA_Assignment/sources_1/new/ex26to28.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ex4to6
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/DaiHoc/HK222/KTMT/BTL/SYSTEM/CA_Assignment/sources_1/new/system.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/DaiHoc/HK222/KTMT/BTL/SYSTEM/system/SYSTEM.srcs/sim_1/new/SYSTEM_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SYSTEM_tb
