# REQUIRES: bindings_python
# RUN: %PYTHON% %s | FileCheck %s

import circt
from circt.dialects import rtl

from mlir.ir import *
from mlir.passmanager import PassManager

import sys

with Context() as ctx, Location.unknown():
  circt.register_dialects(ctx)

  i32 = IntegerType.get_signless(32)

  m = Module.create()
  with InsertionPoint(m.body):
    # CHECK: rtl.module @MyWidget(%my_input: i32) -> (%my_output: i32)
    # CHECK:   rtl.output %my_input : i32
    op = rtl.RTLModuleOp(
        name="MyWidget",
        input_ports=[("my_input", i32)],
        output_ports=[("my_output", i32)],
        body_builder=lambda module: rtl.OutputOp(
            [module.entry_block.arguments[0]]),
    )

    # CHECK: rtl.module @swap(%a: i32, %b: i32) -> (%{{.+}}: i32, %{{.+}}: i32)
    # CHECK:   rtl.output %b, %a : i32, i32
    @rtl.RTLModuleOp.from_py_func(i32, i32)
    def swap(a, b):
      return b, a

    # CHECK: rtl.module @top(%a: i32, %b: i32) -> (%{{.+}}: i32, %{{.+}}: i32)
    # CHECK:   %[[a0:.+]], %[[b0:.+]] = rtl.instance "" @swap(%a, %b)
    # CHECK:   %[[a1:.+]], %[[b1:.+]] = rtl.instance "" @swap(%[[a0]], %[[b0]])
    # CHECK:   rtl.output %[[a1:.+]], %[[b1:.+]] : i32, i32
    @rtl.RTLModuleOp.from_py_func(i32, i32)
    def top(a, b):
      a, b = swap(a, b)
      a, b = swap(a, b)
      return a, b

    # CHECK-LABEL: rtl.module @instance_builder_tests
    instance_builder_tests = rtl.RTLModuleOp(name="instance_builder_tests")
    one_input = rtl.RTLModuleOp(
        name="one_input",
        input_ports=[("a", i32)],
        body_builder=lambda m: rtl.OutputOp([]),
    )
    two_inputs = rtl.RTLModuleOp(
        name="two_inputs",
        input_ports=[("a", i32), ("b", i32)],
        body_builder=lambda m: rtl.OutputOp([]),
    )
    one_output = rtl.RTLModuleOp(
        name="one_output",
        output_ports=[("a", i32)],
        body_builder=lambda m: rtl.OutputOp(
            [rtl.ConstantOp(i32, IntegerAttr.get(i32, 46)).result]),
    )

    with InsertionPoint(instance_builder_tests.add_entry_block()):
      # CHECK: %[[INST1_RESULT:.+]] = rtl.instance "inst1" @one_output()
      inst1 = one_output.create("inst1")

      # CHECK: rtl.instance "inst2" @one_input(%[[INST1_RESULT]])
      inst2 = one_input.create("inst2", {"a": inst1.a})

      # COM: CHECK-NOT: rtl.instance "inst3"
      # COM: handle un-resolved backedges.
      # inst3 = two_inputs.create("inst3", {"a": inst1.a})

      # CHECK: rtl.instance "inst4" @two_inputs(%[[INST1_RESULT]], %[[INST1_RESULT]])
      inst4 = two_inputs.create("inst4", {"a": inst1.a})
      inst4.b = inst1.a

      # CHECK: %[[INST5_VAL:.+]] = rtl.instance "inst5" @MyWidget(%[[INST5_VAL]])
      inst5 = op.create("inst5")
      inst5.my_input = inst5.my_output

      # CHECK: rtl.instance "inst6" {{.*}} {BANKS = 2 : i64}
      inst6 = one_input.create("inst6", {"a": inst1.a}, parameters={"BANKS": 2})

      rtl.OutputOp([])

  m.operation.print()

  # CHECK-LABEL: === Verilog ===
  print("=== Verilog ===")

  pm = PassManager.parse("rtl-legalize-names,rtl.module(rtl-cleanup)")
  pm.run(m)
  # CHECK: module MyWidget
  # CHECK: module swap
  # CHECK: module top
  circt.export_verilog(m, sys.stdout)
