$date
	Fri Sep 26 17:02:27 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module top_module_tb $end
$var wire 8 ! out [7:0] $end
$var reg 3 " in [2:0] $end
$scope module uut $end
$var wire 3 # in [2:0] $end
$var wire 8 $ out [7:0] $end
$var wire 4 % decoder_low [3:0] $end
$var wire 4 & decoder_high [3:0] $end
$scope module f1 $end
$var wire 1 ' EN $end
$var wire 2 ( in [1:0] $end
$var reg 4 ) out [3:0] $end
$upscope $end
$scope module f2 $end
$var wire 1 * EN $end
$var wire 2 + in [1:0] $end
$var reg 4 , out [3:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 ,
b0 +
0*
b1 )
b0 (
1'
b0 &
b1 %
b1 $
b0 #
b0 "
b1 !
$end
#10
b10 !
b10 $
b10 %
b10 )
b1 (
b1 +
b1 "
b1 #
#20
b100 !
b100 $
b100 %
b100 )
b10 (
b10 +
b10 "
b10 #
#30
b1000 !
b1000 $
b1000 %
b1000 )
b11 (
b11 +
b11 "
b11 #
#40
b0 %
b0 )
0'
b10000 !
b10000 $
b1 &
b1 ,
b0 (
b0 +
1*
b100 "
b100 #
#50
b100000 !
b100000 $
b10 &
b10 ,
b1 (
b1 +
b101 "
b101 #
#60
b1000000 !
b1000000 $
b100 &
b100 ,
b10 (
b10 +
b110 "
b110 #
#70
b10000000 !
b10000000 $
b1000 &
b1000 ,
b11 (
b11 +
b111 "
b111 #
#80
