                             :::::::::::::::::::::::::::::::::::::::::::::::::::
                             ::                                               ::
                             ::  Covered -- Verilog Coverage Detailed Report  ::
                             ::                                               ::
                             :::::::::::::::::::::::::::::::::::::::::::::::::::


~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~   GENERAL INFORMATION   ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
* Report generated from CDD file : total_cov.cdd

* Reported by                    : Module

* Report generated from CDD file that was merged from the following files:
    Filename                                           Leading Hierarchy
    -----------------------------------------------------------------------------------------------------------------
    TP_001_tb.cdd                                      *                                                             
    TP_002_tb.cdd                                      *                                                             
    TP_003_tb.cdd                                      *                                                             

~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~   LINE COVERAGE RESULTS   ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
Module/Task/Function      Filename                 Hit/ Miss/Total    Percent hit
---------------------------------------------------------------------------------------------------------------------
  $root                   NA                         0/    0/    0      100%
  timer_tb                TP_001_tb.v               11/    0/   11      100%
  timer                   timer.v                   44/    0/   44      100%
  timer_tb.WRITE_DATA     TP_001_tb.v                0/    6/    6        0%
  timer_tb.READ_DATA      TP_001_tb.v                0/    4/    4        0%
---------------------------------------------------------------------------------------------------------------------
  Accumulated                                       55/   10/   65       85%
---------------------------------------------------------------------------------------------------------------------

    Task: timer_tb.WRITE_DATA, File: TP_001_tb.v
    -------------------------------------------------------------------------------------------------------------
    Missed Lines

          131:    addr = W_ADDR
          132:    wdata = W_DATA
          133:    write = 1'b1
          134:    write = 1'b0
          134:    addr[1:0] = 2'b0
          135:    wdata = 1'b0


    Task: timer_tb.READ_DATA, File: TP_001_tb.v
    -------------------------------------------------------------------------------------------------------------
    Missed Lines

          143:    addr[1:0] = R_ADDR[1:0]
          144:    read = 1'b1
          151:    read = 1'b0
          151:    addr[1:0] = 2'b0



~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~   TOGGLE COVERAGE RESULTS   ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
                                                           Toggle 0 -> 1                       Toggle 1 -> 0
Module/Task/Function      Filename                 Hit/ Miss/Total    Percent hit      Hit/ Miss/Total    Percent hit
---------------------------------------------------------------------------------------------------------------------
  $root                   NA                         0/    0/    0      100%             0/    0/    0      100%
  timer_tb                TP_001_tb.v               28/   61/   89       31%            25/   64/   89       28%
  timer                   timer.v                   53/   41/   94       56%            60/   34/   94       64%
  timer_tb.WRITE_DATA     TP_001_tb.v                0/   10/   10        0%             0/   10/   10        0%
  timer_tb.READ_DATA      TP_001_tb.v                0/    2/    2        0%             0/    2/    2        0%
---------------------------------------------------------------------------------------------------------------------
  Accumulated                                       81/  114/  195       42%            85/  110/  195       44%
---------------------------------------------------------------------------------------------------------------------

    Module: timer_tb, File: TP_001_tb.v
    -------------------------------------------------------------------------------------------------------------
    Signals not getting 100% toggle coverage

      Signal                    Toggle
      ---------------------------------------------------------------------------------------------------------
      rst_n                     0->1: 1'h1
      ......................... 1->0: 1'h0 ...
      addr                      0->1: 2'h0
      ......................... 1->0: 2'h0 ...
      wdata                     0->1: 8'hcd
      ......................... 1->0: 8'hcd ...
      rdata                     0->1: 8'hdd
      ......................... 1->0: 8'hdd ...
      i                         0->1: 32'h0000_003f
      ......................... 1->0: 32'h0000_001f ...
      j                         0->1: 32'h0000_000f
      ......................... 1->0: 32'h0000_0007 ...


    Module: timer, File: /home/miyatsu/Downloads/4_5RTL/iverilog/timer.v
    -------------------------------------------------------------------------------------------------------------
    Signals not getting 100% toggle coverage

      Signal                    Toggle
      ---------------------------------------------------------------------------------------------------------
      rst_n                     0->1: 1'h1
      ......................... 1->0: 1'h0 ...
      wdata                     0->1: 8'hcd
      ......................... 1->0: 8'hcd ...
      rdata                     0->1: 8'hdd
      ......................... 1->0: 8'hdd ...
      cnt2                      0->1: 4'h7
      ......................... 1->0: 4'h7 ...
      comp_out                  0->1: 4'hd
      ......................... 1->0: 4'hd ...
      startstop                 0->1: 8'h81
      ......................... 1->0: 8'h81 ...
      timer1                    0->1: 8'h40
      ......................... 1->0: 8'h90 ...
      timer2                    0->1: 8'h04
      ......................... 1->0: 8'h99 ...
      CMP1_flagA                0->1: 4'h0
      ......................... 1->0: 4'h0 ...
      CMP1_flagB                0->1: 4'h4
      ......................... 1->0: 4'h9 ...
      CMP2_flagA                0->1: 4'h4
      ......................... 1->0: 4'h9 ...
      CMP2_flagB                0->1: 4'h0
      ......................... 1->0: 4'h9 ...


    Task: timer_tb.WRITE_DATA, File: TP_001_tb.v
    -------------------------------------------------------------------------------------------------------------
    Signals not getting 100% toggle coverage

      Signal                    Toggle
      ---------------------------------------------------------------------------------------------------------
      W_ADDR                    0->1: 2'h0
      ......................... 1->0: 2'h0 ...
      W_DATA                    0->1: 8'h00
      ......................... 1->0: 8'h00 ...


    Task: timer_tb.READ_DATA, File: TP_001_tb.v
    -------------------------------------------------------------------------------------------------------------
    Signals not getting 100% toggle coverage

      Signal                    Toggle
      ---------------------------------------------------------------------------------------------------------
      R_ADDR                    0->1: 2'h0
      ......................... 1->0: 2'h0 ...



~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~   COMBINATIONAL LOGIC COVERAGE RESULTS   ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
                                                                            Logic Combinations
Module/Task/Function                Filename                          Hit/Miss/Total    Percent hit
---------------------------------------------------------------------------------------------------------------------
  $root                             NA                                  0/   0/   0      100%
  timer_tb                          TP_001_tb.v                        12/   1/  13       92%
  timer                             timer.v                            94/   6/ 100       94%
  timer_tb.WRITE_DATA               TP_001_tb.v                         0/   4/   4        0%
  timer_tb.READ_DATA                TP_001_tb.v                         0/   4/   4        0%
---------------------------------------------------------------------------------------------------------------------
  Accumulated                                                         106/  15/ 121       88%
---------------------------------------------------------------------------------------------------------------------

    Module: timer_tb, File: TP_001_tb.v
    -------------------------------------------------------------------------------------------------------------
    Missed Combinations  (* = missed value)

      =========================================================================================================
       Line #     Expression
      =========================================================================================================
             89:    if( sel == 1'b1 )
                        |----1----|  

        Expression 1   (1/2)
        ^^^^^^^^^^^^^ - ==
         E | E 
        =0=|=1=
         *    


    Module: timer, File: /home/miyatsu/Downloads/4_5RTL/iverilog/timer.v
    -------------------------------------------------------------------------------------------------------------
    Missed Combinations  (* = missed value)

      =========================================================================================================
       Line #     Expression
      =========================================================================================================
             70:    assign comp_out = (sel_out == 1'b0) ? CMP1_flagA : CMP1_flagB
                                      |--------------------1--------------------|

        Expression 1   (1/2)
        ^^^^^^^^^^^^^ - ?:
         E | E 
        =0=|=1=
         *    

      =========================================================================================================
       Line #     Expression
      =========================================================================================================
             91:    assign CMP1_flagA = timer1[3:0]
                                        |----1----|

        Expression 1   (1/2)
        ^^^^^^^^^^^^^ - [:]
         E | E 
        =0=|=1=
         *    

      =========================================================================================================
       Line #     Expression
      =========================================================================================================
             92:    assign CMP1_flagB = timer1[7:4]
                                        |----1----|

        Expression 1   (1/2)
        ^^^^^^^^^^^^^ - [:]
         E | E 
        =0=|=1=
         *    

      =========================================================================================================
       Line #     Expression
      =========================================================================================================
             94:    assign CMP2_flagA = timer2[3:0]
                                        |----1----|

        Expression 1   (1/2)
        ^^^^^^^^^^^^^ - [:]
         E | E 
        =0=|=1=
         *    

      =========================================================================================================
       Line #     Expression
      =========================================================================================================
            100:    assign timer1[7:0] = (rst_n == 1'b0) ? 8'h99 : 
                                         |------------1-------------
                    (WE2 == 1'b1) ? wdata[7:0] : timer1[7:0]
                    -------------------1-------------------|

        Expression 1   (1/2)
        ^^^^^^^^^^^^^ - ?:
         E | E 
        =0=|=1=
         *    

      =========================================================================================================
       Line #     Expression
      =========================================================================================================
            102:    assign timer2[7:0] = (rst_n == 1'b0) ? 8'h99 : 
                                         |------------1-------------
                    (WE3 == 1'b1) ? wdata[7:0] : timer2[7:0]
                    -------------------1-------------------|

        Expression 1   (1/2)
        ^^^^^^^^^^^^^ - ?:
         E | E 
        =0=|=1=
         *    


    Task: timer_tb.WRITE_DATA, File: TP_001_tb.v
    -------------------------------------------------------------------------------------------------------------
    Missed Combinations  (* = missed value)

      =========================================================================================================
       Line #     Expression
      =========================================================================================================
            131:    addr = W_ADDR
                           |-1--|

        Expression 1   (0/2)
        ^^^^^^^^^^^^^ - 
         E | E 
        =0=|=1=
         *   *

      =========================================================================================================
       Line #     Expression
      =========================================================================================================
            132:    wdata = W_DATA
                            |-1--|

        Expression 1   (0/2)
        ^^^^^^^^^^^^^ - 
         E | E 
        =0=|=1=
         *   *


    Task: timer_tb.READ_DATA, File: TP_001_tb.v
    -------------------------------------------------------------------------------------------------------------
    Missed Combinations  (* = missed value)

      =========================================================================================================
       Line #     Expression
      =========================================================================================================
            143:    addr[1:0] = R_ADDR[1:0]
                                |----1----|

        Expression 1   (0/2)
        ^^^^^^^^^^^^^ - [:]
         E | E 
        =0=|=1=
         *   *

      =========================================================================================================
       Line #     Expression
      =========================================================================================================
            146:    case( addr ) 
                          |1-|   
                    2'b0 :

        Expression 1   (0/2)
        ^^^^^^^^^^^^^ - 
         E | E 
        =0=|=1=
         *   *



~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~   FINITE STATE MACHINE COVERAGE RESULTS   ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
                                                               State                             Arc
Module/Task/Function      Filename                Hit/Miss/Total    Percent Hit    Hit/Miss/Total    Percent hit
---------------------------------------------------------------------------------------------------------------------
  $root                   NA                        0/   0/   0      100%            0/   0/   0      100%
  timer_tb                TP_001_tb.v               0/   0/   0      100%            0/   0/   0      100%
  timer                   timer.v                   0/   0/   0      100%            0/   0/   0      100%
  timer_tb.WRITE_DATA     TP_001_tb.v               0/   0/   0      100%            0/   0/   0      100%
  timer_tb.READ_DATA      TP_001_tb.v               0/   0/   0      100%            0/   0/   0      100%
---------------------------------------------------------------------------------------------------------------------
  Accumulated                                       0/   0/   0      100%            0/   0/   0      100%


