INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 16:31:50 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : histogram
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.717ns  (required time - arrival time)
  Source:                 lsq1/handshake_lsq_lsq1_core/ldq_alloc_1_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.100ns period=8.200ns})
  Destination:            addf0/operator/RightShifterComponent/level4_c1_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.100ns period=8.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.200ns  (clk rise@8.200ns - clk rise@0.000ns)
  Data Path Delay:        7.127ns  (logic 2.212ns (31.037%)  route 4.915ns (68.963%))
  Logic Levels:           21  (CARRY4=9 LUT2=1 LUT3=3 LUT4=2 LUT5=4 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 8.683 - 8.200 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2020, unset)         0.508     0.508    lsq1/handshake_lsq_lsq1_core/clk
    SLICE_X39Y117        FDCE                                         r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_1_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y117        FDCE (Prop_fdce_C_Q)         0.216     0.724 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_1_q_reg/Q
                         net (fo=55, routed)          0.442     1.166    lsq1/handshake_lsq_lsq1_core/ldq_alloc_1_q
    SLICE_X37Y117        LUT5 (Prop_lut5_I0_O)        0.043     1.209 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_i_7/O
                         net (fo=1, routed)           0.000     1.209    lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_i_7_n_0
    SLICE_X37Y117        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     1.466 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.466    lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_3_n_0
    SLICE_X37Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     1.515 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.515    lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q_reg_i_3_n_0
    SLICE_X37Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     1.564 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_11_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.564    lsq1/handshake_lsq_lsq1_core/ldq_alloc_11_q_reg_i_3_n_0
    SLICE_X37Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     1.613 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.613    lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_4_n_0
    SLICE_X37Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     1.662 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.662    lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q_reg_i_4_n_0
    SLICE_X37Y122        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.145     1.807 f  lsq1/handshake_lsq_lsq1_core/ldq_alloc_11_q_reg_i_4/O[3]
                         net (fo=9, routed)           0.289     2.096    lsq1/handshake_lsq_lsq1_core/ldq_alloc_11_q_reg_i_4_n_4
    SLICE_X38Y121        LUT3 (Prop_lut3_I0_O)        0.120     2.216 r  lsq1/handshake_lsq_lsq1_core/ldq_head_q[3]_i_10/O
                         net (fo=34, routed)          0.575     2.791    lsq1/handshake_lsq_lsq1_core/ldq_head_q[3]_i_10_n_0
    SLICE_X41Y112        LUT6 (Prop_lut6_I0_O)        0.043     2.834 r  lsq1/handshake_lsq_lsq1_core/dataReg[3]_i_4/O
                         net (fo=2, routed)           0.386     3.220    lsq1/handshake_lsq_lsq1_core/dataReg[3]_i_4_n_0
    SLICE_X41Y113        LUT6 (Prop_lut6_I4_O)        0.043     3.263 r  lsq1/handshake_lsq_lsq1_core/ltOp_carry_i_11/O
                         net (fo=7, routed)           0.687     3.950    lsq1/handshake_lsq_lsq1_core/ltOp_carry_i_11_n_0
    SLICE_X40Y125        LUT4 (Prop_lut4_I1_O)        0.043     3.993 r  lsq1/handshake_lsq_lsq1_core/level4_c1[25]_i_10/O
                         net (fo=2, routed)           0.437     4.429    lsq1/handshake_lsq_lsq1_core/level4_c1[25]_i_10_n_0
    SLICE_X39Y124        LUT5 (Prop_lut5_I4_O)        0.048     4.477 r  lsq1/handshake_lsq_lsq1_core/ltOp_carry__2_i_32/O
                         net (fo=1, routed)           0.371     4.848    lsq1/handshake_lsq_lsq1_core/ltOp_carry__2_i_32_n_0
    SLICE_X39Y124        LUT5 (Prop_lut5_I2_O)        0.129     4.977 r  lsq1/handshake_lsq_lsq1_core/ltOp_carry__2_i_10/O
                         net (fo=4, routed)           0.236     5.213    lsq1/handshake_lsq_lsq1_core/dataReg_reg[22]
    SLICE_X36Y123        LUT3 (Prop_lut3_I0_O)        0.043     5.256 r  lsq1/handshake_lsq_lsq1_core/ltOp_carry__2_i_5/O
                         net (fo=1, routed)           0.000     5.256    addf0/operator/ltOp_carry__3_1[3]
    SLICE_X36Y123        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.187     5.443 r  addf0/operator/ltOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.443    addf0/operator/ltOp_carry__2_n_0
    SLICE_X36Y124        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.127     5.570 r  addf0/operator/ltOp_carry__3/CO[0]
                         net (fo=89, routed)          0.329     5.899    addf0/operator/CO[0]
    SLICE_X37Y123        LUT2 (Prop_lut2_I0_O)        0.136     6.035 r  addf0/operator/i__carry_i_4/O
                         net (fo=1, routed)           0.000     6.035    addf0/operator/p_1_in[0]
    SLICE_X37Y123        CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.232     6.267 r  addf0/operator/_inferred__1/i__carry/O[2]
                         net (fo=2, routed)           0.423     6.690    addf0/operator/RightShifterComponent/O[2]
    SLICE_X37Y125        LUT4 (Prop_lut4_I0_O)        0.118     6.808 r  addf0/operator/RightShifterComponent/level4_c1[25]_i_2/O
                         net (fo=7, routed)           0.101     6.909    addf0/operator/RightShifterComponent/level4_c1[25]_i_2_n_0
    SLICE_X37Y125        LUT5 (Prop_lut5_I0_O)        0.043     6.952 f  addf0/operator/RightShifterComponent/level4_c1[24]_i_4/O
                         net (fo=12, routed)          0.233     7.185    lsq1/handshake_lsq_lsq1_core/level4_c1_reg[1]
    SLICE_X36Y126        LUT3 (Prop_lut3_I1_O)        0.043     7.228 r  lsq1/handshake_lsq_lsq1_core/level4_c1[23]_i_1/O
                         net (fo=14, routed)          0.407     7.635    addf0/operator/RightShifterComponent/level4_c1_reg[23]_0
    SLICE_X36Y126        FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.200     8.200 r  
                                                      0.000     8.200 r  clk (IN)
                         net (fo=2020, unset)         0.483     8.683    addf0/operator/RightShifterComponent/clk
    SLICE_X36Y126        FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[10]/C
                         clock pessimism              0.000     8.683    
                         clock uncertainty           -0.035     8.647    
    SLICE_X36Y126        FDRE (Setup_fdre_C_R)       -0.295     8.352    addf0/operator/RightShifterComponent/level4_c1_reg[10]
  -------------------------------------------------------------------
                         required time                          8.352    
                         arrival time                          -7.635    
  -------------------------------------------------------------------
                         slack                                  0.717    




