{"vcs1":{"timestamp_begin":1681676416.201158055, "rt":1.06, "ut":0.21, "st":0.12}}
{"vcselab":{"timestamp_begin":1681676417.301645518, "rt":1.52, "ut":0.20, "st":0.13}}
{"link":{"timestamp_begin":1681676418.849928181, "rt":1.26, "ut":0.06, "st":0.38}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1681676415.903193921}
{"VCS_COMP_START_TIME": 1681676415.903193921}
{"VCS_COMP_END_TIME": 1681676420.917653922}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 338288}}
{"stitch_vcselab": {"peak_mem": 222604}}
