Analysis & Synthesis report for MyDE0_Nano
Thu Nov 21 15:12:43 2024
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |MyDE0_Nano|spi_slave:spi_slave_instance|state
 11. Registers Removed During Synthesis
 12. Removed Registers Triggering Further Register Optimizations
 13. General Register Statistics
 14. Inverted Register Statistics
 15. Registers Added for RAM Pass-Through Logic
 16. Multiplexer Restructuring Statistics (Restructuring Performed)
 17. Source assignments for sld_signaltap:auto_signaltap_0
 18. Source assignments for spi_slave:spi_slave_instance|altsyncram:mosiRAM_rtl_0|altsyncram_62c1:auto_generated
 19. Source assignments for spi_slave:spi_slave_instance|altsyncram:misoRAM_rtl_0|altsyncram_snb1:auto_generated
 20. Source assignments for dmem:dmem|altsyncram:RAM_rtl_0|altsyncram_grb1:auto_generated
 21. Parameter Settings for User Entity Instance: arm:arm|controller:c|floprc:flushedregsE
 22. Parameter Settings for User Entity Instance: arm:arm|controller:c|flopr:regsE
 23. Parameter Settings for User Entity Instance: arm:arm|controller:c|flopr:condregE
 24. Parameter Settings for User Entity Instance: arm:arm|controller:c|flopr:flagsreg
 25. Parameter Settings for User Entity Instance: arm:arm|controller:c|flopr:regsM
 26. Parameter Settings for User Entity Instance: arm:arm|controller:c|flopr:regsW
 27. Parameter Settings for User Entity Instance: arm:arm|datapath:dp|mux2:pcnextmux
 28. Parameter Settings for User Entity Instance: arm:arm|datapath:dp|mux2:branchmux
 29. Parameter Settings for User Entity Instance: arm:arm|datapath:dp|flopenr:pcreg
 30. Parameter Settings for User Entity Instance: arm:arm|datapath:dp|adder:pcadd
 31. Parameter Settings for User Entity Instance: arm:arm|datapath:dp|flopenrc:instrreg
 32. Parameter Settings for User Entity Instance: arm:arm|datapath:dp|mux2:ra1mux
 33. Parameter Settings for User Entity Instance: arm:arm|datapath:dp|mux2:ra2mux
 34. Parameter Settings for User Entity Instance: arm:arm|datapath:dp|flopr:rd1reg
 35. Parameter Settings for User Entity Instance: arm:arm|datapath:dp|flopr:rd2reg
 36. Parameter Settings for User Entity Instance: arm:arm|datapath:dp|flopr:immreg
 37. Parameter Settings for User Entity Instance: arm:arm|datapath:dp|flopr:wa3ereg
 38. Parameter Settings for User Entity Instance: arm:arm|datapath:dp|flopr:ra1reg
 39. Parameter Settings for User Entity Instance: arm:arm|datapath:dp|flopr:ra2reg
 40. Parameter Settings for User Entity Instance: arm:arm|datapath:dp|mux3:byp1mux
 41. Parameter Settings for User Entity Instance: arm:arm|datapath:dp|mux3:byp2mux
 42. Parameter Settings for User Entity Instance: arm:arm|datapath:dp|mux2:srcbmux
 43. Parameter Settings for User Entity Instance: arm:arm|datapath:dp|flopr:aluresreg
 44. Parameter Settings for User Entity Instance: arm:arm|datapath:dp|flopr:wdreg
 45. Parameter Settings for User Entity Instance: arm:arm|datapath:dp|flopr:wa3mreg
 46. Parameter Settings for User Entity Instance: arm:arm|datapath:dp|flopr:aluoutreg
 47. Parameter Settings for User Entity Instance: arm:arm|datapath:dp|flopr:rdreg
 48. Parameter Settings for User Entity Instance: arm:arm|datapath:dp|flopr:wa3wreg
 49. Parameter Settings for User Entity Instance: arm:arm|datapath:dp|mux2:resmux
 50. Parameter Settings for User Entity Instance: arm:arm|datapath:dp|eqcmp:m0
 51. Parameter Settings for User Entity Instance: arm:arm|datapath:dp|eqcmp:m1
 52. Parameter Settings for User Entity Instance: arm:arm|datapath:dp|eqcmp:m2
 53. Parameter Settings for User Entity Instance: arm:arm|datapath:dp|eqcmp:m3
 54. Parameter Settings for User Entity Instance: arm:arm|datapath:dp|eqcmp:m4a
 55. Parameter Settings for User Entity Instance: arm:arm|datapath:dp|eqcmp:m4b
 56. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 57. Parameter Settings for Inferred Entity Instance: spi_slave:spi_slave_instance|altsyncram:mosiRAM_rtl_0
 58. Parameter Settings for Inferred Entity Instance: spi_slave:spi_slave_instance|altsyncram:misoRAM_rtl_0
 59. Parameter Settings for Inferred Entity Instance: dmem:dmem|altsyncram:RAM_rtl_0
 60. altsyncram Parameter Settings by Entity Instance
 61. Port Connectivity Checks: "arm:arm|datapath:dp|mux2:ra1mux"
 62. Port Connectivity Checks: "arm:arm|datapath:dp|adder:pcadd"
 63. Port Connectivity Checks: "arm:arm|datapath:dp"
 64. Signal Tap Logic Analyzer Settings
 65. Post-Synthesis Netlist Statistics for Top Partition
 66. Elapsed Time Per Partition
 67. Connections to In-System Debugging Instance "auto_signaltap_0"
 68. Analysis & Synthesis Messages
 69. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Nov 21 15:12:43 2024           ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Standard Edition ;
; Revision Name                      ; MyDE0_Nano                                      ;
; Top-level Entity Name              ; MyDE0_Nano                                      ;
; Family                             ; Cyclone IV E                                    ;
; Total logic elements               ; 1,503                                           ;
;     Total combinational functions  ; 773                                             ;
;     Dedicated logic registers      ; 1,205                                           ;
; Total registers                    ; 1205                                            ;
; Total pins                         ; 154                                             ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 459,296                                         ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE22F17C6       ;                    ;
; Top-level entity name                                            ; MyDE0_Nano         ; MyDE0_Nano         ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                   ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                         ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------+-------------+
; MyARM_Pipelined.sv                                                 ; yes             ; User SystemVerilog HDL File                  ; C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/MyARM_Pipelined.sv                                                 ;             ;
; MyDE0_Nano.sv                                                      ; yes             ; User SystemVerilog HDL File                  ; C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/MyDE0_Nano.sv                                                      ;             ;
; MySPI.sv                                                           ; yes             ; User SystemVerilog HDL File                  ; C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/MySPI.sv                                                           ;             ;
; myprogram_pipelined.hex                                            ; yes             ; Auto-Found Hexadecimal (Intel-Format) File   ; C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/myprogram_pipelined.hex                                            ;             ;
; sld_signaltap.vhd                                                  ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd                                                  ;             ;
; sld_signaltap_impl.vhd                                             ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                             ;             ;
; sld_ela_control.vhd                                                ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_ela_control.vhd                                                ;             ;
; lpm_shiftreg.tdf                                                   ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                                   ;             ;
; lpm_constant.inc                                                   ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_constant.inc                                                   ;             ;
; dffeea.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/dffeea.inc                                                         ;             ;
; aglobal181.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/aglobal181.inc                                                     ;             ;
; sld_mbpmg.vhd                                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_mbpmg.vhd                                                      ;             ;
; sld_ela_trigger_flow_mgr.vhd                                       ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                                       ;             ;
; sld_buffer_manager.vhd                                             ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                             ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf                                                     ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                              ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_mux.inc                                                        ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_decode.inc                                                     ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                      ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/altrom.inc                                                         ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/altram.inc                                                         ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/altdpram.inc                                                       ;             ;
; db/altsyncram_ob24.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/db/altsyncram_ob24.tdf                                             ;             ;
; altdpram.tdf                                                       ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/altdpram.tdf                                                       ;             ;
; memmodes.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/others/maxplus2/memmodes.inc                                                     ;             ;
; a_hdffe.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/a_hdffe.inc                                                        ;             ;
; alt_le_rden_reg.inc                                                ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                                ;             ;
; altsyncram.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.inc                                                     ;             ;
; lpm_mux.tdf                                                        ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_mux.tdf                                                        ;             ;
; muxlut.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/muxlut.inc                                                         ;             ;
; bypassff.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/bypassff.inc                                                       ;             ;
; altshift.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/altshift.inc                                                       ;             ;
; db/mux_vsc.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/db/mux_vsc.tdf                                                     ;             ;
; lpm_decode.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_decode.tdf                                                     ;             ;
; declut.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/declut.inc                                                         ;             ;
; lpm_compare.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_compare.inc                                                    ;             ;
; db/decode_dvf.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/db/decode_dvf.tdf                                                  ;             ;
; lpm_counter.tdf                                                    ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_counter.tdf                                                    ;             ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                                    ;             ;
; cmpconst.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/cmpconst.inc                                                       ;             ;
; lpm_counter.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_counter.inc                                                    ;             ;
; alt_counter_stratix.inc                                            ; yes             ; Megafunction                                 ; c:/intelfpga/18.1/quartus/libraries/megafunctions/alt_counter_stratix.inc                                            ;             ;
; db/cntr_lgi.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/db/cntr_lgi.tdf                                                    ;             ;
; db/cmpr_sgc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/db/cmpr_sgc.tdf                                                    ;             ;
; db/cntr_o9j.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/db/cntr_o9j.tdf                                                    ;             ;
; db/cntr_igi.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/db/cntr_igi.tdf                                                    ;             ;
; db/cmpr_rgc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/db/cmpr_rgc.tdf                                                    ;             ;
; db/cntr_23j.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/db/cntr_23j.tdf                                                    ;             ;
; db/cmpr_ngc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/db/cmpr_ngc.tdf                                                    ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                     ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                      ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                  ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_hub.vhd                                                        ; altera_sld  ;
; db/ip/sldbe248a27/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/db/ip/sldbe248a27/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sldbe248a27/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/db/ip/sldbe248a27/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sldbe248a27/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/db/ip/sldbe248a27/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sldbe248a27/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/db/ip/sldbe248a27/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sldbe248a27/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/db/ip/sldbe248a27/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sldbe248a27/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/db/ip/sldbe248a27/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                   ;             ;
; db/altsyncram_62c1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/db/altsyncram_62c1.tdf                                             ;             ;
; db/altsyncram_snb1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/db/altsyncram_snb1.tdf                                             ;             ;
; db/altsyncram_grb1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/db/altsyncram_grb1.tdf                                             ;             ;
; db/altsyncram_occ1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/db/altsyncram_occ1.tdf                                             ;             ;
; db/altsyncram_cgc1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/db/altsyncram_cgc1.tdf                                             ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------+-------------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimated Total logic elements              ; 1,503          ;
;                                             ;                ;
; Total combinational functions               ; 773            ;
; Logic element usage by number of LUT inputs ;                ;
;     -- 4 input functions                    ; 353            ;
;     -- 3 input functions                    ; 216            ;
;     -- <=2 input functions                  ; 204            ;
;                                             ;                ;
; Logic elements by mode                      ;                ;
;     -- normal mode                          ; 668            ;
;     -- arithmetic mode                      ; 105            ;
;                                             ;                ;
; Total registers                             ; 1205           ;
;     -- Dedicated logic registers            ; 1205           ;
;     -- I/O registers                        ; 0              ;
;                                             ;                ;
; I/O pins                                    ; 154            ;
; Total memory bits                           ; 459296         ;
;                                             ;                ;
; Embedded Multiplier 9-bit elements          ; 0              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 772            ;
; Total fan-out                               ; 8214           ;
; Average fan-out                             ; 3.29           ;
+---------------------------------------------+----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                    ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |MyDE0_Nano                                                                                                                             ; 773 (17)            ; 1205 (0)                  ; 459296      ; 0            ; 0       ; 0         ; 154  ; 0            ; |MyDE0_Nano                                                                                                                                                                                                                                                                                                                                            ; MyDE0_Nano                        ; work         ;
;    |dmem:dmem|                                                                                                                          ; 0 (0)               ; 1 (1)                     ; 32          ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|dmem:dmem                                                                                                                                                                                                                                                                                                                                  ; dmem                              ; work         ;
;       |altsyncram:RAM_rtl_0|                                                                                                            ; 0 (0)               ; 0 (0)                     ; 32          ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|dmem:dmem|altsyncram:RAM_rtl_0                                                                                                                                                                                                                                                                                                             ; altsyncram                        ; work         ;
;          |altsyncram_grb1:auto_generated|                                                                                               ; 0 (0)               ; 0 (0)                     ; 32          ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|dmem:dmem|altsyncram:RAM_rtl_0|altsyncram_grb1:auto_generated                                                                                                                                                                                                                                                                              ; altsyncram_grb1                   ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 127 (1)             ; 91 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 126 (0)             ; 91 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 126 (0)             ; 91 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 126 (1)             ; 91 (5)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 125 (0)             ; 86 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 125 (86)            ; 86 (58)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 21 (21)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 564 (2)             ; 1060 (112)                ; 458752      ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                             ; sld_signaltap                     ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 562 (0)             ; 948 (0)                   ; 458752      ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                       ; sld_signaltap_impl                ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 562 (88)            ; 948 (310)                 ; 458752      ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                ; sld_signaltap_implb               ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 29 (0)              ; 82 (82)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                 ; altdpram                          ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                             ; lpm_decode                        ; work         ;
;                   |decode_dvf:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated                                                                                                                   ; decode_dvf                        ; work         ;
;                |lpm_mux:mux|                                                                                                            ; 27 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                     ; lpm_mux                           ; work         ;
;                   |mux_vsc:auto_generated|                                                                                              ; 27 (27)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_vsc:auto_generated                                                                                                                              ; mux_vsc                           ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)               ; 0 (0)                     ; 458752      ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                ; altsyncram                        ; work         ;
;                |altsyncram_ob24:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 458752      ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ob24:auto_generated                                                                                                                                                 ; altsyncram_ob24                   ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                 ; lpm_shiftreg                      ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)             ; 17 (17)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                   ; lpm_shiftreg                      ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 14 (14)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                        ; serial_crc_16                     ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 101 (101)           ; 74 (74)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                     ; sld_buffer_manager                ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 132 (1)             ; 296 (1)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                    ; sld_ela_control                   ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                            ; lpm_shiftreg                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 112 (0)             ; 280 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                             ; sld_ela_basic_multi_level_trigger ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)               ; 168 (168)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                  ; lpm_shiftreg                      ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 112 (0)             ; 112 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                              ; sld_mbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1        ; sld_sbpmg                         ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 19 (19)             ; 11 (1)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                      ; sld_ela_trigger_flow_mgr          ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                              ; lpm_shiftreg                      ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 151 (10)            ; 135 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                               ; sld_offload_buffer_mgr            ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 8 (0)               ; 6 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                     ; lpm_counter                       ; work         ;
;                   |cntr_lgi:auto_generated|                                                                                             ; 8 (8)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_lgi:auto_generated                                                             ; cntr_lgi                          ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 13 (0)              ; 13 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                              ; lpm_counter                       ; work         ;
;                   |cntr_o9j:auto_generated|                                                                                             ; 13 (13)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated                                                                                      ; cntr_o9j                          ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 7 (0)               ; 5 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                    ; lpm_counter                       ; work         ;
;                   |cntr_igi:auto_generated|                                                                                             ; 7 (7)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_igi:auto_generated                                                                            ; cntr_igi                          ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                       ; lpm_counter                       ; work         ;
;                   |cntr_23j:auto_generated|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated                                                                               ; cntr_23j                          ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 27 (27)             ; 27 (27)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                              ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 56 (56)             ; 56 (56)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                               ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 27 (27)             ; 27 (27)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                            ; lpm_shiftreg                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 30 (30)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                          ; sld_rom_sr                        ; work         ;
;    |spi_slave:spi_slave_instance|                                                                                                       ; 65 (65)             ; 53 (53)                   ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|spi_slave:spi_slave_instance                                                                                                                                                                                                                                                                                                               ; spi_slave                         ; work         ;
;       |altsyncram:misoRAM_rtl_0|                                                                                                        ; 0 (0)               ; 0 (0)                     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|spi_slave:spi_slave_instance|altsyncram:misoRAM_rtl_0                                                                                                                                                                                                                                                                                      ; altsyncram                        ; work         ;
;          |altsyncram_snb1:auto_generated|                                                                                               ; 0 (0)               ; 0 (0)                     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |MyDE0_Nano|spi_slave:spi_slave_instance|altsyncram:misoRAM_rtl_0|altsyncram_snb1:auto_generated                                                                                                                                                                                                                                                       ; altsyncram_snb1                   ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; dmem:dmem|altsyncram:RAM_rtl_0|altsyncram_grb1:auto_generated|ALTSYNCRAM                                                                                                                              ; AUTO ; Simple Dual Port ; 256          ; 32           ; 256          ; 32           ; 8192   ; None ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ob24:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 8192         ; 56           ; 8192         ; 56           ; 458752 ; None ;
; spi_slave:spi_slave_instance|altsyncram:misoRAM_rtl_0|altsyncram_snb1:auto_generated|ALTSYNCRAM                                                                                                       ; AUTO ; Simple Dual Port ; 16           ; 32           ; 16           ; 32           ; 512    ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                             ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                 ; IP Include File ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |MyDE0_Nano|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |MyDE0_Nano|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |MyDE0_Nano|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |MyDE0_Nano|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |MyDE0_Nano|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------+
; State Machine - |MyDE0_Nano|spi_slave:spi_slave_instance|state ;
+----------+----------+----------+----------+--------------------+
; Name     ; state.S3 ; state.S2 ; state.S1 ; state.S0           ;
+----------+----------+----------+----------+--------------------+
; state.S0 ; 0        ; 0        ; 0        ; 0                  ;
; state.S1 ; 0        ; 0        ; 1        ; 1                  ;
; state.S2 ; 0        ; 1        ; 0        ; 1                  ;
; state.S3 ; 1        ; 0        ; 0        ; 1                  ;
+----------+----------+----------+----------+--------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                       ;
+---------------------------------------------------------------------+----------------------------------------------------+
; Register name                                                       ; Reason for Removal                                 ;
+---------------------------------------------------------------------+----------------------------------------------------+
; arm:arm|datapath:dp|flopr:immreg|q[26..31]                          ; Merged with arm:arm|datapath:dp|flopr:immreg|q[25] ;
; arm:arm|datapath:dp|flopenrc:instrreg|q[0..31]                      ; Stuck at GND due to stuck port data_in             ;
; arm:arm|datapath:dp|flopr:ra2reg|q[0..3]                            ; Stuck at GND due to stuck port data_in             ;
; arm:arm|datapath:dp|flopr:immreg|q[11]                              ; Stuck at GND due to stuck port data_in             ;
; arm:arm|controller:c|flopr:regsE|q[2]                               ; Stuck at GND due to stuck port data_in             ;
; arm:arm|datapath:dp|flopr:ra1reg|q[0..3]                            ; Stuck at GND due to stuck port data_in             ;
; arm:arm|controller:c|flopr:regsE|q[0]                               ; Stuck at GND due to stuck port data_in             ;
; arm:arm|datapath:dp|flopr:immreg|q[0..10,12..25]                    ; Stuck at GND due to stuck port data_in             ;
; arm:arm|controller:c|floprc:flushedregsE|q[3]                       ; Stuck at GND due to stuck port data_in             ;
; arm:arm|controller:c|flopr:condregE|q[0..3]                         ; Stuck at GND due to stuck port data_in             ;
; arm:arm|datapath:dp|flopr:wa3ereg|q[0..3]                           ; Stuck at GND due to stuck port data_in             ;
; arm:arm|controller:c|floprc:flushedregsE|q[0,1,4..6]                ; Stuck at GND due to stuck port data_in             ;
; arm:arm|controller:c|flopr:regsM|q[3]                               ; Stuck at GND due to stuck port data_in             ;
; arm:arm|datapath:dp|flopr:wa3mreg|q[0..3]                           ; Stuck at GND due to stuck port data_in             ;
; arm:arm|datapath:dp|flopr:wa3wreg|q[0..3]                           ; Stuck at GND due to stuck port data_in             ;
; arm:arm|controller:c|flopr:flagsreg|q[0..3]                         ; Stuck at GND due to stuck port clock_enable        ;
; arm:arm|controller:c|floprc:flushedregsE|q[2]                       ; Lost fanout                                        ;
; arm:arm|controller:c|flopr:regsM|q[0,2]                             ; Stuck at GND due to stuck port data_in             ;
; arm:arm|controller:c|flopr:regsW|q[0]                               ; Stuck at GND due to stuck port data_in             ;
; spi_slave:spi_slave_instance|misoRAM_rtl_0_bypass[0]                ; Stuck at GND due to stuck port data_in             ;
; spi_slave:spi_slave_instance|misoRAM_rtl_0_bypass[1..40]            ; Lost fanout                                        ;
; dmem:dmem|RAM_rtl_0_bypass[0]                                       ; Stuck at GND due to stuck port data_in             ;
; dmem:dmem|RAM_rtl_0_bypass[1..48]                                   ; Lost fanout                                        ;
; dmem:dmem|RAM~1                                                     ; Stuck at GND due to stuck port clock_enable        ;
; dmem:dmem|RAM~2                                                     ; Stuck at GND due to stuck port clock_enable        ;
; dmem:dmem|RAM~3                                                     ; Stuck at GND due to stuck port clock_enable        ;
; dmem:dmem|RAM~4                                                     ; Stuck at GND due to stuck port clock_enable        ;
; dmem:dmem|RAM~5                                                     ; Stuck at GND due to stuck port clock_enable        ;
; dmem:dmem|RAM~6                                                     ; Stuck at GND due to stuck port clock_enable        ;
; dmem:dmem|RAM~7                                                     ; Stuck at GND due to stuck port clock_enable        ;
; dmem:dmem|RAM~8                                                     ; Stuck at GND due to stuck port clock_enable        ;
; dmem:dmem|RAM~9                                                     ; Stuck at GND due to stuck port clock_enable        ;
; dmem:dmem|RAM~10                                                    ; Stuck at GND due to stuck port clock_enable        ;
; dmem:dmem|RAM~11                                                    ; Stuck at GND due to stuck port clock_enable        ;
; dmem:dmem|RAM~12                                                    ; Stuck at GND due to stuck port clock_enable        ;
; dmem:dmem|RAM~13                                                    ; Stuck at GND due to stuck port clock_enable        ;
; dmem:dmem|RAM~14                                                    ; Stuck at GND due to stuck port clock_enable        ;
; dmem:dmem|RAM~15                                                    ; Stuck at GND due to stuck port clock_enable        ;
; dmem:dmem|RAM~16                                                    ; Stuck at GND due to stuck port clock_enable        ;
; dmem:dmem|RAM~17                                                    ; Stuck at GND due to stuck port clock_enable        ;
; dmem:dmem|RAM~18                                                    ; Stuck at GND due to stuck port clock_enable        ;
; dmem:dmem|RAM~19                                                    ; Stuck at GND due to stuck port clock_enable        ;
; dmem:dmem|RAM~20                                                    ; Stuck at GND due to stuck port clock_enable        ;
; dmem:dmem|RAM~21                                                    ; Stuck at GND due to stuck port clock_enable        ;
; dmem:dmem|RAM~22                                                    ; Stuck at GND due to stuck port clock_enable        ;
; dmem:dmem|RAM~23                                                    ; Stuck at GND due to stuck port clock_enable        ;
; dmem:dmem|RAM~24                                                    ; Stuck at GND due to stuck port clock_enable        ;
; dmem:dmem|RAM~25                                                    ; Stuck at GND due to stuck port clock_enable        ;
; dmem:dmem|RAM~26                                                    ; Stuck at GND due to stuck port clock_enable        ;
; dmem:dmem|RAM~27                                                    ; Stuck at GND due to stuck port clock_enable        ;
; dmem:dmem|RAM~28                                                    ; Stuck at GND due to stuck port clock_enable        ;
; dmem:dmem|RAM~29                                                    ; Stuck at GND due to stuck port clock_enable        ;
; dmem:dmem|RAM~30                                                    ; Stuck at GND due to stuck port clock_enable        ;
; dmem:dmem|RAM~31                                                    ; Stuck at GND due to stuck port clock_enable        ;
; dmem:dmem|RAM~32                                                    ; Stuck at GND due to stuck port clock_enable        ;
; led_reg[0..7]                                                       ; Stuck at GND due to stuck port clock_enable        ;
; arm:arm|controller:c|flopr:regsM|q[1]                               ; Stuck at GND due to stuck port data_in             ;
; arm:arm|controller:c|flopr:regsW|q[1,2]                             ; Stuck at GND due to stuck port data_in             ;
; arm:arm|datapath:dp|flopr:rdreg|q[0,11,31]                          ; Lost fanout                                        ;
; spi_slave:spi_slave_instance|mosiRAM~32                             ; Lost fanout                                        ;
; spi_slave:spi_slave_instance|mosiRAM_rtl_0_bypass[40]               ; Lost fanout                                        ;
; arm:arm|datapath:dp|flopr:rdreg|q[30]                               ; Lost fanout                                        ;
; spi_slave:spi_slave_instance|mosiRAM~31                             ; Lost fanout                                        ;
; spi_slave:spi_slave_instance|mosiRAM_rtl_0_bypass[39]               ; Lost fanout                                        ;
; arm:arm|datapath:dp|flopr:rdreg|q[29]                               ; Lost fanout                                        ;
; spi_slave:spi_slave_instance|mosiRAM~30                             ; Lost fanout                                        ;
; spi_slave:spi_slave_instance|mosiRAM_rtl_0_bypass[38]               ; Lost fanout                                        ;
; arm:arm|datapath:dp|flopr:rdreg|q[28]                               ; Lost fanout                                        ;
; spi_slave:spi_slave_instance|mosiRAM~29                             ; Lost fanout                                        ;
; spi_slave:spi_slave_instance|mosiRAM_rtl_0_bypass[37]               ; Lost fanout                                        ;
; arm:arm|datapath:dp|flopr:rdreg|q[27]                               ; Lost fanout                                        ;
; spi_slave:spi_slave_instance|mosiRAM~28                             ; Lost fanout                                        ;
; spi_slave:spi_slave_instance|mosiRAM_rtl_0_bypass[36]               ; Lost fanout                                        ;
; arm:arm|datapath:dp|flopr:rdreg|q[26]                               ; Lost fanout                                        ;
; spi_slave:spi_slave_instance|mosiRAM~27                             ; Lost fanout                                        ;
; spi_slave:spi_slave_instance|mosiRAM_rtl_0_bypass[35]               ; Lost fanout                                        ;
; arm:arm|datapath:dp|flopr:rdreg|q[25]                               ; Lost fanout                                        ;
; spi_slave:spi_slave_instance|mosiRAM~26                             ; Lost fanout                                        ;
; spi_slave:spi_slave_instance|mosiRAM_rtl_0_bypass[34]               ; Lost fanout                                        ;
; arm:arm|datapath:dp|flopr:rdreg|q[24]                               ; Lost fanout                                        ;
; spi_slave:spi_slave_instance|mosiRAM~25                             ; Lost fanout                                        ;
; spi_slave:spi_slave_instance|mosiRAM_rtl_0_bypass[33]               ; Lost fanout                                        ;
; arm:arm|datapath:dp|flopr:rdreg|q[23]                               ; Lost fanout                                        ;
; spi_slave:spi_slave_instance|mosiRAM~24                             ; Lost fanout                                        ;
; spi_slave:spi_slave_instance|mosiRAM_rtl_0_bypass[32]               ; Lost fanout                                        ;
; arm:arm|datapath:dp|flopr:rdreg|q[22]                               ; Lost fanout                                        ;
; spi_slave:spi_slave_instance|mosiRAM~23                             ; Lost fanout                                        ;
; spi_slave:spi_slave_instance|mosiRAM_rtl_0_bypass[31]               ; Lost fanout                                        ;
; arm:arm|datapath:dp|flopr:rdreg|q[21]                               ; Lost fanout                                        ;
; spi_slave:spi_slave_instance|mosiRAM~22                             ; Lost fanout                                        ;
; spi_slave:spi_slave_instance|mosiRAM_rtl_0_bypass[30]               ; Lost fanout                                        ;
; arm:arm|datapath:dp|flopr:rdreg|q[20]                               ; Lost fanout                                        ;
; spi_slave:spi_slave_instance|mosiRAM~21                             ; Lost fanout                                        ;
; spi_slave:spi_slave_instance|mosiRAM_rtl_0_bypass[29]               ; Lost fanout                                        ;
; arm:arm|datapath:dp|flopr:rdreg|q[19]                               ; Lost fanout                                        ;
; spi_slave:spi_slave_instance|mosiRAM~20                             ; Lost fanout                                        ;
; spi_slave:spi_slave_instance|mosiRAM_rtl_0_bypass[28]               ; Lost fanout                                        ;
; arm:arm|datapath:dp|flopr:rdreg|q[18]                               ; Lost fanout                                        ;
; spi_slave:spi_slave_instance|mosiRAM~19                             ; Lost fanout                                        ;
; spi_slave:spi_slave_instance|mosiRAM_rtl_0_bypass[27]               ; Lost fanout                                        ;
; arm:arm|datapath:dp|flopr:rdreg|q[17]                               ; Lost fanout                                        ;
; spi_slave:spi_slave_instance|mosiRAM~18                             ; Lost fanout                                        ;
; spi_slave:spi_slave_instance|mosiRAM_rtl_0_bypass[26]               ; Lost fanout                                        ;
; arm:arm|datapath:dp|flopr:rdreg|q[16]                               ; Lost fanout                                        ;
; spi_slave:spi_slave_instance|mosiRAM~17                             ; Lost fanout                                        ;
; spi_slave:spi_slave_instance|mosiRAM_rtl_0_bypass[25]               ; Lost fanout                                        ;
; arm:arm|datapath:dp|flopr:rdreg|q[1..10,12..15]                     ; Lost fanout                                        ;
; arm:arm|datapath:dp|flopenr:pcreg|q[0,1]                            ; Stuck at GND due to stuck port data_in             ;
; arm:arm|datapath:dp|flopenr:pcreg|q[2..31]                          ; Lost fanout                                        ;
; spi_slave:spi_slave_instance|state~2                                ; Lost fanout                                        ;
; spi_slave:spi_slave_instance|state~3                                ; Lost fanout                                        ;
; arm:arm|datapath:dp|flopr:aluoutreg|q[0..13]                        ; Lost fanout                                        ;
; arm:arm|datapath:dp|flopr:aluresreg|q[13]                           ; Lost fanout                                        ;
; arm:arm|datapath:dp|flopr:aluoutreg|q[14]                           ; Lost fanout                                        ;
; arm:arm|datapath:dp|flopr:aluresreg|q[14]                           ; Lost fanout                                        ;
; arm:arm|datapath:dp|flopr:aluoutreg|q[15]                           ; Lost fanout                                        ;
; arm:arm|datapath:dp|flopr:aluresreg|q[15]                           ; Lost fanout                                        ;
; arm:arm|datapath:dp|flopr:aluoutreg|q[16]                           ; Lost fanout                                        ;
; arm:arm|datapath:dp|flopr:aluresreg|q[16]                           ; Lost fanout                                        ;
; arm:arm|datapath:dp|flopr:aluoutreg|q[17]                           ; Lost fanout                                        ;
; arm:arm|datapath:dp|flopr:aluresreg|q[17]                           ; Lost fanout                                        ;
; arm:arm|datapath:dp|flopr:aluoutreg|q[18]                           ; Lost fanout                                        ;
; arm:arm|datapath:dp|flopr:aluresreg|q[18]                           ; Lost fanout                                        ;
; arm:arm|datapath:dp|flopr:aluoutreg|q[19]                           ; Lost fanout                                        ;
; arm:arm|datapath:dp|flopr:aluresreg|q[19]                           ; Lost fanout                                        ;
; arm:arm|datapath:dp|flopr:aluoutreg|q[20]                           ; Lost fanout                                        ;
; arm:arm|datapath:dp|flopr:aluresreg|q[20]                           ; Lost fanout                                        ;
; arm:arm|datapath:dp|flopr:aluoutreg|q[21]                           ; Lost fanout                                        ;
; arm:arm|datapath:dp|flopr:aluresreg|q[21]                           ; Lost fanout                                        ;
; arm:arm|datapath:dp|flopr:aluoutreg|q[22]                           ; Lost fanout                                        ;
; arm:arm|datapath:dp|flopr:aluresreg|q[22]                           ; Lost fanout                                        ;
; arm:arm|datapath:dp|flopr:aluoutreg|q[23]                           ; Lost fanout                                        ;
; arm:arm|datapath:dp|flopr:aluresreg|q[23]                           ; Lost fanout                                        ;
; arm:arm|datapath:dp|flopr:aluoutreg|q[24]                           ; Lost fanout                                        ;
; arm:arm|datapath:dp|flopr:aluresreg|q[24]                           ; Lost fanout                                        ;
; arm:arm|datapath:dp|flopr:aluoutreg|q[25]                           ; Lost fanout                                        ;
; arm:arm|datapath:dp|flopr:aluresreg|q[25]                           ; Lost fanout                                        ;
; arm:arm|datapath:dp|flopr:aluoutreg|q[26]                           ; Lost fanout                                        ;
; arm:arm|datapath:dp|flopr:aluresreg|q[26]                           ; Lost fanout                                        ;
; arm:arm|datapath:dp|flopr:aluoutreg|q[27]                           ; Lost fanout                                        ;
; arm:arm|datapath:dp|flopr:aluresreg|q[27]                           ; Lost fanout                                        ;
; arm:arm|datapath:dp|flopr:aluoutreg|q[28]                           ; Lost fanout                                        ;
; arm:arm|datapath:dp|flopr:aluresreg|q[28]                           ; Lost fanout                                        ;
; arm:arm|datapath:dp|flopr:aluoutreg|q[29]                           ; Lost fanout                                        ;
; arm:arm|datapath:dp|flopr:aluresreg|q[29]                           ; Lost fanout                                        ;
; arm:arm|datapath:dp|flopr:aluoutreg|q[30]                           ; Lost fanout                                        ;
; arm:arm|datapath:dp|flopr:aluresreg|q[30]                           ; Lost fanout                                        ;
; arm:arm|datapath:dp|flopr:aluoutreg|q[31]                           ; Lost fanout                                        ;
; arm:arm|datapath:dp|flopr:aluresreg|q[31]                           ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~32                                ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~33                                ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~34                                ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~35                                ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~36                                ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~37                                ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~38                                ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~39                                ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~40                                ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~41                                ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~42                                ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~43                                ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~44                                ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~45                                ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~46                                ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~47                                ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~48                                ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~49                                ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~50                                ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~51                                ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~52                                ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~53                                ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~54                                ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~55                                ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~56                                ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~57                                ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~58                                ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~59                                ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~60                                ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~61                                ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~62                                ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~63                                ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~64                                ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~65                                ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~66                                ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~67                                ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~68                                ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~69                                ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~70                                ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~71                                ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~72                                ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~73                                ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~74                                ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~75                                ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~76                                ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~77                                ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~78                                ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~79                                ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~80                                ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~81                                ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~82                                ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~83                                ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~84                                ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~85                                ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~86                                ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~87                                ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~88                                ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~89                                ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~90                                ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~91                                ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~92                                ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~93                                ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~94                                ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~95                                ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~96                                ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~97                                ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~98                                ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~99                                ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~100                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~101                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~102                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~103                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~104                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~105                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~106                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~107                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~108                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~109                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~110                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~111                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~112                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~113                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~114                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~115                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~116                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~117                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~118                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~119                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~120                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~121                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~122                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~123                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~124                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~125                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~126                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~127                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~128                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~129                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~130                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~131                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~132                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~133                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~134                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~135                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~136                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~137                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~138                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~139                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~140                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~141                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~142                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~143                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~144                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~145                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~146                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~147                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~148                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~149                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~150                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~151                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~152                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~153                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~154                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~155                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~156                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~157                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~158                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~159                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~160                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~161                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~162                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~163                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~164                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~165                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~166                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~167                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~168                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~169                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~170                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~171                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~172                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~173                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~174                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~175                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~176                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~177                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~178                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~179                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~180                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~181                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~182                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~183                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~184                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~185                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~186                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~187                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~188                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~189                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~190                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~191                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~192                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~193                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~194                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~195                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~196                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~197                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~198                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~199                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~200                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~201                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~202                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~203                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~204                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~205                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~206                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~207                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~208                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~209                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~210                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~211                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~212                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~213                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~214                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~215                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~216                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~217                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~218                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~219                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~220                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~221                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~222                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~223                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~224                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~225                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~226                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~227                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~228                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~229                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~230                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~231                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~232                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~233                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~234                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~235                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~236                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~237                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~238                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~239                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~240                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~241                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~242                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~243                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~244                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~245                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~246                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~247                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~248                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~249                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~250                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~251                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~252                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~253                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~254                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~255                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~256                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~257                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~258                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~259                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~260                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~261                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~262                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~263                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~264                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~265                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~266                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~267                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~268                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~269                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~270                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~271                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~272                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~273                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~274                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~275                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~276                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~277                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~278                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~279                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~280                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~281                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~282                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~283                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~284                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~285                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~286                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~287                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~288                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~289                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~290                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~291                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~292                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~293                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~294                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~295                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~296                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~297                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~298                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~299                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~300                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~301                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~302                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~303                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~304                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~305                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~306                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~307                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~308                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~309                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~310                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~311                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~312                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~313                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~314                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~315                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~316                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~317                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~318                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~319                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~320                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~321                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~322                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~323                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~324                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~325                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~326                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~327                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~328                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~329                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~330                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~331                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~332                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~333                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~334                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~335                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~336                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~337                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~338                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~339                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~340                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~341                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~342                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~343                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~344                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~345                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~346                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~347                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~348                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~349                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~350                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~351                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~352                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~353                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~354                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~355                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~356                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~357                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~358                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~359                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~360                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~361                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~362                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~363                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~364                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~365                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~366                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~367                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~368                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~369                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~370                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~371                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~372                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~373                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~374                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~375                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~376                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~377                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~378                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~379                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~380                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~381                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~382                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~383                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~384                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~385                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~386                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~387                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~388                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~389                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~390                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~391                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~392                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~393                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~394                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~395                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~396                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~397                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~398                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~399                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~400                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~401                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~402                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~403                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~404                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~405                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~406                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~407                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~408                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~409                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~410                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~411                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~412                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~413                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~414                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~415                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~416                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~417                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~418                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~419                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~420                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~421                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~422                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~423                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~424                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~425                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~426                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~427                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~428                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~429                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~430                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~431                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~432                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~433                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~434                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~435                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~436                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~437                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~438                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~439                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~440                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~441                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~442                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~443                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~444                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~445                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~446                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~447                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~448                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~449                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~450                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~451                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~452                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~453                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~454                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~455                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~456                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~457                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~458                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~459                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~460                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~461                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~462                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~463                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~464                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~465                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~466                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~467                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~468                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~469                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~470                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~471                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~472                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~473                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~474                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~475                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~476                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~477                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~478                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~479                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|regfile:rf|rf~0                                 ; Stuck at GND due to stuck port data_in             ;
; arm:arm|datapath:dp|regfile:rf|rf~1                                 ; Stuck at GND due to stuck port data_in             ;
; arm:arm|datapath:dp|regfile:rf|rf~2                                 ; Stuck at GND due to stuck port data_in             ;
; arm:arm|datapath:dp|regfile:rf|rf~3                                 ; Stuck at GND due to stuck port data_in             ;
; arm:arm|datapath:dp|regfile:rf|rf~4                                 ; Stuck at GND due to stuck port data_in             ;
; arm:arm|datapath:dp|regfile:rf|rf~5                                 ; Stuck at GND due to stuck port data_in             ;
; arm:arm|datapath:dp|regfile:rf|rf~6                                 ; Stuck at GND due to stuck port data_in             ;
; arm:arm|datapath:dp|regfile:rf|rf~7                                 ; Stuck at GND due to stuck port data_in             ;
; arm:arm|datapath:dp|regfile:rf|rf~8                                 ; Stuck at GND due to stuck port data_in             ;
; arm:arm|datapath:dp|regfile:rf|rf~9                                 ; Stuck at GND due to stuck port data_in             ;
; arm:arm|datapath:dp|regfile:rf|rf~10                                ; Stuck at GND due to stuck port data_in             ;
; arm:arm|datapath:dp|regfile:rf|rf~11                                ; Stuck at GND due to stuck port data_in             ;
; arm:arm|datapath:dp|regfile:rf|rf~12                                ; Stuck at GND due to stuck port data_in             ;
; arm:arm|datapath:dp|regfile:rf|rf~13                                ; Stuck at GND due to stuck port data_in             ;
; arm:arm|datapath:dp|regfile:rf|rf~14                                ; Stuck at GND due to stuck port data_in             ;
; arm:arm|datapath:dp|regfile:rf|rf~15                                ; Stuck at GND due to stuck port data_in             ;
; arm:arm|datapath:dp|regfile:rf|rf~16                                ; Stuck at GND due to stuck port data_in             ;
; arm:arm|datapath:dp|regfile:rf|rf~17                                ; Stuck at GND due to stuck port data_in             ;
; arm:arm|datapath:dp|regfile:rf|rf~18                                ; Stuck at GND due to stuck port data_in             ;
; arm:arm|datapath:dp|regfile:rf|rf~19                                ; Stuck at GND due to stuck port data_in             ;
; arm:arm|datapath:dp|regfile:rf|rf~20                                ; Stuck at GND due to stuck port data_in             ;
; arm:arm|datapath:dp|regfile:rf|rf~21                                ; Stuck at GND due to stuck port data_in             ;
; arm:arm|datapath:dp|regfile:rf|rf~22                                ; Stuck at GND due to stuck port data_in             ;
; arm:arm|datapath:dp|regfile:rf|rf~23                                ; Stuck at GND due to stuck port data_in             ;
; arm:arm|datapath:dp|regfile:rf|rf~24                                ; Stuck at GND due to stuck port data_in             ;
; arm:arm|datapath:dp|regfile:rf|rf~25                                ; Stuck at GND due to stuck port data_in             ;
; arm:arm|datapath:dp|regfile:rf|rf~26                                ; Stuck at GND due to stuck port data_in             ;
; arm:arm|datapath:dp|regfile:rf|rf~27                                ; Stuck at GND due to stuck port data_in             ;
; arm:arm|datapath:dp|regfile:rf|rf~28                                ; Stuck at GND due to stuck port data_in             ;
; arm:arm|datapath:dp|regfile:rf|rf~29                                ; Stuck at GND due to stuck port data_in             ;
; arm:arm|datapath:dp|regfile:rf|rf~30                                ; Stuck at GND due to stuck port data_in             ;
; arm:arm|datapath:dp|regfile:rf|rf~31                                ; Stuck at GND due to stuck port data_in             ;
; arm:arm|datapath:dp|flopr:rd2reg|q[0]                               ; Stuck at GND due to stuck port data_in             ;
; arm:arm|datapath:dp|flopr:rd1reg|q[0]                               ; Stuck at GND due to stuck port data_in             ;
; arm:arm|datapath:dp|flopr:rd2reg|q[1]                               ; Stuck at GND due to stuck port data_in             ;
; arm:arm|datapath:dp|flopr:rd1reg|q[1]                               ; Stuck at GND due to stuck port data_in             ;
; arm:arm|datapath:dp|flopr:rd2reg|q[2]                               ; Stuck at GND due to stuck port data_in             ;
; arm:arm|datapath:dp|flopr:rd1reg|q[2]                               ; Stuck at GND due to stuck port data_in             ;
; arm:arm|datapath:dp|flopr:rd2reg|q[3]                               ; Stuck at GND due to stuck port data_in             ;
; arm:arm|datapath:dp|flopr:rd1reg|q[3]                               ; Stuck at GND due to stuck port data_in             ;
; arm:arm|datapath:dp|flopr:rd2reg|q[4]                               ; Stuck at GND due to stuck port data_in             ;
; arm:arm|datapath:dp|flopr:rd1reg|q[4]                               ; Stuck at GND due to stuck port data_in             ;
; arm:arm|datapath:dp|flopr:rd2reg|q[5]                               ; Stuck at GND due to stuck port data_in             ;
; arm:arm|datapath:dp|flopr:rd1reg|q[5]                               ; Stuck at GND due to stuck port data_in             ;
; arm:arm|datapath:dp|flopr:rd2reg|q[6]                               ; Stuck at GND due to stuck port data_in             ;
; arm:arm|datapath:dp|flopr:rd1reg|q[6]                               ; Stuck at GND due to stuck port data_in             ;
; arm:arm|datapath:dp|flopr:rd2reg|q[7]                               ; Stuck at GND due to stuck port data_in             ;
; arm:arm|datapath:dp|flopr:rd1reg|q[7]                               ; Stuck at GND due to stuck port data_in             ;
; arm:arm|datapath:dp|flopr:rd2reg|q[8]                               ; Stuck at GND due to stuck port data_in             ;
; arm:arm|datapath:dp|flopr:rd1reg|q[8]                               ; Stuck at GND due to stuck port data_in             ;
; arm:arm|datapath:dp|flopr:rd2reg|q[9]                               ; Stuck at GND due to stuck port data_in             ;
; arm:arm|datapath:dp|flopr:rd1reg|q[9]                               ; Stuck at GND due to stuck port data_in             ;
; arm:arm|datapath:dp|flopr:rd2reg|q[10]                              ; Stuck at GND due to stuck port data_in             ;
; arm:arm|datapath:dp|flopr:rd1reg|q[10]                              ; Stuck at GND due to stuck port data_in             ;
; arm:arm|datapath:dp|flopr:rd2reg|q[11]                              ; Stuck at GND due to stuck port data_in             ;
; arm:arm|datapath:dp|flopr:rd1reg|q[11]                              ; Stuck at GND due to stuck port data_in             ;
; arm:arm|datapath:dp|flopr:rd2reg|q[12]                              ; Stuck at GND due to stuck port data_in             ;
; arm:arm|datapath:dp|flopr:rd1reg|q[12]                              ; Stuck at GND due to stuck port data_in             ;
; arm:arm|datapath:dp|flopr:rd2reg|q[13]                              ; Stuck at GND due to stuck port data_in             ;
; arm:arm|datapath:dp|flopr:rd1reg|q[13]                              ; Stuck at GND due to stuck port data_in             ;
; arm:arm|datapath:dp|flopr:rd2reg|q[14]                              ; Stuck at GND due to stuck port data_in             ;
; arm:arm|datapath:dp|flopr:rd1reg|q[14]                              ; Stuck at GND due to stuck port data_in             ;
; arm:arm|datapath:dp|flopr:rd2reg|q[15]                              ; Stuck at GND due to stuck port data_in             ;
; arm:arm|datapath:dp|flopr:rd1reg|q[15]                              ; Stuck at GND due to stuck port data_in             ;
; arm:arm|datapath:dp|flopr:rd2reg|q[16]                              ; Stuck at GND due to stuck port data_in             ;
; arm:arm|datapath:dp|flopr:rd1reg|q[16]                              ; Stuck at GND due to stuck port data_in             ;
; arm:arm|datapath:dp|flopr:rd2reg|q[17]                              ; Stuck at GND due to stuck port data_in             ;
; arm:arm|datapath:dp|flopr:rd1reg|q[17]                              ; Stuck at GND due to stuck port data_in             ;
; arm:arm|datapath:dp|flopr:rd2reg|q[18]                              ; Stuck at GND due to stuck port data_in             ;
; arm:arm|datapath:dp|flopr:rd1reg|q[18]                              ; Stuck at GND due to stuck port data_in             ;
; arm:arm|datapath:dp|flopr:rd2reg|q[19]                              ; Stuck at GND due to stuck port data_in             ;
; arm:arm|datapath:dp|flopr:rd1reg|q[19]                              ; Stuck at GND due to stuck port data_in             ;
; arm:arm|datapath:dp|flopr:rd2reg|q[20]                              ; Stuck at GND due to stuck port data_in             ;
; arm:arm|datapath:dp|flopr:rd1reg|q[20]                              ; Stuck at GND due to stuck port data_in             ;
; arm:arm|datapath:dp|flopr:rd2reg|q[21]                              ; Stuck at GND due to stuck port data_in             ;
; arm:arm|datapath:dp|flopr:rd1reg|q[21]                              ; Stuck at GND due to stuck port data_in             ;
; arm:arm|datapath:dp|flopr:rd2reg|q[22]                              ; Stuck at GND due to stuck port data_in             ;
; arm:arm|datapath:dp|flopr:rd1reg|q[22]                              ; Stuck at GND due to stuck port data_in             ;
; arm:arm|datapath:dp|flopr:rd2reg|q[23]                              ; Stuck at GND due to stuck port data_in             ;
; arm:arm|datapath:dp|flopr:rd1reg|q[23]                              ; Stuck at GND due to stuck port data_in             ;
; arm:arm|datapath:dp|flopr:rd2reg|q[24]                              ; Stuck at GND due to stuck port data_in             ;
; arm:arm|datapath:dp|flopr:rd1reg|q[24]                              ; Stuck at GND due to stuck port data_in             ;
; arm:arm|datapath:dp|flopr:rd2reg|q[25]                              ; Stuck at GND due to stuck port data_in             ;
; arm:arm|datapath:dp|flopr:rd1reg|q[25]                              ; Stuck at GND due to stuck port data_in             ;
; arm:arm|datapath:dp|flopr:rd2reg|q[26]                              ; Stuck at GND due to stuck port data_in             ;
; arm:arm|datapath:dp|flopr:rd1reg|q[26]                              ; Stuck at GND due to stuck port data_in             ;
; arm:arm|datapath:dp|flopr:rd2reg|q[27]                              ; Stuck at GND due to stuck port data_in             ;
; arm:arm|datapath:dp|flopr:rd1reg|q[27]                              ; Stuck at GND due to stuck port data_in             ;
; arm:arm|datapath:dp|flopr:rd2reg|q[28]                              ; Stuck at GND due to stuck port data_in             ;
; arm:arm|datapath:dp|flopr:rd1reg|q[28]                              ; Stuck at GND due to stuck port data_in             ;
; arm:arm|datapath:dp|flopr:rd2reg|q[29]                              ; Stuck at GND due to stuck port data_in             ;
; arm:arm|datapath:dp|flopr:rd1reg|q[29]                              ; Stuck at GND due to stuck port data_in             ;
; arm:arm|datapath:dp|flopr:rd2reg|q[30]                              ; Stuck at GND due to stuck port data_in             ;
; arm:arm|datapath:dp|flopr:rd1reg|q[30]                              ; Stuck at GND due to stuck port data_in             ;
; arm:arm|datapath:dp|flopr:rd2reg|q[31]                              ; Stuck at GND due to stuck port data_in             ;
; arm:arm|datapath:dp|flopr:rd1reg|q[31]                              ; Stuck at GND due to stuck port data_in             ;
; arm:arm|datapath:dp|flopr:wdreg|q[0..31]                            ; Stuck at GND due to stuck port data_in             ;
; arm:arm|controller:c|flopr:regsE|q[1]                               ; Lost fanout                                        ;
; arm:arm|datapath:dp|flopr:aluresreg|q[0..12]                        ; Stuck at GND due to stuck port data_in             ;
; spi_slave:spi_slave_instance|mosiRAM_rtl_0_bypass[2,4,6,8]          ; Stuck at GND due to stuck port data_in             ;
; spi_slave:spi_slave_instance|mosiRAM_rtl_0_bypass[9]                ; Lost fanout                                        ;
; spi_slave:spi_slave_instance|mosiRAM~1                              ; Lost fanout                                        ;
; spi_slave:spi_slave_instance|mosiRAM_rtl_0_bypass[10]               ; Lost fanout                                        ;
; spi_slave:spi_slave_instance|mosiRAM~2                              ; Lost fanout                                        ;
; spi_slave:spi_slave_instance|mosiRAM_rtl_0_bypass[11]               ; Lost fanout                                        ;
; spi_slave:spi_slave_instance|mosiRAM~3                              ; Lost fanout                                        ;
; spi_slave:spi_slave_instance|mosiRAM_rtl_0_bypass[12]               ; Lost fanout                                        ;
; spi_slave:spi_slave_instance|mosiRAM~4                              ; Lost fanout                                        ;
; spi_slave:spi_slave_instance|mosiRAM_rtl_0_bypass[13]               ; Lost fanout                                        ;
; spi_slave:spi_slave_instance|mosiRAM~5                              ; Lost fanout                                        ;
; spi_slave:spi_slave_instance|mosiRAM_rtl_0_bypass[14]               ; Lost fanout                                        ;
; spi_slave:spi_slave_instance|mosiRAM~6                              ; Lost fanout                                        ;
; spi_slave:spi_slave_instance|mosiRAM_rtl_0_bypass[15]               ; Lost fanout                                        ;
; spi_slave:spi_slave_instance|mosiRAM~7                              ; Lost fanout                                        ;
; spi_slave:spi_slave_instance|mosiRAM_rtl_0_bypass[16]               ; Lost fanout                                        ;
; spi_slave:spi_slave_instance|mosiRAM~8                              ; Lost fanout                                        ;
; spi_slave:spi_slave_instance|mosiRAM_rtl_0_bypass[0,1,3,5,7,17..24] ; Lost fanout                                        ;
; spi_slave:spi_slave_instance|mosiRAM~0                              ; Lost fanout                                        ;
; spi_slave:spi_slave_instance|mosiRAM~9                              ; Lost fanout                                        ;
; spi_slave:spi_slave_instance|mosiRAM~10                             ; Lost fanout                                        ;
; spi_slave:spi_slave_instance|mosiRAM~11                             ; Lost fanout                                        ;
; spi_slave:spi_slave_instance|mosiRAM~12                             ; Lost fanout                                        ;
; spi_slave:spi_slave_instance|mosiRAM~13                             ; Lost fanout                                        ;
; spi_slave:spi_slave_instance|mosiRAM~14                             ; Lost fanout                                        ;
; spi_slave:spi_slave_instance|mosiRAM~15                             ; Lost fanout                                        ;
; spi_slave:spi_slave_instance|mosiRAM~16                             ; Lost fanout                                        ;
; Total Number of Removed Registers = 1019                            ;                                                    ;
+---------------------------------------------------------------------+----------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                           ;
+-----------------------------------------------+---------------------------+-------------------------------------------------------------------------------------------+
; Register name                                 ; Reason for Removal        ; Registers Removed due to This Register                                                    ;
+-----------------------------------------------+---------------------------+-------------------------------------------------------------------------------------------+
; arm:arm|datapath:dp|flopenrc:instrreg|q[20]   ; Stuck at GND              ; arm:arm|datapath:dp|flopr:ra2reg|q[2], arm:arm|datapath:dp|flopr:immreg|q[22],            ;
;                                               ; due to stuck port data_in ; arm:arm|controller:c|floprc:flushedregsE|q[3],                                            ;
;                                               ;                           ; arm:arm|controller:c|floprc:flushedregsE|q[6],                                            ;
;                                               ;                           ; arm:arm|controller:c|floprc:flushedregsE|q[5],                                            ;
;                                               ;                           ; arm:arm|controller:c|flopr:regsM|q[3],                                                    ;
;                                               ;                           ; spi_slave:spi_slave_instance|misoRAM_rtl_0_bypass[0],                                     ;
;                                               ;                           ; spi_slave:spi_slave_instance|misoRAM_rtl_0_bypass[1],                                     ;
;                                               ;                           ; spi_slave:spi_slave_instance|misoRAM_rtl_0_bypass[2],                                     ;
;                                               ;                           ; spi_slave:spi_slave_instance|misoRAM_rtl_0_bypass[3],                                     ;
;                                               ;                           ; spi_slave:spi_slave_instance|misoRAM_rtl_0_bypass[4],                                     ;
;                                               ;                           ; spi_slave:spi_slave_instance|misoRAM_rtl_0_bypass[5],                                     ;
;                                               ;                           ; spi_slave:spi_slave_instance|misoRAM_rtl_0_bypass[6],                                     ;
;                                               ;                           ; spi_slave:spi_slave_instance|misoRAM_rtl_0_bypass[7],                                     ;
;                                               ;                           ; spi_slave:spi_slave_instance|misoRAM_rtl_0_bypass[8],                                     ;
;                                               ;                           ; spi_slave:spi_slave_instance|misoRAM_rtl_0_bypass[9],                                     ;
;                                               ;                           ; spi_slave:spi_slave_instance|misoRAM_rtl_0_bypass[10],                                    ;
;                                               ;                           ; spi_slave:spi_slave_instance|misoRAM_rtl_0_bypass[11],                                    ;
;                                               ;                           ; spi_slave:spi_slave_instance|misoRAM_rtl_0_bypass[12],                                    ;
;                                               ;                           ; spi_slave:spi_slave_instance|misoRAM_rtl_0_bypass[13],                                    ;
;                                               ;                           ; spi_slave:spi_slave_instance|misoRAM_rtl_0_bypass[14],                                    ;
;                                               ;                           ; spi_slave:spi_slave_instance|misoRAM_rtl_0_bypass[15],                                    ;
;                                               ;                           ; spi_slave:spi_slave_instance|misoRAM_rtl_0_bypass[16],                                    ;
;                                               ;                           ; spi_slave:spi_slave_instance|misoRAM_rtl_0_bypass[17],                                    ;
;                                               ;                           ; spi_slave:spi_slave_instance|misoRAM_rtl_0_bypass[18],                                    ;
;                                               ;                           ; spi_slave:spi_slave_instance|misoRAM_rtl_0_bypass[19],                                    ;
;                                               ;                           ; spi_slave:spi_slave_instance|misoRAM_rtl_0_bypass[20],                                    ;
;                                               ;                           ; spi_slave:spi_slave_instance|misoRAM_rtl_0_bypass[21],                                    ;
;                                               ;                           ; spi_slave:spi_slave_instance|misoRAM_rtl_0_bypass[22],                                    ;
;                                               ;                           ; spi_slave:spi_slave_instance|misoRAM_rtl_0_bypass[23],                                    ;
;                                               ;                           ; spi_slave:spi_slave_instance|misoRAM_rtl_0_bypass[24],                                    ;
;                                               ;                           ; spi_slave:spi_slave_instance|misoRAM_rtl_0_bypass[25],                                    ;
;                                               ;                           ; spi_slave:spi_slave_instance|misoRAM_rtl_0_bypass[26],                                    ;
;                                               ;                           ; spi_slave:spi_slave_instance|misoRAM_rtl_0_bypass[27],                                    ;
;                                               ;                           ; spi_slave:spi_slave_instance|misoRAM_rtl_0_bypass[28],                                    ;
;                                               ;                           ; spi_slave:spi_slave_instance|misoRAM_rtl_0_bypass[29],                                    ;
;                                               ;                           ; spi_slave:spi_slave_instance|misoRAM_rtl_0_bypass[30],                                    ;
;                                               ;                           ; spi_slave:spi_slave_instance|misoRAM_rtl_0_bypass[31],                                    ;
;                                               ;                           ; spi_slave:spi_slave_instance|misoRAM_rtl_0_bypass[32],                                    ;
;                                               ;                           ; spi_slave:spi_slave_instance|misoRAM_rtl_0_bypass[33],                                    ;
;                                               ;                           ; spi_slave:spi_slave_instance|misoRAM_rtl_0_bypass[34],                                    ;
;                                               ;                           ; spi_slave:spi_slave_instance|misoRAM_rtl_0_bypass[35],                                    ;
;                                               ;                           ; spi_slave:spi_slave_instance|misoRAM_rtl_0_bypass[36],                                    ;
;                                               ;                           ; spi_slave:spi_slave_instance|misoRAM_rtl_0_bypass[37],                                    ;
;                                               ;                           ; spi_slave:spi_slave_instance|misoRAM_rtl_0_bypass[38],                                    ;
;                                               ;                           ; spi_slave:spi_slave_instance|misoRAM_rtl_0_bypass[39],                                    ;
;                                               ;                           ; spi_slave:spi_slave_instance|misoRAM_rtl_0_bypass[40],                                    ;
;                                               ;                           ; dmem:dmem|RAM_rtl_0_bypass[0], dmem:dmem|RAM_rtl_0_bypass[2],                             ;
;                                               ;                           ; dmem:dmem|RAM_rtl_0_bypass[3], dmem:dmem|RAM_rtl_0_bypass[4],                             ;
;                                               ;                           ; dmem:dmem|RAM_rtl_0_bypass[5], dmem:dmem|RAM_rtl_0_bypass[6],                             ;
;                                               ;                           ; dmem:dmem|RAM_rtl_0_bypass[7], dmem:dmem|RAM_rtl_0_bypass[8],                             ;
;                                               ;                           ; dmem:dmem|RAM_rtl_0_bypass[9], dmem:dmem|RAM_rtl_0_bypass[10],                            ;
;                                               ;                           ; dmem:dmem|RAM_rtl_0_bypass[11], dmem:dmem|RAM_rtl_0_bypass[12],                           ;
;                                               ;                           ; dmem:dmem|RAM_rtl_0_bypass[13], dmem:dmem|RAM_rtl_0_bypass[22],                           ;
;                                               ;                           ; dmem:dmem|RAM_rtl_0_bypass[23], dmem:dmem|RAM_rtl_0_bypass[24],                           ;
;                                               ;                           ; dmem:dmem|RAM_rtl_0_bypass[25], dmem:dmem|RAM_rtl_0_bypass[26],                           ;
;                                               ;                           ; dmem:dmem|RAM_rtl_0_bypass[27], dmem:dmem|RAM_rtl_0_bypass[28],                           ;
;                                               ;                           ; dmem:dmem|RAM_rtl_0_bypass[29], dmem:dmem|RAM_rtl_0_bypass[30],                           ;
;                                               ;                           ; dmem:dmem|RAM_rtl_0_bypass[31], dmem:dmem|RAM_rtl_0_bypass[32],                           ;
;                                               ;                           ; dmem:dmem|RAM_rtl_0_bypass[33], dmem:dmem|RAM_rtl_0_bypass[34],                           ;
;                                               ;                           ; dmem:dmem|RAM_rtl_0_bypass[35], dmem:dmem|RAM_rtl_0_bypass[36],                           ;
;                                               ;                           ; dmem:dmem|RAM_rtl_0_bypass[37], dmem:dmem|RAM_rtl_0_bypass[38],                           ;
;                                               ;                           ; dmem:dmem|RAM_rtl_0_bypass[39], dmem:dmem|RAM_rtl_0_bypass[40],                           ;
;                                               ;                           ; dmem:dmem|RAM_rtl_0_bypass[41], dmem:dmem|RAM_rtl_0_bypass[42],                           ;
;                                               ;                           ; dmem:dmem|RAM_rtl_0_bypass[43], dmem:dmem|RAM_rtl_0_bypass[44],                           ;
;                                               ;                           ; dmem:dmem|RAM_rtl_0_bypass[45], dmem:dmem|RAM_rtl_0_bypass[46],                           ;
;                                               ;                           ; dmem:dmem|RAM_rtl_0_bypass[47], dmem:dmem|RAM_rtl_0_bypass[48], dmem:dmem|RAM~1,          ;
;                                               ;                           ; dmem:dmem|RAM~2, dmem:dmem|RAM~3, dmem:dmem|RAM~4, dmem:dmem|RAM~5, dmem:dmem|RAM~6,      ;
;                                               ;                           ; dmem:dmem|RAM~7, dmem:dmem|RAM~8, dmem:dmem|RAM~9, dmem:dmem|RAM~10, dmem:dmem|RAM~11,    ;
;                                               ;                           ; dmem:dmem|RAM~12, dmem:dmem|RAM~13, dmem:dmem|RAM~14, dmem:dmem|RAM~15, dmem:dmem|RAM~16, ;
;                                               ;                           ; dmem:dmem|RAM~17, dmem:dmem|RAM~18, dmem:dmem|RAM~19, dmem:dmem|RAM~20, dmem:dmem|RAM~21, ;
;                                               ;                           ; dmem:dmem|RAM~22, dmem:dmem|RAM~23, dmem:dmem|RAM~24, dmem:dmem|RAM~25, dmem:dmem|RAM~26, ;
;                                               ;                           ; dmem:dmem|RAM~27, dmem:dmem|RAM~28, dmem:dmem|RAM~29, dmem:dmem|RAM~30, dmem:dmem|RAM~31, ;
;                                               ;                           ; dmem:dmem|RAM~32, led_reg[0], led_reg[1], led_reg[2], led_reg[3], led_reg[4], led_reg[5], ;
;                                               ;                           ; led_reg[6], led_reg[7], arm:arm|datapath:dp|flopr:rdreg|q[0],                             ;
;                                               ;                           ; spi_slave:spi_slave_instance|mosiRAM~32,                                                  ;
;                                               ;                           ; spi_slave:spi_slave_instance|mosiRAM_rtl_0_bypass[40],                                    ;
;                                               ;                           ; spi_slave:spi_slave_instance|mosiRAM~31,                                                  ;
;                                               ;                           ; spi_slave:spi_slave_instance|mosiRAM_rtl_0_bypass[39],                                    ;
;                                               ;                           ; spi_slave:spi_slave_instance|mosiRAM~30,                                                  ;
;                                               ;                           ; spi_slave:spi_slave_instance|mosiRAM_rtl_0_bypass[38],                                    ;
;                                               ;                           ; spi_slave:spi_slave_instance|mosiRAM~29,                                                  ;
;                                               ;                           ; spi_slave:spi_slave_instance|mosiRAM_rtl_0_bypass[37],                                    ;
;                                               ;                           ; spi_slave:spi_slave_instance|mosiRAM~28,                                                  ;
;                                               ;                           ; spi_slave:spi_slave_instance|mosiRAM_rtl_0_bypass[36],                                    ;
;                                               ;                           ; spi_slave:spi_slave_instance|mosiRAM~27,                                                  ;
;                                               ;                           ; spi_slave:spi_slave_instance|mosiRAM_rtl_0_bypass[35],                                    ;
;                                               ;                           ; spi_slave:spi_slave_instance|mosiRAM~26,                                                  ;
;                                               ;                           ; spi_slave:spi_slave_instance|mosiRAM_rtl_0_bypass[34],                                    ;
;                                               ;                           ; spi_slave:spi_slave_instance|mosiRAM~25,                                                  ;
;                                               ;                           ; spi_slave:spi_slave_instance|mosiRAM_rtl_0_bypass[33],                                    ;
;                                               ;                           ; spi_slave:spi_slave_instance|mosiRAM~24,                                                  ;
;                                               ;                           ; spi_slave:spi_slave_instance|mosiRAM_rtl_0_bypass[32],                                    ;
;                                               ;                           ; spi_slave:spi_slave_instance|mosiRAM~23,                                                  ;
;                                               ;                           ; spi_slave:spi_slave_instance|mosiRAM_rtl_0_bypass[31],                                    ;
;                                               ;                           ; spi_slave:spi_slave_instance|mosiRAM~22,                                                  ;
;                                               ;                           ; spi_slave:spi_slave_instance|mosiRAM_rtl_0_bypass[30],                                    ;
;                                               ;                           ; spi_slave:spi_slave_instance|mosiRAM~21,                                                  ;
;                                               ;                           ; spi_slave:spi_slave_instance|mosiRAM_rtl_0_bypass[29],                                    ;
;                                               ;                           ; spi_slave:spi_slave_instance|mosiRAM~20,                                                  ;
;                                               ;                           ; spi_slave:spi_slave_instance|mosiRAM_rtl_0_bypass[28],                                    ;
;                                               ;                           ; spi_slave:spi_slave_instance|mosiRAM~19,                                                  ;
;                                               ;                           ; spi_slave:spi_slave_instance|mosiRAM_rtl_0_bypass[27],                                    ;
;                                               ;                           ; spi_slave:spi_slave_instance|mosiRAM~18,                                                  ;
;                                               ;                           ; spi_slave:spi_slave_instance|mosiRAM_rtl_0_bypass[26],                                    ;
;                                               ;                           ; spi_slave:spi_slave_instance|mosiRAM~17,                                                  ;
;                                               ;                           ; spi_slave:spi_slave_instance|mosiRAM_rtl_0_bypass[25],                                    ;
;                                               ;                           ; arm:arm|datapath:dp|flopr:rdreg|q[4], arm:arm|datapath:dp|flopr:rdreg|q[3],               ;
;                                               ;                           ; arm:arm|datapath:dp|flopr:rdreg|q[2], arm:arm|datapath:dp|flopr:rdreg|q[1],               ;
;                                               ;                           ; arm:arm|datapath:dp|flopr:aluoutreg|q[0], arm:arm|datapath:dp|flopr:aluoutreg|q[1],       ;
;                                               ;                           ; arm:arm|datapath:dp|flopr:aluoutreg|q[2], arm:arm|datapath:dp|flopr:aluoutreg|q[3],       ;
;                                               ;                           ; arm:arm|datapath:dp|flopr:aluoutreg|q[4], arm:arm|datapath:dp|flopr:aluoutreg|q[5],       ;
;                                               ;                           ; arm:arm|datapath:dp|flopr:rd2reg|q[0], arm:arm|datapath:dp|flopr:rd1reg|q[0],             ;
;                                               ;                           ; arm:arm|datapath:dp|flopr:rd2reg|q[1], arm:arm|datapath:dp|flopr:rd1reg|q[1],             ;
;                                               ;                           ; arm:arm|datapath:dp|flopr:rd2reg|q[2], arm:arm|datapath:dp|flopr:rd1reg|q[2],             ;
;                                               ;                           ; arm:arm|datapath:dp|flopr:rd2reg|q[3], arm:arm|datapath:dp|flopr:rd1reg|q[3],             ;
;                                               ;                           ; arm:arm|datapath:dp|flopr:rd2reg|q[4], arm:arm|datapath:dp|flopr:rd1reg|q[4],             ;
;                                               ;                           ; arm:arm|datapath:dp|flopr:rd2reg|q[5], arm:arm|datapath:dp|flopr:rd1reg|q[5],             ;
;                                               ;                           ; arm:arm|datapath:dp|flopr:rd2reg|q[6], arm:arm|datapath:dp|flopr:rd2reg|q[7],             ;
;                                               ;                           ; arm:arm|datapath:dp|flopr:rd2reg|q[8], arm:arm|datapath:dp|flopr:rd2reg|q[9],             ;
;                                               ;                           ; arm:arm|datapath:dp|flopr:rd2reg|q[10], arm:arm|datapath:dp|flopr:rd2reg|q[11],           ;
;                                               ;                           ; arm:arm|datapath:dp|flopr:rd2reg|q[12], arm:arm|datapath:dp|flopr:rd2reg|q[13],           ;
;                                               ;                           ; arm:arm|datapath:dp|flopr:rd2reg|q[14], arm:arm|datapath:dp|flopr:rd2reg|q[15],           ;
;                                               ;                           ; arm:arm|datapath:dp|flopr:rd2reg|q[16], arm:arm|datapath:dp|flopr:rd2reg|q[17],           ;
;                                               ;                           ; arm:arm|datapath:dp|flopr:rd2reg|q[18], arm:arm|datapath:dp|flopr:rd2reg|q[19],           ;
;                                               ;                           ; arm:arm|datapath:dp|flopr:rd2reg|q[20], arm:arm|datapath:dp|flopr:rd2reg|q[21],           ;
;                                               ;                           ; arm:arm|datapath:dp|flopr:rd2reg|q[22], arm:arm|datapath:dp|flopr:rd2reg|q[23],           ;
;                                               ;                           ; arm:arm|datapath:dp|flopr:rd2reg|q[24], arm:arm|datapath:dp|flopr:rd2reg|q[25],           ;
;                                               ;                           ; arm:arm|datapath:dp|flopr:rd2reg|q[26], arm:arm|datapath:dp|flopr:rd2reg|q[27],           ;
;                                               ;                           ; arm:arm|datapath:dp|flopr:rd2reg|q[28], arm:arm|datapath:dp|flopr:rd2reg|q[29],           ;
;                                               ;                           ; arm:arm|datapath:dp|flopr:rd2reg|q[30], arm:arm|datapath:dp|flopr:rd2reg|q[31],           ;
;                                               ;                           ; spi_slave:spi_slave_instance|mosiRAM_rtl_0_bypass[14],                                    ;
;                                               ;                           ; spi_slave:spi_slave_instance|mosiRAM_rtl_0_bypass[15],                                    ;
;                                               ;                           ; spi_slave:spi_slave_instance|mosiRAM_rtl_0_bypass[16],                                    ;
;                                               ;                           ; spi_slave:spi_slave_instance|mosiRAM~8,                                                   ;
;                                               ;                           ; spi_slave:spi_slave_instance|mosiRAM_rtl_0_bypass[1],                                     ;
;                                               ;                           ; spi_slave:spi_slave_instance|mosiRAM_rtl_0_bypass[17],                                    ;
;                                               ;                           ; spi_slave:spi_slave_instance|mosiRAM_rtl_0_bypass[18],                                    ;
;                                               ;                           ; spi_slave:spi_slave_instance|mosiRAM_rtl_0_bypass[19],                                    ;
;                                               ;                           ; spi_slave:spi_slave_instance|mosiRAM_rtl_0_bypass[20],                                    ;
;                                               ;                           ; spi_slave:spi_slave_instance|mosiRAM_rtl_0_bypass[21],                                    ;
;                                               ;                           ; spi_slave:spi_slave_instance|mosiRAM_rtl_0_bypass[22],                                    ;
;                                               ;                           ; spi_slave:spi_slave_instance|mosiRAM_rtl_0_bypass[23],                                    ;
;                                               ;                           ; spi_slave:spi_slave_instance|mosiRAM_rtl_0_bypass[24],                                    ;
;                                               ;                           ; spi_slave:spi_slave_instance|mosiRAM~9, spi_slave:spi_slave_instance|mosiRAM~10,          ;
;                                               ;                           ; spi_slave:spi_slave_instance|mosiRAM~11, spi_slave:spi_slave_instance|mosiRAM~12,         ;
;                                               ;                           ; spi_slave:spi_slave_instance|mosiRAM~13, spi_slave:spi_slave_instance|mosiRAM~14,         ;
;                                               ;                           ; spi_slave:spi_slave_instance|mosiRAM~15, spi_slave:spi_slave_instance|mosiRAM~16          ;
; arm:arm|datapath:dp|flopr:ra2reg|q[3]         ; Stuck at GND              ; arm:arm|controller:c|flopr:flagsreg|q[3], arm:arm|controller:c|flopr:flagsreg|q[0],       ;
;                                               ; due to stuck port data_in ; arm:arm|controller:c|flopr:flagsreg|q[2],                                                 ;
;                                               ;                           ; arm:arm|controller:c|floprc:flushedregsE|q[2],                                            ;
;                                               ;                           ; arm:arm|datapath:dp|flopr:rdreg|q[11], arm:arm|datapath:dp|flopr:rdreg|q[31],             ;
;                                               ;                           ; arm:arm|datapath:dp|flopr:rdreg|q[30], arm:arm|datapath:dp|flopr:rdreg|q[29],             ;
;                                               ;                           ; arm:arm|datapath:dp|flopr:rdreg|q[28], arm:arm|datapath:dp|flopr:rdreg|q[27],             ;
;                                               ;                           ; arm:arm|datapath:dp|flopr:rdreg|q[26], arm:arm|datapath:dp|flopr:rdreg|q[25],             ;
;                                               ;                           ; arm:arm|datapath:dp|flopr:rdreg|q[24], arm:arm|datapath:dp|flopr:rdreg|q[23],             ;
;                                               ;                           ; arm:arm|datapath:dp|flopr:rdreg|q[22], arm:arm|datapath:dp|flopr:rdreg|q[21],             ;
;                                               ;                           ; arm:arm|datapath:dp|flopr:rdreg|q[20], arm:arm|datapath:dp|flopr:rdreg|q[19],             ;
;                                               ;                           ; arm:arm|datapath:dp|flopr:rdreg|q[18], arm:arm|datapath:dp|flopr:rdreg|q[17],             ;
;                                               ;                           ; arm:arm|datapath:dp|flopr:rdreg|q[16], arm:arm|datapath:dp|flopr:rdreg|q[15],             ;
;                                               ;                           ; arm:arm|datapath:dp|flopr:rdreg|q[14], arm:arm|datapath:dp|flopr:rdreg|q[13],             ;
;                                               ;                           ; arm:arm|datapath:dp|flopr:rdreg|q[12], arm:arm|datapath:dp|flopr:rdreg|q[10],             ;
;                                               ;                           ; arm:arm|datapath:dp|flopr:rdreg|q[9], arm:arm|datapath:dp|flopr:rdreg|q[8],               ;
;                                               ;                           ; arm:arm|datapath:dp|flopr:rdreg|q[7], arm:arm|datapath:dp|flopr:rdreg|q[6],               ;
;                                               ;                           ; arm:arm|datapath:dp|flopr:aluoutreg|q[7], arm:arm|datapath:dp|flopr:aluoutreg|q[8],       ;
;                                               ;                           ; arm:arm|datapath:dp|flopr:aluoutreg|q[9],                                                 ;
;                                               ;                           ; arm:arm|datapath:dp|flopr:aluoutreg|q[10],                                                ;
;                                               ;                           ; arm:arm|datapath:dp|flopr:aluoutreg|q[11],                                                ;
;                                               ;                           ; arm:arm|datapath:dp|flopr:aluoutreg|q[12],                                                ;
;                                               ;                           ; arm:arm|datapath:dp|flopr:aluoutreg|q[13],                                                ;
;                                               ;                           ; arm:arm|datapath:dp|flopr:aluoutreg|q[14],                                                ;
;                                               ;                           ; arm:arm|datapath:dp|flopr:aluoutreg|q[15],                                                ;
;                                               ;                           ; arm:arm|datapath:dp|flopr:aluoutreg|q[16],                                                ;
;                                               ;                           ; arm:arm|datapath:dp|flopr:aluoutreg|q[17],                                                ;
;                                               ;                           ; arm:arm|datapath:dp|flopr:aluoutreg|q[18],                                                ;
;                                               ;                           ; arm:arm|datapath:dp|flopr:aluoutreg|q[19],                                                ;
;                                               ;                           ; arm:arm|datapath:dp|flopr:aluoutreg|q[20],                                                ;
;                                               ;                           ; arm:arm|datapath:dp|flopr:aluoutreg|q[21],                                                ;
;                                               ;                           ; arm:arm|datapath:dp|flopr:aluoutreg|q[22],                                                ;
;                                               ;                           ; arm:arm|datapath:dp|flopr:aluoutreg|q[23],                                                ;
;                                               ;                           ; arm:arm|datapath:dp|flopr:aluoutreg|q[24],                                                ;
;                                               ;                           ; arm:arm|datapath:dp|flopr:aluoutreg|q[25],                                                ;
;                                               ;                           ; arm:arm|datapath:dp|flopr:aluoutreg|q[26],                                                ;
;                                               ;                           ; arm:arm|datapath:dp|flopr:aluoutreg|q[27],                                                ;
;                                               ;                           ; arm:arm|datapath:dp|flopr:aluoutreg|q[28],                                                ;
;                                               ;                           ; arm:arm|datapath:dp|flopr:aluoutreg|q[29],                                                ;
;                                               ;                           ; arm:arm|datapath:dp|flopr:aluresreg|q[29],                                                ;
;                                               ;                           ; arm:arm|datapath:dp|flopr:aluoutreg|q[30],                                                ;
;                                               ;                           ; arm:arm|datapath:dp|flopr:aluoutreg|q[31], arm:arm|datapath:dp|flopr:wdreg|q[0],          ;
;                                               ;                           ; arm:arm|datapath:dp|flopr:wdreg|q[1], arm:arm|datapath:dp|flopr:wdreg|q[2],               ;
;                                               ;                           ; arm:arm|datapath:dp|flopr:wdreg|q[3], arm:arm|datapath:dp|flopr:wdreg|q[4],               ;
;                                               ;                           ; arm:arm|datapath:dp|flopr:wdreg|q[5], arm:arm|datapath:dp|flopr:wdreg|q[6],               ;
;                                               ;                           ; arm:arm|datapath:dp|flopr:wdreg|q[7], arm:arm|datapath:dp|flopr:wdreg|q[8],               ;
;                                               ;                           ; arm:arm|datapath:dp|flopr:wdreg|q[9], arm:arm|datapath:dp|flopr:wdreg|q[10],              ;
;                                               ;                           ; arm:arm|datapath:dp|flopr:wdreg|q[11], arm:arm|datapath:dp|flopr:wdreg|q[12],             ;
;                                               ;                           ; arm:arm|datapath:dp|flopr:wdreg|q[13], arm:arm|datapath:dp|flopr:wdreg|q[14],             ;
;                                               ;                           ; arm:arm|datapath:dp|flopr:wdreg|q[15], arm:arm|datapath:dp|flopr:wdreg|q[16],             ;
;                                               ;                           ; arm:arm|datapath:dp|flopr:wdreg|q[17], arm:arm|datapath:dp|flopr:wdreg|q[18],             ;
;                                               ;                           ; arm:arm|datapath:dp|flopr:wdreg|q[19], arm:arm|datapath:dp|flopr:wdreg|q[20],             ;
;                                               ;                           ; arm:arm|datapath:dp|flopr:wdreg|q[21], arm:arm|datapath:dp|flopr:wdreg|q[22],             ;
;                                               ;                           ; arm:arm|datapath:dp|flopr:wdreg|q[23], arm:arm|datapath:dp|flopr:wdreg|q[24],             ;
;                                               ;                           ; arm:arm|datapath:dp|flopr:wdreg|q[25], arm:arm|datapath:dp|flopr:wdreg|q[26],             ;
;                                               ;                           ; arm:arm|datapath:dp|flopr:wdreg|q[27], arm:arm|datapath:dp|flopr:wdreg|q[28],             ;
;                                               ;                           ; arm:arm|datapath:dp|flopr:wdreg|q[29], arm:arm|datapath:dp|flopr:wdreg|q[30],             ;
;                                               ;                           ; arm:arm|datapath:dp|flopr:wdreg|q[31], arm:arm|controller:c|flopr:regsE|q[1],             ;
;                                               ;                           ; arm:arm|datapath:dp|flopr:aluresreg|q[2], arm:arm|datapath:dp|flopr:aluresreg|q[3],       ;
;                                               ;                           ; arm:arm|datapath:dp|flopr:aluresreg|q[4], arm:arm|datapath:dp|flopr:aluresreg|q[5],       ;
;                                               ;                           ; arm:arm|datapath:dp|flopr:aluresreg|q[6], arm:arm|datapath:dp|flopr:aluresreg|q[7],       ;
;                                               ;                           ; arm:arm|datapath:dp|flopr:aluresreg|q[8], arm:arm|datapath:dp|flopr:aluresreg|q[9],       ;
;                                               ;                           ; arm:arm|datapath:dp|flopr:aluresreg|q[0], arm:arm|datapath:dp|flopr:aluresreg|q[1],       ;
;                                               ;                           ; arm:arm|datapath:dp|flopr:aluresreg|q[10],                                                ;
;                                               ;                           ; arm:arm|datapath:dp|flopr:aluresreg|q[11],                                                ;
;                                               ;                           ; arm:arm|datapath:dp|flopr:aluresreg|q[12],                                                ;
;                                               ;                           ; spi_slave:spi_slave_instance|mosiRAM_rtl_0_bypass[2],                                     ;
;                                               ;                           ; spi_slave:spi_slave_instance|mosiRAM_rtl_0_bypass[4],                                     ;
;                                               ;                           ; spi_slave:spi_slave_instance|mosiRAM_rtl_0_bypass[6],                                     ;
;                                               ;                           ; spi_slave:spi_slave_instance|mosiRAM_rtl_0_bypass[8],                                     ;
;                                               ;                           ; spi_slave:spi_slave_instance|mosiRAM~1,                                                   ;
;                                               ;                           ; spi_slave:spi_slave_instance|mosiRAM_rtl_0_bypass[3],                                     ;
;                                               ;                           ; spi_slave:spi_slave_instance|mosiRAM_rtl_0_bypass[5],                                     ;
;                                               ;                           ; spi_slave:spi_slave_instance|mosiRAM_rtl_0_bypass[7]                                      ;
; arm:arm|datapath:dp|flopenrc:instrreg|q[26]   ; Stuck at GND              ; arm:arm|datapath:dp|flopr:immreg|q[11], arm:arm|controller:c|flopr:regsE|q[2],            ;
;                                               ; due to stuck port data_in ; arm:arm|controller:c|flopr:regsE|q[0], arm:arm|datapath:dp|flopr:immreg|q[10],            ;
;                                               ;                           ; arm:arm|datapath:dp|flopr:immreg|q[9], arm:arm|datapath:dp|flopr:immreg|q[8],             ;
;                                               ;                           ; dmem:dmem|RAM_rtl_0_bypass[1], dmem:dmem|RAM_rtl_0_bypass[17],                            ;
;                                               ;                           ; dmem:dmem|RAM_rtl_0_bypass[18], dmem:dmem|RAM_rtl_0_bypass[19],                           ;
;                                               ;                           ; dmem:dmem|RAM_rtl_0_bypass[20], dmem:dmem|RAM_rtl_0_bypass[21],                           ;
;                                               ;                           ; arm:arm|datapath:dp|flopenr:pcreg|q[31], arm:arm|datapath:dp|flopenr:pcreg|q[29],         ;
;                                               ;                           ; arm:arm|datapath:dp|flopenr:pcreg|q[24], arm:arm|datapath:dp|flopr:aluresreg|q[13],       ;
;                                               ;                           ; arm:arm|datapath:dp|flopr:aluresreg|q[14],                                                ;
;                                               ;                           ; arm:arm|datapath:dp|flopr:aluresreg|q[15],                                                ;
;                                               ;                           ; arm:arm|datapath:dp|flopr:aluresreg|q[16],                                                ;
;                                               ;                           ; arm:arm|datapath:dp|flopr:aluresreg|q[17],                                                ;
;                                               ;                           ; arm:arm|datapath:dp|flopr:aluresreg|q[18],                                                ;
;                                               ;                           ; arm:arm|datapath:dp|flopr:aluresreg|q[19],                                                ;
;                                               ;                           ; arm:arm|datapath:dp|flopr:aluresreg|q[20],                                                ;
;                                               ;                           ; arm:arm|datapath:dp|flopr:aluresreg|q[21],                                                ;
;                                               ;                           ; arm:arm|datapath:dp|flopr:aluresreg|q[22],                                                ;
;                                               ;                           ; arm:arm|datapath:dp|flopr:aluresreg|q[23],                                                ;
;                                               ;                           ; arm:arm|datapath:dp|flopr:aluresreg|q[24],                                                ;
;                                               ;                           ; arm:arm|datapath:dp|flopr:aluresreg|q[25],                                                ;
;                                               ;                           ; arm:arm|datapath:dp|flopr:aluresreg|q[26],                                                ;
;                                               ;                           ; arm:arm|datapath:dp|flopr:aluresreg|q[27],                                                ;
;                                               ;                           ; arm:arm|datapath:dp|flopr:aluresreg|q[28],                                                ;
;                                               ;                           ; spi_slave:spi_slave_instance|mosiRAM_rtl_0_bypass[9],                                     ;
;                                               ;                           ; spi_slave:spi_slave_instance|mosiRAM_rtl_0_bypass[10],                                    ;
;                                               ;                           ; spi_slave:spi_slave_instance|mosiRAM~2,                                                   ;
;                                               ;                           ; spi_slave:spi_slave_instance|mosiRAM_rtl_0_bypass[11],                                    ;
;                                               ;                           ; spi_slave:spi_slave_instance|mosiRAM~3,                                                   ;
;                                               ;                           ; spi_slave:spi_slave_instance|mosiRAM_rtl_0_bypass[12],                                    ;
;                                               ;                           ; spi_slave:spi_slave_instance|mosiRAM~4,                                                   ;
;                                               ;                           ; spi_slave:spi_slave_instance|mosiRAM_rtl_0_bypass[13],                                    ;
;                                               ;                           ; spi_slave:spi_slave_instance|mosiRAM~5, spi_slave:spi_slave_instance|mosiRAM~6,           ;
;                                               ;                           ; spi_slave:spi_slave_instance|mosiRAM~7,                                                   ;
;                                               ;                           ; spi_slave:spi_slave_instance|mosiRAM_rtl_0_bypass[0],                                     ;
;                                               ;                           ; spi_slave:spi_slave_instance|mosiRAM~0                                                    ;
; arm:arm|datapath:dp|flopenrc:instrreg|q[27]   ; Stuck at GND              ; arm:arm|datapath:dp|flopr:ra1reg|q[1], arm:arm|datapath:dp|flopr:immreg|q[25],            ;
;                                               ; due to stuck port data_in ; arm:arm|datapath:dp|flopr:immreg|q[24], arm:arm|datapath:dp|flopr:immreg|q[23],           ;
;                                               ;                           ; arm:arm|datapath:dp|flopr:immreg|q[21], arm:arm|datapath:dp|flopr:immreg|q[20],           ;
;                                               ;                           ; arm:arm|datapath:dp|flopr:immreg|q[19], arm:arm|datapath:dp|flopr:immreg|q[18],           ;
;                                               ;                           ; arm:arm|datapath:dp|flopr:immreg|q[12], arm:arm|datapath:dp|flopr:immreg|q[7],            ;
;                                               ;                           ; arm:arm|datapath:dp|flopr:immreg|q[6]                                                     ;
; arm:arm|datapath:dp|flopenrc:instrreg|q[31]   ; Stuck at GND              ; arm:arm|controller:c|flopr:condregE|q[3], arm:arm|controller:c|flopr:flagsreg|q[1],       ;
;                                               ; due to stuck port data_in ; arm:arm|controller:c|flopr:regsM|q[0], arm:arm|controller:c|flopr:regsW|q[0],             ;
;                                               ;                           ; arm:arm|datapath:dp|flopenr:pcreg|q[28], arm:arm|datapath:dp|flopenr:pcreg|q[26],         ;
;                                               ;                           ; arm:arm|datapath:dp|flopenr:pcreg|q[25], arm:arm|datapath:dp|flopr:aluresreg|q[30],       ;
;                                               ;                           ; arm:arm|datapath:dp|flopr:aluresreg|q[31]                                                 ;
; arm:arm|datapath:dp|flopenrc:instrreg|q[2]    ; Stuck at GND              ; arm:arm|datapath:dp|flopr:immreg|q[4], arm:arm|datapath:dp|flopr:immreg|q[2],             ;
;                                               ; due to stuck port data_in ; arm:arm|datapath:dp|flopr:rdreg|q[5], arm:arm|datapath:dp|flopenr:pcreg|q[30],            ;
;                                               ;                           ; arm:arm|datapath:dp|flopr:aluoutreg|q[6], arm:arm|datapath:dp|flopr:rd1reg|q[6]           ;
; arm:arm|datapath:dp|flopenrc:instrreg|q[15]   ; Stuck at GND              ; arm:arm|datapath:dp|flopr:immreg|q[17],                                                   ;
;                                               ; due to stuck port data_in ; arm:arm|controller:c|floprc:flushedregsE|q[1],                                            ;
;                                               ;                           ; arm:arm|datapath:dp|flopenr:pcreg|q[0], arm:arm|datapath:dp|flopenr:pcreg|q[1]            ;
; arm:arm|datapath:dp|flopr:wa3ereg|q[3]        ; Stuck at GND              ; arm:arm|datapath:dp|flopr:wa3mreg|q[3], arm:arm|datapath:dp|flopr:wa3wreg|q[3],           ;
;                                               ; due to stuck port data_in ; arm:arm|datapath:dp|flopr:rd1reg|q[7], arm:arm|datapath:dp|flopr:rd1reg|q[8]              ;
; arm:arm|datapath:dp|flopenrc:instrreg|q[3]    ; Stuck at GND              ; arm:arm|datapath:dp|flopr:immreg|q[5], arm:arm|datapath:dp|flopr:immreg|q[3]              ;
;                                               ; due to stuck port data_in ;                                                                                           ;
; arm:arm|datapath:dp|flopr:wa3ereg|q[0]        ; Stuck at GND              ; arm:arm|datapath:dp|flopr:wa3mreg|q[0], arm:arm|datapath:dp|flopr:wa3wreg|q[0]            ;
;                                               ; due to stuck port data_in ;                                                                                           ;
; arm:arm|datapath:dp|flopenrc:instrreg|q[1]    ; Stuck at GND              ; arm:arm|datapath:dp|flopr:ra2reg|q[1], arm:arm|datapath:dp|flopr:immreg|q[1]              ;
;                                               ; due to stuck port data_in ;                                                                                           ;
; arm:arm|controller:c|floprc:flushedregsE|q[0] ; Stuck at GND              ; arm:arm|controller:c|flopr:regsM|q[2], arm:arm|controller:c|flopr:regsW|q[2]              ;
;                                               ; due to stuck port data_in ;                                                                                           ;
; arm:arm|datapath:dp|flopenrc:instrreg|q[0]    ; Stuck at GND              ; arm:arm|datapath:dp|flopr:ra2reg|q[0], arm:arm|datapath:dp|flopr:immreg|q[0]              ;
;                                               ; due to stuck port data_in ;                                                                                           ;
; arm:arm|datapath:dp|flopr:wa3ereg|q[2]        ; Stuck at GND              ; arm:arm|datapath:dp|flopr:wa3mreg|q[2], arm:arm|datapath:dp|flopr:wa3wreg|q[2]            ;
;                                               ; due to stuck port data_in ;                                                                                           ;
; arm:arm|datapath:dp|flopr:wa3ereg|q[1]        ; Stuck at GND              ; arm:arm|datapath:dp|flopr:wa3mreg|q[1], arm:arm|datapath:dp|flopr:wa3wreg|q[1]            ;
;                                               ; due to stuck port data_in ;                                                                                           ;
; arm:arm|datapath:dp|flopenrc:instrreg|q[14]   ; Stuck at GND              ; arm:arm|datapath:dp|flopr:immreg|q[16]                                                    ;
;                                               ; due to stuck port data_in ;                                                                                           ;
; arm:arm|datapath:dp|flopenrc:instrreg|q[13]   ; Stuck at GND              ; arm:arm|datapath:dp|flopr:immreg|q[15]                                                    ;
;                                               ; due to stuck port data_in ;                                                                                           ;
; arm:arm|datapath:dp|flopenrc:instrreg|q[12]   ; Stuck at GND              ; arm:arm|datapath:dp|flopr:immreg|q[14]                                                    ;
;                                               ; due to stuck port data_in ;                                                                                           ;
; arm:arm|datapath:dp|flopenrc:instrreg|q[11]   ; Stuck at GND              ; arm:arm|datapath:dp|flopr:immreg|q[13]                                                    ;
;                                               ; due to stuck port data_in ;                                                                                           ;
; arm:arm|datapath:dp|flopenrc:instrreg|q[16]   ; Stuck at GND              ; arm:arm|datapath:dp|flopr:ra1reg|q[0]                                                     ;
;                                               ; due to stuck port data_in ;                                                                                           ;
; arm:arm|datapath:dp|flopenrc:instrreg|q[30]   ; Stuck at GND              ; arm:arm|controller:c|flopr:condregE|q[2]                                                  ;
;                                               ; due to stuck port data_in ;                                                                                           ;
; arm:arm|datapath:dp|flopenrc:instrreg|q[29]   ; Stuck at GND              ; arm:arm|controller:c|flopr:condregE|q[1]                                                  ;
;                                               ; due to stuck port data_in ;                                                                                           ;
; arm:arm|datapath:dp|flopenrc:instrreg|q[28]   ; Stuck at GND              ; arm:arm|controller:c|flopr:condregE|q[0]                                                  ;
;                                               ; due to stuck port data_in ;                                                                                           ;
; arm:arm|controller:c|floprc:flushedregsE|q[4] ; Stuck at GND              ; arm:arm|datapath:dp|flopenr:pcreg|q[27]                                                   ;
;                                               ; due to stuck port data_in ;                                                                                           ;
; arm:arm|controller:c|flopr:regsM|q[1]         ; Stuck at GND              ; arm:arm|controller:c|flopr:regsW|q[1]                                                     ;
;                                               ; due to stuck port data_in ;                                                                                           ;
; arm:arm|datapath:dp|regfile:rf|rf~9           ; Stuck at GND              ; arm:arm|datapath:dp|flopr:rd1reg|q[9]                                                     ;
;                                               ; due to stuck port data_in ;                                                                                           ;
; arm:arm|datapath:dp|regfile:rf|rf~10          ; Stuck at GND              ; arm:arm|datapath:dp|flopr:rd1reg|q[10]                                                    ;
;                                               ; due to stuck port data_in ;                                                                                           ;
; arm:arm|datapath:dp|regfile:rf|rf~11          ; Stuck at GND              ; arm:arm|datapath:dp|flopr:rd1reg|q[11]                                                    ;
;                                               ; due to stuck port data_in ;                                                                                           ;
; arm:arm|datapath:dp|regfile:rf|rf~12          ; Stuck at GND              ; arm:arm|datapath:dp|flopr:rd1reg|q[12]                                                    ;
;                                               ; due to stuck port data_in ;                                                                                           ;
; arm:arm|datapath:dp|regfile:rf|rf~13          ; Stuck at GND              ; arm:arm|datapath:dp|flopr:rd1reg|q[13]                                                    ;
;                                               ; due to stuck port data_in ;                                                                                           ;
; arm:arm|datapath:dp|regfile:rf|rf~14          ; Stuck at GND              ; arm:arm|datapath:dp|flopr:rd1reg|q[14]                                                    ;
;                                               ; due to stuck port data_in ;                                                                                           ;
; arm:arm|datapath:dp|regfile:rf|rf~15          ; Stuck at GND              ; arm:arm|datapath:dp|flopr:rd1reg|q[15]                                                    ;
;                                               ; due to stuck port data_in ;                                                                                           ;
; arm:arm|datapath:dp|regfile:rf|rf~16          ; Stuck at GND              ; arm:arm|datapath:dp|flopr:rd1reg|q[16]                                                    ;
;                                               ; due to stuck port data_in ;                                                                                           ;
; arm:arm|datapath:dp|regfile:rf|rf~17          ; Stuck at GND              ; arm:arm|datapath:dp|flopr:rd1reg|q[17]                                                    ;
;                                               ; due to stuck port data_in ;                                                                                           ;
; arm:arm|datapath:dp|regfile:rf|rf~18          ; Stuck at GND              ; arm:arm|datapath:dp|flopr:rd1reg|q[18]                                                    ;
;                                               ; due to stuck port data_in ;                                                                                           ;
; arm:arm|datapath:dp|regfile:rf|rf~19          ; Stuck at GND              ; arm:arm|datapath:dp|flopr:rd1reg|q[19]                                                    ;
;                                               ; due to stuck port data_in ;                                                                                           ;
; arm:arm|datapath:dp|regfile:rf|rf~20          ; Stuck at GND              ; arm:arm|datapath:dp|flopr:rd1reg|q[20]                                                    ;
;                                               ; due to stuck port data_in ;                                                                                           ;
; arm:arm|datapath:dp|regfile:rf|rf~21          ; Stuck at GND              ; arm:arm|datapath:dp|flopr:rd1reg|q[21]                                                    ;
;                                               ; due to stuck port data_in ;                                                                                           ;
; arm:arm|datapath:dp|regfile:rf|rf~22          ; Stuck at GND              ; arm:arm|datapath:dp|flopr:rd1reg|q[22]                                                    ;
;                                               ; due to stuck port data_in ;                                                                                           ;
; arm:arm|datapath:dp|regfile:rf|rf~23          ; Stuck at GND              ; arm:arm|datapath:dp|flopr:rd1reg|q[23]                                                    ;
;                                               ; due to stuck port data_in ;                                                                                           ;
; arm:arm|datapath:dp|regfile:rf|rf~24          ; Stuck at GND              ; arm:arm|datapath:dp|flopr:rd1reg|q[24]                                                    ;
;                                               ; due to stuck port data_in ;                                                                                           ;
; arm:arm|datapath:dp|regfile:rf|rf~25          ; Stuck at GND              ; arm:arm|datapath:dp|flopr:rd1reg|q[25]                                                    ;
;                                               ; due to stuck port data_in ;                                                                                           ;
; arm:arm|datapath:dp|regfile:rf|rf~26          ; Stuck at GND              ; arm:arm|datapath:dp|flopr:rd1reg|q[26]                                                    ;
;                                               ; due to stuck port data_in ;                                                                                           ;
; arm:arm|datapath:dp|regfile:rf|rf~27          ; Stuck at GND              ; arm:arm|datapath:dp|flopr:rd1reg|q[27]                                                    ;
;                                               ; due to stuck port data_in ;                                                                                           ;
; arm:arm|datapath:dp|regfile:rf|rf~28          ; Stuck at GND              ; arm:arm|datapath:dp|flopr:rd1reg|q[28]                                                    ;
;                                               ; due to stuck port data_in ;                                                                                           ;
; arm:arm|datapath:dp|regfile:rf|rf~29          ; Stuck at GND              ; arm:arm|datapath:dp|flopr:rd1reg|q[29]                                                    ;
;                                               ; due to stuck port data_in ;                                                                                           ;
; arm:arm|datapath:dp|regfile:rf|rf~30          ; Stuck at GND              ; arm:arm|datapath:dp|flopr:rd1reg|q[30]                                                    ;
;                                               ; due to stuck port data_in ;                                                                                           ;
; arm:arm|datapath:dp|regfile:rf|rf~31          ; Stuck at GND              ; arm:arm|datapath:dp|flopr:rd1reg|q[31]                                                    ;
;                                               ; due to stuck port data_in ;                                                                                           ;
+-----------------------------------------------+---------------------------+-------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1205  ;
; Number of registers using Synchronous Clear  ; 54    ;
; Number of registers using Synchronous Load   ; 71    ;
; Number of registers using Asynchronous Clear ; 408   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 556   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[11]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[12]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[13]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; Total number of inverted registers = 16                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------+
; Registers Added for RAM Pass-Through Logic                                                         ;
+-------------------------------------------------------+--------------------------------------------+
; Register Name                                         ; RAM Name                                   ;
+-------------------------------------------------------+--------------------------------------------+
; spi_slave:spi_slave_instance|misoRAM_rtl_0_bypass[0]  ; spi_slave:spi_slave_instance|misoRAM_rtl_0 ;
; spi_slave:spi_slave_instance|misoRAM_rtl_0_bypass[1]  ; spi_slave:spi_slave_instance|misoRAM_rtl_0 ;
; spi_slave:spi_slave_instance|misoRAM_rtl_0_bypass[2]  ; spi_slave:spi_slave_instance|misoRAM_rtl_0 ;
; spi_slave:spi_slave_instance|misoRAM_rtl_0_bypass[3]  ; spi_slave:spi_slave_instance|misoRAM_rtl_0 ;
; spi_slave:spi_slave_instance|misoRAM_rtl_0_bypass[4]  ; spi_slave:spi_slave_instance|misoRAM_rtl_0 ;
; spi_slave:spi_slave_instance|misoRAM_rtl_0_bypass[5]  ; spi_slave:spi_slave_instance|misoRAM_rtl_0 ;
; spi_slave:spi_slave_instance|misoRAM_rtl_0_bypass[6]  ; spi_slave:spi_slave_instance|misoRAM_rtl_0 ;
; spi_slave:spi_slave_instance|misoRAM_rtl_0_bypass[7]  ; spi_slave:spi_slave_instance|misoRAM_rtl_0 ;
; spi_slave:spi_slave_instance|misoRAM_rtl_0_bypass[8]  ; spi_slave:spi_slave_instance|misoRAM_rtl_0 ;
; spi_slave:spi_slave_instance|misoRAM_rtl_0_bypass[9]  ; spi_slave:spi_slave_instance|misoRAM_rtl_0 ;
; spi_slave:spi_slave_instance|misoRAM_rtl_0_bypass[10] ; spi_slave:spi_slave_instance|misoRAM_rtl_0 ;
; spi_slave:spi_slave_instance|misoRAM_rtl_0_bypass[11] ; spi_slave:spi_slave_instance|misoRAM_rtl_0 ;
; spi_slave:spi_slave_instance|misoRAM_rtl_0_bypass[12] ; spi_slave:spi_slave_instance|misoRAM_rtl_0 ;
; spi_slave:spi_slave_instance|misoRAM_rtl_0_bypass[13] ; spi_slave:spi_slave_instance|misoRAM_rtl_0 ;
; spi_slave:spi_slave_instance|misoRAM_rtl_0_bypass[14] ; spi_slave:spi_slave_instance|misoRAM_rtl_0 ;
; spi_slave:spi_slave_instance|misoRAM_rtl_0_bypass[15] ; spi_slave:spi_slave_instance|misoRAM_rtl_0 ;
; spi_slave:spi_slave_instance|misoRAM_rtl_0_bypass[16] ; spi_slave:spi_slave_instance|misoRAM_rtl_0 ;
; spi_slave:spi_slave_instance|misoRAM_rtl_0_bypass[17] ; spi_slave:spi_slave_instance|misoRAM_rtl_0 ;
; spi_slave:spi_slave_instance|misoRAM_rtl_0_bypass[18] ; spi_slave:spi_slave_instance|misoRAM_rtl_0 ;
; spi_slave:spi_slave_instance|misoRAM_rtl_0_bypass[19] ; spi_slave:spi_slave_instance|misoRAM_rtl_0 ;
; spi_slave:spi_slave_instance|misoRAM_rtl_0_bypass[20] ; spi_slave:spi_slave_instance|misoRAM_rtl_0 ;
; spi_slave:spi_slave_instance|misoRAM_rtl_0_bypass[21] ; spi_slave:spi_slave_instance|misoRAM_rtl_0 ;
; spi_slave:spi_slave_instance|misoRAM_rtl_0_bypass[22] ; spi_slave:spi_slave_instance|misoRAM_rtl_0 ;
; spi_slave:spi_slave_instance|misoRAM_rtl_0_bypass[23] ; spi_slave:spi_slave_instance|misoRAM_rtl_0 ;
; spi_slave:spi_slave_instance|misoRAM_rtl_0_bypass[24] ; spi_slave:spi_slave_instance|misoRAM_rtl_0 ;
; spi_slave:spi_slave_instance|misoRAM_rtl_0_bypass[25] ; spi_slave:spi_slave_instance|misoRAM_rtl_0 ;
; spi_slave:spi_slave_instance|misoRAM_rtl_0_bypass[26] ; spi_slave:spi_slave_instance|misoRAM_rtl_0 ;
; spi_slave:spi_slave_instance|misoRAM_rtl_0_bypass[27] ; spi_slave:spi_slave_instance|misoRAM_rtl_0 ;
; spi_slave:spi_slave_instance|misoRAM_rtl_0_bypass[28] ; spi_slave:spi_slave_instance|misoRAM_rtl_0 ;
; spi_slave:spi_slave_instance|misoRAM_rtl_0_bypass[29] ; spi_slave:spi_slave_instance|misoRAM_rtl_0 ;
; spi_slave:spi_slave_instance|misoRAM_rtl_0_bypass[30] ; spi_slave:spi_slave_instance|misoRAM_rtl_0 ;
; spi_slave:spi_slave_instance|misoRAM_rtl_0_bypass[31] ; spi_slave:spi_slave_instance|misoRAM_rtl_0 ;
; spi_slave:spi_slave_instance|misoRAM_rtl_0_bypass[32] ; spi_slave:spi_slave_instance|misoRAM_rtl_0 ;
; spi_slave:spi_slave_instance|misoRAM_rtl_0_bypass[33] ; spi_slave:spi_slave_instance|misoRAM_rtl_0 ;
; spi_slave:spi_slave_instance|misoRAM_rtl_0_bypass[34] ; spi_slave:spi_slave_instance|misoRAM_rtl_0 ;
; spi_slave:spi_slave_instance|misoRAM_rtl_0_bypass[35] ; spi_slave:spi_slave_instance|misoRAM_rtl_0 ;
; spi_slave:spi_slave_instance|misoRAM_rtl_0_bypass[36] ; spi_slave:spi_slave_instance|misoRAM_rtl_0 ;
; spi_slave:spi_slave_instance|misoRAM_rtl_0_bypass[37] ; spi_slave:spi_slave_instance|misoRAM_rtl_0 ;
; spi_slave:spi_slave_instance|misoRAM_rtl_0_bypass[38] ; spi_slave:spi_slave_instance|misoRAM_rtl_0 ;
; spi_slave:spi_slave_instance|misoRAM_rtl_0_bypass[39] ; spi_slave:spi_slave_instance|misoRAM_rtl_0 ;
; spi_slave:spi_slave_instance|misoRAM_rtl_0_bypass[40] ; spi_slave:spi_slave_instance|misoRAM_rtl_0 ;
; spi_slave:spi_slave_instance|mosiRAM_rtl_0_bypass[0]  ; spi_slave:spi_slave_instance|mosiRAM_rtl_0 ;
; spi_slave:spi_slave_instance|mosiRAM_rtl_0_bypass[1]  ; spi_slave:spi_slave_instance|mosiRAM_rtl_0 ;
; spi_slave:spi_slave_instance|mosiRAM_rtl_0_bypass[2]  ; spi_slave:spi_slave_instance|mosiRAM_rtl_0 ;
; spi_slave:spi_slave_instance|mosiRAM_rtl_0_bypass[3]  ; spi_slave:spi_slave_instance|mosiRAM_rtl_0 ;
; spi_slave:spi_slave_instance|mosiRAM_rtl_0_bypass[4]  ; spi_slave:spi_slave_instance|mosiRAM_rtl_0 ;
; spi_slave:spi_slave_instance|mosiRAM_rtl_0_bypass[5]  ; spi_slave:spi_slave_instance|mosiRAM_rtl_0 ;
; spi_slave:spi_slave_instance|mosiRAM_rtl_0_bypass[6]  ; spi_slave:spi_slave_instance|mosiRAM_rtl_0 ;
; spi_slave:spi_slave_instance|mosiRAM_rtl_0_bypass[7]  ; spi_slave:spi_slave_instance|mosiRAM_rtl_0 ;
; spi_slave:spi_slave_instance|mosiRAM_rtl_0_bypass[8]  ; spi_slave:spi_slave_instance|mosiRAM_rtl_0 ;
; spi_slave:spi_slave_instance|mosiRAM_rtl_0_bypass[9]  ; spi_slave:spi_slave_instance|mosiRAM_rtl_0 ;
; spi_slave:spi_slave_instance|mosiRAM_rtl_0_bypass[10] ; spi_slave:spi_slave_instance|mosiRAM_rtl_0 ;
; spi_slave:spi_slave_instance|mosiRAM_rtl_0_bypass[11] ; spi_slave:spi_slave_instance|mosiRAM_rtl_0 ;
; spi_slave:spi_slave_instance|mosiRAM_rtl_0_bypass[12] ; spi_slave:spi_slave_instance|mosiRAM_rtl_0 ;
; spi_slave:spi_slave_instance|mosiRAM_rtl_0_bypass[13] ; spi_slave:spi_slave_instance|mosiRAM_rtl_0 ;
; spi_slave:spi_slave_instance|mosiRAM_rtl_0_bypass[14] ; spi_slave:spi_slave_instance|mosiRAM_rtl_0 ;
; spi_slave:spi_slave_instance|mosiRAM_rtl_0_bypass[15] ; spi_slave:spi_slave_instance|mosiRAM_rtl_0 ;
; spi_slave:spi_slave_instance|mosiRAM_rtl_0_bypass[16] ; spi_slave:spi_slave_instance|mosiRAM_rtl_0 ;
; spi_slave:spi_slave_instance|mosiRAM_rtl_0_bypass[17] ; spi_slave:spi_slave_instance|mosiRAM_rtl_0 ;
; spi_slave:spi_slave_instance|mosiRAM_rtl_0_bypass[18] ; spi_slave:spi_slave_instance|mosiRAM_rtl_0 ;
; spi_slave:spi_slave_instance|mosiRAM_rtl_0_bypass[19] ; spi_slave:spi_slave_instance|mosiRAM_rtl_0 ;
; spi_slave:spi_slave_instance|mosiRAM_rtl_0_bypass[20] ; spi_slave:spi_slave_instance|mosiRAM_rtl_0 ;
; spi_slave:spi_slave_instance|mosiRAM_rtl_0_bypass[21] ; spi_slave:spi_slave_instance|mosiRAM_rtl_0 ;
; spi_slave:spi_slave_instance|mosiRAM_rtl_0_bypass[22] ; spi_slave:spi_slave_instance|mosiRAM_rtl_0 ;
; spi_slave:spi_slave_instance|mosiRAM_rtl_0_bypass[23] ; spi_slave:spi_slave_instance|mosiRAM_rtl_0 ;
; spi_slave:spi_slave_instance|mosiRAM_rtl_0_bypass[24] ; spi_slave:spi_slave_instance|mosiRAM_rtl_0 ;
; spi_slave:spi_slave_instance|mosiRAM_rtl_0_bypass[25] ; spi_slave:spi_slave_instance|mosiRAM_rtl_0 ;
; spi_slave:spi_slave_instance|mosiRAM_rtl_0_bypass[26] ; spi_slave:spi_slave_instance|mosiRAM_rtl_0 ;
; spi_slave:spi_slave_instance|mosiRAM_rtl_0_bypass[27] ; spi_slave:spi_slave_instance|mosiRAM_rtl_0 ;
; spi_slave:spi_slave_instance|mosiRAM_rtl_0_bypass[28] ; spi_slave:spi_slave_instance|mosiRAM_rtl_0 ;
; spi_slave:spi_slave_instance|mosiRAM_rtl_0_bypass[29] ; spi_slave:spi_slave_instance|mosiRAM_rtl_0 ;
; spi_slave:spi_slave_instance|mosiRAM_rtl_0_bypass[30] ; spi_slave:spi_slave_instance|mosiRAM_rtl_0 ;
; spi_slave:spi_slave_instance|mosiRAM_rtl_0_bypass[31] ; spi_slave:spi_slave_instance|mosiRAM_rtl_0 ;
; spi_slave:spi_slave_instance|mosiRAM_rtl_0_bypass[32] ; spi_slave:spi_slave_instance|mosiRAM_rtl_0 ;
; spi_slave:spi_slave_instance|mosiRAM_rtl_0_bypass[33] ; spi_slave:spi_slave_instance|mosiRAM_rtl_0 ;
; spi_slave:spi_slave_instance|mosiRAM_rtl_0_bypass[34] ; spi_slave:spi_slave_instance|mosiRAM_rtl_0 ;
; spi_slave:spi_slave_instance|mosiRAM_rtl_0_bypass[35] ; spi_slave:spi_slave_instance|mosiRAM_rtl_0 ;
; spi_slave:spi_slave_instance|mosiRAM_rtl_0_bypass[36] ; spi_slave:spi_slave_instance|mosiRAM_rtl_0 ;
; spi_slave:spi_slave_instance|mosiRAM_rtl_0_bypass[37] ; spi_slave:spi_slave_instance|mosiRAM_rtl_0 ;
; spi_slave:spi_slave_instance|mosiRAM_rtl_0_bypass[38] ; spi_slave:spi_slave_instance|mosiRAM_rtl_0 ;
; spi_slave:spi_slave_instance|mosiRAM_rtl_0_bypass[39] ; spi_slave:spi_slave_instance|mosiRAM_rtl_0 ;
; spi_slave:spi_slave_instance|mosiRAM_rtl_0_bypass[40] ; spi_slave:spi_slave_instance|mosiRAM_rtl_0 ;
; dmem:dmem|RAM_rtl_0_bypass[0]                         ; dmem:dmem|RAM_rtl_0                        ;
; dmem:dmem|RAM_rtl_0_bypass[1]                         ; dmem:dmem|RAM_rtl_0                        ;
; dmem:dmem|RAM_rtl_0_bypass[2]                         ; dmem:dmem|RAM_rtl_0                        ;
; dmem:dmem|RAM_rtl_0_bypass[3]                         ; dmem:dmem|RAM_rtl_0                        ;
; dmem:dmem|RAM_rtl_0_bypass[4]                         ; dmem:dmem|RAM_rtl_0                        ;
; dmem:dmem|RAM_rtl_0_bypass[5]                         ; dmem:dmem|RAM_rtl_0                        ;
; dmem:dmem|RAM_rtl_0_bypass[6]                         ; dmem:dmem|RAM_rtl_0                        ;
; dmem:dmem|RAM_rtl_0_bypass[7]                         ; dmem:dmem|RAM_rtl_0                        ;
; dmem:dmem|RAM_rtl_0_bypass[8]                         ; dmem:dmem|RAM_rtl_0                        ;
; dmem:dmem|RAM_rtl_0_bypass[9]                         ; dmem:dmem|RAM_rtl_0                        ;
; dmem:dmem|RAM_rtl_0_bypass[10]                        ; dmem:dmem|RAM_rtl_0                        ;
; dmem:dmem|RAM_rtl_0_bypass[11]                        ; dmem:dmem|RAM_rtl_0                        ;
; dmem:dmem|RAM_rtl_0_bypass[12]                        ; dmem:dmem|RAM_rtl_0                        ;
; dmem:dmem|RAM_rtl_0_bypass[13]                        ; dmem:dmem|RAM_rtl_0                        ;
; dmem:dmem|RAM_rtl_0_bypass[14]                        ; dmem:dmem|RAM_rtl_0                        ;
; dmem:dmem|RAM_rtl_0_bypass[15]                        ; dmem:dmem|RAM_rtl_0                        ;
; dmem:dmem|RAM_rtl_0_bypass[16]                        ; dmem:dmem|RAM_rtl_0                        ;
; dmem:dmem|RAM_rtl_0_bypass[17]                        ; dmem:dmem|RAM_rtl_0                        ;
; dmem:dmem|RAM_rtl_0_bypass[18]                        ; dmem:dmem|RAM_rtl_0                        ;
; dmem:dmem|RAM_rtl_0_bypass[19]                        ; dmem:dmem|RAM_rtl_0                        ;
; dmem:dmem|RAM_rtl_0_bypass[20]                        ; dmem:dmem|RAM_rtl_0                        ;
; dmem:dmem|RAM_rtl_0_bypass[21]                        ; dmem:dmem|RAM_rtl_0                        ;
; dmem:dmem|RAM_rtl_0_bypass[22]                        ; dmem:dmem|RAM_rtl_0                        ;
; dmem:dmem|RAM_rtl_0_bypass[23]                        ; dmem:dmem|RAM_rtl_0                        ;
; dmem:dmem|RAM_rtl_0_bypass[24]                        ; dmem:dmem|RAM_rtl_0                        ;
; dmem:dmem|RAM_rtl_0_bypass[25]                        ; dmem:dmem|RAM_rtl_0                        ;
; dmem:dmem|RAM_rtl_0_bypass[26]                        ; dmem:dmem|RAM_rtl_0                        ;
; dmem:dmem|RAM_rtl_0_bypass[27]                        ; dmem:dmem|RAM_rtl_0                        ;
; dmem:dmem|RAM_rtl_0_bypass[28]                        ; dmem:dmem|RAM_rtl_0                        ;
; dmem:dmem|RAM_rtl_0_bypass[29]                        ; dmem:dmem|RAM_rtl_0                        ;
; dmem:dmem|RAM_rtl_0_bypass[30]                        ; dmem:dmem|RAM_rtl_0                        ;
; dmem:dmem|RAM_rtl_0_bypass[31]                        ; dmem:dmem|RAM_rtl_0                        ;
; dmem:dmem|RAM_rtl_0_bypass[32]                        ; dmem:dmem|RAM_rtl_0                        ;
; dmem:dmem|RAM_rtl_0_bypass[33]                        ; dmem:dmem|RAM_rtl_0                        ;
; dmem:dmem|RAM_rtl_0_bypass[34]                        ; dmem:dmem|RAM_rtl_0                        ;
; dmem:dmem|RAM_rtl_0_bypass[35]                        ; dmem:dmem|RAM_rtl_0                        ;
; dmem:dmem|RAM_rtl_0_bypass[36]                        ; dmem:dmem|RAM_rtl_0                        ;
; dmem:dmem|RAM_rtl_0_bypass[37]                        ; dmem:dmem|RAM_rtl_0                        ;
; dmem:dmem|RAM_rtl_0_bypass[38]                        ; dmem:dmem|RAM_rtl_0                        ;
; dmem:dmem|RAM_rtl_0_bypass[39]                        ; dmem:dmem|RAM_rtl_0                        ;
; dmem:dmem|RAM_rtl_0_bypass[40]                        ; dmem:dmem|RAM_rtl_0                        ;
; dmem:dmem|RAM_rtl_0_bypass[41]                        ; dmem:dmem|RAM_rtl_0                        ;
; dmem:dmem|RAM_rtl_0_bypass[42]                        ; dmem:dmem|RAM_rtl_0                        ;
; dmem:dmem|RAM_rtl_0_bypass[43]                        ; dmem:dmem|RAM_rtl_0                        ;
; dmem:dmem|RAM_rtl_0_bypass[44]                        ; dmem:dmem|RAM_rtl_0                        ;
; dmem:dmem|RAM_rtl_0_bypass[45]                        ; dmem:dmem|RAM_rtl_0                        ;
; dmem:dmem|RAM_rtl_0_bypass[46]                        ; dmem:dmem|RAM_rtl_0                        ;
; dmem:dmem|RAM_rtl_0_bypass[47]                        ; dmem:dmem|RAM_rtl_0                        ;
; dmem:dmem|RAM_rtl_0_bypass[48]                        ; dmem:dmem|RAM_rtl_0                        ;
+-------------------------------------------------------+--------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------+
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |MyDE0_Nano|spi_slave:spi_slave_instance|SPI_cnt[0]  ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |MyDE0_Nano|spi_slave:spi_slave_instance|SPI_reg[19] ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |MyDE0_Nano|spi_slave:spi_slave_instance|SPI_reg     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |MyDE0_Nano|spi_slave:spi_slave_instance|mosiRAM     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |MyDE0_Nano|ReadDataM[6]                             ;
; 6:1                ; 8 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; No         ; |MyDE0_Nano|ReadDataM[11]                            ;
; 9:1                ; 2 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |MyDE0_Nano|spi_slave:spi_slave_instance|state       ;
; 9:1                ; 2 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |MyDE0_Nano|spi_slave:spi_slave_instance|state       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+-------------------------------------------------------------------------------------------------------------+
; Source assignments for spi_slave:spi_slave_instance|altsyncram:mosiRAM_rtl_0|altsyncram_62c1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------+
; Assignment                      ; Value              ; From ; To                                            ;
+---------------------------------+--------------------+------+-----------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                             ;
+---------------------------------+--------------------+------+-----------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Source assignments for spi_slave:spi_slave_instance|altsyncram:misoRAM_rtl_0|altsyncram_snb1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------+
; Assignment                      ; Value              ; From ; To                                            ;
+---------------------------------+--------------------+------+-----------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                             ;
+---------------------------------+--------------------+------+-----------------------------------------------+


+--------------------------------------------------------------------------------------+
; Source assignments for dmem:dmem|altsyncram:RAM_rtl_0|altsyncram_grb1:auto_generated ;
+---------------------------------+--------------------+------+------------------------+
; Assignment                      ; Value              ; From ; To                     ;
+---------------------------------+--------------------+------+------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                      ;
+---------------------------------+--------------------+------+------------------------+


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arm:arm|controller:c|floprc:flushedregsE ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; WIDTH          ; 7     ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arm:arm|controller:c|flopr:regsE ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; WIDTH          ; 3     ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arm:arm|controller:c|flopr:condregE ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arm:arm|controller:c|flopr:flagsreg ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arm:arm|controller:c|flopr:regsM ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arm:arm|controller:c|flopr:regsW ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; WIDTH          ; 3     ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arm:arm|datapath:dp|mux2:pcnextmux ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arm:arm|datapath:dp|mux2:branchmux ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arm:arm|datapath:dp|flopenr:pcreg ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arm:arm|datapath:dp|adder:pcadd ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arm:arm|datapath:dp|flopenrc:instrreg ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arm:arm|datapath:dp|mux2:ra1mux ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arm:arm|datapath:dp|mux2:ra2mux ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arm:arm|datapath:dp|flopr:rd1reg ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arm:arm|datapath:dp|flopr:rd2reg ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arm:arm|datapath:dp|flopr:immreg ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arm:arm|datapath:dp|flopr:wa3ereg ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arm:arm|datapath:dp|flopr:ra1reg ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arm:arm|datapath:dp|flopr:ra2reg ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arm:arm|datapath:dp|mux3:byp1mux ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arm:arm|datapath:dp|mux3:byp2mux ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arm:arm|datapath:dp|mux2:srcbmux ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arm:arm|datapath:dp|flopr:aluresreg ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arm:arm|datapath:dp|flopr:wdreg ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arm:arm|datapath:dp|flopr:wa3mreg ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arm:arm|datapath:dp|flopr:aluoutreg ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arm:arm|datapath:dp|flopr:rdreg ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arm:arm|datapath:dp|flopr:wa3wreg ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arm:arm|datapath:dp|mux2:resmux ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arm:arm|datapath:dp|eqcmp:m0 ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arm:arm|datapath:dp|eqcmp:m1 ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arm:arm|datapath:dp|eqcmp:m2 ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arm:arm|datapath:dp|eqcmp:m3 ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arm:arm|datapath:dp|eqcmp:m4a ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arm:arm|datapath:dp|eqcmp:m4b ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                                                                                                        ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                                                               ; Type           ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                                                                       ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                                                                                           ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                                                                                                                                                                     ; String         ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                                                                   ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                                                                   ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                                                                   ; Signed Integer ;
; sld_data_bits                                   ; 56                                                                                                                                                                                                  ; Untyped        ;
; sld_trigger_bits                                ; 56                                                                                                                                                                                                  ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                                                                  ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                                                                                                                                                               ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                                                                                                                                                               ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                                                                                                                                                                   ; Untyped        ;
; sld_sample_depth                                ; 8192                                                                                                                                                                                                ; Untyped        ;
; sld_segment_size                                ; 8192                                                                                                                                                                                                ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                                                                                                                                                ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                                                                                                                                  ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                                                                   ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                                                                   ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                                                                   ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                                                                   ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                                                                                   ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                                                                                                   ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                                                                                                   ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                                                                                                   ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                                                                                                   ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                                                                            ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                                                                   ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                                                                                                                                                                                   ; Untyped        ;
; sld_ram_pipeline                                ; 0                                                                                                                                                                                                   ; Untyped        ;
; sld_counter_pipeline                            ; 0                                                                                                                                                                                                   ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                                                                   ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                                                                ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                                                                ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                                                                ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                                                                ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                                                                ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                                                                ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                                                                ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                                                                ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                                                                ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                                                                ; String         ;
; sld_inversion_mask_length                       ; 195                                                                                                                                                                                                 ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                                                                   ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                                                                           ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                                                                   ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                                                                   ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                                                                 ; Untyped        ;
; sld_storage_qualifier_bits                      ; 56                                                                                                                                                                                                  ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                                                                                   ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                                                                                                 ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                                                                   ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                                                                                   ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                                                                               ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                                                                   ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                                                                                                                                                                   ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                                                                                                                                                                   ; Signed Integer ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: spi_slave:spi_slave_instance|altsyncram:mosiRAM_rtl_0 ;
+------------------------------------+----------------------+--------------------------------------------+
; Parameter Name                     ; Value                ; Type                                       ;
+------------------------------------+----------------------+--------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                    ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                    ;
; WIDTH_A                            ; 32                   ; Untyped                                    ;
; WIDTHAD_A                          ; 4                    ; Untyped                                    ;
; NUMWORDS_A                         ; 16                   ; Untyped                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                    ;
; WIDTH_B                            ; 32                   ; Untyped                                    ;
; WIDTHAD_B                          ; 4                    ; Untyped                                    ;
; NUMWORDS_B                         ; 16                   ; Untyped                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                    ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                    ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                    ;
; CBXI_PARAMETER                     ; altsyncram_62c1      ; Untyped                                    ;
+------------------------------------+----------------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: spi_slave:spi_slave_instance|altsyncram:misoRAM_rtl_0 ;
+------------------------------------+----------------------+--------------------------------------------+
; Parameter Name                     ; Value                ; Type                                       ;
+------------------------------------+----------------------+--------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                    ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                    ;
; WIDTH_A                            ; 32                   ; Untyped                                    ;
; WIDTHAD_A                          ; 4                    ; Untyped                                    ;
; NUMWORDS_A                         ; 16                   ; Untyped                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                    ;
; WIDTH_B                            ; 32                   ; Untyped                                    ;
; WIDTHAD_B                          ; 4                    ; Untyped                                    ;
; NUMWORDS_B                         ; 16                   ; Untyped                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                    ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                    ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                    ;
; CBXI_PARAMETER                     ; altsyncram_snb1      ; Untyped                                    ;
+------------------------------------+----------------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: dmem:dmem|altsyncram:RAM_rtl_0 ;
+------------------------------------+----------------------+---------------------+
; Parameter Name                     ; Value                ; Type                ;
+------------------------------------+----------------------+---------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped             ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped             ;
; WIDTH_A                            ; 32                   ; Untyped             ;
; WIDTHAD_A                          ; 8                    ; Untyped             ;
; NUMWORDS_A                         ; 256                  ; Untyped             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped             ;
; WIDTH_B                            ; 32                   ; Untyped             ;
; WIDTHAD_B                          ; 8                    ; Untyped             ;
; NUMWORDS_B                         ; 256                  ; Untyped             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped             ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped             ;
; BYTE_SIZE                          ; 8                    ; Untyped             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped             ;
; INIT_FILE                          ; UNUSED               ; Untyped             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped             ;
; ENABLE_ECC                         ; FALSE                ; Untyped             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped             ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped             ;
; CBXI_PARAMETER                     ; altsyncram_grb1      ; Untyped             ;
+------------------------------------+----------------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                  ;
+-------------------------------------------+-------------------------------------------------------+
; Name                                      ; Value                                                 ;
+-------------------------------------------+-------------------------------------------------------+
; Number of entity instances                ; 3                                                     ;
; Entity Instance                           ; spi_slave:spi_slave_instance|altsyncram:mosiRAM_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                             ;
;     -- WIDTH_A                            ; 32                                                    ;
;     -- NUMWORDS_A                         ; 16                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                          ;
;     -- WIDTH_B                            ; 32                                                    ;
;     -- NUMWORDS_B                         ; 16                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                             ;
; Entity Instance                           ; spi_slave:spi_slave_instance|altsyncram:misoRAM_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                             ;
;     -- WIDTH_A                            ; 32                                                    ;
;     -- NUMWORDS_A                         ; 16                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                          ;
;     -- WIDTH_B                            ; 32                                                    ;
;     -- NUMWORDS_B                         ; 16                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                             ;
; Entity Instance                           ; dmem:dmem|altsyncram:RAM_rtl_0                        ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                             ;
;     -- WIDTH_A                            ; 32                                                    ;
;     -- NUMWORDS_A                         ; 256                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                          ;
;     -- WIDTH_B                            ; 32                                                    ;
;     -- NUMWORDS_B                         ; 256                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                             ;
+-------------------------------------------+-------------------------------------------------------+


+-------------------------------------------------------------+
; Port Connectivity Checks: "arm:arm|datapath:dp|mux2:ra1mux" ;
+------+-------+----------+-----------------------------------+
; Port ; Type  ; Severity ; Details                           ;
+------+-------+----------+-----------------------------------+
; d1   ; Input ; Info     ; Stuck at VCC                      ;
+------+-------+----------+-----------------------------------+


+-------------------------------------------------------------+
; Port Connectivity Checks: "arm:arm|datapath:dp|adder:pcadd" ;
+----------+-------+----------+-------------------------------+
; Port     ; Type  ; Severity ; Details                       ;
+----------+-------+----------+-------------------------------+
; b[31..3] ; Input ; Info     ; Stuck at GND                  ;
; b[1..0]  ; Input ; Info     ; Stuck at GND                  ;
; b[2]     ; Input ; Info     ; Stuck at VCC                  ;
+----------+-------+----------+-------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "arm:arm|datapath:dp"                                                                         ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; InstrD[11..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Tap Logic Analyzer Settings                                                                                                                                                                                                                                      ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 56                  ; 56               ; 8192         ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 210                         ;
; cycloneiii_ff         ; 54                          ;
;     CLR               ; 1                           ;
;     ENA               ; 36                          ;
;     ENA SCLR          ; 6                           ;
;     plain             ; 11                          ;
; cycloneiii_io_obuf    ; 98                          ;
; cycloneiii_lcell_comb ; 82                          ;
;     arith             ; 5                           ;
;         2 data inputs ; 5                           ;
;     normal            ; 77                          ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 3                           ;
;         2 data inputs ; 20                          ;
;         3 data inputs ; 6                           ;
;         4 data inputs ; 47                          ;
; cycloneiii_ram_block  ; 48                          ;
;                       ;                             ;
; Max LUT depth         ; 3.00                        ;
; Average LUT depth     ; 0.94                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                ;
+--------------------------------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------------------------+---------+
; Name                                       ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                                     ; Details ;
+--------------------------------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------------------------+---------+
; spi_slave:spi_slave_instance|SPI_CLK       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_0_PI[11]                                         ; N/A     ;
; spi_slave:spi_slave_instance|SPI_CLK       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_0_PI[11]                                         ; N/A     ;
; spi_slave:spi_slave_instance|SPI_CS        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_0_PI[9]                                          ; N/A     ;
; spi_slave:spi_slave_instance|SPI_CS        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_0_PI[9]                                          ; N/A     ;
; spi_slave:spi_slave_instance|SPI_MISO      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_slave:spi_slave_instance|SPI_MISO                 ; N/A     ;
; spi_slave:spi_slave_instance|SPI_MISO      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_slave:spi_slave_instance|SPI_MISO                 ; N/A     ;
; spi_slave:spi_slave_instance|SPI_MOSI      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_0_PI[15]                                         ; N/A     ;
; spi_slave:spi_slave_instance|SPI_MOSI      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_0_PI[15]                                         ; N/A     ;
; spi_slave:spi_slave_instance|SPI_cnt[0]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_slave:spi_slave_instance|SPI_cnt[0]               ; N/A     ;
; spi_slave:spi_slave_instance|SPI_cnt[0]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_slave:spi_slave_instance|SPI_cnt[0]               ; N/A     ;
; spi_slave:spi_slave_instance|SPI_cnt[1]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_slave:spi_slave_instance|SPI_cnt[1]               ; N/A     ;
; spi_slave:spi_slave_instance|SPI_cnt[1]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_slave:spi_slave_instance|SPI_cnt[1]               ; N/A     ;
; spi_slave:spi_slave_instance|SPI_cnt[2]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_slave:spi_slave_instance|SPI_cnt[2]               ; N/A     ;
; spi_slave:spi_slave_instance|SPI_cnt[2]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_slave:spi_slave_instance|SPI_cnt[2]               ; N/A     ;
; spi_slave:spi_slave_instance|SPI_cnt[3]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_slave:spi_slave_instance|SPI_cnt[3]               ; N/A     ;
; spi_slave:spi_slave_instance|SPI_cnt[3]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_slave:spi_slave_instance|SPI_cnt[3]               ; N/A     ;
; spi_slave:spi_slave_instance|SPI_cnt[4]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_slave:spi_slave_instance|SPI_cnt[4]               ; N/A     ;
; spi_slave:spi_slave_instance|SPI_cnt[4]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_slave:spi_slave_instance|SPI_cnt[4]               ; N/A     ;
; spi_slave:spi_slave_instance|SPI_cnt[5]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_slave:spi_slave_instance|SPI_cnt[5]               ; N/A     ;
; spi_slave:spi_slave_instance|SPI_cnt[5]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_slave:spi_slave_instance|SPI_cnt[5]               ; N/A     ;
; spi_slave:spi_slave_instance|SPI_reg[0]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_slave:spi_slave_instance|SPI_reg[0]               ; N/A     ;
; spi_slave:spi_slave_instance|SPI_reg[0]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_slave:spi_slave_instance|SPI_reg[0]               ; N/A     ;
; spi_slave:spi_slave_instance|SPI_reg[10]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_slave:spi_slave_instance|SPI_reg[10]              ; N/A     ;
; spi_slave:spi_slave_instance|SPI_reg[10]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_slave:spi_slave_instance|SPI_reg[10]              ; N/A     ;
; spi_slave:spi_slave_instance|SPI_reg[11]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_slave:spi_slave_instance|SPI_reg[11]              ; N/A     ;
; spi_slave:spi_slave_instance|SPI_reg[11]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_slave:spi_slave_instance|SPI_reg[11]              ; N/A     ;
; spi_slave:spi_slave_instance|SPI_reg[12]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_slave:spi_slave_instance|SPI_reg[12]              ; N/A     ;
; spi_slave:spi_slave_instance|SPI_reg[12]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_slave:spi_slave_instance|SPI_reg[12]              ; N/A     ;
; spi_slave:spi_slave_instance|SPI_reg[13]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_slave:spi_slave_instance|SPI_reg[13]              ; N/A     ;
; spi_slave:spi_slave_instance|SPI_reg[13]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_slave:spi_slave_instance|SPI_reg[13]              ; N/A     ;
; spi_slave:spi_slave_instance|SPI_reg[14]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_slave:spi_slave_instance|SPI_reg[14]              ; N/A     ;
; spi_slave:spi_slave_instance|SPI_reg[14]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_slave:spi_slave_instance|SPI_reg[14]              ; N/A     ;
; spi_slave:spi_slave_instance|SPI_reg[15]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_slave:spi_slave_instance|SPI_reg[15]              ; N/A     ;
; spi_slave:spi_slave_instance|SPI_reg[15]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_slave:spi_slave_instance|SPI_reg[15]              ; N/A     ;
; spi_slave:spi_slave_instance|SPI_reg[16]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_slave:spi_slave_instance|SPI_reg[16]              ; N/A     ;
; spi_slave:spi_slave_instance|SPI_reg[16]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_slave:spi_slave_instance|SPI_reg[16]              ; N/A     ;
; spi_slave:spi_slave_instance|SPI_reg[17]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_slave:spi_slave_instance|SPI_reg[17]              ; N/A     ;
; spi_slave:spi_slave_instance|SPI_reg[17]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_slave:spi_slave_instance|SPI_reg[17]              ; N/A     ;
; spi_slave:spi_slave_instance|SPI_reg[18]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_slave:spi_slave_instance|SPI_reg[18]              ; N/A     ;
; spi_slave:spi_slave_instance|SPI_reg[18]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_slave:spi_slave_instance|SPI_reg[18]              ; N/A     ;
; spi_slave:spi_slave_instance|SPI_reg[19]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_slave:spi_slave_instance|SPI_reg[19]              ; N/A     ;
; spi_slave:spi_slave_instance|SPI_reg[19]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_slave:spi_slave_instance|SPI_reg[19]              ; N/A     ;
; spi_slave:spi_slave_instance|SPI_reg[1]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_slave:spi_slave_instance|SPI_reg[1]               ; N/A     ;
; spi_slave:spi_slave_instance|SPI_reg[1]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_slave:spi_slave_instance|SPI_reg[1]               ; N/A     ;
; spi_slave:spi_slave_instance|SPI_reg[20]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_slave:spi_slave_instance|SPI_reg[20]              ; N/A     ;
; spi_slave:spi_slave_instance|SPI_reg[20]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_slave:spi_slave_instance|SPI_reg[20]              ; N/A     ;
; spi_slave:spi_slave_instance|SPI_reg[21]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_slave:spi_slave_instance|SPI_reg[21]              ; N/A     ;
; spi_slave:spi_slave_instance|SPI_reg[21]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_slave:spi_slave_instance|SPI_reg[21]              ; N/A     ;
; spi_slave:spi_slave_instance|SPI_reg[22]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_slave:spi_slave_instance|SPI_reg[22]              ; N/A     ;
; spi_slave:spi_slave_instance|SPI_reg[22]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_slave:spi_slave_instance|SPI_reg[22]              ; N/A     ;
; spi_slave:spi_slave_instance|SPI_reg[23]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_slave:spi_slave_instance|SPI_reg[23]              ; N/A     ;
; spi_slave:spi_slave_instance|SPI_reg[23]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_slave:spi_slave_instance|SPI_reg[23]              ; N/A     ;
; spi_slave:spi_slave_instance|SPI_reg[24]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_slave:spi_slave_instance|SPI_reg[24]              ; N/A     ;
; spi_slave:spi_slave_instance|SPI_reg[24]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_slave:spi_slave_instance|SPI_reg[24]              ; N/A     ;
; spi_slave:spi_slave_instance|SPI_reg[25]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_slave:spi_slave_instance|SPI_reg[25]              ; N/A     ;
; spi_slave:spi_slave_instance|SPI_reg[25]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_slave:spi_slave_instance|SPI_reg[25]              ; N/A     ;
; spi_slave:spi_slave_instance|SPI_reg[26]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_slave:spi_slave_instance|SPI_reg[26]              ; N/A     ;
; spi_slave:spi_slave_instance|SPI_reg[26]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_slave:spi_slave_instance|SPI_reg[26]              ; N/A     ;
; spi_slave:spi_slave_instance|SPI_reg[27]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_slave:spi_slave_instance|SPI_reg[27]              ; N/A     ;
; spi_slave:spi_slave_instance|SPI_reg[27]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_slave:spi_slave_instance|SPI_reg[27]              ; N/A     ;
; spi_slave:spi_slave_instance|SPI_reg[28]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_slave:spi_slave_instance|SPI_reg[28]              ; N/A     ;
; spi_slave:spi_slave_instance|SPI_reg[28]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_slave:spi_slave_instance|SPI_reg[28]              ; N/A     ;
; spi_slave:spi_slave_instance|SPI_reg[29]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_slave:spi_slave_instance|SPI_reg[29]              ; N/A     ;
; spi_slave:spi_slave_instance|SPI_reg[29]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_slave:spi_slave_instance|SPI_reg[29]              ; N/A     ;
; spi_slave:spi_slave_instance|SPI_reg[2]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_slave:spi_slave_instance|SPI_reg[2]               ; N/A     ;
; spi_slave:spi_slave_instance|SPI_reg[2]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_slave:spi_slave_instance|SPI_reg[2]               ; N/A     ;
; spi_slave:spi_slave_instance|SPI_reg[30]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_slave:spi_slave_instance|SPI_reg[30]              ; N/A     ;
; spi_slave:spi_slave_instance|SPI_reg[30]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_slave:spi_slave_instance|SPI_reg[30]              ; N/A     ;
; spi_slave:spi_slave_instance|SPI_reg[31]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_slave:spi_slave_instance|SPI_reg[31]              ; N/A     ;
; spi_slave:spi_slave_instance|SPI_reg[31]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_slave:spi_slave_instance|SPI_reg[31]              ; N/A     ;
; spi_slave:spi_slave_instance|SPI_reg[32]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_slave:spi_slave_instance|SPI_reg[32]              ; N/A     ;
; spi_slave:spi_slave_instance|SPI_reg[32]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_slave:spi_slave_instance|SPI_reg[32]              ; N/A     ;
; spi_slave:spi_slave_instance|SPI_reg[33]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_slave:spi_slave_instance|SPI_reg[33]              ; N/A     ;
; spi_slave:spi_slave_instance|SPI_reg[33]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_slave:spi_slave_instance|SPI_reg[33]              ; N/A     ;
; spi_slave:spi_slave_instance|SPI_reg[34]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_slave:spi_slave_instance|SPI_reg[34]              ; N/A     ;
; spi_slave:spi_slave_instance|SPI_reg[34]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_slave:spi_slave_instance|SPI_reg[34]              ; N/A     ;
; spi_slave:spi_slave_instance|SPI_reg[35]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_slave:spi_slave_instance|SPI_reg[35]              ; N/A     ;
; spi_slave:spi_slave_instance|SPI_reg[35]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_slave:spi_slave_instance|SPI_reg[35]              ; N/A     ;
; spi_slave:spi_slave_instance|SPI_reg[36]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_slave:spi_slave_instance|SPI_reg[36]              ; N/A     ;
; spi_slave:spi_slave_instance|SPI_reg[36]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_slave:spi_slave_instance|SPI_reg[36]              ; N/A     ;
; spi_slave:spi_slave_instance|SPI_reg[37]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_slave:spi_slave_instance|SPI_reg[37]              ; N/A     ;
; spi_slave:spi_slave_instance|SPI_reg[37]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_slave:spi_slave_instance|SPI_reg[37]              ; N/A     ;
; spi_slave:spi_slave_instance|SPI_reg[38]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_slave:spi_slave_instance|SPI_reg[38]              ; N/A     ;
; spi_slave:spi_slave_instance|SPI_reg[38]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_slave:spi_slave_instance|SPI_reg[38]              ; N/A     ;
; spi_slave:spi_slave_instance|SPI_reg[39]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_slave:spi_slave_instance|SPI_reg[39]              ; N/A     ;
; spi_slave:spi_slave_instance|SPI_reg[39]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_slave:spi_slave_instance|SPI_reg[39]              ; N/A     ;
; spi_slave:spi_slave_instance|SPI_reg[3]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_slave:spi_slave_instance|SPI_reg[3]               ; N/A     ;
; spi_slave:spi_slave_instance|SPI_reg[3]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_slave:spi_slave_instance|SPI_reg[3]               ; N/A     ;
; spi_slave:spi_slave_instance|SPI_reg[4]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_slave:spi_slave_instance|SPI_reg[4]               ; N/A     ;
; spi_slave:spi_slave_instance|SPI_reg[4]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_slave:spi_slave_instance|SPI_reg[4]               ; N/A     ;
; spi_slave:spi_slave_instance|SPI_reg[5]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_slave:spi_slave_instance|SPI_reg[5]               ; N/A     ;
; spi_slave:spi_slave_instance|SPI_reg[5]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_slave:spi_slave_instance|SPI_reg[5]               ; N/A     ;
; spi_slave:spi_slave_instance|SPI_reg[6]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_slave:spi_slave_instance|SPI_reg[6]               ; N/A     ;
; spi_slave:spi_slave_instance|SPI_reg[6]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_slave:spi_slave_instance|SPI_reg[6]               ; N/A     ;
; spi_slave:spi_slave_instance|SPI_reg[7]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_slave:spi_slave_instance|SPI_reg[7]               ; N/A     ;
; spi_slave:spi_slave_instance|SPI_reg[7]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_slave:spi_slave_instance|SPI_reg[7]               ; N/A     ;
; spi_slave:spi_slave_instance|SPI_reg[8]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_slave:spi_slave_instance|SPI_reg[8]               ; N/A     ;
; spi_slave:spi_slave_instance|SPI_reg[8]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_slave:spi_slave_instance|SPI_reg[8]               ; N/A     ;
; spi_slave:spi_slave_instance|SPI_reg[9]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_slave:spi_slave_instance|SPI_reg[9]               ; N/A     ;
; spi_slave:spi_slave_instance|SPI_reg[9]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_slave:spi_slave_instance|SPI_reg[9]               ; N/A     ;
; spi_slave:spi_slave_instance|SPI_reg_load  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_slave:spi_slave_instance|SPI_reg_load~1           ; N/A     ;
; spi_slave:spi_slave_instance|SPI_reg_load  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_slave:spi_slave_instance|SPI_reg_load~1           ; N/A     ;
; spi_slave:spi_slave_instance|SPI_reg_shift ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_slave:spi_slave_instance|SPI_reg_shift~0_wirecell ; N/A     ;
; spi_slave:spi_slave_instance|SPI_reg_shift ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_slave:spi_slave_instance|SPI_reg_shift~0_wirecell ; N/A     ;
; spi_slave:spi_slave_instance|state.S0      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_slave:spi_slave_instance|state.S0~_wirecell       ; N/A     ;
; spi_slave:spi_slave_instance|state.S0      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_slave:spi_slave_instance|state.S0~_wirecell       ; N/A     ;
; spi_slave:spi_slave_instance|state.S1      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_slave:spi_slave_instance|state.S1                 ; N/A     ;
; spi_slave:spi_slave_instance|state.S1      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_slave:spi_slave_instance|state.S1                 ; N/A     ;
; spi_slave:spi_slave_instance|state.S2      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_slave:spi_slave_instance|state.S2                 ; N/A     ;
; spi_slave:spi_slave_instance|state.S2      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_slave:spi_slave_instance|state.S2                 ; N/A     ;
; spi_slave:spi_slave_instance|state.S3      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_slave:spi_slave_instance|state.S3                 ; N/A     ;
; spi_slave:spi_slave_instance|state.S3      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_slave:spi_slave_instance|state.S3                 ; N/A     ;
; CLOCK_50                                   ; post-fitting  ; connected ; Top                            ; post-synthesis    ; CLOCK_50                                              ; N/A     ;
; auto_signaltap_0|gnd                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                   ; N/A     ;
; auto_signaltap_0|gnd                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                   ; N/A     ;
; auto_signaltap_0|gnd                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                   ; N/A     ;
; auto_signaltap_0|gnd                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                   ; N/A     ;
; auto_signaltap_0|gnd                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                   ; N/A     ;
; auto_signaltap_0|gnd                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                   ; N/A     ;
; auto_signaltap_0|gnd                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                   ; N/A     ;
; auto_signaltap_0|gnd                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                   ; N/A     ;
; auto_signaltap_0|gnd                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                   ; N/A     ;
; auto_signaltap_0|gnd                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                   ; N/A     ;
; auto_signaltap_0|gnd                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                   ; N/A     ;
; auto_signaltap_0|gnd                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                   ; N/A     ;
; auto_signaltap_0|gnd                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                   ; N/A     ;
; auto_signaltap_0|gnd                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                   ; N/A     ;
; auto_signaltap_0|gnd                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                   ; N/A     ;
; auto_signaltap_0|gnd                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                   ; N/A     ;
; auto_signaltap_0|gnd                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                   ; N/A     ;
; auto_signaltap_0|gnd                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                   ; N/A     ;
; auto_signaltap_0|gnd                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                   ; N/A     ;
; auto_signaltap_0|vcc                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                   ; N/A     ;
; auto_signaltap_0|vcc                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                   ; N/A     ;
; auto_signaltap_0|vcc                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                   ; N/A     ;
; auto_signaltap_0|vcc                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                   ; N/A     ;
; auto_signaltap_0|vcc                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                   ; N/A     ;
; auto_signaltap_0|vcc                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                   ; N/A     ;
; auto_signaltap_0|vcc                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                   ; N/A     ;
; auto_signaltap_0|vcc                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                   ; N/A     ;
; auto_signaltap_0|vcc                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                   ; N/A     ;
; auto_signaltap_0|vcc                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                   ; N/A     ;
; auto_signaltap_0|vcc                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                   ; N/A     ;
; auto_signaltap_0|vcc                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                   ; N/A     ;
; auto_signaltap_0|vcc                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                   ; N/A     ;
+--------------------------------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition
    Info: Processing started: Thu Nov 21 15:11:33 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off MyDE0_Nano -c MyDE0_Nano
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 16 design units, including 16 entities, in source file myarm_pipelined.sv
    Info (12023): Found entity 1: arm File: C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/MyARM_Pipelined.sv Line: 1
    Info (12023): Found entity 2: controller File: C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/MyARM_Pipelined.sv Line: 39
    Info (12023): Found entity 3: conditional File: C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/MyARM_Pipelined.sv Line: 134
    Info (12023): Found entity 4: datapath File: C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/MyARM_Pipelined.sv Line: 171
    Info (12023): Found entity 5: hazard File: C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/MyARM_Pipelined.sv Line: 242
    Info (12023): Found entity 6: regfile File: C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/MyARM_Pipelined.sv Line: 276
    Info (12023): Found entity 7: extend File: C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/MyARM_Pipelined.sv Line: 298
    Info (12023): Found entity 8: alu File: C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/MyARM_Pipelined.sv Line: 312
    Info (12023): Found entity 9: adder File: C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/MyARM_Pipelined.sv Line: 340
    Info (12023): Found entity 10: flopenr File: C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/MyARM_Pipelined.sv Line: 346
    Info (12023): Found entity 11: flopr File: C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/MyARM_Pipelined.sv Line: 357
    Info (12023): Found entity 12: flopenrc File: C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/MyARM_Pipelined.sv Line: 368
    Info (12023): Found entity 13: floprc File: C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/MyARM_Pipelined.sv Line: 381
    Info (12023): Found entity 14: mux2 File: C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/MyARM_Pipelined.sv Line: 394
    Info (12023): Found entity 15: mux3 File: C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/MyARM_Pipelined.sv Line: 401
    Info (12023): Found entity 16: eqcmp File: C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/MyARM_Pipelined.sv Line: 408
Info (12021): Found 3 design units, including 3 entities, in source file myde0_nano.sv
    Info (12023): Found entity 1: MyDE0_Nano File: C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/MyDE0_Nano.sv Line: 6
    Info (12023): Found entity 2: dmem File: C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/MyDE0_Nano.sv Line: 142
    Info (12023): Found entity 3: imem File: C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/MyDE0_Nano.sv Line: 154
Info (12021): Found 1 design units, including 1 entities, in source file mytestbench.sv
    Info (12023): Found entity 1: MyTestbench File: C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/MyTestbench.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file myspi.sv
    Info (12023): Found entity 1: spi_slave File: C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/MySPI.sv Line: 6
Warning (10236): Verilog HDL Implicit Net warning at MyARM_Pipelined.sv(114): created implicit net for "PCSrcGatedE" File: C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/MyARM_Pipelined.sv Line: 114
Info (12127): Elaborating entity "MyDE0_Nano" for the top level hierarchy
Warning (10034): Output port "DRAM_ADDR" at MyDE0_Nano.sv(21) has no driver File: C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/MyDE0_Nano.sv Line: 21
Warning (10034): Output port "DRAM_BA" at MyDE0_Nano.sv(22) has no driver File: C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/MyDE0_Nano.sv Line: 22
Warning (10034): Output port "DRAM_DQM" at MyDE0_Nano.sv(28) has no driver File: C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/MyDE0_Nano.sv Line: 28
Warning (10034): Output port "DRAM_CAS_N" at MyDE0_Nano.sv(23) has no driver File: C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/MyDE0_Nano.sv Line: 23
Warning (10034): Output port "DRAM_CKE" at MyDE0_Nano.sv(24) has no driver File: C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/MyDE0_Nano.sv Line: 24
Warning (10034): Output port "DRAM_CLK" at MyDE0_Nano.sv(25) has no driver File: C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/MyDE0_Nano.sv Line: 25
Warning (10034): Output port "DRAM_CS_N" at MyDE0_Nano.sv(26) has no driver File: C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/MyDE0_Nano.sv Line: 26
Warning (10034): Output port "DRAM_RAS_N" at MyDE0_Nano.sv(29) has no driver File: C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/MyDE0_Nano.sv Line: 29
Warning (10034): Output port "DRAM_WE_N" at MyDE0_Nano.sv(30) has no driver File: C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/MyDE0_Nano.sv Line: 30
Warning (10034): Output port "EPCS_ASDO" at MyDE0_Nano.sv(33) has no driver File: C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/MyDE0_Nano.sv Line: 33
Warning (10034): Output port "EPCS_DCLK" at MyDE0_Nano.sv(35) has no driver File: C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/MyDE0_Nano.sv Line: 35
Warning (10034): Output port "EPCS_NCSO" at MyDE0_Nano.sv(36) has no driver File: C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/MyDE0_Nano.sv Line: 36
Warning (10034): Output port "G_SENSOR_CS_N" at MyDE0_Nano.sv(39) has no driver File: C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/MyDE0_Nano.sv Line: 39
Warning (10034): Output port "I2C_SCLK" at MyDE0_Nano.sv(41) has no driver File: C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/MyDE0_Nano.sv Line: 41
Warning (10034): Output port "ADC_CS_N" at MyDE0_Nano.sv(45) has no driver File: C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/MyDE0_Nano.sv Line: 45
Warning (10034): Output port "ADC_SADDR" at MyDE0_Nano.sv(46) has no driver File: C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/MyDE0_Nano.sv Line: 46
Warning (10034): Output port "ADC_SCLK" at MyDE0_Nano.sv(47) has no driver File: C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/MyDE0_Nano.sv Line: 47
Info (12128): Elaborating entity "arm" for hierarchy "arm:arm" File: C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/MyDE0_Nano.sv Line: 80
Info (12128): Elaborating entity "controller" for hierarchy "arm:arm|controller:c" File: C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/MyARM_Pipelined.sv Line: 20
Info (12128): Elaborating entity "floprc" for hierarchy "arm:arm|controller:c|floprc:flushedregsE" File: C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/MyARM_Pipelined.sv Line: 102
Info (12128): Elaborating entity "flopr" for hierarchy "arm:arm|controller:c|flopr:regsE" File: C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/MyARM_Pipelined.sv Line: 104
Info (12128): Elaborating entity "flopr" for hierarchy "arm:arm|controller:c|flopr:condregE" File: C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/MyARM_Pipelined.sv Line: 105
Info (12128): Elaborating entity "conditional" for hierarchy "arm:arm|controller:c|conditional:Cond" File: C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/MyARM_Pipelined.sv Line: 110
Info (12128): Elaborating entity "datapath" for hierarchy "arm:arm|datapath:dp" File: C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/MyARM_Pipelined.sv Line: 30
Info (12128): Elaborating entity "mux2" for hierarchy "arm:arm|datapath:dp|mux2:pcnextmux" File: C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/MyARM_Pipelined.sv Line: 195
Info (12128): Elaborating entity "flopenr" for hierarchy "arm:arm|datapath:dp|flopenr:pcreg" File: C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/MyARM_Pipelined.sv Line: 197
Info (12128): Elaborating entity "adder" for hierarchy "arm:arm|datapath:dp|adder:pcadd" File: C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/MyARM_Pipelined.sv Line: 198
Info (12128): Elaborating entity "flopenrc" for hierarchy "arm:arm|datapath:dp|flopenrc:instrreg" File: C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/MyARM_Pipelined.sv Line: 202
Info (12128): Elaborating entity "mux2" for hierarchy "arm:arm|datapath:dp|mux2:ra1mux" File: C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/MyARM_Pipelined.sv Line: 203
Info (12128): Elaborating entity "regfile" for hierarchy "arm:arm|datapath:dp|regfile:rf" File: C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/MyARM_Pipelined.sv Line: 205
Info (12128): Elaborating entity "extend" for hierarchy "arm:arm|datapath:dp|extend:ext" File: C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/MyARM_Pipelined.sv Line: 206
Info (12128): Elaborating entity "flopr" for hierarchy "arm:arm|datapath:dp|flopr:rd1reg" File: C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/MyARM_Pipelined.sv Line: 209
Info (12128): Elaborating entity "mux3" for hierarchy "arm:arm|datapath:dp|mux3:byp1mux" File: C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/MyARM_Pipelined.sv Line: 215
Info (12128): Elaborating entity "alu" for hierarchy "arm:arm|datapath:dp|alu:alu" File: C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/MyARM_Pipelined.sv Line: 218
Warning (10230): Verilog HDL assignment warning at MyARM_Pipelined.sv(326): truncated value with size 33 to match size of target (32) File: C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/MyARM_Pipelined.sv Line: 326
Info (12128): Elaborating entity "eqcmp" for hierarchy "arm:arm|datapath:dp|eqcmp:m0" File: C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/MyARM_Pipelined.sv Line: 232
Info (12128): Elaborating entity "hazard" for hierarchy "arm:arm|hazard:h" File: C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/MyARM_Pipelined.sv Line: 35
Info (12128): Elaborating entity "imem" for hierarchy "imem:imem" File: C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/MyDE0_Nano.sv Line: 81
Warning (10850): Verilog HDL warning at MyDE0_Nano.sv(159): number of words (0) in memory file does not match the number of elements in the address range [0:255] File: C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/MyDE0_Nano.sv Line: 159
Warning (10030): Net "RAM.data_a" at MyDE0_Nano.sv(157) has no driver or initial value, using a default initial value '0' File: C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/MyDE0_Nano.sv Line: 157
Warning (10030): Net "RAM.waddr_a" at MyDE0_Nano.sv(157) has no driver or initial value, using a default initial value '0' File: C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/MyDE0_Nano.sv Line: 157
Warning (10030): Net "RAM.we_a" at MyDE0_Nano.sv(157) has no driver or initial value, using a default initial value '0' File: C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/MyDE0_Nano.sv Line: 157
Info (12128): Elaborating entity "dmem" for hierarchy "dmem:dmem" File: C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/MyDE0_Nano.sv Line: 82
Info (12128): Elaborating entity "spi_slave" for hierarchy "spi_slave:spi_slave_instance" File: C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/MyDE0_Nano.sv Line: 128
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ob24.tdf
    Info (12023): Found entity 1: altsyncram_ob24 File: C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/db/altsyncram_ob24.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_vsc.tdf
    Info (12023): Found entity 1: mux_vsc File: C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/db/mux_vsc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf
    Info (12023): Found entity 1: decode_dvf File: C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/db/decode_dvf.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_lgi.tdf
    Info (12023): Found entity 1: cntr_lgi File: C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/db/cntr_lgi.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_sgc.tdf
    Info (12023): Found entity 1: cmpr_sgc File: C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/db/cmpr_sgc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_o9j.tdf
    Info (12023): Found entity 1: cntr_o9j File: C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/db/cntr_o9j.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_igi.tdf
    Info (12023): Found entity 1: cntr_igi File: C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/db/cntr_igi.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf
    Info (12023): Found entity 1: cmpr_rgc File: C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/db/cmpr_rgc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf
    Info (12023): Found entity 1: cntr_23j File: C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/db/cntr_23j.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf
    Info (12023): Found entity 1: cmpr_ngc File: C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/db/cmpr_ngc.tdf Line: 22
Info (12033): Analysis and Synthesis generated Signal Tap or debug node instance "auto_signaltap_0"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2024.11.21.15:12:29 Progress: Loading sldbe248a27/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldbe248a27/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/db/ip/sldbe248a27/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldbe248a27/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/db/ip/sldbe248a27/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldbe248a27/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/db/ip/sldbe248a27/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldbe248a27/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/db/ip/sldbe248a27/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sldbe248a27/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/db/ip/sldbe248a27/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/db/ip/sldbe248a27/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldbe248a27/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/db/ip/sldbe248a27/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (276020): Inferred RAM node "spi_slave:spi_slave_instance|misoRAM_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "spi_slave:spi_slave_instance|mosiRAM_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "dmem:dmem|RAM_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276007): RAM logic "arm:arm|datapath:dp|regfile:rf|rf" is uninferred due to asynchronous read logic File: C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/MyARM_Pipelined.sv Line: 282
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/db/MyDE0_Nano.ram0_imem_37c714.hdl.mif" contains "don't care" values -- overwriting them with 0s
Info (19000): Inferred 3 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "spi_slave:spi_slave_instance|misoRAM_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 4
        Info (286033): Parameter NUMWORDS_A set to 16
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 4
        Info (286033): Parameter NUMWORDS_B set to 16
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "spi_slave:spi_slave_instance|mosiRAM_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 4
        Info (286033): Parameter NUMWORDS_A set to 16
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 4
        Info (286033): Parameter NUMWORDS_B set to 16
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "dmem:dmem|RAM_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 8
        Info (286033): Parameter NUMWORDS_B set to 256
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
Info (12130): Elaborated megafunction instantiation "spi_slave:spi_slave_instance|altsyncram:mosiRAM_rtl_0"
Info (12133): Instantiated megafunction "spi_slave:spi_slave_instance|altsyncram:mosiRAM_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "4"
    Info (12134): Parameter "NUMWORDS_A" = "16"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_B" = "4"
    Info (12134): Parameter "NUMWORDS_B" = "16"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_62c1.tdf
    Info (12023): Found entity 1: altsyncram_62c1 File: C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/db/altsyncram_62c1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "spi_slave:spi_slave_instance|altsyncram:misoRAM_rtl_0"
Info (12133): Instantiated megafunction "spi_slave:spi_slave_instance|altsyncram:misoRAM_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "4"
    Info (12134): Parameter "NUMWORDS_A" = "16"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_B" = "4"
    Info (12134): Parameter "NUMWORDS_B" = "16"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_snb1.tdf
    Info (12023): Found entity 1: altsyncram_snb1 File: C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/db/altsyncram_snb1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "dmem:dmem|altsyncram:RAM_rtl_0"
Info (12133): Instantiated megafunction "dmem:dmem|altsyncram:RAM_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "8"
    Info (12134): Parameter "NUMWORDS_A" = "256"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_B" = "8"
    Info (12134): Parameter "NUMWORDS_B" = "256"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_grb1.tdf
    Info (12023): Found entity 1: altsyncram_grb1 File: C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/db/altsyncram_grb1.tdf Line: 27
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "dmem:dmem|altsyncram:RAM_rtl_0|altsyncram_grb1:auto_generated|ram_block1a16" File: C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/db/altsyncram_grb1.tdf Line: 516
        Warning (14320): Synthesized away node "dmem:dmem|altsyncram:RAM_rtl_0|altsyncram_grb1:auto_generated|ram_block1a17" File: C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/db/altsyncram_grb1.tdf Line: 546
        Warning (14320): Synthesized away node "dmem:dmem|altsyncram:RAM_rtl_0|altsyncram_grb1:auto_generated|ram_block1a18" File: C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/db/altsyncram_grb1.tdf Line: 576
        Warning (14320): Synthesized away node "dmem:dmem|altsyncram:RAM_rtl_0|altsyncram_grb1:auto_generated|ram_block1a19" File: C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/db/altsyncram_grb1.tdf Line: 606
        Warning (14320): Synthesized away node "dmem:dmem|altsyncram:RAM_rtl_0|altsyncram_grb1:auto_generated|ram_block1a20" File: C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/db/altsyncram_grb1.tdf Line: 636
        Warning (14320): Synthesized away node "dmem:dmem|altsyncram:RAM_rtl_0|altsyncram_grb1:auto_generated|ram_block1a21" File: C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/db/altsyncram_grb1.tdf Line: 666
        Warning (14320): Synthesized away node "dmem:dmem|altsyncram:RAM_rtl_0|altsyncram_grb1:auto_generated|ram_block1a22" File: C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/db/altsyncram_grb1.tdf Line: 696
        Warning (14320): Synthesized away node "dmem:dmem|altsyncram:RAM_rtl_0|altsyncram_grb1:auto_generated|ram_block1a23" File: C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/db/altsyncram_grb1.tdf Line: 726
        Warning (14320): Synthesized away node "dmem:dmem|altsyncram:RAM_rtl_0|altsyncram_grb1:auto_generated|ram_block1a24" File: C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/db/altsyncram_grb1.tdf Line: 756
        Warning (14320): Synthesized away node "dmem:dmem|altsyncram:RAM_rtl_0|altsyncram_grb1:auto_generated|ram_block1a25" File: C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/db/altsyncram_grb1.tdf Line: 786
        Warning (14320): Synthesized away node "dmem:dmem|altsyncram:RAM_rtl_0|altsyncram_grb1:auto_generated|ram_block1a26" File: C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/db/altsyncram_grb1.tdf Line: 816
        Warning (14320): Synthesized away node "dmem:dmem|altsyncram:RAM_rtl_0|altsyncram_grb1:auto_generated|ram_block1a27" File: C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/db/altsyncram_grb1.tdf Line: 846
        Warning (14320): Synthesized away node "dmem:dmem|altsyncram:RAM_rtl_0|altsyncram_grb1:auto_generated|ram_block1a28" File: C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/db/altsyncram_grb1.tdf Line: 876
        Warning (14320): Synthesized away node "dmem:dmem|altsyncram:RAM_rtl_0|altsyncram_grb1:auto_generated|ram_block1a29" File: C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/db/altsyncram_grb1.tdf Line: 906
        Warning (14320): Synthesized away node "dmem:dmem|altsyncram:RAM_rtl_0|altsyncram_grb1:auto_generated|ram_block1a30" File: C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/db/altsyncram_grb1.tdf Line: 936
        Warning (14320): Synthesized away node "dmem:dmem|altsyncram:RAM_rtl_0|altsyncram_grb1:auto_generated|ram_block1a31" File: C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/db/altsyncram_grb1.tdf Line: 966
        Warning (14320): Synthesized away node "spi_slave:spi_slave_instance|altsyncram:mosiRAM_rtl_0|altsyncram_62c1:auto_generated|ram_block1a0" File: C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/db/altsyncram_62c1.tdf Line: 37
        Warning (14320): Synthesized away node "spi_slave:spi_slave_instance|altsyncram:mosiRAM_rtl_0|altsyncram_62c1:auto_generated|ram_block1a1" File: C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/db/altsyncram_62c1.tdf Line: 65
        Warning (14320): Synthesized away node "spi_slave:spi_slave_instance|altsyncram:mosiRAM_rtl_0|altsyncram_62c1:auto_generated|ram_block1a2" File: C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/db/altsyncram_62c1.tdf Line: 93
        Warning (14320): Synthesized away node "spi_slave:spi_slave_instance|altsyncram:mosiRAM_rtl_0|altsyncram_62c1:auto_generated|ram_block1a3" File: C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/db/altsyncram_62c1.tdf Line: 121
        Warning (14320): Synthesized away node "spi_slave:spi_slave_instance|altsyncram:mosiRAM_rtl_0|altsyncram_62c1:auto_generated|ram_block1a4" File: C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/db/altsyncram_62c1.tdf Line: 149
        Warning (14320): Synthesized away node "spi_slave:spi_slave_instance|altsyncram:mosiRAM_rtl_0|altsyncram_62c1:auto_generated|ram_block1a5" File: C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/db/altsyncram_62c1.tdf Line: 177
        Warning (14320): Synthesized away node "spi_slave:spi_slave_instance|altsyncram:mosiRAM_rtl_0|altsyncram_62c1:auto_generated|ram_block1a6" File: C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/db/altsyncram_62c1.tdf Line: 205
        Warning (14320): Synthesized away node "spi_slave:spi_slave_instance|altsyncram:mosiRAM_rtl_0|altsyncram_62c1:auto_generated|ram_block1a7" File: C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/db/altsyncram_62c1.tdf Line: 233
        Warning (14320): Synthesized away node "spi_slave:spi_slave_instance|altsyncram:mosiRAM_rtl_0|altsyncram_62c1:auto_generated|ram_block1a8" File: C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/db/altsyncram_62c1.tdf Line: 261
        Warning (14320): Synthesized away node "spi_slave:spi_slave_instance|altsyncram:mosiRAM_rtl_0|altsyncram_62c1:auto_generated|ram_block1a9" File: C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/db/altsyncram_62c1.tdf Line: 289
        Warning (14320): Synthesized away node "spi_slave:spi_slave_instance|altsyncram:mosiRAM_rtl_0|altsyncram_62c1:auto_generated|ram_block1a10" File: C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/db/altsyncram_62c1.tdf Line: 317
        Warning (14320): Synthesized away node "spi_slave:spi_slave_instance|altsyncram:mosiRAM_rtl_0|altsyncram_62c1:auto_generated|ram_block1a11" File: C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/db/altsyncram_62c1.tdf Line: 345
        Warning (14320): Synthesized away node "spi_slave:spi_slave_instance|altsyncram:mosiRAM_rtl_0|altsyncram_62c1:auto_generated|ram_block1a12" File: C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/db/altsyncram_62c1.tdf Line: 373
        Warning (14320): Synthesized away node "spi_slave:spi_slave_instance|altsyncram:mosiRAM_rtl_0|altsyncram_62c1:auto_generated|ram_block1a13" File: C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/db/altsyncram_62c1.tdf Line: 401
        Warning (14320): Synthesized away node "spi_slave:spi_slave_instance|altsyncram:mosiRAM_rtl_0|altsyncram_62c1:auto_generated|ram_block1a14" File: C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/db/altsyncram_62c1.tdf Line: 429
        Warning (14320): Synthesized away node "spi_slave:spi_slave_instance|altsyncram:mosiRAM_rtl_0|altsyncram_62c1:auto_generated|ram_block1a15" File: C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/db/altsyncram_62c1.tdf Line: 457
        Warning (14320): Synthesized away node "spi_slave:spi_slave_instance|altsyncram:mosiRAM_rtl_0|altsyncram_62c1:auto_generated|ram_block1a16" File: C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/db/altsyncram_62c1.tdf Line: 485
        Warning (14320): Synthesized away node "spi_slave:spi_slave_instance|altsyncram:mosiRAM_rtl_0|altsyncram_62c1:auto_generated|ram_block1a17" File: C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/db/altsyncram_62c1.tdf Line: 513
        Warning (14320): Synthesized away node "spi_slave:spi_slave_instance|altsyncram:mosiRAM_rtl_0|altsyncram_62c1:auto_generated|ram_block1a18" File: C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/db/altsyncram_62c1.tdf Line: 541
        Warning (14320): Synthesized away node "spi_slave:spi_slave_instance|altsyncram:mosiRAM_rtl_0|altsyncram_62c1:auto_generated|ram_block1a19" File: C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/db/altsyncram_62c1.tdf Line: 569
        Warning (14320): Synthesized away node "spi_slave:spi_slave_instance|altsyncram:mosiRAM_rtl_0|altsyncram_62c1:auto_generated|ram_block1a20" File: C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/db/altsyncram_62c1.tdf Line: 597
        Warning (14320): Synthesized away node "spi_slave:spi_slave_instance|altsyncram:mosiRAM_rtl_0|altsyncram_62c1:auto_generated|ram_block1a21" File: C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/db/altsyncram_62c1.tdf Line: 625
        Warning (14320): Synthesized away node "spi_slave:spi_slave_instance|altsyncram:mosiRAM_rtl_0|altsyncram_62c1:auto_generated|ram_block1a22" File: C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/db/altsyncram_62c1.tdf Line: 653
        Warning (14320): Synthesized away node "spi_slave:spi_slave_instance|altsyncram:mosiRAM_rtl_0|altsyncram_62c1:auto_generated|ram_block1a23" File: C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/db/altsyncram_62c1.tdf Line: 681
        Warning (14320): Synthesized away node "spi_slave:spi_slave_instance|altsyncram:mosiRAM_rtl_0|altsyncram_62c1:auto_generated|ram_block1a24" File: C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/db/altsyncram_62c1.tdf Line: 709
        Warning (14320): Synthesized away node "spi_slave:spi_slave_instance|altsyncram:mosiRAM_rtl_0|altsyncram_62c1:auto_generated|ram_block1a25" File: C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/db/altsyncram_62c1.tdf Line: 737
        Warning (14320): Synthesized away node "spi_slave:spi_slave_instance|altsyncram:mosiRAM_rtl_0|altsyncram_62c1:auto_generated|ram_block1a26" File: C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/db/altsyncram_62c1.tdf Line: 765
        Warning (14320): Synthesized away node "spi_slave:spi_slave_instance|altsyncram:mosiRAM_rtl_0|altsyncram_62c1:auto_generated|ram_block1a27" File: C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/db/altsyncram_62c1.tdf Line: 793
        Warning (14320): Synthesized away node "spi_slave:spi_slave_instance|altsyncram:mosiRAM_rtl_0|altsyncram_62c1:auto_generated|ram_block1a28" File: C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/db/altsyncram_62c1.tdf Line: 821
        Warning (14320): Synthesized away node "spi_slave:spi_slave_instance|altsyncram:mosiRAM_rtl_0|altsyncram_62c1:auto_generated|ram_block1a29" File: C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/db/altsyncram_62c1.tdf Line: 849
        Warning (14320): Synthesized away node "spi_slave:spi_slave_instance|altsyncram:mosiRAM_rtl_0|altsyncram_62c1:auto_generated|ram_block1a30" File: C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/db/altsyncram_62c1.tdf Line: 877
        Warning (14320): Synthesized away node "spi_slave:spi_slave_instance|altsyncram:mosiRAM_rtl_0|altsyncram_62c1:auto_generated|ram_block1a31" File: C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/db/altsyncram_62c1.tdf Line: 905
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_1[16]" and its non-tri-state driver. File: C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/MyDE0_Nano.sv Line: 59
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_1[17]" and its non-tri-state driver. File: C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/MyDE0_Nano.sv Line: 59
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_1[18]" and its non-tri-state driver. File: C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/MyDE0_Nano.sv Line: 59
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_1[19]" and its non-tri-state driver. File: C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/MyDE0_Nano.sv Line: 59
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_1[20]" and its non-tri-state driver. File: C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/MyDE0_Nano.sv Line: 59
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_1[21]" and its non-tri-state driver. File: C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/MyDE0_Nano.sv Line: 59
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_1[22]" and its non-tri-state driver. File: C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/MyDE0_Nano.sv Line: 59
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_1[23]" and its non-tri-state driver. File: C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/MyDE0_Nano.sv Line: 59
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_1[24]" and its non-tri-state driver. File: C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/MyDE0_Nano.sv Line: 59
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_1[25]" and its non-tri-state driver. File: C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/MyDE0_Nano.sv Line: 59
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_1[26]" and its non-tri-state driver. File: C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/MyDE0_Nano.sv Line: 59
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_1[27]" and its non-tri-state driver. File: C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/MyDE0_Nano.sv Line: 59
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_1[28]" and its non-tri-state driver. File: C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/MyDE0_Nano.sv Line: 59
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_1[29]" and its non-tri-state driver. File: C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/MyDE0_Nano.sv Line: 59
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_1[30]" and its non-tri-state driver. File: C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/MyDE0_Nano.sv Line: 59
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_1[31]" and its non-tri-state driver. File: C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/MyDE0_Nano.sv Line: 59
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "GPIO_0_PI[1]" has no driver File: C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/MyDE0_Nano.sv Line: 55
    Warning (13040): bidirectional pin "GPIO_0_PI[9]" has no driver File: C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/MyDE0_Nano.sv Line: 55
    Warning (13040): bidirectional pin "GPIO_0_PI[11]" has no driver File: C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/MyDE0_Nano.sv Line: 55
    Warning (13040): bidirectional pin "GPIO_0_PI[15]" has no driver File: C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/MyDE0_Nano.sv Line: 55
    Warning (13040): bidirectional pin "DRAM_DQ[0]" has no driver File: C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/MyDE0_Nano.sv Line: 27
    Warning (13040): bidirectional pin "DRAM_DQ[1]" has no driver File: C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/MyDE0_Nano.sv Line: 27
    Warning (13040): bidirectional pin "DRAM_DQ[2]" has no driver File: C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/MyDE0_Nano.sv Line: 27
    Warning (13040): bidirectional pin "DRAM_DQ[3]" has no driver File: C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/MyDE0_Nano.sv Line: 27
    Warning (13040): bidirectional pin "DRAM_DQ[4]" has no driver File: C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/MyDE0_Nano.sv Line: 27
    Warning (13040): bidirectional pin "DRAM_DQ[5]" has no driver File: C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/MyDE0_Nano.sv Line: 27
    Warning (13040): bidirectional pin "DRAM_DQ[6]" has no driver File: C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/MyDE0_Nano.sv Line: 27
    Warning (13040): bidirectional pin "DRAM_DQ[7]" has no driver File: C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/MyDE0_Nano.sv Line: 27
    Warning (13040): bidirectional pin "DRAM_DQ[8]" has no driver File: C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/MyDE0_Nano.sv Line: 27
    Warning (13040): bidirectional pin "DRAM_DQ[9]" has no driver File: C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/MyDE0_Nano.sv Line: 27
    Warning (13040): bidirectional pin "DRAM_DQ[10]" has no driver File: C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/MyDE0_Nano.sv Line: 27
    Warning (13040): bidirectional pin "DRAM_DQ[11]" has no driver File: C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/MyDE0_Nano.sv Line: 27
    Warning (13040): bidirectional pin "DRAM_DQ[12]" has no driver File: C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/MyDE0_Nano.sv Line: 27
    Warning (13040): bidirectional pin "DRAM_DQ[13]" has no driver File: C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/MyDE0_Nano.sv Line: 27
    Warning (13040): bidirectional pin "DRAM_DQ[14]" has no driver File: C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/MyDE0_Nano.sv Line: 27
    Warning (13040): bidirectional pin "DRAM_DQ[15]" has no driver File: C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/MyDE0_Nano.sv Line: 27
    Warning (13040): bidirectional pin "I2C_SDAT" has no driver File: C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/MyDE0_Nano.sv Line: 42
    Warning (13040): bidirectional pin "GPIO_0_PI[0]" has no driver File: C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/MyDE0_Nano.sv Line: 55
    Warning (13040): bidirectional pin "GPIO_0_PI[2]" has no driver File: C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/MyDE0_Nano.sv Line: 55
    Warning (13040): bidirectional pin "GPIO_0_PI[3]" has no driver File: C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/MyDE0_Nano.sv Line: 55
    Warning (13040): bidirectional pin "GPIO_0_PI[4]" has no driver File: C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/MyDE0_Nano.sv Line: 55
    Warning (13040): bidirectional pin "GPIO_0_PI[5]" has no driver File: C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/MyDE0_Nano.sv Line: 55
    Warning (13040): bidirectional pin "GPIO_0_PI[6]" has no driver File: C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/MyDE0_Nano.sv Line: 55
    Warning (13040): bidirectional pin "GPIO_0_PI[7]" has no driver File: C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/MyDE0_Nano.sv Line: 55
    Warning (13040): bidirectional pin "GPIO_0_PI[8]" has no driver File: C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/MyDE0_Nano.sv Line: 55
    Warning (13040): bidirectional pin "GPIO_0_PI[10]" has no driver File: C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/MyDE0_Nano.sv Line: 55
    Warning (13040): bidirectional pin "GPIO_0_PI[12]" has no driver File: C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/MyDE0_Nano.sv Line: 55
    Warning (13040): bidirectional pin "GPIO_0_PI[14]" has no driver File: C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/MyDE0_Nano.sv Line: 55
    Warning (13040): bidirectional pin "GPIO_0_PI[16]" has no driver File: C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/MyDE0_Nano.sv Line: 55
    Warning (13040): bidirectional pin "GPIO_0_PI[17]" has no driver File: C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/MyDE0_Nano.sv Line: 55
    Warning (13040): bidirectional pin "GPIO_0_PI[18]" has no driver File: C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/MyDE0_Nano.sv Line: 55
    Warning (13040): bidirectional pin "GPIO_0_PI[19]" has no driver File: C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/MyDE0_Nano.sv Line: 55
    Warning (13040): bidirectional pin "GPIO_0_PI[20]" has no driver File: C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/MyDE0_Nano.sv Line: 55
    Warning (13040): bidirectional pin "GPIO_0_PI[21]" has no driver File: C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/MyDE0_Nano.sv Line: 55
    Warning (13040): bidirectional pin "GPIO_0_PI[22]" has no driver File: C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/MyDE0_Nano.sv Line: 55
    Warning (13040): bidirectional pin "GPIO_0_PI[23]" has no driver File: C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/MyDE0_Nano.sv Line: 55
    Warning (13040): bidirectional pin "GPIO_0_PI[24]" has no driver File: C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/MyDE0_Nano.sv Line: 55
    Warning (13040): bidirectional pin "GPIO_0_PI[25]" has no driver File: C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/MyDE0_Nano.sv Line: 55
    Warning (13040): bidirectional pin "GPIO_0_PI[26]" has no driver File: C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/MyDE0_Nano.sv Line: 55
    Warning (13040): bidirectional pin "GPIO_0_PI[27]" has no driver File: C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/MyDE0_Nano.sv Line: 55
    Warning (13040): bidirectional pin "GPIO_0_PI[28]" has no driver File: C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/MyDE0_Nano.sv Line: 55
    Warning (13040): bidirectional pin "GPIO_0_PI[29]" has no driver File: C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/MyDE0_Nano.sv Line: 55
    Warning (13040): bidirectional pin "GPIO_0_PI[30]" has no driver File: C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/MyDE0_Nano.sv Line: 55
    Warning (13040): bidirectional pin "GPIO_0_PI[31]" has no driver File: C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/MyDE0_Nano.sv Line: 55
    Warning (13040): bidirectional pin "GPIO_0_PI[32]" has no driver File: C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/MyDE0_Nano.sv Line: 55
    Warning (13040): bidirectional pin "GPIO_0_PI[33]" has no driver File: C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/MyDE0_Nano.sv Line: 55
    Warning (13040): bidirectional pin "GPIO_1[32]" has no driver File: C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/MyDE0_Nano.sv Line: 59
Warning (13032): The following tri-state nodes are fed by constants
    Warning (13033): The pin "GPIO_2[0]" is fed by GND File: C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/MyDE0_Nano.sv Line: 51
    Warning (13033): The pin "GPIO_2[1]" is fed by GND File: C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/MyDE0_Nano.sv Line: 51
    Warning (13033): The pin "GPIO_2[2]" is fed by GND File: C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/MyDE0_Nano.sv Line: 51
    Warning (13033): The pin "GPIO_2[3]" is fed by GND File: C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/MyDE0_Nano.sv Line: 51
    Warning (13033): The pin "GPIO_2[4]" is fed by GND File: C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/MyDE0_Nano.sv Line: 51
    Warning (13033): The pin "GPIO_2[5]" is fed by GND File: C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/MyDE0_Nano.sv Line: 51
    Warning (13033): The pin "GPIO_2[6]" is fed by GND File: C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/MyDE0_Nano.sv Line: 51
    Warning (13033): The pin "GPIO_2[7]" is fed by GND File: C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/MyDE0_Nano.sv Line: 51
    Warning (13033): The pin "GPIO_2[8]" is fed by GND File: C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/MyDE0_Nano.sv Line: 51
    Warning (13033): The pin "GPIO_2[9]" is fed by GND File: C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/MyDE0_Nano.sv Line: 51
    Warning (13033): The pin "GPIO_2[10]" is fed by GND File: C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/MyDE0_Nano.sv Line: 51
    Warning (13033): The pin "GPIO_2[11]" is fed by GND File: C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/MyDE0_Nano.sv Line: 51
    Warning (13033): The pin "GPIO_2[12]" is fed by GND File: C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/MyDE0_Nano.sv Line: 51
    Warning (13033): The pin "GPIO_1[0]" is fed by GND File: C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/MyDE0_Nano.sv Line: 59
    Warning (13033): The pin "GPIO_1[1]" is fed by GND File: C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/MyDE0_Nano.sv Line: 59
    Warning (13033): The pin "GPIO_1[2]" is fed by GND File: C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/MyDE0_Nano.sv Line: 59
    Warning (13033): The pin "GPIO_1[3]" is fed by GND File: C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/MyDE0_Nano.sv Line: 59
    Warning (13033): The pin "GPIO_1[4]" is fed by GND File: C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/MyDE0_Nano.sv Line: 59
    Warning (13033): The pin "GPIO_1[5]" is fed by GND File: C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/MyDE0_Nano.sv Line: 59
    Warning (13033): The pin "GPIO_1[6]" is fed by GND File: C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/MyDE0_Nano.sv Line: 59
    Warning (13033): The pin "GPIO_1[7]" is fed by GND File: C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/MyDE0_Nano.sv Line: 59
    Warning (13033): The pin "GPIO_1[8]" is fed by GND File: C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/MyDE0_Nano.sv Line: 59
    Warning (13033): The pin "GPIO_1[9]" is fed by GND File: C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/MyDE0_Nano.sv Line: 59
    Warning (13033): The pin "GPIO_1[10]" is fed by GND File: C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/MyDE0_Nano.sv Line: 59
    Warning (13033): The pin "GPIO_1[11]" is fed by GND File: C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/MyDE0_Nano.sv Line: 59
    Warning (13033): The pin "GPIO_1[12]" is fed by GND File: C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/MyDE0_Nano.sv Line: 59
    Warning (13033): The pin "GPIO_1[13]" is fed by GND File: C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/MyDE0_Nano.sv Line: 59
    Warning (13033): The pin "GPIO_1[14]" is fed by GND File: C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/MyDE0_Nano.sv Line: 59
    Warning (13033): The pin "GPIO_1[15]" is fed by GND File: C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/MyDE0_Nano.sv Line: 59
    Warning (13033): The pin "GPIO_1[33]" is fed by GND File: C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/MyDE0_Nano.sv Line: 59
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "GPIO_1[16]~synth" File: C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/MyDE0_Nano.sv Line: 59
    Warning (13010): Node "GPIO_1[17]~synth" File: C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/MyDE0_Nano.sv Line: 59
    Warning (13010): Node "GPIO_1[18]~synth" File: C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/MyDE0_Nano.sv Line: 59
    Warning (13010): Node "GPIO_1[19]~synth" File: C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/MyDE0_Nano.sv Line: 59
    Warning (13010): Node "GPIO_1[20]~synth" File: C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/MyDE0_Nano.sv Line: 59
    Warning (13010): Node "GPIO_1[21]~synth" File: C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/MyDE0_Nano.sv Line: 59
    Warning (13010): Node "GPIO_1[22]~synth" File: C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/MyDE0_Nano.sv Line: 59
    Warning (13010): Node "GPIO_1[23]~synth" File: C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/MyDE0_Nano.sv Line: 59
    Warning (13010): Node "GPIO_1[24]~synth" File: C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/MyDE0_Nano.sv Line: 59
    Warning (13010): Node "GPIO_1[25]~synth" File: C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/MyDE0_Nano.sv Line: 59
    Warning (13010): Node "GPIO_1[26]~synth" File: C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/MyDE0_Nano.sv Line: 59
    Warning (13010): Node "GPIO_1[27]~synth" File: C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/MyDE0_Nano.sv Line: 59
    Warning (13010): Node "GPIO_1[28]~synth" File: C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/MyDE0_Nano.sv Line: 59
    Warning (13010): Node "GPIO_1[29]~synth" File: C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/MyDE0_Nano.sv Line: 59
    Warning (13010): Node "GPIO_1[30]~synth" File: C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/MyDE0_Nano.sv Line: 59
    Warning (13010): Node "GPIO_1[31]~synth" File: C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/MyDE0_Nano.sv Line: 59
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LED[0]" is stuck at GND File: C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/MyDE0_Nano.sv Line: 12
    Warning (13410): Pin "LED[1]" is stuck at GND File: C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/MyDE0_Nano.sv Line: 12
    Warning (13410): Pin "LED[2]" is stuck at GND File: C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/MyDE0_Nano.sv Line: 12
    Warning (13410): Pin "LED[3]" is stuck at GND File: C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/MyDE0_Nano.sv Line: 12
    Warning (13410): Pin "LED[4]" is stuck at GND File: C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/MyDE0_Nano.sv Line: 12
    Warning (13410): Pin "LED[5]" is stuck at GND File: C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/MyDE0_Nano.sv Line: 12
    Warning (13410): Pin "LED[6]" is stuck at GND File: C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/MyDE0_Nano.sv Line: 12
    Warning (13410): Pin "LED[7]" is stuck at GND File: C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/MyDE0_Nano.sv Line: 12
    Warning (13410): Pin "DRAM_ADDR[0]" is stuck at GND File: C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/MyDE0_Nano.sv Line: 21
    Warning (13410): Pin "DRAM_ADDR[1]" is stuck at GND File: C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/MyDE0_Nano.sv Line: 21
    Warning (13410): Pin "DRAM_ADDR[2]" is stuck at GND File: C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/MyDE0_Nano.sv Line: 21
    Warning (13410): Pin "DRAM_ADDR[3]" is stuck at GND File: C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/MyDE0_Nano.sv Line: 21
    Warning (13410): Pin "DRAM_ADDR[4]" is stuck at GND File: C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/MyDE0_Nano.sv Line: 21
    Warning (13410): Pin "DRAM_ADDR[5]" is stuck at GND File: C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/MyDE0_Nano.sv Line: 21
    Warning (13410): Pin "DRAM_ADDR[6]" is stuck at GND File: C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/MyDE0_Nano.sv Line: 21
    Warning (13410): Pin "DRAM_ADDR[7]" is stuck at GND File: C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/MyDE0_Nano.sv Line: 21
    Warning (13410): Pin "DRAM_ADDR[8]" is stuck at GND File: C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/MyDE0_Nano.sv Line: 21
    Warning (13410): Pin "DRAM_ADDR[9]" is stuck at GND File: C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/MyDE0_Nano.sv Line: 21
    Warning (13410): Pin "DRAM_ADDR[10]" is stuck at GND File: C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/MyDE0_Nano.sv Line: 21
    Warning (13410): Pin "DRAM_ADDR[11]" is stuck at GND File: C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/MyDE0_Nano.sv Line: 21
    Warning (13410): Pin "DRAM_ADDR[12]" is stuck at GND File: C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/MyDE0_Nano.sv Line: 21
    Warning (13410): Pin "DRAM_BA[0]" is stuck at GND File: C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/MyDE0_Nano.sv Line: 22
    Warning (13410): Pin "DRAM_BA[1]" is stuck at GND File: C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/MyDE0_Nano.sv Line: 22
    Warning (13410): Pin "DRAM_CAS_N" is stuck at GND File: C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/MyDE0_Nano.sv Line: 23
    Warning (13410): Pin "DRAM_CKE" is stuck at GND File: C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/MyDE0_Nano.sv Line: 24
    Warning (13410): Pin "DRAM_CLK" is stuck at GND File: C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/MyDE0_Nano.sv Line: 25
    Warning (13410): Pin "DRAM_CS_N" is stuck at GND File: C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/MyDE0_Nano.sv Line: 26
    Warning (13410): Pin "DRAM_DQM[0]" is stuck at GND File: C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/MyDE0_Nano.sv Line: 28
    Warning (13410): Pin "DRAM_DQM[1]" is stuck at GND File: C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/MyDE0_Nano.sv Line: 28
    Warning (13410): Pin "DRAM_RAS_N" is stuck at GND File: C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/MyDE0_Nano.sv Line: 29
    Warning (13410): Pin "DRAM_WE_N" is stuck at GND File: C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/MyDE0_Nano.sv Line: 30
    Warning (13410): Pin "EPCS_ASDO" is stuck at GND File: C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/MyDE0_Nano.sv Line: 33
    Warning (13410): Pin "EPCS_DCLK" is stuck at GND File: C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/MyDE0_Nano.sv Line: 35
    Warning (13410): Pin "EPCS_NCSO" is stuck at GND File: C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/MyDE0_Nano.sv Line: 36
    Warning (13410): Pin "G_SENSOR_CS_N" is stuck at GND File: C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/MyDE0_Nano.sv Line: 39
    Warning (13410): Pin "I2C_SCLK" is stuck at GND File: C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/MyDE0_Nano.sv Line: 41
    Warning (13410): Pin "ADC_CS_N" is stuck at GND File: C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/MyDE0_Nano.sv Line: 45
    Warning (13410): Pin "ADC_SADDR" is stuck at GND File: C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/MyDE0_Nano.sv Line: 46
    Warning (13410): Pin "ADC_SCLK" is stuck at GND File: C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/MyDE0_Nano.sv Line: 47
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Warning (14632): Output pin "pre_syn.bp.spi_slave_instance_SPI_CS" driven by bidirectional pin "GPIO_0_PI[9]" cannot be tri-stated File: C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/MyDE0_Nano.sv Line: 55
Warning (14632): Output pin "pre_syn.bp.spi_slave_instance_SPI_CLK" driven by bidirectional pin "GPIO_0_PI[11]" cannot be tri-stated File: C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/MyDE0_Nano.sv Line: 55
Warning (14632): Output pin "pre_syn.bp.spi_slave_instance_SPI_MOSI" driven by bidirectional pin "GPIO_0_PI[15]" cannot be tri-stated File: C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/MyDE0_Nano.sv Line: 55
Info (17049): 723 registers lost all their fanouts during netlist optimizations.
Info (17036): Removed 7 MSB VCC or GND address nodes from RAM block "dmem:dmem|altsyncram:RAM_rtl_0|altsyncram_grb1:auto_generated|ALTSYNCRAM" File: C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/db/altsyncram_grb1.tdf Line: 36
Info (144001): Generated suppressed messages file C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/MyDE0_Nano.map.smsg
Info (35024): Successfully connected in-system debug instance "auto_signaltap_0" to all 145 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 16 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "KEY[0]" File: C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/MyDE0_Nano.sv Line: 15
    Warning (15610): No output dependent on input pin "KEY[1]" File: C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/MyDE0_Nano.sv Line: 15
    Warning (15610): No output dependent on input pin "SW[0]" File: C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/MyDE0_Nano.sv Line: 18
    Warning (15610): No output dependent on input pin "SW[1]" File: C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/MyDE0_Nano.sv Line: 18
    Warning (15610): No output dependent on input pin "SW[2]" File: C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/MyDE0_Nano.sv Line: 18
    Warning (15610): No output dependent on input pin "SW[3]" File: C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/MyDE0_Nano.sv Line: 18
    Warning (15610): No output dependent on input pin "EPCS_DATA0" File: C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/MyDE0_Nano.sv Line: 34
    Warning (15610): No output dependent on input pin "G_SENSOR_INT" File: C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/MyDE0_Nano.sv Line: 40
    Warning (15610): No output dependent on input pin "ADC_SDAT" File: C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/MyDE0_Nano.sv Line: 48
    Warning (15610): No output dependent on input pin "GPIO_2_IN[0]" File: C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/MyDE0_Nano.sv Line: 52
    Warning (15610): No output dependent on input pin "GPIO_2_IN[1]" File: C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/MyDE0_Nano.sv Line: 52
    Warning (15610): No output dependent on input pin "GPIO_2_IN[2]" File: C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/MyDE0_Nano.sv Line: 52
    Warning (15610): No output dependent on input pin "GPIO_0_PI_IN[0]" File: C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/MyDE0_Nano.sv Line: 56
    Warning (15610): No output dependent on input pin "GPIO_0_PI_IN[1]" File: C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/MyDE0_Nano.sv Line: 56
    Warning (15610): No output dependent on input pin "GPIO_1_IN[0]" File: C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/MyDE0_Nano.sv Line: 61
    Warning (15610): No output dependent on input pin "GPIO_1_IN[1]" File: C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/MyDE0_Nano.sv Line: 61
Info (21057): Implemented 1792 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 20 input pins
    Info (21059): Implemented 40 output pins
    Info (21060): Implemented 98 bidirectional pins
    Info (21061): Implemented 1529 logic cells
    Info (21064): Implemented 104 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 255 warnings
    Info: Peak virtual memory: 4869 megabytes
    Info: Processing ended: Thu Nov 21 15:12:43 2024
    Info: Elapsed time: 00:01:10
    Info: Total CPU time (on all processors): 00:00:20


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/auwattiez/Desktop/Lab5/Quartus-Pipelined/MyDE0_Nano.map.smsg.


