INFO: [VRFC 10-163] Analyzing VHDL file "D:/Documents/xsvece00/Digital-electronics-1/labs/06-counter/counter/counter.srcs/sim_1/new/tb_clock_enable.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_clock_enable'
