# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../OExp04-ALU.ip_user_files/bd/ALU/ipshared/8893/MUX8T1_32.v" \
"../../../../OExp04-ALU.ip_user_files/bd/ALU/ip/ALU_MUX8T1_32_0_0/sim/ALU_MUX8T1_32_0_0.v" \
"../../../../OExp04-ALU.ip_user_files/bd/ALU/ipshared/69d3/addc_32.v" \
"../../../../OExp04-ALU.ip_user_files/bd/ALU/ip/ALU_addc_32_0_0/sim/ALU_addc_32_0_0.v" \
"../../../../OExp04-ALU.ip_user_files/bd/ALU/ipshared/2f3b/and32.v" \
"../../../../OExp04-ALU.ip_user_files/bd/ALU/ip/ALU_and32_0_0/sim/ALU_and32_0_0.v" \
"../../../../OExp04-ALU.ip_user_files/bd/ALU/ipshared/326e/or32.v" \
"../../../../OExp04-ALU.ip_user_files/bd/ALU/ip/ALU_or32_0_0/sim/ALU_or32_0_0.v" \
"../../../../OExp04-ALU.ip_user_files/bd/ALU/ipshared/21e4/xor32.v" \
"../../../../OExp04-ALU.ip_user_files/bd/ALU/ip/ALU_xor32_0_0/sim/ALU_xor32_0_0.v" \
"../../../../OExp04-ALU.ip_user_files/bd/ALU/ipshared/6e8d/nor32.v" \
"../../../../OExp04-ALU.ip_user_files/bd/ALU/ip/ALU_nor32_0_0/sim/ALU_nor32_0_0.v" \
"../../../../OExp04-ALU.ip_user_files/bd/ALU/ip/ALU_xor32_0_1/sim/ALU_xor32_0_1.v" \
"../../../../OExp04-ALU.ip_user_files/bd/ALU/ipshared/d0ad/srl32.v" \
"../../../../OExp04-ALU.ip_user_files/bd/ALU/ip/ALU_srl32_0_0/sim/ALU_srl32_0_0.v" \
"../../../../OExp04-ALU.ip_user_files/bd/ALU/ipshared/f261/or_bit_32.v" \
"../../../../OExp04-ALU.ip_user_files/bd/ALU/ip/ALU_or_bit_32_0_0/sim/ALU_or_bit_32_0_0.v" \
"../../../../OExp04-ALU.ip_user_files/bd/ALU/ipshared/d8f1/SignalExt_32.v" \
"../../../../OExp04-ALU.ip_user_files/bd/ALU/ip/ALU_SignalExt_32_0_0/sim/ALU_SignalExt_32_0_0.v" \
"../../../../OExp04-ALU.ip_user_files/bd/ALU/ip/ALU_xlslice_0_0/sim/ALU_xlslice_0_0.v" \
"../../../../OExp04-ALU.ip_user_files/bd/ALU/ip/ALU_xlslice_1_0/sim/ALU_xlslice_1_0.v" \
"../../../../OExp04-ALU.ip_user_files/bd/ALU/ip/ALU_xlslice_2_0/sim/ALU_xlslice_2_0.v" \
"../../../../OExp04-ALU.ip_user_files/bd/ALU/ip/ALU_xlconstant_0_0/sim/ALU_xlconstant_0_0.v" \
"../../../../OExp04-ALU.ip_user_files/bd/ALU/ip/ALU_xlconcat_0_0/sim/ALU_xlconcat_0_0.v" \
"../../../../OExp04-ALU.ip_user_files/bd/ALU/sim/ALU.v" \
"../../../../OExp04-ALU.srcs/sources_1/bd/ALU/hdl/ALU_wrapper.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
