{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1712085142013 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1712085142014 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr  2 15:12:21 2024 " "Processing started: Tue Apr  2 15:12:21 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1712085142014 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712085142014 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off g31_SHA256 -c g31_SHA256 " "Command: quartus_map --read_settings_files=on --write_settings_files=off g31_SHA256 -c g31_SHA256" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712085142014 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1712085142350 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1712085142350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab2/g31_sig_ch_maj.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lab2/g31_sig_ch_maj.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g31_SIG_CH_MAJ-Behavioral " "Found design unit 1: g31_SIG_CH_MAJ-Behavioral" {  } { { "lab2/g31_SIG_CH_MAJ.vhd" "" { Text "//campus.mcgill.ca/emf/cpe/acorbi2/My Documents/ECSE325/ECSE-325/lab2/g31_SIG_CH_MAJ.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712085146302 ""} { "Info" "ISGN_ENTITY_NAME" "1 g31_SIG_CH_MAJ " "Found entity 1: g31_SIG_CH_MAJ" {  } { { "lab2/g31_SIG_CH_MAJ.vhd" "" { Text "//campus.mcgill.ca/emf/cpe/acorbi2/My Documents/ECSE325/ECSE-325/lab2/g31_SIG_CH_MAJ.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712085146302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712085146302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g31_sha256.vhd 2 1 " "Found 2 design units, including 1 entities, in source file g31_sha256.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g31_SHA256-lab3 " "Found design unit 1: g31_SHA256-lab3" {  } { { "g31_SHA256.vhd" "" { Text "//campus.mcgill.ca/emf/cpe/acorbi2/My Documents/ECSE325/ECSE-325/g31_SHA256.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712085146342 ""} { "Info" "ISGN_ENTITY_NAME" "1 g31_SHA256 " "Found entity 1: g31_SHA256" {  } { { "g31_SHA256.vhd" "" { Text "//campus.mcgill.ca/emf/cpe/acorbi2/My Documents/ECSE325/ECSE-325/g31_SHA256.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712085146342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712085146342 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"\"c67178f2“\" end of line inside a string g31_Hash_Core.vhd(51) " "VHDL syntax error at g31_Hash_Core.vhd(51) near text \"\"c67178f2“\" end of line inside a string" {  } { { "g31_Hash_Core.vhd" "" { Text "//campus.mcgill.ca/emf/cpe/acorbi2/My Documents/ECSE325/ECSE-325/g31_Hash_Core.vhd" 51 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712085146348 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\")\";  expecting \"!\", or \"=>\" g31_Hash_Core.vhd(51) " "VHDL syntax error at g31_Hash_Core.vhd(51) near text \")\";  expecting \"!\", or \"=>\"" {  } { { "g31_Hash_Core.vhd" "" { Text "//campus.mcgill.ca/emf/cpe/acorbi2/My Documents/ECSE325/ECSE-325/g31_Hash_Core.vhd" 51 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712085146349 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"process\";  expecting \"begin\", or a declaration statement g31_Hash_Core.vhd(106) " "VHDL syntax error at g31_Hash_Core.vhd(106) near text \"process\";  expecting \"begin\", or a declaration statement" {  } { { "g31_Hash_Core.vhd" "" { Text "//campus.mcgill.ca/emf/cpe/acorbi2/My Documents/ECSE325/ECSE-325/g31_Hash_Core.vhd" 106 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712085146349 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"process\";  expecting \";\", or an identifier (\"process\" is a reserved keyword), or \"architecture\" g31_Hash_Core.vhd(114) " "VHDL syntax error at g31_Hash_Core.vhd(114) near text \"process\";  expecting \";\", or an identifier (\"process\" is a reserved keyword), or \"architecture\"" {  } { { "g31_Hash_Core.vhd" "" { Text "//campus.mcgill.ca/emf/cpe/acorbi2/My Documents/ECSE325/ECSE-325/g31_Hash_Core.vhd" 114 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712085146349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g31_hash_core.vhd 0 0 " "Found 0 design units, including 0 entities, in source file g31_hash_core.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712085146350 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 4 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4863 " "Peak virtual memory: 4863 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1712085146665 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Apr  2 15:12:26 2024 " "Processing ended: Tue Apr  2 15:12:26 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1712085146665 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1712085146665 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1712085146665 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1712085146665 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 6 s 1  " "Quartus Prime Full Compilation was unsuccessful. 6 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1712085147457 ""}
