
EmbeddedSystemsCourse.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000bc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002d24  080000bc  080000bc  000100bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000088  08002de0  08002de0  00012de0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002e68  08002e68  0002001c  2**0
                  CONTENTS
  4 .ARM          00000008  08002e68  08002e68  00012e68  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08002e70  08002e70  0002001c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002e70  08002e70  00012e70  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002e74  08002e74  00012e74  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000001c  20000000  08002e78  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000b0  2000001c  08002e94  0002001c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200000cc  08002e94  000200cc  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0002001c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000b4c2  00000000  00000000  00020044  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001993  00000000  00000000  0002b506  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000008a0  00000000  00000000  0002cea0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000808  00000000  00000000  0002d740  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001a631  00000000  00000000  0002df48  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000ad56  00000000  00000000  00048579  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000ac50f  00000000  00000000  000532cf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000ff7de  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001de8  00000000  00000000  000ff830  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000bc <__do_global_dtors_aux>:
 80000bc:	b510      	push	{r4, lr}
 80000be:	4c06      	ldr	r4, [pc, #24]	; (80000d8 <__do_global_dtors_aux+0x1c>)
 80000c0:	7823      	ldrb	r3, [r4, #0]
 80000c2:	2b00      	cmp	r3, #0
 80000c4:	d107      	bne.n	80000d6 <__do_global_dtors_aux+0x1a>
 80000c6:	4b05      	ldr	r3, [pc, #20]	; (80000dc <__do_global_dtors_aux+0x20>)
 80000c8:	2b00      	cmp	r3, #0
 80000ca:	d002      	beq.n	80000d2 <__do_global_dtors_aux+0x16>
 80000cc:	4804      	ldr	r0, [pc, #16]	; (80000e0 <__do_global_dtors_aux+0x24>)
 80000ce:	e000      	b.n	80000d2 <__do_global_dtors_aux+0x16>
 80000d0:	bf00      	nop
 80000d2:	2301      	movs	r3, #1
 80000d4:	7023      	strb	r3, [r4, #0]
 80000d6:	bd10      	pop	{r4, pc}
 80000d8:	2000001c 	.word	0x2000001c
 80000dc:	00000000 	.word	0x00000000
 80000e0:	08002dc8 	.word	0x08002dc8

080000e4 <frame_dummy>:
 80000e4:	4b04      	ldr	r3, [pc, #16]	; (80000f8 <frame_dummy+0x14>)
 80000e6:	b510      	push	{r4, lr}
 80000e8:	2b00      	cmp	r3, #0
 80000ea:	d003      	beq.n	80000f4 <frame_dummy+0x10>
 80000ec:	4903      	ldr	r1, [pc, #12]	; (80000fc <frame_dummy+0x18>)
 80000ee:	4804      	ldr	r0, [pc, #16]	; (8000100 <frame_dummy+0x1c>)
 80000f0:	e000      	b.n	80000f4 <frame_dummy+0x10>
 80000f2:	bf00      	nop
 80000f4:	bd10      	pop	{r4, pc}
 80000f6:	46c0      	nop			; (mov r8, r8)
 80000f8:	00000000 	.word	0x00000000
 80000fc:	20000020 	.word	0x20000020
 8000100:	08002dc8 	.word	0x08002dc8

08000104 <__udivsi3>:
 8000104:	2200      	movs	r2, #0
 8000106:	0843      	lsrs	r3, r0, #1
 8000108:	428b      	cmp	r3, r1
 800010a:	d374      	bcc.n	80001f6 <__udivsi3+0xf2>
 800010c:	0903      	lsrs	r3, r0, #4
 800010e:	428b      	cmp	r3, r1
 8000110:	d35f      	bcc.n	80001d2 <__udivsi3+0xce>
 8000112:	0a03      	lsrs	r3, r0, #8
 8000114:	428b      	cmp	r3, r1
 8000116:	d344      	bcc.n	80001a2 <__udivsi3+0x9e>
 8000118:	0b03      	lsrs	r3, r0, #12
 800011a:	428b      	cmp	r3, r1
 800011c:	d328      	bcc.n	8000170 <__udivsi3+0x6c>
 800011e:	0c03      	lsrs	r3, r0, #16
 8000120:	428b      	cmp	r3, r1
 8000122:	d30d      	bcc.n	8000140 <__udivsi3+0x3c>
 8000124:	22ff      	movs	r2, #255	; 0xff
 8000126:	0209      	lsls	r1, r1, #8
 8000128:	ba12      	rev	r2, r2
 800012a:	0c03      	lsrs	r3, r0, #16
 800012c:	428b      	cmp	r3, r1
 800012e:	d302      	bcc.n	8000136 <__udivsi3+0x32>
 8000130:	1212      	asrs	r2, r2, #8
 8000132:	0209      	lsls	r1, r1, #8
 8000134:	d065      	beq.n	8000202 <__udivsi3+0xfe>
 8000136:	0b03      	lsrs	r3, r0, #12
 8000138:	428b      	cmp	r3, r1
 800013a:	d319      	bcc.n	8000170 <__udivsi3+0x6c>
 800013c:	e000      	b.n	8000140 <__udivsi3+0x3c>
 800013e:	0a09      	lsrs	r1, r1, #8
 8000140:	0bc3      	lsrs	r3, r0, #15
 8000142:	428b      	cmp	r3, r1
 8000144:	d301      	bcc.n	800014a <__udivsi3+0x46>
 8000146:	03cb      	lsls	r3, r1, #15
 8000148:	1ac0      	subs	r0, r0, r3
 800014a:	4152      	adcs	r2, r2
 800014c:	0b83      	lsrs	r3, r0, #14
 800014e:	428b      	cmp	r3, r1
 8000150:	d301      	bcc.n	8000156 <__udivsi3+0x52>
 8000152:	038b      	lsls	r3, r1, #14
 8000154:	1ac0      	subs	r0, r0, r3
 8000156:	4152      	adcs	r2, r2
 8000158:	0b43      	lsrs	r3, r0, #13
 800015a:	428b      	cmp	r3, r1
 800015c:	d301      	bcc.n	8000162 <__udivsi3+0x5e>
 800015e:	034b      	lsls	r3, r1, #13
 8000160:	1ac0      	subs	r0, r0, r3
 8000162:	4152      	adcs	r2, r2
 8000164:	0b03      	lsrs	r3, r0, #12
 8000166:	428b      	cmp	r3, r1
 8000168:	d301      	bcc.n	800016e <__udivsi3+0x6a>
 800016a:	030b      	lsls	r3, r1, #12
 800016c:	1ac0      	subs	r0, r0, r3
 800016e:	4152      	adcs	r2, r2
 8000170:	0ac3      	lsrs	r3, r0, #11
 8000172:	428b      	cmp	r3, r1
 8000174:	d301      	bcc.n	800017a <__udivsi3+0x76>
 8000176:	02cb      	lsls	r3, r1, #11
 8000178:	1ac0      	subs	r0, r0, r3
 800017a:	4152      	adcs	r2, r2
 800017c:	0a83      	lsrs	r3, r0, #10
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x82>
 8000182:	028b      	lsls	r3, r1, #10
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0a43      	lsrs	r3, r0, #9
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x8e>
 800018e:	024b      	lsls	r3, r1, #9
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0a03      	lsrs	r3, r0, #8
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x9a>
 800019a:	020b      	lsls	r3, r1, #8
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	d2cd      	bcs.n	800013e <__udivsi3+0x3a>
 80001a2:	09c3      	lsrs	r3, r0, #7
 80001a4:	428b      	cmp	r3, r1
 80001a6:	d301      	bcc.n	80001ac <__udivsi3+0xa8>
 80001a8:	01cb      	lsls	r3, r1, #7
 80001aa:	1ac0      	subs	r0, r0, r3
 80001ac:	4152      	adcs	r2, r2
 80001ae:	0983      	lsrs	r3, r0, #6
 80001b0:	428b      	cmp	r3, r1
 80001b2:	d301      	bcc.n	80001b8 <__udivsi3+0xb4>
 80001b4:	018b      	lsls	r3, r1, #6
 80001b6:	1ac0      	subs	r0, r0, r3
 80001b8:	4152      	adcs	r2, r2
 80001ba:	0943      	lsrs	r3, r0, #5
 80001bc:	428b      	cmp	r3, r1
 80001be:	d301      	bcc.n	80001c4 <__udivsi3+0xc0>
 80001c0:	014b      	lsls	r3, r1, #5
 80001c2:	1ac0      	subs	r0, r0, r3
 80001c4:	4152      	adcs	r2, r2
 80001c6:	0903      	lsrs	r3, r0, #4
 80001c8:	428b      	cmp	r3, r1
 80001ca:	d301      	bcc.n	80001d0 <__udivsi3+0xcc>
 80001cc:	010b      	lsls	r3, r1, #4
 80001ce:	1ac0      	subs	r0, r0, r3
 80001d0:	4152      	adcs	r2, r2
 80001d2:	08c3      	lsrs	r3, r0, #3
 80001d4:	428b      	cmp	r3, r1
 80001d6:	d301      	bcc.n	80001dc <__udivsi3+0xd8>
 80001d8:	00cb      	lsls	r3, r1, #3
 80001da:	1ac0      	subs	r0, r0, r3
 80001dc:	4152      	adcs	r2, r2
 80001de:	0883      	lsrs	r3, r0, #2
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xe4>
 80001e4:	008b      	lsls	r3, r1, #2
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	0843      	lsrs	r3, r0, #1
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xf0>
 80001f0:	004b      	lsls	r3, r1, #1
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	1a41      	subs	r1, r0, r1
 80001f8:	d200      	bcs.n	80001fc <__udivsi3+0xf8>
 80001fa:	4601      	mov	r1, r0
 80001fc:	4152      	adcs	r2, r2
 80001fe:	4610      	mov	r0, r2
 8000200:	4770      	bx	lr
 8000202:	e7ff      	b.n	8000204 <__udivsi3+0x100>
 8000204:	b501      	push	{r0, lr}
 8000206:	2000      	movs	r0, #0
 8000208:	f000 f8f0 	bl	80003ec <__aeabi_idiv0>
 800020c:	bd02      	pop	{r1, pc}
 800020e:	46c0      	nop			; (mov r8, r8)

08000210 <__aeabi_uidivmod>:
 8000210:	2900      	cmp	r1, #0
 8000212:	d0f7      	beq.n	8000204 <__udivsi3+0x100>
 8000214:	e776      	b.n	8000104 <__udivsi3>
 8000216:	4770      	bx	lr

08000218 <__divsi3>:
 8000218:	4603      	mov	r3, r0
 800021a:	430b      	orrs	r3, r1
 800021c:	d47f      	bmi.n	800031e <__divsi3+0x106>
 800021e:	2200      	movs	r2, #0
 8000220:	0843      	lsrs	r3, r0, #1
 8000222:	428b      	cmp	r3, r1
 8000224:	d374      	bcc.n	8000310 <__divsi3+0xf8>
 8000226:	0903      	lsrs	r3, r0, #4
 8000228:	428b      	cmp	r3, r1
 800022a:	d35f      	bcc.n	80002ec <__divsi3+0xd4>
 800022c:	0a03      	lsrs	r3, r0, #8
 800022e:	428b      	cmp	r3, r1
 8000230:	d344      	bcc.n	80002bc <__divsi3+0xa4>
 8000232:	0b03      	lsrs	r3, r0, #12
 8000234:	428b      	cmp	r3, r1
 8000236:	d328      	bcc.n	800028a <__divsi3+0x72>
 8000238:	0c03      	lsrs	r3, r0, #16
 800023a:	428b      	cmp	r3, r1
 800023c:	d30d      	bcc.n	800025a <__divsi3+0x42>
 800023e:	22ff      	movs	r2, #255	; 0xff
 8000240:	0209      	lsls	r1, r1, #8
 8000242:	ba12      	rev	r2, r2
 8000244:	0c03      	lsrs	r3, r0, #16
 8000246:	428b      	cmp	r3, r1
 8000248:	d302      	bcc.n	8000250 <__divsi3+0x38>
 800024a:	1212      	asrs	r2, r2, #8
 800024c:	0209      	lsls	r1, r1, #8
 800024e:	d065      	beq.n	800031c <__divsi3+0x104>
 8000250:	0b03      	lsrs	r3, r0, #12
 8000252:	428b      	cmp	r3, r1
 8000254:	d319      	bcc.n	800028a <__divsi3+0x72>
 8000256:	e000      	b.n	800025a <__divsi3+0x42>
 8000258:	0a09      	lsrs	r1, r1, #8
 800025a:	0bc3      	lsrs	r3, r0, #15
 800025c:	428b      	cmp	r3, r1
 800025e:	d301      	bcc.n	8000264 <__divsi3+0x4c>
 8000260:	03cb      	lsls	r3, r1, #15
 8000262:	1ac0      	subs	r0, r0, r3
 8000264:	4152      	adcs	r2, r2
 8000266:	0b83      	lsrs	r3, r0, #14
 8000268:	428b      	cmp	r3, r1
 800026a:	d301      	bcc.n	8000270 <__divsi3+0x58>
 800026c:	038b      	lsls	r3, r1, #14
 800026e:	1ac0      	subs	r0, r0, r3
 8000270:	4152      	adcs	r2, r2
 8000272:	0b43      	lsrs	r3, r0, #13
 8000274:	428b      	cmp	r3, r1
 8000276:	d301      	bcc.n	800027c <__divsi3+0x64>
 8000278:	034b      	lsls	r3, r1, #13
 800027a:	1ac0      	subs	r0, r0, r3
 800027c:	4152      	adcs	r2, r2
 800027e:	0b03      	lsrs	r3, r0, #12
 8000280:	428b      	cmp	r3, r1
 8000282:	d301      	bcc.n	8000288 <__divsi3+0x70>
 8000284:	030b      	lsls	r3, r1, #12
 8000286:	1ac0      	subs	r0, r0, r3
 8000288:	4152      	adcs	r2, r2
 800028a:	0ac3      	lsrs	r3, r0, #11
 800028c:	428b      	cmp	r3, r1
 800028e:	d301      	bcc.n	8000294 <__divsi3+0x7c>
 8000290:	02cb      	lsls	r3, r1, #11
 8000292:	1ac0      	subs	r0, r0, r3
 8000294:	4152      	adcs	r2, r2
 8000296:	0a83      	lsrs	r3, r0, #10
 8000298:	428b      	cmp	r3, r1
 800029a:	d301      	bcc.n	80002a0 <__divsi3+0x88>
 800029c:	028b      	lsls	r3, r1, #10
 800029e:	1ac0      	subs	r0, r0, r3
 80002a0:	4152      	adcs	r2, r2
 80002a2:	0a43      	lsrs	r3, r0, #9
 80002a4:	428b      	cmp	r3, r1
 80002a6:	d301      	bcc.n	80002ac <__divsi3+0x94>
 80002a8:	024b      	lsls	r3, r1, #9
 80002aa:	1ac0      	subs	r0, r0, r3
 80002ac:	4152      	adcs	r2, r2
 80002ae:	0a03      	lsrs	r3, r0, #8
 80002b0:	428b      	cmp	r3, r1
 80002b2:	d301      	bcc.n	80002b8 <__divsi3+0xa0>
 80002b4:	020b      	lsls	r3, r1, #8
 80002b6:	1ac0      	subs	r0, r0, r3
 80002b8:	4152      	adcs	r2, r2
 80002ba:	d2cd      	bcs.n	8000258 <__divsi3+0x40>
 80002bc:	09c3      	lsrs	r3, r0, #7
 80002be:	428b      	cmp	r3, r1
 80002c0:	d301      	bcc.n	80002c6 <__divsi3+0xae>
 80002c2:	01cb      	lsls	r3, r1, #7
 80002c4:	1ac0      	subs	r0, r0, r3
 80002c6:	4152      	adcs	r2, r2
 80002c8:	0983      	lsrs	r3, r0, #6
 80002ca:	428b      	cmp	r3, r1
 80002cc:	d301      	bcc.n	80002d2 <__divsi3+0xba>
 80002ce:	018b      	lsls	r3, r1, #6
 80002d0:	1ac0      	subs	r0, r0, r3
 80002d2:	4152      	adcs	r2, r2
 80002d4:	0943      	lsrs	r3, r0, #5
 80002d6:	428b      	cmp	r3, r1
 80002d8:	d301      	bcc.n	80002de <__divsi3+0xc6>
 80002da:	014b      	lsls	r3, r1, #5
 80002dc:	1ac0      	subs	r0, r0, r3
 80002de:	4152      	adcs	r2, r2
 80002e0:	0903      	lsrs	r3, r0, #4
 80002e2:	428b      	cmp	r3, r1
 80002e4:	d301      	bcc.n	80002ea <__divsi3+0xd2>
 80002e6:	010b      	lsls	r3, r1, #4
 80002e8:	1ac0      	subs	r0, r0, r3
 80002ea:	4152      	adcs	r2, r2
 80002ec:	08c3      	lsrs	r3, r0, #3
 80002ee:	428b      	cmp	r3, r1
 80002f0:	d301      	bcc.n	80002f6 <__divsi3+0xde>
 80002f2:	00cb      	lsls	r3, r1, #3
 80002f4:	1ac0      	subs	r0, r0, r3
 80002f6:	4152      	adcs	r2, r2
 80002f8:	0883      	lsrs	r3, r0, #2
 80002fa:	428b      	cmp	r3, r1
 80002fc:	d301      	bcc.n	8000302 <__divsi3+0xea>
 80002fe:	008b      	lsls	r3, r1, #2
 8000300:	1ac0      	subs	r0, r0, r3
 8000302:	4152      	adcs	r2, r2
 8000304:	0843      	lsrs	r3, r0, #1
 8000306:	428b      	cmp	r3, r1
 8000308:	d301      	bcc.n	800030e <__divsi3+0xf6>
 800030a:	004b      	lsls	r3, r1, #1
 800030c:	1ac0      	subs	r0, r0, r3
 800030e:	4152      	adcs	r2, r2
 8000310:	1a41      	subs	r1, r0, r1
 8000312:	d200      	bcs.n	8000316 <__divsi3+0xfe>
 8000314:	4601      	mov	r1, r0
 8000316:	4152      	adcs	r2, r2
 8000318:	4610      	mov	r0, r2
 800031a:	4770      	bx	lr
 800031c:	e05d      	b.n	80003da <__divsi3+0x1c2>
 800031e:	0fca      	lsrs	r2, r1, #31
 8000320:	d000      	beq.n	8000324 <__divsi3+0x10c>
 8000322:	4249      	negs	r1, r1
 8000324:	1003      	asrs	r3, r0, #32
 8000326:	d300      	bcc.n	800032a <__divsi3+0x112>
 8000328:	4240      	negs	r0, r0
 800032a:	4053      	eors	r3, r2
 800032c:	2200      	movs	r2, #0
 800032e:	469c      	mov	ip, r3
 8000330:	0903      	lsrs	r3, r0, #4
 8000332:	428b      	cmp	r3, r1
 8000334:	d32d      	bcc.n	8000392 <__divsi3+0x17a>
 8000336:	0a03      	lsrs	r3, r0, #8
 8000338:	428b      	cmp	r3, r1
 800033a:	d312      	bcc.n	8000362 <__divsi3+0x14a>
 800033c:	22fc      	movs	r2, #252	; 0xfc
 800033e:	0189      	lsls	r1, r1, #6
 8000340:	ba12      	rev	r2, r2
 8000342:	0a03      	lsrs	r3, r0, #8
 8000344:	428b      	cmp	r3, r1
 8000346:	d30c      	bcc.n	8000362 <__divsi3+0x14a>
 8000348:	0189      	lsls	r1, r1, #6
 800034a:	1192      	asrs	r2, r2, #6
 800034c:	428b      	cmp	r3, r1
 800034e:	d308      	bcc.n	8000362 <__divsi3+0x14a>
 8000350:	0189      	lsls	r1, r1, #6
 8000352:	1192      	asrs	r2, r2, #6
 8000354:	428b      	cmp	r3, r1
 8000356:	d304      	bcc.n	8000362 <__divsi3+0x14a>
 8000358:	0189      	lsls	r1, r1, #6
 800035a:	d03a      	beq.n	80003d2 <__divsi3+0x1ba>
 800035c:	1192      	asrs	r2, r2, #6
 800035e:	e000      	b.n	8000362 <__divsi3+0x14a>
 8000360:	0989      	lsrs	r1, r1, #6
 8000362:	09c3      	lsrs	r3, r0, #7
 8000364:	428b      	cmp	r3, r1
 8000366:	d301      	bcc.n	800036c <__divsi3+0x154>
 8000368:	01cb      	lsls	r3, r1, #7
 800036a:	1ac0      	subs	r0, r0, r3
 800036c:	4152      	adcs	r2, r2
 800036e:	0983      	lsrs	r3, r0, #6
 8000370:	428b      	cmp	r3, r1
 8000372:	d301      	bcc.n	8000378 <__divsi3+0x160>
 8000374:	018b      	lsls	r3, r1, #6
 8000376:	1ac0      	subs	r0, r0, r3
 8000378:	4152      	adcs	r2, r2
 800037a:	0943      	lsrs	r3, r0, #5
 800037c:	428b      	cmp	r3, r1
 800037e:	d301      	bcc.n	8000384 <__divsi3+0x16c>
 8000380:	014b      	lsls	r3, r1, #5
 8000382:	1ac0      	subs	r0, r0, r3
 8000384:	4152      	adcs	r2, r2
 8000386:	0903      	lsrs	r3, r0, #4
 8000388:	428b      	cmp	r3, r1
 800038a:	d301      	bcc.n	8000390 <__divsi3+0x178>
 800038c:	010b      	lsls	r3, r1, #4
 800038e:	1ac0      	subs	r0, r0, r3
 8000390:	4152      	adcs	r2, r2
 8000392:	08c3      	lsrs	r3, r0, #3
 8000394:	428b      	cmp	r3, r1
 8000396:	d301      	bcc.n	800039c <__divsi3+0x184>
 8000398:	00cb      	lsls	r3, r1, #3
 800039a:	1ac0      	subs	r0, r0, r3
 800039c:	4152      	adcs	r2, r2
 800039e:	0883      	lsrs	r3, r0, #2
 80003a0:	428b      	cmp	r3, r1
 80003a2:	d301      	bcc.n	80003a8 <__divsi3+0x190>
 80003a4:	008b      	lsls	r3, r1, #2
 80003a6:	1ac0      	subs	r0, r0, r3
 80003a8:	4152      	adcs	r2, r2
 80003aa:	d2d9      	bcs.n	8000360 <__divsi3+0x148>
 80003ac:	0843      	lsrs	r3, r0, #1
 80003ae:	428b      	cmp	r3, r1
 80003b0:	d301      	bcc.n	80003b6 <__divsi3+0x19e>
 80003b2:	004b      	lsls	r3, r1, #1
 80003b4:	1ac0      	subs	r0, r0, r3
 80003b6:	4152      	adcs	r2, r2
 80003b8:	1a41      	subs	r1, r0, r1
 80003ba:	d200      	bcs.n	80003be <__divsi3+0x1a6>
 80003bc:	4601      	mov	r1, r0
 80003be:	4663      	mov	r3, ip
 80003c0:	4152      	adcs	r2, r2
 80003c2:	105b      	asrs	r3, r3, #1
 80003c4:	4610      	mov	r0, r2
 80003c6:	d301      	bcc.n	80003cc <__divsi3+0x1b4>
 80003c8:	4240      	negs	r0, r0
 80003ca:	2b00      	cmp	r3, #0
 80003cc:	d500      	bpl.n	80003d0 <__divsi3+0x1b8>
 80003ce:	4249      	negs	r1, r1
 80003d0:	4770      	bx	lr
 80003d2:	4663      	mov	r3, ip
 80003d4:	105b      	asrs	r3, r3, #1
 80003d6:	d300      	bcc.n	80003da <__divsi3+0x1c2>
 80003d8:	4240      	negs	r0, r0
 80003da:	b501      	push	{r0, lr}
 80003dc:	2000      	movs	r0, #0
 80003de:	f000 f805 	bl	80003ec <__aeabi_idiv0>
 80003e2:	bd02      	pop	{r1, pc}

080003e4 <__aeabi_idivmod>:
 80003e4:	2900      	cmp	r1, #0
 80003e6:	d0f8      	beq.n	80003da <__divsi3+0x1c2>
 80003e8:	e716      	b.n	8000218 <__divsi3>
 80003ea:	4770      	bx	lr

080003ec <__aeabi_idiv0>:
 80003ec:	4770      	bx	lr
 80003ee:	46c0      	nop			; (mov r8, r8)

080003f0 <__aeabi_uldivmod>:
 80003f0:	2b00      	cmp	r3, #0
 80003f2:	d111      	bne.n	8000418 <__aeabi_uldivmod+0x28>
 80003f4:	2a00      	cmp	r2, #0
 80003f6:	d10f      	bne.n	8000418 <__aeabi_uldivmod+0x28>
 80003f8:	2900      	cmp	r1, #0
 80003fa:	d100      	bne.n	80003fe <__aeabi_uldivmod+0xe>
 80003fc:	2800      	cmp	r0, #0
 80003fe:	d002      	beq.n	8000406 <__aeabi_uldivmod+0x16>
 8000400:	2100      	movs	r1, #0
 8000402:	43c9      	mvns	r1, r1
 8000404:	0008      	movs	r0, r1
 8000406:	b407      	push	{r0, r1, r2}
 8000408:	4802      	ldr	r0, [pc, #8]	; (8000414 <__aeabi_uldivmod+0x24>)
 800040a:	a102      	add	r1, pc, #8	; (adr r1, 8000414 <__aeabi_uldivmod+0x24>)
 800040c:	1840      	adds	r0, r0, r1
 800040e:	9002      	str	r0, [sp, #8]
 8000410:	bd03      	pop	{r0, r1, pc}
 8000412:	46c0      	nop			; (mov r8, r8)
 8000414:	ffffffd9 	.word	0xffffffd9
 8000418:	b403      	push	{r0, r1}
 800041a:	4668      	mov	r0, sp
 800041c:	b501      	push	{r0, lr}
 800041e:	9802      	ldr	r0, [sp, #8]
 8000420:	f000 f806 	bl	8000430 <__udivmoddi4>
 8000424:	9b01      	ldr	r3, [sp, #4]
 8000426:	469e      	mov	lr, r3
 8000428:	b002      	add	sp, #8
 800042a:	bc0c      	pop	{r2, r3}
 800042c:	4770      	bx	lr
 800042e:	46c0      	nop			; (mov r8, r8)

08000430 <__udivmoddi4>:
 8000430:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000432:	4657      	mov	r7, sl
 8000434:	464e      	mov	r6, r9
 8000436:	4645      	mov	r5, r8
 8000438:	46de      	mov	lr, fp
 800043a:	b5e0      	push	{r5, r6, r7, lr}
 800043c:	0004      	movs	r4, r0
 800043e:	000d      	movs	r5, r1
 8000440:	4692      	mov	sl, r2
 8000442:	4699      	mov	r9, r3
 8000444:	b083      	sub	sp, #12
 8000446:	428b      	cmp	r3, r1
 8000448:	d830      	bhi.n	80004ac <__udivmoddi4+0x7c>
 800044a:	d02d      	beq.n	80004a8 <__udivmoddi4+0x78>
 800044c:	4649      	mov	r1, r9
 800044e:	4650      	mov	r0, sl
 8000450:	f000 f8ba 	bl	80005c8 <__clzdi2>
 8000454:	0029      	movs	r1, r5
 8000456:	0006      	movs	r6, r0
 8000458:	0020      	movs	r0, r4
 800045a:	f000 f8b5 	bl	80005c8 <__clzdi2>
 800045e:	1a33      	subs	r3, r6, r0
 8000460:	4698      	mov	r8, r3
 8000462:	3b20      	subs	r3, #32
 8000464:	469b      	mov	fp, r3
 8000466:	d433      	bmi.n	80004d0 <__udivmoddi4+0xa0>
 8000468:	465a      	mov	r2, fp
 800046a:	4653      	mov	r3, sl
 800046c:	4093      	lsls	r3, r2
 800046e:	4642      	mov	r2, r8
 8000470:	001f      	movs	r7, r3
 8000472:	4653      	mov	r3, sl
 8000474:	4093      	lsls	r3, r2
 8000476:	001e      	movs	r6, r3
 8000478:	42af      	cmp	r7, r5
 800047a:	d83a      	bhi.n	80004f2 <__udivmoddi4+0xc2>
 800047c:	42af      	cmp	r7, r5
 800047e:	d100      	bne.n	8000482 <__udivmoddi4+0x52>
 8000480:	e078      	b.n	8000574 <__udivmoddi4+0x144>
 8000482:	465b      	mov	r3, fp
 8000484:	1ba4      	subs	r4, r4, r6
 8000486:	41bd      	sbcs	r5, r7
 8000488:	2b00      	cmp	r3, #0
 800048a:	da00      	bge.n	800048e <__udivmoddi4+0x5e>
 800048c:	e075      	b.n	800057a <__udivmoddi4+0x14a>
 800048e:	2200      	movs	r2, #0
 8000490:	2300      	movs	r3, #0
 8000492:	9200      	str	r2, [sp, #0]
 8000494:	9301      	str	r3, [sp, #4]
 8000496:	2301      	movs	r3, #1
 8000498:	465a      	mov	r2, fp
 800049a:	4093      	lsls	r3, r2
 800049c:	9301      	str	r3, [sp, #4]
 800049e:	2301      	movs	r3, #1
 80004a0:	4642      	mov	r2, r8
 80004a2:	4093      	lsls	r3, r2
 80004a4:	9300      	str	r3, [sp, #0]
 80004a6:	e028      	b.n	80004fa <__udivmoddi4+0xca>
 80004a8:	4282      	cmp	r2, r0
 80004aa:	d9cf      	bls.n	800044c <__udivmoddi4+0x1c>
 80004ac:	2200      	movs	r2, #0
 80004ae:	2300      	movs	r3, #0
 80004b0:	9200      	str	r2, [sp, #0]
 80004b2:	9301      	str	r3, [sp, #4]
 80004b4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80004b6:	2b00      	cmp	r3, #0
 80004b8:	d001      	beq.n	80004be <__udivmoddi4+0x8e>
 80004ba:	601c      	str	r4, [r3, #0]
 80004bc:	605d      	str	r5, [r3, #4]
 80004be:	9800      	ldr	r0, [sp, #0]
 80004c0:	9901      	ldr	r1, [sp, #4]
 80004c2:	b003      	add	sp, #12
 80004c4:	bcf0      	pop	{r4, r5, r6, r7}
 80004c6:	46bb      	mov	fp, r7
 80004c8:	46b2      	mov	sl, r6
 80004ca:	46a9      	mov	r9, r5
 80004cc:	46a0      	mov	r8, r4
 80004ce:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80004d0:	4642      	mov	r2, r8
 80004d2:	2320      	movs	r3, #32
 80004d4:	1a9b      	subs	r3, r3, r2
 80004d6:	4652      	mov	r2, sl
 80004d8:	40da      	lsrs	r2, r3
 80004da:	4641      	mov	r1, r8
 80004dc:	0013      	movs	r3, r2
 80004de:	464a      	mov	r2, r9
 80004e0:	408a      	lsls	r2, r1
 80004e2:	0017      	movs	r7, r2
 80004e4:	4642      	mov	r2, r8
 80004e6:	431f      	orrs	r7, r3
 80004e8:	4653      	mov	r3, sl
 80004ea:	4093      	lsls	r3, r2
 80004ec:	001e      	movs	r6, r3
 80004ee:	42af      	cmp	r7, r5
 80004f0:	d9c4      	bls.n	800047c <__udivmoddi4+0x4c>
 80004f2:	2200      	movs	r2, #0
 80004f4:	2300      	movs	r3, #0
 80004f6:	9200      	str	r2, [sp, #0]
 80004f8:	9301      	str	r3, [sp, #4]
 80004fa:	4643      	mov	r3, r8
 80004fc:	2b00      	cmp	r3, #0
 80004fe:	d0d9      	beq.n	80004b4 <__udivmoddi4+0x84>
 8000500:	07fb      	lsls	r3, r7, #31
 8000502:	0872      	lsrs	r2, r6, #1
 8000504:	431a      	orrs	r2, r3
 8000506:	4646      	mov	r6, r8
 8000508:	087b      	lsrs	r3, r7, #1
 800050a:	e00e      	b.n	800052a <__udivmoddi4+0xfa>
 800050c:	42ab      	cmp	r3, r5
 800050e:	d101      	bne.n	8000514 <__udivmoddi4+0xe4>
 8000510:	42a2      	cmp	r2, r4
 8000512:	d80c      	bhi.n	800052e <__udivmoddi4+0xfe>
 8000514:	1aa4      	subs	r4, r4, r2
 8000516:	419d      	sbcs	r5, r3
 8000518:	2001      	movs	r0, #1
 800051a:	1924      	adds	r4, r4, r4
 800051c:	416d      	adcs	r5, r5
 800051e:	2100      	movs	r1, #0
 8000520:	3e01      	subs	r6, #1
 8000522:	1824      	adds	r4, r4, r0
 8000524:	414d      	adcs	r5, r1
 8000526:	2e00      	cmp	r6, #0
 8000528:	d006      	beq.n	8000538 <__udivmoddi4+0x108>
 800052a:	42ab      	cmp	r3, r5
 800052c:	d9ee      	bls.n	800050c <__udivmoddi4+0xdc>
 800052e:	3e01      	subs	r6, #1
 8000530:	1924      	adds	r4, r4, r4
 8000532:	416d      	adcs	r5, r5
 8000534:	2e00      	cmp	r6, #0
 8000536:	d1f8      	bne.n	800052a <__udivmoddi4+0xfa>
 8000538:	9800      	ldr	r0, [sp, #0]
 800053a:	9901      	ldr	r1, [sp, #4]
 800053c:	465b      	mov	r3, fp
 800053e:	1900      	adds	r0, r0, r4
 8000540:	4169      	adcs	r1, r5
 8000542:	2b00      	cmp	r3, #0
 8000544:	db24      	blt.n	8000590 <__udivmoddi4+0x160>
 8000546:	002b      	movs	r3, r5
 8000548:	465a      	mov	r2, fp
 800054a:	4644      	mov	r4, r8
 800054c:	40d3      	lsrs	r3, r2
 800054e:	002a      	movs	r2, r5
 8000550:	40e2      	lsrs	r2, r4
 8000552:	001c      	movs	r4, r3
 8000554:	465b      	mov	r3, fp
 8000556:	0015      	movs	r5, r2
 8000558:	2b00      	cmp	r3, #0
 800055a:	db2a      	blt.n	80005b2 <__udivmoddi4+0x182>
 800055c:	0026      	movs	r6, r4
 800055e:	409e      	lsls	r6, r3
 8000560:	0033      	movs	r3, r6
 8000562:	0026      	movs	r6, r4
 8000564:	4647      	mov	r7, r8
 8000566:	40be      	lsls	r6, r7
 8000568:	0032      	movs	r2, r6
 800056a:	1a80      	subs	r0, r0, r2
 800056c:	4199      	sbcs	r1, r3
 800056e:	9000      	str	r0, [sp, #0]
 8000570:	9101      	str	r1, [sp, #4]
 8000572:	e79f      	b.n	80004b4 <__udivmoddi4+0x84>
 8000574:	42a3      	cmp	r3, r4
 8000576:	d8bc      	bhi.n	80004f2 <__udivmoddi4+0xc2>
 8000578:	e783      	b.n	8000482 <__udivmoddi4+0x52>
 800057a:	4642      	mov	r2, r8
 800057c:	2320      	movs	r3, #32
 800057e:	2100      	movs	r1, #0
 8000580:	1a9b      	subs	r3, r3, r2
 8000582:	2200      	movs	r2, #0
 8000584:	9100      	str	r1, [sp, #0]
 8000586:	9201      	str	r2, [sp, #4]
 8000588:	2201      	movs	r2, #1
 800058a:	40da      	lsrs	r2, r3
 800058c:	9201      	str	r2, [sp, #4]
 800058e:	e786      	b.n	800049e <__udivmoddi4+0x6e>
 8000590:	4642      	mov	r2, r8
 8000592:	2320      	movs	r3, #32
 8000594:	1a9b      	subs	r3, r3, r2
 8000596:	002a      	movs	r2, r5
 8000598:	4646      	mov	r6, r8
 800059a:	409a      	lsls	r2, r3
 800059c:	0023      	movs	r3, r4
 800059e:	40f3      	lsrs	r3, r6
 80005a0:	4644      	mov	r4, r8
 80005a2:	4313      	orrs	r3, r2
 80005a4:	002a      	movs	r2, r5
 80005a6:	40e2      	lsrs	r2, r4
 80005a8:	001c      	movs	r4, r3
 80005aa:	465b      	mov	r3, fp
 80005ac:	0015      	movs	r5, r2
 80005ae:	2b00      	cmp	r3, #0
 80005b0:	dad4      	bge.n	800055c <__udivmoddi4+0x12c>
 80005b2:	4642      	mov	r2, r8
 80005b4:	002f      	movs	r7, r5
 80005b6:	2320      	movs	r3, #32
 80005b8:	0026      	movs	r6, r4
 80005ba:	4097      	lsls	r7, r2
 80005bc:	1a9b      	subs	r3, r3, r2
 80005be:	40de      	lsrs	r6, r3
 80005c0:	003b      	movs	r3, r7
 80005c2:	4333      	orrs	r3, r6
 80005c4:	e7cd      	b.n	8000562 <__udivmoddi4+0x132>
 80005c6:	46c0      	nop			; (mov r8, r8)

080005c8 <__clzdi2>:
 80005c8:	b510      	push	{r4, lr}
 80005ca:	2900      	cmp	r1, #0
 80005cc:	d103      	bne.n	80005d6 <__clzdi2+0xe>
 80005ce:	f000 f807 	bl	80005e0 <__clzsi2>
 80005d2:	3020      	adds	r0, #32
 80005d4:	e002      	b.n	80005dc <__clzdi2+0x14>
 80005d6:	0008      	movs	r0, r1
 80005d8:	f000 f802 	bl	80005e0 <__clzsi2>
 80005dc:	bd10      	pop	{r4, pc}
 80005de:	46c0      	nop			; (mov r8, r8)

080005e0 <__clzsi2>:
 80005e0:	211c      	movs	r1, #28
 80005e2:	2301      	movs	r3, #1
 80005e4:	041b      	lsls	r3, r3, #16
 80005e6:	4298      	cmp	r0, r3
 80005e8:	d301      	bcc.n	80005ee <__clzsi2+0xe>
 80005ea:	0c00      	lsrs	r0, r0, #16
 80005ec:	3910      	subs	r1, #16
 80005ee:	0a1b      	lsrs	r3, r3, #8
 80005f0:	4298      	cmp	r0, r3
 80005f2:	d301      	bcc.n	80005f8 <__clzsi2+0x18>
 80005f4:	0a00      	lsrs	r0, r0, #8
 80005f6:	3908      	subs	r1, #8
 80005f8:	091b      	lsrs	r3, r3, #4
 80005fa:	4298      	cmp	r0, r3
 80005fc:	d301      	bcc.n	8000602 <__clzsi2+0x22>
 80005fe:	0900      	lsrs	r0, r0, #4
 8000600:	3904      	subs	r1, #4
 8000602:	a202      	add	r2, pc, #8	; (adr r2, 800060c <__clzsi2+0x2c>)
 8000604:	5c10      	ldrb	r0, [r2, r0]
 8000606:	1840      	adds	r0, r0, r1
 8000608:	4770      	bx	lr
 800060a:	46c0      	nop			; (mov r8, r8)
 800060c:	02020304 	.word	0x02020304
 8000610:	01010101 	.word	0x01010101
	...

0800061c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800061c:	b580      	push	{r7, lr}
 800061e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000620:	f000 f9de 	bl	80009e0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000624:	f000 f816 	bl	8000654 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000628:	f000 f8c0 	bl	80007ac <MX_GPIO_Init>
  MX_USART2_UART_Init();
 800062c:	f000 f870 	bl	8000710 <MX_USART2_UART_Init>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  HAL_UART_Transmit(&huart2, data,sizeof(data), 1000);
 8000630:	23fa      	movs	r3, #250	; 0xfa
 8000632:	009b      	lsls	r3, r3, #2
 8000634:	4905      	ldr	r1, [pc, #20]	; (800064c <main+0x30>)
 8000636:	4806      	ldr	r0, [pc, #24]	; (8000650 <main+0x34>)
 8000638:	220d      	movs	r2, #13
 800063a:	f001 fcb7 	bl	8001fac <HAL_UART_Transmit>
	  HAL_Delay(500);
 800063e:	23fa      	movs	r3, #250	; 0xfa
 8000640:	005b      	lsls	r3, r3, #1
 8000642:	0018      	movs	r0, r3
 8000644:	f000 fa52 	bl	8000aec <HAL_Delay>
	  HAL_UART_Transmit(&huart2, data,sizeof(data), 1000);
 8000648:	e7f2      	b.n	8000630 <main+0x14>
 800064a:	46c0      	nop			; (mov r8, r8)
 800064c:	20000000 	.word	0x20000000
 8000650:	20000038 	.word	0x20000038

08000654 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000654:	b590      	push	{r4, r7, lr}
 8000656:	b095      	sub	sp, #84	; 0x54
 8000658:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800065a:	2414      	movs	r4, #20
 800065c:	193b      	adds	r3, r7, r4
 800065e:	0018      	movs	r0, r3
 8000660:	233c      	movs	r3, #60	; 0x3c
 8000662:	001a      	movs	r2, r3
 8000664:	2100      	movs	r1, #0
 8000666:	f002 fba7 	bl	8002db8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800066a:	1d3b      	adds	r3, r7, #4
 800066c:	0018      	movs	r0, r3
 800066e:	2310      	movs	r3, #16
 8000670:	001a      	movs	r2, r3
 8000672:	2100      	movs	r1, #0
 8000674:	f002 fba0 	bl	8002db8 <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000678:	2380      	movs	r3, #128	; 0x80
 800067a:	009b      	lsls	r3, r3, #2
 800067c:	0018      	movs	r0, r3
 800067e:	f000 fcad 	bl	8000fdc <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000682:	193b      	adds	r3, r7, r4
 8000684:	2202      	movs	r2, #2
 8000686:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000688:	193b      	adds	r3, r7, r4
 800068a:	2280      	movs	r2, #128	; 0x80
 800068c:	0052      	lsls	r2, r2, #1
 800068e:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 8000690:	0021      	movs	r1, r4
 8000692:	187b      	adds	r3, r7, r1
 8000694:	2200      	movs	r2, #0
 8000696:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000698:	187b      	adds	r3, r7, r1
 800069a:	2240      	movs	r2, #64	; 0x40
 800069c:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800069e:	187b      	adds	r3, r7, r1
 80006a0:	2202      	movs	r2, #2
 80006a2:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80006a4:	187b      	adds	r3, r7, r1
 80006a6:	2202      	movs	r2, #2
 80006a8:	625a      	str	r2, [r3, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 80006aa:	187b      	adds	r3, r7, r1
 80006ac:	2200      	movs	r2, #0
 80006ae:	629a      	str	r2, [r3, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLN = 9;
 80006b0:	187b      	adds	r3, r7, r1
 80006b2:	2209      	movs	r2, #9
 80006b4:	62da      	str	r2, [r3, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80006b6:	187b      	adds	r3, r7, r1
 80006b8:	2280      	movs	r2, #128	; 0x80
 80006ba:	0292      	lsls	r2, r2, #10
 80006bc:	631a      	str	r2, [r3, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80006be:	187b      	adds	r3, r7, r1
 80006c0:	2280      	movs	r2, #128	; 0x80
 80006c2:	0492      	lsls	r2, r2, #18
 80006c4:	635a      	str	r2, [r3, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV3;
 80006c6:	187b      	adds	r3, r7, r1
 80006c8:	2280      	movs	r2, #128	; 0x80
 80006ca:	05d2      	lsls	r2, r2, #23
 80006cc:	639a      	str	r2, [r3, #56]	; 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80006ce:	187b      	adds	r3, r7, r1
 80006d0:	0018      	movs	r0, r3
 80006d2:	f000 fccf 	bl	8001074 <HAL_RCC_OscConfig>
 80006d6:	1e03      	subs	r3, r0, #0
 80006d8:	d001      	beq.n	80006de <SystemClock_Config+0x8a>
  {
    Error_Handler();
 80006da:	f000 f8ad 	bl	8000838 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80006de:	1d3b      	adds	r3, r7, #4
 80006e0:	2207      	movs	r2, #7
 80006e2:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80006e4:	1d3b      	adds	r3, r7, #4
 80006e6:	2202      	movs	r2, #2
 80006e8:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80006ea:	1d3b      	adds	r3, r7, #4
 80006ec:	2200      	movs	r2, #0
 80006ee:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80006f0:	1d3b      	adds	r3, r7, #4
 80006f2:	2200      	movs	r2, #0
 80006f4:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80006f6:	1d3b      	adds	r3, r7, #4
 80006f8:	2101      	movs	r1, #1
 80006fa:	0018      	movs	r0, r3
 80006fc:	f001 f81a 	bl	8001734 <HAL_RCC_ClockConfig>
 8000700:	1e03      	subs	r3, r0, #0
 8000702:	d001      	beq.n	8000708 <SystemClock_Config+0xb4>
  {
    Error_Handler();
 8000704:	f000 f898 	bl	8000838 <Error_Handler>
  }
}
 8000708:	46c0      	nop			; (mov r8, r8)
 800070a:	46bd      	mov	sp, r7
 800070c:	b015      	add	sp, #84	; 0x54
 800070e:	bd90      	pop	{r4, r7, pc}

08000710 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000710:	b580      	push	{r7, lr}
 8000712:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000714:	4b23      	ldr	r3, [pc, #140]	; (80007a4 <MX_USART2_UART_Init+0x94>)
 8000716:	4a24      	ldr	r2, [pc, #144]	; (80007a8 <MX_USART2_UART_Init+0x98>)
 8000718:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800071a:	4b22      	ldr	r3, [pc, #136]	; (80007a4 <MX_USART2_UART_Init+0x94>)
 800071c:	22e1      	movs	r2, #225	; 0xe1
 800071e:	0252      	lsls	r2, r2, #9
 8000720:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000722:	4b20      	ldr	r3, [pc, #128]	; (80007a4 <MX_USART2_UART_Init+0x94>)
 8000724:	2200      	movs	r2, #0
 8000726:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000728:	4b1e      	ldr	r3, [pc, #120]	; (80007a4 <MX_USART2_UART_Init+0x94>)
 800072a:	2200      	movs	r2, #0
 800072c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800072e:	4b1d      	ldr	r3, [pc, #116]	; (80007a4 <MX_USART2_UART_Init+0x94>)
 8000730:	2200      	movs	r2, #0
 8000732:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000734:	4b1b      	ldr	r3, [pc, #108]	; (80007a4 <MX_USART2_UART_Init+0x94>)
 8000736:	220c      	movs	r2, #12
 8000738:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800073a:	4b1a      	ldr	r3, [pc, #104]	; (80007a4 <MX_USART2_UART_Init+0x94>)
 800073c:	2200      	movs	r2, #0
 800073e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000740:	4b18      	ldr	r3, [pc, #96]	; (80007a4 <MX_USART2_UART_Init+0x94>)
 8000742:	2200      	movs	r2, #0
 8000744:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000746:	4b17      	ldr	r3, [pc, #92]	; (80007a4 <MX_USART2_UART_Init+0x94>)
 8000748:	2200      	movs	r2, #0
 800074a:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800074c:	4b15      	ldr	r3, [pc, #84]	; (80007a4 <MX_USART2_UART_Init+0x94>)
 800074e:	2200      	movs	r2, #0
 8000750:	625a      	str	r2, [r3, #36]	; 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000752:	4b14      	ldr	r3, [pc, #80]	; (80007a4 <MX_USART2_UART_Init+0x94>)
 8000754:	2200      	movs	r2, #0
 8000756:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000758:	4b12      	ldr	r3, [pc, #72]	; (80007a4 <MX_USART2_UART_Init+0x94>)
 800075a:	0018      	movs	r0, r3
 800075c:	f001 fbd0 	bl	8001f00 <HAL_UART_Init>
 8000760:	1e03      	subs	r3, r0, #0
 8000762:	d001      	beq.n	8000768 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8000764:	f000 f868 	bl	8000838 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000768:	4b0e      	ldr	r3, [pc, #56]	; (80007a4 <MX_USART2_UART_Init+0x94>)
 800076a:	2100      	movs	r1, #0
 800076c:	0018      	movs	r0, r3
 800076e:	f002 fa1f 	bl	8002bb0 <HAL_UARTEx_SetTxFifoThreshold>
 8000772:	1e03      	subs	r3, r0, #0
 8000774:	d001      	beq.n	800077a <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 8000776:	f000 f85f 	bl	8000838 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800077a:	4b0a      	ldr	r3, [pc, #40]	; (80007a4 <MX_USART2_UART_Init+0x94>)
 800077c:	2100      	movs	r1, #0
 800077e:	0018      	movs	r0, r3
 8000780:	f002 fa56 	bl	8002c30 <HAL_UARTEx_SetRxFifoThreshold>
 8000784:	1e03      	subs	r3, r0, #0
 8000786:	d001      	beq.n	800078c <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 8000788:	f000 f856 	bl	8000838 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 800078c:	4b05      	ldr	r3, [pc, #20]	; (80007a4 <MX_USART2_UART_Init+0x94>)
 800078e:	0018      	movs	r0, r3
 8000790:	f002 f9d4 	bl	8002b3c <HAL_UARTEx_DisableFifoMode>
 8000794:	1e03      	subs	r3, r0, #0
 8000796:	d001      	beq.n	800079c <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 8000798:	f000 f84e 	bl	8000838 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800079c:	46c0      	nop			; (mov r8, r8)
 800079e:	46bd      	mov	sp, r7
 80007a0:	bd80      	pop	{r7, pc}
 80007a2:	46c0      	nop			; (mov r8, r8)
 80007a4:	20000038 	.word	0x20000038
 80007a8:	40004400 	.word	0x40004400

080007ac <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80007ac:	b590      	push	{r4, r7, lr}
 80007ae:	b089      	sub	sp, #36	; 0x24
 80007b0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007b2:	240c      	movs	r4, #12
 80007b4:	193b      	adds	r3, r7, r4
 80007b6:	0018      	movs	r0, r3
 80007b8:	2314      	movs	r3, #20
 80007ba:	001a      	movs	r2, r3
 80007bc:	2100      	movs	r1, #0
 80007be:	f002 fafb 	bl	8002db8 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80007c2:	4b1b      	ldr	r3, [pc, #108]	; (8000830 <MX_GPIO_Init+0x84>)
 80007c4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80007c6:	4b1a      	ldr	r3, [pc, #104]	; (8000830 <MX_GPIO_Init+0x84>)
 80007c8:	2104      	movs	r1, #4
 80007ca:	430a      	orrs	r2, r1
 80007cc:	635a      	str	r2, [r3, #52]	; 0x34
 80007ce:	4b18      	ldr	r3, [pc, #96]	; (8000830 <MX_GPIO_Init+0x84>)
 80007d0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80007d2:	2204      	movs	r2, #4
 80007d4:	4013      	ands	r3, r2
 80007d6:	60bb      	str	r3, [r7, #8]
 80007d8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80007da:	4b15      	ldr	r3, [pc, #84]	; (8000830 <MX_GPIO_Init+0x84>)
 80007dc:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80007de:	4b14      	ldr	r3, [pc, #80]	; (8000830 <MX_GPIO_Init+0x84>)
 80007e0:	2101      	movs	r1, #1
 80007e2:	430a      	orrs	r2, r1
 80007e4:	635a      	str	r2, [r3, #52]	; 0x34
 80007e6:	4b12      	ldr	r3, [pc, #72]	; (8000830 <MX_GPIO_Init+0x84>)
 80007e8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80007ea:	2201      	movs	r2, #1
 80007ec:	4013      	ands	r3, r2
 80007ee:	607b      	str	r3, [r7, #4]
 80007f0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 80007f2:	2380      	movs	r3, #128	; 0x80
 80007f4:	019b      	lsls	r3, r3, #6
 80007f6:	480f      	ldr	r0, [pc, #60]	; (8000834 <MX_GPIO_Init+0x88>)
 80007f8:	2200      	movs	r2, #0
 80007fa:	0019      	movs	r1, r3
 80007fc:	f000 fbd0 	bl	8000fa0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8000800:	193b      	adds	r3, r7, r4
 8000802:	2280      	movs	r2, #128	; 0x80
 8000804:	0192      	lsls	r2, r2, #6
 8000806:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000808:	193b      	adds	r3, r7, r4
 800080a:	2201      	movs	r2, #1
 800080c:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800080e:	193b      	adds	r3, r7, r4
 8000810:	2200      	movs	r2, #0
 8000812:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000814:	193b      	adds	r3, r7, r4
 8000816:	2200      	movs	r2, #0
 8000818:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800081a:	193b      	adds	r3, r7, r4
 800081c:	4a05      	ldr	r2, [pc, #20]	; (8000834 <MX_GPIO_Init+0x88>)
 800081e:	0019      	movs	r1, r3
 8000820:	0010      	movs	r0, r2
 8000822:	f000 fa51 	bl	8000cc8 <HAL_GPIO_Init>

}
 8000826:	46c0      	nop			; (mov r8, r8)
 8000828:	46bd      	mov	sp, r7
 800082a:	b009      	add	sp, #36	; 0x24
 800082c:	bd90      	pop	{r4, r7, pc}
 800082e:	46c0      	nop			; (mov r8, r8)
 8000830:	40021000 	.word	0x40021000
 8000834:	50000800 	.word	0x50000800

08000838 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000838:	b580      	push	{r7, lr}
 800083a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800083c:	b672      	cpsid	i
}
 800083e:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000840:	e7fe      	b.n	8000840 <Error_Handler+0x8>
	...

08000844 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000844:	b580      	push	{r7, lr}
 8000846:	b082      	sub	sp, #8
 8000848:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800084a:	4b11      	ldr	r3, [pc, #68]	; (8000890 <HAL_MspInit+0x4c>)
 800084c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800084e:	4b10      	ldr	r3, [pc, #64]	; (8000890 <HAL_MspInit+0x4c>)
 8000850:	2101      	movs	r1, #1
 8000852:	430a      	orrs	r2, r1
 8000854:	641a      	str	r2, [r3, #64]	; 0x40
 8000856:	4b0e      	ldr	r3, [pc, #56]	; (8000890 <HAL_MspInit+0x4c>)
 8000858:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800085a:	2201      	movs	r2, #1
 800085c:	4013      	ands	r3, r2
 800085e:	607b      	str	r3, [r7, #4]
 8000860:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000862:	4b0b      	ldr	r3, [pc, #44]	; (8000890 <HAL_MspInit+0x4c>)
 8000864:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000866:	4b0a      	ldr	r3, [pc, #40]	; (8000890 <HAL_MspInit+0x4c>)
 8000868:	2180      	movs	r1, #128	; 0x80
 800086a:	0549      	lsls	r1, r1, #21
 800086c:	430a      	orrs	r2, r1
 800086e:	63da      	str	r2, [r3, #60]	; 0x3c
 8000870:	4b07      	ldr	r3, [pc, #28]	; (8000890 <HAL_MspInit+0x4c>)
 8000872:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000874:	2380      	movs	r3, #128	; 0x80
 8000876:	055b      	lsls	r3, r3, #21
 8000878:	4013      	ands	r3, r2
 800087a:	603b      	str	r3, [r7, #0]
 800087c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_SYSCFG_StrobeDBattpinsConfig(SYSCFG_CFGR1_UCPD1_STROBE | SYSCFG_CFGR1_UCPD2_STROBE);
 800087e:	23c0      	movs	r3, #192	; 0xc0
 8000880:	00db      	lsls	r3, r3, #3
 8000882:	0018      	movs	r0, r3
 8000884:	f000 f956 	bl	8000b34 <HAL_SYSCFG_StrobeDBattpinsConfig>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000888:	46c0      	nop			; (mov r8, r8)
 800088a:	46bd      	mov	sp, r7
 800088c:	b002      	add	sp, #8
 800088e:	bd80      	pop	{r7, pc}
 8000890:	40021000 	.word	0x40021000

08000894 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000894:	b590      	push	{r4, r7, lr}
 8000896:	b09d      	sub	sp, #116	; 0x74
 8000898:	af00      	add	r7, sp, #0
 800089a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800089c:	235c      	movs	r3, #92	; 0x5c
 800089e:	18fb      	adds	r3, r7, r3
 80008a0:	0018      	movs	r0, r3
 80008a2:	2314      	movs	r3, #20
 80008a4:	001a      	movs	r2, r3
 80008a6:	2100      	movs	r1, #0
 80008a8:	f002 fa86 	bl	8002db8 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80008ac:	2410      	movs	r4, #16
 80008ae:	193b      	adds	r3, r7, r4
 80008b0:	0018      	movs	r0, r3
 80008b2:	234c      	movs	r3, #76	; 0x4c
 80008b4:	001a      	movs	r2, r3
 80008b6:	2100      	movs	r1, #0
 80008b8:	f002 fa7e 	bl	8002db8 <memset>
  if(huart->Instance==USART2)
 80008bc:	687b      	ldr	r3, [r7, #4]
 80008be:	681b      	ldr	r3, [r3, #0]
 80008c0:	4a22      	ldr	r2, [pc, #136]	; (800094c <HAL_UART_MspInit+0xb8>)
 80008c2:	4293      	cmp	r3, r2
 80008c4:	d13e      	bne.n	8000944 <HAL_UART_MspInit+0xb0>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 80008c6:	193b      	adds	r3, r7, r4
 80008c8:	2202      	movs	r2, #2
 80008ca:	601a      	str	r2, [r3, #0]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80008cc:	193b      	adds	r3, r7, r4
 80008ce:	2200      	movs	r2, #0
 80008d0:	609a      	str	r2, [r3, #8]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80008d2:	193b      	adds	r3, r7, r4
 80008d4:	0018      	movs	r0, r3
 80008d6:	f001 f8d7 	bl	8001a88 <HAL_RCCEx_PeriphCLKConfig>
 80008da:	1e03      	subs	r3, r0, #0
 80008dc:	d001      	beq.n	80008e2 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 80008de:	f7ff ffab 	bl	8000838 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80008e2:	4b1b      	ldr	r3, [pc, #108]	; (8000950 <HAL_UART_MspInit+0xbc>)
 80008e4:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80008e6:	4b1a      	ldr	r3, [pc, #104]	; (8000950 <HAL_UART_MspInit+0xbc>)
 80008e8:	2180      	movs	r1, #128	; 0x80
 80008ea:	0289      	lsls	r1, r1, #10
 80008ec:	430a      	orrs	r2, r1
 80008ee:	63da      	str	r2, [r3, #60]	; 0x3c
 80008f0:	4b17      	ldr	r3, [pc, #92]	; (8000950 <HAL_UART_MspInit+0xbc>)
 80008f2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80008f4:	2380      	movs	r3, #128	; 0x80
 80008f6:	029b      	lsls	r3, r3, #10
 80008f8:	4013      	ands	r3, r2
 80008fa:	60fb      	str	r3, [r7, #12]
 80008fc:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80008fe:	4b14      	ldr	r3, [pc, #80]	; (8000950 <HAL_UART_MspInit+0xbc>)
 8000900:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000902:	4b13      	ldr	r3, [pc, #76]	; (8000950 <HAL_UART_MspInit+0xbc>)
 8000904:	2101      	movs	r1, #1
 8000906:	430a      	orrs	r2, r1
 8000908:	635a      	str	r2, [r3, #52]	; 0x34
 800090a:	4b11      	ldr	r3, [pc, #68]	; (8000950 <HAL_UART_MspInit+0xbc>)
 800090c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800090e:	2201      	movs	r2, #1
 8000910:	4013      	ands	r3, r2
 8000912:	60bb      	str	r3, [r7, #8]
 8000914:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8000916:	215c      	movs	r1, #92	; 0x5c
 8000918:	187b      	adds	r3, r7, r1
 800091a:	220c      	movs	r2, #12
 800091c:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800091e:	187b      	adds	r3, r7, r1
 8000920:	2202      	movs	r2, #2
 8000922:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000924:	187b      	adds	r3, r7, r1
 8000926:	2200      	movs	r2, #0
 8000928:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800092a:	187b      	adds	r3, r7, r1
 800092c:	2200      	movs	r2, #0
 800092e:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 8000930:	187b      	adds	r3, r7, r1
 8000932:	2201      	movs	r2, #1
 8000934:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000936:	187a      	adds	r2, r7, r1
 8000938:	23a0      	movs	r3, #160	; 0xa0
 800093a:	05db      	lsls	r3, r3, #23
 800093c:	0011      	movs	r1, r2
 800093e:	0018      	movs	r0, r3
 8000940:	f000 f9c2 	bl	8000cc8 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8000944:	46c0      	nop			; (mov r8, r8)
 8000946:	46bd      	mov	sp, r7
 8000948:	b01d      	add	sp, #116	; 0x74
 800094a:	bd90      	pop	{r4, r7, pc}
 800094c:	40004400 	.word	0x40004400
 8000950:	40021000 	.word	0x40021000

08000954 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000954:	b580      	push	{r7, lr}
 8000956:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000958:	e7fe      	b.n	8000958 <NMI_Handler+0x4>

0800095a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800095a:	b580      	push	{r7, lr}
 800095c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800095e:	e7fe      	b.n	800095e <HardFault_Handler+0x4>

08000960 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000960:	b580      	push	{r7, lr}
 8000962:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000964:	46c0      	nop			; (mov r8, r8)
 8000966:	46bd      	mov	sp, r7
 8000968:	bd80      	pop	{r7, pc}

0800096a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800096a:	b580      	push	{r7, lr}
 800096c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800096e:	46c0      	nop			; (mov r8, r8)
 8000970:	46bd      	mov	sp, r7
 8000972:	bd80      	pop	{r7, pc}

08000974 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000974:	b580      	push	{r7, lr}
 8000976:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000978:	f000 f89c 	bl	8000ab4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800097c:	46c0      	nop			; (mov r8, r8)
 800097e:	46bd      	mov	sp, r7
 8000980:	bd80      	pop	{r7, pc}

08000982 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000982:	b580      	push	{r7, lr}
 8000984:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000986:	46c0      	nop			; (mov r8, r8)
 8000988:	46bd      	mov	sp, r7
 800098a:	bd80      	pop	{r7, pc}

0800098c <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 800098c:	480d      	ldr	r0, [pc, #52]	; (80009c4 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800098e:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8000990:	f7ff fff7 	bl	8000982 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000994:	480c      	ldr	r0, [pc, #48]	; (80009c8 <LoopForever+0x6>)
  ldr r1, =_edata
 8000996:	490d      	ldr	r1, [pc, #52]	; (80009cc <LoopForever+0xa>)
  ldr r2, =_sidata
 8000998:	4a0d      	ldr	r2, [pc, #52]	; (80009d0 <LoopForever+0xe>)
  movs r3, #0
 800099a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800099c:	e002      	b.n	80009a4 <LoopCopyDataInit>

0800099e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800099e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80009a0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80009a2:	3304      	adds	r3, #4

080009a4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80009a4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80009a6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80009a8:	d3f9      	bcc.n	800099e <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80009aa:	4a0a      	ldr	r2, [pc, #40]	; (80009d4 <LoopForever+0x12>)
  ldr r4, =_ebss
 80009ac:	4c0a      	ldr	r4, [pc, #40]	; (80009d8 <LoopForever+0x16>)
  movs r3, #0
 80009ae:	2300      	movs	r3, #0
  b LoopFillZerobss
 80009b0:	e001      	b.n	80009b6 <LoopFillZerobss>

080009b2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80009b2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80009b4:	3204      	adds	r2, #4

080009b6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80009b6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80009b8:	d3fb      	bcc.n	80009b2 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80009ba:	f002 f9d9 	bl	8002d70 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 80009be:	f7ff fe2d 	bl	800061c <main>

080009c2 <LoopForever>:

LoopForever:
  b LoopForever
 80009c2:	e7fe      	b.n	80009c2 <LoopForever>
  ldr   r0, =_estack
 80009c4:	20024000 	.word	0x20024000
  ldr r0, =_sdata
 80009c8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80009cc:	2000001c 	.word	0x2000001c
  ldr r2, =_sidata
 80009d0:	08002e78 	.word	0x08002e78
  ldr r2, =_sbss
 80009d4:	2000001c 	.word	0x2000001c
  ldr r4, =_ebss
 80009d8:	200000cc 	.word	0x200000cc

080009dc <ADC1_COMP_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80009dc:	e7fe      	b.n	80009dc <ADC1_COMP_IRQHandler>
	...

080009e0 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80009e0:	b580      	push	{r7, lr}
 80009e2:	b082      	sub	sp, #8
 80009e4:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80009e6:	1dfb      	adds	r3, r7, #7
 80009e8:	2200      	movs	r2, #0
 80009ea:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80009ec:	4b0b      	ldr	r3, [pc, #44]	; (8000a1c <HAL_Init+0x3c>)
 80009ee:	681a      	ldr	r2, [r3, #0]
 80009f0:	4b0a      	ldr	r3, [pc, #40]	; (8000a1c <HAL_Init+0x3c>)
 80009f2:	2180      	movs	r1, #128	; 0x80
 80009f4:	0049      	lsls	r1, r1, #1
 80009f6:	430a      	orrs	r2, r1
 80009f8:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80009fa:	2003      	movs	r0, #3
 80009fc:	f000 f810 	bl	8000a20 <HAL_InitTick>
 8000a00:	1e03      	subs	r3, r0, #0
 8000a02:	d003      	beq.n	8000a0c <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 8000a04:	1dfb      	adds	r3, r7, #7
 8000a06:	2201      	movs	r2, #1
 8000a08:	701a      	strb	r2, [r3, #0]
 8000a0a:	e001      	b.n	8000a10 <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 8000a0c:	f7ff ff1a 	bl	8000844 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000a10:	1dfb      	adds	r3, r7, #7
 8000a12:	781b      	ldrb	r3, [r3, #0]
}
 8000a14:	0018      	movs	r0, r3
 8000a16:	46bd      	mov	sp, r7
 8000a18:	b002      	add	sp, #8
 8000a1a:	bd80      	pop	{r7, pc}
 8000a1c:	40022000 	.word	0x40022000

08000a20 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000a20:	b590      	push	{r4, r7, lr}
 8000a22:	b085      	sub	sp, #20
 8000a24:	af00      	add	r7, sp, #0
 8000a26:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000a28:	230f      	movs	r3, #15
 8000a2a:	18fb      	adds	r3, r7, r3
 8000a2c:	2200      	movs	r2, #0
 8000a2e:	701a      	strb	r2, [r3, #0]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 8000a30:	4b1d      	ldr	r3, [pc, #116]	; (8000aa8 <HAL_InitTick+0x88>)
 8000a32:	781b      	ldrb	r3, [r3, #0]
 8000a34:	2b00      	cmp	r3, #0
 8000a36:	d02b      	beq.n	8000a90 <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 8000a38:	4b1c      	ldr	r3, [pc, #112]	; (8000aac <HAL_InitTick+0x8c>)
 8000a3a:	681c      	ldr	r4, [r3, #0]
 8000a3c:	4b1a      	ldr	r3, [pc, #104]	; (8000aa8 <HAL_InitTick+0x88>)
 8000a3e:	781b      	ldrb	r3, [r3, #0]
 8000a40:	0019      	movs	r1, r3
 8000a42:	23fa      	movs	r3, #250	; 0xfa
 8000a44:	0098      	lsls	r0, r3, #2
 8000a46:	f7ff fb5d 	bl	8000104 <__udivsi3>
 8000a4a:	0003      	movs	r3, r0
 8000a4c:	0019      	movs	r1, r3
 8000a4e:	0020      	movs	r0, r4
 8000a50:	f7ff fb58 	bl	8000104 <__udivsi3>
 8000a54:	0003      	movs	r3, r0
 8000a56:	0018      	movs	r0, r3
 8000a58:	f000 f929 	bl	8000cae <HAL_SYSTICK_Config>
 8000a5c:	1e03      	subs	r3, r0, #0
 8000a5e:	d112      	bne.n	8000a86 <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000a60:	687b      	ldr	r3, [r7, #4]
 8000a62:	2b03      	cmp	r3, #3
 8000a64:	d80a      	bhi.n	8000a7c <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000a66:	6879      	ldr	r1, [r7, #4]
 8000a68:	2301      	movs	r3, #1
 8000a6a:	425b      	negs	r3, r3
 8000a6c:	2200      	movs	r2, #0
 8000a6e:	0018      	movs	r0, r3
 8000a70:	f000 f908 	bl	8000c84 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000a74:	4b0e      	ldr	r3, [pc, #56]	; (8000ab0 <HAL_InitTick+0x90>)
 8000a76:	687a      	ldr	r2, [r7, #4]
 8000a78:	601a      	str	r2, [r3, #0]
 8000a7a:	e00d      	b.n	8000a98 <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 8000a7c:	230f      	movs	r3, #15
 8000a7e:	18fb      	adds	r3, r7, r3
 8000a80:	2201      	movs	r2, #1
 8000a82:	701a      	strb	r2, [r3, #0]
 8000a84:	e008      	b.n	8000a98 <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000a86:	230f      	movs	r3, #15
 8000a88:	18fb      	adds	r3, r7, r3
 8000a8a:	2201      	movs	r2, #1
 8000a8c:	701a      	strb	r2, [r3, #0]
 8000a8e:	e003      	b.n	8000a98 <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000a90:	230f      	movs	r3, #15
 8000a92:	18fb      	adds	r3, r7, r3
 8000a94:	2201      	movs	r2, #1
 8000a96:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 8000a98:	230f      	movs	r3, #15
 8000a9a:	18fb      	adds	r3, r7, r3
 8000a9c:	781b      	ldrb	r3, [r3, #0]
}
 8000a9e:	0018      	movs	r0, r3
 8000aa0:	46bd      	mov	sp, r7
 8000aa2:	b005      	add	sp, #20
 8000aa4:	bd90      	pop	{r4, r7, pc}
 8000aa6:	46c0      	nop			; (mov r8, r8)
 8000aa8:	20000018 	.word	0x20000018
 8000aac:	20000010 	.word	0x20000010
 8000ab0:	20000014 	.word	0x20000014

08000ab4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000ab4:	b580      	push	{r7, lr}
 8000ab6:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000ab8:	4b05      	ldr	r3, [pc, #20]	; (8000ad0 <HAL_IncTick+0x1c>)
 8000aba:	781b      	ldrb	r3, [r3, #0]
 8000abc:	001a      	movs	r2, r3
 8000abe:	4b05      	ldr	r3, [pc, #20]	; (8000ad4 <HAL_IncTick+0x20>)
 8000ac0:	681b      	ldr	r3, [r3, #0]
 8000ac2:	18d2      	adds	r2, r2, r3
 8000ac4:	4b03      	ldr	r3, [pc, #12]	; (8000ad4 <HAL_IncTick+0x20>)
 8000ac6:	601a      	str	r2, [r3, #0]
}
 8000ac8:	46c0      	nop			; (mov r8, r8)
 8000aca:	46bd      	mov	sp, r7
 8000acc:	bd80      	pop	{r7, pc}
 8000ace:	46c0      	nop			; (mov r8, r8)
 8000ad0:	20000018 	.word	0x20000018
 8000ad4:	200000c8 	.word	0x200000c8

08000ad8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000ad8:	b580      	push	{r7, lr}
 8000ada:	af00      	add	r7, sp, #0
  return uwTick;
 8000adc:	4b02      	ldr	r3, [pc, #8]	; (8000ae8 <HAL_GetTick+0x10>)
 8000ade:	681b      	ldr	r3, [r3, #0]
}
 8000ae0:	0018      	movs	r0, r3
 8000ae2:	46bd      	mov	sp, r7
 8000ae4:	bd80      	pop	{r7, pc}
 8000ae6:	46c0      	nop			; (mov r8, r8)
 8000ae8:	200000c8 	.word	0x200000c8

08000aec <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000aec:	b580      	push	{r7, lr}
 8000aee:	b084      	sub	sp, #16
 8000af0:	af00      	add	r7, sp, #0
 8000af2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000af4:	f7ff fff0 	bl	8000ad8 <HAL_GetTick>
 8000af8:	0003      	movs	r3, r0
 8000afa:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8000afc:	687b      	ldr	r3, [r7, #4]
 8000afe:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000b00:	68fb      	ldr	r3, [r7, #12]
 8000b02:	3301      	adds	r3, #1
 8000b04:	d005      	beq.n	8000b12 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000b06:	4b0a      	ldr	r3, [pc, #40]	; (8000b30 <HAL_Delay+0x44>)
 8000b08:	781b      	ldrb	r3, [r3, #0]
 8000b0a:	001a      	movs	r2, r3
 8000b0c:	68fb      	ldr	r3, [r7, #12]
 8000b0e:	189b      	adds	r3, r3, r2
 8000b10:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000b12:	46c0      	nop			; (mov r8, r8)
 8000b14:	f7ff ffe0 	bl	8000ad8 <HAL_GetTick>
 8000b18:	0002      	movs	r2, r0
 8000b1a:	68bb      	ldr	r3, [r7, #8]
 8000b1c:	1ad3      	subs	r3, r2, r3
 8000b1e:	68fa      	ldr	r2, [r7, #12]
 8000b20:	429a      	cmp	r2, r3
 8000b22:	d8f7      	bhi.n	8000b14 <HAL_Delay+0x28>
  {
  }
}
 8000b24:	46c0      	nop			; (mov r8, r8)
 8000b26:	46c0      	nop			; (mov r8, r8)
 8000b28:	46bd      	mov	sp, r7
 8000b2a:	b004      	add	sp, #16
 8000b2c:	bd80      	pop	{r7, pc}
 8000b2e:	46c0      	nop			; (mov r8, r8)
 8000b30:	20000018 	.word	0x20000018

08000b34 <HAL_SYSCFG_StrobeDBattpinsConfig>:
  *         @arg @ref SYSCFG_UCPD1_STROBE
  *         @arg @ref SYSCFG_UCPD2_STROBE
  * @retval None
  */
void HAL_SYSCFG_StrobeDBattpinsConfig(uint32_t ConfigDeadBattery)
{
 8000b34:	b580      	push	{r7, lr}
 8000b36:	b082      	sub	sp, #8
 8000b38:	af00      	add	r7, sp, #0
 8000b3a:	6078      	str	r0, [r7, #4]
  assert_param(IS_SYSCFG_DBATT_CONFIG(ConfigDeadBattery));

  /* Change strobe configuration of GPIO depending on UCPDx dead battery settings */
  MODIFY_REG(SYSCFG->CFGR1, (SYSCFG_CFGR1_UCPD1_STROBE | SYSCFG_CFGR1_UCPD2_STROBE), ConfigDeadBattery);
 8000b3c:	4b06      	ldr	r3, [pc, #24]	; (8000b58 <HAL_SYSCFG_StrobeDBattpinsConfig+0x24>)
 8000b3e:	681b      	ldr	r3, [r3, #0]
 8000b40:	4a06      	ldr	r2, [pc, #24]	; (8000b5c <HAL_SYSCFG_StrobeDBattpinsConfig+0x28>)
 8000b42:	4013      	ands	r3, r2
 8000b44:	0019      	movs	r1, r3
 8000b46:	4b04      	ldr	r3, [pc, #16]	; (8000b58 <HAL_SYSCFG_StrobeDBattpinsConfig+0x24>)
 8000b48:	687a      	ldr	r2, [r7, #4]
 8000b4a:	430a      	orrs	r2, r1
 8000b4c:	601a      	str	r2, [r3, #0]
}
 8000b4e:	46c0      	nop			; (mov r8, r8)
 8000b50:	46bd      	mov	sp, r7
 8000b52:	b002      	add	sp, #8
 8000b54:	bd80      	pop	{r7, pc}
 8000b56:	46c0      	nop			; (mov r8, r8)
 8000b58:	40010000 	.word	0x40010000
 8000b5c:	fffff9ff 	.word	0xfffff9ff

08000b60 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000b60:	b590      	push	{r4, r7, lr}
 8000b62:	b083      	sub	sp, #12
 8000b64:	af00      	add	r7, sp, #0
 8000b66:	0002      	movs	r2, r0
 8000b68:	6039      	str	r1, [r7, #0]
 8000b6a:	1dfb      	adds	r3, r7, #7
 8000b6c:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000b6e:	1dfb      	adds	r3, r7, #7
 8000b70:	781b      	ldrb	r3, [r3, #0]
 8000b72:	2b7f      	cmp	r3, #127	; 0x7f
 8000b74:	d828      	bhi.n	8000bc8 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000b76:	4a2f      	ldr	r2, [pc, #188]	; (8000c34 <__NVIC_SetPriority+0xd4>)
 8000b78:	1dfb      	adds	r3, r7, #7
 8000b7a:	781b      	ldrb	r3, [r3, #0]
 8000b7c:	b25b      	sxtb	r3, r3
 8000b7e:	089b      	lsrs	r3, r3, #2
 8000b80:	33c0      	adds	r3, #192	; 0xc0
 8000b82:	009b      	lsls	r3, r3, #2
 8000b84:	589b      	ldr	r3, [r3, r2]
 8000b86:	1dfa      	adds	r2, r7, #7
 8000b88:	7812      	ldrb	r2, [r2, #0]
 8000b8a:	0011      	movs	r1, r2
 8000b8c:	2203      	movs	r2, #3
 8000b8e:	400a      	ands	r2, r1
 8000b90:	00d2      	lsls	r2, r2, #3
 8000b92:	21ff      	movs	r1, #255	; 0xff
 8000b94:	4091      	lsls	r1, r2
 8000b96:	000a      	movs	r2, r1
 8000b98:	43d2      	mvns	r2, r2
 8000b9a:	401a      	ands	r2, r3
 8000b9c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000b9e:	683b      	ldr	r3, [r7, #0]
 8000ba0:	019b      	lsls	r3, r3, #6
 8000ba2:	22ff      	movs	r2, #255	; 0xff
 8000ba4:	401a      	ands	r2, r3
 8000ba6:	1dfb      	adds	r3, r7, #7
 8000ba8:	781b      	ldrb	r3, [r3, #0]
 8000baa:	0018      	movs	r0, r3
 8000bac:	2303      	movs	r3, #3
 8000bae:	4003      	ands	r3, r0
 8000bb0:	00db      	lsls	r3, r3, #3
 8000bb2:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000bb4:	481f      	ldr	r0, [pc, #124]	; (8000c34 <__NVIC_SetPriority+0xd4>)
 8000bb6:	1dfb      	adds	r3, r7, #7
 8000bb8:	781b      	ldrb	r3, [r3, #0]
 8000bba:	b25b      	sxtb	r3, r3
 8000bbc:	089b      	lsrs	r3, r3, #2
 8000bbe:	430a      	orrs	r2, r1
 8000bc0:	33c0      	adds	r3, #192	; 0xc0
 8000bc2:	009b      	lsls	r3, r3, #2
 8000bc4:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8000bc6:	e031      	b.n	8000c2c <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000bc8:	4a1b      	ldr	r2, [pc, #108]	; (8000c38 <__NVIC_SetPriority+0xd8>)
 8000bca:	1dfb      	adds	r3, r7, #7
 8000bcc:	781b      	ldrb	r3, [r3, #0]
 8000bce:	0019      	movs	r1, r3
 8000bd0:	230f      	movs	r3, #15
 8000bd2:	400b      	ands	r3, r1
 8000bd4:	3b08      	subs	r3, #8
 8000bd6:	089b      	lsrs	r3, r3, #2
 8000bd8:	3306      	adds	r3, #6
 8000bda:	009b      	lsls	r3, r3, #2
 8000bdc:	18d3      	adds	r3, r2, r3
 8000bde:	3304      	adds	r3, #4
 8000be0:	681b      	ldr	r3, [r3, #0]
 8000be2:	1dfa      	adds	r2, r7, #7
 8000be4:	7812      	ldrb	r2, [r2, #0]
 8000be6:	0011      	movs	r1, r2
 8000be8:	2203      	movs	r2, #3
 8000bea:	400a      	ands	r2, r1
 8000bec:	00d2      	lsls	r2, r2, #3
 8000bee:	21ff      	movs	r1, #255	; 0xff
 8000bf0:	4091      	lsls	r1, r2
 8000bf2:	000a      	movs	r2, r1
 8000bf4:	43d2      	mvns	r2, r2
 8000bf6:	401a      	ands	r2, r3
 8000bf8:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000bfa:	683b      	ldr	r3, [r7, #0]
 8000bfc:	019b      	lsls	r3, r3, #6
 8000bfe:	22ff      	movs	r2, #255	; 0xff
 8000c00:	401a      	ands	r2, r3
 8000c02:	1dfb      	adds	r3, r7, #7
 8000c04:	781b      	ldrb	r3, [r3, #0]
 8000c06:	0018      	movs	r0, r3
 8000c08:	2303      	movs	r3, #3
 8000c0a:	4003      	ands	r3, r0
 8000c0c:	00db      	lsls	r3, r3, #3
 8000c0e:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000c10:	4809      	ldr	r0, [pc, #36]	; (8000c38 <__NVIC_SetPriority+0xd8>)
 8000c12:	1dfb      	adds	r3, r7, #7
 8000c14:	781b      	ldrb	r3, [r3, #0]
 8000c16:	001c      	movs	r4, r3
 8000c18:	230f      	movs	r3, #15
 8000c1a:	4023      	ands	r3, r4
 8000c1c:	3b08      	subs	r3, #8
 8000c1e:	089b      	lsrs	r3, r3, #2
 8000c20:	430a      	orrs	r2, r1
 8000c22:	3306      	adds	r3, #6
 8000c24:	009b      	lsls	r3, r3, #2
 8000c26:	18c3      	adds	r3, r0, r3
 8000c28:	3304      	adds	r3, #4
 8000c2a:	601a      	str	r2, [r3, #0]
}
 8000c2c:	46c0      	nop			; (mov r8, r8)
 8000c2e:	46bd      	mov	sp, r7
 8000c30:	b003      	add	sp, #12
 8000c32:	bd90      	pop	{r4, r7, pc}
 8000c34:	e000e100 	.word	0xe000e100
 8000c38:	e000ed00 	.word	0xe000ed00

08000c3c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000c3c:	b580      	push	{r7, lr}
 8000c3e:	b082      	sub	sp, #8
 8000c40:	af00      	add	r7, sp, #0
 8000c42:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000c44:	687b      	ldr	r3, [r7, #4]
 8000c46:	1e5a      	subs	r2, r3, #1
 8000c48:	2380      	movs	r3, #128	; 0x80
 8000c4a:	045b      	lsls	r3, r3, #17
 8000c4c:	429a      	cmp	r2, r3
 8000c4e:	d301      	bcc.n	8000c54 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000c50:	2301      	movs	r3, #1
 8000c52:	e010      	b.n	8000c76 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000c54:	4b0a      	ldr	r3, [pc, #40]	; (8000c80 <SysTick_Config+0x44>)
 8000c56:	687a      	ldr	r2, [r7, #4]
 8000c58:	3a01      	subs	r2, #1
 8000c5a:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000c5c:	2301      	movs	r3, #1
 8000c5e:	425b      	negs	r3, r3
 8000c60:	2103      	movs	r1, #3
 8000c62:	0018      	movs	r0, r3
 8000c64:	f7ff ff7c 	bl	8000b60 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000c68:	4b05      	ldr	r3, [pc, #20]	; (8000c80 <SysTick_Config+0x44>)
 8000c6a:	2200      	movs	r2, #0
 8000c6c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000c6e:	4b04      	ldr	r3, [pc, #16]	; (8000c80 <SysTick_Config+0x44>)
 8000c70:	2207      	movs	r2, #7
 8000c72:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000c74:	2300      	movs	r3, #0
}
 8000c76:	0018      	movs	r0, r3
 8000c78:	46bd      	mov	sp, r7
 8000c7a:	b002      	add	sp, #8
 8000c7c:	bd80      	pop	{r7, pc}
 8000c7e:	46c0      	nop			; (mov r8, r8)
 8000c80:	e000e010 	.word	0xe000e010

08000c84 <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000c84:	b580      	push	{r7, lr}
 8000c86:	b084      	sub	sp, #16
 8000c88:	af00      	add	r7, sp, #0
 8000c8a:	60b9      	str	r1, [r7, #8]
 8000c8c:	607a      	str	r2, [r7, #4]
 8000c8e:	210f      	movs	r1, #15
 8000c90:	187b      	adds	r3, r7, r1
 8000c92:	1c02      	adds	r2, r0, #0
 8000c94:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 8000c96:	68ba      	ldr	r2, [r7, #8]
 8000c98:	187b      	adds	r3, r7, r1
 8000c9a:	781b      	ldrb	r3, [r3, #0]
 8000c9c:	b25b      	sxtb	r3, r3
 8000c9e:	0011      	movs	r1, r2
 8000ca0:	0018      	movs	r0, r3
 8000ca2:	f7ff ff5d 	bl	8000b60 <__NVIC_SetPriority>
}
 8000ca6:	46c0      	nop			; (mov r8, r8)
 8000ca8:	46bd      	mov	sp, r7
 8000caa:	b004      	add	sp, #16
 8000cac:	bd80      	pop	{r7, pc}

08000cae <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000cae:	b580      	push	{r7, lr}
 8000cb0:	b082      	sub	sp, #8
 8000cb2:	af00      	add	r7, sp, #0
 8000cb4:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 8000cb6:	687b      	ldr	r3, [r7, #4]
 8000cb8:	0018      	movs	r0, r3
 8000cba:	f7ff ffbf 	bl	8000c3c <SysTick_Config>
 8000cbe:	0003      	movs	r3, r0
}
 8000cc0:	0018      	movs	r0, r3
 8000cc2:	46bd      	mov	sp, r7
 8000cc4:	b002      	add	sp, #8
 8000cc6:	bd80      	pop	{r7, pc}

08000cc8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000cc8:	b580      	push	{r7, lr}
 8000cca:	b086      	sub	sp, #24
 8000ccc:	af00      	add	r7, sp, #0
 8000cce:	6078      	str	r0, [r7, #4]
 8000cd0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000cd2:	2300      	movs	r3, #0
 8000cd4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000cd6:	e14d      	b.n	8000f74 <HAL_GPIO_Init+0x2ac>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000cd8:	683b      	ldr	r3, [r7, #0]
 8000cda:	681b      	ldr	r3, [r3, #0]
 8000cdc:	2101      	movs	r1, #1
 8000cde:	697a      	ldr	r2, [r7, #20]
 8000ce0:	4091      	lsls	r1, r2
 8000ce2:	000a      	movs	r2, r1
 8000ce4:	4013      	ands	r3, r2
 8000ce6:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000ce8:	68fb      	ldr	r3, [r7, #12]
 8000cea:	2b00      	cmp	r3, #0
 8000cec:	d100      	bne.n	8000cf0 <HAL_GPIO_Init+0x28>
 8000cee:	e13e      	b.n	8000f6e <HAL_GPIO_Init+0x2a6>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000cf0:	683b      	ldr	r3, [r7, #0]
 8000cf2:	685b      	ldr	r3, [r3, #4]
 8000cf4:	2203      	movs	r2, #3
 8000cf6:	4013      	ands	r3, r2
 8000cf8:	2b01      	cmp	r3, #1
 8000cfa:	d005      	beq.n	8000d08 <HAL_GPIO_Init+0x40>
 8000cfc:	683b      	ldr	r3, [r7, #0]
 8000cfe:	685b      	ldr	r3, [r3, #4]
 8000d00:	2203      	movs	r2, #3
 8000d02:	4013      	ands	r3, r2
 8000d04:	2b02      	cmp	r3, #2
 8000d06:	d130      	bne.n	8000d6a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000d08:	687b      	ldr	r3, [r7, #4]
 8000d0a:	689b      	ldr	r3, [r3, #8]
 8000d0c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8000d0e:	697b      	ldr	r3, [r7, #20]
 8000d10:	005b      	lsls	r3, r3, #1
 8000d12:	2203      	movs	r2, #3
 8000d14:	409a      	lsls	r2, r3
 8000d16:	0013      	movs	r3, r2
 8000d18:	43da      	mvns	r2, r3
 8000d1a:	693b      	ldr	r3, [r7, #16]
 8000d1c:	4013      	ands	r3, r2
 8000d1e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000d20:	683b      	ldr	r3, [r7, #0]
 8000d22:	68da      	ldr	r2, [r3, #12]
 8000d24:	697b      	ldr	r3, [r7, #20]
 8000d26:	005b      	lsls	r3, r3, #1
 8000d28:	409a      	lsls	r2, r3
 8000d2a:	0013      	movs	r3, r2
 8000d2c:	693a      	ldr	r2, [r7, #16]
 8000d2e:	4313      	orrs	r3, r2
 8000d30:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000d32:	687b      	ldr	r3, [r7, #4]
 8000d34:	693a      	ldr	r2, [r7, #16]
 8000d36:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000d38:	687b      	ldr	r3, [r7, #4]
 8000d3a:	685b      	ldr	r3, [r3, #4]
 8000d3c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8000d3e:	2201      	movs	r2, #1
 8000d40:	697b      	ldr	r3, [r7, #20]
 8000d42:	409a      	lsls	r2, r3
 8000d44:	0013      	movs	r3, r2
 8000d46:	43da      	mvns	r2, r3
 8000d48:	693b      	ldr	r3, [r7, #16]
 8000d4a:	4013      	ands	r3, r2
 8000d4c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000d4e:	683b      	ldr	r3, [r7, #0]
 8000d50:	685b      	ldr	r3, [r3, #4]
 8000d52:	091b      	lsrs	r3, r3, #4
 8000d54:	2201      	movs	r2, #1
 8000d56:	401a      	ands	r2, r3
 8000d58:	697b      	ldr	r3, [r7, #20]
 8000d5a:	409a      	lsls	r2, r3
 8000d5c:	0013      	movs	r3, r2
 8000d5e:	693a      	ldr	r2, [r7, #16]
 8000d60:	4313      	orrs	r3, r2
 8000d62:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000d64:	687b      	ldr	r3, [r7, #4]
 8000d66:	693a      	ldr	r2, [r7, #16]
 8000d68:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000d6a:	683b      	ldr	r3, [r7, #0]
 8000d6c:	685b      	ldr	r3, [r3, #4]
 8000d6e:	2203      	movs	r2, #3
 8000d70:	4013      	ands	r3, r2
 8000d72:	2b03      	cmp	r3, #3
 8000d74:	d017      	beq.n	8000da6 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000d76:	687b      	ldr	r3, [r7, #4]
 8000d78:	68db      	ldr	r3, [r3, #12]
 8000d7a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8000d7c:	697b      	ldr	r3, [r7, #20]
 8000d7e:	005b      	lsls	r3, r3, #1
 8000d80:	2203      	movs	r2, #3
 8000d82:	409a      	lsls	r2, r3
 8000d84:	0013      	movs	r3, r2
 8000d86:	43da      	mvns	r2, r3
 8000d88:	693b      	ldr	r3, [r7, #16]
 8000d8a:	4013      	ands	r3, r2
 8000d8c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8000d8e:	683b      	ldr	r3, [r7, #0]
 8000d90:	689a      	ldr	r2, [r3, #8]
 8000d92:	697b      	ldr	r3, [r7, #20]
 8000d94:	005b      	lsls	r3, r3, #1
 8000d96:	409a      	lsls	r2, r3
 8000d98:	0013      	movs	r3, r2
 8000d9a:	693a      	ldr	r2, [r7, #16]
 8000d9c:	4313      	orrs	r3, r2
 8000d9e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8000da0:	687b      	ldr	r3, [r7, #4]
 8000da2:	693a      	ldr	r2, [r7, #16]
 8000da4:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000da6:	683b      	ldr	r3, [r7, #0]
 8000da8:	685b      	ldr	r3, [r3, #4]
 8000daa:	2203      	movs	r2, #3
 8000dac:	4013      	ands	r3, r2
 8000dae:	2b02      	cmp	r3, #2
 8000db0:	d123      	bne.n	8000dfa <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8000db2:	697b      	ldr	r3, [r7, #20]
 8000db4:	08da      	lsrs	r2, r3, #3
 8000db6:	687b      	ldr	r3, [r7, #4]
 8000db8:	3208      	adds	r2, #8
 8000dba:	0092      	lsls	r2, r2, #2
 8000dbc:	58d3      	ldr	r3, [r2, r3]
 8000dbe:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000dc0:	697b      	ldr	r3, [r7, #20]
 8000dc2:	2207      	movs	r2, #7
 8000dc4:	4013      	ands	r3, r2
 8000dc6:	009b      	lsls	r3, r3, #2
 8000dc8:	220f      	movs	r2, #15
 8000dca:	409a      	lsls	r2, r3
 8000dcc:	0013      	movs	r3, r2
 8000dce:	43da      	mvns	r2, r3
 8000dd0:	693b      	ldr	r3, [r7, #16]
 8000dd2:	4013      	ands	r3, r2
 8000dd4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8000dd6:	683b      	ldr	r3, [r7, #0]
 8000dd8:	691a      	ldr	r2, [r3, #16]
 8000dda:	697b      	ldr	r3, [r7, #20]
 8000ddc:	2107      	movs	r1, #7
 8000dde:	400b      	ands	r3, r1
 8000de0:	009b      	lsls	r3, r3, #2
 8000de2:	409a      	lsls	r2, r3
 8000de4:	0013      	movs	r3, r2
 8000de6:	693a      	ldr	r2, [r7, #16]
 8000de8:	4313      	orrs	r3, r2
 8000dea:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8000dec:	697b      	ldr	r3, [r7, #20]
 8000dee:	08da      	lsrs	r2, r3, #3
 8000df0:	687b      	ldr	r3, [r7, #4]
 8000df2:	3208      	adds	r2, #8
 8000df4:	0092      	lsls	r2, r2, #2
 8000df6:	6939      	ldr	r1, [r7, #16]
 8000df8:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000dfa:	687b      	ldr	r3, [r7, #4]
 8000dfc:	681b      	ldr	r3, [r3, #0]
 8000dfe:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8000e00:	697b      	ldr	r3, [r7, #20]
 8000e02:	005b      	lsls	r3, r3, #1
 8000e04:	2203      	movs	r2, #3
 8000e06:	409a      	lsls	r2, r3
 8000e08:	0013      	movs	r3, r2
 8000e0a:	43da      	mvns	r2, r3
 8000e0c:	693b      	ldr	r3, [r7, #16]
 8000e0e:	4013      	ands	r3, r2
 8000e10:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8000e12:	683b      	ldr	r3, [r7, #0]
 8000e14:	685b      	ldr	r3, [r3, #4]
 8000e16:	2203      	movs	r2, #3
 8000e18:	401a      	ands	r2, r3
 8000e1a:	697b      	ldr	r3, [r7, #20]
 8000e1c:	005b      	lsls	r3, r3, #1
 8000e1e:	409a      	lsls	r2, r3
 8000e20:	0013      	movs	r3, r2
 8000e22:	693a      	ldr	r2, [r7, #16]
 8000e24:	4313      	orrs	r3, r2
 8000e26:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000e28:	687b      	ldr	r3, [r7, #4]
 8000e2a:	693a      	ldr	r2, [r7, #16]
 8000e2c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8000e2e:	683b      	ldr	r3, [r7, #0]
 8000e30:	685a      	ldr	r2, [r3, #4]
 8000e32:	23c0      	movs	r3, #192	; 0xc0
 8000e34:	029b      	lsls	r3, r3, #10
 8000e36:	4013      	ands	r3, r2
 8000e38:	d100      	bne.n	8000e3c <HAL_GPIO_Init+0x174>
 8000e3a:	e098      	b.n	8000f6e <HAL_GPIO_Init+0x2a6>
      {
        temp = EXTI->EXTICR[position >> 2u];
 8000e3c:	4a53      	ldr	r2, [pc, #332]	; (8000f8c <HAL_GPIO_Init+0x2c4>)
 8000e3e:	697b      	ldr	r3, [r7, #20]
 8000e40:	089b      	lsrs	r3, r3, #2
 8000e42:	3318      	adds	r3, #24
 8000e44:	009b      	lsls	r3, r3, #2
 8000e46:	589b      	ldr	r3, [r3, r2]
 8000e48:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 8000e4a:	697b      	ldr	r3, [r7, #20]
 8000e4c:	2203      	movs	r2, #3
 8000e4e:	4013      	ands	r3, r2
 8000e50:	00db      	lsls	r3, r3, #3
 8000e52:	220f      	movs	r2, #15
 8000e54:	409a      	lsls	r2, r3
 8000e56:	0013      	movs	r3, r2
 8000e58:	43da      	mvns	r2, r3
 8000e5a:	693b      	ldr	r3, [r7, #16]
 8000e5c:	4013      	ands	r3, r2
 8000e5e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 8000e60:	687a      	ldr	r2, [r7, #4]
 8000e62:	23a0      	movs	r3, #160	; 0xa0
 8000e64:	05db      	lsls	r3, r3, #23
 8000e66:	429a      	cmp	r2, r3
 8000e68:	d019      	beq.n	8000e9e <HAL_GPIO_Init+0x1d6>
 8000e6a:	687b      	ldr	r3, [r7, #4]
 8000e6c:	4a48      	ldr	r2, [pc, #288]	; (8000f90 <HAL_GPIO_Init+0x2c8>)
 8000e6e:	4293      	cmp	r3, r2
 8000e70:	d013      	beq.n	8000e9a <HAL_GPIO_Init+0x1d2>
 8000e72:	687b      	ldr	r3, [r7, #4]
 8000e74:	4a47      	ldr	r2, [pc, #284]	; (8000f94 <HAL_GPIO_Init+0x2cc>)
 8000e76:	4293      	cmp	r3, r2
 8000e78:	d00d      	beq.n	8000e96 <HAL_GPIO_Init+0x1ce>
 8000e7a:	687b      	ldr	r3, [r7, #4]
 8000e7c:	4a46      	ldr	r2, [pc, #280]	; (8000f98 <HAL_GPIO_Init+0x2d0>)
 8000e7e:	4293      	cmp	r3, r2
 8000e80:	d007      	beq.n	8000e92 <HAL_GPIO_Init+0x1ca>
 8000e82:	687b      	ldr	r3, [r7, #4]
 8000e84:	4a45      	ldr	r2, [pc, #276]	; (8000f9c <HAL_GPIO_Init+0x2d4>)
 8000e86:	4293      	cmp	r3, r2
 8000e88:	d101      	bne.n	8000e8e <HAL_GPIO_Init+0x1c6>
 8000e8a:	2304      	movs	r3, #4
 8000e8c:	e008      	b.n	8000ea0 <HAL_GPIO_Init+0x1d8>
 8000e8e:	2305      	movs	r3, #5
 8000e90:	e006      	b.n	8000ea0 <HAL_GPIO_Init+0x1d8>
 8000e92:	2303      	movs	r3, #3
 8000e94:	e004      	b.n	8000ea0 <HAL_GPIO_Init+0x1d8>
 8000e96:	2302      	movs	r3, #2
 8000e98:	e002      	b.n	8000ea0 <HAL_GPIO_Init+0x1d8>
 8000e9a:	2301      	movs	r3, #1
 8000e9c:	e000      	b.n	8000ea0 <HAL_GPIO_Init+0x1d8>
 8000e9e:	2300      	movs	r3, #0
 8000ea0:	697a      	ldr	r2, [r7, #20]
 8000ea2:	2103      	movs	r1, #3
 8000ea4:	400a      	ands	r2, r1
 8000ea6:	00d2      	lsls	r2, r2, #3
 8000ea8:	4093      	lsls	r3, r2
 8000eaa:	693a      	ldr	r2, [r7, #16]
 8000eac:	4313      	orrs	r3, r2
 8000eae:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 8000eb0:	4936      	ldr	r1, [pc, #216]	; (8000f8c <HAL_GPIO_Init+0x2c4>)
 8000eb2:	697b      	ldr	r3, [r7, #20]
 8000eb4:	089b      	lsrs	r3, r3, #2
 8000eb6:	3318      	adds	r3, #24
 8000eb8:	009b      	lsls	r3, r3, #2
 8000eba:	693a      	ldr	r2, [r7, #16]
 8000ebc:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8000ebe:	4b33      	ldr	r3, [pc, #204]	; (8000f8c <HAL_GPIO_Init+0x2c4>)
 8000ec0:	681b      	ldr	r3, [r3, #0]
 8000ec2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000ec4:	68fb      	ldr	r3, [r7, #12]
 8000ec6:	43da      	mvns	r2, r3
 8000ec8:	693b      	ldr	r3, [r7, #16]
 8000eca:	4013      	ands	r3, r2
 8000ecc:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8000ece:	683b      	ldr	r3, [r7, #0]
 8000ed0:	685a      	ldr	r2, [r3, #4]
 8000ed2:	2380      	movs	r3, #128	; 0x80
 8000ed4:	035b      	lsls	r3, r3, #13
 8000ed6:	4013      	ands	r3, r2
 8000ed8:	d003      	beq.n	8000ee2 <HAL_GPIO_Init+0x21a>
        {
          temp |= iocurrent;
 8000eda:	693a      	ldr	r2, [r7, #16]
 8000edc:	68fb      	ldr	r3, [r7, #12]
 8000ede:	4313      	orrs	r3, r2
 8000ee0:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8000ee2:	4b2a      	ldr	r3, [pc, #168]	; (8000f8c <HAL_GPIO_Init+0x2c4>)
 8000ee4:	693a      	ldr	r2, [r7, #16]
 8000ee6:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 8000ee8:	4b28      	ldr	r3, [pc, #160]	; (8000f8c <HAL_GPIO_Init+0x2c4>)
 8000eea:	685b      	ldr	r3, [r3, #4]
 8000eec:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000eee:	68fb      	ldr	r3, [r7, #12]
 8000ef0:	43da      	mvns	r2, r3
 8000ef2:	693b      	ldr	r3, [r7, #16]
 8000ef4:	4013      	ands	r3, r2
 8000ef6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8000ef8:	683b      	ldr	r3, [r7, #0]
 8000efa:	685a      	ldr	r2, [r3, #4]
 8000efc:	2380      	movs	r3, #128	; 0x80
 8000efe:	039b      	lsls	r3, r3, #14
 8000f00:	4013      	ands	r3, r2
 8000f02:	d003      	beq.n	8000f0c <HAL_GPIO_Init+0x244>
        {
          temp |= iocurrent;
 8000f04:	693a      	ldr	r2, [r7, #16]
 8000f06:	68fb      	ldr	r3, [r7, #12]
 8000f08:	4313      	orrs	r3, r2
 8000f0a:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8000f0c:	4b1f      	ldr	r3, [pc, #124]	; (8000f8c <HAL_GPIO_Init+0x2c4>)
 8000f0e:	693a      	ldr	r2, [r7, #16]
 8000f10:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8000f12:	4a1e      	ldr	r2, [pc, #120]	; (8000f8c <HAL_GPIO_Init+0x2c4>)
 8000f14:	2384      	movs	r3, #132	; 0x84
 8000f16:	58d3      	ldr	r3, [r2, r3]
 8000f18:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000f1a:	68fb      	ldr	r3, [r7, #12]
 8000f1c:	43da      	mvns	r2, r3
 8000f1e:	693b      	ldr	r3, [r7, #16]
 8000f20:	4013      	ands	r3, r2
 8000f22:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8000f24:	683b      	ldr	r3, [r7, #0]
 8000f26:	685a      	ldr	r2, [r3, #4]
 8000f28:	2380      	movs	r3, #128	; 0x80
 8000f2a:	029b      	lsls	r3, r3, #10
 8000f2c:	4013      	ands	r3, r2
 8000f2e:	d003      	beq.n	8000f38 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8000f30:	693a      	ldr	r2, [r7, #16]
 8000f32:	68fb      	ldr	r3, [r7, #12]
 8000f34:	4313      	orrs	r3, r2
 8000f36:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8000f38:	4914      	ldr	r1, [pc, #80]	; (8000f8c <HAL_GPIO_Init+0x2c4>)
 8000f3a:	2284      	movs	r2, #132	; 0x84
 8000f3c:	693b      	ldr	r3, [r7, #16]
 8000f3e:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 8000f40:	4a12      	ldr	r2, [pc, #72]	; (8000f8c <HAL_GPIO_Init+0x2c4>)
 8000f42:	2380      	movs	r3, #128	; 0x80
 8000f44:	58d3      	ldr	r3, [r2, r3]
 8000f46:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000f48:	68fb      	ldr	r3, [r7, #12]
 8000f4a:	43da      	mvns	r2, r3
 8000f4c:	693b      	ldr	r3, [r7, #16]
 8000f4e:	4013      	ands	r3, r2
 8000f50:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8000f52:	683b      	ldr	r3, [r7, #0]
 8000f54:	685a      	ldr	r2, [r3, #4]
 8000f56:	2380      	movs	r3, #128	; 0x80
 8000f58:	025b      	lsls	r3, r3, #9
 8000f5a:	4013      	ands	r3, r2
 8000f5c:	d003      	beq.n	8000f66 <HAL_GPIO_Init+0x29e>
        {
          temp |= iocurrent;
 8000f5e:	693a      	ldr	r2, [r7, #16]
 8000f60:	68fb      	ldr	r3, [r7, #12]
 8000f62:	4313      	orrs	r3, r2
 8000f64:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8000f66:	4909      	ldr	r1, [pc, #36]	; (8000f8c <HAL_GPIO_Init+0x2c4>)
 8000f68:	2280      	movs	r2, #128	; 0x80
 8000f6a:	693b      	ldr	r3, [r7, #16]
 8000f6c:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 8000f6e:	697b      	ldr	r3, [r7, #20]
 8000f70:	3301      	adds	r3, #1
 8000f72:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000f74:	683b      	ldr	r3, [r7, #0]
 8000f76:	681a      	ldr	r2, [r3, #0]
 8000f78:	697b      	ldr	r3, [r7, #20]
 8000f7a:	40da      	lsrs	r2, r3
 8000f7c:	1e13      	subs	r3, r2, #0
 8000f7e:	d000      	beq.n	8000f82 <HAL_GPIO_Init+0x2ba>
 8000f80:	e6aa      	b.n	8000cd8 <HAL_GPIO_Init+0x10>
  }
}
 8000f82:	46c0      	nop			; (mov r8, r8)
 8000f84:	46c0      	nop			; (mov r8, r8)
 8000f86:	46bd      	mov	sp, r7
 8000f88:	b006      	add	sp, #24
 8000f8a:	bd80      	pop	{r7, pc}
 8000f8c:	40021800 	.word	0x40021800
 8000f90:	50000400 	.word	0x50000400
 8000f94:	50000800 	.word	0x50000800
 8000f98:	50000c00 	.word	0x50000c00
 8000f9c:	50001000 	.word	0x50001000

08000fa0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000fa0:	b580      	push	{r7, lr}
 8000fa2:	b082      	sub	sp, #8
 8000fa4:	af00      	add	r7, sp, #0
 8000fa6:	6078      	str	r0, [r7, #4]
 8000fa8:	0008      	movs	r0, r1
 8000faa:	0011      	movs	r1, r2
 8000fac:	1cbb      	adds	r3, r7, #2
 8000fae:	1c02      	adds	r2, r0, #0
 8000fb0:	801a      	strh	r2, [r3, #0]
 8000fb2:	1c7b      	adds	r3, r7, #1
 8000fb4:	1c0a      	adds	r2, r1, #0
 8000fb6:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000fb8:	1c7b      	adds	r3, r7, #1
 8000fba:	781b      	ldrb	r3, [r3, #0]
 8000fbc:	2b00      	cmp	r3, #0
 8000fbe:	d004      	beq.n	8000fca <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8000fc0:	1cbb      	adds	r3, r7, #2
 8000fc2:	881a      	ldrh	r2, [r3, #0]
 8000fc4:	687b      	ldr	r3, [r7, #4]
 8000fc6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8000fc8:	e003      	b.n	8000fd2 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8000fca:	1cbb      	adds	r3, r7, #2
 8000fcc:	881a      	ldrh	r2, [r3, #0]
 8000fce:	687b      	ldr	r3, [r7, #4]
 8000fd0:	629a      	str	r2, [r3, #40]	; 0x28
}
 8000fd2:	46c0      	nop			; (mov r8, r8)
 8000fd4:	46bd      	mov	sp, r7
 8000fd6:	b002      	add	sp, #8
 8000fd8:	bd80      	pop	{r7, pc}
	...

08000fdc <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8000fdc:	b580      	push	{r7, lr}
 8000fde:	b084      	sub	sp, #16
 8000fe0:	af00      	add	r7, sp, #0
 8000fe2:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 8000fe4:	4b19      	ldr	r3, [pc, #100]	; (800104c <HAL_PWREx_ControlVoltageScaling+0x70>)
 8000fe6:	681b      	ldr	r3, [r3, #0]
 8000fe8:	4a19      	ldr	r2, [pc, #100]	; (8001050 <HAL_PWREx_ControlVoltageScaling+0x74>)
 8000fea:	4013      	ands	r3, r2
 8000fec:	0019      	movs	r1, r3
 8000fee:	4b17      	ldr	r3, [pc, #92]	; (800104c <HAL_PWREx_ControlVoltageScaling+0x70>)
 8000ff0:	687a      	ldr	r2, [r7, #4]
 8000ff2:	430a      	orrs	r2, r1
 8000ff4:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8000ff6:	687a      	ldr	r2, [r7, #4]
 8000ff8:	2380      	movs	r3, #128	; 0x80
 8000ffa:	009b      	lsls	r3, r3, #2
 8000ffc:	429a      	cmp	r2, r3
 8000ffe:	d11f      	bne.n	8001040 <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 8001000:	4b14      	ldr	r3, [pc, #80]	; (8001054 <HAL_PWREx_ControlVoltageScaling+0x78>)
 8001002:	681a      	ldr	r2, [r3, #0]
 8001004:	0013      	movs	r3, r2
 8001006:	005b      	lsls	r3, r3, #1
 8001008:	189b      	adds	r3, r3, r2
 800100a:	005b      	lsls	r3, r3, #1
 800100c:	4912      	ldr	r1, [pc, #72]	; (8001058 <HAL_PWREx_ControlVoltageScaling+0x7c>)
 800100e:	0018      	movs	r0, r3
 8001010:	f7ff f878 	bl	8000104 <__udivsi3>
 8001014:	0003      	movs	r3, r0
 8001016:	3301      	adds	r3, #1
 8001018:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800101a:	e008      	b.n	800102e <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 800101c:	68fb      	ldr	r3, [r7, #12]
 800101e:	2b00      	cmp	r3, #0
 8001020:	d003      	beq.n	800102a <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 8001022:	68fb      	ldr	r3, [r7, #12]
 8001024:	3b01      	subs	r3, #1
 8001026:	60fb      	str	r3, [r7, #12]
 8001028:	e001      	b.n	800102e <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 800102a:	2303      	movs	r3, #3
 800102c:	e009      	b.n	8001042 <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800102e:	4b07      	ldr	r3, [pc, #28]	; (800104c <HAL_PWREx_ControlVoltageScaling+0x70>)
 8001030:	695a      	ldr	r2, [r3, #20]
 8001032:	2380      	movs	r3, #128	; 0x80
 8001034:	00db      	lsls	r3, r3, #3
 8001036:	401a      	ands	r2, r3
 8001038:	2380      	movs	r3, #128	; 0x80
 800103a:	00db      	lsls	r3, r3, #3
 800103c:	429a      	cmp	r2, r3
 800103e:	d0ed      	beq.n	800101c <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 8001040:	2300      	movs	r3, #0
}
 8001042:	0018      	movs	r0, r3
 8001044:	46bd      	mov	sp, r7
 8001046:	b004      	add	sp, #16
 8001048:	bd80      	pop	{r7, pc}
 800104a:	46c0      	nop			; (mov r8, r8)
 800104c:	40007000 	.word	0x40007000
 8001050:	fffff9ff 	.word	0xfffff9ff
 8001054:	20000010 	.word	0x20000010
 8001058:	000f4240 	.word	0x000f4240

0800105c <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 800105c:	b580      	push	{r7, lr}
 800105e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE));
 8001060:	4b03      	ldr	r3, [pc, #12]	; (8001070 <LL_RCC_GetAPB1Prescaler+0x14>)
 8001062:	689a      	ldr	r2, [r3, #8]
 8001064:	23e0      	movs	r3, #224	; 0xe0
 8001066:	01db      	lsls	r3, r3, #7
 8001068:	4013      	ands	r3, r2
}
 800106a:	0018      	movs	r0, r3
 800106c:	46bd      	mov	sp, r7
 800106e:	bd80      	pop	{r7, pc}
 8001070:	40021000 	.word	0x40021000

08001074 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001074:	b580      	push	{r7, lr}
 8001076:	b088      	sub	sp, #32
 8001078:	af00      	add	r7, sp, #0
 800107a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800107c:	687b      	ldr	r3, [r7, #4]
 800107e:	2b00      	cmp	r3, #0
 8001080:	d102      	bne.n	8001088 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8001082:	2301      	movs	r3, #1
 8001084:	f000 fb50 	bl	8001728 <HAL_RCC_OscConfig+0x6b4>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001088:	687b      	ldr	r3, [r7, #4]
 800108a:	681b      	ldr	r3, [r3, #0]
 800108c:	2201      	movs	r2, #1
 800108e:	4013      	ands	r3, r2
 8001090:	d100      	bne.n	8001094 <HAL_RCC_OscConfig+0x20>
 8001092:	e07c      	b.n	800118e <HAL_RCC_OscConfig+0x11a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001094:	4bc3      	ldr	r3, [pc, #780]	; (80013a4 <HAL_RCC_OscConfig+0x330>)
 8001096:	689b      	ldr	r3, [r3, #8]
 8001098:	2238      	movs	r2, #56	; 0x38
 800109a:	4013      	ands	r3, r2
 800109c:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800109e:	4bc1      	ldr	r3, [pc, #772]	; (80013a4 <HAL_RCC_OscConfig+0x330>)
 80010a0:	68db      	ldr	r3, [r3, #12]
 80010a2:	2203      	movs	r2, #3
 80010a4:	4013      	ands	r3, r2
 80010a6:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 80010a8:	69bb      	ldr	r3, [r7, #24]
 80010aa:	2b10      	cmp	r3, #16
 80010ac:	d102      	bne.n	80010b4 <HAL_RCC_OscConfig+0x40>
 80010ae:	697b      	ldr	r3, [r7, #20]
 80010b0:	2b03      	cmp	r3, #3
 80010b2:	d002      	beq.n	80010ba <HAL_RCC_OscConfig+0x46>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 80010b4:	69bb      	ldr	r3, [r7, #24]
 80010b6:	2b08      	cmp	r3, #8
 80010b8:	d10b      	bne.n	80010d2 <HAL_RCC_OscConfig+0x5e>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80010ba:	4bba      	ldr	r3, [pc, #744]	; (80013a4 <HAL_RCC_OscConfig+0x330>)
 80010bc:	681a      	ldr	r2, [r3, #0]
 80010be:	2380      	movs	r3, #128	; 0x80
 80010c0:	029b      	lsls	r3, r3, #10
 80010c2:	4013      	ands	r3, r2
 80010c4:	d062      	beq.n	800118c <HAL_RCC_OscConfig+0x118>
 80010c6:	687b      	ldr	r3, [r7, #4]
 80010c8:	685b      	ldr	r3, [r3, #4]
 80010ca:	2b00      	cmp	r3, #0
 80010cc:	d15e      	bne.n	800118c <HAL_RCC_OscConfig+0x118>
      {
        return HAL_ERROR;
 80010ce:	2301      	movs	r3, #1
 80010d0:	e32a      	b.n	8001728 <HAL_RCC_OscConfig+0x6b4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80010d2:	687b      	ldr	r3, [r7, #4]
 80010d4:	685a      	ldr	r2, [r3, #4]
 80010d6:	2380      	movs	r3, #128	; 0x80
 80010d8:	025b      	lsls	r3, r3, #9
 80010da:	429a      	cmp	r2, r3
 80010dc:	d107      	bne.n	80010ee <HAL_RCC_OscConfig+0x7a>
 80010de:	4bb1      	ldr	r3, [pc, #708]	; (80013a4 <HAL_RCC_OscConfig+0x330>)
 80010e0:	681a      	ldr	r2, [r3, #0]
 80010e2:	4bb0      	ldr	r3, [pc, #704]	; (80013a4 <HAL_RCC_OscConfig+0x330>)
 80010e4:	2180      	movs	r1, #128	; 0x80
 80010e6:	0249      	lsls	r1, r1, #9
 80010e8:	430a      	orrs	r2, r1
 80010ea:	601a      	str	r2, [r3, #0]
 80010ec:	e020      	b.n	8001130 <HAL_RCC_OscConfig+0xbc>
 80010ee:	687b      	ldr	r3, [r7, #4]
 80010f0:	685a      	ldr	r2, [r3, #4]
 80010f2:	23a0      	movs	r3, #160	; 0xa0
 80010f4:	02db      	lsls	r3, r3, #11
 80010f6:	429a      	cmp	r2, r3
 80010f8:	d10e      	bne.n	8001118 <HAL_RCC_OscConfig+0xa4>
 80010fa:	4baa      	ldr	r3, [pc, #680]	; (80013a4 <HAL_RCC_OscConfig+0x330>)
 80010fc:	681a      	ldr	r2, [r3, #0]
 80010fe:	4ba9      	ldr	r3, [pc, #676]	; (80013a4 <HAL_RCC_OscConfig+0x330>)
 8001100:	2180      	movs	r1, #128	; 0x80
 8001102:	02c9      	lsls	r1, r1, #11
 8001104:	430a      	orrs	r2, r1
 8001106:	601a      	str	r2, [r3, #0]
 8001108:	4ba6      	ldr	r3, [pc, #664]	; (80013a4 <HAL_RCC_OscConfig+0x330>)
 800110a:	681a      	ldr	r2, [r3, #0]
 800110c:	4ba5      	ldr	r3, [pc, #660]	; (80013a4 <HAL_RCC_OscConfig+0x330>)
 800110e:	2180      	movs	r1, #128	; 0x80
 8001110:	0249      	lsls	r1, r1, #9
 8001112:	430a      	orrs	r2, r1
 8001114:	601a      	str	r2, [r3, #0]
 8001116:	e00b      	b.n	8001130 <HAL_RCC_OscConfig+0xbc>
 8001118:	4ba2      	ldr	r3, [pc, #648]	; (80013a4 <HAL_RCC_OscConfig+0x330>)
 800111a:	681a      	ldr	r2, [r3, #0]
 800111c:	4ba1      	ldr	r3, [pc, #644]	; (80013a4 <HAL_RCC_OscConfig+0x330>)
 800111e:	49a2      	ldr	r1, [pc, #648]	; (80013a8 <HAL_RCC_OscConfig+0x334>)
 8001120:	400a      	ands	r2, r1
 8001122:	601a      	str	r2, [r3, #0]
 8001124:	4b9f      	ldr	r3, [pc, #636]	; (80013a4 <HAL_RCC_OscConfig+0x330>)
 8001126:	681a      	ldr	r2, [r3, #0]
 8001128:	4b9e      	ldr	r3, [pc, #632]	; (80013a4 <HAL_RCC_OscConfig+0x330>)
 800112a:	49a0      	ldr	r1, [pc, #640]	; (80013ac <HAL_RCC_OscConfig+0x338>)
 800112c:	400a      	ands	r2, r1
 800112e:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001130:	687b      	ldr	r3, [r7, #4]
 8001132:	685b      	ldr	r3, [r3, #4]
 8001134:	2b00      	cmp	r3, #0
 8001136:	d014      	beq.n	8001162 <HAL_RCC_OscConfig+0xee>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001138:	f7ff fcce 	bl	8000ad8 <HAL_GetTick>
 800113c:	0003      	movs	r3, r0
 800113e:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001140:	e008      	b.n	8001154 <HAL_RCC_OscConfig+0xe0>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001142:	f7ff fcc9 	bl	8000ad8 <HAL_GetTick>
 8001146:	0002      	movs	r2, r0
 8001148:	693b      	ldr	r3, [r7, #16]
 800114a:	1ad3      	subs	r3, r2, r3
 800114c:	2b64      	cmp	r3, #100	; 0x64
 800114e:	d901      	bls.n	8001154 <HAL_RCC_OscConfig+0xe0>
          {
            return HAL_TIMEOUT;
 8001150:	2303      	movs	r3, #3
 8001152:	e2e9      	b.n	8001728 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001154:	4b93      	ldr	r3, [pc, #588]	; (80013a4 <HAL_RCC_OscConfig+0x330>)
 8001156:	681a      	ldr	r2, [r3, #0]
 8001158:	2380      	movs	r3, #128	; 0x80
 800115a:	029b      	lsls	r3, r3, #10
 800115c:	4013      	ands	r3, r2
 800115e:	d0f0      	beq.n	8001142 <HAL_RCC_OscConfig+0xce>
 8001160:	e015      	b.n	800118e <HAL_RCC_OscConfig+0x11a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001162:	f7ff fcb9 	bl	8000ad8 <HAL_GetTick>
 8001166:	0003      	movs	r3, r0
 8001168:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800116a:	e008      	b.n	800117e <HAL_RCC_OscConfig+0x10a>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800116c:	f7ff fcb4 	bl	8000ad8 <HAL_GetTick>
 8001170:	0002      	movs	r2, r0
 8001172:	693b      	ldr	r3, [r7, #16]
 8001174:	1ad3      	subs	r3, r2, r3
 8001176:	2b64      	cmp	r3, #100	; 0x64
 8001178:	d901      	bls.n	800117e <HAL_RCC_OscConfig+0x10a>
          {
            return HAL_TIMEOUT;
 800117a:	2303      	movs	r3, #3
 800117c:	e2d4      	b.n	8001728 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800117e:	4b89      	ldr	r3, [pc, #548]	; (80013a4 <HAL_RCC_OscConfig+0x330>)
 8001180:	681a      	ldr	r2, [r3, #0]
 8001182:	2380      	movs	r3, #128	; 0x80
 8001184:	029b      	lsls	r3, r3, #10
 8001186:	4013      	ands	r3, r2
 8001188:	d1f0      	bne.n	800116c <HAL_RCC_OscConfig+0xf8>
 800118a:	e000      	b.n	800118e <HAL_RCC_OscConfig+0x11a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800118c:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800118e:	687b      	ldr	r3, [r7, #4]
 8001190:	681b      	ldr	r3, [r3, #0]
 8001192:	2202      	movs	r2, #2
 8001194:	4013      	ands	r3, r2
 8001196:	d100      	bne.n	800119a <HAL_RCC_OscConfig+0x126>
 8001198:	e099      	b.n	80012ce <HAL_RCC_OscConfig+0x25a>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800119a:	4b82      	ldr	r3, [pc, #520]	; (80013a4 <HAL_RCC_OscConfig+0x330>)
 800119c:	689b      	ldr	r3, [r3, #8]
 800119e:	2238      	movs	r2, #56	; 0x38
 80011a0:	4013      	ands	r3, r2
 80011a2:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80011a4:	4b7f      	ldr	r3, [pc, #508]	; (80013a4 <HAL_RCC_OscConfig+0x330>)
 80011a6:	68db      	ldr	r3, [r3, #12]
 80011a8:	2203      	movs	r2, #3
 80011aa:	4013      	ands	r3, r2
 80011ac:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 80011ae:	69bb      	ldr	r3, [r7, #24]
 80011b0:	2b10      	cmp	r3, #16
 80011b2:	d102      	bne.n	80011ba <HAL_RCC_OscConfig+0x146>
 80011b4:	697b      	ldr	r3, [r7, #20]
 80011b6:	2b02      	cmp	r3, #2
 80011b8:	d002      	beq.n	80011c0 <HAL_RCC_OscConfig+0x14c>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 80011ba:	69bb      	ldr	r3, [r7, #24]
 80011bc:	2b00      	cmp	r3, #0
 80011be:	d135      	bne.n	800122c <HAL_RCC_OscConfig+0x1b8>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80011c0:	4b78      	ldr	r3, [pc, #480]	; (80013a4 <HAL_RCC_OscConfig+0x330>)
 80011c2:	681a      	ldr	r2, [r3, #0]
 80011c4:	2380      	movs	r3, #128	; 0x80
 80011c6:	00db      	lsls	r3, r3, #3
 80011c8:	4013      	ands	r3, r2
 80011ca:	d005      	beq.n	80011d8 <HAL_RCC_OscConfig+0x164>
 80011cc:	687b      	ldr	r3, [r7, #4]
 80011ce:	68db      	ldr	r3, [r3, #12]
 80011d0:	2b00      	cmp	r3, #0
 80011d2:	d101      	bne.n	80011d8 <HAL_RCC_OscConfig+0x164>
      {
        return HAL_ERROR;
 80011d4:	2301      	movs	r3, #1
 80011d6:	e2a7      	b.n	8001728 <HAL_RCC_OscConfig+0x6b4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80011d8:	4b72      	ldr	r3, [pc, #456]	; (80013a4 <HAL_RCC_OscConfig+0x330>)
 80011da:	685b      	ldr	r3, [r3, #4]
 80011dc:	4a74      	ldr	r2, [pc, #464]	; (80013b0 <HAL_RCC_OscConfig+0x33c>)
 80011de:	4013      	ands	r3, r2
 80011e0:	0019      	movs	r1, r3
 80011e2:	687b      	ldr	r3, [r7, #4]
 80011e4:	695b      	ldr	r3, [r3, #20]
 80011e6:	021a      	lsls	r2, r3, #8
 80011e8:	4b6e      	ldr	r3, [pc, #440]	; (80013a4 <HAL_RCC_OscConfig+0x330>)
 80011ea:	430a      	orrs	r2, r1
 80011ec:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 80011ee:	69bb      	ldr	r3, [r7, #24]
 80011f0:	2b00      	cmp	r3, #0
 80011f2:	d112      	bne.n	800121a <HAL_RCC_OscConfig+0x1a6>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 80011f4:	4b6b      	ldr	r3, [pc, #428]	; (80013a4 <HAL_RCC_OscConfig+0x330>)
 80011f6:	681b      	ldr	r3, [r3, #0]
 80011f8:	4a6e      	ldr	r2, [pc, #440]	; (80013b4 <HAL_RCC_OscConfig+0x340>)
 80011fa:	4013      	ands	r3, r2
 80011fc:	0019      	movs	r1, r3
 80011fe:	687b      	ldr	r3, [r7, #4]
 8001200:	691a      	ldr	r2, [r3, #16]
 8001202:	4b68      	ldr	r3, [pc, #416]	; (80013a4 <HAL_RCC_OscConfig+0x330>)
 8001204:	430a      	orrs	r2, r1
 8001206:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 8001208:	4b66      	ldr	r3, [pc, #408]	; (80013a4 <HAL_RCC_OscConfig+0x330>)
 800120a:	681b      	ldr	r3, [r3, #0]
 800120c:	0adb      	lsrs	r3, r3, #11
 800120e:	2207      	movs	r2, #7
 8001210:	4013      	ands	r3, r2
 8001212:	4a69      	ldr	r2, [pc, #420]	; (80013b8 <HAL_RCC_OscConfig+0x344>)
 8001214:	40da      	lsrs	r2, r3
 8001216:	4b69      	ldr	r3, [pc, #420]	; (80013bc <HAL_RCC_OscConfig+0x348>)
 8001218:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 800121a:	4b69      	ldr	r3, [pc, #420]	; (80013c0 <HAL_RCC_OscConfig+0x34c>)
 800121c:	681b      	ldr	r3, [r3, #0]
 800121e:	0018      	movs	r0, r3
 8001220:	f7ff fbfe 	bl	8000a20 <HAL_InitTick>
 8001224:	1e03      	subs	r3, r0, #0
 8001226:	d051      	beq.n	80012cc <HAL_RCC_OscConfig+0x258>
        {
          return HAL_ERROR;
 8001228:	2301      	movs	r3, #1
 800122a:	e27d      	b.n	8001728 <HAL_RCC_OscConfig+0x6b4>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800122c:	687b      	ldr	r3, [r7, #4]
 800122e:	68db      	ldr	r3, [r3, #12]
 8001230:	2b00      	cmp	r3, #0
 8001232:	d030      	beq.n	8001296 <HAL_RCC_OscConfig+0x222>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8001234:	4b5b      	ldr	r3, [pc, #364]	; (80013a4 <HAL_RCC_OscConfig+0x330>)
 8001236:	681b      	ldr	r3, [r3, #0]
 8001238:	4a5e      	ldr	r2, [pc, #376]	; (80013b4 <HAL_RCC_OscConfig+0x340>)
 800123a:	4013      	ands	r3, r2
 800123c:	0019      	movs	r1, r3
 800123e:	687b      	ldr	r3, [r7, #4]
 8001240:	691a      	ldr	r2, [r3, #16]
 8001242:	4b58      	ldr	r3, [pc, #352]	; (80013a4 <HAL_RCC_OscConfig+0x330>)
 8001244:	430a      	orrs	r2, r1
 8001246:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 8001248:	4b56      	ldr	r3, [pc, #344]	; (80013a4 <HAL_RCC_OscConfig+0x330>)
 800124a:	681a      	ldr	r2, [r3, #0]
 800124c:	4b55      	ldr	r3, [pc, #340]	; (80013a4 <HAL_RCC_OscConfig+0x330>)
 800124e:	2180      	movs	r1, #128	; 0x80
 8001250:	0049      	lsls	r1, r1, #1
 8001252:	430a      	orrs	r2, r1
 8001254:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001256:	f7ff fc3f 	bl	8000ad8 <HAL_GetTick>
 800125a:	0003      	movs	r3, r0
 800125c:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800125e:	e008      	b.n	8001272 <HAL_RCC_OscConfig+0x1fe>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001260:	f7ff fc3a 	bl	8000ad8 <HAL_GetTick>
 8001264:	0002      	movs	r2, r0
 8001266:	693b      	ldr	r3, [r7, #16]
 8001268:	1ad3      	subs	r3, r2, r3
 800126a:	2b02      	cmp	r3, #2
 800126c:	d901      	bls.n	8001272 <HAL_RCC_OscConfig+0x1fe>
          {
            return HAL_TIMEOUT;
 800126e:	2303      	movs	r3, #3
 8001270:	e25a      	b.n	8001728 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001272:	4b4c      	ldr	r3, [pc, #304]	; (80013a4 <HAL_RCC_OscConfig+0x330>)
 8001274:	681a      	ldr	r2, [r3, #0]
 8001276:	2380      	movs	r3, #128	; 0x80
 8001278:	00db      	lsls	r3, r3, #3
 800127a:	4013      	ands	r3, r2
 800127c:	d0f0      	beq.n	8001260 <HAL_RCC_OscConfig+0x1ec>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800127e:	4b49      	ldr	r3, [pc, #292]	; (80013a4 <HAL_RCC_OscConfig+0x330>)
 8001280:	685b      	ldr	r3, [r3, #4]
 8001282:	4a4b      	ldr	r2, [pc, #300]	; (80013b0 <HAL_RCC_OscConfig+0x33c>)
 8001284:	4013      	ands	r3, r2
 8001286:	0019      	movs	r1, r3
 8001288:	687b      	ldr	r3, [r7, #4]
 800128a:	695b      	ldr	r3, [r3, #20]
 800128c:	021a      	lsls	r2, r3, #8
 800128e:	4b45      	ldr	r3, [pc, #276]	; (80013a4 <HAL_RCC_OscConfig+0x330>)
 8001290:	430a      	orrs	r2, r1
 8001292:	605a      	str	r2, [r3, #4]
 8001294:	e01b      	b.n	80012ce <HAL_RCC_OscConfig+0x25a>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 8001296:	4b43      	ldr	r3, [pc, #268]	; (80013a4 <HAL_RCC_OscConfig+0x330>)
 8001298:	681a      	ldr	r2, [r3, #0]
 800129a:	4b42      	ldr	r3, [pc, #264]	; (80013a4 <HAL_RCC_OscConfig+0x330>)
 800129c:	4949      	ldr	r1, [pc, #292]	; (80013c4 <HAL_RCC_OscConfig+0x350>)
 800129e:	400a      	ands	r2, r1
 80012a0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80012a2:	f7ff fc19 	bl	8000ad8 <HAL_GetTick>
 80012a6:	0003      	movs	r3, r0
 80012a8:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80012aa:	e008      	b.n	80012be <HAL_RCC_OscConfig+0x24a>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80012ac:	f7ff fc14 	bl	8000ad8 <HAL_GetTick>
 80012b0:	0002      	movs	r2, r0
 80012b2:	693b      	ldr	r3, [r7, #16]
 80012b4:	1ad3      	subs	r3, r2, r3
 80012b6:	2b02      	cmp	r3, #2
 80012b8:	d901      	bls.n	80012be <HAL_RCC_OscConfig+0x24a>
          {
            return HAL_TIMEOUT;
 80012ba:	2303      	movs	r3, #3
 80012bc:	e234      	b.n	8001728 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80012be:	4b39      	ldr	r3, [pc, #228]	; (80013a4 <HAL_RCC_OscConfig+0x330>)
 80012c0:	681a      	ldr	r2, [r3, #0]
 80012c2:	2380      	movs	r3, #128	; 0x80
 80012c4:	00db      	lsls	r3, r3, #3
 80012c6:	4013      	ands	r3, r2
 80012c8:	d1f0      	bne.n	80012ac <HAL_RCC_OscConfig+0x238>
 80012ca:	e000      	b.n	80012ce <HAL_RCC_OscConfig+0x25a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80012cc:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80012ce:	687b      	ldr	r3, [r7, #4]
 80012d0:	681b      	ldr	r3, [r3, #0]
 80012d2:	2208      	movs	r2, #8
 80012d4:	4013      	ands	r3, r2
 80012d6:	d047      	beq.n	8001368 <HAL_RCC_OscConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 80012d8:	4b32      	ldr	r3, [pc, #200]	; (80013a4 <HAL_RCC_OscConfig+0x330>)
 80012da:	689b      	ldr	r3, [r3, #8]
 80012dc:	2238      	movs	r2, #56	; 0x38
 80012de:	4013      	ands	r3, r2
 80012e0:	2b18      	cmp	r3, #24
 80012e2:	d10a      	bne.n	80012fa <HAL_RCC_OscConfig+0x286>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 80012e4:	4b2f      	ldr	r3, [pc, #188]	; (80013a4 <HAL_RCC_OscConfig+0x330>)
 80012e6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80012e8:	2202      	movs	r2, #2
 80012ea:	4013      	ands	r3, r2
 80012ec:	d03c      	beq.n	8001368 <HAL_RCC_OscConfig+0x2f4>
 80012ee:	687b      	ldr	r3, [r7, #4]
 80012f0:	699b      	ldr	r3, [r3, #24]
 80012f2:	2b00      	cmp	r3, #0
 80012f4:	d138      	bne.n	8001368 <HAL_RCC_OscConfig+0x2f4>
      {
        return HAL_ERROR;
 80012f6:	2301      	movs	r3, #1
 80012f8:	e216      	b.n	8001728 <HAL_RCC_OscConfig+0x6b4>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80012fa:	687b      	ldr	r3, [r7, #4]
 80012fc:	699b      	ldr	r3, [r3, #24]
 80012fe:	2b00      	cmp	r3, #0
 8001300:	d019      	beq.n	8001336 <HAL_RCC_OscConfig+0x2c2>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 8001302:	4b28      	ldr	r3, [pc, #160]	; (80013a4 <HAL_RCC_OscConfig+0x330>)
 8001304:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8001306:	4b27      	ldr	r3, [pc, #156]	; (80013a4 <HAL_RCC_OscConfig+0x330>)
 8001308:	2101      	movs	r1, #1
 800130a:	430a      	orrs	r2, r1
 800130c:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800130e:	f7ff fbe3 	bl	8000ad8 <HAL_GetTick>
 8001312:	0003      	movs	r3, r0
 8001314:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001316:	e008      	b.n	800132a <HAL_RCC_OscConfig+0x2b6>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001318:	f7ff fbde 	bl	8000ad8 <HAL_GetTick>
 800131c:	0002      	movs	r2, r0
 800131e:	693b      	ldr	r3, [r7, #16]
 8001320:	1ad3      	subs	r3, r2, r3
 8001322:	2b02      	cmp	r3, #2
 8001324:	d901      	bls.n	800132a <HAL_RCC_OscConfig+0x2b6>
          {
            return HAL_TIMEOUT;
 8001326:	2303      	movs	r3, #3
 8001328:	e1fe      	b.n	8001728 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800132a:	4b1e      	ldr	r3, [pc, #120]	; (80013a4 <HAL_RCC_OscConfig+0x330>)
 800132c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800132e:	2202      	movs	r2, #2
 8001330:	4013      	ands	r3, r2
 8001332:	d0f1      	beq.n	8001318 <HAL_RCC_OscConfig+0x2a4>
 8001334:	e018      	b.n	8001368 <HAL_RCC_OscConfig+0x2f4>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 8001336:	4b1b      	ldr	r3, [pc, #108]	; (80013a4 <HAL_RCC_OscConfig+0x330>)
 8001338:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800133a:	4b1a      	ldr	r3, [pc, #104]	; (80013a4 <HAL_RCC_OscConfig+0x330>)
 800133c:	2101      	movs	r1, #1
 800133e:	438a      	bics	r2, r1
 8001340:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001342:	f7ff fbc9 	bl	8000ad8 <HAL_GetTick>
 8001346:	0003      	movs	r3, r0
 8001348:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800134a:	e008      	b.n	800135e <HAL_RCC_OscConfig+0x2ea>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800134c:	f7ff fbc4 	bl	8000ad8 <HAL_GetTick>
 8001350:	0002      	movs	r2, r0
 8001352:	693b      	ldr	r3, [r7, #16]
 8001354:	1ad3      	subs	r3, r2, r3
 8001356:	2b02      	cmp	r3, #2
 8001358:	d901      	bls.n	800135e <HAL_RCC_OscConfig+0x2ea>
          {
            return HAL_TIMEOUT;
 800135a:	2303      	movs	r3, #3
 800135c:	e1e4      	b.n	8001728 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800135e:	4b11      	ldr	r3, [pc, #68]	; (80013a4 <HAL_RCC_OscConfig+0x330>)
 8001360:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001362:	2202      	movs	r2, #2
 8001364:	4013      	ands	r3, r2
 8001366:	d1f1      	bne.n	800134c <HAL_RCC_OscConfig+0x2d8>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001368:	687b      	ldr	r3, [r7, #4]
 800136a:	681b      	ldr	r3, [r3, #0]
 800136c:	2204      	movs	r2, #4
 800136e:	4013      	ands	r3, r2
 8001370:	d100      	bne.n	8001374 <HAL_RCC_OscConfig+0x300>
 8001372:	e0c7      	b.n	8001504 <HAL_RCC_OscConfig+0x490>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001374:	231f      	movs	r3, #31
 8001376:	18fb      	adds	r3, r7, r3
 8001378:	2200      	movs	r2, #0
 800137a:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 800137c:	4b09      	ldr	r3, [pc, #36]	; (80013a4 <HAL_RCC_OscConfig+0x330>)
 800137e:	689b      	ldr	r3, [r3, #8]
 8001380:	2238      	movs	r2, #56	; 0x38
 8001382:	4013      	ands	r3, r2
 8001384:	2b20      	cmp	r3, #32
 8001386:	d11f      	bne.n	80013c8 <HAL_RCC_OscConfig+0x354>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 8001388:	4b06      	ldr	r3, [pc, #24]	; (80013a4 <HAL_RCC_OscConfig+0x330>)
 800138a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800138c:	2202      	movs	r2, #2
 800138e:	4013      	ands	r3, r2
 8001390:	d100      	bne.n	8001394 <HAL_RCC_OscConfig+0x320>
 8001392:	e0b7      	b.n	8001504 <HAL_RCC_OscConfig+0x490>
 8001394:	687b      	ldr	r3, [r7, #4]
 8001396:	689b      	ldr	r3, [r3, #8]
 8001398:	2b00      	cmp	r3, #0
 800139a:	d000      	beq.n	800139e <HAL_RCC_OscConfig+0x32a>
 800139c:	e0b2      	b.n	8001504 <HAL_RCC_OscConfig+0x490>
      {
        return HAL_ERROR;
 800139e:	2301      	movs	r3, #1
 80013a0:	e1c2      	b.n	8001728 <HAL_RCC_OscConfig+0x6b4>
 80013a2:	46c0      	nop			; (mov r8, r8)
 80013a4:	40021000 	.word	0x40021000
 80013a8:	fffeffff 	.word	0xfffeffff
 80013ac:	fffbffff 	.word	0xfffbffff
 80013b0:	ffff80ff 	.word	0xffff80ff
 80013b4:	ffffc7ff 	.word	0xffffc7ff
 80013b8:	00f42400 	.word	0x00f42400
 80013bc:	20000010 	.word	0x20000010
 80013c0:	20000014 	.word	0x20000014
 80013c4:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80013c8:	4bb5      	ldr	r3, [pc, #724]	; (80016a0 <HAL_RCC_OscConfig+0x62c>)
 80013ca:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80013cc:	2380      	movs	r3, #128	; 0x80
 80013ce:	055b      	lsls	r3, r3, #21
 80013d0:	4013      	ands	r3, r2
 80013d2:	d101      	bne.n	80013d8 <HAL_RCC_OscConfig+0x364>
 80013d4:	2301      	movs	r3, #1
 80013d6:	e000      	b.n	80013da <HAL_RCC_OscConfig+0x366>
 80013d8:	2300      	movs	r3, #0
 80013da:	2b00      	cmp	r3, #0
 80013dc:	d011      	beq.n	8001402 <HAL_RCC_OscConfig+0x38e>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 80013de:	4bb0      	ldr	r3, [pc, #704]	; (80016a0 <HAL_RCC_OscConfig+0x62c>)
 80013e0:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80013e2:	4baf      	ldr	r3, [pc, #700]	; (80016a0 <HAL_RCC_OscConfig+0x62c>)
 80013e4:	2180      	movs	r1, #128	; 0x80
 80013e6:	0549      	lsls	r1, r1, #21
 80013e8:	430a      	orrs	r2, r1
 80013ea:	63da      	str	r2, [r3, #60]	; 0x3c
 80013ec:	4bac      	ldr	r3, [pc, #688]	; (80016a0 <HAL_RCC_OscConfig+0x62c>)
 80013ee:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80013f0:	2380      	movs	r3, #128	; 0x80
 80013f2:	055b      	lsls	r3, r3, #21
 80013f4:	4013      	ands	r3, r2
 80013f6:	60fb      	str	r3, [r7, #12]
 80013f8:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 80013fa:	231f      	movs	r3, #31
 80013fc:	18fb      	adds	r3, r7, r3
 80013fe:	2201      	movs	r2, #1
 8001400:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001402:	4ba8      	ldr	r3, [pc, #672]	; (80016a4 <HAL_RCC_OscConfig+0x630>)
 8001404:	681a      	ldr	r2, [r3, #0]
 8001406:	2380      	movs	r3, #128	; 0x80
 8001408:	005b      	lsls	r3, r3, #1
 800140a:	4013      	ands	r3, r2
 800140c:	d11a      	bne.n	8001444 <HAL_RCC_OscConfig+0x3d0>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800140e:	4ba5      	ldr	r3, [pc, #660]	; (80016a4 <HAL_RCC_OscConfig+0x630>)
 8001410:	681a      	ldr	r2, [r3, #0]
 8001412:	4ba4      	ldr	r3, [pc, #656]	; (80016a4 <HAL_RCC_OscConfig+0x630>)
 8001414:	2180      	movs	r1, #128	; 0x80
 8001416:	0049      	lsls	r1, r1, #1
 8001418:	430a      	orrs	r2, r1
 800141a:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 800141c:	f7ff fb5c 	bl	8000ad8 <HAL_GetTick>
 8001420:	0003      	movs	r3, r0
 8001422:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001424:	e008      	b.n	8001438 <HAL_RCC_OscConfig+0x3c4>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001426:	f7ff fb57 	bl	8000ad8 <HAL_GetTick>
 800142a:	0002      	movs	r2, r0
 800142c:	693b      	ldr	r3, [r7, #16]
 800142e:	1ad3      	subs	r3, r2, r3
 8001430:	2b02      	cmp	r3, #2
 8001432:	d901      	bls.n	8001438 <HAL_RCC_OscConfig+0x3c4>
          {
            return HAL_TIMEOUT;
 8001434:	2303      	movs	r3, #3
 8001436:	e177      	b.n	8001728 <HAL_RCC_OscConfig+0x6b4>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001438:	4b9a      	ldr	r3, [pc, #616]	; (80016a4 <HAL_RCC_OscConfig+0x630>)
 800143a:	681a      	ldr	r2, [r3, #0]
 800143c:	2380      	movs	r3, #128	; 0x80
 800143e:	005b      	lsls	r3, r3, #1
 8001440:	4013      	ands	r3, r2
 8001442:	d0f0      	beq.n	8001426 <HAL_RCC_OscConfig+0x3b2>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001444:	687b      	ldr	r3, [r7, #4]
 8001446:	689b      	ldr	r3, [r3, #8]
 8001448:	2b01      	cmp	r3, #1
 800144a:	d106      	bne.n	800145a <HAL_RCC_OscConfig+0x3e6>
 800144c:	4b94      	ldr	r3, [pc, #592]	; (80016a0 <HAL_RCC_OscConfig+0x62c>)
 800144e:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8001450:	4b93      	ldr	r3, [pc, #588]	; (80016a0 <HAL_RCC_OscConfig+0x62c>)
 8001452:	2101      	movs	r1, #1
 8001454:	430a      	orrs	r2, r1
 8001456:	65da      	str	r2, [r3, #92]	; 0x5c
 8001458:	e01c      	b.n	8001494 <HAL_RCC_OscConfig+0x420>
 800145a:	687b      	ldr	r3, [r7, #4]
 800145c:	689b      	ldr	r3, [r3, #8]
 800145e:	2b05      	cmp	r3, #5
 8001460:	d10c      	bne.n	800147c <HAL_RCC_OscConfig+0x408>
 8001462:	4b8f      	ldr	r3, [pc, #572]	; (80016a0 <HAL_RCC_OscConfig+0x62c>)
 8001464:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8001466:	4b8e      	ldr	r3, [pc, #568]	; (80016a0 <HAL_RCC_OscConfig+0x62c>)
 8001468:	2104      	movs	r1, #4
 800146a:	430a      	orrs	r2, r1
 800146c:	65da      	str	r2, [r3, #92]	; 0x5c
 800146e:	4b8c      	ldr	r3, [pc, #560]	; (80016a0 <HAL_RCC_OscConfig+0x62c>)
 8001470:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8001472:	4b8b      	ldr	r3, [pc, #556]	; (80016a0 <HAL_RCC_OscConfig+0x62c>)
 8001474:	2101      	movs	r1, #1
 8001476:	430a      	orrs	r2, r1
 8001478:	65da      	str	r2, [r3, #92]	; 0x5c
 800147a:	e00b      	b.n	8001494 <HAL_RCC_OscConfig+0x420>
 800147c:	4b88      	ldr	r3, [pc, #544]	; (80016a0 <HAL_RCC_OscConfig+0x62c>)
 800147e:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8001480:	4b87      	ldr	r3, [pc, #540]	; (80016a0 <HAL_RCC_OscConfig+0x62c>)
 8001482:	2101      	movs	r1, #1
 8001484:	438a      	bics	r2, r1
 8001486:	65da      	str	r2, [r3, #92]	; 0x5c
 8001488:	4b85      	ldr	r3, [pc, #532]	; (80016a0 <HAL_RCC_OscConfig+0x62c>)
 800148a:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800148c:	4b84      	ldr	r3, [pc, #528]	; (80016a0 <HAL_RCC_OscConfig+0x62c>)
 800148e:	2104      	movs	r1, #4
 8001490:	438a      	bics	r2, r1
 8001492:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001494:	687b      	ldr	r3, [r7, #4]
 8001496:	689b      	ldr	r3, [r3, #8]
 8001498:	2b00      	cmp	r3, #0
 800149a:	d014      	beq.n	80014c6 <HAL_RCC_OscConfig+0x452>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800149c:	f7ff fb1c 	bl	8000ad8 <HAL_GetTick>
 80014a0:	0003      	movs	r3, r0
 80014a2:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80014a4:	e009      	b.n	80014ba <HAL_RCC_OscConfig+0x446>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80014a6:	f7ff fb17 	bl	8000ad8 <HAL_GetTick>
 80014aa:	0002      	movs	r2, r0
 80014ac:	693b      	ldr	r3, [r7, #16]
 80014ae:	1ad3      	subs	r3, r2, r3
 80014b0:	4a7d      	ldr	r2, [pc, #500]	; (80016a8 <HAL_RCC_OscConfig+0x634>)
 80014b2:	4293      	cmp	r3, r2
 80014b4:	d901      	bls.n	80014ba <HAL_RCC_OscConfig+0x446>
          {
            return HAL_TIMEOUT;
 80014b6:	2303      	movs	r3, #3
 80014b8:	e136      	b.n	8001728 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80014ba:	4b79      	ldr	r3, [pc, #484]	; (80016a0 <HAL_RCC_OscConfig+0x62c>)
 80014bc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80014be:	2202      	movs	r2, #2
 80014c0:	4013      	ands	r3, r2
 80014c2:	d0f0      	beq.n	80014a6 <HAL_RCC_OscConfig+0x432>
 80014c4:	e013      	b.n	80014ee <HAL_RCC_OscConfig+0x47a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80014c6:	f7ff fb07 	bl	8000ad8 <HAL_GetTick>
 80014ca:	0003      	movs	r3, r0
 80014cc:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80014ce:	e009      	b.n	80014e4 <HAL_RCC_OscConfig+0x470>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80014d0:	f7ff fb02 	bl	8000ad8 <HAL_GetTick>
 80014d4:	0002      	movs	r2, r0
 80014d6:	693b      	ldr	r3, [r7, #16]
 80014d8:	1ad3      	subs	r3, r2, r3
 80014da:	4a73      	ldr	r2, [pc, #460]	; (80016a8 <HAL_RCC_OscConfig+0x634>)
 80014dc:	4293      	cmp	r3, r2
 80014de:	d901      	bls.n	80014e4 <HAL_RCC_OscConfig+0x470>
          {
            return HAL_TIMEOUT;
 80014e0:	2303      	movs	r3, #3
 80014e2:	e121      	b.n	8001728 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80014e4:	4b6e      	ldr	r3, [pc, #440]	; (80016a0 <HAL_RCC_OscConfig+0x62c>)
 80014e6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80014e8:	2202      	movs	r2, #2
 80014ea:	4013      	ands	r3, r2
 80014ec:	d1f0      	bne.n	80014d0 <HAL_RCC_OscConfig+0x45c>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 80014ee:	231f      	movs	r3, #31
 80014f0:	18fb      	adds	r3, r7, r3
 80014f2:	781b      	ldrb	r3, [r3, #0]
 80014f4:	2b01      	cmp	r3, #1
 80014f6:	d105      	bne.n	8001504 <HAL_RCC_OscConfig+0x490>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 80014f8:	4b69      	ldr	r3, [pc, #420]	; (80016a0 <HAL_RCC_OscConfig+0x62c>)
 80014fa:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80014fc:	4b68      	ldr	r3, [pc, #416]	; (80016a0 <HAL_RCC_OscConfig+0x62c>)
 80014fe:	496b      	ldr	r1, [pc, #428]	; (80016ac <HAL_RCC_OscConfig+0x638>)
 8001500:	400a      	ands	r2, r1
 8001502:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8001504:	687b      	ldr	r3, [r7, #4]
 8001506:	681b      	ldr	r3, [r3, #0]
 8001508:	2220      	movs	r2, #32
 800150a:	4013      	ands	r3, r2
 800150c:	d039      	beq.n	8001582 <HAL_RCC_OscConfig+0x50e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if (RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800150e:	687b      	ldr	r3, [r7, #4]
 8001510:	69db      	ldr	r3, [r3, #28]
 8001512:	2b00      	cmp	r3, #0
 8001514:	d01b      	beq.n	800154e <HAL_RCC_OscConfig+0x4da>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8001516:	4b62      	ldr	r3, [pc, #392]	; (80016a0 <HAL_RCC_OscConfig+0x62c>)
 8001518:	681a      	ldr	r2, [r3, #0]
 800151a:	4b61      	ldr	r3, [pc, #388]	; (80016a0 <HAL_RCC_OscConfig+0x62c>)
 800151c:	2180      	movs	r1, #128	; 0x80
 800151e:	03c9      	lsls	r1, r1, #15
 8001520:	430a      	orrs	r2, r1
 8001522:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001524:	f7ff fad8 	bl	8000ad8 <HAL_GetTick>
 8001528:	0003      	movs	r3, r0
 800152a:	613b      	str	r3, [r7, #16]

      /* Wait till HSI48 is ready */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 800152c:	e008      	b.n	8001540 <HAL_RCC_OscConfig+0x4cc>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800152e:	f7ff fad3 	bl	8000ad8 <HAL_GetTick>
 8001532:	0002      	movs	r2, r0
 8001534:	693b      	ldr	r3, [r7, #16]
 8001536:	1ad3      	subs	r3, r2, r3
 8001538:	2b02      	cmp	r3, #2
 800153a:	d901      	bls.n	8001540 <HAL_RCC_OscConfig+0x4cc>
        {
          return HAL_TIMEOUT;
 800153c:	2303      	movs	r3, #3
 800153e:	e0f3      	b.n	8001728 <HAL_RCC_OscConfig+0x6b4>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8001540:	4b57      	ldr	r3, [pc, #348]	; (80016a0 <HAL_RCC_OscConfig+0x62c>)
 8001542:	681a      	ldr	r2, [r3, #0]
 8001544:	2380      	movs	r3, #128	; 0x80
 8001546:	041b      	lsls	r3, r3, #16
 8001548:	4013      	ands	r3, r2
 800154a:	d0f0      	beq.n	800152e <HAL_RCC_OscConfig+0x4ba>
 800154c:	e019      	b.n	8001582 <HAL_RCC_OscConfig+0x50e>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800154e:	4b54      	ldr	r3, [pc, #336]	; (80016a0 <HAL_RCC_OscConfig+0x62c>)
 8001550:	681a      	ldr	r2, [r3, #0]
 8001552:	4b53      	ldr	r3, [pc, #332]	; (80016a0 <HAL_RCC_OscConfig+0x62c>)
 8001554:	4956      	ldr	r1, [pc, #344]	; (80016b0 <HAL_RCC_OscConfig+0x63c>)
 8001556:	400a      	ands	r2, r1
 8001558:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800155a:	f7ff fabd 	bl	8000ad8 <HAL_GetTick>
 800155e:	0003      	movs	r3, r0
 8001560:	613b      	str	r3, [r7, #16]

      /* Wait till HSI48 is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 8001562:	e008      	b.n	8001576 <HAL_RCC_OscConfig+0x502>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001564:	f7ff fab8 	bl	8000ad8 <HAL_GetTick>
 8001568:	0002      	movs	r2, r0
 800156a:	693b      	ldr	r3, [r7, #16]
 800156c:	1ad3      	subs	r3, r2, r3
 800156e:	2b02      	cmp	r3, #2
 8001570:	d901      	bls.n	8001576 <HAL_RCC_OscConfig+0x502>
        {
          return HAL_TIMEOUT;
 8001572:	2303      	movs	r3, #3
 8001574:	e0d8      	b.n	8001728 <HAL_RCC_OscConfig+0x6b4>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 8001576:	4b4a      	ldr	r3, [pc, #296]	; (80016a0 <HAL_RCC_OscConfig+0x62c>)
 8001578:	681a      	ldr	r2, [r3, #0]
 800157a:	2380      	movs	r3, #128	; 0x80
 800157c:	041b      	lsls	r3, r3, #16
 800157e:	4013      	ands	r3, r2
 8001580:	d1f0      	bne.n	8001564 <HAL_RCC_OscConfig+0x4f0>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8001582:	687b      	ldr	r3, [r7, #4]
 8001584:	6a1b      	ldr	r3, [r3, #32]
 8001586:	2b00      	cmp	r3, #0
 8001588:	d100      	bne.n	800158c <HAL_RCC_OscConfig+0x518>
 800158a:	e0cc      	b.n	8001726 <HAL_RCC_OscConfig+0x6b2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800158c:	4b44      	ldr	r3, [pc, #272]	; (80016a0 <HAL_RCC_OscConfig+0x62c>)
 800158e:	689b      	ldr	r3, [r3, #8]
 8001590:	2238      	movs	r2, #56	; 0x38
 8001592:	4013      	ands	r3, r2
 8001594:	2b10      	cmp	r3, #16
 8001596:	d100      	bne.n	800159a <HAL_RCC_OscConfig+0x526>
 8001598:	e07b      	b.n	8001692 <HAL_RCC_OscConfig+0x61e>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800159a:	687b      	ldr	r3, [r7, #4]
 800159c:	6a1b      	ldr	r3, [r3, #32]
 800159e:	2b02      	cmp	r3, #2
 80015a0:	d156      	bne.n	8001650 <HAL_RCC_OscConfig+0x5dc>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80015a2:	4b3f      	ldr	r3, [pc, #252]	; (80016a0 <HAL_RCC_OscConfig+0x62c>)
 80015a4:	681a      	ldr	r2, [r3, #0]
 80015a6:	4b3e      	ldr	r3, [pc, #248]	; (80016a0 <HAL_RCC_OscConfig+0x62c>)
 80015a8:	4942      	ldr	r1, [pc, #264]	; (80016b4 <HAL_RCC_OscConfig+0x640>)
 80015aa:	400a      	ands	r2, r1
 80015ac:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80015ae:	f7ff fa93 	bl	8000ad8 <HAL_GetTick>
 80015b2:	0003      	movs	r3, r0
 80015b4:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80015b6:	e008      	b.n	80015ca <HAL_RCC_OscConfig+0x556>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80015b8:	f7ff fa8e 	bl	8000ad8 <HAL_GetTick>
 80015bc:	0002      	movs	r2, r0
 80015be:	693b      	ldr	r3, [r7, #16]
 80015c0:	1ad3      	subs	r3, r2, r3
 80015c2:	2b02      	cmp	r3, #2
 80015c4:	d901      	bls.n	80015ca <HAL_RCC_OscConfig+0x556>
          {
            return HAL_TIMEOUT;
 80015c6:	2303      	movs	r3, #3
 80015c8:	e0ae      	b.n	8001728 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80015ca:	4b35      	ldr	r3, [pc, #212]	; (80016a0 <HAL_RCC_OscConfig+0x62c>)
 80015cc:	681a      	ldr	r2, [r3, #0]
 80015ce:	2380      	movs	r3, #128	; 0x80
 80015d0:	049b      	lsls	r3, r3, #18
 80015d2:	4013      	ands	r3, r2
 80015d4:	d1f0      	bne.n	80015b8 <HAL_RCC_OscConfig+0x544>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80015d6:	4b32      	ldr	r3, [pc, #200]	; (80016a0 <HAL_RCC_OscConfig+0x62c>)
 80015d8:	68db      	ldr	r3, [r3, #12]
 80015da:	4a37      	ldr	r2, [pc, #220]	; (80016b8 <HAL_RCC_OscConfig+0x644>)
 80015dc:	4013      	ands	r3, r2
 80015de:	0019      	movs	r1, r3
 80015e0:	687b      	ldr	r3, [r7, #4]
 80015e2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80015e8:	431a      	orrs	r2, r3
 80015ea:	687b      	ldr	r3, [r7, #4]
 80015ec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80015ee:	021b      	lsls	r3, r3, #8
 80015f0:	431a      	orrs	r2, r3
 80015f2:	687b      	ldr	r3, [r7, #4]
 80015f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015f6:	431a      	orrs	r2, r3
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80015fc:	431a      	orrs	r2, r3
 80015fe:	687b      	ldr	r3, [r7, #4]
 8001600:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001602:	431a      	orrs	r2, r3
 8001604:	4b26      	ldr	r3, [pc, #152]	; (80016a0 <HAL_RCC_OscConfig+0x62c>)
 8001606:	430a      	orrs	r2, r1
 8001608:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLQ,
#endif /* RCC_PLLQ_SUPPORT */
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800160a:	4b25      	ldr	r3, [pc, #148]	; (80016a0 <HAL_RCC_OscConfig+0x62c>)
 800160c:	681a      	ldr	r2, [r3, #0]
 800160e:	4b24      	ldr	r3, [pc, #144]	; (80016a0 <HAL_RCC_OscConfig+0x62c>)
 8001610:	2180      	movs	r1, #128	; 0x80
 8001612:	0449      	lsls	r1, r1, #17
 8001614:	430a      	orrs	r2, r1
 8001616:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 8001618:	4b21      	ldr	r3, [pc, #132]	; (80016a0 <HAL_RCC_OscConfig+0x62c>)
 800161a:	68da      	ldr	r2, [r3, #12]
 800161c:	4b20      	ldr	r3, [pc, #128]	; (80016a0 <HAL_RCC_OscConfig+0x62c>)
 800161e:	2180      	movs	r1, #128	; 0x80
 8001620:	0549      	lsls	r1, r1, #21
 8001622:	430a      	orrs	r2, r1
 8001624:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001626:	f7ff fa57 	bl	8000ad8 <HAL_GetTick>
 800162a:	0003      	movs	r3, r0
 800162c:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800162e:	e008      	b.n	8001642 <HAL_RCC_OscConfig+0x5ce>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001630:	f7ff fa52 	bl	8000ad8 <HAL_GetTick>
 8001634:	0002      	movs	r2, r0
 8001636:	693b      	ldr	r3, [r7, #16]
 8001638:	1ad3      	subs	r3, r2, r3
 800163a:	2b02      	cmp	r3, #2
 800163c:	d901      	bls.n	8001642 <HAL_RCC_OscConfig+0x5ce>
          {
            return HAL_TIMEOUT;
 800163e:	2303      	movs	r3, #3
 8001640:	e072      	b.n	8001728 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001642:	4b17      	ldr	r3, [pc, #92]	; (80016a0 <HAL_RCC_OscConfig+0x62c>)
 8001644:	681a      	ldr	r2, [r3, #0]
 8001646:	2380      	movs	r3, #128	; 0x80
 8001648:	049b      	lsls	r3, r3, #18
 800164a:	4013      	ands	r3, r2
 800164c:	d0f0      	beq.n	8001630 <HAL_RCC_OscConfig+0x5bc>
 800164e:	e06a      	b.n	8001726 <HAL_RCC_OscConfig+0x6b2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001650:	4b13      	ldr	r3, [pc, #76]	; (80016a0 <HAL_RCC_OscConfig+0x62c>)
 8001652:	681a      	ldr	r2, [r3, #0]
 8001654:	4b12      	ldr	r3, [pc, #72]	; (80016a0 <HAL_RCC_OscConfig+0x62c>)
 8001656:	4917      	ldr	r1, [pc, #92]	; (80016b4 <HAL_RCC_OscConfig+0x640>)
 8001658:	400a      	ands	r2, r1
 800165a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800165c:	f7ff fa3c 	bl	8000ad8 <HAL_GetTick>
 8001660:	0003      	movs	r3, r0
 8001662:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001664:	e008      	b.n	8001678 <HAL_RCC_OscConfig+0x604>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001666:	f7ff fa37 	bl	8000ad8 <HAL_GetTick>
 800166a:	0002      	movs	r2, r0
 800166c:	693b      	ldr	r3, [r7, #16]
 800166e:	1ad3      	subs	r3, r2, r3
 8001670:	2b02      	cmp	r3, #2
 8001672:	d901      	bls.n	8001678 <HAL_RCC_OscConfig+0x604>
          {
            return HAL_TIMEOUT;
 8001674:	2303      	movs	r3, #3
 8001676:	e057      	b.n	8001728 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001678:	4b09      	ldr	r3, [pc, #36]	; (80016a0 <HAL_RCC_OscConfig+0x62c>)
 800167a:	681a      	ldr	r2, [r3, #0]
 800167c:	2380      	movs	r3, #128	; 0x80
 800167e:	049b      	lsls	r3, r3, #18
 8001680:	4013      	ands	r3, r2
 8001682:	d1f0      	bne.n	8001666 <HAL_RCC_OscConfig+0x5f2>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLQ_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
 8001684:	4b06      	ldr	r3, [pc, #24]	; (80016a0 <HAL_RCC_OscConfig+0x62c>)
 8001686:	68da      	ldr	r2, [r3, #12]
 8001688:	4b05      	ldr	r3, [pc, #20]	; (80016a0 <HAL_RCC_OscConfig+0x62c>)
 800168a:	490c      	ldr	r1, [pc, #48]	; (80016bc <HAL_RCC_OscConfig+0x648>)
 800168c:	400a      	ands	r2, r1
 800168e:	60da      	str	r2, [r3, #12]
 8001690:	e049      	b.n	8001726 <HAL_RCC_OscConfig+0x6b2>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001692:	687b      	ldr	r3, [r7, #4]
 8001694:	6a1b      	ldr	r3, [r3, #32]
 8001696:	2b01      	cmp	r3, #1
 8001698:	d112      	bne.n	80016c0 <HAL_RCC_OscConfig+0x64c>
      {
        return HAL_ERROR;
 800169a:	2301      	movs	r3, #1
 800169c:	e044      	b.n	8001728 <HAL_RCC_OscConfig+0x6b4>
 800169e:	46c0      	nop			; (mov r8, r8)
 80016a0:	40021000 	.word	0x40021000
 80016a4:	40007000 	.word	0x40007000
 80016a8:	00001388 	.word	0x00001388
 80016ac:	efffffff 	.word	0xefffffff
 80016b0:	ffbfffff 	.word	0xffbfffff
 80016b4:	feffffff 	.word	0xfeffffff
 80016b8:	11c1808c 	.word	0x11c1808c
 80016bc:	eefefffc 	.word	0xeefefffc
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 80016c0:	4b1b      	ldr	r3, [pc, #108]	; (8001730 <HAL_RCC_OscConfig+0x6bc>)
 80016c2:	68db      	ldr	r3, [r3, #12]
 80016c4:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80016c6:	697b      	ldr	r3, [r7, #20]
 80016c8:	2203      	movs	r2, #3
 80016ca:	401a      	ands	r2, r3
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80016d0:	429a      	cmp	r2, r3
 80016d2:	d126      	bne.n	8001722 <HAL_RCC_OscConfig+0x6ae>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80016d4:	697b      	ldr	r3, [r7, #20]
 80016d6:	2270      	movs	r2, #112	; 0x70
 80016d8:	401a      	ands	r2, r3
 80016da:	687b      	ldr	r3, [r7, #4]
 80016dc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80016de:	429a      	cmp	r2, r3
 80016e0:	d11f      	bne.n	8001722 <HAL_RCC_OscConfig+0x6ae>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80016e2:	697a      	ldr	r2, [r7, #20]
 80016e4:	23fe      	movs	r3, #254	; 0xfe
 80016e6:	01db      	lsls	r3, r3, #7
 80016e8:	401a      	ands	r2, r3
 80016ea:	687b      	ldr	r3, [r7, #4]
 80016ec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80016ee:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80016f0:	429a      	cmp	r2, r3
 80016f2:	d116      	bne.n	8001722 <HAL_RCC_OscConfig+0x6ae>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80016f4:	697a      	ldr	r2, [r7, #20]
 80016f6:	23f8      	movs	r3, #248	; 0xf8
 80016f8:	039b      	lsls	r3, r3, #14
 80016fa:	401a      	ands	r2, r3
 80016fc:	687b      	ldr	r3, [r7, #4]
 80016fe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001700:	429a      	cmp	r2, r3
 8001702:	d10e      	bne.n	8001722 <HAL_RCC_OscConfig+0x6ae>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8001704:	697a      	ldr	r2, [r7, #20]
 8001706:	23e0      	movs	r3, #224	; 0xe0
 8001708:	051b      	lsls	r3, r3, #20
 800170a:	401a      	ands	r2, r3
 800170c:	687b      	ldr	r3, [r7, #4]
 800170e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8001710:	429a      	cmp	r2, r3
 8001712:	d106      	bne.n	8001722 <HAL_RCC_OscConfig+0x6ae>
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 8001714:	697b      	ldr	r3, [r7, #20]
 8001716:	0f5b      	lsrs	r3, r3, #29
 8001718:	075a      	lsls	r2, r3, #29
 800171a:	687b      	ldr	r3, [r7, #4]
 800171c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 800171e:	429a      	cmp	r2, r3
 8001720:	d001      	beq.n	8001726 <HAL_RCC_OscConfig+0x6b2>
        {
          return HAL_ERROR;
 8001722:	2301      	movs	r3, #1
 8001724:	e000      	b.n	8001728 <HAL_RCC_OscConfig+0x6b4>
        }
      }
    }
  }
  return HAL_OK;
 8001726:	2300      	movs	r3, #0
}
 8001728:	0018      	movs	r0, r3
 800172a:	46bd      	mov	sp, r7
 800172c:	b008      	add	sp, #32
 800172e:	bd80      	pop	{r7, pc}
 8001730:	40021000 	.word	0x40021000

08001734 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001734:	b580      	push	{r7, lr}
 8001736:	b084      	sub	sp, #16
 8001738:	af00      	add	r7, sp, #0
 800173a:	6078      	str	r0, [r7, #4]
 800173c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800173e:	687b      	ldr	r3, [r7, #4]
 8001740:	2b00      	cmp	r3, #0
 8001742:	d101      	bne.n	8001748 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001744:	2301      	movs	r3, #1
 8001746:	e0e9      	b.n	800191c <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001748:	4b76      	ldr	r3, [pc, #472]	; (8001924 <HAL_RCC_ClockConfig+0x1f0>)
 800174a:	681b      	ldr	r3, [r3, #0]
 800174c:	2207      	movs	r2, #7
 800174e:	4013      	ands	r3, r2
 8001750:	683a      	ldr	r2, [r7, #0]
 8001752:	429a      	cmp	r2, r3
 8001754:	d91e      	bls.n	8001794 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001756:	4b73      	ldr	r3, [pc, #460]	; (8001924 <HAL_RCC_ClockConfig+0x1f0>)
 8001758:	681b      	ldr	r3, [r3, #0]
 800175a:	2207      	movs	r2, #7
 800175c:	4393      	bics	r3, r2
 800175e:	0019      	movs	r1, r3
 8001760:	4b70      	ldr	r3, [pc, #448]	; (8001924 <HAL_RCC_ClockConfig+0x1f0>)
 8001762:	683a      	ldr	r2, [r7, #0]
 8001764:	430a      	orrs	r2, r1
 8001766:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8001768:	f7ff f9b6 	bl	8000ad8 <HAL_GetTick>
 800176c:	0003      	movs	r3, r0
 800176e:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001770:	e009      	b.n	8001786 <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001772:	f7ff f9b1 	bl	8000ad8 <HAL_GetTick>
 8001776:	0002      	movs	r2, r0
 8001778:	68fb      	ldr	r3, [r7, #12]
 800177a:	1ad3      	subs	r3, r2, r3
 800177c:	4a6a      	ldr	r2, [pc, #424]	; (8001928 <HAL_RCC_ClockConfig+0x1f4>)
 800177e:	4293      	cmp	r3, r2
 8001780:	d901      	bls.n	8001786 <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8001782:	2303      	movs	r3, #3
 8001784:	e0ca      	b.n	800191c <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001786:	4b67      	ldr	r3, [pc, #412]	; (8001924 <HAL_RCC_ClockConfig+0x1f0>)
 8001788:	681b      	ldr	r3, [r3, #0]
 800178a:	2207      	movs	r2, #7
 800178c:	4013      	ands	r3, r2
 800178e:	683a      	ldr	r2, [r7, #0]
 8001790:	429a      	cmp	r2, r3
 8001792:	d1ee      	bne.n	8001772 <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001794:	687b      	ldr	r3, [r7, #4]
 8001796:	681b      	ldr	r3, [r3, #0]
 8001798:	2202      	movs	r2, #2
 800179a:	4013      	ands	r3, r2
 800179c:	d015      	beq.n	80017ca <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800179e:	687b      	ldr	r3, [r7, #4]
 80017a0:	681b      	ldr	r3, [r3, #0]
 80017a2:	2204      	movs	r2, #4
 80017a4:	4013      	ands	r3, r2
 80017a6:	d006      	beq.n	80017b6 <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 80017a8:	4b60      	ldr	r3, [pc, #384]	; (800192c <HAL_RCC_ClockConfig+0x1f8>)
 80017aa:	689a      	ldr	r2, [r3, #8]
 80017ac:	4b5f      	ldr	r3, [pc, #380]	; (800192c <HAL_RCC_ClockConfig+0x1f8>)
 80017ae:	21e0      	movs	r1, #224	; 0xe0
 80017b0:	01c9      	lsls	r1, r1, #7
 80017b2:	430a      	orrs	r2, r1
 80017b4:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80017b6:	4b5d      	ldr	r3, [pc, #372]	; (800192c <HAL_RCC_ClockConfig+0x1f8>)
 80017b8:	689b      	ldr	r3, [r3, #8]
 80017ba:	4a5d      	ldr	r2, [pc, #372]	; (8001930 <HAL_RCC_ClockConfig+0x1fc>)
 80017bc:	4013      	ands	r3, r2
 80017be:	0019      	movs	r1, r3
 80017c0:	687b      	ldr	r3, [r7, #4]
 80017c2:	689a      	ldr	r2, [r3, #8]
 80017c4:	4b59      	ldr	r3, [pc, #356]	; (800192c <HAL_RCC_ClockConfig+0x1f8>)
 80017c6:	430a      	orrs	r2, r1
 80017c8:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	681b      	ldr	r3, [r3, #0]
 80017ce:	2201      	movs	r2, #1
 80017d0:	4013      	ands	r3, r2
 80017d2:	d057      	beq.n	8001884 <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	685b      	ldr	r3, [r3, #4]
 80017d8:	2b01      	cmp	r3, #1
 80017da:	d107      	bne.n	80017ec <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80017dc:	4b53      	ldr	r3, [pc, #332]	; (800192c <HAL_RCC_ClockConfig+0x1f8>)
 80017de:	681a      	ldr	r2, [r3, #0]
 80017e0:	2380      	movs	r3, #128	; 0x80
 80017e2:	029b      	lsls	r3, r3, #10
 80017e4:	4013      	ands	r3, r2
 80017e6:	d12b      	bne.n	8001840 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80017e8:	2301      	movs	r3, #1
 80017ea:	e097      	b.n	800191c <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	685b      	ldr	r3, [r3, #4]
 80017f0:	2b02      	cmp	r3, #2
 80017f2:	d107      	bne.n	8001804 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80017f4:	4b4d      	ldr	r3, [pc, #308]	; (800192c <HAL_RCC_ClockConfig+0x1f8>)
 80017f6:	681a      	ldr	r2, [r3, #0]
 80017f8:	2380      	movs	r3, #128	; 0x80
 80017fa:	049b      	lsls	r3, r3, #18
 80017fc:	4013      	ands	r3, r2
 80017fe:	d11f      	bne.n	8001840 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8001800:	2301      	movs	r3, #1
 8001802:	e08b      	b.n	800191c <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	685b      	ldr	r3, [r3, #4]
 8001808:	2b00      	cmp	r3, #0
 800180a:	d107      	bne.n	800181c <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800180c:	4b47      	ldr	r3, [pc, #284]	; (800192c <HAL_RCC_ClockConfig+0x1f8>)
 800180e:	681a      	ldr	r2, [r3, #0]
 8001810:	2380      	movs	r3, #128	; 0x80
 8001812:	00db      	lsls	r3, r3, #3
 8001814:	4013      	ands	r3, r2
 8001816:	d113      	bne.n	8001840 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8001818:	2301      	movs	r3, #1
 800181a:	e07f      	b.n	800191c <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	685b      	ldr	r3, [r3, #4]
 8001820:	2b03      	cmp	r3, #3
 8001822:	d106      	bne.n	8001832 <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001824:	4b41      	ldr	r3, [pc, #260]	; (800192c <HAL_RCC_ClockConfig+0x1f8>)
 8001826:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001828:	2202      	movs	r2, #2
 800182a:	4013      	ands	r3, r2
 800182c:	d108      	bne.n	8001840 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 800182e:	2301      	movs	r3, #1
 8001830:	e074      	b.n	800191c <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001832:	4b3e      	ldr	r3, [pc, #248]	; (800192c <HAL_RCC_ClockConfig+0x1f8>)
 8001834:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001836:	2202      	movs	r2, #2
 8001838:	4013      	ands	r3, r2
 800183a:	d101      	bne.n	8001840 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 800183c:	2301      	movs	r3, #1
 800183e:	e06d      	b.n	800191c <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8001840:	4b3a      	ldr	r3, [pc, #232]	; (800192c <HAL_RCC_ClockConfig+0x1f8>)
 8001842:	689b      	ldr	r3, [r3, #8]
 8001844:	2207      	movs	r2, #7
 8001846:	4393      	bics	r3, r2
 8001848:	0019      	movs	r1, r3
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	685a      	ldr	r2, [r3, #4]
 800184e:	4b37      	ldr	r3, [pc, #220]	; (800192c <HAL_RCC_ClockConfig+0x1f8>)
 8001850:	430a      	orrs	r2, r1
 8001852:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001854:	f7ff f940 	bl	8000ad8 <HAL_GetTick>
 8001858:	0003      	movs	r3, r0
 800185a:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800185c:	e009      	b.n	8001872 <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800185e:	f7ff f93b 	bl	8000ad8 <HAL_GetTick>
 8001862:	0002      	movs	r2, r0
 8001864:	68fb      	ldr	r3, [r7, #12]
 8001866:	1ad3      	subs	r3, r2, r3
 8001868:	4a2f      	ldr	r2, [pc, #188]	; (8001928 <HAL_RCC_ClockConfig+0x1f4>)
 800186a:	4293      	cmp	r3, r2
 800186c:	d901      	bls.n	8001872 <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 800186e:	2303      	movs	r3, #3
 8001870:	e054      	b.n	800191c <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001872:	4b2e      	ldr	r3, [pc, #184]	; (800192c <HAL_RCC_ClockConfig+0x1f8>)
 8001874:	689b      	ldr	r3, [r3, #8]
 8001876:	2238      	movs	r2, #56	; 0x38
 8001878:	401a      	ands	r2, r3
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	685b      	ldr	r3, [r3, #4]
 800187e:	00db      	lsls	r3, r3, #3
 8001880:	429a      	cmp	r2, r3
 8001882:	d1ec      	bne.n	800185e <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001884:	4b27      	ldr	r3, [pc, #156]	; (8001924 <HAL_RCC_ClockConfig+0x1f0>)
 8001886:	681b      	ldr	r3, [r3, #0]
 8001888:	2207      	movs	r2, #7
 800188a:	4013      	ands	r3, r2
 800188c:	683a      	ldr	r2, [r7, #0]
 800188e:	429a      	cmp	r2, r3
 8001890:	d21e      	bcs.n	80018d0 <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001892:	4b24      	ldr	r3, [pc, #144]	; (8001924 <HAL_RCC_ClockConfig+0x1f0>)
 8001894:	681b      	ldr	r3, [r3, #0]
 8001896:	2207      	movs	r2, #7
 8001898:	4393      	bics	r3, r2
 800189a:	0019      	movs	r1, r3
 800189c:	4b21      	ldr	r3, [pc, #132]	; (8001924 <HAL_RCC_ClockConfig+0x1f0>)
 800189e:	683a      	ldr	r2, [r7, #0]
 80018a0:	430a      	orrs	r2, r1
 80018a2:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80018a4:	f7ff f918 	bl	8000ad8 <HAL_GetTick>
 80018a8:	0003      	movs	r3, r0
 80018aa:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80018ac:	e009      	b.n	80018c2 <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80018ae:	f7ff f913 	bl	8000ad8 <HAL_GetTick>
 80018b2:	0002      	movs	r2, r0
 80018b4:	68fb      	ldr	r3, [r7, #12]
 80018b6:	1ad3      	subs	r3, r2, r3
 80018b8:	4a1b      	ldr	r2, [pc, #108]	; (8001928 <HAL_RCC_ClockConfig+0x1f4>)
 80018ba:	4293      	cmp	r3, r2
 80018bc:	d901      	bls.n	80018c2 <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 80018be:	2303      	movs	r3, #3
 80018c0:	e02c      	b.n	800191c <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80018c2:	4b18      	ldr	r3, [pc, #96]	; (8001924 <HAL_RCC_ClockConfig+0x1f0>)
 80018c4:	681b      	ldr	r3, [r3, #0]
 80018c6:	2207      	movs	r2, #7
 80018c8:	4013      	ands	r3, r2
 80018ca:	683a      	ldr	r2, [r7, #0]
 80018cc:	429a      	cmp	r2, r3
 80018ce:	d1ee      	bne.n	80018ae <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	681b      	ldr	r3, [r3, #0]
 80018d4:	2204      	movs	r2, #4
 80018d6:	4013      	ands	r3, r2
 80018d8:	d009      	beq.n	80018ee <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 80018da:	4b14      	ldr	r3, [pc, #80]	; (800192c <HAL_RCC_ClockConfig+0x1f8>)
 80018dc:	689b      	ldr	r3, [r3, #8]
 80018de:	4a15      	ldr	r2, [pc, #84]	; (8001934 <HAL_RCC_ClockConfig+0x200>)
 80018e0:	4013      	ands	r3, r2
 80018e2:	0019      	movs	r1, r3
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	68da      	ldr	r2, [r3, #12]
 80018e8:	4b10      	ldr	r3, [pc, #64]	; (800192c <HAL_RCC_ClockConfig+0x1f8>)
 80018ea:	430a      	orrs	r2, r1
 80018ec:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 80018ee:	f000 f829 	bl	8001944 <HAL_RCC_GetSysClockFreq>
 80018f2:	0001      	movs	r1, r0
 80018f4:	4b0d      	ldr	r3, [pc, #52]	; (800192c <HAL_RCC_ClockConfig+0x1f8>)
 80018f6:	689b      	ldr	r3, [r3, #8]
 80018f8:	0a1b      	lsrs	r3, r3, #8
 80018fa:	220f      	movs	r2, #15
 80018fc:	401a      	ands	r2, r3
 80018fe:	4b0e      	ldr	r3, [pc, #56]	; (8001938 <HAL_RCC_ClockConfig+0x204>)
 8001900:	0092      	lsls	r2, r2, #2
 8001902:	58d3      	ldr	r3, [r2, r3]
 8001904:	221f      	movs	r2, #31
 8001906:	4013      	ands	r3, r2
 8001908:	000a      	movs	r2, r1
 800190a:	40da      	lsrs	r2, r3
 800190c:	4b0b      	ldr	r3, [pc, #44]	; (800193c <HAL_RCC_ClockConfig+0x208>)
 800190e:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8001910:	4b0b      	ldr	r3, [pc, #44]	; (8001940 <HAL_RCC_ClockConfig+0x20c>)
 8001912:	681b      	ldr	r3, [r3, #0]
 8001914:	0018      	movs	r0, r3
 8001916:	f7ff f883 	bl	8000a20 <HAL_InitTick>
 800191a:	0003      	movs	r3, r0
}
 800191c:	0018      	movs	r0, r3
 800191e:	46bd      	mov	sp, r7
 8001920:	b004      	add	sp, #16
 8001922:	bd80      	pop	{r7, pc}
 8001924:	40022000 	.word	0x40022000
 8001928:	00001388 	.word	0x00001388
 800192c:	40021000 	.word	0x40021000
 8001930:	fffff0ff 	.word	0xfffff0ff
 8001934:	ffff8fff 	.word	0xffff8fff
 8001938:	08002de0 	.word	0x08002de0
 800193c:	20000010 	.word	0x20000010
 8001940:	20000014 	.word	0x20000014

08001944 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001944:	b580      	push	{r7, lr}
 8001946:	b086      	sub	sp, #24
 8001948:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800194a:	4b3c      	ldr	r3, [pc, #240]	; (8001a3c <HAL_RCC_GetSysClockFreq+0xf8>)
 800194c:	689b      	ldr	r3, [r3, #8]
 800194e:	2238      	movs	r2, #56	; 0x38
 8001950:	4013      	ands	r3, r2
 8001952:	d10f      	bne.n	8001974 <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 8001954:	4b39      	ldr	r3, [pc, #228]	; (8001a3c <HAL_RCC_GetSysClockFreq+0xf8>)
 8001956:	681b      	ldr	r3, [r3, #0]
 8001958:	0adb      	lsrs	r3, r3, #11
 800195a:	2207      	movs	r2, #7
 800195c:	4013      	ands	r3, r2
 800195e:	2201      	movs	r2, #1
 8001960:	409a      	lsls	r2, r3
 8001962:	0013      	movs	r3, r2
 8001964:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 8001966:	6839      	ldr	r1, [r7, #0]
 8001968:	4835      	ldr	r0, [pc, #212]	; (8001a40 <HAL_RCC_GetSysClockFreq+0xfc>)
 800196a:	f7fe fbcb 	bl	8000104 <__udivsi3>
 800196e:	0003      	movs	r3, r0
 8001970:	613b      	str	r3, [r7, #16]
 8001972:	e05d      	b.n	8001a30 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001974:	4b31      	ldr	r3, [pc, #196]	; (8001a3c <HAL_RCC_GetSysClockFreq+0xf8>)
 8001976:	689b      	ldr	r3, [r3, #8]
 8001978:	2238      	movs	r2, #56	; 0x38
 800197a:	4013      	ands	r3, r2
 800197c:	2b08      	cmp	r3, #8
 800197e:	d102      	bne.n	8001986 <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8001980:	4b30      	ldr	r3, [pc, #192]	; (8001a44 <HAL_RCC_GetSysClockFreq+0x100>)
 8001982:	613b      	str	r3, [r7, #16]
 8001984:	e054      	b.n	8001a30 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001986:	4b2d      	ldr	r3, [pc, #180]	; (8001a3c <HAL_RCC_GetSysClockFreq+0xf8>)
 8001988:	689b      	ldr	r3, [r3, #8]
 800198a:	2238      	movs	r2, #56	; 0x38
 800198c:	4013      	ands	r3, r2
 800198e:	2b10      	cmp	r3, #16
 8001990:	d138      	bne.n	8001a04 <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 8001992:	4b2a      	ldr	r3, [pc, #168]	; (8001a3c <HAL_RCC_GetSysClockFreq+0xf8>)
 8001994:	68db      	ldr	r3, [r3, #12]
 8001996:	2203      	movs	r2, #3
 8001998:	4013      	ands	r3, r2
 800199a:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800199c:	4b27      	ldr	r3, [pc, #156]	; (8001a3c <HAL_RCC_GetSysClockFreq+0xf8>)
 800199e:	68db      	ldr	r3, [r3, #12]
 80019a0:	091b      	lsrs	r3, r3, #4
 80019a2:	2207      	movs	r2, #7
 80019a4:	4013      	ands	r3, r2
 80019a6:	3301      	adds	r3, #1
 80019a8:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80019aa:	68fb      	ldr	r3, [r7, #12]
 80019ac:	2b03      	cmp	r3, #3
 80019ae:	d10d      	bne.n	80019cc <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80019b0:	68b9      	ldr	r1, [r7, #8]
 80019b2:	4824      	ldr	r0, [pc, #144]	; (8001a44 <HAL_RCC_GetSysClockFreq+0x100>)
 80019b4:	f7fe fba6 	bl	8000104 <__udivsi3>
 80019b8:	0003      	movs	r3, r0
 80019ba:	0019      	movs	r1, r3
 80019bc:	4b1f      	ldr	r3, [pc, #124]	; (8001a3c <HAL_RCC_GetSysClockFreq+0xf8>)
 80019be:	68db      	ldr	r3, [r3, #12]
 80019c0:	0a1b      	lsrs	r3, r3, #8
 80019c2:	227f      	movs	r2, #127	; 0x7f
 80019c4:	4013      	ands	r3, r2
 80019c6:	434b      	muls	r3, r1
 80019c8:	617b      	str	r3, [r7, #20]
        break;
 80019ca:	e00d      	b.n	80019e8 <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 80019cc:	68b9      	ldr	r1, [r7, #8]
 80019ce:	481c      	ldr	r0, [pc, #112]	; (8001a40 <HAL_RCC_GetSysClockFreq+0xfc>)
 80019d0:	f7fe fb98 	bl	8000104 <__udivsi3>
 80019d4:	0003      	movs	r3, r0
 80019d6:	0019      	movs	r1, r3
 80019d8:	4b18      	ldr	r3, [pc, #96]	; (8001a3c <HAL_RCC_GetSysClockFreq+0xf8>)
 80019da:	68db      	ldr	r3, [r3, #12]
 80019dc:	0a1b      	lsrs	r3, r3, #8
 80019de:	227f      	movs	r2, #127	; 0x7f
 80019e0:	4013      	ands	r3, r2
 80019e2:	434b      	muls	r3, r1
 80019e4:	617b      	str	r3, [r7, #20]
        break;
 80019e6:	46c0      	nop			; (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 80019e8:	4b14      	ldr	r3, [pc, #80]	; (8001a3c <HAL_RCC_GetSysClockFreq+0xf8>)
 80019ea:	68db      	ldr	r3, [r3, #12]
 80019ec:	0f5b      	lsrs	r3, r3, #29
 80019ee:	2207      	movs	r2, #7
 80019f0:	4013      	ands	r3, r2
 80019f2:	3301      	adds	r3, #1
 80019f4:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 80019f6:	6879      	ldr	r1, [r7, #4]
 80019f8:	6978      	ldr	r0, [r7, #20]
 80019fa:	f7fe fb83 	bl	8000104 <__udivsi3>
 80019fe:	0003      	movs	r3, r0
 8001a00:	613b      	str	r3, [r7, #16]
 8001a02:	e015      	b.n	8001a30 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8001a04:	4b0d      	ldr	r3, [pc, #52]	; (8001a3c <HAL_RCC_GetSysClockFreq+0xf8>)
 8001a06:	689b      	ldr	r3, [r3, #8]
 8001a08:	2238      	movs	r2, #56	; 0x38
 8001a0a:	4013      	ands	r3, r2
 8001a0c:	2b20      	cmp	r3, #32
 8001a0e:	d103      	bne.n	8001a18 <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 8001a10:	2380      	movs	r3, #128	; 0x80
 8001a12:	021b      	lsls	r3, r3, #8
 8001a14:	613b      	str	r3, [r7, #16]
 8001a16:	e00b      	b.n	8001a30 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8001a18:	4b08      	ldr	r3, [pc, #32]	; (8001a3c <HAL_RCC_GetSysClockFreq+0xf8>)
 8001a1a:	689b      	ldr	r3, [r3, #8]
 8001a1c:	2238      	movs	r2, #56	; 0x38
 8001a1e:	4013      	ands	r3, r2
 8001a20:	2b18      	cmp	r3, #24
 8001a22:	d103      	bne.n	8001a2c <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 8001a24:	23fa      	movs	r3, #250	; 0xfa
 8001a26:	01db      	lsls	r3, r3, #7
 8001a28:	613b      	str	r3, [r7, #16]
 8001a2a:	e001      	b.n	8001a30 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 8001a2c:	2300      	movs	r3, #0
 8001a2e:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8001a30:	693b      	ldr	r3, [r7, #16]
}
 8001a32:	0018      	movs	r0, r3
 8001a34:	46bd      	mov	sp, r7
 8001a36:	b006      	add	sp, #24
 8001a38:	bd80      	pop	{r7, pc}
 8001a3a:	46c0      	nop			; (mov r8, r8)
 8001a3c:	40021000 	.word	0x40021000
 8001a40:	00f42400 	.word	0x00f42400
 8001a44:	007a1200 	.word	0x007a1200

08001a48 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001a48:	b580      	push	{r7, lr}
 8001a4a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001a4c:	4b02      	ldr	r3, [pc, #8]	; (8001a58 <HAL_RCC_GetHCLKFreq+0x10>)
 8001a4e:	681b      	ldr	r3, [r3, #0]
}
 8001a50:	0018      	movs	r0, r3
 8001a52:	46bd      	mov	sp, r7
 8001a54:	bd80      	pop	{r7, pc}
 8001a56:	46c0      	nop			; (mov r8, r8)
 8001a58:	20000010 	.word	0x20000010

08001a5c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001a5c:	b5b0      	push	{r4, r5, r7, lr}
 8001a5e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 8001a60:	f7ff fff2 	bl	8001a48 <HAL_RCC_GetHCLKFreq>
 8001a64:	0004      	movs	r4, r0
 8001a66:	f7ff faf9 	bl	800105c <LL_RCC_GetAPB1Prescaler>
 8001a6a:	0003      	movs	r3, r0
 8001a6c:	0b1a      	lsrs	r2, r3, #12
 8001a6e:	4b05      	ldr	r3, [pc, #20]	; (8001a84 <HAL_RCC_GetPCLK1Freq+0x28>)
 8001a70:	0092      	lsls	r2, r2, #2
 8001a72:	58d3      	ldr	r3, [r2, r3]
 8001a74:	221f      	movs	r2, #31
 8001a76:	4013      	ands	r3, r2
 8001a78:	40dc      	lsrs	r4, r3
 8001a7a:	0023      	movs	r3, r4
}
 8001a7c:	0018      	movs	r0, r3
 8001a7e:	46bd      	mov	sp, r7
 8001a80:	bdb0      	pop	{r4, r5, r7, pc}
 8001a82:	46c0      	nop			; (mov r8, r8)
 8001a84:	08002e20 	.word	0x08002e20

08001a88 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001a88:	b580      	push	{r7, lr}
 8001a8a:	b086      	sub	sp, #24
 8001a8c:	af00      	add	r7, sp, #0
 8001a8e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 8001a90:	2313      	movs	r3, #19
 8001a92:	18fb      	adds	r3, r7, r3
 8001a94:	2200      	movs	r2, #0
 8001a96:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8001a98:	2312      	movs	r3, #18
 8001a9a:	18fb      	adds	r3, r7, r3
 8001a9c:	2200      	movs	r2, #0
 8001a9e:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	681a      	ldr	r2, [r3, #0]
 8001aa4:	2380      	movs	r3, #128	; 0x80
 8001aa6:	029b      	lsls	r3, r3, #10
 8001aa8:	4013      	ands	r3, r2
 8001aaa:	d100      	bne.n	8001aae <HAL_RCCEx_PeriphCLKConfig+0x26>
 8001aac:	e0ad      	b.n	8001c0a <HAL_RCCEx_PeriphCLKConfig+0x182>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001aae:	2011      	movs	r0, #17
 8001ab0:	183b      	adds	r3, r7, r0
 8001ab2:	2200      	movs	r2, #0
 8001ab4:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001ab6:	4b47      	ldr	r3, [pc, #284]	; (8001bd4 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8001ab8:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001aba:	2380      	movs	r3, #128	; 0x80
 8001abc:	055b      	lsls	r3, r3, #21
 8001abe:	4013      	ands	r3, r2
 8001ac0:	d110      	bne.n	8001ae4 <HAL_RCCEx_PeriphCLKConfig+0x5c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001ac2:	4b44      	ldr	r3, [pc, #272]	; (8001bd4 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8001ac4:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001ac6:	4b43      	ldr	r3, [pc, #268]	; (8001bd4 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8001ac8:	2180      	movs	r1, #128	; 0x80
 8001aca:	0549      	lsls	r1, r1, #21
 8001acc:	430a      	orrs	r2, r1
 8001ace:	63da      	str	r2, [r3, #60]	; 0x3c
 8001ad0:	4b40      	ldr	r3, [pc, #256]	; (8001bd4 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8001ad2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001ad4:	2380      	movs	r3, #128	; 0x80
 8001ad6:	055b      	lsls	r3, r3, #21
 8001ad8:	4013      	ands	r3, r2
 8001ada:	60bb      	str	r3, [r7, #8]
 8001adc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001ade:	183b      	adds	r3, r7, r0
 8001ae0:	2201      	movs	r2, #1
 8001ae2:	701a      	strb	r2, [r3, #0]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001ae4:	4b3c      	ldr	r3, [pc, #240]	; (8001bd8 <HAL_RCCEx_PeriphCLKConfig+0x150>)
 8001ae6:	681a      	ldr	r2, [r3, #0]
 8001ae8:	4b3b      	ldr	r3, [pc, #236]	; (8001bd8 <HAL_RCCEx_PeriphCLKConfig+0x150>)
 8001aea:	2180      	movs	r1, #128	; 0x80
 8001aec:	0049      	lsls	r1, r1, #1
 8001aee:	430a      	orrs	r2, r1
 8001af0:	601a      	str	r2, [r3, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8001af2:	f7fe fff1 	bl	8000ad8 <HAL_GetTick>
 8001af6:	0003      	movs	r3, r0
 8001af8:	60fb      	str	r3, [r7, #12]

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8001afa:	e00b      	b.n	8001b14 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001afc:	f7fe ffec 	bl	8000ad8 <HAL_GetTick>
 8001b00:	0002      	movs	r2, r0
 8001b02:	68fb      	ldr	r3, [r7, #12]
 8001b04:	1ad3      	subs	r3, r2, r3
 8001b06:	2b02      	cmp	r3, #2
 8001b08:	d904      	bls.n	8001b14 <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        ret = HAL_TIMEOUT;
 8001b0a:	2313      	movs	r3, #19
 8001b0c:	18fb      	adds	r3, r7, r3
 8001b0e:	2203      	movs	r2, #3
 8001b10:	701a      	strb	r2, [r3, #0]
        break;
 8001b12:	e005      	b.n	8001b20 <HAL_RCCEx_PeriphCLKConfig+0x98>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8001b14:	4b30      	ldr	r3, [pc, #192]	; (8001bd8 <HAL_RCCEx_PeriphCLKConfig+0x150>)
 8001b16:	681a      	ldr	r2, [r3, #0]
 8001b18:	2380      	movs	r3, #128	; 0x80
 8001b1a:	005b      	lsls	r3, r3, #1
 8001b1c:	4013      	ands	r3, r2
 8001b1e:	d0ed      	beq.n	8001afc <HAL_RCCEx_PeriphCLKConfig+0x74>
      }
    }

    if (ret == HAL_OK)
 8001b20:	2313      	movs	r3, #19
 8001b22:	18fb      	adds	r3, r7, r3
 8001b24:	781b      	ldrb	r3, [r3, #0]
 8001b26:	2b00      	cmp	r3, #0
 8001b28:	d15e      	bne.n	8001be8 <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8001b2a:	4b2a      	ldr	r3, [pc, #168]	; (8001bd4 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8001b2c:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8001b2e:	23c0      	movs	r3, #192	; 0xc0
 8001b30:	009b      	lsls	r3, r3, #2
 8001b32:	4013      	ands	r3, r2
 8001b34:	617b      	str	r3, [r7, #20]

      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8001b36:	697b      	ldr	r3, [r7, #20]
 8001b38:	2b00      	cmp	r3, #0
 8001b3a:	d019      	beq.n	8001b70 <HAL_RCCEx_PeriphCLKConfig+0xe8>
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b40:	697a      	ldr	r2, [r7, #20]
 8001b42:	429a      	cmp	r2, r3
 8001b44:	d014      	beq.n	8001b70 <HAL_RCCEx_PeriphCLKConfig+0xe8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8001b46:	4b23      	ldr	r3, [pc, #140]	; (8001bd4 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8001b48:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001b4a:	4a24      	ldr	r2, [pc, #144]	; (8001bdc <HAL_RCCEx_PeriphCLKConfig+0x154>)
 8001b4c:	4013      	ands	r3, r2
 8001b4e:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8001b50:	4b20      	ldr	r3, [pc, #128]	; (8001bd4 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8001b52:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8001b54:	4b1f      	ldr	r3, [pc, #124]	; (8001bd4 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8001b56:	2180      	movs	r1, #128	; 0x80
 8001b58:	0249      	lsls	r1, r1, #9
 8001b5a:	430a      	orrs	r2, r1
 8001b5c:	65da      	str	r2, [r3, #92]	; 0x5c
        __HAL_RCC_BACKUPRESET_RELEASE();
 8001b5e:	4b1d      	ldr	r3, [pc, #116]	; (8001bd4 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8001b60:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8001b62:	4b1c      	ldr	r3, [pc, #112]	; (8001bd4 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8001b64:	491e      	ldr	r1, [pc, #120]	; (8001be0 <HAL_RCCEx_PeriphCLKConfig+0x158>)
 8001b66:	400a      	ands	r2, r1
 8001b68:	65da      	str	r2, [r3, #92]	; 0x5c
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8001b6a:	4b1a      	ldr	r3, [pc, #104]	; (8001bd4 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8001b6c:	697a      	ldr	r2, [r7, #20]
 8001b6e:	65da      	str	r2, [r3, #92]	; 0x5c
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8001b70:	697b      	ldr	r3, [r7, #20]
 8001b72:	2201      	movs	r2, #1
 8001b74:	4013      	ands	r3, r2
 8001b76:	d016      	beq.n	8001ba6 <HAL_RCCEx_PeriphCLKConfig+0x11e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001b78:	f7fe ffae 	bl	8000ad8 <HAL_GetTick>
 8001b7c:	0003      	movs	r3, r0
 8001b7e:	60fb      	str	r3, [r7, #12]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001b80:	e00c      	b.n	8001b9c <HAL_RCCEx_PeriphCLKConfig+0x114>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001b82:	f7fe ffa9 	bl	8000ad8 <HAL_GetTick>
 8001b86:	0002      	movs	r2, r0
 8001b88:	68fb      	ldr	r3, [r7, #12]
 8001b8a:	1ad3      	subs	r3, r2, r3
 8001b8c:	4a15      	ldr	r2, [pc, #84]	; (8001be4 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8001b8e:	4293      	cmp	r3, r2
 8001b90:	d904      	bls.n	8001b9c <HAL_RCCEx_PeriphCLKConfig+0x114>
          {
            ret = HAL_TIMEOUT;
 8001b92:	2313      	movs	r3, #19
 8001b94:	18fb      	adds	r3, r7, r3
 8001b96:	2203      	movs	r2, #3
 8001b98:	701a      	strb	r2, [r3, #0]
            break;
 8001b9a:	e004      	b.n	8001ba6 <HAL_RCCEx_PeriphCLKConfig+0x11e>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001b9c:	4b0d      	ldr	r3, [pc, #52]	; (8001bd4 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8001b9e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001ba0:	2202      	movs	r2, #2
 8001ba2:	4013      	ands	r3, r2
 8001ba4:	d0ed      	beq.n	8001b82 <HAL_RCCEx_PeriphCLKConfig+0xfa>
          }
        }
      }

      if (ret == HAL_OK)
 8001ba6:	2313      	movs	r3, #19
 8001ba8:	18fb      	adds	r3, r7, r3
 8001baa:	781b      	ldrb	r3, [r3, #0]
 8001bac:	2b00      	cmp	r3, #0
 8001bae:	d10a      	bne.n	8001bc6 <HAL_RCCEx_PeriphCLKConfig+0x13e>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8001bb0:	4b08      	ldr	r3, [pc, #32]	; (8001bd4 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8001bb2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001bb4:	4a09      	ldr	r2, [pc, #36]	; (8001bdc <HAL_RCCEx_PeriphCLKConfig+0x154>)
 8001bb6:	4013      	ands	r3, r2
 8001bb8:	0019      	movs	r1, r3
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001bbe:	4b05      	ldr	r3, [pc, #20]	; (8001bd4 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8001bc0:	430a      	orrs	r2, r1
 8001bc2:	65da      	str	r2, [r3, #92]	; 0x5c
 8001bc4:	e016      	b.n	8001bf4 <HAL_RCCEx_PeriphCLKConfig+0x16c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8001bc6:	2312      	movs	r3, #18
 8001bc8:	18fb      	adds	r3, r7, r3
 8001bca:	2213      	movs	r2, #19
 8001bcc:	18ba      	adds	r2, r7, r2
 8001bce:	7812      	ldrb	r2, [r2, #0]
 8001bd0:	701a      	strb	r2, [r3, #0]
 8001bd2:	e00f      	b.n	8001bf4 <HAL_RCCEx_PeriphCLKConfig+0x16c>
 8001bd4:	40021000 	.word	0x40021000
 8001bd8:	40007000 	.word	0x40007000
 8001bdc:	fffffcff 	.word	0xfffffcff
 8001be0:	fffeffff 	.word	0xfffeffff
 8001be4:	00001388 	.word	0x00001388
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8001be8:	2312      	movs	r3, #18
 8001bea:	18fb      	adds	r3, r7, r3
 8001bec:	2213      	movs	r2, #19
 8001bee:	18ba      	adds	r2, r7, r2
 8001bf0:	7812      	ldrb	r2, [r2, #0]
 8001bf2:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8001bf4:	2311      	movs	r3, #17
 8001bf6:	18fb      	adds	r3, r7, r3
 8001bf8:	781b      	ldrb	r3, [r3, #0]
 8001bfa:	2b01      	cmp	r3, #1
 8001bfc:	d105      	bne.n	8001c0a <HAL_RCCEx_PeriphCLKConfig+0x182>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001bfe:	4bb6      	ldr	r3, [pc, #728]	; (8001ed8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8001c00:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001c02:	4bb5      	ldr	r3, [pc, #724]	; (8001ed8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8001c04:	49b5      	ldr	r1, [pc, #724]	; (8001edc <HAL_RCCEx_PeriphCLKConfig+0x454>)
 8001c06:	400a      	ands	r2, r1
 8001c08:	63da      	str	r2, [r3, #60]	; 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	681b      	ldr	r3, [r3, #0]
 8001c0e:	2201      	movs	r2, #1
 8001c10:	4013      	ands	r3, r2
 8001c12:	d009      	beq.n	8001c28 <HAL_RCCEx_PeriphCLKConfig+0x1a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8001c14:	4bb0      	ldr	r3, [pc, #704]	; (8001ed8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8001c16:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001c18:	2203      	movs	r2, #3
 8001c1a:	4393      	bics	r3, r2
 8001c1c:	0019      	movs	r1, r3
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	685a      	ldr	r2, [r3, #4]
 8001c22:	4bad      	ldr	r3, [pc, #692]	; (8001ed8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8001c24:	430a      	orrs	r2, r1
 8001c26:	655a      	str	r2, [r3, #84]	; 0x54
  }

#if defined(RCC_CCIPR_USART2SEL)
  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	681b      	ldr	r3, [r3, #0]
 8001c2c:	2202      	movs	r2, #2
 8001c2e:	4013      	ands	r3, r2
 8001c30:	d009      	beq.n	8001c46 <HAL_RCCEx_PeriphCLKConfig+0x1be>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8001c32:	4ba9      	ldr	r3, [pc, #676]	; (8001ed8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8001c34:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001c36:	220c      	movs	r2, #12
 8001c38:	4393      	bics	r3, r2
 8001c3a:	0019      	movs	r1, r3
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	689a      	ldr	r2, [r3, #8]
 8001c40:	4ba5      	ldr	r3, [pc, #660]	; (8001ed8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8001c42:	430a      	orrs	r2, r1
 8001c44:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_USART2SEL */

#if defined(RCC_CCIPR_USART3SEL)
  /*-------------------------- USART3 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	681b      	ldr	r3, [r3, #0]
 8001c4a:	2204      	movs	r2, #4
 8001c4c:	4013      	ands	r3, r2
 8001c4e:	d009      	beq.n	8001c64 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8001c50:	4ba1      	ldr	r3, [pc, #644]	; (8001ed8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8001c52:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001c54:	2230      	movs	r2, #48	; 0x30
 8001c56:	4393      	bics	r3, r2
 8001c58:	0019      	movs	r1, r3
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	68da      	ldr	r2, [r3, #12]
 8001c5e:	4b9e      	ldr	r3, [pc, #632]	; (8001ed8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8001c60:	430a      	orrs	r2, r1
 8001c62:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_USART3SEL */

#if defined(LPUART1)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	681b      	ldr	r3, [r3, #0]
 8001c68:	2210      	movs	r2, #16
 8001c6a:	4013      	ands	r3, r2
 8001c6c:	d009      	beq.n	8001c82 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8001c6e:	4b9a      	ldr	r3, [pc, #616]	; (8001ed8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8001c70:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001c72:	4a9b      	ldr	r2, [pc, #620]	; (8001ee0 <HAL_RCCEx_PeriphCLKConfig+0x458>)
 8001c74:	4013      	ands	r3, r2
 8001c76:	0019      	movs	r1, r3
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	691a      	ldr	r2, [r3, #16]
 8001c7c:	4b96      	ldr	r3, [pc, #600]	; (8001ed8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8001c7e:	430a      	orrs	r2, r1
 8001c80:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* LPUART1 */

#if defined(LPUART2)
  /*-------------------------- LPUART2 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART2) == RCC_PERIPHCLK_LPUART2)
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	681a      	ldr	r2, [r3, #0]
 8001c86:	2380      	movs	r3, #128	; 0x80
 8001c88:	015b      	lsls	r3, r3, #5
 8001c8a:	4013      	ands	r3, r2
 8001c8c:	d009      	beq.n	8001ca2 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART2CLKSOURCE(PeriphClkInit->Lpuart2ClockSelection));

    /* Configure the LPUART clock source */
    __HAL_RCC_LPUART2_CONFIG(PeriphClkInit->Lpuart2ClockSelection);
 8001c8e:	4b92      	ldr	r3, [pc, #584]	; (8001ed8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8001c90:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001c92:	4a94      	ldr	r2, [pc, #592]	; (8001ee4 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8001c94:	4013      	ands	r3, r2
 8001c96:	0019      	movs	r1, r3
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	695a      	ldr	r2, [r3, #20]
 8001c9c:	4b8e      	ldr	r3, [pc, #568]	; (8001ed8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8001c9e:	430a      	orrs	r2, r1
 8001ca0:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* LPUART2 */

#if defined(RCC_CCIPR_LPTIM1SEL)
  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	681a      	ldr	r2, [r3, #0]
 8001ca6:	2380      	movs	r3, #128	; 0x80
 8001ca8:	009b      	lsls	r3, r3, #2
 8001caa:	4013      	ands	r3, r2
 8001cac:	d009      	beq.n	8001cc2 <HAL_RCCEx_PeriphCLKConfig+0x23a>
  {
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8001cae:	4b8a      	ldr	r3, [pc, #552]	; (8001ed8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8001cb0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001cb2:	4a8d      	ldr	r2, [pc, #564]	; (8001ee8 <HAL_RCCEx_PeriphCLKConfig+0x460>)
 8001cb4:	4013      	ands	r3, r2
 8001cb6:	0019      	movs	r1, r3
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001cbc:	4b86      	ldr	r3, [pc, #536]	; (8001ed8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8001cbe:	430a      	orrs	r2, r1
 8001cc0:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_LPTIM1SEL */

#if defined(RCC_CCIPR_LPTIM2SEL)
  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	681a      	ldr	r2, [r3, #0]
 8001cc6:	2380      	movs	r3, #128	; 0x80
 8001cc8:	00db      	lsls	r3, r3, #3
 8001cca:	4013      	ands	r3, r2
 8001ccc:	d009      	beq.n	8001ce2 <HAL_RCCEx_PeriphCLKConfig+0x25a>
  {
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8001cce:	4b82      	ldr	r3, [pc, #520]	; (8001ed8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8001cd0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001cd2:	4a86      	ldr	r2, [pc, #536]	; (8001eec <HAL_RCCEx_PeriphCLKConfig+0x464>)
 8001cd4:	4013      	ands	r3, r2
 8001cd6:	0019      	movs	r1, r3
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001cdc:	4b7e      	ldr	r3, [pc, #504]	; (8001ed8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8001cde:	430a      	orrs	r2, r1
 8001ce0:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_LPTIM2SEL */

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	681b      	ldr	r3, [r3, #0]
 8001ce6:	2220      	movs	r2, #32
 8001ce8:	4013      	ands	r3, r2
 8001cea:	d009      	beq.n	8001d00 <HAL_RCCEx_PeriphCLKConfig+0x278>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8001cec:	4b7a      	ldr	r3, [pc, #488]	; (8001ed8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8001cee:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001cf0:	4a7f      	ldr	r2, [pc, #508]	; (8001ef0 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8001cf2:	4013      	ands	r3, r2
 8001cf4:	0019      	movs	r1, r3
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	699a      	ldr	r2, [r3, #24]
 8001cfa:	4b77      	ldr	r3, [pc, #476]	; (8001ed8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8001cfc:	430a      	orrs	r2, r1
 8001cfe:	655a      	str	r2, [r3, #84]	; 0x54
  }

#if defined(RCC_CCIPR_I2C2SEL)
  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	681b      	ldr	r3, [r3, #0]
 8001d04:	2240      	movs	r2, #64	; 0x40
 8001d06:	4013      	ands	r3, r2
 8001d08:	d009      	beq.n	8001d1e <HAL_RCCEx_PeriphCLKConfig+0x296>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8001d0a:	4b73      	ldr	r3, [pc, #460]	; (8001ed8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8001d0c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001d0e:	4a79      	ldr	r2, [pc, #484]	; (8001ef4 <HAL_RCCEx_PeriphCLKConfig+0x46c>)
 8001d10:	4013      	ands	r3, r2
 8001d12:	0019      	movs	r1, r3
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	69da      	ldr	r2, [r3, #28]
 8001d18:	4b6f      	ldr	r3, [pc, #444]	; (8001ed8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8001d1a:	430a      	orrs	r2, r1
 8001d1c:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* RNG */
  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	681a      	ldr	r2, [r3, #0]
 8001d22:	2380      	movs	r3, #128	; 0x80
 8001d24:	01db      	lsls	r3, r3, #7
 8001d26:	4013      	ands	r3, r2
 8001d28:	d015      	beq.n	8001d56 <HAL_RCCEx_PeriphCLKConfig+0x2ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8001d2a:	4b6b      	ldr	r3, [pc, #428]	; (8001ed8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8001d2c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001d2e:	009b      	lsls	r3, r3, #2
 8001d30:	0899      	lsrs	r1, r3, #2
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001d36:	4b68      	ldr	r3, [pc, #416]	; (8001ed8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8001d38:	430a      	orrs	r2, r1
 8001d3a:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLADC)
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001d40:	2380      	movs	r3, #128	; 0x80
 8001d42:	05db      	lsls	r3, r3, #23
 8001d44:	429a      	cmp	r2, r3
 8001d46:	d106      	bne.n	8001d56 <HAL_RCCEx_PeriphCLKConfig+0x2ce>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8001d48:	4b63      	ldr	r3, [pc, #396]	; (8001ed8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8001d4a:	68da      	ldr	r2, [r3, #12]
 8001d4c:	4b62      	ldr	r3, [pc, #392]	; (8001ed8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8001d4e:	2180      	movs	r1, #128	; 0x80
 8001d50:	0249      	lsls	r1, r1, #9
 8001d52:	430a      	orrs	r2, r1
 8001d54:	60da      	str	r2, [r3, #12]
    }
  }

#if defined(CEC)
  /*-------------------------- CEC clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	681a      	ldr	r2, [r3, #0]
 8001d5a:	2380      	movs	r3, #128	; 0x80
 8001d5c:	031b      	lsls	r3, r3, #12
 8001d5e:	4013      	ands	r3, r2
 8001d60:	d009      	beq.n	8001d76 <HAL_RCCEx_PeriphCLKConfig+0x2ee>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8001d62:	4b5d      	ldr	r3, [pc, #372]	; (8001ed8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8001d64:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001d66:	2240      	movs	r2, #64	; 0x40
 8001d68:	4393      	bics	r3, r2
 8001d6a:	0019      	movs	r1, r3
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001d70:	4b59      	ldr	r3, [pc, #356]	; (8001ed8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8001d72:	430a      	orrs	r2, r1
 8001d74:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* CEC */

#if defined(RCC_CCIPR_TIM1SEL)
  /*-------------------------- TIM1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	681a      	ldr	r2, [r3, #0]
 8001d7a:	2380      	movs	r3, #128	; 0x80
 8001d7c:	039b      	lsls	r3, r3, #14
 8001d7e:	4013      	ands	r3, r2
 8001d80:	d016      	beq.n	8001db0 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));

    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8001d82:	4b55      	ldr	r3, [pc, #340]	; (8001ed8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8001d84:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001d86:	4a5c      	ldr	r2, [pc, #368]	; (8001ef8 <HAL_RCCEx_PeriphCLKConfig+0x470>)
 8001d88:	4013      	ands	r3, r2
 8001d8a:	0019      	movs	r1, r3
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001d90:	4b51      	ldr	r3, [pc, #324]	; (8001ed8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8001d92:	430a      	orrs	r2, r1
 8001d94:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->Tim1ClockSelection == RCC_TIM1CLKSOURCE_PLL)
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001d9a:	2380      	movs	r3, #128	; 0x80
 8001d9c:	03db      	lsls	r3, r3, #15
 8001d9e:	429a      	cmp	r2, r3
 8001da0:	d106      	bne.n	8001db0 <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 8001da2:	4b4d      	ldr	r3, [pc, #308]	; (8001ed8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8001da4:	68da      	ldr	r2, [r3, #12]
 8001da6:	4b4c      	ldr	r3, [pc, #304]	; (8001ed8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8001da8:	2180      	movs	r1, #128	; 0x80
 8001daa:	0449      	lsls	r1, r1, #17
 8001dac:	430a      	orrs	r2, r1
 8001dae:	60da      	str	r2, [r3, #12]
  }
#endif /* RCC_CCIPR_TIM1SEL */

#if defined(RCC_CCIPR_TIM15SEL)
  /*-------------------------- TIM15 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	681a      	ldr	r2, [r3, #0]
 8001db4:	2380      	movs	r3, #128	; 0x80
 8001db6:	03db      	lsls	r3, r3, #15
 8001db8:	4013      	ands	r3, r2
 8001dba:	d016      	beq.n	8001dea <HAL_RCCEx_PeriphCLKConfig+0x362>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));

    /* Configure the TIM15 clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 8001dbc:	4b46      	ldr	r3, [pc, #280]	; (8001ed8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8001dbe:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001dc0:	4a4e      	ldr	r2, [pc, #312]	; (8001efc <HAL_RCCEx_PeriphCLKConfig+0x474>)
 8001dc2:	4013      	ands	r3, r2
 8001dc4:	0019      	movs	r1, r3
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001dca:	4b43      	ldr	r3, [pc, #268]	; (8001ed8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8001dcc:	430a      	orrs	r2, r1
 8001dce:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->Tim15ClockSelection == RCC_TIM15CLKSOURCE_PLL)
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001dd4:	2380      	movs	r3, #128	; 0x80
 8001dd6:	045b      	lsls	r3, r3, #17
 8001dd8:	429a      	cmp	r2, r3
 8001dda:	d106      	bne.n	8001dea <HAL_RCCEx_PeriphCLKConfig+0x362>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 8001ddc:	4b3e      	ldr	r3, [pc, #248]	; (8001ed8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8001dde:	68da      	ldr	r2, [r3, #12]
 8001de0:	4b3d      	ldr	r3, [pc, #244]	; (8001ed8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8001de2:	2180      	movs	r1, #128	; 0x80
 8001de4:	0449      	lsls	r1, r1, #17
 8001de6:	430a      	orrs	r2, r1
 8001de8:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* RCC_CCIPR_TIM15SEL */

  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	681a      	ldr	r2, [r3, #0]
 8001dee:	2380      	movs	r3, #128	; 0x80
 8001df0:	011b      	lsls	r3, r3, #4
 8001df2:	4013      	ands	r3, r2
 8001df4:	d014      	beq.n	8001e20 <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 8001df6:	4b38      	ldr	r3, [pc, #224]	; (8001ed8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8001df8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001dfa:	2203      	movs	r2, #3
 8001dfc:	4393      	bics	r3, r2
 8001dfe:	0019      	movs	r1, r3
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	6a1a      	ldr	r2, [r3, #32]
 8001e04:	4b34      	ldr	r3, [pc, #208]	; (8001ed8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8001e06:	430a      	orrs	r2, r1
 8001e08:	659a      	str	r2, [r3, #88]	; 0x58

    if (PeriphClkInit->I2s1ClockSelection == RCC_I2S1CLKSOURCE_PLL)
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	6a1b      	ldr	r3, [r3, #32]
 8001e0e:	2b01      	cmp	r3, #1
 8001e10:	d106      	bne.n	8001e20 <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8001e12:	4b31      	ldr	r3, [pc, #196]	; (8001ed8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8001e14:	68da      	ldr	r2, [r3, #12]
 8001e16:	4b30      	ldr	r3, [pc, #192]	; (8001ed8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8001e18:	2180      	movs	r1, #128	; 0x80
 8001e1a:	0249      	lsls	r1, r1, #9
 8001e1c:	430a      	orrs	r2, r1
 8001e1e:	60da      	str	r2, [r3, #12]
    }
  }

#if defined(RCC_CCIPR2_I2S2SEL)
  /*-------------------------- I2S2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S2) == RCC_PERIPHCLK_I2S2)
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	681a      	ldr	r2, [r3, #0]
 8001e24:	2380      	movs	r3, #128	; 0x80
 8001e26:	019b      	lsls	r3, r3, #6
 8001e28:	4013      	ands	r3, r2
 8001e2a:	d014      	beq.n	8001e56 <HAL_RCCEx_PeriphCLKConfig+0x3ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S2CLKSOURCE(PeriphClkInit->I2s2ClockSelection));

    /* Configure the I2S2 clock source */
    __HAL_RCC_I2S2_CONFIG(PeriphClkInit->I2s2ClockSelection);
 8001e2c:	4b2a      	ldr	r3, [pc, #168]	; (8001ed8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8001e2e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001e30:	220c      	movs	r2, #12
 8001e32:	4393      	bics	r3, r2
 8001e34:	0019      	movs	r1, r3
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001e3a:	4b27      	ldr	r3, [pc, #156]	; (8001ed8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8001e3c:	430a      	orrs	r2, r1
 8001e3e:	659a      	str	r2, [r3, #88]	; 0x58

    if (PeriphClkInit->I2s2ClockSelection == RCC_I2S2CLKSOURCE_PLL)
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e44:	2b04      	cmp	r3, #4
 8001e46:	d106      	bne.n	8001e56 <HAL_RCCEx_PeriphCLKConfig+0x3ce>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8001e48:	4b23      	ldr	r3, [pc, #140]	; (8001ed8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8001e4a:	68da      	ldr	r2, [r3, #12]
 8001e4c:	4b22      	ldr	r3, [pc, #136]	; (8001ed8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8001e4e:	2180      	movs	r1, #128	; 0x80
 8001e50:	0249      	lsls	r1, r1, #9
 8001e52:	430a      	orrs	r2, r1
 8001e54:	60da      	str	r2, [r3, #12]
  }
#endif /* RCC_CCIPR2_I2S2SEL */

#if defined(STM32G0C1xx) || defined(STM32G0B1xx)  || defined(STM32G0B0xx)
  /*-------------------------- USB clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	681a      	ldr	r2, [r3, #0]
 8001e5a:	2380      	movs	r3, #128	; 0x80
 8001e5c:	045b      	lsls	r3, r3, #17
 8001e5e:	4013      	ands	r3, r2
 8001e60:	d016      	beq.n	8001e90 <HAL_RCCEx_PeriphCLKConfig+0x408>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8001e62:	4b1d      	ldr	r3, [pc, #116]	; (8001ed8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8001e64:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001e66:	4a22      	ldr	r2, [pc, #136]	; (8001ef0 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8001e68:	4013      	ands	r3, r2
 8001e6a:	0019      	movs	r1, r3
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8001e70:	4b19      	ldr	r3, [pc, #100]	; (8001ed8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8001e72:	430a      	orrs	r2, r1
 8001e74:	659a      	str	r2, [r3, #88]	; 0x58

    if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8001e7a:	2380      	movs	r3, #128	; 0x80
 8001e7c:	019b      	lsls	r3, r3, #6
 8001e7e:	429a      	cmp	r2, r3
 8001e80:	d106      	bne.n	8001e90 <HAL_RCCEx_PeriphCLKConfig+0x408>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 8001e82:	4b15      	ldr	r3, [pc, #84]	; (8001ed8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8001e84:	68da      	ldr	r2, [r3, #12]
 8001e86:	4b14      	ldr	r3, [pc, #80]	; (8001ed8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8001e88:	2180      	movs	r1, #128	; 0x80
 8001e8a:	0449      	lsls	r1, r1, #17
 8001e8c:	430a      	orrs	r2, r1
 8001e8e:	60da      	str	r2, [r3, #12]
  }
#endif /* STM32G0C1xx || STM32G0B1xx || STM32G0B0xx */

#if defined(FDCAN1) || defined(FDCAN2)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	681a      	ldr	r2, [r3, #0]
 8001e94:	2380      	movs	r3, #128	; 0x80
 8001e96:	049b      	lsls	r3, r3, #18
 8001e98:	4013      	ands	r3, r2
 8001e9a:	d016      	beq.n	8001eca <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8001e9c:	4b0e      	ldr	r3, [pc, #56]	; (8001ed8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8001e9e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001ea0:	4a10      	ldr	r2, [pc, #64]	; (8001ee4 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8001ea2:	4013      	ands	r3, r2
 8001ea4:	0019      	movs	r1, r3
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8001eaa:	4b0b      	ldr	r3, [pc, #44]	; (8001ed8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8001eac:	430a      	orrs	r2, r1
 8001eae:	659a      	str	r2, [r3, #88]	; 0x58

    if (PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8001eb4:	2380      	movs	r3, #128	; 0x80
 8001eb6:	005b      	lsls	r3, r3, #1
 8001eb8:	429a      	cmp	r2, r3
 8001eba:	d106      	bne.n	8001eca <HAL_RCCEx_PeriphCLKConfig+0x442>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 8001ebc:	4b06      	ldr	r3, [pc, #24]	; (8001ed8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8001ebe:	68da      	ldr	r2, [r3, #12]
 8001ec0:	4b05      	ldr	r3, [pc, #20]	; (8001ed8 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8001ec2:	2180      	movs	r1, #128	; 0x80
 8001ec4:	0449      	lsls	r1, r1, #17
 8001ec6:	430a      	orrs	r2, r1
 8001ec8:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* FDCAN1 || FDCAN2 */

  return status;
 8001eca:	2312      	movs	r3, #18
 8001ecc:	18fb      	adds	r3, r7, r3
 8001ece:	781b      	ldrb	r3, [r3, #0]
}
 8001ed0:	0018      	movs	r0, r3
 8001ed2:	46bd      	mov	sp, r7
 8001ed4:	b006      	add	sp, #24
 8001ed6:	bd80      	pop	{r7, pc}
 8001ed8:	40021000 	.word	0x40021000
 8001edc:	efffffff 	.word	0xefffffff
 8001ee0:	fffff3ff 	.word	0xfffff3ff
 8001ee4:	fffffcff 	.word	0xfffffcff
 8001ee8:	fff3ffff 	.word	0xfff3ffff
 8001eec:	ffcfffff 	.word	0xffcfffff
 8001ef0:	ffffcfff 	.word	0xffffcfff
 8001ef4:	ffff3fff 	.word	0xffff3fff
 8001ef8:	ffbfffff 	.word	0xffbfffff
 8001efc:	feffffff 	.word	0xfeffffff

08001f00 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8001f00:	b580      	push	{r7, lr}
 8001f02:	b082      	sub	sp, #8
 8001f04:	af00      	add	r7, sp, #0
 8001f06:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	2b00      	cmp	r3, #0
 8001f0c:	d101      	bne.n	8001f12 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8001f0e:	2301      	movs	r3, #1
 8001f10:	e046      	b.n	8001fa0 <HAL_UART_Init+0xa0>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	2284      	movs	r2, #132	; 0x84
 8001f16:	589b      	ldr	r3, [r3, r2]
 8001f18:	2b00      	cmp	r3, #0
 8001f1a:	d107      	bne.n	8001f2c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	2280      	movs	r2, #128	; 0x80
 8001f20:	2100      	movs	r1, #0
 8001f22:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	0018      	movs	r0, r3
 8001f28:	f7fe fcb4 	bl	8000894 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	2284      	movs	r2, #132	; 0x84
 8001f30:	2124      	movs	r1, #36	; 0x24
 8001f32:	5099      	str	r1, [r3, r2]

  __HAL_UART_DISABLE(huart);
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	681b      	ldr	r3, [r3, #0]
 8001f38:	681a      	ldr	r2, [r3, #0]
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	681b      	ldr	r3, [r3, #0]
 8001f3e:	2101      	movs	r1, #1
 8001f40:	438a      	bics	r2, r1
 8001f42:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	0018      	movs	r0, r3
 8001f48:	f000 f8dc 	bl	8002104 <UART_SetConfig>
 8001f4c:	0003      	movs	r3, r0
 8001f4e:	2b01      	cmp	r3, #1
 8001f50:	d101      	bne.n	8001f56 <HAL_UART_Init+0x56>
  {
    return HAL_ERROR;
 8001f52:	2301      	movs	r3, #1
 8001f54:	e024      	b.n	8001fa0 <HAL_UART_Init+0xa0>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f5a:	2b00      	cmp	r3, #0
 8001f5c:	d003      	beq.n	8001f66 <HAL_UART_Init+0x66>
  {
    UART_AdvFeatureConfig(huart);
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	0018      	movs	r0, r3
 8001f62:	f000 fc25 	bl	80027b0 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	681b      	ldr	r3, [r3, #0]
 8001f6a:	685a      	ldr	r2, [r3, #4]
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	681b      	ldr	r3, [r3, #0]
 8001f70:	490d      	ldr	r1, [pc, #52]	; (8001fa8 <HAL_UART_Init+0xa8>)
 8001f72:	400a      	ands	r2, r1
 8001f74:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	681b      	ldr	r3, [r3, #0]
 8001f7a:	689a      	ldr	r2, [r3, #8]
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	681b      	ldr	r3, [r3, #0]
 8001f80:	212a      	movs	r1, #42	; 0x2a
 8001f82:	438a      	bics	r2, r1
 8001f84:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	681b      	ldr	r3, [r3, #0]
 8001f8a:	681a      	ldr	r2, [r3, #0]
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	681b      	ldr	r3, [r3, #0]
 8001f90:	2101      	movs	r1, #1
 8001f92:	430a      	orrs	r2, r1
 8001f94:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	0018      	movs	r0, r3
 8001f9a:	f000 fcbd 	bl	8002918 <UART_CheckIdleState>
 8001f9e:	0003      	movs	r3, r0
}
 8001fa0:	0018      	movs	r0, r3
 8001fa2:	46bd      	mov	sp, r7
 8001fa4:	b002      	add	sp, #8
 8001fa6:	bd80      	pop	{r7, pc}
 8001fa8:	ffffb7ff 	.word	0xffffb7ff

08001fac <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001fac:	b580      	push	{r7, lr}
 8001fae:	b08a      	sub	sp, #40	; 0x28
 8001fb0:	af02      	add	r7, sp, #8
 8001fb2:	60f8      	str	r0, [r7, #12]
 8001fb4:	60b9      	str	r1, [r7, #8]
 8001fb6:	603b      	str	r3, [r7, #0]
 8001fb8:	1dbb      	adds	r3, r7, #6
 8001fba:	801a      	strh	r2, [r3, #0]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8001fbc:	68fb      	ldr	r3, [r7, #12]
 8001fbe:	2284      	movs	r2, #132	; 0x84
 8001fc0:	589b      	ldr	r3, [r3, r2]
 8001fc2:	2b20      	cmp	r3, #32
 8001fc4:	d000      	beq.n	8001fc8 <HAL_UART_Transmit+0x1c>
 8001fc6:	e097      	b.n	80020f8 <HAL_UART_Transmit+0x14c>
  {
    if ((pData == NULL) || (Size == 0U))
 8001fc8:	68bb      	ldr	r3, [r7, #8]
 8001fca:	2b00      	cmp	r3, #0
 8001fcc:	d003      	beq.n	8001fd6 <HAL_UART_Transmit+0x2a>
 8001fce:	1dbb      	adds	r3, r7, #6
 8001fd0:	881b      	ldrh	r3, [r3, #0]
 8001fd2:	2b00      	cmp	r3, #0
 8001fd4:	d101      	bne.n	8001fda <HAL_UART_Transmit+0x2e>
    {
      return  HAL_ERROR;
 8001fd6:	2301      	movs	r3, #1
 8001fd8:	e08f      	b.n	80020fa <HAL_UART_Transmit+0x14e>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001fda:	68fb      	ldr	r3, [r7, #12]
 8001fdc:	689a      	ldr	r2, [r3, #8]
 8001fde:	2380      	movs	r3, #128	; 0x80
 8001fe0:	015b      	lsls	r3, r3, #5
 8001fe2:	429a      	cmp	r2, r3
 8001fe4:	d109      	bne.n	8001ffa <HAL_UART_Transmit+0x4e>
 8001fe6:	68fb      	ldr	r3, [r7, #12]
 8001fe8:	691b      	ldr	r3, [r3, #16]
 8001fea:	2b00      	cmp	r3, #0
 8001fec:	d105      	bne.n	8001ffa <HAL_UART_Transmit+0x4e>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8001fee:	68bb      	ldr	r3, [r7, #8]
 8001ff0:	2201      	movs	r2, #1
 8001ff2:	4013      	ands	r3, r2
 8001ff4:	d001      	beq.n	8001ffa <HAL_UART_Transmit+0x4e>
      {
        return  HAL_ERROR;
 8001ff6:	2301      	movs	r3, #1
 8001ff8:	e07f      	b.n	80020fa <HAL_UART_Transmit+0x14e>
      }
    }

    __HAL_LOCK(huart);
 8001ffa:	68fb      	ldr	r3, [r7, #12]
 8001ffc:	2280      	movs	r2, #128	; 0x80
 8001ffe:	5c9b      	ldrb	r3, [r3, r2]
 8002000:	2b01      	cmp	r3, #1
 8002002:	d101      	bne.n	8002008 <HAL_UART_Transmit+0x5c>
 8002004:	2302      	movs	r3, #2
 8002006:	e078      	b.n	80020fa <HAL_UART_Transmit+0x14e>
 8002008:	68fb      	ldr	r3, [r7, #12]
 800200a:	2280      	movs	r2, #128	; 0x80
 800200c:	2101      	movs	r1, #1
 800200e:	5499      	strb	r1, [r3, r2]

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002010:	68fb      	ldr	r3, [r7, #12]
 8002012:	228c      	movs	r2, #140	; 0x8c
 8002014:	2100      	movs	r1, #0
 8002016:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002018:	68fb      	ldr	r3, [r7, #12]
 800201a:	2284      	movs	r2, #132	; 0x84
 800201c:	2121      	movs	r1, #33	; 0x21
 800201e:	5099      	str	r1, [r3, r2]

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002020:	f7fe fd5a 	bl	8000ad8 <HAL_GetTick>
 8002024:	0003      	movs	r3, r0
 8002026:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 8002028:	68fb      	ldr	r3, [r7, #12]
 800202a:	1dba      	adds	r2, r7, #6
 800202c:	2154      	movs	r1, #84	; 0x54
 800202e:	8812      	ldrh	r2, [r2, #0]
 8002030:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 8002032:	68fb      	ldr	r3, [r7, #12]
 8002034:	1dba      	adds	r2, r7, #6
 8002036:	2156      	movs	r1, #86	; 0x56
 8002038:	8812      	ldrh	r2, [r2, #0]
 800203a:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800203c:	68fb      	ldr	r3, [r7, #12]
 800203e:	689a      	ldr	r2, [r3, #8]
 8002040:	2380      	movs	r3, #128	; 0x80
 8002042:	015b      	lsls	r3, r3, #5
 8002044:	429a      	cmp	r2, r3
 8002046:	d108      	bne.n	800205a <HAL_UART_Transmit+0xae>
 8002048:	68fb      	ldr	r3, [r7, #12]
 800204a:	691b      	ldr	r3, [r3, #16]
 800204c:	2b00      	cmp	r3, #0
 800204e:	d104      	bne.n	800205a <HAL_UART_Transmit+0xae>
    {
      pdata8bits  = NULL;
 8002050:	2300      	movs	r3, #0
 8002052:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8002054:	68bb      	ldr	r3, [r7, #8]
 8002056:	61bb      	str	r3, [r7, #24]
 8002058:	e003      	b.n	8002062 <HAL_UART_Transmit+0xb6>
    }
    else
    {
      pdata8bits  = pData;
 800205a:	68bb      	ldr	r3, [r7, #8]
 800205c:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800205e:	2300      	movs	r3, #0
 8002060:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8002062:	68fb      	ldr	r3, [r7, #12]
 8002064:	2280      	movs	r2, #128	; 0x80
 8002066:	2100      	movs	r1, #0
 8002068:	5499      	strb	r1, [r3, r2]

    while (huart->TxXferCount > 0U)
 800206a:	e02c      	b.n	80020c6 <HAL_UART_Transmit+0x11a>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800206c:	697a      	ldr	r2, [r7, #20]
 800206e:	68f8      	ldr	r0, [r7, #12]
 8002070:	683b      	ldr	r3, [r7, #0]
 8002072:	9300      	str	r3, [sp, #0]
 8002074:	0013      	movs	r3, r2
 8002076:	2200      	movs	r2, #0
 8002078:	2180      	movs	r1, #128	; 0x80
 800207a:	f000 fc97 	bl	80029ac <UART_WaitOnFlagUntilTimeout>
 800207e:	1e03      	subs	r3, r0, #0
 8002080:	d001      	beq.n	8002086 <HAL_UART_Transmit+0xda>
      {
        return HAL_TIMEOUT;
 8002082:	2303      	movs	r3, #3
 8002084:	e039      	b.n	80020fa <HAL_UART_Transmit+0x14e>
      }
      if (pdata8bits == NULL)
 8002086:	69fb      	ldr	r3, [r7, #28]
 8002088:	2b00      	cmp	r3, #0
 800208a:	d10b      	bne.n	80020a4 <HAL_UART_Transmit+0xf8>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800208c:	69bb      	ldr	r3, [r7, #24]
 800208e:	881b      	ldrh	r3, [r3, #0]
 8002090:	001a      	movs	r2, r3
 8002092:	68fb      	ldr	r3, [r7, #12]
 8002094:	681b      	ldr	r3, [r3, #0]
 8002096:	05d2      	lsls	r2, r2, #23
 8002098:	0dd2      	lsrs	r2, r2, #23
 800209a:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 800209c:	69bb      	ldr	r3, [r7, #24]
 800209e:	3302      	adds	r3, #2
 80020a0:	61bb      	str	r3, [r7, #24]
 80020a2:	e007      	b.n	80020b4 <HAL_UART_Transmit+0x108>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80020a4:	69fb      	ldr	r3, [r7, #28]
 80020a6:	781a      	ldrb	r2, [r3, #0]
 80020a8:	68fb      	ldr	r3, [r7, #12]
 80020aa:	681b      	ldr	r3, [r3, #0]
 80020ac:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 80020ae:	69fb      	ldr	r3, [r7, #28]
 80020b0:	3301      	adds	r3, #1
 80020b2:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80020b4:	68fb      	ldr	r3, [r7, #12]
 80020b6:	2256      	movs	r2, #86	; 0x56
 80020b8:	5a9b      	ldrh	r3, [r3, r2]
 80020ba:	b29b      	uxth	r3, r3
 80020bc:	3b01      	subs	r3, #1
 80020be:	b299      	uxth	r1, r3
 80020c0:	68fb      	ldr	r3, [r7, #12]
 80020c2:	2256      	movs	r2, #86	; 0x56
 80020c4:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 80020c6:	68fb      	ldr	r3, [r7, #12]
 80020c8:	2256      	movs	r2, #86	; 0x56
 80020ca:	5a9b      	ldrh	r3, [r3, r2]
 80020cc:	b29b      	uxth	r3, r3
 80020ce:	2b00      	cmp	r3, #0
 80020d0:	d1cc      	bne.n	800206c <HAL_UART_Transmit+0xc0>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80020d2:	697a      	ldr	r2, [r7, #20]
 80020d4:	68f8      	ldr	r0, [r7, #12]
 80020d6:	683b      	ldr	r3, [r7, #0]
 80020d8:	9300      	str	r3, [sp, #0]
 80020da:	0013      	movs	r3, r2
 80020dc:	2200      	movs	r2, #0
 80020de:	2140      	movs	r1, #64	; 0x40
 80020e0:	f000 fc64 	bl	80029ac <UART_WaitOnFlagUntilTimeout>
 80020e4:	1e03      	subs	r3, r0, #0
 80020e6:	d001      	beq.n	80020ec <HAL_UART_Transmit+0x140>
    {
      return HAL_TIMEOUT;
 80020e8:	2303      	movs	r3, #3
 80020ea:	e006      	b.n	80020fa <HAL_UART_Transmit+0x14e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80020ec:	68fb      	ldr	r3, [r7, #12]
 80020ee:	2284      	movs	r2, #132	; 0x84
 80020f0:	2120      	movs	r1, #32
 80020f2:	5099      	str	r1, [r3, r2]

    return HAL_OK;
 80020f4:	2300      	movs	r3, #0
 80020f6:	e000      	b.n	80020fa <HAL_UART_Transmit+0x14e>
  }
  else
  {
    return HAL_BUSY;
 80020f8:	2302      	movs	r3, #2
  }
}
 80020fa:	0018      	movs	r0, r3
 80020fc:	46bd      	mov	sp, r7
 80020fe:	b008      	add	sp, #32
 8002100:	bd80      	pop	{r7, pc}
	...

08002104 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002104:	b5b0      	push	{r4, r5, r7, lr}
 8002106:	b090      	sub	sp, #64	; 0x40
 8002108:	af00      	add	r7, sp, #0
 800210a:	6278      	str	r0, [r7, #36]	; 0x24
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800210c:	231a      	movs	r3, #26
 800210e:	2220      	movs	r2, #32
 8002110:	189b      	adds	r3, r3, r2
 8002112:	19db      	adds	r3, r3, r7
 8002114:	2200      	movs	r2, #0
 8002116:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002118:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800211a:	689a      	ldr	r2, [r3, #8]
 800211c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800211e:	691b      	ldr	r3, [r3, #16]
 8002120:	431a      	orrs	r2, r3
 8002122:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002124:	695b      	ldr	r3, [r3, #20]
 8002126:	431a      	orrs	r2, r3
 8002128:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800212a:	69db      	ldr	r3, [r3, #28]
 800212c:	4313      	orrs	r3, r2
 800212e:	63fb      	str	r3, [r7, #60]	; 0x3c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8002130:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002132:	681b      	ldr	r3, [r3, #0]
 8002134:	681b      	ldr	r3, [r3, #0]
 8002136:	4ac1      	ldr	r2, [pc, #772]	; (800243c <UART_SetConfig+0x338>)
 8002138:	4013      	ands	r3, r2
 800213a:	0019      	movs	r1, r3
 800213c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800213e:	681a      	ldr	r2, [r3, #0]
 8002140:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002142:	430b      	orrs	r3, r1
 8002144:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002146:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002148:	681b      	ldr	r3, [r3, #0]
 800214a:	685b      	ldr	r3, [r3, #4]
 800214c:	4abc      	ldr	r2, [pc, #752]	; (8002440 <UART_SetConfig+0x33c>)
 800214e:	4013      	ands	r3, r2
 8002150:	0018      	movs	r0, r3
 8002152:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002154:	68d9      	ldr	r1, [r3, #12]
 8002156:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002158:	681a      	ldr	r2, [r3, #0]
 800215a:	0003      	movs	r3, r0
 800215c:	430b      	orrs	r3, r1
 800215e:	6053      	str	r3, [r2, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8002160:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002162:	699b      	ldr	r3, [r3, #24]
 8002164:	63fb      	str	r3, [r7, #60]	; 0x3c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8002166:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002168:	681b      	ldr	r3, [r3, #0]
 800216a:	4ab6      	ldr	r2, [pc, #728]	; (8002444 <UART_SetConfig+0x340>)
 800216c:	4293      	cmp	r3, r2
 800216e:	d009      	beq.n	8002184 <UART_SetConfig+0x80>
 8002170:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002172:	681b      	ldr	r3, [r3, #0]
 8002174:	4ab4      	ldr	r2, [pc, #720]	; (8002448 <UART_SetConfig+0x344>)
 8002176:	4293      	cmp	r3, r2
 8002178:	d004      	beq.n	8002184 <UART_SetConfig+0x80>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800217a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800217c:	6a1b      	ldr	r3, [r3, #32]
 800217e:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8002180:	4313      	orrs	r3, r2
 8002182:	63fb      	str	r3, [r7, #60]	; 0x3c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8002184:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	689b      	ldr	r3, [r3, #8]
 800218a:	4ab0      	ldr	r2, [pc, #704]	; (800244c <UART_SetConfig+0x348>)
 800218c:	4013      	ands	r3, r2
 800218e:	0019      	movs	r1, r3
 8002190:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002192:	681a      	ldr	r2, [r3, #0]
 8002194:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002196:	430b      	orrs	r3, r1
 8002198:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800219a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800219c:	681b      	ldr	r3, [r3, #0]
 800219e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80021a0:	220f      	movs	r2, #15
 80021a2:	4393      	bics	r3, r2
 80021a4:	0018      	movs	r0, r3
 80021a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80021a8:	6a59      	ldr	r1, [r3, #36]	; 0x24
 80021aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80021ac:	681a      	ldr	r2, [r3, #0]
 80021ae:	0003      	movs	r3, r0
 80021b0:	430b      	orrs	r3, r1
 80021b2:	62d3      	str	r3, [r2, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80021b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80021b6:	681b      	ldr	r3, [r3, #0]
 80021b8:	4aa5      	ldr	r2, [pc, #660]	; (8002450 <UART_SetConfig+0x34c>)
 80021ba:	4293      	cmp	r3, r2
 80021bc:	d131      	bne.n	8002222 <UART_SetConfig+0x11e>
 80021be:	4ba5      	ldr	r3, [pc, #660]	; (8002454 <UART_SetConfig+0x350>)
 80021c0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80021c2:	2203      	movs	r2, #3
 80021c4:	4013      	ands	r3, r2
 80021c6:	2b03      	cmp	r3, #3
 80021c8:	d01d      	beq.n	8002206 <UART_SetConfig+0x102>
 80021ca:	d823      	bhi.n	8002214 <UART_SetConfig+0x110>
 80021cc:	2b02      	cmp	r3, #2
 80021ce:	d00c      	beq.n	80021ea <UART_SetConfig+0xe6>
 80021d0:	d820      	bhi.n	8002214 <UART_SetConfig+0x110>
 80021d2:	2b00      	cmp	r3, #0
 80021d4:	d002      	beq.n	80021dc <UART_SetConfig+0xd8>
 80021d6:	2b01      	cmp	r3, #1
 80021d8:	d00e      	beq.n	80021f8 <UART_SetConfig+0xf4>
 80021da:	e01b      	b.n	8002214 <UART_SetConfig+0x110>
 80021dc:	231b      	movs	r3, #27
 80021de:	2220      	movs	r2, #32
 80021e0:	189b      	adds	r3, r3, r2
 80021e2:	19db      	adds	r3, r3, r7
 80021e4:	2200      	movs	r2, #0
 80021e6:	701a      	strb	r2, [r3, #0]
 80021e8:	e154      	b.n	8002494 <UART_SetConfig+0x390>
 80021ea:	231b      	movs	r3, #27
 80021ec:	2220      	movs	r2, #32
 80021ee:	189b      	adds	r3, r3, r2
 80021f0:	19db      	adds	r3, r3, r7
 80021f2:	2202      	movs	r2, #2
 80021f4:	701a      	strb	r2, [r3, #0]
 80021f6:	e14d      	b.n	8002494 <UART_SetConfig+0x390>
 80021f8:	231b      	movs	r3, #27
 80021fa:	2220      	movs	r2, #32
 80021fc:	189b      	adds	r3, r3, r2
 80021fe:	19db      	adds	r3, r3, r7
 8002200:	2204      	movs	r2, #4
 8002202:	701a      	strb	r2, [r3, #0]
 8002204:	e146      	b.n	8002494 <UART_SetConfig+0x390>
 8002206:	231b      	movs	r3, #27
 8002208:	2220      	movs	r2, #32
 800220a:	189b      	adds	r3, r3, r2
 800220c:	19db      	adds	r3, r3, r7
 800220e:	2208      	movs	r2, #8
 8002210:	701a      	strb	r2, [r3, #0]
 8002212:	e13f      	b.n	8002494 <UART_SetConfig+0x390>
 8002214:	231b      	movs	r3, #27
 8002216:	2220      	movs	r2, #32
 8002218:	189b      	adds	r3, r3, r2
 800221a:	19db      	adds	r3, r3, r7
 800221c:	2210      	movs	r2, #16
 800221e:	701a      	strb	r2, [r3, #0]
 8002220:	e138      	b.n	8002494 <UART_SetConfig+0x390>
 8002222:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002224:	681b      	ldr	r3, [r3, #0]
 8002226:	4a8c      	ldr	r2, [pc, #560]	; (8002458 <UART_SetConfig+0x354>)
 8002228:	4293      	cmp	r3, r2
 800222a:	d131      	bne.n	8002290 <UART_SetConfig+0x18c>
 800222c:	4b89      	ldr	r3, [pc, #548]	; (8002454 <UART_SetConfig+0x350>)
 800222e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002230:	220c      	movs	r2, #12
 8002232:	4013      	ands	r3, r2
 8002234:	2b0c      	cmp	r3, #12
 8002236:	d01d      	beq.n	8002274 <UART_SetConfig+0x170>
 8002238:	d823      	bhi.n	8002282 <UART_SetConfig+0x17e>
 800223a:	2b08      	cmp	r3, #8
 800223c:	d00c      	beq.n	8002258 <UART_SetConfig+0x154>
 800223e:	d820      	bhi.n	8002282 <UART_SetConfig+0x17e>
 8002240:	2b00      	cmp	r3, #0
 8002242:	d002      	beq.n	800224a <UART_SetConfig+0x146>
 8002244:	2b04      	cmp	r3, #4
 8002246:	d00e      	beq.n	8002266 <UART_SetConfig+0x162>
 8002248:	e01b      	b.n	8002282 <UART_SetConfig+0x17e>
 800224a:	231b      	movs	r3, #27
 800224c:	2220      	movs	r2, #32
 800224e:	189b      	adds	r3, r3, r2
 8002250:	19db      	adds	r3, r3, r7
 8002252:	2200      	movs	r2, #0
 8002254:	701a      	strb	r2, [r3, #0]
 8002256:	e11d      	b.n	8002494 <UART_SetConfig+0x390>
 8002258:	231b      	movs	r3, #27
 800225a:	2220      	movs	r2, #32
 800225c:	189b      	adds	r3, r3, r2
 800225e:	19db      	adds	r3, r3, r7
 8002260:	2202      	movs	r2, #2
 8002262:	701a      	strb	r2, [r3, #0]
 8002264:	e116      	b.n	8002494 <UART_SetConfig+0x390>
 8002266:	231b      	movs	r3, #27
 8002268:	2220      	movs	r2, #32
 800226a:	189b      	adds	r3, r3, r2
 800226c:	19db      	adds	r3, r3, r7
 800226e:	2204      	movs	r2, #4
 8002270:	701a      	strb	r2, [r3, #0]
 8002272:	e10f      	b.n	8002494 <UART_SetConfig+0x390>
 8002274:	231b      	movs	r3, #27
 8002276:	2220      	movs	r2, #32
 8002278:	189b      	adds	r3, r3, r2
 800227a:	19db      	adds	r3, r3, r7
 800227c:	2208      	movs	r2, #8
 800227e:	701a      	strb	r2, [r3, #0]
 8002280:	e108      	b.n	8002494 <UART_SetConfig+0x390>
 8002282:	231b      	movs	r3, #27
 8002284:	2220      	movs	r2, #32
 8002286:	189b      	adds	r3, r3, r2
 8002288:	19db      	adds	r3, r3, r7
 800228a:	2210      	movs	r2, #16
 800228c:	701a      	strb	r2, [r3, #0]
 800228e:	e101      	b.n	8002494 <UART_SetConfig+0x390>
 8002290:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002292:	681b      	ldr	r3, [r3, #0]
 8002294:	4a71      	ldr	r2, [pc, #452]	; (800245c <UART_SetConfig+0x358>)
 8002296:	4293      	cmp	r3, r2
 8002298:	d131      	bne.n	80022fe <UART_SetConfig+0x1fa>
 800229a:	4b6e      	ldr	r3, [pc, #440]	; (8002454 <UART_SetConfig+0x350>)
 800229c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800229e:	2230      	movs	r2, #48	; 0x30
 80022a0:	4013      	ands	r3, r2
 80022a2:	2b30      	cmp	r3, #48	; 0x30
 80022a4:	d01d      	beq.n	80022e2 <UART_SetConfig+0x1de>
 80022a6:	d823      	bhi.n	80022f0 <UART_SetConfig+0x1ec>
 80022a8:	2b20      	cmp	r3, #32
 80022aa:	d00c      	beq.n	80022c6 <UART_SetConfig+0x1c2>
 80022ac:	d820      	bhi.n	80022f0 <UART_SetConfig+0x1ec>
 80022ae:	2b00      	cmp	r3, #0
 80022b0:	d002      	beq.n	80022b8 <UART_SetConfig+0x1b4>
 80022b2:	2b10      	cmp	r3, #16
 80022b4:	d00e      	beq.n	80022d4 <UART_SetConfig+0x1d0>
 80022b6:	e01b      	b.n	80022f0 <UART_SetConfig+0x1ec>
 80022b8:	231b      	movs	r3, #27
 80022ba:	2220      	movs	r2, #32
 80022bc:	189b      	adds	r3, r3, r2
 80022be:	19db      	adds	r3, r3, r7
 80022c0:	2200      	movs	r2, #0
 80022c2:	701a      	strb	r2, [r3, #0]
 80022c4:	e0e6      	b.n	8002494 <UART_SetConfig+0x390>
 80022c6:	231b      	movs	r3, #27
 80022c8:	2220      	movs	r2, #32
 80022ca:	189b      	adds	r3, r3, r2
 80022cc:	19db      	adds	r3, r3, r7
 80022ce:	2202      	movs	r2, #2
 80022d0:	701a      	strb	r2, [r3, #0]
 80022d2:	e0df      	b.n	8002494 <UART_SetConfig+0x390>
 80022d4:	231b      	movs	r3, #27
 80022d6:	2220      	movs	r2, #32
 80022d8:	189b      	adds	r3, r3, r2
 80022da:	19db      	adds	r3, r3, r7
 80022dc:	2204      	movs	r2, #4
 80022de:	701a      	strb	r2, [r3, #0]
 80022e0:	e0d8      	b.n	8002494 <UART_SetConfig+0x390>
 80022e2:	231b      	movs	r3, #27
 80022e4:	2220      	movs	r2, #32
 80022e6:	189b      	adds	r3, r3, r2
 80022e8:	19db      	adds	r3, r3, r7
 80022ea:	2208      	movs	r2, #8
 80022ec:	701a      	strb	r2, [r3, #0]
 80022ee:	e0d1      	b.n	8002494 <UART_SetConfig+0x390>
 80022f0:	231b      	movs	r3, #27
 80022f2:	2220      	movs	r2, #32
 80022f4:	189b      	adds	r3, r3, r2
 80022f6:	19db      	adds	r3, r3, r7
 80022f8:	2210      	movs	r2, #16
 80022fa:	701a      	strb	r2, [r3, #0]
 80022fc:	e0ca      	b.n	8002494 <UART_SetConfig+0x390>
 80022fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002300:	681b      	ldr	r3, [r3, #0]
 8002302:	4a57      	ldr	r2, [pc, #348]	; (8002460 <UART_SetConfig+0x35c>)
 8002304:	4293      	cmp	r3, r2
 8002306:	d106      	bne.n	8002316 <UART_SetConfig+0x212>
 8002308:	231b      	movs	r3, #27
 800230a:	2220      	movs	r2, #32
 800230c:	189b      	adds	r3, r3, r2
 800230e:	19db      	adds	r3, r3, r7
 8002310:	2200      	movs	r2, #0
 8002312:	701a      	strb	r2, [r3, #0]
 8002314:	e0be      	b.n	8002494 <UART_SetConfig+0x390>
 8002316:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002318:	681b      	ldr	r3, [r3, #0]
 800231a:	4a52      	ldr	r2, [pc, #328]	; (8002464 <UART_SetConfig+0x360>)
 800231c:	4293      	cmp	r3, r2
 800231e:	d106      	bne.n	800232e <UART_SetConfig+0x22a>
 8002320:	231b      	movs	r3, #27
 8002322:	2220      	movs	r2, #32
 8002324:	189b      	adds	r3, r3, r2
 8002326:	19db      	adds	r3, r3, r7
 8002328:	2200      	movs	r2, #0
 800232a:	701a      	strb	r2, [r3, #0]
 800232c:	e0b2      	b.n	8002494 <UART_SetConfig+0x390>
 800232e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002330:	681b      	ldr	r3, [r3, #0]
 8002332:	4a4d      	ldr	r2, [pc, #308]	; (8002468 <UART_SetConfig+0x364>)
 8002334:	4293      	cmp	r3, r2
 8002336:	d106      	bne.n	8002346 <UART_SetConfig+0x242>
 8002338:	231b      	movs	r3, #27
 800233a:	2220      	movs	r2, #32
 800233c:	189b      	adds	r3, r3, r2
 800233e:	19db      	adds	r3, r3, r7
 8002340:	2200      	movs	r2, #0
 8002342:	701a      	strb	r2, [r3, #0]
 8002344:	e0a6      	b.n	8002494 <UART_SetConfig+0x390>
 8002346:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002348:	681b      	ldr	r3, [r3, #0]
 800234a:	4a3e      	ldr	r2, [pc, #248]	; (8002444 <UART_SetConfig+0x340>)
 800234c:	4293      	cmp	r3, r2
 800234e:	d13e      	bne.n	80023ce <UART_SetConfig+0x2ca>
 8002350:	4b40      	ldr	r3, [pc, #256]	; (8002454 <UART_SetConfig+0x350>)
 8002352:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8002354:	23c0      	movs	r3, #192	; 0xc0
 8002356:	011b      	lsls	r3, r3, #4
 8002358:	4013      	ands	r3, r2
 800235a:	22c0      	movs	r2, #192	; 0xc0
 800235c:	0112      	lsls	r2, r2, #4
 800235e:	4293      	cmp	r3, r2
 8002360:	d027      	beq.n	80023b2 <UART_SetConfig+0x2ae>
 8002362:	22c0      	movs	r2, #192	; 0xc0
 8002364:	0112      	lsls	r2, r2, #4
 8002366:	4293      	cmp	r3, r2
 8002368:	d82a      	bhi.n	80023c0 <UART_SetConfig+0x2bc>
 800236a:	2280      	movs	r2, #128	; 0x80
 800236c:	0112      	lsls	r2, r2, #4
 800236e:	4293      	cmp	r3, r2
 8002370:	d011      	beq.n	8002396 <UART_SetConfig+0x292>
 8002372:	2280      	movs	r2, #128	; 0x80
 8002374:	0112      	lsls	r2, r2, #4
 8002376:	4293      	cmp	r3, r2
 8002378:	d822      	bhi.n	80023c0 <UART_SetConfig+0x2bc>
 800237a:	2b00      	cmp	r3, #0
 800237c:	d004      	beq.n	8002388 <UART_SetConfig+0x284>
 800237e:	2280      	movs	r2, #128	; 0x80
 8002380:	00d2      	lsls	r2, r2, #3
 8002382:	4293      	cmp	r3, r2
 8002384:	d00e      	beq.n	80023a4 <UART_SetConfig+0x2a0>
 8002386:	e01b      	b.n	80023c0 <UART_SetConfig+0x2bc>
 8002388:	231b      	movs	r3, #27
 800238a:	2220      	movs	r2, #32
 800238c:	189b      	adds	r3, r3, r2
 800238e:	19db      	adds	r3, r3, r7
 8002390:	2200      	movs	r2, #0
 8002392:	701a      	strb	r2, [r3, #0]
 8002394:	e07e      	b.n	8002494 <UART_SetConfig+0x390>
 8002396:	231b      	movs	r3, #27
 8002398:	2220      	movs	r2, #32
 800239a:	189b      	adds	r3, r3, r2
 800239c:	19db      	adds	r3, r3, r7
 800239e:	2202      	movs	r2, #2
 80023a0:	701a      	strb	r2, [r3, #0]
 80023a2:	e077      	b.n	8002494 <UART_SetConfig+0x390>
 80023a4:	231b      	movs	r3, #27
 80023a6:	2220      	movs	r2, #32
 80023a8:	189b      	adds	r3, r3, r2
 80023aa:	19db      	adds	r3, r3, r7
 80023ac:	2204      	movs	r2, #4
 80023ae:	701a      	strb	r2, [r3, #0]
 80023b0:	e070      	b.n	8002494 <UART_SetConfig+0x390>
 80023b2:	231b      	movs	r3, #27
 80023b4:	2220      	movs	r2, #32
 80023b6:	189b      	adds	r3, r3, r2
 80023b8:	19db      	adds	r3, r3, r7
 80023ba:	2208      	movs	r2, #8
 80023bc:	701a      	strb	r2, [r3, #0]
 80023be:	e069      	b.n	8002494 <UART_SetConfig+0x390>
 80023c0:	231b      	movs	r3, #27
 80023c2:	2220      	movs	r2, #32
 80023c4:	189b      	adds	r3, r3, r2
 80023c6:	19db      	adds	r3, r3, r7
 80023c8:	2210      	movs	r2, #16
 80023ca:	701a      	strb	r2, [r3, #0]
 80023cc:	e062      	b.n	8002494 <UART_SetConfig+0x390>
 80023ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80023d0:	681b      	ldr	r3, [r3, #0]
 80023d2:	4a1d      	ldr	r2, [pc, #116]	; (8002448 <UART_SetConfig+0x344>)
 80023d4:	4293      	cmp	r3, r2
 80023d6:	d157      	bne.n	8002488 <UART_SetConfig+0x384>
 80023d8:	4b1e      	ldr	r3, [pc, #120]	; (8002454 <UART_SetConfig+0x350>)
 80023da:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80023dc:	23c0      	movs	r3, #192	; 0xc0
 80023de:	009b      	lsls	r3, r3, #2
 80023e0:	4013      	ands	r3, r2
 80023e2:	22c0      	movs	r2, #192	; 0xc0
 80023e4:	0092      	lsls	r2, r2, #2
 80023e6:	4293      	cmp	r3, r2
 80023e8:	d040      	beq.n	800246c <UART_SetConfig+0x368>
 80023ea:	22c0      	movs	r2, #192	; 0xc0
 80023ec:	0092      	lsls	r2, r2, #2
 80023ee:	4293      	cmp	r3, r2
 80023f0:	d843      	bhi.n	800247a <UART_SetConfig+0x376>
 80023f2:	2280      	movs	r2, #128	; 0x80
 80023f4:	0092      	lsls	r2, r2, #2
 80023f6:	4293      	cmp	r3, r2
 80023f8:	d011      	beq.n	800241e <UART_SetConfig+0x31a>
 80023fa:	2280      	movs	r2, #128	; 0x80
 80023fc:	0092      	lsls	r2, r2, #2
 80023fe:	4293      	cmp	r3, r2
 8002400:	d83b      	bhi.n	800247a <UART_SetConfig+0x376>
 8002402:	2b00      	cmp	r3, #0
 8002404:	d004      	beq.n	8002410 <UART_SetConfig+0x30c>
 8002406:	2280      	movs	r2, #128	; 0x80
 8002408:	0052      	lsls	r2, r2, #1
 800240a:	4293      	cmp	r3, r2
 800240c:	d00e      	beq.n	800242c <UART_SetConfig+0x328>
 800240e:	e034      	b.n	800247a <UART_SetConfig+0x376>
 8002410:	231b      	movs	r3, #27
 8002412:	2220      	movs	r2, #32
 8002414:	189b      	adds	r3, r3, r2
 8002416:	19db      	adds	r3, r3, r7
 8002418:	2200      	movs	r2, #0
 800241a:	701a      	strb	r2, [r3, #0]
 800241c:	e03a      	b.n	8002494 <UART_SetConfig+0x390>
 800241e:	231b      	movs	r3, #27
 8002420:	2220      	movs	r2, #32
 8002422:	189b      	adds	r3, r3, r2
 8002424:	19db      	adds	r3, r3, r7
 8002426:	2202      	movs	r2, #2
 8002428:	701a      	strb	r2, [r3, #0]
 800242a:	e033      	b.n	8002494 <UART_SetConfig+0x390>
 800242c:	231b      	movs	r3, #27
 800242e:	2220      	movs	r2, #32
 8002430:	189b      	adds	r3, r3, r2
 8002432:	19db      	adds	r3, r3, r7
 8002434:	2204      	movs	r2, #4
 8002436:	701a      	strb	r2, [r3, #0]
 8002438:	e02c      	b.n	8002494 <UART_SetConfig+0x390>
 800243a:	46c0      	nop			; (mov r8, r8)
 800243c:	cfff69f3 	.word	0xcfff69f3
 8002440:	ffffcfff 	.word	0xffffcfff
 8002444:	40008000 	.word	0x40008000
 8002448:	40008400 	.word	0x40008400
 800244c:	11fff4ff 	.word	0x11fff4ff
 8002450:	40013800 	.word	0x40013800
 8002454:	40021000 	.word	0x40021000
 8002458:	40004400 	.word	0x40004400
 800245c:	40004800 	.word	0x40004800
 8002460:	40004c00 	.word	0x40004c00
 8002464:	40005000 	.word	0x40005000
 8002468:	40013c00 	.word	0x40013c00
 800246c:	231b      	movs	r3, #27
 800246e:	2220      	movs	r2, #32
 8002470:	189b      	adds	r3, r3, r2
 8002472:	19db      	adds	r3, r3, r7
 8002474:	2208      	movs	r2, #8
 8002476:	701a      	strb	r2, [r3, #0]
 8002478:	e00c      	b.n	8002494 <UART_SetConfig+0x390>
 800247a:	231b      	movs	r3, #27
 800247c:	2220      	movs	r2, #32
 800247e:	189b      	adds	r3, r3, r2
 8002480:	19db      	adds	r3, r3, r7
 8002482:	2210      	movs	r2, #16
 8002484:	701a      	strb	r2, [r3, #0]
 8002486:	e005      	b.n	8002494 <UART_SetConfig+0x390>
 8002488:	231b      	movs	r3, #27
 800248a:	2220      	movs	r2, #32
 800248c:	189b      	adds	r3, r3, r2
 800248e:	19db      	adds	r3, r3, r7
 8002490:	2210      	movs	r2, #16
 8002492:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8002494:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002496:	681b      	ldr	r3, [r3, #0]
 8002498:	4ac1      	ldr	r2, [pc, #772]	; (80027a0 <UART_SetConfig+0x69c>)
 800249a:	4293      	cmp	r3, r2
 800249c:	d005      	beq.n	80024aa <UART_SetConfig+0x3a6>
 800249e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80024a0:	681b      	ldr	r3, [r3, #0]
 80024a2:	4ac0      	ldr	r2, [pc, #768]	; (80027a4 <UART_SetConfig+0x6a0>)
 80024a4:	4293      	cmp	r3, r2
 80024a6:	d000      	beq.n	80024aa <UART_SetConfig+0x3a6>
 80024a8:	e093      	b.n	80025d2 <UART_SetConfig+0x4ce>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80024aa:	231b      	movs	r3, #27
 80024ac:	2220      	movs	r2, #32
 80024ae:	189b      	adds	r3, r3, r2
 80024b0:	19db      	adds	r3, r3, r7
 80024b2:	781b      	ldrb	r3, [r3, #0]
 80024b4:	2b08      	cmp	r3, #8
 80024b6:	d015      	beq.n	80024e4 <UART_SetConfig+0x3e0>
 80024b8:	dc18      	bgt.n	80024ec <UART_SetConfig+0x3e8>
 80024ba:	2b04      	cmp	r3, #4
 80024bc:	d00d      	beq.n	80024da <UART_SetConfig+0x3d6>
 80024be:	dc15      	bgt.n	80024ec <UART_SetConfig+0x3e8>
 80024c0:	2b00      	cmp	r3, #0
 80024c2:	d002      	beq.n	80024ca <UART_SetConfig+0x3c6>
 80024c4:	2b02      	cmp	r3, #2
 80024c6:	d005      	beq.n	80024d4 <UART_SetConfig+0x3d0>
 80024c8:	e010      	b.n	80024ec <UART_SetConfig+0x3e8>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80024ca:	f7ff fac7 	bl	8001a5c <HAL_RCC_GetPCLK1Freq>
 80024ce:	0003      	movs	r3, r0
 80024d0:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80024d2:	e014      	b.n	80024fe <UART_SetConfig+0x3fa>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80024d4:	4bb4      	ldr	r3, [pc, #720]	; (80027a8 <UART_SetConfig+0x6a4>)
 80024d6:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80024d8:	e011      	b.n	80024fe <UART_SetConfig+0x3fa>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80024da:	f7ff fa33 	bl	8001944 <HAL_RCC_GetSysClockFreq>
 80024de:	0003      	movs	r3, r0
 80024e0:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80024e2:	e00c      	b.n	80024fe <UART_SetConfig+0x3fa>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80024e4:	2380      	movs	r3, #128	; 0x80
 80024e6:	021b      	lsls	r3, r3, #8
 80024e8:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80024ea:	e008      	b.n	80024fe <UART_SetConfig+0x3fa>
      default:
        pclk = 0U;
 80024ec:	2300      	movs	r3, #0
 80024ee:	637b      	str	r3, [r7, #52]	; 0x34
        ret = HAL_ERROR;
 80024f0:	231a      	movs	r3, #26
 80024f2:	2220      	movs	r2, #32
 80024f4:	189b      	adds	r3, r3, r2
 80024f6:	19db      	adds	r3, r3, r7
 80024f8:	2201      	movs	r2, #1
 80024fa:	701a      	strb	r2, [r3, #0]
        break;
 80024fc:	46c0      	nop			; (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80024fe:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002500:	2b00      	cmp	r3, #0
 8002502:	d100      	bne.n	8002506 <UART_SetConfig+0x402>
 8002504:	e135      	b.n	8002772 <UART_SetConfig+0x66e>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8002506:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002508:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800250a:	4ba8      	ldr	r3, [pc, #672]	; (80027ac <UART_SetConfig+0x6a8>)
 800250c:	0052      	lsls	r2, r2, #1
 800250e:	5ad3      	ldrh	r3, [r2, r3]
 8002510:	0019      	movs	r1, r3
 8002512:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8002514:	f7fd fdf6 	bl	8000104 <__udivsi3>
 8002518:	0003      	movs	r3, r0
 800251a:	62bb      	str	r3, [r7, #40]	; 0x28

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800251c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800251e:	685a      	ldr	r2, [r3, #4]
 8002520:	0013      	movs	r3, r2
 8002522:	005b      	lsls	r3, r3, #1
 8002524:	189b      	adds	r3, r3, r2
 8002526:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002528:	429a      	cmp	r2, r3
 800252a:	d305      	bcc.n	8002538 <UART_SetConfig+0x434>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800252c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800252e:	685b      	ldr	r3, [r3, #4]
 8002530:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8002532:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002534:	429a      	cmp	r2, r3
 8002536:	d906      	bls.n	8002546 <UART_SetConfig+0x442>
      {
        ret = HAL_ERROR;
 8002538:	231a      	movs	r3, #26
 800253a:	2220      	movs	r2, #32
 800253c:	189b      	adds	r3, r3, r2
 800253e:	19db      	adds	r3, r3, r7
 8002540:	2201      	movs	r2, #1
 8002542:	701a      	strb	r2, [r3, #0]
 8002544:	e044      	b.n	80025d0 <UART_SetConfig+0x4cc>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8002546:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002548:	61bb      	str	r3, [r7, #24]
 800254a:	2300      	movs	r3, #0
 800254c:	61fb      	str	r3, [r7, #28]
 800254e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002550:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002552:	4b96      	ldr	r3, [pc, #600]	; (80027ac <UART_SetConfig+0x6a8>)
 8002554:	0052      	lsls	r2, r2, #1
 8002556:	5ad3      	ldrh	r3, [r2, r3]
 8002558:	613b      	str	r3, [r7, #16]
 800255a:	2300      	movs	r3, #0
 800255c:	617b      	str	r3, [r7, #20]
 800255e:	693a      	ldr	r2, [r7, #16]
 8002560:	697b      	ldr	r3, [r7, #20]
 8002562:	69b8      	ldr	r0, [r7, #24]
 8002564:	69f9      	ldr	r1, [r7, #28]
 8002566:	f7fd ff43 	bl	80003f0 <__aeabi_uldivmod>
 800256a:	0002      	movs	r2, r0
 800256c:	000b      	movs	r3, r1
 800256e:	0e11      	lsrs	r1, r2, #24
 8002570:	021d      	lsls	r5, r3, #8
 8002572:	430d      	orrs	r5, r1
 8002574:	0214      	lsls	r4, r2, #8
 8002576:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002578:	685b      	ldr	r3, [r3, #4]
 800257a:	085b      	lsrs	r3, r3, #1
 800257c:	60bb      	str	r3, [r7, #8]
 800257e:	2300      	movs	r3, #0
 8002580:	60fb      	str	r3, [r7, #12]
 8002582:	68b8      	ldr	r0, [r7, #8]
 8002584:	68f9      	ldr	r1, [r7, #12]
 8002586:	1900      	adds	r0, r0, r4
 8002588:	4169      	adcs	r1, r5
 800258a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800258c:	685b      	ldr	r3, [r3, #4]
 800258e:	603b      	str	r3, [r7, #0]
 8002590:	2300      	movs	r3, #0
 8002592:	607b      	str	r3, [r7, #4]
 8002594:	683a      	ldr	r2, [r7, #0]
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	f7fd ff2a 	bl	80003f0 <__aeabi_uldivmod>
 800259c:	0002      	movs	r2, r0
 800259e:	000b      	movs	r3, r1
 80025a0:	0013      	movs	r3, r2
 80025a2:	633b      	str	r3, [r7, #48]	; 0x30
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80025a4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80025a6:	23c0      	movs	r3, #192	; 0xc0
 80025a8:	009b      	lsls	r3, r3, #2
 80025aa:	429a      	cmp	r2, r3
 80025ac:	d309      	bcc.n	80025c2 <UART_SetConfig+0x4be>
 80025ae:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80025b0:	2380      	movs	r3, #128	; 0x80
 80025b2:	035b      	lsls	r3, r3, #13
 80025b4:	429a      	cmp	r2, r3
 80025b6:	d204      	bcs.n	80025c2 <UART_SetConfig+0x4be>
        {
          huart->Instance->BRR = usartdiv;
 80025b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80025ba:	681b      	ldr	r3, [r3, #0]
 80025bc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80025be:	60da      	str	r2, [r3, #12]
 80025c0:	e006      	b.n	80025d0 <UART_SetConfig+0x4cc>
        }
        else
        {
          ret = HAL_ERROR;
 80025c2:	231a      	movs	r3, #26
 80025c4:	2220      	movs	r2, #32
 80025c6:	189b      	adds	r3, r3, r2
 80025c8:	19db      	adds	r3, r3, r7
 80025ca:	2201      	movs	r2, #1
 80025cc:	701a      	strb	r2, [r3, #0]
    if (pclk != 0U)
 80025ce:	e0d0      	b.n	8002772 <UART_SetConfig+0x66e>
 80025d0:	e0cf      	b.n	8002772 <UART_SetConfig+0x66e>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80025d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80025d4:	69da      	ldr	r2, [r3, #28]
 80025d6:	2380      	movs	r3, #128	; 0x80
 80025d8:	021b      	lsls	r3, r3, #8
 80025da:	429a      	cmp	r2, r3
 80025dc:	d000      	beq.n	80025e0 <UART_SetConfig+0x4dc>
 80025de:	e070      	b.n	80026c2 <UART_SetConfig+0x5be>
  {
    switch (clocksource)
 80025e0:	231b      	movs	r3, #27
 80025e2:	2220      	movs	r2, #32
 80025e4:	189b      	adds	r3, r3, r2
 80025e6:	19db      	adds	r3, r3, r7
 80025e8:	781b      	ldrb	r3, [r3, #0]
 80025ea:	2b08      	cmp	r3, #8
 80025ec:	d015      	beq.n	800261a <UART_SetConfig+0x516>
 80025ee:	dc18      	bgt.n	8002622 <UART_SetConfig+0x51e>
 80025f0:	2b04      	cmp	r3, #4
 80025f2:	d00d      	beq.n	8002610 <UART_SetConfig+0x50c>
 80025f4:	dc15      	bgt.n	8002622 <UART_SetConfig+0x51e>
 80025f6:	2b00      	cmp	r3, #0
 80025f8:	d002      	beq.n	8002600 <UART_SetConfig+0x4fc>
 80025fa:	2b02      	cmp	r3, #2
 80025fc:	d005      	beq.n	800260a <UART_SetConfig+0x506>
 80025fe:	e010      	b.n	8002622 <UART_SetConfig+0x51e>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002600:	f7ff fa2c 	bl	8001a5c <HAL_RCC_GetPCLK1Freq>
 8002604:	0003      	movs	r3, r0
 8002606:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8002608:	e014      	b.n	8002634 <UART_SetConfig+0x530>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800260a:	4b67      	ldr	r3, [pc, #412]	; (80027a8 <UART_SetConfig+0x6a4>)
 800260c:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800260e:	e011      	b.n	8002634 <UART_SetConfig+0x530>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002610:	f7ff f998 	bl	8001944 <HAL_RCC_GetSysClockFreq>
 8002614:	0003      	movs	r3, r0
 8002616:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8002618:	e00c      	b.n	8002634 <UART_SetConfig+0x530>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800261a:	2380      	movs	r3, #128	; 0x80
 800261c:	021b      	lsls	r3, r3, #8
 800261e:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8002620:	e008      	b.n	8002634 <UART_SetConfig+0x530>
      default:
        pclk = 0U;
 8002622:	2300      	movs	r3, #0
 8002624:	637b      	str	r3, [r7, #52]	; 0x34
        ret = HAL_ERROR;
 8002626:	231a      	movs	r3, #26
 8002628:	2220      	movs	r2, #32
 800262a:	189b      	adds	r3, r3, r2
 800262c:	19db      	adds	r3, r3, r7
 800262e:	2201      	movs	r2, #1
 8002630:	701a      	strb	r2, [r3, #0]
        break;
 8002632:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8002634:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002636:	2b00      	cmp	r3, #0
 8002638:	d100      	bne.n	800263c <UART_SetConfig+0x538>
 800263a:	e09a      	b.n	8002772 <UART_SetConfig+0x66e>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800263c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800263e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002640:	4b5a      	ldr	r3, [pc, #360]	; (80027ac <UART_SetConfig+0x6a8>)
 8002642:	0052      	lsls	r2, r2, #1
 8002644:	5ad3      	ldrh	r3, [r2, r3]
 8002646:	0019      	movs	r1, r3
 8002648:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800264a:	f7fd fd5b 	bl	8000104 <__udivsi3>
 800264e:	0003      	movs	r3, r0
 8002650:	005a      	lsls	r2, r3, #1
 8002652:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002654:	685b      	ldr	r3, [r3, #4]
 8002656:	085b      	lsrs	r3, r3, #1
 8002658:	18d2      	adds	r2, r2, r3
 800265a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800265c:	685b      	ldr	r3, [r3, #4]
 800265e:	0019      	movs	r1, r3
 8002660:	0010      	movs	r0, r2
 8002662:	f7fd fd4f 	bl	8000104 <__udivsi3>
 8002666:	0003      	movs	r3, r0
 8002668:	633b      	str	r3, [r7, #48]	; 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800266a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800266c:	2b0f      	cmp	r3, #15
 800266e:	d921      	bls.n	80026b4 <UART_SetConfig+0x5b0>
 8002670:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002672:	2380      	movs	r3, #128	; 0x80
 8002674:	025b      	lsls	r3, r3, #9
 8002676:	429a      	cmp	r2, r3
 8002678:	d21c      	bcs.n	80026b4 <UART_SetConfig+0x5b0>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800267a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800267c:	b29a      	uxth	r2, r3
 800267e:	200e      	movs	r0, #14
 8002680:	2420      	movs	r4, #32
 8002682:	1903      	adds	r3, r0, r4
 8002684:	19db      	adds	r3, r3, r7
 8002686:	210f      	movs	r1, #15
 8002688:	438a      	bics	r2, r1
 800268a:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800268c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800268e:	085b      	lsrs	r3, r3, #1
 8002690:	b29b      	uxth	r3, r3
 8002692:	2207      	movs	r2, #7
 8002694:	4013      	ands	r3, r2
 8002696:	b299      	uxth	r1, r3
 8002698:	1903      	adds	r3, r0, r4
 800269a:	19db      	adds	r3, r3, r7
 800269c:	1902      	adds	r2, r0, r4
 800269e:	19d2      	adds	r2, r2, r7
 80026a0:	8812      	ldrh	r2, [r2, #0]
 80026a2:	430a      	orrs	r2, r1
 80026a4:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 80026a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80026a8:	681b      	ldr	r3, [r3, #0]
 80026aa:	1902      	adds	r2, r0, r4
 80026ac:	19d2      	adds	r2, r2, r7
 80026ae:	8812      	ldrh	r2, [r2, #0]
 80026b0:	60da      	str	r2, [r3, #12]
 80026b2:	e05e      	b.n	8002772 <UART_SetConfig+0x66e>
      }
      else
      {
        ret = HAL_ERROR;
 80026b4:	231a      	movs	r3, #26
 80026b6:	2220      	movs	r2, #32
 80026b8:	189b      	adds	r3, r3, r2
 80026ba:	19db      	adds	r3, r3, r7
 80026bc:	2201      	movs	r2, #1
 80026be:	701a      	strb	r2, [r3, #0]
 80026c0:	e057      	b.n	8002772 <UART_SetConfig+0x66e>
      }
    }
  }
  else
  {
    switch (clocksource)
 80026c2:	231b      	movs	r3, #27
 80026c4:	2220      	movs	r2, #32
 80026c6:	189b      	adds	r3, r3, r2
 80026c8:	19db      	adds	r3, r3, r7
 80026ca:	781b      	ldrb	r3, [r3, #0]
 80026cc:	2b08      	cmp	r3, #8
 80026ce:	d015      	beq.n	80026fc <UART_SetConfig+0x5f8>
 80026d0:	dc18      	bgt.n	8002704 <UART_SetConfig+0x600>
 80026d2:	2b04      	cmp	r3, #4
 80026d4:	d00d      	beq.n	80026f2 <UART_SetConfig+0x5ee>
 80026d6:	dc15      	bgt.n	8002704 <UART_SetConfig+0x600>
 80026d8:	2b00      	cmp	r3, #0
 80026da:	d002      	beq.n	80026e2 <UART_SetConfig+0x5de>
 80026dc:	2b02      	cmp	r3, #2
 80026de:	d005      	beq.n	80026ec <UART_SetConfig+0x5e8>
 80026e0:	e010      	b.n	8002704 <UART_SetConfig+0x600>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80026e2:	f7ff f9bb 	bl	8001a5c <HAL_RCC_GetPCLK1Freq>
 80026e6:	0003      	movs	r3, r0
 80026e8:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80026ea:	e014      	b.n	8002716 <UART_SetConfig+0x612>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80026ec:	4b2e      	ldr	r3, [pc, #184]	; (80027a8 <UART_SetConfig+0x6a4>)
 80026ee:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80026f0:	e011      	b.n	8002716 <UART_SetConfig+0x612>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80026f2:	f7ff f927 	bl	8001944 <HAL_RCC_GetSysClockFreq>
 80026f6:	0003      	movs	r3, r0
 80026f8:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80026fa:	e00c      	b.n	8002716 <UART_SetConfig+0x612>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80026fc:	2380      	movs	r3, #128	; 0x80
 80026fe:	021b      	lsls	r3, r3, #8
 8002700:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8002702:	e008      	b.n	8002716 <UART_SetConfig+0x612>
      default:
        pclk = 0U;
 8002704:	2300      	movs	r3, #0
 8002706:	637b      	str	r3, [r7, #52]	; 0x34
        ret = HAL_ERROR;
 8002708:	231a      	movs	r3, #26
 800270a:	2220      	movs	r2, #32
 800270c:	189b      	adds	r3, r3, r2
 800270e:	19db      	adds	r3, r3, r7
 8002710:	2201      	movs	r2, #1
 8002712:	701a      	strb	r2, [r3, #0]
        break;
 8002714:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 8002716:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002718:	2b00      	cmp	r3, #0
 800271a:	d02a      	beq.n	8002772 <UART_SetConfig+0x66e>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800271c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800271e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002720:	4b22      	ldr	r3, [pc, #136]	; (80027ac <UART_SetConfig+0x6a8>)
 8002722:	0052      	lsls	r2, r2, #1
 8002724:	5ad3      	ldrh	r3, [r2, r3]
 8002726:	0019      	movs	r1, r3
 8002728:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800272a:	f7fd fceb 	bl	8000104 <__udivsi3>
 800272e:	0003      	movs	r3, r0
 8002730:	001a      	movs	r2, r3
 8002732:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002734:	685b      	ldr	r3, [r3, #4]
 8002736:	085b      	lsrs	r3, r3, #1
 8002738:	18d2      	adds	r2, r2, r3
 800273a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800273c:	685b      	ldr	r3, [r3, #4]
 800273e:	0019      	movs	r1, r3
 8002740:	0010      	movs	r0, r2
 8002742:	f7fd fcdf 	bl	8000104 <__udivsi3>
 8002746:	0003      	movs	r3, r0
 8002748:	633b      	str	r3, [r7, #48]	; 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800274a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800274c:	2b0f      	cmp	r3, #15
 800274e:	d90a      	bls.n	8002766 <UART_SetConfig+0x662>
 8002750:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002752:	2380      	movs	r3, #128	; 0x80
 8002754:	025b      	lsls	r3, r3, #9
 8002756:	429a      	cmp	r2, r3
 8002758:	d205      	bcs.n	8002766 <UART_SetConfig+0x662>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800275a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800275c:	b29a      	uxth	r2, r3
 800275e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	60da      	str	r2, [r3, #12]
 8002764:	e005      	b.n	8002772 <UART_SetConfig+0x66e>
      }
      else
      {
        ret = HAL_ERROR;
 8002766:	231a      	movs	r3, #26
 8002768:	2220      	movs	r2, #32
 800276a:	189b      	adds	r3, r3, r2
 800276c:	19db      	adds	r3, r3, r7
 800276e:	2201      	movs	r2, #1
 8002770:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8002772:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002774:	226a      	movs	r2, #106	; 0x6a
 8002776:	2101      	movs	r1, #1
 8002778:	5299      	strh	r1, [r3, r2]
  huart->NbRxDataToProcess = 1;
 800277a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800277c:	2268      	movs	r2, #104	; 0x68
 800277e:	2101      	movs	r1, #1
 8002780:	5299      	strh	r1, [r3, r2]

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8002782:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002784:	2200      	movs	r2, #0
 8002786:	671a      	str	r2, [r3, #112]	; 0x70
  huart->TxISR = NULL;
 8002788:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800278a:	2200      	movs	r2, #0
 800278c:	675a      	str	r2, [r3, #116]	; 0x74

  return ret;
 800278e:	231a      	movs	r3, #26
 8002790:	2220      	movs	r2, #32
 8002792:	189b      	adds	r3, r3, r2
 8002794:	19db      	adds	r3, r3, r7
 8002796:	781b      	ldrb	r3, [r3, #0]
}
 8002798:	0018      	movs	r0, r3
 800279a:	46bd      	mov	sp, r7
 800279c:	b010      	add	sp, #64	; 0x40
 800279e:	bdb0      	pop	{r4, r5, r7, pc}
 80027a0:	40008000 	.word	0x40008000
 80027a4:	40008400 	.word	0x40008400
 80027a8:	00f42400 	.word	0x00f42400
 80027ac:	08002e40 	.word	0x08002e40

080027b0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80027b0:	b580      	push	{r7, lr}
 80027b2:	b082      	sub	sp, #8
 80027b4:	af00      	add	r7, sp, #0
 80027b6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80027bc:	2201      	movs	r2, #1
 80027be:	4013      	ands	r3, r2
 80027c0:	d00b      	beq.n	80027da <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	681b      	ldr	r3, [r3, #0]
 80027c6:	685b      	ldr	r3, [r3, #4]
 80027c8:	4a4a      	ldr	r2, [pc, #296]	; (80028f4 <UART_AdvFeatureConfig+0x144>)
 80027ca:	4013      	ands	r3, r2
 80027cc:	0019      	movs	r1, r3
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	681b      	ldr	r3, [r3, #0]
 80027d6:	430a      	orrs	r2, r1
 80027d8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80027de:	2202      	movs	r2, #2
 80027e0:	4013      	ands	r3, r2
 80027e2:	d00b      	beq.n	80027fc <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	681b      	ldr	r3, [r3, #0]
 80027e8:	685b      	ldr	r3, [r3, #4]
 80027ea:	4a43      	ldr	r2, [pc, #268]	; (80028f8 <UART_AdvFeatureConfig+0x148>)
 80027ec:	4013      	ands	r3, r2
 80027ee:	0019      	movs	r1, r3
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	681b      	ldr	r3, [r3, #0]
 80027f8:	430a      	orrs	r2, r1
 80027fa:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002800:	2204      	movs	r2, #4
 8002802:	4013      	ands	r3, r2
 8002804:	d00b      	beq.n	800281e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	681b      	ldr	r3, [r3, #0]
 800280a:	685b      	ldr	r3, [r3, #4]
 800280c:	4a3b      	ldr	r2, [pc, #236]	; (80028fc <UART_AdvFeatureConfig+0x14c>)
 800280e:	4013      	ands	r3, r2
 8002810:	0019      	movs	r1, r3
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	681b      	ldr	r3, [r3, #0]
 800281a:	430a      	orrs	r2, r1
 800281c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002822:	2208      	movs	r2, #8
 8002824:	4013      	ands	r3, r2
 8002826:	d00b      	beq.n	8002840 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	681b      	ldr	r3, [r3, #0]
 800282c:	685b      	ldr	r3, [r3, #4]
 800282e:	4a34      	ldr	r2, [pc, #208]	; (8002900 <UART_AdvFeatureConfig+0x150>)
 8002830:	4013      	ands	r3, r2
 8002832:	0019      	movs	r1, r3
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	681b      	ldr	r3, [r3, #0]
 800283c:	430a      	orrs	r2, r1
 800283e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002844:	2210      	movs	r2, #16
 8002846:	4013      	ands	r3, r2
 8002848:	d00b      	beq.n	8002862 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	681b      	ldr	r3, [r3, #0]
 800284e:	689b      	ldr	r3, [r3, #8]
 8002850:	4a2c      	ldr	r2, [pc, #176]	; (8002904 <UART_AdvFeatureConfig+0x154>)
 8002852:	4013      	ands	r3, r2
 8002854:	0019      	movs	r1, r3
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	681b      	ldr	r3, [r3, #0]
 800285e:	430a      	orrs	r2, r1
 8002860:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002866:	2220      	movs	r2, #32
 8002868:	4013      	ands	r3, r2
 800286a:	d00b      	beq.n	8002884 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	689b      	ldr	r3, [r3, #8]
 8002872:	4a25      	ldr	r2, [pc, #148]	; (8002908 <UART_AdvFeatureConfig+0x158>)
 8002874:	4013      	ands	r3, r2
 8002876:	0019      	movs	r1, r3
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	430a      	orrs	r2, r1
 8002882:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002888:	2240      	movs	r2, #64	; 0x40
 800288a:	4013      	ands	r3, r2
 800288c:	d01d      	beq.n	80028ca <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	681b      	ldr	r3, [r3, #0]
 8002892:	685b      	ldr	r3, [r3, #4]
 8002894:	4a1d      	ldr	r2, [pc, #116]	; (800290c <UART_AdvFeatureConfig+0x15c>)
 8002896:	4013      	ands	r3, r2
 8002898:	0019      	movs	r1, r3
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	681b      	ldr	r3, [r3, #0]
 80028a2:	430a      	orrs	r2, r1
 80028a4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80028aa:	2380      	movs	r3, #128	; 0x80
 80028ac:	035b      	lsls	r3, r3, #13
 80028ae:	429a      	cmp	r2, r3
 80028b0:	d10b      	bne.n	80028ca <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	681b      	ldr	r3, [r3, #0]
 80028b6:	685b      	ldr	r3, [r3, #4]
 80028b8:	4a15      	ldr	r2, [pc, #84]	; (8002910 <UART_AdvFeatureConfig+0x160>)
 80028ba:	4013      	ands	r3, r2
 80028bc:	0019      	movs	r1, r3
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	681b      	ldr	r3, [r3, #0]
 80028c6:	430a      	orrs	r2, r1
 80028c8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80028ce:	2280      	movs	r2, #128	; 0x80
 80028d0:	4013      	ands	r3, r2
 80028d2:	d00b      	beq.n	80028ec <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	685b      	ldr	r3, [r3, #4]
 80028da:	4a0e      	ldr	r2, [pc, #56]	; (8002914 <UART_AdvFeatureConfig+0x164>)
 80028dc:	4013      	ands	r3, r2
 80028de:	0019      	movs	r1, r3
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	681b      	ldr	r3, [r3, #0]
 80028e8:	430a      	orrs	r2, r1
 80028ea:	605a      	str	r2, [r3, #4]
  }
}
 80028ec:	46c0      	nop			; (mov r8, r8)
 80028ee:	46bd      	mov	sp, r7
 80028f0:	b002      	add	sp, #8
 80028f2:	bd80      	pop	{r7, pc}
 80028f4:	fffdffff 	.word	0xfffdffff
 80028f8:	fffeffff 	.word	0xfffeffff
 80028fc:	fffbffff 	.word	0xfffbffff
 8002900:	ffff7fff 	.word	0xffff7fff
 8002904:	ffffefff 	.word	0xffffefff
 8002908:	ffffdfff 	.word	0xffffdfff
 800290c:	ffefffff 	.word	0xffefffff
 8002910:	ff9fffff 	.word	0xff9fffff
 8002914:	fff7ffff 	.word	0xfff7ffff

08002918 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8002918:	b580      	push	{r7, lr}
 800291a:	b086      	sub	sp, #24
 800291c:	af02      	add	r7, sp, #8
 800291e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	228c      	movs	r2, #140	; 0x8c
 8002924:	2100      	movs	r1, #0
 8002926:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8002928:	f7fe f8d6 	bl	8000ad8 <HAL_GetTick>
 800292c:	0003      	movs	r3, r0
 800292e:	60fb      	str	r3, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	681b      	ldr	r3, [r3, #0]
 8002934:	681b      	ldr	r3, [r3, #0]
 8002936:	2208      	movs	r2, #8
 8002938:	4013      	ands	r3, r2
 800293a:	2b08      	cmp	r3, #8
 800293c:	d10c      	bne.n	8002958 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800293e:	68fb      	ldr	r3, [r7, #12]
 8002940:	2280      	movs	r2, #128	; 0x80
 8002942:	0391      	lsls	r1, r2, #14
 8002944:	6878      	ldr	r0, [r7, #4]
 8002946:	4a18      	ldr	r2, [pc, #96]	; (80029a8 <UART_CheckIdleState+0x90>)
 8002948:	9200      	str	r2, [sp, #0]
 800294a:	2200      	movs	r2, #0
 800294c:	f000 f82e 	bl	80029ac <UART_WaitOnFlagUntilTimeout>
 8002950:	1e03      	subs	r3, r0, #0
 8002952:	d001      	beq.n	8002958 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8002954:	2303      	movs	r3, #3
 8002956:	e023      	b.n	80029a0 <UART_CheckIdleState+0x88>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	2204      	movs	r2, #4
 8002960:	4013      	ands	r3, r2
 8002962:	2b04      	cmp	r3, #4
 8002964:	d10c      	bne.n	8002980 <UART_CheckIdleState+0x68>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002966:	68fb      	ldr	r3, [r7, #12]
 8002968:	2280      	movs	r2, #128	; 0x80
 800296a:	03d1      	lsls	r1, r2, #15
 800296c:	6878      	ldr	r0, [r7, #4]
 800296e:	4a0e      	ldr	r2, [pc, #56]	; (80029a8 <UART_CheckIdleState+0x90>)
 8002970:	9200      	str	r2, [sp, #0]
 8002972:	2200      	movs	r2, #0
 8002974:	f000 f81a 	bl	80029ac <UART_WaitOnFlagUntilTimeout>
 8002978:	1e03      	subs	r3, r0, #0
 800297a:	d001      	beq.n	8002980 <UART_CheckIdleState+0x68>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800297c:	2303      	movs	r3, #3
 800297e:	e00f      	b.n	80029a0 <UART_CheckIdleState+0x88>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	2284      	movs	r2, #132	; 0x84
 8002984:	2120      	movs	r1, #32
 8002986:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_READY;
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	2288      	movs	r2, #136	; 0x88
 800298c:	2120      	movs	r1, #32
 800298e:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	2200      	movs	r2, #0
 8002994:	66da      	str	r2, [r3, #108]	; 0x6c

  __HAL_UNLOCK(huart);
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	2280      	movs	r2, #128	; 0x80
 800299a:	2100      	movs	r1, #0
 800299c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800299e:	2300      	movs	r3, #0
}
 80029a0:	0018      	movs	r0, r3
 80029a2:	46bd      	mov	sp, r7
 80029a4:	b004      	add	sp, #16
 80029a6:	bd80      	pop	{r7, pc}
 80029a8:	01ffffff 	.word	0x01ffffff

080029ac <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80029ac:	b580      	push	{r7, lr}
 80029ae:	b094      	sub	sp, #80	; 0x50
 80029b0:	af00      	add	r7, sp, #0
 80029b2:	60f8      	str	r0, [r7, #12]
 80029b4:	60b9      	str	r1, [r7, #8]
 80029b6:	603b      	str	r3, [r7, #0]
 80029b8:	1dfb      	adds	r3, r7, #7
 80029ba:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80029bc:	e0a7      	b.n	8002b0e <UART_WaitOnFlagUntilTimeout+0x162>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80029be:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80029c0:	3301      	adds	r3, #1
 80029c2:	d100      	bne.n	80029c6 <UART_WaitOnFlagUntilTimeout+0x1a>
 80029c4:	e0a3      	b.n	8002b0e <UART_WaitOnFlagUntilTimeout+0x162>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80029c6:	f7fe f887 	bl	8000ad8 <HAL_GetTick>
 80029ca:	0002      	movs	r2, r0
 80029cc:	683b      	ldr	r3, [r7, #0]
 80029ce:	1ad3      	subs	r3, r2, r3
 80029d0:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80029d2:	429a      	cmp	r2, r3
 80029d4:	d302      	bcc.n	80029dc <UART_WaitOnFlagUntilTimeout+0x30>
 80029d6:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80029d8:	2b00      	cmp	r3, #0
 80029da:	d13f      	bne.n	8002a5c <UART_WaitOnFlagUntilTimeout+0xb0>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80029dc:	f3ef 8310 	mrs	r3, PRIMASK
 80029e0:	62bb      	str	r3, [r7, #40]	; 0x28
  return(result);
 80029e2:	6abb      	ldr	r3, [r7, #40]	; 0x28
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 80029e4:	647b      	str	r3, [r7, #68]	; 0x44
 80029e6:	2301      	movs	r3, #1
 80029e8:	62fb      	str	r3, [r7, #44]	; 0x2c
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80029ea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80029ec:	f383 8810 	msr	PRIMASK, r3
}
 80029f0:	46c0      	nop			; (mov r8, r8)
 80029f2:	68fb      	ldr	r3, [r7, #12]
 80029f4:	681b      	ldr	r3, [r3, #0]
 80029f6:	681a      	ldr	r2, [r3, #0]
 80029f8:	68fb      	ldr	r3, [r7, #12]
 80029fa:	681b      	ldr	r3, [r3, #0]
 80029fc:	494e      	ldr	r1, [pc, #312]	; (8002b38 <UART_WaitOnFlagUntilTimeout+0x18c>)
 80029fe:	400a      	ands	r2, r1
 8002a00:	601a      	str	r2, [r3, #0]
 8002a02:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002a04:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002a06:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002a08:	f383 8810 	msr	PRIMASK, r3
}
 8002a0c:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002a0e:	f3ef 8310 	mrs	r3, PRIMASK
 8002a12:	637b      	str	r3, [r7, #52]	; 0x34
  return(result);
 8002a14:	6b7b      	ldr	r3, [r7, #52]	; 0x34
                                                USART_CR1_TXEIE_TXFNFIE));
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002a16:	643b      	str	r3, [r7, #64]	; 0x40
 8002a18:	2301      	movs	r3, #1
 8002a1a:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002a1c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002a1e:	f383 8810 	msr	PRIMASK, r3
}
 8002a22:	46c0      	nop			; (mov r8, r8)
 8002a24:	68fb      	ldr	r3, [r7, #12]
 8002a26:	681b      	ldr	r3, [r3, #0]
 8002a28:	689a      	ldr	r2, [r3, #8]
 8002a2a:	68fb      	ldr	r3, [r7, #12]
 8002a2c:	681b      	ldr	r3, [r3, #0]
 8002a2e:	2101      	movs	r1, #1
 8002a30:	438a      	bics	r2, r1
 8002a32:	609a      	str	r2, [r3, #8]
 8002a34:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002a36:	63fb      	str	r3, [r7, #60]	; 0x3c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002a38:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002a3a:	f383 8810 	msr	PRIMASK, r3
}
 8002a3e:	46c0      	nop			; (mov r8, r8)

        huart->gState = HAL_UART_STATE_READY;
 8002a40:	68fb      	ldr	r3, [r7, #12]
 8002a42:	2284      	movs	r2, #132	; 0x84
 8002a44:	2120      	movs	r1, #32
 8002a46:	5099      	str	r1, [r3, r2]
        huart->RxState = HAL_UART_STATE_READY;
 8002a48:	68fb      	ldr	r3, [r7, #12]
 8002a4a:	2288      	movs	r2, #136	; 0x88
 8002a4c:	2120      	movs	r1, #32
 8002a4e:	5099      	str	r1, [r3, r2]

        __HAL_UNLOCK(huart);
 8002a50:	68fb      	ldr	r3, [r7, #12]
 8002a52:	2280      	movs	r2, #128	; 0x80
 8002a54:	2100      	movs	r1, #0
 8002a56:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8002a58:	2303      	movs	r3, #3
 8002a5a:	e069      	b.n	8002b30 <UART_WaitOnFlagUntilTimeout+0x184>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8002a5c:	68fb      	ldr	r3, [r7, #12]
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	2204      	movs	r2, #4
 8002a64:	4013      	ands	r3, r2
 8002a66:	d052      	beq.n	8002b0e <UART_WaitOnFlagUntilTimeout+0x162>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8002a68:	68fb      	ldr	r3, [r7, #12]
 8002a6a:	681b      	ldr	r3, [r3, #0]
 8002a6c:	69da      	ldr	r2, [r3, #28]
 8002a6e:	2380      	movs	r3, #128	; 0x80
 8002a70:	011b      	lsls	r3, r3, #4
 8002a72:	401a      	ands	r2, r3
 8002a74:	2380      	movs	r3, #128	; 0x80
 8002a76:	011b      	lsls	r3, r3, #4
 8002a78:	429a      	cmp	r2, r3
 8002a7a:	d148      	bne.n	8002b0e <UART_WaitOnFlagUntilTimeout+0x162>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8002a7c:	68fb      	ldr	r3, [r7, #12]
 8002a7e:	681b      	ldr	r3, [r3, #0]
 8002a80:	2280      	movs	r2, #128	; 0x80
 8002a82:	0112      	lsls	r2, r2, #4
 8002a84:	621a      	str	r2, [r3, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002a86:	f3ef 8310 	mrs	r3, PRIMASK
 8002a8a:	613b      	str	r3, [r7, #16]
  return(result);
 8002a8c:	693b      	ldr	r3, [r7, #16]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8002a8e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002a90:	2301      	movs	r3, #1
 8002a92:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002a94:	697b      	ldr	r3, [r7, #20]
 8002a96:	f383 8810 	msr	PRIMASK, r3
}
 8002a9a:	46c0      	nop			; (mov r8, r8)
 8002a9c:	68fb      	ldr	r3, [r7, #12]
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	681a      	ldr	r2, [r3, #0]
 8002aa2:	68fb      	ldr	r3, [r7, #12]
 8002aa4:	681b      	ldr	r3, [r3, #0]
 8002aa6:	4924      	ldr	r1, [pc, #144]	; (8002b38 <UART_WaitOnFlagUntilTimeout+0x18c>)
 8002aa8:	400a      	ands	r2, r1
 8002aaa:	601a      	str	r2, [r3, #0]
 8002aac:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002aae:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002ab0:	69bb      	ldr	r3, [r7, #24]
 8002ab2:	f383 8810 	msr	PRIMASK, r3
}
 8002ab6:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002ab8:	f3ef 8310 	mrs	r3, PRIMASK
 8002abc:	61fb      	str	r3, [r7, #28]
  return(result);
 8002abe:	69fb      	ldr	r3, [r7, #28]
                                                  USART_CR1_TXEIE_TXFNFIE));
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002ac0:	64bb      	str	r3, [r7, #72]	; 0x48
 8002ac2:	2301      	movs	r3, #1
 8002ac4:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002ac6:	6a3b      	ldr	r3, [r7, #32]
 8002ac8:	f383 8810 	msr	PRIMASK, r3
}
 8002acc:	46c0      	nop			; (mov r8, r8)
 8002ace:	68fb      	ldr	r3, [r7, #12]
 8002ad0:	681b      	ldr	r3, [r3, #0]
 8002ad2:	689a      	ldr	r2, [r3, #8]
 8002ad4:	68fb      	ldr	r3, [r7, #12]
 8002ad6:	681b      	ldr	r3, [r3, #0]
 8002ad8:	2101      	movs	r1, #1
 8002ada:	438a      	bics	r2, r1
 8002adc:	609a      	str	r2, [r3, #8]
 8002ade:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002ae0:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002ae2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ae4:	f383 8810 	msr	PRIMASK, r3
}
 8002ae8:	46c0      	nop			; (mov r8, r8)

          huart->gState = HAL_UART_STATE_READY;
 8002aea:	68fb      	ldr	r3, [r7, #12]
 8002aec:	2284      	movs	r2, #132	; 0x84
 8002aee:	2120      	movs	r1, #32
 8002af0:	5099      	str	r1, [r3, r2]
          huart->RxState = HAL_UART_STATE_READY;
 8002af2:	68fb      	ldr	r3, [r7, #12]
 8002af4:	2288      	movs	r2, #136	; 0x88
 8002af6:	2120      	movs	r1, #32
 8002af8:	5099      	str	r1, [r3, r2]
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8002afa:	68fb      	ldr	r3, [r7, #12]
 8002afc:	228c      	movs	r2, #140	; 0x8c
 8002afe:	2120      	movs	r1, #32
 8002b00:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8002b02:	68fb      	ldr	r3, [r7, #12]
 8002b04:	2280      	movs	r2, #128	; 0x80
 8002b06:	2100      	movs	r1, #0
 8002b08:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8002b0a:	2303      	movs	r3, #3
 8002b0c:	e010      	b.n	8002b30 <UART_WaitOnFlagUntilTimeout+0x184>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002b0e:	68fb      	ldr	r3, [r7, #12]
 8002b10:	681b      	ldr	r3, [r3, #0]
 8002b12:	69db      	ldr	r3, [r3, #28]
 8002b14:	68ba      	ldr	r2, [r7, #8]
 8002b16:	4013      	ands	r3, r2
 8002b18:	68ba      	ldr	r2, [r7, #8]
 8002b1a:	1ad3      	subs	r3, r2, r3
 8002b1c:	425a      	negs	r2, r3
 8002b1e:	4153      	adcs	r3, r2
 8002b20:	b2db      	uxtb	r3, r3
 8002b22:	001a      	movs	r2, r3
 8002b24:	1dfb      	adds	r3, r7, #7
 8002b26:	781b      	ldrb	r3, [r3, #0]
 8002b28:	429a      	cmp	r2, r3
 8002b2a:	d100      	bne.n	8002b2e <UART_WaitOnFlagUntilTimeout+0x182>
 8002b2c:	e747      	b.n	80029be <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002b2e:	2300      	movs	r3, #0
}
 8002b30:	0018      	movs	r0, r3
 8002b32:	46bd      	mov	sp, r7
 8002b34:	b014      	add	sp, #80	; 0x50
 8002b36:	bd80      	pop	{r7, pc}
 8002b38:	fffffe5f 	.word	0xfffffe5f

08002b3c <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8002b3c:	b580      	push	{r7, lr}
 8002b3e:	b084      	sub	sp, #16
 8002b40:	af00      	add	r7, sp, #0
 8002b42:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	2280      	movs	r2, #128	; 0x80
 8002b48:	5c9b      	ldrb	r3, [r3, r2]
 8002b4a:	2b01      	cmp	r3, #1
 8002b4c:	d101      	bne.n	8002b52 <HAL_UARTEx_DisableFifoMode+0x16>
 8002b4e:	2302      	movs	r3, #2
 8002b50:	e027      	b.n	8002ba2 <HAL_UARTEx_DisableFifoMode+0x66>
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	2280      	movs	r2, #128	; 0x80
 8002b56:	2101      	movs	r1, #1
 8002b58:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	2284      	movs	r2, #132	; 0x84
 8002b5e:	2124      	movs	r1, #36	; 0x24
 8002b60:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	681b      	ldr	r3, [r3, #0]
 8002b6e:	681a      	ldr	r2, [r3, #0]
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	681b      	ldr	r3, [r3, #0]
 8002b74:	2101      	movs	r1, #1
 8002b76:	438a      	bics	r2, r1
 8002b78:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8002b7a:	68fb      	ldr	r3, [r7, #12]
 8002b7c:	4a0b      	ldr	r2, [pc, #44]	; (8002bac <HAL_UARTEx_DisableFifoMode+0x70>)
 8002b7e:	4013      	ands	r3, r2
 8002b80:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	2200      	movs	r2, #0
 8002b86:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	681b      	ldr	r3, [r3, #0]
 8002b8c:	68fa      	ldr	r2, [r7, #12]
 8002b8e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	2284      	movs	r2, #132	; 0x84
 8002b94:	2120      	movs	r1, #32
 8002b96:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	2280      	movs	r2, #128	; 0x80
 8002b9c:	2100      	movs	r1, #0
 8002b9e:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002ba0:	2300      	movs	r3, #0
}
 8002ba2:	0018      	movs	r0, r3
 8002ba4:	46bd      	mov	sp, r7
 8002ba6:	b004      	add	sp, #16
 8002ba8:	bd80      	pop	{r7, pc}
 8002baa:	46c0      	nop			; (mov r8, r8)
 8002bac:	dfffffff 	.word	0xdfffffff

08002bb0 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8002bb0:	b580      	push	{r7, lr}
 8002bb2:	b084      	sub	sp, #16
 8002bb4:	af00      	add	r7, sp, #0
 8002bb6:	6078      	str	r0, [r7, #4]
 8002bb8:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	2280      	movs	r2, #128	; 0x80
 8002bbe:	5c9b      	ldrb	r3, [r3, r2]
 8002bc0:	2b01      	cmp	r3, #1
 8002bc2:	d101      	bne.n	8002bc8 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8002bc4:	2302      	movs	r3, #2
 8002bc6:	e02e      	b.n	8002c26 <HAL_UARTEx_SetTxFifoThreshold+0x76>
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	2280      	movs	r2, #128	; 0x80
 8002bcc:	2101      	movs	r1, #1
 8002bce:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	2284      	movs	r2, #132	; 0x84
 8002bd4:	2124      	movs	r1, #36	; 0x24
 8002bd6:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	681b      	ldr	r3, [r3, #0]
 8002bde:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	681b      	ldr	r3, [r3, #0]
 8002be4:	681a      	ldr	r2, [r3, #0]
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	681b      	ldr	r3, [r3, #0]
 8002bea:	2101      	movs	r1, #1
 8002bec:	438a      	bics	r2, r1
 8002bee:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	681b      	ldr	r3, [r3, #0]
 8002bf4:	689b      	ldr	r3, [r3, #8]
 8002bf6:	00db      	lsls	r3, r3, #3
 8002bf8:	08d9      	lsrs	r1, r3, #3
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	683a      	ldr	r2, [r7, #0]
 8002c00:	430a      	orrs	r2, r1
 8002c02:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	0018      	movs	r0, r3
 8002c08:	f000 f854 	bl	8002cb4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	68fa      	ldr	r2, [r7, #12]
 8002c12:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	2284      	movs	r2, #132	; 0x84
 8002c18:	2120      	movs	r1, #32
 8002c1a:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	2280      	movs	r2, #128	; 0x80
 8002c20:	2100      	movs	r1, #0
 8002c22:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002c24:	2300      	movs	r3, #0
}
 8002c26:	0018      	movs	r0, r3
 8002c28:	46bd      	mov	sp, r7
 8002c2a:	b004      	add	sp, #16
 8002c2c:	bd80      	pop	{r7, pc}
	...

08002c30 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8002c30:	b580      	push	{r7, lr}
 8002c32:	b084      	sub	sp, #16
 8002c34:	af00      	add	r7, sp, #0
 8002c36:	6078      	str	r0, [r7, #4]
 8002c38:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	2280      	movs	r2, #128	; 0x80
 8002c3e:	5c9b      	ldrb	r3, [r3, r2]
 8002c40:	2b01      	cmp	r3, #1
 8002c42:	d101      	bne.n	8002c48 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8002c44:	2302      	movs	r3, #2
 8002c46:	e02f      	b.n	8002ca8 <HAL_UARTEx_SetRxFifoThreshold+0x78>
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	2280      	movs	r2, #128	; 0x80
 8002c4c:	2101      	movs	r1, #1
 8002c4e:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	2284      	movs	r2, #132	; 0x84
 8002c54:	2124      	movs	r1, #36	; 0x24
 8002c56:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	681b      	ldr	r3, [r3, #0]
 8002c5c:	681b      	ldr	r3, [r3, #0]
 8002c5e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	681a      	ldr	r2, [r3, #0]
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	681b      	ldr	r3, [r3, #0]
 8002c6a:	2101      	movs	r1, #1
 8002c6c:	438a      	bics	r2, r1
 8002c6e:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	689b      	ldr	r3, [r3, #8]
 8002c76:	4a0e      	ldr	r2, [pc, #56]	; (8002cb0 <HAL_UARTEx_SetRxFifoThreshold+0x80>)
 8002c78:	4013      	ands	r3, r2
 8002c7a:	0019      	movs	r1, r3
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	681b      	ldr	r3, [r3, #0]
 8002c80:	683a      	ldr	r2, [r7, #0]
 8002c82:	430a      	orrs	r2, r1
 8002c84:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	0018      	movs	r0, r3
 8002c8a:	f000 f813 	bl	8002cb4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	681b      	ldr	r3, [r3, #0]
 8002c92:	68fa      	ldr	r2, [r7, #12]
 8002c94:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	2284      	movs	r2, #132	; 0x84
 8002c9a:	2120      	movs	r1, #32
 8002c9c:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	2280      	movs	r2, #128	; 0x80
 8002ca2:	2100      	movs	r1, #0
 8002ca4:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002ca6:	2300      	movs	r3, #0
}
 8002ca8:	0018      	movs	r0, r3
 8002caa:	46bd      	mov	sp, r7
 8002cac:	b004      	add	sp, #16
 8002cae:	bd80      	pop	{r7, pc}
 8002cb0:	f1ffffff 	.word	0xf1ffffff

08002cb4 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8002cb4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002cb6:	b085      	sub	sp, #20
 8002cb8:	af00      	add	r7, sp, #0
 8002cba:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002cc0:	2b00      	cmp	r3, #0
 8002cc2:	d108      	bne.n	8002cd6 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	226a      	movs	r2, #106	; 0x6a
 8002cc8:	2101      	movs	r1, #1
 8002cca:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = 1U;
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	2268      	movs	r2, #104	; 0x68
 8002cd0:	2101      	movs	r1, #1
 8002cd2:	5299      	strh	r1, [r3, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8002cd4:	e043      	b.n	8002d5e <UARTEx_SetNbDataToProcess+0xaa>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8002cd6:	260f      	movs	r6, #15
 8002cd8:	19bb      	adds	r3, r7, r6
 8002cda:	2208      	movs	r2, #8
 8002cdc:	701a      	strb	r2, [r3, #0]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8002cde:	200e      	movs	r0, #14
 8002ce0:	183b      	adds	r3, r7, r0
 8002ce2:	2208      	movs	r2, #8
 8002ce4:	701a      	strb	r2, [r3, #0]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	689b      	ldr	r3, [r3, #8]
 8002cec:	0e5b      	lsrs	r3, r3, #25
 8002cee:	b2da      	uxtb	r2, r3
 8002cf0:	240d      	movs	r4, #13
 8002cf2:	193b      	adds	r3, r7, r4
 8002cf4:	2107      	movs	r1, #7
 8002cf6:	400a      	ands	r2, r1
 8002cf8:	701a      	strb	r2, [r3, #0]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	681b      	ldr	r3, [r3, #0]
 8002cfe:	689b      	ldr	r3, [r3, #8]
 8002d00:	0f5b      	lsrs	r3, r3, #29
 8002d02:	b2da      	uxtb	r2, r3
 8002d04:	250c      	movs	r5, #12
 8002d06:	197b      	adds	r3, r7, r5
 8002d08:	2107      	movs	r1, #7
 8002d0a:	400a      	ands	r2, r1
 8002d0c:	701a      	strb	r2, [r3, #0]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8002d0e:	183b      	adds	r3, r7, r0
 8002d10:	781b      	ldrb	r3, [r3, #0]
 8002d12:	197a      	adds	r2, r7, r5
 8002d14:	7812      	ldrb	r2, [r2, #0]
 8002d16:	4914      	ldr	r1, [pc, #80]	; (8002d68 <UARTEx_SetNbDataToProcess+0xb4>)
 8002d18:	5c8a      	ldrb	r2, [r1, r2]
 8002d1a:	435a      	muls	r2, r3
 8002d1c:	0010      	movs	r0, r2
                               (uint16_t)denominator[tx_fifo_threshold];
 8002d1e:	197b      	adds	r3, r7, r5
 8002d20:	781b      	ldrb	r3, [r3, #0]
 8002d22:	4a12      	ldr	r2, [pc, #72]	; (8002d6c <UARTEx_SetNbDataToProcess+0xb8>)
 8002d24:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8002d26:	0019      	movs	r1, r3
 8002d28:	f7fd fa76 	bl	8000218 <__divsi3>
 8002d2c:	0003      	movs	r3, r0
 8002d2e:	b299      	uxth	r1, r3
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	226a      	movs	r2, #106	; 0x6a
 8002d34:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8002d36:	19bb      	adds	r3, r7, r6
 8002d38:	781b      	ldrb	r3, [r3, #0]
 8002d3a:	193a      	adds	r2, r7, r4
 8002d3c:	7812      	ldrb	r2, [r2, #0]
 8002d3e:	490a      	ldr	r1, [pc, #40]	; (8002d68 <UARTEx_SetNbDataToProcess+0xb4>)
 8002d40:	5c8a      	ldrb	r2, [r1, r2]
 8002d42:	435a      	muls	r2, r3
 8002d44:	0010      	movs	r0, r2
                               (uint16_t)denominator[rx_fifo_threshold];
 8002d46:	193b      	adds	r3, r7, r4
 8002d48:	781b      	ldrb	r3, [r3, #0]
 8002d4a:	4a08      	ldr	r2, [pc, #32]	; (8002d6c <UARTEx_SetNbDataToProcess+0xb8>)
 8002d4c:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8002d4e:	0019      	movs	r1, r3
 8002d50:	f7fd fa62 	bl	8000218 <__divsi3>
 8002d54:	0003      	movs	r3, r0
 8002d56:	b299      	uxth	r1, r3
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	2268      	movs	r2, #104	; 0x68
 8002d5c:	5299      	strh	r1, [r3, r2]
}
 8002d5e:	46c0      	nop			; (mov r8, r8)
 8002d60:	46bd      	mov	sp, r7
 8002d62:	b005      	add	sp, #20
 8002d64:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002d66:	46c0      	nop			; (mov r8, r8)
 8002d68:	08002e58 	.word	0x08002e58
 8002d6c:	08002e60 	.word	0x08002e60

08002d70 <__libc_init_array>:
 8002d70:	b570      	push	{r4, r5, r6, lr}
 8002d72:	2600      	movs	r6, #0
 8002d74:	4d0c      	ldr	r5, [pc, #48]	; (8002da8 <__libc_init_array+0x38>)
 8002d76:	4c0d      	ldr	r4, [pc, #52]	; (8002dac <__libc_init_array+0x3c>)
 8002d78:	1b64      	subs	r4, r4, r5
 8002d7a:	10a4      	asrs	r4, r4, #2
 8002d7c:	42a6      	cmp	r6, r4
 8002d7e:	d109      	bne.n	8002d94 <__libc_init_array+0x24>
 8002d80:	2600      	movs	r6, #0
 8002d82:	f000 f821 	bl	8002dc8 <_init>
 8002d86:	4d0a      	ldr	r5, [pc, #40]	; (8002db0 <__libc_init_array+0x40>)
 8002d88:	4c0a      	ldr	r4, [pc, #40]	; (8002db4 <__libc_init_array+0x44>)
 8002d8a:	1b64      	subs	r4, r4, r5
 8002d8c:	10a4      	asrs	r4, r4, #2
 8002d8e:	42a6      	cmp	r6, r4
 8002d90:	d105      	bne.n	8002d9e <__libc_init_array+0x2e>
 8002d92:	bd70      	pop	{r4, r5, r6, pc}
 8002d94:	00b3      	lsls	r3, r6, #2
 8002d96:	58eb      	ldr	r3, [r5, r3]
 8002d98:	4798      	blx	r3
 8002d9a:	3601      	adds	r6, #1
 8002d9c:	e7ee      	b.n	8002d7c <__libc_init_array+0xc>
 8002d9e:	00b3      	lsls	r3, r6, #2
 8002da0:	58eb      	ldr	r3, [r5, r3]
 8002da2:	4798      	blx	r3
 8002da4:	3601      	adds	r6, #1
 8002da6:	e7f2      	b.n	8002d8e <__libc_init_array+0x1e>
 8002da8:	08002e70 	.word	0x08002e70
 8002dac:	08002e70 	.word	0x08002e70
 8002db0:	08002e70 	.word	0x08002e70
 8002db4:	08002e74 	.word	0x08002e74

08002db8 <memset>:
 8002db8:	0003      	movs	r3, r0
 8002dba:	1882      	adds	r2, r0, r2
 8002dbc:	4293      	cmp	r3, r2
 8002dbe:	d100      	bne.n	8002dc2 <memset+0xa>
 8002dc0:	4770      	bx	lr
 8002dc2:	7019      	strb	r1, [r3, #0]
 8002dc4:	3301      	adds	r3, #1
 8002dc6:	e7f9      	b.n	8002dbc <memset+0x4>

08002dc8 <_init>:
 8002dc8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002dca:	46c0      	nop			; (mov r8, r8)
 8002dcc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002dce:	bc08      	pop	{r3}
 8002dd0:	469e      	mov	lr, r3
 8002dd2:	4770      	bx	lr

08002dd4 <_fini>:
 8002dd4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002dd6:	46c0      	nop			; (mov r8, r8)
 8002dd8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002dda:	bc08      	pop	{r3}
 8002ddc:	469e      	mov	lr, r3
 8002dde:	4770      	bx	lr
