Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.1 (win64) Build 1846317 Fri Apr 14 18:55:03 MDT 2017
| Date         : Wed Jan  3 23:52:56 2018
| Host         : LAPTOP-QH5RPP8J running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file MIPS_CPU_control_sets_placed.rpt
| Design       : MIPS_CPU
| Device       : xc7a100t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    44 |
| Unused register locations in slices containing registers |   120 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             396 |          155 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             289 |          142 |
| Yes          | No                    | No                     |              16 |            8 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             747 |          340 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+------------------------------------------+------------------------------------------+------------------------------------------------+------------------+----------------+
|               Clock Signal               |               Enable Signal              |                Set/Reset Signal                | Slice Load Count | Bel Load Count |
+------------------------------------------+------------------------------------------+------------------------------------------------+------------------+----------------+
|  MEM_CONTROLL_0/ce_to_serial             |                                          |                                                |                1 |              1 |
|  MEM_CONTROLL_0/inst_pause_o_reg_i_2_n_8 |                                          | touch_btn_IBUF_BUFG[5]                         |                1 |              1 |
|  MEM_CONTROLL_0/mem_pause_o_reg_i_2_n_8  |                                          | touch_btn_IBUF_BUFG[5]                         |                1 |              1 |
|  clk_array_reg__0_BUFG[3]                |                                          | touch_btn_IBUF_BUFG[5]                         |                1 |              1 |
|  clk_uart_IBUF_BUFG                      | SERIAL_RECEIVER/tickgen/OversamplingTick |                                                |                1 |              1 |
|  MEM_CONTROLL_0/state_reg[1]_i_2_n_8     |                                          |                                                |                1 |              2 |
|  MEM_CONTROLL_0/inst_o_reg[1]_0[0]       |                                          |                                                |                1 |              2 |
|  clk_array_reg__0_BUFG[3]                |                                          |                                                |                2 |              2 |
|  clk_uart_IBUF_BUFG                      | SERIAL_RECEIVER/tickgen/E[0]             |                                                |                2 |              4 |
|  clk_IBUF_BUFG                           |                                          |                                                |                1 |              4 |
|  clk_uart_IBUF_BUFG                      | SERIAL_TRANSMITTER/__0/i__n_8            |                                                |                3 |              4 |
|  clk_uart_IBUF_BUFG                      | SERIAL_TRANSMITTER/tickgen/E[0]          |                                                |                2 |              7 |
|  MEM_CONTROLL_0/TxD_shift_reg[7]_1[0]    |                                          | touch_btn_IBUF_BUFG[5]                         |                2 |              8 |
|  MEM_CONTROLL_0/TxD_shift_reg[7]_2[0]    |                                          |                                                |                3 |              8 |
|  clk_uart_IBUF_BUFG                      |                                          | SERIAL_TRANSMITTER/__1/i__n_8                  |                5 |             16 |
|  MEM_CONTROLL_0/ram1_addr_o[0]_0[0]      |                                          |                                                |                6 |             20 |
|  MEM_CONTROLL_0/ram2_addr_o[0][0]        |                                          |                                                |                6 |             20 |
|  MEM_CONTROLL_0/ram1_addr_o[0][0]        |                                          |                                                |                7 |             20 |
|  clk_uart_IBUF_BUFG                      |                                          |                                                |                9 |             25 |
|  MEM_CONTROLL_0/data_o_reg[31]_i_2_n_8   |                                          | MEM_CONTROLL_0/data_o_reg[31]_i_3__0_n_8       |               20 |             32 |
|  MEM_CONTROLL_0/inst_o_reg[0]_0[0]       |                                          |                                                |               15 |             32 |
|  MEM_CONTROLL_0/inst_o_reg[0]_1[0]       |                                          |                                                |               12 |             32 |
|  MEM_CONTROLL_0/inst_o_reg[31][0]        |                                          |                                                |               13 |             32 |
|  MEM_CONTROLL_0/inst_o_reg[31]_0[0]      |                                          |                                                |               11 |             32 |
|  clk_array_reg__0_BUFG[3]                | ID_to_EX_0/pc_o_reg[31][0]               | PC_0/p_0_in                                    |               11 |             32 |
|  IF_to_ID_0/link_addr_o_reg[0][0]        |                                          | touch_btn_IBUF_BUFG[5]                         |               10 |             32 |
|  IF_to_ID_0/extended_offset_o_reg[0][0]  |                                          |                                                |               16 |             32 |
|  MEM_CONTROLL_0/inst_o_reg[31]_1[0]      |                                          |                                                |               15 |             32 |
|  n_2_2675_BUFG                           |                                          | touch_btn_IBUF_BUFG[5]                         |               12 |             32 |
|  clk_array_reg__0_BUFG[3]                | EX_to_MEM_0/epc_o_reg[0]                 | touch_btn_IBUF_BUFG[5]                         |               11 |             32 |
|  n_5_3289_BUFG                           |                                          | touch_btn_IBUF_BUFG[5]                         |               11 |             32 |
|  n_6_2421_BUFG                           |                                          | touch_btn_IBUF_BUFG[5]                         |               17 |             32 |
|  n_7_2850_BUFG                           |                                          | touch_btn_IBUF_BUFG[5]                         |               24 |             32 |
|  n_4_2419_BUFG                           |                                          | touch_btn_IBUF_BUFG[5]                         |               19 |             32 |
|  n_1_2606_BUFG                           |                                          |                                                |               11 |             33 |
|  n_3_2599_BUFG                           |                                          |                                                |               13 |             33 |
| ~touch_btn_IBUF_BUFG[5]                  |                                          |                                                |               12 |             34 |
|  n_0_2418_BUFG                           |                                          | MEM_CONTROLL_0/ce_o_reg_i_2_n_8                |               19 |             38 |
|  clk_array_reg__0_BUFG[3]                | ID_to_EX_0/E[0]                          | EX_to_MEM_0/SR[0]                              |               31 |             64 |
|  clk_array_reg__0_BUFG[3]                | MEM_to_WB_0/hilo_en_to_hilo              | touch_btn_IBUF_BUFG[5]                         |               34 |             64 |
|  clk_array_reg__0_BUFG[3]                | MEM_to_WB_0/p_0_in2_out                  |                                                |               12 |             96 |
|  clk_array_reg__0_BUFG[3]                | EX_to_MEM_0/E[0]                         | EX_to_MEM_0/wb_cp0_reg_data_o_reg[0]_0         |               78 |            136 |
|  clk_array_reg__0_BUFG[3]                | ID_to_EX_0/E[0]                          | EX_to_MEM_0/current_inst_address_o_reg[0]_0[0] |               70 |            178 |
|  clk_array_reg__0_BUFG[3]                | EX_to_MEM_0/p_0_in                       | EX_to_MEM_0/reg_wt_en_o_i_1__0_n_8             |              105 |            241 |
+------------------------------------------+------------------------------------------+------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     5 |
| 2      |                     3 |
| 4      |                     3 |
| 7      |                     1 |
| 8      |                     2 |
| 16+    |                    30 |
+--------+-----------------------+


