<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="../../ssee_convol_p1.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="BCD_A_Bin.vhf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="Bin_A_BCD.vhf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="Comp_Num_Letra.vhf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="Conversor_BCD_Bin.vhf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="Conversor_Bin_BCD_3cifras.vhf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="Mux_Ent_Sal_7seg_4cifras.vhf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="bCalcConv.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="bCalcConv.vhf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="bCalcConv_drc.vhf"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="bCalcSignoMag.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="bCalcSignoMag.vhf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="bCalcSignoMag_drc.vhf"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="bCalcX_i.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="bCalcX_i.vhf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="bCalcX_i_drc.vhf"/>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="bloque_convol.vhf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="bloque_convol_bloque_convol_sch_tb.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="bloque_convol_bloque_convol_sch_tb.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="bloque_convol_bloque_convol_sch_tb.xst"/>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="bloque_convol_drc.vhf"/>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="codif_tecla.vhf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="cont_anillo_ce.vhf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="convol_top_rl_2022.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="convol_top_rl_2022.cmd_log"/>
    <file xil_pn:fileType="FILE_JHD" xil_pn:name="convol_top_rl_2022.jhd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="convol_top_rl_2022.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="convol_top_rl_2022.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="convol_top_rl_2022.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="convol_top_rl_2022.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="convol_top_rl_2022.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="convol_top_rl_2022.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="convol_top_rl_2022.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="convol_top_rl_2022.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="convol_top_rl_2022.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="convol_top_rl_2022.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="convol_top_rl_2022.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="convol_top_rl_2022.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="convol_top_rl_2022.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="convol_top_rl_2022.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="convol_top_rl_2022.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="convol_top_rl_2022.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="convol_top_rl_2022.vhf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="convol_top_rl_2022.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="convol_top_rl_2022.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="convol_top_rl_2022_beh.prj"/>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="convol_top_rl_2022_drc.vhf"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="convol_top_rl_2022_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="convol_top_rl_2022_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="convol_top_rl_2022_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="convol_top_rl_2022_isim_beh.wdb"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="convol_top_rl_2022_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="convol_top_rl_2022_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="convol_top_rl_2022_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="convol_top_rl_2022_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="convol_top_rl_2022_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="convol_top_rl_2022_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="convol_top_rl_2022_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="convol_top_rl_2022_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="convol_top_rl_2022_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="convol_top_rl_2022_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="convol_top_rl_2022_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="convol_top_rl_2022_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="convol_top_rl_2022_xst.xrpt"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="dcm_100m_5m.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="detector.vhf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="displays_7seg_nexys3_RemLab.vhf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="fsm_convol.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="fsm_convol.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="fsm_convol.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="fsm_convol.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="fsm_convol.vhi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="fsm_convol.xst"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_ASY" xil_pn:name="ipcore_dir/cont_16bits.asy" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="ipcore_dir/cont_16bits.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VHO" xil_pn:name="ipcore_dir/cont_16bits.vho" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_ASY" xil_pn:name="ipcore_dir/cont_3b.asy" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="ipcore_dir/cont_3b.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VHO" xil_pn:name="ipcore_dir/cont_3b.vho" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="ipcore_dir/coregen.log"/>
    <file xil_pn:fileType="FILE_ASY" xil_pn:name="ipcore_dir/dcm_100m_5m.asy" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VHO" xil_pn:name="ipcore_dir/dcm_100m_5m.vho" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="nivel_a_pulso.vhf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="reg_desp_4_cifras.vhf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="regdesp8b.vhf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="sinc_entrada.vhf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="sincroniza.vhf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="teclado_4x4.vhf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="teclado_hexa_completo.vhf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1730406108" xil_pn:name="TRANEXT_compLibraries_FPGA" xil_pn:start_ts="1730406108">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1730397644" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1730397644">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1730397644" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1730397644">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Remote_Lab.vhd"/>
      <outfile xil_pn:name="bCalcConvFSM.vhd"/>
      <outfile xil_pn:name="bcd_7seg_neg.vhd"/>
      <outfile xil_pn:name="control_bcd_bin.vhd"/>
      <outfile xil_pn:name="control_bin_bcd.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1730397644" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:start_ts="1730397644">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1730406254" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:start_ts="1730406241">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="BCD_A_Bin.vhf"/>
      <outfile xil_pn:name="Bin_A_BCD.vhf"/>
      <outfile xil_pn:name="Comp_Num_Letra.vhf"/>
      <outfile xil_pn:name="Conversor_BCD_Bin.vhf"/>
      <outfile xil_pn:name="Conversor_Bin_BCD_3cifras.vhf"/>
      <outfile xil_pn:name="Mux_Ent_Sal_7seg_4cifras.vhf"/>
      <outfile xil_pn:name="bCalcConv.vhf"/>
      <outfile xil_pn:name="bCalcSignoMag.vhf"/>
      <outfile xil_pn:name="bCalcX_i.vhf"/>
      <outfile xil_pn:name="bloque_convol.vhf"/>
      <outfile xil_pn:name="codif_tecla.vhf"/>
      <outfile xil_pn:name="cont_anillo_ce.vhf"/>
      <outfile xil_pn:name="convol_top_rl_2022.vhf"/>
      <outfile xil_pn:name="detector.vhf"/>
      <outfile xil_pn:name="displays_7seg_nexys3_RemLab.vhf"/>
      <outfile xil_pn:name="nivel_a_pulso.vhf"/>
      <outfile xil_pn:name="reg_desp_4_cifras.vhf"/>
      <outfile xil_pn:name="regdesp8b.vhf"/>
      <outfile xil_pn:name="sinc_entrada.vhf"/>
      <outfile xil_pn:name="sincroniza.vhf"/>
      <outfile xil_pn:name="teclado_4x4.vhf"/>
      <outfile xil_pn:name="teclado_hexa_completo.vhf"/>
    </transform>
    <transform xil_pn:end_ts="1730406254" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:start_ts="1730406254">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/bIpMemory.ngc"/>
      <outfile xil_pn:name="ipcore_dir/bIpMemory.vhd"/>
      <outfile xil_pn:name="ipcore_dir/bIpMultiplier.ngc"/>
      <outfile xil_pn:name="ipcore_dir/bIpMultiplier.vhd"/>
      <outfile xil_pn:name="ipcore_dir/bIpSumador.ngc"/>
      <outfile xil_pn:name="ipcore_dir/bIpSumador.vhd"/>
      <outfile xil_pn:name="ipcore_dir/biPAccumlator.ngc"/>
      <outfile xil_pn:name="ipcore_dir/biPAccumlator.vhd"/>
      <outfile xil_pn:name="ipcore_dir/cont_16bits.ngc"/>
      <outfile xil_pn:name="ipcore_dir/cont_16bits.vhd"/>
      <outfile xil_pn:name="ipcore_dir/cont_3b.ngc"/>
      <outfile xil_pn:name="ipcore_dir/cont_3b.vhd"/>
      <outfile xil_pn:name="ipcore_dir/dcm_100m_5m.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1730406254" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1730406254">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="BCD_A_Bin.vhf"/>
      <outfile xil_pn:name="Bin_A_BCD.vhf"/>
      <outfile xil_pn:name="Comp_Num_Letra.vhf"/>
      <outfile xil_pn:name="Conversor_BCD_Bin.vhf"/>
      <outfile xil_pn:name="Conversor_Bin_BCD_3cifras.vhf"/>
      <outfile xil_pn:name="Mux_Ent_Sal_7seg_4cifras.vhf"/>
      <outfile xil_pn:name="Remote_Lab.vhd"/>
      <outfile xil_pn:name="bCalcConv.vhf"/>
      <outfile xil_pn:name="bCalcConvFSM.vhd"/>
      <outfile xil_pn:name="bCalcSignoMag.vhf"/>
      <outfile xil_pn:name="bCalcX_i.vhf"/>
      <outfile xil_pn:name="bcd_7seg_neg.vhd"/>
      <outfile xil_pn:name="bloque_convol.vhf"/>
      <outfile xil_pn:name="codif_tecla.vhf"/>
      <outfile xil_pn:name="cont_anillo_ce.vhf"/>
      <outfile xil_pn:name="control_bcd_bin.vhd"/>
      <outfile xil_pn:name="control_bin_bcd.vhd"/>
      <outfile xil_pn:name="convol_top_rl_2022.vhf"/>
      <outfile xil_pn:name="detector.vhf"/>
      <outfile xil_pn:name="displays_7seg_nexys3_RemLab.vhf"/>
      <outfile xil_pn:name="ipcore_dir/bIpMemory.vhd"/>
      <outfile xil_pn:name="ipcore_dir/bIpMultiplier.vhd"/>
      <outfile xil_pn:name="ipcore_dir/bIpSumador.vhd"/>
      <outfile xil_pn:name="ipcore_dir/biPAccumlator.vhd"/>
      <outfile xil_pn:name="ipcore_dir/cont_16bits.vhd"/>
      <outfile xil_pn:name="ipcore_dir/cont_3b.vhd"/>
      <outfile xil_pn:name="ipcore_dir/dcm_100m_5m.vhd"/>
      <outfile xil_pn:name="nivel_a_pulso.vhf"/>
      <outfile xil_pn:name="reg_desp_4_cifras.vhf"/>
      <outfile xil_pn:name="regdesp8b.vhf"/>
      <outfile xil_pn:name="sinc_entrada.vhf"/>
      <outfile xil_pn:name="sincroniza.vhf"/>
      <outfile xil_pn:name="teclado_4x4.vhf"/>
      <outfile xil_pn:name="teclado_hexa_completo.vhf"/>
    </transform>
    <transform xil_pn:end_ts="1730406266" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:start_ts="1730406254">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="convol_top_rl_2022_beh.prj"/>
      <outfile xil_pn:name="convol_top_rl_2022_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1730406885" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:start_ts="1730406885">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="convol_top_rl_2022_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1730395563" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1730395563">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1730397587" xil_pn:name="TRAN_schematicsToHdl" xil_pn:start_ts="1730397580">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="BCD_A_Bin.vhf"/>
      <outfile xil_pn:name="Bin_A_BCD.vhf"/>
      <outfile xil_pn:name="Comp_Num_Letra.vhf"/>
      <outfile xil_pn:name="Conversor_BCD_Bin.vhf"/>
      <outfile xil_pn:name="Conversor_Bin_BCD_3cifras.vhf"/>
      <outfile xil_pn:name="Mux_Ent_Sal_7seg_4cifras.vhf"/>
      <outfile xil_pn:name="bCalcConv.vhf"/>
      <outfile xil_pn:name="bCalcSignoMag.vhf"/>
      <outfile xil_pn:name="bCalcX_i.vhf"/>
      <outfile xil_pn:name="bloque_convol.vhf"/>
      <outfile xil_pn:name="codif_tecla.vhf"/>
      <outfile xil_pn:name="cont_anillo_ce.vhf"/>
      <outfile xil_pn:name="convol_top_rl_2022.vhf"/>
      <outfile xil_pn:name="detector.vhf"/>
      <outfile xil_pn:name="displays_7seg_nexys3_RemLab.vhf"/>
      <outfile xil_pn:name="nivel_a_pulso.vhf"/>
      <outfile xil_pn:name="reg_desp_4_cifras.vhf"/>
      <outfile xil_pn:name="regdesp8b.vhf"/>
      <outfile xil_pn:name="sinc_entrada.vhf"/>
      <outfile xil_pn:name="sincroniza.vhf"/>
      <outfile xil_pn:name="teclado_4x4.vhf"/>
      <outfile xil_pn:name="teclado_hexa_completo.vhf"/>
    </transform>
    <transform xil_pn:end_ts="1730395572" xil_pn:name="TRAN_regenerateCores" xil_pn:start_ts="1730395572">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="ipcore_dir/bIpMemory.ngc"/>
      <outfile xil_pn:name="ipcore_dir/bIpMemory.vhd"/>
      <outfile xil_pn:name="ipcore_dir/bIpMultiplier.ngc"/>
      <outfile xil_pn:name="ipcore_dir/bIpMultiplier.vhd"/>
      <outfile xil_pn:name="ipcore_dir/bIpSumador.ngc"/>
      <outfile xil_pn:name="ipcore_dir/bIpSumador.vhd"/>
      <outfile xil_pn:name="ipcore_dir/biPAccumlator.ngc"/>
      <outfile xil_pn:name="ipcore_dir/biPAccumlator.vhd"/>
      <outfile xil_pn:name="ipcore_dir/cont_16bits.ngc"/>
      <outfile xil_pn:name="ipcore_dir/cont_16bits.vhd"/>
      <outfile xil_pn:name="ipcore_dir/cont_3b.ngc"/>
      <outfile xil_pn:name="ipcore_dir/cont_3b.vhd"/>
      <outfile xil_pn:name="ipcore_dir/dcm_100m_5m.vhd"/>
    </transform>
    <transform xil_pn:name="TRAN_SubProjectAbstractToPreProxy">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1730395572" xil_pn:name="TRAN_xawsTohdl" xil_pn:start_ts="1730395572">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1730395777" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:start_ts="1730395777">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
    </transform>
    <transform xil_pn:end_ts="1730395777" xil_pn:name="TRAN_platgen" xil_pn:start_ts="1730395777">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
    </transform>
    <transform xil_pn:end_ts="1730397603" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:start_ts="1730397587">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="convol_top_rl_2022.jhd"/>
      <outfile xil_pn:name="convol_top_rl_2022.lso"/>
      <outfile xil_pn:name="convol_top_rl_2022.ngc"/>
      <outfile xil_pn:name="convol_top_rl_2022.ngr"/>
      <outfile xil_pn:name="convol_top_rl_2022.prj"/>
      <outfile xil_pn:name="convol_top_rl_2022.stx"/>
      <outfile xil_pn:name="convol_top_rl_2022.syr"/>
      <outfile xil_pn:name="convol_top_rl_2022.xst"/>
      <outfile xil_pn:name="convol_top_rl_2022_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1730395785" xil_pn:name="TRAN_compileBCD2" xil_pn:start_ts="1730395785">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
    </transform>
    <transform xil_pn:end_ts="1730397608" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:start_ts="1730397603">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="convol_top_rl_2022.bld"/>
      <outfile xil_pn:name="convol_top_rl_2022.ngd"/>
      <outfile xil_pn:name="convol_top_rl_2022_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1730397619" xil_pn:name="TRANEXT_map_spartan6" xil_pn:start_ts="1730397608">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="convol_top_rl_2022.pcf"/>
      <outfile xil_pn:name="convol_top_rl_2022_map.map"/>
      <outfile xil_pn:name="convol_top_rl_2022_map.mrp"/>
      <outfile xil_pn:name="convol_top_rl_2022_map.ncd"/>
      <outfile xil_pn:name="convol_top_rl_2022_map.ngm"/>
      <outfile xil_pn:name="convol_top_rl_2022_map.xrpt"/>
      <outfile xil_pn:name="convol_top_rl_2022_summary.xml"/>
      <outfile xil_pn:name="convol_top_rl_2022_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1730397630" xil_pn:name="TRANEXT_par_spartan6" xil_pn:start_ts="1730397619">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="convol_top_rl_2022.ncd"/>
      <outfile xil_pn:name="convol_top_rl_2022.pad"/>
      <outfile xil_pn:name="convol_top_rl_2022.par"/>
      <outfile xil_pn:name="convol_top_rl_2022.ptwx"/>
      <outfile xil_pn:name="convol_top_rl_2022.unroutes"/>
      <outfile xil_pn:name="convol_top_rl_2022.xpi"/>
      <outfile xil_pn:name="convol_top_rl_2022_pad.csv"/>
      <outfile xil_pn:name="convol_top_rl_2022_pad.txt"/>
      <outfile xil_pn:name="convol_top_rl_2022_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1730397630" xil_pn:name="TRAN_postRouteTrce" xil_pn:start_ts="1730397626">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="convol_top_rl_2022.twr"/>
      <outfile xil_pn:name="convol_top_rl_2022.twx"/>
    </transform>
  </transforms>

</generated_project>
