

================================================================
== Vitis HLS Report for 'fft_32pt_Pipeline_VITIS_LOOP_120_1'
================================================================
* Date:           Sun Aug 31 16:41:50 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        radixfft
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.232 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        6|        6|  60.000 ns|  60.000 ns|    6|    6|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_120_1  |        4|        4|         2|          1|          1|     4|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     22|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       0|     18|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     36|    -|
|Register         |        -|    -|       8|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|       8|     76|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------+---------------+---------+----+---+----+-----+
    |      Instance      |     Module    | BRAM_18K| DSP| FF| LUT| URAM|
    +--------------------+---------------+---------+----+---+----+-----+
    |mux_21_32_1_1_U287  |mux_21_32_1_1  |        0|   0|  0|   9|    0|
    |mux_21_32_1_1_U288  |mux_21_32_1_1  |        0|   0|  0|   9|    0|
    +--------------------+---------------+---------+----+---+----+-----+
    |Total               |               |        0|   0|  0|  18|    0|
    +--------------------+---------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln120_fu_170_p2   |         +|   0|  0|  11|           3|           1|
    |icmp_ln120_fu_164_p2  |      icmp|   0|  0|   9|           3|           4|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  22|           7|           7|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i       |   9|          2|    3|          6|
    |i_4_fu_48                |   9|          2|    3|          6|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|    8|         16|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |ap_CS_fsm                |  1|   0|    1|          0|
    |ap_done_reg              |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    |i_4_fu_48                |  3|   0|    3|          0|
    |tmp_reg_252              |  1|   0|    1|          0|
    |trunc_ln122_reg_248      |  1|   0|    1|          0|
    +-------------------------+---+----+-----+-----------+
    |Total                    |  8|   0|    8|          0|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+------------------------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |            Source Object           |    C Type    |
+-------------------------+-----+-----+------------+------------------------------------+--------------+
|ap_clk                   |   in|    1|  ap_ctrl_hs|  fft_32pt_Pipeline_VITIS_LOOP_120_1|  return value|
|ap_rst                   |   in|    1|  ap_ctrl_hs|  fft_32pt_Pipeline_VITIS_LOOP_120_1|  return value|
|ap_start                 |   in|    1|  ap_ctrl_hs|  fft_32pt_Pipeline_VITIS_LOOP_120_1|  return value|
|ap_done                  |  out|    1|  ap_ctrl_hs|  fft_32pt_Pipeline_VITIS_LOOP_120_1|  return value|
|ap_idle                  |  out|    1|  ap_ctrl_hs|  fft_32pt_Pipeline_VITIS_LOOP_120_1|  return value|
|ap_ready                 |  out|    1|  ap_ctrl_hs|  fft_32pt_Pipeline_VITIS_LOOP_120_1|  return value|
|e_in_imag_V_10_address0  |  out|    1|   ap_memory|                      e_in_imag_V_10|         array|
|e_in_imag_V_10_ce0       |  out|    1|   ap_memory|                      e_in_imag_V_10|         array|
|e_in_imag_V_10_we0       |  out|    1|   ap_memory|                      e_in_imag_V_10|         array|
|e_in_imag_V_10_d0        |  out|   32|   ap_memory|                      e_in_imag_V_10|         array|
|e_in_imag_V_9_address0   |  out|    1|   ap_memory|                       e_in_imag_V_9|         array|
|e_in_imag_V_9_ce0        |  out|    1|   ap_memory|                       e_in_imag_V_9|         array|
|e_in_imag_V_9_we0        |  out|    1|   ap_memory|                       e_in_imag_V_9|         array|
|e_in_imag_V_9_d0         |  out|   32|   ap_memory|                       e_in_imag_V_9|         array|
|e_in_real_V_10_address0  |  out|    1|   ap_memory|                      e_in_real_V_10|         array|
|e_in_real_V_10_ce0       |  out|    1|   ap_memory|                      e_in_real_V_10|         array|
|e_in_real_V_10_we0       |  out|    1|   ap_memory|                      e_in_real_V_10|         array|
|e_in_real_V_10_d0        |  out|   32|   ap_memory|                      e_in_real_V_10|         array|
|e_in_real_V_9_address0   |  out|    1|   ap_memory|                       e_in_real_V_9|         array|
|e_in_real_V_9_ce0        |  out|    1|   ap_memory|                       e_in_real_V_9|         array|
|e_in_real_V_9_we0        |  out|    1|   ap_memory|                       e_in_real_V_9|         array|
|e_in_real_V_9_d0         |  out|   32|   ap_memory|                       e_in_real_V_9|         array|
|o1_in_real_V_address0    |  out|    2|   ap_memory|                        o1_in_real_V|         array|
|o1_in_real_V_ce0         |  out|    1|   ap_memory|                        o1_in_real_V|         array|
|o1_in_real_V_q0          |   in|   32|   ap_memory|                        o1_in_real_V|         array|
|o1_in_real_V_4_address0  |  out|    2|   ap_memory|                      o1_in_real_V_4|         array|
|o1_in_real_V_4_ce0       |  out|    1|   ap_memory|                      o1_in_real_V_4|         array|
|o1_in_real_V_4_q0        |   in|   32|   ap_memory|                      o1_in_real_V_4|         array|
|o1_in_imag_V_address0    |  out|    2|   ap_memory|                        o1_in_imag_V|         array|
|o1_in_imag_V_ce0         |  out|    1|   ap_memory|                        o1_in_imag_V|         array|
|o1_in_imag_V_q0          |   in|   32|   ap_memory|                        o1_in_imag_V|         array|
|o1_in_imag_V_4_address0  |  out|    2|   ap_memory|                      o1_in_imag_V_4|         array|
|o1_in_imag_V_4_ce0       |  out|    1|   ap_memory|                      o1_in_imag_V_4|         array|
|o1_in_imag_V_4_q0        |   in|   32|   ap_memory|                      o1_in_imag_V_4|         array|
+-------------------------+-----+-----+------------+------------------------------------+--------------+

