Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 1de360ac870b49c0af3592180ea5150e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_time_multiplexing_main_behav xil_defaultlib.tb_time_multiplexing_main xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 16 for port sw [C:/Users/Dhruv Sandesara/Desktop/Lab6/lab4part3.srcs/sim_1/new/tb_time_multiplexing_main.v:16]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 4 for port x [C:/Users/Dhruv Sandesara/Desktop/Lab6/lab4part3.srcs/sources_1/new/time_multiplexing_main.v:152]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 4 for port x [C:/Users/Dhruv Sandesara/Desktop/Lab6/lab4part3.srcs/sources_1/new/time_multiplexing_main.v:153]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 4 for port x [C:/Users/Dhruv Sandesara/Desktop/Lab6/lab4part3.srcs/sources_1/new/time_multiplexing_main.v:154]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 4 for port x [C:/Users/Dhruv Sandesara/Desktop/Lab6/lab4part3.srcs/sources_1/new/time_multiplexing_main.v:155]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.hexto7segment
Compiling module xil_defaultlib.clkdiv
Compiling module xil_defaultlib.time_mux_state_machine
Compiling module xil_defaultlib.time_multiplexing_main
Compiling module xil_defaultlib.tb_time_multiplexing_main
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_time_multiplexing_main_behav
