#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Wed Oct 21 21:40:54 2020
# Process ID: 14376
# Current directory: C:/Users/Administrator/Desktop/VHDL_projects/Ex_3_vivado/Ex_3.runs/synth_1
# Command line: vivado.exe -log LED_Display.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source LED_Display.tcl
# Log file: C:/Users/Administrator/Desktop/VHDL_projects/Ex_3_vivado/Ex_3.runs/synth_1/LED_Display.vds
# Journal file: C:/Users/Administrator/Desktop/VHDL_projects/Ex_3_vivado/Ex_3.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source LED_Display.tcl -notrace
Command: synth_design -top LED_Display -part xc7a12ticsg325-1L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a12ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a12ti'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 14036 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 442.379 ; gain = 159.543
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'LED_Display' [C:/Users/Administrator/Desktop/VHDL_projects/Ex_3_vivado/Ex_3.srcs/sources_1/new/LED_Display.vhd:51]
INFO: [Synth 8-3491] module 'translator' declared at 'C:/Users/Administrator/Desktop/VHDL_projects/Ex_3_vivado/Ex_3.srcs/sources_1/new/translator.vhd:35' bound to instance 't0' of component 'translator' [C:/Users/Administrator/Desktop/VHDL_projects/Ex_3_vivado/Ex_3.srcs/sources_1/new/LED_Display.vhd:64]
INFO: [Synth 8-638] synthesizing module 'translator' [C:/Users/Administrator/Desktop/VHDL_projects/Ex_3_vivado/Ex_3.srcs/sources_1/new/translator.vhd:40]
INFO: [Synth 8-226] default block is never used [C:/Users/Administrator/Desktop/VHDL_projects/Ex_3_vivado/Ex_3.srcs/sources_1/new/translator.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'translator' (1#1) [C:/Users/Administrator/Desktop/VHDL_projects/Ex_3_vivado/Ex_3.srcs/sources_1/new/translator.vhd:40]
INFO: [Synth 8-226] default block is never used [C:/Users/Administrator/Desktop/VHDL_projects/Ex_3_vivado/Ex_3.srcs/sources_1/new/LED_Display.vhd:78]
WARNING: [Synth 8-614] signal 'LED_data_dis' is read in the process but is not in the sensitivity list [C:/Users/Administrator/Desktop/VHDL_projects/Ex_3_vivado/Ex_3.srcs/sources_1/new/LED_Display.vhd:75]
INFO: [Synth 8-226] default block is never used [C:/Users/Administrator/Desktop/VHDL_projects/Ex_3_vivado/Ex_3.srcs/sources_1/new/LED_Display.vhd:101]
WARNING: [Synth 8-614] signal 'LED0_data_dis' is read in the process but is not in the sensitivity list [C:/Users/Administrator/Desktop/VHDL_projects/Ex_3_vivado/Ex_3.srcs/sources_1/new/LED_Display.vhd:99]
WARNING: [Synth 8-614] signal 'LED1_data_dis' is read in the process but is not in the sensitivity list [C:/Users/Administrator/Desktop/VHDL_projects/Ex_3_vivado/Ex_3.srcs/sources_1/new/LED_Display.vhd:99]
WARNING: [Synth 8-614] signal 'LED2_data_dis' is read in the process but is not in the sensitivity list [C:/Users/Administrator/Desktop/VHDL_projects/Ex_3_vivado/Ex_3.srcs/sources_1/new/LED_Display.vhd:99]
WARNING: [Synth 8-614] signal 'LED3_data_dis' is read in the process but is not in the sensitivity list [C:/Users/Administrator/Desktop/VHDL_projects/Ex_3_vivado/Ex_3.srcs/sources_1/new/LED_Display.vhd:99]
WARNING: [Synth 8-614] signal 'LED4_data_dis' is read in the process but is not in the sensitivity list [C:/Users/Administrator/Desktop/VHDL_projects/Ex_3_vivado/Ex_3.srcs/sources_1/new/LED_Display.vhd:99]
WARNING: [Synth 8-614] signal 'LED5_data_dis' is read in the process but is not in the sensitivity list [C:/Users/Administrator/Desktop/VHDL_projects/Ex_3_vivado/Ex_3.srcs/sources_1/new/LED_Display.vhd:99]
WARNING: [Synth 8-614] signal 'LED6_data_dis' is read in the process but is not in the sensitivity list [C:/Users/Administrator/Desktop/VHDL_projects/Ex_3_vivado/Ex_3.srcs/sources_1/new/LED_Display.vhd:99]
WARNING: [Synth 8-614] signal 'LED7_data_dis' is read in the process but is not in the sensitivity list [C:/Users/Administrator/Desktop/VHDL_projects/Ex_3_vivado/Ex_3.srcs/sources_1/new/LED_Display.vhd:99]
INFO: [Synth 8-256] done synthesizing module 'LED_Display' (2#1) [C:/Users/Administrator/Desktop/VHDL_projects/Ex_3_vivado/Ex_3.srcs/sources_1/new/LED_Display.vhd:51]
WARNING: [Synth 8-3917] design LED_Display has port DP_display driven by constant 1
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 505.879 ; gain = 223.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 505.879 ; gain = 223.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a12ticsg325-1L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 505.879 ; gain = 223.043
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a12ticsg325-1L
WARNING: [Synth 8-327] inferring latch for variable 'LED0_data_dis_reg' [C:/Users/Administrator/Desktop/VHDL_projects/Ex_3_vivado/Ex_3.srcs/sources_1/new/LED_Display.vhd:79]
WARNING: [Synth 8-327] inferring latch for variable 'LED1_data_dis_reg' [C:/Users/Administrator/Desktop/VHDL_projects/Ex_3_vivado/Ex_3.srcs/sources_1/new/LED_Display.vhd:80]
WARNING: [Synth 8-327] inferring latch for variable 'LED2_data_dis_reg' [C:/Users/Administrator/Desktop/VHDL_projects/Ex_3_vivado/Ex_3.srcs/sources_1/new/LED_Display.vhd:81]
WARNING: [Synth 8-327] inferring latch for variable 'LED3_data_dis_reg' [C:/Users/Administrator/Desktop/VHDL_projects/Ex_3_vivado/Ex_3.srcs/sources_1/new/LED_Display.vhd:82]
WARNING: [Synth 8-327] inferring latch for variable 'LED4_data_dis_reg' [C:/Users/Administrator/Desktop/VHDL_projects/Ex_3_vivado/Ex_3.srcs/sources_1/new/LED_Display.vhd:83]
WARNING: [Synth 8-327] inferring latch for variable 'LED5_data_dis_reg' [C:/Users/Administrator/Desktop/VHDL_projects/Ex_3_vivado/Ex_3.srcs/sources_1/new/LED_Display.vhd:84]
WARNING: [Synth 8-327] inferring latch for variable 'LED6_data_dis_reg' [C:/Users/Administrator/Desktop/VHDL_projects/Ex_3_vivado/Ex_3.srcs/sources_1/new/LED_Display.vhd:85]
WARNING: [Synth 8-327] inferring latch for variable 'LED7_data_dis_reg' [C:/Users/Administrator/Desktop/VHDL_projects/Ex_3_vivado/Ex_3.srcs/sources_1/new/LED_Display.vhd:86]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 505.879 ; gain = 223.043
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   8 Input      8 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module LED_Display 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   8 Input      8 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 40 (col length:40)
BRAMs: 40 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3917] design LED_Display has port DP_display driven by constant 1
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 631.152 ; gain = 348.316
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 631.152 ; gain = 348.316
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 631.152 ; gain = 348.316
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 631.152 ; gain = 348.316
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 631.152 ; gain = 348.316
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 631.152 ; gain = 348.316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 631.152 ; gain = 348.316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 631.152 ; gain = 348.316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 631.152 ; gain = 348.316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |BUFG  |     1|
|2     |LUT1  |     2|
|3     |LUT2  |     1|
|4     |LUT3  |     9|
|5     |LUT4  |    15|
|6     |LUT6  |    14|
|7     |MUXF7 |     7|
|8     |FDCE  |     3|
|9     |LD    |    56|
|10    |IBUF  |    10|
|11    |OBUF  |    16|
+------+------+------+

Report Instance Areas: 
+------+---------+-----------+------+
|      |Instance |Module     |Cells |
+------+---------+-----------+------+
|1     |top      |           |   134|
|2     |  t0     |translator |     7|
+------+---------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 631.152 ; gain = 348.316
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 19 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 631.152 ; gain = 348.316
Synthesis Optimization Complete : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 631.152 ; gain = 348.316
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 63 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 743.652 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 56 instances were transformed.
  LD => LDCE: 56 instances

INFO: [Common 17-83] Releasing license: Synthesis
17 Infos, 19 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:29 . Memory (MB): peak = 743.652 ; gain = 460.816
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 743.652 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Administrator/Desktop/VHDL_projects/Ex_3_vivado/Ex_3.runs/synth_1/LED_Display.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file LED_Display_utilization_synth.rpt -pb LED_Display_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Oct 21 21:41:32 2020...
