$VERSION 1

$INFO_BLOCK XNOR_Logic

$NMOS n12 
$PMOS p12 
$NPN  
$PNP  

$POWER 
$GROUND 

$INOUT_PORT
$CELL n12
$TYPE MOS
$INPUT GATE 
$OUTPUT DRN SRC 
$PINCLASS DRN 1 SRC 1 GATE 4 BULK 42 
$BULKPINS BULK 

$CELL p12
$TYPE MOS
$INPUT GATE 
$OUTPUT DRN SRC 
$PINCLASS DRN 1 SRC 1 GATE 4 BULK 42 
$BULKPINS BULK 

$CELL XNOR_Logic
$TYPE CELL
$INPUT bbar a b abar 
$OUTPUT out gnd! vdd! 
$PINCLASS bbar 4 a 6 out 1 gnd! 2 vdd! 3 b 5 abar 7 

$TRIMMED_NET
