---
level: foundational
estimated_time: 25 min
prerequisites:
  - 01_foundations/01_virtualization_basics/01_the_ring0_problem.md
  - 01_foundations/01_virtualization_basics/02_hardware_solution.md
next_recommended:
  - 02_intermediate/03_complete_virtualization/02_exit_minimization.md
  - 01_foundations/02_datacenter_topology/01_modern_topology.md
tags: [virtualization, vm-exit, vmcs, vtx, exits]
part_of_series: true
series_info: "Part 1 of 2 - Basic VM exit mechanics. See Part 2 for exit minimization strategies"
---

# VM Exit Basics: The Core Virtualization Mechanism

> **ğŸ“– Series Navigation:** This is Part 1 - What VM exits are and how they work.
> **â—€ï¸ Prerequisites:** [Ring-0 Problem](01_the_ring0_problem.md) and [Hardware Solution](02_hardware_solution.md)
> **â–¶ï¸ Next:** [Exit Minimization Strategies](../../02_intermediate/03_complete_virtualization/02_exit_minimization.md) (Part 2)

---

# VM Exit: The Core Mechanism of Virtualization

## The Simple Definition

**VM Exit = Guest does something that requires the hypervisor's attention**

When this happens:
1. CPU **stops** executing guest code
2. CPU **saves** guest state
3. CPU **switches** to hypervisor
4. Hypervisor **handles** the situation
5. Hypervisor **resumes** guest

Think of it like an **interrupt** - the guest is interrupted, hypervisor takes control.

---

## The Fundamental Problem

**Why do VM exits exist at all?**

```
Guest OS wants to:
  - Change page tables (CR3 register)
  - Access I/O ports (disk, network)
  - Execute privileged instructions
  - Handle interrupts

But:
  - Guest can't be allowed unrestricted access
  - Guest might affect other VMs
  - Guest might crash the host
  - Hypervisor needs to maintain isolation

Solution:
  Certain operations â†’ VM exit
  Hypervisor validates/emulates
  Safe to continue
```

---

## The Hardware Mechanics (Intel VT-x)

### Two Execution Modes

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚     VMX Root Mode (Hypervisor)          â”‚
â”‚     - Ring 0 of the "real" system      â”‚
â”‚     - Full control of hardware          â”‚
â”‚     - Can execute anything              â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
                    â†•
              VM Entry / VM Exit
                    â†•
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚   VMX Non-Root Mode (Guest)             â”‚
â”‚   - Guest thinks it's in Ring 0         â”‚
â”‚   - Actually running in restricted mode â”‚
â”‚   - Certain operations cause exit       â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

### What Happens During VM Exit (CPU Level)

**Automatic hardware sequence:**

```
Step 1: Guest executes sensitive operation
â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€
Guest code:
  mov eax, 0x1000
  mov cr3, eax        â† Try to change page table base

CPU detects: "CR3 write in VMX non-root mode"
  â†’ Configured to cause VM exit
  â†’ Automatic sequence begins

Step 2: CPU saves guest state to VMCS
â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€
VMCS (Virtual Machine Control Structure) updated:

  Guest State Area:
    RIP = 0x401234           â† Where guest was executing
    RAX = 0x1000             â† All registers
    RBX = ...
    ...
    CR3 = 0x5000             â† Current page table (unchanged)
    RFLAGS = ...

  Exit Information:
    Exit Reason = 28         â† CR_ACCESS (CR3 write)
    Exit Qualification = 3   â† Which CR register (CR3)
    Guest Linear Address = N/A
    Guest Physical Address = N/A

Step 3: CPU loads host state from VMCS
â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€
VMCS Host State Area:
  RIP = 0xffffffff81234567  â† Hypervisor exit handler address
  RSP = 0xffffffff82000000  â† Hypervisor stack
  CR3 = 0x9000              â† Hypervisor page table
  ...

CPU switches to VMX root mode:
  - Now executing hypervisor code
  - Using hypervisor page tables
  - Full privileges

Step 4: Jump to exit handler
â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€
CPU jumps to RIP (0xffffffff81234567)

This is KVM's exit handler in Linux kernel:
  vmx_vcpu_run() returns
  kvm_arch_vcpu_ioctl_run() continues
  Reads exit reason from VMCS
  Dispatches to appropriate handler

Step 5: Hypervisor handles the exit
â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€
KVM exit handler:
  exit_reason = vmcs_read32(VM_EXIT_REASON);

  switch (exit_reason) {
    case EXIT_REASON_CR_ACCESS:
      handle_cr_access(vcpu);
      break;
    case EXIT_REASON_IO_INSTRUCTION:
      handle_io(vcpu);
      break;
    // ... many more cases
  }

handle_cr_access():
  qualification = vmcs_read64(EXIT_QUALIFICATION);
  cr_num = (qualification >> 4) & 15;  // = 3 (CR3)

  if (cr_num == 3) {
    // Guest wants to change CR3
    u64 new_cr3 = get_guest_reg(RAX);

    // Update guest's page table
    kvm_mmu_load(vcpu, new_cr3);

    // Update EPT mappings if needed
    // ...
  }

Step 6: Resume guest (VM Entry)
â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€
Hypervisor finished handling

Execute: VMRESUME instruction

CPU:
  1. Load guest state from VMCS
  2. Switch to VMX non-root mode
  3. Jump to guest RIP (next instruction after mov cr3)

Guest continues executing (unaware it was interrupted)
```

---

## VM Exit Causes

### Common Exit Reasons

**1. Control Register Access:**
```
mov cr3, eax        â†’ EXIT_REASON_CR_ACCESS
mov eax, cr0        â†’ EXIT_REASON_CR_ACCESS
mov cr4, ebx        â†’ EXIT_REASON_CR_ACCESS

Why: Page table changes, mode changes
Handler: Update guest page tables, EPT mappings
```

**2. I/O Port Access:**
```
in al, 0x60         â†’ EXIT_REASON_IO_INSTRUCTION
out 0x3F8, al       â†’ EXIT_REASON_IO_INSTRUCTION

Why: Guest accessing hardware (keyboard, serial port, disk)
Handler: Emulate device behavior or forward to real device
```

**3. CPUID Instruction:**
```
cpuid               â†’ EXIT_REASON_CPUID

Why: Query CPU features
Handler: Return virtualized CPU info (hide/expose features)
```

**4. Memory-Mapped I/O (MMIO):**
```
mov eax, [0xFEE00000]  â†’ EXIT_REASON_EPT_VIOLATION
                          (if address is MMIO region)

Why: Guest accessing device memory (PCI BARs, APIC, etc.)
Handler: Emulate device register read/write
```

**5. MSR Access:**
```
rdmsr               â†’ EXIT_REASON_MSR_READ
wrmsr               â†’ EXIT_REASON_MSR_WRITE

Why: Model-Specific Registers (performance counters, features)
Handler: Emulate or passthrough
```

**6. HLT Instruction:**
```
hlt                 â†’ EXIT_REASON_HLT

Why: Guest CPU going idle
Handler: Schedule other vCPUs, sleep until interrupt
```

**7. VMCALL (Hypercall):**
```
vmcall              â†’ EXIT_REASON_VMCALL

Why: Explicit guest â†’ hypervisor call (paravirtualization)
Handler: Execute requested hypervisor function
```

**8. Exception/Interrupt:**
```
Page fault          â†’ EXIT_REASON_EXCEPTION_NMI
                       (if configured)

Why: Need hypervisor involvement (e.g., nested page fault)
Handler: Handle EPT violation, inject exception to guest
```

**9. External Interrupt:**
```
Physical interrupt  â†’ EXIT_REASON_EXTERNAL_INTERRUPT
  arrives

Why: Interrupt window, preemption
Handler: Handle interrupt, potentially schedule different vCPU
```

**10. PAUSE Instruction:**
```
pause               â†’ EXIT_REASON_PAUSE
                       (in spin-wait loops)

Why: Detect CPU spinning, scheduler hint
Handler: Yield to other vCPUs/processes
```

---

## The VMCS (Virtual Machine Control Structure)

**Per-vCPU data structure that controls exits:**

```
VMCS for vCPU 0:
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚  Guest State Area                              â”‚
â”‚  â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€                             â”‚
â”‚  All registers when guest running:             â”‚
â”‚    RIP, RSP, RAX, RBX, ... R15                â”‚
â”‚    CR0, CR3, CR4                               â”‚
â”‚    CS, DS, ES, SS, FS, GS                      â”‚
â”‚    GDTR, IDTR, LDTR, TR                        â”‚
â”‚    DR7 (debug register)                        â”‚
â”‚    RFLAGS                                      â”‚
â”‚    MSRs (various)                              â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚  Host State Area                               â”‚
â”‚  â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€                             â”‚
â”‚  Where to go on VM exit:                       â”‚
â”‚    RIP = exit_handler_address                  â”‚
â”‚    RSP = hypervisor_stack                      â”‚
â”‚    CR3 = hypervisor_page_table                 â”‚
â”‚    CS, DS, ES, SS                              â”‚
â”‚    FS, GS bases                                â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚  VM-Execution Control Fields                   â”‚
â”‚  â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€                  â”‚
â”‚  What causes VM exits:                         â”‚
â”‚                                                â”‚
â”‚  Pin-Based Controls:                           â”‚
â”‚    External-interrupt exiting: 1               â”‚
â”‚    NMI exiting: 1                              â”‚
â”‚                                                â”‚
â”‚  Processor-Based Controls:                     â”‚
â”‚    HLT exiting: 1                              â”‚
â”‚    INVLPG exiting: 0                           â”‚
â”‚    MWAIT exiting: 1                            â”‚
â”‚    RDPMC exiting: 0                            â”‚
â”‚    RDTSC exiting: 0                            â”‚
â”‚    CR3-load exiting: 0  â† With EPT, not neededâ”‚
â”‚    CR3-store exiting: 0                        â”‚
â”‚    CR8-load exiting: 1                         â”‚
â”‚    CR8-store exiting: 1                        â”‚
â”‚    Use TPR shadow: 1                           â”‚
â”‚    Activate secondary controls: 1              â”‚
â”‚                                                â”‚
â”‚  Secondary Processor-Based Controls:           â”‚
â”‚    Enable EPT: 1                               â”‚
â”‚    Enable VPID: 1                              â”‚
â”‚    PAUSE-loop exiting: 1                       â”‚
â”‚    INVPCID exiting: 0                          â”‚
â”‚                                                â”‚
â”‚  Exception Bitmap (which exceptions exit):     â”‚
â”‚    Page Fault (14): 0   â† EPT handles it      â”‚
â”‚    General Protection (13): 1                  â”‚
â”‚                                                â”‚
â”‚  I/O-Bitmap Addresses:                         â”‚
â”‚    I/O-Bitmap A: 0xXXXX  â† Bits for ports 0-7FFFâ”‚
â”‚    I/O-Bitmap B: 0xYYYY  â† Bits for ports 8000-FFFFâ”‚
â”‚    (1 = cause exit, 0 = passthrough)           â”‚
â”‚                                                â”‚
â”‚  MSR-Bitmap Address:                           â”‚
â”‚    MSR-Bitmap: 0xZZZZ                          â”‚
â”‚    (Bitmap of which MSRs cause exit)           â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚  VM-Exit Control Fields                        â”‚
â”‚  â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€                        â”‚
â”‚  Save/load host/guest state on exit           â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚  VM-Exit Information Fields                    â”‚
â”‚  â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€                    â”‚
â”‚  Why did we exit:                              â”‚
â”‚    Exit Reason: 28 (CR_ACCESS)                 â”‚
â”‚    Exit Qualification: 0x3 (CR3)               â”‚
â”‚    Guest Linear Address: 0xXXXX                â”‚
â”‚    Guest Physical Address: 0xYYYY              â”‚
â”‚    VM-Exit Instruction Length: 3               â”‚
â”‚    VM-Exit Instruction Info: ...               â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚  VM-Entry Control Fields                       â”‚
â”‚  â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€                       â”‚
â”‚  How to enter guest                            â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## Key Takeaways

**VM Exit Fundamentals:**

1. **What triggers exits:** Privileged operations (CR access, I/O, MSRs, etc.)
2. **Hardware automation:** CPU saves/loads state automatically (VMCS)
3. **Control structure:** VMCS configures which operations cause exits
4. **Handler dispatch:** Hypervisor handles based on exit reason
5. **Transparency:** Guest unaware of interruption

**The Six-Step Exit Cycle:**
```
Guest executes â†’ CPU saves state â†’ CPU loads host â†’
Jump to handler â†’ Handle exit â†’ Resume guest
```

**Performance Implication:**
- Each exit costs ~200-300 cycles (VT-x overhead)
- Plus handler execution time
- Plus cache/TLB effects
- **Goal: Minimize exit frequency**

---

## What's Next?

You now understand **what VM exits are and how they work mechanically**.

**Recommended Next Steps:**

1. **[Exit Minimization Strategies](../../02_intermediate/03_complete_virtualization/02_exit_minimization.md)** (Part 2) - Learn how modern hypervisors reduce exit frequency by 95%

2. **Start Networking Path:** [Modern Datacenter Network Topology](../02_datacenter_topology/01_modern_topology.md) - Understand the physical infrastructure where VMs run

3. **Continue Virtualization Path:** [Complete Virtualization Evolution](../../02_intermediate/03_complete_virtualization/01_evolution_complete.md) - Historical context

---

**ğŸ“Š Progress Check:**
âœ… Completed: Virtualization Fundamentals (all 3 documents)
âœ… You understand: Ring-0 problem, VT-x solution, and VM exits
â¡ï¸ Ready for: Intermediate topics (complete virtualization story, exit minimization)
