Generated by Fabric Compiler ( version 2022.1 <build 99559> ) at Thu Feb  9 15:01:05 2023

Timing Constraint:
NULL


Inferred clocks commands :
-------------------------------------------------------
create_clock -period {1000} -waveform {0 500} -name {hsst_test_dut_top|i_free_clk} [get_ports {i_free_clk}] -add
set_clock_groups -name {Inferred_clock_group_0} -asynchronous -group [get_clocks {hsst_test_dut_top|i_free_clk}]


Logical Constraint:
+--------------------------------------------------------+
| Object               | Attribute          | Value     
+--------------------------------------------------------+
| i:ND0                | PAP_MARK_DEBUG     | true      
| i:ND1                | PAP_MARK_DEBUG     | true      
| i:ND2                | PAP_MARK_DEBUG     | 1         
| i:U_INST/ND0[0]      | PAP_MARK_DEBUG     | 1         
| i:U_INST/ND0[1]      | PAP_MARK_DEBUG     | 1         
| i:U_INST/ND0[2]      | PAP_MARK_DEBUG     | 1         
| i:U_INST/ND0[3]      | PAP_MARK_DEBUG     | 1         
| i:U_INST/ND0[4]      | PAP_MARK_DEBUG     | 1         
| i:U_INST/ND0[5]      | PAP_MARK_DEBUG     | 1         
| i:U_INST/ND0[6]      | PAP_MARK_DEBUG     | 1         
| i:U_INST/ND0[7]      | PAP_MARK_DEBUG     | 1         
| i:U_INST/ND0[8]      | PAP_MARK_DEBUG     | 1         
| i:U_INST/ND0[9]      | PAP_MARK_DEBUG     | 1         
| i:U_INST/ND0[10]     | PAP_MARK_DEBUG     | 1         
| i:U_INST/ND0[11]     | PAP_MARK_DEBUG     | 1         
| i:U_INST/ND0[12]     | PAP_MARK_DEBUG     | 1         
| i:U_INST/ND0[13]     | PAP_MARK_DEBUG     | 1         
| i:U_INST/ND0[14]     | PAP_MARK_DEBUG     | 1         
| i:U_INST/ND0[15]     | PAP_MARK_DEBUG     | 1         
| i:U_INST/ND0[16]     | PAP_MARK_DEBUG     | 1         
| i:U_INST/ND0[17]     | PAP_MARK_DEBUG     | 1         
| i:U_INST/ND0[18]     | PAP_MARK_DEBUG     | 1         
| i:U_INST/ND0[19]     | PAP_MARK_DEBUG     | 1         
| i:U_INST/ND0[20]     | PAP_MARK_DEBUG     | 1         
| i:U_INST/ND0[21]     | PAP_MARK_DEBUG     | 1         
| i:U_INST/ND0[22]     | PAP_MARK_DEBUG     | 1         
| i:U_INST/ND0[23]     | PAP_MARK_DEBUG     | 1         
| i:U_INST/ND0[24]     | PAP_MARK_DEBUG     | 1         
| i:U_INST/ND0[25]     | PAP_MARK_DEBUG     | 1         
| i:U_INST/ND0[26]     | PAP_MARK_DEBUG     | 1         
| i:U_INST/ND0[27]     | PAP_MARK_DEBUG     | 1         
| i:U_INST/ND0[28]     | PAP_MARK_DEBUG     | 1         
| i:U_INST/ND0[29]     | PAP_MARK_DEBUG     | 1         
| i:U_INST/ND0[30]     | PAP_MARK_DEBUG     | 1         
| i:U_INST/ND0[31]     | PAP_MARK_DEBUG     | 1         
| i:U_INST/ND1[0]      | PAP_MARK_DEBUG     | 1         
| i:U_INST/ND1[1]      | PAP_MARK_DEBUG     | 1         
| i:U_INST/ND1[2]      | PAP_MARK_DEBUG     | 1         
| i:U_INST/ND1[3]      | PAP_MARK_DEBUG     | 1         
| i:U_INST/ND2[0]      | PAP_MARK_DEBUG     | 1         
| i:U_INST/ND2[1]      | PAP_MARK_DEBUG     | 1         
| i:U_INST/ND2[2]      | PAP_MARK_DEBUG     | 1         
| i:U_INST/ND2[3]      | PAP_MARK_DEBUG     | 1         
| i:U_INST/ND2[4]      | PAP_MARK_DEBUG     | 1         
| i:U_INST/ND2[5]      | PAP_MARK_DEBUG     | 1         
| i:U_INST/ND2[6]      | PAP_MARK_DEBUG     | 1         
| i:U_INST/ND2[7]      | PAP_MARK_DEBUG     | 1         
| i:U_INST/ND2[8]      | PAP_MARK_DEBUG     | 1         
| i:U_INST/ND2[9]      | PAP_MARK_DEBUG     | 1         
| i:U_INST/ND2[10]     | PAP_MARK_DEBUG     | 1         
| i:U_INST/ND2[11]     | PAP_MARK_DEBUG     | 1         
| i:U_INST/ND2[12]     | PAP_MARK_DEBUG     | 1         
| i:U_INST/ND2[13]     | PAP_MARK_DEBUG     | 1         
| i:U_INST/ND2[14]     | PAP_MARK_DEBUG     | 1         
| i:U_INST/ND2[15]     | PAP_MARK_DEBUG     | 1         
| i:U_INST/ND2[16]     | PAP_MARK_DEBUG     | 1         
| i:U_INST/ND2[17]     | PAP_MARK_DEBUG     | 1         
| i:U_INST/ND2[18]     | PAP_MARK_DEBUG     | 1         
| i:U_INST/ND2[19]     | PAP_MARK_DEBUG     | 1         
| i:U_INST/ND2[20]     | PAP_MARK_DEBUG     | 1         
| i:U_INST/ND2[21]     | PAP_MARK_DEBUG     | 1         
| i:U_INST/ND2[22]     | PAP_MARK_DEBUG     | 1         
| i:U_INST/ND2[23]     | PAP_MARK_DEBUG     | 1         
| i:U_INST/ND2[24]     | PAP_MARK_DEBUG     | 1         
| i:U_INST/ND2[25]     | PAP_MARK_DEBUG     | 1         
| i:U_INST/ND2[26]     | PAP_MARK_DEBUG     | 1         
| i:U_INST/ND2[27]     | PAP_MARK_DEBUG     | 1         
| i:U_INST/ND2[28]     | PAP_MARK_DEBUG     | 1         
| i:U_INST/ND2[29]     | PAP_MARK_DEBUG     | 1         
| i:U_INST/ND2[30]     | PAP_MARK_DEBUG     | 1         
| i:U_INST/ND2[31]     | PAP_MARK_DEBUG     | 1         
| i:U_INST/ND3[0]      | PAP_MARK_DEBUG     | 1         
| i:U_INST/ND3[1]      | PAP_MARK_DEBUG     | 1         
| i:U_INST/ND3[2]      | PAP_MARK_DEBUG     | 1         
| i:U_INST/ND3[3]      | PAP_MARK_DEBUG     | 1         
| i:U_INST/ND4[0]      | PAP_MARK_DEBUG     | 1         
| i:U_INST/ND4[1]      | PAP_MARK_DEBUG     | 1         
| i:U_INST/ND4[2]      | PAP_MARK_DEBUG     | 1         
| i:U_INST/ND4[3]      | PAP_MARK_DEBUG     | 1         
| i:U_INST/ND4[4]      | PAP_MARK_DEBUG     | 1         
| i:U_INST/ND4[5]      | PAP_MARK_DEBUG     | 1         
| i:U_INST/ND4[6]      | PAP_MARK_DEBUG     | 1         
| i:U_INST/ND4[7]      | PAP_MARK_DEBUG     | 1         
| i:U_INST/ND4[8]      | PAP_MARK_DEBUG     | 1         
| i:U_INST/ND4[9]      | PAP_MARK_DEBUG     | 1         
| i:U_INST/ND4[10]     | PAP_MARK_DEBUG     | 1         
| i:U_INST/ND4[11]     | PAP_MARK_DEBUG     | 1         
| i:U_INST/ND4[12]     | PAP_MARK_DEBUG     | 1         
| i:U_INST/ND4[13]     | PAP_MARK_DEBUG     | 1         
| i:U_INST/ND4[14]     | PAP_MARK_DEBUG     | 1         
| i:U_INST/ND4[15]     | PAP_MARK_DEBUG     | 1         
| i:U_INST/ND4[16]     | PAP_MARK_DEBUG     | 1         
| i:U_INST/ND4[17]     | PAP_MARK_DEBUG     | 1         
| i:U_INST/ND4[18]     | PAP_MARK_DEBUG     | 1         
| i:U_INST/ND4[19]     | PAP_MARK_DEBUG     | 1         
| i:U_INST/ND4[20]     | PAP_MARK_DEBUG     | 1         
| i:U_INST/ND4[21]     | PAP_MARK_DEBUG     | 1         
| i:U_INST/ND4[22]     | PAP_MARK_DEBUG     | 1         
| i:U_INST/ND4[23]     | PAP_MARK_DEBUG     | 1         
| i:U_INST/ND4[24]     | PAP_MARK_DEBUG     | 1         
| i:U_INST/ND4[25]     | PAP_MARK_DEBUG     | 1         
| i:U_INST/ND4[26]     | PAP_MARK_DEBUG     | 1         
| i:U_INST/ND4[27]     | PAP_MARK_DEBUG     | 1         
| i:U_INST/ND4[28]     | PAP_MARK_DEBUG     | 1         
| i:U_INST/ND4[29]     | PAP_MARK_DEBUG     | 1         
| i:U_INST/ND4[30]     | PAP_MARK_DEBUG     | 1         
| i:U_INST/ND4[31]     | PAP_MARK_DEBUG     | 1         
| i:U_INST/ND5[0]      | PAP_MARK_DEBUG     | 1         
| i:U_INST/ND5[1]      | PAP_MARK_DEBUG     | 1         
| i:U_INST/ND5[2]      | PAP_MARK_DEBUG     | 1         
| i:U_INST/ND5[3]      | PAP_MARK_DEBUG     | 1         
| i:U_INST/ND6[0]      | PAP_MARK_DEBUG     | 1         
| i:U_INST/ND6[1]      | PAP_MARK_DEBUG     | 1         
| i:U_INST/ND6[2]      | PAP_MARK_DEBUG     | 1         
| i:U_INST/ND6[3]      | PAP_MARK_DEBUG     | 1         
| i:U_INST/ND6[4]      | PAP_MARK_DEBUG     | 1         
| i:U_INST/ND6[5]      | PAP_MARK_DEBUG     | 1         
| i:U_INST/ND6[6]      | PAP_MARK_DEBUG     | 1         
| i:U_INST/ND6[7]      | PAP_MARK_DEBUG     | 1         
| i:U_INST/ND6[8]      | PAP_MARK_DEBUG     | 1         
| i:U_INST/ND6[9]      | PAP_MARK_DEBUG     | 1         
| i:U_INST/ND6[10]     | PAP_MARK_DEBUG     | 1         
| i:U_INST/ND6[11]     | PAP_MARK_DEBUG     | 1         
| i:U_INST/ND6[12]     | PAP_MARK_DEBUG     | 1         
| i:U_INST/ND6[13]     | PAP_MARK_DEBUG     | 1         
| i:U_INST/ND6[14]     | PAP_MARK_DEBUG     | 1         
| i:U_INST/ND6[15]     | PAP_MARK_DEBUG     | 1         
| i:U_INST/ND6[16]     | PAP_MARK_DEBUG     | 1         
| i:U_INST/ND6[17]     | PAP_MARK_DEBUG     | 1         
| i:U_INST/ND6[18]     | PAP_MARK_DEBUG     | 1         
| i:U_INST/ND6[19]     | PAP_MARK_DEBUG     | 1         
| i:U_INST/ND6[20]     | PAP_MARK_DEBUG     | 1         
| i:U_INST/ND6[21]     | PAP_MARK_DEBUG     | 1         
| i:U_INST/ND6[22]     | PAP_MARK_DEBUG     | 1         
| i:U_INST/ND6[23]     | PAP_MARK_DEBUG     | 1         
| i:U_INST/ND6[24]     | PAP_MARK_DEBUG     | 1         
| i:U_INST/ND6[25]     | PAP_MARK_DEBUG     | 1         
| i:U_INST/ND6[26]     | PAP_MARK_DEBUG     | 1         
| i:U_INST/ND6[27]     | PAP_MARK_DEBUG     | 1         
| i:U_INST/ND6[28]     | PAP_MARK_DEBUG     | 1         
| i:U_INST/ND6[29]     | PAP_MARK_DEBUG     | 1         
| i:U_INST/ND6[30]     | PAP_MARK_DEBUG     | 1         
| i:U_INST/ND6[31]     | PAP_MARK_DEBUG     | 1         
| i:U_INST/ND7[0]      | PAP_MARK_DEBUG     | 1         
| i:U_INST/ND7[1]      | PAP_MARK_DEBUG     | 1         
| i:U_INST/ND7[2]      | PAP_MARK_DEBUG     | 1         
| i:U_INST/ND7[3]      | PAP_MARK_DEBUG     | 1         
| n:chk_rst            | PAP_MARK_DEBUG     | true      
| n:i_rxk_2[0]         | PAP_MARK_DEBUG     | 1         
| n:i_rxk_2[1]         | PAP_MARK_DEBUG     | 1         
| n:i_rxk_2[2]         | PAP_MARK_DEBUG     | 1         
| n:i_rxk_2[3]         | PAP_MARK_DEBUG     | 1         
| n:i_rxk_3[0]         | PAP_MARK_DEBUG     | 1         
| n:i_rxk_3[1]         | PAP_MARK_DEBUG     | 1         
| n:i_rxk_3[2]         | PAP_MARK_DEBUG     | 1         
| n:i_rxk_3[3]         | PAP_MARK_DEBUG     | 1         
| n:i_txk_2[0]         | PAP_MARK_DEBUG     | 1         
| n:o_rxd_2[0]         | PAP_MARK_DEBUG     | 1         
| n:o_rxd_2[1]         | PAP_MARK_DEBUG     | 1         
| n:o_rxd_2[2]         | PAP_MARK_DEBUG     | 1         
| n:o_rxd_2[3]         | PAP_MARK_DEBUG     | 1         
| n:o_rxd_2[4]         | PAP_MARK_DEBUG     | 1         
| n:o_rxd_2[5]         | PAP_MARK_DEBUG     | 1         
| n:o_rxd_2[6]         | PAP_MARK_DEBUG     | 1         
| n:o_rxd_2[7]         | PAP_MARK_DEBUG     | 1         
| n:o_rxd_2[8]         | PAP_MARK_DEBUG     | 1         
| n:o_rxd_2[9]         | PAP_MARK_DEBUG     | 1         
| n:o_rxd_2[10]        | PAP_MARK_DEBUG     | 1         
| n:o_rxd_2[11]        | PAP_MARK_DEBUG     | 1         
| n:o_rxd_2[12]        | PAP_MARK_DEBUG     | 1         
| n:o_rxd_2[13]        | PAP_MARK_DEBUG     | 1         
| n:o_rxd_2[14]        | PAP_MARK_DEBUG     | 1         
| n:o_rxd_2[15]        | PAP_MARK_DEBUG     | 1         
| n:o_rxd_2[16]        | PAP_MARK_DEBUG     | 1         
| n:o_rxd_2[17]        | PAP_MARK_DEBUG     | 1         
| n:o_rxd_2[18]        | PAP_MARK_DEBUG     | 1         
| n:o_rxd_2[19]        | PAP_MARK_DEBUG     | 1         
| n:o_rxd_2[20]        | PAP_MARK_DEBUG     | 1         
| n:o_rxd_2[21]        | PAP_MARK_DEBUG     | 1         
| n:o_rxd_2[22]        | PAP_MARK_DEBUG     | 1         
| n:o_rxd_2[23]        | PAP_MARK_DEBUG     | 1         
| n:o_rxd_2[24]        | PAP_MARK_DEBUG     | 1         
| n:o_rxd_2[25]        | PAP_MARK_DEBUG     | 1         
| n:o_rxd_2[26]        | PAP_MARK_DEBUG     | 1         
| n:o_rxd_2[27]        | PAP_MARK_DEBUG     | 1         
| n:o_rxd_2[28]        | PAP_MARK_DEBUG     | 1         
| n:o_rxd_2[29]        | PAP_MARK_DEBUG     | 1         
| n:o_rxd_2[30]        | PAP_MARK_DEBUG     | 1         
| n:o_rxd_2[31]        | PAP_MARK_DEBUG     | 1         
| n:o_rxd_3[0]         | PAP_MARK_DEBUG     | 1         
| n:o_rxd_3[1]         | PAP_MARK_DEBUG     | 1         
| n:o_rxd_3[2]         | PAP_MARK_DEBUG     | 1         
| n:o_rxd_3[3]         | PAP_MARK_DEBUG     | 1         
| n:o_rxd_3[4]         | PAP_MARK_DEBUG     | 1         
| n:o_rxd_3[5]         | PAP_MARK_DEBUG     | 1         
| n:o_rxd_3[6]         | PAP_MARK_DEBUG     | 1         
| n:o_rxd_3[7]         | PAP_MARK_DEBUG     | 1         
| n:o_rxd_3[8]         | PAP_MARK_DEBUG     | 1         
| n:o_rxd_3[9]         | PAP_MARK_DEBUG     | 1         
| n:o_rxd_3[10]        | PAP_MARK_DEBUG     | 1         
| n:o_rxd_3[11]        | PAP_MARK_DEBUG     | 1         
| n:o_rxd_3[12]        | PAP_MARK_DEBUG     | 1         
| n:o_rxd_3[13]        | PAP_MARK_DEBUG     | 1         
| n:o_rxd_3[14]        | PAP_MARK_DEBUG     | 1         
| n:o_rxd_3[15]        | PAP_MARK_DEBUG     | 1         
| n:o_rxd_3[16]        | PAP_MARK_DEBUG     | 1         
| n:o_rxd_3[17]        | PAP_MARK_DEBUG     | 1         
| n:o_rxd_3[18]        | PAP_MARK_DEBUG     | 1         
| n:o_rxd_3[19]        | PAP_MARK_DEBUG     | 1         
| n:o_rxd_3[20]        | PAP_MARK_DEBUG     | 1         
| n:o_rxd_3[21]        | PAP_MARK_DEBUG     | 1         
| n:o_rxd_3[22]        | PAP_MARK_DEBUG     | 1         
| n:o_rxd_3[23]        | PAP_MARK_DEBUG     | 1         
| n:o_rxd_3[24]        | PAP_MARK_DEBUG     | 1         
| n:o_rxd_3[25]        | PAP_MARK_DEBUG     | 1         
| n:o_rxd_3[26]        | PAP_MARK_DEBUG     | 1         
| n:o_rxd_3[27]        | PAP_MARK_DEBUG     | 1         
| n:o_rxd_3[28]        | PAP_MARK_DEBUG     | 1         
| n:o_rxd_3[29]        | PAP_MARK_DEBUG     | 1         
| n:o_rxd_3[30]        | PAP_MARK_DEBUG     | 1         
| n:o_rxd_3[31]        | PAP_MARK_DEBUG     | 1         
| n:o_txd_2[0]         | PAP_MARK_DEBUG     | 1         
| n:o_txd_2[1]         | PAP_MARK_DEBUG     | 1         
| n:o_txd_2[2]         | PAP_MARK_DEBUG     | 1         
| n:o_txd_2[3]         | PAP_MARK_DEBUG     | 1         
| n:o_txd_2[4]         | PAP_MARK_DEBUG     | 1         
| n:o_txd_2[5]         | PAP_MARK_DEBUG     | 1         
| n:o_txd_2[6]         | PAP_MARK_DEBUG     | 1         
| n:o_txd_2[7]         | PAP_MARK_DEBUG     | 1         
| n:o_txd_2[8]         | PAP_MARK_DEBUG     | 1         
| n:o_txd_2[9]         | PAP_MARK_DEBUG     | 1         
| n:o_txd_2[10]        | PAP_MARK_DEBUG     | 1         
| n:o_txd_2[11]        | PAP_MARK_DEBUG     | 1         
| n:o_txd_2[12]        | PAP_MARK_DEBUG     | 1         
| n:o_txd_2[13]        | PAP_MARK_DEBUG     | 1         
| n:o_txd_2[14]        | PAP_MARK_DEBUG     | 1         
| n:o_txd_2[15]        | PAP_MARK_DEBUG     | 1         
| n:o_txd_2[16]        | PAP_MARK_DEBUG     | 1         
| n:o_txd_2[17]        | PAP_MARK_DEBUG     | 1         
| n:o_txd_2[18]        | PAP_MARK_DEBUG     | 1         
| n:o_txd_2[19]        | PAP_MARK_DEBUG     | 1         
| n:o_txd_2[20]        | PAP_MARK_DEBUG     | 1         
| n:o_txd_2[21]        | PAP_MARK_DEBUG     | 1         
| n:o_txd_2[22]        | PAP_MARK_DEBUG     | 1         
| n:o_txd_2[23]        | PAP_MARK_DEBUG     | 1         
| n:o_txd_2[24]        | PAP_MARK_DEBUG     | 1         
| n:o_txd_2[25]        | PAP_MARK_DEBUG     | 1         
| n:o_txd_2[26]        | PAP_MARK_DEBUG     | 1         
| n:o_txd_2[27]        | PAP_MARK_DEBUG     | 1         
| n:o_txd_2[28]        | PAP_MARK_DEBUG     | 1         
| n:o_txd_2[29]        | PAP_MARK_DEBUG     | 1         
| n:o_txd_2[30]        | PAP_MARK_DEBUG     | 1         
| n:o_txd_2[31]        | PAP_MARK_DEBUG     | 1         
+--------------------------------------------------------+

IO Constraint :
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| I/O NAME          | I/O DIRECTION     | LOC     | VCCIO     | IOSTANDARD     | DRIVE     | BUS_KEEPER     | SLEW     | OFF_CHIP_TERMINATION     | HYS_DRIVE_MODE     | VREF_MODE     | VREF_MODE_VALUE     | DDR_TERM_MODE     | DIFF_IN_TERM_MODE     | OPEN_DRAIN     | IN_DELAY     | OUT_DELAY     | IPT     | CAL_MODE     | DDR_RES     | IO_REGISTER     | VIRTUAL_IO     
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| o_pl_err[0]       | output            | B2      | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| o_pl_err[1]       | output            | A2      | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| o_pl_err[2]       | output            | B3      | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| o_pl_err[3]       | output            | A3      | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| tx_disable[0]     | output            | H12     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| tx_disable[1]     | output            | F16     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| i_free_clk        | input             | P20     | 3.3       | LVCMOS33       |           | NONE           |          |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| rst_n             | input             | K18     | 3.3       | LVCMOS33       |           | NONE           |          |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Device mapping started.
Optimizing circuit logic.
Checking design netlist.
Processing tech operator.
Clock Signal:
+------------------------------------------------------------------------------------------------------------------------+
| Driver_Pin_Name      | Clk_Source_Inst                          | Clk_Inst_Name     | Net_Name           | Fanout     
+------------------------------------------------------------------------------------------------------------------------+
| P_TCLK2FABRIC[2]     | U_INST/U_GTP_HSST_WRAPPER/U_GTP_HSST     | clkbufg_3         | i_src_clk3         | 1          
| TCK_USER             | u_CORES/u_GTP_SCANCHAIN_PG               | clkbufg_4         | u_CORES/drck_o     | 1          
| O                    | i_free_clk_ibuf                          | clkbufg_5         | nt_i_free_clk      | 1          
| CAPDR                | u_CORES/u_GTP_SCANCHAIN_PG               | clkbufg_6         | u_CORES/capt_o     | 1          
+------------------------------------------------------------------------------------------------------------------------+


Reset Signal:
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Net_Name                                                                | Rst_Source_Inst                                                                       | Fanout     
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| U_INST_CHK/N981                                                         | U_INST_CHK/N981                                                                       | 421        
| chk_rst_1                                                               | N1_0                                                                                  | 72         
| u_CORES/u_debug_core_0/N1                                               | u_CORES/u_debug_core_0/N1                                                             | 1878       
| u_CORES/u_jtag_hub/N3                                                   | u_CORES/u_jtag_hub/N3                                                                 | 1          
| U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/N7              | U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/N7                            | 21         
| _$$_GND_$$_                                                             | _$$_GND_$$_                                                                           | 130        
| u_CORES/u_debug_core_0/u_hub_data_decode/N0                             | u_CORES/u_debug_core_0/u_hub_data_decode/N0                                           | 70         
| u_CORES/u_debug_core_0/u_rd_addr_gen/N52                                | u_CORES/u_debug_core_0/u_rd_addr_gen/N52                                              | 2          
| U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_deb/N0     | U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_deb/N0                   | 40         
| U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N0     | U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N0                   | 20         
| U_INST/P_LANE_RST_3                                                     | U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/LANE2_ENABLE.o_lane_rst_2     | 263        
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


CE Signal:
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Net_Name                                                                                  | CE_Source_Inst                                                                                              | Fanout     
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| U_INST_CHK/N695_1                                                                         | U_INST_CHK/N1087_1                                                                                          | 64         
| U_INST_CHK/N933_1                                                                         | U_INST_CHK/N1127_1                                                                                          | 64         
| U_INST_CHK/N1179                                                                          | U_INST_CHK/N1179_4                                                                                          | 4          
| U_INST_CHK/N1161                                                                          | U_INST_CHK/N1161_4                                                                                          | 4          
| U_INST_SRC/N388                                                                           | U_INST_SRC/N388_2                                                                                           | 32         
| u_CORES/update_wire                                                                       | u_CORES/u_GTP_SCANCHAIN_PG                                                                                  | 1          
| u_CORES/u_jtag_hub/N176                                                                   | u_CORES/u_jtag_hub/N176_0                                                                                   | 9          
| u_CORES/u_debug_core_0/u0_trig_unit/N8312                                                 | u_CORES/u_debug_core_0/u0_trig_unit/N8312                                                                   | 433        
| _$$_VCC_$$_                                                                               | _$$_VCC_$$_                                                                                                 | 130        
| u_CORES/u_debug_core_0/u_Storage_Condition/N418                                           | u_CORES/u_debug_core_0/u_Storage_Condition/N418                                                             | 14         
| u_CORES/u_debug_core_0/u_Storage_Condition/N422                                           | u_CORES/u_debug_core_0/u_Storage_Condition/N422                                                             | 18         
| u_CORES/u_debug_core_0/u_Storage_Condition/N434                                           | u_CORES/u_debug_core_0/u_Storage_Condition/N434_3                                                           | 14         
| u_CORES/u_debug_core_0/u_Storage_Condition/N426                                           | u_CORES/u_debug_core_0/u_Storage_Condition/N426                                                             | 13         
| u_CORES/u_debug_core_0/u_Trigger_Condition/N129                                           | u_CORES/u_debug_core_0/u_Trigger_Condition/N129                                                             | 3          
| u_CORES/u_debug_core_0/u_hub_data_decode/N368                                             | u_CORES/u_debug_core_0/u_hub_data_decode/N368                                                               | 5          
| u_CORES/conf_sel [0]                                                                      | u_CORES/u_jtag_hub/cs.conf_sel[0]                                                                           | 5          
| u_CORES/u_debug_core_0/u_rd_addr_gen/N599                                                 | u_CORES/u_debug_core_0/u_rd_addr_gen/N599                                                                   | 13         
| u_CORES/u_debug_core_0/u_rd_addr_gen/N607                                                 | u_CORES/u_debug_core_0/u_rd_addr_gen/N607                                                                   | 14         
| U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_deb/N40                      | U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_deb/N40                                        | 12         
| U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_wtchdg/N34                   | U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_wtchdg/N34                                     | 10         
| U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N102                     | U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N102                                       | 14         
| U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N87_1                    | U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N87_1                                      | 1          
| U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/_N81         | U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/rxlane_rst_fsm_fsm[3:0]_83     | 8          
| U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/_N90         | U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/N446_0                         | 12         
| U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/_N82         | U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/N460_0                         | 14         
| U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/_N83         | U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/N467_0                         | 10         
| U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/N489         | U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/N489                           | 6          
| U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/_N86         | U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/N499_0                         | 15         
| U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/N599         | U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/N599                           | 1          
| U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/_N81         | U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/N537_1                         | 8          
| U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/_N90         | U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/N447_0                         | 12         
| U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/_N82         | U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/N461_0                         | 14         
| U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/_N83         | U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/N468_0                         | 10         
| U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/N490         | U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/N490                           | 6          
| U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/_N86         | U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/N500_0                         | 16         
| U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/N600         | U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/N600                           | 1          
| U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[2].cdr_align_deb/N40        | U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[2].cdr_align_deb/N40                          | 12         
| U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[2].sigdet_deb/N40           | U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[2].sigdet_deb/N40                             | 12         
| U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[3].cdr_align_deb/N40        | U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[3].cdr_align_deb/N40                          | 12         
| U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[3].sigdet_deb/N40           | U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[3].sigdet_deb/N40                             | 12         
| U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/_N33     | U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/N316_0                     | 13         
| U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/_N25     | U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/N323_0                     | 7          
| U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/_N26     | U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/N330_0                     | 7          
| U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/N571     | U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/N571                       | 1          
| u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N914                                   | u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N914_inv                                                 | 9          
| u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/N296                            | u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/N296_inv                                          | 5          
| u_CORES/u_debug_core_0/u_Trigger_Condition/u_cfg_reg_file/N164                            | u_CORES/u_debug_core_0/u_Trigger_Condition/u_cfg_reg_file/N164_inv                                          | 2          
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Other High Fanout Signal:
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Net_Name                                                                                          | Driver                                                                                            | Fanout     
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| ntclkbufg_0                                                                                       | clkbufg_3                                                                                         | 2417       
| u_CORES/u_debug_core_0/N1                                                                         | u_CORES/u_debug_core_0/N1                                                                         | 1878       
| u_CORES/u_debug_core_0/data_start_d1                                                              | u_CORES/u_debug_core_0/data_start_d1                                                              | 720        
| ntclkbufg_1                                                                                       | clkbufg_4                                                                                         | 598        
| u_CORES/u_debug_core_0/conf_rst                                                                   | u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst                                          | 467        
| u_CORES/u_debug_core_0/u0_trig_unit/N8312                                                         | u_CORES/u_debug_core_0/u0_trig_unit/N8312                                                         | 433        
| U_INST_CHK/N981                                                                                   | U_INST_CHK/N981                                                                                   | 421        
| ntclkbufg_2                                                                                       | clkbufg_5                                                                                         | 346        
| U_INST/P_LANE_RST_3                                                                               | U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/LANE2_ENABLE.o_lane_rst_2                 | 266        
| u_CORES/u_debug_core_0/u_Data_Capture_Memory/_N40                                                 | u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_1_1_1_1_decode_breg[1]          | 135        
| u_CORES/u_debug_core_0/u_Data_Capture_Memory/_N39                                                 | u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_1_1_1_1_decode_breg[0]          | 135        
| U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/rxlane_rst_fsm_0     | U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/rxlane_rst_fsm_0     | 114        
| u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt [1]                                    | u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[1]                                     | 112        
| u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt [2]                                    | u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[2]                                     | 111        
| chk_rst_1                                                                                         | N1_0                                                                                              | 72         
| u_CORES/u_debug_core_0/u_hub_data_decode/N0                                                       | u_CORES/u_debug_core_0/u_hub_data_decode/N0                                                       | 70         
| u_CORES/u_debug_core_0/ram_radr [0]                                                               | u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[0]                                  | 68         
| u_CORES/u_debug_core_0/ram_radr [12]                                                              | u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[12]                                 | 67         
| u_CORES/u_debug_core_0/ram_radr [11]                                                              | u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[11]                                 | 67         
| u_CORES/u_debug_core_0/ram_radr [1]                                                               | u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[1]                                  | 67         
| u_CORES/u_debug_core_0/ram_radr [8]                                                               | u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[8]                                  | 66         
| u_CORES/u_debug_core_0/ram_radr [7]                                                               | u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[7]                                  | 66         
| u_CORES/u_debug_core_0/ram_radr [3]                                                               | u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[3]                                  | 66         
| u_CORES/u_debug_core_0/ram_radr [6]                                                               | u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[6]                                  | 66         
| u_CORES/u_debug_core_0/ram_radr [5]                                                               | u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[5]                                  | 66         
| u_CORES/u_debug_core_0/ram_radr [9]                                                               | u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[9]                                  | 66         
| u_CORES/u_debug_core_0/ram_radr [4]                                                               | u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[4]                                  | 66         
| u_CORES/u_debug_core_0/ram_radr [2]                                                               | u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[2]                                  | 66         
| u_CORES/u_debug_core_0/ram_radr [10]                                                              | u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[10]                                 | 66         
| u_CORES/u_debug_core_0/ram_wadr [4]                                                               | u_CORES/u_debug_core_0/ram_wadr[4]                                                                | 65         
| u_CORES/u_debug_core_0/ram_wadr [3]                                                               | u_CORES/u_debug_core_0/ram_wadr[3]                                                                | 65         
| u_CORES/u_debug_core_0/ram_wadr [6]                                                               | u_CORES/u_debug_core_0/ram_wadr[6]                                                                | 65         
| u_CORES/u_debug_core_0/ram_wadr [2]                                                               | u_CORES/u_debug_core_0/ram_wadr[2]                                                                | 65         
| u_CORES/u_debug_core_0/ram_wadr [7]                                                               | u_CORES/u_debug_core_0/ram_wadr[7]                                                                | 65         
| u_CORES/u_debug_core_0/ram_wadr [8]                                                               | u_CORES/u_debug_core_0/ram_wadr[8]                                                                | 65         
| u_CORES/u_debug_core_0/ram_wadr [9]                                                               | u_CORES/u_debug_core_0/ram_wadr[9]                                                                | 65         
| u_CORES/u_debug_core_0/ram_wadr [10]                                                              | u_CORES/u_debug_core_0/ram_wadr[10]                                                               | 65         
| u_CORES/u_debug_core_0/ram_wadr [11]                                                              | u_CORES/u_debug_core_0/ram_wadr[11]                                                               | 65         
| u_CORES/u_debug_core_0/ram_wadr [12]                                                              | u_CORES/u_debug_core_0/ram_wadr[12]                                                               | 65         
| u_CORES/u_debug_core_0/ram_wren                                                                   | u_CORES/u_debug_core_0/ram_wren                                                                   | 65         
| u_CORES/u_debug_core_0/ram_wadr [1]                                                               | u_CORES/u_debug_core_0/ram_wadr[1]                                                                | 65         
| u_CORES/u_debug_core_0/ram_wadr [0]                                                               | u_CORES/u_debug_core_0/ram_wadr[0]                                                                | 65         
| u_CORES/u_debug_core_0/ram_wadr [5]                                                               | u_CORES/u_debug_core_0/ram_wadr[5]                                                                | 65         
| U_INST_CHK/N695_1                                                                                 | U_INST_CHK/N1087_1                                                                                | 64         
| U_INST_CHK/N933_1                                                                                 | U_INST_CHK/N1127_1                                                                                | 64         
| u_CORES/u_debug_core_0/u_rd_addr_gen/counter [0]                                                  | u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[0]                                       | 64         
| u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt [0]                                    | u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[0]                                     | 58         
| u_CORES/u_debug_core_0/rst_trig [1]                                                               | u_CORES/u_debug_core_0/rst_trig[1]                                                                | 47         
| u_CORES/u_debug_core_0/u_rd_addr_gen/counter [1]                                                  | u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[1]                                       | 46         
| u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [17]                                          | u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[17]                                           | 45         
| u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [16]                                          | u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[16]                                           | 45         
| U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_deb/N0                               | U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_deb/N0                               | 40         
| U_INST_SRC/pattern_cnt[2] [0]                                                                     | U_INST_SRC/pattern_cnt[2][0]                                                                      | 37         
| U_INST_SRC/pattern_cnt[2] [1]                                                                     | U_INST_SRC/pattern_cnt[2][1]                                                                      | 36         
| U_INST_CHK/rxbyte_shft[2]_2                                                                       | U_INST_CHK/rxbyte_shft[2]_2                                                                       | 36         
| U_INST_CHK/rxbyte_shft[2]_3                                                                       | U_INST_CHK/rxbyte_shft[2]_3                                                                       | 36         
| U_INST_CHK/rxbyte_shft[3]_0                                                                       | U_INST_CHK/rxbyte_shft[3]_0                                                                       | 36         
| U_INST_CHK/rxbyte_shft[3]_1                                                                       | U_INST_CHK/rxbyte_shft[3]_1                                                                       | 36         
| U_INST_CHK/rxbyte_shft[3]_2                                                                       | U_INST_CHK/rxbyte_shft[3]_2                                                                       | 36         
| U_INST_CHK/rxbyte_shft[3]_3                                                                       | U_INST_CHK/rxbyte_shft[3]_3                                                                       | 36         
| U_INST_CHK/rxbyte_shft[2]_1                                                                       | U_INST_CHK/rxbyte_shft[2]_1                                                                       | 36         
| U_INST_CHK/rxbyte_shft[2]_0                                                                       | U_INST_CHK/rxbyte_shft[2]_0                                                                       | 36         
| U_INST_SRC/pattern_cnt[2] [2]                                                                     | U_INST_SRC/pattern_cnt[2][2]                                                                      | 35         
| u_CORES/u_debug_core_0/u_rd_addr_gen/counter [3]                                                  | u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[3]                                       | 34         
| U_INST_SRC/N388                                                                                   | U_INST_SRC/N388_2                                                                                 | 32         
| u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt [5]                                    | u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[5]                                     | 28         
| u_CORES/u_debug_core_0/u_rd_addr_gen/counter [2]                                                  | u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[2]                                       | 28         
| u_CORES/u_debug_core_0/u_rd_addr_gen/counter [6]                                                  | u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[6]                                       | 25         
| u_CORES/u_debug_core_0/conf_sel_o                                                                 | u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_sel_ini                                  | 22         
| U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/N7                                        | U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/N7                                        | 21         
| U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N0                               | U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N0                               | 20         
| u_CORES/u_debug_core_0/u_Storage_Condition/N422                                                   | u_CORES/u_debug_core_0/u_Storage_Condition/N422                                                   | 18         
| U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/_N86                 | U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/N500_0               | 16         
| u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [13]                                          | u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[13]                                           | 16         
| u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [15]                                          | u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[15]                                           | 16         
| u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [14]                                          | u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[14]                                           | 16         
| U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/_N861_inv            | U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/N503_7_inv           | 15         
| u_CORES/u_debug_core_0/u_rd_addr_gen/rst_conf_d2                                                  | u_CORES/u_debug_core_0/u_rd_addr_gen/rst_conf_d2                                                  | 15         
| U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/_N86                 | U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/N499_0               | 15         
| u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt [4]                                    | u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[4]                                     | 15         
| U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N102                             | U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N102                             | 14         
| U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_deb/_N2765                           | U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_deb/N36_8                            | 14         
| U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/_N82                 | U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/N460_0               | 14         
| u_CORES/u_debug_core_0/u_rd_addr_gen/N607                                                         | u_CORES/u_debug_core_0/u_rd_addr_gen/N607                                                         | 14         
| U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_deb/_N2766                           | U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_deb/N36_9                            | 14         
| U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/N229                 | U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/N229                 | 14         
| U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/_N852_inv            | U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/N502_7_inv           | 14         
| U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/N230                 | U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/N230                 | 14         
| U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_deb/signal_b_neg                     | U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_deb/signal_b_neg                     | 14         
| U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_deb/_N2767                           | U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_deb/N36_10                           | 14         
| u_CORES/u_debug_core_0/u_Storage_Condition/N434                                                   | u_CORES/u_debug_core_0/u_Storage_Condition/N434_3                                                 | 14         
| u_CORES/u_debug_core_0/u_Storage_Condition/N418                                                   | u_CORES/u_debug_core_0/u_Storage_Condition/N418                                                   | 14         
| U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[3].cdr_align_deb/_N2587             | U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[3].cdr_align_deb/N36_21             | 14         
| U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[3].cdr_align_deb/signal_b_neg       | U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[3].cdr_align_deb/signal_b_neg       | 14         
| U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[2].cdr_align_deb/_N2672             | U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[2].cdr_align_deb/N36_19             | 14         
| U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[2].cdr_align_deb/_N2673             | U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[2].cdr_align_deb/N36_20             | 14         
| U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[2].cdr_align_deb/_N2674             | U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[2].cdr_align_deb/N36_21             | 14         
| U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[2].cdr_align_deb/signal_b_neg       | U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[2].cdr_align_deb/signal_b_neg       | 14         
| U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/_N82                 | U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/N461_0               | 14         
| U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[3].cdr_align_deb/_N2586             | U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[3].cdr_align_deb/N36_20             | 14         
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Converting tech operator to gate operator.
Processing gate operator.
Device mapping done.
Total device mapping takes 0.59 sec.

Device Utilization Summary:
+------------------------------------------------------------------------+
| Logic Utilization     | Used     | Available     | Utilization(%)     
+------------------------------------------------------------------------+
| APM                   | 0        | 84            | 0                  
| IOCKDLY               | 0        | 40            | 0                  
| FF                    | 3243     | 64200         | 6                  
| LUT                   | 2790     | 42800         | 7                  
| Distributed RAM       | 0        | 17000         | 0                  
| DLL                   | 0        | 10            | 0                  
| DQSL                  | 0        | 18            | 0                  
| DRM                   | 65       | 134           | 49                 
| FUSECODE              | 0        | 1             | 0                  
| IO                    | 44       | 296           | 15                 
| IOCKDIV               | 0        | 20            | 0                  
| IOCKGATE              | 0        | 20            | 0                  
| IPAL                  | 0        | 1             | 0                  
| PLL                   | 0        | 5             | 0                  
| RCKB                  | 0        | 24            | 0                  
| SCANCHAIN             | 1        | 2             | 50                 
| START                 | 0        | 1             | 0                  
| USCM                  | 4        | 30            | 14                 
| HSST                  | 1        | 1             | 100                
| OSC                   | 0        | 1             | 0                  
| CRYSTAL               | 0        | 2             | 0                  
| RESCAL                | 0        | 4             | 0                  
| UDID                  | 0        | 1             | 0                  
| PCIE                  | 0        | 1             | 0                  
+------------------------------------------------------------------------+

Virtual IO Port Info:
NULL

Inputs and Outputs :
+----------------------------------------------------------------------------------------------------------------------------+
| Type       | File Name                                                                                                    
+----------------------------------------------------------------------------------------------------------------------------+
| Input      | C:/Users/w/Desktop/11_hsst_test/ipcore/hsst_test/pnr/example_design/synthesize/hsst_test_dut_top_syn.adf     
|            | C:/Users/w/Desktop/11_hsst_test/ipcore/hsst_test/pnr/example_design/synthesize/hsst_test_dut_top_syn.fic     
| Output     | C:/Users/w/Desktop/11_hsst_test/ipcore/hsst_test/pnr/example_design/device_map/hsst_test_dut_top_map.adf     
|            | C:/Users/w/Desktop/11_hsst_test/ipcore/hsst_test/pnr/example_design/device_map/hsst_test_dut_top_dmr.prt     
|            | C:/Users/w/Desktop/11_hsst_test/ipcore/hsst_test/pnr/example_design/device_map/hsst_test_dut_top.dmr         
|            | C:/Users/w/Desktop/11_hsst_test/ipcore/hsst_test/pnr/example_design/device_map/dmr.db                        
+----------------------------------------------------------------------------------------------------------------------------+


Flow Command: dev_map 
Peak memory: 281 MB
Total CPU  time to dev_map completion : 0h:0m:4s
Process Total CPU  time to dev_map completion : 0h:0m:4s
Total real time to dev_map completion : 0h:0m:22s
