Start at Wed Nov 12 22:15:43 2025


stratus_hls 23.02-s002  (100118.310516)
Copyright (c) 2024 Cadence Design Systems, Inc. All rights reserved worldwide.

   NOTE 02834: The wait_for_licenses attribute setting in the project file will
   NOTE 02834.   cause stratus_hls to wait for licenses that it needs if they
   NOTE 02834.   are already in use.  It will also set appropriate command line
   NOTE 02834.   flags for tools that it uses for part generation so that they
   NOTE 02834.   will also wait for licenses that are in use.
        00481: -D is set to "__x86_64__, STRATUS=1, STRATUS_HLS=1, CYNTHESIZER,
        00481.   CYNTHHL, CLOCK_PERIOD=5.0, BASIC=1, BDW_RTL_dut_BASIC=1,
        00481.   ioConfig_PIN, _p_ioConfig_PIN, ioConfig=PIN,
        00481.   _wrap_ioConfig=PIN".
        00481: -I is set to "., bdw_work/wrappers,
        00481.   /cad/cadence/STRATUS_23.02.002_lnx86/share/stratus/include,
        00481.   /cad/cadence/STRATUS_23.02.002_lnx86/share/stratus/include,
        00481.   /cad/cadence/STRATUS_23.02.002_lnx86/tools.lnx86/stratus/systemc/2.3.3/include".
        00481: -U is not set.
        00481: --abort_level is set to "FATAL".
        00481: --allow_pipeline_loop_expansion is set to "on".
        00481: --attrib_value is not set.
        00481: --balance_expr is set to "delay".
        00481: --cachelib is set to "on".
        00481: --cachelib_dir is not set.
        00481: --cap_table_file is not set.
        00481: --characterize_with_driver is not set.
        00481: --clock_gating_module is not set.
        00481: --clock_period is set to "5.000".
        00481: --comm_subexp_elim is set to "on".
        00481: --constrain_multiport_mem_distance is set to "on".
        00481: --cycle_slack is set to "0.500".
        00481: --default_input_delay is not set.
        00481: --default_preserve_io is set to "off".
        00481: --default_protocol is set to "off".
        00481: --default_stable_input_delay is not set.
        00481: --detect_stall_loops is set to "off".
        00481: --dont_ungroup_name is not set.
        00481: --dont_ungroup_type is set to "none".
        00481: --dpopt_auto is set to "op".
        00481: --dpopt_effort is set to "normal".
        00481: --dpopt_with_enable is set to "on".
        00481: --eco_baseline is not set.
        00481: --eco_sharing is set to "off".
        00481: --factor_expr is set to "off".
        00481: --fail_level is set to "ERROR".
        00481: --fixed_reset is set to "off".
        00481: --flatten_arrays is set to "all".
        00481: --fpga_dsp_latency is set to "2".
        00481: --fpga_dsp_min_widths is set to "12,12".
        00481: --fpga_part is not set.
        00481: --fpga_tool is not set.
        00481: --fpga_use_dsp is set to "off".
        00481: --fuse_loops is set to "on".
        00481: --global_state_encoding is set to "binary".
        00481: --help is not set.
        00481: --hls_config is set to "BASIC".
        00481: --hls_module is set to "dut".
        00481: --ignore_cells is not set.
        00481: --ignore_scan_cells is set to "on".
        00481: --inline_partial_constants is set to "on".
        00481: --interconnect_mode is set to "wireload".
        00481: --lef_library is not set.
        00481: --logfile is set to "bdw_work/modules/dut/BASIC/stratus_hls.log".
        00481: --lsb_trimming is set to "on".
        00481: --message_detail is set to "1".
        00481: --message_level is not set.
        00481: --message_log_level is set to "NOTE".
        00481: --message_suppress is not set.
        00481: --method_processing is set to "synthesize".
        00481: --mux_pushing is set to "on".
        00481: --number_of_routing_layers is not set.
        00481: --output is set to "dut_rtl.cc".
        00481: --output_dir is set to "bdw_work/modules/dut/BASIC".
        00481: --output_style_fsm_increment is set to "on".
        00481: --output_style_mem is set to "array".
        00481: --output_style_mux is set to "impl_case".
        00481: --output_style_parts is set to "rtl".
        00481: --output_style_pipelined_parts is set to "generic".
        00481: --output_style_reset_all is set to "off".
        00481: --output_style_reset_all_async is set to "off".
        00481: --output_style_reset_all_sync is set to "off".
        00481: --output_style_separate_behaviors is set to "off".
        00481: --output_style_separate_debug is set to "on".
        00481: --output_style_separate_memories is set to "off".
        00481: --output_style_starc is set to "S2.2.2.2".
        00481: --output_style_structure_only is set to "off".
        00481: --output_style_two_part_fsm is set to "on".
        00481: --output_style_ungroup_parts is set to "on".
        00481: --output_style_verbose_names is set to "off".
        00481: --part_types_to_estimate is set to "off".
        00481: --parts_effort is set to "medium".
        00481: --parts_lib is not set.
        00481: --parts_lib_path is not set.
        00481: --path_delay_limit is set to "111".
        00481: --path_delay_limit_unshare_regs is set to "on".
        00481: --pipelined_parts is set to "on".
        00481: --port_conns is set to "named".
        00481: --power is set to "on".
        00481: --power_clock_gating is set to "on".
        00481: --power_fsm is set to "on".
        00481: --power_memory is set to "on".
        00481: --power_shut_off_port is not set.
        00481: --prints is set to "off".
        00481: --project is set to "project.tcl".
        00481: --qrc_tech_file is not set.
        00481: --register_fsm_mux_selects is set to "on".
        00481: --relax_timing is set to "off".
        00481: --require_pipeline_boundary_wait is set to "off".
        00481: --rtl_annotation is set to "op,stack".
        00481: --run_through is set to "rtl".
        00481: --scale_of_cap_per_unit_len is not set.
        00481: --scale_of_res_per_unit_len is not set.
        00481: --sched_analysis is set to "on_failure".
        00481: --sched_asap is set to "off".
        00481: --sched_effort is set to "medium".
        00481: --sched_optim_slack is set to "none".
        00481: --sharing_effort_parts is set to "high".
        00481: --sharing_effort_regs is set to "high".
        00481: --shift_trimming is set to "standard".
        00481: --simple_index_mapping is set to "off".
        00481: --split_add is set to "0".
        00481: --split_multiply is set to "0".
        00481: --src_file is set to "dut.cc".
        00481: --summary_level is set to "WARNING".
        00481: --switch_optimizer is set to "on".
        00481: --synthesize_asserts is set to "off".
        00481: --synthesize_probes is set to "off".
        00481: --tech_lib is set to "/cad/cadence/STRATUS_23.02.002_lnx86/share/stratus/techlibs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v2_basicCells.lib".
        00481: --trim_interstatement_sign is set to "on".
        00481: --undef_func is set to "error".
        00481: --unroll_loops is set to "off".
        00481: --unsupported_lib_func is set to "error".
        00481: --verilog_dialect is set to "systemverilog".
        00481: --wireload is not set.
   NOTE 01727: Using Genus 21.15-s080_1.

        01425: Loading design and library files:
        01279:   All time values are in "ns".
   NOTE 01277:   Using a clock period of 4.500ns (5.000ns less 0.500ns slack).
        01824:     Physical estimation options:
        01825:       interconnect_mode .......... wireload
        01825:       techlib ....................
        01825.         /cad/cadence/STRATUS_23.02.002_lnx86/share/stratus/techlibs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v2_basicCells.lib
        00967:   Processing library
        02788:       Using cached results for cyn_reg_estimate
        01472:       Register Metrics:
        01440:          Register Type          Area              Delay (ns)
        01440.         --------------   -------------------   ---------------
        01440.         EN SS SC AS AC   Total   Comb    Seq     Prop    Setup
        01440.         -- -- -- -- --   -----  -----  -----   ------   ------
        01438:          0  0  0  0  0     5.5    0.0    5.5    0.114    0.066
        01438:          0  0  0  0  1     6.2    0.0    6.2    0.131    0.067
        01438:          0  0  0  1  0     6.5    0.0    6.5    0.127    0.067
        01438:          0  0  0  1  1    12.0    0.7   11.3    0.141    0.098
        01438:          0  0  1  0  0     6.8    1.4    5.5    0.114    0.123
        01438:          0  0  1  0  1     7.5    1.4    6.2    0.131    0.125
        01438:          0  0  1  1  0     7.9    1.0    6.8    0.161    0.089
        01438:          0  0  1  1  1    12.3    1.0   11.3    0.141    0.106
        01438:          0  1  0  0  0     6.8    1.4    5.5    0.114    0.104
        01438:          0  1  0  0  1     7.5    1.4    6.2    0.131    0.105
        01438:          0  1  0  1  0     7.9    1.0    6.8    0.161    0.100
        01438:          0  1  0  1  1    12.3    1.0   11.3    0.141    0.115
        01438:          0  1  1  0  0     7.5    2.1    5.5    0.114    0.147
        01438:          0  1  1  0  1     8.2    2.1    6.2    0.131    0.149
        01438:          0  1  1  1  0     8.6    1.7    6.8    0.161    0.111
        01438:          0  1  1  1  1    13.0    1.7   11.3    0.141    0.127
        01438:          1  0  0  0  0     7.9    2.4    5.5    0.116    0.141
        01438:          1  0  0  0  1     8.6    2.4    6.2    0.133    0.143
        01438:          1  0  0  1  0     8.9    2.4    6.5    0.129    0.143
        01438:          1  0  0  1  1    13.7    2.4   11.3    0.143    0.133
        01438:          1  0  1  0  0     9.2    3.8    5.5    0.116    0.197
        01438:          1  0  1  0  1     9.9    3.8    6.2    0.133    0.198
        01438:          1  0  1  1  0     9.9    3.1    6.8    0.164    0.156
        01438:          1  0  1  1  1    14.4    3.1   11.3    0.146    0.182
        01438:          1  1  0  0  0     9.2    3.8    5.5    0.116    0.177
        01438:          1  1  0  0  1     9.9    3.8    6.2    0.133    0.179
        01438:          1  1  0  1  0    10.3    3.8    6.5    0.129    0.189
        01438:          1  1  0  1  1    15.0    3.8   11.3    0.143    0.185
        01438:          1  1  1  0  0     9.6    4.1    5.5    0.117    0.190
        01438:          1  1  1  0  1    10.3    4.1    6.2    0.134    0.192
        01438:          1  1  1  1  0    10.6    4.1    6.5    0.130    0.192
        01438:          1  1  1  1  1    15.7    4.4   11.3    0.143    0.209
   NOTE 01037:     Characterizing multiplexors up to 1 bits by 33 inputs.
        02788:       Using cached results for cyn_mux_estimate

        00148: Normalization and optimization:
   NOTE 00860:   Long int data types are being implemented with 64 bits.
        02923:   Dissolving function boundaries.
        02924:   Dissolved 364 function calls.
        01351:   at dut.cc line 29
        01351.     Preprocessing thread dut::thread_function
        00116:   at dut.cc line 29
        00116.     Optimizing thread dut::thread_function
        00305:     261 nodes
        00306:     Optimize: pass 1.
        00305:     249 nodes
        00306:     Optimize: pass 2.
        00305:     245 nodes
        00306:     Optimize: pass 3..
        00305:     241 nodes
        00306:     Optimize: pass 4.
        00305:     241 nodes
        00306:     Optimize: pass 5.
        00305:     241 nodes
        00306:     Optimize: pass 6.
        00305:     241 nodes
        00306:     Optimize: pass 7.
        00289:       at dut.cc line 41
        00289.         This loop is not being unrolled because no unrolling was
        00289.         specified.
               ....................................................................................................
               .........................................................
        01352:   at dut.cc line 29
        01352.     Postprocessing thread dut::thread_function
   NOTE 00487: Created 9 dpopt operator parts

        00182: Initial resource mapping:
   NOTE 01037:     Characterizing multiplexors up to 32 bits by 33 inputs.
        02788:       Using cached results for cyn_mux_estimate_0
        00968:   Matching resources
        02788:       Using cached results for dut_Not_1U_1U_4
        02790:         Area =     0.68  Latency = 0  Delay =    0.029ns
        00205:         Logic levels = 1
        02788:       Using cached results for dut_Xor_1Ux1U_1U_4
        02790:         Area =     2.74  Latency = 0  Delay =    0.107ns
        00205:         Logic levels = 1
        02788:       Using cached results for dut_Or_1Ux1U_1U_4
        02790:         Area =     1.37  Latency = 0  Delay =    0.070ns
        00205:         Logic levels = 1
        02788:       Using cached results for dut_And_1Ux1U_1U_4
        02790:         Area =     1.37  Latency = 0  Delay =    0.071ns
        00205:         Logic levels = 1
        02788:       Using cached results for dut_gen_busy_r_4
        02790:         Area =     4.10  Latency = 0  Delay =    0.165ns
        00205:         Logic levels = 3
        02788:       Using cached results for dut_Mul_8Ux3U_11U_4
        02790:         Area =   140.90  Latency = 0  Delay =    0.783ns
        00205:         Logic levels = 9
        02788:       Using cached results for dut_Mul_11U_0_4
        02790:         Area =    62.59  Latency = 0  Delay =    0.502ns
        00205:         Logic levels = 8
        02788:       Using cached results for dut_N_Muxb_1_2_8_4
        02790:         Area =     2.39  Latency = 0  Delay =    0.090ns
        00205:         Logic levels = 1
        02788:       Using cached results for dut_Not_1U_1U_1
        02790:         Area =     4.10  Latency = 0  Delay =    0.019ns
        00205:         Logic levels = 1
        02788:       Using cached results for dut_Xor_1Ux1U_1U_1
        02790:         Area =     4.45  Latency = 0  Delay =    0.071ns
        00205:         Logic levels = 2
        02788:       Using cached results for dut_Or_1Ux1U_1U_1
        02790:         Area =     4.45  Latency = 0  Delay =    0.051ns
        00205:         Logic levels = 2
        02788:       Using cached results for dut_And_1Ux1U_1U_1
        02790:         Area =     8.89  Latency = 0  Delay =    0.046ns
        00205:         Logic levels = 2
        02788:       Using cached results for dut_gen_busy_r_1
        02790:         Area =    18.47  Latency = 0  Delay =    0.101ns
        00205:         Logic levels = 4
        02788:       Using cached results for dut_Mul_8Ux3U_11U_1
        02790:         Area =   171.34  Latency = 0  Delay =    0.518ns
        00205:         Logic levels = 9
        02788:       Using cached results for dut_Mul_11U_0_1
        02790:         Area =   114.98  Latency = 0  Delay =    0.299ns
        00205:         Logic levels = 8
        02788:       Using cached results for dut_N_Muxb_1_2_8_1
        02790:         Area =    11.75  Latency = 0  Delay =    0.060ns
        00205:         Logic levels = 2

        00969: Scheduling:...............
        01171:   Scheduling thread dut::thread_function
        02080:       sched_asap            off
        02080:       sched_effort          medium
        02080:       sharing_effort_parts  high
        02080:       sharing_effort_regs   high
        02080:       relax_timing          off
        02080:       power_clock_gating    on
        02080:       sched_optim_slack     none
        02080:       timing_analysis       on
        00907: ..............................................................
        00907: . Loop carried dependencies report for loop:     dut.cc:41:5 .
        00907: .                                                            .
        00907: . <No loop carried dependencies found>                       .
        00907: ..............................................................
        02098:     Total op count: 14
        03257:     Sharable op count: 0
        01170:     Unsharable op count: 14
        01166:     Estimated intrinsic mux area: 0
        01159:     Constraint Check Complete
        03643:     An upper limit for resource counts has been found.
        02361:     Schedule complete. Optimizing
        01230:     Optimize: pass 1..
        01230:     Optimize: pass 2

        00970: Allocation & binding:
        02974:     Generated 0 gate enable expressions for 0 operations
        02973:     Optimize clock gating - process completed
        01218:     Scheduling Resources:
        01219:              Resource Quantity
        01220:       dut_Mul_11U_0_4        1
               ..........

        02918: RTL Generation & Optimization:
        02917:   Preparing thread dut::thread_function for final RTL output
        01006:     States: 4
        01677:     Building RTL structures, pass 1
        01677:     Building RTL structures, pass 2

               .............................................................
               .                                                           .
        00802: . Allocation Report for thread "thread_function":           .
        00805: .                               Area/Instance               .
        00805: .                         ------------------------    Total .
        00805: .        Resource  Count    Seq(#FF)    Comb    BB     Area .
        00805: . ---------------  -----  ----------  ------  ----  ------- .
        00807: . dut_Mul_11U_0_4      1                62.6           62.6 .
        00810: .  implicit muxes                                       8.6 .
        00808: .       registers      3                                    .
        00809: .   register bits     13    5.5(1)       0.0           71.1 .
        00811: . --------------------------------------------------------- .
        00812: .      Total Area          71.1(13)     71.2   0.0    142.3 .
               .                                                           .
               .............................................................


        01677:     Building RTL structures, pass 3
        00971:   Cleaning up
   NOTE 02954: at dut.cc line 29
   NOTE 02954.   Optimizing FSM to minimize switching for thread
   NOTE 02954.   "thread_function"..........................
   NOTE 02955: FSM: Optimized global state pair: global_state
   NOTE 02955.   (global_state_next) [3 States]
   NOTE 02956:   pre-optimized switching ratio:  1.999933
   NOTE 02957:   post-optimized switching ratio: 1.000000 (966 iterations)
        00144:     Global optimizations.....................
        00144:     Global optimizations.....................

               +---------------------------------------------------------------+
               |                                                               |
        00803: | Allocation Report for all threads:                            |
        00805: |                                   Area/Instance               |
        00805: |                             ------------------------    Total |
        00805: |            Resource  Count    Seq(#FF)    Comb    BB     Area |
        00805: | -------------------  -----  ----------  ------  ----  ------- |
        00807: |     dut_Mul_11U_0_4      1                62.6           62.6 |
        00807: |         mux_2bx2i2c      1                 4.7            4.7 |
        00807: |  dut_Xor_1Ux1U_1U_1      1                 4.4            4.4 |
        00807: |     dut_Not_1U_1U_1      1                 4.1            4.1 |
        00807: |    dut_gen_busy_r_4      1                 4.1            4.1 |
        00807: |         mux_1bx3i1c      1                 3.9            3.9 |
        00807: |  dut_N_Muxb_1_2_8_4      1                 2.4            2.4 |
        00807: |         mux_1bx2i2c      1                 2.3            2.3 |
        00807: |  dut_And_1Ux1U_1U_4      1                 1.4            1.4 |
        00807: |   dut_Or_1Ux1U_1U_4      1                 1.4            1.4 |
        00808: |           registers      7                                    |
        01442: |   Reg bits by type:                                           |
        01442. |      EN SS SC AS AC                                           |
        00809: |       0  0  1  0  0      2    5.5(1)       1.4                |
        00809: |       1  0  0  0  0     11    5.5(1)       2.4                |
        00809: |       1  0  1  0  0      3    5.5(1)       3.8                |
        00809: |       1  1  0  0  0      2    5.5(1)       3.8                |
        00809: |   all register bits     18    5.5(1)       2.7          146.4 |
        02604: |     estimated cntrl      1                 3.1            3.1 |
        00811: | ------------------------------------------------------------- |
        00812: |          Total Area          98.5(18)    142.2   0.0    240.7 |
               |                                                               |
               +---------------------------------------------------------------+



        00195: Writing RTL files:
        01766:   bdw_work/modules/dut/BASIC/dut_rtl.h
        01767:   bdw_work/modules/dut/BASIC/dut_rtl.cc
        01768:   bdw_work/modules/dut/BASIC/dut_rtl.v

stratus_hls succeeded with 0 errors and 0 warnings.

End at Thu Nov 13 00:44:15 2025

