#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Mon Aug  4 12:33:57 2025
# Process ID: 6792
# Current directory: C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.runs/synth_1
# Command line: vivado.exe -log top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl
# Log file: C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.runs/synth_1/top.vds
# Journal file: C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source top.tcl -notrace
Command: synth_design -top top -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 11636
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1039.555 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/top.v:4]
	Parameter CHANNEL_SIZE1 bound to: 783 - type: integer 
	Parameter CHANNEL_SIZE2 bound to: 195 - type: integer 
	Parameter ADDR_LEN1 bound to: 9 - type: integer 
	Parameter ADDR_LEN2 bound to: 7 - type: integer 
	Parameter H bound to: 28 - type: integer 
	Parameter W1 bound to: 28 - type: integer 
	Parameter W2 bound to: 14 - type: integer 
	Parameter OC1 bound to: 7 - type: integer 
	Parameter OC2 bound to: 15 - type: integer 
	Parameter IC bound to: 0 - type: integer 
	Parameter CLASSES bound to: 9 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'image_mem' [C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/image_ram.v:3]
INFO: [Synth 8-3876] $readmem data file 'image.mem' is read successfully [C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/image_ram.v:18]
INFO: [Synth 8-6155] done synthesizing module 'image_mem' (1#1) [C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/image_ram.v:3]
INFO: [Synth 8-6157] synthesizing module 'layer' [C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/layer.sv:3]
	Parameter H bound to: 28 - type: integer 
	Parameter W bound to: 28 - type: integer 
	Parameter OC bound to: 7 - type: integer 
	Parameter IC bound to: 0 - type: integer 
	Parameter LOAD_ADDR_LEN bound to: 9 - type: integer 
	Parameter STORE_ADDR_LEN bound to: 9 - type: integer 
	Parameter LOOP bound to: 27 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'load_kernels' [C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/load_kernels.v:7]
	Parameter VAL bound to: 71 - type: integer 
	Parameter IC bound to: 0 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'conv1_weight.mem' is read successfully [C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/load_kernels.v:53]
INFO: [Synth 8-6155] done synthesizing module 'load_kernels' (2#1) [C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/load_kernels.v:7]
INFO: [Synth 8-6157] synthesizing module 'conv' [C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/conv.v:3]
	Parameter H bound to: 28 - type: integer 
	Parameter W bound to: 28 - type: integer 
	Parameter IC bound to: 0 - type: integer 
	Parameter LOAD_ADDR_LEN bound to: 9 - type: integer 
	Parameter STORE_ADDR_LEN bound to: 9 - type: integer 
	Parameter LOOP bound to: 27 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'conv_control' [C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/conv_control.v:3]
	Parameter IC bound to: 0 - type: integer 
	Parameter IDLE bound to: 4'b0000 
	Parameter ADDR bound to: 4'b0001 
	Parameter LOAD bound to: 4'b0010 
	Parameter MAC0 bound to: 4'b0011 
	Parameter MAC1 bound to: 4'b0100 
	Parameter STORE bound to: 4'b0101 
	Parameter UPDATE_COUNTERS bound to: 4'b0110 
	Parameter CHECK_DONE bound to: 4'b0111 
	Parameter IDLE2 bound to: 4'b1000 
	Parameter TREE bound to: 4'b1001 
INFO: [Synth 8-6155] done synthesizing module 'conv_control' (3#1) [C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/conv_control.v:3]
INFO: [Synth 8-6157] synthesizing module 'counters' [C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/counters.v:3]
	Parameter LOOP bound to: 27 - type: integer 
	Parameter STEP bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'counters' (4#1) [C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/counters.v:3]
INFO: [Synth 8-6157] synthesizing module 'patch_addr_gen' [C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/patch_addr_gen.v:3]
	Parameter IC bound to: 0 - type: integer 
	Parameter ADDR_LEN bound to: 9 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'patch_addr_gen' (5#1) [C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/patch_addr_gen.v:3]
INFO: [Synth 8-6157] synthesizing module 'patch_data_latch' [C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/patch_data_latch.v:3]
	Parameter ADDR_LEN bound to: 9 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'patch_data_latch' (6#1) [C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/patch_data_latch.v:3]
INFO: [Synth 8-6157] synthesizing module 'comp' [C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/comp.v:3]
	Parameter W bound to: 28 - type: integer 
	Parameter ADDR_LEN bound to: 9 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'comp' (7#1) [C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/comp.v:3]
INFO: [Synth 8-6155] done synthesizing module 'conv' (8#1) [C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/conv.v:3]
INFO: [Synth 8-6157] synthesizing module 'layer_control' [C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/layer_control.v:3]
	Parameter IC bound to: 0 - type: integer 
	Parameter COUNT_OUT bound to: 4'b0000 
	Parameter CHANNEL_LOAD bound to: 4'b0001 
	Parameter CONV bound to: 4'b0010 
	Parameter POOL bound to: 4'b0011 
	Parameter IDLE bound to: 4'b0100 
	Parameter STOP bound to: 4'b0101 
	Parameter STORE bound to: 4'b0110 
	Parameter CHECK bound to: 4'b0111 
INFO: [Synth 8-6155] done synthesizing module 'layer_control' (9#1) [C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/layer_control.v:3]
INFO: [Synth 8-6157] synthesizing module 'channel_counter' [C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/counter.v:3]
	Parameter CHANNELS bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'channel_counter' (10#1) [C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/counter.v:3]
INFO: [Synth 8-6157] synthesizing module 'load_bias' [C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/load_bias.v:6]
	Parameter OC bound to: 7 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'conv1_bias.mem' is read successfully [C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/load_bias.v:23]
INFO: [Synth 8-6155] done synthesizing module 'load_bias' (11#1) [C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/load_bias.v:6]
INFO: [Synth 8-6155] done synthesizing module 'layer' (12#1) [C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/layer.sv:3]
INFO: [Synth 8-6157] synthesizing module 'layer_mem' [C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/layer_mem.v:3]
	Parameter CHANNEL_SIZE bound to: 783 - type: integer 
	Parameter LOAD_ADDR_LEN bound to: 9 - type: integer 
	Parameter STORE_ADDR_LEN bound to: 9 - type: integer 
	Parameter W bound to: 28 - type: integer 
	Parameter OC bound to: 7 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'pool' [C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/pool.sv:3]
	Parameter LOAD_ADDR_LEN bound to: 9 - type: integer 
	Parameter W bound to: 28 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'pool_control' [C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/pool_control.sv:11]
	Parameter IDLE bound to: 3'b000 
	Parameter LOAD bound to: 3'b001 
	Parameter STORE bound to: 3'b010 
	Parameter COUNT bound to: 3'b011 
	Parameter CHECK_DONE bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'pool_control' (13#1) [C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/pool_control.sv:11]
INFO: [Synth 8-6157] synthesizing module 'counters__parameterized0' [C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/counters.v:3]
	Parameter LOOP bound to: 26 - type: integer 
	Parameter STEP bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'counters__parameterized0' (13#1) [C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/counters.v:3]
WARNING: [Synth 8-7071] port 'load_full_patch' of module 'counters' is unconnected for instance 'counters_inst' [C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/pool.sv:44]
WARNING: [Synth 8-7023] instance 'counters_inst' of module 'counters' has 8 connections declared, but only 7 given [C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/pool.sv:44]
INFO: [Synth 8-6157] synthesizing module 'pool_data' [C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/pool_addr_gen.sv:3]
	Parameter W bound to: 28 - type: integer 
	Parameter ADDR_LEN bound to: 9 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pool_data' (14#1) [C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/pool_addr_gen.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'pool' (15#1) [C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/pool.sv:3]
INFO: [Synth 8-6157] synthesizing module 'mem' [C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/mem.v:4]
	Parameter DEPTH bound to: 783 - type: integer 
	Parameter LOAD_ADDR_LEN bound to: 9 - type: integer 
	Parameter STORE_ADDR_LEN bound to: 9 - type: integer 
	Parameter W bound to: 28 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mem' (16#1) [C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/mem.v:4]
INFO: [Synth 8-6155] done synthesizing module 'layer_mem' (17#1) [C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/layer_mem.v:3]
INFO: [Synth 8-6157] synthesizing module 'layer__parameterized0' [C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/layer.sv:3]
	Parameter H bound to: 14 - type: integer 
	Parameter W bound to: 14 - type: integer 
	Parameter OC bound to: 15 - type: integer 
	Parameter IC bound to: 7 - type: integer 
	Parameter LOAD_ADDR_LEN bound to: 9 - type: integer 
	Parameter STORE_ADDR_LEN bound to: 7 - type: integer 
	Parameter LOOP bound to: 13 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'load_kernels__parameterized0' [C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/load_kernels.v:7]
	Parameter VAL bound to: 1151 - type: integer 
	Parameter IC bound to: 7 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'conv2_weight.mem' is read successfully [C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/load_kernels.v:57]
INFO: [Synth 8-6155] done synthesizing module 'load_kernels__parameterized0' (17#1) [C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/load_kernels.v:7]
INFO: [Synth 8-6157] synthesizing module 'conv__parameterized0' [C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/conv.v:3]
	Parameter H bound to: 14 - type: integer 
	Parameter W bound to: 14 - type: integer 
	Parameter IC bound to: 7 - type: integer 
	Parameter LOAD_ADDR_LEN bound to: 9 - type: integer 
	Parameter STORE_ADDR_LEN bound to: 7 - type: integer 
	Parameter LOOP bound to: 13 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'conv_control__parameterized0' [C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/conv_control.v:3]
	Parameter IC bound to: 7 - type: integer 
	Parameter IDLE bound to: 4'b0000 
	Parameter ADDR bound to: 4'b0001 
	Parameter LOAD bound to: 4'b0010 
	Parameter MAC0 bound to: 4'b0011 
	Parameter MAC1 bound to: 4'b0100 
	Parameter STORE bound to: 4'b0101 
	Parameter UPDATE_COUNTERS bound to: 4'b0110 
	Parameter CHECK_DONE bound to: 4'b0111 
	Parameter IDLE2 bound to: 4'b1000 
	Parameter TREE bound to: 4'b1001 
INFO: [Synth 8-6155] done synthesizing module 'conv_control__parameterized0' (17#1) [C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/conv_control.v:3]
INFO: [Synth 8-6157] synthesizing module 'counters__parameterized1' [C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/counters.v:3]
	Parameter LOOP bound to: 13 - type: integer 
	Parameter STEP bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'counters__parameterized1' (17#1) [C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/counters.v:3]
INFO: [Synth 8-6157] synthesizing module 'patch_addr_gen__parameterized0' [C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/patch_addr_gen.v:3]
	Parameter IC bound to: 7 - type: integer 
	Parameter ADDR_LEN bound to: 9 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'patch_addr_gen__parameterized0' (17#1) [C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/patch_addr_gen.v:3]
INFO: [Synth 8-6157] synthesizing module 'comp__parameterized0' [C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/comp.v:3]
	Parameter W bound to: 14 - type: integer 
	Parameter ADDR_LEN bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'comp__parameterized0' (17#1) [C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/comp.v:3]
INFO: [Synth 8-6155] done synthesizing module 'conv__parameterized0' (17#1) [C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/conv.v:3]
INFO: [Synth 8-6157] synthesizing module 'adder_tree' [C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/adder_tree.v:3]
INFO: [Synth 8-6155] done synthesizing module 'adder_tree' (18#1) [C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/adder_tree.v:3]
INFO: [Synth 8-6157] synthesizing module 'layer_control__parameterized0' [C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/layer_control.v:3]
	Parameter IC bound to: 7 - type: integer 
	Parameter COUNT_OUT bound to: 4'b0000 
	Parameter CHANNEL_LOAD bound to: 4'b0001 
	Parameter CONV bound to: 4'b0010 
	Parameter POOL bound to: 4'b0011 
	Parameter IDLE bound to: 4'b0100 
	Parameter STOP bound to: 4'b0101 
	Parameter STORE bound to: 4'b0110 
	Parameter CHECK bound to: 4'b0111 
INFO: [Synth 8-6155] done synthesizing module 'layer_control__parameterized0' (18#1) [C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/layer_control.v:3]
INFO: [Synth 8-6157] synthesizing module 'channel_counter__parameterized0' [C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/counter.v:3]
	Parameter CHANNELS bound to: 15 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'channel_counter__parameterized0' (18#1) [C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/counter.v:3]
INFO: [Synth 8-6157] synthesizing module 'load_bias__parameterized0' [C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/load_bias.v:6]
	Parameter OC bound to: 15 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'conv2_bias.mem' is read successfully [C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/load_bias.v:27]
INFO: [Synth 8-6155] done synthesizing module 'load_bias__parameterized0' (18#1) [C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/load_bias.v:6]
INFO: [Synth 8-6155] done synthesizing module 'layer__parameterized0' (18#1) [C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/layer.sv:3]
INFO: [Synth 8-6157] synthesizing module 'layer_mem__parameterized0' [C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/layer_mem.v:3]
	Parameter CHANNEL_SIZE bound to: 195 - type: integer 
	Parameter LOAD_ADDR_LEN bound to: 7 - type: integer 
	Parameter STORE_ADDR_LEN bound to: 7 - type: integer 
	Parameter W bound to: 14 - type: integer 
	Parameter OC bound to: 15 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'pool__parameterized0' [C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/pool.sv:3]
	Parameter LOAD_ADDR_LEN bound to: 7 - type: integer 
	Parameter W bound to: 14 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'counters__parameterized2' [C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/counters.v:3]
	Parameter LOOP bound to: 12 - type: integer 
	Parameter STEP bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'counters__parameterized2' (18#1) [C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/counters.v:3]
WARNING: [Synth 8-7071] port 'load_full_patch' of module 'counters' is unconnected for instance 'counters_inst' [C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/pool.sv:44]
WARNING: [Synth 8-7023] instance 'counters_inst' of module 'counters' has 8 connections declared, but only 7 given [C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/pool.sv:44]
INFO: [Synth 8-6157] synthesizing module 'pool_data__parameterized0' [C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/pool_addr_gen.sv:3]
	Parameter W bound to: 14 - type: integer 
	Parameter ADDR_LEN bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pool_data__parameterized0' (18#1) [C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/pool_addr_gen.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'pool__parameterized0' (18#1) [C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/pool.sv:3]
INFO: [Synth 8-6157] synthesizing module 'mem__parameterized0' [C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/mem.v:4]
	Parameter DEPTH bound to: 195 - type: integer 
	Parameter LOAD_ADDR_LEN bound to: 7 - type: integer 
	Parameter STORE_ADDR_LEN bound to: 7 - type: integer 
	Parameter W bound to: 14 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mem__parameterized0' (18#1) [C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/mem.v:4]
INFO: [Synth 8-6155] done synthesizing module 'layer_mem__parameterized0' (18#1) [C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/layer_mem.v:3]
INFO: [Synth 8-6157] synthesizing module 'dense' [C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/dense.v:1]
	Parameter NC bound to: 9 - type: integer 
	Parameter WEIGHT_ADDR_LEN bound to: 10 - type: integer 
	Parameter OC bound to: 15 - type: integer 
	Parameter MAX_COL bound to: 12 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ftCounter' [C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/ftCounter.v:1]
	Parameter MAX_PIXELS bound to: 194 - type: integer 
	Parameter MAX_ROW bound to: 12 - type: integer 
	Parameter MAX_COL bound to: 12 - type: integer 
	Parameter MAX_CHANNEL bound to: 15 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ftCounter' (19#1) [C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/ftCounter.v:1]
INFO: [Synth 8-6157] synthesizing module 'weightMem' [C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/weightMem.v:1]
	Parameter FILE bound to: weightCol0.mem - type: string 
	Parameter NC bound to: 9 - type: integer 
	Parameter LOAD_ADDR_LENGTH bound to: 9 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'memory' [C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/memory.v:1]
	Parameter DEPTH bound to: 783 - type: integer 
	Parameter LOAD_ADDR_LEN bound to: 9 - type: integer 
	Parameter FILE bound to: weightCol0.mem - type: string 
INFO: [Synth 8-3876] $readmem data file 'weightCol0.mem' is read successfully [C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/memory.v:17]
INFO: [Synth 8-6155] done synthesizing module 'memory' (20#1) [C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/memory.v:1]
INFO: [Synth 8-6157] synthesizing module 'memory__parameterized0' [C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/memory.v:1]
	Parameter DEPTH bound to: 783 - type: integer 
	Parameter LOAD_ADDR_LEN bound to: 9 - type: integer 
	Parameter FILE bound to: weightCol1.mem - type: string 
INFO: [Synth 8-3876] $readmem data file 'weightCol1.mem' is read successfully [C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/memory.v:17]
INFO: [Synth 8-6155] done synthesizing module 'memory__parameterized0' (20#1) [C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/memory.v:1]
INFO: [Synth 8-6157] synthesizing module 'memory__parameterized1' [C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/memory.v:1]
	Parameter DEPTH bound to: 783 - type: integer 
	Parameter LOAD_ADDR_LEN bound to: 9 - type: integer 
	Parameter FILE bound to: weightCol2.mem - type: string 
INFO: [Synth 8-3876] $readmem data file 'weightCol2.mem' is read successfully [C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/memory.v:17]
INFO: [Synth 8-6155] done synthesizing module 'memory__parameterized1' (20#1) [C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/memory.v:1]
INFO: [Synth 8-6157] synthesizing module 'memory__parameterized2' [C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/memory.v:1]
	Parameter DEPTH bound to: 783 - type: integer 
	Parameter LOAD_ADDR_LEN bound to: 9 - type: integer 
	Parameter FILE bound to: weightCol3.mem - type: string 
INFO: [Synth 8-3876] $readmem data file 'weightCol3.mem' is read successfully [C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/memory.v:17]
INFO: [Synth 8-6155] done synthesizing module 'memory__parameterized2' (20#1) [C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/memory.v:1]
INFO: [Synth 8-6157] synthesizing module 'memory__parameterized3' [C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/memory.v:1]
	Parameter DEPTH bound to: 783 - type: integer 
	Parameter LOAD_ADDR_LEN bound to: 9 - type: integer 
	Parameter FILE bound to: weightCol4.mem - type: string 
INFO: [Synth 8-3876] $readmem data file 'weightCol4.mem' is read successfully [C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/memory.v:17]
INFO: [Synth 8-6155] done synthesizing module 'memory__parameterized3' (20#1) [C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/memory.v:1]
INFO: [Synth 8-6157] synthesizing module 'memory__parameterized4' [C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/memory.v:1]
	Parameter DEPTH bound to: 783 - type: integer 
	Parameter LOAD_ADDR_LEN bound to: 9 - type: integer 
	Parameter FILE bound to: weightCol5.mem - type: string 
INFO: [Synth 8-3876] $readmem data file 'weightCol5.mem' is read successfully [C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/memory.v:17]
INFO: [Synth 8-6155] done synthesizing module 'memory__parameterized4' (20#1) [C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/memory.v:1]
INFO: [Synth 8-6157] synthesizing module 'memory__parameterized5' [C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/memory.v:1]
	Parameter DEPTH bound to: 783 - type: integer 
	Parameter LOAD_ADDR_LEN bound to: 9 - type: integer 
	Parameter FILE bound to: weightCol6.mem - type: string 
INFO: [Synth 8-3876] $readmem data file 'weightCol6.mem' is read successfully [C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/memory.v:17]
INFO: [Synth 8-6155] done synthesizing module 'memory__parameterized5' (20#1) [C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/memory.v:1]
INFO: [Synth 8-6157] synthesizing module 'memory__parameterized6' [C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/memory.v:1]
	Parameter DEPTH bound to: 783 - type: integer 
	Parameter LOAD_ADDR_LEN bound to: 9 - type: integer 
	Parameter FILE bound to: weightCol7.mem - type: string 
INFO: [Synth 8-3876] $readmem data file 'weightCol7.mem' is read successfully [C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/memory.v:17]
INFO: [Synth 8-6155] done synthesizing module 'memory__parameterized6' (20#1) [C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/memory.v:1]
INFO: [Synth 8-6157] synthesizing module 'memory__parameterized7' [C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/memory.v:1]
	Parameter DEPTH bound to: 783 - type: integer 
	Parameter LOAD_ADDR_LEN bound to: 9 - type: integer 
	Parameter FILE bound to: weightCol8.mem - type: string 
INFO: [Synth 8-3876] $readmem data file 'weightCol8.mem' is read successfully [C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/memory.v:17]
INFO: [Synth 8-6155] done synthesizing module 'memory__parameterized7' (20#1) [C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/memory.v:1]
INFO: [Synth 8-6157] synthesizing module 'memory__parameterized8' [C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/memory.v:1]
	Parameter DEPTH bound to: 783 - type: integer 
	Parameter LOAD_ADDR_LEN bound to: 9 - type: integer 
	Parameter FILE bound to: weightCol9.mem - type: string 
INFO: [Synth 8-3876] $readmem data file 'weightCol9.mem' is read successfully [C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/memory.v:17]
INFO: [Synth 8-6155] done synthesizing module 'memory__parameterized8' (20#1) [C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/memory.v:1]
INFO: [Synth 8-6155] done synthesizing module 'weightMem' (21#1) [C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/weightMem.v:1]
WARNING: [Synth 8-689] width (11) of port connection 'addr1' does not match port width (10) of module 'weightMem' [C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/dense.v:69]
WARNING: [Synth 8-689] width (11) of port connection 'addr2' does not match port width (10) of module 'weightMem' [C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/dense.v:69]
INFO: [Synth 8-6157] synthesizing module 'compD' [C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/compD.v:1]
	Parameter NC bound to: 9 - type: integer 
	Parameter OC bound to: 15 - type: integer 
	Parameter FILE bound to: fc1_bias.mem - type: string 
WARNING: [Synth 8-2898] ignoring malformed $readmem task: invalid memory name [C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/compD.v:22]
INFO: [Synth 8-6155] done synthesizing module 'compD' (22#1) [C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/compD.v:1]
INFO: [Synth 8-6155] done synthesizing module 'dense' (23#1) [C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/dense.v:1]
INFO: [Synth 8-6155] done synthesizing module 'top' (24#1) [C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/top.v:4]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1039.555 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1039.555 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1039.555 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'conv_control'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'patch_data_latch'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'layer_control'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'pool_control'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'layer_control__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'conv_control__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                        000000001 |                             0000
                    ADDR |                        000000010 |                             0001
                    LOAD |                        000000100 |                             0010
                    MAC0 |                        000001000 |                             0011
                    MAC1 |                        000010000 |                             0100
                   IDLE2 |                        000100000 |                             1000
                   STORE |                        001000000 |                             0101
         UPDATE_COUNTERS |                        010000000 |                             0110
              CHECK_DONE |                        100000000 |                             0111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'conv_control'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE4 |                             0000 |                             0000
                 iSTATE3 |                             0001 |                             0001
                 iSTATE1 |                             0010 |                             0010
                  iSTATE |                             0011 |                             0011
                 iSTATE0 |                             0100 |                             0100
                 iSTATE9 |                             0101 |                             0101
                 iSTATE8 |                             0110 |                             0110
                 iSTATE6 |                             0111 |                             0111
                 iSTATE7 |                             1000 |                             1000
                 iSTATE5 |                             1001 |                             1001
                 iSTATE2 |                             1010 |                             1010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'patch_data_latch'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                           000001 |                             0100
            CHANNEL_LOAD |                           000010 |                             0001
                    CONV |                           000100 |                             0010
               COUNT_OUT |                           001000 |                             0000
                    POOL |                           010000 |                             0011
                    STOP |                           100000 |                             0101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'layer_control'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 |                              000
                    LOAD |                              001 |                              001
                   STORE |                              010 |                              010
                   COUNT |                              011 |                              011
              CHECK_DONE |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'pool_control'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                           000001 |                             0100
            CHANNEL_LOAD |                           000010 |                             0001
                    CONV |                           000100 |                             0010
               COUNT_OUT |                           001000 |                             0000
                    POOL |                           010000 |                             0011
                    STOP |                           100000 |                             0101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'layer_control__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                       0000000001 |                             0000
                    ADDR |                       0000000010 |                             0001
                    LOAD |                       0000000100 |                             0010
                    MAC0 |                       0000001000 |                             0011
                    MAC1 |                       0000010000 |                             0100
                   IDLE2 |                       0000100000 |                             1000
                    TREE |                       0001000000 |                             1001
                   STORE |                       0010000000 |                             0101
         UPDATE_COUNTERS |                       0100000000 |                             0110
              CHECK_DONE |                       1000000000 |                             0111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'conv_control__parameterized0'
INFO: [Synth 8-3971] The signal "mem__parameterized0:/mem_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1039.555 ; gain = 0.000
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 18    
	   3 Input   16 Bit       Adders := 10    
	   2 Input   16 Bit       Adders := 2     
	   2 Input   11 Bit       Adders := 1     
	   2 Input   10 Bit       Adders := 24    
	   3 Input    8 Bit       Adders := 29    
	   2 Input    8 Bit       Adders := 50    
	   4 Input    8 Bit       Adders := 10    
	   2 Input    7 Bit       Adders := 16    
	   2 Input    6 Bit       Adders := 2     
	   2 Input    5 Bit       Adders := 18    
	   2 Input    4 Bit       Adders := 52    
	   2 Input    3 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 123   
	                8 Bit    Registers := 500   
	                5 Bit    Registers := 72    
	                4 Bit    Registers := 26    
	                1 Bit    Registers := 108   
+---RAMs : 
	               6K Bit	(784 X 8 bit)          RAMs := 8     
	               1K Bit	(196 X 8 bit)          RAMs := 16    
+---ROMs : 
	                    ROMs := 22    
+---Muxes : 
	   2 Input   16 Bit        Muxes := 10    
	  10 Input   10 Bit        Muxes := 24    
	   2 Input   10 Bit        Muxes := 156   
	  11 Input   10 Bit        Muxes := 18    
	   9 Input    9 Bit        Muxes := 1     
	   2 Input    9 Bit        Muxes := 3     
	   2 Input    8 Bit        Muxes := 280   
	  17 Input    8 Bit        Muxes := 1     
	  11 Input    8 Bit        Muxes := 54    
	   9 Input    8 Bit        Muxes := 1     
	  10 Input    8 Bit        Muxes := 32    
	   6 Input    6 Bit        Muxes := 2     
	   2 Input    6 Bit        Muxes := 9     
	   2 Input    5 Bit        Muxes := 36    
	   2 Input    4 Bit        Muxes := 100   
	  14 Input    4 Bit        Muxes := 9     
	   2 Input    3 Bit        Muxes := 73    
	   5 Input    3 Bit        Muxes := 24    
	   2 Input    1 Bit        Muxes := 125   
	  10 Input    1 Bit        Muxes := 136   
	  11 Input    1 Bit        Muxes := 72    
	   9 Input    1 Bit        Muxes := 1     
	   5 Input    1 Bit        Muxes := 72    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP p_9_out, operation Mode is: C+A*(B:0x1c).
DSP Report: operator p_9_out is absorbed into DSP p_9_out.
DSP Report: operator p_8_in is absorbed into DSP p_9_out.
DSP Report: Generating DSP p_7_out, operation Mode is: C+A*(B:0x1c).
DSP Report: operator p_7_out is absorbed into DSP p_7_out.
DSP Report: operator p_6_in is absorbed into DSP p_7_out.
DSP Report: Generating DSP p_9_out, operation Mode is: C+A*(B:0x1c).
DSP Report: operator p_9_out is absorbed into DSP p_9_out.
DSP Report: operator p_8_in is absorbed into DSP p_9_out.
DSP Report: Generating DSP p_7_out, operation Mode is: C+A*(B:0x1c).
DSP Report: operator p_7_out is absorbed into DSP p_7_out.
DSP Report: operator p_6_in is absorbed into DSP p_7_out.
DSP Report: Generating DSP p_9_out, operation Mode is: C+A*(B:0x1c).
DSP Report: operator p_9_out is absorbed into DSP p_9_out.
DSP Report: operator p_8_in is absorbed into DSP p_9_out.
DSP Report: Generating DSP p_7_out, operation Mode is: C+A*(B:0x1c).
DSP Report: operator p_7_out is absorbed into DSP p_7_out.
DSP Report: operator p_6_in is absorbed into DSP p_7_out.
DSP Report: Generating DSP p_9_out, operation Mode is: C+A*(B:0x1c).
DSP Report: operator p_9_out is absorbed into DSP p_9_out.
DSP Report: operator p_8_in is absorbed into DSP p_9_out.
DSP Report: Generating DSP p_7_out, operation Mode is: C+A*(B:0x1c).
DSP Report: operator p_7_out is absorbed into DSP p_7_out.
DSP Report: operator p_6_in is absorbed into DSP p_7_out.
DSP Report: Generating DSP p_9_out, operation Mode is: C+A*(B:0x1c).
DSP Report: operator p_9_out is absorbed into DSP p_9_out.
DSP Report: operator p_8_in is absorbed into DSP p_9_out.
DSP Report: Generating DSP p_7_out, operation Mode is: C+A*(B:0x1c).
DSP Report: operator p_7_out is absorbed into DSP p_7_out.
DSP Report: operator p_6_in is absorbed into DSP p_7_out.
DSP Report: Generating DSP p_9_out, operation Mode is: C+A*(B:0x1c).
DSP Report: operator p_9_out is absorbed into DSP p_9_out.
DSP Report: operator p_8_in is absorbed into DSP p_9_out.
DSP Report: Generating DSP p_7_out, operation Mode is: C+A*(B:0x1c).
DSP Report: operator p_7_out is absorbed into DSP p_7_out.
DSP Report: operator p_6_in is absorbed into DSP p_7_out.
DSP Report: Generating DSP p_9_out, operation Mode is: C+A*(B:0x1c).
DSP Report: operator p_9_out is absorbed into DSP p_9_out.
DSP Report: operator p_8_in is absorbed into DSP p_9_out.
DSP Report: Generating DSP p_7_out, operation Mode is: C+A*(B:0x1c).
DSP Report: operator p_7_out is absorbed into DSP p_7_out.
DSP Report: operator p_6_in is absorbed into DSP p_7_out.
DSP Report: Generating DSP p_9_out, operation Mode is: C+A*(B:0x1c).
DSP Report: operator p_9_out is absorbed into DSP p_9_out.
DSP Report: operator p_8_in is absorbed into DSP p_9_out.
DSP Report: Generating DSP p_7_out, operation Mode is: C+A*(B:0x1c).
DSP Report: operator p_7_out is absorbed into DSP p_7_out.
DSP Report: operator p_6_in is absorbed into DSP p_7_out.
DSP Report: Generating DSP p_9_out, operation Mode is: C+A*(B:0x1c).
DSP Report: operator p_9_out is absorbed into DSP p_9_out.
DSP Report: operator p_8_in is absorbed into DSP p_9_out.
INFO: [Synth 8-3971] The signal "layer2_mem_inst/brams[0].mem_inst/mem_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "layer2_mem_inst/brams[1].mem_inst/mem_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "layer2_mem_inst/brams[2].mem_inst/mem_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "layer2_mem_inst/brams[3].mem_inst/mem_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "layer2_mem_inst/brams[4].mem_inst/mem_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "layer2_mem_inst/brams[5].mem_inst/mem_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "layer2_mem_inst/brams[6].mem_inst/mem_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "layer2_mem_inst/brams[7].mem_inst/mem_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "layer2_mem_inst/brams[8].mem_inst/mem_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "layer2_mem_inst/brams[9].mem_inst/mem_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "layer2_mem_inst/brams[10].mem_inst/mem_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "layer2_mem_inst/brams[11].mem_inst/mem_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "layer2_mem_inst/brams[12].mem_inst/mem_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "layer2_mem_inst/brams[13].mem_inst/mem_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "layer2_mem_inst/brams[14].mem_inst/mem_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "layer2_mem_inst/brams[15].mem_inst/mem_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:59 ; elapsed = 00:01:02 . Memory (MB): peak = 1364.340 ; gain = 324.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping	Report
+-------------+-----------------+---------------+----------------+
|Module Name  | RTL Object      | Depth x Width | Implemented As | 
+-------------+-----------------+---------------+----------------+
|load_kernels | p_0_out         | 128x8         | LUT            | 
|load_kernels | p_0_out         | 128x8         | LUT            | 
|load_kernels | p_0_out         | 128x8         | LUT            | 
|load_kernels | p_0_out         | 128x8         | LUT            | 
|load_kernels | p_0_out         | 128x8         | LUT            | 
|load_kernels | p_0_out         | 128x8         | LUT            | 
|load_kernels | p_0_out         | 128x8         | LUT            | 
|load_kernels | p_0_out         | 128x8         | LUT            | 
|load_kernels | p_0_out         | 128x8         | LUT            | 
|load_kernels | p_0_out         | 2048x8        | LUT            | 
|load_kernels | p_0_out         | 2048x8        | LUT            | 
|load_kernels | p_0_out         | 2048x8        | LUT            | 
|load_kernels | p_0_out         | 2048x8        | LUT            | 
|load_kernels | p_0_out         | 2048x8        | LUT            | 
|load_kernels | p_0_out         | 2048x8        | LUT            | 
|load_kernels | p_0_out         | 2048x8        | LUT            | 
|load_kernels | p_0_out         | 2048x8        | LUT            | 
|load_kernels | p_0_out         | 2048x8        | LUT            | 
|load_kernels | p_0_out         | 2048x8        | LUT            | 
|load_kernels | p_0_out         | 2048x8        | LUT            | 
|load_kernels | p_0_out         | 2048x8        | LUT            | 
|load_kernels | p_0_out         | 2048x8        | LUT            | 
|load_kernels | p_0_out         | 2048x8        | LUT            | 
|load_kernels | p_0_out         | 2048x8        | LUT            | 
|load_kernels | p_0_out         | 2048x8        | LUT            | 
|load_kernels | p_0_out         | 2048x8        | LUT            | 
|load_kernels | p_0_out         | 2048x8        | LUT            | 
|load_kernels | p_0_out         | 2048x8        | LUT            | 
|load_kernels | p_0_out         | 2048x8        | LUT            | 
|load_kernels | p_0_out         | 2048x8        | LUT            | 
|load_kernels | p_0_out         | 2048x8        | LUT            | 
|load_kernels | p_0_out         | 2048x8        | LUT            | 
|load_kernels | p_0_out         | 2048x8        | LUT            | 
|load_kernels | p_0_out         | 2048x8        | LUT            | 
|load_kernels | p_0_out         | 2048x8        | LUT            | 
|load_kernels | p_0_out         | 2048x8        | LUT            | 
|load_kernels | p_0_out         | 2048x8        | LUT            | 
|load_kernels | p_0_out         | 2048x8        | LUT            | 
|load_kernels | p_0_out         | 2048x8        | LUT            | 
|load_kernels | p_0_out         | 2048x8        | LUT            | 
|load_kernels | p_0_out         | 2048x8        | LUT            | 
|load_kernels | p_0_out         | 2048x8        | LUT            | 
|load_kernels | p_0_out         | 2048x8        | LUT            | 
|load_kernels | p_0_out         | 2048x8        | LUT            | 
|load_kernels | p_0_out         | 2048x8        | LUT            | 
|load_kernels | p_0_out         | 2048x8        | LUT            | 
|load_kernels | p_0_out         | 2048x8        | LUT            | 
|load_kernels | p_0_out         | 2048x8        | LUT            | 
|load_kernels | p_0_out         | 2048x8        | LUT            | 
|load_kernels | p_0_out         | 2048x8        | LUT            | 
|load_kernels | p_0_out         | 2048x8        | LUT            | 
|load_kernels | p_0_out         | 2048x8        | LUT            | 
|load_kernels | p_0_out         | 2048x8        | LUT            | 
|load_kernels | p_0_out         | 2048x8        | LUT            | 
|load_kernels | p_0_out         | 2048x8        | LUT            | 
|load_kernels | p_0_out         | 2048x8        | LUT            | 
|load_kernels | p_0_out         | 2048x8        | LUT            | 
|load_kernels | p_0_out         | 2048x8        | LUT            | 
|load_kernels | p_0_out         | 2048x8        | LUT            | 
|load_kernels | p_0_out         | 2048x8        | LUT            | 
|load_kernels | p_0_out         | 2048x8        | LUT            | 
|load_kernels | p_0_out         | 2048x8        | LUT            | 
|load_kernels | p_0_out         | 2048x8        | LUT            | 
|load_kernels | p_0_out         | 2048x8        | LUT            | 
|load_kernels | p_0_out         | 2048x8        | LUT            | 
|load_kernels | p_0_out         | 2048x8        | LUT            | 
|load_kernels | p_0_out         | 2048x8        | LUT            | 
|load_kernels | p_0_out         | 2048x8        | LUT            | 
|load_kernels | p_0_out         | 2048x8        | LUT            | 
|load_kernels | p_0_out         | 2048x8        | LUT            | 
|load_kernels | p_0_out         | 2048x8        | LUT            | 
|load_kernels | p_0_out         | 2048x8        | LUT            | 
|load_kernels | p_0_out         | 2048x8        | LUT            | 
|load_kernels | p_0_out         | 2048x8        | LUT            | 
|load_kernels | p_0_out         | 2048x8        | LUT            | 
|load_kernels | p_0_out         | 2048x8        | LUT            | 
|load_kernels | p_0_out         | 2048x8        | LUT            | 
|load_kernels | p_0_out         | 2048x8        | LUT            | 
|load_kernels | p_0_out         | 2048x8        | LUT            | 
|load_kernels | p_0_out         | 2048x8        | LUT            | 
|load_kernels | p_0_out         | 2048x8        | LUT            | 
|weightMem    | wmem0/dout1_reg | 1024x8        | Block RAM      | 
|weightMem    | wmem0/dout2_reg | 1024x8        | Block RAM      | 
|weightMem    | wmem1/dout1_reg | 1024x8        | Block RAM      | 
|weightMem    | wmem1/dout2_reg | 1024x8        | Block RAM      | 
|weightMem    | wmem2/dout1_reg | 1024x8        | Block RAM      | 
|weightMem    | wmem2/dout2_reg | 1024x8        | Block RAM      | 
|weightMem    | wmem3/dout1_reg | 1024x8        | Block RAM      | 
|weightMem    | wmem3/dout2_reg | 1024x8        | Block RAM      | 
|weightMem    | wmem4/dout1_reg | 1024x8        | Block RAM      | 
|weightMem    | wmem4/dout2_reg | 1024x8        | Block RAM      | 
|weightMem    | wmem5/dout1_reg | 1024x8        | Block RAM      | 
|weightMem    | wmem5/dout2_reg | 1024x8        | Block RAM      | 
|weightMem    | wmem6/dout1_reg | 1024x8        | Block RAM      | 
|weightMem    | wmem6/dout2_reg | 1024x8        | Block RAM      | 
|weightMem    | wmem7/dout1_reg | 1024x8        | Block RAM      | 
|weightMem    | wmem7/dout2_reg | 1024x8        | Block RAM      | 
|weightMem    | wmem8/dout1_reg | 1024x8        | Block RAM      | 
|weightMem    | wmem8/dout2_reg | 1024x8        | Block RAM      | 
|weightMem    | wmem9/dout1_reg | 1024x8        | Block RAM      | 
|weightMem    | wmem9/dout2_reg | 1024x8        | Block RAM      | 
|top          | p_0_out         | 2048x8        | LUT            | 
|top          | p_0_out         | 2048x8        | LUT            | 
|top          | p_0_out         | 2048x8        | LUT            | 
|top          | p_0_out         | 2048x8        | LUT            | 
|top          | p_0_out         | 2048x8        | LUT            | 
|top          | p_0_out         | 2048x8        | LUT            | 
|top          | p_0_out         | 2048x8        | LUT            | 
|top          | p_0_out         | 2048x8        | LUT            | 
|top          | p_0_out         | 2048x8        | LUT            | 
|top          | p_0_out         | 2048x8        | LUT            | 
|top          | p_0_out         | 2048x8        | LUT            | 
|top          | p_0_out         | 2048x8        | LUT            | 
|top          | p_0_out         | 2048x8        | LUT            | 
|top          | p_0_out         | 2048x8        | LUT            | 
|top          | p_0_out         | 2048x8        | LUT            | 
|top          | p_0_out         | 2048x8        | LUT            | 
|top          | p_0_out         | 2048x8        | LUT            | 
|top          | p_0_out         | 2048x8        | LUT            | 
|top          | p_0_out         | 2048x8        | LUT            | 
|top          | p_0_out         | 2048x8        | LUT            | 
|top          | p_0_out         | 2048x8        | LUT            | 
|top          | p_0_out         | 2048x8        | LUT            | 
|top          | p_0_out         | 2048x8        | LUT            | 
|top          | p_0_out         | 2048x8        | LUT            | 
|top          | p_0_out         | 2048x8        | LUT            | 
|top          | p_0_out         | 2048x8        | LUT            | 
|top          | p_0_out         | 2048x8        | LUT            | 
|top          | p_0_out         | 2048x8        | LUT            | 
|top          | p_0_out         | 2048x8        | LUT            | 
|top          | p_0_out         | 2048x8        | LUT            | 
|top          | p_0_out         | 2048x8        | LUT            | 
|top          | p_0_out         | 2048x8        | LUT            | 
|top          | p_0_out         | 2048x8        | LUT            | 
|top          | p_0_out         | 2048x8        | LUT            | 
|top          | p_0_out         | 2048x8        | LUT            | 
|top          | p_0_out         | 2048x8        | LUT            | 
|top          | p_0_out         | 2048x8        | LUT            | 
|top          | p_0_out         | 2048x8        | LUT            | 
|top          | p_0_out         | 2048x8        | LUT            | 
|top          | p_0_out         | 2048x8        | LUT            | 
|top          | p_0_out         | 2048x8        | LUT            | 
|top          | p_0_out         | 2048x8        | LUT            | 
|top          | p_0_out         | 2048x8        | LUT            | 
|top          | p_0_out         | 2048x8        | LUT            | 
|top          | p_0_out         | 2048x8        | LUT            | 
|top          | p_0_out         | 2048x8        | LUT            | 
|top          | p_0_out         | 2048x8        | LUT            | 
|top          | p_0_out         | 2048x8        | LUT            | 
|top          | p_0_out         | 2048x8        | LUT            | 
|top          | p_0_out         | 2048x8        | LUT            | 
|top          | p_0_out         | 2048x8        | LUT            | 
|top          | p_0_out         | 2048x8        | LUT            | 
|top          | p_0_out         | 2048x8        | LUT            | 
|top          | p_0_out         | 2048x8        | LUT            | 
|top          | p_0_out         | 2048x8        | LUT            | 
|top          | p_0_out         | 2048x8        | LUT            | 
|top          | p_0_out         | 2048x8        | LUT            | 
|top          | p_0_out         | 2048x8        | LUT            | 
|top          | p_0_out         | 2048x8        | LUT            | 
|top          | p_0_out         | 2048x8        | LUT            | 
|top          | p_0_out         | 2048x8        | LUT            | 
|top          | p_0_out         | 2048x8        | LUT            | 
|top          | p_0_out         | 2048x8        | LUT            | 
|top          | p_0_out         | 2048x8        | LUT            | 
|top          | p_0_out         | 2048x8        | LUT            | 
|top          | p_0_out         | 2048x8        | LUT            | 
|top          | p_0_out         | 2048x8        | LUT            | 
|top          | p_0_out         | 2048x8        | LUT            | 
|top          | p_0_out         | 2048x8        | LUT            | 
|top          | p_0_out         | 2048x8        | LUT            | 
|top          | p_0_out         | 2048x8        | LUT            | 
|top          | p_0_out         | 2048x8        | LUT            | 
|top          | p_0_out         | 128x8         | LUT            | 
|top          | p_0_out         | 128x8         | LUT            | 
|top          | p_0_out         | 128x8         | LUT            | 
|top          | p_0_out         | 128x8         | LUT            | 
|top          | p_0_out         | 128x8         | LUT            | 
|top          | p_0_out         | 128x8         | LUT            | 
|top          | p_0_out         | 128x8         | LUT            | 
|top          | p_0_out         | 128x8         | LUT            | 
|top          | p_0_out         | 128x8         | LUT            | 
+-------------+-----------------+---------------+----------------+


Block RAM: Preliminary Mapping	Report (see note below)
-------NONE-------
Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping	Report (see note below)
+------------------------------------+------------+-----------+----------------------+----------------------------+
|Module Name                         | RTL Object | Inference | Size (Depth x Width) | Primitives                 | 
+------------------------------------+------------+-----------+----------------------+----------------------------+
|layer1_mem_inst/\brams[0].mem_inst  | mem_reg    | Implied   | 1 K x 8              | RAM64X1D x 52	RAM64M x 52	 | 
|layer1_mem_inst/\brams[1].mem_inst  | mem_reg    | Implied   | 1 K x 8              | RAM64X1D x 52	RAM64M x 52	 | 
|layer1_mem_inst/\brams[2].mem_inst  | mem_reg    | Implied   | 1 K x 8              | RAM64X1D x 52	RAM64M x 52	 | 
|layer1_mem_inst/\brams[3].mem_inst  | mem_reg    | Implied   | 1 K x 8              | RAM64X1D x 52	RAM64M x 52	 | 
|layer1_mem_inst/\brams[4].mem_inst  | mem_reg    | Implied   | 1 K x 8              | RAM64X1D x 52	RAM64M x 52	 | 
|layer1_mem_inst/\brams[5].mem_inst  | mem_reg    | Implied   | 1 K x 8              | RAM64X1D x 52	RAM64M x 52	 | 
|layer1_mem_inst/\brams[6].mem_inst  | mem_reg    | Implied   | 1 K x 8              | RAM64X1D x 52	RAM64M x 52	 | 
|layer1_mem_inst/\brams[7].mem_inst  | mem_reg    | Implied   | 1 K x 8              | RAM64X1D x 52	RAM64M x 52	 | 
+------------------------------------+------------+-----------+----------------------+----------------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping	Report (see note below)
+---------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name    | DSP Mapping  | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+---------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|patch_addr_gen | C+A*(B:0x1c) | 10     | 5      | 7      | -      | 10     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|patch_addr_gen | C+A*(B:0x1c) | 10     | 5      | 7      | -      | 10     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|patch_addr_gen | C+A*(B:0x1c) | 10     | 5      | 7      | -      | 10     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|patch_addr_gen | C+A*(B:0x1c) | 10     | 5      | 7      | -      | 10     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|patch_addr_gen | C+A*(B:0x1c) | 10     | 5      | 7      | -      | 10     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|patch_addr_gen | C+A*(B:0x1c) | 10     | 5      | 7      | -      | 10     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|patch_addr_gen | C+A*(B:0x1c) | 10     | 5      | 7      | -      | 10     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|patch_addr_gen | C+A*(B:0x1c) | 10     | 5      | 7      | -      | 10     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|patch_addr_gen | C+A*(B:0x1c) | 10     | 5      | 7      | -      | 10     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|patch_addr_gen | C+A*(B:0x1c) | 10     | 5      | 7      | -      | 10     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|patch_addr_gen | C+A*(B:0x1c) | 10     | 5      | 7      | -      | 10     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|patch_addr_gen | C+A*(B:0x1c) | 10     | 5      | 7      | -      | 10     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|patch_addr_gen | C+A*(B:0x1c) | 10     | 5      | 7      | -      | 10     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|patch_addr_gen | C+A*(B:0x1c) | 10     | 5      | 7      | -      | 10     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|patch_addr_gen | C+A*(B:0x1c) | 10     | 5      | 7      | -      | 10     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|patch_addr_gen | C+A*(B:0x1c) | 10     | 5      | 7      | -      | 10     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|patch_addr_gen | C+A*(B:0x1c) | 10     | 5      | 6      | -      | 10     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
+---------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:00 ; elapsed = 00:01:02 . Memory (MB): peak = 1364.340 ; gain = 324.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping	Report
-------NONE-------

Distributed RAM: Final Mapping	Report
+------------------------------------+------------+-----------+----------------------+----------------------------+
|Module Name                         | RTL Object | Inference | Size (Depth x Width) | Primitives                 | 
+------------------------------------+------------+-----------+----------------------+----------------------------+
|layer1_mem_inst/\brams[0].mem_inst  | mem_reg    | Implied   | 1 K x 8              | RAM64X1D x 52	RAM64M x 52	 | 
|layer1_mem_inst/\brams[1].mem_inst  | mem_reg    | Implied   | 1 K x 8              | RAM64X1D x 52	RAM64M x 52	 | 
|layer1_mem_inst/\brams[2].mem_inst  | mem_reg    | Implied   | 1 K x 8              | RAM64X1D x 52	RAM64M x 52	 | 
|layer1_mem_inst/\brams[3].mem_inst  | mem_reg    | Implied   | 1 K x 8              | RAM64X1D x 52	RAM64M x 52	 | 
|layer1_mem_inst/\brams[4].mem_inst  | mem_reg    | Implied   | 1 K x 8              | RAM64X1D x 52	RAM64M x 52	 | 
|layer1_mem_inst/\brams[5].mem_inst  | mem_reg    | Implied   | 1 K x 8              | RAM64X1D x 52	RAM64M x 52	 | 
|layer1_mem_inst/\brams[6].mem_inst  | mem_reg    | Implied   | 1 K x 8              | RAM64X1D x 52	RAM64M x 52	 | 
|layer1_mem_inst/\brams[7].mem_inst  | mem_reg    | Implied   | 1 K x 8              | RAM64X1D x 52	RAM64M x 52	 | 
+------------------------------------+------------+-----------+----------------------+----------------------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance mem_inst/data_out1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mem_inst/data_out1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer2_mem_inst/brams[0].mem_inst/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer2_mem_inst/brams[0].mem_inst/mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer2_mem_inst/brams[1].mem_inst/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer2_mem_inst/brams[1].mem_inst/mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer2_mem_inst/brams[2].mem_inst/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer2_mem_inst/brams[2].mem_inst/mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer2_mem_inst/brams[3].mem_inst/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer2_mem_inst/brams[3].mem_inst/mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer2_mem_inst/brams[4].mem_inst/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer2_mem_inst/brams[4].mem_inst/mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer2_mem_inst/brams[5].mem_inst/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer2_mem_inst/brams[5].mem_inst/mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer2_mem_inst/brams[6].mem_inst/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer2_mem_inst/brams[6].mem_inst/mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer2_mem_inst/brams[7].mem_inst/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer2_mem_inst/brams[7].mem_inst/mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer2_mem_inst/brams[8].mem_inst/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer2_mem_inst/brams[8].mem_inst/mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer2_mem_inst/brams[9].mem_inst/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer2_mem_inst/brams[9].mem_inst/mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer2_mem_inst/brams[10].mem_inst/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer2_mem_inst/brams[10].mem_inst/mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer2_mem_inst/brams[11].mem_inst/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer2_mem_inst/brams[11].mem_inst/mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer2_mem_inst/brams[12].mem_inst/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer2_mem_inst/brams[12].mem_inst/mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer2_mem_inst/brams[13].mem_inst/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer2_mem_inst/brams[13].mem_inst/mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer2_mem_inst/brams[14].mem_inst/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer2_mem_inst/brams[14].mem_inst/mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer2_mem_inst/brams[15].mem_inst/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer2_mem_inst/brams[15].mem_inst/mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dense/loadWeights/wmem0/dout1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dense/loadWeights/wmem0/dout1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dense/loadWeights/wmem1/dout1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dense/loadWeights/wmem1/dout1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dense/loadWeights/wmem2/dout1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dense/loadWeights/wmem2/dout1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dense/loadWeights/wmem3/dout1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dense/loadWeights/wmem3/dout1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dense/loadWeights/wmem4/dout1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dense/loadWeights/wmem4/dout1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dense/loadWeights/wmem5/dout1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dense/loadWeights/wmem5/dout1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dense/loadWeights/wmem6/dout1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dense/loadWeights/wmem6/dout1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dense/loadWeights/wmem7/dout1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dense/loadWeights/wmem7/dout1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dense/loadWeights/wmem8/dout1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dense/loadWeights/wmem8/dout1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dense/loadWeights/wmem9/dout1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dense/loadWeights/wmem9/dout1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:04 ; elapsed = 00:01:06 . Memory (MB): peak = 1364.340 ; gain = 324.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:06 ; elapsed = 00:01:09 . Memory (MB): peak = 1364.340 ; gain = 324.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:06 ; elapsed = 00:01:09 . Memory (MB): peak = 1364.340 ; gain = 324.785
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin dense/done with 1st driver pin 'dense/count/complete_reg/Q' [C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/ftCounter.v:24]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin dense/done with 2nd driver pin 'dense/done_reg/Q' [C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.srcs/sources_1/new/dense.v:34]

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        1|Failed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:07 ; elapsed = 00:01:10 . Memory (MB): peak = 1364.340 ; gain = 324.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:07 ; elapsed = 00:01:10 . Memory (MB): peak = 1364.340 ; gain = 324.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:08 ; elapsed = 00:01:10 . Memory (MB): peak = 1364.340 ; gain = 324.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:08 ; elapsed = 00:01:10 . Memory (MB): peak = 1364.340 ; gain = 324.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |CARRY4   |  1257|
|3     |DSP48E1  |     3|
|4     |LUT1     |    98|
|5     |LUT2     |  2745|
|6     |LUT3     |  3463|
|7     |LUT4     |  3355|
|8     |LUT5     |  1709|
|9     |LUT6     |  4526|
|10    |MUXF7    |   733|
|11    |MUXF8    |   183|
|12    |RAM64M   |   416|
|13    |RAM64X1D |   416|
|14    |RAMB18E1 |    43|
|15    |FDCE     |  2531|
|16    |FDPE     |    92|
|17    |FDRE     |  1465|
|18    |FDSE     |    63|
|19    |IBUF     |     2|
|20    |OBUF     |    80|
+------+---------+------+

Report Instance Areas: 
+------+------------------------------------------+---------------------------------+------+
|      |Instance                                  |Module                           |Cells |
+------+------------------------------------------+---------------------------------+------+
|1     |top                                       |                                 | 23181|
|2     |  dense                                   |dense                            |  1313|
|3     |    compute                               |compD                            |   580|
|4     |    count                                 |ftCounter                        |    73|
|5     |    loadWeights                           |weightMem                        |   633|
|6     |      wmem0                               |memory                           |    49|
|7     |      wmem1                               |memory__parameterized0           |    65|
|8     |      wmem2                               |memory__parameterized1           |    72|
|9     |      wmem3                               |memory__parameterized2           |    66|
|10    |      wmem4                               |memory__parameterized3           |    54|
|11    |      wmem5                               |memory__parameterized4           |    69|
|12    |      wmem6                               |memory__parameterized5           |    61|
|13    |      wmem7                               |memory__parameterized6           |    64|
|14    |      wmem8                               |memory__parameterized7           |    65|
|15    |      wmem9                               |memory__parameterized8           |    68|
|16    |  layer1_inst                             |layer                            |  1566|
|17    |    \conv_single.conv_inst                |conv                             |   985|
|18    |      comp_inst                           |comp                             |   121|
|19    |      control_inst                        |conv_control                     |    29|
|20    |      counters_inst                       |counters                         |   321|
|21    |      patch_addr_inst                     |patch_addr_gen                   |   137|
|22    |      patch_data_inst                     |patch_data_latch_146             |   377|
|23    |    layer_control_inst                    |layer_control                    |   238|
|24    |    load_bias_inst                        |load_bias                        |     4|
|25    |    out_counter                           |channel_counter                  |    50|
|26    |    \single_kernel.load_kernel_inst       |load_kernels                     |   288|
|27    |  layer1_mem_inst                         |layer_mem                        |  3642|
|28    |    \brams[0].mem_inst                    |mem                              |   184|
|29    |    \brams[0].pool_inst                   |pool                             |   271|
|30    |      counters_inst                       |counters__parameterized0_143     |    29|
|31    |      pool_control_inst                   |pool_control_144                 |    11|
|32    |      pool_data_inst                      |pool_data_145                    |   231|
|33    |    \brams[1].mem_inst                    |mem_110                          |   184|
|34    |    \brams[1].pool_inst                   |pool_111                         |   271|
|35    |      counters_inst                       |counters__parameterized0_140     |    29|
|36    |      pool_control_inst                   |pool_control_141                 |    11|
|37    |      pool_data_inst                      |pool_data_142                    |   231|
|38    |    \brams[2].mem_inst                    |mem_112                          |   184|
|39    |    \brams[2].pool_inst                   |pool_113                         |   271|
|40    |      counters_inst                       |counters__parameterized0_137     |    29|
|41    |      pool_control_inst                   |pool_control_138                 |    11|
|42    |      pool_data_inst                      |pool_data_139                    |   231|
|43    |    \brams[3].mem_inst                    |mem_114                          |   184|
|44    |    \brams[3].pool_inst                   |pool_115                         |   271|
|45    |      counters_inst                       |counters__parameterized0_134     |    29|
|46    |      pool_control_inst                   |pool_control_135                 |    11|
|47    |      pool_data_inst                      |pool_data_136                    |   231|
|48    |    \brams[4].mem_inst                    |mem_116                          |   184|
|49    |    \brams[4].pool_inst                   |pool_117                         |   271|
|50    |      counters_inst                       |counters__parameterized0_131     |    29|
|51    |      pool_control_inst                   |pool_control_132                 |    11|
|52    |      pool_data_inst                      |pool_data_133                    |   231|
|53    |    \brams[5].mem_inst                    |mem_118                          |   184|
|54    |    \brams[5].pool_inst                   |pool_119                         |   271|
|55    |      counters_inst                       |counters__parameterized0_128     |    29|
|56    |      pool_control_inst                   |pool_control_129                 |    11|
|57    |      pool_data_inst                      |pool_data_130                    |   231|
|58    |    \brams[6].mem_inst                    |mem_120                          |   184|
|59    |    \brams[6].pool_inst                   |pool_121                         |   271|
|60    |      counters_inst                       |counters__parameterized0_125     |    29|
|61    |      pool_control_inst                   |pool_control_126                 |    11|
|62    |      pool_data_inst                      |pool_data_127                    |   231|
|63    |    \brams[7].mem_inst                    |mem_122                          |   184|
|64    |    \brams[7].pool_inst                   |pool_123                         |   271|
|65    |      counters_inst                       |counters__parameterized0         |    29|
|66    |      pool_control_inst                   |pool_control_124                 |    11|
|67    |      pool_data_inst                      |pool_data                        |   231|
|68    |  layer2_inst                             |layer__parameterized0            | 11742|
|69    |    \conv_multi.conv_blocks[0].conv_inst  |conv__parameterized0             |  1131|
|70    |      comp_inst                           |comp__parameterized0_106         |   109|
|71    |      control_inst                        |conv_control__parameterized0_107 |    29|
|72    |      counters_inst                       |counters__parameterized1_108     |   288|
|73    |      patch_addr_inst                     |patch_addr_gen__parameterized0   |   138|
|74    |      patch_data_inst                     |patch_data_latch_109             |   567|
|75    |    \conv_multi.conv_blocks[1].conv_inst  |conv__parameterized0_75          |   725|
|76    |      comp_inst                           |comp__parameterized0_102         |   109|
|77    |      control_inst                        |conv_control__parameterized0_103 |    27|
|78    |      counters_inst                       |counters__parameterized1_104     |    24|
|79    |      patch_data_inst                     |patch_data_latch_105             |   565|
|80    |    \conv_multi.conv_blocks[2].conv_inst  |conv__parameterized0_76          |   726|
|81    |      comp_inst                           |comp__parameterized0_98          |   109|
|82    |      control_inst                        |conv_control__parameterized0_99  |    28|
|83    |      counters_inst                       |counters__parameterized1_100     |    24|
|84    |      patch_data_inst                     |patch_data_latch_101             |   565|
|85    |    \conv_multi.conv_blocks[3].conv_inst  |conv__parameterized0_77          |   729|
|86    |      comp_inst                           |comp__parameterized0_94          |   109|
|87    |      control_inst                        |conv_control__parameterized0_95  |    30|
|88    |      counters_inst                       |counters__parameterized1_96      |    25|
|89    |      patch_data_inst                     |patch_data_latch_97              |   565|
|90    |    \conv_multi.conv_blocks[4].conv_inst  |conv__parameterized0_78          |   717|
|91    |      comp_inst                           |comp__parameterized0_90          |   109|
|92    |      control_inst                        |conv_control__parameterized0_91  |    27|
|93    |      counters_inst                       |counters__parameterized1_92      |    24|
|94    |      patch_data_inst                     |patch_data_latch_93              |   557|
|95    |    \conv_multi.conv_blocks[5].conv_inst  |conv__parameterized0_79          |   721|
|96    |      comp_inst                           |comp__parameterized0_86          |   109|
|97    |      control_inst                        |conv_control__parameterized0_87  |    27|
|98    |      counters_inst                       |counters__parameterized1_88      |    24|
|99    |      patch_data_inst                     |patch_data_latch_89              |   561|
|100   |    \conv_multi.conv_blocks[6].conv_inst  |conv__parameterized0_80          |   729|
|101   |      comp_inst                           |comp__parameterized0_82          |   109|
|102   |      control_inst                        |conv_control__parameterized0_83  |    30|
|103   |      counters_inst                       |counters__parameterized1_84      |    25|
|104   |      patch_data_inst                     |patch_data_latch_85              |   565|
|105   |    \conv_multi.conv_blocks[7].conv_inst  |conv__parameterized0_81          |   725|
|106   |      comp_inst                           |comp__parameterized0             |   109|
|107   |      control_inst                        |conv_control__parameterized0     |    27|
|108   |      counters_inst                       |counters__parameterized1         |    24|
|109   |      patch_data_inst                     |patch_data_latch                 |   565|
|110   |    layer_control_inst                    |layer_control__parameterized0    |   419|
|111   |    load_bias_inst                        |load_bias__parameterized0        |     6|
|112   |    \multiple_kernels.load_kernels_inst   |load_kernels__parameterized0     |  2735|
|113   |    out_counter                           |channel_counter__parameterized0  |  2251|
|114   |    \summed_result.adder_inst             |adder_tree                       |   128|
|115   |  layer2_mem_inst                         |layer_mem__parameterized0        |  3823|
|116   |    \brams[0].mem_inst                    |mem__parameterized0              |     2|
|117   |    \brams[0].pool_inst                   |pool__parameterized0             |   192|
|118   |      counters_inst                       |counters__parameterized2_72      |    32|
|119   |      pool_control_inst                   |pool_control_73                  |    10|
|120   |      pool_data_inst                      |pool_data__parameterized0_74     |   150|
|121   |    \brams[10].mem_inst                   |mem__parameterized0_0            |     2|
|122   |    \brams[10].pool_inst                  |pool__parameterized0_1           |   192|
|123   |      counters_inst                       |counters__parameterized2_69      |    32|
|124   |      pool_control_inst                   |pool_control_70                  |    10|
|125   |      pool_data_inst                      |pool_data__parameterized0_71     |   150|
|126   |    \brams[11].mem_inst                   |mem__parameterized0_2            |    18|
|127   |    \brams[11].pool_inst                  |pool__parameterized0_3           |   192|
|128   |      counters_inst                       |counters__parameterized2_66      |    32|
|129   |      pool_control_inst                   |pool_control_67                  |    10|
|130   |      pool_data_inst                      |pool_data__parameterized0_68     |   150|
|131   |    \brams[12].mem_inst                   |mem__parameterized0_4            |     2|
|132   |    \brams[12].pool_inst                  |pool__parameterized0_5           |   192|
|133   |      counters_inst                       |counters__parameterized2_63      |    32|
|134   |      pool_control_inst                   |pool_control_64                  |    10|
|135   |      pool_data_inst                      |pool_data__parameterized0_65     |   150|
|136   |    \brams[13].mem_inst                   |mem__parameterized0_6            |   424|
|137   |    \brams[13].pool_inst                  |pool__parameterized0_7           |   192|
|138   |      counters_inst                       |counters__parameterized2_60      |    32|
|139   |      pool_control_inst                   |pool_control_61                  |    10|
|140   |      pool_data_inst                      |pool_data__parameterized0_62     |   150|
|141   |    \brams[14].mem_inst                   |mem__parameterized0_8            |     2|
|142   |    \brams[14].pool_inst                  |pool__parameterized0_9           |   193|
|143   |      counters_inst                       |counters__parameterized2_57      |    32|
|144   |      pool_control_inst                   |pool_control_58                  |    10|
|145   |      pool_data_inst                      |pool_data__parameterized0_59     |   151|
|146   |    \brams[15].mem_inst                   |mem__parameterized0_10           |   154|
|147   |    \brams[15].pool_inst                  |pool__parameterized0_11          |   192|
|148   |      counters_inst                       |counters__parameterized2_54      |    32|
|149   |      pool_control_inst                   |pool_control_55                  |    10|
|150   |      pool_data_inst                      |pool_data__parameterized0_56     |   150|
|151   |    \brams[1].mem_inst                    |mem__parameterized0_12           |    32|
|152   |    \brams[1].pool_inst                   |pool__parameterized0_13          |   192|
|153   |      counters_inst                       |counters__parameterized2_51      |    32|
|154   |      pool_control_inst                   |pool_control_52                  |    10|
|155   |      pool_data_inst                      |pool_data__parameterized0_53     |   150|
|156   |    \brams[2].mem_inst                    |mem__parameterized0_14           |     2|
|157   |    \brams[2].pool_inst                   |pool__parameterized0_15          |   192|
|158   |      counters_inst                       |counters__parameterized2_48      |    32|
|159   |      pool_control_inst                   |pool_control_49                  |    10|
|160   |      pool_data_inst                      |pool_data__parameterized0_50     |   150|
|161   |    \brams[3].mem_inst                    |mem__parameterized0_16           |    18|
|162   |    \brams[3].pool_inst                   |pool__parameterized0_17          |   192|
|163   |      counters_inst                       |counters__parameterized2_45      |    32|
|164   |      pool_control_inst                   |pool_control_46                  |    10|
|165   |      pool_data_inst                      |pool_data__parameterized0_47     |   150|
|166   |    \brams[4].mem_inst                    |mem__parameterized0_18           |     2|
|167   |    \brams[4].pool_inst                   |pool__parameterized0_19          |   193|
|168   |      counters_inst                       |counters__parameterized2_42      |    32|
|169   |      pool_control_inst                   |pool_control_43                  |    11|
|170   |      pool_data_inst                      |pool_data__parameterized0_44     |   150|
|171   |    \brams[5].mem_inst                    |mem__parameterized0_20           |    32|
|172   |    \brams[5].pool_inst                   |pool__parameterized0_21          |   193|
|173   |      counters_inst                       |counters__parameterized2_39      |    32|
|174   |      pool_control_inst                   |pool_control_40                  |    11|
|175   |      pool_data_inst                      |pool_data__parameterized0_41     |   150|
|176   |    \brams[6].mem_inst                    |mem__parameterized0_22           |     2|
|177   |    \brams[6].pool_inst                   |pool__parameterized0_23          |   193|
|178   |      counters_inst                       |counters__parameterized2_36      |    32|
|179   |      pool_control_inst                   |pool_control_37                  |    11|
|180   |      pool_data_inst                      |pool_data__parameterized0_38     |   150|
|181   |    \brams[7].mem_inst                    |mem__parameterized0_24           |    18|
|182   |    \brams[7].pool_inst                   |pool__parameterized0_25          |   192|
|183   |      counters_inst                       |counters__parameterized2_33      |    32|
|184   |      pool_control_inst                   |pool_control_34                  |    10|
|185   |      pool_data_inst                      |pool_data__parameterized0_35     |   150|
|186   |    \brams[8].mem_inst                    |mem__parameterized0_26           |     2|
|187   |    \brams[8].pool_inst                   |pool__parameterized0_27          |   192|
|188   |      counters_inst                       |counters__parameterized2_30      |    32|
|189   |      pool_control_inst                   |pool_control_31                  |    10|
|190   |      pool_data_inst                      |pool_data__parameterized0_32     |   150|
|191   |    \brams[9].mem_inst                    |mem__parameterized0_28           |    32|
|192   |    \brams[9].pool_inst                   |pool__parameterized0_29          |   192|
|193   |      counters_inst                       |counters__parameterized2         |    32|
|194   |      pool_control_inst                   |pool_control                     |    10|
|195   |      pool_data_inst                      |pool_data__parameterized0        |   150|
|196   |  mem_inst                                |image_mem                        |     1|
+------+------------------------------------------+---------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:08 ; elapsed = 00:01:10 . Memory (MB): peak = 1364.340 ; gain = 324.785
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 2 critical warnings and 7 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:08 ; elapsed = 00:01:10 . Memory (MB): peak = 1364.340 ; gain = 324.785
Synthesis Optimization Complete : Time (s): cpu = 00:01:08 ; elapsed = 00:01:10 . Memory (MB): peak = 1364.340 ; gain = 324.785
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.321 . Memory (MB): peak = 1364.340 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 3051 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1364.340 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 832 instances were transformed.
  RAM64M => RAM64M (RAMD64E(x4)): 416 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 416 instances

INFO: [Common 17-83] Releasing license: Synthesis
208 Infos, 7 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:13 ; elapsed = 00:01:17 . Memory (MB): peak = 1364.340 ; gain = 324.785
INFO: [Common 17-1381] The checkpoint 'C:/Users/fs09192/Downloads/proj/CNN-on-FPGA/project_2/project_2.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Aug  4 12:35:18 2025...
