
*** Running vivado
    with args -log main_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source main_wrapper.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source main_wrapper.tcl -notrace
Command: synth_design -top main_wrapper -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 5580 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 716.828 ; gain = 177.754
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'main_wrapper' [C:/Users/truem/lab2/lab2.srcs/sources_1/new/main_wrapper.v:23]
INFO: [Synth 8-6157] synthesizing module 'main' [C:/Users/truem/lab2/lab2.srcs/sources_1/new/main.v:23]
	Parameter IDLE bound to: 2'b00 
	Parameter WORK bound to: 2'b01 
	Parameter WAIT_ADD bound to: 2'b10 
	Parameter READY bound to: 2'b11 
INFO: [Synth 8-6157] synthesizing module 'addsub' [C:/Users/truem/lab2/lab2.srcs/sources_1/new/addsub.v:23]
INFO: [Synth 8-6155] done synthesizing module 'addsub' (1#1) [C:/Users/truem/lab2/lab2.srcs/sources_1/new/addsub.v:23]
INFO: [Synth 8-6157] synthesizing module 'ec4_2' [C:/Users/truem/lab2/lab2.srcs/sources_1/new/ec4_2.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ec4_2' (2#1) [C:/Users/truem/lab2/lab2.srcs/sources_1/new/ec4_2.v:23]
INFO: [Synth 8-6157] synthesizing module 'dc2_4' [C:/Users/truem/lab2/lab2.srcs/sources_1/new/dc2_4.v:23]
INFO: [Synth 8-6155] done synthesizing module 'dc2_4' (3#1) [C:/Users/truem/lab2/lab2.srcs/sources_1/new/dc2_4.v:23]
INFO: [Synth 8-6157] synthesizing module 'cubic' [C:/Users/truem/lab2/lab2.srcs/sources_1/new/cubic.v:23]
	Parameter IDLE bound to: 3'b000 
	Parameter WORK bound to: 3'b001 
	Parameter WORK_BUSY bound to: 3'b010 
	Parameter DONE bound to: 3'b011 
	Parameter WAIT_SUB bound to: 3'b100 
	Parameter WAIT_ADD bound to: 3'b101 
	Parameter READY bound to: 3'b110 
	Parameter N bound to: 4'b1000 
INFO: [Synth 8-6157] synthesizing module 'mult' [C:/Users/truem/lab2/lab2.srcs/sources_1/new/mult.v:23]
	Parameter IDLE bound to: 2'b00 
	Parameter WORK bound to: 2'b01 
	Parameter READY bound to: 2'b10 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/truem/lab2/lab2.srcs/sources_1/new/mult.v:58]
INFO: [Synth 8-6155] done synthesizing module 'mult' (4#1) [C:/Users/truem/lab2/lab2.srcs/sources_1/new/mult.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/truem/lab2/lab2.srcs/sources_1/new/cubic.v:112]
INFO: [Synth 8-6155] done synthesizing module 'cubic' (5#1) [C:/Users/truem/lab2/lab2.srcs/sources_1/new/cubic.v:23]
INFO: [Synth 8-6157] synthesizing module 'sqrt' [C:/Users/truem/lab2/lab2.srcs/sources_1/new/sqrt.v:22]
	Parameter IDLE bound to: 2'b00 
	Parameter WORK bound to: 2'b01 
	Parameter WAIT_SUB bound to: 2'b10 
	Parameter READY bound to: 2'b11 
	Parameter N bound to: 4'b1000 
INFO: [Synth 8-6155] done synthesizing module 'sqrt' (6#1) [C:/Users/truem/lab2/lab2.srcs/sources_1/new/sqrt.v:22]
INFO: [Synth 8-6155] done synthesizing module 'main' (7#1) [C:/Users/truem/lab2/lab2.srcs/sources_1/new/main.v:23]
INFO: [Synth 8-6155] done synthesizing module 'main_wrapper' (8#1) [C:/Users/truem/lab2/lab2.srcs/sources_1/new/main_wrapper.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 780.812 ; gain = 241.738
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 780.812 ; gain = 241.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 780.812 ; gain = 241.738
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/truem/lab2/lab2.srcs/constrs_1/new/constraints.xdc]
Finished Parsing XDC File [C:/Users/truem/lab2/lab2.srcs/constrs_1/new/constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/truem/lab2/lab2.srcs/constrs_1/new/constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/main_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/main_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 905.270 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 905.270 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 905.270 ; gain = 366.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 905.270 ; gain = 366.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 905.270 ; gain = 366.195
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/truem/lab2/lab2.srcs/sources_1/new/addsub.v:44]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/truem/lab2/lab2.srcs/sources_1/new/addsub.v:39]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/truem/lab2/lab2.srcs/sources_1/new/addsub.v:34]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'mult'
INFO: [Synth 8-802] inferred FSM for state register 'm_reg' in module 'cubic'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'sqrt'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'main'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              001 |                               00
                    WORK |                              010 |                               01
                   READY |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'mult'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                              001 |                              110
                 iSTATE0 |                              010 |                              011
*
                  iSTATE |                              100 |                              000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'm_reg' using encoding 'one-hot' in module 'cubic'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                               00
                    WORK |                               01 |                               01
                   READY |                               10 |                               11
                WAIT_SUB |                               11 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'sqrt'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                             0001 |                               00
                    WORK |                             0010 |                               01
                WAIT_ADD |                             0100 |                               10
                   READY |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'main'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 905.270 ; gain = 366.195
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 3     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 12    
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 5     
+---Muxes : 
	   3 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 5     
	   4 Input      8 Bit        Muxes := 4     
	   8 Input      8 Bit        Muxes := 4     
	   4 Input      4 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   9 Input      3 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 9     
	   8 Input      1 Bit        Muxes := 12    
	   4 Input      1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module addsub 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   4 Input      8 Bit        Muxes := 1     
Module ec4_2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
Module dc2_4 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
Module mult 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                3 Bit    Registers := 1     
+---Muxes : 
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
Module cubic 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 5     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   8 Input      8 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   9 Input      3 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 12    
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 1     
Module sqrt 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 5     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 6     
Module main 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3886] merging instance 'main_inst/cubic_inst/mult_inst/a_reg[7]' (FDE) to 'main_inst/cubic_inst/mult_inst/b_reg[7]'
INFO: [Synth 8-3886] merging instance 'main_inst/cubic_inst/mult_inst/a_reg[5]' (FDE) to 'main_inst/cubic_inst/mult_inst/b_reg[5]'
INFO: [Synth 8-3886] merging instance 'main_inst/cubic_inst/mult_inst/a_reg[6]' (FDE) to 'main_inst/cubic_inst/mult_inst/b_reg[6]'
INFO: [Synth 8-3886] merging instance 'main_inst/cubic_inst/mult_inst/a_reg[4]' (FDE) to 'main_inst/cubic_inst/mult_inst/b_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\main_inst/cubic_inst/mult_inst/a_reg[0] )
INFO: [Synth 8-3886] merging instance 'main_inst/cubic_inst/mult_inst/a_reg[1]' (FDE) to 'main_inst/cubic_inst/mult_inst/b_reg[1]'
INFO: [Synth 8-3886] merging instance 'main_inst/cubic_inst/mult_inst/a_reg[2]' (FDE) to 'main_inst/cubic_inst/mult_inst/b_reg[2]'
INFO: [Synth 8-3886] merging instance 'main_inst/cubic_inst/mult_inst/a_reg[3]' (FDE) to 'main_inst/cubic_inst/mult_inst/b_reg[3]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\main_inst/cubic_inst/mult_inst/b_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\main_inst/sqrt_inst/m_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\main_inst/sqrt_inst/addsub_mode_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\main_inst/sqrt_inst/addsub_b_reg[7] )
INFO: [Synth 8-3886] merging instance 'main_inst/sqrt_inst/m_reg[5]' (FDRE) to 'main_inst/sqrt_inst/m_reg[3]'
INFO: [Synth 8-3886] merging instance 'main_inst/sqrt_inst/m_reg[7]' (FDRE) to 'main_inst/sqrt_inst/m_reg[3]'
INFO: [Synth 8-3886] merging instance 'main_inst/sqrt_inst/y_reg[7]' (FDRE) to 'main_inst/sqrt_inst/m_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\main_inst/sqrt_inst/m_reg[3] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 905.270 ; gain = 366.195
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 905.270 ; gain = 366.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 905.270 ; gain = 366.195
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 905.270 ; gain = 366.195
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 910.699 ; gain = 371.625
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 910.699 ; gain = 371.625
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 910.699 ; gain = 371.625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 910.699 ; gain = 371.625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 910.699 ; gain = 371.625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 910.699 ; gain = 371.625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     8|
|3     |LUT1   |     5|
|4     |LUT2   |    34|
|5     |LUT3   |    36|
|6     |LUT4   |    22|
|7     |LUT5   |    32|
|8     |LUT6   |    43|
|9     |FDRE   |   124|
|10    |FDSE   |     3|
|11    |IBUF   |    19|
|12    |OBUF   |     6|
+------+-------+------+

Report Instance Areas: 
+------+----------------+-------+------+
|      |Instance        |Module |Cells |
+------+----------------+-------+------+
|1     |top             |       |   333|
|2     |  main_inst     |main   |   307|
|3     |    addsub_inst |addsub |    13|
|4     |    cubic_inst  |cubic  |   187|
|5     |      mult_inst |mult   |    78|
|6     |    sqrt_inst   |sqrt   |    97|
+------+----------------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 910.699 ; gain = 371.625
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:21 . Memory (MB): peak = 910.699 ; gain = 247.168
Synthesis Optimization Complete : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 910.699 ; gain = 371.625
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 922.684 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
57 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 922.684 ; gain = 621.723
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 922.684 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/truem/lab2/lab2.runs/synth_1/main_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file main_wrapper_utilization_synth.rpt -pb main_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed May  4 22:05:18 2022...
