

================================================================
== Vitis HLS Report for 'nnlayer_Pipeline_VITIS_LOOP_105_1'
================================================================
* Date:           Tue May 10 10:12:21 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        HLS_Project
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.508 ns|     1.25 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_105_1  |        ?|        ?|         2|          1|          1|     ?|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     38|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     36|    -|
|Register         |        -|    -|      35|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      35|     74|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |i_10_fu_93_p2        |         +|   0|  0|  23|          16|           1|
    |icmp_ln105_fu_87_p2  |      icmp|   0|  0|  13|          16|          16|
    |ap_enable_pp0        |       xor|   0|  0|   2|           1|           2|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  38|          33|          19|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_9     |   9|          2|   16|         32|
    |i_fu_42                  |   9|          2|   16|         32|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   34|         68|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |i_fu_42                  |  16|   0|   16|          0|
    |zext_ln107_reg_119       |  16|   0|   64|         48|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  35|   0|   83|         48|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+-----------------------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |           Source Object           |    C Type    |
+--------------------+-----+-----+------------+-----------------------------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|  nnlayer_Pipeline_VITIS_LOOP_105_1|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|  nnlayer_Pipeline_VITIS_LOOP_105_1|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|  nnlayer_Pipeline_VITIS_LOOP_105_1|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|  nnlayer_Pipeline_VITIS_LOOP_105_1|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|  nnlayer_Pipeline_VITIS_LOOP_105_1|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|  nnlayer_Pipeline_VITIS_LOOP_105_1|  return value|
|numOfOutputNeurons  |   in|   16|     ap_none|                 numOfOutputNeurons|        scalar|
|output_r_address0   |  out|    7|   ap_memory|                           output_r|         array|
|output_r_ce0        |  out|    1|   ap_memory|                           output_r|         array|
|output_r_we0        |  out|    1|   ap_memory|                           output_r|         array|
|output_r_d0         |  out|   16|   ap_memory|                           output_r|         array|
|output_V_address0   |  out|    7|   ap_memory|                           output_V|         array|
|output_V_ce0        |  out|    1|   ap_memory|                           output_V|         array|
|output_V_q0         |   in|   16|   ap_memory|                           output_V|         array|
+--------------------+-----+-----+------------+-----------------------------------+--------------+

