-- Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
-- Date        : Mon Dec 30 22:27:22 2019
-- Host        : LAPTOP-UIMKI226 running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim -rename_top ROM_JOJO_blk_mem_gen_0_0 -prefix
--               ROM_JOJO_blk_mem_gen_0_0_ jojo_blk_mem_gen_0_0_sim_netlist.vhdl
-- Design      : jojo_blk_mem_gen_0_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7k160tffg676-2L
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ROM_JOJO_blk_mem_gen_0_0_bindec is
  port (
    ena_array : out STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
end ROM_JOJO_blk_mem_gen_0_0_bindec;

architecture STRUCTURE of ROM_JOJO_blk_mem_gen_0_0_bindec is
begin
ENOUT: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => addra(1),
      I1 => addra(2),
      I2 => addra(0),
      O => ena_array(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ROM_JOJO_blk_mem_gen_0_0_blk_mem_gen_mux is
  port (
    douta : out STD_LOGIC_VECTOR ( 8 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 2 downto 0 );
    clka : in STD_LOGIC;
    DOADO : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[8]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[8]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[8]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    DOPADOP : in STD_LOGIC_VECTOR ( 0 to 0 );
    \douta[9]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \douta[9]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \douta[9]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end ROM_JOJO_blk_mem_gen_0_0_blk_mem_gen_mux;

architecture STRUCTURE of ROM_JOJO_blk_mem_gen_0_0_blk_mem_gen_mux is
  signal \douta[1]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \douta[1]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \douta[2]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \douta[2]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \douta[3]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \douta[3]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \douta[4]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \douta[4]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \douta[5]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \douta[5]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \douta[6]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \douta[6]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \douta[7]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \douta[7]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \douta[8]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \douta[8]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \douta[9]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \douta[9]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal sel_pipe : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal sel_pipe_d1 : STD_LOGIC_VECTOR ( 2 downto 0 );
begin
\douta[1]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[1]_INST_0_i_1_n_0\,
      I1 => \douta[1]_INST_0_i_2_n_0\,
      O => douta(0),
      S => sel_pipe_d1(2)
    );
\douta[1]_INST_0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DOADO(0),
      I1 => sel_pipe_d1(1),
      I2 => \douta[8]\(0),
      O => \douta[1]_INST_0_i_1_n_0\
    );
\douta[1]_INST_0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \douta[8]_0\(0),
      I1 => sel_pipe_d1(0),
      I2 => sel_pipe_d1(1),
      I3 => \douta[8]_1\(0),
      O => \douta[1]_INST_0_i_2_n_0\
    );
\douta[2]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[2]_INST_0_i_1_n_0\,
      I1 => \douta[2]_INST_0_i_2_n_0\,
      O => douta(1),
      S => sel_pipe_d1(2)
    );
\douta[2]_INST_0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DOADO(1),
      I1 => sel_pipe_d1(1),
      I2 => \douta[8]\(1),
      O => \douta[2]_INST_0_i_1_n_0\
    );
\douta[2]_INST_0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \douta[8]_0\(1),
      I1 => sel_pipe_d1(0),
      I2 => sel_pipe_d1(1),
      I3 => \douta[8]_1\(1),
      O => \douta[2]_INST_0_i_2_n_0\
    );
\douta[3]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[3]_INST_0_i_1_n_0\,
      I1 => \douta[3]_INST_0_i_2_n_0\,
      O => douta(2),
      S => sel_pipe_d1(2)
    );
\douta[3]_INST_0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DOADO(2),
      I1 => sel_pipe_d1(1),
      I2 => \douta[8]\(2),
      O => \douta[3]_INST_0_i_1_n_0\
    );
\douta[3]_INST_0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \douta[8]_0\(2),
      I1 => sel_pipe_d1(0),
      I2 => sel_pipe_d1(1),
      I3 => \douta[8]_1\(2),
      O => \douta[3]_INST_0_i_2_n_0\
    );
\douta[4]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[4]_INST_0_i_1_n_0\,
      I1 => \douta[4]_INST_0_i_2_n_0\,
      O => douta(3),
      S => sel_pipe_d1(2)
    );
\douta[4]_INST_0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DOADO(3),
      I1 => sel_pipe_d1(1),
      I2 => \douta[8]\(3),
      O => \douta[4]_INST_0_i_1_n_0\
    );
\douta[4]_INST_0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \douta[8]_0\(3),
      I1 => sel_pipe_d1(0),
      I2 => sel_pipe_d1(1),
      I3 => \douta[8]_1\(3),
      O => \douta[4]_INST_0_i_2_n_0\
    );
\douta[5]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[5]_INST_0_i_1_n_0\,
      I1 => \douta[5]_INST_0_i_2_n_0\,
      O => douta(4),
      S => sel_pipe_d1(2)
    );
\douta[5]_INST_0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DOADO(4),
      I1 => sel_pipe_d1(1),
      I2 => \douta[8]\(4),
      O => \douta[5]_INST_0_i_1_n_0\
    );
\douta[5]_INST_0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \douta[8]_0\(4),
      I1 => sel_pipe_d1(0),
      I2 => sel_pipe_d1(1),
      I3 => \douta[8]_1\(4),
      O => \douta[5]_INST_0_i_2_n_0\
    );
\douta[6]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[6]_INST_0_i_1_n_0\,
      I1 => \douta[6]_INST_0_i_2_n_0\,
      O => douta(5),
      S => sel_pipe_d1(2)
    );
\douta[6]_INST_0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DOADO(5),
      I1 => sel_pipe_d1(1),
      I2 => \douta[8]\(5),
      O => \douta[6]_INST_0_i_1_n_0\
    );
\douta[6]_INST_0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \douta[8]_0\(5),
      I1 => sel_pipe_d1(0),
      I2 => sel_pipe_d1(1),
      I3 => \douta[8]_1\(5),
      O => \douta[6]_INST_0_i_2_n_0\
    );
\douta[7]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[7]_INST_0_i_1_n_0\,
      I1 => \douta[7]_INST_0_i_2_n_0\,
      O => douta(6),
      S => sel_pipe_d1(2)
    );
\douta[7]_INST_0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DOADO(6),
      I1 => sel_pipe_d1(1),
      I2 => \douta[8]\(6),
      O => \douta[7]_INST_0_i_1_n_0\
    );
\douta[7]_INST_0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \douta[8]_0\(6),
      I1 => sel_pipe_d1(0),
      I2 => sel_pipe_d1(1),
      I3 => \douta[8]_1\(6),
      O => \douta[7]_INST_0_i_2_n_0\
    );
\douta[8]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[8]_INST_0_i_1_n_0\,
      I1 => \douta[8]_INST_0_i_2_n_0\,
      O => douta(7),
      S => sel_pipe_d1(2)
    );
\douta[8]_INST_0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DOADO(7),
      I1 => sel_pipe_d1(1),
      I2 => \douta[8]\(7),
      O => \douta[8]_INST_0_i_1_n_0\
    );
\douta[8]_INST_0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \douta[8]_0\(7),
      I1 => sel_pipe_d1(0),
      I2 => sel_pipe_d1(1),
      I3 => \douta[8]_1\(7),
      O => \douta[8]_INST_0_i_2_n_0\
    );
\douta[9]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[9]_INST_0_i_1_n_0\,
      I1 => \douta[9]_INST_0_i_2_n_0\,
      O => douta(8),
      S => sel_pipe_d1(2)
    );
\douta[9]_INST_0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DOPADOP(0),
      I1 => sel_pipe_d1(1),
      I2 => \douta[9]\(0),
      O => \douta[9]_INST_0_i_1_n_0\
    );
\douta[9]_INST_0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \douta[9]_0\(0),
      I1 => sel_pipe_d1(0),
      I2 => sel_pipe_d1(1),
      I3 => \douta[9]_1\(0),
      O => \douta[9]_INST_0_i_2_n_0\
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => sel_pipe(0),
      Q => sel_pipe_d1(0),
      R => '0'
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => sel_pipe(1),
      Q => sel_pipe_d1(1),
      R => '0'
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => sel_pipe(2),
      Q => sel_pipe_d1(2),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => addra(0),
      Q => sel_pipe(0),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => addra(1),
      Q => sel_pipe(1),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => addra(2),
      Q => sel_pipe(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ROM_JOJO_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init is
  port (
    douta : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 )
  );
end ROM_JOJO_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init;

architecture STRUCTURE of ROM_JOJO_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"000F00000000080000027800002DB200002C496600094066000E000000000000",
      INIT_03 => X"002FC400005EE200010002000000080000040000000401000000840000000000",
      INIT_04 => X"000FE000200C08000003400000000400080E8000060B400009168200009FE000",
      INIT_05 => X"003C7800003E7800003E7C00003FFC00001FFC00001F7C00000FB800000FB000",
      INIT_06 => X"000000000000000000303000003070000010F0000008800000387000003C7800",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"000B40000015A000000E80000000000000000000000000000000000000000000",
      INIT_0B => X"00020000008080000040000000224000002F0000002A7800002D3000000CC800",
      INIT_0C => X"00000000017F4000020FF2000017E000002F7000000C30000180000000020000",
      INIT_0D => X"000FFF00001FFE00003FFC00003FC800006568000036F800004FF000000FF000",
      INIT_0E => X"0010000000581000003C0000003C0000001E0000001E0C00001F3C00001F7E80",
      INIT_0F => X"0000000000000000000800000000000000000000000000000000000000002000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"19913C0001169800000664000004A00000074000001000000000000000000000",
      INIT_13 => X"0000000000000000000104000001020000004200000000000007800019A04400",
      INIT_14 => X"0000F800000008000003B0000002D0000005A0000007F800000BF0000027B800",
      INIT_15 => X"000001C0000003C000003F800000FF000002FC000000FC000001FC000030F000",
      INIT_16 => X"00000000000000000000000000000000000000000000000000000000000000C0",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000880000227880332D3300330CC80002094180000E80000020000000000000",
      INIT_1B => X"000F7000000000000000000000020000000204000000840000000000000F0000",
      INIT_1C => X"0020E0000001F0000001F000000750000015A000001B4000000FF0000017E000",
      INIT_1D => X"000BD800000BC8000003E8000003E800001DE0000000C0000006780000017800",
      INIT_1E => X"00001000000030000000380000007E0000003E0000003E0000019E000007DC00",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000800",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"001D000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000048000001E00000044F000005A6000001990000012800000294000",
      INIT_24 => X"041FE400002FC000005EE0000018600003000000000410000004080000010800",
      INIT_25 => X"007FF80000FF980000EAD00000E5F000009FE0000007E000000E000002D68000",
      INIT_26 => X"007000200070024000380440003C1C00003E7F80003EFF00001BFC00001FFC00",
      INIT_27 => X"0000000000000000000000200000002000000120000000200030006000300060",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"002DB200002C496600094066000E000000000000000000000000000000000000",
      INIT_2C => X"0380030000840000000404000000840000000000000F00000000080000027800",
      INIT_2D => X"08008040100E8020180B406008168040101FE020282FF048161EF9B002800100",
      INIT_2E => X"070003800780038007F87F8003FFFF00007FFC00003FF0000000000000034000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0007000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0B0040D814000024040780200C00043008013C100E16D970041624630004A023",
      INIT_34 => X"000B4000000FF0000017F800002F7A000040000001C001C00142008006820160",
      INIT_35 => X"007FFE00003FFC00001FF800000000000001A00000004000000740000005A000",
      INIT_36 => X"0000000000000000004000000060020000C005000020060000E0070000FE7E00",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(13 downto 0) => addra(13 downto 0),
      ADDRBWRADDR(13 downto 0) => B"00000000000000",
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DIADI(15 downto 0) => B"0000000000000000",
      DIBDI(15 downto 0) => B"0000000000000000",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED\(15 downto 1),
      DOADO(0) => douta(0),
      DOBDO(15 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\(15 downto 0),
      DOPADOP(1 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED\(1 downto 0),
      DOPBDOP(1 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\(1 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ROM_JOJO_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ROM_JOJO_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized0\ : entity is "blk_mem_gen_prim_wrapper_init";
end \ROM_JOJO_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized0\;

architecture STRUCTURE of \ROM_JOJO_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__1_n_0\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_01 => X"FFF6FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_02 => X"FFDF80E3FFD48801FF927803FFADF001FFFFF800FFFFFC00FFCF5FC7FFF18FFF",
      INITP_03 => X"F790277FF7E00EFFFDE02EFFFDC01C7FFEC00C7FFF01007FFFC380FFFFC783FF",
      INITP_04 => X"AE084BFFB60FEBFFD70755FFCB808CFFFDC1DBBFFEC48FBFEF4943BFF780037F",
      INITP_05 => X"FFC57BFFFFEE7BFFFF227FFFFE23FFFFD811FFFF28107FFF5C08BBFF6C08B3FF",
      INITP_06 => X"FDDEDFFFFECFCFFFFE8787FFFE8707FFFF6707FFFF4B07FFFF8B77FFFFC57BFF",
      INITP_07 => X"F03FFFFFF7BF43FFF43EBFFFFB7F4FFFFB7F9FFFFBBEDFFFFD7EDFFFFDFE5FFF",
      INITP_08 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0A => X"FFDDFFFFFFBE67FFFFCFCFFFFFF6FFFFFFF6FFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0B => X"FE00AFFFFF5D8FFFFFA787FFFFCFC7FFFFDF03FFFFB2F9FFFFA573FFFFDBFFFF",
      INITP_0C => X"FEDFF19FF9E0A1FFFBC003FFFBC811FFFDF005FFFDD005FFFDF013FFFCE00FFF",
      INITP_0D => X"FFE8817FFCE302FFF00023FFF00007FFC00007FFC06007FFF06004FFF800201F",
      INITP_0E => X"FFEBFFFFFFA3EFFFFFC3FFFFFFD1FEFFFFFFFA7FFFFEEE7FFFFF997FFFFF619F",
      INITP_0F => X"FFFFFFFFFFFFFFFFFFF7FFFFFFFFFDFFFFFFFDFFFFFFF9FFFFFFFDFFFFF7DFFF",
      INIT_00 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_01 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_02 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_03 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_04 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_05 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_06 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_07 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_08 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_09 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_0A => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_0B => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_0C => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_0D => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_0E => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_0F => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_10 => X"8080808080808080808080808080801980808080808080808080808080808080",
      INIT_11 => X"8080808080808080808080809090901980198080808080808080000000808080",
      INIT_12 => X"808080808080808080801919901919901990191919198000E05050E0E0505000",
      INIT_13 => X"808080808080808080809019909019191990191990800050E05050E0E0505000",
      INIT_14 => X"808080808080808080809080909080909019909080C050E0C02828C0C0280080",
      INIT_15 => X"80808080808080808080005C8080BA8080909090908028C0C02828C0C0008080",
      INIT_16 => X"8080808080808080808000ED80ED00005C800080908028C0000000C0C0280080",
      INIT_17 => X"80808080808080808080005C90BAFF54ED000028808000008080800000008080",
      INIT_18 => X"80808080808080808080002800EDEDEDED002800000080808080808080808080",
      INIT_19 => X"8080808080808080808090E0C000ED5CBA0000C0285000008080808080808080",
      INIT_1A => X"808080808080808000002890E05000ED00C090000000E0500080808080808080",
      INIT_1B => X"8080808080808000EDED28C09050E000E0C090005C5CC0280080808080808080",
      INIT_1C => X"80808080808000EDEDED00C0C090E0E0E090005CBAED00280080808080808080",
      INIT_1D => X"80808080808000BA5CED99000028909090009900EDEDBA008080808080808080",
      INIT_1E => X"80808080005CEDEDEDBA992929292900292929005C5CBA008080808080808080",
      INIT_1F => X"8080808000EDEDED5C009099292929292929990000BAED5C0080808080808080",
      INIT_20 => X"8080808000EDEDEDBA00009090909090909090002800EDED0080808080808080",
      INIT_21 => X"80808000BA5C5CBA0080009099902999909900280000BA5CED00808080808080",
      INIT_22 => X"808080EDEDBABA0080802800909990299990000080805CED5C00808080808080",
      INIT_23 => X"808080EDBA5C00808080C0009090905CBA5C00808000EDED5C00808080808080",
      INIT_24 => X"808000005C0080808000C0C000000000ED00000019F200008080808080808080",
      INIT_25 => X"80800008008080800028C0C0000812120012005C000800808080808080808080",
      INIT_26 => X"8000F20800808000C028C0001212191919C20800BA0080808080808080808080",
      INIT_27 => X"8000190080808000C0C028001235353535123500ED0080808080808080808080",
      INIT_28 => X"00190800808000C0C0C028001235353512001212000080808080808080808080",
      INIT_29 => X"001900808080002828C0C0001235353512001212120080808080808080808080",
      INIT_2A => X"0000ED0080002828282800123535353500121212121280808080808080808080",
      INIT_2B => X"8080008080000028282800123535351212121212121280808080808080808080",
      INIT_2C => X"8080808080808000282812353535121212121212121280808080808080808080",
      INIT_2D => X"8080808080808080000012353535120000121212121280808080808080808080",
      INIT_2E => X"8080808080808080808012351212120000121212120080808080808080808080",
      INIT_2F => X"8080808080808080808035353512008000121212120080808080808080808080",
      INIT_30 => X"8080808080808080808035353512008000121212120080808080808080808080",
      INIT_31 => X"8080808080808080800035351200808000121212008080808080808080808080",
      INIT_32 => X"8080808080808080002900001200808018000000008080808080808080808080",
      INIT_33 => X"8080808080808080002929180080808018181818008080808080808080808080",
      INIT_34 => X"8080808080808000190018180080808000181818008080808080808080808080",
      INIT_35 => X"8080808080808000190018180080808008001818008080808080808080808080",
      INIT_36 => X"8080808080808000191900008080808008080000808080808080808080808080",
      INIT_37 => X"8080808080800019190800808080800008080080808080808080808080808080",
      INIT_38 => X"8080808080800019080880808080800000080080808080808080808080808080",
      INIT_39 => X"8080808080800019000880808080800008080080808080808080808080808080",
      INIT_3A => X"8080808080001919080080808080800008080080808080808080808080808080",
      INIT_3B => X"8080808080001908008080808080808008000080808080808080808080808080",
      INIT_3C => X"8080808080001908008080808080808000080000808080808080808080808080",
      INIT_3D => X"8080808000080000000080808080800008000808080880808080808080808080",
      INIT_3E => X"8080808000080819190080808080808000800000000080808080808080808080",
      INIT_3F => X"8080808000000000000080808080808080808080808080808080808080808080",
      INIT_40 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_41 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_42 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_43 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_44 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_45 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_46 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_47 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_48 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_49 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_4A => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_4B => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_4C => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_4D => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_4E => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_4F => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_50 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_51 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_52 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_53 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_54 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_55 => X"8080808080808080808080809090901990198080808080808080808080808080",
      INIT_56 => X"8080808080808080808019901990199090199080808080808080808080808080",
      INIT_57 => X"8080808080808080808080199019909019901919191980808080808080808080",
      INIT_58 => X"8080808080808080808080199090191990901919908080808080808080808080",
      INIT_59 => X"8080808080808080808090809090809080199090808080808080808080808080",
      INIT_5A => X"80808080808080808080905C9080BA805C909090908080808080808080808080",
      INIT_5B => X"80808080808080808080905C90BAFF5400000028808080808080808080808080",
      INIT_5C => X"8080808080808080808090005CEDBA5C5CBA0028008080808080808080808080",
      INIT_5D => X"80808080808080808090802800EDEDED5C002800008080808080808080808080",
      INIT_5E => X"808080808080808090800030D010545CBA0000C0808080808080808080808080",
      INIT_5F => X"80808080808080000000002890E05000ED20B890808080808080808080808080",
      INIT_60 => X"8080808080800000EDEDED28C09050E000E0C090808080808080808080808080",
      INIT_61 => X"80808080808000BABA5CED990000289090900099000080808080808080808080",
      INIT_62 => X"80808080808000E5ED5C009929290000C000292900ED00808080808080808080",
      INIT_63 => X"80808080808000EDEDEDBA992929292900292929005C00808080808080808080",
      INIT_64 => X"808080808000EDEDED5C00909929292929292999000000808080808080808080",
      INIT_65 => X"808080808000BAEDEDED00009090909090909090002899808080808080808080",
      INIT_66 => X"80808080800000BAEDBABA292929292999909900280000808080808080808080",
      INIT_67 => X"8080808080808000EDED005C5C5C5C5CEDEDEDED0000C0EDED00008080808080",
      INIT_68 => X"80808080800000C000000000909090909090BA29000000C00000008080808080",
      INIT_69 => X"808080800028C0C000BAED002929292929292929001900008080808080808080",
      INIT_6A => X"808000000028C0C000EDBA900029900029292929908080808080808080808080",
      INIT_6B => X"80800000282828C0C09090000000003500292900908080808080808080808080",
      INIT_6C => X"80808080282828C0C02890353535353535900000908080808080808080808080",
      INIT_6D => X"8080808000282828280090909035353535351290909080808080808080808080",
      INIT_6E => X"8080808080800000808080909090121235353535353512008080808080808080",
      INIT_6F => X"8080808080808080808080001290909012353535353535120080808080808080",
      INIT_70 => X"8080808080808080808080121212121200121235353535291200008080808080",
      INIT_71 => X"8080808080808080808080121212121280009012123500290008088080808080",
      INIT_72 => X"8080808080808080808080121212120080808000121219000008088080808080",
      INIT_73 => X"8080808080808080808080121212128080808080080019000080808080808080",
      INIT_74 => X"8080808080808080808018121818008080808080081919008080808080808080",
      INIT_75 => X"8080808080808080808018181818808080808080081919088080808080808080",
      INIT_76 => X"8080808080808080801808181800808080808090191919808080808080808080",
      INIT_77 => X"8080808080808080800808180800808080808008191908808080808080808080",
      INIT_78 => X"8080808080808080800808080080808080809008191908808080808080808080",
      INIT_79 => X"8080808080808080080808088080808080800808081900808080808080808080",
      INIT_7A => X"8080808080808008080808808080808080808008080000808080808080808080",
      INIT_7B => X"8080808080800808080808808080808080808080080800808080808080808080",
      INIT_7C => X"8080808080800808080808808080808080808080800800808080808080808080",
      INIT_7D => X"8080808080800808080808081880808080808080800808808080808080808080",
      INIT_7E => X"8080808080808080080808080808808080808080808080808080808080808080",
      INIT_7F => X"8080808080808080808080080880808080808080808080808080808080808080",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__1_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => addra(12),
      I1 => addra(13),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__1_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ROM_JOJO_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized1\ is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DOPADOP : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ROM_JOJO_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized1\ : entity is "blk_mem_gen_prim_wrapper_init";
end \ROM_JOJO_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized1\;

architecture STRUCTURE of \ROM_JOJO_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized1\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0_n_0\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_02 => X"C0197CFFE016B8FFF8EFFDFFFFEFFFFFFFE7EFFFFFE887FFFFFB7FFFFFFFFFFF",
      INITP_03 => X"FF780BFFFF3007FFFFB003FFFF8053FFF1CEC1FFE003C1FFC00F80FFC00A45FF",
      INITP_04 => X"FF8003FFFFA003FFFFB86FFFFFB927FFFF7A53FFFF7003FFFF740BFFFF3803FF",
      INITP_05 => X"FFFF9E0FFFFFDCCFFFFFA0BFFF00C3FFFE0680FFFC0001FFFE0801FFFF0001FF",
      INITP_06 => X"FFFFBDFFFFCFFEFFFFCFDEFFFFD7DFFFFF93DF7FFF87E07FFFF7FF3FFFF83F0F",
      INITP_07 => X"FFFC41FFFFFC11FFFFFEC3FFFFFEEFFFFFFE4FFFFFFF67FFFFFF27FFFFFFBFFF",
      INITP_08 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0A => X"E014887FC032F8FF802D71FF801FF8FFC01FFDFFFFCFDFFFFFD10FFFFFF6FFFF",
      INITP_0B => X"FFB007FFFF3017FFFF200FFFFFA00FFFFF80A7FFFFDD83FFFFE783FFC01F00FF",
      INITP_0C => X"FFD007FFFF9007FFFFB00FFFFFB0EFFFFFB24FFFFF74A7FFFF6003FFFF6813FF",
      INITP_0D => X"FC7A59FFFFFA4BFFFFFA2BFFFFFB2BFFFFE507FFFFE003FFFFF603FFFFE307FF",
      INITP_0E => X"FFFFDFFFFFFE4FFFFFFC87FFFBE1E1FFFA5FB1FFFB1FBFFFF8E01FFFFC145DFF",
      INITP_0F => X"FFFFF93FFFFFF93FFFFFF9E7FFFFFB77FFFFF2EFFFFFF6FFFFFFEEFFFFFFEEFF",
      INIT_00 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_01 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_02 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_03 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_04 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_05 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_06 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_07 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_08 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_09 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_0A => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_0B => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_0C => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_0D => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_0E => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_0F => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_10 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_11 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_12 => X"8080808080808080808080888080808019808080808080808080808080808080",
      INIT_13 => X"8080808080808080808080808090909019901980808080808080808080808080",
      INIT_14 => X"8080808080808080808080801990191990199019191919808080808080808080",
      INIT_15 => X"8080808080000000808080801990901919909019199080808080808080808080",
      INIT_16 => X"8080800000E0E050000080908090908090801990908080808080808080808080",
      INIT_17 => X"8080005050E0E05050E000905C8080BA805C9090909080808080808080808080",
      INIT_18 => X"8080005050E0E05050E05080ED80ED0000BA8000809080808080808080808080",
      INIT_19 => X"8080000000C0C02828C0E0805C90BAFF54000000288080288080808080808080",
      INIT_1A => X"8080800028C0C0000000C0282800EDEDED5C0028000000808080808080808080",
      INIT_1B => X"80808080000000808080000030D010545CBA0000C02850338080808080808080",
      INIT_1C => X"8080808080808080800000002890E05000ED20B8900099808080808080808080",
      INIT_1D => X"80808080808080808000EDED28C09050E000E0C0903B80808080808080808080",
      INIT_1E => X"80808080808080800000EDED00C0C090E0E0E0900065ED808080808080808080",
      INIT_1F => X"808080808080808000ED5CEDED00002890909000990080808080808080808080",
      INIT_20 => X"80808080808080800000BA5C5C29292929002929290080808080808080808080",
      INIT_21 => X"808080808080808000EDED5C9099292929292929990080808080808080808080",
      INIT_22 => X"808080808080808000EDEDED0090909090909090900080808080808080808080",
      INIT_23 => X"808080808080808000EDEDEDED90999029999099002880808080808080808080",
      INIT_24 => X"80808080808080808000EDEDED00909990299990008080808080808080808080",
      INIT_25 => X"80808080808080808000EDEDED009090905CBA29ED8080808080808080808080",
      INIT_26 => X"80808080808080808000ED0000C0000000000000290080808080808080808080",
      INIT_27 => X"8080808080808080800000000000009929292929290080808080808080808080",
      INIT_28 => X"8080808080808080002890900000000029292929000000808080808080808080",
      INIT_29 => X"808080808080800028C0C000ED00002929292929292900808080808080808080",
      INIT_2A => X"808080808080002828C0C0000000000035352929292900808080808080808080",
      INIT_2B => X"80808080808080002828C000C0EDBA0012353535353500008080808080808080",
      INIT_2C => X"8080808080808080002828000000000012123535353512128080808080808080",
      INIT_2D => X"8080808080808080808080808080808080001235353535351200808080808080",
      INIT_2E => X"8080808080808080808080808080808080800029292935351212000080808080",
      INIT_2F => X"8080808080808080808080808080808080000019191919353535000080808080",
      INIT_30 => X"8080808080808080808080808000000000001919191919293535000080808080",
      INIT_31 => X"8080808080808080808080800019191919191919191919190000808080808080",
      INIT_32 => X"8080808080808080800000000019191919191900000000000080808080808080",
      INIT_33 => X"8080808080808080800000190000808080800029292929290080808080808080",
      INIT_34 => X"8080808080808080808000190080808080800019292919198080808080808080",
      INIT_35 => X"8080808080808080808000008080808080800019191919008080808080808080",
      INIT_36 => X"8080808080808080808000008080808080801919191919008080808080808080",
      INIT_37 => X"8080808080808080808080808080808080001919191900808080808080808080",
      INIT_38 => X"8080808080808080808080808080808080001919191980808080808080808080",
      INIT_39 => X"8080808080808080808080808080808000001900008080808080808080808080",
      INIT_3A => X"8080808080808080808080808080808000191900008080808080808080808080",
      INIT_3B => X"8080808080808080808080808080800000190000808080808080808080808080",
      INIT_3C => X"8080808080808080808080808080800019191900808080808080808080808080",
      INIT_3D => X"8080808080808080808080808080800019190000000080808080808080808080",
      INIT_3E => X"8080808080808080808080808080000000000019000000808080808080808080",
      INIT_3F => X"8080808080808080808080808080000000800000000000808080808080808080",
      INIT_40 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_41 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_42 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_43 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_44 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_45 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_46 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_47 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_48 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_49 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_4A => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_4B => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_4C => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_4D => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_4E => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_4F => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_50 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_51 => X"8080808080808080808088808080801980808080808080808080808080808080",
      INIT_52 => X"8080808080808080808080809090901990198080808080808080808080808080",
      INIT_53 => X"80800000E0E05000008080199019199019901919191980FF7380808080808080",
      INIT_54 => X"80005050E0E05050E0E080199090191990901919908080ED8080808080808080",
      INIT_55 => X"80005050E0E05050E0809080909080908019909080C050698080808080808080",
      INIT_56 => X"80800028C0C02828C080905C8080BA805C909090908080C0FF80808080808080",
      INIT_57 => X"80808000C0C02828C0C080ED80ED0000BA800080908028C02280808080808080",
      INIT_58 => X"80800028C0C0000000C0805C90BAFF5400000028808028008080808080808080",
      INIT_59 => X"80808080808080808080802800EDEDED5C002800000080808080808080808080",
      INIT_5A => X"808080808080808080800030D010545CBA0000C0285080808080808080808080",
      INIT_5B => X"80808080808080808000002890E05000ED20B890009980808080808080808080",
      INIT_5C => X"80808080808080808000ED28C09050E000E0C090808080808080808080808080",
      INIT_5D => X"808080808080808000E0ED00C0C090E0E0E0900065ED80808080808080808080",
      INIT_5E => X"808080808080808000E0EDED0000289090900099008080808080808080808080",
      INIT_5F => X"80808080808080808000EDED2929292900292929008080808080808080808080",
      INIT_60 => X"808080808080808000EDED909929292929292999000080808080808080808080",
      INIT_61 => X"808080808080808000EDED009090909090909090002880808080808080808080",
      INIT_62 => X"808080808080808000EDEDBA9099902999909900288080808080808080808080",
      INIT_63 => X"80808080808080808000EDBA0090999029ED9000808080808080808080808080",
      INIT_64 => X"80808080808080808000ED5C009090905CBAED29808080808080808080808080",
      INIT_65 => X"80808080808080808000EDEDC000002929292929808080808080808080808080",
      INIT_66 => X"8080808080808080800000EDC000992929292929008080808080808080808080",
      INIT_67 => X"8080808080808080808090ED0000000029292900008080808080808080808080",
      INIT_68 => X"808080808080808080808000C000EDBA00292929298080808080808080808080",
      INIT_69 => X"8080808080808080808080ED00BABA0000292929290080808080808080808080",
      INIT_6A => X"8080808080808080808080C0C000000035350000000080808080808080808080",
      INIT_6B => X"8080808080808080808080292912001235353500008080808080808080808080",
      INIT_6C => X"8080808080808080808080808000121235351200120080808080808080808080",
      INIT_6D => X"8080808080808080808080808000123535351200120080808080808080808080",
      INIT_6E => X"8080808080808080808080801200123535120000120080808080808080808080",
      INIT_6F => X"8080808080800000008080801200123535120012120000808080808080808080",
      INIT_70 => X"8080808080800000000000800012353535120012121200808080808080808080",
      INIT_71 => X"8080808080000000191919000000003535000012121212808080808080808080",
      INIT_72 => X"8080808080001919000000191919192929001212121212808080808080808080",
      INIT_73 => X"8080808080001900008000191919192929001212181818808080808080808080",
      INIT_74 => X"8080808080001919808080000000002929121218181818808080808080808080",
      INIT_75 => X"8080808080808080808080808080000029001818180808808080808080808080",
      INIT_76 => X"8080808080808080808080808080800000801818080808808080808080808080",
      INIT_77 => X"8080808080808080808080808080808080800012080808808080808080808080",
      INIT_78 => X"8080808080808080808080808080808080808000120808008080808080808080",
      INIT_79 => X"8080808080808080808080808080808080808000080808008080808080808080",
      INIT_7A => X"8080808080808080808080808080808080808080000808008080808080808080",
      INIT_7B => X"8080808080808080808080808080808080808080000008008080800080808080",
      INIT_7C => X"8080808080808080808080808080808080808080800008080008081900808080",
      INIT_7D => X"8080808080808080808080808080808080808080800000080808190000808080",
      INIT_7E => X"8080808080808080808080808080808080808080800000800000808080808080",
      INIT_7F => X"8080808080808080808080808080808080808080800000800000808080808080",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => DOADO(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => DOPADOP(0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => addra(13),
      I1 => addra(12),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ROM_JOJO_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized2\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ROM_JOJO_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized2\ : entity is "blk_mem_gen_prim_wrapper_init";
end \ROM_JOJO_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized2\;

architecture STRUCTURE of \ROM_JOJO_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized2\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1_n_0\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_02 => X"FF9F9FFFFFEDFFFFFFEDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_03 => X"FFCF07FFFFDF83FFFFBE07FFFF65F3FFFF5AE7FFFFBFFFFFFFBFFFFFFF7FC7FF",
      INITP_04 => X"F78007FFF79023FFFBE00BFFFBA00BFFFBE027FFF9C00FFFFC014FFFFFBB07FF",
      INITP_05 => X"FF8047FFFF0007FFFF000FFFFF000FFFFF8009FFFE3C447FFC01C37FF3C941FF",
      INITP_06 => X"0007FECFFFB3FD9FFFFBF79FFFFDDFDFFFFF709FFFFEC33FFFDB04FFFFDE1DFF",
      INITP_07 => X"FFFFFF00FFFFFF381FFFFF50FFFFFF57EFFFFE4FE00FFECF3FC7FE8F2FC7FE8F",
      INITP_08 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0B => X"FFADF001FFBFF800FFBFFC00FFCF5F07FFF18FFFFFF6FFFFFFFFFFFFFFFFFFFF",
      INITP_0C => X"F3C0073FF9800A7FFC01067FFFC380FFFFC783FFFFDF80E3FFD48801FF927803",
      INITP_0D => X"CDC78ECFC1C3CE0FCBC48F4FDBC94777DBC00777F8D0007FD62001B7EBC0274F",
      INITP_0E => X"F0DFF43FF0CFC43FF7F87FBFFBFFFF7FFC7FFCFFFFBFF3FFE7C0279FDBC34F6F",
      INITP_0F => X"FEFFFDFFFEFB7DFFFFBFFBFFFFBFFBFFFFFFBFFFFEFFFDFFFDFFFEFFFBDFFF7F",
      INIT_00 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_01 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_02 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_03 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_04 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_05 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_06 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_07 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_08 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_09 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_0A => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_0B => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_0C => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_0D => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_0E => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_0F => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_10 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_11 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_12 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_13 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_14 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_15 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_16 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_17 => X"8080808080808080808080909090199019808080808080808080808080808080",
      INIT_18 => X"8080808080808080801990199019199019908080808080808080808080808080",
      INIT_19 => X"8080808080808080808019901919901990191919198080808080808080808080",
      INIT_1A => X"8080808080808080808019909019199090191990808080808080808080808080",
      INIT_1B => X"8080808080808080809080909080908019909080808080808080808080808080",
      INIT_1C => X"808080808080808080905C8080BA805C90909090808080808080808080808080",
      INIT_1D => X"808080808080808080805C90BAFF540000002880808080808080808080808080",
      INIT_1E => X"80808080808080808080005CEDBA5C5CBA002800C08080808080808080808080",
      INIT_1F => X"808080808080808080802800EDEDED5C00280000008080808080808080808080",
      INIT_20 => X"8080808080808080800030D010545CBA0000C028508080808080808080808080",
      INIT_21 => X"808080808080000000002890E05000ED20B89000998080808080808080808080",
      INIT_22 => X"80808080800000EDEDED28C09050E000E0C0903B808080808080808080808080",
      INIT_23 => X"808080808000BABA5CED99000028909090009900008080808080808080808080",
      INIT_24 => X"808080808000E5ED5C009929290000C000292900ED0080808080808080808080",
      INIT_25 => X"808080808000EDEDEDBA992929292900292929005C0080808080808080808080",
      INIT_26 => X"8080808000EDEDED5C0090992929292929299900000080808080808080808080",
      INIT_27 => X"8080808000BAEDEDED0000909090909090909000289980808080808080808080",
      INIT_28 => X"808080800000BAEDBABA00909990299990990028000000808080808080808080",
      INIT_29 => X"80808080808000000000C0009090905CEDED000000C0EDED0080808080808080",
      INIT_2A => X"80808080808080000000EDEDEDBA909090BA290000AAC0000080808080808080",
      INIT_2B => X"808080808080805CBA00C0909090292929292900190000808080808080808080",
      INIT_2C => X"8080808080808080909090000090002929292990808080808080808080808080",
      INIT_2D => X"8080808080808080909090000000350029290090808080808080808080808080",
      INIT_2E => X"8080808080808080909035353535353590000090908080808080808080808080",
      INIT_2F => X"8080808080808080809090903535353535129090908080808080808080808080",
      INIT_30 => X"8080808080808080808000121212123535353512121200808080808080808080",
      INIT_31 => X"8080808080808080808000121200121235353535351200008080808080808080",
      INIT_32 => X"8080808080808080808012121212120012123535353512120000808080808080",
      INIT_33 => X"8080808080808080808012121212128000121212353535351200008080808080",
      INIT_34 => X"8080808080808080808012121212008080800012121229292929008080808080",
      INIT_35 => X"8080808080808080808012121200808080808080001229292918008080808080",
      INIT_36 => X"8080808080808080801812120000808080808080808088192918008080808080",
      INIT_37 => X"0000000000000000001818180080808080808080808080001919180080808080",
      INIT_38 => X"0000080008080808080818180080808080808080808080001918180080808080",
      INIT_39 => X"0000080808080808080818180080808080808080808080001918180080808080",
      INIT_3A => X"0808080000000000000000008080808080808080808080001919180080808080",
      INIT_3B => X"0808080080808080808080808080808080808080808080880019180080808080",
      INIT_3C => X"0808088080808080808080808080808080808080808080800019181900808080",
      INIT_3D => X"0000008080808080808080808080808080808080808080800019181900000000",
      INIT_3E => X"8080808080808080808080808080808080808080808080800000191919000000",
      INIT_3F => X"8080808080808080808080808080808080808080808080800000000000000000",
      INIT_40 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_41 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_42 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_43 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_44 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_45 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_46 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_47 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_48 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_49 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_4A => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_4B => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_4C => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_4D => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_4E => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_4F => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_50 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_51 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_52 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_53 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_54 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_55 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_56 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_57 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_58 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_59 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_5A => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_5B => X"8080808080808080808080808080801980808080808080808080808080808080",
      INIT_5C => X"8080808080808080808080809090901980198080808080800000000000808080",
      INIT_5D => X"808080808080808080001919901919901990191919198000E05050E0E0505000",
      INIT_5E => X"808080808080808080009019909019191990191990800050E05050E0E0505000",
      INIT_5F => X"808080808080808080809080909080909019909080C050E0C02828C0C0280080",
      INIT_60 => X"80808080808080808080005C8080BA8080909090908028C0C02828C0C0008080",
      INIT_61 => X"8080808080808080808000ED80ED00005C800080908028C0000000C0C0280080",
      INIT_62 => X"80808080808080808080005C90BAFF54ED000028808000008080800000008080",
      INIT_63 => X"80808080808080808080002800EDEDEDED002800000080808080808080808080",
      INIT_64 => X"8080808080808080808090E0C000ED5CBA0000C0285000008080808080808080",
      INIT_65 => X"808080808080000000002890E05000ED00C09000192998B00080808080808080",
      INIT_66 => X"8080808080001143E4D428C09050E000E0C090005CD443110080808080808080",
      INIT_67 => X"808080800000BAE4F5FE00C0C090E0E0E090000043FEE4BA0000808080808080",
      INIT_68 => X"80808000C3BB53DCF56D00000028909090009900886DDC53BBC3000080808080",
      INIT_69 => X"808000ECD4EC212A00009929292929002929292929002A21ECD4ECE400808080",
      INIT_6A => X"808042EDA10000008080909929292929292929290000000000A1EDED42808080",
      INIT_6B => X"808000F5AA0080808080009090909090909090000080808000AAF5F500808080",
      INIT_6C => X"8080002A3A00808080800090999029999099002800808080003A2ACB00808080",
      INIT_6D => X"808000A018008080808000009099902999900000808080800018A00080808080",
      INIT_6E => X"80800098D2000080808000009090BAEDBA5C00008080800000D2980080808080",
      INIT_6F => X"8080003208ED008080800000005CEDEDBA00000080808000ED08320080808080",
      INIT_70 => X"808000ED91008080808000000000121200120000808080800091ED0080808080",
      INIT_71 => X"8080800000808080808000000000000000000800008080808000008080808080",
      INIT_72 => X"8080808080808080800012121212121212121212000080808080808080808080",
      INIT_73 => X"8080808080800000001212121212121212121212121200008080808080808080",
      INIT_74 => X"8080808080001212121212121212121212121212121212120080808080808080",
      INIT_75 => X"8080808000121212121212121200000000121212121212121200808080808080",
      INIT_76 => X"8080808000181818120800008080808080800000000818181800808080808080",
      INIT_77 => X"8080808000181818080800808080808080808080000818181800808080808080",
      INIT_78 => X"8080808080000808080800808080808080808080080808080080808080808080",
      INIT_79 => X"8080808080800008080808808080808080808008080808008080808080808080",
      INIT_7A => X"8080808080808000080808808080808080808008080800808080808080808080",
      INIT_7B => X"8080808080808080080808088080808080000808080880808080808080808080",
      INIT_7C => X"8080808080808080800008080808808008080808080080808080808080808080",
      INIT_7D => X"8080808080808080800008080808808008080808080080808080808080808080",
      INIT_7E => X"8080808080808000080808080800808000080808080800808080808080808080",
      INIT_7F => X"8080808080808000080808088080808080800808080800808080808080808080",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => addra(12),
      I1 => addra(13),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ROM_JOJO_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized3\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ROM_JOJO_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized3\ : entity is "blk_mem_gen_prim_wrapper_init";
end \ROM_JOJO_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized3\;

architecture STRUCTURE of \ROM_JOJO_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized3\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      INITP_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_02 => X"FFE7AFE3FFF8C7FFFFFB7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_03 => X"EB21C6DB9D63C0BFEDEFC039F5EA4420F0C93C01FED6F870F6FFFC60FDFFFE30",
      INITP_04 => X"FFE4A3FFFFE003FFFFC803FFFF30007FFCC0151FF9E003DFF5E003AFEE408473",
      INITP_05 => X"FF7FFFFFFFBFFDFFFFDFF9FFFFE013FFFFE1A7FFFFE3C7FFFFF1E7FFFFF247FF",
      INITP_06 => X"FF77EEFFFF77EEFFFF37EEFFFF17FCFFFE2FF67FFE2FF67FFEE7E77FFEFE7EFF",
      INITP_07 => X"F83FF80FF80FF00FFC77FE3FFF7FEEFFFF77EEFFFF77EEFFFF77EEFFFF77EEFF",
      INIT_00 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_01 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_02 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_03 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_04 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_05 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_06 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_07 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_08 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_09 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_0A => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_0B => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_0C => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_0D => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_0E => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_0F => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_10 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_11 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_12 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_13 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_14 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_15 => X"8080808080808080808080808080808080808080808080808080808080808080",
      INIT_16 => X"8080808080808080808080808080808019808080808080808080808080808080",
      INIT_17 => X"8080808080808080808080808090909019801980808080808080800000008080",
      INIT_18 => X"80808080ED91008080808019199019199019901919191980000010ED00E05050",
      INIT_19 => X"808080803208ED00808080901990901919199019199080000062083200E05050",
      INIT_1A => X"80808080901021008080809080909080909019909080C0500021109088402800",
      INIT_1B => X"8080808098D20000808080005C8080BA80809090909080280000D29800C00080",
      INIT_1C => X"80808080A018008080808000ED80ED00005C800080908028C00018A000C02800",
      INIT_1D => X"808080002A3A0080808080005C90BAFF54ED00002880800000003A2ACB000080",
      INIT_1E => X"80000042EDA10011008080002800EDEDEDED0028000000001100A1EDED428080",
      INIT_1F => X"80808000ECD4EC212A008090E0C000ED5CBA0000C080802A21ECD4ECE4008080",
      INIT_20 => X"80808000B2FDFD43D3ED002890E05000ED00C090008000D343FDFDB200008080",
      INIT_21 => X"8080808000C3BB53DCF56D28C09050E000E0C09000886DDC53BBC30080808080",
      INIT_22 => X"80808080800000BAE4F5FE00C0C090E0E0E090000043FEE4BABA008080808080",
      INIT_23 => X"808080808080001143E4D4000000289090900099005CD4431111008080808080",
      INIT_24 => X"80808080808080800000E4992929292900292929292850000080808080808080",
      INIT_25 => X"8080808080808080808000909929292929292929290080808080808080808080",
      INIT_26 => X"8080808080808080808080009090909090909090000080808080808080808080",
      INIT_27 => X"8080808080808080808080009099902999909900280080808080808080808080",
      INIT_28 => X"8080808080808080808080800090999029999000008080808080808080808080",
      INIT_29 => X"808080808080808080808080009090BAEDBA5C00008080808080808080808080",
      INIT_2A => X"80808080808080808080800000005CEDEDBA0000008080808080808080808080",
      INIT_2B => X"8080808080808080808080000000001212001200008080808080808080808080",
      INIT_2C => X"8080808080808080808080000000000000000008000080808080808080808080",
      INIT_2D => X"8080808080808080808000121212121212121212120000808080808080808080",
      INIT_2E => X"8080808080808080800012121212121212121212121200808080808080808080",
      INIT_2F => X"8080808080808080001212121212121212121212121212808080808080808080",
      INIT_30 => X"8080808080808000121212121212120000121212121212008080808080808080",
      INIT_31 => X"8080808080808000121212000080808080808000001212120080808080808080",
      INIT_32 => X"8080808080808000000012008080808080808080001212000080808080808080",
      INIT_33 => X"8080808080808000181808008080808080808080001208180080808080808080",
      INIT_34 => X"8080808080808080001818080080808080808080080818008080808080808080",
      INIT_35 => X"8080808080808080001808080080808080808000080808008080808080808080",
      INIT_36 => X"8080808080808080000808080080808080808000080808008080808080808080",
      INIT_37 => X"8080808080808080000808080080808080808000080808008080808080808080",
      INIT_38 => X"8080808080808080000808080080808080808000080808008080808080808080",
      INIT_39 => X"8080808080808080000808080080808080808000080808008080808080808080",
      INIT_3A => X"8080808080808080000808080080808080808000080808008080808080808080",
      INIT_3B => X"8080808080808080000808080080808080808000080808008080808080808080",
      INIT_3C => X"8080808080808080000808080880808080808000080808008080808080808080",
      INIT_3D => X"8080808080800000000808080080808080808080080808000000808080808080",
      INIT_3E => X"8080808080000000000000008080808080808080000000000000000080808080",
      INIT_3F => X"8080808080000000000080808080808080808080800000000000000080808080",
      INIT_A => X"00000",
      INIT_B => X"00000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(13 downto 3) => addra(10 downto 0),
      ADDRARDADDR(2 downto 0) => B"000",
      ADDRBWRADDR(13 downto 0) => B"00000000000000",
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DIADI(15 downto 0) => B"0000000000000000",
      DIBDI(15 downto 0) => B"0000000000000000",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED\(15 downto 8),
      DOADO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_0\(7 downto 0),
      DOBDO(15 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\(15 downto 0),
      DOPADOP(1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED\(1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_1\(0),
      DOPBDOP(1 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\(1 downto 0),
      ENARDEN => ena_array(0),
      ENBWREN => '0',
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ROM_JOJO_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized4\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 1 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ROM_JOJO_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized4\ : entity is "blk_mem_gen_prim_wrapper_init";
end \ROM_JOJO_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized4\;

architecture STRUCTURE of \ROM_JOJO_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized4\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_03 => X"FFFFFF3CFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_04 => X"FFFFF1054502EBE8FFFFF5144550EBE8FFFFF00113FFF03FFFFFFF01C0FFFFFF",
      INIT_05 => X"FFFFF32CC100FC0FFFFFF330C0060293FFFFC3080006968FFFFFC000102B9693",
      INIT_06 => X"FFFCF62CE0F93FFFFFFF04E3200E3FFFFFFFF38F8260FFFFFFFFF13FC40FFFFF",
      INIT_07 => X"FF3FC055502F3FFFFF3FE15454F8FFFFFFF2F01000F8FFFFFFF3F28FC3B13FFF",
      INIT_08 => X"FFB3F803B3CFCFFFFFE8F40100FFCFFFFCBE3004010BCFFFFF3F8000004F3FFF",
      INIT_09 => X"C4FCA41544CFFFFFCC3C9805608FFFFFF03F1A000303FFFFF0CFCA00C070FFFF",
      INIT_0A => X"F3C15054000FFFFF0CC55055000FFFFF13F16815000FFFFF10F2A415000FFFFF",
      INIT_0B => X"FFFFF543000FFFFFFFFFF100000FFFFFFFFF0150000FFFFFFFFC5150000FFFFF",
      INIT_0C => X"FFFF153F553FFFFFFFFF100F403FFFFFFFFFC50F003FFFFFFFFFF543000FFFFF",
      INIT_0D => X"FFF143FC03FFFFFFFFFC50FF00FFFFFFFFFC453F053FFFFFFFFC453F153FFFFF",
      INIT_0E => X"FFC43FFF03FFFFFFFFC50FFC03FFFFFFFFF10FFC03FFFFFFFFF10FFC03FFFFFF",
      INIT_0F => X"FF000FFFFFFFFFFFFF014FFF300FFFFFFF000FFC000FFFFFFFC43FFF00FFFFFF",
      INIT_10 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_11 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_12 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_13 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_14 => X"FFFFFF3CFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_15 => X"FFFFF110455FFFFFFFFFC444103FFFFFFFFFF00110FFFFFFFFFFFF3CFFFFFFFF",
      INIT_16 => X"FFFFF32C010FFFFFFFFFC308C003FFFFFFFFC000100FFFFFFFFFF105053FFFFF",
      INIT_17 => X"FFFC0138D4FFFFFFFFFF318F82FFFFFFFFFFCD3FC43FFFFFFFFFF0FBE13FFFFF",
      INIT_18 => X"FFF3F8551533FFFFFFF3F0508533FFFFFFF2BC04000FFFFFFFF0FD8B38FFFFFF",
      INIT_19 => X"FFFCF3FFFF0BC3FFFFC2E9550043FFFFFFCBF0000013FFFFFFCFF0155403FFFF",
      INIT_1A => X"F0568001143FFFFFF01A3810553FFFFFFF1A2C555510FFFFFFC20000090203FF",
      INIT_1B => X"FFFFFC0015543FFFFFF0FC005550FFFFFF154015500FFFFFFF569155403FFFFF",
      INIT_1C => X"FFFFFC03FF043FFFFFFFFC00FC0403FFFFFFFC00C01103FFFFFFFC00015503FF",
      INIT_1D => X"FFFFC10FFC53FFFFFFFFD14FFC57FFFFFFFFF55FFF14FFFFFFFFF453FF14FFFF",
      INIT_1E => X"FFF003FFFF03FFFFFFFC03FFFC03FFFFFFFF00FFF013FFFFFFFFC03FF053FFFF",
      INIT_1F => X"FFFFFC3FFFFFFFFFFFFF000FFFFFFFFFFFF0007FFFC3FFFFFFF003FFFFC3FFFF",
      INIT_20 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_21 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_22 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_23 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_24 => X"FFFFFC0044FFFFFFFFFFFCC0403FFFFFFFFFFFCF3FFFFFFFFFFFFFFFFFFFFFFF",
      INIT_25 => X"F2BEB0C23000FFFFFC3E00000400FFFFFFC0FC414143FFFFFFFFFC451157FFFF",
      INIT_26 => X"FF03F063E099FFFFFC68094FF103FFFFF0296CCB0041FFFFF2BEB8CC2003FFFF",
      INIT_27 => X"FFFF3FC1000FFFFFFFFF0F28FC3FFFFFFFFFCF62CE2FFFFFFFFFC04E3503FFFF",
      INIT_28 => X"FFFF3FC0401FFFFFFFFF3F00000FFFFFFFFF3F05550FFFFFFFFF0BD5454FFFFF",
      INIT_29 => X"FFFFC001554FFFFFFFFFCC20004FFFFFFFFFCFC039FFFFFFFFFFCFC0103FFFFF",
      INIT_2A => X"FFFC58B81550FFFFFFF168005553FFFFFFFC68C15553FFFFFFFF10005503FFFF",
      INIT_2B => X"FFFFFFFFC15550FFFFFFFFFFF15500FFFFFFFFFFC1550FFFFFFF14000550FFFF",
      INIT_2C => X"FFFFC10FF1553FFFFFFFC01554003FFFFFFFFF1555550FFFFFFFFFC0055550FF",
      INIT_2D => X"FFFFFFFFC553FFFFFFFFF0FFF554FFFFFFFFF0FFF154FFFFFFFFF13FF155FFFF",
      INIT_2E => X"FFFFFFFC10FFFFFFFFFFFFFF143FFFFFFFFFFFFF043FFFFFFFFFFFFFC55FFFFF",
      INIT_2F => X"FFFFFFF03003FFFFFFFFFFF00103FFFFFFFFFFFC500FFFFFFFFFFFFC54FFFFFF",
      INIT_30 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_31 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_32 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_33 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_34 => X"F0F801144553FFFFFFFFF00113FFFFFFFFFFF30100FFFFFFFFFFFF3CFFFFFFFF",
      INIT_35 => X"FCA5A33080067FFFF1A58308C002FFFFCAFAC000102BFFFFCAFAF1050503FFFF",
      INIT_36 => X"FFFFC138D40FFFFFFFFFF18F826FFFFFFFFFFD3FC40FFFFFF1A0232C0104FFFF",
      INIT_37 => X"FFFFCF55153FFFFFFFFF3F04003FFFFFFFFF3CA3F0FFFFFFFFFFCD8B38FFFFFF",
      INIT_38 => X"FFFFCE0070FFFFFFFFFF3E01007FFFFFFFFF3C00001FFFFFFFFF3C15540FFFFF",
      INIT_39 => X"FFFFF300543FFFFFFFFFC385553FFFFFFFFFCF8155FFFFFFFFFFCF00EDFFFFFF",
      INIT_3A => X"FFFFFD40543FFFFFFFFFFE80500FFFFFFFFFFF28154FFFFFFFFFFC8E157FFFFF",
      INIT_3B => X"FFF03F014003FFFFFFFFFF01400FFFFFFFFFFFC1500FFFFFFFFFFFC0500FFFFF",
      INIT_3C => X"FFC431554057FFFFFFC501554003FFFFFFC054014003FFFFFFF003054003FFFF",
      INIT_3D => X"FFFFFFFFF003FFFFFFFFFFFC3503FFFFFFFFFFF04543FFFFFFC5FC014157FFFF",
      INIT_3E => X"FFFFFFFFFF00FCFFFFFFFFFFFF00FFFFFFFFFFFFFC00FFFFFFFFFFFFFC00FFFF",
      INIT_3F => X"FFFFFFFFFFC30FFFFFFFFFFFFFC30FFFFFFFFFFFFFC0043FFFFFFFFFFFC0013F",
      INIT_40 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_41 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_42 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_43 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_44 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_45 => X"FFFFC00443FFFFFFFFFFFCF3FFFFFFFFFFFFFCF3FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_46 => X"FFFF0000403FFFFFFFFFC41414FFFFFFFFFFC451157FFFFFFFFF1114403FFFFF",
      INIT_47 => X"FFFFF4FF103FFFFFFFFFF3EF848FFFFFFFFFCCB0043FFFFFFFFF0C23000FFFFF",
      INIT_48 => X"FFCAF010003FFFFFFFC3F62CE2FFFFFFFFF004E3503FFFFFFFFFC63E09BFFFFF",
      INIT_49 => X"FF2FC000004FFFFFFF3FC055500FFFFFFFCFE15454CFFFFFFFCFC14214CFFFFF",
      INIT_4A => X"FFFF88055443FFFFFFFC0FE024183FFFFFF00803F02F3FFFFF0BA0040103FFFF",
      INIT_4B => X"FFFFC055403FFFFFFFFF0555003FFFFFFFFF000450FFFFFFFFFF000154FFFFFF",
      INIT_4C => X"FFFFF003005503FFFFFFF00005500FFFFFFFF0005540FFFFFFFFF0015403FFFF",
      INIT_4D => X"0000153FFFFC54FFFFFFD00FFFF153FFFFFFF00FFF0553FFFFFFF003F00553FF",
      INIT_4E => X"00FFFFFFFFFC14FF000000FFFFFC54FF0000053FFFFC54FF0000053FFFFC54FF",
      INIT_4F => X"FFFFFFFFFFFF0000FFFFFFFFFFFF054003FFFFFFFFFF150003FFFFFFFFFF153F",
      INIT_50 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_51 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_52 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_53 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_54 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_55 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_56 => X"FFFFFF01C0FFFFFFFFFFFF3CFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_57 => X"FFFFC000102B9693FFFFC1054502EBE8FFFFC5144550EBE8FFFFF00113FF003F",
      INIT_58 => X"FFFFF13FC40FFFFFFFFFF32CC100FC0FFFFFF330C0060293FFFFC3080006968F",
      INIT_59 => X"FF0BF28FC0FE0FFFFFC6F62CE0F93FFFFFF004E320513FFFFFFFF38F8260FFFF",
      INIT_5A => X"F34FF000003F1F3FFB40F05555001FBFF3F601545549FF3FFCAFF010003FA0FF",
      INIT_5B => X"F233F03F80FCC8FFF1C3F00BB0FC34FFF14FF00100FF14FFF18FF004013F263F",
      INIT_5C => X"FFF000000000FFFFFFFFC000000FFFFFFC3FF000003FC3FFF30FF00000FF0CFF",
      INIT_5D => X"FF1503FFFF054FFFFF1500FFF0054FFFFF00000000000FFFFFC0000000003FFF",
      INIT_5E => X"FFFF00FFC00FFFFFFFFC03FFFC03FFFFFFF003FFFC00FFFFFFC003FFFF003FFF",
      INIT_5F => X"FFFC00FFF003FFFFFFFC000F0003FFFFFFFFC00F000FFFFFFFFFC00F000FFFFF",
      INIT_60 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_61 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_62 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_63 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_64 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_65 => X"FFFFFC0044FFFC0FFFFFFFC0703FFFFFFFFFFFCF3FFFFFFFFFFFFFFFFFFFFFFF",
      INIT_66 => X"FF70F0C200010D23FF04F000040A1024FF8CFC415140323AFFC3FD451154033A",
      INIT_67 => X"FCFD8CE3E0BE7FCFC2D03C4FF10007EFFC63FCCB30400983FF53FCCC30018524",
      INIT_68 => X"FFF1BC04003E53FFFFC2FCA3F03FA3FFFF2BFD8B380FE8FFFC7FF138C833FD0F",
      INIT_69 => X"FFFFFC01004FFFFFFFFFFC00000FFFFFFFFFF015554FFFFFFFFF0C5515583FFF",
      INIT_6A => X"FFFFFC00003FFFFFFFFFFC0FE03FFFFFFFFFFF02EC3FFFFFFFFFFF00403FFFFF",
      INIT_6B => X"FFFF00000003FFFFFFFFC0000003FFFFFFFFF0000003FFFFFFFFFC00000FFFFF",
      INIT_6C => X"FFFC50FFFF013FFFFFFC00FFFF003FFFFFFC003FFC003FFFFFFC00000000FFFF",
      INIT_6D => X"FFFF003FFC00FFFFFFFF003FFC00FFFFFFFF103FFC00FFFFFFFF143FFF04FFFF",
      INIT_6E => X"FFFF003FFC00FFFFFFFF003FFC00FFFFFFFF003FFC00FFFFFFFF003FFC00FFFF",
      INIT_6F => X"FFC00FFFFFC000FFFFC000FFFF0000FFFFF0003FFF000FFFFFFF003FFC00FFFF",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 2,
      READ_WIDTH_B => 2,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 2,
      WRITE_WIDTH_B => 2
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 1) => addra(13 downto 0),
      ADDRARDADDR(0) => '1',
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 2) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 2),
      DOADO(1 downto 0) => douta(1 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ROM_JOJO_blk_mem_gen_0_0_blk_mem_gen_prim_width is
  port (
    douta : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 )
  );
end ROM_JOJO_blk_mem_gen_0_0_blk_mem_gen_prim_width;

architecture STRUCTURE of ROM_JOJO_blk_mem_gen_0_0_blk_mem_gen_prim_width is
begin
\prim_init.ram\: entity work.ROM_JOJO_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      douta(0) => douta(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ROM_JOJO_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized0\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ROM_JOJO_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized0\ : entity is "blk_mem_gen_prim_width";
end \ROM_JOJO_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized0\;

architecture STRUCTURE of \ROM_JOJO_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized0\ is
begin
\prim_init.ram\: entity work.\ROM_JOJO_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized0\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(0),
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ROM_JOJO_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized1\ is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DOPADOP : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ROM_JOJO_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized1\ : entity is "blk_mem_gen_prim_width";
end \ROM_JOJO_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized1\;

architecture STRUCTURE of \ROM_JOJO_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized1\ is
begin
\prim_init.ram\: entity work.\ROM_JOJO_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized1\
     port map (
      DOADO(7 downto 0) => DOADO(7 downto 0),
      DOPADOP(0) => DOPADOP(0),
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ROM_JOJO_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized2\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ROM_JOJO_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized2\ : entity is "blk_mem_gen_prim_width";
end \ROM_JOJO_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized2\;

architecture STRUCTURE of \ROM_JOJO_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized2\ is
begin
\prim_init.ram\: entity work.\ROM_JOJO_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized2\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(0),
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ROM_JOJO_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized3\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ROM_JOJO_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized3\ : entity is "blk_mem_gen_prim_width";
end \ROM_JOJO_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized3\;

architecture STRUCTURE of \ROM_JOJO_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized3\ is
begin
\prim_init.ram\: entity work.\ROM_JOJO_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized3\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_1\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_0\(0),
      addra(10 downto 0) => addra(10 downto 0),
      clka => clka,
      ena_array(0) => ena_array(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ROM_JOJO_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized4\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 1 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ROM_JOJO_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized4\ : entity is "blk_mem_gen_prim_width";
end \ROM_JOJO_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized4\;

architecture STRUCTURE of \ROM_JOJO_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized4\ is
begin
\prim_init.ram\: entity work.\ROM_JOJO_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized4\
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      douta(1 downto 0) => douta(1 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ROM_JOJO_blk_mem_gen_0_0_blk_mem_gen_generic_cstr is
  port (
    douta : out STD_LOGIC_VECTOR ( 11 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 )
  );
end ROM_JOJO_blk_mem_gen_0_0_blk_mem_gen_generic_cstr;

architecture STRUCTURE of ROM_JOJO_blk_mem_gen_0_0_blk_mem_gen_generic_cstr is
  signal ena_array : STD_LOGIC_VECTOR ( 6 to 6 );
  signal \ramloop[1].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_8\ : STD_LOGIC;
begin
\bindec_a.bindec_inst_a\: entity work.ROM_JOJO_blk_mem_gen_0_0_bindec
     port map (
      addra(2 downto 0) => addra(13 downto 11),
      ena_array(0) => ena_array(6)
    );
\has_mux_a.A\: entity work.ROM_JOJO_blk_mem_gen_0_0_blk_mem_gen_mux
     port map (
      DOADO(7) => \ramloop[2].ram.r_n_0\,
      DOADO(6) => \ramloop[2].ram.r_n_1\,
      DOADO(5) => \ramloop[2].ram.r_n_2\,
      DOADO(4) => \ramloop[2].ram.r_n_3\,
      DOADO(3) => \ramloop[2].ram.r_n_4\,
      DOADO(2) => \ramloop[2].ram.r_n_5\,
      DOADO(1) => \ramloop[2].ram.r_n_6\,
      DOADO(0) => \ramloop[2].ram.r_n_7\,
      DOPADOP(0) => \ramloop[2].ram.r_n_8\,
      addra(2 downto 0) => addra(13 downto 11),
      clka => clka,
      douta(8 downto 0) => douta(9 downto 1),
      \douta[8]\(7) => \ramloop[1].ram.r_n_0\,
      \douta[8]\(6) => \ramloop[1].ram.r_n_1\,
      \douta[8]\(5) => \ramloop[1].ram.r_n_2\,
      \douta[8]\(4) => \ramloop[1].ram.r_n_3\,
      \douta[8]\(3) => \ramloop[1].ram.r_n_4\,
      \douta[8]\(2) => \ramloop[1].ram.r_n_5\,
      \douta[8]\(1) => \ramloop[1].ram.r_n_6\,
      \douta[8]\(0) => \ramloop[1].ram.r_n_7\,
      \douta[8]_0\(7) => \ramloop[4].ram.r_n_0\,
      \douta[8]_0\(6) => \ramloop[4].ram.r_n_1\,
      \douta[8]_0\(5) => \ramloop[4].ram.r_n_2\,
      \douta[8]_0\(4) => \ramloop[4].ram.r_n_3\,
      \douta[8]_0\(3) => \ramloop[4].ram.r_n_4\,
      \douta[8]_0\(2) => \ramloop[4].ram.r_n_5\,
      \douta[8]_0\(1) => \ramloop[4].ram.r_n_6\,
      \douta[8]_0\(0) => \ramloop[4].ram.r_n_7\,
      \douta[8]_1\(7) => \ramloop[3].ram.r_n_0\,
      \douta[8]_1\(6) => \ramloop[3].ram.r_n_1\,
      \douta[8]_1\(5) => \ramloop[3].ram.r_n_2\,
      \douta[8]_1\(4) => \ramloop[3].ram.r_n_3\,
      \douta[8]_1\(3) => \ramloop[3].ram.r_n_4\,
      \douta[8]_1\(2) => \ramloop[3].ram.r_n_5\,
      \douta[8]_1\(1) => \ramloop[3].ram.r_n_6\,
      \douta[8]_1\(0) => \ramloop[3].ram.r_n_7\,
      \douta[9]\(0) => \ramloop[1].ram.r_n_8\,
      \douta[9]_0\(0) => \ramloop[4].ram.r_n_8\,
      \douta[9]_1\(0) => \ramloop[3].ram.r_n_8\
    );
\ramloop[0].ram.r\: entity work.ROM_JOJO_blk_mem_gen_0_0_blk_mem_gen_prim_width
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      douta(0) => douta(0)
    );
\ramloop[1].ram.r\: entity work.\ROM_JOJO_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized0\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7) => \ramloop[1].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(6) => \ramloop[1].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(5) => \ramloop[1].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(4) => \ramloop[1].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(3) => \ramloop[1].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(2) => \ramloop[1].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(1) => \ramloop[1].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(0) => \ramloop[1].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(0) => \ramloop[1].ram.r_n_8\,
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka
    );
\ramloop[2].ram.r\: entity work.\ROM_JOJO_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized1\
     port map (
      DOADO(7) => \ramloop[2].ram.r_n_0\,
      DOADO(6) => \ramloop[2].ram.r_n_1\,
      DOADO(5) => \ramloop[2].ram.r_n_2\,
      DOADO(4) => \ramloop[2].ram.r_n_3\,
      DOADO(3) => \ramloop[2].ram.r_n_4\,
      DOADO(2) => \ramloop[2].ram.r_n_5\,
      DOADO(1) => \ramloop[2].ram.r_n_6\,
      DOADO(0) => \ramloop[2].ram.r_n_7\,
      DOPADOP(0) => \ramloop[2].ram.r_n_8\,
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka
    );
\ramloop[3].ram.r\: entity work.\ROM_JOJO_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized2\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7) => \ramloop[3].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(6) => \ramloop[3].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(5) => \ramloop[3].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(4) => \ramloop[3].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(3) => \ramloop[3].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(2) => \ramloop[3].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(1) => \ramloop[3].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(0) => \ramloop[3].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(0) => \ramloop[3].ram.r_n_8\,
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka
    );
\ramloop[4].ram.r\: entity work.\ROM_JOJO_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized3\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\(7) => \ramloop[4].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\(6) => \ramloop[4].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\(5) => \ramloop[4].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\(4) => \ramloop[4].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\(3) => \ramloop[4].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\(2) => \ramloop[4].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\(1) => \ramloop[4].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\(0) => \ramloop[4].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_0\(0) => \ramloop[4].ram.r_n_8\,
      addra(10 downto 0) => addra(10 downto 0),
      clka => clka,
      ena_array(0) => ena_array(6)
    );
\ramloop[5].ram.r\: entity work.\ROM_JOJO_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized4\
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      douta(1 downto 0) => douta(11 downto 10)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ROM_JOJO_blk_mem_gen_0_0_blk_mem_gen_top is
  port (
    douta : out STD_LOGIC_VECTOR ( 11 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 )
  );
end ROM_JOJO_blk_mem_gen_0_0_blk_mem_gen_top;

architecture STRUCTURE of ROM_JOJO_blk_mem_gen_0_0_blk_mem_gen_top is
begin
\valid.cstr\: entity work.ROM_JOJO_blk_mem_gen_0_0_blk_mem_gen_generic_cstr
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      douta(11 downto 0) => douta(11 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ROM_JOJO_blk_mem_gen_0_0_blk_mem_gen_v8_4_4_synth is
  port (
    douta : out STD_LOGIC_VECTOR ( 11 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 )
  );
end ROM_JOJO_blk_mem_gen_0_0_blk_mem_gen_v8_4_4_synth;

architecture STRUCTURE of ROM_JOJO_blk_mem_gen_0_0_blk_mem_gen_v8_4_4_synth is
begin
\gnbram.gnativebmg.native_blk_mem_gen\: entity work.ROM_JOJO_blk_mem_gen_0_0_blk_mem_gen_top
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      douta(11 downto 0) => douta(11 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ROM_JOJO_blk_mem_gen_0_0_blk_mem_gen_v8_4_4 is
  port (
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 11 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 11 downto 0 );
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 13 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 11 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 11 downto 0 );
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    eccpipece : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    rdaddrecc : out STD_LOGIC_VECTOR ( 13 downto 0 );
    sleep : in STD_LOGIC;
    deepsleep : in STD_LOGIC;
    shutdown : in STD_LOGIC;
    rsta_busy : out STD_LOGIC;
    rstb_busy : out STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 11 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 11 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_injectsbiterr : in STD_LOGIC;
    s_axi_injectdbiterr : in STD_LOGIC;
    s_axi_sbiterr : out STD_LOGIC;
    s_axi_dbiterr : out STD_LOGIC;
    s_axi_rdaddrecc : out STD_LOGIC_VECTOR ( 13 downto 0 )
  );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of ROM_JOJO_blk_mem_gen_0_0_blk_mem_gen_v8_4_4 : entity is 14;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of ROM_JOJO_blk_mem_gen_0_0_blk_mem_gen_v8_4_4 : entity is 14;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of ROM_JOJO_blk_mem_gen_0_0_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of ROM_JOJO_blk_mem_gen_0_0_blk_mem_gen_v8_4_4 : entity is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of ROM_JOJO_blk_mem_gen_0_0_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of ROM_JOJO_blk_mem_gen_0_0_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of ROM_JOJO_blk_mem_gen_0_0_blk_mem_gen_v8_4_4 : entity is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of ROM_JOJO_blk_mem_gen_0_0_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of ROM_JOJO_blk_mem_gen_0_0_blk_mem_gen_v8_4_4 : entity is "2";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of ROM_JOJO_blk_mem_gen_0_0_blk_mem_gen_v8_4_4 : entity is "4";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of ROM_JOJO_blk_mem_gen_0_0_blk_mem_gen_v8_4_4 : entity is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of ROM_JOJO_blk_mem_gen_0_0_blk_mem_gen_v8_4_4 : entity is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of ROM_JOJO_blk_mem_gen_0_0_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of ROM_JOJO_blk_mem_gen_0_0_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of ROM_JOJO_blk_mem_gen_0_0_blk_mem_gen_v8_4_4 : entity is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of ROM_JOJO_blk_mem_gen_0_0_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of ROM_JOJO_blk_mem_gen_0_0_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of ROM_JOJO_blk_mem_gen_0_0_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of ROM_JOJO_blk_mem_gen_0_0_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of ROM_JOJO_blk_mem_gen_0_0_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of ROM_JOJO_blk_mem_gen_0_0_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of ROM_JOJO_blk_mem_gen_0_0_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of ROM_JOJO_blk_mem_gen_0_0_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of ROM_JOJO_blk_mem_gen_0_0_blk_mem_gen_v8_4_4 : entity is "Estimated Power for IP     :     5.603586 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of ROM_JOJO_blk_mem_gen_0_0_blk_mem_gen_v8_4_4 : entity is "kintex7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of ROM_JOJO_blk_mem_gen_0_0_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of ROM_JOJO_blk_mem_gen_0_0_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of ROM_JOJO_blk_mem_gen_0_0_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of ROM_JOJO_blk_mem_gen_0_0_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of ROM_JOJO_blk_mem_gen_0_0_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of ROM_JOJO_blk_mem_gen_0_0_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of ROM_JOJO_blk_mem_gen_0_0_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of ROM_JOJO_blk_mem_gen_0_0_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of ROM_JOJO_blk_mem_gen_0_0_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of ROM_JOJO_blk_mem_gen_0_0_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of ROM_JOJO_blk_mem_gen_0_0_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of ROM_JOJO_blk_mem_gen_0_0_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of ROM_JOJO_blk_mem_gen_0_0_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of ROM_JOJO_blk_mem_gen_0_0_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of ROM_JOJO_blk_mem_gen_0_0_blk_mem_gen_v8_4_4 : entity is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of ROM_JOJO_blk_mem_gen_0_0_blk_mem_gen_v8_4_4 : entity is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of ROM_JOJO_blk_mem_gen_0_0_blk_mem_gen_v8_4_4 : entity is "NONE";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of ROM_JOJO_blk_mem_gen_0_0_blk_mem_gen_v8_4_4 : entity is "jojo_blk_mem_gen_0_0.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of ROM_JOJO_blk_mem_gen_0_0_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of ROM_JOJO_blk_mem_gen_0_0_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of ROM_JOJO_blk_mem_gen_0_0_blk_mem_gen_v8_4_4 : entity is 3;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of ROM_JOJO_blk_mem_gen_0_0_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of ROM_JOJO_blk_mem_gen_0_0_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of ROM_JOJO_blk_mem_gen_0_0_blk_mem_gen_v8_4_4 : entity is 14336;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of ROM_JOJO_blk_mem_gen_0_0_blk_mem_gen_v8_4_4 : entity is 14336;
  attribute C_READ_LATENCY_A : integer;
  attribute C_READ_LATENCY_A of ROM_JOJO_blk_mem_gen_0_0_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_READ_LATENCY_B : integer;
  attribute C_READ_LATENCY_B of ROM_JOJO_blk_mem_gen_0_0_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of ROM_JOJO_blk_mem_gen_0_0_blk_mem_gen_v8_4_4 : entity is 12;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of ROM_JOJO_blk_mem_gen_0_0_blk_mem_gen_v8_4_4 : entity is 12;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of ROM_JOJO_blk_mem_gen_0_0_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of ROM_JOJO_blk_mem_gen_0_0_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of ROM_JOJO_blk_mem_gen_0_0_blk_mem_gen_v8_4_4 : entity is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of ROM_JOJO_blk_mem_gen_0_0_blk_mem_gen_v8_4_4 : entity is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of ROM_JOJO_blk_mem_gen_0_0_blk_mem_gen_v8_4_4 : entity is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of ROM_JOJO_blk_mem_gen_0_0_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of ROM_JOJO_blk_mem_gen_0_0_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of ROM_JOJO_blk_mem_gen_0_0_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of ROM_JOJO_blk_mem_gen_0_0_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of ROM_JOJO_blk_mem_gen_0_0_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of ROM_JOJO_blk_mem_gen_0_0_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of ROM_JOJO_blk_mem_gen_0_0_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of ROM_JOJO_blk_mem_gen_0_0_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of ROM_JOJO_blk_mem_gen_0_0_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of ROM_JOJO_blk_mem_gen_0_0_blk_mem_gen_v8_4_4 : entity is 14336;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of ROM_JOJO_blk_mem_gen_0_0_blk_mem_gen_v8_4_4 : entity is 14336;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of ROM_JOJO_blk_mem_gen_0_0_blk_mem_gen_v8_4_4 : entity is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of ROM_JOJO_blk_mem_gen_0_0_blk_mem_gen_v8_4_4 : entity is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of ROM_JOJO_blk_mem_gen_0_0_blk_mem_gen_v8_4_4 : entity is 12;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of ROM_JOJO_blk_mem_gen_0_0_blk_mem_gen_v8_4_4 : entity is 12;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of ROM_JOJO_blk_mem_gen_0_0_blk_mem_gen_v8_4_4 : entity is "kintex7";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of ROM_JOJO_blk_mem_gen_0_0_blk_mem_gen_v8_4_4 : entity is "yes";
end ROM_JOJO_blk_mem_gen_0_0_blk_mem_gen_v8_4_4;

architecture STRUCTURE of ROM_JOJO_blk_mem_gen_0_0_blk_mem_gen_v8_4_4 is
  signal \<const0>\ : STD_LOGIC;
begin
  dbiterr <= \<const0>\;
  doutb(11) <= \<const0>\;
  doutb(10) <= \<const0>\;
  doutb(9) <= \<const0>\;
  doutb(8) <= \<const0>\;
  doutb(7) <= \<const0>\;
  doutb(6) <= \<const0>\;
  doutb(5) <= \<const0>\;
  doutb(4) <= \<const0>\;
  doutb(3) <= \<const0>\;
  doutb(2) <= \<const0>\;
  doutb(1) <= \<const0>\;
  doutb(0) <= \<const0>\;
  rdaddrecc(13) <= \<const0>\;
  rdaddrecc(12) <= \<const0>\;
  rdaddrecc(11) <= \<const0>\;
  rdaddrecc(10) <= \<const0>\;
  rdaddrecc(9) <= \<const0>\;
  rdaddrecc(8) <= \<const0>\;
  rdaddrecc(7) <= \<const0>\;
  rdaddrecc(6) <= \<const0>\;
  rdaddrecc(5) <= \<const0>\;
  rdaddrecc(4) <= \<const0>\;
  rdaddrecc(3) <= \<const0>\;
  rdaddrecc(2) <= \<const0>\;
  rdaddrecc(1) <= \<const0>\;
  rdaddrecc(0) <= \<const0>\;
  rsta_busy <= \<const0>\;
  rstb_busy <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(3) <= \<const0>\;
  s_axi_bid(2) <= \<const0>\;
  s_axi_bid(1) <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_dbiterr <= \<const0>\;
  s_axi_rdaddrecc(13) <= \<const0>\;
  s_axi_rdaddrecc(12) <= \<const0>\;
  s_axi_rdaddrecc(11) <= \<const0>\;
  s_axi_rdaddrecc(10) <= \<const0>\;
  s_axi_rdaddrecc(9) <= \<const0>\;
  s_axi_rdaddrecc(8) <= \<const0>\;
  s_axi_rdaddrecc(7) <= \<const0>\;
  s_axi_rdaddrecc(6) <= \<const0>\;
  s_axi_rdaddrecc(5) <= \<const0>\;
  s_axi_rdaddrecc(4) <= \<const0>\;
  s_axi_rdaddrecc(3) <= \<const0>\;
  s_axi_rdaddrecc(2) <= \<const0>\;
  s_axi_rdaddrecc(1) <= \<const0>\;
  s_axi_rdaddrecc(0) <= \<const0>\;
  s_axi_rdata(11) <= \<const0>\;
  s_axi_rdata(10) <= \<const0>\;
  s_axi_rdata(9) <= \<const0>\;
  s_axi_rdata(8) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(3) <= \<const0>\;
  s_axi_rid(2) <= \<const0>\;
  s_axi_rid(1) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_sbiterr <= \<const0>\;
  s_axi_wready <= \<const0>\;
  sbiterr <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst_blk_mem_gen: entity work.ROM_JOJO_blk_mem_gen_0_0_blk_mem_gen_v8_4_4_synth
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      douta(11 downto 0) => douta(11 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ROM_JOJO_blk_mem_gen_0_0 is
  port (
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of ROM_JOJO_blk_mem_gen_0_0 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of ROM_JOJO_blk_mem_gen_0_0 : entity is "jojo_blk_mem_gen_0_0,blk_mem_gen_v8_4_4,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of ROM_JOJO_blk_mem_gen_0_0 : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of ROM_JOJO_blk_mem_gen_0_0 : entity is "blk_mem_gen_v8_4_4,Vivado 2019.2";
end ROM_JOJO_blk_mem_gen_0_0;

architecture STRUCTURE of ROM_JOJO_blk_mem_gen_0_0 is
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rsta_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rstb_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_doutb_UNCONNECTED : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal NLW_U0_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of U0 : label is 14;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of U0 : label is 14;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of U0 : label is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of U0 : label is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of U0 : label is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of U0 : label is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of U0 : label is "2";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of U0 : label is "4";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of U0 : label is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of U0 : label is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of U0 : label is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of U0 : label is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of U0 : label is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of U0 : label is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of U0 : label is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of U0 : label is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of U0 : label is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of U0 : label is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of U0 : label is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of U0 : label is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of U0 : label is "Estimated Power for IP     :     5.603586 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "kintex7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of U0 : label is 0;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of U0 : label is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of U0 : label is 1;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of U0 : label is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of U0 : label is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of U0 : label is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of U0 : label is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of U0 : label is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of U0 : label is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of U0 : label is "NONE";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of U0 : label is "jojo_blk_mem_gen_0_0.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of U0 : label is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of U0 : label is 3;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of U0 : label is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of U0 : label is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of U0 : label is 14336;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of U0 : label is 14336;
  attribute C_READ_LATENCY_A : integer;
  attribute C_READ_LATENCY_A of U0 : label is 1;
  attribute C_READ_LATENCY_B : integer;
  attribute C_READ_LATENCY_B of U0 : label is 1;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of U0 : label is 12;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of U0 : label is 12;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of U0 : label is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of U0 : label is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of U0 : label is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of U0 : label is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of U0 : label is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of U0 : label is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of U0 : label is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of U0 : label is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of U0 : label is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of U0 : label is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of U0 : label is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of U0 : label is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of U0 : label is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of U0 : label is 14336;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of U0 : label is 14336;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of U0 : label is 12;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of U0 : label is 12;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of U0 : label is "kintex7";
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
  attribute x_interface_info : string;
  attribute x_interface_info of clka : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of clka : signal is "XIL_INTERFACENAME BRAM_PORTA, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_WRITE_MODE READ_ONLY, READ_LATENCY 1";
  attribute x_interface_info of addra : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR";
  attribute x_interface_info of douta : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA DOUT";
begin
U0: entity work.ROM_JOJO_blk_mem_gen_0_0_blk_mem_gen_v8_4_4
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      addrb(13 downto 0) => B"00000000000000",
      clka => clka,
      clkb => '0',
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      deepsleep => '0',
      dina(11 downto 0) => B"000000000000",
      dinb(11 downto 0) => B"000000000000",
      douta(11 downto 0) => douta(11 downto 0),
      doutb(11 downto 0) => NLW_U0_doutb_UNCONNECTED(11 downto 0),
      eccpipece => '0',
      ena => '0',
      enb => '0',
      injectdbiterr => '0',
      injectsbiterr => '0',
      rdaddrecc(13 downto 0) => NLW_U0_rdaddrecc_UNCONNECTED(13 downto 0),
      regcea => '0',
      regceb => '0',
      rsta => '0',
      rsta_busy => NLW_U0_rsta_busy_UNCONNECTED,
      rstb => '0',
      rstb_busy => NLW_U0_rstb_busy_UNCONNECTED,
      s_aclk => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arid(3 downto 0) => B"0000",
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awid(3 downto 0) => B"0000",
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awvalid => '0',
      s_axi_bid(3 downto 0) => NLW_U0_s_axi_bid_UNCONNECTED(3 downto 0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_dbiterr => NLW_U0_s_axi_dbiterr_UNCONNECTED,
      s_axi_injectdbiterr => '0',
      s_axi_injectsbiterr => '0',
      s_axi_rdaddrecc(13 downto 0) => NLW_U0_s_axi_rdaddrecc_UNCONNECTED(13 downto 0),
      s_axi_rdata(11 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(11 downto 0),
      s_axi_rid(3 downto 0) => NLW_U0_s_axi_rid_UNCONNECTED(3 downto 0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_sbiterr => NLW_U0_s_axi_sbiterr_UNCONNECTED,
      s_axi_wdata(11 downto 0) => B"000000000000",
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(0) => '0',
      s_axi_wvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      shutdown => '0',
      sleep => '0',
      wea(0) => '0',
      web(0) => '0'
    );
end STRUCTURE;
