

================================================================
== Vivado HLS Report for 'spmv'
================================================================
* Date:           Tue Dec  1 23:42:59 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        pp4fpga_spmv
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.024 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       13|      189| 0.130 us | 1.890 us |   13|  189|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+-------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +----------+---------+---------+----------+-----------+-----------+-------+----------+
        |- L1      |       12|      188|  3 ~ 47  |          -|          -|      4|    no    |
        | + L2     |        0|       44|        11|          -|          -| 0 ~ 4 |    no    |
        +----------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|     78|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      5|     348|    711|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     89|    -|
|Register         |        -|      -|     215|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      5|     563|    878|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      2|   ~0   |      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |spmv_fadd_32ns_32bkb_U1  |spmv_fadd_32ns_32bkb  |        0|      2|  205|  390|    0|
    |spmv_fmul_32ns_32cud_U2  |spmv_fmul_32ns_32cud  |        0|      3|  143|  321|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                    |                      |        0|      5|  348|  711|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |i_fu_176_p2          |     +    |      0|  0|  12|           3|           1|
    |k_1_fu_203_p2        |     +    |      0|  0|  39|          32|           1|
    |icmp_ln11_fu_170_p2  |   icmp   |      0|  0|   9|           3|           4|
    |icmp_ln14_fu_192_p2  |   icmp   |      0|  0|  18|          32|          32|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0|  78|          70|          38|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------+----+-----------+-----+-----------+
    |     Name     | LUT| Input Size| Bits| Total Bits|
    +--------------+----+-----------+-----+-----------+
    |ap_NS_fsm     |  62|         15|    1|         15|
    |i_0_reg_127   |   9|          2|    3|          6|
    |k_0_reg_151   |   9|          2|   32|         64|
    |y0_0_reg_138  |   9|          2|   32|         64|
    +--------------+----+-----------+-----+-----------+
    |Total         |  89|         21|   68|        149|
    +--------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------+----+----+-----+-----------+
    |         Name        | FF | LUT| Bits| Const Bits|
    +---------------------+----+----+-----+-----------+
    |ap_CS_fsm            |  14|   0|   14|          0|
    |i_0_reg_127          |   3|   0|    3|          0|
    |i_reg_217            |   3|   0|    3|          0|
    |k_0_reg_151          |  32|   0|   32|          0|
    |k_1_reg_260          |  32|   0|   32|          0|
    |rowPtr_load_reg_242  |  32|   0|   32|          0|
    |tmp_reg_280          |  32|   0|   32|          0|
    |values_load_reg_265  |  32|   0|   32|          0|
    |y0_0_reg_138         |  32|   0|   32|          0|
    |zext_ln14_reg_222    |   3|   0|   64|         61|
    +---------------------+----+----+-----+-----------+
    |Total                | 215|   0|  276|         61|
    +---------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------------+-----+-----+------------+--------------+--------------+
|ap_clk                |  in |    1| ap_ctrl_hs |     spmv     | return value |
|ap_rst                |  in |    1| ap_ctrl_hs |     spmv     | return value |
|ap_start              |  in |    1| ap_ctrl_hs |     spmv     | return value |
|ap_done               | out |    1| ap_ctrl_hs |     spmv     | return value |
|ap_idle               | out |    1| ap_ctrl_hs |     spmv     | return value |
|ap_ready              | out |    1| ap_ctrl_hs |     spmv     | return value |
|rowPtr_address0       | out |    3|  ap_memory |    rowPtr    |     array    |
|rowPtr_ce0            | out |    1|  ap_memory |    rowPtr    |     array    |
|rowPtr_q0             |  in |   32|  ap_memory |    rowPtr    |     array    |
|rowPtr_address1       | out |    3|  ap_memory |    rowPtr    |     array    |
|rowPtr_ce1            | out |    1|  ap_memory |    rowPtr    |     array    |
|rowPtr_q1             |  in |   32|  ap_memory |    rowPtr    |     array    |
|columnIndex_address0  | out |    4|  ap_memory |  columnIndex |     array    |
|columnIndex_ce0       | out |    1|  ap_memory |  columnIndex |     array    |
|columnIndex_q0        |  in |   32|  ap_memory |  columnIndex |     array    |
|values_address0       | out |    4|  ap_memory |    values    |     array    |
|values_ce0            | out |    1|  ap_memory |    values    |     array    |
|values_q0             |  in |   32|  ap_memory |    values    |     array    |
|y_address0            | out |    2|  ap_memory |       y      |     array    |
|y_ce0                 | out |    1|  ap_memory |       y      |     array    |
|y_we0                 | out |    1|  ap_memory |       y      |     array    |
|y_d0                  | out |   32|  ap_memory |       y      |     array    |
|x_address0            | out |    2|  ap_memory |       x      |     array    |
|x_ce0                 | out |    1|  ap_memory |       x      |     array    |
|x_q0                  |  in |   32|  ap_memory |       x      |     array    |
+----------------------+-----+-----+------------+--------------+--------------+

