module adder_logic(in1, in2, sum_out);
input [31:0]in1, in2;
output [31:0]sum_out;
assign sum_out = in1+in2;
endmodule