{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1470519821993 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1470519821994 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Aug 06 23:43:41 2016 " "Processing started: Sat Aug 06 23:43:41 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1470519821994 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1470519821994 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off VLSI_Projekat -c CPU " "Command: quartus_map --read_settings_files=on --write_settings_files=off VLSI_Projekat -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1470519821994 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1470519822567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU-rtl " "Found design unit 1: CPU-rtl" {  } { { "CPU.vhd" "" { Text "C:/Users/mihai_000/Desktop/VLSI rojekat desktop/VLSI projekat/VLSI/CPU.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1470519823449 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU.vhd" "" { Text "C:/Users/mihai_000/Desktop/VLSI rojekat desktop/VLSI projekat/VLSI/CPU.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1470519823449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1470519823449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "if_block.vhd 2 1 " "Found 2 design units, including 1 entities, in source file if_block.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IF_BLOCK-rtl " "Found design unit 1: IF_BLOCK-rtl" {  } { { "IF_BLOCK.vhd" "" { Text "C:/Users/mihai_000/Desktop/VLSI rojekat desktop/VLSI projekat/VLSI/IF_BLOCK.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1470519823454 ""} { "Info" "ISGN_ENTITY_NAME" "1 IF_BLOCK " "Found entity 1: IF_BLOCK" {  } { { "IF_BLOCK.vhd" "" { Text "C:/Users/mihai_000/Desktop/VLSI rojekat desktop/VLSI projekat/VLSI/IF_BLOCK.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1470519823454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1470519823454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instr_cache.vhd 2 1 " "Found 2 design units, including 1 entities, in source file instr_cache.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 INSTR_CACHE-RTL " "Found design unit 1: INSTR_CACHE-RTL" {  } { { "INSTR_CACHE.vhd" "" { Text "C:/Users/mihai_000/Desktop/VLSI rojekat desktop/VLSI projekat/VLSI/INSTR_CACHE.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1470519823460 ""} { "Info" "ISGN_ENTITY_NAME" "1 INSTR_CACHE " "Found entity 1: INSTR_CACHE" {  } { { "INSTR_CACHE.vhd" "" { Text "C:/Users/mihai_000/Desktop/VLSI rojekat desktop/VLSI projekat/VLSI/INSTR_CACHE.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1470519823460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1470519823460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "id_block.vhd 2 1 " "Found 2 design units, including 1 entities, in source file id_block.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ID_BLOCK-rtl " "Found design unit 1: ID_BLOCK-rtl" {  } { { "ID_BLOCK.vhd" "" { Text "C:/Users/mihai_000/Desktop/VLSI rojekat desktop/VLSI projekat/VLSI/ID_BLOCK.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1470519823466 ""} { "Info" "ISGN_ENTITY_NAME" "1 ID_BLOCK " "Found entity 1: ID_BLOCK" {  } { { "ID_BLOCK.vhd" "" { Text "C:/Users/mihai_000/Desktop/VLSI rojekat desktop/VLSI projekat/VLSI/ID_BLOCK.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1470519823466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1470519823466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex_block.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ex_block.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 EX_BLOCK-rtl " "Found design unit 1: EX_BLOCK-rtl" {  } { { "EX_BLOCK.vhd" "" { Text "C:/Users/mihai_000/Desktop/VLSI rojekat desktop/VLSI projekat/VLSI/EX_BLOCK.vhd" 71 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1470519823472 ""} { "Info" "ISGN_ENTITY_NAME" "1 EX_BLOCK " "Found entity 1: EX_BLOCK" {  } { { "EX_BLOCK.vhd" "" { Text "C:/Users/mihai_000/Desktop/VLSI rojekat desktop/VLSI projekat/VLSI/EX_BLOCK.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1470519823472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1470519823472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_file.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg_file.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REG_FILE-rtl " "Found design unit 1: REG_FILE-rtl" {  } { { "REG_FILE.vhd" "" { Text "C:/Users/mihai_000/Desktop/VLSI rojekat desktop/VLSI projekat/VLSI/REG_FILE.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1470519823477 ""} { "Info" "ISGN_ENTITY_NAME" "1 REG_FILE " "Found entity 1: REG_FILE" {  } { { "REG_FILE.vhd" "" { Text "C:/Users/mihai_000/Desktop/VLSI rojekat desktop/VLSI projekat/VLSI/REG_FILE.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1470519823477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1470519823477 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPU " "Elaborating entity \"CPU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1470519823535 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ALU_ex_mem CPU.vhd(67) " "Verilog HDL or VHDL warning at CPU.vhd(67): object \"ALU_ex_mem\" assigned a value but never read" {  } { { "CPU.vhd" "" { Text "C:/Users/mihai_000/Desktop/VLSI rojekat desktop/VLSI projekat/VLSI/CPU.vhd" 67 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1470519823541 "|CPU"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "B_ex_mem CPU.vhd(68) " "Verilog HDL or VHDL warning at CPU.vhd(68): object \"B_ex_mem\" assigned a value but never read" {  } { { "CPU.vhd" "" { Text "C:/Users/mihai_000/Desktop/VLSI rojekat desktop/VLSI projekat/VLSI/CPU.vhd" 68 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1470519823542 "|CPU"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Reg_ex_mem CPU.vhd(69) " "Verilog HDL or VHDL warning at CPU.vhd(69): object \"Reg_ex_mem\" assigned a value but never read" {  } { { "CPU.vhd" "" { Text "C:/Users/mihai_000/Desktop/VLSI rojekat desktop/VLSI projekat/VLSI/CPU.vhd" 69 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1470519823542 "|CPU"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "load_ex_mem CPU.vhd(71) " "Verilog HDL or VHDL warning at CPU.vhd(71): object \"load_ex_mem\" assigned a value but never read" {  } { { "CPU.vhd" "" { Text "C:/Users/mihai_000/Desktop/VLSI rojekat desktop/VLSI projekat/VLSI/CPU.vhd" 71 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1470519823542 "|CPU"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "store_ex_mem CPU.vhd(72) " "Verilog HDL or VHDL warning at CPU.vhd(72): object \"store_ex_mem\" assigned a value but never read" {  } { { "CPU.vhd" "" { Text "C:/Users/mihai_000/Desktop/VLSI rojekat desktop/VLSI projekat/VLSI/CPU.vhd" 72 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1470519823543 "|CPU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IF_BLOCK IF_BLOCK:IF_BLOCK " "Elaborating entity \"IF_BLOCK\" for hierarchy \"IF_BLOCK:IF_BLOCK\"" {  } { { "CPU.vhd" "IF_BLOCK" { Text "C:/Users/mihai_000/Desktop/VLSI rojekat desktop/VLSI projekat/VLSI/CPU.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1470519823631 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ir IF_BLOCK.vhd(22) " "Verilog HDL or VHDL warning at IF_BLOCK.vhd(22): object \"ir\" assigned a value but never read" {  } { { "IF_BLOCK.vhd" "" { Text "C:/Users/mihai_000/Desktop/VLSI rojekat desktop/VLSI projekat/VLSI/IF_BLOCK.vhd" 22 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1470519823634 "|CPU|IF_BLOCK:IF_BLOCK"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID_BLOCK ID_BLOCK:ID_BLOCK " "Elaborating entity \"ID_BLOCK\" for hierarchy \"ID_BLOCK:ID_BLOCK\"" {  } { { "CPU.vhd" "ID_BLOCK" { Text "C:/Users/mihai_000/Desktop/VLSI rojekat desktop/VLSI projekat/VLSI/CPU.vhd" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1470519823637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EX_BLOCK EX_BLOCK:EX_BLOCK " "Elaborating entity \"EX_BLOCK\" for hierarchy \"EX_BLOCK:EX_BLOCK\"" {  } { { "CPU.vhd" "EX_BLOCK" { Text "C:/Users/mihai_000/Desktop/VLSI rojekat desktop/VLSI projekat/VLSI/CPU.vhd" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1470519823709 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|BLE_out " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|BLE_out\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "C:/Users/mihai_000/Desktop/VLSI rojekat desktop/VLSI projekat/VLSI/ID_BLOCK.vhd" 40 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1470519824019 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|BGE_out " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|BGE_out\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "C:/Users/mihai_000/Desktop/VLSI rojekat desktop/VLSI projekat/VLSI/ID_BLOCK.vhd" 39 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1470519824019 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|Rd_out\[0\] " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|Rd_out\[0\]\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "C:/Users/mihai_000/Desktop/VLSI rojekat desktop/VLSI projekat/VLSI/ID_BLOCK.vhd" 62 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1470519824019 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|Rd_out\[1\] " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|Rd_out\[1\]\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "C:/Users/mihai_000/Desktop/VLSI rojekat desktop/VLSI projekat/VLSI/ID_BLOCK.vhd" 62 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1470519824019 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|Rd_out\[2\] " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|Rd_out\[2\]\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "C:/Users/mihai_000/Desktop/VLSI rojekat desktop/VLSI projekat/VLSI/ID_BLOCK.vhd" 62 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1470519824019 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|Rd_out\[3\] " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|Rd_out\[3\]\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "C:/Users/mihai_000/Desktop/VLSI rojekat desktop/VLSI projekat/VLSI/ID_BLOCK.vhd" 62 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1470519824019 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|Rd_out\[4\] " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|Rd_out\[4\]\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "C:/Users/mihai_000/Desktop/VLSI rojekat desktop/VLSI projekat/VLSI/ID_BLOCK.vhd" 62 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1470519824019 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|Rs2_out\[0\] " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|Rs2_out\[0\]\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "C:/Users/mihai_000/Desktop/VLSI rojekat desktop/VLSI projekat/VLSI/ID_BLOCK.vhd" 62 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1470519824019 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|Rs2_out\[1\] " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|Rs2_out\[1\]\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "C:/Users/mihai_000/Desktop/VLSI rojekat desktop/VLSI projekat/VLSI/ID_BLOCK.vhd" 62 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1470519824019 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|Rs2_out\[2\] " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|Rs2_out\[2\]\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "C:/Users/mihai_000/Desktop/VLSI rojekat desktop/VLSI projekat/VLSI/ID_BLOCK.vhd" 62 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1470519824019 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|Rs2_out\[3\] " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|Rs2_out\[3\]\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "C:/Users/mihai_000/Desktop/VLSI rojekat desktop/VLSI projekat/VLSI/ID_BLOCK.vhd" 62 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1470519824019 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|Rs2_out\[4\] " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|Rs2_out\[4\]\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "C:/Users/mihai_000/Desktop/VLSI rojekat desktop/VLSI projekat/VLSI/ID_BLOCK.vhd" 62 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1470519824019 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|Rs1_out\[0\] " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|Rs1_out\[0\]\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "C:/Users/mihai_000/Desktop/VLSI rojekat desktop/VLSI projekat/VLSI/ID_BLOCK.vhd" 62 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1470519824019 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|Rs1_out\[1\] " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|Rs1_out\[1\]\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "C:/Users/mihai_000/Desktop/VLSI rojekat desktop/VLSI projekat/VLSI/ID_BLOCK.vhd" 62 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1470519824019 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|Rs1_out\[2\] " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|Rs1_out\[2\]\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "C:/Users/mihai_000/Desktop/VLSI rojekat desktop/VLSI projekat/VLSI/ID_BLOCK.vhd" 62 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1470519824019 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|Rs1_out\[3\] " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|Rs1_out\[3\]\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "C:/Users/mihai_000/Desktop/VLSI rojekat desktop/VLSI projekat/VLSI/ID_BLOCK.vhd" 62 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1470519824019 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|Rs1_out\[4\] " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|Rs1_out\[4\]\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "C:/Users/mihai_000/Desktop/VLSI rojekat desktop/VLSI projekat/VLSI/ID_BLOCK.vhd" 62 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1470519824019 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|BLT_out " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|BLT_out\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "C:/Users/mihai_000/Desktop/VLSI rojekat desktop/VLSI projekat/VLSI/ID_BLOCK.vhd" 38 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1470519824019 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|BGT_out " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|BGT_out\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "C:/Users/mihai_000/Desktop/VLSI rojekat desktop/VLSI projekat/VLSI/ID_BLOCK.vhd" 37 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1470519824019 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|BNQ_out " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|BNQ_out\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "C:/Users/mihai_000/Desktop/VLSI rojekat desktop/VLSI projekat/VLSI/ID_BLOCK.vhd" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1470519824019 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|BEQ_out " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|BEQ_out\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "C:/Users/mihai_000/Desktop/VLSI rojekat desktop/VLSI projekat/VLSI/ID_BLOCK.vhd" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1470519824019 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|JSR_out " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|JSR_out\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "C:/Users/mihai_000/Desktop/VLSI rojekat desktop/VLSI projekat/VLSI/ID_BLOCK.vhd" 31 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1470519824019 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|JMP_out " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|JMP_out\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "C:/Users/mihai_000/Desktop/VLSI rojekat desktop/VLSI projekat/VLSI/ID_BLOCK.vhd" 30 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1470519824019 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|ROR_out " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|ROR_out\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "C:/Users/mihai_000/Desktop/VLSI rojekat desktop/VLSI projekat/VLSI/ID_BLOCK.vhd" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1470519824019 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|ROL_out " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|ROL_out\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "C:/Users/mihai_000/Desktop/VLSI rojekat desktop/VLSI projekat/VLSI/ID_BLOCK.vhd" 28 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1470519824019 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|SAR_out " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|SAR_out\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "C:/Users/mihai_000/Desktop/VLSI rojekat desktop/VLSI projekat/VLSI/ID_BLOCK.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1470519824019 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|SHL_out " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|SHL_out\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "C:/Users/mihai_000/Desktop/VLSI rojekat desktop/VLSI projekat/VLSI/ID_BLOCK.vhd" 26 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1470519824019 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|SHR_out " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|SHR_out\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "C:/Users/mihai_000/Desktop/VLSI rojekat desktop/VLSI projekat/VLSI/ID_BLOCK.vhd" 25 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1470519824019 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|NOT_out " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|NOT_out\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "C:/Users/mihai_000/Desktop/VLSI rojekat desktop/VLSI projekat/VLSI/ID_BLOCK.vhd" 24 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1470519824019 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|XOR_out " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|XOR_out\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "C:/Users/mihai_000/Desktop/VLSI rojekat desktop/VLSI projekat/VLSI/ID_BLOCK.vhd" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1470519824019 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|OR_out " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|OR_out\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "C:/Users/mihai_000/Desktop/VLSI rojekat desktop/VLSI projekat/VLSI/ID_BLOCK.vhd" 22 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1470519824019 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|AND_out " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|AND_out\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "C:/Users/mihai_000/Desktop/VLSI rojekat desktop/VLSI projekat/VLSI/ID_BLOCK.vhd" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1470519824019 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|SUBI_out " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|SUBI_out\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "C:/Users/mihai_000/Desktop/VLSI rojekat desktop/VLSI projekat/VLSI/ID_BLOCK.vhd" 20 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1470519824019 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|ADDI_out " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|ADDI_out\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "C:/Users/mihai_000/Desktop/VLSI rojekat desktop/VLSI projekat/VLSI/ID_BLOCK.vhd" 19 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1470519824019 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|SUB_out " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|SUB_out\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "C:/Users/mihai_000/Desktop/VLSI rojekat desktop/VLSI projekat/VLSI/ID_BLOCK.vhd" 18 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1470519824019 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|ADD_out " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|ADD_out\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "C:/Users/mihai_000/Desktop/VLSI rojekat desktop/VLSI projekat/VLSI/ID_BLOCK.vhd" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1470519824019 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|MOV_out " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|MOV_out\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "C:/Users/mihai_000/Desktop/VLSI rojekat desktop/VLSI projekat/VLSI/ID_BLOCK.vhd" 15 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1470519824019 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|STORE_out " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|STORE_out\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "C:/Users/mihai_000/Desktop/VLSI rojekat desktop/VLSI projekat/VLSI/ID_BLOCK.vhd" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1470519824019 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|LOAD_out " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|LOAD_out\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "C:/Users/mihai_000/Desktop/VLSI rojekat desktop/VLSI projekat/VLSI/ID_BLOCK.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1470519824019 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1470519824019 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "rdReg1_ex_reg VCC " "Pin \"rdReg1_ex_reg\" is stuck at VCC" {  } { { "CPU.vhd" "" { Text "C:/Users/mihai_000/Desktop/VLSI rojekat desktop/VLSI projekat/VLSI/CPU.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1470519824663 "|CPU|rdReg1_ex_reg"} { "Warning" "WMLS_MLS_STUCK_PIN" "rdReg2_ex_reg VCC " "Pin \"rdReg2_ex_reg\" is stuck at VCC" {  } { { "CPU.vhd" "" { Text "C:/Users/mihai_000/Desktop/VLSI rojekat desktop/VLSI projekat/VLSI/CPU.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1470519824663 "|CPU|rdReg2_ex_reg"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1470519824663 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "49 " "49 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1470519824763 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1470519825421 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1470519825421 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "81 " "Design contains 81 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "CPU.vhd" "" { Text "C:/Users/mihai_000/Desktop/VLSI rojekat desktop/VLSI projekat/VLSI/CPU.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1470519825938 "|CPU|reset"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ir_in\[0\] " "No output dependent on input pin \"ir_in\[0\]\"" {  } { { "CPU.vhd" "" { Text "C:/Users/mihai_000/Desktop/VLSI rojekat desktop/VLSI projekat/VLSI/CPU.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1470519825938 "|CPU|ir_in[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ir_in\[1\] " "No output dependent on input pin \"ir_in\[1\]\"" {  } { { "CPU.vhd" "" { Text "C:/Users/mihai_000/Desktop/VLSI rojekat desktop/VLSI projekat/VLSI/CPU.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1470519825938 "|CPU|ir_in[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ir_in\[2\] " "No output dependent on input pin \"ir_in\[2\]\"" {  } { { "CPU.vhd" "" { Text "C:/Users/mihai_000/Desktop/VLSI rojekat desktop/VLSI projekat/VLSI/CPU.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1470519825938 "|CPU|ir_in[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ir_in\[3\] " "No output dependent on input pin \"ir_in\[3\]\"" {  } { { "CPU.vhd" "" { Text "C:/Users/mihai_000/Desktop/VLSI rojekat desktop/VLSI projekat/VLSI/CPU.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1470519825938 "|CPU|ir_in[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ir_in\[4\] " "No output dependent on input pin \"ir_in\[4\]\"" {  } { { "CPU.vhd" "" { Text "C:/Users/mihai_000/Desktop/VLSI rojekat desktop/VLSI projekat/VLSI/CPU.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1470519825938 "|CPU|ir_in[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ir_in\[5\] " "No output dependent on input pin \"ir_in\[5\]\"" {  } { { "CPU.vhd" "" { Text "C:/Users/mihai_000/Desktop/VLSI rojekat desktop/VLSI projekat/VLSI/CPU.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1470519825938 "|CPU|ir_in[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ir_in\[6\] " "No output dependent on input pin \"ir_in\[6\]\"" {  } { { "CPU.vhd" "" { Text "C:/Users/mihai_000/Desktop/VLSI rojekat desktop/VLSI projekat/VLSI/CPU.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1470519825938 "|CPU|ir_in[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ir_in\[7\] " "No output dependent on input pin \"ir_in\[7\]\"" {  } { { "CPU.vhd" "" { Text "C:/Users/mihai_000/Desktop/VLSI rojekat desktop/VLSI projekat/VLSI/CPU.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1470519825938 "|CPU|ir_in[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ir_in\[8\] " "No output dependent on input pin \"ir_in\[8\]\"" {  } { { "CPU.vhd" "" { Text "C:/Users/mihai_000/Desktop/VLSI rojekat desktop/VLSI projekat/VLSI/CPU.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1470519825938 "|CPU|ir_in[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ir_in\[9\] " "No output dependent on input pin \"ir_in\[9\]\"" {  } { { "CPU.vhd" "" { Text "C:/Users/mihai_000/Desktop/VLSI rojekat desktop/VLSI projekat/VLSI/CPU.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1470519825938 "|CPU|ir_in[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ir_in\[10\] " "No output dependent on input pin \"ir_in\[10\]\"" {  } { { "CPU.vhd" "" { Text "C:/Users/mihai_000/Desktop/VLSI rojekat desktop/VLSI projekat/VLSI/CPU.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1470519825938 "|CPU|ir_in[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ir_in\[21\] " "No output dependent on input pin \"ir_in\[21\]\"" {  } { { "CPU.vhd" "" { Text "C:/Users/mihai_000/Desktop/VLSI rojekat desktop/VLSI projekat/VLSI/CPU.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1470519825938 "|CPU|ir_in[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ir_in\[22\] " "No output dependent on input pin \"ir_in\[22\]\"" {  } { { "CPU.vhd" "" { Text "C:/Users/mihai_000/Desktop/VLSI rojekat desktop/VLSI projekat/VLSI/CPU.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1470519825938 "|CPU|ir_in[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ir_in\[23\] " "No output dependent on input pin \"ir_in\[23\]\"" {  } { { "CPU.vhd" "" { Text "C:/Users/mihai_000/Desktop/VLSI rojekat desktop/VLSI projekat/VLSI/CPU.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1470519825938 "|CPU|ir_in[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ir_in\[24\] " "No output dependent on input pin \"ir_in\[24\]\"" {  } { { "CPU.vhd" "" { Text "C:/Users/mihai_000/Desktop/VLSI rojekat desktop/VLSI projekat/VLSI/CPU.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1470519825938 "|CPU|ir_in[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ir_in\[25\] " "No output dependent on input pin \"ir_in\[25\]\"" {  } { { "CPU.vhd" "" { Text "C:/Users/mihai_000/Desktop/VLSI rojekat desktop/VLSI projekat/VLSI/CPU.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1470519825938 "|CPU|ir_in[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg1_data_reg_ex\[0\] " "No output dependent on input pin \"reg1_data_reg_ex\[0\]\"" {  } { { "CPU.vhd" "" { Text "C:/Users/mihai_000/Desktop/VLSI rojekat desktop/VLSI projekat/VLSI/CPU.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1470519825938 "|CPU|reg1_data_reg_ex[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg1_data_reg_ex\[1\] " "No output dependent on input pin \"reg1_data_reg_ex\[1\]\"" {  } { { "CPU.vhd" "" { Text "C:/Users/mihai_000/Desktop/VLSI rojekat desktop/VLSI projekat/VLSI/CPU.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1470519825938 "|CPU|reg1_data_reg_ex[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg1_data_reg_ex\[2\] " "No output dependent on input pin \"reg1_data_reg_ex\[2\]\"" {  } { { "CPU.vhd" "" { Text "C:/Users/mihai_000/Desktop/VLSI rojekat desktop/VLSI projekat/VLSI/CPU.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1470519825938 "|CPU|reg1_data_reg_ex[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg1_data_reg_ex\[3\] " "No output dependent on input pin \"reg1_data_reg_ex\[3\]\"" {  } { { "CPU.vhd" "" { Text "C:/Users/mihai_000/Desktop/VLSI rojekat desktop/VLSI projekat/VLSI/CPU.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1470519825938 "|CPU|reg1_data_reg_ex[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg1_data_reg_ex\[4\] " "No output dependent on input pin \"reg1_data_reg_ex\[4\]\"" {  } { { "CPU.vhd" "" { Text "C:/Users/mihai_000/Desktop/VLSI rojekat desktop/VLSI projekat/VLSI/CPU.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1470519825938 "|CPU|reg1_data_reg_ex[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg1_data_reg_ex\[5\] " "No output dependent on input pin \"reg1_data_reg_ex\[5\]\"" {  } { { "CPU.vhd" "" { Text "C:/Users/mihai_000/Desktop/VLSI rojekat desktop/VLSI projekat/VLSI/CPU.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1470519825938 "|CPU|reg1_data_reg_ex[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg1_data_reg_ex\[6\] " "No output dependent on input pin \"reg1_data_reg_ex\[6\]\"" {  } { { "CPU.vhd" "" { Text "C:/Users/mihai_000/Desktop/VLSI rojekat desktop/VLSI projekat/VLSI/CPU.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1470519825938 "|CPU|reg1_data_reg_ex[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg1_data_reg_ex\[7\] " "No output dependent on input pin \"reg1_data_reg_ex\[7\]\"" {  } { { "CPU.vhd" "" { Text "C:/Users/mihai_000/Desktop/VLSI rojekat desktop/VLSI projekat/VLSI/CPU.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1470519825938 "|CPU|reg1_data_reg_ex[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg1_data_reg_ex\[8\] " "No output dependent on input pin \"reg1_data_reg_ex\[8\]\"" {  } { { "CPU.vhd" "" { Text "C:/Users/mihai_000/Desktop/VLSI rojekat desktop/VLSI projekat/VLSI/CPU.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1470519825938 "|CPU|reg1_data_reg_ex[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg1_data_reg_ex\[9\] " "No output dependent on input pin \"reg1_data_reg_ex\[9\]\"" {  } { { "CPU.vhd" "" { Text "C:/Users/mihai_000/Desktop/VLSI rojekat desktop/VLSI projekat/VLSI/CPU.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1470519825938 "|CPU|reg1_data_reg_ex[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg1_data_reg_ex\[10\] " "No output dependent on input pin \"reg1_data_reg_ex\[10\]\"" {  } { { "CPU.vhd" "" { Text "C:/Users/mihai_000/Desktop/VLSI rojekat desktop/VLSI projekat/VLSI/CPU.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1470519825938 "|CPU|reg1_data_reg_ex[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg1_data_reg_ex\[11\] " "No output dependent on input pin \"reg1_data_reg_ex\[11\]\"" {  } { { "CPU.vhd" "" { Text "C:/Users/mihai_000/Desktop/VLSI rojekat desktop/VLSI projekat/VLSI/CPU.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1470519825938 "|CPU|reg1_data_reg_ex[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg1_data_reg_ex\[12\] " "No output dependent on input pin \"reg1_data_reg_ex\[12\]\"" {  } { { "CPU.vhd" "" { Text "C:/Users/mihai_000/Desktop/VLSI rojekat desktop/VLSI projekat/VLSI/CPU.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1470519825938 "|CPU|reg1_data_reg_ex[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg1_data_reg_ex\[13\] " "No output dependent on input pin \"reg1_data_reg_ex\[13\]\"" {  } { { "CPU.vhd" "" { Text "C:/Users/mihai_000/Desktop/VLSI rojekat desktop/VLSI projekat/VLSI/CPU.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1470519825938 "|CPU|reg1_data_reg_ex[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg1_data_reg_ex\[14\] " "No output dependent on input pin \"reg1_data_reg_ex\[14\]\"" {  } { { "CPU.vhd" "" { Text "C:/Users/mihai_000/Desktop/VLSI rojekat desktop/VLSI projekat/VLSI/CPU.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1470519825938 "|CPU|reg1_data_reg_ex[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg1_data_reg_ex\[15\] " "No output dependent on input pin \"reg1_data_reg_ex\[15\]\"" {  } { { "CPU.vhd" "" { Text "C:/Users/mihai_000/Desktop/VLSI rojekat desktop/VLSI projekat/VLSI/CPU.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1470519825938 "|CPU|reg1_data_reg_ex[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg1_data_reg_ex\[16\] " "No output dependent on input pin \"reg1_data_reg_ex\[16\]\"" {  } { { "CPU.vhd" "" { Text "C:/Users/mihai_000/Desktop/VLSI rojekat desktop/VLSI projekat/VLSI/CPU.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1470519825938 "|CPU|reg1_data_reg_ex[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg1_data_reg_ex\[17\] " "No output dependent on input pin \"reg1_data_reg_ex\[17\]\"" {  } { { "CPU.vhd" "" { Text "C:/Users/mihai_000/Desktop/VLSI rojekat desktop/VLSI projekat/VLSI/CPU.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1470519825938 "|CPU|reg1_data_reg_ex[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg1_data_reg_ex\[18\] " "No output dependent on input pin \"reg1_data_reg_ex\[18\]\"" {  } { { "CPU.vhd" "" { Text "C:/Users/mihai_000/Desktop/VLSI rojekat desktop/VLSI projekat/VLSI/CPU.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1470519825938 "|CPU|reg1_data_reg_ex[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg1_data_reg_ex\[19\] " "No output dependent on input pin \"reg1_data_reg_ex\[19\]\"" {  } { { "CPU.vhd" "" { Text "C:/Users/mihai_000/Desktop/VLSI rojekat desktop/VLSI projekat/VLSI/CPU.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1470519825938 "|CPU|reg1_data_reg_ex[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg1_data_reg_ex\[20\] " "No output dependent on input pin \"reg1_data_reg_ex\[20\]\"" {  } { { "CPU.vhd" "" { Text "C:/Users/mihai_000/Desktop/VLSI rojekat desktop/VLSI projekat/VLSI/CPU.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1470519825938 "|CPU|reg1_data_reg_ex[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg1_data_reg_ex\[21\] " "No output dependent on input pin \"reg1_data_reg_ex\[21\]\"" {  } { { "CPU.vhd" "" { Text "C:/Users/mihai_000/Desktop/VLSI rojekat desktop/VLSI projekat/VLSI/CPU.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1470519825938 "|CPU|reg1_data_reg_ex[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg1_data_reg_ex\[22\] " "No output dependent on input pin \"reg1_data_reg_ex\[22\]\"" {  } { { "CPU.vhd" "" { Text "C:/Users/mihai_000/Desktop/VLSI rojekat desktop/VLSI projekat/VLSI/CPU.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1470519825938 "|CPU|reg1_data_reg_ex[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg1_data_reg_ex\[23\] " "No output dependent on input pin \"reg1_data_reg_ex\[23\]\"" {  } { { "CPU.vhd" "" { Text "C:/Users/mihai_000/Desktop/VLSI rojekat desktop/VLSI projekat/VLSI/CPU.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1470519825938 "|CPU|reg1_data_reg_ex[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg1_data_reg_ex\[24\] " "No output dependent on input pin \"reg1_data_reg_ex\[24\]\"" {  } { { "CPU.vhd" "" { Text "C:/Users/mihai_000/Desktop/VLSI rojekat desktop/VLSI projekat/VLSI/CPU.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1470519825938 "|CPU|reg1_data_reg_ex[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg1_data_reg_ex\[25\] " "No output dependent on input pin \"reg1_data_reg_ex\[25\]\"" {  } { { "CPU.vhd" "" { Text "C:/Users/mihai_000/Desktop/VLSI rojekat desktop/VLSI projekat/VLSI/CPU.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1470519825938 "|CPU|reg1_data_reg_ex[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg1_data_reg_ex\[26\] " "No output dependent on input pin \"reg1_data_reg_ex\[26\]\"" {  } { { "CPU.vhd" "" { Text "C:/Users/mihai_000/Desktop/VLSI rojekat desktop/VLSI projekat/VLSI/CPU.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1470519825938 "|CPU|reg1_data_reg_ex[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg1_data_reg_ex\[27\] " "No output dependent on input pin \"reg1_data_reg_ex\[27\]\"" {  } { { "CPU.vhd" "" { Text "C:/Users/mihai_000/Desktop/VLSI rojekat desktop/VLSI projekat/VLSI/CPU.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1470519825938 "|CPU|reg1_data_reg_ex[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg1_data_reg_ex\[28\] " "No output dependent on input pin \"reg1_data_reg_ex\[28\]\"" {  } { { "CPU.vhd" "" { Text "C:/Users/mihai_000/Desktop/VLSI rojekat desktop/VLSI projekat/VLSI/CPU.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1470519825938 "|CPU|reg1_data_reg_ex[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg1_data_reg_ex\[29\] " "No output dependent on input pin \"reg1_data_reg_ex\[29\]\"" {  } { { "CPU.vhd" "" { Text "C:/Users/mihai_000/Desktop/VLSI rojekat desktop/VLSI projekat/VLSI/CPU.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1470519825938 "|CPU|reg1_data_reg_ex[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg1_data_reg_ex\[30\] " "No output dependent on input pin \"reg1_data_reg_ex\[30\]\"" {  } { { "CPU.vhd" "" { Text "C:/Users/mihai_000/Desktop/VLSI rojekat desktop/VLSI projekat/VLSI/CPU.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1470519825938 "|CPU|reg1_data_reg_ex[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg1_data_reg_ex\[31\] " "No output dependent on input pin \"reg1_data_reg_ex\[31\]\"" {  } { { "CPU.vhd" "" { Text "C:/Users/mihai_000/Desktop/VLSI rojekat desktop/VLSI projekat/VLSI/CPU.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1470519825938 "|CPU|reg1_data_reg_ex[31]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg2_data_reg_ex\[0\] " "No output dependent on input pin \"reg2_data_reg_ex\[0\]\"" {  } { { "CPU.vhd" "" { Text "C:/Users/mihai_000/Desktop/VLSI rojekat desktop/VLSI projekat/VLSI/CPU.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1470519825938 "|CPU|reg2_data_reg_ex[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg2_data_reg_ex\[1\] " "No output dependent on input pin \"reg2_data_reg_ex\[1\]\"" {  } { { "CPU.vhd" "" { Text "C:/Users/mihai_000/Desktop/VLSI rojekat desktop/VLSI projekat/VLSI/CPU.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1470519825938 "|CPU|reg2_data_reg_ex[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg2_data_reg_ex\[2\] " "No output dependent on input pin \"reg2_data_reg_ex\[2\]\"" {  } { { "CPU.vhd" "" { Text "C:/Users/mihai_000/Desktop/VLSI rojekat desktop/VLSI projekat/VLSI/CPU.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1470519825938 "|CPU|reg2_data_reg_ex[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg2_data_reg_ex\[3\] " "No output dependent on input pin \"reg2_data_reg_ex\[3\]\"" {  } { { "CPU.vhd" "" { Text "C:/Users/mihai_000/Desktop/VLSI rojekat desktop/VLSI projekat/VLSI/CPU.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1470519825938 "|CPU|reg2_data_reg_ex[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg2_data_reg_ex\[4\] " "No output dependent on input pin \"reg2_data_reg_ex\[4\]\"" {  } { { "CPU.vhd" "" { Text "C:/Users/mihai_000/Desktop/VLSI rojekat desktop/VLSI projekat/VLSI/CPU.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1470519825938 "|CPU|reg2_data_reg_ex[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg2_data_reg_ex\[5\] " "No output dependent on input pin \"reg2_data_reg_ex\[5\]\"" {  } { { "CPU.vhd" "" { Text "C:/Users/mihai_000/Desktop/VLSI rojekat desktop/VLSI projekat/VLSI/CPU.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1470519825938 "|CPU|reg2_data_reg_ex[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg2_data_reg_ex\[6\] " "No output dependent on input pin \"reg2_data_reg_ex\[6\]\"" {  } { { "CPU.vhd" "" { Text "C:/Users/mihai_000/Desktop/VLSI rojekat desktop/VLSI projekat/VLSI/CPU.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1470519825938 "|CPU|reg2_data_reg_ex[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg2_data_reg_ex\[7\] " "No output dependent on input pin \"reg2_data_reg_ex\[7\]\"" {  } { { "CPU.vhd" "" { Text "C:/Users/mihai_000/Desktop/VLSI rojekat desktop/VLSI projekat/VLSI/CPU.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1470519825938 "|CPU|reg2_data_reg_ex[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg2_data_reg_ex\[8\] " "No output dependent on input pin \"reg2_data_reg_ex\[8\]\"" {  } { { "CPU.vhd" "" { Text "C:/Users/mihai_000/Desktop/VLSI rojekat desktop/VLSI projekat/VLSI/CPU.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1470519825938 "|CPU|reg2_data_reg_ex[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg2_data_reg_ex\[9\] " "No output dependent on input pin \"reg2_data_reg_ex\[9\]\"" {  } { { "CPU.vhd" "" { Text "C:/Users/mihai_000/Desktop/VLSI rojekat desktop/VLSI projekat/VLSI/CPU.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1470519825938 "|CPU|reg2_data_reg_ex[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg2_data_reg_ex\[10\] " "No output dependent on input pin \"reg2_data_reg_ex\[10\]\"" {  } { { "CPU.vhd" "" { Text "C:/Users/mihai_000/Desktop/VLSI rojekat desktop/VLSI projekat/VLSI/CPU.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1470519825938 "|CPU|reg2_data_reg_ex[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg2_data_reg_ex\[11\] " "No output dependent on input pin \"reg2_data_reg_ex\[11\]\"" {  } { { "CPU.vhd" "" { Text "C:/Users/mihai_000/Desktop/VLSI rojekat desktop/VLSI projekat/VLSI/CPU.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1470519825938 "|CPU|reg2_data_reg_ex[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg2_data_reg_ex\[12\] " "No output dependent on input pin \"reg2_data_reg_ex\[12\]\"" {  } { { "CPU.vhd" "" { Text "C:/Users/mihai_000/Desktop/VLSI rojekat desktop/VLSI projekat/VLSI/CPU.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1470519825938 "|CPU|reg2_data_reg_ex[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg2_data_reg_ex\[13\] " "No output dependent on input pin \"reg2_data_reg_ex\[13\]\"" {  } { { "CPU.vhd" "" { Text "C:/Users/mihai_000/Desktop/VLSI rojekat desktop/VLSI projekat/VLSI/CPU.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1470519825938 "|CPU|reg2_data_reg_ex[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg2_data_reg_ex\[14\] " "No output dependent on input pin \"reg2_data_reg_ex\[14\]\"" {  } { { "CPU.vhd" "" { Text "C:/Users/mihai_000/Desktop/VLSI rojekat desktop/VLSI projekat/VLSI/CPU.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1470519825938 "|CPU|reg2_data_reg_ex[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg2_data_reg_ex\[15\] " "No output dependent on input pin \"reg2_data_reg_ex\[15\]\"" {  } { { "CPU.vhd" "" { Text "C:/Users/mihai_000/Desktop/VLSI rojekat desktop/VLSI projekat/VLSI/CPU.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1470519825938 "|CPU|reg2_data_reg_ex[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg2_data_reg_ex\[16\] " "No output dependent on input pin \"reg2_data_reg_ex\[16\]\"" {  } { { "CPU.vhd" "" { Text "C:/Users/mihai_000/Desktop/VLSI rojekat desktop/VLSI projekat/VLSI/CPU.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1470519825938 "|CPU|reg2_data_reg_ex[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg2_data_reg_ex\[17\] " "No output dependent on input pin \"reg2_data_reg_ex\[17\]\"" {  } { { "CPU.vhd" "" { Text "C:/Users/mihai_000/Desktop/VLSI rojekat desktop/VLSI projekat/VLSI/CPU.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1470519825938 "|CPU|reg2_data_reg_ex[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg2_data_reg_ex\[18\] " "No output dependent on input pin \"reg2_data_reg_ex\[18\]\"" {  } { { "CPU.vhd" "" { Text "C:/Users/mihai_000/Desktop/VLSI rojekat desktop/VLSI projekat/VLSI/CPU.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1470519825938 "|CPU|reg2_data_reg_ex[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg2_data_reg_ex\[19\] " "No output dependent on input pin \"reg2_data_reg_ex\[19\]\"" {  } { { "CPU.vhd" "" { Text "C:/Users/mihai_000/Desktop/VLSI rojekat desktop/VLSI projekat/VLSI/CPU.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1470519825938 "|CPU|reg2_data_reg_ex[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg2_data_reg_ex\[20\] " "No output dependent on input pin \"reg2_data_reg_ex\[20\]\"" {  } { { "CPU.vhd" "" { Text "C:/Users/mihai_000/Desktop/VLSI rojekat desktop/VLSI projekat/VLSI/CPU.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1470519825938 "|CPU|reg2_data_reg_ex[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg2_data_reg_ex\[21\] " "No output dependent on input pin \"reg2_data_reg_ex\[21\]\"" {  } { { "CPU.vhd" "" { Text "C:/Users/mihai_000/Desktop/VLSI rojekat desktop/VLSI projekat/VLSI/CPU.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1470519825938 "|CPU|reg2_data_reg_ex[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg2_data_reg_ex\[22\] " "No output dependent on input pin \"reg2_data_reg_ex\[22\]\"" {  } { { "CPU.vhd" "" { Text "C:/Users/mihai_000/Desktop/VLSI rojekat desktop/VLSI projekat/VLSI/CPU.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1470519825938 "|CPU|reg2_data_reg_ex[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg2_data_reg_ex\[23\] " "No output dependent on input pin \"reg2_data_reg_ex\[23\]\"" {  } { { "CPU.vhd" "" { Text "C:/Users/mihai_000/Desktop/VLSI rojekat desktop/VLSI projekat/VLSI/CPU.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1470519825938 "|CPU|reg2_data_reg_ex[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg2_data_reg_ex\[24\] " "No output dependent on input pin \"reg2_data_reg_ex\[24\]\"" {  } { { "CPU.vhd" "" { Text "C:/Users/mihai_000/Desktop/VLSI rojekat desktop/VLSI projekat/VLSI/CPU.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1470519825938 "|CPU|reg2_data_reg_ex[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg2_data_reg_ex\[25\] " "No output dependent on input pin \"reg2_data_reg_ex\[25\]\"" {  } { { "CPU.vhd" "" { Text "C:/Users/mihai_000/Desktop/VLSI rojekat desktop/VLSI projekat/VLSI/CPU.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1470519825938 "|CPU|reg2_data_reg_ex[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg2_data_reg_ex\[26\] " "No output dependent on input pin \"reg2_data_reg_ex\[26\]\"" {  } { { "CPU.vhd" "" { Text "C:/Users/mihai_000/Desktop/VLSI rojekat desktop/VLSI projekat/VLSI/CPU.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1470519825938 "|CPU|reg2_data_reg_ex[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg2_data_reg_ex\[27\] " "No output dependent on input pin \"reg2_data_reg_ex\[27\]\"" {  } { { "CPU.vhd" "" { Text "C:/Users/mihai_000/Desktop/VLSI rojekat desktop/VLSI projekat/VLSI/CPU.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1470519825938 "|CPU|reg2_data_reg_ex[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg2_data_reg_ex\[28\] " "No output dependent on input pin \"reg2_data_reg_ex\[28\]\"" {  } { { "CPU.vhd" "" { Text "C:/Users/mihai_000/Desktop/VLSI rojekat desktop/VLSI projekat/VLSI/CPU.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1470519825938 "|CPU|reg2_data_reg_ex[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg2_data_reg_ex\[29\] " "No output dependent on input pin \"reg2_data_reg_ex\[29\]\"" {  } { { "CPU.vhd" "" { Text "C:/Users/mihai_000/Desktop/VLSI rojekat desktop/VLSI projekat/VLSI/CPU.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1470519825938 "|CPU|reg2_data_reg_ex[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg2_data_reg_ex\[30\] " "No output dependent on input pin \"reg2_data_reg_ex\[30\]\"" {  } { { "CPU.vhd" "" { Text "C:/Users/mihai_000/Desktop/VLSI rojekat desktop/VLSI projekat/VLSI/CPU.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1470519825938 "|CPU|reg2_data_reg_ex[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg2_data_reg_ex\[31\] " "No output dependent on input pin \"reg2_data_reg_ex\[31\]\"" {  } { { "CPU.vhd" "" { Text "C:/Users/mihai_000/Desktop/VLSI rojekat desktop/VLSI projekat/VLSI/CPU.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1470519825938 "|CPU|reg2_data_reg_ex[31]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1470519825938 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "276 " "Implemented 276 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "98 " "Implemented 98 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1470519825947 ""} { "Info" "ICUT_CUT_TM_OPINS" "44 " "Implemented 44 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1470519825947 ""} { "Info" "ICUT_CUT_TM_LCELLS" "134 " "Implemented 134 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1470519825947 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1470519825947 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 132 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 132 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "521 " "Peak virtual memory: 521 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1470519826025 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Aug 06 23:43:46 2016 " "Processing ended: Sat Aug 06 23:43:46 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1470519826025 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1470519826025 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1470519826025 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1470519826025 ""}
