Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Tue Aug 22 23:19:14 2023
| Host         : DESKTOP-3R96T2B running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file SignalSplitter_control_sets_placed.rpt
| Design       : SignalSplitter
| Device       : xc7k70t
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    31 |
|    Minimum number of control sets                        |    31 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    62 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    31 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     4 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     2 |
| >= 16              |    20 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              26 |           12 |
| No           | No                    | Yes                    |               3 |            1 |
| No           | Yes                   | No                     |              91 |           31 |
| Yes          | No                    | No                     |             197 |           53 |
| Yes          | No                    | Yes                    |               4 |            1 |
| Yes          | Yes                   | No                     |             297 |           77 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+---------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+------------------+----------------+--------------+
|  Clock Signal  |                                                 Enable Signal                                                 |                        Set/Reset Signal                        | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+---------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG | decimator_buffer/sender/MOSI_i_1_n_0                                                                          |                                                                |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | decimator_buffer/sender/spi_clk_i_1_n_0                                                                       |                                                                |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | registers/registers[8][9]_i_1_n_0                                                                             | registers/spi_receiver/SR[0]                                   |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | decimator_buffer/decimator_counter[3]_i_1_n_0                                                                 |                                                                |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | decimator_buffer/FSM_onehot_current_state[3]_i_1_n_0                                                          | registers/spi_receiver/SR[0]                                   |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | registers/spi_receiver/FSM_sequential_current_state[4]_i_2_n_0                                                | registers/spi_receiver/FSM_sequential_current_state[4]_i_1_n_0 |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | decimator_buffer/sender/current_state[6]_i_1_n_0                                                              |                                                                |                3 |              7 |         2.33 |
|  clk_IBUF_BUFG | rstn_IBUF                                                                                                     |                                                                |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | decimator_buffer/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/gsym_dc.cntr_en | registers/spi_receiver/SR[0]                                   |                3 |             12 |         4.00 |
|  clk_IBUF_BUFG | registers/E[0]                                                                                                | registers/SR[0]                                                |                4 |             14 |         3.50 |
|  clk_IBUF_BUFG | registers/E[0]                                                                                                | registers/do_output_reg_1[0]                                   |                5 |             14 |         2.80 |
|  clk_IBUF_BUFG | registers/register_address                                                                                    |                                                                |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG | registers/registers[11][15]_i_1_n_0                                                                           | registers/spi_receiver/SR[0]                                   |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG | registers/registers[1][15]_i_1_n_0                                                                            | registers/spi_receiver/SR[0]                                   |                5 |             16 |         3.20 |
|  clk_IBUF_BUFG | registers/registers[3][15]_i_1_n_0                                                                            | registers/spi_receiver/SR[0]                                   |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG | registers/registers[10][15]_i_1_n_0                                                                           | registers/spi_receiver/SR[0]                                   |                3 |             16 |         5.33 |
|  clk_IBUF_BUFG | registers/registers[12][15]_i_1_n_0                                                                           | registers/spi_receiver/SR[0]                                   |                3 |             16 |         5.33 |
|  clk_IBUF_BUFG | registers/registers[0][15]_i_1_n_0                                                                            | registers/spi_receiver/SR[0]                                   |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG | registers/registers[6][15]_i_1_n_0                                                                            | registers/spi_receiver/SR[0]                                   |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG | registers/registers[9][15]_i_1_n_0                                                                            | registers/spi_receiver/SR[0]                                   |                2 |             16 |         8.00 |
|  clk_IBUF_BUFG | registers/registers[7][15]_i_1_n_0                                                                            | registers/spi_receiver/SR[0]                                   |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG | registers/registers[4][15]_i_1_n_0                                                                            | registers/spi_receiver/SR[0]                                   |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG | last_max_reg[15]_i_2_n_0                                                                                      | signal_detect_counter0                                         |                5 |             16 |         3.20 |
|  clk_IBUF_BUFG |                                                                                                               | signal_detect_counter0                                         |                7 |             25 |         3.57 |
|  clk_IBUF_BUFG |                                                                                                               |                                                                |               12 |             26 |         2.17 |
|  clk_IBUF_BUFG | registers/FSM_onehot_current_state_reg[0]_2                                                                   |                                                                |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG | decimator_buffer/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/E[0]            | registers/spi_receiver/SR[0]                                   |               11 |             36 |         3.27 |
|  clk_IBUF_BUFG | decimator_buffer/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]            | registers/spi_receiver/SR[0]                                   |                8 |             36 |         4.50 |
|  clk_IBUF_BUFG | registers/register_state_reg[7]_0                                                                             |                                                                |               16 |             64 |         4.00 |
|  clk_IBUF_BUFG | registers/register_state_reg[4]_0                                                                             |                                                                |               16 |             64 |         4.00 |
|  clk_IBUF_BUFG |                                                                                                               | registers/spi_receiver/SR[0]                                   |               25 |             69 |         2.76 |
+----------------+---------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+------------------+----------------+--------------+


