/* Generated by Yosys 0.23 (git sha1 7ce5011c24b, gcc 11.3.0 -fPIC -Os) */

(* hdlname = "\\ALU" *)
(* top =  1  *)
(* src = "rtl/mps/ALU.v:1.1-9.10" *)
module ALU(z, zero, a, b, mode);
  (* src = "rtl/mps/ALU.v:4.18-4.19" *)
  input [31:0] a;
  wire [31:0] a;
  (* src = "rtl/mps/ALU.v:4.21-4.22" *)
  input [31:0] b;
  wire [31:0] b;
  (* src = "rtl/mps/ALU.v:5.17-5.21" *)
  input [3:0] mode;
  wire [3:0] mode;
  (* src = "rtl/mps/ALU.v:2.19-2.20" *)
  output [31:0] z;
  wire [31:0] z;
  (* src = "rtl/mps/ALU.v:3.12-3.16" *)
  output zero;
  wire zero;
  assign z = a + (* src = "rtl/mps/ALU.v:7.16-7.21" *) b;
  assign zero = ! (* src = "rtl/mps/ALU.v:8.19-8.25" *) z;
endmodule
