{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1603386197448 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition " "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1603386197449 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 22 20:03:15 2020 " "Processing started: Thu Oct 22 20:03:15 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1603386197449 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1603386197449 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab4 -c lab4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab4 -c lab4" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1603386197449 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "" 0 -1 1603386198209 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "Ð lab4.v(27) " "Verilog HDL syntax error at lab4.v(27) near text Ð" {  } { { "lab4.v" "" { Text "E:/study/Labs/interf/lab4/lab4.v" 27 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1 1603386198257 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"Ð\";  expecting \"endmodule\" lab4.v(27) " "Verilog HDL syntax error at lab4.v(27) near text \"Ð\";  expecting \"endmodule\"" {  } { { "lab4.v" "" { Text "E:/study/Labs/interf/lab4/lab4.v" 27 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1 1603386198257 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "Ÿ lab4.v(27) " "Verilog HDL syntax error at lab4.v(27) near text Ÿ" {  } { { "lab4.v" "" { Text "E:/study/Labs/interf/lab4/lab4.v" 27 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1 1603386198257 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "¾ lab4.v(27) " "Verilog HDL syntax error at lab4.v(27) near text ¾" {  } { { "lab4.v" "" { Text "E:/study/Labs/interf/lab4/lab4.v" 27 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1 1603386198257 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "lab4.v(60) " "Verilog HDL information at lab4.v(60): always construct contains both blocking and non-blocking assignments" {  } { { "lab4.v" "" { Text "E:/study/Labs/interf/lab4/lab4.v" 60 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1 1603386198258 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "ADC_controller lab4.v(9) " "Ignored design unit \"ADC_controller\" at lab4.v(9) due to previous errors" {  } { { "lab4.v" "" { Text "E:/study/Labs/interf/lab4/lab4.v" 9 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "" 0 -1 1603386198259 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "clock_divider lab4.v(207) " "Ignored design unit \"clock_divider\" at lab4.v(207) due to previous errors" {  } { { "lab4.v" "" { Text "E:/study/Labs/interf/lab4/lab4.v" 207 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "" 0 -1 1603386198259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4.v 0 0 " "Found 0 design units, including 0 entities, in source file lab4.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1603386198259 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/study/Labs/interf/lab4/output_files/lab4.map.smsg " "Generated suppressed messages file E:/study/Labs/interf/lab4/output_files/lab4.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1603386198279 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 6 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 6 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "444 " "Peak virtual memory: 444 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1603386198344 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Oct 22 20:03:18 2020 " "Processing ended: Thu Oct 22 20:03:18 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1603386198344 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1603386198344 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1603386198344 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1603386198344 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 8 s 0 s " "Quartus II Full Compilation was unsuccessful. 8 errors, 0 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1603386198911 ""}
