SET_FLAG DEBUG FALSE
SET_FLAG MODE INTERACTIVE
SET_FLAG STANDALONE_MODE FALSE
SET_PREFERENCE devicefamily spartan6
SET_PREFERENCE device xc6slx45
SET_PREFERENCE speedgrade -2
SET_PREFERENCE package fgg484
SET_PREFERENCE verilogsim false
SET_PREFERENCE vhdlsim true
SET_PREFERENCE simulationfiles Behavioral
SET_PREFERENCE busformat BusFormatAngleBracketNotRipped
SET_PREFERENCE outputdirectory /home/nick/mac16/ipcore_dir/
SET_PREFERENCE workingdirectory /home/nick/mac16/ipcore_dir/tmp/
SET_PREFERENCE subworkingdirectory /home/nick/mac16/ipcore_dir/tmp/_cg/
SET_PREFERENCE transientdirectory /home/nick/mac16/ipcore_dir/tmp/_cg/_dbg/
SET_PREFERENCE designentry VHDL
SET_PREFERENCE flowvendor Other
SET_PREFERENCE addpads false
SET_PREFERENCE projectname coregen
SET_PREFERENCE formalverification false
SET_PREFERENCE asysymbol false
SET_PREFERENCE implementationfiletype Ngc
SET_PREFERENCE foundationsym false
SET_PREFERENCE createndf false
SET_PREFERENCE removerpms false
SET_PARAMETER Component_Name c_mul32by40
SET_PARAMETER APortWidth 20
SET_PARAMETER HasATLAST false
SET_PARAMETER HasATUSER false
SET_PARAMETER ATUSERWidth 1
SET_PARAMETER BPortWidth 16
SET_PARAMETER HasBTLAST false
SET_PARAMETER HasBTUSER false
SET_PARAMETER BTUSERWidth 1
SET_PARAMETER MultType Use_Mults
SET_PARAMETER OptimizeGoal Resources
SET_PARAMETER FlowControl NonBlocking
SET_PARAMETER OutputWidth 36
SET_PARAMETER RoundMode Truncate
SET_PARAMETER HasCTRLTLAST false
SET_PARAMETER HasCTRLTUSER false
SET_PARAMETER CTRLTUSERWidth 1
SET_PARAMETER OutTLASTBehv Null
SET_PARAMETER LatencyConfig Automatic
SET_PARAMETER MinimumLatency 10
SET_PARAMETER ACLKEN false
SET_PARAMETER ARESETN false
SET_CORE_NAME Complex Multiplier
SET_CORE_VERSION 5.0
SET_CORE_VLNV xilinx.com:ip:cmpy:5.0
SET_CORE_CLASS com.xilinx.ip.cmpy_v5_0.cmpy_v5_0
SET_CORE_PATH /opt/Xilinx/14.5/ISE_DS/ISE/coregen/ip/xilinx/dsp/com/xilinx/ip/cmpy_v5_0
SET_CORE_GUIPATH /opt/Xilinx/14.5/ISE_DS/ISE/coregen/ip/xilinx/dsp/com/xilinx/ip/cmpy_v5_0/gui/cmpy_v5_0.tcl
SET_CORE_DATASHEET /opt/Xilinx/14.5/ISE_DS/ISE/coregen/ip/xilinx/dsp/com/xilinx/ip/cmpy_v5_0/doc/ds793_cmpy.pdf
ADD_CORE_DOCUMENT </opt/Xilinx/14.5/ISE_DS/ISE/coregen/ip/xilinx/dsp/com/xilinx/ip/cmpy_v5_0/doc/cmpy_v5_0_readme.txt><cmpy_v5_0_readme.txt>
ADD_CORE_DOCUMENT </opt/Xilinx/14.5/ISE_DS/ISE/coregen/ip/xilinx/dsp/com/xilinx/ip/cmpy_v5_0/doc/cmpy_v5_0_vinfo.html><cmpy_v5_0_vinfo.html>
ADD_CORE_DOCUMENT </opt/Xilinx/14.5/ISE_DS/ISE/coregen/ip/xilinx/dsp/com/xilinx/ip/cmpy_v5_0/doc/ds793_cmpy.pdf><ds793_cmpy.pdf>
