<?xml version="1.0" encoding="UTF-8"?><!DOCTYPE us-patent-application SYSTEM "us-patent-application-v46-2022-02-17.dtd" [ ]><us-patent-application lang="EN" dtd-version="v4.6 2022-02-17" file="US20230005814A1-20230105.XML" status="PRODUCTION" id="us-patent-application" country="US" date-produced="20221221" date-publ="20230105"><us-bibliographic-data-application lang="EN" country="US"><publication-reference><document-id><country>US</country><doc-number>20230005814</doc-number><kind>A1</kind><date>20230105</date></document-id></publication-reference><application-reference appl-type="utility"><document-id><country>US</country><doc-number>17705931</doc-number><date>20220328</date></document-id></application-reference><us-application-series-code>17</us-application-series-code><priority-claims><priority-claim sequence="01" kind="national"><country>KR</country><doc-number>10-2021-0087399</doc-number><date>20210702</date></priority-claim></priority-claims><classifications-ipcr><classification-ipcr><ipc-version-indicator><date>20060101</date></ipc-version-indicator><classification-level>A</classification-level><section>H</section><class>01</class><subclass>L</subclass><main-group>23</main-group><subgroup>427</subgroup><symbol-position>F</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source></classification-ipcr><classification-ipcr><ipc-version-indicator><date>20060101</date></ipc-version-indicator><classification-level>A</classification-level><section>H</section><class>01</class><subclass>L</subclass><main-group>23</main-group><subgroup>498</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source></classification-ipcr></classifications-ipcr><classifications-cpc><main-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>23</main-group><subgroup>427</subgroup><symbol-position>F</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc></main-cpc><further-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>23</main-group><subgroup>49838</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc></further-cpc></classifications-cpc><invention-title id="d2e61">SEMICONDUCTOR PACKAGE INCLUDING HEAT SINKS</invention-title><us-parties><us-applicants><us-applicant sequence="00" app-type="applicant" designation="us-only" applicant-authority-category="assignee"><addressbook><orgname>SAMSUNG ELECTRONICS CO., LTD.</orgname><address><city>SUWON-SI</city><country>KR</country></address></addressbook><residence><country>KR</country></residence></us-applicant></us-applicants><inventors><inventor sequence="00" designation="us-only"><addressbook><last-name>CHUNG</last-name><first-name>HYUNSOO</first-name><address><city>HWASEONG-SI</city><country>KR</country></address></addressbook></inventor><inventor sequence="01" designation="us-only"><addressbook><last-name>KIM</last-name><first-name>YOUNGLYONG</first-name><address><city>ANYANG-SI</city><country>KR</country></address></addressbook></inventor><inventor sequence="02" designation="us-only"><addressbook><last-name>HWANG</last-name><first-name>INHYO</first-name><address><city>ASAN-SI</city><country>KR</country></address></addressbook></inventor></inventors></us-parties></us-bibliographic-data-application><abstract id="abstract"><p id="p-0001" num="0000">A semiconductor package includes an interposer, a first semiconductor chip attached onto the interposer, second semiconductor chips stacked on the first semiconductor chip, at least two heat sinks mounted on the interposer and spaced apart from the second semiconductor chips, and a molding layer surrounding the second semiconductor chips and the at least two heat sinks.</p></abstract><drawings id="DRAWINGS"><figure id="Fig-EMI-D00000" num="00000"><img id="EMI-D00000" he="107.10mm" wi="158.75mm" file="US20230005814A1-20230105-D00000.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00001" num="00001"><img id="EMI-D00001" he="179.15mm" wi="133.77mm" orientation="landscape" file="US20230005814A1-20230105-D00001.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00002" num="00002"><img id="EMI-D00002" he="128.78mm" wi="109.64mm" file="US20230005814A1-20230105-D00002.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00003" num="00003"><img id="EMI-D00003" he="145.71mm" wi="110.32mm" file="US20230005814A1-20230105-D00003.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00004" num="00004"><img id="EMI-D00004" he="173.91mm" wi="89.24mm" orientation="landscape" file="US20230005814A1-20230105-D00004.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00005" num="00005"><img id="EMI-D00005" he="171.53mm" wi="89.24mm" orientation="landscape" file="US20230005814A1-20230105-D00005.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00006" num="00006"><img id="EMI-D00006" he="176.53mm" wi="136.31mm" orientation="landscape" file="US20230005814A1-20230105-D00006.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00007" num="00007"><img id="EMI-D00007" he="179.15mm" wi="136.31mm" orientation="landscape" file="US20230005814A1-20230105-D00007.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00008" num="00008"><img id="EMI-D00008" he="179.15mm" wi="136.31mm" orientation="landscape" file="US20230005814A1-20230105-D00008.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00009" num="00009"><img id="EMI-D00009" he="182.03mm" wi="128.95mm" orientation="landscape" file="US20230005814A1-20230105-D00009.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00010" num="00010"><img id="EMI-D00010" he="182.03mm" wi="133.60mm" orientation="landscape" file="US20230005814A1-20230105-D00010.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00011" num="00011"><img id="EMI-D00011" he="182.03mm" wi="133.60mm" orientation="landscape" file="US20230005814A1-20230105-D00011.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00012" num="00012"><img id="EMI-D00012" he="194.31mm" wi="133.77mm" orientation="landscape" file="US20230005814A1-20230105-D00012.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00013" num="00013"><img id="EMI-D00013" he="194.31mm" wi="133.77mm" orientation="landscape" file="US20230005814A1-20230105-D00013.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00014" num="00014"><img id="EMI-D00014" he="181.53mm" wi="133.77mm" orientation="landscape" file="US20230005814A1-20230105-D00014.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00015" num="00015"><img id="EMI-D00015" he="228.85mm" wi="119.89mm" orientation="landscape" file="US20230005814A1-20230105-D00015.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00016" num="00016"><img id="EMI-D00016" he="184.57mm" wi="140.38mm" orientation="landscape" file="US20230005814A1-20230105-D00016.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00017" num="00017"><img id="EMI-D00017" he="182.03mm" wi="128.95mm" orientation="landscape" file="US20230005814A1-20230105-D00017.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00018" num="00018"><img id="EMI-D00018" he="196.93mm" wi="140.38mm" orientation="landscape" file="US20230005814A1-20230105-D00018.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00019" num="00019"><img id="EMI-D00019" he="199.64mm" wi="140.38mm" orientation="landscape" file="US20230005814A1-20230105-D00019.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00020" num="00020"><img id="EMI-D00020" he="186.77mm" wi="140.38mm" orientation="landscape" file="US20230005814A1-20230105-D00020.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00021" num="00021"><img id="EMI-D00021" he="229.95mm" wi="121.75mm" orientation="landscape" file="US20230005814A1-20230105-D00021.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure></drawings><description id="description"><?summary-of-invention description="Summary of Invention" end="lead"?><heading id="h-0001" level="1">CROSS-REFERENCE TO RELATED APPLICATION</heading><p id="p-0002" num="0001">This application claims priority under 35 U. S. C. &#xa7; 119 to Korean Patent Application No. 10-2021-0087399 filed on Jul. 2, 2021 in the Korean Intellectual Property Office, the subject matter of which is hereby incorporated by reference in its entirety.</p><heading id="h-0002" level="1">BACKGROUND</heading><p id="p-0003" num="0002">The inventive concept relates generally to semiconductor packages, and more particularly, to semiconductor packages including heat sinks.</p><p id="p-0004" num="0003">Consumer demands for increased performance result in continuing pressure for improvements in related semiconductor devices. Accordingly, contemporary and emerging semiconductor devices are expected to provide increased performance at higher operating speeds over an expanding range of functionality.</p><p id="p-0005" num="0004">In response to these demands, semiconductor packages including multiple semiconductor chips have been developed to provide dramatically improved performance. However, the thermal energy (or heat) generated by semiconductor chips within a semiconductor package has become a notable design consideration.</p><heading id="h-0003" level="1">SUMMARY</heading><p id="p-0006" num="0005">Embodiments of the inventive concept provide semiconductor packages including a heat sink capable of efficiently exhausting heat generated by constituent semiconductor chips.</p><p id="p-0007" num="0006">According to one aspect of the inventive concept, a semiconductor package may include; an interposer, a first semiconductor chip mounted on the interposer, stacked second semiconductor chips vertically disposed on the first semiconductor chip, a first dummy chip horizontally disposed on the interposer to one side of the first semiconductor chip, a second dummy chip horizontally disposed on the interposer to another side of the first semiconductor chip opposing the one side of the first semiconductor chip, a first heat sink thermally-mounted on the first dummy chip and horizontally spaced apart to one side of the stacked second semiconductor chips, a second heat sink thermally mounted on the second dummy chip and horizontally spaced apart to another side of the stacked second semiconductor chips opposing the one side of the stacked second semiconductor chips, and a molding layer surrounding the stacked second semiconductor chips, the first heat sink, and the second heat sink.</p><p id="p-0008" num="0007">According to another aspect of the inventive concept, a semiconductor package may include; an interposer, a first semiconductor chip mounted on the interposer, stacked second semiconductor chips vertically disposed on the first semiconductor chip, a first heat sink thermally-mounted on the interposer and horizontally spaced apart to one side of the first semiconductor chip, a second heat sink thermally-mounted on the interposer and horizontally spaced apart to another side of the first semiconductor chip opposing the one side of the first semiconductor chip, and a molding layer surrounding the stacked second semiconductor chips, the first heat sink, and the second heat sink.</p><p id="p-0009" num="0008">According to another aspect of the inventive concept, a semiconductor package may include; a package base substrate, an interposer mounted on the package base substrate, a first stack structure mounted on the interposer, a second stack structure mounted on the interposer, a third semiconductor chip centrally mounted on the interposer between the first stack structure and the second stacked structure, wherein the each of the first stacked structure and the second stacked structure includes; a first semiconductor chip electrically connected to the interposer, stacked second semiconductor chips vertically disposed on the first semiconductor chip, a first dummy chip horizontally disposed on the interposer to one side of the first semiconductor chip, a second dummy chip horizontally disposed on the interposer to another side of the first semiconductor chip opposing the one side of the first semiconductor chip, a first heat sink thermally-mounted on the first dummy chip and horizontally spaced apart to one side of the stacked second semiconductor chips, a second heat sink thermally-mounted on the second dummy chip and horizontally spaced apart to another side of the stacked second semiconductor chips opposing the one side of the stacked second semiconductor chips, a heat conductive layer disposed between the first dummy chip and the first semiconductor chip, and between the second dummy chip and the first semiconductor chip, and a molding layer surrounding the stacked second semiconductor chips, the first heat sink, and the second heat sink.</p><?summary-of-invention description="Summary of Invention" end="tail"?><?brief-description-of-drawings description="Brief Description of Drawings" end="lead"?><description-of-drawings><heading id="h-0004" level="1">BRIEF DESCRIPTION OF THE DRAWINGS</heading><p id="p-0010" num="0009">The making and use of the inventive concept may be more clearly understood upon consideration of the following detailed description together with the accompanying drawings in which:</p><p id="p-0011" num="0010"><figref idref="DRAWINGS">FIG. <b>1</b></figref> is a cross-sectional view of a semiconductor package according to embodiments of the inventive concept;</p><p id="p-0012" num="0011"><figref idref="DRAWINGS">FIGS. <b>2</b>A and <b>2</b>B</figref> are plan (or top-down) views illustrating possible layouts for a semiconductor package according to embodiments of the inventive concept;</p><p id="p-0013" num="0012"><figref idref="DRAWINGS">FIGS. <b>3</b>A, <b>3</b>B, <b>3</b>C, <b>3</b>D, <b>3</b>E, <b>3</b>F, <b>3</b>G and <b>3</b>H</figref> (hereafter collectively, &#x201c;<figref idref="DRAWINGS">FIGS. <b>3</b>A to <b>3</b>H</figref>&#x201d;) are related cross-sectional views illustrating in one example a method of manufacturing a semiconductor package according to embodiments of the inventive concept;</p><p id="p-0014" num="0013"><figref idref="DRAWINGS">FIGS. <b>4</b>A, <b>4</b>B and <b>4</b>C</figref> are cross-sectional views illustrating semiconductor packages according to embodiments of the inventive concept;</p><p id="p-0015" num="0014"><figref idref="DRAWINGS">FIGS. <b>5</b> and <b>6</b></figref> are respective cross-sectional views illustrating semiconductor packages according to embodiments of the inventive concept;</p><p id="p-0016" num="0015"><figref idref="DRAWINGS">FIG. <b>7</b></figref> is a cross-sectional view further illustrating in one example a method of manufacturing a semiconductor package according to embodiments of the inventive concept;</p><p id="p-0017" num="0016"><figref idref="DRAWINGS">FIGS. <b>8</b>A, <b>8</b>B and <b>8</b>C</figref> are cross-sectional views illustrating semiconductor packages according to embodiments of the inventive concept; and</p><p id="p-0018" num="0017"><figref idref="DRAWINGS">FIG. <b>9</b></figref> is a cross-sectional view illustrating a semiconductor package according to embodiments of the inventive concept.</p></description-of-drawings><?brief-description-of-drawings description="Brief Description of Drawings" end="tail"?><?detailed-description description="Detailed Description" end="lead"?><heading id="h-0005" level="1">DETAILED DESCRIPTION</heading><p id="p-0019" num="0018">Throughout the written description and drawings, like reference numbers and labels are used to denote like or similar elements, components, features and/or method steps. Throughout the written description certain geometric terms may be used to highlight relative relationships between elements, components and/or features with respect to certain embodiments of the inventive concept. Those skilled in the art will recognize that such geometric terms are relative in nature, arbitrary in descriptive relationship(s) and/or directed to aspect(s) of the illustrated embodiments. Geometric terms may include, for example: height/width; vertical/horizontal; top/bottom; higher/lower; closer/farther; thicker/thinner; proximate/distant; above/below; under/over; upper/lower; center/side; surrounding; overlay/underlay; etc.</p><p id="p-0020" num="0019">Figure (<figref idref="DRAWINGS">FIG. <b>1</b></figref> is a cross-sectional view of a semiconductor package <b>1</b> according to embodiments of the inventive concept.</p><p id="p-0021" num="0020">Referring to <figref idref="DRAWINGS">FIG. <b>1</b></figref>, the semiconductor package <b>1</b> may include an interposer <b>300</b> and a first semiconductor chip <b>100</b> mounted (e.g., mechanically assembled and/or electrically connected) on an upper surface of the interposer <b>300</b>. A plurality of second semiconductor chips <b>200</b> may be vertically stacked on the first semiconductor chip <b>100</b> (e.g., stacked second semiconductor chips <b>200</b>). At least two dummy chips <b>180</b> may be mounted on the interposer <b>300</b> and laterally (or horizontally) disposed in relation to the first semiconductor chip <b>100</b> (e.g., a first dummy chip may be horizontally disposed to one side of the first semiconductor chip <b>100</b> and a second dummy chip may be horizontally disposed to another side of the first semiconductor chip <b>100</b> opposing the one side). At least two heat sinks <b>280</b> may be respectively, thermally-mounted on the at least two dummy chips <b>180</b> (e.g., a first heat sink may be thermally-mounted on a first dummy chip to be horizontally disposed to one side of the stacked second semiconductor chips <b>200</b> and a second heat sink may be thermally-mounted on a second dummy chip to be horizontally disposed to another side of the stacked second semiconductor chips opposing the one side).</p><p id="p-0022" num="0021">In the illustrated example of <figref idref="DRAWINGS">FIG. <b>1</b></figref>, it is assumed that four (4) second semiconductor chips <b>200</b> are vertically stacked on the first semiconductor chip <b>100</b>. However, the scope of the inventive concept is not limited thereto, and in some embodiments the semiconductor package <b>1</b> may include multiple stacks of second semiconductor chips <b>200</b>. In this regard, the second semiconductor chips <b>200</b> may be sequentially stacked on the first semiconductor chip <b>100</b> in a vertical direction to form a &#x201c;stack&#x201d; of second semiconductor chips <b>200</b>. In some embodiment, respective active surfaces of the first semiconductor chip <b>100</b> and the second semiconductor chips <b>200</b> may downward toward the interposer <b>300</b>.</p><p id="p-0023" num="0022">In some embodiments, the interposer <b>300</b> may be a redistribution layer (RDL) interposer. That is, the interposer <b>300</b> may include at least one redistribution insulating layer <b>310</b> and a plurality of redistribution patterns <b>320</b> (e.g., redistribution line patterns <b>322</b> and/or redistribution vias <b>324</b>). In some embodiments, the interposer <b>300</b> may include a stacked arrangement of redistribution insulating layers <b>310</b>. The redistribution insulating layer <b>310</b> may include, for example, at least one of a photo imagable dielectric (PID) and a photosensitive polyimide (PSPI). The redistribution patterns <b>320</b> may include, for example, at least one metal, such as copper (Cu), aluminum (Al), tungsten (W), titanium (Ti), tantalum (Ta), indium (In), molybdenum (Mo), manganese (Mn), cobalt (Co), tin (Sn), nickel (Ni), magnesium (Mg), rhenium (Re), beryllium (Be), gallium (Ga), ruthenium (Ru), and/or alloys of same. In some embodiments, the redistribution patterns <b>320</b> may be formed by stacking a metal/metal alloy on a seed layer including Ti, Ti nitride, or TiW.</p><p id="p-0024" num="0023">The redistribution line patterns <b>322</b> may be arranged on at least one of an upper surface and a lower surface of the redistribution insulating layer <b>310</b>. The redistribution vias <b>324</b> may extend (or pass) through at least one redistribution insulating layer <b>310</b> to respectively contact (and be electrically connected to) at least one of the redistribution line patterns <b>322</b>. In some embodiments, one or more of the redistribution line patterns <b>322</b> may be integrally formed together with one or more of the redistribution vias <b>324</b>. For example, each of the redistribution line patterns <b>322</b> along with each of the redistribution vias <b>324</b> contacting an upper surface of a redistribution line patterns <b>322</b> may be integrally formed.</p><p id="p-0025" num="0024">In some embodiments, the redistribution vias <b>324</b> may have a tapered cross-sectional width (e.g., a distance measured in a first horizontal direction), such that each of the redistribution vias <b>324</b> extends downwardly with an increasingly-narrow width from a lower side to an upper side thereof. That is, the width of each of the redistribution vias <b>324</b> may increase in a direction away from the first semiconductor chip <b>100</b>.</p><p id="p-0026" num="0025">At least one of the redistribution line patterns <b>322</b> arranged on an upper surface of the interposer <b>300</b> may serve as a redistribution upper pad, and at least one of the redistribution line patterns <b>322</b> arranged on a lower surface of the interposer <b>300</b> may serve as a redistribution lower pad.</p><p id="p-0027" num="0026">One or more of a plurality of first front connection pads <b>112</b> disposed on a lower surface of the first semiconductor chip <b>100</b> may be respectively connected to one or more of the redistribution upper pads, and one or more package connection terminals <b>350</b> may be respectively connected to one or more of the redistribution lower pads. The package connection terminals <b>350</b> may serve as an external connection terminals for the semiconductor package <b>1</b> that variously connect the package connection terminals <b>350</b> to one or more external elements and/or components. In some embodiments, each of the package connection terminals <b>350</b> may include a conductive bumps or a solder ball.</p><p id="p-0028" num="0027">The first semiconductor chip <b>100</b> may include a memory cell array and may be, for example, a dynamic random access memory (RAM) (DRAM), a static RAM (SRAM), a flash memory, an electrically erasable/programmable read-only memory (ROM) (EEPROM), a phase-change RAM (PRAM), a magnetic RAM (MRAM), or a resistive RAM (RRAM). Alternately, the first semiconductor chip <b>100</b> may include one or more test logic circuit(s), such as a serial-parallel conversion circuit, a design-for-test (DFT) circuit, a joint test action group (JTAG) circuit, a memory built-in self-test (MBIST) circuit, or a signal interface circuit (e.g., a physical layer or PHY). Alternately, the first semiconductor chip <b>100</b> may include a buffer chip controlling, wholly or in part, the operation of one or more of the second semiconductor chips <b>200</b>.</p><p id="p-0029" num="0028">Each of the second semiconductor chips <b>200</b> may be, for example, a DRAM, a SRAM, a flash memory, an EEPROM, a PRAM, a MRAM, or a RRAM. That is, each of the second semiconductor chips <b>200</b> may include an array of memory cells.</p><p id="p-0030" num="0029">Accordingly, in some embodiments, the first semiconductor chip <b>100</b> may be a buffer chip controlling a high bandwidth memory (HBM) DRAM. That is, the first semiconductor chip <b>100</b> may be a buffer chip controlling the operation of stacked second semiconductor chips <b>200</b>&#x2014;each of which is a HBM DRAM. Within such configurations and others, the first semiconductor chip <b>100</b> may be referred to as the buffer chip (or master chip), and each of the second semiconductor chips <b>200</b> may be referred to a memory chip (or a slave chip). In this regard, a vertically-stacked arrangement of second semiconductor (DRAM) chips <b>200</b> on the first semiconductor chip (buffer chip) <b>100</b> may be referred to as a HBM DRAM device.</p><p id="p-0031" num="0030">The first semiconductor chip <b>100</b> may include a first substrate <b>102</b>, first front connection pads <b>112</b> disposed on a front (or lower) surface of the first substrate <b>102</b>, first rear connection pads <b>114</b> disposed on a rear (or upper) surface of the first substrate <b>102</b>, and first through electrodes <b>120</b> respectively connecting one or more of the first front connection pads <b>112</b> with one or more of the first rear connection pads <b>114</b>.</p><p id="p-0032" num="0031">Each of the second semiconductor chips <b>200</b> may include a second substrate <b>202</b>, second front connection pads <b>212</b>, second rear connection pads <b>214</b>, and second through electrodes <b>220</b> similarly disposed.</p><p id="p-0033" num="0032">Each of the first substrate <b>102</b> and the second substrate <b>202</b> may include silicon (Si). Alternately, each of the first substrate <b>102</b> and the second substrate <b>202</b> may include a semiconductor element such as germanium (Ge) or a compound semiconductor such as silicon carbide (SiC), gallium arsenide (GaAs), indium arsenide (InAs), indium phosphide (InP), etc. Each of the first substrate <b>102</b> and the second substrate <b>202</b> may have an active surface and an inactive surface opposing the active surface. Each of the first substrate <b>102</b> and the second substrate <b>202</b> may variously include passive and/or active devices on its active surface (e.g., various microelectronics devices, metal-oxide-semiconductor field effect transistors (MOSFET) such as a complementary metal-insulator-semiconductor (CMOS) transistor, an image sensor such as system large scale integration (LSI) or an CMOS imaging sensor (CIS), a micro-electro-mechanical system (MEMS), a capacitor, an inductor, a resistor, a latch, a register, etc.</p><p id="p-0034" num="0033">In some embodiments, any one of the first semiconductor chip <b>100</b> and the second semiconductor chips <b>200</b> may be implemented using more than one individual semiconductor device.</p><p id="p-0035" num="0034">Thus, referring to <figref idref="DRAWINGS">FIG. <b>1</b></figref>, the first semiconductor device <b>100</b> may be operatively formed on the active surface of the first substrate <b>102</b>, the first front connection pads <b>112</b> and the first rear connection pads <b>114</b> may be respectively arranged on the active surface and the inactive surface of the first substrate <b>102</b>, and the first through electrodes <b>120</b> may vertically extend through at least a portion of the first substrate <b>102</b> to electrically connect the first front connection pads <b>112</b> and the first rear connection pads <b>114</b>.</p><p id="p-0036" num="0035">Each second semiconductor device may be operatively formed on the active surface of the second substrate <b>202</b>, the second front connection pads <b>212</b> and the second rear connection pads <b>214</b> may be respectively arranged on the active surface and the inactive surface of the second substrate <b>202</b>, and the second through electrodes <b>220</b> may vertically extend through at least a portion of the second substrate <b>202</b> to electrically connect the second front connection pads <b>212</b> and the second rear connection pads <b>214</b>.</p><p id="p-0037" num="0036">Here, the first through electrodes <b>120</b>, the second through electrodes <b>220</b> and the package connection terminals <b>350</b> may be variously interconnected through one or more pads, terminals, and/or redistribution patterns.</p><p id="p-0038" num="0037">Onto the first front connection pads <b>112</b> of the first semiconductor chip <b>100</b>, among the redistribution line patterns <b>322</b>, the redistribution upper pads may be connected. Onto the second front connection pads <b>212</b> of each of the second semiconductor chips <b>200</b>, one or more chip connection terminals <b>250</b> may be attached. Here, the chip connection terminals <b>250</b> may be disposed between the first rear connection pads <b>114</b> of the first semiconductor chip <b>100</b> and the second front connection pads <b>212</b> of a lowermost one of the second semiconductor chips <b>200</b>, and between the second front connection pads <b>212</b> of each of the remaining second semiconductor chips <b>200</b> among the second semiconductor chips <b>200</b> and the second rear connection pads <b>214</b> of another second semiconductor chip <b>200</b> disposed under each of the remaining second semiconductor chips <b>200</b> among the second semiconductor chips <b>200</b>. In this manner, the first semiconductor chip <b>100</b> may be variously connected to at least one of the second semiconductor chips <b>200</b>.</p><p id="p-0039" num="0038">In some embodiments, an uppermost one (<b>200</b>H) of the second semiconductor chips <b>200</b>, farthest from the first semiconductor chip <b>100</b> may not include the second rear connection pads <b>214</b> and the second through electrodes <b>220</b>. Alternately or additionally, the uppermost second semiconductor chip <b>200</b>H among the second semiconductor chips <b>200</b> and vertically, farthest disposed from the first semiconductor chip <b>100</b> may have a thickness greater than a thickness of the remaining ones of the second semiconductor chips <b>200</b>.</p><p id="p-0040" num="0039">An insulating adhesive layer <b>260</b> may be disposed between the first semiconductor chip <b>100</b> and the lowermost second semiconductor chip <b>200</b>, as well as between vertically adjacent second semiconductor chips <b>200</b>. Thus, the insulating adhesive layer <b>260</b> may be disposed on a lower surface of each of the second semiconductor chips <b>200</b> and to attach each of the second semiconductor chips <b>200</b> onto a lower substructure (e.g., the upper surface of the first semiconductor chip <b>100</b> or the upper surface of a lower second semiconductor chip <b>200</b>). The insulating adhesive layer <b>260</b> may include at least one of, for example, a non-conductive film (NCF), a non-conductive paste (NCP), an insulating polymer, an epoxy resin, etc. The insulating adhesive layer <b>260</b> may substantially fill space(s) between the first semiconductor chip <b>100</b> and the lowermost second semiconductor chip <b>200</b> and between vertically adjacent second semiconductor chips <b>200</b>, thereby substantially surrounding (or encompassing) related chip connection terminals <b>250</b>.</p><p id="p-0041" num="0040">In some embodiments, a first width of the first semiconductor chip <b>100</b> may be less than a second wide of each of the second semiconductor chips <b>200</b>. (In the illustrated example of <figref idref="DRAWINGS">FIG. <b>1</b></figref>, it is assumed that each of the second semiconductor chips <b>200</b> has a same second width, but the inventive concept is not limited thereto and in other embodiments the lowermost second semiconductor chip <b>200</b> may have the second width and remaining second semiconductor chips may have a width less than or equal to the second width). Accordingly, each of the second semiconductor chips <b>200</b> (or at least the lowermost one of the second semiconductor chips <b>200</b>) may include at least one &#x201c;overhang portion&#x201d; laterally extending beyond an outer edge of the first semiconductor chip <b>100</b>.</p><p id="p-0042" num="0041">In some embodiments, a heat conductive layer <b>190</b> may be disposed on at least one outer sidewall of the first semiconductor chip <b>100</b>, wherein each of the second semiconductor chips <b>200</b> may horizontally extend over (e.g., vertically overlap) at least a portion of the heat conductive layer <b>190</b>. And in some embodiments, the stack of second semiconductor chips <b>200</b> may vertically overlap an upper surface of the heat conductive layer <b>190</b> as well as at least a portion of one or more dummy chips <b>180</b>. In this regard, two or more dummy chips <b>180</b> may be horizontally spaced apart from one another on the interposer <b>300</b> (e.g., in at least one of the first horizontal direction and a second horizontal direction intersecting the first horizontal direction), and also spaced apart from the first semiconductor chip <b>100</b> in one of the first horizontal direction and the second horizontal direction. Thus, in some embodiments, the first semiconductor chip <b>100</b> and the at least two dummy chips <b>180</b> may be horizontally coplanar on the upper surface of the interposer <b>300</b>. Further in this regard, the heat conductive layer <b>190</b> may be disposed between adjacent one of the at least two dummy chips <b>180</b> and the first semiconductor chip <b>100</b>.</p><p id="p-0043" num="0042">Accordingly, in some embodiments, the upper surface of the first semiconductor chip <b>100</b> and upper surfaces of the at least two dummy chips <b>180</b> may be horizontally coplanar. In some embodiments, the upper surface of the first semiconductor chip <b>100</b>, the upper surfaces of the at least two dummy chips <b>180</b>, and the upper surface of the heat conductive layer <b>190</b> may be horizontally coplanar. For example, the first semiconductor chip <b>100</b> may have a vertical thickness (e.g., a distance measured in the vertical direction) equal to that of each of the at least two dummy chips <b>180</b>, and the heat conductive layer <b>190</b> may completely fill spaces between each of the at least two dummy chips <b>180</b> and the first semiconductor chip <b>100</b>.</p><p id="p-0044" num="0043">Each of the at least two dummy chips <b>180</b> may include at least one semiconductor material, such as for example, Si, Ge, SiC, GaAs, InAs, InP, etc. For example, the at least two dummy chips <b>180</b> may include the same material as the first substrate <b>102</b>.</p><p id="p-0045" num="0044">In some embodiments, the heat conductive layer <b>190</b> may include at least one conductive material such a metal (e.g., a metal paste formed using a metal plating process). In other embodiments, the heat conductive layer <b>190</b> may include a thermal interface material (TIM) including at least one material providing electrical insulation (e.g., an epoxy resin).</p><p id="p-0046" num="0045">Each of the at least two of the vertically-extending heat sinks <b>280</b> may be thermally-mounted (e.g., connected in such a manner and/or with such materials to readily transfer heat) on one of the at least two dummy chips <b>180</b>. Thus, each of the at least two heat sinks <b>280</b> may be horizontally spaced apart from the stacked second semiconductor chips <b>200</b> when thermally-mounted on a respective one of the at least two dummy chips <b>180</b>. In some embodiments, each of the at least two heat sinks <b>280</b> may be thermally-mounted on a respective one of the at least two dummy chips <b>180</b> using a heat transfer terminal <b>285</b>.</p><p id="p-0047" num="0046">Thus, in some embodiments, each of the at least two heat sinks <b>280</b> will not vertically overlap any portion of the first semiconductor chip <b>100</b>. In some embodiments, each of the at least two heat sinks <b>280</b> may have a width less than that the width of each one of the at least two dummy chips <b>180</b>. That is, a heat sink <b>280</b> may vertically overlap only a portion of the width of a corresponding dummy chip <b>180</b>.</p><p id="p-0048" num="0047">The at least two heat sinks <b>280</b> may include at least one semiconductor material, such as for example, Si, Ge, SiC, GaAs, InAs, InP, etc. For example, the at least two heat sinks <b>280</b> may include the same material as the first substrate <b>102</b> and/or the at least two dummy chips <b>180</b>.</p><p id="p-0049" num="0048">In some embodiments, each of the at least two dummy chips <b>180</b> and the at least two heat sinks <b>280</b> may be formed by vertically cutting off a portion of a bare wafer and then reducing the width and or thickness thereof. In this manner, each of the at least two dummy chips <b>180</b> and the at least two heat sinks <b>280</b> may substantially include only a semiconductor material (e.g., Si&#x2014;excluding from consideration any naturally forming oxide layer).</p><p id="p-0050" num="0049">A height H<b>1</b> (e.g., a distance measured in the vertical direction) for each of the at least two heat sinks <b>280</b> may be substantially the same or greater than a stack height for the stacked second semiconductor chips <b>200</b>. Here, the &#x201c;stack height&#x201d; may be measured from a lower surface of the lowermost second semiconductor chip <b>200</b> to an upper surface of the uppermost second semiconductor chip <b>200</b> among the stacked second semiconductor chips <b>200</b>. In some embodiments, the height H<b>1</b> of each of the at least two heat sinks <b>280</b> may range from about 500 &#x3bc;m to about 900 &#x3bc;m. A width W<b>1</b> of each of the at least two heat sinks <b>280</b> may range from about 100 &#x3bc;M to about 400 &#x3bc;m. In some embodiments, an upper surface of each of the at least two heat sinks <b>280</b> may be at a &#x201c;level&#x201d; (e.g., a vertical distance measured from an arbitrarily selected horizontal surface, such as the upper surface of the interposer <b>300</b>) greater (or higher) than a level of the upper surface of the uppermost second semiconductor chip <b>200</b>H.</p><p id="p-0051" num="0050">In some embodiments, each of the heat transfer terminals <b>285</b> may include heat transfer pillars <b>282</b> attached to the lower surface of one of the at least two heat sinks <b>280</b> and heat transfer solder layers <b>284</b> interposed between each of the heat transfer pillars <b>282</b> and the upper surface of a corresponding one of the at least two dummy chips <b>180</b>. In some embodiments, the heat transfer pillar <b>282</b> may include Cu.</p><p id="p-0052" num="0051">The semiconductor package <b>1</b> may further include a molding layer <b>290</b> substantially surrounding the second semiconductor chips <b>200</b> and the at least two heat sinks <b>280</b> on the first semiconductor chip <b>100</b>, as well as the at least two dummy chips <b>180</b>, and the heat conductive layer <b>190</b>. The molding layer <b>290</b> may include, for example, an epoxy mold compound (EMC). In some embodiments, the molding layer <b>290</b> may cover side surfaces of the second semiconductor chips <b>200</b>, side surfaces of the insulating adhesive layers <b>260</b>, and the upper surface of the uppermost second semiconductor chip <b>200</b>H. In some embodiments, the molding layer <b>290</b> may cover side surfaces of the at least two heat sinks <b>280</b>, yet not cover the upper surfaces of the at least two heat sinks <b>280</b>. For example, the upper surfaces of the at least two heat sinks <b>280</b> and an upper surface of the molding layer <b>290</b> may be coplanar.</p><p id="p-0053" num="0052">In other embodiments, when the first semiconductor chip <b>100</b>, the at least two dummy chips <b>180</b>, and the heat conductive layer <b>190</b> do not cover the entire upper surface of the interposer <b>300</b>, the molding layer <b>290</b> may cover exposed portions of the upper surface of the interposer <b>300</b> (e.g., portions not covered by the first semiconductor chip <b>100</b>, the at least two dummy chips <b>180</b>, and the heat conductive layer <b>190</b>).</p><p id="p-0054" num="0053">In the illustrated embodiment of <figref idref="DRAWINGS">FIG. <b>1</b></figref>, heat generated particularly by the first semiconductor chip <b>100</b> may be efficiently exhausted from the semiconductor package <b>1</b> through the combination of the at least two dummy chips <b>180</b> and the at least two heat sinks <b>280</b>. And because heat generated by the first semiconductor chip <b>100</b> is principally exhausted through the at least two dummy chips <b>180</b>, it will not be transferred to the stacked second semiconductor chips <b>200</b> by the heat conductive layer <b>190</b>. This reduction in heat transferred to the stacked second semiconductor chips results in greater reliability of operation for the semiconductor package <b>1</b> over time.</p><p id="p-0055" num="0054">In some more particular embodiments of the inventive concept, the semiconductor package <b>1</b> may be implemented to form a fan-out type package including the interposer <b>300</b> and the at least two dummy chips <b>180</b>. With this arrangement, the overall width of the first semiconductor chip <b>100</b> on which the second semiconductor chips <b>200</b> are stacked may be less than a width of any one of the second semiconductor chips <b>200</b>. Accordingly, a total net number of useful dies associated with first semiconductor chips <b>100</b> formed on a wafer may be increased, thereby reducing overall manufacturing costs for a production run of semiconductor packages <b>1</b>.</p><p id="p-0056" num="0055"><figref idref="DRAWINGS">FIGS. <b>2</b>A and <b>2</b>B</figref> are respective, partial plan views of semiconductor packages <b>1</b>-<b>1</b> and <b>1</b>-<b>2</b> according to embodiments of the inventive concept.</p><p id="p-0057" num="0056">Referring to <figref idref="DRAWINGS">FIG. <b>2</b>A</figref>, the semiconductor package <b>1</b>-<b>1</b> may include a stack of second semiconductor chips <b>200</b> bracketed on opposing sides by two heat sinks <b>280</b>, wherein each of the two heat sinks <b>280</b> is spaced apart from the stacked second semiconductor chips <b>200</b> in the horizontal direction (e.g., the first horizontal direction). That is, each of the two heat sinks <b>280</b> may be respectively disposed adjacent to a horizontally opposing side of the stacked second semiconductor chips <b>200</b>.</p><p id="p-0058" num="0057">In this regard, the semiconductor package <b>1</b>-<b>1</b> may include two dummy chips <b>180</b> like those illustrated in <figref idref="DRAWINGS">FIG. <b>1</b></figref>, wherein each dummy chip <b>180</b> is be vertically disposed under a corresponding heat sink <b>280</b>, such that the heat sink <b>280</b> remains horizontally spaced apart from the stacked second semiconductor chips <b>200</b>.</p><p id="p-0059" num="0058">As illustrated in <figref idref="DRAWINGS">FIG. <b>2</b>A</figref>, a length (e.g., a distance measured in the second horizontal direction) of each of the at least two heat sinks <b>280</b> may be substantially the same as (or less than, or greater than) a length of the second semiconductor chips <b>200</b>.</p><p id="p-0060" num="0059">In the illustrated example of <figref idref="DRAWINGS">FIG. <b>2</b>A</figref>, only a single heat sink <b>280</b> is shown adjacent to an outer edge of the stacked second semiconductor chips <b>200</b>. However, the inventive concept is not limited thereto, and two or more individual heat sinks <b>280</b> may be variously grouped along an outer edge of the stacked second semiconductor chips <b>200</b>.</p><p id="p-0061" num="0060">Referring to <figref idref="DRAWINGS">FIG. <b>2</b>B</figref>, the semiconductor package <b>1</b>-<b>2</b> may include stacked second semiconductor chips <b>200</b> and at least four heat sinks <b>280</b>, respectively disposed along one of four outer edges of stacked second semiconductor chips <b>200</b>.</p><p id="p-0062" num="0061">In this regard, the semiconductor package <b>1</b>-<b>2</b> may include four dummy chips <b>180</b> like those illustrated in <figref idref="DRAWINGS">FIG. <b>1</b></figref>, wherein each dummy chip <b>180</b> is be vertically disposed under a corresponding heat sink <b>280</b>, such that the heat sink <b>280</b> remains horizontally spaced apart from the stacked second semiconductor chips <b>200</b>.</p><p id="p-0063" num="0062">In the illustrated example of <figref idref="DRAWINGS">FIG. <b>2</b>B</figref>, only a single heat sink <b>280</b> is shown adjacent to each one of the four outer edges of the stacked second semiconductor chips <b>200</b>. However, the inventive concept is not limited thereto, and two or more individual heat sinks <b>280</b> may be variously grouped and spaced apart along an outer edge of the stacked second semiconductor chips <b>200</b>.</p><p id="p-0064" num="0063"><figref idref="DRAWINGS">FIGS. <b>3</b>A to <b>3</b>H</figref> are related cross-sectional views illustrating in one example a method of manufacturing a semiconductor package according to embodiments of the inventive concept. More specifically, <figref idref="DRAWINGS">FIGS. <b>3</b>A to <b>3</b>H</figref> are related cross-sectional views illustrating a method of manufacturing the semiconductor package <b>1</b> of <figref idref="DRAWINGS">FIG. <b>1</b></figref>.</p><p id="p-0065" num="0064">Referring to <figref idref="DRAWINGS">FIG. <b>3</b>A</figref>, a first semiconductor chip <b>100</b> and at least two dummy chips <b>180</b> are attached onto a first support substrate <b>10</b>. The at least two dummy chips <b>180</b> may be adjacent to two opposing edges or four edges of the first semiconductor chip <b>100</b> and may be horizontally spaced apart from the first semiconductor chip <b>100</b>. For example, in the semiconductor package <b>1</b>-<b>1</b> illustrated in <figref idref="DRAWINGS">FIG. <b>2</b>A</figref>, the two dummy chips <b>180</b> may be adjacent to the two opposite edges of the first semiconductor chip <b>100</b> and may be spaced apart from the first semiconductor chip <b>100</b> and, in the semiconductor package <b>1</b>-<b>2</b> illustrated in <figref idref="DRAWINGS">FIG. <b>2</b>B</figref>, the four dummy chips <b>180</b> may be adjacent to the four edges of the first semiconductor chip <b>100</b> and may be spaced apart from the first semiconductor chip <b>100</b>.</p><p id="p-0066" num="0065">The first semiconductor chip <b>100</b> and the at least two dummy chips <b>180</b> may be attached onto the first support substrate <b>10</b> by a first release film <b>20</b>. The first release film <b>20</b> may be a single layer or a multilayer including release layers respectively attached onto both sides of a backbone layer. The backbone layer may include, for example, thermoplastic polymer. The release layer may include, for example, copolymer of acryl and silicone.</p><p id="p-0067" num="0066">Referring to <figref idref="DRAWINGS">FIG. <b>3</b>B</figref>, a heat conductive layer <b>190</b> filling a space between each of the at least two dummy chips <b>180</b> and the first semiconductor chip <b>100</b> is formed.</p><p id="p-0068" num="0067">In some embodiments, the heat conductive layer <b>190</b> may include a metal material. For example, the heat conductive layer <b>190</b> may be formed by filling the space between each of the at least two dummy chips <b>180</b> and the first semiconductor chip <b>100</b> with metal paste and hardening the metal paste. Alternatively, for example, the heat conductive layer <b>190</b> may be formed by filling the space between each of the at least two dummy chips <b>180</b> and the first semiconductor chip <b>100</b> with a metal material by a plating method such as immersion plating, electroless plating, or electroplating.</p><p id="p-0069" num="0068">In other embodiments, the heat conductive layer <b>190</b> may include a TIM. The TIM may include, for example, mineral oil, grease, gap filler putty, a phase change gel, phase change material pads, or particle filled epoxy.</p><p id="p-0070" num="0069">In some embodiments, after filling the space between each of the at least two dummy chips <b>180</b> and the first semiconductor chip <b>100</b> with the metal material or the TIM, by performing a planarizing process such as a chemical mechanical polishing (CMP) process, upper surfaces of the first semiconductor chip <b>100</b>, the at least two dummy chips <b>180</b>, and the heat conductive layer <b>190</b> may be coplanar with each other.</p><p id="p-0071" num="0070">In <figref idref="DRAWINGS">FIGS. <b>3</b>A and <b>3</b>B</figref>, it is illustrated that the heat conductive layer <b>190</b> is formed after attaching the first semiconductor chip <b>100</b> having first rear connection pads <b>114</b> onto the first support substrate <b>10</b>. However, the inventive concept is not limited thereto. In some embodiments, after attaching the first semiconductor chip <b>100</b> without use of the first rear connection pads <b>114</b> on the first support substrate <b>10</b>, the heat conductive layer <b>190</b> may be previously formed and then, the first rear connection pads <b>114</b> may be formed.</p><p id="p-0072" num="0071">Referring to <figref idref="DRAWINGS">FIG. <b>3</b>C</figref>, second semiconductor chips <b>200</b> are stacked on the first semiconductor chip <b>100</b>. The second semiconductor chips <b>200</b> may have one or more insulating adhesive layers <b>260</b> respectively attached to lower surfaces thereof and may be sequentially attached onto and stacked on the first semiconductor chip <b>100</b>.</p><p id="p-0073" num="0072">The second semiconductor chips <b>200</b> may be mounted on the first semiconductor chip <b>100</b> so that overhang portions of the second semiconductor chips <b>200</b> vertically overhang the first semiconductor chip <b>100</b>. In some embodiments, the second semiconductor chips <b>200</b> may vertically overlap the first semiconductor chip <b>100</b> and at least a portion of the heat conductive layer <b>190</b>. In some embodiments, the second semiconductor chips <b>200</b> may vertically overlap the first semiconductor chip <b>100</b>, the heat conductive layer <b>190</b> and at least a portion of the at least two dummy chips <b>180</b>.</p><p id="p-0074" num="0073">Referring to <figref idref="DRAWINGS">FIG. <b>3</b>D</figref>, at least two heat sinks <b>280</b> may be respectively and thermally-mounted on the at least two dummy chips <b>180</b>. Here, the at least two heat sinks <b>280</b> may be horizontally spaced apart from the second semiconductor chips <b>200</b> and thermally-mounted on the at least two dummy chips <b>180</b>. For example, each of the at least two heat sinks <b>280</b> may be thermally-mounted on a corresponding one of the at least two dummy chips <b>180</b> using an arrangement of heat transfer terminals <b>285</b>.</p><p id="p-0075" num="0074">Thus, the heat transfer terminals <b>285</b> may be attached to the lower surface of each of the at least two heat sinks <b>280</b> so that each of the at least two heat sinks <b>280</b> may be thermally-mounted to a corresponding one of the at least two dummy chips <b>180</b>. The heat transfer terminals <b>285</b> may include heat transfer pillars <b>282</b> attached to the lower surface of each of the at least two heat sinks <b>280</b> and heat transfer solder layers <b>284</b> attached to the heat transfer pillars <b>282</b>. The heat transfer solder layers <b>284</b> may contact each of the at least two dummy chips <b>180</b> and may be attached to each of the at least two dummy chips <b>180</b> using a thermal compression (TC) bonding method.</p><p id="p-0076" num="0075">Referring to <figref idref="DRAWINGS">FIG. <b>3</b>E</figref>, on the first semiconductor chip <b>100</b>, the at least two dummy chips <b>180</b>, and the heat conductive layer <b>190</b>, a molding layer <b>290</b> surrounding the second semiconductor chips <b>200</b> and the at least two heat sinks <b>280</b> is formed. The molding layer <b>290</b> may include, for example, EMC.</p><p id="p-0077" num="0076">In some embodiments, the molding layer <b>290</b> may cover side surfaces of the second semiconductor chips <b>200</b>, side surfaces of the insulating adhesive layers <b>260</b>, and the upper surface of the uppermost second semiconductor chip <b>200</b>H. In some embodiments, the molding layer <b>290</b> may cover side surfaces of the at least two heat sinks <b>280</b>, yet not cover the upper surfaces of the at least two heat sinks <b>280</b>. For example, the upper surfaces of the at least two heat sinks <b>280</b> and an upper surface of the molding layer <b>290</b> may be coplanar.</p><p id="p-0078" num="0077">After forming the molding layer <b>290</b>, the first support substrate <b>10</b> to which the first release film <b>20</b> is attached may be removed from the first semiconductor chip <b>100</b> and the at least two dummy chips <b>180</b>.</p><p id="p-0079" num="0078">Referring to <figref idref="DRAWINGS">FIG. <b>3</b>F</figref>, after turning the result of <figref idref="DRAWINGS">FIG. <b>3</b>E</figref> upside down, the result is attached onto a second support substrate <b>12</b>. The at least two heat sinks <b>280</b> and the molding layer <b>290</b> may be attached onto the second support substrate <b>12</b> by a second release film <b>22</b>. Because the second support substrate <b>12</b> and the second release film <b>22</b> may have the same configurations as those of the first support substrate <b>10</b> and the first release film <b>20</b> illustrated in <figref idref="DRAWINGS">FIG. <b>3</b>A</figref>, detailed description thereof is omitted.</p><p id="p-0080" num="0079">Referring to <figref idref="DRAWINGS">FIG. <b>3</b>G</figref>, an interposer <b>300</b> is formed on the result of <figref idref="DRAWINGS">FIG. <b>3</b>F</figref>. The interposer <b>300</b> may cover the first semiconductor chip <b>100</b>, the at least two dummy chips <b>180</b>, and the heat conductive layer <b>190</b> filling the space between each of the at least two dummy chips <b>180</b> and the first semiconductor chip <b>100</b>.</p><p id="p-0081" num="0080">The interposer <b>300</b> may include redistribution patterns <b>320</b> including at least one redistribution insulating layer <b>310</b>, redistribution line patterns <b>322</b>, and redistribution vias <b>324</b>.</p><p id="p-0082" num="0081">The redistribution insulating layer <b>310</b> may include, for example, PID or PSPI.</p><p id="p-0083" num="0082">The redistribution patterns <b>320</b>, including the redistribution line patterns <b>322</b> and the redistribution vias <b>324</b>, may be formed using a plating process. For example, the redistribution patterns <b>320</b> may be formed using the plating process, such as an immersion plating process, an electroless plating process, and/or an electroplating process.</p><p id="p-0084" num="0083">At least some of the redistribution line patterns <b>322</b> may be formed together with and integrated to some of the redistribution vias <b>324</b>. For example, each of the redistribution line patterns <b>322</b> and each of the redistribution vias <b>324</b> contacting a lower surface of the redistribution line patterns <b>322</b>, may be integrally formed. In some embodiments, the redistribution vias <b>324</b> may be tapered so that each of the redistribution vias <b>324</b> extends with a increasing width from a lower side to an upper side. That is, the width of each of the redistribution vias <b>324</b> may increase in a direction away from the first semiconductor chip <b>100</b>.</p><p id="p-0085" num="0084">The interposer <b>300</b> may be formed by alternating the redistribution insulating layer <b>310</b> at the same vertical level with the redistribution line pattern <b>322</b> at the same vertical level. In some embodiments, the interposer <b>300</b> may include stacked redistribution insulating layers <b>310</b>.</p><p id="p-0086" num="0085">Referring to <figref idref="DRAWINGS">FIG. <b>3</b>H</figref>, the package connection terminals <b>350</b> may be attached to the lower surface of the interposer <b>300</b>. The package connection terminals <b>350</b> may be attached through redistribution lower pads among the redistribution line patterns <b>322</b>. In some embodiments, each of the package connection terminals <b>350</b> may include a conductive bump or a solder ball.</p><p id="p-0087" num="0086">Then, by removing the second support substrate <b>12</b> to which the second release film <b>22</b> is attached from the at least two heat sinks <b>280</b> and the molding layer <b>290</b>, the semiconductor package <b>1</b> illustrated in <figref idref="DRAWINGS">FIG. <b>1</b></figref> may be completed.</p><p id="p-0088" num="0087"><figref idref="DRAWINGS">FIGS. <b>4</b>A, <b>4</b>B and <b>4</b>C</figref> are cross-sectional views illustrating respective semiconductor packages <b>1</b><i>a</i>, <b>1</b><i>b </i>and <b>1</b><i>c </i>according to embodiments of the inventive concept.</p><p id="p-0089" num="0088">Referring to <figref idref="DRAWINGS">FIG. <b>4</b>A</figref>, the semiconductor package <b>1</b><i>a </i>may include the interposer <b>300</b>, a first semiconductor chip <b>100</b><i>a </i>and at least two dummy chips <b>180</b><i>a </i>mounted on the interposer <b>300</b>, the second semiconductor chips <b>200</b> stacked on the first semiconductor chip <b>100</b><i>a</i>, and the at least two heat sinks <b>280</b> thermally-mounted on the at least two dummy chips <b>180</b><i>a. </i></p><p id="p-0090" num="0089">The at least two dummy chips <b>180</b><i>a </i>may be horizontally spaced apart from the first semiconductor chip <b>100</b><i>a </i>and may mounted on the interposer <b>300</b>. The heat conductive layer <b>190</b> may be disposed between each of the at least two dummy chips <b>180</b><i>a </i>and the first semiconductor chip <b>100</b><i>a. </i></p><p id="p-0091" num="0090">In some embodiments, the first semiconductor chip <b>100</b><i>a </i>may not include a memory cell, whereas each of the second semiconductor chips <b>200</b> may include a memory cell. For example, the first semiconductor chip <b>100</b><i>a </i>may be a buffer chip controlling the second semiconductor chips <b>200</b>.</p><p id="p-0092" num="0091">Here, the first semiconductor chip <b>100</b><i>a </i>may be substantially similar to the first semiconductor chip <b>100</b> of <figref idref="DRAWINGS">FIG. <b>1</b></figref>, except for its relative physical size. That is, a width of the first semiconductor chip <b>100</b><i>a </i>may be about the same as (instead of being less than) a width of the second semiconductor chips <b>200</b>.</p><p id="p-0093" num="0092">Here, an insulating adhesive layer <b>260</b> may be disposed between the first semiconductor chip <b>100</b><i>a </i>and the stacked second semiconductor chips <b>200</b>. The insulating adhesive layer <b>260</b> may be attached onto the lower surface of each of the second semiconductor chips <b>200</b> and may attach each of the second semiconductor chips <b>200</b> to a substructure (e.g., the upper surface of the first semiconductor chip <b>100</b><i>a </i>or a vertically adjacent one of the second semiconductor chips <b>200</b>). The insulating adhesive layer <b>260</b> may substantially fill spaces between the first semiconductor chip <b>100</b><i>a </i>and each of the second semiconductor chips <b>200</b> to surround (or encompass) the chip connection terminals <b>250</b>.</p><p id="p-0094" num="0093">Accordingly, a width of the first semiconductor chip <b>100</b><i>a </i>may be about the same as a width of each of the second semiconductor chips <b>200</b>. Hence, an edge of each of the second semiconductor chips <b>200</b> may be substantially, vertically aligned with an edge of the first semiconductor chip <b>100</b><i>a</i>. For example, the lateral entirety of the first semiconductor chip <b>100</b><i>a </i>may overlap the lateral entirety of the stacked second semiconductor chips <b>200</b>. Accordingly, in some embodiments, no portion of the second semiconductor chips <b>200</b> may vertically overlap any portion of the at least two dummy chips <b>180</b><i>a </i>and/or any portion of the heat conductive layer <b>190</b>.</p><p id="p-0095" num="0094">In some embodiments, the upper surface of the first semiconductor chip <b>100</b><i>a </i>and upper surfaces of the at least two dummy chips <b>180</b><i>a </i>may be coplanar. In some embodiments, the upper surface of the first semiconductor chip <b>100</b><i>a</i>, the upper surfaces of the at least two dummy chips <b>180</b><i>a</i>, and an upper surface of the heat conductive layer <b>190</b> may be coplanar. For example, the first semiconductor chip <b>100</b><i>a </i>may have a thickness equal to that of each of the at least two dummy chips <b>180</b><i>a</i>. The heat conductive layer <b>190</b> may fill a space between each of the at least two dummy chips <b>180</b><i>a </i>and the first semiconductor chip <b>100</b><i>a. </i></p><p id="p-0096" num="0095">Referring to <figref idref="DRAWINGS">FIG. <b>4</b>B</figref>, the semiconductor package <b>1</b><i>b </i>may be substantially similar to the semiconductor package <b>1</b><i>a </i>of <figref idref="DRAWINGS">FIG. <b>4</b>A</figref>, except for the relative width of a first semiconductor chip <b>100</b><i>b </i>in relation to a width of the first semiconductor chip <b>100</b><i>a</i>. Here, a width of the first semiconductor chip <b>100</b><i>b </i>is greater than a width of the second semiconductor chips <b>200</b>.</p><p id="p-0097" num="0096">Since the width of the first semiconductor chip <b>100</b><i>b </i>is greater than that of the stacked second semiconductor chips <b>200</b>, the first semiconductor chip <b>100</b><i>b </i>will more than entirely vertically overlap the stacked second semiconductor chips <b>200</b>. Thus, the second semiconductor chips <b>200</b> will not vertically overlap any portion of the at least two dummy chips <b>180</b><i>b</i>, nor any portion of the heat conductive layer <b>190</b>.</p><p id="p-0098" num="0097">Referring to <figref idref="DRAWINGS">FIG. <b>4</b>C</figref>, the semiconductor package <b>1</b><i>c </i>may be substantially similar to the semiconductor package <b>1</b><i>a </i>of <figref idref="DRAWINGS">FIG. <b>4</b>A</figref>, except that the heat conductive layer <b>190</b> is omitted.</p><p id="p-0099" num="0098">Because the heat conductive layer <b>190</b> has been omitted, the overall width of the first semiconductor chip <b>100</b><i>c </i>may be reduced in relation to the width of the first semiconductor chip <b>100</b> of <figref idref="DRAWINGS">FIG. <b>1</b></figref>. Here, the width of the first semiconductor chip <b>100</b><i>c </i>may be substantially the same or greater than that of the second semiconductor chips <b>200</b>.</p><p id="p-0100" num="0099"><figref idref="DRAWINGS">FIG. <b>5</b></figref> is a cross-sectional view illustrating a semiconductor package <b>1000</b> according to embodiments of the inventive concept.</p><p id="p-0101" num="0100">Referring to <figref idref="DRAWINGS">FIG. <b>5</b></figref>, the semiconductor package <b>1000</b> may include a package base substrate <b>500</b>, an interposer <b>300</b><i>a </i>attached onto the package base substrate <b>500</b>, a first semiconductor chip <b>100</b> attached onto the interposer <b>300</b><i>a</i>, second semiconductor chips <b>200</b> stacked on the first semiconductor chip <b>100</b>, and a third semiconductor chip <b>400</b> mounted on the interposer <b>300</b><i>a. </i></p><p id="p-0102" num="0101">In the semiconductor package <b>1000</b>, at least two stack structures <b>1</b>S each including a first semiconductor chip <b>100</b>, at least two dummy chips <b>180</b>, a heat conductive layer <b>190</b> between each of the at least two dummy chips <b>180</b> and the first semiconductor chip <b>100</b>, second semiconductor chips <b>200</b> stacked on the first semiconductor chip <b>100</b>, at least two heat sinks <b>280</b> attached onto the at least two dummy chips <b>180</b>, and heat transfer terminals <b>285</b> between each of the at least two dummy chips <b>180</b> and each of the at least two heat sinks <b>280</b> may be spaced apart from each other and mounted on the interposer <b>300</b><i>a</i>. Because each of the at least two stacked structures <b>1</b>S attached onto the interposer <b>300</b><i>a </i>is similar to the stack structure illustrated in <figref idref="DRAWINGS">FIG. <b>1</b></figref>, which includes the first semiconductor chip <b>100</b> arranged on the interposer <b>300</b>, the at least two dummy chips <b>180</b>, the heat conductive layer <b>190</b> between each of the at least two dummy chips <b>180</b> and the first semiconductor chip <b>100</b>, the second semiconductor chips <b>200</b> stacked on the first semiconductor chip <b>100</b>, the at least two heat sinks <b>280</b> attached onto the at least two dummy chips <b>180</b>, and the heat transfer terminals <b>285</b> between each of the at least two dummy chips <b>180</b> and each of the at least two heat sinks <b>280</b>, detailed description thereof is omitted.</p><p id="p-0103" num="0102">Because the interposer <b>300</b><i>a </i>includes at least one redistribution insulating layer <b>310</b> and a plurality of redistribution patterns <b>320</b> like the interposer <b>300</b> illustrated in <figref idref="DRAWINGS">FIG. <b>1</b></figref>, detailed description thereof is omitted. The third semiconductor chip <b>400</b> and the at least two stack structures <b>1</b>S with the third semiconductor chip <b>400</b> therebetween, which are horizontally spaced apart from the third semiconductor chip <b>400</b>, may be mounted on the interposer <b>300</b><i>a</i>. The stack structure <b>1</b>S may be referred to as a memory stack, and the third semiconductor chip <b>400</b> may be referred to as a logic semiconductor chip. For example, the semiconductor package <b>1000</b> may include two, four, or eight or more stack structures <b>1</b>S.</p><p id="p-0104" num="0103">The third semiconductor chip <b>400</b> may include a third substrate <b>402</b> having a third semiconductor device formed on an active surface thereof and third front connection pads <b>412</b> arranged on the active surface of the third substrate <b>402</b>. Because the third substrate <b>402</b> is similar to the first substrate <b>102</b> and the second substrate <b>202</b>, detailed description thereof is omitted. The third front connection pads <b>412</b> of the third semiconductor chip <b>400</b> may contact and be electrically connected to some redistribution upper pads arranged on an upper surface of the interposer <b>300</b><i>a </i>among the redistribution line patterns <b>322</b> of the interposer <b>300</b><i>a. </i></p><p id="p-0105" num="0104">The third semiconductor chip <b>400</b> may include, for example, one of a central processing unit (CPU) chip, a graphics processing unit (GPU) chip, an application processor (AP) chip, an application specific integrated circuit (ASIC), or other processing chips.</p><p id="p-0106" num="0105">The package base substrate <b>500</b> may include a base board layer <b>510</b> and first upper pads <b>522</b> and first lower pads <b>524</b> respectively arranged on an upper surface and a lower surface of the base board layer <b>510</b>. The package base substrate <b>500</b> may include first wiring paths (not shown) electrically connecting the first upper pads <b>522</b> to the first lower pads <b>524</b> through the base board layer <b>510</b>. In some embodiments, the package base substrate <b>500</b> may be a printed circuit board (PCB). For example, the package base substrate <b>500</b> may be a multilayer PCB.</p><p id="p-0107" num="0106">The base board layer <b>510</b> may include at least one material for example phenol resin, epoxy resin, polyimide, frame retardant 4 (FR4), tetrafunctional epoxy, polyphenylene ether, epoxy/polyphenylene oxide, bismaleimide triazine (BT), thermount, cyanate ester, polyimide, and liquid crystal polymer. In some embodiments, the base board layer <b>510</b> may include, for example, polyester (PET), polyester terephthalate, fluorinated ethylene propylene (FEP), resin-coated paper, liquid polyimide resin, or polyethylene naphthalate (PEN). The base board layer <b>510</b> may be formed by stacking multiple base layers.</p><p id="p-0108" num="0107">The first upper pads <b>522</b> and the first lower pads <b>524</b> may include at least one of for example, Cu, Ni, stainless steel, and BeCu. For example, the first upper pads <b>522</b> and the first lower pads <b>524</b> may include plated Cu. In some embodiments, Ni/Au may be provided on an opposite surface of the base board layer <b>510</b> of the first upper pads <b>522</b> and the first lower pads <b>524</b>.</p><p id="p-0109" num="0108">Each of the first wiring paths may include a buried conductive layer (not shown) and a conductive via (not shown). The first wiring paths may include at least one of for example, electrolytically deposited (ED) Cu, rolled-annealed (RA) Cu foil, stainless steel foil, Al foil, ultra-thin Cu foil, sputtered Cu, Cu alloys, Ni, stainless steel, or BeCu.</p><p id="p-0110" num="0109">The base board layer <b>510</b> may further include a solder resist layer (not shown) exposing the first upper pads <b>522</b> and the first lower pads <b>524</b> on each of the upper surface and the lower surface. The solder resist layer may include at least one of a polyimide film, a polyester film, a flexible solder mask, a photoimageable coverlay (PIC), or photo-imagable solder resist. The solder resist layer may be formed by thermosetting ink coated by, for example, a silk screen print method or an inkjet method. The solder resist layer may be formed by removing a part of photosensitive solder resist coated by, for example, a screening method or a spray coating method by exposure and development and thermosetting the remaining part of photosensitive solder resist. The solder resist layer may be formed by laminating, for example, the polyimide film or the polyester film.</p><p id="p-0111" num="0110">The package connection terminals <b>350</b> may be connected to the first upper pads <b>522</b> and external connection terminals <b>550</b> may be connected to the first lower pads <b>524</b>. The package connection terminals <b>350</b> may electrically connect the interposer <b>300</b><i>a </i>to the package base substrate <b>500</b>. The external connection terminals <b>550</b> connected to the first lower pads <b>524</b> may connect the semiconductor package <b>1000</b> to external circuitry.</p><p id="p-0112" num="0111">The semiconductor package <b>1000</b> may further include a molding layer <b>290</b><i>a </i>surrounding the second semiconductor chips <b>200</b>, the heat sinks <b>280</b>, and the third semiconductor chip <b>400</b> on the interposer <b>300</b><i>a</i>. The molding layer <b>290</b><i>a </i>may include, for example, EMC. In some embodiments, the molding layer <b>290</b><i>a </i>may not cover upper surfaces of the heat sinks <b>280</b> and an upper surface of the third semiconductor chip <b>400</b>. For example, the upper surfaces of the heat sinks <b>280</b>, the upper surface of the third semiconductor chip <b>400</b>, and an upper surface of the molding layer <b>290</b><i>a </i>may be coplanar.</p><p id="p-0113" num="0112">In <figref idref="DRAWINGS">FIG. <b>5</b></figref>, the semiconductor package <b>1000</b> is illustrated as including the first semiconductor chip <b>100</b>, the dummy chips <b>180</b>, and the heat conductive layer <b>190</b>. However, the inventive concept is not limited thereto. For example, the semiconductor package <b>1000</b> may include the first semiconductor chip <b>100</b><i>a </i>illustrated in <figref idref="DRAWINGS">FIG. <b>4</b>A</figref> instead of the first semiconductor chip <b>100</b>, the first semiconductor chip <b>100</b><i>b </i>illustrated in <figref idref="DRAWINGS">FIG. <b>4</b>B</figref> instead of the first semiconductor chip <b>100</b>, or the first semiconductor chip <b>100</b><i>c </i>illustrated in <figref idref="DRAWINGS">FIG. <b>4</b>C</figref> instead of the first semiconductor chip <b>100</b>, the dummy chips <b>180</b>, and the heat conductive layer <b>190</b>.</p><p id="p-0114" num="0113"><figref idref="DRAWINGS">FIG. <b>6</b></figref> is a cross-sectional view illustrating a semiconductor package <b>2</b> according to embodiments of the inventive concept.</p><p id="p-0115" num="0114">Referring to <figref idref="DRAWINGS">FIG. <b>6</b></figref>, the semiconductor package <b>2</b> may include an interposer <b>302</b>, a first semiconductor chip <b>100</b> and at least two dummy chips <b>180</b> attached onto the interposer <b>302</b>, second semiconductor chips <b>200</b> stacked on the first semiconductor chip <b>100</b>, and at least two heat sinks <b>280</b> attached onto the at least two dummy chips <b>180</b>. The first semiconductor chip <b>100</b> and the stacked second semiconductor chips <b>200</b> may be sequentially disposed such that respective active surfaces face downward towards the interposer <b>302</b>.</p><p id="p-0116" num="0115">The interposer <b>302</b> may include a base layer <b>360</b>, second upper pads <b>372</b> and second lower pads <b>376</b> respectively arranged on an upper surface and a lower surface of the base layer <b>360</b>, and second wiring paths <b>374</b> electrically connecting the second upper pads <b>372</b> to the second lower pads <b>376</b>.</p><p id="p-0117" num="0116">In some embodiments, the base layer <b>360</b> may include at least one semiconductor material, such as glass, ceramic, or plastic. For example, in some embodiments, the interposer <b>302</b> may be a silicon interposer in which the base layer <b>360</b> is formed from a silicon semiconductor substrate.</p><p id="p-0118" num="0117">In some embodiments, the second wiring paths <b>374</b> may include interposer through electrodes vertically extending through at least a portion of the base layer <b>360</b>. The interposer through electrodes may electrically connect the second upper pads <b>372</b> and the second lower pads <b>376</b>. Each of the interposer through electrodes may include a conductive plug passing through the base layer <b>360</b> and a conductive barrier layer surrounding the conductive plug. The conductive plug may be cylindrical and the conductive barrier layer may be cylindrical to surround side walls of the conductive plug. Via insulating layers may be disposed between the base layer <b>360</b> and the interposer through electrodes to surround side walls of the interposer through electrodes.</p><p id="p-0119" num="0118">The second upper pads <b>372</b> and the second lower pads <b>376</b> may include a Cu alloy including Cu, Ni, stainless steel, or BeCu.</p><p id="p-0120" num="0119">Interposer connection terminals <b>150</b> may be attached the second upper pads <b>372</b> to electrically connect the first semiconductor chip <b>100</b> to the interposer <b>302</b>.</p><p id="p-0121" num="0120">The package connection terminals <b>350</b> may be attached to the second lower pads <b>376</b>. In some embodiments, the package connection terminals <b>350</b> may include at least one conductive material, such as, Cu, Al, Ag, Sn, Au, and solder. However, the inventive concept is not limited thereto. Each of the package connection terminals <b>350</b> may include a multilayer or a single layer. For example, each of the package connection terminals <b>350</b> may include an under-bump-material (UBM) layer and an interposer conductive cap on the UBM layer.</p><p id="p-0122" num="0121">A footprint (e.g., an occupied lateral (or horizontal) surface area) for the interposer <b>302</b> may be greater than a footprint for a combination of the first semiconductor chip <b>100</b>, the at least two dummy chips <b>180</b>, and the heat conductive layer <b>190</b>.</p><p id="p-0123" num="0122">The interposer connection terminals <b>150</b> may be attached to the first front connection pads <b>112</b> of the first semiconductor chip <b>100</b>. An underfill layer <b>160</b> may be disposed between the first semiconductor chip <b>100</b>, the at least two dummy chips <b>180</b>, and the heat conductive layer <b>190</b> and the interposer <b>302</b> and may substantially surround (or encompass) the interposer connection terminals <b>150</b>.</p><p id="p-0124" num="0123"><figref idref="DRAWINGS">FIG. <b>7</b></figref> is a cross-sectional view illustrating in one example a method of manufacturing a semiconductor package according to embodiments of the inventive concept. In this regard, <figref idref="DRAWINGS">FIG. <b>7</b></figref>, may be considered in relation to <figref idref="DRAWINGS">FIG. <b>6</b></figref>, as well as <figref idref="DRAWINGS">FIG. <b>3</b>F</figref> previously described.</p><p id="p-0125" num="0124">Referring to <figref idref="DRAWINGS">FIGS. <b>3</b>F, <b>6</b> and <b>7</b></figref>, the interposer connection terminals <b>150</b> may be attached to the first front connection pads <b>112</b>. The interposer connection terminals <b>150</b> may include at least one conductive material, such as for example, Cu, Al, Ag, Sn, Au, and solder. However, the inventive concept is not limited thereto. Each of the interposer connection terminals <b>150</b> may include a multilayer or a single layer. For example, each of the interposer connection terminals <b>150</b> may include an UBM layer and an interposer conductive cap on the UBM layer.</p><p id="p-0126" num="0125">Then, after flipping the result of <figref idref="DRAWINGS">FIG. <b>7</b></figref> upside down, by attaching the interposer connection terminals <b>150</b> to the second upper pads <b>372</b> of the interposer <b>302</b> (as shown in <figref idref="DRAWINGS">FIG. <b>6</b></figref>) and forming the underfill layer <b>160</b> between the first semiconductor chip <b>100</b>, the at least two dummy chips <b>180</b>, and the heat conductive layer <b>190</b> and the interposer <b>302</b>, the semiconductor package <b>1000</b> may be formed. The underfill layer <b>160</b> may include, for example, NCP, insulating polymer, or epoxy resin.</p><p id="p-0127" num="0126">Alternately, after flipping the result of <figref idref="DRAWINGS">FIG. <b>7</b></figref> upside down, by forming the underfill layer <b>160</b> on the interposer <b>302</b> illustrated in <figref idref="DRAWINGS">FIG. <b>6</b></figref> and having the interposer connection terminals <b>150</b> extend through the underfill layer <b>160</b> and contact the second upper pads <b>372</b> of the interposer <b>302</b>, the semiconductor package <b>1000</b> may be formed. The underfill layer <b>160</b> may include, for example, NCF.</p><p id="p-0128" num="0127"><figref idref="DRAWINGS">FIGS. <b>8</b>A, <b>8</b>B and <b>8</b>C</figref> are respective cross-sectional views illustrating semiconductor packages <b>2</b><i>a</i>, <b>2</b><i>b </i>and <b>2</b><i>c </i>according to embodiments of the inventive concept. In this regard, <figref idref="DRAWINGS">FIGS. <b>8</b>A, <b>8</b>B and <b>8</b>C</figref> may be consider in relation to <figref idref="DRAWINGS">FIGS. <b>4</b>A, <b>4</b>B and <b>4</b>C</figref>, as well as <figref idref="DRAWINGS">FIG. <b>6</b></figref>.</p><p id="p-0129" num="0128">Referring to <figref idref="DRAWINGS">FIG. <b>8</b>A</figref>, the semiconductor package <b>2</b><i>a </i>may include an interposer <b>302</b>, a first semiconductor chip <b>100</b><i>a </i>and at least two dummy chips <b>180</b> arranged on the interposer <b>302</b>, second semiconductor chips <b>200</b> stacked on the first semiconductor chip <b>100</b><i>a</i>, and at least two heat sinks <b>280</b> attached onto the at least two dummy chips <b>180</b>. The semiconductor package <b>2</b><i>a </i>may further include an underfill layer <b>160</b> between the first semiconductor chip <b>100</b><i>a</i>, the at least two dummy chips <b>180</b>, and a heat conductive layer <b>190</b> and an interposer <b>302</b> and interposer connection terminals <b>150</b> extending (or passing) through the underfill layer <b>160</b> and connecting first front connection pads <b>112</b> of the first semiconductor chip <b>100</b><i>a </i>to second upper pads <b>372</b> of the interposer <b>302</b>.</p><p id="p-0130" num="0129">The at least two dummy chips <b>180</b> may be spaced apart (or laterally separated) from the first semiconductor chip <b>100</b><i>a </i>in the horizontal direction and may be attached onto the interposer <b>300</b>. The heat conductive layer <b>190</b> may be between each of the at least two dummy chips <b>180</b> and the first semiconductor chip <b>100</b><i>a. </i></p><p id="p-0131" num="0130">In some embodiments, the first semiconductor chip <b>100</b><i>a </i>may not include a memory cell, whereas each of the second semiconductor chips <b>200</b> may include a memory cell. For example, the first semiconductor chip <b>100</b><i>a </i>may be a buffer chip for controlling the second semiconductor chips <b>200</b>.</p><p id="p-0132" num="0131">A width of the first semiconductor chip <b>100</b><i>a </i>may be equal to a width of each of the second semiconductor chips <b>200</b>.</p><p id="p-0133" num="0132">Referring to <figref idref="DRAWINGS">FIG. <b>8</b>B</figref>, the semiconductor package <b>2</b><i>b </i>may include an interposer <b>302</b>, a first semiconductor chip <b>100</b><i>b </i>and at least two dummy chips <b>180</b> arranged on the interposer <b>302</b>, second semiconductor chips <b>200</b> stacked on the first semiconductor chip <b>100</b><i>b</i>, and at least two heat sinks <b>280</b> attached onto the at least two dummy chips <b>180</b>. The semiconductor package <b>2</b><i>b </i>may further include an underfill layer <b>160</b> between the first semiconductor chip <b>100</b><i>b</i>, the at least two dummy chips <b>180</b>, and a heat conductive layer <b>190</b> and an interposer <b>302</b> and interposer connection terminals <b>150</b> passing through the underfill layer <b>160</b> and connecting first front connection pads <b>112</b> of the first semiconductor chip <b>100</b><i>b </i>to second upper pads <b>372</b> of the interposer <b>302</b>.</p><p id="p-0134" num="0133">The at least two dummy chips <b>180</b> may be spaced apart from the first semiconductor chip <b>100</b><i>b </i>in the horizontal direction and may be attached onto the interposer <b>300</b>. The heat conductive layer <b>190</b> may be between each of the at least two dummy chips <b>180</b> and the first semiconductor chip <b>100</b><i>b. </i></p><p id="p-0135" num="0134">In some embodiments, the first semiconductor chip <b>100</b><i>b </i>may not include a memory cell. The second semiconductor chips <b>200</b> may include a memory cell. For example, the first semiconductor chip <b>100</b><i>b </i>may be a buffer chip for controlling the second semiconductor chips <b>200</b>.</p><p id="p-0136" num="0135">A width of the first semiconductor chip <b>100</b><i>b </i>may be equal to a width of each of the second semiconductor chips <b>200</b>.</p><p id="p-0137" num="0136">Referring to <figref idref="DRAWINGS">FIG. <b>8</b>C</figref>, the semiconductor package <b>2</b><i>c </i>may include an interposer <b>302</b>, a first semiconductor chip <b>100</b><i>c </i>attached onto the interposer <b>302</b>, second semiconductor chips <b>200</b> stacked on the first semiconductor chip <b>100</b><i>c</i>, and at least two heat sinks <b>280</b>. The semiconductor package <b>2</b><i>c </i>may further include an underfill layer <b>160</b> between the first semiconductor chip <b>100</b><i>c </i>and an interposer <b>302</b> and interposer connection terminals <b>150</b> passing through the underfill layer <b>160</b> and connecting first front connection pads <b>112</b> of the first semiconductor chip <b>100</b><i>c </i>to second upper pads <b>372</b> of the interposer <b>302</b>.</p><p id="p-0138" num="0137">The semiconductor package <b>2</b><i>c </i>may omit the at least two dummy chips <b>180</b> and the heat conductive layer <b>190</b> included in each of the semiconductor packages <b>2</b>, <b>2</b><i>a</i>, and <b>2</b><i>b </i>illustrated respectively in <figref idref="DRAWINGS">FIGS. <b>6</b>, <b>8</b>A, and <b>8</b>B</figref>.</p><p id="p-0139" num="0138">In some embodiments, the first semiconductor chip <b>100</b><i>c </i>may not include a memory cell. The second semiconductor chips <b>200</b> may include a memory cell. For example, the first semiconductor chip <b>100</b><i>c </i>may be a buffer chip for controlling the second semiconductor chips <b>200</b>.</p><p id="p-0140" num="0139">A width of the first semiconductor chip <b>100</b><i>c </i>may be greater than a width of each of the second semiconductor chips <b>200</b>. The at least two heat sinks <b>280</b> may be attached onto the first semiconductor chip <b>100</b><i>c</i>. Each of the at least two heat sinks <b>280</b> may include heat transfer terminals <b>285</b> and may be attached onto the first semiconductor chip <b>100</b><i>c</i>. In some embodiments, the heat transfer terminals <b>285</b> may include heat transfer pillars <b>282</b> attached to the lower surface of each of the at least two heat sinks <b>280</b> and heat transfer solder layers <b>284</b> attached onto the heat transfer pillars <b>282</b> and contacting an upper surface of the first semiconductor chip <b>100</b><i>c. </i></p><p id="p-0141" num="0140"><figref idref="DRAWINGS">FIG. <b>9</b></figref> is a cross-sectional view illustrating a semiconductor package <b>2000</b> according to embodiments of the inventive concept.</p><p id="p-0142" num="0141">Referring to <figref idref="DRAWINGS">FIG. <b>9</b></figref>, the semiconductor package <b>2000</b> may include a package base substrate <b>500</b>, an interposer <b>302</b><i>a </i>attached onto the package base substrate <b>500</b>, a first-type semiconductor chip <b>100</b> mounted in mounted on the interposer <b>302</b><i>a</i>, second semiconductor chips <b>200</b> stacked on the first semiconductor chip <b>100</b>, and a third semiconductor chip <b>400</b> mounted on the interposer <b>302</b><i>a. </i></p><p id="p-0143" num="0142">In the semiconductor package <b>2000</b>, at least two stack structures <b>2</b>S each including a first semiconductor chip <b>100</b>, at least two dummy chips <b>180</b>, a heat conductive layer <b>190</b> between each of the at least two dummy chips <b>180</b> and the first semiconductor chip <b>100</b>, second semiconductor chips <b>200</b> stacked on the first semiconductor chip <b>100</b>, at least two heat sinks <b>280</b> attached onto the at least two dummy chips <b>180</b>, and heat transfer terminals <b>285</b> disposed between each of the at least two dummy chips <b>180</b> and each of the at least two heat sinks <b>280</b> may be spaced apart and may be attached onto the interposer <b>302</b><i>a</i>. Because each of the at least two stacked structures <b>2</b>S attached onto the interposer <b>302</b><i>a </i>is similar to the stack structure illustrated in <figref idref="DRAWINGS">FIG. <b>6</b></figref>, which includes the first semiconductor chip <b>100</b> arranged on the interposer <b>302</b>, the at least two dummy chips <b>180</b>, the heat conductive layer <b>190</b> between each of the at least two dummy chips <b>180</b> and the first semiconductor chip <b>100</b>, the second semiconductor chips <b>200</b> stacked on the first semiconductor chip <b>100</b>, the at least two heat sinks <b>280</b> attached onto the at least two dummy chips <b>180</b>, and the heat transfer terminals <b>285</b> disposed between each of the at least two dummy chips <b>180</b> and each of the at least two heat sinks <b>280</b>, detailed description thereof is omitted.</p><p id="p-0144" num="0143">Because the interposer <b>302</b><i>a </i>includes a base layer <b>360</b>, second upper pads <b>372</b> and second lower pads <b>376</b> respectively arranged on an upper surface and a lower surface of the base layer <b>360</b>, and second wiring paths <b>374</b> electrically connecting the second upper pads <b>372</b> to the second lower pads <b>376</b> like the interposer <b>302</b> illustrated in <figref idref="DRAWINGS">FIG. <b>6</b></figref>, detailed description thereof is omitted. The third semiconductor chip <b>400</b> and the at least two stack structures <b>2</b>S with the third semiconductor chip <b>400</b> therebetween, which are horizontally spaced apart from the third semiconductor chip <b>400</b> may be attached onto the interposer <b>302</b><i>a</i>. The stack structure <b>2</b>S may be referred to as a memory stack and the third semiconductor chip <b>400</b> may be referred to as a logic semiconductor chip. For example, the semiconductor package <b>2000</b> may include two, four, or eight or more stack structures <b>2</b>S.</p><p id="p-0145" num="0144">Between first front connection pads <b>112</b> of the first semiconductor chip <b>100</b> and third front connection pads <b>412</b> of the third semiconductor chip <b>400</b> and the second upper pads <b>372</b> of the interposer <b>302</b><i>a</i>, interposer connection terminals <b>150</b> may be interposed to electrically connect the first semiconductor chip <b>100</b> and the third semiconductor chip <b>400</b> to the interposer <b>302</b><i>a. </i></p><p id="p-0146" num="0145">Package connection terminals <b>350</b> may be connected to first upper pads <b>522</b> and external connection terminals <b>550</b> may be connected to first lower pads <b>524</b>. The package connection terminals <b>350</b> may electrically connect the interposer <b>302</b><i>a </i>to the package base substrate <b>500</b>. The external connection terminals <b>550</b> connected to the first lower pads <b>524</b> may connect the semiconductor package <b>2000</b> to external circuitry.</p><p id="p-0147" num="0146">The semiconductor package <b>2000</b> may further include a molding layer <b>290</b><i>a </i>surrounding the second semiconductor chips <b>200</b>, the heat sinks <b>280</b>, and the third semiconductor chip <b>400</b> on the interposer <b>302</b><i>a. </i></p><p id="p-0148" num="0147">In <figref idref="DRAWINGS">FIG. <b>9</b></figref>, the semiconductor package <b>2000</b> is illustrated as including the first semiconductor chip <b>100</b>, the dummy chips <b>180</b>, and the heat conductive layer <b>190</b>. However, the inventive concept is not limited thereto. For example, the semiconductor package <b>2000</b> may include the first semiconductor chip <b>100</b><i>a </i>illustrated in <figref idref="DRAWINGS">FIG. <b>8</b>A</figref> instead of the first semiconductor chip <b>100</b>, the first semiconductor chip <b>100</b><i>b </i>illustrated in <figref idref="DRAWINGS">FIG. <b>8</b>B</figref> instead of the first semiconductor chip <b>100</b>, or the first semiconductor chip <b>100</b><i>c </i>illustrated in <figref idref="DRAWINGS">FIG. <b>8</b>C</figref> instead of the first semiconductor chip <b>100</b>, the dummy chips <b>180</b>, and the heat conductive layer <b>190</b>.</p><p id="p-0149" num="0148">While the inventive concept has been particularly shown and described with reference to embodiments thereof, it will be understood that various changes in form and details may be made therein without departing from the spirit and scope of the following claims.</p><?detailed-description description="Detailed Description" end="tail"?></description><us-claim-statement>What is claimed is:</us-claim-statement><claims id="claims"><claim id="CLM-00001" num="00001"><claim-text><b>1</b>. A semiconductor package comprising:<claim-text>an interposer;</claim-text><claim-text>a first semiconductor chip mounted on the interposer;</claim-text><claim-text>stacked second semiconductor chips vertically disposed on the first semiconductor chip;</claim-text><claim-text>a first dummy chip horizontally disposed on the interposer to one side of the first semiconductor chip;</claim-text><claim-text>a second dummy chip horizontally disposed on the interposer to another side of the first semiconductor chip opposing the one side of the first semiconductor chip;</claim-text><claim-text>a first heat sink thermally-mounted on the first dummy chip and horizontally spaced apart to one side of the stacked second semiconductor chips;</claim-text><claim-text>a second heat sink thermally mounted on the second dummy chip and horizontally spaced apart to another side of the stacked second semiconductor chips opposing the one side of the stacked second semiconductor chips; and</claim-text><claim-text>a molding layer surrounding the stacked second semiconductor chips, the first heat sink, and the second heat sink.</claim-text></claim-text></claim><claim id="CLM-00002" num="00002"><claim-text><b>2</b>. The semiconductor package of <claim-ref idref="CLM-00001">claim 1</claim-ref>, further comprising:<claim-text>a first heat transfer terminal disposed between the first dummy chip and the first heat sink and including heat transfer pillars attached to a lower surface of the first heat sink and heat transfer solder layers respectively attached to the heat transfer pillars; and</claim-text><claim-text>a second heat transfer terminal disposed between the second dummy chip and the second heat sink and including heat transfer pillars attached to a lower surface of the second heat sink and heat transfer solder layers respectively attached to the heat transfer pillars.</claim-text></claim-text></claim><claim id="CLM-00003" num="00003"><claim-text><b>3</b>. The semiconductor package of <claim-ref idref="CLM-00002">claim 2</claim-ref>, further comprising:<claim-text>a heat conductive layer disposed between the first dummy chip and the first semiconductor chip, and disposed between the second dummy chip and the first semiconductor chip.</claim-text></claim-text></claim><claim id="CLM-00004" num="00004"><claim-text><b>4</b>. The semiconductor package of <claim-ref idref="CLM-00003">claim 3</claim-ref>, wherein the heat conductive layer includes a metal.</claim-text></claim><claim id="CLM-00005" num="00005"><claim-text><b>5</b>. The semiconductor package of <claim-ref idref="CLM-00003">claim 3</claim-ref>, wherein a width of the first semiconductor chip is less than a width of each second semiconductor chip among the stacked second semiconductor chips.</claim-text></claim><claim id="CLM-00006" num="00006"><claim-text><b>6</b>. The semiconductor package of <claim-ref idref="CLM-00005">claim 5</claim-ref>, wherein a lowermost second semiconductor chip among the stacked second semiconductors includes an overhang portion horizontally extending beyond an edge of the first semiconductor chip.</claim-text></claim><claim id="CLM-00007" num="00007"><claim-text><b>7</b>. The semiconductor package of <claim-ref idref="CLM-00006">claim 6</claim-ref>, wherein the overhang portion vertically overlays at least a portion of an upper surface of the heat conductive layer.</claim-text></claim><claim id="CLM-00008" num="00008"><claim-text><b>8</b>. The semiconductor package of <claim-ref idref="CLM-00006">claim 6</claim-ref>, wherein the overhang portion vertically overlays an entire upper surface of the heat conductive layer, at least a portion of an upper surface of the first dummy chip, and at least a portion of an upper surface of the second dummy chip.</claim-text></claim><claim id="CLM-00009" num="00009"><claim-text><b>9</b>. The semiconductor package of <claim-ref idref="CLM-00003">claim 3</claim-ref>, wherein an upper surface of the first dummy chip, an upper surface of the second dummy chip, an upper surface of the first semiconductor chip, and an upper surface of the heat conductive layer are horizontally coplanar.</claim-text></claim><claim id="CLM-00010" num="00010"><claim-text><b>10</b>. The semiconductor package of <claim-ref idref="CLM-00003">claim 3</claim-ref>, wherein a width of the first semiconductor chip is greater than a width of each second semiconductor chip among the stacked second semiconductor chips.</claim-text></claim><claim id="CLM-00011" num="00011"><claim-text><b>11</b>. The semiconductor package of <claim-ref idref="CLM-00002">claim 2</claim-ref>, wherein an upper surface of the first heat sink and an upper surface of the second heat sink are at a level higher than an upper surface of an uppermost second semiconductor chip among the stacked second semiconductor chips.</claim-text></claim><claim id="CLM-00012" num="00012"><claim-text><b>12</b>. A semiconductor package comprising:<claim-text>an interposer;</claim-text><claim-text>a first semiconductor chip mounted on the interposer;</claim-text><claim-text>stacked second semiconductor chips vertically disposed on the first semiconductor chip;</claim-text><claim-text>a first heat sink thermally-mounted on the interposer and horizontally spaced apart to one side of the first semiconductor chip;</claim-text><claim-text>a second heat sink thermally-mounted on the interposer and horizontally spaced apart to another side of the first semiconductor chip opposing the one side of the first semiconductor chip; and</claim-text><claim-text>a molding layer surrounding the stacked second semiconductor chips, the first heat sink, and the second heat sink.</claim-text></claim-text></claim><claim id="CLM-00013" num="00013"><claim-text><b>13</b>. The semiconductor package of <claim-ref idref="CLM-00012">claim 12</claim-ref>, further comprising:<claim-text>a first heat transfer terminal disposed between the interposer and the first heat sink and including heat transfer pillars attached to a lower surface of the first heat sink and heat transfer solder layers respectively attached to the heat transfer pillars; and</claim-text><claim-text>a second heat transfer terminal disposed between the interposer and the second heat sink and including heat transfer pillars attached to a lower surface of the second heat sink and heat transfer solder layers respectively attached to the heat transfer pillars.</claim-text></claim-text></claim><claim id="CLM-00014" num="00014"><claim-text><b>14</b>. The semiconductor package of <claim-ref idref="CLM-00013">claim 13</claim-ref>, wherein a width of the first semiconductor chip is the same as a width of each second semiconductor chip among the stacked second semiconductor chips.</claim-text></claim><claim id="CLM-00015" num="00015"><claim-text><b>15</b>. The semiconductor package of <claim-ref idref="CLM-00013">claim 13</claim-ref>, wherein an upper surface of the first heat sink and an upper surface of the second heat sink are horizontally coplanar, and<claim-text>the upper surface of the first heat sink and the upper surface of the second heat sink are at a level higher than an upper surface of an uppermost second semiconductor chip among the stacked second semiconductor chips.</claim-text></claim-text></claim><claim id="CLM-00016" num="00016"><claim-text><b>16</b>. The semiconductor package of <claim-ref idref="CLM-00013">claim 13</claim-ref>, wherein the interposer is a redistribution layer interposer including at least one redistribution insulating layer and redistribution patterns, wherein the redistribution patterns include redistribution line patterns and redistribution vias.</claim-text></claim><claim id="CLM-00017" num="00017"><claim-text><b>17</b>. The semiconductor package of <claim-ref idref="CLM-00016">claim 16</claim-ref>, wherein the first semiconductor chip includes a first substrate, first front connection pads arranged on an active surface of the first substrate, first rear connection pads arranged on an inactive surface of the first substrate, and first through electrodes respectively connecting the first front connection pads and the first rear connection pads, and<claim-text>at least one of the first front connection pads contacts at least one of the redistribution patterns.</claim-text></claim-text></claim><claim id="CLM-00018" num="00018"><claim-text><b>18</b>. The semiconductor package of <claim-ref idref="CLM-00013">claim 13</claim-ref>, wherein each of the first heat sink and the second heat sink has a height of between 500 &#x3bc;M and 900 &#x3bc;M and a width of between 100 &#x3bc;M to 400 &#x3bc;m.</claim-text></claim><claim id="CLM-00019" num="00019"><claim-text><b>19</b>. A semiconductor package comprising:<claim-text>a package base substrate;</claim-text><claim-text>an interposer mounted on the package base substrate;</claim-text><claim-text>a first stack structure mounted on the interposer;</claim-text><claim-text>a second stack structure mounted on the interposer;</claim-text><claim-text>a third semiconductor chip centrally mounted on the interposer between the first stack structure and the second stacked structure,</claim-text><claim-text>wherein the each of the first stacked structure and the second stacked structure comprises:<claim-text>a first semiconductor chip electrically connected to the interposer;</claim-text><claim-text>stacked second semiconductor chips vertically disposed on the first semiconductor chip;</claim-text><claim-text>a first dummy chip horizontally disposed on the interposer to one side of the first semiconductor chip;</claim-text><claim-text>a second dummy chip horizontally disposed on the interposer to another side of the first semiconductor chip opposing the one side of the first semiconductor chip;</claim-text><claim-text>a first heat sink thermally-mounted on the first dummy chip and horizontally spaced apart to one side of the stacked second semiconductor chips;</claim-text><claim-text>a second heat sink thermally-mounted on the second dummy chip and horizontally spaced apart to another side of the stacked second semiconductor chips opposing the one side of the stacked second semiconductor chips;</claim-text><claim-text>a heat conductive layer disposed between the first dummy chip and the first semiconductor chip, and between the second dummy chip and the first semiconductor chip; and</claim-text><claim-text>a molding layer surrounding the stacked second semiconductor chips, the first heat sink, and the second heat sink.</claim-text></claim-text></claim-text></claim><claim id="CLM-00020" num="00020"><claim-text><b>20</b>. The semiconductor package of <claim-ref idref="CLM-00019">claim 19</claim-ref>, wherein a width of the first semiconductor chip is less than a width of each one of the stacked second semiconductor chips, and<claim-text>a lowermost second semiconductor chip among the stacked second semiconductors includes an overhang portion horizontally extending beyond an edge of the first semiconductor chip to vertically overlay an upper surface of the heat conductive layer, at least a portion of an upper surface of the first dummy chip, and at least a portion of an upper surface of the second dummy chip.</claim-text></claim-text></claim></claims></us-patent-application>